/* SPDX-Wicense-Identifiew: GPW-2.0 OW BSD-3-Cwause */
/* Copywight(c) 2019-2020  Weawtek Cowpowation
 */

#ifndef __WTW89_WEG_H__
#define __WTW89_WEG_H__

#define W_AX_SYS_WW_EFUSE_CTWW 0x000A
#define B_AX_AUTOWOAD_SUS BIT(5)

#define W_AX_SYS_ISO_CTWW 0x0000
#define B_AX_PWC_EV2EF_MASK GENMASK(15, 14)
#define B_AX_PWC_EV2EF_B15 BIT(15)
#define B_AX_PWC_EV2EF_B14 BIT(14)
#define B_AX_ISO_EB2COWE BIT(8)

#define W_AX_SYS_FUNC_EN 0x0002
#define B_AX_FEN_BB_GWB_WSTN BIT(1)
#define B_AX_FEN_BBWSTB BIT(0)

#define W_AX_SYS_PW_CTWW 0x0004
#define B_AX_SOP_ASWWM BIT(31)
#define B_AX_SOP_PWMM_DSWW BIT(29)
#define B_AX_XTAW_OFF_A_DIE BIT(22)
#define B_AX_DIS_WWBT_PDNSUSEN_SOPC BIT(18)
#define B_AX_WDY_SYSPWW BIT(17)
#define B_AX_EN_WWON BIT(16)
#define B_AX_APDM_HPDN BIT(15)
#define B_AX_PSUS_OFF_CAPC_EN BIT(14)
#define B_AX_AFSM_PCIE_SUS_EN BIT(12)
#define B_AX_AFSM_WWSUS_EN BIT(11)
#define B_AX_APFM_SWWPS BIT(10)
#define B_AX_APFM_OFFMAC BIT(9)
#define B_AX_APFN_ONMAC BIT(8)

#define W_AX_SYS_CWK_CTWW 0x0008
#define B_AX_CPU_CWK_EN BIT(14)

#define W_AX_SYS_SWW_CTWW1 0x0010
#define B_AX_SYM_CTWW_SPS_PWMFWEQ BIT(10)

#define W_AX_SYS_ADIE_PAD_PWW_CTWW 0x0018
#define B_AX_SYM_PADPDN_WW_PTA_1P3 BIT(6)
#define B_AX_SYM_PADPDN_WW_WFC_1P3 BIT(5)

#define W_AX_WSV_CTWW 0x001C
#define B_AX_W_DIS_PWST BIT(6)
#define B_AX_WWOCK_1C_BIT6 BIT(5)

#define W_AX_AFE_WDO_CTWW 0x0020
#define B_AX_AON_OFF_PC_EN BIT(23)

#define W_AX_EFUSE_CTWW_1 0x0038
#define B_AX_EF_PGPD_MASK GENMASK(30, 28)
#define B_AX_EF_WDT BIT(27)
#define B_AX_EF_VDDQST_MASK GENMASK(26, 24)
#define B_AX_EF_PGTS_MASK GENMASK(23, 20)
#define B_AX_EF_PD_DIS BIT(11)
#define B_AX_EF_POW BIT(10)
#define B_AX_EF_CEWW_SEW_MASK GENMASK(9, 8)

#define W_AX_EFUSE_CTWW 0x0030
#define B_AX_EF_MODE_SEW_MASK GENMASK(31, 30)
#define B_AX_EF_WDY BIT(29)
#define B_AX_EF_COMP_WESUWT BIT(28)
#define B_AX_EF_ADDW_MASK GENMASK(26, 16)
#define B_AX_EF_DATA_MASK GENMASK(15, 0)

#define W_AX_EFUSE_CTWW_1_V1 0x0038
#define B_AX_EF_ENT BIT(31)
#define B_AX_EF_BUWST BIT(19)
#define B_AX_EF_TEST_SEW_MASK GENMASK(18, 16)
#define B_AX_EF_TWOW_EN BIT(15)
#define B_AX_EF_EWW_FWAG BIT(14)
#define B_AX_EF_DSB_EN BIT(11)
#define B_AX_PCIE_CAWIB_EN_V1 BIT(12)
#define B_AX_WDT_WAKE_PCIE_EN BIT(10)
#define B_AX_WDT_WAKE_USB_EN BIT(9)

#define W_AX_GPIO_MUXCFG 0x0040
#define B_AX_BOOT_MODE BIT(19)
#define B_AX_WW_EECS_EXT_32K_SEW BIT(18)
#define B_AX_WW_SEC_BONDING_OPT_STS BIT(17)
#define B_AX_SECSIC_SEW BIT(16)
#define B_AX_ENHTP BIT(14)
#define B_AX_BT_AOD_GPIO3 BIT(13)
#define B_AX_ENSIC BIT(12)
#define B_AX_SIC_SWWST BIT(11)
#define B_AX_PO_WIFI_PTA_PINS BIT(10)
#define B_AX_PO_BT_PTA_PINS BIT(9)
#define B_AX_ENUAWTTX BIT(8)
#define B_AX_BTMODE_MASK GENMASK(7, 6)
#define MAC_AX_BT_MODE_0_3 0
#define MAC_AX_BT_MODE_2 2
#define MAC_AX_WTK_MODE 0
#define MAC_AX_CSW_MODE 1
#define B_AX_ENBT BIT(5)
#define B_AX_EWOM_EN BIT(4)
#define B_AX_ENUAWTWX BIT(2)
#define B_AX_GPIOSEW_MASK GENMASK(1, 0)

#define W_AX_DBG_CTWW 0x0058
#define B_AX_DBG_SEW1_4BIT GENMASK(31, 30)
#define B_AX_DBG_SEW1_16BIT BIT(27)
#define B_AX_DBG_SEW1 GENMASK(23, 16)
#define B_AX_DBG_SEW0_4BIT GENMASK(15, 14)
#define B_AX_DBG_SEW0_16BIT BIT(11)
#define B_AX_DBG_SEW0 GENMASK(7, 0)

#define W_AX_SYS_SDIO_CTWW 0x0070
#define B_AX_PCIE_DIS_W2_CTWW_WDO_HCI BIT(15)
#define B_AX_PCIE_DIS_WWSUS_AFT_PDN BIT(14)
#define B_AX_PCIE_FOWCE_PWW_NGAT BIT(13)
#define B_AX_PCIE_CAWIB_EN_V1 BIT(12)
#define B_AX_PCIE_AUXCWK_GATE BIT(11)
#define B_AX_WTE_MUX_CTWW_PATH BIT(26)

#define W_AX_HCI_OPT_CTWW 0x0074
#define BIT_WAKE_CTWW_V1 BIT(23)
#define BIT_WAKE_CTWW BIT(5)

#define W_AX_HCI_BG_CTWW 0x0078
#define B_AX_IBX_EN_VAWUE BIT(15)
#define B_AX_IB_EN_VAWUE BIT(14)
#define B_AX_FOWCED_IB_EN BIT(4)
#define B_AX_EN_WEGBG BIT(3)
#define B_AX_W_AX_BG_WPF BIT(2)
#define B_AX_W_AX_BG GENMASK(1, 0)

#define W_AX_HCI_WDO_CTWW 0x007A
#define B_AX_W_AX_VADJ_MASK GENMASK(3, 0)

#define W_AX_PWATFOWM_ENABWE 0x0088
#define B_AX_AXIDMA_EN BIT(3)
#define B_AX_APB_WWAP_EN BIT(2)
#define B_AX_WCPU_EN BIT(1)
#define B_AX_PWATFOWM_EN BIT(0)

#define W_AX_WWWPS_CTWW 0x0090
#define B_AX_WPSOP_ASWWM BIT(17)
#define B_AX_WPSOP_DSWWM BIT(9)
#define B_AX_DIS_WWBT_WPSEN_WOPC BIT(1)
#define SW_WPS_OPTION 0x0001A0B2

#define W_AX_SCOWEBOAWD  0x00AC
#define B_AX_TOGGWE BIT(31)
#define B_MAC_AX_SB_FW_MASK GENMASK(30, 24)
#define B_MAC_AX_SB_DWV_MASK GENMASK(23, 0)
#define B_MAC_AX_BTGS1_NOTIFY BIT(0)
#define MAC_AX_NOTIFY_TP_MAJOW 0x81
#define MAC_AX_NOTIFY_PWW_MAJOW 0x80

#define W_AX_DBG_POWT_SEW 0x00C0
#define B_AX_DEBUG_ST_MASK GENMASK(31, 0)

#define W_AX_PMC_DBG_CTWW2 0x00CC
#define B_AX_SYSON_DIS_PMCW_AX_WWMSK BIT(2)

#define W_AX_PCIE_MIO_INTF 0x00E4
#define B_AX_PCIE_MIO_ADDW_PAGE_V1_MASK GENMASK(20, 16)
#define B_AX_PCIE_MIO_BYIOWEG BIT(13)
#define B_AX_PCIE_MIO_WE BIT(12)
#define B_AX_PCIE_MIO_WE_MASK GENMASK(11, 8)
#define MIO_WWITE_BYTE_AWW 0xF
#define B_AX_PCIE_MIO_ADDW_MASK GENMASK(7, 0)
#define MIO_ADDW_PAGE_MASK GENMASK(12, 8)

#define W_AX_PCIE_MIO_INTD 0x00E8
#define B_AX_PCIE_MIO_DATA_MASK GENMASK(31, 0)

#define W_AX_SYS_CFG1 0x00F0
#define B_AX_CHIP_VEW_MASK GENMASK(15, 12)

#define W_AX_SYS_STATUS1 0x00F4
#define B_AX_SEW_0XC0_MASK GENMASK(17, 16)
#define B_AX_PAD_HCI_SEW_V2_MASK GENMASK(5, 3)
#define MAC_AX_HCI_SEW_SDIO_UAWT 0
#define MAC_AX_HCI_SEW_MUWTI_USB 1
#define MAC_AX_HCI_SEW_PCIE_UAWT 2
#define MAC_AX_HCI_SEW_PCIE_USB 3
#define MAC_AX_HCI_SEW_MUWTI_SDIO 4

#define W_AX_HAWT_H2C_CTWW 0x0160
#define W_AX_HAWT_H2C 0x0168
#define B_AX_HAWT_H2C_TWIGGEW BIT(0)
#define W_AX_HAWT_C2H_CTWW 0x0164
#define W_AX_HAWT_C2H 0x016C

#define W_AX_WCPU_FW_CTWW 0x01E0
#define B_AX_WCPU_FWDW_STS_MASK GENMASK(7, 5)
#define B_AX_FWDW_PATH_WDY BIT(2)
#define B_AX_H2C_PATH_WDY BIT(1)
#define B_AX_WCPU_FWDW_EN BIT(0)

#define W_AX_WPWM 0x01E4
#define W_AX_PCIE_HWPWM 0x10C0
#define PS_WPWM_TOGGWE BIT(15)
#define PS_WPWM_ACK BIT(14)
#define PS_WPWM_SEQ_NUM GENMASK(13, 12)
#define PS_WPWM_NOTIFY_WAKE BIT(8)
#define PS_WPWM_STATE 0x7
#define WPWM_SEQ_NUM_MAX 3
#define PS_CPWM_SEQ_NUM GENMASK(13, 12)
#define PS_CPWM_WSP_SEQ_NUM GENMASK(9, 8)
#define PS_CPWM_STATE GENMASK(2, 0)
#define CPWM_SEQ_NUM_MAX 3

#define W_AX_BOOT_WEASON 0x01E6
#define B_AX_BOOT_WEASON_MASK GENMASK(2, 0)

#define W_AX_WDM 0x01E8
#define B_AX_EN_32K BIT(31)

#define W_AX_UDM0 0x01F0
#define W_AX_UDM1 0x01F4
#define B_AX_UDM1_MASK GENMASK(31, 16)
#define B_AX_UDM1_HAWMAC_C2H_ENQ_CNT_MASK GENMASK(15, 12)
#define B_AX_UDM1_HAWMAC_H2C_DEQ_CNT_MASK GENMASK(11, 8)
#define B_AX_UDM1_WCPU_C2H_ENQ_CNT_MASK GENMASK(7, 4)
#define B_AX_UDM1_WCPU_H2C_DEQ_CNT_MASK GENMASK(3, 0)
#define W_AX_UDM2 0x01F8
#define W_AX_UDM3 0x01FC

#define W_AX_SPS_DIG_ON_CTWW0 0x0200
#define B_AX_VWEFPFM_W_MASK GENMASK(25, 22)
#define B_AX_WEG_ZCDC_H_MASK GENMASK(18, 17)
#define B_AX_OCP_W1_MASK GENMASK(15, 13)
#define B_AX_VOW_W1_MASK GENMASK(3, 0)

#define W_AX_SPSWDO_ON_CTWW1 0x0204
#define B_AX_FPWMDEWAY BIT(3)

#define W_AX_WDO_AON_CTWW0 0x0218
#define B_AX_PD_WEGU_W BIT(16)

#define W_AX_SPSANA_ON_CTWW1 0x0224

#define W_AX_WWAN_XTAW_SI_CTWW 0x0270
#define B_AX_WW_XTAW_SI_CMD_POWW BIT(31)
#define B_AX_BT_XTAW_SI_EWW_FWAG BIT(30)
#define B_AX_WW_XTAW_GNT BIT(29)
#define B_AX_BT_XTAW_GNT BIT(28)
#define B_AX_WW_XTAW_SI_MODE_MASK GENMASK(25, 24)
#define XTAW_SI_NOWMAW_WWITE 0x00
#define XTAW_SI_NOWMAW_WEAD 0x01
#define B_AX_WW_XTAW_SI_BITMASK_MASK GENMASK(23, 16)
#define B_AX_WW_XTAW_SI_DATA_MASK GENMASK(15, 8)
#define B_AX_WW_XTAW_SI_ADDW_MASK GENMASK(7, 0)

#define W_AX_WWAN_XTAW_SI_CONFIG 0x0274
#define B_AX_XTAW_SI_ADDW_NOT_CHK BIT(0)

#define W_AX_XTAW_ON_CTWW0 0x0280
#define B_AX_XTAW_SC_WPS BIT(31)
#define B_AX_XTAW_SC_XO_MASK GENMASK(23, 17)
#define B_AX_XTAW_SC_XI_MASK GENMASK(16, 10)
#define B_AX_XTAW_SC_MASK GENMASK(6, 0)

#define W_AX_XTAW_ON_CTWW3 0x028C
#define B_AX_XTAW_SC_INIT_A_BWOCK_MASK GENMASK(30, 24)
#define B_AX_XTAW_SC_WPS_A_BWOCK_MASK GENMASK(22, 16)
#define B_AX_XTAW_SC_XO_A_BWOCK_MASK GENMASK(14, 8)
#define B_AX_XTAW_SC_XI_A_BWOCK_MASK GENMASK(6, 0)

#define W_AX_GPIO0_7_FUNC_SEW 0x02D0

#define W_AX_EECS_EESK_FUNC_SEW 0x02D8
#define B_AX_PINMUX_EESK_FUNC_SEW_MASK GENMASK(7, 4)

#define W_AX_GPIO16_23_FUNC_SEW 0x02D8
#define B_AX_PINMUX_GPIO17_FUNC_SEW_MASK GENMASK(7, 4)
#define B_AX_PINMUX_GPIO16_FUNC_SEW_MASK GENMASK(3, 0)

#define W_AX_WED1_FUNC_SEW 0x02DC
#define B_AX_PINMUX_EESK_FUNC_SEW_V1_MASK GENMASK(27, 24)
#define PINMUX_EESK_FUNC_SEW_BT_WOG 0x1

#define W_AX_GPIO0_15_EECS_EESK_WED1_PUWW_WOW_EN 0x02E4
#define B_AX_WED1_PUWW_WOW_EN BIT(18)
#define B_AX_EESK_PUWW_WOW_EN BIT(17)
#define B_AX_EECS_PUWW_WOW_EN BIT(16)

#define W_AX_GPIO0_16_EECS_EESK_WED1_PUWW_WOW_EN 0x02E4
#define B_AX_GPIO16_PUWW_WOW_EN_V1 BIT(19)
#define B_AX_GPIO10_PUWW_WOW_EN BIT(10)

#define W_AX_WWWF_CTWW 0x02F0
#define B_AX_AFC_AFEDIG BIT(17)
#define B_AX_WWWF1_CTWW_7 BIT(15)
#define B_AX_WWWF1_CTWW_1 BIT(9)
#define B_AX_WWWF_CTWW_7 BIT(7)
#define B_AX_WWWF_CTWW_1 BIT(1)

#define W_AX_IC_PWW_STATE 0x03F0
#define B_AX_WHOWE_SYS_PWW_STE_MASK GENMASK(25, 16)
#define B_AX_WWMAC_PWW_STE_MASK GENMASK(9, 8)
#define B_AX_UAWT_HCISYS_PWW_STE_MASK GENMASK(7, 6)
#define B_AX_SDIO_HCISYS_PWW_STE_MASK GENMASK(5, 4)
#define B_AX_USB_HCISYS_PWW_STE_MASK GENMASK(3, 2)
#define B_AX_PCIE_HCISYS_PWW_STE_MASK GENMASK(1, 0)

#define W_AX_SPS_DIG_OFF_CTWW0 0x0400
#define B_AX_C3_W1_MASK GENMASK(5, 4)
#define B_AX_C1_W1_MASK GENMASK(1, 0)

#define W_AX_AFE_OFF_CTWW1 0x0444
#define B_AX_S1_WDO_VSEW_F_MASK GENMASK(25, 24)
#define B_AX_S1_WDO2PWWCUT_F BIT(23)
#define B_AX_S0_WDO_VSEW_F_MASK GENMASK(22, 21)

#define W_AX_SEC_CTWW 0x0C00
#define B_AX_SEC_IDMEM_SIZE_CONFIG_MASK GENMASK(17, 16)

#define W_AX_FIWTEW_MODEW_ADDW 0x0C04

#define W_AX_HAXI_INIT_CFG1 0x1000
#define B_AX_WD_ITVW_IDWE_V1_MASK GENMASK(31, 28)
#define B_AX_WD_ITVW_ACT_V1_MASK GENMASK(27, 24)
#define B_AX_DMA_MODE_MASK GENMASK(19, 18)
#define DMA_MOD_PCIE_1B 0x0
#define DMA_MOD_PCIE_4B 0x1
#define DMA_MOD_USB 0x2
#define DMA_MOD_SDIO 0x3
#define B_AX_STOP_AXI_MST BIT(17)
#define B_AX_HAXI_WST_KEEP_WEG BIT(16)
#define B_AX_WXHCI_EN_V1 BIT(15)
#define B_AX_WXBD_MODE_V1 BIT(14)
#define B_AX_HAXI_MAX_WXDMA_MASK GENMASK(9, 8)
#define B_AX_TXHCI_EN_V1 BIT(7)
#define B_AX_FWUSH_AXI_MST BIT(4)
#define B_AX_WST_BDWAM BIT(3)
#define B_AX_HAXI_MAX_TXDMA_MASK GENMASK(1, 0)

#define W_AX_HAXI_DMA_STOP1 0x1010
#define B_AX_STOP_WPDMA BIT(19)
#define B_AX_STOP_CH12 BIT(18)
#define B_AX_STOP_CH9 BIT(17)
#define B_AX_STOP_CH8 BIT(16)
#define B_AX_STOP_ACH7 BIT(15)
#define B_AX_STOP_ACH6 BIT(14)
#define B_AX_STOP_ACH5 BIT(13)
#define B_AX_STOP_ACH4 BIT(12)
#define B_AX_STOP_ACH3 BIT(11)
#define B_AX_STOP_ACH2 BIT(10)
#define B_AX_STOP_ACH1 BIT(9)
#define B_AX_STOP_ACH0 BIT(8)

#define W_AX_HAXI_DMA_BUSY1 0x101C
#define B_AX_HAXIIO_BUSY BIT(20)
#define B_AX_WPDMA_BUSY BIT(19)
#define B_AX_CH12_BUSY BIT(18)
#define B_AX_CH9_BUSY BIT(17)
#define B_AX_CH8_BUSY BIT(16)
#define B_AX_ACH7_BUSY BIT(15)
#define B_AX_ACH6_BUSY BIT(14)
#define B_AX_ACH5_BUSY BIT(13)
#define B_AX_ACH4_BUSY BIT(12)
#define B_AX_ACH3_BUSY BIT(11)
#define B_AX_ACH2_BUSY BIT(10)
#define B_AX_ACH1_BUSY BIT(9)
#define B_AX_ACH0_BUSY BIT(8)

#define W_AX_PCIE_DBG_CTWW 0x11C0
#define B_AX_DBG_DUMMY_MASK GENMASK(23, 16)
#define B_AX_PCIE_DBG_SEW_MASK GENMASK(15, 13)
#define B_AX_MWD_TIMEOUT_EN BIT(10)
#define B_AX_ASFF_FUWW_NO_STK BIT(1)
#define B_AX_EN_STUCK_DBG BIT(0)

#define W_AX_HAXI_DMA_STOP2 0x11C0
#define B_AX_STOP_CH11 BIT(1)
#define B_AX_STOP_CH10 BIT(0)

#define W_AX_HAXI_DMA_BUSY2 0x11C8
#define B_AX_CH11_BUSY BIT(1)
#define B_AX_CH10_BUSY BIT(0)

#define W_AX_HAXI_DMA_BUSY3 0x1208
#define B_AX_WPQ_BUSY BIT(1)
#define B_AX_WXQ_BUSY BIT(0)

#define W_AX_WTW_DEC_CTWW 0x1600
#define B_AX_WTW_IDX_DWV_VWD BIT(16)
#define B_AX_WTW_CUWW_IDX_DWV_MASK GENMASK(15, 14)
#define B_AX_WTW_IDX_FW_VWD BIT(13)
#define B_AX_WTW_CUWW_IDX_FW_MASK GENMASK(12, 11)
#define B_AX_WTW_IDX_HW_VWD BIT(10)
#define B_AX_WTW_CUWW_IDX_HW_MASK GENMASK(9, 8)
#define B_AX_WTW_WEQ_DWV BIT(7)
#define B_AX_WTW_IDX_DWV_MASK GENMASK(6, 5)
#define PCIE_WTW_IDX_IDWE 3
#define B_AX_WTW_DWV_DEC_EN BIT(4)
#define B_AX_WTW_FW_DEC_EN BIT(3)
#define B_AX_WTW_HW_DEC_EN BIT(2)
#define B_AX_WTW_SPACE_IDX_V1_MASK GENMASK(1, 0)
#define WTW_EN_BITS (B_AX_WTW_HW_DEC_EN | B_AX_WTW_FW_DEC_EN | B_AX_WTW_DWV_DEC_EN)

#define W_AX_WTW_WATENCY_IDX0 0x1604
#define W_AX_WTW_WATENCY_IDX1 0x1608
#define W_AX_WTW_WATENCY_IDX2 0x160C
#define W_AX_WTW_WATENCY_IDX3 0x1610

#define W_AX_HCI_FC_CTWW_V1 0x1700
#define W_AX_CH_PAGE_CTWW_V1 0x1704

#define W_AX_ACH0_PAGE_CTWW_V1 0x1710
#define W_AX_ACH1_PAGE_CTWW_V1 0x1714
#define W_AX_ACH2_PAGE_CTWW_V1 0x1718
#define W_AX_ACH3_PAGE_CTWW_V1 0x171C
#define W_AX_ACH4_PAGE_CTWW_V1 0x1720
#define W_AX_ACH5_PAGE_CTWW_V1 0x1724
#define W_AX_ACH6_PAGE_CTWW_V1 0x1728
#define W_AX_ACH7_PAGE_CTWW_V1 0x172C
#define W_AX_CH8_PAGE_CTWW_V1 0x1730
#define W_AX_CH9_PAGE_CTWW_V1 0x1734
#define W_AX_CH10_PAGE_CTWW_V1 0x1738
#define W_AX_CH11_PAGE_CTWW_V1 0x173C

#define W_AX_ACH0_PAGE_INFO_V1 0x1750
#define W_AX_ACH1_PAGE_INFO_V1 0x1754
#define W_AX_ACH2_PAGE_INFO_V1 0x1758
#define W_AX_ACH3_PAGE_INFO_V1 0x175C
#define W_AX_ACH4_PAGE_INFO_V1 0x1760
#define W_AX_ACH5_PAGE_INFO_V1 0x1764
#define W_AX_ACH6_PAGE_INFO_V1 0x1768
#define W_AX_ACH7_PAGE_INFO_V1 0x176C
#define W_AX_CH8_PAGE_INFO_V1 0x1770
#define W_AX_CH9_PAGE_INFO_V1 0x1774
#define W_AX_CH10_PAGE_INFO_V1 0x1778
#define W_AX_CH11_PAGE_INFO_V1 0x177C
#define W_AX_CH12_PAGE_INFO_V1 0x1780

#define W_AX_PUB_PAGE_INFO3_V1 0x178C
#define W_AX_PUB_PAGE_CTWW1_V1 0x1790
#define W_AX_PUB_PAGE_CTWW2_V1 0x1794
#define W_AX_PUB_PAGE_INFO1_V1 0x1798
#define W_AX_PUB_PAGE_INFO2_V1 0x179C
#define W_AX_WP_PAGE_CTWW1_V1 0x17A0
#define W_AX_WP_PAGE_CTWW2_V1 0x17A4
#define W_AX_WP_PAGE_INFO1_V1 0x17A8

#define W_AX_H2CWEG_DATA0_V1 0x7140
#define W_AX_H2CWEG_DATA1_V1 0x7144
#define W_AX_H2CWEG_DATA2_V1 0x7148
#define W_AX_H2CWEG_DATA3_V1 0x714C
#define W_AX_C2HWEG_DATA0_V1 0x7150
#define W_AX_C2HWEG_DATA1_V1 0x7154
#define W_AX_C2HWEG_DATA2_V1 0x7158
#define W_AX_C2HWEG_DATA3_V1 0x715C
#define W_AX_H2CWEG_CTWW_V1 0x7160
#define W_AX_C2HWEG_CTWW_V1 0x7164

#define W_AX_HCI_FUNC_EN_V1 0x7880

#define W_AX_PHYWEG_SET 0x8040
#define PHYWEG_SET_AWW_CYCWE 0x8
#define PHYWEG_SET_XYN_CYCWE 0xE

#define W_AX_HD0IMW 0x8110
#define B_AX_WDT_PTFM_INT_EN BIT(5)
#define B_AX_CPWM_INT_EN BIT(2)
#define B_AX_GT3_INT_EN BIT(1)
#define B_AX_C2H_INT_EN BIT(0)
#define W_AX_HD0ISW 0x8114
#define B_AX_C2H_INT BIT(0)

#define W_AX_H2CWEG_DATA0 0x8140
#define W_AX_H2CWEG_DATA1 0x8144
#define W_AX_H2CWEG_DATA2 0x8148
#define W_AX_H2CWEG_DATA3 0x814C
#define W_AX_C2HWEG_DATA0 0x8150
#define W_AX_C2HWEG_DATA1 0x8154
#define W_AX_C2HWEG_DATA2 0x8158
#define W_AX_C2HWEG_DATA3 0x815C
#define W_AX_H2CWEG_CTWW 0x8160
#define B_AX_H2CWEG_TWIGGEW BIT(0)
#define W_AX_C2HWEG_CTWW 0x8164
#define B_AX_C2HWEG_TWIGGEW BIT(0)
#define W_AX_CPWM 0x8170

#define W_AX_HCI_FUNC_EN 0x8380
#define B_AX_HCI_WXDMA_EN BIT(1)
#define B_AX_HCI_TXDMA_EN BIT(0)

#define W_AX_BOOT_DBG 0x83F0

#define W_AX_DMAC_FUNC_EN 0x8400
#define B_AX_DMAC_CWPWT BIT(31)
#define B_AX_MAC_FUNC_EN BIT(30)
#define B_AX_DMAC_FUNC_EN BIT(29)
#define B_AX_MPDU_PWOC_EN BIT(28)
#define B_AX_WD_WWS_EN BIT(27)
#define B_AX_DWE_WDE_EN BIT(26)
#define B_AX_TXPKT_CTWW_EN BIT(25)
#define B_AX_STA_SCH_EN BIT(24)
#define B_AX_DWE_PWE_EN BIT(23)
#define B_AX_PKT_BUF_EN BIT(22)
#define B_AX_DMAC_TBW_EN BIT(21)
#define B_AX_PKT_IN_EN BIT(20)
#define B_AX_DWE_CPUIO_EN BIT(19)
#define B_AX_DISPATCHEW_EN BIT(18)
#define B_AX_BBWPT_EN BIT(17)
#define B_AX_MAC_SEC_EN BIT(16)
#define B_AX_DMACWEG_GCKEN BIT(15)
#define B_AX_MAC_UN_EN BIT(15)
#define B_AX_H_AXIDMA_EN BIT(14)

#define W_AX_DMAC_CWK_EN 0x8404
#define B_AX_WD_WWS_CWK_EN BIT(27)
#define B_AX_DWE_WDE_CWK_EN BIT(26)
#define B_AX_TXPKT_CTWW_CWK_EN BIT(25)
#define B_AX_STA_SCH_CWK_EN BIT(24)
#define B_AX_DWE_PWE_CWK_EN BIT(23)
#define B_AX_PKT_IN_CWK_EN BIT(20)
#define B_AX_DWE_CPUIO_CWK_EN BIT(19)
#define B_AX_DISPATCHEW_CWK_EN BIT(18)
#define B_AX_BBWPT_CWK_EN BIT(17)
#define B_AX_MAC_SEC_CWK_EN BIT(16)
#define B_AX_AXIDMA_CWK_EN BIT(9)

#define PCI_WTW_IDWE_TIMEW_1US 0
#define PCI_WTW_IDWE_TIMEW_10US 1
#define PCI_WTW_IDWE_TIMEW_100US 2
#define PCI_WTW_IDWE_TIMEW_200US 3
#define PCI_WTW_IDWE_TIMEW_400US 4
#define PCI_WTW_IDWE_TIMEW_800US 5
#define PCI_WTW_IDWE_TIMEW_1_6MS 6
#define PCI_WTW_IDWE_TIMEW_3_2MS 7
#define PCI_WTW_IDWE_TIMEW_W_EWW 0xFD
#define PCI_WTW_IDWE_TIMEW_DEF 0xFE
#define PCI_WTW_IDWE_TIMEW_IGNOWE 0xFF

#define PCI_WTW_SPC_10US 0
#define PCI_WTW_SPC_100US 1
#define PCI_WTW_SPC_500US 2
#define PCI_WTW_SPC_1MS 3
#define PCI_WTW_SPC_W_EWW 0xFD
#define PCI_WTW_SPC_DEF 0xFE
#define PCI_WTW_SPC_IGNOWE 0xFF

#define W_AX_WTW_CTWW_0 0x8410
#define B_AX_WTW_SPACE_IDX_MASK GENMASK(13, 12)
#define B_AX_WTW_IDWE_TIMEW_IDX_MASK GENMASK(10, 8)
#define B_AX_WTW_WD_NOEMP_CHK BIT(6)
#define B_AX_APP_WTW_ACT BIT(5)
#define B_AX_APP_WTW_IDWE BIT(4)
#define B_AX_WTW_EN BIT(1)
#define B_AX_WTW_WD_NOEMP_CHK_V1 BIT(1)
#define B_AX_WTW_HW_EN BIT(0)

#define W_AX_WTW_CTWW_1 0x8414
#define B_AX_WTW_WX1_TH_MASK GENMASK(27, 16)
#define B_AX_WTW_WX0_TH_MASK GENMASK(11, 0)

#define W_AX_WTW_IDWE_WATENCY 0x8418

#define W_AX_WTW_ACTIVE_WATENCY 0x841C

#define W_AX_SEW_DBG_INFO 0x8424
#define B_AX_W0_TO_W1_EVENT_MASK GENMASK(31, 28)

#define W_AX_DWE_EMPTY0 0x8430
#define B_AX_PWE_EMPTY_QTA_DMAC_CPUIO BIT(26)
#define B_AX_PWE_EMPTY_QTA_DMAC_MPDU_TX BIT(25)
#define B_AX_PWE_EMPTY_QTA_DMAC_WWAN_CPU BIT(24)
#define B_AX_PWE_EMPTY_QTA_DMAC_H2C BIT(23)
#define B_AX_PWE_EMPTY_QTA_DMAC_B1_TXPW BIT(22)
#define B_AX_PWE_EMPTY_QTA_DMAC_B0_TXPW BIT(21)
#define B_AX_WDE_EMPTY_QTA_DMAC_CPUIO BIT(20)
#define B_AX_WDE_EMPTY_QTA_DMAC_PKTIN BIT(19)
#define B_AX_WDE_EMPTY_QTA_DMAC_DATA_CPU BIT(18)
#define B_AX_WDE_EMPTY_QTA_DMAC_WWAN_CPU BIT(17)
#define B_AX_WDE_EMPTY_QTA_DMAC_HIF BIT(16)
#define B_AX_WDE_EMPTY_QUE_DMAC_PKTIN BIT(10)
#define B_AX_PWE_EMPTY_QUE_DMAC_SEC_TX BIT(9)
#define B_AX_PWE_EMPTY_QUE_DMAC_MPDU_TX BIT(8)
#define B_AX_WDE_EMPTY_QUE_OTHEWS BIT(7)
#define B_AX_WDE_EMPTY_QUE_CMAC0_WMM1 BIT(4)
#define B_AX_WDE_EMPTY_QUE_CMAC0_WMM0 BIT(3)
#define B_AX_WDE_EMPTY_QUE_CMAC1_MBH BIT(2)
#define B_AX_WDE_EMPTY_QUE_CMAC0_MBH BIT(1)
#define B_AX_WDE_EMPTY_QUE_CMAC0_AWW_AC BIT(0)

#define W_AX_DWE_EMPTY1 0x8434
#define B_AX_PWE_EMPTY_QTA_DMAC_WDWWS BIT(20)
#define B_AX_PWE_EMPTY_QTA_CMAC1_DMA_BBWPT BIT(19)
#define B_AX_PWE_EMPTY_QTA_CMAC1_DMA_WX BIT(18)
#define B_AX_PWE_EMPTY_QTA_CMAC0_DMA_WX BIT(17)
#define B_AX_PWE_EMPTY_QTA_DMAC_C2H BIT(16)
#define B_AX_PWE_EMPTY_QUE_DMAC_PWWWS BIT(5)
#define B_AX_PWE_EMPTY_QUE_DMAC_CPUIO BIT(4)
#define B_AX_PWE_EMPTY_QUE_DMAC_SEC_WX BIT(3)
#define B_AX_PWE_EMPTY_QUE_DMAC_MPDU_WX BIT(2)
#define B_AX_PWE_EMPTY_QUE_DMAC_HDP BIT(1)
#define B_AX_WDE_EMPTY_QUE_DMAC_WDWWS BIT(0)

#define W_AX_DMAC_EWW_IMW 0x8520
#define B_AX_DWE_CPUIO_EWW_INT_EN BIT(10)
#define B_AX_APB_BWIDGE_EWW_INT_EN BIT(9)
#define B_AX_DISPATCH_EWW_INT_EN BIT(8)
#define B_AX_PKTIN_EWW_INT_EN BIT(7)
#define B_AX_PWE_DWE_EWW_INT_EN BIT(6)
#define B_AX_TXPKTCTWW_EWW_INT_EN BIT(5)
#define B_AX_WDE_DWE_EWW_INT_EN BIT(4)
#define B_AX_STA_SCHEDUWEW_EWW_INT_EN BIT(3)
#define B_AX_MPDU_EWW_INT_EN BIT(2)
#define B_AX_WSEC_EWW_INT_EN BIT(1)
#define B_AX_WDWWS_EWW_INT_EN BIT(0)
#define DMAC_EWW_IMW_EN GENMASK(31, 0)
#define DMAC_EWW_IMW_DIS 0

#define W_AX_DMAC_EWW_ISW 0x8524
#define B_AX_HAXIDMA_EWW_FWAG BIT(14)
#define B_AX_PAXIDMA_EWW_FWAG BIT(13)
#define B_AX_HCI_BUF_EWW_FWAG BIT(12)
#define B_AX_BBWPT_EWW_FWAG BIT(11)
#define B_AX_DWE_CPUIO_EWW_FWAG BIT(10)
#define B_AX_APB_BWIDGE_EWW_FWAG BIT(9)
#define B_AX_DISPATCH_EWW_FWAG BIT(8)
#define B_AX_PKTIN_EWW_FWAG BIT(7)
#define B_AX_PWE_DWE_EWW_FWAG BIT(6)
#define B_AX_TXPKTCTWW_EWW_FWAG BIT(5)
#define B_AX_WDE_DWE_EWW_FWAG BIT(4)
#define B_AX_STA_SCHEDUWEW_EWW_FWAG BIT(3)
#define B_AX_MPDU_EWW_FWAG BIT(2)
#define B_AX_WSEC_EWW_FWAG BIT(1)
#define B_AX_WDWWS_EWW_FWAG BIT(0)

#define W_AX_DISPATCHEW_GWOBAW_SETTING_0 0x8800
#define B_AX_PW_PAGE_128B_SEW BIT(9)
#define B_AX_WD_PAGE_64B_SEW BIT(8)
#define W_AX_OTHEW_DISPATCHEW_EWW_ISW 0x8804
#define W_AX_HOST_DISPATCHEW_EWW_ISW 0x8808
#define W_AX_CPU_DISPATCHEW_EWW_ISW 0x880C
#define W_AX_TX_ADDWESS_INFO_MODE_SETTING 0x8810
#define B_AX_HOST_ADDW_INFO_8B_SEW BIT(0)

#define W_AX_HOST_DISPATCHEW_EWW_IMW 0x8850
#define B_AX_HDT_WX_WWITE_UNDEWFWOW_INT_EN BIT(31)
#define B_AX_HDT_WX_WWITE_OVEWFWOW_INT_EN BIT(30)
#define B_AX_HDT_CHKSUM_FSM_EWW_INT_EN BIT(29)
#define B_AX_HDT_SHIFT_DMA_CFG_EWW_INT_EN BIT(28)
#define B_AX_HDT_DMA_PWOCESS_EWW_INT_EN BIT(27)
#define B_AX_HDT_TOTAW_WEN_EWW_INT_EN BIT(26)
#define B_AX_HDT_SHIFT_EN_EWW_INT_EN BIT(25)
#define B_AX_HDT_WXAGG_CFG_EWW_INT_EN BIT(24)
#define B_AX_HDT_OUTPUT_EWW_INT_EN BIT(21)
#define B_AX_HDT_WES_EWW_INT_EN BIT(20)
#define B_AX_HDT_BUWST_NUM_EWW_INT_EN BIT(19)
#define B_AX_HDT_NUWWPKT_EWW_INT_EN BIT(18)
#define B_AX_HDT_FWOW_CTWW_EWW_INT_EN BIT(17)
#define B_AX_HDT_PWD_CMD_UNDEWFWOW_INT_EN BIT(16)
#define B_AX_HDT_PWD_CMD_OVEWWOW_INT_EN BIT(15)
#define B_AX_HDT_TX_WWITE_UNDEWFWOW_INT_EN BIT(14)
#define B_AX_HDT_TX_WWITE_OVEWFWOW_INT_EN BIT(13)
#define B_AX_HDT_TCP_CHK_EWW_INT_EN BIT(12)
#define B_AX_HDT_TXPKTSIZE_EWW_INT_EN BIT(11)
#define B_AX_HDT_PWE_COST_EWW_INT_EN BIT(10)
#define B_AX_HDT_WD_CHK_EWW_INT_EN BIT(9)
#define B_AX_HDT_CHANNEW_DMA_EWW_INT_EN BIT(8)
#define B_AX_HDT_OFFSET_UNMATCH_INT_EN BIT(7)
#define B_AX_HDT_PAYWOAD_UNDEWFWOW_INT_EN BIT(6)
#define B_AX_HDT_PAYWOAD_OVEWFWOW_INT_EN BIT(5)
#define B_AX_HDT_PEWMU_UNDEWFWOW_INT_EN BIT(4)
#define B_AX_HDT_PEWMU_OVEWFWOW_INT_EN BIT(3)
#define B_AX_HDT_PKT_FAIW_DBG_INT_EN BIT(2)
#define B_AX_HDT_CHANNEW_ID_EWW_INT_EN BIT(1)
#define B_AX_HDT_CHANNEW_DIFF_EWW_INT_EN BIT(0)
#define B_AX_HOST_DISP_IMW_CWW (B_AX_HDT_CHANNEW_DIFF_EWW_INT_EN | \
				B_AX_HDT_CHANNEW_ID_EWW_INT_EN | \
				B_AX_HDT_PKT_FAIW_DBG_INT_EN | \
				B_AX_HDT_PEWMU_OVEWFWOW_INT_EN | \
				B_AX_HDT_PEWMU_UNDEWFWOW_INT_EN | \
				B_AX_HDT_PAYWOAD_OVEWFWOW_INT_EN | \
				B_AX_HDT_PAYWOAD_UNDEWFWOW_INT_EN | \
				B_AX_HDT_OFFSET_UNMATCH_INT_EN | \
				B_AX_HDT_CHANNEW_DMA_EWW_INT_EN | \
				B_AX_HDT_WD_CHK_EWW_INT_EN | \
				B_AX_HDT_PWE_COST_EWW_INT_EN | \
				B_AX_HDT_TXPKTSIZE_EWW_INT_EN | \
				B_AX_HDT_TCP_CHK_EWW_INT_EN | \
				B_AX_HDT_TX_WWITE_OVEWFWOW_INT_EN | \
				B_AX_HDT_TX_WWITE_UNDEWFWOW_INT_EN | \
				B_AX_HDT_PWD_CMD_OVEWWOW_INT_EN | \
				B_AX_HDT_PWD_CMD_UNDEWFWOW_INT_EN | \
				B_AX_HDT_FWOW_CTWW_EWW_INT_EN | \
				B_AX_HDT_NUWWPKT_EWW_INT_EN | \
				B_AX_HDT_BUWST_NUM_EWW_INT_EN | \
				B_AX_HDT_WXAGG_CFG_EWW_INT_EN | \
				B_AX_HDT_SHIFT_EN_EWW_INT_EN | \
				B_AX_HDT_TOTAW_WEN_EWW_INT_EN | \
				B_AX_HDT_DMA_PWOCESS_EWW_INT_EN | \
				B_AX_HDT_SHIFT_DMA_CFG_EWW_INT_EN | \
				B_AX_HDT_CHKSUM_FSM_EWW_INT_EN | \
				B_AX_HDT_WX_WWITE_OVEWFWOW_INT_EN | \
				B_AX_HDT_WX_WWITE_UNDEWFWOW_INT_EN)
#define B_AX_HOST_DISP_IMW_SET (B_AX_HDT_CHANNEW_DIFF_EWW_INT_EN | \
				B_AX_HDT_PAYWOAD_OVEWFWOW_INT_EN | \
				B_AX_HDT_PAYWOAD_UNDEWFWOW_INT_EN | \
				B_AX_HDT_CHANNEW_DMA_EWW_INT_EN | \
				B_AX_HDT_TOTAW_WEN_EWW_INT_EN | \
				B_AX_HDT_DMA_PWOCESS_EWW_INT_EN)

#define B_AX_HW_WWFF_UNDEWFWOW_EWW_INT_EN BIT(31)
#define B_AX_HW_WWFF_OVEWFWOW_EWW_INT_EN BIT(30)
#define B_AX_HW_CHKSUM_FSM_EWW_INT_EN BIT(29)
#define B_AX_HW_SHIFT_DMA_CFG_EWW_INT_EN BIT(28)
#define B_AX_HW_DMA_PWOCESS_EWW_INT_EN BIT(27)
#define B_AX_HW_TOTAW_WEN_UNDEW_EWW_INT_EN BIT(26)
#define B_AX_HW_SHIFT_EN_EWW_INT_EN BIT(25)
#define B_AX_HW_AGG_CFG_EWW_INT_EN BIT(24)
#define B_AX_HW_DMA_WD_CNT_DEQ_EWW_INT_EN BIT(23)
#define B_AX_HW_PWD_WEN_ZEWO_EWW_INT_EN BIT(22)
#define B_AX_HT_IWW_CH_EWW_INT_EN BIT(20)
#define B_AX_HT_ADDW_INFO_WEN_EWW_INT_EN BIT(18)
#define B_AX_HT_WD_WEN_OVEW_EWW_INT_EN BIT(17)
#define B_AX_HT_PWD_CMD_UNDEWFWOW_EWW_INT_EN BIT(16)
#define B_AX_HT_PWD_CMD_OVEWFWOW_EWW_INT_EN BIT(15)
#define B_AX_HT_WWFF_UNDEWFWOW_EWW_INT_EN BIT(14)
#define B_AX_HT_WWFF_OVEWFWOW_EWW_INT_EN BIT(13)
#define B_AX_HT_CHKSUM_FSM_EWW_INT_EN BIT(12)
#define B_AX_HT_TXPKTSIZE_EWW_INT_EN BIT(11)
#define B_AX_HT_PWE_SUB_EWW_INT_EN BIT(10)
#define B_AX_HT_WD_CHKSUM_EWW_INT_EN BIT(9)
#define B_AX_HT_CHANNEW_DMA_EWW_INT_EN BIT(8)
#define B_AX_HT_OFFSET_UNMATCH_EWW_INT_EN BIT(7)
#define B_AX_HT_PAYWOAD_UNDEW_EWW_INT_EN BIT(6)
#define B_AX_HT_PAYWOAD_OVEW_EWW_INT_EN BIT(5)
#define B_AX_HT_PEWMU_FF_UNDEWFWOW_EWW_INT_EN BIT(4)
#define B_AX_HT_PEWMU_FF_OVEWFWOW_EWW_INT_EN BIT(3)
#define B_AX_HT_PKT_FAIW_EWW_INT_EN BIT(2)
#define B_AX_HT_CH_ID_EWW_INT_EN BIT(1)
#define B_AX_HT_EP_CH_DIFF_EWW_INT_EN BIT(0)
#define B_AX_HOST_DISP_IMW_CWW_V1 (B_AX_HT_EP_CH_DIFF_EWW_INT_EN | \
				   B_AX_HT_CH_ID_EWW_INT_EN | \
				   B_AX_HT_PKT_FAIW_EWW_INT_EN | \
				   B_AX_HT_PEWMU_FF_OVEWFWOW_EWW_INT_EN | \
				   B_AX_HT_PEWMU_FF_UNDEWFWOW_EWW_INT_EN | \
				   B_AX_HT_PAYWOAD_OVEW_EWW_INT_EN | \
				   B_AX_HT_PAYWOAD_UNDEW_EWW_INT_EN | \
				   B_AX_HT_OFFSET_UNMATCH_EWW_INT_EN | \
				   B_AX_HT_CHANNEW_DMA_EWW_INT_EN | \
				   B_AX_HT_WD_CHKSUM_EWW_INT_EN | \
				   B_AX_HT_PWE_SUB_EWW_INT_EN | \
				   B_AX_HT_TXPKTSIZE_EWW_INT_EN | \
				   B_AX_HT_CHKSUM_FSM_EWW_INT_EN | \
				   B_AX_HT_WWFF_OVEWFWOW_EWW_INT_EN | \
				   B_AX_HT_WWFF_UNDEWFWOW_EWW_INT_EN | \
				   B_AX_HT_PWD_CMD_OVEWFWOW_EWW_INT_EN | \
				   B_AX_HT_PWD_CMD_UNDEWFWOW_EWW_INT_EN | \
				   B_AX_HT_WD_WEN_OVEW_EWW_INT_EN | \
				   B_AX_HT_ADDW_INFO_WEN_EWW_INT_EN | \
				   B_AX_HT_IWW_CH_EWW_INT_EN | \
				   B_AX_HW_PWD_WEN_ZEWO_EWW_INT_EN | \
				   B_AX_HW_DMA_WD_CNT_DEQ_EWW_INT_EN | \
				   B_AX_HW_AGG_CFG_EWW_INT_EN | \
				   B_AX_HW_SHIFT_EN_EWW_INT_EN | \
				   B_AX_HW_TOTAW_WEN_UNDEW_EWW_INT_EN | \
				   B_AX_HW_DMA_PWOCESS_EWW_INT_EN | \
				   B_AX_HW_SHIFT_DMA_CFG_EWW_INT_EN | \
				   B_AX_HW_CHKSUM_FSM_EWW_INT_EN | \
				   B_AX_HW_WWFF_OVEWFWOW_EWW_INT_EN | \
				   B_AX_HW_WWFF_UNDEWFWOW_EWW_INT_EN)
#define B_AX_HOST_DISP_IMW_SET_V1 (B_AX_HT_PAYWOAD_OVEW_EWW_INT_EN | \
				   B_AX_HT_PAYWOAD_UNDEW_EWW_INT_EN | \
				   B_AX_HT_IWW_CH_EWW_INT_EN | \
				   B_AX_HW_TOTAW_WEN_UNDEW_EWW_INT_EN | \
				   B_AX_HW_DMA_PWOCESS_EWW_INT_EN)

#define W_AX_CPU_DISPATCHEW_EWW_IMW 0x8854
#define B_AX_CPU_WX_WWITE_UNDEWFWOW_INT_EN BIT(31)
#define B_AX_CPU_WX_WWITE_OVEWFWOW_INT_EN BIT(30)
#define B_AX_CPU_CHKSUM_FSM_EWW_INT_EN BIT(29)
#define B_AX_CPU_SHIFT_DMA_CFG_EWW_INT_EN BIT(28)
#define B_AX_CPU_DMA_PWOCESS_EWW_INT_EN BIT(27)
#define B_AX_CPU_TOTAW_WEN_EWW_INT_EN BIT(26)
#define B_AX_CPU_SHIFT_EN_EWW_INT_EN BIT(25)
#define B_AX_CPU_WXAGG_CFG_EWW_INT_EN BIT(24)
#define B_AX_CPU_OUTPUT_EWW_INT_EN BIT(20)
#define B_AX_CPU_WESP_EWW_INT_EN BIT(19)
#define B_AX_CPU_BUWST_NUM_EWW_INT_EN BIT(18)
#define B_AX_CPU_NUWWPKT_EWW_INT_EN BIT(17)
#define B_AX_CPU_FWOW_CTWW_EWW_INT_EN BIT(16)
#define B_AX_CPU_F2P_SEQ_EWW_INT_EN BIT(15)
#define B_AX_CPU_F2P_QSEW_EWW_INT_EN BIT(14)
#define B_AX_CPU_PWD_CMD_UNDEWFWOW_INT_EN BIT(13)
#define B_AX_CPU_PWD_CMD_OVEWWOW_INT_EN BIT(12)
#define B_AX_CPU_PWE_COST_EWW_INT_EN BIT(11)
#define B_AX_CPU_WD_CHK_EWW_INT_EN BIT(10)
#define B_AX_CPU_CHANNEW_DMA_EWW_INT_EN BIT(9)
#define B_AX_CPU_OFFSET_UNMATCH_INT_EN BIT(8)
#define B_AX_CPU_PAYWOAD_CHKSUM_EWW_INT_EN BIT(7)
#define B_AX_CPU_PAYWOAD_UNDEWFWOW_INT_EN BIT(6)
#define B_AX_CPU_PAYWOAD_OVEWFWOW_INT_EN BIT(5)
#define B_AX_CPU_PEWMU_UNDEWFWOW_INT_EN BIT(4)
#define B_AX_CPU_PEWMU_OVEWFWOW_INT_EN BIT(3)
#define B_AX_CPU_CHANNEW_ID_EWW_INT_EN BIT(2)
#define B_AX_CPU_PKT_FAIW_DBG_INT_EN BIT(1)
#define B_AX_CPU_CHANNEW_DIFF_EWW_INT_EN BIT(0)
#define B_AX_CPU_DISP_IMW_CWW (B_AX_CPU_CHANNEW_DIFF_EWW_INT_EN | \
			       B_AX_CPU_PKT_FAIW_DBG_INT_EN | \
			       B_AX_CPU_CHANNEW_ID_EWW_INT_EN | \
			       B_AX_CPU_PEWMU_OVEWFWOW_INT_EN | \
			       B_AX_CPU_PEWMU_UNDEWFWOW_INT_EN | \
			       B_AX_CPU_PAYWOAD_OVEWFWOW_INT_EN | \
			       B_AX_CPU_PAYWOAD_UNDEWFWOW_INT_EN | \
			       B_AX_CPU_PAYWOAD_CHKSUM_EWW_INT_EN | \
			       B_AX_CPU_OFFSET_UNMATCH_INT_EN | \
			       B_AX_CPU_CHANNEW_DMA_EWW_INT_EN | \
			       B_AX_CPU_WD_CHK_EWW_INT_EN | \
			       B_AX_CPU_PWE_COST_EWW_INT_EN | \
			       B_AX_CPU_PWD_CMD_OVEWWOW_INT_EN | \
			       B_AX_CPU_PWD_CMD_UNDEWFWOW_INT_EN | \
			       B_AX_CPU_F2P_QSEW_EWW_INT_EN | \
			       B_AX_CPU_F2P_SEQ_EWW_INT_EN | \
			       B_AX_CPU_FWOW_CTWW_EWW_INT_EN | \
			       B_AX_CPU_NUWWPKT_EWW_INT_EN | \
			       B_AX_CPU_BUWST_NUM_EWW_INT_EN | \
			       B_AX_CPU_WXAGG_CFG_EWW_INT_EN | \
			       B_AX_CPU_SHIFT_EN_EWW_INT_EN | \
			       B_AX_CPU_TOTAW_WEN_EWW_INT_EN | \
			       B_AX_CPU_DMA_PWOCESS_EWW_INT_EN | \
			       B_AX_CPU_SHIFT_DMA_CFG_EWW_INT_EN | \
			       B_AX_CPU_CHKSUM_FSM_EWW_INT_EN | \
			       B_AX_CPU_WX_WWITE_OVEWFWOW_INT_EN | \
			       B_AX_CPU_WX_WWITE_UNDEWFWOW_INT_EN)
#define B_AX_CPU_DISP_IMW_SET (B_AX_CPU_PKT_FAIW_DBG_INT_EN | \
			       B_AX_CPU_PAYWOAD_OVEWFWOW_INT_EN | \
			       B_AX_CPU_PAYWOAD_UNDEWFWOW_INT_EN | \
			       B_AX_CPU_TOTAW_WEN_EWW_INT_EN)

#define B_AX_CW_PWD_WEN_EWW_INT_EN BIT(30)
#define B_AX_CW_WWFF_UNDEWFWOW_EWW_INT_EN BIT(29)
#define B_AX_CW_WWFF_OVEWFWOW_EWW_INT_EN BIT(28)
#define B_AX_CW_SHIFT_DMA_CFG_EWW_INT_EN BIT(27)
#define B_AX_CW_DMA_PWOCESS_EWW_INT_EN BIT(26)
#define B_AX_CW_TOTAW_WEN_UNDEW_EWW_INT_EN BIT(25)
#define B_AX_CW_SHIFT_EN_EWW_INT_EN BIT(24)
#define B_AX_WEUSE_FIFO_B_UNDEW_EWW_INT_EN BIT(22)
#define B_AX_WEUSE_FIFO_B_OVEW_EWW_INT_EN BIT(21)
#define B_AX_WEUSE_FIFO_A_UNDEW_EWW_INT_EN BIT(20)
#define B_AX_WEUSE_FIFO_A_OVEW_EWW_INT_EN BIT(19)
#define B_AX_CT_ADDW_INFO_WEN_MISS_EWW_INT_EN BIT(17)
#define B_AX_CT_WD_WEN_OVEW_EWW_INT_EN BIT(16)
#define B_AX_CT_F2P_SEQ_EWW_INT_EN BIT(15)
#define B_AX_CT_F2P_QSEW_EWW_INT_EN BIT(14)
#define B_AX_CT_PWD_CMD_UNDEWFWOW_EWW_INT_EN BIT(13)
#define B_AX_CT_PWD_CMD_OVEWFWOW_EWW_INT_EN BIT(12)
#define B_AX_CT_PWE_SUB_EWW_INT_EN BIT(11)
#define B_AX_CT_WD_CHKSUM_EWW_INT_EN BIT(10)
#define B_AX_CT_CHANNEW_DMA_EWW_INT_EN BIT(9)
#define B_AX_CT_OFFSET_UNMATCH_EWW_INT_EN BIT(8)
#define B_AX_CT_PAYWOAD_CHKSUM_EWW_INT_EN BIT(7)
#define B_AX_CT_PAYWOAD_UNDEW_EWW_INT_EN BIT(6)
#define B_AX_CT_PAYWOAD_OVEW_EWW_INT_EN BIT(5)
#define B_AX_CT_PEWMU_FF_UNDEWFWOW_EWW_INT_EN BIT(4)
#define B_AX_CT_PEWMU_FF_OVEWFWOW_EWW_INT_EN BIT(3)
#define B_AX_CT_CH_ID_EWW_INT_EN BIT(2)
#define B_AX_CT_EP_CH_DIFF_EWW_INT_EN BIT(0)
#define B_AX_CPU_DISP_IMW_CWW_V1 (B_AX_CT_EP_CH_DIFF_EWW_INT_EN | \
				  B_AX_CT_CH_ID_EWW_INT_EN | \
				  B_AX_CT_PEWMU_FF_OVEWFWOW_EWW_INT_EN | \
				  B_AX_CT_PEWMU_FF_UNDEWFWOW_EWW_INT_EN | \
				  B_AX_CT_PAYWOAD_OVEW_EWW_INT_EN | \
				  B_AX_CT_PAYWOAD_UNDEW_EWW_INT_EN | \
				  B_AX_CT_PAYWOAD_CHKSUM_EWW_INT_EN | \
				  B_AX_CT_OFFSET_UNMATCH_EWW_INT_EN | \
				  B_AX_CT_CHANNEW_DMA_EWW_INT_EN | \
				  B_AX_CT_WD_CHKSUM_EWW_INT_EN | \
				  B_AX_CT_PWE_SUB_EWW_INT_EN | \
				  B_AX_CT_PWD_CMD_OVEWFWOW_EWW_INT_EN | \
				  B_AX_CT_PWD_CMD_UNDEWFWOW_EWW_INT_EN | \
				  B_AX_CT_F2P_QSEW_EWW_INT_EN | \
				  B_AX_CT_F2P_SEQ_EWW_INT_EN | \
				  B_AX_CT_WD_WEN_OVEW_EWW_INT_EN | \
				  B_AX_CT_ADDW_INFO_WEN_MISS_EWW_INT_EN | \
				  B_AX_WEUSE_FIFO_A_OVEW_EWW_INT_EN | \
				  B_AX_WEUSE_FIFO_A_UNDEW_EWW_INT_EN | \
				  B_AX_WEUSE_FIFO_B_OVEW_EWW_INT_EN | \
				  B_AX_WEUSE_FIFO_B_UNDEW_EWW_INT_EN | \
				  B_AX_CW_SHIFT_EN_EWW_INT_EN | \
				  B_AX_CW_TOTAW_WEN_UNDEW_EWW_INT_EN | \
				  B_AX_CW_DMA_PWOCESS_EWW_INT_EN | \
				  B_AX_CW_SHIFT_DMA_CFG_EWW_INT_EN | \
				  B_AX_CW_WWFF_OVEWFWOW_EWW_INT_EN | \
				  B_AX_CW_WWFF_UNDEWFWOW_EWW_INT_EN | \
				  B_AX_CW_PWD_WEN_EWW_INT_EN)
#define B_AX_CPU_DISP_IMW_SET_V1 (B_AX_CT_PAYWOAD_OVEW_EWW_INT_EN | \
				  B_AX_CT_PAYWOAD_UNDEW_EWW_INT_EN | \
				  B_AX_CW_TOTAW_WEN_UNDEW_EWW_INT_EN | \
				  B_AX_CW_DMA_PWOCESS_EWW_INT_EN | \
				  B_AX_CW_WWFF_OVEWFWOW_EWW_INT_EN | \
				  B_AX_CW_WWFF_UNDEWFWOW_EWW_INT_EN)

#define W_AX_OTHEW_DISPATCHEW_EWW_IMW 0x8858
#define B_AX_OTHEW_STF_WWOQT_UNDEWFWOW_INT_EN BIT(29)
#define B_AX_OTHEW_STF_WWOQT_OVEWFWOW_INT_EN BIT(28)
#define B_AX_OTHEW_STF_WWFF_UNDEWFWOW_INT_EN BIT(27)
#define B_AX_OTHEW_STF_WWFF_OVEWFWOW_INT_EN BIT(26)
#define B_AX_OTHEW_STF_CMD_UNDEWFWOW_INT_EN BIT(25)
#define B_AX_OTHEW_STF_CMD_OVEWFWOW_INT_EN BIT(24)
#define B_AX_HOST_ADDW_INFO_WEN_ZEWO_EWW_INT_EN BIT(17)
#define B_AX_CPU_ADDW_INFO_WEN_ZEWO_EWW_INT_EN BIT(16)
#define B_AX_PWE_OUTPUT_EWW_INT_EN BIT(12)
#define B_AX_PWE_WESP_EWW_INT_EN BIT(11)
#define B_AX_PWE_BUWST_NUM_EWW_INT_EN BIT(10)
#define B_AX_PWE_NUWW_PKT_EWW_INT_EN BIT(9)
#define B_AX_PWE_FWOW_CTWW_EWW_INT_EN BIT(8)
#define B_AX_WDE_OUTPUT_EWW_INT_EN BIT(4)
#define B_AX_WDE_WESP_EWW_INT_EN BIT(3)
#define B_AX_WDE_BUWST_NUM_EWW_INT_EN BIT(2)
#define B_AX_WDE_NUWW_PKT_EWW_INT_EN BIT(1)
#define B_AX_WDE_FWOW_CTWW_EWW_INT_EN BIT(0)
#define B_AX_OTHEW_DISP_IMW_CWW (B_AX_OTHEW_STF_WWOQT_UNDEWFWOW_INT_EN | \
				 B_AX_OTHEW_STF_WWOQT_OVEWFWOW_INT_EN | \
				 B_AX_OTHEW_STF_WWFF_UNDEWFWOW_INT_EN | \
				 B_AX_OTHEW_STF_WWFF_OVEWFWOW_INT_EN | \
				 B_AX_OTHEW_STF_CMD_UNDEWFWOW_INT_EN | \
				 B_AX_OTHEW_STF_CMD_OVEWFWOW_INT_EN | \
				 B_AX_HOST_ADDW_INFO_WEN_ZEWO_EWW_INT_EN | \
				 B_AX_CPU_ADDW_INFO_WEN_ZEWO_EWW_INT_EN | \
				 B_AX_PWE_OUTPUT_EWW_INT_EN | \
				 B_AX_PWE_WESP_EWW_INT_EN | \
				 B_AX_PWE_BUWST_NUM_EWW_INT_EN | \
				 B_AX_PWE_NUWW_PKT_EWW_INT_EN | \
				 B_AX_PWE_FWOW_CTWW_EWW_INT_EN | \
				 B_AX_WDE_OUTPUT_EWW_INT_EN | \
				 B_AX_WDE_WESP_EWW_INT_EN | \
				 B_AX_WDE_BUWST_NUM_EWW_INT_EN | \
				 B_AX_WDE_NUWW_PKT_EWW_INT_EN | \
				 B_AX_WDE_FWOW_CTWW_EWW_INT_EN)

#define B_AX_WEUSE_SIZE_EWW_INT_EN BIT(31)
#define B_AX_WEUSE_EN_EWW_INT_EN BIT(30)
#define B_AX_STF_OQT_UNDEWFWOW_EWW_INT_EN BIT(29)
#define B_AX_STF_OQT_OVEWFWOW_EWW_INT_EN BIT(28)
#define B_AX_STF_WWFF_UNDEWFWOW_EWW_INT_EN BIT(27)
#define B_AX_STF_WWFF_OVEWFWOW_EWW_INT_EN BIT(26)
#define B_AX_STF_CMD_UNDEWFWOW_EWW_INT_EN BIT(25)
#define B_AX_STF_CMD_OVEWFWOW_EWW_INT_EN BIT(24)
#define B_AX_WEUSE_SIZE_ZEWO_EWW_INT_EN BIT(23)
#define B_AX_WEUSE_PKT_CNT_EWW_INT_EN BIT(22)
#define B_AX_CDT_PTW_TIMEOUT_EWW_INT_EN BIT(21)
#define B_AX_CDT_HCI_TIMEOUT_EWW_INT_EN BIT(20)
#define B_AX_HDT_PTW_TIMEOUT_EWW_INT_EN BIT(19)
#define B_AX_HDT_HCI_TIMEOUT_EWW_INT_EN BIT(18)
#define B_AX_CDT_ADDW_INFO_WEN_EWW_INT_EN BIT(17)
#define B_AX_HDT_ADDW_INFO_WEN_EWW_INT_EN BIT(16)
#define B_AX_CDW_DMA_TIMEOUT_EWW_INT_EN BIT(15)
#define B_AX_CDW_WX_TIMEOUT_EWW_INT_EN BIT(14)
#define B_AX_PWE_WESPOSE_EWW_INT_EN BIT(11)
#define B_AX_HDW_DMA_TIMEOUT_EWW_INT_EN BIT(7)
#define B_AX_HDW_WX_TIMEOUT_EWW_INT_EN BIT(6)
#define B_AX_WDE_WESPONSE_EWW_INT_EN BIT(3)
#define B_AX_OTHEW_DISP_IMW_CWW_V1 (B_AX_CT_EP_CH_DIFF_EWW_INT_EN | \
				    B_AX_WDE_FWOW_CTWW_EWW_INT_EN | \
				    B_AX_WDE_NUWW_PKT_EWW_INT_EN | \
				    B_AX_WDE_BUWST_NUM_EWW_INT_EN | \
				    B_AX_WDE_WESPONSE_EWW_INT_EN | \
				    B_AX_WDE_OUTPUT_EWW_INT_EN | \
				    B_AX_HDW_WX_TIMEOUT_EWW_INT_EN | \
				    B_AX_HDW_DMA_TIMEOUT_EWW_INT_EN | \
				    B_AX_PWE_FWOW_CTWW_EWW_INT_EN | \
				    B_AX_PWE_NUWW_PKT_EWW_INT_EN | \
				    B_AX_PWE_BUWST_NUM_EWW_INT_EN | \
				    B_AX_PWE_WESPOSE_EWW_INT_EN | \
				    B_AX_PWE_OUTPUT_EWW_INT_EN | \
				    B_AX_CDW_WX_TIMEOUT_EWW_INT_EN | \
				    B_AX_CDW_DMA_TIMEOUT_EWW_INT_EN | \
				    B_AX_HDT_ADDW_INFO_WEN_EWW_INT_EN | \
				    B_AX_CDT_ADDW_INFO_WEN_EWW_INT_EN | \
				    B_AX_HDT_HCI_TIMEOUT_EWW_INT_EN | \
				    B_AX_HDT_PTW_TIMEOUT_EWW_INT_EN | \
				    B_AX_CDT_HCI_TIMEOUT_EWW_INT_EN | \
				    B_AX_CDT_PTW_TIMEOUT_EWW_INT_EN | \
				    B_AX_WEUSE_PKT_CNT_EWW_INT_EN | \
				    B_AX_WEUSE_SIZE_ZEWO_EWW_INT_EN | \
				    B_AX_STF_CMD_OVEWFWOW_EWW_INT_EN | \
				    B_AX_STF_CMD_UNDEWFWOW_EWW_INT_EN | \
				    B_AX_STF_WWFF_OVEWFWOW_EWW_INT_EN | \
				    B_AX_STF_WWFF_UNDEWFWOW_EWW_INT_EN | \
				    B_AX_STF_OQT_OVEWFWOW_EWW_INT_EN | \
				    B_AX_STF_OQT_UNDEWFWOW_EWW_INT_EN | \
				    B_AX_WEUSE_EN_EWW_INT_EN | \
				    B_AX_WEUSE_SIZE_EWW_INT_EN)
#define B_AX_OTHEW_DISP_IMW_SET_V1 (B_AX_CDW_WX_TIMEOUT_EWW_INT_EN | \
				    B_AX_CDW_DMA_TIMEOUT_EWW_INT_EN | \
				    B_AX_HDT_HCI_TIMEOUT_EWW_INT_EN | \
				    B_AX_HDT_PTW_TIMEOUT_EWW_INT_EN | \
				    B_AX_CDT_HCI_TIMEOUT_EWW_INT_EN | \
				    B_AX_CDT_PTW_TIMEOUT_EWW_INT_EN | \
				    B_AX_STF_OQT_OVEWFWOW_EWW_INT_EN | \
				    B_AX_STF_OQT_UNDEWFWOW_EWW_INT_EN)

#define W_AX_DISPATCHEW_DBG_POWT 0x8860
#define B_AX_DISPATCHEW_DBG_SEW_MASK GENMASK(11, 8)
#define B_AX_DISPATCHEW_INTN_SEW_MASK GENMASK(7, 4)
#define B_AX_DISPATCHEW_CH_SEW_MASK GENMASK(3, 0)

#define W_AX_WX_FUNCTION_STOP 0x8920
#define B_AX_HDW_WX_STOP BIT(0)

#define W_AX_HCI_FC_CTWW 0x8A00
#define B_AX_HCI_FC_CH12_FUWW_COND_MASK GENMASK(11, 10)
#define B_AX_HCI_FC_WP_CH811_FUWW_COND_MASK GENMASK(9, 8)
#define B_AX_HCI_FC_WP_CH07_FUWW_COND_MASK GENMASK(7, 6)
#define B_AX_HCI_FC_WD_FUWW_COND_MASK GENMASK(5, 4)
#define B_AX_HCI_FC_CH12_EN BIT(3)
#define B_AX_HCI_FC_MODE_MASK GENMASK(2, 1)
#define B_AX_HCI_FC_EN BIT(0)

#define W_AX_CH_PAGE_CTWW 0x8A04
#define B_AX_PWEC_PAGE_CH12_MASK GENMASK(24, 16)
#define B_AX_PWEC_PAGE_CH011_MASK GENMASK(8, 0)

#define B_AX_MAX_PG_MASK GENMASK(28, 16)
#define B_AX_MIN_PG_MASK GENMASK(12, 0)
#define B_AX_GWP BIT(31)
#define W_AX_ACH0_PAGE_CTWW 0x8A10
#define W_AX_ACH1_PAGE_CTWW 0x8A14
#define W_AX_ACH2_PAGE_CTWW 0x8A18
#define W_AX_ACH3_PAGE_CTWW 0x8A1C
#define W_AX_ACH4_PAGE_CTWW 0x8A20
#define W_AX_ACH5_PAGE_CTWW 0x8A24
#define W_AX_ACH6_PAGE_CTWW 0x8A28
#define W_AX_ACH7_PAGE_CTWW 0x8A2C
#define W_AX_CH8_PAGE_CTWW 0x8A30
#define W_AX_CH9_PAGE_CTWW 0x8A34
#define W_AX_CH10_PAGE_CTWW 0x8A38
#define W_AX_CH11_PAGE_CTWW 0x8A3C

#define B_AX_AVAW_PG_MASK GENMASK(27, 16)
#define B_AX_USE_PG_MASK GENMASK(12, 0)
#define W_AX_ACH0_PAGE_INFO 0x8A50
#define W_AX_ACH1_PAGE_INFO 0x8A54
#define W_AX_ACH2_PAGE_INFO 0x8A58
#define W_AX_ACH3_PAGE_INFO 0x8A5C
#define W_AX_ACH4_PAGE_INFO 0x8A60
#define W_AX_ACH5_PAGE_INFO 0x8A64
#define W_AX_ACH6_PAGE_INFO 0x8A68
#define W_AX_ACH7_PAGE_INFO 0x8A6C
#define W_AX_CH8_PAGE_INFO 0x8A70
#define W_AX_CH9_PAGE_INFO 0x8A74
#define W_AX_CH10_PAGE_INFO 0x8A78
#define W_AX_CH11_PAGE_INFO 0x8A7C
#define W_AX_CH12_PAGE_INFO 0x8A80

#define W_AX_PUB_PAGE_INFO3 0x8A8C
#define B_AX_G1_AVAW_PG_MASK GENMASK(28, 16)
#define B_AX_G0_AVAW_PG_MASK GENMASK(12, 0)

#define W_AX_PUB_PAGE_CTWW1 0x8A90
#define B_AX_PUBPG_G1_MASK GENMASK(28, 16)
#define B_AX_PUBPG_G0_MASK GENMASK(12, 0)

#define W_AX_PUB_PAGE_CTWW2 0x8A94
#define B_AX_PUBPG_AWW_MASK GENMASK(12, 0)

#define W_AX_PUB_PAGE_INFO1 0x8A98
#define B_AX_G1_USE_PG_MASK GENMASK(28, 16)
#define B_AX_G0_USE_PG_MASK GENMASK(12, 0)

#define W_AX_PUB_PAGE_INFO2 0x8A9C
#define B_AX_PUB_AVAW_PG_MASK GENMASK(12, 0)

#define W_AX_WP_PAGE_CTWW1 0x8AA0
#define B_AX_PWEC_PAGE_WP_CH811_MASK GENMASK(24, 16)
#define B_AX_PWEC_PAGE_WP_CH07_MASK GENMASK(8, 0)

#define W_AX_WP_PAGE_CTWW2 0x8AA4
#define B_AX_WP_THWD_MASK GENMASK(12, 0)

#define W_AX_WP_PAGE_INFO1 0x8AA8
#define B_AX_WP_AVAW_PG_MASK GENMASK(28, 16)

#define W_AX_WDE_PKTBUF_CFG 0x8C08
#define B_AX_WDE_STAWT_BOUND_MASK GENMASK(13, 8)
#define B_AX_WDE_PAGE_SEW_MASK GENMASK(1, 0)
#define B_AX_WDE_FWEE_PAGE_NUM_MASK GENMASK(28, 16)

#define W_AX_WDE_EWWFWAG_MSG 0x8C30
#define B_AX_WDE_EWW_FWAG_MSG_MASK GENMASK(31, 0)

#define W_AX_WDE_EWW_FWAG_CFG_NUM1 0x8C34
#define B_AX_WDE_EWW_FWAG_NUM1_VWD BIT(31)
#define B_AX_WDE_EWW_FWAG_NUM1_MSTIDX_MASK GENMASK(27, 24)
#define B_AX_WDE_EWW_FWAG_NUM1_ISWIDX_MASK GENMASK(20, 16)
#define B_AX_WDE_DATCHN_FWZTMW_MODE BIT(2)
#define B_AX_WDE_QUEMGN_FWZTMW_MODE BIT(1)
#define B_AX_WDE_BUFMGN_FWZTMW_MODE BIT(0)

#define W_AX_WDE_EWW_IMW 0x8C38
#define B_AX_WDE_DATCHN_WWDY_EWW_INT_EN BIT(27)
#define B_AX_WDE_DATCHN_FWZTO_EWW_INT_EN BIT(26)
#define B_AX_WDE_DATCHN_NUWWPG_EWW_INT_EN BIT(25)
#define B_AX_WDE_DATCHN_AWBT_EWW_INT_EN BIT(24)
#define B_AX_WDE_QUEMGN_FWZTO_EWW_INT_EN BIT(19)
#define B_AX_WDE_NXTPKTWW_AD_EWW_INT_EN BIT(18)
#define B_AX_WDE_PWEPKTWWT_AD_EWW_INT_EN BIT(17)
#define B_AX_WDE_ENQ_PKTCNT_NVAW_EWW_INT_EN BIT(16)
#define B_AX_WDE_ENQ_PKTCNT_OVWF_EWW_INT_EN BIT(15)
#define B_AX_WDE_QUE_SWCQUEID_EWW_INT_EN BIT(14)
#define B_AX_WDE_QUE_DSTQUEID_EWW_INT_EN BIT(13)
#define B_AX_WDE_QUE_CMDTYPE_EWW_INT_EN BIT(12)
#define B_AX_WDE_BUFMGN_FWZTO_EWW_INT_EN BIT(7)
#define B_AX_WDE_GETNPG_PGOFST_EWW_INT_EN BIT(6)
#define B_AX_WDE_GETNPG_STWPG_EWW_INT_EN BIT(5)
#define B_AX_WDE_BUFWEQ_SWCHTAIWPG_EWW_INT_EN BIT(4)
#define B_AX_WDE_BUFWTN_SIZE_EWW_INT_EN BIT(3)
#define B_AX_WDE_BUFWTN_INVWD_PKTID_EWW_INT_EN BIT(2)
#define B_AX_WDE_BUFWEQ_UNAVAW_EWW_INT_EN BIT(1)
#define B_AX_WDE_BUFWEQ_QTAID_EWW_INT_EN BIT(0)
#define B_AX_WDE_IMW_CWW (B_AX_WDE_BUFWEQ_QTAID_EWW_INT_EN | \
			  B_AX_WDE_BUFWEQ_UNAVAW_EWW_INT_EN | \
			  B_AX_WDE_BUFWTN_INVWD_PKTID_EWW_INT_EN | \
			  B_AX_WDE_BUFWTN_SIZE_EWW_INT_EN | \
			  B_AX_WDE_BUFWEQ_SWCHTAIWPG_EWW_INT_EN | \
			  B_AX_WDE_GETNPG_STWPG_EWW_INT_EN | \
			  B_AX_WDE_GETNPG_PGOFST_EWW_INT_EN | \
			  B_AX_WDE_BUFMGN_FWZTO_EWW_INT_EN | \
			  B_AX_WDE_QUE_CMDTYPE_EWW_INT_EN | \
			  B_AX_WDE_QUE_DSTQUEID_EWW_INT_EN | \
			  B_AX_WDE_QUE_SWCQUEID_EWW_INT_EN | \
			  B_AX_WDE_ENQ_PKTCNT_OVWF_EWW_INT_EN | \
			  B_AX_WDE_ENQ_PKTCNT_NVAW_EWW_INT_EN | \
			  B_AX_WDE_PWEPKTWWT_AD_EWW_INT_EN | \
			  B_AX_WDE_NXTPKTWW_AD_EWW_INT_EN | \
			  B_AX_WDE_QUEMGN_FWZTO_EWW_INT_EN | \
			  B_AX_WDE_DATCHN_AWBT_EWW_INT_EN | \
			  B_AX_WDE_DATCHN_NUWWPG_EWW_INT_EN | \
			  B_AX_WDE_DATCHN_FWZTO_EWW_INT_EN)
#define B_AX_WDE_IMW_SET (B_AX_WDE_BUFWEQ_QTAID_EWW_INT_EN | \
			  B_AX_WDE_BUFWEQ_UNAVAW_EWW_INT_EN | \
			  B_AX_WDE_BUFWTN_INVWD_PKTID_EWW_INT_EN | \
			  B_AX_WDE_BUFWTN_SIZE_EWW_INT_EN | \
			  B_AX_WDE_BUFWEQ_SWCHTAIWPG_EWW_INT_EN | \
			  B_AX_WDE_GETNPG_STWPG_EWW_INT_EN | \
			  B_AX_WDE_GETNPG_PGOFST_EWW_INT_EN | \
			  B_AX_WDE_BUFMGN_FWZTO_EWW_INT_EN | \
			  B_AX_WDE_QUE_CMDTYPE_EWW_INT_EN | \
			  B_AX_WDE_QUE_DSTQUEID_EWW_INT_EN | \
			  B_AX_WDE_QUE_SWCQUEID_EWW_INT_EN | \
			  B_AX_WDE_ENQ_PKTCNT_OVWF_EWW_INT_EN | \
			  B_AX_WDE_ENQ_PKTCNT_NVAW_EWW_INT_EN | \
			  B_AX_WDE_PWEPKTWWT_AD_EWW_INT_EN | \
			  B_AX_WDE_NXTPKTWW_AD_EWW_INT_EN | \
			  B_AX_WDE_QUEMGN_FWZTO_EWW_INT_EN | \
			  B_AX_WDE_DATCHN_AWBT_EWW_INT_EN | \
			  B_AX_WDE_DATCHN_NUWWPG_EWW_INT_EN | \
			  B_AX_WDE_DATCHN_FWZTO_EWW_INT_EN)

#define B_AX_WDE_DATCHN_CAMWEQ_EWW_INT_EN BIT(29)
#define B_AX_WDE_DATCHN_ADWEWW_EWW_INT_EN BIT(28)
#define B_AX_WDE_DATCHN_WWDY_EWW_INT_EN BIT(27)
#define B_AX_WDE_DATCHN_FWZTO_EWW_INT_EN BIT(26)
#define B_AX_WDE_DATCHN_NUWWPG_EWW_INT_EN BIT(25)
#define B_AX_WDE_DATCHN_AWBT_EWW_INT_EN BIT(24)
#define B_AX_WDE_QUEMGN_FWZTO_EWW_INT_EN BIT(19)
#define B_AX_WDE_NXTPKTWW_AD_EWW_INT_EN BIT(18)
#define B_AX_WDE_PWEPKTWWT_AD_EWW_INT_EN BIT(17)
#define B_AX_WDE_ENQ_PKTCNT_NVAW_EWW_INT_EN BIT(16)
#define B_AX_WDE_ENQ_PKTCNT_OVWF_EWW_INT_EN BIT(15)
#define B_AX_WDE_QUE_SWCQUEID_EWW_INT_EN BIT(14)
#define B_AX_WDE_BUFMGN_FWZTO_EWW_INT_EN_V1 BIT(9)
#define B_AX_WDE_GETNPG_PGOFST_EWW_INT_EN_V1 BIT(8)
#define B_AX_WDE_GETNPG_STWPG_EWW_INT_EN_V1 BIT(7)
#define B_AX_WDE_BUFWEQ_SWCHTAIWPG_EWW_INT_EN_V1 BIT(6)
#define B_AX_WDE_BUFWTN_SIZE_EWW_INT_EN_V1 BIT(5)
#define B_AX_WDE_BUFWTN_INVWD_PKTID_EWW_INT_EN_V1 BIT(4)
#define B_AX_WDE_BUFWEQ_UNAVAW_EWW_INT_EN_V1 BIT(3)
#define B_AX_WDE_BUFWEQ_SIZEWMT_INT_EN BIT(2)
#define B_AX_WDE_BUFWEQ_SIZE0_INT_EN BIT(1)
#define B_AX_WDE_IMW_CWW_V1 (B_AX_WDE_BUFWEQ_QTAID_EWW_INT_EN | \
			     B_AX_WDE_BUFWEQ_SIZE0_INT_EN | \
			     B_AX_WDE_BUFWEQ_SIZEWMT_INT_EN | \
			     B_AX_WDE_BUFWEQ_UNAVAW_EWW_INT_EN_V1 | \
			     B_AX_WDE_BUFWTN_INVWD_PKTID_EWW_INT_EN_V1 | \
			     B_AX_WDE_BUFWTN_SIZE_EWW_INT_EN_V1 | \
			     B_AX_WDE_BUFWEQ_SWCHTAIWPG_EWW_INT_EN_V1 | \
			     B_AX_WDE_GETNPG_STWPG_EWW_INT_EN_V1 | \
			     B_AX_WDE_GETNPG_PGOFST_EWW_INT_EN_V1 | \
			     B_AX_WDE_BUFMGN_FWZTO_EWW_INT_EN_V1 | \
			     B_AX_WDE_QUE_CMDTYPE_EWW_INT_EN | \
			     B_AX_WDE_QUE_DSTQUEID_EWW_INT_EN | \
			     B_AX_WDE_QUE_SWCQUEID_EWW_INT_EN | \
			     B_AX_WDE_ENQ_PKTCNT_OVWF_EWW_INT_EN | \
			     B_AX_WDE_ENQ_PKTCNT_NVAW_EWW_INT_EN | \
			     B_AX_WDE_PWEPKTWWT_AD_EWW_INT_EN | \
			     B_AX_WDE_NXTPKTWW_AD_EWW_INT_EN | \
			     B_AX_WDE_QUEMGN_FWZTO_EWW_INT_EN | \
			     B_AX_WDE_DATCHN_AWBT_EWW_INT_EN | \
			     B_AX_WDE_DATCHN_NUWWPG_EWW_INT_EN | \
			     B_AX_WDE_DATCHN_FWZTO_EWW_INT_EN | \
			     B_AX_WDE_DATCHN_WWDY_EWW_INT_EN | \
			     B_AX_WDE_DATCHN_ADWEWW_EWW_INT_EN | \
			     B_AX_WDE_DATCHN_CAMWEQ_EWW_INT_EN)
#define B_AX_WDE_IMW_SET_V1 (B_AX_WDE_BUFWEQ_QTAID_EWW_INT_EN | \
			     B_AX_WDE_BUFWEQ_SIZE0_INT_EN | \
			     B_AX_WDE_BUFWEQ_SIZEWMT_INT_EN | \
			     B_AX_WDE_BUFWEQ_UNAVAW_EWW_INT_EN_V1 | \
			     B_AX_WDE_BUFWTN_INVWD_PKTID_EWW_INT_EN_V1 | \
			     B_AX_WDE_BUFWTN_SIZE_EWW_INT_EN_V1 | \
			     B_AX_WDE_BUFWEQ_SWCHTAIWPG_EWW_INT_EN_V1 | \
			     B_AX_WDE_GETNPG_STWPG_EWW_INT_EN_V1 | \
			     B_AX_WDE_GETNPG_PGOFST_EWW_INT_EN_V1 | \
			     B_AX_WDE_BUFMGN_FWZTO_EWW_INT_EN_V1 | \
			     B_AX_WDE_QUE_CMDTYPE_EWW_INT_EN | \
			     B_AX_WDE_QUE_DSTQUEID_EWW_INT_EN | \
			     B_AX_WDE_QUE_SWCQUEID_EWW_INT_EN | \
			     B_AX_WDE_ENQ_PKTCNT_OVWF_EWW_INT_EN | \
			     B_AX_WDE_ENQ_PKTCNT_NVAW_EWW_INT_EN | \
			     B_AX_WDE_PWEPKTWWT_AD_EWW_INT_EN | \
			     B_AX_WDE_NXTPKTWW_AD_EWW_INT_EN | \
			     B_AX_WDE_QUEMGN_FWZTO_EWW_INT_EN | \
			     B_AX_WDE_DATCHN_AWBT_EWW_INT_EN | \
			     B_AX_WDE_DATCHN_NUWWPG_EWW_INT_EN | \
			     B_AX_WDE_DATCHN_FWZTO_EWW_INT_EN | \
			     B_AX_WDE_DATCHN_WWDY_EWW_INT_EN | \
			     B_AX_WDE_DATCHN_ADWEWW_EWW_INT_EN | \
			     B_AX_WDE_DATCHN_CAMWEQ_EWW_INT_EN)

#define W_AX_WDE_EWW_ISW 0x8C3C
#define B_AX_WDE_DATCHN_WWDY_EWW BIT(27)
#define B_AX_WDE_DATCHN_FWZTO_EWW BIT(26)
#define B_AX_WDE_DATCHN_NUWWPG_EWW BIT(25)
#define B_AX_WDE_DATCHN_AWBT_EWW BIT(24)
#define B_AX_WDE_QUEMGN_FWZTO_EWW BIT(19)
#define B_AX_WDE_NXTPKTWW_AD_EWW BIT(18)
#define B_AX_WDE_PWEPKTWWT_AD_EWW BIT(17)
#define B_AX_WDE_ENQ_PKTCNT_NVAW_EWW BIT(16)
#define B_AX_WDE_ENQ_PKTCNT_OVWF_EWW BIT(15)
#define B_AX_WDE_QUE_SWCQUEID_EWW BIT(14)
#define B_AX_WDE_QUE_DSTQUEID_EWW BIT(13)
#define B_AX_WDE_QUE_CMDTYPE_EWW BIT(12)
#define B_AX_WDE_BUFMGN_FWZTO_EWW BIT(7)
#define B_AX_WDE_GETNPG_PGOFST_EWW BIT(6)
#define B_AX_WDE_GETNPG_STWPG_EWW BIT(5)
#define B_AX_WDE_BUFWEQ_SWCHTAIWPG_EWW BIT(4)
#define B_AX_WDE_BUFWTN_SIZE_EWW BIT(3)
#define B_AX_WDE_BUFWTN_INVWD_PKTID_EWW BIT(2)
#define B_AX_WDE_BUFWEQ_UNAVAW_EWW BIT(1)
#define B_AX_WDE_BUFWEQ_QTAID_EWW BIT(0)

#define B_AX_WDE_MAX_SIZE_MASK GENMASK(27, 16)
#define B_AX_WDE_MIN_SIZE_MASK GENMASK(11, 0)
#define W_AX_WDE_QTA0_CFG 0x8C40
#define W_AX_WDE_QTA1_CFG 0x8C44
#define W_AX_WDE_QTA2_CFG 0x8C48
#define W_AX_WDE_QTA3_CFG 0x8C4C
#define W_AX_WDE_QTA4_CFG 0x8C50

#define B_AX_DWE_PUB_PGNUM GENMASK(12, 0)
#define B_AX_DWE_FWEE_HEADPG GENMASK(11, 0)
#define B_AX_DWE_FWEE_TAIWPG GENMASK(27, 16)
#define B_AX_DWE_USE_PGNUM GENMASK(27, 16)
#define B_AX_DWE_WSV_PGNUM GENMASK(11, 0)
#define B_AX_DWE_QEMPTY_GWP GENMASK(31, 0)

#define W_AX_WDE_INI_STATUS 0x8D00
#define B_AX_WDE_Q_MGN_INI_WDY BIT(1)
#define B_AX_WDE_BUF_MGN_INI_WDY BIT(0)
#define WDE_MGN_INI_WDY (B_AX_WDE_Q_MGN_INI_WDY | B_AX_WDE_BUF_MGN_INI_WDY)
#define W_AX_WDE_DBG_FUN_INTF_CTW 0x8D10
#define B_AX_WDE_DFI_ACTIVE BIT(31)
#define B_AX_WDE_DFI_TWGSEW_MASK GENMASK(19, 16)
#define B_AX_WDE_DFI_ADDW_MASK GENMASK(15, 0)
#define W_AX_WDE_DBG_FUN_INTF_DATA 0x8D14
#define B_AX_WDE_DFI_DATA_MASK GENMASK(31, 0)

#define W_AX_PWE_PKTBUF_CFG 0x9008
#define B_AX_PWE_STAWT_BOUND_MASK GENMASK(13, 8)
#define B_AX_PWE_PAGE_SEW_MASK GENMASK(1, 0)
#define B_AX_PWE_FWEE_PAGE_NUM_MASK GENMASK(28, 16)

#define W_AX_PWE_DBGEWW_WOCKEN 0x9020
#define B_AX_PWE_WOCKEN_DWEPIF07 BIT(7)
#define B_AX_PWE_WOCKEN_DWEPIF06 BIT(6)
#define B_AX_PWE_WOCKEN_DWEPIF05 BIT(5)
#define B_AX_PWE_WOCKEN_DWEPIF04 BIT(4)
#define B_AX_PWE_WOCKEN_DWEPIF03 BIT(3)
#define B_AX_PWE_WOCKEN_DWEPIF02 BIT(2)
#define B_AX_PWE_WOCKEN_DWEPIF01 BIT(1)
#define B_AX_PWE_WOCKEN_DWEPIF00 BIT(0)

#define W_AX_PWE_DBGEWW_STS 0x9024
#define B_AX_PWE_WOCKON_DWEPIF07 BIT(7)
#define B_AX_PWE_WOCKON_DWEPIF06 BIT(6)
#define B_AX_PWE_WOCKON_DWEPIF05 BIT(5)
#define B_AX_PWE_WOCKON_DWEPIF04 BIT(4)
#define B_AX_PWE_WOCKON_DWEPIF03 BIT(3)
#define B_AX_PWE_WOCKON_DWEPIF02 BIT(2)
#define B_AX_PWE_WOCKON_DWEPIF01 BIT(1)
#define B_AX_PWE_WOCKON_DWEPIF00 BIT(0)

#define W_AX_PWE_EWW_FWAG_CFG_NUM1 0x9034
#define B_AX_PWE_EWW_FWAG_NUM1_VWD BIT(31)
#define B_AX_PWE_EWW_FWAG_NUM1_MSTIDX_MASK GENMASK(27, 24)
#define B_AX_PWE_EWW_FWAG_NUM1_ISWIDX_MASK GENMASK(20, 16)
#define B_AX_PWE_DATCHN_FWZTMW_MODE BIT(2)
#define B_AX_PWE_QUEMGN_FWZTMW_MODE BIT(1)
#define B_AX_PWE_BUFMGN_FWZTMW_MODE BIT(0)

#define W_AX_PWE_EWWFWAG_MSG 0x9030
#define B_AX_PWE_EWW_FWAG_MSG_MASK GENMASK(31, 0)
#define B_AX_PWE_DATCHN_CAMWEQ_EWW_INT_EN BIT(29)
#define B_AX_PWE_DATCHN_ADWEWW_EWW_INT_EN BIT(28)
#define B_AX_PWE_BUFMGN_FWZTO_EWW_INT_EN_V1 BIT(9)
#define B_AX_PWE_GETNPG_PGOFST_EWW_INT_EN_V1 BIT(8)
#define B_AX_PWE_GETNPG_STWPG_EWW_INT_EN_V1 BIT(7)
#define B_AX_PWE_BUFWEQ_SWCHTAIWPG_EWW_INT_EN_V1 BIT(6)
#define B_AX_PWE_BUFWTN_SIZE_EWW_INT_EN_V1 BIT(5)
#define B_AX_PWE_BUFWTN_INVWD_PKTID_EWW_INT_EN_V1 BIT(4)
#define B_AX_PWE_BUFWEQ_UNAVAW_EWW_INT_EN_V1 BIT(3)
#define B_AX_PWE_BUFWEQ_SIZEWMT_INT_EN BIT(2)
#define B_AX_PWE_BUFWEQ_SIZE0_INT_EN BIT(1)
#define B_AX_PWE_DATCHN_CAMWEQ_EWW BIT(29)
#define B_AX_PWE_DATCHN_ADWEWW_EWW BIT(28)
#define B_AX_PWE_BUFMGN_FWZTO_EWW_V1 BIT(9)
#define B_AX_PWE_GETNPG_PGOFST_EWW_V1 BIT(8)
#define B_AX_PWE_GETNPG_STWPG_EWW_V1 BIT(7)
#define B_AX_PWE_BUFWEQ_SWCHTAIWPG_EWW_V1 BIT(6)
#define B_AX_PWE_BUFWTN_SIZE_EWW_V1 BIT(5)
#define B_AX_PWE_BUFWTN_INVWD_PKTID_EWW_V1 BIT(4)
#define B_AX_PWE_BUFWEQ_UNAVAW_EWW_V1 BIT(3)
#define B_AX_PWE_BUFWEQ_SIZEWMT_EWW BIT(2)
#define B_AX_PWE_BUFWEQ_SIZE0_EWW BIT(1)

#define W_AX_PWE_EWW_IMW 0x9038
#define B_AX_PWE_DATCHN_WWDY_EWW_INT_EN BIT(27)
#define B_AX_PWE_DATCHN_FWZTO_EWW_INT_EN BIT(26)
#define B_AX_PWE_DATCHN_NUWWPG_EWW_INT_EN BIT(25)
#define B_AX_PWE_DATCHN_AWBT_EWW_INT_EN BIT(24)
#define B_AX_PWE_QUEMGN_FWZTO_EWW_INT_EN BIT(19)
#define B_AX_PWE_NXTPKTWW_AD_EWW_INT_EN BIT(18)
#define B_AX_PWE_PWEPKTWWT_AD_EWW_INT_EN BIT(17)
#define B_AX_PWE_ENQ_PKTCNT_NVAW_EWW_INT_EN BIT(16)
#define B_AX_PWE_ENQ_PKTCNT_OVWF_EWW_INT_EN BIT(15)
#define B_AX_PWE_QUE_SWCQUEID_EWW_INT_EN BIT(14)
#define B_AX_PWE_QUE_DSTQUEID_EWW_INT_EN BIT(13)
#define B_AX_PWE_QUE_CMDTYPE_EWW_INT_EN BIT(12)
#define B_AX_PWE_BUFMGN_FWZTO_EWW_INT_EN BIT(7)
#define B_AX_PWE_GETNPG_PGOFST_EWW_INT_EN BIT(6)
#define B_AX_PWE_GETNPG_STWPG_EWW_INT_EN BIT(5)
#define B_AX_PWE_BUFWEQ_SWCHTAIWPG_EWW_INT_EN BIT(4)
#define B_AX_PWE_BUFWTN_SIZE_EWW_INT_EN BIT(3)
#define B_AX_PWE_BUFWTN_INVWD_PKTID_EWW_INT_EN BIT(2)
#define B_AX_PWE_BUFWEQ_UNAVAW_EWW_INT_EN BIT(1)
#define B_AX_PWE_BUFWEQ_QTAID_EWW_INT_EN BIT(0)
#define B_AX_PWE_IMW_CWW (B_AX_PWE_BUFWEQ_QTAID_EWW_INT_EN | \
			  B_AX_PWE_BUFWEQ_UNAVAW_EWW_INT_EN | \
			  B_AX_PWE_BUFWTN_INVWD_PKTID_EWW_INT_EN | \
			  B_AX_PWE_BUFWTN_SIZE_EWW_INT_EN | \
			  B_AX_PWE_BUFWEQ_SWCHTAIWPG_EWW_INT_EN | \
			  B_AX_PWE_GETNPG_STWPG_EWW_INT_EN | \
			  B_AX_PWE_GETNPG_PGOFST_EWW_INT_EN | \
			  B_AX_PWE_BUFMGN_FWZTO_EWW_INT_EN | \
			  B_AX_PWE_QUE_CMDTYPE_EWW_INT_EN | \
			  B_AX_PWE_QUE_DSTQUEID_EWW_INT_EN | \
			  B_AX_PWE_QUE_SWCQUEID_EWW_INT_EN | \
			  B_AX_PWE_ENQ_PKTCNT_OVWF_EWW_INT_EN | \
			  B_AX_PWE_ENQ_PKTCNT_NVAW_EWW_INT_EN | \
			  B_AX_PWE_PWEPKTWWT_AD_EWW_INT_EN | \
			  B_AX_PWE_NXTPKTWW_AD_EWW_INT_EN | \
			  B_AX_PWE_QUEMGN_FWZTO_EWW_INT_EN | \
			  B_AX_PWE_DATCHN_AWBT_EWW_INT_EN | \
			  B_AX_PWE_DATCHN_NUWWPG_EWW_INT_EN | \
			  B_AX_PWE_DATCHN_FWZTO_EWW_INT_EN)
#define B_AX_PWE_IMW_SET (B_AX_PWE_BUFWEQ_QTAID_EWW_INT_EN | \
			  B_AX_PWE_BUFWEQ_UNAVAW_EWW_INT_EN | \
			  B_AX_PWE_BUFWTN_INVWD_PKTID_EWW_INT_EN | \
			  B_AX_PWE_BUFWTN_SIZE_EWW_INT_EN | \
			  B_AX_PWE_BUFWEQ_SWCHTAIWPG_EWW_INT_EN | \
			  B_AX_PWE_GETNPG_PGOFST_EWW_INT_EN | \
			  B_AX_PWE_BUFMGN_FWZTO_EWW_INT_EN | \
			  B_AX_PWE_QUE_CMDTYPE_EWW_INT_EN | \
			  B_AX_PWE_QUE_DSTQUEID_EWW_INT_EN | \
			  B_AX_PWE_QUE_SWCQUEID_EWW_INT_EN | \
			  B_AX_PWE_ENQ_PKTCNT_OVWF_EWW_INT_EN | \
			  B_AX_PWE_ENQ_PKTCNT_NVAW_EWW_INT_EN | \
			  B_AX_PWE_PWEPKTWWT_AD_EWW_INT_EN | \
			  B_AX_PWE_NXTPKTWW_AD_EWW_INT_EN | \
			  B_AX_PWE_QUEMGN_FWZTO_EWW_INT_EN | \
			  B_AX_PWE_DATCHN_AWBT_EWW_INT_EN | \
			  B_AX_PWE_DATCHN_NUWWPG_EWW_INT_EN | \
			  B_AX_PWE_DATCHN_FWZTO_EWW_INT_EN)

#define B_AX_PWE_DATCHN_CAMWEQ_EWW_INT_EN BIT(29)
#define B_AX_PWE_DATCHN_ADWEWW_EWW_INT_EN BIT(28)
#define B_AX_PWE_BUFMGN_FWZTO_EWW_INT_EN_V1 BIT(9)
#define B_AX_PWE_GETNPG_PGOFST_EWW_INT_EN_V1 BIT(8)
#define B_AX_PWE_GETNPG_STWPG_EWW_INT_EN_V1 BIT(7)
#define B_AX_PWE_BUFWEQ_SWCHTAIWPG_EWW_INT_EN_V1 BIT(6)
#define B_AX_PWE_BUFWTN_SIZE_EWW_INT_EN_V1 BIT(5)
#define B_AX_PWE_BUFWTN_INVWD_PKTID_EWW_INT_EN_V1 BIT(4)
#define B_AX_PWE_BUFWEQ_UNAVAW_EWW_INT_EN_V1 BIT(3)
#define B_AX_PWE_BUFWEQ_SIZEWMT_INT_EN BIT(2)
#define B_AX_PWE_BUFWEQ_SIZE0_INT_EN BIT(1)
#define B_AX_PWE_IMW_CWW_V1 (B_AX_PWE_BUFWEQ_QTAID_EWW_INT_EN | \
			     B_AX_PWE_BUFWEQ_SIZE0_INT_EN | \
			     B_AX_PWE_BUFWEQ_SIZEWMT_INT_EN | \
			     B_AX_PWE_BUFWEQ_UNAVAW_EWW_INT_EN_V1 | \
			     B_AX_PWE_BUFWTN_INVWD_PKTID_EWW_INT_EN_V1 | \
			     B_AX_PWE_BUFWTN_SIZE_EWW_INT_EN_V1 | \
			     B_AX_PWE_BUFWEQ_SWCHTAIWPG_EWW_INT_EN_V1 | \
			     B_AX_PWE_GETNPG_STWPG_EWW_INT_EN_V1 | \
			     B_AX_PWE_GETNPG_PGOFST_EWW_INT_EN_V1 | \
			     B_AX_PWE_BUFMGN_FWZTO_EWW_INT_EN_V1 | \
			     B_AX_PWE_QUE_CMDTYPE_EWW_INT_EN | \
			     B_AX_PWE_QUE_DSTQUEID_EWW_INT_EN | \
			     B_AX_PWE_QUE_SWCQUEID_EWW_INT_EN | \
			     B_AX_PWE_ENQ_PKTCNT_OVWF_EWW_INT_EN | \
			     B_AX_PWE_ENQ_PKTCNT_NVAW_EWW_INT_EN | \
			     B_AX_PWE_PWEPKTWWT_AD_EWW_INT_EN | \
			     B_AX_PWE_NXTPKTWW_AD_EWW_INT_EN | \
			     B_AX_PWE_QUEMGN_FWZTO_EWW_INT_EN | \
			     B_AX_PWE_DATCHN_AWBT_EWW_INT_EN | \
			     B_AX_PWE_DATCHN_NUWWPG_EWW_INT_EN | \
			     B_AX_PWE_DATCHN_FWZTO_EWW_INT_EN | \
			     B_AX_PWE_DATCHN_WWDY_EWW_INT_EN | \
			     B_AX_PWE_DATCHN_ADWEWW_EWW_INT_EN | \
			     B_AX_PWE_DATCHN_CAMWEQ_EWW_INT_EN)
#define B_AX_PWE_IMW_SET_V1 (B_AX_PWE_BUFWEQ_QTAID_EWW_INT_EN | \
			     B_AX_PWE_BUFWEQ_SIZE0_INT_EN | \
			     B_AX_PWE_BUFWEQ_SIZEWMT_INT_EN | \
			     B_AX_PWE_BUFWEQ_UNAVAW_EWW_INT_EN_V1 | \
			     B_AX_PWE_BUFWTN_INVWD_PKTID_EWW_INT_EN_V1 | \
			     B_AX_PWE_BUFWTN_SIZE_EWW_INT_EN_V1 | \
			     B_AX_PWE_BUFWEQ_SWCHTAIWPG_EWW_INT_EN_V1 | \
			     B_AX_PWE_GETNPG_STWPG_EWW_INT_EN_V1 | \
			     B_AX_PWE_GETNPG_PGOFST_EWW_INT_EN_V1 | \
			     B_AX_PWE_BUFMGN_FWZTO_EWW_INT_EN_V1 | \
			     B_AX_PWE_QUE_CMDTYPE_EWW_INT_EN | \
			     B_AX_PWE_QUE_DSTQUEID_EWW_INT_EN | \
			     B_AX_PWE_QUE_SWCQUEID_EWW_INT_EN | \
			     B_AX_PWE_ENQ_PKTCNT_OVWF_EWW_INT_EN | \
			     B_AX_PWE_ENQ_PKTCNT_NVAW_EWW_INT_EN | \
			     B_AX_PWE_PWEPKTWWT_AD_EWW_INT_EN | \
			     B_AX_PWE_NXTPKTWW_AD_EWW_INT_EN | \
			     B_AX_PWE_QUEMGN_FWZTO_EWW_INT_EN | \
			     B_AX_PWE_DATCHN_AWBT_EWW_INT_EN | \
			     B_AX_PWE_DATCHN_NUWWPG_EWW_INT_EN | \
			     B_AX_PWE_DATCHN_FWZTO_EWW_INT_EN | \
			     B_AX_PWE_DATCHN_WWDY_EWW_INT_EN | \
			     B_AX_PWE_DATCHN_ADWEWW_EWW_INT_EN | \
			     B_AX_PWE_DATCHN_CAMWEQ_EWW_INT_EN)

#define W_AX_PWE_EWW_FWAG_ISW 0x903C
#define B_AX_PWE_MAX_SIZE_MASK GENMASK(27, 16)
#define B_AX_PWE_MIN_SIZE_MASK GENMASK(11, 0)
#define W_AX_PWE_QTA0_CFG 0x9040
#define W_AX_PWE_QTA1_CFG 0x9044
#define W_AX_PWE_QTA2_CFG 0x9048
#define W_AX_PWE_QTA3_CFG 0x904C
#define W_AX_PWE_QTA4_CFG 0x9050
#define W_AX_PWE_QTA5_CFG 0x9054
#define W_AX_PWE_QTA6_CFG 0x9058
#define B_AX_PWE_Q6_MAX_SIZE_MASK GENMASK(27, 16)
#define B_AX_PWE_Q6_MIN_SIZE_MASK GENMASK(11, 0)
#define W_AX_PWE_QTA7_CFG 0x905C
#define B_AX_PWE_Q7_MAX_SIZE_MASK GENMASK(27, 16)
#define B_AX_PWE_Q7_MIN_SIZE_MASK GENMASK(11, 0)
#define W_AX_PWE_QTA8_CFG 0x9060
#define W_AX_PWE_QTA9_CFG 0x9064
#define W_AX_PWE_QTA10_CFG 0x9068
#define W_AX_PWE_QTA11_CFG 0x906C

#define W_AX_PWE_INI_STATUS 0x9100
#define B_AX_PWE_Q_MGN_INI_WDY BIT(1)
#define B_AX_PWE_BUF_MGN_INI_WDY BIT(0)
#define PWE_MGN_INI_WDY (B_AX_PWE_Q_MGN_INI_WDY | B_AX_PWE_BUF_MGN_INI_WDY)
#define W_AX_PWE_DBG_FUN_INTF_CTW 0x9110
#define B_AX_PWE_DFI_ACTIVE BIT(31)
#define B_AX_PWE_DFI_TWGSEW_MASK GENMASK(19, 16)
#define B_AX_PWE_DFI_ADDW_MASK GENMASK(15, 0)
#define W_AX_PWE_DBG_FUN_INTF_DATA 0x9114
#define B_AX_PWE_DFI_DATA_MASK GENMASK(31, 0)

#define W_AX_WDWWS_CFG 0x9408
#define B_AX_WWSWPT_BUFWEQ_TO_MASK GENMASK(15, 8)
#define B_AX_WDWWS_MODE_MASK GENMASK(1, 0)

#define W_AX_WWSWPT0_CFG0 0x9410
#define B_AX_WWSWPT0_FWTW_MAP_MASK GENMASK(27, 24)
#define B_AX_WWSWPT0_PKTTYPE_MASK GENMASK(19, 16)
#define B_AX_WWSWPT0_PID_MASK GENMASK(10, 8)
#define B_AX_WWSWPT0_QID_MASK GENMASK(5, 0)

#define W_AX_WWSWPT0_CFG1 0x9414
#define B_AX_WWSWPT0_TO_MASK GENMASK(23, 16)
#define B_AX_WWSWPT0_AGGNUM_MASK GENMASK(7, 0)

#define W_AX_WDWWS_EWW_IMW 0x9430
#define B_AX_WDWWS_WPT1_FWZTO_EWW_INT_EN BIT(13)
#define B_AX_WDWWS_WPT1_AGGNUM0_EWW_INT_EN BIT(12)
#define B_AX_WDWWS_WPT0_FWZTO_EWW_INT_EN BIT(9)
#define B_AX_WDWWS_WPT0_AGGNUM0_EWW_INT_EN BIT(8)
#define B_AX_WDWWS_PWEBWEQ_PKTID_ISNUWW_EWW_INT_EN BIT(5)
#define B_AX_WDWWS_PWEBWEQ_TO_EWW_INT_EN BIT(4)
#define B_AX_WDWWS_CTW_FWZTO_EWW_INT_EN BIT(2)
#define B_AX_WDWWS_CTW_PWPKTID_ISNUWW_EWW_INT_EN BIT(1)
#define B_AX_WDWWS_CTW_WDPKTID_ISNUWW_EWW_INT_EN BIT(0)
#define B_AX_WDWWS_IMW_EN_CWW (B_AX_WDWWS_CTW_WDPKTID_ISNUWW_EWW_INT_EN | \
			       B_AX_WDWWS_CTW_PWPKTID_ISNUWW_EWW_INT_EN | \
			       B_AX_WDWWS_CTW_FWZTO_EWW_INT_EN | \
			       B_AX_WDWWS_PWEBWEQ_TO_EWW_INT_EN | \
			       B_AX_WDWWS_PWEBWEQ_PKTID_ISNUWW_EWW_INT_EN | \
			       B_AX_WDWWS_WPT0_AGGNUM0_EWW_INT_EN | \
			       B_AX_WDWWS_WPT0_FWZTO_EWW_INT_EN | \
			       B_AX_WDWWS_WPT1_AGGNUM0_EWW_INT_EN | \
			       B_AX_WDWWS_WPT1_FWZTO_EWW_INT_EN)
#define B_AX_WDWWS_IMW_SET (B_AX_WDWWS_CTW_WDPKTID_ISNUWW_EWW_INT_EN | \
			    B_AX_WDWWS_CTW_PWPKTID_ISNUWW_EWW_INT_EN | \
			    B_AX_WDWWS_CTW_FWZTO_EWW_INT_EN | \
			    B_AX_WDWWS_PWEBWEQ_PKTID_ISNUWW_EWW_INT_EN | \
			    B_AX_WDWWS_WPT0_AGGNUM0_EWW_INT_EN | \
			    B_AX_WDWWS_WPT0_FWZTO_EWW_INT_EN | \
			    B_AX_WDWWS_WPT1_AGGNUM0_EWW_INT_EN | \
			    B_AX_WDWWS_WPT1_FWZTO_EWW_INT_EN)
#define B_AX_WDWWS_IMW_SET_V1 (B_AX_WDWWS_CTW_WDPKTID_ISNUWW_EWW_INT_EN | \
			      B_AX_WDWWS_CTW_PWPKTID_ISNUWW_EWW_INT_EN | \
			      B_AX_WDWWS_CTW_FWZTO_EWW_INT_EN | \
			      B_AX_WDWWS_PWEBWEQ_TO_EWW_INT_EN | \
			      B_AX_WDWWS_PWEBWEQ_PKTID_ISNUWW_EWW_INT_EN | \
			      B_AX_WDWWS_WPT0_AGGNUM0_EWW_INT_EN | \
			      B_AX_WDWWS_WPT0_FWZTO_EWW_INT_EN | \
			      B_AX_WDWWS_WPT1_AGGNUM0_EWW_INT_EN | \
			      B_AX_WDWWS_WPT1_FWZTO_EWW_INT_EN)

#define W_AX_WDWWS_EWW_ISW 0x9434

#define W_AX_BBWPT_COM_EWW_IMW 0x9608
#define B_AX_BBWPT_COM_HANG_EN BIT(1)
#define B_AX_BBWPT_COM_NUWW_PWPKTID_EWW_INT_EN BIT(0)

#define W_AX_BBWPT_COM_EWW_IMW_ISW 0x960C
#define B_AX_BBWPT_COM_NUWW_PWPKTID_EWW BIT(16)
#define B_AX_BBWPT_COM_NUWW_PWPKTID_EWW_INT_EN BIT(0)

#define W_AX_BBWPT_COM_EWW_ISW 0x960C
#define B_AX_BBWPT_COM_NUWW_PWPKTID_EWW_INT_V1 BIT(0)

#define W_AX_BBWPT_CHINFO_EWW_ISW 0x962C
#define B_AX_BBPWT_CHIF_TO_EWW_V1 BIT(7)
#define B_AX_BBPWT_CHIF_NUWW_EWW_V1 BIT(6)
#define B_AX_BBPWT_CHIF_WEFT2_EWW_V1 BIT(5)
#define B_AX_BBPWT_CHIF_WEFT1_EWW_V1 BIT(4)
#define B_AX_BBPWT_CHIF_HDWW_EWW_V1 BIT(3)
#define B_AX_BBPWT_CHIF_BOVF_EWW_V1 BIT(2)
#define B_AX_BBPWT_CHIF_OVF_EWW_V1 BIT(1)
#define B_AX_BBPWT_CHIF_BB_TO_EWW_V1 BIT(0)

#define W_AX_BBWPT_CHINFO_EWW_IMW 0x9628
#define B_AX_BBPWT_CHIF_TO_EWW_INT_EN BIT(7)
#define B_AX_BBPWT_CHIF_NUWW_EWW_INT_EN BIT(6)
#define B_AX_BBPWT_CHIF_WEFT2_EWW_INT_EN BIT(5)
#define B_AX_BBPWT_CHIF_WEFT1_EWW_INT_EN BIT(4)
#define B_AX_BBPWT_CHIF_HDWW_EWW_INT_EN BIT(3)
#define B_AX_BBPWT_CHIF_BOVF_EWW_INT_EN BIT(2)
#define B_AX_BBPWT_CHIF_OVF_EWW_INT_EN BIT(1)
#define B_AX_BBPWT_CHIF_BB_TO_EWW_INT_EN BIT(0)
#define W_AX_BBWPT_CHINFO_IMW_SET_V1 (B_AX_BBPWT_CHIF_BB_TO_EWW_INT_EN | \
				      B_AX_BBPWT_CHIF_OVF_EWW_INT_EN | \
				      B_AX_BBPWT_CHIF_BOVF_EWW_INT_EN | \
				      B_AX_BBPWT_CHIF_HDWW_EWW_INT_EN | \
				      B_AX_BBPWT_CHIF_WEFT1_EWW_INT_EN | \
				      B_AX_BBPWT_CHIF_WEFT2_EWW_INT_EN | \
				      B_AX_BBPWT_CHIF_NUWW_EWW_INT_EN | \
				      B_AX_BBPWT_CHIF_TO_EWW_INT_EN)

#define W_AX_BBWPT_CHINFO_EWW_IMW_ISW 0x962C
#define B_AX_BBPWT_CHIF_TO_EWW BIT(23)
#define B_AX_BBPWT_CHIF_NUWW_EWW BIT(22)
#define B_AX_BBPWT_CHIF_WEFT2_EWW BIT(21)
#define B_AX_BBPWT_CHIF_WEFT1_EWW BIT(20)
#define B_AX_BBPWT_CHIF_HDWW_EWW BIT(19)
#define B_AX_BBPWT_CHIF_BOVF_EWW BIT(18)
#define B_AX_BBPWT_CHIF_OVF_EWW BIT(17)
#define B_AX_BBPWT_CHIF_BB_TO_EWW BIT(16)
#define B_AX_BBPWT_CHIF_TO_EWW_INT_EN BIT(7)
#define B_AX_BBPWT_CHIF_NUWW_EWW_INT_EN BIT(6)
#define B_AX_BBPWT_CHIF_WEFT2_EWW_INT_EN BIT(5)
#define B_AX_BBPWT_CHIF_WEFT1_EWW_INT_EN BIT(4)
#define B_AX_BBPWT_CHIF_HDWW_EWW_INT_EN BIT(3)
#define B_AX_BBPWT_CHIF_BOVF_EWW_INT_EN BIT(2)
#define B_AX_BBPWT_CHIF_OVF_EWW_INT_EN BIT(1)
#define B_AX_BBPWT_CHIF_BB_TO_EWW_INT_EN BIT(0)
#define B_AX_BBWPT_CHINFO_IMW_CWW (B_AX_BBPWT_CHIF_BB_TO_EWW_INT_EN | \
				   B_AX_BBPWT_CHIF_OVF_EWW_INT_EN | \
				   B_AX_BBPWT_CHIF_BOVF_EWW_INT_EN | \
				   B_AX_BBPWT_CHIF_HDWW_EWW_INT_EN | \
				   B_AX_BBPWT_CHIF_WEFT1_EWW_INT_EN | \
				   B_AX_BBPWT_CHIF_WEFT2_EWW_INT_EN | \
				   B_AX_BBPWT_CHIF_NUWW_EWW_INT_EN | \
				   B_AX_BBPWT_CHIF_TO_EWW_INT_EN)

#define W_AX_BBWPT_DFS_EWW_IMW 0x9638
#define B_AX_BBWPT_DFS_TO_EWW_INT_EN BIT(0)

#define W_AX_BBWPT_DFS_EWW_IMW_ISW 0x963C
#define B_AX_BBWPT_DFS_TO_EWW BIT(16)
#define B_AX_BBWPT_DFS_TO_EWW_INT_EN BIT(0)

#define W_AX_BBWPT_DFS_EWW_ISW 0x963C
#define B_AX_BBWPT_DFS_TO_EWW_V1 BIT(0)

#define W_AX_WA_EWWFWAG 0x966C
#define B_AX_WA_ISW_DATA_WOSS_EWW BIT(16)
#define B_AX_WA_IMW_DATA_WOSS_EWW BIT(0)

#define W_AX_WD_BUF_WEQ 0x9800
#define W_AX_PW_BUF_WEQ 0x9820
#define B_AX_WD_BUF_WEQ_EXEC BIT(31)
#define B_AX_WD_BUF_WEQ_QUOTA_ID_MASK GENMASK(23, 16)
#define B_AX_WD_BUF_WEQ_WEN_MASK GENMASK(15, 0)

#define W_AX_WD_BUF_STATUS 0x9804
#define W_AX_PW_BUF_STATUS 0x9824
#define B_AX_WD_BUF_STAT_DONE BIT(31)
#define B_AX_WD_BUF_STAT_PKTID_MASK GENMASK(11, 0)
#define S_WD_BUF_STAT_PKTID_INVAWID GENMASK(11, 0)

#define W_AX_WD_CPUQ_OP_0 0x9810
#define W_AX_PW_CPUQ_OP_0 0x9830
#define B_AX_WD_CPUQ_OP_EXEC BIT(31)
#define B_AX_CPUQ_OP_CMD_TYPE_MASK GENMASK(27, 24)
#define B_AX_CPUQ_OP_MACID_MASK GENMASK(23, 16)
#define B_AX_CPUQ_OP_PKTNUM_MASK GENMASK(7, 0)

#define W_AX_WD_CPUQ_OP_1 0x9814
#define W_AX_PW_CPUQ_OP_1 0x9834
#define B_AX_CPUQ_OP_SWC_PID_MASK GENMASK(24, 22)
#define B_AX_CPUQ_OP_SWC_QID_MASK GENMASK(21, 16)
#define B_AX_CPUQ_OP_DST_PID_MASK GENMASK(8, 6)
#define B_AX_CPUQ_OP_DST_QID_MASK GENMASK(5, 0)

#define W_AX_WD_CPUQ_OP_2 0x9818
#define W_AX_PW_CPUQ_OP_2 0x9838
#define B_AX_WD_CPUQ_OP_STWT_PKTID_MASK GENMASK(27, 16)
#define B_AX_WD_CPUQ_OP_END_PKTID_MASK GENMASK(11, 0)

#define W_AX_WD_CPUQ_OP_STATUS 0x981C
#define W_AX_PW_CPUQ_OP_STATUS 0x983C
#define B_AX_WD_CPUQ_OP_STAT_DONE BIT(31)
#define B_AX_WD_CPUQ_OP_PKTID_MASK GENMASK(11, 0)

#define W_AX_CPUIO_EWW_IMW 0x9840
#define B_AX_PWEQUE_OP_EWW_INT_EN BIT(12)
#define B_AX_PWEBUF_OP_EWW_INT_EN BIT(8)
#define B_AX_WDEQUE_OP_EWW_INT_EN BIT(4)
#define B_AX_WDEBUF_OP_EWW_INT_EN BIT(0)
#define B_AX_CPUIO_IMW_CWW (B_AX_WDEBUF_OP_EWW_INT_EN | \
			    B_AX_WDEQUE_OP_EWW_INT_EN | \
			    B_AX_PWEBUF_OP_EWW_INT_EN | \
			    B_AX_PWEQUE_OP_EWW_INT_EN)
#define B_AX_CPUIO_IMW_SET (B_AX_WDEBUF_OP_EWW_INT_EN | \
			    B_AX_WDEQUE_OP_EWW_INT_EN | \
			    B_AX_PWEBUF_OP_EWW_INT_EN | \
			    B_AX_PWEQUE_OP_EWW_INT_EN)

#define W_AX_CPUIO_EWW_ISW 0x9844

#define W_AX_SEC_EWW_IMW_ISW 0x991C

#define W_AX_PKTIN_SETTING 0x9A00
#define B_AX_WD_ADDW_INFO_WENGTH BIT(1)

#define W_AX_PKTIN_EWW_IMW 0x9A20
#define B_AX_PKTIN_GETPKTID_EWW_INT_EN BIT(0)

#define W_AX_PKTIN_EWW_ISW 0x9A24

#define W_AX_MPDU_TX_EWW_ISW 0x9BF0
#define W_AX_MPDU_TX_EWW_IMW 0x9BF4
#define B_AX_TX_KSWCH_EWW_EN BIT(9)
#define B_AX_TX_NW_TYPE_EWW_EN BIT(8)
#define B_AX_TX_WWC_PWE_EWW_EN BIT(7)
#define B_AX_TX_ETH_TYPE_EWW_EN BIT(6)
#define B_AX_TX_HDW3_SIZE_EWW_INT_EN BIT(5)
#define B_AX_TX_OFFSET_EWW_INT_EN BIT(4)
#define B_AX_TX_MPDU_SIZE_ZEWO_INT_EN BIT(3)
#define B_AX_TX_NXT_EWWPKTID_INT_EN BIT(2)
#define B_AX_TX_GET_EWWPKTID_INT_EN BIT(1)
#define B_AX_MPDU_TX_IMW_SET_V1 (B_AX_TX_GET_EWWPKTID_INT_EN | \
				 B_AX_TX_NXT_EWWPKTID_INT_EN | \
				 B_AX_TX_MPDU_SIZE_ZEWO_INT_EN | \
				 B_AX_TX_HDW3_SIZE_EWW_INT_EN | \
				 B_AX_TX_ETH_TYPE_EWW_EN | \
				 B_AX_TX_NW_TYPE_EWW_EN | \
				 B_AX_TX_KSWCH_EWW_EN)

#define W_AX_MPDU_PWOC 0x9C00
#define B_AX_A_ICV_EWW BIT(1)
#define B_AX_APPEND_FCS BIT(0)

#define W_AX_ACTION_FWD0 0x9C04
#define TWXCFG_MPDU_PWOC_ACT_FWWD 0x02A95A95

#define W_AX_ACTION_FWD1 0x9C08

#define W_AX_TF_FWD 0x9C14
#define TWXCFG_MPDU_PWOC_TF_FWWD 0x0000AA55

#define W_AX_HW_WPT_FWD 0x9C18
#define B_AX_FWD_PPDU_STAT_MASK GENMASK(1, 0)
#define WTW89_PWPT_DEST_HOST 1
#define WTW89_PWPT_DEST_WWCPU 2

#define W_AX_CUT_AMSDU_CTWW 0x9C40
#define TWXCFG_MPDU_PWOC_CUT_CTWW	0x010E05F0

#define W_AX_WOW_CTWW 0x9C50
#define B_AX_WOW_WOWEN BIT(1)

#define W_AX_MPDU_WX_EWW_ISW 0x9CF0
#define W_AX_MPDU_WX_EWW_IMW 0x9CF4
#define B_AX_WPT_EWW_INT_EN BIT(3)
#define B_AX_MHDWWEN_EWW_INT_EN BIT(1)
#define B_AX_GETPKTID_EWW_INT_EN BIT(0)
#define B_AX_MPDU_WX_IMW_SET_V1 B_AX_WPT_EWW_INT_EN

#define W_AX_SEC_ENG_CTWW 0x9D00
#define B_AX_SEC_DBG_POWT_FIEWD_MASK GENMASK(19, 16)
#define B_AX_TX_PAWTIAW_MODE BIT(11)
#define B_AX_CWK_EN_CGCMP BIT(10)
#define B_AX_CWK_EN_WAPI BIT(9)
#define B_AX_CWK_EN_WEP_TKIP BIT(8)
#define B_AX_BMC_MGNT_DEC BIT(5)
#define B_AX_UC_MGNT_DEC BIT(4)
#define B_AX_MC_DEC BIT(3)
#define B_AX_BC_DEC BIT(2)
#define B_AX_SEC_WX_DEC BIT(1)
#define B_AX_SEC_TX_ENC BIT(0)

#define W_AX_SEC_MPDU_PWOC 0x9D04
#define B_AX_APPEND_ICV BIT(1)
#define B_AX_APPEND_MIC BIT(0)

#define W_AX_SEC_CAM_ACCESS 0x9D10
#define W_AX_SEC_CAM_WDATA 0x9D14
#define W_AX_SEC_CAM_WDATA 0x9D18

#define W_AX_SEC_DEBUG 0x9D1C
#define B_AX_IMW_EWWOW BIT(3)

#define W_AX_SEC_DEBUG1 0x9D1C
#define B_AX_TX_TIMEOUT_SEW_MASK GENMASK(31, 30)
#define AX_TX_TO_VAW  0x2

#define W_AX_SEC_TX_DEBUG 0x9D20
#define W_AX_SEC_WX_DEBUG 0x9D24
#define W_AX_SEC_TWX_PKT_CNT 0x9D28

#define W_AX_SEC_DEBUG2 0x9D28
#define B_AX_DBG_WEAD_SH 2
#define B_AX_DBG_WEAD_MSK 0x3fffffff

#define W_AX_SEC_TWX_BWK_CNT 0x9D2C

#define W_AX_SEC_EWWOW_FWAG_IMW 0x9D2C
#define B_AX_WX_HANG_IMW BIT(1)
#define B_AX_TX_HANG_IMW BIT(0)

#define W_AX_SEC_EWWOW_FWAG 0x9D30
#define B_AX_WX_HANG_EWWOW_V1 BIT(1)
#define B_AX_TX_HANG_EWWOW_V1 BIT(0)

#define W_AX_SS_CTWW 0x9E10
#define B_AX_SS_INIT_DONE_1 BIT(31)
#define B_AX_SS_WAWM_INIT_FWG BIT(29)
#define B_AX_SS_NONEMPTY_SS2FINFO_EN BIT(28)
#define B_AX_SS_EN BIT(0)

#define W_AX_SS2FINFO_PATH 0x9E50
#define B_AX_SS_UW_WEW BIT(31)
#define B_AX_SS_WEW_QUEUE_MASK GENMASK(29, 24)
#define B_AX_SS_WEW_POWT_MASK GENMASK(18, 16)
#define B_AX_SS_DEST_QUEUE_MASK GENMASK(13, 8)
#define SS2F_PATH_WWCPU 0x0A
#define B_AX_SS_DEST_POWT_MASK GENMASK(2, 0)

#define W_AX_SS_MACID_PAUSE_0 0x9EB0
#define B_AX_SS_MACID31_0_PAUSE_SH 0
#define B_AX_SS_MACID31_0_PAUSE_MASK GENMASK(31, 0)

#define W_AX_SS_MACID_PAUSE_1 0x9EB4
#define B_AX_SS_MACID63_32_PAUSE_SH 0
#define B_AX_SS_MACID63_32_PAUSE_MASK GENMASK(31, 0)

#define W_AX_SS_MACID_PAUSE_2 0x9EB8
#define B_AX_SS_MACID95_64_PAUSE_SH 0
#define B_AX_SS_MACID95_64_PAUSE_MASK GENMASK(31, 0)

#define W_AX_SS_MACID_PAUSE_3 0x9EBC
#define B_AX_SS_MACID127_96_PAUSE_SH 0
#define B_AX_SS_MACID127_96_PAUSE_MASK GENMASK(31, 0)

#define W_AX_STA_SCHEDUWEW_EWW_IMW 0x9EF0
#define B_AX_PWE_B_PKTID_EWW_INT_EN BIT(2)
#define B_AX_WPT_HANG_TIMEOUT_INT_EN BIT(1)
#define B_AX_SEAWCH_HANG_TIMEOUT_INT_EN BIT(0)
#define B_AX_STA_SCHEDUWEW_IMW_SET (B_AX_SEAWCH_HANG_TIMEOUT_INT_EN | \
				    B_AX_WPT_HANG_TIMEOUT_INT_EN | \
				    B_AX_PWE_B_PKTID_EWW_INT_EN)

#define W_AX_STA_SCHEDUWEW_EWW_ISW 0x9EF4

#define W_AX_TXPKTCTW_EWW_IMW_ISW 0x9F1C
#define B_AX_TXPKTCTW_CMDPSW_FWZTO_EWW BIT(25)
#define B_AX_TXPKTCTW_CMDPSW_CMDTYPE_EWW BIT(24)
#define B_AX_TXPKTCTW_USWCTW_WWSBMPWEN_EWW BIT(19)
#define B_AX_TXPKTCTW_USWCTW_WDNWWSCMD_EWW BIT(18)
#define B_AX_TXPKTCTW_USWCTW_NOINIT_EWW BIT(17)
#define B_AX_TXPKTCTW_USWCTW_WEINIT_EWW BIT(16)
#define B_AX_TXPKTCTW_CMDPSW_FWZTO_EWW_INT_EN BIT(9)
#define B_AX_TXPKTCTW_CMDPSW_CMDTYPE_EWW_INT_EN BIT(8)
#define B_AX_TXPKTCTW_USWCTW_WWSBMPWEN_EWW_INT_EN BIT(3)
#define B_AX_TXPKTCTW_USWCTW_WDNWWSCMD_EWW_INT_EN BIT(2)
#define B_AX_TXPKTCTW_USWCTW_NOINIT_EWW_INT_EN BIT(1)
#define B_AX_TXPKTCTW_USWCTW_WEINIT_EWW_INT_EN BIT(0)
#define B_AX_TXPKTCTW_IMW_B0_CWW (B_AX_TXPKTCTW_USWCTW_WEINIT_EWW_INT_EN | \
				  B_AX_TXPKTCTW_USWCTW_NOINIT_EWW_INT_EN | \
				  B_AX_TXPKTCTW_USWCTW_WDNWWSCMD_EWW_INT_EN | \
				  B_AX_TXPKTCTW_USWCTW_WWSBMPWEN_EWW_INT_EN | \
				  B_AX_TXPKTCTW_CMDPSW_CMDTYPE_EWW_INT_EN | \
				  B_AX_TXPKTCTW_CMDPSW_FWZTO_EWW_INT_EN)
#define B_AX_TXPKTCTW_IMW_B1_CWW (B_AX_TXPKTCTW_USWCTW_WEINIT_EWW_INT_EN | \
				  B_AX_TXPKTCTW_USWCTW_NOINIT_EWW_INT_EN | \
				  B_AX_TXPKTCTW_USWCTW_WDNWWSCMD_EWW_INT_EN | \
				  B_AX_TXPKTCTW_USWCTW_WWSBMPWEN_EWW_INT_EN | \
				  B_AX_TXPKTCTW_CMDPSW_CMDTYPE_EWW_INT_EN | \
				  B_AX_TXPKTCTW_CMDPSW_FWZTO_EWW_INT_EN)
#define B_AX_TXPKTCTW_IMW_B0_SET (B_AX_TXPKTCTW_USWCTW_WEINIT_EWW_INT_EN | \
				  B_AX_TXPKTCTW_CMDPSW_CMDTYPE_EWW_INT_EN)
#define B_AX_TXPKTCTW_IMW_B1_SET (B_AX_TXPKTCTW_USWCTW_WEINIT_EWW_INT_EN | \
				  B_AX_TXPKTCTW_USWCTW_NOINIT_EWW_INT_EN | \
				  B_AX_TXPKTCTW_CMDPSW_CMDTYPE_EWW_INT_EN | \
				  B_AX_TXPKTCTW_CMDPSW_FWZTO_EWW_INT_EN)

#define W_AX_TXPKTCTW_EWW_IMW_ISW_B1 0x9F2C
#define B_AX_TXPKTCTW_CMDPSW_FWZTO_EWW_INT_EN BIT(9)
#define B_AX_TXPKTCTW_USWCTW_WWSBMPWEN_EWW_INT_EN BIT(3)
#define B_AX_TXPKTCTW_USWCTW_WDNWWSCMD_EWW_INT_EN BIT(2)
#define B_AX_TXPKTCTW_USWCTW_NOINIT_EWW_INT_EN BIT(1)

#define W_AX_DBG_FUN_INTF_CTW 0x9F30
#define B_AX_DFI_ACTIVE BIT(31)
#define B_AX_DFI_TWGSEW_MASK GENMASK(19, 16)
#define B_AX_DFI_ADDW_MASK GENMASK(15, 0)
#define W_AX_DBG_FUN_INTF_DATA 0x9F34
#define B_AX_DFI_DATA_MASK GENMASK(31, 0)

#define W_AX_TXPKTCTW_B0_PWEWD_CFG0 0x9F48
#define B_AX_B0_PWEWD_FEN BIT(31)
#define B_AX_B0_PWEWD_USEMAXSZ_MASK GENMASK(25, 16)
#define PWEWD_B0_ENT_NUM 10
#define PWEWD_AMSDU_SIZE 52
#define B_AX_B0_PWEWD_CAM_G1ENTNUM_MASK GENMASK(12, 8)
#define B_AX_B0_PWEWD_CAM_G0ENTNUM_MASK GENMASK(4, 0)

#define W_AX_TXPKTCTW_B0_PWEWD_CFG1 0x9F4C
#define B_AX_B0_PWEWD_NXT_TXENDWIN_MASK GENMASK(11, 8)
#define PWEWD_NEXT_WND 1
#define B_AX_B0_PWEWD_NXT_WSVMINSZ_MASK GENMASK(7, 0)

#define W_AX_TXPKTCTW_B0_EWWFWAG_IMW 0x9F78
#define B_AX_B0_IMW_EWW_PWEWD_ENTNUMCFG BIT(21)
#define B_AX_B0_IMW_EWW_PWEWD_WWSPKTSZEWW BIT(20)
#define B_AX_B0_IMW_EWW_MPDUIF_DATAEWW BIT(18)
#define B_AX_B0_IMW_EWW_MPDUINFO_WECFG BIT(16)
#define B_AX_B0_IMW_EWW_CMDPSW_TBWSZ BIT(11)
#define B_AX_B0_IMW_EWW_CMDPSW_FWZTO BIT(10)
#define B_AX_B0_IMW_EWW_CMDPSW_CMDTYPE BIT(9)
#define B_AX_B0_IMW_EWW_CMDPSW_1STCMDEWW BIT(8)
#define B_AX_B0_IMW_EWW_USWCTW_WWSBMPWEN BIT(3)
#define B_AX_B0_IMW_EWW_USWCTW_WDNWWSCMD BIT(2)
#define B_AX_B0_IMW_EWW_USWCTW_NOINIT BIT(1)
#define B_AX_B0_IMW_EWW_USWCTW_WEINIT BIT(0)
#define B_AX_TXPKTCTW_IMW_B0_CWW_V1 (B_AX_B0_IMW_EWW_USWCTW_WEINIT | \
				     B_AX_B0_IMW_EWW_USWCTW_NOINIT | \
				     B_AX_B0_IMW_EWW_USWCTW_WDNWWSCMD | \
				     B_AX_B0_IMW_EWW_USWCTW_WWSBMPWEN | \
				     B_AX_B0_IMW_EWW_CMDPSW_1STCMDEWW | \
				     B_AX_B0_IMW_EWW_CMDPSW_CMDTYPE | \
				     B_AX_B0_IMW_EWW_CMDPSW_FWZTO | \
				     B_AX_B0_IMW_EWW_CMDPSW_TBWSZ | \
				     B_AX_B0_IMW_EWW_MPDUINFO_WECFG | \
				     B_AX_B0_IMW_EWW_MPDUIF_DATAEWW | \
				     B_AX_B0_IMW_EWW_PWEWD_WWSPKTSZEWW | \
				     B_AX_B0_IMW_EWW_PWEWD_ENTNUMCFG)
#define B_AX_TXPKTCTW_IMW_B0_SET_V1 (B_AX_B0_IMW_EWW_USWCTW_WEINIT | \
				     B_AX_B0_IMW_EWW_USWCTW_NOINIT | \
				     B_AX_B0_IMW_EWW_CMDPSW_1STCMDEWW | \
				     B_AX_B0_IMW_EWW_CMDPSW_CMDTYPE | \
				     B_AX_B0_IMW_EWW_CMDPSW_FWZTO | \
				     B_AX_B0_IMW_EWW_CMDPSW_TBWSZ | \
				     B_AX_B0_IMW_EWW_MPDUINFO_WECFG | \
				     B_AX_B0_IMW_EWW_MPDUIF_DATAEWW | \
				     B_AX_B0_IMW_EWW_PWEWD_WWSPKTSZEWW | \
				     B_AX_B0_IMW_EWW_PWEWD_ENTNUMCFG)

#define W_AX_TXPKTCTW_B0_EWWFWAG_ISW 0x9F7C
#define B_AX_B0_ISW_EWW_PWEWD_EVT3 BIT(23)
#define B_AX_B0_ISW_EWW_PWEWD_EVT2 BIT(22)
#define B_AX_B0_ISW_EWW_PWEWD_ENTNUMCFG BIT(21)
#define B_AX_B0_ISW_EWW_PWEWD_WWSPKTSZEWW BIT(20)
#define B_AX_B0_ISW_EWW_MPDUIF_EWW1 BIT(19)
#define B_AX_B0_ISW_EWW_MPDUIF_DATAEWW BIT(18)
#define B_AX_B0_ISW_EWW_MPDUINFO_EWW1 BIT(17)
#define B_AX_B0_ISW_EWW_MPDUINFO_WECFG BIT(16)
#define B_AX_B0_ISW_EWW_CMDPSW_TBWSZ BIT(11)
#define B_AX_B0_ISW_EWW_CMDPSW_FWZTO BIT(10)
#define B_AX_B0_ISW_EWW_CMDPSW_CMDTYPE BIT(9)
#define B_AX_B0_ISW_EWW_CMDPSW_1STCMDEWW BIT(8)
#define B_AX_B0_ISW_EWW_USWCTW_EVT7 BIT(7)
#define B_AX_B0_ISW_EWW_USWCTW_EVT6 BIT(6)
#define B_AX_B0_ISW_EWW_USWCTW_EVT5 BIT(5)
#define B_AX_B0_ISW_EWW_USWCTW_EVT4 BIT(4)
#define B_AX_B0_ISW_EWW_USWCTW_WWSBMPWEN BIT(3)
#define B_AX_B0_ISW_EWW_USWCTW_WDNWWSCMD BIT(2)
#define B_AX_B0_ISW_EWW_USWCTW_NOINIT BIT(1)
#define B_AX_B0_ISW_EWW_USWCTW_WEINIT BIT(0)

#define W_AX_TXPKTCTW_B1_PWEWD_CFG0 0x9F88
#define B_AX_B1_PWEWD_FEN BIT(31)
#define B_AX_B1_PWEWD_USEMAXSZ_MASK GENMASK(25, 16)
#define PWEWD_B1_ENT_NUM 4
#define B_AX_B1_PWEWD_CAM_G1ENTNUM_MASK GENMASK(12, 8)
#define B_AX_B1_PWEWD_CAM_G0ENTNUM_MASK GENMASK(4, 0)

#define W_AX_TXPKTCTW_B1_PWEWD_CFG1 0x9F8C
#define B_AX_B1_PWEWD_NXT_TXENDWIN_MASK GENMASK(11, 8)
#define B_AX_B1_PWEWD_NXT_WSVMINSZ_MASK GENMASK(7, 0)

#define W_AX_TXPKTCTW_B1_EWWFWAG_IMW 0x9FB8
#define B_AX_B1_IMW_EWW_PWEWD_ENTNUMCFG BIT(21)
#define B_AX_B1_IMW_EWW_PWEWD_WWSPKTSZEWW BIT(20)
#define B_AX_B1_IMW_EWW_MPDUIF_DATAEWW BIT(18)
#define B_AX_B1_IMW_EWW_MPDUINFO_WECFG BIT(16)
#define B_AX_B1_IMW_EWW_CMDPSW_TBWSZ BIT(11)
#define B_AX_B1_IMW_EWW_CMDPSW_FWZTO BIT(10)
#define B_AX_B1_IMW_EWW_CMDPSW_CMDTYPE BIT(9)
#define B_AX_B1_IMW_EWW_CMDPSW_1STCMDEWW BIT(8)
#define B_AX_B1_IMW_EWW_USWCTW_WWSBMPWEN BIT(3)
#define B_AX_B1_IMW_EWW_USWCTW_WDNWWSCMD BIT(2)
#define B_AX_B1_IMW_EWW_USWCTW_NOINIT BIT(1)
#define B_AX_B1_IMW_EWW_USWCTW_WEINIT BIT(0)
#define B_AX_TXPKTCTW_IMW_B1_CWW_V1 (B_AX_B1_IMW_EWW_USWCTW_WEINIT | \
				     B_AX_B1_IMW_EWW_USWCTW_NOINIT | \
				     B_AX_B1_IMW_EWW_USWCTW_WDNWWSCMD | \
				     B_AX_B1_IMW_EWW_USWCTW_WWSBMPWEN | \
				     B_AX_B1_IMW_EWW_CMDPSW_1STCMDEWW | \
				     B_AX_B1_IMW_EWW_CMDPSW_CMDTYPE | \
				     B_AX_B1_IMW_EWW_CMDPSW_FWZTO | \
				     B_AX_B1_IMW_EWW_CMDPSW_TBWSZ | \
				     B_AX_B1_IMW_EWW_MPDUINFO_WECFG | \
				     B_AX_B1_IMW_EWW_MPDUIF_DATAEWW | \
				     B_AX_B1_IMW_EWW_PWEWD_WWSPKTSZEWW | \
				     B_AX_B1_IMW_EWW_PWEWD_ENTNUMCFG)
#define B_AX_TXPKTCTW_IMW_B1_SET_V1 (B_AX_B1_IMW_EWW_USWCTW_WEINIT | \
				     B_AX_B1_IMW_EWW_USWCTW_NOINIT | \
				     B_AX_B1_IMW_EWW_CMDPSW_1STCMDEWW | \
				     B_AX_B1_IMW_EWW_CMDPSW_CMDTYPE | \
				     B_AX_B1_IMW_EWW_CMDPSW_FWZTO | \
				     B_AX_B1_IMW_EWW_CMDPSW_TBWSZ | \
				     B_AX_B1_IMW_EWW_MPDUINFO_WECFG | \
				     B_AX_B1_IMW_EWW_MPDUIF_DATAEWW | \
				     B_AX_B1_IMW_EWW_PWEWD_WWSPKTSZEWW | \
				     B_AX_B1_IMW_EWW_PWEWD_ENTNUMCFG)

#define W_AX_TXPKTCTW_B1_EWWFWAG_ISW 0x9FBC
#define B_AX_B1_ISW_EWW_PWEWD_EVT3 BIT(23)
#define B_AX_B1_ISW_EWW_PWEWD_EVT2 BIT(22)
#define B_AX_B1_ISW_EWW_PWEWD_ENTNUMCFG BIT(21)
#define B_AX_B1_ISW_EWW_PWEWD_WWSPKTSZEWW BIT(20)
#define B_AX_B1_ISW_EWW_MPDUIF_EWW1 BIT(19)
#define B_AX_B1_ISW_EWW_MPDUIF_DATAEWW BIT(18)
#define B_AX_B1_ISW_EWW_MPDUINFO_EWW1 BIT(17)
#define B_AX_B1_ISW_EWW_MPDUINFO_WECFG BIT(16)
#define B_AX_B1_ISW_EWW_CMDPSW_TBWSZ BIT(11)
#define B_AX_B1_ISW_EWW_CMDPSW_FWZTO BIT(10)
#define B_AX_B1_ISW_EWW_CMDPSW_CMDTYPE BIT(9)
#define B_AX_B1_ISW_EWW_CMDPSW_1STCMDEWW BIT(8)
#define B_AX_B1_ISW_EWW_USWCTW_EVT7 BIT(7)
#define B_AX_B1_ISW_EWW_USWCTW_EVT6 BIT(6)
#define B_AX_B1_ISW_EWW_USWCTW_EVT5 BIT(5)
#define B_AX_B1_ISW_EWW_USWCTW_EVT4 BIT(4)
#define B_AX_B1_ISW_EWW_USWCTW_WWSBMPWEN BIT(3)
#define B_AX_B1_ISW_EWW_USWCTW_WDNWWSCMD BIT(2)
#define B_AX_B1_ISW_EWW_USWCTW_NOINIT BIT(1)
#define B_AX_B1_ISW_EWW_USWCTW_WEINIT BIT(0)

#define W_AX_AFE_CTWW1 0x0024

#define B_AX_W_SYM_WWCMAC1_P4_PC_EN BIT(4)
#define B_AX_W_SYM_WWCMAC1_P3_PC_EN BIT(3)
#define B_AX_W_SYM_WWCMAC1_P2_PC_EN BIT(2)
#define B_AX_W_SYM_WWCMAC1_P1_PC_EN BIT(1)
#define B_AX_W_SYM_WWCMAC1_PC_EN BIT(0)

#define W_AX_SYS_ISO_CTWW_EXTEND 0x0080
#define B_AX_CMAC1_FEN BIT(30)
#define B_AX_W_SYM_FEN_WWBBGWB_1 BIT(17)
#define B_AX_W_SYM_FEN_WWBBFUN_1 BIT(16)
#define B_AX_W_SYM_ISO_CMAC12PP BIT(5)

#define W_AX_CMAC_WEG_STAWT 0xC000

#define W_AX_CMAC_FUNC_EN 0xC000
#define W_AX_CMAC_FUNC_EN_C1 0xE000
#define B_AX_CMAC_CWPWT BIT(31)
#define B_AX_CMAC_EN BIT(30)
#define B_AX_CMAC_TXEN BIT(29)
#define B_AX_CMAC_WXEN BIT(28)
#define B_AX_FOWCE_CMACWEG_GCKEN BIT(15)
#define B_AX_PHYINTF_EN BIT(5)
#define B_AX_CMAC_DMA_EN BIT(4)
#define B_AX_PTCWTOP_EN BIT(3)
#define B_AX_SCHEDUWEW_EN BIT(2)
#define B_AX_TMAC_EN BIT(1)
#define B_AX_WMAC_EN BIT(0)

#define W_AX_CK_EN 0xC004
#define W_AX_CK_EN_C1 0xE004
#define B_AX_CMAC_AWWCKEN GENMASK(31, 0)
#define B_AX_CMAC_CKEN BIT(30)
#define B_AX_PHYINTF_CKEN BIT(5)
#define B_AX_CMAC_DMA_CKEN BIT(4)
#define B_AX_PTCWTOP_CKEN BIT(3)
#define B_AX_SCHEDUWEW_CKEN BIT(2)
#define B_AX_TMAC_CKEN BIT(1)
#define B_AX_WMAC_CKEN BIT(0)

#define W_AX_WMAC_WFMOD 0xC010
#define W_AX_WMAC_WFMOD_C1 0xE010
#define B_AX_WMAC_WFMOD_MASK GENMASK(1, 0)
#define AX_WMAC_WFMOD_20M 0
#define AX_WMAC_WFMOD_40M 1
#define AX_WMAC_WFMOD_80M 2
#define AX_WMAC_WFMOD_160M 3

#define W_AX_GID_POSITION0 0xC070
#define W_AX_GID_POSITION0_C1 0xE070
#define W_AX_GID_POSITION1 0xC074
#define W_AX_GID_POSITION1_C1 0xE074
#define W_AX_GID_POSITION2 0xC078
#define W_AX_GID_POSITION2_C1 0xE078
#define W_AX_GID_POSITION3 0xC07C
#define W_AX_GID_POSITION3_C1 0xE07C
#define W_AX_GID_POSITION_EN0 0xC080
#define W_AX_GID_POSITION_EN0_C1 0xE080
#define W_AX_GID_POSITION_EN1 0xC084
#define W_AX_GID_POSITION_EN1_C1 0xE084

#define W_AX_TX_SUB_CAWWIEW_VAWUE 0xC088
#define W_AX_TX_SUB_CAWWIEW_VAWUE_C1 0xE088
#define B_AX_TXSC_80M_MASK GENMASK(11, 8)
#define B_AX_TXSC_40M_MASK GENMASK(7, 4)
#define B_AX_TXSC_20M_MASK GENMASK(3, 0)

#define W_AX_PTCW_WWSW1 0xC090
#define W_AX_PTCW_WWSW1_C1 0xE090
#define B_AX_WWSW_WATE_EN_MASK GENMASK(11, 8)
#define WWSW_OFDM_CCK_EN 3
#define B_AX_WSC_MASK GENMASK(7, 6)
#define B_AX_WWSW_CCK_MASK GENMASK(3, 0)

#define W_AX_CMAC_EWW_IMW 0xC160
#define W_AX_CMAC_EWW_IMW_C1 0xE160
#define B_AX_WMAC_TX_EWW_IND_EN BIT(7)
#define B_AX_WMAC_WX_EWW_IND_EN BIT(6)
#define B_AX_TXPWW_CTWW_EWW_IND_EN BIT(5)
#define B_AX_PHYINTF_EWW_IND_EN BIT(4)
#define B_AX_DMA_TOP_EWW_IND_EN BIT(3)
#define B_AX_PTCW_TOP_EWW_IND_EN BIT(1)
#define B_AX_SCHEDUWE_TOP_EWW_IND_EN BIT(0)
#define CMAC0_EWW_IMW_EN GENMASK(31, 0)
#define CMAC1_EWW_IMW_EN GENMASK(31, 0)
#define CMAC0_EWW_IMW_DIS 0
#define CMAC1_EWW_IMW_DIS 0

#define W_AX_CMAC_EWW_ISW 0xC164
#define W_AX_CMAC_EWW_ISW_C1 0xE164
#define B_AX_WMAC_TX_EWW_IND BIT(7)
#define B_AX_WMAC_WX_EWW_IND BIT(6)
#define B_AX_TXPWW_CTWW_EWW_IND BIT(5)
#define B_AX_PHYINTF_EWW_IND BIT(4)
#define B_AX_DMA_TOP_EWW_IND BIT(3)
#define B_AX_PTCW_TOP_EWW_IND BIT(1)
#define B_AX_SCHEDUWE_TOP_EWW_IND BIT(0)

#define W_AX_POWT0_TSF_SYNC 0xC2A0
#define W_AX_POWT0_TSF_SYNC_C1 0xE2A0
#define W_AX_POWT1_TSF_SYNC 0xC2A4
#define W_AX_POWT1_TSF_SYNC_C1 0xE2A4
#define W_AX_POWT2_TSF_SYNC 0xC2A8
#define W_AX_POWT2_TSF_SYNC_C1 0xE2A8
#define W_AX_POWT3_TSF_SYNC 0xC2AC
#define W_AX_POWT3_TSF_SYNC_C1 0xE2AC
#define W_AX_POWT4_TSF_SYNC 0xC2B0
#define W_AX_POWT4_TSF_SYNC_C1 0xE2B0
#define B_AX_SYNC_NOW BIT(30)
#define B_AX_SYNC_ONCE BIT(29)
#define B_AX_SYNC_AUTO BIT(28)
#define B_AX_SYNC_POWT_SWC GENMASK(26, 24)
#define B_AX_SYNC_POWT_OFFSET_SIGN BIT(18)
#define B_AX_SYNC_POWT_OFFSET_VAW GENMASK(17, 0)

#define W_AX_MACID_SWEEP_0 0xC2C0
#define W_AX_MACID_SWEEP_0_C1 0xE2C0
#define B_AX_MACID31_0_SWEEP_SH 0
#define B_AX_MACID31_0_SWEEP_MASK GENMASK(31, 0)

#define W_AX_MACID_SWEEP_1 0xC2C4
#define W_AX_MACID_SWEEP_1_C1 0xE2C4
#define B_AX_MACID63_32_SWEEP_SH 0
#define B_AX_MACID63_32_SWEEP_MASK GENMASK(31, 0)

#define W_AX_MACID_SWEEP_2 0xC2C8
#define W_AX_MACID_SWEEP_2_C1 0xE2C8
#define B_AX_MACID95_64_SWEEP_SH 0
#define B_AX_MACID95_64_SWEEP_MASK GENMASK(31, 0)

#define W_AX_MACID_SWEEP_3 0xC2CC
#define W_AX_MACID_SWEEP_3_C1 0xE2CC
#define B_AX_MACID127_96_SWEEP_SH 0
#define B_AX_MACID127_96_SWEEP_MASK GENMASK(31, 0)

#define SCH_PWEBKF_24US 0x18
#define W_AX_PWEBKF_CFG_0 0xC338
#define W_AX_PWEBKF_CFG_0_C1 0xE338
#define B_AX_PWEBKF_TIME_MASK GENMASK(4, 0)

#define W_AX_PWEBKF_CFG_1 0xC33C
#define W_AX_PWEBKF_CFG_1_C1 0xE33C
#define B_AX_SIFS_TIMEOUT_TB_AGGW_MASK GENMASK(30, 24)
#define B_AX_SIFS_PWEBKF_MASK GENMASK(23, 16)
#define B_AX_SIFS_TIMEOUT_T2_MASK GENMASK(14, 8)
#define B_AX_SIFS_MACTXEN_T1_MASK GENMASK(6, 0)
#define SIFS_MACTXEN_T1 0x47
#define SIFS_MACTXEN_T1_V1 0x41

#define W_AX_CCA_CFG_0 0xC340
#define W_AX_CCA_CFG_0_C1 0xE340
#define B_AX_BTCCA_BWK_TXOP_EN BIT(9)
#define B_AX_BTCCA_EN BIT(5)
#define B_AX_EDCCA_EN BIT(4)
#define B_AX_SEC80_EN BIT(3)
#define B_AX_SEC40_EN BIT(2)
#define B_AX_SEC20_EN BIT(1)
#define B_AX_CCA_EN BIT(0)

#define W_AX_CTN_TXEN 0xC348
#define W_AX_CTN_TXEN_C1 0xE348
#define B_AX_CTN_TXEN_TWT_1 BIT(15)
#define B_AX_CTN_TXEN_TWT_0 BIT(14)
#define B_AX_CTN_TXEN_UWQ BIT(13)
#define B_AX_CTN_TXEN_BCNQ BIT(12)
#define B_AX_CTN_TXEN_HGQ BIT(11)
#define B_AX_CTN_TXEN_CPUMGQ BIT(10)
#define B_AX_CTN_TXEN_MGQ1 BIT(9)
#define B_AX_CTN_TXEN_MGQ BIT(8)
#define B_AX_CTN_TXEN_VO_1 BIT(7)
#define B_AX_CTN_TXEN_VI_1 BIT(6)
#define B_AX_CTN_TXEN_BK_1 BIT(5)
#define B_AX_CTN_TXEN_BE_1 BIT(4)
#define B_AX_CTN_TXEN_VO_0 BIT(3)
#define B_AX_CTN_TXEN_VI_0 BIT(2)
#define B_AX_CTN_TXEN_BK_0 BIT(1)
#define B_AX_CTN_TXEN_BE_0 BIT(0)
#define B_AX_CTN_TXEN_AWW_MASK GENMASK(15, 0)

#define W_AX_MUEDCA_BE_PAWAM_0 0xC350
#define W_AX_MUEDCA_BE_PAWAM_0_C1 0xE350
#define B_AX_MUEDCA_BE_PAWAM_0_TIMEW_MASK GENMASK(31, 16)
#define B_AX_MUEDCA_BE_PAWAM_0_CW_MASK GENMASK(15, 8)
#define B_AX_MUEDCA_BE_PAWAM_0_AIFS_MASK GENMASK(7, 0)

#define W_AX_MUEDCA_BK_PAWAM_0 0xC354
#define W_AX_MUEDCA_BK_PAWAM_0_C1 0xE354
#define W_AX_MUEDCA_VI_PAWAM_0 0xC358
#define W_AX_MUEDCA_VI_PAWAM_0_C1 0xE358
#define W_AX_MUEDCA_VO_PAWAM_0 0xC35C
#define W_AX_MUEDCA_VO_PAWAM_0_C1 0xE35C

#define W_AX_MUEDCA_EN 0xC370
#define W_AX_MUEDCA_EN_C1 0xE370
#define B_AX_MUEDCA_WMM_SEW BIT(8)
#define B_AX_SET_MUEDCATIMEW_TF_0 BIT(4)
#define B_AX_MUEDCA_EN_0 BIT(0)

#define W_AX_CCA_CONTWOW 0xC390
#define W_AX_CCA_CONTWOW_C1 0xE390
#define B_AX_TB_CHK_TX_NAV BIT(31)
#define B_AX_TB_CHK_BASIC_NAV BIT(30)
#define B_AX_TB_CHK_BTCCA BIT(29)
#define B_AX_TB_CHK_EDCCA BIT(28)
#define B_AX_TB_CHK_CCA_S80 BIT(27)
#define B_AX_TB_CHK_CCA_S40 BIT(26)
#define B_AX_TB_CHK_CCA_S20 BIT(25)
#define B_AX_TB_CHK_CCA_P20 BIT(24)
#define B_AX_SIFS_CHK_BTCCA BIT(21)
#define B_AX_SIFS_CHK_EDCCA BIT(20)
#define B_AX_SIFS_CHK_CCA_S80 BIT(19)
#define B_AX_SIFS_CHK_CCA_S40 BIT(18)
#define B_AX_SIFS_CHK_CCA_S20 BIT(17)
#define B_AX_SIFS_CHK_CCA_P20 BIT(16)
#define B_AX_CTN_CHK_TXNAV BIT(8)
#define B_AX_CTN_CHK_INTWA_NAV BIT(7)
#define B_AX_CTN_CHK_BASIC_NAV BIT(6)
#define B_AX_CTN_CHK_BTCCA BIT(5)
#define B_AX_CTN_CHK_EDCCA BIT(4)
#define B_AX_CTN_CHK_CCA_S80 BIT(3)
#define B_AX_CTN_CHK_CCA_S40 BIT(2)
#define B_AX_CTN_CHK_CCA_S20 BIT(1)
#define B_AX_CTN_CHK_CCA_P20 BIT(0)

#define W_AX_CTN_DWV_TXEN 0xC398
#define W_AX_CTN_DWV_TXEN_C1 0xE398
#define B_AX_CTN_TXEN_TWT_3 BIT(17)
#define B_AX_CTN_TXEN_TWT_2 BIT(16)
#define B_AX_CTN_TXEN_AWW_MASK_V1 GENMASK(17, 0)

#define W_AX_SCHEDUWE_EWW_IMW 0xC3E8
#define W_AX_SCHEDUWE_EWW_IMW_C1 0xE3E8
#define B_AX_SOWT_NON_IDWE_EWW_INT_EN BIT(1)

#define W_AX_SCHEDUWE_EWW_ISW 0xC3EC
#define W_AX_SCHEDUWE_EWW_ISW_C1 0xE3EC

#define W_AX_SCH_DBG_SEW 0xC3F4
#define W_AX_SCH_DBG_SEW_C1 0xE3F4
#define B_AX_SCH_DBG_EN BIT(16)
#define B_AX_SCH_CFG_CMD_SEW GENMASK(15, 8)
#define B_AX_SCH_DBG_SEW_MASK GENMASK(7, 0)

#define W_AX_SCH_DBG 0xC3F8
#define W_AX_SCH_DBG_C1 0xE3F8
#define B_AX_SCHEDUWEW_DBG_MASK GENMASK(31, 0)

#define W_AX_SCH_EXT_CTWW 0xC3FC
#define W_AX_SCH_EXT_CTWW_C1 0xE3FC
#define B_AX_POWT_WST_TSF_ADV BIT(1)

#define W_AX_POWT_CFG_P0 0xC400
#define W_AX_POWT_CFG_P1 0xC440
#define W_AX_POWT_CFG_P2 0xC480
#define W_AX_POWT_CFG_P3 0xC4C0
#define W_AX_POWT_CFG_P4 0xC500
#define B_AX_BWK_SETUP BIT(16)
#define B_AX_TBTT_UPD_SHIFT_SEW BIT(15)
#define B_AX_BCN_DWOP_AWWOW BIT(14)
#define B_AX_TBTT_PWOHIB_EN BIT(13)
#define B_AX_BCNTX_EN BIT(12)
#define B_AX_NET_TYPE_MASK GENMASK(11, 10)
#define B_AX_BCN_FOWCETX_EN BIT(9)
#define B_AX_TXBCN_BTCCA_EN BIT(8)
#define B_AX_BCNEWW_CNT_EN BIT(7)
#define B_AX_BCN_AGWES BIT(6)
#define B_AX_TSFTW_WST BIT(5)
#define B_AX_WX_BSSID_FIT_EN BIT(4)
#define B_AX_TSF_UDT_EN BIT(3)
#define B_AX_POWT_FUNC_EN BIT(2)
#define B_AX_TXBCN_WPT_EN BIT(1)
#define B_AX_WXBCN_WPT_EN BIT(0)

#define W_AX_TBTT_PWOHIB_P0 0xC404
#define W_AX_TBTT_PWOHIB_P1 0xC444
#define W_AX_TBTT_PWOHIB_P2 0xC484
#define W_AX_TBTT_PWOHIB_P3 0xC4C4
#define W_AX_TBTT_PWOHIB_P4 0xC504
#define B_AX_TBTT_HOWD_MASK GENMASK(27, 16)
#define B_AX_TBTT_SETUP_MASK GENMASK(7, 0)

#define W_AX_BCN_AWEA_P0 0xC408
#define W_AX_BCN_AWEA_P1 0xC448
#define W_AX_BCN_AWEA_P2 0xC488
#define W_AX_BCN_AWEA_P3 0xC4C8
#define W_AX_BCN_AWEA_P4 0xC508
#define B_AX_BCN_MSK_AWEA_MASK GENMASK(27, 16)
#define B_AX_BCN_CTN_AWEA_MASK GENMASK(11, 0)

#define W_AX_BCNEWWYINT_CFG_P0 0xC40C
#define W_AX_BCNEWWYINT_CFG_P1 0xC44C
#define W_AX_BCNEWWYINT_CFG_P2 0xC48C
#define W_AX_BCNEWWYINT_CFG_P3 0xC4CC
#define W_AX_BCNEWWYINT_CFG_P4 0xC50C
#define B_AX_BCNEWWY_MASK GENMASK(11, 0)

#define W_AX_TBTTEWWYINT_CFG_P0 0xC40E
#define W_AX_TBTTEWWYINT_CFG_P1 0xC44E
#define W_AX_TBTTEWWYINT_CFG_P2 0xC48E
#define W_AX_TBTTEWWYINT_CFG_P3 0xC4CE
#define W_AX_TBTTEWWYINT_CFG_P4 0xC50E
#define B_AX_TBTTEWWY_MASK GENMASK(11, 0)

#define W_AX_TBTT_AGG_P0 0xC412
#define W_AX_TBTT_AGG_P1 0xC452
#define W_AX_TBTT_AGG_P2 0xC492
#define W_AX_TBTT_AGG_P3 0xC4D2
#define W_AX_TBTT_AGG_P4 0xC512
#define B_AX_TBTT_AGG_NUM_MASK GENMASK(15, 8)

#define W_AX_BCN_SPACE_CFG_P0 0xC414
#define W_AX_BCN_SPACE_CFG_P1 0xC454
#define W_AX_BCN_SPACE_CFG_P2 0xC494
#define W_AX_BCN_SPACE_CFG_P3 0xC4D4
#define W_AX_BCN_SPACE_CFG_P4 0xC514
#define B_AX_SUB_BCN_SPACE_MASK GENMASK(23, 16)
#define B_AX_BCN_SPACE_MASK GENMASK(15, 0)

#define W_AX_BCN_FOWCETX_P0 0xC418
#define W_AX_BCN_FOWCETX_P1 0xC458
#define W_AX_BCN_FOWCETX_P2 0xC498
#define W_AX_BCN_FOWCETX_P3 0xC4D8
#define W_AX_BCN_FOWCETX_P4 0xC518
#define B_AX_FOWCE_BCN_CUWWCNT_MASK GENMASK(23, 16)
#define B_AX_FOWCE_BCN_NUM_MASK GENMASK(15, 0)
#define B_AX_BCN_MAX_EWW_MASK GENMASK(7, 0)

#define W_AX_BCN_EWW_CNT_P0 0xC420
#define W_AX_BCN_EWW_CNT_P1 0xC460
#define W_AX_BCN_EWW_CNT_P2 0xC4A0
#define W_AX_BCN_EWW_CNT_P3 0xC4E0
#define W_AX_BCN_EWW_CNT_P4 0xC520
#define B_AX_BCN_EWW_CNT_SUM_MASK GENMASK(31, 24)
#define B_AX_BCN_EWW_CNT_NAV_MASK GENMASK(23, 16)
#define B_AX_BCN_EWW_CNT_EDCCA_MASK GENMASK(15, 0)
#define B_AX_BCN_EWW_CNT_CCA_MASK GENMASK(7, 0)

#define W_AX_BCN_EWW_FWAG_P0 0xC424
#define W_AX_BCN_EWW_FWAG_P1 0xC464
#define W_AX_BCN_EWW_FWAG_P2 0xC4A4
#define W_AX_BCN_EWW_FWAG_P3 0xC4E4
#define W_AX_BCN_EWW_FWAG_P4 0xC524
#define B_AX_BCN_EWW_FWAG_OTHEWS BIT(6)
#define B_AX_BCN_EWW_FWAG_MAC BIT(5)
#define B_AX_BCN_EWW_FWAG_TXON BIT(4)
#define B_AX_BCN_EWW_FWAG_SWCHEND BIT(3)
#define B_AX_BCN_EWW_FWAG_INVAWID BIT(2)
#define B_AX_BCN_EWW_FWAG_CMP BIT(1)
#define B_AX_BCN_EWW_FWAG_WOCK BIT(0)

#define W_AX_DTIM_CTWW_P0 0xC426
#define W_AX_DTIM_CTWW_P1 0xC466
#define W_AX_DTIM_CTWW_P2 0xC4A6
#define W_AX_DTIM_CTWW_P3 0xC4E6
#define W_AX_DTIM_CTWW_P4 0xC526
#define B_AX_DTIM_NUM_MASK GENMASK(15, 8)
#define B_AX_DTIM_CUWWCNT_MASK GENMASK(7, 0)

#define W_AX_TBTT_SHIFT_P0 0xC428
#define W_AX_TBTT_SHIFT_P1 0xC468
#define W_AX_TBTT_SHIFT_P2 0xC4A8
#define W_AX_TBTT_SHIFT_P3 0xC4E8
#define W_AX_TBTT_SHIFT_P4 0xC528
#define B_AX_TBTT_SHIFT_OFST_MASK GENMASK(11, 0)
#define B_AX_TBTT_SHIFT_OFST_SIGN BIT(11)
#define B_AX_TBTT_SHIFT_OFST_MAG GENMASK(10, 0)

#define W_AX_BCN_CNT_TMW_P0 0xC434
#define W_AX_BCN_CNT_TMW_P1 0xC474
#define W_AX_BCN_CNT_TMW_P2 0xC4B4
#define W_AX_BCN_CNT_TMW_P3 0xC4F4
#define W_AX_BCN_CNT_TMW_P4 0xC534
#define B_AX_BCN_CNT_TMW_MASK GENMASK(31, 0)

#define W_AX_TSFTW_WOW_P0 0xC438
#define W_AX_TSFTW_WOW_P1 0xC478
#define W_AX_TSFTW_WOW_P2 0xC4B8
#define W_AX_TSFTW_WOW_P3 0xC4F8
#define W_AX_TSFTW_WOW_P4 0xC538
#define B_AX_TSFTW_WOW_MASK GENMASK(31, 0)

#define W_AX_TSFTW_HIGH_P0 0xC43C
#define W_AX_TSFTW_HIGH_P1 0xC47C
#define W_AX_TSFTW_HIGH_P2 0xC4BC
#define W_AX_TSFTW_HIGH_P3 0xC4FC
#define W_AX_TSFTW_HIGH_P4 0xC53C
#define B_AX_TSFTW_HIGH_MASK GENMASK(31, 0)

#define W_AX_BCN_DWOP_AWW0 0xC560
#define W_AX_BCN_DWOP_AWW0_C1 0xE560
#define B_AX_BCN_DWOP_AWW_P4 BIT(4)
#define B_AX_BCN_DWOP_AWW_P3 BIT(3)
#define B_AX_BCN_DWOP_AWW_P2 BIT(2)
#define B_AX_BCN_DWOP_AWW_P1 BIT(1)
#define B_AX_BCN_DWOP_AWW_P0 BIT(0)

#define W_AX_MBSSID_CTWW 0xC568
#define W_AX_MBSSID_CTWW_C1 0xE568
#define B_AX_P0MB_AWW_MASK GENMASK(23, 1)
#define B_AX_P0MB_NUM_MASK GENMASK(19, 16)
#define B_AX_P0MB15_EN BIT(15)
#define B_AX_P0MB14_EN BIT(14)
#define B_AX_P0MB13_EN BIT(13)
#define B_AX_P0MB12_EN BIT(12)
#define B_AX_P0MB11_EN BIT(11)
#define B_AX_P0MB10_EN BIT(10)
#define B_AX_P0MB9_EN BIT(9)
#define B_AX_P0MB8_EN BIT(8)
#define B_AX_P0MB7_EN BIT(7)
#define B_AX_P0MB6_EN BIT(6)
#define B_AX_P0MB5_EN BIT(5)
#define B_AX_P0MB4_EN BIT(4)
#define B_AX_P0MB3_EN BIT(3)
#define B_AX_P0MB2_EN BIT(2)
#define B_AX_P0MB1_EN BIT(1)

#define W_AX_P0MB_HGQ_WINDOW_CFG_0 0xC590
#define W_AX_P0MB_HGQ_WINDOW_CFG_0_C1 0xE590
#define W_AX_POWT_HGQ_WINDOW_CFG 0xC5A0
#define W_AX_POWT_HGQ_WINDOW_CFG_C1 0xE5A0

#define W_AX_PTCW_COMMON_SETTING_0 0xC600
#define W_AX_PTCW_COMMON_SETTING_0_C1 0xE600
#define B_AX_PCIE_MODE_MASK GENMASK(15, 14)
#define B_AX_CPUMGQ_WIFETIME_EN BIT(8)
#define B_AX_MGQ_WIFETIME_EN BIT(7)
#define B_AX_WIFETIME_EN BIT(6)
#define B_AX_PTCW_TWIGGEW_SS_EN_UW BIT(4)
#define B_AX_PTCW_TWIGGEW_SS_EN_1 BIT(3)
#define B_AX_PTCW_TWIGGEW_SS_EN_0 BIT(2)
#define B_AX_CMAC_TX_MODE_1 BIT(1)
#define B_AX_CMAC_TX_MODE_0 BIT(0)

#define W_AX_AMPDU_AGG_WIMIT 0xC610
#define B_AX_AMPDU_MAX_TIME_MASK GENMASK(31, 24)
#define B_AX_WA_TWY_WATE_AGG_WMT_MASK GENMASK(23, 16)
#define B_AX_WTS_MAX_AGG_NUM_MASK GENMASK(15, 8)
#define B_AX_MAX_AGG_NUM_MASK GENMASK(7, 0)

#define W_AX_AGG_WEN_HT_0 0xC614
#define W_AX_AGG_WEN_HT_0_C1 0xE614
#define B_AX_AMPDU_MAX_WEN_HT_MASK GENMASK(31, 16)
#define B_AX_WTS_TXTIME_TH_MASK GENMASK(15, 8)
#define B_AX_WTS_WEN_TH_MASK GENMASK(7, 0)

#define S_AX_CTS2S_TH_SEC_256B 1
#define W_AX_SIFS_SETTING 0xC624
#define W_AX_SIFS_SETTING_C1 0xE624
#define B_AX_HW_CTS2SEWF_PKT_WEN_TH_MASK GENMASK(31, 24)
#define B_AX_HW_CTS2SEWF_PKT_WEN_TH_TWW_MASK GENMASK(23, 18)
#define B_AX_HW_CTS2SEWF_EN BIT(16)
#define B_AX_SPEC_SIFS_OFDM_PTCW_SH 8
#define B_AX_SPEC_SIFS_OFDM_PTCW_MASK GENMASK(15, 8)
#define B_AX_SPEC_SIFS_CCK_PTCW_MASK GENMASK(7, 0)
#define S_AX_CTS2S_TH_1K 4

#define W_AX_TXWATE_CHK 0xC628
#define W_AX_TXWATE_CHK_C1 0xE628
#define B_AX_DEFT_WATE_MASK GENMASK(15, 7)
#define B_AX_BAND_MODE BIT(4)
#define B_AX_MAX_TXNSS_MASK GENMASK(3, 2)
#define B_AX_WTS_WIMIT_IN_OFDM6 BIT(1)
#define B_AX_CHECK_CCK_EN BIT(0)

#define W_AX_TXCNT 0xC62C
#define W_AX_TXCNT_C1 0xE62C
#define B_AX_ADD_TXCNT_BY BIT(31)
#define B_AX_S_TXCNT_WMT_MASK GENMASK(29, 24)
#define B_AX_W_TXCNT_WMT_MASK GENMASK(21, 16)

#define W_AX_MBSSID_DWOP_0 0xC63C
#define W_AX_MBSSID_DWOP_0_C1 0xE63C
#define B_AX_GI_WTF_FB_SEW BIT(30)
#define B_AX_WATE_SEW_MASK GENMASK(29, 24)
#define B_AX_POWT_DWOP_4_0_MASK GENMASK(20, 16)
#define B_AX_MBSSID_DWOP_15_0_MASK GENMASK(15, 0)

#define W_AX_PTCWWPT_FUWW_HDW 0xC660
#define W_AX_PTCWWPT_FUWW_HDW_C1 0xE660
#define B_AX_WPT_WATCH_PHY_TIME_MASK GENMASK(15, 12)
#define B_AX_F2PCMD_FWWD_WWS_MODE BIT(9)
#define B_AX_F2PCMD_WPT_EN BIT(8)
#define B_AX_BCN_WPT_PATH_MASK GENMASK(7, 6)
#define B_AX_SPE_WPT_PATH_MASK GENMASK(5, 4)
#define FWD_TO_WWCPU 1
#define B_AX_TX_WPT_PATH_MASK GENMASK(3, 2)
#define B_AX_F2PCMDWPT_FUWW_DWOP BIT(1)
#define B_AX_NON_F2PCMDWPT_FUWW_DWOP BIT(0)

#define W_AX_BT_PWT 0xC67C
#define W_AX_BT_PWT_C1 0xE67C
#define B_AX_BT_PWT_PKT_CNT_MASK GENMASK(31, 16)
#define B_AX_BT_PWT_WST BIT(9)
#define B_AX_PWT_EN BIT(8)
#define B_AX_WX_PWT_GNT_WTE_WX BIT(7)
#define B_AX_WX_PWT_GNT_BT_WX BIT(6)
#define B_AX_WX_PWT_GNT_BT_TX BIT(5)
#define B_AX_WX_PWT_GNT_WW BIT(4)
#define B_AX_TX_PWT_GNT_WTE_WX BIT(3)
#define B_AX_TX_PWT_GNT_BT_WX BIT(2)
#define B_AX_TX_PWT_GNT_BT_TX BIT(1)
#define B_AX_TX_PWT_GNT_WW BIT(0)

#define W_AX_PTCW_BSS_COWOW_0 0xC6A0
#define W_AX_PTCW_BSS_COWOW_0_C1 0xE6A0
#define B_AX_BSS_COWOB_AX_POWT_3_MASK GENMASK(29, 24)
#define B_AX_BSS_COWOB_AX_POWT_2_MASK GENMASK(21, 16)
#define B_AX_BSS_COWOB_AX_POWT_1_MASK GENMASK(13, 8)
#define B_AX_BSS_COWOB_AX_POWT_0_MASK GENMASK(5, 0)

#define W_AX_PTCW_BSS_COWOW_1 0xC6A4
#define W_AX_PTCW_BSS_COWOW_1_C1 0xE6A4
#define B_AX_BSS_COWOB_AX_POWT_4_MASK GENMASK(5, 0)

#define W_AX_PTCW_IMW0 0xC6C0
#define W_AX_PTCW_IMW0_C1 0xE6C0
#define B_AX_F2PCMD_PKTID_EWW_INT_EN BIT(31)
#define B_AX_F2PCMD_WD_PKTID_EWW_INT_EN BIT(30)
#define B_AX_F2PCMD_ASSIGN_PKTID_EWW_INT_EN BIT(29)
#define B_AX_F2PCMD_USEW_AWWC_EWW_INT_EN BIT(28)
#define B_AX_WX_SPF_U0_PKTID_EWW_INT_EN BIT(27)
#define B_AX_TX_SPF_U1_PKTID_EWW_INT_EN BIT(26)
#define B_AX_TX_SPF_U2_PKTID_EWW_INT_EN BIT(25)
#define B_AX_TX_SPF_U3_PKTID_EWW_INT_EN BIT(24)
#define B_AX_TX_WECOWD_PKTID_EWW_INT_EN BIT(23)
#define B_AX_F2PCMD_EMPTY_EWW_INT_EN BIT(15)
#define B_AX_TWTSP_QSEW_EWW_INT_EN BIT(14)
#define B_AX_BCNQ_OWDEW_EWW_INT_EN BIT(12)
#define B_AX_Q_PKTID_EWW_INT_EN BIT(11)
#define B_AX_D_PKTID_EWW_INT_EN BIT(10)
#define B_AX_TXPWT_FUWW_DWOP_EWW_INT_EN BIT(9)
#define B_AX_F2PCMDWPT_FUWW_DWOP_EWW_INT_EN BIT(8)
#define B_AX_FSM1_TIMEOUT_EWW_INT_EN BIT(1)
#define B_AX_FSM_TIMEOUT_EWW_INT_EN BIT(0)
#define B_AX_PTCW_IMW_CWW_AWW GENMASK(31, 0)
#define B_AX_PTCW_IMW_CWW (B_AX_FSM_TIMEOUT_EWW_INT_EN | \
			   B_AX_F2PCMDWPT_FUWW_DWOP_EWW_INT_EN | \
			   B_AX_TXPWT_FUWW_DWOP_EWW_INT_EN | \
			   B_AX_D_PKTID_EWW_INT_EN | \
			   B_AX_Q_PKTID_EWW_INT_EN | \
			   B_AX_BCNQ_OWDEW_EWW_INT_EN | \
			   B_AX_TWTSP_QSEW_EWW_INT_EN | \
			   B_AX_F2PCMD_EMPTY_EWW_INT_EN | \
			   B_AX_TX_WECOWD_PKTID_EWW_INT_EN | \
			   B_AX_TX_SPF_U3_PKTID_EWW_INT_EN | \
			   B_AX_TX_SPF_U2_PKTID_EWW_INT_EN | \
			   B_AX_TX_SPF_U1_PKTID_EWW_INT_EN | \
			   B_AX_WX_SPF_U0_PKTID_EWW_INT_EN | \
			   B_AX_F2PCMD_USEW_AWWC_EWW_INT_EN | \
			   B_AX_F2PCMD_ASSIGN_PKTID_EWW_INT_EN | \
			   B_AX_F2PCMD_WD_PKTID_EWW_INT_EN | \
			   B_AX_F2PCMD_PKTID_EWW_INT_EN)
#define B_AX_PTCW_IMW_SET (B_AX_FSM_TIMEOUT_EWW_INT_EN | \
			   B_AX_TX_WECOWD_PKTID_EWW_INT_EN | \
			   B_AX_F2PCMD_USEW_AWWC_EWW_INT_EN)
#define B_AX_PTCW_IMW_CWW_V1 (B_AX_FSM1_TIMEOUT_EWW_INT_EN | \
			      B_AX_FSM_TIMEOUT_EWW_INT_EN)
#define B_AX_PTCW_IMW_SET_V1 (B_AX_FSM1_TIMEOUT_EWW_INT_EN | \
			      B_AX_FSM_TIMEOUT_EWW_INT_EN)

#define W_AX_PTCW_ISW0 0xC6C4
#define W_AX_PTCW_ISW0_C1 0xE6C4

#define S_AX_PTCW_TO_2MS 0x3F
#define W_AX_PTCW_FSM_MON 0xC6E8
#define W_AX_PTCW_FSM_MON_C1 0xE6E8
#define B_AX_PTCW_TX_AWB_TO_MODE BIT(6)
#define B_AX_PTCW_TX_AWB_TO_THW_MASK GENMASK(5, 0)

#define W_AX_PTCW_TX_CTN_SEW 0xC6EC
#define W_AX_PTCW_TX_CTN_SEW_C1 0xE6EC
#define B_AX_PTCW_TX_ON_STAT BIT(7)

#define W_AX_PTCW_DBG_INFO 0xC6F0
#define W_AX_PTCW_DBG_INFO_C1 0xE6F0
#define B_AX_PTCW_DBG_INFO_MASK_BY_POWT(powt) \
({\
	typeof(powt) _powt = (powt); \
	GENMASK((_powt) * 2 + 1, (_powt) * 2); \
})

#define B_AX_PTCW_DBG_INFO_MASK GENMASK(31, 0)
#define W_AX_PTCW_DBG 0xC6F4
#define W_AX_PTCW_DBG_C1 0xE6F4
#define B_AX_PTCW_DBG_EN BIT(8)
#define B_AX_PTCW_DBG_SEW_MASK GENMASK(7, 0)
#define AX_PTCW_DBG_BCNQ_NUM0 8
#define AX_PTCW_DBG_BCNQ_NUM1 9


#define W_AX_DWE_CTWW 0xC800
#define W_AX_DWE_CTWW_C1 0xE800
#define B_AX_NO_WESEWVE_PAGE_EWW_IMW BIT(23)
#define B_AX_WXDATA_FSM_HANG_EWWOW_IMW BIT(15)
#define B_AX_WXSTS_FSM_HANG_EWWOW_IMW BIT(14)
#define B_AX_DWE_IMW_CWW (B_AX_WXSTS_FSM_HANG_EWWOW_IMW | \
			  B_AX_WXDATA_FSM_HANG_EWWOW_IMW | \
			  B_AX_NO_WESEWVE_PAGE_EWW_IMW)
#define B_AX_DWE_IMW_SET (B_AX_WXSTS_FSM_HANG_EWWOW_IMW | \
			  B_AX_WXDATA_FSM_HANG_EWWOW_IMW)

#define W_AX_WX_EWW_FWAG 0xC800
#define W_AX_WX_EWW_FWAG_C1 0xE800
#define B_AX_WX_GET_NO_PAGE_EWW BIT(31)
#define B_AX_WX_GET_NUWW_PKT_EWW BIT(30)
#define B_AX_WX_WU0_FSM_HANG_EWW BIT(29)
#define B_AX_WX_WU1_FSM_HANG_EWW BIT(28)
#define B_AX_WX_WU2_FSM_HANG_EWW BIT(27)
#define B_AX_WX_WU3_FSM_HANG_EWW BIT(26)
#define B_AX_WX_WU4_FSM_HANG_EWW BIT(25)
#define B_AX_WX_WU5_FSM_HANG_EWW BIT(24)
#define B_AX_WX_WU6_FSM_HANG_EWW BIT(23)
#define B_AX_WX_WU7_FSM_HANG_EWW BIT(22)
#define B_AX_WX_WXSTS_FSM_HANG_EWW BIT(21)
#define B_AX_WX_CSI_FSM_HANG_EWW BIT(20)
#define B_AX_WX_TXWPT_FSM_HANG_EWW BIT(19)
#define B_AX_WX_F2PCMD_FSM_HANG_EWW BIT(18)
#define B_AX_WX_WU0_ZEWO_WEN_EWW BIT(17)
#define B_AX_WX_WU1_ZEWO_WEN_EWW BIT(16)
#define B_AX_WX_WU2_ZEWO_WEN_EWW BIT(15)
#define B_AX_WX_WU3_ZEWO_WEN_EWW BIT(14)
#define B_AX_WX_WU4_ZEWO_WEN_EWW BIT(13)
#define B_AX_WX_WU5_ZEWO_WEN_EWW BIT(12)
#define B_AX_WX_WU6_ZEWO_WEN_EWW BIT(11)
#define B_AX_WX_WU7_ZEWO_WEN_EWW BIT(10)
#define B_AX_WX_WXSTS_ZEWO_WEN_EWW BIT(9)
#define B_AX_WX_CSI_ZEWO_WEN_EWW BIT(8)
#define B_AX_PWE_DATA_OPT_FSM_HANG BIT(7)
#define B_AX_PWE_WXDATA_WEQ_BUF_FSM_HANG BIT(6)
#define B_AX_PWE_TXWPT_WEQ_BUF_FSM_HANG BIT(5)
#define B_AX_PWE_WD_OPT_FSM_HANG BIT(4)
#define B_AX_PWE_ENQ_FSM_HANG BIT(3)
#define B_AX_WXDATA_ENQUE_OWDEW_EWW BIT(2)
#define B_AX_WXSTS_ENQUE_OWDEW_EWW BIT(1)
#define B_AX_WX_CSI_PKT_NUM_EWW BIT(0)

#define W_AX_WXDMA_CTWW_0 0xC804
#define W_AX_WXDMA_CTWW_0_C1 0xE804
#define B_AX_WXDMA_DBGOUT_EN BIT(31)
#define B_AX_WXDMA_DBG_SEW_MASK GENMASK(30, 29)
#define B_AX_WXDMA_FIFO_DBG_SEW_MASK GENMASK(28, 25)
#define B_AX_WXDMA_DEFAUWT_PAGE_MASK GENMASK(22, 21)
#define B_AX_WXDMA_BUFF_WEQ_PWI_MASK GENMASK(20, 19)
#define B_AX_WXDMA_TGT_QUEID_MASK GENMASK(18, 13)
#define B_AX_WXDMA_TGT_PWID_MASK GENMASK(12, 10)
#define B_AX_WXDMA_DIS_CSI_WEWEASE BIT(9)
#define B_AX_WXDMA_DIS_WXSTS_WAIT_PTW_CWW BIT(7)
#define B_AX_WXDMA_DIS_CSI_WAIT_PTW_CWW BIT(6)
#define B_AX_WXSTS_PTW_FUWW_MODE BIT(5)
#define B_AX_CSI_PTW_FUWW_MODE BIT(4)
#define B_AX_WU3_PTW_FUWW_MODE BIT(3)
#define B_AX_WU2_PTW_FUWW_MODE BIT(2)
#define B_AX_WU1_PTW_FUWW_MODE BIT(1)
#define B_AX_WU0_PTW_FUWW_MODE BIT(0)
#define WX_FUWW_MODE (B_AX_WU0_PTW_FUWW_MODE | B_AX_WU1_PTW_FUWW_MODE | \
		      B_AX_WU2_PTW_FUWW_MODE | B_AX_WU3_PTW_FUWW_MODE | \
		      B_AX_CSI_PTW_FUWW_MODE | B_AX_WXSTS_PTW_FUWW_MODE)

#define W_AX_WX_CTWW0 0xC808
#define W_AX_WX_CTWW0_C1 0xE808
#define B_AX_DWE_CWOCK_FOWCE_V1 BIT(31)
#define B_AX_TXDMA_CWOCK_FOWCE_V1 BIT(30)
#define B_AX_WXDMA_CWOCK_FOWCE_V1 BIT(29)
#define B_AX_WXDMA_DEFAUWT_PAGE_V1_MASK GENMASK(28, 24)
#define B_AX_WXDMA_CSI_TGT_QUEID_MASK GENMASK(23, 18)
#define B_AX_WXDMA_CSI_TGT_PWID_MASK GENMASK(17, 15)
#define B_AX_WXDMA_DIS_CSI_WEWEASE_V1 BIT(14)
#define B_AX_CSI_PTW_FUWW_MODE_V1 BIT(13)
#define B_AX_WXDATA_PTW_FUWW_MODE BIT(12)
#define B_AX_WXSTS_PTW_FUWW_MODE_V1 BIT(11)
#define B_AX_TXWPT_FUWW_WSV_DEPTH_V1_MASK GENMASK(10, 8)
#define B_AX_WXDATA_FUWW_WSV_DEPTH_MASK GENMASK(7, 5)
#define B_AX_WXSTS_FUWW_WSV_DEPTH_V1_MASK GENMASK(4, 2)
#define B_AX_OWDEW_FIFO_MASK GENMASK(1, 0)

#define W_AX_WX_CTWW1 0xC80C
#define W_AX_WX_CTWW1_C1 0xE80C
#define B_AX_WXDMA_TXWPT_QUEUE_ID_SW_EN BIT(31)
#define B_AX_WXDMA_TXWPT_QUEUE_ID_SW_V1_MASK GENMASK(30, 25)
#define B_AX_WXDMA_F2PCMD_QUEUE_ID_SW_EN BIT(24)
#define B_AX_WXDMA_F2PCMD_QUEUE_ID_SW_V1_MASK GENMASK(23, 18)
#define B_AX_WXDMA_TXWPT_QUEUE_ID_TGT_SW_EN BIT(17)
#define B_AX_WXDMA_TXWPT_QUEUE_ID_TGT_SW_1_MASK GENMASK(16, 11)
#define B_AX_WXDMA_F2PCMD_QUEUE_ID_TGT_SW_EN BIT(10)
#define B_AX_WXDMA_F2PCMD_QUEUE_ID_TGT_SW_1_MASK GENMASK(9, 4)
#define B_AX_OWDEW_FIFO_OUT BIT(3)
#define B_AX_OWDEW_FIFO_EMPTY BIT(2)
#define B_AX_DBG_SEW_MASK GENMASK(1, 0)

#define W_AX_WX_CTWW2 0xC810
#define W_AX_WX_CTWW2_C1 0xE810
#define B_AX_DWE_WDE_STATE_V1_MASK GENMASK(31, 30)
#define B_AX_DWE_PWE_STATE_V1_MASK GENMASK(29, 28)
#define B_AX_DWE_WEQ_BUF_STATE_MASK GENMASK(27, 26)
#define B_AX_DWE_ENQ_STATE_V1 BIT(25)
#define B_AX_WX_DBG_SEW_MASK GENMASK(24, 19)
#define B_AX_MACWX_CS_MASK GENMASK(18, 14)
#define B_AX_WXSTS_CS_MASK GENMASK(13, 9)
#define B_AX_EWW_INDICATOW BIT(5)
#define B_AX_TXWPT_CS_MASK GENMASK(4, 0)

#define W_AX_WXDMA_PKT_INFO_0 0xC814
#define W_AX_WXDMA_PKT_INFO_1 0xC818
#define W_AX_WXDMA_PKT_INFO_2 0xC81C

#define W_AX_WX_EWW_FWAG_IMW 0xC804
#define W_AX_WX_EWW_FWAG_IMW_C1 0xE804
#define B_AX_WX_GET_NUWW_PKT_EWW_MSK BIT(30)
#define B_AX_WX_WU0_FSM_HANG_MSK_EWW_MSK BIT(29)
#define B_AX_WX_WU1_FSM_HANG_MSK_EWW_MSK BIT(28)
#define B_AX_WX_WU2_FSM_HANG_MSK_EWW_MSK BIT(27)
#define B_AX_WX_WU3_FSM_HANG_MSK_EWW_MSK BIT(26)
#define B_AX_WX_WU4_FSM_HANG_MSK_EWW_MSK BIT(25)
#define B_AX_WX_WU5_FSM_HANG_MSK_EWW_MSK BIT(24)
#define B_AX_WX_WU6_FSM_HANG_MSK_EWW_MSK BIT(23)
#define B_AX_WX_WU7_FSM_HANG_MSK_EWW_MSK BIT(22)
#define B_AX_WX_WXSTS_FSM_HANG_MSK_EWW_MSK BIT(21)
#define B_AX_WX_CSI_FSM_HANG_MSK_EWW_MSK BIT(20)
#define B_AX_WX_TXWPT_FSM_HANG_MSK_EWW_MSK BIT(19)
#define B_AX_WX_F2PCMD_FSM_HANG_MSK_EWW_MSK BIT(18)
#define B_AX_WX_WU0_ZEWO_WEN_EWW_MSK BIT(17)
#define B_AX_WX_WU1_ZEWO_WEN_EWW_MSK BIT(16)
#define B_AX_WX_WU2_ZEWO_WEN_EWW_MSK BIT(15)
#define B_AX_WX_WU3_ZEWO_WEN_EWW_MSK BIT(14)
#define B_AX_WX_WU4_ZEWO_WEN_EWW_MSK BIT(13)
#define B_AX_WX_WU5_ZEWO_WEN_EWW_MSK BIT(12)
#define B_AX_WX_WU6_ZEWO_WEN_EWW_MSK BIT(11)
#define B_AX_WX_WU7_ZEWO_WEN_EWW_MSK BIT(10)
#define B_AX_WX_WXSTS_ZEWO_WEN_EWW_MSK BIT(9)
#define B_AX_WX_CSI_ZEWO_WEN_EWW_MSK BIT(8)
#define B_AX_PWE_DATA_OPT_FSM_HANG_MSK BIT(7)
#define B_AX_PWE_WXDATA_WEQ_BUF_FSM_HANG_MSK BIT(6)
#define B_AX_PWE_TXWPT_WEQ_BUF_FSM_HANG_MSK BIT(5)
#define B_AX_PWE_WD_OPT_FSM_HANG_MSK BIT(4)
#define B_AX_PWE_ENQ_FSM_HANG_MSK BIT(3)
#define B_AX_WXDATA_ENQUE_OWDEW_EWW_MSK BIT(2)
#define B_AX_WXSTS_ENQUE_OWDEW_EWW_MSK BIT(1)
#define B_AX_WX_CSI_PKT_NUM_EWW_MSK BIT(0)
#define B_AX_WX_EWW_IMW_CWW_V1 (B_AX_WXSTS_ENQUE_OWDEW_EWW_MSK | \
				B_AX_WXDATA_ENQUE_OWDEW_EWW_MSK | \
				B_AX_WX_CSI_ZEWO_WEN_EWW_MSK | \
				B_AX_WX_WXSTS_ZEWO_WEN_EWW_MSK | \
				B_AX_WX_WU7_ZEWO_WEN_EWW_MSK | \
				B_AX_WX_WU6_ZEWO_WEN_EWW_MSK | \
				B_AX_WX_WU5_ZEWO_WEN_EWW_MSK | \
				B_AX_WX_WU4_ZEWO_WEN_EWW_MSK | \
				B_AX_WX_WU3_ZEWO_WEN_EWW_MSK | \
				B_AX_WX_WU2_ZEWO_WEN_EWW_MSK | \
				B_AX_WX_WU1_ZEWO_WEN_EWW_MSK | \
				B_AX_WX_WU0_ZEWO_WEN_EWW_MSK | \
				B_AX_WX_F2PCMD_FSM_HANG_MSK_EWW_MSK | \
				B_AX_WX_TXWPT_FSM_HANG_MSK_EWW_MSK | \
				B_AX_WX_CSI_FSM_HANG_MSK_EWW_MSK | \
				B_AX_WX_WXSTS_FSM_HANG_MSK_EWW_MSK | \
				B_AX_WX_WU7_FSM_HANG_MSK_EWW_MSK | \
				B_AX_WX_WU6_FSM_HANG_MSK_EWW_MSK | \
				B_AX_WX_WU5_FSM_HANG_MSK_EWW_MSK | \
				B_AX_WX_WU4_FSM_HANG_MSK_EWW_MSK | \
				B_AX_WX_WU3_FSM_HANG_MSK_EWW_MSK | \
				B_AX_WX_WU2_FSM_HANG_MSK_EWW_MSK | \
				B_AX_WX_WU1_FSM_HANG_MSK_EWW_MSK | \
				B_AX_WX_WU0_FSM_HANG_MSK_EWW_MSK | \
				B_AX_WX_GET_NUWW_PKT_EWW_MSK)
#define B_AX_WX_EWW_IMW_SET_V1 (B_AX_WXSTS_ENQUE_OWDEW_EWW_MSK | \
				B_AX_WXDATA_ENQUE_OWDEW_EWW_MSK | \
				B_AX_WX_CSI_ZEWO_WEN_EWW_MSK | \
				B_AX_WX_WXSTS_ZEWO_WEN_EWW_MSK | \
				B_AX_WX_WU7_ZEWO_WEN_EWW_MSK | \
				B_AX_WX_WU6_ZEWO_WEN_EWW_MSK | \
				B_AX_WX_WU5_ZEWO_WEN_EWW_MSK | \
				B_AX_WX_WU4_ZEWO_WEN_EWW_MSK | \
				B_AX_WX_WU3_ZEWO_WEN_EWW_MSK | \
				B_AX_WX_WU2_ZEWO_WEN_EWW_MSK | \
				B_AX_WX_WU1_ZEWO_WEN_EWW_MSK | \
				B_AX_WX_WU0_ZEWO_WEN_EWW_MSK | \
				B_AX_WX_F2PCMD_FSM_HANG_MSK_EWW_MSK | \
				B_AX_WX_TXWPT_FSM_HANG_MSK_EWW_MSK | \
				B_AX_WX_CSI_FSM_HANG_MSK_EWW_MSK | \
				B_AX_WX_WXSTS_FSM_HANG_MSK_EWW_MSK | \
				B_AX_WX_WU7_FSM_HANG_MSK_EWW_MSK | \
				B_AX_WX_WU6_FSM_HANG_MSK_EWW_MSK | \
				B_AX_WX_WU5_FSM_HANG_MSK_EWW_MSK | \
				B_AX_WX_WU4_FSM_HANG_MSK_EWW_MSK | \
				B_AX_WX_WU3_FSM_HANG_MSK_EWW_MSK | \
				B_AX_WX_WU2_FSM_HANG_MSK_EWW_MSK | \
				B_AX_WX_WU1_FSM_HANG_MSK_EWW_MSK | \
				B_AX_WX_WU0_FSM_HANG_MSK_EWW_MSK | \
				B_AX_WX_GET_NUWW_PKT_EWW_MSK)

#define W_AX_TX_EWW_FWAG_IMW 0xC870
#define W_AX_TX_EWW_FWAG_IMW_C1 0xE870
#define B_AX_TX_WU0_FSM_HANG_EWW_MSK BIT(31)
#define B_AX_TX_WU1_FSM_HANG_EWW_MSK BIT(30)
#define B_AX_TX_WU2_FSM_HANG_EWW_MSK BIT(29)
#define B_AX_TX_WU3_FSM_HANG_EWW_MSK BIT(28)
#define B_AX_TX_WU4_FSM_HANG_EWW_MSK BIT(27)
#define B_AX_TX_WU5_FSM_HANG_EWW_MSK BIT(26)
#define B_AX_TX_WU6_FSM_HANG_EWW_MSK BIT(25)
#define B_AX_TX_WU7_FSM_HANG_EWW_MSK BIT(24)
#define B_AX_TX_WU8_FSM_HANG_EWW_MSK BIT(23)
#define B_AX_TX_WU9_FSM_HANG_EWW_MSK BIT(22)
#define B_AX_TX_WU10_FSM_HANG_EWW_MSK BIT(21)
#define B_AX_TX_WU11_FSM_HANG_EWW_MSK BIT(20)
#define B_AX_TX_WU12_FSM_HANG_EWW_MSK BIT(19)
#define B_AX_TX_WU13_FSM_HANG_EWW_MSK BIT(18)
#define B_AX_TX_WU14_FSM_HANG_EWW_MSK BIT(17)
#define B_AX_TX_WU15_FSM_HANG_EWW_MSK BIT(16)
#define B_AX_TX_CSI_FSM_HANG_EWW_MSK BIT(15)
#define B_AX_TX_WD_PWD_ID_FSM_HANG_EWW_MSK BIT(14)
#define B_AX_TX_EWW_IMW_CWW_V1 (B_AX_TX_WD_PWD_ID_FSM_HANG_EWW_MSK | \
				B_AX_TX_CSI_FSM_HANG_EWW_MSK | \
				B_AX_TX_WU7_FSM_HANG_EWW_MSK | \
				B_AX_TX_WU6_FSM_HANG_EWW_MSK | \
				B_AX_TX_WU5_FSM_HANG_EWW_MSK | \
				B_AX_TX_WU4_FSM_HANG_EWW_MSK | \
				B_AX_TX_WU3_FSM_HANG_EWW_MSK | \
				B_AX_TX_WU2_FSM_HANG_EWW_MSK | \
				B_AX_TX_WU1_FSM_HANG_EWW_MSK | \
				B_AX_TX_WU0_FSM_HANG_EWW_MSK)
#define B_AX_TX_EWW_IMW_SET_V1 (B_AX_TX_WD_PWD_ID_FSM_HANG_EWW_MSK | \
				B_AX_TX_CSI_FSM_HANG_EWW_MSK | \
				B_AX_TX_WU7_FSM_HANG_EWW_MSK | \
				B_AX_TX_WU6_FSM_HANG_EWW_MSK | \
				B_AX_TX_WU5_FSM_HANG_EWW_MSK | \
				B_AX_TX_WU4_FSM_HANG_EWW_MSK | \
				B_AX_TX_WU3_FSM_HANG_EWW_MSK | \
				B_AX_TX_WU2_FSM_HANG_EWW_MSK | \
				B_AX_TX_WU1_FSM_HANG_EWW_MSK | \
				B_AX_TX_WU0_FSM_HANG_EWW_MSK)

#define W_AX_TCW0 0xCA00
#define W_AX_TCW0_C1 0xEA00
#define B_AX_TCW_ZWD_NUM_MASK GENMASK(31, 24)
#define B_AX_TCW_UDF_EN BIT(23)
#define B_AX_TCW_UDF_THSD_MASK GENMASK(22, 16)
#define TCW_UDF_THSD 0x6
#define B_AX_TCW_EWWSTEN_MASK GENMASK(15, 10)
#define B_AX_TCW_VHTSIGA1_TXPS BIT(9)
#define B_AX_TCW_PWCP_EWWHDW_EN BIT(8)
#define B_AX_TCW_PADSEW BIT(7)
#define B_AX_TCW_MASK_SIGBCWC BIT(6)
#define B_AX_TCW_SW_VAW15_AWWOW BIT(5)
#define B_AX_TCW_EN_EOF BIT(4)
#define B_AX_TCW_EN_SCWAM_INC BIT(3)
#define B_AX_TCW_EN_20MST BIT(2)
#define B_AX_TCW_CWC BIT(1)
#define B_AX_TCW_DISGCWK BIT(0)

#define W_AX_TCW1 0xCA04
#define W_AX_TCW1_C1 0xEA04
#define B_AX_TXDFIFO_THWESHOWD GENMASK(31, 28)
#define B_AX_TCW_CCK_WOCK_CWK BIT(27)
#define B_AX_TCW_FOWCE_WEAD_TXDFIFO BIT(26)
#define B_AX_TCW_USTIME GENMASK(23, 16)
#define B_AX_TCW_SMOOTH_VAW BIT(15)
#define B_AX_TCW_SMOOTH_CTWW BIT(14)
#define B_AX_CS_WEQ_VAW BIT(13)
#define B_AX_CS_WEQ_SEW BIT(12)
#define B_AX_TCW_ZWD_USTIME_AFTEWPHYTXON GENMASK(11, 8)
#define B_AX_TCW_TXTIMEOUT GENMASK(7, 0)

#define W_AX_MD_TSFT_STMP_CTW 0xCA08
#define W_AX_MD_TSFT_STMP_CTW_C1 0xEA08
#define B_AX_TSFT_OFS_MASK GENMASK(31, 16)
#define B_AX_STMP_THSD_MASK GENMASK(15, 8)
#define B_AX_UPD_HGQMD BIT(1)
#define B_AX_UPD_TIMIE BIT(0)

#define W_AX_PPWWBIT_SETTING 0xCA0C
#define W_AX_PPWWBIT_SETTING_C1 0xEA0C

#define W_AX_TXD_FIFO_CTWW 0xCA1C
#define W_AX_TXD_FIFO_CTWW_C1 0xEA1C
#define B_AX_NON_WEGACY_PPDU_ZWD_USTIMEW_MASK GENMASK(28, 24)
#define B_AX_WEGACY_PPDU_ZWD_USTIMEW_MASK GENMASK(20, 16)
#define B_AX_TXDFIFO_HIGH_MCS_THWE_MASK GENMASK(15, 12)
#define TXDFIFO_HIGH_MCS_THWE 0x7
#define B_AX_TXDFIFO_WOW_MCS_THWE_MASK GENMASK(11, 8)
#define TXDFIFO_WOW_MCS_THWE  0x7
#define B_AX_HIGH_MCS_PHY_WATE_MASK GENMASK(7, 4)
#define B_AX_BW_PHY_WATE_MASK GENMASK(1, 0)

#define W_AX_MACTX_DBG_SEW_CNT 0xCA20
#define W_AX_MACTX_DBG_SEW_CNT_C1 0xEA20
#define B_AX_MACTX_MPDU_CNT GENMASK(31, 24)
#define B_AX_MACTX_DMA_CNT GENMASK(23, 16)
#define B_AX_WENGTH_EWW_FWAG_U3 BIT(11)
#define B_AX_WENGTH_EWW_FWAG_U2 BIT(10)
#define B_AX_WENGTH_EWW_FWAG_U1 BIT(9)
#define B_AX_WENGTH_EWW_FWAG_U0 BIT(8)
#define B_AX_DBGSEW_MACTX_MASK GENMASK(5, 0)

#define W_AX_WMAC_TX_CTWW_DEBUG 0xCAE4
#define W_AX_WMAC_TX_CTWW_DEBUG_C1 0xEAE4
#define B_AX_TX_CTWW_DEBUG_SEW_MASK GENMASK(3, 0)

#define W_AX_WMAC_TX_INFO0_DEBUG 0xCAE8
#define W_AX_WMAC_TX_INFO0_DEBUG_C1 0xEAE8
#define B_AX_TX_CTWW_INFO_P0_MASK GENMASK(31, 0)

#define W_AX_WMAC_TX_INFO1_DEBUG 0xCAEC
#define W_AX_WMAC_TX_INFO1_DEBUG_C1 0xEAEC
#define B_AX_TX_CTWW_INFO_P1_MASK GENMASK(31, 0)

#define W_AX_WSP_CHK_SIG 0xCC00
#define W_AX_WSP_CHK_SIG_C1 0xEC00
#define B_AX_WSP_STATIC_WTS_CHK_SEWV_BW_EN BIT(30)
#define B_AX_WSP_TBPPDU_CHK_PWW BIT(29)
#define B_AX_WSP_CHK_BASIC_NAV BIT(21)
#define B_AX_WSP_CHK_INTWA_NAV BIT(20)
#define B_AX_WSP_CHK_TXNAV BIT(19)
#define B_AX_TXDATA_END_PS_OPT BIT(18)
#define B_AX_CHECK_SOUNDING_SEQ BIT(17)
#define B_AX_WXBA_IGNOWEA2 BIT(16)
#define B_AX_ACKTO_CCK_MASK GENMASK(15, 8)
#define B_AX_ACKTO_MASK GENMASK(7, 0)

#define W_AX_TWXPTCW_WESP_0 0xCC04
#define W_AX_TWXPTCW_WESP_0_C1 0xEC04
#define B_AX_WMAC_WESP_STBC_EN BIT(31)
#define B_AX_WMAC_WXFTM_TXACK_SC BIT(30)
#define B_AX_WMAC_WXFTM_TXACKBWEQ BIT(29)
#define B_AX_WSP_CHK_SEC_CCA_80 BIT(28)
#define B_AX_WSP_CHK_SEC_CCA_40 BIT(27)
#define B_AX_WSP_CHK_SEC_CCA_20 BIT(26)
#define B_AX_WSP_CHK_BTCCA BIT(25)
#define B_AX_WSP_CHK_EDCCA BIT(24)
#define B_AX_WSP_CHK_CCA BIT(23)
#define B_AX_WMAC_WDPC_EN BIT(22)
#define B_AX_WMAC_SGIEN BIT(21)
#define B_AX_WMAC_SPWCPEN BIT(20)
#define B_AX_WMAC_BESP_EAWWY_TXBA BIT(17)
#define B_AX_WMAC_SPEC_SIFS_OFDM_MASK GENMASK(15, 8)
#define B_AX_WMAC_SPEC_SIFS_CCK_MASK GENMASK(7, 0)
#define WMAC_SPEC_SIFS_OFDM_52A 0x15
#define WMAC_SPEC_SIFS_OFDM_52B 0x11
#define WMAC_SPEC_SIFS_OFDM_52C 0x11
#define WMAC_SPEC_SIFS_CCK	 0xA

#define W_AX_TWXPTCW_WWSW_CTW_0 0xCC08
#define W_AX_TWXPTCW_WWSW_CTW_0_C1 0xEC08
#define B_AX_WESP_TX_MACID_CCA_TH_EN BIT(31)
#define B_AX_WESP_TX_PWWMODE_MASK GENMASK(30, 28)
#define B_AX_FTM_WWSW_WATE_EN_MASK GENMASK(27, 24)
#define B_AX_NESS_MASK GENMASK(23, 22)
#define B_AX_WMAC_WESP_DOPPWEB_AX_EN BIT(21)
#define B_AX_WMAC_WESP_DCM_EN BIT(20)
#define B_AX_WMAC_WWSB_AX_CCK_MASK GENMASK(19, 16)
#define B_AX_WMAC_WESP_WATE_EN_MASK GENMASK(15, 12)
#define B_AX_WMAC_WESP_WSC_MASK GENMASK(11, 10)
#define B_AX_WMAC_WESP_WEF_WATE_SEW BIT(9)
#define B_AX_WMAC_WESP_WEF_WATE_MASK GENMASK(8, 0)

#define W_AX_MAC_WOOPBACK 0xCC20
#define W_AX_MAC_WOOPBACK_C1 0xEC20
#define B_AX_MACWBK_EN BIT(0)

#define W_AX_WMAC_NAV_CTW 0xCC80
#define W_AX_WMAC_NAV_CTW_C1 0xEC80
#define B_AX_WMAC_NAV_UPPEW_EN BIT(26)
#define B_AX_WMAC_0P125US_TIMEW_MASK GENMASK(25, 18)
#define B_AX_WMAC_PWCP_UP_NAV_EN BIT(17)
#define B_AX_WMAC_TF_UP_NAV_EN BIT(16)
#define B_AX_WMAC_NAV_UPPEW_MASK GENMASK(15, 8)
#define NAV_12MS 0xBC
#define NAV_25MS 0xC4
#define B_AX_WMAC_WTS_WST_DUW_MASK GENMASK(7, 0)

#define W_AX_WXTWIG_TEST_USEW_2 0xCCB0
#define W_AX_WXTWIG_TEST_USEW_2_C1 0xECB0
#define B_AX_WXTWIG_MACID_MASK GENMASK(31, 24)
#define B_AX_WXTWIG_WU26_DIS BIT(21)
#define B_AX_WXTWIG_FCSCHK_EN BIT(20)
#define B_AX_WXTWIG_POWT_SEW_MASK GENMASK(19, 17)
#define B_AX_WXTWIG_EN BIT(16)
#define B_AX_WXTWIG_USEWINFO_2_MASK GENMASK(15, 0)

#define W_AX_TWXPTCW_EWWOW_INDICA_MASK 0xCCBC
#define W_AX_TWXPTCW_EWWOW_INDICA_MASK_C1 0xECBC
#define B_AX_WMAC_MODE BIT(22)
#define B_AX_WMAC_TIMETOUT_THW_MASK GENMASK(21, 16)
#define B_AX_WMAC_FTM BIT(8)
#define B_AX_WMAC_CSI BIT(7)
#define B_AX_TMAC_MIMO_CTWW BIT(6)
#define B_AX_TMAC_WXTB BIT(5)
#define B_AX_TMAC_HWSIGB_GEN BIT(4)
#define B_AX_TMAC_TXPWCP BIT(3)
#define B_AX_TMAC_WESP BIT(2)
#define B_AX_TMAC_TXCTW BIT(1)
#define B_AX_TMAC_MACTX BIT(0)
#define B_AX_TMAC_IMW_CWW_V1 (B_AX_TMAC_MACTX | \
			      B_AX_TMAC_TXCTW | \
			      B_AX_TMAC_WESP | \
			      B_AX_TMAC_TXPWCP | \
			      B_AX_TMAC_HWSIGB_GEN | \
			      B_AX_TMAC_WXTB | \
			      B_AX_TMAC_MIMO_CTWW | \
			      B_AX_WMAC_CSI | \
			      B_AX_WMAC_FTM)
#define B_AX_TMAC_IMW_SET_V1 (B_AX_TMAC_MACTX | \
			      B_AX_TMAC_TXCTW | \
			      B_AX_TMAC_WESP | \
			      B_AX_TMAC_TXPWCP | \
			      B_AX_TMAC_HWSIGB_GEN | \
			      B_AX_TMAC_WXTB | \
			      B_AX_TMAC_MIMO_CTWW | \
			      B_AX_WMAC_FTM)

#define W_AX_TWXPTCW_EWWOW_INDICA 0xCCC0
#define W_AX_TWXPTCW_EWWOW_INDICA_C1 0xECC0
#define B_AX_FTM_EWWOW_FWAG_CWW BIT(8)
#define B_AX_CSI_EWWOW_FWAG_CWW BIT(7)
#define B_AX_MIMOCTWW_EWWOW_FWAG_CWW BIT(6)
#define B_AX_WXTB_EWWOW_FWAG_CWW BIT(5)
#define B_AX_HWSIGB_GEN_EWWOW_FWAG_CWW BIT(4)
#define B_AX_TXPWCP_EWWOW_FWAG_CWW BIT(3)
#define B_AX_WESP_EWWOW_FWAG_CWW BIT(2)
#define B_AX_TXCTW_EWWOW_FWAG_CWW BIT(1)
#define B_AX_MACTX_EWWOW_FWAG_CWW BIT(0)

#define W_AX_WMAC_TX_TF_INFO_0 0xCCD0
#define W_AX_WMAC_TX_TF_INFO_0_C1 0xECD0
#define B_AX_WMAC_TX_TF_INFO_SEW_MASK GENMASK(2, 0)

#define W_AX_WMAC_TX_TF_INFO_1 0xCCD4
#define W_AX_WMAC_TX_TF_INFO_1_C1 0xECD4
#define B_AX_WMAC_TX_TF_INFO_P0_MASK GENMASK(31, 0)

#define W_AX_WMAC_TX_TF_INFO_2 0xCCD8
#define W_AX_WMAC_TX_TF_INFO_2_C1 0xECD8
#define B_AX_WMAC_TX_TF_INFO_P1_MASK GENMASK(31, 0)

#define W_AX_TMAC_EWW_IMW_ISW 0xCCEC
#define W_AX_TMAC_EWW_IMW_ISW_C1 0xECEC
#define B_AX_TMAC_TXPWCP_EWW_CWW BIT(19)
#define B_AX_TMAC_WESP_EWW_CWW BIT(18)
#define B_AX_TMAC_TXCTW_EWW_CWW BIT(17)
#define B_AX_TMAC_MACTX_EWW_CWW BIT(16)
#define B_AX_TMAC_TXPWCP_EWW BIT(14)
#define B_AX_TMAC_WESP_EWW BIT(13)
#define B_AX_TMAC_TXCTW_EWW BIT(12)
#define B_AX_TMAC_MACTX_EWW BIT(11)
#define B_AX_TMAC_TXPWCP_INT_EN BIT(10)
#define B_AX_TMAC_WESP_INT_EN BIT(9)
#define B_AX_TMAC_TXCTW_INT_EN BIT(8)
#define B_AX_TMAC_MACTX_INT_EN BIT(7)
#define B_AX_WMAC_INT_MODE BIT(6)
#define B_AX_TMAC_TIMETOUT_THW_MASK GENMASK(5, 0)
#define B_AX_TMAC_IMW_CWW (B_AX_TMAC_MACTX_INT_EN | \
			   B_AX_TMAC_TXCTW_INT_EN | \
			   B_AX_TMAC_WESP_INT_EN | \
			   B_AX_TMAC_TXPWCP_INT_EN)
#define B_AX_TMAC_IMW_SET (B_AX_TMAC_MACTX_INT_EN | \
			   B_AX_TMAC_TXCTW_INT_EN | \
			   B_AX_TMAC_WESP_INT_EN | \
			   B_AX_TMAC_TXPWCP_INT_EN)

#define W_AX_DBGSEW_TWXPTCW 0xCCF4
#define W_AX_DBGSEW_TWXPTCW_C1 0xECF4
#define B_AX_DBGSEW_TWXPTCW_MASK GENMASK(7, 0)

#define W_AX_PHYINFO_EWW_IMW_V1 0xCCF8
#define W_AX_PHYINFO_EWW_IMW_V1_C1 0xECF8
#define B_AX_PHYINTF_TIMEOUT_THW_MSAK_V1 GENMASK(21, 16)
#define B_AX_CSI_ON_TIMEOUT_EN BIT(5)
#define B_AX_STS_ON_TIMEOUT_EN BIT(4)
#define B_AX_DATA_ON_TIMEOUT_EN BIT(3)
#define B_AX_OFDM_CCA_TIMEOUT_EN BIT(2)
#define B_AX_CCK_CCA_TIMEOUT_EN BIT(1)
#define B_AX_PHY_TXON_TIMEOUT_EN BIT(0)
#define B_AX_PHYINFO_IMW_CWW_V1 (B_AX_PHY_TXON_TIMEOUT_EN | \
				 B_AX_CCK_CCA_TIMEOUT_EN | \
				 B_AX_OFDM_CCA_TIMEOUT_EN | \
				 B_AX_DATA_ON_TIMEOUT_EN | \
				 B_AX_STS_ON_TIMEOUT_EN | \
				 B_AX_CSI_ON_TIMEOUT_EN)
#define B_AX_PHYINFO_IMW_SET_V1 (B_AX_PHY_TXON_TIMEOUT_EN | \
				 B_AX_CCK_CCA_TIMEOUT_EN | \
				 B_AX_OFDM_CCA_TIMEOUT_EN | \
				 B_AX_DATA_ON_TIMEOUT_EN | \
				 B_AX_STS_ON_TIMEOUT_EN | \
				 B_AX_CSI_ON_TIMEOUT_EN)

#define W_AX_PHYINFO_EWW_IMW 0xCCFC
#define W_AX_PHYINFO_EWW_IMW_C1 0xECFC
#define B_AX_CSI_ON_TIMEOUT BIT(29)
#define B_AX_STS_ON_TIMEOUT BIT(28)
#define B_AX_DATA_ON_TIMEOUT BIT(27)
#define B_AX_OFDM_CCA_TIMEOUT BIT(26)
#define B_AX_CCK_CCA_TIMEOUT BIT(25)
#define B_AXC_PHY_TXON_TIMEOUT BIT(24)
#define B_AX_CSI_ON_TIMEOUT_INT_EN BIT(21)
#define B_AX_STS_ON_TIMEOUT_INT_EN BIT(20)
#define B_AX_DATA_ON_TIMEOUT_INT_EN BIT(19)
#define B_AX_OFDM_CCA_TIMEOUT_INT_EN BIT(18)
#define B_AX_CCK_CCA_TIMEOUT_INT_EN BIT(17)
#define B_AX_PHY_TXON_TIMEOUT_INT_EN BIT(16)
#define B_AX_PHYINTF_TIMEOUT_THW_MSAK GENMASK(5, 0)
#define B_AX_PHYINFO_IMW_EN_AWW (B_AX_PHY_TXON_TIMEOUT_INT_EN | \
				 B_AX_CCK_CCA_TIMEOUT_INT_EN | \
				 B_AX_OFDM_CCA_TIMEOUT_INT_EN | \
				 B_AX_DATA_ON_TIMEOUT_INT_EN | \
				 B_AX_STS_ON_TIMEOUT_INT_EN | \
				 B_AX_CSI_ON_TIMEOUT_INT_EN)

#define W_AX_PHYINFO_EWW_ISW 0xCCFC
#define W_AX_PHYINFO_EWW_ISW_C1 0xECFC

#define W_AX_BFMEW_CTWW_0 0xCD78
#define W_AX_BFMEW_CTWW_0_C1 0xED78
#define B_AX_BFMEW_HE_CSI_OFFSET_MASK GENMASK(31, 24)
#define B_AX_BFMEW_VHT_CSI_OFFSET_MASK GENMASK(23, 16)
#define B_AX_BFMEW_HT_CSI_OFFSET_MASK GENMASK(15, 8)
#define B_AX_BFMEW_NDP_BFEN BIT(2)
#define B_AX_BFMEW_VHT_BFPWT_CHK BIT(0)

#define W_AX_BFMEE_WESP_OPTION 0xCD80
#define W_AX_BFMEE_WESP_OPTION_C1 0xED80
#define B_AX_BFMEE_NDP_WX_STANDBY_TIMEW_MASK GENMASK(31, 24)
#define B_AX_BFMEE_BFWP_WX_STANDBY_TIMEW_MASK GENMASK(23, 20)
#define BFWP_WX_STANDBY_TIMEW_KEEP 0x0
#define BFWP_WX_STANDBY_TIMEW_WEWEASE 0x1
#define B_AX_MU_BFWPTSEG_SEW_MASK GENMASK(18, 17)
#define B_AX_BFMEE_NDP_WXSTDBY_SEW BIT(16)
#define BFWP_WX_STANDBY_TIMEW		0x0
#define NDP_WX_STANDBY_TIMEW		0xFF
#define B_AX_BFMEE_HE_NDPA_EN BIT(2)
#define B_AX_BFMEE_VHT_NDPA_EN BIT(1)
#define B_AX_BFMEE_HT_NDPA_EN BIT(0)

#define W_AX_TWXPTCW_WESP_CSI_CTWW_0 0xCD88
#define W_AX_TWXPTCW_WESP_CSI_CTWW_0_C1 0xED88
#define W_AX_TWXPTCW_WESP_CSI_CTWW_1 0xCD94
#define W_AX_TWXPTCW_WESP_CSI_CTWW_1_C1 0xED94
#define B_AX_BFMEE_CSISEQ_SEW BIT(29)
#define B_AX_BFMEE_BFPAWAM_SEW BIT(28)
#define B_AX_BFMEE_OFDM_WEN_TH_MASK GENMASK(27, 24)
#define B_AX_BFMEE_BF_POWT_SEW BIT(23)
#define B_AX_BFMEE_USE_NSTS BIT(22)
#define B_AX_BFMEE_CSI_WATE_FB_EN BIT(21)
#define B_AX_BFMEE_CSI_GID_SEW BIT(20)
#define B_AX_BFMEE_CSI_WSC_MASK GENMASK(19, 18)
#define B_AX_BFMEE_CSI_FOWCE_WETE_EN BIT(17)
#define B_AX_BFMEE_CSI_USE_NDPAWATE BIT(16)
#define B_AX_BFMEE_CSI_WITHHTC_EN BIT(15)
#define B_AX_BFMEE_CSIINFO0_BF_EN BIT(14)
#define B_AX_BFMEE_CSIINFO0_STBC_EN BIT(13)
#define B_AX_BFMEE_CSIINFO0_WDPC_EN BIT(12)
#define B_AX_BFMEE_CSIINFO0_CS_MASK GENMASK(11, 10)
#define B_AX_BFMEE_CSIINFO0_CB_MASK GENMASK(9, 8)
#define B_AX_BFMEE_CSIINFO0_NG_MASK GENMASK(7, 6)
#define B_AX_BFMEE_CSIINFO0_NW_MASK GENMASK(5, 3)
#define B_AX_BFMEE_CSIINFO0_NC_MASK GENMASK(2, 0)

#define W_AX_TWXPTCW_WESP_CSI_WWSC 0xCD8C
#define W_AX_TWXPTCW_WESP_CSI_WWSC_C1 0xED8C
#define CSI_WWSC_BMAP 0x29292911

#define W_AX_TWXPTCW_WESP_CSI_WATE 0xCD90
#define W_AX_TWXPTCW_WESP_CSI_WATE_C1 0xED90
#define B_AX_BFMEE_HE_CSI_WATE_MASK GENMASK(22, 16)
#define B_AX_BFMEE_VHT_CSI_WATE_MASK GENMASK(14, 8)
#define B_AX_BFMEE_HT_CSI_WATE_MASK GENMASK(6, 0)
#define CSI_INIT_WATE_HE		0x3
#define CSI_INIT_WATE_VHT		0x3
#define CSI_INIT_WATE_HT		0x3

#define W_AX_WCW 0xCE00
#define W_AX_WCW_C1 0xEE00
#define B_AX_STOP_WX_IN BIT(11)
#define B_AX_DWV_INFO_SIZE_MASK GENMASK(10, 8)
#define B_AX_CH_EN_MASK GENMASK(3, 0)

#define W_AX_DWK_PWOTECT_CTW 0xCE02
#define W_AX_DWK_PWOTECT_CTW_C1 0xEE02
#define B_AX_WX_DWK_CCA_TIME_MASK GENMASK(15, 8)
#define B_AX_WX_DWK_DATA_TIME_MASK GENMASK(7, 4)

#define W_AX_PWCP_HDW_FWTW 0xCE04
#define W_AX_PWCP_HDW_FWTW_C1 0xEE04
#define B_AX_DIS_CHK_MIN_WEN BIT(8)
#define B_AX_HE_SIGB_CWC_CHK BIT(6)
#define B_AX_VHT_MU_SIGB_CWC_CHK BIT(5)
#define B_AX_VHT_SU_SIGB_CWC_CHK BIT(4)
#define B_AX_SIGA_CWC_CHK BIT(3)
#define B_AX_WSIG_PAWITY_CHK_EN BIT(2)
#define B_AX_CCK_SIG_CHK BIT(1)
#define B_AX_CCK_CWC_CHK BIT(0)

#define W_AX_WX_FWTW_OPT 0xCE20
#define W_AX_WX_FWTW_OPT_C1 0xEE20
#define B_AX_UID_FIWTEW_MASK GENMASK(31, 24)
#define B_AX_UNSPT_FIWTEW_SH 22
#define B_AX_UNSPT_FIWTEW_MASK GENMASK(23, 22)
#define B_AX_WX_MPDU_MAX_WEN_MASK GENMASK(21, 16)
#define B_AX_WX_MPDU_MAX_WEN_SIZE 0x3f
#define B_AX_A_FTM_WEQ BIT(14)
#define B_AX_A_EWW_PKT BIT(13)
#define B_AX_A_UNSUP_PKT BIT(12)
#define B_AX_A_CWC32_EWW BIT(11)
#define B_AX_A_PWW_MGNT BIT(10)
#define B_AX_A_BCN_CHK_WUWE_MASK GENMASK(9, 8)
#define B_AX_A_BCN_CHK_EN BIT(7)
#define B_AX_A_MC_WIST_CAM_MATCH BIT(6)
#define B_AX_A_BC_CAM_MATCH BIT(5)
#define B_AX_A_UC_CAM_MATCH BIT(4)
#define B_AX_A_MC BIT(3)
#define B_AX_A_BC BIT(2)
#define B_AX_A_A1_MATCH BIT(1)
#define B_AX_SNIFFEW_MODE BIT(0)
#define DEFAUWT_AX_WX_FWTW (B_AX_A_A1_MATCH | B_AX_A_BC | B_AX_A_MC |	       \
			    B_AX_A_UC_CAM_MATCH | B_AX_A_BC_CAM_MATCH |	       \
			    B_AX_A_PWW_MGNT | B_AX_A_FTM_WEQ |		       \
			    u32_encode_bits(3, B_AX_UID_FIWTEW_MASK) |	       \
			    B_AX_A_BCN_CHK_EN)
#define B_AX_WX_FWTW_CFG_MASK ((u32)~B_AX_WX_MPDU_MAX_WEN_MASK)

#define W_AX_CTWW_FWTW 0xCE24
#define W_AX_CTWW_FWTW_C1 0xEE24
#define W_AX_MGNT_FWTW 0xCE28
#define W_AX_MGNT_FWTW_C1 0xEE28
#define W_AX_DATA_FWTW 0xCE2C
#define W_AX_DATA_FWTW_C1 0xEE2C
#define WX_FWTW_FWAME_DWOP	0x00000000
#define WX_FWTW_FWAME_TO_HOST	0x55555555
#define WX_FWTW_FWAME_TO_WWCPU	0xAAAAAAAA

#define W_AX_ADDW_CAM_CTWW 0xCE34
#define W_AX_ADDW_CAM_CTWW_C1 0xEE34
#define B_AX_ADDW_CAM_WANGE_MASK GENMASK(23, 16)
#define B_AX_ADDW_CAM_CMPWIMT_MASK GENMASK(15, 12)
#define B_AX_ADDW_CAM_CWW BIT(8)
#define B_AX_ADDW_CAM_A2_B0_CHK BIT(2)
#define B_AX_ADDW_CAM_SWCH_PEWPKT BIT(1)
#define B_AX_ADDW_CAM_EN BIT(0)

#define W_AX_WESPBA_CAM_CTWW 0xCE3C
#define W_AX_WESPBA_CAM_CTWW_C1 0xEE3C
#define B_AX_SSN_SEW BIT(2)
#define B_AX_BACAM_WST_MASK GENMASK(1, 0)
#define S_AX_BACAM_WST_AWW 2

#define W_AX_PPDU_STAT 0xCE40
#define W_AX_PPDU_STAT_C1 0xEE40
#define B_AX_PPDU_STAT_WPT_TWIG BIT(8)
#define B_AX_PPDU_STAT_WPT_CWC32 BIT(5)
#define B_AX_PPDU_STAT_WPT_A1M BIT(4)
#define B_AX_APP_PWCP_HDW_WPT BIT(3)
#define B_AX_APP_WX_CNT_WPT BIT(2)
#define B_AX_APP_MAC_INFO_WPT BIT(1)
#define B_AX_PPDU_STAT_WPT_EN BIT(0)

#define W_AX_WX_SW_CTWW 0xCE4A
#define W_AX_WX_SW_CTWW_C1 0xEE4A
#define B_AX_SW_EN BIT(0)

#define W_AX_CSIWPT_OPTION 0xCE64
#define W_AX_CSIWPT_OPTION_C1 0xEE64
#define B_AX_CSIPWT_HESU_AID_EN BIT(25)
#define B_AX_CSIPWT_VHTSU_AID_EN BIT(24)

#define W_AX_WX_STATE_MONITOW 0xCEF0
#define W_AX_WX_STATE_MONITOW_C1 0xEEF0
#define B_AX_WX_STATE_MONITOW_MASK GENMASK(31, 0)
#define B_AX_STATE_CUW_MASK GENMASK(31, 16)
#define B_AX_STATE_NXT_MASK GENMASK(13, 8)
#define B_AX_STATE_UPD BIT(7)
#define B_AX_STATE_SEW_MASK GENMASK(4, 0)

#define W_AX_WMAC_EWW_ISW 0xCEF4
#define W_AX_WMAC_EWW_ISW_C1 0xEEF4
#define B_AX_WXEWW_INTPS_EN BIT(31)
#define B_AX_WMAC_WX_CSI_TIMEOUT_INT_EN BIT(19)
#define B_AX_WMAC_WX_TIMEOUT_INT_EN BIT(18)
#define B_AX_WMAC_CSI_TIMEOUT_INT_EN BIT(17)
#define B_AX_WMAC_DATA_ON_TIMEOUT_INT_EN BIT(16)
#define B_AX_WMAC_CCA_TIMEOUT_INT_EN BIT(15)
#define B_AX_WMAC_DMA_TIMEOUT_INT_EN BIT(14)
#define B_AX_WMAC_DATA_ON_TO_IDWE_TIMEOUT_INT_EN BIT(13)
#define B_AX_WMAC_CCA_TO_IDWE_TIMEOUT_INT_EN BIT(12)
#define B_AX_WMAC_WX_CSI_TIMEOUT_FWAG BIT(7)
#define B_AX_WMAC_WX_TIMEOUT_FWAG BIT(6)
#define B_AX_BMAC_CSI_TIMEOUT_FWAG BIT(5)
#define B_AX_BMAC_DATA_ON_TIMEOUT_FWAG BIT(4)
#define B_AX_BMAC_CCA_TIMEOUT_FWAG BIT(3)
#define B_AX_BMAC_DMA_TIMEOUT_FWAG BIT(2)
#define B_AX_BMAC_DATA_ON_TO_IDWE_TIMEOUT_FWAG BIT(1)
#define B_AX_BMAC_CCA_TO_IDWE_TIMEOUT_FWAG BIT(0)
#define B_AX_WMAC_IMW_CWW (B_AX_WMAC_CCA_TO_IDWE_TIMEOUT_INT_EN | \
			   B_AX_WMAC_DATA_ON_TO_IDWE_TIMEOUT_INT_EN | \
			   B_AX_WMAC_DMA_TIMEOUT_INT_EN | \
			   B_AX_WMAC_CCA_TIMEOUT_INT_EN | \
			   B_AX_WMAC_DATA_ON_TIMEOUT_INT_EN | \
			   B_AX_WMAC_CSI_TIMEOUT_INT_EN | \
			   B_AX_WMAC_WX_TIMEOUT_INT_EN | \
			   B_AX_WMAC_WX_CSI_TIMEOUT_INT_EN)
#define B_AX_WMAC_IMW_SET (B_AX_WMAC_DMA_TIMEOUT_INT_EN | \
			   B_AX_WMAC_CSI_TIMEOUT_INT_EN | \
			   B_AX_WMAC_WX_TIMEOUT_INT_EN | \
			   B_AX_WMAC_WX_CSI_TIMEOUT_INT_EN)

#define W_AX_WX_EWW_IMW 0xCEF8
#define W_AX_WX_EWW_IMW_C1 0xEEF8
#define B_AX_WX_EWW_TWIG_ACT_TO_MSK BIT(9)
#define B_AX_WX_EWW_STS_ACT_TO_MSK BIT(8)
#define B_AX_WX_EWW_CSI_ACT_TO_MSK BIT(7)
#define B_AX_WX_EWW_ACT_TO_MSK BIT(6)
#define B_AX_CSI_DATAON_ASSEWT_TO_MSK BIT(5)
#define B_AX_DATAON_ASSEWT_TO_MSK BIT(4)
#define B_AX_CCA_ASSEWT_TO_MSK BIT(3)
#define B_AX_WX_EWW_DMA_TO_MSK BIT(2)
#define B_AX_WX_EWW_DATA_TO_MSK BIT(1)
#define B_AX_WX_EWW_CCA_TO_MSK BIT(0)
#define B_AX_WMAC_IMW_CWW_V1 (B_AX_WX_EWW_CCA_TO_MSK | \
			      B_AX_WX_EWW_DATA_TO_MSK | \
			      B_AX_WX_EWW_DMA_TO_MSK | \
			      B_AX_CCA_ASSEWT_TO_MSK | \
			      B_AX_DATAON_ASSEWT_TO_MSK | \
			      B_AX_CSI_DATAON_ASSEWT_TO_MSK | \
			      B_AX_WX_EWW_ACT_TO_MSK | \
			      B_AX_WX_EWW_CSI_ACT_TO_MSK | \
			      B_AX_WX_EWW_STS_ACT_TO_MSK | \
			      B_AX_WX_EWW_TWIG_ACT_TO_MSK)
#define B_AX_WMAC_IMW_SET_V1 (B_AX_WX_EWW_CCA_TO_MSK | \
			      B_AX_WX_EWW_DATA_TO_MSK | \
			      B_AX_WX_EWW_DMA_TO_MSK | \
			      B_AX_CCA_ASSEWT_TO_MSK | \
			      B_AX_DATAON_ASSEWT_TO_MSK | \
			      B_AX_CSI_DATAON_ASSEWT_TO_MSK | \
			      B_AX_WX_EWW_ACT_TO_MSK | \
			      B_AX_WX_EWW_CSI_ACT_TO_MSK | \
			      B_AX_WX_EWW_STS_ACT_TO_MSK | \
			      B_AX_WX_EWW_TWIG_ACT_TO_MSK)

#define W_AX_WMAC_PWCP_MON 0xCEF8
#define W_AX_WMAC_PWCP_MON_C1 0xEEF8
#define B_AX_WMAC_PWCP_MON_MASK GENMASK(31, 0)
#define B_AX_PCWP_MON_SEW_MASK GENMASK(31, 28)
#define B_AX_PCWP_MON_CONT_MASK GENMASK(27, 0)

#define W_AX_WX_DEBUG_SEWECT 0xCEFC
#define W_AX_WX_DEBUG_SEWECT_C1 0xEEFC
#define B_AX_DEBUG_SEW_MASK GENMASK(7, 0)

#define W_AX_PWW_WATE_CTWW 0xD200
#define W_AX_PWW_WATE_CTWW_C1 0xF200
#define B_AX_PWW_WEF GENMASK(27, 10)
#define B_AX_FOWCE_PWW_BY_WATE_EN BIT(9)
#define B_AX_FOWCE_PWW_BY_WATE_VAWUE_MASK GENMASK(8, 0)

#define W_AX_PWW_WATE_OFST_CTWW 0xD204
#define W_AX_PWW_COEXT_CTWW 0xD220
#define B_AX_TXAGC_BT_EN BIT(1)
#define B_AX_TXAGC_BT_MASK GENMASK(11, 3)

#define W_AX_PWW_SWING_OTHEW_CTWW0 0xD230
#define W_AX_PWW_SWING_OTHEW_CTWW0_C1 0xF230
#define B_AX_CFIW_BY_WATE_OFF_MASK GENMASK(17, 0)

#define W_AX_PWW_UW_CTWW0 0xD240
#define W_AX_PWW_UW_CTWW2 0xD248
#define B_AX_PWW_UW_CFO_MASK GENMASK(2, 0)
#define B_AX_PWW_UW_CTWW2_MASK 0x07700007

#define W_AX_PWW_NOWM_FOWCE1 0xD260
#define W_AX_PWW_NOWM_FOWCE1_C1 0xF260
#define B_AX_TXAGC_BF_PWW_BOOST_FOWCE_VAW_EN BIT(29)
#define B_AX_TXAGC_BF_PWW_BOOST_FOWCE_VAW_MASK GENMASK(28, 24)
#define B_AX_FOWCE_HE_EW_SU_EN_EN BIT(23)
#define B_AX_FOWCE_HE_EW_SU_EN_VAWUE BIT(22)
#define B_AX_FOWCE_MACID_CCA_TH_EN_EN BIT(21)
#define B_AX_FOWCE_MACID_CCA_TH_EN_VAWUE BIT(20)
#define B_AX_FOWCE_BT_GWANT_EN BIT(19)
#define B_AX_FOWCE_BT_GWANT_VAWUE BIT(18)
#define B_AX_FOWCE_WX_WTE_EN BIT(17)
#define B_AX_FOWCE_WX_WTE_VAWUE BIT(16)
#define B_AX_FOWCE_TXBF_EN_EN BIT(15)
#define B_AX_FOWCE_TXBF_EN_VAWUE BIT(14)
#define B_AX_FOWCE_TXSC_EN BIT(13)
#define B_AX_FOWCE_TXSC_VAWUE_MASK GENMASK(12, 9)
#define B_AX_FOWCE_NTX_EN BIT(6)
#define B_AX_FOWCE_NTX_VAWUE BIT(5)
#define B_AX_FOWCE_PWW_MODE_EN BIT(3)
#define B_AX_FOWCE_PWW_MODE_VAWUE_MASK GENMASK(2, 0)

#define W_AX_PWW_UW_TB_CTWW 0xD288
#define B_AX_PWW_UW_TB_CTWW_EN BIT(31)
#define W_AX_PWW_UW_TB_1T 0xD28C
#define B_AX_PWW_UW_TB_1T_MASK GENMASK(4, 0)
#define B_AX_PWW_UW_TB_1T_V1_MASK GENMASK(7, 0)
#define B_AX_PWW_UW_TB_1T_NOWM_BW160 GENMASK(31, 24)
#define W_AX_PWW_UW_TB_2T 0xD290
#define B_AX_PWW_UW_TB_2T_MASK GENMASK(4, 0)
#define B_AX_PWW_UW_TB_2T_V1_MASK GENMASK(7, 0)
#define B_AX_PWW_UW_TB_2T_NOWM_BW160 GENMASK(31, 24)
#define W_AX_PWW_BY_WATE_TABWE0 0xD2C0
#define W_AX_PWW_BY_WATE_TABWE6 0xD2D8
#define W_AX_PWW_BY_WATE_TABWE10 0xD2E8
#define W_AX_PWW_BY_WATE W_AX_PWW_BY_WATE_TABWE0
#define W_AX_PWW_BY_WATE_1SS_MAX W_AX_PWW_BY_WATE_TABWE6
#define W_AX_PWW_BY_WATE_MAX W_AX_PWW_BY_WATE_TABWE10
#define W_AX_PWW_WMT_TABWE0 0xD2EC
#define W_AX_PWW_WMT_TABWE9 0xD310
#define W_AX_PWW_WMT_TABWE19 0xD338
#define W_AX_PWW_WMT W_AX_PWW_WMT_TABWE0
#define W_AX_PWW_WMT_1SS_MAX W_AX_PWW_WMT_TABWE9
#define W_AX_PWW_WMT_MAX W_AX_PWW_WMT_TABWE19
#define W_AX_PWW_WU_WMT_TABWE0 0xD33C
#define W_AX_PWW_WU_WMT_TABWE5 0xD350
#define W_AX_PWW_WU_WMT_TABWE11 0xD368
#define W_AX_PWW_WU_WMT W_AX_PWW_WU_WMT_TABWE0
#define W_AX_PWW_WU_WMT_1SS_MAX W_AX_PWW_WU_WMT_TABWE5
#define W_AX_PWW_WU_WMT_MAX W_AX_PWW_WU_WMT_TABWE11
#define W_AX_PWW_MACID_WMT_TABWE0 0xD36C
#define W_AX_PWW_MACID_WMT_TABWE127 0xD568

#define W_AX_PATH_COM0 0xD800
#define AX_PATH_COM0_DFVAW 0x00000000
#define AX_PATH_COM0_PATHA 0x08889880
#define AX_PATH_COM0_PATHB 0x11111900
#define AX_PATH_COM0_PATHAB 0x19999980
#define W_AX_PATH_COM1 0xD804
#define B_AX_PATH_COM1_NOWM_1STS GENMASK(31, 28)
#define AX_PATH_COM1_DFVAW 0x00000000
#define AX_PATH_COM1_PATHA 0x13111111
#define AX_PATH_COM1_PATHB 0x23222222
#define AX_PATH_COM1_PATHAB 0x33333333
#define W_AX_PATH_COM2 0xD808
#define B_AX_PATH_COM2_WESP_1STS_PATH GENMASK(7, 4)
#define AX_PATH_COM2_DFVAW 0x00000000
#define AX_PATH_COM2_PATHA 0x01209313
#define AX_PATH_COM2_PATHB 0x01209323
#define AX_PATH_COM2_PATHAB 0x01209333
#define W_AX_PATH_COM3 0xD80C
#define AX_PATH_COM3_DFVAW 0x49249249
#define W_AX_PATH_COM4 0xD810
#define AX_PATH_COM4_DFVAW 0x1C9C9C49
#define W_AX_PATH_COM5 0xD814
#define AX_PATH_COM5_DFVAW 0x39393939
#define W_AX_PATH_COM6 0xD818
#define AX_PATH_COM6_DFVAW 0x39393939
#define W_AX_PATH_COM7 0xD81C
#define AX_PATH_COM7_DFVAW 0x39393939
#define AX_PATH_COM7_PATHA 0x39393939
#define AX_PATH_COM7_PATHB 0x39383939
#define AX_PATH_COM7_PATHAB 0x39393939
#define W_AX_PATH_COM8 0xD820
#define AX_PATH_COM8_DFVAW 0x00000000
#define AX_PATH_COM8_PATHA 0x00003939
#define AX_PATH_COM8_PATHB 0x00003938
#define AX_PATH_COM8_PATHAB 0x00003939
#define W_AX_PATH_COM9 0xD824
#define AX_PATH_COM9_DFVAW 0x000007C0
#define W_AX_PATH_COM10 0xD828
#define AX_PATH_COM10_DFVAW 0xE0000000
#define W_AX_PATH_COM11 0xD82C
#define AX_PATH_COM11_DFVAW 0x00000000
#define W_P80_AT_HIGH_FWEQ_BB_WWP 0xD848
#define B_P80_AT_HIGH_FWEQ_BB_WWP BIT(28)
#define W_AX_TSSI_CTWW_HEAD 0xD908
#define W_AX_BANDEDGE_CFG 0xD94C
#define B_AX_BANDEDGE_CFG_IDX_MASK GENMASK(31, 30)
#define W_AX_TSSI_CTWW_TAIW 0xD95C

#define W_AX_TXPWW_IMW 0xD9E0
#define W_AX_TXPWW_IMW_C1 0xF9E0
#define W_AX_TXPWW_ISW 0xD9E4
#define W_AX_TXPWW_ISW_C1 0xF9E4

#define W_AX_BTC_CFG 0xDA00
#define B_AX_BTC_EN BIT(31)
#define B_AX_EN_EXT_BT_PINMUX BIT(29)
#define B_AX_BTC_WST BIT(28)
#define B_AX_BTC_DBG_SWC_SEW BIT(27)
#define B_AX_BTC_MODE_MASK GENMASK(25, 24)
#define B_AX_INV_WW_ACT2 BIT(17)
#define B_AX_BTG_WNA1_GAIN_SEW BIT(16)
#define B_AX_COEX_DWY_CWK_MASK GENMASK(15, 8)
#define B_AX_IGN_GNT_BT2_WX BIT(7)
#define B_AX_IGN_GNT_BT2_TX BIT(6)
#define B_AX_IGN_GNT_BT2 BIT(5)
#define B_AX_BTC_DBG_SEW_MASK GENMASK(4, 3)
#define B_AX_DIS_BTC_CWK_G BIT(2)
#define B_AX_GNT_WW_WX_CTWW BIT(1)
#define B_AX_WW_SWC BIT(0)

#define W_AX_WTK_MODE_CFG_V1 0xDA04
#define W_AX_WTK_MODE_CFG_V1_C1 0xFA04
#define B_AX_BT_BWE_EN_V1 BIT(24)
#define B_AX_BT_UWTWA_EN BIT(16)
#define B_AX_BT_W_WX_UWTWA_MASK GENMASK(15, 14)
#define B_AX_BT_W_TX_UWTWA_MASK GENMASK(13, 12)
#define B_AX_BT_H_WX_UWTWA_MASK GENMASK(11, 10)
#define B_AX_BT_H_TX_UWTWA_MASK GENMASK(9, 8)
#define B_AX_SAMPWE_CWK_MASK GENMASK(7, 0)

#define W_AX_WW_PWI_MSK 0xDA10
#define B_AX_PTA_WW_PWI_MASK_BCNQ BIT(8)

#define W_AX_BT_CNT_CFG 0xDA10
#define W_AX_BT_CNT_CFG_C1 0xFA10
#define B_AX_BT_CNT_WST_V1 BIT(1)
#define B_AX_BT_CNT_EN BIT(0)

#define W_BTC_BT_CNT_HIGH 0xDA14
#define W_BTC_BT_CNT_WOW 0xDA18

#define W_AX_BTC_FUNC_EN 0xDA20
#define W_AX_BTC_FUNC_EN_C1 0xFA20
#define B_AX_PTA_WW_TX_EN BIT(1)
#define B_AX_PTA_EDCCA_EN BIT(0)

#define W_BTC_COEX_WW_WEQ 0xDA24
#define B_BTC_TX_BCN_HI BIT(22)
#define B_BTC_WSP_ACK_HI BIT(10)

#define W_BTC_BWEAK_TABWE 0xDA2C
#define BTC_BWEAK_PAWAM 0xf0ffffff

#define W_BTC_BT_COEX_MSK_TABWE 0xDA30
#define B_BTC_PWI_MASK_WXCCK_V1 BIT(28)
#define B_BTC_PWI_MASK_TX_WESP_V1 BIT(3)

#define W_AX_BT_COEX_CFG_2 0xDA34
#define W_AX_BT_COEX_CFG_2_C1 0xFA34
#define B_AX_GNT_BT_BYPASS_PWIOWITY BIT(12)
#define B_AX_GNT_BT_POWAWITY BIT(8)
#define B_AX_TIMEW_MASK GENMASK(7, 0)
#define MAC_AX_CSW_WATE 80

#define W_AX_CSW_MODE 0xDA40
#define W_AX_CSW_MODE_C1 0xFA40
#define B_AX_BT_CNT_WST BIT(16)
#define B_AX_BT_STAT_DEWAY_MASK GENMASK(15, 12)
#define MAC_AX_CSW_DEWAY 0
#define B_AX_BT_TWX_INIT_DETECT_MASK GENMASK(11, 8)
#define MAC_AX_CSW_TWX_TO 4
#define B_AX_BT_PWI_DETECT_TO_MASK GENMASK(7, 4)
#define MAC_AX_CSW_PWI_TO 5
#define B_AX_WW_ACT_MSK BIT(3)
#define B_AX_STATIS_BT_EN BIT(2)
#define B_AX_WW_ACT_MASK_ENABWE BIT(1)
#define B_AX_ENHANCED_BT BIT(0)

#define W_AX_BT_BWEAK_TABWE 0xDA44

#define W_AX_BT_STAST_HIGH 0xDA44
#define B_AX_STATIS_BT_HI_WX_MASK GENMASK(31, 16)
#define B_AX_STATIS_BT_HI_TX_MASK GENMASK(15, 0)
#define W_AX_BT_STAST_WOW 0xDA48
#define B_AX_STATIS_BT_WO_TX_1_MASK GENMASK(15, 0)
#define B_AX_STATIS_BT_WO_WX_1_MASK GENMASK(31, 16)

#define W_AX_GNT_SW_CTWW 0xDA48
#define W_AX_GNT_SW_CTWW_C1 0xFA48
#define B_AX_WW_ACT2_VAW BIT(21)
#define B_AX_WW_ACT2_SWCTWW BIT(20)
#define B_AX_WW_ACT_VAW BIT(19)
#define B_AX_WW_ACT_SWCTWW BIT(18)
#define B_AX_GNT_BT_WX_VAW BIT(17)
#define B_AX_GNT_BT_WX_SWCTWW BIT(16)
#define B_AX_GNT_BT_TX_VAW BIT(15)
#define B_AX_GNT_BT_TX_SWCTWW BIT(14)
#define B_AX_GNT_WW_WX_VAW BIT(13)
#define B_AX_GNT_WW_WX_SWCTWW BIT(12)
#define B_AX_GNT_WW_TX_VAW BIT(11)
#define B_AX_GNT_WW_TX_SWCTWW BIT(10)
#define B_AX_GNT_BT_WFC_S1_VAW BIT(9)
#define B_AX_GNT_BT_WFC_S1_SWCTWW BIT(8)
#define B_AX_GNT_WW_WFC_S1_VAW BIT(7)
#define B_AX_GNT_WW_WFC_S1_SWCTWW BIT(6)
#define B_AX_GNT_BT_WFC_S0_VAW BIT(5)
#define B_AX_GNT_BT_WFC_S0_SWCTWW BIT(4)
#define B_AX_GNT_WW_WFC_S0_VAW BIT(3)
#define B_AX_GNT_WW_WFC_S0_SWCTWW BIT(2)
#define B_AX_GNT_WW_BB_VAW BIT(1)
#define B_AX_GNT_WW_BB_SWCTWW BIT(0)

#define W_AX_GNT_VAW 0x0054
#define B_AX_GNT_BT_WFC_S1_STA BIT(5)
#define B_AX_GNT_WW_WFC_S1_STA BIT(4)
#define B_AX_GNT_BT_WFC_S0_STA BIT(3)
#define B_AX_GNT_WW_WFC_S0_STA BIT(2)

#define W_AX_GNT_VAW_V1 0xDA4C
#define B_AX_GNT_BT_WFC_S1 BIT(4)
#define B_AX_GNT_BT_WFC_S0 BIT(3)
#define B_AX_GNT_WW_WFC_S1 BIT(2)
#define B_AX_GNT_WW_WFC_S0 BIT(1)

#define W_AX_TDMA_MODE 0xDA4C
#define W_AX_TDMA_MODE_C1 0xFA4C
#define B_AX_W_BT_CMD_WPT_MASK GENMASK(31, 16)
#define B_AX_W_WPT_FWOM_BT_MASK GENMASK(15, 8)
#define B_AX_BT_HID_ISW_SET_MASK GENMASK(7, 6)
#define B_AX_TDMA_BT_STAWT_NOTIFY BIT(5)
#define B_AX_ENABWE_TDMA_FW_MODE BIT(4)
#define B_AX_ENABWE_PTA_TDMA_MODE BIT(3)
#define B_AX_ENABWE_COEXIST_TAB_IN_TDMA BIT(2)
#define B_AX_GPIO2_GPIO3_EXANGE_OW_NO_BT_CCA BIT(1)
#define B_AX_WTK_BT_ENABWE BIT(0)

#define W_AX_BT_COEX_CFG_5 0xDA6C
#define W_AX_BT_COEX_CFG_5_C1 0xFA6C
#define B_AX_BT_TIME_MASK GENMASK(31, 6)
#define B_AX_BT_WPT_SAMPWE_WATE_MASK GENMASK(5, 0)
#define MAC_AX_WTK_WATE 5

#define W_AX_WTE_CTWW 0xDAF0
#define W_AX_WTE_WDATA 0xDAF4
#define W_AX_WTE_WDATA 0xDAF8

#define W_AX_MACID_ANT_TABWE 0xDC00
#define W_AX_MACID_ANT_TABWE_WAST 0xDDFC

#define CMAC1_STAWT_ADDW_AX 0xE000
#define CMAC1_END_ADDW_AX 0xFFFF
#define W_AX_CMAC_WEG_END 0xFFFF

#define W_AX_WTE_SW_CFG_1 0x0038
#define W_AX_WTE_SW_CFG_1_C1 0x2038
#define B_AX_GNT_BT_WFC_S1_SW_VAW BIT(31)
#define B_AX_GNT_BT_WFC_S1_SW_CTWW BIT(30)
#define B_AX_GNT_WW_WFC_S1_SW_VAW BIT(29)
#define B_AX_GNT_WW_WFC_S1_SW_CTWW BIT(28)
#define B_AX_GNT_BT_BB_S1_SW_VAW BIT(27)
#define B_AX_GNT_BT_BB_S1_SW_CTWW BIT(26)
#define B_AX_GNT_WW_BB_S1_SW_VAW BIT(25)
#define B_AX_GNT_WW_BB_S1_SW_CTWW BIT(24)
#define B_AX_BT_SW_CTWW_WW_PWIOWITY BIT(19)
#define B_AX_WW_SW_CTWW_WW_PWIOWITY BIT(18)
#define B_AX_WTE_PATTEWN_2_EN BIT(17)
#define B_AX_WTE_PATTEWN_1_EN BIT(16)
#define B_AX_GNT_BT_WFC_S0_SW_VAW BIT(15)
#define B_AX_GNT_BT_WFC_S0_SW_CTWW BIT(14)
#define B_AX_GNT_WW_WFC_S0_SW_VAW BIT(13)
#define B_AX_GNT_WW_WFC_S0_SW_CTWW BIT(12)
#define B_AX_GNT_BT_BB_S0_SW_VAW BIT(11)
#define B_AX_GNT_BT_BB_S0_SW_CTWW BIT(10)
#define B_AX_GNT_WW_BB_S0_SW_VAW BIT(9)
#define B_AX_GNT_WW_BB_S0_SW_CTWW BIT(8)
#define B_AX_WTECOEX_FUN_EN BIT(7)
#define B_AX_WTECOEX_3WIWE_CTWW_MUX BIT(6)
#define B_AX_WTECOEX_OP_MODE_SEW_MASK GENMASK(5, 4)
#define B_AX_WTECOEX_UAWT_MUX BIT(3)
#define B_AX_WTECOEX_UAWT_MODE_SEW_MASK GENMASK(2, 0)

#define W_AX_WTE_SW_CFG_2 0x003C
#define W_AX_WTE_SW_CFG_2_C1 0x203C
#define B_AX_WW_WX_CTWW BIT(8)
#define B_AX_GNT_WW_WX_SW_VAW BIT(7)
#define B_AX_GNT_WW_WX_SW_CTWW BIT(6)
#define B_AX_GNT_WW_TX_SW_VAW BIT(5)
#define B_AX_GNT_WW_TX_SW_CTWW BIT(4)
#define B_AX_GNT_BT_WX_SW_VAW BIT(3)
#define B_AX_GNT_BT_WX_SW_CTWW BIT(2)
#define B_AX_GNT_BT_TX_SW_VAW BIT(1)
#define B_AX_GNT_BT_TX_SW_CTWW BIT(0)

#define W_BE_SYS_ISO_CTWW 0x0000
#define B_BE_PWC_EV2EF_B BIT(15)
#define B_BE_PWC_EV2EF_S BIT(14)
#define B_BE_PA33V_EN BIT(13)
#define B_BE_PA12V_EN BIT(12)
#define B_BE_PAOOBS33V_EN BIT(11)
#define B_BE_PAOOBS12V_EN BIT(10)
#define B_BE_ISO_WFDIO BIT(9)
#define B_BE_ISO_EB2COWE BIT(8)
#define B_BE_ISO_DIOE BIT(7)
#define B_BE_ISO_WWPON2PP BIT(6)
#define B_BE_ISO_IP2MAC_WA02PP BIT(5)
#define B_BE_ISO_PD2COWE BIT(4)
#define B_BE_ISO_PA2PCIE BIT(3)
#define B_BE_ISO_PAOOBS2PCIE BIT(1)
#define B_BE_ISO_WD2PP BIT(0)

#define W_BE_SYS_PW_CTWW 0x0004
#define B_BE_SOP_ASWWM BIT(31)
#define B_BE_SOP_EASWW BIT(30)
#define B_BE_SOP_PWMM_DSWW BIT(29)
#define B_BE_SOP_EDSWW BIT(28)
#define B_BE_SOP_ACKF BIT(27)
#define B_BE_SOP_EWCK BIT(26)
#define B_BE_SOP_ANA_CWK_DIVISION_2 BIT(25)
#define B_BE_SOP_EXTW BIT(24)
#define B_BE_SOP_OFF_CAPC_EN BIT(23)
#define B_BE_XTAW_OFF_A_DIE BIT(22)
#define B_BE_WOP_SWPW BIT(21)
#define B_BE_DIS_HW_WPWDM BIT(20)
#define B_BE_DIS_HW_WPUWWDO BIT(19)
#define B_BE_DIS_WWBT_PDNSUSEN_SOPC BIT(18)
#define B_BE_WDY_SYSPWW BIT(17)
#define B_BE_EN_WWON BIT(16)
#define B_BE_APDM_HPDN BIT(15)
#define B_BE_PSUS_OFF_CAPC_EN BIT(14)
#define B_BE_AFSM_PCIE_SUS_EN BIT(12)
#define B_BE_AFSM_WWSUS_EN BIT(11)
#define B_BE_APFM_SWWPS BIT(10)
#define B_BE_APFM_OFFMAC BIT(9)
#define B_BE_APFN_ONMAC BIT(8)
#define B_BE_CHIP_PDN_EN BIT(7)
#define B_BE_WDY_MACDIS BIT(6)

#define W_BE_SYS_CWK_CTWW 0x0008
#define B_BE_CPU_CWK_EN BIT(14)
#define B_BE_SYMW_BE_CWK_EN BIT(13)
#define B_BE_MAC_CWK_EN BIT(11)
#define B_BE_EXT_32K_EN BIT(8)
#define B_BE_WW_CWK_TEST BIT(7)
#define B_BE_WOADEW_CWK_EN BIT(5)
#define B_BE_ANA_CWK_DIVISION_2 BIT(1)
#define B_BE_CNTD16V_EN BIT(0)

#define W_BE_SYS_WW_EFUSE_CTWW 0x000A
#define B_BE_OTP_B_PWC_WPT BIT(15)
#define B_BE_OTP_S_PWC_WPT BIT(14)
#define B_BE_OTP_ISO_WPT BIT(13)
#define B_BE_OTP_BUWST_WPT BIT(12)
#define B_BE_OTP_AUTOWOAD_WPT BIT(11)
#define B_BE_AUTOWOAD_DIS_A_DIE BIT(6)
#define B_BE_AUTOWOAD_SUS BIT(5)
#define B_BE_AUTOWOAD_DIS BIT(4)

#define W_BE_SYS_PAGE_CWK_GATED 0x000C
#define B_BE_USB_APHY_PC_DWP_OP BIT(27)
#define B_BE_PCIE_APHY_PC_DWP_OP BIT(26)
#define B_BE_UPHY_POWEW_WEADY_CHK BIT(25)
#define B_BE_CPHY_POWEW_WEADY_CHK BIT(24)
#define B_BE_PCIE_PWST_DEBUNC_PEWIOD_MASK GENMASK(23, 22)
#define B_BE_SYM_PWST_DEBUNC_SEW BIT(21)
#define B_BE_CPHY_AUXCWK_OP BIT(20)
#define B_BE_SOP_OFFUA_PC BIT(19)
#define B_BE_SOP_OFFPOOBS_PC BIT(18)
#define B_BE_PCIE_WAN1_MASK BIT(17)
#define B_BE_PCIE_WAN0_MASK BIT(16)
#define B_BE_DIS_CWK_WEGF_GATE BIT(15)
#define B_BE_DIS_CWK_WEGE_GATE BIT(14)
#define B_BE_DIS_CWK_WEGD_GATE BIT(13)
#define B_BE_DIS_CWK_WEGC_GATE BIT(12)
#define B_BE_DIS_CWK_WEGB_GATE BIT(11)
#define B_BE_DIS_CWK_WEGA_GATE BIT(10)
#define B_BE_DIS_CWK_WEG9_GATE BIT(9)
#define B_BE_DIS_CWK_WEG8_GATE BIT(8)
#define B_BE_DIS_CWK_WEG7_GATE BIT(7)
#define B_BE_DIS_CWK_WEG6_GATE BIT(6)
#define B_BE_DIS_CWK_WEG5_GATE BIT(5)
#define B_BE_DIS_CWK_WEG4_GATE BIT(4)
#define B_BE_DIS_CWK_WEG3_GATE BIT(3)
#define B_BE_DIS_CWK_WEG2_GATE BIT(2)
#define B_BE_DIS_CWK_WEG1_GATE BIT(1)
#define B_BE_DIS_CWK_WEG0_GATE BIT(0)

#define W_BE_ANAPAW_POW_MAC 0x0016
#define B_BE_POW_PC_WDO_POWT1 BIT(3)
#define B_BE_POW_PC_WDO_POWT0 BIT(2)
#define B_BE_POW_PWW_V1 BIT(1)
#define B_BE_POW_POWEW_CUT_POW_WDO BIT(0)

#define W_BE_SYS_ADIE_PAD_PWW_CTWW 0x0018
#define B_BE_SYM_PADPDN_WW_WFC1_1P3 BIT(6)
#define B_BE_SYM_PADPDN_WW_WFC0_1P3 BIT(5)

#define W_BE_AFE_WDO_CTWW 0x0020
#define B_BE_FOWCE_MACBBBT_PWW_ON BIT(31)
#define B_BE_W_SYM_WWPOFF_P4_PC_EN BIT(28)
#define B_BE_W_SYM_WWPOFF_P3_PC_EN BIT(27)
#define B_BE_W_SYM_WWPOFF_P2_PC_EN BIT(26)
#define B_BE_W_SYM_WWPOFF_P1_PC_EN BIT(25)
#define B_BE_W_SYM_WWPOFF_PC_EN BIT(24)
#define B_BE_AON_OFF_PC_EN BIT(23)
#define B_BE_W_SYM_WWPON_P3_PC_EN BIT(21)
#define B_BE_W_SYM_WWPON_P2_PC_EN BIT(20)
#define B_BE_W_SYM_WWPON_P1_PC_EN BIT(19)
#define B_BE_W_SYM_WWPON_PC_EN BIT(18)
#define B_BE_W_SYM_WWBBPON1_P1_PC_EN BIT(15)
#define B_BE_W_SYM_WWBBPON1_PC_EN BIT(14)
#define B_BE_W_SYM_WWBBPON_P1_PC_EN BIT(13)
#define B_BE_W_SYM_WWBBPON_PC_EN BIT(12)
#define B_BE_W_SYM_DIS_WPHYBBOFF_PC BIT(10)
#define B_BE_W_SYM_WWBBOFF1_P4_PC_EN BIT(9)
#define B_BE_W_SYM_WWBBOFF1_P3_PC_EN BIT(8)
#define B_BE_W_SYM_WWBBOFF1_P2_PC_EN BIT(7)
#define B_BE_W_SYM_WWBBOFF1_P1_PC_EN BIT(6)
#define B_BE_W_SYM_WWBBOFF1_PC_EN BIT(5)
#define B_BE_W_SYM_WWBBOFF_P4_PC_EN BIT(4)
#define B_BE_W_SYM_WWBBOFF_P3_PC_EN BIT(3)
#define B_BE_W_SYM_WWBBOFF_P2_PC_EN BIT(2)
#define B_BE_W_SYM_WWBBOFF_P1_PC_EN BIT(1)
#define B_BE_W_SYM_WWBBOFF_PC_EN BIT(0)

#define W_BE_AFE_CTWW1 0x0024
#define B_BE_W_SYM_WWCMAC0_P4_PC_EN BIT(28)
#define B_BE_W_SYM_WWCMAC0_P3_PC_EN BIT(27)
#define B_BE_W_SYM_WWCMAC0_P2_PC_EN BIT(26)
#define B_BE_W_SYM_WWCMAC0_P1_PC_EN BIT(25)
#define B_BE_W_SYM_WWCMAC0_PC_EN BIT(24)
#define B_BE_DATAMEM_PC3_EN BIT(23)
#define B_BE_DATAMEM_PC2_EN BIT(22)
#define B_BE_DATAMEM_PC1_EN BIT(21)
#define B_BE_DATAMEM_PC_EN BIT(20)
#define B_BE_DMEM7_PC_EN BIT(19)
#define B_BE_DMEM6_PC_EN BIT(18)
#define B_BE_DMEM5_PC_EN BIT(17)
#define B_BE_DMEM4_PC_EN BIT(16)
#define B_BE_DMEM3_PC_EN BIT(15)
#define B_BE_DMEM2_PC_EN BIT(14)
#define B_BE_DMEM1_PC_EN BIT(13)
#define B_BE_IMEM4_PC_EN BIT(12)
#define B_BE_IMEM3_PC_EN BIT(11)
#define B_BE_IMEM2_PC_EN BIT(10)
#define B_BE_IMEM1_PC_EN BIT(9)
#define B_BE_IMEM0_PC_EN BIT(8)
#define B_BE_W_SYM_WWCMAC1_P4_PC_EN BIT(4)
#define B_BE_W_SYM_WWCMAC1_P3_PC_EN BIT(3)
#define B_BE_W_SYM_WWCMAC1_P2_PC_EN BIT(2)
#define B_BE_W_SYM_WWCMAC1_P1_PC_EN BIT(1)
#define B_BE_W_SYM_WWCMAC1_PC_EN BIT(0)
#define B_BE_AFE_CTWW1_SET (B_BE_W_SYM_WWCMAC1_PC_EN | \
			    B_BE_W_SYM_WWCMAC1_P1_PC_EN | \
			    B_BE_W_SYM_WWCMAC1_P2_PC_EN | \
			    B_BE_W_SYM_WWCMAC1_P3_PC_EN | \
			    B_BE_W_SYM_WWCMAC1_P4_PC_EN)

#define W_BE_EFUSE_CTWW 0x0030
#define B_BE_EF_MODE_SEW_MASK GENMASK(31, 30)
#define B_BE_EF_WDY BIT(29)
#define B_BE_EF_COMP_WESUWT BIT(28)
#define B_BE_EF_ADDW_MASK GENMASK(15, 0)

#define W_BE_EFUSE_CTWW_1_V1 0x0034
#define B_BE_EF_DATA_MASK GENMASK(31, 0)

#define W_BE_WW_BT_PWW_CTWW 0x0068
#define B_BE_ISO_BD2PP BIT(31)
#define B_BE_WDOV12B_EN BIT(30)
#define B_BE_CKEN_BT BIT(29)
#define B_BE_FEN_BT BIT(28)
#define B_BE_BTCPU_BOOTSEW BIT(27)
#define B_BE_SPI_SPEEDUP BIT(26)
#define B_BE_BT_WDO_MODE BIT(25)
#define B_BE_ISO_BTPON2PP BIT(22)
#define B_BE_BT_FUNC_EN BIT(18)
#define B_BE_BT_HWPDN_SW BIT(17)
#define B_BE_BT_DISN_EN BIT(16)
#define B_BE_SDM_SWC_SEW BIT(12)
#define B_BE_ISO_BA2PP BIT(11)
#define B_BE_BT_AFE_WDO_EN BIT(10)
#define B_BE_BT_AFE_PWW_EN BIT(9)
#define B_BE_WWAN_32K_SEW BIT(6)
#define B_BE_WW_DWV_EXIST_IDX BIT(5)
#define B_BE_DOP_EHPAD BIT(4)
#define B_BE_WW_FUNC_EN BIT(2)
#define B_BE_WW_HWPDN_SW BIT(1)
#define B_BE_WW_HWPDN_EN BIT(0)

#define W_BE_SYS_SDIO_CTWW 0x0070
#define B_BE_MCM_FWASH_EN BIT(28)
#define B_BE_PCIE_SEC_WOAD BIT(26)
#define B_BE_PCIE_SEW_WSTB BIT(25)
#define B_BE_PCIE_SEC_WOAD_CWW BIT(24)
#define B_BE_SDIO_CMD_SW_WST BIT(20)
#define B_BE_SDIO_INT_POWAWITY BIT(19)
#define B_BE_SDIO_OFF_EN BIT(17)
#define B_BE_SDIO_ON_EN BIT(16)
#define B_BE_PCIE_DIS_W2__CTWW_WDO_HCI BIT(15)
#define B_BE_PCIE_DIS_W2_WTK_PEWST BIT(14)
#define B_BE_PCIE_FOWCE_PWW_NGAT BIT(13)
#define B_BE_PCIE_FOWCE_IBX_EN BIT(12)
#define B_BE_PCIE_AUXCWK_GATE BIT(11)
#define B_BE_PCIE_WAIT_TIMEOUT_EVENT BIT(10)
#define B_BE_PCIE_WAIT_TIME BIT(9)
#define B_BE_W1OFF_TO_W0_WESUME_EVT BIT(8)
#define B_BE_USBA_FOWCE_PWW_NGAT BIT(7)
#define B_BE_USBD_FOWCE_PWW_NGAT BIT(6)
#define B_BE_BT_CTWW_USB_PWW BIT(5)
#define B_BE_USB_D_STATE_HOWD BIT(4)
#define B_BE_W_BE_FOWCE_DP BIT(3)
#define B_BE_W_BE_DP_MODE BIT(2)
#define B_BE_WES_USB_MASS_STOWAGE_DESC BIT(1)
#define B_BE_USB_WAIT_TIME BIT(0)

#define W_BE_HCI_OPT_CTWW 0x0074
#define B_BE_HCI_WWAN_IO_ST BIT(31)
#define B_BE_HCI_WWAN_IO_EN BIT(28)
#define B_BE_HAXIDMA_IO_ST BIT(27)
#define B_BE_HAXIDMA_BACKUP_WESTOWE_ST BIT(26)
#define B_BE_HAXIDMA_IO_EN BIT(24)
#define B_BE_EN_PCIE_WAKE BIT(23)
#define B_BE_SDIO_PAD_H3W1 BIT(22)
#define B_BE_USBMAC_ANACWK_SW BIT(21)
#define B_BE_PCIE_CPHY_CCK_XTAW_SEW BIT(20)
#define B_BE_SDIO_DATA_PAD_SMT BIT(19)
#define B_BE_SDIO_PAD_E5 BIT(18)
#define B_BE_FOWCE_PCIE_AUXCWK BIT(17)
#define B_BE_HCI_WA_ADDW_MAP BIT(16)
#define B_BE_HCI_WA_GWO_WST BIT(15)
#define B_BE_USB3_SUS_DIS BIT(14)
#define B_BE_NOPWW_CTWW_SEW BIT(13)
#define B_BE_USB_HOST_PWW_OFF_EN BIT(12)
#define B_BE_SYM_WPS_BWOCK_EN BIT(11)
#define B_BE_USB_WPM_ACT_EN BIT(10)
#define B_BE_USB_WPM_NY BIT(9)
#define B_BE_USB2_SUS_DIS BIT(8)
#define B_BE_SDIO_PAD_E_MASK GENMASK(7, 5)
#define B_BE_USB_WPPWW_EN BIT(4)
#define B_BE_USB1_1_USB2_0_DECISION BIT(3)
#define B_BE_WOP_SW15 BIT(2)
#define B_BE_PCI_CKWDY_OPT BIT(1)
#define B_BE_PCI_VAUX_EN BIT(0)

#define W_BE_SYS_ISO_CTWW_EXTEND 0x0080
#define B_BE_W_SYM_ISO_DMEM62PP BIT(29)
#define B_BE_W_SYM_ISO_DMEM52PP BIT(28)
#define B_BE_W_SYM_ISO_DMEM42PP BIT(27)
#define B_BE_W_SYM_ISO_DMEM32PP BIT(26)
#define B_BE_W_SYM_ISO_DMEM22PP BIT(25)
#define B_BE_W_SYM_ISO_DMEM12PP BIT(24)
#define B_BE_W_SYM_ISO_IMEM42PP BIT(22)
#define B_BE_W_SYM_ISO_IMEM32PP BIT(21)
#define B_BE_W_SYM_ISO_IMEM22PP BIT(20)
#define B_BE_W_SYM_ISO_IMEM12PP BIT(19)
#define B_BE_W_SYM_ISO_IMEM02PP BIT(18)
#define B_BE_W_SYM_ISO_AON_OFF2PP BIT(15)
#define B_BE_W_SYM_PWC_HCIWA BIT(13)
#define B_BE_W_SYM_PWC_PD12V BIT(12)
#define B_BE_W_SYM_PWC_UD12V BIT(11)
#define B_BE_W_SYM_PWC_BTBWG BIT(10)
#define B_BE_W_SYM_WDOBTSDIO_EN BIT(9)
#define B_BE_W_SYM_WDOSPDIO_EN BIT(8)
#define B_BE_W_SYM_ISO_HCIWA BIT(4)
#define B_BE_W_SYM_ISO_BTBWG2PP BIT(2)
#define B_BE_W_SYM_ISO_BTSDIO2PP BIT(1)
#define B_BE_W_SYM_ISO_SPDIO2PP BIT(0)

#define W_BE_FEN_WST_ENABWE 0x0084
#define B_BE_W_SYM_FEN_WWMACOFF BIT(31)
#define B_BE_W_SYM_ISO_WA12PP BIT(28)
#define B_BE_W_SYM_ISO_CMAC12PP BIT(25)
#define B_BE_W_SYM_ISO_CMAC02PP BIT(24)
#define B_BE_W_SYM_ISO_ADDA_P32PP BIT(23)
#define B_BE_W_SYM_ISO_ADDA_P22PP BIT(22)
#define B_BE_W_SYM_ISO_ADDA_P12PP BIT(21)
#define B_BE_W_SYM_ISO_ADDA_P02PP BIT(20)
#define B_BE_CMAC1_FEN BIT(17)
#define B_BE_CMAC0_FEN BIT(16)
#define B_BE_SYM_ISO_BBPON12PP BIT(13)
#define B_BE_SYM_ISO_BB12PP BIT(12)
#define B_BE_BOOT_WDY1 BIT(10)
#define B_BE_FEN_BB1_IP_WSTN BIT(9)
#define B_BE_FEN_BB1PWAT_WSTB BIT(8)
#define B_BE_SYM_ISO_BBPON02PP BIT(5)
#define B_BE_SYM_ISO_BB02PP BIT(4)
#define B_BE_BOOT_WDY0 BIT(2)
#define B_BE_FEN_BB_IP_WSTN BIT(1)
#define B_BE_FEN_BBPWAT_WSTB BIT(0)

#define W_BE_PWATFOWM_ENABWE 0x0088
#define B_BE_HOWD_AFTEW_WESET BIT(11)
#define B_BE_SYM_WWPWT_MEM_MUX_EN BIT(10)
#define B_BE_WCPU_WAWM_EN BIT(9)
#define B_BE_SPIC_EN BIT(8)
#define B_BE_UAWT_EN BIT(7)
#define B_BE_IDDMA_EN BIT(6)
#define B_BE_IPSEC_EN BIT(5)
#define B_BE_HIOE_EN BIT(4)
#define B_BE_APB_WWAP_EN BIT(2)
#define B_BE_WCPU_EN BIT(1)
#define B_BE_PWATFOWM_EN BIT(0)

#define W_BE_WWWPS_CTWW 0x0090
#define B_BE_WPSOP_BBMEMDS BIT(30)
#define B_BE_WPSOP_BBOFF BIT(29)
#define B_BE_WPSOP_MACOFF BIT(28)
#define B_BE_WPSOP_OFF_CAPC_EN BIT(27)
#define B_BE_WPSOP_MEM_DS BIT(26)
#define B_BE_WPSOP_XTAWM_WPS BIT(23)
#define B_BE_WPSOP_XTAW BIT(22)
#define B_BE_WPSOP_ACWK_DIV_2 BIT(21)
#define B_BE_WPSOP_ACWK_SEW BIT(20)
#define B_BE_WPSOP_ASWWM BIT(17)
#define B_BE_WPSOP_ASWW BIT(16)
#define B_BE_WPSOP_DSWW_ADJ_MASK GENMASK(15, 12)
#define B_BE_WPSOP_DSWWSD BIT(10)
#define B_BE_WPSOP_DSWWM BIT(9)
#define B_BE_WPSOP_DSWW BIT(8)
#define B_BE_WPSOP_OWD_ADJ_MASK GENMASK(7, 4)
#define B_BE_FOWCE_WEAVE_WPS BIT(3)
#define B_BE_WPSOP_OWDSD BIT(2)
#define B_BE_DIS_WWBT_WPSEN_WOPC BIT(1)
#define B_BE_WW_WPS_EN BIT(0)

#define W_BE_WWWESUME_CTWW 0x0094
#define B_BE_WPSWOP_DMEM5_WSU_EN BIT(31)
#define B_BE_WPSWOP_DMEM4_WSU_EN BIT(30)
#define B_BE_WPSWOP_DMEM3_WSU_EN BIT(29)
#define B_BE_WPSWOP_DMEM2_WSU_EN BIT(28)
#define B_BE_WPSWOP_DMEM1_WSU_EN BIT(27)
#define B_BE_WPSWOP_DMEM0_WSU_EN BIT(26)
#define B_BE_WPSWOP_IMEM5_WSU_EN BIT(25)
#define B_BE_WPSWOP_IMEM4_WSU_EN BIT(24)
#define B_BE_WPSWOP_IMEM3_WSU_EN BIT(23)
#define B_BE_WPSWOP_IMEM2_WSU_EN BIT(22)
#define B_BE_WPSWOP_IMEM1_WSU_EN BIT(21)
#define B_BE_WPSWOP_IMEM0_WSU_EN BIT(20)
#define B_BE_WPSWOP_BB1_W_BB0 BIT(14)
#define B_BE_WPSWOP_CMAC1 BIT(13)
#define B_BE_WPSWOP_CMAC0 BIT(12)
#define B_BE_WPSWOP_XTAWM BIT(11)
#define B_BE_WPSWOP_PWWM BIT(10)
#define B_BE_WPSWOP_HIOE BIT(9)
#define B_BE_WPSWOP_CPU BIT(8)
#define B_BE_WPSWOP_WOWPWWPWW BIT(7)
#define B_BE_WPSWOP_DSWWSD_SEW_MASK GENMASK(5, 4)

#define W_BE_EFUSE_CTWW_2_V1 0x00A4
#define B_BE_EF_ENT BIT(31)
#define B_BE_EF_TCOWUMN_EN BIT(29)
#define B_BE_BT_OTP_PWC_DIS BIT(28)
#define B_BE_EF_WDT BIT(27)
#define B_BE_W_SYM_AUTOWOAD_WITH_PMC_SEW BIT(24)
#define B_BE_EF_PGTS_MASK GENMASK(23, 20)
#define B_BE_EF_BUWST BIT(19)
#define B_BE_EF_TEST_SEW_MASK GENMASK(18, 16)
#define B_BE_EF_TWOW_EN BIT(15)
#define B_BE_EF_EWW_FWAG BIT(14)
#define B_BE_EF_FBUWST_DIS BIT(13)
#define B_BE_EF_HT_SEW BIT(12)
#define B_BE_EF_DSB_EN BIT(11)
#define B_BE_EF_DWY_SEW_MASK GENMASK(3, 0)

#define W_BE_PMC_DBG_CTWW2 0x00CC
#define B_BE_EFUSE_BUWN_GNT_MASK GENMASK(31, 24)
#define B_BE_DIS_IOWWAP_TIMEOUT BIT(16)
#define B_BE_STOP_WW_PMC BIT(9)
#define B_BE_STOP_SYM_PMC BIT(8)
#define B_BE_SYM_WEG_PCIE_WWMSK BIT(7)
#define B_BE_BT_ACCESS_WW_PAGE0 BIT(6)
#define B_BE_W_BE_WST_WWPMC BIT(5)
#define B_BE_W_BE_WST_PD12N BIT(4)
#define B_BE_SYSON_DIS_WWW_BE_WWMSK BIT(3)
#define B_BE_SYSON_DIS_PMCW_BE_WWMSK BIT(2)
#define B_BE_SYSON_W_BE_AWB_MASK GENMASK(1, 0)

#define W_BE_PCIE_MIO_INTF 0x00E4
#define B_BE_AON_MIO_EPHY_1K_SEW_MASK GENMASK(29, 24)
#define B_BE_PCIE_MIO_ADDW_PAGE_V1_MASK GENMASK(20, 16)
#define B_BE_PCIE_MIO_ASIF BIT(15)
#define B_BE_PCIE_MIO_BYIOWEG BIT(13)
#define B_BE_PCIE_MIO_WE BIT(12)
#define B_BE_PCIE_MIO_WE_MASK GENMASK(11, 8)
#define B_BE_PCIE_MIO_ADDW_MASK GENMASK(7, 0)

#define W_BE_PCIE_MIO_INTD 0x00E8
#define B_BE_PCIE_MIO_DATA_MASK GENMASK(31, 0)

#define W_BE_HAWT_H2C_CTWW 0x0160
#define B_BE_HAWT_H2C_TWIGGEW BIT(0)

#define W_BE_HAWT_C2H_CTWW 0x0164
#define B_BE_HAWT_C2H_TWIGGEW BIT(0)

#define W_BE_HAWT_H2C 0x0168
#define B_BE_HAWT_H2C_MASK GENMASK(31, 0)

#define W_BE_HAWT_C2H 0x016C
#define B_BE_HAWT_C2H_EWWOW_SENAWIO_MASK GENMASK(31, 28)
#define B_BE_EWWOW_CODE_MASK GENMASK(15, 0)

#define W_BE_SYS_CFG5 0x0170
#define B_BE_WDT_DATACPU_WAKE_PCIE_EN BIT(12)
#define B_BE_WDT_DATACPU_WAKE_USB_EN BIT(11)
#define B_BE_WDT_WAKE_PCIE_EN BIT(10)
#define B_BE_WDT_WAKE_USB_EN BIT(9)
#define B_BE_SYM_DIS_HC_ACCESS_MAC BIT(8)
#define B_BE_WPS_STATUS BIT(3)
#define B_BE_HCI_TXDMA_BUSY BIT(2)

#define W_BE_SECUWE_BOOT_MAWWOC_INFO 0x0184

#define W_BE_FWS1IMW 0x0198
#define B_BE_FS_WPWM_INT_EN_V1 BIT(24)
#define B_BE_PCIE_HOTWST_EN BIT(22)
#define B_BE_PCIE_SEW_TIMEOUT_INDIC_EN BIT(21)
#define B_BE_PCIE_WXI300_SWVTOUT_INDIC_EN BIT(20)
#define B_BE_AON_PCIE_FWW_INT_EN BIT(19)
#define B_BE_PCIE_EWW_INDIC_INT_EN BIT(18)
#define B_BE_SDIO_EWW_INDIC_INT_EN BIT(17)
#define B_BE_USB_EWW_INDIC_INT_EN BIT(16)
#define B_BE_FS_GPIO27_INT_EN BIT(11)
#define B_BE_FS_GPIO26_INT_EN BIT(10)
#define B_BE_FS_GPIO25_INT_EN BIT(9)
#define B_BE_FS_GPIO24_INT_EN BIT(8)
#define B_BE_FS_GPIO23_INT_EN BIT(7)
#define B_BE_FS_GPIO22_INT_EN BIT(6)
#define B_BE_FS_GPIO21_INT_EN BIT(5)
#define B_BE_FS_GPIO20_INT_EN BIT(4)
#define B_BE_FS_GPIO19_INT_EN BIT(3)
#define B_BE_FS_GPIO18_INT_EN BIT(2)
#define B_BE_FS_GPIO17_INT_EN BIT(1)
#define B_BE_FS_GPIO16_INT_EN BIT(0)

#define W_BE_HIMW0 0x01A0
#define B_BE_WDT_DATACPU_TIMEOUT_INT_EN BIT(25)
#define B_BE_HAWT_D2H_INT_EN BIT(24)
#define B_BE_WDT_TIMEOUT_INT_EN BIT(22)
#define B_BE_HAWT_C2H_INT_EN BIT(21)
#define B_BE_WON_INT_EN BIT(20)
#define B_BE_PDNINT_EN BIT(19)
#define B_BE_SPSANA_OCP_INT_EN BIT(18)
#define B_BE_SPS_OCP_INT_EN BIT(17)
#define B_BE_BTON_STS_UPDATE_INT_EN BIT(16)
#define B_BE_GPIOF_INT_EN BIT(15)
#define B_BE_GPIOE_INT_EN BIT(14)
#define B_BE_GPIOD_INT_EN BIT(13)
#define B_BE_GPIOC_INT_EN BIT(12)
#define B_BE_GPIOB_INT_EN BIT(11)
#define B_BE_GPIOA_INT_EN BIT(10)
#define B_BE_GPIO9_INT_EN BIT(9)
#define B_BE_GPIO8_INT_EN BIT(8)
#define B_BE_GPIO7_INT_EN BIT(7)
#define B_BE_GPIO6_INT_EN BIT(6)
#define B_BE_GPIO5_INT_EN BIT(5)
#define B_BE_GPIO4_INT_EN BIT(4)
#define B_BE_GPIO3_INT_EN BIT(3)
#define B_BE_GPIO2_INT_EN BIT(2)
#define B_BE_GPIO1_INT_EN BIT(1)
#define B_BE_GPIO0_INT_EN BIT(0)

#define W_BE_HISW0 0x01A4
#define B_BE_WDT_DATACPU_TIMEOUT_INT BIT(25)
#define B_BE_HAWT_D2H_INT BIT(24)
#define B_BE_WDT_TIMEOUT_INT BIT(22)
#define B_BE_HAWT_C2H_INT BIT(21)
#define B_BE_WON_INT BIT(20)
#define B_BE_PDNINT BIT(19)
#define B_BE_SPSANA_OCP_INT BIT(18)
#define B_BE_SPS_OCP_INT BIT(17)
#define B_BE_BTON_STS_UPDATE_INT BIT(16)
#define B_BE_GPIOF_INT BIT(15)
#define B_BE_GPIOE_INT BIT(14)
#define B_BE_GPIOD_INT BIT(13)
#define B_BE_GPIOC_INT BIT(12)
#define B_BE_GPIOB_INT BIT(11)
#define B_BE_GPIOA_INT BIT(10)
#define B_BE_GPIO9_INT BIT(9)
#define B_BE_GPIO8_INT BIT(8)
#define B_BE_GPIO7_INT BIT(7)
#define B_BE_GPIO6_INT BIT(6)
#define B_BE_GPIO5_INT BIT(5)
#define B_BE_GPIO4_INT BIT(4)
#define B_BE_GPIO3_INT BIT(3)
#define B_BE_GPIO2_INT BIT(2)
#define B_BE_GPIO1_INT BIT(1)
#define B_BE_GPIO0_INT BIT(0)

#define W_BE_WCPU_FW_CTWW 0x01E0
#define B_BE_WUN_ENV_MASK GENMASK(31, 30)
#define B_BE_WCPU_FWDW_STATUS_MASK GENMASK(29, 26)
#define B_BE_WDT_PWT_WST_EN BIT(17)
#define B_BE_FW_SEC_AUTH_DONE BIT(14)
#define B_BE_FW_CPU_UTIW_STS_EN BIT(13)
#define B_BE_BBMCU1_FWDW_EN BIT(12)
#define B_BE_BBMCU0_FWDW_EN BIT(11)
#define B_BE_DATACPU_FWDW_EN BIT(10)
#define B_BE_WWANCPU_FWDW_EN BIT(9)
#define B_BE_WCPU_WOM_CUT_GET BIT(8)
#define B_BE_WCPU_WOM_CUT_VAW_MASK GENMASK(7, 4)
#define B_BE_FW_BOOT_MODE_MASK GENMASK(3, 2)
#define B_BE_H2C_PATH_WDY BIT(1)
#define B_BE_DWFW_PATH_WDY BIT(0)

#define W_BE_BOOT_WEASON 0x01E6
#define B_BE_BOOT_WEASON_MASK GENMASK(2, 0)

#define W_BE_WDM 0x01E8
#define B_BE_EN_32K BIT(31)
#define B_BE_WDM_MASK GENMASK(30, 0)

#define W_BE_UDM0 0x01F0
#define B_BE_UDM0_SEND2WA_CNT_MASK GENMASK(31, 28)
#define B_BE_UDM0_TX_WPT_CNT_MASK GENMASK(27, 24)
#define B_BE_UDM0_FS_CODE_MASK GENMASK(23, 8)
#define B_BE_NUWW_POINTEW_INDC BIT(7)
#define B_BE_WOM_ASSEWT_INDC BIT(6)
#define B_BE_WAM_ASSEWT_INDC BIT(5)
#define B_BE_FW_IMAGE_TYPE BIT(4)
#define B_BE_UDM0_TWAP_WOOP_CTWW BIT(2)
#define B_BE_UDM0_SEND_HAWTC2H_CTWW BIT(1)
#define B_BE_UDM0_DBG_MODE_CTWW BIT(0)

#define W_BE_UDM1 0x01F4
#define B_BE_UDM1_EWWOW_ADDW_MASK GENMASK(31, 16)
#define B_BE_UDM1_HAWMAC_C2H_ENQ_CNT_MASK GENMASK(15, 12)
#define B_BE_UDM1_HAWMAC_H2C_DEQ_CNT_MASK GENMASK(11, 8)
#define B_BE_UDM1_WCPU_C2H_ENQ_CNT_MASK GENMASK(7, 4)
#define B_BE_UDM1_WCPU_H2C_DEQ_CNT_MASK GENMASK(3, 0)

#define W_BE_UDM2 0x01F8
#define B_BE_UDM2_EPC_WA_MASK GENMASK(31, 0)

#define W_BE_AFE_ON_CTWW0 0x0240
#define B_BE_WEG_WPF_W3_3_0_MASK GENMASK(31, 29)
#define B_BE_WEG_WPF_W2_MASK GENMASK(28, 24)
#define B_BE_WEG_WPF_C3_MASK GENMASK(23, 21)
#define B_BE_WEG_WPF_C2_MASK GENMASK(20, 18)
#define B_BE_WEG_WPF_C1_MASK GENMASK(17, 15)
#define B_BE_WEG_CP_ICPX2 BIT(14)
#define B_BE_WEG_CP_ICP_SEW_FAST_MASK GENMASK(13, 10)
#define B_BE_WEG_CP_ICP_SEW_MASK GENMASK(9, 6)
#define B_BE_WEG_IB_PI_MASK GENMASK(5, 4)
#define B_BE_WEG_CK_DEBUG_BT BIT(3)
#define B_BE_EN_PC_WDO BIT(2)
#define B_BE_WDO_VSEW_MASK GENMASK(1, 0)

#define W_BE_AFE_ON_CTWW1 0x0244
#define B_BE_WEG_CK_MON_SEW_MASK GENMASK(31, 29)
#define B_BE_WEG_CK_MON_CK960M_EN BIT(28)
#define B_BE_WEG_XTAW_FWEQ_SEW BIT(27)
#define B_BE_WEG_XTAW_EDGE_SEW BIT(26)
#define B_BE_WEG_VCO_KVCO BIT(25)
#define B_BE_WEG_SDM_EDGE_SEW BIT(24)
#define B_BE_WEG_SDM_CK_SEW BIT(23)
#define B_BE_WEG_SDM_CK_GATED BIT(22)
#define B_BE_WEG_PFD_WESET_GATED BIT(21)
#define B_BE_WEG_WPF_W3_FAST_MASK GENMASK(20, 16)
#define B_BE_WEG_WPF_W2_FAST_MASK GENMASK(15, 11)
#define B_BE_WEG_WPF_C3_FAST_MASK GENMASK(10, 8)
#define B_BE_WEG_WPF_C2_FAST_MASK GENMASK(7, 5)
#define B_BE_WEG_WPF_C1_FAST_MASK GENMASK(4, 2)
#define B_BE_WEG_WPF_W3_4_MASK GENMASK(1, 0)

#define W_BE_AFE_ON_CTWW3 0x024C
#define B_BE_WDO_VSEW_DA_1_MASK GENMASK(31, 30)
#define B_BE_WDO_VSEW_DA_0_MASK GENMASK(29, 28)
#define B_BE_WDO_VSEW_D2S_1_MASK GENMASK(27, 26)
#define B_BE_WDO_VSEW_D2S_0_MASK GENMASK(25, 24)
#define B_BE_WDO_VSEW_BUF_MASK GENMASK(23, 22)
#define B_BE_WEG_W2_W_MASK GENMASK(21, 19)
#define B_BE_WEG_W1_W_MASK GENMASK(18, 16)
#define B_BE_WEG_CK_DEBUG_BT_MON BIT(15)
#define B_BE_WEG_BT_CWK_BUF_POWEW BIT(14)
#define B_BE_WEG_BG_OUT_BTADC_V1 BIT(13)
#define B_BE_WEG_SEW_V18 BIT(11)
#define B_BE_WEG_FWAC_EN BIT(10)
#define B_BE_WEG_CK1920M_EN BIT(9)
#define B_BE_WEG_CK1280M_EN BIT(8)
#define B_BE_WEG_12WDO_SEW_MASK GENMASK(7, 6)
#define B_BE_WEG_09WDO_SEW_MASK GENMASK(5, 4)
#define B_BE_WEG_VC_TH BIT(3)
#define B_BE_WEG_VC_TW BIT(2)
#define B_BE_WEG_CK40M_EN BIT(1)
#define B_BE_WEG_CK640M_EN BIT(0)

#define W_BE_WWAN_XTAW_SI_CTWW 0x0270
#define B_BE_WW_XTAW_SI_CMD_POWW BIT(31)
#define B_BE_WW_XTAW_SI_CHIPID_MASK GENMASK(30, 28)
#define B_BE_WW_XTAW_SI_MODE_MASK GENMASK(25, 24)
#define B_BE_WW_XTAW_SI_BITMASK_MASK GENMASK(23, 16)
#define B_BE_WW_XTAW_SI_DATA_MASK GENMASK(15, 8)
#define B_BE_WW_XTAW_SI_ADDW_MASK GENMASK(7, 0)

#define W_BE_IC_PWW_STATE 0x03F0
#define B_BE_WHOWE_SYS_PWW_STE_MASK GENMASK(25, 16)
#define MAC_AX_SYS_ACT 0x220
#define B_BE_WWMAC_PWW_STE_MASK GENMASK(9, 8)
#define B_BE_UAWT_HCISYS_PWW_STE_MASK GENMASK(7, 6)
#define B_BE_SDIO_HCISYS_PWW_STE_MASK GENMASK(5, 4)
#define B_BE_USB_HCISYS_PWW_STE_MASK GENMASK(3, 2)
#define B_BE_PCIE_HCISYS_PWW_STE_MASK GENMASK(1, 0)

#define W_BE_WWCPU_POWT_PC 0x03FC

#define W_BE_DCPU_PWATFOWM_ENABWE 0x0888
#define B_BE_DCPU_SYM_DPWT_MEM_MUX_EN BIT(10)
#define B_BE_DCPU_WAWM_EN BIT(9)
#define B_BE_DCPU_UAWT_EN BIT(7)
#define B_BE_DCPU_IDDMA_EN BIT(6)
#define B_BE_DCPU_APB_WWAP_EN BIT(2)
#define B_BE_DCPU_EN BIT(1)
#define B_BE_DCPU_PWATFOWM_EN BIT(0)

#define W_BE_PW_AXIDMA_IDCT_MSK 0x0910
#define B_BE_PW_AXIDMA_WWESP_EWW_MASK BIT(6)
#define B_BE_PW_AXIDMA_BWESP_EWW_MASK BIT(5)
#define B_BE_PW_AXIDMA_FC_EWW_MASK BIT(4)
#define B_BE_PW_AXIDMA_TXBD_WEN0_MASK BIT(3)
#define B_BE_PW_AXIDMA_TXBD_4KBOUD_WENEWW_MASK BIT(2)
#define B_BE_PW_AXIDMA_TXBD_WX_STUCK_MASK BIT(1)
#define B_BE_PW_AXIDMA_TXBD_TX_STUCK_MASK BIT(0)
#define B_BE_PW_AXIDMA_IDCT_MSK_CWW (B_BE_PW_AXIDMA_TXBD_TX_STUCK_MASK | \
				     B_BE_PW_AXIDMA_TXBD_WX_STUCK_MASK | \
				     B_BE_PW_AXIDMA_TXBD_WEN0_MASK | \
				     B_BE_PW_AXIDMA_FC_EWW_MASK | \
				     B_BE_PW_AXIDMA_BWESP_EWW_MASK | \
				     B_BE_PW_AXIDMA_WWESP_EWW_MASK)
#define B_BE_PW_AXIDMA_IDCT_MSK_SET (B_BE_PW_AXIDMA_TXBD_TX_STUCK_MASK | \
				     B_BE_PW_AXIDMA_TXBD_WX_STUCK_MASK | \
				     B_BE_PW_AXIDMA_TXBD_WEN0_MASK | \
				     B_BE_PW_AXIDMA_FC_EWW_MASK)

#define W_BE_PW_AXIDMA_IDCT 0x0914
#define B_BE_PW_AXIDMA_WWESP_EWW BIT(6)
#define B_BE_PW_AXIDMA_BWESP_EWW BIT(5)
#define B_BE_PW_AXIDMA_FC_EWW BIT(4)
#define B_BE_PW_AXIDMA_TXBD_WEN0 BIT(3)
#define B_BE_PW_AXIDMA_TXBD_4KBOUD_WENEWW BIT(2)
#define B_BE_PW_AXIDMA_TXBD_WX_STUCK BIT(1)
#define B_BE_PW_AXIDMA_TXBD_TX_STUCK BIT(0)

#define W_BE_FIWTEW_MODEW_ADDW 0x0C04

#define W_BE_WWAN_WDT 0x3050
#define B_BE_WWAN_WDT_TIMEOUT BIT(31)
#define B_BE_WWAN_WDT_TIMEW_CWEAW BIT(4)
#define B_BE_WWAN_WDT_BYPASS BIT(1)
#define B_BE_WWAN_WDT_ENABWE BIT(0)

#define W_BE_AXIDMA_WDT 0x305C
#define B_BE_AXIDMA_WDT_TIMEOUT BIT(31)
#define B_BE_AXIDMA_WDT_TIMEW_CWEAW BIT(4)
#define B_BE_AXIDMA_WDT_BYPASS BIT(1)
#define B_BE_AXIDMA_WDT_ENABWE BIT(0)

#define W_BE_AON_WDT 0x3068
#define B_BE_AON_WDT_TIMEOUT BIT(31)
#define B_BE_AON_WDT_TIMEW_CWEAW BIT(4)
#define B_BE_AON_WDT_BYPASS BIT(1)
#define B_BE_AON_WDT_ENABWE BIT(0)

#define W_BE_AON_WDT_TMW 0x306C
#define W_BE_MDIO_WDT_TMW 0x3090
#define W_BE_WA_MODE_WDT_TMW 0x309C
#define W_BE_WDT_AW_TMW 0x3144
#define W_BE_WDT_AW_TMW 0x3150
#define W_BE_WWAN_WDT_TMW 0x3054
#define W_BE_WDT_W_TMW 0x315C
#define W_BE_AXIDMA_WDT_TMW 0x3060
#define W_BE_WDT_B_TMW 0x3164
#define W_BE_WDT_W_TMW 0x316C
#define W_BE_WOCAW_WDT_TMW 0x3084

#define W_BE_WOCAW_WDT 0x3080
#define B_BE_WOCAW_WDT_TIMEOUT BIT(31)
#define B_BE_WOCAW_WDT_TIMEW_CWEAW BIT(4)
#define B_BE_WOCAW_WDT_BYPASS BIT(1)
#define B_BE_WOCAW_WDT_ENABWE BIT(0)

#define W_BE_MDIO_WDT 0x308C
#define B_BE_MDIO_WDT_TIMEOUT BIT(31)
#define B_BE_MDIO_WDT_TIMEW_CWEAW BIT(4)
#define B_BE_MDIO_WDT_BYPASS BIT(1)
#define B_BE_MDIO_WDT_ENABWE BIT(0)

#define W_BE_WA_MODE_WDT 0x3098
#define B_BE_WA_MODE_WDT_TIMEOUT BIT(31)
#define B_BE_WA_MODE_WDT_TIMEW_CWEAW BIT(4)
#define B_BE_WA_MODE_WDT_BYPASS BIT(1)
#define B_BE_WA_MODE_WDT_ENABWE BIT(0)

#define W_BE_WDT_AW 0x3140
#define B_BE_WDT_AW_TIMEOUT BIT(31)
#define B_BE_WDT_AW_TIMEW_CWEAW BIT(4)
#define B_BE_WDT_AW_BYPASS BIT(1)
#define B_BE_WDT_AW_ENABWE BIT(0)

#define W_BE_WDT_AW 0x314C
#define B_BE_WDT_AW_TIMEOUT BIT(31)
#define B_BE_WDT_AW_TIMEW_CWEAW BIT(4)
#define B_BE_WDT_AW_BYPASS BIT(1)
#define B_BE_WDT_AW_ENABWE BIT(0)

#define W_BE_WDT_W 0x3158
#define B_BE_WDT_W_TIMEOUT BIT(31)
#define B_BE_WDT_W_TIMEW_CWEAW BIT(4)
#define B_BE_WDT_W_BYPASS BIT(1)
#define B_BE_WDT_W_ENABWE BIT(0)

#define W_BE_WDT_B 0x3160
#define B_BE_WDT_B_TIMEOUT BIT(31)
#define B_BE_WDT_B_TIMEW_CWEAW BIT(4)
#define B_BE_WDT_B_BYPASS BIT(1)
#define B_BE_WDT_B_ENABWE BIT(0)

#define W_BE_WDT_W 0x3168
#define B_BE_WDT_W_TIMEOUT BIT(31)
#define B_BE_WDT_W_TIMEW_CWEAW BIT(4)
#define B_BE_WDT_W_BYPASS BIT(1)
#define B_BE_WDT_W_ENABWE BIT(0)

#define W_BE_WTW_DECISION_CTWW_V1 0x3610
#define B_BE_ENABWE_WTW_CTW_DECISION BIT(31)
#define B_BE_WAT_WTW_IDX_DWV_VWD_V1 BIT(24)
#define B_BE_WAT_WTW_IDX_DWV_V1_MASK GENMASK(23, 22)
#define B_BE_WAT_WTW_IDX_FW_VWD_V1 BIT(21)
#define B_BE_WAT_WTW_IDX_FW_V1_MASK GENMASK(20, 19)
#define B_BE_WAT_WTW_IDX_HW_VWD_V1 BIT(18)
#define B_BE_WAT_WTW_IDX_HW_V1_MASK GENMASK(17, 16)
#define B_BE_WTW_IDX_DWV_V1_MASK GENMASK(15, 14)
#define B_BE_WTW_WEQ_DWV_V1 BIT(13)
#define B_BE_WTW_IDX_DISABWE_V1_MASK GENMASK(9, 8)
#define B_BE_WTW_EN_POWT_V1_MASK GENMASK(6, 4)
#define B_BE_WTW_DWV_DEC_EN_V1 BIT(6)
#define B_BE_WTW_FW_DEC_EN_V1 BIT(5)
#define B_BE_WTW_HW_DEC_EN_V1 BIT(4)
#define B_BE_WTW_SPACE_IDX_MASK GENMASK(1, 0)

#define W_BE_WTW_WATENCY_IDX0_V1 0x3614
#define W_BE_WTW_WATENCY_IDX1_V1 0x3618
#define W_BE_WTW_WATENCY_IDX2_V1 0x361C
#define W_BE_WTW_WATENCY_IDX3_V1 0x3620

#define W_BE_HCI_FUNC_EN 0x7880
#define B_BE_HCI_CW_PWOTECT BIT(31)
#define B_BE_HCI_TWXBUF_EN BIT(2)
#define B_BE_HCI_WXDMA_EN BIT(1)
#define B_BE_HCI_TXDMA_EN BIT(0)

#define W_BE_DMAC_FUNC_EN 0x8400
#define B_BE_DMAC_CWPWT BIT(31)
#define B_BE_MAC_FUNC_EN BIT(30)
#define B_BE_DMAC_FUNC_EN BIT(29)
#define B_BE_MPDU_PWOC_EN BIT(28)
#define B_BE_WD_WWS_EN BIT(27)
#define B_BE_DWE_WDE_EN BIT(26)
#define B_BE_TXPKT_CTWW_EN BIT(25)
#define B_BE_STA_SCH_EN BIT(24)
#define B_BE_DWE_PWE_EN BIT(23)
#define B_BE_PKT_BUF_EN BIT(22)
#define B_BE_DMAC_TBW_EN BIT(21)
#define B_BE_PKT_IN_EN BIT(20)
#define B_BE_DWE_CPUIO_EN BIT(19)
#define B_BE_DISPATCHEW_EN BIT(18)
#define B_BE_BBWPT_EN BIT(17)
#define B_BE_MAC_SEC_EN BIT(16)
#define B_BE_DMACWEG_GCKEN BIT(15)
#define B_BE_H_AXIDMA_EN BIT(14)
#define B_BE_DMAC_MWO_EN BIT(11)
#define B_BE_PWWWS_EN BIT(10)
#define B_BE_P_AXIDMA_EN BIT(9)
#define B_BE_DWE_DATACPUIO_EN BIT(8)
#define B_BE_WTW_CTW_EN BIT(7)

#define W_BE_DMAC_CWK_EN 0x8404
#define B_BE_MAC_CKEN BIT(30)
#define B_BE_DMAC_CKEN BIT(29)
#define B_BE_MPDU_CKEN BIT(28)
#define B_BE_WD_WWS_CWK_EN BIT(27)
#define B_BE_DWE_WDE_CWK_EN BIT(26)
#define B_BE_TXPKT_CTWW_CWK_EN BIT(25)
#define B_BE_STA_SCH_CWK_EN BIT(24)
#define B_BE_DWE_PWE_CWK_EN BIT(23)
#define B_BE_PKTBUF_CKEN BIT(22)
#define B_BE_DMAC_TABWE_CWK_EN BIT(21)
#define B_BE_PKT_IN_CWK_EN BIT(20)
#define B_BE_DWE_CPUIO_CWK_EN BIT(19)
#define B_BE_DISPATCHEW_CWK_EN BIT(18)
#define B_BE_BBWPT_CWK_EN BIT(17)
#define B_BE_MAC_SEC_CWK_EN BIT(16)
#define B_BE_H_AXIDMA_CKEN BIT(14)
#define B_BE_DMAC_MWO_CKEN BIT(11)
#define B_BE_PWWWS_CKEN BIT(10)
#define B_BE_P_AXIDMA_CKEN BIT(9)
#define B_BE_DWE_DATACPUIO_CKEN BIT(8)

#define W_BE_WTW_CTWW_0 0x8410
#define B_BE_WTW_WEQ_FW BIT(18)
#define B_BE_WTW_IDX_FW_MASK GENMASK(17, 16)
#define B_BE_WTW_IDWE_TIMEW_IDX_MASK GENMASK(10, 8)
#define B_BE_WTW_WD_NOEMP_CHK BIT(1)
#define B_BE_WTW_HW_EN BIT(0)

#define W_BE_WTW_CFG_0 0x8414
#define B_BE_WTW_IDX_DISABWE_MASK GENMASK(17, 16)
#define B_BE_WTW_IDX_IDWE_MASK GENMASK(15, 14)
#define B_BE_WTW_IDX_ACTIVE_MASK GENMASK(13, 12)
#define B_BE_WTW_IDWE_TIMEW_IDX_MASK GENMASK(10, 8)
#define B_BE_EN_WTW_CMAC_WX_USE_PG_CHK BIT(3)
#define B_BE_EN_WTW_WD_NON_EMPTY_CHK BIT(2)
#define B_BE_EN_WTW_HAXIDMA_TX_IDWE_CHK BIT(1)
#define B_BE_EN_WTW_HAXIDMA_WX_IDWE_CHK BIT(0)

#define W_BE_WTW_CFG_1 0x8418
#define B_BE_WTW_CMAC1_WX_USE_PG_TH_MASK GENMASK(27, 16)
#define B_BE_WTW_CMAC0_WX_USE_PG_TH_MASK GENMASK(11, 0)

#define W_BE_DMAC_TABWE_CTWW 0x8420
#define B_BE_HWAMSDU_PADDING_MODE BIT(31)
#define B_BE_MACID_MPDU_PWOCESSOW_OFFSET_MASK GENMASK(26, 16)
#define B_BE_DMAC_ADDW_MODE BIT(12)
#define B_BE_DMAC_CTWW_INFO_SEW_IO BIT(11)
#define B_BE_DMAC_CTWW_INFO_OFFSET_MASK GENMASK(10, 0)

#define W_BE_SEW_DBG_INFO 0x8424
#define B_BE_SEW_W0_PWOMOTE_W1_EVENT_MASK GENMASK(31, 28)
#define B_BE_SEW_W1_COUNTEW_MASK GENMASK(27, 24)
#define B_BE_WMAC_PPDU_HANG_CNT_MASK GENMASK(23, 16)
#define B_BE_SEW_W0_COUNTEW_MASK GENMASK(8, 0)

#define W_BE_DWE_EMPTY0 0x8430
#define B_BE_PWE_EMPTY_QTA_DMAC_H2D BIT(27)
#define B_BE_PWE_EMPTY_QTA_DMAC_CPUIO BIT(26)
#define B_BE_PWE_EMPTY_QTA_DMAC_MPDU_TX BIT(25)
#define B_BE_PWE_EMPTY_QTA_DMAC_WWAN_CPU BIT(24)
#define B_BE_PWE_EMPTY_QTA_DMAC_H2C BIT(23)
#define B_BE_PWE_EMPTY_QTA_DMAC_B1_TXPW BIT(22)
#define B_BE_PWE_EMPTY_QTA_DMAC_B0_TXPW BIT(21)
#define B_BE_WDE_EMPTY_QTA_DMAC_CPUIO BIT(20)
#define B_BE_WDE_EMPTY_QTA_DMAC_PKTIN BIT(19)
#define B_BE_WDE_EMPTY_QTA_DMAC_DATA_CPU BIT(18)
#define B_BE_WDE_EMPTY_QTA_DMAC_WWAN_CPU BIT(17)
#define B_BE_WDE_EMPTY_QTA_DMAC_HIF BIT(16)
#define B_BE_WDE_EMPTY_QUE_CMAC_B1_HIQ BIT(15)
#define B_BE_WDE_EMPTY_QUE_CMAC_B1_MBH BIT(14)
#define B_BE_WDE_EMPTY_QUE_CMAC_B0_OTHEWS BIT(13)
#define B_BE_WDE_EMPTY_QUE_DMAC_MWO_ACQ BIT(12)
#define B_BE_WDE_EMPTY_QUE_DMAC_MWO_MISC BIT(11)
#define B_BE_WDE_EMPTY_QUE_DMAC_PKTIN BIT(10)
#define B_BE_PWE_EMPTY_QUE_DMAC_SEC_TX BIT(9)
#define B_BE_PWE_EMPTY_QUE_DMAC_MPDU_TX BIT(8)
#define B_BE_WDE_EMPTY_QUE_OTHEWS BIT(7)
#define B_BE_WDE_EMPTY_QUE_CMAC_WMM3 BIT(6)
#define B_BE_WDE_EMPTY_QUE_CMAC_WMM2 BIT(5)
#define B_BE_WDE_EMPTY_QUE_CMAC0_WMM1 BIT(4)
#define B_BE_WDE_EMPTY_QUE_CMAC0_WMM0 BIT(3)
#define B_BE_WDE_EMPTY_QUE_CMAC1_MBH BIT(2)
#define B_BE_WDE_EMPTY_QUE_CMAC0_MBH BIT(1)
#define B_BE_WDE_EMPTY_QUE_CMAC0_AWW_AC BIT(0)

#define W_BE_DWE_EMPTY1 0x8434
#define B_BE_PWE_EMPTY_QTA_CMAC_DMA_TXWPT BIT(21)
#define B_BE_PWE_EMPTY_QTA_DMAC_WDWWS BIT(20)
#define B_BE_PWE_EMPTY_QTA_CMAC1_DMA_BBWPT BIT(19)
#define B_BE_PWE_EMPTY_QTA_CMAC1_DMA_WX BIT(18)
#define B_BE_PWE_EMPTY_QTA_CMAC0_DMA_WX BIT(17)
#define B_BE_PWE_EMPTY_QTA_DMAC_C2H BIT(16)
#define B_BE_PWE_EMPTY_QUE_DMAC_PWWWS BIT(5)
#define B_BE_PWE_EMPTY_QUE_DMAC_CPUIO BIT(4)
#define B_BE_PWE_EMPTY_QUE_DMAC_SEC_WX BIT(3)
#define B_BE_PWE_EMPTY_QUE_DMAC_MPDU_WX BIT(2)
#define B_BE_PWE_EMPTY_QUE_DMAC_HDP BIT(1)
#define B_BE_WDE_EMPTY_QUE_DMAC_WDWWS BIT(0)

#define W_BE_SEW_W1_DBG_CNT_0 0x8440
#define B_BE_SEW_W1_WDWWS_CNT_MASK GENMASK(31, 24)
#define B_BE_SEW_W1_SEC_CNT_MASK GENMASK(23, 16)
#define B_BE_SEW_W1_MPDU_CNT_MASK GENMASK(15, 8)
#define B_BE_SEW_W1_STA_SCH_CNT_MASK GENMASK(7, 0)

#define W_BE_SEW_W1_DBG_CNT_1 0x8444
#define B_BE_SEW_W1_WDE_CNT_MASK GENMASK(31, 24)
#define B_BE_SEW_W1_TXPKTCTWW_CNT_MASK GENMASK(23, 16)
#define B_BE_SEW_W1_PWE_CNT_MASK GENMASK(15, 8)
#define B_BE_SEW_W1_PKTIN_CNT_MASK GENMASK(7, 0)

#define W_BE_SEW_W1_DBG_CNT_2 0x8448
#define B_BE_SEW_W1_DISP_CNT_MASK GENMASK(31, 24)
#define B_BE_SEW_W1_APB_BWIDGE_CNT_MASK GENMASK(23, 16)
#define B_BE_SEW_W1_DWE_W_CPUIO_CNT_MASK GENMASK(15, 8)
#define B_BE_SEW_W1_BBWPT_CNT_MASK GENMASK(7, 0)

#define W_BE_SEW_W1_DBG_CNT_3 0x844C
#define B_BE_SEW_W1_HCI_BUF_CNT_MASK GENMASK(31, 24)
#define B_BE_SEW_W1_P_AXIDMA_CNT_MASK GENMASK(23, 16)
#define B_BE_SEW_W1_H_AXIDMA_CNT_MASK GENMASK(15, 8)
#define B_BE_SEW_W1_MWO_EWW_CNT_MASK GENMASK(7, 0)

#define W_BE_SEW_W1_DBG_CNT_4 0x8450
#define B_BE_SEW_W1_PWDWWS_EWW_CNT_MASK GENMASK(31, 24)
#define B_BE_SEW_W1_DWE_D_CPUIO_CNT_MASK GENMASK(23, 16)

#define W_BE_SEW_W1_DBG_CNT_5 0x8454
#define B_BE_SEW_W1_DBG_0_MASK GENMASK(31, 0)

#define W_BE_SEW_W1_DBG_CNT_6 0x8458
#define B_BE_SEW_W1_DBG_1_MASK GENMASK(31, 0)

#define W_BE_SEW_W1_DBG_CNT_7 0x845C
#define B_BE_SEW_W1_DBG_2_MASK GENMASK(31, 0)

#define W_BE_DMAC_EWW_IMW 0x8520
#define B_BE_DMAC_NOTX_EWW_INT_EN BIT(21)
#define B_BE_DMAC_NOWX_EWW_INT_EN BIT(20)
#define B_BE_DWE_DATACPUIO_EWW_INT_EN BIT(19)
#define B_BE_PWWSW_EWW_INT_EN BIT(18)
#define B_BE_MWO_EWW_INT_EN BIT(17)
#define B_BE_DMAC_FW_EWW_INT_EN BIT(16)
#define B_BE_H_AXIDMA_EWW_INT_EN BIT(14)
#define B_BE_P_AXIDMA_EWW_INT_EN BIT(13)
#define B_BE_HCI_BUF_EWW_INT_EN BIT(12)
#define B_BE_BBWPT_EWW_INT_EN BIT(11)
#define B_BE_DWE_CPUIO_EWW_INT_EN BIT(10)
#define B_BE_APB_BWIDGE_EWW_INT_EN BIT(9)
#define B_BE_DISPATCH_EWW_INT_EN BIT(8)
#define B_BE_PKTIN_EWW_INT_EN BIT(7)
#define B_BE_PWE_DWE_EWW_INT_EN BIT(6)
#define B_BE_TXPKTCTWW_EWW_INT_EN BIT(5)
#define B_BE_WDE_DWE_EWW_INT_EN BIT(4)
#define B_BE_STA_SCHEDUWEW_EWW_INT_EN BIT(3)
#define B_BE_MPDU_EWW_INT_EN BIT(2)
#define B_BE_WSEC_EWW_INT_EN BIT(1)
#define B_BE_WDWWS_EWW_INT_EN BIT(0)

#define W_BE_DMAC_EWW_ISW 0x8524
#define B_BE_DWE_DATACPUIO_EWW_INT BIT(19)
#define B_BE_PWWWS_EWW_INT BIT(18)
#define B_BE_MWO_EWW_INT BIT(17)
#define B_BE_DMAC_FW_EWW_IDCT BIT(16)
#define B_BE_H_AXIDMA_EWW_INT BIT(14)
#define B_BE_P_AXIDMA_EWW_INT BIT(13)
#define B_BE_HCI_BUF_EWW_FWAG BIT(12)
#define B_BE_BBWPT_EWW_FWAG BIT(11)
#define B_BE_DWE_CPUIO_EWW_FWAG BIT(10)
#define B_BE_APB_BWIDGE_EWW_FWAG BIT(9)
#define B_BE_DISPATCH_EWW_FWAG BIT(8)
#define B_BE_PKTIN_EWW_FWAG BIT(7)
#define B_BE_PWE_DWE_EWW_FWAG BIT(6)
#define B_BE_TXPKTCTWW_EWW_FWAG BIT(5)
#define B_BE_WDE_DWE_EWW_FWAG BIT(4)
#define B_BE_STA_SCHEDUWEW_EWW_FWAG BIT(3)
#define B_BE_MPDU_EWW_FWAG BIT(2)
#define B_BE_WSEC_EWW_FWAG BIT(1)
#define B_BE_WDWWS_EWW_FWAG BIT(0)

#define W_BE_DISP_EWWOW_ISW0 0x8804
#define B_BE_WEUSE_SIZE_EWW BIT(31)
#define B_BE_WEUSE_EN_EWW BIT(30)
#define B_BE_STF_OQT_UNDEWFWOW_EWW BIT(29)
#define B_BE_STF_OQT_OVEWFWOW_EWW BIT(28)
#define B_BE_STF_WWFF_UNDEWFWOW_EWW BIT(27)
#define B_BE_STF_WWFF_OVEWFWOW_EWW BIT(26)
#define B_BE_STF_CMD_UNDEWFWOW_EWW BIT(25)
#define B_BE_STF_CMD_OVEWFWOW_EWW BIT(24)
#define B_BE_WEUSE_SIZE_ZEWO_EWW BIT(23)
#define B_BE_WEUSE_PKT_CNT_EWW BIT(22)
#define B_BE_CDT_PTW_TIMEOUT_EWW BIT(21)
#define B_BE_CDT_HCI_TIMEOUT_EWW BIT(20)
#define B_BE_HDT_PTW_TIMEOUT_EWW BIT(19)
#define B_BE_HDT_HCI_TIMEOUT_EWW BIT(18)
#define B_BE_CDT_ADDW_INFO_WEN_EWW BIT(17)
#define B_BE_HDT_ADDW_INFO_WEN_EWW BIT(16)
#define B_BE_CDW_DMA_TIMEOUT_EWW BIT(15)
#define B_BE_CDW_WX_TIMEOUT_EWW BIT(14)
#define B_BE_PWE_OUTPUT_EWW BIT(12)
#define B_BE_PWE_WESPOSE_EWW BIT(11)
#define B_BE_PWE_BUWST_NUM_EWW BIT(10)
#define B_BE_PWE_NUWW_PKT_EWW BIT(9)
#define B_BE_PWE_FWOW_CTWW_EWW BIT(8)
#define B_BE_HDW_DMA_TIMEOUT_EWW BIT(7)
#define B_BE_HDW_WX_TIMEOUT_EWW BIT(6)
#define B_BE_WDE_OUTPUT_EWW BIT(4)
#define B_BE_WDE_WESPONSE_EWW BIT(3)
#define B_BE_WDE_BUWST_NUM_EWW BIT(2)
#define B_BE_WDE_NUWW_PKT_EWW BIT(1)
#define B_BE_WDE_FWOW_CTWW_EWW BIT(0)

#define W_BE_DISP_EWWOW_ISW1 0x8808
#define B_BE_HW_WWFF_UNDEWFWOW_EWW BIT(31)
#define B_BE_HW_WWFF_OVEWFWOW_EWW BIT(30)
#define B_BE_HW_CHKSUM_FSM_EWW BIT(29)
#define B_BE_HW_SHIFT_DMA_CFG_EWW BIT(28)
#define B_BE_HW_DMA_PWOCESS_EWW BIT(27)
#define B_BE_HW_TOTAW_WEN_UNDEW_EWW BIT(26)
#define B_BE_HW_SHIFT_EN_EWW BIT(25)
#define B_BE_HW_AGG_CFG_EWW BIT(24)
#define B_BE_HW_PWD_WEN_ZEWO_EWW BIT(22)
#define B_BE_HT_IWW_CH_EWW BIT(20)
#define B_BE_HT_ADDW_INFO_WEN_EWW BIT(18)
#define B_BE_HT_WD_WEN_OVEW_EWW BIT(17)
#define B_BE_HT_PWD_CMD_UNDEWFWOW_EWW BIT(16)
#define B_BE_HT_PWD_CMD_OVEWFWOW_EWW BIT(15)
#define B_BE_HT_WWFF_UNDEWFWOW_EWW BIT(14)
#define B_BE_HT_WWFF_OVEWFWOW_EWW BIT(13)
#define B_BE_HT_CHKSUM_FSM_EWW BIT(12)
#define B_BE_HT_NON_IDWE_PKT_STW_EWW BIT(11)
#define B_BE_HT_PWE_SUB_BE_EWW BIT(10)
#define B_BE_HT_WD_CHKSUM_EWW BIT(9)
#define B_BE_HT_CHANNEW_DMA_EWW BIT(8)
#define B_BE_HT_OFFSET_UNMATCH_EWW BIT(7)
#define B_BE_HT_PAYWOAD_UNDEW_EWW BIT(6)
#define B_BE_HT_PAYWOAD_OVEW_EWW BIT(5)
#define B_BE_HT_PEWMU_FF_UNDEWFWOW_EWW BIT(4)
#define B_BE_HT_PEWMU_FF_OVEWFWOW_EWW BIT(3)
#define B_BE_HT_PKT_FAIW_EWW BIT(2)
#define B_BE_HT_CH_ID_EWW BIT(1)
#define B_BE_HT_EP_CH_DIFF_EWW BIT(0)

#define W_BE_DISP_EWWOW_ISW2 0x880C
#define B_BE_CW_PWD_WEN_EWW BIT(30)
#define B_BE_CW_WWFF_UNDEWFWOW_EWW BIT(29)
#define B_BE_CW_WWFF_OVEWFWOW_EWW BIT(28)
#define B_BE_CW_SHIFT_DMA_CFG_EWW BIT(27)
#define B_BE_CW_DMA_PWOCESS_EWW BIT(26)
#define B_BE_CW_SHIFT_EN_EWW BIT(24)
#define B_BE_WEUSE_FIFO_B_UNDEW_EWW BIT(22)
#define B_BE_WEUSE_FIFO_B_OVEW_EWW BIT(21)
#define B_BE_WEUSE_FIFO_A_UNDEW_EWW BIT(20)
#define B_BE_WEUSE_FIFO_A_OVEW_EWW BIT(19)
#define B_BE_CT_ADDW_INFO_WEN_MISS_EWW BIT(17)
#define B_BE_CT_WD_WEN_OVEW_EWW BIT(16)
#define B_BE_CT_F2P_SEQ_EWW BIT(15)
#define B_BE_CT_F2P_QSEW_EWW BIT(14)
#define B_BE_CT_PWD_CMD_UNDEWFWOW_EWW BIT(13)
#define B_BE_CT_PWD_CMD_OVEWFWOW_EWW BIT(12)
#define B_BE_CT_PWE_SUB_EWW BIT(11)
#define B_BE_CT_WD_CHKSUM_EWW BIT(10)
#define B_BE_CT_CHANNEW_DMA_EWW BIT(9)
#define B_BE_CT_OFFSET_UNMATCH_EWW BIT(8)
#define B_BE_F2P_TOTAW_NUM_EWW BIT(7)
#define B_BE_CT_PAYWOAD_UNDEW_EWW BIT(6)
#define B_BE_CT_PAYWOAD_OVEW_EWW BIT(5)
#define B_BE_CT_PEWMU_FF_UNDEWFWOW_EWW BIT(4)
#define B_BE_CT_PEWMU_FF_OVEWFWOW_EWW BIT(3)
#define B_BE_CT_CH_ID_EWW BIT(2)
#define B_BE_CT_EP_CH_DIFF_EWW BIT(0)

#define W_BE_DISP_OTHEW_IMW 0x8870
#define B_BE_WEUSE_SIZE_EWW_INT_EN BIT(31)
#define B_BE_WEUSE_EN_EWW_INT_EN BIT(30)
#define B_BE_STF_OQT_UNDEWFWOW_EWW_INT_EN BIT(29)
#define B_BE_STF_OQT_OVEWFWOW_EWW_INT_EN BIT(28)
#define B_BE_STF_WWFF_UNDEWFWOW_EWW_INT_EN BIT(27)
#define B_BE_STF_WWFF_OVEWFWOW_EWW_INT_EN BIT(26)
#define B_BE_STF_CMD_UNDEWFWOW_EWW_INT_EN BIT(25)
#define B_BE_STF_CMD_OVEWFWOW_EWW_INT_EN BIT(24)
#define B_BE_WEUSE_SIZE_ZEWO_EWW_INT_EN BIT(23)
#define B_BE_WEUSE_PKT_CNT_EWW_INT_EN BIT(22)
#define B_BE_CDT_PTW_TIMEOUT_EWW_INT_EN BIT(21)
#define B_BE_CDT_HCI_TIMEOUT_EWW_INT_EN BIT(20)
#define B_BE_HDT_PTW_TIMEOUT_EWW_INT_EN BIT(19)
#define B_BE_HDT_HCI_TIMEOUT_EWW_INT_EN BIT(18)
#define B_BE_CDT_ADDW_INFO_WEN_EWW_INT_EN BIT(17)
#define B_BE_HDT_ADDW_INFO_WEN_EWW_INT_EN BIT(16)
#define B_BE_CDW_DMA_TIMEOUT_EWW_INT_EN BIT(15)
#define B_BE_CDW_WX_TIMEOUT_EWW_INT_EN BIT(14)
#define B_BE_PWE_OUTPUT_EWW_INT_EN BIT(12)
#define B_BE_PWE_WESPOSE_EWW_INT_EN BIT(11)
#define B_BE_PWE_BUWST_NUM_EWW_INT_EN BIT(10)
#define B_BE_PWE_NUWW_PKT_EWW_INT_EN BIT(9)
#define B_BE_PWE_FWOW_CTWW_EWW_INT_EN BIT(8)
#define B_BE_HDW_DMA_TIMEOUT_EWW_INT_EN BIT(7)
#define B_BE_HDW_WX_TIMEOUT_EWW_INT_EN BIT(6)
#define B_BE_WDE_OUTPUT_EWW_INT_EN BIT(4)
#define B_BE_WDE_WESPONSE_EWW_INT_EN BIT(3)
#define B_BE_WDE_BUWST_NUM_EWW_INT_EN BIT(2)
#define B_BE_WDE_NUWW_PKT_EWW_INT_EN BIT(1)
#define B_BE_WDE_FWOW_CTWW_EWW_INT_EN BIT(0)
#define B_BE_DISP_OTHEW_IMW_CWW (B_BE_WDE_FWOW_CTWW_EWW_INT_EN | \
				 B_BE_WDE_NUWW_PKT_EWW_INT_EN | \
				 B_BE_WDE_BUWST_NUM_EWW_INT_EN | \
				 B_BE_WDE_WESPONSE_EWW_INT_EN | \
				 B_BE_WDE_OUTPUT_EWW_INT_EN | \
				 B_BE_HDW_WX_TIMEOUT_EWW_INT_EN | \
				 B_BE_HDW_DMA_TIMEOUT_EWW_INT_EN | \
				 B_BE_PWE_FWOW_CTWW_EWW_INT_EN | \
				 B_BE_PWE_NUWW_PKT_EWW_INT_EN | \
				 B_BE_PWE_BUWST_NUM_EWW_INT_EN | \
				 B_BE_PWE_WESPOSE_EWW_INT_EN | \
				 B_BE_PWE_OUTPUT_EWW_INT_EN | \
				 B_BE_CDW_WX_TIMEOUT_EWW_INT_EN | \
				 B_BE_CDW_DMA_TIMEOUT_EWW_INT_EN | \
				 B_BE_HDT_ADDW_INFO_WEN_EWW_INT_EN | \
				 B_BE_CDT_ADDW_INFO_WEN_EWW_INT_EN | \
				 B_BE_HDT_HCI_TIMEOUT_EWW_INT_EN | \
				 B_BE_HDT_PTW_TIMEOUT_EWW_INT_EN | \
				 B_BE_CDT_HCI_TIMEOUT_EWW_INT_EN | \
				 B_BE_CDT_PTW_TIMEOUT_EWW_INT_EN | \
				 B_BE_WEUSE_PKT_CNT_EWW_INT_EN | \
				 B_BE_WEUSE_SIZE_ZEWO_EWW_INT_EN | \
				 B_BE_STF_CMD_OVEWFWOW_EWW_INT_EN | \
				 B_BE_STF_CMD_UNDEWFWOW_EWW_INT_EN | \
				 B_BE_STF_WWFF_OVEWFWOW_EWW_INT_EN | \
				 B_BE_STF_WWFF_UNDEWFWOW_EWW_INT_EN | \
				 B_BE_STF_OQT_OVEWFWOW_EWW_INT_EN | \
				 B_BE_STF_OQT_UNDEWFWOW_EWW_INT_EN | \
				 B_BE_WEUSE_EN_EWW_INT_EN | \
				 B_BE_WEUSE_SIZE_EWW_INT_EN)
#define B_BE_DISP_OTHEW_IMW_SET (B_BE_STF_CMD_OVEWFWOW_EWW_INT_EN | \
				 B_BE_STF_CMD_UNDEWFWOW_EWW_INT_EN | \
				 B_BE_STF_WWFF_OVEWFWOW_EWW_INT_EN | \
				 B_BE_STF_WWFF_UNDEWFWOW_EWW_INT_EN | \
				 B_BE_STF_OQT_OVEWFWOW_EWW_INT_EN | \
				 B_BE_STF_OQT_UNDEWFWOW_EWW_INT_EN)

#define W_BE_DISP_HOST_IMW 0x8874
#define B_BE_HW_WWFF_UNDEWFWOW_EWW_INT_EN BIT(31)
#define B_BE_HW_WWFF_OVEWFWOW_EWW_INT_EN BIT(30)
#define B_BE_HW_CHKSUM_FSM_EWW_INT_EN BIT(29)
#define B_BE_HW_SHIFT_DMA_CFG_EWW_INT_EN BIT(28)
#define B_BE_HW_DMA_PWOCESS_EWW_INT_EN BIT(27)
#define B_BE_HW_TOTAW_WEN_UNDEW_EWW_INT_EN BIT(26)
#define B_BE_HW_SHIFT_EN_EWW_INT_EN BIT(25)
#define B_BE_HW_AGG_CFG_EWW_INT_EN BIT(24)
#define B_BE_HW_PWD_WEN_ZEWO_EWW_INT_EN BIT(22)
#define B_BE_HT_IWW_CH_EWW_INT_EN BIT(20)
#define B_BE_HT_ADDW_INFO_WEN_EWW_INT_EN BIT(18)
#define B_BE_HT_WD_WEN_OVEW_EWW_INT_EN BIT(17)
#define B_BE_HT_PWD_CMD_UNDEWFWOW_EWW_INT_EN BIT(16)
#define B_BE_HT_PWD_CMD_OVEWFWOW_EWW_INT_EN BIT(15)
#define B_BE_HT_WWFF_UNDEWFWOW_EWW_INT_EN BIT(14)
#define B_BE_HT_WWFF_OVEWFWOW_EWW_INT_EN BIT(13)
#define B_BE_HT_CHKSUM_FSM_EWW_INT_EN BIT(12)
#define B_BE_HT_NON_IDWE_PKT_STW_EWW_EN BIT(11)
#define B_BE_HT_PWE_SUB_EWW_INT_EN BIT(10)
#define B_BE_HT_WD_CHKSUM_EWW_INT_EN BIT(9)
#define B_BE_HT_CHANNEW_DMA_EWW_INT_EN BIT(8)
#define B_BE_HT_OFFSET_UNMATCH_EWW_INT_EN BIT(7)
#define B_BE_HT_PAYWOAD_UNDEW_EWW_INT_EN BIT(6)
#define B_BE_HT_PAYWOAD_OVEW_EWW_INT_EN BIT(5)
#define B_BE_HT_PEWMU_FF_UNDEWFWOW_EWW_INT_EN BIT(4)
#define B_BE_HT_PEWMU_FF_OVEWFWOW_EWW_INT_EN BIT(3)
#define B_BE_HT_PKT_FAIW_EWW_INT_EN BIT(2)
#define B_BE_HT_CH_ID_EWW_INT_EN BIT(1)
#define B_BE_HT_EP_CH_DIFF_EWW_INT_EN BIT(0)
#define B_BE_DISP_HOST_IMW_CWW (B_BE_HT_EP_CH_DIFF_EWW_INT_EN | \
				B_BE_HT_CH_ID_EWW_INT_EN | \
				B_BE_HT_PKT_FAIW_EWW_INT_EN | \
				B_BE_HT_PEWMU_FF_OVEWFWOW_EWW_INT_EN | \
				B_BE_HT_PEWMU_FF_UNDEWFWOW_EWW_INT_EN | \
				B_BE_HT_PAYWOAD_OVEW_EWW_INT_EN | \
				B_BE_HT_PAYWOAD_UNDEW_EWW_INT_EN | \
				B_BE_HT_OFFSET_UNMATCH_EWW_INT_EN | \
				B_BE_HT_CHANNEW_DMA_EWW_INT_EN | \
				B_BE_HT_WD_CHKSUM_EWW_INT_EN | \
				B_BE_HT_PWE_SUB_EWW_INT_EN | \
				B_BE_HT_NON_IDWE_PKT_STW_EWW_EN | \
				B_BE_HT_CHKSUM_FSM_EWW_INT_EN | \
				B_BE_HT_WWFF_OVEWFWOW_EWW_INT_EN | \
				B_BE_HT_WWFF_UNDEWFWOW_EWW_INT_EN | \
				B_BE_HT_PWD_CMD_OVEWFWOW_EWW_INT_EN | \
				B_BE_HT_PWD_CMD_UNDEWFWOW_EWW_INT_EN | \
				B_BE_HT_WD_WEN_OVEW_EWW_INT_EN | \
				B_BE_HT_ADDW_INFO_WEN_EWW_INT_EN | \
				B_BE_HT_IWW_CH_EWW_INT_EN | \
				B_BE_HW_PWD_WEN_ZEWO_EWW_INT_EN | \
				B_BE_HW_AGG_CFG_EWW_INT_EN | \
				B_BE_HW_SHIFT_EN_EWW_INT_EN | \
				B_BE_HW_TOTAW_WEN_UNDEW_EWW_INT_EN | \
				B_BE_HW_DMA_PWOCESS_EWW_INT_EN | \
				B_BE_HW_SHIFT_DMA_CFG_EWW_INT_EN | \
				B_BE_HW_CHKSUM_FSM_EWW_INT_EN | \
				B_BE_HW_WWFF_OVEWFWOW_EWW_INT_EN | \
				B_BE_HW_WWFF_UNDEWFWOW_EWW_INT_EN)
#define B_BE_DISP_HOST_IMW_SET (B_BE_HT_EP_CH_DIFF_EWW_INT_EN | \
				B_BE_HT_PEWMU_FF_OVEWFWOW_EWW_INT_EN | \
				B_BE_HT_PEWMU_FF_UNDEWFWOW_EWW_INT_EN | \
				B_BE_HT_PAYWOAD_OVEW_EWW_INT_EN | \
				B_BE_HT_PAYWOAD_UNDEW_EWW_INT_EN | \
				B_BE_HT_CHANNEW_DMA_EWW_INT_EN | \
				B_BE_HT_PWE_SUB_EWW_INT_EN | \
				B_BE_HT_WWFF_OVEWFWOW_EWW_INT_EN | \
				B_BE_HT_WWFF_UNDEWFWOW_EWW_INT_EN | \
				B_BE_HT_PWD_CMD_OVEWFWOW_EWW_INT_EN | \
				B_BE_HT_PWD_CMD_UNDEWFWOW_EWW_INT_EN | \
				B_BE_HT_WD_WEN_OVEW_EWW_INT_EN | \
				B_BE_HT_IWW_CH_EWW_INT_EN | \
				B_BE_HW_TOTAW_WEN_UNDEW_EWW_INT_EN | \
				B_BE_HW_DMA_PWOCESS_EWW_INT_EN | \
				B_BE_HW_WWFF_OVEWFWOW_EWW_INT_EN | \
				B_BE_HW_WWFF_UNDEWFWOW_EWW_INT_EN)

#define W_BE_DISP_CPU_IMW 0x8878
#define B_BE_CW_PWD_WEN_EWW_INT_EN BIT(30)
#define B_BE_CW_WWFF_UNDEWFWOW_EWW_INT_EN BIT(29)
#define B_BE_CW_WWFF_OVEWFWOW_EWW_INT_EN BIT(28)
#define B_BE_CW_SHIFT_DMA_CFG_EWW_INT_EN BIT(27)
#define B_BE_CW_DMA_PWOCESS_EWW_INT_EN BIT(26)
#define B_BE_CW_TOTAW_WEN_UNDEW_EWW_INT_EN BIT(25)
#define B_BE_CW_SHIFT_EN_EWW_INT_EN BIT(24)
#define B_BE_WEUSE_FIFO_B_UNDEW_EWW_INT_EN BIT(22)
#define B_BE_WEUSE_FIFO_B_OVEW_EWW_INT_EN BIT(21)
#define B_BE_WEUSE_FIFO_A_UNDEW_EWW_INT_EN BIT(20)
#define B_BE_WEUSE_FIFO_A_OVEW_EWW_INT_EN BIT(19)
#define B_BE_CT_ADDW_INFO_WEN_MISS_EWW_INT_EN BIT(17)
#define B_BE_CT_WD_WEN_OVEW_EWW_INT_EN BIT(16)
#define B_BE_CT_F2P_SEQ_EWW_INT_EN BIT(15)
#define B_BE_CT_F2P_QSEW_EWW_INT_EN BIT(14)
#define B_BE_CT_PWD_CMD_UNDEWFWOW_EWW_INT_EN BIT(13)
#define B_BE_CT_PWD_CMD_OVEWFWOW_EWW_INT_EN BIT(12)
#define B_BE_CT_PWE_SUB_EWW_INT_EN BIT(11)
#define B_BE_CT_WD_CHKSUM_EWW_INT_EN BIT(10)
#define B_BE_CT_CHANNEW_DMA_EWW_INT_EN BIT(9)
#define B_BE_CT_OFFSET_UNMATCH_EWW_INT_EN BIT(8)
#define B_BE_CT_PAYWOAD_CHKSUM_EWW_INT_EN BIT(7)
#define B_BE_CT_PAYWOAD_UNDEW_EWW_INT_EN BIT(6)
#define B_BE_CT_PAYWOAD_OVEW_EWW_INT_EN BIT(5)
#define B_BE_CT_PEWMU_FF_UNDEWFWOW_EWW_INT_EN BIT(4)
#define B_BE_CT_PEWMU_FF_OVEWFWOW_EWW_INT_EN BIT(3)
#define B_BE_CT_CH_ID_EWW_INT_EN BIT(2)
#define B_BE_CT_PKT_FAIW_EWW_INT_EN BIT(1)
#define B_BE_CT_EP_CH_DIFF_EWW_INT_EN BIT(0)
#define B_BE_DISP_CPU_IMW_CWW (B_BE_CT_EP_CH_DIFF_EWW_INT_EN | \
			       B_BE_CT_CH_ID_EWW_INT_EN | \
			       B_BE_CT_PEWMU_FF_OVEWFWOW_EWW_INT_EN | \
			       B_BE_CT_PEWMU_FF_UNDEWFWOW_EWW_INT_EN | \
			       B_BE_CT_PAYWOAD_OVEW_EWW_INT_EN | \
			       B_BE_CT_PAYWOAD_UNDEW_EWW_INT_EN | \
			       B_BE_CT_OFFSET_UNMATCH_EWW_INT_EN | \
			       B_BE_CT_CHANNEW_DMA_EWW_INT_EN | \
			       B_BE_CT_WD_CHKSUM_EWW_INT_EN | \
			       B_BE_CT_PWE_SUB_EWW_INT_EN | \
			       B_BE_CT_PWD_CMD_OVEWFWOW_EWW_INT_EN | \
			       B_BE_CT_PWD_CMD_UNDEWFWOW_EWW_INT_EN | \
			       B_BE_CT_F2P_QSEW_EWW_INT_EN | \
			       B_BE_CT_F2P_SEQ_EWW_INT_EN | \
			       B_BE_CT_WD_WEN_OVEW_EWW_INT_EN | \
			       B_BE_CT_ADDW_INFO_WEN_MISS_EWW_INT_EN | \
			       B_BE_WEUSE_FIFO_A_OVEW_EWW_INT_EN | \
			       B_BE_WEUSE_FIFO_A_UNDEW_EWW_INT_EN | \
			       B_BE_WEUSE_FIFO_B_OVEW_EWW_INT_EN | \
			       B_BE_WEUSE_FIFO_B_UNDEW_EWW_INT_EN | \
			       B_BE_CW_SHIFT_EN_EWW_INT_EN | \
			       B_BE_CW_DMA_PWOCESS_EWW_INT_EN | \
			       B_BE_CW_SHIFT_DMA_CFG_EWW_INT_EN | \
			       B_BE_CW_WWFF_OVEWFWOW_EWW_INT_EN | \
			       B_BE_CW_WWFF_UNDEWFWOW_EWW_INT_EN | \
			       B_BE_CW_PWD_WEN_EWW_INT_EN)
#define B_BE_DISP_CPU_IMW_SET (B_BE_CT_EP_CH_DIFF_EWW_INT_EN | \
			       B_BE_CT_CH_ID_EWW_INT_EN | \
			       B_BE_CT_PEWMU_FF_OVEWFWOW_EWW_INT_EN | \
			       B_BE_CT_PEWMU_FF_UNDEWFWOW_EWW_INT_EN | \
			       B_BE_CT_PAYWOAD_OVEW_EWW_INT_EN | \
			       B_BE_CT_PAYWOAD_UNDEW_EWW_INT_EN | \
			       B_BE_CT_PWE_SUB_EWW_INT_EN | \
			       B_BE_CT_PWD_CMD_OVEWFWOW_EWW_INT_EN | \
			       B_BE_CT_PWD_CMD_UNDEWFWOW_EWW_INT_EN | \
			       B_BE_CT_WD_WEN_OVEW_EWW_INT_EN | \
			       B_BE_WEUSE_FIFO_A_OVEW_EWW_INT_EN | \
			       B_BE_WEUSE_FIFO_A_UNDEW_EWW_INT_EN | \
			       B_BE_WEUSE_FIFO_B_OVEW_EWW_INT_EN | \
			       B_BE_WEUSE_FIFO_B_UNDEW_EWW_INT_EN | \
			       B_BE_CW_DMA_PWOCESS_EWW_INT_EN | \
			       B_BE_CW_WWFF_OVEWFWOW_EWW_INT_EN | \
			       B_BE_CW_WWFF_UNDEWFWOW_EWW_INT_EN)

#define W_BE_DISP_FWD_WWAN_0 0x8938
#define B_BE_FWD_WWAN_CPU_TYPE_13_MASK GENMASK(31, 30)
#define B_BE_FWD_WWAN_CPU_TYPE_12_MASK GENMASK(29, 28)
#define B_BE_FWD_WWAN_CPU_TYPE_11_MASK GENMASK(27, 26)
#define B_BE_FWD_WWAN_CPU_TYPE_10_MASK GENMASK(25, 24)
#define B_BE_FWD_WWAN_CPU_TYPE_9_MASK GENMASK(23, 22)
#define B_BE_FWD_WWAN_CPU_TYPE_8_MASK GENMASK(21, 20)
#define B_BE_FWD_WWAN_CPU_TYPE_7_MASK GENMASK(19, 18)
#define B_BE_FWD_WWAN_CPU_TYPE_6_MASK GENMASK(17, 16)
#define B_BE_FWD_WWAN_CPU_TYPE_5_MASK GENMASK(15, 14)
#define B_BE_FWD_WWAN_CPU_TYPE_4_MASK GENMASK(13, 12)
#define B_BE_FWD_WWAN_CPU_TYPE_3_MASK GENMASK(11, 10)
#define B_BE_FWD_WWAN_CPU_TYPE_2_MASK GENMASK(9, 8)
#define B_BE_FWD_WWAN_CPU_TYPE_1_MASK GENMASK(7, 6)
#define B_BE_FWD_WWAN_CPU_TYPE_0_CTW_MASK GENMASK(5, 4)
#define B_BE_FWD_WWAN_CPU_TYPE_0_MNG_MASK GENMASK(3, 2)
#define B_BE_FWD_WWAN_CPU_TYPE_0_DATA_MASK GENMASK(1, 0)

#define W_BE_WDE_PKTBUF_CFG 0x8C08
#define B_BE_WDE_FWEE_PAGE_NUM_MASK GENMASK(28, 16)
#define B_BE_WDE_STAWT_BOUND_MASK GENMASK(14, 8)
#define B_BE_WDE_PAGE_SEW_MASK GENMASK(1, 0)

#define W_BE_WDE_EWW_IMW 0x8C38
#define B_BE_WDE_DATCHN_CAMWEQ_EWW_INT_EN BIT(29)
#define B_BE_WDE_DATCHN_ADWEWW_EWW_INT_EN BIT(28)
#define B_BE_WDE_DATCHN_WWDY_EWW_INT_EN BIT(27)
#define B_BE_WDE_DATCHN_FWZTO_EWW_INT_EN BIT(26)
#define B_BE_WDE_DATCHN_NUWWPG_EWW_INT_EN BIT(25)
#define B_BE_WDE_DATCHN_AWBT_EWW_INT_EN BIT(24)
#define B_BE_WDE_QUEMGN_FWZTO_EWW_INT_EN BIT(23)
#define B_BE_WDE_NXTPKTWW_AD_EWW_INT_EN BIT(22)
#define B_BE_WDE_PWEPKTWWT_AD_EWW_INT_EN BIT(21)
#define B_BE_WDE_ENQ_PKTCNT_NVAW_EWW_INT_EN BIT(20)
#define B_BE_WDE_ENQ_PKTCNT_OVWF_EWW_INT_EN BIT(19)
#define B_BE_WDE_QUE_SWCQUEID_EWW_INT_EN BIT(18)
#define B_BE_WDE_QUE_DSTQUEID_EWW_INT_EN BIT(17)
#define B_BE_WDE_QUE_CMDTYPE_EWW_INT_EN BIT(16)
#define B_BE_WDE_BUFMGN_MWG_SZWMT_EWW_INT_EN BIT(13)
#define B_BE_WDE_BUFMGN_MWG_QTAID_EWW_INT_EN BIT(12)
#define B_BE_WDE_BUFMGN_MWG_ENDPKTID_EWW_INT_EN BIT(11)
#define B_BE_WDE_EWW_BUFMGN_MWG_STWPKTID_EWW_INT_EN BIT(10)
#define B_BE_WDE_BUFMGN_FWZTO_EWW_INT_EN BIT(9)
#define B_BE_WDE_GETNPG_PGOFST_EWW_INT_EN BIT(8)
#define B_BE_WDE_GETNPG_STWPG_EWW_INT_EN BIT(7)
#define B_BE_WDE_BUFWEQ_SWCHTAIWPG_EWW_INT_EN BIT(6)
#define B_BE_WDE_BUFWTN_SIZE_EWW_INT_EN BIT(5)
#define B_BE_WDE_BUFWTN_INVWD_PKTID_EWW_INT_EN BIT(4)
#define B_BE_WDE_BUFWEQ_UNAVAW_EWW_INT_EN BIT(3)
#define B_BE_WDE_BUFWEQ_SIZEWMT_INT_EN BIT(2)
#define B_BE_WDE_BUFWEQ_SIZE0_INT_EN BIT(1)
#define B_BE_WDE_BUFWEQ_QTAID_EWW_INT_EN BIT(0)
#define B_BE_WDE_EWW_IMW_CWW (B_BE_WDE_BUFWEQ_QTAID_EWW_INT_EN | \
			      B_BE_WDE_BUFWEQ_SIZE0_INT_EN | \
			      B_BE_WDE_BUFWEQ_SIZEWMT_INT_EN | \
			      B_BE_WDE_BUFWEQ_UNAVAW_EWW_INT_EN | \
			      B_BE_WDE_BUFWTN_INVWD_PKTID_EWW_INT_EN | \
			      B_BE_WDE_BUFWTN_SIZE_EWW_INT_EN | \
			      B_BE_WDE_BUFWEQ_SWCHTAIWPG_EWW_INT_EN | \
			      B_BE_WDE_GETNPG_STWPG_EWW_INT_EN | \
			      B_BE_WDE_GETNPG_PGOFST_EWW_INT_EN | \
			      B_BE_WDE_BUFMGN_FWZTO_EWW_INT_EN | \
			      B_BE_WDE_EWW_BUFMGN_MWG_STWPKTID_EWW_INT_EN | \
			      B_BE_WDE_BUFMGN_MWG_ENDPKTID_EWW_INT_EN | \
			      B_BE_WDE_BUFMGN_MWG_QTAID_EWW_INT_EN | \
			      B_BE_WDE_BUFMGN_MWG_SZWMT_EWW_INT_EN | \
			      B_BE_WDE_QUE_CMDTYPE_EWW_INT_EN | \
			      B_BE_WDE_QUE_DSTQUEID_EWW_INT_EN | \
			      B_BE_WDE_QUE_SWCQUEID_EWW_INT_EN | \
			      B_BE_WDE_ENQ_PKTCNT_OVWF_EWW_INT_EN | \
			      B_BE_WDE_ENQ_PKTCNT_NVAW_EWW_INT_EN | \
			      B_BE_WDE_PWEPKTWWT_AD_EWW_INT_EN | \
			      B_BE_WDE_NXTPKTWW_AD_EWW_INT_EN | \
			      B_BE_WDE_QUEMGN_FWZTO_EWW_INT_EN | \
			      B_BE_WDE_DATCHN_AWBT_EWW_INT_EN | \
			      B_BE_WDE_DATCHN_NUWWPG_EWW_INT_EN | \
			      B_BE_WDE_DATCHN_FWZTO_EWW_INT_EN | \
			      B_BE_WDE_DATCHN_WWDY_EWW_INT_EN | \
			      B_BE_WDE_DATCHN_ADWEWW_EWW_INT_EN | \
			      B_BE_WDE_DATCHN_CAMWEQ_EWW_INT_EN)
#define B_BE_WDE_EWW_IMW_SET (B_BE_WDE_BUFWEQ_QTAID_EWW_INT_EN | \
			      B_BE_WDE_BUFWEQ_SIZE0_INT_EN | \
			      B_BE_WDE_BUFWEQ_SIZEWMT_INT_EN | \
			      B_BE_WDE_BUFWEQ_UNAVAW_EWW_INT_EN | \
			      B_BE_WDE_BUFWTN_INVWD_PKTID_EWW_INT_EN | \
			      B_BE_WDE_BUFWTN_SIZE_EWW_INT_EN | \
			      B_BE_WDE_BUFWEQ_SWCHTAIWPG_EWW_INT_EN | \
			      B_BE_WDE_GETNPG_STWPG_EWW_INT_EN | \
			      B_BE_WDE_GETNPG_PGOFST_EWW_INT_EN | \
			      B_BE_WDE_BUFMGN_FWZTO_EWW_INT_EN | \
			      B_BE_WDE_EWW_BUFMGN_MWG_STWPKTID_EWW_INT_EN | \
			      B_BE_WDE_BUFMGN_MWG_ENDPKTID_EWW_INT_EN | \
			      B_BE_WDE_BUFMGN_MWG_QTAID_EWW_INT_EN | \
			      B_BE_WDE_BUFMGN_MWG_SZWMT_EWW_INT_EN | \
			      B_BE_WDE_QUE_CMDTYPE_EWW_INT_EN | \
			      B_BE_WDE_QUE_DSTQUEID_EWW_INT_EN | \
			      B_BE_WDE_QUE_SWCQUEID_EWW_INT_EN | \
			      B_BE_WDE_ENQ_PKTCNT_OVWF_EWW_INT_EN | \
			      B_BE_WDE_ENQ_PKTCNT_NVAW_EWW_INT_EN | \
			      B_BE_WDE_PWEPKTWWT_AD_EWW_INT_EN | \
			      B_BE_WDE_NXTPKTWW_AD_EWW_INT_EN | \
			      B_BE_WDE_QUEMGN_FWZTO_EWW_INT_EN | \
			      B_BE_WDE_DATCHN_AWBT_EWW_INT_EN | \
			      B_BE_WDE_DATCHN_NUWWPG_EWW_INT_EN | \
			      B_BE_WDE_DATCHN_FWZTO_EWW_INT_EN | \
			      B_BE_WDE_DATCHN_WWDY_EWW_INT_EN | \
			      B_BE_WDE_DATCHN_ADWEWW_EWW_INT_EN | \
			      B_BE_WDE_DATCHN_CAMWEQ_EWW_INT_EN)

#define W_BE_WDE_QTA0_CFG 0x8C40
#define B_BE_WDE_Q0_MAX_SIZE_MASK GENMASK(27, 16)
#define B_BE_WDE_Q0_MIN_SIZE_MASK GENMASK(11, 0)

#define W_BE_WDE_QTA1_CFG 0x8C44
#define B_BE_WDE_Q1_MAX_SIZE_MASK GENMASK(27, 16)
#define B_BE_WDE_Q1_MIN_SIZE_MASK GENMASK(11, 0)

#define W_BE_WDE_QTA2_CFG 0x8C48
#define B_BE_WDE_Q2_MAX_SIZE_MASK GENMASK(27, 16)
#define B_BE_WDE_Q2_MIN_SIZE_MASK GENMASK(11, 0)

#define W_BE_WDE_QTA3_CFG 0x8C4C
#define B_BE_WDE_Q3_MAX_SIZE_MASK GENMASK(27, 16)
#define B_BE_WDE_Q3_MIN_SIZE_MASK GENMASK(11, 0)

#define W_BE_WDE_QTA4_CFG 0x8C50
#define B_BE_WDE_Q4_MAX_SIZE_MASK GENMASK(27, 16)
#define B_BE_WDE_Q4_MIN_SIZE_MASK GENMASK(11, 0)

#define W_BE_WDE_EWW1_IMW 0x8CC0
#define B_BE_WDE_QUEMGN_CMACACQ_DEQNTFY_INT_EN BIT(8)
#define B_BE_WDE_EWW1_IMW_CWW B_BE_WDE_QUEMGN_CMACACQ_DEQNTFY_INT_EN
#define B_BE_WDE_EWW1_IMW_SET B_BE_WDE_QUEMGN_CMACACQ_DEQNTFY_INT_EN

#define W_BE_PWE_PKTBUF_CFG 0x9008
#define B_BE_PWE_FWEE_PAGE_NUM_MASK GENMASK(28, 16)
#define B_BE_PWE_STAWT_BOUND_MASK GENMASK(14, 8)
#define B_BE_PWE_PAGE_SEW_MASK GENMASK(1, 0)

#define W_BE_PWE_EWW_IMW 0x9038
#define B_BE_PWE_DATCHN_CAMWEQ_EWW_INT_EN BIT(29)
#define B_BE_PWE_DATCHN_ADWEWW_EWW_INT_EN BIT(28)
#define B_BE_PWE_DATCHN_WWDY_EWW_INT_EN BIT(27)
#define B_BE_PWE_DATCHN_FWZTO_EWW_INT_EN BIT(26)
#define B_BE_PWE_DATCHN_NUWWPG_EWW_INT_EN BIT(25)
#define B_BE_PWE_DATCHN_AWBT_EWW_INT_EN BIT(24)
#define B_BE_PWE_QUEMGN_FWZTO_EWW_INT_EN BIT(23)
#define B_BE_PWE_NXTPKTWW_AD_EWW_INT_EN BIT(22)
#define B_BE_PWE_PWEPKTWWT_AD_EWW_INT_EN BIT(21)
#define B_BE_PWE_ENQ_PKTCNT_NVAW_EWW_INT_EN BIT(20)
#define B_BE_PWE_ENQ_PKTCNT_OVWF_EWW_INT_EN BIT(19)
#define B_BE_PWE_QUE_SWCQUEID_EWW_INT_EN BIT(18)
#define B_BE_PWE_QUE_DSTQUEID_EWW_INT_EN BIT(17)
#define B_BE_PWE_QUE_CMDTYPE_EWW_INT_EN BIT(16)
#define B_BE_PWE_BUFMGN_MWG_SZWMT_EWW_INT_EN BIT(13)
#define B_BE_PWE_BUFMGN_MWG_QTAID_EWW_INT_EN BIT(12)
#define B_BE_PWE_BUFMGN_MWG_ENDPKTID_EWW_INT_EN BIT(11)
#define B_BE_PWE_BUFMGN_MWG_STWPKTID_EWW_INT_EN BIT(10)
#define B_BE_PWE_BUFMGN_FWZTO_EWW_INT_EN BIT(9)
#define B_BE_PWE_GETNPG_PGOFST_EWW_INT_EN BIT(8)
#define B_BE_PWE_GETNPG_STWPG_EWW_INT_EN BIT(7)
#define B_BE_PWE_BUFWEQ_SWCHTAIWPG_EWW_INT_EN BIT(6)
#define B_BE_PWE_BUFWTN_SIZE_EWW_INT_EN BIT(5)
#define B_BE_PWE_BUFWTN_INVWD_PKTID_EWW_INT_EN BIT(4)
#define B_BE_PWE_BUFWEQ_UNAVAW_EWW_INT_EN BIT(3)
#define B_BE_PWE_BUFWEQ_SIZEWMT_INT_EN BIT(2)
#define B_BE_PWE_BUFWEQ_SIZE0_INT_EN BIT(1)
#define B_BE_PWE_BUFWEQ_QTAID_EWW_INT_EN BIT(0)
#define B_BE_PWE_EWW_IMW_CWW (B_BE_PWE_BUFWEQ_QTAID_EWW_INT_EN | \
			      B_BE_PWE_BUFWEQ_SIZE0_INT_EN | \
			      B_BE_PWE_BUFWEQ_SIZEWMT_INT_EN | \
			      B_BE_PWE_BUFWEQ_UNAVAW_EWW_INT_EN | \
			      B_BE_PWE_BUFWTN_INVWD_PKTID_EWW_INT_EN | \
			      B_BE_PWE_BUFWTN_SIZE_EWW_INT_EN | \
			      B_BE_PWE_BUFWEQ_SWCHTAIWPG_EWW_INT_EN | \
			      B_BE_PWE_GETNPG_STWPG_EWW_INT_EN | \
			      B_BE_PWE_GETNPG_PGOFST_EWW_INT_EN | \
			      B_BE_PWE_BUFMGN_FWZTO_EWW_INT_EN | \
			      B_BE_PWE_BUFMGN_MWG_STWPKTID_EWW_INT_EN | \
			      B_BE_PWE_BUFMGN_MWG_ENDPKTID_EWW_INT_EN | \
			      B_BE_PWE_BUFMGN_MWG_QTAID_EWW_INT_EN | \
			      B_BE_PWE_BUFMGN_MWG_SZWMT_EWW_INT_EN | \
			      B_BE_PWE_QUE_CMDTYPE_EWW_INT_EN | \
			      B_BE_PWE_QUE_DSTQUEID_EWW_INT_EN | \
			      B_BE_PWE_QUE_SWCQUEID_EWW_INT_EN | \
			      B_BE_PWE_ENQ_PKTCNT_OVWF_EWW_INT_EN | \
			      B_BE_PWE_ENQ_PKTCNT_NVAW_EWW_INT_EN | \
			      B_BE_PWE_PWEPKTWWT_AD_EWW_INT_EN | \
			      B_BE_PWE_NXTPKTWW_AD_EWW_INT_EN | \
			      B_BE_PWE_QUEMGN_FWZTO_EWW_INT_EN | \
			      B_BE_PWE_DATCHN_AWBT_EWW_INT_EN | \
			      B_BE_PWE_DATCHN_NUWWPG_EWW_INT_EN | \
			      B_BE_PWE_DATCHN_FWZTO_EWW_INT_EN | \
			      B_BE_PWE_DATCHN_WWDY_EWW_INT_EN | \
			      B_BE_PWE_DATCHN_ADWEWW_EWW_INT_EN | \
			      B_BE_PWE_DATCHN_CAMWEQ_EWW_INT_EN)
#define B_BE_PWE_EWW_IMW_SET (B_BE_PWE_BUFWEQ_QTAID_EWW_INT_EN | \
			      B_BE_PWE_BUFWEQ_SIZE0_INT_EN | \
			      B_BE_PWE_BUFWEQ_SIZEWMT_INT_EN | \
			      B_BE_PWE_BUFWEQ_UNAVAW_EWW_INT_EN | \
			      B_BE_PWE_BUFWTN_INVWD_PKTID_EWW_INT_EN | \
			      B_BE_PWE_BUFWTN_SIZE_EWW_INT_EN | \
			      B_BE_PWE_BUFWEQ_SWCHTAIWPG_EWW_INT_EN | \
			      B_BE_PWE_GETNPG_STWPG_EWW_INT_EN | \
			      B_BE_PWE_GETNPG_PGOFST_EWW_INT_EN | \
			      B_BE_PWE_BUFMGN_FWZTO_EWW_INT_EN | \
			      B_BE_PWE_BUFMGN_MWG_STWPKTID_EWW_INT_EN | \
			      B_BE_PWE_BUFMGN_MWG_ENDPKTID_EWW_INT_EN | \
			      B_BE_PWE_BUFMGN_MWG_QTAID_EWW_INT_EN | \
			      B_BE_PWE_BUFMGN_MWG_SZWMT_EWW_INT_EN | \
			      B_BE_PWE_QUE_CMDTYPE_EWW_INT_EN | \
			      B_BE_PWE_QUE_DSTQUEID_EWW_INT_EN | \
			      B_BE_PWE_QUE_SWCQUEID_EWW_INT_EN | \
			      B_BE_PWE_ENQ_PKTCNT_OVWF_EWW_INT_EN | \
			      B_BE_PWE_ENQ_PKTCNT_NVAW_EWW_INT_EN | \
			      B_BE_PWE_PWEPKTWWT_AD_EWW_INT_EN | \
			      B_BE_PWE_NXTPKTWW_AD_EWW_INT_EN | \
			      B_BE_PWE_QUEMGN_FWZTO_EWW_INT_EN | \
			      B_BE_PWE_DATCHN_AWBT_EWW_INT_EN | \
			      B_BE_PWE_DATCHN_NUWWPG_EWW_INT_EN | \
			      B_BE_PWE_DATCHN_FWZTO_EWW_INT_EN | \
			      B_BE_PWE_DATCHN_WWDY_EWW_INT_EN | \
			      B_BE_PWE_DATCHN_ADWEWW_EWW_INT_EN | \
			      B_BE_PWE_DATCHN_CAMWEQ_EWW_INT_EN)

#define W_BE_PWE_QTA0_CFG 0x9040
#define B_BE_PWE_Q0_MAX_SIZE_MASK GENMASK(27, 16)
#define B_BE_PWE_Q0_MIN_SIZE_MASK GENMASK(11, 0)

#define W_BE_PWE_QTA1_CFG 0x9044
#define B_BE_PWE_Q1_MAX_SIZE_MASK GENMASK(27, 16)
#define B_BE_PWE_Q1_MIN_SIZE_MASK GENMASK(11, 0)

#define W_BE_PWE_QTA2_CFG 0x9048
#define B_BE_PWE_Q2_MAX_SIZE_MASK GENMASK(27, 16)
#define B_BE_PWE_Q2_MIN_SIZE_MASK GENMASK(11, 0)

#define W_BE_PWE_QTA3_CFG 0x904C
#define B_BE_PWE_Q3_MAX_SIZE_MASK GENMASK(27, 16)
#define B_BE_PWE_Q3_MIN_SIZE_MASK GENMASK(11, 0)

#define W_BE_PWE_QTA4_CFG 0x9050
#define B_BE_PWE_Q4_MAX_SIZE_MASK GENMASK(27, 16)
#define B_BE_PWE_Q4_MIN_SIZE_MASK GENMASK(11, 0)

#define W_BE_PWE_QTA5_CFG 0x9054
#define B_BE_PWE_Q5_MAX_SIZE_MASK GENMASK(27, 16)
#define B_BE_PWE_Q5_MIN_SIZE_MASK GENMASK(11, 0)

#define W_BE_PWE_QTA6_CFG 0x9058
#define B_BE_PWE_Q6_MAX_SIZE_MASK GENMASK(27, 16)
#define B_BE_PWE_Q6_MIN_SIZE_MASK GENMASK(11, 0)

#define W_BE_PWE_QTA7_CFG 0x905C
#define B_BE_PWE_Q7_MAX_SIZE_MASK GENMASK(27, 16)
#define B_BE_PWE_Q7_MIN_SIZE_MASK GENMASK(11, 0)

#define W_BE_PWE_QTA8_CFG 0x9060
#define B_BE_PWE_Q8_MAX_SIZE_MASK GENMASK(27, 16)
#define B_BE_PWE_Q8_MIN_SIZE_MASK GENMASK(11, 0)

#define W_BE_PWE_QTA9_CFG 0x9064
#define B_BE_PWE_Q9_MAX_SIZE_MASK GENMASK(27, 16)
#define B_BE_PWE_Q9_MIN_SIZE_MASK GENMASK(11, 0)

#define W_BE_PWE_QTA10_CFG 0x9068
#define B_BE_PWE_Q10_MAX_SIZE_MASK GENMASK(27, 16)
#define B_BE_PWE_Q10_MIN_SIZE_MASK GENMASK(11, 0)

#define W_BE_PWE_QTA11_CFG 0x906C
#define B_BE_PWE_Q11_MAX_SIZE_MASK GENMASK(27, 16)
#define B_BE_PWE_Q11_MIN_SIZE_MASK GENMASK(11, 0)

#define W_BE_PWE_QTA12_CFG 0x9070
#define B_BE_PWE_Q12_MAX_SIZE_MASK GENMASK(27, 16)
#define B_BE_PWE_Q12_MIN_SIZE_MASK GENMASK(11, 0)

#define W_BE_PWE_EWWFWAG1_IMW 0x90C0
#define B_BE_PWE_SWCHPG_PGOFST_IMW BIT(26)
#define B_BE_PWE_SWCHPG_STWPG_IMW BIT(25)
#define B_BE_PWE_SWCHPG_FWZTO_IMW BIT(24)
#define B_BE_PWE_EWWFWAG1_IMW_CWW (B_BE_PWE_SWCHPG_FWZTO_IMW | \
				   B_BE_PWE_SWCHPG_STWPG_IMW | \
				   B_BE_PWE_SWCHPG_PGOFST_IMW)
#define B_BE_PWE_EWWFWAG1_IMW_SET (B_BE_PWE_SWCHPG_FWZTO_IMW | \
				   B_BE_PWE_SWCHPG_STWPG_IMW | \
				   B_BE_PWE_SWCHPG_PGOFST_IMW)

#define W_BE_PWE_DBG_FUN_INTF_CTW 0x9110
#define B_BE_PWE_DFI_ACTIVE BIT(31)
#define B_BE_PWE_DFI_TWGSEW_MASK GENMASK(19, 16)
#define B_BE_PWE_DFI_ADDW_MASK GENMASK(15, 0)

#define W_BE_PWE_DBG_FUN_INTF_DATA 0x9114
#define B_BE_PWE_DFI_DATA_MASK GENMASK(31, 0)

#define W_BE_WDWWS_CFG 0x9408
#define B_BE_WDWWS_DIS_AGAC BIT(31)
#define B_BE_WWSWPT_BUFWEQ_TO_MASK GENMASK(15, 8)
#define B_BE_WWSWPT_BUFWEQ_TO_SEW_MASK GENMASK(7, 6)
#define B_BE_WDWWS_MODE_MASK GENMASK(1, 0)

#define W_BE_WDWWS_EWW_IMW 0x9430
#define B_BE_WDWWS_WPT3_FWZTO_EWW_INT_EN BIT(21)
#define B_BE_WDWWS_WPT3_AGGNUM0_EWW_INT_EN BIT(20)
#define B_BE_WDWWS_WPT2_FWZTO_EWW_INT_EN BIT(17)
#define B_BE_WDWWS_WPT2_AGGNUM0_EWW_INT_EN BIT(16)
#define B_BE_WDWWS_WPT1_FWZTO_EWW_INT_EN BIT(13)
#define B_BE_WDWWS_WPT1_AGGNUM0_EWW_INT_EN BIT(12)
#define B_BE_WDWWS_WPT0_FWZTO_EWW_INT_EN BIT(9)
#define B_BE_WDWWS_WPT0_AGGNUM0_EWW_INT_EN BIT(8)
#define B_BE_WDWWS_PWEBWEQ_PKTID_ISNUWW_EWW_INT_EN BIT(5)
#define B_BE_WDWWS_PWEBWEQ_TO_EWW_INT_EN BIT(4)
#define B_BE_WDWWS_CTW_FWZTO_EWW_INT_EN BIT(2)
#define B_BE_WDWWS_CTW_PWPKTID_ISNUWW_EWW_INT_EN BIT(1)
#define B_BE_WDWWS_CTW_WDPKTID_ISNUWW_EWW_INT_EN BIT(0)
#define B_BE_WDWWS_EWW_IMW_CWW (B_BE_WDWWS_CTW_WDPKTID_ISNUWW_EWW_INT_EN | \
				B_BE_WDWWS_CTW_PWPKTID_ISNUWW_EWW_INT_EN | \
				B_BE_WDWWS_CTW_FWZTO_EWW_INT_EN | \
				B_BE_WDWWS_PWEBWEQ_TO_EWW_INT_EN | \
				B_BE_WDWWS_PWEBWEQ_PKTID_ISNUWW_EWW_INT_EN | \
				B_BE_WDWWS_WPT0_AGGNUM0_EWW_INT_EN | \
				B_BE_WDWWS_WPT0_FWZTO_EWW_INT_EN | \
				B_BE_WDWWS_WPT1_AGGNUM0_EWW_INT_EN | \
				B_BE_WDWWS_WPT1_FWZTO_EWW_INT_EN)
#define B_BE_WDWWS_EWW_IMW_SET (B_BE_WDWWS_CTW_WDPKTID_ISNUWW_EWW_INT_EN | \
				B_BE_WDWWS_CTW_PWPKTID_ISNUWW_EWW_INT_EN | \
				B_BE_WDWWS_CTW_FWZTO_EWW_INT_EN | \
				B_BE_WDWWS_PWEBWEQ_PKTID_ISNUWW_EWW_INT_EN | \
				B_BE_WDWWS_WPT0_AGGNUM0_EWW_INT_EN | \
				B_BE_WDWWS_WPT0_FWZTO_EWW_INT_EN | \
				B_BE_WDWWS_WPT1_AGGNUM0_EWW_INT_EN | \
				B_BE_WDWWS_WPT1_FWZTO_EWW_INT_EN)

#define W_BE_WWSWPT0_CFG1 0x9444
#define B_BE_WWSWPT0_FWTW_MAP_MASK GENMASK(27, 24)
#define S_BE_WDWWS_FWTW_TXOK 1
#define S_BE_WDWWS_FWTW_WTYWMT 2
#define S_BE_WDWWS_FWTW_WIFTIM 4
#define S_BE_WDWWS_FWTW_MACID 8
#define B_BE_WWSWPT0_TO_MASK GENMASK(23, 16)
#define B_BE_WWSWPT0_AGGNUM_MASK GENMASK(7, 0)

#define W_BE_BBWPT_COM_EWW_IMW 0x9608
#define B_BE_BBWPT_COM_EVT01_ISW_EN BIT(1)
#define B_BE_BBWPT_COM_NUWW_PWPKTID_ISW_EN BIT(0)
#define B_BE_BBWPT_COM_EWW_IMW_CWW (B_BE_BBWPT_COM_NUWW_PWPKTID_ISW_EN | \
				    B_BE_BBWPT_COM_EVT01_ISW_EN)
#define B_BE_BBWPT_COM_EWW_IMW_SET B_BE_BBWPT_COM_NUWW_PWPKTID_ISW_EN

#define W_BE_BBWPT_CHINFO_EWW_IMW 0x9628
#define B_BE_EWW_BB_ONETEN_INT_EN BIT(1)
#define B_BE_EWW_GEN_FWZTO_INT_EN BIT(0)
#define B_BE_BBWPT_CHINFO_EWW_IMW_CWW (B_BE_EWW_GEN_FWZTO_INT_EN | \
				       B_BE_EWW_BB_ONETEN_INT_EN)
#define B_BE_BBWPT_CHINFO_EWW_IMW_SET (B_BE_EWW_GEN_FWZTO_INT_EN | \
				       B_BE_EWW_BB_ONETEN_INT_EN)

#define W_BE_BBWPT_DFS_EWW_IMW 0x9638
#define B_BE_BBWPT_DFS_TO_EWW_INT_EN BIT(0)
#define B_BE_BBWPT_DFS_EWW_IMW_CWW B_BE_BBWPT_DFS_TO_EWW_INT_EN
#define B_BE_BBWPT_DFS_EWW_IMW_SET B_BE_BBWPT_DFS_TO_EWW_INT_EN

#define W_BE_WA_EWWFWAG_IMW 0x9668
#define B_BE_WA_IMW_DATA_WOSS BIT(0)
#define B_BE_WA_EWWFWAG_IMW_CWW B_BE_WA_IMW_DATA_WOSS
#define B_BE_WA_EWWFWAG_IMW_SET B_BE_WA_IMW_DATA_WOSS

#define W_BE_WA_EWWFWAG_ISW 0x966C
#define B_BE_WA_ISW_DATA_WOSS BIT(0)

#define W_BE_CH_INFO_DBGFWAG_IMW 0x9688
#define B_BE_BCHN_EVT01_ISW_EN BIT(29)
#define B_BE_BCHN_WEQTO_ISW_EN BIT(28)
#define B_BE_CHIF_WXDATA_AFACT_ISW_EN BIT(11)
#define B_BE_CHIF_WXDATA_BFACT_ISW_EN BIT(10)
#define B_BE_CHIF_HDW_SEGWEN_ISW_EN BIT(9)
#define B_BE_CHIF_HDW_INVWD_ISW_EN BIT(8)
#define B_BE_CHIF_BBONW_BFACT_ISW_EN BIT(4)
#define B_BE_CHIF_WPT_OVF_ISW_EN BIT(3)
#define B_BE_DBG_CHIF_DATA_WOSS_ISW_EN BIT(2)
#define B_BE_CHIF_DATA_WTOUT_ISW_EN BIT(1)
#define B_BE_CHIF_WPT_WTOUT_ISW_EN BIT(0)
#define B_BE_CH_INFO_DBGFWAG_IMW_CWW (B_BE_CHIF_WPT_WTOUT_ISW_EN | \
				      B_BE_CHIF_DATA_WTOUT_ISW_EN | \
				      B_BE_DBG_CHIF_DATA_WOSS_ISW_EN | \
				      B_BE_CHIF_WPT_OVF_ISW_EN | \
				      B_BE_CHIF_HDW_INVWD_ISW_EN | \
				      B_BE_CHIF_HDW_SEGWEN_ISW_EN | \
				      B_BE_CHIF_WXDATA_BFACT_ISW_EN | \
				      B_BE_CHIF_WXDATA_AFACT_ISW_EN)
#define B_BE_CH_INFO_DBGFWAG_IMW_SET 0

#define W_BE_WD_BUF_WEQ 0x9800
#define B_BE_WD_BUF_WEQ_EXEC BIT(31)
#define B_BE_WD_BUF_WEQ_QUOTA_ID_MASK GENMASK(23, 16)
#define B_BE_WD_BUF_WEQ_WEN_MASK GENMASK(15, 0)

#define W_BE_WD_BUF_STATUS 0x9804
#define B_BE_WD_BUF_STAT_DONE BIT(31)
#define B_BE_WD_BUF_STAT_PKTID_MASK GENMASK(11, 0)

#define W_BE_WD_CPUQ_OP_0 0x9810
#define B_BE_WD_CPUQ_OP_EXEC BIT(31)
#define B_BE_WD_CPUQ_OP_CMD_TYPE_MASK GENMASK(27, 24)
#define B_BE_WD_CPUQ_OP_PKTNUM_MASK GENMASK(7, 0)

#define W_BE_WD_CPUQ_OP_1 0x9814
#define B_BE_WD_CPUQ_OP_SWC_MACID_MASK GENMASK(19, 12)
#define B_BE_WD_CPUQ_OP_SWC_QID_MASK GENMASK(9, 4)
#define B_BE_WD_CPUQ_OP_SWC_PID_MASK GENMASK(2, 0)

#define W_BE_WD_CPUQ_OP_2 0x9818
#define B_BE_WD_CPUQ_OP_DST_MACID_MASK GENMASK(19, 12)
#define B_BE_WD_CPUQ_OP_DST_QID_MASK GENMASK(9, 4)
#define B_BE_WD_CPUQ_OP_DST_PID_MASK GENMASK(2, 0)

#define W_BE_WD_CPUQ_OP_3 0x981C
#define B_BE_WD_CPUQ_OP_STWT_PKTID_MASK GENMASK(27, 16)
#define B_BE_WD_CPUQ_OP_END_PKTID_MASK GENMASK(11, 0)

#define W_BE_WD_CPUQ_OP_STATUS 0x9820
#define B_BE_WD_CPUQ_OP_STAT_DONE BIT(31)
#define B_BE_WD_CPUQ_OP_PKTCNT_MASK GENMASK(27, 16)
#define B_BE_WD_CPUQ_OP_PKTID_MASK GENMASK(11, 0)

#define W_BE_PW_BUF_WEQ 0x9840
#define B_BE_PW_BUF_WEQ_EXEC BIT(31)
#define B_BE_PW_BUF_WEQ_QUOTA_ID_MASK GENMASK(19, 16)
#define B_BE_PW_BUF_WEQ_WEN_MASK GENMASK(15, 0)

#define W_BE_PW_BUF_STATUS 0x9844
#define B_BE_PW_BUF_STAT_DONE BIT(31)
#define B_BE_PW_BUF_STAT_PKTID_MASK GENMASK(11, 0)

#define W_BE_PW_CPUQ_OP_0 0x9850
#define B_BE_PW_CPUQ_OP_EXEC BIT(31)
#define B_BE_PW_CPUQ_OP_CMD_TYPE_MASK GENMASK(27, 24)
#define B_BE_PW_CPUQ_OP_PKTNUM_MASK GENMASK(7, 0)

#define W_BE_PW_CPUQ_OP_1 0x9854
#define B_BE_PW_CPUQ_OP_SWC_MACID_MASK GENMASK(19, 12)
#define B_BE_PW_CPUQ_OP_SWC_QID_MASK GENMASK(9, 4)
#define B_BE_PW_CPUQ_OP_SWC_PID_MASK GENMASK(2, 0)

#define W_BE_PW_CPUQ_OP_2 0x9858
#define B_BE_PW_CPUQ_OP_DST_MACID_MASK GENMASK(19, 12)
#define B_BE_PW_CPUQ_OP_DST_QID_MASK GENMASK(9, 4)
#define B_BE_PW_CPUQ_OP_DST_PID_MASK GENMASK(2, 0)

#define W_BE_PW_CPUQ_OP_3 0x985C
#define B_BE_PW_CPUQ_OP_STWT_PKTID_MASK GENMASK(27, 16)
#define B_BE_PW_CPUQ_OP_END_PKTID_MASK GENMASK(11, 0)

#define W_BE_PW_CPUQ_OP_STATUS 0x9860
#define B_BE_PW_CPUQ_OP_STAT_DONE BIT(31)
#define B_BE_PW_CPUQ_OP_PKTCNT_MASK GENMASK(27, 16)
#define B_BE_PW_CPUQ_OP_PKTID_MASK GENMASK(11, 0)

#define W_BE_CPUIO_EWW_IMW 0x9888
#define B_BE_PWEQUE_OP_EWW_INT_EN BIT(12)
#define B_BE_PWEBUF_OP_EWW_INT_EN BIT(8)
#define B_BE_WDEQUE_OP_EWW_INT_EN BIT(4)
#define B_BE_WDEBUF_OP_EWW_INT_EN BIT(0)
#define B_BE_CPUIO_EWW_IMW_CWW (B_BE_WDEBUF_OP_EWW_INT_EN | \
				B_BE_WDEQUE_OP_EWW_INT_EN | \
				B_BE_PWEBUF_OP_EWW_INT_EN | \
				B_BE_PWEQUE_OP_EWW_INT_EN)
#define B_BE_CPUIO_EWW_IMW_SET (B_BE_WDEBUF_OP_EWW_INT_EN | \
				B_BE_WDEQUE_OP_EWW_INT_EN | \
				B_BE_PWEBUF_OP_EWW_INT_EN | \
				B_BE_PWEQUE_OP_EWW_INT_EN)

#define W_BE_PKTIN_EWW_IMW 0x9A20
#define B_BE_SW_MEWGE_EWW_INT_EN BIT(1)
#define B_BE_GET_NUWW_PKTID_EWW_INT_EN BIT(0)
#define B_BE_PKTIN_EWW_IMW_CWW (B_BE_SW_MEWGE_EWW_INT_EN | \
				B_BE_GET_NUWW_PKTID_EWW_INT_EN)
#define B_BE_PKTIN_EWW_IMW_SET (B_BE_SW_MEWGE_EWW_INT_EN | \
				B_BE_GET_NUWW_PKTID_EWW_INT_EN)

#define W_BE_HDW_SHCUT_SETTING 0x9B00
#define B_BE_TX_ADDW_MWD_TO_WIK BIT(4)
#define B_BE_TX_HW_SEC_HDW_EN BIT(3)
#define B_BE_TX_MAC_MPDU_PWOC_EN BIT(2)
#define B_BE_TX_HW_ACK_POWICY_EN BIT(1)
#define B_BE_TX_HW_SEQ_EN BIT(0)

#define W_BE_MPDU_TX_EWW_IMW 0x9BF4
#define B_BE_TX_TIMEOUT_EWW_EN BIT(0)
#define B_BE_MPDU_TX_EWW_IMW_CWW B_BE_TX_TIMEOUT_EWW_EN
#define B_BE_MPDU_TX_EWW_IMW_SET 0

#define W_BE_MPDU_PWOC 0x9C00
#define B_BE_POWT_SEW BIT(29)
#define B_BE_WPKT_WWANCPU_QSEW_MASK GENMASK(28, 27)
#define B_BE_WPKT_DATACPU_QSEW_MASK GENMASK(26, 25)
#define B_BE_WPKT_FW_WWS BIT(24)
#define B_BE_FWD_WPKT_MASK GENMASK(23, 16)
#define B_BE_FWD_WPKT_MASK GENMASK(15, 8)
#define B_BE_WXFWD_PWIO_MASK GENMASK(5, 4)
#define B_BE_WXFWD_EN BIT(3)
#define B_BE_DWOP_NONDMA_PPDU BIT(2)
#define B_BE_APPEND_FCS BIT(0)

#define W_BE_CUT_AMSDU_CTWW 0x9C94
#define B_BE_EN_CUT_AMSDU BIT(31)
#define B_BE_CUT_AMSDU_CHKWEN_EN BIT(30)
#define B_BE_CA_CHK_ADDWCAM_EN BIT(29)
#define B_BE_MPDU_CUT_CTWW_EN BIT(24)
#define B_BE_CUT_AMSDU_CHKWEN_W_TH_MASK GENMASK(23, 16)
#define B_BE_CUT_AMSDU_CHKWEN_H_TH_MASK GENMASK(15, 0)

#define W_BE_WX_HDWTWNS 0x9CC0
#define B_BE_WX_MGN_MWD_ADDW_EN BIT(6)
#define B_BE_HDW_INFO_MASK GENMASK(5, 4)
#define B_BE_HC_ADDW_HIT_EN BIT(3)
#define B_BE_WX_ADDW_WINK_TO_MWO BIT(2)
#define B_BE_HDW_CNV BIT(1)
#define B_BE_WX_HDW_CNV_EN BIT(0)
#define TWXCFG_MPDU_PWOC_WX_HDW_CONV	0x00000000

#define W_BE_MPDU_WX_EWW_IMW 0x9CF4
#define B_BE_WEN_EWW_IMW BIT(3)
#define B_BE_TIMEOUT_EWW_IMW BIT(1)
#define B_BE_MPDU_WX_EWW_IMW_CWW B_BE_TIMEOUT_EWW_IMW
#define B_BE_MPDU_WX_EWW_IMW_SET 0

#define W_BE_SEC_ENG_CTWW 0x9D00
#define B_BE_SEC_ENG_EN BIT(31)
#define B_BE_CCMP_SPP_MIC BIT(30)
#define B_BE_CCMP_SPP_CTW BIT(29)
#define B_BE_SEC_CAM_ACC BIT(28)
#define B_BE_WMAC_SEC_PN_SEW_MASK GENMASK(27, 26)
#define B_BE_WMAC_SEC_MASKIV BIT(25)
#define B_BE_WAPI_SPEC BIT(24)
#define B_BE_WEVEWT_TA_WA_MWD_EN BIT(23)
#define B_BE_SEC_DBG_SEW_MASK GENMASK(19, 16)
#define B_BE_CAM_FOWCE_CWK BIT(15)
#define B_BE_SEC_FOWCE_CWK BIT(14)
#define B_BE_SEC_WX_SHOWT_ADD_ICVEWW BIT(13)
#define B_BE_SWAM_IO_PWOT BIT(12)
#define B_BE_SEC_PWE_ENQUE_TX BIT(11)
#define B_BE_CWK_EN_CGCMP BIT(10)
#define B_BE_CWK_EN_WAPI BIT(9)
#define B_BE_CWK_EN_WEP_TKIP BIT(8)
#define B_BE_BMC_MGNT_DEC BIT(5)
#define B_BE_UC_MGNT_DEC BIT(4)
#define B_BE_MC_DEC BIT(3)
#define B_BE_BC_DEC BIT(2)
#define B_BE_SEC_WX_DEC BIT(1)
#define B_BE_SEC_TX_ENC BIT(0)

#define W_BE_SEC_MPDU_PWOC 0x9D04
#define B_BE_DBG_ENGINE_SEW BIT(8)
#define B_BE_STOP_WX_PKT_HANDWE BIT(7)
#define B_BE_STOP_TX_PKT_HANDWE BIT(6)
#define B_BE_QUEUE_FOWAWD_SEW BIT(5)
#define B_BE_WESP1_PWOTECT BIT(4)
#define B_BE_WESP0_PWOTECT BIT(3)
#define B_BE_TX_ACTIVE_PWOTECT BIT(2)
#define B_BE_APPEND_ICV BIT(1)
#define B_BE_APPEND_MIC BIT(0)

#define W_BE_SEC_CAM_ACCESS 0x9D10
#define B_BE_SEC_TIME_OUT_MASK GENMASK(31, 16)
#define B_BE_SEC_CAM_POWW BIT(15)
#define B_BE_SEC_CAM_WW BIT(14)
#define B_BE_SEC_CAM_ACC_FAIW BIT(13)
#define B_BE_SEC_CAM_OFFSET_MASK GENMASK(10, 0)

#define W_BE_SEC_CAM_WDATA 0x9D14
#define B_BE_SEC_CAM_WDATA_MASK GENMASK(31, 0)

#define W_BE_SEC_DEBUG2 0x9D28
#define B_BE_DBG_WEAD_MASK GENMASK(31, 0)

#define W_BE_SEC_EWWOW_IMW 0x9D2C
#define B_BE_QUEUE_OPEWATION_HANG_IMW BIT(4)
#define B_BE_SEC1_WX_HANG_IMW BIT(3)
#define B_BE_SEC1_TX_HANG_IMW BIT(2)
#define B_BE_WX_HANG_IMW BIT(1)
#define B_BE_TX_HANG_IMW BIT(0)
#define B_BE_SEC_EWWOW_IMW_CWW (B_BE_TX_HANG_IMW | \
				B_BE_WX_HANG_IMW | \
				B_BE_SEC1_TX_HANG_IMW | \
				B_BE_SEC1_WX_HANG_IMW | \
				B_BE_QUEUE_OPEWATION_HANG_IMW)
#define B_BE_SEC_EWWOW_IMW_SET (B_BE_TX_HANG_IMW | \
				B_BE_WX_HANG_IMW | \
				B_BE_SEC1_TX_HANG_IMW | \
				B_BE_SEC1_WX_HANG_IMW | \
				B_BE_QUEUE_OPEWATION_HANG_IMW)

#define W_BE_SEC_EWWOW_FWAG 0x9D30
#define B_BE_TXD_DIFF_KEYCAM_TYPE_EWWOW BIT(5)
#define B_BE_QUEUE_OPEWATION_HANG_EWWOW BIT(4)
#define B_BE_SEC1_WX_HANG_EWWOW BIT(3)
#define B_BE_SEC1_TX_HANG_EWWOW BIT(2)
#define B_BE_WX_HANG_EWWOW BIT(1)
#define B_BE_TX_HANG_EWWOW BIT(0)

#define W_BE_TXPKTCTW_MPDUINFO_CFG 0x9F10
#define B_BE_MPDUINFO_FEN BIT(31)
#define B_BE_MPDUINFO_PKTID_MASK GENMASK(27, 16)
#define B_BE_MPDUINFO_B1_BADDW_MASK GENMASK(5, 0)
#define MPDU_INFO_B1_OFST 18

#define W_BE_TXPKTCTW_B0_PWEWD_CFG0 0x9F48
#define B_BE_B0_PWEWD_FEN BIT(31)
#define B_BE_B0_PWEWD_USEMAXSZ_MASK GENMASK(25, 16)
#define B_BE_B0_PWEWD_CAM_G1ENTNUM_MASK GENMASK(12, 8)
#define B_BE_B0_PWEWD_CAM_G0ENTNUM_MASK GENMASK(4, 0)

#define W_BE_TXPKTCTW_B0_PWEWD_CFG1 0x9F4C
#define B_BE_B0_PWEWD_NXT_TXENDWIN_MASK GENMASK(11, 8)
#define B_BE_B0_PWEWD_NXT_WSVMINSZ_MASK GENMASK(7, 0)

#define W_BE_TXPKTCTW_B0_EWWFWAG_IMW 0x9F78
#define B_BE_B0_IMW_DBG_USWCTW_WWSBMPWEN BIT(25)
#define B_BE_B0_IMW_DBG_USWCTW_WDNWWSCMD BIT(24)
#define B_BE_B0_IMW_EWW_PWEWD_ENTNUMCFG BIT(17)
#define B_BE_B0_IMW_EWW_PWEWD_WWSPKTSZEWW BIT(16)
#define B_BE_B0_IMW_EWW_CMDPSW_TBWSZ BIT(11)
#define B_BE_B0_IMW_EWW_CMDPSW_FWZTO BIT(10)
#define B_BE_B0_IMW_EWW_CMDPSW_CMDTYPE BIT(9)
#define B_BE_B0_IMW_EWW_CMDPSW_1STCMDEWW BIT(8)
#define B_BE_B0_IMW_EWW_USWCTW_NOINIT BIT(1)
#define B_BE_B0_IMW_EWW_USWCTW_WEINIT BIT(0)
#define B_BE_TXPKTCTW_B0_EWWFWAG_IMW_CWW (B_BE_B0_IMW_EWW_USWCTW_WEINIT | \
					  B_BE_B0_IMW_EWW_USWCTW_NOINIT | \
					  B_BE_B0_IMW_DBG_USWCTW_WDNWWSCMD | \
					  B_BE_B0_IMW_DBG_USWCTW_WWSBMPWEN | \
					  B_BE_B0_IMW_EWW_CMDPSW_1STCMDEWW | \
					  B_BE_B0_IMW_EWW_CMDPSW_CMDTYPE | \
					  B_BE_B0_IMW_EWW_CMDPSW_FWZTO | \
					  B_BE_B0_IMW_EWW_CMDPSW_TBWSZ | \
					  B_BE_B0_IMW_EWW_PWEWD_WWSPKTSZEWW | \
					  B_BE_B0_IMW_EWW_PWEWD_ENTNUMCFG)
#define B_BE_TXPKTCTW_B0_EWWFWAG_IMW_SET (B_BE_B0_IMW_EWW_USWCTW_WEINIT | \
					  B_BE_B0_IMW_EWW_USWCTW_NOINIT | \
					  B_BE_B0_IMW_EWW_CMDPSW_1STCMDEWW | \
					  B_BE_B0_IMW_EWW_CMDPSW_CMDTYPE | \
					  B_BE_B0_IMW_EWW_CMDPSW_FWZTO | \
					  B_BE_B0_IMW_EWW_CMDPSW_TBWSZ | \
					  B_BE_B0_IMW_EWW_PWEWD_WWSPKTSZEWW | \
					  B_BE_B0_IMW_EWW_PWEWD_ENTNUMCFG)

#define W_BE_TXPKTCTW_B1_PWEWD_CFG0 0x9F88
#define B_BE_B1_PWEWD_FEN BIT(31)
#define B_BE_B1_PWEWD_USEMAXSZ_MASK GENMASK(25, 16)
#define B_BE_B1_PWEWD_CAM_G1ENTNUM_MASK GENMASK(12, 8)
#define B_BE_B1_PWEWD_CAM_G0ENTNUM_MASK GENMASK(4, 0)

#define W_BE_TXPKTCTW_B1_PWEWD_CFG1 0x9F8C
#define B_BE_B1_PWEWD_NXT_TXENDWIN_MASK GENMASK(11, 8)
#define B_BE_B1_PWEWD_NXT_WSVMINSZ_MASK GENMASK(7, 0)

#define W_BE_TXPKTCTW_B1_EWWFWAG_IMW 0x9FB8
#define B_BE_B1_IMW_DBG_USWCTW_WWSBMPWEN BIT(25)
#define B_BE_B1_IMW_DBG_USWCTW_WDNWWSCMD BIT(24)
#define B_BE_B1_IMW_EWW_PWEWD_ENTNUMCFG BIT(17)
#define B_BE_B1_IMW_EWW_PWEWD_WWSPKTSZEWW BIT(16)
#define B_BE_B1_IMW_EWW_CMDPSW_TBWSZ BIT(11)
#define B_BE_B1_IMW_EWW_CMDPSW_FWZTO BIT(10)
#define B_BE_B1_IMW_EWW_CMDPSW_CMDTYPE BIT(9)
#define B_BE_B1_IMW_EWW_CMDPSW_1STCMDEWW BIT(8)
#define B_BE_B1_IMW_EWW_USWCTW_NOINIT BIT(1)
#define B_BE_B1_IMW_EWW_USWCTW_WEINIT BIT(0)
#define B_BE_TXPKTCTW_B1_EWWFWAG_IMW_CWW (B_BE_B1_IMW_EWW_USWCTW_WEINIT | \
					  B_BE_B1_IMW_EWW_USWCTW_NOINIT | \
					  B_BE_B1_IMW_DBG_USWCTW_WDNWWSCMD | \
					  B_BE_B1_IMW_DBG_USWCTW_WWSBMPWEN | \
					  B_BE_B1_IMW_EWW_CMDPSW_1STCMDEWW | \
					  B_BE_B1_IMW_EWW_CMDPSW_CMDTYPE | \
					  B_BE_B1_IMW_EWW_CMDPSW_FWZTO | \
					  B_BE_B1_IMW_EWW_CMDPSW_TBWSZ | \
					  B_BE_B1_IMW_EWW_PWEWD_WWSPKTSZEWW | \
					  B_BE_B1_IMW_EWW_PWEWD_ENTNUMCFG)
#define B_BE_TXPKTCTW_B1_EWWFWAG_IMW_SET (B_BE_B1_IMW_EWW_USWCTW_WEINIT | \
					  B_BE_B1_IMW_EWW_USWCTW_NOINIT | \
					  B_BE_B1_IMW_EWW_CMDPSW_1STCMDEWW | \
					  B_BE_B1_IMW_EWW_CMDPSW_CMDTYPE | \
					  B_BE_B1_IMW_EWW_CMDPSW_FWZTO | \
					  B_BE_B1_IMW_EWW_CMDPSW_TBWSZ | \
					  B_BE_B1_IMW_EWW_PWEWD_WWSPKTSZEWW | \
					  B_BE_B1_IMW_EWW_PWEWD_ENTNUMCFG)

#define W_BE_MWO_INIT_CTW 0xA114
#define B_BE_MWO_TABWE_INIT_DONE BIT(31)
#define B_BE_MWO_TABWE_CWW_DONE BIT(30)
#define B_BE_MWO_TABWE_WEINIT BIT(23)
#define B_BE_MWO_TABWE_HW_FWAG_CWW BIT(22)

#define W_BE_MWO_EWW_IDCT_IMW 0xA128
#define B_BE_MWO_EWW_IDCT_IMW_0 BIT(31)
#define B_BE_MWO_EWW_IDCT_IMW_1 BIT(30)
#define B_BE_MWO_EWW_IDCT_IMW_2 BIT(29)
#define B_BE_MWO_EWW_IDCT_IMW_3 BIT(28)
#define B_BE_MWO_EWW_IDCT_IMW_CWW (B_BE_MWO_EWW_IDCT_IMW_2 | \
				   B_BE_MWO_EWW_IDCT_IMW_1 | \
				   B_BE_MWO_EWW_IDCT_IMW_0)
#define B_BE_MWO_EWW_IDCT_IMW_SET (B_BE_MWO_EWW_IDCT_IMW_2 | \
				   B_BE_MWO_EWW_IDCT_IMW_1 | \
				   B_BE_MWO_EWW_IDCT_IMW_0)

#define W_BE_MWO_EWW_IDCT_ISW 0xA12C
#define B_BE_MWO_ISW_IDCT_0 BIT(31)
#define B_BE_MWO_ISW_IDCT_1 BIT(30)
#define B_BE_MWO_ISW_IDCT_2 BIT(29)
#define B_BE_MWO_ISW_IDCT_3 BIT(28)

#define W_BE_PWWWS_EWW_IMW 0xA218
#define B_BE_PWWWS_CTW_FWZTO_IMW BIT(0)
#define B_BE_PWWWS_EWW_IMW_CWW B_BE_PWWWS_CTW_FWZTO_IMW
#define B_BE_PWWWS_EWW_IMW_SET B_BE_PWWWS_CTW_FWZTO_IMW

#define W_BE_PWWWS_EWW_ISW 0xA21C
#define B_BE_PWWWS_CTW_EVT03_ISW BIT(3)
#define B_BE_PWWWS_CTW_EVT02_ISW BIT(2)
#define B_BE_PWWWS_CTW_EVT01_ISW BIT(1)
#define B_BE_PWWWS_CTW_FWZTO_ISW BIT(0)

#define W_BE_SS_CTWW 0xA310
#define B_BE_SS_INIT_DONE BIT(31)
#define B_BE_WDE_STA_DIS BIT(30)
#define B_BE_WAWM_INIT BIT(29)
#define B_BE_BAND_TWIG_EN BIT(28)
#define B_BE_WMAC_WEQ_DIS BIT(27)
#define B_BE_DWYTX_SEW_MASK GENMASK(25, 24)
#define B_BE_WMM3_SWITCH_MASK GENMASK(23, 22)
#define B_BE_WMM2_SWITCH_MASK GENMASK(21, 20)
#define B_BE_WMM1_SWITCH_MASK GENMASK(19, 18)
#define B_BE_WMM0_SWITCH_MASK GENMASK(17, 16)
#define B_BE_STA_OPTION_CW BIT(15)
#define B_BE_EMWSW_STA_EMPTY_EN BIT(11)
#define B_BE_MWO_HW_CHGWINK_EN BIT(10)
#define B_BE_BAND1_TWIG_EN BIT(9)
#define B_BE_WMAC1_WEQ_DIS BIT(8)
#define B_BE_MWT_SWAM_EN BIT(7)
#define B_BE_MWT_INIT_EN BIT(6)
#define B_BE_AVG_WENG_EN BIT(5)
#define B_BE_AVG_INIT_EN BIT(4)
#define B_BE_WENG_INIT_EN BIT(2)
#define B_BE_PMPA_INIT_EN BIT(1)
#define B_BE_SS_EN BIT(0)

#define W_BE_INTEWWUPT_MASK_WEG 0xA3F0
#define B_BE_PWE_B_PKTID_EWW_IMW BIT(2)
#define B_BE_WPT_TIMEOUT_IMW BIT(1)
#define B_BE_SEAWCH_TIMEOUT_IMW BIT(0)
#define B_BE_INTEWWUPT_MASK_WEG_CWW (B_BE_SEAWCH_TIMEOUT_IMW | \
				     B_BE_WPT_TIMEOUT_IMW | \
				     B_BE_PWE_B_PKTID_EWW_IMW)
#define B_BE_INTEWWUPT_MASK_WEG_SET (B_BE_SEAWCH_TIMEOUT_IMW | \
				     B_BE_WPT_TIMEOUT_IMW | \
				     B_BE_PWE_B_PKTID_EWW_IMW)

#define W_BE_INTEWWUPT_STS_WEG 0xA3F4
#define B_BE_PWE_B_PKTID_EWW_ISW BIT(2)
#define B_BE_WPT_TIMEOUT_ISW BIT(1)
#define B_BE_SEAWCH_TIMEOUT_ISW BIT(0)

#define W_BE_HAXI_INIT_CFG1 0xB000
#define B_BE_CFG_WD_PEWIOD_IDWE_MASK GENMASK(31, 28)
#define B_BE_CFG_WD_PEWIOD_ACTIVE_MASK GENMASK(27, 24)
#define B_BE_EN_WO_IDX_UPD_BY_IO BIT(19)
#define B_BE_WST_KEEP_WEG BIT(18)
#define B_BE_FWUSH_HAXI_MST BIT(17)
#define B_BE_SET_BDWAM_BOUND BIT(16)
#define B_BE_ADDWINFO_AWIGN4B_EN BIT(15)
#define B_BE_WXBD_DONE_MODE_MASK GENMASK(14, 13)
#define B_BE_WXQ_WXBD_MODE_MASK GENMASK(12, 11)
#define B_BE_DMA_MODE_MASK GENMASK(10, 8)
#define S_BE_DMA_MOD_PCIE_NO_DATA_CPU 0x0
#define S_BE_DMA_MOD_PCIE_DATA_CPU 0x1
#define S_BE_DMA_MOD_USB 0x4
#define S_BE_DMA_MOD_SDIO 0x6
#define B_BE_STOP_AXI_MST BIT(7)
#define B_BE_WXDMA_AWIGN64B_EN BIT(6)
#define B_BE_WXDMA_EN BIT(5)
#define B_BE_TXDMA_EN BIT(4)
#define B_BE_MAX_WXDMA_MASK GENMASK(3, 2)
#define B_BE_MAX_TXDMA_MASK GENMASK(1, 0)

#define W_BE_HAXI_DMA_STOP1 0xB010
#define B_BE_STOP_WPDMA BIT(31)
#define B_BE_STOP_CH14 BIT(14)
#define B_BE_STOP_CH13 BIT(13)
#define B_BE_STOP_CH12 BIT(12)
#define B_BE_STOP_CH11 BIT(11)
#define B_BE_STOP_CH10 BIT(10)
#define B_BE_STOP_CH9 BIT(9)
#define B_BE_STOP_CH8 BIT(8)
#define B_BE_STOP_CH7 BIT(7)
#define B_BE_STOP_CH6 BIT(6)
#define B_BE_STOP_CH5 BIT(5)
#define B_BE_STOP_CH4 BIT(4)
#define B_BE_STOP_CH3 BIT(3)
#define B_BE_STOP_CH2 BIT(2)
#define B_BE_STOP_CH1 BIT(1)
#define B_BE_STOP_CH0 BIT(0)

#define W_BE_HAXI_IDCT_MSK 0xB0B8
#define B_BE_HAXI_WWESP_EWW_IDCT_MSK BIT(7)
#define B_BE_HAXI_BWESP_EWW_IDCT_MSK BIT(6)
#define B_BE_WXDMA_EWW_FWAG_IDCT_MSK BIT(5)
#define B_BE_SET_FC_EWWOW_FWAG_IDCT_MSK BIT(4)
#define B_BE_TXBD_WEN0_EWW_IDCT_MSK BIT(3)
#define B_BE_TXBD_4KBOUND_EWW_IDCT_MSK BIT(2)
#define B_BE_WXMDA_STUCK_IDCT_MSK BIT(1)
#define B_BE_TXMDA_STUCK_IDCT_MSK BIT(0)
#define B_BE_HAXI_IDCT_MSK_CWW (B_BE_TXMDA_STUCK_IDCT_MSK | \
				B_BE_WXMDA_STUCK_IDCT_MSK | \
				B_BE_TXBD_WEN0_EWW_IDCT_MSK | \
				B_BE_SET_FC_EWWOW_FWAG_IDCT_MSK | \
				B_BE_WXDMA_EWW_FWAG_IDCT_MSK | \
				B_BE_HAXI_BWESP_EWW_IDCT_MSK | \
				B_BE_HAXI_WWESP_EWW_IDCT_MSK)
#define B_BE_HAXI_IDCT_MSK_SET (B_BE_TXMDA_STUCK_IDCT_MSK | \
				B_BE_WXMDA_STUCK_IDCT_MSK | \
				B_BE_TXBD_WEN0_EWW_IDCT_MSK | \
				B_BE_SET_FC_EWWOW_FWAG_IDCT_MSK | \
				B_BE_WXDMA_EWW_FWAG_IDCT_MSK | \
				B_BE_HAXI_BWESP_EWW_IDCT_MSK | \
				B_BE_HAXI_WWESP_EWW_IDCT_MSK)

#define W_BE_HAXI_IDCT 0xB0BC
#define B_BE_HAXI_WWESP_EWW_IDCT BIT(7)
#define B_BE_HAXI_BWESP_EWW_IDCT BIT(6)
#define B_BE_WXDMA_EWW_FWAG_IDCT BIT(5)
#define B_BE_SET_FC_EWWOW_FWAG_IDCT BIT(4)
#define B_BE__TXBD_WEN0_EWW_IDCT BIT(3)
#define B_BE__TXBD_4KBOUND_EWW_IDCT BIT(2)
#define B_BE_WXMDA_STUCK_IDCT BIT(1)
#define B_BE_TXMDA_STUCK_IDCT BIT(0)

#define W_BE_HCI_FC_CTWW 0xB700
#define B_BE_WD_PAGE_MODE_MASK GENMASK(17, 16)
#define B_BE_HCI_FC_CH14_FUWW_COND_MASK GENMASK(15, 14)
#define B_BE_HCI_FC_TWD_FUWW_COND_MASK GENMASK(13, 12)
#define B_BE_HCI_FC_CH12_FUWW_COND_MASK GENMASK(11, 10)
#define B_BE_HCI_FC_WP_CH811_FUWW_COND_MASK GENMASK(9, 8)
#define B_BE_HCI_FC_WP_CH07_FUWW_COND_MASK GENMASK(7, 6)
#define B_BE_HCI_FC_WD_FUWW_COND_MASK GENMASK(5, 4)
#define B_BE_HCI_FC_CH12_EN BIT(3)
#define B_BE_HCI_FC_MODE_MASK GENMASK(2, 1)
#define B_BE_HCI_FC_EN BIT(0)

#define W_BE_CH_PAGE_CTWW 0xB704
#define B_BE_PWEC_PAGE_CH12_V1_MASK GENMASK(21, 16)
#define B_BE_PWEC_PAGE_CH011_V1_MASK GENMASK(5, 0)

#define W_BE_PUB_PAGE_INFO3 0xB78C
#define B_BE_G1_AVAW_PG_MASK GENMASK(28, 16)
#define B_BE_G0_AVAW_PG_MASK GENMASK(12, 0)

#define W_BE_PUB_PAGE_CTWW1 0xB790
#define B_BE_PUBPG_G1_MASK GENMASK(28, 16)
#define B_BE_PUBPG_G0_MASK GENMASK(12, 0)

#define W_BE_PUB_PAGE_CTWW2 0xB794
#define B_BE_PUBPG_AWW_MASK GENMASK(12, 0)

#define W_BE_PUB_PAGE_INFO1 0xB79C
#define B_BE_G1_USE_PG_MASK GENMASK(28, 16)
#define B_BE_G0_USE_PG_MASK GENMASK(12, 0)

#define W_BE_PUB_PAGE_INFO2 0xB7A0
#define B_BE_PUB_AVAW_PG_MASK GENMASK(12, 0)

#define W_BE_WP_PAGE_CTWW1 0xB7A4
#define B_BE_PWEC_PAGE_WP_CH811_MASK GENMASK(24, 16)
#define B_BE_PWEC_PAGE_WP_CH07_MASK GENMASK(8, 0)

#define W_BE_WP_PAGE_CTWW2 0xB7A8
#define B_BE_WP_THWD_MASK GENMASK(12, 0)

#define W_BE_WP_PAGE_INFO1 0xB7AC
#define B_BE_WP_AVAW_PG_MASK GENMASK(28, 16)

#define W_BE_CMAC_SHAWE_FUNC_EN 0x0E000
#define B_BE_CMAC_SHAWE_CWPWT BIT(31)
#define B_BE_CMAC_SHAWE_EN BIT(30)
#define B_BE_FOWCE_BTCOEX_WEG_GCKEN BIT(24)
#define B_BE_FOWCE_CMAC_SHAWE_COMMON_WEG_GCKEN BIT(16)
#define B_BE_FOWCE_CMAC_SHAWE_WEG_GCKEN BIT(15)
#define B_BE_WESPBA_EN BIT(2)
#define B_BE_ADDWSWCH_EN BIT(1)
#define B_BE_BTCOEX_EN BIT(0)

#define W_BE_CMAC_SHAWE_ACQCHK_CFG_0 0x0E010
#define B_BE_ACQCHK_EWW_FWAG_MASK GENMASK(31, 24)
#define B_BE_W_ACQCHK_ENTWY_IDX_SEW_MASK GENMASK(7, 4)
#define B_BE_MACID_ACQ_GWP1_CWW_P BIT(3)
#define B_BE_MACID_ACQ_GWP0_CWW_P BIT(2)
#define B_BE_W_MACID_ACQ_CHK_EN BIT(0)

#define W_BE_CMAC_FUNC_EN 0x10000
#define W_BE_CMAC_FUNC_EN_C1 0x14000
#define B_BE_CMAC_CWPWT BIT(31)
#define B_BE_CMAC_EN BIT(30)
#define B_BE_CMAC_TXEN BIT(29)
#define B_BE_CMAC_WXEN BIT(28)
#define B_BE_FOWCE_WESP_PKTCTW_GCKEN BIT(26)
#define B_BE_FOWCE_SIGB_WEG_GCKEN BIT(25)
#define B_BE_FOWCE_POWEW_WEG_GCKEN BIT(23)
#define B_BE_FOWCE_WMAC_WEG_GCKEN BIT(22)
#define B_BE_FOWCE_TWXPTCW_WEG_GCKEN BIT(21)
#define B_BE_FOWCE_TMAC_WEG_GCKEN BIT(20)
#define B_BE_FOWCE_CMAC_DMA_WEG_GCKEN BIT(19)
#define B_BE_FOWCE_PTCW_WEG_GCKEN BIT(18)
#define B_BE_FOWCE_SCHEDUWEW_WWEG_GCKEN BIT(17)
#define B_BE_FOWCE_CMAC_COMMON_WEG_GCKEN BIT(16)
#define B_BE_FOWCE_CMACWEG_GCKEN BIT(15)
#define B_BE_TXTIME_EN BIT(8)
#define B_BE_WESP_PKTCTW_EN BIT(7)
#define B_BE_SIGB_EN BIT(6)
#define B_BE_PHYINTF_EN BIT(5)
#define B_BE_CMAC_DMA_EN BIT(4)
#define B_BE_PTCWTOP_EN BIT(3)
#define B_BE_SCHEDUWEW_EN BIT(2)
#define B_BE_TMAC_EN BIT(1)
#define B_BE_WMAC_EN BIT(0)
#define B_BE_CMAC_FUNC_EN_SET (B_BE_CMAC_EN | B_BE_CMAC_TXEN | B_BE_CMAC_WXEN | \
			       B_BE_PHYINTF_EN | B_BE_CMAC_DMA_EN | B_BE_PTCWTOP_EN | \
			       B_BE_SCHEDUWEW_EN | B_BE_TMAC_EN | B_BE_WMAC_EN | \
			       B_BE_CMAC_CWPWT | B_BE_TXTIME_EN | B_BE_WESP_PKTCTW_EN | \
			       B_BE_SIGB_EN)

#define W_BE_CK_EN 0x10004
#define W_BE_CK_EN_C1 0x14004
#define B_BE_CMAC_CKEN BIT(30)
#define B_BE_BCN_P1_P4_CKEN BIT(15)
#define B_BE_BCN_P0MB1_15_CKEN BIT(14)
#define B_BE_TXTIME_CKEN BIT(8)
#define B_BE_WESP_PKTCTW_CKEN BIT(7)
#define B_BE_SIGB_CKEN BIT(6)
#define B_BE_PHYINTF_CKEN BIT(5)
#define B_BE_CMAC_DMA_CKEN BIT(4)
#define B_BE_PTCWTOP_CKEN BIT(3)
#define B_BE_SCHEDUWEW_CKEN BIT(2)
#define B_BE_TMAC_CKEN BIT(1)
#define B_BE_WMAC_CKEN BIT(0)
#define B_BE_CK_EN_SET (B_BE_CMAC_CKEN | B_BE_PHYINTF_CKEN | B_BE_CMAC_DMA_CKEN | \
			B_BE_PTCWTOP_CKEN | B_BE_SCHEDUWEW_CKEN | B_BE_TMAC_CKEN | \
			B_BE_WMAC_CKEN | B_BE_TXTIME_CKEN | B_BE_WESP_PKTCTW_CKEN | \
			B_BE_SIGB_CKEN)

#define W_BE_TX_SUB_BAND_VAWUE 0x10088
#define W_BE_TX_SUB_BAND_VAWUE_C1 0x14088
#define B_BE_PWI20_BITMAP_MASK GENMASK(31, 16)
#define BE_PWI20_BITMAP_MAX 15
#define B_BE_TXSB_160M_MASK GENMASK(15, 12)
#define S_BE_TXSB_160M_0 0
#define S_BE_TXSB_160M_1 1
#define B_BE_TXSB_80M_MASK GENMASK(11, 8)
#define S_BE_TXSB_80M_0 0
#define S_BE_TXSB_80M_2 2
#define S_BE_TXSB_80M_4 4
#define B_BE_TXSB_40M_MASK GENMASK(7, 4)
#define S_BE_TXSB_40M_0 0
#define S_BE_TXSB_40M_1 1
#define S_BE_TXSB_40M_4 4
#define B_BE_TXSB_20M_MASK GENMASK(3, 0)
#define S_BE_TXSB_20M_8 8
#define S_BE_TXSB_20M_4 4
#define S_BE_TXSB_20M_2 2

#define W_BE_PTCW_WWSW0 0x1008C
#define W_BE_PTCW_WWSW0_C1 0x1408C
#define B_BE_WWSW_HE_MASK GENMASK(31, 24)
#define B_BE_WWSW_VHT_MASK GENMASK(23, 16)
#define B_BE_WWSW_HT_MASK GENMASK(15, 8)
#define B_BE_WWSW_OFDM_MASK GENMASK(7, 0)

#define W_BE_PTCW_WWSW1 0x10090
#define W_BE_PTCW_WWSW1_C1 0x14090
#define B_BE_WWSW_EHT_MASK GENMASK(23, 16)
#define B_BE_WWSW_WATE_EN_MASK GENMASK(12, 8)
#define B_BE_WSC_MASK GENMASK(7, 6)
#define B_BE_WWSW_CCK_MASK GENMASK(3, 0)

#define W_BE_CMAC_EWW_IMW 0x10160
#define W_BE_CMAC_EWW_IMW_C1 0x14160
#define B_BE_CMAC_FW_EWW_IDCT_EN BIT(16)
#define B_BE_PTCW_TX_IDWETO_IDCT_EN BIT(9)
#define B_BE_WMAC_WX_IDWETO_IDCT_EN BIT(8)
#define B_BE_WMAC_TX_EWW_IND_EN BIT(7)
#define B_BE_WMAC_WX_EWW_IND_EN BIT(6)
#define B_BE_TXPWW_CTWW_EWW_IND_EN BIT(5)
#define B_BE_PHYINTF_EWW_IND_EN BIT(4)
#define B_BE_DMA_TOP_EWW_IND_EN BIT(3)
#define B_BE_WESP_PKTCTW_EWW_IND_EN BIT(2)
#define B_BE_PTCW_TOP_EWW_IND_EN BIT(1)
#define B_BE_SCHEDUWE_TOP_EWW_IND_EN BIT(0)

#define W_BE_CMAC_EWW_ISW 0x10164
#define W_BE_CMAC_EWW_ISW_C1 0x14164
#define B_BE_CMAC_FW_EWW_IDCT BIT(16)
#define B_BE_PTCW_TX_IDWETO_IDCT BIT(9)
#define B_BE_WMAC_WX_IDWETO_IDCT BIT(8)
#define B_BE_WMAC_TX_EWW_IND BIT(7)
#define B_BE_WMAC_WX_EWW_IND BIT(6)
#define B_BE_TXPWW_CTWW_EWW_IND BIT(5)
#define B_BE_PHYINTF_EWW_IND BIT(4)
#define B_BE_DMA_TOP_EWW_IND BIT(3)
#define B_BE_WESP_PKTCTW_EWW_IDCT BIT(2)
#define B_BE_PTCW_TOP_EWW_IND BIT(1)
#define B_BE_SCHEDUWE_TOP_EWW_IND BIT(0)

#define W_BE_SEW_W0_DBG_CNT 0x10170
#define W_BE_SEW_W0_DBG_CNT_C1 0x14170
#define B_BE_SEW_W0_PHYINTF_CNT_MASK GENMASK(31, 24)
#define B_BE_SEW_W0_DMA_CNT_MASK GENMASK(23, 16)
#define B_BE_SEW_W0_PTCW_CNT_MASK GENMASK(15, 8)
#define B_BE_SEW_W0_SCH_CNT_MASK GENMASK(7, 0)

#define W_BE_SEW_W0_DBG_CNT1 0x10174
#define W_BE_SEW_W0_DBG_CNT1_C1 0x14174
#define B_BE_SEW_W0_TMAC_COUNTEW_MASK GENMASK(23, 16)
#define B_BE_SEW_W0_WMAC_COUNTEW_MASK GENMASK(15, 8)
#define B_BE_SEW_W0_TXPWW_COUNTEW_MASK GENMASK(7, 0)

#define W_BE_SEW_W0_DBG_CNT2 0x10178
#define W_BE_SEW_W0_DBG_CNT2_C1 0x14178

#define W_BE_SEW_W0_DBG_CNT3 0x1017C
#define W_BE_SEW_W0_DBG_CNT3_C1 0x1417C
#define B_BE_SEW_W0_SUBMODUWE_BIT31_CNT BIT(31)
#define B_BE_SEW_W0_SUBMODUWE_BIT30_CNT BIT(30)
#define B_BE_SEW_W0_SUBMODUWE_BIT29_CNT BIT(29)
#define B_BE_SEW_W0_SUBMODUWE_BIT28_CNT BIT(28)
#define B_BE_SEW_W0_SUBMODUWE_BIT27_CNT BIT(27)
#define B_BE_SEW_W0_SUBMODUWE_BIT26_CNT BIT(26)
#define B_BE_SEW_W0_SUBMODUWE_BIT25_CNT BIT(25)
#define B_BE_SEW_W0_SUBMODUWE_BIT24_CNT BIT(24)
#define B_BE_SEW_W0_SUBMODUWE_BIT23_CNT BIT(23)
#define B_BE_SEW_W0_SUBMODUWE_BIT22_CNT BIT(22)
#define B_BE_SEW_W0_SUBMODUWE_BIT21_CNT BIT(21)
#define B_BE_SEW_W0_SUBMODUWE_BIT20_CNT BIT(20)
#define B_BE_SEW_W0_SUBMODUWE_BIT19_CNT BIT(19)
#define B_BE_SEW_W0_SUBMODUWE_BIT18_CNT BIT(18)
#define B_BE_SEW_W0_SUBMODUWE_BIT17_CNT BIT(17)
#define B_BE_SEW_W0_SUBMODUWE_BIT16_CNT BIT(16)
#define B_BE_SEW_W0_SUBMODUWE_BIT15_CNT BIT(15)
#define B_BE_SEW_W0_SUBMODUWE_BIT14_CNT BIT(14)
#define B_BE_SEW_W0_SUBMODUWE_BIT13_CNT BIT(13)
#define B_BE_SEW_W0_SUBMODUWE_BIT12_CNT BIT(12)
#define B_BE_SEW_W0_SUBMODUWE_BIT11_CNT BIT(11)
#define B_BE_SEW_W0_SUBMODUWE_BIT10_CNT BIT(10)
#define B_BE_SEW_W0_SUBMODUWE_BIT9_CNT BIT(9)
#define B_BE_SEW_W0_SUBMODUWE_BIT8_CNT BIT(8)
#define B_BE_SEW_W0_SUBMODUWE_BIT7_CNT BIT(7)
#define B_BE_SEW_W0_SUBMODUWE_BIT6_CNT BIT(6)
#define B_BE_SEW_W0_SUBMODUWE_BIT5_CNT BIT(5)
#define B_BE_SEW_W0_SUBMODUWE_BIT4_CNT BIT(4)
#define B_BE_SEW_W0_SUBMODUWE_BIT3_CNT BIT(3)
#define B_BE_SEW_W0_SUBMODUWE_BIT2_CNT BIT(2)
#define B_BE_SEW_W0_SUBMODUWE_BIT1_CNT BIT(1)
#define B_BE_SEW_W0_SUBMODUWE_BIT0_CNT BIT(0)

#define W_BE_POWT_0_TSF_SYNC 0x102A0
#define W_BE_POWT_0_TSF_SYNC_C1 0x142A0
#define B_BE_P0_SYNC_NOW_P BIT(30)
#define B_BE_P0_SYNC_ONCE_P BIT(29)
#define B_BE_P0_AUTO_SYNC BIT(28)
#define B_BE_P0_SYNC_POWT_SWC_SEW_MASK GENMASK(26, 24)
#define B_BE_P0_TSFTW_SYNC_OFFSET_MASK GENMASK(18, 0)

#define W_BE_EDCA_BCNQ_PAWAM 0x10324
#define W_BE_EDCA_BCNQ_PAWAM_C1 0x14324
#define B_BE_BCNQ_CW_MASK GENMASK(31, 24)
#define B_BE_BCNQ_AIFS_MASK GENMASK(23, 16)
#define BCN_IFS_25US 0x19
#define B_BE_PIFS_MASK GENMASK(15, 8)
#define B_BE_FOWCE_BCN_IFS_MASK GENMASK(7, 0)

#define W_BE_PWEBKF_CFG_0 0x10338
#define W_BE_PWEBKF_CFG_0_C1 0x14338
#define B_BE_100NS_TIME_MASK GENMASK(28, 24)
#define B_BE_WX_AIW_END_TIME_MASK GENMASK(22, 16)
#define B_BE_MACTX_WATENCY_MASK GENMASK(10, 8)
#define B_BE_PWEBKF_TIME_MASK GENMASK(4, 0)

#define W_BE_CCA_CFG_0 0x10340
#define W_BE_CCA_CFG_0_C1 0x14340
#define B_BE_W_SIFS_AGGW_TIME_V1_MASK GENMASK(31, 24)
#define B_BE_EDCCA_SEC160_EN BIT(23)
#define B_BE_EDCCA_SEC80_EN BIT(22)
#define B_BE_EDCCA_SEC40_EN BIT(21)
#define B_BE_EDCCA_SEC20_EN BIT(20)
#define B_BE_SEC160_EN BIT(19)
#define B_BE_CCA_BITMAP_EN BIT(18)
#define B_BE_TXPKTCTW_WST_EDCA_EN BIT(17)
#define B_BE_WMAC_WST_EDCA_EN BIT(16)
#define B_BE_TXFAIW_BWK_TXOP_EN BIT(11)
#define B_BE_EDCCA_PEW20_BITMAP_SIFS_EN BIT(10)
#define B_BE_NO_GNT_WW_BWK_TXOP_EN BIT(9)
#define B_BE_NAV_BWK_TXOP_EN BIT(8)
#define B_BE_TX_NAV_EN BIT(7)
#define B_BE_BCN_IGNOWE_EDCCA BIT(6)
#define B_BE_NO_GNT_WW_EN BIT(5)
#define B_BE_EDCCA_EN BIT(4)
#define B_BE_SEC80_EN BIT(3)
#define B_BE_SEC40_EN BIT(2)
#define B_BE_SEC20_EN BIT(1)
#define B_BE_CCA_EN BIT(0)

#define W_BE_CTN_CFG_0 0x1034C
#define W_BE_CTN_CFG_0_C1 0x1434C
#define B_BE_OTHEW_WINK_BKF_BWK_TX_THD_MASK GENMASK(30, 24)
#define B_BE_CCK_SIFS_COMP_MASK GENMASK(22, 16)
#define B_BE_PIFS_TIMEUNIT_MASK GENMASK(15, 14)
#define B_BE_PWEBKF_TIME_NONAC_MASK GENMASK(12, 8)
#define B_BE_SW_TX_EN BIT(2)
#define B_BE_NAV_BWK_MGQ BIT(1)
#define B_BE_NAV_BWK_HGQ BIT(0)

#define W_BE_MUEDCA_BE_PAWAM_0 0x10350
#define W_BE_MUEDCA_BK_PAWAM_0 0x10354
#define W_BE_MUEDCA_VI_PAWAM_0 0x10358
#define W_BE_MUEDCA_VO_PAWAM_0 0x1035C

#define W_BE_MUEDCA_EN 0x10370
#define W_BE_MUEDCA_EN_C1 0x14370
#define B_BE_MUEDCA_WMM_SEW BIT(8)
#define B_BE_SET_MUEDCATIMEW_TF_1 BIT(5)
#define B_BE_SET_MUEDCATIMEW_TF_0 BIT(4)
#define B_BE_MUEDCA_EN_0 BIT(0)

#define W_BE_TB_CHK_CCA_NAV 0x103AC
#define W_BE_TB_CHK_CCA_NAV_C1 0x143AC
#define B_BE_TB_CHK_TX_NAV BIT(15)
#define B_BE_TB_CHK_INTWA_NAV BIT(14)
#define B_BE_TB_CHK_BASIC_NAV BIT(13)
#define B_BE_TB_CHK_NO_GNT_WW BIT(12)
#define B_BE_TB_CHK_EDCCA_S160 BIT(11)
#define B_BE_TB_CHK_EDCCA_S80 BIT(10)
#define B_BE_TB_CHK_EDCCA_S40 BIT(9)
#define B_BE_TB_CHK_EDCCA_S20 BIT(8)
#define B_BE_TB_CHK_CCA_S160 BIT(7)
#define B_BE_TB_CHK_CCA_S80 BIT(6)
#define B_BE_TB_CHK_CCA_S40 BIT(5)
#define B_BE_TB_CHK_CCA_S20 BIT(4)
#define B_BE_TB_CHK_EDCCA_BITMAP BIT(3)
#define B_BE_TB_CHK_CCA_BITMAP BIT(2)
#define B_BE_TB_CHK_EDCCA_P20 BIT(1)
#define B_BE_TB_CHK_CCA_P20 BIT(0)

#define W_BE_HE_SIFS_CHK_CCA_NAV 0x103B4
#define W_BE_HE_SIFS_CHK_CCA_NAV_C1 0x143B4
#define B_BE_HE_SIFS_CHK_TX_NAV BIT(15)
#define B_BE_HE_SIFS_CHK_INTWA_NAV BIT(14)
#define B_BE_HE_SIFS_CHK_BASIC_NAV BIT(13)
#define B_BE_HE_SIFS_CHK_NO_GNT_WW BIT(12)
#define B_BE_HE_SIFS_CHK_EDCCA_S160 BIT(11)
#define B_BE_HE_SIFS_CHK_EDCCA_S80 BIT(10)
#define B_BE_HE_SIFS_CHK_EDCCA_S40 BIT(9)
#define B_BE_HE_SIFS_CHK_EDCCA_S20 BIT(8)
#define B_BE_HE_SIFS_CHK_CCA_S160 BIT(7)
#define B_BE_HE_SIFS_CHK_CCA_S80 BIT(6)
#define B_BE_HE_SIFS_CHK_CCA_S40 BIT(5)
#define B_BE_HE_SIFS_CHK_CCA_S20 BIT(4)
#define B_BE_HE_SIFS_CHK_EDCCA_BITMAP BIT(3)
#define B_BE_HE_SIFS_CHK_CCA_BITMAP BIT(2)
#define B_BE_HE_SIFS_CHK_EDCCA_P20 BIT(1)
#define B_BE_HE_SIFS_CHK_CCA_P20 BIT(0)

#define W_BE_HE_CTN_CHK_CCA_NAV 0x103C4
#define W_BE_HE_CTN_CHK_CCA_NAV_C1 0x143C4
#define B_BE_HE_CTN_CHK_TX_NAV BIT(15)
#define B_BE_HE_CTN_CHK_INTWA_NAV BIT(14)
#define B_BE_HE_CTN_CHK_BASIC_NAV BIT(13)
#define B_BE_HE_CTN_CHK_NO_GNT_WW BIT(12)
#define B_BE_HE_CTN_CHK_EDCCA_S160 BIT(11)
#define B_BE_HE_CTN_CHK_EDCCA_S80 BIT(10)
#define B_BE_HE_CTN_CHK_EDCCA_S40 BIT(9)
#define B_BE_HE_CTN_CHK_EDCCA_S20 BIT(8)
#define B_BE_HE_CTN_CHK_CCA_S160 BIT(7)
#define B_BE_HE_CTN_CHK_CCA_S80 BIT(6)
#define B_BE_HE_CTN_CHK_CCA_S40 BIT(5)
#define B_BE_HE_CTN_CHK_CCA_S20 BIT(4)
#define B_BE_HE_CTN_CHK_EDCCA_BITMAP BIT(3)
#define B_BE_HE_CTN_CHK_CCA_BITMAP BIT(2)
#define B_BE_HE_CTN_CHK_EDCCA_P20 BIT(1)
#define B_BE_HE_CTN_CHK_CCA_P20 BIT(0)

#define W_BE_SCHEDUWE_EWW_IMW 0x103E8
#define W_BE_SCHEDUWE_EWW_IMW_C1 0x143E8
#define B_BE_FSM_TIMEOUT_EWW_INT_EN BIT(0)
#define B_BE_SCHEDUWE_EWW_IMW_CWW B_BE_FSM_TIMEOUT_EWW_INT_EN
#define B_BE_SCHEDUWE_EWW_IMW_SET B_BE_FSM_TIMEOUT_EWW_INT_EN

#define W_BE_SCHEDUWE_EWW_ISW 0x103EC
#define W_BE_SCHEDUWE_EWW_ISW_C1 0x143EC
#define B_BE_SOWT_NON_IDWE_EWW_INT BIT(1)
#define B_BE_FSM_TIMEOUT_EWW_INT BIT(0)

#define W_BE_POWT_CFG_P0 0x10400
#define W_BE_POWT_CFG_P0_C1 0x14400
#define B_BE_BCN_EWWY_SOWT_EN_P0 BIT(18)
#define B_BE_PWOHIB_END_CAW_EN_P0 BIT(17)
#define B_BE_BWK_SETUP_P0 BIT(16)
#define B_BE_TBTT_UPD_SHIFT_SEW_P0 BIT(15)
#define B_BE_BCN_DWOP_AWWOW_P0 BIT(14)
#define B_BE_TBTT_PWOHIB_EN_P0 BIT(13)
#define B_BE_BCNTX_EN_P0 BIT(12)
#define B_BE_NET_TYPE_P0_MASK GENMASK(11, 10)
#define B_BE_BCN_FOWCETX_EN_P0 BIT(9)
#define B_BE_TXBCN_BTCCA_EN_P0 BIT(8)
#define B_BE_BCNEWW_CNT_EN_P0 BIT(7)
#define B_BE_BCN_AGWES_P0 BIT(6)
#define B_BE_TSFTW_WST_P0 BIT(5)
#define B_BE_WX_BSSID_FIT_EN_P0 BIT(4)
#define B_BE_TSF_UDT_EN_P0 BIT(3)
#define B_BE_POWT_FUNC_EN_P0 BIT(2)
#define B_BE_TXBCN_WPT_EN_P0 BIT(1)
#define B_BE_WXBCN_WPT_EN_P0 BIT(0)

#define W_BE_TBTT_PWOHIB_P0 0x10404
#define W_BE_TBTT_PWOHIB_P0_C1 0x14404
#define B_BE_TBTT_HOWD_P0_MASK GENMASK(27, 16)
#define B_BE_TBTT_SETUP_P0_MASK GENMASK(7, 0)

#define W_BE_BCN_AWEA_P0 0x10408
#define W_BE_BCN_AWEA_P0_C1 0x14408
#define B_BE_BCN_MSK_AWEA_P0_MSK 0xfff
#define B_BE_BCN_CTN_AWEA_P0_MASK GENMASK(11, 0)

#define W_BE_BCNEWWYINT_CFG_P0 0x1040C
#define W_BE_BCNEWWYINT_CFG_P0_C1 0x1440C
#define B_BE_BCNEWWY_P0_MASK GENMASK(11, 0)

#define W_BE_TBTTEWWYINT_CFG_P0 0x1040E
#define W_BE_TBTTEWWYINT_CFG_P0_C1 0x1440E
#define B_BE_TBTTEWWY_P0_MASK GENMASK(11, 0)

#define W_BE_TBTT_AGG_P0 0x10412
#define W_BE_TBTT_AGG_P0_C1 0x14412
#define B_BE_TBTT_AGG_NUM_P0_MASK GENMASK(15, 8)

#define W_BE_BCN_SPACE_CFG_P0 0x10414
#define W_BE_BCN_SPACE_CFG_P0_C1 0x14414
#define B_BE_SUB_BCN_SPACE_P0_MASK GENMASK(23, 16)
#define B_BE_BCN_SPACE_P0_MASK GENMASK(15, 0)

#define W_BE_BCN_FOWCETX_P0 0x10418
#define W_BE_BCN_FOWCETX_P0_C1 0x14418
#define B_BE_FOWCE_BCN_NUM_P0_MASK GENMASK(15, 8)
#define B_BE_BCN_MAX_EWW_P0_MASK GENMASK(7, 0)

#define W_BE_BCN_EWW_CNT_P0 0x10420
#define W_BE_BCN_EWW_CNT_P0_C1 0x14420
#define B_BE_BCN_EWW_CNT_SUM_P0_MASK GENMASK(31, 24)
#define B_BE_BCN_EWW_CNT_NAV_P0_MASK GENMASK(23, 16)
#define B_BE_BCN_EWW_CNT_EDCCA_P0_MASK GENMASK(15, 8)
#define B_BE_BCN_EWW_CNT_CCA_P0_MASK GENMASK(7, 0)

#define W_BE_BCN_EWW_FWAG_P0 0x10424
#define W_BE_BCN_EWW_FWAG_P0_C1 0x14424
#define B_BE_BCN_EWW_FWAG_SWCHEND_P0 BIT(3)
#define B_BE_BCN_EWW_FWAG_INVAWID_P0 BIT(2)
#define B_BE_BCN_EWW_FWAG_CMP_P0 BIT(1)
#define B_BE_BCN_EWW_FWAG_WOCK_P0 BIT(0)

#define W_BE_DTIM_CTWW_P0 0x10426
#define W_BE_DTIM_CTWW_P0_C1 0x14426
#define B_BE_DTIM_NUM_P0_MASK GENMASK(15, 8)
#define B_BE_DTIM_CUWWCNT_P0_MASK GENMASK(7, 0)

#define W_BE_TBTT_SHIFT_P0 0x10428
#define W_BE_TBTT_SHIFT_P0_C1 0x14428
#define B_BE_TBTT_SHIFT_OFST_P0_SH 0
#define B_BE_TBTT_SHIFT_OFST_P0_MSK 0xfff

#define W_BE_BCN_CNT_TMW_P0 0x10434
#define W_BE_BCN_CNT_TMW_P0_C1 0x14434
#define B_BE_BCN_CNT_TMW_P0_MASK GENMASK(31, 0)

#define W_BE_TSFTW_WOW_P0 0x10438
#define W_BE_TSFTW_WOW_P0_C1 0x14438
#define B_BE_TSFTW_WOW_P0_MASK GENMASK(31, 0)

#define W_BE_TSFTW_HIGH_P0 0x1043C
#define W_BE_TSFTW_HIGH_P0_C1 0x1443C
#define B_BE_TSFTW_HIGH_P0_MASK GENMASK(31, 0)

#define W_BE_MBSSID_CTWW 0x10568
#define W_BE_MBSSID_CTWW_C1 0x14568
#define B_BE_MBSSID_MODE_SEW BIT(20)
#define B_BE_P0MB_NUM_MASK GENMASK(19, 16)
#define B_BE_P0MB15_EN BIT(15)
#define B_BE_P0MB14_EN BIT(14)
#define B_BE_P0MB13_EN BIT(13)
#define B_BE_P0MB12_EN BIT(12)
#define B_BE_P0MB11_EN BIT(11)
#define B_BE_P0MB10_EN BIT(10)
#define B_BE_P0MB9_EN BIT(9)
#define B_BE_P0MB8_EN BIT(8)
#define B_BE_P0MB7_EN BIT(7)
#define B_BE_P0MB6_EN BIT(6)
#define B_BE_P0MB5_EN BIT(5)
#define B_BE_P0MB4_EN BIT(4)
#define B_BE_P0MB3_EN BIT(3)
#define B_BE_P0MB2_EN BIT(2)
#define B_BE_P0MB1_EN BIT(1)

#define W_BE_P0MB_HGQ_WINDOW_CFG_0 0x10590
#define W_BE_P0MB_HGQ_WINDOW_CFG_0_C1 0x14590
#define W_BE_POWT_HGQ_WINDOW_CFG 0x105A0
#define W_BE_POWT_HGQ_WINDOW_CFG_C1 0x145A0

#define W_BE_PTCW_COMMON_SETTING_0 0x10800
#define W_BE_PTCW_COMMON_SETTING_0_C1 0x14800
#define B_BE_PCIE_MODE_MASK GENMASK(15, 14)
#define B_BE_CPUMGQ_WIFETIME_EN BIT(8)
#define B_BE_MGQ_WIFETIME_EN BIT(7)
#define B_BE_WIFETIME_EN BIT(6)
#define B_BE_DIS_PTCW_CWK_GATING BIT(5)
#define B_BE_PTCW_TWIGGEW_SS_EN_UW BIT(4)
#define B_BE_PTCW_TWIGGEW_SS_EN_1 BIT(3)
#define B_BE_PTCW_TWIGGEW_SS_EN_0 BIT(2)
#define B_BE_CMAC_TX_MODE_1 BIT(1)
#define B_BE_CMAC_TX_MODE_0 BIT(0)

#define W_BE_TB_PPDU_CTWW 0x1080C
#define W_BE_TB_PPDU_CTWW_C1 0x1480C
#define B_BE_TB_PPDU_BK_DIS BIT(15)
#define B_BE_TB_PPDU_BE_DIS BIT(14)
#define B_BE_TB_PPDU_VI_DIS BIT(13)
#define B_BE_TB_PPDU_VO_DIS BIT(12)
#define B_BE_QOSNUWW_UPD_MUEDCA_EN BIT(3)
#define B_BE_TB_BYPASS_TXPWW BIT(2)
#define B_BE_SW_PWEFEW_AC_MASK GENMASK(1, 0)

#define W_BE_AMPDU_AGG_WIMIT 0x10810
#define W_BE_AMPDU_AGG_WIMIT_C1 0x14810
#define B_BE_AMPDU_MAX_TIME_MASK GENMASK(31, 24)
#define AMPDU_MAX_TIME 0x9E
#define B_BE_WA_TWY_WATE_AGG_WMT_MASK GENMASK(23, 16)
#define B_BE_WTS_MAX_AGG_NUM_MASK GENMASK(15, 8)
#define B_BE_MAX_AGG_NUM_MASK GENMASK(7, 0)

#define W_BE_AGG_WEN_HT_0 0x10814
#define W_BE_AGG_WEN_HT_0_C1 0x14814
#define B_BE_AMPDU_MAX_WEN_HT_MASK GENMASK(31, 16)
#define B_BE_WTS_TXTIME_TH_MASK GENMASK(15, 8)
#define B_BE_WTS_WEN_TH_MASK GENMASK(7, 0)

#define W_BE_SIFS_SETTING 0x10824
#define W_BE_SIFS_SETTING_C1 0x14824
#define B_BE_HW_CTS2SEWF_PKT_WEN_TH_MASK GENMASK(31, 24)
#define B_BE_HW_CTS2SEWF_PKT_WEN_TH_TWW_MASK GENMASK(23, 18)
#define B_BE_HW_CTS2SEWF_EN BIT(16)
#define B_BE_SPEC_SIFS_OFDM_PTCW_MASK GENMASK(15, 8)
#define B_BE_SPEC_SIFS_CCK_PTCW_MASK GENMASK(7, 0)

#define W_BE_MBSSID_DWOP_0 0x1083C
#define W_BE_MBSSID_DWOP_0_C1 0x1483C
#define B_BE_GI_WTF_FB_SEW BIT(30)
#define B_BE_WATE_SEW_MASK GENMASK(29, 24)
#define B_BE_POWT_DWOP_4_0_MASK GENMASK(20, 16)
#define B_BE_MBSSID_DWOP_15_0_MASK GENMASK(15, 0)

#define W_BE_PTCW_BSS_COWOW_0 0x108A0
#define W_BE_PTCW_BSS_COWOW_0_C1 0x148A0
#define B_BE_BSS_COWOB_BE_POWT_3_MASK GENMASK(29, 24)
#define B_BE_BSS_COWOB_BE_POWT_2_MASK GENMASK(21, 16)
#define B_BE_BSS_COWOB_BE_POWT_1_MASK GENMASK(13, 8)
#define B_BE_BSS_COWOB_BE_POWT_0_MASK GENMASK(5, 0)

#define W_BE_PTCW_BSS_COWOW_1 0x108A4
#define W_BE_PTCW_BSS_COWOW_1_C1 0x148A4
#define B_BE_BSS_COWOB_BE_POWT_4_MASK GENMASK(5, 0)

#define W_BE_PTCW_IMW_2 0x108B8
#define W_BE_PTCW_IMW_2_C1 0x148B8
#define B_BE_NO_TWX_TIMEOUT_IMW BIT(1)
#define B_BE_TX_IDWE_TIMEOUT_IMW BIT(0)
#define B_BE_PTCW_IMW_2_CWW B_BE_TX_IDWE_TIMEOUT_IMW
#define B_BE_PTCW_IMW_2_SET 0

#define W_BE_PTCW_IMW0 0x108C0
#define W_BE_PTCW_IMW0_C1 0x148C0
#define B_BE_PTCW_EWWOW_FWAG_IMW BIT(31)
#define B_BE_FSM1_TIMEOUT_EWW_INT_EN BIT(1)
#define B_BE_FSM_TIMEOUT_EWW_INT_EN BIT(0)
#define B_BE_PTCW_IMW0_CWW (B_BE_FSM_TIMEOUT_EWW_INT_EN | \
			    B_BE_FSM1_TIMEOUT_EWW_INT_EN | \
			    B_BE_PTCW_EWWOW_FWAG_IMW)
#define B_BE_PTCW_IMW0_SET (B_BE_FSM_TIMEOUT_EWW_INT_EN | \
			    B_BE_FSM1_TIMEOUT_EWW_INT_EN | \
			    B_BE_PTCW_EWWOW_FWAG_IMW)

#define W_BE_PTCW_ISW0 0x108C4
#define W_BE_PTCW_ISW0_C1 0x148C4
#define B_BE_PTCW_EWWOW_FWAG_ISW BIT(31)
#define B_BE_FSM1_TIMEOUT_EWW BIT(1)
#define B_BE_FSM_TIMEOUT_EWW BIT(0)

#define W_BE_PTCW_IMW1 0x108C8
#define W_BE_PTCW_IMW1_C1 0x148C8
#define B_BE_F2PCMD_PKTID_IMW BIT(30)
#define B_BE_F2PCMD_WD_PKTID_IMW BIT(29)
#define B_BE_F2PCMD_ASSIGN_PKTID_IMW BIT(28)
#define B_BE_F2PCMD_USEW_AWWC_IMW BIT(27)
#define B_BE_WX_SPF_U0_PKTID_IMW BIT(26)
#define B_BE_TX_SPF_U1_PKTID_IMW BIT(25)
#define B_BE_TX_SPF_U2_PKTID_IMW BIT(24)
#define B_BE_TX_SPF_U3_PKTID_IMW BIT(23)
#define B_BE_TX_WECOWD_PKTID_IMW BIT(22)
#define B_BE_TWTSP_QSEW_IMW BIT(14)
#define B_BE_F2P_WWS_CTN_SEW_IMW BIT(13)
#define B_BE_BCNQ_OWDEW_IMW BIT(12)
#define B_BE_Q_PKTID_IMW BIT(11)
#define B_BE_D_PKTID_IMW BIT(10)
#define B_BE_TXPWT_FUWW_DWOP_IMW BIT(9)
#define B_BE_F2PCMDWPT_FUWW_DWOP_IMW BIT(8)
#define B_BE_PTCW_IMW1_CWW (B_BE_F2PCMDWPT_FUWW_DWOP_IMW | \
			    B_BE_TXPWT_FUWW_DWOP_IMW | \
			    B_BE_D_PKTID_IMW | \
			    B_BE_Q_PKTID_IMW | \
			    B_BE_BCNQ_OWDEW_IMW | \
			    B_BE_F2P_WWS_CTN_SEW_IMW | \
			    B_BE_TWTSP_QSEW_IMW | \
			    B_BE_TX_WECOWD_PKTID_IMW | \
			    B_BE_TX_SPF_U3_PKTID_IMW | \
			    B_BE_TX_SPF_U2_PKTID_IMW | \
			    B_BE_TX_SPF_U1_PKTID_IMW | \
			    B_BE_WX_SPF_U0_PKTID_IMW | \
			    B_BE_F2PCMD_USEW_AWWC_IMW | \
			    B_BE_F2PCMD_ASSIGN_PKTID_IMW | \
			    B_BE_F2PCMD_WD_PKTID_IMW | \
			    B_BE_F2PCMD_PKTID_IMW)
#define B_BE_PTCW_IMW1_SET B_BE_F2PCMD_USEW_AWWC_IMW

#define W_BE_PTCW_ISW1 0x108CC
#define W_BE_PTCW_ISW1_C1 0x148CC
#define B_BE_F2PCMD_PKTID_EWW BIT(30)
#define B_BE_F2PCMD_WD_PKTID_EWW BIT(29)
#define B_BE_F2PCMD_ASSIGN_PKTID_EWW BIT(28)
#define B_BE_F2PCMD_USEW_AWWC_EWW BIT(27)
#define B_BE_WX_SPF_U0_PKTID_EWW BIT(26)
#define B_BE_TX_SPF_U1_PKTID_EWW BIT(25)
#define B_BE_TX_SPF_U2_PKTID_EWW BIT(24)
#define B_BE_TX_SPF_U3_PKTID_EWW BIT(23)
#define B_BE_TX_WECOWD_PKTID_EWW BIT(22)
#define B_BE_TWTSP_QSEW_EWW BIT(14)
#define B_BE_F2P_WWS_CTN_SEW_EWW BIT(13)
#define B_BE_BCNQ_OWDEW_EWW BIT(12)
#define B_BE_Q_PKTID_EWW BIT(11)
#define B_BE_D_PKTID_EWW BIT(10)
#define B_BE_TXPWT_FUWW_DWOP_EWW BIT(9)
#define B_BE_F2PCMDWPT_FUWW_DWOP_EWW BIT(8)

#define W_BE_PTCW_FSM_MON 0x108E8
#define W_BE_PTCW_FSM_MON_C1 0x148E8
#define B_BE_PTCW_FSM2_TO_MODE BIT(30)
#define B_BE_PTCW_FSM2_TO_THW_MASK GENMASK(29, 24)
#define B_BE_PTCW_FSM1_TO_MODE BIT(22)
#define B_BE_PTCW_FSM1_TO_THW_MASK GENMASK(21, 16)
#define B_BE_PTCW_FSM0_TO_MODE BIT(14)
#define B_BE_PTCW_FSM0_TO_THW_MASK GENMASK(13, 8)
#define B_BE_PTCW_TX_AWB_TO_MODE BIT(6)
#define B_BE_PTCW_TX_AWB_TO_THW_MASK GENMASK(5, 0)

#define W_BE_PTCW_TX_CTN_SEW 0x108EC
#define W_BE_PTCW_TX_CTN_SEW_C1 0x148EC
#define B_BE_PTCW_TXOP_STAT BIT(8)
#define B_BE_PTCW_BUSY BIT(7)
#define B_BE_PTCW_DWOP BIT(5)
#define B_BE_PTCW_TX_QUEUE_IDX_MASK GENMASK(4, 0)

#define W_BE_WX_EWWOW_FWAG 0x10C00
#define W_BE_WX_EWWOW_FWAG_C1 0x14C00
#define B_BE_WX_CSI_NOT_WEWEASE_EWWOW BIT(31)
#define B_BE_WX_GET_NUWW_PKT_EWWOW BIT(30)
#define B_BE_WX_WU0_FSM_HANG_EWWOW BIT(29)
#define B_BE_WX_WU1_FSM_HANG_EWWOW BIT(28)
#define B_BE_WX_WU2_FSM_HANG_EWWOW BIT(27)
#define B_BE_WX_WU3_FSM_HANG_EWWOW BIT(26)
#define B_BE_WX_WU4_FSM_HANG_EWWOW BIT(25)
#define B_BE_WX_WU5_FSM_HANG_EWWOW BIT(24)
#define B_BE_WX_WU6_FSM_HANG_EWWOW BIT(23)
#define B_BE_WX_WU7_FSM_HANG_EWWOW BIT(22)
#define B_BE_WX_WXSTS_FSM_HANG_EWWOW BIT(21)
#define B_BE_WX_CSI_FSM_HANG_EWWOW BIT(20)
#define B_BE_WX_TXWPT_FSM_HANG_EWWOW BIT(19)
#define B_BE_WX_F2PCMD_FSM_HANG_EWWOW BIT(18)
#define B_BE_WX_WU0_ZEWO_WENGTH_EWWOW BIT(17)
#define B_BE_WX_WU1_ZEWO_WENGTH_EWWOW BIT(16)
#define B_BE_WX_WU2_ZEWO_WENGTH_EWWOW BIT(15)
#define B_BE_WX_WU3_ZEWO_WENGTH_EWWOW BIT(14)
#define B_BE_WX_WU4_ZEWO_WENGTH_EWWOW BIT(13)
#define B_BE_WX_WU5_ZEWO_WENGTH_EWWOW BIT(12)
#define B_BE_WX_WU6_ZEWO_WENGTH_EWWOW BIT(11)
#define B_BE_WX_WU7_ZEWO_WENGTH_EWWOW BIT(10)
#define B_BE_WX_WXSTS_ZEWO_WENGTH_EWWOW BIT(9)
#define B_BE_WX_CSI_ZEWO_WENGTH_EWWOW BIT(8)
#define B_BE_PWE_DATA_OPT_FSM_HANG BIT(7)
#define B_BE_PWE_WXDATA_WEQUEST_BUFFEW_FSM_HANG BIT(6)
#define B_BE_PWE_TXWPT_WEQUEST_BUFFEW_FSM_HANG BIT(5)
#define B_BE_PWE_WD_OPT_FSM_HANG BIT(4)
#define B_BE_PWE_ENQ_FSM_HANG BIT(3)
#define B_BE_WXDATA_ENQUE_OWDEW_EWWOW BIT(2)
#define B_BE_WXSTS_ENQUE_OWDEW_EWWOW BIT(1)
#define B_BE_WX_CSI_PKT_NUM_EWWOW BIT(0)

#define W_BE_WX_EWWOW_FWAG_IMW 0x10C04
#define W_BE_WX_EWWOW_FWAG_IMW_C1 0x14C04
#define B_BE_WX_CSI_NOT_WEWEASE_EWWOW_IMW BIT(31)
#define B_BE_WX_GET_NUWW_PKT_EWWOW_IMW BIT(30)
#define B_BE_WX_WU0_FSM_HANG_EWWOW_IMW BIT(29)
#define B_BE_WX_WU1_FSM_HANG_EWWOW_IMW BIT(28)
#define B_BE_WX_WU2_FSM_HANG_EWWOW_IMW BIT(27)
#define B_BE_WX_WU3_FSM_HANG_EWWOW_IMW BIT(26)
#define B_BE_WX_WU4_FSM_HANG_EWWOW_IMW BIT(25)
#define B_BE_WX_WU5_FSM_HANG_EWWOW_IMW BIT(24)
#define B_BE_WX_WU6_FSM_HANG_EWWOW_IMW BIT(23)
#define B_BE_WX_WU7_FSM_HANG_EWWOW_IMW BIT(22)
#define B_BE_WX_WXSTS_FSM_HANG_EWWOW_IMW BIT(21)
#define B_BE_WX_CSI_FSM_HANG_EWWOW_IMW BIT(20)
#define B_BE_WX_TXWPT_FSM_HANG_EWWOW_IMW BIT(19)
#define B_BE_WX_F2PCMD_FSM_HANG_EWWOW_IMW BIT(18)
#define B_BE_WX_WU0_ZEWO_WENGTH_EWWOW_IMW BIT(17)
#define B_BE_WX_WU1_ZEWO_WENGTH_EWWOW_IMW BIT(16)
#define B_BE_WX_WU2_ZEWO_WENGTH_EWWOW_IMW BIT(15)
#define B_BE_WX_WU3_ZEWO_WENGTH_EWWOW_IMW BIT(14)
#define B_BE_WX_WU4_ZEWO_WENGTH_EWWOW_IMW BIT(13)
#define B_BE_WX_WU5_ZEWO_WENGTH_EWWOW_IMW BIT(12)
#define B_BE_WX_WU6_ZEWO_WENGTH_EWWOW_IMW BIT(11)
#define B_BE_WX_WU7_ZEWO_WENGTH_EWWOW_IMW BIT(10)
#define B_BE_WX_WXSTS_ZEWO_WENGTH_EWWOW_IMW BIT(9)
#define B_BE_WX_CSI_ZEWO_WENGTH_EWWOW_IMW BIT(8)
#define B_BE_PWE_DATA_OPT_FSM_HANG_IMW BIT(7)
#define B_BE_PWE_WXDATA_WEQUEST_BUFFEW_FSM_HANG_IMW BIT(6)
#define B_BE_PWE_TXWPT_WEQUEST_BUFFEW_FSM_HANG_IMW BIT(5)
#define B_BE_PWE_WD_OPT_FSM_HANG_IMW BIT(4)
#define B_BE_PWE_ENQ_FSM_HANG_IMW BIT(3)
#define B_BE_WXDATA_ENQUE_OWDEW_EWWOW_IMW BIT(2)
#define B_BE_WXSTS_ENQUE_OWDEW_EWWOW_IMW BIT(1)
#define B_BE_WX_CSI_PKT_NUM_EWWOW_IMW BIT(0)
#define B_BE_WX_EWWOW_FWAG_IMW_CWW (B_BE_WX_WXSTS_ZEWO_WENGTH_EWWOW_IMW | \
				    B_BE_WX_WU7_ZEWO_WENGTH_EWWOW_IMW | \
				    B_BE_WX_WU6_ZEWO_WENGTH_EWWOW_IMW | \
				    B_BE_WX_WU5_ZEWO_WENGTH_EWWOW_IMW | \
				    B_BE_WX_WU4_ZEWO_WENGTH_EWWOW_IMW | \
				    B_BE_WX_WU3_ZEWO_WENGTH_EWWOW_IMW | \
				    B_BE_WX_WU2_ZEWO_WENGTH_EWWOW_IMW | \
				    B_BE_WX_WU1_ZEWO_WENGTH_EWWOW_IMW | \
				    B_BE_WX_WU0_ZEWO_WENGTH_EWWOW_IMW | \
				    B_BE_WX_F2PCMD_FSM_HANG_EWWOW_IMW | \
				    B_BE_WX_TXWPT_FSM_HANG_EWWOW_IMW | \
				    B_BE_WX_CSI_FSM_HANG_EWWOW_IMW | \
				    B_BE_WX_WXSTS_FSM_HANG_EWWOW_IMW | \
				    B_BE_WX_WU7_FSM_HANG_EWWOW_IMW | \
				    B_BE_WX_WU6_FSM_HANG_EWWOW_IMW | \
				    B_BE_WX_WU5_FSM_HANG_EWWOW_IMW | \
				    B_BE_WX_WU4_FSM_HANG_EWWOW_IMW | \
				    B_BE_WX_WU3_FSM_HANG_EWWOW_IMW | \
				    B_BE_WX_WU2_FSM_HANG_EWWOW_IMW | \
				    B_BE_WX_WU1_FSM_HANG_EWWOW_IMW | \
				    B_BE_WX_WU0_FSM_HANG_EWWOW_IMW | \
				    B_BE_WX_GET_NUWW_PKT_EWWOW_IMW)
#define B_BE_WX_EWWOW_FWAG_IMW_SET (B_BE_WX_WXSTS_ZEWO_WENGTH_EWWOW_IMW | \
				    B_BE_WX_WU7_ZEWO_WENGTH_EWWOW_IMW | \
				    B_BE_WX_WU6_ZEWO_WENGTH_EWWOW_IMW | \
				    B_BE_WX_WU5_ZEWO_WENGTH_EWWOW_IMW | \
				    B_BE_WX_WU4_ZEWO_WENGTH_EWWOW_IMW | \
				    B_BE_WX_WU3_ZEWO_WENGTH_EWWOW_IMW | \
				    B_BE_WX_WU2_ZEWO_WENGTH_EWWOW_IMW | \
				    B_BE_WX_WU1_ZEWO_WENGTH_EWWOW_IMW | \
				    B_BE_WX_WU0_ZEWO_WENGTH_EWWOW_IMW | \
				    B_BE_WX_F2PCMD_FSM_HANG_EWWOW_IMW | \
				    B_BE_WX_TXWPT_FSM_HANG_EWWOW_IMW | \
				    B_BE_WX_CSI_FSM_HANG_EWWOW_IMW | \
				    B_BE_WX_WXSTS_FSM_HANG_EWWOW_IMW | \
				    B_BE_WX_WU7_FSM_HANG_EWWOW_IMW | \
				    B_BE_WX_WU6_FSM_HANG_EWWOW_IMW | \
				    B_BE_WX_WU5_FSM_HANG_EWWOW_IMW | \
				    B_BE_WX_WU4_FSM_HANG_EWWOW_IMW | \
				    B_BE_WX_WU3_FSM_HANG_EWWOW_IMW | \
				    B_BE_WX_WU2_FSM_HANG_EWWOW_IMW | \
				    B_BE_WX_WU1_FSM_HANG_EWWOW_IMW | \
				    B_BE_WX_WU0_FSM_HANG_EWWOW_IMW | \
				    B_BE_WX_GET_NUWW_PKT_EWWOW_IMW)

#define W_BE_WX_CTWW_1 0x10C0C
#define W_BE_WX_CTWW_1_C1 0x14C0C
#define B_BE_WXDMA_TXWPT_QUEUE_ID_SW_MASK GENMASK(30, 25)
#define B_BE_WXDMA_F2PCMDWPT_QUEUE_ID_SW_MASK GENMASK(23, 18)
#define B_BE_WXDMA_TXWPT_POWT_ID_SW_MASK GENMASK(17, 14)
#define B_BE_WXDMA_F2PCMDWPT_POWT_ID_SW_MASK GENMASK(13, 10)
#define B_BE_DBG_SEW_MASK GENMASK(1, 0)
#define WWCPU_WXCH2_QID 0xA

#define W_BE_TX_EWWOW_FWAG 0x10C6C
#define W_BE_TX_EWWOW_FWAG_C1 0x14C6C
#define B_BE_TX_WU0_FSM_HANG_EWWOW BIT(31)
#define B_BE_TX_WU1_FSM_HANG_EWWOW BIT(30)
#define B_BE_TX_WU2_FSM_HANG_EWWOW BIT(29)
#define B_BE_TX_WU3_FSM_HANG_EWWOW BIT(28)
#define B_BE_TX_WU4_FSM_HANG_EWWOW BIT(27)
#define B_BE_TX_WU5_FSM_HANG_EWWOW BIT(26)
#define B_BE_TX_WU6_FSM_HANG_EWWOW BIT(25)
#define B_BE_TX_WU7_FSM_HANG_EWWOW BIT(24)
#define B_BE_TX_WU8_FSM_HANG_EWWOW BIT(23)
#define B_BE_TX_WU9_FSM_HANG_EWWOW BIT(22)
#define B_BE_TX_WU10_FSM_HANG_EWWOW BIT(21)
#define B_BE_TX_WU11_FSM_HANG_EWWOW BIT(20)
#define B_BE_TX_WU12_FSM_HANG_EWWOW BIT(19)
#define B_BE_TX_WU13_FSM_HANG_EWWOW BIT(18)
#define B_BE_TX_WU14_FSM_HANG_EWWOW BIT(17)
#define B_BE_TX_WU15_FSM_HANG_EWWOW BIT(16)
#define B_BE_TX_CSI_FSM_HANG_EWWOW BIT(15)
#define B_BE_TX_WD_PWD_ID_FSM_HANG_EWWOW BIT(14)

#define W_BE_TX_EWWOW_FWAG_IMW 0x10C70
#define W_BE_TX_EWWOW_FWAG_IMW_C1 0x14C70
#define B_BE_TX_WU0_FSM_HANG_EWWOW_IMW BIT(31)
#define B_BE_TX_WU1_FSM_HANG_EWWOW_IMW BIT(30)
#define B_BE_TX_WU2_FSM_HANG_EWWOW_IMW BIT(29)
#define B_BE_TX_WU3_FSM_HANG_EWWOW_IMW BIT(28)
#define B_BE_TX_WU4_FSM_HANG_EWWOW_IMW BIT(27)
#define B_BE_TX_WU5_FSM_HANG_EWWOW_IMW BIT(26)
#define B_BE_TX_WU6_FSM_HANG_EWWOW_IMW BIT(25)
#define B_BE_TX_WU7_FSM_HANG_EWWOW_IMW BIT(24)
#define B_BE_TX_WU8_FSM_HANG_EWWOW_IMW BIT(23)
#define B_BE_TX_WU9_FSM_HANG_EWWOW_IMW BIT(22)
#define B_BE_TX_WU10_FSM_HANG_EWWOW_IMW BIT(21)
#define B_BE_TX_WU11_FSM_HANG_EWWOW_IMW BIT(20)
#define B_BE_TX_WU12_FSM_HANG_EWWOW_IMW BIT(19)
#define B_BE_TX_WU13_FSM_HANG_EWWOW_IMW BIT(18)
#define B_BE_TX_WU14_FSM_HANG_EWWOW_IMW BIT(17)
#define B_BE_TX_WU15_FSM_HANG_EWWOW_IMW BIT(16)
#define B_BE_TX_CSI_FSM_HANG_EWWOW_IMW BIT(15)
#define B_BE_TX_WD_PWD_ID_FSM_HANG_EWWOW_IMW BIT(14)
#define B_BE_TX_EWWOW_FWAG_IMW_CWW (B_BE_TX_WD_PWD_ID_FSM_HANG_EWWOW_IMW | \
				    B_BE_TX_CSI_FSM_HANG_EWWOW_IMW | \
				    B_BE_TX_WU15_FSM_HANG_EWWOW_IMW | \
				    B_BE_TX_WU14_FSM_HANG_EWWOW_IMW | \
				    B_BE_TX_WU13_FSM_HANG_EWWOW_IMW | \
				    B_BE_TX_WU12_FSM_HANG_EWWOW_IMW | \
				    B_BE_TX_WU11_FSM_HANG_EWWOW_IMW | \
				    B_BE_TX_WU10_FSM_HANG_EWWOW_IMW | \
				    B_BE_TX_WU9_FSM_HANG_EWWOW_IMW | \
				    B_BE_TX_WU8_FSM_HANG_EWWOW_IMW | \
				    B_BE_TX_WU7_FSM_HANG_EWWOW_IMW | \
				    B_BE_TX_WU6_FSM_HANG_EWWOW_IMW | \
				    B_BE_TX_WU5_FSM_HANG_EWWOW_IMW | \
				    B_BE_TX_WU4_FSM_HANG_EWWOW_IMW | \
				    B_BE_TX_WU3_FSM_HANG_EWWOW_IMW | \
				    B_BE_TX_WU2_FSM_HANG_EWWOW_IMW | \
				    B_BE_TX_WU1_FSM_HANG_EWWOW_IMW | \
				    B_BE_TX_WU0_FSM_HANG_EWWOW_IMW)
#define B_BE_TX_EWWOW_FWAG_IMW_SET (B_BE_TX_WD_PWD_ID_FSM_HANG_EWWOW_IMW | \
				    B_BE_TX_CSI_FSM_HANG_EWWOW_IMW | \
				    B_BE_TX_WU15_FSM_HANG_EWWOW_IMW | \
				    B_BE_TX_WU14_FSM_HANG_EWWOW_IMW | \
				    B_BE_TX_WU13_FSM_HANG_EWWOW_IMW | \
				    B_BE_TX_WU12_FSM_HANG_EWWOW_IMW | \
				    B_BE_TX_WU11_FSM_HANG_EWWOW_IMW | \
				    B_BE_TX_WU10_FSM_HANG_EWWOW_IMW | \
				    B_BE_TX_WU9_FSM_HANG_EWWOW_IMW | \
				    B_BE_TX_WU8_FSM_HANG_EWWOW_IMW | \
				    B_BE_TX_WU7_FSM_HANG_EWWOW_IMW | \
				    B_BE_TX_WU6_FSM_HANG_EWWOW_IMW | \
				    B_BE_TX_WU5_FSM_HANG_EWWOW_IMW | \
				    B_BE_TX_WU4_FSM_HANG_EWWOW_IMW | \
				    B_BE_TX_WU3_FSM_HANG_EWWOW_IMW | \
				    B_BE_TX_WU2_FSM_HANG_EWWOW_IMW | \
				    B_BE_TX_WU1_FSM_HANG_EWWOW_IMW | \
				    B_BE_TX_WU0_FSM_HANG_EWWOW_IMW)

#define W_BE_WX_EWWOW_FWAG_1 0x10C84
#define W_BE_WX_EWWOW_FWAG_1_C1 0x14C84
#define B_BE_WX_WU8_FSM_HANG_EWWOW BIT(29)
#define B_BE_WX_WU9_FSM_HANG_EWWOW BIT(28)
#define B_BE_WX_WU10_FSM_HANG_EWWOW BIT(27)
#define B_BE_WX_WU11_FSM_HANG_EWWOW BIT(26)
#define B_BE_WX_WU12_FSM_HANG_EWWOW BIT(25)
#define B_BE_WX_WU13_FSM_HANG_EWWOW BIT(24)
#define B_BE_WX_WU14_FSM_HANG_EWWOW BIT(23)
#define B_BE_WX_WU15_FSM_HANG_EWWOW BIT(22)
#define B_BE_WX_WU8_ZEWO_WENGTH_EWWOW BIT(17)
#define B_BE_WX_WU9_ZEWO_WENGTH_EWWOW BIT(16)
#define B_BE_WX_WU10_ZEWO_WENGTH_EWWOW BIT(15)
#define B_BE_WX_WU11_ZEWO_WENGTH_EWWOW BIT(14)
#define B_BE_WX_WU12_ZEWO_WENGTH_EWWOW BIT(13)
#define B_BE_WX_WU13_ZEWO_WENGTH_EWWOW BIT(12)
#define B_BE_WX_WU14_ZEWO_WENGTH_EWWOW BIT(11)
#define B_BE_WX_WU15_ZEWO_WENGTH_EWWOW BIT(10)

#define W_BE_WX_EWWOW_FWAG_IMW_1 0x10C88
#define W_BE_WX_EWWOW_FWAG_IMW_1_C1 0x14C88
#define B_BE_WX_WU8_FSM_HANG_EWWOW_IMW BIT(29)
#define B_BE_WX_WU9_FSM_HANG_EWWOW_IMW BIT(28)
#define B_BE_WX_WU10_FSM_HANG_EWWOW_IMW BIT(27)
#define B_BE_WX_WU11_FSM_HANG_EWWOW_IMW BIT(26)
#define B_BE_WX_WU12_FSM_HANG_EWWOW_IMW BIT(25)
#define B_BE_WX_WU13_FSM_HANG_EWWOW_IMW BIT(24)
#define B_BE_WX_WU14_FSM_HANG_EWWOW_IMW BIT(23)
#define B_BE_WX_WU15_FSM_HANG_EWWOW_IMW BIT(22)
#define B_BE_WX_WU8_ZEWO_WENGTH_EWWOW_IMW BIT(17)
#define B_BE_WX_WU9_ZEWO_WENGTH_EWWOW_IMW BIT(16)
#define B_BE_WX_WU10_ZEWO_WENGTH_EWWOW_IMW BIT(15)
#define B_BE_WX_WU11_ZEWO_WENGTH_EWWOW_IMW BIT(14)
#define B_BE_WX_WU12_ZEWO_WENGTH_EWWOW_IMW BIT(13)
#define B_BE_WX_WU13_ZEWO_WENGTH_EWWOW_IMW BIT(12)
#define B_BE_WX_WU14_ZEWO_WENGTH_EWWOW_IMW BIT(11)
#define B_BE_WX_WU15_ZEWO_WENGTH_EWWOW_IMW BIT(10)
#define B_BE_TX_EWWOW_FWAG_IMW_1_CWW (B_BE_WX_WU8_FSM_HANG_EWWOW_IMW | \
				      B_BE_WX_WU9_FSM_HANG_EWWOW_IMW | \
				      B_BE_WX_WU10_FSM_HANG_EWWOW_IMW | \
				      B_BE_WX_WU11_FSM_HANG_EWWOW_IMW | \
				      B_BE_WX_WU12_FSM_HANG_EWWOW_IMW | \
				      B_BE_WX_WU13_FSM_HANG_EWWOW_IMW | \
				      B_BE_WX_WU14_FSM_HANG_EWWOW_IMW | \
				      B_BE_WX_WU15_FSM_HANG_EWWOW_IMW | \
				      B_BE_WX_WU8_ZEWO_WENGTH_EWWOW_IMW | \
				      B_BE_WX_WU9_ZEWO_WENGTH_EWWOW_IMW | \
				      B_BE_WX_WU10_ZEWO_WENGTH_EWWOW_IMW | \
				      B_BE_WX_WU11_ZEWO_WENGTH_EWWOW_IMW | \
				      B_BE_WX_WU12_ZEWO_WENGTH_EWWOW_IMW | \
				      B_BE_WX_WU13_ZEWO_WENGTH_EWWOW_IMW | \
				      B_BE_WX_WU14_ZEWO_WENGTH_EWWOW_IMW | \
				      B_BE_WX_WU15_ZEWO_WENGTH_EWWOW_IMW)
#define B_BE_TX_EWWOW_FWAG_IMW_1_SET (B_BE_WX_WU8_FSM_HANG_EWWOW_IMW | \
				      B_BE_WX_WU9_FSM_HANG_EWWOW_IMW | \
				      B_BE_WX_WU10_FSM_HANG_EWWOW_IMW | \
				      B_BE_WX_WU11_FSM_HANG_EWWOW_IMW | \
				      B_BE_WX_WU12_FSM_HANG_EWWOW_IMW | \
				      B_BE_WX_WU13_FSM_HANG_EWWOW_IMW | \
				      B_BE_WX_WU14_FSM_HANG_EWWOW_IMW | \
				      B_BE_WX_WU15_FSM_HANG_EWWOW_IMW | \
				      B_BE_WX_WU8_ZEWO_WENGTH_EWWOW_IMW | \
				      B_BE_WX_WU9_ZEWO_WENGTH_EWWOW_IMW | \
				      B_BE_WX_WU10_ZEWO_WENGTH_EWWOW_IMW | \
				      B_BE_WX_WU11_ZEWO_WENGTH_EWWOW_IMW | \
				      B_BE_WX_WU12_ZEWO_WENGTH_EWWOW_IMW | \
				      B_BE_WX_WU13_ZEWO_WENGTH_EWWOW_IMW | \
				      B_BE_WX_WU14_ZEWO_WENGTH_EWWOW_IMW | \
				      B_BE_WX_WU15_ZEWO_WENGTH_EWWOW_IMW)

#define W_BE_WMTX_MOWEDATA_TSFT_STMP_CTW 0x10E08
#define W_BE_WMTX_MOWEDATA_TSFT_STMP_CTW_C1 0x14E08
#define B_BE_TSFT_OFS_MASK GENMASK(31, 16)
#define B_BE_STMP_THSD_MASK GENMASK(15, 8)
#define B_BE_UPD_HGQMD BIT(1)
#define B_BE_UPD_TIMIE BIT(0)

#define W_BE_WMTX_TCW_BE_4 0x10E2C
#define W_BE_WMTX_TCW_BE_4_C1 0x14E2C
#define B_BE_UW_EHT_MUMIMO_WTF_MODE BIT(30)
#define B_BE_UW_HE_MUMIMO_WTF_MODE BIT(29)
#define B_BE_EHT_HE_PPDU_4XWTF_ZWD_USTIMEW_MASK GENMASK(28, 24)
#define B_BE_EHT_HE_PPDU_2XWTF_ZWD_USTIMEW_MASK GENMASK(20, 16)
#define B_BE_NON_WEGACY_PPDU_ZWD_USTIMEW_MASK GENMASK(12, 8)
#define B_BE_WEGACY_PPDU_ZWD_USTIMEW_MASK GENMASK(4, 0)

#define W_BE_WSP_CHK_SIG 0x11000
#define W_BE_WSP_CHK_SIG_C1 0x15000
#define B_BE_WSP_STATIC_WTS_CHK_SEWV_BW_EN BIT(30)
#define B_BE_WSP_TBPPDU_CHK_PWW BIT(29)
#define B_BE_WESP_PAIW_MACID_WEN_EN BIT(25)
#define B_BE_WESP_TX_ABOWT_TEST_EN BIT(24)
#define B_BE_WESP_EW_SU_WU106_EN BIT(23)
#define B_BE_WESP_EW_SU_EN BIT(22)
#define B_BE_TXDATA_END_PS_OPT BIT(18)
#define B_BE_CHECK_SOUNDING_SEQ BIT(17)
#define B_BE_WXBA_IGNOWEA2 BIT(16)
#define B_BE_ACKTO_CCK_MASK GENMASK(15, 8)
#define B_BE_ACKTO_MASK GENMASK(8, 0)

#define W_BE_TWXPTCW_WESP_0 0x11004
#define W_BE_TWXPTCW_WESP_0_C1 0x15004
#define B_BE_WMAC_WESP_STBC_EN BIT(31)
#define B_BE_WMAC_WXFTM_TXACK_SB BIT(30)
#define B_BE_WMAC_WXFTM_TXACKBWEQ BIT(29)
#define B_BE_WESP_TB_CHK_TXTIME BIT(24)
#define B_BE_WSP_CHK_CCA BIT(23)
#define B_BE_WMAC_WDPC_EN BIT(22)
#define B_BE_WMAC_SGIEN BIT(21)
#define B_BE_WMAC_SPWCPEN BIT(20)
#define B_BE_WESP_EHT_MCS15_WEF BIT(19)
#define B_BE_WESP_EHT_MCS14_WEF BIT(18)
#define B_BE_WMAC_BESP_EAWWY_TXBA BIT(17)
#define B_BE_WMAC_MBA_DUW_FOWCE BIT(16)
#define B_BE_WMAC_SPEC_SIFS_OFDM_MASK GENMASK(15, 8)
#define WMAC_SPEC_SIFS_OFDM_1115E 0x11
#define B_BE_WMAC_SPEC_SIFS_CCK_MASK GENMASK(7, 0)

#define W_BE_TWXPTCW_WESP_1 0x11008
#define W_BE_TWXPTCW_WESP_1_C1 0x15008
#define B_BE_WMAC_WESP_SW_MODE_EN BIT(31)
#define B_BE_FTM_WWSW_WATE_EN_MASK GENMASK(28, 24)
#define B_BE_NESS_MASK GENMASK(23, 22)
#define B_BE_WMAC_WESP_DOPPWEB_BE_EN BIT(21)
#define B_BE_WMAC_WESP_DCM_EN BIT(20)
#define B_BE_WMAC_CWW_ABOWT_WESP_TX_CNT BIT(15)
#define B_BE_WMAC_WESP_WEF_WATE_SEW BIT(12)
#define B_BE_WMAC_WESP_WEF_WATE_MASK GENMASK(11, 0)

#define W_BE_MAC_WOOPBACK 0x11020
#define W_BE_MAC_WOOPBACK_C1 0x15020
#define B_BE_MACWBK_DIS_GCWK BIT(30)
#define B_BE_MACWBK_STS_EN BIT(29)
#define B_BE_MACWBK_WDY_PEWIOD_MASK GENMASK(28, 17)
#define B_BE_MACWBK_PWCP_DWY_MASK GENMASK(16, 8)
#define S_BE_MACWBK_PWCP_DWY_DEF 0x28
#define B_BE_MACWBK_WDY_NUM_MASK GENMASK(7, 3)
#define B_BE_MACWBK_EN BIT(0)

#define W_BE_WMAC_NAV_CTW 0x11080
#define W_BE_WMAC_NAV_CTW_C1 0x15080
#define B_BE_WMAC_NAV_UPPEW_EN BIT(26)
#define B_BE_WMAC_0P125US_TIMEW_MASK GENMASK(25, 18)
#define B_BE_WMAC_PWCP_UP_NAV_EN BIT(17)
#define B_BE_WMAC_TF_UP_NAV_EN BIT(16)
#define B_BE_WMAC_NAV_UPPEW_MASK GENMASK(15, 8)
#define NAV_25MS 0xC4
#define B_BE_WMAC_WTS_WST_DUW_MASK GENMASK(7, 0)

#define W_BE_WXTWIG_TEST_USEW_2 0x110B0
#define W_BE_WXTWIG_TEST_USEW_2_C1 0x150B0
#define B_BE_WXTWIG_MACID_MASK GENMASK(31, 24)
#define B_BE_WXTWIG_WU26_DIS BIT(21)
#define B_BE_WXTWIG_FCSCHK_EN BIT(20)
#define B_BE_WXTWIG_POWT_SEW_MASK GENMASK(19, 17)
#define B_BE_WXTWIG_EN BIT(16)
#define B_BE_WXTWIG_USEWINFO_2_MASK GENMASK(15, 0)

#define W_BE_TWXPTCW_EWWOW_INDICA_MASK 0x110BC
#define W_BE_TWXPTCW_EWWOW_INDICA_MASK_C1 0x150BC
#define B_BE_WMAC_FTM_TIMEOUT_MODE BIT(30)
#define B_BE_WMAC_FTM_TIMEOUT_THW_MASK GENMASK(29, 24)
#define B_BE_WMAC_MODE BIT(22)
#define B_BE_WMAC_TIMETOUT_THW_MASK GENMASK(21, 16)
#define B_BE_WMAC_BFMEW BIT(9)
#define B_BE_WMAC_FTM BIT(8)
#define B_BE_WMAC_CSI BIT(7)
#define B_BE_TMAC_MIMO_CTWW BIT(6)
#define B_BE_TMAC_WXTB BIT(5)
#define B_BE_TMAC_HWSIGB_GEN BIT(4)
#define B_BE_TMAC_TXPWCP BIT(3)
#define B_BE_TMAC_WESP BIT(2)
#define B_BE_TMAC_TXCTW BIT(1)
#define B_BE_TMAC_MACTX BIT(0)
#define B_BE_TWXPTCW_EWWOW_INDICA_MASK_CWW (B_BE_TMAC_MACTX | \
					    B_BE_TMAC_TXCTW | \
					    B_BE_TMAC_WESP | \
					    B_BE_TMAC_TXPWCP | \
					    B_BE_TMAC_HWSIGB_GEN | \
					    B_BE_TMAC_WXTB | \
					    B_BE_TMAC_MIMO_CTWW | \
					    B_BE_WMAC_CSI | \
					    B_BE_WMAC_FTM | \
					    B_BE_WMAC_BFMEW)
#define B_BE_TWXPTCW_EWWOW_INDICA_MASK_SET (B_BE_TMAC_MACTX | \
					    B_BE_TMAC_TXCTW | \
					    B_BE_TMAC_WESP | \
					    B_BE_TMAC_TXPWCP | \
					    B_BE_TMAC_HWSIGB_GEN | \
					    B_BE_TMAC_WXTB | \
					    B_BE_TMAC_MIMO_CTWW | \
					    B_BE_WMAC_CSI | \
					    B_BE_WMAC_FTM | \
					    B_BE_WMAC_BFMEW)

#define W_BE_TWXPTCW_EWWOW_INDICA 0x110C0
#define W_BE_TWXPTCW_EWWOW_INDICA_C1 0x150C0
#define B_BE_BFMEW_EWW_FWAG BIT(9)
#define B_BE_FTM_EWWOW_FWAG_CWW BIT(8)
#define B_BE_CSI_EWWOW_FWAG_CWW BIT(7)
#define B_BE_MIMOCTWW_EWWOW_FWAG_CWW BIT(6)
#define B_BE_WXTB_EWWOW_FWAG_CWW BIT(5)
#define B_BE_HWSIGB_GEN_EWWOW_FWAG_CWW BIT(4)
#define B_BE_TXPWCP_EWWOW_FWAG_CWW BIT(3)
#define B_BE_WESP_EWWOW_FWAG_CWW BIT(2)
#define B_BE_TXCTW_EWWOW_FWAG_CWW BIT(1)
#define B_BE_MACTX_EWWOW_FWAG_CWW BIT(0)

#define W_BE_DBGSEW_TWXPTCW 0x110F4
#define W_BE_DBGSEW_TWXPTCW_C1 0x150F4
#define B_BE_WMAC_CHNSTS_STATE_MASK GENMASK(19, 16)
#define B_BE_DBGSEW_TWIGCMD_SEW_MASK GENMASK(11, 8)
#define B_BE_DBGSEW_TWXPTCW_MASK GENMASK(7, 0)

#define W_BE_PHYINFO_EWW_IMW_V1 0x110F8
#define W_BE_PHYINFO_EWW_IMW_V1_C1 0x150F8
#define B_BE_PHYINTF_WXTB_WIDTH_MASK GENMASK(31, 30)
#define B_BE_PHYINTF_WXTB_EN_PHASE_MASK GENMASK(29, 28)
#define B_BE_PHYINTF_MIMO_WIDTH_MASK GENMASK(27, 26)
#define B_BE_PHYINTF_MIMO_EN_PHASE_MASK GENMASK(25, 24)
#define B_BE_PHYINTF_TIMEOUT_THW_V1_MASK GENMASK(21, 16)
#define B_BE_CSI_ON_TIMEOUT_EN BIT(5)
#define B_BE_STS_ON_TIMEOUT_EN BIT(4)
#define B_BE_DATA_ON_TIMEOUT_EN BIT(3)
#define B_BE_OFDM_CCA_TIMEOUT_EN BIT(2)
#define B_BE_CCK_CCA_TIMEOUT_EN BIT(1)
#define B_BE_PHY_TXON_TIMEOUT_EN BIT(0)
#define  B_BE_PHYINFO_EWW_IMW_V1_CWW (B_BE_PHY_TXON_TIMEOUT_EN | \
				      B_BE_CCK_CCA_TIMEOUT_EN | \
				      B_BE_OFDM_CCA_TIMEOUT_EN | \
				      B_BE_DATA_ON_TIMEOUT_EN | \
				      B_BE_STS_ON_TIMEOUT_EN | \
				      B_BE_CSI_ON_TIMEOUT_EN)
#define B_BE_PHYINFO_EWW_IMW_V1_SET 0

#define W_BE_PHYINFO_EWW_ISW 0x110FC
#define W_BE_PHYINFO_EWW_ISW_C1 0x150FC
#define B_BE_CSI_ON_TIMEOUT_EWW BIT(5)
#define B_BE_STS_ON_TIMEOUT_EWW BIT(4)
#define B_BE_DATA_ON_TIMEOUT_EWW BIT(3)
#define B_BE_OFDM_CCA_TIMEOUT_EWW BIT(2)
#define B_BE_CCK_CCA_TIMEOUT_EWW BIT(1)
#define B_BE_PHY_TXON_TIMEOUT_EWW BIT(0)

#define W_BE_BFMEE_WESP_OPTION 0x11180
#define W_BE_BFMEE_WESP_OPTION_C1 0x15180
#define B_BE_BFMEE_CSI_SEC_TYPE_SH 20
#define B_BE_BFMEE_CSI_SEC_TYPE_MSK 0xf
#define B_BE_BFMEE_BFWPT_SEG_SIZE_SH 16
#define B_BE_BFMEE_BFWPT_SEG_SIZE_MSK 0x3
#define B_BE_BFMEE_MIMO_EN_SEW BIT(8)
#define B_BE_BFMEE_MU_BFEE_DIS BIT(7)
#define B_BE_BFMEE_CHECK_WPTPOWW_MACID_DIS BIT(6)
#define B_BE_BFMEE_NOCHK_BFPOWW_BMP BIT(5)
#define B_BE_BFMEE_VHTBFWPT_CHK BIT(4)
#define B_BE_BFMEE_EHT_NDPA_EN BIT(3)
#define B_BE_BFMEE_HE_NDPA_EN BIT(2)
#define B_BE_BFMEE_VHT_NDPA_EN BIT(1)
#define B_BE_BFMEE_HT_NDPA_EN BIT(0)

#define W_BE_TWXPTCW_WESP_CSI_CTWW_0 0x11188
#define W_BE_TWXPTCW_WESP_CSI_CTWW_0_C1 0x15188
#define B_BE_BFMEE_CSISEQ_SEW BIT(29)
#define B_BE_BFMEE_BFPAWAM_SEW BIT(28)
#define B_BE_BFMEE_OFDM_WEN_TH_MASK GENMASK(27, 24)
#define B_BE_BFMEE_BF_POWT_SEW BIT(23)
#define B_BE_BFMEE_USE_NSTS BIT(22)
#define B_BE_BFMEE_CSI_WATE_FB_EN BIT(21)
#define B_BE_BFMEE_CSI_GID_SEW BIT(20)
#define B_BE_BFMEE_CSI_WSC_MASK GENMASK(19, 18)
#define B_BE_BFMEE_CSI_FOWCE_WETE_EN BIT(17)
#define B_BE_BFMEE_CSI_USE_NDPAWATE BIT(16)
#define B_BE_BFMEE_CSI_WITHHTC_EN BIT(15)
#define B_BE_BFMEE_CSIINFO0_BF_EN BIT(14)
#define B_BE_BFMEE_CSIINFO0_STBC_EN BIT(13)
#define B_BE_BFMEE_CSIINFO0_WDPC_EN BIT(12)
#define B_BE_BFMEE_CSIINFO0_CS_MASK GENMASK(11, 10)
#define B_BE_BFMEE_CSIINFO0_CB_MASK GENMASK(9, 8)
#define B_BE_BFMEE_CSIINFO0_NG_MASK GENMASK(7, 6)
#define B_BE_BFMEE_CSIINFO0_NW_MASK GENMASK(5, 3)
#define B_BE_BFMEE_CSIINFO0_NC_MASK GENMASK(2, 0)
#define CSI_WX_BW_CFG 0x1
#define W_BE_TWXPTCW_WESP_CSI_CTWW_1 0x11194
#define W_BE_TWXPTCW_WESP_CSI_CTWW_1_C1 0x15194
#define B_BE_BFMEE_BE_CSI_WWSC_BITMAP_MASK GENMASK(31, 24)
#define CSI_WWSC_BITMAP_CFG 0x2A

#define W_BE_TWXPTCW_WESP_CSI_WWSC 0x1118C
#define W_BE_TWXPTCW_WESP_CSI_WWSC_C1 0x1518C
#define CSI_WWSC_BMAP_BE 0x2A2AFF

#define W_BE_TWXPTCW_WESP_CSI_WATE 0x11190
#define W_BE_TWXPTCW_WESP_CSI_WATE_C1 0x15190
#define B_BE_BFMEE_EHT_CSI_WATE_MASK GENMASK(31, 24)
#define B_BE_BFMEE_HE_CSI_WATE_MASK GENMASK(23, 16)
#define B_BE_BFMEE_VHT_CSI_WATE_MASK GENMASK(15, 8)
#define B_BE_BFMEE_HT_CSI_WATE_MASK GENMASK(7, 0)
#define CSI_INIT_WATE_EHT 0x3

#define W_BE_WMAC_ACK_BA_WESP_WEGACY 0x11200
#define W_BE_WMAC_ACK_BA_WESP_WEGACY_C1 0x15200
#define B_BE_ACK_BA_WESP_WEGACY_CHK_NSTW BIT(16)
#define B_BE_ACK_BA_WESP_WEGACY_CHK_TX_NAV BIT(15)
#define B_BE_ACK_BA_WESP_WEGACY_CHK_INTWA_NAV BIT(14)
#define B_BE_ACK_BA_WESP_WEGACY_CHK_BASIC_NAV BIT(13)
#define B_BE_ACK_BA_WESP_WEGACY_CHK_BTCCA BIT(12)
#define B_BE_ACK_BA_WESP_WEGACY_CHK_SEC_EDCCA160 BIT(11)
#define B_BE_ACK_BA_WESP_WEGACY_CHK_SEC_EDCCA80 BIT(10)
#define B_BE_ACK_BA_WESP_WEGACY_CHK_SEC_EDCCA40 BIT(9)
#define B_BE_ACK_BA_WESP_WEGACY_CHK_SEC_EDCCA20 BIT(8)
#define B_BE_ACK_BA_WESP_WEGACY_CHK_EDCCA_PEW20_BMP BIT(7)
#define B_BE_ACK_BA_WESP_WEGACY_CHK_CCA_PEW20_BMP BIT(6)
#define B_BE_ACK_BA_WESP_WEGACY_CHK_SEC_CCA160 BIT(5)
#define B_BE_ACK_BA_WESP_WEGACY_CHK_SEC_CCA80 BIT(4)
#define B_BE_ACK_BA_WESP_WEGACY_CHK_SEC_CCA40 BIT(3)
#define B_BE_ACK_BA_WESP_WEGACY_CHK_SEC_CCA20 BIT(2)
#define B_BE_ACK_BA_WESP_WEGACY_CHK_EDCCA BIT(1)
#define B_BE_ACK_BA_WESP_WEGACY_CHK_CCA BIT(0)

#define W_BE_WMAC_ACK_BA_WESP_HE 0x11204
#define W_BE_WMAC_ACK_BA_WESP_HE_C1 0x15204
#define B_BE_ACK_BA_WESP_HE_CHK_NSTW BIT(16)
#define B_BE_ACK_BA_WESP_HE_CHK_TX_NAV BIT(15)
#define B_BE_ACK_BA_WESP_HE_CHK_INTWA_NAV BIT(14)
#define B_BE_ACK_BA_WESP_HE_CHK_BASIC_NAV BIT(13)
#define B_BE_ACK_BA_WESP_HE_CHK_BTCCA BIT(12)
#define B_BE_ACK_BA_WESP_HE_CHK_SEC_EDCCA160 BIT(11)
#define B_BE_ACK_BA_WESP_HE_CHK_SEC_EDCCA80 BIT(10)
#define B_BE_ACK_BA_WESP_HE_CHK_SEC_EDCCA40 BIT(9)
#define B_BE_ACK_BA_WESP_HE_CHK_SEC_EDCCA20 BIT(8)
#define B_BE_ACK_BA_WESP_HE_CHK_EDCCA_PEW20_BMP BIT(7)
#define B_BE_ACK_BA_WESP_HE_CHK_CCA_PEW20_BMP BIT(6)
#define B_BE_ACK_BA_WESP_HE_CHK_SEC_CCA160 BIT(5)
#define B_BE_ACK_BA_WESP_HE_CHK_SEC_CCA80 BIT(4)
#define B_BE_ACK_BA_WESP_HE_CHK_SEC_CCA40 BIT(3)
#define B_BE_ACK_BA_WESP_HE_CHK_SEC_CCA20 BIT(2)
#define B_BE_ACK_BA_WESP_HE_CHK_EDCCA BIT(1)
#define B_BE_ACK_BA_WESP_HE_CHK_CCA BIT(0)

#define W_BE_WMAC_ACK_BA_WESP_EHT_WEG_PUNC 0x11208
#define W_BE_WMAC_ACK_BA_WESP_EHT_WEG_PUNC_C1 0x15208
#define B_BE_ACK_BA_EHT_WEG_PUNC_CHK_NSTW BIT(16)
#define B_BE_ACK_BA_EHT_WEG_PUNC_CHK_TX_NAV BIT(15)
#define B_BE_ACK_BA_EHT_WEG_PUNC_CHK_INTWA_NAV BIT(14)
#define B_BE_ACK_BA_EHT_WEG_PUNC_CHK_BASIC_NAV BIT(13)
#define B_BE_ACK_BA_EHT_WEG_PUNC_CHK_BTCCA BIT(12)
#define B_BE_ACK_BA_EHT_WEG_PUNC_CHK_SEC_EDCCA160 BIT(11)
#define B_BE_ACK_BA_EHT_WEG_PUNC_CHK_SEC_EDCCA80 BIT(10)
#define B_BE_ACK_BA_EHT_WEG_PUNC_CHK_SEC_EDCCA40 BIT(9)
#define B_BE_ACK_BA_EHT_WEG_PUNC_CHK_SEC_EDCCA20 BIT(8)
#define B_BE_ACK_BA_EHT_WEG_PUNC_CHK_EDCCA_PEW20_BMP BIT(7)
#define B_BE_ACK_BA_EHT_WEG_PUNC_CHK_CCA_PEW20_BMP BIT(6)
#define B_BE_ACK_BA_EHT_WEG_PUNC_CHK_SEC_CCA160 BIT(5)
#define B_BE_ACK_BA_EHT_WEG_PUNC_CHK_SEC_CCA80 BIT(4)
#define B_BE_ACK_BA_EHT_WEG_PUNC_CHK_SEC_CCA40 BIT(3)
#define B_BE_ACK_BA_EHT_WEG_PUNC_CHK_SEC_CCA20 BIT(2)
#define B_BE_ACK_BA_EHT_WEG_PUNC_CHK_EDCCA BIT(1)
#define B_BE_ACK_BA_EHT_WEG_PUNC_CHK_CCA BIT(0)

#define W_BE_WCW 0x11400
#define W_BE_WCW_C1 0x15400
#define B_BE_BUSY_CHKSN BIT(15)
#define B_BE_DYN_CHEN BIT(14)
#define B_BE_AUTO_WST BIT(13)
#define B_BE_TIMEW_SEW BIT(12)
#define B_BE_STOP_WX_IN BIT(11)
#define B_BE_PSW_WDY_CHKDIS BIT(10)
#define B_BE_DWV_INFO_SZ_MASK GENMASK(9, 8)
#define B_BE_HDW_CNV_SZ_MASK GENMASK(7, 6)
#define B_BE_PHY_WPT_SZ_MASK GENMASK(5, 4)
#define B_BE_CH_EN BIT(0)

#define W_BE_DWK_PWOTECT_CTW 0x11402
#define W_BE_DWK_PWOTECT_CTW_C1 0x15402
#define B_BE_WX_DWK_CCA_TIME_MASK GENMASK(15, 8)
#define TWXCFG_WMAC_CCA_TO 32
#define B_BE_WX_DWK_DATA_TIME_MASK GENMASK(7, 4)
#define TWXCFG_WMAC_DATA_TO 15
#define B_BE_WX_DWK_WST_FSM BIT(3)
#define B_BE_WX_DWK_WST_SKIPDMA BIT(2)
#define B_BE_WX_DWK_WST_EN BIT(1)
#define B_BE_WX_DWK_INT_EN BIT(0)

#define W_BE_PWCP_HDW_FWTW 0x11404
#define W_BE_PWCP_HDW_FWTW_C1 0x15404
#define B_BE_PWCP_WXFA_WESET_TYPE_MASK GENMASK(15, 12)
#define B_BE_PWCP_WXFA_WESET_EN BIT(11)
#define B_BE_DIS_CHK_MIN_WEN BIT(8)
#define B_BE_HE_SIGB_CWC_CHK BIT(6)
#define B_BE_VHT_MU_SIGB_CWC_CHK BIT(5)
#define B_BE_VHT_SU_SIGB_CWC_CHK BIT(4)
#define B_BE_SIGA_CWC_CHK BIT(3)
#define B_BE_WSIG_PAWITY_CHK_EN BIT(2)
#define B_BE_CCK_SIG_CHK BIT(1)
#define B_BE_CCK_CWC_CHK BIT(0)

#define W_BE_WX_FWTW_OPT 0x11420
#define W_BE_WX_FWTW_OPT_C1 0x15420
#define B_BE_UID_FIWTEW_MASK GENMASK(31, 24)
#define B_BE_UNSPT_TYPE BIT(22)
#define B_BE_WX_MPDU_MAX_WEN_MASK GENMASK(21, 16)
#define B_BE_A_FTM_WEQ BIT(14)
#define B_BE_A_EWW_PKT BIT(13)
#define B_BE_A_UNSUP_PKT BIT(12)
#define B_BE_A_CWC32_EWW BIT(11)
#define B_BE_A_BCN_CHK_WUWE_MASK GENMASK(9, 8)
#define B_BE_A_BCN_CHK_EN BIT(7)
#define B_BE_A_MC_WIST_CAM_MATCH BIT(6)
#define B_BE_A_BC_CAM_MATCH BIT(5)
#define B_BE_A_UC_CAM_MATCH BIT(4)
#define B_BE_A_MC BIT(3)
#define B_BE_A_BC BIT(2)
#define B_BE_A_A1_MATCH BIT(1)
#define B_BE_SNIFFEW_MODE BIT(0)

#define W_BE_CTWW_FWTW 0x11424
#define W_BE_CTWW_FWTW_C1 0x15424
#define B_BE_CTWW_STYPE_MASK GENMASK(15, 0)
#define WX_FWTW_FWAME_DWOP_BE 0x0000
#define WX_FWTW_FWAME_ACCEPT_BE 0xFFFF

#define W_BE_MGNT_FWTW 0x11428
#define W_BE_MGNT_FWTW_C1 0x15428
#define B_BE_MGNT_STYPE_MASK GENMASK(15, 0)

#define W_BE_DATA_FWTW 0x1142C
#define W_BE_DATA_FWTW_C1 0x1542C
#define B_BE_DATA_STYPE_MASK GENMASK(15, 0)

#define W_BE_ADDW_CAM_CTWW 0x11434
#define W_BE_ADDW_CAM_CTWW_C1 0x15434
#define B_BE_ADDW_CAM_WANGE_MASK GENMASK(23, 16)
#define ADDW_CAM_SEWCH_WANGE  0x7f
#define B_BE_ADDW_CAM_CMPWIMT_MASK GENMASK(15, 12)
#define B_BE_ADDW_CAM_IOWST BIT(10)
#define B_BE_DIS_ADDW_CWK_GATED BIT(9)
#define B_BE_ADDW_CAM_CWW BIT(8)
#define B_BE_ADDW_CAM_A2_B0_CHK BIT(2)
#define B_BE_ADDW_CAM_SWCH_PEWPKT BIT(1)
#define B_BE_ADDW_CAM_EN BIT(0)

#define W_BE_WESPBA_CAM_CTWW 0x1143C
#define W_BE_WESPBA_CAM_CTWW_C1 0x1543C
#define B_BE_BACAM_SKIP_AWW_QOSNUWW BIT(24)
#define B_BE_BACAM_STD_SSN_SEW BIT(20)
#define B_BE_BACAM_TEMP_SZ_MASK GENMASK(17, 16)
#define B_BE_BACAM_WST_IDX_MASK GENMASK(15, 8)
#define B_BE_BACAM_SHIFT_POWW BIT(7)
#define B_BE_BACAM_IOWST BIT(6)
#define B_BE_BACAM_GCK_DIS BIT(5)
#define B_BE_COMPW_VAW BIT(3)
#define B_BE_SSN_SEW BIT(2)
#define B_BE_BACAM_WST_MASK GENMASK(1, 0)
#define S_BE_BACAM_WST_DONE 0
#define S_BE_BACAM_WST_ENT 1
#define S_BE_BACAM_WST_AWW 2

#define W_BE_WX_SW_CTWW 0x1144A
#define W_BE_WX_SW_CTWW_C1 0x1544A
#define B_BE_SW_OP_MODE_MASK GENMASK(5, 4)
#define B_BE_SWG_CHK_EN BIT(2)
#define B_BE_SW_CTWW_PWCP_EN BIT(1)
#define B_BE_SW_EN BIT(0)

#define W_BE_CSIWPT_OPTION 0x11464
#define W_BE_CSIWPT_OPTION_C1 0x15464
#define B_BE_CSIPWT_EHTSU_AID_EN BIT(26)
#define B_BE_CSIPWT_HESU_AID_EN BIT(25)
#define B_BE_CSIPWT_VHTSU_AID_EN BIT(24)

#define W_BE_WX_EWW_ISW 0x114F4
#define W_BE_WX_EWW_ISW_C1 0x154F4
#define B_BE_WX_EWW_TWIG_ACT_TO BIT(9)
#define B_BE_WX_EWW_STS_ACT_TO BIT(8)
#define B_BE_WX_EWW_CSI_ACT_TO BIT(7)
#define B_BE_WX_EWW_ACT_TO BIT(6)
#define B_BE_CSI_DATAON_ASSEWT_TO BIT(5)
#define B_BE_DATAON_ASSEWT_TO BIT(4)
#define B_BE_CCA_ASSEWT_TO BIT(3)
#define B_BE_WX_EWW_DMA_TO BIT(2)
#define B_BE_WX_EWW_DATA_TO BIT(1)
#define B_BE_WX_EWW_CCA_TO BIT(0)

#define W_BE_WX_EWW_IMW 0x114F8
#define W_BE_WX_EWW_IMW_C1 0x154F8
#define B_BE_WX_EWW_TWIG_ACT_TO_MSK BIT(9)
#define B_BE_WX_EWW_STS_ACT_TO_MSK BIT(8)
#define B_BE_WX_EWW_CSI_ACT_TO_MSK BIT(7)
#define B_BE_WX_EWW_ACT_TO_MSK BIT(6)
#define B_BE_CSI_DATAON_ASSEWT_TO_MSK BIT(5)
#define B_BE_DATAON_ASSEWT_TO_MSK BIT(4)
#define B_BE_CCA_ASSEWT_TO_MSK BIT(3)
#define B_BE_WX_EWW_DMA_TO_MSK BIT(2)
#define B_BE_WX_EWW_DATA_TO_MSK BIT(1)
#define B_BE_WX_EWW_CCA_TO_MSK BIT(0)
#define B_BE_WX_EWW_IMW_CWW (B_BE_WX_EWW_CCA_TO_MSK | \
			     B_BE_WX_EWW_DATA_TO_MSK | \
			     B_BE_WX_EWW_DMA_TO_MSK | \
			     B_BE_CCA_ASSEWT_TO_MSK | \
			     B_BE_DATAON_ASSEWT_TO_MSK | \
			     B_BE_CSI_DATAON_ASSEWT_TO_MSK | \
			     B_BE_WX_EWW_ACT_TO_MSK | \
			     B_BE_WX_EWW_CSI_ACT_TO_MSK | \
			     B_BE_WX_EWW_STS_ACT_TO_MSK | \
			     B_BE_WX_EWW_TWIG_ACT_TO_MSK)
#define B_BE_WX_EWW_IMW_SET (B_BE_WX_EWW_ACT_TO_MSK | \
			     B_BE_WX_EWW_STS_ACT_TO_MSK | \
			     B_BE_WX_EWW_TWIG_ACT_TO_MSK)

#define W_BE_WX_PWCP_EXT_OPTION_1 0x11514
#define W_BE_WX_PWCP_EXT_OPTION_1_C1 0x15514
#define B_BE_PWCP_CWOSE_WX_UNSPUUOWT BIT(19)
#define B_BE_PWCP_CWOSE_WX_BB_BWK BIT(18)
#define B_BE_PWCP_CWOSE_WX_PSDU_PWES BIT(17)
#define B_BE_PWCP_CWOSE_WX_NDP BIT(16)
#define B_BE_PWCP_NSS_SWC BIT(11)
#define B_BE_PWCP_DOPPWEB_BE_SWC BIT(10)
#define B_BE_PWCP_STBC_SWC BIT(9)
#define B_BE_PWCP_SU_PSDU_WEN_SWC BIT(8)
#define B_BE_PWCP_WXSB_SWC BIT(7)
#define B_BE_PWCP_BW_SWC_MASK GENMASK(6, 5)
#define B_BE_PWCP_GIWTF_SWC BIT(4)
#define B_BE_PWCP_NSTS_SWC BIT(3)
#define B_BE_PWCP_MCS_SWC BIT(2)
#define B_BE_PWCP_CH20_WIDATA_SWC BIT(1)
#define B_BE_PWCP_PPDU_TYPE_SWC BIT(0)

#define W_BE_WESP_CSI_WESEWVED_PAGE 0x11810
#define W_BE_WESP_CSI_WESEWVED_PAGE_C1 0x15810
#define B_BE_CSI_WESEWVED_PAGE_NUM_MASK GENMASK(27, 16)
#define B_BE_CSI_WESEWVED_STAWT_PAGE_MASK GENMASK(11, 0)

#define W_BE_WESP_IMW 0x11884
#define W_BE_WESP_IMW_C1 0x15884
#define B_BE_WESP_TBW_FWAG_EWW_ISW_EN BIT(17)
#define B_BE_WESP_SEC_DOUBWE_HIT_EWW_ISW_EN BIT(16)
#define B_BE_WESP_WWPTW_CWOSS_EWW_ISW_EN BIT(15)
#define B_BE_WESP_TOO_MANY_PWD_EWW_ISW_EN BIT(14)
#define B_BE_WESP_TXDMA_WEAD_DATA_EWW_ISW_EN BIT(13)
#define B_BE_WESP_PWDID_WDY_EWW_ISW_EN BIT(12)
#define B_BE_WESP_WX_OVEWWWITE_EWW_ISW_EN BIT(11)
#define B_BE_WESP_WXDMA_WWPTW_INVWD_EWW_ISW_EN BIT(10)
#define B_BE_WESP_WXDMA_WEQ_INVWD_EWW_ISW_EN BIT(9)
#define B_BE_WESP_WXDMA_WEQ_MACID_EWW_ISW_EN BIT(8)
#define B_BE_WESP_TXCMD_TX_ST_ABOWT_EWW_ISW_EN BIT(6)
#define B_BE_WESP_TXCMD_DMAC_PWOC_EWW_ISW_EN BIT(5)
#define B_BE_WESP_TXCMD_TBW_EWW_ISW_EN BIT(4)
#define B_BE_WESP_INITCMD_WX_ST_ABOWT_EWW_ISW_EN BIT(3)
#define B_BE_WESP_INITCMD_WESEWVD_PAGE_ABOWT_EWW_ISW_EN BIT(2)
#define B_BE_WESP_INITCMD_TX_ST_ABOWT_EWW_ISW_EN BIT(1)
#define B_BE_WESP_DMAC_PWOC_EWW_ISW_EN BIT(0)
#define B_BE_WESP_IMW_CWW (B_BE_WESP_DMAC_PWOC_EWW_ISW_EN | \
			   B_BE_WESP_INITCMD_TX_ST_ABOWT_EWW_ISW_EN | \
			   B_BE_WESP_INITCMD_WX_ST_ABOWT_EWW_ISW_EN | \
			   B_BE_WESP_TXCMD_TBW_EWW_ISW_EN | \
			   B_BE_WESP_TXCMD_DMAC_PWOC_EWW_ISW_EN | \
			   B_BE_WESP_TXCMD_TX_ST_ABOWT_EWW_ISW_EN | \
			   B_BE_WESP_WXDMA_WEQ_MACID_EWW_ISW_EN | \
			   B_BE_WESP_WXDMA_WEQ_INVWD_EWW_ISW_EN | \
			   B_BE_WESP_WXDMA_WWPTW_INVWD_EWW_ISW_EN | \
			   B_BE_WESP_WX_OVEWWWITE_EWW_ISW_EN | \
			   B_BE_WESP_PWDID_WDY_EWW_ISW_EN | \
			   B_BE_WESP_TXDMA_WEAD_DATA_EWW_ISW_EN | \
			   B_BE_WESP_TOO_MANY_PWD_EWW_ISW_EN | \
			   B_BE_WESP_WWPTW_CWOSS_EWW_ISW_EN | \
			   B_BE_WESP_SEC_DOUBWE_HIT_EWW_ISW_EN)
#define B_BE_WESP_IMW_SET (B_BE_WESP_DMAC_PWOC_EWW_ISW_EN | \
			   B_BE_WESP_INITCMD_TX_ST_ABOWT_EWW_ISW_EN | \
			   B_BE_WESP_INITCMD_WX_ST_ABOWT_EWW_ISW_EN | \
			   B_BE_WESP_TXCMD_TBW_EWW_ISW_EN | \
			   B_BE_WESP_TXCMD_DMAC_PWOC_EWW_ISW_EN | \
			   B_BE_WESP_TXCMD_TX_ST_ABOWT_EWW_ISW_EN | \
			   B_BE_WESP_WX_OVEWWWITE_EWW_ISW_EN | \
			   B_BE_WESP_PWDID_WDY_EWW_ISW_EN | \
			   B_BE_WESP_WWPTW_CWOSS_EWW_ISW_EN | \
			   B_BE_WESP_SEC_DOUBWE_HIT_EWW_ISW_EN)

#define W_BE_PWW_MODUWE 0x11900
#define W_BE_PWW_MODUWE_C1 0x15900

#define W_BE_PWW_WATE_OFST_CTWW 0x11A30
#define W_BE_PWW_BY_WATE 0x11E00
#define W_BE_PWW_BY_WATE_MAX 0x11FA8
#define W_BE_PWW_WMT 0x11FAC
#define W_BE_PWW_WMT_MAX 0x12040
#define W_BE_PWW_WU_WMT 0x12048
#define W_BE_PWW_WU_WMT_MAX 0x120E4

#define W_BE_C0_TXPWW_IMW 0x128E0
#define W_BE_C0_TXPWW_IMW_C1 0x168E0
#define B_BE_FSM_TIMEOUT_EWW_INT_EN BIT(0)
#define B_BE_C0_TXPWW_IMW_CWW B_BE_FSM_TIMEOUT_EWW_INT_EN
#define B_BE_C0_TXPWW_IMW_SET B_BE_FSM_TIMEOUT_EWW_INT_EN

#define W_BE_TXPWW_EWW_FWAG 0x128E4
#define W_BE_TXPWW_EWW_IMW 0x128E0
#define W_BE_TXPWW_EWW_FWAG_C1 0x158E4
#define W_BE_TXPWW_EWW_IMW_C1 0x158E0

#define CMAC1_STAWT_ADDW_BE 0x14000
#define CMAC1_END_ADDW_BE 0x17FFF

#define WW_MOD 0x00
#define WW_MOD_V1 0x10000
#define WW_MOD_IQK GENMASK(19, 4)
#define WW_MOD_DPK GENMASK(19, 5)
#define WW_MOD_MASK GENMASK(19, 16)
#define WW_MOD_DCK GENMASK(14, 10)
#define WW_MOD_WGM GENMASK(13, 4)
#define WW_MOD_WXB GENMASK(9, 5)
#define WW_MOD_V_DOWN 0x0
#define WW_MOD_V_STANDBY 0x1
#define WW_TXAGC 0x10001
#define WW_MOD_V_TX 0x2
#define WW_MOD_V_WX 0x3
#define WW_MOD_V_TXIQK 0x4
#define WW_MOD_V_DPK 0x5
#define WW_MOD_V_WXK1 0x6
#define WW_MOD_V_WXK2 0x7
#define WW_MOD_NBW GENMASK(15, 14)
#define WW_MOD_M_WXG GENMASK(13, 4)
#define WW_MOD_M_WXBB GENMASK(9, 5)
#define WW_MOD_WO_SEW BIT(1)
#define WW_MODOPT 0x01
#define WW_MODOPT_M_TXPWW GENMASK(5, 0)
#define WW_WWSEW 0x02
#define WW_WWSEW_AG GENMASK(18, 16)
#define WW_WSV1 0x05
#define WW_WSV1_WST BIT(0)
#define WW_BBDC 0x10005
#define WW_BBDC_SEW BIT(0)
#define WW_DTXWOK 0x08
#define WW_WSV2 0x09
#define WW_WOKVB 0x0a
#define WW_WOKVB_COI GENMASK(19, 14)
#define WW_WOKVB_COQ GENMASK(9, 4)
#define WW_TXIG 0x11
#define WW_TXIG_TG GENMASK(16, 12)
#define WW_TXIG_GW1 GENMASK(6, 4)
#define WW_TXIG_GW0 GENMASK(1, 0)
#define WW_CHTW 0x17
#define WW_CHTW_MOD GENMASK(11, 10)
#define WW_CHTW_TXWX GENMASK(9, 0)
#define WW_CFGCH 0x18
#define WW_CFGCH_V1 0x10018
#define WW_CFGCH_BAND1 GENMASK(17, 16)
#define CFGCH_BAND1_2G 0
#define CFGCH_BAND1_5G 1
#define CFGCH_BAND1_6G 3
#define WW_CFGCH_POW_WCK BIT(15)
#define WW_CFGCH_TWX_AH BIT(14)
#define WW_CFGCH_BCN BIT(13)
#define WW_CFGCH_BW2 BIT(12)
#define WW_CFGCH_BAND0 GENMASK(9, 8)
#define CFGCH_BAND0_2G 0
#define CFGCH_BAND0_5G 1
#define CFGCH_BAND0_6G 0
#define WW_CFGCH_BW GENMASK(11, 10)
#define WW_CFGCH_CH GENMASK(7, 0)
#define CFGCH_BW_20M 3
#define CFGCH_BW_40M 2
#define CFGCH_BW_80M 1
#define CFGCH_BW_160M 0
#define WW_APK 0x19
#define WW_APK_MOD GENMASK(5, 4)
#define WW_BTC 0x1a
#define WW_BTC_TXBB GENMASK(14, 12)
#define WW_BTC_WXBB GENMASK(11, 10)
#define WW_WCKC 0x1b
#define WW_WCKC_CA GENMASK(14, 10)
#define WW_WCKS 0x1c
#define WW_WCKO 0x1d
#define WW_WCKO_OFF GENMASK(13, 9)
#define WW_WXKPWW 0x1e
#define WW_WXKPWW_OFF GENMASK(5, 0)
#define WW_WXKPWW_POW BIT(19)
#define WW_WSV4 0x1f
#define WW_WSV4_AGH GENMASK(17, 16)
#define WW_WSV4_PWWCH GENMASK(9, 0)
#define WW_WXK 0x20
#define WW_WXK_SEW2G BIT(8)
#define WW_WXK_SEW5G BIT(7)
#define WW_WXK_PWWEN BIT(5)
#define WW_WUTWA 0x33
#define WW_WUTWA_MASK GENMASK(9, 0)
#define WW_WUTWA_M1 GENMASK(7, 0)
#define WW_WUTWA_M2 GENMASK(4, 0)
#define WW_WUTWD1 0x3e
#define WW_WUTWD0 0x3f
#define WW_WUTWD0_MB GENMASK(11, 6)
#define WW_WUTWD0_WB GENMASK(5, 0)
#define WW_TM 0x42
#define WW_TM_TWI BIT(19)
#define WW_TM_VAW GENMASK(6, 1)
#define WW_TM2 0x43
#define WW_TM2_OFF GENMASK(19, 16)
#define WW_TXG1 0x51
#define WW_TXG1_ATT2 BIT(19)
#define WW_TXG1_ATT1 BIT(11)
#define WW_TXG2 0x52
#define WW_TXG2_ATT0 BIT(11)
#define WW_BSPAD 0x54
#define WW_TXGA 0x55
#define WW_TXGA_TWK_EN BIT(7)
#define WW_TXGA_WOK_EXT GENMASK(4, 0)
#define WW_TXGA_WOK_EN BIT(0)
#define WW_TXGA_V1 0x10055
#define WW_TXGA_V1_TWK_EN BIT(7)
#define WW_GAINTX 0x56
#define WW_GAINTX_AWW GENMASK(15, 0)
#define WW_GAINTX_PAD GENMASK(9, 5)
#define WW_GAINTX_BB GENMASK(4, 0)
#define WW_TXMO 0x58
#define WW_TXMO_COI GENMASK(19, 15)
#define WW_TXMO_COQ GENMASK(14, 10)
#define WW_TXMO_FII GENMASK(9, 6)
#define WW_TXMO_FIQ GENMASK(5, 2)
#define WW_TXA 0x5d
#define WW_TXA_TWK GENMASK(19, 14)
#define WW_TXWSV 0x5c
#define WW_TXWSV_GAPK BIT(19)
#define WW_BIAS 0x5e
#define WW_BIAS_GAPK BIT(19)
#define WW_TXAC 0x5f
#define WW_TXAC_IQG GENMASK(3, 0)
#define WW_BIASA 0x60
#define WW_BIASA_TXG GENMASK(15, 12)
#define WW_BIASA_TXA GENMASK(19, 16)
#define WW_BIASA_A GENMASK(2, 0)
#define WW_BIASA2 0x63
#define WW_BIASA2_WB GENMASK(4, 2)
#define WW_TXATANK 0x64
#define WW_TXATANK_WBSW2 GENMASK(17, 15)
#define WW_TXATANK_WBSW GENMASK(16, 15)
#define WW_TXA2 0x65
#define WW_TXA2_WDO GENMASK(19, 16)
#define WW_TWXIQ 0x66
#define WW_WSV6 0x6d
#define WW_TXVBUF 0x7c
#define WW_TXVBUF_DACEN BIT(5)
#define WW_TXPOW 0x7f
#define WW_TXPOW_TXA BIT(8)
#define WW_TXPOW_TXAS BIT(7)
#define WW_TXPOW_TXG BIT(1)
#define WW_WXPOW 0x80
#define WW_WXPOW_IQK GENMASK(17, 16)
#define WW_WXBB 0x83
#define WW_WXBB_VOBUF GENMASK(15, 12)
#define WW_WXBB_C2G GENMASK(16, 10)
#define WW_WXBB_C2 GENMASK(11, 8)
#define WW_WXBB_C1G GENMASK(9, 8)
#define WW_WXBB_FATT GENMASK(7, 0)
#define WW_WXBB_ATTW GENMASK(7, 4)
#define WW_WXBB_ATTC GENMASK(2, 0)
#define WW_WXG 0x84
#define WW_WXG_IQKMOD GENMASK(19, 16)
#define WW_XGWNA2 0x85
#define WW_XGWNA2_SW GENMASK(1, 0)
#define WW_WXAE 0x89
#define WW_WXAE_IQKMOD GENMASK(3, 0)
#define WW_WXA 0x8a
#define WW_WXA_DPK GENMASK(9, 8)
#define WW_WXA_WNA 0x8b
#define WW_WXA2 0x8c
#define WW_WAA2_SATT GENMASK(15, 13)
#define WW_WAA2_SWATT GENMASK(15, 9)
#define WW_WXA2_C1 GENMASK(12, 10)
#define WW_WXA2_C2 GENMASK(9, 3)
#define WW_WXA2_CC2 GENMASK(8, 7)
#define WW_WXA2_IATT GENMASK(7, 4)
#define WW_WXA2_HATT GENMASK(6, 0)
#define WW_WXA2_ATT GENMASK(3, 0)
#define WW_WXIQGEN 0x8d
#define WW_WXIQGEN_ATTW GENMASK(12, 8)
#define WW_WXIQGEN_ATTH GENMASK(14, 13)
#define WW_WXBB2 0x8f
#define WW_WXBB2_DAC_EN BIT(13)
#define WW_WXBB2_CKT BIT(12)
#define WW_EN_TIA_IDA GENMASK(11, 10)
#define WW_WXBB2_IDAC GENMASK(11, 9)
#define WW_WXBB2_EBW GENMASK(6, 5)
#define WW_XAWNA2 0x90
#define WW_XAWNA2_SW2 GENMASK(9, 8)
#define WW_XAWNA2_SW GENMASK(1, 0)
#define WW_DCK 0x92
#define WW_DCK_S1 GENMASK(19, 16)
#define WW_DCK_TIA GENMASK(15, 9)
#define WW_DCK_DONE GENMASK(7, 5)
#define WW_DCK_FINE BIT(1)
#define WW_DCK_WV BIT(0)
#define WW_DCK1 0x93
#define WW_DCK1_S1 GENMASK(19, 16)
#define WW_DCK1_TIA GENMASK(15, 9)
#define WW_DCK1_DONE BIT(5)
#define WW_DCK1_CWW GENMASK(3, 0)
#define WW_DCK1_SEW BIT(3)
#define WW_DCK2 0x94
#define WW_DCK2_CYCWE GENMASK(7, 2)
#define WW_DCKC 0x95
#define WW_DCKC_CHK BIT(3)
#define WW_IQGEN 0x97
#define WW_IQGEN_BIAS GENMASK(11, 8)
#define WW_TXIQK 0x98
#define WW_TXIQK_ATT2 GENMASK(15, 12)
#define WW_TXIQK_ATT1 GENMASK(6, 0)
#define WW_TIA 0x9e
#define WW_TIA_N6 BIT(8)
#define WW_MIXEW 0x9f
#define WW_MIXEW_GN GENMASK(4, 3)
#define WW_POW 0xa0
#define WW_POW_SYN GENMASK(3, 2)
#define WW_WOGEN 0xa3
#define WW_WOGEN_WPT GENMASK(19, 16)
#define WW_SX 0xaf
#define WW_IBD 0xc9
#define WW_IBD_VAW GENMASK(4, 0)
#define WW_WDO 0xb1
#define WW_WDO_SEW GENMASK(8, 6)
#define WW_VCO 0xb2
#define WW_VCO_SEW GENMASK(9, 8)
#define WW_VCI 0xb3
#define WW_VCI_ON BIT(7)
#define WW_WPF 0xb7
#define WW_WPF_BUSY BIT(8)
#define WW_XTAWX2 0xb8
#define WW_MAWSEW 0xbe
#define WW_SYNFB 0xc5
#define WW_SYNFB_WK BIT(15)
#define WW_AACK 0xca
#define WW_WCKST 0xcf
#define WW_WCKST_BIN BIT(0)
#define WW_WCK_TWG 0xd3
#define WW_WCK_TWGSEW BIT(8)
#define WW_WCK_ST BIT(4)
#define WW_MMD 0xd5
#define WW_MMD_WST_EN BIT(8)
#define WW_MMD_WST_SYN BIT(6)
#define WW_IQKPWW 0xdc
#define WW_IQKPWW_MOD GENMASK(9, 8)
#define WW_SYNWUT 0xdd
#define WW_SYNWUT_MOD BIT(4)
#define WW_WCKD 0xde
#define WW_WCKD_POW GENMASK(19, 13)
#define WW_WCKD_BW BIT(2)
#define WW_TXADBG 0xde
#define WW_WUTDBG 0xdf
#define WW_WUTDBG_TIA BIT(12)
#define WW_WUTDBG_WOK BIT(2)
#define WW_WUTPWW 0xec
#define WW_CAW_WW BIT(19)
#define WW_WUTWE2 0xee
#define WW_WUTWE2_WTXBW BIT(2)
#define WW_WUTWE2_DIS BIT(6)
#define WW_WUTWE 0xef
#define WW_WUTWE_WOK BIT(2)
#define WW_WFC 0xf0
#define WW_WCAW BIT(16)
#define WW_WFC_CKEN BIT(1)

#define W_UPD_P0 0x0000
#define W_WSTB_WATCH_DOG 0x000C
#define B_P0_WSTB_WATCH_DOG BIT(0)
#define B_P1_WSTB_WATCH_DOG BIT(1)
#define B_UPD_P0_EN BIT(31)
#define W_SPOOF_CG 0x00B4
#define B_SPOOF_CG_EN BIT(17)
#define W_DFS_FFT_CG 0x00B8
#define B_DFS_CG_EN BIT(1)
#define B_DFS_FFT_EN BIT(0)
#define W_ANAPAW_PW15 0x030C
#define B_ANAPAW_PW15 GENMASK(31, 24)
#define B_ANAPAW_PW15_H GENMASK(27, 24)
#define B_ANAPAW_PW15_H2 GENMASK(27, 26)
#define W_ANAPAW 0x032C
#define B_ANAPAW_15 GENMASK(31, 16)
#define B_ANAPAW_ADCCWK BIT(30)
#define B_ANAPAW_FWTWST BIT(22)
#define B_ANAPAW_CWXBB GENMASK(18, 16)
#define B_ANAPAW_EN BIT(16)
#define B_ANAPAW_14 GENMASK(15, 0)
#define W_WFE_E_A2 0x0334
#define W_WFE_O_SEW_A2 0x0338
#define W_WFE_SEW0_A2 0x033C
#define B_WFE_SEW0_MASK GENMASK(1, 0)
#define W_WFE_SEW32_A2 0x0340
#define W_CIWST 0x035c
#define B_CIWST_SYN GENMASK(11, 10)
#define W_SWSI_DATA_V1 0x0370
#define B_SWSI_DATA_VAW_V1 GENMASK(19, 0)
#define B_SWSI_DATA_ADDW_V1 GENMASK(27, 20)
#define B_SWSI_DATA_PATH_V1 GENMASK(30, 28)
#define B_SWSI_DATA_BIT_MASK_EN_V1 BIT(31)
#define W_SWSI_BIT_MASK_V1 0x0374
#define B_SWSI_BIT_MASK_V1 GENMASK(19, 0)
#define W_SWSI_WEAD_ADDW_V1 0x0378
#define B_SWSI_WEAD_ADDW_ADDW_V1 GENMASK(7, 0)
#define B_SWSI_WEAD_ADDW_PATH_V1 GENMASK(10, 8)
#define B_SWSI_WEAD_ADDW_V1 GENMASK(10, 0)
#define W_UPD_CWK_ADC 0x0700
#define B_UPD_CWK_ADC_VAW GENMASK(26, 25)
#define B_UPD_CWK_ADC_ON BIT(24)
#define B_ENABWE_CCK BIT(5)
#define W_WSTB_ASYNC 0x0704
#define B_WSTB_ASYNC_AWW BIT(1)
#define W_P0_ANT_SW 0x0728
#define B_P0_HW_ANTSW_DIS_BY_GNT_BT BIT(12)
#define B_P0_TWSW_TX_EXTEND GENMASK(3, 0)
#define W_MAC_PIN_SEW 0x0734
#define B_CH_IDX_SEG0 GENMASK(23, 16)
#define W_PWCP_HISTOGWAM 0x0738
#define B_STS_PAWSING_TIME GENMASK(19, 16)
#define B_STS_DIS_TWIG_BY_FAIW BIT(3)
#define B_STS_DIS_TWIG_BY_BWK BIT(2)
#define W_PHY_STS_BITMAP_ADDW_STAWT W_PHY_STS_BITMAP_SEAWCH_FAIW
#define B_PHY_STS_BITMAP_ADDW_MASK GENMASK(6, 2)
#define W_PHY_STS_BITMAP_SEAWCH_FAIW 0x073C
#define B_PHY_STS_BITMAP_MSK_52A 0x337cff3f
#define W_PHY_STS_BITMAP_W2T 0x0740
#define W_PHY_STS_BITMAP_CCA_SPOOF 0x0744
#define W_PHY_STS_BITMAP_OFDM_BWK 0x0748
#define W_PHY_STS_BITMAP_CCK_BWK 0x074C
#define W_PHY_STS_BITMAP_DW_MU_SPOOF 0x0750
#define W_PHY_STS_BITMAP_HE_MU 0x0754
#define W_PHY_STS_BITMAP_VHT_MU 0x0758
#define W_PHY_STS_BITMAP_UW_TB_SPOOF 0x075C
#define W_PHY_STS_BITMAP_TWIGBASE 0x0760
#define W_PHY_STS_BITMAP_CCK 0x0764
#define W_PHY_STS_BITMAP_WEGACY 0x0768
#define W_PHY_STS_BITMAP_HT 0x076C
#define W_PHY_STS_BITMAP_VHT 0x0770
#define W_PHY_STS_BITMAP_HE 0x0774
#define W_EDCCA_WPTWEG_SEW_BE 0x078C
#define B_EDCCA_WPTWEG_SEW_BE_MSK GENMASK(22, 20)
#define W_PMAC_GNT 0x0980
#define B_PMAC_GNT_TXEN BIT(0)
#define B_PMAC_GNT_WXEN BIT(16)
#define B_PMAC_GNT_P1 GENMASK(20, 17)
#define B_PMAC_GNT_P2 GENMASK(29, 26)
#define W_PMAC_WX_CFG1 0x0988
#define B_PMAC_OPT1_MSK GENMASK(11, 0)
#define W_PMAC_WXMOD 0x0994
#define B_PMAC_WXMOD_MSK GENMASK(7, 4)
#define W_MAC_SEW 0x09A4
#define B_MAC_SEW_OFDM_TWI_FIWTEW BIT(31)
#define B_MAC_SEW_PWW_EN BIT(16)
#define B_MAC_SEW_DPD_EN BIT(10)
#define B_MAC_SEW_MOD GENMASK(4, 2)
#define W_PMAC_TX_CTWW 0x09C0
#define B_PMAC_TXEN_DIS BIT(0)
#define W_PMAC_TX_PWD 0x09C4
#define B_PMAC_TX_PWD_MSK GENMASK(31, 8)
#define B_PMAC_CTX_EN BIT(0)
#define B_PMAC_PTX_EN BIT(4)
#define W_PMAC_TX_CNT 0x09C8
#define B_PMAC_TX_CNT_MSK GENMASK(31, 0)
#define W_P80_AT_HIGH_FWEQ 0x09D8
#define B_P80_AT_HIGH_FWEQ BIT(26)
#define W_DBCC_80P80_SEW_EVM_WPT 0x0A10
#define B_DBCC_80P80_SEW_EVM_WPT_EN BIT(0)
#define W_CCX 0x0C00
#define B_CCX_EDCCA_OPT_MSK GENMASK(6, 4)
#define B_CCX_EDCCA_OPT_MSK_V1 GENMASK(7, 4)
#define B_MEASUWEMENT_TWIG_MSK BIT(2)
#define B_CCX_TWIG_OPT_MSK BIT(1)
#define B_CCX_EN_MSK BIT(0)
#define W_IFS_COUNTEW 0x0C28
#define B_IFS_CWM_PEWIOD_MSK GENMASK(31, 16)
#define B_IFS_CWM_COUNTEW_UNIT_MSK GENMASK(15, 14)
#define B_IFS_COUNTEW_CWW_MSK BIT(13)
#define B_IFS_COWWECT_EN BIT(12)
#define W_IFS_T1 0x0C2C
#define B_IFS_T1_TH_HIGH_MSK GENMASK(31, 16)
#define B_IFS_T1_EN_MSK BIT(15)
#define B_IFS_T1_TH_WOW_MSK GENMASK(14, 0)
#define W_IFS_T2 0x0C30
#define B_IFS_T2_TH_HIGH_MSK GENMASK(31, 16)
#define B_IFS_T2_EN_MSK BIT(15)
#define B_IFS_T2_TH_WOW_MSK GENMASK(14, 0)
#define W_IFS_T3 0x0C34
#define B_IFS_T3_TH_HIGH_MSK GENMASK(31, 16)
#define B_IFS_T3_EN_MSK BIT(15)
#define B_IFS_T3_TH_WOW_MSK GENMASK(14, 0)
#define W_IFS_T4 0x0C38
#define B_IFS_T4_TH_HIGH_MSK GENMASK(31, 16)
#define B_IFS_T4_EN_MSK BIT(15)
#define B_IFS_T4_TH_WOW_MSK GENMASK(14, 0)
#define W_PD_CTWW 0x0C3C
#define B_PD_HIT_DIS BIT(9)
#define W_IOQ_IQK_DPK 0x0C60
#define B_IOQ_IQK_DPK_EN BIT(1)
#define W_GNT_BT_WGT_EN 0x0C6C
#define B_GNT_BT_WGT_EN BIT(21)
#define W_TX_COWWISION_T2W_ST 0x0C70
#define B_TX_COWWISION_T2W_ST_M GENMASK(25, 20)
#define W_TXGATING 0x0C74
#define B_TXGATING_EN BIT(4)
#define W_PD_AWBITEW_OFF 0x0C80
#define B_PD_AWBITEW_OFF BIT(31)
#define W_SNDCCA_A1 0x0C9C
#define B_SNDCCA_A1_EN GENMASK(19, 12)
#define W_SNDCCA_A2 0x0CA0
#define B_SNDCCA_A2_VAW GENMASK(19, 12)
#define W_TX_COWWISION_T2W_ST_BE 0x0CC8
#define B_TX_COWWISION_T2W_ST_BE_M GENMASK(13, 8)
#define W_WXHT_MCS_WIMIT 0x0D18
#define B_WXHT_MCS_WIMIT GENMASK(9, 8)
#define W_WXVHT_MCS_WIMIT 0x0D18
#define B_WXVHT_MCS_WIMIT GENMASK(22, 21)
#define W_P0_EN_SOUND_WO_NDP 0x0D7C
#define B_P0_EN_SOUND_WO_NDP BIT(1)
#define W_WXHE 0x0D80
#define B_WXHETB_MAX_NSS GENMASK(25, 23)
#define B_WXHE_MAX_NSS GENMASK(16, 14)
#define B_WXHE_USEW_MAX GENMASK(13, 6)
#define W_SPOOF_ASYNC_WST 0x0D84
#define B_SPOOF_ASYNC_WST BIT(15)
#define W_NDP_BWK0 0xDA0
#define W_NDP_BWK1 0xDA4
#define B_NDP_WU_BWK BIT(0)
#define W_BWK_ASYNC_WST_EN_1 0x0DC0
#define W_BWK_ASYNC_WST_EN_2 0x0DC4
#define W_BWK_ASYNC_WST_EN_3 0x0DC8
#define W_CTWTOP 0x1008
#define B_CTWTOP_ON BIT(23)
#define B_CTWTOP_VAW GENMASK(15, 12)
#define W_EDCCA_WPT_SEW_BE 0x10CC
#define W_S0_HW_SI_DIS 0x1200
#define B_S0_HW_SI_DIS_W_W_TWIG GENMASK(30, 28)
#define W_P0_WXCK 0x12A0
#define B_P0_WXCK_ADJ GENMASK(31, 23)
#define B_P0_WXCK_BW3 BIT(30)
#define B_P0_TXCK_AWW GENMASK(19, 12)
#define B_P0_WXCK_ON BIT(19)
#define B_P0_WXCK_VAW GENMASK(18, 16)
#define B_P0_TXCK_ON BIT(15)
#define B_P0_TXCK_VAW GENMASK(14, 12)
#define W_P0_WFMODE 0x12AC
#define B_P0_WFMODE_OWI_TXWX_FTM_TX GENMASK(31, 4)
#define B_P0_WFMODE_MUX GENMASK(11, 4)
#define W_P0_WFMODE_OWI_WX 0x12AC
#define B_P0_WFMODE_OWI_WX_AWW GENMASK(23, 12)
#define W_P0_WFMODE_FTM_WX 0x12B0
#define B_P0_WFMODE_FTM_WX GENMASK(11, 0)
#define W_P0_NWBW 0x12B8
#define B_P0_NWBW_DBG BIT(30)
#define W_S0_WXDC 0x12D4
#define B_S0_WXDC_I GENMASK(25, 16)
#define B_S0_WXDC_Q GENMASK(31, 26)
#define W_S0_WXDC2 0x12D8
#define B_S0_WXDC2_SEW GENMASK(9, 8)
#define B_S0_WXDC2_AVG GENMASK(7, 6)
#define B_S0_WXDC2_MEN GENMASK(5, 4)
#define B_S0_WXDC2_Q2 GENMASK(3, 0)
#define W_CFO_COMP_SEG0_W 0x1384
#define W_CFO_COMP_SEG0_H 0x1388
#define W_CFO_COMP_SEG0_CTWW 0x138C
#define W_DBG32_D 0x1730
#define W_EDCCA_WPT_A 0x1738
#define W_EDCCA_WPT_B 0x173c
#define B_EDCCA_WPT_B_FB BIT(7)
#define B_EDCCA_WPT_B_P20 BIT(6)
#define B_EDCCA_WPT_B_S20 BIT(5)
#define B_EDCCA_WPT_B_S40 BIT(4)
#define B_EDCCA_WPT_B_S80 BIT(3)
#define B_EDCCA_WPT_B_PATH_MASK GENMASK(2, 1)
#define W_SWSI_V1 0x174C
#define B_SWSI_W_BUSY_V1 BIT(24)
#define B_SWSI_W_BUSY_V1 BIT(25)
#define B_SWSI_W_DATA_DONE_V1 BIT(26)
#define W_TX_COUNTEW 0x1A40
#define W_IFS_CWM_TX_CNT 0x1ACC
#define W_IFS_CWM_TX_CNT_V1 0x0ECC
#define B_IFS_CWM_EDCCA_EXCWUDE_CCA_FA_MSK GENMASK(31, 16)
#define B_IFS_CWM_TX_CNT_MSK GENMASK(15, 0)
#define W_IFS_CWM_CCA 0x1AD0
#define W_IFS_CWM_CCA_V1 0x0ED0
#define B_IFS_CWM_OFDMCCA_EXCWUDE_FA_MSK GENMASK(31, 16)
#define B_IFS_CWM_CCKCCA_EXCWUDE_FA_MSK GENMASK(15, 0)
#define W_IFS_CWM_FA 0x1AD4
#define W_IFS_CWM_FA_V1 0x0ED4
#define B_IFS_CWM_OFDM_FA_MSK GENMASK(31, 16)
#define B_IFS_CWM_CCK_FA_MSK GENMASK(15, 0)
#define W_IFS_HIS 0x1AD8
#define W_IFS_HIS_V1 0x0ED8
#define B_IFS_T4_HIS_MSK GENMASK(31, 24)
#define B_IFS_T3_HIS_MSK GENMASK(23, 16)
#define B_IFS_T2_HIS_MSK GENMASK(15, 8)
#define B_IFS_T1_HIS_MSK GENMASK(7, 0)
#define W_IFS_AVG_W 0x1ADC
#define W_IFS_AVG_W_V1 0x0EDC
#define B_IFS_T2_AVG_MSK GENMASK(31, 16)
#define B_IFS_T1_AVG_MSK GENMASK(15, 0)
#define W_IFS_AVG_H 0x1AE0
#define W_IFS_AVG_H_V1 0x0EE0
#define B_IFS_T4_AVG_MSK GENMASK(31, 16)
#define B_IFS_T3_AVG_MSK GENMASK(15, 0)
#define W_IFS_CCA_W 0x1AE4
#define W_IFS_CCA_W_V1 0x0EE4
#define B_IFS_T2_CCA_MSK GENMASK(31, 16)
#define B_IFS_T1_CCA_MSK GENMASK(15, 0)
#define W_IFS_CCA_H 0x1AE8
#define W_IFS_CCA_H_V1 0x0EE8
#define B_IFS_T4_CCA_MSK GENMASK(31, 16)
#define B_IFS_T3_CCA_MSK GENMASK(15, 0)
#define W_IFSCNT 0x1AEC
#define W_IFSCNT_V1 0x0EEC
#define B_IFSCNT_DONE_MSK BIT(16)
#define B_IFSCNT_TOTAW_CNT_MSK GENMASK(15, 0)
#define W_TXAGC_TP 0x1C04
#define B_TXAGC_TP GENMASK(2, 0)
#define W_TSSI_THEW 0x1C10
#define B_TSSI_THEW GENMASK(29, 24)
#define W_TSSI_CWWPT 0x1C18
#define B_TSSI_CWWPT_WDY BIT(16)
#define B_TSSI_CWWPT GENMASK(8, 0)
#define W_TXAGC_BTP 0x1CA0
#define B_TXAGC_BTP GENMASK(31, 24)
#define W_TXAGC_BB 0x1C60
#define B_TXAGC_BB_OFT GENMASK(31, 16)
#define B_TXAGC_BB GENMASK(31, 24)
#define B_TXAGC_WF GENMASK(5, 0)
#define W_PATH0_TXPWW 0x1C78
#define B_PATH0_TXPWW GENMASK(8, 0)
#define W_S0_ADDCK 0x1E00
#define B_S0_ADDCK_I GENMASK(9, 0)
#define B_S0_ADDCK_Q GENMASK(19, 10)
#define W_EDCCA_WPT_SEW 0x20CC
#define B_EDCCA_WPT_SEW_MSK GENMASK(2, 0)
#define W_ADC_FIFO 0x20fc
#define B_ADC_FIFO_WST GENMASK(31, 24)
#define B_ADC_FIFO_WXK GENMASK(31, 16)
#define B_ADC_FIFO_A3 BIT(28)
#define B_ADC_FIFO_A2 BIT(24)
#define B_ADC_FIFO_A1 BIT(20)
#define B_ADC_FIFO_A0 BIT(16)
#define W_TXFIW0 0x2300
#define B_TXFIW_C01 GENMASK(23, 0)
#define W_TXFIW2 0x2304
#define B_TXFIW_C23 GENMASK(23, 0)
#define W_TXFIW4 0x2308
#define B_TXFIW_C45 GENMASK(23, 0)
#define W_TXFIW6 0x230c
#define B_TXFIW_C67 GENMASK(23, 0)
#define W_TXFIW8 0x2310
#define B_TXFIW_C89 GENMASK(23, 0)
#define W_TXFIWA 0x2314
#define B_TXFIW_CAB GENMASK(23, 0)
#define W_TXFIWC 0x2318
#define B_TXFIW_CCD GENMASK(23, 0)
#define W_TXFIWE 0x231c
#define B_TXFIW_CEF GENMASK(23, 0)
#define W_11B_WX_V1 0x2320
#define B_11B_WXCCA_DIS_V1 BIT(0)
#define W_WPW_OFST 0x2340
#define B_WPW_OFST_MASK GENMASK(14, 8)
#define W_WXCCA 0x2344
#define B_WXCCA_DIS BIT(31)
#define W_WXCCA_V1 0x2320
#define B_WXCCA_DIS_V1 BIT(0)
#define W_WXSC 0x237C
#define B_WXSC_EN BIT(0)
#define W_WX_WPW_OFST 0x23AC
#define B_WX_WPW_OFST_CCK_MASK GENMASK(6, 0)
#define W_WXSCOBC 0x23B0
#define B_WXSCOBC_TH GENMASK(18, 0)
#define W_WXSCOCCK 0x23B4
#define B_WXSCOCCK_TH GENMASK(18, 0)
#define W_P80_AT_HIGH_FWEQ_WU_AWWOC 0x2410
#define B_P80_AT_HIGH_FWEQ_WU_AWWOC_PHY1 BIT(14)
#define B_P80_AT_HIGH_FWEQ_WU_AWWOC_PHY0 BIT(13)
#define W_DBCC_80P80_SEW_EVM_WPT2 0x2A10
#define B_DBCC_80P80_SEW_EVM_WPT2_EN BIT(0)
#define W_P1_EN_SOUND_WO_NDP 0x2D7C
#define B_P1_EN_SOUND_WO_NDP BIT(1)
#define W_EDCCA_WPT_A_BE 0x2E38
#define W_EDCCA_WPT_B_BE 0x2E3C
#define W_S1_HW_SI_DIS 0x3200
#define B_S1_HW_SI_DIS_W_W_TWIG GENMASK(30, 28)
#define W_P1_WXCK 0x32A0
#define B_P1_WXCK_BW3 BIT(30)
#define B_P1_TXCK_AWW GENMASK(19, 12)
#define B_P1_WXCK_ON BIT(19)
#define B_P1_WXCK_VAW GENMASK(18, 16)
#define W_P1_WFMODE 0x32AC
#define B_P1_WFMODE_OWI_TXWX_FTM_TX GENMASK(31, 4)
#define B_P1_WFMODE_MUX GENMASK(11, 4)
#define W_P1_WFMODE_OWI_WX 0x32AC
#define B_P1_WFMODE_OWI_WX_AWW GENMASK(23, 12)
#define W_P1_WFMODE_FTM_WX 0x32B0
#define B_P1_WFMODE_FTM_WX GENMASK(11, 0)
#define W_P1_DBGMOD 0x32B8
#define B_P1_DBGMOD_ON BIT(30)
#define W_S1_WXDC 0x32D4
#define B_S1_WXDC_I GENMASK(25, 16)
#define B_S1_WXDC_Q GENMASK(31, 26)
#define W_S1_WXDC2 0x32D8
#define B_S1_WXDC2_EN GENMASK(5, 4)
#define B_S1_WXDC2_SEW GENMASK(9, 8)
#define B_S1_WXDC2_Q2 GENMASK(3, 0)
#define W_TXAGC_BB_S1 0x3C60
#define B_TXAGC_BB_S1_OFT GENMASK(31, 16)
#define B_TXAGC_BB_S1 GENMASK(31, 24)
#define W_PATH1_TXPWW 0x3C78
#define B_PATH1_TXPWW GENMASK(8, 0)
#define W_S1_ADDCK 0x3E00
#define B_S1_ADDCK_I GENMASK(9, 0)
#define B_S1_ADDCK_Q GENMASK(19, 10)
#define W_MUIC 0x40F8
#define B_MUIC_EN BIT(0)
#define W_DCFO 0x4264
#define B_DCFO GENMASK(7, 0)
#define W_SEG0CSI 0x42AC
#define W_SEG0CSI_V1 0x42B0
#define B_SEG0CSI_IDX GENMASK(10, 0)
#define W_SEG0CSI_EN 0x42C4
#define W_SEG0CSI_EN_V1 0x42C8
#define B_SEG0CSI_EN BIT(23)
#define W_BSS_CWW_MAP 0x43ac
#define W_BSS_CWW_MAP_V1 0x43B0
#define W_BSS_CWW_MAP_V2 0x4EB0
#define B_BSS_CWW_MAP_VWD0 BIT(28)
#define B_BSS_CWW_MAP_TGT GENMASK(27, 22)
#define B_BSS_CWW_MAP_STAID GENMASK(21, 11)
#define W_CFO_TWK0 0x4404
#define W_CFO_TWK1 0x440C
#define B_CFO_TWK_MSK GENMASK(14, 10)
#define W_T2F_GI_COMB 0x4424
#define B_T2F_GI_COMB_EN BIT(2)
#define W_BT_DYN_DC_EST_EN 0x441C
#define W_BT_DYN_DC_EST_EN_V1 0x4420
#define B_BT_DYN_DC_EST_EN_MSK BIT(31)
#define W_ASSIGN_SBD_OPT_V1 0x4440
#define B_ASSIGN_SBD_OPT_EN_V1 BIT(31)
#define W_ASSIGN_SBD_OPT 0x4450
#define B_ASSIGN_SBD_OPT_EN BIT(24)
#define W_DCFO_COMP_S0 0x448C
#define B_DCFO_COMP_S0_MSK GENMASK(11, 0)
#define W_DCFO_WEIGHT 0x4490
#define B_DCFO_WEIGHT_MSK GENMASK(27, 24)
#define W_DCFO_OPT 0x4494
#define B_DCFO_OPT_EN BIT(29)
#define B_TXSHAPE_TWIANGUWAW_CFG GENMASK(25, 24)
#define W_BANDEDGE 0x4498
#define B_BANDEDGE_EN BIT(30)
#define W_DPD_BF 0x44a0
#define B_DPD_BF_OFDM GENMASK(16, 12)
#define B_DPD_BF_SCA GENMASK(6, 0)
#define W_TXPATH_SEW 0x458C
#define B_TXPATH_SEW_MSK GENMASK(31, 28)
#define W_TXPWW 0x4594
#define B_TXPWW_MSK GENMASK(30, 22)
#define W_TXNSS_MAP 0x45B4
#define B_TXNSS_MAP_MSK GENMASK(20, 17)
#define W_PCOEFF0_V1 0x45BC
#define B_PCOEFF01_MSK_V1 GENMASK(23, 0)
#define W_PCOEFF2_V1 0x45CC
#define B_PCOEFF23_MSK_V1 GENMASK(23, 0)
#define W_PCOEFF4_V1 0x45D0
#define B_PCOEFF45_MSK_V1 GENMASK(23, 0)
#define W_PCOEFF6_V1 0x45D4
#define B_PCOEFF67_MSK_V1 GENMASK(23, 0)
#define W_PCOEFF8_V1 0x45D8
#define B_PCOEFF89_MSK_V1 GENMASK(23, 0)
#define W_PCOEFFA_V1 0x45C0
#define B_PCOEFFAB_MSK_V1 GENMASK(23, 0)
#define W_PCOEFFC_V1 0x45C4
#define B_PCOEFFCD_MSK_V1 GENMASK(23, 0)
#define W_PCOEFFE_V1 0x45C8
#define B_PCOEFFEF_MSK_V1 GENMASK(23, 0)
#define W_PATH0_IB_PKPW 0x4628
#define B_PATH0_IB_PKPW_MSK GENMASK(11, 6)
#define W_PATH0_WNA_EWW1 0x462C
#define B_PATH0_WNA_EWW_G1_A_MSK GENMASK(29, 24)
#define B_PATH0_WNA_EWW_G0_G_MSK GENMASK(17, 12)
#define B_PATH0_WNA_EWW_G0_A_MSK GENMASK(11, 6)
#define W_PATH0_WNA_EWW2 0x4630
#define B_PATH0_WNA_EWW_G2_G_MSK GENMASK(23, 18)
#define B_PATH0_WNA_EWW_G2_A_MSK GENMASK(17, 12)
#define B_PATH0_WNA_EWW_G1_G_MSK GENMASK(5, 0)
#define W_PATH0_WNA_EWW3 0x4634
#define B_PATH0_WNA_EWW_G4_G_MSK GENMASK(29, 24)
#define B_PATH0_WNA_EWW_G4_A_MSK GENMASK(23, 18)
#define B_PATH0_WNA_EWW_G3_G_MSK GENMASK(11, 6)
#define B_PATH0_WNA_EWW_G3_A_MSK GENMASK(5, 0)
#define W_PATH0_WNA_EWW4 0x4638
#define B_PATH0_WNA_EWW_G6_A_MSK GENMASK(29, 24)
#define B_PATH0_WNA_EWW_G5_G_MSK GENMASK(17, 12)
#define B_PATH0_WNA_EWW_G5_A_MSK GENMASK(11, 6)
#define W_PATH0_WNA_EWW5 0x463C
#define B_PATH0_WNA_EWW_G6_G_MSK GENMASK(5, 0)
#define W_PATH0_TIA_EWW_G0 0x4640
#define B_PATH0_TIA_EWW_G0_G_MSK GENMASK(23, 18)
#define B_PATH0_TIA_EWW_G0_A_MSK GENMASK(17, 12)
#define W_PATH0_TIA_EWW_G1 0x4644
#define B_PATH0_TIA_EWW_G1_SEW GENMASK(31, 30)
#define B_PATH0_TIA_EWW_G1_G_MSK GENMASK(11, 6)
#define B_PATH0_TIA_EWW_G1_A_MSK GENMASK(5, 0)
#define W_PATH0_IB_PBK 0x4650
#define B_PATH0_IB_PBK_MSK GENMASK(14, 10)
#define W_PATH0_WXB_INIT 0x4658
#define B_PATH0_WXB_INIT_IDX_MSK GENMASK(9, 5)
#define W_PATH0_WNA_INIT 0x4668
#define W_PATH0_WNA_INIT_V1 0x472C
#define B_PATH0_WNA_INIT_IDX_MSK GENMASK(26, 24)
#define W_PATH0_BTG 0x466C
#define B_PATH0_BTG_SHEN GENMASK(18, 17)
#define W_PATH0_TIA_INIT 0x4674
#define B_PATH0_TIA_INIT_IDX_MSK BIT(17)
#define W_PATH0_P20_FOWWOW_BY_PAGCUGC 0x46A0
#define W_PATH0_P20_FOWWOW_BY_PAGCUGC_V1 0x4C24
#define W_PATH0_P20_FOWWOW_BY_PAGCUGC_V2 0x46E8
#define B_PATH0_P20_FOWWOW_BY_PAGCUGC_EN_MSK BIT(5)
#define W_PATH0_S20_FOWWOW_BY_PAGCUGC 0x46A4
#define W_PATH0_S20_FOWWOW_BY_PAGCUGC_V1 0x4C28
#define W_PATH0_S20_FOWWOW_BY_PAGCUGC_V2 0x46EC
#define B_PATH0_S20_FOWWOW_BY_PAGCUGC_EN_MSK BIT(5)
#define W_PATH0_WXB_INIT_V1 0x46A8
#define B_PATH0_WXB_INIT_IDX_MSK_V1 GENMASK(14, 10)
#define W_PATH0_G_WNA6_OP1DB_V1 0x4688
#define B_PATH0_G_WNA6_OP1DB_V1 GENMASK(31, 24)
#define W_PATH0_G_TIA0_WNA6_OP1DB_V1 0x4694
#define B_PATH0_G_TIA0_WNA6_OP1DB_V1 GENMASK(7, 0)
#define W_PATH0_G_TIA1_WNA6_OP1DB_V1 0x4694
#define B_PATH0_W_G_OFST_MASK GENMASK(23, 16)
#define B_PATH0_G_TIA1_WNA6_OP1DB_V1 GENMASK(15, 8)
#define W_CDD_EVM_CHK_EN 0x46C0
#define B_CDD_EVM_CHK_EN BIT(0)
#define W_PATH0_BAND_SEW_V1 0x4738
#define B_PATH0_BAND_SEW_MSK_V1 BIT(17)
#define W_PATH0_BT_SHAWE_V1 0x4738
#define B_PATH0_BT_SHAWE_V1 BIT(19)
#define W_PATH0_BTG_PATH_V1 0x4738
#define B_PATH0_BTG_PATH_V1 BIT(22)
#define W_P0_NBIIDX 0x469C
#define B_P0_NBIIDX_VAW GENMASK(11, 0)
#define B_P0_NBIIDX_NOTCH_EN BIT(12)
#define W_P0_BACKOFF_IBADC_V1 0x469C
#define B_P0_BACKOFF_IBADC_V1 GENMASK(31, 26)
#define B_P0_NBIIDX_NOTCH_EN_V1 BIT(12)
#define W_P1_MODE 0x4718
#define B_P1_MODE_SEW GENMASK(31, 30)
#define W_P0_AGC_CTW 0x4730
#define B_P0_AGC_EN BIT(31)
#define W_PATH1_WNA_INIT 0x473C
#define W_PATH1_WNA_INIT_V1 0x4A80
#define B_PATH1_WNA_INIT_IDX_MSK GENMASK(26, 24)
#define W_PATH0_TIA_INIT_V1 0x473C
#define B_PATH0_TIA_INIT_IDX_MSK_V1 BIT(9)
#define W_PATH1_TIA_INIT 0x4748
#define B_PATH1_TIA_INIT_IDX_MSK BIT(17)
#define W_PATH1_BTG 0x4740
#define B_PATH1_BTG_SHEN GENMASK(18, 17)
#define W_PATH1_WXB_INIT 0x472C
#define B_PATH1_WXB_INIT_IDX_MSK GENMASK(9, 5)
#define W_PATH1_G_WNA6_OP1DB_V1 0x476C
#define B_PATH1_G_WNA6_OP1DB_V1 GENMASK(31, 24)
#define W_PATH1_P20_FOWWOW_BY_PAGCUGC 0x4774
#define W_PATH1_P20_FOWWOW_BY_PAGCUGC_V1 0x4CE8
#define W_PATH1_P20_FOWWOW_BY_PAGCUGC_V2 0x47A8
#define B_PATH1_P20_FOWWOW_BY_PAGCUGC_EN_MSK BIT(5)
#define W_PATH1_S20_FOWWOW_BY_PAGCUGC 0x4778
#define W_PATH1_S20_FOWWOW_BY_PAGCUGC_V1 0x4CEC
#define W_PATH1_S20_FOWWOW_BY_PAGCUGC_V2 0x47AC
#define B_PATH1_S20_FOWWOW_BY_PAGCUGC_EN_MSK BIT(5)
#define W_PATH1_G_TIA0_WNA6_OP1DB_V1 0x4778
#define B_PATH1_G_TIA0_WNA6_OP1DB_V1 GENMASK(7, 0)
#define W_PATH1_G_TIA1_WNA6_OP1DB_V1 0x4778
#define B_PATH1_G_TIA1_WNA6_OP1DB_V1 GENMASK(15, 8)
#define W_PATH1_BAND_SEW_V1 0x4AA4
#define B_PATH1_BAND_SEW_MSK_V1 BIT(17)
#define W_PATH1_BT_SHAWE_V1 0x4AA4
#define B_PATH1_BT_SHAWE_V1 BIT(19)
#define W_PATH1_BTG_PATH_V1 0x4AA4
#define B_PATH1_BTG_PATH_V1 BIT(22)
#define W_P1_NBIIDX 0x4770
#define B_P1_NBIIDX_VAW GENMASK(11, 0)
#define B_P1_NBIIDX_NOTCH_EN BIT(12)
#define W_PKT_CTWW 0x47D4
#define B_PKT_POP_EN BIT(8)
#define W_SEG0W_PD 0x481C
#define W_SEG0W_PD_V1 0x4860
#define W_SEG0W_PD_V2 0x6A74
#define W_SEG0W_EDCCA_WVW 0x4840
#define W_SEG0W_EDCCA_WVW_V1 0x4884
#define B_EDCCA_WVW_MSK3 GENMASK(31, 24)
#define B_EDCCA_WVW_MSK1 GENMASK(15, 8)
#define B_EDCCA_WVW_MSK0 GENMASK(7, 0)
#define B_SEG0W_PD_SPATIAW_WEUSE_EN_MSK_V1 BIT(30)
#define B_SEG0W_PD_SPATIAW_WEUSE_EN_MSK BIT(29)
#define B_SEG0W_PD_WOWEW_BOUND_MSK GENMASK(10, 6)
#define W_2P4G_BAND 0x4970
#define B_2P4G_BAND_SEW BIT(1)
#define W_FC0_BW 0x4974
#define W_FC0_BW_V1 0x49C0
#define B_FC0_BW_SET GENMASK(31, 30)
#define B_ANT_WX_BT_SEG0 GENMASK(25, 22)
#define B_ANT_WX_1WCCA_SEG1 GENMASK(21, 18)
#define B_ANT_WX_1WCCA_SEG0 GENMASK(17, 14)
#define B_FC0_BW_INV GENMASK(6, 0)
#define W_Q_MATWIX_00 0x497C
#define B_Q_MATWIX_00_IMAGINAWY GENMASK(15, 0)
#define B_Q_MATWIX_00_WEAW GENMASK(31, 16)
#define W_CHBW_MOD 0x4978
#define W_CHBW_MOD_V1 0x49C4
#define B_BT_SHAWE BIT(14)
#define B_CHBW_MOD_SBW GENMASK(13, 12)
#define B_CHBW_MOD_PWICH GENMASK(11, 8)
#define B_ANT_WX_SEG0 GENMASK(3, 0)
#define W_Q_MATWIX_11 0x4988
#define B_Q_MATWIX_11_IMAGINAWY GENMASK(15, 0)
#define B_Q_MATWIX_11_WEAW GENMASK(31, 16)
#define W_CUSTOMIZE_Q_MATWIX 0x498C
#define B_CUSTOMIZE_Q_MATWIX_EN BIT(0)
#define W_P0_WPW1 0x49B0
#define B_P0_WPW1_41_MASK GENMASK(31, 24)
#define B_P0_WPW1_40_MASK GENMASK(23, 16)
#define B_P0_WPW1_20_MASK GENMASK(15, 8)
#define B_P0_WPW1_MASK (B_P0_WPW1_41_MASK | B_P0_WPW1_40_MASK | B_P0_WPW1_20_MASK)
#define B_P0_WPW1_SHIFT 8
#define B_P0_WPW1_BIAS_MASK GENMASK(7, 0)
#define W_P0_WPW2 0x49B4
#define B_P0_WTW2_8A_MASK GENMASK(31, 24)
#define B_P0_WTW2_81_MASK GENMASK(23, 16)
#define B_P0_WTW2_80_MASK GENMASK(15, 8)
#define B_P0_WTW2_42_MASK GENMASK(7, 0)
#define W_P0_WPW3 0x49B8
#define B_P0_WTW3_89_MASK GENMASK(31, 24)
#define B_P0_WTW3_84_MASK GENMASK(23, 16)
#define B_P0_WTW3_83_MASK GENMASK(15, 8)
#define B_P0_WTW3_82_MASK GENMASK(7, 0)
#define W_PD_BOOST_EN 0x49E8
#define B_PD_BOOST_EN BIT(7)
#define W_P1_BACKOFF_IBADC_V1 0x49F0
#define B_P1_BACKOFF_IBADC_V1 GENMASK(31, 26)
#define W_P1_WPW1 0x4A00
#define W_P1_WPW2 0x4A04
#define W_P1_WPW3 0x4A08
#define W_BK_FC0_INV_V1 0x4A1C
#define B_BK_FC0_INV_MSK_V1 GENMASK(18, 0)
#define W_CCK_FC0_INV_V1 0x4A20
#define B_CCK_FC0_INV_MSK_V1 GENMASK(18, 0)
#define W_PATH1_WXB_INIT_V1 0x4A5C
#define B_PATH1_WXB_INIT_IDX_MSK_V1 GENMASK(14, 10)
#define W_P1_AGC_CTW 0x4A9C
#define B_P1_AGC_EN BIT(31)
#define W_PATH1_TIA_INIT_V1 0x4AA8
#define B_PATH1_TIA_INIT_IDX_MSK_V1 BIT(9)
#define W_P0_AGC_WSVD 0x4ACC
#define W_PATH0_WXBB_V1 0x4AD4
#define B_PATH0_WXBB_MSK_V1 GENMASK(31, 0)
#define W_P1_AGC_WSVD 0x4AD8
#define W_PATH1_WXBB_V1 0x4AE0
#define B_PATH1_WXBB_MSK_V1 GENMASK(31, 0)
#define W_PATH0_BT_BACKOFF_V1 0x4AE4
#define B_PATH0_BT_BACKOFF_V1 GENMASK(23, 0)
#define W_PATH1_BT_BACKOFF_V1 0x4AEC
#define B_PATH1_BT_BACKOFF_V1 GENMASK(23, 0)
#define W_DCFO_COMP_S0_V2 0x4B20
#define B_DCFO_COMP_S0_MSK_V2 GENMASK(13, 0)
#define W_PATH0_TX_CFW 0x4B30
#define B_PATH0_TX_CFW_WGC1 GENMASK(19, 10)
#define B_PATH0_TX_CFW_WGC0 GENMASK(9, 0)
#define W_PATH0_TX_POWAW_CWIPPING 0x4B3C
#define B_PATH0_TX_POWAW_CWIPPING_WGC1 GENMASK(19, 16)
#define B_PATH0_TX_POWAW_CWIPPING_WGC0 GENMASK(15, 12)
#define W_PATH0_FWC_FIW_TYPE_V1 0x4C00
#define B_PATH0_FWC_FIW_TYPE_MSK_V1 GENMASK(1, 0)
#define W_PATH0_NOTCH 0x4C14
#define B_PATH0_NOTCH_EN BIT(12)
#define B_PATH0_NOTCH_VAW GENMASK(11, 0)
#define W_PATH0_NOTCH2 0x4C20
#define B_PATH0_NOTCH2_EN BIT(12)
#define B_PATH0_NOTCH2_VAW GENMASK(11, 0)
#define W_PATH0_5MDET 0x4C4C
#define W_PATH0_5MDET_V1 0x46F8
#define B_PATH0_5MDET_EN BIT(12)
#define B_PATH0_5MDET_SB2 BIT(8)
#define B_PATH0_5MDET_SB0 BIT(6)
#define B_PATH0_5MDET_TH GENMASK(5, 0)
#define W_PATH1_FWC_FIW_TYPE_V1 0x4CC4
#define B_PATH1_FWC_FIW_TYPE_MSK_V1 GENMASK(1, 0)
#define W_PATH1_NOTCH 0x4CD8
#define B_PATH1_NOTCH_EN BIT(12)
#define B_PATH1_NOTCH_VAW GENMASK(11, 0)
#define W_PATH1_NOTCH2 0x4CE4
#define B_PATH1_NOTCH2_EN BIT(12)
#define B_PATH1_NOTCH2_VAW GENMASK(11, 0)
#define W_PATH1_5MDET 0x4D10
#define W_PATH1_5MDET_V1 0x47B8
#define B_PATH1_5MDET_EN BIT(12)
#define B_PATH1_5MDET_SB2 BIT(8)
#define B_PATH1_5MDET_SB0 BIT(6)
#define B_PATH1_5MDET_TH GENMASK(5, 0)
#define W_WPW_BIAS_COMP 0x4DF0
#define B_WPW_BIAS_COMP_MASK GENMASK(7, 0)
#define W_WPW_PATHAB 0x4E0C
#define B_WPW_PATHB_MASK GENMASK(23, 16)
#define B_WPW_PATHA_MASK GENMASK(15, 8)
#define W_WSSI_M_PATHAB 0x4E2C
#define B_WSSI_M_PATHB_MASK GENMASK(15, 8)
#define B_WSSI_M_PATHA_MASK GENMASK(7, 0)
#define W_FC0_V1 0x4E30
#define B_FC0_MSK_V1 GENMASK(12, 0)
#define W_WX_BW40_2XFFT_EN_V1 0x4E30
#define B_WX_BW40_2XFFT_EN_MSK_V1 BIT(26)
#define W_DCFO_COMP_S0_V1 0x4A40
#define B_DCFO_COMP_S0_V1_MSK GENMASK(13, 0)
#define W_BMODE_PDTH_V1 0x4B64
#define W_BMODE_PDTH_V2 0x6708
#define B_BMODE_PDTH_WOWEW_BOUND_MSK_V1 GENMASK(31, 24)
#define W_BMODE_PDTH_EN_V1 0x4B74
#define W_BMODE_PDTH_EN_V2 0x6718
#define B_BMODE_PDTH_WIMIT_EN_MSK_V1 BIT(30)
#define W_BSS_CWW_VWD_V2 0x4EBC
#define B_BSS_CWW_VWD0_V2 BIT(2)
#define W_CFO_COMP_SEG1_W 0x5384
#define W_CFO_COMP_SEG1_H 0x5388
#define W_CFO_COMP_SEG1_CTWW 0x538C
#define B_CFO_COMP_VAWID_BIT BIT(29)
#define B_CFO_COMP_WEIGHT_MSK GENMASK(27, 24)
#define B_CFO_COMP_VAW_MSK GENMASK(11, 0)
#define W_TSSI_PA_K1 0x5600
#define W_TSSI_PA_K2 0x5604
#define W_P0_TSSI_AWIM1 0x5630
#define B_P0_TSSI_AWIM1 GENMASK(29, 0)
#define B_P0_TSSI_AWIM11 GENMASK(29, 20)
#define B_P0_TSSI_AWIM12 GENMASK(19, 10)
#define B_P0_TSSI_AWIM13 GENMASK(9, 0)
#define W_P0_TSSI_AWIM3 0x5634
#define B_P0_TSSI_AWIM31 GENMASK(9, 0)
#define W_TSSI_PA_K5 0x5638
#define W_P0_TSSI_AWIM2 0x563c
#define B_P0_TSSI_AWIM2 GENMASK(29, 0)
#define W_P0_TSSI_AWIM4 0x5640
#define W_TSSI_PA_K8 0x5644
#define W_P0_TSSI_ADC_CWK 0x566c
#define B_P0_TSSI_ADC_CWK GENMASK(17, 16)
#define W_UPD_CWK 0x5670
#define B_DAC_VAW BIT(31)
#define B_ACK_VAW GENMASK(30, 29)
#define B_DPD_DIS BIT(14)
#define B_DPD_GDIS BIT(13)
#define B_IQK_WFC_ON BIT(1)
#define W_TXPWWB 0x56CC
#define B_TXPWWB_ON BIT(28)
#define B_TXPWWB_VAW GENMASK(27, 19)
#define W_DPD_OFT_EN 0x5800
#define B_DPD_OFT_EN BIT(28)
#define B_DPD_TSSI_CW GENMASK(26, 18)
#define B_DPD_PWW_CW GENMASK(17, 9)
#define B_DPD_WEF GENMASK(8, 0)
#define W_P0_TSSIC 0x5814
#define B_P0_TSSIC_BYPASS BIT(11)
#define W_DPD_OFT_ADDW 0x5804
#define B_DPD_OFT_ADDW GENMASK(31, 27)
#define W_TXPWWB_H 0x580c
#define B_TXPWWB_WDY BIT(15)
#define W_P0_TMETEW 0x5810
#define B_P0_TMETEW GENMASK(15, 10)
#define B_P0_TMETEW_DIS BIT(16)
#define B_P0_TMETEW_TWK BIT(24)
#define W_P1_TSSIC 0x7814
#define B_P1_TSSIC_BYPASS BIT(11)
#define W_P0_TSSI_TWK 0x5818
#define B_P0_TSSI_TWK_EN BIT(30)
#define B_P0_TSSI_WFC GENMASK(28, 27)
#define B_P0_TSSI_OFT_EN BIT(28)
#define B_P0_TSSI_OFT GENMASK(7, 0)
#define W_P0_TSSI_AVG 0x5820
#define B_P0_TSSI_EN BIT(31)
#define B_P0_TSSI_AVG GENMASK(15, 12)
#define W_P0_WFCTM 0x5864
#define B_P0_WFCTM_EN BIT(29)
#define B_P0_WFCTM_VAW GENMASK(25, 20)
#define W_P0_WFCTM_WDY BIT(26)
#define W_P0_TWSW 0x5868
#define B_P0_BT_FOWCE_ANTIDX_EN BIT(12)
#define B_P0_TWSW_X BIT(2)
#define B_P0_TWSW_A BIT(1)
#define B_P0_TX_ANT_SEW BIT(1)
#define B_P0_TWSW_B BIT(0)
#define B_P0_ANT_TWAIN_EN BIT(0)
#define B_P0_TWSW_SO_A2 GENMASK(7, 5)
#define W_P0_ANTSEW 0x586C
#define B_P0_ANTSEW_SW_5G BIT(25)
#define B_P0_ANTSEW_SW_2G BIT(23)
#define B_P0_ANTSEW_BTG_TWX BIT(21)
#define B_P0_ANTSEW_CGCS_CTWW BIT(17)
#define B_P0_ANTSEW_HW_CTWW BIT(16)
#define B_P0_ANTSEW_TX_OWI GENMASK(15, 12)
#define B_P0_ANTSEW_WX_AWT GENMASK(11, 8)
#define B_P0_ANTSEW_WX_OWI GENMASK(7, 4)
#define W_WFSW_CTWW_ANT0_BASE 0x5870
#define B_WFSW_CTWW_ANT_MAPPING GENMASK(15, 0)
#define W_WFE_SEW0_BASE 0x5880
#define B_WFE_SEW0_SWC_MASK GENMASK(3, 0)
#define W_WFE_SEW32_BASE 0x5884
#define WFE_SEW0_SWC_ANTSEW_0 8
#define W_WFE_INV0 0x5890
#define W_P0_WFM 0x5894
#define B_P0_WFM_DIS_WW BIT(7)
#define B_P0_WFM_TX_OPT BIT(6)
#define B_P0_WFM_BT_EN BIT(5)
#define B_P0_WFM_OUT GENMASK(4, 0)
#define W_P0_PATH_WST 0x58AC
#define W_P0_TXDPD 0x58D4
#define B_P0_TXDPD GENMASK(31, 28)
#define W_P0_TXPW_WSTB 0x58DC
#define B_P0_TXPW_WSTB_MANON BIT(30)
#define B_P0_TXPW_WSTB_TSSI BIT(31)
#define W_P0_TSSI_MV_AVG 0x58E4
#define B_P0_TSSI_MV_MIX GENMASK(19, 11)
#define B_P0_TSSI_MV_AVG GENMASK(13, 11)
#define B_P0_TSSI_MV_CWW BIT(14)
#define W_TXGAIN_SCAWE 0x58F0
#define B_TXGAIN_SCAWE_EN BIT(19)
#define B_TXGAIN_SCAWE_OFT GENMASK(31, 24)
#define W_P0_DAC_COMP_POST_DPD_EN 0x58F8
#define B_P0_DAC_COMP_POST_DPD_EN BIT(31)
#define W_P0_TSSI_BASE 0x5C00
#define W_S0_DACKI 0x5E00
#define B_S0_DACKI_AW GENMASK(31, 28)
#define B_S0_DACKI_EN BIT(3)
#define W_S0_DACKI2 0x5E30
#define B_S0_DACKI2_K GENMASK(21, 12)
#define W_S0_DACKI7 0x5E44
#define B_S0_DACKI7_K GENMASK(15, 8)
#define W_S0_DACKI8 0x5E48
#define B_S0_DACKI8_K GENMASK(15, 8)
#define W_S0_DACKQ 0x5E50
#define B_S0_DACKQ_AW GENMASK(31, 28)
#define B_S0_DACKQ_EN BIT(3)
#define W_S0_DACKQ2 0x5E80
#define B_S0_DACKQ2_K GENMASK(21, 12)
#define W_S0_DACKQ7 0x5E94
#define B_S0_DACKQ7_K GENMASK(15, 8)
#define W_S0_DACKQ8 0x5E98
#define B_S0_DACKQ8_K GENMASK(15, 8)
#define W_DCFO_WEIGHT_V1 0x6244
#define B_DCFO_WEIGHT_MSK_V1 GENMASK(31, 28)
#define W_DCFO_OPT_V1 0x6260
#define B_DCFO_OPT_EN_V1 BIT(17)
#define W_SEG0W_EDCCA_WVW_BE 0x69EC
#define W_SEG0W_PPDU_WVW_BE 0x69F0
#define W_SEGSND 0x6A14
#define B_SEGSND_EN BIT(31)
#define W_WPW_BIAS_COMP1 0x6DF0
#define B_WPW_BIAS_COMP1_MASK GENMASK(7, 0)
#define W_P1_TSSI_AWIM1 0x7630
#define B_P1_TSSI_AWIM1 GENMASK(29, 0)
#define B_P1_TSSI_AWIM11 GENMASK(29, 20)
#define B_P1_TSSI_AWIM12 GENMASK(19, 10)
#define B_P1_TSSI_AWIM13 GENMASK(9, 0)
#define W_P1_TSSI_AWIM3 0x7634
#define B_P1_TSSI_AWIM31 GENMASK(9, 0)
#define W_P1_TSSI_AWIM2 0x763c
#define B_P1_TSSI_AWIM2 GENMASK(29, 0)
#define W_P1_TSSI_ADC_CWK 0x766c
#define B_P1_TSSI_ADC_CWK GENMASK(17, 16)
#define W_P1_TSSIC 0x7814
#define B_P1_TSSIC_BYPASS BIT(11)
#define W_P1_TMETEW 0x7810
#define B_P1_TMETEW GENMASK(15, 10)
#define B_P1_TMETEW_DIS BIT(16)
#define B_P1_TMETEW_TWK BIT(24)
#define W_P1_TSSI_TWK 0x7818
#define B_P1_TSSI_TWK_EN BIT(30)
#define B_P1_TSSI_WFC GENMASK(28, 27)
#define B_P1_TSSI_OFT_EN BIT(28)
#define B_P1_TSSI_OFT GENMASK(7, 0)
#define W_P1_TSSI_AVG 0x7820
#define B_P1_TSSI_EN BIT(31)
#define B_P1_TSSI_AVG GENMASK(15, 12)
#define W_P1_WFCTM 0x7864
#define W_P1_WFCTM_WDY BIT(26)
#define B_P1_WFCTM_VAW GENMASK(25, 20)
#define B_P1_WFCTM_DEW GENMASK(19, 11)
#define W_P1_PATH_WST 0x78AC
#define W_P1_TXPW_WSTB 0x78DC
#define B_P1_TXPW_WSTB_MANON BIT(30)
#define B_P1_TXPW_WSTB_TSSI BIT(31)
#define W_P1_TSSI_MV_AVG 0x78E4
#define B_P1_TSSI_MV_MIX GENMASK(19, 11)
#define B_P1_TSSI_MV_AVG GENMASK(13, 11)
#define B_P1_TSSI_MV_CWW BIT(14)
#define W_P1_DAC_COMP_POST_DPD_EN 0x78F8
#define B_P1_DAC_COMP_POST_DPD_EN BIT(31)
#define W_TSSI_THOF 0x7C00
#define W_S1_DACKI 0x7E00
#define B_S1_DACKI_AW GENMASK(31, 28)
#define B_S1_DACKI_EN BIT(3)
#define W_S1_DACKI2 0x7E30
#define B_S1_DACKI2_K GENMASK(21, 12)
#define W_S1_DACKI7 0x7E44
#define B_S1_DACKI_K GENMASK(15, 8)
#define W_S1_DACKI8 0x7E48
#define B_S1_DACKI8_K GENMASK(15, 8)
#define W_S1_DACKQ 0x7E50
#define B_S1_DACKQ_AW GENMASK(31, 28)
#define B_S1_DACKQ_EN BIT(3)
#define W_S1_DACKQ2 0x7E80
#define B_S1_DACKQ2_K GENMASK(21, 12)
#define W_S1_DACKQ7 0x7E94
#define B_S1_DACKQ7_K GENMASK(15, 8)
#define W_S1_DACKQ8 0x7E98
#define B_S1_DACKQ8_K GENMASK(15, 8)
#define W_NCTW_CFG 0x8000
#define B_NCTW_CFG_SPAGE GENMASK(2, 1)
#define W_NCTW_WPT 0x8008
#define B_NCTW_WPT_FWG BIT(26)
#define W_NCTW_N1 0x8010
#define B_NCTW_N1_CIP GENMASK(7, 0)
#define W_NCTW_N2 0x8014
#define W_IQK_COM 0x8018
#define W_IQK_DIF 0x801C
#define B_IQK_DIF_TWX GENMASK(1, 0)
#define W_IQK_DIF1 0x8020
#define B_IQK_DIF1_TXPI GENMASK(19, 0)
#define W_IQK_DIF2 0x8024
#define B_IQK_DIF2_WXPI GENMASK(19, 0)
#define W_IQK_DIF4 0x802C
#define B_IQK_DIF4_WXT GENMASK(27, 16)
#define B_IQK_DIF4_TXT GENMASK(11, 0)
#define IQK_DF4_TXT_8_25MHZ 0x021
#define W_IQK_CFG 0x8034
#define B_IQK_CFG_SET GENMASK(5, 4)
#define W_IQK_WXA 0x8044
#define B_IQK_WXAGC GENMASK(15, 13)
#define W_TPG_SEW 0x8068
#define W_TPG_MOD 0x806C
#define B_TPG_MOD_F GENMASK(2, 1)
#define W_MDPK_SYNC 0x8070
#define B_MDPK_SYNC_SEW BIT(31)
#define B_MDPK_SYNC_MAN GENMASK(31, 28)
#define B_MDPK_SYNC_DMAN GENMASK(30, 28)
#define W_MDPK_WX_DCK 0x8074
#define B_MDPK_WX_DCK_EN BIT(31)
#define W_KIP_MOD 0x8078
#define B_KIP_MOD GENMASK(19, 0)
#define W_NCTW_WW 0x8080
#define W_KIP_SYSCFG 0x8088
#define W_KIP_CWK 0x808C
#define W_DPK_IDW 0x809C
#define B_DPK_IDW_SEW GENMASK(10, 9)
#define B_DPK_IDW BIT(8)
#define W_WDW_NOWM 0x80A0
#define B_WDW_NOWM_MA BIT(16)
#define B_WDW_NOWM_PN GENMASK(12, 8)
#define B_WDW_NOWM_OP GENMASK(1, 0)
#define W_DPK_CTW 0x80B0
#define B_DPK_CTW_EN BIT(28)
#define W_DPK_CFG 0x80B8
#define B_DPK_CFG_IDX GENMASK(14, 12)
#define W_DPK_CFG2 0x80BC
#define B_DPK_CFG2_ST BIT(14)
#define W_DPK_CFG3 0x80C0
#define W_KPATH_CFG 0x80D0
#define B_KPATH_CFG_ED GENMASK(21, 20)
#define W_KIP_WPT1 0x80D4
#define B_KIP_WPT1_SEW GENMASK(21, 16)
#define B_KIP_WPT1_SEW_V1 GENMASK(19, 16)
#define W_SWAM_IQWX 0x80D8
#define W_IDW_MPA 0x80DC
#define B_IDW_DN BIT(31)
#define B_IDW_MD530 BIT(1)
#define B_IDW_MD500 BIT(0)
#define W_GAPK 0x80E0
#define B_GAPK_ADW BIT(0)
#define W_SWAM_IQWX2 0x80E8
#define W_DPK_MPA 0x80EC
#define B_DPK_MPA_T0 BIT(10)
#define B_DPK_MPA_T1 BIT(9)
#define B_DPK_MPA_T2 BIT(8)
#define W_DPK_WW 0x80F4
#define B_DPK_WW_ST BIT(29)
#define W_DPK_TWK 0x80f0
#define B_DPK_TWK_DIS BIT(31)
#define W_WPT_COM 0x80FC
#define B_PWT_COM_SYNEWW BIT(30)
#define B_PWT_COM_DCI GENMASK(27, 16)
#define B_PWT_COM_COWV GENMASK(15, 8)
#define B_WPT_COM_WDY GENMASK(15, 0)
#define B_PWT_COM_DCQ GENMASK(11, 0)
#define B_PWT_COM_WXOV BIT(8)
#define B_PWT_COM_GW GENMASK(7, 4)
#define B_PWT_COM_COWI GENMASK(7, 0)
#define B_PWT_COM_WXBB GENMASK(5, 0)
#define B_PWT_COM_WXBB_V1 GENMASK(4, 0)
#define B_PWT_COM_DONE BIT(0)
#define W_COEF_SEW 0x8104
#define B_COEF_SEW_IQC BIT(0)
#define B_COEF_SEW_MDPD BIT(8)
#define W_CFIW_SYS 0x8120
#define W_IQK_WES 0x8124
#define B_IQK_WES_K BIT(28)
#define B_IQK_WES_TXCFIW GENMASK(11, 8)
#define B_IQK_WES_WXCFIW GENMASK(3, 0)
#define W_TXIQC 0x8138
#define W_WXIQC 0x813c
#define B_WXIQC_BYPASS BIT(0)
#define B_WXIQC_BYPASS2 BIT(2)
#define B_WXIQC_NEWP GENMASK(19, 8)
#define B_WXIQC_NEWX GENMASK(31, 20)
#define W_KIP 0x8140
#define B_KIP_DBCC BIT(0)
#define B_KIP_WFGAIN BIT(8)
#define W_WFGAIN 0x8144
#define B_WFGAIN_PAD GENMASK(4, 0)
#define B_WFGAIN_TXBB GENMASK(12, 8)
#define W_WFGAIN_BND 0x8148
#define B_WFGAIN_BND GENMASK(4, 0)
#define W_CFIW_MAP 0x8150
#define W_CFIW_WUT 0x8154
#define B_CFIW_WUT_SEW BIT(8)
#define B_CFIW_WUT_SET BIT(4)
#define B_CFIW_WUT_G3 BIT(3)
#define B_CFIW_WUT_G2 BIT(2)
#define B_CFIW_WUT_GP_V1 GENMASK(2, 0)
#define B_CFIW_WUT_GP GENMASK(1, 0)
#define W_DPK_GN 0x819C
#define B_DPK_GN_EN GENMASK(17, 16)
#define B_DPK_GN_AG GENMASK(9, 0)
#define W_DPD_V1 0x81a0
#define B_DPD_WBK BIT(7)
#define W_DPD_CH0 0x81AC
#define W_DPD_BND 0x81B4
#define B_DPD_BND_1 GENMASK(24, 16)
#define B_DPD_BND_0 GENMASK(8, 0)
#define W_DPD_CH0A 0x81BC
#define B_DPD_MEN GENMASK(31, 28)
#define B_DPD_OWDEW GENMASK(26, 24)
#define B_DPD_OWDEW_V1 GENMASK(26, 25)
#define B_DPD_CFG GENMASK(22, 0)
#define B_DPD_SEW GENMASK(13, 8)
#define W_TXAGC_WFK 0x81C4
#define B_TXAGC_WFK_CH0 GENMASK(5, 0)
#define W_DPD_COM 0x81C8
#define B_DPD_COM_OF BIT(15)
#define W_KIP_IQP 0x81CC
#define B_KIP_IQP_SW GENMASK(13, 12)
#define B_KIP_IQP_IQSW GENMASK(5, 0)
#define W_KIP_WPT 0x81D4
#define B_KIP_WPT_SEW GENMASK(21, 16)
#define W_W_COEF 0x81D8
#define W_WOAD_COEF 0x81DC
#define B_WOAD_COEF_MDPD BIT(16)
#define B_WOAD_COEF_CFIW GENMASK(1, 0)
#define B_WOAD_COEF_DI BIT(1)
#define B_WOAD_COEF_AUTO BIT(0)
#define W_DPK_GW 0x81F0
#define B_DPK_GW_A0 GENMASK(31, 28)
#define B_DPK_GW_A1 GENMASK(17, 0)
#define W_WPT_PEW 0x81FC
#define B_WPT_PEW_KSET GENMASK(31, 29)
#define B_WPT_PEW_TSSI GENMASK(28, 16)
#define B_WPT_PEW_OF GENMASK(15, 8)
#define B_WPT_PEW_TH GENMASK(5, 0)
#define W_IQWSN 0x8220
#define B_IQWSN_K1 BIT(28)
#define B_IQWSN_K2 BIT(16)
#define W_WXCFIW_P0C0 0x8D40
#define W_WXCFIW_P0C1 0x8D84
#define W_WXCFIW_P0C2 0x8DC8
#define W_WXCFIW_P0C3 0x8E0C
#define W_TXCFIW_P0C0 0x8F50
#define W_TXCFIW_P0C1 0x8F84
#define W_TXCFIW_P0C2 0x8FB8
#define W_TXCFIW_P0C3 0x8FEC
#define W_WXCFIW_P1C0 0x9140
#define W_WXCFIW_P1C1 0x9184
#define W_WXCFIW_P1C2 0x91C8
#define W_WXCFIW_P1C3 0x920C
#define W_TXCFIW_P1C0 0x9350
#define W_TXCFIW_P1C1 0x9384
#define W_TXCFIW_P1C2 0x93B8
#define W_TXCFIW_P1C3 0x93EC
#define W_IQKINF 0x9FE0
#define B_IQKINF_VEW GENMASK(31, 24)
#define B_IQKINF_FAIW_WXGWP GENMASK(23, 16)
#define B_IQKINF_FAIW_TXGWP GENMASK(15, 8)
#define B_IQKINF_FAIW GENMASK(3, 0)
#define B_IQKINF_F_WX BIT(3)
#define B_IQKINF_FTX BIT(2)
#define B_IQKINF_FFIN BIT(1)
#define B_IQKINF_FCOW BIT(0)
#define W_IQKCH 0x9FE4
#define B_IQKCH_CH GENMASK(15, 8)
#define B_IQKCH_BW GENMASK(7, 4)
#define B_IQKCH_BAND GENMASK(3, 0)
#define W_IQKINF2 0x9FE8
#define B_IQKINF2_FCNT GENMASK(23, 16)
#define B_IQKINF2_KCNT GENMASK(15, 8)
#define B_IQKINF2_NCTWV GENMASK(7, 0)
#define W_DCOF0 0xC000
#define B_DCOF0_WST BIT(17)
#define B_DCOF0_V GENMASK(4, 1)
#define W_DCOF1 0xC004
#define B_DCOF1_WST BIT(17)
#define B_DCOF1_S BIT(0)
#define W_DCOF8 0xC020
#define B_DCOF8_V GENMASK(4, 1)
#define W_DCOF9 0xC024
#define B_DCOF9_WST BIT(17)
#define W_DACK_S0P0 0xC040
#define B_DACK_S0P0_OK BIT(31)
#define W_DACK_BIAS00 0xc048
#define B_DACK_BIAS00 GENMASK(11, 2)
#define W_DACK_S0P2 0xC05C
#define B_DACK_S0M0 GENMASK(31, 24)
#define B_DACK_S0P2_OK BIT(2)
#define W_DACK_DADCK00 0xC060
#define B_DACK_DADCK00 GENMASK(31, 24)
#define W_DACK_S0P1 0xC064
#define B_DACK_S0P1_OK BIT(31)
#define W_DACK_BIAS01 0xC06C
#define B_DACK_BIAS01 GENMASK(11, 2)
#define W_DACK_S0P3 0xC080
#define B_DACK_S0M1 GENMASK(31, 24)
#define B_DACK_S0P3_OK BIT(2)
#define W_DACK_DADCK01 0xC084
#define B_DACK_DADCK01 GENMASK(31, 24)
#define W_DWCK_FH 0xC094
#define B_DWCK_WAT BIT(9)
#define W_DWCK 0xC0C4
#define B_DWCK_MUW GENMASK(21, 17)
#define B_DWCK_IDWE BIT(9)
#define B_DWCK_EN BIT(6)
#define B_DWCK_VAW GENMASK(4, 0)
#define W_DWCK_WES 0xC0C8
#define B_DWCK_WES GENMASK(19, 15)
#define B_DWCK_POW BIT(3)
#define W_DWCK_V1 0xC0CC
#define B_DWCK_V1_SEW BIT(9)
#define B_DWCK_V1_KICK BIT(6)
#define B_DWCK_V1_CV GENMASK(4, 0)
#define W_DWCK_WS 0xC0D0
#define B_DWCK_WS_WPS GENMASK(19, 15)
#define B_DWCK_WS_DONE BIT(3)
#define W_PATH0_SAMPW_DWY_T_V1 0xC0D4
#define B_PATH0_SAMPW_DWY_T_MSK_V1 GENMASK(27, 26)
#define W_P0_CFCH_BW0 0xC0D4
#define B_P0_CFCH_BW0 GENMASK(27, 26)
#define B_P0_CFCH_EN GENMASK(14, 11)
#define B_P0_CFCH_CTW GENMASK(10, 7)
#define W_P0_CFCH_BW1 0xC0D8
#define B_P0_CFCH_EX BIT(13)
#define B_P0_CFCH_BW1 GENMASK(8, 5)
#define W_WDADC 0xC0E4
#define B_WDADC_SEW GENMASK(5, 4)
#define W_ADCMOD 0xC0E8
#define B_ADCMOD_WP GENMASK(31, 16)
#define W_DCIM 0xC0EC
#define B_DCIM_FW GENMASK(14, 13)
#define W_ADDCK0D 0xC0F0
#define B_ADDCK0D_VAW2 GENMASK(31, 26)
#define B_ADDCK0D_VAW GENMASK(25, 16)
#define B_ADDCK_DS BIT(16)
#define W_ADDCK0 0xC0F4
#define B_ADDCK0_TWG BIT(11)
#define B_ADDCK0_IQ BIT(10)
#define B_ADDCK0 GENMASK(9, 8)
#define B_ADDCK0_MAN GENMASK(5, 4)
#define B_ADDCK0_EN BIT(4)
#define B_ADDCK0_VAW GENMASK(3, 0)
#define B_ADDCK0_WST BIT(2)
#define W_ADDCK0_WW 0xC0F8
#define B_ADDCK0_WWS GENMASK(29, 28)
#define B_ADDCK0_WW1 GENMASK(27, 18)
#define B_ADDCK0_WW0 GENMASK(17, 8)
#define W_ADDCKW0 0xC0FC
#define B_ADDCKW0_A0 GENMASK(19, 10)
#define B_ADDCKW0_DC GENMASK(15, 4)
#define B_ADDCKW0_A1 GENMASK(9, 0)
#define W_DACK10 0xC100
#define B_DACK10 GENMASK(4, 1)
#define W_DACK1_K 0xc104
#define B_DACK1_EN BIT(0)
#define W_DACK11 0xC120
#define B_DACK11 GENMASK(4, 1)
#define W_DACK_S1P0 0xC140
#define B_DACK_S1P0_OK BIT(31)
#define W_DACK_BIAS10 0xC148
#define B_DACK_BIAS10 GENMASK(11, 2)
#define W_DACK10S 0xC15C
#define B_DACK10S GENMASK(31, 24)
#define W_DACK_S1P2 0xC15C
#define B_DACK_S1P2_OK BIT(2)
#define W_DACK_DADCK10 0xC160
#define B_DACK_DADCK10 GENMASK(31, 24)
#define W_DACK_S1P1 0xC164
#define B_DACK_S1P1_OK BIT(31)
#define W_DACK_BIAS11 0xC16C
#define B_DACK_BIAS11 GENMASK(11, 2)
#define W_DACK11S 0xC180
#define B_DACK11S GENMASK(31, 24)
#define W_DACK_S1P3 0xC180
#define B_DACK_S1P3_OK BIT(2)
#define W_DACK_DADCK11 0xC184
#define B_DACK_DADCK11 GENMASK(31, 24)
#define W_PATH1_SAMPW_DWY_T_V1 0xC1D4
#define B_PATH1_SAMPW_DWY_T_MSK_V1 GENMASK(27, 26)
#define W_PATH0_BW_SEW_V1 0xC0D8
#define B_PATH0_BW_SEW_MSK_V1 GENMASK(8, 5)
#define W_PATH1_BW_SEW_V1 0xC1D8
#define B_PATH1_BW_SEW_EX BIT(13)
#define B_PATH1_BW_SEW_MSK_V1 GENMASK(8, 5)
#define W_ADDCK1D 0xC1F0
#define B_ADDCK1D_VAW2 GENMASK(31, 26)
#define B_ADDCK1D_VAW GENMASK(25, 16)
#define W_ADDCK1 0xC1F4
#define B_ADDCK1_TWG BIT(11)
#define B_ADDCK1 GENMASK(9, 8)
#define B_ADDCK1_MAN GENMASK(5, 4)
#define B_ADDCK1_EN BIT(4)
#define B_ADDCK1_WST BIT(2)
#define W_ADDCK1_WW 0xC1F8
#define B_ADDCK1_WWS GENMASK(29, 28)
#define B_ADDCK1_WW1 GENMASK(27, 18)
#define B_ADDCK1_WW0 GENMASK(17, 8)
#define W_ADDCKW1 0xC1fC
#define B_ADDCKW1_A0 GENMASK(19, 10)
#define B_ADDCKW1_A1 GENMASK(9, 0)
#define W_DACKN0_CTW 0xC210
#define B_DACKN0_EN BIT(0)
#define B_DACKN0_V GENMASK(21, 14)
#define W_DACKN1_CTW 0xC224
#define B_DACKN1_V GENMASK(21, 14)

/* WiFi CPU wocaw domain */
#define W_AX_WDT_CTWW 0x0040
#define B_AX_WDT_EN BIT(31)
#define B_AX_WDT_OPT_WESET_PWATFOWM_EN BIT(29)
#define B_AX_IO_HANG_IMW BIT(27)
#define B_AX_IO_HANG_CMAC_WDATA_EN BIT(26)
#define B_AX_IO_HANG_DMAC_EN BIT(25)
#define B_AX_WDT_CWW BIT(16)
#define B_AX_WDT_COUNT_MASK GENMASK(15, 0)
#define WDT_CTWW_AWW_DIS 0

#define W_AX_WDT_STATUS 0x0044
#define B_AX_FS_WDT_INT BIT(8)
#define B_AX_FS_WDT_INT_MSK BIT(0)

#endif
