0.6
2018.3
Dec  7 2018
00:33:28
F:/Code/Other/vivado/cource_design/design1/design1.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
F:/Code/Other/vivado/cource_design/design1/design1.srcs/CPU/ID/alu.v,1693220079,verilog,,F:/Code/Other/vivado/cource_design/design1/design1.srcs/sim_1/new/clk_main.v,,alu,,,,,,,,
F:/Code/Other/vivado/cource_design/design1/design1.srcs/CPU/main.v,1693228188,verilog,,F:/Code/Other/vivado/cource_design/design1/design1.srcs/sources_1/new/regfile.v,,main,,,,,,,,
F:/Code/Other/vivado/cource_design/design1/design1.srcs/sim_1/new/clk_main.v,1693140853,verilog,,F:/Code/Other/vivado/cource_design/design1/design1.srcs/sources_1/new/comparer.v,,clk_sim,,,,,,,,
F:/Code/Other/vivado/cource_design/design1/design1.srcs/sim_1/new/main_sim.v,1693115812,verilog,,,,main_sim,,,,,,,,
F:/Code/Other/vivado/cource_design/design1/design1.srcs/sim_1/new/regfile_sim.v,1693144184,verilog,,,,regfile_sim,,,,,,,,
F:/Code/Other/vivado/cource_design/design1/design1.srcs/sources_1/ip/data_ram/sim/data_ram.v,1693129844,verilog,,F:/Code/Other/vivado/cource_design/design1/design1.srcs/sources_1/ip/rom_1024x32b/sim/rom_1024x32b.v,,data_ram,,,,,,,,
F:/Code/Other/vivado/cource_design/design1/design1.srcs/sources_1/ip/rom_1024x32b/sim/rom_1024x32b.v,1693225999,verilog,,F:/Code/Other/vivado/cource_design/design1/design1.srcs/CPU/ID/alu.v,,rom_1024x32b,,,,,,,,
F:/Code/Other/vivado/cource_design/design1/design1.srcs/sources_1/new/comparer.v,1693225116,verilog,,F:/Code/Other/vivado/cource_design/design1/design1.srcs/CPU/main.v,,comparer,,,,,,,,
F:/Code/Other/vivado/cource_design/design1/design1.srcs/sources_1/new/regfile.v,1693228326,verilog,,F:/Code/Other/vivado/cource_design/design1/design1.srcs/sim_1/new/main_sim.v,,regfile,,,,,,,,
