@inproceedings{li2007islped,
 author = {Yiran Chen and Hai Li and Jing Li and Cheng-Kok Koh},
 booktitle = {2007 ACM/IEEE International Symposium on Low Power Electronics and Design (**ISLPED**)},
 doi = {10.1145/1283780.1283822},
 issn = {},
 keywords = {conference, MOSFET,adders,logic design,low-power electronics,NBTI-induced delay degradation,NBTI-tolerant techniques,VL-adder,arithmetic circuit design,clock edge,energy efficiency,lower-power adder designs,manufacturing costs,nanoscale PMOS transistors,negative bias temperature instability,variable-latency adder technique,Adders,Arithmetic,Circuit synthesis,Clocks,Degradation,Delay,MOSFETs,Negative bias temperature instability,Niobium compounds,Titanium compounds,negative bias temperature instability (NBTI),variable-latency adder (VL-adder)},
 month = {Aug},
 note = {(Acceptance Rate: \underline{39\%}, 74 out of 192)},
 number = {},
 pages = {195--200},
 title = {Variable-latency adder ({VL-adder}): new arithmetic circuit design practice to overcome {NBTI}},
 volume = {},
 year = {2007}
}

