Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -o D:/Xilinx/tree-bit-adder/tba_TB_isim_beh.exe -prj D:/Xilinx/tree-bit-adder/tba_TB_beh.prj work.tba_TB 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "D:/Xilinx/tree-bit-adder/tba_main.vhd" into library work
Parsing VHDL file "D:/Xilinx/tree-bit-adder/tba_TB.vhd" into library work
Starting static elaboration
WARNING:HDLCompiler:89 - "D:/Xilinx/tree-bit-adder/tba_main.vhd" Line 56: <full_adder> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:89 - "D:/Xilinx/tree-bit-adder/tba_main.vhd" Line 57: <full_adder> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:89 - "D:/Xilinx/tree-bit-adder/tba_main.vhd" Line 58: <full_adder> remains a black-box since it has no binding entity.
ERROR:HDLCompiler:410 - "D:/Xilinx/tree-bit-adder/tba_TB.vhd" Line 95: Expression has 4 elements ; expected 3
ERROR:Simulator:777 - Static elaboration of top level VHDL design unit tba_tb in library work failed
