Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Dec  8 07:58:24 2024
| Host         : ZephyrusG14-DB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     875         
TIMING-20  Warning           Non-clocked latch               1           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (877)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2252)
5. checking no_input_delay (8)
6. checking no_output_delay (40)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (877)
--------------------------
 There are 875 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sm/FSM_onehot_c_state_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sm/FSM_onehot_c_state_reg[12]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2252)
---------------------------------------------------
 There are 2252 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (40)
--------------------------------
 There are 40 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 2292          inf        0.000                      0                 2292           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          2292 Endpoints
Min Delay          2292 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sm/FSM_onehot_c_state_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            servo
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.234ns  (logic 10.598ns (55.101%)  route 8.636ns (44.899%))
  Logic Levels:           12  (CARRY4=4 DSP48E1=1 FDRE=1 LUT1=1 LUT2=3 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDRE                         0.000     0.000 r  sm/FSM_onehot_c_state_reg[12]/C
    SLICE_X9Y38          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  sm/FSM_onehot_c_state_reg[12]/Q
                         net (fo=49, routed)          1.123     1.579    sm/Q[11]
    SLICE_X6Y37          LUT2 (Prop_lut2_I0_O)        0.124     1.703 r  sm/counter2_i_1/O
                         net (fo=5, routed)           0.871     2.573    wait_t/B[1]
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_B[1]_P[26])
                                                      3.656     6.229 r  wait_t/hold3/P[26]
                         net (fo=2, routed)           1.401     7.631    wait_t/hold3_n_79
    SLICE_X11Y40         LUT2 (Prop_lut2_I0_O)        0.124     7.755 r  wait_t/servo_OBUF_inst_i_50/O
                         net (fo=1, routed)           0.000     7.755    wait_t/servo_OBUF_inst_i_50_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.395 f  wait_t/servo_OBUF_inst_i_26/O[3]
                         net (fo=2, routed)           1.005     9.400    wait_t/hold30_out[4]
    SLICE_X12Y41         LUT1 (Prop_lut1_I0_O)        0.306     9.706 r  wait_t/servo_OBUF_inst_i_27/O
                         net (fo=1, routed)           0.000     9.706    wait_t/servo_OBUF_inst_i_27_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.082 r  wait_t/servo_OBUF_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.082    wait_t/servo_OBUF_inst_i_13_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.301 r  wait_t/servo_OBUF_inst_i_12/O[0]
                         net (fo=1, routed)           1.130    11.431    wait_t/hold2[29]
    SLICE_X11Y39         LUT6 (Prop_lut6_I2_O)        0.295    11.726 r  wait_t/servo_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.000    11.726    wait_t/servo_OBUF_inst_i_5_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    12.296 r  wait_t/servo_OBUF_inst_i_2/CO[2]
                         net (fo=1, routed)           1.044    13.340    wait_t/hold1
    SLICE_X6Y37          LUT2 (Prop_lut2_I1_O)        0.313    13.653 r  wait_t/servo_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.062    15.715    servo_OBUF
    M19                  OBUF (Prop_obuf_I_O)         3.519    19.234 r  servo_OBUF_inst/O
                         net (fo=0)                   0.000    19.234    servo
    M19                                                               r  servo (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm/FSM_onehot_c_state_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.974ns  (logic 9.815ns (51.726%)  route 9.160ns (48.274%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=1 FDRE=1 LUT2=1 LUT3=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDRE                         0.000     0.000 r  sm/FSM_onehot_c_state_reg[12]/C
    SLICE_X9Y38          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  sm/FSM_onehot_c_state_reg[12]/Q
                         net (fo=49, routed)          1.123     1.579    sm/Q[11]
    SLICE_X6Y37          LUT2 (Prop_lut2_I0_O)        0.124     1.703 r  sm/counter2_i_1/O
                         net (fo=5, routed)           0.871     2.573    wait_t/B[1]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[1]_P[25])
                                                      3.656     6.229 r  wait_t/counter2/P[25]
                         net (fo=2, routed)           1.012     7.241    sm/P[0]
    SLICE_X9Y36          LUT3 (Prop_lut3_I0_O)        0.124     7.365 r  sm/led_OBUF[7]_inst_i_21/O
                         net (fo=1, routed)           0.000     7.365    wait_t/led_OBUF[7]_inst_i_7_0[0]
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.005 r  wait_t/led_OBUF[7]_inst_i_14/O[3]
                         net (fo=1, routed)           0.958     8.963    wait_t/counter20_out[3]
    SLICE_X10Y39         LUT6 (Prop_lut6_I1_O)        0.306     9.269 r  wait_t/led_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           0.000     9.269    wait_t/led_OBUF[7]_inst_i_6_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     9.843 r  wait_t/led_OBUF[7]_inst_i_2/CO[2]
                         net (fo=12, routed)          1.570    11.413    sm/FSM_onehot_c_state_reg[5]_0[0]
    SLICE_X4Y35          LUT6 (Prop_lut6_I2_O)        0.310    11.723 r  sm/FSM_onehot_c_state[5]_i_1/O
                         net (fo=2, routed)           0.535    12.258    sm/FSM_onehot_c_state[5]_i_1_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I5_O)        0.124    12.382 r  sm/led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.092    15.474    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    18.974 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    18.974    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm/FSM_onehot_c_state_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.909ns  (logic 9.818ns (51.924%)  route 9.091ns (48.076%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=1 FDRE=1 LUT2=1 LUT3=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDRE                         0.000     0.000 r  sm/FSM_onehot_c_state_reg[12]/C
    SLICE_X9Y38          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  sm/FSM_onehot_c_state_reg[12]/Q
                         net (fo=49, routed)          1.123     1.579    sm/Q[11]
    SLICE_X6Y37          LUT2 (Prop_lut2_I0_O)        0.124     1.703 r  sm/counter2_i_1/O
                         net (fo=5, routed)           0.871     2.573    wait_t/B[1]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[1]_P[25])
                                                      3.656     6.229 r  wait_t/counter2/P[25]
                         net (fo=2, routed)           1.012     7.241    sm/P[0]
    SLICE_X9Y36          LUT3 (Prop_lut3_I0_O)        0.124     7.365 r  sm/led_OBUF[7]_inst_i_21/O
                         net (fo=1, routed)           0.000     7.365    wait_t/led_OBUF[7]_inst_i_7_0[0]
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.005 r  wait_t/led_OBUF[7]_inst_i_14/O[3]
                         net (fo=1, routed)           0.958     8.963    wait_t/counter20_out[3]
    SLICE_X10Y39         LUT6 (Prop_lut6_I1_O)        0.306     9.269 r  wait_t/led_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           0.000     9.269    wait_t/led_OBUF[7]_inst_i_6_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     9.843 f  wait_t/led_OBUF[7]_inst_i_2/CO[2]
                         net (fo=12, routed)          1.546    11.389    sm/FSM_onehot_c_state_reg[5]_0[0]
    SLICE_X5Y36          LUT3 (Prop_lut3_I1_O)        0.310    11.699 r  sm/FSM_onehot_c_state[11]_i_1/O
                         net (fo=2, routed)           0.665    12.364    sm/FSM_onehot_c_state[11]_i_1_n_0
    SLICE_X5Y36          LUT6 (Prop_lut6_I4_O)        0.124    12.488 r  sm/led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           2.917    15.405    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504    18.909 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    18.909    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm/FSM_onehot_c_state_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.732ns  (logic 9.820ns (52.425%)  route 8.912ns (47.575%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=1 FDRE=1 LUT2=1 LUT3=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDRE                         0.000     0.000 r  sm/FSM_onehot_c_state_reg[12]/C
    SLICE_X9Y38          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  sm/FSM_onehot_c_state_reg[12]/Q
                         net (fo=49, routed)          1.123     1.579    sm/Q[11]
    SLICE_X6Y37          LUT2 (Prop_lut2_I0_O)        0.124     1.703 r  sm/counter2_i_1/O
                         net (fo=5, routed)           0.871     2.573    wait_t/B[1]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[1]_P[25])
                                                      3.656     6.229 r  wait_t/counter2/P[25]
                         net (fo=2, routed)           1.012     7.241    sm/P[0]
    SLICE_X9Y36          LUT3 (Prop_lut3_I0_O)        0.124     7.365 r  sm/led_OBUF[7]_inst_i_21/O
                         net (fo=1, routed)           0.000     7.365    wait_t/led_OBUF[7]_inst_i_7_0[0]
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.005 r  wait_t/led_OBUF[7]_inst_i_14/O[3]
                         net (fo=1, routed)           0.958     8.963    wait_t/counter20_out[3]
    SLICE_X10Y39         LUT6 (Prop_lut6_I1_O)        0.306     9.269 r  wait_t/led_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           0.000     9.269    wait_t/led_OBUF[7]_inst_i_6_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     9.843 r  wait_t/led_OBUF[7]_inst_i_2/CO[2]
                         net (fo=12, routed)          1.183    11.026    sm/FSM_onehot_c_state_reg[5]_0[0]
    SLICE_X4Y35          LUT6 (Prop_lut6_I0_O)        0.310    11.336 r  sm/led_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.802    12.137    sm/led_OBUF[6]_inst_i_4_n_0
    SLICE_X5Y37          LUT6 (Prop_lut6_I2_O)        0.124    12.261 r  sm/led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.964    15.226    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    18.732 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    18.732    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm/FSM_onehot_c_state_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            speaker
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.269ns  (logic 6.500ns (42.569%)  route 8.769ns (57.431%))
  Logic Levels:           11  (CARRY4=3 FDSE=1 LUT2=1 LUT3=2 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDSE                         0.000     0.000 r  sm/FSM_onehot_c_state_reg[0]/C
    SLICE_X9Y38          FDSE (Prop_fdse_C_Q)         0.419     0.419 r  sm/FSM_onehot_c_state_reg[0]/Q
                         net (fo=326, routed)         2.074     2.493    sm/Q[0]
    SLICE_X2Y34          LUT2 (Prop_lut2_I0_O)        0.325     2.818 r  sm/line1[91]_i_2/O
                         net (fo=3, routed)           0.815     3.633    sm/lcd_msg[52]
    SLICE_X3Y36          LUT6 (Prop_lut6_I2_O)        0.328     3.961 r  sm/line1[106]_i_2/O
                         net (fo=3, routed)           0.427     4.388    sm/FSM_onehot_c_state_reg[7]_0[2]
    SLICE_X3Y37          LUT5 (Prop_lut5_I4_O)        0.124     4.512 r  sm/speaker_OBUF_inst_i_2/O
                         net (fo=22, routed)          1.204     5.717    sm/sound_sel
    SLICE_X10Y41         LUT3 (Prop_lut3_I2_O)        0.117     5.834 r  sm/counter[12]_i_10/O
                         net (fo=18, routed)          1.234     7.067    simon_spk/note_encode[0]
    SLICE_X15Y41         LUT3 (Prop_lut3_I0_O)        0.348     7.415 r  simon_spk/speaker_OBUF_inst_i_31/O
                         net (fo=1, routed)           0.000     7.415    simon_spk/speaker_OBUF_inst_i_31_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.965 r  simon_spk/speaker_OBUF_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.965    simon_spk/speaker_OBUF_inst_i_14_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.079 r  simon_spk/speaker_OBUF_inst_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.079    simon_spk/speaker_OBUF_inst_i_8_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.350 f  simon_spk/speaker_OBUF_inst_i_4/CO[0]
                         net (fo=1, routed)           0.505     8.855    sm/CO[0]
    SLICE_X8Y41          LUT6 (Prop_lut6_I5_O)        0.373     9.228 r  sm/speaker_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.510    11.738    speaker_OBUF
    L17                  OBUF (Prop_obuf_I_O)         3.531    15.269 r  speaker_OBUF_inst/O
                         net (fo=0)                   0.000    15.269    speaker
    L17                                                               r  speaker (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm/FSM_onehot_c_state_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            simon_led3[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.149ns  (logic 4.694ns (33.177%)  route 9.455ns (66.823%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE                         0.000     0.000 r  sm/FSM_onehot_c_state_reg[6]/C
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  sm/FSM_onehot_c_state_reg[6]/Q
                         net (fo=23, routed)          1.002     1.458    sm/Q[5]
    SLICE_X5Y34          LUT2 (Prop_lut2_I0_O)        0.152     1.610 r  sm/line1[114]_i_2/O
                         net (fo=4, routed)           1.192     2.802    sm/line1[114]_i_2_n_0
    SLICE_X4Y38          LUT6 (Prop_lut6_I0_O)        0.326     3.128 r  sm/line1[69]_i_2/O
                         net (fo=8, routed)           1.515     4.643    sm/FSM_onehot_c_state_reg[7]_0[1]
    SLICE_X9Y39          LUT6 (Prop_lut6_I2_O)        0.124     4.767 r  sm/simon_led0_OBUF[1]_inst_i_4/O
                         net (fo=10, routed)          1.678     6.445    sm/color[0]
    SLICE_X12Y48         LUT6 (Prop_lut6_I3_O)        0.124     6.569 r  sm/simon_led3_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           4.067    10.637    simon_led3_OBUF[0]
    M3                   OBUF (Prop_obuf_I_O)         3.512    14.149 r  simon_led3_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.149    simon_led3[0]
    M3                                                                r  simon_led3[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm/FSM_onehot_c_state_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            simon_led0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.147ns  (logic 4.690ns (33.152%)  route 9.457ns (66.848%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE                         0.000     0.000 r  sm/FSM_onehot_c_state_reg[6]/C
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  sm/FSM_onehot_c_state_reg[6]/Q
                         net (fo=23, routed)          1.002     1.458    sm/Q[5]
    SLICE_X5Y34          LUT2 (Prop_lut2_I0_O)        0.152     1.610 r  sm/line1[114]_i_2/O
                         net (fo=4, routed)           1.192     2.802    sm/line1[114]_i_2_n_0
    SLICE_X4Y38          LUT6 (Prop_lut6_I0_O)        0.326     3.128 r  sm/line1[69]_i_2/O
                         net (fo=8, routed)           1.515     4.643    sm/FSM_onehot_c_state_reg[7]_0[1]
    SLICE_X9Y39          LUT6 (Prop_lut6_I2_O)        0.124     4.767 f  sm/simon_led0_OBUF[1]_inst_i_4/O
                         net (fo=10, routed)          1.381     6.148    sm/color[0]
    SLICE_X12Y48         LUT6 (Prop_lut6_I3_O)        0.124     6.272 r  sm/simon_led0_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.367    10.639    simon_led0_OBUF[1]
    J2                   OBUF (Prop_obuf_I_O)         3.508    14.147 r  simon_led0_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.147    simon_led0[1]
    J2                                                                r  simon_led0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm/FSM_onehot_c_state_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            simon_led1[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.083ns  (logic 4.689ns (33.294%)  route 9.394ns (66.706%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE                         0.000     0.000 r  sm/FSM_onehot_c_state_reg[6]/C
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  sm/FSM_onehot_c_state_reg[6]/Q
                         net (fo=23, routed)          1.002     1.458    sm/Q[5]
    SLICE_X5Y34          LUT2 (Prop_lut2_I0_O)        0.152     1.610 r  sm/line1[114]_i_2/O
                         net (fo=4, routed)           1.192     2.802    sm/line1[114]_i_2_n_0
    SLICE_X4Y38          LUT6 (Prop_lut6_I0_O)        0.326     3.128 r  sm/line1[69]_i_2/O
                         net (fo=8, routed)           1.515     4.643    sm/FSM_onehot_c_state_reg[7]_0[1]
    SLICE_X9Y39          LUT6 (Prop_lut6_I2_O)        0.124     4.767 r  sm/simon_led0_OBUF[1]_inst_i_4/O
                         net (fo=10, routed)          1.379     6.146    sm/color[0]
    SLICE_X12Y48         LUT6 (Prop_lut6_I3_O)        0.124     6.270 r  sm/simon_led1_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.306    10.576    simon_led1_OBUF[0]
    K2                   OBUF (Prop_obuf_I_O)         3.507    14.083 r  simon_led1_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.083    simon_led1[0]
    K2                                                                r  simon_led1[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm/FSM_onehot_c_state_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            simon_led2[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.982ns  (logic 4.691ns (33.552%)  route 9.290ns (66.448%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE                         0.000     0.000 r  sm/FSM_onehot_c_state_reg[6]/C
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  sm/FSM_onehot_c_state_reg[6]/Q
                         net (fo=23, routed)          1.002     1.458    sm/Q[5]
    SLICE_X5Y34          LUT2 (Prop_lut2_I0_O)        0.152     1.610 r  sm/line1[114]_i_2/O
                         net (fo=4, routed)           1.192     2.802    sm/line1[114]_i_2_n_0
    SLICE_X4Y38          LUT6 (Prop_lut6_I0_O)        0.326     3.128 r  sm/line1[69]_i_2/O
                         net (fo=8, routed)           1.515     4.643    sm/FSM_onehot_c_state_reg[7]_0[1]
    SLICE_X9Y39          LUT6 (Prop_lut6_I2_O)        0.124     4.767 f  sm/simon_led0_OBUF[1]_inst_i_4/O
                         net (fo=10, routed)          1.664     6.431    sm/color[0]
    SLICE_X12Y48         LUT6 (Prop_lut6_I4_O)        0.124     6.555 r  sm/simon_led2_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.917    10.472    simon_led2_OBUF[2]
    N2                   OBUF (Prop_obuf_I_O)         3.509    13.982 r  simon_led2_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.982    simon_led2[2]
    N2                                                                r  simon_led2[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm/FSM_onehot_c_state_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            simon_led3[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.865ns  (logic 4.693ns (33.850%)  route 9.172ns (66.150%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE                         0.000     0.000 r  sm/FSM_onehot_c_state_reg[6]/C
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  sm/FSM_onehot_c_state_reg[6]/Q
                         net (fo=23, routed)          1.002     1.458    sm/Q[5]
    SLICE_X5Y34          LUT2 (Prop_lut2_I0_O)        0.152     1.610 r  sm/line1[114]_i_2/O
                         net (fo=4, routed)           1.192     2.802    sm/line1[114]_i_2_n_0
    SLICE_X4Y38          LUT6 (Prop_lut6_I0_O)        0.326     3.128 r  sm/line1[69]_i_2/O
                         net (fo=8, routed)           1.515     4.643    sm/FSM_onehot_c_state_reg[7]_0[1]
    SLICE_X9Y39          LUT6 (Prop_lut6_I2_O)        0.124     4.767 r  sm/simon_led0_OBUF[1]_inst_i_4/O
                         net (fo=10, routed)          1.678     6.445    sm/color[0]
    SLICE_X12Y48         LUT6 (Prop_lut6_I3_O)        0.124     6.569 r  sm/simon_led3_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           3.784    10.354    simon_led3_OBUF[0]
    M1                   OBUF (Prop_obuf_I_O)         3.511    13.865 r  simon_led3_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.865    simon_led3[1]
    M1                                                                r  simon_led3[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 simon_rand/u10/lfsr_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            simon_rand/u10/rerun_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.201ns  (logic 0.128ns (63.635%)  route 0.073ns (36.365%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDRE                         0.000     0.000 r  simon_rand/u10/lfsr_reg[6]/C
    SLICE_X58Y26         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  simon_rand/u10/lfsr_reg[6]/Q
                         net (fo=2, routed)           0.073     0.201    simon_rand/u10/lfsr__8[6]
    SLICE_X59Y26         FDRE                                         r  simon_rand/u10/rerun_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 simon_rand/u6/lfsr_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            simon_rand/u6/rerun_reg_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.202ns  (logic 0.128ns (63.513%)  route 0.074ns (36.487%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y28         FDRE                         0.000     0.000 r  simon_rand/u6/lfsr_reg[13]/C
    SLICE_X57Y28         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  simon_rand/u6/lfsr_reg[13]/Q
                         net (fo=2, routed)           0.074     0.202    simon_rand/u6/lfsr__4[13]
    SLICE_X56Y28         FDRE                                         r  simon_rand/u6/rerun_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 simon_rand/u5/lfsr_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            simon_rand/u5/rerun_reg_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.202ns  (logic 0.128ns (63.507%)  route 0.074ns (36.493%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y32         FDRE                         0.000     0.000 r  simon_rand/u5/lfsr_reg[9]/C
    SLICE_X63Y32         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  simon_rand/u5/lfsr_reg[9]/Q
                         net (fo=2, routed)           0.074     0.202    simon_rand/u5/lfsr__3[9]
    SLICE_X62Y32         FDRE                                         r  simon_rand/u5/rerun_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 simon_rand/u4/lfsr_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            simon_rand/u4/rerun_reg_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.203ns  (logic 0.128ns (62.981%)  route 0.075ns (37.019%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y31         FDRE                         0.000     0.000 r  simon_rand/u4/lfsr_reg[13]/C
    SLICE_X57Y31         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  simon_rand/u4/lfsr_reg[13]/Q
                         net (fo=2, routed)           0.075     0.203    simon_rand/u4/lfsr__2[13]
    SLICE_X56Y31         FDRE                                         r  simon_rand/u4/rerun_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 simon_rand/u8/lfsr_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            simon_rand/u8/rerun_reg_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.204ns  (logic 0.141ns (69.047%)  route 0.063ns (30.953%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y29         FDRE                         0.000     0.000 r  simon_rand/u8/lfsr_reg[15]/C
    SLICE_X61Y29         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  simon_rand/u8/lfsr_reg[15]/Q
                         net (fo=2, routed)           0.063     0.204    simon_rand/u8/lfsr__6[15]
    SLICE_X60Y29         FDRE                                         r  simon_rand/u8/rerun_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 simon_rand/u6/lfsr_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            simon_rand/u6/rerun_reg_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.206ns  (logic 0.141ns (68.378%)  route 0.065ns (31.622%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y28         FDRE                         0.000     0.000 r  simon_rand/u6/lfsr_reg[12]/C
    SLICE_X57Y28         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  simon_rand/u6/lfsr_reg[12]/Q
                         net (fo=2, routed)           0.065     0.206    simon_rand/u6/lfsr__4[12]
    SLICE_X56Y28         FDRE                                         r  simon_rand/u6/rerun_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 simon_rand/u6/lfsr_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            simon_rand/u6/rerun_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.207ns  (logic 0.148ns (71.431%)  route 0.059ns (28.569%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y27         FDRE                         0.000     0.000 r  simon_rand/u6/lfsr_reg[4]/C
    SLICE_X56Y27         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  simon_rand/u6/lfsr_reg[4]/Q
                         net (fo=2, routed)           0.059     0.207    simon_rand/u6/lfsr__4[4]
    SLICE_X57Y27         FDRE                                         r  simon_rand/u6/rerun_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 simon_rand/u5/lfsr_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            simon_rand/u5/rerun_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.211ns  (logic 0.141ns (66.677%)  route 0.070ns (33.323%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y32         FDRE                         0.000     0.000 r  simon_rand/u5/lfsr_reg[5]/C
    SLICE_X63Y32         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  simon_rand/u5/lfsr_reg[5]/Q
                         net (fo=3, routed)           0.070     0.211    simon_rand/u5/lfsr__3[5]
    SLICE_X62Y32         FDRE                                         r  simon_rand/u5/rerun_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 simon_rand/u2/lfsr_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            simon_rand/u2/rerun_reg_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.221ns  (logic 0.148ns (66.893%)  route 0.073ns (33.107%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y41         FDRE                         0.000     0.000 r  simon_rand/u2/lfsr_reg[9]/C
    SLICE_X56Y41         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  simon_rand/u2/lfsr_reg[9]/Q
                         net (fo=2, routed)           0.073     0.221    simon_rand/u2/lfsr__0[9]
    SLICE_X57Y41         FDRE                                         r  simon_rand/u2/rerun_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 simon_rand/u2/lfsr_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            simon_rand/u2/rerun_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.222ns  (logic 0.148ns (66.589%)  route 0.074ns (33.411%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y41         FDRE                         0.000     0.000 r  simon_rand/u2/lfsr_reg[6]/C
    SLICE_X56Y41         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  simon_rand/u2/lfsr_reg[6]/Q
                         net (fo=2, routed)           0.074     0.222    simon_rand/u2/lfsr__0[6]
    SLICE_X57Y41         FDRE                                         r  simon_rand/u2/rerun_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------





