// Seed: 4021489967
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  assign id_1 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_7;
  final $display(id_7);
  tri  id_8;
  wire id_9;
  reg  id_10;
  final begin
    id_4 = 1;
    id_10 <= 1 - 1 == ((id_8));
  end
  supply1 id_11;
  wire id_12;
  module_0(
      id_11, id_4
  );
  assign id_2[1] = 1'b0 | id_11;
  wire id_13;
endmodule
