<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RTEMS: MIPS</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="rtemslogo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">RTEMS
   &#160;<span id="projectnumber">5.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#groups">Modules</a> &#124;
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">MIPS<div class="ingroups"><a class="el" href="group__RTEMSInternal.html">Internal</a> &raquo; <a class="el" href="group__RTEMSScore.html">SuperCore</a> &raquo; <a class="el" href="group__RTEMSScoreCPU.html">CPU Architecture Support</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>MIPS Architecture Support.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="groups"></a>
Modules</h2></td></tr>
<tr class="memitem:group__RTEMSScoreMIPSSet__idtcpu"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTEMSScoreMIPSSet__idtcpu.html">CPU Related Definitions</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__RTEMSScoreCPUMIPSBuild"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTEMSScoreCPUMIPSBuild.html">RTEMS no cpu Build Information</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__RTEMSScoreMIPSSet__iregdef"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTEMSScoreMIPSSet__iregdef.html">Register Structure</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structContext__Control.html">Context_Control</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Thread register context.  <a href="structContext__Control.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structContext__Control__fp.html">Context_Control_fp</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPARC basic context.  <a href="structContext__Control__fp.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structCPU__Interrupt__frame.html">CPU_Interrupt_frame</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt stack frame (ISF).  <a href="structCPU__Interrupt__frame.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga1eca01dbb1ef2873349cc4e222509f0a"><td class="memItemLeft" align="right" valign="top"><a id="ga1eca01dbb1ef2873349cc4e222509f0a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_SIMPLE_VECTORED_INTERRUPTS</b>&#160;&#160;&#160;<a class="el" href="group__RTEMSScoreBaseDefs.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga1eca01dbb1ef2873349cc4e222509f0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30c4d320f85b1383c5059da5b19b164a"><td class="memItemLeft" align="right" valign="top"><a id="ga30c4d320f85b1383c5059da5b19b164a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_ISR_PASSES_FRAME_POINTER</b>&#160;&#160;&#160;<a class="el" href="group__RTEMSScoreBaseDefs.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga30c4d320f85b1383c5059da5b19b164a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga112f88f13afe8bb8f1b13f1ca7e09b8d"><td class="memItemLeft" align="right" valign="top"><a id="ga112f88f13afe8bb8f1b13f1ca7e09b8d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_HARDWARE_FP</b>&#160;&#160;&#160;<a class="el" href="group__RTEMSScoreBaseDefs.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga112f88f13afe8bb8f1b13f1ca7e09b8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga225de03a8647bf307a73cf907969778d"><td class="memItemLeft" align="right" valign="top"><a id="ga225de03a8647bf307a73cf907969778d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_ALL_TASKS_ARE_FP</b>&#160;&#160;&#160;<a class="el" href="sparc_2include_2rtems_2score_2cpu_8h.html#a112f88f13afe8bb8f1b13f1ca7e09b8d">CPU_HARDWARE_FP</a></td></tr>
<tr class="separator:ga225de03a8647bf307a73cf907969778d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1c906c8ee4c3d012dc456285e42d3ee"><td class="memItemLeft" align="right" valign="top"><a id="gaf1c906c8ee4c3d012dc456285e42d3ee"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_IDLE_TASK_IS_FP</b>&#160;&#160;&#160;<a class="el" href="group__RTEMSScoreBaseDefs.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:gaf1c906c8ee4c3d012dc456285e42d3ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga155bcf88149016c6c58f30eeab9f1598"><td class="memItemLeft" align="right" valign="top"><a id="ga155bcf88149016c6c58f30eeab9f1598"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_USE_DEFERRED_FP_SWITCH</b>&#160;&#160;&#160;<a class="el" href="group__RTEMSScoreBaseDefs.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga155bcf88149016c6c58f30eeab9f1598"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c634f4a6bc9236bcacafc9b6119e011"><td class="memItemLeft" align="right" valign="top"><a id="ga0c634f4a6bc9236bcacafc9b6119e011"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_ENABLE_ROBUST_THREAD_DISPATCH</b>&#160;&#160;&#160;<a class="el" href="group__RTEMSScoreBaseDefs.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga0c634f4a6bc9236bcacafc9b6119e011"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac40d98a563f63934a5775f1366ba1b67"><td class="memItemLeft" align="right" valign="top"><a id="gac40d98a563f63934a5775f1366ba1b67"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_STACK_GROWS_UP</b>&#160;&#160;&#160;<a class="el" href="group__RTEMSScoreBaseDefs.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:gac40d98a563f63934a5775f1366ba1b67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafa1399e268a9ae6adf6d6aad4371688"><td class="memItemLeft" align="right" valign="top"><a id="gaafa1399e268a9ae6adf6d6aad4371688"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_CACHE_LINE_BYTES</b>&#160;&#160;&#160;16</td></tr>
<tr class="separator:gaafa1399e268a9ae6adf6d6aad4371688"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd43704c7821a2c042d212801156584e"><td class="memItemLeft" align="right" valign="top"><a id="gacd43704c7821a2c042d212801156584e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_STRUCTURE_ALIGNMENT</b>&#160;&#160;&#160;<a class="el" href="structRTEMS__ALIGNED.html">RTEMS_ALIGNED</a>( <a class="el" href="no__cpu_2include_2rtems_2score_2cpu_8h.html#aafa1399e268a9ae6adf6d6aad4371688">CPU_CACHE_LINE_BYTES</a> )</td></tr>
<tr class="separator:gacd43704c7821a2c042d212801156584e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8823e651e33b9683e0d89e5a8054ee6"><td class="memItemLeft" align="right" valign="top"><a id="gaf8823e651e33b9683e0d89e5a8054ee6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_MODES_INTERRUPT_MASK</b>&#160;&#160;&#160;0x000000ff</td></tr>
<tr class="separator:gaf8823e651e33b9683e0d89e5a8054ee6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea4bd2905092d69bc92fbff6103ced8b"><td class="memItemLeft" align="right" valign="top"><a id="gaea4bd2905092d69bc92fbff6103ced8b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_SIZEOF_POINTER</b>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gaea4bd2905092d69bc92fbff6103ced8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadea68a7fa02909edcebee08748f94223"><td class="memItemLeft" align="right" valign="top"><a id="gadea68a7fa02909edcebee08748f94223"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_MAXIMUM_PROCESSORS</b>&#160;&#160;&#160;32</td></tr>
<tr class="separator:gadea68a7fa02909edcebee08748f94223"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga896055157b72692a6141f7c0039eabdf"><td class="memItemLeft" align="right" valign="top"><a id="ga896055157b72692a6141f7c0039eabdf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>_CPU_Context_Get_SP</b>(_context)&#160;&#160;&#160;(uintptr_t) (_context)-&gt;<a class="el" href="group__mips__regs.html#ga8d40798874dab99986478ef00ff3e297">sp</a></td></tr>
<tr class="separator:ga896055157b72692a6141f7c0039eabdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf58e4ff1f7e1c85fc5c0b80cbd0672c5"><td class="memItemLeft" align="right" valign="top"><a id="gaf58e4ff1f7e1c85fc5c0b80cbd0672c5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_CONTEXT_FP_SIZE</b>&#160;&#160;&#160;sizeof( <a class="el" href="structContext__Control__fp.html">Context_Control_fp</a> )</td></tr>
<tr class="separator:gaf58e4ff1f7e1c85fc5c0b80cbd0672c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab94869be93a41da88a10fa59771ce2c9"><td class="memItemLeft" align="right" valign="top"><a id="gab94869be93a41da88a10fa59771ce2c9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_MPCI_RECEIVE_SERVER_EXTRA_STACK</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gab94869be93a41da88a10fa59771ce2c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c92ceea7549cc7b21db2c466916b733"><td class="memItemLeft" align="right" valign="top"><a id="ga4c92ceea7549cc7b21db2c466916b733"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_STACK_MINIMUM_SIZE</b>&#160;&#160;&#160;(8 * 1024)</td></tr>
<tr class="separator:ga4c92ceea7549cc7b21db2c466916b733"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae526a309e32001688261048b19cdb7d8"><td class="memItemLeft" align="right" valign="top"><a id="gae526a309e32001688261048b19cdb7d8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_ALIGNMENT</b>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gae526a309e32001688261048b19cdb7d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac71c1e0159c32144a04f18646ede252b"><td class="memItemLeft" align="right" valign="top"><a id="gac71c1e0159c32144a04f18646ede252b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_HEAP_ALIGNMENT</b>&#160;&#160;&#160;<a class="el" href="v850_2include_2rtems_2score_2cpu_8h.html#ae526a309e32001688261048b19cdb7d8">CPU_ALIGNMENT</a></td></tr>
<tr class="separator:gac71c1e0159c32144a04f18646ede252b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8aed43eb1b3c346772c127482b4b5372"><td class="memItemLeft" align="right" valign="top"><a id="ga8aed43eb1b3c346772c127482b4b5372"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_STACK_ALIGNMENT</b>&#160;&#160;&#160;<a class="el" href="v850_2include_2rtems_2score_2cpu_8h.html#ae526a309e32001688261048b19cdb7d8">CPU_ALIGNMENT</a></td></tr>
<tr class="separator:ga8aed43eb1b3c346772c127482b4b5372"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a578627686e1020a28f5a295703ca74"><td class="memItemLeft" align="right" valign="top"><a id="ga6a578627686e1020a28f5a295703ca74"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_INTERRUPT_STACK_ALIGNMENT</b>&#160;&#160;&#160;<a class="el" href="no__cpu_2include_2rtems_2score_2cpu_8h.html#aafa1399e268a9ae6adf6d6aad4371688">CPU_CACHE_LINE_BYTES</a></td></tr>
<tr class="separator:ga6a578627686e1020a28f5a295703ca74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc05c31eff429870b8564553d9eae054"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>_CPU_ISR_Disable</b>(_level)</td></tr>
<tr class="separator:gabc05c31eff429870b8564553d9eae054"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01f5da058924ecbc4c84ceb8613145a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>_CPU_ISR_Enable</b>(_level)</td></tr>
<tr class="separator:ga01f5da058924ecbc4c84ceb8613145a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74adcd79aaf15be014b540e2002abad7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>_CPU_ISR_Flash</b>(_xlevel)</td></tr>
<tr class="separator:ga74adcd79aaf15be014b540e2002abad7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fb67e174d7b61251322cd32126acd1a"><td class="memItemLeft" align="right" valign="top"><a id="ga3fb67e174d7b61251322cd32126acd1a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>_CPU_Context_Restart_self</b>(_the_context)&#160;&#160;&#160;<a class="el" href="group__RTEMSScoreCPUARM.html#ga80726ebfe00f31a88b086cc4474c472f">_CPU_Context_restore</a>( (_the_context) );</td></tr>
<tr class="separator:ga3fb67e174d7b61251322cd32126acd1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac34a28abe9b31559d4096b2c942860a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>_CPU_Context_Initialize_fp</b>(_destination)</td></tr>
<tr class="separator:gac34a28abe9b31559d4096b2c942860a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c07c0150ec7894dd128993e931ceee5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>_CPU_Fatal_halt</b>(_source,  _error)</td></tr>
<tr class="separator:ga4c07c0150ec7894dd128993e931ceee5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0aff7a561b9c030a4d88eff201f4688"><td class="memItemLeft" align="right" valign="top"><a id="gab0aff7a561b9c030a4d88eff201f4688"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_USE_GENERIC_BITFIELD_CODE</b>&#160;&#160;&#160;<a class="el" href="group__RTEMSScoreBaseDefs.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:gab0aff7a561b9c030a4d88eff201f4688"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1936ecb0107e5875a7b538374c1f621d"><td class="memItemLeft" align="right" valign="top"><a id="ga1936ecb0107e5875a7b538374c1f621d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_swap_u16</b>(value)&#160;&#160;&#160;(((value&amp;0xff) &lt;&lt; 8) | ((value &gt;&gt; 8)&amp;0xff))</td></tr>
<tr class="separator:ga1936ecb0107e5875a7b538374c1f621d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8e38596ad3db49995fd8eb9fb4e86b2"><td class="memItemLeft" align="right" valign="top"><a id="gaf8e38596ad3db49995fd8eb9fb4e86b2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_PER_CPU_CONTROL_SIZE</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gaf8e38596ad3db49995fd8eb9fb4e86b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga09f1943559c701e24e5057e9aaea0d13"><td class="memItemLeft" align="right" valign="top"><a id="ga09f1943559c701e24e5057e9aaea0d13"></a>
typedef <a class="el" href="structCPU__Interrupt__frame.html">CPU_Interrupt_frame</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_Exception_frame</b></td></tr>
<tr class="separator:ga09f1943559c701e24e5057e9aaea0d13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67f8550aad58bccb6fcb4589894444ad"><td class="memItemLeft" align="right" valign="top"><a id="ga67f8550aad58bccb6fcb4589894444ad"></a>
typedef uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_Counter_ticks</b></td></tr>
<tr class="separator:ga67f8550aad58bccb6fcb4589894444ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fca17f81f850e128fcc8ed5b87ff2ab"><td class="memItemLeft" align="right" valign="top">typedef uintptr_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTEMSScoreCPUMIPS.html#ga9fca17f81f850e128fcc8ed5b87ff2ab">CPU_Uint32ptr</a></td></tr>
<tr class="separator:ga9fca17f81f850e128fcc8ed5b87ff2ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gaaac8f5b5ccd47946450adb4e4205d830"><td class="memItemLeft" align="right" valign="top"><a id="gaaac8f5b5ccd47946450adb4e4205d830"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><b>mips_vector_exceptions</b> (<a class="el" href="structCPU__Interrupt__frame.html">CPU_Interrupt_frame</a> *frame)</td></tr>
<tr class="separator:gaaac8f5b5ccd47946450adb4e4205d830"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf0518ae2fb7c32b27af5043b966b670"><td class="memItemLeft" align="right" valign="top"><a id="gaaf0518ae2fb7c32b27af5043b966b670"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>mips_interrupt_mask</b> (void)</td></tr>
<tr class="separator:gaaf0518ae2fb7c32b27af5043b966b670"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5254669b54a06e96ebb585fd50a02c4d"><td class="memItemLeft" align="right" valign="top"><a id="ga5254669b54a06e96ebb585fd50a02c4d"></a>
<a class="el" href="group__RTEMSScoreBaseDefs.html#gac216239df231d5dbd15e3520b0b9313f">RTEMS_INLINE_ROUTINE</a> bool&#160;</td><td class="memItemRight" valign="bottom"><b>_CPU_ISR_Is_enabled</b> (uint32_t level)</td></tr>
<tr class="separator:ga5254669b54a06e96ebb585fd50a02c4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d9dcab9170d532b6634a5620385adbd"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTEMSScoreCPUMIPS.html#ga1d9dcab9170d532b6634a5620385adbd">_CPU_ISR_Get_level</a> (void)</td></tr>
<tr class="separator:ga1d9dcab9170d532b6634a5620385adbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga912ddf7e114fd008ceb824da3423ce74"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTEMSScoreCPUMIPS.html#ga912ddf7e114fd008ceb824da3423ce74">_CPU_ISR_Set_level</a> (uint32_t)</td></tr>
<tr class="memdesc:ga912ddf7e114fd008ceb824da3423ce74"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the hardware interrupt level by the level value.  <a href="#ga912ddf7e114fd008ceb824da3423ce74">More...</a><br /></td></tr>
<tr class="separator:ga912ddf7e114fd008ceb824da3423ce74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c257fd8b04820e61c562950280f1d38"><td class="memItemLeft" align="right" valign="top"><a id="ga6c257fd8b04820e61c562950280f1d38"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><b>_CPU_Context_Initialize</b> (<a class="el" href="structContext__Control.html">Context_Control</a> *the_context, uintptr_t *stack_base, uint32_t <a class="el" href="sun4u_2tte_8h.html#a245260f6f74972558f61b85227df5aae">size</a>, uint32_t new_level, void *entry_point, bool is_fp, void *tls_area)</td></tr>
<tr class="separator:ga6c257fd8b04820e61c562950280f1d38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69fbfde2b5bb97c9eb838e0c3f5653f7"><td class="memItemLeft" align="right" valign="top"><a id="ga69fbfde2b5bb97c9eb838e0c3f5653f7"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><b>mips_break</b> (int error)</td></tr>
<tr class="separator:ga69fbfde2b5bb97c9eb838e0c3f5653f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga869484e3d851b032fd826c69ff21fc72"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTEMSScoreCPUMIPS.html#ga869484e3d851b032fd826c69ff21fc72">_CPU_Initialize</a> (void)</td></tr>
<tr class="memdesc:ga869484e3d851b032fd826c69ff21fc72"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU initialization.  <a href="#ga869484e3d851b032fd826c69ff21fc72">More...</a><br /></td></tr>
<tr class="separator:ga869484e3d851b032fd826c69ff21fc72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga903a802003c95d6ef5206cb330424a1b"><td class="memItemLeft" align="right" valign="top"><a id="ga903a802003c95d6ef5206cb330424a1b"></a>
void *&#160;</td><td class="memItemRight" valign="bottom"><b>_CPU_Thread_Idle_body</b> (uintptr_t ignored)</td></tr>
<tr class="separator:ga903a802003c95d6ef5206cb330424a1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9f8cc989454b28232e5375e30c90970"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTEMSScoreCPUMIPS.html#gaa9f8cc989454b28232e5375e30c90970">_CPU_Context_switch</a> (<a class="el" href="structContext__Control.html">Context_Control</a> *run, <a class="el" href="structContext__Control.html">Context_Control</a> *heir)</td></tr>
<tr class="memdesc:gaa9f8cc989454b28232e5375e30c90970"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU switch context.  <a href="#gaa9f8cc989454b28232e5375e30c90970">More...</a><br /></td></tr>
<tr class="separator:gaa9f8cc989454b28232e5375e30c90970"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80726ebfe00f31a88b086cc4474c472f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTEMSScoreCPUMIPS.html#ga80726ebfe00f31a88b086cc4474c472f">_CPU_Context_restore</a> (<a class="el" href="structContext__Control.html">Context_Control</a> *new_context) <a class="el" href="group__RTEMSScoreBaseDefs.html#gaa2f0ed67aa174f684bb31b7e8bdb386f">RTEMS_NO_RETURN</a></td></tr>
<tr class="separator:ga80726ebfe00f31a88b086cc4474c472f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14068cf644755c5f95495fc937e4c5d9"><td class="memItemLeft" align="right" valign="top"><a id="ga14068cf644755c5f95495fc937e4c5d9"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><b>_CPU_Context_save_fp</b> (<a class="el" href="structContext__Control__fp.html">Context_Control_fp</a> **fp_context_ptr)</td></tr>
<tr class="separator:ga14068cf644755c5f95495fc937e4c5d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57b3171c5692c9a1db94c2ad941ee22d"><td class="memItemLeft" align="right" valign="top"><a id="ga57b3171c5692c9a1db94c2ad941ee22d"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><b>_CPU_Context_restore_fp</b> (<a class="el" href="structContext__Control__fp.html">Context_Control_fp</a> **fp_context_ptr)</td></tr>
<tr class="separator:ga57b3171c5692c9a1db94c2ad941ee22d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa34a35de496258577c1454ba1ee07ce0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTEMSScoreCPUMIPS.html#gaa34a35de496258577c1454ba1ee07ce0">_CPU_Exception_frame_print</a> (const <a class="el" href="structCPU__Exception__frame.html">CPU_Exception_frame</a> *frame)</td></tr>
<tr class="memdesc:gaa34a35de496258577c1454ba1ee07ce0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Prints the exception frame via <a class="el" href="bspIo_8h.html#a380cfecc8035cec8a13b68c0cb90f32f" title="Kernel Print.">printk()</a>.  <a href="#gaa34a35de496258577c1454ba1ee07ce0">More...</a><br /></td></tr>
<tr class="separator:gaa34a35de496258577c1454ba1ee07ce0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa675150e5d00169c99410a82011b6117"><td class="memItemLeft" align="right" valign="top"><a id="gaa675150e5d00169c99410a82011b6117"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>_CPU_Counter_frequency</b> (void)</td></tr>
<tr class="separator:gaa675150e5d00169c99410a82011b6117"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac016ae4ed92ed2607bd65408a36d908b"><td class="memItemLeft" align="right" valign="top"><a id="gac016ae4ed92ed2607bd65408a36d908b"></a>
<a class="el" href="no__cpu_2include_2rtems_2score_2cpu_8h.html#a67f8550aad58bccb6fcb4589894444ad">CPU_Counter_ticks</a>&#160;</td><td class="memItemRight" valign="bottom"><b>_CPU_Counter_read</b> (void)</td></tr>
<tr class="separator:gac016ae4ed92ed2607bd65408a36d908b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb1ddd8f84f82b13fad2a05a3e7d0ab7"><td class="memItemLeft" align="right" valign="top"><a id="gaeb1ddd8f84f82b13fad2a05a3e7d0ab7"></a>
<a class="el" href="group__RTEMSScoreBaseDefs.html#gac216239df231d5dbd15e3520b0b9313f">RTEMS_INLINE_ROUTINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><b>_CPU_Context_volatile_clobber</b> (uintptr_t pattern)</td></tr>
<tr class="separator:gaeb1ddd8f84f82b13fad2a05a3e7d0ab7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae027d9a906bb67d38ebd7a9104b976b"><td class="memItemLeft" align="right" valign="top"><a id="gaae027d9a906bb67d38ebd7a9104b976b"></a>
<a class="el" href="group__RTEMSScoreBaseDefs.html#gac216239df231d5dbd15e3520b0b9313f">RTEMS_INLINE_ROUTINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><b>_CPU_Context_validate</b> (uintptr_t pattern)</td></tr>
<tr class="separator:gaae027d9a906bb67d38ebd7a9104b976b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07618c93359f2485af2e98a96b330208"><td class="memItemLeft" align="right" valign="top"><a id="ga07618c93359f2485af2e98a96b330208"></a>
<a class="el" href="group__RTEMSScoreBaseDefs.html#gac216239df231d5dbd15e3520b0b9313f">RTEMS_INLINE_ROUTINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><b>_CPU_Instruction_illegal</b> (void)</td></tr>
<tr class="separator:ga07618c93359f2485af2e98a96b330208"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab683a0a37a089e2a0fd3c356836d5499"><td class="memItemLeft" align="right" valign="top"><a id="gab683a0a37a089e2a0fd3c356836d5499"></a>
<a class="el" href="group__RTEMSScoreBaseDefs.html#gac216239df231d5dbd15e3520b0b9313f">RTEMS_INLINE_ROUTINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><b>_CPU_Instruction_no_operation</b> (void)</td></tr>
<tr class="separator:gab683a0a37a089e2a0fd3c356836d5499"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:gaf07fa780651217bccbbd992ae527164c"><td class="memItemLeft" align="right" valign="top"><a id="gaf07fa780651217bccbbd992ae527164c"></a>
<a class="el" href="structContext__Control__fp.html">Context_Control_fp</a>&#160;</td><td class="memItemRight" valign="bottom"><b>_CPU_Null_fp_context</b></td></tr>
<tr class="separator:gaf07fa780651217bccbbd992ae527164c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>MIPS Architecture Support. </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="gac34a28abe9b31559d4096b2c942860a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac34a28abe9b31559d4096b2c942860a6">&#9670;&nbsp;</a></span>_CPU_Context_Initialize_fp</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CPU_Context_Initialize_fp</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">_destination</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">{ \</div><div class="line">   *(*(_destination)) = <a class="code" href="no__cpu_2include_2rtems_2score_2cpu_8h.html#af07fa780651217bccbbd992ae527164c">_CPU_Null_fp_context</a>; \</div><div class="line">  }</div><div class="ttc" id="no__cpu_2include_2rtems_2score_2cpu_8h_html_af07fa780651217bccbbd992ae527164c"><div class="ttname"><a href="no__cpu_2include_2rtems_2score_2cpu_8h.html#af07fa780651217bccbbd992ae527164c">_CPU_Null_fp_context</a></div><div class="ttdeci">Context_Control_fp _CPU_Null_fp_context</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga4c07c0150ec7894dd128993e931ceee5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4c07c0150ec7894dd128993e931ceee5">&#9670;&nbsp;</a></span>_CPU_Fatal_halt</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CPU_Fatal_halt</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">_source, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">_error&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><span class="keywordflow">do</span> { \</div><div class="line">    unsigned <span class="keywordtype">int</span> _level; \</div><div class="line">    _CPU_ISR_Disable(_level); \</div><div class="line">    (void)_level; \</div><div class="line">    loop: <span class="keywordflow">goto</span> loop; \</div><div class="line">  } <span class="keywordflow">while</span> (0)</div></div><!-- fragment -->
</div>
</div>
<a id="gabc05c31eff429870b8564553d9eae054"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabc05c31eff429870b8564553d9eae054">&#9670;&nbsp;</a></span>_CPU_ISR_Disable</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CPU_ISR_Disable</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">_level</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><span class="keywordflow">do</span> { \</div><div class="line">    unsigned <span class="keywordtype">int</span> _scratch; \</div><div class="line">    mips_get_sr( _scratch ); \</div><div class="line">    mips_set_sr( _scratch &amp; ~SR_INTERRUPT_ENABLE_BITS ); \</div><div class="line">    _level = _scratch &amp; SR_INTERRUPT_ENABLE_BITS; \</div><div class="line">  } <span class="keywordflow">while</span>(0)</div></div><!-- fragment -->
</div>
</div>
<a id="ga01f5da058924ecbc4c84ceb8613145a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga01f5da058924ecbc4c84ceb8613145a0">&#9670;&nbsp;</a></span>_CPU_ISR_Enable</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CPU_ISR_Enable</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">_level</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><span class="keywordflow">do</span> { \</div><div class="line">    unsigned <span class="keywordtype">int</span> _scratch; \</div><div class="line">    mips_get_sr( _scratch ); \</div><div class="line">    mips_set_sr( (_scratch &amp; ~SR_INTERRUPT_ENABLE_BITS) | (_level &amp; SR_INTERRUPT_ENABLE_BITS) ); \</div><div class="line">  } <span class="keywordflow">while</span>(0)</div></div><!-- fragment -->
</div>
</div>
<a id="ga74adcd79aaf15be014b540e2002abad7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga74adcd79aaf15be014b540e2002abad7">&#9670;&nbsp;</a></span>_CPU_ISR_Flash</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CPU_ISR_Flash</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">_xlevel</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><span class="keywordflow">do</span> { \</div><div class="line">    unsigned <span class="keywordtype">int</span> _scratch2 = _xlevel; \</div><div class="line">    _CPU_ISR_Enable( _scratch2 ); \</div><div class="line">    _CPU_ISR_Disable( _scratch2 ); \</div><div class="line">    _xlevel = _scratch2; \</div><div class="line">  } <span class="keywordflow">while</span>(0)</div></div><!-- fragment -->
</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a id="ga9fca17f81f850e128fcc8ed5b87ff2ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9fca17f81f850e128fcc8ed5b87ff2ab">&#9670;&nbsp;</a></span>CPU_Uint32ptr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef uintptr_t <a class="el" href="group__RTEMSScoreCPUARM.html#ga9fca17f81f850e128fcc8ed5b87ff2ab">CPU_Uint32ptr</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Type that can store a 32-bit integer or a pointer. </p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="ga80726ebfe00f31a88b086cc4474c472f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga80726ebfe00f31a88b086cc4474c472f">&#9670;&nbsp;</a></span>_CPU_Context_restore()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void _CPU_Context_restore </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structContext__Control.html">Context_Control</a> *&#160;</td>
          <td class="paramname"><em>new_context</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This routine is generally used only to restart self in an efficient manner. It may simply be a label in <a class="el" href="group__RTEMSScoreCPUARM.html#gaa9f8cc989454b28232e5375e30c90970">_CPU_Context_switch</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">new_context</td><td>points to the context to be restored.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>May be unnecessary to reload some registers.</dd></dl>
<p>Port Specific Information:</p>
<p>XXX document implementation including references if appropriate </p>

</div>
</div>
<a id="gaa9f8cc989454b28232e5375e30c90970"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa9f8cc989454b28232e5375e30c90970">&#9670;&nbsp;</a></span>_CPU_Context_switch()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void _CPU_Context_switch </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structContext__Control.html">Context_Control</a> *&#160;</td>
          <td class="paramname"><em>run</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structContext__Control.html">Context_Control</a> *&#160;</td>
          <td class="paramname"><em>heir</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPU switch context. </p>
<p>This routine switches from the run context to the heir context.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">run</td><td>points to the context of the currently executing task </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">heir</td><td>points to the context of the heir task</td></tr>
  </table>
  </dd>
</dl>
<p>Port Specific Information:</p>
<p>XXX document implementation including references if appropriate </p>

</div>
</div>
<a id="gaa34a35de496258577c1454ba1ee07ce0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa34a35de496258577c1454ba1ee07ce0">&#9670;&nbsp;</a></span>_CPU_Exception_frame_print()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void _CPU_Exception_frame_print </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="structCPU__Exception__frame.html">CPU_Exception_frame</a> *&#160;</td>
          <td class="paramname"><em>frame</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Prints the exception frame via <a class="el" href="bspIo_8h.html#a380cfecc8035cec8a13b68c0cb90f32f" title="Kernel Print.">printk()</a>. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__ClassicFatal.html#ga53fa9338246642e0d931f61314c6609e" title="Terminates the system.">rtems_fatal()</a> and <a class="el" href="group__RTEMSScoreIntErr.html#gga878b4de77df7d0b83d19609d4de42c26a131fe6aad46a1394f8bb0f2a5f19fa05" title="Fatal source of the exceptions.">RTEMS_FATAL_SOURCE_EXCEPTION</a>. </dd></dl>

</div>
</div>
<a id="ga869484e3d851b032fd826c69ff21fc72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga869484e3d851b032fd826c69ff21fc72">&#9670;&nbsp;</a></span>_CPU_Initialize()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void _CPU_Initialize </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPU initialization. </p>
<p>CPU initialize. This routine performs CPU dependent initialization.</p>
<p>CPU initialize. This routine performs CPU dependent initialization.</p>
<p>CPU initialization. </p>

</div>
</div>
<a id="ga1d9dcab9170d532b6634a5620385adbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1d9dcab9170d532b6634a5620385adbd">&#9670;&nbsp;</a></span>_CPU_ISR_Get_level()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t _CPU_ISR_Get_level </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Return the current interrupt disable level for this task in the format used by the interrupt level portion of the task mode.</p>
<dl class="section note"><dt>Note</dt><dd>This routine usually must be implemented as a subroutine.</dd></dl>
<p>Port Specific Information:</p>
<p>XXX document implementation including references if appropriate </p>

</div>
</div>
<a id="ga912ddf7e114fd008ceb824da3423ce74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga912ddf7e114fd008ceb824da3423ce74">&#9670;&nbsp;</a></span>_CPU_ISR_Set_level()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void _CPU_ISR_Set_level </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>new_level</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets the hardware interrupt level by the level value. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">level</td><td>for or1k can only range over two values: 0 (enable interrupts) and 1 (disable interrupts). In future implementations if fast context switch is implemented, the level can range from 0 to 15. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd>OpenRISC architecture manual. </dd></dl>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
