//
// File created by:  ncverilog
// Do not modify this file
//
/users/course/2022F/LDL17700000/u110062208/logic_design/lab3/basic/Clock_Divider_t.v
/users/course/2022F/LDL17700000/u110062208/logic_design/lab3/basic/Lab3_Clock_Divider.v
