$date
	Sun Jan 26 22:47:16 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module InstructionMemory_tb $end
$var wire 32 ! instr [31:0] $end
$var reg 32 " addr [31:0] $end
$var reg 1 # clk $end
$var reg 1 $ rst $end
$scope module uut $end
$var wire 32 % addr [31:0] $end
$var wire 1 # clk $end
$var wire 1 $ rst $end
$var wire 32 & instr [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b10100000000001010010011 &
b0 %
1$
0#
b0 "
b10100000000001010010011 !
$end
#5
1#
#10
b1100000000001100010011 !
b1100000000001100010011 &
0#
b100 "
b100 %
#15
1#
#20
b11000101000001110110011 !
b11000101000001110110011 &
0#
b1000 "
b1000 %
#25
1#
#30
b10010000000011 !
b10010000000011 &
0#
b1100 "
b1100 %
#35
1#
#40
b0 !
b0 &
0#
0$
#45
1#
#50
0#
