
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v
Parsing SystemVerilog input from `/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v' to AST representation.
Generating RTLIL representation for module `\dpram'.
Generating RTLIL representation for module `\td_fused_top_Block_entry_proc_proc505'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0_memcore'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0_memcore'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0_memcore'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP49028'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0_memcore'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0'.
Generating RTLIL representation for module `\td_fused_top_fifo_w12_d6_S_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2481.13-2481.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2482.13-2482.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2483.13-2483.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2484.13-2484.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2485.13-2485.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2486.13-2486.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2487.16-2487.24.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2479.1-2489.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w12_d6_S'.
Generating RTLIL representation for module `\td_fused_top_fifo_w16_d2_S_x0_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2615.13-2615.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2616.13-2616.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2617.16-2617.24.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2613.1-2619.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w16_d2_S_x0'.
Generating RTLIL representation for module `\td_fused_top_fifo_w4_d2_S_x_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2746.13-2746.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2747.13-2747.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2748.16-2748.24.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2744.1-2750.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w4_d2_S_x'.
Generating RTLIL representation for module `\td_fused_top_fifo_w6_d6_S_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2882.13-2882.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2883.13-2883.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2884.13-2884.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2885.13-2885.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2886.13-2886.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2887.13-2887.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2888.16-2888.24.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2880.1-2890.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w6_d6_S'.
Generating RTLIL representation for module `\td_fused_top_ap_hadd_0_full_dsp_16'.
Generating RTLIL representation for module `\td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1'.
Generating RTLIL representation for module `\td_fused_top_ap_hmul_0_max_dsp_16'.
Generating RTLIL representation for module `\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1'.
Generating RTLIL representation for module `\td_fused_top_tdf3_accum_1'.
Generating RTLIL representation for module `\td_fused_top_tdf3_accum_2'.
Generating RTLIL representation for module `\td_fused_top_tdf3_dot_product'.
Generating RTLIL representation for module `\td_fused_top_tdf3_get_next_ijk'.
Generating RTLIL representation for module `\td_fused_top_tdf3_readFilters30'.
Generating RTLIL representation for module `\td_fused_top_tdf3_readInputs'.
Generating RTLIL representation for module `\td_fused_top_tdf3_writeOutputs_unaligned'.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:6123.1-6132.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:6136.1-6145.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:6149.1-6158.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:6162.1-6171.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\top'.
Generating RTLIL representation for module `\FPMult_16'.
Generating RTLIL representation for module `\FPMult_PrepModule'.
Generating RTLIL representation for module `\FPMult_ExecuteModule'.
Generating RTLIL representation for module `\FPMult_NormalizeModule'.
Generating RTLIL representation for module `\FPMult_RoundModule'.
Generating RTLIL representation for module `\FPAddSub'.
Generating RTLIL representation for module `\FPAddSub_PrealignModule'.
Generating RTLIL representation for module `\FPAddSub_AlignModule'.
Generating RTLIL representation for module `\FPAddSub_AlignShift1'.
Generating RTLIL representation for module `\FPAddSub_AlignShift2'.
Generating RTLIL representation for module `\FPAddSub_ExecutionModule'.
Generating RTLIL representation for module `\FPAddSub_NormalizeModule'.
Generating RTLIL representation for module `\FPAddSub_NormalizeShift1'.
Generating RTLIL representation for module `\FPAddSub_NormalizeShift2'.
Generating RTLIL representation for module `\FPAddSub_RoundModule'.
Generating RTLIL representation for module `\FPAddSub_ExceptionModule'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: FPAddSub_ExceptionModule
root of   0 design levels: FPAddSub_RoundModule
root of   0 design levels: FPAddSub_NormalizeShift2
root of   0 design levels: FPAddSub_NormalizeShift1
root of   0 design levels: FPAddSub_NormalizeModule
root of   0 design levels: FPAddSub_ExecutionModule
root of   0 design levels: FPAddSub_AlignShift2
root of   0 design levels: FPAddSub_AlignShift1
root of   0 design levels: FPAddSub_AlignModule
root of   0 design levels: FPAddSub_PrealignModule
root of   1 design levels: FPAddSub            
root of   0 design levels: FPMult_RoundModule  
root of   0 design levels: FPMult_NormalizeModule
root of   0 design levels: FPMult_ExecuteModule
root of   0 design levels: FPMult_PrepModule   
root of   1 design levels: FPMult_16           
root of   6 design levels: top                 
root of   0 design levels: td_fused_top_tdf3_writeOutputs_unaligned
root of   0 design levels: td_fused_top_tdf3_readInputs
root of   0 design levels: td_fused_top_tdf3_readFilters30
root of   0 design levels: td_fused_top_tdf3_get_next_ijk
root of   4 design levels: td_fused_top_tdf3_dot_product
root of   4 design levels: td_fused_top_tdf3_accum_2
root of   4 design levels: td_fused_top_tdf3_accum_1
root of   3 design levels: td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1
root of   2 design levels: td_fused_top_ap_hmul_0_max_dsp_16
root of   3 design levels: td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1
root of   2 design levels: td_fused_top_ap_hadd_0_full_dsp_16
root of   1 design levels: td_fused_top_fifo_w6_d6_S
root of   0 design levels: td_fused_top_fifo_w6_d6_S_shiftReg
root of   1 design levels: td_fused_top_fifo_w4_d2_S_x
root of   0 design levels: td_fused_top_fifo_w4_d2_S_x_shiftReg
root of   1 design levels: td_fused_top_fifo_w16_d2_S_x0
root of   0 design levels: td_fused_top_fifo_w16_d2_S_x0_shiftReg
root of   1 design levels: td_fused_top_fifo_w12_d6_S
root of   0 design levels: td_fused_top_fifo_w12_d6_S_shiftReg
root of   2 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0
root of   1 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0_memcore
root of   5 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP49028
root of   2 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0
root of   1 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0_memcore
root of   2 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0
root of   1 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0_memcore
root of   2 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0
root of   1 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0_memcore
root of   0 design levels: td_fused_top_Block_entry_proc_proc505
root of   0 design levels: dpram               
Automatically selected top as design top module.

2.2. Analyzing design hierarchy..
Top module:  \top
Used module:     \td_fused_top_dataflow_in_loop_TOP_LOOP49028
Used module:         \td_fused_top_fifo_w16_d2_S_x0
Used module:             \td_fused_top_fifo_w16_d2_S_x0_shiftReg
Used module:         \td_fused_top_fifo_w12_d6_S
Used module:             \td_fused_top_fifo_w12_d6_S_shiftReg
Used module:         \td_fused_top_fifo_w6_d6_S
Used module:             \td_fused_top_fifo_w6_d6_S_shiftReg
Used module:         \td_fused_top_fifo_w4_d2_S_x
Used module:             \td_fused_top_fifo_w4_d2_S_x_shiftReg
Used module:         \td_fused_top_tdf3_writeOutputs_unaligned
Used module:         \td_fused_top_Block_entry_proc_proc505
Used module:         \td_fused_top_tdf3_accum_2
Used module:             \td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1
Used module:                 \td_fused_top_ap_hadd_0_full_dsp_16
Used module:                     \FPAddSub
Used module:                         \FPAddSub_ExceptionModule
Used module:                         \FPAddSub_RoundModule
Used module:                         \FPAddSub_NormalizeShift2
Used module:                         \FPAddSub_NormalizeShift1
Used module:                         \FPAddSub_NormalizeModule
Used module:                         \FPAddSub_ExecutionModule
Used module:                         \FPAddSub_AlignShift2
Used module:                         \FPAddSub_AlignShift1
Used module:                         \FPAddSub_AlignModule
Used module:                         \FPAddSub_PrealignModule
Used module:         \td_fused_top_tdf3_accum_1
Used module:         \td_fused_top_tdf3_dot_product
Used module:             \td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1
Used module:                 \td_fused_top_ap_hmul_0_max_dsp_16
Used module:                     \FPMult_16
Used module:                         \FPMult_RoundModule
Used module:                         \FPMult_NormalizeModule
Used module:                         \FPMult_ExecuteModule
Used module:                         \FPMult_PrepModule
Used module:         \td_fused_top_tdf3_readFilters30
Used module:         \td_fused_top_tdf3_readInputs
Used module:         \td_fused_top_tdf3_get_next_ijk
Used module:         \td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0_memcore
Used module:                 \dpram
Used module:         \td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0_memcore
Used module:         \td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0_memcore
Used module:         \td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0_memcore
Parameter \AWIDTH = 3
Parameter \NUM_WORDS = 8
Parameter \DWIDTH = 16

2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\dpram'.
Parameter \AWIDTH = 3
Parameter \NUM_WORDS = 8
Parameter \DWIDTH = 16
Generating RTLIL representation for module `$paramod$06d1378780a49be520a2b3a2c4922119883641e2\dpram'.
Parameter \AWIDTH = 5
Parameter \NUM_WORDS = 32
Parameter \DWIDTH = 16

2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\dpram'.
Parameter \AWIDTH = 5
Parameter \NUM_WORDS = 32
Parameter \DWIDTH = 16
Generating RTLIL representation for module `$paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram'.
Parameter \AWIDTH = 5
Parameter \NUM_WORDS = 32
Parameter \DWIDTH = 16
Found cached RTLIL representation for module `$paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram'.
Parameter \DataWidth = 16
Parameter \AddressRange = 8
Parameter \AddressWidth = 3

2.5. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 8
Parameter \AddressWidth = 3
Generating RTLIL representation for module `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 32
Parameter \AddressWidth = 5

2.6. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 32
Parameter \AddressWidth = 5
Generating RTLIL representation for module `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 32
Parameter \AddressWidth = 5

2.7. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 32
Parameter \AddressWidth = 5
Generating RTLIL representation for module `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 32
Parameter \AddressWidth = 5

2.8. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 32
Parameter \AddressWidth = 5
Generating RTLIL representation for module `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0'.
Parameter \ID = 1
Parameter \NUM_STAGE = 2
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16

2.9. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 2
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Generating RTLIL representation for module `$paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 2
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16

2.10. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 2
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Generating RTLIL representation for module `$paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 2
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 2
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1'.
Parameter \AWIDTH = 6
Parameter \NUM_WORDS = 64
Parameter \DWIDTH = 16

2.11. Executing AST frontend in derive mode using pre-parsed AST for module `\dpram'.
Parameter \AWIDTH = 6
Parameter \NUM_WORDS = 64
Parameter \DWIDTH = 16
Generating RTLIL representation for module `$paramod$d469e4afe47aade94905ad9cf27ab37f760587d2\dpram'.

2.12. Analyzing design hierarchy..
Top module:  \top
Used module:     \td_fused_top_dataflow_in_loop_TOP_LOOP49028
Used module:         \td_fused_top_fifo_w16_d2_S_x0
Used module:             \td_fused_top_fifo_w16_d2_S_x0_shiftReg
Used module:         \td_fused_top_fifo_w12_d6_S
Used module:             \td_fused_top_fifo_w12_d6_S_shiftReg
Used module:         \td_fused_top_fifo_w6_d6_S
Used module:             \td_fused_top_fifo_w6_d6_S_shiftReg
Used module:         \td_fused_top_fifo_w4_d2_S_x
Used module:             \td_fused_top_fifo_w4_d2_S_x_shiftReg
Used module:         \td_fused_top_tdf3_writeOutputs_unaligned
Used module:         \td_fused_top_Block_entry_proc_proc505
Used module:         \td_fused_top_tdf3_accum_2
Used module:             $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1
Used module:                 \td_fused_top_ap_hadd_0_full_dsp_16
Used module:                     \FPAddSub
Used module:                         \FPAddSub_ExceptionModule
Used module:                         \FPAddSub_RoundModule
Used module:                         \FPAddSub_NormalizeShift2
Used module:                         \FPAddSub_NormalizeShift1
Used module:                         \FPAddSub_NormalizeModule
Used module:                         \FPAddSub_ExecutionModule
Used module:                         \FPAddSub_AlignShift2
Used module:                         \FPAddSub_AlignShift1
Used module:                         \FPAddSub_AlignModule
Used module:                         \FPAddSub_PrealignModule
Used module:         \td_fused_top_tdf3_accum_1
Used module:         \td_fused_top_tdf3_dot_product
Used module:             $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1
Used module:                 \td_fused_top_ap_hmul_0_max_dsp_16
Used module:                     \FPMult_16
Used module:                         \FPMult_RoundModule
Used module:                         \FPMult_NormalizeModule
Used module:                         \FPMult_ExecuteModule
Used module:                         \FPMult_PrepModule
Used module:         \td_fused_top_tdf3_readFilters30
Used module:         \td_fused_top_tdf3_readInputs
Used module:         \td_fused_top_tdf3_get_next_ijk
Used module:         $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0_memcore
Used module:                 $paramod$06d1378780a49be520a2b3a2c4922119883641e2\dpram
Used module:         $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0_memcore
Used module:                 $paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram
Used module:         $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0_memcore
Used module:                 $paramod$d469e4afe47aade94905ad9cf27ab37f760587d2\dpram
Used module:         $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0_memcore

2.13. Analyzing design hierarchy..
Top module:  \top
Used module:     \td_fused_top_dataflow_in_loop_TOP_LOOP49028
Used module:         \td_fused_top_fifo_w16_d2_S_x0
Used module:             \td_fused_top_fifo_w16_d2_S_x0_shiftReg
Used module:         \td_fused_top_fifo_w12_d6_S
Used module:             \td_fused_top_fifo_w12_d6_S_shiftReg
Used module:         \td_fused_top_fifo_w6_d6_S
Used module:             \td_fused_top_fifo_w6_d6_S_shiftReg
Used module:         \td_fused_top_fifo_w4_d2_S_x
Used module:             \td_fused_top_fifo_w4_d2_S_x_shiftReg
Used module:         \td_fused_top_tdf3_writeOutputs_unaligned
Used module:         \td_fused_top_Block_entry_proc_proc505
Used module:         \td_fused_top_tdf3_accum_2
Used module:             $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1
Used module:                 \td_fused_top_ap_hadd_0_full_dsp_16
Used module:                     \FPAddSub
Used module:                         \FPAddSub_ExceptionModule
Used module:                         \FPAddSub_RoundModule
Used module:                         \FPAddSub_NormalizeShift2
Used module:                         \FPAddSub_NormalizeShift1
Used module:                         \FPAddSub_NormalizeModule
Used module:                         \FPAddSub_ExecutionModule
Used module:                         \FPAddSub_AlignShift2
Used module:                         \FPAddSub_AlignShift1
Used module:                         \FPAddSub_AlignModule
Used module:                         \FPAddSub_PrealignModule
Used module:         \td_fused_top_tdf3_accum_1
Used module:         \td_fused_top_tdf3_dot_product
Used module:             $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1
Used module:                 \td_fused_top_ap_hmul_0_max_dsp_16
Used module:                     \FPMult_16
Used module:                         \FPMult_RoundModule
Used module:                         \FPMult_NormalizeModule
Used module:                         \FPMult_ExecuteModule
Used module:                         \FPMult_PrepModule
Used module:         \td_fused_top_tdf3_readFilters30
Used module:         \td_fused_top_tdf3_readInputs
Used module:         \td_fused_top_tdf3_get_next_ijk
Used module:         $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0_memcore
Used module:                 $paramod$06d1378780a49be520a2b3a2c4922119883641e2\dpram
Used module:         $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0_memcore
Used module:                 $paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram
Used module:         $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0_memcore
Used module:                 $paramod$d469e4afe47aade94905ad9cf27ab37f760587d2\dpram
Used module:         $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0_memcore
Removing unused module `\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1'.
Removing unused module `\td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1'.
Removing unused module `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0'.
Removing unused module `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0'.
Removing unused module `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0'.
Removing unused module `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0'.
Removing unused module `\dpram'.
Removed 7 unused modules.
Mapping positional arguments of cell FPAddSub.Exceptionmodule (FPAddSub_ExceptionModule).
Mapping positional arguments of cell FPAddSub.RoundModule (FPAddSub_RoundModule).
Mapping positional arguments of cell FPAddSub.NormalizeShift2 (FPAddSub_NormalizeShift2).
Mapping positional arguments of cell FPAddSub.NormalizeShift1 (FPAddSub_NormalizeShift1).
Mapping positional arguments of cell FPAddSub.NormalizeModule (FPAddSub_NormalizeModule).
Mapping positional arguments of cell FPAddSub.ExecutionModule (FPAddSub_ExecutionModule).
Mapping positional arguments of cell FPAddSub.AlignShift2 (FPAddSub_AlignShift2).
Mapping positional arguments of cell FPAddSub.AlignShift1 (FPAddSub_AlignShift1).
Mapping positional arguments of cell FPAddSub.AlignModule (FPAddSub_AlignModule).
Mapping positional arguments of cell FPAddSub.PrealignModule (FPAddSub_PrealignModule).
Mapping positional arguments of cell FPMult_16.RoundModule (FPMult_RoundModule).
Mapping positional arguments of cell FPMult_16.NormalizeModule (FPMult_NormalizeModule).
Mapping positional arguments of cell FPMult_16.ExecuteModule (FPMult_ExecuteModule).
Mapping positional arguments of cell FPMult_16.PrepModule (FPMult_PrepModule).

Warnings: 20 unique messages, 20 total
End of script. Logfile hash: 0c2df0a086, CPU: user 0.49s system 0.01s, MEM: 53.11 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 89% 2x read_verilog (0 sec), 10% 1x hierarchy (0 sec)
