Analysis & Synthesis report for Lab2
Wed Feb 09 12:46:27 2022
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |DE2_115|top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|next_state
 11. State Machine - |DE2_115|top_level:Inst_top_level|i2c_user_logic:Inst_i2c_user_logic|next_state
 12. State Machine - |DE2_115|top_level:Inst_top_level|i2c_user_logic:Inst_i2c_user_logic|i2c_master:Inst_i2c_master|state
 13. State Machine - |DE2_115|top_level:Inst_top_level|system_controller:Inst_system_controller|next_state
 14. State Machine - |DE2_115|top_level:Inst_top_level|LCD_User_Logic:Inst_LCD_User_Logic|state
 15. State Machine - |DE2_115|top_level:Inst_top_level|LCD_User_Logic:Inst_LCD_User_Logic|LCD_Transmitter:Inst_LCD_Transmitter|state
 16. Registers Removed During Synthesis
 17. Removed Registers Triggering Further Register Optimizations
 18. General Register Statistics
 19. Inverted Register Statistics
 20. Multiplexer Restructuring Statistics (Restructuring Performed)
 21. Source assignments for top_level:Inst_top_level|ROM1Port:Inst_ROM1_Port|altsyncram:altsyncram_component|altsyncram_u291:auto_generated
 22. Parameter Settings for User Entity Instance: top_level:Inst_top_level|i2c_user_logic:Inst_i2c_user_logic|i2c_master:Inst_i2c_master
 23. Parameter Settings for User Entity Instance: top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller
 24. Parameter Settings for User Entity Instance: top_level:Inst_top_level|address_counter:Inst_Address_Counter
 25. Parameter Settings for User Entity Instance: top_level:Inst_top_level|ROM1Port:Inst_ROM1_Port|altsyncram:altsyncram_component
 26. Parameter Settings for User Entity Instance: top_level:Inst_top_level|btn_debounce_toggle:Inst_BTN_Debounce_reset
 27. Parameter Settings for User Entity Instance: top_level:Inst_top_level|btn_debounce_toggle:Inst_BTN_Debounce_pause
 28. Parameter Settings for User Entity Instance: top_level:Inst_top_level|btn_debounce_toggle:Inst_BTN_Debounce_speed
 29. Parameter Settings for User Entity Instance: top_level:Inst_top_level|btn_debounce_toggle:Inst_BTN_Debounce_pwm
 30. altsyncram Parameter Settings by Entity Instance
 31. Port Connectivity Checks: "top_level:Inst_top_level|btn_debounce_toggle:Inst_BTN_Debounce_pwm"
 32. Port Connectivity Checks: "top_level:Inst_top_level|btn_debounce_toggle:Inst_BTN_Debounce_speed"
 33. Port Connectivity Checks: "top_level:Inst_top_level|btn_debounce_toggle:Inst_BTN_Debounce_pause"
 34. Port Connectivity Checks: "top_level:Inst_top_level|btn_debounce_toggle:Inst_BTN_Debounce_reset"
 35. Port Connectivity Checks: "top_level:Inst_top_level|address_counter:Inst_Address_Counter"
 36. Port Connectivity Checks: "top_level:Inst_top_level|i2c_user_logic:Inst_i2c_user_logic|i2c_master:Inst_i2c_master"
 37. Port Connectivity Checks: "top_level:Inst_top_level|PWM:Inst_PWM"
 38. Elapsed Time Per Partition
 39. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                          ;
+------------------------------------+--------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Feb 09 12:46:27 2022            ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; Lab2                                             ;
; Top-level Entity Name              ; DE2_115                                          ;
; Family                             ; Cyclone IV E                                     ;
; Total logic elements               ; 733                                              ;
;     Total combinational functions  ; 703                                              ;
;     Dedicated logic registers      ; 362                                              ;
; Total registers                    ; 362                                              ;
; Total pins                         ; 95                                               ;
; Total virtual pins                 ; 0                                                ;
; Total memory bits                  ; 4,096                                            ;
; Embedded Multiplier 9-bit elements ; 0                                                ;
; Total PLLs                         ; 0                                                ;
+------------------------------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; DE2_115            ; Lab2               ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ; < 0.1%      ;
;     Processors 9-16        ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                          ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                            ; Library ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+---------+
; btn_debounce_toggle.vhd          ; yes             ; User VHDL File                         ; C:/Users/jones/Desktop/EE316-Lab2/Lab2/btn_debounce_toggle.vhd          ;         ;
; PWM.vhd                          ; yes             ; User VHDL File                         ; C:/Users/jones/Desktop/EE316-Lab2/Lab2/PWM.vhd                          ;         ;
; HEX_to_ASCII.vhd                 ; yes             ; User VHDL File                         ; C:/Users/jones/Desktop/EE316-Lab2/Lab2/HEX_to_ASCII.vhd                 ;         ;
; system_controller.vhd            ; yes             ; User VHDL File                         ; C:/Users/jones/Desktop/EE316-Lab2/Lab2/system_controller.vhd            ;         ;
; i2c_master_2.1.vhd               ; yes             ; User VHDL File                         ; C:/Users/jones/Desktop/EE316-Lab2/Lab2/i2c_master_2.1.vhd               ;         ;
; SRAM_Controller.vhd              ; yes             ; User VHDL File                         ; C:/Users/jones/Desktop/EE316-Lab2/Lab2/SRAM_Controller.vhd              ;         ;
; ROM1Port.vhd                     ; yes             ; User Wizard-Generated File             ; C:/Users/jones/Desktop/EE316-Lab2/Lab2/ROM1Port.vhd                     ;         ;
; reset_delay.vhd                  ; yes             ; User VHDL File                         ; C:/Users/jones/Desktop/EE316-Lab2/Lab2/reset_delay.vhd                  ;         ;
; LCD_User_Logic.vhd               ; yes             ; User VHDL File                         ; C:/Users/jones/Desktop/EE316-Lab2/Lab2/LCD_User_Logic.vhd               ;         ;
; LCD_Transmitter.vhd              ; yes             ; User VHDL File                         ; C:/Users/jones/Desktop/EE316-Lab2/Lab2/LCD_Transmitter.vhd              ;         ;
; DE2_115.vhd                      ; yes             ; User VHDL File                         ; C:/Users/jones/Desktop/EE316-Lab2/Lab2/DE2_115.vhd                      ;         ;
; top_level.vhd                    ; yes             ; User VHDL File                         ; C:/Users/jones/Desktop/EE316-Lab2/Lab2/top_level.vhd                    ;         ;
; address_counter.vhd              ; yes             ; User VHDL File                         ; C:/Users/jones/Desktop/EE316-Lab2/Lab2/address_counter.vhd              ;         ;
; i2c_user_logic.vhd               ; yes             ; User VHDL File                         ; C:/Users/jones/Desktop/EE316-Lab2/Lab2/i2c_user_logic.vhd               ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_u291.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/jones/Desktop/EE316-Lab2/Lab2/db/altsyncram_u291.tdf           ;         ;
; sine.mif                         ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/jones/Desktop/EE316-Lab2/Lab2/sine.mif                         ;         ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 733            ;
;                                             ;                ;
; Total combinational functions               ; 703            ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 271            ;
;     -- 3 input functions                    ; 145            ;
;     -- <=2 input functions                  ; 287            ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 509            ;
;     -- arithmetic mode                      ; 194            ;
;                                             ;                ;
; Total registers                             ; 362            ;
;     -- Dedicated logic registers            ; 362            ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 95             ;
; Total memory bits                           ; 4096           ;
; Embedded Multiplier 9-bit elements          ; 0              ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 378            ;
; Total fan-out                               ; 3501           ;
; Average fan-out                             ; 2.63           ;
+---------------------------------------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                          ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                      ; Library Name ;
+-----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------+--------------+
; |DE2_115                                            ; 703 (0)           ; 362 (0)      ; 4096        ; 0            ; 0       ; 0         ; 95   ; 0            ; |DE2_115                                                                                                                 ; work         ;
;    |top_level:Inst_top_level|                       ; 703 (26)          ; 362 (0)      ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|top_level:Inst_top_level                                                                                        ; work         ;
;       |HEX_to_ASCII:Inst_HEX_to_ASCII_0|            ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|top_level:Inst_top_level|HEX_to_ASCII:Inst_HEX_to_ASCII_0                                                       ; work         ;
;       |HEX_to_ASCII:Inst_HEX_to_ASCII_1|            ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|top_level:Inst_top_level|HEX_to_ASCII:Inst_HEX_to_ASCII_1                                                       ; work         ;
;       |HEX_to_ASCII:Inst_HEX_to_ASCII_2|            ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|top_level:Inst_top_level|HEX_to_ASCII:Inst_HEX_to_ASCII_2                                                       ; work         ;
;       |HEX_to_ASCII:Inst_HEX_to_ASCII_3|            ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|top_level:Inst_top_level|HEX_to_ASCII:Inst_HEX_to_ASCII_3                                                       ; work         ;
;       |HEX_to_ASCII:Inst_HEX_to_ASCII_4|            ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|top_level:Inst_top_level|HEX_to_ASCII:Inst_HEX_to_ASCII_4                                                       ; work         ;
;       |HEX_to_ASCII:Inst_HEX_to_ASCII_5|            ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|top_level:Inst_top_level|HEX_to_ASCII:Inst_HEX_to_ASCII_5                                                       ; work         ;
;       |LCD_User_Logic:Inst_LCD_User_Logic|          ; 306 (272)         ; 82 (59)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|top_level:Inst_top_level|LCD_User_Logic:Inst_LCD_User_Logic                                                     ; work         ;
;          |LCD_Transmitter:Inst_LCD_Transmitter|     ; 34 (34)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|top_level:Inst_top_level|LCD_User_Logic:Inst_LCD_User_Logic|LCD_Transmitter:Inst_LCD_Transmitter                ; work         ;
;       |PWM:Inst_PWM|                                ; 16 (16)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|top_level:Inst_top_level|PWM:Inst_PWM                                                                           ; work         ;
;       |ROM1Port:Inst_ROM1_Port|                     ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|top_level:Inst_top_level|ROM1Port:Inst_ROM1_Port                                                                ; work         ;
;          |altsyncram:altsyncram_component|          ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|top_level:Inst_top_level|ROM1Port:Inst_ROM1_Port|altsyncram:altsyncram_component                                ; work         ;
;             |altsyncram_u291:auto_generated|        ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|top_level:Inst_top_level|ROM1Port:Inst_ROM1_Port|altsyncram:altsyncram_component|altsyncram_u291:auto_generated ; work         ;
;       |Reset_Delay:Inst_Reset_Delay|                ; 27 (27)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|top_level:Inst_top_level|Reset_Delay:Inst_Reset_Delay                                                           ; work         ;
;       |SRAM_Controller:Inst_SRAM_Controller|        ; 32 (32)           ; 67 (67)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller                                                   ; work         ;
;       |btn_debounce_toggle:Inst_BTN_Debounce_pause| ; 25 (25)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|top_level:Inst_top_level|btn_debounce_toggle:Inst_BTN_Debounce_pause                                            ; work         ;
;       |btn_debounce_toggle:Inst_BTN_Debounce_pwm|   ; 25 (25)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|top_level:Inst_top_level|btn_debounce_toggle:Inst_BTN_Debounce_pwm                                              ; work         ;
;       |btn_debounce_toggle:Inst_BTN_Debounce_reset| ; 23 (23)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|top_level:Inst_top_level|btn_debounce_toggle:Inst_BTN_Debounce_reset                                            ; work         ;
;       |btn_debounce_toggle:Inst_BTN_Debounce_speed| ; 25 (25)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|top_level:Inst_top_level|btn_debounce_toggle:Inst_BTN_Debounce_speed                                            ; work         ;
;       |i2c_user_logic:Inst_i2c_user_logic|          ; 30 (0)            ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|top_level:Inst_top_level|i2c_user_logic:Inst_i2c_user_logic                                                     ; work         ;
;          |i2c_master:Inst_i2c_master|               ; 30 (30)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|top_level:Inst_top_level|i2c_user_logic:Inst_i2c_user_logic|i2c_master:Inst_i2c_master                          ; work         ;
;       |system_controller:Inst_system_controller|    ; 141 (141)         ; 94 (94)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|top_level:Inst_top_level|system_controller:Inst_system_controller                                               ; work         ;
+-----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+----------+
; Name                                                                                                                       ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF      ;
+----------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+----------+
; top_level:Inst_top_level|ROM1Port:Inst_ROM1_Port|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 256          ; 16           ; --           ; --           ; 4096 ; sine.mif ;
+----------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                           ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------+-----------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                           ; IP Include File                                     ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------+-----------------------------------------------------+
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |DE2_115|top_level:Inst_top_level|ROM1Port:Inst_ROM1_Port ; C:/Users/jones/Desktop/EE316-Lab2/Lab2/ROM1Port.vhd ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------+-----------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_115|top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|next_state                                    ;
+-------------------+------------------+------------------+-------------------+-------------------+------------------+-----------------+
; Name              ; next_state.read2 ; next_state.read1 ; next_state.write2 ; next_state.write1 ; next_state.ready ; next_state.init ;
+-------------------+------------------+------------------+-------------------+-------------------+------------------+-----------------+
; next_state.init   ; 0                ; 0                ; 0                 ; 0                 ; 0                ; 0               ;
; next_state.ready  ; 0                ; 0                ; 0                 ; 0                 ; 1                ; 1               ;
; next_state.write1 ; 0                ; 0                ; 0                 ; 1                 ; 0                ; 1               ;
; next_state.write2 ; 0                ; 0                ; 1                 ; 0                 ; 0                ; 1               ;
; next_state.read1  ; 0                ; 1                ; 0                 ; 0                 ; 0                ; 1               ;
; next_state.read2  ; 1                ; 0                ; 0                 ; 0                 ; 0                ; 1               ;
+-------------------+------------------+------------------+-------------------+-------------------+------------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_115|top_level:Inst_top_level|i2c_user_logic:Inst_i2c_user_logic|next_state                                ;
+-----------------------+-------------------+----------------------+-----------------------+------------------+------------------+
; Name                  ; next_state.repeat ; next_state.busy_high ; next_state.data_valid ; next_state.ready ; next_state.start ;
+-----------------------+-------------------+----------------------+-----------------------+------------------+------------------+
; next_state.start      ; 0                 ; 0                    ; 0                     ; 0                ; 0                ;
; next_state.ready      ; 0                 ; 0                    ; 0                     ; 1                ; 1                ;
; next_state.data_valid ; 0                 ; 0                    ; 1                     ; 0                ; 1                ;
; next_state.busy_high  ; 0                 ; 1                    ; 0                     ; 0                ; 1                ;
; next_state.repeat     ; 1                 ; 0                    ; 0                     ; 0                ; 1                ;
+-----------------------+-------------------+----------------------+-----------------------+------------------+------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_115|top_level:Inst_top_level|i2c_user_logic:Inst_i2c_user_logic|i2c_master:Inst_i2c_master|state                            ;
+----------------+------------+----------------+----------------+----------+----------+----------------+---------------+-------------+-------------+
; Name           ; state.stop ; state.mstr_ack ; state.slv_ack2 ; state.rd ; state.wr ; state.slv_ack1 ; state.command ; state.start ; state.ready ;
+----------------+------------+----------------+----------------+----------+----------+----------------+---------------+-------------+-------------+
; state.ready    ; 0          ; 0              ; 0              ; 0        ; 0        ; 0              ; 0             ; 0           ; 0           ;
; state.start    ; 0          ; 0              ; 0              ; 0        ; 0        ; 0              ; 0             ; 1           ; 1           ;
; state.command  ; 0          ; 0              ; 0              ; 0        ; 0        ; 0              ; 1             ; 0           ; 1           ;
; state.slv_ack1 ; 0          ; 0              ; 0              ; 0        ; 0        ; 1              ; 0             ; 0           ; 1           ;
; state.wr       ; 0          ; 0              ; 0              ; 0        ; 1        ; 0              ; 0             ; 0           ; 1           ;
; state.rd       ; 0          ; 0              ; 0              ; 1        ; 0        ; 0              ; 0             ; 0           ; 1           ;
; state.slv_ack2 ; 0          ; 0              ; 1              ; 0        ; 0        ; 0              ; 0             ; 0           ; 1           ;
; state.mstr_ack ; 0          ; 1              ; 0              ; 0        ; 0        ; 0              ; 0             ; 0           ; 1           ;
; state.stop     ; 1          ; 0              ; 0              ; 0        ; 0        ; 0              ; 0             ; 0           ; 1           ;
+----------------+------------+----------------+----------------+----------+----------+----------------+---------------+-------------+-------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_115|top_level:Inst_top_level|system_controller:Inst_system_controller|next_state                                 ;
+--------------------+--------------------+-------------------+------------------+------------------+-----------------+-----------------+
; Name               ; next_state.pwm1000 ; next_state.pwm120 ; next_state.pwm60 ; next_state.pause ; next_state.test ; next_state.init ;
+--------------------+--------------------+-------------------+------------------+------------------+-----------------+-----------------+
; next_state.init    ; 0                  ; 0                 ; 0                ; 0                ; 0               ; 0               ;
; next_state.test    ; 0                  ; 0                 ; 0                ; 0                ; 1               ; 1               ;
; next_state.pause   ; 0                  ; 0                 ; 0                ; 1                ; 0               ; 1               ;
; next_state.pwm60   ; 0                  ; 0                 ; 1                ; 0                ; 0               ; 1               ;
; next_state.pwm120  ; 0                  ; 1                 ; 0                ; 0                ; 0               ; 1               ;
; next_state.pwm1000 ; 1                  ; 0                 ; 0                ; 0                ; 0               ; 1               ;
+--------------------+--------------------+-------------------+------------------+------------------+-----------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------+
; State Machine - |DE2_115|top_level:Inst_top_level|LCD_User_Logic:Inst_LCD_User_Logic|state       ;
+------------------+--------------+-----------------+------------------+-------------+-------------+
; Name             ; state.repeat ; state.busy_high ; state.data_valid ; state.ready ; state.start ;
+------------------+--------------+-----------------+------------------+-------------+-------------+
; state.start      ; 0            ; 0               ; 0                ; 0           ; 0           ;
; state.ready      ; 0            ; 0               ; 0                ; 1           ; 1           ;
; state.data_valid ; 0            ; 0               ; 1                ; 0           ; 1           ;
; state.busy_high  ; 0            ; 1               ; 0                ; 0           ; 1           ;
; state.repeat     ; 1            ; 0               ; 0                ; 0           ; 1           ;
+------------------+--------------+-----------------+------------------+-------------+-------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_115|top_level:Inst_top_level|LCD_User_Logic:Inst_LCD_User_Logic|LCD_Transmitter:Inst_LCD_Transmitter|state ;
+------------+-----------+------------+-------------------------------------------------------------------------------------------+
; Name       ; state.one ; state.zero ; state.idle                                                                                ;
+------------+-----------+------------+-------------------------------------------------------------------------------------------+
; state.idle ; 0         ; 0          ; 0                                                                                         ;
; state.zero ; 0         ; 1          ; 1                                                                                         ;
; state.one  ; 1         ; 0          ; 1                                                                                         ;
+------------+-----------+------------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+
; Register name                                                                                          ; Reason for Removal                                                                                            ;
+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+
; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|sram_ce_n                                ; Stuck at GND due to stuck port data_in                                                                        ;
; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|sram_lb_n                                ; Stuck at GND due to stuck port data_in                                                                        ;
; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|sram_ub_n                                ; Stuck at GND due to stuck port data_in                                                                        ;
; top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|sram_address_reg[8..19]                  ; Stuck at GND due to stuck port data_in                                                                        ;
; top_level:Inst_top_level|i2c_user_logic:Inst_i2c_user_logic|i2c_master:Inst_i2c_master|addr_rw[5..7]   ; Merged with top_level:Inst_top_level|i2c_user_logic:Inst_i2c_user_logic|i2c_master:Inst_i2c_master|addr_rw[1] ;
; top_level:Inst_top_level|i2c_user_logic:Inst_i2c_user_logic|i2c_master:Inst_i2c_master|addr_rw[2..4]   ; Merged with top_level:Inst_top_level|i2c_user_logic:Inst_i2c_user_logic|i2c_master:Inst_i2c_master|addr_rw[0] ;
; top_level:Inst_top_level|system_controller:Inst_system_controller|byte_end[3]                          ; Merged with top_level:Inst_top_level|system_controller:Inst_system_controller|byte_end[1]                     ;
; top_level:Inst_top_level|system_controller:Inst_system_controller|byte_start[3,6]                      ; Merged with top_level:Inst_top_level|system_controller:Inst_system_controller|byte_start[0]                   ;
; top_level:Inst_top_level|address_counter:Inst_Address_Counter|address_int[0..31]                       ; Stuck at GND due to stuck port data_in                                                                        ;
; top_level:Inst_top_level|i2c_user_logic:Inst_i2c_user_logic|i2c_master:Inst_i2c_master|data_tx[4,5]    ; Merged with top_level:Inst_top_level|i2c_user_logic:Inst_i2c_user_logic|i2c_master:Inst_i2c_master|data_tx[6] ;
; top_level:Inst_top_level|i2c_user_logic:Inst_i2c_user_logic|i2c_master:Inst_i2c_master|addr_rw[0]      ; Stuck at GND due to stuck port data_in                                                                        ;
; top_level:Inst_top_level|i2c_user_logic:Inst_i2c_user_logic|i2c_master:Inst_i2c_master|addr_rw[1]      ; Stuck at VCC due to stuck port data_in                                                                        ;
; top_level:Inst_top_level|system_controller:Inst_system_controller|sampled                              ; Stuck at GND due to stuck port data_in                                                                        ;
; top_level:Inst_top_level|i2c_user_logic:Inst_i2c_user_logic|next_state.ready                           ; Stuck at GND due to stuck port data_in                                                                        ;
; top_level:Inst_top_level|i2c_user_logic:Inst_i2c_user_logic|next_state.start                           ; Lost fanout                                                                                                   ;
; top_level:Inst_top_level|i2c_user_logic:Inst_i2c_user_logic|next_state.data_valid                      ; Stuck at GND due to stuck port data_in                                                                        ;
; top_level:Inst_top_level|i2c_user_logic:Inst_i2c_user_logic|next_state.busy_high                       ; Stuck at GND due to stuck port data_in                                                                        ;
; top_level:Inst_top_level|i2c_user_logic:Inst_i2c_user_logic|next_state.repeat                          ; Stuck at GND due to stuck port data_in                                                                        ;
; top_level:Inst_top_level|i2c_user_logic:Inst_i2c_user_logic|i2c_enable                                 ; Stuck at GND due to stuck port data_in                                                                        ;
; top_level:Inst_top_level|i2c_user_logic:Inst_i2c_user_logic|i2c_master:Inst_i2c_master|state.start     ; Stuck at GND due to stuck port data_in                                                                        ;
; top_level:Inst_top_level|i2c_user_logic:Inst_i2c_user_logic|byteSel[0..2]                              ; Stuck at GND due to stuck port data_in                                                                        ;
; top_level:Inst_top_level|i2c_user_logic:Inst_i2c_user_logic|i2c_master:Inst_i2c_master|data_tx[6]      ; Stuck at GND due to stuck port data_in                                                                        ;
; top_level:Inst_top_level|i2c_user_logic:Inst_i2c_user_logic|i2c_master:Inst_i2c_master|data_tx[0..3,7] ; Stuck at GND due to stuck port clock_enable                                                                   ;
; top_level:Inst_top_level|i2c_user_logic:Inst_i2c_user_logic|byteSel[3]                                 ; Lost fanout                                                                                                   ;
; top_level:Inst_top_level|i2c_user_logic:Inst_i2c_user_logic|i2c_master:Inst_i2c_master|busy            ; Lost fanout                                                                                                   ;
; top_level:Inst_top_level|i2c_user_logic:Inst_i2c_user_logic|first                                      ; Lost fanout                                                                                                   ;
; top_level:Inst_top_level|i2c_user_logic:Inst_i2c_user_logic|i2c_master:Inst_i2c_master|scl_ena         ; Stuck at GND due to stuck port data_in                                                                        ;
; top_level:Inst_top_level|i2c_user_logic:Inst_i2c_user_logic|i2c_master:Inst_i2c_master|scl_clk         ; Lost fanout                                                                                                   ;
; top_level:Inst_top_level|i2c_user_logic:Inst_i2c_user_logic|i2c_master:Inst_i2c_master|state.rd        ; Stuck at GND due to stuck port data_in                                                                        ;
; top_level:Inst_top_level|i2c_user_logic:Inst_i2c_user_logic|i2c_master:Inst_i2c_master|state.command   ; Stuck at GND due to stuck port data_in                                                                        ;
; top_level:Inst_top_level|i2c_user_logic:Inst_i2c_user_logic|i2c_master:Inst_i2c_master|state.mstr_ack  ; Stuck at GND due to stuck port data_in                                                                        ;
; top_level:Inst_top_level|i2c_user_logic:Inst_i2c_user_logic|i2c_master:Inst_i2c_master|state.slv_ack1  ; Stuck at GND due to stuck port data_in                                                                        ;
; top_level:Inst_top_level|i2c_user_logic:Inst_i2c_user_logic|i2c_master:Inst_i2c_master|state.wr        ; Stuck at GND due to stuck port data_in                                                                        ;
; top_level:Inst_top_level|i2c_user_logic:Inst_i2c_user_logic|i2c_master:Inst_i2c_master|bit_cnt[0..2]   ; Stuck at GND due to stuck port clock_enable                                                                   ;
; top_level:Inst_top_level|i2c_user_logic:Inst_i2c_user_logic|i2c_master:Inst_i2c_master|state.slv_ack2  ; Stuck at GND due to stuck port data_in                                                                        ;
; top_level:Inst_top_level|i2c_user_logic:Inst_i2c_user_logic|i2c_master:Inst_i2c_master|state.stop      ; Stuck at GND due to stuck port data_in                                                                        ;
; top_level:Inst_top_level|i2c_user_logic:Inst_i2c_user_logic|i2c_master:Inst_i2c_master|state.ready     ; Stuck at GND due to stuck port data_in                                                                        ;
; Total Number of Removed Registers = 93                                                                 ;                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                    ;
+------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------+
; Register name                                                                                        ; Reason for Removal             ; Registers Removed due to This Register                                                                 ;
+------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------+
; top_level:Inst_top_level|i2c_user_logic:Inst_i2c_user_logic|next_state.ready                         ; Stuck at GND                   ; top_level:Inst_top_level|i2c_user_logic:Inst_i2c_user_logic|next_state.start,                          ;
;                                                                                                      ; due to stuck port data_in      ; top_level:Inst_top_level|i2c_user_logic:Inst_i2c_user_logic|i2c_enable,                                ;
;                                                                                                      ;                                ; top_level:Inst_top_level|i2c_user_logic:Inst_i2c_user_logic|i2c_master:Inst_i2c_master|state.start,    ;
;                                                                                                      ;                                ; top_level:Inst_top_level|i2c_user_logic:Inst_i2c_user_logic|i2c_master:Inst_i2c_master|data_tx[3],     ;
;                                                                                                      ;                                ; top_level:Inst_top_level|i2c_user_logic:Inst_i2c_user_logic|i2c_master:Inst_i2c_master|data_tx[2],     ;
;                                                                                                      ;                                ; top_level:Inst_top_level|i2c_user_logic:Inst_i2c_user_logic|i2c_master:Inst_i2c_master|data_tx[7],     ;
;                                                                                                      ;                                ; top_level:Inst_top_level|i2c_user_logic:Inst_i2c_user_logic|i2c_master:Inst_i2c_master|data_tx[1],     ;
;                                                                                                      ;                                ; top_level:Inst_top_level|i2c_user_logic:Inst_i2c_user_logic|i2c_master:Inst_i2c_master|data_tx[0],     ;
;                                                                                                      ;                                ; top_level:Inst_top_level|i2c_user_logic:Inst_i2c_user_logic|i2c_master:Inst_i2c_master|busy,           ;
;                                                                                                      ;                                ; top_level:Inst_top_level|i2c_user_logic:Inst_i2c_user_logic|i2c_master:Inst_i2c_master|scl_ena,        ;
;                                                                                                      ;                                ; top_level:Inst_top_level|i2c_user_logic:Inst_i2c_user_logic|i2c_master:Inst_i2c_master|scl_clk,        ;
;                                                                                                      ;                                ; top_level:Inst_top_level|i2c_user_logic:Inst_i2c_user_logic|i2c_master:Inst_i2c_master|state.rd,       ;
;                                                                                                      ;                                ; top_level:Inst_top_level|i2c_user_logic:Inst_i2c_user_logic|i2c_master:Inst_i2c_master|state.mstr_ack, ;
;                                                                                                      ;                                ; top_level:Inst_top_level|i2c_user_logic:Inst_i2c_user_logic|i2c_master:Inst_i2c_master|state.stop,     ;
;                                                                                                      ;                                ; top_level:Inst_top_level|i2c_user_logic:Inst_i2c_user_logic|i2c_master:Inst_i2c_master|state.ready     ;
; top_level:Inst_top_level|i2c_user_logic:Inst_i2c_user_logic|byteSel[1]                               ; Stuck at GND                   ; top_level:Inst_top_level|i2c_user_logic:Inst_i2c_user_logic|i2c_master:Inst_i2c_master|data_tx[6],     ;
;                                                                                                      ; due to stuck port data_in      ; top_level:Inst_top_level|i2c_user_logic:Inst_i2c_user_logic|first                                      ;
; top_level:Inst_top_level|address_counter:Inst_Address_Counter|address_int[24]                        ; Stuck at GND                   ; top_level:Inst_top_level|i2c_user_logic:Inst_i2c_user_logic|byteSel[3]                                 ;
;                                                                                                      ; due to stuck port data_in      ;                                                                                                        ;
; top_level:Inst_top_level|i2c_user_logic:Inst_i2c_user_logic|i2c_master:Inst_i2c_master|state.command ; Stuck at GND                   ; top_level:Inst_top_level|i2c_user_logic:Inst_i2c_user_logic|i2c_master:Inst_i2c_master|state.slv_ack1  ;
;                                                                                                      ; due to stuck port data_in      ;                                                                                                        ;
; top_level:Inst_top_level|i2c_user_logic:Inst_i2c_user_logic|i2c_master:Inst_i2c_master|state.wr      ; Stuck at GND                   ; top_level:Inst_top_level|i2c_user_logic:Inst_i2c_user_logic|i2c_master:Inst_i2c_master|state.slv_ack2  ;
;                                                                                                      ; due to stuck port data_in      ;                                                                                                        ;
; top_level:Inst_top_level|i2c_user_logic:Inst_i2c_user_logic|i2c_master:Inst_i2c_master|bit_cnt[1]    ; Stuck at GND                   ; top_level:Inst_top_level|i2c_user_logic:Inst_i2c_user_logic|i2c_master:Inst_i2c_master|bit_cnt[2]      ;
;                                                                                                      ; due to stuck port clock_enable ;                                                                                                        ;
+------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 362   ;
; Number of registers using Synchronous Clear  ; 110   ;
; Number of registers using Synchronous Load   ; 16    ;
; Number of registers using Asynchronous Clear ; 29    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 182   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                             ;
+------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                              ; Fan out ;
+------------------------------------------------------------------------------------------------+---------+
; top_level:Inst_top_level|LCD_User_Logic:Inst_LCD_User_Logic|count[19]                          ; 2       ;
; top_level:Inst_top_level|LCD_User_Logic:Inst_LCD_User_Logic|count[18]                          ; 2       ;
; top_level:Inst_top_level|LCD_User_Logic:Inst_LCD_User_Logic|count[17]                          ; 2       ;
; top_level:Inst_top_level|LCD_User_Logic:Inst_LCD_User_Logic|count[16]                          ; 2       ;
; top_level:Inst_top_level|LCD_User_Logic:Inst_LCD_User_Logic|count[15]                          ; 2       ;
; top_level:Inst_top_level|LCD_User_Logic:Inst_LCD_User_Logic|count[14]                          ; 2       ;
; top_level:Inst_top_level|LCD_User_Logic:Inst_LCD_User_Logic|count[13]                          ; 2       ;
; top_level:Inst_top_level|LCD_User_Logic:Inst_LCD_User_Logic|count[12]                          ; 2       ;
; top_level:Inst_top_level|LCD_User_Logic:Inst_LCD_User_Logic|count[11]                          ; 2       ;
; top_level:Inst_top_level|LCD_User_Logic:Inst_LCD_User_Logic|count[10]                          ; 2       ;
; top_level:Inst_top_level|LCD_User_Logic:Inst_LCD_User_Logic|count[9]                           ; 2       ;
; top_level:Inst_top_level|LCD_User_Logic:Inst_LCD_User_Logic|count[8]                           ; 2       ;
; top_level:Inst_top_level|LCD_User_Logic:Inst_LCD_User_Logic|count[7]                           ; 2       ;
; top_level:Inst_top_level|LCD_User_Logic:Inst_LCD_User_Logic|count[6]                           ; 2       ;
; top_level:Inst_top_level|LCD_User_Logic:Inst_LCD_User_Logic|count[5]                           ; 2       ;
; top_level:Inst_top_level|LCD_User_Logic:Inst_LCD_User_Logic|count[4]                           ; 2       ;
; top_level:Inst_top_level|LCD_User_Logic:Inst_LCD_User_Logic|count[3]                           ; 2       ;
; top_level:Inst_top_level|LCD_User_Logic:Inst_LCD_User_Logic|count[2]                           ; 2       ;
; top_level:Inst_top_level|LCD_User_Logic:Inst_LCD_User_Logic|count[1]                           ; 2       ;
; top_level:Inst_top_level|LCD_User_Logic:Inst_LCD_User_Logic|count[0]                           ; 2       ;
; top_level:Inst_top_level|i2c_user_logic:Inst_i2c_user_logic|i2c_master:Inst_i2c_master|sda_int ; 2       ;
; top_level:Inst_top_level|btn_debounce_toggle:Inst_BTN_Debounce_pause|btn_sync[0]               ; 2       ;
; top_level:Inst_top_level|btn_debounce_toggle:Inst_BTN_Debounce_pause|btn_sync[1]               ; 1       ;
; top_level:Inst_top_level|btn_debounce_toggle:Inst_BTN_Debounce_pwm|btn_sync[0]                 ; 2       ;
; top_level:Inst_top_level|btn_debounce_toggle:Inst_BTN_Debounce_pwm|btn_sync[1]                 ; 1       ;
; top_level:Inst_top_level|btn_debounce_toggle:Inst_BTN_Debounce_speed|btn_sync[0]               ; 2       ;
; top_level:Inst_top_level|btn_debounce_toggle:Inst_BTN_Debounce_speed|btn_sync[1]               ; 1       ;
; Total number of inverted registers = 27                                                        ;         ;
+------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE2_115|top_level:Inst_top_level|system_controller:Inst_system_controller|address_out[1]                  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 0 LEs                ; 12 LEs                 ; Yes        ; |DE2_115|top_level:Inst_top_level|i2c_user_logic:Inst_i2c_user_logic|i2c_master:Inst_i2c_master|data_tx[7] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE2_115|top_level:Inst_top_level|btn_debounce_toggle:Inst_BTN_Debounce_reset|btn_cntr[2]                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE2_115|top_level:Inst_top_level|btn_debounce_toggle:Inst_BTN_Debounce_pwm|btn_cntr[1]                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE2_115|top_level:Inst_top_level|btn_debounce_toggle:Inst_BTN_Debounce_pause|btn_cntr[15]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE2_115|top_level:Inst_top_level|btn_debounce_toggle:Inst_BTN_Debounce_speed|btn_cntr[15]                 ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE2_115|top_level:Inst_top_level|system_controller:Inst_system_controller|data_o[1]                       ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE2_115|top_level:Inst_top_level|LCD_User_Logic:Inst_LCD_User_Logic|byteSel[3]                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE2_115|top_level:Inst_top_level|i2c_user_logic:Inst_i2c_user_logic|byteSel[1]                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2_115|top_level:Inst_top_level|LCD_User_Logic:Inst_LCD_User_Logic|byteSel[2]                            ;
; 5:1                ; 9 bits    ; 27 LEs        ; 9 LEs                ; 18 LEs                 ; Yes        ; |DE2_115|top_level:Inst_top_level|system_controller:Inst_system_controller|ROM_cnt[8]                      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |DE2_115|top_level:Inst_top_level|LCD_User_Logic:Inst_LCD_User_Logic|count[25]                             ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |DE2_115|top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|cont_io_out[2]                      ;
; 110:1              ; 5 bits    ; 365 LEs       ; 300 LEs              ; 65 LEs                 ; Yes        ; |DE2_115|top_level:Inst_top_level|LCD_User_Logic:Inst_LCD_User_Logic|currentByte_wr[1]                     ;
; 9:1                ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |DE2_115|top_level:Inst_top_level|system_controller:Inst_system_controller|address_cnt[7]                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE2_115|top_level:Inst_top_level|i2c_user_logic:Inst_i2c_user_logic|i2c_master:Inst_i2c_master|bit_cnt[2] ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2_115|top_level:Inst_top_level|LCD_User_Logic:Inst_LCD_User_Logic|byte_end_int[4]                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE2_115|top_level:Inst_top_level|LCD_User_Logic:Inst_LCD_User_Logic|byte_end_int[1]                       ;
; 5:1                ; 20 bits   ; 60 LEs        ; 20 LEs               ; 40 LEs                 ; Yes        ; |DE2_115|top_level:Inst_top_level|LCD_User_Logic:Inst_LCD_User_Logic|count[18]                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_115|top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|next_state.read1                    ;
; 13:1               ; 4 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |DE2_115|top_level:Inst_top_level|i2c_user_logic:Inst_i2c_user_logic|Mux5                                  ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; No         ; |DE2_115|top_level:Inst_top_level|i2c_user_logic:Inst_i2c_user_logic|next_state                            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |DE2_115|top_level:Inst_top_level|i2c_user_logic:Inst_i2c_user_logic|next_state                            ;
; 9:1                ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; No         ; |DE2_115|top_level:Inst_top_level|LCD_User_Logic:Inst_LCD_User_Logic|state.busy_high                       ;
; 11:1               ; 2 bits    ; 14 LEs        ; 6 LEs                ; 8 LEs                  ; No         ; |DE2_115|top_level:Inst_top_level|LCD_User_Logic:Inst_LCD_User_Logic|state.repeat                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for top_level:Inst_top_level|ROM1Port:Inst_ROM1_Port|altsyncram:altsyncram_component|altsyncram_u291:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level:Inst_top_level|i2c_user_logic:Inst_i2c_user_logic|i2c_master:Inst_i2c_master ;
+----------------+-----------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                                                                   ;
+----------------+-----------+--------------------------------------------------------------------------------------------------------+
; input_clk      ; 100000000 ; Signed Integer                                                                                         ;
; bus_clk        ; 400000    ; Signed Integer                                                                                         ;
+----------------+-----------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller ;
+--------------------+-------+-------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------+
; io_width           ; 16    ; Signed Integer                                                                ;
; cont_address_width ; 8     ; Signed Integer                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level:Inst_top_level|address_counter:Inst_Address_Counter ;
+-----------------+----------+-------------------------------------------------------------------------------+
; Parameter Name  ; Value    ; Type                                                                          ;
+-----------------+----------+-------------------------------------------------------------------------------+
; full_amount     ; -1       ; Signed Integer                                                                ;
; operation_speed ; 12000    ; Signed Integer                                                                ;
; clk_speed       ; 50000000 ; Signed Integer                                                                ;
+-----------------+----------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level:Inst_top_level|ROM1Port:Inst_ROM1_Port|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                              ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                           ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                           ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                    ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                    ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                    ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WIDTH_B                            ; 1                    ; Untyped                                                           ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                           ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; INIT_FILE                          ; sine.mif             ; Untyped                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                           ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                           ;
; CBXI_PARAMETER                     ; altsyncram_u291      ; Untyped                                                           ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level:Inst_top_level|btn_debounce_toggle:Inst_BTN_Debounce_reset ;
+----------------+------------------+-------------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                          ;
+----------------+------------------+-------------------------------------------------------------------------------+
; cntr_max       ; 1111111111111111 ; Unsigned Binary                                                               ;
+----------------+------------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level:Inst_top_level|btn_debounce_toggle:Inst_BTN_Debounce_pause ;
+----------------+------------------+-------------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                          ;
+----------------+------------------+-------------------------------------------------------------------------------+
; cntr_max       ; 1111111111111111 ; Unsigned Binary                                                               ;
+----------------+------------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level:Inst_top_level|btn_debounce_toggle:Inst_BTN_Debounce_speed ;
+----------------+------------------+-------------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                          ;
+----------------+------------------+-------------------------------------------------------------------------------+
; cntr_max       ; 1111111111111111 ; Unsigned Binary                                                               ;
+----------------+------------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level:Inst_top_level|btn_debounce_toggle:Inst_BTN_Debounce_pwm ;
+----------------+------------------+-----------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                        ;
+----------------+------------------+-----------------------------------------------------------------------------+
; cntr_max       ; 1111111111111111 ; Unsigned Binary                                                             ;
+----------------+------------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                             ;
+-------------------------------------------+----------------------------------------------------------------------------------+
; Name                                      ; Value                                                                            ;
+-------------------------------------------+----------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                                ;
; Entity Instance                           ; top_level:Inst_top_level|ROM1Port:Inst_ROM1_Port|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                              ;
;     -- WIDTH_A                            ; 16                                                                               ;
;     -- NUMWORDS_A                         ; 256                                                                              ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                        ;
+-------------------------------------------+----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_level:Inst_top_level|btn_debounce_toggle:Inst_BTN_Debounce_pwm"                     ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; btn_o    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; toggle_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_level:Inst_top_level|btn_debounce_toggle:Inst_BTN_Debounce_speed"                   ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; btn_o    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; toggle_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_level:Inst_top_level|btn_debounce_toggle:Inst_BTN_Debounce_pause"                   ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; btn_o    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; toggle_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_level:Inst_top_level|btn_debounce_toggle:Inst_BTN_Debounce_reset"                   ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; pulse_o  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; toggle_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_level:Inst_top_level|address_counter:Inst_Address_Counter"                           ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; clk_en_op ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_level:Inst_top_level|i2c_user_logic:Inst_i2c_user_logic|i2c_master:Inst_i2c_master"   ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; addr[6..4] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; addr[3..1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; addr[0]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; rw         ; Input  ; Info     ; Stuck at GND                                                                        ;
; data_rd    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ack_error  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "top_level:Inst_top_level|PWM:Inst_PWM" ;
+--------+-------+----------+---------------------------------------+
; Port   ; Type  ; Severity ; Details                               ;
+--------+-------+----------+---------------------------------------+
; clk_en ; Input ; Info     ; Stuck at VCC                          ;
+--------+-------+----------+---------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Wed Feb 09 12:46:16 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab2 -c Lab2
Info (11104): Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead.
Info (12021): Found 2 design units, including 1 entities, in source file btn_debounce_toggle.vhd
    Info (12022): Found design unit 1: btn_debounce_toggle-Behavioral
    Info (12023): Found entity 1: btn_debounce_toggle
Info (12021): Found 2 design units, including 1 entities, in source file pwm.vhd
    Info (12022): Found design unit 1: PWM-Behavioral
    Info (12023): Found entity 1: PWM
Info (12021): Found 2 design units, including 1 entities, in source file hex_to_ascii.vhd
    Info (12022): Found design unit 1: HEX_to_ASCII-Behavioral
    Info (12023): Found entity 1: HEX_to_ASCII
Info (12021): Found 2 design units, including 1 entities, in source file system_controller.vhd
    Info (12022): Found design unit 1: system_controller-behavioral
    Info (12023): Found entity 1: system_controller
Info (12021): Found 2 design units, including 1 entities, in source file tb_i2c_master.vhd
    Info (12022): Found design unit 1: tb_i2c_master-behavioral
    Info (12023): Found entity 1: tb_i2c_master
Info (12021): Found 2 design units, including 1 entities, in source file i2c_master_2.1.vhd
    Info (12022): Found design unit 1: i2c_master-logic
    Info (12023): Found entity 1: i2c_master
Info (12021): Found 2 design units, including 1 entities, in source file sram_controller.vhd
    Info (12022): Found design unit 1: SRAM_Controller-behavioral
    Info (12023): Found entity 1: SRAM_Controller
Info (12021): Found 2 design units, including 1 entities, in source file rom1port.vhd
    Info (12022): Found design unit 1: rom1port-SYN
    Info (12023): Found entity 1: ROM1Port
Info (12021): Found 2 design units, including 1 entities, in source file reset_delay.vhd
    Info (12022): Found design unit 1: Reset_Delay-Arch
    Info (12023): Found entity 1: Reset_Delay
Info (12021): Found 2 design units, including 1 entities, in source file lcd_user_logic.vhd
    Info (12022): Found design unit 1: LCD_User_Logic-Behavioral
    Info (12023): Found entity 1: LCD_User_Logic
Info (12021): Found 2 design units, including 1 entities, in source file lcd_transmitter.vhd
    Info (12022): Found design unit 1: LCD_Transmitter-Behavioral
    Info (12023): Found entity 1: LCD_Transmitter
Info (12021): Found 2 design units, including 1 entities, in source file de2_115.vhd
    Info (12022): Found design unit 1: DE2_115-structural
    Info (12023): Found entity 1: DE2_115
Warning (10639): VHDL warning at top_level.vhd(180): constant value overflow
Info (12021): Found 2 design units, including 1 entities, in source file top_level.vhd
    Info (12022): Found design unit 1: top_level-behavioral
    Info (12023): Found entity 1: top_level
Warning (10639): VHDL warning at address_counter.vhd(9): constant value overflow
Info (12021): Found 2 design units, including 1 entities, in source file address_counter.vhd
    Info (12022): Found design unit 1: address_counter-behavioral
    Info (12023): Found entity 1: address_counter
Info (12021): Found 2 design units, including 1 entities, in source file i2c_user_logic.vhd
    Info (12022): Found design unit 1: i2c_user_logic-behavioral
    Info (12023): Found entity 1: i2c_user_logic
Info (12127): Elaborating entity "DE2_115" for the top level hierarchy
Info (12128): Elaborating entity "top_level" for hierarchy "top_level:Inst_top_level"
Warning (10036): Verilog HDL or VHDL warning at top_level.vhd(47): object "clk_en_op" assigned a value but never read
Warning (10492): VHDL Process Statement warning at top_level.vhd(426): signal "SYS_data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "PWM" for hierarchy "top_level:Inst_top_level|PWM:Inst_PWM"
Info (12128): Elaborating entity "HEX_to_ASCII" for hierarchy "top_level:Inst_top_level|HEX_to_ASCII:Inst_HEX_to_ASCII_0"
Info (12128): Elaborating entity "LCD_User_Logic" for hierarchy "top_level:Inst_top_level|LCD_User_Logic:Inst_LCD_User_Logic"
Warning (10036): Verilog HDL or VHDL warning at LCD_User_Logic.vhd(43): object "reset_LCD" assigned a value but never read
Warning (10492): VHDL Process Statement warning at LCD_User_Logic.vhd(110): signal "data_ascii" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LCD_User_Logic.vhd(111): signal "data_ascii" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LCD_User_Logic.vhd(112): signal "data_ascii" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LCD_User_Logic.vhd(113): signal "data_ascii" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LCD_User_Logic.vhd(120): signal "address_ascii" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LCD_User_Logic.vhd(121): signal "address_ascii" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LCD_User_Logic.vhd(137): signal "data_ascii" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LCD_User_Logic.vhd(138): signal "data_ascii" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LCD_User_Logic.vhd(139): signal "data_ascii" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LCD_User_Logic.vhd(140): signal "data_ascii" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LCD_User_Logic.vhd(147): signal "address_ascii" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LCD_User_Logic.vhd(148): signal "address_ascii" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LCD_User_Logic.vhd(196): signal "reset_h_edge" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at LCD_User_Logic.vhd(198): signal "byte_end" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "LCD_Transmitter" for hierarchy "top_level:Inst_top_level|LCD_User_Logic:Inst_LCD_User_Logic|LCD_Transmitter:Inst_LCD_Transmitter"
Warning (10492): VHDL Process Statement warning at LCD_Transmitter.vhd(30): signal "clk_en" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "system_controller" for hierarchy "top_level:Inst_top_level|system_controller:Inst_system_controller"
Info (12128): Elaborating entity "i2c_user_logic" for hierarchy "top_level:Inst_top_level|i2c_user_logic:Inst_i2c_user_logic"
Warning (10492): VHDL Process Statement warning at i2c_user_logic.vhd(129): signal "addr_1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at i2c_user_logic.vhd(130): signal "addr_2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "i2c_master" for hierarchy "top_level:Inst_top_level|i2c_user_logic:Inst_i2c_user_logic|i2c_master:Inst_i2c_master"
Info (12128): Elaborating entity "SRAM_Controller" for hierarchy "top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller"
Warning (10036): Verilog HDL or VHDL warning at SRAM_Controller.vhd(43): object "cont_address_reg" assigned a value but never read
Warning (10492): VHDL Process Statement warning at SRAM_Controller.vhd(57): signal "reset_h" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SRAM_Controller.vhd(119): signal "reset_h" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "address_counter" for hierarchy "top_level:Inst_top_level|address_counter:Inst_Address_Counter"
Warning (10492): VHDL Process Statement warning at address_counter.vhd(35): signal "speed_sel" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at address_counter.vhd(33): inferring latch(es) for signal or variable "increment_value", which holds its previous value in one or more paths through the process
Warning (10492): VHDL Process Statement warning at address_counter.vhd(49): signal "clk_cnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at address_counter.vhd(53): signal "clk_cnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (10041): Inferred latch for "increment_value" at address_counter.vhd(33)
Info (12128): Elaborating entity "ROM1Port" for hierarchy "top_level:Inst_top_level|ROM1Port:Inst_ROM1_Port"
Info (12128): Elaborating entity "altsyncram" for hierarchy "top_level:Inst_top_level|ROM1Port:Inst_ROM1_Port|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "top_level:Inst_top_level|ROM1Port:Inst_ROM1_Port|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "top_level:Inst_top_level|ROM1Port:Inst_ROM1_Port|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "sine.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_u291.tdf
    Info (12023): Found entity 1: altsyncram_u291
Info (12128): Elaborating entity "altsyncram_u291" for hierarchy "top_level:Inst_top_level|ROM1Port:Inst_ROM1_Port|altsyncram:altsyncram_component|altsyncram_u291:auto_generated"
Info (12128): Elaborating entity "btn_debounce_toggle" for hierarchy "top_level:Inst_top_level|btn_debounce_toggle:Inst_BTN_Debounce_reset"
Info (12128): Elaborating entity "Reset_Delay" for hierarchy "top_level:Inst_top_level|Reset_Delay:Inst_Reset_Delay"
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[2]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_DATA[0]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_DATA[1]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_DATA[2]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_DATA[3]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_DATA[4]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_DATA[5]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_DATA[6]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_DATA[7]" and its non-tri-state driver.
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "GPIO[3]" has no driver
    Warning (13040): Bidir "GPIO[4]" has no driver
    Warning (13040): Bidir "GPIO[5]" has no driver
    Warning (13040): Bidir "GPIO[6]" has no driver
    Warning (13040): Bidir "GPIO[7]" has no driver
    Warning (13040): Bidir "GPIO[8]" has no driver
    Warning (13040): Bidir "GPIO[9]" has no driver
    Warning (13040): Bidir "GPIO[10]" has no driver
    Warning (13040): Bidir "GPIO[11]" has no driver
    Warning (13040): Bidir "GPIO[12]" has no driver
    Warning (13040): Bidir "GPIO[13]" has no driver
    Warning (13040): Bidir "GPIO[14]" has no driver
    Warning (13040): Bidir "GPIO[15]" has no driver
    Warning (13040): Bidir "GPIO[16]" has no driver
    Warning (13040): Bidir "GPIO[17]" has no driver
    Warning (13040): Bidir "GPIO[18]" has no driver
    Warning (13040): Bidir "GPIO[19]" has no driver
    Warning (13040): Bidir "GPIO[20]" has no driver
    Warning (13040): Bidir "GPIO[21]" has no driver
    Warning (13040): Bidir "GPIO[22]" has no driver
    Warning (13040): Bidir "GPIO[23]" has no driver
    Warning (13040): Bidir "GPIO[24]" has no driver
    Warning (13040): Bidir "GPIO[25]" has no driver
    Warning (13040): Bidir "GPIO[26]" has no driver
    Warning (13040): Bidir "GPIO[27]" has no driver
    Warning (13040): Bidir "GPIO[28]" has no driver
    Warning (13040): Bidir "GPIO[29]" has no driver
    Warning (13040): Bidir "GPIO[30]" has no driver
    Warning (13040): Bidir "GPIO[31]" has no driver
    Warning (13040): Bidir "GPIO[32]" has no driver
    Warning (13040): Bidir "GPIO[33]" has no driver
    Warning (13040): Bidir "GPIO[34]" has no driver
    Warning (13040): Bidir "GPIO[35]" has no driver
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "top_level:Inst_top_level|LCD_User_Logic:Inst_LCD_User_Logic|byte_end_int[0]" is converted into an equivalent circuit using register "top_level:Inst_top_level|LCD_User_Logic:Inst_LCD_User_Logic|byte_end_int[0]~_emulated" and latch "top_level:Inst_top_level|LCD_User_Logic:Inst_LCD_User_Logic|byte_end_int[0]~1"
    Warning (13310): Register "top_level:Inst_top_level|LCD_User_Logic:Inst_LCD_User_Logic|byte_end_int[1]" is converted into an equivalent circuit using register "top_level:Inst_top_level|LCD_User_Logic:Inst_LCD_User_Logic|byte_end_int[1]~_emulated" and latch "top_level:Inst_top_level|LCD_User_Logic:Inst_LCD_User_Logic|byte_end_int[1]~5"
    Warning (13310): Register "top_level:Inst_top_level|LCD_User_Logic:Inst_LCD_User_Logic|byte_end_int[2]" is converted into an equivalent circuit using register "top_level:Inst_top_level|LCD_User_Logic:Inst_LCD_User_Logic|byte_end_int[2]~_emulated" and latch "top_level:Inst_top_level|LCD_User_Logic:Inst_LCD_User_Logic|byte_end_int[2]~9"
    Warning (13310): Register "top_level:Inst_top_level|LCD_User_Logic:Inst_LCD_User_Logic|byte_end_int[3]" is converted into an equivalent circuit using register "top_level:Inst_top_level|LCD_User_Logic:Inst_LCD_User_Logic|byte_end_int[3]~_emulated" and latch "top_level:Inst_top_level|LCD_User_Logic:Inst_LCD_User_Logic|byte_end_int[1]~5"
    Warning (13310): Register "top_level:Inst_top_level|LCD_User_Logic:Inst_LCD_User_Logic|byte_end_int[4]" is converted into an equivalent circuit using register "top_level:Inst_top_level|LCD_User_Logic:Inst_LCD_User_Logic|byte_end_int[4]~_emulated" and latch "top_level:Inst_top_level|LCD_User_Logic:Inst_LCD_User_Logic|byte_end_int[4]~15"
    Warning (13310): Register "top_level:Inst_top_level|LCD_User_Logic:Inst_LCD_User_Logic|byte_end_int[5]" is converted into an equivalent circuit using register "top_level:Inst_top_level|LCD_User_Logic:Inst_LCD_User_Logic|byte_end_int[5]~_emulated" and latch "top_level:Inst_top_level|LCD_User_Logic:Inst_LCD_User_Logic|byte_end_int[5]~19"
    Warning (13310): Register "top_level:Inst_top_level|LCD_User_Logic:Inst_LCD_User_Logic|byte_end_int[6]" is converted into an equivalent circuit using register "top_level:Inst_top_level|LCD_User_Logic:Inst_LCD_User_Logic|byte_end_int[6]~_emulated" and latch "top_level:Inst_top_level|LCD_User_Logic:Inst_LCD_User_Logic|byte_end_int[6]~23"
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIO[2]~synth"
    Warning (13010): Node "LCD_DATA[0]~synth"
    Warning (13010): Node "LCD_DATA[1]~synth"
    Warning (13010): Node "LCD_DATA[2]~synth"
    Warning (13010): Node "LCD_DATA[3]~synth"
    Warning (13010): Node "LCD_DATA[4]~synth"
    Warning (13010): Node "LCD_DATA[5]~synth"
    Warning (13010): Node "LCD_DATA[6]~synth"
    Warning (13010): Node "LCD_DATA[7]~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LCD_ON" is stuck at VCC
    Warning (13410): Pin "LCD_BLON" is stuck at VCC
    Warning (13410): Pin "LCD_RW" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[8]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[9]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[10]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[11]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[12]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[13]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[14]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[15]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[16]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[17]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[18]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[19]" is stuck at GND
    Warning (13410): Pin "SRAM_UB_N" is stuck at GND
    Warning (13410): Pin "SRAM_LB_N" is stuck at GND
    Warning (13410): Pin "SRAM_CE_N" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 5 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 879 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 30 output pins
    Info (21060): Implemented 60 bidirectional pins
    Info (21061): Implemented 768 logic cells
    Info (21064): Implemented 16 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 110 warnings
    Info: Peak virtual memory: 4712 megabytes
    Info: Processing ended: Wed Feb 09 12:46:27 2022
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:03


