

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
f073a2d639be3e21b63c2baf73ff60f8  /home/bing/cu_learn/im2col/src/bin/main
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=/home/bing/cu_learn/im2col/src/col2im.cu
self exe links to: /home/bing/cu_learn/im2col/src/bin/main
Running md5sum using "md5sum /home/bing/cu_learn/im2col/src/bin/main "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/bing/cu_learn/im2col/src/bin/main > _cuobjdump_complete_output_2Mbehr"
Parsing file _cuobjdump_complete_output_2Mbehr
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/col2im.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/col2im.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/cuda_conv.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/cuda_conv.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/fc.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_3.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/fc.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/im2col.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_4.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/im2col.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/pooling.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_5.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/pooling.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/sigmoid.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_6.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/sigmoid.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_ : hostFun 0x0x401580, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x040 (_1.ptx:79) @%p1 bra $Lt_0_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (_1.ptx:195) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0d0 (_1.ptx:99) @%p2 bra $Lt_0_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x100 (_1.ptx:108) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0f0 (_1.ptx:104) bra.uni $Lt_0_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x100 (_1.ptx:108) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x120 (_1.ptx:112) @%p3 bra $Lt_0_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x150 (_1.ptx:122) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x140 (_1.ptx:117) bra.uni $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x150 (_1.ptx:122) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x178 (_1.ptx:127) @%p4 bra $Lt_0_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x310 (_1.ptx:188) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x250 (_1.ptx:157) @!%p5 bra $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e8 (_1.ptx:180) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2e0 (_1.ptx:178) @%p6 bra $Lt_0_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e8 (_1.ptx:180) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2f8 (_1.ptx:182) @%p7 bra $Lt_0_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x300 (_1.ptx:183) bra.uni $Lt_0_6658;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x300 (_1.ptx:183) bra.uni $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x310 (_1.ptx:188) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x330 (_1.ptx:192) @%p8 bra $Lt_0_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (_1.ptx:195) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x380 (_1.ptx:227) @%p1 bra $Lt_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x678 (_1.ptx:343) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x410 (_1.ptx:247) @%p2 bra $Lt_1_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x440 (_1.ptx:256) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x430 (_1.ptx:252) bra.uni $Lt_1_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x440 (_1.ptx:256) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x460 (_1.ptx:260) @%p3 bra $Lt_1_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x490 (_1.ptx:270) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x480 (_1.ptx:265) bra.uni $Lt_1_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x490 (_1.ptx:270) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x4b8 (_1.ptx:275) @%p4 bra $Lt_1_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x650 (_1.ptx:336) st.global.f64 [%rd5+0], %fd1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x590 (_1.ptx:305) @!%p5 bra $Lt_1_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x628 (_1.ptx:328) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x620 (_1.ptx:326) @%p6 bra $Lt_1_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x628 (_1.ptx:328) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x638 (_1.ptx:330) @%p7 bra $Lt_1_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x640 (_1.ptx:331) bra.uni $Lt_1_6658;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x640 (_1.ptx:331) bra.uni $Lt_1_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x650 (_1.ptx:336) st.global.f64 [%rd5+0], %fd1;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x670 (_1.ptx:340) @%p8 bra $Lt_1_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x678 (_1.ptx:343) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_UYBejh"
Running: cat _ptx_UYBejh | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_QRinl7
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_QRinl7 --output-file  /dev/null 2> _ptx_UYBejhinfo"
GPGPU-Sim PTX: Kernel '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_' : regs=23, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: Kernel '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_' : regs=21, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_UYBejh _ptx2_QRinl7 _ptx_UYBejhinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_ : hostFun 0x0x401590, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=/home/bing/cu_learn/im2col/src/cuda_conv.cu
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 3, filename=/home/bing/cu_learn/im2col/src/fc.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z12BiasBackwardIfEviiPKT_PS0_ : hostFun 0x0x404370, fat_cubin_handle = 3
GPGPU-Sim PTX: instruction assembly for function '_Z13fc_gpu_kernelPfS_S_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: reconvergence points for _Z13fc_gpu_kernelPfS_S_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x718 (_3.ptx:84) @%p1 bra $Lt_0_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x838 (_3.ptx:126) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x738 (_3.ptx:88) @%p2 bra $Lt_0_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x838 (_3.ptx:126) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x830 (_3.ptx:122) @%p3 bra $Lt_0_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x838 (_3.ptx:126) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13fc_gpu_kernelPfS_S_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13fc_gpu_kernelPfS_S_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z17convdw_gpu_kernelPfS_S_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: reconvergence points for _Z17convdw_gpu_kernelPfS_S_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x8d8 (_3.ptx:163) @%p1 bra $Lt_1_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f8 (_3.ptx:205) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x8f8 (_3.ptx:167) @%p2 bra $Lt_1_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f8 (_3.ptx:205) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x9f0 (_3.ptx:201) @%p3 bra $Lt_1_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f8 (_3.ptx:205) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17convdw_gpu_kernelPfS_S_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17convdw_gpu_kernelPfS_S_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z17convdx_gpu_kernelPfS_S_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: reconvergence points for _Z17convdx_gpu_kernelPfS_S_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xa98 (_3.ptx:242) @%p1 bra $Lt_2_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb0 (_3.ptx:283) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xab8 (_3.ptx:246) @%p2 bra $Lt_2_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb0 (_3.ptx:283) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xba8 (_3.ptx:279) @%p3 bra $Lt_2_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb0 (_3.ptx:283) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17convdx_gpu_kernelPfS_S_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17convdx_gpu_kernelPfS_S_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z11BiasForwardIfEvPT_S1_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: reconvergence points for _Z11BiasForwardIfEvPT_S1_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xc50 (_3.ptx:319) @%p1 bra $Lt_3_1282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcc8 (_3.ptx:337) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z11BiasForwardIfEvPT_S1_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11BiasForwardIfEvPT_S1_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z12BiasBackwardIfEviiPKT_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z12BiasBackwardIfEviiPKT_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xd10 (_3.ptx:362) @%p1 bra $Lt_4_1282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xde8 (_3.ptx:394) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xde0 (_3.ptx:391) @%p2 bra $Lt_4_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xde8 (_3.ptx:394) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12BiasBackwardIfEviiPKT_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12BiasBackwardIfEviiPKT_PS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _3.ptx
Adding _cuobjdump_3.ptx with cubin handle 3
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_7f5BGX"
Running: cat _ptx_7f5BGX | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_cSzD2N
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_cSzD2N --output-file  /dev/null 2> _ptx_7f5BGXinfo"
GPGPU-Sim PTX: Kernel '_Z12BiasBackwardIfEviiPKT_PS0_' : regs=13, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: Kernel '_Z11BiasForwardIfEvPT_S1_iii' : regs=8, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_Z17convdx_gpu_kernelPfS_S_iii' : regs=12, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z17convdw_gpu_kernelPfS_S_iii' : regs=15, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z13fc_gpu_kernelPfS_S_iii' : regs=14, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_7f5BGX _ptx2_cSzD2N _ptx_7f5BGXinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z11BiasForwardIfEvPT_S1_iii : hostFun 0x0x404360, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z17convdx_gpu_kernelPfS_S_iii : hostFun 0x0x402b40, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z17convdw_gpu_kernelPfS_S_iii : hostFun 0x0x402c30, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z13fc_gpu_kernelPfS_S_iii : hostFun 0x0x402d20, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 4, filename=/home/bing/cu_learn/im2col/src/im2col.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_ : hostFun 0x0x404b40, fat_cubin_handle = 4
GPGPU-Sim PTX: instruction assembly for function '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xe30 (_4.ptx:78) @%p1 bra $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10d0 (_4.ptx:177) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xee0 (_4.ptx:103) @!%p2 bra $Lt_0_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10b8 (_4.ptx:172) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xfd8 (_4.ptx:139) @!%p3 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xff8 (_4.ptx:143) @%p4 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1008 (_4.ptx:145) @%p5 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1018 (_4.ptx:147) @%p6 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1050 (_4.ptx:155) bra.uni $L_0_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1080 (_4.ptx:164) @%p7 bra $Lt_0_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_4.ptx:165) mul.lo.u64 %rd16, %rd10, %rd9;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x10b0 (_4.ptx:170) @%p8 bra $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10b8 (_4.ptx:172) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x10c8 (_4.ptx:174) @%p9 bra $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10d0 (_4.ptx:177) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1118 (_4.ptx:208) @%p1 bra $Lt_1_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13b8 (_4.ptx:307) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x11c8 (_4.ptx:233) @!%p2 bra $Lt_1_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13a0 (_4.ptx:302) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x12c0 (_4.ptx:269) @!%p3 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1348 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x12e0 (_4.ptx:273) @%p4 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1348 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x12f0 (_4.ptx:275) @%p5 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1348 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1300 (_4.ptx:277) @%p6 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1348 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1338 (_4.ptx:285) bra.uni $L_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1348 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1368 (_4.ptx:294) @%p7 bra $Lt_1_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1370 (_4.ptx:295) mul.lo.u64 %rd16, %rd10, %rd9;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x1398 (_4.ptx:300) @%p8 bra $Lt_1_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13a0 (_4.ptx:302) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x13b0 (_4.ptx:304) @%p9 bra $Lt_1_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13b8 (_4.ptx:307) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _4.ptx
Adding _cuobjdump_4.ptx with cubin handle 4
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_LFjdDE"
Running: cat _ptx_LFjdDE | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_A7ovev
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_A7ovev --output-file  /dev/null 2> _ptx_LFjdDEinfo"
GPGPU-Sim PTX: Kernel '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_' : regs=23, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: Kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' : regs=21, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_LFjdDE _ptx2_A7ovev _ptx_LFjdDEinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_ : hostFun 0x0x404b50, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 5, filename=/home/bing/cu_learn/im2col/src/pooling.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi : hostFun 0x0x405af0, fat_cubin_handle = 5
GPGPU-Sim PTX: instruction assembly for function '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1400 (_5.ptx:83) @%p1 bra $Lt_0_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1708 (_5.ptx:201) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x14a8 (_5.ptx:106) @%p2 bra $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14d8 (_5.ptx:115) rem.s32 %r24, %r6, %r17;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x14c8 (_5.ptx:111) bra.uni $Lt_0_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14d8 (_5.ptx:115) rem.s32 %r24, %r6, %r17;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x14f0 (_5.ptx:118) @%p3 bra $Lt_0_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1528 (_5.ptx:129) mov.s32 %r30, %r23;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1518 (_5.ptx:124) bra.uni $Lt_0_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1528 (_5.ptx:129) mov.s32 %r30, %r23;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1550 (_5.ptx:134) @%p4 bra $Lt_0_10498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16e0 (_5.ptx:194) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1610 (_5.ptx:160) @!%p5 bra $Lt_0_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16b8 (_5.ptx:186) add.s32 %r30, %r30, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1678 (_5.ptx:175) @%p6 bra $Lt_0_8962;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1698 (_5.ptx:181) add.s32 %r51, %r51, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x16b0 (_5.ptx:184) @%p7 bra $Lt_0_8706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16b8 (_5.ptx:186) add.s32 %r30, %r30, 1;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x16c8 (_5.ptx:188) @%p8 bra $Lt_0_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16d0 (_5.ptx:189) bra.uni $Lt_0_7426;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x16d0 (_5.ptx:189) bra.uni $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16e0 (_5.ptx:194) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x1700 (_5.ptx:198) @%p9 bra $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1708 (_5.ptx:201) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding dominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding postdominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: reconvergence points for _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1750 (_5.ptx:234) @%p1 bra $Lt_1_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19f0 (_5.ptx:335) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1828 (_5.ptx:264) @%p2 bra $Lt_1_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19b8 (_5.ptx:325) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x18f8 (_5.ptx:292) @!%p3 bra $Lt_1_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1988 (_5.ptx:316) add.s32 %r22, %r22, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1950 (_5.ptx:305) @!%p4 bra $Lt_1_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1968 (_5.ptx:311) add.s32 %r46, %r46, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1980 (_5.ptx:314) @%p5 bra $Lt_1_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1988 (_5.ptx:316) add.s32 %r22, %r22, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1998 (_5.ptx:318) @%p6 bra $Lt_1_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19a0 (_5.ptx:319) bra.uni $Lt_1_4866;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x19a0 (_5.ptx:319) bra.uni $Lt_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19b8 (_5.ptx:325) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x19e8 (_5.ptx:332) @%p7 bra $Lt_1_4610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19f0 (_5.ptx:335) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _5.ptx
Adding _cuobjdump_5.ptx with cubin handle 5
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_8D5F7l"
Running: cat _ptx_8D5F7l | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_NkbU0c
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_NkbU0c --output-file  /dev/null 2> _ptx_8D5F7linfo"
GPGPU-Sim PTX: Kernel '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi' : regs=22, lmem=0, smem=0, cmem=96
GPGPU-Sim PTX: Kernel '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_' : regs=23, lmem=0, smem=0, cmem=112
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_8D5F7l _ptx2_NkbU0c _ptx_8D5F7linfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_ : hostFun 0x0x405ae0, fat_cubin_handle = 5
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 6, filename=/home/bing/cu_learn/im2col/src/sigmoid.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z14SigmoidForwardIfEviPKT_PS0_ : hostFun 0x0x406490, fat_cubin_handle = 6
GPGPU-Sim PTX: instruction assembly for function '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z12ReLUBackwardIfEviPKT_S2_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1a38 (_6.ptx:72) @%p1 bra $Lt_0_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b00 (_6.ptx:104) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1a98 (_6.ptx:86) @!%p2 bra $Lt_0_3074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ac8 (_6.ptx:95) add.u64 %rd9, %rd2, %rd4;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1ab8 (_6.ptx:91) bra.uni $Lt_0_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ac8 (_6.ptx:95) add.u64 %rd9, %rd2, %rd4;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1af8 (_6.ptx:101) @%p3 bra $Lt_0_2562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b00 (_6.ptx:104) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12ReLUBackwardIfEviPKT_S2_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z11ReLUForwardIfEviPKT_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z11ReLUForwardIfEviPKT_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1b48 (_6.ptx:128) @%p1 bra $Lt_1_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1be8 (_6.ptx:153) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1be0 (_6.ptx:150) @%p2 bra $Lt_1_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1be8 (_6.ptx:153) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z11ReLUForwardIfEviPKT_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11ReLUForwardIfEviPKT_PS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z14SigmoidForwardIfEviPKT_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z14SigmoidForwardIfEviPKT_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1c30 (_6.ptx:178) @%p1 bra $Lt_2_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_6.ptx:341) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1cc0 (_6.ptx:199) @!%p2 bra $Lt_2_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff0 (_6.ptx:329) mov.f64 %fd73, 0d3fe0000000000000;// 0.5
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1df0 (_6.ptx:248) @%p3 bra $Lt_2_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e88 (_6.ptx:275) mov.f64 %fd42, 0d3ff0000000000000;// 1
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1e10 (_6.ptx:253) bra.uni $Lt_2_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e88 (_6.ptx:275) mov.f64 %fd42, 0d3ff0000000000000;// 1
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e28 (_6.ptx:257) @%p4 bra $Lt_2_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e50 (_6.ptx:266) mov.s32 %r18, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1e40 (_6.ptx:261) bra.uni $Lt_2_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e50 (_6.ptx:266) mov.s32 %r18, 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1f08 (_6.ptx:291) bra.uni $Lt_2_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff0 (_6.ptx:329) mov.f64 %fd73, 0d3fe0000000000000;// 0.5
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2038 (_6.ptx:338) @%p6 bra $Lt_2_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_6.ptx:341) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14SigmoidForwardIfEviPKT_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14SigmoidForwardIfEviPKT_PS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _6.ptx
Adding _cuobjdump_6.ptx with cubin handle 6
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_AiSke4"
Running: cat _ptx_AiSke4 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_JR7OrV
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_JR7OrV --output-file  /dev/null 2> _ptx_AiSke4info"
GPGPU-Sim PTX: Kernel '_Z14SigmoidForwardIfEviPKT_PS0_' : regs=26, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_Z11ReLUForwardIfEviPKT_PS0_' : regs=10, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: Kernel '_Z12ReLUBackwardIfEviPKT_S2_PS0_' : regs=9, lmem=0, smem=0, cmem=64
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_AiSke4 _ptx2_JR7OrV _ptx_AiSke4info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z11ReLUForwardIfEviPKT_PS0_ : hostFun 0x0x406410, fat_cubin_handle = 6
GPGPU-Sim PTX: __cudaRegisterFunction _Z12ReLUBackwardIfEviPKT_S2_PS0_ : hostFun 0x0x406380, fat_cubin_handle = 6

GPGPU-Sim PTX: cudaLaunch for 0x0x404b50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' to stream 0, gridDim= (2,1,1) blockDim = (512,1,1) 
kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 2048 (ipc= 4.1) sim_rate=2048 (inst/sec) elapsed = 0:0:00:01 / Wed Jul 25 11:19:24 2018
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(0,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(0,0,0) tid=(319,0,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(0,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (6883,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim uArch: cycles simulated: 8500  inst.: 312608 (ipc=36.8) sim_rate=156304 (inst/sec) elapsed = 0:0:00:02 / Wed Jul 25 11:19:25 2018
GPGPU-Sim uArch: Shader 1 finished CTA #0 (9159,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' finished on shader 1.
kernel_name = _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 9160
gpu_sim_insn = 314944
gpu_ipc =      34.3825
gpu_tot_sim_cycle = 9160
gpu_tot_sim_insn = 314944
gpu_tot_ipc =      34.3825
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 1
gpu_total_sim_rate=157472

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6712
	L1I_total_cache_misses = 166
	L1I_total_cache_miss_rate = 0.0247
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 1227, Miss = 423, Miss_rate = 0.345, Pending_hits = 13, Reservation_fails = 0
	L1D_cache_core[2]: Access = 150, Miss = 57, Miss_rate = 0.380, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1377
	L1D_total_cache_misses = 480
	L1D_total_cache_miss_rate = 0.3486
	L1D_total_cache_pending_hits = 15
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.055
	L1D_cache_fill_port_util = 0.002
L1C_cache:
	L1C_total_cache_accesses = 194
	L1C_total_cache_misses = 32
	L1C_total_cache_miss_rate = 0.1649
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 882
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 30
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 162
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 32
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 450
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6546
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 166
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 377728
gpgpu_n_tot_w_icount = 11804
gpgpu_n_stall_shd_mem = 477
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 30
gpgpu_n_mem_write_global = 450
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 2
gpgpu_n_load_insn  = 14400
gpgpu_n_store_insn = 14400
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6208
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 477
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:385	W0_Idle:8694	W0_Scoreboard:11231	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:11804
traffic_breakdown_coretomem[CONST_ACC_R] = 16 {8:2,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 240 {8:30,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 61200 {136:450,}
traffic_breakdown_coretomem[INST_ACC_R] = 112 {8:14,}
traffic_breakdown_memtocore[CONST_ACC_R] = 144 {72:2,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4080 {136:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3600 {8:450,}
traffic_breakdown_memtocore[INST_ACC_R] = 1904 {136:14,}
maxmrqlatency = 35 
maxdqlatency = 0 
maxmflatency = 345 
averagemflatency = 258 
max_icnt2mem_latency = 35 
max_icnt2sh_latency = 9159 
mrq_lat_table:420 	345 	36 	80 	49 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	278 	204 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	350 	145 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	12 	9 	3 	8 	0 	0 	0 	0 	102 	333 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0      3000      3244      2660      2635         0         0         0         0         0         0         0         0 
dram[1]:       232         0         0         0      2951      3232      2666      2631         0         0         0         0         0         0         0         0 
dram[2]:       516         0         0         0      3028      2944      2613      2643         0         0         0         0         0         0         0         0 
dram[3]:      1622         0         0         0      2969      2963      2612      2641         0         0         0         0         0         0         0         0 
dram[4]:      1104         0         0         0      2897      2976      3856      2654         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0      3235      2932      2637      2657         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan      -nan      -nan 20.000000 20.000000 58.000000 54.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  1.000000      -nan      -nan      -nan 20.000000 20.000000 58.000000 54.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan      -nan      -nan 20.000000 24.000000 58.000000 54.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  2.000000      -nan      -nan      -nan 20.000000 24.000000 58.000000 54.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  2.000000      -nan      -nan      -nan 20.000000 24.000000 58.000000 54.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan 20.000000 24.000000 55.000000 54.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 933/28 = 33.321430
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         0         0         0        10        10        30        28         0         0         0         0         0         0         0         0 
dram[1]:         1         0         0         0        10        10        30        28         0         0         0         0         0         0         0         0 
dram[2]:         2         0         0         0        10        12        30        28         0         0         0         0         0         0         0         0 
dram[3]:         2         0         0         0        10        12        30        28         0         0         0         0         0         0         0         0 
dram[4]:         2         0         0         0        10        12        30        28         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        10        12        29        28         0         0         0         0         0         0         0         0 
total reads: 483
min_bank_accesses = 0!
chip skew: 82/79 = 1.04
number of total write accesses:
dram[0]:         0         0         0         0        10        10        28        26         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        10        10        28        26         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        10        12        28        26         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        10        12        28        26         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        10        12        28        26         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        10        12        26        26         0         0         0         0         0         0         0         0 
total reads: 450
min_bank_accesses = 0!
chip skew: 76/74 = 1.03
average mf latency per bank:
dram[0]:        530    none      none      none         129       131       133       133    none      none      none      none      none      none      none      none  
dram[1]:          0    none      none      none         132       133       133       134    none      none      none      none      none      none      none      none  
dram[2]:          0    none      none      none         131       128       139       134    none      none      none      none      none      none      none      none  
dram[3]:          0    none      none      none         130       130       136       133    none      none      none      none      none      none      none      none  
dram[4]:          0    none      none      none         130       130       134       134    none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none         128       129       138       135    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        266         0         0         0       285       278       339       317         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       301       295       341       332         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0       290       265       277       324         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       273       277       268       332         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       273       274       267       327         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0       264       271       345       332         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12090 n_nop=11779 n_act=5 n_pre=0 n_req=153 n_rd=158 n_write=148 bw_util=0.05062
n_activity=2231 dram_eff=0.2743
bk0: 2a 12074i bk1: 0a 12091i bk2: 0a 12092i bk3: 0a 12093i bk4: 20a 11883i bk5: 20a 11871i bk6: 60a 11511i bk7: 56a 11526i bk8: 0a 12086i bk9: 0a 12088i bk10: 0a 12089i bk11: 0a 12089i bk12: 0a 12089i bk13: 0a 12089i bk14: 0a 12090i bk15: 0a 12090i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0453267
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12090 n_nop=11779 n_act=5 n_pre=0 n_req=153 n_rd=158 n_write=148 bw_util=0.05062
n_activity=2188 dram_eff=0.2797
bk0: 2a 12075i bk1: 0a 12092i bk2: 0a 12093i bk3: 0a 12093i bk4: 20a 11862i bk5: 20a 11860i bk6: 60a 11472i bk7: 56a 11487i bk8: 0a 12086i bk9: 0a 12087i bk10: 0a 12088i bk11: 0a 12088i bk12: 0a 12088i bk13: 0a 12089i bk14: 0a 12090i bk15: 0a 12091i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0671629
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12090 n_nop=11769 n_act=5 n_pre=0 n_req=158 n_rd=164 n_write=152 bw_util=0.05227
n_activity=2251 dram_eff=0.2808
bk0: 4a 12071i bk1: 0a 12091i bk2: 0a 12092i bk3: 0a 12093i bk4: 20a 11893i bk5: 24a 11845i bk6: 60a 11465i bk7: 56a 11496i bk8: 0a 12086i bk9: 0a 12087i bk10: 0a 12089i bk11: 0a 12090i bk12: 0a 12090i bk13: 0a 12090i bk14: 0a 12090i bk15: 0a 12090i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0403639
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents
MSHR: tag=0x8000df80, atomic=0 1 entries : 0x7f4e6c6c69b0 :  mf: uid=  8733, sid01:w15, part=3, addr=0x8000df80, load , size=128, unknown  status = IN_PARTITION_DRAM (9157), 

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12090 n_nop=11769 n_act=5 n_pre=0 n_req=158 n_rd=164 n_write=152 bw_util=0.05227
n_activity=2240 dram_eff=0.2821
bk0: 4a 12070i bk1: 0a 12090i bk2: 0a 12091i bk3: 0a 12093i bk4: 20a 11861i bk5: 24a 11803i bk6: 60a 11507i bk7: 56a 11522i bk8: 0a 12088i bk9: 0a 12088i bk10: 0a 12089i bk11: 0a 12090i bk12: 0a 12090i bk13: 0a 12090i bk14: 0a 12090i bk15: 0a 12090i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0387924
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12090 n_nop=11769 n_act=5 n_pre=0 n_req=158 n_rd=164 n_write=152 bw_util=0.05227
n_activity=2276 dram_eff=0.2777
bk0: 4a 12071i bk1: 0a 12091i bk2: 0a 12091i bk3: 0a 12093i bk4: 20a 11868i bk5: 24a 11799i bk6: 60a 11498i bk7: 56a 11492i bk8: 0a 12086i bk9: 0a 12087i bk10: 0a 12089i bk11: 0a 12089i bk12: 0a 12089i bk13: 0a 12090i bk14: 0a 12090i bk15: 0a 12090i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0549214
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12090 n_nop=11780 n_act=4 n_pre=0 n_req=153 n_rd=158 n_write=148 bw_util=0.05062
n_activity=2199 dram_eff=0.2783
bk0: 0a 12091i bk1: 0a 12092i bk2: 0a 12093i bk3: 0a 12093i bk4: 20a 11905i bk5: 24a 11840i bk6: 58a 11502i bk7: 56a 11507i bk8: 0a 12086i bk9: 0a 12087i bk10: 0a 12089i bk11: 0a 12089i bk12: 0a 12089i bk13: 0a 12090i bk14: 0a 12090i bk15: 0a 12090i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0474773

========= L2 cache stats =========
L2_cache_bank[0]: Access = 42, Miss = 41, Miss_rate = 0.976, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[1]: Access = 38, Miss = 38, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 42, Miss = 41, Miss_rate = 0.976, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[3]: Access = 38, Miss = 38, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 46, Miss = 42, Miss_rate = 0.913, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[5]: Access = 40, Miss = 40, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 46, Miss = 42, Miss_rate = 0.913, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 40, Miss = 40, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 45, Miss = 42, Miss_rate = 0.933, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 40, Miss = 40, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 39, Miss = 39, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 40, Miss = 40, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 496
L2_total_cache_misses = 483
L2_total_cache_miss_rate = 0.9738
L2_total_cache_pending_hits = 8
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 25
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 450
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 7
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=676
icnt_total_pkts_simt_to_mem=2296
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.71573
	minimum = 6
	maximum = 88
Network latency average = 9.1744
	minimum = 6
	maximum = 88
Slowest packet = 63
Flit latency average = 7.80518
	minimum = 6
	maximum = 84
Slowest flit = 163
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.004011
	minimum = 0 (at node 0)
	maximum = 0.0470524 (at node 1)
Accepted packet rate average = 0.004011
	minimum = 0 (at node 0)
	maximum = 0.0470524 (at node 1)
Injected flit rate average = 0.0120168
	minimum = 0 (at node 0)
	maximum = 0.221725 (at node 1)
Accepted flit rate average= 0.0120168
	minimum = 0 (at node 0)
	maximum = 0.0603712 (at node 1)
Injected packet length average = 2.99597
Accepted packet length average = 2.99597
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.71573 (1 samples)
	minimum = 6 (1 samples)
	maximum = 88 (1 samples)
Network latency average = 9.1744 (1 samples)
	minimum = 6 (1 samples)
	maximum = 88 (1 samples)
Flit latency average = 7.80518 (1 samples)
	minimum = 6 (1 samples)
	maximum = 84 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.004011 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0470524 (1 samples)
Accepted packet rate average = 0.004011 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0470524 (1 samples)
Injected flit rate average = 0.0120168 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.221725 (1 samples)
Accepted flit rate average = 0.0120168 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0603712 (1 samples)
Injected packet size average = 2.99597 (1 samples)
Accepted packet size average = 2.99597 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 157472 (inst/sec)
gpgpu_simulation_rate = 4580 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402d20 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13fc_gpu_kernelPfS_S_iii' to stream 0, gridDim= (3,72,1) blockDim = (8,8,1) 
kernel '_Z13fc_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,9160)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,9160)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,9160)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,9160)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,9160)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,9160)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,9160)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,9160)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,9160)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,9160)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,9160)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,9160)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,9160)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,9160)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,9160)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,9160)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,9160)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,9160)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,9160)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,9160)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,9160)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,9160)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,9160)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,9160)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,9160)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,9160)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,9160)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,9160)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,9160)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,9160)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,9160)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,9160)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,9160)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,9160)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,9160)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,9160)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,9160)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,9160)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,9160)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,9160)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,9160)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,9160)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,9160)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,9160)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,9160)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,9160)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,9160)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,9160)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,9160)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,9160)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,9160)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,9160)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,9160)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,9160)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,9160)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,9160)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,9160)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,9160)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,9160)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,9160)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,9160)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,9160)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,9160)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,9160)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,9160)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,9160)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,9160)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,9160)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,9160)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,9160)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,9160)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,9160)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,9160)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,9160)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,9160)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,9160)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,9160)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,9160)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,9160)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,9160)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,9160)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,9160)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,9160)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,9160)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,9160)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,9160)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,9160)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,9160)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,9160)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,9160)
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(7,9160)
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(7,9160)
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(7,9160)
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(7,9160)
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(7,9160)
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(7,9160)
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(7,9160)
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(7,9160)
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(7,9160)
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(7,9160)
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(7,9160)
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(7,9160)
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(7,9160)
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(7,9160)
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(7,9160)
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(8,9160)
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(8,9160)
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(8,9160)
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(8,9160)
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(8,9160)
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(8,9160)
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(8,9160)
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(8,9160)
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(8,9160)
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(8,9160)
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(8,9160)
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(8,9160)
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(8,9160)
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(8,9160)
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(8,9160)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(0,10,0) tid=(7,7,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(2,33,0) tid=(7,3,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(1,36,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 10660  inst.: 609648 (ipc=196.5) sim_rate=203216 (inst/sec) elapsed = 0:0:00:03 / Wed Jul 25 11:19:26 2018
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(0,33,0) tid=(7,3,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(2,22,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 12160  inst.: 729152 (ipc=138.1) sim_rate=182288 (inst/sec) elapsed = 0:0:00:04 / Wed Jul 25 11:19:27 2018
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(1,10,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 13660  inst.: 889648 (ipc=127.7) sim_rate=177929 (inst/sec) elapsed = 0:0:00:05 / Wed Jul 25 11:19:28 2018
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(0,19,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 14660  inst.: 994064 (ipc=123.5) sim_rate=165677 (inst/sec) elapsed = 0:0:00:06 / Wed Jul 25 11:19:29 2018
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(1,9,0) tid=(7,1,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(2,36,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 16160  inst.: 1155680 (ipc=120.1) sim_rate=165097 (inst/sec) elapsed = 0:0:00:07 / Wed Jul 25 11:19:30 2018
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(0,21,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 17160  inst.: 1261312 (ipc=118.3) sim_rate=157664 (inst/sec) elapsed = 0:0:00:08 / Wed Jul 25 11:19:31 2018
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(0,12,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 18160  inst.: 1369552 (ipc=117.2) sim_rate=152172 (inst/sec) elapsed = 0:0:00:09 / Wed Jul 25 11:19:32 2018
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(0,13,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (10169,9160), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(10170,9160)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (10187,9160), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(10188,9160)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (10313,9160), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(10314,9160)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (10367,9160), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(10368,9160)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(1,27,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 19660  inst.: 1528960 (ipc=115.6) sim_rate=152896 (inst/sec) elapsed = 0:0:00:10 / Wed Jul 25 11:19:33 2018
GPGPU-Sim uArch: Shader 12 finished CTA #0 (10501,9160), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(10502,9160)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (10591,9160), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(10592,9160)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (10870,9160), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(10871,9160)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (11101,9160), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(11102,9160)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (11234,9160), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(11235,9160)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(2,42,0) tid=(7,1,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (11303,9160), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(11304,9160)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (11329,9160), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(11330,9160)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (11391,9160), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(11392,9160)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (11434,9160), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(11435,9160)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (11447,9160), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(11448,9160)
GPGPU-Sim uArch: cycles simulated: 20660  inst.: 1652736 (ipc=116.3) sim_rate=150248 (inst/sec) elapsed = 0:0:00:11 / Wed Jul 25 11:19:34 2018
GPGPU-Sim uArch: Shader 0 finished CTA #1 (11715,9160), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(11716,9160)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (11727,9160), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(11728,9160)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (11952,9160), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(11953,9160)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (11983,9160), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(11984,9160)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(1,1,0) tid=(7,5,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (12021,9160), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(12022,9160)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (12194,9160), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(12195,9160)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (12546,9160), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(12547,9160)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(0,39,0) tid=(7,7,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (12781,9160), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(12782,9160)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (12791,9160), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(12792,9160)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (12985,9160), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(12986,9160)
GPGPU-Sim uArch: cycles simulated: 22160  inst.: 1850896 (ipc=118.2) sim_rate=154241 (inst/sec) elapsed = 0:0:00:12 / Wed Jul 25 11:19:35 2018
GPGPU-Sim uArch: Shader 11 finished CTA #1 (13229,9160), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(13230,9160)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (13449,9160), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(13450,9160)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(0,32,0) tid=(7,7,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (13471,9160), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(13472,9160)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (13473,9160), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (13473,9160), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(13474,9160)
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(13474,9160)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (13503,9160), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(13504,9160)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (13507,9160), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(13508,9160)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (13518,9160), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(13519,9160)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (13548,9160), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(13549,9160)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (13650,9160), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(13651,9160)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (13731,9160), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(13732,9160)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (13765,9160), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(13766,9160)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (13908,9160), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(13909,9160)
GPGPU-Sim uArch: cycles simulated: 23160  inst.: 1998688 (ipc=120.3) sim_rate=153745 (inst/sec) elapsed = 0:0:00:13 / Wed Jul 25 11:19:36 2018
GPGPU-Sim uArch: Shader 12 finished CTA #4 (14052,9160), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(14053,9160)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (14055,9160), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(14056,9160)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (14056,9160), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(14057,9160)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (14064,9160), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(14065,9160)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(2,52,0) tid=(7,5,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (14107,9160), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(14108,9160)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (14180,9160), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(14181,9160)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (14232,9160), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(14233,9160)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (14254,9160), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(14255,9160)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (14263,9160), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(14264,9160)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (14285,9160), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(14286,9160)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (14307,9160), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(14308,9160)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (14410,9160), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(14411,9160)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (14443,9160), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(14444,9160)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (14447,9160), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(14448,9160)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (14520,9160), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(14521,9160)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(0,48,0) tid=(7,1,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (14701,9160), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(14702,9160)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (15048,9160), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(15049,9160)
GPGPU-Sim uArch: Shader 14 finished CTA #6 (15107,9160), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(15108,9160)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (15118,9160), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(15119,9160)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (15126,9160), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(15127,9160)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (15217,9160), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(15218,9160)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(0,55,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (15386,9160), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(15387,9160)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (15473,9160), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(15474,9160)
GPGPU-Sim uArch: cycles simulated: 24660  inst.: 2232640 (ipc=123.7) sim_rate=159474 (inst/sec) elapsed = 0:0:00:14 / Wed Jul 25 11:19:37 2018
GPGPU-Sim uArch: Shader 13 finished CTA #5 (15662,9160), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(15663,9160)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (15726,9160), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(15727,9160)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (15918,9160), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(15919,9160)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (15957,9160), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(15958,9160)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (15979,9160), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(15980,9160)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (15987,9160), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(15988,9160)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (15997,9160), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(15998,9160)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (16008,9160), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(16009,9160)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(1,47,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (16127,9160), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(16128,9160)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (16170,9160), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(16171,9160)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (16216,9160), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(16217,9160)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (16322,9160), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(16323,9160)
GPGPU-Sim uArch: Shader 14 finished CTA #7 (16357,9160), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(16358,9160)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (16442,9160), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(16443,9160)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (16444,9160), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(16445,9160)
GPGPU-Sim uArch: cycles simulated: 25660  inst.: 2388432 (ipc=125.7) sim_rate=159228 (inst/sec) elapsed = 0:0:00:15 / Wed Jul 25 11:19:38 2018
GPGPU-Sim uArch: Shader 7 finished CTA #3 (16599,9160), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(16600,9160)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(1,55,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (16642,9160), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(16643,9160)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (16843,9160), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(16844,9160)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (16848,9160), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(16849,9160)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (17157,9160), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(17158,9160)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (17249,9160), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(17250,9160)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(1,53,0) tid=(7,1,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (17355,9160), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(17356,9160)
GPGPU-Sim uArch: cycles simulated: 26660  inst.: 2535648 (ipc=126.9) sim_rate=158478 (inst/sec) elapsed = 0:0:00:16 / Wed Jul 25 11:19:39 2018
GPGPU-Sim uArch: Shader 10 finished CTA #5 (17566,9160), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(17567,9160)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (17580,9160), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(17581,9160)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (17708,9160), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(17709,9160)
GPGPU-Sim uArch: Shader 12 finished CTA #7 (17885,9160), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(17886,9160)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (17907,9160), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(17908,9160)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(2,64,0) tid=(3,3,0)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (17991,9160), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(17992,9160)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (18013,9160), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(18014,9160)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (18234,9160), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(18235,9160)
GPGPU-Sim uArch: Shader 9 finished CTA #6 (18349,9160), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(18350,9160)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (18379,9160), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(18380,9160)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (18400,9160), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(18401,9160)
GPGPU-Sim uArch: cycles simulated: 27660  inst.: 2689456 (ipc=128.4) sim_rate=158203 (inst/sec) elapsed = 0:0:00:17 / Wed Jul 25 11:19:40 2018
GPGPU-Sim uArch: Shader 7 finished CTA #6 (18540,9160), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(18541,9160)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(0,62,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (18673,9160), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(18674,9160)
GPGPU-Sim uArch: Shader 11 finished CTA #7 (18875,9160), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(18876,9160)
GPGPU-Sim uArch: Shader 8 finished CTA #7 (18906,9160), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (18976,9160), 7 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #6 (19034,9160), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (19092,9160), 6 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (19093,9160), 7 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (19105,9160), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (19136,9160), 6 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (19247,9160), 7 CTAs running
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(0,36,0) tid=(7,7,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (19421,9160), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #6 (19429,9160), 7 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (19521,9160), 6 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #6 (19630,9160), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #7 (19654,9160), 6 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #7 (19777,9160), 7 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (19842,9160), 7 CTAs running
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(0,64,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 29160  inst.: 2908192 (ipc=129.7) sim_rate=161566 (inst/sec) elapsed = 0:0:00:18 / Wed Jul 25 11:19:41 2018
GPGPU-Sim uArch: Shader 7 finished CTA #7 (20041,9160), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #7 (20071,9160), 6 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (20130,9160), 7 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #7 (20213,9160), 6 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #6 (20297,9160), 6 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #7 (20307,9160), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (20342,9160), 7 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (20360,9160), 6 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (20368,9160), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #7 (20412,9160), 6 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (20462,9160), 6 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (20483,9160), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (20486,9160), 6 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (20506,9160), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #6 (20513,9160), 5 CTAs running
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(0,46,0) tid=(7,7,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (20705,9160), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #6 (20748,9160), 6 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (20786,9160), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #7 (20914,9160), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #6 (20933,9160), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 30160  inst.: 3045456 (ipc=130.0) sim_rate=160287 (inst/sec) elapsed = 0:0:00:19 / Wed Jul 25 11:19:42 2018
GPGPU-Sim uArch: Shader 0 finished CTA #7 (21079,9160), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (21216,9160), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (21416,9160), 5 CTAs running
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(1,56,0) tid=(7,7,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (21486,9160), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (21578,9160), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (21662,9160), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (21742,9160), 6 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (21751,9160), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #7 (21809,9160), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (22065,9160), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (22070,9160), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (22172,9160), 3 CTAs running
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(0,60,0) tid=(7,7,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (22263,9160), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (22268,9160), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (22270,9160), 6 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #7 (22356,9160), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (22383,9160), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (22438,9160), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (22474,9160), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 31660  inst.: 3240576 (ipc=130.0) sim_rate=162028 (inst/sec) elapsed = 0:0:00:20 / Wed Jul 25 11:19:43 2018
GPGPU-Sim uArch: Shader 7 finished CTA #2 (22527,9160), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (22600,9160), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (22657,9160), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (22661,9160), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (22662,9160), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (22741,9160), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (22831,9160), 6 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (22909,9160), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #6 (22934,9160), 1 CTAs running
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(0,67,0) tid=(7,5,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (23016,9160), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (23022,9160), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (23028,9160), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (23057,9160), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (23072,9160), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #5 (23096,9160), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #7 (23175,9160), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (23259,9160), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (23270,9160), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (23279,9160), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (23443,9160), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (23457,9160), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (23458,9160), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (23470,9160), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (23473,9160), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (23490,9160), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (23542,9160), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (23553,9160), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (23608,9160), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (23676,9160), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (23766,9160), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (23791,9160), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (23802,9160), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (23803,9160), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (23885,9160), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(0,65,0) tid=(7,7,0)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (23895,9160), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (23899,9160), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (23922,9160), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (23933,9160), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (23962,9160), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (23967,9160), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 33160  inst.: 3410768 (ipc=129.0) sim_rate=162417 (inst/sec) elapsed = 0:0:00:21 / Wed Jul 25 11:19:44 2018
GPGPU-Sim uArch: Shader 3 finished CTA #3 (24000,9160), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (24054,9160), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (24130,9160), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (24207,9160), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (24229,9160), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #6 (24263,9160), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (24294,9160), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (24312,9160), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (24321,9160), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #7 (24331,9160), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (24333,9160), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #6 (24346,9160), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #5 (24510,9160), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #6 (24607,9160), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #4 (24676,9160), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (24678,9160), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (24781,9160), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (24820,9160), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (24951,9160), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (24990,9160), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #6 (25005,9160), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #5 (25063,9160), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (25074,9160), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #6 (25249,9160), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #7 (25272,9160), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #6 (25326,9160), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z13fc_gpu_kernelPfS_S_iii' finished on shader 5.
kernel_name = _Z13fc_gpu_kernelPfS_S_iii 
kernel_launch_uid = 2 
gpu_sim_cycle = 25327
gpu_sim_insn = 3147264
gpu_ipc =     124.2652
gpu_tot_sim_cycle = 34487
gpu_tot_sim_insn = 3462208
gpu_tot_ipc =     100.3917
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 2687
gpu_stall_icnt2sh    = 22891
gpu_total_sim_rate=164867

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 71453
	L1I_total_cache_misses = 971
	L1I_total_cache_miss_rate = 0.0136
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4816, Miss = 2432, Miss_rate = 0.505, Pending_hits = 58, Reservation_fails = 16563
	L1D_cache_core[1]: Access = 5733, Miss = 2690, Miss_rate = 0.469, Pending_hits = 64, Reservation_fails = 16225
	L1D_cache_core[2]: Access = 5488, Miss = 2537, Miss_rate = 0.462, Pending_hits = 65, Reservation_fails = 16717
	L1D_cache_core[3]: Access = 4868, Miss = 2479, Miss_rate = 0.509, Pending_hits = 97, Reservation_fails = 17645
	L1D_cache_core[4]: Access = 4826, Miss = 2456, Miss_rate = 0.509, Pending_hits = 60, Reservation_fails = 17592
	L1D_cache_core[5]: Access = 5402, Miss = 2654, Miss_rate = 0.491, Pending_hits = 69, Reservation_fails = 18070
	L1D_cache_core[6]: Access = 5188, Miss = 2733, Miss_rate = 0.527, Pending_hits = 82, Reservation_fails = 16707
	L1D_cache_core[7]: Access = 5638, Miss = 2941, Miss_rate = 0.522, Pending_hits = 104, Reservation_fails = 17528
	L1D_cache_core[8]: Access = 5338, Miss = 2746, Miss_rate = 0.514, Pending_hits = 121, Reservation_fails = 17102
	L1D_cache_core[9]: Access = 5636, Miss = 2660, Miss_rate = 0.472, Pending_hits = 76, Reservation_fails = 16990
	L1D_cache_core[10]: Access = 5284, Miss = 2527, Miss_rate = 0.478, Pending_hits = 56, Reservation_fails = 16674
	L1D_cache_core[11]: Access = 5744, Miss = 2804, Miss_rate = 0.488, Pending_hits = 74, Reservation_fails = 17784
	L1D_cache_core[12]: Access = 5978, Miss = 2573, Miss_rate = 0.430, Pending_hits = 104, Reservation_fails = 16625
	L1D_cache_core[13]: Access = 5274, Miss = 2420, Miss_rate = 0.459, Pending_hits = 97, Reservation_fails = 15767
	L1D_cache_core[14]: Access = 5724, Miss = 2473, Miss_rate = 0.432, Pending_hits = 137, Reservation_fails = 15462
	L1D_total_cache_accesses = 80937
	L1D_total_cache_misses = 39125
	L1D_total_cache_miss_rate = 0.4834
	L1D_total_cache_pending_hits = 1264
	L1D_total_cache_reservation_fails = 253451
	L1D_cache_data_port_util = 0.108
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 2786
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.1608
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 39494
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1176
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9217
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 107953
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2338
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1054
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 88
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 29908
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 145498
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 70482
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 971
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
816, 816, 544, 544, 544, 544, 544, 544, 272, 272, 272, 272, 272, 272, 272, 272, 
gpgpu_n_tot_thrd_icount = 4137856
gpgpu_n_tot_w_icount = 129308
gpgpu_n_stall_shd_mem = 300656
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 9217
gpgpu_n_mem_write_global = 31050
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 601920
gpgpu_n_store_insn = 302400
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 79936
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 300656
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:470411	W0_Idle:66885	W0_Scoreboard:87080	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:36144	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:93164
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 73736 {8:9217,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3243600 {40:9000,72:1800,136:20250,}
traffic_breakdown_coretomem[INST_ACC_R] = 592 {8:74,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1253512 {136:9217,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 248400 {8:31050,}
traffic_breakdown_memtocore[INST_ACC_R] = 10064 {136:74,}
maxmrqlatency = 63 
maxdqlatency = 0 
maxmflatency = 641 
averagemflatency = 238 
max_icnt2mem_latency = 357 
max_icnt2sh_latency = 34486 
mrq_lat_table:1040 	438 	83 	128 	66 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	29482 	10726 	74 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1767 	2128 	4597 	25897 	5891 	76 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2839 	4794 	1568 	31 	0 	0 	0 	0 	102 	333 	6426 	22948 	1241 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	53 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0       232         0         0      3000      3244      2660      2635      1344      1353      1360      1359      1425      1487      2640      9194 
dram[1]:       232       609         0         0      2951      3232      2666      2631      1341      1385      1356      1376      1416      1479      3854         0 
dram[2]:       516      1341         0         0      3028      2944      2613      2643      1344      1469      1357      1472      1416      1531      4840         0 
dram[3]:      1622         0         0         0      2969      2963      2612      2641      1334      1385      1351      1382      1638      1410      5907         0 
dram[4]:      1104         0         0         0      2897      2976      3856      2654      1332      1401      1347      1393      1471      1404      6966         0 
dram[5]:         0         0         0         0      3235      2932      2637      2657      1357      1397      1365      1494      1656      1346      8060         0 
average row accesses per activate:
dram[0]:       inf  1.000000      -nan      -nan 20.000000 20.000000 58.000000 54.000000  2.000000  4.000000 32.000000 32.000000 32.000000 32.000000  2.000000  2.000000 
dram[1]:  1.000000  2.000000      -nan      -nan 20.000000 20.000000 58.000000 54.000000  2.000000  4.000000 32.000000 32.000000 32.000000 32.000000  2.000000      -nan 
dram[2]:  2.000000  1.000000      -nan      -nan 20.000000 24.000000 58.000000 54.000000  4.000000  4.000000 32.000000 32.000000 32.000000 32.000000  2.000000      -nan 
dram[3]:  2.000000      -nan      -nan      -nan 20.000000 24.000000 58.000000 54.000000  4.000000  4.000000 32.000000 32.000000 32.000000 32.000000  2.000000      -nan 
dram[4]:  2.000000      -nan      -nan      -nan 20.000000 24.000000 58.000000 54.000000  4.000000  4.000000 32.000000 32.000000 32.000000 32.000000  2.000000      -nan 
dram[5]:      -nan      -nan      -nan      -nan 20.000000 24.000000 55.000000 54.000000  4.000000  4.000000 32.000000 32.000000 32.000000 32.000000  2.000000      -nan 
average row locality = 1763/74 = 23.824324
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         1         0         0        10        10        30        28         2         4        32        32        32        32         2         2 
dram[1]:         1         2         0         0        10        10        30        28         2         4        32        32        32        32         2         0 
dram[2]:         2         1         0         0        10        12        30        28         4         4        32        32        32        32         2         0 
dram[3]:         2         0         0         0        10        12        30        28         4         4        32        32        32        32         2         0 
dram[4]:         2         0         0         0        10        12        30        28         4         4        32        32        32        32         2         0 
dram[5]:         0         0         0         0        10        12        29        28         4         4        32        32        32        32         2         0 
total reads: 1313
min_bank_accesses = 0!
chip skew: 221/217 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0        10        10        28        26         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        10        10        28        26         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        10        12        28        26         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        10        12        28        26         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        10        12        28        26         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        10        12        26        26         0         0         0         0         0         0         0         0 
total reads: 450
min_bank_accesses = 0!
chip skew: 76/74 = 1.03
average mf latency per bank:
dram[0]:       2363         0    none      none         129       131       133       133     17566     21110     18792     20358      3872      2838      9496      9532
dram[1]:          0         0    none      none         132       133       133       134     24536     18198     18669     18868      5200      2951      9256    none  
dram[2]:          0         0    none      none         131       128       139       134     17157     24464     19318     16630      2440      3340     11853    none  
dram[3]:          0    none      none      none         130       130       136       133     23398     18176     17787     17941      2921      4121      8914    none  
dram[4]:          0    none      none      none         130       130       134       134     18545     21606     17770     18447      4261      2802      8283    none  
dram[5]:     none      none      none      none         128       129       138       135     20202     22816     17488     18745      4700      3411      6308    none  
maximum mf latency per bank:
dram[0]:        266         0         0         0       285       278       339       317       389       351       466       541       462       541       384       368
dram[1]:          0         0         0         0       301       295       341       332       346       505       429       490       504       521       356         0
dram[2]:          0         0         0         0       290       265       277       324       429       521       574       626       547       641       356         0
dram[3]:          0         0         0         0       273       277       268       332       398       472       532       540       524       511       364         0
dram[4]:          0         0         0         0       273       274       267       327       456       472       515       527       589       514       392         0
dram[5]:          0         0         0         0       264       271       345       332       371       561       499       583       564       581       396         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45521 n_nop=44923 n_act=14 n_pre=0 n_req=292 n_rd=436 n_write=148 bw_util=0.02566
n_activity=3876 dram_eff=0.3013
bk0: 2a 45502i bk1: 2a 45502i bk2: 0a 45518i bk3: 0a 45522i bk4: 20a 45312i bk5: 20a 45301i bk6: 60a 44943i bk7: 56a 44960i bk8: 4a 45497i bk9: 8a 45486i bk10: 64a 45347i bk11: 64a 45278i bk12: 64a 45312i bk13: 64a 45354i bk14: 4a 45500i bk15: 4a 45499i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0178379
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45521 n_nop=44926 n_act=13 n_pre=0 n_req=291 n_rd=434 n_write=148 bw_util=0.02557
n_activity=3810 dram_eff=0.3055
bk0: 2a 45504i bk1: 4a 45503i bk2: 0a 45524i bk3: 0a 45524i bk4: 20a 45294i bk5: 20a 45292i bk6: 60a 44904i bk7: 56a 44920i bk8: 4a 45496i bk9: 8a 45484i bk10: 64a 45335i bk11: 64a 45304i bk12: 64a 45270i bk13: 64a 45320i bk14: 4a 45499i bk15: 0a 45520i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0300521
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45521 n_nop=44914 n_act=13 n_pre=0 n_req=297 n_rd=442 n_write=152 bw_util=0.0261
n_activity=3802 dram_eff=0.3125
bk0: 4a 45500i bk1: 2a 45503i bk2: 0a 45519i bk3: 0a 45523i bk4: 20a 45323i bk5: 24a 45275i bk6: 60a 44898i bk7: 56a 44930i bk8: 8a 45485i bk9: 8a 45489i bk10: 64a 45348i bk11: 64a 45348i bk12: 64a 45339i bk13: 64a 45328i bk14: 4a 45499i bk15: 0a 45519i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.017069
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45521 n_nop=44917 n_act=12 n_pre=0 n_req=296 n_rd=440 n_write=152 bw_util=0.02601
n_activity=3759 dram_eff=0.315
bk0: 4a 45499i bk1: 0a 45519i bk2: 0a 45522i bk3: 0a 45524i bk4: 20a 45292i bk5: 24a 45235i bk6: 60a 44940i bk7: 56a 44956i bk8: 8a 45488i bk9: 8a 45477i bk10: 64a 45335i bk11: 64a 45312i bk12: 64a 45336i bk13: 64a 45302i bk14: 4a 45498i bk15: 0a 45518i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0176622
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45521 n_nop=44917 n_act=12 n_pre=0 n_req=296 n_rd=440 n_write=152 bw_util=0.02601
n_activity=3819 dram_eff=0.31
bk0: 4a 45499i bk1: 0a 45520i bk2: 0a 45520i bk3: 0a 45525i bk4: 20a 45300i bk5: 24a 45232i bk6: 60a 44932i bk7: 56a 44927i bk8: 8a 45490i bk9: 8a 45485i bk10: 64a 45333i bk11: 64a 45283i bk12: 64a 45292i bk13: 64a 45284i bk14: 4a 45497i bk15: 0a 45517i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0203642
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45521 n_nop=44928 n_act=11 n_pre=0 n_req=291 n_rd=434 n_write=148 bw_util=0.02557
n_activity=3785 dram_eff=0.3075
bk0: 0a 45517i bk1: 0a 45521i bk2: 0a 45522i bk3: 0a 45524i bk4: 20a 45337i bk5: 24a 45272i bk6: 58a 44937i bk7: 56a 44943i bk8: 8a 45487i bk9: 8a 45487i bk10: 64a 45330i bk11: 64a 45349i bk12: 64a 45335i bk13: 64a 45318i bk14: 4a 45496i bk15: 0a 45516i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.019178

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3328, Miss = 109, Miss_rate = 0.033, Pending_hits = 50, Reservation_fails = 0
L2_cache_bank[1]: Access = 3513, Miss = 109, Miss_rate = 0.031, Pending_hits = 58, Reservation_fails = 116
L2_cache_bank[2]: Access = 3493, Miss = 109, Miss_rate = 0.031, Pending_hits = 47, Reservation_fails = 0
L2_cache_bank[3]: Access = 3330, Miss = 108, Miss_rate = 0.032, Pending_hits = 44, Reservation_fails = 85
L2_cache_bank[4]: Access = 3391, Miss = 112, Miss_rate = 0.033, Pending_hits = 49, Reservation_fails = 0
L2_cache_bank[5]: Access = 3174, Miss = 109, Miss_rate = 0.034, Pending_hits = 53, Reservation_fails = 79
L2_cache_bank[6]: Access = 3274, Miss = 112, Miss_rate = 0.034, Pending_hits = 38, Reservation_fails = 0
L2_cache_bank[7]: Access = 3339, Miss = 108, Miss_rate = 0.032, Pending_hits = 55, Reservation_fails = 0
L2_cache_bank[8]: Access = 3382, Miss = 112, Miss_rate = 0.033, Pending_hits = 54, Reservation_fails = 0
L2_cache_bank[9]: Access = 3335, Miss = 108, Miss_rate = 0.032, Pending_hits = 45, Reservation_fails = 0
L2_cache_bank[10]: Access = 3472, Miss = 109, Miss_rate = 0.031, Pending_hits = 58, Reservation_fails = 0
L2_cache_bank[11]: Access = 3325, Miss = 108, Miss_rate = 0.032, Pending_hits = 49, Reservation_fails = 145
L2_total_cache_accesses = 40356
L2_total_cache_misses = 1313
L2_total_cache_miss_rate = 0.0325
L2_total_cache_pending_hits = 600
L2_total_cache_reservation_fails = 425
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7783
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 583
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 851
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 145
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 30600
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 450
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 47
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 11
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 280
L2_cache_data_port_util = 0.298
L2_cache_fill_port_util = 0.013

icnt_total_pkts_mem_to_simt=77550
icnt_total_pkts_simt_to_mem=133956
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 25.6211
	minimum = 6
	maximum = 317
Network latency average = 17.9944
	minimum = 6
	maximum = 266
Slowest packet = 3103
Flit latency average = 16.5879
	minimum = 6
	maximum = 266
Slowest flit = 8712
Fragmentation average = 0.005858
	minimum = 0
	maximum = 232
Injected packet rate average = 0.116579
	minimum = 0.0923915 (at node 1)
	maximum = 0.137205 (at node 16)
Accepted packet rate average = 0.116579
	minimum = 0.0923915 (at node 1)
	maximum = 0.137205 (at node 16)
Injected flit rate average = 0.304951
	minimum = 0.215975 (at node 20)
	maximum = 0.390808 (at node 7)
Accepted flit rate average= 0.304951
	minimum = 0.158842 (at node 12)
	maximum = 0.439255 (at node 16)
Injected packet length average = 2.61583
Accepted packet length average = 2.61583
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.6684 (2 samples)
	minimum = 6 (2 samples)
	maximum = 202.5 (2 samples)
Network latency average = 13.5844 (2 samples)
	minimum = 6 (2 samples)
	maximum = 177 (2 samples)
Flit latency average = 12.1965 (2 samples)
	minimum = 6 (2 samples)
	maximum = 175 (2 samples)
Fragmentation average = 0.002929 (2 samples)
	minimum = 0 (2 samples)
	maximum = 116 (2 samples)
Injected packet rate average = 0.0602949 (2 samples)
	minimum = 0.0461958 (2 samples)
	maximum = 0.0921289 (2 samples)
Accepted packet rate average = 0.0602949 (2 samples)
	minimum = 0.0461958 (2 samples)
	maximum = 0.0921289 (2 samples)
Injected flit rate average = 0.158484 (2 samples)
	minimum = 0.107988 (2 samples)
	maximum = 0.306267 (2 samples)
Accepted flit rate average = 0.158484 (2 samples)
	minimum = 0.0794212 (2 samples)
	maximum = 0.249813 (2 samples)
Injected packet size average = 2.62847 (2 samples)
Accepted packet size average = 2.62847 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 21 sec (21 sec)
gpgpu_simulation_rate = 164867 (inst/sec)
gpgpu_simulation_rate = 1642 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x404360 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z11BiasForwardIfEvPT_S1_iii' to stream 0, gridDim= (3,72,1) blockDim = (8,8,1) 
kernel '_Z11BiasForwardIfEvPT_S1_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,34487)
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,34487)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,34487)
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,34487)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,34487)
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,34487)
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,34487)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,34487)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,34487)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,34487)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,34487)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,34487)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,34487)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,34487)
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,34487)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,34487)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,34487)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,34487)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,34487)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,34487)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,34487)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,34487)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,34487)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,34487)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,34487)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,34487)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,34487)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,34487)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,34487)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,34487)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,34487)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,34487)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,34487)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,34487)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,34487)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,34487)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,34487)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,34487)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,34487)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,34487)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,34487)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,34487)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,34487)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,34487)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,34487)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,34487)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,34487)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,34487)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,34487)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,34487)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,34487)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,34487)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,34487)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,34487)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,34487)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,34487)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,34487)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,34487)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,34487)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,34487)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,34487)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,34487)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,34487)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,34487)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,34487)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,34487)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,34487)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,34487)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,34487)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,34487)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,34487)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,34487)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,34487)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,34487)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,34487)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,34487)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,34487)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,34487)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,34487)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,34487)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,34487)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,34487)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,34487)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,34487)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,34487)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,34487)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,34487)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,34487)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,34487)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,34487)
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(7,34487)
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(7,34487)
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(7,34487)
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(7,34487)
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(7,34487)
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(7,34487)
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(7,34487)
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(7,34487)
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(7,34487)
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(7,34487)
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(7,34487)
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(7,34487)
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(7,34487)
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(7,34487)
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(7,34487)
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(8,34487)
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(8,34487)
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(8,34487)
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(8,34487)
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(8,34487)
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(8,34487)
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(8,34487)
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(8,34487)
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(8,34487)
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(8,34487)
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(8,34487)
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(8,34487)
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(8,34487)
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(8,34487)
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(8,34487)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(0,39,0) tid=(7,7,0)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(0,36,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 35487  inst.: 3648048 (ipc=185.8) sim_rate=165820 (inst/sec) elapsed = 0:0:00:22 / Wed Jul 25 11:19:45 2018
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1589,34487), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1590,34487)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1619,34487), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1620,34487)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1658,34487), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1659,34487)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(2,39,0) tid=(3,3,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1684,34487), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1685,34487)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1686,34487), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1687,34487)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1704,34487), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1705,34487)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1718,34487), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1719,34487)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1724,34487), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1725,34487)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1732,34487), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1733,34487)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1765,34487), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1766,34487)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1770,34487), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1771,34487)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1782,34487), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1783,34487)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1788,34487), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1789,34487)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1789,34487), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1790,34487)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1790,34487), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1791,34487)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1792,34487), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1793,34487)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1794,34487), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1795,34487)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1825,34487), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1826,34487)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1832,34487), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1833,34487)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1834,34487), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1835,34487)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1842,34487), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1843,34487)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1851,34487), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1852,34487)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1857,34487), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(1858,34487)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1858,34487), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1859,34487)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1873,34487), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1874,34487)
GPGPU-Sim uArch: Shader 14 finished CTA #6 (1881,34487), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(1882,34487)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1884,34487), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1885,34487)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1885,34487), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1886,34487)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1888,34487), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1889,34487)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1905,34487), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1906,34487)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1909,34487), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1910,34487)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1919,34487), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1920,34487)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1921,34487), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #7 (1921,34487), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1922,34487)
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(1922,34487)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1925,34487), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1926,34487)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1930,34487), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1931,34487)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1938,34487), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1939,34487)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1943,34487), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1944,34487)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1944,34487), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1945,34487)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1954,34487), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1955,34487)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1959,34487), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1960,34487)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1972,34487), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1973,34487)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1975,34487), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1976,34487)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1982,34487), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(1983,34487)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (1983,34487), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(1984,34487)
GPGPU-Sim uArch: Shader 13 finished CTA #6 (1997,34487), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(1998,34487)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1999,34487), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(2000,34487)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (2002,34487), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(2003,34487)
GPGPU-Sim uArch: Shader 12 finished CTA #7 (2015,34487), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(2016,34487)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (2022,34487), 7 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (2022,34487), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(2023,34487)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(2023,34487)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2023,34487), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(2024,34487)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2025,34487), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(2026,34487)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (2037,34487), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(2038,34487)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (2046,34487), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(2047,34487)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2048,34487), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(2049,34487)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2050,34487), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2051,34487)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2051,34487), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(2052,34487)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2053,34487), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(2054,34487)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2065,34487), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2066,34487)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2066,34487), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2067,34487)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (2069,34487), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(2070,34487)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (2071,34487), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(2072,34487)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2074,34487), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2074,34487), 7 CTAs running
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(1,54,0) tid=(7,1,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2075,34487)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2075,34487)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (2079,34487), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(2080,34487)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2080,34487), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(2081,34487)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2081,34487), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(2082,34487)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2086,34487), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(2087,34487)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (2088,34487), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2088,34487), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(2089,34487)
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(2089,34487)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (2092,34487), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(2093,34487)
GPGPU-Sim uArch: Shader 2 finished CTA #7 (2097,34487), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(2098,34487)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (2098,34487), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(2099,34487)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (2099,34487), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(2100,34487)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (2105,34487), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(2106,34487)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2109,34487), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(2110,34487)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (2112,34487), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(2113,34487)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (2117,34487), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(2118,34487)
GPGPU-Sim uArch: Shader 13 finished CTA #7 (2122,34487), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(2123,34487)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (2124,34487), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(2125,34487)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (2133,34487), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(2134,34487)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (2134,34487), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(2135,34487)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (2136,34487), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(2137,34487)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (2137,34487), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(2138,34487)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (2140,34487), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(2141,34487)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (2142,34487), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(2143,34487)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (2146,34487), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(2147,34487)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (2151,34487), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(2152,34487)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (2152,34487), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(2153,34487)
GPGPU-Sim uArch: Shader 0 finished CTA #7 (2155,34487), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(2156,34487)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (2156,34487), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #6 (2156,34487), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(2157,34487)
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(2157,34487)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (2158,34487), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(2159,34487)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (2159,34487), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(2160,34487)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2165,34487), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(2166,34487)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (2171,34487), 7 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #7 (2178,34487), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #6 (2180,34487), 7 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (2184,34487), 7 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (2187,34487), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #6 (2189,34487), 6 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (2198,34487), 7 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #6 (2203,34487), 6 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (2206,34487), 7 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (2217,34487), 6 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (2233,34487), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #6 (2238,34487), 6 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #6 (2239,34487), 7 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2246,34487), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2278,34487), 7 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #6 (2283,34487), 6 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2304,34487), 6 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2338,34487), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #7 (2372,34487), 7 CTAs running
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(2,50,0) tid=(7,1,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2400,34487), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2402,34487), 6 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #7 (2418,34487), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #7 (2420,34487), 7 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #6 (2440,34487), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #7 (2447,34487), 6 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #7 (2460,34487), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2468,34487), 6 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (2474,34487), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #7 (2476,34487), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #7 (2480,34487), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2496,34487), 6 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2498,34487), 7 CTAs running
GPGPU-Sim uArch: cycles simulated: 36987  inst.: 3891856 (ipc=171.9) sim_rate=169211 (inst/sec) elapsed = 0:0:00:23 / Wed Jul 25 11:19:46 2018
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2500,34487), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #7 (2514,34487), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2530,34487), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2532,34487), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (2538,34487), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #7 (2554,34487), 6 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2560,34487), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2568,34487), 7 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2568,34487), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2572,34487), 6 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (2580,34487), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2582,34487), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (2604,34487), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2612,34487), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2612,34487), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2616,34487), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2632,34487), 6 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2638,34487), 6 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2650,34487), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #6 (2658,34487), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2662,34487), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2682,34487), 6 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (2684,34487), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2702,34487), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (2708,34487), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (2710,34487), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #6 (2730,34487), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2734,34487), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2736,34487), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2738,34487), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (2740,34487), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (2744,34487), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2746,34487), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (2748,34487), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2748,34487), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2748,34487), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (2752,34487), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2752,34487), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #6 (2752,34487), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #7 (2754,34487), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #5 (2756,34487), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #6 (2756,34487), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (2760,34487), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2762,34487), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (2765,34487), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (2767,34487), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2767,34487), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (2769,34487), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2771,34487), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (2773,34487), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2775,34487), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #7 (2775,34487), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2785,34487), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2785,34487), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2787,34487), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (2792,34487), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2796,34487), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #6 (2800,34487), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2802,34487), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2805,34487), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (2806,34487), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (2806,34487), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (2819,34487), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2826,34487), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (2835,34487), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2839,34487), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (2842,34487), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #7 (2844,34487), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #4 (2845,34487), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (2847,34487), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #6 (2853,34487), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2853,34487), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (2863,34487), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (2875,34487), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (2881,34487), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #7 (2881,34487), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #7 (2883,34487), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #5 (2889,34487), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (2890,34487), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (2896,34487), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #6 (2899,34487), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (2907,34487), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #4 (2909,34487), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (2911,34487), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (2913,34487), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2929,34487), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #5 (2940,34487), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #6 (2950,34487), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z11BiasForwardIfEvPT_S1_iii' finished on shader 11.
kernel_name = _Z11BiasForwardIfEvPT_S1_iii 
kernel_launch_uid = 3 
gpu_sim_cycle = 2951
gpu_sim_insn = 440064
gpu_ipc =     149.1237
gpu_tot_sim_cycle = 37438
gpu_tot_sim_insn = 3902272
gpu_tot_ipc =     104.2329
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 3720
gpu_stall_icnt2sh    = 29491
gpu_total_sim_rate=169664

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 79949
	L1I_total_cache_misses = 1691
	L1I_total_cache_miss_rate = 0.0212
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 5044, Miss = 2530, Miss_rate = 0.502, Pending_hits = 80, Reservation_fails = 17191
	L1D_cache_core[1]: Access = 5967, Miss = 2782, Miss_rate = 0.466, Pending_hits = 88, Reservation_fails = 16869
	L1D_cache_core[2]: Access = 5720, Miss = 2635, Miss_rate = 0.461, Pending_hits = 96, Reservation_fails = 17155
	L1D_cache_core[3]: Access = 5026, Miss = 2547, Miss_rate = 0.507, Pending_hits = 112, Reservation_fails = 18490
	L1D_cache_core[4]: Access = 5044, Miss = 2542, Miss_rate = 0.504, Pending_hits = 80, Reservation_fails = 18301
	L1D_cache_core[5]: Access = 5586, Miss = 2734, Miss_rate = 0.489, Pending_hits = 88, Reservation_fails = 18879
	L1D_cache_core[6]: Access = 5374, Miss = 2813, Miss_rate = 0.523, Pending_hits = 94, Reservation_fails = 17505
	L1D_cache_core[7]: Access = 5838, Miss = 3021, Miss_rate = 0.517, Pending_hits = 124, Reservation_fails = 18256
	L1D_cache_core[8]: Access = 5534, Miss = 2832, Miss_rate = 0.512, Pending_hits = 140, Reservation_fails = 17901
	L1D_cache_core[9]: Access = 5818, Miss = 2740, Miss_rate = 0.471, Pending_hits = 88, Reservation_fails = 17721
	L1D_cache_core[10]: Access = 5516, Miss = 2619, Miss_rate = 0.475, Pending_hits = 78, Reservation_fails = 17398
	L1D_cache_core[11]: Access = 5958, Miss = 2896, Miss_rate = 0.486, Pending_hits = 95, Reservation_fails = 18537
	L1D_cache_core[12]: Access = 6204, Miss = 2671, Miss_rate = 0.431, Pending_hits = 121, Reservation_fails = 17407
	L1D_cache_core[13]: Access = 5524, Miss = 2518, Miss_rate = 0.456, Pending_hits = 123, Reservation_fails = 16375
	L1D_cache_core[14]: Access = 5952, Miss = 2571, Miss_rate = 0.432, Pending_hits = 172, Reservation_fails = 15839
	L1D_total_cache_accesses = 84105
	L1D_total_cache_misses = 40451
	L1D_total_cache_miss_rate = 0.4810
	L1D_total_cache_pending_hits = 1579
	L1D_total_cache_reservation_fails = 263824
	L1D_cache_data_port_util = 0.100
	L1D_cache_fill_port_util = 0.025
L1C_cache:
	L1C_total_cache_accesses = 4514
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0992
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 39884
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1491
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 115954
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 4066
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2191
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 88
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30067
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 147870
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 78258
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1691
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
886, 886, 614, 614, 614, 614, 614, 614, 342, 342, 342, 342, 342, 342, 342, 342, 
gpgpu_n_tot_thrd_icount = 4621696
gpgpu_n_tot_w_icount = 144428
gpgpu_n_stall_shd_mem = 312901
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 10384
gpgpu_n_mem_write_global = 32346
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 624960
gpgpu_n_store_insn = 313920
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 130624
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 312901
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:486684	W0_Idle:97907	W0_Scoreboard:110733	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:38160	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:106268
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 83072 {8:10384,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3366864 {40:9504,72:1872,136:20970,}
traffic_breakdown_coretomem[INST_ACC_R] = 952 {8:119,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1412224 {136:10384,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 258768 {8:32346,}
traffic_breakdown_memtocore[INST_ACC_R] = 16184 {136:119,}
maxmrqlatency = 63 
maxdqlatency = 0 
maxmflatency = 668 
averagemflatency = 239 
max_icnt2mem_latency = 357 
max_icnt2sh_latency = 37437 
mrq_lat_table:1244 	478 	99 	163 	130 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	30764 	11860 	121 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	2265 	2773 	5247 	26557 	5946 	76 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2948 	5578 	1836 	37 	0 	0 	0 	0 	102 	333 	6426 	22948 	2537 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	55 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         2         1         0         0         0         0         0         0         0         0         0         0         0         0         2         2 
dram[1]:         1         2         0         0         0         0         0         0         0         0         0         0         0         0         2         0 
dram[2]:         2         1         0         0         0         0         0         0         0         0         0         0         0         0         2         0 
dram[3]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         2         0 
dram[4]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         2         0 
dram[5]:         0         1         0         0         0         0         0         0         0         0         0         0         0         0         2         0 
maximum service time to same row:
dram[0]:      1896      1194         0         0      3000      3244      2660      2635      1344      1353      1360      1359      1425      1487      2640      9194 
dram[1]:      2233      1222         0         0      2951      3232      2666      2631      1341      1385      1356      1376      1416      1479      3854      1266 
dram[2]:      1969      1341         0         0      3028      2944      2613      2643      1344      1469      1357      1472      1416      1531      4840      1274 
dram[3]:      1622      2529         0         0      2969      2963      2612      2641      1334      1385      1351      1382      1638      1410      5907      1290 
dram[4]:      1400      2529         0         0      2897      2976      3856      2654      1332      1401      1347      1393      1471      1404      6966      1294 
dram[5]:      2503      2290         0         0      3235      2932      2637      2657      1357      1397      1365      1494      1656      1346      8060      1241 
average row accesses per activate:
dram[0]:  3.500000  2.000000      -nan      -nan 20.000000 20.000000 58.000000 54.000000  2.000000  4.000000 32.000000 32.000000 32.000000 32.000000 14.000000 14.000000 
dram[1]:  2.500000  2.333333      -nan      -nan 20.000000 20.000000 58.000000 54.000000  2.000000  4.000000 32.000000 32.000000 32.000000 32.000000 14.000000 26.000000 
dram[2]:  3.000000  2.500000      -nan      -nan 20.000000 24.000000 58.000000 54.000000  4.000000  4.000000 32.000000 32.000000 32.000000 32.000000 14.000000 26.000000 
dram[3]:  3.000000  4.000000      -nan      -nan 20.000000 24.000000 58.000000 54.000000  4.000000  4.000000 32.000000 32.000000 32.000000 32.000000 14.000000 26.000000 
dram[4]:  3.000000  4.000000      -nan      -nan 20.000000 24.000000 58.000000 54.000000  4.000000  4.000000 32.000000 32.000000 32.000000 32.000000 14.000000 26.000000 
dram[5]:  4.000000  2.500000      -nan      -nan 20.000000 24.000000 55.000000 54.000000  4.000000  4.000000 32.000000 32.000000 32.000000 32.000000 14.000000 27.000000 
average row locality = 2129/102 = 20.872549
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         7         6         0         0        10        10        30        28         2         4        32        32        32        32        28        28 
dram[1]:         5         7         0         0        10        10        30        28         2         4        32        32        32        32        28        26 
dram[2]:         6         5         0         0        10        12        30        28         4         4        32        32        32        32        28        26 
dram[3]:         6         4         0         0        10        12        30        28         4         4        32        32        32        32        28        26 
dram[4]:         6         4         0         0        10        12        30        28         4         4        32        32        32        32        28        26 
dram[5]:         4         5         0         0        10        12        29        28         4         4        32        32        32        32        28        27 
total reads: 1679
min_bank_accesses = 0!
chip skew: 281/278 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0        10        10        28        26         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        10        10        28        26         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        10        12        28        26         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        10        12        28        26         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        10        12        28        26         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        10        12        26        26         0         0         0         0         0         0         0         0 
total reads: 450
min_bank_accesses = 0!
chip skew: 76/74 = 1.03
average mf latency per bank:
dram[0]:       1294      2115    none      none         129       131       133       133     17566     21110     18792     20358      3872      2838      2356      2340
dram[1]:       1335      1672    none      none         132       133       133       134     24536     18198     18669     18868      5200      2951      2250      1972
dram[2]:       1092      1412    none      none         131       128       139       134     17157     24464     19318     16630      2440      3340      2579      1830
dram[3]:       1089      1778    none      none         130       130       136       133     23398     18176     17787     17941      2921      4121      2243      1911
dram[4]:       1052      1750    none      none         130       130       134       134     18545     21606     17770     18447      4261      2802      2222      1856
dram[5]:       1739      1455    none      none         128       129       138       135     20202     22816     17488     18745      4700      3411      2109      1809
maximum mf latency per bank:
dram[0]:        364       555         0         0       285       278       339       317       389       351       466       541       462       541       510       582
dram[1]:        357       585         0         0       301       295       341       332       346       505       429       490       504       521       467       668
dram[2]:        392       391         0         0       290       265       277       324       429       521       574       626       547       641       524       494
dram[3]:        355       417         0         0       273       277       268       332       398       472       532       540       524       511       492       531
dram[4]:        368       396         0         0       273       274       267       327       456       472       515       527       589       514       515       530
dram[5]:        427       433         0         0       264       271       345       332       371       561       499       583       564       581       550       534

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49415 n_nop=48679 n_act=20 n_pre=6 n_req=355 n_rd=562 n_write=148 bw_util=0.02874
n_activity=4588 dram_eff=0.3095
bk0: 14a 49319i bk1: 12a 49309i bk2: 0a 49406i bk3: 0a 49413i bk4: 20a 49204i bk5: 20a 49193i bk6: 60a 48835i bk7: 56a 48852i bk8: 4a 49391i bk9: 8a 49380i bk10: 64a 49242i bk11: 64a 49174i bk12: 64a 49209i bk13: 64a 49252i bk14: 56a 49247i bk15: 56a 49182i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0235354
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49415 n_nop=48689 n_act=18 n_pre=4 n_req=352 n_rd=556 n_write=148 bw_util=0.02849
n_activity=4477 dram_eff=0.3145
bk0: 10a 49358i bk1: 14a 49321i bk2: 0a 49414i bk3: 0a 49415i bk4: 20a 49186i bk5: 20a 49184i bk6: 60a 48798i bk7: 56a 48814i bk8: 4a 49390i bk9: 8a 49378i bk10: 64a 49230i bk11: 64a 49199i bk12: 64a 49166i bk13: 64a 49216i bk14: 56a 49242i bk15: 52a 49256i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.03333
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49415 n_nop=48681 n_act=17 n_pre=3 n_req=357 n_rd=562 n_write=152 bw_util=0.0289
n_activity=4438 dram_eff=0.3218
bk0: 12a 49347i bk1: 10a 49339i bk2: 0a 49410i bk3: 0a 49415i bk4: 20a 49215i bk5: 24a 49168i bk6: 60a 48792i bk7: 56a 48824i bk8: 8a 49379i bk9: 8a 49383i bk10: 64a 49243i bk11: 64a 49243i bk12: 64a 49234i bk13: 64a 49224i bk14: 56a 49240i bk15: 52a 49253i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0251948
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49415 n_nop=48685 n_act=16 n_pre=2 n_req=356 n_rd=560 n_write=152 bw_util=0.02882
n_activity=4392 dram_eff=0.3242
bk0: 12a 49350i bk1: 8a 49376i bk2: 0a 49413i bk3: 0a 49415i bk4: 20a 49184i bk5: 24a 49127i bk6: 60a 48833i bk7: 56a 48849i bk8: 8a 49381i bk9: 8a 49372i bk10: 64a 49231i bk11: 64a 49208i bk12: 64a 49232i bk13: 64a 49199i bk14: 56a 49234i bk15: 52a 49260i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0227259
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49415 n_nop=48685 n_act=16 n_pre=2 n_req=356 n_rd=560 n_write=152 bw_util=0.02882
n_activity=4394 dram_eff=0.3241
bk0: 12a 49347i bk1: 8a 49375i bk2: 0a 49411i bk3: 0a 49417i bk4: 20a 49192i bk5: 24a 49124i bk6: 60a 48824i bk7: 56a 48820i bk8: 8a 49385i bk9: 8a 49380i bk10: 64a 49228i bk11: 64a 49179i bk12: 64a 49188i bk13: 64a 49181i bk14: 56a 49233i bk15: 52a 49239i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0297278
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49415 n_nop=48691 n_act=16 n_pre=2 n_req=353 n_rd=558 n_write=148 bw_util=0.02857
n_activity=4457 dram_eff=0.3168
bk0: 8a 49378i bk1: 10a 49345i bk2: 0a 49412i bk3: 0a 49417i bk4: 20a 49230i bk5: 24a 49165i bk6: 58a 48830i bk7: 56a 48836i bk8: 8a 49381i bk9: 8a 49381i bk10: 64a 49224i bk11: 64a 49243i bk12: 64a 49230i bk13: 64a 49215i bk14: 56a 49232i bk15: 54a 49199i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0335323

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3562, Miss = 141, Miss_rate = 0.040, Pending_hits = 108, Reservation_fails = 199
L2_cache_bank[1]: Access = 3728, Miss = 140, Miss_rate = 0.038, Pending_hits = 113, Reservation_fails = 176
L2_cache_bank[2]: Access = 3695, Miss = 139, Miss_rate = 0.038, Pending_hits = 98, Reservation_fails = 0
L2_cache_bank[3]: Access = 3549, Miss = 139, Miss_rate = 0.039, Pending_hits = 103, Reservation_fails = 152
L2_cache_bank[4]: Access = 3597, Miss = 142, Miss_rate = 0.039, Pending_hits = 106, Reservation_fails = 0
L2_cache_bank[5]: Access = 3378, Miss = 139, Miss_rate = 0.041, Pending_hits = 107, Reservation_fails = 79
L2_cache_bank[6]: Access = 3478, Miss = 142, Miss_rate = 0.041, Pending_hits = 90, Reservation_fails = 0
L2_cache_bank[7]: Access = 3543, Miss = 138, Miss_rate = 0.039, Pending_hits = 108, Reservation_fails = 0
L2_cache_bank[8]: Access = 3583, Miss = 142, Miss_rate = 0.040, Pending_hits = 105, Reservation_fails = 0
L2_cache_bank[9]: Access = 3537, Miss = 138, Miss_rate = 0.039, Pending_hits = 98, Reservation_fails = 0
L2_cache_bank[10]: Access = 3671, Miss = 139, Miss_rate = 0.038, Pending_hits = 108, Reservation_fails = 0
L2_cache_bank[11]: Access = 3543, Miss = 140, Miss_rate = 0.040, Pending_hits = 104, Reservation_fails = 261
L2_total_cache_accesses = 42864
L2_total_cache_misses = 1679
L2_total_cache_miss_rate = 0.0392
L2_total_cache_pending_hits = 1248
L2_total_cache_reservation_fails = 867
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7948
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1222
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1214
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 272
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 31896
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 450
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 80
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 25
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 14
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 595
L2_cache_data_port_util = 0.284
L2_cache_fill_port_util = 0.015

icnt_total_pkts_mem_to_simt=84906
icnt_total_pkts_simt_to_mem=139992
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 24.3447
	minimum = 6
	maximum = 104
Network latency average = 17.7394
	minimum = 6
	maximum = 84
Slowest packet = 80855
Flit latency average = 14.7108
	minimum = 6
	maximum = 83
Slowest flit = 221629
Fragmentation average = 0.0121611
	minimum = 0
	maximum = 61
Injected packet rate average = 0.0629542
	minimum = 0.0454083 (at node 3)
	maximum = 0.0792952 (at node 15)
Accepted packet rate average = 0.0629542
	minimum = 0.0454083 (at node 3)
	maximum = 0.0792952 (at node 15)
Injected flit rate average = 0.168079
	minimum = 0.108099 (at node 5)
	maximum = 0.250085 (at node 15)
Accepted flit rate average= 0.168079
	minimum = 0.13758 (at node 3)
	maximum = 0.195188 (at node 12)
Injected packet length average = 2.66986
Accepted packet length average = 2.66986
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.8938 (3 samples)
	minimum = 6 (3 samples)
	maximum = 169.667 (3 samples)
Network latency average = 14.9694 (3 samples)
	minimum = 6 (3 samples)
	maximum = 146 (3 samples)
Flit latency average = 13.0346 (3 samples)
	minimum = 6 (3 samples)
	maximum = 144.333 (3 samples)
Fragmentation average = 0.00600636 (3 samples)
	minimum = 0 (3 samples)
	maximum = 97.6667 (3 samples)
Injected packet rate average = 0.0611813 (3 samples)
	minimum = 0.0459333 (3 samples)
	maximum = 0.087851 (3 samples)
Accepted packet rate average = 0.0611813 (3 samples)
	minimum = 0.0459333 (3 samples)
	maximum = 0.087851 (3 samples)
Injected flit rate average = 0.161682 (3 samples)
	minimum = 0.108025 (3 samples)
	maximum = 0.287539 (3 samples)
Accepted flit rate average = 0.161682 (3 samples)
	minimum = 0.0988076 (3 samples)
	maximum = 0.231605 (3 samples)
Injected packet size average = 2.64267 (3 samples)
Accepted packet size average = 2.64267 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 23 sec (23 sec)
gpgpu_simulation_rate = 169664 (inst/sec)
gpgpu_simulation_rate = 1627 (cycle/sec)
