
Drone_Controller_3DOF.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00011fb0  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000520  080120c0  080120c0  000220c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080125e0  080125e0  00030074  2**0
                  CONTENTS
  4 .ARM          00000000  080125e0  080125e0  00030074  2**0
                  CONTENTS
  5 .preinit_array 00000000  080125e0  080125e0  00030074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  080125e0  080125e0  000225e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000008  080125e8  080125e8  000225e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  080125f0  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001998  20000078  08012664  00030078  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20001a10  08012664  00031a10  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00030074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002941d  00000000  00000000  0003009d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004f62  00000000  00000000  000594ba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001638  00000000  00000000  0005e420  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000014b8  00000000  00000000  0005fa58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001decc  00000000  00000000  00060f10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001d921  00000000  00000000  0007eddc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009610d  00000000  00000000  0009c6fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0013280a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000065d4  00000000  00000000  00132860  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000078 	.word	0x20000078
 800012c:	00000000 	.word	0x00000000
 8000130:	080120a8 	.word	0x080120a8

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000007c 	.word	0x2000007c
 800014c:	080120a8 	.word	0x080120a8

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	; 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	3c01      	subs	r4, #1
 800028c:	bf28      	it	cs
 800028e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000292:	d2e9      	bcs.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__aeabi_dmul>:
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004ce:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d6:	bf1d      	ittte	ne
 80004d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004dc:	ea94 0f0c 	teqne	r4, ip
 80004e0:	ea95 0f0c 	teqne	r5, ip
 80004e4:	f000 f8de 	bleq	80006a4 <__aeabi_dmul+0x1dc>
 80004e8:	442c      	add	r4, r5
 80004ea:	ea81 0603 	eor.w	r6, r1, r3
 80004ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004fa:	bf18      	it	ne
 80004fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000500:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000504:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000508:	d038      	beq.n	800057c <__aeabi_dmul+0xb4>
 800050a:	fba0 ce02 	umull	ip, lr, r0, r2
 800050e:	f04f 0500 	mov.w	r5, #0
 8000512:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000516:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800051a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051e:	f04f 0600 	mov.w	r6, #0
 8000522:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000526:	f09c 0f00 	teq	ip, #0
 800052a:	bf18      	it	ne
 800052c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000530:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000534:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000538:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800053c:	d204      	bcs.n	8000548 <__aeabi_dmul+0x80>
 800053e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000542:	416d      	adcs	r5, r5
 8000544:	eb46 0606 	adc.w	r6, r6, r6
 8000548:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800054c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000550:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000554:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000558:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800055c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000560:	bf88      	it	hi
 8000562:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000566:	d81e      	bhi.n	80005a6 <__aeabi_dmul+0xde>
 8000568:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800056c:	bf08      	it	eq
 800056e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000572:	f150 0000 	adcs.w	r0, r0, #0
 8000576:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800057a:	bd70      	pop	{r4, r5, r6, pc}
 800057c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000580:	ea46 0101 	orr.w	r1, r6, r1
 8000584:	ea40 0002 	orr.w	r0, r0, r2
 8000588:	ea81 0103 	eor.w	r1, r1, r3
 800058c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000590:	bfc2      	ittt	gt
 8000592:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000596:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800059a:	bd70      	popgt	{r4, r5, r6, pc}
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a0:	f04f 0e00 	mov.w	lr, #0
 80005a4:	3c01      	subs	r4, #1
 80005a6:	f300 80ab 	bgt.w	8000700 <__aeabi_dmul+0x238>
 80005aa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005ae:	bfde      	ittt	le
 80005b0:	2000      	movle	r0, #0
 80005b2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005b6:	bd70      	pople	{r4, r5, r6, pc}
 80005b8:	f1c4 0400 	rsb	r4, r4, #0
 80005bc:	3c20      	subs	r4, #32
 80005be:	da35      	bge.n	800062c <__aeabi_dmul+0x164>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc1b      	bgt.n	80005fc <__aeabi_dmul+0x134>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0520 	rsb	r5, r4, #32
 80005cc:	fa00 f305 	lsl.w	r3, r0, r5
 80005d0:	fa20 f004 	lsr.w	r0, r0, r4
 80005d4:	fa01 f205 	lsl.w	r2, r1, r5
 80005d8:	ea40 0002 	orr.w	r0, r0, r2
 80005dc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e8:	fa21 f604 	lsr.w	r6, r1, r4
 80005ec:	eb42 0106 	adc.w	r1, r2, r6
 80005f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f4:	bf08      	it	eq
 80005f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f1c4 040c 	rsb	r4, r4, #12
 8000600:	f1c4 0520 	rsb	r5, r4, #32
 8000604:	fa00 f304 	lsl.w	r3, r0, r4
 8000608:	fa20 f005 	lsr.w	r0, r0, r5
 800060c:	fa01 f204 	lsl.w	r2, r1, r4
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000618:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800061c:	f141 0100 	adc.w	r1, r1, #0
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 0520 	rsb	r5, r4, #32
 8000630:	fa00 f205 	lsl.w	r2, r0, r5
 8000634:	ea4e 0e02 	orr.w	lr, lr, r2
 8000638:	fa20 f304 	lsr.w	r3, r0, r4
 800063c:	fa01 f205 	lsl.w	r2, r1, r5
 8000640:	ea43 0302 	orr.w	r3, r3, r2
 8000644:	fa21 f004 	lsr.w	r0, r1, r4
 8000648:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800064c:	fa21 f204 	lsr.w	r2, r1, r4
 8000650:	ea20 0002 	bic.w	r0, r0, r2
 8000654:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000658:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800065c:	bf08      	it	eq
 800065e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f094 0f00 	teq	r4, #0
 8000668:	d10f      	bne.n	800068a <__aeabi_dmul+0x1c2>
 800066a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800066e:	0040      	lsls	r0, r0, #1
 8000670:	eb41 0101 	adc.w	r1, r1, r1
 8000674:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000678:	bf08      	it	eq
 800067a:	3c01      	subeq	r4, #1
 800067c:	d0f7      	beq.n	800066e <__aeabi_dmul+0x1a6>
 800067e:	ea41 0106 	orr.w	r1, r1, r6
 8000682:	f095 0f00 	teq	r5, #0
 8000686:	bf18      	it	ne
 8000688:	4770      	bxne	lr
 800068a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800068e:	0052      	lsls	r2, r2, #1
 8000690:	eb43 0303 	adc.w	r3, r3, r3
 8000694:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000698:	bf08      	it	eq
 800069a:	3d01      	subeq	r5, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1c6>
 800069e:	ea43 0306 	orr.w	r3, r3, r6
 80006a2:	4770      	bx	lr
 80006a4:	ea94 0f0c 	teq	r4, ip
 80006a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ac:	bf18      	it	ne
 80006ae:	ea95 0f0c 	teqne	r5, ip
 80006b2:	d00c      	beq.n	80006ce <__aeabi_dmul+0x206>
 80006b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b8:	bf18      	it	ne
 80006ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006be:	d1d1      	bne.n	8000664 <__aeabi_dmul+0x19c>
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c8:	f04f 0000 	mov.w	r0, #0
 80006cc:	bd70      	pop	{r4, r5, r6, pc}
 80006ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d2:	bf06      	itte	eq
 80006d4:	4610      	moveq	r0, r2
 80006d6:	4619      	moveq	r1, r3
 80006d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006dc:	d019      	beq.n	8000712 <__aeabi_dmul+0x24a>
 80006de:	ea94 0f0c 	teq	r4, ip
 80006e2:	d102      	bne.n	80006ea <__aeabi_dmul+0x222>
 80006e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e8:	d113      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006ea:	ea95 0f0c 	teq	r5, ip
 80006ee:	d105      	bne.n	80006fc <__aeabi_dmul+0x234>
 80006f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f4:	bf1c      	itt	ne
 80006f6:	4610      	movne	r0, r2
 80006f8:	4619      	movne	r1, r3
 80006fa:	d10a      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006fc:	ea81 0103 	eor.w	r1, r1, r3
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000704:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000708:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800070c:	f04f 0000 	mov.w	r0, #0
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000716:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800071a:	bd70      	pop	{r4, r5, r6, pc}

0800071c <__aeabi_ddiv>:
 800071c:	b570      	push	{r4, r5, r6, lr}
 800071e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000722:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000726:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800072a:	bf1d      	ittte	ne
 800072c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000730:	ea94 0f0c 	teqne	r4, ip
 8000734:	ea95 0f0c 	teqne	r5, ip
 8000738:	f000 f8a7 	bleq	800088a <__aeabi_ddiv+0x16e>
 800073c:	eba4 0405 	sub.w	r4, r4, r5
 8000740:	ea81 0e03 	eor.w	lr, r1, r3
 8000744:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000748:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800074c:	f000 8088 	beq.w	8000860 <__aeabi_ddiv+0x144>
 8000750:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000754:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000758:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800075c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000760:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000764:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000768:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800076c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000770:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000774:	429d      	cmp	r5, r3
 8000776:	bf08      	it	eq
 8000778:	4296      	cmpeq	r6, r2
 800077a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800077e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000782:	d202      	bcs.n	800078a <__aeabi_ddiv+0x6e>
 8000784:	085b      	lsrs	r3, r3, #1
 8000786:	ea4f 0232 	mov.w	r2, r2, rrx
 800078a:	1ab6      	subs	r6, r6, r2
 800078c:	eb65 0503 	sbc.w	r5, r5, r3
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800079a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800079e:	ebb6 0e02 	subs.w	lr, r6, r2
 80007a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a6:	bf22      	ittt	cs
 80007a8:	1ab6      	subcs	r6, r6, r2
 80007aa:	4675      	movcs	r5, lr
 80007ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007be:	bf22      	ittt	cs
 80007c0:	1ab6      	subcs	r6, r6, r2
 80007c2:	4675      	movcs	r5, lr
 80007c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80007fc:	d018      	beq.n	8000830 <__aeabi_ddiv+0x114>
 80007fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000802:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000806:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800080a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000812:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000816:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800081a:	d1c0      	bne.n	800079e <__aeabi_ddiv+0x82>
 800081c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000820:	d10b      	bne.n	800083a <__aeabi_ddiv+0x11e>
 8000822:	ea41 0100 	orr.w	r1, r1, r0
 8000826:	f04f 0000 	mov.w	r0, #0
 800082a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800082e:	e7b6      	b.n	800079e <__aeabi_ddiv+0x82>
 8000830:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000834:	bf04      	itt	eq
 8000836:	4301      	orreq	r1, r0
 8000838:	2000      	moveq	r0, #0
 800083a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800083e:	bf88      	it	hi
 8000840:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000844:	f63f aeaf 	bhi.w	80005a6 <__aeabi_dmul+0xde>
 8000848:	ebb5 0c03 	subs.w	ip, r5, r3
 800084c:	bf04      	itt	eq
 800084e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000852:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000856:	f150 0000 	adcs.w	r0, r0, #0
 800085a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085e:	bd70      	pop	{r4, r5, r6, pc}
 8000860:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000864:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000868:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800086c:	bfc2      	ittt	gt
 800086e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000872:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000876:	bd70      	popgt	{r4, r5, r6, pc}
 8000878:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800087c:	f04f 0e00 	mov.w	lr, #0
 8000880:	3c01      	subs	r4, #1
 8000882:	e690      	b.n	80005a6 <__aeabi_dmul+0xde>
 8000884:	ea45 0e06 	orr.w	lr, r5, r6
 8000888:	e68d      	b.n	80005a6 <__aeabi_dmul+0xde>
 800088a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088e:	ea94 0f0c 	teq	r4, ip
 8000892:	bf08      	it	eq
 8000894:	ea95 0f0c 	teqeq	r5, ip
 8000898:	f43f af3b 	beq.w	8000712 <__aeabi_dmul+0x24a>
 800089c:	ea94 0f0c 	teq	r4, ip
 80008a0:	d10a      	bne.n	80008b8 <__aeabi_ddiv+0x19c>
 80008a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a6:	f47f af34 	bne.w	8000712 <__aeabi_dmul+0x24a>
 80008aa:	ea95 0f0c 	teq	r5, ip
 80008ae:	f47f af25 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008b2:	4610      	mov	r0, r2
 80008b4:	4619      	mov	r1, r3
 80008b6:	e72c      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008b8:	ea95 0f0c 	teq	r5, ip
 80008bc:	d106      	bne.n	80008cc <__aeabi_ddiv+0x1b0>
 80008be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c2:	f43f aefd 	beq.w	80006c0 <__aeabi_dmul+0x1f8>
 80008c6:	4610      	mov	r0, r2
 80008c8:	4619      	mov	r1, r3
 80008ca:	e722      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d0:	bf18      	it	ne
 80008d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d6:	f47f aec5 	bne.w	8000664 <__aeabi_dmul+0x19c>
 80008da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008de:	f47f af0d 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e6:	f47f aeeb 	bne.w	80006c0 <__aeabi_dmul+0x1f8>
 80008ea:	e712      	b.n	8000712 <__aeabi_dmul+0x24a>

080008ec <__gedf2>:
 80008ec:	f04f 3cff 	mov.w	ip, #4294967295
 80008f0:	e006      	b.n	8000900 <__cmpdf2+0x4>
 80008f2:	bf00      	nop

080008f4 <__ledf2>:
 80008f4:	f04f 0c01 	mov.w	ip, #1
 80008f8:	e002      	b.n	8000900 <__cmpdf2+0x4>
 80008fa:	bf00      	nop

080008fc <__cmpdf2>:
 80008fc:	f04f 0c01 	mov.w	ip, #1
 8000900:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000904:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000908:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800090c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000910:	bf18      	it	ne
 8000912:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000916:	d01b      	beq.n	8000950 <__cmpdf2+0x54>
 8000918:	b001      	add	sp, #4
 800091a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800091e:	bf0c      	ite	eq
 8000920:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000924:	ea91 0f03 	teqne	r1, r3
 8000928:	bf02      	ittt	eq
 800092a:	ea90 0f02 	teqeq	r0, r2
 800092e:	2000      	moveq	r0, #0
 8000930:	4770      	bxeq	lr
 8000932:	f110 0f00 	cmn.w	r0, #0
 8000936:	ea91 0f03 	teq	r1, r3
 800093a:	bf58      	it	pl
 800093c:	4299      	cmppl	r1, r3
 800093e:	bf08      	it	eq
 8000940:	4290      	cmpeq	r0, r2
 8000942:	bf2c      	ite	cs
 8000944:	17d8      	asrcs	r0, r3, #31
 8000946:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800094a:	f040 0001 	orr.w	r0, r0, #1
 800094e:	4770      	bx	lr
 8000950:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000954:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000958:	d102      	bne.n	8000960 <__cmpdf2+0x64>
 800095a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800095e:	d107      	bne.n	8000970 <__cmpdf2+0x74>
 8000960:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d1d6      	bne.n	8000918 <__cmpdf2+0x1c>
 800096a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800096e:	d0d3      	beq.n	8000918 <__cmpdf2+0x1c>
 8000970:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000974:	4770      	bx	lr
 8000976:	bf00      	nop

08000978 <__aeabi_cdrcmple>:
 8000978:	4684      	mov	ip, r0
 800097a:	4610      	mov	r0, r2
 800097c:	4662      	mov	r2, ip
 800097e:	468c      	mov	ip, r1
 8000980:	4619      	mov	r1, r3
 8000982:	4663      	mov	r3, ip
 8000984:	e000      	b.n	8000988 <__aeabi_cdcmpeq>
 8000986:	bf00      	nop

08000988 <__aeabi_cdcmpeq>:
 8000988:	b501      	push	{r0, lr}
 800098a:	f7ff ffb7 	bl	80008fc <__cmpdf2>
 800098e:	2800      	cmp	r0, #0
 8000990:	bf48      	it	mi
 8000992:	f110 0f00 	cmnmi.w	r0, #0
 8000996:	bd01      	pop	{r0, pc}

08000998 <__aeabi_dcmpeq>:
 8000998:	f84d ed08 	str.w	lr, [sp, #-8]!
 800099c:	f7ff fff4 	bl	8000988 <__aeabi_cdcmpeq>
 80009a0:	bf0c      	ite	eq
 80009a2:	2001      	moveq	r0, #1
 80009a4:	2000      	movne	r0, #0
 80009a6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009aa:	bf00      	nop

080009ac <__aeabi_dcmplt>:
 80009ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009b0:	f7ff ffea 	bl	8000988 <__aeabi_cdcmpeq>
 80009b4:	bf34      	ite	cc
 80009b6:	2001      	movcc	r0, #1
 80009b8:	2000      	movcs	r0, #0
 80009ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80009be:	bf00      	nop

080009c0 <__aeabi_dcmple>:
 80009c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c4:	f7ff ffe0 	bl	8000988 <__aeabi_cdcmpeq>
 80009c8:	bf94      	ite	ls
 80009ca:	2001      	movls	r0, #1
 80009cc:	2000      	movhi	r0, #0
 80009ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80009d2:	bf00      	nop

080009d4 <__aeabi_dcmpge>:
 80009d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d8:	f7ff ffce 	bl	8000978 <__aeabi_cdrcmple>
 80009dc:	bf94      	ite	ls
 80009de:	2001      	movls	r0, #1
 80009e0:	2000      	movhi	r0, #0
 80009e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e6:	bf00      	nop

080009e8 <__aeabi_dcmpgt>:
 80009e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ec:	f7ff ffc4 	bl	8000978 <__aeabi_cdrcmple>
 80009f0:	bf34      	ite	cc
 80009f2:	2001      	movcc	r0, #1
 80009f4:	2000      	movcs	r0, #0
 80009f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009fa:	bf00      	nop

080009fc <__aeabi_dcmpun>:
 80009fc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a00:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a04:	d102      	bne.n	8000a0c <__aeabi_dcmpun+0x10>
 8000a06:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a0a:	d10a      	bne.n	8000a22 <__aeabi_dcmpun+0x26>
 8000a0c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x20>
 8000a16:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a1a:	d102      	bne.n	8000a22 <__aeabi_dcmpun+0x26>
 8000a1c:	f04f 0000 	mov.w	r0, #0
 8000a20:	4770      	bx	lr
 8000a22:	f04f 0001 	mov.w	r0, #1
 8000a26:	4770      	bx	lr

08000a28 <__aeabi_d2iz>:
 8000a28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a2c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a30:	d215      	bcs.n	8000a5e <__aeabi_d2iz+0x36>
 8000a32:	d511      	bpl.n	8000a58 <__aeabi_d2iz+0x30>
 8000a34:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a38:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a3c:	d912      	bls.n	8000a64 <__aeabi_d2iz+0x3c>
 8000a3e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a42:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a46:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a4a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a4e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a52:	bf18      	it	ne
 8000a54:	4240      	negne	r0, r0
 8000a56:	4770      	bx	lr
 8000a58:	f04f 0000 	mov.w	r0, #0
 8000a5c:	4770      	bx	lr
 8000a5e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a62:	d105      	bne.n	8000a70 <__aeabi_d2iz+0x48>
 8000a64:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a68:	bf08      	it	eq
 8000a6a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a6e:	4770      	bx	lr
 8000a70:	f04f 0000 	mov.w	r0, #0
 8000a74:	4770      	bx	lr
 8000a76:	bf00      	nop

08000a78 <__aeabi_d2f>:
 8000a78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a7c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a80:	bf24      	itt	cs
 8000a82:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a86:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a8a:	d90d      	bls.n	8000aa8 <__aeabi_d2f+0x30>
 8000a8c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a90:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a94:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a98:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000a9c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000aa0:	bf08      	it	eq
 8000aa2:	f020 0001 	biceq.w	r0, r0, #1
 8000aa6:	4770      	bx	lr
 8000aa8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000aac:	d121      	bne.n	8000af2 <__aeabi_d2f+0x7a>
 8000aae:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000ab2:	bfbc      	itt	lt
 8000ab4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ab8:	4770      	bxlt	lr
 8000aba:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000abe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ac2:	f1c2 0218 	rsb	r2, r2, #24
 8000ac6:	f1c2 0c20 	rsb	ip, r2, #32
 8000aca:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ace:	fa20 f002 	lsr.w	r0, r0, r2
 8000ad2:	bf18      	it	ne
 8000ad4:	f040 0001 	orrne.w	r0, r0, #1
 8000ad8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000adc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ae0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ae4:	ea40 000c 	orr.w	r0, r0, ip
 8000ae8:	fa23 f302 	lsr.w	r3, r3, r2
 8000aec:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000af0:	e7cc      	b.n	8000a8c <__aeabi_d2f+0x14>
 8000af2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000af6:	d107      	bne.n	8000b08 <__aeabi_d2f+0x90>
 8000af8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000afc:	bf1e      	ittt	ne
 8000afe:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b02:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b06:	4770      	bxne	lr
 8000b08:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b0c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b10:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b14:	4770      	bx	lr
 8000b16:	bf00      	nop

08000b18 <__aeabi_frsub>:
 8000b18:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b1c:	e002      	b.n	8000b24 <__addsf3>
 8000b1e:	bf00      	nop

08000b20 <__aeabi_fsub>:
 8000b20:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b24 <__addsf3>:
 8000b24:	0042      	lsls	r2, r0, #1
 8000b26:	bf1f      	itttt	ne
 8000b28:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b2c:	ea92 0f03 	teqne	r2, r3
 8000b30:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b34:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b38:	d06a      	beq.n	8000c10 <__addsf3+0xec>
 8000b3a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b3e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b42:	bfc1      	itttt	gt
 8000b44:	18d2      	addgt	r2, r2, r3
 8000b46:	4041      	eorgt	r1, r0
 8000b48:	4048      	eorgt	r0, r1
 8000b4a:	4041      	eorgt	r1, r0
 8000b4c:	bfb8      	it	lt
 8000b4e:	425b      	neglt	r3, r3
 8000b50:	2b19      	cmp	r3, #25
 8000b52:	bf88      	it	hi
 8000b54:	4770      	bxhi	lr
 8000b56:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b5a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b5e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b62:	bf18      	it	ne
 8000b64:	4240      	negne	r0, r0
 8000b66:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b6a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000b6e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b72:	bf18      	it	ne
 8000b74:	4249      	negne	r1, r1
 8000b76:	ea92 0f03 	teq	r2, r3
 8000b7a:	d03f      	beq.n	8000bfc <__addsf3+0xd8>
 8000b7c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b80:	fa41 fc03 	asr.w	ip, r1, r3
 8000b84:	eb10 000c 	adds.w	r0, r0, ip
 8000b88:	f1c3 0320 	rsb	r3, r3, #32
 8000b8c:	fa01 f103 	lsl.w	r1, r1, r3
 8000b90:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b94:	d502      	bpl.n	8000b9c <__addsf3+0x78>
 8000b96:	4249      	negs	r1, r1
 8000b98:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b9c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000ba0:	d313      	bcc.n	8000bca <__addsf3+0xa6>
 8000ba2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000ba6:	d306      	bcc.n	8000bb6 <__addsf3+0x92>
 8000ba8:	0840      	lsrs	r0, r0, #1
 8000baa:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bae:	f102 0201 	add.w	r2, r2, #1
 8000bb2:	2afe      	cmp	r2, #254	; 0xfe
 8000bb4:	d251      	bcs.n	8000c5a <__addsf3+0x136>
 8000bb6:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000bba:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bbe:	bf08      	it	eq
 8000bc0:	f020 0001 	biceq.w	r0, r0, #1
 8000bc4:	ea40 0003 	orr.w	r0, r0, r3
 8000bc8:	4770      	bx	lr
 8000bca:	0049      	lsls	r1, r1, #1
 8000bcc:	eb40 0000 	adc.w	r0, r0, r0
 8000bd0:	3a01      	subs	r2, #1
 8000bd2:	bf28      	it	cs
 8000bd4:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000bd8:	d2ed      	bcs.n	8000bb6 <__addsf3+0x92>
 8000bda:	fab0 fc80 	clz	ip, r0
 8000bde:	f1ac 0c08 	sub.w	ip, ip, #8
 8000be2:	ebb2 020c 	subs.w	r2, r2, ip
 8000be6:	fa00 f00c 	lsl.w	r0, r0, ip
 8000bea:	bfaa      	itet	ge
 8000bec:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000bf0:	4252      	neglt	r2, r2
 8000bf2:	4318      	orrge	r0, r3
 8000bf4:	bfbc      	itt	lt
 8000bf6:	40d0      	lsrlt	r0, r2
 8000bf8:	4318      	orrlt	r0, r3
 8000bfa:	4770      	bx	lr
 8000bfc:	f092 0f00 	teq	r2, #0
 8000c00:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c04:	bf06      	itte	eq
 8000c06:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c0a:	3201      	addeq	r2, #1
 8000c0c:	3b01      	subne	r3, #1
 8000c0e:	e7b5      	b.n	8000b7c <__addsf3+0x58>
 8000c10:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c14:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c18:	bf18      	it	ne
 8000c1a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c1e:	d021      	beq.n	8000c64 <__addsf3+0x140>
 8000c20:	ea92 0f03 	teq	r2, r3
 8000c24:	d004      	beq.n	8000c30 <__addsf3+0x10c>
 8000c26:	f092 0f00 	teq	r2, #0
 8000c2a:	bf08      	it	eq
 8000c2c:	4608      	moveq	r0, r1
 8000c2e:	4770      	bx	lr
 8000c30:	ea90 0f01 	teq	r0, r1
 8000c34:	bf1c      	itt	ne
 8000c36:	2000      	movne	r0, #0
 8000c38:	4770      	bxne	lr
 8000c3a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c3e:	d104      	bne.n	8000c4a <__addsf3+0x126>
 8000c40:	0040      	lsls	r0, r0, #1
 8000c42:	bf28      	it	cs
 8000c44:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c48:	4770      	bx	lr
 8000c4a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c4e:	bf3c      	itt	cc
 8000c50:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c54:	4770      	bxcc	lr
 8000c56:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c5a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c5e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c62:	4770      	bx	lr
 8000c64:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c68:	bf16      	itet	ne
 8000c6a:	4608      	movne	r0, r1
 8000c6c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c70:	4601      	movne	r1, r0
 8000c72:	0242      	lsls	r2, r0, #9
 8000c74:	bf06      	itte	eq
 8000c76:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c7a:	ea90 0f01 	teqeq	r0, r1
 8000c7e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c82:	4770      	bx	lr

08000c84 <__aeabi_ui2f>:
 8000c84:	f04f 0300 	mov.w	r3, #0
 8000c88:	e004      	b.n	8000c94 <__aeabi_i2f+0x8>
 8000c8a:	bf00      	nop

08000c8c <__aeabi_i2f>:
 8000c8c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000c90:	bf48      	it	mi
 8000c92:	4240      	negmi	r0, r0
 8000c94:	ea5f 0c00 	movs.w	ip, r0
 8000c98:	bf08      	it	eq
 8000c9a:	4770      	bxeq	lr
 8000c9c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000ca0:	4601      	mov	r1, r0
 8000ca2:	f04f 0000 	mov.w	r0, #0
 8000ca6:	e01c      	b.n	8000ce2 <__aeabi_l2f+0x2a>

08000ca8 <__aeabi_ul2f>:
 8000ca8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cac:	bf08      	it	eq
 8000cae:	4770      	bxeq	lr
 8000cb0:	f04f 0300 	mov.w	r3, #0
 8000cb4:	e00a      	b.n	8000ccc <__aeabi_l2f+0x14>
 8000cb6:	bf00      	nop

08000cb8 <__aeabi_l2f>:
 8000cb8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cbc:	bf08      	it	eq
 8000cbe:	4770      	bxeq	lr
 8000cc0:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000cc4:	d502      	bpl.n	8000ccc <__aeabi_l2f+0x14>
 8000cc6:	4240      	negs	r0, r0
 8000cc8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ccc:	ea5f 0c01 	movs.w	ip, r1
 8000cd0:	bf02      	ittt	eq
 8000cd2:	4684      	moveq	ip, r0
 8000cd4:	4601      	moveq	r1, r0
 8000cd6:	2000      	moveq	r0, #0
 8000cd8:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000cdc:	bf08      	it	eq
 8000cde:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000ce2:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000ce6:	fabc f28c 	clz	r2, ip
 8000cea:	3a08      	subs	r2, #8
 8000cec:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000cf0:	db10      	blt.n	8000d14 <__aeabi_l2f+0x5c>
 8000cf2:	fa01 fc02 	lsl.w	ip, r1, r2
 8000cf6:	4463      	add	r3, ip
 8000cf8:	fa00 fc02 	lsl.w	ip, r0, r2
 8000cfc:	f1c2 0220 	rsb	r2, r2, #32
 8000d00:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d04:	fa20 f202 	lsr.w	r2, r0, r2
 8000d08:	eb43 0002 	adc.w	r0, r3, r2
 8000d0c:	bf08      	it	eq
 8000d0e:	f020 0001 	biceq.w	r0, r0, #1
 8000d12:	4770      	bx	lr
 8000d14:	f102 0220 	add.w	r2, r2, #32
 8000d18:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d1c:	f1c2 0220 	rsb	r2, r2, #32
 8000d20:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d24:	fa21 f202 	lsr.w	r2, r1, r2
 8000d28:	eb43 0002 	adc.w	r0, r3, r2
 8000d2c:	bf08      	it	eq
 8000d2e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d32:	4770      	bx	lr

08000d34 <__aeabi_fmul>:
 8000d34:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d38:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d3c:	bf1e      	ittt	ne
 8000d3e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d42:	ea92 0f0c 	teqne	r2, ip
 8000d46:	ea93 0f0c 	teqne	r3, ip
 8000d4a:	d06f      	beq.n	8000e2c <__aeabi_fmul+0xf8>
 8000d4c:	441a      	add	r2, r3
 8000d4e:	ea80 0c01 	eor.w	ip, r0, r1
 8000d52:	0240      	lsls	r0, r0, #9
 8000d54:	bf18      	it	ne
 8000d56:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d5a:	d01e      	beq.n	8000d9a <__aeabi_fmul+0x66>
 8000d5c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000d60:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d64:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d68:	fba0 3101 	umull	r3, r1, r0, r1
 8000d6c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d70:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000d74:	bf3e      	ittt	cc
 8000d76:	0049      	lslcc	r1, r1, #1
 8000d78:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d7c:	005b      	lslcc	r3, r3, #1
 8000d7e:	ea40 0001 	orr.w	r0, r0, r1
 8000d82:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000d86:	2afd      	cmp	r2, #253	; 0xfd
 8000d88:	d81d      	bhi.n	8000dc6 <__aeabi_fmul+0x92>
 8000d8a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000d8e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d92:	bf08      	it	eq
 8000d94:	f020 0001 	biceq.w	r0, r0, #1
 8000d98:	4770      	bx	lr
 8000d9a:	f090 0f00 	teq	r0, #0
 8000d9e:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000da2:	bf08      	it	eq
 8000da4:	0249      	lsleq	r1, r1, #9
 8000da6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000daa:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dae:	3a7f      	subs	r2, #127	; 0x7f
 8000db0:	bfc2      	ittt	gt
 8000db2:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000db6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000dba:	4770      	bxgt	lr
 8000dbc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000dc0:	f04f 0300 	mov.w	r3, #0
 8000dc4:	3a01      	subs	r2, #1
 8000dc6:	dc5d      	bgt.n	8000e84 <__aeabi_fmul+0x150>
 8000dc8:	f112 0f19 	cmn.w	r2, #25
 8000dcc:	bfdc      	itt	le
 8000dce:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000dd2:	4770      	bxle	lr
 8000dd4:	f1c2 0200 	rsb	r2, r2, #0
 8000dd8:	0041      	lsls	r1, r0, #1
 8000dda:	fa21 f102 	lsr.w	r1, r1, r2
 8000dde:	f1c2 0220 	rsb	r2, r2, #32
 8000de2:	fa00 fc02 	lsl.w	ip, r0, r2
 8000de6:	ea5f 0031 	movs.w	r0, r1, rrx
 8000dea:	f140 0000 	adc.w	r0, r0, #0
 8000dee:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000df2:	bf08      	it	eq
 8000df4:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000df8:	4770      	bx	lr
 8000dfa:	f092 0f00 	teq	r2, #0
 8000dfe:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e02:	bf02      	ittt	eq
 8000e04:	0040      	lsleq	r0, r0, #1
 8000e06:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e0a:	3a01      	subeq	r2, #1
 8000e0c:	d0f9      	beq.n	8000e02 <__aeabi_fmul+0xce>
 8000e0e:	ea40 000c 	orr.w	r0, r0, ip
 8000e12:	f093 0f00 	teq	r3, #0
 8000e16:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e1a:	bf02      	ittt	eq
 8000e1c:	0049      	lsleq	r1, r1, #1
 8000e1e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e22:	3b01      	subeq	r3, #1
 8000e24:	d0f9      	beq.n	8000e1a <__aeabi_fmul+0xe6>
 8000e26:	ea41 010c 	orr.w	r1, r1, ip
 8000e2a:	e78f      	b.n	8000d4c <__aeabi_fmul+0x18>
 8000e2c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e30:	ea92 0f0c 	teq	r2, ip
 8000e34:	bf18      	it	ne
 8000e36:	ea93 0f0c 	teqne	r3, ip
 8000e3a:	d00a      	beq.n	8000e52 <__aeabi_fmul+0x11e>
 8000e3c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e40:	bf18      	it	ne
 8000e42:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e46:	d1d8      	bne.n	8000dfa <__aeabi_fmul+0xc6>
 8000e48:	ea80 0001 	eor.w	r0, r0, r1
 8000e4c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e50:	4770      	bx	lr
 8000e52:	f090 0f00 	teq	r0, #0
 8000e56:	bf17      	itett	ne
 8000e58:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000e5c:	4608      	moveq	r0, r1
 8000e5e:	f091 0f00 	teqne	r1, #0
 8000e62:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000e66:	d014      	beq.n	8000e92 <__aeabi_fmul+0x15e>
 8000e68:	ea92 0f0c 	teq	r2, ip
 8000e6c:	d101      	bne.n	8000e72 <__aeabi_fmul+0x13e>
 8000e6e:	0242      	lsls	r2, r0, #9
 8000e70:	d10f      	bne.n	8000e92 <__aeabi_fmul+0x15e>
 8000e72:	ea93 0f0c 	teq	r3, ip
 8000e76:	d103      	bne.n	8000e80 <__aeabi_fmul+0x14c>
 8000e78:	024b      	lsls	r3, r1, #9
 8000e7a:	bf18      	it	ne
 8000e7c:	4608      	movne	r0, r1
 8000e7e:	d108      	bne.n	8000e92 <__aeabi_fmul+0x15e>
 8000e80:	ea80 0001 	eor.w	r0, r0, r1
 8000e84:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e88:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e8c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e90:	4770      	bx	lr
 8000e92:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e96:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000e9a:	4770      	bx	lr

08000e9c <__aeabi_fdiv>:
 8000e9c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ea0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ea4:	bf1e      	ittt	ne
 8000ea6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000eaa:	ea92 0f0c 	teqne	r2, ip
 8000eae:	ea93 0f0c 	teqne	r3, ip
 8000eb2:	d069      	beq.n	8000f88 <__aeabi_fdiv+0xec>
 8000eb4:	eba2 0203 	sub.w	r2, r2, r3
 8000eb8:	ea80 0c01 	eor.w	ip, r0, r1
 8000ebc:	0249      	lsls	r1, r1, #9
 8000ebe:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000ec2:	d037      	beq.n	8000f34 <__aeabi_fdiv+0x98>
 8000ec4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000ec8:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000ecc:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ed0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ed4:	428b      	cmp	r3, r1
 8000ed6:	bf38      	it	cc
 8000ed8:	005b      	lslcc	r3, r3, #1
 8000eda:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000ede:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000ee2:	428b      	cmp	r3, r1
 8000ee4:	bf24      	itt	cs
 8000ee6:	1a5b      	subcs	r3, r3, r1
 8000ee8:	ea40 000c 	orrcs.w	r0, r0, ip
 8000eec:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000ef0:	bf24      	itt	cs
 8000ef2:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000ef6:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000efa:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000efe:	bf24      	itt	cs
 8000f00:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f04:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f08:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f0c:	bf24      	itt	cs
 8000f0e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f12:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f16:	011b      	lsls	r3, r3, #4
 8000f18:	bf18      	it	ne
 8000f1a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f1e:	d1e0      	bne.n	8000ee2 <__aeabi_fdiv+0x46>
 8000f20:	2afd      	cmp	r2, #253	; 0xfd
 8000f22:	f63f af50 	bhi.w	8000dc6 <__aeabi_fmul+0x92>
 8000f26:	428b      	cmp	r3, r1
 8000f28:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f2c:	bf08      	it	eq
 8000f2e:	f020 0001 	biceq.w	r0, r0, #1
 8000f32:	4770      	bx	lr
 8000f34:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f38:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f3c:	327f      	adds	r2, #127	; 0x7f
 8000f3e:	bfc2      	ittt	gt
 8000f40:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f44:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f48:	4770      	bxgt	lr
 8000f4a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f4e:	f04f 0300 	mov.w	r3, #0
 8000f52:	3a01      	subs	r2, #1
 8000f54:	e737      	b.n	8000dc6 <__aeabi_fmul+0x92>
 8000f56:	f092 0f00 	teq	r2, #0
 8000f5a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f5e:	bf02      	ittt	eq
 8000f60:	0040      	lsleq	r0, r0, #1
 8000f62:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f66:	3a01      	subeq	r2, #1
 8000f68:	d0f9      	beq.n	8000f5e <__aeabi_fdiv+0xc2>
 8000f6a:	ea40 000c 	orr.w	r0, r0, ip
 8000f6e:	f093 0f00 	teq	r3, #0
 8000f72:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f76:	bf02      	ittt	eq
 8000f78:	0049      	lsleq	r1, r1, #1
 8000f7a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f7e:	3b01      	subeq	r3, #1
 8000f80:	d0f9      	beq.n	8000f76 <__aeabi_fdiv+0xda>
 8000f82:	ea41 010c 	orr.w	r1, r1, ip
 8000f86:	e795      	b.n	8000eb4 <__aeabi_fdiv+0x18>
 8000f88:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f8c:	ea92 0f0c 	teq	r2, ip
 8000f90:	d108      	bne.n	8000fa4 <__aeabi_fdiv+0x108>
 8000f92:	0242      	lsls	r2, r0, #9
 8000f94:	f47f af7d 	bne.w	8000e92 <__aeabi_fmul+0x15e>
 8000f98:	ea93 0f0c 	teq	r3, ip
 8000f9c:	f47f af70 	bne.w	8000e80 <__aeabi_fmul+0x14c>
 8000fa0:	4608      	mov	r0, r1
 8000fa2:	e776      	b.n	8000e92 <__aeabi_fmul+0x15e>
 8000fa4:	ea93 0f0c 	teq	r3, ip
 8000fa8:	d104      	bne.n	8000fb4 <__aeabi_fdiv+0x118>
 8000faa:	024b      	lsls	r3, r1, #9
 8000fac:	f43f af4c 	beq.w	8000e48 <__aeabi_fmul+0x114>
 8000fb0:	4608      	mov	r0, r1
 8000fb2:	e76e      	b.n	8000e92 <__aeabi_fmul+0x15e>
 8000fb4:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000fb8:	bf18      	it	ne
 8000fba:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000fbe:	d1ca      	bne.n	8000f56 <__aeabi_fdiv+0xba>
 8000fc0:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000fc4:	f47f af5c 	bne.w	8000e80 <__aeabi_fmul+0x14c>
 8000fc8:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000fcc:	f47f af3c 	bne.w	8000e48 <__aeabi_fmul+0x114>
 8000fd0:	e75f      	b.n	8000e92 <__aeabi_fmul+0x15e>
 8000fd2:	bf00      	nop

08000fd4 <__gesf2>:
 8000fd4:	f04f 3cff 	mov.w	ip, #4294967295
 8000fd8:	e006      	b.n	8000fe8 <__cmpsf2+0x4>
 8000fda:	bf00      	nop

08000fdc <__lesf2>:
 8000fdc:	f04f 0c01 	mov.w	ip, #1
 8000fe0:	e002      	b.n	8000fe8 <__cmpsf2+0x4>
 8000fe2:	bf00      	nop

08000fe4 <__cmpsf2>:
 8000fe4:	f04f 0c01 	mov.w	ip, #1
 8000fe8:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000fec:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000ff0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000ff4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000ff8:	bf18      	it	ne
 8000ffa:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ffe:	d011      	beq.n	8001024 <__cmpsf2+0x40>
 8001000:	b001      	add	sp, #4
 8001002:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001006:	bf18      	it	ne
 8001008:	ea90 0f01 	teqne	r0, r1
 800100c:	bf58      	it	pl
 800100e:	ebb2 0003 	subspl.w	r0, r2, r3
 8001012:	bf88      	it	hi
 8001014:	17c8      	asrhi	r0, r1, #31
 8001016:	bf38      	it	cc
 8001018:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800101c:	bf18      	it	ne
 800101e:	f040 0001 	orrne.w	r0, r0, #1
 8001022:	4770      	bx	lr
 8001024:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001028:	d102      	bne.n	8001030 <__cmpsf2+0x4c>
 800102a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800102e:	d105      	bne.n	800103c <__cmpsf2+0x58>
 8001030:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001034:	d1e4      	bne.n	8001000 <__cmpsf2+0x1c>
 8001036:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800103a:	d0e1      	beq.n	8001000 <__cmpsf2+0x1c>
 800103c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001040:	4770      	bx	lr
 8001042:	bf00      	nop

08001044 <__aeabi_cfrcmple>:
 8001044:	4684      	mov	ip, r0
 8001046:	4608      	mov	r0, r1
 8001048:	4661      	mov	r1, ip
 800104a:	e7ff      	b.n	800104c <__aeabi_cfcmpeq>

0800104c <__aeabi_cfcmpeq>:
 800104c:	b50f      	push	{r0, r1, r2, r3, lr}
 800104e:	f7ff ffc9 	bl	8000fe4 <__cmpsf2>
 8001052:	2800      	cmp	r0, #0
 8001054:	bf48      	it	mi
 8001056:	f110 0f00 	cmnmi.w	r0, #0
 800105a:	bd0f      	pop	{r0, r1, r2, r3, pc}

0800105c <__aeabi_fcmpeq>:
 800105c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001060:	f7ff fff4 	bl	800104c <__aeabi_cfcmpeq>
 8001064:	bf0c      	ite	eq
 8001066:	2001      	moveq	r0, #1
 8001068:	2000      	movne	r0, #0
 800106a:	f85d fb08 	ldr.w	pc, [sp], #8
 800106e:	bf00      	nop

08001070 <__aeabi_fcmplt>:
 8001070:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001074:	f7ff ffea 	bl	800104c <__aeabi_cfcmpeq>
 8001078:	bf34      	ite	cc
 800107a:	2001      	movcc	r0, #1
 800107c:	2000      	movcs	r0, #0
 800107e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001082:	bf00      	nop

08001084 <__aeabi_fcmple>:
 8001084:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001088:	f7ff ffe0 	bl	800104c <__aeabi_cfcmpeq>
 800108c:	bf94      	ite	ls
 800108e:	2001      	movls	r0, #1
 8001090:	2000      	movhi	r0, #0
 8001092:	f85d fb08 	ldr.w	pc, [sp], #8
 8001096:	bf00      	nop

08001098 <__aeabi_fcmpge>:
 8001098:	f84d ed08 	str.w	lr, [sp, #-8]!
 800109c:	f7ff ffd2 	bl	8001044 <__aeabi_cfrcmple>
 80010a0:	bf94      	ite	ls
 80010a2:	2001      	movls	r0, #1
 80010a4:	2000      	movhi	r0, #0
 80010a6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010aa:	bf00      	nop

080010ac <__aeabi_fcmpgt>:
 80010ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010b0:	f7ff ffc8 	bl	8001044 <__aeabi_cfrcmple>
 80010b4:	bf34      	ite	cc
 80010b6:	2001      	movcc	r0, #1
 80010b8:	2000      	movcs	r0, #0
 80010ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80010be:	bf00      	nop

080010c0 <__aeabi_fcmpun>:
 80010c0:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80010c4:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80010c8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80010cc:	d102      	bne.n	80010d4 <__aeabi_fcmpun+0x14>
 80010ce:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 80010d2:	d108      	bne.n	80010e6 <__aeabi_fcmpun+0x26>
 80010d4:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 80010d8:	d102      	bne.n	80010e0 <__aeabi_fcmpun+0x20>
 80010da:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 80010de:	d102      	bne.n	80010e6 <__aeabi_fcmpun+0x26>
 80010e0:	f04f 0000 	mov.w	r0, #0
 80010e4:	4770      	bx	lr
 80010e6:	f04f 0001 	mov.w	r0, #1
 80010ea:	4770      	bx	lr

080010ec <__aeabi_f2iz>:
 80010ec:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80010f0:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 80010f4:	d30f      	bcc.n	8001116 <__aeabi_f2iz+0x2a>
 80010f6:	f04f 039e 	mov.w	r3, #158	; 0x9e
 80010fa:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80010fe:	d90d      	bls.n	800111c <__aeabi_f2iz+0x30>
 8001100:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001104:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001108:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 800110c:	fa23 f002 	lsr.w	r0, r3, r2
 8001110:	bf18      	it	ne
 8001112:	4240      	negne	r0, r0
 8001114:	4770      	bx	lr
 8001116:	f04f 0000 	mov.w	r0, #0
 800111a:	4770      	bx	lr
 800111c:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001120:	d101      	bne.n	8001126 <__aeabi_f2iz+0x3a>
 8001122:	0242      	lsls	r2, r0, #9
 8001124:	d105      	bne.n	8001132 <__aeabi_f2iz+0x46>
 8001126:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 800112a:	bf08      	it	eq
 800112c:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8001130:	4770      	bx	lr
 8001132:	f04f 0000 	mov.w	r0, #0
 8001136:	4770      	bx	lr

08001138 <__aeabi_f2uiz>:
 8001138:	0042      	lsls	r2, r0, #1
 800113a:	d20e      	bcs.n	800115a <__aeabi_f2uiz+0x22>
 800113c:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8001140:	d30b      	bcc.n	800115a <__aeabi_f2uiz+0x22>
 8001142:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8001146:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800114a:	d409      	bmi.n	8001160 <__aeabi_f2uiz+0x28>
 800114c:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001150:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001154:	fa23 f002 	lsr.w	r0, r3, r2
 8001158:	4770      	bx	lr
 800115a:	f04f 0000 	mov.w	r0, #0
 800115e:	4770      	bx	lr
 8001160:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001164:	d101      	bne.n	800116a <__aeabi_f2uiz+0x32>
 8001166:	0242      	lsls	r2, r0, #9
 8001168:	d102      	bne.n	8001170 <__aeabi_f2uiz+0x38>
 800116a:	f04f 30ff 	mov.w	r0, #4294967295
 800116e:	4770      	bx	lr
 8001170:	f04f 0000 	mov.w	r0, #0
 8001174:	4770      	bx	lr
 8001176:	bf00      	nop

08001178 <HMC5883L_initialize>:
 * averaging, 15 Hz data output rate, normal measurement bias, a,d 1090 gain (in
 * terms of LSB/Gauss). Be sure to adjust any settings you need specifically
 * after initialization, especially the gain settings if you happen to be seeing
 * a lot of -4096 values (see the datasheet for mor information).
 */
void HMC5883L_initialize() {
 8001178:	b580      	push	{r7, lr}
 800117a:	b086      	sub	sp, #24
 800117c:	af04      	add	r7, sp, #16
    devAddr = HMC5883L_DEFAULT_ADDRESS << 1;
 800117e:	4b0f      	ldr	r3, [pc, #60]	; (80011bc <HMC5883L_initialize+0x44>)
 8001180:	223c      	movs	r2, #60	; 0x3c
 8001182:	701a      	strb	r2, [r3, #0]
    // write CONFIG_A register
    uint8_t config = (HMC5883L_AVERAGING_8 << (HMC5883L_CRA_AVERAGE_BIT - HMC5883L_CRA_AVERAGE_LENGTH + 1)) |
 8001184:	2378      	movs	r3, #120	; 0x78
 8001186:	71fb      	strb	r3, [r7, #7]
            		 (HMC5883L_RATE_75     << (HMC5883L_CRA_RATE_BIT - HMC5883L_CRA_RATE_LENGTH + 1)) |
					 (HMC5883L_BIAS_NORMAL << (HMC5883L_CRA_BIAS_BIT - HMC5883L_CRA_BIAS_LENGTH + 1));
    HAL_I2C_Mem_Write(&hi2c1, devAddr, HMC5883L_RA_CONFIG_A, 1, &config, 1, I2C_TIMEOUT);
 8001188:	4b0c      	ldr	r3, [pc, #48]	; (80011bc <HMC5883L_initialize+0x44>)
 800118a:	781b      	ldrb	r3, [r3, #0]
 800118c:	b299      	uxth	r1, r3
 800118e:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001192:	9302      	str	r3, [sp, #8]
 8001194:	2301      	movs	r3, #1
 8001196:	9301      	str	r3, [sp, #4]
 8001198:	1dfb      	adds	r3, r7, #7
 800119a:	9300      	str	r3, [sp, #0]
 800119c:	2301      	movs	r3, #1
 800119e:	2200      	movs	r2, #0
 80011a0:	4807      	ldr	r0, [pc, #28]	; (80011c0 <HMC5883L_initialize+0x48>)
 80011a2:	f005 fa39 	bl	8006618 <HAL_I2C_Mem_Write>

    // write CONFIG_B register
    HMC5883L_setGain(HMC5883L_GAIN_1090);
 80011a6:	2001      	movs	r0, #1
 80011a8:	f000 f80c 	bl	80011c4 <HMC5883L_setGain>

    // write MODE register
    HMC5883L_setMode(HMC5883L_MODE_CONTINUOUS);
 80011ac:	2000      	movs	r0, #0
 80011ae:	f000 f829 	bl	8001204 <HMC5883L_setMode>
}
 80011b2:	bf00      	nop
 80011b4:	3708      	adds	r7, #8
 80011b6:	46bd      	mov	sp, r7
 80011b8:	bd80      	pop	{r7, pc}
 80011ba:	bf00      	nop
 80011bc:	20000094 	.word	0x20000094
 80011c0:	200016b4 	.word	0x200016b4

080011c4 <HMC5883L_setGain>:
 * @see HMC5883L_RA_CONFIG_B
 * @see HMC5883L_CRB_GAIN_BIT
 * @see HMC5883L_CRB_GAIN_LENGTH
 */

void HMC5883L_setGain(uint8_t gain) {
 80011c4:	b580      	push	{r7, lr}
 80011c6:	b086      	sub	sp, #24
 80011c8:	af04      	add	r7, sp, #16
 80011ca:	4603      	mov	r3, r0
 80011cc:	71fb      	strb	r3, [r7, #7]
    // use this method to guarantee that bits 4-0 are set to zero, which is a
    // requirement specified in the datasheet; it's actually more efficient than
    // using the I2Cdev.writeBits method
	gain = gain << (HMC5883L_CRB_GAIN_BIT - HMC5883L_CRB_GAIN_LENGTH + 1);
 80011ce:	79fb      	ldrb	r3, [r7, #7]
 80011d0:	015b      	lsls	r3, r3, #5
 80011d2:	b2db      	uxtb	r3, r3
 80011d4:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&hi2c1, devAddr, HMC5883L_RA_CONFIG_B, 1, &gain, 1, I2C_TIMEOUT);
 80011d6:	4b09      	ldr	r3, [pc, #36]	; (80011fc <HMC5883L_setGain+0x38>)
 80011d8:	781b      	ldrb	r3, [r3, #0]
 80011da:	b299      	uxth	r1, r3
 80011dc:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80011e0:	9302      	str	r3, [sp, #8]
 80011e2:	2301      	movs	r3, #1
 80011e4:	9301      	str	r3, [sp, #4]
 80011e6:	1dfb      	adds	r3, r7, #7
 80011e8:	9300      	str	r3, [sp, #0]
 80011ea:	2301      	movs	r3, #1
 80011ec:	2201      	movs	r2, #1
 80011ee:	4804      	ldr	r0, [pc, #16]	; (8001200 <HMC5883L_setGain+0x3c>)
 80011f0:	f005 fa12 	bl	8006618 <HAL_I2C_Mem_Write>
}
 80011f4:	bf00      	nop
 80011f6:	3708      	adds	r7, #8
 80011f8:	46bd      	mov	sp, r7
 80011fa:	bd80      	pop	{r7, pc}
 80011fc:	20000094 	.word	0x20000094
 8001200:	200016b4 	.word	0x200016b4

08001204 <HMC5883L_setMode>:
 * @see HMC5883L_MODE_IDLE
 * @see HMC5883L_RA_MODE
 * @see HMC5883L_MODEREG_BIT
 * @see HMC5883L_MODEREG_LENGTH
 */
void HMC5883L_setMode(uint8_t newMode) {
 8001204:	b580      	push	{r7, lr}
 8001206:	b086      	sub	sp, #24
 8001208:	af04      	add	r7, sp, #16
 800120a:	4603      	mov	r3, r0
 800120c:	71fb      	strb	r3, [r7, #7]
    // use this method to guarantee that bits 7-2 are set to zero, which is a
    // requirement specified in the datasheet; it's actually more efficient than
    // using the I2Cdev.writeBits method
	newMode = newMode << (HMC5883L_MODEREG_BIT - HMC5883L_MODEREG_LENGTH + 1);
 800120e:	79fb      	ldrb	r3, [r7, #7]
 8001210:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&hi2c1, devAddr, HMC5883L_RA_MODE, 1, &newMode, 1, I2C_TIMEOUT);
 8001212:	4b0b      	ldr	r3, [pc, #44]	; (8001240 <HMC5883L_setMode+0x3c>)
 8001214:	781b      	ldrb	r3, [r3, #0]
 8001216:	b299      	uxth	r1, r3
 8001218:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800121c:	9302      	str	r3, [sp, #8]
 800121e:	2301      	movs	r3, #1
 8001220:	9301      	str	r3, [sp, #4]
 8001222:	1dfb      	adds	r3, r7, #7
 8001224:	9300      	str	r3, [sp, #0]
 8001226:	2301      	movs	r3, #1
 8001228:	2202      	movs	r2, #2
 800122a:	4806      	ldr	r0, [pc, #24]	; (8001244 <HMC5883L_setMode+0x40>)
 800122c:	f005 f9f4 	bl	8006618 <HAL_I2C_Mem_Write>
    mode = newMode; // track to tell if we have to clear bit 7 after a read
 8001230:	79fa      	ldrb	r2, [r7, #7]
 8001232:	4b05      	ldr	r3, [pc, #20]	; (8001248 <HMC5883L_setMode+0x44>)
 8001234:	701a      	strb	r2, [r3, #0]
}
 8001236:	bf00      	nop
 8001238:	3708      	adds	r7, #8
 800123a:	46bd      	mov	sp, r7
 800123c:	bd80      	pop	{r7, pc}
 800123e:	bf00      	nop
 8001240:	20000094 	.word	0x20000094
 8001244:	200016b4 	.word	0x200016b4
 8001248:	2000009e 	.word	0x2000009e

0800124c <HMC5883L_getMagData>:
 * @param x 16-bit signed integer container for X-axis heading
 * @param y 16-bit signed integer container for Y-axis heading
 * @param z 16-bit signed integer container for Z-axis heading
 * @see HMC5883L_RA_DATAX_H
 */
void HMC5883L_getMagData(int16_t *x, int16_t *y, int16_t *z) {
 800124c:	b580      	push	{r7, lr}
 800124e:	b088      	sub	sp, #32
 8001250:	af04      	add	r7, sp, #16
 8001252:	60f8      	str	r0, [r7, #12]
 8001254:	60b9      	str	r1, [r7, #8]
 8001256:	607a      	str	r2, [r7, #4]
    HAL_I2C_Mem_Read(&hi2c1, devAddr, HMC5883L_RA_DATAX_H, 1, buffer, 6, I2C_TIMEOUT);
 8001258:	4b1d      	ldr	r3, [pc, #116]	; (80012d0 <HMC5883L_getMagData+0x84>)
 800125a:	781b      	ldrb	r3, [r3, #0]
 800125c:	b299      	uxth	r1, r3
 800125e:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001262:	9302      	str	r3, [sp, #8]
 8001264:	2306      	movs	r3, #6
 8001266:	9301      	str	r3, [sp, #4]
 8001268:	4b1a      	ldr	r3, [pc, #104]	; (80012d4 <HMC5883L_getMagData+0x88>)
 800126a:	9300      	str	r3, [sp, #0]
 800126c:	2301      	movs	r3, #1
 800126e:	2203      	movs	r2, #3
 8001270:	4819      	ldr	r0, [pc, #100]	; (80012d8 <HMC5883L_getMagData+0x8c>)
 8001272:	f005 facb 	bl	800680c <HAL_I2C_Mem_Read>
    if (mode == HMC5883L_MODE_SINGLE) HMC5883L_setMode(HMC5883L_MODE_SINGLE);
 8001276:	4b19      	ldr	r3, [pc, #100]	; (80012dc <HMC5883L_getMagData+0x90>)
 8001278:	781b      	ldrb	r3, [r3, #0]
 800127a:	2b01      	cmp	r3, #1
 800127c:	d102      	bne.n	8001284 <HMC5883L_getMagData+0x38>
 800127e:	2001      	movs	r0, #1
 8001280:	f7ff ffc0 	bl	8001204 <HMC5883L_setMode>
    *x = (((int16_t)buffer[0]) << 8) | buffer[1];
 8001284:	4b13      	ldr	r3, [pc, #76]	; (80012d4 <HMC5883L_getMagData+0x88>)
 8001286:	781b      	ldrb	r3, [r3, #0]
 8001288:	021b      	lsls	r3, r3, #8
 800128a:	b21a      	sxth	r2, r3
 800128c:	4b11      	ldr	r3, [pc, #68]	; (80012d4 <HMC5883L_getMagData+0x88>)
 800128e:	785b      	ldrb	r3, [r3, #1]
 8001290:	b21b      	sxth	r3, r3
 8001292:	4313      	orrs	r3, r2
 8001294:	b21a      	sxth	r2, r3
 8001296:	68fb      	ldr	r3, [r7, #12]
 8001298:	801a      	strh	r2, [r3, #0]
    *y = (((int16_t)buffer[4]) << 8) | buffer[5];
 800129a:	4b0e      	ldr	r3, [pc, #56]	; (80012d4 <HMC5883L_getMagData+0x88>)
 800129c:	791b      	ldrb	r3, [r3, #4]
 800129e:	021b      	lsls	r3, r3, #8
 80012a0:	b21a      	sxth	r2, r3
 80012a2:	4b0c      	ldr	r3, [pc, #48]	; (80012d4 <HMC5883L_getMagData+0x88>)
 80012a4:	795b      	ldrb	r3, [r3, #5]
 80012a6:	b21b      	sxth	r3, r3
 80012a8:	4313      	orrs	r3, r2
 80012aa:	b21a      	sxth	r2, r3
 80012ac:	68bb      	ldr	r3, [r7, #8]
 80012ae:	801a      	strh	r2, [r3, #0]
    *z = (((int16_t)buffer[2]) << 8) | buffer[3];
 80012b0:	4b08      	ldr	r3, [pc, #32]	; (80012d4 <HMC5883L_getMagData+0x88>)
 80012b2:	789b      	ldrb	r3, [r3, #2]
 80012b4:	021b      	lsls	r3, r3, #8
 80012b6:	b21a      	sxth	r2, r3
 80012b8:	4b06      	ldr	r3, [pc, #24]	; (80012d4 <HMC5883L_getMagData+0x88>)
 80012ba:	78db      	ldrb	r3, [r3, #3]
 80012bc:	b21b      	sxth	r3, r3
 80012be:	4313      	orrs	r3, r2
 80012c0:	b21a      	sxth	r2, r3
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	801a      	strh	r2, [r3, #0]
}
 80012c6:	bf00      	nop
 80012c8:	3710      	adds	r7, #16
 80012ca:	46bd      	mov	sp, r7
 80012cc:	bd80      	pop	{r7, pc}
 80012ce:	bf00      	nop
 80012d0:	20000094 	.word	0x20000094
 80012d4:	20000098 	.word	0x20000098
 80012d8:	200016b4 	.word	0x200016b4
 80012dc:	2000009e 	.word	0x2000009e

080012e0 <Ringbuf_init>:

void store_char(unsigned char c, ring_buffer *buffer);


void Ringbuf_init(void)
{
 80012e0:	b480      	push	{r7}
 80012e2:	af00      	add	r7, sp, #0
  _rx_buffer = &rx_buffer;
 80012e4:	4b0c      	ldr	r3, [pc, #48]	; (8001318 <Ringbuf_init+0x38>)
 80012e6:	4a0d      	ldr	r2, [pc, #52]	; (800131c <Ringbuf_init+0x3c>)
 80012e8:	601a      	str	r2, [r3, #0]
  _tx_buffer = &tx_buffer;
 80012ea:	4b0d      	ldr	r3, [pc, #52]	; (8001320 <Ringbuf_init+0x40>)
 80012ec:	4a0d      	ldr	r2, [pc, #52]	; (8001324 <Ringbuf_init+0x44>)
 80012ee:	601a      	str	r2, [r3, #0]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(uart, UART_IT_ERR);
 80012f0:	4b0d      	ldr	r3, [pc, #52]	; (8001328 <Ringbuf_init+0x48>)
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	695a      	ldr	r2, [r3, #20]
 80012f6:	4b0c      	ldr	r3, [pc, #48]	; (8001328 <Ringbuf_init+0x48>)
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	f042 0201 	orr.w	r2, r2, #1
 80012fe:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(uart, UART_IT_RXNE);
 8001300:	4b09      	ldr	r3, [pc, #36]	; (8001328 <Ringbuf_init+0x48>)
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	68da      	ldr	r2, [r3, #12]
 8001306:	4b08      	ldr	r3, [pc, #32]	; (8001328 <Ringbuf_init+0x48>)
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	f042 0220 	orr.w	r2, r2, #32
 800130e:	60da      	str	r2, [r3, #12]
}
 8001310:	bf00      	nop
 8001312:	46bd      	mov	sp, r7
 8001314:	bc80      	pop	{r7}
 8001316:	4770      	bx	lr
 8001318:	200016ac 	.word	0x200016ac
 800131c:	200000a0 	.word	0x200000a0
 8001320:	200016a8 	.word	0x200016a8
 8001324:	200004a8 	.word	0x200004a8
 8001328:	200018c4 	.word	0x200018c4

0800132c <store_char>:

void store_char(unsigned char c, ring_buffer *buffer)
{
 800132c:	b480      	push	{r7}
 800132e:	b085      	sub	sp, #20
 8001330:	af00      	add	r7, sp, #0
 8001332:	4603      	mov	r3, r0
 8001334:	6039      	str	r1, [r7, #0]
 8001336:	71fb      	strb	r3, [r7, #7]
  int i = (unsigned int)(buffer->head + 1) % UART_BUFFER_SIZE;
 8001338:	683b      	ldr	r3, [r7, #0]
 800133a:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 800133e:	3301      	adds	r3, #1
 8001340:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001344:	60fb      	str	r3, [r7, #12]

  // if we should be storing the received character into the location
  // just before the tail (meaning that the head would advance to the
  // current location of the tail), we're about to overflow the buffer
  // and so we don't write the character or advance the head.
  if(i != buffer->tail) {
 8001346:	683b      	ldr	r3, [r7, #0]
 8001348:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 800134c:	68fb      	ldr	r3, [r7, #12]
 800134e:	429a      	cmp	r2, r3
 8001350:	d009      	beq.n	8001366 <store_char+0x3a>
    buffer->buffer[buffer->head] = c;
 8001352:	683b      	ldr	r3, [r7, #0]
 8001354:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 8001358:	683a      	ldr	r2, [r7, #0]
 800135a:	79f9      	ldrb	r1, [r7, #7]
 800135c:	54d1      	strb	r1, [r2, r3]
    buffer->head = i;
 800135e:	68fa      	ldr	r2, [r7, #12]
 8001360:	683b      	ldr	r3, [r7, #0]
 8001362:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
  }
}
 8001366:	bf00      	nop
 8001368:	3714      	adds	r7, #20
 800136a:	46bd      	mov	sp, r7
 800136c:	bc80      	pop	{r7}
 800136e:	4770      	bx	lr

08001370 <Uart_isr>:

}


void Uart_isr (UART_HandleTypeDef *huart)
{
 8001370:	b580      	push	{r7, lr}
 8001372:	b086      	sub	sp, #24
 8001374:	af00      	add	r7, sp, #0
 8001376:	6078      	str	r0, [r7, #4]
	  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	617b      	str	r3, [r7, #20]
	  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	68db      	ldr	r3, [r3, #12]
 8001386:	613b      	str	r3, [r7, #16]

    /* if DR is not empty and the Rx Int is enabled */
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001388:	697b      	ldr	r3, [r7, #20]
 800138a:	f003 0320 	and.w	r3, r3, #32
 800138e:	2b00      	cmp	r3, #0
 8001390:	d013      	beq.n	80013ba <Uart_isr+0x4a>
 8001392:	693b      	ldr	r3, [r7, #16]
 8001394:	f003 0320 	and.w	r3, r3, #32
 8001398:	2b00      	cmp	r3, #0
 800139a:	d00e      	beq.n	80013ba <Uart_isr+0x4a>
    	    	      * @note   TC flag can be also cleared by software sequence: a read operation to
    	    	      *          USART_SR register followed by a write operation to USART_DR register.
    	    	      * @note   TXE flag is cleared only by a write to the USART_DR register.

    	 *********************/
		huart->Instance->SR;                       /* Read status register */
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	681b      	ldr	r3, [r3, #0]
        unsigned char c = huart->Instance->DR;     /* Read data register */
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	685b      	ldr	r3, [r3, #4]
 80013a8:	73fb      	strb	r3, [r7, #15]
        store_char (c, _rx_buffer);  // store data in buffer
 80013aa:	4b1e      	ldr	r3, [pc, #120]	; (8001424 <Uart_isr+0xb4>)
 80013ac:	681a      	ldr	r2, [r3, #0]
 80013ae:	7bfb      	ldrb	r3, [r7, #15]
 80013b0:	4611      	mov	r1, r2
 80013b2:	4618      	mov	r0, r3
 80013b4:	f7ff ffba 	bl	800132c <store_char>
        return;
 80013b8:	e031      	b.n	800141e <Uart_isr+0xae>
    }

    /*If interrupt is caused due to Transmit Data Register Empty */
    if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80013ba:	697b      	ldr	r3, [r7, #20]
 80013bc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d02c      	beq.n	800141e <Uart_isr+0xae>
 80013c4:	693b      	ldr	r3, [r7, #16]
 80013c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d027      	beq.n	800141e <Uart_isr+0xae>
    {
    	if(tx_buffer.head == tx_buffer.tail)
 80013ce:	4b16      	ldr	r3, [pc, #88]	; (8001428 <Uart_isr+0xb8>)
 80013d0:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
 80013d4:	4b14      	ldr	r3, [pc, #80]	; (8001428 <Uart_isr+0xb8>)
 80013d6:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80013da:	429a      	cmp	r2, r3
 80013dc:	d108      	bne.n	80013f0 <Uart_isr+0x80>
    	    {
    	      // Buffer empty, so disable interrupts
    	      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	68da      	ldr	r2, [r3, #12]
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80013ec:	60da      	str	r2, [r3, #12]

    	      huart->Instance->SR;
    	      huart->Instance->DR = c;

    	    }
    	return;
 80013ee:	e015      	b.n	800141c <Uart_isr+0xac>
    	      unsigned char c = tx_buffer.buffer[tx_buffer.tail];
 80013f0:	4b0d      	ldr	r3, [pc, #52]	; (8001428 <Uart_isr+0xb8>)
 80013f2:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80013f6:	4a0c      	ldr	r2, [pc, #48]	; (8001428 <Uart_isr+0xb8>)
 80013f8:	5cd3      	ldrb	r3, [r2, r3]
 80013fa:	73bb      	strb	r3, [r7, #14]
    	      tx_buffer.tail = (tx_buffer.tail + 1) % UART_BUFFER_SIZE;
 80013fc:	4b0a      	ldr	r3, [pc, #40]	; (8001428 <Uart_isr+0xb8>)
 80013fe:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8001402:	3301      	adds	r3, #1
 8001404:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001408:	4a07      	ldr	r2, [pc, #28]	; (8001428 <Uart_isr+0xb8>)
 800140a:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
    	      huart->Instance->SR;
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	681b      	ldr	r3, [r3, #0]
    	      huart->Instance->DR = c;
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	7bba      	ldrb	r2, [r7, #14]
 800141a:	605a      	str	r2, [r3, #4]
    	return;
 800141c:	bf00      	nop
    }
}
 800141e:	3718      	adds	r7, #24
 8001420:	46bd      	mov	sp, r7
 8001422:	bd80      	pop	{r7, pc}
 8001424:	200016ac 	.word	0x200016ac
 8001428:	200004a8 	.word	0x200004a8

0800142c <read_chip_id>:
*              and can be used to check whether communication is functioning.
* @param[in] - NONE.
* @return    - NO_ERR if chip_id is equal to 0x55, otherwise CHIP_ID_INVALID_ERR.
*/
static bmp_err_t read_chip_id (void)
{
 800142c:	b580      	push	{r7, lr}
 800142e:	b086      	sub	sp, #24
 8001430:	af04      	add	r7, sp, #16
	uint8_t out_buff = 0;
 8001432:	2300      	movs	r3, #0
 8001434:	71bb      	strb	r3, [r7, #6]
	uint8_t ret_val = NO_ERR;
 8001436:	2300      	movs	r3, #0
 8001438:	71fb      	strb	r3, [r7, #7]

	HAL_I2C_Mem_Read(&hi2c1, BMP_READ_ADDR, BMP_CHIP_ID_REG, 1, &out_buff, 1, BMP_I2C_TIMEOUT);
 800143a:	2301      	movs	r3, #1
 800143c:	9302      	str	r3, [sp, #8]
 800143e:	2301      	movs	r3, #1
 8001440:	9301      	str	r3, [sp, #4]
 8001442:	1dbb      	adds	r3, r7, #6
 8001444:	9300      	str	r3, [sp, #0]
 8001446:	2301      	movs	r3, #1
 8001448:	22d0      	movs	r2, #208	; 0xd0
 800144a:	21ef      	movs	r1, #239	; 0xef
 800144c:	4806      	ldr	r0, [pc, #24]	; (8001468 <read_chip_id+0x3c>)
 800144e:	f005 f9dd 	bl	800680c <HAL_I2C_Mem_Read>

	if (BMP_CHIP_ID_VAL != out_buff)
 8001452:	79bb      	ldrb	r3, [r7, #6]
 8001454:	2b55      	cmp	r3, #85	; 0x55
 8001456:	d001      	beq.n	800145c <read_chip_id+0x30>
	{
		ret_val = CHIP_ID_INVALID_ERR;
 8001458:	2301      	movs	r3, #1
 800145a:	71fb      	strb	r3, [r7, #7]
	}

	return ret_val;
 800145c:	79fb      	ldrb	r3, [r7, #7]
}
 800145e:	4618      	mov	r0, r3
 8001460:	3708      	adds	r7, #8
 8001462:	46bd      	mov	sp, r7
 8001464:	bd80      	pop	{r7, pc}
 8001466:	bf00      	nop
 8001468:	200016b4 	.word	0x200016b4

0800146c <set_oss>:
* @param[in] - struct of type oss_t
* @param[in] - enum of type oss_ratio_t
* @return    - None
*/
static void set_oss (oss_t * oss, oss_ratio_t ratio)
{
 800146c:	b580      	push	{r7, lr}
 800146e:	b088      	sub	sp, #32
 8001470:	af04      	add	r7, sp, #16
 8001472:	6078      	str	r0, [r7, #4]
 8001474:	460b      	mov	r3, r1
 8001476:	70fb      	strb	r3, [r7, #3]
	uint8_t in_buff[2] = {0};
 8001478:	2300      	movs	r3, #0
 800147a:	81bb      	strh	r3, [r7, #12]

	switch (ratio)
 800147c:	78fb      	ldrb	r3, [r7, #3]
 800147e:	2b03      	cmp	r3, #3
 8001480:	d81a      	bhi.n	80014b8 <set_oss+0x4c>
 8001482:	a201      	add	r2, pc, #4	; (adr r2, 8001488 <set_oss+0x1c>)
 8001484:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001488:	08001499 	.word	0x08001499
 800148c:	080014a1 	.word	0x080014a1
 8001490:	080014a9 	.word	0x080014a9
 8001494:	080014b1 	.word	0x080014b1
	{
		case ULTRA_LOW_PWR_MODE:
		{
			oss->wait_time = BMP_OSS0_CONV_TIME;
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	2205      	movs	r2, #5
 800149c:	705a      	strb	r2, [r3, #1]
			break;
 800149e:	e00f      	b.n	80014c0 <set_oss+0x54>
		}
		case STANDARD_MODE:
		{
			oss->wait_time = BMP_OSS1_CONV_TIME;
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	2208      	movs	r2, #8
 80014a4:	705a      	strb	r2, [r3, #1]
			break;
 80014a6:	e00b      	b.n	80014c0 <set_oss+0x54>
		}
		case HIGH:
		{
			oss->wait_time = BMP_OSS2_CONV_TIME;
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	220e      	movs	r2, #14
 80014ac:	705a      	strb	r2, [r3, #1]
			break;
 80014ae:	e007      	b.n	80014c0 <set_oss+0x54>
		}
		case ULTRA_HIGH_RESOLUTION:
		{
			oss->wait_time = BMP_OSS3_CONV_TIME;
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	221a      	movs	r2, #26
 80014b4:	705a      	strb	r2, [r3, #1]
			break;
 80014b6:	e003      	b.n	80014c0 <set_oss+0x54>
		}
		default:
		{
			oss->wait_time = BMP_OSS1_CONV_TIME;
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	2208      	movs	r2, #8
 80014bc:	705a      	strb	r2, [r3, #1]
			break;
 80014be:	bf00      	nop
		}
	}

	oss->ratio = ratio;
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	78fa      	ldrb	r2, [r7, #3]
 80014c4:	701a      	strb	r2, [r3, #0]

	//BMP_SET_I2CRW_REG (in_buff[1], BMP_CTRL_OSS_MASK(ratio));

	ratio = (ratio & 0x3) << 6;
 80014c6:	78fb      	ldrb	r3, [r7, #3]
 80014c8:	019b      	lsls	r3, r3, #6
 80014ca:	70fb      	strb	r3, [r7, #3]
	in_buff[1] = ratio;
 80014cc:	78fb      	ldrb	r3, [r7, #3]
 80014ce:	737b      	strb	r3, [r7, #13]

	HAL_I2C_Mem_Write( &hi2c1, BMP_WRITE_ADDR, BMP_CTRL_REG, 1, in_buff, 2, BMP_I2C_TIMEOUT );
 80014d0:	2301      	movs	r3, #1
 80014d2:	9302      	str	r3, [sp, #8]
 80014d4:	2302      	movs	r3, #2
 80014d6:	9301      	str	r3, [sp, #4]
 80014d8:	f107 030c 	add.w	r3, r7, #12
 80014dc:	9300      	str	r3, [sp, #0]
 80014de:	2301      	movs	r3, #1
 80014e0:	22f4      	movs	r2, #244	; 0xf4
 80014e2:	21ee      	movs	r1, #238	; 0xee
 80014e4:	4803      	ldr	r0, [pc, #12]	; (80014f4 <set_oss+0x88>)
 80014e6:	f005 f897 	bl	8006618 <HAL_I2C_Mem_Write>
}
 80014ea:	bf00      	nop
 80014ec:	3710      	adds	r7, #16
 80014ee:	46bd      	mov	sp, r7
 80014f0:	bd80      	pop	{r7, pc}
 80014f2:	bf00      	nop
 80014f4:	200016b4 	.word	0x200016b4

080014f8 <read_calib_data>:
*              This is used to compensate offset, temperature dependence and other parameters of the sensor.
* @param[in] - struct of type bmp_calib_param_t
* @return    - NO_ERR if read calibration data are valid otherwise READ_CALIB_ERR.
*/
static bmp_err_t read_calib_data (short * calib_data)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b08e      	sub	sp, #56	; 0x38
 80014fc:	af04      	add	r7, sp, #16
 80014fe:	6078      	str	r0, [r7, #4]
	bmp_err_t ret_val = NO_ERR;
 8001500:	2300      	movs	r3, #0
 8001502:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint8_t out_buff[BMP_CALIB_DATA_SIZE] = {0};
 8001506:	2300      	movs	r3, #0
 8001508:	60fb      	str	r3, [r7, #12]
 800150a:	f107 0310 	add.w	r3, r7, #16
 800150e:	2200      	movs	r2, #0
 8001510:	601a      	str	r2, [r3, #0]
 8001512:	605a      	str	r2, [r3, #4]
 8001514:	609a      	str	r2, [r3, #8]
 8001516:	60da      	str	r2, [r3, #12]
 8001518:	821a      	strh	r2, [r3, #16]
	uint8_t i = 0;
 800151a:	2300      	movs	r3, #0
 800151c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	uint8_t j = 1;
 8001520:	2301      	movs	r3, #1
 8001522:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25

	HAL_I2C_Mem_Read(&hi2c1, BMP_READ_ADDR, BMP_CALIB_ADDR, 1, out_buff, BMP_CALIB_DATA_SIZE, BMP_I2C_TIMEOUT);
 8001526:	2301      	movs	r3, #1
 8001528:	9302      	str	r3, [sp, #8]
 800152a:	2316      	movs	r3, #22
 800152c:	9301      	str	r3, [sp, #4]
 800152e:	f107 030c 	add.w	r3, r7, #12
 8001532:	9300      	str	r3, [sp, #0]
 8001534:	2301      	movs	r3, #1
 8001536:	22aa      	movs	r2, #170	; 0xaa
 8001538:	21ef      	movs	r1, #239	; 0xef
 800153a:	4828      	ldr	r0, [pc, #160]	; (80015dc <read_calib_data+0xe4>)
 800153c:	f005 f966 	bl	800680c <HAL_I2C_Mem_Read>

	// Store read calib data to bmp_calib struct.
	for (i = 0; i <= BMP_CALIB_DATA_SIZE / 2; i++, j+2)
 8001540:	2300      	movs	r3, #0
 8001542:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8001546:	e03e      	b.n	80015c6 <read_calib_data+0xce>
	{
		calib_data[i] = (out_buff[i * 2] << 8) | out_buff[j];
 8001548:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800154c:	005b      	lsls	r3, r3, #1
 800154e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001552:	4413      	add	r3, r2
 8001554:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 8001558:	021b      	lsls	r3, r3, #8
 800155a:	b219      	sxth	r1, r3
 800155c:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8001560:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001564:	4413      	add	r3, r2
 8001566:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 800156a:	b21a      	sxth	r2, r3
 800156c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001570:	005b      	lsls	r3, r3, #1
 8001572:	6878      	ldr	r0, [r7, #4]
 8001574:	4403      	add	r3, r0
 8001576:	430a      	orrs	r2, r1
 8001578:	b212      	sxth	r2, r2
 800157a:	801a      	strh	r2, [r3, #0]

		// checking that none of the words has the value 0 or 0xFFFF.
		if ((0 == calib_data[i]) | (-1 == calib_data[i]))
 800157c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001580:	005b      	lsls	r3, r3, #1
 8001582:	687a      	ldr	r2, [r7, #4]
 8001584:	4413      	add	r3, r2
 8001586:	f9b3 3000 	ldrsh.w	r3, [r3]
 800158a:	2b00      	cmp	r3, #0
 800158c:	bf0c      	ite	eq
 800158e:	2301      	moveq	r3, #1
 8001590:	2300      	movne	r3, #0
 8001592:	b2da      	uxtb	r2, r3
 8001594:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001598:	005b      	lsls	r3, r3, #1
 800159a:	6879      	ldr	r1, [r7, #4]
 800159c:	440b      	add	r3, r1
 800159e:	f9b3 3000 	ldrsh.w	r3, [r3]
 80015a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80015a6:	bf0c      	ite	eq
 80015a8:	2301      	moveq	r3, #1
 80015aa:	2300      	movne	r3, #0
 80015ac:	b2db      	uxtb	r3, r3
 80015ae:	4313      	orrs	r3, r2
 80015b0:	b2db      	uxtb	r3, r3
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d002      	beq.n	80015bc <read_calib_data+0xc4>
		{
			ret_val = GET_CALIB_ERR;
 80015b6:	2302      	movs	r3, #2
 80015b8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	for (i = 0; i <= BMP_CALIB_DATA_SIZE / 2; i++, j+2)
 80015bc:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80015c0:	3301      	adds	r3, #1
 80015c2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80015c6:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80015ca:	2b0b      	cmp	r3, #11
 80015cc:	d9bc      	bls.n	8001548 <read_calib_data+0x50>
		}
	}

	return ret_val;
 80015ce:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80015d2:	4618      	mov	r0, r3
 80015d4:	3728      	adds	r7, #40	; 0x28
 80015d6:	46bd      	mov	sp, r7
 80015d8:	bd80      	pop	{r7, pc}
 80015da:	bf00      	nop
 80015dc:	200016b4 	.word	0x200016b4

080015e0 <bmp_init>:
* @brief:    - Performe initial sequence of BMP sensor
* @param[in] - pointer to struct of type bmp_calib_param_t
* @return    - None.
*/
void bmp_init (bmp_t * bmp)
{
 80015e0:	b590      	push	{r4, r7, lr}
 80015e2:	b083      	sub	sp, #12
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	6078      	str	r0, [r7, #4]
	memset(bmp, 0x00, sizeof(&bmp)); // clear bmp strut;
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	2204      	movs	r2, #4
 80015ec:	2100      	movs	r1, #0
 80015ee:	4618      	mov	r0, r3
 80015f0:	f010 fd52 	bl	8012098 <memset>
	bmp->err = read_chip_id ();      // check chip validity and I2C communication.
 80015f4:	687c      	ldr	r4, [r7, #4]
 80015f6:	f7ff ff19 	bl	800142c <read_chip_id>
 80015fa:	4603      	mov	r3, r0
 80015fc:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
	bmp->err = read_calib_data ((short *)&bmp->calib);
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	687c      	ldr	r4, [r7, #4]
 8001604:	4618      	mov	r0, r3
 8001606:	f7ff ff77 	bl	80014f8 <read_calib_data>
 800160a:	4603      	mov	r3, r0
 800160c:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
	set_oss (&bmp->oss, STANDARD_MODE);       // set oversampling settings
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	3338      	adds	r3, #56	; 0x38
 8001614:	2101      	movs	r1, #1
 8001616:	4618      	mov	r0, r3
 8001618:	f7ff ff28 	bl	800146c <set_oss>
}
 800161c:	bf00      	nop
 800161e:	370c      	adds	r7, #12
 8001620:	46bd      	mov	sp, r7
 8001622:	bd90      	pop	{r4, r7, pc}

08001624 <write_ut>:

	return (out_buff[0] << BYTE_SHIFT) | out_buff[1];
}

void write_ut (void)
{
 8001624:	b580      	push	{r7, lr}
 8001626:	b086      	sub	sp, #24
 8001628:	af04      	add	r7, sp, #16
	uint8_t out_buff[2];

	//BMP_SET_I2CRW_REG (out_buff[0], BMP_SET_TEMP_CONV);
	out_buff[0] = BMP_SET_TEMP_CONV;
 800162a:	232e      	movs	r3, #46	; 0x2e
 800162c:	713b      	strb	r3, [r7, #4]
	HAL_I2C_Mem_Write( &hi2c1, BMP_WRITE_ADDR, BMP_CTRL_REG, 1, out_buff, 1, BMP_I2C_TIMEOUT );
 800162e:	2301      	movs	r3, #1
 8001630:	9302      	str	r3, [sp, #8]
 8001632:	2301      	movs	r3, #1
 8001634:	9301      	str	r3, [sp, #4]
 8001636:	1d3b      	adds	r3, r7, #4
 8001638:	9300      	str	r3, [sp, #0]
 800163a:	2301      	movs	r3, #1
 800163c:	22f4      	movs	r2, #244	; 0xf4
 800163e:	21ee      	movs	r1, #238	; 0xee
 8001640:	4803      	ldr	r0, [pc, #12]	; (8001650 <write_ut+0x2c>)
 8001642:	f004 ffe9 	bl	8006618 <HAL_I2C_Mem_Write>
}
 8001646:	bf00      	nop
 8001648:	3708      	adds	r7, #8
 800164a:	46bd      	mov	sp, r7
 800164c:	bd80      	pop	{r7, pc}
 800164e:	bf00      	nop
 8001650:	200016b4 	.word	0x200016b4

08001654 <read_ut>:

int32_t read_ut (void)
{
 8001654:	b580      	push	{r7, lr}
 8001656:	b086      	sub	sp, #24
 8001658:	af04      	add	r7, sp, #16
	uint8_t out_buff[2];
	HAL_I2C_Mem_Read ( &hi2c1, BMP_READ_ADDR, BMP_DATA_MSB_ADDR, 1, out_buff, 2, BMP_I2C_TIMEOUT );
 800165a:	2301      	movs	r3, #1
 800165c:	9302      	str	r3, [sp, #8]
 800165e:	2302      	movs	r3, #2
 8001660:	9301      	str	r3, [sp, #4]
 8001662:	1d3b      	adds	r3, r7, #4
 8001664:	9300      	str	r3, [sp, #0]
 8001666:	2301      	movs	r3, #1
 8001668:	22f6      	movs	r2, #246	; 0xf6
 800166a:	21ef      	movs	r1, #239	; 0xef
 800166c:	4805      	ldr	r0, [pc, #20]	; (8001684 <read_ut+0x30>)
 800166e:	f005 f8cd 	bl	800680c <HAL_I2C_Mem_Read>

	return (out_buff[0] << BYTE_SHIFT) | out_buff[1];
 8001672:	793b      	ldrb	r3, [r7, #4]
 8001674:	021b      	lsls	r3, r3, #8
 8001676:	797a      	ldrb	r2, [r7, #5]
 8001678:	4313      	orrs	r3, r2
}
 800167a:	4618      	mov	r0, r3
 800167c:	3708      	adds	r7, #8
 800167e:	46bd      	mov	sp, r7
 8001680:	bd80      	pop	{r7, pc}
 8001682:	bf00      	nop
 8001684:	200016b4 	.word	0x200016b4

08001688 <get_temp>:
* @brief:    - Calc true temperature.
* @param[in] - pointer to struct of type bmp_t
* @return    - true temp.
*/
float get_temp(bmp_t * bmp)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	b086      	sub	sp, #24
 800168c:	af00      	add	r7, sp, #0
 800168e:	6078      	str	r0, [r7, #4]
	int32_t X1 = 0;
 8001690:	2300      	movs	r3, #0
 8001692:	617b      	str	r3, [r7, #20]
	int32_t X2 = 0;
 8001694:	2300      	movs	r3, #0
 8001696:	613b      	str	r3, [r7, #16]
	float temp = 0;
 8001698:	f04f 0300 	mov.w	r3, #0
 800169c:	60fb      	str	r3, [r7, #12]

	X1 = (((int32_t)bmp->uncomp.temp - bmp->calib.AC6) * bmp->calib.AC5) >> 15;
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	699b      	ldr	r3, [r3, #24]
 80016a2:	4618      	mov	r0, r3
 80016a4:	f7ff fd22 	bl	80010ec <__aeabi_f2iz>
 80016a8:	4602      	mov	r2, r0
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	895b      	ldrh	r3, [r3, #10]
 80016ae:	1ad3      	subs	r3, r2, r3
 80016b0:	687a      	ldr	r2, [r7, #4]
 80016b2:	8912      	ldrh	r2, [r2, #8]
 80016b4:	fb02 f303 	mul.w	r3, r2, r3
 80016b8:	13db      	asrs	r3, r3, #15
 80016ba:	617b      	str	r3, [r7, #20]
	X2 = (bmp->calib.MC << 11) / (X1 + bmp->calib.MD);
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 80016c2:	02da      	lsls	r2, r3, #11
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 80016ca:	4619      	mov	r1, r3
 80016cc:	697b      	ldr	r3, [r7, #20]
 80016ce:	440b      	add	r3, r1
 80016d0:	fb92 f3f3 	sdiv	r3, r2, r3
 80016d4:	613b      	str	r3, [r7, #16]
	bmp->data.B5 = X1 + X2;
 80016d6:	697a      	ldr	r2, [r7, #20]
 80016d8:	693b      	ldr	r3, [r7, #16]
 80016da:	441a      	add	r2, r3
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	631a      	str	r2, [r3, #48]	; 0x30
	temp = ((bmp->data.B5 + 8) >> 4) * 0.1f;
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016e4:	3308      	adds	r3, #8
 80016e6:	111b      	asrs	r3, r3, #4
 80016e8:	4618      	mov	r0, r3
 80016ea:	f7ff facf 	bl	8000c8c <__aeabi_i2f>
 80016ee:	4603      	mov	r3, r0
 80016f0:	490e      	ldr	r1, [pc, #56]	; (800172c <get_temp+0xa4>)
 80016f2:	4618      	mov	r0, r3
 80016f4:	f7ff fb1e 	bl	8000d34 <__aeabi_fmul>
 80016f8:	4603      	mov	r3, r0
 80016fa:	60fb      	str	r3, [r7, #12]

	if ((temp <= BMP_MIN_TEMP_THRESHOLD) || (temp >= BMP_MAX_TEMP_THRESHOLD))
 80016fc:	490c      	ldr	r1, [pc, #48]	; (8001730 <get_temp+0xa8>)
 80016fe:	68f8      	ldr	r0, [r7, #12]
 8001700:	f7ff fcc0 	bl	8001084 <__aeabi_fcmple>
 8001704:	4603      	mov	r3, r0
 8001706:	2b00      	cmp	r3, #0
 8001708:	d106      	bne.n	8001718 <get_temp+0x90>
 800170a:	490a      	ldr	r1, [pc, #40]	; (8001734 <get_temp+0xac>)
 800170c:	68f8      	ldr	r0, [r7, #12]
 800170e:	f7ff fcc3 	bl	8001098 <__aeabi_fcmpge>
 8001712:	4603      	mov	r3, r0
 8001714:	2b00      	cmp	r3, #0
 8001716:	d003      	beq.n	8001720 <get_temp+0x98>
	{
		bmp->err = GET_TEMP_ERR;
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	2203      	movs	r2, #3
 800171c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
	}

	return temp;
 8001720:	68fb      	ldr	r3, [r7, #12]
}
 8001722:	4618      	mov	r0, r3
 8001724:	3718      	adds	r7, #24
 8001726:	46bd      	mov	sp, r7
 8001728:	bd80      	pop	{r7, pc}
 800172a:	bf00      	nop
 800172c:	3dcccccd 	.word	0x3dcccccd
 8001730:	c2200000 	.word	0xc2200000
 8001734:	42aa0000 	.word	0x42aa0000

08001738 <write_up>:
	up = ((out_buff[0] << SHORT_SHIFT) + (out_buff[1] << BYTE_SHIFT) + out_buff[2]) >> (8 - oss.ratio);
	return up;
}

void write_up (void)
{
 8001738:	b580      	push	{r7, lr}
 800173a:	b086      	sub	sp, #24
 800173c:	af04      	add	r7, sp, #16
	uint8_t out_buff[3] = {0};
 800173e:	4b0c      	ldr	r3, [pc, #48]	; (8001770 <write_up+0x38>)
 8001740:	881b      	ldrh	r3, [r3, #0]
 8001742:	803b      	strh	r3, [r7, #0]
 8001744:	2300      	movs	r3, #0
 8001746:	70bb      	strb	r3, [r7, #2]
	long up = 0;
 8001748:	2300      	movs	r3, #0
 800174a:	607b      	str	r3, [r7, #4]

	//BMP_SET_I2CRW_REG (out_buff[0], BMP_SET_PRESS_CONV);
	out_buff[0] = BMP_SET_PRESS_CONV;
 800174c:	2334      	movs	r3, #52	; 0x34
 800174e:	703b      	strb	r3, [r7, #0]
	HAL_I2C_Mem_Write ( &hi2c1, BMP_WRITE_ADDR, BMP_CTRL_REG, 1, out_buff, 1, BMP_I2C_TIMEOUT );
 8001750:	2301      	movs	r3, #1
 8001752:	9302      	str	r3, [sp, #8]
 8001754:	2301      	movs	r3, #1
 8001756:	9301      	str	r3, [sp, #4]
 8001758:	463b      	mov	r3, r7
 800175a:	9300      	str	r3, [sp, #0]
 800175c:	2301      	movs	r3, #1
 800175e:	22f4      	movs	r2, #244	; 0xf4
 8001760:	21ee      	movs	r1, #238	; 0xee
 8001762:	4804      	ldr	r0, [pc, #16]	; (8001774 <write_up+0x3c>)
 8001764:	f004 ff58 	bl	8006618 <HAL_I2C_Mem_Write>
}
 8001768:	bf00      	nop
 800176a:	3708      	adds	r7, #8
 800176c:	46bd      	mov	sp, r7
 800176e:	bd80      	pop	{r7, pc}
 8001770:	080120c0 	.word	0x080120c0
 8001774:	200016b4 	.word	0x200016b4

08001778 <read_up>:

int32_t read_up (oss_t oss)
{
 8001778:	b580      	push	{r7, lr}
 800177a:	b088      	sub	sp, #32
 800177c:	af04      	add	r7, sp, #16
 800177e:	80b8      	strh	r0, [r7, #4]
	uint8_t out_buff[3] = {0};
 8001780:	4b12      	ldr	r3, [pc, #72]	; (80017cc <read_up+0x54>)
 8001782:	881b      	ldrh	r3, [r3, #0]
 8001784:	813b      	strh	r3, [r7, #8]
 8001786:	2300      	movs	r3, #0
 8001788:	72bb      	strb	r3, [r7, #10]
	long up = 0;
 800178a:	2300      	movs	r3, #0
 800178c:	60fb      	str	r3, [r7, #12]
	//Delay BMP_OSS1_CONV_TIME
	HAL_I2C_Mem_Read(&hi2c1, BMP_READ_ADDR, BMP_DATA_MSB_ADDR, 1, out_buff, 3, BMP_I2C_TIMEOUT);
 800178e:	2301      	movs	r3, #1
 8001790:	9302      	str	r3, [sp, #8]
 8001792:	2303      	movs	r3, #3
 8001794:	9301      	str	r3, [sp, #4]
 8001796:	f107 0308 	add.w	r3, r7, #8
 800179a:	9300      	str	r3, [sp, #0]
 800179c:	2301      	movs	r3, #1
 800179e:	22f6      	movs	r2, #246	; 0xf6
 80017a0:	21ef      	movs	r1, #239	; 0xef
 80017a2:	480b      	ldr	r0, [pc, #44]	; (80017d0 <read_up+0x58>)
 80017a4:	f005 f832 	bl	800680c <HAL_I2C_Mem_Read>

	up = ((out_buff[0] << SHORT_SHIFT) + (out_buff[1] << BYTE_SHIFT) + out_buff[2]) >> (8 - oss.ratio);
 80017a8:	7a3b      	ldrb	r3, [r7, #8]
 80017aa:	041a      	lsls	r2, r3, #16
 80017ac:	7a7b      	ldrb	r3, [r7, #9]
 80017ae:	021b      	lsls	r3, r3, #8
 80017b0:	4413      	add	r3, r2
 80017b2:	7aba      	ldrb	r2, [r7, #10]
 80017b4:	441a      	add	r2, r3
 80017b6:	793b      	ldrb	r3, [r7, #4]
 80017b8:	f1c3 0308 	rsb	r3, r3, #8
 80017bc:	fa42 f303 	asr.w	r3, r2, r3
 80017c0:	60fb      	str	r3, [r7, #12]
	return up;
 80017c2:	68fb      	ldr	r3, [r7, #12]
}
 80017c4:	4618      	mov	r0, r3
 80017c6:	3710      	adds	r7, #16
 80017c8:	46bd      	mov	sp, r7
 80017ca:	bd80      	pop	{r7, pc}
 80017cc:	080120c0 	.word	0x080120c0
 80017d0:	200016b4 	.word	0x200016b4

080017d4 <get_pressure>:
* @brief:    - Calc true pressure.
* @param[in] - struct of type bmp_t
* @return    - true pressure in Pa.
*/
int32_t get_pressure(bmp_t bmp)
{
 80017d4:	b084      	sub	sp, #16
 80017d6:	b480      	push	{r7}
 80017d8:	b089      	sub	sp, #36	; 0x24
 80017da:	af00      	add	r7, sp, #0
 80017dc:	f107 0c28 	add.w	ip, r7, #40	; 0x28
 80017e0:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	int32_t X1, X2, X3, B3, B6, p = 0;
 80017e4:	2300      	movs	r3, #0
 80017e6:	61fb      	str	r3, [r7, #28]
	uint32_t B4, B7 = 0;
 80017e8:	2300      	movs	r3, #0
 80017ea:	61bb      	str	r3, [r7, #24]

	B6 = bmp.data.B5 - 4000;
 80017ec:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80017ee:	f5a3 637a 	sub.w	r3, r3, #4000	; 0xfa0
 80017f2:	617b      	str	r3, [r7, #20]
	X1 = (bmp.calib.B2 * (B6 * B6 / 0x1000)) / 0x800;
 80017f4:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 80017f8:	461a      	mov	r2, r3
 80017fa:	697b      	ldr	r3, [r7, #20]
 80017fc:	fb03 f303 	mul.w	r3, r3, r3
 8001800:	2b00      	cmp	r3, #0
 8001802:	da01      	bge.n	8001808 <get_pressure+0x34>
 8001804:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 8001808:	131b      	asrs	r3, r3, #12
 800180a:	fb03 f302 	mul.w	r3, r3, r2
 800180e:	2b00      	cmp	r3, #0
 8001810:	da01      	bge.n	8001816 <get_pressure+0x42>
 8001812:	f203 73ff 	addw	r3, r3, #2047	; 0x7ff
 8001816:	12db      	asrs	r3, r3, #11
 8001818:	613b      	str	r3, [r7, #16]
	X2 = bmp.calib.AC2 * B6 / 0x800;
 800181a:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 800181e:	461a      	mov	r2, r3
 8001820:	697b      	ldr	r3, [r7, #20]
 8001822:	fb03 f302 	mul.w	r3, r3, r2
 8001826:	2b00      	cmp	r3, #0
 8001828:	da01      	bge.n	800182e <get_pressure+0x5a>
 800182a:	f203 73ff 	addw	r3, r3, #2047	; 0x7ff
 800182e:	12db      	asrs	r3, r3, #11
 8001830:	60fb      	str	r3, [r7, #12]
	X3 = X1 + X2;
 8001832:	693a      	ldr	r2, [r7, #16]
 8001834:	68fb      	ldr	r3, [r7, #12]
 8001836:	4413      	add	r3, r2
 8001838:	60bb      	str	r3, [r7, #8]
	B3 = (((bmp.calib.AC1 * 4 + X3) << bmp.oss.ratio) +2) / 4;
 800183a:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	; 0x28
 800183e:	009a      	lsls	r2, r3, #2
 8001840:	68bb      	ldr	r3, [r7, #8]
 8001842:	4413      	add	r3, r2
 8001844:	f897 2060 	ldrb.w	r2, [r7, #96]	; 0x60
 8001848:	4093      	lsls	r3, r2
 800184a:	3302      	adds	r3, #2
 800184c:	2b00      	cmp	r3, #0
 800184e:	da00      	bge.n	8001852 <get_pressure+0x7e>
 8001850:	3303      	adds	r3, #3
 8001852:	109b      	asrs	r3, r3, #2
 8001854:	607b      	str	r3, [r7, #4]
	X1 = bmp.calib.AC3 * B6 / 0x2000;
 8001856:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	; 0x2c
 800185a:	461a      	mov	r2, r3
 800185c:	697b      	ldr	r3, [r7, #20]
 800185e:	fb03 f302 	mul.w	r3, r3, r2
 8001862:	2b00      	cmp	r3, #0
 8001864:	da02      	bge.n	800186c <get_pressure+0x98>
 8001866:	f503 53ff 	add.w	r3, r3, #8160	; 0x1fe0
 800186a:	331f      	adds	r3, #31
 800186c:	135b      	asrs	r3, r3, #13
 800186e:	613b      	str	r3, [r7, #16]
	X2 = (bmp.calib.B1 * (B6 * B6 / 0x1000)) / 0x10000;
 8001870:	f9b7 3034 	ldrsh.w	r3, [r7, #52]	; 0x34
 8001874:	461a      	mov	r2, r3
 8001876:	697b      	ldr	r3, [r7, #20]
 8001878:	fb03 f303 	mul.w	r3, r3, r3
 800187c:	2b00      	cmp	r3, #0
 800187e:	da01      	bge.n	8001884 <get_pressure+0xb0>
 8001880:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 8001884:	131b      	asrs	r3, r3, #12
 8001886:	fb03 f302 	mul.w	r3, r3, r2
 800188a:	2b00      	cmp	r3, #0
 800188c:	da02      	bge.n	8001894 <get_pressure+0xc0>
 800188e:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 8001892:	33ff      	adds	r3, #255	; 0xff
 8001894:	141b      	asrs	r3, r3, #16
 8001896:	60fb      	str	r3, [r7, #12]
	X3 = ((X1 + X2) + 2) / 0x4;
 8001898:	693a      	ldr	r2, [r7, #16]
 800189a:	68fb      	ldr	r3, [r7, #12]
 800189c:	4413      	add	r3, r2
 800189e:	3302      	adds	r3, #2
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	da00      	bge.n	80018a6 <get_pressure+0xd2>
 80018a4:	3303      	adds	r3, #3
 80018a6:	109b      	asrs	r3, r3, #2
 80018a8:	60bb      	str	r3, [r7, #8]
	B4 = bmp.calib.AC4 * (unsigned long)(X3 + 32768) / 0x8000;
 80018aa:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80018ac:	461a      	mov	r2, r3
 80018ae:	68bb      	ldr	r3, [r7, #8]
 80018b0:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 80018b4:	fb03 f302 	mul.w	r3, r3, r2
 80018b8:	0bdb      	lsrs	r3, r3, #15
 80018ba:	603b      	str	r3, [r7, #0]
	B7 = ((unsigned long)bmp.uncomp.press - B3) * (50000 >> bmp.oss.ratio);
 80018bc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80018be:	461a      	mov	r2, r3
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	1ad3      	subs	r3, r2, r3
 80018c4:	f897 2060 	ldrb.w	r2, [r7, #96]	; 0x60
 80018c8:	4611      	mov	r1, r2
 80018ca:	f24c 3250 	movw	r2, #50000	; 0xc350
 80018ce:	410a      	asrs	r2, r1
 80018d0:	fb02 f303 	mul.w	r3, r2, r3
 80018d4:	61bb      	str	r3, [r7, #24]

	if (B7 < 0x80000000)
 80018d6:	69bb      	ldr	r3, [r7, #24]
 80018d8:	2b00      	cmp	r3, #0
 80018da:	db06      	blt.n	80018ea <get_pressure+0x116>
	{
		p = (B7 * 2) / B4;
 80018dc:	69bb      	ldr	r3, [r7, #24]
 80018de:	005a      	lsls	r2, r3, #1
 80018e0:	683b      	ldr	r3, [r7, #0]
 80018e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80018e6:	61fb      	str	r3, [r7, #28]
 80018e8:	e005      	b.n	80018f6 <get_pressure+0x122>
	}
	else
	{
		p = (B7 / B4) * 2;
 80018ea:	69ba      	ldr	r2, [r7, #24]
 80018ec:	683b      	ldr	r3, [r7, #0]
 80018ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80018f2:	005b      	lsls	r3, r3, #1
 80018f4:	61fb      	str	r3, [r7, #28]
	}

	X1 = (p / 0x100 * (p / 0x100));
 80018f6:	69fb      	ldr	r3, [r7, #28]
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	da00      	bge.n	80018fe <get_pressure+0x12a>
 80018fc:	33ff      	adds	r3, #255	; 0xff
 80018fe:	121b      	asrs	r3, r3, #8
 8001900:	461a      	mov	r2, r3
 8001902:	69fb      	ldr	r3, [r7, #28]
 8001904:	2b00      	cmp	r3, #0
 8001906:	da00      	bge.n	800190a <get_pressure+0x136>
 8001908:	33ff      	adds	r3, #255	; 0xff
 800190a:	121b      	asrs	r3, r3, #8
 800190c:	fb03 f302 	mul.w	r3, r3, r2
 8001910:	613b      	str	r3, [r7, #16]
	X1 = (X1 * 3038) / 0x10000;
 8001912:	693b      	ldr	r3, [r7, #16]
 8001914:	f640 32de 	movw	r2, #3038	; 0xbde
 8001918:	fb02 f303 	mul.w	r3, r2, r3
 800191c:	2b00      	cmp	r3, #0
 800191e:	da02      	bge.n	8001926 <get_pressure+0x152>
 8001920:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 8001924:	33ff      	adds	r3, #255	; 0xff
 8001926:	141b      	asrs	r3, r3, #16
 8001928:	613b      	str	r3, [r7, #16]
	X2 = (-7357 * p) / 0x10000;
 800192a:	69fb      	ldr	r3, [r7, #28]
 800192c:	4a0e      	ldr	r2, [pc, #56]	; (8001968 <get_pressure+0x194>)
 800192e:	fb02 f303 	mul.w	r3, r2, r3
 8001932:	2b00      	cmp	r3, #0
 8001934:	da02      	bge.n	800193c <get_pressure+0x168>
 8001936:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 800193a:	33ff      	adds	r3, #255	; 0xff
 800193c:	141b      	asrs	r3, r3, #16
 800193e:	60fb      	str	r3, [r7, #12]
	p = p + (X1 + X2 + 3791) / 0x10;
 8001940:	693a      	ldr	r2, [r7, #16]
 8001942:	68fb      	ldr	r3, [r7, #12]
 8001944:	4413      	add	r3, r2
 8001946:	f603 63cf 	addw	r3, r3, #3791	; 0xecf
 800194a:	2b00      	cmp	r3, #0
 800194c:	da00      	bge.n	8001950 <get_pressure+0x17c>
 800194e:	330f      	adds	r3, #15
 8001950:	111b      	asrs	r3, r3, #4
 8001952:	461a      	mov	r2, r3
 8001954:	69fb      	ldr	r3, [r7, #28]
 8001956:	4413      	add	r3, r2
 8001958:	61fb      	str	r3, [r7, #28]

	return p;
 800195a:	69fb      	ldr	r3, [r7, #28]
}
 800195c:	4618      	mov	r0, r3
 800195e:	3724      	adds	r7, #36	; 0x24
 8001960:	46bd      	mov	sp, r7
 8001962:	bc80      	pop	{r7}
 8001964:	b004      	add	sp, #16
 8001966:	4770      	bx	lr
 8001968:	ffffe343 	.word	0xffffe343
 800196c:	00000000 	.word	0x00000000

08001970 <get_altitude>:
* @brief:    - Calc true altitude.
* @param[in] - struct of type bmp_t
* @return    - true pressure.
*/
float get_altitude (bmp_t * bmp)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	b084      	sub	sp, #16
 8001974:	af00      	add	r7, sp, #0
 8001976:	6078      	str	r0, [r7, #4]
	float altitude = 0;
 8001978:	f04f 0300 	mov.w	r3, #0
 800197c:	60fb      	str	r3, [r7, #12]

	altitude = BMP_PRESS_CONST_COEFICIENT * (1.0f - pow((bmp->data.press / BMP_PRESS_CONST_SEA_LEVEL), (1/5.255)));
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001982:	4618      	mov	r0, r3
 8001984:	f7ff f982 	bl	8000c8c <__aeabi_i2f>
 8001988:	4603      	mov	r3, r0
 800198a:	4923      	ldr	r1, [pc, #140]	; (8001a18 <get_altitude+0xa8>)
 800198c:	4618      	mov	r0, r3
 800198e:	f7ff fa85 	bl	8000e9c <__aeabi_fdiv>
 8001992:	4603      	mov	r3, r0
 8001994:	4618      	mov	r0, r3
 8001996:	f7fe fd3f 	bl	8000418 <__aeabi_f2d>
 800199a:	a31b      	add	r3, pc, #108	; (adr r3, 8001a08 <get_altitude+0x98>)
 800199c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019a0:	f00e fb82 	bl	80100a8 <pow>
 80019a4:	4602      	mov	r2, r0
 80019a6:	460b      	mov	r3, r1
 80019a8:	f04f 0000 	mov.w	r0, #0
 80019ac:	491b      	ldr	r1, [pc, #108]	; (8001a1c <get_altitude+0xac>)
 80019ae:	f7fe fbd3 	bl	8000158 <__aeabi_dsub>
 80019b2:	4602      	mov	r2, r0
 80019b4:	460b      	mov	r3, r1
 80019b6:	4610      	mov	r0, r2
 80019b8:	4619      	mov	r1, r3
 80019ba:	a315      	add	r3, pc, #84	; (adr r3, 8001a10 <get_altitude+0xa0>)
 80019bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019c0:	f7fe fd82 	bl	80004c8 <__aeabi_dmul>
 80019c4:	4602      	mov	r2, r0
 80019c6:	460b      	mov	r3, r1
 80019c8:	4610      	mov	r0, r2
 80019ca:	4619      	mov	r1, r3
 80019cc:	f7ff f854 	bl	8000a78 <__aeabi_d2f>
 80019d0:	4603      	mov	r3, r0
 80019d2:	60fb      	str	r3, [r7, #12]

	if ((altitude <= BMP_MIN_ALT_THRESHOLD) || (altitude >= BMP_MAX_ALT_THRESHOLD))
 80019d4:	4912      	ldr	r1, [pc, #72]	; (8001a20 <get_altitude+0xb0>)
 80019d6:	68f8      	ldr	r0, [r7, #12]
 80019d8:	f7ff fb54 	bl	8001084 <__aeabi_fcmple>
 80019dc:	4603      	mov	r3, r0
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d106      	bne.n	80019f0 <get_altitude+0x80>
 80019e2:	4910      	ldr	r1, [pc, #64]	; (8001a24 <get_altitude+0xb4>)
 80019e4:	68f8      	ldr	r0, [r7, #12]
 80019e6:	f7ff fb57 	bl	8001098 <__aeabi_fcmpge>
 80019ea:	4603      	mov	r3, r0
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d003      	beq.n	80019f8 <get_altitude+0x88>
	{
		bmp->err = GET_ALTITUDE_ERR;
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	2205      	movs	r2, #5
 80019f4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
	}

	return altitude;
 80019f8:	68fb      	ldr	r3, [r7, #12]
}
 80019fa:	4618      	mov	r0, r3
 80019fc:	3710      	adds	r7, #16
 80019fe:	46bd      	mov	sp, r7
 8001a00:	bd80      	pop	{r7, pc}
 8001a02:	bf00      	nop
 8001a04:	f3af 8000 	nop.w
 8001a08:	ccd9456c 	.word	0xccd9456c
 8001a0c:	3fc85b95 	.word	0x3fc85b95
 8001a10:	00000000 	.word	0x00000000
 8001a14:	40e5a540 	.word	0x40e5a540
 8001a18:	47c5e680 	.word	0x47c5e680
 8001a1c:	3ff00000 	.word	0x3ff00000
 8001a20:	c3fa0000 	.word	0xc3fa0000
 8001a24:	460ca000 	.word	0x460ca000

08001a28 <get_b_counter>:
int get_b_t_counter(void) {
	return b_t_counter;
}


int get_b_counter(void) {
 8001a28:	b480      	push	{r7}
 8001a2a:	af00      	add	r7, sp, #0
	return b_counter;
 8001a2c:	4b02      	ldr	r3, [pc, #8]	; (8001a38 <get_b_counter+0x10>)
 8001a2e:	681b      	ldr	r3, [r3, #0]
}
 8001a30:	4618      	mov	r0, r3
 8001a32:	46bd      	mov	sp, r7
 8001a34:	bc80      	pop	{r7}
 8001a36:	4770      	bx	lr
 8001a38:	200008b0 	.word	0x200008b0

08001a3c <set_b_counter>:

void set_b_counter(unsigned int CLOCK_RATE) {
 8001a3c:	b480      	push	{r7}
 8001a3e:	b083      	sub	sp, #12
 8001a40:	af00      	add	r7, sp, #0
 8001a42:	6078      	str	r0, [r7, #4]

	b_counter++;
 8001a44:	4b09      	ldr	r3, [pc, #36]	; (8001a6c <set_b_counter+0x30>)
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	3301      	adds	r3, #1
 8001a4a:	4a08      	ldr	r2, [pc, #32]	; (8001a6c <set_b_counter+0x30>)
 8001a4c:	6013      	str	r3, [r2, #0]
	if(b_counter > CLOCK_RATE) {
 8001a4e:	4b07      	ldr	r3, [pc, #28]	; (8001a6c <set_b_counter+0x30>)
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	461a      	mov	r2, r3
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	4293      	cmp	r3, r2
 8001a58:	d202      	bcs.n	8001a60 <set_b_counter+0x24>
		b_counter = 0;
 8001a5a:	4b04      	ldr	r3, [pc, #16]	; (8001a6c <set_b_counter+0x30>)
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	601a      	str	r2, [r3, #0]
	}
}
 8001a60:	bf00      	nop
 8001a62:	370c      	adds	r7, #12
 8001a64:	46bd      	mov	sp, r7
 8001a66:	bc80      	pop	{r7}
 8001a68:	4770      	bx	lr
 8001a6a:	bf00      	nop
 8001a6c:	200008b0 	.word	0x200008b0

08001a70 <_ZSt3cosf>:
  using ::cos;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  cos(float __x)
  { return __builtin_cosf(__x); }
 8001a70:	b580      	push	{r7, lr}
 8001a72:	b082      	sub	sp, #8
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	6078      	str	r0, [r7, #4]
 8001a78:	6878      	ldr	r0, [r7, #4]
 8001a7a:	f00e faa7 	bl	800ffcc <cosf>
 8001a7e:	4603      	mov	r3, r0
 8001a80:	4618      	mov	r0, r3
 8001a82:	3708      	adds	r7, #8
 8001a84:	46bd      	mov	sp, r7
 8001a86:	bd80      	pop	{r7, pc}

08001a88 <_ZSt3sinf>:
  using ::sin;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  sin(float __x)
  { return __builtin_sinf(__x); }
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	b082      	sub	sp, #8
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	6078      	str	r0, [r7, #4]
 8001a90:	6878      	ldr	r0, [r7, #4]
 8001a92:	f00e fad3 	bl	801003c <sinf>
 8001a96:	4603      	mov	r3, r0
 8001a98:	4618      	mov	r0, r3
 8001a9a:	3708      	adds	r7, #8
 8001a9c:	46bd      	mov	sp, r7
 8001a9e:	bd80      	pop	{r7, pc}

08001aa0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	b082      	sub	sp, #8
 8001aa4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001aa6:	4b14      	ldr	r3, [pc, #80]	; (8001af8 <MX_DMA_Init+0x58>)
 8001aa8:	695b      	ldr	r3, [r3, #20]
 8001aaa:	4a13      	ldr	r2, [pc, #76]	; (8001af8 <MX_DMA_Init+0x58>)
 8001aac:	f043 0301 	orr.w	r3, r3, #1
 8001ab0:	6153      	str	r3, [r2, #20]
 8001ab2:	4b11      	ldr	r3, [pc, #68]	; (8001af8 <MX_DMA_Init+0x58>)
 8001ab4:	695b      	ldr	r3, [r3, #20]
 8001ab6:	f003 0301 	and.w	r3, r3, #1
 8001aba:	607b      	str	r3, [r7, #4]
 8001abc:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8001abe:	2200      	movs	r2, #0
 8001ac0:	2100      	movs	r1, #0
 8001ac2:	200f      	movs	r0, #15
 8001ac4:	f003 fba9 	bl	800521a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8001ac8:	200f      	movs	r0, #15
 8001aca:	f003 fbc2 	bl	8005252 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 8001ace:	2200      	movs	r2, #0
 8001ad0:	2100      	movs	r1, #0
 8001ad2:	2010      	movs	r0, #16
 8001ad4:	f003 fba1 	bl	800521a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8001ad8:	2010      	movs	r0, #16
 8001ada:	f003 fbba 	bl	8005252 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
 8001ade:	2200      	movs	r2, #0
 8001ae0:	2100      	movs	r1, #0
 8001ae2:	2011      	movs	r0, #17
 8001ae4:	f003 fb99 	bl	800521a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8001ae8:	2011      	movs	r0, #17
 8001aea:	f003 fbb2 	bl	8005252 <HAL_NVIC_EnableIRQ>

}
 8001aee:	bf00      	nop
 8001af0:	3708      	adds	r7, #8
 8001af2:	46bd      	mov	sp, r7
 8001af4:	bd80      	pop	{r7, pc}
 8001af6:	bf00      	nop
 8001af8:	40021000 	.word	0x40021000

08001afc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001afc:	b580      	push	{r7, lr}
 8001afe:	b088      	sub	sp, #32
 8001b00:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b02:	f107 0310 	add.w	r3, r7, #16
 8001b06:	2200      	movs	r2, #0
 8001b08:	601a      	str	r2, [r3, #0]
 8001b0a:	605a      	str	r2, [r3, #4]
 8001b0c:	609a      	str	r2, [r3, #8]
 8001b0e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b10:	4b39      	ldr	r3, [pc, #228]	; (8001bf8 <MX_GPIO_Init+0xfc>)
 8001b12:	699b      	ldr	r3, [r3, #24]
 8001b14:	4a38      	ldr	r2, [pc, #224]	; (8001bf8 <MX_GPIO_Init+0xfc>)
 8001b16:	f043 0310 	orr.w	r3, r3, #16
 8001b1a:	6193      	str	r3, [r2, #24]
 8001b1c:	4b36      	ldr	r3, [pc, #216]	; (8001bf8 <MX_GPIO_Init+0xfc>)
 8001b1e:	699b      	ldr	r3, [r3, #24]
 8001b20:	f003 0310 	and.w	r3, r3, #16
 8001b24:	60fb      	str	r3, [r7, #12]
 8001b26:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001b28:	4b33      	ldr	r3, [pc, #204]	; (8001bf8 <MX_GPIO_Init+0xfc>)
 8001b2a:	699b      	ldr	r3, [r3, #24]
 8001b2c:	4a32      	ldr	r2, [pc, #200]	; (8001bf8 <MX_GPIO_Init+0xfc>)
 8001b2e:	f043 0320 	orr.w	r3, r3, #32
 8001b32:	6193      	str	r3, [r2, #24]
 8001b34:	4b30      	ldr	r3, [pc, #192]	; (8001bf8 <MX_GPIO_Init+0xfc>)
 8001b36:	699b      	ldr	r3, [r3, #24]
 8001b38:	f003 0320 	and.w	r3, r3, #32
 8001b3c:	60bb      	str	r3, [r7, #8]
 8001b3e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b40:	4b2d      	ldr	r3, [pc, #180]	; (8001bf8 <MX_GPIO_Init+0xfc>)
 8001b42:	699b      	ldr	r3, [r3, #24]
 8001b44:	4a2c      	ldr	r2, [pc, #176]	; (8001bf8 <MX_GPIO_Init+0xfc>)
 8001b46:	f043 0304 	orr.w	r3, r3, #4
 8001b4a:	6193      	str	r3, [r2, #24]
 8001b4c:	4b2a      	ldr	r3, [pc, #168]	; (8001bf8 <MX_GPIO_Init+0xfc>)
 8001b4e:	699b      	ldr	r3, [r3, #24]
 8001b50:	f003 0304 	and.w	r3, r3, #4
 8001b54:	607b      	str	r3, [r7, #4]
 8001b56:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b58:	4b27      	ldr	r3, [pc, #156]	; (8001bf8 <MX_GPIO_Init+0xfc>)
 8001b5a:	699b      	ldr	r3, [r3, #24]
 8001b5c:	4a26      	ldr	r2, [pc, #152]	; (8001bf8 <MX_GPIO_Init+0xfc>)
 8001b5e:	f043 0308 	orr.w	r3, r3, #8
 8001b62:	6193      	str	r3, [r2, #24]
 8001b64:	4b24      	ldr	r3, [pc, #144]	; (8001bf8 <MX_GPIO_Init+0xfc>)
 8001b66:	699b      	ldr	r3, [r3, #24]
 8001b68:	f003 0308 	and.w	r3, r3, #8
 8001b6c:	603b      	str	r3, [r7, #0]
 8001b6e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8001b70:	2200      	movs	r2, #0
 8001b72:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001b76:	4821      	ldr	r0, [pc, #132]	; (8001bfc <MX_GPIO_Init+0x100>)
 8001b78:	f004 f894 	bl	8005ca4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1|CSN_Pin|CE_Pin, GPIO_PIN_RESET);
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	f243 0102 	movw	r1, #12290	; 0x3002
 8001b82:	481f      	ldr	r0, [pc, #124]	; (8001c00 <MX_GPIO_Init+0x104>)
 8001b84:	f004 f88e 	bl	8005ca4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);
 8001b88:	2200      	movs	r2, #0
 8001b8a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001b8e:	481d      	ldr	r0, [pc, #116]	; (8001c04 <MX_GPIO_Init+0x108>)
 8001b90:	f004 f888 	bl	8005ca4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_Pin;
 8001b94:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001b98:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b9a:	2301      	movs	r3, #1
 8001b9c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b9e:	2300      	movs	r3, #0
 8001ba0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ba2:	2302      	movs	r3, #2
 8001ba4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8001ba6:	f107 0310 	add.w	r3, r7, #16
 8001baa:	4619      	mov	r1, r3
 8001bac:	4813      	ldr	r0, [pc, #76]	; (8001bfc <MX_GPIO_Init+0x100>)
 8001bae:	f003 fe39 	bl	8005824 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB1 PBPin PBPin */
  GPIO_InitStruct.Pin = GPIO_PIN_1|CSN_Pin|CE_Pin;
 8001bb2:	f243 0302 	movw	r3, #12290	; 0x3002
 8001bb6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bb8:	2301      	movs	r3, #1
 8001bba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bbc:	2300      	movs	r3, #0
 8001bbe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bc0:	2302      	movs	r3, #2
 8001bc2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001bc4:	f107 0310 	add.w	r3, r7, #16
 8001bc8:	4619      	mov	r1, r3
 8001bca:	480d      	ldr	r0, [pc, #52]	; (8001c00 <MX_GPIO_Init+0x104>)
 8001bcc:	f003 fe2a 	bl	8005824 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001bd0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001bd4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bd6:	2301      	movs	r3, #1
 8001bd8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bda:	2300      	movs	r3, #0
 8001bdc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bde:	2302      	movs	r3, #2
 8001be0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001be2:	f107 0310 	add.w	r3, r7, #16
 8001be6:	4619      	mov	r1, r3
 8001be8:	4806      	ldr	r0, [pc, #24]	; (8001c04 <MX_GPIO_Init+0x108>)
 8001bea:	f003 fe1b 	bl	8005824 <HAL_GPIO_Init>

}
 8001bee:	bf00      	nop
 8001bf0:	3720      	adds	r7, #32
 8001bf2:	46bd      	mov	sp, r7
 8001bf4:	bd80      	pop	{r7, pc}
 8001bf6:	bf00      	nop
 8001bf8:	40021000 	.word	0x40021000
 8001bfc:	40011000 	.word	0x40011000
 8001c00:	40010c00 	.word	0x40010c00
 8001c04:	40010800 	.word	0x40010800

08001c08 <request_range>:
static int u_counter;
char read;
char write = 1;
char error;

void request_range(void) {
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	b084      	sub	sp, #16
 8001c0c:	af02      	add	r7, sp, #8



		//char error = 1;

		unsigned char command = 0x51;
 8001c0e:	2351      	movs	r3, #81	; 0x51
 8001c10:	71bb      	strb	r3, [r7, #6]
		char error = HAL_I2C_Master_Transmit(&hi2c1, 224, &command, 1, I2C_TIMEOUT);
 8001c12:	1dba      	adds	r2, r7, #6
 8001c14:	2364      	movs	r3, #100	; 0x64
 8001c16:	9300      	str	r3, [sp, #0]
 8001c18:	2301      	movs	r3, #1
 8001c1a:	21e0      	movs	r1, #224	; 0xe0
 8001c1c:	4805      	ldr	r0, [pc, #20]	; (8001c34 <request_range+0x2c>)
 8001c1e:	f004 f99d 	bl	8005f5c <HAL_I2C_Master_Transmit>
 8001c22:	4603      	mov	r3, r0
 8001c24:	71fb      	strb	r3, [r7, #7]
		//HAL_Delay(100);
		write = 0;
 8001c26:	4b04      	ldr	r3, [pc, #16]	; (8001c38 <request_range+0x30>)
 8001c28:	2200      	movs	r2, #0
 8001c2a:	701a      	strb	r2, [r3, #0]

}
 8001c2c:	bf00      	nop
 8001c2e:	3708      	adds	r7, #8
 8001c30:	46bd      	mov	sp, r7
 8001c32:	bd80      	pop	{r7, pc}
 8001c34:	200016b4 	.word	0x200016b4
 8001c38:	20000000 	.word	0x20000000

08001c3c <getRange>:

			//HAL_I2C_Master_Transmit(&hi2c1, 224, &command, 1, I2C_TIMEOUT);
int getRange (void)
				{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	b084      	sub	sp, #16
 8001c40:	af02      	add	r7, sp, #8
		//if (!error) {
			read = 0;
 8001c42:	4b0b      	ldr	r3, [pc, #44]	; (8001c70 <getRange+0x34>)
 8001c44:	2200      	movs	r2, #0
 8001c46:	701a      	strb	r2, [r3, #0]
			write = 1;
 8001c48:	4b0a      	ldr	r3, [pc, #40]	; (8001c74 <getRange+0x38>)
 8001c4a:	2201      	movs	r2, #1
 8001c4c:	701a      	strb	r2, [r3, #0]
			unsigned char range[2];
			HAL_I2C_Master_Receive(&hi2c1, 225, range, 2, I2C_TIMEOUT);
 8001c4e:	1d3a      	adds	r2, r7, #4
 8001c50:	2364      	movs	r3, #100	; 0x64
 8001c52:	9300      	str	r3, [sp, #0]
 8001c54:	2302      	movs	r3, #2
 8001c56:	21e1      	movs	r1, #225	; 0xe1
 8001c58:	4807      	ldr	r0, [pc, #28]	; (8001c78 <getRange+0x3c>)
 8001c5a:	f004 fa7d 	bl	8006158 <HAL_I2C_Master_Receive>
			return (range[0] << BYTE_SHIFT) | range[1];
 8001c5e:	793b      	ldrb	r3, [r7, #4]
 8001c60:	021b      	lsls	r3, r3, #8
 8001c62:	797a      	ldrb	r2, [r7, #5]
 8001c64:	4313      	orrs	r3, r2



	//return -1;

}
 8001c66:	4618      	mov	r0, r3
 8001c68:	3708      	adds	r7, #8
 8001c6a:	46bd      	mov	sp, r7
 8001c6c:	bd80      	pop	{r7, pc}
 8001c6e:	bf00      	nop
 8001c70:	200016b2 	.word	0x200016b2
 8001c74:	20000000 	.word	0x20000000
 8001c78:	200016b4 	.word	0x200016b4

08001c7c <set_ucounter>:

void set_ucounter(unsigned int CLOCK_RATE) {
 8001c7c:	b480      	push	{r7}
 8001c7e:	b083      	sub	sp, #12
 8001c80:	af00      	add	r7, sp, #0
 8001c82:	6078      	str	r0, [r7, #4]

	u_counter++;
 8001c84:	4b09      	ldr	r3, [pc, #36]	; (8001cac <set_ucounter+0x30>)
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	3301      	adds	r3, #1
 8001c8a:	4a08      	ldr	r2, [pc, #32]	; (8001cac <set_ucounter+0x30>)
 8001c8c:	6013      	str	r3, [r2, #0]
	if(u_counter > CLOCK_RATE) {
 8001c8e:	4b07      	ldr	r3, [pc, #28]	; (8001cac <set_ucounter+0x30>)
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	461a      	mov	r2, r3
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	4293      	cmp	r3, r2
 8001c98:	d202      	bcs.n	8001ca0 <set_ucounter+0x24>
		u_counter = 0;
 8001c9a:	4b04      	ldr	r3, [pc, #16]	; (8001cac <set_ucounter+0x30>)
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	601a      	str	r2, [r3, #0]
	}
}
 8001ca0:	bf00      	nop
 8001ca2:	370c      	adds	r7, #12
 8001ca4:	46bd      	mov	sp, r7
 8001ca6:	bc80      	pop	{r7}
 8001ca8:	4770      	bx	lr
 8001caa:	bf00      	nop
 8001cac:	200008b4 	.word	0x200008b4

08001cb0 <get_ucounter>:

int get_ucounter(void) {
 8001cb0:	b480      	push	{r7}
 8001cb2:	af00      	add	r7, sp, #0
	return u_counter;
 8001cb4:	4b02      	ldr	r3, [pc, #8]	; (8001cc0 <get_ucounter+0x10>)
 8001cb6:	681b      	ldr	r3, [r3, #0]
}
 8001cb8:	4618      	mov	r0, r3
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	bc80      	pop	{r7}
 8001cbe:	4770      	bx	lr
 8001cc0:	200008b4 	.word	0x200008b4

08001cc4 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001cc8:	4b12      	ldr	r3, [pc, #72]	; (8001d14 <MX_I2C1_Init+0x50>)
 8001cca:	4a13      	ldr	r2, [pc, #76]	; (8001d18 <MX_I2C1_Init+0x54>)
 8001ccc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8001cce:	4b11      	ldr	r3, [pc, #68]	; (8001d14 <MX_I2C1_Init+0x50>)
 8001cd0:	4a12      	ldr	r2, [pc, #72]	; (8001d1c <MX_I2C1_Init+0x58>)
 8001cd2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001cd4:	4b0f      	ldr	r3, [pc, #60]	; (8001d14 <MX_I2C1_Init+0x50>)
 8001cd6:	2200      	movs	r2, #0
 8001cd8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001cda:	4b0e      	ldr	r3, [pc, #56]	; (8001d14 <MX_I2C1_Init+0x50>)
 8001cdc:	2200      	movs	r2, #0
 8001cde:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001ce0:	4b0c      	ldr	r3, [pc, #48]	; (8001d14 <MX_I2C1_Init+0x50>)
 8001ce2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001ce6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001ce8:	4b0a      	ldr	r3, [pc, #40]	; (8001d14 <MX_I2C1_Init+0x50>)
 8001cea:	2200      	movs	r2, #0
 8001cec:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001cee:	4b09      	ldr	r3, [pc, #36]	; (8001d14 <MX_I2C1_Init+0x50>)
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001cf4:	4b07      	ldr	r3, [pc, #28]	; (8001d14 <MX_I2C1_Init+0x50>)
 8001cf6:	2200      	movs	r2, #0
 8001cf8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001cfa:	4b06      	ldr	r3, [pc, #24]	; (8001d14 <MX_I2C1_Init+0x50>)
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001d00:	4804      	ldr	r0, [pc, #16]	; (8001d14 <MX_I2C1_Init+0x50>)
 8001d02:	f003 ffe7 	bl	8005cd4 <HAL_I2C_Init>
 8001d06:	4603      	mov	r3, r0
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d001      	beq.n	8001d10 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001d0c:	f002 fa96 	bl	800423c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001d10:	bf00      	nop
 8001d12:	bd80      	pop	{r7, pc}
 8001d14:	200016b4 	.word	0x200016b4
 8001d18:	40005400 	.word	0x40005400
 8001d1c:	00061a80 	.word	0x00061a80

08001d20 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b088      	sub	sp, #32
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d28:	f107 0310 	add.w	r3, r7, #16
 8001d2c:	2200      	movs	r2, #0
 8001d2e:	601a      	str	r2, [r3, #0]
 8001d30:	605a      	str	r2, [r3, #4]
 8001d32:	609a      	str	r2, [r3, #8]
 8001d34:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	4a15      	ldr	r2, [pc, #84]	; (8001d90 <HAL_I2C_MspInit+0x70>)
 8001d3c:	4293      	cmp	r3, r2
 8001d3e:	d123      	bne.n	8001d88 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d40:	4b14      	ldr	r3, [pc, #80]	; (8001d94 <HAL_I2C_MspInit+0x74>)
 8001d42:	699b      	ldr	r3, [r3, #24]
 8001d44:	4a13      	ldr	r2, [pc, #76]	; (8001d94 <HAL_I2C_MspInit+0x74>)
 8001d46:	f043 0308 	orr.w	r3, r3, #8
 8001d4a:	6193      	str	r3, [r2, #24]
 8001d4c:	4b11      	ldr	r3, [pc, #68]	; (8001d94 <HAL_I2C_MspInit+0x74>)
 8001d4e:	699b      	ldr	r3, [r3, #24]
 8001d50:	f003 0308 	and.w	r3, r3, #8
 8001d54:	60fb      	str	r3, [r7, #12]
 8001d56:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001d58:	23c0      	movs	r3, #192	; 0xc0
 8001d5a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001d5c:	2312      	movs	r3, #18
 8001d5e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001d60:	2303      	movs	r3, #3
 8001d62:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d64:	f107 0310 	add.w	r3, r7, #16
 8001d68:	4619      	mov	r1, r3
 8001d6a:	480b      	ldr	r0, [pc, #44]	; (8001d98 <HAL_I2C_MspInit+0x78>)
 8001d6c:	f003 fd5a 	bl	8005824 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001d70:	4b08      	ldr	r3, [pc, #32]	; (8001d94 <HAL_I2C_MspInit+0x74>)
 8001d72:	69db      	ldr	r3, [r3, #28]
 8001d74:	4a07      	ldr	r2, [pc, #28]	; (8001d94 <HAL_I2C_MspInit+0x74>)
 8001d76:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001d7a:	61d3      	str	r3, [r2, #28]
 8001d7c:	4b05      	ldr	r3, [pc, #20]	; (8001d94 <HAL_I2C_MspInit+0x74>)
 8001d7e:	69db      	ldr	r3, [r3, #28]
 8001d80:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001d84:	60bb      	str	r3, [r7, #8]
 8001d86:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001d88:	bf00      	nop
 8001d8a:	3720      	adds	r7, #32
 8001d8c:	46bd      	mov	sp, r7
 8001d8e:	bd80      	pop	{r7, pc}
 8001d90:	40005400 	.word	0x40005400
 8001d94:	40021000 	.word	0x40021000
 8001d98:	40010c00 	.word	0x40010c00

08001d9c <_ZSt3absf>:
  abs(double __x)
  { return __builtin_fabs(__x); }

  inline _GLIBCXX_CONSTEXPR float
  abs(float __x)
  { return __builtin_fabsf(__x); }
 8001d9c:	b480      	push	{r7}
 8001d9e:	b083      	sub	sp, #12
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	6078      	str	r0, [r7, #4]
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001daa:	4618      	mov	r0, r3
 8001dac:	370c      	adds	r7, #12
 8001dae:	46bd      	mov	sp, r7
 8001db0:	bc80      	pop	{r7}
 8001db2:	4770      	bx	lr

08001db4 <_ZSt4asinf>:
  { return __builtin_asinf(__x); }
 8001db4:	b580      	push	{r7, lr}
 8001db6:	b082      	sub	sp, #8
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	6078      	str	r0, [r7, #4]
 8001dbc:	6878      	ldr	r0, [r7, #4]
 8001dbe:	f00e fa4b 	bl	8010258 <asinf>
 8001dc2:	4603      	mov	r3, r0
 8001dc4:	4618      	mov	r0, r3
 8001dc6:	3708      	adds	r7, #8
 8001dc8:	46bd      	mov	sp, r7
 8001dca:	bd80      	pop	{r7, pc}

08001dcc <_ZSt4atanf>:
  { return __builtin_atanf(__x); }
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	b082      	sub	sp, #8
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	6078      	str	r0, [r7, #4]
 8001dd4:	6878      	ldr	r0, [r7, #4]
 8001dd6:	f00d ffed 	bl	800fdb4 <atanf>
 8001dda:	4603      	mov	r3, r0
 8001ddc:	4618      	mov	r0, r3
 8001dde:	3708      	adds	r7, #8
 8001de0:	46bd      	mov	sp, r7
 8001de2:	bd80      	pop	{r7, pc}

08001de4 <_ZSt5atan2ff>:
  { return __builtin_atan2f(__y, __x); }
 8001de4:	b580      	push	{r7, lr}
 8001de6:	b082      	sub	sp, #8
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	6078      	str	r0, [r7, #4]
 8001dec:	6039      	str	r1, [r7, #0]
 8001dee:	6839      	ldr	r1, [r7, #0]
 8001df0:	6878      	ldr	r0, [r7, #4]
 8001df2:	f00e fa57 	bl	80102a4 <atan2f>
 8001df6:	4603      	mov	r3, r0
 8001df8:	4618      	mov	r0, r3
 8001dfa:	3708      	adds	r7, #8
 8001dfc:	46bd      	mov	sp, r7
 8001dfe:	bd80      	pop	{r7, pc}

08001e00 <_ZSt4sqrtf>:
  using ::sqrt;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  sqrt(float __x)
  { return __builtin_sqrtf(__x); }
 8001e00:	b580      	push	{r7, lr}
 8001e02:	b082      	sub	sp, #8
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	6078      	str	r0, [r7, #4]
 8001e08:	6878      	ldr	r0, [r7, #4]
 8001e0a:	f00e fa4d 	bl	80102a8 <sqrtf>
 8001e0e:	4603      	mov	r3, r0
 8001e10:	4618      	mov	r0, r3
 8001e12:	3708      	adds	r7, #8
 8001e14:	46bd      	mov	sp, r7
 8001e16:	bd80      	pop	{r7, pc}

08001e18 <HAL_UART_TxCpltCallback>:
	while(delay_timer < current_time + millis) {
		printf("Do nothing...");
	}
}

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	b084      	sub	sp, #16
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	6078      	str	r0, [r7, #4]
	if(huart->Instance == huart2.Instance) {
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681a      	ldr	r2, [r3, #0]
 8001e24:	4b24      	ldr	r3, [pc, #144]	; (8001eb8 <HAL_UART_TxCpltCallback+0xa0>)
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	429a      	cmp	r2, r3
 8001e2a:	d140      	bne.n	8001eae <HAL_UART_TxCpltCallback+0x96>
		char end_char;
		switch(tx_type) {
 8001e2c:	4b23      	ldr	r3, [pc, #140]	; (8001ebc <HAL_UART_TxCpltCallback+0xa4>)
 8001e2e:	781b      	ldrb	r3, [r3, #0]
 8001e30:	2b02      	cmp	r3, #2
 8001e32:	d013      	beq.n	8001e5c <HAL_UART_TxCpltCallback+0x44>
 8001e34:	2b02      	cmp	r3, #2
 8001e36:	dc3a      	bgt.n	8001eae <HAL_UART_TxCpltCallback+0x96>
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d002      	beq.n	8001e42 <HAL_UART_TxCpltCallback+0x2a>
 8001e3c:	2b01      	cmp	r3, #1
 8001e3e:	d017      	beq.n	8001e70 <HAL_UART_TxCpltCallback+0x58>
		    period = sent_time - sent_time_;
		    break;
		}

	}
}
 8001e40:	e035      	b.n	8001eae <HAL_UART_TxCpltCallback+0x96>
			end_char = 0x01;
 8001e42:	2301      	movs	r3, #1
 8001e44:	72fb      	strb	r3, [r7, #11]
			HAL_UART_Transmit_DMA(&huart2, (uint8_t*)&end_char, sizeof(end_char));
 8001e46:	f107 030b 	add.w	r3, r7, #11
 8001e4a:	2201      	movs	r2, #1
 8001e4c:	4619      	mov	r1, r3
 8001e4e:	481a      	ldr	r0, [pc, #104]	; (8001eb8 <HAL_UART_TxCpltCallback+0xa0>)
 8001e50:	f007 fd86 	bl	8009960 <HAL_UART_Transmit_DMA>
			tx_type = package;
 8001e54:	4b19      	ldr	r3, [pc, #100]	; (8001ebc <HAL_UART_TxCpltCallback+0xa4>)
 8001e56:	2202      	movs	r2, #2
 8001e58:	701a      	strb	r2, [r3, #0]
			break;
 8001e5a:	e028      	b.n	8001eae <HAL_UART_TxCpltCallback+0x96>
			HAL_UART_Transmit_DMA(&huart2, (uint8_t*)buf, sizeof(struct telem_pack));
 8001e5c:	f240 1205 	movw	r2, #261	; 0x105
 8001e60:	4917      	ldr	r1, [pc, #92]	; (8001ec0 <HAL_UART_TxCpltCallback+0xa8>)
 8001e62:	4815      	ldr	r0, [pc, #84]	; (8001eb8 <HAL_UART_TxCpltCallback+0xa0>)
 8001e64:	f007 fd7c 	bl	8009960 <HAL_UART_Transmit_DMA>
			tx_type = stop;
 8001e68:	4b14      	ldr	r3, [pc, #80]	; (8001ebc <HAL_UART_TxCpltCallback+0xa4>)
 8001e6a:	2201      	movs	r2, #1
 8001e6c:	701a      	strb	r2, [r3, #0]
			break;
 8001e6e:	e01e      	b.n	8001eae <HAL_UART_TxCpltCallback+0x96>
			end_char = 0x04;
 8001e70:	2304      	movs	r3, #4
 8001e72:	72fb      	strb	r3, [r7, #11]
		    HAL_UART_Transmit_DMA(&huart2, (uint8_t*)&end_char, sizeof(end_char));
 8001e74:	f107 030b 	add.w	r3, r7, #11
 8001e78:	2201      	movs	r2, #1
 8001e7a:	4619      	mov	r1, r3
 8001e7c:	480e      	ldr	r0, [pc, #56]	; (8001eb8 <HAL_UART_TxCpltCallback+0xa0>)
 8001e7e:	f007 fd6f 	bl	8009960 <HAL_UART_Transmit_DMA>
		    tx_type = start;
 8001e82:	4b0e      	ldr	r3, [pc, #56]	; (8001ebc <HAL_UART_TxCpltCallback+0xa4>)
 8001e84:	2200      	movs	r2, #0
 8001e86:	701a      	strb	r2, [r3, #0]
		    long int sent_time_ = sent_time;
 8001e88:	4b0e      	ldr	r3, [pc, #56]	; (8001ec4 <HAL_UART_TxCpltCallback+0xac>)
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	60fb      	str	r3, [r7, #12]
		    sent_time = HAL_GetTick();
 8001e8e:	f003 f89b 	bl	8004fc8 <HAL_GetTick>
 8001e92:	4603      	mov	r3, r0
 8001e94:	461a      	mov	r2, r3
 8001e96:	4b0b      	ldr	r3, [pc, #44]	; (8001ec4 <HAL_UART_TxCpltCallback+0xac>)
 8001e98:	601a      	str	r2, [r3, #0]
		    period = sent_time - sent_time_;
 8001e9a:	4b0a      	ldr	r3, [pc, #40]	; (8001ec4 <HAL_UART_TxCpltCallback+0xac>)
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	b2da      	uxtb	r2, r3
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	b2db      	uxtb	r3, r3
 8001ea4:	1ad3      	subs	r3, r2, r3
 8001ea6:	b2da      	uxtb	r2, r3
 8001ea8:	4b07      	ldr	r3, [pc, #28]	; (8001ec8 <HAL_UART_TxCpltCallback+0xb0>)
 8001eaa:	701a      	strb	r2, [r3, #0]
		    break;
 8001eac:	bf00      	nop
}
 8001eae:	bf00      	nop
 8001eb0:	3710      	adds	r7, #16
 8001eb2:	46bd      	mov	sp, r7
 8001eb4:	bd80      	pop	{r7, pc}
 8001eb6:	bf00      	nop
 8001eb8:	200019cc 	.word	0x200019cc
 8001ebc:	20001659 	.word	0x20001659
 8001ec0:	20000a5c 	.word	0x20000a5c
 8001ec4:	20001598 	.word	0x20001598
 8001ec8:	20001658 	.word	0x20001658
 8001ecc:	00000000 	.word	0x00000000

08001ed0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001ed0:	b580      	push	{r7, lr}
 8001ed2:	b082      	sub	sp, #8
 8001ed4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001ed6:	f003 f81f 	bl	8004f18 <HAL_Init>

  /* USER CODE BEGIN Init */
  HAL_Delay(2000);
 8001eda:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001ede:	f003 f87d 	bl	8004fdc <HAL_Delay>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001ee2:	f000 f91b 	bl	800211c <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001ee6:	f7ff fe09 	bl	8001afc <MX_GPIO_Init>
  MX_DMA_Init();
 8001eea:	f7ff fdd9 	bl	8001aa0 <MX_DMA_Init>
  MX_I2C1_Init();
 8001eee:	f7ff fee9 	bl	8001cc4 <MX_I2C1_Init>
  MX_TIM2_Init();
 8001ef2:	f002 fbd9 	bl	80046a8 <MX_TIM2_Init>
  MX_TIM1_Init();
 8001ef6:	f002 fb2f 	bl	8004558 <MX_TIM1_Init>
  MX_USART2_UART_Init();
 8001efa:	f002 fde9 	bl	8004ad0 <MX_USART2_UART_Init>
  MX_TIM3_Init();
 8001efe:	f002 fc1f 	bl	8004740 <MX_TIM3_Init>
  MX_TIM4_Init();
 8001f02:	f002 fc8d 	bl	8004820 <MX_TIM4_Init>
  MX_USART1_UART_Init();
 8001f06:	f002 fdb9 	bl	8004a7c <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 8001f0a:	f002 fe0b 	bl	8004b24 <MX_USART3_UART_Init>
  MX_SPI1_Init();
 8001f0e:	f002 f9d5 	bl	80042bc <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */

  HAL_UART_Receive_DMA(&huart1, (uint8_t*)&cam_data, sizeof(cam_data));
 8001f12:	2209      	movs	r2, #9
 8001f14:	496c      	ldr	r1, [pc, #432]	; (80020c8 <main+0x1f8>)
 8001f16:	486d      	ldr	r0, [pc, #436]	; (80020cc <main+0x1fc>)
 8001f18:	f007 fd8e 	bl	8009a38 <HAL_UART_Receive_DMA>

  HAL_UART_Receive_DMA(&huart2, (uint8_t*)ch_rcv_buf, 1);
 8001f1c:	2201      	movs	r2, #1
 8001f1e:	496c      	ldr	r1, [pc, #432]	; (80020d0 <main+0x200>)
 8001f20:	486c      	ldr	r0, [pc, #432]	; (80020d4 <main+0x204>)
 8001f22:	f007 fd89 	bl	8009a38 <HAL_UART_Receive_DMA>
  //HAL_UART_Receive_DMA(&huart1, rx_buffer, sizeof(cam_data)-1);
  MPU6050_Baslat();
 8001f26:	f000 f949 	bl	80021bc <_Z14MPU6050_Baslatv>
  bmp_init(&bmp);
 8001f2a:	486b      	ldr	r0, [pc, #428]	; (80020d8 <main+0x208>)
 8001f2c:	f7ff fb58 	bl	80015e0 <bmp_init>
  HMC5883L_initialize();
 8001f30:	f7ff f922 	bl	8001178 <HMC5883L_initialize>
  MotorBaslat();
 8001f34:	f001 fad0 	bl	80034d8 <_Z11MotorBaslatv>
  GPSInit();
 8001f38:	f000 fe94 	bl	8002c64 <_Z7GPSInitv>
  HAL_Delay(1000);
 8001f3c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001f40:	f003 f84c 	bl	8004fdc <HAL_Delay>

  Ringbuf_init();
 8001f44:	f7ff f9cc 	bl	80012e0 <Ringbuf_init>
	NRF24_openReadingPipe(1, RxpipeAddrs);
	NRF24_startListening();
#endif
*/
  //Gyro kalibrasyon hatalarn hesapla.
  HAL_Delay(2000);
 8001f48:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001f4c:	f003 f846 	bl	8004fdc <HAL_Delay>
  //EKF.roll_bias=GyroErr(GYRO_X_ADDR)/14.375; EKF.pitch_bias=-1*GyroErr(GYRO_Y_ADDR)/14.375;
  GyroXh = GyroErr(GYRO_X_ADDR); GyroYh=GyroErr(GYRO_Y_ADDR); GyroZh=GyroErr(GYRO_Z_ADDR);
 8001f50:	201d      	movs	r0, #29
 8001f52:	f001 fa65 	bl	8003420 <_Z7GyroErrh>
 8001f56:	4603      	mov	r3, r0
 8001f58:	4a60      	ldr	r2, [pc, #384]	; (80020dc <main+0x20c>)
 8001f5a:	6013      	str	r3, [r2, #0]
 8001f5c:	201f      	movs	r0, #31
 8001f5e:	f001 fa5f 	bl	8003420 <_Z7GyroErrh>
 8001f62:	4603      	mov	r3, r0
 8001f64:	4a5e      	ldr	r2, [pc, #376]	; (80020e0 <main+0x210>)
 8001f66:	6013      	str	r3, [r2, #0]
 8001f68:	2021      	movs	r0, #33	; 0x21
 8001f6a:	f001 fa59 	bl	8003420 <_Z7GyroErrh>
 8001f6e:	4603      	mov	r3, r0
 8001f70:	4a5c      	ldr	r2, [pc, #368]	; (80020e4 <main+0x214>)
 8001f72:	6013      	str	r3, [r2, #0]
  AccXh = AccErr(ACC_X_ADDR)* .0078; AccYh = AccErr(ACC_Y_ADDR)* .0078; AccZh = AccErr(ACC_Z_ADDR)* .0078;
 8001f74:	2032      	movs	r0, #50	; 0x32
 8001f76:	f001 fa81 	bl	800347c <_Z6AccErrh>
 8001f7a:	4603      	mov	r3, r0
 8001f7c:	4618      	mov	r0, r3
 8001f7e:	f7fe fa4b 	bl	8000418 <__aeabi_f2d>
 8001f82:	a34f      	add	r3, pc, #316	; (adr r3, 80020c0 <main+0x1f0>)
 8001f84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f88:	f7fe fa9e 	bl	80004c8 <__aeabi_dmul>
 8001f8c:	4602      	mov	r2, r0
 8001f8e:	460b      	mov	r3, r1
 8001f90:	4610      	mov	r0, r2
 8001f92:	4619      	mov	r1, r3
 8001f94:	f7fe fd70 	bl	8000a78 <__aeabi_d2f>
 8001f98:	4603      	mov	r3, r0
 8001f9a:	4a53      	ldr	r2, [pc, #332]	; (80020e8 <main+0x218>)
 8001f9c:	6013      	str	r3, [r2, #0]
 8001f9e:	2034      	movs	r0, #52	; 0x34
 8001fa0:	f001 fa6c 	bl	800347c <_Z6AccErrh>
 8001fa4:	4603      	mov	r3, r0
 8001fa6:	4618      	mov	r0, r3
 8001fa8:	f7fe fa36 	bl	8000418 <__aeabi_f2d>
 8001fac:	a344      	add	r3, pc, #272	; (adr r3, 80020c0 <main+0x1f0>)
 8001fae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fb2:	f7fe fa89 	bl	80004c8 <__aeabi_dmul>
 8001fb6:	4602      	mov	r2, r0
 8001fb8:	460b      	mov	r3, r1
 8001fba:	4610      	mov	r0, r2
 8001fbc:	4619      	mov	r1, r3
 8001fbe:	f7fe fd5b 	bl	8000a78 <__aeabi_d2f>
 8001fc2:	4603      	mov	r3, r0
 8001fc4:	4a49      	ldr	r2, [pc, #292]	; (80020ec <main+0x21c>)
 8001fc6:	6013      	str	r3, [r2, #0]
 8001fc8:	2036      	movs	r0, #54	; 0x36
 8001fca:	f001 fa57 	bl	800347c <_Z6AccErrh>
 8001fce:	4603      	mov	r3, r0
 8001fd0:	4618      	mov	r0, r3
 8001fd2:	f7fe fa21 	bl	8000418 <__aeabi_f2d>
 8001fd6:	a33a      	add	r3, pc, #232	; (adr r3, 80020c0 <main+0x1f0>)
 8001fd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fdc:	f7fe fa74 	bl	80004c8 <__aeabi_dmul>
 8001fe0:	4602      	mov	r2, r0
 8001fe2:	460b      	mov	r3, r1
 8001fe4:	4610      	mov	r0, r2
 8001fe6:	4619      	mov	r1, r3
 8001fe8:	f7fe fd46 	bl	8000a78 <__aeabi_d2f>
 8001fec:	4603      	mov	r3, r0
 8001fee:	4a40      	ldr	r2, [pc, #256]	; (80020f0 <main+0x220>)
 8001ff0:	6013      	str	r3, [r2, #0]
  //AccYh = 0.96009*AccYh - 0.42592*AccXh + 0.0091315*AccZh + 0.042165;
  //AccZh = 0.0091315*AccYh - 0.072464*AccXh + 0.98549*AccZh + 0.08443;

  //vmeler degerlerini oku

  accX = AccOku(ACC_X_ADDR);
 8001ff2:	2032      	movs	r0, #50	; 0x32
 8001ff4:	f000 feec 	bl	8002dd0 <_Z6AccOkuh>
 8001ff8:	4603      	mov	r3, r0
 8001ffa:	4618      	mov	r0, r3
 8001ffc:	f7fe fe46 	bl	8000c8c <__aeabi_i2f>
 8002000:	4603      	mov	r3, r0
 8002002:	4a3c      	ldr	r2, [pc, #240]	; (80020f4 <main+0x224>)
 8002004:	6013      	str	r3, [r2, #0]
  accY = AccOku(ACC_Y_ADDR);
 8002006:	2034      	movs	r0, #52	; 0x34
 8002008:	f000 fee2 	bl	8002dd0 <_Z6AccOkuh>
 800200c:	4603      	mov	r3, r0
 800200e:	4618      	mov	r0, r3
 8002010:	f7fe fe3c 	bl	8000c8c <__aeabi_i2f>
 8002014:	4603      	mov	r3, r0
 8002016:	4a38      	ldr	r2, [pc, #224]	; (80020f8 <main+0x228>)
 8002018:	6013      	str	r3, [r2, #0]
  accZ = AccOku(ACC_Z_ADDR);
 800201a:	2036      	movs	r0, #54	; 0x36
 800201c:	f000 fed8 	bl	8002dd0 <_Z6AccOkuh>
 8002020:	4603      	mov	r3, r0
 8002022:	4618      	mov	r0, r3
 8002024:	f7fe fe32 	bl	8000c8c <__aeabi_i2f>
 8002028:	4603      	mov	r3, r0
 800202a:	4a34      	ldr	r2, [pc, #208]	; (80020fc <main+0x22c>)
 800202c:	6013      	str	r3, [r2, #0]

  ch[0] = 1500;
 800202e:	4b34      	ldr	r3, [pc, #208]	; (8002100 <main+0x230>)
 8002030:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8002034:	601a      	str	r2, [r3, #0]
  _ch[0] = 1500;
 8002036:	4b33      	ldr	r3, [pc, #204]	; (8002104 <main+0x234>)
 8002038:	f240 52dc 	movw	r2, #1500	; 0x5dc
 800203c:	601a      	str	r2, [r3, #0]


	for(int i=1; i< CH_NUM; i++) {
 800203e:	2301      	movs	r3, #1
 8002040:	607b      	str	r3, [r7, #4]
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	2b09      	cmp	r3, #9
 8002046:	dc0f      	bgt.n	8002068 <main+0x198>
		ch[i] = 1000;
 8002048:	4a2d      	ldr	r2, [pc, #180]	; (8002100 <main+0x230>)
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002050:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		_ch[i] = 1000;
 8002054:	4a2b      	ldr	r2, [pc, #172]	; (8002104 <main+0x234>)
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800205c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(int i=1; i< CH_NUM; i++) {
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	3301      	adds	r3, #1
 8002064:	607b      	str	r3, [r7, #4]
 8002066:	e7ec      	b.n	8002042 <main+0x172>
	}


	ch_init = true;
 8002068:	4b27      	ldr	r3, [pc, #156]	; (8002108 <main+0x238>)
 800206a:	2201      	movs	r2, #1
 800206c:	701a      	strb	r2, [r3, #0]
  EKF.PITCH_OFFSET = -1 * asin(accX/acctop)*rad2deg;
  EKF.ROLL_OFFSET  = -1 * asin(accY/acctop)*rad2deg;
  */

  //Kontrolc Timer'
  HAL_TIM_Base_Start_IT(&htim2);
 800206e:	4827      	ldr	r0, [pc, #156]	; (800210c <main+0x23c>)
 8002070:	f006 f816 	bl	80080a0 <HAL_TIM_Base_Start_IT>

  //Micros timer
  HAL_TIM_Base_Start(&htim3);
 8002074:	4826      	ldr	r0, [pc, #152]	; (8002110 <main+0x240>)
 8002076:	f005 ffc9 	bl	800800c <HAL_TIM_Base_Start>


  //PWM k timer'lar
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 800207a:	2100      	movs	r1, #0
 800207c:	4825      	ldr	r0, [pc, #148]	; (8002114 <main+0x244>)
 800207e:	f006 f8b1 	bl	80081e4 <HAL_TIM_PWM_Start>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 8002082:	2104      	movs	r1, #4
 8002084:	4823      	ldr	r0, [pc, #140]	; (8002114 <main+0x244>)
 8002086:	f007 f9dd 	bl	8009444 <HAL_TIMEx_PWMN_Start>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_3);
 800208a:	2108      	movs	r1, #8
 800208c:	4821      	ldr	r0, [pc, #132]	; (8002114 <main+0x244>)
 800208e:	f007 f9d9 	bl	8009444 <HAL_TIMEx_PWMN_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 8002092:	210c      	movs	r1, #12
 8002094:	481f      	ldr	r0, [pc, #124]	; (8002114 <main+0x244>)
 8002096:	f006 f8a5 	bl	80081e4 <HAL_TIM_PWM_Start>

  //PPM Input Capture Kanallar
  //HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_2);
  HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_3);
 800209a:	2108      	movs	r1, #8
 800209c:	481c      	ldr	r0, [pc, #112]	; (8002110 <main+0x240>)
 800209e:	f006 f99b 	bl	80083d8 <HAL_TIM_IC_Start_IT>

	char end_char = 0x01;
 80020a2:	2301      	movs	r3, #1
 80020a4:	70fb      	strb	r3, [r7, #3]
	HAL_UART_Transmit_DMA(&huart2, (uint8_t*)&end_char, sizeof(end_char));
 80020a6:	1cfb      	adds	r3, r7, #3
 80020a8:	2201      	movs	r2, #1
 80020aa:	4619      	mov	r1, r3
 80020ac:	4809      	ldr	r0, [pc, #36]	; (80020d4 <main+0x204>)
 80020ae:	f007 fc57 	bl	8009960 <HAL_UART_Transmit_DMA>
	tx_type = package;
 80020b2:	4b19      	ldr	r3, [pc, #100]	; (8002118 <main+0x248>)
 80020b4:	2202      	movs	r2, #2
 80020b6:	701a      	strb	r2, [r3, #0]
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
 80020b8:	e7fe      	b.n	80020b8 <main+0x1e8>
 80020ba:	bf00      	nop
 80020bc:	f3af 8000 	nop.w
 80020c0:	8e8a71de 	.word	0x8e8a71de
 80020c4:	3f7ff2e4 	.word	0x3f7ff2e4
 80020c8:	20001614 	.word	0x20001614
 80020cc:	2000198c 	.word	0x2000198c
 80020d0:	20001648 	.word	0x20001648
 80020d4:	200019cc 	.word	0x200019cc
 80020d8:	200015c0 	.word	0x200015c0
 80020dc:	200008e8 	.word	0x200008e8
 80020e0:	200008ec 	.word	0x200008ec
 80020e4:	200008f0 	.word	0x200008f0
 80020e8:	200008f4 	.word	0x200008f4
 80020ec:	200008f8 	.word	0x200008f8
 80020f0:	200008fc 	.word	0x200008fc
 80020f4:	200008c4 	.word	0x200008c4
 80020f8:	200008c8 	.word	0x200008c8
 80020fc:	200008cc 	.word	0x200008cc
 8002100:	20001508 	.word	0x20001508
 8002104:	20001560 	.word	0x20001560
 8002108:	20001644 	.word	0x20001644
 800210c:	20001838 	.word	0x20001838
 8002110:	200017a8 	.word	0x200017a8
 8002114:	200017f0 	.word	0x200017f0
 8002118:	20001659 	.word	0x20001659

0800211c <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800211c:	b580      	push	{r7, lr}
 800211e:	b090      	sub	sp, #64	; 0x40
 8002120:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002122:	f107 0318 	add.w	r3, r7, #24
 8002126:	2228      	movs	r2, #40	; 0x28
 8002128:	2100      	movs	r1, #0
 800212a:	4618      	mov	r0, r3
 800212c:	f00f ffb4 	bl	8012098 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002130:	1d3b      	adds	r3, r7, #4
 8002132:	2200      	movs	r2, #0
 8002134:	601a      	str	r2, [r3, #0]
 8002136:	605a      	str	r2, [r3, #4]
 8002138:	609a      	str	r2, [r3, #8]
 800213a:	60da      	str	r2, [r3, #12]
 800213c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800213e:	2301      	movs	r3, #1
 8002140:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002142:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002146:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8002148:	2300      	movs	r3, #0
 800214a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800214c:	2301      	movs	r3, #1
 800214e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002150:	2302      	movs	r3, #2
 8002152:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002154:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002158:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800215a:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800215e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002160:	f107 0318 	add.w	r3, r7, #24
 8002164:	4618      	mov	r0, r3
 8002166:	f005 fa63 	bl	8007630 <HAL_RCC_OscConfig>
 800216a:	4603      	mov	r3, r0
 800216c:	2b00      	cmp	r3, #0
 800216e:	bf14      	ite	ne
 8002170:	2301      	movne	r3, #1
 8002172:	2300      	moveq	r3, #0
 8002174:	b2db      	uxtb	r3, r3
 8002176:	2b00      	cmp	r3, #0
 8002178:	d001      	beq.n	800217e <_Z18SystemClock_Configv+0x62>
  {
    Error_Handler();
 800217a:	f002 f85f 	bl	800423c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800217e:	230f      	movs	r3, #15
 8002180:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002182:	2302      	movs	r3, #2
 8002184:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002186:	2300      	movs	r3, #0
 8002188:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800218a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800218e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002190:	2300      	movs	r3, #0
 8002192:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002194:	1d3b      	adds	r3, r7, #4
 8002196:	2102      	movs	r1, #2
 8002198:	4618      	mov	r0, r3
 800219a:	f005 fcc9 	bl	8007b30 <HAL_RCC_ClockConfig>
 800219e:	4603      	mov	r3, r0
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	bf14      	ite	ne
 80021a4:	2301      	movne	r3, #1
 80021a6:	2300      	moveq	r3, #0
 80021a8:	b2db      	uxtb	r3, r3
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d001      	beq.n	80021b2 <_Z18SystemClock_Configv+0x96>
  {
    Error_Handler();
 80021ae:	f002 f845 	bl	800423c <Error_Handler>
  }
}
 80021b2:	bf00      	nop
 80021b4:	3740      	adds	r7, #64	; 0x40
 80021b6:	46bd      	mov	sp, r7
 80021b8:	bd80      	pop	{r7, pc}
	...

080021bc <_Z14MPU6050_Baslatv>:

/* USER CODE BEGIN 4 */
void MPU6050_Baslat(void) {
 80021bc:	b580      	push	{r7, lr}
 80021be:	b086      	sub	sp, #24
 80021c0:	af04      	add	r7, sp, #16
	uint8_t config = 0x00;
 80021c2:	2300      	movs	r3, #0
 80021c4:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&hi2c1, (uint16_t)MPU6050, MPU6050_POW_REG, 1, &config, 1, 5); //G registern aktif et
 80021c6:	2305      	movs	r3, #5
 80021c8:	9302      	str	r3, [sp, #8]
 80021ca:	2301      	movs	r3, #1
 80021cc:	9301      	str	r3, [sp, #4]
 80021ce:	1dfb      	adds	r3, r7, #7
 80021d0:	9300      	str	r3, [sp, #0]
 80021d2:	2301      	movs	r3, #1
 80021d4:	223e      	movs	r2, #62	; 0x3e
 80021d6:	21d0      	movs	r1, #208	; 0xd0
 80021d8:	4826      	ldr	r0, [pc, #152]	; (8002274 <_Z14MPU6050_Baslatv+0xb8>)
 80021da:	f004 fa1d 	bl	8006618 <HAL_I2C_Mem_Write>
	config = 0x18;
 80021de:	2318      	movs	r3, #24
 80021e0:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&hi2c1, (uint16_t)MPU6050, GYRO_CONF_REG, 1, &config, 1, 5); //Gyro 250 d/s'ye ayarlandi.
 80021e2:	2305      	movs	r3, #5
 80021e4:	9302      	str	r3, [sp, #8]
 80021e6:	2301      	movs	r3, #1
 80021e8:	9301      	str	r3, [sp, #4]
 80021ea:	1dfb      	adds	r3, r7, #7
 80021ec:	9300      	str	r3, [sp, #0]
 80021ee:	2301      	movs	r3, #1
 80021f0:	2216      	movs	r2, #22
 80021f2:	21d0      	movs	r1, #208	; 0xd0
 80021f4:	481f      	ldr	r0, [pc, #124]	; (8002274 <_Z14MPU6050_Baslatv+0xb8>)
 80021f6:	f004 fa0f 	bl	8006618 <HAL_I2C_Mem_Write>
	config = 0x00;
 80021fa:	2300      	movs	r3, #0
 80021fc:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&hi2c1, (uint16_t)ADXL345, 0x2d, 1, &config, 1, 5); //Acc +-8g'ye ayarlandi.
 80021fe:	2305      	movs	r3, #5
 8002200:	9302      	str	r3, [sp, #8]
 8002202:	2301      	movs	r3, #1
 8002204:	9301      	str	r3, [sp, #4]
 8002206:	1dfb      	adds	r3, r7, #7
 8002208:	9300      	str	r3, [sp, #0]
 800220a:	2301      	movs	r3, #1
 800220c:	222d      	movs	r2, #45	; 0x2d
 800220e:	21a6      	movs	r1, #166	; 0xa6
 8002210:	4818      	ldr	r0, [pc, #96]	; (8002274 <_Z14MPU6050_Baslatv+0xb8>)
 8002212:	f004 fa01 	bl	8006618 <HAL_I2C_Mem_Write>
	config = 0x08;
 8002216:	2308      	movs	r3, #8
 8002218:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&hi2c1, (uint16_t)ADXL345, 0x2d, 1, &config, 1, 5); //Acc +-8g'ye ayarlandi.
 800221a:	2305      	movs	r3, #5
 800221c:	9302      	str	r3, [sp, #8]
 800221e:	2301      	movs	r3, #1
 8002220:	9301      	str	r3, [sp, #4]
 8002222:	1dfb      	adds	r3, r7, #7
 8002224:	9300      	str	r3, [sp, #0]
 8002226:	2301      	movs	r3, #1
 8002228:	222d      	movs	r2, #45	; 0x2d
 800222a:	21a6      	movs	r1, #166	; 0xa6
 800222c:	4811      	ldr	r0, [pc, #68]	; (8002274 <_Z14MPU6050_Baslatv+0xb8>)
 800222e:	f004 f9f3 	bl	8006618 <HAL_I2C_Mem_Write>
	config = 0x0D;
 8002232:	230d      	movs	r3, #13
 8002234:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&hi2c1, (uint16_t)ADXL345, 0x2c, 1, &config, 1, 5); //Acc +-8g'ye ayarlandi.
 8002236:	2305      	movs	r3, #5
 8002238:	9302      	str	r3, [sp, #8]
 800223a:	2301      	movs	r3, #1
 800223c:	9301      	str	r3, [sp, #4]
 800223e:	1dfb      	adds	r3, r7, #7
 8002240:	9300      	str	r3, [sp, #0]
 8002242:	2301      	movs	r3, #1
 8002244:	222c      	movs	r2, #44	; 0x2c
 8002246:	21a6      	movs	r1, #166	; 0xa6
 8002248:	480a      	ldr	r0, [pc, #40]	; (8002274 <_Z14MPU6050_Baslatv+0xb8>)
 800224a:	f004 f9e5 	bl	8006618 <HAL_I2C_Mem_Write>
	config = 0x01;
 800224e:	2301      	movs	r3, #1
 8002250:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&hi2c1, (uint16_t)ADXL345, 0x31, 1, &config, 1, 5); //Acc +-8g'ye ayarlandi.
 8002252:	2305      	movs	r3, #5
 8002254:	9302      	str	r3, [sp, #8]
 8002256:	2301      	movs	r3, #1
 8002258:	9301      	str	r3, [sp, #4]
 800225a:	1dfb      	adds	r3, r7, #7
 800225c:	9300      	str	r3, [sp, #0]
 800225e:	2301      	movs	r3, #1
 8002260:	2231      	movs	r2, #49	; 0x31
 8002262:	21a6      	movs	r1, #166	; 0xa6
 8002264:	4803      	ldr	r0, [pc, #12]	; (8002274 <_Z14MPU6050_Baslatv+0xb8>)
 8002266:	f004 f9d7 	bl	8006618 <HAL_I2C_Mem_Write>

	//config = 0x04; //0x04
	//HAL_I2C_Mem_Write(&hi2c1, (uint16_t)MPU6050, MPU6050_DLPF_REG, 1, &config, 1, 5); //Low Pass Filter 94 Hz'e ayarland


}
 800226a:	bf00      	nop
 800226c:	3708      	adds	r7, #8
 800226e:	46bd      	mov	sp, r7
 8002270:	bd80      	pop	{r7, pc}
 8002272:	bf00      	nop
 8002274:	200016b4 	.word	0x200016b4

08002278 <_Z8MagCalibsss>:

}
*/
#endif

void MagCalib(int16_t MAG_X,int16_t MAG_Y,int16_t MAG_Z) {
 8002278:	b5b0      	push	{r4, r5, r7, lr}
 800227a:	b082      	sub	sp, #8
 800227c:	af00      	add	r7, sp, #0
 800227e:	4603      	mov	r3, r0
 8002280:	80fb      	strh	r3, [r7, #6]
 8002282:	460b      	mov	r3, r1
 8002284:	80bb      	strh	r3, [r7, #4]
 8002286:	4613      	mov	r3, r2
 8002288:	807b      	strh	r3, [r7, #2]
	/*
	MAG_X_CALIB = 0.94941*MAG_X - 0.0029894*MAG_Y + 0.0042334*MAG_Z - 163.26;
	MAG_Y_CALIB = 0.94369*MAG_Y - 0.0029894*MAG_X + 0.010705*MAG_Z + 179.65;
	MAG_Z_CALIB = 0.0042334*MAG_X + 0.010705*MAG_Y + 1.1163*MAG_Z - 139.67;
	*/
	MAG_X_CALIB = 0.9655*MAG_X + 0.01389*MAG_Y - 0.01816*MAG_Z + 16.0;
 800228a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800228e:	4618      	mov	r0, r3
 8002290:	f7fe f8b0 	bl	80003f4 <__aeabi_i2d>
 8002294:	a366      	add	r3, pc, #408	; (adr r3, 8002430 <_Z8MagCalibsss+0x1b8>)
 8002296:	e9d3 2300 	ldrd	r2, r3, [r3]
 800229a:	f7fe f915 	bl	80004c8 <__aeabi_dmul>
 800229e:	4602      	mov	r2, r0
 80022a0:	460b      	mov	r3, r1
 80022a2:	4614      	mov	r4, r2
 80022a4:	461d      	mov	r5, r3
 80022a6:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80022aa:	4618      	mov	r0, r3
 80022ac:	f7fe f8a2 	bl	80003f4 <__aeabi_i2d>
 80022b0:	a361      	add	r3, pc, #388	; (adr r3, 8002438 <_Z8MagCalibsss+0x1c0>)
 80022b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022b6:	f7fe f907 	bl	80004c8 <__aeabi_dmul>
 80022ba:	4602      	mov	r2, r0
 80022bc:	460b      	mov	r3, r1
 80022be:	4620      	mov	r0, r4
 80022c0:	4629      	mov	r1, r5
 80022c2:	f7fd ff4b 	bl	800015c <__adddf3>
 80022c6:	4602      	mov	r2, r0
 80022c8:	460b      	mov	r3, r1
 80022ca:	4614      	mov	r4, r2
 80022cc:	461d      	mov	r5, r3
 80022ce:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80022d2:	4618      	mov	r0, r3
 80022d4:	f7fe f88e 	bl	80003f4 <__aeabi_i2d>
 80022d8:	a359      	add	r3, pc, #356	; (adr r3, 8002440 <_Z8MagCalibsss+0x1c8>)
 80022da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022de:	f7fe f8f3 	bl	80004c8 <__aeabi_dmul>
 80022e2:	4602      	mov	r2, r0
 80022e4:	460b      	mov	r3, r1
 80022e6:	4620      	mov	r0, r4
 80022e8:	4629      	mov	r1, r5
 80022ea:	f7fd ff35 	bl	8000158 <__aeabi_dsub>
 80022ee:	4602      	mov	r2, r0
 80022f0:	460b      	mov	r3, r1
 80022f2:	4610      	mov	r0, r2
 80022f4:	4619      	mov	r1, r3
 80022f6:	f04f 0200 	mov.w	r2, #0
 80022fa:	4b5d      	ldr	r3, [pc, #372]	; (8002470 <_Z8MagCalibsss+0x1f8>)
 80022fc:	f7fd ff2e 	bl	800015c <__adddf3>
 8002300:	4602      	mov	r2, r0
 8002302:	460b      	mov	r3, r1
 8002304:	4610      	mov	r0, r2
 8002306:	4619      	mov	r1, r3
 8002308:	f7fe fb8e 	bl	8000a28 <__aeabi_d2iz>
 800230c:	4603      	mov	r3, r0
 800230e:	b21a      	sxth	r2, r3
 8002310:	4b58      	ldr	r3, [pc, #352]	; (8002474 <_Z8MagCalibsss+0x1fc>)
 8002312:	801a      	strh	r2, [r3, #0]
	MAG_Y_CALIB = 0.01389*MAG_X + 0.9476*MAG_Y + 0.006714*MAG_Z + 103.3;
 8002314:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002318:	4618      	mov	r0, r3
 800231a:	f7fe f86b 	bl	80003f4 <__aeabi_i2d>
 800231e:	a346      	add	r3, pc, #280	; (adr r3, 8002438 <_Z8MagCalibsss+0x1c0>)
 8002320:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002324:	f7fe f8d0 	bl	80004c8 <__aeabi_dmul>
 8002328:	4602      	mov	r2, r0
 800232a:	460b      	mov	r3, r1
 800232c:	4614      	mov	r4, r2
 800232e:	461d      	mov	r5, r3
 8002330:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8002334:	4618      	mov	r0, r3
 8002336:	f7fe f85d 	bl	80003f4 <__aeabi_i2d>
 800233a:	a343      	add	r3, pc, #268	; (adr r3, 8002448 <_Z8MagCalibsss+0x1d0>)
 800233c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002340:	f7fe f8c2 	bl	80004c8 <__aeabi_dmul>
 8002344:	4602      	mov	r2, r0
 8002346:	460b      	mov	r3, r1
 8002348:	4620      	mov	r0, r4
 800234a:	4629      	mov	r1, r5
 800234c:	f7fd ff06 	bl	800015c <__adddf3>
 8002350:	4602      	mov	r2, r0
 8002352:	460b      	mov	r3, r1
 8002354:	4614      	mov	r4, r2
 8002356:	461d      	mov	r5, r3
 8002358:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800235c:	4618      	mov	r0, r3
 800235e:	f7fe f849 	bl	80003f4 <__aeabi_i2d>
 8002362:	a33b      	add	r3, pc, #236	; (adr r3, 8002450 <_Z8MagCalibsss+0x1d8>)
 8002364:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002368:	f7fe f8ae 	bl	80004c8 <__aeabi_dmul>
 800236c:	4602      	mov	r2, r0
 800236e:	460b      	mov	r3, r1
 8002370:	4620      	mov	r0, r4
 8002372:	4629      	mov	r1, r5
 8002374:	f7fd fef2 	bl	800015c <__adddf3>
 8002378:	4602      	mov	r2, r0
 800237a:	460b      	mov	r3, r1
 800237c:	4610      	mov	r0, r2
 800237e:	4619      	mov	r1, r3
 8002380:	a335      	add	r3, pc, #212	; (adr r3, 8002458 <_Z8MagCalibsss+0x1e0>)
 8002382:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002386:	f7fd fee9 	bl	800015c <__adddf3>
 800238a:	4602      	mov	r2, r0
 800238c:	460b      	mov	r3, r1
 800238e:	4610      	mov	r0, r2
 8002390:	4619      	mov	r1, r3
 8002392:	f7fe fb49 	bl	8000a28 <__aeabi_d2iz>
 8002396:	4603      	mov	r3, r0
 8002398:	b21a      	sxth	r2, r3
 800239a:	4b37      	ldr	r3, [pc, #220]	; (8002478 <_Z8MagCalibsss+0x200>)
 800239c:	801a      	strh	r2, [r3, #0]
	MAG_Z_CALIB = 0.006714*MAG_Y - 0.01816*MAG_X + 1.094*MAG_Z - 8.554;
 800239e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80023a2:	4618      	mov	r0, r3
 80023a4:	f7fe f826 	bl	80003f4 <__aeabi_i2d>
 80023a8:	a329      	add	r3, pc, #164	; (adr r3, 8002450 <_Z8MagCalibsss+0x1d8>)
 80023aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023ae:	f7fe f88b 	bl	80004c8 <__aeabi_dmul>
 80023b2:	4602      	mov	r2, r0
 80023b4:	460b      	mov	r3, r1
 80023b6:	4614      	mov	r4, r2
 80023b8:	461d      	mov	r5, r3
 80023ba:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80023be:	4618      	mov	r0, r3
 80023c0:	f7fe f818 	bl	80003f4 <__aeabi_i2d>
 80023c4:	a31e      	add	r3, pc, #120	; (adr r3, 8002440 <_Z8MagCalibsss+0x1c8>)
 80023c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023ca:	f7fe f87d 	bl	80004c8 <__aeabi_dmul>
 80023ce:	4602      	mov	r2, r0
 80023d0:	460b      	mov	r3, r1
 80023d2:	4620      	mov	r0, r4
 80023d4:	4629      	mov	r1, r5
 80023d6:	f7fd febf 	bl	8000158 <__aeabi_dsub>
 80023da:	4602      	mov	r2, r0
 80023dc:	460b      	mov	r3, r1
 80023de:	4614      	mov	r4, r2
 80023e0:	461d      	mov	r5, r3
 80023e2:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80023e6:	4618      	mov	r0, r3
 80023e8:	f7fe f804 	bl	80003f4 <__aeabi_i2d>
 80023ec:	a31c      	add	r3, pc, #112	; (adr r3, 8002460 <_Z8MagCalibsss+0x1e8>)
 80023ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023f2:	f7fe f869 	bl	80004c8 <__aeabi_dmul>
 80023f6:	4602      	mov	r2, r0
 80023f8:	460b      	mov	r3, r1
 80023fa:	4620      	mov	r0, r4
 80023fc:	4629      	mov	r1, r5
 80023fe:	f7fd fead 	bl	800015c <__adddf3>
 8002402:	4602      	mov	r2, r0
 8002404:	460b      	mov	r3, r1
 8002406:	4610      	mov	r0, r2
 8002408:	4619      	mov	r1, r3
 800240a:	a317      	add	r3, pc, #92	; (adr r3, 8002468 <_Z8MagCalibsss+0x1f0>)
 800240c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002410:	f7fd fea2 	bl	8000158 <__aeabi_dsub>
 8002414:	4602      	mov	r2, r0
 8002416:	460b      	mov	r3, r1
 8002418:	4610      	mov	r0, r2
 800241a:	4619      	mov	r1, r3
 800241c:	f7fe fb04 	bl	8000a28 <__aeabi_d2iz>
 8002420:	4603      	mov	r3, r0
 8002422:	b21a      	sxth	r2, r3
 8002424:	4b15      	ldr	r3, [pc, #84]	; (800247c <_Z8MagCalibsss+0x204>)
 8002426:	801a      	strh	r2, [r3, #0]
}
 8002428:	bf00      	nop
 800242a:	3708      	adds	r7, #8
 800242c:	46bd      	mov	sp, r7
 800242e:	bdb0      	pop	{r4, r5, r7, pc}
 8002430:	4189374c 	.word	0x4189374c
 8002434:	3feee560 	.word	0x3feee560
 8002438:	3dee7818 	.word	0x3dee7818
 800243c:	3f8c725c 	.word	0x3f8c725c
 8002440:	f861a60d 	.word	0xf861a60d
 8002444:	3f929888 	.word	0x3f929888
 8002448:	3c361134 	.word	0x3c361134
 800244c:	3fee52bd 	.word	0x3fee52bd
 8002450:	a6ce3583 	.word	0xa6ce3583
 8002454:	3f7b8023 	.word	0x3f7b8023
 8002458:	33333333 	.word	0x33333333
 800245c:	4059d333 	.word	0x4059d333
 8002460:	24dd2f1b 	.word	0x24dd2f1b
 8002464:	3ff18106 	.word	0x3ff18106
 8002468:	e353f7cf 	.word	0xe353f7cf
 800246c:	40211ba5 	.word	0x40211ba5
 8002470:	40300000 	.word	0x40300000
 8002474:	2000163e 	.word	0x2000163e
 8002478:	20001640 	.word	0x20001640
 800247c:	20001642 	.word	0x20001642

08002480 <_Z9checkModei>:

void checkMode(int mod_ch) {
 8002480:	b580      	push	{r7, lr}
 8002482:	b082      	sub	sp, #8
 8002484:	af00      	add	r7, sp, #0
 8002486:	6078      	str	r0, [r7, #4]
	  if(mod_ch < 1400) {
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	f5b3 6faf 	cmp.w	r3, #1400	; 0x578
 800248e:	da1f      	bge.n	80024d0 <_Z9checkModei+0x50>

		  controller.mod = STABILIZE;
 8002490:	4b1d      	ldr	r3, [pc, #116]	; (8002508 <_Z9checkModei+0x88>)
 8002492:	2200      	movs	r2, #0
 8002494:	f883 21c8 	strb.w	r2, [r3, #456]	; 0x1c8
		  controller.z0 = EKF.alt_gnd;
 8002498:	4b1c      	ldr	r3, [pc, #112]	; (800250c <_Z9checkModei+0x8c>)
 800249a:	f8d3 326c 	ldr.w	r3, [r3, #620]	; 0x26c
 800249e:	4a1a      	ldr	r2, [pc, #104]	; (8002508 <_Z9checkModei+0x88>)
 80024a0:	f8c2 319c 	str.w	r3, [r2, #412]	; 0x19c
		  controller.x0 = EKF.x;
 80024a4:	4b19      	ldr	r3, [pc, #100]	; (800250c <_Z9checkModei+0x8c>)
 80024a6:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80024aa:	4a17      	ldr	r2, [pc, #92]	; (8002508 <_Z9checkModei+0x88>)
 80024ac:	f8c2 31ac 	str.w	r3, [r2, #428]	; 0x1ac
		  controller.y0 = EKF.y;
 80024b0:	4b16      	ldr	r3, [pc, #88]	; (800250c <_Z9checkModei+0x8c>)
 80024b2:	f8d3 3234 	ldr.w	r3, [r3, #564]	; 0x234
 80024b6:	4a14      	ldr	r2, [pc, #80]	; (8002508 <_Z9checkModei+0x88>)
 80024b8:	f8c2 31bc 	str.w	r3, [r2, #444]	; 0x1bc
		  controller.p_alt.reset();
 80024bc:	4814      	ldr	r0, [pc, #80]	; (8002510 <_Z9checkModei+0x90>)
 80024be:	f00d fb13 	bl	800fae8 <_ZN3PID5resetEv>
		  controller.p_velx.reset();
 80024c2:	4814      	ldr	r0, [pc, #80]	; (8002514 <_Z9checkModei+0x94>)
 80024c4:	f00d fb10 	bl	800fae8 <_ZN3PID5resetEv>
		  controller.p_vely.reset();
 80024c8:	4813      	ldr	r0, [pc, #76]	; (8002518 <_Z9checkModei+0x98>)
 80024ca:	f00d fb0d 	bl	800fae8 <_ZN3PID5resetEv>

	  else {
		  //controller.mod = LOITER;
		  controller.mod = STABILIZE;
	  }
}
 80024ce:	e016      	b.n	80024fe <_Z9checkModei+0x7e>
	  else if (mod_ch >=1400 && mod_ch <1700) {
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	f5b3 6faf 	cmp.w	r3, #1400	; 0x578
 80024d6:	db0e      	blt.n	80024f6 <_Z9checkModei+0x76>
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	f240 62a3 	movw	r2, #1699	; 0x6a3
 80024de:	4293      	cmp	r3, r2
 80024e0:	dc09      	bgt.n	80024f6 <_Z9checkModei+0x76>
		  controller.mod = STABILIZE;
 80024e2:	4b09      	ldr	r3, [pc, #36]	; (8002508 <_Z9checkModei+0x88>)
 80024e4:	2200      	movs	r2, #0
 80024e6:	f883 21c8 	strb.w	r2, [r3, #456]	; 0x1c8
		  z0 = controller.p_alt.zi;
 80024ea:	4b07      	ldr	r3, [pc, #28]	; (8002508 <_Z9checkModei+0x88>)
 80024ec:	f8d3 34ac 	ldr.w	r3, [r3, #1196]	; 0x4ac
 80024f0:	4a0a      	ldr	r2, [pc, #40]	; (800251c <_Z9checkModei+0x9c>)
 80024f2:	6013      	str	r3, [r2, #0]
}
 80024f4:	e003      	b.n	80024fe <_Z9checkModei+0x7e>
		  controller.mod = STABILIZE;
 80024f6:	4b04      	ldr	r3, [pc, #16]	; (8002508 <_Z9checkModei+0x88>)
 80024f8:	2200      	movs	r2, #0
 80024fa:	f883 21c8 	strb.w	r2, [r3, #456]	; 0x1c8
}
 80024fe:	bf00      	nop
 8002500:	3708      	adds	r7, #8
 8002502:	46bd      	mov	sp, r7
 8002504:	bd80      	pop	{r7, pc}
 8002506:	bf00      	nop
 8002508:	20000ea8 	.word	0x20000ea8
 800250c:	20000b68 	.word	0x20000b68
 8002510:	200012a8 	.word	0x200012a8
 8002514:	20001360 	.word	0x20001360
 8002518:	20001418 	.word	0x20001418
 800251c:	200015fc 	.word	0x200015fc

08002520 <_Z9SwitchMagv>:

void SwitchMag() {
 8002520:	b580      	push	{r7, lr}
 8002522:	b082      	sub	sp, #8
 8002524:	af00      	add	r7, sp, #0

	char state;

	// determine which state is the switch on
	if		(ch[MAGNET_CH-1] > 750  && ch[MAGNET_CH-1] < 1250) state = 0;
 8002526:	4b2f      	ldr	r3, [pc, #188]	; (80025e4 <_Z9SwitchMagv+0xc4>)
 8002528:	699b      	ldr	r3, [r3, #24]
 800252a:	f240 22ee 	movw	r2, #750	; 0x2ee
 800252e:	4293      	cmp	r3, r2
 8002530:	dd08      	ble.n	8002544 <_Z9SwitchMagv+0x24>
 8002532:	4b2c      	ldr	r3, [pc, #176]	; (80025e4 <_Z9SwitchMagv+0xc4>)
 8002534:	699b      	ldr	r3, [r3, #24]
 8002536:	f240 42e1 	movw	r2, #1249	; 0x4e1
 800253a:	4293      	cmp	r3, r2
 800253c:	dc02      	bgt.n	8002544 <_Z9SwitchMagv+0x24>
 800253e:	2300      	movs	r3, #0
 8002540:	71fb      	strb	r3, [r7, #7]
 8002542:	e01f      	b.n	8002584 <_Z9SwitchMagv+0x64>
	else if (ch[MAGNET_CH-1] > 1250 && ch[MAGNET_CH-1] < 1750) state = 1;
 8002544:	4b27      	ldr	r3, [pc, #156]	; (80025e4 <_Z9SwitchMagv+0xc4>)
 8002546:	699b      	ldr	r3, [r3, #24]
 8002548:	f240 42e2 	movw	r2, #1250	; 0x4e2
 800254c:	4293      	cmp	r3, r2
 800254e:	dd08      	ble.n	8002562 <_Z9SwitchMagv+0x42>
 8002550:	4b24      	ldr	r3, [pc, #144]	; (80025e4 <_Z9SwitchMagv+0xc4>)
 8002552:	699b      	ldr	r3, [r3, #24]
 8002554:	f240 62d5 	movw	r2, #1749	; 0x6d5
 8002558:	4293      	cmp	r3, r2
 800255a:	dc02      	bgt.n	8002562 <_Z9SwitchMagv+0x42>
 800255c:	2301      	movs	r3, #1
 800255e:	71fb      	strb	r3, [r7, #7]
 8002560:	e010      	b.n	8002584 <_Z9SwitchMagv+0x64>
	else if (ch[MAGNET_CH-1] > 1750 && ch[MAGNET_CH-1] < 2250) state = 2;
 8002562:	4b20      	ldr	r3, [pc, #128]	; (80025e4 <_Z9SwitchMagv+0xc4>)
 8002564:	699b      	ldr	r3, [r3, #24]
 8002566:	f240 62d6 	movw	r2, #1750	; 0x6d6
 800256a:	4293      	cmp	r3, r2
 800256c:	dd08      	ble.n	8002580 <_Z9SwitchMagv+0x60>
 800256e:	4b1d      	ldr	r3, [pc, #116]	; (80025e4 <_Z9SwitchMagv+0xc4>)
 8002570:	699b      	ldr	r3, [r3, #24]
 8002572:	f640 02c9 	movw	r2, #2249	; 0x8c9
 8002576:	4293      	cmp	r3, r2
 8002578:	dc02      	bgt.n	8002580 <_Z9SwitchMagv+0x60>
 800257a:	2302      	movs	r3, #2
 800257c:	71fb      	strb	r3, [r7, #7]
 800257e:	e001      	b.n	8002584 <_Z9SwitchMagv+0x64>
	else state = -1;
 8002580:	23ff      	movs	r3, #255	; 0xff
 8002582:	71fb      	strb	r3, [r7, #7]
	// change magnet state based on state of switch
	// state = 0 -> off
	// state = 1 -> attach
	// state = 2 -> separate

	switch(state) {
 8002584:	79fb      	ldrb	r3, [r7, #7]
 8002586:	2b02      	cmp	r3, #2
 8002588:	d017      	beq.n	80025ba <_Z9SwitchMagv+0x9a>
 800258a:	2b02      	cmp	r3, #2
 800258c:	dc20      	bgt.n	80025d0 <_Z9SwitchMagv+0xb0>
 800258e:	2b00      	cmp	r3, #0
 8002590:	d002      	beq.n	8002598 <_Z9SwitchMagv+0x78>
 8002592:	2b01      	cmp	r3, #1
 8002594:	d006      	beq.n	80025a4 <_Z9SwitchMagv+0x84>
 8002596:	e01b      	b.n	80025d0 <_Z9SwitchMagv+0xb0>
	case 0:
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);
 8002598:	2200      	movs	r2, #0
 800259a:	2130      	movs	r1, #48	; 0x30
 800259c:	4812      	ldr	r0, [pc, #72]	; (80025e8 <_Z9SwitchMagv+0xc8>)
 800259e:	f003 fb81 	bl	8005ca4 <HAL_GPIO_WritePin>
		break;
 80025a2:	e01b      	b.n	80025dc <_Z9SwitchMagv+0xbc>
	case 1:
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 80025a4:	2201      	movs	r2, #1
 80025a6:	2110      	movs	r1, #16
 80025a8:	480f      	ldr	r0, [pc, #60]	; (80025e8 <_Z9SwitchMagv+0xc8>)
 80025aa:	f003 fb7b 	bl	8005ca4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 80025ae:	2200      	movs	r2, #0
 80025b0:	2120      	movs	r1, #32
 80025b2:	480d      	ldr	r0, [pc, #52]	; (80025e8 <_Z9SwitchMagv+0xc8>)
 80025b4:	f003 fb76 	bl	8005ca4 <HAL_GPIO_WritePin>
		break;
 80025b8:	e010      	b.n	80025dc <_Z9SwitchMagv+0xbc>
	case 2:
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 80025ba:	2200      	movs	r2, #0
 80025bc:	2110      	movs	r1, #16
 80025be:	480a      	ldr	r0, [pc, #40]	; (80025e8 <_Z9SwitchMagv+0xc8>)
 80025c0:	f003 fb70 	bl	8005ca4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 80025c4:	2201      	movs	r2, #1
 80025c6:	2120      	movs	r1, #32
 80025c8:	4807      	ldr	r0, [pc, #28]	; (80025e8 <_Z9SwitchMagv+0xc8>)
 80025ca:	f003 fb6b 	bl	8005ca4 <HAL_GPIO_WritePin>
		break;
 80025ce:	e005      	b.n	80025dc <_Z9SwitchMagv+0xbc>
	default:
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);
 80025d0:	2200      	movs	r2, #0
 80025d2:	2130      	movs	r1, #48	; 0x30
 80025d4:	4804      	ldr	r0, [pc, #16]	; (80025e8 <_Z9SwitchMagv+0xc8>)
 80025d6:	f003 fb65 	bl	8005ca4 <HAL_GPIO_WritePin>
		break;
 80025da:	bf00      	nop
	}
}
 80025dc:	bf00      	nop
 80025de:	3708      	adds	r7, #8
 80025e0:	46bd      	mov	sp, r7
 80025e2:	bd80      	pop	{r7, pc}
 80025e4:	20001508 	.word	0x20001508
 80025e8:	40010800 	.word	0x40010800

080025ec <_Z10CheckSwarmv>:

void CheckSwarm() {
 80025ec:	b580      	push	{r7, lr}
 80025ee:	af00      	add	r7, sp, #0
	if(ch[SWARM_CH-1] > 1500) {
 80025f0:	4b18      	ldr	r3, [pc, #96]	; (8002654 <_Z10CheckSwarmv+0x68>)
 80025f2:	695b      	ldr	r3, [r3, #20]
 80025f4:	f240 52dc 	movw	r2, #1500	; 0x5dc
 80025f8:	4293      	cmp	r3, r2
 80025fa:	dd14      	ble.n	8002626 <_Z10CheckSwarmv+0x3a>
		if(swarm_mode != SWARM) {
 80025fc:	4b16      	ldr	r3, [pc, #88]	; (8002658 <_Z10CheckSwarmv+0x6c>)
 80025fe:	781b      	ldrb	r3, [r3, #0]
 8002600:	2b01      	cmp	r3, #1
 8002602:	d024      	beq.n	800264e <_Z10CheckSwarmv+0x62>
			swarm_mode = SWARM;
 8002604:	4b14      	ldr	r3, [pc, #80]	; (8002658 <_Z10CheckSwarmv+0x6c>)
 8002606:	2201      	movs	r2, #1
 8002608:	701a      	strb	r2, [r3, #0]

			controller.swarm = true;
 800260a:	4b14      	ldr	r3, [pc, #80]	; (800265c <_Z10CheckSwarmv+0x70>)
 800260c:	2201      	movs	r2, #1
 800260e:	f883 21c9 	strb.w	r2, [r3, #457]	; 0x1c9

			controller.pid_roll.reset();
 8002612:	4813      	ldr	r0, [pc, #76]	; (8002660 <_Z10CheckSwarmv+0x74>)
 8002614:	f00d fa68 	bl	800fae8 <_ZN3PID5resetEv>
			controller.pid_pitch.reset();
 8002618:	4812      	ldr	r0, [pc, #72]	; (8002664 <_Z10CheckSwarmv+0x78>)
 800261a:	f00d fa65 	bl	800fae8 <_ZN3PID5resetEv>
			controller.pid_yaw.reset();
 800261e:	4812      	ldr	r0, [pc, #72]	; (8002668 <_Z10CheckSwarmv+0x7c>)
 8002620:	f00d fa62 	bl	800fae8 <_ZN3PID5resetEv>
			controller.pid_roll.reset();
			controller.pid_pitch.reset();
			controller.pid_yaw.reset();
		}
	}
}
 8002624:	e013      	b.n	800264e <_Z10CheckSwarmv+0x62>
		if(swarm_mode != NORMAL) {
 8002626:	4b0c      	ldr	r3, [pc, #48]	; (8002658 <_Z10CheckSwarmv+0x6c>)
 8002628:	781b      	ldrb	r3, [r3, #0]
 800262a:	2b00      	cmp	r3, #0
 800262c:	d00f      	beq.n	800264e <_Z10CheckSwarmv+0x62>
			controller.swarm = false;
 800262e:	4b0b      	ldr	r3, [pc, #44]	; (800265c <_Z10CheckSwarmv+0x70>)
 8002630:	2200      	movs	r2, #0
 8002632:	f883 21c9 	strb.w	r2, [r3, #457]	; 0x1c9
			swarm_mode = NORMAL;
 8002636:	4b08      	ldr	r3, [pc, #32]	; (8002658 <_Z10CheckSwarmv+0x6c>)
 8002638:	2200      	movs	r2, #0
 800263a:	701a      	strb	r2, [r3, #0]
			controller.pid_roll.reset();
 800263c:	4808      	ldr	r0, [pc, #32]	; (8002660 <_Z10CheckSwarmv+0x74>)
 800263e:	f00d fa53 	bl	800fae8 <_ZN3PID5resetEv>
			controller.pid_pitch.reset();
 8002642:	4808      	ldr	r0, [pc, #32]	; (8002664 <_Z10CheckSwarmv+0x78>)
 8002644:	f00d fa50 	bl	800fae8 <_ZN3PID5resetEv>
			controller.pid_yaw.reset();
 8002648:	4807      	ldr	r0, [pc, #28]	; (8002668 <_Z10CheckSwarmv+0x7c>)
 800264a:	f00d fa4d 	bl	800fae8 <_ZN3PID5resetEv>
}
 800264e:	bf00      	nop
 8002650:	bd80      	pop	{r7, pc}
 8002652:	bf00      	nop
 8002654:	20001508 	.word	0x20001508
 8002658:	2000165a 	.word	0x2000165a
 800265c:	20000ea8 	.word	0x20000ea8
 8002660:	20001080 	.word	0x20001080
 8002664:	20001138 	.word	0x20001138
 8002668:	200011f0 	.word	0x200011f0

0800266c <_Z13CheckFailsafev>:

void CheckFailsafe() {
 800266c:	b598      	push	{r3, r4, r7, lr}
 800266e:	af00      	add	r7, sp, #0

	if(armed) {
 8002670:	4b27      	ldr	r3, [pc, #156]	; (8002710 <_Z13CheckFailsafev+0xa4>)
 8002672:	781b      	ldrb	r3, [r3, #0]
 8002674:	2b00      	cmp	r3, #0
 8002676:	d048      	beq.n	800270a <_Z13CheckFailsafev+0x9e>
		if(ch[2] < 970 && !in_failsafe) {
 8002678:	4b26      	ldr	r3, [pc, #152]	; (8002714 <_Z13CheckFailsafev+0xa8>)
 800267a:	689b      	ldr	r3, [r3, #8]
 800267c:	f240 32c9 	movw	r2, #969	; 0x3c9
 8002680:	4293      	cmp	r3, r2
 8002682:	dc0d      	bgt.n	80026a0 <_Z13CheckFailsafev+0x34>
 8002684:	4b24      	ldr	r3, [pc, #144]	; (8002718 <_Z13CheckFailsafev+0xac>)
 8002686:	781b      	ldrb	r3, [r3, #0]
 8002688:	f083 0301 	eor.w	r3, r3, #1
 800268c:	b2db      	uxtb	r3, r3
 800268e:	2b00      	cmp	r3, #0
 8002690:	d006      	beq.n	80026a0 <_Z13CheckFailsafev+0x34>
			in_failsafe = true;
 8002692:	4b21      	ldr	r3, [pc, #132]	; (8002718 <_Z13CheckFailsafev+0xac>)
 8002694:	2201      	movs	r2, #1
 8002696:	701a      	strb	r2, [r3, #0]
			Fail_Acc = accXc;
 8002698:	4b20      	ldr	r3, [pc, #128]	; (800271c <_Z13CheckFailsafev+0xb0>)
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	4a20      	ldr	r2, [pc, #128]	; (8002720 <_Z13CheckFailsafev+0xb4>)
 800269e:	6013      	str	r3, [r2, #0]
		}

		if(failsafe_counter < 1000) {
 80026a0:	4b20      	ldr	r3, [pc, #128]	; (8002724 <_Z13CheckFailsafev+0xb8>)
 80026a2:	881b      	ldrh	r3, [r3, #0]
 80026a4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80026a8:	d226      	bcs.n	80026f8 <_Z13CheckFailsafev+0x8c>

			if(in_failsafe) { //5 seconds
 80026aa:	4b1b      	ldr	r3, [pc, #108]	; (8002718 <_Z13CheckFailsafev+0xac>)
 80026ac:	781b      	ldrb	r3, [r3, #0]
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d02b      	beq.n	800270a <_Z13CheckFailsafev+0x9e>
				if(abs(accXc - Fail_Acc) < ACC_FAIL_LIM) {
 80026b2:	4b1a      	ldr	r3, [pc, #104]	; (800271c <_Z13CheckFailsafev+0xb0>)
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	4a1a      	ldr	r2, [pc, #104]	; (8002720 <_Z13CheckFailsafev+0xb4>)
 80026b8:	6812      	ldr	r2, [r2, #0]
 80026ba:	4611      	mov	r1, r2
 80026bc:	4618      	mov	r0, r3
 80026be:	f7fe fa2f 	bl	8000b20 <__aeabi_fsub>
 80026c2:	4603      	mov	r3, r0
 80026c4:	4618      	mov	r0, r3
 80026c6:	f7ff fb69 	bl	8001d9c <_ZSt3absf>
 80026ca:	4603      	mov	r3, r0
 80026cc:	2201      	movs	r2, #1
 80026ce:	4614      	mov	r4, r2
 80026d0:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 80026d4:	4618      	mov	r0, r3
 80026d6:	f7fe fccb 	bl	8001070 <__aeabi_fcmplt>
 80026da:	4603      	mov	r3, r0
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d101      	bne.n	80026e4 <_Z13CheckFailsafev+0x78>
 80026e0:	2300      	movs	r3, #0
 80026e2:	461c      	mov	r4, r3
 80026e4:	b2e3      	uxtb	r3, r4
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d00f      	beq.n	800270a <_Z13CheckFailsafev+0x9e>
					failsafe_counter++;
 80026ea:	4b0e      	ldr	r3, [pc, #56]	; (8002724 <_Z13CheckFailsafev+0xb8>)
 80026ec:	881b      	ldrh	r3, [r3, #0]
 80026ee:	3301      	adds	r3, #1
 80026f0:	b29a      	uxth	r2, r3
 80026f2:	4b0c      	ldr	r3, [pc, #48]	; (8002724 <_Z13CheckFailsafev+0xb8>)
 80026f4:	801a      	strh	r2, [r3, #0]
			failsafe_counter = 0;
		}
	}


}
 80026f6:	e008      	b.n	800270a <_Z13CheckFailsafev+0x9e>
			armed = false;
 80026f8:	4b05      	ldr	r3, [pc, #20]	; (8002710 <_Z13CheckFailsafev+0xa4>)
 80026fa:	2200      	movs	r2, #0
 80026fc:	701a      	strb	r2, [r3, #0]
			in_failsafe = false;
 80026fe:	4b06      	ldr	r3, [pc, #24]	; (8002718 <_Z13CheckFailsafev+0xac>)
 8002700:	2200      	movs	r2, #0
 8002702:	701a      	strb	r2, [r3, #0]
			failsafe_counter = 0;
 8002704:	4b07      	ldr	r3, [pc, #28]	; (8002724 <_Z13CheckFailsafev+0xb8>)
 8002706:	2200      	movs	r2, #0
 8002708:	801a      	strh	r2, [r3, #0]
}
 800270a:	bf00      	nop
 800270c:	bd98      	pop	{r3, r4, r7, pc}
 800270e:	bf00      	nop
 8002710:	2000159d 	.word	0x2000159d
 8002714:	20001508 	.word	0x20001508
 8002718:	20001652 	.word	0x20001652
 800271c:	200008d0 	.word	0x200008d0
 8002720:	20001654 	.word	0x20001654
 8002724:	20001650 	.word	0x20001650

08002728 <_Z9Check_Armv>:


void Check_Arm() {
 8002728:	b580      	push	{r7, lr}
 800272a:	af00      	add	r7, sp, #0
	if(!armed) {
 800272c:	4b28      	ldr	r3, [pc, #160]	; (80027d0 <_Z9Check_Armv+0xa8>)
 800272e:	781b      	ldrb	r3, [r3, #0]
 8002730:	f083 0301 	eor.w	r3, r3, #1
 8002734:	b2db      	uxtb	r3, r3
 8002736:	2b00      	cmp	r3, #0
 8002738:	d047      	beq.n	80027ca <_Z9Check_Armv+0xa2>
		if((ch[2] < CH3_MIN + 100) && (ch[3] > 1700)) {
 800273a:	4b26      	ldr	r3, [pc, #152]	; (80027d4 <_Z9Check_Armv+0xac>)
 800273c:	689b      	ldr	r3, [r3, #8]
 800273e:	f240 424b 	movw	r2, #1099	; 0x44b
 8002742:	4293      	cmp	r3, r2
 8002744:	dc3d      	bgt.n	80027c2 <_Z9Check_Armv+0x9a>
 8002746:	4b23      	ldr	r3, [pc, #140]	; (80027d4 <_Z9Check_Armv+0xac>)
 8002748:	68db      	ldr	r3, [r3, #12]
 800274a:	f240 62a4 	movw	r2, #1700	; 0x6a4
 800274e:	4293      	cmp	r3, r2
 8002750:	dd37      	ble.n	80027c2 <_Z9Check_Armv+0x9a>
				if(!arm_start){
 8002752:	4b21      	ldr	r3, [pc, #132]	; (80027d8 <_Z9Check_Armv+0xb0>)
 8002754:	781b      	ldrb	r3, [r3, #0]
 8002756:	f083 0301 	eor.w	r3, r3, #1
 800275a:	b2db      	uxtb	r3, r3
 800275c:	2b00      	cmp	r3, #0
 800275e:	d008      	beq.n	8002772 <_Z9Check_Armv+0x4a>
					arm_timer = HAL_GetTick();
 8002760:	f002 fc32 	bl	8004fc8 <HAL_GetTick>
 8002764:	4603      	mov	r3, r0
 8002766:	461a      	mov	r2, r3
 8002768:	4b1c      	ldr	r3, [pc, #112]	; (80027dc <_Z9Check_Armv+0xb4>)
 800276a:	601a      	str	r2, [r3, #0]
					arm_start = true;
 800276c:	4b1a      	ldr	r3, [pc, #104]	; (80027d8 <_Z9Check_Armv+0xb0>)
 800276e:	2201      	movs	r2, #1
 8002770:	701a      	strb	r2, [r3, #0]
				}

				if(HAL_GetTick() - arm_timer > 3000) {
 8002772:	f002 fc29 	bl	8004fc8 <HAL_GetTick>
 8002776:	4603      	mov	r3, r0
 8002778:	4a18      	ldr	r2, [pc, #96]	; (80027dc <_Z9Check_Armv+0xb4>)
 800277a:	6812      	ldr	r2, [r2, #0]
 800277c:	1a9b      	subs	r3, r3, r2
 800277e:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8002782:	4293      	cmp	r3, r2
 8002784:	bf8c      	ite	hi
 8002786:	2301      	movhi	r3, #1
 8002788:	2300      	movls	r3, #0
 800278a:	b2db      	uxtb	r3, r3
 800278c:	2b00      	cmp	r3, #0
 800278e:	d01c      	beq.n	80027ca <_Z9Check_Armv+0xa2>
					controller.pid_roll.reset();
 8002790:	4813      	ldr	r0, [pc, #76]	; (80027e0 <_Z9Check_Armv+0xb8>)
 8002792:	f00d f9a9 	bl	800fae8 <_ZN3PID5resetEv>
					controller.pid_pitch.reset();
 8002796:	4813      	ldr	r0, [pc, #76]	; (80027e4 <_Z9Check_Armv+0xbc>)
 8002798:	f00d f9a6 	bl	800fae8 <_ZN3PID5resetEv>
					controller.pid_yaw.reset();
 800279c:	4812      	ldr	r0, [pc, #72]	; (80027e8 <_Z9Check_Armv+0xc0>)
 800279e:	f00d f9a3 	bl	800fae8 <_ZN3PID5resetEv>
					armed = true;
 80027a2:	4b0b      	ldr	r3, [pc, #44]	; (80027d0 <_Z9Check_Armv+0xa8>)
 80027a4:	2201      	movs	r2, #1
 80027a6:	701a      	strb	r2, [r3, #0]
					EKF.armed = true;
 80027a8:	4b10      	ldr	r3, [pc, #64]	; (80027ec <_Z9Check_Armv+0xc4>)
 80027aa:	2201      	movs	r2, #1
 80027ac:	f883 21c8 	strb.w	r2, [r3, #456]	; 0x1c8
					SetHome2();
 80027b0:	f000 feb0 	bl	8003514 <_Z8SetHome2v>
					HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_SET);
 80027b4:	2201      	movs	r2, #1
 80027b6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80027ba:	480d      	ldr	r0, [pc, #52]	; (80027f0 <_Z9Check_Armv+0xc8>)
 80027bc:	f003 fa72 	bl	8005ca4 <HAL_GPIO_WritePin>
				if(HAL_GetTick() - arm_timer > 3000) {
 80027c0:	e003      	b.n	80027ca <_Z9Check_Armv+0xa2>
				}

		}

		else {
			arm_start = false;
 80027c2:	4b05      	ldr	r3, [pc, #20]	; (80027d8 <_Z9Check_Armv+0xb0>)
 80027c4:	2200      	movs	r2, #0
 80027c6:	701a      	strb	r2, [r3, #0]
		}
	}

}
 80027c8:	e7ff      	b.n	80027ca <_Z9Check_Armv+0xa2>
 80027ca:	bf00      	nop
 80027cc:	bd80      	pop	{r7, pc}
 80027ce:	bf00      	nop
 80027d0:	2000159d 	.word	0x2000159d
 80027d4:	20001508 	.word	0x20001508
 80027d8:	2000159c 	.word	0x2000159c
 80027dc:	20001590 	.word	0x20001590
 80027e0:	20001080 	.word	0x20001080
 80027e4:	20001138 	.word	0x20001138
 80027e8:	200011f0 	.word	0x200011f0
 80027ec:	20000b68 	.word	0x20000b68
 80027f0:	40010800 	.word	0x40010800

080027f4 <_Z12Check_Disarmv>:

void Check_Disarm() {
 80027f4:	b580      	push	{r7, lr}
 80027f6:	af00      	add	r7, sp, #0
	if(armed) {
 80027f8:	4b21      	ldr	r3, [pc, #132]	; (8002880 <_Z12Check_Disarmv+0x8c>)
 80027fa:	781b      	ldrb	r3, [r3, #0]
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d03c      	beq.n	800287a <_Z12Check_Disarmv+0x86>
		if((ch[2] < 1100) && (ch[3] < 1100)) {
 8002800:	4b20      	ldr	r3, [pc, #128]	; (8002884 <_Z12Check_Disarmv+0x90>)
 8002802:	689b      	ldr	r3, [r3, #8]
 8002804:	f240 424b 	movw	r2, #1099	; 0x44b
 8002808:	4293      	cmp	r3, r2
 800280a:	dc32      	bgt.n	8002872 <_Z12Check_Disarmv+0x7e>
 800280c:	4b1d      	ldr	r3, [pc, #116]	; (8002884 <_Z12Check_Disarmv+0x90>)
 800280e:	68db      	ldr	r3, [r3, #12]
 8002810:	f240 424b 	movw	r2, #1099	; 0x44b
 8002814:	4293      	cmp	r3, r2
 8002816:	dc2c      	bgt.n	8002872 <_Z12Check_Disarmv+0x7e>
				if(!disarm_start){
 8002818:	4b1b      	ldr	r3, [pc, #108]	; (8002888 <_Z12Check_Disarmv+0x94>)
 800281a:	781b      	ldrb	r3, [r3, #0]
 800281c:	f083 0301 	eor.w	r3, r3, #1
 8002820:	b2db      	uxtb	r3, r3
 8002822:	2b00      	cmp	r3, #0
 8002824:	d008      	beq.n	8002838 <_Z12Check_Disarmv+0x44>
					disarm_timer = HAL_GetTick();
 8002826:	f002 fbcf 	bl	8004fc8 <HAL_GetTick>
 800282a:	4603      	mov	r3, r0
 800282c:	461a      	mov	r2, r3
 800282e:	4b17      	ldr	r3, [pc, #92]	; (800288c <_Z12Check_Disarmv+0x98>)
 8002830:	601a      	str	r2, [r3, #0]
					disarm_start = true;
 8002832:	4b15      	ldr	r3, [pc, #84]	; (8002888 <_Z12Check_Disarmv+0x94>)
 8002834:	2201      	movs	r2, #1
 8002836:	701a      	strb	r2, [r3, #0]
				}

				if(HAL_GetTick() - disarm_timer > 3000) {
 8002838:	f002 fbc6 	bl	8004fc8 <HAL_GetTick>
 800283c:	4603      	mov	r3, r0
 800283e:	4a13      	ldr	r2, [pc, #76]	; (800288c <_Z12Check_Disarmv+0x98>)
 8002840:	6812      	ldr	r2, [r2, #0]
 8002842:	1a9b      	subs	r3, r3, r2
 8002844:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8002848:	4293      	cmp	r3, r2
 800284a:	bf8c      	ite	hi
 800284c:	2301      	movhi	r3, #1
 800284e:	2300      	movls	r3, #0
 8002850:	b2db      	uxtb	r3, r3
 8002852:	2b00      	cmp	r3, #0
 8002854:	d011      	beq.n	800287a <_Z12Check_Disarmv+0x86>
					armed = false;
 8002856:	4b0a      	ldr	r3, [pc, #40]	; (8002880 <_Z12Check_Disarmv+0x8c>)
 8002858:	2200      	movs	r2, #0
 800285a:	701a      	strb	r2, [r3, #0]
					EKF.armed = false;
 800285c:	4b0c      	ldr	r3, [pc, #48]	; (8002890 <_Z12Check_Disarmv+0x9c>)
 800285e:	2200      	movs	r2, #0
 8002860:	f883 21c8 	strb.w	r2, [r3, #456]	; 0x1c8
					HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);
 8002864:	2200      	movs	r2, #0
 8002866:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800286a:	480a      	ldr	r0, [pc, #40]	; (8002894 <_Z12Check_Disarmv+0xa0>)
 800286c:	f003 fa1a 	bl	8005ca4 <HAL_GPIO_WritePin>
				if(HAL_GetTick() - disarm_timer > 3000) {
 8002870:	e003      	b.n	800287a <_Z12Check_Disarmv+0x86>
				}

		}

		else {
			disarm_start = false;
 8002872:	4b05      	ldr	r3, [pc, #20]	; (8002888 <_Z12Check_Disarmv+0x94>)
 8002874:	2200      	movs	r2, #0
 8002876:	701a      	strb	r2, [r3, #0]
		}
	}
}
 8002878:	e7ff      	b.n	800287a <_Z12Check_Disarmv+0x86>
 800287a:	bf00      	nop
 800287c:	bd80      	pop	{r7, pc}
 800287e:	bf00      	nop
 8002880:	2000159d 	.word	0x2000159d
 8002884:	20001508 	.word	0x20001508
 8002888:	2000159e 	.word	0x2000159e
 800288c:	20001594 	.word	0x20001594
 8002890:	20000b68 	.word	0x20000b68
 8002894:	40010800 	.word	0x40010800

08002898 <_Z9TelemPackv>:

void TelemPack() {
 8002898:	b580      	push	{r7, lr}
 800289a:	af00      	add	r7, sp, #0
	  telem_pack.attitude.roll  = state.angles[0];
 800289c:	4ba1      	ldr	r3, [pc, #644]	; (8002b24 <_Z9TelemPackv+0x28c>)
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	4aa1      	ldr	r2, [pc, #644]	; (8002b28 <_Z9TelemPackv+0x290>)
 80028a2:	6013      	str	r3, [r2, #0]
	  telem_pack.attitude.pitch = state.angles[1];
 80028a4:	4b9f      	ldr	r3, [pc, #636]	; (8002b24 <_Z9TelemPackv+0x28c>)
 80028a6:	685b      	ldr	r3, [r3, #4]
 80028a8:	4a9f      	ldr	r2, [pc, #636]	; (8002b28 <_Z9TelemPackv+0x290>)
 80028aa:	6053      	str	r3, [r2, #4]
	  telem_pack.attitude.yaw   = state.angles[2];
 80028ac:	4b9d      	ldr	r3, [pc, #628]	; (8002b24 <_Z9TelemPackv+0x28c>)
 80028ae:	689b      	ldr	r3, [r3, #8]
 80028b0:	4a9d      	ldr	r2, [pc, #628]	; (8002b28 <_Z9TelemPackv+0x290>)
 80028b2:	6093      	str	r3, [r2, #8]

	  telem_pack.pwm.w1 = controller_output[0];
 80028b4:	4b9d      	ldr	r3, [pc, #628]	; (8002b2c <_Z9TelemPackv+0x294>)
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	b29a      	uxth	r2, r3
 80028ba:	4b9b      	ldr	r3, [pc, #620]	; (8002b28 <_Z9TelemPackv+0x290>)
 80028bc:	861a      	strh	r2, [r3, #48]	; 0x30
	  telem_pack.pwm.w2 = controller_output[1];
 80028be:	4b9b      	ldr	r3, [pc, #620]	; (8002b2c <_Z9TelemPackv+0x294>)
 80028c0:	685b      	ldr	r3, [r3, #4]
 80028c2:	b29a      	uxth	r2, r3
 80028c4:	4b98      	ldr	r3, [pc, #608]	; (8002b28 <_Z9TelemPackv+0x290>)
 80028c6:	865a      	strh	r2, [r3, #50]	; 0x32
	  telem_pack.pwm.w3 = controller_output[2];
 80028c8:	4b98      	ldr	r3, [pc, #608]	; (8002b2c <_Z9TelemPackv+0x294>)
 80028ca:	689b      	ldr	r3, [r3, #8]
 80028cc:	b29a      	uxth	r2, r3
 80028ce:	4b96      	ldr	r3, [pc, #600]	; (8002b28 <_Z9TelemPackv+0x290>)
 80028d0:	869a      	strh	r2, [r3, #52]	; 0x34
	  telem_pack.pwm.w4 = controller_output[3];
 80028d2:	4b96      	ldr	r3, [pc, #600]	; (8002b2c <_Z9TelemPackv+0x294>)
 80028d4:	68db      	ldr	r3, [r3, #12]
 80028d6:	b29a      	uxth	r2, r3
 80028d8:	4b93      	ldr	r3, [pc, #588]	; (8002b28 <_Z9TelemPackv+0x290>)
 80028da:	86da      	strh	r2, [r3, #54]	; 0x36

	  telem_pack.attitude_des.roll  = controller.roll_des;
 80028dc:	4b94      	ldr	r3, [pc, #592]	; (8002b30 <_Z9TelemPackv+0x298>)
 80028de:	f8d3 31cc 	ldr.w	r3, [r3, #460]	; 0x1cc
 80028e2:	4a91      	ldr	r2, [pc, #580]	; (8002b28 <_Z9TelemPackv+0x290>)
 80028e4:	60d3      	str	r3, [r2, #12]
	  telem_pack.attitude_des.pitch = controller.pitch_des;
 80028e6:	4b92      	ldr	r3, [pc, #584]	; (8002b30 <_Z9TelemPackv+0x298>)
 80028e8:	f8d3 31d0 	ldr.w	r3, [r3, #464]	; 0x1d0
 80028ec:	4a8e      	ldr	r2, [pc, #568]	; (8002b28 <_Z9TelemPackv+0x290>)
 80028ee:	6113      	str	r3, [r2, #16]
	  telem_pack.attitude_des.yaw   = yaw_counter;
 80028f0:	4b90      	ldr	r3, [pc, #576]	; (8002b34 <_Z9TelemPackv+0x29c>)
 80028f2:	f993 3000 	ldrsb.w	r3, [r3]
 80028f6:	4618      	mov	r0, r3
 80028f8:	f7fe f9c8 	bl	8000c8c <__aeabi_i2f>
 80028fc:	4603      	mov	r3, r0
 80028fe:	4a8a      	ldr	r2, [pc, #552]	; (8002b28 <_Z9TelemPackv+0x290>)
 8002900:	6153      	str	r3, [r2, #20]

	  telem_pack.attitude_rate.roll  = state.rates[0];
 8002902:	4b88      	ldr	r3, [pc, #544]	; (8002b24 <_Z9TelemPackv+0x28c>)
 8002904:	68db      	ldr	r3, [r3, #12]
 8002906:	4a88      	ldr	r2, [pc, #544]	; (8002b28 <_Z9TelemPackv+0x290>)
 8002908:	6193      	str	r3, [r2, #24]
	  telem_pack.attitude_rate.pitch = state.rates[1];
 800290a:	4b86      	ldr	r3, [pc, #536]	; (8002b24 <_Z9TelemPackv+0x28c>)
 800290c:	691b      	ldr	r3, [r3, #16]
 800290e:	4a86      	ldr	r2, [pc, #536]	; (8002b28 <_Z9TelemPackv+0x290>)
 8002910:	61d3      	str	r3, [r2, #28]
	  telem_pack.attitude_rate.yaw 	 = state.rates[2];
 8002912:	4b84      	ldr	r3, [pc, #528]	; (8002b24 <_Z9TelemPackv+0x28c>)
 8002914:	695b      	ldr	r3, [r3, #20]
 8002916:	4a84      	ldr	r2, [pc, #528]	; (8002b28 <_Z9TelemPackv+0x290>)
 8002918:	6213      	str	r3, [r2, #32]

	  telem_pack.attitude_rate_des.roll =  state_des.rates[0];
 800291a:	4b87      	ldr	r3, [pc, #540]	; (8002b38 <_Z9TelemPackv+0x2a0>)
 800291c:	68db      	ldr	r3, [r3, #12]
 800291e:	4a82      	ldr	r2, [pc, #520]	; (8002b28 <_Z9TelemPackv+0x290>)
 8002920:	6253      	str	r3, [r2, #36]	; 0x24
	  telem_pack.attitude_rate_des.pitch = state_des.rates[1];
 8002922:	4b85      	ldr	r3, [pc, #532]	; (8002b38 <_Z9TelemPackv+0x2a0>)
 8002924:	691b      	ldr	r3, [r3, #16]
 8002926:	4a80      	ldr	r2, [pc, #512]	; (8002b28 <_Z9TelemPackv+0x290>)
 8002928:	6293      	str	r3, [r2, #40]	; 0x28

	  telem_pack.ekf.roll_acc  = EKF.roll_acc;
 800292a:	4b84      	ldr	r3, [pc, #528]	; (8002b3c <_Z9TelemPackv+0x2a4>)
 800292c:	f8d3 31d0 	ldr.w	r3, [r3, #464]	; 0x1d0
 8002930:	4a7d      	ldr	r2, [pc, #500]	; (8002b28 <_Z9TelemPackv+0x290>)
 8002932:	6393      	str	r3, [r2, #56]	; 0x38
	  telem_pack.ekf.pitch_acc = EKF.pitch_acc;
 8002934:	4b81      	ldr	r3, [pc, #516]	; (8002b3c <_Z9TelemPackv+0x2a4>)
 8002936:	f8d3 31cc 	ldr.w	r3, [r3, #460]	; 0x1cc
 800293a:	4a7b      	ldr	r2, [pc, #492]	; (8002b28 <_Z9TelemPackv+0x290>)
 800293c:	63d3      	str	r3, [r2, #60]	; 0x3c

	  telem_pack.ekf.roll_gyro  = EKF.gyro[0];
 800293e:	4b7f      	ldr	r3, [pc, #508]	; (8002b3c <_Z9TelemPackv+0x2a4>)
 8002940:	f8d3 31f4 	ldr.w	r3, [r3, #500]	; 0x1f4
 8002944:	4a78      	ldr	r2, [pc, #480]	; (8002b28 <_Z9TelemPackv+0x290>)
 8002946:	6413      	str	r3, [r2, #64]	; 0x40
	  telem_pack.ekf.pitch_gyro = EKF.gyro[1];
 8002948:	4b7c      	ldr	r3, [pc, #496]	; (8002b3c <_Z9TelemPackv+0x2a4>)
 800294a:	f8d3 31f8 	ldr.w	r3, [r3, #504]	; 0x1f8
 800294e:	4a76      	ldr	r2, [pc, #472]	; (8002b28 <_Z9TelemPackv+0x290>)
 8002950:	6453      	str	r3, [r2, #68]	; 0x44

	  telem_pack.ekf.roll_comp =  EKF.roll_bias;
 8002952:	4b7a      	ldr	r3, [pc, #488]	; (8002b3c <_Z9TelemPackv+0x2a4>)
 8002954:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8002958:	4a73      	ldr	r2, [pc, #460]	; (8002b28 <_Z9TelemPackv+0x290>)
 800295a:	6493      	str	r3, [r2, #72]	; 0x48
	  telem_pack.ekf.pitch_comp = EKF.pitch_bias;
 800295c:	4b77      	ldr	r3, [pc, #476]	; (8002b3c <_Z9TelemPackv+0x2a4>)
 800295e:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8002962:	4a71      	ldr	r2, [pc, #452]	; (8002b28 <_Z9TelemPackv+0x290>)
 8002964:	64d3      	str	r3, [r2, #76]	; 0x4c

	  telem_pack.ekf.roll_ekf =  EKF.roll_ekf;
 8002966:	4b75      	ldr	r3, [pc, #468]	; (8002b3c <_Z9TelemPackv+0x2a4>)
 8002968:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 800296c:	4a6e      	ldr	r2, [pc, #440]	; (8002b28 <_Z9TelemPackv+0x290>)
 800296e:	6513      	str	r3, [r2, #80]	; 0x50
	  telem_pack.ekf.pitch_ekf = EKF.pitch_ekf;
 8002970:	4b72      	ldr	r3, [pc, #456]	; (8002b3c <_Z9TelemPackv+0x2a4>)
 8002972:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 8002976:	4a6c      	ldr	r2, [pc, #432]	; (8002b28 <_Z9TelemPackv+0x290>)
 8002978:	6553      	str	r3, [r2, #84]	; 0x54

	  telem_pack.pid_roll.P = controller.pid_roll.P;
 800297a:	4b6d      	ldr	r3, [pc, #436]	; (8002b30 <_Z9TelemPackv+0x298>)
 800297c:	f8d3 3274 	ldr.w	r3, [r3, #628]	; 0x274
 8002980:	4a69      	ldr	r2, [pc, #420]	; (8002b28 <_Z9TelemPackv+0x290>)
 8002982:	6593      	str	r3, [r2, #88]	; 0x58
	  telem_pack.pid_roll.I = controller.pid_roll.I;
 8002984:	4b6a      	ldr	r3, [pc, #424]	; (8002b30 <_Z9TelemPackv+0x298>)
 8002986:	f8d3 3278 	ldr.w	r3, [r3, #632]	; 0x278
 800298a:	4a67      	ldr	r2, [pc, #412]	; (8002b28 <_Z9TelemPackv+0x290>)
 800298c:	65d3      	str	r3, [r2, #92]	; 0x5c
	  telem_pack.pid_roll.D = controller.pid_roll.D;
 800298e:	4b68      	ldr	r3, [pc, #416]	; (8002b30 <_Z9TelemPackv+0x298>)
 8002990:	f8d3 327c 	ldr.w	r3, [r3, #636]	; 0x27c
 8002994:	4a64      	ldr	r2, [pc, #400]	; (8002b28 <_Z9TelemPackv+0x290>)
 8002996:	6613      	str	r3, [r2, #96]	; 0x60
	  telem_pack.pid_roll.pd_roll_sat_buf = controller.pid_roll.pd_roll_sat_buf;
 8002998:	4b65      	ldr	r3, [pc, #404]	; (8002b30 <_Z9TelemPackv+0x298>)
 800299a:	f8d3 3264 	ldr.w	r3, [r3, #612]	; 0x264
 800299e:	4a62      	ldr	r2, [pc, #392]	; (8002b28 <_Z9TelemPackv+0x290>)
 80029a0:	6653      	str	r3, [r2, #100]	; 0x64

	  telem_pack.pid_pitch.P = controller.pid_pitch.P;
 80029a2:	4b63      	ldr	r3, [pc, #396]	; (8002b30 <_Z9TelemPackv+0x298>)
 80029a4:	f8d3 332c 	ldr.w	r3, [r3, #812]	; 0x32c
 80029a8:	4a5f      	ldr	r2, [pc, #380]	; (8002b28 <_Z9TelemPackv+0x290>)
 80029aa:	6693      	str	r3, [r2, #104]	; 0x68
	  telem_pack.pid_pitch.I = controller.pid_pitch.I;
 80029ac:	4b60      	ldr	r3, [pc, #384]	; (8002b30 <_Z9TelemPackv+0x298>)
 80029ae:	f8d3 3330 	ldr.w	r3, [r3, #816]	; 0x330
 80029b2:	4a5d      	ldr	r2, [pc, #372]	; (8002b28 <_Z9TelemPackv+0x290>)
 80029b4:	66d3      	str	r3, [r2, #108]	; 0x6c
	  telem_pack.pid_pitch.D = controller.pid_pitch.D;
 80029b6:	4b5e      	ldr	r3, [pc, #376]	; (8002b30 <_Z9TelemPackv+0x298>)
 80029b8:	f8d3 3334 	ldr.w	r3, [r3, #820]	; 0x334
 80029bc:	4a5a      	ldr	r2, [pc, #360]	; (8002b28 <_Z9TelemPackv+0x290>)
 80029be:	6713      	str	r3, [r2, #112]	; 0x70
	  telem_pack.pid_pitch.pd_roll_sat_buf = controller.pid_pitch.pd_roll_sat_buf;
 80029c0:	4b5b      	ldr	r3, [pc, #364]	; (8002b30 <_Z9TelemPackv+0x298>)
 80029c2:	f8d3 331c 	ldr.w	r3, [r3, #796]	; 0x31c
 80029c6:	4a58      	ldr	r2, [pc, #352]	; (8002b28 <_Z9TelemPackv+0x290>)
 80029c8:	6753      	str	r3, [r2, #116]	; 0x74

	  telem_pack.sonar_alt = EKF.sonar_alt;
 80029ca:	4b5c      	ldr	r3, [pc, #368]	; (8002b3c <_Z9TelemPackv+0x2a4>)
 80029cc:	f8d3 3274 	ldr.w	r3, [r3, #628]	; 0x274
 80029d0:	4a55      	ldr	r2, [pc, #340]	; (8002b28 <_Z9TelemPackv+0x290>)
 80029d2:	6793      	str	r3, [r2, #120]	; 0x78
	  telem_pack.velocity_body.z = EKF.vz;
 80029d4:	4b59      	ldr	r3, [pc, #356]	; (8002b3c <_Z9TelemPackv+0x2a4>)
 80029d6:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
 80029da:	4a53      	ldr	r2, [pc, #332]	; (8002b28 <_Z9TelemPackv+0x290>)
 80029dc:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
	  telem_pack.position_body.z = EKF.alt_gnd;
 80029e0:	4b56      	ldr	r3, [pc, #344]	; (8002b3c <_Z9TelemPackv+0x2a4>)
 80029e2:	f8d3 326c 	ldr.w	r3, [r3, #620]	; 0x26c
 80029e6:	4a50      	ldr	r2, [pc, #320]	; (8002b28 <_Z9TelemPackv+0x290>)
 80029e8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

	  telem_pack.cam_data.detected = cam_data_20.detected;
 80029ec:	4b54      	ldr	r3, [pc, #336]	; (8002b40 <_Z9TelemPackv+0x2a8>)
 80029ee:	781a      	ldrb	r2, [r3, #0]
 80029f0:	4b4d      	ldr	r3, [pc, #308]	; (8002b28 <_Z9TelemPackv+0x290>)
 80029f2:	f883 209c 	strb.w	r2, [r3, #156]	; 0x9c
	  telem_pack.cam_data.x = cam_data_20.x;
 80029f6:	4b52      	ldr	r3, [pc, #328]	; (8002b40 <_Z9TelemPackv+0x2a8>)
 80029f8:	f9b3 3001 	ldrsh.w	r3, [r3, #1]
 80029fc:	b21a      	sxth	r2, r3
 80029fe:	4b4a      	ldr	r3, [pc, #296]	; (8002b28 <_Z9TelemPackv+0x290>)
 8002a00:	f8a3 209d 	strh.w	r2, [r3, #157]	; 0x9d
	  telem_pack.cam_data.y = cam_data_20.y;
 8002a04:	4b4e      	ldr	r3, [pc, #312]	; (8002b40 <_Z9TelemPackv+0x2a8>)
 8002a06:	f9b3 3003 	ldrsh.w	r3, [r3, #3]
 8002a0a:	b21a      	sxth	r2, r3
 8002a0c:	4b46      	ldr	r3, [pc, #280]	; (8002b28 <_Z9TelemPackv+0x290>)
 8002a0e:	f8a3 209f 	strh.w	r2, [r3, #159]	; 0x9f
	  telem_pack.cam_data.z_cam = cam_data_20.z_cam;
 8002a12:	4b4b      	ldr	r3, [pc, #300]	; (8002b40 <_Z9TelemPackv+0x2a8>)
 8002a14:	f9b3 3005 	ldrsh.w	r3, [r3, #5]
 8002a18:	b21a      	sxth	r2, r3
 8002a1a:	4b43      	ldr	r3, [pc, #268]	; (8002b28 <_Z9TelemPackv+0x290>)
 8002a1c:	f8a3 20a1 	strh.w	r2, [r3, #161]	; 0xa1


	  telem_pack.position_body.x = EKF.x;
 8002a20:	4b46      	ldr	r3, [pc, #280]	; (8002b3c <_Z9TelemPackv+0x2a4>)
 8002a22:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8002a26:	4a40      	ldr	r2, [pc, #256]	; (8002b28 <_Z9TelemPackv+0x290>)
 8002a28:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
	  telem_pack.velocity_body.x = EKF.vx;
 8002a2c:	4b43      	ldr	r3, [pc, #268]	; (8002b3c <_Z9TelemPackv+0x2a4>)
 8002a2e:	f8d3 3228 	ldr.w	r3, [r3, #552]	; 0x228
 8002a32:	4a3d      	ldr	r2, [pc, #244]	; (8002b28 <_Z9TelemPackv+0x290>)
 8002a34:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
	  telem_pack.position_body.y = EKF.y;
 8002a38:	4b40      	ldr	r3, [pc, #256]	; (8002b3c <_Z9TelemPackv+0x2a4>)
 8002a3a:	f8d3 3234 	ldr.w	r3, [r3, #564]	; 0x234
 8002a3e:	4a3a      	ldr	r2, [pc, #232]	; (8002b28 <_Z9TelemPackv+0x290>)
 8002a40:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
	  telem_pack.velocity_body.y = EKF.vy;
 8002a44:	4b3d      	ldr	r3, [pc, #244]	; (8002b3c <_Z9TelemPackv+0x2a4>)
 8002a46:	f8d3 3238 	ldr.w	r3, [r3, #568]	; 0x238
 8002a4a:	4a37      	ldr	r2, [pc, #220]	; (8002b28 <_Z9TelemPackv+0x290>)
 8002a4c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

	  telem_pack.alt_thr = controller.alt_thr;
 8002a50:	4b37      	ldr	r3, [pc, #220]	; (8002b30 <_Z9TelemPackv+0x298>)
 8002a52:	f8d3 3628 	ldr.w	r3, [r3, #1576]	; 0x628
 8002a56:	4a34      	ldr	r2, [pc, #208]	; (8002b28 <_Z9TelemPackv+0x290>)
 8002a58:	67d3      	str	r3, [r2, #124]	; 0x7c

	  telem_pack.time_millis = HAL_GetTick();
 8002a5a:	f002 fab5 	bl	8004fc8 <HAL_GetTick>
 8002a5e:	4603      	mov	r3, r0
 8002a60:	4a31      	ldr	r2, [pc, #196]	; (8002b28 <_Z9TelemPackv+0x290>)
 8002a62:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

	  telem_pack.acc.x = accXc;
 8002a66:	4b37      	ldr	r3, [pc, #220]	; (8002b44 <_Z9TelemPackv+0x2ac>)
 8002a68:	681a      	ldr	r2, [r3, #0]
 8002a6a:	4b2f      	ldr	r3, [pc, #188]	; (8002b28 <_Z9TelemPackv+0x290>)
 8002a6c:	f8c3 20a5 	str.w	r2, [r3, #165]	; 0xa5
	  telem_pack.acc.y = accYc;
 8002a70:	4b35      	ldr	r3, [pc, #212]	; (8002b48 <_Z9TelemPackv+0x2b0>)
 8002a72:	681a      	ldr	r2, [r3, #0]
 8002a74:	4b2c      	ldr	r3, [pc, #176]	; (8002b28 <_Z9TelemPackv+0x290>)
 8002a76:	f8c3 20a9 	str.w	r2, [r3, #169]	; 0xa9
	  telem_pack.acc.z = accZm;
 8002a7a:	4b34      	ldr	r3, [pc, #208]	; (8002b4c <_Z9TelemPackv+0x2b4>)
 8002a7c:	681a      	ldr	r2, [r3, #0]
 8002a7e:	4b2a      	ldr	r3, [pc, #168]	; (8002b28 <_Z9TelemPackv+0x290>)
 8002a80:	f8c3 20ad 	str.w	r2, [r3, #173]	; 0xad

	  telem_pack.mag.x = MAG_X_CALIB;
 8002a84:	4b32      	ldr	r3, [pc, #200]	; (8002b50 <_Z9TelemPackv+0x2b8>)
 8002a86:	f9b3 2000 	ldrsh.w	r2, [r3]
 8002a8a:	4b27      	ldr	r3, [pc, #156]	; (8002b28 <_Z9TelemPackv+0x290>)
 8002a8c:	f8a3 20b1 	strh.w	r2, [r3, #177]	; 0xb1
	  telem_pack.mag.y = MAG_Y_CALIB;
 8002a90:	4b30      	ldr	r3, [pc, #192]	; (8002b54 <_Z9TelemPackv+0x2bc>)
 8002a92:	f9b3 2000 	ldrsh.w	r2, [r3]
 8002a96:	4b24      	ldr	r3, [pc, #144]	; (8002b28 <_Z9TelemPackv+0x290>)
 8002a98:	f8a3 20b3 	strh.w	r2, [r3, #179]	; 0xb3
	  telem_pack.mag.z = MAG_Z_CALIB;
 8002a9c:	4b2e      	ldr	r3, [pc, #184]	; (8002b58 <_Z9TelemPackv+0x2c0>)
 8002a9e:	f9b3 2000 	ldrsh.w	r2, [r3]
 8002aa2:	4b21      	ldr	r3, [pc, #132]	; (8002b28 <_Z9TelemPackv+0x290>)
 8002aa4:	f8a3 20b5 	strh.w	r2, [r3, #181]	; 0xb5

	  telem_pack.gps.lla.x = gpsData.ggastruct.lcation.latitude;
 8002aa8:	4b2c      	ldr	r3, [pc, #176]	; (8002b5c <_Z9TelemPackv+0x2c4>)
 8002aaa:	681a      	ldr	r2, [r3, #0]
 8002aac:	4b1e      	ldr	r3, [pc, #120]	; (8002b28 <_Z9TelemPackv+0x290>)
 8002aae:	f8c3 20b7 	str.w	r2, [r3, #183]	; 0xb7
	  telem_pack.gps.lla.y = gpsData.ggastruct.lcation.longitude;
 8002ab2:	4b2a      	ldr	r3, [pc, #168]	; (8002b5c <_Z9TelemPackv+0x2c4>)
 8002ab4:	689a      	ldr	r2, [r3, #8]
 8002ab6:	4b1c      	ldr	r3, [pc, #112]	; (8002b28 <_Z9TelemPackv+0x290>)
 8002ab8:	f8c3 20bb 	str.w	r2, [r3, #187]	; 0xbb

	  telem_pack.gps.pos_body.x = EKF.xbody;
 8002abc:	4b1f      	ldr	r3, [pc, #124]	; (8002b3c <_Z9TelemPackv+0x2a4>)
 8002abe:	f8d3 21b8 	ldr.w	r2, [r3, #440]	; 0x1b8
 8002ac2:	4b19      	ldr	r3, [pc, #100]	; (8002b28 <_Z9TelemPackv+0x290>)
 8002ac4:	f8c3 20cf 	str.w	r2, [r3, #207]	; 0xcf
	  telem_pack.gps.pos_body.y = EKF.ybody;
 8002ac8:	4b1c      	ldr	r3, [pc, #112]	; (8002b3c <_Z9TelemPackv+0x2a4>)
 8002aca:	f8d3 21bc 	ldr.w	r2, [r3, #444]	; 0x1bc
 8002ace:	4b16      	ldr	r3, [pc, #88]	; (8002b28 <_Z9TelemPackv+0x290>)
 8002ad0:	f8c3 20d3 	str.w	r2, [r3, #211]	; 0xd3

	  telem_pack.gps.pos_ned.x = EKF.xned;
 8002ad4:	4b19      	ldr	r3, [pc, #100]	; (8002b3c <_Z9TelemPackv+0x2a4>)
 8002ad6:	f8d3 22b4 	ldr.w	r2, [r3, #692]	; 0x2b4
 8002ada:	4b13      	ldr	r3, [pc, #76]	; (8002b28 <_Z9TelemPackv+0x290>)
 8002adc:	f8c3 20c3 	str.w	r2, [r3, #195]	; 0xc3
	  telem_pack.gps.pos_ned.y = EKF.yned;
 8002ae0:	4b16      	ldr	r3, [pc, #88]	; (8002b3c <_Z9TelemPackv+0x2a4>)
 8002ae2:	f8d3 22b8 	ldr.w	r2, [r3, #696]	; 0x2b8
 8002ae6:	4b10      	ldr	r3, [pc, #64]	; (8002b28 <_Z9TelemPackv+0x290>)
 8002ae8:	f8c3 20c7 	str.w	r2, [r3, #199]	; 0xc7

	  telem_pack.gps.vel_body.x = EKF.vgpsx;
 8002aec:	4b13      	ldr	r3, [pc, #76]	; (8002b3c <_Z9TelemPackv+0x2a4>)
 8002aee:	f8d3 2294 	ldr.w	r2, [r3, #660]	; 0x294
 8002af2:	4b0d      	ldr	r3, [pc, #52]	; (8002b28 <_Z9TelemPackv+0x290>)
 8002af4:	f8c3 20db 	str.w	r2, [r3, #219]	; 0xdb
	  telem_pack.gps.vel_body.y = EKF.vgpsy;
 8002af8:	4b10      	ldr	r3, [pc, #64]	; (8002b3c <_Z9TelemPackv+0x2a4>)
 8002afa:	f8d3 22a4 	ldr.w	r2, [r3, #676]	; 0x2a4
 8002afe:	4b0a      	ldr	r3, [pc, #40]	; (8002b28 <_Z9TelemPackv+0x290>)
 8002b00:	f8c3 20df 	str.w	r2, [r3, #223]	; 0xdf

	  telem_pack.ch.ch1 = (uint16_t)ch[0];
 8002b04:	4b16      	ldr	r3, [pc, #88]	; (8002b60 <_Z9TelemPackv+0x2c8>)
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	b29a      	uxth	r2, r3
 8002b0a:	4b07      	ldr	r3, [pc, #28]	; (8002b28 <_Z9TelemPackv+0x290>)
 8002b0c:	f8a3 20e7 	strh.w	r2, [r3, #231]	; 0xe7
	  telem_pack.ch.ch2 = (uint16_t)ch[1];
 8002b10:	4b13      	ldr	r3, [pc, #76]	; (8002b60 <_Z9TelemPackv+0x2c8>)
 8002b12:	685b      	ldr	r3, [r3, #4]
 8002b14:	b29a      	uxth	r2, r3
 8002b16:	4b04      	ldr	r3, [pc, #16]	; (8002b28 <_Z9TelemPackv+0x290>)
 8002b18:	f8a3 20e9 	strh.w	r2, [r3, #233]	; 0xe9
	  telem_pack.ch.ch3 = (uint16_t)ch[2];
 8002b1c:	4b10      	ldr	r3, [pc, #64]	; (8002b60 <_Z9TelemPackv+0x2c8>)
 8002b1e:	689b      	ldr	r3, [r3, #8]
 8002b20:	b29a      	uxth	r2, r3
 8002b22:	e01f      	b.n	8002b64 <_Z9TelemPackv+0x2cc>
 8002b24:	20000930 	.word	0x20000930
 8002b28:	20000954 	.word	0x20000954
 8002b2c:	200014d8 	.word	0x200014d8
 8002b30:	20000ea8 	.word	0x20000ea8
 8002b34:	2000165b 	.word	0x2000165b
 8002b38:	2000090c 	.word	0x2000090c
 8002b3c:	20000b68 	.word	0x20000b68
 8002b40:	20001620 	.word	0x20001620
 8002b44:	200008d0 	.word	0x200008d0
 8002b48:	200008d4 	.word	0x200008d4
 8002b4c:	200008e4 	.word	0x200008e4
 8002b50:	2000163e 	.word	0x2000163e
 8002b54:	20001640 	.word	0x20001640
 8002b58:	20001642 	.word	0x20001642
 8002b5c:	20001660 	.word	0x20001660
 8002b60:	20001508 	.word	0x20001508
 8002b64:	4b2a      	ldr	r3, [pc, #168]	; (8002c10 <_Z9TelemPackv+0x378>)
 8002b66:	f8a3 20eb 	strh.w	r2, [r3, #235]	; 0xeb
	  telem_pack.ch.ch4 = (uint16_t)ch[3];
 8002b6a:	4b2a      	ldr	r3, [pc, #168]	; (8002c14 <_Z9TelemPackv+0x37c>)
 8002b6c:	68db      	ldr	r3, [r3, #12]
 8002b6e:	b29a      	uxth	r2, r3
 8002b70:	4b27      	ldr	r3, [pc, #156]	; (8002c10 <_Z9TelemPackv+0x378>)
 8002b72:	f8a3 20ed 	strh.w	r2, [r3, #237]	; 0xed
	  telem_pack.ch.ch5 = (uint16_t)ch[4];
 8002b76:	4b27      	ldr	r3, [pc, #156]	; (8002c14 <_Z9TelemPackv+0x37c>)
 8002b78:	691b      	ldr	r3, [r3, #16]
 8002b7a:	b29a      	uxth	r2, r3
 8002b7c:	4b24      	ldr	r3, [pc, #144]	; (8002c10 <_Z9TelemPackv+0x378>)
 8002b7e:	f8a3 20ef 	strh.w	r2, [r3, #239]	; 0xef
	  telem_pack.ch.ch6 = (uint16_t)ch[5];
 8002b82:	4b24      	ldr	r3, [pc, #144]	; (8002c14 <_Z9TelemPackv+0x37c>)
 8002b84:	695b      	ldr	r3, [r3, #20]
 8002b86:	b29a      	uxth	r2, r3
 8002b88:	4b21      	ldr	r3, [pc, #132]	; (8002c10 <_Z9TelemPackv+0x378>)
 8002b8a:	f8a3 20f1 	strh.w	r2, [r3, #241]	; 0xf1
	  telem_pack.ch.ch7 = (uint16_t)ch[6];
 8002b8e:	4b21      	ldr	r3, [pc, #132]	; (8002c14 <_Z9TelemPackv+0x37c>)
 8002b90:	699b      	ldr	r3, [r3, #24]
 8002b92:	b29a      	uxth	r2, r3
 8002b94:	4b1e      	ldr	r3, [pc, #120]	; (8002c10 <_Z9TelemPackv+0x378>)
 8002b96:	f8a3 20f3 	strh.w	r2, [r3, #243]	; 0xf3
	  telem_pack.ch.ch8 = (uint16_t)ch[7];
 8002b9a:	4b1e      	ldr	r3, [pc, #120]	; (8002c14 <_Z9TelemPackv+0x37c>)
 8002b9c:	69db      	ldr	r3, [r3, #28]
 8002b9e:	b29a      	uxth	r2, r3
 8002ba0:	4b1b      	ldr	r3, [pc, #108]	; (8002c10 <_Z9TelemPackv+0x378>)
 8002ba2:	f8a3 20f5 	strh.w	r2, [r3, #245]	; 0xf5
	  telem_pack.ch.ch9 = (uint16_t)ch[8];
 8002ba6:	4b1b      	ldr	r3, [pc, #108]	; (8002c14 <_Z9TelemPackv+0x37c>)
 8002ba8:	6a1b      	ldr	r3, [r3, #32]
 8002baa:	b29a      	uxth	r2, r3
 8002bac:	4b18      	ldr	r3, [pc, #96]	; (8002c10 <_Z9TelemPackv+0x378>)
 8002bae:	f8a3 20f7 	strh.w	r2, [r3, #247]	; 0xf7
	  telem_pack.ch.ch10 = (uint16_t)ch[9];
 8002bb2:	4b18      	ldr	r3, [pc, #96]	; (8002c14 <_Z9TelemPackv+0x37c>)
 8002bb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bb6:	b29a      	uxth	r2, r3
 8002bb8:	4b15      	ldr	r3, [pc, #84]	; (8002c10 <_Z9TelemPackv+0x378>)
 8002bba:	f8a3 20f9 	strh.w	r2, [r3, #249]	; 0xf9
	  telem_pack.ch.ch11 = (uint16_t)ch[10];
 8002bbe:	4b15      	ldr	r3, [pc, #84]	; (8002c14 <_Z9TelemPackv+0x37c>)
 8002bc0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bc2:	b29a      	uxth	r2, r3
 8002bc4:	4b12      	ldr	r3, [pc, #72]	; (8002c10 <_Z9TelemPackv+0x378>)
 8002bc6:	f8a3 20fb 	strh.w	r2, [r3, #251]	; 0xfb

	  telem_pack.pwm2.w1 = controller_output_2[0];
 8002bca:	4b13      	ldr	r3, [pc, #76]	; (8002c18 <_Z9TelemPackv+0x380>)
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	b29a      	uxth	r2, r3
 8002bd0:	4b0f      	ldr	r3, [pc, #60]	; (8002c10 <_Z9TelemPackv+0x378>)
 8002bd2:	f8a3 20fd 	strh.w	r2, [r3, #253]	; 0xfd
	  telem_pack.pwm2.w2 = controller_output_2[1];
 8002bd6:	4b10      	ldr	r3, [pc, #64]	; (8002c18 <_Z9TelemPackv+0x380>)
 8002bd8:	685b      	ldr	r3, [r3, #4]
 8002bda:	b29a      	uxth	r2, r3
 8002bdc:	4b0c      	ldr	r3, [pc, #48]	; (8002c10 <_Z9TelemPackv+0x378>)
 8002bde:	f8a3 20ff 	strh.w	r2, [r3, #255]	; 0xff
	  telem_pack.pwm2.w3 = controller_output_2[2];
 8002be2:	4b0d      	ldr	r3, [pc, #52]	; (8002c18 <_Z9TelemPackv+0x380>)
 8002be4:	689b      	ldr	r3, [r3, #8]
 8002be6:	b29a      	uxth	r2, r3
 8002be8:	4b09      	ldr	r3, [pc, #36]	; (8002c10 <_Z9TelemPackv+0x378>)
 8002bea:	f8a3 2101 	strh.w	r2, [r3, #257]	; 0x101
	  telem_pack.pwm2.w4 = controller_output_2[3];
 8002bee:	4b0a      	ldr	r3, [pc, #40]	; (8002c18 <_Z9TelemPackv+0x380>)
 8002bf0:	68db      	ldr	r3, [r3, #12]
 8002bf2:	b29a      	uxth	r2, r3
 8002bf4:	4b06      	ldr	r3, [pc, #24]	; (8002c10 <_Z9TelemPackv+0x378>)
 8002bf6:	f8a3 2103 	strh.w	r2, [r3, #259]	; 0x103

	  memcpy(buf,&telem_pack,sizeof(telem_pack));
 8002bfa:	4a08      	ldr	r2, [pc, #32]	; (8002c1c <_Z9TelemPackv+0x384>)
 8002bfc:	4b04      	ldr	r3, [pc, #16]	; (8002c10 <_Z9TelemPackv+0x378>)
 8002bfe:	4610      	mov	r0, r2
 8002c00:	4619      	mov	r1, r3
 8002c02:	f240 1305 	movw	r3, #261	; 0x105
 8002c06:	461a      	mov	r2, r3
 8002c08:	f00f fa38 	bl	801207c <memcpy>
}
 8002c0c:	bf00      	nop
 8002c0e:	bd80      	pop	{r7, pc}
 8002c10:	20000954 	.word	0x20000954
 8002c14:	20001508 	.word	0x20001508
 8002c18:	200014e8 	.word	0x200014e8
 8002c1c:	20000a5c 	.word	0x20000a5c

08002c20 <_Z7GyroOkuh>:
	  sent_time = HAL_GetTick();


}

int16_t GyroOku (uint8_t addr) {
 8002c20:	b580      	push	{r7, lr}
 8002c22:	b088      	sub	sp, #32
 8002c24:	af04      	add	r7, sp, #16
 8002c26:	4603      	mov	r3, r0
 8002c28:	71fb      	strb	r3, [r7, #7]
	uint8_t gyro_data[2];
	HAL_I2C_Mem_Read(&hi2c1, (uint16_t)MPU6050 | I2C_READ, addr, 1, gyro_data, 2, 1);
 8002c2a:	79fb      	ldrb	r3, [r7, #7]
 8002c2c:	b29a      	uxth	r2, r3
 8002c2e:	2301      	movs	r3, #1
 8002c30:	9302      	str	r3, [sp, #8]
 8002c32:	2302      	movs	r3, #2
 8002c34:	9301      	str	r3, [sp, #4]
 8002c36:	f107 030c 	add.w	r3, r7, #12
 8002c3a:	9300      	str	r3, [sp, #0]
 8002c3c:	2301      	movs	r3, #1
 8002c3e:	21d1      	movs	r1, #209	; 0xd1
 8002c40:	4807      	ldr	r0, [pc, #28]	; (8002c60 <_Z7GyroOkuh+0x40>)
 8002c42:	f003 fde3 	bl	800680c <HAL_I2C_Mem_Read>
	int16_t gyro = gyro_data[0]<<8 | gyro_data[1];
 8002c46:	7b3b      	ldrb	r3, [r7, #12]
 8002c48:	021b      	lsls	r3, r3, #8
 8002c4a:	b21a      	sxth	r2, r3
 8002c4c:	7b7b      	ldrb	r3, [r7, #13]
 8002c4e:	b21b      	sxth	r3, r3
 8002c50:	4313      	orrs	r3, r2
 8002c52:	81fb      	strh	r3, [r7, #14]
	return gyro;
 8002c54:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 8002c58:	4618      	mov	r0, r3
 8002c5a:	3710      	adds	r7, #16
 8002c5c:	46bd      	mov	sp, r7
 8002c5e:	bd80      	pop	{r7, pc}
 8002c60:	200016b4 	.word	0x200016b4

08002c64 <_Z7GPSInitv>:

void GPSInit() {
 8002c64:	b5b0      	push	{r4, r5, r7, lr}
 8002c66:	b08e      	sub	sp, #56	; 0x38
 8002c68:	af00      	add	r7, sp, #0
	uint8_t Disable_GPGSV[11] = {0xB5, 0x62, 0x06, 0x01, 0x03, 0x00, 0xF0, 0x03, 0x00, 0xFD, 0x15};
 8002c6a:	4a23      	ldr	r2, [pc, #140]	; (8002cf8 <_Z7GPSInitv+0x94>)
 8002c6c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002c70:	ca07      	ldmia	r2, {r0, r1, r2}
 8002c72:	c303      	stmia	r3!, {r0, r1}
 8002c74:	801a      	strh	r2, [r3, #0]
 8002c76:	3302      	adds	r3, #2
 8002c78:	0c12      	lsrs	r2, r2, #16
 8002c7a:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit(&huart3, (uint8_t*)Disable_GPGSV, 11, 100);
 8002c7c:	f107 012c 	add.w	r1, r7, #44	; 0x2c
 8002c80:	2364      	movs	r3, #100	; 0x64
 8002c82:	220b      	movs	r2, #11
 8002c84:	481d      	ldr	r0, [pc, #116]	; (8002cfc <_Z7GPSInitv+0x98>)
 8002c86:	f006 fdd9 	bl	800983c <HAL_UART_Transmit>
	uint8_t Set_to_5Hz[14] = {0xB5, 0x62, 0x06, 0x08, 0x06, 0x00, 0xC8, 0x00, 0x01, 0x00, 0x01, 0x00, 0xDE, 0x6A};
 8002c8a:	4b1d      	ldr	r3, [pc, #116]	; (8002d00 <_Z7GPSInitv+0x9c>)
 8002c8c:	f107 041c 	add.w	r4, r7, #28
 8002c90:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002c92:	c407      	stmia	r4!, {r0, r1, r2}
 8002c94:	8023      	strh	r3, [r4, #0]
	HAL_UART_Transmit(&huart3, (uint8_t*)Set_to_5Hz, 14, 100);
 8002c96:	f107 011c 	add.w	r1, r7, #28
 8002c9a:	2364      	movs	r3, #100	; 0x64
 8002c9c:	220e      	movs	r2, #14
 8002c9e:	4817      	ldr	r0, [pc, #92]	; (8002cfc <_Z7GPSInitv+0x98>)
 8002ca0:	f006 fdcc 	bl	800983c <HAL_UART_Transmit>
	uint8_t Set_to_115[28] = {0xB5, 0x62, 0x06, 0x00, 0x14, 0x00, 0x01, 0x00, 0x00, 0x00, 0xD0, 0x08, 0x00, 0x00, 0x00, 0xC2, 0x01, 0x00, 0x07, 0x00, 0x03, 0x00, 0x00, 0x00, 0x00, 0x00, 0xC0, 0x7E};
 8002ca4:	4b17      	ldr	r3, [pc, #92]	; (8002d04 <_Z7GPSInitv+0xa0>)
 8002ca6:	463c      	mov	r4, r7
 8002ca8:	461d      	mov	r5, r3
 8002caa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002cac:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002cae:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002cb2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	HAL_UART_Transmit(&huart3, (uint8_t*)Set_to_115, 28, 100);
 8002cb6:	4639      	mov	r1, r7
 8002cb8:	2364      	movs	r3, #100	; 0x64
 8002cba:	221c      	movs	r2, #28
 8002cbc:	480f      	ldr	r0, [pc, #60]	; (8002cfc <_Z7GPSInitv+0x98>)
 8002cbe:	f006 fdbd 	bl	800983c <HAL_UART_Transmit>


    HAL_UART_Abort_IT(&huart3);
 8002cc2:	480e      	ldr	r0, [pc, #56]	; (8002cfc <_Z7GPSInitv+0x98>)
 8002cc4:	f006 ff38 	bl	8009b38 <HAL_UART_Abort_IT>

    HAL_UART_DeInit(&huart3);
 8002cc8:	480c      	ldr	r0, [pc, #48]	; (8002cfc <_Z7GPSInitv+0x98>)
 8002cca:	f006 fd8b 	bl	80097e4 <HAL_UART_DeInit>

    huart3.Init.BaudRate = 115200;
 8002cce:	4b0b      	ldr	r3, [pc, #44]	; (8002cfc <_Z7GPSInitv+0x98>)
 8002cd0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002cd4:	605a      	str	r2, [r3, #4]

    if (HAL_UART_Init(&huart3) != HAL_OK) {
 8002cd6:	4809      	ldr	r0, [pc, #36]	; (8002cfc <_Z7GPSInitv+0x98>)
 8002cd8:	f006 fd37 	bl	800974a <HAL_UART_Init>
 8002cdc:	4603      	mov	r3, r0
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	bf14      	ite	ne
 8002ce2:	2301      	movne	r3, #1
 8002ce4:	2300      	moveq	r3, #0
 8002ce6:	b2db      	uxtb	r3, r3
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d001      	beq.n	8002cf0 <_Z7GPSInitv+0x8c>
        Error_Handler();
 8002cec:	f001 faa6 	bl	800423c <Error_Handler>
    }


}
 8002cf0:	bf00      	nop
 8002cf2:	3738      	adds	r7, #56	; 0x38
 8002cf4:	46bd      	mov	sp, r7
 8002cf6:	bdb0      	pop	{r4, r5, r7, pc}
 8002cf8:	080120d4 	.word	0x080120d4
 8002cfc:	200018c4 	.word	0x200018c4
 8002d00:	080120e0 	.word	0x080120e0
 8002d04:	080120f0 	.word	0x080120f0

08002d08 <_Z7pwm2angt>:

float pwm2ang(unsigned short int pwm) {
 8002d08:	b580      	push	{r7, lr}
 8002d0a:	b088      	sub	sp, #32
 8002d0c:	af00      	add	r7, sp, #0
 8002d0e:	4603      	mov	r3, r0
 8002d10:	80fb      	strh	r3, [r7, #6]
	int dead_zone = 5;
 8002d12:	2305      	movs	r3, #5
 8002d14:	61bb      	str	r3, [r7, #24]

	int in_min  = 1000;
 8002d16:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002d1a:	617b      	str	r3, [r7, #20]
	int in_max  = 2000;
 8002d1c:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8002d20:	613b      	str	r3, [r7, #16]

	/*
	int in_min  = 1160;
	int in_max  = 1850;
	*/
	int out_min = -20;
 8002d22:	f06f 0313 	mvn.w	r3, #19
 8002d26:	60fb      	str	r3, [r7, #12]
	int out_max  = 20;
 8002d28:	2314      	movs	r3, #20
 8002d2a:	60bb      	str	r3, [r7, #8]
	unsigned short int pwm_out;

	if(pwm > 1500 - dead_zone && pwm < 1500 + dead_zone) {
 8002d2c:	88fa      	ldrh	r2, [r7, #6]
 8002d2e:	69bb      	ldr	r3, [r7, #24]
 8002d30:	f5c3 63bb 	rsb	r3, r3, #1496	; 0x5d8
 8002d34:	3304      	adds	r3, #4
 8002d36:	429a      	cmp	r2, r3
 8002d38:	dd09      	ble.n	8002d4e <_Z7pwm2angt+0x46>
 8002d3a:	69bb      	ldr	r3, [r7, #24]
 8002d3c:	f203 52db 	addw	r2, r3, #1499	; 0x5db
 8002d40:	88fb      	ldrh	r3, [r7, #6]
 8002d42:	429a      	cmp	r2, r3
 8002d44:	db03      	blt.n	8002d4e <_Z7pwm2angt+0x46>
		pwm_out = 1500;
 8002d46:	f240 53dc 	movw	r3, #1500	; 0x5dc
 8002d4a:	83fb      	strh	r3, [r7, #30]
 8002d4c:	e001      	b.n	8002d52 <_Z7pwm2angt+0x4a>
	}

	else {
		pwm_out = pwm;
 8002d4e:	88fb      	ldrh	r3, [r7, #6]
 8002d50:	83fb      	strh	r3, [r7, #30]
	}

	return (pwm_out - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8002d52:	8bfa      	ldrh	r2, [r7, #30]
 8002d54:	697b      	ldr	r3, [r7, #20]
 8002d56:	1ad3      	subs	r3, r2, r3
 8002d58:	68b9      	ldr	r1, [r7, #8]
 8002d5a:	68fa      	ldr	r2, [r7, #12]
 8002d5c:	1a8a      	subs	r2, r1, r2
 8002d5e:	fb02 f203 	mul.w	r2, r2, r3
 8002d62:	6939      	ldr	r1, [r7, #16]
 8002d64:	697b      	ldr	r3, [r7, #20]
 8002d66:	1acb      	subs	r3, r1, r3
 8002d68:	fb92 f2f3 	sdiv	r2, r2, r3
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	4413      	add	r3, r2
 8002d70:	4618      	mov	r0, r3
 8002d72:	f7fd ff8b 	bl	8000c8c <__aeabi_i2f>
 8002d76:	4603      	mov	r3, r0
}
 8002d78:	4618      	mov	r0, r3
 8002d7a:	3720      	adds	r7, #32
 8002d7c:	46bd      	mov	sp, r7
 8002d7e:	bd80      	pop	{r7, pc}

08002d80 <_Z8pwm2ratet>:

float pwm2rate(unsigned short int pwm) {
 8002d80:	b580      	push	{r7, lr}
 8002d82:	b086      	sub	sp, #24
 8002d84:	af00      	add	r7, sp, #0
 8002d86:	4603      	mov	r3, r0
 8002d88:	80fb      	strh	r3, [r7, #6]

	int in_min  = 1000;
 8002d8a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002d8e:	617b      	str	r3, [r7, #20]
	int in_max  = 2000;
 8002d90:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8002d94:	613b      	str	r3, [r7, #16]

	/*
	int in_min  = 1160;
	int in_max  = 1850;
	 */
	int out_min = -100;
 8002d96:	f06f 0363 	mvn.w	r3, #99	; 0x63
 8002d9a:	60fb      	str	r3, [r7, #12]
	int out_max  = 100;
 8002d9c:	2364      	movs	r3, #100	; 0x64
 8002d9e:	60bb      	str	r3, [r7, #8]

	return -1 * ((pwm - in_min) * (out_max - out_min) / (in_max - in_min) + out_min);
 8002da0:	88fa      	ldrh	r2, [r7, #6]
 8002da2:	697b      	ldr	r3, [r7, #20]
 8002da4:	1ad3      	subs	r3, r2, r3
 8002da6:	68b9      	ldr	r1, [r7, #8]
 8002da8:	68fa      	ldr	r2, [r7, #12]
 8002daa:	1a8a      	subs	r2, r1, r2
 8002dac:	fb02 f203 	mul.w	r2, r2, r3
 8002db0:	6939      	ldr	r1, [r7, #16]
 8002db2:	697b      	ldr	r3, [r7, #20]
 8002db4:	1acb      	subs	r3, r1, r3
 8002db6:	fb92 f2f3 	sdiv	r2, r2, r3
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	4413      	add	r3, r2
 8002dbe:	425b      	negs	r3, r3
 8002dc0:	4618      	mov	r0, r3
 8002dc2:	f7fd ff63 	bl	8000c8c <__aeabi_i2f>
 8002dc6:	4603      	mov	r3, r0
}
 8002dc8:	4618      	mov	r0, r3
 8002dca:	3718      	adds	r7, #24
 8002dcc:	46bd      	mov	sp, r7
 8002dce:	bd80      	pop	{r7, pc}

08002dd0 <_Z6AccOkuh>:


int16_t AccOku (uint8_t addr) {
 8002dd0:	b580      	push	{r7, lr}
 8002dd2:	b088      	sub	sp, #32
 8002dd4:	af04      	add	r7, sp, #16
 8002dd6:	4603      	mov	r3, r0
 8002dd8:	71fb      	strb	r3, [r7, #7]
	uint8_t gyro_data[2];
	HAL_I2C_Mem_Read(&hi2c1, (uint16_t)ADXL345 | I2C_READ, addr, 1, gyro_data, 2, 1);
 8002dda:	79fb      	ldrb	r3, [r7, #7]
 8002ddc:	b29a      	uxth	r2, r3
 8002dde:	2301      	movs	r3, #1
 8002de0:	9302      	str	r3, [sp, #8]
 8002de2:	2302      	movs	r3, #2
 8002de4:	9301      	str	r3, [sp, #4]
 8002de6:	f107 030c 	add.w	r3, r7, #12
 8002dea:	9300      	str	r3, [sp, #0]
 8002dec:	2301      	movs	r3, #1
 8002dee:	21a7      	movs	r1, #167	; 0xa7
 8002df0:	4807      	ldr	r0, [pc, #28]	; (8002e10 <_Z6AccOkuh+0x40>)
 8002df2:	f003 fd0b 	bl	800680c <HAL_I2C_Mem_Read>
	int16_t gyro = (gyro_data[1]<<8) | gyro_data[0];
 8002df6:	7b7b      	ldrb	r3, [r7, #13]
 8002df8:	021b      	lsls	r3, r3, #8
 8002dfa:	b21a      	sxth	r2, r3
 8002dfc:	7b3b      	ldrb	r3, [r7, #12]
 8002dfe:	b21b      	sxth	r3, r3
 8002e00:	4313      	orrs	r3, r2
 8002e02:	81fb      	strh	r3, [r7, #14]
	return gyro;
 8002e04:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 8002e08:	4618      	mov	r0, r3
 8002e0a:	3710      	adds	r7, #16
 8002e0c:	46bd      	mov	sp, r7
 8002e0e:	bd80      	pop	{r7, pc}
 8002e10:	200016b4 	.word	0x200016b4

08002e14 <_ZSt4sqrtIiEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>:

  template<typename _Tp>
    inline _GLIBCXX_CONSTEXPR
    typename __gnu_cxx::__enable_if<__is_integer<_Tp>::__value, 
                                    double>::__type
    sqrt(_Tp __x)
 8002e14:	b580      	push	{r7, lr}
 8002e16:	b082      	sub	sp, #8
 8002e18:	af00      	add	r7, sp, #0
 8002e1a:	6078      	str	r0, [r7, #4]
    { return __builtin_sqrt(__x); }
 8002e1c:	6878      	ldr	r0, [r7, #4]
 8002e1e:	f7fd fae9 	bl	80003f4 <__aeabi_i2d>
 8002e22:	4602      	mov	r2, r0
 8002e24:	460b      	mov	r3, r1
 8002e26:	4610      	mov	r0, r2
 8002e28:	4619      	mov	r1, r3
 8002e2a:	f00d f9e9 	bl	8010200 <sqrt>
 8002e2e:	4602      	mov	r2, r0
 8002e30:	460b      	mov	r3, r1
 8002e32:	4610      	mov	r0, r2
 8002e34:	4619      	mov	r1, r3
 8002e36:	3708      	adds	r7, #8
 8002e38:	46bd      	mov	sp, r7
 8002e3a:	bd80      	pop	{r7, pc}

08002e3c <_Z9DCM2EulerPsS_>:

struct attitude DCM2Euler(int16_t acc[3], int16_t mag[3]) {
 8002e3c:	b5b0      	push	{r4, r5, r7, lr}
 8002e3e:	b08e      	sub	sp, #56	; 0x38
 8002e40:	af00      	add	r7, sp, #0
 8002e42:	60f8      	str	r0, [r7, #12]
 8002e44:	60b9      	str	r1, [r7, #8]
 8002e46:	607a      	str	r2, [r7, #4]
	struct attitude euler_angles;
	float rad2deg = 180.0/3.14;
 8002e48:	4bc6      	ldr	r3, [pc, #792]	; (8003164 <_Z9DCM2EulerPsS_+0x328>)
 8002e4a:	637b      	str	r3, [r7, #52]	; 0x34
	float acctop = sqrt(acc[0]*acc[0] + acc[1]*acc[1] + acc[2]*acc[2]);
 8002e4c:	68bb      	ldr	r3, [r7, #8]
 8002e4e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002e52:	461a      	mov	r2, r3
 8002e54:	68bb      	ldr	r3, [r7, #8]
 8002e56:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002e5a:	fb03 f202 	mul.w	r2, r3, r2
 8002e5e:	68bb      	ldr	r3, [r7, #8]
 8002e60:	3302      	adds	r3, #2
 8002e62:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002e66:	4619      	mov	r1, r3
 8002e68:	68bb      	ldr	r3, [r7, #8]
 8002e6a:	3302      	adds	r3, #2
 8002e6c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002e70:	fb03 f301 	mul.w	r3, r3, r1
 8002e74:	441a      	add	r2, r3
 8002e76:	68bb      	ldr	r3, [r7, #8]
 8002e78:	3304      	adds	r3, #4
 8002e7a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002e7e:	4619      	mov	r1, r3
 8002e80:	68bb      	ldr	r3, [r7, #8]
 8002e82:	3304      	adds	r3, #4
 8002e84:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002e88:	fb03 f301 	mul.w	r3, r3, r1
 8002e8c:	4413      	add	r3, r2
 8002e8e:	4618      	mov	r0, r3
 8002e90:	f7ff ffc0 	bl	8002e14 <_ZSt4sqrtIiEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>
 8002e94:	4602      	mov	r2, r0
 8002e96:	460b      	mov	r3, r1
 8002e98:	4610      	mov	r0, r2
 8002e9a:	4619      	mov	r1, r3
 8002e9c:	f7fd fdec 	bl	8000a78 <__aeabi_d2f>
 8002ea0:	4603      	mov	r3, r0
 8002ea2:	633b      	str	r3, [r7, #48]	; 0x30

	//float A = (acctop*sqrt(square(acc[0]*mag[1] - acc[1]*mag[0]) + square(acc[0]*mag[2] - acc[2]*mag[0]) + square(acc[1]*mag[2] - acc[2]*mag[1])));
	//float DCM11 = (mag[0]*acc[1]*acc[1] - acc[0]*mag[1]*acc[1] + mag[0]*acc[2]*acc[2] - acc[0]*mag[2]*acc[2])/A;
	float DCM11 = (mag[0]*acc[1]*acc[1] - acc[0]*mag[1]*acc[1] + mag[0]*acc[2]*acc[2] - acc[0]*mag[2]*acc[2])/(acctop*sqrt(square(acc[0]*mag[1] - acc[1]*mag[0]) + square(acc[0]*mag[2] - acc[2]*mag[0]) + square(acc[1]*mag[2] - acc[2]*mag[1])));
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002eaa:	461a      	mov	r2, r3
 8002eac:	68bb      	ldr	r3, [r7, #8]
 8002eae:	3302      	adds	r3, #2
 8002eb0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002eb4:	fb03 f302 	mul.w	r3, r3, r2
 8002eb8:	68ba      	ldr	r2, [r7, #8]
 8002eba:	3202      	adds	r2, #2
 8002ebc:	f9b2 2000 	ldrsh.w	r2, [r2]
 8002ec0:	fb02 f203 	mul.w	r2, r2, r3
 8002ec4:	68bb      	ldr	r3, [r7, #8]
 8002ec6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002eca:	4619      	mov	r1, r3
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	3302      	adds	r3, #2
 8002ed0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002ed4:	fb03 f301 	mul.w	r3, r3, r1
 8002ed8:	68b9      	ldr	r1, [r7, #8]
 8002eda:	3102      	adds	r1, #2
 8002edc:	f9b1 1000 	ldrsh.w	r1, [r1]
 8002ee0:	fb01 f303 	mul.w	r3, r1, r3
 8002ee4:	1ad2      	subs	r2, r2, r3
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002eec:	4619      	mov	r1, r3
 8002eee:	68bb      	ldr	r3, [r7, #8]
 8002ef0:	3304      	adds	r3, #4
 8002ef2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002ef6:	fb03 f301 	mul.w	r3, r3, r1
 8002efa:	68b9      	ldr	r1, [r7, #8]
 8002efc:	3104      	adds	r1, #4
 8002efe:	f9b1 1000 	ldrsh.w	r1, [r1]
 8002f02:	fb01 f303 	mul.w	r3, r1, r3
 8002f06:	441a      	add	r2, r3
 8002f08:	68bb      	ldr	r3, [r7, #8]
 8002f0a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002f0e:	4619      	mov	r1, r3
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	3304      	adds	r3, #4
 8002f14:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002f18:	fb03 f301 	mul.w	r3, r3, r1
 8002f1c:	68b9      	ldr	r1, [r7, #8]
 8002f1e:	3104      	adds	r1, #4
 8002f20:	f9b1 1000 	ldrsh.w	r1, [r1]
 8002f24:	fb01 f303 	mul.w	r3, r1, r3
 8002f28:	1ad3      	subs	r3, r2, r3
 8002f2a:	4618      	mov	r0, r3
 8002f2c:	f7fd feae 	bl	8000c8c <__aeabi_i2f>
 8002f30:	4604      	mov	r4, r0
 8002f32:	68bb      	ldr	r3, [r7, #8]
 8002f34:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002f38:	461a      	mov	r2, r3
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	3302      	adds	r3, #2
 8002f3e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002f42:	fb03 f202 	mul.w	r2, r3, r2
 8002f46:	68bb      	ldr	r3, [r7, #8]
 8002f48:	3302      	adds	r3, #2
 8002f4a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002f4e:	4619      	mov	r1, r3
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002f56:	fb03 f301 	mul.w	r3, r3, r1
 8002f5a:	1ad3      	subs	r3, r2, r3
 8002f5c:	4618      	mov	r0, r3
 8002f5e:	f7fd fe95 	bl	8000c8c <__aeabi_i2f>
 8002f62:	4603      	mov	r3, r0
 8002f64:	4618      	mov	r0, r3
 8002f66:	f000 f9d3 	bl	8003310 <_Z6squaref>
 8002f6a:	4605      	mov	r5, r0
 8002f6c:	68bb      	ldr	r3, [r7, #8]
 8002f6e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002f72:	461a      	mov	r2, r3
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	3304      	adds	r3, #4
 8002f78:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002f7c:	fb03 f202 	mul.w	r2, r3, r2
 8002f80:	68bb      	ldr	r3, [r7, #8]
 8002f82:	3304      	adds	r3, #4
 8002f84:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002f88:	4619      	mov	r1, r3
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002f90:	fb03 f301 	mul.w	r3, r3, r1
 8002f94:	1ad3      	subs	r3, r2, r3
 8002f96:	4618      	mov	r0, r3
 8002f98:	f7fd fe78 	bl	8000c8c <__aeabi_i2f>
 8002f9c:	4603      	mov	r3, r0
 8002f9e:	4618      	mov	r0, r3
 8002fa0:	f000 f9b6 	bl	8003310 <_Z6squaref>
 8002fa4:	4603      	mov	r3, r0
 8002fa6:	4619      	mov	r1, r3
 8002fa8:	4628      	mov	r0, r5
 8002faa:	f7fd fdbb 	bl	8000b24 <__addsf3>
 8002fae:	4603      	mov	r3, r0
 8002fb0:	461d      	mov	r5, r3
 8002fb2:	68bb      	ldr	r3, [r7, #8]
 8002fb4:	3302      	adds	r3, #2
 8002fb6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002fba:	461a      	mov	r2, r3
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	3304      	adds	r3, #4
 8002fc0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002fc4:	fb03 f202 	mul.w	r2, r3, r2
 8002fc8:	68bb      	ldr	r3, [r7, #8]
 8002fca:	3304      	adds	r3, #4
 8002fcc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002fd0:	4619      	mov	r1, r3
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	3302      	adds	r3, #2
 8002fd6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002fda:	fb03 f301 	mul.w	r3, r3, r1
 8002fde:	1ad3      	subs	r3, r2, r3
 8002fe0:	4618      	mov	r0, r3
 8002fe2:	f7fd fe53 	bl	8000c8c <__aeabi_i2f>
 8002fe6:	4603      	mov	r3, r0
 8002fe8:	4618      	mov	r0, r3
 8002fea:	f000 f991 	bl	8003310 <_Z6squaref>
 8002fee:	4603      	mov	r3, r0
 8002ff0:	4619      	mov	r1, r3
 8002ff2:	4628      	mov	r0, r5
 8002ff4:	f7fd fd96 	bl	8000b24 <__addsf3>
 8002ff8:	4603      	mov	r3, r0
 8002ffa:	4618      	mov	r0, r3
 8002ffc:	f7fe ff00 	bl	8001e00 <_ZSt4sqrtf>
 8003000:	4603      	mov	r3, r0
 8003002:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003004:	4618      	mov	r0, r3
 8003006:	f7fd fe95 	bl	8000d34 <__aeabi_fmul>
 800300a:	4603      	mov	r3, r0
 800300c:	4619      	mov	r1, r3
 800300e:	4620      	mov	r0, r4
 8003010:	f7fd ff44 	bl	8000e9c <__aeabi_fdiv>
 8003014:	4603      	mov	r3, r0
 8003016:	62fb      	str	r3, [r7, #44]	; 0x2c
	//A = sqrt(square(acc[0]*mag[1] - acc[1]*mag[0]) + square(acc[0]*mag[2] - acc[2]*mag[0]) + square(acc[1]*mag[2] - acc[2]*mag[1]));
	//float DCM21 = -(acc[1]*mag[2] - acc[2]*mag[1])/A;
	float DCM21 = -(acc[1]*mag[2] - acc[2]*mag[1])/sqrt(square(acc[0]*mag[1] - acc[1]*mag[0]) + square(acc[0]*mag[2] - acc[2]*mag[0]) + square(acc[1]*mag[2] - acc[2]*mag[1]));
 8003018:	68bb      	ldr	r3, [r7, #8]
 800301a:	3304      	adds	r3, #4
 800301c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003020:	461a      	mov	r2, r3
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	3302      	adds	r3, #2
 8003026:	f9b3 3000 	ldrsh.w	r3, [r3]
 800302a:	fb03 f202 	mul.w	r2, r3, r2
 800302e:	68bb      	ldr	r3, [r7, #8]
 8003030:	3302      	adds	r3, #2
 8003032:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003036:	4619      	mov	r1, r3
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	3304      	adds	r3, #4
 800303c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003040:	fb03 f301 	mul.w	r3, r3, r1
 8003044:	1ad3      	subs	r3, r2, r3
 8003046:	4618      	mov	r0, r3
 8003048:	f7fd fe20 	bl	8000c8c <__aeabi_i2f>
 800304c:	4604      	mov	r4, r0
 800304e:	68bb      	ldr	r3, [r7, #8]
 8003050:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003054:	461a      	mov	r2, r3
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	3302      	adds	r3, #2
 800305a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800305e:	fb03 f202 	mul.w	r2, r3, r2
 8003062:	68bb      	ldr	r3, [r7, #8]
 8003064:	3302      	adds	r3, #2
 8003066:	f9b3 3000 	ldrsh.w	r3, [r3]
 800306a:	4619      	mov	r1, r3
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003072:	fb03 f301 	mul.w	r3, r3, r1
 8003076:	1ad3      	subs	r3, r2, r3
 8003078:	4618      	mov	r0, r3
 800307a:	f7fd fe07 	bl	8000c8c <__aeabi_i2f>
 800307e:	4603      	mov	r3, r0
 8003080:	4618      	mov	r0, r3
 8003082:	f000 f945 	bl	8003310 <_Z6squaref>
 8003086:	4605      	mov	r5, r0
 8003088:	68bb      	ldr	r3, [r7, #8]
 800308a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800308e:	461a      	mov	r2, r3
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	3304      	adds	r3, #4
 8003094:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003098:	fb03 f202 	mul.w	r2, r3, r2
 800309c:	68bb      	ldr	r3, [r7, #8]
 800309e:	3304      	adds	r3, #4
 80030a0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80030a4:	4619      	mov	r1, r3
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80030ac:	fb03 f301 	mul.w	r3, r3, r1
 80030b0:	1ad3      	subs	r3, r2, r3
 80030b2:	4618      	mov	r0, r3
 80030b4:	f7fd fdea 	bl	8000c8c <__aeabi_i2f>
 80030b8:	4603      	mov	r3, r0
 80030ba:	4618      	mov	r0, r3
 80030bc:	f000 f928 	bl	8003310 <_Z6squaref>
 80030c0:	4603      	mov	r3, r0
 80030c2:	4619      	mov	r1, r3
 80030c4:	4628      	mov	r0, r5
 80030c6:	f7fd fd2d 	bl	8000b24 <__addsf3>
 80030ca:	4603      	mov	r3, r0
 80030cc:	461d      	mov	r5, r3
 80030ce:	68bb      	ldr	r3, [r7, #8]
 80030d0:	3302      	adds	r3, #2
 80030d2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80030d6:	461a      	mov	r2, r3
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	3304      	adds	r3, #4
 80030dc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80030e0:	fb03 f202 	mul.w	r2, r3, r2
 80030e4:	68bb      	ldr	r3, [r7, #8]
 80030e6:	3304      	adds	r3, #4
 80030e8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80030ec:	4619      	mov	r1, r3
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	3302      	adds	r3, #2
 80030f2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80030f6:	fb03 f301 	mul.w	r3, r3, r1
 80030fa:	1ad3      	subs	r3, r2, r3
 80030fc:	4618      	mov	r0, r3
 80030fe:	f7fd fdc5 	bl	8000c8c <__aeabi_i2f>
 8003102:	4603      	mov	r3, r0
 8003104:	4618      	mov	r0, r3
 8003106:	f000 f903 	bl	8003310 <_Z6squaref>
 800310a:	4603      	mov	r3, r0
 800310c:	4619      	mov	r1, r3
 800310e:	4628      	mov	r0, r5
 8003110:	f7fd fd08 	bl	8000b24 <__addsf3>
 8003114:	4603      	mov	r3, r0
 8003116:	4618      	mov	r0, r3
 8003118:	f7fe fe72 	bl	8001e00 <_ZSt4sqrtf>
 800311c:	4603      	mov	r3, r0
 800311e:	4619      	mov	r1, r3
 8003120:	4620      	mov	r0, r4
 8003122:	f7fd febb 	bl	8000e9c <__aeabi_fdiv>
 8003126:	4603      	mov	r3, r0
 8003128:	62bb      	str	r3, [r7, #40]	; 0x28


	float DCM31 = -acc[0]/acctop;
 800312a:	68bb      	ldr	r3, [r7, #8]
 800312c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003130:	425b      	negs	r3, r3
 8003132:	4618      	mov	r0, r3
 8003134:	f7fd fdaa 	bl	8000c8c <__aeabi_i2f>
 8003138:	4603      	mov	r3, r0
 800313a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800313c:	4618      	mov	r0, r3
 800313e:	f7fd fead 	bl	8000e9c <__aeabi_fdiv>
 8003142:	4603      	mov	r3, r0
 8003144:	627b      	str	r3, [r7, #36]	; 0x24
	float DCM32 = -acc[1]/acctop;
 8003146:	68bb      	ldr	r3, [r7, #8]
 8003148:	3302      	adds	r3, #2
 800314a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800314e:	425b      	negs	r3, r3
 8003150:	4618      	mov	r0, r3
 8003152:	f7fd fd9b 	bl	8000c8c <__aeabi_i2f>
 8003156:	4603      	mov	r3, r0
 8003158:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800315a:	4618      	mov	r0, r3
 800315c:	f7fd fe9e 	bl	8000e9c <__aeabi_fdiv>
 8003160:	4603      	mov	r3, r0
 8003162:	e001      	b.n	8003168 <_Z9DCM2EulerPsS_+0x32c>
 8003164:	42654ca3 	.word	0x42654ca3
 8003168:	623b      	str	r3, [r7, #32]
	float DCM33 = -acc[2]/acctop;
 800316a:	68bb      	ldr	r3, [r7, #8]
 800316c:	3304      	adds	r3, #4
 800316e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003172:	425b      	negs	r3, r3
 8003174:	4618      	mov	r0, r3
 8003176:	f7fd fd89 	bl	8000c8c <__aeabi_i2f>
 800317a:	4603      	mov	r3, r0
 800317c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800317e:	4618      	mov	r0, r3
 8003180:	f7fd fe8c 	bl	8000e9c <__aeabi_fdiv>
 8003184:	4603      	mov	r3, r0
 8003186:	61fb      	str	r3, [r7, #28]
	//euler_angles.pitch = rad2deg*atan2(-DCM31,x);
	float pitch = asin(-DCM31);
 8003188:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800318a:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 800318e:	4618      	mov	r0, r3
 8003190:	f7fe fe10 	bl	8001db4 <_ZSt4asinf>
 8003194:	61b8      	str	r0, [r7, #24]
	float cp = cos(pitch);
 8003196:	69b8      	ldr	r0, [r7, #24]
 8003198:	f7fe fc6a 	bl	8001a70 <_ZSt3cosf>
 800319c:	6178      	str	r0, [r7, #20]

	euler_angles.pitch = rad2deg*pitch;
 800319e:	69b9      	ldr	r1, [r7, #24]
 80031a0:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80031a2:	f7fd fdc7 	bl	8000d34 <__aeabi_fmul>
 80031a6:	4603      	mov	r3, r0
 80031a8:	461a      	mov	r2, r3
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	605a      	str	r2, [r3, #4]
	//pitch = asin(pitch);
	euler_angles.roll = rad2deg*atan(DCM32/DCM33);
 80031ae:	69f9      	ldr	r1, [r7, #28]
 80031b0:	6a38      	ldr	r0, [r7, #32]
 80031b2:	f7fd fe73 	bl	8000e9c <__aeabi_fdiv>
 80031b6:	4603      	mov	r3, r0
 80031b8:	4618      	mov	r0, r3
 80031ba:	f7fe fe07 	bl	8001dcc <_ZSt4atanf>
 80031be:	4603      	mov	r3, r0
 80031c0:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80031c2:	4618      	mov	r0, r3
 80031c4:	f7fd fdb6 	bl	8000d34 <__aeabi_fmul>
 80031c8:	4603      	mov	r3, r0
 80031ca:	461a      	mov	r2, r3
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	601a      	str	r2, [r3, #0]
	float yaw = rad2deg*atan2(DCM21/cp,DCM11/cp);
 80031d0:	6979      	ldr	r1, [r7, #20]
 80031d2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80031d4:	f7fd fe62 	bl	8000e9c <__aeabi_fdiv>
 80031d8:	4603      	mov	r3, r0
 80031da:	461c      	mov	r4, r3
 80031dc:	6979      	ldr	r1, [r7, #20]
 80031de:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80031e0:	f7fd fe5c 	bl	8000e9c <__aeabi_fdiv>
 80031e4:	4603      	mov	r3, r0
 80031e6:	4619      	mov	r1, r3
 80031e8:	4620      	mov	r0, r4
 80031ea:	f7fe fdfb 	bl	8001de4 <_ZSt5atan2ff>
 80031ee:	4603      	mov	r3, r0
 80031f0:	4619      	mov	r1, r3
 80031f2:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80031f4:	f7fd fd9e 	bl	8000d34 <__aeabi_fmul>
 80031f8:	4603      	mov	r3, r0
 80031fa:	613b      	str	r3, [r7, #16]
	//-euler_angles.yaw  = rad2deg*atan2(DCM21,DCM11);
	if((int)yaw < -175 && (int)yaw >= -180) {
 80031fc:	6938      	ldr	r0, [r7, #16]
 80031fe:	f7fd ff75 	bl	80010ec <__aeabi_f2iz>
 8003202:	4603      	mov	r3, r0
 8003204:	f113 0faf 	cmn.w	r3, #175	; 0xaf
 8003208:	da23      	bge.n	8003252 <_Z9DCM2EulerPsS_+0x416>
 800320a:	6938      	ldr	r0, [r7, #16]
 800320c:	f7fd ff6e 	bl	80010ec <__aeabi_f2iz>
 8003210:	4603      	mov	r3, r0
 8003212:	f113 0fb4 	cmn.w	r3, #180	; 0xb4
 8003216:	db1c      	blt.n	8003252 <_Z9DCM2EulerPsS_+0x416>
			//yaw_sign = POSITIVE;
		if(yaw_sign != POSITIVE && -1*EKF.gyro[2] > 0) {
 8003218:	4b39      	ldr	r3, [pc, #228]	; (8003300 <_Z9DCM2EulerPsS_+0x4c4>)
 800321a:	781b      	ldrb	r3, [r3, #0]
 800321c:	2b00      	cmp	r3, #0
 800321e:	d04b      	beq.n	80032b8 <_Z9DCM2EulerPsS_+0x47c>
 8003220:	4b38      	ldr	r3, [pc, #224]	; (8003304 <_Z9DCM2EulerPsS_+0x4c8>)
 8003222:	f8d3 31fc 	ldr.w	r3, [r3, #508]	; 0x1fc
 8003226:	f04f 0100 	mov.w	r1, #0
 800322a:	4618      	mov	r0, r3
 800322c:	f7fd ff20 	bl	8001070 <__aeabi_fcmplt>
 8003230:	4603      	mov	r3, r0
 8003232:	2b00      	cmp	r3, #0
 8003234:	d100      	bne.n	8003238 <_Z9DCM2EulerPsS_+0x3fc>
 8003236:	e03f      	b.n	80032b8 <_Z9DCM2EulerPsS_+0x47c>
			yaw_counter++;
 8003238:	4b33      	ldr	r3, [pc, #204]	; (8003308 <_Z9DCM2EulerPsS_+0x4cc>)
 800323a:	f993 3000 	ldrsb.w	r3, [r3]
 800323e:	b2db      	uxtb	r3, r3
 8003240:	3301      	adds	r3, #1
 8003242:	b2db      	uxtb	r3, r3
 8003244:	b25a      	sxtb	r2, r3
 8003246:	4b30      	ldr	r3, [pc, #192]	; (8003308 <_Z9DCM2EulerPsS_+0x4cc>)
 8003248:	701a      	strb	r2, [r3, #0]
			yaw_sign = POSITIVE;
 800324a:	4b2d      	ldr	r3, [pc, #180]	; (8003300 <_Z9DCM2EulerPsS_+0x4c4>)
 800324c:	2200      	movs	r2, #0
 800324e:	701a      	strb	r2, [r3, #0]
		if(yaw_sign != POSITIVE && -1*EKF.gyro[2] > 0) {
 8003250:	e032      	b.n	80032b8 <_Z9DCM2EulerPsS_+0x47c>
		}

	}
	else if((int)yaw > 175 && (int)yaw <= 180) {
 8003252:	6938      	ldr	r0, [r7, #16]
 8003254:	f7fd ff4a 	bl	80010ec <__aeabi_f2iz>
 8003258:	4603      	mov	r3, r0
 800325a:	2baf      	cmp	r3, #175	; 0xaf
 800325c:	dd22      	ble.n	80032a4 <_Z9DCM2EulerPsS_+0x468>
 800325e:	6938      	ldr	r0, [r7, #16]
 8003260:	f7fd ff44 	bl	80010ec <__aeabi_f2iz>
 8003264:	4603      	mov	r3, r0
 8003266:	2bb4      	cmp	r3, #180	; 0xb4
 8003268:	dc1c      	bgt.n	80032a4 <_Z9DCM2EulerPsS_+0x468>
			//yaw_sign = NEGATIVE;
		if(yaw_sign != POSITIVE && -1*EKF.gyro[2] < 0) {
 800326a:	4b25      	ldr	r3, [pc, #148]	; (8003300 <_Z9DCM2EulerPsS_+0x4c4>)
 800326c:	781b      	ldrb	r3, [r3, #0]
 800326e:	2b00      	cmp	r3, #0
 8003270:	d022      	beq.n	80032b8 <_Z9DCM2EulerPsS_+0x47c>
 8003272:	4b24      	ldr	r3, [pc, #144]	; (8003304 <_Z9DCM2EulerPsS_+0x4c8>)
 8003274:	f8d3 31fc 	ldr.w	r3, [r3, #508]	; 0x1fc
 8003278:	f04f 0100 	mov.w	r1, #0
 800327c:	4618      	mov	r0, r3
 800327e:	f7fd ff15 	bl	80010ac <__aeabi_fcmpgt>
 8003282:	4603      	mov	r3, r0
 8003284:	2b00      	cmp	r3, #0
 8003286:	d100      	bne.n	800328a <_Z9DCM2EulerPsS_+0x44e>
 8003288:	e016      	b.n	80032b8 <_Z9DCM2EulerPsS_+0x47c>
			yaw_counter--;
 800328a:	4b1f      	ldr	r3, [pc, #124]	; (8003308 <_Z9DCM2EulerPsS_+0x4cc>)
 800328c:	f993 3000 	ldrsb.w	r3, [r3]
 8003290:	b2db      	uxtb	r3, r3
 8003292:	3b01      	subs	r3, #1
 8003294:	b2db      	uxtb	r3, r3
 8003296:	b25a      	sxtb	r2, r3
 8003298:	4b1b      	ldr	r3, [pc, #108]	; (8003308 <_Z9DCM2EulerPsS_+0x4cc>)
 800329a:	701a      	strb	r2, [r3, #0]
			yaw_sign = POSITIVE;
 800329c:	4b18      	ldr	r3, [pc, #96]	; (8003300 <_Z9DCM2EulerPsS_+0x4c4>)
 800329e:	2200      	movs	r2, #0
 80032a0:	701a      	strb	r2, [r3, #0]
		if(yaw_sign != POSITIVE && -1*EKF.gyro[2] < 0) {
 80032a2:	e009      	b.n	80032b8 <_Z9DCM2EulerPsS_+0x47c>
		}
	}

	else if(jump_counter > 50) { //Approx 1 sec.
 80032a4:	4b19      	ldr	r3, [pc, #100]	; (800330c <_Z9DCM2EulerPsS_+0x4d0>)
 80032a6:	881b      	ldrh	r3, [r3, #0]
 80032a8:	2b32      	cmp	r3, #50	; 0x32
 80032aa:	d905      	bls.n	80032b8 <_Z9DCM2EulerPsS_+0x47c>
		yaw_sign = NEUTRAL;
 80032ac:	4b14      	ldr	r3, [pc, #80]	; (8003300 <_Z9DCM2EulerPsS_+0x4c4>)
 80032ae:	2202      	movs	r2, #2
 80032b0:	701a      	strb	r2, [r3, #0]
		jump_counter = 0;
 80032b2:	4b16      	ldr	r3, [pc, #88]	; (800330c <_Z9DCM2EulerPsS_+0x4d0>)
 80032b4:	2200      	movs	r2, #0
 80032b6:	801a      	strh	r2, [r3, #0]
	}

	if(yaw_sign != NEUTRAL) {
 80032b8:	4b11      	ldr	r3, [pc, #68]	; (8003300 <_Z9DCM2EulerPsS_+0x4c4>)
 80032ba:	781b      	ldrb	r3, [r3, #0]
 80032bc:	2b02      	cmp	r3, #2
 80032be:	d005      	beq.n	80032cc <_Z9DCM2EulerPsS_+0x490>
		jump_counter++;
 80032c0:	4b12      	ldr	r3, [pc, #72]	; (800330c <_Z9DCM2EulerPsS_+0x4d0>)
 80032c2:	881b      	ldrh	r3, [r3, #0]
 80032c4:	3301      	adds	r3, #1
 80032c6:	b29a      	uxth	r2, r3
 80032c8:	4b10      	ldr	r3, [pc, #64]	; (800330c <_Z9DCM2EulerPsS_+0x4d0>)
 80032ca:	801a      	strh	r2, [r3, #0]
	}

	yaw += yaw_counter*360;
 80032cc:	4b0e      	ldr	r3, [pc, #56]	; (8003308 <_Z9DCM2EulerPsS_+0x4cc>)
 80032ce:	f993 3000 	ldrsb.w	r3, [r3]
 80032d2:	461a      	mov	r2, r3
 80032d4:	f44f 73b4 	mov.w	r3, #360	; 0x168
 80032d8:	fb03 f302 	mul.w	r3, r3, r2
 80032dc:	4618      	mov	r0, r3
 80032de:	f7fd fcd5 	bl	8000c8c <__aeabi_i2f>
 80032e2:	4603      	mov	r3, r0
 80032e4:	4619      	mov	r1, r3
 80032e6:	6938      	ldr	r0, [r7, #16]
 80032e8:	f7fd fc1c 	bl	8000b24 <__addsf3>
 80032ec:	4603      	mov	r3, r0
 80032ee:	613b      	str	r3, [r7, #16]
	euler_angles.yaw = yaw;
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	693a      	ldr	r2, [r7, #16]
 80032f4:	609a      	str	r2, [r3, #8]
	//euler_angles.yaw = (atan2((float) mag[1], (float) mag[0]) * 180 / M_PI);
	//yaw = acos(yaw);
	//euler_angles.pitch  = rad2deg*pitch;
	//euler_angles.roll   = rad2deg*roll;
	//euler_angles.yaw    = rad2deg*yaw;
	return euler_angles;
 80032f6:	bf00      	nop

}
 80032f8:	68f8      	ldr	r0, [r7, #12]
 80032fa:	3738      	adds	r7, #56	; 0x38
 80032fc:	46bd      	mov	sp, r7
 80032fe:	bdb0      	pop	{r4, r5, r7, pc}
 8003300:	20000001 	.word	0x20000001
 8003304:	20000b68 	.word	0x20000b68
 8003308:	2000165b 	.word	0x2000165b
 800330c:	2000165c 	.word	0x2000165c

08003310 <_Z6squaref>:

float square(float x) {
 8003310:	b580      	push	{r7, lr}
 8003312:	b084      	sub	sp, #16
 8003314:	af00      	add	r7, sp, #0
 8003316:	6078      	str	r0, [r7, #4]
	float y = x*x;
 8003318:	6879      	ldr	r1, [r7, #4]
 800331a:	6878      	ldr	r0, [r7, #4]
 800331c:	f7fd fd0a 	bl	8000d34 <__aeabi_fmul>
 8003320:	4603      	mov	r3, r0
 8003322:	60fb      	str	r3, [r7, #12]
	return y;
 8003324:	68fb      	ldr	r3, [r7, #12]
}
 8003326:	4618      	mov	r0, r3
 8003328:	3710      	adds	r7, #16
 800332a:	46bd      	mov	sp, r7
 800332c:	bd80      	pop	{r7, pc}
	...

08003330 <_Z6PWMYazv>:

void PWMYaz() {
 8003330:	b480      	push	{r7}
 8003332:	af00      	add	r7, sp, #0
*/

#ifdef UAV1


		  if(armed) {
 8003334:	4b35      	ldr	r3, [pc, #212]	; (800340c <_Z6PWMYazv+0xdc>)
 8003336:	781b      	ldrb	r3, [r3, #0]
 8003338:	2b00      	cmp	r3, #0
 800333a:	d04f      	beq.n	80033dc <_Z6PWMYazv+0xac>

			  if(in_failsafe) {
 800333c:	4b34      	ldr	r3, [pc, #208]	; (8003410 <_Z6PWMYazv+0xe0>)
 800333e:	781b      	ldrb	r3, [r3, #0]
 8003340:	2b00      	cmp	r3, #0
 8003342:	d014      	beq.n	800336e <_Z6PWMYazv+0x3e>
				  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,1300);
 8003344:	4b33      	ldr	r3, [pc, #204]	; (8003414 <_Z6PWMYazv+0xe4>)
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	f240 5214 	movw	r2, #1300	; 0x514
 800334c:	635a      	str	r2, [r3, #52]	; 0x34
				  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,1300);
 800334e:	4b31      	ldr	r3, [pc, #196]	; (8003414 <_Z6PWMYazv+0xe4>)
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	f240 5214 	movw	r2, #1300	; 0x514
 8003356:	639a      	str	r2, [r3, #56]	; 0x38
				  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3,1300);
 8003358:	4b2e      	ldr	r3, [pc, #184]	; (8003414 <_Z6PWMYazv+0xe4>)
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	f240 5214 	movw	r2, #1300	; 0x514
 8003360:	63da      	str	r2, [r3, #60]	; 0x3c
				  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_4,1300);
 8003362:	4b2c      	ldr	r3, [pc, #176]	; (8003414 <_Z6PWMYazv+0xe4>)
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	f240 5214 	movw	r2, #1300	; 0x514
 800336a:	641a      	str	r2, [r3, #64]	; 0x40
		  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3,1000);
		  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_4,1000);
	  }
#endif

}
 800336c:	e04a      	b.n	8003404 <_Z6PWMYazv+0xd4>
				  if(ch[EMERGENCY_CH-1] < 1500 && ch[3-1] > CH3_MIN + 100) {
 800336e:	4b2a      	ldr	r3, [pc, #168]	; (8003418 <_Z6PWMYazv+0xe8>)
 8003370:	691b      	ldr	r3, [r3, #16]
 8003372:	f240 52db 	movw	r2, #1499	; 0x5db
 8003376:	4293      	cmp	r3, r2
 8003378:	dc1b      	bgt.n	80033b2 <_Z6PWMYazv+0x82>
 800337a:	4b27      	ldr	r3, [pc, #156]	; (8003418 <_Z6PWMYazv+0xe8>)
 800337c:	689b      	ldr	r3, [r3, #8]
 800337e:	f240 424c 	movw	r2, #1100	; 0x44c
 8003382:	4293      	cmp	r3, r2
 8003384:	dd15      	ble.n	80033b2 <_Z6PWMYazv+0x82>
						  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,controller_output[0]);
 8003386:	4b25      	ldr	r3, [pc, #148]	; (800341c <_Z6PWMYazv+0xec>)
 8003388:	681a      	ldr	r2, [r3, #0]
 800338a:	4b22      	ldr	r3, [pc, #136]	; (8003414 <_Z6PWMYazv+0xe4>)
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	635a      	str	r2, [r3, #52]	; 0x34
						  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,controller_output[1]);
 8003390:	4b22      	ldr	r3, [pc, #136]	; (800341c <_Z6PWMYazv+0xec>)
 8003392:	685a      	ldr	r2, [r3, #4]
 8003394:	4b1f      	ldr	r3, [pc, #124]	; (8003414 <_Z6PWMYazv+0xe4>)
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	639a      	str	r2, [r3, #56]	; 0x38
						  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3,controller_output[2]);
 800339a:	4b20      	ldr	r3, [pc, #128]	; (800341c <_Z6PWMYazv+0xec>)
 800339c:	689a      	ldr	r2, [r3, #8]
 800339e:	4b1d      	ldr	r3, [pc, #116]	; (8003414 <_Z6PWMYazv+0xe4>)
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	63da      	str	r2, [r3, #60]	; 0x3c
						  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_4,controller_output[3]);
 80033a4:	4b1d      	ldr	r3, [pc, #116]	; (800341c <_Z6PWMYazv+0xec>)
 80033a6:	68da      	ldr	r2, [r3, #12]
 80033a8:	4b1a      	ldr	r3, [pc, #104]	; (8003414 <_Z6PWMYazv+0xe4>)
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	641a      	str	r2, [r3, #64]	; 0x40
 80033ae:	bf00      	nop
}
 80033b0:	e028      	b.n	8003404 <_Z6PWMYazv+0xd4>
						  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,1000);
 80033b2:	4b18      	ldr	r3, [pc, #96]	; (8003414 <_Z6PWMYazv+0xe4>)
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80033ba:	635a      	str	r2, [r3, #52]	; 0x34
						  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,1000);
 80033bc:	4b15      	ldr	r3, [pc, #84]	; (8003414 <_Z6PWMYazv+0xe4>)
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80033c4:	639a      	str	r2, [r3, #56]	; 0x38
						  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3,1000);
 80033c6:	4b13      	ldr	r3, [pc, #76]	; (8003414 <_Z6PWMYazv+0xe4>)
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80033ce:	63da      	str	r2, [r3, #60]	; 0x3c
						  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_4,1000);
 80033d0:	4b10      	ldr	r3, [pc, #64]	; (8003414 <_Z6PWMYazv+0xe4>)
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80033d8:	641a      	str	r2, [r3, #64]	; 0x40
}
 80033da:	e013      	b.n	8003404 <_Z6PWMYazv+0xd4>
			  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,1000);
 80033dc:	4b0d      	ldr	r3, [pc, #52]	; (8003414 <_Z6PWMYazv+0xe4>)
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80033e4:	635a      	str	r2, [r3, #52]	; 0x34
			  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,1000);
 80033e6:	4b0b      	ldr	r3, [pc, #44]	; (8003414 <_Z6PWMYazv+0xe4>)
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80033ee:	639a      	str	r2, [r3, #56]	; 0x38
			  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3,1000);
 80033f0:	4b08      	ldr	r3, [pc, #32]	; (8003414 <_Z6PWMYazv+0xe4>)
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80033f8:	63da      	str	r2, [r3, #60]	; 0x3c
			  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_4,1000);
 80033fa:	4b06      	ldr	r3, [pc, #24]	; (8003414 <_Z6PWMYazv+0xe4>)
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003402:	641a      	str	r2, [r3, #64]	; 0x40
}
 8003404:	bf00      	nop
 8003406:	46bd      	mov	sp, r7
 8003408:	bc80      	pop	{r7}
 800340a:	4770      	bx	lr
 800340c:	2000159d 	.word	0x2000159d
 8003410:	20001652 	.word	0x20001652
 8003414:	200017f0 	.word	0x200017f0
 8003418:	20001508 	.word	0x20001508
 800341c:	200014d8 	.word	0x200014d8

08003420 <_Z7GyroErrh>:


float GyroErr(uint8_t addr) {
 8003420:	b580      	push	{r7, lr}
 8003422:	b084      	sub	sp, #16
 8003424:	af00      	add	r7, sp, #0
 8003426:	4603      	mov	r3, r0
 8003428:	71fb      	strb	r3, [r7, #7]
	float GyroXh=0;
 800342a:	f04f 0300 	mov.w	r3, #0
 800342e:	60fb      	str	r3, [r7, #12]
	for (int i=0; i<2000; i++)
 8003430:	2300      	movs	r3, #0
 8003432:	60bb      	str	r3, [r7, #8]
 8003434:	68bb      	ldr	r3, [r7, #8]
 8003436:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800343a:	da12      	bge.n	8003462 <_Z7GyroErrh+0x42>
	{
		GyroXh += (GyroOku(addr));
 800343c:	79fb      	ldrb	r3, [r7, #7]
 800343e:	4618      	mov	r0, r3
 8003440:	f7ff fbee 	bl	8002c20 <_Z7GyroOkuh>
 8003444:	4603      	mov	r3, r0
 8003446:	4618      	mov	r0, r3
 8003448:	f7fd fc20 	bl	8000c8c <__aeabi_i2f>
 800344c:	4603      	mov	r3, r0
 800344e:	4619      	mov	r1, r3
 8003450:	68f8      	ldr	r0, [r7, #12]
 8003452:	f7fd fb67 	bl	8000b24 <__addsf3>
 8003456:	4603      	mov	r3, r0
 8003458:	60fb      	str	r3, [r7, #12]
	for (int i=0; i<2000; i++)
 800345a:	68bb      	ldr	r3, [r7, #8]
 800345c:	3301      	adds	r3, #1
 800345e:	60bb      	str	r3, [r7, #8]
 8003460:	e7e8      	b.n	8003434 <_Z7GyroErrh+0x14>

	} //Haberlemeyi durdur.
	GyroXh=GyroXh/2000; //Son okunan deeri 2000'e bl.
 8003462:	4905      	ldr	r1, [pc, #20]	; (8003478 <_Z7GyroErrh+0x58>)
 8003464:	68f8      	ldr	r0, [r7, #12]
 8003466:	f7fd fd19 	bl	8000e9c <__aeabi_fdiv>
 800346a:	4603      	mov	r3, r0
 800346c:	60fb      	str	r3, [r7, #12]
	return GyroXh;
 800346e:	68fb      	ldr	r3, [r7, #12]
}
 8003470:	4618      	mov	r0, r3
 8003472:	3710      	adds	r7, #16
 8003474:	46bd      	mov	sp, r7
 8003476:	bd80      	pop	{r7, pc}
 8003478:	44fa0000 	.word	0x44fa0000

0800347c <_Z6AccErrh>:

float AccErr(uint8_t addr) {
 800347c:	b580      	push	{r7, lr}
 800347e:	b084      	sub	sp, #16
 8003480:	af00      	add	r7, sp, #0
 8003482:	4603      	mov	r3, r0
 8003484:	71fb      	strb	r3, [r7, #7]
	float GyroXh=0;
 8003486:	f04f 0300 	mov.w	r3, #0
 800348a:	60fb      	str	r3, [r7, #12]
	for (int i=0; i<2000; i++)
 800348c:	2300      	movs	r3, #0
 800348e:	60bb      	str	r3, [r7, #8]
 8003490:	68bb      	ldr	r3, [r7, #8]
 8003492:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8003496:	da12      	bge.n	80034be <_Z6AccErrh+0x42>
	{
		GyroXh += (AccOku(addr));
 8003498:	79fb      	ldrb	r3, [r7, #7]
 800349a:	4618      	mov	r0, r3
 800349c:	f7ff fc98 	bl	8002dd0 <_Z6AccOkuh>
 80034a0:	4603      	mov	r3, r0
 80034a2:	4618      	mov	r0, r3
 80034a4:	f7fd fbf2 	bl	8000c8c <__aeabi_i2f>
 80034a8:	4603      	mov	r3, r0
 80034aa:	4619      	mov	r1, r3
 80034ac:	68f8      	ldr	r0, [r7, #12]
 80034ae:	f7fd fb39 	bl	8000b24 <__addsf3>
 80034b2:	4603      	mov	r3, r0
 80034b4:	60fb      	str	r3, [r7, #12]
	for (int i=0; i<2000; i++)
 80034b6:	68bb      	ldr	r3, [r7, #8]
 80034b8:	3301      	adds	r3, #1
 80034ba:	60bb      	str	r3, [r7, #8]
 80034bc:	e7e8      	b.n	8003490 <_Z6AccErrh+0x14>

	} //Haberlemeyi durdur.
	GyroXh=GyroXh/2000; //Son okunan deeri 2000'e bl.
 80034be:	4905      	ldr	r1, [pc, #20]	; (80034d4 <_Z6AccErrh+0x58>)
 80034c0:	68f8      	ldr	r0, [r7, #12]
 80034c2:	f7fd fceb 	bl	8000e9c <__aeabi_fdiv>
 80034c6:	4603      	mov	r3, r0
 80034c8:	60fb      	str	r3, [r7, #12]
	return GyroXh;
 80034ca:	68fb      	ldr	r3, [r7, #12]
}
 80034cc:	4618      	mov	r0, r3
 80034ce:	3710      	adds	r7, #16
 80034d0:	46bd      	mov	sp, r7
 80034d2:	bd80      	pop	{r7, pc}
 80034d4:	44fa0000 	.word	0x44fa0000

080034d8 <_Z11MotorBaslatv>:

void MotorBaslat(void) {
 80034d8:	b580      	push	{r7, lr}
 80034da:	af00      	add	r7, sp, #0
	  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,1000);
 80034dc:	4b0c      	ldr	r3, [pc, #48]	; (8003510 <_Z11MotorBaslatv+0x38>)
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80034e4:	635a      	str	r2, [r3, #52]	; 0x34
	  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,1000);
 80034e6:	4b0a      	ldr	r3, [pc, #40]	; (8003510 <_Z11MotorBaslatv+0x38>)
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80034ee:	639a      	str	r2, [r3, #56]	; 0x38
	  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3,1000);
 80034f0:	4b07      	ldr	r3, [pc, #28]	; (8003510 <_Z11MotorBaslatv+0x38>)
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80034f8:	63da      	str	r2, [r3, #60]	; 0x3c
	  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_4,1000);
 80034fa:	4b05      	ldr	r3, [pc, #20]	; (8003510 <_Z11MotorBaslatv+0x38>)
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003502:	641a      	str	r2, [r3, #64]	; 0x40
	 // Delay(600);
	HAL_Delay(1000);
 8003504:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003508:	f001 fd68 	bl	8004fdc <HAL_Delay>
}
 800350c:	bf00      	nop
 800350e:	bd80      	pop	{r7, pc}
 8003510:	200017f0 	.word	0x200017f0

08003514 <_Z8SetHome2v>:
		home = true;
	}

}

void SetHome2() {
 8003514:	b480      	push	{r7}
 8003516:	af00      	add	r7, sp, #0
		lla0[0] = gpsData.ggastruct.lcation.latitude;
 8003518:	4b09      	ldr	r3, [pc, #36]	; (8003540 <_Z8SetHome2v+0x2c>)
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	4a09      	ldr	r2, [pc, #36]	; (8003544 <_Z8SetHome2v+0x30>)
 800351e:	6013      	str	r3, [r2, #0]
		lla0[1] = gpsData.ggastruct.lcation.longitude;
 8003520:	4b07      	ldr	r3, [pc, #28]	; (8003540 <_Z8SetHome2v+0x2c>)
 8003522:	689b      	ldr	r3, [r3, #8]
 8003524:	4a07      	ldr	r2, [pc, #28]	; (8003544 <_Z8SetHome2v+0x30>)
 8003526:	6053      	str	r3, [r2, #4]
		lla0[2] = gpsData.ggastruct.alt.altitude;
 8003528:	4b05      	ldr	r3, [pc, #20]	; (8003540 <_Z8SetHome2v+0x2c>)
 800352a:	6a1b      	ldr	r3, [r3, #32]
 800352c:	4a05      	ldr	r2, [pc, #20]	; (8003544 <_Z8SetHome2v+0x30>)
 800352e:	6093      	str	r3, [r2, #8]

		home = true;
 8003530:	4b05      	ldr	r3, [pc, #20]	; (8003548 <_Z8SetHome2v+0x34>)
 8003532:	2201      	movs	r2, #1
 8003534:	701a      	strb	r2, [r3, #0]
}
 8003536:	bf00      	nop
 8003538:	46bd      	mov	sp, r7
 800353a:	bc80      	pop	{r7}
 800353c:	4770      	bx	lr
 800353e:	bf00      	nop
 8003540:	20001660 	.word	0x20001660
 8003544:	20000900 	.word	0x20000900
 8003548:	20001604 	.word	0x20001604
 800354c:	00000000 	.word	0x00000000

08003550 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback (TIM_HandleTypeDef * htim) {
 8003550:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003552:	b0a1      	sub	sp, #132	; 0x84
 8003554:	af0c      	add	r7, sp, #48	; 0x30
 8003556:	6178      	str	r0, [r7, #20]

	if(htim == &htim2) {
 8003558:	697b      	ldr	r3, [r7, #20]
 800355a:	4a54      	ldr	r2, [pc, #336]	; (80036ac <HAL_TIM_PeriodElapsedCallback+0x15c>)
 800355c:	4293      	cmp	r3, r2
 800355e:	f040 8592 	bne.w	8004086 <HAL_TIM_PeriodElapsedCallback+0xb36>
		//1.25 ms || 800 Hz
		  Check_Arm();
 8003562:	f7ff f8e1 	bl	8002728 <_Z9Check_Armv>
		  Check_Disarm();
 8003566:	f7ff f945 	bl	80027f4 <_Z12Check_Disarmv>

		set_ucounter(SONAR_CLOCK_RATE);
 800356a:	2014      	movs	r0, #20
 800356c:	f7fe fb86 	bl	8001c7c <set_ucounter>
		set_b_counter(12);
 8003570:	200c      	movs	r0, #12
 8003572:	f7fe fa63 	bl	8001a3c <set_b_counter>

		controller_counter++;
 8003576:	4b4e      	ldr	r3, [pc, #312]	; (80036b0 <HAL_TIM_PeriodElapsedCallback+0x160>)
 8003578:	881b      	ldrh	r3, [r3, #0]
 800357a:	3301      	adds	r3, #1
 800357c:	b29a      	uxth	r2, r3
 800357e:	4b4c      	ldr	r3, [pc, #304]	; (80036b0 <HAL_TIM_PeriodElapsedCallback+0x160>)
 8003580:	801a      	strh	r2, [r3, #0]
		camera_counter++;
 8003582:	4b4c      	ldr	r3, [pc, #304]	; (80036b4 <HAL_TIM_PeriodElapsedCallback+0x164>)
 8003584:	881b      	ldrh	r3, [r3, #0]
 8003586:	3301      	adds	r3, #1
 8003588:	b29a      	uxth	r2, r3
 800358a:	4b4a      	ldr	r3, [pc, #296]	; (80036b4 <HAL_TIM_PeriodElapsedCallback+0x164>)
 800358c:	801a      	strh	r2, [r3, #0]
		mag_counter++;
 800358e:	4b4a      	ldr	r3, [pc, #296]	; (80036b8 <HAL_TIM_PeriodElapsedCallback+0x168>)
 8003590:	881b      	ldrh	r3, [r3, #0]
 8003592:	3301      	adds	r3, #1
 8003594:	b29a      	uxth	r2, r3
 8003596:	4b48      	ldr	r3, [pc, #288]	; (80036b8 <HAL_TIM_PeriodElapsedCallback+0x168>)
 8003598:	801a      	strh	r2, [r3, #0]
		gps_counter++;
 800359a:	4b48      	ldr	r3, [pc, #288]	; (80036bc <HAL_TIM_PeriodElapsedCallback+0x16c>)
 800359c:	881b      	ldrh	r3, [r3, #0]
 800359e:	3301      	adds	r3, #1
 80035a0:	b29a      	uxth	r2, r3
 80035a2:	4b46      	ldr	r3, [pc, #280]	; (80036bc <HAL_TIM_PeriodElapsedCallback+0x16c>)
 80035a4:	801a      	strh	r2, [r3, #0]

		//else {
		//	EKF.Qgps = 400 * gpsData.ggastruct.HDOP;
		//}
*/
		if(mag_counter == MAG_CLOCK_RATE) {
 80035a6:	4b44      	ldr	r3, [pc, #272]	; (80036b8 <HAL_TIM_PeriodElapsedCallback+0x168>)
 80035a8:	881b      	ldrh	r3, [r3, #0]
 80035aa:	2b04      	cmp	r3, #4
 80035ac:	d146      	bne.n	800363c <HAL_TIM_PeriodElapsedCallback+0xec>
			mag_counter = 0;
 80035ae:	4b42      	ldr	r3, [pc, #264]	; (80036b8 <HAL_TIM_PeriodElapsedCallback+0x168>)
 80035b0:	2200      	movs	r2, #0
 80035b2:	801a      	strh	r2, [r3, #0]
			HMC5883L_getMagData(&MAG_X, &MAG_Y, &MAG_Z);
 80035b4:	4a42      	ldr	r2, [pc, #264]	; (80036c0 <HAL_TIM_PeriodElapsedCallback+0x170>)
 80035b6:	4943      	ldr	r1, [pc, #268]	; (80036c4 <HAL_TIM_PeriodElapsedCallback+0x174>)
 80035b8:	4843      	ldr	r0, [pc, #268]	; (80036c8 <HAL_TIM_PeriodElapsedCallback+0x178>)
 80035ba:	f7fd fe47 	bl	800124c <HMC5883L_getMagData>
			MagCalib(MAG_X, MAG_Y, MAG_Z);
 80035be:	4b42      	ldr	r3, [pc, #264]	; (80036c8 <HAL_TIM_PeriodElapsedCallback+0x178>)
 80035c0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80035c4:	4a3f      	ldr	r2, [pc, #252]	; (80036c4 <HAL_TIM_PeriodElapsedCallback+0x174>)
 80035c6:	f9b2 1000 	ldrsh.w	r1, [r2]
 80035ca:	4a3d      	ldr	r2, [pc, #244]	; (80036c0 <HAL_TIM_PeriodElapsedCallback+0x170>)
 80035cc:	f9b2 2000 	ldrsh.w	r2, [r2]
 80035d0:	4618      	mov	r0, r3
 80035d2:	f7fe fe51 	bl	8002278 <_Z8MagCalibsss>
			int16_t mag[3];
			mag[0] = MAG_X_CALIB;
 80035d6:	4b3d      	ldr	r3, [pc, #244]	; (80036cc <HAL_TIM_PeriodElapsedCallback+0x17c>)
 80035d8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80035dc:	84bb      	strh	r3, [r7, #36]	; 0x24
			mag[1] = MAG_Y_CALIB;
 80035de:	4b3c      	ldr	r3, [pc, #240]	; (80036d0 <HAL_TIM_PeriodElapsedCallback+0x180>)
 80035e0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80035e4:	84fb      	strh	r3, [r7, #38]	; 0x26
			mag[2] = MAG_Z_CALIB;
 80035e6:	4b3b      	ldr	r3, [pc, #236]	; (80036d4 <HAL_TIM_PeriodElapsedCallback+0x184>)
 80035e8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80035ec:	853b      	strh	r3, [r7, #40]	; 0x28

			int16_t acc[3];
			acc[0] = accX;
 80035ee:	4b3a      	ldr	r3, [pc, #232]	; (80036d8 <HAL_TIM_PeriodElapsedCallback+0x188>)
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	4618      	mov	r0, r3
 80035f4:	f7fd fd7a 	bl	80010ec <__aeabi_f2iz>
 80035f8:	4603      	mov	r3, r0
 80035fa:	b21b      	sxth	r3, r3
 80035fc:	83bb      	strh	r3, [r7, #28]
			acc[1] = accY;
 80035fe:	4b37      	ldr	r3, [pc, #220]	; (80036dc <HAL_TIM_PeriodElapsedCallback+0x18c>)
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	4618      	mov	r0, r3
 8003604:	f7fd fd72 	bl	80010ec <__aeabi_f2iz>
 8003608:	4603      	mov	r3, r0
 800360a:	b21b      	sxth	r3, r3
 800360c:	83fb      	strh	r3, [r7, #30]
			acc[2] = accZ;
 800360e:	4b34      	ldr	r3, [pc, #208]	; (80036e0 <HAL_TIM_PeriodElapsedCallback+0x190>)
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	4618      	mov	r0, r3
 8003614:	f7fd fd6a 	bl	80010ec <__aeabi_f2iz>
 8003618:	4603      	mov	r3, r0
 800361a:	b21b      	sxth	r3, r3
 800361c:	843b      	strh	r3, [r7, #32]
			euler_angles = DCM2Euler(acc, mag);
 800361e:	4c31      	ldr	r4, [pc, #196]	; (80036e4 <HAL_TIM_PeriodElapsedCallback+0x194>)
 8003620:	463b      	mov	r3, r7
 8003622:	f107 0224 	add.w	r2, r7, #36	; 0x24
 8003626:	f107 011c 	add.w	r1, r7, #28
 800362a:	4618      	mov	r0, r3
 800362c:	f7ff fc06 	bl	8002e3c <_Z9DCM2EulerPsS_>
 8003630:	4623      	mov	r3, r4
 8003632:	463a      	mov	r2, r7
 8003634:	6810      	ldr	r0, [r2, #0]
 8003636:	6851      	ldr	r1, [r2, #4]
 8003638:	6892      	ldr	r2, [r2, #8]
 800363a:	c307      	stmia	r3!, {r0, r1, r2}

		}

		if(camera_counter == 40) {
 800363c:	4b1d      	ldr	r3, [pc, #116]	; (80036b4 <HAL_TIM_PeriodElapsedCallback+0x164>)
 800363e:	881b      	ldrh	r3, [r3, #0]
 8003640:	2b28      	cmp	r3, #40	; 0x28
 8003642:	d125      	bne.n	8003690 <HAL_TIM_PeriodElapsedCallback+0x140>
			  camera_counter = 0;
 8003644:	4b1b      	ldr	r3, [pc, #108]	; (80036b4 <HAL_TIM_PeriodElapsedCallback+0x164>)
 8003646:	2200      	movs	r2, #0
 8003648:	801a      	strh	r2, [r3, #0]
			  memcpy(&cam_data_20, &cam_data, sizeof(cam_data));
 800364a:	4b27      	ldr	r3, [pc, #156]	; (80036e8 <HAL_TIM_PeriodElapsedCallback+0x198>)
 800364c:	4a27      	ldr	r2, [pc, #156]	; (80036ec <HAL_TIM_PeriodElapsedCallback+0x19c>)
 800364e:	ca07      	ldmia	r2, {r0, r1, r2}
 8003650:	c303      	stmia	r3!, {r0, r1}
 8003652:	701a      	strb	r2, [r3, #0]
			  EKF.camx = (float)cam_data.y/100.0;
 8003654:	4b25      	ldr	r3, [pc, #148]	; (80036ec <HAL_TIM_PeriodElapsedCallback+0x19c>)
 8003656:	f9b3 3003 	ldrsh.w	r3, [r3, #3]
 800365a:	b21b      	sxth	r3, r3
 800365c:	4618      	mov	r0, r3
 800365e:	f7fd fb15 	bl	8000c8c <__aeabi_i2f>
 8003662:	4603      	mov	r3, r0
 8003664:	4922      	ldr	r1, [pc, #136]	; (80036f0 <HAL_TIM_PeriodElapsedCallback+0x1a0>)
 8003666:	4618      	mov	r0, r3
 8003668:	f7fd fc18 	bl	8000e9c <__aeabi_fdiv>
 800366c:	4603      	mov	r3, r0
 800366e:	461a      	mov	r2, r3
 8003670:	4b20      	ldr	r3, [pc, #128]	; (80036f4 <HAL_TIM_PeriodElapsedCallback+0x1a4>)
 8003672:	f8c3 2288 	str.w	r2, [r3, #648]	; 0x288

			  if(!cam_data.detected) {
 8003676:	4b1d      	ldr	r3, [pc, #116]	; (80036ec <HAL_TIM_PeriodElapsedCallback+0x19c>)
 8003678:	781b      	ldrb	r3, [r3, #0]
 800367a:	2b00      	cmp	r3, #0
 800367c:	d104      	bne.n	8003688 <HAL_TIM_PeriodElapsedCallback+0x138>
				  EKF.Qc = 9e9;
 800367e:	4b1d      	ldr	r3, [pc, #116]	; (80036f4 <HAL_TIM_PeriodElapsedCallback+0x1a4>)
 8003680:	4a1d      	ldr	r2, [pc, #116]	; (80036f8 <HAL_TIM_PeriodElapsedCallback+0x1a8>)
 8003682:	f8c3 224c 	str.w	r2, [r3, #588]	; 0x24c
 8003686:	e003      	b.n	8003690 <HAL_TIM_PeriodElapsedCallback+0x140>
			  }

			  else {
				  EKF.Qc = 2.7e-2;
 8003688:	4b1a      	ldr	r3, [pc, #104]	; (80036f4 <HAL_TIM_PeriodElapsedCallback+0x1a4>)
 800368a:	4a1c      	ldr	r2, [pc, #112]	; (80036fc <HAL_TIM_PeriodElapsedCallback+0x1ac>)
 800368c:	f8c3 224c 	str.w	r2, [r3, #588]	; 0x24c
			  }
		}

		if(get_ucounter() == 1) {
 8003690:	f7fe fb0e 	bl	8001cb0 <get_ucounter>
 8003694:	4603      	mov	r3, r0
 8003696:	2b01      	cmp	r3, #1
 8003698:	bf0c      	ite	eq
 800369a:	2301      	moveq	r3, #1
 800369c:	2300      	movne	r3, #0
 800369e:	b2db      	uxtb	r3, r3
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d02d      	beq.n	8003700 <HAL_TIM_PeriodElapsedCallback+0x1b0>
			request_range();
 80036a4:	f7fe fab0 	bl	8001c08 <request_range>
 80036a8:	e0eb      	b.n	8003882 <HAL_TIM_PeriodElapsedCallback+0x332>
 80036aa:	bf00      	nop
 80036ac:	20001838 	.word	0x20001838
 80036b0:	200015b8 	.word	0x200015b8
 80036b4:	200015ba 	.word	0x200015ba
 80036b8:	200015bc 	.word	0x200015bc
 80036bc:	200015be 	.word	0x200015be
 80036c0:	2000163c 	.word	0x2000163c
 80036c4:	2000163a 	.word	0x2000163a
 80036c8:	20001638 	.word	0x20001638
 80036cc:	2000163e 	.word	0x2000163e
 80036d0:	20001640 	.word	0x20001640
 80036d4:	20001642 	.word	0x20001642
 80036d8:	200008c4 	.word	0x200008c4
 80036dc:	200008c8 	.word	0x200008c8
 80036e0:	200008cc 	.word	0x200008cc
 80036e4:	2000162c 	.word	0x2000162c
 80036e8:	20001620 	.word	0x20001620
 80036ec:	20001614 	.word	0x20001614
 80036f0:	42c80000 	.word	0x42c80000
 80036f4:	20000b68 	.word	0x20000b68
 80036f8:	50061c46 	.word	0x50061c46
 80036fc:	3cdd2f1b 	.word	0x3cdd2f1b
			//sonar_range = getRange();
		}


		else if (get_ucounter() == SONAR_CLOCK_RATE) {
 8003700:	f7fe fad6 	bl	8001cb0 <get_ucounter>
 8003704:	4603      	mov	r3, r0
 8003706:	2b14      	cmp	r3, #20
 8003708:	bf0c      	ite	eq
 800370a:	2301      	moveq	r3, #1
 800370c:	2300      	movne	r3, #0
 800370e:	b2db      	uxtb	r3, r3
 8003710:	2b00      	cmp	r3, #0
 8003712:	f000 80b6 	beq.w	8003882 <HAL_TIM_PeriodElapsedCallback+0x332>

		  sonar_range = getRange();
 8003716:	f7fe fa91 	bl	8001c3c <getRange>
 800371a:	4603      	mov	r3, r0
 800371c:	461a      	mov	r2, r3
 800371e:	4b70      	ldr	r3, [pc, #448]	; (80038e0 <HAL_TIM_PeriodElapsedCallback+0x390>)
 8003720:	601a      	str	r2, [r3, #0]
		  sonar_alt_ = sonar_alt;
 8003722:	4b70      	ldr	r3, [pc, #448]	; (80038e4 <HAL_TIM_PeriodElapsedCallback+0x394>)
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	4a70      	ldr	r2, [pc, #448]	; (80038e8 <HAL_TIM_PeriodElapsedCallback+0x398>)
 8003728:	6013      	str	r3, [r2, #0]
		  sonar_vel_ = sonar_vel;
 800372a:	4b70      	ldr	r3, [pc, #448]	; (80038ec <HAL_TIM_PeriodElapsedCallback+0x39c>)
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	4a70      	ldr	r2, [pc, #448]	; (80038f0 <HAL_TIM_PeriodElapsedCallback+0x3a0>)
 8003730:	6013      	str	r3, [r2, #0]

		  float sonar_roll = abs(deg2rad*state.angles[0]);
 8003732:	4b70      	ldr	r3, [pc, #448]	; (80038f4 <HAL_TIM_PeriodElapsedCallback+0x3a4>)
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	4970      	ldr	r1, [pc, #448]	; (80038f8 <HAL_TIM_PeriodElapsedCallback+0x3a8>)
 8003738:	4618      	mov	r0, r3
 800373a:	f7fd fafb 	bl	8000d34 <__aeabi_fmul>
 800373e:	4603      	mov	r3, r0
 8003740:	4618      	mov	r0, r3
 8003742:	f7fe fb2b 	bl	8001d9c <_ZSt3absf>
 8003746:	64f8      	str	r0, [r7, #76]	; 0x4c
		  float sonar_pitch = abs(deg2rad*state.angles[1]);
 8003748:	4b6a      	ldr	r3, [pc, #424]	; (80038f4 <HAL_TIM_PeriodElapsedCallback+0x3a4>)
 800374a:	685b      	ldr	r3, [r3, #4]
 800374c:	496a      	ldr	r1, [pc, #424]	; (80038f8 <HAL_TIM_PeriodElapsedCallback+0x3a8>)
 800374e:	4618      	mov	r0, r3
 8003750:	f7fd faf0 	bl	8000d34 <__aeabi_fmul>
 8003754:	4603      	mov	r3, r0
 8003756:	4618      	mov	r0, r3
 8003758:	f7fe fb20 	bl	8001d9c <_ZSt3absf>
 800375c:	64b8      	str	r0, [r7, #72]	; 0x48
		  sonar_alt = (float)sonar_range/100.0 * cos(sonar_roll)* cos(sonar_pitch);
 800375e:	4b60      	ldr	r3, [pc, #384]	; (80038e0 <HAL_TIM_PeriodElapsedCallback+0x390>)
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	4618      	mov	r0, r3
 8003764:	f7fd fa8e 	bl	8000c84 <__aeabi_ui2f>
 8003768:	4603      	mov	r3, r0
 800376a:	4618      	mov	r0, r3
 800376c:	f7fc fe54 	bl	8000418 <__aeabi_f2d>
 8003770:	f04f 0200 	mov.w	r2, #0
 8003774:	4b61      	ldr	r3, [pc, #388]	; (80038fc <HAL_TIM_PeriodElapsedCallback+0x3ac>)
 8003776:	f7fc ffd1 	bl	800071c <__aeabi_ddiv>
 800377a:	4602      	mov	r2, r0
 800377c:	460b      	mov	r3, r1
 800377e:	4614      	mov	r4, r2
 8003780:	461d      	mov	r5, r3
 8003782:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8003784:	f7fe f974 	bl	8001a70 <_ZSt3cosf>
 8003788:	4603      	mov	r3, r0
 800378a:	4618      	mov	r0, r3
 800378c:	f7fc fe44 	bl	8000418 <__aeabi_f2d>
 8003790:	4602      	mov	r2, r0
 8003792:	460b      	mov	r3, r1
 8003794:	4620      	mov	r0, r4
 8003796:	4629      	mov	r1, r5
 8003798:	f7fc fe96 	bl	80004c8 <__aeabi_dmul>
 800379c:	4602      	mov	r2, r0
 800379e:	460b      	mov	r3, r1
 80037a0:	4614      	mov	r4, r2
 80037a2:	461d      	mov	r5, r3
 80037a4:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 80037a6:	f7fe f963 	bl	8001a70 <_ZSt3cosf>
 80037aa:	4603      	mov	r3, r0
 80037ac:	4618      	mov	r0, r3
 80037ae:	f7fc fe33 	bl	8000418 <__aeabi_f2d>
 80037b2:	4602      	mov	r2, r0
 80037b4:	460b      	mov	r3, r1
 80037b6:	4620      	mov	r0, r4
 80037b8:	4629      	mov	r1, r5
 80037ba:	f7fc fe85 	bl	80004c8 <__aeabi_dmul>
 80037be:	4602      	mov	r2, r0
 80037c0:	460b      	mov	r3, r1
 80037c2:	4610      	mov	r0, r2
 80037c4:	4619      	mov	r1, r3
 80037c6:	f7fd f957 	bl	8000a78 <__aeabi_d2f>
 80037ca:	4603      	mov	r3, r0
 80037cc:	4a45      	ldr	r2, [pc, #276]	; (80038e4 <HAL_TIM_PeriodElapsedCallback+0x394>)
 80037ce:	6013      	str	r3, [r2, #0]
		  float sonar_st = (float)(1.0/SONAR_CLOCK);
 80037d0:	f04f 5376 	mov.w	r3, #1031798784	; 0x3d800000
 80037d4:	647b      	str	r3, [r7, #68]	; 0x44
		  sonar_vel = (sonar_alt - sonar_alt_)/sonar_st;
 80037d6:	4b43      	ldr	r3, [pc, #268]	; (80038e4 <HAL_TIM_PeriodElapsedCallback+0x394>)
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	4a43      	ldr	r2, [pc, #268]	; (80038e8 <HAL_TIM_PeriodElapsedCallback+0x398>)
 80037dc:	6812      	ldr	r2, [r2, #0]
 80037de:	4611      	mov	r1, r2
 80037e0:	4618      	mov	r0, r3
 80037e2:	f7fd f99d 	bl	8000b20 <__aeabi_fsub>
 80037e6:	4603      	mov	r3, r0
 80037e8:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80037ea:	4618      	mov	r0, r3
 80037ec:	f7fd fb56 	bl	8000e9c <__aeabi_fdiv>
 80037f0:	4603      	mov	r3, r0
 80037f2:	461a      	mov	r2, r3
 80037f4:	4b3d      	ldr	r3, [pc, #244]	; (80038ec <HAL_TIM_PeriodElapsedCallback+0x39c>)
 80037f6:	601a      	str	r2, [r3, #0]


		  if (abs(sonar_vel) > 7) {
 80037f8:	4b3c      	ldr	r3, [pc, #240]	; (80038ec <HAL_TIM_PeriodElapsedCallback+0x39c>)
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	4618      	mov	r0, r3
 80037fe:	f7fe facd 	bl	8001d9c <_ZSt3absf>
 8003802:	4603      	mov	r3, r0
 8003804:	2201      	movs	r2, #1
 8003806:	4614      	mov	r4, r2
 8003808:	493d      	ldr	r1, [pc, #244]	; (8003900 <HAL_TIM_PeriodElapsedCallback+0x3b0>)
 800380a:	4618      	mov	r0, r3
 800380c:	f7fd fc4e 	bl	80010ac <__aeabi_fcmpgt>
 8003810:	4603      	mov	r3, r0
 8003812:	2b00      	cmp	r3, #0
 8003814:	d101      	bne.n	800381a <HAL_TIM_PeriodElapsedCallback+0x2ca>
 8003816:	2300      	movs	r3, #0
 8003818:	461c      	mov	r4, r3
 800381a:	b2e3      	uxtb	r3, r4
 800381c:	2b00      	cmp	r3, #0
 800381e:	d007      	beq.n	8003830 <HAL_TIM_PeriodElapsedCallback+0x2e0>
			  sonar_alt = sonar_alt_;
 8003820:	4b31      	ldr	r3, [pc, #196]	; (80038e8 <HAL_TIM_PeriodElapsedCallback+0x398>)
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	4a2f      	ldr	r2, [pc, #188]	; (80038e4 <HAL_TIM_PeriodElapsedCallback+0x394>)
 8003826:	6013      	str	r3, [r2, #0]
			  sonar_vel = sonar_vel_;
 8003828:	4b31      	ldr	r3, [pc, #196]	; (80038f0 <HAL_TIM_PeriodElapsedCallback+0x3a0>)
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	4a2f      	ldr	r2, [pc, #188]	; (80038ec <HAL_TIM_PeriodElapsedCallback+0x39c>)
 800382e:	6013      	str	r3, [r2, #0]
		  }

		  if(sonar_alt > 6 || sonar_alt < 0.3) {
 8003830:	4b2c      	ldr	r3, [pc, #176]	; (80038e4 <HAL_TIM_PeriodElapsedCallback+0x394>)
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	4933      	ldr	r1, [pc, #204]	; (8003904 <HAL_TIM_PeriodElapsedCallback+0x3b4>)
 8003836:	4618      	mov	r0, r3
 8003838:	f7fd fc38 	bl	80010ac <__aeabi_fcmpgt>
 800383c:	4603      	mov	r3, r0
 800383e:	2b00      	cmp	r3, #0
 8003840:	d10c      	bne.n	800385c <HAL_TIM_PeriodElapsedCallback+0x30c>
 8003842:	4b28      	ldr	r3, [pc, #160]	; (80038e4 <HAL_TIM_PeriodElapsedCallback+0x394>)
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	4618      	mov	r0, r3
 8003848:	f7fc fde6 	bl	8000418 <__aeabi_f2d>
 800384c:	a322      	add	r3, pc, #136	; (adr r3, 80038d8 <HAL_TIM_PeriodElapsedCallback+0x388>)
 800384e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003852:	f7fd f8ab 	bl	80009ac <__aeabi_dcmplt>
 8003856:	4603      	mov	r3, r0
 8003858:	2b00      	cmp	r3, #0
 800385a:	d008      	beq.n	800386e <HAL_TIM_PeriodElapsedCallback+0x31e>
			  EKF.Qs = 9e9;
 800385c:	4b2a      	ldr	r3, [pc, #168]	; (8003908 <HAL_TIM_PeriodElapsedCallback+0x3b8>)
 800385e:	4a2b      	ldr	r2, [pc, #172]	; (800390c <HAL_TIM_PeriodElapsedCallback+0x3bc>)
 8003860:	f8c3 2248 	str.w	r2, [r3, #584]	; 0x248
			  EKF.salt = 50;
 8003864:	4b28      	ldr	r3, [pc, #160]	; (8003908 <HAL_TIM_PeriodElapsedCallback+0x3b8>)
 8003866:	4a2a      	ldr	r2, [pc, #168]	; (8003910 <HAL_TIM_PeriodElapsedCallback+0x3c0>)
 8003868:	f8c3 2264 	str.w	r2, [r3, #612]	; 0x264
 800386c:	e009      	b.n	8003882 <HAL_TIM_PeriodElapsedCallback+0x332>
		  }

		  else {
			  EKF.Qs = 0.25;
 800386e:	4b26      	ldr	r3, [pc, #152]	; (8003908 <HAL_TIM_PeriodElapsedCallback+0x3b8>)
 8003870:	f04f 527a 	mov.w	r2, #1048576000	; 0x3e800000
 8003874:	f8c3 2248 	str.w	r2, [r3, #584]	; 0x248
			  EKF.salt = 1;
 8003878:	4b23      	ldr	r3, [pc, #140]	; (8003908 <HAL_TIM_PeriodElapsedCallback+0x3b8>)
 800387a:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800387e:	f8c3 2264 	str.w	r2, [r3, #612]	; 0x264
		  }


		}

		if(get_b_counter() == 1) {
 8003882:	f7fe f8d1 	bl	8001a28 <get_b_counter>
 8003886:	4603      	mov	r3, r0
 8003888:	2b01      	cmp	r3, #1
 800388a:	bf0c      	ite	eq
 800388c:	2301      	moveq	r3, #1
 800388e:	2300      	movne	r3, #0
 8003890:	b2db      	uxtb	r3, r3
 8003892:	2b00      	cmp	r3, #0
 8003894:	d002      	beq.n	800389c <HAL_TIM_PeriodElapsedCallback+0x34c>
			write_ut();
 8003896:	f7fd fec5 	bl	8001624 <write_ut>
 800389a:	e06b      	b.n	8003974 <HAL_TIM_PeriodElapsedCallback+0x424>
		}

		else if(get_b_counter() == 5) { //5 ms
 800389c:	f7fe f8c4 	bl	8001a28 <get_b_counter>
 80038a0:	4603      	mov	r3, r0
 80038a2:	2b05      	cmp	r3, #5
 80038a4:	bf0c      	ite	eq
 80038a6:	2301      	moveq	r3, #1
 80038a8:	2300      	movne	r3, #0
 80038aa:	b2db      	uxtb	r3, r3
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d033      	beq.n	8003918 <HAL_TIM_PeriodElapsedCallback+0x3c8>
			bmp.uncomp.temp = read_ut ();
 80038b0:	f7fd fed0 	bl	8001654 <read_ut>
 80038b4:	4603      	mov	r3, r0
 80038b6:	4618      	mov	r0, r3
 80038b8:	f7fd f9e8 	bl	8000c8c <__aeabi_i2f>
 80038bc:	4603      	mov	r3, r0
 80038be:	4a15      	ldr	r2, [pc, #84]	; (8003914 <HAL_TIM_PeriodElapsedCallback+0x3c4>)
 80038c0:	6193      	str	r3, [r2, #24]
			bmp.data.temp = get_temp (&bmp);
 80038c2:	4814      	ldr	r0, [pc, #80]	; (8003914 <HAL_TIM_PeriodElapsedCallback+0x3c4>)
 80038c4:	f7fd fee0 	bl	8001688 <get_temp>
 80038c8:	4603      	mov	r3, r0
 80038ca:	4a12      	ldr	r2, [pc, #72]	; (8003914 <HAL_TIM_PeriodElapsedCallback+0x3c4>)
 80038cc:	6293      	str	r3, [r2, #40]	; 0x28
			write_up();
 80038ce:	f7fd ff33 	bl	8001738 <write_up>
 80038d2:	e04f      	b.n	8003974 <HAL_TIM_PeriodElapsedCallback+0x424>
 80038d4:	f3af 8000 	nop.w
 80038d8:	33333333 	.word	0x33333333
 80038dc:	3fd33333 	.word	0x3fd33333
 80038e0:	200015b4 	.word	0x200015b4
 80038e4:	200015a4 	.word	0x200015a4
 80038e8:	200015a8 	.word	0x200015a8
 80038ec:	200015ac 	.word	0x200015ac
 80038f0:	200015b0 	.word	0x200015b0
 80038f4:	20000930 	.word	0x20000930
 80038f8:	3c8e8a72 	.word	0x3c8e8a72
 80038fc:	40590000 	.word	0x40590000
 8003900:	40e00000 	.word	0x40e00000
 8003904:	40c00000 	.word	0x40c00000
 8003908:	20000b68 	.word	0x20000b68
 800390c:	50061c46 	.word	0x50061c46
 8003910:	42480000 	.word	0x42480000
 8003914:	200015c0 	.word	0x200015c0
		}

		else if(get_b_counter() == 12) { //
 8003918:	f7fe f886 	bl	8001a28 <get_b_counter>
 800391c:	4603      	mov	r3, r0
 800391e:	2b0c      	cmp	r3, #12
 8003920:	bf0c      	ite	eq
 8003922:	2301      	moveq	r3, #1
 8003924:	2300      	movne	r3, #0
 8003926:	b2db      	uxtb	r3, r3
 8003928:	2b00      	cmp	r3, #0
 800392a:	d023      	beq.n	8003974 <HAL_TIM_PeriodElapsedCallback+0x424>
			bmp.uncomp.press = read_up (bmp.oss);
 800392c:	4ba8      	ldr	r3, [pc, #672]	; (8003bd0 <HAL_TIM_PeriodElapsedCallback+0x680>)
 800392e:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8003930:	f7fd ff22 	bl	8001778 <read_up>
 8003934:	4603      	mov	r3, r0
 8003936:	4aa6      	ldr	r2, [pc, #664]	; (8003bd0 <HAL_TIM_PeriodElapsedCallback+0x680>)
 8003938:	61d3      	str	r3, [r2, #28]
			bmp.data.press = get_pressure (bmp);
 800393a:	4ea5      	ldr	r6, [pc, #660]	; (8003bd0 <HAL_TIM_PeriodElapsedCallback+0x680>)
 800393c:	466d      	mov	r5, sp
 800393e:	f106 0410 	add.w	r4, r6, #16
 8003942:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003944:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003946:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003948:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800394a:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 800394e:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8003952:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8003956:	f7fd ff3d 	bl	80017d4 <get_pressure>
 800395a:	4603      	mov	r3, r0
 800395c:	4a9c      	ldr	r2, [pc, #624]	; (8003bd0 <HAL_TIM_PeriodElapsedCallback+0x680>)
 800395e:	62d3      	str	r3, [r2, #44]	; 0x2c
			bmp.data.altitude = get_altitude (&bmp);
 8003960:	489b      	ldr	r0, [pc, #620]	; (8003bd0 <HAL_TIM_PeriodElapsedCallback+0x680>)
 8003962:	f7fe f805 	bl	8001970 <get_altitude>
 8003966:	4603      	mov	r3, r0
 8003968:	4a99      	ldr	r2, [pc, #612]	; (8003bd0 <HAL_TIM_PeriodElapsedCallback+0x680>)
 800396a:	6353      	str	r3, [r2, #52]	; 0x34
			baro_alt = bmp.data.altitude;
 800396c:	4b98      	ldr	r3, [pc, #608]	; (8003bd0 <HAL_TIM_PeriodElapsedCallback+0x680>)
 800396e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003970:	4a98      	ldr	r2, [pc, #608]	; (8003bd4 <HAL_TIM_PeriodElapsedCallback+0x684>)
 8003972:	6013      	str	r3, [r2, #0]

		}
#endif
		//}

		if(controller_counter == CONTROLLER_RATE) { //5 ms || 200 Hz
 8003974:	4b98      	ldr	r3, [pc, #608]	; (8003bd8 <HAL_TIM_PeriodElapsedCallback+0x688>)
 8003976:	881b      	ldrh	r3, [r3, #0]
 8003978:	2b01      	cmp	r3, #1
 800397a:	f040 8384 	bne.w	8004086 <HAL_TIM_PeriodElapsedCallback+0xb36>
			_controller_timer = controller_timer;
 800397e:	4b97      	ldr	r3, [pc, #604]	; (8003bdc <HAL_TIM_PeriodElapsedCallback+0x68c>)
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	4a97      	ldr	r2, [pc, #604]	; (8003be0 <HAL_TIM_PeriodElapsedCallback+0x690>)
 8003984:	6013      	str	r3, [r2, #0]
			controller_timer = HAL_GetTick();
 8003986:	f001 fb1f 	bl	8004fc8 <HAL_GetTick>
 800398a:	4603      	mov	r3, r0
 800398c:	461a      	mov	r2, r3
 800398e:	4b93      	ldr	r3, [pc, #588]	; (8003bdc <HAL_TIM_PeriodElapsedCallback+0x68c>)
 8003990:	601a      	str	r2, [r3, #0]
			controller_timer_dif = controller_timer-_controller_timer;
 8003992:	4b92      	ldr	r3, [pc, #584]	; (8003bdc <HAL_TIM_PeriodElapsedCallback+0x68c>)
 8003994:	681a      	ldr	r2, [r3, #0]
 8003996:	4b92      	ldr	r3, [pc, #584]	; (8003be0 <HAL_TIM_PeriodElapsedCallback+0x690>)
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	1ad3      	subs	r3, r2, r3
 800399c:	4a91      	ldr	r2, [pc, #580]	; (8003be4 <HAL_TIM_PeriodElapsedCallback+0x694>)
 800399e:	6013      	str	r3, [r2, #0]
		  controller_counter = 0;
 80039a0:	4b8d      	ldr	r3, [pc, #564]	; (8003bd8 <HAL_TIM_PeriodElapsedCallback+0x688>)
 80039a2:	2200      	movs	r2, #0
 80039a4:	801a      	strh	r2, [r3, #0]


#ifdef UAV1

		  gyroX = (GyroOku(GYRO_X_ADDR)- GyroXh)/14.375 ;
 80039a6:	201d      	movs	r0, #29
 80039a8:	f7ff f93a 	bl	8002c20 <_Z7GyroOkuh>
 80039ac:	4603      	mov	r3, r0
 80039ae:	4618      	mov	r0, r3
 80039b0:	f7fd f96c 	bl	8000c8c <__aeabi_i2f>
 80039b4:	4602      	mov	r2, r0
 80039b6:	4b8c      	ldr	r3, [pc, #560]	; (8003be8 <HAL_TIM_PeriodElapsedCallback+0x698>)
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	4619      	mov	r1, r3
 80039bc:	4610      	mov	r0, r2
 80039be:	f7fd f8af 	bl	8000b20 <__aeabi_fsub>
 80039c2:	4603      	mov	r3, r0
 80039c4:	4989      	ldr	r1, [pc, #548]	; (8003bec <HAL_TIM_PeriodElapsedCallback+0x69c>)
 80039c6:	4618      	mov	r0, r3
 80039c8:	f7fd fa68 	bl	8000e9c <__aeabi_fdiv>
 80039cc:	4603      	mov	r3, r0
 80039ce:	461a      	mov	r2, r3
 80039d0:	4b87      	ldr	r3, [pc, #540]	; (8003bf0 <HAL_TIM_PeriodElapsedCallback+0x6a0>)
 80039d2:	601a      	str	r2, [r3, #0]
		  gyroY = (GyroOku(GYRO_Y_ADDR)- GyroYh)/14.375 ;
 80039d4:	201f      	movs	r0, #31
 80039d6:	f7ff f923 	bl	8002c20 <_Z7GyroOkuh>
 80039da:	4603      	mov	r3, r0
 80039dc:	4618      	mov	r0, r3
 80039de:	f7fd f955 	bl	8000c8c <__aeabi_i2f>
 80039e2:	4602      	mov	r2, r0
 80039e4:	4b83      	ldr	r3, [pc, #524]	; (8003bf4 <HAL_TIM_PeriodElapsedCallback+0x6a4>)
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	4619      	mov	r1, r3
 80039ea:	4610      	mov	r0, r2
 80039ec:	f7fd f898 	bl	8000b20 <__aeabi_fsub>
 80039f0:	4603      	mov	r3, r0
 80039f2:	497e      	ldr	r1, [pc, #504]	; (8003bec <HAL_TIM_PeriodElapsedCallback+0x69c>)
 80039f4:	4618      	mov	r0, r3
 80039f6:	f7fd fa51 	bl	8000e9c <__aeabi_fdiv>
 80039fa:	4603      	mov	r3, r0
 80039fc:	461a      	mov	r2, r3
 80039fe:	4b7e      	ldr	r3, [pc, #504]	; (8003bf8 <HAL_TIM_PeriodElapsedCallback+0x6a8>)
 8003a00:	601a      	str	r2, [r3, #0]
		  gyroZ = (GyroOku(GYRO_Z_ADDR)- GyroZh)/14.375 ;
 8003a02:	2021      	movs	r0, #33	; 0x21
 8003a04:	f7ff f90c 	bl	8002c20 <_Z7GyroOkuh>
 8003a08:	4603      	mov	r3, r0
 8003a0a:	4618      	mov	r0, r3
 8003a0c:	f7fd f93e 	bl	8000c8c <__aeabi_i2f>
 8003a10:	4602      	mov	r2, r0
 8003a12:	4b7a      	ldr	r3, [pc, #488]	; (8003bfc <HAL_TIM_PeriodElapsedCallback+0x6ac>)
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	4619      	mov	r1, r3
 8003a18:	4610      	mov	r0, r2
 8003a1a:	f7fd f881 	bl	8000b20 <__aeabi_fsub>
 8003a1e:	4603      	mov	r3, r0
 8003a20:	4972      	ldr	r1, [pc, #456]	; (8003bec <HAL_TIM_PeriodElapsedCallback+0x69c>)
 8003a22:	4618      	mov	r0, r3
 8003a24:	f7fd fa3a 	bl	8000e9c <__aeabi_fdiv>
 8003a28:	4603      	mov	r3, r0
 8003a2a:	461a      	mov	r2, r3
 8003a2c:	4b74      	ldr	r3, [pc, #464]	; (8003c00 <HAL_TIM_PeriodElapsedCallback+0x6b0>)
 8003a2e:	601a      	str	r2, [r3, #0]
		  //gyroX_a += gyroX_a_x * st;



		  //float gyro[3];
		  EKF.gyro[0] = gyroX;
 8003a30:	4b6f      	ldr	r3, [pc, #444]	; (8003bf0 <HAL_TIM_PeriodElapsedCallback+0x6a0>)
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	4a73      	ldr	r2, [pc, #460]	; (8003c04 <HAL_TIM_PeriodElapsedCallback+0x6b4>)
 8003a36:	f8c2 31f4 	str.w	r3, [r2, #500]	; 0x1f4
		  EKF.gyro[1] = -1*gyroY;
 8003a3a:	4b6f      	ldr	r3, [pc, #444]	; (8003bf8 <HAL_TIM_PeriodElapsedCallback+0x6a8>)
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8003a42:	4a70      	ldr	r2, [pc, #448]	; (8003c04 <HAL_TIM_PeriodElapsedCallback+0x6b4>)
 8003a44:	f8c2 31f8 	str.w	r3, [r2, #504]	; 0x1f8
		  EKF.gyro[2] = gyroZ;
 8003a48:	4b6d      	ldr	r3, [pc, #436]	; (8003c00 <HAL_TIM_PeriodElapsedCallback+0x6b0>)
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	4a6d      	ldr	r2, [pc, #436]	; (8003c04 <HAL_TIM_PeriodElapsedCallback+0x6b4>)
 8003a4e:	f8c2 31fc 	str.w	r3, [r2, #508]	; 0x1fc

		  //vmeler degerlerini oku

		  accX = AccOku(ACC_X_ADDR);
 8003a52:	2032      	movs	r0, #50	; 0x32
 8003a54:	f7ff f9bc 	bl	8002dd0 <_Z6AccOkuh>
 8003a58:	4603      	mov	r3, r0
 8003a5a:	4618      	mov	r0, r3
 8003a5c:	f7fd f916 	bl	8000c8c <__aeabi_i2f>
 8003a60:	4603      	mov	r3, r0
 8003a62:	4a69      	ldr	r2, [pc, #420]	; (8003c08 <HAL_TIM_PeriodElapsedCallback+0x6b8>)
 8003a64:	6013      	str	r3, [r2, #0]
		  accY = AccOku(ACC_Y_ADDR);
 8003a66:	2034      	movs	r0, #52	; 0x34
 8003a68:	f7ff f9b2 	bl	8002dd0 <_Z6AccOkuh>
 8003a6c:	4603      	mov	r3, r0
 8003a6e:	4618      	mov	r0, r3
 8003a70:	f7fd f90c 	bl	8000c8c <__aeabi_i2f>
 8003a74:	4603      	mov	r3, r0
 8003a76:	4a65      	ldr	r2, [pc, #404]	; (8003c0c <HAL_TIM_PeriodElapsedCallback+0x6bc>)
 8003a78:	6013      	str	r3, [r2, #0]
		  accZ = AccOku(ACC_Z_ADDR);
 8003a7a:	2036      	movs	r0, #54	; 0x36
 8003a7c:	f7ff f9a8 	bl	8002dd0 <_Z6AccOkuh>
 8003a80:	4603      	mov	r3, r0
 8003a82:	4618      	mov	r0, r3
 8003a84:	f7fd f902 	bl	8000c8c <__aeabi_i2f>
 8003a88:	4603      	mov	r3, r0
 8003a8a:	4a61      	ldr	r2, [pc, #388]	; (8003c10 <HAL_TIM_PeriodElapsedCallback+0x6c0>)
 8003a8c:	6013      	str	r3, [r2, #0]

		  accX = (1+Sx) * accX + bx;
 8003a8e:	4b5e      	ldr	r3, [pc, #376]	; (8003c08 <HAL_TIM_PeriodElapsedCallback+0x6b8>)
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	4960      	ldr	r1, [pc, #384]	; (8003c14 <HAL_TIM_PeriodElapsedCallback+0x6c4>)
 8003a94:	4618      	mov	r0, r3
 8003a96:	f7fd f94d 	bl	8000d34 <__aeabi_fmul>
 8003a9a:	4603      	mov	r3, r0
 8003a9c:	495e      	ldr	r1, [pc, #376]	; (8003c18 <HAL_TIM_PeriodElapsedCallback+0x6c8>)
 8003a9e:	4618      	mov	r0, r3
 8003aa0:	f7fd f83e 	bl	8000b20 <__aeabi_fsub>
 8003aa4:	4603      	mov	r3, r0
 8003aa6:	461a      	mov	r2, r3
 8003aa8:	4b57      	ldr	r3, [pc, #348]	; (8003c08 <HAL_TIM_PeriodElapsedCallback+0x6b8>)
 8003aaa:	601a      	str	r2, [r3, #0]
		  accY = (1+Sy) * accY + by;
 8003aac:	4b57      	ldr	r3, [pc, #348]	; (8003c0c <HAL_TIM_PeriodElapsedCallback+0x6bc>)
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	495a      	ldr	r1, [pc, #360]	; (8003c1c <HAL_TIM_PeriodElapsedCallback+0x6cc>)
 8003ab2:	4618      	mov	r0, r3
 8003ab4:	f7fd f93e 	bl	8000d34 <__aeabi_fmul>
 8003ab8:	4603      	mov	r3, r0
 8003aba:	4959      	ldr	r1, [pc, #356]	; (8003c20 <HAL_TIM_PeriodElapsedCallback+0x6d0>)
 8003abc:	4618      	mov	r0, r3
 8003abe:	f7fd f831 	bl	8000b24 <__addsf3>
 8003ac2:	4603      	mov	r3, r0
 8003ac4:	461a      	mov	r2, r3
 8003ac6:	4b51      	ldr	r3, [pc, #324]	; (8003c0c <HAL_TIM_PeriodElapsedCallback+0x6bc>)
 8003ac8:	601a      	str	r2, [r3, #0]
		  accZ = (1+Sz) * accZ + bz;
 8003aca:	4b51      	ldr	r3, [pc, #324]	; (8003c10 <HAL_TIM_PeriodElapsedCallback+0x6c0>)
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	4955      	ldr	r1, [pc, #340]	; (8003c24 <HAL_TIM_PeriodElapsedCallback+0x6d4>)
 8003ad0:	4618      	mov	r0, r3
 8003ad2:	f7fd f92f 	bl	8000d34 <__aeabi_fmul>
 8003ad6:	4603      	mov	r3, r0
 8003ad8:	4953      	ldr	r1, [pc, #332]	; (8003c28 <HAL_TIM_PeriodElapsedCallback+0x6d8>)
 8003ada:	4618      	mov	r0, r3
 8003adc:	f7fd f822 	bl	8000b24 <__addsf3>
 8003ae0:	4603      	mov	r3, r0
 8003ae2:	461a      	mov	r2, r3
 8003ae4:	4b4a      	ldr	r3, [pc, #296]	; (8003c10 <HAL_TIM_PeriodElapsedCallback+0x6c0>)
 8003ae6:	601a      	str	r2, [r3, #0]

		  accXc = (float)accX* 0.0078;
 8003ae8:	4b47      	ldr	r3, [pc, #284]	; (8003c08 <HAL_TIM_PeriodElapsedCallback+0x6b8>)
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	4618      	mov	r0, r3
 8003aee:	f7fc fc93 	bl	8000418 <__aeabi_f2d>
 8003af2:	a335      	add	r3, pc, #212	; (adr r3, 8003bc8 <HAL_TIM_PeriodElapsedCallback+0x678>)
 8003af4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003af8:	f7fc fce6 	bl	80004c8 <__aeabi_dmul>
 8003afc:	4602      	mov	r2, r0
 8003afe:	460b      	mov	r3, r1
 8003b00:	4610      	mov	r0, r2
 8003b02:	4619      	mov	r1, r3
 8003b04:	f7fc ffb8 	bl	8000a78 <__aeabi_d2f>
 8003b08:	4603      	mov	r3, r0
 8003b0a:	4a48      	ldr	r2, [pc, #288]	; (8003c2c <HAL_TIM_PeriodElapsedCallback+0x6dc>)
 8003b0c:	6013      	str	r3, [r2, #0]
		  accYc = (float)accY* 0.0078;
 8003b0e:	4b3f      	ldr	r3, [pc, #252]	; (8003c0c <HAL_TIM_PeriodElapsedCallback+0x6bc>)
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	4618      	mov	r0, r3
 8003b14:	f7fc fc80 	bl	8000418 <__aeabi_f2d>
 8003b18:	a32b      	add	r3, pc, #172	; (adr r3, 8003bc8 <HAL_TIM_PeriodElapsedCallback+0x678>)
 8003b1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b1e:	f7fc fcd3 	bl	80004c8 <__aeabi_dmul>
 8003b22:	4602      	mov	r2, r0
 8003b24:	460b      	mov	r3, r1
 8003b26:	4610      	mov	r0, r2
 8003b28:	4619      	mov	r1, r3
 8003b2a:	f7fc ffa5 	bl	8000a78 <__aeabi_d2f>
 8003b2e:	4603      	mov	r3, r0
 8003b30:	4a3f      	ldr	r2, [pc, #252]	; (8003c30 <HAL_TIM_PeriodElapsedCallback+0x6e0>)
 8003b32:	6013      	str	r3, [r2, #0]
		  accZc = (float)accZ* 0.0078;
 8003b34:	4b36      	ldr	r3, [pc, #216]	; (8003c10 <HAL_TIM_PeriodElapsedCallback+0x6c0>)
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	4618      	mov	r0, r3
 8003b3a:	f7fc fc6d 	bl	8000418 <__aeabi_f2d>
 8003b3e:	a322      	add	r3, pc, #136	; (adr r3, 8003bc8 <HAL_TIM_PeriodElapsedCallback+0x678>)
 8003b40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b44:	f7fc fcc0 	bl	80004c8 <__aeabi_dmul>
 8003b48:	4602      	mov	r2, r0
 8003b4a:	460b      	mov	r3, r1
 8003b4c:	4610      	mov	r0, r2
 8003b4e:	4619      	mov	r1, r3
 8003b50:	f7fc ff92 	bl	8000a78 <__aeabi_d2f>
 8003b54:	4603      	mov	r3, r0
 8003b56:	4a37      	ldr	r2, [pc, #220]	; (8003c34 <HAL_TIM_PeriodElapsedCallback+0x6e4>)
 8003b58:	6013      	str	r3, [r2, #0]

		  //float acc[3];
		  EKF.acc[0] = accX;// - AccXh;
 8003b5a:	4b2b      	ldr	r3, [pc, #172]	; (8003c08 <HAL_TIM_PeriodElapsedCallback+0x6b8>)
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	4a29      	ldr	r2, [pc, #164]	; (8003c04 <HAL_TIM_PeriodElapsedCallback+0x6b4>)
 8003b60:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200
		  EKF.acc[1] = accY;// - AccYh;
 8003b64:	4b29      	ldr	r3, [pc, #164]	; (8003c0c <HAL_TIM_PeriodElapsedCallback+0x6bc>)
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	4a26      	ldr	r2, [pc, #152]	; (8003c04 <HAL_TIM_PeriodElapsedCallback+0x6b4>)
 8003b6a:	f8c2 3204 	str.w	r3, [r2, #516]	; 0x204
		  EKF.acc[2] = accZ;// - AccZh;
 8003b6e:	4b28      	ldr	r3, [pc, #160]	; (8003c10 <HAL_TIM_PeriodElapsedCallback+0x6c0>)
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	4a24      	ldr	r2, [pc, #144]	; (8003c04 <HAL_TIM_PeriodElapsedCallback+0x6b4>)
 8003b74:	f8c2 3208 	str.w	r3, [r2, #520]	; 0x208

		  //float acctop=sqrt(accX*accX+accY*accY+accZ*accZ);		//Toplam ivme
		 // pitch_acc=asin(accY/acctop)*57.324;					//vme lerden hesaplanan pitch as

		  float g = 9.81;
 8003b78:	4b2f      	ldr	r3, [pc, #188]	; (8003c38 <HAL_TIM_PeriodElapsedCallback+0x6e8>)
 8003b7a:	643b      	str	r3, [r7, #64]	; 0x40
		  float roll_r  = deg2rad*EKF.state.angles[0];
 8003b7c:	4b21      	ldr	r3, [pc, #132]	; (8003c04 <HAL_TIM_PeriodElapsedCallback+0x6b4>)
 8003b7e:	f8d3 3194 	ldr.w	r3, [r3, #404]	; 0x194
 8003b82:	492e      	ldr	r1, [pc, #184]	; (8003c3c <HAL_TIM_PeriodElapsedCallback+0x6ec>)
 8003b84:	4618      	mov	r0, r3
 8003b86:	f7fd f8d5 	bl	8000d34 <__aeabi_fmul>
 8003b8a:	4603      	mov	r3, r0
 8003b8c:	63fb      	str	r3, [r7, #60]	; 0x3c
		  float pitch_r = deg2rad*EKF.state.angles[1];
 8003b8e:	4b1d      	ldr	r3, [pc, #116]	; (8003c04 <HAL_TIM_PeriodElapsedCallback+0x6b4>)
 8003b90:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 8003b94:	4929      	ldr	r1, [pc, #164]	; (8003c3c <HAL_TIM_PeriodElapsedCallback+0x6ec>)
 8003b96:	4618      	mov	r0, r3
 8003b98:	f7fd f8cc 	bl	8000d34 <__aeabi_fmul>
 8003b9c:	4603      	mov	r3, r0
 8003b9e:	63bb      	str	r3, [r7, #56]	; 0x38

		  //g body components, Without * g
		  float gx = sin(pitch_r);
 8003ba0:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8003ba2:	f7fd ff71 	bl	8001a88 <_ZSt3sinf>
 8003ba6:	6378      	str	r0, [r7, #52]	; 0x34
		  float gy = cos(pitch_r)*sin(roll_r);
 8003ba8:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8003baa:	f7fd ff61 	bl	8001a70 <_ZSt3cosf>
 8003bae:	4604      	mov	r4, r0
 8003bb0:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8003bb2:	f7fd ff69 	bl	8001a88 <_ZSt3sinf>
 8003bb6:	4603      	mov	r3, r0
 8003bb8:	4619      	mov	r1, r3
 8003bba:	4620      	mov	r0, r4
 8003bbc:	f7fd f8ba 	bl	8000d34 <__aeabi_fmul>
 8003bc0:	e03e      	b.n	8003c40 <HAL_TIM_PeriodElapsedCallback+0x6f0>
 8003bc2:	bf00      	nop
 8003bc4:	f3af 8000 	nop.w
 8003bc8:	8e8a71de 	.word	0x8e8a71de
 8003bcc:	3f7ff2e4 	.word	0x3f7ff2e4
 8003bd0:	200015c0 	.word	0x200015c0
 8003bd4:	200015a0 	.word	0x200015a0
 8003bd8:	200015b8 	.word	0x200015b8
 8003bdc:	20001608 	.word	0x20001608
 8003be0:	2000160c 	.word	0x2000160c
 8003be4:	20001610 	.word	0x20001610
 8003be8:	200008e8 	.word	0x200008e8
 8003bec:	41660000 	.word	0x41660000
 8003bf0:	200008b8 	.word	0x200008b8
 8003bf4:	200008ec 	.word	0x200008ec
 8003bf8:	200008bc 	.word	0x200008bc
 8003bfc:	200008f0 	.word	0x200008f0
 8003c00:	200008c0 	.word	0x200008c0
 8003c04:	20000b68 	.word	0x20000b68
 8003c08:	200008c4 	.word	0x200008c4
 8003c0c:	200008c8 	.word	0x200008c8
 8003c10:	200008cc 	.word	0x200008cc
 8003c14:	3f7f3b64 	.word	0x3f7f3b64
 8003c18:	3efae148 	.word	0x3efae148
 8003c1c:	3f7e978d 	.word	0x3f7e978d
 8003c20:	414d0a3d 	.word	0x414d0a3d
 8003c24:	3f797f63 	.word	0x3f797f63
 8003c28:	404d1eb8 	.word	0x404d1eb8
 8003c2c:	200008d0 	.word	0x200008d0
 8003c30:	200008d4 	.word	0x200008d4
 8003c34:	200008d8 	.word	0x200008d8
 8003c38:	411cf5c3 	.word	0x411cf5c3
 8003c3c:	3c8e8a72 	.word	0x3c8e8a72
 8003c40:	4603      	mov	r3, r0
 8003c42:	633b      	str	r3, [r7, #48]	; 0x30
		  float gz = cos(roll_r)*cos(pitch_r);
 8003c44:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8003c46:	f7fd ff13 	bl	8001a70 <_ZSt3cosf>
 8003c4a:	4604      	mov	r4, r0
 8003c4c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8003c4e:	f7fd ff0f 	bl	8001a70 <_ZSt3cosf>
 8003c52:	4603      	mov	r3, r0
 8003c54:	4619      	mov	r1, r3
 8003c56:	4620      	mov	r0, r4
 8003c58:	f7fd f86c 	bl	8000d34 <__aeabi_fmul>
 8003c5c:	4603      	mov	r3, r0
 8003c5e:	62fb      	str	r3, [r7, #44]	; 0x2c



		  accXc -= gx;
 8003c60:	4b98      	ldr	r3, [pc, #608]	; (8003ec4 <HAL_TIM_PeriodElapsedCallback+0x974>)
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8003c66:	4618      	mov	r0, r3
 8003c68:	f7fc ff5a 	bl	8000b20 <__aeabi_fsub>
 8003c6c:	4603      	mov	r3, r0
 8003c6e:	461a      	mov	r2, r3
 8003c70:	4b94      	ldr	r3, [pc, #592]	; (8003ec4 <HAL_TIM_PeriodElapsedCallback+0x974>)
 8003c72:	601a      	str	r2, [r3, #0]
		  accYc -= gy;
 8003c74:	4b94      	ldr	r3, [pc, #592]	; (8003ec8 <HAL_TIM_PeriodElapsedCallback+0x978>)
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003c7a:	4618      	mov	r0, r3
 8003c7c:	f7fc ff50 	bl	8000b20 <__aeabi_fsub>
 8003c80:	4603      	mov	r3, r0
 8003c82:	461a      	mov	r2, r3
 8003c84:	4b90      	ldr	r3, [pc, #576]	; (8003ec8 <HAL_TIM_PeriodElapsedCallback+0x978>)
 8003c86:	601a      	str	r2, [r3, #0]
		  accZc -= gz;
 8003c88:	4b90      	ldr	r3, [pc, #576]	; (8003ecc <HAL_TIM_PeriodElapsedCallback+0x97c>)
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003c8e:	4618      	mov	r0, r3
 8003c90:	f7fc ff46 	bl	8000b20 <__aeabi_fsub>
 8003c94:	4603      	mov	r3, r0
 8003c96:	461a      	mov	r2, r3
 8003c98:	4b8c      	ldr	r3, [pc, #560]	; (8003ecc <HAL_TIM_PeriodElapsedCallback+0x97c>)
 8003c9a:	601a      	str	r2, [r3, #0]

		  //Body to Local
		  accXm = accXc*cos(pitch_r) - accZc*cos(roll_r)*sin(pitch_r) - accYc*sin(roll_r)*sin(pitch_r);
 8003c9c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8003c9e:	f7fd fee7 	bl	8001a70 <_ZSt3cosf>
 8003ca2:	4602      	mov	r2, r0
 8003ca4:	4b87      	ldr	r3, [pc, #540]	; (8003ec4 <HAL_TIM_PeriodElapsedCallback+0x974>)
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	4619      	mov	r1, r3
 8003caa:	4610      	mov	r0, r2
 8003cac:	f7fd f842 	bl	8000d34 <__aeabi_fmul>
 8003cb0:	4603      	mov	r3, r0
 8003cb2:	461c      	mov	r4, r3
 8003cb4:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8003cb6:	f7fd fedb 	bl	8001a70 <_ZSt3cosf>
 8003cba:	4602      	mov	r2, r0
 8003cbc:	4b83      	ldr	r3, [pc, #524]	; (8003ecc <HAL_TIM_PeriodElapsedCallback+0x97c>)
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	4619      	mov	r1, r3
 8003cc2:	4610      	mov	r0, r2
 8003cc4:	f7fd f836 	bl	8000d34 <__aeabi_fmul>
 8003cc8:	4603      	mov	r3, r0
 8003cca:	461d      	mov	r5, r3
 8003ccc:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8003cce:	f7fd fedb 	bl	8001a88 <_ZSt3sinf>
 8003cd2:	4603      	mov	r3, r0
 8003cd4:	4619      	mov	r1, r3
 8003cd6:	4628      	mov	r0, r5
 8003cd8:	f7fd f82c 	bl	8000d34 <__aeabi_fmul>
 8003cdc:	4603      	mov	r3, r0
 8003cde:	4619      	mov	r1, r3
 8003ce0:	4620      	mov	r0, r4
 8003ce2:	f7fc ff1d 	bl	8000b20 <__aeabi_fsub>
 8003ce6:	4603      	mov	r3, r0
 8003ce8:	461c      	mov	r4, r3
 8003cea:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8003cec:	f7fd fecc 	bl	8001a88 <_ZSt3sinf>
 8003cf0:	4602      	mov	r2, r0
 8003cf2:	4b75      	ldr	r3, [pc, #468]	; (8003ec8 <HAL_TIM_PeriodElapsedCallback+0x978>)
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	4619      	mov	r1, r3
 8003cf8:	4610      	mov	r0, r2
 8003cfa:	f7fd f81b 	bl	8000d34 <__aeabi_fmul>
 8003cfe:	4603      	mov	r3, r0
 8003d00:	461d      	mov	r5, r3
 8003d02:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8003d04:	f7fd fec0 	bl	8001a88 <_ZSt3sinf>
 8003d08:	4603      	mov	r3, r0
 8003d0a:	4619      	mov	r1, r3
 8003d0c:	4628      	mov	r0, r5
 8003d0e:	f7fd f811 	bl	8000d34 <__aeabi_fmul>
 8003d12:	4603      	mov	r3, r0
 8003d14:	4619      	mov	r1, r3
 8003d16:	4620      	mov	r0, r4
 8003d18:	f7fc ff02 	bl	8000b20 <__aeabi_fsub>
 8003d1c:	4603      	mov	r3, r0
 8003d1e:	461a      	mov	r2, r3
 8003d20:	4b6b      	ldr	r3, [pc, #428]	; (8003ed0 <HAL_TIM_PeriodElapsedCallback+0x980>)
 8003d22:	601a      	str	r2, [r3, #0]
		  accYm = accYc*cos(roll_r) - accZc*sin(roll_r);
 8003d24:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8003d26:	f7fd fea3 	bl	8001a70 <_ZSt3cosf>
 8003d2a:	4602      	mov	r2, r0
 8003d2c:	4b66      	ldr	r3, [pc, #408]	; (8003ec8 <HAL_TIM_PeriodElapsedCallback+0x978>)
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	4619      	mov	r1, r3
 8003d32:	4610      	mov	r0, r2
 8003d34:	f7fc fffe 	bl	8000d34 <__aeabi_fmul>
 8003d38:	4603      	mov	r3, r0
 8003d3a:	461c      	mov	r4, r3
 8003d3c:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8003d3e:	f7fd fea3 	bl	8001a88 <_ZSt3sinf>
 8003d42:	4602      	mov	r2, r0
 8003d44:	4b61      	ldr	r3, [pc, #388]	; (8003ecc <HAL_TIM_PeriodElapsedCallback+0x97c>)
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	4619      	mov	r1, r3
 8003d4a:	4610      	mov	r0, r2
 8003d4c:	f7fc fff2 	bl	8000d34 <__aeabi_fmul>
 8003d50:	4603      	mov	r3, r0
 8003d52:	4619      	mov	r1, r3
 8003d54:	4620      	mov	r0, r4
 8003d56:	f7fc fee3 	bl	8000b20 <__aeabi_fsub>
 8003d5a:	4603      	mov	r3, r0
 8003d5c:	461a      	mov	r2, r3
 8003d5e:	4b5d      	ldr	r3, [pc, #372]	; (8003ed4 <HAL_TIM_PeriodElapsedCallback+0x984>)
 8003d60:	601a      	str	r2, [r3, #0]
		  accZm = accZc*cos(roll_r)*cos(pitch_r) + accXc*sin(pitch_r) + accYc*cos(pitch_r)*sin(roll_r);
 8003d62:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8003d64:	f7fd fe84 	bl	8001a70 <_ZSt3cosf>
 8003d68:	4602      	mov	r2, r0
 8003d6a:	4b58      	ldr	r3, [pc, #352]	; (8003ecc <HAL_TIM_PeriodElapsedCallback+0x97c>)
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	4619      	mov	r1, r3
 8003d70:	4610      	mov	r0, r2
 8003d72:	f7fc ffdf 	bl	8000d34 <__aeabi_fmul>
 8003d76:	4603      	mov	r3, r0
 8003d78:	461c      	mov	r4, r3
 8003d7a:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8003d7c:	f7fd fe78 	bl	8001a70 <_ZSt3cosf>
 8003d80:	4603      	mov	r3, r0
 8003d82:	4619      	mov	r1, r3
 8003d84:	4620      	mov	r0, r4
 8003d86:	f7fc ffd5 	bl	8000d34 <__aeabi_fmul>
 8003d8a:	4603      	mov	r3, r0
 8003d8c:	461c      	mov	r4, r3
 8003d8e:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8003d90:	f7fd fe7a 	bl	8001a88 <_ZSt3sinf>
 8003d94:	4602      	mov	r2, r0
 8003d96:	4b4b      	ldr	r3, [pc, #300]	; (8003ec4 <HAL_TIM_PeriodElapsedCallback+0x974>)
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	4619      	mov	r1, r3
 8003d9c:	4610      	mov	r0, r2
 8003d9e:	f7fc ffc9 	bl	8000d34 <__aeabi_fmul>
 8003da2:	4603      	mov	r3, r0
 8003da4:	4619      	mov	r1, r3
 8003da6:	4620      	mov	r0, r4
 8003da8:	f7fc febc 	bl	8000b24 <__addsf3>
 8003dac:	4603      	mov	r3, r0
 8003dae:	461c      	mov	r4, r3
 8003db0:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8003db2:	f7fd fe5d 	bl	8001a70 <_ZSt3cosf>
 8003db6:	4602      	mov	r2, r0
 8003db8:	4b43      	ldr	r3, [pc, #268]	; (8003ec8 <HAL_TIM_PeriodElapsedCallback+0x978>)
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	4619      	mov	r1, r3
 8003dbe:	4610      	mov	r0, r2
 8003dc0:	f7fc ffb8 	bl	8000d34 <__aeabi_fmul>
 8003dc4:	4603      	mov	r3, r0
 8003dc6:	461d      	mov	r5, r3
 8003dc8:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8003dca:	f7fd fe5d 	bl	8001a88 <_ZSt3sinf>
 8003dce:	4603      	mov	r3, r0
 8003dd0:	4619      	mov	r1, r3
 8003dd2:	4628      	mov	r0, r5
 8003dd4:	f7fc ffae 	bl	8000d34 <__aeabi_fmul>
 8003dd8:	4603      	mov	r3, r0
 8003dda:	4619      	mov	r1, r3
 8003ddc:	4620      	mov	r0, r4
 8003dde:	f7fc fea1 	bl	8000b24 <__addsf3>
 8003de2:	4603      	mov	r3, r0
 8003de4:	461a      	mov	r2, r3
 8003de6:	4b3c      	ldr	r3, [pc, #240]	; (8003ed8 <HAL_TIM_PeriodElapsedCallback+0x988>)
 8003de8:	601a      	str	r2, [r3, #0]


		  accXm *= g; accYm *= g; accZm *= g;
 8003dea:	4b39      	ldr	r3, [pc, #228]	; (8003ed0 <HAL_TIM_PeriodElapsedCallback+0x980>)
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8003df0:	4618      	mov	r0, r3
 8003df2:	f7fc ff9f 	bl	8000d34 <__aeabi_fmul>
 8003df6:	4603      	mov	r3, r0
 8003df8:	461a      	mov	r2, r3
 8003dfa:	4b35      	ldr	r3, [pc, #212]	; (8003ed0 <HAL_TIM_PeriodElapsedCallback+0x980>)
 8003dfc:	601a      	str	r2, [r3, #0]
 8003dfe:	4b35      	ldr	r3, [pc, #212]	; (8003ed4 <HAL_TIM_PeriodElapsedCallback+0x984>)
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8003e04:	4618      	mov	r0, r3
 8003e06:	f7fc ff95 	bl	8000d34 <__aeabi_fmul>
 8003e0a:	4603      	mov	r3, r0
 8003e0c:	461a      	mov	r2, r3
 8003e0e:	4b31      	ldr	r3, [pc, #196]	; (8003ed4 <HAL_TIM_PeriodElapsedCallback+0x984>)
 8003e10:	601a      	str	r2, [r3, #0]
 8003e12:	4b31      	ldr	r3, [pc, #196]	; (8003ed8 <HAL_TIM_PeriodElapsedCallback+0x988>)
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8003e18:	4618      	mov	r0, r3
 8003e1a:	f7fc ff8b 	bl	8000d34 <__aeabi_fmul>
 8003e1e:	4603      	mov	r3, r0
 8003e20:	461a      	mov	r2, r3
 8003e22:	4b2d      	ldr	r3, [pc, #180]	; (8003ed8 <HAL_TIM_PeriodElapsedCallback+0x988>)
 8003e24:	601a      	str	r2, [r3, #0]

		  //EKF.acc_vert = (accZc - 1.0)  * g;
		  EKF.acc_vert = accZm;
 8003e26:	4b2c      	ldr	r3, [pc, #176]	; (8003ed8 <HAL_TIM_PeriodElapsedCallback+0x988>)
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	4a2c      	ldr	r2, [pc, #176]	; (8003edc <HAL_TIM_PeriodElapsedCallback+0x98c>)
 8003e2c:	f8c2 3268 	str.w	r3, [r2, #616]	; 0x268
		  float accXm = ax_b  * g;
		  float accYm = (accYc-AccYh)  * g;
		  */


		  EKF.accXm = accXm;// * deg2rad*EKF.state.angles[1];
 8003e30:	4b27      	ldr	r3, [pc, #156]	; (8003ed0 <HAL_TIM_PeriodElapsedCallback+0x980>)
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	4a29      	ldr	r2, [pc, #164]	; (8003edc <HAL_TIM_PeriodElapsedCallback+0x98c>)
 8003e36:	f8c2 3280 	str.w	r3, [r2, #640]	; 0x280
		  EKF.accYm = accYm;
 8003e3a:	4b26      	ldr	r3, [pc, #152]	; (8003ed4 <HAL_TIM_PeriodElapsedCallback+0x984>)
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	4a27      	ldr	r2, [pc, #156]	; (8003edc <HAL_TIM_PeriodElapsedCallback+0x98c>)
 8003e40:	f8c2 3284 	str.w	r3, [r2, #644]	; 0x284
		  EKF.acc_pos_x = accXm;
 8003e44:	4b22      	ldr	r3, [pc, #136]	; (8003ed0 <HAL_TIM_PeriodElapsedCallback+0x980>)
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	4a24      	ldr	r2, [pc, #144]	; (8003edc <HAL_TIM_PeriodElapsedCallback+0x98c>)
 8003e4a:	f8c2 318c 	str.w	r3, [r2, #396]	; 0x18c
		  EKF.acc_pos_y = -accYm;
 8003e4e:	4b21      	ldr	r3, [pc, #132]	; (8003ed4 <HAL_TIM_PeriodElapsedCallback+0x984>)
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8003e56:	4a21      	ldr	r2, [pc, #132]	; (8003edc <HAL_TIM_PeriodElapsedCallback+0x98c>)
 8003e58:	f8c2 3190 	str.w	r3, [r2, #400]	; 0x190

		  EKF.sonar_alt = sonar_alt;
 8003e5c:	4b20      	ldr	r3, [pc, #128]	; (8003ee0 <HAL_TIM_PeriodElapsedCallback+0x990>)
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	4a1e      	ldr	r2, [pc, #120]	; (8003edc <HAL_TIM_PeriodElapsedCallback+0x98c>)
 8003e62:	f8c2 3274 	str.w	r3, [r2, #628]	; 0x274
		  EKF.baro_alt = baro_alt;
 8003e66:	4b1f      	ldr	r3, [pc, #124]	; (8003ee4 <HAL_TIM_PeriodElapsedCallback+0x994>)
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	4a1c      	ldr	r2, [pc, #112]	; (8003edc <HAL_TIM_PeriodElapsedCallback+0x98c>)
 8003e6c:	f8c2 3278 	str.w	r3, [r2, #632]	; 0x278
		  EKF.yaw_acc  = -1*euler_angles.yaw;
 8003e70:	4b1d      	ldr	r3, [pc, #116]	; (8003ee8 <HAL_TIM_PeriodElapsedCallback+0x998>)
 8003e72:	689b      	ldr	r3, [r3, #8]
 8003e74:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8003e78:	4a18      	ldr	r2, [pc, #96]	; (8003edc <HAL_TIM_PeriodElapsedCallback+0x98c>)
 8003e7a:	f8c2 31d4 	str.w	r3, [r2, #468]	; 0x1d4

		  EKF.Run();
 8003e7e:	4817      	ldr	r0, [pc, #92]	; (8003edc <HAL_TIM_PeriodElapsedCallback+0x98c>)
 8003e80:	f00b fa84 	bl	800f38c <_ZN15Kalman_Filtresi3RunEv>
			  Qs = 1e4;
		  }
*/


		  state.angles[0]  	  = EKF.state.angles[0];
 8003e84:	4b15      	ldr	r3, [pc, #84]	; (8003edc <HAL_TIM_PeriodElapsedCallback+0x98c>)
 8003e86:	f8d3 3194 	ldr.w	r3, [r3, #404]	; 0x194
 8003e8a:	4a18      	ldr	r2, [pc, #96]	; (8003eec <HAL_TIM_PeriodElapsedCallback+0x99c>)
 8003e8c:	6013      	str	r3, [r2, #0]
		  state.angles[1] 	  = EKF.state.angles[1];
 8003e8e:	4b13      	ldr	r3, [pc, #76]	; (8003edc <HAL_TIM_PeriodElapsedCallback+0x98c>)
 8003e90:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 8003e94:	4a15      	ldr	r2, [pc, #84]	; (8003eec <HAL_TIM_PeriodElapsedCallback+0x99c>)
 8003e96:	6053      	str	r3, [r2, #4]
		  state.angles[2]     = EKF.state.angles[2];
 8003e98:	4b10      	ldr	r3, [pc, #64]	; (8003edc <HAL_TIM_PeriodElapsedCallback+0x98c>)
 8003e9a:	f8d3 319c 	ldr.w	r3, [r3, #412]	; 0x19c
 8003e9e:	4a13      	ldr	r2, [pc, #76]	; (8003eec <HAL_TIM_PeriodElapsedCallback+0x99c>)
 8003ea0:	6093      	str	r3, [r2, #8]

		  state.rates[0] = EKF.state.rates[0];
 8003ea2:	4b0e      	ldr	r3, [pc, #56]	; (8003edc <HAL_TIM_PeriodElapsedCallback+0x98c>)
 8003ea4:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8003ea8:	4a10      	ldr	r2, [pc, #64]	; (8003eec <HAL_TIM_PeriodElapsedCallback+0x99c>)
 8003eaa:	60d3      	str	r3, [r2, #12]
		  state.rates[1] = EKF.state.rates[1];
 8003eac:	4b0b      	ldr	r3, [pc, #44]	; (8003edc <HAL_TIM_PeriodElapsedCallback+0x98c>)
 8003eae:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 8003eb2:	4a0e      	ldr	r2, [pc, #56]	; (8003eec <HAL_TIM_PeriodElapsedCallback+0x99c>)
 8003eb4:	6113      	str	r3, [r2, #16]
		  state.rates[2] = EKF.state.rates[2];
 8003eb6:	4b09      	ldr	r3, [pc, #36]	; (8003edc <HAL_TIM_PeriodElapsedCallback+0x98c>)
 8003eb8:	f8d3 31a8 	ldr.w	r3, [r3, #424]	; 0x1a8
 8003ebc:	4a0b      	ldr	r2, [pc, #44]	; (8003eec <HAL_TIM_PeriodElapsedCallback+0x99c>)
 8003ebe:	6153      	str	r3, [r2, #20]
 8003ec0:	e016      	b.n	8003ef0 <HAL_TIM_PeriodElapsedCallback+0x9a0>
 8003ec2:	bf00      	nop
 8003ec4:	200008d0 	.word	0x200008d0
 8003ec8:	200008d4 	.word	0x200008d4
 8003ecc:	200008d8 	.word	0x200008d8
 8003ed0:	200008dc 	.word	0x200008dc
 8003ed4:	200008e0 	.word	0x200008e0
 8003ed8:	200008e4 	.word	0x200008e4
 8003edc:	20000b68 	.word	0x20000b68
 8003ee0:	200015a4 	.word	0x200015a4
 8003ee4:	200015a0 	.word	0x200015a0
 8003ee8:	2000162c 	.word	0x2000162c
 8003eec:	20000930 	.word	0x20000930


		 // alpha_des = 0;
		 // printf("roll: %d\r\n",int(roll));

			checkMode(ch[MOD_CH-1]);
 8003ef0:	4b67      	ldr	r3, [pc, #412]	; (8004090 <HAL_TIM_PeriodElapsedCallback+0xb40>)
 8003ef2:	69db      	ldr	r3, [r3, #28]
 8003ef4:	4618      	mov	r0, r3
 8003ef6:	f7fe fac3 	bl	8002480 <_Z9checkModei>

			controller.z_vel = EKF.vz;
 8003efa:	4b66      	ldr	r3, [pc, #408]	; (8004094 <HAL_TIM_PeriodElapsedCallback+0xb44>)
 8003efc:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
 8003f00:	4a65      	ldr	r2, [pc, #404]	; (8004098 <HAL_TIM_PeriodElapsedCallback+0xb48>)
 8003f02:	f8c2 3198 	str.w	r3, [r2, #408]	; 0x198
			controller.z = EKF.alt_gnd;
 8003f06:	4b63      	ldr	r3, [pc, #396]	; (8004094 <HAL_TIM_PeriodElapsedCallback+0xb44>)
 8003f08:	f8d3 326c 	ldr.w	r3, [r3, #620]	; 0x26c
 8003f0c:	4a62      	ldr	r2, [pc, #392]	; (8004098 <HAL_TIM_PeriodElapsedCallback+0xb48>)
 8003f0e:	f8c2 31a0 	str.w	r3, [r2, #416]	; 0x1a0

			controller.vx	 = EKF.vx;
 8003f12:	4b60      	ldr	r3, [pc, #384]	; (8004094 <HAL_TIM_PeriodElapsedCallback+0xb44>)
 8003f14:	f8d3 3228 	ldr.w	r3, [r3, #552]	; 0x228
 8003f18:	4a5f      	ldr	r2, [pc, #380]	; (8004098 <HAL_TIM_PeriodElapsedCallback+0xb48>)
 8003f1a:	f8c2 31a8 	str.w	r3, [r2, #424]	; 0x1a8
			controller.x     = EKF.x;
 8003f1e:	4b5d      	ldr	r3, [pc, #372]	; (8004094 <HAL_TIM_PeriodElapsedCallback+0xb44>)
 8003f20:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8003f24:	4a5c      	ldr	r2, [pc, #368]	; (8004098 <HAL_TIM_PeriodElapsedCallback+0xb48>)
 8003f26:	f8c2 31b0 	str.w	r3, [r2, #432]	; 0x1b0

			controller.vy	 = EKF.vy;
 8003f2a:	4b5a      	ldr	r3, [pc, #360]	; (8004094 <HAL_TIM_PeriodElapsedCallback+0xb44>)
 8003f2c:	f8d3 3238 	ldr.w	r3, [r3, #568]	; 0x238
 8003f30:	4a59      	ldr	r2, [pc, #356]	; (8004098 <HAL_TIM_PeriodElapsedCallback+0xb48>)
 8003f32:	f8c2 31b8 	str.w	r3, [r2, #440]	; 0x1b8
			controller.y     = EKF.y;
 8003f36:	4b57      	ldr	r3, [pc, #348]	; (8004094 <HAL_TIM_PeriodElapsedCallback+0xb44>)
 8003f38:	f8d3 3234 	ldr.w	r3, [r3, #564]	; 0x234
 8003f3c:	4a56      	ldr	r2, [pc, #344]	; (8004098 <HAL_TIM_PeriodElapsedCallback+0xb48>)
 8003f3e:	f8c2 31c0 	str.w	r3, [r2, #448]	; 0x1c0

		  controller.state = state;
 8003f42:	4b55      	ldr	r3, [pc, #340]	; (8004098 <HAL_TIM_PeriodElapsedCallback+0xb48>)
 8003f44:	4a55      	ldr	r2, [pc, #340]	; (800409c <HAL_TIM_PeriodElapsedCallback+0xb4c>)
 8003f46:	f503 74a8 	add.w	r4, r3, #336	; 0x150
 8003f4a:	4615      	mov	r5, r2
 8003f4c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003f4e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003f50:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003f52:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003f54:	682b      	ldr	r3, [r5, #0]
 8003f56:	6023      	str	r3, [r4, #0]
		  controller.state_des = state_des;
 8003f58:	4b4f      	ldr	r3, [pc, #316]	; (8004098 <HAL_TIM_PeriodElapsedCallback+0xb48>)
 8003f5a:	4a51      	ldr	r2, [pc, #324]	; (80040a0 <HAL_TIM_PeriodElapsedCallback+0xb50>)
 8003f5c:	f503 74ba 	add.w	r4, r3, #372	; 0x174
 8003f60:	4615      	mov	r5, r2
 8003f62:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003f64:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003f66:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003f68:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003f6a:	682b      	ldr	r3, [r5, #0]
 8003f6c:	6023      	str	r3, [r4, #0]
		  controller.ch3 = ch[2];
 8003f6e:	4b48      	ldr	r3, [pc, #288]	; (8004090 <HAL_TIM_PeriodElapsedCallback+0xb40>)
 8003f70:	689b      	ldr	r3, [r3, #8]
 8003f72:	4618      	mov	r0, r3
 8003f74:	f7fc fe8a 	bl	8000c8c <__aeabi_i2f>
 8003f78:	4603      	mov	r3, r0
 8003f7a:	4a47      	ldr	r2, [pc, #284]	; (8004098 <HAL_TIM_PeriodElapsedCallback+0xb48>)
 8003f7c:	f8c2 31a4 	str.w	r3, [r2, #420]	; 0x1a4
		  controller.ch2 = ch[1];
 8003f80:	4b43      	ldr	r3, [pc, #268]	; (8004090 <HAL_TIM_PeriodElapsedCallback+0xb40>)
 8003f82:	685b      	ldr	r3, [r3, #4]
 8003f84:	4618      	mov	r0, r3
 8003f86:	f7fc fe81 	bl	8000c8c <__aeabi_i2f>
 8003f8a:	4603      	mov	r3, r0
 8003f8c:	4a42      	ldr	r2, [pc, #264]	; (8004098 <HAL_TIM_PeriodElapsedCallback+0xb48>)
 8003f8e:	f8c2 31b4 	str.w	r3, [r2, #436]	; 0x1b4
		  controller.ch1 = ch[0];
 8003f92:	4b3f      	ldr	r3, [pc, #252]	; (8004090 <HAL_TIM_PeriodElapsedCallback+0xb40>)
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	4618      	mov	r0, r3
 8003f98:	f7fc fe78 	bl	8000c8c <__aeabi_i2f>
 8003f9c:	4603      	mov	r3, r0
 8003f9e:	4a3e      	ldr	r2, [pc, #248]	; (8004098 <HAL_TIM_PeriodElapsedCallback+0xb48>)
 8003fa0:	f8c2 31c4 	str.w	r3, [r2, #452]	; 0x1c4
		  controller.Run();
 8003fa4:	483c      	ldr	r0, [pc, #240]	; (8004098 <HAL_TIM_PeriodElapsedCallback+0xb48>)
 8003fa6:	f006 fbb5 	bl	800a714 <_ZN10Controller3RunEv>

		  controller_output[0] = controller.controller_output_pwm[0];
 8003faa:	4b3b      	ldr	r3, [pc, #236]	; (8004098 <HAL_TIM_PeriodElapsedCallback+0xb48>)
 8003fac:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
 8003fb0:	4a3c      	ldr	r2, [pc, #240]	; (80040a4 <HAL_TIM_PeriodElapsedCallback+0xb54>)
 8003fb2:	6013      	str	r3, [r2, #0]
		  controller_output[1] = controller.controller_output_pwm[1];
 8003fb4:	4b38      	ldr	r3, [pc, #224]	; (8004098 <HAL_TIM_PeriodElapsedCallback+0xb48>)
 8003fb6:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 8003fba:	4a3a      	ldr	r2, [pc, #232]	; (80040a4 <HAL_TIM_PeriodElapsedCallback+0xb54>)
 8003fbc:	6053      	str	r3, [r2, #4]
		  controller_output[2] = controller.controller_output_pwm[2];
 8003fbe:	4b36      	ldr	r3, [pc, #216]	; (8004098 <HAL_TIM_PeriodElapsedCallback+0xb48>)
 8003fc0:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
 8003fc4:	4a37      	ldr	r2, [pc, #220]	; (80040a4 <HAL_TIM_PeriodElapsedCallback+0xb54>)
 8003fc6:	6093      	str	r3, [r2, #8]
		  controller_output[3] = controller.controller_output_pwm[3];
 8003fc8:	4b33      	ldr	r3, [pc, #204]	; (8004098 <HAL_TIM_PeriodElapsedCallback+0xb48>)
 8003fca:	f8d3 3124 	ldr.w	r3, [r3, #292]	; 0x124
 8003fce:	4a35      	ldr	r2, [pc, #212]	; (80040a4 <HAL_TIM_PeriodElapsedCallback+0xb54>)
 8003fd0:	60d3      	str	r3, [r2, #12]
#endif
		#ifdef UAV1

		  if(armed) {
 8003fd2:	4b35      	ldr	r3, [pc, #212]	; (80040a8 <HAL_TIM_PeriodElapsedCallback+0xb58>)
 8003fd4:	781b      	ldrb	r3, [r3, #0]
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d031      	beq.n	800403e <HAL_TIM_PeriodElapsedCallback+0xaee>



			  if(ch[EMERGENCY_CH-1] < 1500 && ch[3-1] > CH3_MIN + 100) {
 8003fda:	4b2d      	ldr	r3, [pc, #180]	; (8004090 <HAL_TIM_PeriodElapsedCallback+0xb40>)
 8003fdc:	691b      	ldr	r3, [r3, #16]
 8003fde:	f240 52db 	movw	r2, #1499	; 0x5db
 8003fe2:	4293      	cmp	r3, r2
 8003fe4:	dc1a      	bgt.n	800401c <HAL_TIM_PeriodElapsedCallback+0xacc>
 8003fe6:	4b2a      	ldr	r3, [pc, #168]	; (8004090 <HAL_TIM_PeriodElapsedCallback+0xb40>)
 8003fe8:	689b      	ldr	r3, [r3, #8]
 8003fea:	f240 424c 	movw	r2, #1100	; 0x44c
 8003fee:	4293      	cmp	r3, r2
 8003ff0:	dd14      	ble.n	800401c <HAL_TIM_PeriodElapsedCallback+0xacc>

				  controller_output_2[0] = controller.controller_output_pwm2[0];
 8003ff2:	4b29      	ldr	r3, [pc, #164]	; (8004098 <HAL_TIM_PeriodElapsedCallback+0xb48>)
 8003ff4:	f8d3 3128 	ldr.w	r3, [r3, #296]	; 0x128
 8003ff8:	4a2c      	ldr	r2, [pc, #176]	; (80040ac <HAL_TIM_PeriodElapsedCallback+0xb5c>)
 8003ffa:	6013      	str	r3, [r2, #0]
				  controller_output_2[1] = controller.controller_output_pwm2[1];
 8003ffc:	4b26      	ldr	r3, [pc, #152]	; (8004098 <HAL_TIM_PeriodElapsedCallback+0xb48>)
 8003ffe:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 8004002:	4a2a      	ldr	r2, [pc, #168]	; (80040ac <HAL_TIM_PeriodElapsedCallback+0xb5c>)
 8004004:	6053      	str	r3, [r2, #4]
				  controller_output_2[2] = controller.controller_output_pwm2[2];
 8004006:	4b24      	ldr	r3, [pc, #144]	; (8004098 <HAL_TIM_PeriodElapsedCallback+0xb48>)
 8004008:	f8d3 3130 	ldr.w	r3, [r3, #304]	; 0x130
 800400c:	4a27      	ldr	r2, [pc, #156]	; (80040ac <HAL_TIM_PeriodElapsedCallback+0xb5c>)
 800400e:	6093      	str	r3, [r2, #8]
				  controller_output_2[3] = controller.controller_output_pwm2[3];
 8004010:	4b21      	ldr	r3, [pc, #132]	; (8004098 <HAL_TIM_PeriodElapsedCallback+0xb48>)
 8004012:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
 8004016:	4a25      	ldr	r2, [pc, #148]	; (80040ac <HAL_TIM_PeriodElapsedCallback+0xb5c>)
 8004018:	60d3      	str	r3, [r2, #12]
 800401a:	e020      	b.n	800405e <HAL_TIM_PeriodElapsedCallback+0xb0e>

			  }

			  else {
				  controller_output_2[0] = 1000;
 800401c:	4b23      	ldr	r3, [pc, #140]	; (80040ac <HAL_TIM_PeriodElapsedCallback+0xb5c>)
 800401e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004022:	601a      	str	r2, [r3, #0]
				  controller_output_2[1] = 1000;
 8004024:	4b21      	ldr	r3, [pc, #132]	; (80040ac <HAL_TIM_PeriodElapsedCallback+0xb5c>)
 8004026:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800402a:	605a      	str	r2, [r3, #4]
				  controller_output_2[2] = 1000;
 800402c:	4b1f      	ldr	r3, [pc, #124]	; (80040ac <HAL_TIM_PeriodElapsedCallback+0xb5c>)
 800402e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004032:	609a      	str	r2, [r3, #8]
				  controller_output_2[3] = 1000;
 8004034:	4b1d      	ldr	r3, [pc, #116]	; (80040ac <HAL_TIM_PeriodElapsedCallback+0xb5c>)
 8004036:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800403a:	60da      	str	r2, [r3, #12]
 800403c:	e00f      	b.n	800405e <HAL_TIM_PeriodElapsedCallback+0xb0e>
			  }

		  }

		  else {
			  controller_output_2[0] = 1000;
 800403e:	4b1b      	ldr	r3, [pc, #108]	; (80040ac <HAL_TIM_PeriodElapsedCallback+0xb5c>)
 8004040:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004044:	601a      	str	r2, [r3, #0]
			  controller_output_2[1] = 1000;
 8004046:	4b19      	ldr	r3, [pc, #100]	; (80040ac <HAL_TIM_PeriodElapsedCallback+0xb5c>)
 8004048:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800404c:	605a      	str	r2, [r3, #4]
			  controller_output_2[2] = 1000;
 800404e:	4b17      	ldr	r3, [pc, #92]	; (80040ac <HAL_TIM_PeriodElapsedCallback+0xb5c>)
 8004050:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004054:	609a      	str	r2, [r3, #8]
			  controller_output_2[3] = 1000;
 8004056:	4b15      	ldr	r3, [pc, #84]	; (80040ac <HAL_TIM_PeriodElapsedCallback+0xb5c>)
 8004058:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800405c:	60da      	str	r2, [r3, #12]
		  }
		#endif

		  state_des.rates[0] = controller.roll_rate_des;
 800405e:	4b0e      	ldr	r3, [pc, #56]	; (8004098 <HAL_TIM_PeriodElapsedCallback+0xb48>)
 8004060:	f8d3 3144 	ldr.w	r3, [r3, #324]	; 0x144
 8004064:	4a0e      	ldr	r2, [pc, #56]	; (80040a0 <HAL_TIM_PeriodElapsedCallback+0xb50>)
 8004066:	60d3      	str	r3, [r2, #12]
		  state_des.rates[1] = controller.pitch_rate_des;
 8004068:	4b0b      	ldr	r3, [pc, #44]	; (8004098 <HAL_TIM_PeriodElapsedCallback+0xb48>)
 800406a:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 800406e:	4a0c      	ldr	r2, [pc, #48]	; (80040a0 <HAL_TIM_PeriodElapsedCallback+0xb50>)
 8004070:	6113      	str	r3, [r2, #16]

		  //ie_roll_sat = controller.pid_roll.ie_roll_sat;
		 // SendTelem();
		  TelemPack();
 8004072:	f7fe fc11 	bl	8002898 <_Z9TelemPackv>
		  CheckFailsafe();
 8004076:	f7fe faf9 	bl	800266c <_Z13CheckFailsafev>
		  CheckSwarm();
 800407a:	f7fe fab7 	bl	80025ec <_Z10CheckSwarmv>
		  PWMYaz();
 800407e:	f7ff f957 	bl	8003330 <_Z6PWMYazv>
		  SwitchMag();
 8004082:	f7fe fa4d 	bl	8002520 <_Z9SwitchMagv>


		  //HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_1);
		}
		}
	}
 8004086:	bf00      	nop
 8004088:	3754      	adds	r7, #84	; 0x54
 800408a:	46bd      	mov	sp, r7
 800408c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800408e:	bf00      	nop
 8004090:	20001508 	.word	0x20001508
 8004094:	20000b68 	.word	0x20000b68
 8004098:	20000ea8 	.word	0x20000ea8
 800409c:	20000930 	.word	0x20000930
 80040a0:	2000090c 	.word	0x2000090c
 80040a4:	200014d8 	.word	0x200014d8
 80040a8:	2000159d 	.word	0x2000159d
 80040ac:	200014e8 	.word	0x200014e8

080040b0 <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)

{
 80040b0:	b580      	push	{r7, lr}
 80040b2:	b082      	sub	sp, #8
 80040b4:	af00      	add	r7, sp, #0
 80040b6:	6078      	str	r0, [r7, #4]

 if(htim == &htim3) {
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	4a55      	ldr	r2, [pc, #340]	; (8004210 <HAL_TIM_IC_CaptureCallback+0x160>)
 80040bc:	4293      	cmp	r3, r2
 80040be:	f040 80a2 	bne.w	8004206 <HAL_TIM_IC_CaptureCallback+0x156>


	if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_3)  // if the interrupt source is channel1
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	7f1b      	ldrb	r3, [r3, #28]
 80040c6:	2b04      	cmp	r3, #4
 80040c8:	f040 809d 	bne.w	8004206 <HAL_TIM_IC_CaptureCallback+0x156>
	{
				IC_Val1 = IC_Val2;
 80040cc:	4b51      	ldr	r3, [pc, #324]	; (8004214 <HAL_TIM_IC_CaptureCallback+0x164>)
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	4a51      	ldr	r2, [pc, #324]	; (8004218 <HAL_TIM_IC_CaptureCallback+0x168>)
 80040d2:	6013      	str	r3, [r2, #0]
				IC_Val2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_3);  // read second value
 80040d4:	2108      	movs	r1, #8
 80040d6:	6878      	ldr	r0, [r7, #4]
 80040d8:	f004 fda2 	bl	8008c20 <HAL_TIM_ReadCapturedValue>
 80040dc:	4603      	mov	r3, r0
 80040de:	461a      	mov	r2, r3
 80040e0:	4b4c      	ldr	r3, [pc, #304]	; (8004214 <HAL_TIM_IC_CaptureCallback+0x164>)
 80040e2:	601a      	str	r2, [r3, #0]
				Diff = IC_Val2-IC_Val1;
 80040e4:	4b4b      	ldr	r3, [pc, #300]	; (8004214 <HAL_TIM_IC_CaptureCallback+0x164>)
 80040e6:	681a      	ldr	r2, [r3, #0]
 80040e8:	4b4b      	ldr	r3, [pc, #300]	; (8004218 <HAL_TIM_IC_CaptureCallback+0x168>)
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	1ad3      	subs	r3, r2, r3
 80040ee:	4a4b      	ldr	r2, [pc, #300]	; (800421c <HAL_TIM_IC_CaptureCallback+0x16c>)
 80040f0:	6013      	str	r3, [r2, #0]
				if(Diff < 0) {
 80040f2:	4b4a      	ldr	r3, [pc, #296]	; (800421c <HAL_TIM_IC_CaptureCallback+0x16c>)
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	0fdb      	lsrs	r3, r3, #31
 80040f8:	b2db      	uxtb	r3, r3
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d006      	beq.n	800410c <HAL_TIM_IC_CaptureCallback+0x5c>
					Diff+=65535;
 80040fe:	4b47      	ldr	r3, [pc, #284]	; (800421c <HAL_TIM_IC_CaptureCallback+0x16c>)
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 8004106:	33ff      	adds	r3, #255	; 0xff
 8004108:	4a44      	ldr	r2, [pc, #272]	; (800421c <HAL_TIM_IC_CaptureCallback+0x16c>)
 800410a:	6013      	str	r3, [r2, #0]

				}
				//printf("Diff: %d\n",Diff);
					if(Diff >= 800 && Diff <= 2000) {
 800410c:	4b43      	ldr	r3, [pc, #268]	; (800421c <HAL_TIM_IC_CaptureCallback+0x16c>)
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 8004114:	db06      	blt.n	8004124 <HAL_TIM_IC_CaptureCallback+0x74>
 8004116:	4b41      	ldr	r3, [pc, #260]	; (800421c <HAL_TIM_IC_CaptureCallback+0x16c>)
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800411e:	dc01      	bgt.n	8004124 <HAL_TIM_IC_CaptureCallback+0x74>
 8004120:	2301      	movs	r3, #1
 8004122:	e000      	b.n	8004126 <HAL_TIM_IC_CaptureCallback+0x76>
 8004124:	2300      	movs	r3, #0
 8004126:	2b00      	cmp	r3, #0
 8004128:	d01c      	beq.n	8004164 <HAL_TIM_IC_CaptureCallback+0xb4>
					#ifdef UAV1
						ch_[i] = ch[i];
 800412a:	4b3d      	ldr	r3, [pc, #244]	; (8004220 <HAL_TIM_IC_CaptureCallback+0x170>)
 800412c:	881b      	ldrh	r3, [r3, #0]
 800412e:	b21b      	sxth	r3, r3
 8004130:	461a      	mov	r2, r3
 8004132:	4b3b      	ldr	r3, [pc, #236]	; (8004220 <HAL_TIM_IC_CaptureCallback+0x170>)
 8004134:	881b      	ldrh	r3, [r3, #0]
 8004136:	b21b      	sxth	r3, r3
 8004138:	4619      	mov	r1, r3
 800413a:	4b3a      	ldr	r3, [pc, #232]	; (8004224 <HAL_TIM_IC_CaptureCallback+0x174>)
 800413c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004140:	4a39      	ldr	r2, [pc, #228]	; (8004228 <HAL_TIM_IC_CaptureCallback+0x178>)
 8004142:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
						ch[i] = Diff;
 8004146:	4b36      	ldr	r3, [pc, #216]	; (8004220 <HAL_TIM_IC_CaptureCallback+0x170>)
 8004148:	881b      	ldrh	r3, [r3, #0]
 800414a:	b21b      	sxth	r3, r3
 800414c:	4619      	mov	r1, r3
 800414e:	4b33      	ldr	r3, [pc, #204]	; (800421c <HAL_TIM_IC_CaptureCallback+0x16c>)
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	4a34      	ldr	r2, [pc, #208]	; (8004224 <HAL_TIM_IC_CaptureCallback+0x174>)
 8004154:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
						ch_count++;
 8004158:	4b34      	ldr	r3, [pc, #208]	; (800422c <HAL_TIM_IC_CaptureCallback+0x17c>)
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	3301      	adds	r3, #1
 800415e:	4a33      	ldr	r2, [pc, #204]	; (800422c <HAL_TIM_IC_CaptureCallback+0x17c>)
 8004160:	6013      	str	r3, [r2, #0]
 8004162:	e015      	b.n	8004190 <HAL_TIM_IC_CaptureCallback+0xe0>
						ch_count++;
					#endif

					}

					else if(Diff > CH0) {
 8004164:	4b2d      	ldr	r3, [pc, #180]	; (800421c <HAL_TIM_IC_CaptureCallback+0x16c>)
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	f241 3288 	movw	r2, #5000	; 0x1388
 800416c:	4293      	cmp	r3, r2
 800416e:	bfcc      	ite	gt
 8004170:	2301      	movgt	r3, #1
 8004172:	2300      	movle	r3, #0
 8004174:	b2db      	uxtb	r3, r3
 8004176:	2b00      	cmp	r3, #0
 8004178:	d00a      	beq.n	8004190 <HAL_TIM_IC_CaptureCallback+0xe0>
						//ch[CH_NUM] = ch[i];
						i = -1;
 800417a:	4b29      	ldr	r3, [pc, #164]	; (8004220 <HAL_TIM_IC_CaptureCallback+0x170>)
 800417c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004180:	801a      	strh	r2, [r3, #0]
						ch[CH_NUM] = Diff;
 8004182:	4b26      	ldr	r3, [pc, #152]	; (800421c <HAL_TIM_IC_CaptureCallback+0x16c>)
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	4a27      	ldr	r2, [pc, #156]	; (8004224 <HAL_TIM_IC_CaptureCallback+0x174>)
 8004188:	6293      	str	r3, [r2, #40]	; 0x28
						sync = 1;
 800418a:	4b29      	ldr	r3, [pc, #164]	; (8004230 <HAL_TIM_IC_CaptureCallback+0x180>)
 800418c:	2201      	movs	r2, #1
 800418e:	801a      	strh	r2, [r3, #0]
					}




				state_des.angles[0] =  pwm2ang(ch[0]);
 8004190:	4b24      	ldr	r3, [pc, #144]	; (8004224 <HAL_TIM_IC_CaptureCallback+0x174>)
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	b29b      	uxth	r3, r3
 8004196:	4618      	mov	r0, r3
 8004198:	f7fe fdb6 	bl	8002d08 <_Z7pwm2angt>
 800419c:	4603      	mov	r3, r0
 800419e:	4a25      	ldr	r2, [pc, #148]	; (8004234 <HAL_TIM_IC_CaptureCallback+0x184>)
 80041a0:	6013      	str	r3, [r2, #0]
				state_des.angles[1] =  pwm2ang(ch[1]);
 80041a2:	4b20      	ldr	r3, [pc, #128]	; (8004224 <HAL_TIM_IC_CaptureCallback+0x174>)
 80041a4:	685b      	ldr	r3, [r3, #4]
 80041a6:	b29b      	uxth	r3, r3
 80041a8:	4618      	mov	r0, r3
 80041aa:	f7fe fdad 	bl	8002d08 <_Z7pwm2angt>
 80041ae:	4603      	mov	r3, r0
 80041b0:	4a20      	ldr	r2, [pc, #128]	; (8004234 <HAL_TIM_IC_CaptureCallback+0x184>)
 80041b2:	6053      	str	r3, [r2, #4]
				state_des.angles[2] =  0;
 80041b4:	4b1f      	ldr	r3, [pc, #124]	; (8004234 <HAL_TIM_IC_CaptureCallback+0x184>)
 80041b6:	f04f 0200 	mov.w	r2, #0
 80041ba:	609a      	str	r2, [r3, #8]
				state_des.rates[2] = pwm2rate(ch[3]);
 80041bc:	4b19      	ldr	r3, [pc, #100]	; (8004224 <HAL_TIM_IC_CaptureCallback+0x174>)
 80041be:	68db      	ldr	r3, [r3, #12]
 80041c0:	b29b      	uxth	r3, r3
 80041c2:	4618      	mov	r0, r3
 80041c4:	f7fe fddc 	bl	8002d80 <_Z8pwm2ratet>
 80041c8:	4603      	mov	r3, r0
 80041ca:	4a1a      	ldr	r2, [pc, #104]	; (8004234 <HAL_TIM_IC_CaptureCallback+0x184>)
 80041cc:	6153      	str	r3, [r2, #20]

				i++;
 80041ce:	4b14      	ldr	r3, [pc, #80]	; (8004220 <HAL_TIM_IC_CaptureCallback+0x170>)
 80041d0:	881b      	ldrh	r3, [r3, #0]
 80041d2:	b21b      	sxth	r3, r3
 80041d4:	b29b      	uxth	r3, r3
 80041d6:	3301      	adds	r3, #1
 80041d8:	b29b      	uxth	r3, r3
 80041da:	b21a      	sxth	r2, r3
 80041dc:	4b10      	ldr	r3, [pc, #64]	; (8004220 <HAL_TIM_IC_CaptureCallback+0x170>)
 80041de:	801a      	strh	r2, [r3, #0]
				i = i % (CH_NUM+1);
 80041e0:	4b0f      	ldr	r3, [pc, #60]	; (8004220 <HAL_TIM_IC_CaptureCallback+0x170>)
 80041e2:	881b      	ldrh	r3, [r3, #0]
 80041e4:	b21b      	sxth	r3, r3
 80041e6:	4619      	mov	r1, r3
 80041e8:	4b13      	ldr	r3, [pc, #76]	; (8004238 <HAL_TIM_IC_CaptureCallback+0x188>)
 80041ea:	fb83 2301 	smull	r2, r3, r3, r1
 80041ee:	105a      	asrs	r2, r3, #1
 80041f0:	17cb      	asrs	r3, r1, #31
 80041f2:	1ad2      	subs	r2, r2, r3
 80041f4:	4613      	mov	r3, r2
 80041f6:	009b      	lsls	r3, r3, #2
 80041f8:	4413      	add	r3, r2
 80041fa:	005b      	lsls	r3, r3, #1
 80041fc:	4413      	add	r3, r2
 80041fe:	1aca      	subs	r2, r1, r3
 8004200:	b212      	sxth	r2, r2
 8004202:	4b07      	ldr	r3, [pc, #28]	; (8004220 <HAL_TIM_IC_CaptureCallback+0x170>)
 8004204:	801a      	strh	r2, [r3, #0]
			//	__HAL_TIM_SET_CAPTUREPOLARITY(htim,TIM_CHANNEL_2,TIM_INPUTCHANNELPOLARITY_RISING);


	 }
	}
}
 8004206:	bf00      	nop
 8004208:	3708      	adds	r7, #8
 800420a:	46bd      	mov	sp, r7
 800420c:	bd80      	pop	{r7, pc}
 800420e:	bf00      	nop
 8004210:	200017a8 	.word	0x200017a8
 8004214:	200014f8 	.word	0x200014f8
 8004218:	200014fc 	.word	0x200014fc
 800421c:	20001500 	.word	0x20001500
 8004220:	20001504 	.word	0x20001504
 8004224:	20001508 	.word	0x20001508
 8004228:	20001534 	.word	0x20001534
 800422c:	20001600 	.word	0x20001600
 8004230:	2000158c 	.word	0x2000158c
 8004234:	2000090c 	.word	0x2000090c
 8004238:	2e8ba2e9 	.word	0x2e8ba2e9

0800423c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800423c:	b480      	push	{r7}
 800423e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004240:	b672      	cpsid	i
}
 8004242:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004244:	e7fe      	b.n	8004244 <Error_Handler+0x8>
	...

08004248 <_Z41__static_initialization_and_destruction_0ii>:
  {
  }
  /* USER CODE END Error_Handler_Debug */
}
 8004248:	b580      	push	{r7, lr}
 800424a:	b082      	sub	sp, #8
 800424c:	af00      	add	r7, sp, #0
 800424e:	6078      	str	r0, [r7, #4]
 8004250:	6039      	str	r1, [r7, #0]
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	2b01      	cmp	r3, #1
 8004256:	d10a      	bne.n	800426e <_Z41__static_initialization_and_destruction_0ii+0x26>
 8004258:	683b      	ldr	r3, [r7, #0]
 800425a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800425e:	4293      	cmp	r3, r2
 8004260:	d105      	bne.n	800426e <_Z41__static_initialization_and_destruction_0ii+0x26>
Kalman_Filtresi EKF;
 8004262:	480c      	ldr	r0, [pc, #48]	; (8004294 <_Z41__static_initialization_and_destruction_0ii+0x4c>)
 8004264:	f006 ff60 	bl	800b128 <_ZN15Kalman_FiltresiC1Ev>
Controller controller;
 8004268:	480b      	ldr	r0, [pc, #44]	; (8004298 <_Z41__static_initialization_and_destruction_0ii+0x50>)
 800426a:	f006 f959 	bl	800a520 <_ZN10ControllerC1Ev>
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	2b00      	cmp	r3, #0
 8004272:	d10a      	bne.n	800428a <_Z41__static_initialization_and_destruction_0ii+0x42>
 8004274:	683b      	ldr	r3, [r7, #0]
 8004276:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800427a:	4293      	cmp	r3, r2
 800427c:	d105      	bne.n	800428a <_Z41__static_initialization_and_destruction_0ii+0x42>
 800427e:	4806      	ldr	r0, [pc, #24]	; (8004298 <_Z41__static_initialization_and_destruction_0ii+0x50>)
 8004280:	f006 ff14 	bl	800b0ac <_ZN10ControllerD1Ev>
Kalman_Filtresi EKF;
 8004284:	4803      	ldr	r0, [pc, #12]	; (8004294 <_Z41__static_initialization_and_destruction_0ii+0x4c>)
 8004286:	f00b f8f5 	bl	800f474 <_ZN15Kalman_FiltresiD1Ev>
}
 800428a:	bf00      	nop
 800428c:	3708      	adds	r7, #8
 800428e:	46bd      	mov	sp, r7
 8004290:	bd80      	pop	{r7, pc}
 8004292:	bf00      	nop
 8004294:	20000b68 	.word	0x20000b68
 8004298:	20000ea8 	.word	0x20000ea8

0800429c <_GLOBAL__sub_I_gyroX>:
 800429c:	b580      	push	{r7, lr}
 800429e:	af00      	add	r7, sp, #0
 80042a0:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80042a4:	2001      	movs	r0, #1
 80042a6:	f7ff ffcf 	bl	8004248 <_Z41__static_initialization_and_destruction_0ii>
 80042aa:	bd80      	pop	{r7, pc}

080042ac <_GLOBAL__sub_D_gyroX>:
 80042ac:	b580      	push	{r7, lr}
 80042ae:	af00      	add	r7, sp, #0
 80042b0:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80042b4:	2000      	movs	r0, #0
 80042b6:	f7ff ffc7 	bl	8004248 <_Z41__static_initialization_and_destruction_0ii>
 80042ba:	bd80      	pop	{r7, pc}

080042bc <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80042bc:	b580      	push	{r7, lr}
 80042be:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80042c0:	4b17      	ldr	r3, [pc, #92]	; (8004320 <MX_SPI1_Init+0x64>)
 80042c2:	4a18      	ldr	r2, [pc, #96]	; (8004324 <MX_SPI1_Init+0x68>)
 80042c4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_SLAVE;
 80042c6:	4b16      	ldr	r3, [pc, #88]	; (8004320 <MX_SPI1_Init+0x64>)
 80042c8:	2200      	movs	r2, #0
 80042ca:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80042cc:	4b14      	ldr	r3, [pc, #80]	; (8004320 <MX_SPI1_Init+0x64>)
 80042ce:	2200      	movs	r2, #0
 80042d0:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80042d2:	4b13      	ldr	r3, [pc, #76]	; (8004320 <MX_SPI1_Init+0x64>)
 80042d4:	2200      	movs	r2, #0
 80042d6:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80042d8:	4b11      	ldr	r3, [pc, #68]	; (8004320 <MX_SPI1_Init+0x64>)
 80042da:	2200      	movs	r2, #0
 80042dc:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80042de:	4b10      	ldr	r3, [pc, #64]	; (8004320 <MX_SPI1_Init+0x64>)
 80042e0:	2200      	movs	r2, #0
 80042e2:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80042e4:	4b0e      	ldr	r3, [pc, #56]	; (8004320 <MX_SPI1_Init+0x64>)
 80042e6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80042ea:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80042ec:	4b0c      	ldr	r3, [pc, #48]	; (8004320 <MX_SPI1_Init+0x64>)
 80042ee:	2220      	movs	r2, #32
 80042f0:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80042f2:	4b0b      	ldr	r3, [pc, #44]	; (8004320 <MX_SPI1_Init+0x64>)
 80042f4:	2200      	movs	r2, #0
 80042f6:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80042f8:	4b09      	ldr	r3, [pc, #36]	; (8004320 <MX_SPI1_Init+0x64>)
 80042fa:	2200      	movs	r2, #0
 80042fc:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80042fe:	4b08      	ldr	r3, [pc, #32]	; (8004320 <MX_SPI1_Init+0x64>)
 8004300:	2200      	movs	r2, #0
 8004302:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8004304:	4b06      	ldr	r3, [pc, #24]	; (8004320 <MX_SPI1_Init+0x64>)
 8004306:	220a      	movs	r2, #10
 8004308:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800430a:	4805      	ldr	r0, [pc, #20]	; (8004320 <MX_SPI1_Init+0x64>)
 800430c:	f003 fdaa 	bl	8007e64 <HAL_SPI_Init>
 8004310:	4603      	mov	r3, r0
 8004312:	2b00      	cmp	r3, #0
 8004314:	d001      	beq.n	800431a <MX_SPI1_Init+0x5e>
  {
    Error_Handler();
 8004316:	f7ff ff91 	bl	800423c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800431a:	bf00      	nop
 800431c:	bd80      	pop	{r7, pc}
 800431e:	bf00      	nop
 8004320:	20001708 	.word	0x20001708
 8004324:	40013000 	.word	0x40013000

08004328 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8004328:	b580      	push	{r7, lr}
 800432a:	b088      	sub	sp, #32
 800432c:	af00      	add	r7, sp, #0
 800432e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004330:	f107 0310 	add.w	r3, r7, #16
 8004334:	2200      	movs	r2, #0
 8004336:	601a      	str	r2, [r3, #0]
 8004338:	605a      	str	r2, [r3, #4]
 800433a:	609a      	str	r2, [r3, #8]
 800433c:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI1)
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	4a1b      	ldr	r2, [pc, #108]	; (80043b0 <HAL_SPI_MspInit+0x88>)
 8004344:	4293      	cmp	r3, r2
 8004346:	d12f      	bne.n	80043a8 <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8004348:	4b1a      	ldr	r3, [pc, #104]	; (80043b4 <HAL_SPI_MspInit+0x8c>)
 800434a:	699b      	ldr	r3, [r3, #24]
 800434c:	4a19      	ldr	r2, [pc, #100]	; (80043b4 <HAL_SPI_MspInit+0x8c>)
 800434e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004352:	6193      	str	r3, [r2, #24]
 8004354:	4b17      	ldr	r3, [pc, #92]	; (80043b4 <HAL_SPI_MspInit+0x8c>)
 8004356:	699b      	ldr	r3, [r3, #24]
 8004358:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800435c:	60fb      	str	r3, [r7, #12]
 800435e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004360:	4b14      	ldr	r3, [pc, #80]	; (80043b4 <HAL_SPI_MspInit+0x8c>)
 8004362:	699b      	ldr	r3, [r3, #24]
 8004364:	4a13      	ldr	r2, [pc, #76]	; (80043b4 <HAL_SPI_MspInit+0x8c>)
 8004366:	f043 0304 	orr.w	r3, r3, #4
 800436a:	6193      	str	r3, [r2, #24]
 800436c:	4b11      	ldr	r3, [pc, #68]	; (80043b4 <HAL_SPI_MspInit+0x8c>)
 800436e:	699b      	ldr	r3, [r3, #24]
 8004370:	f003 0304 	and.w	r3, r3, #4
 8004374:	60bb      	str	r3, [r7, #8]
 8004376:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8004378:	23a0      	movs	r3, #160	; 0xa0
 800437a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800437c:	2300      	movs	r3, #0
 800437e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004380:	2300      	movs	r3, #0
 8004382:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004384:	f107 0310 	add.w	r3, r7, #16
 8004388:	4619      	mov	r1, r3
 800438a:	480b      	ldr	r0, [pc, #44]	; (80043b8 <HAL_SPI_MspInit+0x90>)
 800438c:	f001 fa4a 	bl	8005824 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8004390:	2340      	movs	r3, #64	; 0x40
 8004392:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004394:	2302      	movs	r3, #2
 8004396:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004398:	2303      	movs	r3, #3
 800439a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800439c:	f107 0310 	add.w	r3, r7, #16
 80043a0:	4619      	mov	r1, r3
 80043a2:	4805      	ldr	r0, [pc, #20]	; (80043b8 <HAL_SPI_MspInit+0x90>)
 80043a4:	f001 fa3e 	bl	8005824 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 80043a8:	bf00      	nop
 80043aa:	3720      	adds	r7, #32
 80043ac:	46bd      	mov	sp, r7
 80043ae:	bd80      	pop	{r7, pc}
 80043b0:	40013000 	.word	0x40013000
 80043b4:	40021000 	.word	0x40021000
 80043b8:	40010800 	.word	0x40010800

080043bc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80043bc:	b480      	push	{r7}
 80043be:	b085      	sub	sp, #20
 80043c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80043c2:	4b15      	ldr	r3, [pc, #84]	; (8004418 <HAL_MspInit+0x5c>)
 80043c4:	699b      	ldr	r3, [r3, #24]
 80043c6:	4a14      	ldr	r2, [pc, #80]	; (8004418 <HAL_MspInit+0x5c>)
 80043c8:	f043 0301 	orr.w	r3, r3, #1
 80043cc:	6193      	str	r3, [r2, #24]
 80043ce:	4b12      	ldr	r3, [pc, #72]	; (8004418 <HAL_MspInit+0x5c>)
 80043d0:	699b      	ldr	r3, [r3, #24]
 80043d2:	f003 0301 	and.w	r3, r3, #1
 80043d6:	60bb      	str	r3, [r7, #8]
 80043d8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80043da:	4b0f      	ldr	r3, [pc, #60]	; (8004418 <HAL_MspInit+0x5c>)
 80043dc:	69db      	ldr	r3, [r3, #28]
 80043de:	4a0e      	ldr	r2, [pc, #56]	; (8004418 <HAL_MspInit+0x5c>)
 80043e0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80043e4:	61d3      	str	r3, [r2, #28]
 80043e6:	4b0c      	ldr	r3, [pc, #48]	; (8004418 <HAL_MspInit+0x5c>)
 80043e8:	69db      	ldr	r3, [r3, #28]
 80043ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80043ee:	607b      	str	r3, [r7, #4]
 80043f0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80043f2:	4b0a      	ldr	r3, [pc, #40]	; (800441c <HAL_MspInit+0x60>)
 80043f4:	685b      	ldr	r3, [r3, #4]
 80043f6:	60fb      	str	r3, [r7, #12]
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80043fe:	60fb      	str	r3, [r7, #12]
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004406:	60fb      	str	r3, [r7, #12]
 8004408:	4a04      	ldr	r2, [pc, #16]	; (800441c <HAL_MspInit+0x60>)
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800440e:	bf00      	nop
 8004410:	3714      	adds	r7, #20
 8004412:	46bd      	mov	sp, r7
 8004414:	bc80      	pop	{r7}
 8004416:	4770      	bx	lr
 8004418:	40021000 	.word	0x40021000
 800441c:	40010000 	.word	0x40010000

08004420 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004420:	b480      	push	{r7}
 8004422:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004424:	e7fe      	b.n	8004424 <NMI_Handler+0x4>
	...

08004428 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004428:	b480      	push	{r7}
 800442a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */
	  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,1000);
 800442c:	4b0a      	ldr	r3, [pc, #40]	; (8004458 <HardFault_Handler+0x30>)
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004434:	635a      	str	r2, [r3, #52]	; 0x34
	  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,1000);
 8004436:	4b08      	ldr	r3, [pc, #32]	; (8004458 <HardFault_Handler+0x30>)
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800443e:	639a      	str	r2, [r3, #56]	; 0x38
	  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3,1000);
 8004440:	4b05      	ldr	r3, [pc, #20]	; (8004458 <HardFault_Handler+0x30>)
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004448:	63da      	str	r2, [r3, #60]	; 0x3c
	  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_4,1000);
 800444a:	4b03      	ldr	r3, [pc, #12]	; (8004458 <HardFault_Handler+0x30>)
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004452:	641a      	str	r2, [r3, #64]	; 0x40

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004454:	e7fe      	b.n	8004454 <HardFault_Handler+0x2c>
 8004456:	bf00      	nop
 8004458:	200017f0 	.word	0x200017f0

0800445c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800445c:	b480      	push	{r7}
 800445e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004460:	e7fe      	b.n	8004460 <MemManage_Handler+0x4>

08004462 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004462:	b480      	push	{r7}
 8004464:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004466:	e7fe      	b.n	8004466 <BusFault_Handler+0x4>

08004468 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004468:	b480      	push	{r7}
 800446a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800446c:	e7fe      	b.n	800446c <UsageFault_Handler+0x4>

0800446e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800446e:	b480      	push	{r7}
 8004470:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004472:	bf00      	nop
 8004474:	46bd      	mov	sp, r7
 8004476:	bc80      	pop	{r7}
 8004478:	4770      	bx	lr

0800447a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800447a:	b480      	push	{r7}
 800447c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800447e:	bf00      	nop
 8004480:	46bd      	mov	sp, r7
 8004482:	bc80      	pop	{r7}
 8004484:	4770      	bx	lr

08004486 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004486:	b480      	push	{r7}
 8004488:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800448a:	bf00      	nop
 800448c:	46bd      	mov	sp, r7
 800448e:	bc80      	pop	{r7}
 8004490:	4770      	bx	lr
	...

08004494 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004494:	b580      	push	{r7, lr}
 8004496:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
	  if(timeout >0)  timeout--;
 8004498:	4b07      	ldr	r3, [pc, #28]	; (80044b8 <SysTick_Handler+0x24>)
 800449a:	881b      	ldrh	r3, [r3, #0]
 800449c:	b29b      	uxth	r3, r3
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d006      	beq.n	80044b0 <SysTick_Handler+0x1c>
 80044a2:	4b05      	ldr	r3, [pc, #20]	; (80044b8 <SysTick_Handler+0x24>)
 80044a4:	881b      	ldrh	r3, [r3, #0]
 80044a6:	b29b      	uxth	r3, r3
 80044a8:	3b01      	subs	r3, #1
 80044aa:	b29a      	uxth	r2, r3
 80044ac:	4b02      	ldr	r3, [pc, #8]	; (80044b8 <SysTick_Handler+0x24>)
 80044ae:	801a      	strh	r2, [r3, #0]

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80044b0:	f000 fd78 	bl	8004fa4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80044b4:	bf00      	nop
 80044b6:	bd80      	pop	{r7, pc}
 80044b8:	200016b0 	.word	0x200016b0

080044bc <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 80044bc:	b580      	push	{r7, lr}
 80044be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 80044c0:	4802      	ldr	r0, [pc, #8]	; (80044cc <DMA1_Channel5_IRQHandler+0x10>)
 80044c2:	f001 f87b 	bl	80055bc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 80044c6:	bf00      	nop
 80044c8:	bd80      	pop	{r7, pc}
 80044ca:	bf00      	nop
 80044cc:	20001904 	.word	0x20001904

080044d0 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 80044d0:	b580      	push	{r7, lr}
 80044d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80044d4:	4802      	ldr	r0, [pc, #8]	; (80044e0 <DMA1_Channel6_IRQHandler+0x10>)
 80044d6:	f001 f871 	bl	80055bc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 80044da:	bf00      	nop
 80044dc:	bd80      	pop	{r7, pc}
 80044de:	bf00      	nop
 80044e0:	20001880 	.word	0x20001880

080044e4 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 80044e4:	b580      	push	{r7, lr}
 80044e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 80044e8:	4802      	ldr	r0, [pc, #8]	; (80044f4 <DMA1_Channel7_IRQHandler+0x10>)
 80044ea:	f001 f867 	bl	80055bc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 80044ee:	bf00      	nop
 80044f0:	bd80      	pop	{r7, pc}
 80044f2:	bf00      	nop
 80044f4:	20001948 	.word	0x20001948

080044f8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80044f8:	b580      	push	{r7, lr}
 80044fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80044fc:	4802      	ldr	r0, [pc, #8]	; (8004508 <TIM2_IRQHandler+0x10>)
 80044fe:	f004 f871 	bl	80085e4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8004502:	bf00      	nop
 8004504:	bd80      	pop	{r7, pc}
 8004506:	bf00      	nop
 8004508:	20001838 	.word	0x20001838

0800450c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800450c:	b580      	push	{r7, lr}
 800450e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8004510:	4802      	ldr	r0, [pc, #8]	; (800451c <TIM3_IRQHandler+0x10>)
 8004512:	f004 f867 	bl	80085e4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8004516:	bf00      	nop
 8004518:	bd80      	pop	{r7, pc}
 800451a:	bf00      	nop
 800451c:	200017a8 	.word	0x200017a8

08004520 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8004520:	b580      	push	{r7, lr}
 8004522:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8004524:	4802      	ldr	r0, [pc, #8]	; (8004530 <USART2_IRQHandler+0x10>)
 8004526:	f005 fbab 	bl	8009c80 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800452a:	bf00      	nop
 800452c:	bd80      	pop	{r7, pc}
 800452e:	bf00      	nop
 8004530:	200019cc 	.word	0x200019cc

08004534 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8004534:	b580      	push	{r7, lr}
 8004536:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */
	  Uart_isr (&huart3);
 8004538:	4803      	ldr	r0, [pc, #12]	; (8004548 <USART3_IRQHandler+0x14>)
 800453a:	f7fc ff19 	bl	8001370 <Uart_isr>
  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 800453e:	4802      	ldr	r0, [pc, #8]	; (8004548 <USART3_IRQHandler+0x14>)
 8004540:	f005 fb9e 	bl	8009c80 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8004544:	bf00      	nop
 8004546:	bd80      	pop	{r7, pc}
 8004548:	200018c4 	.word	0x200018c4

0800454c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800454c:	b480      	push	{r7}
 800454e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004550:	bf00      	nop
 8004552:	46bd      	mov	sp, r7
 8004554:	bc80      	pop	{r7}
 8004556:	4770      	bx	lr

08004558 <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8004558:	b580      	push	{r7, lr}
 800455a:	b092      	sub	sp, #72	; 0x48
 800455c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800455e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8004562:	2200      	movs	r2, #0
 8004564:	601a      	str	r2, [r3, #0]
 8004566:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004568:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800456c:	2200      	movs	r2, #0
 800456e:	601a      	str	r2, [r3, #0]
 8004570:	605a      	str	r2, [r3, #4]
 8004572:	609a      	str	r2, [r3, #8]
 8004574:	60da      	str	r2, [r3, #12]
 8004576:	611a      	str	r2, [r3, #16]
 8004578:	615a      	str	r2, [r3, #20]
 800457a:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800457c:	1d3b      	adds	r3, r7, #4
 800457e:	2220      	movs	r2, #32
 8004580:	2100      	movs	r1, #0
 8004582:	4618      	mov	r0, r3
 8004584:	f00d fd88 	bl	8012098 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8004588:	4b45      	ldr	r3, [pc, #276]	; (80046a0 <MX_TIM1_Init+0x148>)
 800458a:	4a46      	ldr	r2, [pc, #280]	; (80046a4 <MX_TIM1_Init+0x14c>)
 800458c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 72-1;
 800458e:	4b44      	ldr	r3, [pc, #272]	; (80046a0 <MX_TIM1_Init+0x148>)
 8004590:	2247      	movs	r2, #71	; 0x47
 8004592:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004594:	4b42      	ldr	r3, [pc, #264]	; (80046a0 <MX_TIM1_Init+0x148>)
 8004596:	2200      	movs	r2, #0
 8004598:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 20000-1;
 800459a:	4b41      	ldr	r3, [pc, #260]	; (80046a0 <MX_TIM1_Init+0x148>)
 800459c:	f644 621f 	movw	r2, #19999	; 0x4e1f
 80045a0:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80045a2:	4b3f      	ldr	r3, [pc, #252]	; (80046a0 <MX_TIM1_Init+0x148>)
 80045a4:	2200      	movs	r2, #0
 80045a6:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80045a8:	4b3d      	ldr	r3, [pc, #244]	; (80046a0 <MX_TIM1_Init+0x148>)
 80045aa:	2200      	movs	r2, #0
 80045ac:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80045ae:	4b3c      	ldr	r3, [pc, #240]	; (80046a0 <MX_TIM1_Init+0x148>)
 80045b0:	2200      	movs	r2, #0
 80045b2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80045b4:	483a      	ldr	r0, [pc, #232]	; (80046a0 <MX_TIM1_Init+0x148>)
 80045b6:	f003 fdc5 	bl	8008144 <HAL_TIM_PWM_Init>
 80045ba:	4603      	mov	r3, r0
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d001      	beq.n	80045c4 <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 80045c0:	f7ff fe3c 	bl	800423c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80045c4:	2300      	movs	r3, #0
 80045c6:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80045c8:	2300      	movs	r3, #0
 80045ca:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80045cc:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80045d0:	4619      	mov	r1, r3
 80045d2:	4833      	ldr	r0, [pc, #204]	; (80046a0 <MX_TIM1_Init+0x148>)
 80045d4:	f004 ffd4 	bl	8009580 <HAL_TIMEx_MasterConfigSynchronization>
 80045d8:	4603      	mov	r3, r0
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d001      	beq.n	80045e2 <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 80045de:	f7ff fe2d 	bl	800423c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80045e2:	2360      	movs	r3, #96	; 0x60
 80045e4:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 80045e6:	2300      	movs	r3, #0
 80045e8:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80045ea:	2300      	movs	r3, #0
 80045ec:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80045ee:	2300      	movs	r3, #0
 80045f0:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80045f2:	2300      	movs	r3, #0
 80045f4:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80045f6:	2300      	movs	r3, #0
 80045f8:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80045fa:	2300      	movs	r3, #0
 80045fc:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80045fe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004602:	2200      	movs	r2, #0
 8004604:	4619      	mov	r1, r3
 8004606:	4826      	ldr	r0, [pc, #152]	; (80046a0 <MX_TIM1_Init+0x148>)
 8004608:	f004 f988 	bl	800891c <HAL_TIM_PWM_ConfigChannel>
 800460c:	4603      	mov	r3, r0
 800460e:	2b00      	cmp	r3, #0
 8004610:	d001      	beq.n	8004616 <MX_TIM1_Init+0xbe>
  {
    Error_Handler();
 8004612:	f7ff fe13 	bl	800423c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8004616:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800461a:	2204      	movs	r2, #4
 800461c:	4619      	mov	r1, r3
 800461e:	4820      	ldr	r0, [pc, #128]	; (80046a0 <MX_TIM1_Init+0x148>)
 8004620:	f004 f97c 	bl	800891c <HAL_TIM_PWM_ConfigChannel>
 8004624:	4603      	mov	r3, r0
 8004626:	2b00      	cmp	r3, #0
 8004628:	d001      	beq.n	800462e <MX_TIM1_Init+0xd6>
  {
    Error_Handler();
 800462a:	f7ff fe07 	bl	800423c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800462e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004632:	2208      	movs	r2, #8
 8004634:	4619      	mov	r1, r3
 8004636:	481a      	ldr	r0, [pc, #104]	; (80046a0 <MX_TIM1_Init+0x148>)
 8004638:	f004 f970 	bl	800891c <HAL_TIM_PWM_ConfigChannel>
 800463c:	4603      	mov	r3, r0
 800463e:	2b00      	cmp	r3, #0
 8004640:	d001      	beq.n	8004646 <MX_TIM1_Init+0xee>
  {
    Error_Handler();
 8004642:	f7ff fdfb 	bl	800423c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8004646:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800464a:	220c      	movs	r2, #12
 800464c:	4619      	mov	r1, r3
 800464e:	4814      	ldr	r0, [pc, #80]	; (80046a0 <MX_TIM1_Init+0x148>)
 8004650:	f004 f964 	bl	800891c <HAL_TIM_PWM_ConfigChannel>
 8004654:	4603      	mov	r3, r0
 8004656:	2b00      	cmp	r3, #0
 8004658:	d001      	beq.n	800465e <MX_TIM1_Init+0x106>
  {
    Error_Handler();
 800465a:	f7ff fdef 	bl	800423c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800465e:	2300      	movs	r3, #0
 8004660:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8004662:	2300      	movs	r3, #0
 8004664:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8004666:	2300      	movs	r3, #0
 8004668:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800466a:	2300      	movs	r3, #0
 800466c:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800466e:	2300      	movs	r3, #0
 8004670:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8004672:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004676:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8004678:	2300      	movs	r3, #0
 800467a:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800467c:	1d3b      	adds	r3, r7, #4
 800467e:	4619      	mov	r1, r3
 8004680:	4807      	ldr	r0, [pc, #28]	; (80046a0 <MX_TIM1_Init+0x148>)
 8004682:	f004 ffdb 	bl	800963c <HAL_TIMEx_ConfigBreakDeadTime>
 8004686:	4603      	mov	r3, r0
 8004688:	2b00      	cmp	r3, #0
 800468a:	d001      	beq.n	8004690 <MX_TIM1_Init+0x138>
  {
    Error_Handler();
 800468c:	f7ff fdd6 	bl	800423c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8004690:	4803      	ldr	r0, [pc, #12]	; (80046a0 <MX_TIM1_Init+0x148>)
 8004692:	f000 f9a5 	bl	80049e0 <HAL_TIM_MspPostInit>

}
 8004696:	bf00      	nop
 8004698:	3748      	adds	r7, #72	; 0x48
 800469a:	46bd      	mov	sp, r7
 800469c:	bd80      	pop	{r7, pc}
 800469e:	bf00      	nop
 80046a0:	200017f0 	.word	0x200017f0
 80046a4:	40012c00 	.word	0x40012c00

080046a8 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80046a8:	b580      	push	{r7, lr}
 80046aa:	b086      	sub	sp, #24
 80046ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80046ae:	f107 0308 	add.w	r3, r7, #8
 80046b2:	2200      	movs	r2, #0
 80046b4:	601a      	str	r2, [r3, #0]
 80046b6:	605a      	str	r2, [r3, #4]
 80046b8:	609a      	str	r2, [r3, #8]
 80046ba:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80046bc:	463b      	mov	r3, r7
 80046be:	2200      	movs	r2, #0
 80046c0:	601a      	str	r2, [r3, #0]
 80046c2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80046c4:	4b1d      	ldr	r3, [pc, #116]	; (800473c <MX_TIM2_Init+0x94>)
 80046c6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80046ca:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 72-1;
 80046cc:	4b1b      	ldr	r3, [pc, #108]	; (800473c <MX_TIM2_Init+0x94>)
 80046ce:	2247      	movs	r2, #71	; 0x47
 80046d0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80046d2:	4b1a      	ldr	r3, [pc, #104]	; (800473c <MX_TIM2_Init+0x94>)
 80046d4:	2200      	movs	r2, #0
 80046d6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 5000;
 80046d8:	4b18      	ldr	r3, [pc, #96]	; (800473c <MX_TIM2_Init+0x94>)
 80046da:	f241 3288 	movw	r2, #5000	; 0x1388
 80046de:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80046e0:	4b16      	ldr	r3, [pc, #88]	; (800473c <MX_TIM2_Init+0x94>)
 80046e2:	2200      	movs	r2, #0
 80046e4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80046e6:	4b15      	ldr	r3, [pc, #84]	; (800473c <MX_TIM2_Init+0x94>)
 80046e8:	2200      	movs	r2, #0
 80046ea:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80046ec:	4813      	ldr	r0, [pc, #76]	; (800473c <MX_TIM2_Init+0x94>)
 80046ee:	f003 fc3d 	bl	8007f6c <HAL_TIM_Base_Init>
 80046f2:	4603      	mov	r3, r0
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d001      	beq.n	80046fc <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80046f8:	f7ff fda0 	bl	800423c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80046fc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004700:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8004702:	f107 0308 	add.w	r3, r7, #8
 8004706:	4619      	mov	r1, r3
 8004708:	480c      	ldr	r0, [pc, #48]	; (800473c <MX_TIM2_Init+0x94>)
 800470a:	f004 f9c5 	bl	8008a98 <HAL_TIM_ConfigClockSource>
 800470e:	4603      	mov	r3, r0
 8004710:	2b00      	cmp	r3, #0
 8004712:	d001      	beq.n	8004718 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8004714:	f7ff fd92 	bl	800423c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004718:	2300      	movs	r3, #0
 800471a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800471c:	2300      	movs	r3, #0
 800471e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8004720:	463b      	mov	r3, r7
 8004722:	4619      	mov	r1, r3
 8004724:	4805      	ldr	r0, [pc, #20]	; (800473c <MX_TIM2_Init+0x94>)
 8004726:	f004 ff2b 	bl	8009580 <HAL_TIMEx_MasterConfigSynchronization>
 800472a:	4603      	mov	r3, r0
 800472c:	2b00      	cmp	r3, #0
 800472e:	d001      	beq.n	8004734 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8004730:	f7ff fd84 	bl	800423c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8004734:	bf00      	nop
 8004736:	3718      	adds	r7, #24
 8004738:	46bd      	mov	sp, r7
 800473a:	bd80      	pop	{r7, pc}
 800473c:	20001838 	.word	0x20001838

08004740 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8004740:	b580      	push	{r7, lr}
 8004742:	b08a      	sub	sp, #40	; 0x28
 8004744:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004746:	f107 0318 	add.w	r3, r7, #24
 800474a:	2200      	movs	r2, #0
 800474c:	601a      	str	r2, [r3, #0]
 800474e:	605a      	str	r2, [r3, #4]
 8004750:	609a      	str	r2, [r3, #8]
 8004752:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004754:	f107 0310 	add.w	r3, r7, #16
 8004758:	2200      	movs	r2, #0
 800475a:	601a      	str	r2, [r3, #0]
 800475c:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 800475e:	463b      	mov	r3, r7
 8004760:	2200      	movs	r2, #0
 8004762:	601a      	str	r2, [r3, #0]
 8004764:	605a      	str	r2, [r3, #4]
 8004766:	609a      	str	r2, [r3, #8]
 8004768:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800476a:	4b2b      	ldr	r3, [pc, #172]	; (8004818 <MX_TIM3_Init+0xd8>)
 800476c:	4a2b      	ldr	r2, [pc, #172]	; (800481c <MX_TIM3_Init+0xdc>)
 800476e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 72-1;
 8004770:	4b29      	ldr	r3, [pc, #164]	; (8004818 <MX_TIM3_Init+0xd8>)
 8004772:	2247      	movs	r2, #71	; 0x47
 8004774:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004776:	4b28      	ldr	r3, [pc, #160]	; (8004818 <MX_TIM3_Init+0xd8>)
 8004778:	2200      	movs	r2, #0
 800477a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800477c:	4b26      	ldr	r3, [pc, #152]	; (8004818 <MX_TIM3_Init+0xd8>)
 800477e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004782:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004784:	4b24      	ldr	r3, [pc, #144]	; (8004818 <MX_TIM3_Init+0xd8>)
 8004786:	2200      	movs	r2, #0
 8004788:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800478a:	4b23      	ldr	r3, [pc, #140]	; (8004818 <MX_TIM3_Init+0xd8>)
 800478c:	2200      	movs	r2, #0
 800478e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8004790:	4821      	ldr	r0, [pc, #132]	; (8004818 <MX_TIM3_Init+0xd8>)
 8004792:	f003 fbeb 	bl	8007f6c <HAL_TIM_Base_Init>
 8004796:	4603      	mov	r3, r0
 8004798:	2b00      	cmp	r3, #0
 800479a:	d001      	beq.n	80047a0 <MX_TIM3_Init+0x60>
  {
    Error_Handler();
 800479c:	f7ff fd4e 	bl	800423c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80047a0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80047a4:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80047a6:	f107 0318 	add.w	r3, r7, #24
 80047aa:	4619      	mov	r1, r3
 80047ac:	481a      	ldr	r0, [pc, #104]	; (8004818 <MX_TIM3_Init+0xd8>)
 80047ae:	f004 f973 	bl	8008a98 <HAL_TIM_ConfigClockSource>
 80047b2:	4603      	mov	r3, r0
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d001      	beq.n	80047bc <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 80047b8:	f7ff fd40 	bl	800423c <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 80047bc:	4816      	ldr	r0, [pc, #88]	; (8004818 <MX_TIM3_Init+0xd8>)
 80047be:	f003 fdb3 	bl	8008328 <HAL_TIM_IC_Init>
 80047c2:	4603      	mov	r3, r0
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d001      	beq.n	80047cc <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 80047c8:	f7ff fd38 	bl	800423c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80047cc:	2300      	movs	r3, #0
 80047ce:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80047d0:	2300      	movs	r3, #0
 80047d2:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80047d4:	f107 0310 	add.w	r3, r7, #16
 80047d8:	4619      	mov	r1, r3
 80047da:	480f      	ldr	r0, [pc, #60]	; (8004818 <MX_TIM3_Init+0xd8>)
 80047dc:	f004 fed0 	bl	8009580 <HAL_TIMEx_MasterConfigSynchronization>
 80047e0:	4603      	mov	r3, r0
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d001      	beq.n	80047ea <MX_TIM3_Init+0xaa>
  {
    Error_Handler();
 80047e6:	f7ff fd29 	bl	800423c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80047ea:	2300      	movs	r3, #0
 80047ec:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80047ee:	2301      	movs	r3, #1
 80047f0:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80047f2:	2300      	movs	r3, #0
 80047f4:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 80047f6:	2300      	movs	r3, #0
 80047f8:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 80047fa:	463b      	mov	r3, r7
 80047fc:	2208      	movs	r2, #8
 80047fe:	4619      	mov	r1, r3
 8004800:	4805      	ldr	r0, [pc, #20]	; (8004818 <MX_TIM3_Init+0xd8>)
 8004802:	f003 fff7 	bl	80087f4 <HAL_TIM_IC_ConfigChannel>
 8004806:	4603      	mov	r3, r0
 8004808:	2b00      	cmp	r3, #0
 800480a:	d001      	beq.n	8004810 <MX_TIM3_Init+0xd0>
  {
    Error_Handler();
 800480c:	f7ff fd16 	bl	800423c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8004810:	bf00      	nop
 8004812:	3728      	adds	r7, #40	; 0x28
 8004814:	46bd      	mov	sp, r7
 8004816:	bd80      	pop	{r7, pc}
 8004818:	200017a8 	.word	0x200017a8
 800481c:	40000400 	.word	0x40000400

08004820 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8004820:	b580      	push	{r7, lr}
 8004822:	b086      	sub	sp, #24
 8004824:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004826:	f107 0308 	add.w	r3, r7, #8
 800482a:	2200      	movs	r2, #0
 800482c:	601a      	str	r2, [r3, #0]
 800482e:	605a      	str	r2, [r3, #4]
 8004830:	609a      	str	r2, [r3, #8]
 8004832:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004834:	463b      	mov	r3, r7
 8004836:	2200      	movs	r2, #0
 8004838:	601a      	str	r2, [r3, #0]
 800483a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800483c:	4b1d      	ldr	r3, [pc, #116]	; (80048b4 <MX_TIM4_Init+0x94>)
 800483e:	4a1e      	ldr	r2, [pc, #120]	; (80048b8 <MX_TIM4_Init+0x98>)
 8004840:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 32000-1;
 8004842:	4b1c      	ldr	r3, [pc, #112]	; (80048b4 <MX_TIM4_Init+0x94>)
 8004844:	f647 42ff 	movw	r2, #31999	; 0x7cff
 8004848:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800484a:	4b1a      	ldr	r3, [pc, #104]	; (80048b4 <MX_TIM4_Init+0x94>)
 800484c:	2200      	movs	r2, #0
 800484e:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1000;
 8004850:	4b18      	ldr	r3, [pc, #96]	; (80048b4 <MX_TIM4_Init+0x94>)
 8004852:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004856:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004858:	4b16      	ldr	r3, [pc, #88]	; (80048b4 <MX_TIM4_Init+0x94>)
 800485a:	2200      	movs	r2, #0
 800485c:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800485e:	4b15      	ldr	r3, [pc, #84]	; (80048b4 <MX_TIM4_Init+0x94>)
 8004860:	2200      	movs	r2, #0
 8004862:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8004864:	4813      	ldr	r0, [pc, #76]	; (80048b4 <MX_TIM4_Init+0x94>)
 8004866:	f003 fb81 	bl	8007f6c <HAL_TIM_Base_Init>
 800486a:	4603      	mov	r3, r0
 800486c:	2b00      	cmp	r3, #0
 800486e:	d001      	beq.n	8004874 <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 8004870:	f7ff fce4 	bl	800423c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004874:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004878:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800487a:	f107 0308 	add.w	r3, r7, #8
 800487e:	4619      	mov	r1, r3
 8004880:	480c      	ldr	r0, [pc, #48]	; (80048b4 <MX_TIM4_Init+0x94>)
 8004882:	f004 f909 	bl	8008a98 <HAL_TIM_ConfigClockSource>
 8004886:	4603      	mov	r3, r0
 8004888:	2b00      	cmp	r3, #0
 800488a:	d001      	beq.n	8004890 <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 800488c:	f7ff fcd6 	bl	800423c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004890:	2300      	movs	r3, #0
 8004892:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004894:	2300      	movs	r3, #0
 8004896:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8004898:	463b      	mov	r3, r7
 800489a:	4619      	mov	r1, r3
 800489c:	4805      	ldr	r0, [pc, #20]	; (80048b4 <MX_TIM4_Init+0x94>)
 800489e:	f004 fe6f 	bl	8009580 <HAL_TIMEx_MasterConfigSynchronization>
 80048a2:	4603      	mov	r3, r0
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d001      	beq.n	80048ac <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 80048a8:	f7ff fcc8 	bl	800423c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80048ac:	bf00      	nop
 80048ae:	3718      	adds	r7, #24
 80048b0:	46bd      	mov	sp, r7
 80048b2:	bd80      	pop	{r7, pc}
 80048b4:	20001760 	.word	0x20001760
 80048b8:	40000800 	.word	0x40000800

080048bc <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 80048bc:	b480      	push	{r7}
 80048be:	b085      	sub	sp, #20
 80048c0:	af00      	add	r7, sp, #0
 80048c2:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	4a09      	ldr	r2, [pc, #36]	; (80048f0 <HAL_TIM_PWM_MspInit+0x34>)
 80048ca:	4293      	cmp	r3, r2
 80048cc:	d10b      	bne.n	80048e6 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80048ce:	4b09      	ldr	r3, [pc, #36]	; (80048f4 <HAL_TIM_PWM_MspInit+0x38>)
 80048d0:	699b      	ldr	r3, [r3, #24]
 80048d2:	4a08      	ldr	r2, [pc, #32]	; (80048f4 <HAL_TIM_PWM_MspInit+0x38>)
 80048d4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80048d8:	6193      	str	r3, [r2, #24]
 80048da:	4b06      	ldr	r3, [pc, #24]	; (80048f4 <HAL_TIM_PWM_MspInit+0x38>)
 80048dc:	699b      	ldr	r3, [r3, #24]
 80048de:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80048e2:	60fb      	str	r3, [r7, #12]
 80048e4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 80048e6:	bf00      	nop
 80048e8:	3714      	adds	r7, #20
 80048ea:	46bd      	mov	sp, r7
 80048ec:	bc80      	pop	{r7}
 80048ee:	4770      	bx	lr
 80048f0:	40012c00 	.word	0x40012c00
 80048f4:	40021000 	.word	0x40021000

080048f8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80048f8:	b580      	push	{r7, lr}
 80048fa:	b08a      	sub	sp, #40	; 0x28
 80048fc:	af00      	add	r7, sp, #0
 80048fe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004900:	f107 0318 	add.w	r3, r7, #24
 8004904:	2200      	movs	r2, #0
 8004906:	601a      	str	r2, [r3, #0]
 8004908:	605a      	str	r2, [r3, #4]
 800490a:	609a      	str	r2, [r3, #8]
 800490c:	60da      	str	r2, [r3, #12]
  if(tim_baseHandle->Instance==TIM2)
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004916:	d114      	bne.n	8004942 <HAL_TIM_Base_MspInit+0x4a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004918:	4b2d      	ldr	r3, [pc, #180]	; (80049d0 <HAL_TIM_Base_MspInit+0xd8>)
 800491a:	69db      	ldr	r3, [r3, #28]
 800491c:	4a2c      	ldr	r2, [pc, #176]	; (80049d0 <HAL_TIM_Base_MspInit+0xd8>)
 800491e:	f043 0301 	orr.w	r3, r3, #1
 8004922:	61d3      	str	r3, [r2, #28]
 8004924:	4b2a      	ldr	r3, [pc, #168]	; (80049d0 <HAL_TIM_Base_MspInit+0xd8>)
 8004926:	69db      	ldr	r3, [r3, #28]
 8004928:	f003 0301 	and.w	r3, r3, #1
 800492c:	617b      	str	r3, [r7, #20]
 800492e:	697b      	ldr	r3, [r7, #20]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 1, 0);
 8004930:	2200      	movs	r2, #0
 8004932:	2101      	movs	r1, #1
 8004934:	201c      	movs	r0, #28
 8004936:	f000 fc70 	bl	800521a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800493a:	201c      	movs	r0, #28
 800493c:	f000 fc89 	bl	8005252 <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM4_CLK_ENABLE();
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8004940:	e042      	b.n	80049c8 <HAL_TIM_Base_MspInit+0xd0>
  else if(tim_baseHandle->Instance==TIM3)
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	4a23      	ldr	r2, [pc, #140]	; (80049d4 <HAL_TIM_Base_MspInit+0xdc>)
 8004948:	4293      	cmp	r3, r2
 800494a:	d12c      	bne.n	80049a6 <HAL_TIM_Base_MspInit+0xae>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800494c:	4b20      	ldr	r3, [pc, #128]	; (80049d0 <HAL_TIM_Base_MspInit+0xd8>)
 800494e:	69db      	ldr	r3, [r3, #28]
 8004950:	4a1f      	ldr	r2, [pc, #124]	; (80049d0 <HAL_TIM_Base_MspInit+0xd8>)
 8004952:	f043 0302 	orr.w	r3, r3, #2
 8004956:	61d3      	str	r3, [r2, #28]
 8004958:	4b1d      	ldr	r3, [pc, #116]	; (80049d0 <HAL_TIM_Base_MspInit+0xd8>)
 800495a:	69db      	ldr	r3, [r3, #28]
 800495c:	f003 0302 	and.w	r3, r3, #2
 8004960:	613b      	str	r3, [r7, #16]
 8004962:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004964:	4b1a      	ldr	r3, [pc, #104]	; (80049d0 <HAL_TIM_Base_MspInit+0xd8>)
 8004966:	699b      	ldr	r3, [r3, #24]
 8004968:	4a19      	ldr	r2, [pc, #100]	; (80049d0 <HAL_TIM_Base_MspInit+0xd8>)
 800496a:	f043 0308 	orr.w	r3, r3, #8
 800496e:	6193      	str	r3, [r2, #24]
 8004970:	4b17      	ldr	r3, [pc, #92]	; (80049d0 <HAL_TIM_Base_MspInit+0xd8>)
 8004972:	699b      	ldr	r3, [r3, #24]
 8004974:	f003 0308 	and.w	r3, r3, #8
 8004978:	60fb      	str	r3, [r7, #12]
 800497a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800497c:	2301      	movs	r3, #1
 800497e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004980:	2300      	movs	r3, #0
 8004982:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004984:	2300      	movs	r3, #0
 8004986:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004988:	f107 0318 	add.w	r3, r7, #24
 800498c:	4619      	mov	r1, r3
 800498e:	4812      	ldr	r0, [pc, #72]	; (80049d8 <HAL_TIM_Base_MspInit+0xe0>)
 8004990:	f000 ff48 	bl	8005824 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8004994:	2200      	movs	r2, #0
 8004996:	2100      	movs	r1, #0
 8004998:	201d      	movs	r0, #29
 800499a:	f000 fc3e 	bl	800521a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800499e:	201d      	movs	r0, #29
 80049a0:	f000 fc57 	bl	8005252 <HAL_NVIC_EnableIRQ>
}
 80049a4:	e010      	b.n	80049c8 <HAL_TIM_Base_MspInit+0xd0>
  else if(tim_baseHandle->Instance==TIM4)
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	4a0c      	ldr	r2, [pc, #48]	; (80049dc <HAL_TIM_Base_MspInit+0xe4>)
 80049ac:	4293      	cmp	r3, r2
 80049ae:	d10b      	bne.n	80049c8 <HAL_TIM_Base_MspInit+0xd0>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80049b0:	4b07      	ldr	r3, [pc, #28]	; (80049d0 <HAL_TIM_Base_MspInit+0xd8>)
 80049b2:	69db      	ldr	r3, [r3, #28]
 80049b4:	4a06      	ldr	r2, [pc, #24]	; (80049d0 <HAL_TIM_Base_MspInit+0xd8>)
 80049b6:	f043 0304 	orr.w	r3, r3, #4
 80049ba:	61d3      	str	r3, [r2, #28]
 80049bc:	4b04      	ldr	r3, [pc, #16]	; (80049d0 <HAL_TIM_Base_MspInit+0xd8>)
 80049be:	69db      	ldr	r3, [r3, #28]
 80049c0:	f003 0304 	and.w	r3, r3, #4
 80049c4:	60bb      	str	r3, [r7, #8]
 80049c6:	68bb      	ldr	r3, [r7, #8]
}
 80049c8:	bf00      	nop
 80049ca:	3728      	adds	r7, #40	; 0x28
 80049cc:	46bd      	mov	sp, r7
 80049ce:	bd80      	pop	{r7, pc}
 80049d0:	40021000 	.word	0x40021000
 80049d4:	40000400 	.word	0x40000400
 80049d8:	40010c00 	.word	0x40010c00
 80049dc:	40000800 	.word	0x40000800

080049e0 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80049e0:	b580      	push	{r7, lr}
 80049e2:	b088      	sub	sp, #32
 80049e4:	af00      	add	r7, sp, #0
 80049e6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80049e8:	f107 0310 	add.w	r3, r7, #16
 80049ec:	2200      	movs	r2, #0
 80049ee:	601a      	str	r2, [r3, #0]
 80049f0:	605a      	str	r2, [r3, #4]
 80049f2:	609a      	str	r2, [r3, #8]
 80049f4:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM1)
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	4a1c      	ldr	r2, [pc, #112]	; (8004a6c <HAL_TIM_MspPostInit+0x8c>)
 80049fc:	4293      	cmp	r3, r2
 80049fe:	d131      	bne.n	8004a64 <HAL_TIM_MspPostInit+0x84>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004a00:	4b1b      	ldr	r3, [pc, #108]	; (8004a70 <HAL_TIM_MspPostInit+0x90>)
 8004a02:	699b      	ldr	r3, [r3, #24]
 8004a04:	4a1a      	ldr	r2, [pc, #104]	; (8004a70 <HAL_TIM_MspPostInit+0x90>)
 8004a06:	f043 0308 	orr.w	r3, r3, #8
 8004a0a:	6193      	str	r3, [r2, #24]
 8004a0c:	4b18      	ldr	r3, [pc, #96]	; (8004a70 <HAL_TIM_MspPostInit+0x90>)
 8004a0e:	699b      	ldr	r3, [r3, #24]
 8004a10:	f003 0308 	and.w	r3, r3, #8
 8004a14:	60fb      	str	r3, [r7, #12]
 8004a16:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004a18:	4b15      	ldr	r3, [pc, #84]	; (8004a70 <HAL_TIM_MspPostInit+0x90>)
 8004a1a:	699b      	ldr	r3, [r3, #24]
 8004a1c:	4a14      	ldr	r2, [pc, #80]	; (8004a70 <HAL_TIM_MspPostInit+0x90>)
 8004a1e:	f043 0304 	orr.w	r3, r3, #4
 8004a22:	6193      	str	r3, [r2, #24]
 8004a24:	4b12      	ldr	r3, [pc, #72]	; (8004a70 <HAL_TIM_MspPostInit+0x90>)
 8004a26:	699b      	ldr	r3, [r3, #24]
 8004a28:	f003 0304 	and.w	r3, r3, #4
 8004a2c:	60bb      	str	r3, [r7, #8]
 8004a2e:	68bb      	ldr	r3, [r7, #8]
    PB14     ------> TIM1_CH2N
    PB15     ------> TIM1_CH3N
    PA8     ------> TIM1_CH1
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8004a30:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8004a34:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004a36:	2302      	movs	r3, #2
 8004a38:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004a3a:	2302      	movs	r3, #2
 8004a3c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004a3e:	f107 0310 	add.w	r3, r7, #16
 8004a42:	4619      	mov	r1, r3
 8004a44:	480b      	ldr	r0, [pc, #44]	; (8004a74 <HAL_TIM_MspPostInit+0x94>)
 8004a46:	f000 feed 	bl	8005824 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11;
 8004a4a:	f44f 6310 	mov.w	r3, #2304	; 0x900
 8004a4e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004a50:	2302      	movs	r3, #2
 8004a52:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004a54:	2302      	movs	r3, #2
 8004a56:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004a58:	f107 0310 	add.w	r3, r7, #16
 8004a5c:	4619      	mov	r1, r3
 8004a5e:	4806      	ldr	r0, [pc, #24]	; (8004a78 <HAL_TIM_MspPostInit+0x98>)
 8004a60:	f000 fee0 	bl	8005824 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8004a64:	bf00      	nop
 8004a66:	3720      	adds	r7, #32
 8004a68:	46bd      	mov	sp, r7
 8004a6a:	bd80      	pop	{r7, pc}
 8004a6c:	40012c00 	.word	0x40012c00
 8004a70:	40021000 	.word	0x40021000
 8004a74:	40010c00 	.word	0x40010c00
 8004a78:	40010800 	.word	0x40010800

08004a7c <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart2_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8004a7c:	b580      	push	{r7, lr}
 8004a7e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8004a80:	4b11      	ldr	r3, [pc, #68]	; (8004ac8 <MX_USART1_UART_Init+0x4c>)
 8004a82:	4a12      	ldr	r2, [pc, #72]	; (8004acc <MX_USART1_UART_Init+0x50>)
 8004a84:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8004a86:	4b10      	ldr	r3, [pc, #64]	; (8004ac8 <MX_USART1_UART_Init+0x4c>)
 8004a88:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8004a8c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8004a8e:	4b0e      	ldr	r3, [pc, #56]	; (8004ac8 <MX_USART1_UART_Init+0x4c>)
 8004a90:	2200      	movs	r2, #0
 8004a92:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8004a94:	4b0c      	ldr	r3, [pc, #48]	; (8004ac8 <MX_USART1_UART_Init+0x4c>)
 8004a96:	2200      	movs	r2, #0
 8004a98:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8004a9a:	4b0b      	ldr	r3, [pc, #44]	; (8004ac8 <MX_USART1_UART_Init+0x4c>)
 8004a9c:	2200      	movs	r2, #0
 8004a9e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8004aa0:	4b09      	ldr	r3, [pc, #36]	; (8004ac8 <MX_USART1_UART_Init+0x4c>)
 8004aa2:	220c      	movs	r2, #12
 8004aa4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004aa6:	4b08      	ldr	r3, [pc, #32]	; (8004ac8 <MX_USART1_UART_Init+0x4c>)
 8004aa8:	2200      	movs	r2, #0
 8004aaa:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8004aac:	4b06      	ldr	r3, [pc, #24]	; (8004ac8 <MX_USART1_UART_Init+0x4c>)
 8004aae:	2200      	movs	r2, #0
 8004ab0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8004ab2:	4805      	ldr	r0, [pc, #20]	; (8004ac8 <MX_USART1_UART_Init+0x4c>)
 8004ab4:	f004 fe49 	bl	800974a <HAL_UART_Init>
 8004ab8:	4603      	mov	r3, r0
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d001      	beq.n	8004ac2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8004abe:	f7ff fbbd 	bl	800423c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8004ac2:	bf00      	nop
 8004ac4:	bd80      	pop	{r7, pc}
 8004ac6:	bf00      	nop
 8004ac8:	2000198c 	.word	0x2000198c
 8004acc:	40013800 	.word	0x40013800

08004ad0 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8004ad0:	b580      	push	{r7, lr}
 8004ad2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8004ad4:	4b11      	ldr	r3, [pc, #68]	; (8004b1c <MX_USART2_UART_Init+0x4c>)
 8004ad6:	4a12      	ldr	r2, [pc, #72]	; (8004b20 <MX_USART2_UART_Init+0x50>)
 8004ad8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 512000;
 8004ada:	4b10      	ldr	r3, [pc, #64]	; (8004b1c <MX_USART2_UART_Init+0x4c>)
 8004adc:	f44f 22fa 	mov.w	r2, #512000	; 0x7d000
 8004ae0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8004ae2:	4b0e      	ldr	r3, [pc, #56]	; (8004b1c <MX_USART2_UART_Init+0x4c>)
 8004ae4:	2200      	movs	r2, #0
 8004ae6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8004ae8:	4b0c      	ldr	r3, [pc, #48]	; (8004b1c <MX_USART2_UART_Init+0x4c>)
 8004aea:	2200      	movs	r2, #0
 8004aec:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8004aee:	4b0b      	ldr	r3, [pc, #44]	; (8004b1c <MX_USART2_UART_Init+0x4c>)
 8004af0:	2200      	movs	r2, #0
 8004af2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8004af4:	4b09      	ldr	r3, [pc, #36]	; (8004b1c <MX_USART2_UART_Init+0x4c>)
 8004af6:	220c      	movs	r2, #12
 8004af8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004afa:	4b08      	ldr	r3, [pc, #32]	; (8004b1c <MX_USART2_UART_Init+0x4c>)
 8004afc:	2200      	movs	r2, #0
 8004afe:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8004b00:	4b06      	ldr	r3, [pc, #24]	; (8004b1c <MX_USART2_UART_Init+0x4c>)
 8004b02:	2200      	movs	r2, #0
 8004b04:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8004b06:	4805      	ldr	r0, [pc, #20]	; (8004b1c <MX_USART2_UART_Init+0x4c>)
 8004b08:	f004 fe1f 	bl	800974a <HAL_UART_Init>
 8004b0c:	4603      	mov	r3, r0
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d001      	beq.n	8004b16 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8004b12:	f7ff fb93 	bl	800423c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8004b16:	bf00      	nop
 8004b18:	bd80      	pop	{r7, pc}
 8004b1a:	bf00      	nop
 8004b1c:	200019cc 	.word	0x200019cc
 8004b20:	40004400 	.word	0x40004400

08004b24 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8004b24:	b580      	push	{r7, lr}
 8004b26:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8004b28:	4b11      	ldr	r3, [pc, #68]	; (8004b70 <MX_USART3_UART_Init+0x4c>)
 8004b2a:	4a12      	ldr	r2, [pc, #72]	; (8004b74 <MX_USART3_UART_Init+0x50>)
 8004b2c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8004b2e:	4b10      	ldr	r3, [pc, #64]	; (8004b70 <MX_USART3_UART_Init+0x4c>)
 8004b30:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8004b34:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8004b36:	4b0e      	ldr	r3, [pc, #56]	; (8004b70 <MX_USART3_UART_Init+0x4c>)
 8004b38:	2200      	movs	r2, #0
 8004b3a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8004b3c:	4b0c      	ldr	r3, [pc, #48]	; (8004b70 <MX_USART3_UART_Init+0x4c>)
 8004b3e:	2200      	movs	r2, #0
 8004b40:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8004b42:	4b0b      	ldr	r3, [pc, #44]	; (8004b70 <MX_USART3_UART_Init+0x4c>)
 8004b44:	2200      	movs	r2, #0
 8004b46:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8004b48:	4b09      	ldr	r3, [pc, #36]	; (8004b70 <MX_USART3_UART_Init+0x4c>)
 8004b4a:	220c      	movs	r2, #12
 8004b4c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004b4e:	4b08      	ldr	r3, [pc, #32]	; (8004b70 <MX_USART3_UART_Init+0x4c>)
 8004b50:	2200      	movs	r2, #0
 8004b52:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8004b54:	4b06      	ldr	r3, [pc, #24]	; (8004b70 <MX_USART3_UART_Init+0x4c>)
 8004b56:	2200      	movs	r2, #0
 8004b58:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8004b5a:	4805      	ldr	r0, [pc, #20]	; (8004b70 <MX_USART3_UART_Init+0x4c>)
 8004b5c:	f004 fdf5 	bl	800974a <HAL_UART_Init>
 8004b60:	4603      	mov	r3, r0
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d001      	beq.n	8004b6a <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8004b66:	f7ff fb69 	bl	800423c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8004b6a:	bf00      	nop
 8004b6c:	bd80      	pop	{r7, pc}
 8004b6e:	bf00      	nop
 8004b70:	200018c4 	.word	0x200018c4
 8004b74:	40004800 	.word	0x40004800

08004b78 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8004b78:	b580      	push	{r7, lr}
 8004b7a:	b08c      	sub	sp, #48	; 0x30
 8004b7c:	af00      	add	r7, sp, #0
 8004b7e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004b80:	f107 0320 	add.w	r3, r7, #32
 8004b84:	2200      	movs	r2, #0
 8004b86:	601a      	str	r2, [r3, #0]
 8004b88:	605a      	str	r2, [r3, #4]
 8004b8a:	609a      	str	r2, [r3, #8]
 8004b8c:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	4a95      	ldr	r2, [pc, #596]	; (8004de8 <HAL_UART_MspInit+0x270>)
 8004b94:	4293      	cmp	r3, r2
 8004b96:	d159      	bne.n	8004c4c <HAL_UART_MspInit+0xd4>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8004b98:	4b94      	ldr	r3, [pc, #592]	; (8004dec <HAL_UART_MspInit+0x274>)
 8004b9a:	699b      	ldr	r3, [r3, #24]
 8004b9c:	4a93      	ldr	r2, [pc, #588]	; (8004dec <HAL_UART_MspInit+0x274>)
 8004b9e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004ba2:	6193      	str	r3, [r2, #24]
 8004ba4:	4b91      	ldr	r3, [pc, #580]	; (8004dec <HAL_UART_MspInit+0x274>)
 8004ba6:	699b      	ldr	r3, [r3, #24]
 8004ba8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004bac:	61fb      	str	r3, [r7, #28]
 8004bae:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004bb0:	4b8e      	ldr	r3, [pc, #568]	; (8004dec <HAL_UART_MspInit+0x274>)
 8004bb2:	699b      	ldr	r3, [r3, #24]
 8004bb4:	4a8d      	ldr	r2, [pc, #564]	; (8004dec <HAL_UART_MspInit+0x274>)
 8004bb6:	f043 0304 	orr.w	r3, r3, #4
 8004bba:	6193      	str	r3, [r2, #24]
 8004bbc:	4b8b      	ldr	r3, [pc, #556]	; (8004dec <HAL_UART_MspInit+0x274>)
 8004bbe:	699b      	ldr	r3, [r3, #24]
 8004bc0:	f003 0304 	and.w	r3, r3, #4
 8004bc4:	61bb      	str	r3, [r7, #24]
 8004bc6:	69bb      	ldr	r3, [r7, #24]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8004bc8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004bcc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004bce:	2302      	movs	r3, #2
 8004bd0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004bd2:	2303      	movs	r3, #3
 8004bd4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004bd6:	f107 0320 	add.w	r3, r7, #32
 8004bda:	4619      	mov	r1, r3
 8004bdc:	4884      	ldr	r0, [pc, #528]	; (8004df0 <HAL_UART_MspInit+0x278>)
 8004bde:	f000 fe21 	bl	8005824 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8004be2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004be6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004be8:	2300      	movs	r3, #0
 8004bea:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004bec:	2300      	movs	r3, #0
 8004bee:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004bf0:	f107 0320 	add.w	r3, r7, #32
 8004bf4:	4619      	mov	r1, r3
 8004bf6:	487e      	ldr	r0, [pc, #504]	; (8004df0 <HAL_UART_MspInit+0x278>)
 8004bf8:	f000 fe14 	bl	8005824 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 8004bfc:	4b7d      	ldr	r3, [pc, #500]	; (8004df4 <HAL_UART_MspInit+0x27c>)
 8004bfe:	4a7e      	ldr	r2, [pc, #504]	; (8004df8 <HAL_UART_MspInit+0x280>)
 8004c00:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004c02:	4b7c      	ldr	r3, [pc, #496]	; (8004df4 <HAL_UART_MspInit+0x27c>)
 8004c04:	2200      	movs	r2, #0
 8004c06:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004c08:	4b7a      	ldr	r3, [pc, #488]	; (8004df4 <HAL_UART_MspInit+0x27c>)
 8004c0a:	2200      	movs	r2, #0
 8004c0c:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004c0e:	4b79      	ldr	r3, [pc, #484]	; (8004df4 <HAL_UART_MspInit+0x27c>)
 8004c10:	2280      	movs	r2, #128	; 0x80
 8004c12:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004c14:	4b77      	ldr	r3, [pc, #476]	; (8004df4 <HAL_UART_MspInit+0x27c>)
 8004c16:	2200      	movs	r2, #0
 8004c18:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004c1a:	4b76      	ldr	r3, [pc, #472]	; (8004df4 <HAL_UART_MspInit+0x27c>)
 8004c1c:	2200      	movs	r2, #0
 8004c1e:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8004c20:	4b74      	ldr	r3, [pc, #464]	; (8004df4 <HAL_UART_MspInit+0x27c>)
 8004c22:	2220      	movs	r2, #32
 8004c24:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8004c26:	4b73      	ldr	r3, [pc, #460]	; (8004df4 <HAL_UART_MspInit+0x27c>)
 8004c28:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004c2c:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8004c2e:	4871      	ldr	r0, [pc, #452]	; (8004df4 <HAL_UART_MspInit+0x27c>)
 8004c30:	f000 fb38 	bl	80052a4 <HAL_DMA_Init>
 8004c34:	4603      	mov	r3, r0
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d001      	beq.n	8004c3e <HAL_UART_MspInit+0xc6>
    {
      Error_Handler();
 8004c3a:	f7ff faff 	bl	800423c <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	4a6c      	ldr	r2, [pc, #432]	; (8004df4 <HAL_UART_MspInit+0x27c>)
 8004c42:	635a      	str	r2, [r3, #52]	; 0x34
 8004c44:	4a6b      	ldr	r2, [pc, #428]	; (8004df4 <HAL_UART_MspInit+0x27c>)
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	6253      	str	r3, [r2, #36]	; 0x24
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8004c4a:	e0c9      	b.n	8004de0 <HAL_UART_MspInit+0x268>
  else if(uartHandle->Instance==USART2)
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	4a6a      	ldr	r2, [pc, #424]	; (8004dfc <HAL_UART_MspInit+0x284>)
 8004c52:	4293      	cmp	r3, r2
 8004c54:	f040 8085 	bne.w	8004d62 <HAL_UART_MspInit+0x1ea>
    __HAL_RCC_USART2_CLK_ENABLE();
 8004c58:	4b64      	ldr	r3, [pc, #400]	; (8004dec <HAL_UART_MspInit+0x274>)
 8004c5a:	69db      	ldr	r3, [r3, #28]
 8004c5c:	4a63      	ldr	r2, [pc, #396]	; (8004dec <HAL_UART_MspInit+0x274>)
 8004c5e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004c62:	61d3      	str	r3, [r2, #28]
 8004c64:	4b61      	ldr	r3, [pc, #388]	; (8004dec <HAL_UART_MspInit+0x274>)
 8004c66:	69db      	ldr	r3, [r3, #28]
 8004c68:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c6c:	617b      	str	r3, [r7, #20]
 8004c6e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004c70:	4b5e      	ldr	r3, [pc, #376]	; (8004dec <HAL_UART_MspInit+0x274>)
 8004c72:	699b      	ldr	r3, [r3, #24]
 8004c74:	4a5d      	ldr	r2, [pc, #372]	; (8004dec <HAL_UART_MspInit+0x274>)
 8004c76:	f043 0304 	orr.w	r3, r3, #4
 8004c7a:	6193      	str	r3, [r2, #24]
 8004c7c:	4b5b      	ldr	r3, [pc, #364]	; (8004dec <HAL_UART_MspInit+0x274>)
 8004c7e:	699b      	ldr	r3, [r3, #24]
 8004c80:	f003 0304 	and.w	r3, r3, #4
 8004c84:	613b      	str	r3, [r7, #16]
 8004c86:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8004c88:	2304      	movs	r3, #4
 8004c8a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c8c:	2302      	movs	r3, #2
 8004c8e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004c90:	2303      	movs	r3, #3
 8004c92:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004c94:	f107 0320 	add.w	r3, r7, #32
 8004c98:	4619      	mov	r1, r3
 8004c9a:	4855      	ldr	r0, [pc, #340]	; (8004df0 <HAL_UART_MspInit+0x278>)
 8004c9c:	f000 fdc2 	bl	8005824 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8004ca0:	2308      	movs	r3, #8
 8004ca2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004ca4:	2300      	movs	r3, #0
 8004ca6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ca8:	2300      	movs	r3, #0
 8004caa:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004cac:	f107 0320 	add.w	r3, r7, #32
 8004cb0:	4619      	mov	r1, r3
 8004cb2:	484f      	ldr	r0, [pc, #316]	; (8004df0 <HAL_UART_MspInit+0x278>)
 8004cb4:	f000 fdb6 	bl	8005824 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Channel6;
 8004cb8:	4b51      	ldr	r3, [pc, #324]	; (8004e00 <HAL_UART_MspInit+0x288>)
 8004cba:	4a52      	ldr	r2, [pc, #328]	; (8004e04 <HAL_UART_MspInit+0x28c>)
 8004cbc:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004cbe:	4b50      	ldr	r3, [pc, #320]	; (8004e00 <HAL_UART_MspInit+0x288>)
 8004cc0:	2200      	movs	r2, #0
 8004cc2:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004cc4:	4b4e      	ldr	r3, [pc, #312]	; (8004e00 <HAL_UART_MspInit+0x288>)
 8004cc6:	2200      	movs	r2, #0
 8004cc8:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004cca:	4b4d      	ldr	r3, [pc, #308]	; (8004e00 <HAL_UART_MspInit+0x288>)
 8004ccc:	2280      	movs	r2, #128	; 0x80
 8004cce:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004cd0:	4b4b      	ldr	r3, [pc, #300]	; (8004e00 <HAL_UART_MspInit+0x288>)
 8004cd2:	2200      	movs	r2, #0
 8004cd4:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004cd6:	4b4a      	ldr	r3, [pc, #296]	; (8004e00 <HAL_UART_MspInit+0x288>)
 8004cd8:	2200      	movs	r2, #0
 8004cda:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8004cdc:	4b48      	ldr	r3, [pc, #288]	; (8004e00 <HAL_UART_MspInit+0x288>)
 8004cde:	2220      	movs	r2, #32
 8004ce0:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8004ce2:	4b47      	ldr	r3, [pc, #284]	; (8004e00 <HAL_UART_MspInit+0x288>)
 8004ce4:	2200      	movs	r2, #0
 8004ce6:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8004ce8:	4845      	ldr	r0, [pc, #276]	; (8004e00 <HAL_UART_MspInit+0x288>)
 8004cea:	f000 fadb 	bl	80052a4 <HAL_DMA_Init>
 8004cee:	4603      	mov	r3, r0
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d001      	beq.n	8004cf8 <HAL_UART_MspInit+0x180>
      Error_Handler();
 8004cf4:	f7ff faa2 	bl	800423c <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	4a41      	ldr	r2, [pc, #260]	; (8004e00 <HAL_UART_MspInit+0x288>)
 8004cfc:	635a      	str	r2, [r3, #52]	; 0x34
 8004cfe:	4a40      	ldr	r2, [pc, #256]	; (8004e00 <HAL_UART_MspInit+0x288>)
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	6253      	str	r3, [r2, #36]	; 0x24
    hdma_usart2_tx.Instance = DMA1_Channel7;
 8004d04:	4b40      	ldr	r3, [pc, #256]	; (8004e08 <HAL_UART_MspInit+0x290>)
 8004d06:	4a41      	ldr	r2, [pc, #260]	; (8004e0c <HAL_UART_MspInit+0x294>)
 8004d08:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004d0a:	4b3f      	ldr	r3, [pc, #252]	; (8004e08 <HAL_UART_MspInit+0x290>)
 8004d0c:	2210      	movs	r2, #16
 8004d0e:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004d10:	4b3d      	ldr	r3, [pc, #244]	; (8004e08 <HAL_UART_MspInit+0x290>)
 8004d12:	2200      	movs	r2, #0
 8004d14:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004d16:	4b3c      	ldr	r3, [pc, #240]	; (8004e08 <HAL_UART_MspInit+0x290>)
 8004d18:	2280      	movs	r2, #128	; 0x80
 8004d1a:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004d1c:	4b3a      	ldr	r3, [pc, #232]	; (8004e08 <HAL_UART_MspInit+0x290>)
 8004d1e:	2200      	movs	r2, #0
 8004d20:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004d22:	4b39      	ldr	r3, [pc, #228]	; (8004e08 <HAL_UART_MspInit+0x290>)
 8004d24:	2200      	movs	r2, #0
 8004d26:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8004d28:	4b37      	ldr	r3, [pc, #220]	; (8004e08 <HAL_UART_MspInit+0x290>)
 8004d2a:	2200      	movs	r2, #0
 8004d2c:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8004d2e:	4b36      	ldr	r3, [pc, #216]	; (8004e08 <HAL_UART_MspInit+0x290>)
 8004d30:	2200      	movs	r2, #0
 8004d32:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8004d34:	4834      	ldr	r0, [pc, #208]	; (8004e08 <HAL_UART_MspInit+0x290>)
 8004d36:	f000 fab5 	bl	80052a4 <HAL_DMA_Init>
 8004d3a:	4603      	mov	r3, r0
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d001      	beq.n	8004d44 <HAL_UART_MspInit+0x1cc>
      Error_Handler();
 8004d40:	f7ff fa7c 	bl	800423c <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	4a30      	ldr	r2, [pc, #192]	; (8004e08 <HAL_UART_MspInit+0x290>)
 8004d48:	631a      	str	r2, [r3, #48]	; 0x30
 8004d4a:	4a2f      	ldr	r2, [pc, #188]	; (8004e08 <HAL_UART_MspInit+0x290>)
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	6253      	str	r3, [r2, #36]	; 0x24
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8004d50:	2200      	movs	r2, #0
 8004d52:	2100      	movs	r1, #0
 8004d54:	2026      	movs	r0, #38	; 0x26
 8004d56:	f000 fa60 	bl	800521a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8004d5a:	2026      	movs	r0, #38	; 0x26
 8004d5c:	f000 fa79 	bl	8005252 <HAL_NVIC_EnableIRQ>
}
 8004d60:	e03e      	b.n	8004de0 <HAL_UART_MspInit+0x268>
  else if(uartHandle->Instance==USART3)
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	4a2a      	ldr	r2, [pc, #168]	; (8004e10 <HAL_UART_MspInit+0x298>)
 8004d68:	4293      	cmp	r3, r2
 8004d6a:	d139      	bne.n	8004de0 <HAL_UART_MspInit+0x268>
    __HAL_RCC_USART3_CLK_ENABLE();
 8004d6c:	4b1f      	ldr	r3, [pc, #124]	; (8004dec <HAL_UART_MspInit+0x274>)
 8004d6e:	69db      	ldr	r3, [r3, #28]
 8004d70:	4a1e      	ldr	r2, [pc, #120]	; (8004dec <HAL_UART_MspInit+0x274>)
 8004d72:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004d76:	61d3      	str	r3, [r2, #28]
 8004d78:	4b1c      	ldr	r3, [pc, #112]	; (8004dec <HAL_UART_MspInit+0x274>)
 8004d7a:	69db      	ldr	r3, [r3, #28]
 8004d7c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004d80:	60fb      	str	r3, [r7, #12]
 8004d82:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004d84:	4b19      	ldr	r3, [pc, #100]	; (8004dec <HAL_UART_MspInit+0x274>)
 8004d86:	699b      	ldr	r3, [r3, #24]
 8004d88:	4a18      	ldr	r2, [pc, #96]	; (8004dec <HAL_UART_MspInit+0x274>)
 8004d8a:	f043 0308 	orr.w	r3, r3, #8
 8004d8e:	6193      	str	r3, [r2, #24]
 8004d90:	4b16      	ldr	r3, [pc, #88]	; (8004dec <HAL_UART_MspInit+0x274>)
 8004d92:	699b      	ldr	r3, [r3, #24]
 8004d94:	f003 0308 	and.w	r3, r3, #8
 8004d98:	60bb      	str	r3, [r7, #8]
 8004d9a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8004d9c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004da0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004da2:	2302      	movs	r3, #2
 8004da4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004da6:	2303      	movs	r3, #3
 8004da8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004daa:	f107 0320 	add.w	r3, r7, #32
 8004dae:	4619      	mov	r1, r3
 8004db0:	4818      	ldr	r0, [pc, #96]	; (8004e14 <HAL_UART_MspInit+0x29c>)
 8004db2:	f000 fd37 	bl	8005824 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8004db6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004dba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004dbc:	2300      	movs	r3, #0
 8004dbe:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004dc0:	2300      	movs	r3, #0
 8004dc2:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004dc4:	f107 0320 	add.w	r3, r7, #32
 8004dc8:	4619      	mov	r1, r3
 8004dca:	4812      	ldr	r0, [pc, #72]	; (8004e14 <HAL_UART_MspInit+0x29c>)
 8004dcc:	f000 fd2a 	bl	8005824 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8004dd0:	2200      	movs	r2, #0
 8004dd2:	2100      	movs	r1, #0
 8004dd4:	2027      	movs	r0, #39	; 0x27
 8004dd6:	f000 fa20 	bl	800521a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8004dda:	2027      	movs	r0, #39	; 0x27
 8004ddc:	f000 fa39 	bl	8005252 <HAL_NVIC_EnableIRQ>
}
 8004de0:	bf00      	nop
 8004de2:	3730      	adds	r7, #48	; 0x30
 8004de4:	46bd      	mov	sp, r7
 8004de6:	bd80      	pop	{r7, pc}
 8004de8:	40013800 	.word	0x40013800
 8004dec:	40021000 	.word	0x40021000
 8004df0:	40010800 	.word	0x40010800
 8004df4:	20001904 	.word	0x20001904
 8004df8:	40020058 	.word	0x40020058
 8004dfc:	40004400 	.word	0x40004400
 8004e00:	20001880 	.word	0x20001880
 8004e04:	4002006c 	.word	0x4002006c
 8004e08:	20001948 	.word	0x20001948
 8004e0c:	40020080 	.word	0x40020080
 8004e10:	40004800 	.word	0x40004800
 8004e14:	40010c00 	.word	0x40010c00

08004e18 <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{
 8004e18:	b580      	push	{r7, lr}
 8004e1a:	b082      	sub	sp, #8
 8004e1c:	af00      	add	r7, sp, #0
 8004e1e:	6078      	str	r0, [r7, #4]

  if(uartHandle->Instance==USART1)
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	4a23      	ldr	r2, [pc, #140]	; (8004eb4 <HAL_UART_MspDeInit+0x9c>)
 8004e26:	4293      	cmp	r3, r2
 8004e28:	d110      	bne.n	8004e4c <HAL_UART_MspDeInit+0x34>
  {
  /* USER CODE BEGIN USART1_MspDeInit 0 */

  /* USER CODE END USART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART1_CLK_DISABLE();
 8004e2a:	4b23      	ldr	r3, [pc, #140]	; (8004eb8 <HAL_UART_MspDeInit+0xa0>)
 8004e2c:	699b      	ldr	r3, [r3, #24]
 8004e2e:	4a22      	ldr	r2, [pc, #136]	; (8004eb8 <HAL_UART_MspDeInit+0xa0>)
 8004e30:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004e34:	6193      	str	r3, [r2, #24]

    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 8004e36:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8004e3a:	4820      	ldr	r0, [pc, #128]	; (8004ebc <HAL_UART_MspDeInit+0xa4>)
 8004e3c:	f000 fe76 	bl	8005b2c <HAL_GPIO_DeInit>

    /* USART1 DMA DeInit */
    HAL_DMA_DeInit(uartHandle->hdmarx);
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e44:	4618      	mov	r0, r3
 8004e46:	f000 fa87 	bl	8005358 <HAL_DMA_DeInit>
    HAL_NVIC_DisableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspDeInit 1 */

  /* USER CODE END USART3_MspDeInit 1 */
  }
}
 8004e4a:	e02f      	b.n	8004eac <HAL_UART_MspDeInit+0x94>
  else if(uartHandle->Instance==USART2)
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	4a1b      	ldr	r2, [pc, #108]	; (8004ec0 <HAL_UART_MspDeInit+0xa8>)
 8004e52:	4293      	cmp	r3, r2
 8004e54:	d117      	bne.n	8004e86 <HAL_UART_MspDeInit+0x6e>
    __HAL_RCC_USART2_CLK_DISABLE();
 8004e56:	4b18      	ldr	r3, [pc, #96]	; (8004eb8 <HAL_UART_MspDeInit+0xa0>)
 8004e58:	69db      	ldr	r3, [r3, #28]
 8004e5a:	4a17      	ldr	r2, [pc, #92]	; (8004eb8 <HAL_UART_MspDeInit+0xa0>)
 8004e5c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8004e60:	61d3      	str	r3, [r2, #28]
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 8004e62:	210c      	movs	r1, #12
 8004e64:	4815      	ldr	r0, [pc, #84]	; (8004ebc <HAL_UART_MspDeInit+0xa4>)
 8004e66:	f000 fe61 	bl	8005b2c <HAL_GPIO_DeInit>
    HAL_DMA_DeInit(uartHandle->hdmarx);
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e6e:	4618      	mov	r0, r3
 8004e70:	f000 fa72 	bl	8005358 <HAL_DMA_DeInit>
    HAL_DMA_DeInit(uartHandle->hdmatx);
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e78:	4618      	mov	r0, r3
 8004e7a:	f000 fa6d 	bl	8005358 <HAL_DMA_DeInit>
    HAL_NVIC_DisableIRQ(USART2_IRQn);
 8004e7e:	2026      	movs	r0, #38	; 0x26
 8004e80:	f000 f9f5 	bl	800526e <HAL_NVIC_DisableIRQ>
}
 8004e84:	e012      	b.n	8004eac <HAL_UART_MspDeInit+0x94>
  else if(uartHandle->Instance==USART3)
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	4a0e      	ldr	r2, [pc, #56]	; (8004ec4 <HAL_UART_MspDeInit+0xac>)
 8004e8c:	4293      	cmp	r3, r2
 8004e8e:	d10d      	bne.n	8004eac <HAL_UART_MspDeInit+0x94>
    __HAL_RCC_USART3_CLK_DISABLE();
 8004e90:	4b09      	ldr	r3, [pc, #36]	; (8004eb8 <HAL_UART_MspDeInit+0xa0>)
 8004e92:	69db      	ldr	r3, [r3, #28]
 8004e94:	4a08      	ldr	r2, [pc, #32]	; (8004eb8 <HAL_UART_MspDeInit+0xa0>)
 8004e96:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004e9a:	61d3      	str	r3, [r2, #28]
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10|GPIO_PIN_11);
 8004e9c:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8004ea0:	4809      	ldr	r0, [pc, #36]	; (8004ec8 <HAL_UART_MspDeInit+0xb0>)
 8004ea2:	f000 fe43 	bl	8005b2c <HAL_GPIO_DeInit>
    HAL_NVIC_DisableIRQ(USART3_IRQn);
 8004ea6:	2027      	movs	r0, #39	; 0x27
 8004ea8:	f000 f9e1 	bl	800526e <HAL_NVIC_DisableIRQ>
}
 8004eac:	bf00      	nop
 8004eae:	3708      	adds	r7, #8
 8004eb0:	46bd      	mov	sp, r7
 8004eb2:	bd80      	pop	{r7, pc}
 8004eb4:	40013800 	.word	0x40013800
 8004eb8:	40021000 	.word	0x40021000
 8004ebc:	40010800 	.word	0x40010800
 8004ec0:	40004400 	.word	0x40004400
 8004ec4:	40004800 	.word	0x40004800
 8004ec8:	40010c00 	.word	0x40010c00

08004ecc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8004ecc:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8004ece:	e003      	b.n	8004ed8 <LoopCopyDataInit>

08004ed0 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8004ed0:	4b0b      	ldr	r3, [pc, #44]	; (8004f00 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8004ed2:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8004ed4:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8004ed6:	3104      	adds	r1, #4

08004ed8 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8004ed8:	480a      	ldr	r0, [pc, #40]	; (8004f04 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8004eda:	4b0b      	ldr	r3, [pc, #44]	; (8004f08 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8004edc:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8004ede:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8004ee0:	d3f6      	bcc.n	8004ed0 <CopyDataInit>
  ldr r2, =_sbss
 8004ee2:	4a0a      	ldr	r2, [pc, #40]	; (8004f0c <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8004ee4:	e002      	b.n	8004eec <LoopFillZerobss>

08004ee6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8004ee6:	2300      	movs	r3, #0
  str r3, [r2], #4
 8004ee8:	f842 3b04 	str.w	r3, [r2], #4

08004eec <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8004eec:	4b08      	ldr	r3, [pc, #32]	; (8004f10 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8004eee:	429a      	cmp	r2, r3
  bcc FillZerobss
 8004ef0:	d3f9      	bcc.n	8004ee6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8004ef2:	f7ff fb2b 	bl	800454c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004ef6:	f00d f89d 	bl	8012034 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8004efa:	f7fc ffe9 	bl	8001ed0 <main>
  bx lr
 8004efe:	4770      	bx	lr
  ldr r3, =_sidata
 8004f00:	080125f0 	.word	0x080125f0
  ldr r0, =_sdata
 8004f04:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8004f08:	20000074 	.word	0x20000074
  ldr r2, =_sbss
 8004f0c:	20000078 	.word	0x20000078
  ldr r3, = _ebss
 8004f10:	20001a10 	.word	0x20001a10

08004f14 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8004f14:	e7fe      	b.n	8004f14 <ADC1_2_IRQHandler>
	...

08004f18 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004f18:	b580      	push	{r7, lr}
 8004f1a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004f1c:	4b08      	ldr	r3, [pc, #32]	; (8004f40 <HAL_Init+0x28>)
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	4a07      	ldr	r2, [pc, #28]	; (8004f40 <HAL_Init+0x28>)
 8004f22:	f043 0310 	orr.w	r3, r3, #16
 8004f26:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004f28:	2003      	movs	r0, #3
 8004f2a:	f000 f96b 	bl	8005204 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004f2e:	2000      	movs	r0, #0
 8004f30:	f000 f808 	bl	8004f44 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004f34:	f7ff fa42 	bl	80043bc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004f38:	2300      	movs	r3, #0
}
 8004f3a:	4618      	mov	r0, r3
 8004f3c:	bd80      	pop	{r7, pc}
 8004f3e:	bf00      	nop
 8004f40:	40022000 	.word	0x40022000

08004f44 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004f44:	b580      	push	{r7, lr}
 8004f46:	b082      	sub	sp, #8
 8004f48:	af00      	add	r7, sp, #0
 8004f4a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004f4c:	4b12      	ldr	r3, [pc, #72]	; (8004f98 <HAL_InitTick+0x54>)
 8004f4e:	681a      	ldr	r2, [r3, #0]
 8004f50:	4b12      	ldr	r3, [pc, #72]	; (8004f9c <HAL_InitTick+0x58>)
 8004f52:	781b      	ldrb	r3, [r3, #0]
 8004f54:	4619      	mov	r1, r3
 8004f56:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004f5a:	fbb3 f3f1 	udiv	r3, r3, r1
 8004f5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f62:	4618      	mov	r0, r3
 8004f64:	f000 f991 	bl	800528a <HAL_SYSTICK_Config>
 8004f68:	4603      	mov	r3, r0
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d001      	beq.n	8004f72 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004f6e:	2301      	movs	r3, #1
 8004f70:	e00e      	b.n	8004f90 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	2b0f      	cmp	r3, #15
 8004f76:	d80a      	bhi.n	8004f8e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004f78:	2200      	movs	r2, #0
 8004f7a:	6879      	ldr	r1, [r7, #4]
 8004f7c:	f04f 30ff 	mov.w	r0, #4294967295
 8004f80:	f000 f94b 	bl	800521a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004f84:	4a06      	ldr	r2, [pc, #24]	; (8004fa0 <HAL_InitTick+0x5c>)
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004f8a:	2300      	movs	r3, #0
 8004f8c:	e000      	b.n	8004f90 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004f8e:	2301      	movs	r3, #1
}
 8004f90:	4618      	mov	r0, r3
 8004f92:	3708      	adds	r7, #8
 8004f94:	46bd      	mov	sp, r7
 8004f96:	bd80      	pop	{r7, pc}
 8004f98:	20000004 	.word	0x20000004
 8004f9c:	2000000c 	.word	0x2000000c
 8004fa0:	20000008 	.word	0x20000008

08004fa4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004fa4:	b480      	push	{r7}
 8004fa6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004fa8:	4b05      	ldr	r3, [pc, #20]	; (8004fc0 <HAL_IncTick+0x1c>)
 8004faa:	781b      	ldrb	r3, [r3, #0]
 8004fac:	461a      	mov	r2, r3
 8004fae:	4b05      	ldr	r3, [pc, #20]	; (8004fc4 <HAL_IncTick+0x20>)
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	4413      	add	r3, r2
 8004fb4:	4a03      	ldr	r2, [pc, #12]	; (8004fc4 <HAL_IncTick+0x20>)
 8004fb6:	6013      	str	r3, [r2, #0]
}
 8004fb8:	bf00      	nop
 8004fba:	46bd      	mov	sp, r7
 8004fbc:	bc80      	pop	{r7}
 8004fbe:	4770      	bx	lr
 8004fc0:	2000000c 	.word	0x2000000c
 8004fc4:	20001a0c 	.word	0x20001a0c

08004fc8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004fc8:	b480      	push	{r7}
 8004fca:	af00      	add	r7, sp, #0
  return uwTick;
 8004fcc:	4b02      	ldr	r3, [pc, #8]	; (8004fd8 <HAL_GetTick+0x10>)
 8004fce:	681b      	ldr	r3, [r3, #0]
}
 8004fd0:	4618      	mov	r0, r3
 8004fd2:	46bd      	mov	sp, r7
 8004fd4:	bc80      	pop	{r7}
 8004fd6:	4770      	bx	lr
 8004fd8:	20001a0c 	.word	0x20001a0c

08004fdc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004fdc:	b580      	push	{r7, lr}
 8004fde:	b084      	sub	sp, #16
 8004fe0:	af00      	add	r7, sp, #0
 8004fe2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004fe4:	f7ff fff0 	bl	8004fc8 <HAL_GetTick>
 8004fe8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ff4:	d005      	beq.n	8005002 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004ff6:	4b0a      	ldr	r3, [pc, #40]	; (8005020 <HAL_Delay+0x44>)
 8004ff8:	781b      	ldrb	r3, [r3, #0]
 8004ffa:	461a      	mov	r2, r3
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	4413      	add	r3, r2
 8005000:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8005002:	bf00      	nop
 8005004:	f7ff ffe0 	bl	8004fc8 <HAL_GetTick>
 8005008:	4602      	mov	r2, r0
 800500a:	68bb      	ldr	r3, [r7, #8]
 800500c:	1ad3      	subs	r3, r2, r3
 800500e:	68fa      	ldr	r2, [r7, #12]
 8005010:	429a      	cmp	r2, r3
 8005012:	d8f7      	bhi.n	8005004 <HAL_Delay+0x28>
  {
  }
}
 8005014:	bf00      	nop
 8005016:	bf00      	nop
 8005018:	3710      	adds	r7, #16
 800501a:	46bd      	mov	sp, r7
 800501c:	bd80      	pop	{r7, pc}
 800501e:	bf00      	nop
 8005020:	2000000c 	.word	0x2000000c

08005024 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005024:	b480      	push	{r7}
 8005026:	b085      	sub	sp, #20
 8005028:	af00      	add	r7, sp, #0
 800502a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	f003 0307 	and.w	r3, r3, #7
 8005032:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005034:	4b0c      	ldr	r3, [pc, #48]	; (8005068 <__NVIC_SetPriorityGrouping+0x44>)
 8005036:	68db      	ldr	r3, [r3, #12]
 8005038:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800503a:	68ba      	ldr	r2, [r7, #8]
 800503c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005040:	4013      	ands	r3, r2
 8005042:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005048:	68bb      	ldr	r3, [r7, #8]
 800504a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800504c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005050:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005054:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005056:	4a04      	ldr	r2, [pc, #16]	; (8005068 <__NVIC_SetPriorityGrouping+0x44>)
 8005058:	68bb      	ldr	r3, [r7, #8]
 800505a:	60d3      	str	r3, [r2, #12]
}
 800505c:	bf00      	nop
 800505e:	3714      	adds	r7, #20
 8005060:	46bd      	mov	sp, r7
 8005062:	bc80      	pop	{r7}
 8005064:	4770      	bx	lr
 8005066:	bf00      	nop
 8005068:	e000ed00 	.word	0xe000ed00

0800506c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800506c:	b480      	push	{r7}
 800506e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005070:	4b04      	ldr	r3, [pc, #16]	; (8005084 <__NVIC_GetPriorityGrouping+0x18>)
 8005072:	68db      	ldr	r3, [r3, #12]
 8005074:	0a1b      	lsrs	r3, r3, #8
 8005076:	f003 0307 	and.w	r3, r3, #7
}
 800507a:	4618      	mov	r0, r3
 800507c:	46bd      	mov	sp, r7
 800507e:	bc80      	pop	{r7}
 8005080:	4770      	bx	lr
 8005082:	bf00      	nop
 8005084:	e000ed00 	.word	0xe000ed00

08005088 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005088:	b480      	push	{r7}
 800508a:	b083      	sub	sp, #12
 800508c:	af00      	add	r7, sp, #0
 800508e:	4603      	mov	r3, r0
 8005090:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005092:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005096:	2b00      	cmp	r3, #0
 8005098:	db0b      	blt.n	80050b2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800509a:	79fb      	ldrb	r3, [r7, #7]
 800509c:	f003 021f 	and.w	r2, r3, #31
 80050a0:	4906      	ldr	r1, [pc, #24]	; (80050bc <__NVIC_EnableIRQ+0x34>)
 80050a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80050a6:	095b      	lsrs	r3, r3, #5
 80050a8:	2001      	movs	r0, #1
 80050aa:	fa00 f202 	lsl.w	r2, r0, r2
 80050ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80050b2:	bf00      	nop
 80050b4:	370c      	adds	r7, #12
 80050b6:	46bd      	mov	sp, r7
 80050b8:	bc80      	pop	{r7}
 80050ba:	4770      	bx	lr
 80050bc:	e000e100 	.word	0xe000e100

080050c0 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80050c0:	b480      	push	{r7}
 80050c2:	b083      	sub	sp, #12
 80050c4:	af00      	add	r7, sp, #0
 80050c6:	4603      	mov	r3, r0
 80050c8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80050ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	db12      	blt.n	80050f8 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80050d2:	79fb      	ldrb	r3, [r7, #7]
 80050d4:	f003 021f 	and.w	r2, r3, #31
 80050d8:	490a      	ldr	r1, [pc, #40]	; (8005104 <__NVIC_DisableIRQ+0x44>)
 80050da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80050de:	095b      	lsrs	r3, r3, #5
 80050e0:	2001      	movs	r0, #1
 80050e2:	fa00 f202 	lsl.w	r2, r0, r2
 80050e6:	3320      	adds	r3, #32
 80050e8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80050ec:	f3bf 8f4f 	dsb	sy
}
 80050f0:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80050f2:	f3bf 8f6f 	isb	sy
}
 80050f6:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 80050f8:	bf00      	nop
 80050fa:	370c      	adds	r7, #12
 80050fc:	46bd      	mov	sp, r7
 80050fe:	bc80      	pop	{r7}
 8005100:	4770      	bx	lr
 8005102:	bf00      	nop
 8005104:	e000e100 	.word	0xe000e100

08005108 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005108:	b480      	push	{r7}
 800510a:	b083      	sub	sp, #12
 800510c:	af00      	add	r7, sp, #0
 800510e:	4603      	mov	r3, r0
 8005110:	6039      	str	r1, [r7, #0]
 8005112:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005114:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005118:	2b00      	cmp	r3, #0
 800511a:	db0a      	blt.n	8005132 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800511c:	683b      	ldr	r3, [r7, #0]
 800511e:	b2da      	uxtb	r2, r3
 8005120:	490c      	ldr	r1, [pc, #48]	; (8005154 <__NVIC_SetPriority+0x4c>)
 8005122:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005126:	0112      	lsls	r2, r2, #4
 8005128:	b2d2      	uxtb	r2, r2
 800512a:	440b      	add	r3, r1
 800512c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005130:	e00a      	b.n	8005148 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005132:	683b      	ldr	r3, [r7, #0]
 8005134:	b2da      	uxtb	r2, r3
 8005136:	4908      	ldr	r1, [pc, #32]	; (8005158 <__NVIC_SetPriority+0x50>)
 8005138:	79fb      	ldrb	r3, [r7, #7]
 800513a:	f003 030f 	and.w	r3, r3, #15
 800513e:	3b04      	subs	r3, #4
 8005140:	0112      	lsls	r2, r2, #4
 8005142:	b2d2      	uxtb	r2, r2
 8005144:	440b      	add	r3, r1
 8005146:	761a      	strb	r2, [r3, #24]
}
 8005148:	bf00      	nop
 800514a:	370c      	adds	r7, #12
 800514c:	46bd      	mov	sp, r7
 800514e:	bc80      	pop	{r7}
 8005150:	4770      	bx	lr
 8005152:	bf00      	nop
 8005154:	e000e100 	.word	0xe000e100
 8005158:	e000ed00 	.word	0xe000ed00

0800515c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800515c:	b480      	push	{r7}
 800515e:	b089      	sub	sp, #36	; 0x24
 8005160:	af00      	add	r7, sp, #0
 8005162:	60f8      	str	r0, [r7, #12]
 8005164:	60b9      	str	r1, [r7, #8]
 8005166:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	f003 0307 	and.w	r3, r3, #7
 800516e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005170:	69fb      	ldr	r3, [r7, #28]
 8005172:	f1c3 0307 	rsb	r3, r3, #7
 8005176:	2b04      	cmp	r3, #4
 8005178:	bf28      	it	cs
 800517a:	2304      	movcs	r3, #4
 800517c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800517e:	69fb      	ldr	r3, [r7, #28]
 8005180:	3304      	adds	r3, #4
 8005182:	2b06      	cmp	r3, #6
 8005184:	d902      	bls.n	800518c <NVIC_EncodePriority+0x30>
 8005186:	69fb      	ldr	r3, [r7, #28]
 8005188:	3b03      	subs	r3, #3
 800518a:	e000      	b.n	800518e <NVIC_EncodePriority+0x32>
 800518c:	2300      	movs	r3, #0
 800518e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005190:	f04f 32ff 	mov.w	r2, #4294967295
 8005194:	69bb      	ldr	r3, [r7, #24]
 8005196:	fa02 f303 	lsl.w	r3, r2, r3
 800519a:	43da      	mvns	r2, r3
 800519c:	68bb      	ldr	r3, [r7, #8]
 800519e:	401a      	ands	r2, r3
 80051a0:	697b      	ldr	r3, [r7, #20]
 80051a2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80051a4:	f04f 31ff 	mov.w	r1, #4294967295
 80051a8:	697b      	ldr	r3, [r7, #20]
 80051aa:	fa01 f303 	lsl.w	r3, r1, r3
 80051ae:	43d9      	mvns	r1, r3
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80051b4:	4313      	orrs	r3, r2
         );
}
 80051b6:	4618      	mov	r0, r3
 80051b8:	3724      	adds	r7, #36	; 0x24
 80051ba:	46bd      	mov	sp, r7
 80051bc:	bc80      	pop	{r7}
 80051be:	4770      	bx	lr

080051c0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80051c0:	b580      	push	{r7, lr}
 80051c2:	b082      	sub	sp, #8
 80051c4:	af00      	add	r7, sp, #0
 80051c6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	3b01      	subs	r3, #1
 80051cc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80051d0:	d301      	bcc.n	80051d6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80051d2:	2301      	movs	r3, #1
 80051d4:	e00f      	b.n	80051f6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80051d6:	4a0a      	ldr	r2, [pc, #40]	; (8005200 <SysTick_Config+0x40>)
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	3b01      	subs	r3, #1
 80051dc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80051de:	210f      	movs	r1, #15
 80051e0:	f04f 30ff 	mov.w	r0, #4294967295
 80051e4:	f7ff ff90 	bl	8005108 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80051e8:	4b05      	ldr	r3, [pc, #20]	; (8005200 <SysTick_Config+0x40>)
 80051ea:	2200      	movs	r2, #0
 80051ec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80051ee:	4b04      	ldr	r3, [pc, #16]	; (8005200 <SysTick_Config+0x40>)
 80051f0:	2207      	movs	r2, #7
 80051f2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80051f4:	2300      	movs	r3, #0
}
 80051f6:	4618      	mov	r0, r3
 80051f8:	3708      	adds	r7, #8
 80051fa:	46bd      	mov	sp, r7
 80051fc:	bd80      	pop	{r7, pc}
 80051fe:	bf00      	nop
 8005200:	e000e010 	.word	0xe000e010

08005204 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005204:	b580      	push	{r7, lr}
 8005206:	b082      	sub	sp, #8
 8005208:	af00      	add	r7, sp, #0
 800520a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800520c:	6878      	ldr	r0, [r7, #4]
 800520e:	f7ff ff09 	bl	8005024 <__NVIC_SetPriorityGrouping>
}
 8005212:	bf00      	nop
 8005214:	3708      	adds	r7, #8
 8005216:	46bd      	mov	sp, r7
 8005218:	bd80      	pop	{r7, pc}

0800521a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800521a:	b580      	push	{r7, lr}
 800521c:	b086      	sub	sp, #24
 800521e:	af00      	add	r7, sp, #0
 8005220:	4603      	mov	r3, r0
 8005222:	60b9      	str	r1, [r7, #8]
 8005224:	607a      	str	r2, [r7, #4]
 8005226:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005228:	2300      	movs	r3, #0
 800522a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800522c:	f7ff ff1e 	bl	800506c <__NVIC_GetPriorityGrouping>
 8005230:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005232:	687a      	ldr	r2, [r7, #4]
 8005234:	68b9      	ldr	r1, [r7, #8]
 8005236:	6978      	ldr	r0, [r7, #20]
 8005238:	f7ff ff90 	bl	800515c <NVIC_EncodePriority>
 800523c:	4602      	mov	r2, r0
 800523e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005242:	4611      	mov	r1, r2
 8005244:	4618      	mov	r0, r3
 8005246:	f7ff ff5f 	bl	8005108 <__NVIC_SetPriority>
}
 800524a:	bf00      	nop
 800524c:	3718      	adds	r7, #24
 800524e:	46bd      	mov	sp, r7
 8005250:	bd80      	pop	{r7, pc}

08005252 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005252:	b580      	push	{r7, lr}
 8005254:	b082      	sub	sp, #8
 8005256:	af00      	add	r7, sp, #0
 8005258:	4603      	mov	r3, r0
 800525a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800525c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005260:	4618      	mov	r0, r3
 8005262:	f7ff ff11 	bl	8005088 <__NVIC_EnableIRQ>
}
 8005266:	bf00      	nop
 8005268:	3708      	adds	r7, #8
 800526a:	46bd      	mov	sp, r7
 800526c:	bd80      	pop	{r7, pc}

0800526e <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))  
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800526e:	b580      	push	{r7, lr}
 8005270:	b082      	sub	sp, #8
 8005272:	af00      	add	r7, sp, #0
 8005274:	4603      	mov	r3, r0
 8005276:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8005278:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800527c:	4618      	mov	r0, r3
 800527e:	f7ff ff1f 	bl	80050c0 <__NVIC_DisableIRQ>
}
 8005282:	bf00      	nop
 8005284:	3708      	adds	r7, #8
 8005286:	46bd      	mov	sp, r7
 8005288:	bd80      	pop	{r7, pc}

0800528a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800528a:	b580      	push	{r7, lr}
 800528c:	b082      	sub	sp, #8
 800528e:	af00      	add	r7, sp, #0
 8005290:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005292:	6878      	ldr	r0, [r7, #4]
 8005294:	f7ff ff94 	bl	80051c0 <SysTick_Config>
 8005298:	4603      	mov	r3, r0
}
 800529a:	4618      	mov	r0, r3
 800529c:	3708      	adds	r7, #8
 800529e:	46bd      	mov	sp, r7
 80052a0:	bd80      	pop	{r7, pc}
	...

080052a4 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80052a4:	b480      	push	{r7}
 80052a6:	b085      	sub	sp, #20
 80052a8:	af00      	add	r7, sp, #0
 80052aa:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80052ac:	2300      	movs	r3, #0
 80052ae:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d101      	bne.n	80052ba <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80052b6:	2301      	movs	r3, #1
 80052b8:	e043      	b.n	8005342 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	461a      	mov	r2, r3
 80052c0:	4b22      	ldr	r3, [pc, #136]	; (800534c <HAL_DMA_Init+0xa8>)
 80052c2:	4413      	add	r3, r2
 80052c4:	4a22      	ldr	r2, [pc, #136]	; (8005350 <HAL_DMA_Init+0xac>)
 80052c6:	fba2 2303 	umull	r2, r3, r2, r3
 80052ca:	091b      	lsrs	r3, r3, #4
 80052cc:	009a      	lsls	r2, r3, #2
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	4a1f      	ldr	r2, [pc, #124]	; (8005354 <HAL_DMA_Init+0xb0>)
 80052d6:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	2202      	movs	r2, #2
 80052dc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80052ee:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80052f2:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80052fc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	68db      	ldr	r3, [r3, #12]
 8005302:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005308:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	695b      	ldr	r3, [r3, #20]
 800530e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005314:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	69db      	ldr	r3, [r3, #28]
 800531a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800531c:	68fa      	ldr	r2, [r7, #12]
 800531e:	4313      	orrs	r3, r2
 8005320:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	68fa      	ldr	r2, [r7, #12]
 8005328:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	2200      	movs	r2, #0
 800532e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	2201      	movs	r2, #1
 8005334:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	2200      	movs	r2, #0
 800533c:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8005340:	2300      	movs	r3, #0
}
 8005342:	4618      	mov	r0, r3
 8005344:	3714      	adds	r7, #20
 8005346:	46bd      	mov	sp, r7
 8005348:	bc80      	pop	{r7}
 800534a:	4770      	bx	lr
 800534c:	bffdfff8 	.word	0xbffdfff8
 8005350:	cccccccd 	.word	0xcccccccd
 8005354:	40020000 	.word	0x40020000

08005358 <HAL_DMA_DeInit>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8005358:	b480      	push	{r7}
 800535a:	b083      	sub	sp, #12
 800535c:	af00      	add	r7, sp, #0
 800535e:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	2b00      	cmp	r3, #0
 8005364:	d101      	bne.n	800536a <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8005366:	2301      	movs	r3, #1
 8005368:	e046      	b.n	80053f8 <HAL_DMA_DeInit+0xa0>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	681a      	ldr	r2, [r3, #0]
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	f022 0201 	bic.w	r2, r2, #1
 8005378:	601a      	str	r2, [r3, #0]

  /* Reset DMA Channel control register */
  hdma->Instance->CCR  = 0U;
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	2200      	movs	r2, #0
 8005380:	601a      	str	r2, [r3, #0]

  /* Reset DMA Channel Number of Data to Transfer register */
  hdma->Instance->CNDTR = 0U;
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	2200      	movs	r2, #0
 8005388:	605a      	str	r2, [r3, #4]

  /* Reset DMA Channel peripheral address register */
  hdma->Instance->CPAR  = 0U;
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	2200      	movs	r2, #0
 8005390:	609a      	str	r2, [r3, #8]

  /* Reset DMA Channel memory address register */
  hdma->Instance->CMAR = 0U;
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	2200      	movs	r2, #0
 8005398:	60da      	str	r2, [r3, #12]
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	461a      	mov	r2, r3
 80053a0:	4b18      	ldr	r3, [pc, #96]	; (8005404 <HAL_DMA_DeInit+0xac>)
 80053a2:	4413      	add	r3, r2
 80053a4:	4a18      	ldr	r2, [pc, #96]	; (8005408 <HAL_DMA_DeInit+0xb0>)
 80053a6:	fba2 2303 	umull	r2, r3, r2, r3
 80053aa:	091b      	lsrs	r3, r3, #4
 80053ac:	009a      	lsls	r2, r3, #2
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	4a15      	ldr	r2, [pc, #84]	; (800540c <HAL_DMA_DeInit+0xb4>)
 80053b6:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex));
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80053c0:	2101      	movs	r1, #1
 80053c2:	fa01 f202 	lsl.w	r2, r1, r2
 80053c6:	605a      	str	r2, [r3, #4]

  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	2200      	movs	r2, #0
 80053cc:	629a      	str	r2, [r3, #40]	; 0x28
  hdma->XferHalfCpltCallback = NULL;
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	2200      	movs	r2, #0
 80053d2:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma->XferErrorCallback = NULL;
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	2200      	movs	r2, #0
 80053d8:	631a      	str	r2, [r3, #48]	; 0x30
  hdma->XferAbortCallback = NULL;
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	2200      	movs	r2, #0
 80053de:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	2200      	movs	r2, #0
 80053e4:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	2200      	movs	r2, #0
 80053ea:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	2200      	movs	r2, #0
 80053f2:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80053f6:	2300      	movs	r3, #0
}
 80053f8:	4618      	mov	r0, r3
 80053fa:	370c      	adds	r7, #12
 80053fc:	46bd      	mov	sp, r7
 80053fe:	bc80      	pop	{r7}
 8005400:	4770      	bx	lr
 8005402:	bf00      	nop
 8005404:	bffdfff8 	.word	0xbffdfff8
 8005408:	cccccccd 	.word	0xcccccccd
 800540c:	40020000 	.word	0x40020000

08005410 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005410:	b580      	push	{r7, lr}
 8005412:	b086      	sub	sp, #24
 8005414:	af00      	add	r7, sp, #0
 8005416:	60f8      	str	r0, [r7, #12]
 8005418:	60b9      	str	r1, [r7, #8]
 800541a:	607a      	str	r2, [r7, #4]
 800541c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800541e:	2300      	movs	r3, #0
 8005420:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005428:	2b01      	cmp	r3, #1
 800542a:	d101      	bne.n	8005430 <HAL_DMA_Start_IT+0x20>
 800542c:	2302      	movs	r3, #2
 800542e:	e04a      	b.n	80054c6 <HAL_DMA_Start_IT+0xb6>
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	2201      	movs	r2, #1
 8005434:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800543e:	2b01      	cmp	r3, #1
 8005440:	d13a      	bne.n	80054b8 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	2202      	movs	r2, #2
 8005446:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	2200      	movs	r2, #0
 800544e:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	681a      	ldr	r2, [r3, #0]
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	f022 0201 	bic.w	r2, r2, #1
 800545e:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005460:	683b      	ldr	r3, [r7, #0]
 8005462:	687a      	ldr	r2, [r7, #4]
 8005464:	68b9      	ldr	r1, [r7, #8]
 8005466:	68f8      	ldr	r0, [r7, #12]
 8005468:	f000 f9ae 	bl	80057c8 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005470:	2b00      	cmp	r3, #0
 8005472:	d008      	beq.n	8005486 <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	681a      	ldr	r2, [r3, #0]
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	f042 020e 	orr.w	r2, r2, #14
 8005482:	601a      	str	r2, [r3, #0]
 8005484:	e00f      	b.n	80054a6 <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	681a      	ldr	r2, [r3, #0]
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	f022 0204 	bic.w	r2, r2, #4
 8005494:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	681a      	ldr	r2, [r3, #0]
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	f042 020a 	orr.w	r2, r2, #10
 80054a4:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	681a      	ldr	r2, [r3, #0]
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	f042 0201 	orr.w	r2, r2, #1
 80054b4:	601a      	str	r2, [r3, #0]
 80054b6:	e005      	b.n	80054c4 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	2200      	movs	r2, #0
 80054bc:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 80054c0:	2302      	movs	r3, #2
 80054c2:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 80054c4:	7dfb      	ldrb	r3, [r7, #23]
}
 80054c6:	4618      	mov	r0, r3
 80054c8:	3718      	adds	r7, #24
 80054ca:	46bd      	mov	sp, r7
 80054cc:	bd80      	pop	{r7, pc}
	...

080054d0 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80054d0:	b580      	push	{r7, lr}
 80054d2:	b084      	sub	sp, #16
 80054d4:	af00      	add	r7, sp, #0
 80054d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80054d8:	2300      	movs	r3, #0
 80054da:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80054e2:	2b02      	cmp	r3, #2
 80054e4:	d005      	beq.n	80054f2 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	2204      	movs	r2, #4
 80054ea:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80054ec:	2301      	movs	r3, #1
 80054ee:	73fb      	strb	r3, [r7, #15]
 80054f0:	e051      	b.n	8005596 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	681a      	ldr	r2, [r3, #0]
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	f022 020e 	bic.w	r2, r2, #14
 8005500:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	681a      	ldr	r2, [r3, #0]
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	f022 0201 	bic.w	r2, r2, #1
 8005510:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	4a22      	ldr	r2, [pc, #136]	; (80055a0 <HAL_DMA_Abort_IT+0xd0>)
 8005518:	4293      	cmp	r3, r2
 800551a:	d029      	beq.n	8005570 <HAL_DMA_Abort_IT+0xa0>
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	4a20      	ldr	r2, [pc, #128]	; (80055a4 <HAL_DMA_Abort_IT+0xd4>)
 8005522:	4293      	cmp	r3, r2
 8005524:	d022      	beq.n	800556c <HAL_DMA_Abort_IT+0x9c>
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	4a1f      	ldr	r2, [pc, #124]	; (80055a8 <HAL_DMA_Abort_IT+0xd8>)
 800552c:	4293      	cmp	r3, r2
 800552e:	d01a      	beq.n	8005566 <HAL_DMA_Abort_IT+0x96>
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	4a1d      	ldr	r2, [pc, #116]	; (80055ac <HAL_DMA_Abort_IT+0xdc>)
 8005536:	4293      	cmp	r3, r2
 8005538:	d012      	beq.n	8005560 <HAL_DMA_Abort_IT+0x90>
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	4a1c      	ldr	r2, [pc, #112]	; (80055b0 <HAL_DMA_Abort_IT+0xe0>)
 8005540:	4293      	cmp	r3, r2
 8005542:	d00a      	beq.n	800555a <HAL_DMA_Abort_IT+0x8a>
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	4a1a      	ldr	r2, [pc, #104]	; (80055b4 <HAL_DMA_Abort_IT+0xe4>)
 800554a:	4293      	cmp	r3, r2
 800554c:	d102      	bne.n	8005554 <HAL_DMA_Abort_IT+0x84>
 800554e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8005552:	e00e      	b.n	8005572 <HAL_DMA_Abort_IT+0xa2>
 8005554:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005558:	e00b      	b.n	8005572 <HAL_DMA_Abort_IT+0xa2>
 800555a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800555e:	e008      	b.n	8005572 <HAL_DMA_Abort_IT+0xa2>
 8005560:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005564:	e005      	b.n	8005572 <HAL_DMA_Abort_IT+0xa2>
 8005566:	f44f 7380 	mov.w	r3, #256	; 0x100
 800556a:	e002      	b.n	8005572 <HAL_DMA_Abort_IT+0xa2>
 800556c:	2310      	movs	r3, #16
 800556e:	e000      	b.n	8005572 <HAL_DMA_Abort_IT+0xa2>
 8005570:	2301      	movs	r3, #1
 8005572:	4a11      	ldr	r2, [pc, #68]	; (80055b8 <HAL_DMA_Abort_IT+0xe8>)
 8005574:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	2201      	movs	r2, #1
 800557a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	2200      	movs	r2, #0
 8005582:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800558a:	2b00      	cmp	r3, #0
 800558c:	d003      	beq.n	8005596 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005592:	6878      	ldr	r0, [r7, #4]
 8005594:	4798      	blx	r3
    } 
  }
  return status;
 8005596:	7bfb      	ldrb	r3, [r7, #15]
}
 8005598:	4618      	mov	r0, r3
 800559a:	3710      	adds	r7, #16
 800559c:	46bd      	mov	sp, r7
 800559e:	bd80      	pop	{r7, pc}
 80055a0:	40020008 	.word	0x40020008
 80055a4:	4002001c 	.word	0x4002001c
 80055a8:	40020030 	.word	0x40020030
 80055ac:	40020044 	.word	0x40020044
 80055b0:	40020058 	.word	0x40020058
 80055b4:	4002006c 	.word	0x4002006c
 80055b8:	40020000 	.word	0x40020000

080055bc <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80055bc:	b580      	push	{r7, lr}
 80055be:	b084      	sub	sp, #16
 80055c0:	af00      	add	r7, sp, #0
 80055c2:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055d8:	2204      	movs	r2, #4
 80055da:	409a      	lsls	r2, r3
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	4013      	ands	r3, r2
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d04f      	beq.n	8005684 <HAL_DMA_IRQHandler+0xc8>
 80055e4:	68bb      	ldr	r3, [r7, #8]
 80055e6:	f003 0304 	and.w	r3, r3, #4
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d04a      	beq.n	8005684 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	f003 0320 	and.w	r3, r3, #32
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d107      	bne.n	800560c <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	681a      	ldr	r2, [r3, #0]
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	f022 0204 	bic.w	r2, r2, #4
 800560a:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	4a66      	ldr	r2, [pc, #408]	; (80057ac <HAL_DMA_IRQHandler+0x1f0>)
 8005612:	4293      	cmp	r3, r2
 8005614:	d029      	beq.n	800566a <HAL_DMA_IRQHandler+0xae>
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	4a65      	ldr	r2, [pc, #404]	; (80057b0 <HAL_DMA_IRQHandler+0x1f4>)
 800561c:	4293      	cmp	r3, r2
 800561e:	d022      	beq.n	8005666 <HAL_DMA_IRQHandler+0xaa>
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	4a63      	ldr	r2, [pc, #396]	; (80057b4 <HAL_DMA_IRQHandler+0x1f8>)
 8005626:	4293      	cmp	r3, r2
 8005628:	d01a      	beq.n	8005660 <HAL_DMA_IRQHandler+0xa4>
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	4a62      	ldr	r2, [pc, #392]	; (80057b8 <HAL_DMA_IRQHandler+0x1fc>)
 8005630:	4293      	cmp	r3, r2
 8005632:	d012      	beq.n	800565a <HAL_DMA_IRQHandler+0x9e>
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	4a60      	ldr	r2, [pc, #384]	; (80057bc <HAL_DMA_IRQHandler+0x200>)
 800563a:	4293      	cmp	r3, r2
 800563c:	d00a      	beq.n	8005654 <HAL_DMA_IRQHandler+0x98>
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	4a5f      	ldr	r2, [pc, #380]	; (80057c0 <HAL_DMA_IRQHandler+0x204>)
 8005644:	4293      	cmp	r3, r2
 8005646:	d102      	bne.n	800564e <HAL_DMA_IRQHandler+0x92>
 8005648:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800564c:	e00e      	b.n	800566c <HAL_DMA_IRQHandler+0xb0>
 800564e:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8005652:	e00b      	b.n	800566c <HAL_DMA_IRQHandler+0xb0>
 8005654:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8005658:	e008      	b.n	800566c <HAL_DMA_IRQHandler+0xb0>
 800565a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800565e:	e005      	b.n	800566c <HAL_DMA_IRQHandler+0xb0>
 8005660:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005664:	e002      	b.n	800566c <HAL_DMA_IRQHandler+0xb0>
 8005666:	2340      	movs	r3, #64	; 0x40
 8005668:	e000      	b.n	800566c <HAL_DMA_IRQHandler+0xb0>
 800566a:	2304      	movs	r3, #4
 800566c:	4a55      	ldr	r2, [pc, #340]	; (80057c4 <HAL_DMA_IRQHandler+0x208>)
 800566e:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005674:	2b00      	cmp	r3, #0
 8005676:	f000 8094 	beq.w	80057a2 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800567e:	6878      	ldr	r0, [r7, #4]
 8005680:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8005682:	e08e      	b.n	80057a2 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005688:	2202      	movs	r2, #2
 800568a:	409a      	lsls	r2, r3
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	4013      	ands	r3, r2
 8005690:	2b00      	cmp	r3, #0
 8005692:	d056      	beq.n	8005742 <HAL_DMA_IRQHandler+0x186>
 8005694:	68bb      	ldr	r3, [r7, #8]
 8005696:	f003 0302 	and.w	r3, r3, #2
 800569a:	2b00      	cmp	r3, #0
 800569c:	d051      	beq.n	8005742 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	f003 0320 	and.w	r3, r3, #32
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d10b      	bne.n	80056c4 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	681a      	ldr	r2, [r3, #0]
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	f022 020a 	bic.w	r2, r2, #10
 80056ba:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	2201      	movs	r2, #1
 80056c0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	4a38      	ldr	r2, [pc, #224]	; (80057ac <HAL_DMA_IRQHandler+0x1f0>)
 80056ca:	4293      	cmp	r3, r2
 80056cc:	d029      	beq.n	8005722 <HAL_DMA_IRQHandler+0x166>
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	4a37      	ldr	r2, [pc, #220]	; (80057b0 <HAL_DMA_IRQHandler+0x1f4>)
 80056d4:	4293      	cmp	r3, r2
 80056d6:	d022      	beq.n	800571e <HAL_DMA_IRQHandler+0x162>
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	4a35      	ldr	r2, [pc, #212]	; (80057b4 <HAL_DMA_IRQHandler+0x1f8>)
 80056de:	4293      	cmp	r3, r2
 80056e0:	d01a      	beq.n	8005718 <HAL_DMA_IRQHandler+0x15c>
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	4a34      	ldr	r2, [pc, #208]	; (80057b8 <HAL_DMA_IRQHandler+0x1fc>)
 80056e8:	4293      	cmp	r3, r2
 80056ea:	d012      	beq.n	8005712 <HAL_DMA_IRQHandler+0x156>
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	4a32      	ldr	r2, [pc, #200]	; (80057bc <HAL_DMA_IRQHandler+0x200>)
 80056f2:	4293      	cmp	r3, r2
 80056f4:	d00a      	beq.n	800570c <HAL_DMA_IRQHandler+0x150>
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	4a31      	ldr	r2, [pc, #196]	; (80057c0 <HAL_DMA_IRQHandler+0x204>)
 80056fc:	4293      	cmp	r3, r2
 80056fe:	d102      	bne.n	8005706 <HAL_DMA_IRQHandler+0x14a>
 8005700:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8005704:	e00e      	b.n	8005724 <HAL_DMA_IRQHandler+0x168>
 8005706:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800570a:	e00b      	b.n	8005724 <HAL_DMA_IRQHandler+0x168>
 800570c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005710:	e008      	b.n	8005724 <HAL_DMA_IRQHandler+0x168>
 8005712:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005716:	e005      	b.n	8005724 <HAL_DMA_IRQHandler+0x168>
 8005718:	f44f 7300 	mov.w	r3, #512	; 0x200
 800571c:	e002      	b.n	8005724 <HAL_DMA_IRQHandler+0x168>
 800571e:	2320      	movs	r3, #32
 8005720:	e000      	b.n	8005724 <HAL_DMA_IRQHandler+0x168>
 8005722:	2302      	movs	r3, #2
 8005724:	4a27      	ldr	r2, [pc, #156]	; (80057c4 <HAL_DMA_IRQHandler+0x208>)
 8005726:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	2200      	movs	r2, #0
 800572c:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005734:	2b00      	cmp	r3, #0
 8005736:	d034      	beq.n	80057a2 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800573c:	6878      	ldr	r0, [r7, #4]
 800573e:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8005740:	e02f      	b.n	80057a2 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005746:	2208      	movs	r2, #8
 8005748:	409a      	lsls	r2, r3
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	4013      	ands	r3, r2
 800574e:	2b00      	cmp	r3, #0
 8005750:	d028      	beq.n	80057a4 <HAL_DMA_IRQHandler+0x1e8>
 8005752:	68bb      	ldr	r3, [r7, #8]
 8005754:	f003 0308 	and.w	r3, r3, #8
 8005758:	2b00      	cmp	r3, #0
 800575a:	d023      	beq.n	80057a4 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	681a      	ldr	r2, [r3, #0]
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	f022 020e 	bic.w	r2, r2, #14
 800576a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005774:	2101      	movs	r1, #1
 8005776:	fa01 f202 	lsl.w	r2, r1, r2
 800577a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	2201      	movs	r2, #1
 8005780:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	2201      	movs	r2, #1
 8005786:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	2200      	movs	r2, #0
 800578e:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005796:	2b00      	cmp	r3, #0
 8005798:	d004      	beq.n	80057a4 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800579e:	6878      	ldr	r0, [r7, #4]
 80057a0:	4798      	blx	r3
    }
  }
  return;
 80057a2:	bf00      	nop
 80057a4:	bf00      	nop
}
 80057a6:	3710      	adds	r7, #16
 80057a8:	46bd      	mov	sp, r7
 80057aa:	bd80      	pop	{r7, pc}
 80057ac:	40020008 	.word	0x40020008
 80057b0:	4002001c 	.word	0x4002001c
 80057b4:	40020030 	.word	0x40020030
 80057b8:	40020044 	.word	0x40020044
 80057bc:	40020058 	.word	0x40020058
 80057c0:	4002006c 	.word	0x4002006c
 80057c4:	40020000 	.word	0x40020000

080057c8 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80057c8:	b480      	push	{r7}
 80057ca:	b085      	sub	sp, #20
 80057cc:	af00      	add	r7, sp, #0
 80057ce:	60f8      	str	r0, [r7, #12]
 80057d0:	60b9      	str	r1, [r7, #8]
 80057d2:	607a      	str	r2, [r7, #4]
 80057d4:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80057de:	2101      	movs	r1, #1
 80057e0:	fa01 f202 	lsl.w	r2, r1, r2
 80057e4:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	683a      	ldr	r2, [r7, #0]
 80057ec:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	685b      	ldr	r3, [r3, #4]
 80057f2:	2b10      	cmp	r3, #16
 80057f4:	d108      	bne.n	8005808 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	687a      	ldr	r2, [r7, #4]
 80057fc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	68ba      	ldr	r2, [r7, #8]
 8005804:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8005806:	e007      	b.n	8005818 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	68ba      	ldr	r2, [r7, #8]
 800580e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	687a      	ldr	r2, [r7, #4]
 8005816:	60da      	str	r2, [r3, #12]
}
 8005818:	bf00      	nop
 800581a:	3714      	adds	r7, #20
 800581c:	46bd      	mov	sp, r7
 800581e:	bc80      	pop	{r7}
 8005820:	4770      	bx	lr
	...

08005824 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005824:	b480      	push	{r7}
 8005826:	b08b      	sub	sp, #44	; 0x2c
 8005828:	af00      	add	r7, sp, #0
 800582a:	6078      	str	r0, [r7, #4]
 800582c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800582e:	2300      	movs	r3, #0
 8005830:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8005832:	2300      	movs	r3, #0
 8005834:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005836:	e169      	b.n	8005b0c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8005838:	2201      	movs	r2, #1
 800583a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800583c:	fa02 f303 	lsl.w	r3, r2, r3
 8005840:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005842:	683b      	ldr	r3, [r7, #0]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	69fa      	ldr	r2, [r7, #28]
 8005848:	4013      	ands	r3, r2
 800584a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800584c:	69ba      	ldr	r2, [r7, #24]
 800584e:	69fb      	ldr	r3, [r7, #28]
 8005850:	429a      	cmp	r2, r3
 8005852:	f040 8158 	bne.w	8005b06 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8005856:	683b      	ldr	r3, [r7, #0]
 8005858:	685b      	ldr	r3, [r3, #4]
 800585a:	4a9a      	ldr	r2, [pc, #616]	; (8005ac4 <HAL_GPIO_Init+0x2a0>)
 800585c:	4293      	cmp	r3, r2
 800585e:	d05e      	beq.n	800591e <HAL_GPIO_Init+0xfa>
 8005860:	4a98      	ldr	r2, [pc, #608]	; (8005ac4 <HAL_GPIO_Init+0x2a0>)
 8005862:	4293      	cmp	r3, r2
 8005864:	d875      	bhi.n	8005952 <HAL_GPIO_Init+0x12e>
 8005866:	4a98      	ldr	r2, [pc, #608]	; (8005ac8 <HAL_GPIO_Init+0x2a4>)
 8005868:	4293      	cmp	r3, r2
 800586a:	d058      	beq.n	800591e <HAL_GPIO_Init+0xfa>
 800586c:	4a96      	ldr	r2, [pc, #600]	; (8005ac8 <HAL_GPIO_Init+0x2a4>)
 800586e:	4293      	cmp	r3, r2
 8005870:	d86f      	bhi.n	8005952 <HAL_GPIO_Init+0x12e>
 8005872:	4a96      	ldr	r2, [pc, #600]	; (8005acc <HAL_GPIO_Init+0x2a8>)
 8005874:	4293      	cmp	r3, r2
 8005876:	d052      	beq.n	800591e <HAL_GPIO_Init+0xfa>
 8005878:	4a94      	ldr	r2, [pc, #592]	; (8005acc <HAL_GPIO_Init+0x2a8>)
 800587a:	4293      	cmp	r3, r2
 800587c:	d869      	bhi.n	8005952 <HAL_GPIO_Init+0x12e>
 800587e:	4a94      	ldr	r2, [pc, #592]	; (8005ad0 <HAL_GPIO_Init+0x2ac>)
 8005880:	4293      	cmp	r3, r2
 8005882:	d04c      	beq.n	800591e <HAL_GPIO_Init+0xfa>
 8005884:	4a92      	ldr	r2, [pc, #584]	; (8005ad0 <HAL_GPIO_Init+0x2ac>)
 8005886:	4293      	cmp	r3, r2
 8005888:	d863      	bhi.n	8005952 <HAL_GPIO_Init+0x12e>
 800588a:	4a92      	ldr	r2, [pc, #584]	; (8005ad4 <HAL_GPIO_Init+0x2b0>)
 800588c:	4293      	cmp	r3, r2
 800588e:	d046      	beq.n	800591e <HAL_GPIO_Init+0xfa>
 8005890:	4a90      	ldr	r2, [pc, #576]	; (8005ad4 <HAL_GPIO_Init+0x2b0>)
 8005892:	4293      	cmp	r3, r2
 8005894:	d85d      	bhi.n	8005952 <HAL_GPIO_Init+0x12e>
 8005896:	2b12      	cmp	r3, #18
 8005898:	d82a      	bhi.n	80058f0 <HAL_GPIO_Init+0xcc>
 800589a:	2b12      	cmp	r3, #18
 800589c:	d859      	bhi.n	8005952 <HAL_GPIO_Init+0x12e>
 800589e:	a201      	add	r2, pc, #4	; (adr r2, 80058a4 <HAL_GPIO_Init+0x80>)
 80058a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058a4:	0800591f 	.word	0x0800591f
 80058a8:	080058f9 	.word	0x080058f9
 80058ac:	0800590b 	.word	0x0800590b
 80058b0:	0800594d 	.word	0x0800594d
 80058b4:	08005953 	.word	0x08005953
 80058b8:	08005953 	.word	0x08005953
 80058bc:	08005953 	.word	0x08005953
 80058c0:	08005953 	.word	0x08005953
 80058c4:	08005953 	.word	0x08005953
 80058c8:	08005953 	.word	0x08005953
 80058cc:	08005953 	.word	0x08005953
 80058d0:	08005953 	.word	0x08005953
 80058d4:	08005953 	.word	0x08005953
 80058d8:	08005953 	.word	0x08005953
 80058dc:	08005953 	.word	0x08005953
 80058e0:	08005953 	.word	0x08005953
 80058e4:	08005953 	.word	0x08005953
 80058e8:	08005901 	.word	0x08005901
 80058ec:	08005915 	.word	0x08005915
 80058f0:	4a79      	ldr	r2, [pc, #484]	; (8005ad8 <HAL_GPIO_Init+0x2b4>)
 80058f2:	4293      	cmp	r3, r2
 80058f4:	d013      	beq.n	800591e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80058f6:	e02c      	b.n	8005952 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80058f8:	683b      	ldr	r3, [r7, #0]
 80058fa:	68db      	ldr	r3, [r3, #12]
 80058fc:	623b      	str	r3, [r7, #32]
          break;
 80058fe:	e029      	b.n	8005954 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8005900:	683b      	ldr	r3, [r7, #0]
 8005902:	68db      	ldr	r3, [r3, #12]
 8005904:	3304      	adds	r3, #4
 8005906:	623b      	str	r3, [r7, #32]
          break;
 8005908:	e024      	b.n	8005954 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800590a:	683b      	ldr	r3, [r7, #0]
 800590c:	68db      	ldr	r3, [r3, #12]
 800590e:	3308      	adds	r3, #8
 8005910:	623b      	str	r3, [r7, #32]
          break;
 8005912:	e01f      	b.n	8005954 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8005914:	683b      	ldr	r3, [r7, #0]
 8005916:	68db      	ldr	r3, [r3, #12]
 8005918:	330c      	adds	r3, #12
 800591a:	623b      	str	r3, [r7, #32]
          break;
 800591c:	e01a      	b.n	8005954 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800591e:	683b      	ldr	r3, [r7, #0]
 8005920:	689b      	ldr	r3, [r3, #8]
 8005922:	2b00      	cmp	r3, #0
 8005924:	d102      	bne.n	800592c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8005926:	2304      	movs	r3, #4
 8005928:	623b      	str	r3, [r7, #32]
          break;
 800592a:	e013      	b.n	8005954 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800592c:	683b      	ldr	r3, [r7, #0]
 800592e:	689b      	ldr	r3, [r3, #8]
 8005930:	2b01      	cmp	r3, #1
 8005932:	d105      	bne.n	8005940 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8005934:	2308      	movs	r3, #8
 8005936:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	69fa      	ldr	r2, [r7, #28]
 800593c:	611a      	str	r2, [r3, #16]
          break;
 800593e:	e009      	b.n	8005954 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8005940:	2308      	movs	r3, #8
 8005942:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	69fa      	ldr	r2, [r7, #28]
 8005948:	615a      	str	r2, [r3, #20]
          break;
 800594a:	e003      	b.n	8005954 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800594c:	2300      	movs	r3, #0
 800594e:	623b      	str	r3, [r7, #32]
          break;
 8005950:	e000      	b.n	8005954 <HAL_GPIO_Init+0x130>
          break;
 8005952:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8005954:	69bb      	ldr	r3, [r7, #24]
 8005956:	2bff      	cmp	r3, #255	; 0xff
 8005958:	d801      	bhi.n	800595e <HAL_GPIO_Init+0x13a>
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	e001      	b.n	8005962 <HAL_GPIO_Init+0x13e>
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	3304      	adds	r3, #4
 8005962:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8005964:	69bb      	ldr	r3, [r7, #24]
 8005966:	2bff      	cmp	r3, #255	; 0xff
 8005968:	d802      	bhi.n	8005970 <HAL_GPIO_Init+0x14c>
 800596a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800596c:	009b      	lsls	r3, r3, #2
 800596e:	e002      	b.n	8005976 <HAL_GPIO_Init+0x152>
 8005970:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005972:	3b08      	subs	r3, #8
 8005974:	009b      	lsls	r3, r3, #2
 8005976:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8005978:	697b      	ldr	r3, [r7, #20]
 800597a:	681a      	ldr	r2, [r3, #0]
 800597c:	210f      	movs	r1, #15
 800597e:	693b      	ldr	r3, [r7, #16]
 8005980:	fa01 f303 	lsl.w	r3, r1, r3
 8005984:	43db      	mvns	r3, r3
 8005986:	401a      	ands	r2, r3
 8005988:	6a39      	ldr	r1, [r7, #32]
 800598a:	693b      	ldr	r3, [r7, #16]
 800598c:	fa01 f303 	lsl.w	r3, r1, r3
 8005990:	431a      	orrs	r2, r3
 8005992:	697b      	ldr	r3, [r7, #20]
 8005994:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8005996:	683b      	ldr	r3, [r7, #0]
 8005998:	685b      	ldr	r3, [r3, #4]
 800599a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800599e:	2b00      	cmp	r3, #0
 80059a0:	f000 80b1 	beq.w	8005b06 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80059a4:	4b4d      	ldr	r3, [pc, #308]	; (8005adc <HAL_GPIO_Init+0x2b8>)
 80059a6:	699b      	ldr	r3, [r3, #24]
 80059a8:	4a4c      	ldr	r2, [pc, #304]	; (8005adc <HAL_GPIO_Init+0x2b8>)
 80059aa:	f043 0301 	orr.w	r3, r3, #1
 80059ae:	6193      	str	r3, [r2, #24]
 80059b0:	4b4a      	ldr	r3, [pc, #296]	; (8005adc <HAL_GPIO_Init+0x2b8>)
 80059b2:	699b      	ldr	r3, [r3, #24]
 80059b4:	f003 0301 	and.w	r3, r3, #1
 80059b8:	60bb      	str	r3, [r7, #8]
 80059ba:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80059bc:	4a48      	ldr	r2, [pc, #288]	; (8005ae0 <HAL_GPIO_Init+0x2bc>)
 80059be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059c0:	089b      	lsrs	r3, r3, #2
 80059c2:	3302      	adds	r3, #2
 80059c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80059c8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80059ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059cc:	f003 0303 	and.w	r3, r3, #3
 80059d0:	009b      	lsls	r3, r3, #2
 80059d2:	220f      	movs	r2, #15
 80059d4:	fa02 f303 	lsl.w	r3, r2, r3
 80059d8:	43db      	mvns	r3, r3
 80059da:	68fa      	ldr	r2, [r7, #12]
 80059dc:	4013      	ands	r3, r2
 80059de:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	4a40      	ldr	r2, [pc, #256]	; (8005ae4 <HAL_GPIO_Init+0x2c0>)
 80059e4:	4293      	cmp	r3, r2
 80059e6:	d013      	beq.n	8005a10 <HAL_GPIO_Init+0x1ec>
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	4a3f      	ldr	r2, [pc, #252]	; (8005ae8 <HAL_GPIO_Init+0x2c4>)
 80059ec:	4293      	cmp	r3, r2
 80059ee:	d00d      	beq.n	8005a0c <HAL_GPIO_Init+0x1e8>
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	4a3e      	ldr	r2, [pc, #248]	; (8005aec <HAL_GPIO_Init+0x2c8>)
 80059f4:	4293      	cmp	r3, r2
 80059f6:	d007      	beq.n	8005a08 <HAL_GPIO_Init+0x1e4>
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	4a3d      	ldr	r2, [pc, #244]	; (8005af0 <HAL_GPIO_Init+0x2cc>)
 80059fc:	4293      	cmp	r3, r2
 80059fe:	d101      	bne.n	8005a04 <HAL_GPIO_Init+0x1e0>
 8005a00:	2303      	movs	r3, #3
 8005a02:	e006      	b.n	8005a12 <HAL_GPIO_Init+0x1ee>
 8005a04:	2304      	movs	r3, #4
 8005a06:	e004      	b.n	8005a12 <HAL_GPIO_Init+0x1ee>
 8005a08:	2302      	movs	r3, #2
 8005a0a:	e002      	b.n	8005a12 <HAL_GPIO_Init+0x1ee>
 8005a0c:	2301      	movs	r3, #1
 8005a0e:	e000      	b.n	8005a12 <HAL_GPIO_Init+0x1ee>
 8005a10:	2300      	movs	r3, #0
 8005a12:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005a14:	f002 0203 	and.w	r2, r2, #3
 8005a18:	0092      	lsls	r2, r2, #2
 8005a1a:	4093      	lsls	r3, r2
 8005a1c:	68fa      	ldr	r2, [r7, #12]
 8005a1e:	4313      	orrs	r3, r2
 8005a20:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8005a22:	492f      	ldr	r1, [pc, #188]	; (8005ae0 <HAL_GPIO_Init+0x2bc>)
 8005a24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a26:	089b      	lsrs	r3, r3, #2
 8005a28:	3302      	adds	r3, #2
 8005a2a:	68fa      	ldr	r2, [r7, #12]
 8005a2c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8005a30:	683b      	ldr	r3, [r7, #0]
 8005a32:	685b      	ldr	r3, [r3, #4]
 8005a34:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d006      	beq.n	8005a4a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8005a3c:	4b2d      	ldr	r3, [pc, #180]	; (8005af4 <HAL_GPIO_Init+0x2d0>)
 8005a3e:	681a      	ldr	r2, [r3, #0]
 8005a40:	492c      	ldr	r1, [pc, #176]	; (8005af4 <HAL_GPIO_Init+0x2d0>)
 8005a42:	69bb      	ldr	r3, [r7, #24]
 8005a44:	4313      	orrs	r3, r2
 8005a46:	600b      	str	r3, [r1, #0]
 8005a48:	e006      	b.n	8005a58 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8005a4a:	4b2a      	ldr	r3, [pc, #168]	; (8005af4 <HAL_GPIO_Init+0x2d0>)
 8005a4c:	681a      	ldr	r2, [r3, #0]
 8005a4e:	69bb      	ldr	r3, [r7, #24]
 8005a50:	43db      	mvns	r3, r3
 8005a52:	4928      	ldr	r1, [pc, #160]	; (8005af4 <HAL_GPIO_Init+0x2d0>)
 8005a54:	4013      	ands	r3, r2
 8005a56:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005a58:	683b      	ldr	r3, [r7, #0]
 8005a5a:	685b      	ldr	r3, [r3, #4]
 8005a5c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d006      	beq.n	8005a72 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8005a64:	4b23      	ldr	r3, [pc, #140]	; (8005af4 <HAL_GPIO_Init+0x2d0>)
 8005a66:	685a      	ldr	r2, [r3, #4]
 8005a68:	4922      	ldr	r1, [pc, #136]	; (8005af4 <HAL_GPIO_Init+0x2d0>)
 8005a6a:	69bb      	ldr	r3, [r7, #24]
 8005a6c:	4313      	orrs	r3, r2
 8005a6e:	604b      	str	r3, [r1, #4]
 8005a70:	e006      	b.n	8005a80 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8005a72:	4b20      	ldr	r3, [pc, #128]	; (8005af4 <HAL_GPIO_Init+0x2d0>)
 8005a74:	685a      	ldr	r2, [r3, #4]
 8005a76:	69bb      	ldr	r3, [r7, #24]
 8005a78:	43db      	mvns	r3, r3
 8005a7a:	491e      	ldr	r1, [pc, #120]	; (8005af4 <HAL_GPIO_Init+0x2d0>)
 8005a7c:	4013      	ands	r3, r2
 8005a7e:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8005a80:	683b      	ldr	r3, [r7, #0]
 8005a82:	685b      	ldr	r3, [r3, #4]
 8005a84:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	d006      	beq.n	8005a9a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8005a8c:	4b19      	ldr	r3, [pc, #100]	; (8005af4 <HAL_GPIO_Init+0x2d0>)
 8005a8e:	689a      	ldr	r2, [r3, #8]
 8005a90:	4918      	ldr	r1, [pc, #96]	; (8005af4 <HAL_GPIO_Init+0x2d0>)
 8005a92:	69bb      	ldr	r3, [r7, #24]
 8005a94:	4313      	orrs	r3, r2
 8005a96:	608b      	str	r3, [r1, #8]
 8005a98:	e006      	b.n	8005aa8 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8005a9a:	4b16      	ldr	r3, [pc, #88]	; (8005af4 <HAL_GPIO_Init+0x2d0>)
 8005a9c:	689a      	ldr	r2, [r3, #8]
 8005a9e:	69bb      	ldr	r3, [r7, #24]
 8005aa0:	43db      	mvns	r3, r3
 8005aa2:	4914      	ldr	r1, [pc, #80]	; (8005af4 <HAL_GPIO_Init+0x2d0>)
 8005aa4:	4013      	ands	r3, r2
 8005aa6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005aa8:	683b      	ldr	r3, [r7, #0]
 8005aaa:	685b      	ldr	r3, [r3, #4]
 8005aac:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	d021      	beq.n	8005af8 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8005ab4:	4b0f      	ldr	r3, [pc, #60]	; (8005af4 <HAL_GPIO_Init+0x2d0>)
 8005ab6:	68da      	ldr	r2, [r3, #12]
 8005ab8:	490e      	ldr	r1, [pc, #56]	; (8005af4 <HAL_GPIO_Init+0x2d0>)
 8005aba:	69bb      	ldr	r3, [r7, #24]
 8005abc:	4313      	orrs	r3, r2
 8005abe:	60cb      	str	r3, [r1, #12]
 8005ac0:	e021      	b.n	8005b06 <HAL_GPIO_Init+0x2e2>
 8005ac2:	bf00      	nop
 8005ac4:	10320000 	.word	0x10320000
 8005ac8:	10310000 	.word	0x10310000
 8005acc:	10220000 	.word	0x10220000
 8005ad0:	10210000 	.word	0x10210000
 8005ad4:	10120000 	.word	0x10120000
 8005ad8:	10110000 	.word	0x10110000
 8005adc:	40021000 	.word	0x40021000
 8005ae0:	40010000 	.word	0x40010000
 8005ae4:	40010800 	.word	0x40010800
 8005ae8:	40010c00 	.word	0x40010c00
 8005aec:	40011000 	.word	0x40011000
 8005af0:	40011400 	.word	0x40011400
 8005af4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8005af8:	4b0b      	ldr	r3, [pc, #44]	; (8005b28 <HAL_GPIO_Init+0x304>)
 8005afa:	68da      	ldr	r2, [r3, #12]
 8005afc:	69bb      	ldr	r3, [r7, #24]
 8005afe:	43db      	mvns	r3, r3
 8005b00:	4909      	ldr	r1, [pc, #36]	; (8005b28 <HAL_GPIO_Init+0x304>)
 8005b02:	4013      	ands	r3, r2
 8005b04:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8005b06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b08:	3301      	adds	r3, #1
 8005b0a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005b0c:	683b      	ldr	r3, [r7, #0]
 8005b0e:	681a      	ldr	r2, [r3, #0]
 8005b10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b12:	fa22 f303 	lsr.w	r3, r2, r3
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	f47f ae8e 	bne.w	8005838 <HAL_GPIO_Init+0x14>
  }
}
 8005b1c:	bf00      	nop
 8005b1e:	bf00      	nop
 8005b20:	372c      	adds	r7, #44	; 0x2c
 8005b22:	46bd      	mov	sp, r7
 8005b24:	bc80      	pop	{r7}
 8005b26:	4770      	bx	lr
 8005b28:	40010400 	.word	0x40010400

08005b2c <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8005b2c:	b480      	push	{r7}
 8005b2e:	b089      	sub	sp, #36	; 0x24
 8005b30:	af00      	add	r7, sp, #0
 8005b32:	6078      	str	r0, [r7, #4]
 8005b34:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8005b36:	2300      	movs	r3, #0
 8005b38:	61fb      	str	r3, [r7, #28]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0u)
 8005b3a:	e09a      	b.n	8005c72 <HAL_GPIO_DeInit+0x146>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8005b3c:	2201      	movs	r2, #1
 8005b3e:	69fb      	ldr	r3, [r7, #28]
 8005b40:	fa02 f303 	lsl.w	r3, r2, r3
 8005b44:	683a      	ldr	r2, [r7, #0]
 8005b46:	4013      	ands	r3, r2
 8005b48:	61bb      	str	r3, [r7, #24]

    if (iocurrent)
 8005b4a:	69bb      	ldr	r3, [r7, #24]
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	f000 808d 	beq.w	8005c6c <HAL_GPIO_DeInit+0x140>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = AFIO->EXTICR[position >> 2u];
 8005b52:	4a4e      	ldr	r2, [pc, #312]	; (8005c8c <HAL_GPIO_DeInit+0x160>)
 8005b54:	69fb      	ldr	r3, [r7, #28]
 8005b56:	089b      	lsrs	r3, r3, #2
 8005b58:	3302      	adds	r3, #2
 8005b5a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005b5e:	617b      	str	r3, [r7, #20]
      tmp &= 0x0FuL << (4u * (position & 0x03u));
 8005b60:	69fb      	ldr	r3, [r7, #28]
 8005b62:	f003 0303 	and.w	r3, r3, #3
 8005b66:	009b      	lsls	r3, r3, #2
 8005b68:	220f      	movs	r2, #15
 8005b6a:	fa02 f303 	lsl.w	r3, r2, r3
 8005b6e:	697a      	ldr	r2, [r7, #20]
 8005b70:	4013      	ands	r3, r2
 8005b72:	617b      	str	r3, [r7, #20]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	4a46      	ldr	r2, [pc, #280]	; (8005c90 <HAL_GPIO_DeInit+0x164>)
 8005b78:	4293      	cmp	r3, r2
 8005b7a:	d013      	beq.n	8005ba4 <HAL_GPIO_DeInit+0x78>
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	4a45      	ldr	r2, [pc, #276]	; (8005c94 <HAL_GPIO_DeInit+0x168>)
 8005b80:	4293      	cmp	r3, r2
 8005b82:	d00d      	beq.n	8005ba0 <HAL_GPIO_DeInit+0x74>
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	4a44      	ldr	r2, [pc, #272]	; (8005c98 <HAL_GPIO_DeInit+0x16c>)
 8005b88:	4293      	cmp	r3, r2
 8005b8a:	d007      	beq.n	8005b9c <HAL_GPIO_DeInit+0x70>
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	4a43      	ldr	r2, [pc, #268]	; (8005c9c <HAL_GPIO_DeInit+0x170>)
 8005b90:	4293      	cmp	r3, r2
 8005b92:	d101      	bne.n	8005b98 <HAL_GPIO_DeInit+0x6c>
 8005b94:	2303      	movs	r3, #3
 8005b96:	e006      	b.n	8005ba6 <HAL_GPIO_DeInit+0x7a>
 8005b98:	2304      	movs	r3, #4
 8005b9a:	e004      	b.n	8005ba6 <HAL_GPIO_DeInit+0x7a>
 8005b9c:	2302      	movs	r3, #2
 8005b9e:	e002      	b.n	8005ba6 <HAL_GPIO_DeInit+0x7a>
 8005ba0:	2301      	movs	r3, #1
 8005ba2:	e000      	b.n	8005ba6 <HAL_GPIO_DeInit+0x7a>
 8005ba4:	2300      	movs	r3, #0
 8005ba6:	69fa      	ldr	r2, [r7, #28]
 8005ba8:	f002 0203 	and.w	r2, r2, #3
 8005bac:	0092      	lsls	r2, r2, #2
 8005bae:	4093      	lsls	r3, r2
 8005bb0:	697a      	ldr	r2, [r7, #20]
 8005bb2:	429a      	cmp	r2, r3
 8005bb4:	d132      	bne.n	8005c1c <HAL_GPIO_DeInit+0xf0>
      {
        tmp = 0x0FuL << (4u * (position & 0x03u));
 8005bb6:	69fb      	ldr	r3, [r7, #28]
 8005bb8:	f003 0303 	and.w	r3, r3, #3
 8005bbc:	009b      	lsls	r3, r3, #2
 8005bbe:	220f      	movs	r2, #15
 8005bc0:	fa02 f303 	lsl.w	r3, r2, r3
 8005bc4:	617b      	str	r3, [r7, #20]
        CLEAR_BIT(AFIO->EXTICR[position >> 2u], tmp);
 8005bc6:	4a31      	ldr	r2, [pc, #196]	; (8005c8c <HAL_GPIO_DeInit+0x160>)
 8005bc8:	69fb      	ldr	r3, [r7, #28]
 8005bca:	089b      	lsrs	r3, r3, #2
 8005bcc:	3302      	adds	r3, #2
 8005bce:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8005bd2:	697b      	ldr	r3, [r7, #20]
 8005bd4:	43da      	mvns	r2, r3
 8005bd6:	482d      	ldr	r0, [pc, #180]	; (8005c8c <HAL_GPIO_DeInit+0x160>)
 8005bd8:	69fb      	ldr	r3, [r7, #28]
 8005bda:	089b      	lsrs	r3, r3, #2
 8005bdc:	400a      	ands	r2, r1
 8005bde:	3302      	adds	r3, #2
 8005be0:	f840 2023 	str.w	r2, [r0, r3, lsl #2]

        /* Clear EXTI line configuration */
        CLEAR_BIT(EXTI->IMR, (uint32_t)iocurrent);
 8005be4:	4b2e      	ldr	r3, [pc, #184]	; (8005ca0 <HAL_GPIO_DeInit+0x174>)
 8005be6:	681a      	ldr	r2, [r3, #0]
 8005be8:	69bb      	ldr	r3, [r7, #24]
 8005bea:	43db      	mvns	r3, r3
 8005bec:	492c      	ldr	r1, [pc, #176]	; (8005ca0 <HAL_GPIO_DeInit+0x174>)
 8005bee:	4013      	ands	r3, r2
 8005bf0:	600b      	str	r3, [r1, #0]
        CLEAR_BIT(EXTI->EMR, (uint32_t)iocurrent);
 8005bf2:	4b2b      	ldr	r3, [pc, #172]	; (8005ca0 <HAL_GPIO_DeInit+0x174>)
 8005bf4:	685a      	ldr	r2, [r3, #4]
 8005bf6:	69bb      	ldr	r3, [r7, #24]
 8005bf8:	43db      	mvns	r3, r3
 8005bfa:	4929      	ldr	r1, [pc, #164]	; (8005ca0 <HAL_GPIO_DeInit+0x174>)
 8005bfc:	4013      	ands	r3, r2
 8005bfe:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        CLEAR_BIT(EXTI->RTSR, (uint32_t)iocurrent);
 8005c00:	4b27      	ldr	r3, [pc, #156]	; (8005ca0 <HAL_GPIO_DeInit+0x174>)
 8005c02:	689a      	ldr	r2, [r3, #8]
 8005c04:	69bb      	ldr	r3, [r7, #24]
 8005c06:	43db      	mvns	r3, r3
 8005c08:	4925      	ldr	r1, [pc, #148]	; (8005ca0 <HAL_GPIO_DeInit+0x174>)
 8005c0a:	4013      	ands	r3, r2
 8005c0c:	608b      	str	r3, [r1, #8]
        CLEAR_BIT(EXTI->FTSR, (uint32_t)iocurrent);
 8005c0e:	4b24      	ldr	r3, [pc, #144]	; (8005ca0 <HAL_GPIO_DeInit+0x174>)
 8005c10:	68da      	ldr	r2, [r3, #12]
 8005c12:	69bb      	ldr	r3, [r7, #24]
 8005c14:	43db      	mvns	r3, r3
 8005c16:	4922      	ldr	r1, [pc, #136]	; (8005ca0 <HAL_GPIO_DeInit+0x174>)
 8005c18:	4013      	ands	r3, r2
 8005c1a:	60cb      	str	r3, [r1, #12]
      }
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register */
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8005c1c:	69bb      	ldr	r3, [r7, #24]
 8005c1e:	2bff      	cmp	r3, #255	; 0xff
 8005c20:	d801      	bhi.n	8005c26 <HAL_GPIO_DeInit+0xfa>
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	e001      	b.n	8005c2a <HAL_GPIO_DeInit+0xfe>
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	3304      	adds	r3, #4
 8005c2a:	613b      	str	r3, [r7, #16]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8005c2c:	69bb      	ldr	r3, [r7, #24]
 8005c2e:	2bff      	cmp	r3, #255	; 0xff
 8005c30:	d802      	bhi.n	8005c38 <HAL_GPIO_DeInit+0x10c>
 8005c32:	69fb      	ldr	r3, [r7, #28]
 8005c34:	009b      	lsls	r3, r3, #2
 8005c36:	e002      	b.n	8005c3e <HAL_GPIO_DeInit+0x112>
 8005c38:	69fb      	ldr	r3, [r7, #28]
 8005c3a:	3b08      	subs	r3, #8
 8005c3c:	009b      	lsls	r3, r3, #2
 8005c3e:	60fb      	str	r3, [r7, #12]

      /* CRL/CRH default value is floating input(0x04) shifted to correct position */
      MODIFY_REG(*configregister, ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), GPIO_CRL_CNF0_0 << registeroffset);
 8005c40:	693b      	ldr	r3, [r7, #16]
 8005c42:	681a      	ldr	r2, [r3, #0]
 8005c44:	210f      	movs	r1, #15
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	fa01 f303 	lsl.w	r3, r1, r3
 8005c4c:	43db      	mvns	r3, r3
 8005c4e:	401a      	ands	r2, r3
 8005c50:	2104      	movs	r1, #4
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	fa01 f303 	lsl.w	r3, r1, r3
 8005c58:	431a      	orrs	r2, r3
 8005c5a:	693b      	ldr	r3, [r7, #16]
 8005c5c:	601a      	str	r2, [r3, #0]

      /* ODR default value is 0 */
      CLEAR_BIT(GPIOx->ODR, iocurrent);
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	68da      	ldr	r2, [r3, #12]
 8005c62:	69bb      	ldr	r3, [r7, #24]
 8005c64:	43db      	mvns	r3, r3
 8005c66:	401a      	ands	r2, r3
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	60da      	str	r2, [r3, #12]
    }

    position++;
 8005c6c:	69fb      	ldr	r3, [r7, #28]
 8005c6e:	3301      	adds	r3, #1
 8005c70:	61fb      	str	r3, [r7, #28]
  while ((GPIO_Pin >> position) != 0u)
 8005c72:	683a      	ldr	r2, [r7, #0]
 8005c74:	69fb      	ldr	r3, [r7, #28]
 8005c76:	fa22 f303 	lsr.w	r3, r2, r3
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	f47f af5e 	bne.w	8005b3c <HAL_GPIO_DeInit+0x10>
  }
}
 8005c80:	bf00      	nop
 8005c82:	bf00      	nop
 8005c84:	3724      	adds	r7, #36	; 0x24
 8005c86:	46bd      	mov	sp, r7
 8005c88:	bc80      	pop	{r7}
 8005c8a:	4770      	bx	lr
 8005c8c:	40010000 	.word	0x40010000
 8005c90:	40010800 	.word	0x40010800
 8005c94:	40010c00 	.word	0x40010c00
 8005c98:	40011000 	.word	0x40011000
 8005c9c:	40011400 	.word	0x40011400
 8005ca0:	40010400 	.word	0x40010400

08005ca4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005ca4:	b480      	push	{r7}
 8005ca6:	b083      	sub	sp, #12
 8005ca8:	af00      	add	r7, sp, #0
 8005caa:	6078      	str	r0, [r7, #4]
 8005cac:	460b      	mov	r3, r1
 8005cae:	807b      	strh	r3, [r7, #2]
 8005cb0:	4613      	mov	r3, r2
 8005cb2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005cb4:	787b      	ldrb	r3, [r7, #1]
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d003      	beq.n	8005cc2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005cba:	887a      	ldrh	r2, [r7, #2]
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8005cc0:	e003      	b.n	8005cca <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8005cc2:	887b      	ldrh	r3, [r7, #2]
 8005cc4:	041a      	lsls	r2, r3, #16
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	611a      	str	r2, [r3, #16]
}
 8005cca:	bf00      	nop
 8005ccc:	370c      	adds	r7, #12
 8005cce:	46bd      	mov	sp, r7
 8005cd0:	bc80      	pop	{r7}
 8005cd2:	4770      	bx	lr

08005cd4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005cd4:	b580      	push	{r7, lr}
 8005cd6:	b084      	sub	sp, #16
 8005cd8:	af00      	add	r7, sp, #0
 8005cda:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d101      	bne.n	8005ce6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005ce2:	2301      	movs	r3, #1
 8005ce4:	e12b      	b.n	8005f3e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005cec:	b2db      	uxtb	r3, r3
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d106      	bne.n	8005d00 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	2200      	movs	r2, #0
 8005cf6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8005cfa:	6878      	ldr	r0, [r7, #4]
 8005cfc:	f7fc f810 	bl	8001d20 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	2224      	movs	r2, #36	; 0x24
 8005d04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	681a      	ldr	r2, [r3, #0]
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	f022 0201 	bic.w	r2, r2, #1
 8005d16:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	681a      	ldr	r2, [r3, #0]
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005d26:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	681a      	ldr	r2, [r3, #0]
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005d36:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8005d38:	f002 f84e 	bl	8007dd8 <HAL_RCC_GetPCLK1Freq>
 8005d3c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	685b      	ldr	r3, [r3, #4]
 8005d42:	4a81      	ldr	r2, [pc, #516]	; (8005f48 <HAL_I2C_Init+0x274>)
 8005d44:	4293      	cmp	r3, r2
 8005d46:	d807      	bhi.n	8005d58 <HAL_I2C_Init+0x84>
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	4a80      	ldr	r2, [pc, #512]	; (8005f4c <HAL_I2C_Init+0x278>)
 8005d4c:	4293      	cmp	r3, r2
 8005d4e:	bf94      	ite	ls
 8005d50:	2301      	movls	r3, #1
 8005d52:	2300      	movhi	r3, #0
 8005d54:	b2db      	uxtb	r3, r3
 8005d56:	e006      	b.n	8005d66 <HAL_I2C_Init+0x92>
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	4a7d      	ldr	r2, [pc, #500]	; (8005f50 <HAL_I2C_Init+0x27c>)
 8005d5c:	4293      	cmp	r3, r2
 8005d5e:	bf94      	ite	ls
 8005d60:	2301      	movls	r3, #1
 8005d62:	2300      	movhi	r3, #0
 8005d64:	b2db      	uxtb	r3, r3
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d001      	beq.n	8005d6e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8005d6a:	2301      	movs	r3, #1
 8005d6c:	e0e7      	b.n	8005f3e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	4a78      	ldr	r2, [pc, #480]	; (8005f54 <HAL_I2C_Init+0x280>)
 8005d72:	fba2 2303 	umull	r2, r3, r2, r3
 8005d76:	0c9b      	lsrs	r3, r3, #18
 8005d78:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	685b      	ldr	r3, [r3, #4]
 8005d80:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	68ba      	ldr	r2, [r7, #8]
 8005d8a:	430a      	orrs	r2, r1
 8005d8c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	6a1b      	ldr	r3, [r3, #32]
 8005d94:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	685b      	ldr	r3, [r3, #4]
 8005d9c:	4a6a      	ldr	r2, [pc, #424]	; (8005f48 <HAL_I2C_Init+0x274>)
 8005d9e:	4293      	cmp	r3, r2
 8005da0:	d802      	bhi.n	8005da8 <HAL_I2C_Init+0xd4>
 8005da2:	68bb      	ldr	r3, [r7, #8]
 8005da4:	3301      	adds	r3, #1
 8005da6:	e009      	b.n	8005dbc <HAL_I2C_Init+0xe8>
 8005da8:	68bb      	ldr	r3, [r7, #8]
 8005daa:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8005dae:	fb02 f303 	mul.w	r3, r2, r3
 8005db2:	4a69      	ldr	r2, [pc, #420]	; (8005f58 <HAL_I2C_Init+0x284>)
 8005db4:	fba2 2303 	umull	r2, r3, r2, r3
 8005db8:	099b      	lsrs	r3, r3, #6
 8005dba:	3301      	adds	r3, #1
 8005dbc:	687a      	ldr	r2, [r7, #4]
 8005dbe:	6812      	ldr	r2, [r2, #0]
 8005dc0:	430b      	orrs	r3, r1
 8005dc2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	69db      	ldr	r3, [r3, #28]
 8005dca:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8005dce:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	685b      	ldr	r3, [r3, #4]
 8005dd6:	495c      	ldr	r1, [pc, #368]	; (8005f48 <HAL_I2C_Init+0x274>)
 8005dd8:	428b      	cmp	r3, r1
 8005dda:	d819      	bhi.n	8005e10 <HAL_I2C_Init+0x13c>
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	1e59      	subs	r1, r3, #1
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	685b      	ldr	r3, [r3, #4]
 8005de4:	005b      	lsls	r3, r3, #1
 8005de6:	fbb1 f3f3 	udiv	r3, r1, r3
 8005dea:	1c59      	adds	r1, r3, #1
 8005dec:	f640 73fc 	movw	r3, #4092	; 0xffc
 8005df0:	400b      	ands	r3, r1
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d00a      	beq.n	8005e0c <HAL_I2C_Init+0x138>
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	1e59      	subs	r1, r3, #1
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	685b      	ldr	r3, [r3, #4]
 8005dfe:	005b      	lsls	r3, r3, #1
 8005e00:	fbb1 f3f3 	udiv	r3, r1, r3
 8005e04:	3301      	adds	r3, #1
 8005e06:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005e0a:	e051      	b.n	8005eb0 <HAL_I2C_Init+0x1dc>
 8005e0c:	2304      	movs	r3, #4
 8005e0e:	e04f      	b.n	8005eb0 <HAL_I2C_Init+0x1dc>
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	689b      	ldr	r3, [r3, #8]
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d111      	bne.n	8005e3c <HAL_I2C_Init+0x168>
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	1e58      	subs	r0, r3, #1
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	6859      	ldr	r1, [r3, #4]
 8005e20:	460b      	mov	r3, r1
 8005e22:	005b      	lsls	r3, r3, #1
 8005e24:	440b      	add	r3, r1
 8005e26:	fbb0 f3f3 	udiv	r3, r0, r3
 8005e2a:	3301      	adds	r3, #1
 8005e2c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	bf0c      	ite	eq
 8005e34:	2301      	moveq	r3, #1
 8005e36:	2300      	movne	r3, #0
 8005e38:	b2db      	uxtb	r3, r3
 8005e3a:	e012      	b.n	8005e62 <HAL_I2C_Init+0x18e>
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	1e58      	subs	r0, r3, #1
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	6859      	ldr	r1, [r3, #4]
 8005e44:	460b      	mov	r3, r1
 8005e46:	009b      	lsls	r3, r3, #2
 8005e48:	440b      	add	r3, r1
 8005e4a:	0099      	lsls	r1, r3, #2
 8005e4c:	440b      	add	r3, r1
 8005e4e:	fbb0 f3f3 	udiv	r3, r0, r3
 8005e52:	3301      	adds	r3, #1
 8005e54:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	bf0c      	ite	eq
 8005e5c:	2301      	moveq	r3, #1
 8005e5e:	2300      	movne	r3, #0
 8005e60:	b2db      	uxtb	r3, r3
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d001      	beq.n	8005e6a <HAL_I2C_Init+0x196>
 8005e66:	2301      	movs	r3, #1
 8005e68:	e022      	b.n	8005eb0 <HAL_I2C_Init+0x1dc>
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	689b      	ldr	r3, [r3, #8]
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d10e      	bne.n	8005e90 <HAL_I2C_Init+0x1bc>
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	1e58      	subs	r0, r3, #1
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	6859      	ldr	r1, [r3, #4]
 8005e7a:	460b      	mov	r3, r1
 8005e7c:	005b      	lsls	r3, r3, #1
 8005e7e:	440b      	add	r3, r1
 8005e80:	fbb0 f3f3 	udiv	r3, r0, r3
 8005e84:	3301      	adds	r3, #1
 8005e86:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005e8a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005e8e:	e00f      	b.n	8005eb0 <HAL_I2C_Init+0x1dc>
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	1e58      	subs	r0, r3, #1
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	6859      	ldr	r1, [r3, #4]
 8005e98:	460b      	mov	r3, r1
 8005e9a:	009b      	lsls	r3, r3, #2
 8005e9c:	440b      	add	r3, r1
 8005e9e:	0099      	lsls	r1, r3, #2
 8005ea0:	440b      	add	r3, r1
 8005ea2:	fbb0 f3f3 	udiv	r3, r0, r3
 8005ea6:	3301      	adds	r3, #1
 8005ea8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005eac:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005eb0:	6879      	ldr	r1, [r7, #4]
 8005eb2:	6809      	ldr	r1, [r1, #0]
 8005eb4:	4313      	orrs	r3, r2
 8005eb6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	69da      	ldr	r2, [r3, #28]
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	6a1b      	ldr	r3, [r3, #32]
 8005eca:	431a      	orrs	r2, r3
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	430a      	orrs	r2, r1
 8005ed2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	689b      	ldr	r3, [r3, #8]
 8005eda:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8005ede:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8005ee2:	687a      	ldr	r2, [r7, #4]
 8005ee4:	6911      	ldr	r1, [r2, #16]
 8005ee6:	687a      	ldr	r2, [r7, #4]
 8005ee8:	68d2      	ldr	r2, [r2, #12]
 8005eea:	4311      	orrs	r1, r2
 8005eec:	687a      	ldr	r2, [r7, #4]
 8005eee:	6812      	ldr	r2, [r2, #0]
 8005ef0:	430b      	orrs	r3, r1
 8005ef2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	68db      	ldr	r3, [r3, #12]
 8005efa:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	695a      	ldr	r2, [r3, #20]
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	699b      	ldr	r3, [r3, #24]
 8005f06:	431a      	orrs	r2, r3
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	430a      	orrs	r2, r1
 8005f0e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	681a      	ldr	r2, [r3, #0]
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	f042 0201 	orr.w	r2, r2, #1
 8005f1e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	2200      	movs	r2, #0
 8005f24:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	2220      	movs	r2, #32
 8005f2a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	2200      	movs	r2, #0
 8005f32:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	2200      	movs	r2, #0
 8005f38:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005f3c:	2300      	movs	r3, #0
}
 8005f3e:	4618      	mov	r0, r3
 8005f40:	3710      	adds	r7, #16
 8005f42:	46bd      	mov	sp, r7
 8005f44:	bd80      	pop	{r7, pc}
 8005f46:	bf00      	nop
 8005f48:	000186a0 	.word	0x000186a0
 8005f4c:	001e847f 	.word	0x001e847f
 8005f50:	003d08ff 	.word	0x003d08ff
 8005f54:	431bde83 	.word	0x431bde83
 8005f58:	10624dd3 	.word	0x10624dd3

08005f5c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005f5c:	b580      	push	{r7, lr}
 8005f5e:	b088      	sub	sp, #32
 8005f60:	af02      	add	r7, sp, #8
 8005f62:	60f8      	str	r0, [r7, #12]
 8005f64:	607a      	str	r2, [r7, #4]
 8005f66:	461a      	mov	r2, r3
 8005f68:	460b      	mov	r3, r1
 8005f6a:	817b      	strh	r3, [r7, #10]
 8005f6c:	4613      	mov	r3, r2
 8005f6e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005f70:	f7ff f82a 	bl	8004fc8 <HAL_GetTick>
 8005f74:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005f7c:	b2db      	uxtb	r3, r3
 8005f7e:	2b20      	cmp	r3, #32
 8005f80:	f040 80e0 	bne.w	8006144 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005f84:	697b      	ldr	r3, [r7, #20]
 8005f86:	9300      	str	r3, [sp, #0]
 8005f88:	2319      	movs	r3, #25
 8005f8a:	2201      	movs	r2, #1
 8005f8c:	4970      	ldr	r1, [pc, #448]	; (8006150 <HAL_I2C_Master_Transmit+0x1f4>)
 8005f8e:	68f8      	ldr	r0, [r7, #12]
 8005f90:	f001 f972 	bl	8007278 <I2C_WaitOnFlagUntilTimeout>
 8005f94:	4603      	mov	r3, r0
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d001      	beq.n	8005f9e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8005f9a:	2302      	movs	r3, #2
 8005f9c:	e0d3      	b.n	8006146 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005fa4:	2b01      	cmp	r3, #1
 8005fa6:	d101      	bne.n	8005fac <HAL_I2C_Master_Transmit+0x50>
 8005fa8:	2302      	movs	r3, #2
 8005faa:	e0cc      	b.n	8006146 <HAL_I2C_Master_Transmit+0x1ea>
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	2201      	movs	r2, #1
 8005fb0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	f003 0301 	and.w	r3, r3, #1
 8005fbe:	2b01      	cmp	r3, #1
 8005fc0:	d007      	beq.n	8005fd2 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	681a      	ldr	r2, [r3, #0]
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	f042 0201 	orr.w	r2, r2, #1
 8005fd0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	681a      	ldr	r2, [r3, #0]
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005fe0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	2221      	movs	r2, #33	; 0x21
 8005fe6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	2210      	movs	r2, #16
 8005fee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	2200      	movs	r2, #0
 8005ff6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	687a      	ldr	r2, [r7, #4]
 8005ffc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	893a      	ldrh	r2, [r7, #8]
 8006002:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006008:	b29a      	uxth	r2, r3
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	4a50      	ldr	r2, [pc, #320]	; (8006154 <HAL_I2C_Master_Transmit+0x1f8>)
 8006012:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8006014:	8979      	ldrh	r1, [r7, #10]
 8006016:	697b      	ldr	r3, [r7, #20]
 8006018:	6a3a      	ldr	r2, [r7, #32]
 800601a:	68f8      	ldr	r0, [r7, #12]
 800601c:	f000 fe5e 	bl	8006cdc <I2C_MasterRequestWrite>
 8006020:	4603      	mov	r3, r0
 8006022:	2b00      	cmp	r3, #0
 8006024:	d001      	beq.n	800602a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8006026:	2301      	movs	r3, #1
 8006028:	e08d      	b.n	8006146 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800602a:	2300      	movs	r3, #0
 800602c:	613b      	str	r3, [r7, #16]
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	695b      	ldr	r3, [r3, #20]
 8006034:	613b      	str	r3, [r7, #16]
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	699b      	ldr	r3, [r3, #24]
 800603c:	613b      	str	r3, [r7, #16]
 800603e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8006040:	e066      	b.n	8006110 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006042:	697a      	ldr	r2, [r7, #20]
 8006044:	6a39      	ldr	r1, [r7, #32]
 8006046:	68f8      	ldr	r0, [r7, #12]
 8006048:	f001 f9ec 	bl	8007424 <I2C_WaitOnTXEFlagUntilTimeout>
 800604c:	4603      	mov	r3, r0
 800604e:	2b00      	cmp	r3, #0
 8006050:	d00d      	beq.n	800606e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006056:	2b04      	cmp	r3, #4
 8006058:	d107      	bne.n	800606a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	681a      	ldr	r2, [r3, #0]
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006068:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800606a:	2301      	movs	r3, #1
 800606c:	e06b      	b.n	8006146 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006072:	781a      	ldrb	r2, [r3, #0]
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800607e:	1c5a      	adds	r2, r3, #1
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006088:	b29b      	uxth	r3, r3
 800608a:	3b01      	subs	r3, #1
 800608c:	b29a      	uxth	r2, r3
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006096:	3b01      	subs	r3, #1
 8006098:	b29a      	uxth	r2, r3
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	695b      	ldr	r3, [r3, #20]
 80060a4:	f003 0304 	and.w	r3, r3, #4
 80060a8:	2b04      	cmp	r3, #4
 80060aa:	d11b      	bne.n	80060e4 <HAL_I2C_Master_Transmit+0x188>
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d017      	beq.n	80060e4 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060b8:	781a      	ldrb	r2, [r3, #0]
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060c4:	1c5a      	adds	r2, r3, #1
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80060ce:	b29b      	uxth	r3, r3
 80060d0:	3b01      	subs	r3, #1
 80060d2:	b29a      	uxth	r2, r3
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80060dc:	3b01      	subs	r3, #1
 80060de:	b29a      	uxth	r2, r3
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80060e4:	697a      	ldr	r2, [r7, #20]
 80060e6:	6a39      	ldr	r1, [r7, #32]
 80060e8:	68f8      	ldr	r0, [r7, #12]
 80060ea:	f001 f9dc 	bl	80074a6 <I2C_WaitOnBTFFlagUntilTimeout>
 80060ee:	4603      	mov	r3, r0
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	d00d      	beq.n	8006110 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060f8:	2b04      	cmp	r3, #4
 80060fa:	d107      	bne.n	800610c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	681a      	ldr	r2, [r3, #0]
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800610a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800610c:	2301      	movs	r3, #1
 800610e:	e01a      	b.n	8006146 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006114:	2b00      	cmp	r3, #0
 8006116:	d194      	bne.n	8006042 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	681a      	ldr	r2, [r3, #0]
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006126:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	2220      	movs	r2, #32
 800612c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	2200      	movs	r2, #0
 8006134:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	2200      	movs	r2, #0
 800613c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8006140:	2300      	movs	r3, #0
 8006142:	e000      	b.n	8006146 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8006144:	2302      	movs	r3, #2
  }
}
 8006146:	4618      	mov	r0, r3
 8006148:	3718      	adds	r7, #24
 800614a:	46bd      	mov	sp, r7
 800614c:	bd80      	pop	{r7, pc}
 800614e:	bf00      	nop
 8006150:	00100002 	.word	0x00100002
 8006154:	ffff0000 	.word	0xffff0000

08006158 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006158:	b580      	push	{r7, lr}
 800615a:	b08c      	sub	sp, #48	; 0x30
 800615c:	af02      	add	r7, sp, #8
 800615e:	60f8      	str	r0, [r7, #12]
 8006160:	607a      	str	r2, [r7, #4]
 8006162:	461a      	mov	r2, r3
 8006164:	460b      	mov	r3, r1
 8006166:	817b      	strh	r3, [r7, #10]
 8006168:	4613      	mov	r3, r2
 800616a:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 800616c:	2300      	movs	r3, #0
 800616e:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006170:	f7fe ff2a 	bl	8004fc8 <HAL_GetTick>
 8006174:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800617c:	b2db      	uxtb	r3, r3
 800617e:	2b20      	cmp	r3, #32
 8006180:	f040 823f 	bne.w	8006602 <HAL_I2C_Master_Receive+0x4aa>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006184:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006186:	9300      	str	r3, [sp, #0]
 8006188:	2319      	movs	r3, #25
 800618a:	2201      	movs	r2, #1
 800618c:	497f      	ldr	r1, [pc, #508]	; (800638c <HAL_I2C_Master_Receive+0x234>)
 800618e:	68f8      	ldr	r0, [r7, #12]
 8006190:	f001 f872 	bl	8007278 <I2C_WaitOnFlagUntilTimeout>
 8006194:	4603      	mov	r3, r0
 8006196:	2b00      	cmp	r3, #0
 8006198:	d001      	beq.n	800619e <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 800619a:	2302      	movs	r3, #2
 800619c:	e232      	b.n	8006604 <HAL_I2C_Master_Receive+0x4ac>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80061a4:	2b01      	cmp	r3, #1
 80061a6:	d101      	bne.n	80061ac <HAL_I2C_Master_Receive+0x54>
 80061a8:	2302      	movs	r3, #2
 80061aa:	e22b      	b.n	8006604 <HAL_I2C_Master_Receive+0x4ac>
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	2201      	movs	r2, #1
 80061b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	f003 0301 	and.w	r3, r3, #1
 80061be:	2b01      	cmp	r3, #1
 80061c0:	d007      	beq.n	80061d2 <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	681a      	ldr	r2, [r3, #0]
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	f042 0201 	orr.w	r2, r2, #1
 80061d0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	681a      	ldr	r2, [r3, #0]
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80061e0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	2222      	movs	r2, #34	; 0x22
 80061e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	2210      	movs	r2, #16
 80061ee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	2200      	movs	r2, #0
 80061f6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	687a      	ldr	r2, [r7, #4]
 80061fc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	893a      	ldrh	r2, [r7, #8]
 8006202:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006208:	b29a      	uxth	r2, r3
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	4a5f      	ldr	r2, [pc, #380]	; (8006390 <HAL_I2C_Master_Receive+0x238>)
 8006212:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8006214:	8979      	ldrh	r1, [r7, #10]
 8006216:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006218:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800621a:	68f8      	ldr	r0, [r7, #12]
 800621c:	f000 fde0 	bl	8006de0 <I2C_MasterRequestRead>
 8006220:	4603      	mov	r3, r0
 8006222:	2b00      	cmp	r3, #0
 8006224:	d001      	beq.n	800622a <HAL_I2C_Master_Receive+0xd2>
    {
      return HAL_ERROR;
 8006226:	2301      	movs	r3, #1
 8006228:	e1ec      	b.n	8006604 <HAL_I2C_Master_Receive+0x4ac>
    }

    if (hi2c->XferSize == 0U)
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800622e:	2b00      	cmp	r3, #0
 8006230:	d113      	bne.n	800625a <HAL_I2C_Master_Receive+0x102>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006232:	2300      	movs	r3, #0
 8006234:	61fb      	str	r3, [r7, #28]
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	695b      	ldr	r3, [r3, #20]
 800623c:	61fb      	str	r3, [r7, #28]
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	699b      	ldr	r3, [r3, #24]
 8006244:	61fb      	str	r3, [r7, #28]
 8006246:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	681a      	ldr	r2, [r3, #0]
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006256:	601a      	str	r2, [r3, #0]
 8006258:	e1c0      	b.n	80065dc <HAL_I2C_Master_Receive+0x484>
    }
    else if (hi2c->XferSize == 1U)
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800625e:	2b01      	cmp	r3, #1
 8006260:	d11e      	bne.n	80062a0 <HAL_I2C_Master_Receive+0x148>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	681a      	ldr	r2, [r3, #0]
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006270:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8006272:	b672      	cpsid	i
}
 8006274:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006276:	2300      	movs	r3, #0
 8006278:	61bb      	str	r3, [r7, #24]
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	695b      	ldr	r3, [r3, #20]
 8006280:	61bb      	str	r3, [r7, #24]
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	699b      	ldr	r3, [r3, #24]
 8006288:	61bb      	str	r3, [r7, #24]
 800628a:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	681a      	ldr	r2, [r3, #0]
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800629a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800629c:	b662      	cpsie	i
}
 800629e:	e035      	b.n	800630c <HAL_I2C_Master_Receive+0x1b4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80062a4:	2b02      	cmp	r3, #2
 80062a6:	d11e      	bne.n	80062e6 <HAL_I2C_Master_Receive+0x18e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	681a      	ldr	r2, [r3, #0]
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80062b6:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80062b8:	b672      	cpsid	i
}
 80062ba:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80062bc:	2300      	movs	r3, #0
 80062be:	617b      	str	r3, [r7, #20]
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	695b      	ldr	r3, [r3, #20]
 80062c6:	617b      	str	r3, [r7, #20]
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	699b      	ldr	r3, [r3, #24]
 80062ce:	617b      	str	r3, [r7, #20]
 80062d0:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	681a      	ldr	r2, [r3, #0]
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80062e0:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80062e2:	b662      	cpsie	i
}
 80062e4:	e012      	b.n	800630c <HAL_I2C_Master_Receive+0x1b4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	681a      	ldr	r2, [r3, #0]
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80062f4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80062f6:	2300      	movs	r3, #0
 80062f8:	613b      	str	r3, [r7, #16]
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	695b      	ldr	r3, [r3, #20]
 8006300:	613b      	str	r3, [r7, #16]
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	699b      	ldr	r3, [r3, #24]
 8006308:	613b      	str	r3, [r7, #16]
 800630a:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 800630c:	e166      	b.n	80065dc <HAL_I2C_Master_Receive+0x484>
    {
      if (hi2c->XferSize <= 3U)
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006312:	2b03      	cmp	r3, #3
 8006314:	f200 811f 	bhi.w	8006556 <HAL_I2C_Master_Receive+0x3fe>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800631c:	2b01      	cmp	r3, #1
 800631e:	d123      	bne.n	8006368 <HAL_I2C_Master_Receive+0x210>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006320:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006322:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006324:	68f8      	ldr	r0, [r7, #12]
 8006326:	f001 f8ff 	bl	8007528 <I2C_WaitOnRXNEFlagUntilTimeout>
 800632a:	4603      	mov	r3, r0
 800632c:	2b00      	cmp	r3, #0
 800632e:	d001      	beq.n	8006334 <HAL_I2C_Master_Receive+0x1dc>
          {
            return HAL_ERROR;
 8006330:	2301      	movs	r3, #1
 8006332:	e167      	b.n	8006604 <HAL_I2C_Master_Receive+0x4ac>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	691a      	ldr	r2, [r3, #16]
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800633e:	b2d2      	uxtb	r2, r2
 8006340:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006346:	1c5a      	adds	r2, r3, #1
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006350:	3b01      	subs	r3, #1
 8006352:	b29a      	uxth	r2, r3
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800635c:	b29b      	uxth	r3, r3
 800635e:	3b01      	subs	r3, #1
 8006360:	b29a      	uxth	r2, r3
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006366:	e139      	b.n	80065dc <HAL_I2C_Master_Receive+0x484>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800636c:	2b02      	cmp	r3, #2
 800636e:	d152      	bne.n	8006416 <HAL_I2C_Master_Receive+0x2be>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006370:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006372:	9300      	str	r3, [sp, #0]
 8006374:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006376:	2200      	movs	r2, #0
 8006378:	4906      	ldr	r1, [pc, #24]	; (8006394 <HAL_I2C_Master_Receive+0x23c>)
 800637a:	68f8      	ldr	r0, [r7, #12]
 800637c:	f000 ff7c 	bl	8007278 <I2C_WaitOnFlagUntilTimeout>
 8006380:	4603      	mov	r3, r0
 8006382:	2b00      	cmp	r3, #0
 8006384:	d008      	beq.n	8006398 <HAL_I2C_Master_Receive+0x240>
          {
            return HAL_ERROR;
 8006386:	2301      	movs	r3, #1
 8006388:	e13c      	b.n	8006604 <HAL_I2C_Master_Receive+0x4ac>
 800638a:	bf00      	nop
 800638c:	00100002 	.word	0x00100002
 8006390:	ffff0000 	.word	0xffff0000
 8006394:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8006398:	b672      	cpsid	i
}
 800639a:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	681a      	ldr	r2, [r3, #0]
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80063aa:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	691a      	ldr	r2, [r3, #16]
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063b6:	b2d2      	uxtb	r2, r2
 80063b8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063be:	1c5a      	adds	r2, r3, #1
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80063c8:	3b01      	subs	r3, #1
 80063ca:	b29a      	uxth	r2, r3
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80063d4:	b29b      	uxth	r3, r3
 80063d6:	3b01      	subs	r3, #1
 80063d8:	b29a      	uxth	r2, r3
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80063de:	b662      	cpsie	i
}
 80063e0:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	691a      	ldr	r2, [r3, #16]
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063ec:	b2d2      	uxtb	r2, r2
 80063ee:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063f4:	1c5a      	adds	r2, r3, #1
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80063fe:	3b01      	subs	r3, #1
 8006400:	b29a      	uxth	r2, r3
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800640a:	b29b      	uxth	r3, r3
 800640c:	3b01      	subs	r3, #1
 800640e:	b29a      	uxth	r2, r3
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006414:	e0e2      	b.n	80065dc <HAL_I2C_Master_Receive+0x484>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006416:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006418:	9300      	str	r3, [sp, #0]
 800641a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800641c:	2200      	movs	r2, #0
 800641e:	497b      	ldr	r1, [pc, #492]	; (800660c <HAL_I2C_Master_Receive+0x4b4>)
 8006420:	68f8      	ldr	r0, [r7, #12]
 8006422:	f000 ff29 	bl	8007278 <I2C_WaitOnFlagUntilTimeout>
 8006426:	4603      	mov	r3, r0
 8006428:	2b00      	cmp	r3, #0
 800642a:	d001      	beq.n	8006430 <HAL_I2C_Master_Receive+0x2d8>
          {
            return HAL_ERROR;
 800642c:	2301      	movs	r3, #1
 800642e:	e0e9      	b.n	8006604 <HAL_I2C_Master_Receive+0x4ac>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	681a      	ldr	r2, [r3, #0]
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800643e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8006440:	b672      	cpsid	i
}
 8006442:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	691a      	ldr	r2, [r3, #16]
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800644e:	b2d2      	uxtb	r2, r2
 8006450:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006456:	1c5a      	adds	r2, r3, #1
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006460:	3b01      	subs	r3, #1
 8006462:	b29a      	uxth	r2, r3
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800646c:	b29b      	uxth	r3, r3
 800646e:	3b01      	subs	r3, #1
 8006470:	b29a      	uxth	r2, r3
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8006476:	4b66      	ldr	r3, [pc, #408]	; (8006610 <HAL_I2C_Master_Receive+0x4b8>)
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	08db      	lsrs	r3, r3, #3
 800647c:	4a65      	ldr	r2, [pc, #404]	; (8006614 <HAL_I2C_Master_Receive+0x4bc>)
 800647e:	fba2 2303 	umull	r2, r3, r2, r3
 8006482:	0a1a      	lsrs	r2, r3, #8
 8006484:	4613      	mov	r3, r2
 8006486:	009b      	lsls	r3, r3, #2
 8006488:	4413      	add	r3, r2
 800648a:	00da      	lsls	r2, r3, #3
 800648c:	1ad3      	subs	r3, r2, r3
 800648e:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8006490:	6a3b      	ldr	r3, [r7, #32]
 8006492:	3b01      	subs	r3, #1
 8006494:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8006496:	6a3b      	ldr	r3, [r7, #32]
 8006498:	2b00      	cmp	r3, #0
 800649a:	d118      	bne.n	80064ce <HAL_I2C_Master_Receive+0x376>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	2200      	movs	r2, #0
 80064a0:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	2220      	movs	r2, #32
 80064a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	2200      	movs	r2, #0
 80064ae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064b6:	f043 0220 	orr.w	r2, r3, #32
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 80064be:	b662      	cpsie	i
}
 80064c0:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	2200      	movs	r2, #0
 80064c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 80064ca:	2301      	movs	r3, #1
 80064cc:	e09a      	b.n	8006604 <HAL_I2C_Master_Receive+0x4ac>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	695b      	ldr	r3, [r3, #20]
 80064d4:	f003 0304 	and.w	r3, r3, #4
 80064d8:	2b04      	cmp	r3, #4
 80064da:	d1d9      	bne.n	8006490 <HAL_I2C_Master_Receive+0x338>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	681a      	ldr	r2, [r3, #0]
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80064ea:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	691a      	ldr	r2, [r3, #16]
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064f6:	b2d2      	uxtb	r2, r2
 80064f8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064fe:	1c5a      	adds	r2, r3, #1
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006508:	3b01      	subs	r3, #1
 800650a:	b29a      	uxth	r2, r3
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006514:	b29b      	uxth	r3, r3
 8006516:	3b01      	subs	r3, #1
 8006518:	b29a      	uxth	r2, r3
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 800651e:	b662      	cpsie	i
}
 8006520:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	691a      	ldr	r2, [r3, #16]
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800652c:	b2d2      	uxtb	r2, r2
 800652e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006534:	1c5a      	adds	r2, r3, #1
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800653e:	3b01      	subs	r3, #1
 8006540:	b29a      	uxth	r2, r3
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800654a:	b29b      	uxth	r3, r3
 800654c:	3b01      	subs	r3, #1
 800654e:	b29a      	uxth	r2, r3
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006554:	e042      	b.n	80065dc <HAL_I2C_Master_Receive+0x484>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006556:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006558:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800655a:	68f8      	ldr	r0, [r7, #12]
 800655c:	f000 ffe4 	bl	8007528 <I2C_WaitOnRXNEFlagUntilTimeout>
 8006560:	4603      	mov	r3, r0
 8006562:	2b00      	cmp	r3, #0
 8006564:	d001      	beq.n	800656a <HAL_I2C_Master_Receive+0x412>
        {
          return HAL_ERROR;
 8006566:	2301      	movs	r3, #1
 8006568:	e04c      	b.n	8006604 <HAL_I2C_Master_Receive+0x4ac>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	691a      	ldr	r2, [r3, #16]
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006574:	b2d2      	uxtb	r2, r2
 8006576:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800657c:	1c5a      	adds	r2, r3, #1
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006586:	3b01      	subs	r3, #1
 8006588:	b29a      	uxth	r2, r3
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006592:	b29b      	uxth	r3, r3
 8006594:	3b01      	subs	r3, #1
 8006596:	b29a      	uxth	r2, r3
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	695b      	ldr	r3, [r3, #20]
 80065a2:	f003 0304 	and.w	r3, r3, #4
 80065a6:	2b04      	cmp	r3, #4
 80065a8:	d118      	bne.n	80065dc <HAL_I2C_Master_Receive+0x484>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	691a      	ldr	r2, [r3, #16]
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065b4:	b2d2      	uxtb	r2, r2
 80065b6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065bc:	1c5a      	adds	r2, r3, #1
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80065c6:	3b01      	subs	r3, #1
 80065c8:	b29a      	uxth	r2, r3
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80065d2:	b29b      	uxth	r3, r3
 80065d4:	3b01      	subs	r3, #1
 80065d6:	b29a      	uxth	r2, r3
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	f47f ae94 	bne.w	800630e <HAL_I2C_Master_Receive+0x1b6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	2220      	movs	r2, #32
 80065ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	2200      	movs	r2, #0
 80065f2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	2200      	movs	r2, #0
 80065fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80065fe:	2300      	movs	r3, #0
 8006600:	e000      	b.n	8006604 <HAL_I2C_Master_Receive+0x4ac>
  }
  else
  {
    return HAL_BUSY;
 8006602:	2302      	movs	r3, #2
  }
}
 8006604:	4618      	mov	r0, r3
 8006606:	3728      	adds	r7, #40	; 0x28
 8006608:	46bd      	mov	sp, r7
 800660a:	bd80      	pop	{r7, pc}
 800660c:	00010004 	.word	0x00010004
 8006610:	20000004 	.word	0x20000004
 8006614:	14f8b589 	.word	0x14f8b589

08006618 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006618:	b580      	push	{r7, lr}
 800661a:	b088      	sub	sp, #32
 800661c:	af02      	add	r7, sp, #8
 800661e:	60f8      	str	r0, [r7, #12]
 8006620:	4608      	mov	r0, r1
 8006622:	4611      	mov	r1, r2
 8006624:	461a      	mov	r2, r3
 8006626:	4603      	mov	r3, r0
 8006628:	817b      	strh	r3, [r7, #10]
 800662a:	460b      	mov	r3, r1
 800662c:	813b      	strh	r3, [r7, #8]
 800662e:	4613      	mov	r3, r2
 8006630:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006632:	f7fe fcc9 	bl	8004fc8 <HAL_GetTick>
 8006636:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800663e:	b2db      	uxtb	r3, r3
 8006640:	2b20      	cmp	r3, #32
 8006642:	f040 80d9 	bne.w	80067f8 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006646:	697b      	ldr	r3, [r7, #20]
 8006648:	9300      	str	r3, [sp, #0]
 800664a:	2319      	movs	r3, #25
 800664c:	2201      	movs	r2, #1
 800664e:	496d      	ldr	r1, [pc, #436]	; (8006804 <HAL_I2C_Mem_Write+0x1ec>)
 8006650:	68f8      	ldr	r0, [r7, #12]
 8006652:	f000 fe11 	bl	8007278 <I2C_WaitOnFlagUntilTimeout>
 8006656:	4603      	mov	r3, r0
 8006658:	2b00      	cmp	r3, #0
 800665a:	d001      	beq.n	8006660 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 800665c:	2302      	movs	r3, #2
 800665e:	e0cc      	b.n	80067fa <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006666:	2b01      	cmp	r3, #1
 8006668:	d101      	bne.n	800666e <HAL_I2C_Mem_Write+0x56>
 800666a:	2302      	movs	r3, #2
 800666c:	e0c5      	b.n	80067fa <HAL_I2C_Mem_Write+0x1e2>
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	2201      	movs	r2, #1
 8006672:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	f003 0301 	and.w	r3, r3, #1
 8006680:	2b01      	cmp	r3, #1
 8006682:	d007      	beq.n	8006694 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	681a      	ldr	r2, [r3, #0]
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	f042 0201 	orr.w	r2, r2, #1
 8006692:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	681a      	ldr	r2, [r3, #0]
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80066a2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	2221      	movs	r2, #33	; 0x21
 80066a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	2240      	movs	r2, #64	; 0x40
 80066b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	2200      	movs	r2, #0
 80066b8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	6a3a      	ldr	r2, [r7, #32]
 80066be:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80066c4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80066ca:	b29a      	uxth	r2, r3
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	4a4d      	ldr	r2, [pc, #308]	; (8006808 <HAL_I2C_Mem_Write+0x1f0>)
 80066d4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80066d6:	88f8      	ldrh	r0, [r7, #6]
 80066d8:	893a      	ldrh	r2, [r7, #8]
 80066da:	8979      	ldrh	r1, [r7, #10]
 80066dc:	697b      	ldr	r3, [r7, #20]
 80066de:	9301      	str	r3, [sp, #4]
 80066e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80066e2:	9300      	str	r3, [sp, #0]
 80066e4:	4603      	mov	r3, r0
 80066e6:	68f8      	ldr	r0, [r7, #12]
 80066e8:	f000 fc48 	bl	8006f7c <I2C_RequestMemoryWrite>
 80066ec:	4603      	mov	r3, r0
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	d052      	beq.n	8006798 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80066f2:	2301      	movs	r3, #1
 80066f4:	e081      	b.n	80067fa <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80066f6:	697a      	ldr	r2, [r7, #20]
 80066f8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80066fa:	68f8      	ldr	r0, [r7, #12]
 80066fc:	f000 fe92 	bl	8007424 <I2C_WaitOnTXEFlagUntilTimeout>
 8006700:	4603      	mov	r3, r0
 8006702:	2b00      	cmp	r3, #0
 8006704:	d00d      	beq.n	8006722 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800670a:	2b04      	cmp	r3, #4
 800670c:	d107      	bne.n	800671e <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	681a      	ldr	r2, [r3, #0]
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800671c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800671e:	2301      	movs	r3, #1
 8006720:	e06b      	b.n	80067fa <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006726:	781a      	ldrb	r2, [r3, #0]
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006732:	1c5a      	adds	r2, r3, #1
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800673c:	3b01      	subs	r3, #1
 800673e:	b29a      	uxth	r2, r3
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006748:	b29b      	uxth	r3, r3
 800674a:	3b01      	subs	r3, #1
 800674c:	b29a      	uxth	r2, r3
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	695b      	ldr	r3, [r3, #20]
 8006758:	f003 0304 	and.w	r3, r3, #4
 800675c:	2b04      	cmp	r3, #4
 800675e:	d11b      	bne.n	8006798 <HAL_I2C_Mem_Write+0x180>
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006764:	2b00      	cmp	r3, #0
 8006766:	d017      	beq.n	8006798 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800676c:	781a      	ldrb	r2, [r3, #0]
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006778:	1c5a      	adds	r2, r3, #1
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006782:	3b01      	subs	r3, #1
 8006784:	b29a      	uxth	r2, r3
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800678e:	b29b      	uxth	r3, r3
 8006790:	3b01      	subs	r3, #1
 8006792:	b29a      	uxth	r2, r3
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800679c:	2b00      	cmp	r3, #0
 800679e:	d1aa      	bne.n	80066f6 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80067a0:	697a      	ldr	r2, [r7, #20]
 80067a2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80067a4:	68f8      	ldr	r0, [r7, #12]
 80067a6:	f000 fe7e 	bl	80074a6 <I2C_WaitOnBTFFlagUntilTimeout>
 80067aa:	4603      	mov	r3, r0
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	d00d      	beq.n	80067cc <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067b4:	2b04      	cmp	r3, #4
 80067b6:	d107      	bne.n	80067c8 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	681a      	ldr	r2, [r3, #0]
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80067c6:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80067c8:	2301      	movs	r3, #1
 80067ca:	e016      	b.n	80067fa <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	681a      	ldr	r2, [r3, #0]
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80067da:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	2220      	movs	r2, #32
 80067e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	2200      	movs	r2, #0
 80067e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	2200      	movs	r2, #0
 80067f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80067f4:	2300      	movs	r3, #0
 80067f6:	e000      	b.n	80067fa <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80067f8:	2302      	movs	r3, #2
  }
}
 80067fa:	4618      	mov	r0, r3
 80067fc:	3718      	adds	r7, #24
 80067fe:	46bd      	mov	sp, r7
 8006800:	bd80      	pop	{r7, pc}
 8006802:	bf00      	nop
 8006804:	00100002 	.word	0x00100002
 8006808:	ffff0000 	.word	0xffff0000

0800680c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800680c:	b580      	push	{r7, lr}
 800680e:	b08c      	sub	sp, #48	; 0x30
 8006810:	af02      	add	r7, sp, #8
 8006812:	60f8      	str	r0, [r7, #12]
 8006814:	4608      	mov	r0, r1
 8006816:	4611      	mov	r1, r2
 8006818:	461a      	mov	r2, r3
 800681a:	4603      	mov	r3, r0
 800681c:	817b      	strh	r3, [r7, #10]
 800681e:	460b      	mov	r3, r1
 8006820:	813b      	strh	r3, [r7, #8]
 8006822:	4613      	mov	r3, r2
 8006824:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 8006826:	2300      	movs	r3, #0
 8006828:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800682a:	f7fe fbcd 	bl	8004fc8 <HAL_GetTick>
 800682e:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006836:	b2db      	uxtb	r3, r3
 8006838:	2b20      	cmp	r3, #32
 800683a:	f040 8244 	bne.w	8006cc6 <HAL_I2C_Mem_Read+0x4ba>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800683e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006840:	9300      	str	r3, [sp, #0]
 8006842:	2319      	movs	r3, #25
 8006844:	2201      	movs	r2, #1
 8006846:	4982      	ldr	r1, [pc, #520]	; (8006a50 <HAL_I2C_Mem_Read+0x244>)
 8006848:	68f8      	ldr	r0, [r7, #12]
 800684a:	f000 fd15 	bl	8007278 <I2C_WaitOnFlagUntilTimeout>
 800684e:	4603      	mov	r3, r0
 8006850:	2b00      	cmp	r3, #0
 8006852:	d001      	beq.n	8006858 <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 8006854:	2302      	movs	r3, #2
 8006856:	e237      	b.n	8006cc8 <HAL_I2C_Mem_Read+0x4bc>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800685e:	2b01      	cmp	r3, #1
 8006860:	d101      	bne.n	8006866 <HAL_I2C_Mem_Read+0x5a>
 8006862:	2302      	movs	r3, #2
 8006864:	e230      	b.n	8006cc8 <HAL_I2C_Mem_Read+0x4bc>
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	2201      	movs	r2, #1
 800686a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	f003 0301 	and.w	r3, r3, #1
 8006878:	2b01      	cmp	r3, #1
 800687a:	d007      	beq.n	800688c <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	681a      	ldr	r2, [r3, #0]
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	f042 0201 	orr.w	r2, r2, #1
 800688a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	681a      	ldr	r2, [r3, #0]
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800689a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	2222      	movs	r2, #34	; 0x22
 80068a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	2240      	movs	r2, #64	; 0x40
 80068a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	2200      	movs	r2, #0
 80068b0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80068b6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80068bc:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80068c2:	b29a      	uxth	r2, r3
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	4a62      	ldr	r2, [pc, #392]	; (8006a54 <HAL_I2C_Mem_Read+0x248>)
 80068cc:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80068ce:	88f8      	ldrh	r0, [r7, #6]
 80068d0:	893a      	ldrh	r2, [r7, #8]
 80068d2:	8979      	ldrh	r1, [r7, #10]
 80068d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068d6:	9301      	str	r3, [sp, #4]
 80068d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80068da:	9300      	str	r3, [sp, #0]
 80068dc:	4603      	mov	r3, r0
 80068de:	68f8      	ldr	r0, [r7, #12]
 80068e0:	f000 fbe2 	bl	80070a8 <I2C_RequestMemoryRead>
 80068e4:	4603      	mov	r3, r0
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d001      	beq.n	80068ee <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 80068ea:	2301      	movs	r3, #1
 80068ec:	e1ec      	b.n	8006cc8 <HAL_I2C_Mem_Read+0x4bc>
    }

    if (hi2c->XferSize == 0U)
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	d113      	bne.n	800691e <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80068f6:	2300      	movs	r3, #0
 80068f8:	61fb      	str	r3, [r7, #28]
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	695b      	ldr	r3, [r3, #20]
 8006900:	61fb      	str	r3, [r7, #28]
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	699b      	ldr	r3, [r3, #24]
 8006908:	61fb      	str	r3, [r7, #28]
 800690a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	681a      	ldr	r2, [r3, #0]
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800691a:	601a      	str	r2, [r3, #0]
 800691c:	e1c0      	b.n	8006ca0 <HAL_I2C_Mem_Read+0x494>
    }
    else if (hi2c->XferSize == 1U)
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006922:	2b01      	cmp	r3, #1
 8006924:	d11e      	bne.n	8006964 <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	681a      	ldr	r2, [r3, #0]
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006934:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8006936:	b672      	cpsid	i
}
 8006938:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800693a:	2300      	movs	r3, #0
 800693c:	61bb      	str	r3, [r7, #24]
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	695b      	ldr	r3, [r3, #20]
 8006944:	61bb      	str	r3, [r7, #24]
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	699b      	ldr	r3, [r3, #24]
 800694c:	61bb      	str	r3, [r7, #24]
 800694e:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	681a      	ldr	r2, [r3, #0]
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800695e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8006960:	b662      	cpsie	i
}
 8006962:	e035      	b.n	80069d0 <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006968:	2b02      	cmp	r3, #2
 800696a:	d11e      	bne.n	80069aa <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	681a      	ldr	r2, [r3, #0]
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800697a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800697c:	b672      	cpsid	i
}
 800697e:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006980:	2300      	movs	r3, #0
 8006982:	617b      	str	r3, [r7, #20]
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	695b      	ldr	r3, [r3, #20]
 800698a:	617b      	str	r3, [r7, #20]
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	699b      	ldr	r3, [r3, #24]
 8006992:	617b      	str	r3, [r7, #20]
 8006994:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	681a      	ldr	r2, [r3, #0]
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80069a4:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80069a6:	b662      	cpsie	i
}
 80069a8:	e012      	b.n	80069d0 <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	681a      	ldr	r2, [r3, #0]
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80069b8:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80069ba:	2300      	movs	r3, #0
 80069bc:	613b      	str	r3, [r7, #16]
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	695b      	ldr	r3, [r3, #20]
 80069c4:	613b      	str	r3, [r7, #16]
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	699b      	ldr	r3, [r3, #24]
 80069cc:	613b      	str	r3, [r7, #16]
 80069ce:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 80069d0:	e166      	b.n	8006ca0 <HAL_I2C_Mem_Read+0x494>
    {
      if (hi2c->XferSize <= 3U)
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80069d6:	2b03      	cmp	r3, #3
 80069d8:	f200 811f 	bhi.w	8006c1a <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80069e0:	2b01      	cmp	r3, #1
 80069e2:	d123      	bne.n	8006a2c <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80069e4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80069e6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80069e8:	68f8      	ldr	r0, [r7, #12]
 80069ea:	f000 fd9d 	bl	8007528 <I2C_WaitOnRXNEFlagUntilTimeout>
 80069ee:	4603      	mov	r3, r0
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	d001      	beq.n	80069f8 <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 80069f4:	2301      	movs	r3, #1
 80069f6:	e167      	b.n	8006cc8 <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	691a      	ldr	r2, [r3, #16]
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a02:	b2d2      	uxtb	r2, r2
 8006a04:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a0a:	1c5a      	adds	r2, r3, #1
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006a14:	3b01      	subs	r3, #1
 8006a16:	b29a      	uxth	r2, r3
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006a20:	b29b      	uxth	r3, r3
 8006a22:	3b01      	subs	r3, #1
 8006a24:	b29a      	uxth	r2, r3
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006a2a:	e139      	b.n	8006ca0 <HAL_I2C_Mem_Read+0x494>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006a30:	2b02      	cmp	r3, #2
 8006a32:	d152      	bne.n	8006ada <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006a34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a36:	9300      	str	r3, [sp, #0]
 8006a38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006a3a:	2200      	movs	r2, #0
 8006a3c:	4906      	ldr	r1, [pc, #24]	; (8006a58 <HAL_I2C_Mem_Read+0x24c>)
 8006a3e:	68f8      	ldr	r0, [r7, #12]
 8006a40:	f000 fc1a 	bl	8007278 <I2C_WaitOnFlagUntilTimeout>
 8006a44:	4603      	mov	r3, r0
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	d008      	beq.n	8006a5c <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 8006a4a:	2301      	movs	r3, #1
 8006a4c:	e13c      	b.n	8006cc8 <HAL_I2C_Mem_Read+0x4bc>
 8006a4e:	bf00      	nop
 8006a50:	00100002 	.word	0x00100002
 8006a54:	ffff0000 	.word	0xffff0000
 8006a58:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8006a5c:	b672      	cpsid	i
}
 8006a5e:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	681a      	ldr	r2, [r3, #0]
 8006a66:	68fb      	ldr	r3, [r7, #12]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006a6e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	691a      	ldr	r2, [r3, #16]
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a7a:	b2d2      	uxtb	r2, r2
 8006a7c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a82:	1c5a      	adds	r2, r3, #1
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006a8c:	3b01      	subs	r3, #1
 8006a8e:	b29a      	uxth	r2, r3
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006a98:	b29b      	uxth	r3, r3
 8006a9a:	3b01      	subs	r3, #1
 8006a9c:	b29a      	uxth	r2, r3
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8006aa2:	b662      	cpsie	i
}
 8006aa4:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	691a      	ldr	r2, [r3, #16]
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ab0:	b2d2      	uxtb	r2, r2
 8006ab2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ab8:	1c5a      	adds	r2, r3, #1
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006ac2:	3b01      	subs	r3, #1
 8006ac4:	b29a      	uxth	r2, r3
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006ace:	b29b      	uxth	r3, r3
 8006ad0:	3b01      	subs	r3, #1
 8006ad2:	b29a      	uxth	r2, r3
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006ad8:	e0e2      	b.n	8006ca0 <HAL_I2C_Mem_Read+0x494>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006ada:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006adc:	9300      	str	r3, [sp, #0]
 8006ade:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ae0:	2200      	movs	r2, #0
 8006ae2:	497b      	ldr	r1, [pc, #492]	; (8006cd0 <HAL_I2C_Mem_Read+0x4c4>)
 8006ae4:	68f8      	ldr	r0, [r7, #12]
 8006ae6:	f000 fbc7 	bl	8007278 <I2C_WaitOnFlagUntilTimeout>
 8006aea:	4603      	mov	r3, r0
 8006aec:	2b00      	cmp	r3, #0
 8006aee:	d001      	beq.n	8006af4 <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 8006af0:	2301      	movs	r3, #1
 8006af2:	e0e9      	b.n	8006cc8 <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	681a      	ldr	r2, [r3, #0]
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006b02:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8006b04:	b672      	cpsid	i
}
 8006b06:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	691a      	ldr	r2, [r3, #16]
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b12:	b2d2      	uxtb	r2, r2
 8006b14:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b1a:	1c5a      	adds	r2, r3, #1
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006b24:	3b01      	subs	r3, #1
 8006b26:	b29a      	uxth	r2, r3
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006b30:	b29b      	uxth	r3, r3
 8006b32:	3b01      	subs	r3, #1
 8006b34:	b29a      	uxth	r2, r3
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8006b3a:	4b66      	ldr	r3, [pc, #408]	; (8006cd4 <HAL_I2C_Mem_Read+0x4c8>)
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	08db      	lsrs	r3, r3, #3
 8006b40:	4a65      	ldr	r2, [pc, #404]	; (8006cd8 <HAL_I2C_Mem_Read+0x4cc>)
 8006b42:	fba2 2303 	umull	r2, r3, r2, r3
 8006b46:	0a1a      	lsrs	r2, r3, #8
 8006b48:	4613      	mov	r3, r2
 8006b4a:	009b      	lsls	r3, r3, #2
 8006b4c:	4413      	add	r3, r2
 8006b4e:	00da      	lsls	r2, r3, #3
 8006b50:	1ad3      	subs	r3, r2, r3
 8006b52:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8006b54:	6a3b      	ldr	r3, [r7, #32]
 8006b56:	3b01      	subs	r3, #1
 8006b58:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8006b5a:	6a3b      	ldr	r3, [r7, #32]
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	d118      	bne.n	8006b92 <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	2200      	movs	r2, #0
 8006b64:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	2220      	movs	r2, #32
 8006b6a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	2200      	movs	r2, #0
 8006b72:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b7a:	f043 0220 	orr.w	r2, r3, #32
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8006b82:	b662      	cpsie	i
}
 8006b84:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8006b86:	68fb      	ldr	r3, [r7, #12]
 8006b88:	2200      	movs	r2, #0
 8006b8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 8006b8e:	2301      	movs	r3, #1
 8006b90:	e09a      	b.n	8006cc8 <HAL_I2C_Mem_Read+0x4bc>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	695b      	ldr	r3, [r3, #20]
 8006b98:	f003 0304 	and.w	r3, r3, #4
 8006b9c:	2b04      	cmp	r3, #4
 8006b9e:	d1d9      	bne.n	8006b54 <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	681a      	ldr	r2, [r3, #0]
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006bae:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	691a      	ldr	r2, [r3, #16]
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bba:	b2d2      	uxtb	r2, r2
 8006bbc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bc2:	1c5a      	adds	r2, r3, #1
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006bcc:	3b01      	subs	r3, #1
 8006bce:	b29a      	uxth	r2, r3
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006bd8:	b29b      	uxth	r3, r3
 8006bda:	3b01      	subs	r3, #1
 8006bdc:	b29a      	uxth	r2, r3
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8006be2:	b662      	cpsie	i
}
 8006be4:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	691a      	ldr	r2, [r3, #16]
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bf0:	b2d2      	uxtb	r2, r2
 8006bf2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bf8:	1c5a      	adds	r2, r3, #1
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006c02:	3b01      	subs	r3, #1
 8006c04:	b29a      	uxth	r2, r3
 8006c06:	68fb      	ldr	r3, [r7, #12]
 8006c08:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006c0e:	b29b      	uxth	r3, r3
 8006c10:	3b01      	subs	r3, #1
 8006c12:	b29a      	uxth	r2, r3
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006c18:	e042      	b.n	8006ca0 <HAL_I2C_Mem_Read+0x494>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006c1a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006c1c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006c1e:	68f8      	ldr	r0, [r7, #12]
 8006c20:	f000 fc82 	bl	8007528 <I2C_WaitOnRXNEFlagUntilTimeout>
 8006c24:	4603      	mov	r3, r0
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d001      	beq.n	8006c2e <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 8006c2a:	2301      	movs	r3, #1
 8006c2c:	e04c      	b.n	8006cc8 <HAL_I2C_Mem_Read+0x4bc>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006c2e:	68fb      	ldr	r3, [r7, #12]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	691a      	ldr	r2, [r3, #16]
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c38:	b2d2      	uxtb	r2, r2
 8006c3a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c40:	1c5a      	adds	r2, r3, #1
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006c4a:	3b01      	subs	r3, #1
 8006c4c:	b29a      	uxth	r2, r3
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006c56:	b29b      	uxth	r3, r3
 8006c58:	3b01      	subs	r3, #1
 8006c5a:	b29a      	uxth	r2, r3
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	695b      	ldr	r3, [r3, #20]
 8006c66:	f003 0304 	and.w	r3, r3, #4
 8006c6a:	2b04      	cmp	r3, #4
 8006c6c:	d118      	bne.n	8006ca0 <HAL_I2C_Mem_Read+0x494>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006c6e:	68fb      	ldr	r3, [r7, #12]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	691a      	ldr	r2, [r3, #16]
 8006c74:	68fb      	ldr	r3, [r7, #12]
 8006c76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c78:	b2d2      	uxtb	r2, r2
 8006c7a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c80:	1c5a      	adds	r2, r3, #1
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006c8a:	3b01      	subs	r3, #1
 8006c8c:	b29a      	uxth	r2, r3
 8006c8e:	68fb      	ldr	r3, [r7, #12]
 8006c90:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006c96:	b29b      	uxth	r3, r3
 8006c98:	3b01      	subs	r3, #1
 8006c9a:	b29a      	uxth	r2, r3
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	f47f ae94 	bne.w	80069d2 <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	2220      	movs	r2, #32
 8006cae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006cb2:	68fb      	ldr	r3, [r7, #12]
 8006cb4:	2200      	movs	r2, #0
 8006cb6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	2200      	movs	r2, #0
 8006cbe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8006cc2:	2300      	movs	r3, #0
 8006cc4:	e000      	b.n	8006cc8 <HAL_I2C_Mem_Read+0x4bc>
  }
  else
  {
    return HAL_BUSY;
 8006cc6:	2302      	movs	r3, #2
  }
}
 8006cc8:	4618      	mov	r0, r3
 8006cca:	3728      	adds	r7, #40	; 0x28
 8006ccc:	46bd      	mov	sp, r7
 8006cce:	bd80      	pop	{r7, pc}
 8006cd0:	00010004 	.word	0x00010004
 8006cd4:	20000004 	.word	0x20000004
 8006cd8:	14f8b589 	.word	0x14f8b589

08006cdc <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8006cdc:	b580      	push	{r7, lr}
 8006cde:	b088      	sub	sp, #32
 8006ce0:	af02      	add	r7, sp, #8
 8006ce2:	60f8      	str	r0, [r7, #12]
 8006ce4:	607a      	str	r2, [r7, #4]
 8006ce6:	603b      	str	r3, [r7, #0]
 8006ce8:	460b      	mov	r3, r1
 8006cea:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006cf0:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8006cf2:	697b      	ldr	r3, [r7, #20]
 8006cf4:	2b08      	cmp	r3, #8
 8006cf6:	d006      	beq.n	8006d06 <I2C_MasterRequestWrite+0x2a>
 8006cf8:	697b      	ldr	r3, [r7, #20]
 8006cfa:	2b01      	cmp	r3, #1
 8006cfc:	d003      	beq.n	8006d06 <I2C_MasterRequestWrite+0x2a>
 8006cfe:	697b      	ldr	r3, [r7, #20]
 8006d00:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006d04:	d108      	bne.n	8006d18 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	681a      	ldr	r2, [r3, #0]
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006d14:	601a      	str	r2, [r3, #0]
 8006d16:	e00b      	b.n	8006d30 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d1c:	2b12      	cmp	r3, #18
 8006d1e:	d107      	bne.n	8006d30 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	681a      	ldr	r2, [r3, #0]
 8006d26:	68fb      	ldr	r3, [r7, #12]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006d2e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006d30:	683b      	ldr	r3, [r7, #0]
 8006d32:	9300      	str	r3, [sp, #0]
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	2200      	movs	r2, #0
 8006d38:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006d3c:	68f8      	ldr	r0, [r7, #12]
 8006d3e:	f000 fa9b 	bl	8007278 <I2C_WaitOnFlagUntilTimeout>
 8006d42:	4603      	mov	r3, r0
 8006d44:	2b00      	cmp	r3, #0
 8006d46:	d00d      	beq.n	8006d64 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006d52:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006d56:	d103      	bne.n	8006d60 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006d5e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006d60:	2303      	movs	r3, #3
 8006d62:	e035      	b.n	8006dd0 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	691b      	ldr	r3, [r3, #16]
 8006d68:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006d6c:	d108      	bne.n	8006d80 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006d6e:	897b      	ldrh	r3, [r7, #10]
 8006d70:	b2db      	uxtb	r3, r3
 8006d72:	461a      	mov	r2, r3
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006d7c:	611a      	str	r2, [r3, #16]
 8006d7e:	e01b      	b.n	8006db8 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8006d80:	897b      	ldrh	r3, [r7, #10]
 8006d82:	11db      	asrs	r3, r3, #7
 8006d84:	b2db      	uxtb	r3, r3
 8006d86:	f003 0306 	and.w	r3, r3, #6
 8006d8a:	b2db      	uxtb	r3, r3
 8006d8c:	f063 030f 	orn	r3, r3, #15
 8006d90:	b2da      	uxtb	r2, r3
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8006d98:	683b      	ldr	r3, [r7, #0]
 8006d9a:	687a      	ldr	r2, [r7, #4]
 8006d9c:	490e      	ldr	r1, [pc, #56]	; (8006dd8 <I2C_MasterRequestWrite+0xfc>)
 8006d9e:	68f8      	ldr	r0, [r7, #12]
 8006da0:	f000 fac1 	bl	8007326 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006da4:	4603      	mov	r3, r0
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	d001      	beq.n	8006dae <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8006daa:	2301      	movs	r3, #1
 8006dac:	e010      	b.n	8006dd0 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8006dae:	897b      	ldrh	r3, [r7, #10]
 8006db0:	b2da      	uxtb	r2, r3
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006db8:	683b      	ldr	r3, [r7, #0]
 8006dba:	687a      	ldr	r2, [r7, #4]
 8006dbc:	4907      	ldr	r1, [pc, #28]	; (8006ddc <I2C_MasterRequestWrite+0x100>)
 8006dbe:	68f8      	ldr	r0, [r7, #12]
 8006dc0:	f000 fab1 	bl	8007326 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006dc4:	4603      	mov	r3, r0
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d001      	beq.n	8006dce <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8006dca:	2301      	movs	r3, #1
 8006dcc:	e000      	b.n	8006dd0 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8006dce:	2300      	movs	r3, #0
}
 8006dd0:	4618      	mov	r0, r3
 8006dd2:	3718      	adds	r7, #24
 8006dd4:	46bd      	mov	sp, r7
 8006dd6:	bd80      	pop	{r7, pc}
 8006dd8:	00010008 	.word	0x00010008
 8006ddc:	00010002 	.word	0x00010002

08006de0 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8006de0:	b580      	push	{r7, lr}
 8006de2:	b088      	sub	sp, #32
 8006de4:	af02      	add	r7, sp, #8
 8006de6:	60f8      	str	r0, [r7, #12]
 8006de8:	607a      	str	r2, [r7, #4]
 8006dea:	603b      	str	r3, [r7, #0]
 8006dec:	460b      	mov	r3, r1
 8006dee:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006df4:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006df6:	68fb      	ldr	r3, [r7, #12]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	681a      	ldr	r2, [r3, #0]
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006e04:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8006e06:	697b      	ldr	r3, [r7, #20]
 8006e08:	2b08      	cmp	r3, #8
 8006e0a:	d006      	beq.n	8006e1a <I2C_MasterRequestRead+0x3a>
 8006e0c:	697b      	ldr	r3, [r7, #20]
 8006e0e:	2b01      	cmp	r3, #1
 8006e10:	d003      	beq.n	8006e1a <I2C_MasterRequestRead+0x3a>
 8006e12:	697b      	ldr	r3, [r7, #20]
 8006e14:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006e18:	d108      	bne.n	8006e2c <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	681a      	ldr	r2, [r3, #0]
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006e28:	601a      	str	r2, [r3, #0]
 8006e2a:	e00b      	b.n	8006e44 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006e30:	2b11      	cmp	r3, #17
 8006e32:	d107      	bne.n	8006e44 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	681a      	ldr	r2, [r3, #0]
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006e42:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006e44:	683b      	ldr	r3, [r7, #0]
 8006e46:	9300      	str	r3, [sp, #0]
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	2200      	movs	r2, #0
 8006e4c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006e50:	68f8      	ldr	r0, [r7, #12]
 8006e52:	f000 fa11 	bl	8007278 <I2C_WaitOnFlagUntilTimeout>
 8006e56:	4603      	mov	r3, r0
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	d00d      	beq.n	8006e78 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006e66:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006e6a:	d103      	bne.n	8006e74 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006e72:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006e74:	2303      	movs	r3, #3
 8006e76:	e079      	b.n	8006f6c <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	691b      	ldr	r3, [r3, #16]
 8006e7c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006e80:	d108      	bne.n	8006e94 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8006e82:	897b      	ldrh	r3, [r7, #10]
 8006e84:	b2db      	uxtb	r3, r3
 8006e86:	f043 0301 	orr.w	r3, r3, #1
 8006e8a:	b2da      	uxtb	r2, r3
 8006e8c:	68fb      	ldr	r3, [r7, #12]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	611a      	str	r2, [r3, #16]
 8006e92:	e05f      	b.n	8006f54 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8006e94:	897b      	ldrh	r3, [r7, #10]
 8006e96:	11db      	asrs	r3, r3, #7
 8006e98:	b2db      	uxtb	r3, r3
 8006e9a:	f003 0306 	and.w	r3, r3, #6
 8006e9e:	b2db      	uxtb	r3, r3
 8006ea0:	f063 030f 	orn	r3, r3, #15
 8006ea4:	b2da      	uxtb	r2, r3
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8006eac:	683b      	ldr	r3, [r7, #0]
 8006eae:	687a      	ldr	r2, [r7, #4]
 8006eb0:	4930      	ldr	r1, [pc, #192]	; (8006f74 <I2C_MasterRequestRead+0x194>)
 8006eb2:	68f8      	ldr	r0, [r7, #12]
 8006eb4:	f000 fa37 	bl	8007326 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006eb8:	4603      	mov	r3, r0
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	d001      	beq.n	8006ec2 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8006ebe:	2301      	movs	r3, #1
 8006ec0:	e054      	b.n	8006f6c <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8006ec2:	897b      	ldrh	r3, [r7, #10]
 8006ec4:	b2da      	uxtb	r2, r3
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006ecc:	683b      	ldr	r3, [r7, #0]
 8006ece:	687a      	ldr	r2, [r7, #4]
 8006ed0:	4929      	ldr	r1, [pc, #164]	; (8006f78 <I2C_MasterRequestRead+0x198>)
 8006ed2:	68f8      	ldr	r0, [r7, #12]
 8006ed4:	f000 fa27 	bl	8007326 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006ed8:	4603      	mov	r3, r0
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d001      	beq.n	8006ee2 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8006ede:	2301      	movs	r3, #1
 8006ee0:	e044      	b.n	8006f6c <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006ee2:	2300      	movs	r3, #0
 8006ee4:	613b      	str	r3, [r7, #16]
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	695b      	ldr	r3, [r3, #20]
 8006eec:	613b      	str	r3, [r7, #16]
 8006eee:	68fb      	ldr	r3, [r7, #12]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	699b      	ldr	r3, [r3, #24]
 8006ef4:	613b      	str	r3, [r7, #16]
 8006ef6:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	681a      	ldr	r2, [r3, #0]
 8006efe:	68fb      	ldr	r3, [r7, #12]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006f06:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006f08:	683b      	ldr	r3, [r7, #0]
 8006f0a:	9300      	str	r3, [sp, #0]
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	2200      	movs	r2, #0
 8006f10:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006f14:	68f8      	ldr	r0, [r7, #12]
 8006f16:	f000 f9af 	bl	8007278 <I2C_WaitOnFlagUntilTimeout>
 8006f1a:	4603      	mov	r3, r0
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	d00d      	beq.n	8006f3c <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006f2a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006f2e:	d103      	bne.n	8006f38 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006f36:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8006f38:	2303      	movs	r3, #3
 8006f3a:	e017      	b.n	8006f6c <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8006f3c:	897b      	ldrh	r3, [r7, #10]
 8006f3e:	11db      	asrs	r3, r3, #7
 8006f40:	b2db      	uxtb	r3, r3
 8006f42:	f003 0306 	and.w	r3, r3, #6
 8006f46:	b2db      	uxtb	r3, r3
 8006f48:	f063 030e 	orn	r3, r3, #14
 8006f4c:	b2da      	uxtb	r2, r3
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006f54:	683b      	ldr	r3, [r7, #0]
 8006f56:	687a      	ldr	r2, [r7, #4]
 8006f58:	4907      	ldr	r1, [pc, #28]	; (8006f78 <I2C_MasterRequestRead+0x198>)
 8006f5a:	68f8      	ldr	r0, [r7, #12]
 8006f5c:	f000 f9e3 	bl	8007326 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006f60:	4603      	mov	r3, r0
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	d001      	beq.n	8006f6a <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8006f66:	2301      	movs	r3, #1
 8006f68:	e000      	b.n	8006f6c <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8006f6a:	2300      	movs	r3, #0
}
 8006f6c:	4618      	mov	r0, r3
 8006f6e:	3718      	adds	r7, #24
 8006f70:	46bd      	mov	sp, r7
 8006f72:	bd80      	pop	{r7, pc}
 8006f74:	00010008 	.word	0x00010008
 8006f78:	00010002 	.word	0x00010002

08006f7c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006f7c:	b580      	push	{r7, lr}
 8006f7e:	b088      	sub	sp, #32
 8006f80:	af02      	add	r7, sp, #8
 8006f82:	60f8      	str	r0, [r7, #12]
 8006f84:	4608      	mov	r0, r1
 8006f86:	4611      	mov	r1, r2
 8006f88:	461a      	mov	r2, r3
 8006f8a:	4603      	mov	r3, r0
 8006f8c:	817b      	strh	r3, [r7, #10]
 8006f8e:	460b      	mov	r3, r1
 8006f90:	813b      	strh	r3, [r7, #8]
 8006f92:	4613      	mov	r3, r2
 8006f94:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	681a      	ldr	r2, [r3, #0]
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006fa4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006fa6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006fa8:	9300      	str	r3, [sp, #0]
 8006faa:	6a3b      	ldr	r3, [r7, #32]
 8006fac:	2200      	movs	r2, #0
 8006fae:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006fb2:	68f8      	ldr	r0, [r7, #12]
 8006fb4:	f000 f960 	bl	8007278 <I2C_WaitOnFlagUntilTimeout>
 8006fb8:	4603      	mov	r3, r0
 8006fba:	2b00      	cmp	r3, #0
 8006fbc:	d00d      	beq.n	8006fda <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006fc8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006fcc:	d103      	bne.n	8006fd6 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006fd4:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006fd6:	2303      	movs	r3, #3
 8006fd8:	e05f      	b.n	800709a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006fda:	897b      	ldrh	r3, [r7, #10]
 8006fdc:	b2db      	uxtb	r3, r3
 8006fde:	461a      	mov	r2, r3
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006fe8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006fea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006fec:	6a3a      	ldr	r2, [r7, #32]
 8006fee:	492d      	ldr	r1, [pc, #180]	; (80070a4 <I2C_RequestMemoryWrite+0x128>)
 8006ff0:	68f8      	ldr	r0, [r7, #12]
 8006ff2:	f000 f998 	bl	8007326 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006ff6:	4603      	mov	r3, r0
 8006ff8:	2b00      	cmp	r3, #0
 8006ffa:	d001      	beq.n	8007000 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8006ffc:	2301      	movs	r3, #1
 8006ffe:	e04c      	b.n	800709a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007000:	2300      	movs	r3, #0
 8007002:	617b      	str	r3, [r7, #20]
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	695b      	ldr	r3, [r3, #20]
 800700a:	617b      	str	r3, [r7, #20]
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	699b      	ldr	r3, [r3, #24]
 8007012:	617b      	str	r3, [r7, #20]
 8007014:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007016:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007018:	6a39      	ldr	r1, [r7, #32]
 800701a:	68f8      	ldr	r0, [r7, #12]
 800701c:	f000 fa02 	bl	8007424 <I2C_WaitOnTXEFlagUntilTimeout>
 8007020:	4603      	mov	r3, r0
 8007022:	2b00      	cmp	r3, #0
 8007024:	d00d      	beq.n	8007042 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800702a:	2b04      	cmp	r3, #4
 800702c:	d107      	bne.n	800703e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	681a      	ldr	r2, [r3, #0]
 8007034:	68fb      	ldr	r3, [r7, #12]
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800703c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800703e:	2301      	movs	r3, #1
 8007040:	e02b      	b.n	800709a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007042:	88fb      	ldrh	r3, [r7, #6]
 8007044:	2b01      	cmp	r3, #1
 8007046:	d105      	bne.n	8007054 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007048:	893b      	ldrh	r3, [r7, #8]
 800704a:	b2da      	uxtb	r2, r3
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	611a      	str	r2, [r3, #16]
 8007052:	e021      	b.n	8007098 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8007054:	893b      	ldrh	r3, [r7, #8]
 8007056:	0a1b      	lsrs	r3, r3, #8
 8007058:	b29b      	uxth	r3, r3
 800705a:	b2da      	uxtb	r2, r3
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007062:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007064:	6a39      	ldr	r1, [r7, #32]
 8007066:	68f8      	ldr	r0, [r7, #12]
 8007068:	f000 f9dc 	bl	8007424 <I2C_WaitOnTXEFlagUntilTimeout>
 800706c:	4603      	mov	r3, r0
 800706e:	2b00      	cmp	r3, #0
 8007070:	d00d      	beq.n	800708e <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007076:	2b04      	cmp	r3, #4
 8007078:	d107      	bne.n	800708a <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	681a      	ldr	r2, [r3, #0]
 8007080:	68fb      	ldr	r3, [r7, #12]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007088:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800708a:	2301      	movs	r3, #1
 800708c:	e005      	b.n	800709a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800708e:	893b      	ldrh	r3, [r7, #8]
 8007090:	b2da      	uxtb	r2, r3
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8007098:	2300      	movs	r3, #0
}
 800709a:	4618      	mov	r0, r3
 800709c:	3718      	adds	r7, #24
 800709e:	46bd      	mov	sp, r7
 80070a0:	bd80      	pop	{r7, pc}
 80070a2:	bf00      	nop
 80070a4:	00010002 	.word	0x00010002

080070a8 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80070a8:	b580      	push	{r7, lr}
 80070aa:	b088      	sub	sp, #32
 80070ac:	af02      	add	r7, sp, #8
 80070ae:	60f8      	str	r0, [r7, #12]
 80070b0:	4608      	mov	r0, r1
 80070b2:	4611      	mov	r1, r2
 80070b4:	461a      	mov	r2, r3
 80070b6:	4603      	mov	r3, r0
 80070b8:	817b      	strh	r3, [r7, #10]
 80070ba:	460b      	mov	r3, r1
 80070bc:	813b      	strh	r3, [r7, #8]
 80070be:	4613      	mov	r3, r2
 80070c0:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	681a      	ldr	r2, [r3, #0]
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80070d0:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80070d2:	68fb      	ldr	r3, [r7, #12]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	681a      	ldr	r2, [r3, #0]
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80070e0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80070e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070e4:	9300      	str	r3, [sp, #0]
 80070e6:	6a3b      	ldr	r3, [r7, #32]
 80070e8:	2200      	movs	r2, #0
 80070ea:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80070ee:	68f8      	ldr	r0, [r7, #12]
 80070f0:	f000 f8c2 	bl	8007278 <I2C_WaitOnFlagUntilTimeout>
 80070f4:	4603      	mov	r3, r0
 80070f6:	2b00      	cmp	r3, #0
 80070f8:	d00d      	beq.n	8007116 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80070fa:	68fb      	ldr	r3, [r7, #12]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007104:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007108:	d103      	bne.n	8007112 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007110:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8007112:	2303      	movs	r3, #3
 8007114:	e0aa      	b.n	800726c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8007116:	897b      	ldrh	r3, [r7, #10]
 8007118:	b2db      	uxtb	r3, r3
 800711a:	461a      	mov	r2, r3
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8007124:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007126:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007128:	6a3a      	ldr	r2, [r7, #32]
 800712a:	4952      	ldr	r1, [pc, #328]	; (8007274 <I2C_RequestMemoryRead+0x1cc>)
 800712c:	68f8      	ldr	r0, [r7, #12]
 800712e:	f000 f8fa 	bl	8007326 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007132:	4603      	mov	r3, r0
 8007134:	2b00      	cmp	r3, #0
 8007136:	d001      	beq.n	800713c <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8007138:	2301      	movs	r3, #1
 800713a:	e097      	b.n	800726c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800713c:	2300      	movs	r3, #0
 800713e:	617b      	str	r3, [r7, #20]
 8007140:	68fb      	ldr	r3, [r7, #12]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	695b      	ldr	r3, [r3, #20]
 8007146:	617b      	str	r3, [r7, #20]
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	699b      	ldr	r3, [r3, #24]
 800714e:	617b      	str	r3, [r7, #20]
 8007150:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007152:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007154:	6a39      	ldr	r1, [r7, #32]
 8007156:	68f8      	ldr	r0, [r7, #12]
 8007158:	f000 f964 	bl	8007424 <I2C_WaitOnTXEFlagUntilTimeout>
 800715c:	4603      	mov	r3, r0
 800715e:	2b00      	cmp	r3, #0
 8007160:	d00d      	beq.n	800717e <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007166:	2b04      	cmp	r3, #4
 8007168:	d107      	bne.n	800717a <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	681a      	ldr	r2, [r3, #0]
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007178:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800717a:	2301      	movs	r3, #1
 800717c:	e076      	b.n	800726c <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800717e:	88fb      	ldrh	r3, [r7, #6]
 8007180:	2b01      	cmp	r3, #1
 8007182:	d105      	bne.n	8007190 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007184:	893b      	ldrh	r3, [r7, #8]
 8007186:	b2da      	uxtb	r2, r3
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	611a      	str	r2, [r3, #16]
 800718e:	e021      	b.n	80071d4 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8007190:	893b      	ldrh	r3, [r7, #8]
 8007192:	0a1b      	lsrs	r3, r3, #8
 8007194:	b29b      	uxth	r3, r3
 8007196:	b2da      	uxtb	r2, r3
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800719e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80071a0:	6a39      	ldr	r1, [r7, #32]
 80071a2:	68f8      	ldr	r0, [r7, #12]
 80071a4:	f000 f93e 	bl	8007424 <I2C_WaitOnTXEFlagUntilTimeout>
 80071a8:	4603      	mov	r3, r0
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	d00d      	beq.n	80071ca <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071b2:	2b04      	cmp	r3, #4
 80071b4:	d107      	bne.n	80071c6 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	681a      	ldr	r2, [r3, #0]
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80071c4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80071c6:	2301      	movs	r3, #1
 80071c8:	e050      	b.n	800726c <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80071ca:	893b      	ldrh	r3, [r7, #8]
 80071cc:	b2da      	uxtb	r2, r3
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80071d4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80071d6:	6a39      	ldr	r1, [r7, #32]
 80071d8:	68f8      	ldr	r0, [r7, #12]
 80071da:	f000 f923 	bl	8007424 <I2C_WaitOnTXEFlagUntilTimeout>
 80071de:	4603      	mov	r3, r0
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	d00d      	beq.n	8007200 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071e8:	2b04      	cmp	r3, #4
 80071ea:	d107      	bne.n	80071fc <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	681a      	ldr	r2, [r3, #0]
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80071fa:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80071fc:	2301      	movs	r3, #1
 80071fe:	e035      	b.n	800726c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007200:	68fb      	ldr	r3, [r7, #12]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	681a      	ldr	r2, [r3, #0]
 8007206:	68fb      	ldr	r3, [r7, #12]
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800720e:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007210:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007212:	9300      	str	r3, [sp, #0]
 8007214:	6a3b      	ldr	r3, [r7, #32]
 8007216:	2200      	movs	r2, #0
 8007218:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800721c:	68f8      	ldr	r0, [r7, #12]
 800721e:	f000 f82b 	bl	8007278 <I2C_WaitOnFlagUntilTimeout>
 8007222:	4603      	mov	r3, r0
 8007224:	2b00      	cmp	r3, #0
 8007226:	d00d      	beq.n	8007244 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007232:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007236:	d103      	bne.n	8007240 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800723e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8007240:	2303      	movs	r3, #3
 8007242:	e013      	b.n	800726c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8007244:	897b      	ldrh	r3, [r7, #10]
 8007246:	b2db      	uxtb	r3, r3
 8007248:	f043 0301 	orr.w	r3, r3, #1
 800724c:	b2da      	uxtb	r2, r3
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007254:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007256:	6a3a      	ldr	r2, [r7, #32]
 8007258:	4906      	ldr	r1, [pc, #24]	; (8007274 <I2C_RequestMemoryRead+0x1cc>)
 800725a:	68f8      	ldr	r0, [r7, #12]
 800725c:	f000 f863 	bl	8007326 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007260:	4603      	mov	r3, r0
 8007262:	2b00      	cmp	r3, #0
 8007264:	d001      	beq.n	800726a <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8007266:	2301      	movs	r3, #1
 8007268:	e000      	b.n	800726c <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800726a:	2300      	movs	r3, #0
}
 800726c:	4618      	mov	r0, r3
 800726e:	3718      	adds	r7, #24
 8007270:	46bd      	mov	sp, r7
 8007272:	bd80      	pop	{r7, pc}
 8007274:	00010002 	.word	0x00010002

08007278 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8007278:	b580      	push	{r7, lr}
 800727a:	b084      	sub	sp, #16
 800727c:	af00      	add	r7, sp, #0
 800727e:	60f8      	str	r0, [r7, #12]
 8007280:	60b9      	str	r1, [r7, #8]
 8007282:	603b      	str	r3, [r7, #0]
 8007284:	4613      	mov	r3, r2
 8007286:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007288:	e025      	b.n	80072d6 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800728a:	683b      	ldr	r3, [r7, #0]
 800728c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007290:	d021      	beq.n	80072d6 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007292:	f7fd fe99 	bl	8004fc8 <HAL_GetTick>
 8007296:	4602      	mov	r2, r0
 8007298:	69bb      	ldr	r3, [r7, #24]
 800729a:	1ad3      	subs	r3, r2, r3
 800729c:	683a      	ldr	r2, [r7, #0]
 800729e:	429a      	cmp	r2, r3
 80072a0:	d302      	bcc.n	80072a8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80072a2:	683b      	ldr	r3, [r7, #0]
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	d116      	bne.n	80072d6 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	2200      	movs	r2, #0
 80072ac:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	2220      	movs	r2, #32
 80072b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80072b6:	68fb      	ldr	r3, [r7, #12]
 80072b8:	2200      	movs	r2, #0
 80072ba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80072be:	68fb      	ldr	r3, [r7, #12]
 80072c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072c2:	f043 0220 	orr.w	r2, r3, #32
 80072c6:	68fb      	ldr	r3, [r7, #12]
 80072c8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	2200      	movs	r2, #0
 80072ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80072d2:	2301      	movs	r3, #1
 80072d4:	e023      	b.n	800731e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80072d6:	68bb      	ldr	r3, [r7, #8]
 80072d8:	0c1b      	lsrs	r3, r3, #16
 80072da:	b2db      	uxtb	r3, r3
 80072dc:	2b01      	cmp	r3, #1
 80072de:	d10d      	bne.n	80072fc <I2C_WaitOnFlagUntilTimeout+0x84>
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	695b      	ldr	r3, [r3, #20]
 80072e6:	43da      	mvns	r2, r3
 80072e8:	68bb      	ldr	r3, [r7, #8]
 80072ea:	4013      	ands	r3, r2
 80072ec:	b29b      	uxth	r3, r3
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	bf0c      	ite	eq
 80072f2:	2301      	moveq	r3, #1
 80072f4:	2300      	movne	r3, #0
 80072f6:	b2db      	uxtb	r3, r3
 80072f8:	461a      	mov	r2, r3
 80072fa:	e00c      	b.n	8007316 <I2C_WaitOnFlagUntilTimeout+0x9e>
 80072fc:	68fb      	ldr	r3, [r7, #12]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	699b      	ldr	r3, [r3, #24]
 8007302:	43da      	mvns	r2, r3
 8007304:	68bb      	ldr	r3, [r7, #8]
 8007306:	4013      	ands	r3, r2
 8007308:	b29b      	uxth	r3, r3
 800730a:	2b00      	cmp	r3, #0
 800730c:	bf0c      	ite	eq
 800730e:	2301      	moveq	r3, #1
 8007310:	2300      	movne	r3, #0
 8007312:	b2db      	uxtb	r3, r3
 8007314:	461a      	mov	r2, r3
 8007316:	79fb      	ldrb	r3, [r7, #7]
 8007318:	429a      	cmp	r2, r3
 800731a:	d0b6      	beq.n	800728a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800731c:	2300      	movs	r3, #0
}
 800731e:	4618      	mov	r0, r3
 8007320:	3710      	adds	r7, #16
 8007322:	46bd      	mov	sp, r7
 8007324:	bd80      	pop	{r7, pc}

08007326 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8007326:	b580      	push	{r7, lr}
 8007328:	b084      	sub	sp, #16
 800732a:	af00      	add	r7, sp, #0
 800732c:	60f8      	str	r0, [r7, #12]
 800732e:	60b9      	str	r1, [r7, #8]
 8007330:	607a      	str	r2, [r7, #4]
 8007332:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007334:	e051      	b.n	80073da <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007336:	68fb      	ldr	r3, [r7, #12]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	695b      	ldr	r3, [r3, #20]
 800733c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007340:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007344:	d123      	bne.n	800738e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	681a      	ldr	r2, [r3, #0]
 800734c:	68fb      	ldr	r3, [r7, #12]
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007354:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007356:	68fb      	ldr	r3, [r7, #12]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800735e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	2200      	movs	r2, #0
 8007364:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007366:	68fb      	ldr	r3, [r7, #12]
 8007368:	2220      	movs	r2, #32
 800736a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	2200      	movs	r2, #0
 8007372:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800737a:	f043 0204 	orr.w	r2, r3, #4
 800737e:	68fb      	ldr	r3, [r7, #12]
 8007380:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	2200      	movs	r2, #0
 8007386:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800738a:	2301      	movs	r3, #1
 800738c:	e046      	b.n	800741c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007394:	d021      	beq.n	80073da <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007396:	f7fd fe17 	bl	8004fc8 <HAL_GetTick>
 800739a:	4602      	mov	r2, r0
 800739c:	683b      	ldr	r3, [r7, #0]
 800739e:	1ad3      	subs	r3, r2, r3
 80073a0:	687a      	ldr	r2, [r7, #4]
 80073a2:	429a      	cmp	r2, r3
 80073a4:	d302      	bcc.n	80073ac <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	2b00      	cmp	r3, #0
 80073aa:	d116      	bne.n	80073da <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	2200      	movs	r2, #0
 80073b0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80073b2:	68fb      	ldr	r3, [r7, #12]
 80073b4:	2220      	movs	r2, #32
 80073b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80073ba:	68fb      	ldr	r3, [r7, #12]
 80073bc:	2200      	movs	r2, #0
 80073be:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80073c2:	68fb      	ldr	r3, [r7, #12]
 80073c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80073c6:	f043 0220 	orr.w	r2, r3, #32
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80073ce:	68fb      	ldr	r3, [r7, #12]
 80073d0:	2200      	movs	r2, #0
 80073d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80073d6:	2301      	movs	r3, #1
 80073d8:	e020      	b.n	800741c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80073da:	68bb      	ldr	r3, [r7, #8]
 80073dc:	0c1b      	lsrs	r3, r3, #16
 80073de:	b2db      	uxtb	r3, r3
 80073e0:	2b01      	cmp	r3, #1
 80073e2:	d10c      	bne.n	80073fe <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80073e4:	68fb      	ldr	r3, [r7, #12]
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	695b      	ldr	r3, [r3, #20]
 80073ea:	43da      	mvns	r2, r3
 80073ec:	68bb      	ldr	r3, [r7, #8]
 80073ee:	4013      	ands	r3, r2
 80073f0:	b29b      	uxth	r3, r3
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	bf14      	ite	ne
 80073f6:	2301      	movne	r3, #1
 80073f8:	2300      	moveq	r3, #0
 80073fa:	b2db      	uxtb	r3, r3
 80073fc:	e00b      	b.n	8007416 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80073fe:	68fb      	ldr	r3, [r7, #12]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	699b      	ldr	r3, [r3, #24]
 8007404:	43da      	mvns	r2, r3
 8007406:	68bb      	ldr	r3, [r7, #8]
 8007408:	4013      	ands	r3, r2
 800740a:	b29b      	uxth	r3, r3
 800740c:	2b00      	cmp	r3, #0
 800740e:	bf14      	ite	ne
 8007410:	2301      	movne	r3, #1
 8007412:	2300      	moveq	r3, #0
 8007414:	b2db      	uxtb	r3, r3
 8007416:	2b00      	cmp	r3, #0
 8007418:	d18d      	bne.n	8007336 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800741a:	2300      	movs	r3, #0
}
 800741c:	4618      	mov	r0, r3
 800741e:	3710      	adds	r7, #16
 8007420:	46bd      	mov	sp, r7
 8007422:	bd80      	pop	{r7, pc}

08007424 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007424:	b580      	push	{r7, lr}
 8007426:	b084      	sub	sp, #16
 8007428:	af00      	add	r7, sp, #0
 800742a:	60f8      	str	r0, [r7, #12]
 800742c:	60b9      	str	r1, [r7, #8]
 800742e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007430:	e02d      	b.n	800748e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007432:	68f8      	ldr	r0, [r7, #12]
 8007434:	f000 f8ce 	bl	80075d4 <I2C_IsAcknowledgeFailed>
 8007438:	4603      	mov	r3, r0
 800743a:	2b00      	cmp	r3, #0
 800743c:	d001      	beq.n	8007442 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800743e:	2301      	movs	r3, #1
 8007440:	e02d      	b.n	800749e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007442:	68bb      	ldr	r3, [r7, #8]
 8007444:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007448:	d021      	beq.n	800748e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800744a:	f7fd fdbd 	bl	8004fc8 <HAL_GetTick>
 800744e:	4602      	mov	r2, r0
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	1ad3      	subs	r3, r2, r3
 8007454:	68ba      	ldr	r2, [r7, #8]
 8007456:	429a      	cmp	r2, r3
 8007458:	d302      	bcc.n	8007460 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800745a:	68bb      	ldr	r3, [r7, #8]
 800745c:	2b00      	cmp	r3, #0
 800745e:	d116      	bne.n	800748e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007460:	68fb      	ldr	r3, [r7, #12]
 8007462:	2200      	movs	r2, #0
 8007464:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	2220      	movs	r2, #32
 800746a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	2200      	movs	r2, #0
 8007472:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800747a:	f043 0220 	orr.w	r2, r3, #32
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007482:	68fb      	ldr	r3, [r7, #12]
 8007484:	2200      	movs	r2, #0
 8007486:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800748a:	2301      	movs	r3, #1
 800748c:	e007      	b.n	800749e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	695b      	ldr	r3, [r3, #20]
 8007494:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007498:	2b80      	cmp	r3, #128	; 0x80
 800749a:	d1ca      	bne.n	8007432 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800749c:	2300      	movs	r3, #0
}
 800749e:	4618      	mov	r0, r3
 80074a0:	3710      	adds	r7, #16
 80074a2:	46bd      	mov	sp, r7
 80074a4:	bd80      	pop	{r7, pc}

080074a6 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80074a6:	b580      	push	{r7, lr}
 80074a8:	b084      	sub	sp, #16
 80074aa:	af00      	add	r7, sp, #0
 80074ac:	60f8      	str	r0, [r7, #12]
 80074ae:	60b9      	str	r1, [r7, #8]
 80074b0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80074b2:	e02d      	b.n	8007510 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80074b4:	68f8      	ldr	r0, [r7, #12]
 80074b6:	f000 f88d 	bl	80075d4 <I2C_IsAcknowledgeFailed>
 80074ba:	4603      	mov	r3, r0
 80074bc:	2b00      	cmp	r3, #0
 80074be:	d001      	beq.n	80074c4 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80074c0:	2301      	movs	r3, #1
 80074c2:	e02d      	b.n	8007520 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80074c4:	68bb      	ldr	r3, [r7, #8]
 80074c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80074ca:	d021      	beq.n	8007510 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80074cc:	f7fd fd7c 	bl	8004fc8 <HAL_GetTick>
 80074d0:	4602      	mov	r2, r0
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	1ad3      	subs	r3, r2, r3
 80074d6:	68ba      	ldr	r2, [r7, #8]
 80074d8:	429a      	cmp	r2, r3
 80074da:	d302      	bcc.n	80074e2 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80074dc:	68bb      	ldr	r3, [r7, #8]
 80074de:	2b00      	cmp	r3, #0
 80074e0:	d116      	bne.n	8007510 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80074e2:	68fb      	ldr	r3, [r7, #12]
 80074e4:	2200      	movs	r2, #0
 80074e6:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80074e8:	68fb      	ldr	r3, [r7, #12]
 80074ea:	2220      	movs	r2, #32
 80074ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80074f0:	68fb      	ldr	r3, [r7, #12]
 80074f2:	2200      	movs	r2, #0
 80074f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074fc:	f043 0220 	orr.w	r2, r3, #32
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	2200      	movs	r2, #0
 8007508:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800750c:	2301      	movs	r3, #1
 800750e:	e007      	b.n	8007520 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	695b      	ldr	r3, [r3, #20]
 8007516:	f003 0304 	and.w	r3, r3, #4
 800751a:	2b04      	cmp	r3, #4
 800751c:	d1ca      	bne.n	80074b4 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800751e:	2300      	movs	r3, #0
}
 8007520:	4618      	mov	r0, r3
 8007522:	3710      	adds	r7, #16
 8007524:	46bd      	mov	sp, r7
 8007526:	bd80      	pop	{r7, pc}

08007528 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007528:	b580      	push	{r7, lr}
 800752a:	b084      	sub	sp, #16
 800752c:	af00      	add	r7, sp, #0
 800752e:	60f8      	str	r0, [r7, #12]
 8007530:	60b9      	str	r1, [r7, #8]
 8007532:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007534:	e042      	b.n	80075bc <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8007536:	68fb      	ldr	r3, [r7, #12]
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	695b      	ldr	r3, [r3, #20]
 800753c:	f003 0310 	and.w	r3, r3, #16
 8007540:	2b10      	cmp	r3, #16
 8007542:	d119      	bne.n	8007578 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	f06f 0210 	mvn.w	r2, #16
 800754c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800754e:	68fb      	ldr	r3, [r7, #12]
 8007550:	2200      	movs	r2, #0
 8007552:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	2220      	movs	r2, #32
 8007558:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	2200      	movs	r2, #0
 8007560:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8007564:	68fb      	ldr	r3, [r7, #12]
 8007566:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	2200      	movs	r2, #0
 8007570:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8007574:	2301      	movs	r3, #1
 8007576:	e029      	b.n	80075cc <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007578:	f7fd fd26 	bl	8004fc8 <HAL_GetTick>
 800757c:	4602      	mov	r2, r0
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	1ad3      	subs	r3, r2, r3
 8007582:	68ba      	ldr	r2, [r7, #8]
 8007584:	429a      	cmp	r2, r3
 8007586:	d302      	bcc.n	800758e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8007588:	68bb      	ldr	r3, [r7, #8]
 800758a:	2b00      	cmp	r3, #0
 800758c:	d116      	bne.n	80075bc <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 800758e:	68fb      	ldr	r3, [r7, #12]
 8007590:	2200      	movs	r2, #0
 8007592:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007594:	68fb      	ldr	r3, [r7, #12]
 8007596:	2220      	movs	r2, #32
 8007598:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	2200      	movs	r2, #0
 80075a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075a8:	f043 0220 	orr.w	r2, r3, #32
 80075ac:	68fb      	ldr	r3, [r7, #12]
 80075ae:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80075b0:	68fb      	ldr	r3, [r7, #12]
 80075b2:	2200      	movs	r2, #0
 80075b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80075b8:	2301      	movs	r3, #1
 80075ba:	e007      	b.n	80075cc <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	695b      	ldr	r3, [r3, #20]
 80075c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80075c6:	2b40      	cmp	r3, #64	; 0x40
 80075c8:	d1b5      	bne.n	8007536 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80075ca:	2300      	movs	r3, #0
}
 80075cc:	4618      	mov	r0, r3
 80075ce:	3710      	adds	r7, #16
 80075d0:	46bd      	mov	sp, r7
 80075d2:	bd80      	pop	{r7, pc}

080075d4 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80075d4:	b480      	push	{r7}
 80075d6:	b083      	sub	sp, #12
 80075d8:	af00      	add	r7, sp, #0
 80075da:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	695b      	ldr	r3, [r3, #20]
 80075e2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80075e6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80075ea:	d11b      	bne.n	8007624 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80075f4:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	2200      	movs	r2, #0
 80075fa:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	2220      	movs	r2, #32
 8007600:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	2200      	movs	r2, #0
 8007608:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007610:	f043 0204 	orr.w	r2, r3, #4
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	2200      	movs	r2, #0
 800761c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8007620:	2301      	movs	r3, #1
 8007622:	e000      	b.n	8007626 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8007624:	2300      	movs	r3, #0
}
 8007626:	4618      	mov	r0, r3
 8007628:	370c      	adds	r7, #12
 800762a:	46bd      	mov	sp, r7
 800762c:	bc80      	pop	{r7}
 800762e:	4770      	bx	lr

08007630 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007630:	b580      	push	{r7, lr}
 8007632:	b086      	sub	sp, #24
 8007634:	af00      	add	r7, sp, #0
 8007636:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	2b00      	cmp	r3, #0
 800763c:	d101      	bne.n	8007642 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800763e:	2301      	movs	r3, #1
 8007640:	e26c      	b.n	8007b1c <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	f003 0301 	and.w	r3, r3, #1
 800764a:	2b00      	cmp	r3, #0
 800764c:	f000 8087 	beq.w	800775e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8007650:	4b92      	ldr	r3, [pc, #584]	; (800789c <HAL_RCC_OscConfig+0x26c>)
 8007652:	685b      	ldr	r3, [r3, #4]
 8007654:	f003 030c 	and.w	r3, r3, #12
 8007658:	2b04      	cmp	r3, #4
 800765a:	d00c      	beq.n	8007676 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800765c:	4b8f      	ldr	r3, [pc, #572]	; (800789c <HAL_RCC_OscConfig+0x26c>)
 800765e:	685b      	ldr	r3, [r3, #4]
 8007660:	f003 030c 	and.w	r3, r3, #12
 8007664:	2b08      	cmp	r3, #8
 8007666:	d112      	bne.n	800768e <HAL_RCC_OscConfig+0x5e>
 8007668:	4b8c      	ldr	r3, [pc, #560]	; (800789c <HAL_RCC_OscConfig+0x26c>)
 800766a:	685b      	ldr	r3, [r3, #4]
 800766c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007670:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007674:	d10b      	bne.n	800768e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007676:	4b89      	ldr	r3, [pc, #548]	; (800789c <HAL_RCC_OscConfig+0x26c>)
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800767e:	2b00      	cmp	r3, #0
 8007680:	d06c      	beq.n	800775c <HAL_RCC_OscConfig+0x12c>
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	685b      	ldr	r3, [r3, #4]
 8007686:	2b00      	cmp	r3, #0
 8007688:	d168      	bne.n	800775c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800768a:	2301      	movs	r3, #1
 800768c:	e246      	b.n	8007b1c <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	685b      	ldr	r3, [r3, #4]
 8007692:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007696:	d106      	bne.n	80076a6 <HAL_RCC_OscConfig+0x76>
 8007698:	4b80      	ldr	r3, [pc, #512]	; (800789c <HAL_RCC_OscConfig+0x26c>)
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	4a7f      	ldr	r2, [pc, #508]	; (800789c <HAL_RCC_OscConfig+0x26c>)
 800769e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80076a2:	6013      	str	r3, [r2, #0]
 80076a4:	e02e      	b.n	8007704 <HAL_RCC_OscConfig+0xd4>
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	685b      	ldr	r3, [r3, #4]
 80076aa:	2b00      	cmp	r3, #0
 80076ac:	d10c      	bne.n	80076c8 <HAL_RCC_OscConfig+0x98>
 80076ae:	4b7b      	ldr	r3, [pc, #492]	; (800789c <HAL_RCC_OscConfig+0x26c>)
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	4a7a      	ldr	r2, [pc, #488]	; (800789c <HAL_RCC_OscConfig+0x26c>)
 80076b4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80076b8:	6013      	str	r3, [r2, #0]
 80076ba:	4b78      	ldr	r3, [pc, #480]	; (800789c <HAL_RCC_OscConfig+0x26c>)
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	4a77      	ldr	r2, [pc, #476]	; (800789c <HAL_RCC_OscConfig+0x26c>)
 80076c0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80076c4:	6013      	str	r3, [r2, #0]
 80076c6:	e01d      	b.n	8007704 <HAL_RCC_OscConfig+0xd4>
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	685b      	ldr	r3, [r3, #4]
 80076cc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80076d0:	d10c      	bne.n	80076ec <HAL_RCC_OscConfig+0xbc>
 80076d2:	4b72      	ldr	r3, [pc, #456]	; (800789c <HAL_RCC_OscConfig+0x26c>)
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	4a71      	ldr	r2, [pc, #452]	; (800789c <HAL_RCC_OscConfig+0x26c>)
 80076d8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80076dc:	6013      	str	r3, [r2, #0]
 80076de:	4b6f      	ldr	r3, [pc, #444]	; (800789c <HAL_RCC_OscConfig+0x26c>)
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	4a6e      	ldr	r2, [pc, #440]	; (800789c <HAL_RCC_OscConfig+0x26c>)
 80076e4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80076e8:	6013      	str	r3, [r2, #0]
 80076ea:	e00b      	b.n	8007704 <HAL_RCC_OscConfig+0xd4>
 80076ec:	4b6b      	ldr	r3, [pc, #428]	; (800789c <HAL_RCC_OscConfig+0x26c>)
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	4a6a      	ldr	r2, [pc, #424]	; (800789c <HAL_RCC_OscConfig+0x26c>)
 80076f2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80076f6:	6013      	str	r3, [r2, #0]
 80076f8:	4b68      	ldr	r3, [pc, #416]	; (800789c <HAL_RCC_OscConfig+0x26c>)
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	4a67      	ldr	r2, [pc, #412]	; (800789c <HAL_RCC_OscConfig+0x26c>)
 80076fe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007702:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	685b      	ldr	r3, [r3, #4]
 8007708:	2b00      	cmp	r3, #0
 800770a:	d013      	beq.n	8007734 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800770c:	f7fd fc5c 	bl	8004fc8 <HAL_GetTick>
 8007710:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007712:	e008      	b.n	8007726 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007714:	f7fd fc58 	bl	8004fc8 <HAL_GetTick>
 8007718:	4602      	mov	r2, r0
 800771a:	693b      	ldr	r3, [r7, #16]
 800771c:	1ad3      	subs	r3, r2, r3
 800771e:	2b64      	cmp	r3, #100	; 0x64
 8007720:	d901      	bls.n	8007726 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8007722:	2303      	movs	r3, #3
 8007724:	e1fa      	b.n	8007b1c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007726:	4b5d      	ldr	r3, [pc, #372]	; (800789c <HAL_RCC_OscConfig+0x26c>)
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800772e:	2b00      	cmp	r3, #0
 8007730:	d0f0      	beq.n	8007714 <HAL_RCC_OscConfig+0xe4>
 8007732:	e014      	b.n	800775e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007734:	f7fd fc48 	bl	8004fc8 <HAL_GetTick>
 8007738:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800773a:	e008      	b.n	800774e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800773c:	f7fd fc44 	bl	8004fc8 <HAL_GetTick>
 8007740:	4602      	mov	r2, r0
 8007742:	693b      	ldr	r3, [r7, #16]
 8007744:	1ad3      	subs	r3, r2, r3
 8007746:	2b64      	cmp	r3, #100	; 0x64
 8007748:	d901      	bls.n	800774e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800774a:	2303      	movs	r3, #3
 800774c:	e1e6      	b.n	8007b1c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800774e:	4b53      	ldr	r3, [pc, #332]	; (800789c <HAL_RCC_OscConfig+0x26c>)
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007756:	2b00      	cmp	r3, #0
 8007758:	d1f0      	bne.n	800773c <HAL_RCC_OscConfig+0x10c>
 800775a:	e000      	b.n	800775e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800775c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	f003 0302 	and.w	r3, r3, #2
 8007766:	2b00      	cmp	r3, #0
 8007768:	d063      	beq.n	8007832 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800776a:	4b4c      	ldr	r3, [pc, #304]	; (800789c <HAL_RCC_OscConfig+0x26c>)
 800776c:	685b      	ldr	r3, [r3, #4]
 800776e:	f003 030c 	and.w	r3, r3, #12
 8007772:	2b00      	cmp	r3, #0
 8007774:	d00b      	beq.n	800778e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8007776:	4b49      	ldr	r3, [pc, #292]	; (800789c <HAL_RCC_OscConfig+0x26c>)
 8007778:	685b      	ldr	r3, [r3, #4]
 800777a:	f003 030c 	and.w	r3, r3, #12
 800777e:	2b08      	cmp	r3, #8
 8007780:	d11c      	bne.n	80077bc <HAL_RCC_OscConfig+0x18c>
 8007782:	4b46      	ldr	r3, [pc, #280]	; (800789c <HAL_RCC_OscConfig+0x26c>)
 8007784:	685b      	ldr	r3, [r3, #4]
 8007786:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800778a:	2b00      	cmp	r3, #0
 800778c:	d116      	bne.n	80077bc <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800778e:	4b43      	ldr	r3, [pc, #268]	; (800789c <HAL_RCC_OscConfig+0x26c>)
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	f003 0302 	and.w	r3, r3, #2
 8007796:	2b00      	cmp	r3, #0
 8007798:	d005      	beq.n	80077a6 <HAL_RCC_OscConfig+0x176>
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	691b      	ldr	r3, [r3, #16]
 800779e:	2b01      	cmp	r3, #1
 80077a0:	d001      	beq.n	80077a6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80077a2:	2301      	movs	r3, #1
 80077a4:	e1ba      	b.n	8007b1c <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80077a6:	4b3d      	ldr	r3, [pc, #244]	; (800789c <HAL_RCC_OscConfig+0x26c>)
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	695b      	ldr	r3, [r3, #20]
 80077b2:	00db      	lsls	r3, r3, #3
 80077b4:	4939      	ldr	r1, [pc, #228]	; (800789c <HAL_RCC_OscConfig+0x26c>)
 80077b6:	4313      	orrs	r3, r2
 80077b8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80077ba:	e03a      	b.n	8007832 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	691b      	ldr	r3, [r3, #16]
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	d020      	beq.n	8007806 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80077c4:	4b36      	ldr	r3, [pc, #216]	; (80078a0 <HAL_RCC_OscConfig+0x270>)
 80077c6:	2201      	movs	r2, #1
 80077c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80077ca:	f7fd fbfd 	bl	8004fc8 <HAL_GetTick>
 80077ce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80077d0:	e008      	b.n	80077e4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80077d2:	f7fd fbf9 	bl	8004fc8 <HAL_GetTick>
 80077d6:	4602      	mov	r2, r0
 80077d8:	693b      	ldr	r3, [r7, #16]
 80077da:	1ad3      	subs	r3, r2, r3
 80077dc:	2b02      	cmp	r3, #2
 80077de:	d901      	bls.n	80077e4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80077e0:	2303      	movs	r3, #3
 80077e2:	e19b      	b.n	8007b1c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80077e4:	4b2d      	ldr	r3, [pc, #180]	; (800789c <HAL_RCC_OscConfig+0x26c>)
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	f003 0302 	and.w	r3, r3, #2
 80077ec:	2b00      	cmp	r3, #0
 80077ee:	d0f0      	beq.n	80077d2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80077f0:	4b2a      	ldr	r3, [pc, #168]	; (800789c <HAL_RCC_OscConfig+0x26c>)
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	695b      	ldr	r3, [r3, #20]
 80077fc:	00db      	lsls	r3, r3, #3
 80077fe:	4927      	ldr	r1, [pc, #156]	; (800789c <HAL_RCC_OscConfig+0x26c>)
 8007800:	4313      	orrs	r3, r2
 8007802:	600b      	str	r3, [r1, #0]
 8007804:	e015      	b.n	8007832 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007806:	4b26      	ldr	r3, [pc, #152]	; (80078a0 <HAL_RCC_OscConfig+0x270>)
 8007808:	2200      	movs	r2, #0
 800780a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800780c:	f7fd fbdc 	bl	8004fc8 <HAL_GetTick>
 8007810:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007812:	e008      	b.n	8007826 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007814:	f7fd fbd8 	bl	8004fc8 <HAL_GetTick>
 8007818:	4602      	mov	r2, r0
 800781a:	693b      	ldr	r3, [r7, #16]
 800781c:	1ad3      	subs	r3, r2, r3
 800781e:	2b02      	cmp	r3, #2
 8007820:	d901      	bls.n	8007826 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8007822:	2303      	movs	r3, #3
 8007824:	e17a      	b.n	8007b1c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007826:	4b1d      	ldr	r3, [pc, #116]	; (800789c <HAL_RCC_OscConfig+0x26c>)
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	f003 0302 	and.w	r3, r3, #2
 800782e:	2b00      	cmp	r3, #0
 8007830:	d1f0      	bne.n	8007814 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	f003 0308 	and.w	r3, r3, #8
 800783a:	2b00      	cmp	r3, #0
 800783c:	d03a      	beq.n	80078b4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	699b      	ldr	r3, [r3, #24]
 8007842:	2b00      	cmp	r3, #0
 8007844:	d019      	beq.n	800787a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007846:	4b17      	ldr	r3, [pc, #92]	; (80078a4 <HAL_RCC_OscConfig+0x274>)
 8007848:	2201      	movs	r2, #1
 800784a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800784c:	f7fd fbbc 	bl	8004fc8 <HAL_GetTick>
 8007850:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007852:	e008      	b.n	8007866 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007854:	f7fd fbb8 	bl	8004fc8 <HAL_GetTick>
 8007858:	4602      	mov	r2, r0
 800785a:	693b      	ldr	r3, [r7, #16]
 800785c:	1ad3      	subs	r3, r2, r3
 800785e:	2b02      	cmp	r3, #2
 8007860:	d901      	bls.n	8007866 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8007862:	2303      	movs	r3, #3
 8007864:	e15a      	b.n	8007b1c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007866:	4b0d      	ldr	r3, [pc, #52]	; (800789c <HAL_RCC_OscConfig+0x26c>)
 8007868:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800786a:	f003 0302 	and.w	r3, r3, #2
 800786e:	2b00      	cmp	r3, #0
 8007870:	d0f0      	beq.n	8007854 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8007872:	2001      	movs	r0, #1
 8007874:	f000 fad8 	bl	8007e28 <RCC_Delay>
 8007878:	e01c      	b.n	80078b4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800787a:	4b0a      	ldr	r3, [pc, #40]	; (80078a4 <HAL_RCC_OscConfig+0x274>)
 800787c:	2200      	movs	r2, #0
 800787e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007880:	f7fd fba2 	bl	8004fc8 <HAL_GetTick>
 8007884:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007886:	e00f      	b.n	80078a8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007888:	f7fd fb9e 	bl	8004fc8 <HAL_GetTick>
 800788c:	4602      	mov	r2, r0
 800788e:	693b      	ldr	r3, [r7, #16]
 8007890:	1ad3      	subs	r3, r2, r3
 8007892:	2b02      	cmp	r3, #2
 8007894:	d908      	bls.n	80078a8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8007896:	2303      	movs	r3, #3
 8007898:	e140      	b.n	8007b1c <HAL_RCC_OscConfig+0x4ec>
 800789a:	bf00      	nop
 800789c:	40021000 	.word	0x40021000
 80078a0:	42420000 	.word	0x42420000
 80078a4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80078a8:	4b9e      	ldr	r3, [pc, #632]	; (8007b24 <HAL_RCC_OscConfig+0x4f4>)
 80078aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078ac:	f003 0302 	and.w	r3, r3, #2
 80078b0:	2b00      	cmp	r3, #0
 80078b2:	d1e9      	bne.n	8007888 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	f003 0304 	and.w	r3, r3, #4
 80078bc:	2b00      	cmp	r3, #0
 80078be:	f000 80a6 	beq.w	8007a0e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80078c2:	2300      	movs	r3, #0
 80078c4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80078c6:	4b97      	ldr	r3, [pc, #604]	; (8007b24 <HAL_RCC_OscConfig+0x4f4>)
 80078c8:	69db      	ldr	r3, [r3, #28]
 80078ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80078ce:	2b00      	cmp	r3, #0
 80078d0:	d10d      	bne.n	80078ee <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80078d2:	4b94      	ldr	r3, [pc, #592]	; (8007b24 <HAL_RCC_OscConfig+0x4f4>)
 80078d4:	69db      	ldr	r3, [r3, #28]
 80078d6:	4a93      	ldr	r2, [pc, #588]	; (8007b24 <HAL_RCC_OscConfig+0x4f4>)
 80078d8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80078dc:	61d3      	str	r3, [r2, #28]
 80078de:	4b91      	ldr	r3, [pc, #580]	; (8007b24 <HAL_RCC_OscConfig+0x4f4>)
 80078e0:	69db      	ldr	r3, [r3, #28]
 80078e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80078e6:	60bb      	str	r3, [r7, #8]
 80078e8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80078ea:	2301      	movs	r3, #1
 80078ec:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80078ee:	4b8e      	ldr	r3, [pc, #568]	; (8007b28 <HAL_RCC_OscConfig+0x4f8>)
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80078f6:	2b00      	cmp	r3, #0
 80078f8:	d118      	bne.n	800792c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80078fa:	4b8b      	ldr	r3, [pc, #556]	; (8007b28 <HAL_RCC_OscConfig+0x4f8>)
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	4a8a      	ldr	r2, [pc, #552]	; (8007b28 <HAL_RCC_OscConfig+0x4f8>)
 8007900:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007904:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007906:	f7fd fb5f 	bl	8004fc8 <HAL_GetTick>
 800790a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800790c:	e008      	b.n	8007920 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800790e:	f7fd fb5b 	bl	8004fc8 <HAL_GetTick>
 8007912:	4602      	mov	r2, r0
 8007914:	693b      	ldr	r3, [r7, #16]
 8007916:	1ad3      	subs	r3, r2, r3
 8007918:	2b64      	cmp	r3, #100	; 0x64
 800791a:	d901      	bls.n	8007920 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800791c:	2303      	movs	r3, #3
 800791e:	e0fd      	b.n	8007b1c <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007920:	4b81      	ldr	r3, [pc, #516]	; (8007b28 <HAL_RCC_OscConfig+0x4f8>)
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007928:	2b00      	cmp	r3, #0
 800792a:	d0f0      	beq.n	800790e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	68db      	ldr	r3, [r3, #12]
 8007930:	2b01      	cmp	r3, #1
 8007932:	d106      	bne.n	8007942 <HAL_RCC_OscConfig+0x312>
 8007934:	4b7b      	ldr	r3, [pc, #492]	; (8007b24 <HAL_RCC_OscConfig+0x4f4>)
 8007936:	6a1b      	ldr	r3, [r3, #32]
 8007938:	4a7a      	ldr	r2, [pc, #488]	; (8007b24 <HAL_RCC_OscConfig+0x4f4>)
 800793a:	f043 0301 	orr.w	r3, r3, #1
 800793e:	6213      	str	r3, [r2, #32]
 8007940:	e02d      	b.n	800799e <HAL_RCC_OscConfig+0x36e>
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	68db      	ldr	r3, [r3, #12]
 8007946:	2b00      	cmp	r3, #0
 8007948:	d10c      	bne.n	8007964 <HAL_RCC_OscConfig+0x334>
 800794a:	4b76      	ldr	r3, [pc, #472]	; (8007b24 <HAL_RCC_OscConfig+0x4f4>)
 800794c:	6a1b      	ldr	r3, [r3, #32]
 800794e:	4a75      	ldr	r2, [pc, #468]	; (8007b24 <HAL_RCC_OscConfig+0x4f4>)
 8007950:	f023 0301 	bic.w	r3, r3, #1
 8007954:	6213      	str	r3, [r2, #32]
 8007956:	4b73      	ldr	r3, [pc, #460]	; (8007b24 <HAL_RCC_OscConfig+0x4f4>)
 8007958:	6a1b      	ldr	r3, [r3, #32]
 800795a:	4a72      	ldr	r2, [pc, #456]	; (8007b24 <HAL_RCC_OscConfig+0x4f4>)
 800795c:	f023 0304 	bic.w	r3, r3, #4
 8007960:	6213      	str	r3, [r2, #32]
 8007962:	e01c      	b.n	800799e <HAL_RCC_OscConfig+0x36e>
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	68db      	ldr	r3, [r3, #12]
 8007968:	2b05      	cmp	r3, #5
 800796a:	d10c      	bne.n	8007986 <HAL_RCC_OscConfig+0x356>
 800796c:	4b6d      	ldr	r3, [pc, #436]	; (8007b24 <HAL_RCC_OscConfig+0x4f4>)
 800796e:	6a1b      	ldr	r3, [r3, #32]
 8007970:	4a6c      	ldr	r2, [pc, #432]	; (8007b24 <HAL_RCC_OscConfig+0x4f4>)
 8007972:	f043 0304 	orr.w	r3, r3, #4
 8007976:	6213      	str	r3, [r2, #32]
 8007978:	4b6a      	ldr	r3, [pc, #424]	; (8007b24 <HAL_RCC_OscConfig+0x4f4>)
 800797a:	6a1b      	ldr	r3, [r3, #32]
 800797c:	4a69      	ldr	r2, [pc, #420]	; (8007b24 <HAL_RCC_OscConfig+0x4f4>)
 800797e:	f043 0301 	orr.w	r3, r3, #1
 8007982:	6213      	str	r3, [r2, #32]
 8007984:	e00b      	b.n	800799e <HAL_RCC_OscConfig+0x36e>
 8007986:	4b67      	ldr	r3, [pc, #412]	; (8007b24 <HAL_RCC_OscConfig+0x4f4>)
 8007988:	6a1b      	ldr	r3, [r3, #32]
 800798a:	4a66      	ldr	r2, [pc, #408]	; (8007b24 <HAL_RCC_OscConfig+0x4f4>)
 800798c:	f023 0301 	bic.w	r3, r3, #1
 8007990:	6213      	str	r3, [r2, #32]
 8007992:	4b64      	ldr	r3, [pc, #400]	; (8007b24 <HAL_RCC_OscConfig+0x4f4>)
 8007994:	6a1b      	ldr	r3, [r3, #32]
 8007996:	4a63      	ldr	r2, [pc, #396]	; (8007b24 <HAL_RCC_OscConfig+0x4f4>)
 8007998:	f023 0304 	bic.w	r3, r3, #4
 800799c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	68db      	ldr	r3, [r3, #12]
 80079a2:	2b00      	cmp	r3, #0
 80079a4:	d015      	beq.n	80079d2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80079a6:	f7fd fb0f 	bl	8004fc8 <HAL_GetTick>
 80079aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80079ac:	e00a      	b.n	80079c4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80079ae:	f7fd fb0b 	bl	8004fc8 <HAL_GetTick>
 80079b2:	4602      	mov	r2, r0
 80079b4:	693b      	ldr	r3, [r7, #16]
 80079b6:	1ad3      	subs	r3, r2, r3
 80079b8:	f241 3288 	movw	r2, #5000	; 0x1388
 80079bc:	4293      	cmp	r3, r2
 80079be:	d901      	bls.n	80079c4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80079c0:	2303      	movs	r3, #3
 80079c2:	e0ab      	b.n	8007b1c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80079c4:	4b57      	ldr	r3, [pc, #348]	; (8007b24 <HAL_RCC_OscConfig+0x4f4>)
 80079c6:	6a1b      	ldr	r3, [r3, #32]
 80079c8:	f003 0302 	and.w	r3, r3, #2
 80079cc:	2b00      	cmp	r3, #0
 80079ce:	d0ee      	beq.n	80079ae <HAL_RCC_OscConfig+0x37e>
 80079d0:	e014      	b.n	80079fc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80079d2:	f7fd faf9 	bl	8004fc8 <HAL_GetTick>
 80079d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80079d8:	e00a      	b.n	80079f0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80079da:	f7fd faf5 	bl	8004fc8 <HAL_GetTick>
 80079de:	4602      	mov	r2, r0
 80079e0:	693b      	ldr	r3, [r7, #16]
 80079e2:	1ad3      	subs	r3, r2, r3
 80079e4:	f241 3288 	movw	r2, #5000	; 0x1388
 80079e8:	4293      	cmp	r3, r2
 80079ea:	d901      	bls.n	80079f0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80079ec:	2303      	movs	r3, #3
 80079ee:	e095      	b.n	8007b1c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80079f0:	4b4c      	ldr	r3, [pc, #304]	; (8007b24 <HAL_RCC_OscConfig+0x4f4>)
 80079f2:	6a1b      	ldr	r3, [r3, #32]
 80079f4:	f003 0302 	and.w	r3, r3, #2
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	d1ee      	bne.n	80079da <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80079fc:	7dfb      	ldrb	r3, [r7, #23]
 80079fe:	2b01      	cmp	r3, #1
 8007a00:	d105      	bne.n	8007a0e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007a02:	4b48      	ldr	r3, [pc, #288]	; (8007b24 <HAL_RCC_OscConfig+0x4f4>)
 8007a04:	69db      	ldr	r3, [r3, #28]
 8007a06:	4a47      	ldr	r2, [pc, #284]	; (8007b24 <HAL_RCC_OscConfig+0x4f4>)
 8007a08:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007a0c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	69db      	ldr	r3, [r3, #28]
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	f000 8081 	beq.w	8007b1a <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007a18:	4b42      	ldr	r3, [pc, #264]	; (8007b24 <HAL_RCC_OscConfig+0x4f4>)
 8007a1a:	685b      	ldr	r3, [r3, #4]
 8007a1c:	f003 030c 	and.w	r3, r3, #12
 8007a20:	2b08      	cmp	r3, #8
 8007a22:	d061      	beq.n	8007ae8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	69db      	ldr	r3, [r3, #28]
 8007a28:	2b02      	cmp	r3, #2
 8007a2a:	d146      	bne.n	8007aba <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007a2c:	4b3f      	ldr	r3, [pc, #252]	; (8007b2c <HAL_RCC_OscConfig+0x4fc>)
 8007a2e:	2200      	movs	r2, #0
 8007a30:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007a32:	f7fd fac9 	bl	8004fc8 <HAL_GetTick>
 8007a36:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007a38:	e008      	b.n	8007a4c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007a3a:	f7fd fac5 	bl	8004fc8 <HAL_GetTick>
 8007a3e:	4602      	mov	r2, r0
 8007a40:	693b      	ldr	r3, [r7, #16]
 8007a42:	1ad3      	subs	r3, r2, r3
 8007a44:	2b02      	cmp	r3, #2
 8007a46:	d901      	bls.n	8007a4c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8007a48:	2303      	movs	r3, #3
 8007a4a:	e067      	b.n	8007b1c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007a4c:	4b35      	ldr	r3, [pc, #212]	; (8007b24 <HAL_RCC_OscConfig+0x4f4>)
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007a54:	2b00      	cmp	r3, #0
 8007a56:	d1f0      	bne.n	8007a3a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	6a1b      	ldr	r3, [r3, #32]
 8007a5c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007a60:	d108      	bne.n	8007a74 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8007a62:	4b30      	ldr	r3, [pc, #192]	; (8007b24 <HAL_RCC_OscConfig+0x4f4>)
 8007a64:	685b      	ldr	r3, [r3, #4]
 8007a66:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	689b      	ldr	r3, [r3, #8]
 8007a6e:	492d      	ldr	r1, [pc, #180]	; (8007b24 <HAL_RCC_OscConfig+0x4f4>)
 8007a70:	4313      	orrs	r3, r2
 8007a72:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007a74:	4b2b      	ldr	r3, [pc, #172]	; (8007b24 <HAL_RCC_OscConfig+0x4f4>)
 8007a76:	685b      	ldr	r3, [r3, #4]
 8007a78:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	6a19      	ldr	r1, [r3, #32]
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a84:	430b      	orrs	r3, r1
 8007a86:	4927      	ldr	r1, [pc, #156]	; (8007b24 <HAL_RCC_OscConfig+0x4f4>)
 8007a88:	4313      	orrs	r3, r2
 8007a8a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007a8c:	4b27      	ldr	r3, [pc, #156]	; (8007b2c <HAL_RCC_OscConfig+0x4fc>)
 8007a8e:	2201      	movs	r2, #1
 8007a90:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007a92:	f7fd fa99 	bl	8004fc8 <HAL_GetTick>
 8007a96:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8007a98:	e008      	b.n	8007aac <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007a9a:	f7fd fa95 	bl	8004fc8 <HAL_GetTick>
 8007a9e:	4602      	mov	r2, r0
 8007aa0:	693b      	ldr	r3, [r7, #16]
 8007aa2:	1ad3      	subs	r3, r2, r3
 8007aa4:	2b02      	cmp	r3, #2
 8007aa6:	d901      	bls.n	8007aac <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8007aa8:	2303      	movs	r3, #3
 8007aaa:	e037      	b.n	8007b1c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8007aac:	4b1d      	ldr	r3, [pc, #116]	; (8007b24 <HAL_RCC_OscConfig+0x4f4>)
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007ab4:	2b00      	cmp	r3, #0
 8007ab6:	d0f0      	beq.n	8007a9a <HAL_RCC_OscConfig+0x46a>
 8007ab8:	e02f      	b.n	8007b1a <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007aba:	4b1c      	ldr	r3, [pc, #112]	; (8007b2c <HAL_RCC_OscConfig+0x4fc>)
 8007abc:	2200      	movs	r2, #0
 8007abe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007ac0:	f7fd fa82 	bl	8004fc8 <HAL_GetTick>
 8007ac4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007ac6:	e008      	b.n	8007ada <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007ac8:	f7fd fa7e 	bl	8004fc8 <HAL_GetTick>
 8007acc:	4602      	mov	r2, r0
 8007ace:	693b      	ldr	r3, [r7, #16]
 8007ad0:	1ad3      	subs	r3, r2, r3
 8007ad2:	2b02      	cmp	r3, #2
 8007ad4:	d901      	bls.n	8007ada <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8007ad6:	2303      	movs	r3, #3
 8007ad8:	e020      	b.n	8007b1c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007ada:	4b12      	ldr	r3, [pc, #72]	; (8007b24 <HAL_RCC_OscConfig+0x4f4>)
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007ae2:	2b00      	cmp	r3, #0
 8007ae4:	d1f0      	bne.n	8007ac8 <HAL_RCC_OscConfig+0x498>
 8007ae6:	e018      	b.n	8007b1a <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	69db      	ldr	r3, [r3, #28]
 8007aec:	2b01      	cmp	r3, #1
 8007aee:	d101      	bne.n	8007af4 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8007af0:	2301      	movs	r3, #1
 8007af2:	e013      	b.n	8007b1c <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8007af4:	4b0b      	ldr	r3, [pc, #44]	; (8007b24 <HAL_RCC_OscConfig+0x4f4>)
 8007af6:	685b      	ldr	r3, [r3, #4]
 8007af8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007afa:	68fb      	ldr	r3, [r7, #12]
 8007afc:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	6a1b      	ldr	r3, [r3, #32]
 8007b04:	429a      	cmp	r2, r3
 8007b06:	d106      	bne.n	8007b16 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007b12:	429a      	cmp	r2, r3
 8007b14:	d001      	beq.n	8007b1a <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8007b16:	2301      	movs	r3, #1
 8007b18:	e000      	b.n	8007b1c <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8007b1a:	2300      	movs	r3, #0
}
 8007b1c:	4618      	mov	r0, r3
 8007b1e:	3718      	adds	r7, #24
 8007b20:	46bd      	mov	sp, r7
 8007b22:	bd80      	pop	{r7, pc}
 8007b24:	40021000 	.word	0x40021000
 8007b28:	40007000 	.word	0x40007000
 8007b2c:	42420060 	.word	0x42420060

08007b30 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007b30:	b580      	push	{r7, lr}
 8007b32:	b084      	sub	sp, #16
 8007b34:	af00      	add	r7, sp, #0
 8007b36:	6078      	str	r0, [r7, #4]
 8007b38:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	d101      	bne.n	8007b44 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007b40:	2301      	movs	r3, #1
 8007b42:	e0d0      	b.n	8007ce6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007b44:	4b6a      	ldr	r3, [pc, #424]	; (8007cf0 <HAL_RCC_ClockConfig+0x1c0>)
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	f003 0307 	and.w	r3, r3, #7
 8007b4c:	683a      	ldr	r2, [r7, #0]
 8007b4e:	429a      	cmp	r2, r3
 8007b50:	d910      	bls.n	8007b74 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007b52:	4b67      	ldr	r3, [pc, #412]	; (8007cf0 <HAL_RCC_ClockConfig+0x1c0>)
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	f023 0207 	bic.w	r2, r3, #7
 8007b5a:	4965      	ldr	r1, [pc, #404]	; (8007cf0 <HAL_RCC_ClockConfig+0x1c0>)
 8007b5c:	683b      	ldr	r3, [r7, #0]
 8007b5e:	4313      	orrs	r3, r2
 8007b60:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007b62:	4b63      	ldr	r3, [pc, #396]	; (8007cf0 <HAL_RCC_ClockConfig+0x1c0>)
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	f003 0307 	and.w	r3, r3, #7
 8007b6a:	683a      	ldr	r2, [r7, #0]
 8007b6c:	429a      	cmp	r2, r3
 8007b6e:	d001      	beq.n	8007b74 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8007b70:	2301      	movs	r3, #1
 8007b72:	e0b8      	b.n	8007ce6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	f003 0302 	and.w	r3, r3, #2
 8007b7c:	2b00      	cmp	r3, #0
 8007b7e:	d020      	beq.n	8007bc2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	f003 0304 	and.w	r3, r3, #4
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	d005      	beq.n	8007b98 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007b8c:	4b59      	ldr	r3, [pc, #356]	; (8007cf4 <HAL_RCC_ClockConfig+0x1c4>)
 8007b8e:	685b      	ldr	r3, [r3, #4]
 8007b90:	4a58      	ldr	r2, [pc, #352]	; (8007cf4 <HAL_RCC_ClockConfig+0x1c4>)
 8007b92:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8007b96:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	f003 0308 	and.w	r3, r3, #8
 8007ba0:	2b00      	cmp	r3, #0
 8007ba2:	d005      	beq.n	8007bb0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007ba4:	4b53      	ldr	r3, [pc, #332]	; (8007cf4 <HAL_RCC_ClockConfig+0x1c4>)
 8007ba6:	685b      	ldr	r3, [r3, #4]
 8007ba8:	4a52      	ldr	r2, [pc, #328]	; (8007cf4 <HAL_RCC_ClockConfig+0x1c4>)
 8007baa:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8007bae:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007bb0:	4b50      	ldr	r3, [pc, #320]	; (8007cf4 <HAL_RCC_ClockConfig+0x1c4>)
 8007bb2:	685b      	ldr	r3, [r3, #4]
 8007bb4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	689b      	ldr	r3, [r3, #8]
 8007bbc:	494d      	ldr	r1, [pc, #308]	; (8007cf4 <HAL_RCC_ClockConfig+0x1c4>)
 8007bbe:	4313      	orrs	r3, r2
 8007bc0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	681b      	ldr	r3, [r3, #0]
 8007bc6:	f003 0301 	and.w	r3, r3, #1
 8007bca:	2b00      	cmp	r3, #0
 8007bcc:	d040      	beq.n	8007c50 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	685b      	ldr	r3, [r3, #4]
 8007bd2:	2b01      	cmp	r3, #1
 8007bd4:	d107      	bne.n	8007be6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007bd6:	4b47      	ldr	r3, [pc, #284]	; (8007cf4 <HAL_RCC_ClockConfig+0x1c4>)
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007bde:	2b00      	cmp	r3, #0
 8007be0:	d115      	bne.n	8007c0e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007be2:	2301      	movs	r3, #1
 8007be4:	e07f      	b.n	8007ce6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	685b      	ldr	r3, [r3, #4]
 8007bea:	2b02      	cmp	r3, #2
 8007bec:	d107      	bne.n	8007bfe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007bee:	4b41      	ldr	r3, [pc, #260]	; (8007cf4 <HAL_RCC_ClockConfig+0x1c4>)
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007bf6:	2b00      	cmp	r3, #0
 8007bf8:	d109      	bne.n	8007c0e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007bfa:	2301      	movs	r3, #1
 8007bfc:	e073      	b.n	8007ce6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007bfe:	4b3d      	ldr	r3, [pc, #244]	; (8007cf4 <HAL_RCC_ClockConfig+0x1c4>)
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	f003 0302 	and.w	r3, r3, #2
 8007c06:	2b00      	cmp	r3, #0
 8007c08:	d101      	bne.n	8007c0e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007c0a:	2301      	movs	r3, #1
 8007c0c:	e06b      	b.n	8007ce6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007c0e:	4b39      	ldr	r3, [pc, #228]	; (8007cf4 <HAL_RCC_ClockConfig+0x1c4>)
 8007c10:	685b      	ldr	r3, [r3, #4]
 8007c12:	f023 0203 	bic.w	r2, r3, #3
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	685b      	ldr	r3, [r3, #4]
 8007c1a:	4936      	ldr	r1, [pc, #216]	; (8007cf4 <HAL_RCC_ClockConfig+0x1c4>)
 8007c1c:	4313      	orrs	r3, r2
 8007c1e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007c20:	f7fd f9d2 	bl	8004fc8 <HAL_GetTick>
 8007c24:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007c26:	e00a      	b.n	8007c3e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007c28:	f7fd f9ce 	bl	8004fc8 <HAL_GetTick>
 8007c2c:	4602      	mov	r2, r0
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	1ad3      	subs	r3, r2, r3
 8007c32:	f241 3288 	movw	r2, #5000	; 0x1388
 8007c36:	4293      	cmp	r3, r2
 8007c38:	d901      	bls.n	8007c3e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8007c3a:	2303      	movs	r3, #3
 8007c3c:	e053      	b.n	8007ce6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007c3e:	4b2d      	ldr	r3, [pc, #180]	; (8007cf4 <HAL_RCC_ClockConfig+0x1c4>)
 8007c40:	685b      	ldr	r3, [r3, #4]
 8007c42:	f003 020c 	and.w	r2, r3, #12
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	685b      	ldr	r3, [r3, #4]
 8007c4a:	009b      	lsls	r3, r3, #2
 8007c4c:	429a      	cmp	r2, r3
 8007c4e:	d1eb      	bne.n	8007c28 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007c50:	4b27      	ldr	r3, [pc, #156]	; (8007cf0 <HAL_RCC_ClockConfig+0x1c0>)
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	f003 0307 	and.w	r3, r3, #7
 8007c58:	683a      	ldr	r2, [r7, #0]
 8007c5a:	429a      	cmp	r2, r3
 8007c5c:	d210      	bcs.n	8007c80 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007c5e:	4b24      	ldr	r3, [pc, #144]	; (8007cf0 <HAL_RCC_ClockConfig+0x1c0>)
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	f023 0207 	bic.w	r2, r3, #7
 8007c66:	4922      	ldr	r1, [pc, #136]	; (8007cf0 <HAL_RCC_ClockConfig+0x1c0>)
 8007c68:	683b      	ldr	r3, [r7, #0]
 8007c6a:	4313      	orrs	r3, r2
 8007c6c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007c6e:	4b20      	ldr	r3, [pc, #128]	; (8007cf0 <HAL_RCC_ClockConfig+0x1c0>)
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	f003 0307 	and.w	r3, r3, #7
 8007c76:	683a      	ldr	r2, [r7, #0]
 8007c78:	429a      	cmp	r2, r3
 8007c7a:	d001      	beq.n	8007c80 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8007c7c:	2301      	movs	r3, #1
 8007c7e:	e032      	b.n	8007ce6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	f003 0304 	and.w	r3, r3, #4
 8007c88:	2b00      	cmp	r3, #0
 8007c8a:	d008      	beq.n	8007c9e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007c8c:	4b19      	ldr	r3, [pc, #100]	; (8007cf4 <HAL_RCC_ClockConfig+0x1c4>)
 8007c8e:	685b      	ldr	r3, [r3, #4]
 8007c90:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	68db      	ldr	r3, [r3, #12]
 8007c98:	4916      	ldr	r1, [pc, #88]	; (8007cf4 <HAL_RCC_ClockConfig+0x1c4>)
 8007c9a:	4313      	orrs	r3, r2
 8007c9c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	f003 0308 	and.w	r3, r3, #8
 8007ca6:	2b00      	cmp	r3, #0
 8007ca8:	d009      	beq.n	8007cbe <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8007caa:	4b12      	ldr	r3, [pc, #72]	; (8007cf4 <HAL_RCC_ClockConfig+0x1c4>)
 8007cac:	685b      	ldr	r3, [r3, #4]
 8007cae:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	691b      	ldr	r3, [r3, #16]
 8007cb6:	00db      	lsls	r3, r3, #3
 8007cb8:	490e      	ldr	r1, [pc, #56]	; (8007cf4 <HAL_RCC_ClockConfig+0x1c4>)
 8007cba:	4313      	orrs	r3, r2
 8007cbc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8007cbe:	f000 f821 	bl	8007d04 <HAL_RCC_GetSysClockFreq>
 8007cc2:	4602      	mov	r2, r0
 8007cc4:	4b0b      	ldr	r3, [pc, #44]	; (8007cf4 <HAL_RCC_ClockConfig+0x1c4>)
 8007cc6:	685b      	ldr	r3, [r3, #4]
 8007cc8:	091b      	lsrs	r3, r3, #4
 8007cca:	f003 030f 	and.w	r3, r3, #15
 8007cce:	490a      	ldr	r1, [pc, #40]	; (8007cf8 <HAL_RCC_ClockConfig+0x1c8>)
 8007cd0:	5ccb      	ldrb	r3, [r1, r3]
 8007cd2:	fa22 f303 	lsr.w	r3, r2, r3
 8007cd6:	4a09      	ldr	r2, [pc, #36]	; (8007cfc <HAL_RCC_ClockConfig+0x1cc>)
 8007cd8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8007cda:	4b09      	ldr	r3, [pc, #36]	; (8007d00 <HAL_RCC_ClockConfig+0x1d0>)
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	4618      	mov	r0, r3
 8007ce0:	f7fd f930 	bl	8004f44 <HAL_InitTick>

  return HAL_OK;
 8007ce4:	2300      	movs	r3, #0
}
 8007ce6:	4618      	mov	r0, r3
 8007ce8:	3710      	adds	r7, #16
 8007cea:	46bd      	mov	sp, r7
 8007cec:	bd80      	pop	{r7, pc}
 8007cee:	bf00      	nop
 8007cf0:	40022000 	.word	0x40022000
 8007cf4:	40021000 	.word	0x40021000
 8007cf8:	0801211c 	.word	0x0801211c
 8007cfc:	20000004 	.word	0x20000004
 8007d00:	20000008 	.word	0x20000008

08007d04 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007d04:	b490      	push	{r4, r7}
 8007d06:	b08a      	sub	sp, #40	; 0x28
 8007d08:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8007d0a:	4b2a      	ldr	r3, [pc, #168]	; (8007db4 <HAL_RCC_GetSysClockFreq+0xb0>)
 8007d0c:	1d3c      	adds	r4, r7, #4
 8007d0e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8007d10:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8007d14:	f240 2301 	movw	r3, #513	; 0x201
 8007d18:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8007d1a:	2300      	movs	r3, #0
 8007d1c:	61fb      	str	r3, [r7, #28]
 8007d1e:	2300      	movs	r3, #0
 8007d20:	61bb      	str	r3, [r7, #24]
 8007d22:	2300      	movs	r3, #0
 8007d24:	627b      	str	r3, [r7, #36]	; 0x24
 8007d26:	2300      	movs	r3, #0
 8007d28:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8007d2a:	2300      	movs	r3, #0
 8007d2c:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8007d2e:	4b22      	ldr	r3, [pc, #136]	; (8007db8 <HAL_RCC_GetSysClockFreq+0xb4>)
 8007d30:	685b      	ldr	r3, [r3, #4]
 8007d32:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8007d34:	69fb      	ldr	r3, [r7, #28]
 8007d36:	f003 030c 	and.w	r3, r3, #12
 8007d3a:	2b04      	cmp	r3, #4
 8007d3c:	d002      	beq.n	8007d44 <HAL_RCC_GetSysClockFreq+0x40>
 8007d3e:	2b08      	cmp	r3, #8
 8007d40:	d003      	beq.n	8007d4a <HAL_RCC_GetSysClockFreq+0x46>
 8007d42:	e02d      	b.n	8007da0 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8007d44:	4b1d      	ldr	r3, [pc, #116]	; (8007dbc <HAL_RCC_GetSysClockFreq+0xb8>)
 8007d46:	623b      	str	r3, [r7, #32]
      break;
 8007d48:	e02d      	b.n	8007da6 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8007d4a:	69fb      	ldr	r3, [r7, #28]
 8007d4c:	0c9b      	lsrs	r3, r3, #18
 8007d4e:	f003 030f 	and.w	r3, r3, #15
 8007d52:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8007d56:	4413      	add	r3, r2
 8007d58:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8007d5c:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8007d5e:	69fb      	ldr	r3, [r7, #28]
 8007d60:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007d64:	2b00      	cmp	r3, #0
 8007d66:	d013      	beq.n	8007d90 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8007d68:	4b13      	ldr	r3, [pc, #76]	; (8007db8 <HAL_RCC_GetSysClockFreq+0xb4>)
 8007d6a:	685b      	ldr	r3, [r3, #4]
 8007d6c:	0c5b      	lsrs	r3, r3, #17
 8007d6e:	f003 0301 	and.w	r3, r3, #1
 8007d72:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8007d76:	4413      	add	r3, r2
 8007d78:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8007d7c:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8007d7e:	697b      	ldr	r3, [r7, #20]
 8007d80:	4a0e      	ldr	r2, [pc, #56]	; (8007dbc <HAL_RCC_GetSysClockFreq+0xb8>)
 8007d82:	fb02 f203 	mul.w	r2, r2, r3
 8007d86:	69bb      	ldr	r3, [r7, #24]
 8007d88:	fbb2 f3f3 	udiv	r3, r2, r3
 8007d8c:	627b      	str	r3, [r7, #36]	; 0x24
 8007d8e:	e004      	b.n	8007d9a <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8007d90:	697b      	ldr	r3, [r7, #20]
 8007d92:	4a0b      	ldr	r2, [pc, #44]	; (8007dc0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8007d94:	fb02 f303 	mul.w	r3, r2, r3
 8007d98:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8007d9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d9c:	623b      	str	r3, [r7, #32]
      break;
 8007d9e:	e002      	b.n	8007da6 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8007da0:	4b06      	ldr	r3, [pc, #24]	; (8007dbc <HAL_RCC_GetSysClockFreq+0xb8>)
 8007da2:	623b      	str	r3, [r7, #32]
      break;
 8007da4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007da6:	6a3b      	ldr	r3, [r7, #32]
}
 8007da8:	4618      	mov	r0, r3
 8007daa:	3728      	adds	r7, #40	; 0x28
 8007dac:	46bd      	mov	sp, r7
 8007dae:	bc90      	pop	{r4, r7}
 8007db0:	4770      	bx	lr
 8007db2:	bf00      	nop
 8007db4:	0801210c 	.word	0x0801210c
 8007db8:	40021000 	.word	0x40021000
 8007dbc:	007a1200 	.word	0x007a1200
 8007dc0:	003d0900 	.word	0x003d0900

08007dc4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007dc4:	b480      	push	{r7}
 8007dc6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007dc8:	4b02      	ldr	r3, [pc, #8]	; (8007dd4 <HAL_RCC_GetHCLKFreq+0x10>)
 8007dca:	681b      	ldr	r3, [r3, #0]
}
 8007dcc:	4618      	mov	r0, r3
 8007dce:	46bd      	mov	sp, r7
 8007dd0:	bc80      	pop	{r7}
 8007dd2:	4770      	bx	lr
 8007dd4:	20000004 	.word	0x20000004

08007dd8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007dd8:	b580      	push	{r7, lr}
 8007dda:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8007ddc:	f7ff fff2 	bl	8007dc4 <HAL_RCC_GetHCLKFreq>
 8007de0:	4602      	mov	r2, r0
 8007de2:	4b05      	ldr	r3, [pc, #20]	; (8007df8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007de4:	685b      	ldr	r3, [r3, #4]
 8007de6:	0a1b      	lsrs	r3, r3, #8
 8007de8:	f003 0307 	and.w	r3, r3, #7
 8007dec:	4903      	ldr	r1, [pc, #12]	; (8007dfc <HAL_RCC_GetPCLK1Freq+0x24>)
 8007dee:	5ccb      	ldrb	r3, [r1, r3]
 8007df0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007df4:	4618      	mov	r0, r3
 8007df6:	bd80      	pop	{r7, pc}
 8007df8:	40021000 	.word	0x40021000
 8007dfc:	0801212c 	.word	0x0801212c

08007e00 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007e00:	b580      	push	{r7, lr}
 8007e02:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8007e04:	f7ff ffde 	bl	8007dc4 <HAL_RCC_GetHCLKFreq>
 8007e08:	4602      	mov	r2, r0
 8007e0a:	4b05      	ldr	r3, [pc, #20]	; (8007e20 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007e0c:	685b      	ldr	r3, [r3, #4]
 8007e0e:	0adb      	lsrs	r3, r3, #11
 8007e10:	f003 0307 	and.w	r3, r3, #7
 8007e14:	4903      	ldr	r1, [pc, #12]	; (8007e24 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007e16:	5ccb      	ldrb	r3, [r1, r3]
 8007e18:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007e1c:	4618      	mov	r0, r3
 8007e1e:	bd80      	pop	{r7, pc}
 8007e20:	40021000 	.word	0x40021000
 8007e24:	0801212c 	.word	0x0801212c

08007e28 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8007e28:	b480      	push	{r7}
 8007e2a:	b085      	sub	sp, #20
 8007e2c:	af00      	add	r7, sp, #0
 8007e2e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8007e30:	4b0a      	ldr	r3, [pc, #40]	; (8007e5c <RCC_Delay+0x34>)
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	4a0a      	ldr	r2, [pc, #40]	; (8007e60 <RCC_Delay+0x38>)
 8007e36:	fba2 2303 	umull	r2, r3, r2, r3
 8007e3a:	0a5b      	lsrs	r3, r3, #9
 8007e3c:	687a      	ldr	r2, [r7, #4]
 8007e3e:	fb02 f303 	mul.w	r3, r2, r3
 8007e42:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8007e44:	bf00      	nop
  }
  while (Delay --);
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	1e5a      	subs	r2, r3, #1
 8007e4a:	60fa      	str	r2, [r7, #12]
 8007e4c:	2b00      	cmp	r3, #0
 8007e4e:	d1f9      	bne.n	8007e44 <RCC_Delay+0x1c>
}
 8007e50:	bf00      	nop
 8007e52:	bf00      	nop
 8007e54:	3714      	adds	r7, #20
 8007e56:	46bd      	mov	sp, r7
 8007e58:	bc80      	pop	{r7}
 8007e5a:	4770      	bx	lr
 8007e5c:	20000004 	.word	0x20000004
 8007e60:	10624dd3 	.word	0x10624dd3

08007e64 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007e64:	b580      	push	{r7, lr}
 8007e66:	b082      	sub	sp, #8
 8007e68:	af00      	add	r7, sp, #0
 8007e6a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	2b00      	cmp	r3, #0
 8007e70:	d101      	bne.n	8007e76 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007e72:	2301      	movs	r3, #1
 8007e74:	e076      	b.n	8007f64 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e7a:	2b00      	cmp	r3, #0
 8007e7c:	d108      	bne.n	8007e90 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	685b      	ldr	r3, [r3, #4]
 8007e82:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007e86:	d009      	beq.n	8007e9c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	2200      	movs	r2, #0
 8007e8c:	61da      	str	r2, [r3, #28]
 8007e8e:	e005      	b.n	8007e9c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	2200      	movs	r2, #0
 8007e94:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	2200      	movs	r2, #0
 8007e9a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	2200      	movs	r2, #0
 8007ea0:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007ea8:	b2db      	uxtb	r3, r3
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	d106      	bne.n	8007ebc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	2200      	movs	r2, #0
 8007eb2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007eb6:	6878      	ldr	r0, [r7, #4]
 8007eb8:	f7fc fa36 	bl	8004328 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	2202      	movs	r2, #2
 8007ec0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	681b      	ldr	r3, [r3, #0]
 8007ec8:	681a      	ldr	r2, [r3, #0]
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007ed2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	685b      	ldr	r3, [r3, #4]
 8007ed8:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	689b      	ldr	r3, [r3, #8]
 8007ee0:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8007ee4:	431a      	orrs	r2, r3
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	68db      	ldr	r3, [r3, #12]
 8007eea:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007eee:	431a      	orrs	r2, r3
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	691b      	ldr	r3, [r3, #16]
 8007ef4:	f003 0302 	and.w	r3, r3, #2
 8007ef8:	431a      	orrs	r2, r3
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	695b      	ldr	r3, [r3, #20]
 8007efe:	f003 0301 	and.w	r3, r3, #1
 8007f02:	431a      	orrs	r2, r3
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	699b      	ldr	r3, [r3, #24]
 8007f08:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007f0c:	431a      	orrs	r2, r3
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	69db      	ldr	r3, [r3, #28]
 8007f12:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8007f16:	431a      	orrs	r2, r3
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	6a1b      	ldr	r3, [r3, #32]
 8007f1c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007f20:	ea42 0103 	orr.w	r1, r2, r3
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007f28:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	430a      	orrs	r2, r1
 8007f32:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	699b      	ldr	r3, [r3, #24]
 8007f38:	0c1a      	lsrs	r2, r3, #16
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	f002 0204 	and.w	r2, r2, #4
 8007f42:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	681b      	ldr	r3, [r3, #0]
 8007f48:	69da      	ldr	r2, [r3, #28]
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007f52:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	2200      	movs	r2, #0
 8007f58:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	2201      	movs	r2, #1
 8007f5e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8007f62:	2300      	movs	r3, #0
}
 8007f64:	4618      	mov	r0, r3
 8007f66:	3708      	adds	r7, #8
 8007f68:	46bd      	mov	sp, r7
 8007f6a:	bd80      	pop	{r7, pc}

08007f6c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007f6c:	b580      	push	{r7, lr}
 8007f6e:	b082      	sub	sp, #8
 8007f70:	af00      	add	r7, sp, #0
 8007f72:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	2b00      	cmp	r3, #0
 8007f78:	d101      	bne.n	8007f7e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007f7a:	2301      	movs	r3, #1
 8007f7c:	e041      	b.n	8008002 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007f84:	b2db      	uxtb	r3, r3
 8007f86:	2b00      	cmp	r3, #0
 8007f88:	d106      	bne.n	8007f98 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	2200      	movs	r2, #0
 8007f8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007f92:	6878      	ldr	r0, [r7, #4]
 8007f94:	f7fc fcb0 	bl	80048f8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	2202      	movs	r2, #2
 8007f9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	681a      	ldr	r2, [r3, #0]
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	3304      	adds	r3, #4
 8007fa8:	4619      	mov	r1, r3
 8007faa:	4610      	mov	r0, r2
 8007fac:	f000 fe98 	bl	8008ce0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	2201      	movs	r2, #1
 8007fb4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	2201      	movs	r2, #1
 8007fbc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	2201      	movs	r2, #1
 8007fc4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	2201      	movs	r2, #1
 8007fcc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	2201      	movs	r2, #1
 8007fd4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	2201      	movs	r2, #1
 8007fdc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	2201      	movs	r2, #1
 8007fe4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	2201      	movs	r2, #1
 8007fec:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	2201      	movs	r2, #1
 8007ff4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	2201      	movs	r2, #1
 8007ffc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008000:	2300      	movs	r3, #0
}
 8008002:	4618      	mov	r0, r3
 8008004:	3708      	adds	r7, #8
 8008006:	46bd      	mov	sp, r7
 8008008:	bd80      	pop	{r7, pc}
	...

0800800c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800800c:	b480      	push	{r7}
 800800e:	b085      	sub	sp, #20
 8008010:	af00      	add	r7, sp, #0
 8008012:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800801a:	b2db      	uxtb	r3, r3
 800801c:	2b01      	cmp	r3, #1
 800801e:	d001      	beq.n	8008024 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8008020:	2301      	movs	r3, #1
 8008022:	e032      	b.n	800808a <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	2202      	movs	r2, #2
 8008028:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	4a18      	ldr	r2, [pc, #96]	; (8008094 <HAL_TIM_Base_Start+0x88>)
 8008032:	4293      	cmp	r3, r2
 8008034:	d00e      	beq.n	8008054 <HAL_TIM_Base_Start+0x48>
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800803e:	d009      	beq.n	8008054 <HAL_TIM_Base_Start+0x48>
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	4a14      	ldr	r2, [pc, #80]	; (8008098 <HAL_TIM_Base_Start+0x8c>)
 8008046:	4293      	cmp	r3, r2
 8008048:	d004      	beq.n	8008054 <HAL_TIM_Base_Start+0x48>
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	4a13      	ldr	r2, [pc, #76]	; (800809c <HAL_TIM_Base_Start+0x90>)
 8008050:	4293      	cmp	r3, r2
 8008052:	d111      	bne.n	8008078 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	689b      	ldr	r3, [r3, #8]
 800805a:	f003 0307 	and.w	r3, r3, #7
 800805e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008060:	68fb      	ldr	r3, [r7, #12]
 8008062:	2b06      	cmp	r3, #6
 8008064:	d010      	beq.n	8008088 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	681a      	ldr	r2, [r3, #0]
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	681b      	ldr	r3, [r3, #0]
 8008070:	f042 0201 	orr.w	r2, r2, #1
 8008074:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008076:	e007      	b.n	8008088 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	681a      	ldr	r2, [r3, #0]
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	f042 0201 	orr.w	r2, r2, #1
 8008086:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008088:	2300      	movs	r3, #0
}
 800808a:	4618      	mov	r0, r3
 800808c:	3714      	adds	r7, #20
 800808e:	46bd      	mov	sp, r7
 8008090:	bc80      	pop	{r7}
 8008092:	4770      	bx	lr
 8008094:	40012c00 	.word	0x40012c00
 8008098:	40000400 	.word	0x40000400
 800809c:	40000800 	.word	0x40000800

080080a0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80080a0:	b480      	push	{r7}
 80080a2:	b085      	sub	sp, #20
 80080a4:	af00      	add	r7, sp, #0
 80080a6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80080ae:	b2db      	uxtb	r3, r3
 80080b0:	2b01      	cmp	r3, #1
 80080b2:	d001      	beq.n	80080b8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80080b4:	2301      	movs	r3, #1
 80080b6:	e03a      	b.n	800812e <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	2202      	movs	r2, #2
 80080bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	681b      	ldr	r3, [r3, #0]
 80080c4:	68da      	ldr	r2, [r3, #12]
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	681b      	ldr	r3, [r3, #0]
 80080ca:	f042 0201 	orr.w	r2, r2, #1
 80080ce:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	4a18      	ldr	r2, [pc, #96]	; (8008138 <HAL_TIM_Base_Start_IT+0x98>)
 80080d6:	4293      	cmp	r3, r2
 80080d8:	d00e      	beq.n	80080f8 <HAL_TIM_Base_Start_IT+0x58>
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80080e2:	d009      	beq.n	80080f8 <HAL_TIM_Base_Start_IT+0x58>
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	4a14      	ldr	r2, [pc, #80]	; (800813c <HAL_TIM_Base_Start_IT+0x9c>)
 80080ea:	4293      	cmp	r3, r2
 80080ec:	d004      	beq.n	80080f8 <HAL_TIM_Base_Start_IT+0x58>
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	4a13      	ldr	r2, [pc, #76]	; (8008140 <HAL_TIM_Base_Start_IT+0xa0>)
 80080f4:	4293      	cmp	r3, r2
 80080f6:	d111      	bne.n	800811c <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	689b      	ldr	r3, [r3, #8]
 80080fe:	f003 0307 	and.w	r3, r3, #7
 8008102:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008104:	68fb      	ldr	r3, [r7, #12]
 8008106:	2b06      	cmp	r3, #6
 8008108:	d010      	beq.n	800812c <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	681a      	ldr	r2, [r3, #0]
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	681b      	ldr	r3, [r3, #0]
 8008114:	f042 0201 	orr.w	r2, r2, #1
 8008118:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800811a:	e007      	b.n	800812c <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	681a      	ldr	r2, [r3, #0]
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	681b      	ldr	r3, [r3, #0]
 8008126:	f042 0201 	orr.w	r2, r2, #1
 800812a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800812c:	2300      	movs	r3, #0
}
 800812e:	4618      	mov	r0, r3
 8008130:	3714      	adds	r7, #20
 8008132:	46bd      	mov	sp, r7
 8008134:	bc80      	pop	{r7}
 8008136:	4770      	bx	lr
 8008138:	40012c00 	.word	0x40012c00
 800813c:	40000400 	.word	0x40000400
 8008140:	40000800 	.word	0x40000800

08008144 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8008144:	b580      	push	{r7, lr}
 8008146:	b082      	sub	sp, #8
 8008148:	af00      	add	r7, sp, #0
 800814a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	2b00      	cmp	r3, #0
 8008150:	d101      	bne.n	8008156 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8008152:	2301      	movs	r3, #1
 8008154:	e041      	b.n	80081da <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800815c:	b2db      	uxtb	r3, r3
 800815e:	2b00      	cmp	r3, #0
 8008160:	d106      	bne.n	8008170 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	2200      	movs	r2, #0
 8008166:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800816a:	6878      	ldr	r0, [r7, #4]
 800816c:	f7fc fba6 	bl	80048bc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	2202      	movs	r2, #2
 8008174:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	681a      	ldr	r2, [r3, #0]
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	3304      	adds	r3, #4
 8008180:	4619      	mov	r1, r3
 8008182:	4610      	mov	r0, r2
 8008184:	f000 fdac 	bl	8008ce0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	2201      	movs	r2, #1
 800818c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	2201      	movs	r2, #1
 8008194:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	2201      	movs	r2, #1
 800819c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	2201      	movs	r2, #1
 80081a4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	2201      	movs	r2, #1
 80081ac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	2201      	movs	r2, #1
 80081b4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	2201      	movs	r2, #1
 80081bc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	2201      	movs	r2, #1
 80081c4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	2201      	movs	r2, #1
 80081cc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	2201      	movs	r2, #1
 80081d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80081d8:	2300      	movs	r3, #0
}
 80081da:	4618      	mov	r0, r3
 80081dc:	3708      	adds	r7, #8
 80081de:	46bd      	mov	sp, r7
 80081e0:	bd80      	pop	{r7, pc}
	...

080081e4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80081e4:	b580      	push	{r7, lr}
 80081e6:	b084      	sub	sp, #16
 80081e8:	af00      	add	r7, sp, #0
 80081ea:	6078      	str	r0, [r7, #4]
 80081ec:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80081ee:	683b      	ldr	r3, [r7, #0]
 80081f0:	2b00      	cmp	r3, #0
 80081f2:	d109      	bne.n	8008208 <HAL_TIM_PWM_Start+0x24>
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80081fa:	b2db      	uxtb	r3, r3
 80081fc:	2b01      	cmp	r3, #1
 80081fe:	bf14      	ite	ne
 8008200:	2301      	movne	r3, #1
 8008202:	2300      	moveq	r3, #0
 8008204:	b2db      	uxtb	r3, r3
 8008206:	e022      	b.n	800824e <HAL_TIM_PWM_Start+0x6a>
 8008208:	683b      	ldr	r3, [r7, #0]
 800820a:	2b04      	cmp	r3, #4
 800820c:	d109      	bne.n	8008222 <HAL_TIM_PWM_Start+0x3e>
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8008214:	b2db      	uxtb	r3, r3
 8008216:	2b01      	cmp	r3, #1
 8008218:	bf14      	ite	ne
 800821a:	2301      	movne	r3, #1
 800821c:	2300      	moveq	r3, #0
 800821e:	b2db      	uxtb	r3, r3
 8008220:	e015      	b.n	800824e <HAL_TIM_PWM_Start+0x6a>
 8008222:	683b      	ldr	r3, [r7, #0]
 8008224:	2b08      	cmp	r3, #8
 8008226:	d109      	bne.n	800823c <HAL_TIM_PWM_Start+0x58>
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800822e:	b2db      	uxtb	r3, r3
 8008230:	2b01      	cmp	r3, #1
 8008232:	bf14      	ite	ne
 8008234:	2301      	movne	r3, #1
 8008236:	2300      	moveq	r3, #0
 8008238:	b2db      	uxtb	r3, r3
 800823a:	e008      	b.n	800824e <HAL_TIM_PWM_Start+0x6a>
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008242:	b2db      	uxtb	r3, r3
 8008244:	2b01      	cmp	r3, #1
 8008246:	bf14      	ite	ne
 8008248:	2301      	movne	r3, #1
 800824a:	2300      	moveq	r3, #0
 800824c:	b2db      	uxtb	r3, r3
 800824e:	2b00      	cmp	r3, #0
 8008250:	d001      	beq.n	8008256 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8008252:	2301      	movs	r3, #1
 8008254:	e05e      	b.n	8008314 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008256:	683b      	ldr	r3, [r7, #0]
 8008258:	2b00      	cmp	r3, #0
 800825a:	d104      	bne.n	8008266 <HAL_TIM_PWM_Start+0x82>
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	2202      	movs	r2, #2
 8008260:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008264:	e013      	b.n	800828e <HAL_TIM_PWM_Start+0xaa>
 8008266:	683b      	ldr	r3, [r7, #0]
 8008268:	2b04      	cmp	r3, #4
 800826a:	d104      	bne.n	8008276 <HAL_TIM_PWM_Start+0x92>
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	2202      	movs	r2, #2
 8008270:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008274:	e00b      	b.n	800828e <HAL_TIM_PWM_Start+0xaa>
 8008276:	683b      	ldr	r3, [r7, #0]
 8008278:	2b08      	cmp	r3, #8
 800827a:	d104      	bne.n	8008286 <HAL_TIM_PWM_Start+0xa2>
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	2202      	movs	r2, #2
 8008280:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008284:	e003      	b.n	800828e <HAL_TIM_PWM_Start+0xaa>
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	2202      	movs	r2, #2
 800828a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	2201      	movs	r2, #1
 8008294:	6839      	ldr	r1, [r7, #0]
 8008296:	4618      	mov	r0, r3
 8008298:	f001 f8af 	bl	80093fa <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	4a1e      	ldr	r2, [pc, #120]	; (800831c <HAL_TIM_PWM_Start+0x138>)
 80082a2:	4293      	cmp	r3, r2
 80082a4:	d107      	bne.n	80082b6 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	681b      	ldr	r3, [r3, #0]
 80082aa:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80082b4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	4a18      	ldr	r2, [pc, #96]	; (800831c <HAL_TIM_PWM_Start+0x138>)
 80082bc:	4293      	cmp	r3, r2
 80082be:	d00e      	beq.n	80082de <HAL_TIM_PWM_Start+0xfa>
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	681b      	ldr	r3, [r3, #0]
 80082c4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80082c8:	d009      	beq.n	80082de <HAL_TIM_PWM_Start+0xfa>
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	4a14      	ldr	r2, [pc, #80]	; (8008320 <HAL_TIM_PWM_Start+0x13c>)
 80082d0:	4293      	cmp	r3, r2
 80082d2:	d004      	beq.n	80082de <HAL_TIM_PWM_Start+0xfa>
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	4a12      	ldr	r2, [pc, #72]	; (8008324 <HAL_TIM_PWM_Start+0x140>)
 80082da:	4293      	cmp	r3, r2
 80082dc:	d111      	bne.n	8008302 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	689b      	ldr	r3, [r3, #8]
 80082e4:	f003 0307 	and.w	r3, r3, #7
 80082e8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80082ea:	68fb      	ldr	r3, [r7, #12]
 80082ec:	2b06      	cmp	r3, #6
 80082ee:	d010      	beq.n	8008312 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	681a      	ldr	r2, [r3, #0]
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	f042 0201 	orr.w	r2, r2, #1
 80082fe:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008300:	e007      	b.n	8008312 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	681a      	ldr	r2, [r3, #0]
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	681b      	ldr	r3, [r3, #0]
 800830c:	f042 0201 	orr.w	r2, r2, #1
 8008310:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008312:	2300      	movs	r3, #0
}
 8008314:	4618      	mov	r0, r3
 8008316:	3710      	adds	r7, #16
 8008318:	46bd      	mov	sp, r7
 800831a:	bd80      	pop	{r7, pc}
 800831c:	40012c00 	.word	0x40012c00
 8008320:	40000400 	.word	0x40000400
 8008324:	40000800 	.word	0x40000800

08008328 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8008328:	b580      	push	{r7, lr}
 800832a:	b082      	sub	sp, #8
 800832c:	af00      	add	r7, sp, #0
 800832e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	2b00      	cmp	r3, #0
 8008334:	d101      	bne.n	800833a <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8008336:	2301      	movs	r3, #1
 8008338:	e041      	b.n	80083be <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008340:	b2db      	uxtb	r3, r3
 8008342:	2b00      	cmp	r3, #0
 8008344:	d106      	bne.n	8008354 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	2200      	movs	r2, #0
 800834a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800834e:	6878      	ldr	r0, [r7, #4]
 8008350:	f000 f839 	bl	80083c6 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	2202      	movs	r2, #2
 8008358:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	681a      	ldr	r2, [r3, #0]
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	3304      	adds	r3, #4
 8008364:	4619      	mov	r1, r3
 8008366:	4610      	mov	r0, r2
 8008368:	f000 fcba 	bl	8008ce0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	2201      	movs	r2, #1
 8008370:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	2201      	movs	r2, #1
 8008378:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	2201      	movs	r2, #1
 8008380:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	2201      	movs	r2, #1
 8008388:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	2201      	movs	r2, #1
 8008390:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	2201      	movs	r2, #1
 8008398:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	2201      	movs	r2, #1
 80083a0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	2201      	movs	r2, #1
 80083a8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	2201      	movs	r2, #1
 80083b0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	2201      	movs	r2, #1
 80083b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80083bc:	2300      	movs	r3, #0
}
 80083be:	4618      	mov	r0, r3
 80083c0:	3708      	adds	r7, #8
 80083c2:	46bd      	mov	sp, r7
 80083c4:	bd80      	pop	{r7, pc}

080083c6 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 80083c6:	b480      	push	{r7}
 80083c8:	b083      	sub	sp, #12
 80083ca:	af00      	add	r7, sp, #0
 80083cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 80083ce:	bf00      	nop
 80083d0:	370c      	adds	r7, #12
 80083d2:	46bd      	mov	sp, r7
 80083d4:	bc80      	pop	{r7}
 80083d6:	4770      	bx	lr

080083d8 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80083d8:	b580      	push	{r7, lr}
 80083da:	b084      	sub	sp, #16
 80083dc:	af00      	add	r7, sp, #0
 80083de:	6078      	str	r0, [r7, #4]
 80083e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80083e2:	683b      	ldr	r3, [r7, #0]
 80083e4:	2b00      	cmp	r3, #0
 80083e6:	d104      	bne.n	80083f2 <HAL_TIM_IC_Start_IT+0x1a>
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80083ee:	b2db      	uxtb	r3, r3
 80083f0:	e013      	b.n	800841a <HAL_TIM_IC_Start_IT+0x42>
 80083f2:	683b      	ldr	r3, [r7, #0]
 80083f4:	2b04      	cmp	r3, #4
 80083f6:	d104      	bne.n	8008402 <HAL_TIM_IC_Start_IT+0x2a>
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80083fe:	b2db      	uxtb	r3, r3
 8008400:	e00b      	b.n	800841a <HAL_TIM_IC_Start_IT+0x42>
 8008402:	683b      	ldr	r3, [r7, #0]
 8008404:	2b08      	cmp	r3, #8
 8008406:	d104      	bne.n	8008412 <HAL_TIM_IC_Start_IT+0x3a>
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800840e:	b2db      	uxtb	r3, r3
 8008410:	e003      	b.n	800841a <HAL_TIM_IC_Start_IT+0x42>
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008418:	b2db      	uxtb	r3, r3
 800841a:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800841c:	683b      	ldr	r3, [r7, #0]
 800841e:	2b00      	cmp	r3, #0
 8008420:	d104      	bne.n	800842c <HAL_TIM_IC_Start_IT+0x54>
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8008428:	b2db      	uxtb	r3, r3
 800842a:	e013      	b.n	8008454 <HAL_TIM_IC_Start_IT+0x7c>
 800842c:	683b      	ldr	r3, [r7, #0]
 800842e:	2b04      	cmp	r3, #4
 8008430:	d104      	bne.n	800843c <HAL_TIM_IC_Start_IT+0x64>
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8008438:	b2db      	uxtb	r3, r3
 800843a:	e00b      	b.n	8008454 <HAL_TIM_IC_Start_IT+0x7c>
 800843c:	683b      	ldr	r3, [r7, #0]
 800843e:	2b08      	cmp	r3, #8
 8008440:	d104      	bne.n	800844c <HAL_TIM_IC_Start_IT+0x74>
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008448:	b2db      	uxtb	r3, r3
 800844a:	e003      	b.n	8008454 <HAL_TIM_IC_Start_IT+0x7c>
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008452:	b2db      	uxtb	r3, r3
 8008454:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8008456:	7bfb      	ldrb	r3, [r7, #15]
 8008458:	2b01      	cmp	r3, #1
 800845a:	d102      	bne.n	8008462 <HAL_TIM_IC_Start_IT+0x8a>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 800845c:	7bbb      	ldrb	r3, [r7, #14]
 800845e:	2b01      	cmp	r3, #1
 8008460:	d001      	beq.n	8008466 <HAL_TIM_IC_Start_IT+0x8e>
  {
    return HAL_ERROR;
 8008462:	2301      	movs	r3, #1
 8008464:	e0b3      	b.n	80085ce <HAL_TIM_IC_Start_IT+0x1f6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008466:	683b      	ldr	r3, [r7, #0]
 8008468:	2b00      	cmp	r3, #0
 800846a:	d104      	bne.n	8008476 <HAL_TIM_IC_Start_IT+0x9e>
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	2202      	movs	r2, #2
 8008470:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008474:	e013      	b.n	800849e <HAL_TIM_IC_Start_IT+0xc6>
 8008476:	683b      	ldr	r3, [r7, #0]
 8008478:	2b04      	cmp	r3, #4
 800847a:	d104      	bne.n	8008486 <HAL_TIM_IC_Start_IT+0xae>
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	2202      	movs	r2, #2
 8008480:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008484:	e00b      	b.n	800849e <HAL_TIM_IC_Start_IT+0xc6>
 8008486:	683b      	ldr	r3, [r7, #0]
 8008488:	2b08      	cmp	r3, #8
 800848a:	d104      	bne.n	8008496 <HAL_TIM_IC_Start_IT+0xbe>
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	2202      	movs	r2, #2
 8008490:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008494:	e003      	b.n	800849e <HAL_TIM_IC_Start_IT+0xc6>
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	2202      	movs	r2, #2
 800849a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800849e:	683b      	ldr	r3, [r7, #0]
 80084a0:	2b00      	cmp	r3, #0
 80084a2:	d104      	bne.n	80084ae <HAL_TIM_IC_Start_IT+0xd6>
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	2202      	movs	r2, #2
 80084a8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80084ac:	e013      	b.n	80084d6 <HAL_TIM_IC_Start_IT+0xfe>
 80084ae:	683b      	ldr	r3, [r7, #0]
 80084b0:	2b04      	cmp	r3, #4
 80084b2:	d104      	bne.n	80084be <HAL_TIM_IC_Start_IT+0xe6>
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	2202      	movs	r2, #2
 80084b8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80084bc:	e00b      	b.n	80084d6 <HAL_TIM_IC_Start_IT+0xfe>
 80084be:	683b      	ldr	r3, [r7, #0]
 80084c0:	2b08      	cmp	r3, #8
 80084c2:	d104      	bne.n	80084ce <HAL_TIM_IC_Start_IT+0xf6>
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	2202      	movs	r2, #2
 80084c8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80084cc:	e003      	b.n	80084d6 <HAL_TIM_IC_Start_IT+0xfe>
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	2202      	movs	r2, #2
 80084d2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80084d6:	683b      	ldr	r3, [r7, #0]
 80084d8:	2b0c      	cmp	r3, #12
 80084da:	d841      	bhi.n	8008560 <HAL_TIM_IC_Start_IT+0x188>
 80084dc:	a201      	add	r2, pc, #4	; (adr r2, 80084e4 <HAL_TIM_IC_Start_IT+0x10c>)
 80084de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80084e2:	bf00      	nop
 80084e4:	08008519 	.word	0x08008519
 80084e8:	08008561 	.word	0x08008561
 80084ec:	08008561 	.word	0x08008561
 80084f0:	08008561 	.word	0x08008561
 80084f4:	0800852b 	.word	0x0800852b
 80084f8:	08008561 	.word	0x08008561
 80084fc:	08008561 	.word	0x08008561
 8008500:	08008561 	.word	0x08008561
 8008504:	0800853d 	.word	0x0800853d
 8008508:	08008561 	.word	0x08008561
 800850c:	08008561 	.word	0x08008561
 8008510:	08008561 	.word	0x08008561
 8008514:	0800854f 	.word	0x0800854f
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	681b      	ldr	r3, [r3, #0]
 800851c:	68da      	ldr	r2, [r3, #12]
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	681b      	ldr	r3, [r3, #0]
 8008522:	f042 0202 	orr.w	r2, r2, #2
 8008526:	60da      	str	r2, [r3, #12]
      break;
 8008528:	e01b      	b.n	8008562 <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	681b      	ldr	r3, [r3, #0]
 800852e:	68da      	ldr	r2, [r3, #12]
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	f042 0204 	orr.w	r2, r2, #4
 8008538:	60da      	str	r2, [r3, #12]
      break;
 800853a:	e012      	b.n	8008562 <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	681b      	ldr	r3, [r3, #0]
 8008540:	68da      	ldr	r2, [r3, #12]
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	681b      	ldr	r3, [r3, #0]
 8008546:	f042 0208 	orr.w	r2, r2, #8
 800854a:	60da      	str	r2, [r3, #12]
      break;
 800854c:	e009      	b.n	8008562 <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	681b      	ldr	r3, [r3, #0]
 8008552:	68da      	ldr	r2, [r3, #12]
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	681b      	ldr	r3, [r3, #0]
 8008558:	f042 0210 	orr.w	r2, r2, #16
 800855c:	60da      	str	r2, [r3, #12]
      break;
 800855e:	e000      	b.n	8008562 <HAL_TIM_IC_Start_IT+0x18a>
    }

    default:
      break;
 8008560:	bf00      	nop
  }
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	2201      	movs	r2, #1
 8008568:	6839      	ldr	r1, [r7, #0]
 800856a:	4618      	mov	r0, r3
 800856c:	f000 ff45 	bl	80093fa <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	681b      	ldr	r3, [r3, #0]
 8008574:	4a18      	ldr	r2, [pc, #96]	; (80085d8 <HAL_TIM_IC_Start_IT+0x200>)
 8008576:	4293      	cmp	r3, r2
 8008578:	d00e      	beq.n	8008598 <HAL_TIM_IC_Start_IT+0x1c0>
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	681b      	ldr	r3, [r3, #0]
 800857e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008582:	d009      	beq.n	8008598 <HAL_TIM_IC_Start_IT+0x1c0>
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	4a14      	ldr	r2, [pc, #80]	; (80085dc <HAL_TIM_IC_Start_IT+0x204>)
 800858a:	4293      	cmp	r3, r2
 800858c:	d004      	beq.n	8008598 <HAL_TIM_IC_Start_IT+0x1c0>
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	681b      	ldr	r3, [r3, #0]
 8008592:	4a13      	ldr	r2, [pc, #76]	; (80085e0 <HAL_TIM_IC_Start_IT+0x208>)
 8008594:	4293      	cmp	r3, r2
 8008596:	d111      	bne.n	80085bc <HAL_TIM_IC_Start_IT+0x1e4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	689b      	ldr	r3, [r3, #8]
 800859e:	f003 0307 	and.w	r3, r3, #7
 80085a2:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80085a4:	68bb      	ldr	r3, [r7, #8]
 80085a6:	2b06      	cmp	r3, #6
 80085a8:	d010      	beq.n	80085cc <HAL_TIM_IC_Start_IT+0x1f4>
    {
      __HAL_TIM_ENABLE(htim);
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	681b      	ldr	r3, [r3, #0]
 80085ae:	681a      	ldr	r2, [r3, #0]
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	f042 0201 	orr.w	r2, r2, #1
 80085b8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80085ba:	e007      	b.n	80085cc <HAL_TIM_IC_Start_IT+0x1f4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	681b      	ldr	r3, [r3, #0]
 80085c0:	681a      	ldr	r2, [r3, #0]
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	681b      	ldr	r3, [r3, #0]
 80085c6:	f042 0201 	orr.w	r2, r2, #1
 80085ca:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80085cc:	2300      	movs	r3, #0
}
 80085ce:	4618      	mov	r0, r3
 80085d0:	3710      	adds	r7, #16
 80085d2:	46bd      	mov	sp, r7
 80085d4:	bd80      	pop	{r7, pc}
 80085d6:	bf00      	nop
 80085d8:	40012c00 	.word	0x40012c00
 80085dc:	40000400 	.word	0x40000400
 80085e0:	40000800 	.word	0x40000800

080085e4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80085e4:	b580      	push	{r7, lr}
 80085e6:	b082      	sub	sp, #8
 80085e8:	af00      	add	r7, sp, #0
 80085ea:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	691b      	ldr	r3, [r3, #16]
 80085f2:	f003 0302 	and.w	r3, r3, #2
 80085f6:	2b02      	cmp	r3, #2
 80085f8:	d122      	bne.n	8008640 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	681b      	ldr	r3, [r3, #0]
 80085fe:	68db      	ldr	r3, [r3, #12]
 8008600:	f003 0302 	and.w	r3, r3, #2
 8008604:	2b02      	cmp	r3, #2
 8008606:	d11b      	bne.n	8008640 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	681b      	ldr	r3, [r3, #0]
 800860c:	f06f 0202 	mvn.w	r2, #2
 8008610:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	2201      	movs	r2, #1
 8008616:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	681b      	ldr	r3, [r3, #0]
 800861c:	699b      	ldr	r3, [r3, #24]
 800861e:	f003 0303 	and.w	r3, r3, #3
 8008622:	2b00      	cmp	r3, #0
 8008624:	d003      	beq.n	800862e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008626:	6878      	ldr	r0, [r7, #4]
 8008628:	f7fb fd42 	bl	80040b0 <HAL_TIM_IC_CaptureCallback>
 800862c:	e005      	b.n	800863a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800862e:	6878      	ldr	r0, [r7, #4]
 8008630:	f000 fb3a 	bl	8008ca8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008634:	6878      	ldr	r0, [r7, #4]
 8008636:	f000 fb40 	bl	8008cba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	2200      	movs	r2, #0
 800863e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	691b      	ldr	r3, [r3, #16]
 8008646:	f003 0304 	and.w	r3, r3, #4
 800864a:	2b04      	cmp	r3, #4
 800864c:	d122      	bne.n	8008694 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	681b      	ldr	r3, [r3, #0]
 8008652:	68db      	ldr	r3, [r3, #12]
 8008654:	f003 0304 	and.w	r3, r3, #4
 8008658:	2b04      	cmp	r3, #4
 800865a:	d11b      	bne.n	8008694 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	f06f 0204 	mvn.w	r2, #4
 8008664:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	2202      	movs	r2, #2
 800866a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	681b      	ldr	r3, [r3, #0]
 8008670:	699b      	ldr	r3, [r3, #24]
 8008672:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008676:	2b00      	cmp	r3, #0
 8008678:	d003      	beq.n	8008682 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800867a:	6878      	ldr	r0, [r7, #4]
 800867c:	f7fb fd18 	bl	80040b0 <HAL_TIM_IC_CaptureCallback>
 8008680:	e005      	b.n	800868e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008682:	6878      	ldr	r0, [r7, #4]
 8008684:	f000 fb10 	bl	8008ca8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008688:	6878      	ldr	r0, [r7, #4]
 800868a:	f000 fb16 	bl	8008cba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	2200      	movs	r2, #0
 8008692:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	681b      	ldr	r3, [r3, #0]
 8008698:	691b      	ldr	r3, [r3, #16]
 800869a:	f003 0308 	and.w	r3, r3, #8
 800869e:	2b08      	cmp	r3, #8
 80086a0:	d122      	bne.n	80086e8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	681b      	ldr	r3, [r3, #0]
 80086a6:	68db      	ldr	r3, [r3, #12]
 80086a8:	f003 0308 	and.w	r3, r3, #8
 80086ac:	2b08      	cmp	r3, #8
 80086ae:	d11b      	bne.n	80086e8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	f06f 0208 	mvn.w	r2, #8
 80086b8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	2204      	movs	r2, #4
 80086be:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	681b      	ldr	r3, [r3, #0]
 80086c4:	69db      	ldr	r3, [r3, #28]
 80086c6:	f003 0303 	and.w	r3, r3, #3
 80086ca:	2b00      	cmp	r3, #0
 80086cc:	d003      	beq.n	80086d6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80086ce:	6878      	ldr	r0, [r7, #4]
 80086d0:	f7fb fcee 	bl	80040b0 <HAL_TIM_IC_CaptureCallback>
 80086d4:	e005      	b.n	80086e2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80086d6:	6878      	ldr	r0, [r7, #4]
 80086d8:	f000 fae6 	bl	8008ca8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80086dc:	6878      	ldr	r0, [r7, #4]
 80086de:	f000 faec 	bl	8008cba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	2200      	movs	r2, #0
 80086e6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	691b      	ldr	r3, [r3, #16]
 80086ee:	f003 0310 	and.w	r3, r3, #16
 80086f2:	2b10      	cmp	r3, #16
 80086f4:	d122      	bne.n	800873c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	681b      	ldr	r3, [r3, #0]
 80086fa:	68db      	ldr	r3, [r3, #12]
 80086fc:	f003 0310 	and.w	r3, r3, #16
 8008700:	2b10      	cmp	r3, #16
 8008702:	d11b      	bne.n	800873c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	f06f 0210 	mvn.w	r2, #16
 800870c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	2208      	movs	r2, #8
 8008712:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	681b      	ldr	r3, [r3, #0]
 8008718:	69db      	ldr	r3, [r3, #28]
 800871a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800871e:	2b00      	cmp	r3, #0
 8008720:	d003      	beq.n	800872a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008722:	6878      	ldr	r0, [r7, #4]
 8008724:	f7fb fcc4 	bl	80040b0 <HAL_TIM_IC_CaptureCallback>
 8008728:	e005      	b.n	8008736 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800872a:	6878      	ldr	r0, [r7, #4]
 800872c:	f000 fabc 	bl	8008ca8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008730:	6878      	ldr	r0, [r7, #4]
 8008732:	f000 fac2 	bl	8008cba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	2200      	movs	r2, #0
 800873a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	681b      	ldr	r3, [r3, #0]
 8008740:	691b      	ldr	r3, [r3, #16]
 8008742:	f003 0301 	and.w	r3, r3, #1
 8008746:	2b01      	cmp	r3, #1
 8008748:	d10e      	bne.n	8008768 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	681b      	ldr	r3, [r3, #0]
 800874e:	68db      	ldr	r3, [r3, #12]
 8008750:	f003 0301 	and.w	r3, r3, #1
 8008754:	2b01      	cmp	r3, #1
 8008756:	d107      	bne.n	8008768 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	681b      	ldr	r3, [r3, #0]
 800875c:	f06f 0201 	mvn.w	r2, #1
 8008760:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008762:	6878      	ldr	r0, [r7, #4]
 8008764:	f7fa fef4 	bl	8003550 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	691b      	ldr	r3, [r3, #16]
 800876e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008772:	2b80      	cmp	r3, #128	; 0x80
 8008774:	d10e      	bne.n	8008794 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	681b      	ldr	r3, [r3, #0]
 800877a:	68db      	ldr	r3, [r3, #12]
 800877c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008780:	2b80      	cmp	r3, #128	; 0x80
 8008782:	d107      	bne.n	8008794 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	681b      	ldr	r3, [r3, #0]
 8008788:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800878c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800878e:	6878      	ldr	r0, [r7, #4]
 8008790:	f000 ffae 	bl	80096f0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	681b      	ldr	r3, [r3, #0]
 8008798:	691b      	ldr	r3, [r3, #16]
 800879a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800879e:	2b40      	cmp	r3, #64	; 0x40
 80087a0:	d10e      	bne.n	80087c0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	68db      	ldr	r3, [r3, #12]
 80087a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80087ac:	2b40      	cmp	r3, #64	; 0x40
 80087ae:	d107      	bne.n	80087c0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	681b      	ldr	r3, [r3, #0]
 80087b4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80087b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80087ba:	6878      	ldr	r0, [r7, #4]
 80087bc:	f000 fa86 	bl	8008ccc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	681b      	ldr	r3, [r3, #0]
 80087c4:	691b      	ldr	r3, [r3, #16]
 80087c6:	f003 0320 	and.w	r3, r3, #32
 80087ca:	2b20      	cmp	r3, #32
 80087cc:	d10e      	bne.n	80087ec <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	681b      	ldr	r3, [r3, #0]
 80087d2:	68db      	ldr	r3, [r3, #12]
 80087d4:	f003 0320 	and.w	r3, r3, #32
 80087d8:	2b20      	cmp	r3, #32
 80087da:	d107      	bne.n	80087ec <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	681b      	ldr	r3, [r3, #0]
 80087e0:	f06f 0220 	mvn.w	r2, #32
 80087e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80087e6:	6878      	ldr	r0, [r7, #4]
 80087e8:	f000 ff79 	bl	80096de <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80087ec:	bf00      	nop
 80087ee:	3708      	adds	r7, #8
 80087f0:	46bd      	mov	sp, r7
 80087f2:	bd80      	pop	{r7, pc}

080087f4 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80087f4:	b580      	push	{r7, lr}
 80087f6:	b084      	sub	sp, #16
 80087f8:	af00      	add	r7, sp, #0
 80087fa:	60f8      	str	r0, [r7, #12]
 80087fc:	60b9      	str	r1, [r7, #8]
 80087fe:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008800:	68fb      	ldr	r3, [r7, #12]
 8008802:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008806:	2b01      	cmp	r3, #1
 8008808:	d101      	bne.n	800880e <HAL_TIM_IC_ConfigChannel+0x1a>
 800880a:	2302      	movs	r3, #2
 800880c:	e082      	b.n	8008914 <HAL_TIM_IC_ConfigChannel+0x120>
 800880e:	68fb      	ldr	r3, [r7, #12]
 8008810:	2201      	movs	r2, #1
 8008812:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	2b00      	cmp	r3, #0
 800881a:	d11b      	bne.n	8008854 <HAL_TIM_IC_ConfigChannel+0x60>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800881c:	68fb      	ldr	r3, [r7, #12]
 800881e:	6818      	ldr	r0, [r3, #0]
 8008820:	68bb      	ldr	r3, [r7, #8]
 8008822:	6819      	ldr	r1, [r3, #0]
 8008824:	68bb      	ldr	r3, [r7, #8]
 8008826:	685a      	ldr	r2, [r3, #4]
 8008828:	68bb      	ldr	r3, [r7, #8]
 800882a:	68db      	ldr	r3, [r3, #12]
 800882c:	f000 fc42 	bl	80090b4 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8008830:	68fb      	ldr	r3, [r7, #12]
 8008832:	681b      	ldr	r3, [r3, #0]
 8008834:	699a      	ldr	r2, [r3, #24]
 8008836:	68fb      	ldr	r3, [r7, #12]
 8008838:	681b      	ldr	r3, [r3, #0]
 800883a:	f022 020c 	bic.w	r2, r2, #12
 800883e:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8008840:	68fb      	ldr	r3, [r7, #12]
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	6999      	ldr	r1, [r3, #24]
 8008846:	68bb      	ldr	r3, [r7, #8]
 8008848:	689a      	ldr	r2, [r3, #8]
 800884a:	68fb      	ldr	r3, [r7, #12]
 800884c:	681b      	ldr	r3, [r3, #0]
 800884e:	430a      	orrs	r2, r1
 8008850:	619a      	str	r2, [r3, #24]
 8008852:	e05a      	b.n	800890a <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_2)
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	2b04      	cmp	r3, #4
 8008858:	d11c      	bne.n	8008894 <HAL_TIM_IC_ConfigChannel+0xa0>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800885a:	68fb      	ldr	r3, [r7, #12]
 800885c:	6818      	ldr	r0, [r3, #0]
 800885e:	68bb      	ldr	r3, [r7, #8]
 8008860:	6819      	ldr	r1, [r3, #0]
 8008862:	68bb      	ldr	r3, [r7, #8]
 8008864:	685a      	ldr	r2, [r3, #4]
 8008866:	68bb      	ldr	r3, [r7, #8]
 8008868:	68db      	ldr	r3, [r3, #12]
 800886a:	f000 fcab 	bl	80091c4 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800886e:	68fb      	ldr	r3, [r7, #12]
 8008870:	681b      	ldr	r3, [r3, #0]
 8008872:	699a      	ldr	r2, [r3, #24]
 8008874:	68fb      	ldr	r3, [r7, #12]
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800887c:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800887e:	68fb      	ldr	r3, [r7, #12]
 8008880:	681b      	ldr	r3, [r3, #0]
 8008882:	6999      	ldr	r1, [r3, #24]
 8008884:	68bb      	ldr	r3, [r7, #8]
 8008886:	689b      	ldr	r3, [r3, #8]
 8008888:	021a      	lsls	r2, r3, #8
 800888a:	68fb      	ldr	r3, [r7, #12]
 800888c:	681b      	ldr	r3, [r3, #0]
 800888e:	430a      	orrs	r2, r1
 8008890:	619a      	str	r2, [r3, #24]
 8008892:	e03a      	b.n	800890a <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_3)
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	2b08      	cmp	r3, #8
 8008898:	d11b      	bne.n	80088d2 <HAL_TIM_IC_ConfigChannel+0xde>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800889a:	68fb      	ldr	r3, [r7, #12]
 800889c:	6818      	ldr	r0, [r3, #0]
 800889e:	68bb      	ldr	r3, [r7, #8]
 80088a0:	6819      	ldr	r1, [r3, #0]
 80088a2:	68bb      	ldr	r3, [r7, #8]
 80088a4:	685a      	ldr	r2, [r3, #4]
 80088a6:	68bb      	ldr	r3, [r7, #8]
 80088a8:	68db      	ldr	r3, [r3, #12]
 80088aa:	f000 fcf6 	bl	800929a <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80088ae:	68fb      	ldr	r3, [r7, #12]
 80088b0:	681b      	ldr	r3, [r3, #0]
 80088b2:	69da      	ldr	r2, [r3, #28]
 80088b4:	68fb      	ldr	r3, [r7, #12]
 80088b6:	681b      	ldr	r3, [r3, #0]
 80088b8:	f022 020c 	bic.w	r2, r2, #12
 80088bc:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80088be:	68fb      	ldr	r3, [r7, #12]
 80088c0:	681b      	ldr	r3, [r3, #0]
 80088c2:	69d9      	ldr	r1, [r3, #28]
 80088c4:	68bb      	ldr	r3, [r7, #8]
 80088c6:	689a      	ldr	r2, [r3, #8]
 80088c8:	68fb      	ldr	r3, [r7, #12]
 80088ca:	681b      	ldr	r3, [r3, #0]
 80088cc:	430a      	orrs	r2, r1
 80088ce:	61da      	str	r2, [r3, #28]
 80088d0:	e01b      	b.n	800890a <HAL_TIM_IC_ConfigChannel+0x116>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 80088d2:	68fb      	ldr	r3, [r7, #12]
 80088d4:	6818      	ldr	r0, [r3, #0]
 80088d6:	68bb      	ldr	r3, [r7, #8]
 80088d8:	6819      	ldr	r1, [r3, #0]
 80088da:	68bb      	ldr	r3, [r7, #8]
 80088dc:	685a      	ldr	r2, [r3, #4]
 80088de:	68bb      	ldr	r3, [r7, #8]
 80088e0:	68db      	ldr	r3, [r3, #12]
 80088e2:	f000 fd15 	bl	8009310 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80088e6:	68fb      	ldr	r3, [r7, #12]
 80088e8:	681b      	ldr	r3, [r3, #0]
 80088ea:	69da      	ldr	r2, [r3, #28]
 80088ec:	68fb      	ldr	r3, [r7, #12]
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80088f4:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80088f6:	68fb      	ldr	r3, [r7, #12]
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	69d9      	ldr	r1, [r3, #28]
 80088fc:	68bb      	ldr	r3, [r7, #8]
 80088fe:	689b      	ldr	r3, [r3, #8]
 8008900:	021a      	lsls	r2, r3, #8
 8008902:	68fb      	ldr	r3, [r7, #12]
 8008904:	681b      	ldr	r3, [r3, #0]
 8008906:	430a      	orrs	r2, r1
 8008908:	61da      	str	r2, [r3, #28]
  }

  __HAL_UNLOCK(htim);
 800890a:	68fb      	ldr	r3, [r7, #12]
 800890c:	2200      	movs	r2, #0
 800890e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008912:	2300      	movs	r3, #0
}
 8008914:	4618      	mov	r0, r3
 8008916:	3710      	adds	r7, #16
 8008918:	46bd      	mov	sp, r7
 800891a:	bd80      	pop	{r7, pc}

0800891c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800891c:	b580      	push	{r7, lr}
 800891e:	b084      	sub	sp, #16
 8008920:	af00      	add	r7, sp, #0
 8008922:	60f8      	str	r0, [r7, #12]
 8008924:	60b9      	str	r1, [r7, #8]
 8008926:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008928:	68fb      	ldr	r3, [r7, #12]
 800892a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800892e:	2b01      	cmp	r3, #1
 8008930:	d101      	bne.n	8008936 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8008932:	2302      	movs	r3, #2
 8008934:	e0ac      	b.n	8008a90 <HAL_TIM_PWM_ConfigChannel+0x174>
 8008936:	68fb      	ldr	r3, [r7, #12]
 8008938:	2201      	movs	r2, #1
 800893a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	2b0c      	cmp	r3, #12
 8008942:	f200 809f 	bhi.w	8008a84 <HAL_TIM_PWM_ConfigChannel+0x168>
 8008946:	a201      	add	r2, pc, #4	; (adr r2, 800894c <HAL_TIM_PWM_ConfigChannel+0x30>)
 8008948:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800894c:	08008981 	.word	0x08008981
 8008950:	08008a85 	.word	0x08008a85
 8008954:	08008a85 	.word	0x08008a85
 8008958:	08008a85 	.word	0x08008a85
 800895c:	080089c1 	.word	0x080089c1
 8008960:	08008a85 	.word	0x08008a85
 8008964:	08008a85 	.word	0x08008a85
 8008968:	08008a85 	.word	0x08008a85
 800896c:	08008a03 	.word	0x08008a03
 8008970:	08008a85 	.word	0x08008a85
 8008974:	08008a85 	.word	0x08008a85
 8008978:	08008a85 	.word	0x08008a85
 800897c:	08008a43 	.word	0x08008a43
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008980:	68fb      	ldr	r3, [r7, #12]
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	68b9      	ldr	r1, [r7, #8]
 8008986:	4618      	mov	r0, r3
 8008988:	f000 fa0c 	bl	8008da4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800898c:	68fb      	ldr	r3, [r7, #12]
 800898e:	681b      	ldr	r3, [r3, #0]
 8008990:	699a      	ldr	r2, [r3, #24]
 8008992:	68fb      	ldr	r3, [r7, #12]
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	f042 0208 	orr.w	r2, r2, #8
 800899a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800899c:	68fb      	ldr	r3, [r7, #12]
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	699a      	ldr	r2, [r3, #24]
 80089a2:	68fb      	ldr	r3, [r7, #12]
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	f022 0204 	bic.w	r2, r2, #4
 80089aa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80089ac:	68fb      	ldr	r3, [r7, #12]
 80089ae:	681b      	ldr	r3, [r3, #0]
 80089b0:	6999      	ldr	r1, [r3, #24]
 80089b2:	68bb      	ldr	r3, [r7, #8]
 80089b4:	691a      	ldr	r2, [r3, #16]
 80089b6:	68fb      	ldr	r3, [r7, #12]
 80089b8:	681b      	ldr	r3, [r3, #0]
 80089ba:	430a      	orrs	r2, r1
 80089bc:	619a      	str	r2, [r3, #24]
      break;
 80089be:	e062      	b.n	8008a86 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80089c0:	68fb      	ldr	r3, [r7, #12]
 80089c2:	681b      	ldr	r3, [r3, #0]
 80089c4:	68b9      	ldr	r1, [r7, #8]
 80089c6:	4618      	mov	r0, r3
 80089c8:	f000 fa52 	bl	8008e70 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80089cc:	68fb      	ldr	r3, [r7, #12]
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	699a      	ldr	r2, [r3, #24]
 80089d2:	68fb      	ldr	r3, [r7, #12]
 80089d4:	681b      	ldr	r3, [r3, #0]
 80089d6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80089da:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80089dc:	68fb      	ldr	r3, [r7, #12]
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	699a      	ldr	r2, [r3, #24]
 80089e2:	68fb      	ldr	r3, [r7, #12]
 80089e4:	681b      	ldr	r3, [r3, #0]
 80089e6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80089ea:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80089ec:	68fb      	ldr	r3, [r7, #12]
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	6999      	ldr	r1, [r3, #24]
 80089f2:	68bb      	ldr	r3, [r7, #8]
 80089f4:	691b      	ldr	r3, [r3, #16]
 80089f6:	021a      	lsls	r2, r3, #8
 80089f8:	68fb      	ldr	r3, [r7, #12]
 80089fa:	681b      	ldr	r3, [r3, #0]
 80089fc:	430a      	orrs	r2, r1
 80089fe:	619a      	str	r2, [r3, #24]
      break;
 8008a00:	e041      	b.n	8008a86 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008a02:	68fb      	ldr	r3, [r7, #12]
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	68b9      	ldr	r1, [r7, #8]
 8008a08:	4618      	mov	r0, r3
 8008a0a:	f000 fa9b 	bl	8008f44 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008a0e:	68fb      	ldr	r3, [r7, #12]
 8008a10:	681b      	ldr	r3, [r3, #0]
 8008a12:	69da      	ldr	r2, [r3, #28]
 8008a14:	68fb      	ldr	r3, [r7, #12]
 8008a16:	681b      	ldr	r3, [r3, #0]
 8008a18:	f042 0208 	orr.w	r2, r2, #8
 8008a1c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008a1e:	68fb      	ldr	r3, [r7, #12]
 8008a20:	681b      	ldr	r3, [r3, #0]
 8008a22:	69da      	ldr	r2, [r3, #28]
 8008a24:	68fb      	ldr	r3, [r7, #12]
 8008a26:	681b      	ldr	r3, [r3, #0]
 8008a28:	f022 0204 	bic.w	r2, r2, #4
 8008a2c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008a2e:	68fb      	ldr	r3, [r7, #12]
 8008a30:	681b      	ldr	r3, [r3, #0]
 8008a32:	69d9      	ldr	r1, [r3, #28]
 8008a34:	68bb      	ldr	r3, [r7, #8]
 8008a36:	691a      	ldr	r2, [r3, #16]
 8008a38:	68fb      	ldr	r3, [r7, #12]
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	430a      	orrs	r2, r1
 8008a3e:	61da      	str	r2, [r3, #28]
      break;
 8008a40:	e021      	b.n	8008a86 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008a42:	68fb      	ldr	r3, [r7, #12]
 8008a44:	681b      	ldr	r3, [r3, #0]
 8008a46:	68b9      	ldr	r1, [r7, #8]
 8008a48:	4618      	mov	r0, r3
 8008a4a:	f000 fae5 	bl	8009018 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008a4e:	68fb      	ldr	r3, [r7, #12]
 8008a50:	681b      	ldr	r3, [r3, #0]
 8008a52:	69da      	ldr	r2, [r3, #28]
 8008a54:	68fb      	ldr	r3, [r7, #12]
 8008a56:	681b      	ldr	r3, [r3, #0]
 8008a58:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008a5c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008a5e:	68fb      	ldr	r3, [r7, #12]
 8008a60:	681b      	ldr	r3, [r3, #0]
 8008a62:	69da      	ldr	r2, [r3, #28]
 8008a64:	68fb      	ldr	r3, [r7, #12]
 8008a66:	681b      	ldr	r3, [r3, #0]
 8008a68:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008a6c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008a6e:	68fb      	ldr	r3, [r7, #12]
 8008a70:	681b      	ldr	r3, [r3, #0]
 8008a72:	69d9      	ldr	r1, [r3, #28]
 8008a74:	68bb      	ldr	r3, [r7, #8]
 8008a76:	691b      	ldr	r3, [r3, #16]
 8008a78:	021a      	lsls	r2, r3, #8
 8008a7a:	68fb      	ldr	r3, [r7, #12]
 8008a7c:	681b      	ldr	r3, [r3, #0]
 8008a7e:	430a      	orrs	r2, r1
 8008a80:	61da      	str	r2, [r3, #28]
      break;
 8008a82:	e000      	b.n	8008a86 <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8008a84:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008a86:	68fb      	ldr	r3, [r7, #12]
 8008a88:	2200      	movs	r2, #0
 8008a8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008a8e:	2300      	movs	r3, #0
}
 8008a90:	4618      	mov	r0, r3
 8008a92:	3710      	adds	r7, #16
 8008a94:	46bd      	mov	sp, r7
 8008a96:	bd80      	pop	{r7, pc}

08008a98 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008a98:	b580      	push	{r7, lr}
 8008a9a:	b084      	sub	sp, #16
 8008a9c:	af00      	add	r7, sp, #0
 8008a9e:	6078      	str	r0, [r7, #4]
 8008aa0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008aa8:	2b01      	cmp	r3, #1
 8008aaa:	d101      	bne.n	8008ab0 <HAL_TIM_ConfigClockSource+0x18>
 8008aac:	2302      	movs	r3, #2
 8008aae:	e0b3      	b.n	8008c18 <HAL_TIM_ConfigClockSource+0x180>
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	2201      	movs	r2, #1
 8008ab4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	2202      	movs	r2, #2
 8008abc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	681b      	ldr	r3, [r3, #0]
 8008ac4:	689b      	ldr	r3, [r3, #8]
 8008ac6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008ac8:	68fb      	ldr	r3, [r7, #12]
 8008aca:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8008ace:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008ad0:	68fb      	ldr	r3, [r7, #12]
 8008ad2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008ad6:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	681b      	ldr	r3, [r3, #0]
 8008adc:	68fa      	ldr	r2, [r7, #12]
 8008ade:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008ae0:	683b      	ldr	r3, [r7, #0]
 8008ae2:	681b      	ldr	r3, [r3, #0]
 8008ae4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008ae8:	d03e      	beq.n	8008b68 <HAL_TIM_ConfigClockSource+0xd0>
 8008aea:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008aee:	f200 8087 	bhi.w	8008c00 <HAL_TIM_ConfigClockSource+0x168>
 8008af2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008af6:	f000 8085 	beq.w	8008c04 <HAL_TIM_ConfigClockSource+0x16c>
 8008afa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008afe:	d87f      	bhi.n	8008c00 <HAL_TIM_ConfigClockSource+0x168>
 8008b00:	2b70      	cmp	r3, #112	; 0x70
 8008b02:	d01a      	beq.n	8008b3a <HAL_TIM_ConfigClockSource+0xa2>
 8008b04:	2b70      	cmp	r3, #112	; 0x70
 8008b06:	d87b      	bhi.n	8008c00 <HAL_TIM_ConfigClockSource+0x168>
 8008b08:	2b60      	cmp	r3, #96	; 0x60
 8008b0a:	d050      	beq.n	8008bae <HAL_TIM_ConfigClockSource+0x116>
 8008b0c:	2b60      	cmp	r3, #96	; 0x60
 8008b0e:	d877      	bhi.n	8008c00 <HAL_TIM_ConfigClockSource+0x168>
 8008b10:	2b50      	cmp	r3, #80	; 0x50
 8008b12:	d03c      	beq.n	8008b8e <HAL_TIM_ConfigClockSource+0xf6>
 8008b14:	2b50      	cmp	r3, #80	; 0x50
 8008b16:	d873      	bhi.n	8008c00 <HAL_TIM_ConfigClockSource+0x168>
 8008b18:	2b40      	cmp	r3, #64	; 0x40
 8008b1a:	d058      	beq.n	8008bce <HAL_TIM_ConfigClockSource+0x136>
 8008b1c:	2b40      	cmp	r3, #64	; 0x40
 8008b1e:	d86f      	bhi.n	8008c00 <HAL_TIM_ConfigClockSource+0x168>
 8008b20:	2b30      	cmp	r3, #48	; 0x30
 8008b22:	d064      	beq.n	8008bee <HAL_TIM_ConfigClockSource+0x156>
 8008b24:	2b30      	cmp	r3, #48	; 0x30
 8008b26:	d86b      	bhi.n	8008c00 <HAL_TIM_ConfigClockSource+0x168>
 8008b28:	2b20      	cmp	r3, #32
 8008b2a:	d060      	beq.n	8008bee <HAL_TIM_ConfigClockSource+0x156>
 8008b2c:	2b20      	cmp	r3, #32
 8008b2e:	d867      	bhi.n	8008c00 <HAL_TIM_ConfigClockSource+0x168>
 8008b30:	2b00      	cmp	r3, #0
 8008b32:	d05c      	beq.n	8008bee <HAL_TIM_ConfigClockSource+0x156>
 8008b34:	2b10      	cmp	r3, #16
 8008b36:	d05a      	beq.n	8008bee <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8008b38:	e062      	b.n	8008c00 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	6818      	ldr	r0, [r3, #0]
 8008b3e:	683b      	ldr	r3, [r7, #0]
 8008b40:	6899      	ldr	r1, [r3, #8]
 8008b42:	683b      	ldr	r3, [r7, #0]
 8008b44:	685a      	ldr	r2, [r3, #4]
 8008b46:	683b      	ldr	r3, [r7, #0]
 8008b48:	68db      	ldr	r3, [r3, #12]
 8008b4a:	f000 fc37 	bl	80093bc <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	681b      	ldr	r3, [r3, #0]
 8008b52:	689b      	ldr	r3, [r3, #8]
 8008b54:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008b56:	68fb      	ldr	r3, [r7, #12]
 8008b58:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8008b5c:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	681b      	ldr	r3, [r3, #0]
 8008b62:	68fa      	ldr	r2, [r7, #12]
 8008b64:	609a      	str	r2, [r3, #8]
      break;
 8008b66:	e04e      	b.n	8008c06 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	6818      	ldr	r0, [r3, #0]
 8008b6c:	683b      	ldr	r3, [r7, #0]
 8008b6e:	6899      	ldr	r1, [r3, #8]
 8008b70:	683b      	ldr	r3, [r7, #0]
 8008b72:	685a      	ldr	r2, [r3, #4]
 8008b74:	683b      	ldr	r3, [r7, #0]
 8008b76:	68db      	ldr	r3, [r3, #12]
 8008b78:	f000 fc20 	bl	80093bc <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	689a      	ldr	r2, [r3, #8]
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008b8a:	609a      	str	r2, [r3, #8]
      break;
 8008b8c:	e03b      	b.n	8008c06 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	6818      	ldr	r0, [r3, #0]
 8008b92:	683b      	ldr	r3, [r7, #0]
 8008b94:	6859      	ldr	r1, [r3, #4]
 8008b96:	683b      	ldr	r3, [r7, #0]
 8008b98:	68db      	ldr	r3, [r3, #12]
 8008b9a:	461a      	mov	r2, r3
 8008b9c:	f000 fae4 	bl	8009168 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	2150      	movs	r1, #80	; 0x50
 8008ba6:	4618      	mov	r0, r3
 8008ba8:	f000 fbee 	bl	8009388 <TIM_ITRx_SetConfig>
      break;
 8008bac:	e02b      	b.n	8008c06 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	6818      	ldr	r0, [r3, #0]
 8008bb2:	683b      	ldr	r3, [r7, #0]
 8008bb4:	6859      	ldr	r1, [r3, #4]
 8008bb6:	683b      	ldr	r3, [r7, #0]
 8008bb8:	68db      	ldr	r3, [r3, #12]
 8008bba:	461a      	mov	r2, r3
 8008bbc:	f000 fb3e 	bl	800923c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	2160      	movs	r1, #96	; 0x60
 8008bc6:	4618      	mov	r0, r3
 8008bc8:	f000 fbde 	bl	8009388 <TIM_ITRx_SetConfig>
      break;
 8008bcc:	e01b      	b.n	8008c06 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	6818      	ldr	r0, [r3, #0]
 8008bd2:	683b      	ldr	r3, [r7, #0]
 8008bd4:	6859      	ldr	r1, [r3, #4]
 8008bd6:	683b      	ldr	r3, [r7, #0]
 8008bd8:	68db      	ldr	r3, [r3, #12]
 8008bda:	461a      	mov	r2, r3
 8008bdc:	f000 fac4 	bl	8009168 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	681b      	ldr	r3, [r3, #0]
 8008be4:	2140      	movs	r1, #64	; 0x40
 8008be6:	4618      	mov	r0, r3
 8008be8:	f000 fbce 	bl	8009388 <TIM_ITRx_SetConfig>
      break;
 8008bec:	e00b      	b.n	8008c06 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	681a      	ldr	r2, [r3, #0]
 8008bf2:	683b      	ldr	r3, [r7, #0]
 8008bf4:	681b      	ldr	r3, [r3, #0]
 8008bf6:	4619      	mov	r1, r3
 8008bf8:	4610      	mov	r0, r2
 8008bfa:	f000 fbc5 	bl	8009388 <TIM_ITRx_SetConfig>
        break;
 8008bfe:	e002      	b.n	8008c06 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8008c00:	bf00      	nop
 8008c02:	e000      	b.n	8008c06 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8008c04:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	2201      	movs	r2, #1
 8008c0a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	2200      	movs	r2, #0
 8008c12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008c16:	2300      	movs	r3, #0
}
 8008c18:	4618      	mov	r0, r3
 8008c1a:	3710      	adds	r7, #16
 8008c1c:	46bd      	mov	sp, r7
 8008c1e:	bd80      	pop	{r7, pc}

08008c20 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008c20:	b480      	push	{r7}
 8008c22:	b085      	sub	sp, #20
 8008c24:	af00      	add	r7, sp, #0
 8008c26:	6078      	str	r0, [r7, #4]
 8008c28:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8008c2a:	2300      	movs	r3, #0
 8008c2c:	60fb      	str	r3, [r7, #12]
 8008c2e:	683b      	ldr	r3, [r7, #0]
 8008c30:	2b0c      	cmp	r3, #12
 8008c32:	d831      	bhi.n	8008c98 <HAL_TIM_ReadCapturedValue+0x78>
 8008c34:	a201      	add	r2, pc, #4	; (adr r2, 8008c3c <HAL_TIM_ReadCapturedValue+0x1c>)
 8008c36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c3a:	bf00      	nop
 8008c3c:	08008c71 	.word	0x08008c71
 8008c40:	08008c99 	.word	0x08008c99
 8008c44:	08008c99 	.word	0x08008c99
 8008c48:	08008c99 	.word	0x08008c99
 8008c4c:	08008c7b 	.word	0x08008c7b
 8008c50:	08008c99 	.word	0x08008c99
 8008c54:	08008c99 	.word	0x08008c99
 8008c58:	08008c99 	.word	0x08008c99
 8008c5c:	08008c85 	.word	0x08008c85
 8008c60:	08008c99 	.word	0x08008c99
 8008c64:	08008c99 	.word	0x08008c99
 8008c68:	08008c99 	.word	0x08008c99
 8008c6c:	08008c8f 	.word	0x08008c8f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	681b      	ldr	r3, [r3, #0]
 8008c74:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008c76:	60fb      	str	r3, [r7, #12]

      break;
 8008c78:	e00f      	b.n	8008c9a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	681b      	ldr	r3, [r3, #0]
 8008c7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c80:	60fb      	str	r3, [r7, #12]

      break;
 8008c82:	e00a      	b.n	8008c9a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008c8a:	60fb      	str	r3, [r7, #12]

      break;
 8008c8c:	e005      	b.n	8008c9a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	681b      	ldr	r3, [r3, #0]
 8008c92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008c94:	60fb      	str	r3, [r7, #12]

      break;
 8008c96:	e000      	b.n	8008c9a <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8008c98:	bf00      	nop
  }

  return tmpreg;
 8008c9a:	68fb      	ldr	r3, [r7, #12]
}
 8008c9c:	4618      	mov	r0, r3
 8008c9e:	3714      	adds	r7, #20
 8008ca0:	46bd      	mov	sp, r7
 8008ca2:	bc80      	pop	{r7}
 8008ca4:	4770      	bx	lr
 8008ca6:	bf00      	nop

08008ca8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008ca8:	b480      	push	{r7}
 8008caa:	b083      	sub	sp, #12
 8008cac:	af00      	add	r7, sp, #0
 8008cae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008cb0:	bf00      	nop
 8008cb2:	370c      	adds	r7, #12
 8008cb4:	46bd      	mov	sp, r7
 8008cb6:	bc80      	pop	{r7}
 8008cb8:	4770      	bx	lr

08008cba <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008cba:	b480      	push	{r7}
 8008cbc:	b083      	sub	sp, #12
 8008cbe:	af00      	add	r7, sp, #0
 8008cc0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008cc2:	bf00      	nop
 8008cc4:	370c      	adds	r7, #12
 8008cc6:	46bd      	mov	sp, r7
 8008cc8:	bc80      	pop	{r7}
 8008cca:	4770      	bx	lr

08008ccc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008ccc:	b480      	push	{r7}
 8008cce:	b083      	sub	sp, #12
 8008cd0:	af00      	add	r7, sp, #0
 8008cd2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008cd4:	bf00      	nop
 8008cd6:	370c      	adds	r7, #12
 8008cd8:	46bd      	mov	sp, r7
 8008cda:	bc80      	pop	{r7}
 8008cdc:	4770      	bx	lr
	...

08008ce0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8008ce0:	b480      	push	{r7}
 8008ce2:	b085      	sub	sp, #20
 8008ce4:	af00      	add	r7, sp, #0
 8008ce6:	6078      	str	r0, [r7, #4]
 8008ce8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	681b      	ldr	r3, [r3, #0]
 8008cee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	4a29      	ldr	r2, [pc, #164]	; (8008d98 <TIM_Base_SetConfig+0xb8>)
 8008cf4:	4293      	cmp	r3, r2
 8008cf6:	d00b      	beq.n	8008d10 <TIM_Base_SetConfig+0x30>
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008cfe:	d007      	beq.n	8008d10 <TIM_Base_SetConfig+0x30>
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	4a26      	ldr	r2, [pc, #152]	; (8008d9c <TIM_Base_SetConfig+0xbc>)
 8008d04:	4293      	cmp	r3, r2
 8008d06:	d003      	beq.n	8008d10 <TIM_Base_SetConfig+0x30>
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	4a25      	ldr	r2, [pc, #148]	; (8008da0 <TIM_Base_SetConfig+0xc0>)
 8008d0c:	4293      	cmp	r3, r2
 8008d0e:	d108      	bne.n	8008d22 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008d10:	68fb      	ldr	r3, [r7, #12]
 8008d12:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008d16:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008d18:	683b      	ldr	r3, [r7, #0]
 8008d1a:	685b      	ldr	r3, [r3, #4]
 8008d1c:	68fa      	ldr	r2, [r7, #12]
 8008d1e:	4313      	orrs	r3, r2
 8008d20:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	4a1c      	ldr	r2, [pc, #112]	; (8008d98 <TIM_Base_SetConfig+0xb8>)
 8008d26:	4293      	cmp	r3, r2
 8008d28:	d00b      	beq.n	8008d42 <TIM_Base_SetConfig+0x62>
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008d30:	d007      	beq.n	8008d42 <TIM_Base_SetConfig+0x62>
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	4a19      	ldr	r2, [pc, #100]	; (8008d9c <TIM_Base_SetConfig+0xbc>)
 8008d36:	4293      	cmp	r3, r2
 8008d38:	d003      	beq.n	8008d42 <TIM_Base_SetConfig+0x62>
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	4a18      	ldr	r2, [pc, #96]	; (8008da0 <TIM_Base_SetConfig+0xc0>)
 8008d3e:	4293      	cmp	r3, r2
 8008d40:	d108      	bne.n	8008d54 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008d42:	68fb      	ldr	r3, [r7, #12]
 8008d44:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008d48:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008d4a:	683b      	ldr	r3, [r7, #0]
 8008d4c:	68db      	ldr	r3, [r3, #12]
 8008d4e:	68fa      	ldr	r2, [r7, #12]
 8008d50:	4313      	orrs	r3, r2
 8008d52:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008d54:	68fb      	ldr	r3, [r7, #12]
 8008d56:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008d5a:	683b      	ldr	r3, [r7, #0]
 8008d5c:	695b      	ldr	r3, [r3, #20]
 8008d5e:	4313      	orrs	r3, r2
 8008d60:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	68fa      	ldr	r2, [r7, #12]
 8008d66:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008d68:	683b      	ldr	r3, [r7, #0]
 8008d6a:	689a      	ldr	r2, [r3, #8]
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008d70:	683b      	ldr	r3, [r7, #0]
 8008d72:	681a      	ldr	r2, [r3, #0]
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	4a07      	ldr	r2, [pc, #28]	; (8008d98 <TIM_Base_SetConfig+0xb8>)
 8008d7c:	4293      	cmp	r3, r2
 8008d7e:	d103      	bne.n	8008d88 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008d80:	683b      	ldr	r3, [r7, #0]
 8008d82:	691a      	ldr	r2, [r3, #16]
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	2201      	movs	r2, #1
 8008d8c:	615a      	str	r2, [r3, #20]
}
 8008d8e:	bf00      	nop
 8008d90:	3714      	adds	r7, #20
 8008d92:	46bd      	mov	sp, r7
 8008d94:	bc80      	pop	{r7}
 8008d96:	4770      	bx	lr
 8008d98:	40012c00 	.word	0x40012c00
 8008d9c:	40000400 	.word	0x40000400
 8008da0:	40000800 	.word	0x40000800

08008da4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008da4:	b480      	push	{r7}
 8008da6:	b087      	sub	sp, #28
 8008da8:	af00      	add	r7, sp, #0
 8008daa:	6078      	str	r0, [r7, #4]
 8008dac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	6a1b      	ldr	r3, [r3, #32]
 8008db2:	f023 0201 	bic.w	r2, r3, #1
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	6a1b      	ldr	r3, [r3, #32]
 8008dbe:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	685b      	ldr	r3, [r3, #4]
 8008dc4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	699b      	ldr	r3, [r3, #24]
 8008dca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008dcc:	68fb      	ldr	r3, [r7, #12]
 8008dce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008dd2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008dd4:	68fb      	ldr	r3, [r7, #12]
 8008dd6:	f023 0303 	bic.w	r3, r3, #3
 8008dda:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008ddc:	683b      	ldr	r3, [r7, #0]
 8008dde:	681b      	ldr	r3, [r3, #0]
 8008de0:	68fa      	ldr	r2, [r7, #12]
 8008de2:	4313      	orrs	r3, r2
 8008de4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008de6:	697b      	ldr	r3, [r7, #20]
 8008de8:	f023 0302 	bic.w	r3, r3, #2
 8008dec:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008dee:	683b      	ldr	r3, [r7, #0]
 8008df0:	689b      	ldr	r3, [r3, #8]
 8008df2:	697a      	ldr	r2, [r7, #20]
 8008df4:	4313      	orrs	r3, r2
 8008df6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	4a1c      	ldr	r2, [pc, #112]	; (8008e6c <TIM_OC1_SetConfig+0xc8>)
 8008dfc:	4293      	cmp	r3, r2
 8008dfe:	d10c      	bne.n	8008e1a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008e00:	697b      	ldr	r3, [r7, #20]
 8008e02:	f023 0308 	bic.w	r3, r3, #8
 8008e06:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008e08:	683b      	ldr	r3, [r7, #0]
 8008e0a:	68db      	ldr	r3, [r3, #12]
 8008e0c:	697a      	ldr	r2, [r7, #20]
 8008e0e:	4313      	orrs	r3, r2
 8008e10:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008e12:	697b      	ldr	r3, [r7, #20]
 8008e14:	f023 0304 	bic.w	r3, r3, #4
 8008e18:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	4a13      	ldr	r2, [pc, #76]	; (8008e6c <TIM_OC1_SetConfig+0xc8>)
 8008e1e:	4293      	cmp	r3, r2
 8008e20:	d111      	bne.n	8008e46 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8008e22:	693b      	ldr	r3, [r7, #16]
 8008e24:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008e28:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008e2a:	693b      	ldr	r3, [r7, #16]
 8008e2c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008e30:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008e32:	683b      	ldr	r3, [r7, #0]
 8008e34:	695b      	ldr	r3, [r3, #20]
 8008e36:	693a      	ldr	r2, [r7, #16]
 8008e38:	4313      	orrs	r3, r2
 8008e3a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008e3c:	683b      	ldr	r3, [r7, #0]
 8008e3e:	699b      	ldr	r3, [r3, #24]
 8008e40:	693a      	ldr	r2, [r7, #16]
 8008e42:	4313      	orrs	r3, r2
 8008e44:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	693a      	ldr	r2, [r7, #16]
 8008e4a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	68fa      	ldr	r2, [r7, #12]
 8008e50:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008e52:	683b      	ldr	r3, [r7, #0]
 8008e54:	685a      	ldr	r2, [r3, #4]
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	697a      	ldr	r2, [r7, #20]
 8008e5e:	621a      	str	r2, [r3, #32]
}
 8008e60:	bf00      	nop
 8008e62:	371c      	adds	r7, #28
 8008e64:	46bd      	mov	sp, r7
 8008e66:	bc80      	pop	{r7}
 8008e68:	4770      	bx	lr
 8008e6a:	bf00      	nop
 8008e6c:	40012c00 	.word	0x40012c00

08008e70 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008e70:	b480      	push	{r7}
 8008e72:	b087      	sub	sp, #28
 8008e74:	af00      	add	r7, sp, #0
 8008e76:	6078      	str	r0, [r7, #4]
 8008e78:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	6a1b      	ldr	r3, [r3, #32]
 8008e7e:	f023 0210 	bic.w	r2, r3, #16
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	6a1b      	ldr	r3, [r3, #32]
 8008e8a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	685b      	ldr	r3, [r3, #4]
 8008e90:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	699b      	ldr	r3, [r3, #24]
 8008e96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008e98:	68fb      	ldr	r3, [r7, #12]
 8008e9a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008e9e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008ea0:	68fb      	ldr	r3, [r7, #12]
 8008ea2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008ea6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008ea8:	683b      	ldr	r3, [r7, #0]
 8008eaa:	681b      	ldr	r3, [r3, #0]
 8008eac:	021b      	lsls	r3, r3, #8
 8008eae:	68fa      	ldr	r2, [r7, #12]
 8008eb0:	4313      	orrs	r3, r2
 8008eb2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008eb4:	697b      	ldr	r3, [r7, #20]
 8008eb6:	f023 0320 	bic.w	r3, r3, #32
 8008eba:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008ebc:	683b      	ldr	r3, [r7, #0]
 8008ebe:	689b      	ldr	r3, [r3, #8]
 8008ec0:	011b      	lsls	r3, r3, #4
 8008ec2:	697a      	ldr	r2, [r7, #20]
 8008ec4:	4313      	orrs	r3, r2
 8008ec6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	4a1d      	ldr	r2, [pc, #116]	; (8008f40 <TIM_OC2_SetConfig+0xd0>)
 8008ecc:	4293      	cmp	r3, r2
 8008ece:	d10d      	bne.n	8008eec <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008ed0:	697b      	ldr	r3, [r7, #20]
 8008ed2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008ed6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008ed8:	683b      	ldr	r3, [r7, #0]
 8008eda:	68db      	ldr	r3, [r3, #12]
 8008edc:	011b      	lsls	r3, r3, #4
 8008ede:	697a      	ldr	r2, [r7, #20]
 8008ee0:	4313      	orrs	r3, r2
 8008ee2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008ee4:	697b      	ldr	r3, [r7, #20]
 8008ee6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008eea:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	4a14      	ldr	r2, [pc, #80]	; (8008f40 <TIM_OC2_SetConfig+0xd0>)
 8008ef0:	4293      	cmp	r3, r2
 8008ef2:	d113      	bne.n	8008f1c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008ef4:	693b      	ldr	r3, [r7, #16]
 8008ef6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008efa:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008efc:	693b      	ldr	r3, [r7, #16]
 8008efe:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008f02:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008f04:	683b      	ldr	r3, [r7, #0]
 8008f06:	695b      	ldr	r3, [r3, #20]
 8008f08:	009b      	lsls	r3, r3, #2
 8008f0a:	693a      	ldr	r2, [r7, #16]
 8008f0c:	4313      	orrs	r3, r2
 8008f0e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008f10:	683b      	ldr	r3, [r7, #0]
 8008f12:	699b      	ldr	r3, [r3, #24]
 8008f14:	009b      	lsls	r3, r3, #2
 8008f16:	693a      	ldr	r2, [r7, #16]
 8008f18:	4313      	orrs	r3, r2
 8008f1a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	693a      	ldr	r2, [r7, #16]
 8008f20:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	68fa      	ldr	r2, [r7, #12]
 8008f26:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008f28:	683b      	ldr	r3, [r7, #0]
 8008f2a:	685a      	ldr	r2, [r3, #4]
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	697a      	ldr	r2, [r7, #20]
 8008f34:	621a      	str	r2, [r3, #32]
}
 8008f36:	bf00      	nop
 8008f38:	371c      	adds	r7, #28
 8008f3a:	46bd      	mov	sp, r7
 8008f3c:	bc80      	pop	{r7}
 8008f3e:	4770      	bx	lr
 8008f40:	40012c00 	.word	0x40012c00

08008f44 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008f44:	b480      	push	{r7}
 8008f46:	b087      	sub	sp, #28
 8008f48:	af00      	add	r7, sp, #0
 8008f4a:	6078      	str	r0, [r7, #4]
 8008f4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	6a1b      	ldr	r3, [r3, #32]
 8008f52:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	6a1b      	ldr	r3, [r3, #32]
 8008f5e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	685b      	ldr	r3, [r3, #4]
 8008f64:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	69db      	ldr	r3, [r3, #28]
 8008f6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008f6c:	68fb      	ldr	r3, [r7, #12]
 8008f6e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008f72:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008f74:	68fb      	ldr	r3, [r7, #12]
 8008f76:	f023 0303 	bic.w	r3, r3, #3
 8008f7a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008f7c:	683b      	ldr	r3, [r7, #0]
 8008f7e:	681b      	ldr	r3, [r3, #0]
 8008f80:	68fa      	ldr	r2, [r7, #12]
 8008f82:	4313      	orrs	r3, r2
 8008f84:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008f86:	697b      	ldr	r3, [r7, #20]
 8008f88:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008f8c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008f8e:	683b      	ldr	r3, [r7, #0]
 8008f90:	689b      	ldr	r3, [r3, #8]
 8008f92:	021b      	lsls	r3, r3, #8
 8008f94:	697a      	ldr	r2, [r7, #20]
 8008f96:	4313      	orrs	r3, r2
 8008f98:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	4a1d      	ldr	r2, [pc, #116]	; (8009014 <TIM_OC3_SetConfig+0xd0>)
 8008f9e:	4293      	cmp	r3, r2
 8008fa0:	d10d      	bne.n	8008fbe <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008fa2:	697b      	ldr	r3, [r7, #20]
 8008fa4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008fa8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008faa:	683b      	ldr	r3, [r7, #0]
 8008fac:	68db      	ldr	r3, [r3, #12]
 8008fae:	021b      	lsls	r3, r3, #8
 8008fb0:	697a      	ldr	r2, [r7, #20]
 8008fb2:	4313      	orrs	r3, r2
 8008fb4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008fb6:	697b      	ldr	r3, [r7, #20]
 8008fb8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008fbc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	4a14      	ldr	r2, [pc, #80]	; (8009014 <TIM_OC3_SetConfig+0xd0>)
 8008fc2:	4293      	cmp	r3, r2
 8008fc4:	d113      	bne.n	8008fee <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008fc6:	693b      	ldr	r3, [r7, #16]
 8008fc8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008fcc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008fce:	693b      	ldr	r3, [r7, #16]
 8008fd0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008fd4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008fd6:	683b      	ldr	r3, [r7, #0]
 8008fd8:	695b      	ldr	r3, [r3, #20]
 8008fda:	011b      	lsls	r3, r3, #4
 8008fdc:	693a      	ldr	r2, [r7, #16]
 8008fde:	4313      	orrs	r3, r2
 8008fe0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008fe2:	683b      	ldr	r3, [r7, #0]
 8008fe4:	699b      	ldr	r3, [r3, #24]
 8008fe6:	011b      	lsls	r3, r3, #4
 8008fe8:	693a      	ldr	r2, [r7, #16]
 8008fea:	4313      	orrs	r3, r2
 8008fec:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	693a      	ldr	r2, [r7, #16]
 8008ff2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	68fa      	ldr	r2, [r7, #12]
 8008ff8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008ffa:	683b      	ldr	r3, [r7, #0]
 8008ffc:	685a      	ldr	r2, [r3, #4]
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	697a      	ldr	r2, [r7, #20]
 8009006:	621a      	str	r2, [r3, #32]
}
 8009008:	bf00      	nop
 800900a:	371c      	adds	r7, #28
 800900c:	46bd      	mov	sp, r7
 800900e:	bc80      	pop	{r7}
 8009010:	4770      	bx	lr
 8009012:	bf00      	nop
 8009014:	40012c00 	.word	0x40012c00

08009018 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009018:	b480      	push	{r7}
 800901a:	b087      	sub	sp, #28
 800901c:	af00      	add	r7, sp, #0
 800901e:	6078      	str	r0, [r7, #4]
 8009020:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	6a1b      	ldr	r3, [r3, #32]
 8009026:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	6a1b      	ldr	r3, [r3, #32]
 8009032:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	685b      	ldr	r3, [r3, #4]
 8009038:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	69db      	ldr	r3, [r3, #28]
 800903e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009040:	68fb      	ldr	r3, [r7, #12]
 8009042:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009046:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009048:	68fb      	ldr	r3, [r7, #12]
 800904a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800904e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009050:	683b      	ldr	r3, [r7, #0]
 8009052:	681b      	ldr	r3, [r3, #0]
 8009054:	021b      	lsls	r3, r3, #8
 8009056:	68fa      	ldr	r2, [r7, #12]
 8009058:	4313      	orrs	r3, r2
 800905a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800905c:	693b      	ldr	r3, [r7, #16]
 800905e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009062:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009064:	683b      	ldr	r3, [r7, #0]
 8009066:	689b      	ldr	r3, [r3, #8]
 8009068:	031b      	lsls	r3, r3, #12
 800906a:	693a      	ldr	r2, [r7, #16]
 800906c:	4313      	orrs	r3, r2
 800906e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	4a0f      	ldr	r2, [pc, #60]	; (80090b0 <TIM_OC4_SetConfig+0x98>)
 8009074:	4293      	cmp	r3, r2
 8009076:	d109      	bne.n	800908c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009078:	697b      	ldr	r3, [r7, #20]
 800907a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800907e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009080:	683b      	ldr	r3, [r7, #0]
 8009082:	695b      	ldr	r3, [r3, #20]
 8009084:	019b      	lsls	r3, r3, #6
 8009086:	697a      	ldr	r2, [r7, #20]
 8009088:	4313      	orrs	r3, r2
 800908a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	697a      	ldr	r2, [r7, #20]
 8009090:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	68fa      	ldr	r2, [r7, #12]
 8009096:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009098:	683b      	ldr	r3, [r7, #0]
 800909a:	685a      	ldr	r2, [r3, #4]
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	693a      	ldr	r2, [r7, #16]
 80090a4:	621a      	str	r2, [r3, #32]
}
 80090a6:	bf00      	nop
 80090a8:	371c      	adds	r7, #28
 80090aa:	46bd      	mov	sp, r7
 80090ac:	bc80      	pop	{r7}
 80090ae:	4770      	bx	lr
 80090b0:	40012c00 	.word	0x40012c00

080090b4 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80090b4:	b480      	push	{r7}
 80090b6:	b087      	sub	sp, #28
 80090b8:	af00      	add	r7, sp, #0
 80090ba:	60f8      	str	r0, [r7, #12]
 80090bc:	60b9      	str	r1, [r7, #8]
 80090be:	607a      	str	r2, [r7, #4]
 80090c0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80090c2:	68fb      	ldr	r3, [r7, #12]
 80090c4:	6a1b      	ldr	r3, [r3, #32]
 80090c6:	f023 0201 	bic.w	r2, r3, #1
 80090ca:	68fb      	ldr	r3, [r7, #12]
 80090cc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80090ce:	68fb      	ldr	r3, [r7, #12]
 80090d0:	699b      	ldr	r3, [r3, #24]
 80090d2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80090d4:	68fb      	ldr	r3, [r7, #12]
 80090d6:	6a1b      	ldr	r3, [r3, #32]
 80090d8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80090da:	68fb      	ldr	r3, [r7, #12]
 80090dc:	4a1f      	ldr	r2, [pc, #124]	; (800915c <TIM_TI1_SetConfig+0xa8>)
 80090de:	4293      	cmp	r3, r2
 80090e0:	d00b      	beq.n	80090fa <TIM_TI1_SetConfig+0x46>
 80090e2:	68fb      	ldr	r3, [r7, #12]
 80090e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80090e8:	d007      	beq.n	80090fa <TIM_TI1_SetConfig+0x46>
 80090ea:	68fb      	ldr	r3, [r7, #12]
 80090ec:	4a1c      	ldr	r2, [pc, #112]	; (8009160 <TIM_TI1_SetConfig+0xac>)
 80090ee:	4293      	cmp	r3, r2
 80090f0:	d003      	beq.n	80090fa <TIM_TI1_SetConfig+0x46>
 80090f2:	68fb      	ldr	r3, [r7, #12]
 80090f4:	4a1b      	ldr	r2, [pc, #108]	; (8009164 <TIM_TI1_SetConfig+0xb0>)
 80090f6:	4293      	cmp	r3, r2
 80090f8:	d101      	bne.n	80090fe <TIM_TI1_SetConfig+0x4a>
 80090fa:	2301      	movs	r3, #1
 80090fc:	e000      	b.n	8009100 <TIM_TI1_SetConfig+0x4c>
 80090fe:	2300      	movs	r3, #0
 8009100:	2b00      	cmp	r3, #0
 8009102:	d008      	beq.n	8009116 <TIM_TI1_SetConfig+0x62>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8009104:	697b      	ldr	r3, [r7, #20]
 8009106:	f023 0303 	bic.w	r3, r3, #3
 800910a:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800910c:	697a      	ldr	r2, [r7, #20]
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	4313      	orrs	r3, r2
 8009112:	617b      	str	r3, [r7, #20]
 8009114:	e003      	b.n	800911e <TIM_TI1_SetConfig+0x6a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8009116:	697b      	ldr	r3, [r7, #20]
 8009118:	f043 0301 	orr.w	r3, r3, #1
 800911c:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800911e:	697b      	ldr	r3, [r7, #20]
 8009120:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009124:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8009126:	683b      	ldr	r3, [r7, #0]
 8009128:	011b      	lsls	r3, r3, #4
 800912a:	b2db      	uxtb	r3, r3
 800912c:	697a      	ldr	r2, [r7, #20]
 800912e:	4313      	orrs	r3, r2
 8009130:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009132:	693b      	ldr	r3, [r7, #16]
 8009134:	f023 030a 	bic.w	r3, r3, #10
 8009138:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800913a:	68bb      	ldr	r3, [r7, #8]
 800913c:	f003 030a 	and.w	r3, r3, #10
 8009140:	693a      	ldr	r2, [r7, #16]
 8009142:	4313      	orrs	r3, r2
 8009144:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009146:	68fb      	ldr	r3, [r7, #12]
 8009148:	697a      	ldr	r2, [r7, #20]
 800914a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800914c:	68fb      	ldr	r3, [r7, #12]
 800914e:	693a      	ldr	r2, [r7, #16]
 8009150:	621a      	str	r2, [r3, #32]
}
 8009152:	bf00      	nop
 8009154:	371c      	adds	r7, #28
 8009156:	46bd      	mov	sp, r7
 8009158:	bc80      	pop	{r7}
 800915a:	4770      	bx	lr
 800915c:	40012c00 	.word	0x40012c00
 8009160:	40000400 	.word	0x40000400
 8009164:	40000800 	.word	0x40000800

08009168 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009168:	b480      	push	{r7}
 800916a:	b087      	sub	sp, #28
 800916c:	af00      	add	r7, sp, #0
 800916e:	60f8      	str	r0, [r7, #12]
 8009170:	60b9      	str	r1, [r7, #8]
 8009172:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009174:	68fb      	ldr	r3, [r7, #12]
 8009176:	6a1b      	ldr	r3, [r3, #32]
 8009178:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800917a:	68fb      	ldr	r3, [r7, #12]
 800917c:	6a1b      	ldr	r3, [r3, #32]
 800917e:	f023 0201 	bic.w	r2, r3, #1
 8009182:	68fb      	ldr	r3, [r7, #12]
 8009184:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009186:	68fb      	ldr	r3, [r7, #12]
 8009188:	699b      	ldr	r3, [r3, #24]
 800918a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800918c:	693b      	ldr	r3, [r7, #16]
 800918e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009192:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	011b      	lsls	r3, r3, #4
 8009198:	693a      	ldr	r2, [r7, #16]
 800919a:	4313      	orrs	r3, r2
 800919c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800919e:	697b      	ldr	r3, [r7, #20]
 80091a0:	f023 030a 	bic.w	r3, r3, #10
 80091a4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80091a6:	697a      	ldr	r2, [r7, #20]
 80091a8:	68bb      	ldr	r3, [r7, #8]
 80091aa:	4313      	orrs	r3, r2
 80091ac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80091ae:	68fb      	ldr	r3, [r7, #12]
 80091b0:	693a      	ldr	r2, [r7, #16]
 80091b2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80091b4:	68fb      	ldr	r3, [r7, #12]
 80091b6:	697a      	ldr	r2, [r7, #20]
 80091b8:	621a      	str	r2, [r3, #32]
}
 80091ba:	bf00      	nop
 80091bc:	371c      	adds	r7, #28
 80091be:	46bd      	mov	sp, r7
 80091c0:	bc80      	pop	{r7}
 80091c2:	4770      	bx	lr

080091c4 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80091c4:	b480      	push	{r7}
 80091c6:	b087      	sub	sp, #28
 80091c8:	af00      	add	r7, sp, #0
 80091ca:	60f8      	str	r0, [r7, #12]
 80091cc:	60b9      	str	r1, [r7, #8]
 80091ce:	607a      	str	r2, [r7, #4]
 80091d0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80091d2:	68fb      	ldr	r3, [r7, #12]
 80091d4:	6a1b      	ldr	r3, [r3, #32]
 80091d6:	f023 0210 	bic.w	r2, r3, #16
 80091da:	68fb      	ldr	r3, [r7, #12]
 80091dc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80091de:	68fb      	ldr	r3, [r7, #12]
 80091e0:	699b      	ldr	r3, [r3, #24]
 80091e2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80091e4:	68fb      	ldr	r3, [r7, #12]
 80091e6:	6a1b      	ldr	r3, [r3, #32]
 80091e8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80091ea:	697b      	ldr	r3, [r7, #20]
 80091ec:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80091f0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	021b      	lsls	r3, r3, #8
 80091f6:	697a      	ldr	r2, [r7, #20]
 80091f8:	4313      	orrs	r3, r2
 80091fa:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80091fc:	697b      	ldr	r3, [r7, #20]
 80091fe:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009202:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8009204:	683b      	ldr	r3, [r7, #0]
 8009206:	031b      	lsls	r3, r3, #12
 8009208:	b29b      	uxth	r3, r3
 800920a:	697a      	ldr	r2, [r7, #20]
 800920c:	4313      	orrs	r3, r2
 800920e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009210:	693b      	ldr	r3, [r7, #16]
 8009212:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8009216:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8009218:	68bb      	ldr	r3, [r7, #8]
 800921a:	011b      	lsls	r3, r3, #4
 800921c:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8009220:	693a      	ldr	r2, [r7, #16]
 8009222:	4313      	orrs	r3, r2
 8009224:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009226:	68fb      	ldr	r3, [r7, #12]
 8009228:	697a      	ldr	r2, [r7, #20]
 800922a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800922c:	68fb      	ldr	r3, [r7, #12]
 800922e:	693a      	ldr	r2, [r7, #16]
 8009230:	621a      	str	r2, [r3, #32]
}
 8009232:	bf00      	nop
 8009234:	371c      	adds	r7, #28
 8009236:	46bd      	mov	sp, r7
 8009238:	bc80      	pop	{r7}
 800923a:	4770      	bx	lr

0800923c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800923c:	b480      	push	{r7}
 800923e:	b087      	sub	sp, #28
 8009240:	af00      	add	r7, sp, #0
 8009242:	60f8      	str	r0, [r7, #12]
 8009244:	60b9      	str	r1, [r7, #8]
 8009246:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009248:	68fb      	ldr	r3, [r7, #12]
 800924a:	6a1b      	ldr	r3, [r3, #32]
 800924c:	f023 0210 	bic.w	r2, r3, #16
 8009250:	68fb      	ldr	r3, [r7, #12]
 8009252:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009254:	68fb      	ldr	r3, [r7, #12]
 8009256:	699b      	ldr	r3, [r3, #24]
 8009258:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800925a:	68fb      	ldr	r3, [r7, #12]
 800925c:	6a1b      	ldr	r3, [r3, #32]
 800925e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009260:	697b      	ldr	r3, [r7, #20]
 8009262:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009266:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	031b      	lsls	r3, r3, #12
 800926c:	697a      	ldr	r2, [r7, #20]
 800926e:	4313      	orrs	r3, r2
 8009270:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009272:	693b      	ldr	r3, [r7, #16]
 8009274:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8009278:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800927a:	68bb      	ldr	r3, [r7, #8]
 800927c:	011b      	lsls	r3, r3, #4
 800927e:	693a      	ldr	r2, [r7, #16]
 8009280:	4313      	orrs	r3, r2
 8009282:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009284:	68fb      	ldr	r3, [r7, #12]
 8009286:	697a      	ldr	r2, [r7, #20]
 8009288:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800928a:	68fb      	ldr	r3, [r7, #12]
 800928c:	693a      	ldr	r2, [r7, #16]
 800928e:	621a      	str	r2, [r3, #32]
}
 8009290:	bf00      	nop
 8009292:	371c      	adds	r7, #28
 8009294:	46bd      	mov	sp, r7
 8009296:	bc80      	pop	{r7}
 8009298:	4770      	bx	lr

0800929a <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800929a:	b480      	push	{r7}
 800929c:	b087      	sub	sp, #28
 800929e:	af00      	add	r7, sp, #0
 80092a0:	60f8      	str	r0, [r7, #12]
 80092a2:	60b9      	str	r1, [r7, #8]
 80092a4:	607a      	str	r2, [r7, #4]
 80092a6:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80092a8:	68fb      	ldr	r3, [r7, #12]
 80092aa:	6a1b      	ldr	r3, [r3, #32]
 80092ac:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80092b0:	68fb      	ldr	r3, [r7, #12]
 80092b2:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80092b4:	68fb      	ldr	r3, [r7, #12]
 80092b6:	69db      	ldr	r3, [r3, #28]
 80092b8:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80092ba:	68fb      	ldr	r3, [r7, #12]
 80092bc:	6a1b      	ldr	r3, [r3, #32]
 80092be:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80092c0:	697b      	ldr	r3, [r7, #20]
 80092c2:	f023 0303 	bic.w	r3, r3, #3
 80092c6:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 80092c8:	697a      	ldr	r2, [r7, #20]
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	4313      	orrs	r3, r2
 80092ce:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80092d0:	697b      	ldr	r3, [r7, #20]
 80092d2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80092d6:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80092d8:	683b      	ldr	r3, [r7, #0]
 80092da:	011b      	lsls	r3, r3, #4
 80092dc:	b2db      	uxtb	r3, r3
 80092de:	697a      	ldr	r2, [r7, #20]
 80092e0:	4313      	orrs	r3, r2
 80092e2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P);
 80092e4:	693b      	ldr	r3, [r7, #16]
 80092e6:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80092ea:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & TIM_CCER_CC3P);
 80092ec:	68bb      	ldr	r3, [r7, #8]
 80092ee:	021b      	lsls	r3, r3, #8
 80092f0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80092f4:	693a      	ldr	r2, [r7, #16]
 80092f6:	4313      	orrs	r3, r2
 80092f8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80092fa:	68fb      	ldr	r3, [r7, #12]
 80092fc:	697a      	ldr	r2, [r7, #20]
 80092fe:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8009300:	68fb      	ldr	r3, [r7, #12]
 8009302:	693a      	ldr	r2, [r7, #16]
 8009304:	621a      	str	r2, [r3, #32]
}
 8009306:	bf00      	nop
 8009308:	371c      	adds	r7, #28
 800930a:	46bd      	mov	sp, r7
 800930c:	bc80      	pop	{r7}
 800930e:	4770      	bx	lr

08009310 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8009310:	b480      	push	{r7}
 8009312:	b087      	sub	sp, #28
 8009314:	af00      	add	r7, sp, #0
 8009316:	60f8      	str	r0, [r7, #12]
 8009318:	60b9      	str	r1, [r7, #8]
 800931a:	607a      	str	r2, [r7, #4]
 800931c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800931e:	68fb      	ldr	r3, [r7, #12]
 8009320:	6a1b      	ldr	r3, [r3, #32]
 8009322:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8009326:	68fb      	ldr	r3, [r7, #12]
 8009328:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800932a:	68fb      	ldr	r3, [r7, #12]
 800932c:	69db      	ldr	r3, [r3, #28]
 800932e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8009330:	68fb      	ldr	r3, [r7, #12]
 8009332:	6a1b      	ldr	r3, [r3, #32]
 8009334:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8009336:	697b      	ldr	r3, [r7, #20]
 8009338:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800933c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	021b      	lsls	r3, r3, #8
 8009342:	697a      	ldr	r2, [r7, #20]
 8009344:	4313      	orrs	r3, r2
 8009346:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8009348:	697b      	ldr	r3, [r7, #20]
 800934a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800934e:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8009350:	683b      	ldr	r3, [r7, #0]
 8009352:	031b      	lsls	r3, r3, #12
 8009354:	b29b      	uxth	r3, r3
 8009356:	697a      	ldr	r2, [r7, #20]
 8009358:	4313      	orrs	r3, r2
 800935a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P);
 800935c:	693b      	ldr	r3, [r7, #16]
 800935e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009362:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 8009364:	68bb      	ldr	r3, [r7, #8]
 8009366:	031b      	lsls	r3, r3, #12
 8009368:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800936c:	693a      	ldr	r2, [r7, #16]
 800936e:	4313      	orrs	r3, r2
 8009370:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8009372:	68fb      	ldr	r3, [r7, #12]
 8009374:	697a      	ldr	r2, [r7, #20]
 8009376:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8009378:	68fb      	ldr	r3, [r7, #12]
 800937a:	693a      	ldr	r2, [r7, #16]
 800937c:	621a      	str	r2, [r3, #32]
}
 800937e:	bf00      	nop
 8009380:	371c      	adds	r7, #28
 8009382:	46bd      	mov	sp, r7
 8009384:	bc80      	pop	{r7}
 8009386:	4770      	bx	lr

08009388 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009388:	b480      	push	{r7}
 800938a:	b085      	sub	sp, #20
 800938c:	af00      	add	r7, sp, #0
 800938e:	6078      	str	r0, [r7, #4]
 8009390:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	689b      	ldr	r3, [r3, #8]
 8009396:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009398:	68fb      	ldr	r3, [r7, #12]
 800939a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800939e:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80093a0:	683a      	ldr	r2, [r7, #0]
 80093a2:	68fb      	ldr	r3, [r7, #12]
 80093a4:	4313      	orrs	r3, r2
 80093a6:	f043 0307 	orr.w	r3, r3, #7
 80093aa:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	68fa      	ldr	r2, [r7, #12]
 80093b0:	609a      	str	r2, [r3, #8]
}
 80093b2:	bf00      	nop
 80093b4:	3714      	adds	r7, #20
 80093b6:	46bd      	mov	sp, r7
 80093b8:	bc80      	pop	{r7}
 80093ba:	4770      	bx	lr

080093bc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80093bc:	b480      	push	{r7}
 80093be:	b087      	sub	sp, #28
 80093c0:	af00      	add	r7, sp, #0
 80093c2:	60f8      	str	r0, [r7, #12]
 80093c4:	60b9      	str	r1, [r7, #8]
 80093c6:	607a      	str	r2, [r7, #4]
 80093c8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80093ca:	68fb      	ldr	r3, [r7, #12]
 80093cc:	689b      	ldr	r3, [r3, #8]
 80093ce:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80093d0:	697b      	ldr	r3, [r7, #20]
 80093d2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80093d6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80093d8:	683b      	ldr	r3, [r7, #0]
 80093da:	021a      	lsls	r2, r3, #8
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	431a      	orrs	r2, r3
 80093e0:	68bb      	ldr	r3, [r7, #8]
 80093e2:	4313      	orrs	r3, r2
 80093e4:	697a      	ldr	r2, [r7, #20]
 80093e6:	4313      	orrs	r3, r2
 80093e8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80093ea:	68fb      	ldr	r3, [r7, #12]
 80093ec:	697a      	ldr	r2, [r7, #20]
 80093ee:	609a      	str	r2, [r3, #8]
}
 80093f0:	bf00      	nop
 80093f2:	371c      	adds	r7, #28
 80093f4:	46bd      	mov	sp, r7
 80093f6:	bc80      	pop	{r7}
 80093f8:	4770      	bx	lr

080093fa <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80093fa:	b480      	push	{r7}
 80093fc:	b087      	sub	sp, #28
 80093fe:	af00      	add	r7, sp, #0
 8009400:	60f8      	str	r0, [r7, #12]
 8009402:	60b9      	str	r1, [r7, #8]
 8009404:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009406:	68bb      	ldr	r3, [r7, #8]
 8009408:	f003 031f 	and.w	r3, r3, #31
 800940c:	2201      	movs	r2, #1
 800940e:	fa02 f303 	lsl.w	r3, r2, r3
 8009412:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8009414:	68fb      	ldr	r3, [r7, #12]
 8009416:	6a1a      	ldr	r2, [r3, #32]
 8009418:	697b      	ldr	r3, [r7, #20]
 800941a:	43db      	mvns	r3, r3
 800941c:	401a      	ands	r2, r3
 800941e:	68fb      	ldr	r3, [r7, #12]
 8009420:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009422:	68fb      	ldr	r3, [r7, #12]
 8009424:	6a1a      	ldr	r2, [r3, #32]
 8009426:	68bb      	ldr	r3, [r7, #8]
 8009428:	f003 031f 	and.w	r3, r3, #31
 800942c:	6879      	ldr	r1, [r7, #4]
 800942e:	fa01 f303 	lsl.w	r3, r1, r3
 8009432:	431a      	orrs	r2, r3
 8009434:	68fb      	ldr	r3, [r7, #12]
 8009436:	621a      	str	r2, [r3, #32]
}
 8009438:	bf00      	nop
 800943a:	371c      	adds	r7, #28
 800943c:	46bd      	mov	sp, r7
 800943e:	bc80      	pop	{r7}
 8009440:	4770      	bx	lr
	...

08009444 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009444:	b580      	push	{r7, lr}
 8009446:	b084      	sub	sp, #16
 8009448:	af00      	add	r7, sp, #0
 800944a:	6078      	str	r0, [r7, #4]
 800944c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800944e:	683b      	ldr	r3, [r7, #0]
 8009450:	2b00      	cmp	r3, #0
 8009452:	d109      	bne.n	8009468 <HAL_TIMEx_PWMN_Start+0x24>
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800945a:	b2db      	uxtb	r3, r3
 800945c:	2b01      	cmp	r3, #1
 800945e:	bf14      	ite	ne
 8009460:	2301      	movne	r3, #1
 8009462:	2300      	moveq	r3, #0
 8009464:	b2db      	uxtb	r3, r3
 8009466:	e022      	b.n	80094ae <HAL_TIMEx_PWMN_Start+0x6a>
 8009468:	683b      	ldr	r3, [r7, #0]
 800946a:	2b04      	cmp	r3, #4
 800946c:	d109      	bne.n	8009482 <HAL_TIMEx_PWMN_Start+0x3e>
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8009474:	b2db      	uxtb	r3, r3
 8009476:	2b01      	cmp	r3, #1
 8009478:	bf14      	ite	ne
 800947a:	2301      	movne	r3, #1
 800947c:	2300      	moveq	r3, #0
 800947e:	b2db      	uxtb	r3, r3
 8009480:	e015      	b.n	80094ae <HAL_TIMEx_PWMN_Start+0x6a>
 8009482:	683b      	ldr	r3, [r7, #0]
 8009484:	2b08      	cmp	r3, #8
 8009486:	d109      	bne.n	800949c <HAL_TIMEx_PWMN_Start+0x58>
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800948e:	b2db      	uxtb	r3, r3
 8009490:	2b01      	cmp	r3, #1
 8009492:	bf14      	ite	ne
 8009494:	2301      	movne	r3, #1
 8009496:	2300      	moveq	r3, #0
 8009498:	b2db      	uxtb	r3, r3
 800949a:	e008      	b.n	80094ae <HAL_TIMEx_PWMN_Start+0x6a>
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80094a2:	b2db      	uxtb	r3, r3
 80094a4:	2b01      	cmp	r3, #1
 80094a6:	bf14      	ite	ne
 80094a8:	2301      	movne	r3, #1
 80094aa:	2300      	moveq	r3, #0
 80094ac:	b2db      	uxtb	r3, r3
 80094ae:	2b00      	cmp	r3, #0
 80094b0:	d001      	beq.n	80094b6 <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 80094b2:	2301      	movs	r3, #1
 80094b4:	e059      	b.n	800956a <HAL_TIMEx_PWMN_Start+0x126>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80094b6:	683b      	ldr	r3, [r7, #0]
 80094b8:	2b00      	cmp	r3, #0
 80094ba:	d104      	bne.n	80094c6 <HAL_TIMEx_PWMN_Start+0x82>
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	2202      	movs	r2, #2
 80094c0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80094c4:	e013      	b.n	80094ee <HAL_TIMEx_PWMN_Start+0xaa>
 80094c6:	683b      	ldr	r3, [r7, #0]
 80094c8:	2b04      	cmp	r3, #4
 80094ca:	d104      	bne.n	80094d6 <HAL_TIMEx_PWMN_Start+0x92>
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	2202      	movs	r2, #2
 80094d0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80094d4:	e00b      	b.n	80094ee <HAL_TIMEx_PWMN_Start+0xaa>
 80094d6:	683b      	ldr	r3, [r7, #0]
 80094d8:	2b08      	cmp	r3, #8
 80094da:	d104      	bne.n	80094e6 <HAL_TIMEx_PWMN_Start+0xa2>
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	2202      	movs	r2, #2
 80094e0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80094e4:	e003      	b.n	80094ee <HAL_TIMEx_PWMN_Start+0xaa>
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	2202      	movs	r2, #2
 80094ea:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	681b      	ldr	r3, [r3, #0]
 80094f2:	2204      	movs	r2, #4
 80094f4:	6839      	ldr	r1, [r7, #0]
 80094f6:	4618      	mov	r0, r3
 80094f8:	f000 f903 	bl	8009702 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	681b      	ldr	r3, [r3, #0]
 8009500:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	681b      	ldr	r3, [r3, #0]
 8009506:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800950a:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	681b      	ldr	r3, [r3, #0]
 8009510:	4a18      	ldr	r2, [pc, #96]	; (8009574 <HAL_TIMEx_PWMN_Start+0x130>)
 8009512:	4293      	cmp	r3, r2
 8009514:	d00e      	beq.n	8009534 <HAL_TIMEx_PWMN_Start+0xf0>
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	681b      	ldr	r3, [r3, #0]
 800951a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800951e:	d009      	beq.n	8009534 <HAL_TIMEx_PWMN_Start+0xf0>
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	681b      	ldr	r3, [r3, #0]
 8009524:	4a14      	ldr	r2, [pc, #80]	; (8009578 <HAL_TIMEx_PWMN_Start+0x134>)
 8009526:	4293      	cmp	r3, r2
 8009528:	d004      	beq.n	8009534 <HAL_TIMEx_PWMN_Start+0xf0>
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	681b      	ldr	r3, [r3, #0]
 800952e:	4a13      	ldr	r2, [pc, #76]	; (800957c <HAL_TIMEx_PWMN_Start+0x138>)
 8009530:	4293      	cmp	r3, r2
 8009532:	d111      	bne.n	8009558 <HAL_TIMEx_PWMN_Start+0x114>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	681b      	ldr	r3, [r3, #0]
 8009538:	689b      	ldr	r3, [r3, #8]
 800953a:	f003 0307 	and.w	r3, r3, #7
 800953e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009540:	68fb      	ldr	r3, [r7, #12]
 8009542:	2b06      	cmp	r3, #6
 8009544:	d010      	beq.n	8009568 <HAL_TIMEx_PWMN_Start+0x124>
    {
      __HAL_TIM_ENABLE(htim);
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	681b      	ldr	r3, [r3, #0]
 800954a:	681a      	ldr	r2, [r3, #0]
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	681b      	ldr	r3, [r3, #0]
 8009550:	f042 0201 	orr.w	r2, r2, #1
 8009554:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009556:	e007      	b.n	8009568 <HAL_TIMEx_PWMN_Start+0x124>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	681b      	ldr	r3, [r3, #0]
 800955c:	681a      	ldr	r2, [r3, #0]
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	681b      	ldr	r3, [r3, #0]
 8009562:	f042 0201 	orr.w	r2, r2, #1
 8009566:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009568:	2300      	movs	r3, #0
}
 800956a:	4618      	mov	r0, r3
 800956c:	3710      	adds	r7, #16
 800956e:	46bd      	mov	sp, r7
 8009570:	bd80      	pop	{r7, pc}
 8009572:	bf00      	nop
 8009574:	40012c00 	.word	0x40012c00
 8009578:	40000400 	.word	0x40000400
 800957c:	40000800 	.word	0x40000800

08009580 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009580:	b480      	push	{r7}
 8009582:	b085      	sub	sp, #20
 8009584:	af00      	add	r7, sp, #0
 8009586:	6078      	str	r0, [r7, #4]
 8009588:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009590:	2b01      	cmp	r3, #1
 8009592:	d101      	bne.n	8009598 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009594:	2302      	movs	r3, #2
 8009596:	e046      	b.n	8009626 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	2201      	movs	r2, #1
 800959c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	2202      	movs	r2, #2
 80095a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	681b      	ldr	r3, [r3, #0]
 80095ac:	685b      	ldr	r3, [r3, #4]
 80095ae:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	681b      	ldr	r3, [r3, #0]
 80095b4:	689b      	ldr	r3, [r3, #8]
 80095b6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80095b8:	68fb      	ldr	r3, [r7, #12]
 80095ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80095be:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80095c0:	683b      	ldr	r3, [r7, #0]
 80095c2:	681b      	ldr	r3, [r3, #0]
 80095c4:	68fa      	ldr	r2, [r7, #12]
 80095c6:	4313      	orrs	r3, r2
 80095c8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	681b      	ldr	r3, [r3, #0]
 80095ce:	68fa      	ldr	r2, [r7, #12]
 80095d0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	681b      	ldr	r3, [r3, #0]
 80095d6:	4a16      	ldr	r2, [pc, #88]	; (8009630 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80095d8:	4293      	cmp	r3, r2
 80095da:	d00e      	beq.n	80095fa <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	681b      	ldr	r3, [r3, #0]
 80095e0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80095e4:	d009      	beq.n	80095fa <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	681b      	ldr	r3, [r3, #0]
 80095ea:	4a12      	ldr	r2, [pc, #72]	; (8009634 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80095ec:	4293      	cmp	r3, r2
 80095ee:	d004      	beq.n	80095fa <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	681b      	ldr	r3, [r3, #0]
 80095f4:	4a10      	ldr	r2, [pc, #64]	; (8009638 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80095f6:	4293      	cmp	r3, r2
 80095f8:	d10c      	bne.n	8009614 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80095fa:	68bb      	ldr	r3, [r7, #8]
 80095fc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009600:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009602:	683b      	ldr	r3, [r7, #0]
 8009604:	685b      	ldr	r3, [r3, #4]
 8009606:	68ba      	ldr	r2, [r7, #8]
 8009608:	4313      	orrs	r3, r2
 800960a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	681b      	ldr	r3, [r3, #0]
 8009610:	68ba      	ldr	r2, [r7, #8]
 8009612:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	2201      	movs	r2, #1
 8009618:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	2200      	movs	r2, #0
 8009620:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009624:	2300      	movs	r3, #0
}
 8009626:	4618      	mov	r0, r3
 8009628:	3714      	adds	r7, #20
 800962a:	46bd      	mov	sp, r7
 800962c:	bc80      	pop	{r7}
 800962e:	4770      	bx	lr
 8009630:	40012c00 	.word	0x40012c00
 8009634:	40000400 	.word	0x40000400
 8009638:	40000800 	.word	0x40000800

0800963c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800963c:	b480      	push	{r7}
 800963e:	b085      	sub	sp, #20
 8009640:	af00      	add	r7, sp, #0
 8009642:	6078      	str	r0, [r7, #4]
 8009644:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8009646:	2300      	movs	r3, #0
 8009648:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009650:	2b01      	cmp	r3, #1
 8009652:	d101      	bne.n	8009658 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8009654:	2302      	movs	r3, #2
 8009656:	e03d      	b.n	80096d4 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	2201      	movs	r2, #1
 800965c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8009660:	68fb      	ldr	r3, [r7, #12]
 8009662:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8009666:	683b      	ldr	r3, [r7, #0]
 8009668:	68db      	ldr	r3, [r3, #12]
 800966a:	4313      	orrs	r3, r2
 800966c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800966e:	68fb      	ldr	r3, [r7, #12]
 8009670:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8009674:	683b      	ldr	r3, [r7, #0]
 8009676:	689b      	ldr	r3, [r3, #8]
 8009678:	4313      	orrs	r3, r2
 800967a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800967c:	68fb      	ldr	r3, [r7, #12]
 800967e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8009682:	683b      	ldr	r3, [r7, #0]
 8009684:	685b      	ldr	r3, [r3, #4]
 8009686:	4313      	orrs	r3, r2
 8009688:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800968a:	68fb      	ldr	r3, [r7, #12]
 800968c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8009690:	683b      	ldr	r3, [r7, #0]
 8009692:	681b      	ldr	r3, [r3, #0]
 8009694:	4313      	orrs	r3, r2
 8009696:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8009698:	68fb      	ldr	r3, [r7, #12]
 800969a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800969e:	683b      	ldr	r3, [r7, #0]
 80096a0:	691b      	ldr	r3, [r3, #16]
 80096a2:	4313      	orrs	r3, r2
 80096a4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80096a6:	68fb      	ldr	r3, [r7, #12]
 80096a8:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80096ac:	683b      	ldr	r3, [r7, #0]
 80096ae:	695b      	ldr	r3, [r3, #20]
 80096b0:	4313      	orrs	r3, r2
 80096b2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80096b4:	68fb      	ldr	r3, [r7, #12]
 80096b6:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80096ba:	683b      	ldr	r3, [r7, #0]
 80096bc:	69db      	ldr	r3, [r3, #28]
 80096be:	4313      	orrs	r3, r2
 80096c0:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	681b      	ldr	r3, [r3, #0]
 80096c6:	68fa      	ldr	r2, [r7, #12]
 80096c8:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	2200      	movs	r2, #0
 80096ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80096d2:	2300      	movs	r3, #0
}
 80096d4:	4618      	mov	r0, r3
 80096d6:	3714      	adds	r7, #20
 80096d8:	46bd      	mov	sp, r7
 80096da:	bc80      	pop	{r7}
 80096dc:	4770      	bx	lr

080096de <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80096de:	b480      	push	{r7}
 80096e0:	b083      	sub	sp, #12
 80096e2:	af00      	add	r7, sp, #0
 80096e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80096e6:	bf00      	nop
 80096e8:	370c      	adds	r7, #12
 80096ea:	46bd      	mov	sp, r7
 80096ec:	bc80      	pop	{r7}
 80096ee:	4770      	bx	lr

080096f0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80096f0:	b480      	push	{r7}
 80096f2:	b083      	sub	sp, #12
 80096f4:	af00      	add	r7, sp, #0
 80096f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80096f8:	bf00      	nop
 80096fa:	370c      	adds	r7, #12
 80096fc:	46bd      	mov	sp, r7
 80096fe:	bc80      	pop	{r7}
 8009700:	4770      	bx	lr

08009702 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8009702:	b480      	push	{r7}
 8009704:	b087      	sub	sp, #28
 8009706:	af00      	add	r7, sp, #0
 8009708:	60f8      	str	r0, [r7, #12]
 800970a:	60b9      	str	r1, [r7, #8]
 800970c:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800970e:	68bb      	ldr	r3, [r7, #8]
 8009710:	f003 031f 	and.w	r3, r3, #31
 8009714:	2204      	movs	r2, #4
 8009716:	fa02 f303 	lsl.w	r3, r2, r3
 800971a:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 800971c:	68fb      	ldr	r3, [r7, #12]
 800971e:	6a1a      	ldr	r2, [r3, #32]
 8009720:	697b      	ldr	r3, [r7, #20]
 8009722:	43db      	mvns	r3, r3
 8009724:	401a      	ands	r2, r3
 8009726:	68fb      	ldr	r3, [r7, #12]
 8009728:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800972a:	68fb      	ldr	r3, [r7, #12]
 800972c:	6a1a      	ldr	r2, [r3, #32]
 800972e:	68bb      	ldr	r3, [r7, #8]
 8009730:	f003 031f 	and.w	r3, r3, #31
 8009734:	6879      	ldr	r1, [r7, #4]
 8009736:	fa01 f303 	lsl.w	r3, r1, r3
 800973a:	431a      	orrs	r2, r3
 800973c:	68fb      	ldr	r3, [r7, #12]
 800973e:	621a      	str	r2, [r3, #32]
}
 8009740:	bf00      	nop
 8009742:	371c      	adds	r7, #28
 8009744:	46bd      	mov	sp, r7
 8009746:	bc80      	pop	{r7}
 8009748:	4770      	bx	lr

0800974a <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800974a:	b580      	push	{r7, lr}
 800974c:	b082      	sub	sp, #8
 800974e:	af00      	add	r7, sp, #0
 8009750:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	2b00      	cmp	r3, #0
 8009756:	d101      	bne.n	800975c <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009758:	2301      	movs	r3, #1
 800975a:	e03f      	b.n	80097dc <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8009762:	b2db      	uxtb	r3, r3
 8009764:	2b00      	cmp	r3, #0
 8009766:	d106      	bne.n	8009776 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	2200      	movs	r2, #0
 800976c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009770:	6878      	ldr	r0, [r7, #4]
 8009772:	f7fb fa01 	bl	8004b78 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	2224      	movs	r2, #36	; 0x24
 800977a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	681b      	ldr	r3, [r3, #0]
 8009782:	68da      	ldr	r2, [r3, #12]
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	681b      	ldr	r3, [r3, #0]
 8009788:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800978c:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800978e:	6878      	ldr	r0, [r7, #4]
 8009790:	f000 fe38 	bl	800a404 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	681b      	ldr	r3, [r3, #0]
 8009798:	691a      	ldr	r2, [r3, #16]
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	681b      	ldr	r3, [r3, #0]
 800979e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80097a2:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	681b      	ldr	r3, [r3, #0]
 80097a8:	695a      	ldr	r2, [r3, #20]
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	681b      	ldr	r3, [r3, #0]
 80097ae:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80097b2:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	681b      	ldr	r3, [r3, #0]
 80097b8:	68da      	ldr	r2, [r3, #12]
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	681b      	ldr	r3, [r3, #0]
 80097be:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80097c2:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	2200      	movs	r2, #0
 80097c8:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	2220      	movs	r2, #32
 80097ce:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	2220      	movs	r2, #32
 80097d6:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 80097da:	2300      	movs	r3, #0
}
 80097dc:	4618      	mov	r0, r3
 80097de:	3708      	adds	r7, #8
 80097e0:	46bd      	mov	sp, r7
 80097e2:	bd80      	pop	{r7, pc}

080097e4 <HAL_UART_DeInit>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 80097e4:	b580      	push	{r7, lr}
 80097e6:	b082      	sub	sp, #8
 80097e8:	af00      	add	r7, sp, #0
 80097ea:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	2b00      	cmp	r3, #0
 80097f0:	d101      	bne.n	80097f6 <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 80097f2:	2301      	movs	r3, #1
 80097f4:	e01e      	b.n	8009834 <HAL_UART_DeInit+0x50>
  }

  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));

  huart->gState = HAL_UART_STATE_BUSY;
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	2224      	movs	r2, #36	; 0x24
 80097fa:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	681b      	ldr	r3, [r3, #0]
 8009802:	68da      	ldr	r2, [r3, #12]
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	681b      	ldr	r3, [r3, #0]
 8009808:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800980c:	60da      	str	r2, [r3, #12]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 800980e:	6878      	ldr	r0, [r7, #4]
 8009810:	f7fb fb02 	bl	8004e18 <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	2200      	movs	r2, #0
 8009818:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_RESET;
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	2200      	movs	r2, #0
 800981e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_RESET;
 8009822:	687b      	ldr	r3, [r7, #4]
 8009824:	2200      	movs	r2, #0
 8009826:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  /* Process Unlock */
  __HAL_UNLOCK(huart);
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	2200      	movs	r2, #0
 800982e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8009832:	2300      	movs	r3, #0
}
 8009834:	4618      	mov	r0, r3
 8009836:	3708      	adds	r7, #8
 8009838:	46bd      	mov	sp, r7
 800983a:	bd80      	pop	{r7, pc}

0800983c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800983c:	b580      	push	{r7, lr}
 800983e:	b08a      	sub	sp, #40	; 0x28
 8009840:	af02      	add	r7, sp, #8
 8009842:	60f8      	str	r0, [r7, #12]
 8009844:	60b9      	str	r1, [r7, #8]
 8009846:	603b      	str	r3, [r7, #0]
 8009848:	4613      	mov	r3, r2
 800984a:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800984c:	2300      	movs	r3, #0
 800984e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009850:	68fb      	ldr	r3, [r7, #12]
 8009852:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8009856:	b2db      	uxtb	r3, r3
 8009858:	2b20      	cmp	r3, #32
 800985a:	d17c      	bne.n	8009956 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800985c:	68bb      	ldr	r3, [r7, #8]
 800985e:	2b00      	cmp	r3, #0
 8009860:	d002      	beq.n	8009868 <HAL_UART_Transmit+0x2c>
 8009862:	88fb      	ldrh	r3, [r7, #6]
 8009864:	2b00      	cmp	r3, #0
 8009866:	d101      	bne.n	800986c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8009868:	2301      	movs	r3, #1
 800986a:	e075      	b.n	8009958 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800986c:	68fb      	ldr	r3, [r7, #12]
 800986e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8009872:	2b01      	cmp	r3, #1
 8009874:	d101      	bne.n	800987a <HAL_UART_Transmit+0x3e>
 8009876:	2302      	movs	r3, #2
 8009878:	e06e      	b.n	8009958 <HAL_UART_Transmit+0x11c>
 800987a:	68fb      	ldr	r3, [r7, #12]
 800987c:	2201      	movs	r2, #1
 800987e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009882:	68fb      	ldr	r3, [r7, #12]
 8009884:	2200      	movs	r2, #0
 8009886:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009888:	68fb      	ldr	r3, [r7, #12]
 800988a:	2221      	movs	r2, #33	; 0x21
 800988c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8009890:	f7fb fb9a 	bl	8004fc8 <HAL_GetTick>
 8009894:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8009896:	68fb      	ldr	r3, [r7, #12]
 8009898:	88fa      	ldrh	r2, [r7, #6]
 800989a:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800989c:	68fb      	ldr	r3, [r7, #12]
 800989e:	88fa      	ldrh	r2, [r7, #6]
 80098a0:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80098a2:	68fb      	ldr	r3, [r7, #12]
 80098a4:	689b      	ldr	r3, [r3, #8]
 80098a6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80098aa:	d108      	bne.n	80098be <HAL_UART_Transmit+0x82>
 80098ac:	68fb      	ldr	r3, [r7, #12]
 80098ae:	691b      	ldr	r3, [r3, #16]
 80098b0:	2b00      	cmp	r3, #0
 80098b2:	d104      	bne.n	80098be <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80098b4:	2300      	movs	r3, #0
 80098b6:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80098b8:	68bb      	ldr	r3, [r7, #8]
 80098ba:	61bb      	str	r3, [r7, #24]
 80098bc:	e003      	b.n	80098c6 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80098be:	68bb      	ldr	r3, [r7, #8]
 80098c0:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80098c2:	2300      	movs	r3, #0
 80098c4:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80098c6:	68fb      	ldr	r3, [r7, #12]
 80098c8:	2200      	movs	r2, #0
 80098ca:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 80098ce:	e02a      	b.n	8009926 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80098d0:	683b      	ldr	r3, [r7, #0]
 80098d2:	9300      	str	r3, [sp, #0]
 80098d4:	697b      	ldr	r3, [r7, #20]
 80098d6:	2200      	movs	r2, #0
 80098d8:	2180      	movs	r1, #128	; 0x80
 80098da:	68f8      	ldr	r0, [r7, #12]
 80098dc:	f000 fbc0 	bl	800a060 <UART_WaitOnFlagUntilTimeout>
 80098e0:	4603      	mov	r3, r0
 80098e2:	2b00      	cmp	r3, #0
 80098e4:	d001      	beq.n	80098ea <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80098e6:	2303      	movs	r3, #3
 80098e8:	e036      	b.n	8009958 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80098ea:	69fb      	ldr	r3, [r7, #28]
 80098ec:	2b00      	cmp	r3, #0
 80098ee:	d10b      	bne.n	8009908 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80098f0:	69bb      	ldr	r3, [r7, #24]
 80098f2:	881b      	ldrh	r3, [r3, #0]
 80098f4:	461a      	mov	r2, r3
 80098f6:	68fb      	ldr	r3, [r7, #12]
 80098f8:	681b      	ldr	r3, [r3, #0]
 80098fa:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80098fe:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8009900:	69bb      	ldr	r3, [r7, #24]
 8009902:	3302      	adds	r3, #2
 8009904:	61bb      	str	r3, [r7, #24]
 8009906:	e007      	b.n	8009918 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8009908:	69fb      	ldr	r3, [r7, #28]
 800990a:	781a      	ldrb	r2, [r3, #0]
 800990c:	68fb      	ldr	r3, [r7, #12]
 800990e:	681b      	ldr	r3, [r3, #0]
 8009910:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8009912:	69fb      	ldr	r3, [r7, #28]
 8009914:	3301      	adds	r3, #1
 8009916:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8009918:	68fb      	ldr	r3, [r7, #12]
 800991a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800991c:	b29b      	uxth	r3, r3
 800991e:	3b01      	subs	r3, #1
 8009920:	b29a      	uxth	r2, r3
 8009922:	68fb      	ldr	r3, [r7, #12]
 8009924:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8009926:	68fb      	ldr	r3, [r7, #12]
 8009928:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800992a:	b29b      	uxth	r3, r3
 800992c:	2b00      	cmp	r3, #0
 800992e:	d1cf      	bne.n	80098d0 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009930:	683b      	ldr	r3, [r7, #0]
 8009932:	9300      	str	r3, [sp, #0]
 8009934:	697b      	ldr	r3, [r7, #20]
 8009936:	2200      	movs	r2, #0
 8009938:	2140      	movs	r1, #64	; 0x40
 800993a:	68f8      	ldr	r0, [r7, #12]
 800993c:	f000 fb90 	bl	800a060 <UART_WaitOnFlagUntilTimeout>
 8009940:	4603      	mov	r3, r0
 8009942:	2b00      	cmp	r3, #0
 8009944:	d001      	beq.n	800994a <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8009946:	2303      	movs	r3, #3
 8009948:	e006      	b.n	8009958 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800994a:	68fb      	ldr	r3, [r7, #12]
 800994c:	2220      	movs	r2, #32
 800994e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8009952:	2300      	movs	r3, #0
 8009954:	e000      	b.n	8009958 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8009956:	2302      	movs	r3, #2
  }
}
 8009958:	4618      	mov	r0, r3
 800995a:	3720      	adds	r7, #32
 800995c:	46bd      	mov	sp, r7
 800995e:	bd80      	pop	{r7, pc}

08009960 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009960:	b580      	push	{r7, lr}
 8009962:	b086      	sub	sp, #24
 8009964:	af00      	add	r7, sp, #0
 8009966:	60f8      	str	r0, [r7, #12]
 8009968:	60b9      	str	r1, [r7, #8]
 800996a:	4613      	mov	r3, r2
 800996c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800996e:	68fb      	ldr	r3, [r7, #12]
 8009970:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8009974:	b2db      	uxtb	r3, r3
 8009976:	2b20      	cmp	r3, #32
 8009978:	d153      	bne.n	8009a22 <HAL_UART_Transmit_DMA+0xc2>
  {
    if ((pData == NULL) || (Size == 0U))
 800997a:	68bb      	ldr	r3, [r7, #8]
 800997c:	2b00      	cmp	r3, #0
 800997e:	d002      	beq.n	8009986 <HAL_UART_Transmit_DMA+0x26>
 8009980:	88fb      	ldrh	r3, [r7, #6]
 8009982:	2b00      	cmp	r3, #0
 8009984:	d101      	bne.n	800998a <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8009986:	2301      	movs	r3, #1
 8009988:	e04c      	b.n	8009a24 <HAL_UART_Transmit_DMA+0xc4>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800998a:	68fb      	ldr	r3, [r7, #12]
 800998c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8009990:	2b01      	cmp	r3, #1
 8009992:	d101      	bne.n	8009998 <HAL_UART_Transmit_DMA+0x38>
 8009994:	2302      	movs	r3, #2
 8009996:	e045      	b.n	8009a24 <HAL_UART_Transmit_DMA+0xc4>
 8009998:	68fb      	ldr	r3, [r7, #12]
 800999a:	2201      	movs	r2, #1
 800999c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 80099a0:	68ba      	ldr	r2, [r7, #8]
 80099a2:	68fb      	ldr	r3, [r7, #12]
 80099a4:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80099a6:	68fb      	ldr	r3, [r7, #12]
 80099a8:	88fa      	ldrh	r2, [r7, #6]
 80099aa:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80099ac:	68fb      	ldr	r3, [r7, #12]
 80099ae:	88fa      	ldrh	r2, [r7, #6]
 80099b0:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80099b2:	68fb      	ldr	r3, [r7, #12]
 80099b4:	2200      	movs	r2, #0
 80099b6:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80099b8:	68fb      	ldr	r3, [r7, #12]
 80099ba:	2221      	movs	r2, #33	; 0x21
 80099bc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80099c0:	68fb      	ldr	r3, [r7, #12]
 80099c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80099c4:	4a19      	ldr	r2, [pc, #100]	; (8009a2c <HAL_UART_Transmit_DMA+0xcc>)
 80099c6:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80099c8:	68fb      	ldr	r3, [r7, #12]
 80099ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80099cc:	4a18      	ldr	r2, [pc, #96]	; (8009a30 <HAL_UART_Transmit_DMA+0xd0>)
 80099ce:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 80099d0:	68fb      	ldr	r3, [r7, #12]
 80099d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80099d4:	4a17      	ldr	r2, [pc, #92]	; (8009a34 <HAL_UART_Transmit_DMA+0xd4>)
 80099d6:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 80099d8:	68fb      	ldr	r3, [r7, #12]
 80099da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80099dc:	2200      	movs	r2, #0
 80099de:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the UART transmit DMA channel */
    tmp = (uint32_t *)&pData;
 80099e0:	f107 0308 	add.w	r3, r7, #8
 80099e4:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 80099e6:	68fb      	ldr	r3, [r7, #12]
 80099e8:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80099ea:	697b      	ldr	r3, [r7, #20]
 80099ec:	6819      	ldr	r1, [r3, #0]
 80099ee:	68fb      	ldr	r3, [r7, #12]
 80099f0:	681b      	ldr	r3, [r3, #0]
 80099f2:	3304      	adds	r3, #4
 80099f4:	461a      	mov	r2, r3
 80099f6:	88fb      	ldrh	r3, [r7, #6]
 80099f8:	f7fb fd0a 	bl	8005410 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 80099fc:	68fb      	ldr	r3, [r7, #12]
 80099fe:	681b      	ldr	r3, [r3, #0]
 8009a00:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8009a04:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8009a06:	68fb      	ldr	r3, [r7, #12]
 8009a08:	2200      	movs	r2, #0
 8009a0a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8009a0e:	68fb      	ldr	r3, [r7, #12]
 8009a10:	681b      	ldr	r3, [r3, #0]
 8009a12:	695a      	ldr	r2, [r3, #20]
 8009a14:	68fb      	ldr	r3, [r7, #12]
 8009a16:	681b      	ldr	r3, [r3, #0]
 8009a18:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8009a1c:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 8009a1e:	2300      	movs	r3, #0
 8009a20:	e000      	b.n	8009a24 <HAL_UART_Transmit_DMA+0xc4>
  }
  else
  {
    return HAL_BUSY;
 8009a22:	2302      	movs	r3, #2
  }
}
 8009a24:	4618      	mov	r0, r3
 8009a26:	3718      	adds	r7, #24
 8009a28:	46bd      	mov	sp, r7
 8009a2a:	bd80      	pop	{r7, pc}
 8009a2c:	08009edb 	.word	0x08009edb
 8009a30:	08009f2d 	.word	0x08009f2d
 8009a34:	08009fcd 	.word	0x08009fcd

08009a38 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009a38:	b580      	push	{r7, lr}
 8009a3a:	b086      	sub	sp, #24
 8009a3c:	af00      	add	r7, sp, #0
 8009a3e:	60f8      	str	r0, [r7, #12]
 8009a40:	60b9      	str	r1, [r7, #8]
 8009a42:	4613      	mov	r3, r2
 8009a44:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8009a46:	68fb      	ldr	r3, [r7, #12]
 8009a48:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8009a4c:	b2db      	uxtb	r3, r3
 8009a4e:	2b20      	cmp	r3, #32
 8009a50:	d166      	bne.n	8009b20 <HAL_UART_Receive_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8009a52:	68bb      	ldr	r3, [r7, #8]
 8009a54:	2b00      	cmp	r3, #0
 8009a56:	d002      	beq.n	8009a5e <HAL_UART_Receive_DMA+0x26>
 8009a58:	88fb      	ldrh	r3, [r7, #6]
 8009a5a:	2b00      	cmp	r3, #0
 8009a5c:	d101      	bne.n	8009a62 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8009a5e:	2301      	movs	r3, #1
 8009a60:	e05f      	b.n	8009b22 <HAL_UART_Receive_DMA+0xea>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8009a62:	68fb      	ldr	r3, [r7, #12]
 8009a64:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8009a68:	2b01      	cmp	r3, #1
 8009a6a:	d101      	bne.n	8009a70 <HAL_UART_Receive_DMA+0x38>
 8009a6c:	2302      	movs	r3, #2
 8009a6e:	e058      	b.n	8009b22 <HAL_UART_Receive_DMA+0xea>
 8009a70:	68fb      	ldr	r3, [r7, #12]
 8009a72:	2201      	movs	r2, #1
 8009a74:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8009a78:	68ba      	ldr	r2, [r7, #8]
 8009a7a:	68fb      	ldr	r3, [r7, #12]
 8009a7c:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8009a7e:	68fb      	ldr	r3, [r7, #12]
 8009a80:	88fa      	ldrh	r2, [r7, #6]
 8009a82:	859a      	strh	r2, [r3, #44]	; 0x2c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009a84:	68fb      	ldr	r3, [r7, #12]
 8009a86:	2200      	movs	r2, #0
 8009a88:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009a8a:	68fb      	ldr	r3, [r7, #12]
 8009a8c:	2222      	movs	r2, #34	; 0x22
 8009a8e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8009a92:	68fb      	ldr	r3, [r7, #12]
 8009a94:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009a96:	4a25      	ldr	r2, [pc, #148]	; (8009b2c <HAL_UART_Receive_DMA+0xf4>)
 8009a98:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8009a9a:	68fb      	ldr	r3, [r7, #12]
 8009a9c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009a9e:	4a24      	ldr	r2, [pc, #144]	; (8009b30 <HAL_UART_Receive_DMA+0xf8>)
 8009aa0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8009aa2:	68fb      	ldr	r3, [r7, #12]
 8009aa4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009aa6:	4a23      	ldr	r2, [pc, #140]	; (8009b34 <HAL_UART_Receive_DMA+0xfc>)
 8009aa8:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8009aaa:	68fb      	ldr	r3, [r7, #12]
 8009aac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009aae:	2200      	movs	r2, #0
 8009ab0:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the DMA channel */
    tmp = (uint32_t *)&pData;
 8009ab2:	f107 0308 	add.w	r3, r7, #8
 8009ab6:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8009ab8:	68fb      	ldr	r3, [r7, #12]
 8009aba:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8009abc:	68fb      	ldr	r3, [r7, #12]
 8009abe:	681b      	ldr	r3, [r3, #0]
 8009ac0:	3304      	adds	r3, #4
 8009ac2:	4619      	mov	r1, r3
 8009ac4:	697b      	ldr	r3, [r7, #20]
 8009ac6:	681a      	ldr	r2, [r3, #0]
 8009ac8:	88fb      	ldrh	r3, [r7, #6]
 8009aca:	f7fb fca1 	bl	8005410 <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 8009ace:	2300      	movs	r3, #0
 8009ad0:	613b      	str	r3, [r7, #16]
 8009ad2:	68fb      	ldr	r3, [r7, #12]
 8009ad4:	681b      	ldr	r3, [r3, #0]
 8009ad6:	681b      	ldr	r3, [r3, #0]
 8009ad8:	613b      	str	r3, [r7, #16]
 8009ada:	68fb      	ldr	r3, [r7, #12]
 8009adc:	681b      	ldr	r3, [r3, #0]
 8009ade:	685b      	ldr	r3, [r3, #4]
 8009ae0:	613b      	str	r3, [r7, #16]
 8009ae2:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8009ae4:	68fb      	ldr	r3, [r7, #12]
 8009ae6:	2200      	movs	r2, #0
 8009ae8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009aec:	68fb      	ldr	r3, [r7, #12]
 8009aee:	681b      	ldr	r3, [r3, #0]
 8009af0:	68da      	ldr	r2, [r3, #12]
 8009af2:	68fb      	ldr	r3, [r7, #12]
 8009af4:	681b      	ldr	r3, [r3, #0]
 8009af6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009afa:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009afc:	68fb      	ldr	r3, [r7, #12]
 8009afe:	681b      	ldr	r3, [r3, #0]
 8009b00:	695a      	ldr	r2, [r3, #20]
 8009b02:	68fb      	ldr	r3, [r7, #12]
 8009b04:	681b      	ldr	r3, [r3, #0]
 8009b06:	f042 0201 	orr.w	r2, r2, #1
 8009b0a:	615a      	str	r2, [r3, #20]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009b0c:	68fb      	ldr	r3, [r7, #12]
 8009b0e:	681b      	ldr	r3, [r3, #0]
 8009b10:	695a      	ldr	r2, [r3, #20]
 8009b12:	68fb      	ldr	r3, [r7, #12]
 8009b14:	681b      	ldr	r3, [r3, #0]
 8009b16:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009b1a:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 8009b1c:	2300      	movs	r3, #0
 8009b1e:	e000      	b.n	8009b22 <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8009b20:	2302      	movs	r3, #2
  }
}
 8009b22:	4618      	mov	r0, r3
 8009b24:	3718      	adds	r7, #24
 8009b26:	46bd      	mov	sp, r7
 8009b28:	bd80      	pop	{r7, pc}
 8009b2a:	bf00      	nop
 8009b2c:	08009f49 	.word	0x08009f49
 8009b30:	08009fb1 	.word	0x08009fb1
 8009b34:	08009fcd 	.word	0x08009fcd

08009b38 <HAL_UART_Abort_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_UART_Abort_IT(UART_HandleTypeDef *huart)
{
 8009b38:	b580      	push	{r7, lr}
 8009b3a:	b084      	sub	sp, #16
 8009b3c:	af00      	add	r7, sp, #0
 8009b3e:	6078      	str	r0, [r7, #4]
  uint32_t AbortCplt = 0x01U;
 8009b40:	2301      	movs	r3, #1
 8009b42:	60fb      	str	r3, [r7, #12]

  /* Disable TXEIE, TCIE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE | USART_CR1_TCIE));
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	681b      	ldr	r3, [r3, #0]
 8009b48:	68da      	ldr	r2, [r3, #12]
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	681b      	ldr	r3, [r3, #0]
 8009b4e:	f422 72f0 	bic.w	r2, r2, #480	; 0x1e0
 8009b52:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	681b      	ldr	r3, [r3, #0]
 8009b58:	695a      	ldr	r2, [r3, #20]
 8009b5a:	687b      	ldr	r3, [r7, #4]
 8009b5c:	681b      	ldr	r3, [r3, #0]
 8009b5e:	f022 0201 	bic.w	r2, r2, #1
 8009b62:	615a      	str	r2, [r3, #20]

  /* If DMA Tx and/or DMA Rx Handles are associated to UART Handle, DMA Abort complete callbacks should be initialised
     before any call to DMA Abort functions */
  /* DMA Tx Handle is valid */
  if (huart->hdmatx != NULL)
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009b68:	2b00      	cmp	r3, #0
 8009b6a:	d00f      	beq.n	8009b8c <HAL_UART_Abort_IT+0x54>
  {
    /* Set DMA Abort Complete callback if UART DMA Tx request if enabled.
       Otherwise, set it to NULL */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	681b      	ldr	r3, [r3, #0]
 8009b70:	695b      	ldr	r3, [r3, #20]
 8009b72:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009b76:	2b00      	cmp	r3, #0
 8009b78:	d004      	beq.n	8009b84 <HAL_UART_Abort_IT+0x4c>
    {
      huart->hdmatx->XferAbortCallback = UART_DMATxAbortCallback;
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009b7e:	4a3e      	ldr	r2, [pc, #248]	; (8009c78 <HAL_UART_Abort_IT+0x140>)
 8009b80:	635a      	str	r2, [r3, #52]	; 0x34
 8009b82:	e003      	b.n	8009b8c <HAL_UART_Abort_IT+0x54>
    }
    else
    {
      huart->hdmatx->XferAbortCallback = NULL;
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009b88:	2200      	movs	r2, #0
 8009b8a:	635a      	str	r2, [r3, #52]	; 0x34
    }
  }
  /* DMA Rx Handle is valid */
  if (huart->hdmarx != NULL)
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009b90:	2b00      	cmp	r3, #0
 8009b92:	d00f      	beq.n	8009bb4 <HAL_UART_Abort_IT+0x7c>
  {
    /* Set DMA Abort Complete callback if UART DMA Rx request if enabled.
       Otherwise, set it to NULL */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	681b      	ldr	r3, [r3, #0]
 8009b98:	695b      	ldr	r3, [r3, #20]
 8009b9a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009b9e:	2b00      	cmp	r3, #0
 8009ba0:	d004      	beq.n	8009bac <HAL_UART_Abort_IT+0x74>
    {
      huart->hdmarx->XferAbortCallback = UART_DMARxAbortCallback;
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009ba6:	4a35      	ldr	r2, [pc, #212]	; (8009c7c <HAL_UART_Abort_IT+0x144>)
 8009ba8:	635a      	str	r2, [r3, #52]	; 0x34
 8009baa:	e003      	b.n	8009bb4 <HAL_UART_Abort_IT+0x7c>
    }
    else
    {
      huart->hdmarx->XferAbortCallback = NULL;
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009bb0:	2200      	movs	r2, #0
 8009bb2:	635a      	str	r2, [r3, #52]	; 0x34
    }
  }

  /* Disable the UART DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	681b      	ldr	r3, [r3, #0]
 8009bb8:	695b      	ldr	r3, [r3, #20]
 8009bba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009bbe:	2b00      	cmp	r3, #0
 8009bc0:	d01a      	beq.n	8009bf8 <HAL_UART_Abort_IT+0xc0>
  {
    /* Disable DMA Tx at UART level */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	681b      	ldr	r3, [r3, #0]
 8009bc6:	695a      	ldr	r2, [r3, #20]
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	681b      	ldr	r3, [r3, #0]
 8009bcc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009bd0:	615a      	str	r2, [r3, #20]

    /* Abort the UART DMA Tx channel : use non blocking DMA Abort API (callback) */
    if (huart->hdmatx != NULL)
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009bd6:	2b00      	cmp	r3, #0
 8009bd8:	d00e      	beq.n	8009bf8 <HAL_UART_Abort_IT+0xc0>
    {
      /* UART Tx DMA Abort callback has already been initialised :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(huart->hdmatx) != HAL_OK)
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009bde:	4618      	mov	r0, r3
 8009be0:	f7fb fc76 	bl	80054d0 <HAL_DMA_Abort_IT>
 8009be4:	4603      	mov	r3, r0
 8009be6:	2b00      	cmp	r3, #0
 8009be8:	d004      	beq.n	8009bf4 <HAL_UART_Abort_IT+0xbc>
      {
        huart->hdmatx->XferAbortCallback = NULL;
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009bee:	2200      	movs	r2, #0
 8009bf0:	635a      	str	r2, [r3, #52]	; 0x34
 8009bf2:	e001      	b.n	8009bf8 <HAL_UART_Abort_IT+0xc0>
      }
      else
      {
        AbortCplt = 0x00U;
 8009bf4:	2300      	movs	r3, #0
 8009bf6:	60fb      	str	r3, [r7, #12]
      }
    }
  }

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	681b      	ldr	r3, [r3, #0]
 8009bfc:	695b      	ldr	r3, [r3, #20]
 8009bfe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009c02:	2b00      	cmp	r3, #0
 8009c04:	d01c      	beq.n	8009c40 <HAL_UART_Abort_IT+0x108>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	681b      	ldr	r3, [r3, #0]
 8009c0a:	695a      	ldr	r2, [r3, #20]
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	681b      	ldr	r3, [r3, #0]
 8009c10:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009c14:	615a      	str	r2, [r3, #20]

    /* Abort the UART DMA Rx channel : use non blocking DMA Abort API (callback) */
    if (huart->hdmarx != NULL)
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009c1a:	2b00      	cmp	r3, #0
 8009c1c:	d010      	beq.n	8009c40 <HAL_UART_Abort_IT+0x108>
    {
      /* UART Rx DMA Abort callback has already been initialised :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009c22:	4618      	mov	r0, r3
 8009c24:	f7fb fc54 	bl	80054d0 <HAL_DMA_Abort_IT>
 8009c28:	4603      	mov	r3, r0
 8009c2a:	2b00      	cmp	r3, #0
 8009c2c:	d006      	beq.n	8009c3c <HAL_UART_Abort_IT+0x104>
      {
        huart->hdmarx->XferAbortCallback = NULL;
 8009c2e:	687b      	ldr	r3, [r7, #4]
 8009c30:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009c32:	2200      	movs	r2, #0
 8009c34:	635a      	str	r2, [r3, #52]	; 0x34
        AbortCplt = 0x01U;
 8009c36:	2301      	movs	r3, #1
 8009c38:	60fb      	str	r3, [r7, #12]
 8009c3a:	e001      	b.n	8009c40 <HAL_UART_Abort_IT+0x108>
      }
      else
      {
        AbortCplt = 0x00U;
 8009c3c:	2300      	movs	r3, #0
 8009c3e:	60fb      	str	r3, [r7, #12]
      }
    }
  }

  /* if no DMA abort complete callback execution is required => call user Abort Complete callback */
  if (AbortCplt == 0x01U)
 8009c40:	68fb      	ldr	r3, [r7, #12]
 8009c42:	2b01      	cmp	r3, #1
 8009c44:	d113      	bne.n	8009c6e <HAL_UART_Abort_IT+0x136>
  {
    /* Reset Tx and Rx transfer counters */
    huart->TxXferCount = 0x00U;
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	2200      	movs	r2, #0
 8009c4a:	84da      	strh	r2, [r3, #38]	; 0x26
    huart->RxXferCount = 0x00U;
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	2200      	movs	r2, #0
 8009c50:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Reset ErrorCode */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	2200      	movs	r2, #0
 8009c56:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Restore huart->gState and huart->RxState to Ready */
    huart->gState  = HAL_UART_STATE_READY;
 8009c58:	687b      	ldr	r3, [r7, #4]
 8009c5a:	2220      	movs	r2, #32
 8009c5c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    huart->RxState = HAL_UART_STATE_READY;
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	2220      	movs	r2, #32
 8009c64:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort complete callback */
    huart->AbortCpltCallback(huart);
#else
    /* Call legacy weak Abort complete callback */
    HAL_UART_AbortCpltCallback(huart);
 8009c68:	6878      	ldr	r0, [r7, #4]
 8009c6a:	f000 f92d 	bl	8009ec8 <HAL_UART_AbortCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 8009c6e:	2300      	movs	r3, #0
}
 8009c70:	4618      	mov	r0, r3
 8009c72:	3710      	adds	r7, #16
 8009c74:	46bd      	mov	sp, r7
 8009c76:	bd80      	pop	{r7, pc}
 8009c78:	0800a181 	.word	0x0800a181
 8009c7c:	0800a1db 	.word	0x0800a1db

08009c80 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009c80:	b580      	push	{r7, lr}
 8009c82:	b088      	sub	sp, #32
 8009c84:	af00      	add	r7, sp, #0
 8009c86:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	681b      	ldr	r3, [r3, #0]
 8009c8c:	681b      	ldr	r3, [r3, #0]
 8009c8e:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	681b      	ldr	r3, [r3, #0]
 8009c94:	68db      	ldr	r3, [r3, #12]
 8009c96:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	681b      	ldr	r3, [r3, #0]
 8009c9c:	695b      	ldr	r3, [r3, #20]
 8009c9e:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8009ca0:	2300      	movs	r3, #0
 8009ca2:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8009ca4:	2300      	movs	r3, #0
 8009ca6:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8009ca8:	69fb      	ldr	r3, [r7, #28]
 8009caa:	f003 030f 	and.w	r3, r3, #15
 8009cae:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8009cb0:	693b      	ldr	r3, [r7, #16]
 8009cb2:	2b00      	cmp	r3, #0
 8009cb4:	d10d      	bne.n	8009cd2 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009cb6:	69fb      	ldr	r3, [r7, #28]
 8009cb8:	f003 0320 	and.w	r3, r3, #32
 8009cbc:	2b00      	cmp	r3, #0
 8009cbe:	d008      	beq.n	8009cd2 <HAL_UART_IRQHandler+0x52>
 8009cc0:	69bb      	ldr	r3, [r7, #24]
 8009cc2:	f003 0320 	and.w	r3, r3, #32
 8009cc6:	2b00      	cmp	r3, #0
 8009cc8:	d003      	beq.n	8009cd2 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8009cca:	6878      	ldr	r0, [r7, #4]
 8009ccc:	f000 fb19 	bl	800a302 <UART_Receive_IT>
      return;
 8009cd0:	e0d0      	b.n	8009e74 <HAL_UART_IRQHandler+0x1f4>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8009cd2:	693b      	ldr	r3, [r7, #16]
 8009cd4:	2b00      	cmp	r3, #0
 8009cd6:	f000 80b0 	beq.w	8009e3a <HAL_UART_IRQHandler+0x1ba>
 8009cda:	697b      	ldr	r3, [r7, #20]
 8009cdc:	f003 0301 	and.w	r3, r3, #1
 8009ce0:	2b00      	cmp	r3, #0
 8009ce2:	d105      	bne.n	8009cf0 <HAL_UART_IRQHandler+0x70>
 8009ce4:	69bb      	ldr	r3, [r7, #24]
 8009ce6:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8009cea:	2b00      	cmp	r3, #0
 8009cec:	f000 80a5 	beq.w	8009e3a <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8009cf0:	69fb      	ldr	r3, [r7, #28]
 8009cf2:	f003 0301 	and.w	r3, r3, #1
 8009cf6:	2b00      	cmp	r3, #0
 8009cf8:	d00a      	beq.n	8009d10 <HAL_UART_IRQHandler+0x90>
 8009cfa:	69bb      	ldr	r3, [r7, #24]
 8009cfc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009d00:	2b00      	cmp	r3, #0
 8009d02:	d005      	beq.n	8009d10 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009d08:	f043 0201 	orr.w	r2, r3, #1
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009d10:	69fb      	ldr	r3, [r7, #28]
 8009d12:	f003 0304 	and.w	r3, r3, #4
 8009d16:	2b00      	cmp	r3, #0
 8009d18:	d00a      	beq.n	8009d30 <HAL_UART_IRQHandler+0xb0>
 8009d1a:	697b      	ldr	r3, [r7, #20]
 8009d1c:	f003 0301 	and.w	r3, r3, #1
 8009d20:	2b00      	cmp	r3, #0
 8009d22:	d005      	beq.n	8009d30 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009d28:	f043 0202 	orr.w	r2, r3, #2
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009d30:	69fb      	ldr	r3, [r7, #28]
 8009d32:	f003 0302 	and.w	r3, r3, #2
 8009d36:	2b00      	cmp	r3, #0
 8009d38:	d00a      	beq.n	8009d50 <HAL_UART_IRQHandler+0xd0>
 8009d3a:	697b      	ldr	r3, [r7, #20]
 8009d3c:	f003 0301 	and.w	r3, r3, #1
 8009d40:	2b00      	cmp	r3, #0
 8009d42:	d005      	beq.n	8009d50 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009d48:	f043 0204 	orr.w	r2, r3, #4
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8009d50:	69fb      	ldr	r3, [r7, #28]
 8009d52:	f003 0308 	and.w	r3, r3, #8
 8009d56:	2b00      	cmp	r3, #0
 8009d58:	d00f      	beq.n	8009d7a <HAL_UART_IRQHandler+0xfa>
 8009d5a:	69bb      	ldr	r3, [r7, #24]
 8009d5c:	f003 0320 	and.w	r3, r3, #32
 8009d60:	2b00      	cmp	r3, #0
 8009d62:	d104      	bne.n	8009d6e <HAL_UART_IRQHandler+0xee>
 8009d64:	697b      	ldr	r3, [r7, #20]
 8009d66:	f003 0301 	and.w	r3, r3, #1
 8009d6a:	2b00      	cmp	r3, #0
 8009d6c:	d005      	beq.n	8009d7a <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009d72:	f043 0208 	orr.w	r2, r3, #8
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009d7a:	687b      	ldr	r3, [r7, #4]
 8009d7c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009d7e:	2b00      	cmp	r3, #0
 8009d80:	d077      	beq.n	8009e72 <HAL_UART_IRQHandler+0x1f2>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009d82:	69fb      	ldr	r3, [r7, #28]
 8009d84:	f003 0320 	and.w	r3, r3, #32
 8009d88:	2b00      	cmp	r3, #0
 8009d8a:	d007      	beq.n	8009d9c <HAL_UART_IRQHandler+0x11c>
 8009d8c:	69bb      	ldr	r3, [r7, #24]
 8009d8e:	f003 0320 	and.w	r3, r3, #32
 8009d92:	2b00      	cmp	r3, #0
 8009d94:	d002      	beq.n	8009d9c <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 8009d96:	6878      	ldr	r0, [r7, #4]
 8009d98:	f000 fab3 	bl	800a302 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8009d9c:	687b      	ldr	r3, [r7, #4]
 8009d9e:	681b      	ldr	r3, [r3, #0]
 8009da0:	695b      	ldr	r3, [r3, #20]
 8009da2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009da6:	2b00      	cmp	r3, #0
 8009da8:	bf14      	ite	ne
 8009daa:	2301      	movne	r3, #1
 8009dac:	2300      	moveq	r3, #0
 8009dae:	b2db      	uxtb	r3, r3
 8009db0:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009db6:	f003 0308 	and.w	r3, r3, #8
 8009dba:	2b00      	cmp	r3, #0
 8009dbc:	d102      	bne.n	8009dc4 <HAL_UART_IRQHandler+0x144>
 8009dbe:	68fb      	ldr	r3, [r7, #12]
 8009dc0:	2b00      	cmp	r3, #0
 8009dc2:	d031      	beq.n	8009e28 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8009dc4:	6878      	ldr	r0, [r7, #4]
 8009dc6:	f000 f9aa 	bl	800a11e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009dca:	687b      	ldr	r3, [r7, #4]
 8009dcc:	681b      	ldr	r3, [r3, #0]
 8009dce:	695b      	ldr	r3, [r3, #20]
 8009dd0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009dd4:	2b00      	cmp	r3, #0
 8009dd6:	d023      	beq.n	8009e20 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	681b      	ldr	r3, [r3, #0]
 8009ddc:	695a      	ldr	r2, [r3, #20]
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	681b      	ldr	r3, [r3, #0]
 8009de2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009de6:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009dec:	2b00      	cmp	r3, #0
 8009dee:	d013      	beq.n	8009e18 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009df4:	4a21      	ldr	r2, [pc, #132]	; (8009e7c <HAL_UART_IRQHandler+0x1fc>)
 8009df6:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009dfc:	4618      	mov	r0, r3
 8009dfe:	f7fb fb67 	bl	80054d0 <HAL_DMA_Abort_IT>
 8009e02:	4603      	mov	r3, r0
 8009e04:	2b00      	cmp	r3, #0
 8009e06:	d016      	beq.n	8009e36 <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009e0c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009e0e:	687a      	ldr	r2, [r7, #4]
 8009e10:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8009e12:	4610      	mov	r0, r2
 8009e14:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009e16:	e00e      	b.n	8009e36 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8009e18:	6878      	ldr	r0, [r7, #4]
 8009e1a:	f000 f84c 	bl	8009eb6 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009e1e:	e00a      	b.n	8009e36 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009e20:	6878      	ldr	r0, [r7, #4]
 8009e22:	f000 f848 	bl	8009eb6 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009e26:	e006      	b.n	8009e36 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8009e28:	6878      	ldr	r0, [r7, #4]
 8009e2a:	f000 f844 	bl	8009eb6 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009e2e:	687b      	ldr	r3, [r7, #4]
 8009e30:	2200      	movs	r2, #0
 8009e32:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8009e34:	e01d      	b.n	8009e72 <HAL_UART_IRQHandler+0x1f2>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009e36:	bf00      	nop
    return;
 8009e38:	e01b      	b.n	8009e72 <HAL_UART_IRQHandler+0x1f2>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8009e3a:	69fb      	ldr	r3, [r7, #28]
 8009e3c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009e40:	2b00      	cmp	r3, #0
 8009e42:	d008      	beq.n	8009e56 <HAL_UART_IRQHandler+0x1d6>
 8009e44:	69bb      	ldr	r3, [r7, #24]
 8009e46:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009e4a:	2b00      	cmp	r3, #0
 8009e4c:	d003      	beq.n	8009e56 <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 8009e4e:	6878      	ldr	r0, [r7, #4]
 8009e50:	f000 f9f0 	bl	800a234 <UART_Transmit_IT>
    return;
 8009e54:	e00e      	b.n	8009e74 <HAL_UART_IRQHandler+0x1f4>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8009e56:	69fb      	ldr	r3, [r7, #28]
 8009e58:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009e5c:	2b00      	cmp	r3, #0
 8009e5e:	d009      	beq.n	8009e74 <HAL_UART_IRQHandler+0x1f4>
 8009e60:	69bb      	ldr	r3, [r7, #24]
 8009e62:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009e66:	2b00      	cmp	r3, #0
 8009e68:	d004      	beq.n	8009e74 <HAL_UART_IRQHandler+0x1f4>
  {
    UART_EndTransmit_IT(huart);
 8009e6a:	6878      	ldr	r0, [r7, #4]
 8009e6c:	f000 fa31 	bl	800a2d2 <UART_EndTransmit_IT>
    return;
 8009e70:	e000      	b.n	8009e74 <HAL_UART_IRQHandler+0x1f4>
    return;
 8009e72:	bf00      	nop
  }
}
 8009e74:	3720      	adds	r7, #32
 8009e76:	46bd      	mov	sp, r7
 8009e78:	bd80      	pop	{r7, pc}
 8009e7a:	bf00      	nop
 8009e7c:	0800a159 	.word	0x0800a159

08009e80 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8009e80:	b480      	push	{r7}
 8009e82:	b083      	sub	sp, #12
 8009e84:	af00      	add	r7, sp, #0
 8009e86:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8009e88:	bf00      	nop
 8009e8a:	370c      	adds	r7, #12
 8009e8c:	46bd      	mov	sp, r7
 8009e8e:	bc80      	pop	{r7}
 8009e90:	4770      	bx	lr

08009e92 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8009e92:	b480      	push	{r7}
 8009e94:	b083      	sub	sp, #12
 8009e96:	af00      	add	r7, sp, #0
 8009e98:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8009e9a:	bf00      	nop
 8009e9c:	370c      	adds	r7, #12
 8009e9e:	46bd      	mov	sp, r7
 8009ea0:	bc80      	pop	{r7}
 8009ea2:	4770      	bx	lr

08009ea4 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8009ea4:	b480      	push	{r7}
 8009ea6:	b083      	sub	sp, #12
 8009ea8:	af00      	add	r7, sp, #0
 8009eaa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8009eac:	bf00      	nop
 8009eae:	370c      	adds	r7, #12
 8009eb0:	46bd      	mov	sp, r7
 8009eb2:	bc80      	pop	{r7}
 8009eb4:	4770      	bx	lr

08009eb6 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009eb6:	b480      	push	{r7}
 8009eb8:	b083      	sub	sp, #12
 8009eba:	af00      	add	r7, sp, #0
 8009ebc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8009ebe:	bf00      	nop
 8009ec0:	370c      	adds	r7, #12
 8009ec2:	46bd      	mov	sp, r7
 8009ec4:	bc80      	pop	{r7}
 8009ec6:	4770      	bx	lr

08009ec8 <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 8009ec8:	b480      	push	{r7}
 8009eca:	b083      	sub	sp, #12
 8009ecc:	af00      	add	r7, sp, #0
 8009ece:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 8009ed0:	bf00      	nop
 8009ed2:	370c      	adds	r7, #12
 8009ed4:	46bd      	mov	sp, r7
 8009ed6:	bc80      	pop	{r7}
 8009ed8:	4770      	bx	lr

08009eda <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8009eda:	b580      	push	{r7, lr}
 8009edc:	b084      	sub	sp, #16
 8009ede:	af00      	add	r7, sp, #0
 8009ee0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009ee2:	687b      	ldr	r3, [r7, #4]
 8009ee4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009ee6:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	681b      	ldr	r3, [r3, #0]
 8009eec:	681b      	ldr	r3, [r3, #0]
 8009eee:	f003 0320 	and.w	r3, r3, #32
 8009ef2:	2b00      	cmp	r3, #0
 8009ef4:	d113      	bne.n	8009f1e <UART_DMATransmitCplt+0x44>
  {
    huart->TxXferCount = 0x00U;
 8009ef6:	68fb      	ldr	r3, [r7, #12]
 8009ef8:	2200      	movs	r2, #0
 8009efa:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8009efc:	68fb      	ldr	r3, [r7, #12]
 8009efe:	681b      	ldr	r3, [r3, #0]
 8009f00:	695a      	ldr	r2, [r3, #20]
 8009f02:	68fb      	ldr	r3, [r7, #12]
 8009f04:	681b      	ldr	r3, [r3, #0]
 8009f06:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009f0a:	615a      	str	r2, [r3, #20]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009f0c:	68fb      	ldr	r3, [r7, #12]
 8009f0e:	681b      	ldr	r3, [r3, #0]
 8009f10:	68da      	ldr	r2, [r3, #12]
 8009f12:	68fb      	ldr	r3, [r7, #12]
 8009f14:	681b      	ldr	r3, [r3, #0]
 8009f16:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009f1a:	60da      	str	r2, [r3, #12]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009f1c:	e002      	b.n	8009f24 <UART_DMATransmitCplt+0x4a>
    HAL_UART_TxCpltCallback(huart);
 8009f1e:	68f8      	ldr	r0, [r7, #12]
 8009f20:	f7f7 ff7a 	bl	8001e18 <HAL_UART_TxCpltCallback>
}
 8009f24:	bf00      	nop
 8009f26:	3710      	adds	r7, #16
 8009f28:	46bd      	mov	sp, r7
 8009f2a:	bd80      	pop	{r7, pc}

08009f2c <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009f2c:	b580      	push	{r7, lr}
 8009f2e:	b084      	sub	sp, #16
 8009f30:	af00      	add	r7, sp, #0
 8009f32:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f38:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8009f3a:	68f8      	ldr	r0, [r7, #12]
 8009f3c:	f7ff ffa0 	bl	8009e80 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009f40:	bf00      	nop
 8009f42:	3710      	adds	r7, #16
 8009f44:	46bd      	mov	sp, r7
 8009f46:	bd80      	pop	{r7, pc}

08009f48 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8009f48:	b580      	push	{r7, lr}
 8009f4a:	b084      	sub	sp, #16
 8009f4c:	af00      	add	r7, sp, #0
 8009f4e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f54:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	681b      	ldr	r3, [r3, #0]
 8009f5a:	681b      	ldr	r3, [r3, #0]
 8009f5c:	f003 0320 	and.w	r3, r3, #32
 8009f60:	2b00      	cmp	r3, #0
 8009f62:	d11e      	bne.n	8009fa2 <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 8009f64:	68fb      	ldr	r3, [r7, #12]
 8009f66:	2200      	movs	r2, #0
 8009f68:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009f6a:	68fb      	ldr	r3, [r7, #12]
 8009f6c:	681b      	ldr	r3, [r3, #0]
 8009f6e:	68da      	ldr	r2, [r3, #12]
 8009f70:	68fb      	ldr	r3, [r7, #12]
 8009f72:	681b      	ldr	r3, [r3, #0]
 8009f74:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8009f78:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009f7a:	68fb      	ldr	r3, [r7, #12]
 8009f7c:	681b      	ldr	r3, [r3, #0]
 8009f7e:	695a      	ldr	r2, [r3, #20]
 8009f80:	68fb      	ldr	r3, [r7, #12]
 8009f82:	681b      	ldr	r3, [r3, #0]
 8009f84:	f022 0201 	bic.w	r2, r2, #1
 8009f88:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009f8a:	68fb      	ldr	r3, [r7, #12]
 8009f8c:	681b      	ldr	r3, [r3, #0]
 8009f8e:	695a      	ldr	r2, [r3, #20]
 8009f90:	68fb      	ldr	r3, [r7, #12]
 8009f92:	681b      	ldr	r3, [r3, #0]
 8009f94:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009f98:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8009f9a:	68fb      	ldr	r3, [r7, #12]
 8009f9c:	2220      	movs	r2, #32
 8009f9e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 8009fa2:	68f8      	ldr	r0, [r7, #12]
 8009fa4:	f7ff ff75 	bl	8009e92 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009fa8:	bf00      	nop
 8009faa:	3710      	adds	r7, #16
 8009fac:	46bd      	mov	sp, r7
 8009fae:	bd80      	pop	{r7, pc}

08009fb0 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009fb0:	b580      	push	{r7, lr}
 8009fb2:	b084      	sub	sp, #16
 8009fb4:	af00      	add	r7, sp, #0
 8009fb6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009fbc:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 8009fbe:	68f8      	ldr	r0, [r7, #12]
 8009fc0:	f7ff ff70 	bl	8009ea4 <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009fc4:	bf00      	nop
 8009fc6:	3710      	adds	r7, #16
 8009fc8:	46bd      	mov	sp, r7
 8009fca:	bd80      	pop	{r7, pc}

08009fcc <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8009fcc:	b580      	push	{r7, lr}
 8009fce:	b084      	sub	sp, #16
 8009fd0:	af00      	add	r7, sp, #0
 8009fd2:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8009fd4:	2300      	movs	r3, #0
 8009fd6:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009fdc:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8009fde:	68bb      	ldr	r3, [r7, #8]
 8009fe0:	681b      	ldr	r3, [r3, #0]
 8009fe2:	695b      	ldr	r3, [r3, #20]
 8009fe4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009fe8:	2b00      	cmp	r3, #0
 8009fea:	bf14      	ite	ne
 8009fec:	2301      	movne	r3, #1
 8009fee:	2300      	moveq	r3, #0
 8009ff0:	b2db      	uxtb	r3, r3
 8009ff2:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8009ff4:	68bb      	ldr	r3, [r7, #8]
 8009ff6:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8009ffa:	b2db      	uxtb	r3, r3
 8009ffc:	2b21      	cmp	r3, #33	; 0x21
 8009ffe:	d108      	bne.n	800a012 <UART_DMAError+0x46>
 800a000:	68fb      	ldr	r3, [r7, #12]
 800a002:	2b00      	cmp	r3, #0
 800a004:	d005      	beq.n	800a012 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800a006:	68bb      	ldr	r3, [r7, #8]
 800a008:	2200      	movs	r2, #0
 800a00a:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 800a00c:	68b8      	ldr	r0, [r7, #8]
 800a00e:	f000 f871 	bl	800a0f4 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800a012:	68bb      	ldr	r3, [r7, #8]
 800a014:	681b      	ldr	r3, [r3, #0]
 800a016:	695b      	ldr	r3, [r3, #20]
 800a018:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a01c:	2b00      	cmp	r3, #0
 800a01e:	bf14      	ite	ne
 800a020:	2301      	movne	r3, #1
 800a022:	2300      	moveq	r3, #0
 800a024:	b2db      	uxtb	r3, r3
 800a026:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800a028:	68bb      	ldr	r3, [r7, #8]
 800a02a:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800a02e:	b2db      	uxtb	r3, r3
 800a030:	2b22      	cmp	r3, #34	; 0x22
 800a032:	d108      	bne.n	800a046 <UART_DMAError+0x7a>
 800a034:	68fb      	ldr	r3, [r7, #12]
 800a036:	2b00      	cmp	r3, #0
 800a038:	d005      	beq.n	800a046 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800a03a:	68bb      	ldr	r3, [r7, #8]
 800a03c:	2200      	movs	r2, #0
 800a03e:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800a040:	68b8      	ldr	r0, [r7, #8]
 800a042:	f000 f86c 	bl	800a11e <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800a046:	68bb      	ldr	r3, [r7, #8]
 800a048:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a04a:	f043 0210 	orr.w	r2, r3, #16
 800a04e:	68bb      	ldr	r3, [r7, #8]
 800a050:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a052:	68b8      	ldr	r0, [r7, #8]
 800a054:	f7ff ff2f 	bl	8009eb6 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a058:	bf00      	nop
 800a05a:	3710      	adds	r7, #16
 800a05c:	46bd      	mov	sp, r7
 800a05e:	bd80      	pop	{r7, pc}

0800a060 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800a060:	b580      	push	{r7, lr}
 800a062:	b084      	sub	sp, #16
 800a064:	af00      	add	r7, sp, #0
 800a066:	60f8      	str	r0, [r7, #12]
 800a068:	60b9      	str	r1, [r7, #8]
 800a06a:	603b      	str	r3, [r7, #0]
 800a06c:	4613      	mov	r3, r2
 800a06e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a070:	e02c      	b.n	800a0cc <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a072:	69bb      	ldr	r3, [r7, #24]
 800a074:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a078:	d028      	beq.n	800a0cc <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800a07a:	69bb      	ldr	r3, [r7, #24]
 800a07c:	2b00      	cmp	r3, #0
 800a07e:	d007      	beq.n	800a090 <UART_WaitOnFlagUntilTimeout+0x30>
 800a080:	f7fa ffa2 	bl	8004fc8 <HAL_GetTick>
 800a084:	4602      	mov	r2, r0
 800a086:	683b      	ldr	r3, [r7, #0]
 800a088:	1ad3      	subs	r3, r2, r3
 800a08a:	69ba      	ldr	r2, [r7, #24]
 800a08c:	429a      	cmp	r2, r3
 800a08e:	d21d      	bcs.n	800a0cc <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800a090:	68fb      	ldr	r3, [r7, #12]
 800a092:	681b      	ldr	r3, [r3, #0]
 800a094:	68da      	ldr	r2, [r3, #12]
 800a096:	68fb      	ldr	r3, [r7, #12]
 800a098:	681b      	ldr	r3, [r3, #0]
 800a09a:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800a09e:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a0a0:	68fb      	ldr	r3, [r7, #12]
 800a0a2:	681b      	ldr	r3, [r3, #0]
 800a0a4:	695a      	ldr	r2, [r3, #20]
 800a0a6:	68fb      	ldr	r3, [r7, #12]
 800a0a8:	681b      	ldr	r3, [r3, #0]
 800a0aa:	f022 0201 	bic.w	r2, r2, #1
 800a0ae:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800a0b0:	68fb      	ldr	r3, [r7, #12]
 800a0b2:	2220      	movs	r2, #32
 800a0b4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 800a0b8:	68fb      	ldr	r3, [r7, #12]
 800a0ba:	2220      	movs	r2, #32
 800a0bc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800a0c0:	68fb      	ldr	r3, [r7, #12]
 800a0c2:	2200      	movs	r2, #0
 800a0c4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 800a0c8:	2303      	movs	r3, #3
 800a0ca:	e00f      	b.n	800a0ec <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a0cc:	68fb      	ldr	r3, [r7, #12]
 800a0ce:	681b      	ldr	r3, [r3, #0]
 800a0d0:	681a      	ldr	r2, [r3, #0]
 800a0d2:	68bb      	ldr	r3, [r7, #8]
 800a0d4:	4013      	ands	r3, r2
 800a0d6:	68ba      	ldr	r2, [r7, #8]
 800a0d8:	429a      	cmp	r2, r3
 800a0da:	bf0c      	ite	eq
 800a0dc:	2301      	moveq	r3, #1
 800a0de:	2300      	movne	r3, #0
 800a0e0:	b2db      	uxtb	r3, r3
 800a0e2:	461a      	mov	r2, r3
 800a0e4:	79fb      	ldrb	r3, [r7, #7]
 800a0e6:	429a      	cmp	r2, r3
 800a0e8:	d0c3      	beq.n	800a072 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800a0ea:	2300      	movs	r3, #0
}
 800a0ec:	4618      	mov	r0, r3
 800a0ee:	3710      	adds	r7, #16
 800a0f0:	46bd      	mov	sp, r7
 800a0f2:	bd80      	pop	{r7, pc}

0800a0f4 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800a0f4:	b480      	push	{r7}
 800a0f6:	b083      	sub	sp, #12
 800a0f8:	af00      	add	r7, sp, #0
 800a0fa:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	681b      	ldr	r3, [r3, #0]
 800a100:	68da      	ldr	r2, [r3, #12]
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	681b      	ldr	r3, [r3, #0]
 800a106:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800a10a:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	2220      	movs	r2, #32
 800a110:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 800a114:	bf00      	nop
 800a116:	370c      	adds	r7, #12
 800a118:	46bd      	mov	sp, r7
 800a11a:	bc80      	pop	{r7}
 800a11c:	4770      	bx	lr

0800a11e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a11e:	b480      	push	{r7}
 800a120:	b083      	sub	sp, #12
 800a122:	af00      	add	r7, sp, #0
 800a124:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a126:	687b      	ldr	r3, [r7, #4]
 800a128:	681b      	ldr	r3, [r3, #0]
 800a12a:	68da      	ldr	r2, [r3, #12]
 800a12c:	687b      	ldr	r3, [r7, #4]
 800a12e:	681b      	ldr	r3, [r3, #0]
 800a130:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800a134:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a136:	687b      	ldr	r3, [r7, #4]
 800a138:	681b      	ldr	r3, [r3, #0]
 800a13a:	695a      	ldr	r2, [r3, #20]
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	681b      	ldr	r3, [r3, #0]
 800a140:	f022 0201 	bic.w	r2, r2, #1
 800a144:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a146:	687b      	ldr	r3, [r7, #4]
 800a148:	2220      	movs	r2, #32
 800a14a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 800a14e:	bf00      	nop
 800a150:	370c      	adds	r7, #12
 800a152:	46bd      	mov	sp, r7
 800a154:	bc80      	pop	{r7}
 800a156:	4770      	bx	lr

0800a158 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a158:	b580      	push	{r7, lr}
 800a15a:	b084      	sub	sp, #16
 800a15c:	af00      	add	r7, sp, #0
 800a15e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a164:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800a166:	68fb      	ldr	r3, [r7, #12]
 800a168:	2200      	movs	r2, #0
 800a16a:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800a16c:	68fb      	ldr	r3, [r7, #12]
 800a16e:	2200      	movs	r2, #0
 800a170:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a172:	68f8      	ldr	r0, [r7, #12]
 800a174:	f7ff fe9f 	bl	8009eb6 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a178:	bf00      	nop
 800a17a:	3710      	adds	r7, #16
 800a17c:	46bd      	mov	sp, r7
 800a17e:	bd80      	pop	{r7, pc}

0800a180 <UART_DMATxAbortCallback>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxAbortCallback(DMA_HandleTypeDef *hdma)
{
 800a180:	b580      	push	{r7, lr}
 800a182:	b084      	sub	sp, #16
 800a184:	af00      	add	r7, sp, #0
 800a186:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a18c:	60fb      	str	r3, [r7, #12]

  huart->hdmatx->XferAbortCallback = NULL;
 800a18e:	68fb      	ldr	r3, [r7, #12]
 800a190:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a192:	2200      	movs	r2, #0
 800a194:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check if an Abort process is still ongoing */
  if (huart->hdmarx != NULL)
 800a196:	68fb      	ldr	r3, [r7, #12]
 800a198:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a19a:	2b00      	cmp	r3, #0
 800a19c:	d004      	beq.n	800a1a8 <UART_DMATxAbortCallback+0x28>
  {
    if (huart->hdmarx->XferAbortCallback != NULL)
 800a19e:	68fb      	ldr	r3, [r7, #12]
 800a1a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a1a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a1a4:	2b00      	cmp	r3, #0
 800a1a6:	d114      	bne.n	800a1d2 <UART_DMATxAbortCallback+0x52>
      return;
    }
  }

  /* No Abort process still ongoing : All DMA channels are aborted, call user Abort Complete callback */
  huart->TxXferCount = 0x00U;
 800a1a8:	68fb      	ldr	r3, [r7, #12]
 800a1aa:	2200      	movs	r2, #0
 800a1ac:	84da      	strh	r2, [r3, #38]	; 0x26
  huart->RxXferCount = 0x00U;
 800a1ae:	68fb      	ldr	r3, [r7, #12]
 800a1b0:	2200      	movs	r2, #0
 800a1b2:	85da      	strh	r2, [r3, #46]	; 0x2e

  /* Reset ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a1b4:	68fb      	ldr	r3, [r7, #12]
 800a1b6:	2200      	movs	r2, #0
 800a1b8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Restore huart->gState and huart->RxState to Ready */
  huart->gState  = HAL_UART_STATE_READY;
 800a1ba:	68fb      	ldr	r3, [r7, #12]
 800a1bc:	2220      	movs	r2, #32
 800a1be:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800a1c2:	68fb      	ldr	r3, [r7, #12]
 800a1c4:	2220      	movs	r2, #32
 800a1c6:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort complete callback */
  huart->AbortCpltCallback(huart);
#else
  /* Call legacy weak Abort complete callback */
  HAL_UART_AbortCpltCallback(huart);
 800a1ca:	68f8      	ldr	r0, [r7, #12]
 800a1cc:	f7ff fe7c 	bl	8009ec8 <HAL_UART_AbortCpltCallback>
 800a1d0:	e000      	b.n	800a1d4 <UART_DMATxAbortCallback+0x54>
      return;
 800a1d2:	bf00      	nop
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a1d4:	3710      	adds	r7, #16
 800a1d6:	46bd      	mov	sp, r7
 800a1d8:	bd80      	pop	{r7, pc}

0800a1da <UART_DMARxAbortCallback>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxAbortCallback(DMA_HandleTypeDef *hdma)
{
 800a1da:	b580      	push	{r7, lr}
 800a1dc:	b084      	sub	sp, #16
 800a1de:	af00      	add	r7, sp, #0
 800a1e0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a1e6:	60fb      	str	r3, [r7, #12]

  huart->hdmarx->XferAbortCallback = NULL;
 800a1e8:	68fb      	ldr	r3, [r7, #12]
 800a1ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a1ec:	2200      	movs	r2, #0
 800a1ee:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check if an Abort process is still ongoing */
  if (huart->hdmatx != NULL)
 800a1f0:	68fb      	ldr	r3, [r7, #12]
 800a1f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a1f4:	2b00      	cmp	r3, #0
 800a1f6:	d004      	beq.n	800a202 <UART_DMARxAbortCallback+0x28>
  {
    if (huart->hdmatx->XferAbortCallback != NULL)
 800a1f8:	68fb      	ldr	r3, [r7, #12]
 800a1fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a1fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a1fe:	2b00      	cmp	r3, #0
 800a200:	d114      	bne.n	800a22c <UART_DMARxAbortCallback+0x52>
      return;
    }
  }

  /* No Abort process still ongoing : All DMA channels are aborted, call user Abort Complete callback */
  huart->TxXferCount = 0x00U;
 800a202:	68fb      	ldr	r3, [r7, #12]
 800a204:	2200      	movs	r2, #0
 800a206:	84da      	strh	r2, [r3, #38]	; 0x26
  huart->RxXferCount = 0x00U;
 800a208:	68fb      	ldr	r3, [r7, #12]
 800a20a:	2200      	movs	r2, #0
 800a20c:	85da      	strh	r2, [r3, #46]	; 0x2e

  /* Reset ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a20e:	68fb      	ldr	r3, [r7, #12]
 800a210:	2200      	movs	r2, #0
 800a212:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Restore huart->gState and huart->RxState to Ready */
  huart->gState  = HAL_UART_STATE_READY;
 800a214:	68fb      	ldr	r3, [r7, #12]
 800a216:	2220      	movs	r2, #32
 800a218:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800a21c:	68fb      	ldr	r3, [r7, #12]
 800a21e:	2220      	movs	r2, #32
 800a220:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort complete callback */
  huart->AbortCpltCallback(huart);
#else
  /* Call legacy weak Abort complete callback */
  HAL_UART_AbortCpltCallback(huart);
 800a224:	68f8      	ldr	r0, [r7, #12]
 800a226:	f7ff fe4f 	bl	8009ec8 <HAL_UART_AbortCpltCallback>
 800a22a:	e000      	b.n	800a22e <UART_DMARxAbortCallback+0x54>
      return;
 800a22c:	bf00      	nop
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a22e:	3710      	adds	r7, #16
 800a230:	46bd      	mov	sp, r7
 800a232:	bd80      	pop	{r7, pc}

0800a234 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800a234:	b480      	push	{r7}
 800a236:	b085      	sub	sp, #20
 800a238:	af00      	add	r7, sp, #0
 800a23a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800a242:	b2db      	uxtb	r3, r3
 800a244:	2b21      	cmp	r3, #33	; 0x21
 800a246:	d13e      	bne.n	800a2c6 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	689b      	ldr	r3, [r3, #8]
 800a24c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a250:	d114      	bne.n	800a27c <UART_Transmit_IT+0x48>
 800a252:	687b      	ldr	r3, [r7, #4]
 800a254:	691b      	ldr	r3, [r3, #16]
 800a256:	2b00      	cmp	r3, #0
 800a258:	d110      	bne.n	800a27c <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800a25a:	687b      	ldr	r3, [r7, #4]
 800a25c:	6a1b      	ldr	r3, [r3, #32]
 800a25e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800a260:	68fb      	ldr	r3, [r7, #12]
 800a262:	881b      	ldrh	r3, [r3, #0]
 800a264:	461a      	mov	r2, r3
 800a266:	687b      	ldr	r3, [r7, #4]
 800a268:	681b      	ldr	r3, [r3, #0]
 800a26a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a26e:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	6a1b      	ldr	r3, [r3, #32]
 800a274:	1c9a      	adds	r2, r3, #2
 800a276:	687b      	ldr	r3, [r7, #4]
 800a278:	621a      	str	r2, [r3, #32]
 800a27a:	e008      	b.n	800a28e <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	6a1b      	ldr	r3, [r3, #32]
 800a280:	1c59      	adds	r1, r3, #1
 800a282:	687a      	ldr	r2, [r7, #4]
 800a284:	6211      	str	r1, [r2, #32]
 800a286:	781a      	ldrb	r2, [r3, #0]
 800a288:	687b      	ldr	r3, [r7, #4]
 800a28a:	681b      	ldr	r3, [r3, #0]
 800a28c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800a292:	b29b      	uxth	r3, r3
 800a294:	3b01      	subs	r3, #1
 800a296:	b29b      	uxth	r3, r3
 800a298:	687a      	ldr	r2, [r7, #4]
 800a29a:	4619      	mov	r1, r3
 800a29c:	84d1      	strh	r1, [r2, #38]	; 0x26
 800a29e:	2b00      	cmp	r3, #0
 800a2a0:	d10f      	bne.n	800a2c2 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	681b      	ldr	r3, [r3, #0]
 800a2a6:	68da      	ldr	r2, [r3, #12]
 800a2a8:	687b      	ldr	r3, [r7, #4]
 800a2aa:	681b      	ldr	r3, [r3, #0]
 800a2ac:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a2b0:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800a2b2:	687b      	ldr	r3, [r7, #4]
 800a2b4:	681b      	ldr	r3, [r3, #0]
 800a2b6:	68da      	ldr	r2, [r3, #12]
 800a2b8:	687b      	ldr	r3, [r7, #4]
 800a2ba:	681b      	ldr	r3, [r3, #0]
 800a2bc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a2c0:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800a2c2:	2300      	movs	r3, #0
 800a2c4:	e000      	b.n	800a2c8 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800a2c6:	2302      	movs	r3, #2
  }
}
 800a2c8:	4618      	mov	r0, r3
 800a2ca:	3714      	adds	r7, #20
 800a2cc:	46bd      	mov	sp, r7
 800a2ce:	bc80      	pop	{r7}
 800a2d0:	4770      	bx	lr

0800a2d2 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a2d2:	b580      	push	{r7, lr}
 800a2d4:	b082      	sub	sp, #8
 800a2d6:	af00      	add	r7, sp, #0
 800a2d8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800a2da:	687b      	ldr	r3, [r7, #4]
 800a2dc:	681b      	ldr	r3, [r3, #0]
 800a2de:	68da      	ldr	r2, [r3, #12]
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	681b      	ldr	r3, [r3, #0]
 800a2e4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a2e8:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a2ea:	687b      	ldr	r3, [r7, #4]
 800a2ec:	2220      	movs	r2, #32
 800a2ee:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a2f2:	6878      	ldr	r0, [r7, #4]
 800a2f4:	f7f7 fd90 	bl	8001e18 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800a2f8:	2300      	movs	r3, #0
}
 800a2fa:	4618      	mov	r0, r3
 800a2fc:	3708      	adds	r7, #8
 800a2fe:	46bd      	mov	sp, r7
 800a300:	bd80      	pop	{r7, pc}

0800a302 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800a302:	b580      	push	{r7, lr}
 800a304:	b084      	sub	sp, #16
 800a306:	af00      	add	r7, sp, #0
 800a308:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a30a:	687b      	ldr	r3, [r7, #4]
 800a30c:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800a310:	b2db      	uxtb	r3, r3
 800a312:	2b22      	cmp	r3, #34	; 0x22
 800a314:	d170      	bne.n	800a3f8 <UART_Receive_IT+0xf6>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a316:	687b      	ldr	r3, [r7, #4]
 800a318:	689b      	ldr	r3, [r3, #8]
 800a31a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a31e:	d117      	bne.n	800a350 <UART_Receive_IT+0x4e>
 800a320:	687b      	ldr	r3, [r7, #4]
 800a322:	691b      	ldr	r3, [r3, #16]
 800a324:	2b00      	cmp	r3, #0
 800a326:	d113      	bne.n	800a350 <UART_Receive_IT+0x4e>
    {
      pdata8bits  = NULL;
 800a328:	2300      	movs	r3, #0
 800a32a:	60fb      	str	r3, [r7, #12]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800a32c:	687b      	ldr	r3, [r7, #4]
 800a32e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a330:	60bb      	str	r3, [r7, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	681b      	ldr	r3, [r3, #0]
 800a336:	685b      	ldr	r3, [r3, #4]
 800a338:	b29b      	uxth	r3, r3
 800a33a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a33e:	b29a      	uxth	r2, r3
 800a340:	68bb      	ldr	r3, [r7, #8]
 800a342:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800a344:	687b      	ldr	r3, [r7, #4]
 800a346:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a348:	1c9a      	adds	r2, r3, #2
 800a34a:	687b      	ldr	r3, [r7, #4]
 800a34c:	629a      	str	r2, [r3, #40]	; 0x28
 800a34e:	e026      	b.n	800a39e <UART_Receive_IT+0x9c>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a354:	60fb      	str	r3, [r7, #12]
      pdata16bits  = NULL;
 800a356:	2300      	movs	r3, #0
 800a358:	60bb      	str	r3, [r7, #8]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	689b      	ldr	r3, [r3, #8]
 800a35e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a362:	d007      	beq.n	800a374 <UART_Receive_IT+0x72>
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	689b      	ldr	r3, [r3, #8]
 800a368:	2b00      	cmp	r3, #0
 800a36a:	d10a      	bne.n	800a382 <UART_Receive_IT+0x80>
 800a36c:	687b      	ldr	r3, [r7, #4]
 800a36e:	691b      	ldr	r3, [r3, #16]
 800a370:	2b00      	cmp	r3, #0
 800a372:	d106      	bne.n	800a382 <UART_Receive_IT+0x80>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	681b      	ldr	r3, [r3, #0]
 800a378:	685b      	ldr	r3, [r3, #4]
 800a37a:	b2da      	uxtb	r2, r3
 800a37c:	68fb      	ldr	r3, [r7, #12]
 800a37e:	701a      	strb	r2, [r3, #0]
 800a380:	e008      	b.n	800a394 <UART_Receive_IT+0x92>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800a382:	687b      	ldr	r3, [r7, #4]
 800a384:	681b      	ldr	r3, [r3, #0]
 800a386:	685b      	ldr	r3, [r3, #4]
 800a388:	b2db      	uxtb	r3, r3
 800a38a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a38e:	b2da      	uxtb	r2, r3
 800a390:	68fb      	ldr	r3, [r7, #12]
 800a392:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800a394:	687b      	ldr	r3, [r7, #4]
 800a396:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a398:	1c5a      	adds	r2, r3, #1
 800a39a:	687b      	ldr	r3, [r7, #4]
 800a39c:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800a39e:	687b      	ldr	r3, [r7, #4]
 800a3a0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800a3a2:	b29b      	uxth	r3, r3
 800a3a4:	3b01      	subs	r3, #1
 800a3a6:	b29b      	uxth	r3, r3
 800a3a8:	687a      	ldr	r2, [r7, #4]
 800a3aa:	4619      	mov	r1, r3
 800a3ac:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800a3ae:	2b00      	cmp	r3, #0
 800a3b0:	d120      	bne.n	800a3f4 <UART_Receive_IT+0xf2>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800a3b2:	687b      	ldr	r3, [r7, #4]
 800a3b4:	681b      	ldr	r3, [r3, #0]
 800a3b6:	68da      	ldr	r2, [r3, #12]
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	681b      	ldr	r3, [r3, #0]
 800a3bc:	f022 0220 	bic.w	r2, r2, #32
 800a3c0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800a3c2:	687b      	ldr	r3, [r7, #4]
 800a3c4:	681b      	ldr	r3, [r3, #0]
 800a3c6:	68da      	ldr	r2, [r3, #12]
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	681b      	ldr	r3, [r3, #0]
 800a3cc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800a3d0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	681b      	ldr	r3, [r3, #0]
 800a3d6:	695a      	ldr	r2, [r3, #20]
 800a3d8:	687b      	ldr	r3, [r7, #4]
 800a3da:	681b      	ldr	r3, [r3, #0]
 800a3dc:	f022 0201 	bic.w	r2, r2, #1
 800a3e0:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a3e2:	687b      	ldr	r3, [r7, #4]
 800a3e4:	2220      	movs	r2, #32
 800a3e6:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 800a3ea:	6878      	ldr	r0, [r7, #4]
 800a3ec:	f7ff fd51 	bl	8009e92 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 800a3f0:	2300      	movs	r3, #0
 800a3f2:	e002      	b.n	800a3fa <UART_Receive_IT+0xf8>
    }
    return HAL_OK;
 800a3f4:	2300      	movs	r3, #0
 800a3f6:	e000      	b.n	800a3fa <UART_Receive_IT+0xf8>
  }
  else
  {
    return HAL_BUSY;
 800a3f8:	2302      	movs	r3, #2
  }
}
 800a3fa:	4618      	mov	r0, r3
 800a3fc:	3710      	adds	r7, #16
 800a3fe:	46bd      	mov	sp, r7
 800a400:	bd80      	pop	{r7, pc}
	...

0800a404 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a404:	b580      	push	{r7, lr}
 800a406:	b084      	sub	sp, #16
 800a408:	af00      	add	r7, sp, #0
 800a40a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a40c:	687b      	ldr	r3, [r7, #4]
 800a40e:	681b      	ldr	r3, [r3, #0]
 800a410:	691b      	ldr	r3, [r3, #16]
 800a412:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800a416:	687b      	ldr	r3, [r7, #4]
 800a418:	68da      	ldr	r2, [r3, #12]
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	681b      	ldr	r3, [r3, #0]
 800a41e:	430a      	orrs	r2, r1
 800a420:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800a422:	687b      	ldr	r3, [r7, #4]
 800a424:	689a      	ldr	r2, [r3, #8]
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	691b      	ldr	r3, [r3, #16]
 800a42a:	431a      	orrs	r2, r3
 800a42c:	687b      	ldr	r3, [r7, #4]
 800a42e:	695b      	ldr	r3, [r3, #20]
 800a430:	4313      	orrs	r3, r2
 800a432:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	681b      	ldr	r3, [r3, #0]
 800a438:	68db      	ldr	r3, [r3, #12]
 800a43a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800a43e:	f023 030c 	bic.w	r3, r3, #12
 800a442:	687a      	ldr	r2, [r7, #4]
 800a444:	6812      	ldr	r2, [r2, #0]
 800a446:	68b9      	ldr	r1, [r7, #8]
 800a448:	430b      	orrs	r3, r1
 800a44a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	681b      	ldr	r3, [r3, #0]
 800a450:	695b      	ldr	r3, [r3, #20]
 800a452:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800a456:	687b      	ldr	r3, [r7, #4]
 800a458:	699a      	ldr	r2, [r3, #24]
 800a45a:	687b      	ldr	r3, [r7, #4]
 800a45c:	681b      	ldr	r3, [r3, #0]
 800a45e:	430a      	orrs	r2, r1
 800a460:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	681b      	ldr	r3, [r3, #0]
 800a466:	4a2c      	ldr	r2, [pc, #176]	; (800a518 <UART_SetConfig+0x114>)
 800a468:	4293      	cmp	r3, r2
 800a46a:	d103      	bne.n	800a474 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800a46c:	f7fd fcc8 	bl	8007e00 <HAL_RCC_GetPCLK2Freq>
 800a470:	60f8      	str	r0, [r7, #12]
 800a472:	e002      	b.n	800a47a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800a474:	f7fd fcb0 	bl	8007dd8 <HAL_RCC_GetPCLK1Freq>
 800a478:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800a47a:	68fa      	ldr	r2, [r7, #12]
 800a47c:	4613      	mov	r3, r2
 800a47e:	009b      	lsls	r3, r3, #2
 800a480:	4413      	add	r3, r2
 800a482:	009a      	lsls	r2, r3, #2
 800a484:	441a      	add	r2, r3
 800a486:	687b      	ldr	r3, [r7, #4]
 800a488:	685b      	ldr	r3, [r3, #4]
 800a48a:	009b      	lsls	r3, r3, #2
 800a48c:	fbb2 f3f3 	udiv	r3, r2, r3
 800a490:	4a22      	ldr	r2, [pc, #136]	; (800a51c <UART_SetConfig+0x118>)
 800a492:	fba2 2303 	umull	r2, r3, r2, r3
 800a496:	095b      	lsrs	r3, r3, #5
 800a498:	0119      	lsls	r1, r3, #4
 800a49a:	68fa      	ldr	r2, [r7, #12]
 800a49c:	4613      	mov	r3, r2
 800a49e:	009b      	lsls	r3, r3, #2
 800a4a0:	4413      	add	r3, r2
 800a4a2:	009a      	lsls	r2, r3, #2
 800a4a4:	441a      	add	r2, r3
 800a4a6:	687b      	ldr	r3, [r7, #4]
 800a4a8:	685b      	ldr	r3, [r3, #4]
 800a4aa:	009b      	lsls	r3, r3, #2
 800a4ac:	fbb2 f2f3 	udiv	r2, r2, r3
 800a4b0:	4b1a      	ldr	r3, [pc, #104]	; (800a51c <UART_SetConfig+0x118>)
 800a4b2:	fba3 0302 	umull	r0, r3, r3, r2
 800a4b6:	095b      	lsrs	r3, r3, #5
 800a4b8:	2064      	movs	r0, #100	; 0x64
 800a4ba:	fb00 f303 	mul.w	r3, r0, r3
 800a4be:	1ad3      	subs	r3, r2, r3
 800a4c0:	011b      	lsls	r3, r3, #4
 800a4c2:	3332      	adds	r3, #50	; 0x32
 800a4c4:	4a15      	ldr	r2, [pc, #84]	; (800a51c <UART_SetConfig+0x118>)
 800a4c6:	fba2 2303 	umull	r2, r3, r2, r3
 800a4ca:	095b      	lsrs	r3, r3, #5
 800a4cc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a4d0:	4419      	add	r1, r3
 800a4d2:	68fa      	ldr	r2, [r7, #12]
 800a4d4:	4613      	mov	r3, r2
 800a4d6:	009b      	lsls	r3, r3, #2
 800a4d8:	4413      	add	r3, r2
 800a4da:	009a      	lsls	r2, r3, #2
 800a4dc:	441a      	add	r2, r3
 800a4de:	687b      	ldr	r3, [r7, #4]
 800a4e0:	685b      	ldr	r3, [r3, #4]
 800a4e2:	009b      	lsls	r3, r3, #2
 800a4e4:	fbb2 f2f3 	udiv	r2, r2, r3
 800a4e8:	4b0c      	ldr	r3, [pc, #48]	; (800a51c <UART_SetConfig+0x118>)
 800a4ea:	fba3 0302 	umull	r0, r3, r3, r2
 800a4ee:	095b      	lsrs	r3, r3, #5
 800a4f0:	2064      	movs	r0, #100	; 0x64
 800a4f2:	fb00 f303 	mul.w	r3, r0, r3
 800a4f6:	1ad3      	subs	r3, r2, r3
 800a4f8:	011b      	lsls	r3, r3, #4
 800a4fa:	3332      	adds	r3, #50	; 0x32
 800a4fc:	4a07      	ldr	r2, [pc, #28]	; (800a51c <UART_SetConfig+0x118>)
 800a4fe:	fba2 2303 	umull	r2, r3, r2, r3
 800a502:	095b      	lsrs	r3, r3, #5
 800a504:	f003 020f 	and.w	r2, r3, #15
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	681b      	ldr	r3, [r3, #0]
 800a50c:	440a      	add	r2, r1
 800a50e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800a510:	bf00      	nop
 800a512:	3710      	adds	r7, #16
 800a514:	46bd      	mov	sp, r7
 800a516:	bd80      	pop	{r7, pc}
 800a518:	40013800 	.word	0x40013800
 800a51c:	51eb851f 	.word	0x51eb851f

0800a520 <_ZN10ControllerC1Ev>:
#include "Controller.hpp"



Controller::Controller() {}
 800a520:	b580      	push	{r7, lr}
 800a522:	b086      	sub	sp, #24
 800a524:	af04      	add	r7, sp, #16
 800a526:	6078      	str	r0, [r7, #4]
 800a528:	687b      	ldr	r3, [r7, #4]
 800a52a:	4a6b      	ldr	r2, [pc, #428]	; (800a6d8 <_ZN10ControllerC1Ev+0x1b8>)
 800a52c:	639a      	str	r2, [r3, #56]	; 0x38
 800a52e:	687b      	ldr	r3, [r7, #4]
 800a530:	4a6a      	ldr	r2, [pc, #424]	; (800a6dc <_ZN10ControllerC1Ev+0x1bc>)
 800a532:	63da      	str	r2, [r3, #60]	; 0x3c
 800a534:	687b      	ldr	r3, [r7, #4]
 800a536:	22c8      	movs	r2, #200	; 0xc8
 800a538:	641a      	str	r2, [r3, #64]	; 0x40
 800a53a:	687b      	ldr	r3, [r7, #4]
 800a53c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a53e:	4618      	mov	r0, r3
 800a540:	f7f6 fba4 	bl	8000c8c <__aeabi_i2f>
 800a544:	4603      	mov	r3, r0
 800a546:	4619      	mov	r1, r3
 800a548:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800a54c:	f7f6 fca6 	bl	8000e9c <__aeabi_fdiv>
 800a550:	4603      	mov	r3, r0
 800a552:	461a      	mov	r2, r3
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	645a      	str	r2, [r3, #68]	; 0x44
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	4a61      	ldr	r2, [pc, #388]	; (800a6e0 <_ZN10ControllerC1Ev+0x1c0>)
 800a55c:	649a      	str	r2, [r3, #72]	; 0x48
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	4a60      	ldr	r2, [pc, #384]	; (800a6e4 <_ZN10ControllerC1Ev+0x1c4>)
 800a562:	64da      	str	r2, [r3, #76]	; 0x4c
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	4a60      	ldr	r2, [pc, #384]	; (800a6e8 <_ZN10ControllerC1Ev+0x1c8>)
 800a568:	651a      	str	r2, [r3, #80]	; 0x50
 800a56a:	687b      	ldr	r3, [r7, #4]
 800a56c:	f04f 0200 	mov.w	r2, #0
 800a570:	655a      	str	r2, [r3, #84]	; 0x54
 800a572:	687b      	ldr	r3, [r7, #4]
 800a574:	4a5d      	ldr	r2, [pc, #372]	; (800a6ec <_ZN10ControllerC1Ev+0x1cc>)
 800a576:	659a      	str	r2, [r3, #88]	; 0x58
 800a578:	687b      	ldr	r3, [r7, #4]
 800a57a:	4a5d      	ldr	r2, [pc, #372]	; (800a6f0 <_ZN10ControllerC1Ev+0x1d0>)
 800a57c:	65da      	str	r2, [r3, #92]	; 0x5c
 800a57e:	687b      	ldr	r3, [r7, #4]
 800a580:	4a5c      	ldr	r2, [pc, #368]	; (800a6f4 <_ZN10ControllerC1Ev+0x1d4>)
 800a582:	661a      	str	r2, [r3, #96]	; 0x60
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800a588:	687b      	ldr	r3, [r7, #4]
 800a58a:	665a      	str	r2, [r3, #100]	; 0x64
 800a58c:	687b      	ldr	r3, [r7, #4]
 800a58e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	669a      	str	r2, [r3, #104]	; 0x68
 800a594:	687b      	ldr	r3, [r7, #4]
 800a596:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800a598:	687b      	ldr	r3, [r7, #4]
 800a59a:	66da      	str	r2, [r3, #108]	; 0x6c
 800a59c:	687b      	ldr	r3, [r7, #4]
 800a59e:	4a56      	ldr	r2, [pc, #344]	; (800a6f8 <_ZN10ControllerC1Ev+0x1d8>)
 800a5a0:	671a      	str	r2, [r3, #112]	; 0x70
 800a5a2:	687b      	ldr	r3, [r7, #4]
 800a5a4:	4a55      	ldr	r2, [pc, #340]	; (800a6fc <_ZN10ControllerC1Ev+0x1dc>)
 800a5a6:	675a      	str	r2, [r3, #116]	; 0x74
 800a5a8:	687b      	ldr	r3, [r7, #4]
 800a5aa:	4a55      	ldr	r2, [pc, #340]	; (800a700 <_ZN10ControllerC1Ev+0x1e0>)
 800a5ac:	679a      	str	r2, [r3, #120]	; 0x78
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	4a54      	ldr	r2, [pc, #336]	; (800a704 <_ZN10ControllerC1Ev+0x1e4>)
 800a5b2:	67da      	str	r2, [r3, #124]	; 0x7c
 800a5b4:	687b      	ldr	r3, [r7, #4]
 800a5b6:	4a54      	ldr	r2, [pc, #336]	; (800a708 <_ZN10ControllerC1Ev+0x1e8>)
 800a5b8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
 800a5bc:	687b      	ldr	r3, [r7, #4]
 800a5be:	4a53      	ldr	r2, [pc, #332]	; (800a70c <_ZN10ControllerC1Ev+0x1ec>)
 800a5c0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
 800a5c4:	687b      	ldr	r3, [r7, #4]
 800a5c6:	4a52      	ldr	r2, [pc, #328]	; (800a710 <_ZN10ControllerC1Ev+0x1f0>)
 800a5c8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
 800a5cc:	687b      	ldr	r3, [r7, #4]
 800a5ce:	f04f 0200 	mov.w	r2, #0
 800a5d2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
 800a5d6:	687b      	ldr	r3, [r7, #4]
 800a5d8:	f04f 0200 	mov.w	r2, #0
 800a5dc:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 800a5e0:	687b      	ldr	r3, [r7, #4]
 800a5e2:	f04f 4281 	mov.w	r2, #1082130432	; 0x40800000
 800a5e6:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
 800a5ea:	687b      	ldr	r3, [r7, #4]
 800a5ec:	f04f 0200 	mov.w	r2, #0
 800a5f0:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
 800a5f4:	687b      	ldr	r3, [r7, #4]
 800a5f6:	f04f 0200 	mov.w	r2, #0
 800a5fa:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
 800a5fe:	687b      	ldr	r3, [r7, #4]
 800a600:	f103 01a0 	add.w	r1, r3, #160	; 0xa0
 800a604:	a330      	add	r3, pc, #192	; (adr r3, 800a6c8 <_ZN10ControllerC1Ev+0x1a8>)
 800a606:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a60a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800a60e:	a32e      	add	r3, pc, #184	; (adr r3, 800a6c8 <_ZN10ControllerC1Ev+0x1a8>)
 800a610:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a614:	e9cd 2300 	strd	r2, r3, [sp]
 800a618:	a32d      	add	r3, pc, #180	; (adr r3, 800a6d0 <_ZN10ControllerC1Ev+0x1b0>)
 800a61a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a61e:	4608      	mov	r0, r1
 800a620:	f005 fb4c 	bl	800fcbc <_ZN3lpfC1Eddd>
 800a624:	687b      	ldr	r3, [r7, #4]
 800a626:	f103 01c8 	add.w	r1, r3, #200	; 0xc8
 800a62a:	a327      	add	r3, pc, #156	; (adr r3, 800a6c8 <_ZN10ControllerC1Ev+0x1a8>)
 800a62c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a630:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800a634:	a324      	add	r3, pc, #144	; (adr r3, 800a6c8 <_ZN10ControllerC1Ev+0x1a8>)
 800a636:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a63a:	e9cd 2300 	strd	r2, r3, [sp]
 800a63e:	a324      	add	r3, pc, #144	; (adr r3, 800a6d0 <_ZN10ControllerC1Ev+0x1b0>)
 800a640:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a644:	4608      	mov	r0, r1
 800a646:	f005 fb39 	bl	800fcbc <_ZN3lpfC1Eddd>
 800a64a:	687b      	ldr	r3, [r7, #4]
 800a64c:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 800a650:	a31d      	add	r3, pc, #116	; (adr r3, 800a6c8 <_ZN10ControllerC1Ev+0x1a8>)
 800a652:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a656:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800a65a:	a31b      	add	r3, pc, #108	; (adr r3, 800a6c8 <_ZN10ControllerC1Ev+0x1a8>)
 800a65c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a660:	e9cd 2300 	strd	r2, r3, [sp]
 800a664:	a31a      	add	r3, pc, #104	; (adr r3, 800a6d0 <_ZN10ControllerC1Ev+0x1b0>)
 800a666:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a66a:	4608      	mov	r0, r1
 800a66c:	f005 fb26 	bl	800fcbc <_ZN3lpfC1Eddd>
 800a670:	687b      	ldr	r3, [r7, #4]
 800a672:	f503 73ec 	add.w	r3, r3, #472	; 0x1d8
 800a676:	4618      	mov	r0, r3
 800a678:	f004 ff1a 	bl	800f4b0 <_ZN3PIDC1Ev>
 800a67c:	687b      	ldr	r3, [r7, #4]
 800a67e:	f503 7324 	add.w	r3, r3, #656	; 0x290
 800a682:	4618      	mov	r0, r3
 800a684:	f004 ff14 	bl	800f4b0 <_ZN3PIDC1Ev>
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	f503 7352 	add.w	r3, r3, #840	; 0x348
 800a68e:	4618      	mov	r0, r3
 800a690:	f004 ff0e 	bl	800f4b0 <_ZN3PIDC1Ev>
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a69a:	4618      	mov	r0, r3
 800a69c:	f004 ff08 	bl	800f4b0 <_ZN3PIDC1Ev>
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	f503 6397 	add.w	r3, r3, #1208	; 0x4b8
 800a6a6:	4618      	mov	r0, r3
 800a6a8:	f004 ff02 	bl	800f4b0 <_ZN3PIDC1Ev>
 800a6ac:	687b      	ldr	r3, [r7, #4]
 800a6ae:	f503 63ae 	add.w	r3, r3, #1392	; 0x570
 800a6b2:	4618      	mov	r0, r3
 800a6b4:	f004 fefc 	bl	800f4b0 <_ZN3PIDC1Ev>
 800a6b8:	687b      	ldr	r3, [r7, #4]
 800a6ba:	4618      	mov	r0, r3
 800a6bc:	3708      	adds	r7, #8
 800a6be:	46bd      	mov	sp, r7
 800a6c0:	bd80      	pop	{r7, pc}
 800a6c2:	bf00      	nop
 800a6c4:	f3af 8000 	nop.w
 800a6c8:	fc3b4f61 	.word	0xfc3b4f61
 800a6cc:	3fa35935 	.word	0x3fa35935
 800a6d0:	4f0d844d 	.word	0x4f0d844d
 800a6d4:	3fed94af 	.word	0x3fed94af
 800a6d8:	44c1c000 	.word	0x44c1c000
 800a6dc:	42654ca3 	.word	0x42654ca3
 800a6e0:	3fb33333 	.word	0x3fb33333
 800a6e4:	411cf5c3 	.word	0x411cf5c3
 800a6e8:	41f9d70a 	.word	0x41f9d70a
 800a6ec:	3e6147ae 	.word	0x3e6147ae
 800a6f0:	3d4ccccd 	.word	0x3d4ccccd
 800a6f4:	3cf5c28f 	.word	0x3cf5c28f
 800a6f8:	40a00000 	.word	0x40a00000
 800a6fc:	41100000 	.word	0x41100000
 800a700:	41400000 	.word	0x41400000
 800a704:	40400000 	.word	0x40400000
 800a708:	41200000 	.word	0x41200000
 800a70c:	41700000 	.word	0x41700000
 800a710:	c0800000 	.word	0xc0800000

0800a714 <_ZN10Controller3RunEv>:

void Controller::Run (void) {
 800a714:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a718:	b092      	sub	sp, #72	; 0x48
 800a71a:	af04      	add	r7, sp, #16
 800a71c:	6078      	str	r0, [r7, #4]
        //printf("\ngyroX: %.2f",gyro[0]);
        //printf("\naccX: %.2f",acc[0]);
		vel_controller_counter++;
 800a71e:	687b      	ldr	r3, [r7, #4]
 800a720:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a722:	1c5a      	adds	r2, r3, #1
 800a724:	687b      	ldr	r3, [r7, #4]
 800a726:	625a      	str	r2, [r3, #36]	; 0x24

        roll  = state.angles[0];
 800a728:	687b      	ldr	r3, [r7, #4]
 800a72a:	f8d3 2150 	ldr.w	r2, [r3, #336]	; 0x150
 800a72e:	687b      	ldr	r3, [r7, #4]
 800a730:	60da      	str	r2, [r3, #12]
        pitch = state.angles[1];
 800a732:	687b      	ldr	r3, [r7, #4]
 800a734:	f8d3 2154 	ldr.w	r2, [r3, #340]	; 0x154
 800a738:	687b      	ldr	r3, [r7, #4]
 800a73a:	611a      	str	r2, [r3, #16]
        yaw    = state.angles[2];
 800a73c:	687b      	ldr	r3, [r7, #4]
 800a73e:	f8d3 2158 	ldr.w	r2, [r3, #344]	; 0x158
 800a742:	687b      	ldr	r3, [r7, #4]
 800a744:	615a      	str	r2, [r3, #20]
        //printf("\nroll: %.2f",roll);
        //printf("\npitch: %.2f",pitch);

        roll_rate  = state.rates[0];
 800a746:	687b      	ldr	r3, [r7, #4]
 800a748:	f8d3 215c 	ldr.w	r2, [r3, #348]	; 0x15c
 800a74c:	687b      	ldr	r3, [r7, #4]
 800a74e:	619a      	str	r2, [r3, #24]
        pitch_rate = state.rates[1];
 800a750:	687b      	ldr	r3, [r7, #4]
 800a752:	f8d3 2160 	ldr.w	r2, [r3, #352]	; 0x160
 800a756:	687b      	ldr	r3, [r7, #4]
 800a758:	61da      	str	r2, [r3, #28]
        yaw_rate   = state.rates[2];
 800a75a:	687b      	ldr	r3, [r7, #4]
 800a75c:	f8d3 2164 	ldr.w	r2, [r3, #356]	; 0x164
 800a760:	687b      	ldr	r3, [r7, #4]
 800a762:	621a      	str	r2, [r3, #32]

        roll_bias = state.bias[0];
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	f8d3 2168 	ldr.w	r2, [r3, #360]	; 0x168
 800a76a:	687b      	ldr	r3, [r7, #4]
 800a76c:	605a      	str	r2, [r3, #4]
        pitch_bias = state.bias[1];
 800a76e:	687b      	ldr	r3, [r7, #4]
 800a770:	f8d3 216c 	ldr.w	r2, [r3, #364]	; 0x16c
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	601a      	str	r2, [r3, #0]
        yaw_bias = state.bias[2];
 800a778:	687b      	ldr	r3, [r7, #4]
 800a77a:	f8d3 2170 	ldr.w	r2, [r3, #368]	; 0x170
 800a77e:	687b      	ldr	r3, [r7, #4]
 800a780:	609a      	str	r2, [r3, #8]
        
    if(!swarm) {
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	f893 31c9 	ldrb.w	r3, [r3, #457]	; 0x1c9
 800a788:	f083 0301 	eor.w	r3, r3, #1
 800a78c:	b2db      	uxtb	r3, r3
 800a78e:	2b00      	cmp	r3, #0
 800a790:	d01b      	beq.n	800a7ca <_ZN10Controller3RunEv+0xb6>
         Kp_roll = 0.28; //0.3
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	4a52      	ldr	r2, [pc, #328]	; (800a8e0 <_ZN10Controller3RunEv+0x1cc>)
 800a796:	659a      	str	r2, [r3, #88]	; 0x58
         Ki_roll = 0.02;  //0.008
 800a798:	687b      	ldr	r3, [r7, #4]
 800a79a:	4a52      	ldr	r2, [pc, #328]	; (800a8e4 <_ZN10Controller3RunEv+0x1d0>)
 800a79c:	65da      	str	r2, [r3, #92]	; 0x5c
         Kd_roll = 0.03; //0.007 0.01
 800a79e:	687b      	ldr	r3, [r7, #4]
 800a7a0:	4a51      	ldr	r2, [pc, #324]	; (800a8e8 <_ZN10Controller3RunEv+0x1d4>)
 800a7a2:	661a      	str	r2, [r3, #96]	; 0x60

         Kp_pitch = Kp_roll;	//0.8
 800a7a4:	687b      	ldr	r3, [r7, #4]
 800a7a6:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	665a      	str	r2, [r3, #100]	; 0x64
         Ki_pitch = Ki_roll;
 800a7ac:	687b      	ldr	r3, [r7, #4]
 800a7ae:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800a7b0:	687b      	ldr	r3, [r7, #4]
 800a7b2:	669a      	str	r2, [r3, #104]	; 0x68
         Kd_pitch = Kd_roll;
 800a7b4:	687b      	ldr	r3, [r7, #4]
 800a7b6:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800a7b8:	687b      	ldr	r3, [r7, #4]
 800a7ba:	66da      	str	r2, [r3, #108]	; 0x6c

         Kp_yaw = 5.0;// 1;
 800a7bc:	687b      	ldr	r3, [r7, #4]
 800a7be:	4a4b      	ldr	r2, [pc, #300]	; (800a8ec <_ZN10Controller3RunEv+0x1d8>)
 800a7c0:	671a      	str	r2, [r3, #112]	; 0x70
         Ki_yaw = 12;// 1;
 800a7c2:	687b      	ldr	r3, [r7, #4]
 800a7c4:	4a4a      	ldr	r2, [pc, #296]	; (800a8f0 <_ZN10Controller3RunEv+0x1dc>)
 800a7c6:	675a      	str	r2, [r3, #116]	; 0x74
 800a7c8:	e01b      	b.n	800a802 <_ZN10Controller3RunEv+0xee>
    }

    else {
        Kp_roll = 0.9; //0.3
 800a7ca:	687b      	ldr	r3, [r7, #4]
 800a7cc:	4a49      	ldr	r2, [pc, #292]	; (800a8f4 <_ZN10Controller3RunEv+0x1e0>)
 800a7ce:	659a      	str	r2, [r3, #88]	; 0x58
        Ki_roll = 0.00;  //0.008
 800a7d0:	687b      	ldr	r3, [r7, #4]
 800a7d2:	f04f 0200 	mov.w	r2, #0
 800a7d6:	65da      	str	r2, [r3, #92]	; 0x5c
        Kd_roll = 0.03; //0.007 0.01
 800a7d8:	687b      	ldr	r3, [r7, #4]
 800a7da:	4a43      	ldr	r2, [pc, #268]	; (800a8e8 <_ZN10Controller3RunEv+0x1d4>)
 800a7dc:	661a      	str	r2, [r3, #96]	; 0x60

        Kp_pitch = Kp_roll;	//0.8
 800a7de:	687b      	ldr	r3, [r7, #4]
 800a7e0:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	665a      	str	r2, [r3, #100]	; 0x64
        Ki_pitch = Ki_roll;
 800a7e6:	687b      	ldr	r3, [r7, #4]
 800a7e8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800a7ea:	687b      	ldr	r3, [r7, #4]
 800a7ec:	669a      	str	r2, [r3, #104]	; 0x68
        Kd_pitch = Kd_roll;
 800a7ee:	687b      	ldr	r3, [r7, #4]
 800a7f0:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800a7f2:	687b      	ldr	r3, [r7, #4]
 800a7f4:	66da      	str	r2, [r3, #108]	; 0x6c

        Kp_yaw = 5.0;// 1;
 800a7f6:	687b      	ldr	r3, [r7, #4]
 800a7f8:	4a3c      	ldr	r2, [pc, #240]	; (800a8ec <_ZN10Controller3RunEv+0x1d8>)
 800a7fa:	671a      	str	r2, [r3, #112]	; 0x70
        Ki_yaw = 12;// 1;
 800a7fc:	687b      	ldr	r3, [r7, #4]
 800a7fe:	4a3c      	ldr	r2, [pc, #240]	; (800a8f0 <_ZN10Controller3RunEv+0x1dc>)
 800a800:	675a      	str	r2, [r3, #116]	; 0x74
    }

    int thr;
    int thr2 = pid_roll.Sat(ch3, 2000, 1000);
 800a802:	687b      	ldr	r3, [r7, #4]
 800a804:	f503 70ec 	add.w	r0, r3, #472	; 0x1d8
 800a808:	687b      	ldr	r3, [r7, #4]
 800a80a:	f8d3 11a4 	ldr.w	r1, [r3, #420]	; 0x1a4
 800a80e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800a812:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800a816:	f005 f9db 	bl	800fbd0 <_ZN3PID3SatEfii>
 800a81a:	4603      	mov	r3, r0
 800a81c:	4618      	mov	r0, r3
 800a81e:	f7f6 fc65 	bl	80010ec <__aeabi_f2iz>
 800a822:	4603      	mov	r3, r0
 800a824:	633b      	str	r3, [r7, #48]	; 0x30

    switch(mod) {
 800a826:	687b      	ldr	r3, [r7, #4]
 800a828:	f893 31c8 	ldrb.w	r3, [r3, #456]	; 0x1c8
 800a82c:	2b02      	cmp	r3, #2
 800a82e:	f000 8153 	beq.w	800aad8 <_ZN10Controller3RunEv+0x3c4>
 800a832:	2b02      	cmp	r3, #2
 800a834:	f300 81d4 	bgt.w	800abe0 <_ZN10Controller3RunEv+0x4cc>
 800a838:	2b00      	cmp	r3, #0
 800a83a:	d002      	beq.n	800a842 <_ZN10Controller3RunEv+0x12e>
 800a83c:	2b01      	cmp	r3, #1
 800a83e:	d05b      	beq.n	800a8f8 <_ZN10Controller3RunEv+0x1e4>
 800a840:	e1ce      	b.n	800abe0 <_ZN10Controller3RunEv+0x4cc>
    	case STABILIZE:
    	{
    	    thr = pid_roll.Sat(ch3, 1800, 1000);
 800a842:	687b      	ldr	r3, [r7, #4]
 800a844:	f503 70ec 	add.w	r0, r3, #472	; 0x1d8
 800a848:	687b      	ldr	r3, [r7, #4]
 800a84a:	f8d3 11a4 	ldr.w	r1, [r3, #420]	; 0x1a4
 800a84e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800a852:	f44f 62e1 	mov.w	r2, #1800	; 0x708
 800a856:	f005 f9bb 	bl	800fbd0 <_ZN3PID3SatEfii>
 800a85a:	4603      	mov	r3, r0
 800a85c:	4618      	mov	r0, r3
 800a85e:	f7f6 fc45 	bl	80010ec <__aeabi_f2iz>
 800a862:	4603      	mov	r3, r0
 800a864:	637b      	str	r3, [r7, #52]	; 0x34
            roll_des     = state_des.angles[0];
 800a866:	687b      	ldr	r3, [r7, #4]
 800a868:	f8d3 2174 	ldr.w	r2, [r3, #372]	; 0x174
 800a86c:	687b      	ldr	r3, [r7, #4]
 800a86e:	f8c3 21cc 	str.w	r2, [r3, #460]	; 0x1cc
            pitch_des 	 = state_des.angles[1];
 800a872:	687b      	ldr	r3, [r7, #4]
 800a874:	f8d3 2178 	ldr.w	r2, [r3, #376]	; 0x178
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	f8c3 21d0 	str.w	r2, [r3, #464]	; 0x1d0
            yaw_rate_des = state_des.rates[2];
 800a87e:	687b      	ldr	r3, [r7, #4]
 800a880:	f8d3 2188 	ldr.w	r2, [r3, #392]	; 0x188
 800a884:	687b      	ldr	r3, [r7, #4]
 800a886:	f8c3 21d4 	str.w	r2, [r3, #468]	; 0x1d4

            roll_des 	  	= roll_des_filt.Run(roll_des);
 800a88a:	687b      	ldr	r3, [r7, #4]
 800a88c:	f103 02a0 	add.w	r2, r3, #160	; 0xa0
 800a890:	687b      	ldr	r3, [r7, #4]
 800a892:	f8d3 31cc 	ldr.w	r3, [r3, #460]	; 0x1cc
 800a896:	4619      	mov	r1, r3
 800a898:	4610      	mov	r0, r2
 800a89a:	f005 fa2a 	bl	800fcf2 <_ZN3lpf3RunEf>
 800a89e:	4602      	mov	r2, r0
 800a8a0:	687b      	ldr	r3, [r7, #4]
 800a8a2:	f8c3 21cc 	str.w	r2, [r3, #460]	; 0x1cc
            pitch_des 		= pitch_des_filt.Run(pitch_des);
 800a8a6:	687b      	ldr	r3, [r7, #4]
 800a8a8:	f103 02c8 	add.w	r2, r3, #200	; 0xc8
 800a8ac:	687b      	ldr	r3, [r7, #4]
 800a8ae:	f8d3 31d0 	ldr.w	r3, [r3, #464]	; 0x1d0
 800a8b2:	4619      	mov	r1, r3
 800a8b4:	4610      	mov	r0, r2
 800a8b6:	f005 fa1c 	bl	800fcf2 <_ZN3lpf3RunEf>
 800a8ba:	4602      	mov	r2, r0
 800a8bc:	687b      	ldr	r3, [r7, #4]
 800a8be:	f8c3 21d0 	str.w	r2, [r3, #464]	; 0x1d0
            yaw_rate_des  	= yaw_des_filt.Run(yaw_rate_des);
 800a8c2:	687b      	ldr	r3, [r7, #4]
 800a8c4:	f103 02f0 	add.w	r2, r3, #240	; 0xf0
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	f8d3 31d4 	ldr.w	r3, [r3, #468]	; 0x1d4
 800a8ce:	4619      	mov	r1, r3
 800a8d0:	4610      	mov	r0, r2
 800a8d2:	f005 fa0e 	bl	800fcf2 <_ZN3lpf3RunEf>
 800a8d6:	4602      	mov	r2, r0
 800a8d8:	687b      	ldr	r3, [r7, #4]
 800a8da:	f8c3 21d4 	str.w	r2, [r3, #468]	; 0x1d4
    	    break;
 800a8de:	e17f      	b.n	800abe0 <_ZN10Controller3RunEv+0x4cc>
 800a8e0:	3e8f5c29 	.word	0x3e8f5c29
 800a8e4:	3ca3d70a 	.word	0x3ca3d70a
 800a8e8:	3cf5c28f 	.word	0x3cf5c28f
 800a8ec:	40a00000 	.word	0x40a00000
 800a8f0:	41400000 	.word	0x41400000
 800a8f4:	3f666666 	.word	0x3f666666
    	}

    	case ALT_HOLD:
    	{
    		F = p_alt.PI_Vel(z0, z, z_vel, Kp_alt, Ki_alt, ch3) + m*g;
 800a8f8:	687b      	ldr	r3, [r7, #4]
 800a8fa:	f503 6680 	add.w	r6, r3, #1024	; 0x400
 800a8fe:	687b      	ldr	r3, [r7, #4]
 800a900:	f8d3 819c 	ldr.w	r8, [r3, #412]	; 0x19c
 800a904:	687b      	ldr	r3, [r7, #4]
 800a906:	f8d3 91a0 	ldr.w	r9, [r3, #416]	; 0x1a0
 800a90a:	687b      	ldr	r3, [r7, #4]
 800a90c:	f8d3 a198 	ldr.w	sl, [r3, #408]	; 0x198
 800a910:	687b      	ldr	r3, [r7, #4]
 800a912:	f8d3 4080 	ldr.w	r4, [r3, #128]	; 0x80
 800a916:	687b      	ldr	r3, [r7, #4]
 800a918:	f8d3 5084 	ldr.w	r5, [r3, #132]	; 0x84
 800a91c:	687b      	ldr	r3, [r7, #4]
 800a91e:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 800a922:	4618      	mov	r0, r3
 800a924:	f7f6 fc08 	bl	8001138 <__aeabi_f2uiz>
 800a928:	4603      	mov	r3, r0
 800a92a:	9302      	str	r3, [sp, #8]
 800a92c:	9501      	str	r5, [sp, #4]
 800a92e:	9400      	str	r4, [sp, #0]
 800a930:	4653      	mov	r3, sl
 800a932:	464a      	mov	r2, r9
 800a934:	4641      	mov	r1, r8
 800a936:	4630      	mov	r0, r6
 800a938:	f004 fe54 	bl	800f5e4 <_ZN3PID6PI_VelEfffffj>
 800a93c:	4604      	mov	r4, r0
 800a93e:	687b      	ldr	r3, [r7, #4]
 800a940:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800a942:	687b      	ldr	r3, [r7, #4]
 800a944:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a946:	4619      	mov	r1, r3
 800a948:	4610      	mov	r0, r2
 800a94a:	f7f6 f9f3 	bl	8000d34 <__aeabi_fmul>
 800a94e:	4603      	mov	r3, r0
 800a950:	4619      	mov	r1, r3
 800a952:	4620      	mov	r0, r4
 800a954:	f7f6 f8e6 	bl	8000b24 <__addsf3>
 800a958:	4603      	mov	r3, r0
 800a95a:	461a      	mov	r2, r3
 800a95c:	687b      	ldr	r3, [r7, #4]
 800a95e:	f8c3 214c 	str.w	r2, [r3, #332]	; 0x14c
			float deg2rad = 0.0175;
 800a962:	4b5c      	ldr	r3, [pc, #368]	; (800aad4 <_ZN10Controller3RunEv+0x3c0>)
 800a964:	62fb      	str	r3, [r7, #44]	; 0x2c
			float roll_r = roll * deg2rad;
 800a966:	687b      	ldr	r3, [r7, #4]
 800a968:	68db      	ldr	r3, [r3, #12]
 800a96a:	4619      	mov	r1, r3
 800a96c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a96e:	f7f6 f9e1 	bl	8000d34 <__aeabi_fmul>
 800a972:	4603      	mov	r3, r0
 800a974:	62bb      	str	r3, [r7, #40]	; 0x28
			float pitch_r = pitch * deg2rad;
 800a976:	687b      	ldr	r3, [r7, #4]
 800a978:	691b      	ldr	r3, [r3, #16]
 800a97a:	4619      	mov	r1, r3
 800a97c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a97e:	f7f6 f9d9 	bl	8000d34 <__aeabi_fmul>
 800a982:	4603      	mov	r3, r0
 800a984:	627b      	str	r3, [r7, #36]	; 0x24
			float b2e = 1 / cos(roll_r) / cos(pitch_r);
 800a986:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a988:	f7f7 f872 	bl	8001a70 <_ZSt3cosf>
 800a98c:	4603      	mov	r3, r0
 800a98e:	4619      	mov	r1, r3
 800a990:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800a994:	f7f6 fa82 	bl	8000e9c <__aeabi_fdiv>
 800a998:	4603      	mov	r3, r0
 800a99a:	461c      	mov	r4, r3
 800a99c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800a99e:	f7f7 f867 	bl	8001a70 <_ZSt3cosf>
 800a9a2:	4603      	mov	r3, r0
 800a9a4:	4619      	mov	r1, r3
 800a9a6:	4620      	mov	r0, r4
 800a9a8:	f7f6 fa78 	bl	8000e9c <__aeabi_fdiv>
 800a9ac:	4603      	mov	r3, r0
 800a9ae:	623b      	str	r3, [r7, #32]

			F = F * b2e ; // Body to Earth
 800a9b0:	687b      	ldr	r3, [r7, #4]
 800a9b2:	f8d3 314c 	ldr.w	r3, [r3, #332]	; 0x14c
 800a9b6:	6a39      	ldr	r1, [r7, #32]
 800a9b8:	4618      	mov	r0, r3
 800a9ba:	f7f6 f9bb 	bl	8000d34 <__aeabi_fmul>
 800a9be:	4603      	mov	r3, r0
 800a9c0:	461a      	mov	r2, r3
 800a9c2:	687b      	ldr	r3, [r7, #4]
 800a9c4:	f8c3 214c 	str.w	r2, [r3, #332]	; 0x14c
			F = p_alt.Sat(F, F_max, F_min);
 800a9c8:	687b      	ldr	r3, [r7, #4]
 800a9ca:	f503 6480 	add.w	r4, r3, #1024	; 0x400
 800a9ce:	687b      	ldr	r3, [r7, #4]
 800a9d0:	f8d3 514c 	ldr.w	r5, [r3, #332]	; 0x14c
 800a9d4:	687b      	ldr	r3, [r7, #4]
 800a9d6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a9d8:	4618      	mov	r0, r3
 800a9da:	f7f6 fb87 	bl	80010ec <__aeabi_f2iz>
 800a9de:	4606      	mov	r6, r0
 800a9e0:	687b      	ldr	r3, [r7, #4]
 800a9e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a9e4:	4618      	mov	r0, r3
 800a9e6:	f7f6 fb81 	bl	80010ec <__aeabi_f2iz>
 800a9ea:	4603      	mov	r3, r0
 800a9ec:	4632      	mov	r2, r6
 800a9ee:	4629      	mov	r1, r5
 800a9f0:	4620      	mov	r0, r4
 800a9f2:	f005 f8ed 	bl	800fbd0 <_ZN3PID3SatEfii>
 800a9f6:	4602      	mov	r2, r0
 800a9f8:	687b      	ldr	r3, [r7, #4]
 800a9fa:	f8c3 214c 	str.w	r2, [r3, #332]	; 0x14c
			thr = p_alt.F2thr(F);
 800a9fe:	687b      	ldr	r3, [r7, #4]
 800aa00:	f503 6280 	add.w	r2, r3, #1024	; 0x400
 800aa04:	687b      	ldr	r3, [r7, #4]
 800aa06:	f8d3 314c 	ldr.w	r3, [r3, #332]	; 0x14c
 800aa0a:	4619      	mov	r1, r3
 800aa0c:	4610      	mov	r0, r2
 800aa0e:	f005 f90f 	bl	800fc30 <_ZN3PID5F2thrEf>
 800aa12:	4603      	mov	r3, r0
 800aa14:	637b      	str	r3, [r7, #52]	; 0x34
			thr = p_alt.Sat(thr, 1800, 1100);
 800aa16:	687b      	ldr	r3, [r7, #4]
 800aa18:	f503 6480 	add.w	r4, r3, #1024	; 0x400
 800aa1c:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800aa1e:	f7f6 f935 	bl	8000c8c <__aeabi_i2f>
 800aa22:	4601      	mov	r1, r0
 800aa24:	f240 434c 	movw	r3, #1100	; 0x44c
 800aa28:	f44f 62e1 	mov.w	r2, #1800	; 0x708
 800aa2c:	4620      	mov	r0, r4
 800aa2e:	f005 f8cf 	bl	800fbd0 <_ZN3PID3SatEfii>
 800aa32:	4603      	mov	r3, r0
 800aa34:	4618      	mov	r0, r3
 800aa36:	f7f6 fb59 	bl	80010ec <__aeabi_f2iz>
 800aa3a:	4603      	mov	r3, r0
 800aa3c:	637b      	str	r3, [r7, #52]	; 0x34
			alt_thr = thr;
 800aa3e:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800aa40:	f7f6 f924 	bl	8000c8c <__aeabi_i2f>
 800aa44:	4602      	mov	r2, r0
 800aa46:	687b      	ldr	r3, [r7, #4]
 800aa48:	f8c3 2628 	str.w	r2, [r3, #1576]	; 0x628
			z0 = p_alt.zi;
 800aa4c:	687b      	ldr	r3, [r7, #4]
 800aa4e:	f8d3 24ac 	ldr.w	r2, [r3, #1196]	; 0x4ac
 800aa52:	687b      	ldr	r3, [r7, #4]
 800aa54:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

            roll_des     = state_des.angles[0];
 800aa58:	687b      	ldr	r3, [r7, #4]
 800aa5a:	f8d3 2174 	ldr.w	r2, [r3, #372]	; 0x174
 800aa5e:	687b      	ldr	r3, [r7, #4]
 800aa60:	f8c3 21cc 	str.w	r2, [r3, #460]	; 0x1cc
            pitch_des 	 = state_des.angles[1];
 800aa64:	687b      	ldr	r3, [r7, #4]
 800aa66:	f8d3 2178 	ldr.w	r2, [r3, #376]	; 0x178
 800aa6a:	687b      	ldr	r3, [r7, #4]
 800aa6c:	f8c3 21d0 	str.w	r2, [r3, #464]	; 0x1d0
            yaw_rate_des = state_des.rates[2];
 800aa70:	687b      	ldr	r3, [r7, #4]
 800aa72:	f8d3 2188 	ldr.w	r2, [r3, #392]	; 0x188
 800aa76:	687b      	ldr	r3, [r7, #4]
 800aa78:	f8c3 21d4 	str.w	r2, [r3, #468]	; 0x1d4

            roll_des 	  	= roll_des_filt.Run(roll_des);
 800aa7c:	687b      	ldr	r3, [r7, #4]
 800aa7e:	f103 02a0 	add.w	r2, r3, #160	; 0xa0
 800aa82:	687b      	ldr	r3, [r7, #4]
 800aa84:	f8d3 31cc 	ldr.w	r3, [r3, #460]	; 0x1cc
 800aa88:	4619      	mov	r1, r3
 800aa8a:	4610      	mov	r0, r2
 800aa8c:	f005 f931 	bl	800fcf2 <_ZN3lpf3RunEf>
 800aa90:	4602      	mov	r2, r0
 800aa92:	687b      	ldr	r3, [r7, #4]
 800aa94:	f8c3 21cc 	str.w	r2, [r3, #460]	; 0x1cc
            pitch_des 		= pitch_des_filt.Run(pitch_des);
 800aa98:	687b      	ldr	r3, [r7, #4]
 800aa9a:	f103 02c8 	add.w	r2, r3, #200	; 0xc8
 800aa9e:	687b      	ldr	r3, [r7, #4]
 800aaa0:	f8d3 31d0 	ldr.w	r3, [r3, #464]	; 0x1d0
 800aaa4:	4619      	mov	r1, r3
 800aaa6:	4610      	mov	r0, r2
 800aaa8:	f005 f923 	bl	800fcf2 <_ZN3lpf3RunEf>
 800aaac:	4602      	mov	r2, r0
 800aaae:	687b      	ldr	r3, [r7, #4]
 800aab0:	f8c3 21d0 	str.w	r2, [r3, #464]	; 0x1d0
            yaw_rate_des  	= yaw_des_filt.Run(yaw_rate_des);
 800aab4:	687b      	ldr	r3, [r7, #4]
 800aab6:	f103 02f0 	add.w	r2, r3, #240	; 0xf0
 800aaba:	687b      	ldr	r3, [r7, #4]
 800aabc:	f8d3 31d4 	ldr.w	r3, [r3, #468]	; 0x1d4
 800aac0:	4619      	mov	r1, r3
 800aac2:	4610      	mov	r0, r2
 800aac4:	f005 f915 	bl	800fcf2 <_ZN3lpf3RunEf>
 800aac8:	4602      	mov	r2, r0
 800aaca:	687b      	ldr	r3, [r7, #4]
 800aacc:	f8c3 21d4 	str.w	r2, [r3, #468]	; 0x1d4
			break;
 800aad0:	e086      	b.n	800abe0 <_ZN10Controller3RunEv+0x4cc>
 800aad2:	bf00      	nop
 800aad4:	3c8f5c29 	.word	0x3c8f5c29
    	}

    	case LOITER:
    	{
    	    thr = pid_roll.Sat(ch3, 1800, 1000);
 800aad8:	687b      	ldr	r3, [r7, #4]
 800aada:	f503 70ec 	add.w	r0, r3, #472	; 0x1d8
 800aade:	687b      	ldr	r3, [r7, #4]
 800aae0:	f8d3 11a4 	ldr.w	r1, [r3, #420]	; 0x1a4
 800aae4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800aae8:	f44f 62e1 	mov.w	r2, #1800	; 0x708
 800aaec:	f005 f870 	bl	800fbd0 <_ZN3PID3SatEfii>
 800aaf0:	4603      	mov	r3, r0
 800aaf2:	4618      	mov	r0, r3
 800aaf4:	f7f6 fafa 	bl	80010ec <__aeabi_f2iz>
 800aaf8:	4603      	mov	r3, r0
 800aafa:	637b      	str	r3, [r7, #52]	; 0x34

    		//roll_des  = p_velx.PI_Vel(0, y, vy, Kp_vel, Ki_vel, ch1);

    	    if(vel_controller_counter >= 10) {
 800aafc:	687b      	ldr	r3, [r7, #4]
 800aafe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ab00:	2b09      	cmp	r3, #9
 800ab02:	d958      	bls.n	800abb6 <_ZN10Controller3RunEv+0x4a2>
    	    	//PID_Pos(float pos_des, float pos, float Kp, float Ki, float Kd)
    	    	vel_controller_counter = 0;
 800ab04:	687b      	ldr	r3, [r7, #4]
 800ab06:	2200      	movs	r2, #0
 800ab08:	625a      	str	r2, [r3, #36]	; 0x24
        		pitch_des = p_velx.PID_Pos(x0,x,Kp_velx,Ki_velx,Kd_velx);
 800ab0a:	687b      	ldr	r3, [r7, #4]
 800ab0c:	f503 6097 	add.w	r0, r3, #1208	; 0x4b8
 800ab10:	687b      	ldr	r3, [r7, #4]
 800ab12:	f8d3 11ac 	ldr.w	r1, [r3, #428]	; 0x1ac
 800ab16:	687b      	ldr	r3, [r7, #4]
 800ab18:	f8d3 41b0 	ldr.w	r4, [r3, #432]	; 0x1b0
 800ab1c:	687b      	ldr	r3, [r7, #4]
 800ab1e:	f8d3 5088 	ldr.w	r5, [r3, #136]	; 0x88
 800ab22:	687b      	ldr	r3, [r7, #4]
 800ab24:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800ab28:	687a      	ldr	r2, [r7, #4]
 800ab2a:	f8d2 2090 	ldr.w	r2, [r2, #144]	; 0x90
 800ab2e:	9201      	str	r2, [sp, #4]
 800ab30:	9300      	str	r3, [sp, #0]
 800ab32:	462b      	mov	r3, r5
 800ab34:	4622      	mov	r2, r4
 800ab36:	f004 feab 	bl	800f890 <_ZN3PID7PID_PosEfffff>
 800ab3a:	4602      	mov	r2, r0
 800ab3c:	687b      	ldr	r3, [r7, #4]
 800ab3e:	f8c3 21d0 	str.w	r2, [r3, #464]	; 0x1d0
        		roll_des  = p_vely.PID_Pos(y0,y,Kp_vely,Ki_vely,Kd_vely);
 800ab42:	687b      	ldr	r3, [r7, #4]
 800ab44:	f503 60ae 	add.w	r0, r3, #1392	; 0x570
 800ab48:	687b      	ldr	r3, [r7, #4]
 800ab4a:	f8d3 11bc 	ldr.w	r1, [r3, #444]	; 0x1bc
 800ab4e:	687b      	ldr	r3, [r7, #4]
 800ab50:	f8d3 41c0 	ldr.w	r4, [r3, #448]	; 0x1c0
 800ab54:	687b      	ldr	r3, [r7, #4]
 800ab56:	f8d3 5094 	ldr.w	r5, [r3, #148]	; 0x94
 800ab5a:	687b      	ldr	r3, [r7, #4]
 800ab5c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800ab60:	687a      	ldr	r2, [r7, #4]
 800ab62:	f8d2 209c 	ldr.w	r2, [r2, #156]	; 0x9c
 800ab66:	9201      	str	r2, [sp, #4]
 800ab68:	9300      	str	r3, [sp, #0]
 800ab6a:	462b      	mov	r3, r5
 800ab6c:	4622      	mov	r2, r4
 800ab6e:	f004 fe8f 	bl	800f890 <_ZN3PID7PID_PosEfffff>
 800ab72:	4602      	mov	r2, r0
 800ab74:	687b      	ldr	r3, [r7, #4]
 800ab76:	f8c3 21cc 	str.w	r2, [r3, #460]	; 0x1cc

        		pitch_des = p_velx.Sat(pitch_des, 20, -20);
 800ab7a:	687b      	ldr	r3, [r7, #4]
 800ab7c:	f503 6097 	add.w	r0, r3, #1208	; 0x4b8
 800ab80:	687b      	ldr	r3, [r7, #4]
 800ab82:	f8d3 11d0 	ldr.w	r1, [r3, #464]	; 0x1d0
 800ab86:	f06f 0313 	mvn.w	r3, #19
 800ab8a:	2214      	movs	r2, #20
 800ab8c:	f005 f820 	bl	800fbd0 <_ZN3PID3SatEfii>
 800ab90:	4602      	mov	r2, r0
 800ab92:	687b      	ldr	r3, [r7, #4]
 800ab94:	f8c3 21d0 	str.w	r2, [r3, #464]	; 0x1d0
        		roll_des = p_vely.Sat(roll_des, 20, -20);
 800ab98:	687b      	ldr	r3, [r7, #4]
 800ab9a:	f503 60ae 	add.w	r0, r3, #1392	; 0x570
 800ab9e:	687b      	ldr	r3, [r7, #4]
 800aba0:	f8d3 11cc 	ldr.w	r1, [r3, #460]	; 0x1cc
 800aba4:	f06f 0313 	mvn.w	r3, #19
 800aba8:	2214      	movs	r2, #20
 800abaa:	f005 f811 	bl	800fbd0 <_ZN3PID3SatEfii>
 800abae:	4602      	mov	r2, r0
 800abb0:	687b      	ldr	r3, [r7, #4]
 800abb2:	f8c3 21cc 	str.w	r2, [r3, #460]	; 0x1cc

    	    }

            yaw_rate_des = state_des.rates[2];
 800abb6:	687b      	ldr	r3, [r7, #4]
 800abb8:	f8d3 2188 	ldr.w	r2, [r3, #392]	; 0x188
 800abbc:	687b      	ldr	r3, [r7, #4]
 800abbe:	f8c3 21d4 	str.w	r2, [r3, #468]	; 0x1d4
            yaw_rate_des  	= yaw_des_filt.Run(yaw_rate_des);
 800abc2:	687b      	ldr	r3, [r7, #4]
 800abc4:	f103 02f0 	add.w	r2, r3, #240	; 0xf0
 800abc8:	687b      	ldr	r3, [r7, #4]
 800abca:	f8d3 31d4 	ldr.w	r3, [r3, #468]	; 0x1d4
 800abce:	4619      	mov	r1, r3
 800abd0:	4610      	mov	r0, r2
 800abd2:	f005 f88e 	bl	800fcf2 <_ZN3lpf3RunEf>
 800abd6:	4602      	mov	r2, r0
 800abd8:	687b      	ldr	r3, [r7, #4]
 800abda:	f8c3 21d4 	str.w	r2, [r3, #468]	; 0x1d4

    		break;
 800abde:	bf00      	nop
    	}

    }

	roll_rate_des = pid_roll.P_Angle(roll_des,roll, Kp_angle,Ki_angle) + roll_des;
 800abe0:	687b      	ldr	r3, [r7, #4]
 800abe2:	f503 70ec 	add.w	r0, r3, #472	; 0x1d8
 800abe6:	687b      	ldr	r3, [r7, #4]
 800abe8:	f8d3 11cc 	ldr.w	r1, [r3, #460]	; 0x1cc
 800abec:	687b      	ldr	r3, [r7, #4]
 800abee:	68da      	ldr	r2, [r3, #12]
 800abf0:	687b      	ldr	r3, [r7, #4]
 800abf2:	6f9c      	ldr	r4, [r3, #120]	; 0x78
 800abf4:	687b      	ldr	r3, [r7, #4]
 800abf6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800abf8:	9300      	str	r3, [sp, #0]
 800abfa:	4623      	mov	r3, r4
 800abfc:	f004 fcb4 	bl	800f568 <_ZN3PID7P_AngleEffff>
 800ac00:	4602      	mov	r2, r0
 800ac02:	687b      	ldr	r3, [r7, #4]
 800ac04:	f8d3 31cc 	ldr.w	r3, [r3, #460]	; 0x1cc
 800ac08:	4619      	mov	r1, r3
 800ac0a:	4610      	mov	r0, r2
 800ac0c:	f7f5 ff8a 	bl	8000b24 <__addsf3>
 800ac10:	4603      	mov	r3, r0
 800ac12:	461a      	mov	r2, r3
 800ac14:	687b      	ldr	r3, [r7, #4]
 800ac16:	f8c3 2144 	str.w	r2, [r3, #324]	; 0x144
	pitch_rate_des = pid_pitch.P_Angle(pitch_des,pitch, Kp_angle,Ki_angle) + pitch_des;
 800ac1a:	687b      	ldr	r3, [r7, #4]
 800ac1c:	f503 7024 	add.w	r0, r3, #656	; 0x290
 800ac20:	687b      	ldr	r3, [r7, #4]
 800ac22:	f8d3 11d0 	ldr.w	r1, [r3, #464]	; 0x1d0
 800ac26:	687b      	ldr	r3, [r7, #4]
 800ac28:	691a      	ldr	r2, [r3, #16]
 800ac2a:	687b      	ldr	r3, [r7, #4]
 800ac2c:	6f9c      	ldr	r4, [r3, #120]	; 0x78
 800ac2e:	687b      	ldr	r3, [r7, #4]
 800ac30:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ac32:	9300      	str	r3, [sp, #0]
 800ac34:	4623      	mov	r3, r4
 800ac36:	f004 fc97 	bl	800f568 <_ZN3PID7P_AngleEffff>
 800ac3a:	4602      	mov	r2, r0
 800ac3c:	687b      	ldr	r3, [r7, #4]
 800ac3e:	f8d3 31d0 	ldr.w	r3, [r3, #464]	; 0x1d0
 800ac42:	4619      	mov	r1, r3
 800ac44:	4610      	mov	r0, r2
 800ac46:	f7f5 ff6d 	bl	8000b24 <__addsf3>
 800ac4a:	4603      	mov	r3, r0
 800ac4c:	461a      	mov	r2, r3
 800ac4e:	687b      	ldr	r3, [r7, #4]
 800ac50:	f8c3 2148 	str.w	r2, [r3, #328]	; 0x148

	float pd_roll_ff  = pid_roll.RateFF(roll_rate_des);
 800ac54:	687b      	ldr	r3, [r7, #4]
 800ac56:	f503 72ec 	add.w	r2, r3, #472	; 0x1d8
 800ac5a:	687b      	ldr	r3, [r7, #4]
 800ac5c:	f8d3 3144 	ldr.w	r3, [r3, #324]	; 0x144
 800ac60:	4619      	mov	r1, r3
 800ac62:	4610      	mov	r0, r2
 800ac64:	f004 fd1c 	bl	800f6a0 <_ZN3PID6RateFFEf>
 800ac68:	61f8      	str	r0, [r7, #28]
	float pd_pitch_ff = pid_roll.RateFF(pitch_rate_des);
 800ac6a:	687b      	ldr	r3, [r7, #4]
 800ac6c:	f503 72ec 	add.w	r2, r3, #472	; 0x1d8
 800ac70:	687b      	ldr	r3, [r7, #4]
 800ac72:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 800ac76:	4619      	mov	r1, r3
 800ac78:	4610      	mov	r0, r2
 800ac7a:	f004 fd11 	bl	800f6a0 <_ZN3PID6RateFFEf>
 800ac7e:	61b8      	str	r0, [r7, #24]

	pd_roll  = pid_roll.PID_Rate2(roll_rate_des,roll_rate, roll, Kp_roll, Ki_roll, Kd_roll, Kp_angle);// + pd_roll_ff;
 800ac80:	687b      	ldr	r3, [r7, #4]
 800ac82:	f503 74ec 	add.w	r4, r3, #472	; 0x1d8
 800ac86:	687b      	ldr	r3, [r7, #4]
 800ac88:	f8d3 5144 	ldr.w	r5, [r3, #324]	; 0x144
 800ac8c:	687b      	ldr	r3, [r7, #4]
 800ac8e:	699e      	ldr	r6, [r3, #24]
 800ac90:	687b      	ldr	r3, [r7, #4]
 800ac92:	f8d3 c00c 	ldr.w	ip, [r3, #12]
 800ac96:	687b      	ldr	r3, [r7, #4]
 800ac98:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ac9a:	687a      	ldr	r2, [r7, #4]
 800ac9c:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800ac9e:	6879      	ldr	r1, [r7, #4]
 800aca0:	6e09      	ldr	r1, [r1, #96]	; 0x60
 800aca2:	6878      	ldr	r0, [r7, #4]
 800aca4:	6f80      	ldr	r0, [r0, #120]	; 0x78
 800aca6:	9003      	str	r0, [sp, #12]
 800aca8:	9102      	str	r1, [sp, #8]
 800acaa:	9201      	str	r2, [sp, #4]
 800acac:	9300      	str	r3, [sp, #0]
 800acae:	4663      	mov	r3, ip
 800acb0:	4632      	mov	r2, r6
 800acb2:	4629      	mov	r1, r5
 800acb4:	4620      	mov	r0, r4
 800acb6:	f004 fd43 	bl	800f740 <_ZN3PID9PID_Rate2Efffffff>
 800acba:	4602      	mov	r2, r0
 800acbc:	687b      	ldr	r3, [r7, #4]
 800acbe:	f8c3 2138 	str.w	r2, [r3, #312]	; 0x138
	pd_pitch = pid_pitch.PID_Rate2(pitch_rate_des,pitch_rate, pitch, Kp_pitch,Ki_pitch,Kd_pitch, Kp_angle);// + pd_pitch_ff;
 800acc2:	687b      	ldr	r3, [r7, #4]
 800acc4:	f503 7424 	add.w	r4, r3, #656	; 0x290
 800acc8:	687b      	ldr	r3, [r7, #4]
 800acca:	f8d3 5148 	ldr.w	r5, [r3, #328]	; 0x148
 800acce:	687b      	ldr	r3, [r7, #4]
 800acd0:	69de      	ldr	r6, [r3, #28]
 800acd2:	687b      	ldr	r3, [r7, #4]
 800acd4:	f8d3 c010 	ldr.w	ip, [r3, #16]
 800acd8:	687b      	ldr	r3, [r7, #4]
 800acda:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800acdc:	687a      	ldr	r2, [r7, #4]
 800acde:	6e92      	ldr	r2, [r2, #104]	; 0x68
 800ace0:	6879      	ldr	r1, [r7, #4]
 800ace2:	6ec9      	ldr	r1, [r1, #108]	; 0x6c
 800ace4:	6878      	ldr	r0, [r7, #4]
 800ace6:	6f80      	ldr	r0, [r0, #120]	; 0x78
 800ace8:	9003      	str	r0, [sp, #12]
 800acea:	9102      	str	r1, [sp, #8]
 800acec:	9201      	str	r2, [sp, #4]
 800acee:	9300      	str	r3, [sp, #0]
 800acf0:	4663      	mov	r3, ip
 800acf2:	4632      	mov	r2, r6
 800acf4:	4629      	mov	r1, r5
 800acf6:	4620      	mov	r0, r4
 800acf8:	f004 fd22 	bl	800f740 <_ZN3PID9PID_Rate2Efffffff>
 800acfc:	4602      	mov	r2, r0
 800acfe:	687b      	ldr	r3, [r7, #4]
 800ad00:	f8c3 213c 	str.w	r2, [r3, #316]	; 0x13c
	p_yaw    = pid_yaw.PD_Rate(yaw_rate_des,yaw_rate,Kp_yaw,Ki_yaw,0);
 800ad04:	687b      	ldr	r3, [r7, #4]
 800ad06:	f503 7052 	add.w	r0, r3, #840	; 0x348
 800ad0a:	687b      	ldr	r3, [r7, #4]
 800ad0c:	f8d3 11d4 	ldr.w	r1, [r3, #468]	; 0x1d4
 800ad10:	687b      	ldr	r3, [r7, #4]
 800ad12:	6a1a      	ldr	r2, [r3, #32]
 800ad14:	687b      	ldr	r3, [r7, #4]
 800ad16:	6f1c      	ldr	r4, [r3, #112]	; 0x70
 800ad18:	687b      	ldr	r3, [r7, #4]
 800ad1a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800ad1c:	f04f 0500 	mov.w	r5, #0
 800ad20:	9501      	str	r5, [sp, #4]
 800ad22:	9300      	str	r3, [sp, #0]
 800ad24:	4623      	mov	r3, r4
 800ad26:	f004 fdf1 	bl	800f90c <_ZN3PID7PD_RateEfffff>
 800ad2a:	4602      	mov	r2, r0
 800ad2c:	687b      	ldr	r3, [r7, #4]
 800ad2e:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140


#ifdef UAV1


    int pwm1 = thr + pd_pitch - pd_roll  - p_yaw + PITCH_TRIM - ROLL_TRIM;
 800ad32:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800ad34:	f7f5 ffaa 	bl	8000c8c <__aeabi_i2f>
 800ad38:	4602      	mov	r2, r0
 800ad3a:	687b      	ldr	r3, [r7, #4]
 800ad3c:	f8d3 313c 	ldr.w	r3, [r3, #316]	; 0x13c
 800ad40:	4619      	mov	r1, r3
 800ad42:	4610      	mov	r0, r2
 800ad44:	f7f5 feee 	bl	8000b24 <__addsf3>
 800ad48:	4603      	mov	r3, r0
 800ad4a:	461a      	mov	r2, r3
 800ad4c:	687b      	ldr	r3, [r7, #4]
 800ad4e:	f8d3 3138 	ldr.w	r3, [r3, #312]	; 0x138
 800ad52:	4619      	mov	r1, r3
 800ad54:	4610      	mov	r0, r2
 800ad56:	f7f5 fee3 	bl	8000b20 <__aeabi_fsub>
 800ad5a:	4603      	mov	r3, r0
 800ad5c:	461a      	mov	r2, r3
 800ad5e:	687b      	ldr	r3, [r7, #4]
 800ad60:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800ad64:	4619      	mov	r1, r3
 800ad66:	4610      	mov	r0, r2
 800ad68:	f7f5 feda 	bl	8000b20 <__aeabi_fsub>
 800ad6c:	4603      	mov	r3, r0
 800ad6e:	4982      	ldr	r1, [pc, #520]	; (800af78 <_ZN10Controller3RunEv+0x864>)
 800ad70:	4618      	mov	r0, r3
 800ad72:	f7f5 fed7 	bl	8000b24 <__addsf3>
 800ad76:	4603      	mov	r3, r0
 800ad78:	4980      	ldr	r1, [pc, #512]	; (800af7c <_ZN10Controller3RunEv+0x868>)
 800ad7a:	4618      	mov	r0, r3
 800ad7c:	f7f5 fed0 	bl	8000b20 <__aeabi_fsub>
 800ad80:	4603      	mov	r3, r0
 800ad82:	4618      	mov	r0, r3
 800ad84:	f7f6 f9b2 	bl	80010ec <__aeabi_f2iz>
 800ad88:	4603      	mov	r3, r0
 800ad8a:	617b      	str	r3, [r7, #20]
    int pwm2 = thr - pd_pitch + pd_roll  - p_yaw - PITCH_TRIM + ROLL_TRIM;
 800ad8c:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800ad8e:	f7f5 ff7d 	bl	8000c8c <__aeabi_i2f>
 800ad92:	4602      	mov	r2, r0
 800ad94:	687b      	ldr	r3, [r7, #4]
 800ad96:	f8d3 313c 	ldr.w	r3, [r3, #316]	; 0x13c
 800ad9a:	4619      	mov	r1, r3
 800ad9c:	4610      	mov	r0, r2
 800ad9e:	f7f5 febf 	bl	8000b20 <__aeabi_fsub>
 800ada2:	4603      	mov	r3, r0
 800ada4:	461a      	mov	r2, r3
 800ada6:	687b      	ldr	r3, [r7, #4]
 800ada8:	f8d3 3138 	ldr.w	r3, [r3, #312]	; 0x138
 800adac:	4619      	mov	r1, r3
 800adae:	4610      	mov	r0, r2
 800adb0:	f7f5 feb8 	bl	8000b24 <__addsf3>
 800adb4:	4603      	mov	r3, r0
 800adb6:	461a      	mov	r2, r3
 800adb8:	687b      	ldr	r3, [r7, #4]
 800adba:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800adbe:	4619      	mov	r1, r3
 800adc0:	4610      	mov	r0, r2
 800adc2:	f7f5 fead 	bl	8000b20 <__aeabi_fsub>
 800adc6:	4603      	mov	r3, r0
 800adc8:	496b      	ldr	r1, [pc, #428]	; (800af78 <_ZN10Controller3RunEv+0x864>)
 800adca:	4618      	mov	r0, r3
 800adcc:	f7f5 fea8 	bl	8000b20 <__aeabi_fsub>
 800add0:	4603      	mov	r3, r0
 800add2:	496a      	ldr	r1, [pc, #424]	; (800af7c <_ZN10Controller3RunEv+0x868>)
 800add4:	4618      	mov	r0, r3
 800add6:	f7f5 fea5 	bl	8000b24 <__addsf3>
 800adda:	4603      	mov	r3, r0
 800addc:	4618      	mov	r0, r3
 800adde:	f7f6 f985 	bl	80010ec <__aeabi_f2iz>
 800ade2:	4603      	mov	r3, r0
 800ade4:	613b      	str	r3, [r7, #16]
    int pwm3 = thr + pd_pitch + pd_roll  + p_yaw + PITCH_TRIM + ROLL_TRIM;
 800ade6:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800ade8:	f7f5 ff50 	bl	8000c8c <__aeabi_i2f>
 800adec:	4602      	mov	r2, r0
 800adee:	687b      	ldr	r3, [r7, #4]
 800adf0:	f8d3 313c 	ldr.w	r3, [r3, #316]	; 0x13c
 800adf4:	4619      	mov	r1, r3
 800adf6:	4610      	mov	r0, r2
 800adf8:	f7f5 fe94 	bl	8000b24 <__addsf3>
 800adfc:	4603      	mov	r3, r0
 800adfe:	461a      	mov	r2, r3
 800ae00:	687b      	ldr	r3, [r7, #4]
 800ae02:	f8d3 3138 	ldr.w	r3, [r3, #312]	; 0x138
 800ae06:	4619      	mov	r1, r3
 800ae08:	4610      	mov	r0, r2
 800ae0a:	f7f5 fe8b 	bl	8000b24 <__addsf3>
 800ae0e:	4603      	mov	r3, r0
 800ae10:	461a      	mov	r2, r3
 800ae12:	687b      	ldr	r3, [r7, #4]
 800ae14:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800ae18:	4619      	mov	r1, r3
 800ae1a:	4610      	mov	r0, r2
 800ae1c:	f7f5 fe82 	bl	8000b24 <__addsf3>
 800ae20:	4603      	mov	r3, r0
 800ae22:	4955      	ldr	r1, [pc, #340]	; (800af78 <_ZN10Controller3RunEv+0x864>)
 800ae24:	4618      	mov	r0, r3
 800ae26:	f7f5 fe7d 	bl	8000b24 <__addsf3>
 800ae2a:	4603      	mov	r3, r0
 800ae2c:	4953      	ldr	r1, [pc, #332]	; (800af7c <_ZN10Controller3RunEv+0x868>)
 800ae2e:	4618      	mov	r0, r3
 800ae30:	f7f5 fe78 	bl	8000b24 <__addsf3>
 800ae34:	4603      	mov	r3, r0
 800ae36:	4618      	mov	r0, r3
 800ae38:	f7f6 f958 	bl	80010ec <__aeabi_f2iz>
 800ae3c:	4603      	mov	r3, r0
 800ae3e:	60fb      	str	r3, [r7, #12]
    int pwm4 = thr - pd_pitch - pd_roll  + p_yaw - PITCH_TRIM - ROLL_TRIM;
 800ae40:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800ae42:	f7f5 ff23 	bl	8000c8c <__aeabi_i2f>
 800ae46:	4602      	mov	r2, r0
 800ae48:	687b      	ldr	r3, [r7, #4]
 800ae4a:	f8d3 313c 	ldr.w	r3, [r3, #316]	; 0x13c
 800ae4e:	4619      	mov	r1, r3
 800ae50:	4610      	mov	r0, r2
 800ae52:	f7f5 fe65 	bl	8000b20 <__aeabi_fsub>
 800ae56:	4603      	mov	r3, r0
 800ae58:	461a      	mov	r2, r3
 800ae5a:	687b      	ldr	r3, [r7, #4]
 800ae5c:	f8d3 3138 	ldr.w	r3, [r3, #312]	; 0x138
 800ae60:	4619      	mov	r1, r3
 800ae62:	4610      	mov	r0, r2
 800ae64:	f7f5 fe5c 	bl	8000b20 <__aeabi_fsub>
 800ae68:	4603      	mov	r3, r0
 800ae6a:	461a      	mov	r2, r3
 800ae6c:	687b      	ldr	r3, [r7, #4]
 800ae6e:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800ae72:	4619      	mov	r1, r3
 800ae74:	4610      	mov	r0, r2
 800ae76:	f7f5 fe55 	bl	8000b24 <__addsf3>
 800ae7a:	4603      	mov	r3, r0
 800ae7c:	493e      	ldr	r1, [pc, #248]	; (800af78 <_ZN10Controller3RunEv+0x864>)
 800ae7e:	4618      	mov	r0, r3
 800ae80:	f7f5 fe4e 	bl	8000b20 <__aeabi_fsub>
 800ae84:	4603      	mov	r3, r0
 800ae86:	493d      	ldr	r1, [pc, #244]	; (800af7c <_ZN10Controller3RunEv+0x868>)
 800ae88:	4618      	mov	r0, r3
 800ae8a:	f7f5 fe49 	bl	8000b20 <__aeabi_fsub>
 800ae8e:	4603      	mov	r3, r0
 800ae90:	4618      	mov	r0, r3
 800ae92:	f7f6 f92b 	bl	80010ec <__aeabi_f2iz>
 800ae96:	4603      	mov	r3, r0
 800ae98:	60bb      	str	r3, [r7, #8]
    int pwm4 = thr - pd_pitch - pd_roll  + p_yaw - PITCH_TRIM - ROLL_TRIM;

#endif

    //Saturate pwm values
    pwm1 = (int)pid_roll.Sat(pwm1,PWM_UPPER,PWM_LOWER,thr);
 800ae9a:	687b      	ldr	r3, [r7, #4]
 800ae9c:	f503 74ec 	add.w	r4, r3, #472	; 0x1d8
 800aea0:	6978      	ldr	r0, [r7, #20]
 800aea2:	f7f5 fef3 	bl	8000c8c <__aeabi_i2f>
 800aea6:	4601      	mov	r1, r0
 800aea8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800aeaa:	9300      	str	r3, [sp, #0]
 800aeac:	f240 434c 	movw	r3, #1100	; 0x44c
 800aeb0:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800aeb4:	4620      	mov	r0, r4
 800aeb6:	f004 fe51 	bl	800fb5c <_ZN3PID3SatEfiii>
 800aeba:	4603      	mov	r3, r0
 800aebc:	4618      	mov	r0, r3
 800aebe:	f7f6 f915 	bl	80010ec <__aeabi_f2iz>
 800aec2:	4603      	mov	r3, r0
 800aec4:	617b      	str	r3, [r7, #20]
    pwm2 = (int)pid_roll.Sat(pwm2,PWM_UPPER,PWM_LOWER,thr);
 800aec6:	687b      	ldr	r3, [r7, #4]
 800aec8:	f503 74ec 	add.w	r4, r3, #472	; 0x1d8
 800aecc:	6938      	ldr	r0, [r7, #16]
 800aece:	f7f5 fedd 	bl	8000c8c <__aeabi_i2f>
 800aed2:	4601      	mov	r1, r0
 800aed4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800aed6:	9300      	str	r3, [sp, #0]
 800aed8:	f240 434c 	movw	r3, #1100	; 0x44c
 800aedc:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800aee0:	4620      	mov	r0, r4
 800aee2:	f004 fe3b 	bl	800fb5c <_ZN3PID3SatEfiii>
 800aee6:	4603      	mov	r3, r0
 800aee8:	4618      	mov	r0, r3
 800aeea:	f7f6 f8ff 	bl	80010ec <__aeabi_f2iz>
 800aeee:	4603      	mov	r3, r0
 800aef0:	613b      	str	r3, [r7, #16]
    pwm3 = (int)pid_roll.Sat(pwm3,PWM_UPPER,PWM_LOWER,thr);
 800aef2:	687b      	ldr	r3, [r7, #4]
 800aef4:	f503 74ec 	add.w	r4, r3, #472	; 0x1d8
 800aef8:	68f8      	ldr	r0, [r7, #12]
 800aefa:	f7f5 fec7 	bl	8000c8c <__aeabi_i2f>
 800aefe:	4601      	mov	r1, r0
 800af00:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800af02:	9300      	str	r3, [sp, #0]
 800af04:	f240 434c 	movw	r3, #1100	; 0x44c
 800af08:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800af0c:	4620      	mov	r0, r4
 800af0e:	f004 fe25 	bl	800fb5c <_ZN3PID3SatEfiii>
 800af12:	4603      	mov	r3, r0
 800af14:	4618      	mov	r0, r3
 800af16:	f7f6 f8e9 	bl	80010ec <__aeabi_f2iz>
 800af1a:	4603      	mov	r3, r0
 800af1c:	60fb      	str	r3, [r7, #12]
    pwm4 = (int)pid_roll.Sat(pwm4,PWM_UPPER,PWM_LOWER,thr);
 800af1e:	687b      	ldr	r3, [r7, #4]
 800af20:	f503 74ec 	add.w	r4, r3, #472	; 0x1d8
 800af24:	68b8      	ldr	r0, [r7, #8]
 800af26:	f7f5 feb1 	bl	8000c8c <__aeabi_i2f>
 800af2a:	4601      	mov	r1, r0
 800af2c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800af2e:	9300      	str	r3, [sp, #0]
 800af30:	f240 434c 	movw	r3, #1100	; 0x44c
 800af34:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800af38:	4620      	mov	r0, r4
 800af3a:	f004 fe0f 	bl	800fb5c <_ZN3PID3SatEfiii>
 800af3e:	4603      	mov	r3, r0
 800af40:	4618      	mov	r0, r3
 800af42:	f7f6 f8d3 	bl	80010ec <__aeabi_f2iz>
 800af46:	4603      	mov	r3, r0
 800af48:	60bb      	str	r3, [r7, #8]
    controller_output_pwm2[1] = thr - pd_pitch + pd_roll  + p_yaw;
    controller_output_pwm2[2] = thr + pd_pitch + pd_roll  - p_yaw;
    controller_output_pwm2[3] = thr - pd_pitch - pd_roll  - p_yaw;
    */

    if(swarm) {
 800af4a:	687b      	ldr	r3, [r7, #4]
 800af4c:	f893 31c9 	ldrb.w	r3, [r3, #457]	; 0x1c9
 800af50:	2b00      	cmp	r3, #0
 800af52:	d015      	beq.n	800af80 <_ZN10Controller3RunEv+0x86c>
        controller_output_pwm2[0] = thr2;
 800af54:	687b      	ldr	r3, [r7, #4]
 800af56:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800af58:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
        controller_output_pwm2[1] = thr2;
 800af5c:	687b      	ldr	r3, [r7, #4]
 800af5e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800af60:	f8c3 212c 	str.w	r2, [r3, #300]	; 0x12c
        controller_output_pwm2[2] = thr2;
 800af64:	687b      	ldr	r3, [r7, #4]
 800af66:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800af68:	f8c3 2130 	str.w	r2, [r3, #304]	; 0x130
        controller_output_pwm2[3] = thr2;
 800af6c:	687b      	ldr	r3, [r7, #4]
 800af6e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800af70:	f8c3 2134 	str.w	r2, [r3, #308]	; 0x134
 800af74:	e018      	b.n	800afa8 <_ZN10Controller3RunEv+0x894>
 800af76:	bf00      	nop
 800af78:	41f00000 	.word	0x41f00000
 800af7c:	41500000 	.word	0x41500000
    }

    else {
        controller_output_pwm2[0] = 1000;
 800af80:	687b      	ldr	r3, [r7, #4]
 800af82:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800af86:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
        controller_output_pwm2[1] = 1000;
 800af8a:	687b      	ldr	r3, [r7, #4]
 800af8c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800af90:	f8c3 212c 	str.w	r2, [r3, #300]	; 0x12c
        controller_output_pwm2[2] = 1000;
 800af94:	687b      	ldr	r3, [r7, #4]
 800af96:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800af9a:	f8c3 2130 	str.w	r2, [r3, #304]	; 0x130
        controller_output_pwm2[3] = 1000;
 800af9e:	687b      	ldr	r3, [r7, #4]
 800afa0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800afa4:	f8c3 2134 	str.w	r2, [r3, #308]	; 0x134
    }



    //Saturate pwm values
    controller_output_pwm2[0] = (int)pid_roll.Sat(controller_output_pwm2[0],PWM_UPPER,1000,thr);
 800afa8:	687b      	ldr	r3, [r7, #4]
 800afaa:	f503 74ec 	add.w	r4, r3, #472	; 0x1d8
 800afae:	687b      	ldr	r3, [r7, #4]
 800afb0:	f8d3 3128 	ldr.w	r3, [r3, #296]	; 0x128
 800afb4:	4618      	mov	r0, r3
 800afb6:	f7f5 fe69 	bl	8000c8c <__aeabi_i2f>
 800afba:	4601      	mov	r1, r0
 800afbc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800afbe:	9300      	str	r3, [sp, #0]
 800afc0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800afc4:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800afc8:	4620      	mov	r0, r4
 800afca:	f004 fdc7 	bl	800fb5c <_ZN3PID3SatEfiii>
 800afce:	4603      	mov	r3, r0
 800afd0:	4618      	mov	r0, r3
 800afd2:	f7f6 f88b 	bl	80010ec <__aeabi_f2iz>
 800afd6:	4602      	mov	r2, r0
 800afd8:	687b      	ldr	r3, [r7, #4]
 800afda:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
    controller_output_pwm2[1] = (int)pid_roll.Sat(controller_output_pwm2[1],PWM_UPPER,1000,thr);
 800afde:	687b      	ldr	r3, [r7, #4]
 800afe0:	f503 74ec 	add.w	r4, r3, #472	; 0x1d8
 800afe4:	687b      	ldr	r3, [r7, #4]
 800afe6:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 800afea:	4618      	mov	r0, r3
 800afec:	f7f5 fe4e 	bl	8000c8c <__aeabi_i2f>
 800aff0:	4601      	mov	r1, r0
 800aff2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800aff4:	9300      	str	r3, [sp, #0]
 800aff6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800affa:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800affe:	4620      	mov	r0, r4
 800b000:	f004 fdac 	bl	800fb5c <_ZN3PID3SatEfiii>
 800b004:	4603      	mov	r3, r0
 800b006:	4618      	mov	r0, r3
 800b008:	f7f6 f870 	bl	80010ec <__aeabi_f2iz>
 800b00c:	4602      	mov	r2, r0
 800b00e:	687b      	ldr	r3, [r7, #4]
 800b010:	f8c3 212c 	str.w	r2, [r3, #300]	; 0x12c
    controller_output_pwm2[2] = (int)pid_roll.Sat(controller_output_pwm2[2],PWM_UPPER,1000,thr);
 800b014:	687b      	ldr	r3, [r7, #4]
 800b016:	f503 74ec 	add.w	r4, r3, #472	; 0x1d8
 800b01a:	687b      	ldr	r3, [r7, #4]
 800b01c:	f8d3 3130 	ldr.w	r3, [r3, #304]	; 0x130
 800b020:	4618      	mov	r0, r3
 800b022:	f7f5 fe33 	bl	8000c8c <__aeabi_i2f>
 800b026:	4601      	mov	r1, r0
 800b028:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b02a:	9300      	str	r3, [sp, #0]
 800b02c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800b030:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800b034:	4620      	mov	r0, r4
 800b036:	f004 fd91 	bl	800fb5c <_ZN3PID3SatEfiii>
 800b03a:	4603      	mov	r3, r0
 800b03c:	4618      	mov	r0, r3
 800b03e:	f7f6 f855 	bl	80010ec <__aeabi_f2iz>
 800b042:	4602      	mov	r2, r0
 800b044:	687b      	ldr	r3, [r7, #4]
 800b046:	f8c3 2130 	str.w	r2, [r3, #304]	; 0x130
    controller_output_pwm2[3] = (int)pid_roll.Sat(controller_output_pwm2[3],PWM_UPPER,1000,thr);
 800b04a:	687b      	ldr	r3, [r7, #4]
 800b04c:	f503 74ec 	add.w	r4, r3, #472	; 0x1d8
 800b050:	687b      	ldr	r3, [r7, #4]
 800b052:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
 800b056:	4618      	mov	r0, r3
 800b058:	f7f5 fe18 	bl	8000c8c <__aeabi_i2f>
 800b05c:	4601      	mov	r1, r0
 800b05e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b060:	9300      	str	r3, [sp, #0]
 800b062:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800b066:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800b06a:	4620      	mov	r0, r4
 800b06c:	f004 fd76 	bl	800fb5c <_ZN3PID3SatEfiii>
 800b070:	4603      	mov	r3, r0
 800b072:	4618      	mov	r0, r3
 800b074:	f7f6 f83a 	bl	80010ec <__aeabi_f2iz>
 800b078:	4602      	mov	r2, r0
 800b07a:	687b      	ldr	r3, [r7, #4]
 800b07c:	f8c3 2134 	str.w	r2, [r3, #308]	; 0x134
    w3 = pid_roll.pwm2mot(pwm3,-1);
    w4 = pid_roll.pwm2mot(pwm4,-1);
*/

   // std::vector<float> controller_output = 	{w1,w2,w3,w4};
    controller_output_pwm[0] = pwm1;
 800b080:	687b      	ldr	r3, [r7, #4]
 800b082:	697a      	ldr	r2, [r7, #20]
 800b084:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
    controller_output_pwm[1] = pwm2;
 800b088:	687b      	ldr	r3, [r7, #4]
 800b08a:	693a      	ldr	r2, [r7, #16]
 800b08c:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c
    controller_output_pwm[2] = pwm3;
 800b090:	687b      	ldr	r3, [r7, #4]
 800b092:	68fa      	ldr	r2, [r7, #12]
 800b094:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
    controller_output_pwm[3] = pwm4;
 800b098:	687b      	ldr	r3, [r7, #4]
 800b09a:	68ba      	ldr	r2, [r7, #8]
 800b09c:	f8c3 2124 	str.w	r2, [r3, #292]	; 0x124

  //  return controller_output;
}
 800b0a0:	bf00      	nop
 800b0a2:	3738      	adds	r7, #56	; 0x38
 800b0a4:	46bd      	mov	sp, r7
 800b0a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b0aa:	bf00      	nop

0800b0ac <_ZN10ControllerD1Ev>:

Controller::~Controller() {}
 800b0ac:	b580      	push	{r7, lr}
 800b0ae:	b082      	sub	sp, #8
 800b0b0:	af00      	add	r7, sp, #0
 800b0b2:	6078      	str	r0, [r7, #4]
 800b0b4:	687b      	ldr	r3, [r7, #4]
 800b0b6:	f503 63ae 	add.w	r3, r3, #1392	; 0x570
 800b0ba:	4618      	mov	r0, r3
 800b0bc:	f004 fdf0 	bl	800fca0 <_ZN3PIDD1Ev>
 800b0c0:	687b      	ldr	r3, [r7, #4]
 800b0c2:	f503 6397 	add.w	r3, r3, #1208	; 0x4b8
 800b0c6:	4618      	mov	r0, r3
 800b0c8:	f004 fdea 	bl	800fca0 <_ZN3PIDD1Ev>
 800b0cc:	687b      	ldr	r3, [r7, #4]
 800b0ce:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b0d2:	4618      	mov	r0, r3
 800b0d4:	f004 fde4 	bl	800fca0 <_ZN3PIDD1Ev>
 800b0d8:	687b      	ldr	r3, [r7, #4]
 800b0da:	f503 7352 	add.w	r3, r3, #840	; 0x348
 800b0de:	4618      	mov	r0, r3
 800b0e0:	f004 fdde 	bl	800fca0 <_ZN3PIDD1Ev>
 800b0e4:	687b      	ldr	r3, [r7, #4]
 800b0e6:	f503 7324 	add.w	r3, r3, #656	; 0x290
 800b0ea:	4618      	mov	r0, r3
 800b0ec:	f004 fdd8 	bl	800fca0 <_ZN3PIDD1Ev>
 800b0f0:	687b      	ldr	r3, [r7, #4]
 800b0f2:	f503 73ec 	add.w	r3, r3, #472	; 0x1d8
 800b0f6:	4618      	mov	r0, r3
 800b0f8:	f004 fdd2 	bl	800fca0 <_ZN3PIDD1Ev>
 800b0fc:	687b      	ldr	r3, [r7, #4]
 800b0fe:	33f0      	adds	r3, #240	; 0xf0
 800b100:	4618      	mov	r0, r3
 800b102:	f004 fe4c 	bl	800fd9e <_ZN3lpfD1Ev>
 800b106:	687b      	ldr	r3, [r7, #4]
 800b108:	33c8      	adds	r3, #200	; 0xc8
 800b10a:	4618      	mov	r0, r3
 800b10c:	f004 fe47 	bl	800fd9e <_ZN3lpfD1Ev>
 800b110:	687b      	ldr	r3, [r7, #4]
 800b112:	33a0      	adds	r3, #160	; 0xa0
 800b114:	4618      	mov	r0, r3
 800b116:	f004 fe42 	bl	800fd9e <_ZN3lpfD1Ev>
 800b11a:	687b      	ldr	r3, [r7, #4]
 800b11c:	4618      	mov	r0, r3
 800b11e:	3708      	adds	r7, #8
 800b120:	46bd      	mov	sp, r7
 800b122:	bd80      	pop	{r7, pc}
 800b124:	0000      	movs	r0, r0
	...

0800b128 <_ZN15Kalman_FiltresiC1Ev>:
#include "Kalman.hpp"
#include <math.h>


Kalman_Filtresi::Kalman_Filtresi()  {
 800b128:	b580      	push	{r7, lr}
 800b12a:	b086      	sub	sp, #24
 800b12c:	af04      	add	r7, sp, #16
 800b12e:	6078      	str	r0, [r7, #4]
 800b130:	687b      	ldr	r3, [r7, #4]
 800b132:	f04f 0200 	mov.w	r2, #0
 800b136:	60da      	str	r2, [r3, #12]
 800b138:	687b      	ldr	r3, [r7, #4]
 800b13a:	4a85      	ldr	r2, [pc, #532]	; (800b350 <_ZN15Kalman_FiltresiC1Ev+0x228>)
 800b13c:	611a      	str	r2, [r3, #16]
 800b13e:	687b      	ldr	r3, [r7, #4]
 800b140:	f04f 0200 	mov.w	r2, #0
 800b144:	62da      	str	r2, [r3, #44]	; 0x2c
 800b146:	687b      	ldr	r3, [r7, #4]
 800b148:	f04f 0200 	mov.w	r2, #0
 800b14c:	631a      	str	r2, [r3, #48]	; 0x30
 800b14e:	687b      	ldr	r3, [r7, #4]
 800b150:	f04f 0200 	mov.w	r2, #0
 800b154:	635a      	str	r2, [r3, #52]	; 0x34
 800b156:	687b      	ldr	r3, [r7, #4]
 800b158:	4a7e      	ldr	r2, [pc, #504]	; (800b354 <_ZN15Kalman_FiltresiC1Ev+0x22c>)
 800b15a:	639a      	str	r2, [r3, #56]	; 0x38
 800b15c:	687b      	ldr	r3, [r7, #4]
 800b15e:	4a7e      	ldr	r2, [pc, #504]	; (800b358 <_ZN15Kalman_FiltresiC1Ev+0x230>)
 800b160:	651a      	str	r2, [r3, #80]	; 0x50
 800b162:	687b      	ldr	r3, [r7, #4]
 800b164:	4a7d      	ldr	r2, [pc, #500]	; (800b35c <_ZN15Kalman_FiltresiC1Ev+0x234>)
 800b166:	655a      	str	r2, [r3, #84]	; 0x54
 800b168:	687b      	ldr	r3, [r7, #4]
 800b16a:	f04f 0200 	mov.w	r2, #0
 800b16e:	659a      	str	r2, [r3, #88]	; 0x58
 800b170:	687b      	ldr	r3, [r7, #4]
 800b172:	f04f 0200 	mov.w	r2, #0
 800b176:	65da      	str	r2, [r3, #92]	; 0x5c
 800b178:	687b      	ldr	r3, [r7, #4]
 800b17a:	f04f 0200 	mov.w	r2, #0
 800b17e:	661a      	str	r2, [r3, #96]	; 0x60
 800b180:	687b      	ldr	r3, [r7, #4]
 800b182:	4a74      	ldr	r2, [pc, #464]	; (800b354 <_ZN15Kalman_FiltresiC1Ev+0x22c>)
 800b184:	665a      	str	r2, [r3, #100]	; 0x64
 800b186:	687b      	ldr	r3, [r7, #4]
 800b188:	4a75      	ldr	r2, [pc, #468]	; (800b360 <_ZN15Kalman_FiltresiC1Ev+0x238>)
 800b18a:	67da      	str	r2, [r3, #124]	; 0x7c
 800b18c:	687b      	ldr	r3, [r7, #4]
 800b18e:	f04f 0200 	mov.w	r2, #0
 800b192:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
 800b196:	687b      	ldr	r3, [r7, #4]
 800b198:	f04f 0200 	mov.w	r2, #0
 800b19c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
 800b1a0:	687b      	ldr	r3, [r7, #4]
 800b1a2:	4a70      	ldr	r2, [pc, #448]	; (800b364 <_ZN15Kalman_FiltresiC1Ev+0x23c>)
 800b1a4:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
 800b1a8:	687b      	ldr	r3, [r7, #4]
 800b1aa:	4a6a      	ldr	r2, [pc, #424]	; (800b354 <_ZN15Kalman_FiltresiC1Ev+0x22c>)
 800b1ac:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
 800b1b0:	687b      	ldr	r3, [r7, #4]
 800b1b2:	4a68      	ldr	r2, [pc, #416]	; (800b354 <_ZN15Kalman_FiltresiC1Ev+0x22c>)
 800b1b4:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150
 800b1b8:	687b      	ldr	r3, [r7, #4]
 800b1ba:	4a6b      	ldr	r2, [pc, #428]	; (800b368 <_ZN15Kalman_FiltresiC1Ev+0x240>)
 800b1bc:	f8c3 2154 	str.w	r2, [r3, #340]	; 0x154
 800b1c0:	687b      	ldr	r3, [r7, #4]
 800b1c2:	4a6a      	ldr	r2, [pc, #424]	; (800b36c <_ZN15Kalman_FiltresiC1Ev+0x244>)
 800b1c4:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
 800b1c8:	687b      	ldr	r3, [r7, #4]
 800b1ca:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800b1ce:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
 800b1d2:	687b      	ldr	r3, [r7, #4]
 800b1d4:	4a66      	ldr	r2, [pc, #408]	; (800b370 <_ZN15Kalman_FiltresiC1Ev+0x248>)
 800b1d6:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160
 800b1da:	687b      	ldr	r3, [r7, #4]
 800b1dc:	4a65      	ldr	r2, [pc, #404]	; (800b374 <_ZN15Kalman_FiltresiC1Ev+0x24c>)
 800b1de:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164
 800b1e2:	687b      	ldr	r3, [r7, #4]
 800b1e4:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800b1e8:	f8c3 2168 	str.w	r2, [r3, #360]	; 0x168
 800b1ec:	687b      	ldr	r3, [r7, #4]
 800b1ee:	4a62      	ldr	r2, [pc, #392]	; (800b378 <_ZN15Kalman_FiltresiC1Ev+0x250>)
 800b1f0:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
 800b1f4:	687b      	ldr	r3, [r7, #4]
 800b1f6:	22c8      	movs	r2, #200	; 0xc8
 800b1f8:	f8c3 2170 	str.w	r2, [r3, #368]	; 0x170
 800b1fc:	687b      	ldr	r3, [r7, #4]
 800b1fe:	f8d3 3170 	ldr.w	r3, [r3, #368]	; 0x170
 800b202:	4618      	mov	r0, r3
 800b204:	f7f5 fd42 	bl	8000c8c <__aeabi_i2f>
 800b208:	4603      	mov	r3, r0
 800b20a:	4619      	mov	r1, r3
 800b20c:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800b210:	f7f5 fe44 	bl	8000e9c <__aeabi_fdiv>
 800b214:	4603      	mov	r3, r0
 800b216:	4618      	mov	r0, r3
 800b218:	f7f5 f8fe 	bl	8000418 <__aeabi_f2d>
 800b21c:	4602      	mov	r2, r0
 800b21e:	460b      	mov	r3, r1
 800b220:	6879      	ldr	r1, [r7, #4]
 800b222:	e9c1 235e 	strd	r2, r3, [r1, #376]	; 0x178
 800b226:	687b      	ldr	r3, [r7, #4]
 800b228:	4a54      	ldr	r2, [pc, #336]	; (800b37c <_ZN15Kalman_FiltresiC1Ev+0x254>)
 800b22a:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
 800b22e:	687b      	ldr	r3, [r7, #4]
 800b230:	4a53      	ldr	r2, [pc, #332]	; (800b380 <_ZN15Kalman_FiltresiC1Ev+0x258>)
 800b232:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
 800b236:	687b      	ldr	r3, [r7, #4]
 800b238:	4a51      	ldr	r2, [pc, #324]	; (800b380 <_ZN15Kalman_FiltresiC1Ev+0x258>)
 800b23a:	f8c3 2220 	str.w	r2, [r3, #544]	; 0x220
 800b23e:	687b      	ldr	r3, [r7, #4]
 800b240:	4a50      	ldr	r2, [pc, #320]	; (800b384 <_ZN15Kalman_FiltresiC1Ev+0x25c>)
 800b242:	f8c3 2244 	str.w	r2, [r3, #580]	; 0x244
 800b246:	687b      	ldr	r3, [r7, #4]
 800b248:	f04f 527a 	mov.w	r2, #1048576000	; 0x3e800000
 800b24c:	f8c3 2248 	str.w	r2, [r3, #584]	; 0x248
 800b250:	687b      	ldr	r3, [r7, #4]
 800b252:	4a4d      	ldr	r2, [pc, #308]	; (800b388 <_ZN15Kalman_FiltresiC1Ev+0x260>)
 800b254:	f8c3 224c 	str.w	r2, [r3, #588]	; 0x24c
 800b258:	687b      	ldr	r3, [r7, #4]
 800b25a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800b25e:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
 800b262:	687b      	ldr	r3, [r7, #4]
 800b264:	4a49      	ldr	r2, [pc, #292]	; (800b38c <_ZN15Kalman_FiltresiC1Ev+0x264>)
 800b266:	f8c3 2254 	str.w	r2, [r3, #596]	; 0x254
 800b26a:	687b      	ldr	r3, [r7, #4]
 800b26c:	4a48      	ldr	r2, [pc, #288]	; (800b390 <_ZN15Kalman_FiltresiC1Ev+0x268>)
 800b26e:	f8c3 2258 	str.w	r2, [r3, #600]	; 0x258
 800b272:	687b      	ldr	r3, [r7, #4]
 800b274:	4a47      	ldr	r2, [pc, #284]	; (800b394 <_ZN15Kalman_FiltresiC1Ev+0x26c>)
 800b276:	f8c3 225c 	str.w	r2, [r3, #604]	; 0x25c
 800b27a:	687b      	ldr	r3, [r7, #4]
 800b27c:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800b280:	f8c3 2260 	str.w	r2, [r3, #608]	; 0x260
 800b284:	687b      	ldr	r3, [r7, #4]
 800b286:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800b28a:	f8c3 2264 	str.w	r2, [r3, #612]	; 0x264
 800b28e:	687b      	ldr	r3, [r7, #4]
 800b290:	4a41      	ldr	r2, [pc, #260]	; (800b398 <_ZN15Kalman_FiltresiC1Ev+0x270>)
 800b292:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0
 800b296:	687b      	ldr	r3, [r7, #4]
 800b298:	f04f 0200 	mov.w	r2, #0
 800b29c:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4
 800b2a0:	687b      	ldr	r3, [r7, #4]
 800b2a2:	f503 7132 	add.w	r1, r3, #712	; 0x2c8
 800b2a6:	a31e      	add	r3, pc, #120	; (adr r3, 800b320 <_ZN15Kalman_FiltresiC1Ev+0x1f8>)
 800b2a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2ac:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800b2b0:	a31b      	add	r3, pc, #108	; (adr r3, 800b320 <_ZN15Kalman_FiltresiC1Ev+0x1f8>)
 800b2b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2b6:	e9cd 2300 	strd	r2, r3, [sp]
 800b2ba:	a31b      	add	r3, pc, #108	; (adr r3, 800b328 <_ZN15Kalman_FiltresiC1Ev+0x200>)
 800b2bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2c0:	4608      	mov	r0, r1
 800b2c2:	f004 fcfb 	bl	800fcbc <_ZN3lpfC1Eddd>
 800b2c6:	687b      	ldr	r3, [r7, #4]
 800b2c8:	f503 713c 	add.w	r1, r3, #752	; 0x2f0
 800b2cc:	a318      	add	r3, pc, #96	; (adr r3, 800b330 <_ZN15Kalman_FiltresiC1Ev+0x208>)
 800b2ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2d2:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800b2d6:	a316      	add	r3, pc, #88	; (adr r3, 800b330 <_ZN15Kalman_FiltresiC1Ev+0x208>)
 800b2d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2dc:	e9cd 2300 	strd	r2, r3, [sp]
 800b2e0:	a315      	add	r3, pc, #84	; (adr r3, 800b338 <_ZN15Kalman_FiltresiC1Ev+0x210>)
 800b2e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2e6:	4608      	mov	r0, r1
 800b2e8:	f004 fce8 	bl	800fcbc <_ZN3lpfC1Eddd>
 800b2ec:	687b      	ldr	r3, [r7, #4]
 800b2ee:	f503 7146 	add.w	r1, r3, #792	; 0x318
 800b2f2:	a313      	add	r3, pc, #76	; (adr r3, 800b340 <_ZN15Kalman_FiltresiC1Ev+0x218>)
 800b2f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2f8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800b2fc:	a310      	add	r3, pc, #64	; (adr r3, 800b340 <_ZN15Kalman_FiltresiC1Ev+0x218>)
 800b2fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b302:	e9cd 2300 	strd	r2, r3, [sp]
 800b306:	a310      	add	r3, pc, #64	; (adr r3, 800b348 <_ZN15Kalman_FiltresiC1Ev+0x220>)
 800b308:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b30c:	4608      	mov	r0, r1
 800b30e:	f004 fcd5 	bl	800fcbc <_ZN3lpfC1Eddd>

}
 800b312:	687b      	ldr	r3, [r7, #4]
 800b314:	4618      	mov	r0, r3
 800b316:	3708      	adds	r7, #8
 800b318:	46bd      	mov	sp, r7
 800b31a:	bd80      	pop	{r7, pc}
 800b31c:	f3af 8000 	nop.w
 800b320:	de7ea5f8 	.word	0xde7ea5f8
 800b324:	3fb2a454 	.word	0x3fb2a454
 800b328:	ab367a10 	.word	0xab367a10
 800b32c:	3feb573e 	.word	0x3feb573e
 800b330:	fc3b4f61 	.word	0xfc3b4f61
 800b334:	3fa35935 	.word	0x3fa35935
 800b338:	4f0d844d 	.word	0x4f0d844d
 800b33c:	3fed94af 	.word	0x3fed94af
 800b340:	e5c91d15 	.word	0xe5c91d15
 800b344:	3feda43f 	.word	0x3feda43f
 800b348:	cb923a2a 	.word	0xcb923a2a
 800b34c:	bfeb487f 	.word	0xbfeb487f
 800b350:	3ca3d70a 	.word	0x3ca3d70a
 800b354:	4e6e6b28 	.word	0x4e6e6b28
 800b358:	3c23d70a 	.word	0x3c23d70a
 800b35c:	3f333333 	.word	0x3f333333
 800b360:	47c35000 	.word	0x47c35000
 800b364:	461c4000 	.word	0x461c4000
 800b368:	41200000 	.word	0x41200000
 800b36c:	4b189680 	.word	0x4b189680
 800b370:	40a00000 	.word	0x40a00000
 800b374:	42480000 	.word	0x42480000
 800b378:	42654ca3 	.word	0x42654ca3
 800b37c:	38d1b717 	.word	0x38d1b717
 800b380:	40400000 	.word	0x40400000
 800b384:	41a00000 	.word	0x41a00000
 800b388:	3cdd2f1b 	.word	0x3cdd2f1b
 800b38c:	48f42400 	.word	0x48f42400
 800b390:	3727c5ac 	.word	0x3727c5ac
 800b394:	322bcc77 	.word	0x322bcc77
 800b398:	40066666 	.word	0x40066666

0800b39c <_ZN15Kalman_Filtresi16PredictUpdatePosE8pos_axis>:
void Kalman_Filtresi::PredictUpdatePos(pos_axis axis) {
 800b39c:	b5b0      	push	{r4, r5, r7, lr}
 800b39e:	b0a8      	sub	sp, #160	; 0xa0
 800b3a0:	af00      	add	r7, sp, #0
 800b3a2:	6078      	str	r0, [r7, #4]
 800b3a4:	460b      	mov	r3, r1
 800b3a6:	70fb      	strb	r3, [r7, #3]
	float pos,vel,a,b,accm,pos_gps,vgps,S1_1,S1_2,S1_3,S1_4,S2_1,S2_2,S2_3,S2_4,S3_1,S3_2,S3_3,S3_4,S4_1, S4_2, S4_3, S4_4;
	float angle;
	float deg2rad = M_PI/180.0;
 800b3a8:	4b3b      	ldr	r3, [pc, #236]	; (800b498 <_ZN15Kalman_Filtresi16PredictUpdatePosE8pos_axis+0xfc>)
 800b3aa:	643b      	str	r3, [r7, #64]	; 0x40

	switch (axis) {
 800b3ac:	78fb      	ldrb	r3, [r7, #3]
 800b3ae:	2b00      	cmp	r3, #0
 800b3b0:	d002      	beq.n	800b3b8 <_ZN15Kalman_Filtresi16PredictUpdatePosE8pos_axis+0x1c>
 800b3b2:	2b01      	cmp	r3, #1
 800b3b4:	d072      	beq.n	800b49c <_ZN15Kalman_Filtresi16PredictUpdatePosE8pos_axis+0x100>
 800b3b6:	e0df      	b.n	800b578 <_ZN15Kalman_Filtresi16PredictUpdatePosE8pos_axis+0x1dc>
		case x_axis:
			pos = x;
 800b3b8:	687b      	ldr	r3, [r7, #4]
 800b3ba:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 800b3be:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
			a = apx;
 800b3c2:	687b      	ldr	r3, [r7, #4]
 800b3c4:	f8d3 3230 	ldr.w	r3, [r3, #560]	; 0x230
 800b3c8:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
			vel = vx;
 800b3cc:	687b      	ldr	r3, [r7, #4]
 800b3ce:	f8d3 3228 	ldr.w	r3, [r3, #552]	; 0x228
 800b3d2:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
			b = bax;
 800b3d6:	687b      	ldr	r3, [r7, #4]
 800b3d8:	f8d3 322c 	ldr.w	r3, [r3, #556]	; 0x22c
 800b3dc:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90

			angle = -pitch_ekf*deg2rad;
 800b3e0:	687b      	ldr	r3, [r7, #4]
 800b3e2:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 800b3e6:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 800b3ea:	4619      	mov	r1, r3
 800b3ec:	6c38      	ldr	r0, [r7, #64]	; 0x40
 800b3ee:	f7f5 fca1 	bl	8000d34 <__aeabi_fmul>
 800b3f2:	4603      	mov	r3, r0
 800b3f4:	63fb      	str	r3, [r7, #60]	; 0x3c

			pos_gps = xgps;
 800b3f6:	687b      	ldr	r3, [r7, #4]
 800b3f8:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800b3fc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
			vgps   = vgpsx;
 800b400:	687b      	ldr	r3, [r7, #4]
 800b402:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800b406:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
			accm		= accx;
 800b40a:	687b      	ldr	r3, [r7, #4]
 800b40c:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800b410:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c

			S1_1 = Sp1_1x;
 800b414:	687b      	ldr	r3, [r7, #4]
 800b416:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 800b41a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
			S1_2 = Sp1_2x;
 800b41e:	687b      	ldr	r3, [r7, #4]
 800b420:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800b424:	67fb      	str	r3, [r7, #124]	; 0x7c
			S1_3 = Sp1_3x;
 800b426:	687b      	ldr	r3, [r7, #4]
 800b428:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 800b42c:	67bb      	str	r3, [r7, #120]	; 0x78
			S1_4 = Sp1_4x;
 800b42e:	687b      	ldr	r3, [r7, #4]
 800b430:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800b434:	677b      	str	r3, [r7, #116]	; 0x74
			S2_1 = Sp2_1x;
 800b436:	687b      	ldr	r3, [r7, #4]
 800b438:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 800b43c:	673b      	str	r3, [r7, #112]	; 0x70
			S2_2 = Sp2_2x;
 800b43e:	687b      	ldr	r3, [r7, #4]
 800b440:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800b444:	66fb      	str	r3, [r7, #108]	; 0x6c
			S2_3 = Sp2_3x;
 800b446:	687b      	ldr	r3, [r7, #4]
 800b448:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 800b44c:	66bb      	str	r3, [r7, #104]	; 0x68
			S2_4 = Sp2_4x;
 800b44e:	687b      	ldr	r3, [r7, #4]
 800b450:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800b454:	667b      	str	r3, [r7, #100]	; 0x64
			S3_1 = Sp3_1x;
 800b456:	687b      	ldr	r3, [r7, #4]
 800b458:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800b45c:	663b      	str	r3, [r7, #96]	; 0x60
			S3_2 = Sp3_2x;
 800b45e:	687b      	ldr	r3, [r7, #4]
 800b460:	f8d3 30f8 	ldr.w	r3, [r3, #248]	; 0xf8
 800b464:	65fb      	str	r3, [r7, #92]	; 0x5c
			S3_3 = Sp3_3x;
 800b466:	687b      	ldr	r3, [r7, #4]
 800b468:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 800b46c:	65bb      	str	r3, [r7, #88]	; 0x58
			S3_4 = Sp3_4x;
 800b46e:	687b      	ldr	r3, [r7, #4]
 800b470:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 800b474:	657b      	str	r3, [r7, #84]	; 0x54
			S4_1 = Sp4_1x;
 800b476:	687b      	ldr	r3, [r7, #4]
 800b478:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 800b47c:	653b      	str	r3, [r7, #80]	; 0x50
			S4_2 = Sp4_2x;
 800b47e:	687b      	ldr	r3, [r7, #4]
 800b480:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800b484:	64fb      	str	r3, [r7, #76]	; 0x4c
			S4_3 = Sp4_3x;
 800b486:	687b      	ldr	r3, [r7, #4]
 800b488:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 800b48c:	64bb      	str	r3, [r7, #72]	; 0x48
			S4_4 = Sp4_4x;
 800b48e:	687b      	ldr	r3, [r7, #4]
 800b490:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
 800b494:	647b      	str	r3, [r7, #68]	; 0x44
			break;
 800b496:	e06f      	b.n	800b578 <_ZN15Kalman_Filtresi16PredictUpdatePosE8pos_axis+0x1dc>
 800b498:	3c8efa35 	.word	0x3c8efa35

		case y_axis:
			pos = y;
 800b49c:	687b      	ldr	r3, [r7, #4]
 800b49e:	f8d3 3234 	ldr.w	r3, [r3, #564]	; 0x234
 800b4a2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
			a = apy;
 800b4a6:	687b      	ldr	r3, [r7, #4]
 800b4a8:	f8d3 3240 	ldr.w	r3, [r3, #576]	; 0x240
 800b4ac:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
			vel = vy;
 800b4b0:	687b      	ldr	r3, [r7, #4]
 800b4b2:	f8d3 3238 	ldr.w	r3, [r3, #568]	; 0x238
 800b4b6:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
			b = bay;
 800b4ba:	687b      	ldr	r3, [r7, #4]
 800b4bc:	f8d3 323c 	ldr.w	r3, [r3, #572]	; 0x23c
 800b4c0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90

			angle = roll_ekf*deg2rad;
 800b4c4:	687b      	ldr	r3, [r7, #4]
 800b4c6:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 800b4ca:	4619      	mov	r1, r3
 800b4cc:	6c38      	ldr	r0, [r7, #64]	; 0x40
 800b4ce:	f7f5 fc31 	bl	8000d34 <__aeabi_fmul>
 800b4d2:	4603      	mov	r3, r0
 800b4d4:	63fb      	str	r3, [r7, #60]	; 0x3c

			pos_gps = ygps;
 800b4d6:	687b      	ldr	r3, [r7, #4]
 800b4d8:	f8d3 329c 	ldr.w	r3, [r3, #668]	; 0x29c
 800b4dc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
			vgps   = vgpsy;
 800b4e0:	687b      	ldr	r3, [r7, #4]
 800b4e2:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800b4e6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
			accm		= accy;
 800b4ea:	687b      	ldr	r3, [r7, #4]
 800b4ec:	f8d3 32a0 	ldr.w	r3, [r3, #672]	; 0x2a0
 800b4f0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c

			S1_1 = Sp1_1y;
 800b4f4:	687b      	ldr	r3, [r7, #4]
 800b4f6:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800b4fa:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
			S1_2 = Sp1_2y;
 800b4fe:	687b      	ldr	r3, [r7, #4]
 800b500:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
 800b504:	67fb      	str	r3, [r7, #124]	; 0x7c
			S1_3 = Sp1_3y;
 800b506:	687b      	ldr	r3, [r7, #4]
 800b508:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 800b50c:	67bb      	str	r3, [r7, #120]	; 0x78
			S1_4 = Sp1_4y;
 800b50e:	687b      	ldr	r3, [r7, #4]
 800b510:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
 800b514:	677b      	str	r3, [r7, #116]	; 0x74
			S2_1 = Sp2_1y;
 800b516:	687b      	ldr	r3, [r7, #4]
 800b518:	f8d3 3124 	ldr.w	r3, [r3, #292]	; 0x124
 800b51c:	673b      	str	r3, [r7, #112]	; 0x70
			S2_2 = Sp2_2y;
 800b51e:	687b      	ldr	r3, [r7, #4]
 800b520:	f8d3 3128 	ldr.w	r3, [r3, #296]	; 0x128
 800b524:	66fb      	str	r3, [r7, #108]	; 0x6c
			S2_3 = Sp2_3y;
 800b526:	687b      	ldr	r3, [r7, #4]
 800b528:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 800b52c:	66bb      	str	r3, [r7, #104]	; 0x68
			S2_4 = Sp2_4y;
 800b52e:	687b      	ldr	r3, [r7, #4]
 800b530:	f8d3 3130 	ldr.w	r3, [r3, #304]	; 0x130
 800b534:	667b      	str	r3, [r7, #100]	; 0x64
			S3_1 = Sp3_1y;
 800b536:	687b      	ldr	r3, [r7, #4]
 800b538:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
 800b53c:	663b      	str	r3, [r7, #96]	; 0x60
			S3_2 = Sp3_2y;
 800b53e:	687b      	ldr	r3, [r7, #4]
 800b540:	f8d3 3138 	ldr.w	r3, [r3, #312]	; 0x138
 800b544:	65fb      	str	r3, [r7, #92]	; 0x5c
			S3_3 = Sp3_3y;
 800b546:	687b      	ldr	r3, [r7, #4]
 800b548:	f8d3 313c 	ldr.w	r3, [r3, #316]	; 0x13c
 800b54c:	65bb      	str	r3, [r7, #88]	; 0x58
			S3_4 = Sp3_4y;
 800b54e:	687b      	ldr	r3, [r7, #4]
 800b550:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800b554:	657b      	str	r3, [r7, #84]	; 0x54
			S4_1 = Sp4_1y;
 800b556:	687b      	ldr	r3, [r7, #4]
 800b558:	f8d3 3144 	ldr.w	r3, [r3, #324]	; 0x144
 800b55c:	653b      	str	r3, [r7, #80]	; 0x50
			S4_2 = Sp4_2y;
 800b55e:	687b      	ldr	r3, [r7, #4]
 800b560:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 800b564:	64fb      	str	r3, [r7, #76]	; 0x4c
			S4_3 = Sp4_3y;
 800b566:	687b      	ldr	r3, [r7, #4]
 800b568:	f8d3 314c 	ldr.w	r3, [r3, #332]	; 0x14c
 800b56c:	64bb      	str	r3, [r7, #72]	; 0x48
			S4_4 = Sp4_4y;
 800b56e:	687b      	ldr	r3, [r7, #4]
 800b570:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 800b574:	647b      	str	r3, [r7, #68]	; 0x44
			break;
 800b576:	bf00      	nop

	}
	pos =(a*pos_st*pos_st)/2 + (vel)*pos_st + (pos);
 800b578:	687b      	ldr	r3, [r7, #4]
 800b57a:	691b      	ldr	r3, [r3, #16]
 800b57c:	f8d7 1094 	ldr.w	r1, [r7, #148]	; 0x94
 800b580:	4618      	mov	r0, r3
 800b582:	f7f5 fbd7 	bl	8000d34 <__aeabi_fmul>
 800b586:	4603      	mov	r3, r0
 800b588:	461a      	mov	r2, r3
 800b58a:	687b      	ldr	r3, [r7, #4]
 800b58c:	691b      	ldr	r3, [r3, #16]
 800b58e:	4619      	mov	r1, r3
 800b590:	4610      	mov	r0, r2
 800b592:	f7f5 fbcf 	bl	8000d34 <__aeabi_fmul>
 800b596:	4603      	mov	r3, r0
 800b598:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800b59c:	4618      	mov	r0, r3
 800b59e:	f7f5 fc7d 	bl	8000e9c <__aeabi_fdiv>
 800b5a2:	4603      	mov	r3, r0
 800b5a4:	461c      	mov	r4, r3
 800b5a6:	687b      	ldr	r3, [r7, #4]
 800b5a8:	691b      	ldr	r3, [r3, #16]
 800b5aa:	f8d7 1098 	ldr.w	r1, [r7, #152]	; 0x98
 800b5ae:	4618      	mov	r0, r3
 800b5b0:	f7f5 fbc0 	bl	8000d34 <__aeabi_fmul>
 800b5b4:	4603      	mov	r3, r0
 800b5b6:	4619      	mov	r1, r3
 800b5b8:	4620      	mov	r0, r4
 800b5ba:	f7f5 fab3 	bl	8000b24 <__addsf3>
 800b5be:	4603      	mov	r3, r0
 800b5c0:	4619      	mov	r1, r3
 800b5c2:	f8d7 009c 	ldr.w	r0, [r7, #156]	; 0x9c
 800b5c6:	f7f5 faad 	bl	8000b24 <__addsf3>
 800b5ca:	4603      	mov	r3, r0
 800b5cc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
	vel =                   (vel) + pos_st*a;
 800b5d0:	687b      	ldr	r3, [r7, #4]
 800b5d2:	691b      	ldr	r3, [r3, #16]
 800b5d4:	f8d7 1094 	ldr.w	r1, [r7, #148]	; 0x94
 800b5d8:	4618      	mov	r0, r3
 800b5da:	f7f5 fbab 	bl	8000d34 <__aeabi_fmul>
 800b5de:	4603      	mov	r3, r0
 800b5e0:	4619      	mov	r1, r3
 800b5e2:	f8d7 0098 	ldr.w	r0, [r7, #152]	; 0x98
 800b5e6:	f7f5 fa9d 	bl	8000b24 <__addsf3>
 800b5ea:	4603      	mov	r3, r0
 800b5ec:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
		//a = g*angle;
//	}

	//b =                                (b);

	S1_1=S1_1 + sx + S1_2*pos_st + S2_1*pos_st + (S1_3*pos_st*pos_st)/2 + S2_2*pos_st*pos_st + (S2_3*pos_st*pos_st*pos_st)/2 + (S3_1*pos_st*pos_st)/2 + (S3_2*pos_st*pos_st*pos_st)/2 + (S3_3*pos_st*pos_st*pos_st*pos_st)/4;
 800b5f0:	687b      	ldr	r3, [r7, #4]
 800b5f2:	f8d3 3258 	ldr.w	r3, [r3, #600]	; 0x258
 800b5f6:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 800b5fa:	4618      	mov	r0, r3
 800b5fc:	f7f5 fa92 	bl	8000b24 <__addsf3>
 800b600:	4603      	mov	r3, r0
 800b602:	461c      	mov	r4, r3
 800b604:	687b      	ldr	r3, [r7, #4]
 800b606:	691b      	ldr	r3, [r3, #16]
 800b608:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800b60a:	4618      	mov	r0, r3
 800b60c:	f7f5 fb92 	bl	8000d34 <__aeabi_fmul>
 800b610:	4603      	mov	r3, r0
 800b612:	4619      	mov	r1, r3
 800b614:	4620      	mov	r0, r4
 800b616:	f7f5 fa85 	bl	8000b24 <__addsf3>
 800b61a:	4603      	mov	r3, r0
 800b61c:	461c      	mov	r4, r3
 800b61e:	687b      	ldr	r3, [r7, #4]
 800b620:	691b      	ldr	r3, [r3, #16]
 800b622:	6f39      	ldr	r1, [r7, #112]	; 0x70
 800b624:	4618      	mov	r0, r3
 800b626:	f7f5 fb85 	bl	8000d34 <__aeabi_fmul>
 800b62a:	4603      	mov	r3, r0
 800b62c:	4619      	mov	r1, r3
 800b62e:	4620      	mov	r0, r4
 800b630:	f7f5 fa78 	bl	8000b24 <__addsf3>
 800b634:	4603      	mov	r3, r0
 800b636:	461c      	mov	r4, r3
 800b638:	687b      	ldr	r3, [r7, #4]
 800b63a:	691b      	ldr	r3, [r3, #16]
 800b63c:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 800b63e:	4618      	mov	r0, r3
 800b640:	f7f5 fb78 	bl	8000d34 <__aeabi_fmul>
 800b644:	4603      	mov	r3, r0
 800b646:	461a      	mov	r2, r3
 800b648:	687b      	ldr	r3, [r7, #4]
 800b64a:	691b      	ldr	r3, [r3, #16]
 800b64c:	4619      	mov	r1, r3
 800b64e:	4610      	mov	r0, r2
 800b650:	f7f5 fb70 	bl	8000d34 <__aeabi_fmul>
 800b654:	4603      	mov	r3, r0
 800b656:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800b65a:	4618      	mov	r0, r3
 800b65c:	f7f5 fc1e 	bl	8000e9c <__aeabi_fdiv>
 800b660:	4603      	mov	r3, r0
 800b662:	4619      	mov	r1, r3
 800b664:	4620      	mov	r0, r4
 800b666:	f7f5 fa5d 	bl	8000b24 <__addsf3>
 800b66a:	4603      	mov	r3, r0
 800b66c:	461c      	mov	r4, r3
 800b66e:	687b      	ldr	r3, [r7, #4]
 800b670:	691b      	ldr	r3, [r3, #16]
 800b672:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800b674:	4618      	mov	r0, r3
 800b676:	f7f5 fb5d 	bl	8000d34 <__aeabi_fmul>
 800b67a:	4603      	mov	r3, r0
 800b67c:	461a      	mov	r2, r3
 800b67e:	687b      	ldr	r3, [r7, #4]
 800b680:	691b      	ldr	r3, [r3, #16]
 800b682:	4619      	mov	r1, r3
 800b684:	4610      	mov	r0, r2
 800b686:	f7f5 fb55 	bl	8000d34 <__aeabi_fmul>
 800b68a:	4603      	mov	r3, r0
 800b68c:	4619      	mov	r1, r3
 800b68e:	4620      	mov	r0, r4
 800b690:	f7f5 fa48 	bl	8000b24 <__addsf3>
 800b694:	4603      	mov	r3, r0
 800b696:	461c      	mov	r4, r3
 800b698:	687b      	ldr	r3, [r7, #4]
 800b69a:	691b      	ldr	r3, [r3, #16]
 800b69c:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800b69e:	4618      	mov	r0, r3
 800b6a0:	f7f5 fb48 	bl	8000d34 <__aeabi_fmul>
 800b6a4:	4603      	mov	r3, r0
 800b6a6:	461a      	mov	r2, r3
 800b6a8:	687b      	ldr	r3, [r7, #4]
 800b6aa:	691b      	ldr	r3, [r3, #16]
 800b6ac:	4619      	mov	r1, r3
 800b6ae:	4610      	mov	r0, r2
 800b6b0:	f7f5 fb40 	bl	8000d34 <__aeabi_fmul>
 800b6b4:	4603      	mov	r3, r0
 800b6b6:	461a      	mov	r2, r3
 800b6b8:	687b      	ldr	r3, [r7, #4]
 800b6ba:	691b      	ldr	r3, [r3, #16]
 800b6bc:	4619      	mov	r1, r3
 800b6be:	4610      	mov	r0, r2
 800b6c0:	f7f5 fb38 	bl	8000d34 <__aeabi_fmul>
 800b6c4:	4603      	mov	r3, r0
 800b6c6:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800b6ca:	4618      	mov	r0, r3
 800b6cc:	f7f5 fbe6 	bl	8000e9c <__aeabi_fdiv>
 800b6d0:	4603      	mov	r3, r0
 800b6d2:	4619      	mov	r1, r3
 800b6d4:	4620      	mov	r0, r4
 800b6d6:	f7f5 fa25 	bl	8000b24 <__addsf3>
 800b6da:	4603      	mov	r3, r0
 800b6dc:	461c      	mov	r4, r3
 800b6de:	687b      	ldr	r3, [r7, #4]
 800b6e0:	691b      	ldr	r3, [r3, #16]
 800b6e2:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800b6e4:	4618      	mov	r0, r3
 800b6e6:	f7f5 fb25 	bl	8000d34 <__aeabi_fmul>
 800b6ea:	4603      	mov	r3, r0
 800b6ec:	461a      	mov	r2, r3
 800b6ee:	687b      	ldr	r3, [r7, #4]
 800b6f0:	691b      	ldr	r3, [r3, #16]
 800b6f2:	4619      	mov	r1, r3
 800b6f4:	4610      	mov	r0, r2
 800b6f6:	f7f5 fb1d 	bl	8000d34 <__aeabi_fmul>
 800b6fa:	4603      	mov	r3, r0
 800b6fc:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800b700:	4618      	mov	r0, r3
 800b702:	f7f5 fbcb 	bl	8000e9c <__aeabi_fdiv>
 800b706:	4603      	mov	r3, r0
 800b708:	4619      	mov	r1, r3
 800b70a:	4620      	mov	r0, r4
 800b70c:	f7f5 fa0a 	bl	8000b24 <__addsf3>
 800b710:	4603      	mov	r3, r0
 800b712:	461c      	mov	r4, r3
 800b714:	687b      	ldr	r3, [r7, #4]
 800b716:	691b      	ldr	r3, [r3, #16]
 800b718:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800b71a:	4618      	mov	r0, r3
 800b71c:	f7f5 fb0a 	bl	8000d34 <__aeabi_fmul>
 800b720:	4603      	mov	r3, r0
 800b722:	461a      	mov	r2, r3
 800b724:	687b      	ldr	r3, [r7, #4]
 800b726:	691b      	ldr	r3, [r3, #16]
 800b728:	4619      	mov	r1, r3
 800b72a:	4610      	mov	r0, r2
 800b72c:	f7f5 fb02 	bl	8000d34 <__aeabi_fmul>
 800b730:	4603      	mov	r3, r0
 800b732:	461a      	mov	r2, r3
 800b734:	687b      	ldr	r3, [r7, #4]
 800b736:	691b      	ldr	r3, [r3, #16]
 800b738:	4619      	mov	r1, r3
 800b73a:	4610      	mov	r0, r2
 800b73c:	f7f5 fafa 	bl	8000d34 <__aeabi_fmul>
 800b740:	4603      	mov	r3, r0
 800b742:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800b746:	4618      	mov	r0, r3
 800b748:	f7f5 fba8 	bl	8000e9c <__aeabi_fdiv>
 800b74c:	4603      	mov	r3, r0
 800b74e:	4619      	mov	r1, r3
 800b750:	4620      	mov	r0, r4
 800b752:	f7f5 f9e7 	bl	8000b24 <__addsf3>
 800b756:	4603      	mov	r3, r0
 800b758:	461c      	mov	r4, r3
 800b75a:	687b      	ldr	r3, [r7, #4]
 800b75c:	691b      	ldr	r3, [r3, #16]
 800b75e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800b760:	4618      	mov	r0, r3
 800b762:	f7f5 fae7 	bl	8000d34 <__aeabi_fmul>
 800b766:	4603      	mov	r3, r0
 800b768:	461a      	mov	r2, r3
 800b76a:	687b      	ldr	r3, [r7, #4]
 800b76c:	691b      	ldr	r3, [r3, #16]
 800b76e:	4619      	mov	r1, r3
 800b770:	4610      	mov	r0, r2
 800b772:	f7f5 fadf 	bl	8000d34 <__aeabi_fmul>
 800b776:	4603      	mov	r3, r0
 800b778:	461a      	mov	r2, r3
 800b77a:	687b      	ldr	r3, [r7, #4]
 800b77c:	691b      	ldr	r3, [r3, #16]
 800b77e:	4619      	mov	r1, r3
 800b780:	4610      	mov	r0, r2
 800b782:	f7f5 fad7 	bl	8000d34 <__aeabi_fmul>
 800b786:	4603      	mov	r3, r0
 800b788:	461a      	mov	r2, r3
 800b78a:	687b      	ldr	r3, [r7, #4]
 800b78c:	691b      	ldr	r3, [r3, #16]
 800b78e:	4619      	mov	r1, r3
 800b790:	4610      	mov	r0, r2
 800b792:	f7f5 facf 	bl	8000d34 <__aeabi_fmul>
 800b796:	4603      	mov	r3, r0
 800b798:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 800b79c:	4618      	mov	r0, r3
 800b79e:	f7f5 fb7d 	bl	8000e9c <__aeabi_fdiv>
 800b7a2:	4603      	mov	r3, r0
 800b7a4:	4619      	mov	r1, r3
 800b7a6:	4620      	mov	r0, r4
 800b7a8:	f7f5 f9bc 	bl	8000b24 <__addsf3>
 800b7ac:	4603      	mov	r3, r0
 800b7ae:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
	S1_2=S1_2 + S1_3*pos_st + S2_2*pos_st + S2_3*pos_st*pos_st + (S3_2*pos_st*pos_st)/2 + (S3_3*pos_st*pos_st*pos_st)/2;
 800b7b2:	687b      	ldr	r3, [r7, #4]
 800b7b4:	691b      	ldr	r3, [r3, #16]
 800b7b6:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 800b7b8:	4618      	mov	r0, r3
 800b7ba:	f7f5 fabb 	bl	8000d34 <__aeabi_fmul>
 800b7be:	4603      	mov	r3, r0
 800b7c0:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800b7c2:	4618      	mov	r0, r3
 800b7c4:	f7f5 f9ae 	bl	8000b24 <__addsf3>
 800b7c8:	4603      	mov	r3, r0
 800b7ca:	461c      	mov	r4, r3
 800b7cc:	687b      	ldr	r3, [r7, #4]
 800b7ce:	691b      	ldr	r3, [r3, #16]
 800b7d0:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800b7d2:	4618      	mov	r0, r3
 800b7d4:	f7f5 faae 	bl	8000d34 <__aeabi_fmul>
 800b7d8:	4603      	mov	r3, r0
 800b7da:	4619      	mov	r1, r3
 800b7dc:	4620      	mov	r0, r4
 800b7de:	f7f5 f9a1 	bl	8000b24 <__addsf3>
 800b7e2:	4603      	mov	r3, r0
 800b7e4:	461c      	mov	r4, r3
 800b7e6:	687b      	ldr	r3, [r7, #4]
 800b7e8:	691b      	ldr	r3, [r3, #16]
 800b7ea:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800b7ec:	4618      	mov	r0, r3
 800b7ee:	f7f5 faa1 	bl	8000d34 <__aeabi_fmul>
 800b7f2:	4603      	mov	r3, r0
 800b7f4:	461a      	mov	r2, r3
 800b7f6:	687b      	ldr	r3, [r7, #4]
 800b7f8:	691b      	ldr	r3, [r3, #16]
 800b7fa:	4619      	mov	r1, r3
 800b7fc:	4610      	mov	r0, r2
 800b7fe:	f7f5 fa99 	bl	8000d34 <__aeabi_fmul>
 800b802:	4603      	mov	r3, r0
 800b804:	4619      	mov	r1, r3
 800b806:	4620      	mov	r0, r4
 800b808:	f7f5 f98c 	bl	8000b24 <__addsf3>
 800b80c:	4603      	mov	r3, r0
 800b80e:	461c      	mov	r4, r3
 800b810:	687b      	ldr	r3, [r7, #4]
 800b812:	691b      	ldr	r3, [r3, #16]
 800b814:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800b816:	4618      	mov	r0, r3
 800b818:	f7f5 fa8c 	bl	8000d34 <__aeabi_fmul>
 800b81c:	4603      	mov	r3, r0
 800b81e:	461a      	mov	r2, r3
 800b820:	687b      	ldr	r3, [r7, #4]
 800b822:	691b      	ldr	r3, [r3, #16]
 800b824:	4619      	mov	r1, r3
 800b826:	4610      	mov	r0, r2
 800b828:	f7f5 fa84 	bl	8000d34 <__aeabi_fmul>
 800b82c:	4603      	mov	r3, r0
 800b82e:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800b832:	4618      	mov	r0, r3
 800b834:	f7f5 fb32 	bl	8000e9c <__aeabi_fdiv>
 800b838:	4603      	mov	r3, r0
 800b83a:	4619      	mov	r1, r3
 800b83c:	4620      	mov	r0, r4
 800b83e:	f7f5 f971 	bl	8000b24 <__addsf3>
 800b842:	4603      	mov	r3, r0
 800b844:	461c      	mov	r4, r3
 800b846:	687b      	ldr	r3, [r7, #4]
 800b848:	691b      	ldr	r3, [r3, #16]
 800b84a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800b84c:	4618      	mov	r0, r3
 800b84e:	f7f5 fa71 	bl	8000d34 <__aeabi_fmul>
 800b852:	4603      	mov	r3, r0
 800b854:	461a      	mov	r2, r3
 800b856:	687b      	ldr	r3, [r7, #4]
 800b858:	691b      	ldr	r3, [r3, #16]
 800b85a:	4619      	mov	r1, r3
 800b85c:	4610      	mov	r0, r2
 800b85e:	f7f5 fa69 	bl	8000d34 <__aeabi_fmul>
 800b862:	4603      	mov	r3, r0
 800b864:	461a      	mov	r2, r3
 800b866:	687b      	ldr	r3, [r7, #4]
 800b868:	691b      	ldr	r3, [r3, #16]
 800b86a:	4619      	mov	r1, r3
 800b86c:	4610      	mov	r0, r2
 800b86e:	f7f5 fa61 	bl	8000d34 <__aeabi_fmul>
 800b872:	4603      	mov	r3, r0
 800b874:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800b878:	4618      	mov	r0, r3
 800b87a:	f7f5 fb0f 	bl	8000e9c <__aeabi_fdiv>
 800b87e:	4603      	mov	r3, r0
 800b880:	4619      	mov	r1, r3
 800b882:	4620      	mov	r0, r4
 800b884:	f7f5 f94e 	bl	8000b24 <__addsf3>
 800b888:	4603      	mov	r3, r0
 800b88a:	67fb      	str	r3, [r7, #124]	; 0x7c
	S1_3=0;
 800b88c:	f04f 0300 	mov.w	r3, #0
 800b890:	67bb      	str	r3, [r7, #120]	; 0x78
	S1_4=S1_4 + S2_4*pos_st + (S3_4*pos_st*pos_st)/2;
 800b892:	687b      	ldr	r3, [r7, #4]
 800b894:	691b      	ldr	r3, [r3, #16]
 800b896:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800b898:	4618      	mov	r0, r3
 800b89a:	f7f5 fa4b 	bl	8000d34 <__aeabi_fmul>
 800b89e:	4603      	mov	r3, r0
 800b8a0:	6f79      	ldr	r1, [r7, #116]	; 0x74
 800b8a2:	4618      	mov	r0, r3
 800b8a4:	f7f5 f93e 	bl	8000b24 <__addsf3>
 800b8a8:	4603      	mov	r3, r0
 800b8aa:	461c      	mov	r4, r3
 800b8ac:	687b      	ldr	r3, [r7, #4]
 800b8ae:	691b      	ldr	r3, [r3, #16]
 800b8b0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800b8b2:	4618      	mov	r0, r3
 800b8b4:	f7f5 fa3e 	bl	8000d34 <__aeabi_fmul>
 800b8b8:	4603      	mov	r3, r0
 800b8ba:	461a      	mov	r2, r3
 800b8bc:	687b      	ldr	r3, [r7, #4]
 800b8be:	691b      	ldr	r3, [r3, #16]
 800b8c0:	4619      	mov	r1, r3
 800b8c2:	4610      	mov	r0, r2
 800b8c4:	f7f5 fa36 	bl	8000d34 <__aeabi_fmul>
 800b8c8:	4603      	mov	r3, r0
 800b8ca:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800b8ce:	4618      	mov	r0, r3
 800b8d0:	f7f5 fae4 	bl	8000e9c <__aeabi_fdiv>
 800b8d4:	4603      	mov	r3, r0
 800b8d6:	4619      	mov	r1, r3
 800b8d8:	4620      	mov	r0, r4
 800b8da:	f7f5 f923 	bl	8000b24 <__addsf3>
 800b8de:	4603      	mov	r3, r0
 800b8e0:	677b      	str	r3, [r7, #116]	; 0x74
	S2_1=S2_1 + (pos_st*pos_st*(S2_3 + S3_3*pos_st))/2 + S3_1*pos_st + pos_st*(S2_2 + S3_2*pos_st);
 800b8e2:	687b      	ldr	r3, [r7, #4]
 800b8e4:	691a      	ldr	r2, [r3, #16]
 800b8e6:	687b      	ldr	r3, [r7, #4]
 800b8e8:	691b      	ldr	r3, [r3, #16]
 800b8ea:	4619      	mov	r1, r3
 800b8ec:	4610      	mov	r0, r2
 800b8ee:	f7f5 fa21 	bl	8000d34 <__aeabi_fmul>
 800b8f2:	4603      	mov	r3, r0
 800b8f4:	461c      	mov	r4, r3
 800b8f6:	687b      	ldr	r3, [r7, #4]
 800b8f8:	691b      	ldr	r3, [r3, #16]
 800b8fa:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800b8fc:	4618      	mov	r0, r3
 800b8fe:	f7f5 fa19 	bl	8000d34 <__aeabi_fmul>
 800b902:	4603      	mov	r3, r0
 800b904:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800b906:	4618      	mov	r0, r3
 800b908:	f7f5 f90c 	bl	8000b24 <__addsf3>
 800b90c:	4603      	mov	r3, r0
 800b90e:	4619      	mov	r1, r3
 800b910:	4620      	mov	r0, r4
 800b912:	f7f5 fa0f 	bl	8000d34 <__aeabi_fmul>
 800b916:	4603      	mov	r3, r0
 800b918:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800b91c:	4618      	mov	r0, r3
 800b91e:	f7f5 fabd 	bl	8000e9c <__aeabi_fdiv>
 800b922:	4603      	mov	r3, r0
 800b924:	6f39      	ldr	r1, [r7, #112]	; 0x70
 800b926:	4618      	mov	r0, r3
 800b928:	f7f5 f8fc 	bl	8000b24 <__addsf3>
 800b92c:	4603      	mov	r3, r0
 800b92e:	461c      	mov	r4, r3
 800b930:	687b      	ldr	r3, [r7, #4]
 800b932:	691b      	ldr	r3, [r3, #16]
 800b934:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800b936:	4618      	mov	r0, r3
 800b938:	f7f5 f9fc 	bl	8000d34 <__aeabi_fmul>
 800b93c:	4603      	mov	r3, r0
 800b93e:	4619      	mov	r1, r3
 800b940:	4620      	mov	r0, r4
 800b942:	f7f5 f8ef 	bl	8000b24 <__addsf3>
 800b946:	4603      	mov	r3, r0
 800b948:	461d      	mov	r5, r3
 800b94a:	687b      	ldr	r3, [r7, #4]
 800b94c:	691c      	ldr	r4, [r3, #16]
 800b94e:	687b      	ldr	r3, [r7, #4]
 800b950:	691b      	ldr	r3, [r3, #16]
 800b952:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800b954:	4618      	mov	r0, r3
 800b956:	f7f5 f9ed 	bl	8000d34 <__aeabi_fmul>
 800b95a:	4603      	mov	r3, r0
 800b95c:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800b95e:	4618      	mov	r0, r3
 800b960:	f7f5 f8e0 	bl	8000b24 <__addsf3>
 800b964:	4603      	mov	r3, r0
 800b966:	4619      	mov	r1, r3
 800b968:	4620      	mov	r0, r4
 800b96a:	f7f5 f9e3 	bl	8000d34 <__aeabi_fmul>
 800b96e:	4603      	mov	r3, r0
 800b970:	4619      	mov	r1, r3
 800b972:	4628      	mov	r0, r5
 800b974:	f7f5 f8d6 	bl	8000b24 <__addsf3>
 800b978:	4603      	mov	r3, r0
 800b97a:	673b      	str	r3, [r7, #112]	; 0x70
	S2_2=S2_2 + sv + S3_2*pos_st + pos_st*(S2_3 + S3_3*pos_st);
 800b97c:	687b      	ldr	r3, [r7, #4]
 800b97e:	f8d3 3254 	ldr.w	r3, [r3, #596]	; 0x254
 800b982:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800b984:	4618      	mov	r0, r3
 800b986:	f7f5 f8cd 	bl	8000b24 <__addsf3>
 800b98a:	4603      	mov	r3, r0
 800b98c:	461c      	mov	r4, r3
 800b98e:	687b      	ldr	r3, [r7, #4]
 800b990:	691b      	ldr	r3, [r3, #16]
 800b992:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800b994:	4618      	mov	r0, r3
 800b996:	f7f5 f9cd 	bl	8000d34 <__aeabi_fmul>
 800b99a:	4603      	mov	r3, r0
 800b99c:	4619      	mov	r1, r3
 800b99e:	4620      	mov	r0, r4
 800b9a0:	f7f5 f8c0 	bl	8000b24 <__addsf3>
 800b9a4:	4603      	mov	r3, r0
 800b9a6:	461d      	mov	r5, r3
 800b9a8:	687b      	ldr	r3, [r7, #4]
 800b9aa:	691c      	ldr	r4, [r3, #16]
 800b9ac:	687b      	ldr	r3, [r7, #4]
 800b9ae:	691b      	ldr	r3, [r3, #16]
 800b9b0:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800b9b2:	4618      	mov	r0, r3
 800b9b4:	f7f5 f9be 	bl	8000d34 <__aeabi_fmul>
 800b9b8:	4603      	mov	r3, r0
 800b9ba:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800b9bc:	4618      	mov	r0, r3
 800b9be:	f7f5 f8b1 	bl	8000b24 <__addsf3>
 800b9c2:	4603      	mov	r3, r0
 800b9c4:	4619      	mov	r1, r3
 800b9c6:	4620      	mov	r0, r4
 800b9c8:	f7f5 f9b4 	bl	8000d34 <__aeabi_fmul>
 800b9cc:	4603      	mov	r3, r0
 800b9ce:	4619      	mov	r1, r3
 800b9d0:	4628      	mov	r0, r5
 800b9d2:	f7f5 f8a7 	bl	8000b24 <__addsf3>
 800b9d6:	4603      	mov	r3, r0
 800b9d8:	66fb      	str	r3, [r7, #108]	; 0x6c
	S2_3=0;
 800b9da:	f04f 0300 	mov.w	r3, #0
 800b9de:	66bb      	str	r3, [r7, #104]	; 0x68
	S2_4=S2_4 + S3_4*pos_st;
 800b9e0:	687b      	ldr	r3, [r7, #4]
 800b9e2:	691b      	ldr	r3, [r3, #16]
 800b9e4:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800b9e6:	4618      	mov	r0, r3
 800b9e8:	f7f5 f9a4 	bl	8000d34 <__aeabi_fmul>
 800b9ec:	4603      	mov	r3, r0
 800b9ee:	4619      	mov	r1, r3
 800b9f0:	6e78      	ldr	r0, [r7, #100]	; 0x64
 800b9f2:	f7f5 f897 	bl	8000b24 <__addsf3>
 800b9f6:	4603      	mov	r3, r0
 800b9f8:	667b      	str	r3, [r7, #100]	; 0x64
	S3_1=0;
 800b9fa:	f04f 0300 	mov.w	r3, #0
 800b9fe:	663b      	str	r3, [r7, #96]	; 0x60
	S3_2=0;
 800ba00:	f04f 0300 	mov.w	r3, #0
 800ba04:	65fb      	str	r3, [r7, #92]	; 0x5c
	S3_3=sa;
 800ba06:	687b      	ldr	r3, [r7, #4]
 800ba08:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ba0a:	65bb      	str	r3, [r7, #88]	; 0x58
	S3_4=0;
 800ba0c:	f04f 0300 	mov.w	r3, #0
 800ba10:	657b      	str	r3, [r7, #84]	; 0x54
	S4_1=S4_1 + S4_2*pos_st + (S4_3*pos_st*pos_st)/2;
 800ba12:	687b      	ldr	r3, [r7, #4]
 800ba14:	691b      	ldr	r3, [r3, #16]
 800ba16:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800ba18:	4618      	mov	r0, r3
 800ba1a:	f7f5 f98b 	bl	8000d34 <__aeabi_fmul>
 800ba1e:	4603      	mov	r3, r0
 800ba20:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800ba22:	4618      	mov	r0, r3
 800ba24:	f7f5 f87e 	bl	8000b24 <__addsf3>
 800ba28:	4603      	mov	r3, r0
 800ba2a:	461c      	mov	r4, r3
 800ba2c:	687b      	ldr	r3, [r7, #4]
 800ba2e:	691b      	ldr	r3, [r3, #16]
 800ba30:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800ba32:	4618      	mov	r0, r3
 800ba34:	f7f5 f97e 	bl	8000d34 <__aeabi_fmul>
 800ba38:	4603      	mov	r3, r0
 800ba3a:	461a      	mov	r2, r3
 800ba3c:	687b      	ldr	r3, [r7, #4]
 800ba3e:	691b      	ldr	r3, [r3, #16]
 800ba40:	4619      	mov	r1, r3
 800ba42:	4610      	mov	r0, r2
 800ba44:	f7f5 f976 	bl	8000d34 <__aeabi_fmul>
 800ba48:	4603      	mov	r3, r0
 800ba4a:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800ba4e:	4618      	mov	r0, r3
 800ba50:	f7f5 fa24 	bl	8000e9c <__aeabi_fdiv>
 800ba54:	4603      	mov	r3, r0
 800ba56:	4619      	mov	r1, r3
 800ba58:	4620      	mov	r0, r4
 800ba5a:	f7f5 f863 	bl	8000b24 <__addsf3>
 800ba5e:	4603      	mov	r3, r0
 800ba60:	653b      	str	r3, [r7, #80]	; 0x50
	S4_2=S4_2 + S4_3*pos_st;
 800ba62:	687b      	ldr	r3, [r7, #4]
 800ba64:	691b      	ldr	r3, [r3, #16]
 800ba66:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800ba68:	4618      	mov	r0, r3
 800ba6a:	f7f5 f963 	bl	8000d34 <__aeabi_fmul>
 800ba6e:	4603      	mov	r3, r0
 800ba70:	4619      	mov	r1, r3
 800ba72:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 800ba74:	f7f5 f856 	bl	8000b24 <__addsf3>
 800ba78:	4603      	mov	r3, r0
 800ba7a:	64fb      	str	r3, [r7, #76]	; 0x4c
	S4_3=0;
 800ba7c:	f04f 0300 	mov.w	r3, #0
 800ba80:	64bb      	str	r3, [r7, #72]	; 0x48
	S4_4=S4_4 + sb;
 800ba82:	687b      	ldr	r3, [r7, #4]
 800ba84:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 800ba88:	4619      	mov	r1, r3
 800ba8a:	6c78      	ldr	r0, [r7, #68]	; 0x44
 800ba8c:	f7f5 f84a 	bl	8000b24 <__addsf3>
 800ba90:	4603      	mov	r3, r0
 800ba92:	647b      	str	r3, [r7, #68]	; 0x44

	float A = (Qap*Qgps*Qgps_v + Qap*Qgps*S2_2 + Qap*Qgps_v*S1_1 + Qgps*Qgps_v*S3_3 + Qgps*Qgps_v*S3_4 + Qgps*Qgps_v*S4_3 + Qgps*Qgps_v*S4_4 + Qap*S1_1*S2_2 - Qap*S1_2*S2_1 + Qgps*S2_2*S3_3 - Qgps*S2_3*S3_2 + Qgps*S2_2*S3_4 - Qgps*S2_4*S3_2 + Qgps*S2_2*S4_3 - Qgps*S2_3*S4_2 + Qgps*S2_2*S4_4 - Qgps*S2_4*S4_2 + Qgps_v*S1_1*S3_3 - Qgps_v*S1_3*S3_1 + Qgps_v*S1_1*S3_4 - Qgps_v*S1_4*S3_1 + Qgps_v*S1_1*S4_3 - Qgps_v*S1_3*S4_1 + Qgps_v*S1_1*S4_4 - Qgps_v*S1_4*S4_1 + S1_1*S2_2*S3_3 - S1_1*S2_3*S3_2 - S1_2*S2_1*S3_3 + S1_2*S2_3*S3_1 + S1_3*S2_1*S3_2 - S1_3*S2_2*S3_1 + S1_1*S2_2*S3_4 - S1_1*S2_4*S3_2 - S1_2*S2_1*S3_4 + S1_2*S2_4*S3_1 + S1_4*S2_1*S3_2 - S1_4*S2_2*S3_1 + S1_1*S2_2*S4_3 - S1_1*S2_3*S4_2 - S1_2*S2_1*S4_3 + S1_2*S2_3*S4_1 + S1_3*S2_1*S4_2 - S1_3*S2_2*S4_1 + S1_1*S2_2*S4_4 - S1_1*S2_4*S4_2 - S1_2*S2_1*S4_4 + S1_2*S2_4*S4_1 + S1_4*S2_1*S4_2 - S1_4*S2_2*S4_1);
 800ba94:	687b      	ldr	r3, [r7, #4]
 800ba96:	f8d3 2244 	ldr.w	r2, [r3, #580]	; 0x244
 800ba9a:	687b      	ldr	r3, [r7, #4]
 800ba9c:	f8d3 3250 	ldr.w	r3, [r3, #592]	; 0x250
 800baa0:	4619      	mov	r1, r3
 800baa2:	4610      	mov	r0, r2
 800baa4:	f7f5 f946 	bl	8000d34 <__aeabi_fmul>
 800baa8:	4603      	mov	r3, r0
 800baaa:	461a      	mov	r2, r3
 800baac:	687b      	ldr	r3, [r7, #4]
 800baae:	68db      	ldr	r3, [r3, #12]
 800bab0:	4619      	mov	r1, r3
 800bab2:	4610      	mov	r0, r2
 800bab4:	f7f5 f93e 	bl	8000d34 <__aeabi_fmul>
 800bab8:	4603      	mov	r3, r0
 800baba:	461c      	mov	r4, r3
 800babc:	687b      	ldr	r3, [r7, #4]
 800babe:	f8d3 2244 	ldr.w	r2, [r3, #580]	; 0x244
 800bac2:	687b      	ldr	r3, [r7, #4]
 800bac4:	f8d3 3250 	ldr.w	r3, [r3, #592]	; 0x250
 800bac8:	4619      	mov	r1, r3
 800baca:	4610      	mov	r0, r2
 800bacc:	f7f5 f932 	bl	8000d34 <__aeabi_fmul>
 800bad0:	4603      	mov	r3, r0
 800bad2:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800bad4:	4618      	mov	r0, r3
 800bad6:	f7f5 f92d 	bl	8000d34 <__aeabi_fmul>
 800bada:	4603      	mov	r3, r0
 800badc:	4619      	mov	r1, r3
 800bade:	4620      	mov	r0, r4
 800bae0:	f7f5 f820 	bl	8000b24 <__addsf3>
 800bae4:	4603      	mov	r3, r0
 800bae6:	461c      	mov	r4, r3
 800bae8:	687b      	ldr	r3, [r7, #4]
 800baea:	f8d3 2244 	ldr.w	r2, [r3, #580]	; 0x244
 800baee:	687b      	ldr	r3, [r7, #4]
 800baf0:	68db      	ldr	r3, [r3, #12]
 800baf2:	4619      	mov	r1, r3
 800baf4:	4610      	mov	r0, r2
 800baf6:	f7f5 f91d 	bl	8000d34 <__aeabi_fmul>
 800bafa:	4603      	mov	r3, r0
 800bafc:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 800bb00:	4618      	mov	r0, r3
 800bb02:	f7f5 f917 	bl	8000d34 <__aeabi_fmul>
 800bb06:	4603      	mov	r3, r0
 800bb08:	4619      	mov	r1, r3
 800bb0a:	4620      	mov	r0, r4
 800bb0c:	f7f5 f80a 	bl	8000b24 <__addsf3>
 800bb10:	4603      	mov	r3, r0
 800bb12:	461c      	mov	r4, r3
 800bb14:	687b      	ldr	r3, [r7, #4]
 800bb16:	f8d3 2250 	ldr.w	r2, [r3, #592]	; 0x250
 800bb1a:	687b      	ldr	r3, [r7, #4]
 800bb1c:	68db      	ldr	r3, [r3, #12]
 800bb1e:	4619      	mov	r1, r3
 800bb20:	4610      	mov	r0, r2
 800bb22:	f7f5 f907 	bl	8000d34 <__aeabi_fmul>
 800bb26:	4603      	mov	r3, r0
 800bb28:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800bb2a:	4618      	mov	r0, r3
 800bb2c:	f7f5 f902 	bl	8000d34 <__aeabi_fmul>
 800bb30:	4603      	mov	r3, r0
 800bb32:	4619      	mov	r1, r3
 800bb34:	4620      	mov	r0, r4
 800bb36:	f7f4 fff5 	bl	8000b24 <__addsf3>
 800bb3a:	4603      	mov	r3, r0
 800bb3c:	461c      	mov	r4, r3
 800bb3e:	687b      	ldr	r3, [r7, #4]
 800bb40:	f8d3 2250 	ldr.w	r2, [r3, #592]	; 0x250
 800bb44:	687b      	ldr	r3, [r7, #4]
 800bb46:	68db      	ldr	r3, [r3, #12]
 800bb48:	4619      	mov	r1, r3
 800bb4a:	4610      	mov	r0, r2
 800bb4c:	f7f5 f8f2 	bl	8000d34 <__aeabi_fmul>
 800bb50:	4603      	mov	r3, r0
 800bb52:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800bb54:	4618      	mov	r0, r3
 800bb56:	f7f5 f8ed 	bl	8000d34 <__aeabi_fmul>
 800bb5a:	4603      	mov	r3, r0
 800bb5c:	4619      	mov	r1, r3
 800bb5e:	4620      	mov	r0, r4
 800bb60:	f7f4 ffe0 	bl	8000b24 <__addsf3>
 800bb64:	4603      	mov	r3, r0
 800bb66:	461c      	mov	r4, r3
 800bb68:	687b      	ldr	r3, [r7, #4]
 800bb6a:	f8d3 2250 	ldr.w	r2, [r3, #592]	; 0x250
 800bb6e:	687b      	ldr	r3, [r7, #4]
 800bb70:	68db      	ldr	r3, [r3, #12]
 800bb72:	4619      	mov	r1, r3
 800bb74:	4610      	mov	r0, r2
 800bb76:	f7f5 f8dd 	bl	8000d34 <__aeabi_fmul>
 800bb7a:	4603      	mov	r3, r0
 800bb7c:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800bb7e:	4618      	mov	r0, r3
 800bb80:	f7f5 f8d8 	bl	8000d34 <__aeabi_fmul>
 800bb84:	4603      	mov	r3, r0
 800bb86:	4619      	mov	r1, r3
 800bb88:	4620      	mov	r0, r4
 800bb8a:	f7f4 ffcb 	bl	8000b24 <__addsf3>
 800bb8e:	4603      	mov	r3, r0
 800bb90:	461c      	mov	r4, r3
 800bb92:	687b      	ldr	r3, [r7, #4]
 800bb94:	f8d3 2250 	ldr.w	r2, [r3, #592]	; 0x250
 800bb98:	687b      	ldr	r3, [r7, #4]
 800bb9a:	68db      	ldr	r3, [r3, #12]
 800bb9c:	4619      	mov	r1, r3
 800bb9e:	4610      	mov	r0, r2
 800bba0:	f7f5 f8c8 	bl	8000d34 <__aeabi_fmul>
 800bba4:	4603      	mov	r3, r0
 800bba6:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800bba8:	4618      	mov	r0, r3
 800bbaa:	f7f5 f8c3 	bl	8000d34 <__aeabi_fmul>
 800bbae:	4603      	mov	r3, r0
 800bbb0:	4619      	mov	r1, r3
 800bbb2:	4620      	mov	r0, r4
 800bbb4:	f7f4 ffb6 	bl	8000b24 <__addsf3>
 800bbb8:	4603      	mov	r3, r0
 800bbba:	461c      	mov	r4, r3
 800bbbc:	687b      	ldr	r3, [r7, #4]
 800bbbe:	f8d3 3244 	ldr.w	r3, [r3, #580]	; 0x244
 800bbc2:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 800bbc6:	4618      	mov	r0, r3
 800bbc8:	f7f5 f8b4 	bl	8000d34 <__aeabi_fmul>
 800bbcc:	4603      	mov	r3, r0
 800bbce:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800bbd0:	4618      	mov	r0, r3
 800bbd2:	f7f5 f8af 	bl	8000d34 <__aeabi_fmul>
 800bbd6:	4603      	mov	r3, r0
 800bbd8:	4619      	mov	r1, r3
 800bbda:	4620      	mov	r0, r4
 800bbdc:	f7f4 ffa2 	bl	8000b24 <__addsf3>
 800bbe0:	4603      	mov	r3, r0
 800bbe2:	461c      	mov	r4, r3
 800bbe4:	687b      	ldr	r3, [r7, #4]
 800bbe6:	f8d3 3244 	ldr.w	r3, [r3, #580]	; 0x244
 800bbea:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800bbec:	4618      	mov	r0, r3
 800bbee:	f7f5 f8a1 	bl	8000d34 <__aeabi_fmul>
 800bbf2:	4603      	mov	r3, r0
 800bbf4:	6f39      	ldr	r1, [r7, #112]	; 0x70
 800bbf6:	4618      	mov	r0, r3
 800bbf8:	f7f5 f89c 	bl	8000d34 <__aeabi_fmul>
 800bbfc:	4603      	mov	r3, r0
 800bbfe:	4619      	mov	r1, r3
 800bc00:	4620      	mov	r0, r4
 800bc02:	f7f4 ff8d 	bl	8000b20 <__aeabi_fsub>
 800bc06:	4603      	mov	r3, r0
 800bc08:	461c      	mov	r4, r3
 800bc0a:	687b      	ldr	r3, [r7, #4]
 800bc0c:	f8d3 3250 	ldr.w	r3, [r3, #592]	; 0x250
 800bc10:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800bc12:	4618      	mov	r0, r3
 800bc14:	f7f5 f88e 	bl	8000d34 <__aeabi_fmul>
 800bc18:	4603      	mov	r3, r0
 800bc1a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800bc1c:	4618      	mov	r0, r3
 800bc1e:	f7f5 f889 	bl	8000d34 <__aeabi_fmul>
 800bc22:	4603      	mov	r3, r0
 800bc24:	4619      	mov	r1, r3
 800bc26:	4620      	mov	r0, r4
 800bc28:	f7f4 ff7c 	bl	8000b24 <__addsf3>
 800bc2c:	4603      	mov	r3, r0
 800bc2e:	461c      	mov	r4, r3
 800bc30:	687b      	ldr	r3, [r7, #4]
 800bc32:	f8d3 3250 	ldr.w	r3, [r3, #592]	; 0x250
 800bc36:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800bc38:	4618      	mov	r0, r3
 800bc3a:	f7f5 f87b 	bl	8000d34 <__aeabi_fmul>
 800bc3e:	4603      	mov	r3, r0
 800bc40:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800bc42:	4618      	mov	r0, r3
 800bc44:	f7f5 f876 	bl	8000d34 <__aeabi_fmul>
 800bc48:	4603      	mov	r3, r0
 800bc4a:	4619      	mov	r1, r3
 800bc4c:	4620      	mov	r0, r4
 800bc4e:	f7f4 ff67 	bl	8000b20 <__aeabi_fsub>
 800bc52:	4603      	mov	r3, r0
 800bc54:	461c      	mov	r4, r3
 800bc56:	687b      	ldr	r3, [r7, #4]
 800bc58:	f8d3 3250 	ldr.w	r3, [r3, #592]	; 0x250
 800bc5c:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800bc5e:	4618      	mov	r0, r3
 800bc60:	f7f5 f868 	bl	8000d34 <__aeabi_fmul>
 800bc64:	4603      	mov	r3, r0
 800bc66:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800bc68:	4618      	mov	r0, r3
 800bc6a:	f7f5 f863 	bl	8000d34 <__aeabi_fmul>
 800bc6e:	4603      	mov	r3, r0
 800bc70:	4619      	mov	r1, r3
 800bc72:	4620      	mov	r0, r4
 800bc74:	f7f4 ff56 	bl	8000b24 <__addsf3>
 800bc78:	4603      	mov	r3, r0
 800bc7a:	461c      	mov	r4, r3
 800bc7c:	687b      	ldr	r3, [r7, #4]
 800bc7e:	f8d3 3250 	ldr.w	r3, [r3, #592]	; 0x250
 800bc82:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800bc84:	4618      	mov	r0, r3
 800bc86:	f7f5 f855 	bl	8000d34 <__aeabi_fmul>
 800bc8a:	4603      	mov	r3, r0
 800bc8c:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800bc8e:	4618      	mov	r0, r3
 800bc90:	f7f5 f850 	bl	8000d34 <__aeabi_fmul>
 800bc94:	4603      	mov	r3, r0
 800bc96:	4619      	mov	r1, r3
 800bc98:	4620      	mov	r0, r4
 800bc9a:	f7f4 ff41 	bl	8000b20 <__aeabi_fsub>
 800bc9e:	4603      	mov	r3, r0
 800bca0:	461c      	mov	r4, r3
 800bca2:	687b      	ldr	r3, [r7, #4]
 800bca4:	f8d3 3250 	ldr.w	r3, [r3, #592]	; 0x250
 800bca8:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800bcaa:	4618      	mov	r0, r3
 800bcac:	f7f5 f842 	bl	8000d34 <__aeabi_fmul>
 800bcb0:	4603      	mov	r3, r0
 800bcb2:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800bcb4:	4618      	mov	r0, r3
 800bcb6:	f7f5 f83d 	bl	8000d34 <__aeabi_fmul>
 800bcba:	4603      	mov	r3, r0
 800bcbc:	4619      	mov	r1, r3
 800bcbe:	4620      	mov	r0, r4
 800bcc0:	f7f4 ff30 	bl	8000b24 <__addsf3>
 800bcc4:	4603      	mov	r3, r0
 800bcc6:	461c      	mov	r4, r3
 800bcc8:	687b      	ldr	r3, [r7, #4]
 800bcca:	f8d3 3250 	ldr.w	r3, [r3, #592]	; 0x250
 800bcce:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800bcd0:	4618      	mov	r0, r3
 800bcd2:	f7f5 f82f 	bl	8000d34 <__aeabi_fmul>
 800bcd6:	4603      	mov	r3, r0
 800bcd8:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800bcda:	4618      	mov	r0, r3
 800bcdc:	f7f5 f82a 	bl	8000d34 <__aeabi_fmul>
 800bce0:	4603      	mov	r3, r0
 800bce2:	4619      	mov	r1, r3
 800bce4:	4620      	mov	r0, r4
 800bce6:	f7f4 ff1b 	bl	8000b20 <__aeabi_fsub>
 800bcea:	4603      	mov	r3, r0
 800bcec:	461c      	mov	r4, r3
 800bcee:	687b      	ldr	r3, [r7, #4]
 800bcf0:	f8d3 3250 	ldr.w	r3, [r3, #592]	; 0x250
 800bcf4:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800bcf6:	4618      	mov	r0, r3
 800bcf8:	f7f5 f81c 	bl	8000d34 <__aeabi_fmul>
 800bcfc:	4603      	mov	r3, r0
 800bcfe:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800bd00:	4618      	mov	r0, r3
 800bd02:	f7f5 f817 	bl	8000d34 <__aeabi_fmul>
 800bd06:	4603      	mov	r3, r0
 800bd08:	4619      	mov	r1, r3
 800bd0a:	4620      	mov	r0, r4
 800bd0c:	f7f4 ff0a 	bl	8000b24 <__addsf3>
 800bd10:	4603      	mov	r3, r0
 800bd12:	461c      	mov	r4, r3
 800bd14:	687b      	ldr	r3, [r7, #4]
 800bd16:	f8d3 3250 	ldr.w	r3, [r3, #592]	; 0x250
 800bd1a:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800bd1c:	4618      	mov	r0, r3
 800bd1e:	f7f5 f809 	bl	8000d34 <__aeabi_fmul>
 800bd22:	4603      	mov	r3, r0
 800bd24:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800bd26:	4618      	mov	r0, r3
 800bd28:	f7f5 f804 	bl	8000d34 <__aeabi_fmul>
 800bd2c:	4603      	mov	r3, r0
 800bd2e:	4619      	mov	r1, r3
 800bd30:	4620      	mov	r0, r4
 800bd32:	f7f4 fef5 	bl	8000b20 <__aeabi_fsub>
 800bd36:	4603      	mov	r3, r0
 800bd38:	461c      	mov	r4, r3
 800bd3a:	687b      	ldr	r3, [r7, #4]
 800bd3c:	68db      	ldr	r3, [r3, #12]
 800bd3e:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 800bd42:	4618      	mov	r0, r3
 800bd44:	f7f4 fff6 	bl	8000d34 <__aeabi_fmul>
 800bd48:	4603      	mov	r3, r0
 800bd4a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800bd4c:	4618      	mov	r0, r3
 800bd4e:	f7f4 fff1 	bl	8000d34 <__aeabi_fmul>
 800bd52:	4603      	mov	r3, r0
 800bd54:	4619      	mov	r1, r3
 800bd56:	4620      	mov	r0, r4
 800bd58:	f7f4 fee4 	bl	8000b24 <__addsf3>
 800bd5c:	4603      	mov	r3, r0
 800bd5e:	461c      	mov	r4, r3
 800bd60:	687b      	ldr	r3, [r7, #4]
 800bd62:	68db      	ldr	r3, [r3, #12]
 800bd64:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 800bd66:	4618      	mov	r0, r3
 800bd68:	f7f4 ffe4 	bl	8000d34 <__aeabi_fmul>
 800bd6c:	4603      	mov	r3, r0
 800bd6e:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800bd70:	4618      	mov	r0, r3
 800bd72:	f7f4 ffdf 	bl	8000d34 <__aeabi_fmul>
 800bd76:	4603      	mov	r3, r0
 800bd78:	4619      	mov	r1, r3
 800bd7a:	4620      	mov	r0, r4
 800bd7c:	f7f4 fed0 	bl	8000b20 <__aeabi_fsub>
 800bd80:	4603      	mov	r3, r0
 800bd82:	461c      	mov	r4, r3
 800bd84:	687b      	ldr	r3, [r7, #4]
 800bd86:	68db      	ldr	r3, [r3, #12]
 800bd88:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 800bd8c:	4618      	mov	r0, r3
 800bd8e:	f7f4 ffd1 	bl	8000d34 <__aeabi_fmul>
 800bd92:	4603      	mov	r3, r0
 800bd94:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800bd96:	4618      	mov	r0, r3
 800bd98:	f7f4 ffcc 	bl	8000d34 <__aeabi_fmul>
 800bd9c:	4603      	mov	r3, r0
 800bd9e:	4619      	mov	r1, r3
 800bda0:	4620      	mov	r0, r4
 800bda2:	f7f4 febf 	bl	8000b24 <__addsf3>
 800bda6:	4603      	mov	r3, r0
 800bda8:	461c      	mov	r4, r3
 800bdaa:	687b      	ldr	r3, [r7, #4]
 800bdac:	68db      	ldr	r3, [r3, #12]
 800bdae:	6f79      	ldr	r1, [r7, #116]	; 0x74
 800bdb0:	4618      	mov	r0, r3
 800bdb2:	f7f4 ffbf 	bl	8000d34 <__aeabi_fmul>
 800bdb6:	4603      	mov	r3, r0
 800bdb8:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800bdba:	4618      	mov	r0, r3
 800bdbc:	f7f4 ffba 	bl	8000d34 <__aeabi_fmul>
 800bdc0:	4603      	mov	r3, r0
 800bdc2:	4619      	mov	r1, r3
 800bdc4:	4620      	mov	r0, r4
 800bdc6:	f7f4 feab 	bl	8000b20 <__aeabi_fsub>
 800bdca:	4603      	mov	r3, r0
 800bdcc:	461c      	mov	r4, r3
 800bdce:	687b      	ldr	r3, [r7, #4]
 800bdd0:	68db      	ldr	r3, [r3, #12]
 800bdd2:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 800bdd6:	4618      	mov	r0, r3
 800bdd8:	f7f4 ffac 	bl	8000d34 <__aeabi_fmul>
 800bddc:	4603      	mov	r3, r0
 800bdde:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800bde0:	4618      	mov	r0, r3
 800bde2:	f7f4 ffa7 	bl	8000d34 <__aeabi_fmul>
 800bde6:	4603      	mov	r3, r0
 800bde8:	4619      	mov	r1, r3
 800bdea:	4620      	mov	r0, r4
 800bdec:	f7f4 fe9a 	bl	8000b24 <__addsf3>
 800bdf0:	4603      	mov	r3, r0
 800bdf2:	461c      	mov	r4, r3
 800bdf4:	687b      	ldr	r3, [r7, #4]
 800bdf6:	68db      	ldr	r3, [r3, #12]
 800bdf8:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 800bdfa:	4618      	mov	r0, r3
 800bdfc:	f7f4 ff9a 	bl	8000d34 <__aeabi_fmul>
 800be00:	4603      	mov	r3, r0
 800be02:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800be04:	4618      	mov	r0, r3
 800be06:	f7f4 ff95 	bl	8000d34 <__aeabi_fmul>
 800be0a:	4603      	mov	r3, r0
 800be0c:	4619      	mov	r1, r3
 800be0e:	4620      	mov	r0, r4
 800be10:	f7f4 fe86 	bl	8000b20 <__aeabi_fsub>
 800be14:	4603      	mov	r3, r0
 800be16:	461c      	mov	r4, r3
 800be18:	687b      	ldr	r3, [r7, #4]
 800be1a:	68db      	ldr	r3, [r3, #12]
 800be1c:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 800be20:	4618      	mov	r0, r3
 800be22:	f7f4 ff87 	bl	8000d34 <__aeabi_fmul>
 800be26:	4603      	mov	r3, r0
 800be28:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800be2a:	4618      	mov	r0, r3
 800be2c:	f7f4 ff82 	bl	8000d34 <__aeabi_fmul>
 800be30:	4603      	mov	r3, r0
 800be32:	4619      	mov	r1, r3
 800be34:	4620      	mov	r0, r4
 800be36:	f7f4 fe75 	bl	8000b24 <__addsf3>
 800be3a:	4603      	mov	r3, r0
 800be3c:	461c      	mov	r4, r3
 800be3e:	687b      	ldr	r3, [r7, #4]
 800be40:	68db      	ldr	r3, [r3, #12]
 800be42:	6f79      	ldr	r1, [r7, #116]	; 0x74
 800be44:	4618      	mov	r0, r3
 800be46:	f7f4 ff75 	bl	8000d34 <__aeabi_fmul>
 800be4a:	4603      	mov	r3, r0
 800be4c:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800be4e:	4618      	mov	r0, r3
 800be50:	f7f4 ff70 	bl	8000d34 <__aeabi_fmul>
 800be54:	4603      	mov	r3, r0
 800be56:	4619      	mov	r1, r3
 800be58:	4620      	mov	r0, r4
 800be5a:	f7f4 fe61 	bl	8000b20 <__aeabi_fsub>
 800be5e:	4603      	mov	r3, r0
 800be60:	461c      	mov	r4, r3
 800be62:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800be64:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 800be68:	f7f4 ff64 	bl	8000d34 <__aeabi_fmul>
 800be6c:	4603      	mov	r3, r0
 800be6e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800be70:	4618      	mov	r0, r3
 800be72:	f7f4 ff5f 	bl	8000d34 <__aeabi_fmul>
 800be76:	4603      	mov	r3, r0
 800be78:	4619      	mov	r1, r3
 800be7a:	4620      	mov	r0, r4
 800be7c:	f7f4 fe52 	bl	8000b24 <__addsf3>
 800be80:	4603      	mov	r3, r0
 800be82:	461c      	mov	r4, r3
 800be84:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800be86:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 800be8a:	f7f4 ff53 	bl	8000d34 <__aeabi_fmul>
 800be8e:	4603      	mov	r3, r0
 800be90:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800be92:	4618      	mov	r0, r3
 800be94:	f7f4 ff4e 	bl	8000d34 <__aeabi_fmul>
 800be98:	4603      	mov	r3, r0
 800be9a:	4619      	mov	r1, r3
 800be9c:	4620      	mov	r0, r4
 800be9e:	f7f4 fe3f 	bl	8000b20 <__aeabi_fsub>
 800bea2:	4603      	mov	r3, r0
 800bea4:	461c      	mov	r4, r3
 800bea6:	6f39      	ldr	r1, [r7, #112]	; 0x70
 800bea8:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 800beaa:	f7f4 ff43 	bl	8000d34 <__aeabi_fmul>
 800beae:	4603      	mov	r3, r0
 800beb0:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800beb2:	4618      	mov	r0, r3
 800beb4:	f7f4 ff3e 	bl	8000d34 <__aeabi_fmul>
 800beb8:	4603      	mov	r3, r0
 800beba:	4619      	mov	r1, r3
 800bebc:	4620      	mov	r0, r4
 800bebe:	f7f4 fe2f 	bl	8000b20 <__aeabi_fsub>
 800bec2:	4603      	mov	r3, r0
 800bec4:	461c      	mov	r4, r3
 800bec6:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800bec8:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 800beca:	f7f4 ff33 	bl	8000d34 <__aeabi_fmul>
 800bece:	4603      	mov	r3, r0
 800bed0:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800bed2:	4618      	mov	r0, r3
 800bed4:	f7f4 ff2e 	bl	8000d34 <__aeabi_fmul>
 800bed8:	4603      	mov	r3, r0
 800beda:	4619      	mov	r1, r3
 800bedc:	4620      	mov	r0, r4
 800bede:	f7f4 fe21 	bl	8000b24 <__addsf3>
 800bee2:	4603      	mov	r3, r0
 800bee4:	461c      	mov	r4, r3
 800bee6:	6f39      	ldr	r1, [r7, #112]	; 0x70
 800bee8:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 800beea:	f7f4 ff23 	bl	8000d34 <__aeabi_fmul>
 800beee:	4603      	mov	r3, r0
 800bef0:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800bef2:	4618      	mov	r0, r3
 800bef4:	f7f4 ff1e 	bl	8000d34 <__aeabi_fmul>
 800bef8:	4603      	mov	r3, r0
 800befa:	4619      	mov	r1, r3
 800befc:	4620      	mov	r0, r4
 800befe:	f7f4 fe11 	bl	8000b24 <__addsf3>
 800bf02:	4603      	mov	r3, r0
 800bf04:	461c      	mov	r4, r3
 800bf06:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800bf08:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 800bf0a:	f7f4 ff13 	bl	8000d34 <__aeabi_fmul>
 800bf0e:	4603      	mov	r3, r0
 800bf10:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800bf12:	4618      	mov	r0, r3
 800bf14:	f7f4 ff0e 	bl	8000d34 <__aeabi_fmul>
 800bf18:	4603      	mov	r3, r0
 800bf1a:	4619      	mov	r1, r3
 800bf1c:	4620      	mov	r0, r4
 800bf1e:	f7f4 fdff 	bl	8000b20 <__aeabi_fsub>
 800bf22:	4603      	mov	r3, r0
 800bf24:	461c      	mov	r4, r3
 800bf26:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800bf28:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 800bf2c:	f7f4 ff02 	bl	8000d34 <__aeabi_fmul>
 800bf30:	4603      	mov	r3, r0
 800bf32:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800bf34:	4618      	mov	r0, r3
 800bf36:	f7f4 fefd 	bl	8000d34 <__aeabi_fmul>
 800bf3a:	4603      	mov	r3, r0
 800bf3c:	4619      	mov	r1, r3
 800bf3e:	4620      	mov	r0, r4
 800bf40:	f7f4 fdf0 	bl	8000b24 <__addsf3>
 800bf44:	4603      	mov	r3, r0
 800bf46:	461c      	mov	r4, r3
 800bf48:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800bf4a:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 800bf4e:	f7f4 fef1 	bl	8000d34 <__aeabi_fmul>
 800bf52:	4603      	mov	r3, r0
 800bf54:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800bf56:	4618      	mov	r0, r3
 800bf58:	f7f4 feec 	bl	8000d34 <__aeabi_fmul>
 800bf5c:	4603      	mov	r3, r0
 800bf5e:	4619      	mov	r1, r3
 800bf60:	4620      	mov	r0, r4
 800bf62:	f7f4 fddd 	bl	8000b20 <__aeabi_fsub>
 800bf66:	4603      	mov	r3, r0
 800bf68:	461c      	mov	r4, r3
 800bf6a:	6f39      	ldr	r1, [r7, #112]	; 0x70
 800bf6c:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 800bf6e:	f7f4 fee1 	bl	8000d34 <__aeabi_fmul>
 800bf72:	4603      	mov	r3, r0
 800bf74:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800bf76:	4618      	mov	r0, r3
 800bf78:	f7f4 fedc 	bl	8000d34 <__aeabi_fmul>
 800bf7c:	4603      	mov	r3, r0
 800bf7e:	4619      	mov	r1, r3
 800bf80:	4620      	mov	r0, r4
 800bf82:	f7f4 fdcd 	bl	8000b20 <__aeabi_fsub>
 800bf86:	4603      	mov	r3, r0
 800bf88:	461c      	mov	r4, r3
 800bf8a:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800bf8c:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 800bf8e:	f7f4 fed1 	bl	8000d34 <__aeabi_fmul>
 800bf92:	4603      	mov	r3, r0
 800bf94:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800bf96:	4618      	mov	r0, r3
 800bf98:	f7f4 fecc 	bl	8000d34 <__aeabi_fmul>
 800bf9c:	4603      	mov	r3, r0
 800bf9e:	4619      	mov	r1, r3
 800bfa0:	4620      	mov	r0, r4
 800bfa2:	f7f4 fdbf 	bl	8000b24 <__addsf3>
 800bfa6:	4603      	mov	r3, r0
 800bfa8:	461c      	mov	r4, r3
 800bfaa:	6f39      	ldr	r1, [r7, #112]	; 0x70
 800bfac:	6f78      	ldr	r0, [r7, #116]	; 0x74
 800bfae:	f7f4 fec1 	bl	8000d34 <__aeabi_fmul>
 800bfb2:	4603      	mov	r3, r0
 800bfb4:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800bfb6:	4618      	mov	r0, r3
 800bfb8:	f7f4 febc 	bl	8000d34 <__aeabi_fmul>
 800bfbc:	4603      	mov	r3, r0
 800bfbe:	4619      	mov	r1, r3
 800bfc0:	4620      	mov	r0, r4
 800bfc2:	f7f4 fdaf 	bl	8000b24 <__addsf3>
 800bfc6:	4603      	mov	r3, r0
 800bfc8:	461c      	mov	r4, r3
 800bfca:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800bfcc:	6f78      	ldr	r0, [r7, #116]	; 0x74
 800bfce:	f7f4 feb1 	bl	8000d34 <__aeabi_fmul>
 800bfd2:	4603      	mov	r3, r0
 800bfd4:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800bfd6:	4618      	mov	r0, r3
 800bfd8:	f7f4 feac 	bl	8000d34 <__aeabi_fmul>
 800bfdc:	4603      	mov	r3, r0
 800bfde:	4619      	mov	r1, r3
 800bfe0:	4620      	mov	r0, r4
 800bfe2:	f7f4 fd9d 	bl	8000b20 <__aeabi_fsub>
 800bfe6:	4603      	mov	r3, r0
 800bfe8:	461c      	mov	r4, r3
 800bfea:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800bfec:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 800bff0:	f7f4 fea0 	bl	8000d34 <__aeabi_fmul>
 800bff4:	4603      	mov	r3, r0
 800bff6:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800bff8:	4618      	mov	r0, r3
 800bffa:	f7f4 fe9b 	bl	8000d34 <__aeabi_fmul>
 800bffe:	4603      	mov	r3, r0
 800c000:	4619      	mov	r1, r3
 800c002:	4620      	mov	r0, r4
 800c004:	f7f4 fd8e 	bl	8000b24 <__addsf3>
 800c008:	4603      	mov	r3, r0
 800c00a:	461c      	mov	r4, r3
 800c00c:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800c00e:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 800c012:	f7f4 fe8f 	bl	8000d34 <__aeabi_fmul>
 800c016:	4603      	mov	r3, r0
 800c018:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800c01a:	4618      	mov	r0, r3
 800c01c:	f7f4 fe8a 	bl	8000d34 <__aeabi_fmul>
 800c020:	4603      	mov	r3, r0
 800c022:	4619      	mov	r1, r3
 800c024:	4620      	mov	r0, r4
 800c026:	f7f4 fd7b 	bl	8000b20 <__aeabi_fsub>
 800c02a:	4603      	mov	r3, r0
 800c02c:	461c      	mov	r4, r3
 800c02e:	6f39      	ldr	r1, [r7, #112]	; 0x70
 800c030:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 800c032:	f7f4 fe7f 	bl	8000d34 <__aeabi_fmul>
 800c036:	4603      	mov	r3, r0
 800c038:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800c03a:	4618      	mov	r0, r3
 800c03c:	f7f4 fe7a 	bl	8000d34 <__aeabi_fmul>
 800c040:	4603      	mov	r3, r0
 800c042:	4619      	mov	r1, r3
 800c044:	4620      	mov	r0, r4
 800c046:	f7f4 fd6b 	bl	8000b20 <__aeabi_fsub>
 800c04a:	4603      	mov	r3, r0
 800c04c:	461c      	mov	r4, r3
 800c04e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800c050:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 800c052:	f7f4 fe6f 	bl	8000d34 <__aeabi_fmul>
 800c056:	4603      	mov	r3, r0
 800c058:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800c05a:	4618      	mov	r0, r3
 800c05c:	f7f4 fe6a 	bl	8000d34 <__aeabi_fmul>
 800c060:	4603      	mov	r3, r0
 800c062:	4619      	mov	r1, r3
 800c064:	4620      	mov	r0, r4
 800c066:	f7f4 fd5d 	bl	8000b24 <__addsf3>
 800c06a:	4603      	mov	r3, r0
 800c06c:	461c      	mov	r4, r3
 800c06e:	6f39      	ldr	r1, [r7, #112]	; 0x70
 800c070:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 800c072:	f7f4 fe5f 	bl	8000d34 <__aeabi_fmul>
 800c076:	4603      	mov	r3, r0
 800c078:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800c07a:	4618      	mov	r0, r3
 800c07c:	f7f4 fe5a 	bl	8000d34 <__aeabi_fmul>
 800c080:	4603      	mov	r3, r0
 800c082:	4619      	mov	r1, r3
 800c084:	4620      	mov	r0, r4
 800c086:	f7f4 fd4d 	bl	8000b24 <__addsf3>
 800c08a:	4603      	mov	r3, r0
 800c08c:	461c      	mov	r4, r3
 800c08e:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800c090:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 800c092:	f7f4 fe4f 	bl	8000d34 <__aeabi_fmul>
 800c096:	4603      	mov	r3, r0
 800c098:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800c09a:	4618      	mov	r0, r3
 800c09c:	f7f4 fe4a 	bl	8000d34 <__aeabi_fmul>
 800c0a0:	4603      	mov	r3, r0
 800c0a2:	4619      	mov	r1, r3
 800c0a4:	4620      	mov	r0, r4
 800c0a6:	f7f4 fd3b 	bl	8000b20 <__aeabi_fsub>
 800c0aa:	4603      	mov	r3, r0
 800c0ac:	461c      	mov	r4, r3
 800c0ae:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800c0b0:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 800c0b4:	f7f4 fe3e 	bl	8000d34 <__aeabi_fmul>
 800c0b8:	4603      	mov	r3, r0
 800c0ba:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800c0bc:	4618      	mov	r0, r3
 800c0be:	f7f4 fe39 	bl	8000d34 <__aeabi_fmul>
 800c0c2:	4603      	mov	r3, r0
 800c0c4:	4619      	mov	r1, r3
 800c0c6:	4620      	mov	r0, r4
 800c0c8:	f7f4 fd2c 	bl	8000b24 <__addsf3>
 800c0cc:	4603      	mov	r3, r0
 800c0ce:	461c      	mov	r4, r3
 800c0d0:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800c0d2:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 800c0d6:	f7f4 fe2d 	bl	8000d34 <__aeabi_fmul>
 800c0da:	4603      	mov	r3, r0
 800c0dc:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800c0de:	4618      	mov	r0, r3
 800c0e0:	f7f4 fe28 	bl	8000d34 <__aeabi_fmul>
 800c0e4:	4603      	mov	r3, r0
 800c0e6:	4619      	mov	r1, r3
 800c0e8:	4620      	mov	r0, r4
 800c0ea:	f7f4 fd19 	bl	8000b20 <__aeabi_fsub>
 800c0ee:	4603      	mov	r3, r0
 800c0f0:	461c      	mov	r4, r3
 800c0f2:	6f39      	ldr	r1, [r7, #112]	; 0x70
 800c0f4:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 800c0f6:	f7f4 fe1d 	bl	8000d34 <__aeabi_fmul>
 800c0fa:	4603      	mov	r3, r0
 800c0fc:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800c0fe:	4618      	mov	r0, r3
 800c100:	f7f4 fe18 	bl	8000d34 <__aeabi_fmul>
 800c104:	4603      	mov	r3, r0
 800c106:	4619      	mov	r1, r3
 800c108:	4620      	mov	r0, r4
 800c10a:	f7f4 fd09 	bl	8000b20 <__aeabi_fsub>
 800c10e:	4603      	mov	r3, r0
 800c110:	461c      	mov	r4, r3
 800c112:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800c114:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 800c116:	f7f4 fe0d 	bl	8000d34 <__aeabi_fmul>
 800c11a:	4603      	mov	r3, r0
 800c11c:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800c11e:	4618      	mov	r0, r3
 800c120:	f7f4 fe08 	bl	8000d34 <__aeabi_fmul>
 800c124:	4603      	mov	r3, r0
 800c126:	4619      	mov	r1, r3
 800c128:	4620      	mov	r0, r4
 800c12a:	f7f4 fcfb 	bl	8000b24 <__addsf3>
 800c12e:	4603      	mov	r3, r0
 800c130:	461c      	mov	r4, r3
 800c132:	6f39      	ldr	r1, [r7, #112]	; 0x70
 800c134:	6f78      	ldr	r0, [r7, #116]	; 0x74
 800c136:	f7f4 fdfd 	bl	8000d34 <__aeabi_fmul>
 800c13a:	4603      	mov	r3, r0
 800c13c:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800c13e:	4618      	mov	r0, r3
 800c140:	f7f4 fdf8 	bl	8000d34 <__aeabi_fmul>
 800c144:	4603      	mov	r3, r0
 800c146:	4619      	mov	r1, r3
 800c148:	4620      	mov	r0, r4
 800c14a:	f7f4 fceb 	bl	8000b24 <__addsf3>
 800c14e:	4603      	mov	r3, r0
 800c150:	461c      	mov	r4, r3
 800c152:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800c154:	6f78      	ldr	r0, [r7, #116]	; 0x74
 800c156:	f7f4 fded 	bl	8000d34 <__aeabi_fmul>
 800c15a:	4603      	mov	r3, r0
 800c15c:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800c15e:	4618      	mov	r0, r3
 800c160:	f7f4 fde8 	bl	8000d34 <__aeabi_fmul>
 800c164:	4603      	mov	r3, r0
 800c166:	4619      	mov	r1, r3
 800c168:	4620      	mov	r0, r4
 800c16a:	f7f4 fcd9 	bl	8000b20 <__aeabi_fsub>
 800c16e:	4603      	mov	r3, r0
 800c170:	63bb      	str	r3, [r7, #56]	; 0x38
	float Kt11=1 - (Qap*Qgps*Qgps_v + Qap*Qgps*S2_2 + Qgps*Qgps_v*S3_3 + Qgps*Qgps_v*S3_4 + Qgps*Qgps_v*S4_3 + Qgps*Qgps_v*S4_4 + Qgps*S2_2*S3_3 - Qgps*S2_3*S3_2 + Qgps*S2_2*S3_4 - Qgps*S2_4*S3_2 + Qgps*S2_2*S4_3 - Qgps*S2_3*S4_2 + Qgps*S2_2*S4_4 - Qgps*S2_4*S4_2)/A;
 800c172:	687b      	ldr	r3, [r7, #4]
 800c174:	f8d3 2244 	ldr.w	r2, [r3, #580]	; 0x244
 800c178:	687b      	ldr	r3, [r7, #4]
 800c17a:	f8d3 3250 	ldr.w	r3, [r3, #592]	; 0x250
 800c17e:	4619      	mov	r1, r3
 800c180:	4610      	mov	r0, r2
 800c182:	f7f4 fdd7 	bl	8000d34 <__aeabi_fmul>
 800c186:	4603      	mov	r3, r0
 800c188:	461a      	mov	r2, r3
 800c18a:	687b      	ldr	r3, [r7, #4]
 800c18c:	68db      	ldr	r3, [r3, #12]
 800c18e:	4619      	mov	r1, r3
 800c190:	4610      	mov	r0, r2
 800c192:	f7f4 fdcf 	bl	8000d34 <__aeabi_fmul>
 800c196:	4603      	mov	r3, r0
 800c198:	461c      	mov	r4, r3
 800c19a:	687b      	ldr	r3, [r7, #4]
 800c19c:	f8d3 2244 	ldr.w	r2, [r3, #580]	; 0x244
 800c1a0:	687b      	ldr	r3, [r7, #4]
 800c1a2:	f8d3 3250 	ldr.w	r3, [r3, #592]	; 0x250
 800c1a6:	4619      	mov	r1, r3
 800c1a8:	4610      	mov	r0, r2
 800c1aa:	f7f4 fdc3 	bl	8000d34 <__aeabi_fmul>
 800c1ae:	4603      	mov	r3, r0
 800c1b0:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800c1b2:	4618      	mov	r0, r3
 800c1b4:	f7f4 fdbe 	bl	8000d34 <__aeabi_fmul>
 800c1b8:	4603      	mov	r3, r0
 800c1ba:	4619      	mov	r1, r3
 800c1bc:	4620      	mov	r0, r4
 800c1be:	f7f4 fcb1 	bl	8000b24 <__addsf3>
 800c1c2:	4603      	mov	r3, r0
 800c1c4:	461c      	mov	r4, r3
 800c1c6:	687b      	ldr	r3, [r7, #4]
 800c1c8:	f8d3 2250 	ldr.w	r2, [r3, #592]	; 0x250
 800c1cc:	687b      	ldr	r3, [r7, #4]
 800c1ce:	68db      	ldr	r3, [r3, #12]
 800c1d0:	4619      	mov	r1, r3
 800c1d2:	4610      	mov	r0, r2
 800c1d4:	f7f4 fdae 	bl	8000d34 <__aeabi_fmul>
 800c1d8:	4603      	mov	r3, r0
 800c1da:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800c1dc:	4618      	mov	r0, r3
 800c1de:	f7f4 fda9 	bl	8000d34 <__aeabi_fmul>
 800c1e2:	4603      	mov	r3, r0
 800c1e4:	4619      	mov	r1, r3
 800c1e6:	4620      	mov	r0, r4
 800c1e8:	f7f4 fc9c 	bl	8000b24 <__addsf3>
 800c1ec:	4603      	mov	r3, r0
 800c1ee:	461c      	mov	r4, r3
 800c1f0:	687b      	ldr	r3, [r7, #4]
 800c1f2:	f8d3 2250 	ldr.w	r2, [r3, #592]	; 0x250
 800c1f6:	687b      	ldr	r3, [r7, #4]
 800c1f8:	68db      	ldr	r3, [r3, #12]
 800c1fa:	4619      	mov	r1, r3
 800c1fc:	4610      	mov	r0, r2
 800c1fe:	f7f4 fd99 	bl	8000d34 <__aeabi_fmul>
 800c202:	4603      	mov	r3, r0
 800c204:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800c206:	4618      	mov	r0, r3
 800c208:	f7f4 fd94 	bl	8000d34 <__aeabi_fmul>
 800c20c:	4603      	mov	r3, r0
 800c20e:	4619      	mov	r1, r3
 800c210:	4620      	mov	r0, r4
 800c212:	f7f4 fc87 	bl	8000b24 <__addsf3>
 800c216:	4603      	mov	r3, r0
 800c218:	461c      	mov	r4, r3
 800c21a:	687b      	ldr	r3, [r7, #4]
 800c21c:	f8d3 2250 	ldr.w	r2, [r3, #592]	; 0x250
 800c220:	687b      	ldr	r3, [r7, #4]
 800c222:	68db      	ldr	r3, [r3, #12]
 800c224:	4619      	mov	r1, r3
 800c226:	4610      	mov	r0, r2
 800c228:	f7f4 fd84 	bl	8000d34 <__aeabi_fmul>
 800c22c:	4603      	mov	r3, r0
 800c22e:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800c230:	4618      	mov	r0, r3
 800c232:	f7f4 fd7f 	bl	8000d34 <__aeabi_fmul>
 800c236:	4603      	mov	r3, r0
 800c238:	4619      	mov	r1, r3
 800c23a:	4620      	mov	r0, r4
 800c23c:	f7f4 fc72 	bl	8000b24 <__addsf3>
 800c240:	4603      	mov	r3, r0
 800c242:	461c      	mov	r4, r3
 800c244:	687b      	ldr	r3, [r7, #4]
 800c246:	f8d3 2250 	ldr.w	r2, [r3, #592]	; 0x250
 800c24a:	687b      	ldr	r3, [r7, #4]
 800c24c:	68db      	ldr	r3, [r3, #12]
 800c24e:	4619      	mov	r1, r3
 800c250:	4610      	mov	r0, r2
 800c252:	f7f4 fd6f 	bl	8000d34 <__aeabi_fmul>
 800c256:	4603      	mov	r3, r0
 800c258:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800c25a:	4618      	mov	r0, r3
 800c25c:	f7f4 fd6a 	bl	8000d34 <__aeabi_fmul>
 800c260:	4603      	mov	r3, r0
 800c262:	4619      	mov	r1, r3
 800c264:	4620      	mov	r0, r4
 800c266:	f7f4 fc5d 	bl	8000b24 <__addsf3>
 800c26a:	4603      	mov	r3, r0
 800c26c:	461c      	mov	r4, r3
 800c26e:	687b      	ldr	r3, [r7, #4]
 800c270:	f8d3 3250 	ldr.w	r3, [r3, #592]	; 0x250
 800c274:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800c276:	4618      	mov	r0, r3
 800c278:	f7f4 fd5c 	bl	8000d34 <__aeabi_fmul>
 800c27c:	4603      	mov	r3, r0
 800c27e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800c280:	4618      	mov	r0, r3
 800c282:	f7f4 fd57 	bl	8000d34 <__aeabi_fmul>
 800c286:	4603      	mov	r3, r0
 800c288:	4619      	mov	r1, r3
 800c28a:	4620      	mov	r0, r4
 800c28c:	f7f4 fc4a 	bl	8000b24 <__addsf3>
 800c290:	4603      	mov	r3, r0
 800c292:	461c      	mov	r4, r3
 800c294:	687b      	ldr	r3, [r7, #4]
 800c296:	f8d3 3250 	ldr.w	r3, [r3, #592]	; 0x250
 800c29a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800c29c:	4618      	mov	r0, r3
 800c29e:	f7f4 fd49 	bl	8000d34 <__aeabi_fmul>
 800c2a2:	4603      	mov	r3, r0
 800c2a4:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800c2a6:	4618      	mov	r0, r3
 800c2a8:	f7f4 fd44 	bl	8000d34 <__aeabi_fmul>
 800c2ac:	4603      	mov	r3, r0
 800c2ae:	4619      	mov	r1, r3
 800c2b0:	4620      	mov	r0, r4
 800c2b2:	f7f4 fc35 	bl	8000b20 <__aeabi_fsub>
 800c2b6:	4603      	mov	r3, r0
 800c2b8:	461c      	mov	r4, r3
 800c2ba:	687b      	ldr	r3, [r7, #4]
 800c2bc:	f8d3 3250 	ldr.w	r3, [r3, #592]	; 0x250
 800c2c0:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800c2c2:	4618      	mov	r0, r3
 800c2c4:	f7f4 fd36 	bl	8000d34 <__aeabi_fmul>
 800c2c8:	4603      	mov	r3, r0
 800c2ca:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800c2cc:	4618      	mov	r0, r3
 800c2ce:	f7f4 fd31 	bl	8000d34 <__aeabi_fmul>
 800c2d2:	4603      	mov	r3, r0
 800c2d4:	4619      	mov	r1, r3
 800c2d6:	4620      	mov	r0, r4
 800c2d8:	f7f4 fc24 	bl	8000b24 <__addsf3>
 800c2dc:	4603      	mov	r3, r0
 800c2de:	461c      	mov	r4, r3
 800c2e0:	687b      	ldr	r3, [r7, #4]
 800c2e2:	f8d3 3250 	ldr.w	r3, [r3, #592]	; 0x250
 800c2e6:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800c2e8:	4618      	mov	r0, r3
 800c2ea:	f7f4 fd23 	bl	8000d34 <__aeabi_fmul>
 800c2ee:	4603      	mov	r3, r0
 800c2f0:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800c2f2:	4618      	mov	r0, r3
 800c2f4:	f7f4 fd1e 	bl	8000d34 <__aeabi_fmul>
 800c2f8:	4603      	mov	r3, r0
 800c2fa:	4619      	mov	r1, r3
 800c2fc:	4620      	mov	r0, r4
 800c2fe:	f7f4 fc0f 	bl	8000b20 <__aeabi_fsub>
 800c302:	4603      	mov	r3, r0
 800c304:	461c      	mov	r4, r3
 800c306:	687b      	ldr	r3, [r7, #4]
 800c308:	f8d3 3250 	ldr.w	r3, [r3, #592]	; 0x250
 800c30c:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800c30e:	4618      	mov	r0, r3
 800c310:	f7f4 fd10 	bl	8000d34 <__aeabi_fmul>
 800c314:	4603      	mov	r3, r0
 800c316:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800c318:	4618      	mov	r0, r3
 800c31a:	f7f4 fd0b 	bl	8000d34 <__aeabi_fmul>
 800c31e:	4603      	mov	r3, r0
 800c320:	4619      	mov	r1, r3
 800c322:	4620      	mov	r0, r4
 800c324:	f7f4 fbfe 	bl	8000b24 <__addsf3>
 800c328:	4603      	mov	r3, r0
 800c32a:	461c      	mov	r4, r3
 800c32c:	687b      	ldr	r3, [r7, #4]
 800c32e:	f8d3 3250 	ldr.w	r3, [r3, #592]	; 0x250
 800c332:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800c334:	4618      	mov	r0, r3
 800c336:	f7f4 fcfd 	bl	8000d34 <__aeabi_fmul>
 800c33a:	4603      	mov	r3, r0
 800c33c:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800c33e:	4618      	mov	r0, r3
 800c340:	f7f4 fcf8 	bl	8000d34 <__aeabi_fmul>
 800c344:	4603      	mov	r3, r0
 800c346:	4619      	mov	r1, r3
 800c348:	4620      	mov	r0, r4
 800c34a:	f7f4 fbe9 	bl	8000b20 <__aeabi_fsub>
 800c34e:	4603      	mov	r3, r0
 800c350:	461c      	mov	r4, r3
 800c352:	687b      	ldr	r3, [r7, #4]
 800c354:	f8d3 3250 	ldr.w	r3, [r3, #592]	; 0x250
 800c358:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800c35a:	4618      	mov	r0, r3
 800c35c:	f7f4 fcea 	bl	8000d34 <__aeabi_fmul>
 800c360:	4603      	mov	r3, r0
 800c362:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800c364:	4618      	mov	r0, r3
 800c366:	f7f4 fce5 	bl	8000d34 <__aeabi_fmul>
 800c36a:	4603      	mov	r3, r0
 800c36c:	4619      	mov	r1, r3
 800c36e:	4620      	mov	r0, r4
 800c370:	f7f4 fbd8 	bl	8000b24 <__addsf3>
 800c374:	4603      	mov	r3, r0
 800c376:	461c      	mov	r4, r3
 800c378:	687b      	ldr	r3, [r7, #4]
 800c37a:	f8d3 3250 	ldr.w	r3, [r3, #592]	; 0x250
 800c37e:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800c380:	4618      	mov	r0, r3
 800c382:	f7f4 fcd7 	bl	8000d34 <__aeabi_fmul>
 800c386:	4603      	mov	r3, r0
 800c388:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800c38a:	4618      	mov	r0, r3
 800c38c:	f7f4 fcd2 	bl	8000d34 <__aeabi_fmul>
 800c390:	4603      	mov	r3, r0
 800c392:	4619      	mov	r1, r3
 800c394:	4620      	mov	r0, r4
 800c396:	f7f4 fbc3 	bl	8000b20 <__aeabi_fsub>
 800c39a:	4603      	mov	r3, r0
 800c39c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800c39e:	4618      	mov	r0, r3
 800c3a0:	f7f4 fd7c 	bl	8000e9c <__aeabi_fdiv>
 800c3a4:	4603      	mov	r3, r0
 800c3a6:	4619      	mov	r1, r3
 800c3a8:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800c3ac:	f7f4 fbb8 	bl	8000b20 <__aeabi_fsub>
 800c3b0:	4603      	mov	r3, r0
 800c3b2:	637b      	str	r3, [r7, #52]	; 0x34
	float Kt12=(Qgps*(Qgps_v*S1_3 + Qgps_v*S1_4 - S1_2*S2_3 + S1_3*S2_2 - S1_2*S2_4 + S1_4*S2_2))/A;
 800c3b4:	687b      	ldr	r3, [r7, #4]
 800c3b6:	f8d3 4250 	ldr.w	r4, [r3, #592]	; 0x250
 800c3ba:	687b      	ldr	r3, [r7, #4]
 800c3bc:	68db      	ldr	r3, [r3, #12]
 800c3be:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 800c3c0:	4618      	mov	r0, r3
 800c3c2:	f7f4 fcb7 	bl	8000d34 <__aeabi_fmul>
 800c3c6:	4603      	mov	r3, r0
 800c3c8:	461d      	mov	r5, r3
 800c3ca:	687b      	ldr	r3, [r7, #4]
 800c3cc:	68db      	ldr	r3, [r3, #12]
 800c3ce:	6f79      	ldr	r1, [r7, #116]	; 0x74
 800c3d0:	4618      	mov	r0, r3
 800c3d2:	f7f4 fcaf 	bl	8000d34 <__aeabi_fmul>
 800c3d6:	4603      	mov	r3, r0
 800c3d8:	4619      	mov	r1, r3
 800c3da:	4628      	mov	r0, r5
 800c3dc:	f7f4 fba2 	bl	8000b24 <__addsf3>
 800c3e0:	4603      	mov	r3, r0
 800c3e2:	461d      	mov	r5, r3
 800c3e4:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800c3e6:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 800c3e8:	f7f4 fca4 	bl	8000d34 <__aeabi_fmul>
 800c3ec:	4603      	mov	r3, r0
 800c3ee:	4619      	mov	r1, r3
 800c3f0:	4628      	mov	r0, r5
 800c3f2:	f7f4 fb95 	bl	8000b20 <__aeabi_fsub>
 800c3f6:	4603      	mov	r3, r0
 800c3f8:	461d      	mov	r5, r3
 800c3fa:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800c3fc:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 800c3fe:	f7f4 fc99 	bl	8000d34 <__aeabi_fmul>
 800c402:	4603      	mov	r3, r0
 800c404:	4619      	mov	r1, r3
 800c406:	4628      	mov	r0, r5
 800c408:	f7f4 fb8c 	bl	8000b24 <__addsf3>
 800c40c:	4603      	mov	r3, r0
 800c40e:	461d      	mov	r5, r3
 800c410:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800c412:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 800c414:	f7f4 fc8e 	bl	8000d34 <__aeabi_fmul>
 800c418:	4603      	mov	r3, r0
 800c41a:	4619      	mov	r1, r3
 800c41c:	4628      	mov	r0, r5
 800c41e:	f7f4 fb7f 	bl	8000b20 <__aeabi_fsub>
 800c422:	4603      	mov	r3, r0
 800c424:	461d      	mov	r5, r3
 800c426:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800c428:	6f78      	ldr	r0, [r7, #116]	; 0x74
 800c42a:	f7f4 fc83 	bl	8000d34 <__aeabi_fmul>
 800c42e:	4603      	mov	r3, r0
 800c430:	4619      	mov	r1, r3
 800c432:	4628      	mov	r0, r5
 800c434:	f7f4 fb76 	bl	8000b24 <__addsf3>
 800c438:	4603      	mov	r3, r0
 800c43a:	4619      	mov	r1, r3
 800c43c:	4620      	mov	r0, r4
 800c43e:	f7f4 fc79 	bl	8000d34 <__aeabi_fmul>
 800c442:	4603      	mov	r3, r0
 800c444:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800c446:	4618      	mov	r0, r3
 800c448:	f7f4 fd28 	bl	8000e9c <__aeabi_fdiv>
 800c44c:	4603      	mov	r3, r0
 800c44e:	633b      	str	r3, [r7, #48]	; 0x30
	float Kt13=(Qgps*(Qap*S1_2 + S1_2*S3_3 - S1_3*S3_2 + S1_2*S3_4 - S1_4*S3_2 + S1_2*S4_3 - S1_3*S4_2 + S1_2*S4_4 - S1_4*S4_2))/A;
 800c450:	687b      	ldr	r3, [r7, #4]
 800c452:	f8d3 4250 	ldr.w	r4, [r3, #592]	; 0x250
 800c456:	687b      	ldr	r3, [r7, #4]
 800c458:	f8d3 3244 	ldr.w	r3, [r3, #580]	; 0x244
 800c45c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800c45e:	4618      	mov	r0, r3
 800c460:	f7f4 fc68 	bl	8000d34 <__aeabi_fmul>
 800c464:	4603      	mov	r3, r0
 800c466:	461d      	mov	r5, r3
 800c468:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800c46a:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 800c46c:	f7f4 fc62 	bl	8000d34 <__aeabi_fmul>
 800c470:	4603      	mov	r3, r0
 800c472:	4619      	mov	r1, r3
 800c474:	4628      	mov	r0, r5
 800c476:	f7f4 fb55 	bl	8000b24 <__addsf3>
 800c47a:	4603      	mov	r3, r0
 800c47c:	461d      	mov	r5, r3
 800c47e:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800c480:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 800c482:	f7f4 fc57 	bl	8000d34 <__aeabi_fmul>
 800c486:	4603      	mov	r3, r0
 800c488:	4619      	mov	r1, r3
 800c48a:	4628      	mov	r0, r5
 800c48c:	f7f4 fb48 	bl	8000b20 <__aeabi_fsub>
 800c490:	4603      	mov	r3, r0
 800c492:	461d      	mov	r5, r3
 800c494:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800c496:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 800c498:	f7f4 fc4c 	bl	8000d34 <__aeabi_fmul>
 800c49c:	4603      	mov	r3, r0
 800c49e:	4619      	mov	r1, r3
 800c4a0:	4628      	mov	r0, r5
 800c4a2:	f7f4 fb3f 	bl	8000b24 <__addsf3>
 800c4a6:	4603      	mov	r3, r0
 800c4a8:	461d      	mov	r5, r3
 800c4aa:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800c4ac:	6f78      	ldr	r0, [r7, #116]	; 0x74
 800c4ae:	f7f4 fc41 	bl	8000d34 <__aeabi_fmul>
 800c4b2:	4603      	mov	r3, r0
 800c4b4:	4619      	mov	r1, r3
 800c4b6:	4628      	mov	r0, r5
 800c4b8:	f7f4 fb32 	bl	8000b20 <__aeabi_fsub>
 800c4bc:	4603      	mov	r3, r0
 800c4be:	461d      	mov	r5, r3
 800c4c0:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800c4c2:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 800c4c4:	f7f4 fc36 	bl	8000d34 <__aeabi_fmul>
 800c4c8:	4603      	mov	r3, r0
 800c4ca:	4619      	mov	r1, r3
 800c4cc:	4628      	mov	r0, r5
 800c4ce:	f7f4 fb29 	bl	8000b24 <__addsf3>
 800c4d2:	4603      	mov	r3, r0
 800c4d4:	461d      	mov	r5, r3
 800c4d6:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800c4d8:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 800c4da:	f7f4 fc2b 	bl	8000d34 <__aeabi_fmul>
 800c4de:	4603      	mov	r3, r0
 800c4e0:	4619      	mov	r1, r3
 800c4e2:	4628      	mov	r0, r5
 800c4e4:	f7f4 fb1c 	bl	8000b20 <__aeabi_fsub>
 800c4e8:	4603      	mov	r3, r0
 800c4ea:	461d      	mov	r5, r3
 800c4ec:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800c4ee:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 800c4f0:	f7f4 fc20 	bl	8000d34 <__aeabi_fmul>
 800c4f4:	4603      	mov	r3, r0
 800c4f6:	4619      	mov	r1, r3
 800c4f8:	4628      	mov	r0, r5
 800c4fa:	f7f4 fb13 	bl	8000b24 <__addsf3>
 800c4fe:	4603      	mov	r3, r0
 800c500:	461d      	mov	r5, r3
 800c502:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800c504:	6f78      	ldr	r0, [r7, #116]	; 0x74
 800c506:	f7f4 fc15 	bl	8000d34 <__aeabi_fmul>
 800c50a:	4603      	mov	r3, r0
 800c50c:	4619      	mov	r1, r3
 800c50e:	4628      	mov	r0, r5
 800c510:	f7f4 fb06 	bl	8000b20 <__aeabi_fsub>
 800c514:	4603      	mov	r3, r0
 800c516:	4619      	mov	r1, r3
 800c518:	4620      	mov	r0, r4
 800c51a:	f7f4 fc0b 	bl	8000d34 <__aeabi_fmul>
 800c51e:	4603      	mov	r3, r0
 800c520:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800c522:	4618      	mov	r0, r3
 800c524:	f7f4 fcba 	bl	8000e9c <__aeabi_fdiv>
 800c528:	4603      	mov	r3, r0
 800c52a:	62fb      	str	r3, [r7, #44]	; 0x2c
	float Kt21=(Qgps_v*(Qap*S2_1 + S2_1*S3_3 - S2_3*S3_1 + S2_1*S3_4 - S2_4*S3_1 + S2_1*S4_3 - S2_3*S4_1 + S2_1*S4_4 - S2_4*S4_1))/A;
 800c52c:	687b      	ldr	r3, [r7, #4]
 800c52e:	68dc      	ldr	r4, [r3, #12]
 800c530:	687b      	ldr	r3, [r7, #4]
 800c532:	f8d3 3244 	ldr.w	r3, [r3, #580]	; 0x244
 800c536:	6f39      	ldr	r1, [r7, #112]	; 0x70
 800c538:	4618      	mov	r0, r3
 800c53a:	f7f4 fbfb 	bl	8000d34 <__aeabi_fmul>
 800c53e:	4603      	mov	r3, r0
 800c540:	461d      	mov	r5, r3
 800c542:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800c544:	6f38      	ldr	r0, [r7, #112]	; 0x70
 800c546:	f7f4 fbf5 	bl	8000d34 <__aeabi_fmul>
 800c54a:	4603      	mov	r3, r0
 800c54c:	4619      	mov	r1, r3
 800c54e:	4628      	mov	r0, r5
 800c550:	f7f4 fae8 	bl	8000b24 <__addsf3>
 800c554:	4603      	mov	r3, r0
 800c556:	461d      	mov	r5, r3
 800c558:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800c55a:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 800c55c:	f7f4 fbea 	bl	8000d34 <__aeabi_fmul>
 800c560:	4603      	mov	r3, r0
 800c562:	4619      	mov	r1, r3
 800c564:	4628      	mov	r0, r5
 800c566:	f7f4 fadb 	bl	8000b20 <__aeabi_fsub>
 800c56a:	4603      	mov	r3, r0
 800c56c:	461d      	mov	r5, r3
 800c56e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800c570:	6f38      	ldr	r0, [r7, #112]	; 0x70
 800c572:	f7f4 fbdf 	bl	8000d34 <__aeabi_fmul>
 800c576:	4603      	mov	r3, r0
 800c578:	4619      	mov	r1, r3
 800c57a:	4628      	mov	r0, r5
 800c57c:	f7f4 fad2 	bl	8000b24 <__addsf3>
 800c580:	4603      	mov	r3, r0
 800c582:	461d      	mov	r5, r3
 800c584:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800c586:	6e78      	ldr	r0, [r7, #100]	; 0x64
 800c588:	f7f4 fbd4 	bl	8000d34 <__aeabi_fmul>
 800c58c:	4603      	mov	r3, r0
 800c58e:	4619      	mov	r1, r3
 800c590:	4628      	mov	r0, r5
 800c592:	f7f4 fac5 	bl	8000b20 <__aeabi_fsub>
 800c596:	4603      	mov	r3, r0
 800c598:	461d      	mov	r5, r3
 800c59a:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800c59c:	6f38      	ldr	r0, [r7, #112]	; 0x70
 800c59e:	f7f4 fbc9 	bl	8000d34 <__aeabi_fmul>
 800c5a2:	4603      	mov	r3, r0
 800c5a4:	4619      	mov	r1, r3
 800c5a6:	4628      	mov	r0, r5
 800c5a8:	f7f4 fabc 	bl	8000b24 <__addsf3>
 800c5ac:	4603      	mov	r3, r0
 800c5ae:	461d      	mov	r5, r3
 800c5b0:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800c5b2:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 800c5b4:	f7f4 fbbe 	bl	8000d34 <__aeabi_fmul>
 800c5b8:	4603      	mov	r3, r0
 800c5ba:	4619      	mov	r1, r3
 800c5bc:	4628      	mov	r0, r5
 800c5be:	f7f4 faaf 	bl	8000b20 <__aeabi_fsub>
 800c5c2:	4603      	mov	r3, r0
 800c5c4:	461d      	mov	r5, r3
 800c5c6:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800c5c8:	6f38      	ldr	r0, [r7, #112]	; 0x70
 800c5ca:	f7f4 fbb3 	bl	8000d34 <__aeabi_fmul>
 800c5ce:	4603      	mov	r3, r0
 800c5d0:	4619      	mov	r1, r3
 800c5d2:	4628      	mov	r0, r5
 800c5d4:	f7f4 faa6 	bl	8000b24 <__addsf3>
 800c5d8:	4603      	mov	r3, r0
 800c5da:	461d      	mov	r5, r3
 800c5dc:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800c5de:	6e78      	ldr	r0, [r7, #100]	; 0x64
 800c5e0:	f7f4 fba8 	bl	8000d34 <__aeabi_fmul>
 800c5e4:	4603      	mov	r3, r0
 800c5e6:	4619      	mov	r1, r3
 800c5e8:	4628      	mov	r0, r5
 800c5ea:	f7f4 fa99 	bl	8000b20 <__aeabi_fsub>
 800c5ee:	4603      	mov	r3, r0
 800c5f0:	4619      	mov	r1, r3
 800c5f2:	4620      	mov	r0, r4
 800c5f4:	f7f4 fb9e 	bl	8000d34 <__aeabi_fmul>
 800c5f8:	4603      	mov	r3, r0
 800c5fa:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800c5fc:	4618      	mov	r0, r3
 800c5fe:	f7f4 fc4d 	bl	8000e9c <__aeabi_fdiv>
 800c602:	4603      	mov	r3, r0
 800c604:	62bb      	str	r3, [r7, #40]	; 0x28
	float Kt22=(Qgps_v*(Qgps*S2_3 + Qgps*S2_4 + S1_1*S2_3 - S1_3*S2_1 + S1_1*S2_4 - S1_4*S2_1))/A;
 800c606:	687b      	ldr	r3, [r7, #4]
 800c608:	68dc      	ldr	r4, [r3, #12]
 800c60a:	687b      	ldr	r3, [r7, #4]
 800c60c:	f8d3 3250 	ldr.w	r3, [r3, #592]	; 0x250
 800c610:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800c612:	4618      	mov	r0, r3
 800c614:	f7f4 fb8e 	bl	8000d34 <__aeabi_fmul>
 800c618:	4603      	mov	r3, r0
 800c61a:	461d      	mov	r5, r3
 800c61c:	687b      	ldr	r3, [r7, #4]
 800c61e:	f8d3 3250 	ldr.w	r3, [r3, #592]	; 0x250
 800c622:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800c624:	4618      	mov	r0, r3
 800c626:	f7f4 fb85 	bl	8000d34 <__aeabi_fmul>
 800c62a:	4603      	mov	r3, r0
 800c62c:	4619      	mov	r1, r3
 800c62e:	4628      	mov	r0, r5
 800c630:	f7f4 fa78 	bl	8000b24 <__addsf3>
 800c634:	4603      	mov	r3, r0
 800c636:	461d      	mov	r5, r3
 800c638:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800c63a:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 800c63e:	f7f4 fb79 	bl	8000d34 <__aeabi_fmul>
 800c642:	4603      	mov	r3, r0
 800c644:	4619      	mov	r1, r3
 800c646:	4628      	mov	r0, r5
 800c648:	f7f4 fa6c 	bl	8000b24 <__addsf3>
 800c64c:	4603      	mov	r3, r0
 800c64e:	461d      	mov	r5, r3
 800c650:	6f39      	ldr	r1, [r7, #112]	; 0x70
 800c652:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 800c654:	f7f4 fb6e 	bl	8000d34 <__aeabi_fmul>
 800c658:	4603      	mov	r3, r0
 800c65a:	4619      	mov	r1, r3
 800c65c:	4628      	mov	r0, r5
 800c65e:	f7f4 fa5f 	bl	8000b20 <__aeabi_fsub>
 800c662:	4603      	mov	r3, r0
 800c664:	461d      	mov	r5, r3
 800c666:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800c668:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 800c66c:	f7f4 fb62 	bl	8000d34 <__aeabi_fmul>
 800c670:	4603      	mov	r3, r0
 800c672:	4619      	mov	r1, r3
 800c674:	4628      	mov	r0, r5
 800c676:	f7f4 fa55 	bl	8000b24 <__addsf3>
 800c67a:	4603      	mov	r3, r0
 800c67c:	461d      	mov	r5, r3
 800c67e:	6f39      	ldr	r1, [r7, #112]	; 0x70
 800c680:	6f78      	ldr	r0, [r7, #116]	; 0x74
 800c682:	f7f4 fb57 	bl	8000d34 <__aeabi_fmul>
 800c686:	4603      	mov	r3, r0
 800c688:	4619      	mov	r1, r3
 800c68a:	4628      	mov	r0, r5
 800c68c:	f7f4 fa48 	bl	8000b20 <__aeabi_fsub>
 800c690:	4603      	mov	r3, r0
 800c692:	4619      	mov	r1, r3
 800c694:	4620      	mov	r0, r4
 800c696:	f7f4 fb4d 	bl	8000d34 <__aeabi_fmul>
 800c69a:	4603      	mov	r3, r0
 800c69c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800c69e:	4618      	mov	r0, r3
 800c6a0:	f7f4 fbfc 	bl	8000e9c <__aeabi_fdiv>
 800c6a4:	4603      	mov	r3, r0
 800c6a6:	627b      	str	r3, [r7, #36]	; 0x24
	float Kt23=1 - (Qap*Qgps*Qgps_v + Qap*Qgps_v*S1_1 + Qgps*Qgps_v*S3_3 + Qgps*Qgps_v*S3_4 + Qgps*Qgps_v*S4_3 + Qgps*Qgps_v*S4_4 + Qgps_v*S1_1*S3_3 - Qgps_v*S1_3*S3_1 + Qgps_v*S1_1*S3_4 - Qgps_v*S1_4*S3_1 + Qgps_v*S1_1*S4_3 - Qgps_v*S1_3*S4_1 + Qgps_v*S1_1*S4_4 - Qgps_v*S1_4*S4_1)/A;
 800c6a8:	687b      	ldr	r3, [r7, #4]
 800c6aa:	f8d3 2244 	ldr.w	r2, [r3, #580]	; 0x244
 800c6ae:	687b      	ldr	r3, [r7, #4]
 800c6b0:	f8d3 3250 	ldr.w	r3, [r3, #592]	; 0x250
 800c6b4:	4619      	mov	r1, r3
 800c6b6:	4610      	mov	r0, r2
 800c6b8:	f7f4 fb3c 	bl	8000d34 <__aeabi_fmul>
 800c6bc:	4603      	mov	r3, r0
 800c6be:	461a      	mov	r2, r3
 800c6c0:	687b      	ldr	r3, [r7, #4]
 800c6c2:	68db      	ldr	r3, [r3, #12]
 800c6c4:	4619      	mov	r1, r3
 800c6c6:	4610      	mov	r0, r2
 800c6c8:	f7f4 fb34 	bl	8000d34 <__aeabi_fmul>
 800c6cc:	4603      	mov	r3, r0
 800c6ce:	461c      	mov	r4, r3
 800c6d0:	687b      	ldr	r3, [r7, #4]
 800c6d2:	f8d3 2244 	ldr.w	r2, [r3, #580]	; 0x244
 800c6d6:	687b      	ldr	r3, [r7, #4]
 800c6d8:	68db      	ldr	r3, [r3, #12]
 800c6da:	4619      	mov	r1, r3
 800c6dc:	4610      	mov	r0, r2
 800c6de:	f7f4 fb29 	bl	8000d34 <__aeabi_fmul>
 800c6e2:	4603      	mov	r3, r0
 800c6e4:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 800c6e8:	4618      	mov	r0, r3
 800c6ea:	f7f4 fb23 	bl	8000d34 <__aeabi_fmul>
 800c6ee:	4603      	mov	r3, r0
 800c6f0:	4619      	mov	r1, r3
 800c6f2:	4620      	mov	r0, r4
 800c6f4:	f7f4 fa16 	bl	8000b24 <__addsf3>
 800c6f8:	4603      	mov	r3, r0
 800c6fa:	461c      	mov	r4, r3
 800c6fc:	687b      	ldr	r3, [r7, #4]
 800c6fe:	f8d3 2250 	ldr.w	r2, [r3, #592]	; 0x250
 800c702:	687b      	ldr	r3, [r7, #4]
 800c704:	68db      	ldr	r3, [r3, #12]
 800c706:	4619      	mov	r1, r3
 800c708:	4610      	mov	r0, r2
 800c70a:	f7f4 fb13 	bl	8000d34 <__aeabi_fmul>
 800c70e:	4603      	mov	r3, r0
 800c710:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800c712:	4618      	mov	r0, r3
 800c714:	f7f4 fb0e 	bl	8000d34 <__aeabi_fmul>
 800c718:	4603      	mov	r3, r0
 800c71a:	4619      	mov	r1, r3
 800c71c:	4620      	mov	r0, r4
 800c71e:	f7f4 fa01 	bl	8000b24 <__addsf3>
 800c722:	4603      	mov	r3, r0
 800c724:	461c      	mov	r4, r3
 800c726:	687b      	ldr	r3, [r7, #4]
 800c728:	f8d3 2250 	ldr.w	r2, [r3, #592]	; 0x250
 800c72c:	687b      	ldr	r3, [r7, #4]
 800c72e:	68db      	ldr	r3, [r3, #12]
 800c730:	4619      	mov	r1, r3
 800c732:	4610      	mov	r0, r2
 800c734:	f7f4 fafe 	bl	8000d34 <__aeabi_fmul>
 800c738:	4603      	mov	r3, r0
 800c73a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800c73c:	4618      	mov	r0, r3
 800c73e:	f7f4 faf9 	bl	8000d34 <__aeabi_fmul>
 800c742:	4603      	mov	r3, r0
 800c744:	4619      	mov	r1, r3
 800c746:	4620      	mov	r0, r4
 800c748:	f7f4 f9ec 	bl	8000b24 <__addsf3>
 800c74c:	4603      	mov	r3, r0
 800c74e:	461c      	mov	r4, r3
 800c750:	687b      	ldr	r3, [r7, #4]
 800c752:	f8d3 2250 	ldr.w	r2, [r3, #592]	; 0x250
 800c756:	687b      	ldr	r3, [r7, #4]
 800c758:	68db      	ldr	r3, [r3, #12]
 800c75a:	4619      	mov	r1, r3
 800c75c:	4610      	mov	r0, r2
 800c75e:	f7f4 fae9 	bl	8000d34 <__aeabi_fmul>
 800c762:	4603      	mov	r3, r0
 800c764:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800c766:	4618      	mov	r0, r3
 800c768:	f7f4 fae4 	bl	8000d34 <__aeabi_fmul>
 800c76c:	4603      	mov	r3, r0
 800c76e:	4619      	mov	r1, r3
 800c770:	4620      	mov	r0, r4
 800c772:	f7f4 f9d7 	bl	8000b24 <__addsf3>
 800c776:	4603      	mov	r3, r0
 800c778:	461c      	mov	r4, r3
 800c77a:	687b      	ldr	r3, [r7, #4]
 800c77c:	f8d3 2250 	ldr.w	r2, [r3, #592]	; 0x250
 800c780:	687b      	ldr	r3, [r7, #4]
 800c782:	68db      	ldr	r3, [r3, #12]
 800c784:	4619      	mov	r1, r3
 800c786:	4610      	mov	r0, r2
 800c788:	f7f4 fad4 	bl	8000d34 <__aeabi_fmul>
 800c78c:	4603      	mov	r3, r0
 800c78e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800c790:	4618      	mov	r0, r3
 800c792:	f7f4 facf 	bl	8000d34 <__aeabi_fmul>
 800c796:	4603      	mov	r3, r0
 800c798:	4619      	mov	r1, r3
 800c79a:	4620      	mov	r0, r4
 800c79c:	f7f4 f9c2 	bl	8000b24 <__addsf3>
 800c7a0:	4603      	mov	r3, r0
 800c7a2:	461c      	mov	r4, r3
 800c7a4:	687b      	ldr	r3, [r7, #4]
 800c7a6:	68db      	ldr	r3, [r3, #12]
 800c7a8:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 800c7ac:	4618      	mov	r0, r3
 800c7ae:	f7f4 fac1 	bl	8000d34 <__aeabi_fmul>
 800c7b2:	4603      	mov	r3, r0
 800c7b4:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800c7b6:	4618      	mov	r0, r3
 800c7b8:	f7f4 fabc 	bl	8000d34 <__aeabi_fmul>
 800c7bc:	4603      	mov	r3, r0
 800c7be:	4619      	mov	r1, r3
 800c7c0:	4620      	mov	r0, r4
 800c7c2:	f7f4 f9af 	bl	8000b24 <__addsf3>
 800c7c6:	4603      	mov	r3, r0
 800c7c8:	461c      	mov	r4, r3
 800c7ca:	687b      	ldr	r3, [r7, #4]
 800c7cc:	68db      	ldr	r3, [r3, #12]
 800c7ce:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 800c7d0:	4618      	mov	r0, r3
 800c7d2:	f7f4 faaf 	bl	8000d34 <__aeabi_fmul>
 800c7d6:	4603      	mov	r3, r0
 800c7d8:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800c7da:	4618      	mov	r0, r3
 800c7dc:	f7f4 faaa 	bl	8000d34 <__aeabi_fmul>
 800c7e0:	4603      	mov	r3, r0
 800c7e2:	4619      	mov	r1, r3
 800c7e4:	4620      	mov	r0, r4
 800c7e6:	f7f4 f99b 	bl	8000b20 <__aeabi_fsub>
 800c7ea:	4603      	mov	r3, r0
 800c7ec:	461c      	mov	r4, r3
 800c7ee:	687b      	ldr	r3, [r7, #4]
 800c7f0:	68db      	ldr	r3, [r3, #12]
 800c7f2:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 800c7f6:	4618      	mov	r0, r3
 800c7f8:	f7f4 fa9c 	bl	8000d34 <__aeabi_fmul>
 800c7fc:	4603      	mov	r3, r0
 800c7fe:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800c800:	4618      	mov	r0, r3
 800c802:	f7f4 fa97 	bl	8000d34 <__aeabi_fmul>
 800c806:	4603      	mov	r3, r0
 800c808:	4619      	mov	r1, r3
 800c80a:	4620      	mov	r0, r4
 800c80c:	f7f4 f98a 	bl	8000b24 <__addsf3>
 800c810:	4603      	mov	r3, r0
 800c812:	461c      	mov	r4, r3
 800c814:	687b      	ldr	r3, [r7, #4]
 800c816:	68db      	ldr	r3, [r3, #12]
 800c818:	6f79      	ldr	r1, [r7, #116]	; 0x74
 800c81a:	4618      	mov	r0, r3
 800c81c:	f7f4 fa8a 	bl	8000d34 <__aeabi_fmul>
 800c820:	4603      	mov	r3, r0
 800c822:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800c824:	4618      	mov	r0, r3
 800c826:	f7f4 fa85 	bl	8000d34 <__aeabi_fmul>
 800c82a:	4603      	mov	r3, r0
 800c82c:	4619      	mov	r1, r3
 800c82e:	4620      	mov	r0, r4
 800c830:	f7f4 f976 	bl	8000b20 <__aeabi_fsub>
 800c834:	4603      	mov	r3, r0
 800c836:	461c      	mov	r4, r3
 800c838:	687b      	ldr	r3, [r7, #4]
 800c83a:	68db      	ldr	r3, [r3, #12]
 800c83c:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 800c840:	4618      	mov	r0, r3
 800c842:	f7f4 fa77 	bl	8000d34 <__aeabi_fmul>
 800c846:	4603      	mov	r3, r0
 800c848:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800c84a:	4618      	mov	r0, r3
 800c84c:	f7f4 fa72 	bl	8000d34 <__aeabi_fmul>
 800c850:	4603      	mov	r3, r0
 800c852:	4619      	mov	r1, r3
 800c854:	4620      	mov	r0, r4
 800c856:	f7f4 f965 	bl	8000b24 <__addsf3>
 800c85a:	4603      	mov	r3, r0
 800c85c:	461c      	mov	r4, r3
 800c85e:	687b      	ldr	r3, [r7, #4]
 800c860:	68db      	ldr	r3, [r3, #12]
 800c862:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 800c864:	4618      	mov	r0, r3
 800c866:	f7f4 fa65 	bl	8000d34 <__aeabi_fmul>
 800c86a:	4603      	mov	r3, r0
 800c86c:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800c86e:	4618      	mov	r0, r3
 800c870:	f7f4 fa60 	bl	8000d34 <__aeabi_fmul>
 800c874:	4603      	mov	r3, r0
 800c876:	4619      	mov	r1, r3
 800c878:	4620      	mov	r0, r4
 800c87a:	f7f4 f951 	bl	8000b20 <__aeabi_fsub>
 800c87e:	4603      	mov	r3, r0
 800c880:	461c      	mov	r4, r3
 800c882:	687b      	ldr	r3, [r7, #4]
 800c884:	68db      	ldr	r3, [r3, #12]
 800c886:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 800c88a:	4618      	mov	r0, r3
 800c88c:	f7f4 fa52 	bl	8000d34 <__aeabi_fmul>
 800c890:	4603      	mov	r3, r0
 800c892:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800c894:	4618      	mov	r0, r3
 800c896:	f7f4 fa4d 	bl	8000d34 <__aeabi_fmul>
 800c89a:	4603      	mov	r3, r0
 800c89c:	4619      	mov	r1, r3
 800c89e:	4620      	mov	r0, r4
 800c8a0:	f7f4 f940 	bl	8000b24 <__addsf3>
 800c8a4:	4603      	mov	r3, r0
 800c8a6:	461c      	mov	r4, r3
 800c8a8:	687b      	ldr	r3, [r7, #4]
 800c8aa:	68db      	ldr	r3, [r3, #12]
 800c8ac:	6f79      	ldr	r1, [r7, #116]	; 0x74
 800c8ae:	4618      	mov	r0, r3
 800c8b0:	f7f4 fa40 	bl	8000d34 <__aeabi_fmul>
 800c8b4:	4603      	mov	r3, r0
 800c8b6:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800c8b8:	4618      	mov	r0, r3
 800c8ba:	f7f4 fa3b 	bl	8000d34 <__aeabi_fmul>
 800c8be:	4603      	mov	r3, r0
 800c8c0:	4619      	mov	r1, r3
 800c8c2:	4620      	mov	r0, r4
 800c8c4:	f7f4 f92c 	bl	8000b20 <__aeabi_fsub>
 800c8c8:	4603      	mov	r3, r0
 800c8ca:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800c8cc:	4618      	mov	r0, r3
 800c8ce:	f7f4 fae5 	bl	8000e9c <__aeabi_fdiv>
 800c8d2:	4603      	mov	r3, r0
 800c8d4:	4619      	mov	r1, r3
 800c8d6:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800c8da:	f7f4 f921 	bl	8000b20 <__aeabi_fsub>
 800c8de:	4603      	mov	r3, r0
 800c8e0:	623b      	str	r3, [r7, #32]
	float Kt31=(Qap*Qgps_v*S3_1 - Qap*S2_1*S3_2 + Qap*S2_2*S3_1 + Qgps_v*S3_1*S4_3 - Qgps_v*S3_3*S4_1 + Qgps_v*S3_1*S4_4 - Qgps_v*S3_4*S4_1 - S2_1*S3_2*S4_3 + S2_1*S3_3*S4_2 + S2_2*S3_1*S4_3 - S2_2*S3_3*S4_1 - S2_3*S3_1*S4_2 + S2_3*S3_2*S4_1 - S2_1*S3_2*S4_4 + S2_1*S3_4*S4_2 + S2_2*S3_1*S4_4 - S2_2*S3_4*S4_1 - S2_4*S3_1*S4_2 + S2_4*S3_2*S4_1)/A;
 800c8e2:	687b      	ldr	r3, [r7, #4]
 800c8e4:	f8d3 2244 	ldr.w	r2, [r3, #580]	; 0x244
 800c8e8:	687b      	ldr	r3, [r7, #4]
 800c8ea:	68db      	ldr	r3, [r3, #12]
 800c8ec:	4619      	mov	r1, r3
 800c8ee:	4610      	mov	r0, r2
 800c8f0:	f7f4 fa20 	bl	8000d34 <__aeabi_fmul>
 800c8f4:	4603      	mov	r3, r0
 800c8f6:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800c8f8:	4618      	mov	r0, r3
 800c8fa:	f7f4 fa1b 	bl	8000d34 <__aeabi_fmul>
 800c8fe:	4603      	mov	r3, r0
 800c900:	461c      	mov	r4, r3
 800c902:	687b      	ldr	r3, [r7, #4]
 800c904:	f8d3 3244 	ldr.w	r3, [r3, #580]	; 0x244
 800c908:	6f39      	ldr	r1, [r7, #112]	; 0x70
 800c90a:	4618      	mov	r0, r3
 800c90c:	f7f4 fa12 	bl	8000d34 <__aeabi_fmul>
 800c910:	4603      	mov	r3, r0
 800c912:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800c914:	4618      	mov	r0, r3
 800c916:	f7f4 fa0d 	bl	8000d34 <__aeabi_fmul>
 800c91a:	4603      	mov	r3, r0
 800c91c:	4619      	mov	r1, r3
 800c91e:	4620      	mov	r0, r4
 800c920:	f7f4 f8fe 	bl	8000b20 <__aeabi_fsub>
 800c924:	4603      	mov	r3, r0
 800c926:	461c      	mov	r4, r3
 800c928:	687b      	ldr	r3, [r7, #4]
 800c92a:	f8d3 3244 	ldr.w	r3, [r3, #580]	; 0x244
 800c92e:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800c930:	4618      	mov	r0, r3
 800c932:	f7f4 f9ff 	bl	8000d34 <__aeabi_fmul>
 800c936:	4603      	mov	r3, r0
 800c938:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800c93a:	4618      	mov	r0, r3
 800c93c:	f7f4 f9fa 	bl	8000d34 <__aeabi_fmul>
 800c940:	4603      	mov	r3, r0
 800c942:	4619      	mov	r1, r3
 800c944:	4620      	mov	r0, r4
 800c946:	f7f4 f8ed 	bl	8000b24 <__addsf3>
 800c94a:	4603      	mov	r3, r0
 800c94c:	461c      	mov	r4, r3
 800c94e:	687b      	ldr	r3, [r7, #4]
 800c950:	68db      	ldr	r3, [r3, #12]
 800c952:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800c954:	4618      	mov	r0, r3
 800c956:	f7f4 f9ed 	bl	8000d34 <__aeabi_fmul>
 800c95a:	4603      	mov	r3, r0
 800c95c:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800c95e:	4618      	mov	r0, r3
 800c960:	f7f4 f9e8 	bl	8000d34 <__aeabi_fmul>
 800c964:	4603      	mov	r3, r0
 800c966:	4619      	mov	r1, r3
 800c968:	4620      	mov	r0, r4
 800c96a:	f7f4 f8db 	bl	8000b24 <__addsf3>
 800c96e:	4603      	mov	r3, r0
 800c970:	461c      	mov	r4, r3
 800c972:	687b      	ldr	r3, [r7, #4]
 800c974:	68db      	ldr	r3, [r3, #12]
 800c976:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800c978:	4618      	mov	r0, r3
 800c97a:	f7f4 f9db 	bl	8000d34 <__aeabi_fmul>
 800c97e:	4603      	mov	r3, r0
 800c980:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800c982:	4618      	mov	r0, r3
 800c984:	f7f4 f9d6 	bl	8000d34 <__aeabi_fmul>
 800c988:	4603      	mov	r3, r0
 800c98a:	4619      	mov	r1, r3
 800c98c:	4620      	mov	r0, r4
 800c98e:	f7f4 f8c7 	bl	8000b20 <__aeabi_fsub>
 800c992:	4603      	mov	r3, r0
 800c994:	461c      	mov	r4, r3
 800c996:	687b      	ldr	r3, [r7, #4]
 800c998:	68db      	ldr	r3, [r3, #12]
 800c99a:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800c99c:	4618      	mov	r0, r3
 800c99e:	f7f4 f9c9 	bl	8000d34 <__aeabi_fmul>
 800c9a2:	4603      	mov	r3, r0
 800c9a4:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800c9a6:	4618      	mov	r0, r3
 800c9a8:	f7f4 f9c4 	bl	8000d34 <__aeabi_fmul>
 800c9ac:	4603      	mov	r3, r0
 800c9ae:	4619      	mov	r1, r3
 800c9b0:	4620      	mov	r0, r4
 800c9b2:	f7f4 f8b7 	bl	8000b24 <__addsf3>
 800c9b6:	4603      	mov	r3, r0
 800c9b8:	461c      	mov	r4, r3
 800c9ba:	687b      	ldr	r3, [r7, #4]
 800c9bc:	68db      	ldr	r3, [r3, #12]
 800c9be:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800c9c0:	4618      	mov	r0, r3
 800c9c2:	f7f4 f9b7 	bl	8000d34 <__aeabi_fmul>
 800c9c6:	4603      	mov	r3, r0
 800c9c8:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800c9ca:	4618      	mov	r0, r3
 800c9cc:	f7f4 f9b2 	bl	8000d34 <__aeabi_fmul>
 800c9d0:	4603      	mov	r3, r0
 800c9d2:	4619      	mov	r1, r3
 800c9d4:	4620      	mov	r0, r4
 800c9d6:	f7f4 f8a3 	bl	8000b20 <__aeabi_fsub>
 800c9da:	4603      	mov	r3, r0
 800c9dc:	461c      	mov	r4, r3
 800c9de:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800c9e0:	6f38      	ldr	r0, [r7, #112]	; 0x70
 800c9e2:	f7f4 f9a7 	bl	8000d34 <__aeabi_fmul>
 800c9e6:	4603      	mov	r3, r0
 800c9e8:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800c9ea:	4618      	mov	r0, r3
 800c9ec:	f7f4 f9a2 	bl	8000d34 <__aeabi_fmul>
 800c9f0:	4603      	mov	r3, r0
 800c9f2:	4619      	mov	r1, r3
 800c9f4:	4620      	mov	r0, r4
 800c9f6:	f7f4 f893 	bl	8000b20 <__aeabi_fsub>
 800c9fa:	4603      	mov	r3, r0
 800c9fc:	461c      	mov	r4, r3
 800c9fe:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800ca00:	6f38      	ldr	r0, [r7, #112]	; 0x70
 800ca02:	f7f4 f997 	bl	8000d34 <__aeabi_fmul>
 800ca06:	4603      	mov	r3, r0
 800ca08:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800ca0a:	4618      	mov	r0, r3
 800ca0c:	f7f4 f992 	bl	8000d34 <__aeabi_fmul>
 800ca10:	4603      	mov	r3, r0
 800ca12:	4619      	mov	r1, r3
 800ca14:	4620      	mov	r0, r4
 800ca16:	f7f4 f885 	bl	8000b24 <__addsf3>
 800ca1a:	4603      	mov	r3, r0
 800ca1c:	461c      	mov	r4, r3
 800ca1e:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800ca20:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800ca22:	f7f4 f987 	bl	8000d34 <__aeabi_fmul>
 800ca26:	4603      	mov	r3, r0
 800ca28:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800ca2a:	4618      	mov	r0, r3
 800ca2c:	f7f4 f982 	bl	8000d34 <__aeabi_fmul>
 800ca30:	4603      	mov	r3, r0
 800ca32:	4619      	mov	r1, r3
 800ca34:	4620      	mov	r0, r4
 800ca36:	f7f4 f875 	bl	8000b24 <__addsf3>
 800ca3a:	4603      	mov	r3, r0
 800ca3c:	461c      	mov	r4, r3
 800ca3e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800ca40:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800ca42:	f7f4 f977 	bl	8000d34 <__aeabi_fmul>
 800ca46:	4603      	mov	r3, r0
 800ca48:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800ca4a:	4618      	mov	r0, r3
 800ca4c:	f7f4 f972 	bl	8000d34 <__aeabi_fmul>
 800ca50:	4603      	mov	r3, r0
 800ca52:	4619      	mov	r1, r3
 800ca54:	4620      	mov	r0, r4
 800ca56:	f7f4 f863 	bl	8000b20 <__aeabi_fsub>
 800ca5a:	4603      	mov	r3, r0
 800ca5c:	461c      	mov	r4, r3
 800ca5e:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800ca60:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 800ca62:	f7f4 f967 	bl	8000d34 <__aeabi_fmul>
 800ca66:	4603      	mov	r3, r0
 800ca68:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800ca6a:	4618      	mov	r0, r3
 800ca6c:	f7f4 f962 	bl	8000d34 <__aeabi_fmul>
 800ca70:	4603      	mov	r3, r0
 800ca72:	4619      	mov	r1, r3
 800ca74:	4620      	mov	r0, r4
 800ca76:	f7f4 f853 	bl	8000b20 <__aeabi_fsub>
 800ca7a:	4603      	mov	r3, r0
 800ca7c:	461c      	mov	r4, r3
 800ca7e:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800ca80:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 800ca82:	f7f4 f957 	bl	8000d34 <__aeabi_fmul>
 800ca86:	4603      	mov	r3, r0
 800ca88:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800ca8a:	4618      	mov	r0, r3
 800ca8c:	f7f4 f952 	bl	8000d34 <__aeabi_fmul>
 800ca90:	4603      	mov	r3, r0
 800ca92:	4619      	mov	r1, r3
 800ca94:	4620      	mov	r0, r4
 800ca96:	f7f4 f845 	bl	8000b24 <__addsf3>
 800ca9a:	4603      	mov	r3, r0
 800ca9c:	461c      	mov	r4, r3
 800ca9e:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800caa0:	6f38      	ldr	r0, [r7, #112]	; 0x70
 800caa2:	f7f4 f947 	bl	8000d34 <__aeabi_fmul>
 800caa6:	4603      	mov	r3, r0
 800caa8:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800caaa:	4618      	mov	r0, r3
 800caac:	f7f4 f942 	bl	8000d34 <__aeabi_fmul>
 800cab0:	4603      	mov	r3, r0
 800cab2:	4619      	mov	r1, r3
 800cab4:	4620      	mov	r0, r4
 800cab6:	f7f4 f833 	bl	8000b20 <__aeabi_fsub>
 800caba:	4603      	mov	r3, r0
 800cabc:	461c      	mov	r4, r3
 800cabe:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800cac0:	6f38      	ldr	r0, [r7, #112]	; 0x70
 800cac2:	f7f4 f937 	bl	8000d34 <__aeabi_fmul>
 800cac6:	4603      	mov	r3, r0
 800cac8:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800caca:	4618      	mov	r0, r3
 800cacc:	f7f4 f932 	bl	8000d34 <__aeabi_fmul>
 800cad0:	4603      	mov	r3, r0
 800cad2:	4619      	mov	r1, r3
 800cad4:	4620      	mov	r0, r4
 800cad6:	f7f4 f825 	bl	8000b24 <__addsf3>
 800cada:	4603      	mov	r3, r0
 800cadc:	461c      	mov	r4, r3
 800cade:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800cae0:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800cae2:	f7f4 f927 	bl	8000d34 <__aeabi_fmul>
 800cae6:	4603      	mov	r3, r0
 800cae8:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800caea:	4618      	mov	r0, r3
 800caec:	f7f4 f922 	bl	8000d34 <__aeabi_fmul>
 800caf0:	4603      	mov	r3, r0
 800caf2:	4619      	mov	r1, r3
 800caf4:	4620      	mov	r0, r4
 800caf6:	f7f4 f815 	bl	8000b24 <__addsf3>
 800cafa:	4603      	mov	r3, r0
 800cafc:	461c      	mov	r4, r3
 800cafe:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800cb00:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800cb02:	f7f4 f917 	bl	8000d34 <__aeabi_fmul>
 800cb06:	4603      	mov	r3, r0
 800cb08:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800cb0a:	4618      	mov	r0, r3
 800cb0c:	f7f4 f912 	bl	8000d34 <__aeabi_fmul>
 800cb10:	4603      	mov	r3, r0
 800cb12:	4619      	mov	r1, r3
 800cb14:	4620      	mov	r0, r4
 800cb16:	f7f4 f803 	bl	8000b20 <__aeabi_fsub>
 800cb1a:	4603      	mov	r3, r0
 800cb1c:	461c      	mov	r4, r3
 800cb1e:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800cb20:	6e78      	ldr	r0, [r7, #100]	; 0x64
 800cb22:	f7f4 f907 	bl	8000d34 <__aeabi_fmul>
 800cb26:	4603      	mov	r3, r0
 800cb28:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800cb2a:	4618      	mov	r0, r3
 800cb2c:	f7f4 f902 	bl	8000d34 <__aeabi_fmul>
 800cb30:	4603      	mov	r3, r0
 800cb32:	4619      	mov	r1, r3
 800cb34:	4620      	mov	r0, r4
 800cb36:	f7f3 fff3 	bl	8000b20 <__aeabi_fsub>
 800cb3a:	4603      	mov	r3, r0
 800cb3c:	461c      	mov	r4, r3
 800cb3e:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800cb40:	6e78      	ldr	r0, [r7, #100]	; 0x64
 800cb42:	f7f4 f8f7 	bl	8000d34 <__aeabi_fmul>
 800cb46:	4603      	mov	r3, r0
 800cb48:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800cb4a:	4618      	mov	r0, r3
 800cb4c:	f7f4 f8f2 	bl	8000d34 <__aeabi_fmul>
 800cb50:	4603      	mov	r3, r0
 800cb52:	4619      	mov	r1, r3
 800cb54:	4620      	mov	r0, r4
 800cb56:	f7f3 ffe5 	bl	8000b24 <__addsf3>
 800cb5a:	4603      	mov	r3, r0
 800cb5c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800cb5e:	4618      	mov	r0, r3
 800cb60:	f7f4 f99c 	bl	8000e9c <__aeabi_fdiv>
 800cb64:	4603      	mov	r3, r0
 800cb66:	61fb      	str	r3, [r7, #28]
	float Kt32=(Qgps*Qgps_v*S3_3 + Qgps*Qgps_v*S3_4 + Qgps*S2_2*S3_3 - Qgps*S2_3*S3_2 + Qgps*S2_2*S3_4 - Qgps*S2_4*S3_2 + Qgps_v*S1_1*S3_3 - Qgps_v*S1_3*S3_1 + Qgps_v*S1_1*S3_4 - Qgps_v*S1_4*S3_1 + S1_1*S2_2*S3_3 - S1_1*S2_3*S3_2 - S1_2*S2_1*S3_3 + S1_2*S2_3*S3_1 + S1_3*S2_1*S3_2 - S1_3*S2_2*S3_1 + S1_1*S2_2*S3_4 - S1_1*S2_4*S3_2 - S1_2*S2_1*S3_4 + S1_2*S2_4*S3_1 + S1_4*S2_1*S3_2 - S1_4*S2_2*S3_1)/A;
 800cb68:	687b      	ldr	r3, [r7, #4]
 800cb6a:	f8d3 2250 	ldr.w	r2, [r3, #592]	; 0x250
 800cb6e:	687b      	ldr	r3, [r7, #4]
 800cb70:	68db      	ldr	r3, [r3, #12]
 800cb72:	4619      	mov	r1, r3
 800cb74:	4610      	mov	r0, r2
 800cb76:	f7f4 f8dd 	bl	8000d34 <__aeabi_fmul>
 800cb7a:	4603      	mov	r3, r0
 800cb7c:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800cb7e:	4618      	mov	r0, r3
 800cb80:	f7f4 f8d8 	bl	8000d34 <__aeabi_fmul>
 800cb84:	4603      	mov	r3, r0
 800cb86:	461c      	mov	r4, r3
 800cb88:	687b      	ldr	r3, [r7, #4]
 800cb8a:	f8d3 2250 	ldr.w	r2, [r3, #592]	; 0x250
 800cb8e:	687b      	ldr	r3, [r7, #4]
 800cb90:	68db      	ldr	r3, [r3, #12]
 800cb92:	4619      	mov	r1, r3
 800cb94:	4610      	mov	r0, r2
 800cb96:	f7f4 f8cd 	bl	8000d34 <__aeabi_fmul>
 800cb9a:	4603      	mov	r3, r0
 800cb9c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800cb9e:	4618      	mov	r0, r3
 800cba0:	f7f4 f8c8 	bl	8000d34 <__aeabi_fmul>
 800cba4:	4603      	mov	r3, r0
 800cba6:	4619      	mov	r1, r3
 800cba8:	4620      	mov	r0, r4
 800cbaa:	f7f3 ffbb 	bl	8000b24 <__addsf3>
 800cbae:	4603      	mov	r3, r0
 800cbb0:	461c      	mov	r4, r3
 800cbb2:	687b      	ldr	r3, [r7, #4]
 800cbb4:	f8d3 3250 	ldr.w	r3, [r3, #592]	; 0x250
 800cbb8:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800cbba:	4618      	mov	r0, r3
 800cbbc:	f7f4 f8ba 	bl	8000d34 <__aeabi_fmul>
 800cbc0:	4603      	mov	r3, r0
 800cbc2:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800cbc4:	4618      	mov	r0, r3
 800cbc6:	f7f4 f8b5 	bl	8000d34 <__aeabi_fmul>
 800cbca:	4603      	mov	r3, r0
 800cbcc:	4619      	mov	r1, r3
 800cbce:	4620      	mov	r0, r4
 800cbd0:	f7f3 ffa8 	bl	8000b24 <__addsf3>
 800cbd4:	4603      	mov	r3, r0
 800cbd6:	461c      	mov	r4, r3
 800cbd8:	687b      	ldr	r3, [r7, #4]
 800cbda:	f8d3 3250 	ldr.w	r3, [r3, #592]	; 0x250
 800cbde:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800cbe0:	4618      	mov	r0, r3
 800cbe2:	f7f4 f8a7 	bl	8000d34 <__aeabi_fmul>
 800cbe6:	4603      	mov	r3, r0
 800cbe8:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800cbea:	4618      	mov	r0, r3
 800cbec:	f7f4 f8a2 	bl	8000d34 <__aeabi_fmul>
 800cbf0:	4603      	mov	r3, r0
 800cbf2:	4619      	mov	r1, r3
 800cbf4:	4620      	mov	r0, r4
 800cbf6:	f7f3 ff93 	bl	8000b20 <__aeabi_fsub>
 800cbfa:	4603      	mov	r3, r0
 800cbfc:	461c      	mov	r4, r3
 800cbfe:	687b      	ldr	r3, [r7, #4]
 800cc00:	f8d3 3250 	ldr.w	r3, [r3, #592]	; 0x250
 800cc04:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800cc06:	4618      	mov	r0, r3
 800cc08:	f7f4 f894 	bl	8000d34 <__aeabi_fmul>
 800cc0c:	4603      	mov	r3, r0
 800cc0e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800cc10:	4618      	mov	r0, r3
 800cc12:	f7f4 f88f 	bl	8000d34 <__aeabi_fmul>
 800cc16:	4603      	mov	r3, r0
 800cc18:	4619      	mov	r1, r3
 800cc1a:	4620      	mov	r0, r4
 800cc1c:	f7f3 ff82 	bl	8000b24 <__addsf3>
 800cc20:	4603      	mov	r3, r0
 800cc22:	461c      	mov	r4, r3
 800cc24:	687b      	ldr	r3, [r7, #4]
 800cc26:	f8d3 3250 	ldr.w	r3, [r3, #592]	; 0x250
 800cc2a:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800cc2c:	4618      	mov	r0, r3
 800cc2e:	f7f4 f881 	bl	8000d34 <__aeabi_fmul>
 800cc32:	4603      	mov	r3, r0
 800cc34:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800cc36:	4618      	mov	r0, r3
 800cc38:	f7f4 f87c 	bl	8000d34 <__aeabi_fmul>
 800cc3c:	4603      	mov	r3, r0
 800cc3e:	4619      	mov	r1, r3
 800cc40:	4620      	mov	r0, r4
 800cc42:	f7f3 ff6d 	bl	8000b20 <__aeabi_fsub>
 800cc46:	4603      	mov	r3, r0
 800cc48:	461c      	mov	r4, r3
 800cc4a:	687b      	ldr	r3, [r7, #4]
 800cc4c:	68db      	ldr	r3, [r3, #12]
 800cc4e:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 800cc52:	4618      	mov	r0, r3
 800cc54:	f7f4 f86e 	bl	8000d34 <__aeabi_fmul>
 800cc58:	4603      	mov	r3, r0
 800cc5a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800cc5c:	4618      	mov	r0, r3
 800cc5e:	f7f4 f869 	bl	8000d34 <__aeabi_fmul>
 800cc62:	4603      	mov	r3, r0
 800cc64:	4619      	mov	r1, r3
 800cc66:	4620      	mov	r0, r4
 800cc68:	f7f3 ff5c 	bl	8000b24 <__addsf3>
 800cc6c:	4603      	mov	r3, r0
 800cc6e:	461c      	mov	r4, r3
 800cc70:	687b      	ldr	r3, [r7, #4]
 800cc72:	68db      	ldr	r3, [r3, #12]
 800cc74:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 800cc76:	4618      	mov	r0, r3
 800cc78:	f7f4 f85c 	bl	8000d34 <__aeabi_fmul>
 800cc7c:	4603      	mov	r3, r0
 800cc7e:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800cc80:	4618      	mov	r0, r3
 800cc82:	f7f4 f857 	bl	8000d34 <__aeabi_fmul>
 800cc86:	4603      	mov	r3, r0
 800cc88:	4619      	mov	r1, r3
 800cc8a:	4620      	mov	r0, r4
 800cc8c:	f7f3 ff48 	bl	8000b20 <__aeabi_fsub>
 800cc90:	4603      	mov	r3, r0
 800cc92:	461c      	mov	r4, r3
 800cc94:	687b      	ldr	r3, [r7, #4]
 800cc96:	68db      	ldr	r3, [r3, #12]
 800cc98:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 800cc9c:	4618      	mov	r0, r3
 800cc9e:	f7f4 f849 	bl	8000d34 <__aeabi_fmul>
 800cca2:	4603      	mov	r3, r0
 800cca4:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800cca6:	4618      	mov	r0, r3
 800cca8:	f7f4 f844 	bl	8000d34 <__aeabi_fmul>
 800ccac:	4603      	mov	r3, r0
 800ccae:	4619      	mov	r1, r3
 800ccb0:	4620      	mov	r0, r4
 800ccb2:	f7f3 ff37 	bl	8000b24 <__addsf3>
 800ccb6:	4603      	mov	r3, r0
 800ccb8:	461c      	mov	r4, r3
 800ccba:	687b      	ldr	r3, [r7, #4]
 800ccbc:	68db      	ldr	r3, [r3, #12]
 800ccbe:	6f79      	ldr	r1, [r7, #116]	; 0x74
 800ccc0:	4618      	mov	r0, r3
 800ccc2:	f7f4 f837 	bl	8000d34 <__aeabi_fmul>
 800ccc6:	4603      	mov	r3, r0
 800ccc8:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800ccca:	4618      	mov	r0, r3
 800cccc:	f7f4 f832 	bl	8000d34 <__aeabi_fmul>
 800ccd0:	4603      	mov	r3, r0
 800ccd2:	4619      	mov	r1, r3
 800ccd4:	4620      	mov	r0, r4
 800ccd6:	f7f3 ff23 	bl	8000b20 <__aeabi_fsub>
 800ccda:	4603      	mov	r3, r0
 800ccdc:	461c      	mov	r4, r3
 800ccde:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800cce0:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 800cce4:	f7f4 f826 	bl	8000d34 <__aeabi_fmul>
 800cce8:	4603      	mov	r3, r0
 800ccea:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800ccec:	4618      	mov	r0, r3
 800ccee:	f7f4 f821 	bl	8000d34 <__aeabi_fmul>
 800ccf2:	4603      	mov	r3, r0
 800ccf4:	4619      	mov	r1, r3
 800ccf6:	4620      	mov	r0, r4
 800ccf8:	f7f3 ff14 	bl	8000b24 <__addsf3>
 800ccfc:	4603      	mov	r3, r0
 800ccfe:	461c      	mov	r4, r3
 800cd00:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800cd02:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 800cd06:	f7f4 f815 	bl	8000d34 <__aeabi_fmul>
 800cd0a:	4603      	mov	r3, r0
 800cd0c:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800cd0e:	4618      	mov	r0, r3
 800cd10:	f7f4 f810 	bl	8000d34 <__aeabi_fmul>
 800cd14:	4603      	mov	r3, r0
 800cd16:	4619      	mov	r1, r3
 800cd18:	4620      	mov	r0, r4
 800cd1a:	f7f3 ff01 	bl	8000b20 <__aeabi_fsub>
 800cd1e:	4603      	mov	r3, r0
 800cd20:	461c      	mov	r4, r3
 800cd22:	6f39      	ldr	r1, [r7, #112]	; 0x70
 800cd24:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 800cd26:	f7f4 f805 	bl	8000d34 <__aeabi_fmul>
 800cd2a:	4603      	mov	r3, r0
 800cd2c:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800cd2e:	4618      	mov	r0, r3
 800cd30:	f7f4 f800 	bl	8000d34 <__aeabi_fmul>
 800cd34:	4603      	mov	r3, r0
 800cd36:	4619      	mov	r1, r3
 800cd38:	4620      	mov	r0, r4
 800cd3a:	f7f3 fef1 	bl	8000b20 <__aeabi_fsub>
 800cd3e:	4603      	mov	r3, r0
 800cd40:	461c      	mov	r4, r3
 800cd42:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800cd44:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 800cd46:	f7f3 fff5 	bl	8000d34 <__aeabi_fmul>
 800cd4a:	4603      	mov	r3, r0
 800cd4c:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800cd4e:	4618      	mov	r0, r3
 800cd50:	f7f3 fff0 	bl	8000d34 <__aeabi_fmul>
 800cd54:	4603      	mov	r3, r0
 800cd56:	4619      	mov	r1, r3
 800cd58:	4620      	mov	r0, r4
 800cd5a:	f7f3 fee3 	bl	8000b24 <__addsf3>
 800cd5e:	4603      	mov	r3, r0
 800cd60:	461c      	mov	r4, r3
 800cd62:	6f39      	ldr	r1, [r7, #112]	; 0x70
 800cd64:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 800cd66:	f7f3 ffe5 	bl	8000d34 <__aeabi_fmul>
 800cd6a:	4603      	mov	r3, r0
 800cd6c:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800cd6e:	4618      	mov	r0, r3
 800cd70:	f7f3 ffe0 	bl	8000d34 <__aeabi_fmul>
 800cd74:	4603      	mov	r3, r0
 800cd76:	4619      	mov	r1, r3
 800cd78:	4620      	mov	r0, r4
 800cd7a:	f7f3 fed3 	bl	8000b24 <__addsf3>
 800cd7e:	4603      	mov	r3, r0
 800cd80:	461c      	mov	r4, r3
 800cd82:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800cd84:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 800cd86:	f7f3 ffd5 	bl	8000d34 <__aeabi_fmul>
 800cd8a:	4603      	mov	r3, r0
 800cd8c:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800cd8e:	4618      	mov	r0, r3
 800cd90:	f7f3 ffd0 	bl	8000d34 <__aeabi_fmul>
 800cd94:	4603      	mov	r3, r0
 800cd96:	4619      	mov	r1, r3
 800cd98:	4620      	mov	r0, r4
 800cd9a:	f7f3 fec1 	bl	8000b20 <__aeabi_fsub>
 800cd9e:	4603      	mov	r3, r0
 800cda0:	461c      	mov	r4, r3
 800cda2:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800cda4:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 800cda8:	f7f3 ffc4 	bl	8000d34 <__aeabi_fmul>
 800cdac:	4603      	mov	r3, r0
 800cdae:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800cdb0:	4618      	mov	r0, r3
 800cdb2:	f7f3 ffbf 	bl	8000d34 <__aeabi_fmul>
 800cdb6:	4603      	mov	r3, r0
 800cdb8:	4619      	mov	r1, r3
 800cdba:	4620      	mov	r0, r4
 800cdbc:	f7f3 feb2 	bl	8000b24 <__addsf3>
 800cdc0:	4603      	mov	r3, r0
 800cdc2:	461c      	mov	r4, r3
 800cdc4:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800cdc6:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 800cdca:	f7f3 ffb3 	bl	8000d34 <__aeabi_fmul>
 800cdce:	4603      	mov	r3, r0
 800cdd0:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800cdd2:	4618      	mov	r0, r3
 800cdd4:	f7f3 ffae 	bl	8000d34 <__aeabi_fmul>
 800cdd8:	4603      	mov	r3, r0
 800cdda:	4619      	mov	r1, r3
 800cddc:	4620      	mov	r0, r4
 800cdde:	f7f3 fe9f 	bl	8000b20 <__aeabi_fsub>
 800cde2:	4603      	mov	r3, r0
 800cde4:	461c      	mov	r4, r3
 800cde6:	6f39      	ldr	r1, [r7, #112]	; 0x70
 800cde8:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 800cdea:	f7f3 ffa3 	bl	8000d34 <__aeabi_fmul>
 800cdee:	4603      	mov	r3, r0
 800cdf0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800cdf2:	4618      	mov	r0, r3
 800cdf4:	f7f3 ff9e 	bl	8000d34 <__aeabi_fmul>
 800cdf8:	4603      	mov	r3, r0
 800cdfa:	4619      	mov	r1, r3
 800cdfc:	4620      	mov	r0, r4
 800cdfe:	f7f3 fe8f 	bl	8000b20 <__aeabi_fsub>
 800ce02:	4603      	mov	r3, r0
 800ce04:	461c      	mov	r4, r3
 800ce06:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800ce08:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 800ce0a:	f7f3 ff93 	bl	8000d34 <__aeabi_fmul>
 800ce0e:	4603      	mov	r3, r0
 800ce10:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800ce12:	4618      	mov	r0, r3
 800ce14:	f7f3 ff8e 	bl	8000d34 <__aeabi_fmul>
 800ce18:	4603      	mov	r3, r0
 800ce1a:	4619      	mov	r1, r3
 800ce1c:	4620      	mov	r0, r4
 800ce1e:	f7f3 fe81 	bl	8000b24 <__addsf3>
 800ce22:	4603      	mov	r3, r0
 800ce24:	461c      	mov	r4, r3
 800ce26:	6f39      	ldr	r1, [r7, #112]	; 0x70
 800ce28:	6f78      	ldr	r0, [r7, #116]	; 0x74
 800ce2a:	f7f3 ff83 	bl	8000d34 <__aeabi_fmul>
 800ce2e:	4603      	mov	r3, r0
 800ce30:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800ce32:	4618      	mov	r0, r3
 800ce34:	f7f3 ff7e 	bl	8000d34 <__aeabi_fmul>
 800ce38:	4603      	mov	r3, r0
 800ce3a:	4619      	mov	r1, r3
 800ce3c:	4620      	mov	r0, r4
 800ce3e:	f7f3 fe71 	bl	8000b24 <__addsf3>
 800ce42:	4603      	mov	r3, r0
 800ce44:	461c      	mov	r4, r3
 800ce46:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800ce48:	6f78      	ldr	r0, [r7, #116]	; 0x74
 800ce4a:	f7f3 ff73 	bl	8000d34 <__aeabi_fmul>
 800ce4e:	4603      	mov	r3, r0
 800ce50:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800ce52:	4618      	mov	r0, r3
 800ce54:	f7f3 ff6e 	bl	8000d34 <__aeabi_fmul>
 800ce58:	4603      	mov	r3, r0
 800ce5a:	4619      	mov	r1, r3
 800ce5c:	4620      	mov	r0, r4
 800ce5e:	f7f3 fe5f 	bl	8000b20 <__aeabi_fsub>
 800ce62:	4603      	mov	r3, r0
 800ce64:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800ce66:	4618      	mov	r0, r3
 800ce68:	f7f4 f818 	bl	8000e9c <__aeabi_fdiv>
 800ce6c:	4603      	mov	r3, r0
 800ce6e:	61bb      	str	r3, [r7, #24]
	float Kt33=(Qap*Qgps*S3_2 + Qap*S1_1*S3_2 - Qap*S1_2*S3_1 + Qgps*S3_2*S4_3 - Qgps*S3_3*S4_2 + Qgps*S3_2*S4_4 - Qgps*S3_4*S4_2 + S1_1*S3_2*S4_3 - S1_1*S3_3*S4_2 - S1_2*S3_1*S4_3 + S1_2*S3_3*S4_1 + S1_3*S3_1*S4_2 - S1_3*S3_2*S4_1 + S1_1*S3_2*S4_4 - S1_1*S3_4*S4_2 - S1_2*S3_1*S4_4 + S1_2*S3_4*S4_1 + S1_4*S3_1*S4_2 - S1_4*S3_2*S4_1)/A;
 800ce70:	687b      	ldr	r3, [r7, #4]
 800ce72:	f8d3 2244 	ldr.w	r2, [r3, #580]	; 0x244
 800ce76:	687b      	ldr	r3, [r7, #4]
 800ce78:	f8d3 3250 	ldr.w	r3, [r3, #592]	; 0x250
 800ce7c:	4619      	mov	r1, r3
 800ce7e:	4610      	mov	r0, r2
 800ce80:	f7f3 ff58 	bl	8000d34 <__aeabi_fmul>
 800ce84:	4603      	mov	r3, r0
 800ce86:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800ce88:	4618      	mov	r0, r3
 800ce8a:	f7f3 ff53 	bl	8000d34 <__aeabi_fmul>
 800ce8e:	4603      	mov	r3, r0
 800ce90:	461c      	mov	r4, r3
 800ce92:	687b      	ldr	r3, [r7, #4]
 800ce94:	f8d3 3244 	ldr.w	r3, [r3, #580]	; 0x244
 800ce98:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 800ce9c:	4618      	mov	r0, r3
 800ce9e:	f7f3 ff49 	bl	8000d34 <__aeabi_fmul>
 800cea2:	4603      	mov	r3, r0
 800cea4:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800cea6:	4618      	mov	r0, r3
 800cea8:	f7f3 ff44 	bl	8000d34 <__aeabi_fmul>
 800ceac:	4603      	mov	r3, r0
 800ceae:	4619      	mov	r1, r3
 800ceb0:	4620      	mov	r0, r4
 800ceb2:	f7f3 fe37 	bl	8000b24 <__addsf3>
 800ceb6:	4603      	mov	r3, r0
 800ceb8:	461c      	mov	r4, r3
 800ceba:	687b      	ldr	r3, [r7, #4]
 800cebc:	f8d3 3244 	ldr.w	r3, [r3, #580]	; 0x244
 800cec0:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800cec2:	4618      	mov	r0, r3
 800cec4:	f7f3 ff36 	bl	8000d34 <__aeabi_fmul>
 800cec8:	4603      	mov	r3, r0
 800ceca:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800cecc:	4618      	mov	r0, r3
 800cece:	f7f3 ff31 	bl	8000d34 <__aeabi_fmul>
 800ced2:	4603      	mov	r3, r0
 800ced4:	4619      	mov	r1, r3
 800ced6:	4620      	mov	r0, r4
 800ced8:	f7f3 fe22 	bl	8000b20 <__aeabi_fsub>
 800cedc:	4603      	mov	r3, r0
 800cede:	461c      	mov	r4, r3
 800cee0:	687b      	ldr	r3, [r7, #4]
 800cee2:	f8d3 3250 	ldr.w	r3, [r3, #592]	; 0x250
 800cee6:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800cee8:	4618      	mov	r0, r3
 800ceea:	f7f3 ff23 	bl	8000d34 <__aeabi_fmul>
 800ceee:	4603      	mov	r3, r0
 800cef0:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800cef2:	4618      	mov	r0, r3
 800cef4:	f7f3 ff1e 	bl	8000d34 <__aeabi_fmul>
 800cef8:	4603      	mov	r3, r0
 800cefa:	4619      	mov	r1, r3
 800cefc:	4620      	mov	r0, r4
 800cefe:	f7f3 fe11 	bl	8000b24 <__addsf3>
 800cf02:	4603      	mov	r3, r0
 800cf04:	461c      	mov	r4, r3
 800cf06:	687b      	ldr	r3, [r7, #4]
 800cf08:	f8d3 3250 	ldr.w	r3, [r3, #592]	; 0x250
 800cf0c:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800cf0e:	4618      	mov	r0, r3
 800cf10:	f7f3 ff10 	bl	8000d34 <__aeabi_fmul>
 800cf14:	4603      	mov	r3, r0
 800cf16:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800cf18:	4618      	mov	r0, r3
 800cf1a:	f7f3 ff0b 	bl	8000d34 <__aeabi_fmul>
 800cf1e:	4603      	mov	r3, r0
 800cf20:	4619      	mov	r1, r3
 800cf22:	4620      	mov	r0, r4
 800cf24:	f7f3 fdfc 	bl	8000b20 <__aeabi_fsub>
 800cf28:	4603      	mov	r3, r0
 800cf2a:	461c      	mov	r4, r3
 800cf2c:	687b      	ldr	r3, [r7, #4]
 800cf2e:	f8d3 3250 	ldr.w	r3, [r3, #592]	; 0x250
 800cf32:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800cf34:	4618      	mov	r0, r3
 800cf36:	f7f3 fefd 	bl	8000d34 <__aeabi_fmul>
 800cf3a:	4603      	mov	r3, r0
 800cf3c:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800cf3e:	4618      	mov	r0, r3
 800cf40:	f7f3 fef8 	bl	8000d34 <__aeabi_fmul>
 800cf44:	4603      	mov	r3, r0
 800cf46:	4619      	mov	r1, r3
 800cf48:	4620      	mov	r0, r4
 800cf4a:	f7f3 fdeb 	bl	8000b24 <__addsf3>
 800cf4e:	4603      	mov	r3, r0
 800cf50:	461c      	mov	r4, r3
 800cf52:	687b      	ldr	r3, [r7, #4]
 800cf54:	f8d3 3250 	ldr.w	r3, [r3, #592]	; 0x250
 800cf58:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800cf5a:	4618      	mov	r0, r3
 800cf5c:	f7f3 feea 	bl	8000d34 <__aeabi_fmul>
 800cf60:	4603      	mov	r3, r0
 800cf62:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800cf64:	4618      	mov	r0, r3
 800cf66:	f7f3 fee5 	bl	8000d34 <__aeabi_fmul>
 800cf6a:	4603      	mov	r3, r0
 800cf6c:	4619      	mov	r1, r3
 800cf6e:	4620      	mov	r0, r4
 800cf70:	f7f3 fdd6 	bl	8000b20 <__aeabi_fsub>
 800cf74:	4603      	mov	r3, r0
 800cf76:	461c      	mov	r4, r3
 800cf78:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800cf7a:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 800cf7e:	f7f3 fed9 	bl	8000d34 <__aeabi_fmul>
 800cf82:	4603      	mov	r3, r0
 800cf84:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800cf86:	4618      	mov	r0, r3
 800cf88:	f7f3 fed4 	bl	8000d34 <__aeabi_fmul>
 800cf8c:	4603      	mov	r3, r0
 800cf8e:	4619      	mov	r1, r3
 800cf90:	4620      	mov	r0, r4
 800cf92:	f7f3 fdc7 	bl	8000b24 <__addsf3>
 800cf96:	4603      	mov	r3, r0
 800cf98:	461c      	mov	r4, r3
 800cf9a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800cf9c:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 800cfa0:	f7f3 fec8 	bl	8000d34 <__aeabi_fmul>
 800cfa4:	4603      	mov	r3, r0
 800cfa6:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800cfa8:	4618      	mov	r0, r3
 800cfaa:	f7f3 fec3 	bl	8000d34 <__aeabi_fmul>
 800cfae:	4603      	mov	r3, r0
 800cfb0:	4619      	mov	r1, r3
 800cfb2:	4620      	mov	r0, r4
 800cfb4:	f7f3 fdb4 	bl	8000b20 <__aeabi_fsub>
 800cfb8:	4603      	mov	r3, r0
 800cfba:	461c      	mov	r4, r3
 800cfbc:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800cfbe:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 800cfc0:	f7f3 feb8 	bl	8000d34 <__aeabi_fmul>
 800cfc4:	4603      	mov	r3, r0
 800cfc6:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800cfc8:	4618      	mov	r0, r3
 800cfca:	f7f3 feb3 	bl	8000d34 <__aeabi_fmul>
 800cfce:	4603      	mov	r3, r0
 800cfd0:	4619      	mov	r1, r3
 800cfd2:	4620      	mov	r0, r4
 800cfd4:	f7f3 fda4 	bl	8000b20 <__aeabi_fsub>
 800cfd8:	4603      	mov	r3, r0
 800cfda:	461c      	mov	r4, r3
 800cfdc:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800cfde:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 800cfe0:	f7f3 fea8 	bl	8000d34 <__aeabi_fmul>
 800cfe4:	4603      	mov	r3, r0
 800cfe6:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800cfe8:	4618      	mov	r0, r3
 800cfea:	f7f3 fea3 	bl	8000d34 <__aeabi_fmul>
 800cfee:	4603      	mov	r3, r0
 800cff0:	4619      	mov	r1, r3
 800cff2:	4620      	mov	r0, r4
 800cff4:	f7f3 fd96 	bl	8000b24 <__addsf3>
 800cff8:	4603      	mov	r3, r0
 800cffa:	461c      	mov	r4, r3
 800cffc:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800cffe:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 800d000:	f7f3 fe98 	bl	8000d34 <__aeabi_fmul>
 800d004:	4603      	mov	r3, r0
 800d006:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800d008:	4618      	mov	r0, r3
 800d00a:	f7f3 fe93 	bl	8000d34 <__aeabi_fmul>
 800d00e:	4603      	mov	r3, r0
 800d010:	4619      	mov	r1, r3
 800d012:	4620      	mov	r0, r4
 800d014:	f7f3 fd86 	bl	8000b24 <__addsf3>
 800d018:	4603      	mov	r3, r0
 800d01a:	461c      	mov	r4, r3
 800d01c:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800d01e:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 800d020:	f7f3 fe88 	bl	8000d34 <__aeabi_fmul>
 800d024:	4603      	mov	r3, r0
 800d026:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800d028:	4618      	mov	r0, r3
 800d02a:	f7f3 fe83 	bl	8000d34 <__aeabi_fmul>
 800d02e:	4603      	mov	r3, r0
 800d030:	4619      	mov	r1, r3
 800d032:	4620      	mov	r0, r4
 800d034:	f7f3 fd74 	bl	8000b20 <__aeabi_fsub>
 800d038:	4603      	mov	r3, r0
 800d03a:	461c      	mov	r4, r3
 800d03c:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800d03e:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 800d042:	f7f3 fe77 	bl	8000d34 <__aeabi_fmul>
 800d046:	4603      	mov	r3, r0
 800d048:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800d04a:	4618      	mov	r0, r3
 800d04c:	f7f3 fe72 	bl	8000d34 <__aeabi_fmul>
 800d050:	4603      	mov	r3, r0
 800d052:	4619      	mov	r1, r3
 800d054:	4620      	mov	r0, r4
 800d056:	f7f3 fd65 	bl	8000b24 <__addsf3>
 800d05a:	4603      	mov	r3, r0
 800d05c:	461c      	mov	r4, r3
 800d05e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800d060:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 800d064:	f7f3 fe66 	bl	8000d34 <__aeabi_fmul>
 800d068:	4603      	mov	r3, r0
 800d06a:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800d06c:	4618      	mov	r0, r3
 800d06e:	f7f3 fe61 	bl	8000d34 <__aeabi_fmul>
 800d072:	4603      	mov	r3, r0
 800d074:	4619      	mov	r1, r3
 800d076:	4620      	mov	r0, r4
 800d078:	f7f3 fd52 	bl	8000b20 <__aeabi_fsub>
 800d07c:	4603      	mov	r3, r0
 800d07e:	461c      	mov	r4, r3
 800d080:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800d082:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 800d084:	f7f3 fe56 	bl	8000d34 <__aeabi_fmul>
 800d088:	4603      	mov	r3, r0
 800d08a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800d08c:	4618      	mov	r0, r3
 800d08e:	f7f3 fe51 	bl	8000d34 <__aeabi_fmul>
 800d092:	4603      	mov	r3, r0
 800d094:	4619      	mov	r1, r3
 800d096:	4620      	mov	r0, r4
 800d098:	f7f3 fd42 	bl	8000b20 <__aeabi_fsub>
 800d09c:	4603      	mov	r3, r0
 800d09e:	461c      	mov	r4, r3
 800d0a0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800d0a2:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 800d0a4:	f7f3 fe46 	bl	8000d34 <__aeabi_fmul>
 800d0a8:	4603      	mov	r3, r0
 800d0aa:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800d0ac:	4618      	mov	r0, r3
 800d0ae:	f7f3 fe41 	bl	8000d34 <__aeabi_fmul>
 800d0b2:	4603      	mov	r3, r0
 800d0b4:	4619      	mov	r1, r3
 800d0b6:	4620      	mov	r0, r4
 800d0b8:	f7f3 fd34 	bl	8000b24 <__addsf3>
 800d0bc:	4603      	mov	r3, r0
 800d0be:	461c      	mov	r4, r3
 800d0c0:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800d0c2:	6f78      	ldr	r0, [r7, #116]	; 0x74
 800d0c4:	f7f3 fe36 	bl	8000d34 <__aeabi_fmul>
 800d0c8:	4603      	mov	r3, r0
 800d0ca:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800d0cc:	4618      	mov	r0, r3
 800d0ce:	f7f3 fe31 	bl	8000d34 <__aeabi_fmul>
 800d0d2:	4603      	mov	r3, r0
 800d0d4:	4619      	mov	r1, r3
 800d0d6:	4620      	mov	r0, r4
 800d0d8:	f7f3 fd24 	bl	8000b24 <__addsf3>
 800d0dc:	4603      	mov	r3, r0
 800d0de:	461c      	mov	r4, r3
 800d0e0:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800d0e2:	6f78      	ldr	r0, [r7, #116]	; 0x74
 800d0e4:	f7f3 fe26 	bl	8000d34 <__aeabi_fmul>
 800d0e8:	4603      	mov	r3, r0
 800d0ea:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800d0ec:	4618      	mov	r0, r3
 800d0ee:	f7f3 fe21 	bl	8000d34 <__aeabi_fmul>
 800d0f2:	4603      	mov	r3, r0
 800d0f4:	4619      	mov	r1, r3
 800d0f6:	4620      	mov	r0, r4
 800d0f8:	f7f3 fd12 	bl	8000b20 <__aeabi_fsub>
 800d0fc:	4603      	mov	r3, r0
 800d0fe:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800d100:	4618      	mov	r0, r3
 800d102:	f7f3 fecb 	bl	8000e9c <__aeabi_fdiv>
 800d106:	4603      	mov	r3, r0
 800d108:	617b      	str	r3, [r7, #20]
	float Kt41=(Qap*Qgps_v*S4_1 - Qap*S2_1*S4_2 + Qap*S2_2*S4_1 - Qgps_v*S3_1*S4_3 + Qgps_v*S3_3*S4_1 - Qgps_v*S3_1*S4_4 + Qgps_v*S3_4*S4_1 + S2_1*S3_2*S4_3 - S2_1*S3_3*S4_2 - S2_2*S3_1*S4_3 + S2_2*S3_3*S4_1 + S2_3*S3_1*S4_2 - S2_3*S3_2*S4_1 + S2_1*S3_2*S4_4 - S2_1*S3_4*S4_2 - S2_2*S3_1*S4_4 + S2_2*S3_4*S4_1 + S2_4*S3_1*S4_2 - S2_4*S3_2*S4_1)/A;
 800d10a:	687b      	ldr	r3, [r7, #4]
 800d10c:	f8d3 2244 	ldr.w	r2, [r3, #580]	; 0x244
 800d110:	687b      	ldr	r3, [r7, #4]
 800d112:	68db      	ldr	r3, [r3, #12]
 800d114:	4619      	mov	r1, r3
 800d116:	4610      	mov	r0, r2
 800d118:	f7f3 fe0c 	bl	8000d34 <__aeabi_fmul>
 800d11c:	4603      	mov	r3, r0
 800d11e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800d120:	4618      	mov	r0, r3
 800d122:	f7f3 fe07 	bl	8000d34 <__aeabi_fmul>
 800d126:	4603      	mov	r3, r0
 800d128:	461c      	mov	r4, r3
 800d12a:	687b      	ldr	r3, [r7, #4]
 800d12c:	f8d3 3244 	ldr.w	r3, [r3, #580]	; 0x244
 800d130:	6f39      	ldr	r1, [r7, #112]	; 0x70
 800d132:	4618      	mov	r0, r3
 800d134:	f7f3 fdfe 	bl	8000d34 <__aeabi_fmul>
 800d138:	4603      	mov	r3, r0
 800d13a:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800d13c:	4618      	mov	r0, r3
 800d13e:	f7f3 fdf9 	bl	8000d34 <__aeabi_fmul>
 800d142:	4603      	mov	r3, r0
 800d144:	4619      	mov	r1, r3
 800d146:	4620      	mov	r0, r4
 800d148:	f7f3 fcea 	bl	8000b20 <__aeabi_fsub>
 800d14c:	4603      	mov	r3, r0
 800d14e:	461c      	mov	r4, r3
 800d150:	687b      	ldr	r3, [r7, #4]
 800d152:	f8d3 3244 	ldr.w	r3, [r3, #580]	; 0x244
 800d156:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800d158:	4618      	mov	r0, r3
 800d15a:	f7f3 fdeb 	bl	8000d34 <__aeabi_fmul>
 800d15e:	4603      	mov	r3, r0
 800d160:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800d162:	4618      	mov	r0, r3
 800d164:	f7f3 fde6 	bl	8000d34 <__aeabi_fmul>
 800d168:	4603      	mov	r3, r0
 800d16a:	4619      	mov	r1, r3
 800d16c:	4620      	mov	r0, r4
 800d16e:	f7f3 fcd9 	bl	8000b24 <__addsf3>
 800d172:	4603      	mov	r3, r0
 800d174:	461c      	mov	r4, r3
 800d176:	687b      	ldr	r3, [r7, #4]
 800d178:	68db      	ldr	r3, [r3, #12]
 800d17a:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800d17c:	4618      	mov	r0, r3
 800d17e:	f7f3 fdd9 	bl	8000d34 <__aeabi_fmul>
 800d182:	4603      	mov	r3, r0
 800d184:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800d186:	4618      	mov	r0, r3
 800d188:	f7f3 fdd4 	bl	8000d34 <__aeabi_fmul>
 800d18c:	4603      	mov	r3, r0
 800d18e:	4619      	mov	r1, r3
 800d190:	4620      	mov	r0, r4
 800d192:	f7f3 fcc5 	bl	8000b20 <__aeabi_fsub>
 800d196:	4603      	mov	r3, r0
 800d198:	461c      	mov	r4, r3
 800d19a:	687b      	ldr	r3, [r7, #4]
 800d19c:	68db      	ldr	r3, [r3, #12]
 800d19e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800d1a0:	4618      	mov	r0, r3
 800d1a2:	f7f3 fdc7 	bl	8000d34 <__aeabi_fmul>
 800d1a6:	4603      	mov	r3, r0
 800d1a8:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800d1aa:	4618      	mov	r0, r3
 800d1ac:	f7f3 fdc2 	bl	8000d34 <__aeabi_fmul>
 800d1b0:	4603      	mov	r3, r0
 800d1b2:	4619      	mov	r1, r3
 800d1b4:	4620      	mov	r0, r4
 800d1b6:	f7f3 fcb5 	bl	8000b24 <__addsf3>
 800d1ba:	4603      	mov	r3, r0
 800d1bc:	461c      	mov	r4, r3
 800d1be:	687b      	ldr	r3, [r7, #4]
 800d1c0:	68db      	ldr	r3, [r3, #12]
 800d1c2:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800d1c4:	4618      	mov	r0, r3
 800d1c6:	f7f3 fdb5 	bl	8000d34 <__aeabi_fmul>
 800d1ca:	4603      	mov	r3, r0
 800d1cc:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800d1ce:	4618      	mov	r0, r3
 800d1d0:	f7f3 fdb0 	bl	8000d34 <__aeabi_fmul>
 800d1d4:	4603      	mov	r3, r0
 800d1d6:	4619      	mov	r1, r3
 800d1d8:	4620      	mov	r0, r4
 800d1da:	f7f3 fca1 	bl	8000b20 <__aeabi_fsub>
 800d1de:	4603      	mov	r3, r0
 800d1e0:	461c      	mov	r4, r3
 800d1e2:	687b      	ldr	r3, [r7, #4]
 800d1e4:	68db      	ldr	r3, [r3, #12]
 800d1e6:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800d1e8:	4618      	mov	r0, r3
 800d1ea:	f7f3 fda3 	bl	8000d34 <__aeabi_fmul>
 800d1ee:	4603      	mov	r3, r0
 800d1f0:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800d1f2:	4618      	mov	r0, r3
 800d1f4:	f7f3 fd9e 	bl	8000d34 <__aeabi_fmul>
 800d1f8:	4603      	mov	r3, r0
 800d1fa:	4619      	mov	r1, r3
 800d1fc:	4620      	mov	r0, r4
 800d1fe:	f7f3 fc91 	bl	8000b24 <__addsf3>
 800d202:	4603      	mov	r3, r0
 800d204:	461c      	mov	r4, r3
 800d206:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800d208:	6f38      	ldr	r0, [r7, #112]	; 0x70
 800d20a:	f7f3 fd93 	bl	8000d34 <__aeabi_fmul>
 800d20e:	4603      	mov	r3, r0
 800d210:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800d212:	4618      	mov	r0, r3
 800d214:	f7f3 fd8e 	bl	8000d34 <__aeabi_fmul>
 800d218:	4603      	mov	r3, r0
 800d21a:	4619      	mov	r1, r3
 800d21c:	4620      	mov	r0, r4
 800d21e:	f7f3 fc81 	bl	8000b24 <__addsf3>
 800d222:	4603      	mov	r3, r0
 800d224:	461c      	mov	r4, r3
 800d226:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800d228:	6f38      	ldr	r0, [r7, #112]	; 0x70
 800d22a:	f7f3 fd83 	bl	8000d34 <__aeabi_fmul>
 800d22e:	4603      	mov	r3, r0
 800d230:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800d232:	4618      	mov	r0, r3
 800d234:	f7f3 fd7e 	bl	8000d34 <__aeabi_fmul>
 800d238:	4603      	mov	r3, r0
 800d23a:	4619      	mov	r1, r3
 800d23c:	4620      	mov	r0, r4
 800d23e:	f7f3 fc6f 	bl	8000b20 <__aeabi_fsub>
 800d242:	4603      	mov	r3, r0
 800d244:	461c      	mov	r4, r3
 800d246:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800d248:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800d24a:	f7f3 fd73 	bl	8000d34 <__aeabi_fmul>
 800d24e:	4603      	mov	r3, r0
 800d250:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800d252:	4618      	mov	r0, r3
 800d254:	f7f3 fd6e 	bl	8000d34 <__aeabi_fmul>
 800d258:	4603      	mov	r3, r0
 800d25a:	4619      	mov	r1, r3
 800d25c:	4620      	mov	r0, r4
 800d25e:	f7f3 fc5f 	bl	8000b20 <__aeabi_fsub>
 800d262:	4603      	mov	r3, r0
 800d264:	461c      	mov	r4, r3
 800d266:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800d268:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800d26a:	f7f3 fd63 	bl	8000d34 <__aeabi_fmul>
 800d26e:	4603      	mov	r3, r0
 800d270:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800d272:	4618      	mov	r0, r3
 800d274:	f7f3 fd5e 	bl	8000d34 <__aeabi_fmul>
 800d278:	4603      	mov	r3, r0
 800d27a:	4619      	mov	r1, r3
 800d27c:	4620      	mov	r0, r4
 800d27e:	f7f3 fc51 	bl	8000b24 <__addsf3>
 800d282:	4603      	mov	r3, r0
 800d284:	461c      	mov	r4, r3
 800d286:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800d288:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 800d28a:	f7f3 fd53 	bl	8000d34 <__aeabi_fmul>
 800d28e:	4603      	mov	r3, r0
 800d290:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800d292:	4618      	mov	r0, r3
 800d294:	f7f3 fd4e 	bl	8000d34 <__aeabi_fmul>
 800d298:	4603      	mov	r3, r0
 800d29a:	4619      	mov	r1, r3
 800d29c:	4620      	mov	r0, r4
 800d29e:	f7f3 fc41 	bl	8000b24 <__addsf3>
 800d2a2:	4603      	mov	r3, r0
 800d2a4:	461c      	mov	r4, r3
 800d2a6:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800d2a8:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 800d2aa:	f7f3 fd43 	bl	8000d34 <__aeabi_fmul>
 800d2ae:	4603      	mov	r3, r0
 800d2b0:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800d2b2:	4618      	mov	r0, r3
 800d2b4:	f7f3 fd3e 	bl	8000d34 <__aeabi_fmul>
 800d2b8:	4603      	mov	r3, r0
 800d2ba:	4619      	mov	r1, r3
 800d2bc:	4620      	mov	r0, r4
 800d2be:	f7f3 fc2f 	bl	8000b20 <__aeabi_fsub>
 800d2c2:	4603      	mov	r3, r0
 800d2c4:	461c      	mov	r4, r3
 800d2c6:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800d2c8:	6f38      	ldr	r0, [r7, #112]	; 0x70
 800d2ca:	f7f3 fd33 	bl	8000d34 <__aeabi_fmul>
 800d2ce:	4603      	mov	r3, r0
 800d2d0:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800d2d2:	4618      	mov	r0, r3
 800d2d4:	f7f3 fd2e 	bl	8000d34 <__aeabi_fmul>
 800d2d8:	4603      	mov	r3, r0
 800d2da:	4619      	mov	r1, r3
 800d2dc:	4620      	mov	r0, r4
 800d2de:	f7f3 fc21 	bl	8000b24 <__addsf3>
 800d2e2:	4603      	mov	r3, r0
 800d2e4:	461c      	mov	r4, r3
 800d2e6:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800d2e8:	6f38      	ldr	r0, [r7, #112]	; 0x70
 800d2ea:	f7f3 fd23 	bl	8000d34 <__aeabi_fmul>
 800d2ee:	4603      	mov	r3, r0
 800d2f0:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800d2f2:	4618      	mov	r0, r3
 800d2f4:	f7f3 fd1e 	bl	8000d34 <__aeabi_fmul>
 800d2f8:	4603      	mov	r3, r0
 800d2fa:	4619      	mov	r1, r3
 800d2fc:	4620      	mov	r0, r4
 800d2fe:	f7f3 fc0f 	bl	8000b20 <__aeabi_fsub>
 800d302:	4603      	mov	r3, r0
 800d304:	461c      	mov	r4, r3
 800d306:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800d308:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800d30a:	f7f3 fd13 	bl	8000d34 <__aeabi_fmul>
 800d30e:	4603      	mov	r3, r0
 800d310:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800d312:	4618      	mov	r0, r3
 800d314:	f7f3 fd0e 	bl	8000d34 <__aeabi_fmul>
 800d318:	4603      	mov	r3, r0
 800d31a:	4619      	mov	r1, r3
 800d31c:	4620      	mov	r0, r4
 800d31e:	f7f3 fbff 	bl	8000b20 <__aeabi_fsub>
 800d322:	4603      	mov	r3, r0
 800d324:	461c      	mov	r4, r3
 800d326:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800d328:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800d32a:	f7f3 fd03 	bl	8000d34 <__aeabi_fmul>
 800d32e:	4603      	mov	r3, r0
 800d330:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800d332:	4618      	mov	r0, r3
 800d334:	f7f3 fcfe 	bl	8000d34 <__aeabi_fmul>
 800d338:	4603      	mov	r3, r0
 800d33a:	4619      	mov	r1, r3
 800d33c:	4620      	mov	r0, r4
 800d33e:	f7f3 fbf1 	bl	8000b24 <__addsf3>
 800d342:	4603      	mov	r3, r0
 800d344:	461c      	mov	r4, r3
 800d346:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800d348:	6e78      	ldr	r0, [r7, #100]	; 0x64
 800d34a:	f7f3 fcf3 	bl	8000d34 <__aeabi_fmul>
 800d34e:	4603      	mov	r3, r0
 800d350:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800d352:	4618      	mov	r0, r3
 800d354:	f7f3 fcee 	bl	8000d34 <__aeabi_fmul>
 800d358:	4603      	mov	r3, r0
 800d35a:	4619      	mov	r1, r3
 800d35c:	4620      	mov	r0, r4
 800d35e:	f7f3 fbe1 	bl	8000b24 <__addsf3>
 800d362:	4603      	mov	r3, r0
 800d364:	461c      	mov	r4, r3
 800d366:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800d368:	6e78      	ldr	r0, [r7, #100]	; 0x64
 800d36a:	f7f3 fce3 	bl	8000d34 <__aeabi_fmul>
 800d36e:	4603      	mov	r3, r0
 800d370:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800d372:	4618      	mov	r0, r3
 800d374:	f7f3 fcde 	bl	8000d34 <__aeabi_fmul>
 800d378:	4603      	mov	r3, r0
 800d37a:	4619      	mov	r1, r3
 800d37c:	4620      	mov	r0, r4
 800d37e:	f7f3 fbcf 	bl	8000b20 <__aeabi_fsub>
 800d382:	4603      	mov	r3, r0
 800d384:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800d386:	4618      	mov	r0, r3
 800d388:	f7f3 fd88 	bl	8000e9c <__aeabi_fdiv>
 800d38c:	4603      	mov	r3, r0
 800d38e:	613b      	str	r3, [r7, #16]
	float Kt42=(Qgps*Qgps_v*S4_3 + Qgps*Qgps_v*S4_4 + Qgps*S2_2*S4_3 - Qgps*S2_3*S4_2 + Qgps*S2_2*S4_4 - Qgps*S2_4*S4_2 + Qgps_v*S1_1*S4_3 - Qgps_v*S1_3*S4_1 + Qgps_v*S1_1*S4_4 - Qgps_v*S1_4*S4_1 + S1_1*S2_2*S4_3 - S1_1*S2_3*S4_2 - S1_2*S2_1*S4_3 + S1_2*S2_3*S4_1 + S1_3*S2_1*S4_2 - S1_3*S2_2*S4_1 + S1_1*S2_2*S4_4 - S1_1*S2_4*S4_2 - S1_2*S2_1*S4_4 + S1_2*S2_4*S4_1 + S1_4*S2_1*S4_2 - S1_4*S2_2*S4_1)/A;
 800d390:	687b      	ldr	r3, [r7, #4]
 800d392:	f8d3 2250 	ldr.w	r2, [r3, #592]	; 0x250
 800d396:	687b      	ldr	r3, [r7, #4]
 800d398:	68db      	ldr	r3, [r3, #12]
 800d39a:	4619      	mov	r1, r3
 800d39c:	4610      	mov	r0, r2
 800d39e:	f7f3 fcc9 	bl	8000d34 <__aeabi_fmul>
 800d3a2:	4603      	mov	r3, r0
 800d3a4:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800d3a6:	4618      	mov	r0, r3
 800d3a8:	f7f3 fcc4 	bl	8000d34 <__aeabi_fmul>
 800d3ac:	4603      	mov	r3, r0
 800d3ae:	461c      	mov	r4, r3
 800d3b0:	687b      	ldr	r3, [r7, #4]
 800d3b2:	f8d3 2250 	ldr.w	r2, [r3, #592]	; 0x250
 800d3b6:	687b      	ldr	r3, [r7, #4]
 800d3b8:	68db      	ldr	r3, [r3, #12]
 800d3ba:	4619      	mov	r1, r3
 800d3bc:	4610      	mov	r0, r2
 800d3be:	f7f3 fcb9 	bl	8000d34 <__aeabi_fmul>
 800d3c2:	4603      	mov	r3, r0
 800d3c4:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800d3c6:	4618      	mov	r0, r3
 800d3c8:	f7f3 fcb4 	bl	8000d34 <__aeabi_fmul>
 800d3cc:	4603      	mov	r3, r0
 800d3ce:	4619      	mov	r1, r3
 800d3d0:	4620      	mov	r0, r4
 800d3d2:	f7f3 fba7 	bl	8000b24 <__addsf3>
 800d3d6:	4603      	mov	r3, r0
 800d3d8:	461c      	mov	r4, r3
 800d3da:	687b      	ldr	r3, [r7, #4]
 800d3dc:	f8d3 3250 	ldr.w	r3, [r3, #592]	; 0x250
 800d3e0:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800d3e2:	4618      	mov	r0, r3
 800d3e4:	f7f3 fca6 	bl	8000d34 <__aeabi_fmul>
 800d3e8:	4603      	mov	r3, r0
 800d3ea:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800d3ec:	4618      	mov	r0, r3
 800d3ee:	f7f3 fca1 	bl	8000d34 <__aeabi_fmul>
 800d3f2:	4603      	mov	r3, r0
 800d3f4:	4619      	mov	r1, r3
 800d3f6:	4620      	mov	r0, r4
 800d3f8:	f7f3 fb94 	bl	8000b24 <__addsf3>
 800d3fc:	4603      	mov	r3, r0
 800d3fe:	461c      	mov	r4, r3
 800d400:	687b      	ldr	r3, [r7, #4]
 800d402:	f8d3 3250 	ldr.w	r3, [r3, #592]	; 0x250
 800d406:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800d408:	4618      	mov	r0, r3
 800d40a:	f7f3 fc93 	bl	8000d34 <__aeabi_fmul>
 800d40e:	4603      	mov	r3, r0
 800d410:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800d412:	4618      	mov	r0, r3
 800d414:	f7f3 fc8e 	bl	8000d34 <__aeabi_fmul>
 800d418:	4603      	mov	r3, r0
 800d41a:	4619      	mov	r1, r3
 800d41c:	4620      	mov	r0, r4
 800d41e:	f7f3 fb7f 	bl	8000b20 <__aeabi_fsub>
 800d422:	4603      	mov	r3, r0
 800d424:	461c      	mov	r4, r3
 800d426:	687b      	ldr	r3, [r7, #4]
 800d428:	f8d3 3250 	ldr.w	r3, [r3, #592]	; 0x250
 800d42c:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800d42e:	4618      	mov	r0, r3
 800d430:	f7f3 fc80 	bl	8000d34 <__aeabi_fmul>
 800d434:	4603      	mov	r3, r0
 800d436:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800d438:	4618      	mov	r0, r3
 800d43a:	f7f3 fc7b 	bl	8000d34 <__aeabi_fmul>
 800d43e:	4603      	mov	r3, r0
 800d440:	4619      	mov	r1, r3
 800d442:	4620      	mov	r0, r4
 800d444:	f7f3 fb6e 	bl	8000b24 <__addsf3>
 800d448:	4603      	mov	r3, r0
 800d44a:	461c      	mov	r4, r3
 800d44c:	687b      	ldr	r3, [r7, #4]
 800d44e:	f8d3 3250 	ldr.w	r3, [r3, #592]	; 0x250
 800d452:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800d454:	4618      	mov	r0, r3
 800d456:	f7f3 fc6d 	bl	8000d34 <__aeabi_fmul>
 800d45a:	4603      	mov	r3, r0
 800d45c:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800d45e:	4618      	mov	r0, r3
 800d460:	f7f3 fc68 	bl	8000d34 <__aeabi_fmul>
 800d464:	4603      	mov	r3, r0
 800d466:	4619      	mov	r1, r3
 800d468:	4620      	mov	r0, r4
 800d46a:	f7f3 fb59 	bl	8000b20 <__aeabi_fsub>
 800d46e:	4603      	mov	r3, r0
 800d470:	461c      	mov	r4, r3
 800d472:	687b      	ldr	r3, [r7, #4]
 800d474:	68db      	ldr	r3, [r3, #12]
 800d476:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 800d47a:	4618      	mov	r0, r3
 800d47c:	f7f3 fc5a 	bl	8000d34 <__aeabi_fmul>
 800d480:	4603      	mov	r3, r0
 800d482:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800d484:	4618      	mov	r0, r3
 800d486:	f7f3 fc55 	bl	8000d34 <__aeabi_fmul>
 800d48a:	4603      	mov	r3, r0
 800d48c:	4619      	mov	r1, r3
 800d48e:	4620      	mov	r0, r4
 800d490:	f7f3 fb48 	bl	8000b24 <__addsf3>
 800d494:	4603      	mov	r3, r0
 800d496:	461c      	mov	r4, r3
 800d498:	687b      	ldr	r3, [r7, #4]
 800d49a:	68db      	ldr	r3, [r3, #12]
 800d49c:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 800d49e:	4618      	mov	r0, r3
 800d4a0:	f7f3 fc48 	bl	8000d34 <__aeabi_fmul>
 800d4a4:	4603      	mov	r3, r0
 800d4a6:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800d4a8:	4618      	mov	r0, r3
 800d4aa:	f7f3 fc43 	bl	8000d34 <__aeabi_fmul>
 800d4ae:	4603      	mov	r3, r0
 800d4b0:	4619      	mov	r1, r3
 800d4b2:	4620      	mov	r0, r4
 800d4b4:	f7f3 fb34 	bl	8000b20 <__aeabi_fsub>
 800d4b8:	4603      	mov	r3, r0
 800d4ba:	461c      	mov	r4, r3
 800d4bc:	687b      	ldr	r3, [r7, #4]
 800d4be:	68db      	ldr	r3, [r3, #12]
 800d4c0:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 800d4c4:	4618      	mov	r0, r3
 800d4c6:	f7f3 fc35 	bl	8000d34 <__aeabi_fmul>
 800d4ca:	4603      	mov	r3, r0
 800d4cc:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800d4ce:	4618      	mov	r0, r3
 800d4d0:	f7f3 fc30 	bl	8000d34 <__aeabi_fmul>
 800d4d4:	4603      	mov	r3, r0
 800d4d6:	4619      	mov	r1, r3
 800d4d8:	4620      	mov	r0, r4
 800d4da:	f7f3 fb23 	bl	8000b24 <__addsf3>
 800d4de:	4603      	mov	r3, r0
 800d4e0:	461c      	mov	r4, r3
 800d4e2:	687b      	ldr	r3, [r7, #4]
 800d4e4:	68db      	ldr	r3, [r3, #12]
 800d4e6:	6f79      	ldr	r1, [r7, #116]	; 0x74
 800d4e8:	4618      	mov	r0, r3
 800d4ea:	f7f3 fc23 	bl	8000d34 <__aeabi_fmul>
 800d4ee:	4603      	mov	r3, r0
 800d4f0:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800d4f2:	4618      	mov	r0, r3
 800d4f4:	f7f3 fc1e 	bl	8000d34 <__aeabi_fmul>
 800d4f8:	4603      	mov	r3, r0
 800d4fa:	4619      	mov	r1, r3
 800d4fc:	4620      	mov	r0, r4
 800d4fe:	f7f3 fb0f 	bl	8000b20 <__aeabi_fsub>
 800d502:	4603      	mov	r3, r0
 800d504:	461c      	mov	r4, r3
 800d506:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800d508:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 800d50c:	f7f3 fc12 	bl	8000d34 <__aeabi_fmul>
 800d510:	4603      	mov	r3, r0
 800d512:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800d514:	4618      	mov	r0, r3
 800d516:	f7f3 fc0d 	bl	8000d34 <__aeabi_fmul>
 800d51a:	4603      	mov	r3, r0
 800d51c:	4619      	mov	r1, r3
 800d51e:	4620      	mov	r0, r4
 800d520:	f7f3 fb00 	bl	8000b24 <__addsf3>
 800d524:	4603      	mov	r3, r0
 800d526:	461c      	mov	r4, r3
 800d528:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800d52a:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 800d52e:	f7f3 fc01 	bl	8000d34 <__aeabi_fmul>
 800d532:	4603      	mov	r3, r0
 800d534:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800d536:	4618      	mov	r0, r3
 800d538:	f7f3 fbfc 	bl	8000d34 <__aeabi_fmul>
 800d53c:	4603      	mov	r3, r0
 800d53e:	4619      	mov	r1, r3
 800d540:	4620      	mov	r0, r4
 800d542:	f7f3 faed 	bl	8000b20 <__aeabi_fsub>
 800d546:	4603      	mov	r3, r0
 800d548:	461c      	mov	r4, r3
 800d54a:	6f39      	ldr	r1, [r7, #112]	; 0x70
 800d54c:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 800d54e:	f7f3 fbf1 	bl	8000d34 <__aeabi_fmul>
 800d552:	4603      	mov	r3, r0
 800d554:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800d556:	4618      	mov	r0, r3
 800d558:	f7f3 fbec 	bl	8000d34 <__aeabi_fmul>
 800d55c:	4603      	mov	r3, r0
 800d55e:	4619      	mov	r1, r3
 800d560:	4620      	mov	r0, r4
 800d562:	f7f3 fadd 	bl	8000b20 <__aeabi_fsub>
 800d566:	4603      	mov	r3, r0
 800d568:	461c      	mov	r4, r3
 800d56a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800d56c:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 800d56e:	f7f3 fbe1 	bl	8000d34 <__aeabi_fmul>
 800d572:	4603      	mov	r3, r0
 800d574:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800d576:	4618      	mov	r0, r3
 800d578:	f7f3 fbdc 	bl	8000d34 <__aeabi_fmul>
 800d57c:	4603      	mov	r3, r0
 800d57e:	4619      	mov	r1, r3
 800d580:	4620      	mov	r0, r4
 800d582:	f7f3 facf 	bl	8000b24 <__addsf3>
 800d586:	4603      	mov	r3, r0
 800d588:	461c      	mov	r4, r3
 800d58a:	6f39      	ldr	r1, [r7, #112]	; 0x70
 800d58c:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 800d58e:	f7f3 fbd1 	bl	8000d34 <__aeabi_fmul>
 800d592:	4603      	mov	r3, r0
 800d594:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800d596:	4618      	mov	r0, r3
 800d598:	f7f3 fbcc 	bl	8000d34 <__aeabi_fmul>
 800d59c:	4603      	mov	r3, r0
 800d59e:	4619      	mov	r1, r3
 800d5a0:	4620      	mov	r0, r4
 800d5a2:	f7f3 fabf 	bl	8000b24 <__addsf3>
 800d5a6:	4603      	mov	r3, r0
 800d5a8:	461c      	mov	r4, r3
 800d5aa:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800d5ac:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 800d5ae:	f7f3 fbc1 	bl	8000d34 <__aeabi_fmul>
 800d5b2:	4603      	mov	r3, r0
 800d5b4:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800d5b6:	4618      	mov	r0, r3
 800d5b8:	f7f3 fbbc 	bl	8000d34 <__aeabi_fmul>
 800d5bc:	4603      	mov	r3, r0
 800d5be:	4619      	mov	r1, r3
 800d5c0:	4620      	mov	r0, r4
 800d5c2:	f7f3 faad 	bl	8000b20 <__aeabi_fsub>
 800d5c6:	4603      	mov	r3, r0
 800d5c8:	461c      	mov	r4, r3
 800d5ca:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800d5cc:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 800d5d0:	f7f3 fbb0 	bl	8000d34 <__aeabi_fmul>
 800d5d4:	4603      	mov	r3, r0
 800d5d6:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800d5d8:	4618      	mov	r0, r3
 800d5da:	f7f3 fbab 	bl	8000d34 <__aeabi_fmul>
 800d5de:	4603      	mov	r3, r0
 800d5e0:	4619      	mov	r1, r3
 800d5e2:	4620      	mov	r0, r4
 800d5e4:	f7f3 fa9e 	bl	8000b24 <__addsf3>
 800d5e8:	4603      	mov	r3, r0
 800d5ea:	461c      	mov	r4, r3
 800d5ec:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800d5ee:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 800d5f2:	f7f3 fb9f 	bl	8000d34 <__aeabi_fmul>
 800d5f6:	4603      	mov	r3, r0
 800d5f8:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800d5fa:	4618      	mov	r0, r3
 800d5fc:	f7f3 fb9a 	bl	8000d34 <__aeabi_fmul>
 800d600:	4603      	mov	r3, r0
 800d602:	4619      	mov	r1, r3
 800d604:	4620      	mov	r0, r4
 800d606:	f7f3 fa8b 	bl	8000b20 <__aeabi_fsub>
 800d60a:	4603      	mov	r3, r0
 800d60c:	461c      	mov	r4, r3
 800d60e:	6f39      	ldr	r1, [r7, #112]	; 0x70
 800d610:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 800d612:	f7f3 fb8f 	bl	8000d34 <__aeabi_fmul>
 800d616:	4603      	mov	r3, r0
 800d618:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800d61a:	4618      	mov	r0, r3
 800d61c:	f7f3 fb8a 	bl	8000d34 <__aeabi_fmul>
 800d620:	4603      	mov	r3, r0
 800d622:	4619      	mov	r1, r3
 800d624:	4620      	mov	r0, r4
 800d626:	f7f3 fa7b 	bl	8000b20 <__aeabi_fsub>
 800d62a:	4603      	mov	r3, r0
 800d62c:	461c      	mov	r4, r3
 800d62e:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800d630:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 800d632:	f7f3 fb7f 	bl	8000d34 <__aeabi_fmul>
 800d636:	4603      	mov	r3, r0
 800d638:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800d63a:	4618      	mov	r0, r3
 800d63c:	f7f3 fb7a 	bl	8000d34 <__aeabi_fmul>
 800d640:	4603      	mov	r3, r0
 800d642:	4619      	mov	r1, r3
 800d644:	4620      	mov	r0, r4
 800d646:	f7f3 fa6d 	bl	8000b24 <__addsf3>
 800d64a:	4603      	mov	r3, r0
 800d64c:	461c      	mov	r4, r3
 800d64e:	6f39      	ldr	r1, [r7, #112]	; 0x70
 800d650:	6f78      	ldr	r0, [r7, #116]	; 0x74
 800d652:	f7f3 fb6f 	bl	8000d34 <__aeabi_fmul>
 800d656:	4603      	mov	r3, r0
 800d658:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800d65a:	4618      	mov	r0, r3
 800d65c:	f7f3 fb6a 	bl	8000d34 <__aeabi_fmul>
 800d660:	4603      	mov	r3, r0
 800d662:	4619      	mov	r1, r3
 800d664:	4620      	mov	r0, r4
 800d666:	f7f3 fa5d 	bl	8000b24 <__addsf3>
 800d66a:	4603      	mov	r3, r0
 800d66c:	461c      	mov	r4, r3
 800d66e:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800d670:	6f78      	ldr	r0, [r7, #116]	; 0x74
 800d672:	f7f3 fb5f 	bl	8000d34 <__aeabi_fmul>
 800d676:	4603      	mov	r3, r0
 800d678:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800d67a:	4618      	mov	r0, r3
 800d67c:	f7f3 fb5a 	bl	8000d34 <__aeabi_fmul>
 800d680:	4603      	mov	r3, r0
 800d682:	4619      	mov	r1, r3
 800d684:	4620      	mov	r0, r4
 800d686:	f7f3 fa4b 	bl	8000b20 <__aeabi_fsub>
 800d68a:	4603      	mov	r3, r0
 800d68c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800d68e:	4618      	mov	r0, r3
 800d690:	f7f3 fc04 	bl	8000e9c <__aeabi_fdiv>
 800d694:	4603      	mov	r3, r0
 800d696:	60fb      	str	r3, [r7, #12]
	float Kt43=(Qap*Qgps*S4_2 + Qap*S1_1*S4_2 - Qap*S1_2*S4_1 - Qgps*S3_2*S4_3 + Qgps*S3_3*S4_2 - Qgps*S3_2*S4_4 + Qgps*S3_4*S4_2 - S1_1*S3_2*S4_3 + S1_1*S3_3*S4_2 + S1_2*S3_1*S4_3 - S1_2*S3_3*S4_1 - S1_3*S3_1*S4_2 + S1_3*S3_2*S4_1 - S1_1*S3_2*S4_4 + S1_1*S3_4*S4_2 + S1_2*S3_1*S4_4 - S1_2*S3_4*S4_1 - S1_4*S3_1*S4_2 + S1_4*S3_2*S4_1)/A;
 800d698:	687b      	ldr	r3, [r7, #4]
 800d69a:	f8d3 2244 	ldr.w	r2, [r3, #580]	; 0x244
 800d69e:	687b      	ldr	r3, [r7, #4]
 800d6a0:	f8d3 3250 	ldr.w	r3, [r3, #592]	; 0x250
 800d6a4:	4619      	mov	r1, r3
 800d6a6:	4610      	mov	r0, r2
 800d6a8:	f7f3 fb44 	bl	8000d34 <__aeabi_fmul>
 800d6ac:	4603      	mov	r3, r0
 800d6ae:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800d6b0:	4618      	mov	r0, r3
 800d6b2:	f7f3 fb3f 	bl	8000d34 <__aeabi_fmul>
 800d6b6:	4603      	mov	r3, r0
 800d6b8:	461c      	mov	r4, r3
 800d6ba:	687b      	ldr	r3, [r7, #4]
 800d6bc:	f8d3 3244 	ldr.w	r3, [r3, #580]	; 0x244
 800d6c0:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 800d6c4:	4618      	mov	r0, r3
 800d6c6:	f7f3 fb35 	bl	8000d34 <__aeabi_fmul>
 800d6ca:	4603      	mov	r3, r0
 800d6cc:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800d6ce:	4618      	mov	r0, r3
 800d6d0:	f7f3 fb30 	bl	8000d34 <__aeabi_fmul>
 800d6d4:	4603      	mov	r3, r0
 800d6d6:	4619      	mov	r1, r3
 800d6d8:	4620      	mov	r0, r4
 800d6da:	f7f3 fa23 	bl	8000b24 <__addsf3>
 800d6de:	4603      	mov	r3, r0
 800d6e0:	461c      	mov	r4, r3
 800d6e2:	687b      	ldr	r3, [r7, #4]
 800d6e4:	f8d3 3244 	ldr.w	r3, [r3, #580]	; 0x244
 800d6e8:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800d6ea:	4618      	mov	r0, r3
 800d6ec:	f7f3 fb22 	bl	8000d34 <__aeabi_fmul>
 800d6f0:	4603      	mov	r3, r0
 800d6f2:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800d6f4:	4618      	mov	r0, r3
 800d6f6:	f7f3 fb1d 	bl	8000d34 <__aeabi_fmul>
 800d6fa:	4603      	mov	r3, r0
 800d6fc:	4619      	mov	r1, r3
 800d6fe:	4620      	mov	r0, r4
 800d700:	f7f3 fa0e 	bl	8000b20 <__aeabi_fsub>
 800d704:	4603      	mov	r3, r0
 800d706:	461c      	mov	r4, r3
 800d708:	687b      	ldr	r3, [r7, #4]
 800d70a:	f8d3 3250 	ldr.w	r3, [r3, #592]	; 0x250
 800d70e:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800d710:	4618      	mov	r0, r3
 800d712:	f7f3 fb0f 	bl	8000d34 <__aeabi_fmul>
 800d716:	4603      	mov	r3, r0
 800d718:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800d71a:	4618      	mov	r0, r3
 800d71c:	f7f3 fb0a 	bl	8000d34 <__aeabi_fmul>
 800d720:	4603      	mov	r3, r0
 800d722:	4619      	mov	r1, r3
 800d724:	4620      	mov	r0, r4
 800d726:	f7f3 f9fb 	bl	8000b20 <__aeabi_fsub>
 800d72a:	4603      	mov	r3, r0
 800d72c:	461c      	mov	r4, r3
 800d72e:	687b      	ldr	r3, [r7, #4]
 800d730:	f8d3 3250 	ldr.w	r3, [r3, #592]	; 0x250
 800d734:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800d736:	4618      	mov	r0, r3
 800d738:	f7f3 fafc 	bl	8000d34 <__aeabi_fmul>
 800d73c:	4603      	mov	r3, r0
 800d73e:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800d740:	4618      	mov	r0, r3
 800d742:	f7f3 faf7 	bl	8000d34 <__aeabi_fmul>
 800d746:	4603      	mov	r3, r0
 800d748:	4619      	mov	r1, r3
 800d74a:	4620      	mov	r0, r4
 800d74c:	f7f3 f9ea 	bl	8000b24 <__addsf3>
 800d750:	4603      	mov	r3, r0
 800d752:	461c      	mov	r4, r3
 800d754:	687b      	ldr	r3, [r7, #4]
 800d756:	f8d3 3250 	ldr.w	r3, [r3, #592]	; 0x250
 800d75a:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800d75c:	4618      	mov	r0, r3
 800d75e:	f7f3 fae9 	bl	8000d34 <__aeabi_fmul>
 800d762:	4603      	mov	r3, r0
 800d764:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800d766:	4618      	mov	r0, r3
 800d768:	f7f3 fae4 	bl	8000d34 <__aeabi_fmul>
 800d76c:	4603      	mov	r3, r0
 800d76e:	4619      	mov	r1, r3
 800d770:	4620      	mov	r0, r4
 800d772:	f7f3 f9d5 	bl	8000b20 <__aeabi_fsub>
 800d776:	4603      	mov	r3, r0
 800d778:	461c      	mov	r4, r3
 800d77a:	687b      	ldr	r3, [r7, #4]
 800d77c:	f8d3 3250 	ldr.w	r3, [r3, #592]	; 0x250
 800d780:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800d782:	4618      	mov	r0, r3
 800d784:	f7f3 fad6 	bl	8000d34 <__aeabi_fmul>
 800d788:	4603      	mov	r3, r0
 800d78a:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800d78c:	4618      	mov	r0, r3
 800d78e:	f7f3 fad1 	bl	8000d34 <__aeabi_fmul>
 800d792:	4603      	mov	r3, r0
 800d794:	4619      	mov	r1, r3
 800d796:	4620      	mov	r0, r4
 800d798:	f7f3 f9c4 	bl	8000b24 <__addsf3>
 800d79c:	4603      	mov	r3, r0
 800d79e:	461c      	mov	r4, r3
 800d7a0:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800d7a2:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 800d7a6:	f7f3 fac5 	bl	8000d34 <__aeabi_fmul>
 800d7aa:	4603      	mov	r3, r0
 800d7ac:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800d7ae:	4618      	mov	r0, r3
 800d7b0:	f7f3 fac0 	bl	8000d34 <__aeabi_fmul>
 800d7b4:	4603      	mov	r3, r0
 800d7b6:	4619      	mov	r1, r3
 800d7b8:	4620      	mov	r0, r4
 800d7ba:	f7f3 f9b1 	bl	8000b20 <__aeabi_fsub>
 800d7be:	4603      	mov	r3, r0
 800d7c0:	461c      	mov	r4, r3
 800d7c2:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800d7c4:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 800d7c8:	f7f3 fab4 	bl	8000d34 <__aeabi_fmul>
 800d7cc:	4603      	mov	r3, r0
 800d7ce:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800d7d0:	4618      	mov	r0, r3
 800d7d2:	f7f3 faaf 	bl	8000d34 <__aeabi_fmul>
 800d7d6:	4603      	mov	r3, r0
 800d7d8:	4619      	mov	r1, r3
 800d7da:	4620      	mov	r0, r4
 800d7dc:	f7f3 f9a2 	bl	8000b24 <__addsf3>
 800d7e0:	4603      	mov	r3, r0
 800d7e2:	461c      	mov	r4, r3
 800d7e4:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800d7e6:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 800d7e8:	f7f3 faa4 	bl	8000d34 <__aeabi_fmul>
 800d7ec:	4603      	mov	r3, r0
 800d7ee:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800d7f0:	4618      	mov	r0, r3
 800d7f2:	f7f3 fa9f 	bl	8000d34 <__aeabi_fmul>
 800d7f6:	4603      	mov	r3, r0
 800d7f8:	4619      	mov	r1, r3
 800d7fa:	4620      	mov	r0, r4
 800d7fc:	f7f3 f992 	bl	8000b24 <__addsf3>
 800d800:	4603      	mov	r3, r0
 800d802:	461c      	mov	r4, r3
 800d804:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800d806:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 800d808:	f7f3 fa94 	bl	8000d34 <__aeabi_fmul>
 800d80c:	4603      	mov	r3, r0
 800d80e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800d810:	4618      	mov	r0, r3
 800d812:	f7f3 fa8f 	bl	8000d34 <__aeabi_fmul>
 800d816:	4603      	mov	r3, r0
 800d818:	4619      	mov	r1, r3
 800d81a:	4620      	mov	r0, r4
 800d81c:	f7f3 f980 	bl	8000b20 <__aeabi_fsub>
 800d820:	4603      	mov	r3, r0
 800d822:	461c      	mov	r4, r3
 800d824:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800d826:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 800d828:	f7f3 fa84 	bl	8000d34 <__aeabi_fmul>
 800d82c:	4603      	mov	r3, r0
 800d82e:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800d830:	4618      	mov	r0, r3
 800d832:	f7f3 fa7f 	bl	8000d34 <__aeabi_fmul>
 800d836:	4603      	mov	r3, r0
 800d838:	4619      	mov	r1, r3
 800d83a:	4620      	mov	r0, r4
 800d83c:	f7f3 f970 	bl	8000b20 <__aeabi_fsub>
 800d840:	4603      	mov	r3, r0
 800d842:	461c      	mov	r4, r3
 800d844:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800d846:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 800d848:	f7f3 fa74 	bl	8000d34 <__aeabi_fmul>
 800d84c:	4603      	mov	r3, r0
 800d84e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800d850:	4618      	mov	r0, r3
 800d852:	f7f3 fa6f 	bl	8000d34 <__aeabi_fmul>
 800d856:	4603      	mov	r3, r0
 800d858:	4619      	mov	r1, r3
 800d85a:	4620      	mov	r0, r4
 800d85c:	f7f3 f962 	bl	8000b24 <__addsf3>
 800d860:	4603      	mov	r3, r0
 800d862:	461c      	mov	r4, r3
 800d864:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800d866:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 800d86a:	f7f3 fa63 	bl	8000d34 <__aeabi_fmul>
 800d86e:	4603      	mov	r3, r0
 800d870:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800d872:	4618      	mov	r0, r3
 800d874:	f7f3 fa5e 	bl	8000d34 <__aeabi_fmul>
 800d878:	4603      	mov	r3, r0
 800d87a:	4619      	mov	r1, r3
 800d87c:	4620      	mov	r0, r4
 800d87e:	f7f3 f94f 	bl	8000b20 <__aeabi_fsub>
 800d882:	4603      	mov	r3, r0
 800d884:	461c      	mov	r4, r3
 800d886:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800d888:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 800d88c:	f7f3 fa52 	bl	8000d34 <__aeabi_fmul>
 800d890:	4603      	mov	r3, r0
 800d892:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800d894:	4618      	mov	r0, r3
 800d896:	f7f3 fa4d 	bl	8000d34 <__aeabi_fmul>
 800d89a:	4603      	mov	r3, r0
 800d89c:	4619      	mov	r1, r3
 800d89e:	4620      	mov	r0, r4
 800d8a0:	f7f3 f940 	bl	8000b24 <__addsf3>
 800d8a4:	4603      	mov	r3, r0
 800d8a6:	461c      	mov	r4, r3
 800d8a8:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800d8aa:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 800d8ac:	f7f3 fa42 	bl	8000d34 <__aeabi_fmul>
 800d8b0:	4603      	mov	r3, r0
 800d8b2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800d8b4:	4618      	mov	r0, r3
 800d8b6:	f7f3 fa3d 	bl	8000d34 <__aeabi_fmul>
 800d8ba:	4603      	mov	r3, r0
 800d8bc:	4619      	mov	r1, r3
 800d8be:	4620      	mov	r0, r4
 800d8c0:	f7f3 f930 	bl	8000b24 <__addsf3>
 800d8c4:	4603      	mov	r3, r0
 800d8c6:	461c      	mov	r4, r3
 800d8c8:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800d8ca:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 800d8cc:	f7f3 fa32 	bl	8000d34 <__aeabi_fmul>
 800d8d0:	4603      	mov	r3, r0
 800d8d2:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800d8d4:	4618      	mov	r0, r3
 800d8d6:	f7f3 fa2d 	bl	8000d34 <__aeabi_fmul>
 800d8da:	4603      	mov	r3, r0
 800d8dc:	4619      	mov	r1, r3
 800d8de:	4620      	mov	r0, r4
 800d8e0:	f7f3 f91e 	bl	8000b20 <__aeabi_fsub>
 800d8e4:	4603      	mov	r3, r0
 800d8e6:	461c      	mov	r4, r3
 800d8e8:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800d8ea:	6f78      	ldr	r0, [r7, #116]	; 0x74
 800d8ec:	f7f3 fa22 	bl	8000d34 <__aeabi_fmul>
 800d8f0:	4603      	mov	r3, r0
 800d8f2:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800d8f4:	4618      	mov	r0, r3
 800d8f6:	f7f3 fa1d 	bl	8000d34 <__aeabi_fmul>
 800d8fa:	4603      	mov	r3, r0
 800d8fc:	4619      	mov	r1, r3
 800d8fe:	4620      	mov	r0, r4
 800d900:	f7f3 f90e 	bl	8000b20 <__aeabi_fsub>
 800d904:	4603      	mov	r3, r0
 800d906:	461c      	mov	r4, r3
 800d908:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800d90a:	6f78      	ldr	r0, [r7, #116]	; 0x74
 800d90c:	f7f3 fa12 	bl	8000d34 <__aeabi_fmul>
 800d910:	4603      	mov	r3, r0
 800d912:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800d914:	4618      	mov	r0, r3
 800d916:	f7f3 fa0d 	bl	8000d34 <__aeabi_fmul>
 800d91a:	4603      	mov	r3, r0
 800d91c:	4619      	mov	r1, r3
 800d91e:	4620      	mov	r0, r4
 800d920:	f7f3 f900 	bl	8000b24 <__addsf3>
 800d924:	4603      	mov	r3, r0
 800d926:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800d928:	4618      	mov	r0, r3
 800d92a:	f7f3 fab7 	bl	8000e9c <__aeabi_fdiv>
 800d92e:	4603      	mov	r3, r0
 800d930:	60bb      	str	r3, [r7, #8]

	pos = pos - Kt13*(vel - vgps) - Kt11*(pos - pos_gps) - Kt12*(a - accm + b);
 800d932:	f8d7 1084 	ldr.w	r1, [r7, #132]	; 0x84
 800d936:	f8d7 0098 	ldr.w	r0, [r7, #152]	; 0x98
 800d93a:	f7f3 f8f1 	bl	8000b20 <__aeabi_fsub>
 800d93e:	4603      	mov	r3, r0
 800d940:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800d942:	4618      	mov	r0, r3
 800d944:	f7f3 f9f6 	bl	8000d34 <__aeabi_fmul>
 800d948:	4603      	mov	r3, r0
 800d94a:	4619      	mov	r1, r3
 800d94c:	f8d7 009c 	ldr.w	r0, [r7, #156]	; 0x9c
 800d950:	f7f3 f8e6 	bl	8000b20 <__aeabi_fsub>
 800d954:	4603      	mov	r3, r0
 800d956:	461c      	mov	r4, r3
 800d958:	f8d7 1088 	ldr.w	r1, [r7, #136]	; 0x88
 800d95c:	f8d7 009c 	ldr.w	r0, [r7, #156]	; 0x9c
 800d960:	f7f3 f8de 	bl	8000b20 <__aeabi_fsub>
 800d964:	4603      	mov	r3, r0
 800d966:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800d968:	4618      	mov	r0, r3
 800d96a:	f7f3 f9e3 	bl	8000d34 <__aeabi_fmul>
 800d96e:	4603      	mov	r3, r0
 800d970:	4619      	mov	r1, r3
 800d972:	4620      	mov	r0, r4
 800d974:	f7f3 f8d4 	bl	8000b20 <__aeabi_fsub>
 800d978:	4603      	mov	r3, r0
 800d97a:	461c      	mov	r4, r3
 800d97c:	f8d7 108c 	ldr.w	r1, [r7, #140]	; 0x8c
 800d980:	f8d7 0094 	ldr.w	r0, [r7, #148]	; 0x94
 800d984:	f7f3 f8cc 	bl	8000b20 <__aeabi_fsub>
 800d988:	4603      	mov	r3, r0
 800d98a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800d98e:	4618      	mov	r0, r3
 800d990:	f7f3 f8c8 	bl	8000b24 <__addsf3>
 800d994:	4603      	mov	r3, r0
 800d996:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800d998:	4618      	mov	r0, r3
 800d99a:	f7f3 f9cb 	bl	8000d34 <__aeabi_fmul>
 800d99e:	4603      	mov	r3, r0
 800d9a0:	4619      	mov	r1, r3
 800d9a2:	4620      	mov	r0, r4
 800d9a4:	f7f3 f8bc 	bl	8000b20 <__aeabi_fsub>
 800d9a8:	4603      	mov	r3, r0
 800d9aa:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

	vel = vel - Kt23*(vel - vgps) - Kt21*(pos - pos_gps) - Kt22*(a - accm + b);
 800d9ae:	f8d7 1084 	ldr.w	r1, [r7, #132]	; 0x84
 800d9b2:	f8d7 0098 	ldr.w	r0, [r7, #152]	; 0x98
 800d9b6:	f7f3 f8b3 	bl	8000b20 <__aeabi_fsub>
 800d9ba:	4603      	mov	r3, r0
 800d9bc:	6a39      	ldr	r1, [r7, #32]
 800d9be:	4618      	mov	r0, r3
 800d9c0:	f7f3 f9b8 	bl	8000d34 <__aeabi_fmul>
 800d9c4:	4603      	mov	r3, r0
 800d9c6:	4619      	mov	r1, r3
 800d9c8:	f8d7 0098 	ldr.w	r0, [r7, #152]	; 0x98
 800d9cc:	f7f3 f8a8 	bl	8000b20 <__aeabi_fsub>
 800d9d0:	4603      	mov	r3, r0
 800d9d2:	461c      	mov	r4, r3
 800d9d4:	f8d7 1088 	ldr.w	r1, [r7, #136]	; 0x88
 800d9d8:	f8d7 009c 	ldr.w	r0, [r7, #156]	; 0x9c
 800d9dc:	f7f3 f8a0 	bl	8000b20 <__aeabi_fsub>
 800d9e0:	4603      	mov	r3, r0
 800d9e2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800d9e4:	4618      	mov	r0, r3
 800d9e6:	f7f3 f9a5 	bl	8000d34 <__aeabi_fmul>
 800d9ea:	4603      	mov	r3, r0
 800d9ec:	4619      	mov	r1, r3
 800d9ee:	4620      	mov	r0, r4
 800d9f0:	f7f3 f896 	bl	8000b20 <__aeabi_fsub>
 800d9f4:	4603      	mov	r3, r0
 800d9f6:	461c      	mov	r4, r3
 800d9f8:	f8d7 108c 	ldr.w	r1, [r7, #140]	; 0x8c
 800d9fc:	f8d7 0094 	ldr.w	r0, [r7, #148]	; 0x94
 800da00:	f7f3 f88e 	bl	8000b20 <__aeabi_fsub>
 800da04:	4603      	mov	r3, r0
 800da06:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800da0a:	4618      	mov	r0, r3
 800da0c:	f7f3 f88a 	bl	8000b24 <__addsf3>
 800da10:	4603      	mov	r3, r0
 800da12:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800da14:	4618      	mov	r0, r3
 800da16:	f7f3 f98d 	bl	8000d34 <__aeabi_fmul>
 800da1a:	4603      	mov	r3, r0
 800da1c:	4619      	mov	r1, r3
 800da1e:	4620      	mov	r0, r4
 800da20:	f7f3 f87e 	bl	8000b20 <__aeabi_fsub>
 800da24:	4603      	mov	r3, r0
 800da26:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

	a = a - Kt33*(vel - vgps) - Kt31*(pos - pos_gps) - Kt32*(a - accm + b);
 800da2a:	f8d7 1084 	ldr.w	r1, [r7, #132]	; 0x84
 800da2e:	f8d7 0098 	ldr.w	r0, [r7, #152]	; 0x98
 800da32:	f7f3 f875 	bl	8000b20 <__aeabi_fsub>
 800da36:	4603      	mov	r3, r0
 800da38:	6979      	ldr	r1, [r7, #20]
 800da3a:	4618      	mov	r0, r3
 800da3c:	f7f3 f97a 	bl	8000d34 <__aeabi_fmul>
 800da40:	4603      	mov	r3, r0
 800da42:	4619      	mov	r1, r3
 800da44:	f8d7 0094 	ldr.w	r0, [r7, #148]	; 0x94
 800da48:	f7f3 f86a 	bl	8000b20 <__aeabi_fsub>
 800da4c:	4603      	mov	r3, r0
 800da4e:	461c      	mov	r4, r3
 800da50:	f8d7 1088 	ldr.w	r1, [r7, #136]	; 0x88
 800da54:	f8d7 009c 	ldr.w	r0, [r7, #156]	; 0x9c
 800da58:	f7f3 f862 	bl	8000b20 <__aeabi_fsub>
 800da5c:	4603      	mov	r3, r0
 800da5e:	69f9      	ldr	r1, [r7, #28]
 800da60:	4618      	mov	r0, r3
 800da62:	f7f3 f967 	bl	8000d34 <__aeabi_fmul>
 800da66:	4603      	mov	r3, r0
 800da68:	4619      	mov	r1, r3
 800da6a:	4620      	mov	r0, r4
 800da6c:	f7f3 f858 	bl	8000b20 <__aeabi_fsub>
 800da70:	4603      	mov	r3, r0
 800da72:	461c      	mov	r4, r3
 800da74:	f8d7 108c 	ldr.w	r1, [r7, #140]	; 0x8c
 800da78:	f8d7 0094 	ldr.w	r0, [r7, #148]	; 0x94
 800da7c:	f7f3 f850 	bl	8000b20 <__aeabi_fsub>
 800da80:	4603      	mov	r3, r0
 800da82:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800da86:	4618      	mov	r0, r3
 800da88:	f7f3 f84c 	bl	8000b24 <__addsf3>
 800da8c:	4603      	mov	r3, r0
 800da8e:	69b9      	ldr	r1, [r7, #24]
 800da90:	4618      	mov	r0, r3
 800da92:	f7f3 f94f 	bl	8000d34 <__aeabi_fmul>
 800da96:	4603      	mov	r3, r0
 800da98:	4619      	mov	r1, r3
 800da9a:	4620      	mov	r0, r4
 800da9c:	f7f3 f840 	bl	8000b20 <__aeabi_fsub>
 800daa0:	4603      	mov	r3, r0
 800daa2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94

	b = b - Kt43*(vel - vgps) - Kt41*(pos - pos_gps) - Kt42*(a - accm + b);
 800daa6:	f8d7 1084 	ldr.w	r1, [r7, #132]	; 0x84
 800daaa:	f8d7 0098 	ldr.w	r0, [r7, #152]	; 0x98
 800daae:	f7f3 f837 	bl	8000b20 <__aeabi_fsub>
 800dab2:	4603      	mov	r3, r0
 800dab4:	68b9      	ldr	r1, [r7, #8]
 800dab6:	4618      	mov	r0, r3
 800dab8:	f7f3 f93c 	bl	8000d34 <__aeabi_fmul>
 800dabc:	4603      	mov	r3, r0
 800dabe:	4619      	mov	r1, r3
 800dac0:	f8d7 0090 	ldr.w	r0, [r7, #144]	; 0x90
 800dac4:	f7f3 f82c 	bl	8000b20 <__aeabi_fsub>
 800dac8:	4603      	mov	r3, r0
 800daca:	461c      	mov	r4, r3
 800dacc:	f8d7 1088 	ldr.w	r1, [r7, #136]	; 0x88
 800dad0:	f8d7 009c 	ldr.w	r0, [r7, #156]	; 0x9c
 800dad4:	f7f3 f824 	bl	8000b20 <__aeabi_fsub>
 800dad8:	4603      	mov	r3, r0
 800dada:	6939      	ldr	r1, [r7, #16]
 800dadc:	4618      	mov	r0, r3
 800dade:	f7f3 f929 	bl	8000d34 <__aeabi_fmul>
 800dae2:	4603      	mov	r3, r0
 800dae4:	4619      	mov	r1, r3
 800dae6:	4620      	mov	r0, r4
 800dae8:	f7f3 f81a 	bl	8000b20 <__aeabi_fsub>
 800daec:	4603      	mov	r3, r0
 800daee:	461c      	mov	r4, r3
 800daf0:	f8d7 108c 	ldr.w	r1, [r7, #140]	; 0x8c
 800daf4:	f8d7 0094 	ldr.w	r0, [r7, #148]	; 0x94
 800daf8:	f7f3 f812 	bl	8000b20 <__aeabi_fsub>
 800dafc:	4603      	mov	r3, r0
 800dafe:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800db02:	4618      	mov	r0, r3
 800db04:	f7f3 f80e 	bl	8000b24 <__addsf3>
 800db08:	4603      	mov	r3, r0
 800db0a:	68f9      	ldr	r1, [r7, #12]
 800db0c:	4618      	mov	r0, r3
 800db0e:	f7f3 f911 	bl	8000d34 <__aeabi_fmul>
 800db12:	4603      	mov	r3, r0
 800db14:	4619      	mov	r1, r3
 800db16:	4620      	mov	r0, r4
 800db18:	f7f3 f802 	bl	8000b20 <__aeabi_fsub>
 800db1c:	4603      	mov	r3, r0
 800db1e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90

	S1_1=- S1_1*(Kt11 - 1) - Kt13*S2_1 - Kt12*S3_1 - Kt12*S4_1;
 800db22:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800db26:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800db2a:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800db2e:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800db30:	f7f2 fff6 	bl	8000b20 <__aeabi_fsub>
 800db34:	4603      	mov	r3, r0
 800db36:	4619      	mov	r1, r3
 800db38:	4620      	mov	r0, r4
 800db3a:	f7f3 f8fb 	bl	8000d34 <__aeabi_fmul>
 800db3e:	4603      	mov	r3, r0
 800db40:	461c      	mov	r4, r3
 800db42:	6f39      	ldr	r1, [r7, #112]	; 0x70
 800db44:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800db46:	f7f3 f8f5 	bl	8000d34 <__aeabi_fmul>
 800db4a:	4603      	mov	r3, r0
 800db4c:	4619      	mov	r1, r3
 800db4e:	4620      	mov	r0, r4
 800db50:	f7f2 ffe6 	bl	8000b20 <__aeabi_fsub>
 800db54:	4603      	mov	r3, r0
 800db56:	461c      	mov	r4, r3
 800db58:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800db5a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800db5c:	f7f3 f8ea 	bl	8000d34 <__aeabi_fmul>
 800db60:	4603      	mov	r3, r0
 800db62:	4619      	mov	r1, r3
 800db64:	4620      	mov	r0, r4
 800db66:	f7f2 ffdb 	bl	8000b20 <__aeabi_fsub>
 800db6a:	4603      	mov	r3, r0
 800db6c:	461c      	mov	r4, r3
 800db6e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800db70:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800db72:	f7f3 f8df 	bl	8000d34 <__aeabi_fmul>
 800db76:	4603      	mov	r3, r0
 800db78:	4619      	mov	r1, r3
 800db7a:	4620      	mov	r0, r4
 800db7c:	f7f2 ffd0 	bl	8000b20 <__aeabi_fsub>
 800db80:	4603      	mov	r3, r0
 800db82:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
	S1_2=- S1_2*(Kt11 - 1) - Kt13*S2_2 - Kt12*S3_2 - Kt12*S4_2;
 800db86:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800db88:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800db8c:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800db90:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800db92:	f7f2 ffc5 	bl	8000b20 <__aeabi_fsub>
 800db96:	4603      	mov	r3, r0
 800db98:	4619      	mov	r1, r3
 800db9a:	4620      	mov	r0, r4
 800db9c:	f7f3 f8ca 	bl	8000d34 <__aeabi_fmul>
 800dba0:	4603      	mov	r3, r0
 800dba2:	461c      	mov	r4, r3
 800dba4:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800dba6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800dba8:	f7f3 f8c4 	bl	8000d34 <__aeabi_fmul>
 800dbac:	4603      	mov	r3, r0
 800dbae:	4619      	mov	r1, r3
 800dbb0:	4620      	mov	r0, r4
 800dbb2:	f7f2 ffb5 	bl	8000b20 <__aeabi_fsub>
 800dbb6:	4603      	mov	r3, r0
 800dbb8:	461c      	mov	r4, r3
 800dbba:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800dbbc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800dbbe:	f7f3 f8b9 	bl	8000d34 <__aeabi_fmul>
 800dbc2:	4603      	mov	r3, r0
 800dbc4:	4619      	mov	r1, r3
 800dbc6:	4620      	mov	r0, r4
 800dbc8:	f7f2 ffaa 	bl	8000b20 <__aeabi_fsub>
 800dbcc:	4603      	mov	r3, r0
 800dbce:	461c      	mov	r4, r3
 800dbd0:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800dbd2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800dbd4:	f7f3 f8ae 	bl	8000d34 <__aeabi_fmul>
 800dbd8:	4603      	mov	r3, r0
 800dbda:	4619      	mov	r1, r3
 800dbdc:	4620      	mov	r0, r4
 800dbde:	f7f2 ff9f 	bl	8000b20 <__aeabi_fsub>
 800dbe2:	4603      	mov	r3, r0
 800dbe4:	67fb      	str	r3, [r7, #124]	; 0x7c
	S1_3=- S1_3*(Kt11 - 1) - Kt13*S2_3 - Kt12*S3_3 - Kt12*S4_3;
 800dbe6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800dbe8:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800dbec:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800dbf0:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800dbf2:	f7f2 ff95 	bl	8000b20 <__aeabi_fsub>
 800dbf6:	4603      	mov	r3, r0
 800dbf8:	4619      	mov	r1, r3
 800dbfa:	4620      	mov	r0, r4
 800dbfc:	f7f3 f89a 	bl	8000d34 <__aeabi_fmul>
 800dc00:	4603      	mov	r3, r0
 800dc02:	461c      	mov	r4, r3
 800dc04:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800dc06:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800dc08:	f7f3 f894 	bl	8000d34 <__aeabi_fmul>
 800dc0c:	4603      	mov	r3, r0
 800dc0e:	4619      	mov	r1, r3
 800dc10:	4620      	mov	r0, r4
 800dc12:	f7f2 ff85 	bl	8000b20 <__aeabi_fsub>
 800dc16:	4603      	mov	r3, r0
 800dc18:	461c      	mov	r4, r3
 800dc1a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800dc1c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800dc1e:	f7f3 f889 	bl	8000d34 <__aeabi_fmul>
 800dc22:	4603      	mov	r3, r0
 800dc24:	4619      	mov	r1, r3
 800dc26:	4620      	mov	r0, r4
 800dc28:	f7f2 ff7a 	bl	8000b20 <__aeabi_fsub>
 800dc2c:	4603      	mov	r3, r0
 800dc2e:	461c      	mov	r4, r3
 800dc30:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800dc32:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800dc34:	f7f3 f87e 	bl	8000d34 <__aeabi_fmul>
 800dc38:	4603      	mov	r3, r0
 800dc3a:	4619      	mov	r1, r3
 800dc3c:	4620      	mov	r0, r4
 800dc3e:	f7f2 ff6f 	bl	8000b20 <__aeabi_fsub>
 800dc42:	4603      	mov	r3, r0
 800dc44:	67bb      	str	r3, [r7, #120]	; 0x78
	S1_4=- S1_4*(Kt11 - 1) - Kt13*S2_4 - Kt12*S3_4 - Kt12*S4_4;
 800dc46:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800dc48:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800dc4c:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800dc50:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800dc52:	f7f2 ff65 	bl	8000b20 <__aeabi_fsub>
 800dc56:	4603      	mov	r3, r0
 800dc58:	4619      	mov	r1, r3
 800dc5a:	4620      	mov	r0, r4
 800dc5c:	f7f3 f86a 	bl	8000d34 <__aeabi_fmul>
 800dc60:	4603      	mov	r3, r0
 800dc62:	461c      	mov	r4, r3
 800dc64:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800dc66:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800dc68:	f7f3 f864 	bl	8000d34 <__aeabi_fmul>
 800dc6c:	4603      	mov	r3, r0
 800dc6e:	4619      	mov	r1, r3
 800dc70:	4620      	mov	r0, r4
 800dc72:	f7f2 ff55 	bl	8000b20 <__aeabi_fsub>
 800dc76:	4603      	mov	r3, r0
 800dc78:	461c      	mov	r4, r3
 800dc7a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800dc7c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800dc7e:	f7f3 f859 	bl	8000d34 <__aeabi_fmul>
 800dc82:	4603      	mov	r3, r0
 800dc84:	4619      	mov	r1, r3
 800dc86:	4620      	mov	r0, r4
 800dc88:	f7f2 ff4a 	bl	8000b20 <__aeabi_fsub>
 800dc8c:	4603      	mov	r3, r0
 800dc8e:	461c      	mov	r4, r3
 800dc90:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800dc92:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800dc94:	f7f3 f84e 	bl	8000d34 <__aeabi_fmul>
 800dc98:	4603      	mov	r3, r0
 800dc9a:	4619      	mov	r1, r3
 800dc9c:	4620      	mov	r0, r4
 800dc9e:	f7f2 ff3f 	bl	8000b20 <__aeabi_fsub>
 800dca2:	4603      	mov	r3, r0
 800dca4:	677b      	str	r3, [r7, #116]	; 0x74
	S2_1=- S2_1*(Kt23 - 1) - Kt21*S1_1 - Kt22*S3_1 - Kt22*S4_1;
 800dca6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800dca8:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800dcac:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800dcb0:	6a38      	ldr	r0, [r7, #32]
 800dcb2:	f7f2 ff35 	bl	8000b20 <__aeabi_fsub>
 800dcb6:	4603      	mov	r3, r0
 800dcb8:	4619      	mov	r1, r3
 800dcba:	4620      	mov	r0, r4
 800dcbc:	f7f3 f83a 	bl	8000d34 <__aeabi_fmul>
 800dcc0:	4603      	mov	r3, r0
 800dcc2:	461c      	mov	r4, r3
 800dcc4:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 800dcc8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800dcca:	f7f3 f833 	bl	8000d34 <__aeabi_fmul>
 800dcce:	4603      	mov	r3, r0
 800dcd0:	4619      	mov	r1, r3
 800dcd2:	4620      	mov	r0, r4
 800dcd4:	f7f2 ff24 	bl	8000b20 <__aeabi_fsub>
 800dcd8:	4603      	mov	r3, r0
 800dcda:	461c      	mov	r4, r3
 800dcdc:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800dcde:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800dce0:	f7f3 f828 	bl	8000d34 <__aeabi_fmul>
 800dce4:	4603      	mov	r3, r0
 800dce6:	4619      	mov	r1, r3
 800dce8:	4620      	mov	r0, r4
 800dcea:	f7f2 ff19 	bl	8000b20 <__aeabi_fsub>
 800dcee:	4603      	mov	r3, r0
 800dcf0:	461c      	mov	r4, r3
 800dcf2:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800dcf4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800dcf6:	f7f3 f81d 	bl	8000d34 <__aeabi_fmul>
 800dcfa:	4603      	mov	r3, r0
 800dcfc:	4619      	mov	r1, r3
 800dcfe:	4620      	mov	r0, r4
 800dd00:	f7f2 ff0e 	bl	8000b20 <__aeabi_fsub>
 800dd04:	4603      	mov	r3, r0
 800dd06:	673b      	str	r3, [r7, #112]	; 0x70
	S2_2=- S2_2*(Kt23 - 1) - Kt21*S1_2 - Kt22*S3_2 - Kt22*S4_2;
 800dd08:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800dd0a:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800dd0e:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800dd12:	6a38      	ldr	r0, [r7, #32]
 800dd14:	f7f2 ff04 	bl	8000b20 <__aeabi_fsub>
 800dd18:	4603      	mov	r3, r0
 800dd1a:	4619      	mov	r1, r3
 800dd1c:	4620      	mov	r0, r4
 800dd1e:	f7f3 f809 	bl	8000d34 <__aeabi_fmul>
 800dd22:	4603      	mov	r3, r0
 800dd24:	461c      	mov	r4, r3
 800dd26:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800dd28:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800dd2a:	f7f3 f803 	bl	8000d34 <__aeabi_fmul>
 800dd2e:	4603      	mov	r3, r0
 800dd30:	4619      	mov	r1, r3
 800dd32:	4620      	mov	r0, r4
 800dd34:	f7f2 fef4 	bl	8000b20 <__aeabi_fsub>
 800dd38:	4603      	mov	r3, r0
 800dd3a:	461c      	mov	r4, r3
 800dd3c:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800dd3e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800dd40:	f7f2 fff8 	bl	8000d34 <__aeabi_fmul>
 800dd44:	4603      	mov	r3, r0
 800dd46:	4619      	mov	r1, r3
 800dd48:	4620      	mov	r0, r4
 800dd4a:	f7f2 fee9 	bl	8000b20 <__aeabi_fsub>
 800dd4e:	4603      	mov	r3, r0
 800dd50:	461c      	mov	r4, r3
 800dd52:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800dd54:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800dd56:	f7f2 ffed 	bl	8000d34 <__aeabi_fmul>
 800dd5a:	4603      	mov	r3, r0
 800dd5c:	4619      	mov	r1, r3
 800dd5e:	4620      	mov	r0, r4
 800dd60:	f7f2 fede 	bl	8000b20 <__aeabi_fsub>
 800dd64:	4603      	mov	r3, r0
 800dd66:	66fb      	str	r3, [r7, #108]	; 0x6c
	S2_3=- S2_3*(Kt23 - 1) - Kt21*S1_3 - Kt22*S3_3 - Kt22*S4_3;
 800dd68:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800dd6a:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800dd6e:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800dd72:	6a38      	ldr	r0, [r7, #32]
 800dd74:	f7f2 fed4 	bl	8000b20 <__aeabi_fsub>
 800dd78:	4603      	mov	r3, r0
 800dd7a:	4619      	mov	r1, r3
 800dd7c:	4620      	mov	r0, r4
 800dd7e:	f7f2 ffd9 	bl	8000d34 <__aeabi_fmul>
 800dd82:	4603      	mov	r3, r0
 800dd84:	461c      	mov	r4, r3
 800dd86:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 800dd88:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800dd8a:	f7f2 ffd3 	bl	8000d34 <__aeabi_fmul>
 800dd8e:	4603      	mov	r3, r0
 800dd90:	4619      	mov	r1, r3
 800dd92:	4620      	mov	r0, r4
 800dd94:	f7f2 fec4 	bl	8000b20 <__aeabi_fsub>
 800dd98:	4603      	mov	r3, r0
 800dd9a:	461c      	mov	r4, r3
 800dd9c:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800dd9e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800dda0:	f7f2 ffc8 	bl	8000d34 <__aeabi_fmul>
 800dda4:	4603      	mov	r3, r0
 800dda6:	4619      	mov	r1, r3
 800dda8:	4620      	mov	r0, r4
 800ddaa:	f7f2 feb9 	bl	8000b20 <__aeabi_fsub>
 800ddae:	4603      	mov	r3, r0
 800ddb0:	461c      	mov	r4, r3
 800ddb2:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800ddb4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800ddb6:	f7f2 ffbd 	bl	8000d34 <__aeabi_fmul>
 800ddba:	4603      	mov	r3, r0
 800ddbc:	4619      	mov	r1, r3
 800ddbe:	4620      	mov	r0, r4
 800ddc0:	f7f2 feae 	bl	8000b20 <__aeabi_fsub>
 800ddc4:	4603      	mov	r3, r0
 800ddc6:	66bb      	str	r3, [r7, #104]	; 0x68
	S2_4=- S2_4*(Kt23 - 1) - Kt21*S1_4 - Kt22*S3_4 - Kt22*S4_4;
 800ddc8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800ddca:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800ddce:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800ddd2:	6a38      	ldr	r0, [r7, #32]
 800ddd4:	f7f2 fea4 	bl	8000b20 <__aeabi_fsub>
 800ddd8:	4603      	mov	r3, r0
 800ddda:	4619      	mov	r1, r3
 800dddc:	4620      	mov	r0, r4
 800ddde:	f7f2 ffa9 	bl	8000d34 <__aeabi_fmul>
 800dde2:	4603      	mov	r3, r0
 800dde4:	461c      	mov	r4, r3
 800dde6:	6f79      	ldr	r1, [r7, #116]	; 0x74
 800dde8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ddea:	f7f2 ffa3 	bl	8000d34 <__aeabi_fmul>
 800ddee:	4603      	mov	r3, r0
 800ddf0:	4619      	mov	r1, r3
 800ddf2:	4620      	mov	r0, r4
 800ddf4:	f7f2 fe94 	bl	8000b20 <__aeabi_fsub>
 800ddf8:	4603      	mov	r3, r0
 800ddfa:	461c      	mov	r4, r3
 800ddfc:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800ddfe:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800de00:	f7f2 ff98 	bl	8000d34 <__aeabi_fmul>
 800de04:	4603      	mov	r3, r0
 800de06:	4619      	mov	r1, r3
 800de08:	4620      	mov	r0, r4
 800de0a:	f7f2 fe89 	bl	8000b20 <__aeabi_fsub>
 800de0e:	4603      	mov	r3, r0
 800de10:	461c      	mov	r4, r3
 800de12:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800de14:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800de16:	f7f2 ff8d 	bl	8000d34 <__aeabi_fmul>
 800de1a:	4603      	mov	r3, r0
 800de1c:	4619      	mov	r1, r3
 800de1e:	4620      	mov	r0, r4
 800de20:	f7f2 fe7e 	bl	8000b20 <__aeabi_fsub>
 800de24:	4603      	mov	r3, r0
 800de26:	667b      	str	r3, [r7, #100]	; 0x64
	S3_1=- S3_1*(Kt32 - 1) - Kt31*S1_1 - Kt33*S2_1 - Kt32*S4_1;
 800de28:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800de2a:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800de2e:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800de32:	69b8      	ldr	r0, [r7, #24]
 800de34:	f7f2 fe74 	bl	8000b20 <__aeabi_fsub>
 800de38:	4603      	mov	r3, r0
 800de3a:	4619      	mov	r1, r3
 800de3c:	4620      	mov	r0, r4
 800de3e:	f7f2 ff79 	bl	8000d34 <__aeabi_fmul>
 800de42:	4603      	mov	r3, r0
 800de44:	461c      	mov	r4, r3
 800de46:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 800de4a:	69f8      	ldr	r0, [r7, #28]
 800de4c:	f7f2 ff72 	bl	8000d34 <__aeabi_fmul>
 800de50:	4603      	mov	r3, r0
 800de52:	4619      	mov	r1, r3
 800de54:	4620      	mov	r0, r4
 800de56:	f7f2 fe63 	bl	8000b20 <__aeabi_fsub>
 800de5a:	4603      	mov	r3, r0
 800de5c:	461c      	mov	r4, r3
 800de5e:	6f39      	ldr	r1, [r7, #112]	; 0x70
 800de60:	6978      	ldr	r0, [r7, #20]
 800de62:	f7f2 ff67 	bl	8000d34 <__aeabi_fmul>
 800de66:	4603      	mov	r3, r0
 800de68:	4619      	mov	r1, r3
 800de6a:	4620      	mov	r0, r4
 800de6c:	f7f2 fe58 	bl	8000b20 <__aeabi_fsub>
 800de70:	4603      	mov	r3, r0
 800de72:	461c      	mov	r4, r3
 800de74:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800de76:	69b8      	ldr	r0, [r7, #24]
 800de78:	f7f2 ff5c 	bl	8000d34 <__aeabi_fmul>
 800de7c:	4603      	mov	r3, r0
 800de7e:	4619      	mov	r1, r3
 800de80:	4620      	mov	r0, r4
 800de82:	f7f2 fe4d 	bl	8000b20 <__aeabi_fsub>
 800de86:	4603      	mov	r3, r0
 800de88:	663b      	str	r3, [r7, #96]	; 0x60
	S3_2=- S3_2*(Kt32 - 1) - Kt31*S1_2 - Kt33*S2_2 - Kt32*S4_2;
 800de8a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800de8c:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800de90:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800de94:	69b8      	ldr	r0, [r7, #24]
 800de96:	f7f2 fe43 	bl	8000b20 <__aeabi_fsub>
 800de9a:	4603      	mov	r3, r0
 800de9c:	4619      	mov	r1, r3
 800de9e:	4620      	mov	r0, r4
 800dea0:	f7f2 ff48 	bl	8000d34 <__aeabi_fmul>
 800dea4:	4603      	mov	r3, r0
 800dea6:	461c      	mov	r4, r3
 800dea8:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800deaa:	69f8      	ldr	r0, [r7, #28]
 800deac:	f7f2 ff42 	bl	8000d34 <__aeabi_fmul>
 800deb0:	4603      	mov	r3, r0
 800deb2:	4619      	mov	r1, r3
 800deb4:	4620      	mov	r0, r4
 800deb6:	f7f2 fe33 	bl	8000b20 <__aeabi_fsub>
 800deba:	4603      	mov	r3, r0
 800debc:	461c      	mov	r4, r3
 800debe:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800dec0:	6978      	ldr	r0, [r7, #20]
 800dec2:	f7f2 ff37 	bl	8000d34 <__aeabi_fmul>
 800dec6:	4603      	mov	r3, r0
 800dec8:	4619      	mov	r1, r3
 800deca:	4620      	mov	r0, r4
 800decc:	f7f2 fe28 	bl	8000b20 <__aeabi_fsub>
 800ded0:	4603      	mov	r3, r0
 800ded2:	461c      	mov	r4, r3
 800ded4:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800ded6:	69b8      	ldr	r0, [r7, #24]
 800ded8:	f7f2 ff2c 	bl	8000d34 <__aeabi_fmul>
 800dedc:	4603      	mov	r3, r0
 800dede:	4619      	mov	r1, r3
 800dee0:	4620      	mov	r0, r4
 800dee2:	f7f2 fe1d 	bl	8000b20 <__aeabi_fsub>
 800dee6:	4603      	mov	r3, r0
 800dee8:	65fb      	str	r3, [r7, #92]	; 0x5c
	S3_3=- S3_3*(Kt32 - 1) - Kt31*S1_3 - Kt33*S2_3 - Kt32*S4_3;
 800deea:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800deec:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800def0:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800def4:	69b8      	ldr	r0, [r7, #24]
 800def6:	f7f2 fe13 	bl	8000b20 <__aeabi_fsub>
 800defa:	4603      	mov	r3, r0
 800defc:	4619      	mov	r1, r3
 800defe:	4620      	mov	r0, r4
 800df00:	f7f2 ff18 	bl	8000d34 <__aeabi_fmul>
 800df04:	4603      	mov	r3, r0
 800df06:	461c      	mov	r4, r3
 800df08:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 800df0a:	69f8      	ldr	r0, [r7, #28]
 800df0c:	f7f2 ff12 	bl	8000d34 <__aeabi_fmul>
 800df10:	4603      	mov	r3, r0
 800df12:	4619      	mov	r1, r3
 800df14:	4620      	mov	r0, r4
 800df16:	f7f2 fe03 	bl	8000b20 <__aeabi_fsub>
 800df1a:	4603      	mov	r3, r0
 800df1c:	461c      	mov	r4, r3
 800df1e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800df20:	6978      	ldr	r0, [r7, #20]
 800df22:	f7f2 ff07 	bl	8000d34 <__aeabi_fmul>
 800df26:	4603      	mov	r3, r0
 800df28:	4619      	mov	r1, r3
 800df2a:	4620      	mov	r0, r4
 800df2c:	f7f2 fdf8 	bl	8000b20 <__aeabi_fsub>
 800df30:	4603      	mov	r3, r0
 800df32:	461c      	mov	r4, r3
 800df34:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800df36:	69b8      	ldr	r0, [r7, #24]
 800df38:	f7f2 fefc 	bl	8000d34 <__aeabi_fmul>
 800df3c:	4603      	mov	r3, r0
 800df3e:	4619      	mov	r1, r3
 800df40:	4620      	mov	r0, r4
 800df42:	f7f2 fded 	bl	8000b20 <__aeabi_fsub>
 800df46:	4603      	mov	r3, r0
 800df48:	65bb      	str	r3, [r7, #88]	; 0x58
	S3_4=- S3_4*(Kt32 - 1) - Kt31*S1_4 - Kt33*S2_4 - Kt32*S4_4;
 800df4a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800df4c:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800df50:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800df54:	69b8      	ldr	r0, [r7, #24]
 800df56:	f7f2 fde3 	bl	8000b20 <__aeabi_fsub>
 800df5a:	4603      	mov	r3, r0
 800df5c:	4619      	mov	r1, r3
 800df5e:	4620      	mov	r0, r4
 800df60:	f7f2 fee8 	bl	8000d34 <__aeabi_fmul>
 800df64:	4603      	mov	r3, r0
 800df66:	461c      	mov	r4, r3
 800df68:	6f79      	ldr	r1, [r7, #116]	; 0x74
 800df6a:	69f8      	ldr	r0, [r7, #28]
 800df6c:	f7f2 fee2 	bl	8000d34 <__aeabi_fmul>
 800df70:	4603      	mov	r3, r0
 800df72:	4619      	mov	r1, r3
 800df74:	4620      	mov	r0, r4
 800df76:	f7f2 fdd3 	bl	8000b20 <__aeabi_fsub>
 800df7a:	4603      	mov	r3, r0
 800df7c:	461c      	mov	r4, r3
 800df7e:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800df80:	6978      	ldr	r0, [r7, #20]
 800df82:	f7f2 fed7 	bl	8000d34 <__aeabi_fmul>
 800df86:	4603      	mov	r3, r0
 800df88:	4619      	mov	r1, r3
 800df8a:	4620      	mov	r0, r4
 800df8c:	f7f2 fdc8 	bl	8000b20 <__aeabi_fsub>
 800df90:	4603      	mov	r3, r0
 800df92:	461c      	mov	r4, r3
 800df94:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800df96:	69b8      	ldr	r0, [r7, #24]
 800df98:	f7f2 fecc 	bl	8000d34 <__aeabi_fmul>
 800df9c:	4603      	mov	r3, r0
 800df9e:	4619      	mov	r1, r3
 800dfa0:	4620      	mov	r0, r4
 800dfa2:	f7f2 fdbd 	bl	8000b20 <__aeabi_fsub>
 800dfa6:	4603      	mov	r3, r0
 800dfa8:	657b      	str	r3, [r7, #84]	; 0x54
	S4_1=- S4_1*(Kt42 - 1) - Kt41*S1_1 - Kt43*S2_1 - Kt42*S3_1;
 800dfaa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800dfac:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800dfb0:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800dfb4:	68f8      	ldr	r0, [r7, #12]
 800dfb6:	f7f2 fdb3 	bl	8000b20 <__aeabi_fsub>
 800dfba:	4603      	mov	r3, r0
 800dfbc:	4619      	mov	r1, r3
 800dfbe:	4620      	mov	r0, r4
 800dfc0:	f7f2 feb8 	bl	8000d34 <__aeabi_fmul>
 800dfc4:	4603      	mov	r3, r0
 800dfc6:	461c      	mov	r4, r3
 800dfc8:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 800dfcc:	6938      	ldr	r0, [r7, #16]
 800dfce:	f7f2 feb1 	bl	8000d34 <__aeabi_fmul>
 800dfd2:	4603      	mov	r3, r0
 800dfd4:	4619      	mov	r1, r3
 800dfd6:	4620      	mov	r0, r4
 800dfd8:	f7f2 fda2 	bl	8000b20 <__aeabi_fsub>
 800dfdc:	4603      	mov	r3, r0
 800dfde:	461c      	mov	r4, r3
 800dfe0:	6f39      	ldr	r1, [r7, #112]	; 0x70
 800dfe2:	68b8      	ldr	r0, [r7, #8]
 800dfe4:	f7f2 fea6 	bl	8000d34 <__aeabi_fmul>
 800dfe8:	4603      	mov	r3, r0
 800dfea:	4619      	mov	r1, r3
 800dfec:	4620      	mov	r0, r4
 800dfee:	f7f2 fd97 	bl	8000b20 <__aeabi_fsub>
 800dff2:	4603      	mov	r3, r0
 800dff4:	461c      	mov	r4, r3
 800dff6:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800dff8:	68f8      	ldr	r0, [r7, #12]
 800dffa:	f7f2 fe9b 	bl	8000d34 <__aeabi_fmul>
 800dffe:	4603      	mov	r3, r0
 800e000:	4619      	mov	r1, r3
 800e002:	4620      	mov	r0, r4
 800e004:	f7f2 fd8c 	bl	8000b20 <__aeabi_fsub>
 800e008:	4603      	mov	r3, r0
 800e00a:	653b      	str	r3, [r7, #80]	; 0x50
	S4_2=- S4_2*(Kt42 - 1) - Kt41*S1_2 - Kt43*S2_2 - Kt42*S3_2;
 800e00c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e00e:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800e012:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800e016:	68f8      	ldr	r0, [r7, #12]
 800e018:	f7f2 fd82 	bl	8000b20 <__aeabi_fsub>
 800e01c:	4603      	mov	r3, r0
 800e01e:	4619      	mov	r1, r3
 800e020:	4620      	mov	r0, r4
 800e022:	f7f2 fe87 	bl	8000d34 <__aeabi_fmul>
 800e026:	4603      	mov	r3, r0
 800e028:	461c      	mov	r4, r3
 800e02a:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800e02c:	6938      	ldr	r0, [r7, #16]
 800e02e:	f7f2 fe81 	bl	8000d34 <__aeabi_fmul>
 800e032:	4603      	mov	r3, r0
 800e034:	4619      	mov	r1, r3
 800e036:	4620      	mov	r0, r4
 800e038:	f7f2 fd72 	bl	8000b20 <__aeabi_fsub>
 800e03c:	4603      	mov	r3, r0
 800e03e:	461c      	mov	r4, r3
 800e040:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800e042:	68b8      	ldr	r0, [r7, #8]
 800e044:	f7f2 fe76 	bl	8000d34 <__aeabi_fmul>
 800e048:	4603      	mov	r3, r0
 800e04a:	4619      	mov	r1, r3
 800e04c:	4620      	mov	r0, r4
 800e04e:	f7f2 fd67 	bl	8000b20 <__aeabi_fsub>
 800e052:	4603      	mov	r3, r0
 800e054:	461c      	mov	r4, r3
 800e056:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800e058:	68f8      	ldr	r0, [r7, #12]
 800e05a:	f7f2 fe6b 	bl	8000d34 <__aeabi_fmul>
 800e05e:	4603      	mov	r3, r0
 800e060:	4619      	mov	r1, r3
 800e062:	4620      	mov	r0, r4
 800e064:	f7f2 fd5c 	bl	8000b20 <__aeabi_fsub>
 800e068:	4603      	mov	r3, r0
 800e06a:	64fb      	str	r3, [r7, #76]	; 0x4c
	S4_3=- S4_3*(Kt42 - 1) - Kt41*S1_3 - Kt43*S2_3 - Kt42*S3_3;
 800e06c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800e06e:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800e072:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800e076:	68f8      	ldr	r0, [r7, #12]
 800e078:	f7f2 fd52 	bl	8000b20 <__aeabi_fsub>
 800e07c:	4603      	mov	r3, r0
 800e07e:	4619      	mov	r1, r3
 800e080:	4620      	mov	r0, r4
 800e082:	f7f2 fe57 	bl	8000d34 <__aeabi_fmul>
 800e086:	4603      	mov	r3, r0
 800e088:	461c      	mov	r4, r3
 800e08a:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 800e08c:	6938      	ldr	r0, [r7, #16]
 800e08e:	f7f2 fe51 	bl	8000d34 <__aeabi_fmul>
 800e092:	4603      	mov	r3, r0
 800e094:	4619      	mov	r1, r3
 800e096:	4620      	mov	r0, r4
 800e098:	f7f2 fd42 	bl	8000b20 <__aeabi_fsub>
 800e09c:	4603      	mov	r3, r0
 800e09e:	461c      	mov	r4, r3
 800e0a0:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800e0a2:	68b8      	ldr	r0, [r7, #8]
 800e0a4:	f7f2 fe46 	bl	8000d34 <__aeabi_fmul>
 800e0a8:	4603      	mov	r3, r0
 800e0aa:	4619      	mov	r1, r3
 800e0ac:	4620      	mov	r0, r4
 800e0ae:	f7f2 fd37 	bl	8000b20 <__aeabi_fsub>
 800e0b2:	4603      	mov	r3, r0
 800e0b4:	461c      	mov	r4, r3
 800e0b6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800e0b8:	68f8      	ldr	r0, [r7, #12]
 800e0ba:	f7f2 fe3b 	bl	8000d34 <__aeabi_fmul>
 800e0be:	4603      	mov	r3, r0
 800e0c0:	4619      	mov	r1, r3
 800e0c2:	4620      	mov	r0, r4
 800e0c4:	f7f2 fd2c 	bl	8000b20 <__aeabi_fsub>
 800e0c8:	4603      	mov	r3, r0
 800e0ca:	64bb      	str	r3, [r7, #72]	; 0x48
	S4_4=- S4_4*(Kt42 - 1) - Kt41*S1_4 - Kt43*S2_4 - Kt42*S3_4;
 800e0cc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e0ce:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800e0d2:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800e0d6:	68f8      	ldr	r0, [r7, #12]
 800e0d8:	f7f2 fd22 	bl	8000b20 <__aeabi_fsub>
 800e0dc:	4603      	mov	r3, r0
 800e0de:	4619      	mov	r1, r3
 800e0e0:	4620      	mov	r0, r4
 800e0e2:	f7f2 fe27 	bl	8000d34 <__aeabi_fmul>
 800e0e6:	4603      	mov	r3, r0
 800e0e8:	461c      	mov	r4, r3
 800e0ea:	6f79      	ldr	r1, [r7, #116]	; 0x74
 800e0ec:	6938      	ldr	r0, [r7, #16]
 800e0ee:	f7f2 fe21 	bl	8000d34 <__aeabi_fmul>
 800e0f2:	4603      	mov	r3, r0
 800e0f4:	4619      	mov	r1, r3
 800e0f6:	4620      	mov	r0, r4
 800e0f8:	f7f2 fd12 	bl	8000b20 <__aeabi_fsub>
 800e0fc:	4603      	mov	r3, r0
 800e0fe:	461c      	mov	r4, r3
 800e100:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800e102:	68b8      	ldr	r0, [r7, #8]
 800e104:	f7f2 fe16 	bl	8000d34 <__aeabi_fmul>
 800e108:	4603      	mov	r3, r0
 800e10a:	4619      	mov	r1, r3
 800e10c:	4620      	mov	r0, r4
 800e10e:	f7f2 fd07 	bl	8000b20 <__aeabi_fsub>
 800e112:	4603      	mov	r3, r0
 800e114:	461c      	mov	r4, r3
 800e116:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800e118:	68f8      	ldr	r0, [r7, #12]
 800e11a:	f7f2 fe0b 	bl	8000d34 <__aeabi_fmul>
 800e11e:	4603      	mov	r3, r0
 800e120:	4619      	mov	r1, r3
 800e122:	4620      	mov	r0, r4
 800e124:	f7f2 fcfc 	bl	8000b20 <__aeabi_fsub>
 800e128:	4603      	mov	r3, r0
 800e12a:	647b      	str	r3, [r7, #68]	; 0x44

	switch (axis) {
 800e12c:	78fb      	ldrb	r3, [r7, #3]
 800e12e:	2b00      	cmp	r3, #0
 800e130:	d002      	beq.n	800e138 <_ZN15Kalman_Filtresi16PredictUpdatePosE8pos_axis+0x2d9c>
 800e132:	2b01      	cmp	r3, #1
 800e134:	d056      	beq.n	800e1e4 <_ZN15Kalman_Filtresi16PredictUpdatePosE8pos_axis+0x2e48>
			 Sp4_4y = S4_4 ;
			break;

	}

}
 800e136:	e0ab      	b.n	800e290 <_ZN15Kalman_Filtresi16PredictUpdatePosE8pos_axis+0x2ef4>
			x = pos;
 800e138:	687b      	ldr	r3, [r7, #4]
 800e13a:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 800e13e:	f8c3 2224 	str.w	r2, [r3, #548]	; 0x224
			vx = vel;
 800e142:	687b      	ldr	r3, [r7, #4]
 800e144:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 800e148:	f8c3 2228 	str.w	r2, [r3, #552]	; 0x228
			apx = a;
 800e14c:	687b      	ldr	r3, [r7, #4]
 800e14e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800e152:	f8c3 2230 	str.w	r2, [r3, #560]	; 0x230
			bax = b;
 800e156:	687b      	ldr	r3, [r7, #4]
 800e158:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 800e15c:	f8c3 222c 	str.w	r2, [r3, #556]	; 0x22c
			 Sp1_1x = S1_1;
 800e160:	687b      	ldr	r3, [r7, #4]
 800e162:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800e166:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
			 Sp1_2x = S1_2;
 800e16a:	687b      	ldr	r3, [r7, #4]
 800e16c:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 800e16e:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
			 Sp1_3x = S1_3 ;
 800e172:	687b      	ldr	r3, [r7, #4]
 800e174:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800e176:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
			 Sp1_4x = S1_4 ;
 800e17a:	687b      	ldr	r3, [r7, #4]
 800e17c:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 800e17e:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
			 Sp2_1x = S2_1 ;
 800e182:	687b      	ldr	r3, [r7, #4]
 800e184:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 800e186:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
			 Sp2_2x = S2_2;
 800e18a:	687b      	ldr	r3, [r7, #4]
 800e18c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800e18e:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
			 Sp2_3x = S2_3 ;
 800e192:	687b      	ldr	r3, [r7, #4]
 800e194:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800e196:	f8c3 20ec 	str.w	r2, [r3, #236]	; 0xec
			 Sp2_4x = S2_4 ;
 800e19a:	687b      	ldr	r3, [r7, #4]
 800e19c:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800e19e:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
			 Sp3_1x = S3_1 ;
 800e1a2:	687b      	ldr	r3, [r7, #4]
 800e1a4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800e1a6:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
			 Sp3_2x = S3_2 ;
 800e1aa:	687b      	ldr	r3, [r7, #4]
 800e1ac:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800e1ae:	f8c3 20f8 	str.w	r2, [r3, #248]	; 0xf8
			 Sp3_3x = S3_3 ;
 800e1b2:	687b      	ldr	r3, [r7, #4]
 800e1b4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800e1b6:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
			 Sp3_4x = S3_4 ;
 800e1ba:	687b      	ldr	r3, [r7, #4]
 800e1bc:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800e1be:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
			 Sp4_1x = S4_1;
 800e1c2:	687b      	ldr	r3, [r7, #4]
 800e1c4:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800e1c6:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
			 Sp4_2x = S4_2;
 800e1ca:	687b      	ldr	r3, [r7, #4]
 800e1cc:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800e1ce:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
			 Sp4_3x = S4_3 ;
 800e1d2:	687b      	ldr	r3, [r7, #4]
 800e1d4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800e1d6:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
			 Sp4_4x = S4_4 ;
 800e1da:	687b      	ldr	r3, [r7, #4]
 800e1dc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800e1de:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
			break;
 800e1e2:	e055      	b.n	800e290 <_ZN15Kalman_Filtresi16PredictUpdatePosE8pos_axis+0x2ef4>
			y = pos;
 800e1e4:	687b      	ldr	r3, [r7, #4]
 800e1e6:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 800e1ea:	f8c3 2234 	str.w	r2, [r3, #564]	; 0x234
			vy = vel;
 800e1ee:	687b      	ldr	r3, [r7, #4]
 800e1f0:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 800e1f4:	f8c3 2238 	str.w	r2, [r3, #568]	; 0x238
			apy = a;
 800e1f8:	687b      	ldr	r3, [r7, #4]
 800e1fa:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800e1fe:	f8c3 2240 	str.w	r2, [r3, #576]	; 0x240
			bay = b;
 800e202:	687b      	ldr	r3, [r7, #4]
 800e204:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 800e208:	f8c3 223c 	str.w	r2, [r3, #572]	; 0x23c
			 Sp1_1y = S1_1;
 800e20c:	687b      	ldr	r3, [r7, #4]
 800e20e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800e212:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
			 Sp1_2y = S1_2;
 800e216:	687b      	ldr	r3, [r7, #4]
 800e218:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 800e21a:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
			 Sp1_3y = S1_3 ;
 800e21e:	687b      	ldr	r3, [r7, #4]
 800e220:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800e222:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c
			 Sp1_4y = S1_4 ;
 800e226:	687b      	ldr	r3, [r7, #4]
 800e228:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 800e22a:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
			 Sp2_1y = S2_1 ;
 800e22e:	687b      	ldr	r3, [r7, #4]
 800e230:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 800e232:	f8c3 2124 	str.w	r2, [r3, #292]	; 0x124
			 Sp2_2y = S2_2;
 800e236:	687b      	ldr	r3, [r7, #4]
 800e238:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800e23a:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
			 Sp2_3y = S2_3 ;
 800e23e:	687b      	ldr	r3, [r7, #4]
 800e240:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800e242:	f8c3 212c 	str.w	r2, [r3, #300]	; 0x12c
			 Sp2_4y = S2_4 ;
 800e246:	687b      	ldr	r3, [r7, #4]
 800e248:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800e24a:	f8c3 2130 	str.w	r2, [r3, #304]	; 0x130
			 Sp3_1y = S3_1 ;
 800e24e:	687b      	ldr	r3, [r7, #4]
 800e250:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800e252:	f8c3 2134 	str.w	r2, [r3, #308]	; 0x134
			 Sp3_2y = S3_2 ;
 800e256:	687b      	ldr	r3, [r7, #4]
 800e258:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800e25a:	f8c3 2138 	str.w	r2, [r3, #312]	; 0x138
			 Sp3_3y = S3_3 ;
 800e25e:	687b      	ldr	r3, [r7, #4]
 800e260:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800e262:	f8c3 213c 	str.w	r2, [r3, #316]	; 0x13c
			 Sp3_4y = S3_4 ;
 800e266:	687b      	ldr	r3, [r7, #4]
 800e268:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800e26a:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140
			 Sp4_1y = S4_1;
 800e26e:	687b      	ldr	r3, [r7, #4]
 800e270:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800e272:	f8c3 2144 	str.w	r2, [r3, #324]	; 0x144
			 Sp4_2y = S4_2;
 800e276:	687b      	ldr	r3, [r7, #4]
 800e278:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800e27a:	f8c3 2148 	str.w	r2, [r3, #328]	; 0x148
			 Sp4_3y = S4_3 ;
 800e27e:	687b      	ldr	r3, [r7, #4]
 800e280:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800e282:	f8c3 214c 	str.w	r2, [r3, #332]	; 0x14c
			 Sp4_4y = S4_4 ;
 800e286:	687b      	ldr	r3, [r7, #4]
 800e288:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800e28a:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150
			break;
 800e28e:	bf00      	nop
}
 800e290:	bf00      	nop
 800e292:	37a0      	adds	r7, #160	; 0xa0
 800e294:	46bd      	mov	sp, r7
 800e296:	bdb0      	pop	{r4, r5, r7, pc}

0800e298 <_ZN15Kalman_Filtresi7EKF_PosEv>:

void Kalman_Filtresi::EKF_Pos() {
 800e298:	b580      	push	{r7, lr}
 800e29a:	b082      	sub	sp, #8
 800e29c:	af00      	add	r7, sp, #0
 800e29e:	6078      	str	r0, [r7, #4]

	if(pos_ekf_counter == POS_EKF_RATE) { //50 Hz
 800e2a0:	687b      	ldr	r3, [r7, #4]
 800e2a2:	685b      	ldr	r3, [r3, #4]
 800e2a4:	2b04      	cmp	r3, #4
 800e2a6:	d146      	bne.n	800e336 <_ZN15Kalman_Filtresi7EKF_PosEv+0x9e>
		accx = acc_pos_x;
 800e2a8:	687b      	ldr	r3, [r7, #4]
 800e2aa:	f8d3 218c 	ldr.w	r2, [r3, #396]	; 0x18c
 800e2ae:	687b      	ldr	r3, [r7, #4]
 800e2b0:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
		accy = acc_pos_y;
 800e2b4:	687b      	ldr	r3, [r7, #4]
 800e2b6:	f8d3 2190 	ldr.w	r2, [r3, #400]	; 0x190
 800e2ba:	687b      	ldr	r3, [r7, #4]
 800e2bc:	f8c3 22a0 	str.w	r2, [r3, #672]	; 0x2a0
		acc_pos_x_med = 0;
 800e2c0:	687b      	ldr	r3, [r7, #4]
 800e2c2:	f04f 0200 	mov.w	r2, #0
 800e2c6:	601a      	str	r2, [r3, #0]
		pos_ekf_counter = 0;
 800e2c8:	687b      	ldr	r3, [r7, #4]
 800e2ca:	2200      	movs	r2, #0
 800e2cc:	605a      	str	r2, [r3, #4]
		gps_ekf_counter++;
 800e2ce:	687b      	ldr	r3, [r7, #4]
 800e2d0:	689b      	ldr	r3, [r3, #8]
 800e2d2:	1c5a      	adds	r2, r3, #1
 800e2d4:	687b      	ldr	r3, [r7, #4]
 800e2d6:	609a      	str	r2, [r3, #8]

		if(gps_fixed) {
 800e2d8:	687b      	ldr	r3, [r7, #4]
 800e2da:	f893 31c9 	ldrb.w	r3, [r3, #457]	; 0x1c9
 800e2de:	2b00      	cmp	r3, #0
 800e2e0:	d01a      	beq.n	800e318 <_ZN15Kalman_Filtresi7EKF_PosEv+0x80>

			if(	gps_ekf_counter >= 10) {	//5 Hz
 800e2e2:	687b      	ldr	r3, [r7, #4]
 800e2e4:	689b      	ldr	r3, [r3, #8]
 800e2e6:	2b09      	cmp	r3, #9
 800e2e8:	d90e      	bls.n	800e308 <_ZN15Kalman_Filtresi7EKF_PosEv+0x70>
				NED2Body();
 800e2ea:	6878      	ldr	r0, [r7, #4]
 800e2ec:	f000 ff9c 	bl	800f228 <_ZN15Kalman_Filtresi8NED2BodyEv>

				gps_ekf_counter = 0;
 800e2f0:	687b      	ldr	r3, [r7, #4]
 800e2f2:	2200      	movs	r2, #0
 800e2f4:	609a      	str	r2, [r3, #8]
				Qgps = 4.0;
 800e2f6:	687b      	ldr	r3, [r7, #4]
 800e2f8:	f04f 4281 	mov.w	r2, #1082130432	; 0x40800000
 800e2fc:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
				Qgps_v = 80;
 800e300:	687b      	ldr	r3, [r7, #4]
 800e302:	4a0f      	ldr	r2, [pc, #60]	; (800e340 <_ZN15Kalman_Filtresi7EKF_PosEv+0xa8>)
 800e304:	60da      	str	r2, [r3, #12]
 800e306:	e00e      	b.n	800e326 <_ZN15Kalman_Filtresi7EKF_PosEv+0x8e>
			}

			else {
				Qgps = 1.0e9;
 800e308:	687b      	ldr	r3, [r7, #4]
 800e30a:	4a0e      	ldr	r2, [pc, #56]	; (800e344 <_ZN15Kalman_Filtresi7EKF_PosEv+0xac>)
 800e30c:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
				Qgps_v = 1.0e9;
 800e310:	687b      	ldr	r3, [r7, #4]
 800e312:	4a0c      	ldr	r2, [pc, #48]	; (800e344 <_ZN15Kalman_Filtresi7EKF_PosEv+0xac>)
 800e314:	60da      	str	r2, [r3, #12]
 800e316:	e006      	b.n	800e326 <_ZN15Kalman_Filtresi7EKF_PosEv+0x8e>
			}

		}

		else {
				Qgps = 1.0e9;
 800e318:	687b      	ldr	r3, [r7, #4]
 800e31a:	4a0a      	ldr	r2, [pc, #40]	; (800e344 <_ZN15Kalman_Filtresi7EKF_PosEv+0xac>)
 800e31c:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
				Qgps_v = 1.0e9;
 800e320:	687b      	ldr	r3, [r7, #4]
 800e322:	4a08      	ldr	r2, [pc, #32]	; (800e344 <_ZN15Kalman_Filtresi7EKF_PosEv+0xac>)
 800e324:	60da      	str	r2, [r3, #12]
					}

		PredictUpdatePos(x_axis);
 800e326:	2100      	movs	r1, #0
 800e328:	6878      	ldr	r0, [r7, #4]
 800e32a:	f7fd f837 	bl	800b39c <_ZN15Kalman_Filtresi16PredictUpdatePosE8pos_axis>
		PredictUpdatePos(y_axis);
 800e32e:	2101      	movs	r1, #1
 800e330:	6878      	ldr	r0, [r7, #4]
 800e332:	f7fd f833 	bl	800b39c <_ZN15Kalman_Filtresi16PredictUpdatePosE8pos_axis>


	}


}
 800e336:	bf00      	nop
 800e338:	3708      	adds	r7, #8
 800e33a:	46bd      	mov	sp, r7
 800e33c:	bd80      	pop	{r7, pc}
 800e33e:	bf00      	nop
 800e340:	42a00000 	.word	0x42a00000
 800e344:	4e6e6b28 	.word	0x4e6e6b28

0800e348 <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle>:

void Kalman_Filtresi::EKF_Attitude(euler_angle euler_angle) {
 800e348:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800e34c:	b09e      	sub	sp, #120	; 0x78
 800e34e:	af00      	add	r7, sp, #0
 800e350:	6078      	str	r0, [r7, #4]
 800e352:	460b      	mov	r3, r1
 800e354:	70fb      	strb	r3, [r7, #3]
	  float accX = acc[0];
 800e356:	687b      	ldr	r3, [r7, #4]
 800e358:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800e35c:	63fb      	str	r3, [r7, #60]	; 0x3c
	  float accY = acc[1];
 800e35e:	687b      	ldr	r3, [r7, #4]
 800e360:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 800e364:	63bb      	str	r3, [r7, #56]	; 0x38
	  float accZ = acc[2];
 800e366:	687b      	ldr	r3, [r7, #4]
 800e368:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 800e36c:	637b      	str	r3, [r7, #52]	; 0x34

	  float gyroX = gyro[0];
 800e36e:	687b      	ldr	r3, [r7, #4]
 800e370:	f8d3 31f4 	ldr.w	r3, [r3, #500]	; 0x1f4
 800e374:	633b      	str	r3, [r7, #48]	; 0x30
	  float gyroY = gyro[1];
 800e376:	687b      	ldr	r3, [r7, #4]
 800e378:	f8d3 31f8 	ldr.w	r3, [r3, #504]	; 0x1f8
 800e37c:	62fb      	str	r3, [r7, #44]	; 0x2c
	  float gyroZ = gyro[2];
 800e37e:	687b      	ldr	r3, [r7, #4]
 800e380:	f8d3 31fc 	ldr.w	r3, [r3, #508]	; 0x1fc
 800e384:	62bb      	str	r3, [r7, #40]	; 0x28

	  float acctop=sqrt(accX*accX+accY*accY+accZ*accZ);
 800e386:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800e388:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800e38a:	f7f2 fcd3 	bl	8000d34 <__aeabi_fmul>
 800e38e:	4603      	mov	r3, r0
 800e390:	461c      	mov	r4, r3
 800e392:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800e394:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800e396:	f7f2 fccd 	bl	8000d34 <__aeabi_fmul>
 800e39a:	4603      	mov	r3, r0
 800e39c:	4619      	mov	r1, r3
 800e39e:	4620      	mov	r0, r4
 800e3a0:	f7f2 fbc0 	bl	8000b24 <__addsf3>
 800e3a4:	4603      	mov	r3, r0
 800e3a6:	461c      	mov	r4, r3
 800e3a8:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800e3aa:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800e3ac:	f7f2 fcc2 	bl	8000d34 <__aeabi_fmul>
 800e3b0:	4603      	mov	r3, r0
 800e3b2:	4619      	mov	r1, r3
 800e3b4:	4620      	mov	r0, r4
 800e3b6:	f7f2 fbb5 	bl	8000b24 <__addsf3>
 800e3ba:	4603      	mov	r3, r0
 800e3bc:	4618      	mov	r0, r3
 800e3be:	f7f3 fd1f 	bl	8001e00 <_ZSt4sqrtf>
 800e3c2:	6278      	str	r0, [r7, #36]	; 0x24

	  pitch_acc =  asin(accX/acctop)*rad2deg + PITCH_OFFSET;
 800e3c4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800e3c6:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800e3c8:	f7f2 fd68 	bl	8000e9c <__aeabi_fdiv>
 800e3cc:	4603      	mov	r3, r0
 800e3ce:	4618      	mov	r0, r3
 800e3d0:	f7f3 fcf0 	bl	8001db4 <_ZSt4asinf>
 800e3d4:	4602      	mov	r2, r0
 800e3d6:	687b      	ldr	r3, [r7, #4]
 800e3d8:	f8d3 316c 	ldr.w	r3, [r3, #364]	; 0x16c
 800e3dc:	4619      	mov	r1, r3
 800e3de:	4610      	mov	r0, r2
 800e3e0:	f7f2 fca8 	bl	8000d34 <__aeabi_fmul>
 800e3e4:	4603      	mov	r3, r0
 800e3e6:	461a      	mov	r2, r3
 800e3e8:	687b      	ldr	r3, [r7, #4]
 800e3ea:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800e3ee:	4619      	mov	r1, r3
 800e3f0:	4610      	mov	r0, r2
 800e3f2:	f7f2 fb97 	bl	8000b24 <__addsf3>
 800e3f6:	4603      	mov	r3, r0
 800e3f8:	461a      	mov	r2, r3
 800e3fa:	687b      	ldr	r3, [r7, #4]
 800e3fc:	f8c3 21cc 	str.w	r2, [r3, #460]	; 0x1cc
	  roll_acc  =  asin(accY/acctop)*rad2deg + ROLL_OFFSET;
 800e400:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800e402:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800e404:	f7f2 fd4a 	bl	8000e9c <__aeabi_fdiv>
 800e408:	4603      	mov	r3, r0
 800e40a:	4618      	mov	r0, r3
 800e40c:	f7f3 fcd2 	bl	8001db4 <_ZSt4asinf>
 800e410:	4602      	mov	r2, r0
 800e412:	687b      	ldr	r3, [r7, #4]
 800e414:	f8d3 316c 	ldr.w	r3, [r3, #364]	; 0x16c
 800e418:	4619      	mov	r1, r3
 800e41a:	4610      	mov	r0, r2
 800e41c:	f7f2 fc8a 	bl	8000d34 <__aeabi_fmul>
 800e420:	4603      	mov	r3, r0
 800e422:	461a      	mov	r2, r3
 800e424:	687b      	ldr	r3, [r7, #4]
 800e426:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800e42a:	4619      	mov	r1, r3
 800e42c:	4610      	mov	r0, r2
 800e42e:	f7f2 fb79 	bl	8000b24 <__addsf3>
 800e432:	4603      	mov	r3, r0
 800e434:	461a      	mov	r2, r3
 800e436:	687b      	ldr	r3, [r7, #4]
 800e438:	f8c3 21d0 	str.w	r2, [r3, #464]	; 0x1d0

	float angle_ekf, angle_rate, angle_bias, angle_acc, gyro;
	float S11_angle, S12_angle, S13_angle, S21_angle, S22_angle, S23_angle, S31_angle, S32_angle, S33_angle ;
    //ANGLE PREDICTION
	switch(euler_angle) {
 800e43c:	78fb      	ldrb	r3, [r7, #3]
 800e43e:	2b02      	cmp	r3, #2
 800e440:	f000 809a 	beq.w	800e578 <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0x230>
 800e444:	2b02      	cmp	r3, #2
 800e446:	f300 80fb 	bgt.w	800e640 <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0x2f8>
 800e44a:	2b00      	cmp	r3, #0
 800e44c:	d002      	beq.n	800e454 <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0x10c>
 800e44e:	2b01      	cmp	r3, #1
 800e450:	d049      	beq.n	800e4e6 <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0x19e>
 800e452:	e0f5      	b.n	800e640 <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0x2f8>
		case ROLL:
			angle_ekf = roll_ekf;
 800e454:	687b      	ldr	r3, [r7, #4]
 800e456:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 800e45a:	677b      	str	r3, [r7, #116]	; 0x74
			angle_rate = roll_rate;
 800e45c:	687b      	ldr	r3, [r7, #4]
 800e45e:	6a1b      	ldr	r3, [r3, #32]
 800e460:	673b      	str	r3, [r7, #112]	; 0x70
			angle_bias = roll_bias;
 800e462:	687b      	ldr	r3, [r7, #4]
 800e464:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800e468:	66fb      	str	r3, [r7, #108]	; 0x6c
			angle_acc = roll_acc;
 800e46a:	687b      	ldr	r3, [r7, #4]
 800e46c:	f8d3 31d0 	ldr.w	r3, [r3, #464]	; 0x1d0
 800e470:	66bb      	str	r3, [r7, #104]	; 0x68
			gyro = gyroX;
 800e472:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e474:	667b      	str	r3, [r7, #100]	; 0x64
			sa = 1e-2;
 800e476:	687b      	ldr	r3, [r7, #4]
 800e478:	4a50      	ldr	r2, [pc, #320]	; (800e5bc <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0x274>)
 800e47a:	651a      	str	r2, [r3, #80]	; 0x50
			if(!armed) {
 800e47c:	687b      	ldr	r3, [r7, #4]
 800e47e:	f893 31c8 	ldrb.w	r3, [r3, #456]	; 0x1c8
 800e482:	f083 0301 	eor.w	r3, r3, #1
 800e486:	b2db      	uxtb	r3, r3
 800e488:	2b00      	cmp	r3, #0
 800e48a:	d004      	beq.n	800e496 <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0x14e>
				Qa = 3;
 800e48c:	687b      	ldr	r3, [r7, #4]
 800e48e:	4a4c      	ldr	r2, [pc, #304]	; (800e5c0 <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0x278>)
 800e490:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
 800e494:	e003      	b.n	800e49e <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0x156>

			}

			else {
				Qa = 5e6;
 800e496:	687b      	ldr	r3, [r7, #4]
 800e498:	4a4a      	ldr	r2, [pc, #296]	; (800e5c4 <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0x27c>)
 800e49a:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

			}
			Qg = 1e1;
 800e49e:	687b      	ldr	r3, [r7, #4]
 800e4a0:	4a49      	ldr	r2, [pc, #292]	; (800e5c8 <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0x280>)
 800e4a2:	f8c3 2154 	str.w	r2, [r3, #340]	; 0x154
			sb = 1e-2;
 800e4a6:	687b      	ldr	r3, [r7, #4]
 800e4a8:	4a44      	ldr	r2, [pc, #272]	; (800e5bc <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0x274>)
 800e4aa:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

			S11_angle = S11_roll;
 800e4ae:	687b      	ldr	r3, [r7, #4]
 800e4b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e4b2:	663b      	str	r3, [r7, #96]	; 0x60
			S12_angle = S12_roll;
 800e4b4:	687b      	ldr	r3, [r7, #4]
 800e4b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800e4b8:	65fb      	str	r3, [r7, #92]	; 0x5c
			S13_angle = S13_roll;
 800e4ba:	687b      	ldr	r3, [r7, #4]
 800e4bc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800e4be:	65bb      	str	r3, [r7, #88]	; 0x58
			S21_angle = S21_roll;
 800e4c0:	687b      	ldr	r3, [r7, #4]
 800e4c2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800e4c4:	657b      	str	r3, [r7, #84]	; 0x54
			S22_angle = S22_roll;
 800e4c6:	687b      	ldr	r3, [r7, #4]
 800e4c8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e4ca:	653b      	str	r3, [r7, #80]	; 0x50
			S23_angle = S23_roll;
 800e4cc:	687b      	ldr	r3, [r7, #4]
 800e4ce:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800e4d0:	64fb      	str	r3, [r7, #76]	; 0x4c
			S31_angle = S31_roll;
 800e4d2:	687b      	ldr	r3, [r7, #4]
 800e4d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e4d6:	64bb      	str	r3, [r7, #72]	; 0x48
			S32_angle = S32_roll;
 800e4d8:	687b      	ldr	r3, [r7, #4]
 800e4da:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800e4dc:	647b      	str	r3, [r7, #68]	; 0x44
			S33_angle = S33_roll;
 800e4de:	687b      	ldr	r3, [r7, #4]
 800e4e0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800e4e2:	643b      	str	r3, [r7, #64]	; 0x40
			break;
 800e4e4:	e0ac      	b.n	800e640 <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0x2f8>

		case PITCH:
			angle_ekf = pitch_ekf;
 800e4e6:	687b      	ldr	r3, [r7, #4]
 800e4e8:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 800e4ec:	677b      	str	r3, [r7, #116]	; 0x74
			angle_rate = pitch_rate;
 800e4ee:	687b      	ldr	r3, [r7, #4]
 800e4f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e4f2:	673b      	str	r3, [r7, #112]	; 0x70
			angle_bias = pitch_bias;
 800e4f4:	687b      	ldr	r3, [r7, #4]
 800e4f6:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 800e4fa:	66fb      	str	r3, [r7, #108]	; 0x6c
			angle_acc = pitch_acc;
 800e4fc:	687b      	ldr	r3, [r7, #4]
 800e4fe:	f8d3 31cc 	ldr.w	r3, [r3, #460]	; 0x1cc
 800e502:	66bb      	str	r3, [r7, #104]	; 0x68
			gyro = gyroY;
 800e504:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e506:	667b      	str	r3, [r7, #100]	; 0x64
			sa = 1e-2;
 800e508:	687b      	ldr	r3, [r7, #4]
 800e50a:	4a2c      	ldr	r2, [pc, #176]	; (800e5bc <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0x274>)
 800e50c:	651a      	str	r2, [r3, #80]	; 0x50
			if(!armed) {
 800e50e:	687b      	ldr	r3, [r7, #4]
 800e510:	f893 31c8 	ldrb.w	r3, [r3, #456]	; 0x1c8
 800e514:	f083 0301 	eor.w	r3, r3, #1
 800e518:	b2db      	uxtb	r3, r3
 800e51a:	2b00      	cmp	r3, #0
 800e51c:	d004      	beq.n	800e528 <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0x1e0>
				Qa = 3;
 800e51e:	687b      	ldr	r3, [r7, #4]
 800e520:	4a27      	ldr	r2, [pc, #156]	; (800e5c0 <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0x278>)
 800e522:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
 800e526:	e003      	b.n	800e530 <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0x1e8>

			}

			else {
				Qa = 5e6;
 800e528:	687b      	ldr	r3, [r7, #4]
 800e52a:	4a26      	ldr	r2, [pc, #152]	; (800e5c4 <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0x27c>)
 800e52c:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

			}
			Qg = 1e1;
 800e530:	687b      	ldr	r3, [r7, #4]
 800e532:	4a25      	ldr	r2, [pc, #148]	; (800e5c8 <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0x280>)
 800e534:	f8c3 2154 	str.w	r2, [r3, #340]	; 0x154
			sb = 1e-2;
 800e538:	687b      	ldr	r3, [r7, #4]
 800e53a:	4a20      	ldr	r2, [pc, #128]	; (800e5bc <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0x274>)
 800e53c:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

			S11_angle = S11_pitch;
 800e540:	687b      	ldr	r3, [r7, #4]
 800e542:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e544:	663b      	str	r3, [r7, #96]	; 0x60
			S12_angle = S12_pitch;
 800e546:	687b      	ldr	r3, [r7, #4]
 800e548:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e54a:	65fb      	str	r3, [r7, #92]	; 0x5c
			S13_angle = S13_pitch;
 800e54c:	687b      	ldr	r3, [r7, #4]
 800e54e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e550:	65bb      	str	r3, [r7, #88]	; 0x58
			S21_angle = S21_pitch;
 800e552:	687b      	ldr	r3, [r7, #4]
 800e554:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e556:	657b      	str	r3, [r7, #84]	; 0x54
			S22_angle = S22_pitch;
 800e558:	687b      	ldr	r3, [r7, #4]
 800e55a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e55c:	653b      	str	r3, [r7, #80]	; 0x50
			S23_angle = S23_pitch;
 800e55e:	687b      	ldr	r3, [r7, #4]
 800e560:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e562:	64fb      	str	r3, [r7, #76]	; 0x4c
			S31_angle = S31_pitch;
 800e564:	687b      	ldr	r3, [r7, #4]
 800e566:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e568:	64bb      	str	r3, [r7, #72]	; 0x48
			S32_angle = S32_pitch;
 800e56a:	687b      	ldr	r3, [r7, #4]
 800e56c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800e56e:	647b      	str	r3, [r7, #68]	; 0x44
			S33_angle = S33_pitch;
 800e570:	687b      	ldr	r3, [r7, #4]
 800e572:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e574:	643b      	str	r3, [r7, #64]	; 0x40
			break;
 800e576:	e063      	b.n	800e640 <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0x2f8>

		case YAW:
			angle_ekf = yaw_ekf;
 800e578:	687b      	ldr	r3, [r7, #4]
 800e57a:	f8d3 31f0 	ldr.w	r3, [r3, #496]	; 0x1f0
 800e57e:	677b      	str	r3, [r7, #116]	; 0x74
			angle_rate = yaw_rate;
 800e580:	687b      	ldr	r3, [r7, #4]
 800e582:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e584:	673b      	str	r3, [r7, #112]	; 0x70
			angle_bias = yaw_bias;
 800e586:	687b      	ldr	r3, [r7, #4]
 800e588:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800e58c:	66fb      	str	r3, [r7, #108]	; 0x6c
			angle_acc = yaw_acc;
 800e58e:	687b      	ldr	r3, [r7, #4]
 800e590:	f8d3 31d4 	ldr.w	r3, [r3, #468]	; 0x1d4
 800e594:	66bb      	str	r3, [r7, #104]	; 0x68
			gyro = gyroZ;
 800e596:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e598:	667b      	str	r3, [r7, #100]	; 0x64
			sa = 5e2;
 800e59a:	687b      	ldr	r3, [r7, #4]
 800e59c:	4a0b      	ldr	r2, [pc, #44]	; (800e5cc <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0x284>)
 800e59e:	651a      	str	r2, [r3, #80]	; 0x50

			if(!armed) {
 800e5a0:	687b      	ldr	r3, [r7, #4]
 800e5a2:	f893 31c8 	ldrb.w	r3, [r3, #456]	; 0x1c8
 800e5a6:	f083 0301 	eor.w	r3, r3, #1
 800e5aa:	b2db      	uxtb	r3, r3
 800e5ac:	2b00      	cmp	r3, #0
 800e5ae:	d00f      	beq.n	800e5d0 <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0x288>
				Qa = 3;
 800e5b0:	687b      	ldr	r3, [r7, #4]
 800e5b2:	4a03      	ldr	r2, [pc, #12]	; (800e5c0 <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0x278>)
 800e5b4:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
 800e5b8:	e00e      	b.n	800e5d8 <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0x290>
 800e5ba:	bf00      	nop
 800e5bc:	3c23d70a 	.word	0x3c23d70a
 800e5c0:	40400000 	.word	0x40400000
 800e5c4:	4a989680 	.word	0x4a989680
 800e5c8:	41200000 	.word	0x41200000
 800e5cc:	43fa0000 	.word	0x43fa0000

			}

			else {
				Qa = 5e8;
 800e5d0:	687b      	ldr	r3, [r7, #4]
 800e5d2:	4a18      	ldr	r2, [pc, #96]	; (800e634 <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0x2ec>)
 800e5d4:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

			}
			Qg = 1e1;
 800e5d8:	687b      	ldr	r3, [r7, #4]
 800e5da:	4a17      	ldr	r2, [pc, #92]	; (800e638 <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0x2f0>)
 800e5dc:	f8c3 2154 	str.w	r2, [r3, #340]	; 0x154
			sb = 1e-4;
 800e5e0:	687b      	ldr	r3, [r7, #4]
 800e5e2:	4a16      	ldr	r2, [pc, #88]	; (800e63c <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0x2f4>)
 800e5e4:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

			S11_angle = S11_yaw;
 800e5e8:	687b      	ldr	r3, [r7, #4]
 800e5ea:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e5ec:	663b      	str	r3, [r7, #96]	; 0x60
			S12_angle = S12_yaw;
 800e5ee:	687b      	ldr	r3, [r7, #4]
 800e5f0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800e5f4:	65fb      	str	r3, [r7, #92]	; 0x5c
			S13_angle = S13_yaw;
 800e5f6:	687b      	ldr	r3, [r7, #4]
 800e5f8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800e5fc:	65bb      	str	r3, [r7, #88]	; 0x58
			S21_angle = S21_yaw;
 800e5fe:	687b      	ldr	r3, [r7, #4]
 800e600:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800e604:	657b      	str	r3, [r7, #84]	; 0x54
			S22_angle = S22_yaw;
 800e606:	687b      	ldr	r3, [r7, #4]
 800e608:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e60c:	653b      	str	r3, [r7, #80]	; 0x50
			S23_angle = S23_yaw;
 800e60e:	687b      	ldr	r3, [r7, #4]
 800e610:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800e614:	64fb      	str	r3, [r7, #76]	; 0x4c
			S31_angle = S31_yaw;
 800e616:	687b      	ldr	r3, [r7, #4]
 800e618:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800e61c:	64bb      	str	r3, [r7, #72]	; 0x48
			S32_angle = S32_yaw;
 800e61e:	687b      	ldr	r3, [r7, #4]
 800e620:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800e624:	647b      	str	r3, [r7, #68]	; 0x44
			S33_angle = S33_yaw;
 800e626:	687b      	ldr	r3, [r7, #4]
 800e628:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800e62c:	643b      	str	r3, [r7, #64]	; 0x40
			break;
 800e62e:	bf00      	nop
 800e630:	e006      	b.n	800e640 <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0x2f8>
 800e632:	bf00      	nop
 800e634:	4dee6b28 	.word	0x4dee6b28
 800e638:	41200000 	.word	0x41200000
 800e63c:	38d1b717 	.word	0x38d1b717

	}

    angle_ekf = (angle_ekf) + st*(angle_rate) - st*angle_bias;
 800e640:	6f78      	ldr	r0, [r7, #116]	; 0x74
 800e642:	f7f1 fee9 	bl	8000418 <__aeabi_f2d>
 800e646:	4680      	mov	r8, r0
 800e648:	4689      	mov	r9, r1
 800e64a:	687b      	ldr	r3, [r7, #4]
 800e64c:	e9d3 455e 	ldrd	r4, r5, [r3, #376]	; 0x178
 800e650:	6f38      	ldr	r0, [r7, #112]	; 0x70
 800e652:	f7f1 fee1 	bl	8000418 <__aeabi_f2d>
 800e656:	4602      	mov	r2, r0
 800e658:	460b      	mov	r3, r1
 800e65a:	4620      	mov	r0, r4
 800e65c:	4629      	mov	r1, r5
 800e65e:	f7f1 ff33 	bl	80004c8 <__aeabi_dmul>
 800e662:	4602      	mov	r2, r0
 800e664:	460b      	mov	r3, r1
 800e666:	4640      	mov	r0, r8
 800e668:	4649      	mov	r1, r9
 800e66a:	f7f1 fd77 	bl	800015c <__adddf3>
 800e66e:	4602      	mov	r2, r0
 800e670:	460b      	mov	r3, r1
 800e672:	4690      	mov	r8, r2
 800e674:	4699      	mov	r9, r3
 800e676:	687b      	ldr	r3, [r7, #4]
 800e678:	e9d3 455e 	ldrd	r4, r5, [r3, #376]	; 0x178
 800e67c:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800e67e:	f7f1 fecb 	bl	8000418 <__aeabi_f2d>
 800e682:	4602      	mov	r2, r0
 800e684:	460b      	mov	r3, r1
 800e686:	4620      	mov	r0, r4
 800e688:	4629      	mov	r1, r5
 800e68a:	f7f1 ff1d 	bl	80004c8 <__aeabi_dmul>
 800e68e:	4602      	mov	r2, r0
 800e690:	460b      	mov	r3, r1
 800e692:	4640      	mov	r0, r8
 800e694:	4649      	mov	r1, r9
 800e696:	f7f1 fd5f 	bl	8000158 <__aeabi_dsub>
 800e69a:	4602      	mov	r2, r0
 800e69c:	460b      	mov	r3, r1
 800e69e:	4610      	mov	r0, r2
 800e6a0:	4619      	mov	r1, r3
 800e6a2:	f7f2 f9e9 	bl	8000a78 <__aeabi_d2f>
 800e6a6:	4603      	mov	r3, r0
 800e6a8:	677b      	str	r3, [r7, #116]	; 0x74

    S11_angle = S11_angle + sa + S31_angle*st - st*st*(S12_angle - S22_angle*st + S32_angle*st)/st + (st*st*(S13_angle - S23_angle*st + S33_angle*st))/st;
 800e6aa:	687b      	ldr	r3, [r7, #4]
 800e6ac:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e6ae:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800e6b0:	4618      	mov	r0, r3
 800e6b2:	f7f2 fa37 	bl	8000b24 <__addsf3>
 800e6b6:	4603      	mov	r3, r0
 800e6b8:	4618      	mov	r0, r3
 800e6ba:	f7f1 fead 	bl	8000418 <__aeabi_f2d>
 800e6be:	4604      	mov	r4, r0
 800e6c0:	460d      	mov	r5, r1
 800e6c2:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 800e6c4:	f7f1 fea8 	bl	8000418 <__aeabi_f2d>
 800e6c8:	687b      	ldr	r3, [r7, #4]
 800e6ca:	e9d3 235e 	ldrd	r2, r3, [r3, #376]	; 0x178
 800e6ce:	f7f1 fefb 	bl	80004c8 <__aeabi_dmul>
 800e6d2:	4602      	mov	r2, r0
 800e6d4:	460b      	mov	r3, r1
 800e6d6:	4620      	mov	r0, r4
 800e6d8:	4629      	mov	r1, r5
 800e6da:	f7f1 fd3f 	bl	800015c <__adddf3>
 800e6de:	4602      	mov	r2, r0
 800e6e0:	460b      	mov	r3, r1
 800e6e2:	4690      	mov	r8, r2
 800e6e4:	4699      	mov	r9, r3
 800e6e6:	687b      	ldr	r3, [r7, #4]
 800e6e8:	e9d3 015e 	ldrd	r0, r1, [r3, #376]	; 0x178
 800e6ec:	687b      	ldr	r3, [r7, #4]
 800e6ee:	e9d3 235e 	ldrd	r2, r3, [r3, #376]	; 0x178
 800e6f2:	f7f1 fee9 	bl	80004c8 <__aeabi_dmul>
 800e6f6:	4602      	mov	r2, r0
 800e6f8:	460b      	mov	r3, r1
 800e6fa:	4692      	mov	sl, r2
 800e6fc:	469b      	mov	fp, r3
 800e6fe:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 800e700:	f7f1 fe8a 	bl	8000418 <__aeabi_f2d>
 800e704:	4604      	mov	r4, r0
 800e706:	460d      	mov	r5, r1
 800e708:	6d38      	ldr	r0, [r7, #80]	; 0x50
 800e70a:	f7f1 fe85 	bl	8000418 <__aeabi_f2d>
 800e70e:	687b      	ldr	r3, [r7, #4]
 800e710:	e9d3 235e 	ldrd	r2, r3, [r3, #376]	; 0x178
 800e714:	f7f1 fed8 	bl	80004c8 <__aeabi_dmul>
 800e718:	4602      	mov	r2, r0
 800e71a:	460b      	mov	r3, r1
 800e71c:	4620      	mov	r0, r4
 800e71e:	4629      	mov	r1, r5
 800e720:	f7f1 fd1a 	bl	8000158 <__aeabi_dsub>
 800e724:	4602      	mov	r2, r0
 800e726:	460b      	mov	r3, r1
 800e728:	4614      	mov	r4, r2
 800e72a:	461d      	mov	r5, r3
 800e72c:	6c78      	ldr	r0, [r7, #68]	; 0x44
 800e72e:	f7f1 fe73 	bl	8000418 <__aeabi_f2d>
 800e732:	687b      	ldr	r3, [r7, #4]
 800e734:	e9d3 235e 	ldrd	r2, r3, [r3, #376]	; 0x178
 800e738:	f7f1 fec6 	bl	80004c8 <__aeabi_dmul>
 800e73c:	4602      	mov	r2, r0
 800e73e:	460b      	mov	r3, r1
 800e740:	4620      	mov	r0, r4
 800e742:	4629      	mov	r1, r5
 800e744:	f7f1 fd0a 	bl	800015c <__adddf3>
 800e748:	4602      	mov	r2, r0
 800e74a:	460b      	mov	r3, r1
 800e74c:	4650      	mov	r0, sl
 800e74e:	4659      	mov	r1, fp
 800e750:	f7f1 feba 	bl	80004c8 <__aeabi_dmul>
 800e754:	4602      	mov	r2, r0
 800e756:	460b      	mov	r3, r1
 800e758:	4610      	mov	r0, r2
 800e75a:	4619      	mov	r1, r3
 800e75c:	687b      	ldr	r3, [r7, #4]
 800e75e:	e9d3 235e 	ldrd	r2, r3, [r3, #376]	; 0x178
 800e762:	f7f1 ffdb 	bl	800071c <__aeabi_ddiv>
 800e766:	4602      	mov	r2, r0
 800e768:	460b      	mov	r3, r1
 800e76a:	4640      	mov	r0, r8
 800e76c:	4649      	mov	r1, r9
 800e76e:	f7f1 fcf3 	bl	8000158 <__aeabi_dsub>
 800e772:	4602      	mov	r2, r0
 800e774:	460b      	mov	r3, r1
 800e776:	4690      	mov	r8, r2
 800e778:	4699      	mov	r9, r3
 800e77a:	687b      	ldr	r3, [r7, #4]
 800e77c:	e9d3 015e 	ldrd	r0, r1, [r3, #376]	; 0x178
 800e780:	687b      	ldr	r3, [r7, #4]
 800e782:	e9d3 235e 	ldrd	r2, r3, [r3, #376]	; 0x178
 800e786:	f7f1 fe9f 	bl	80004c8 <__aeabi_dmul>
 800e78a:	4602      	mov	r2, r0
 800e78c:	460b      	mov	r3, r1
 800e78e:	4692      	mov	sl, r2
 800e790:	469b      	mov	fp, r3
 800e792:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800e794:	f7f1 fe40 	bl	8000418 <__aeabi_f2d>
 800e798:	4604      	mov	r4, r0
 800e79a:	460d      	mov	r5, r1
 800e79c:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 800e79e:	f7f1 fe3b 	bl	8000418 <__aeabi_f2d>
 800e7a2:	687b      	ldr	r3, [r7, #4]
 800e7a4:	e9d3 235e 	ldrd	r2, r3, [r3, #376]	; 0x178
 800e7a8:	f7f1 fe8e 	bl	80004c8 <__aeabi_dmul>
 800e7ac:	4602      	mov	r2, r0
 800e7ae:	460b      	mov	r3, r1
 800e7b0:	4620      	mov	r0, r4
 800e7b2:	4629      	mov	r1, r5
 800e7b4:	f7f1 fcd0 	bl	8000158 <__aeabi_dsub>
 800e7b8:	4602      	mov	r2, r0
 800e7ba:	460b      	mov	r3, r1
 800e7bc:	4614      	mov	r4, r2
 800e7be:	461d      	mov	r5, r3
 800e7c0:	6c38      	ldr	r0, [r7, #64]	; 0x40
 800e7c2:	f7f1 fe29 	bl	8000418 <__aeabi_f2d>
 800e7c6:	687b      	ldr	r3, [r7, #4]
 800e7c8:	e9d3 235e 	ldrd	r2, r3, [r3, #376]	; 0x178
 800e7cc:	f7f1 fe7c 	bl	80004c8 <__aeabi_dmul>
 800e7d0:	4602      	mov	r2, r0
 800e7d2:	460b      	mov	r3, r1
 800e7d4:	4620      	mov	r0, r4
 800e7d6:	4629      	mov	r1, r5
 800e7d8:	f7f1 fcc0 	bl	800015c <__adddf3>
 800e7dc:	4602      	mov	r2, r0
 800e7de:	460b      	mov	r3, r1
 800e7e0:	4650      	mov	r0, sl
 800e7e2:	4659      	mov	r1, fp
 800e7e4:	f7f1 fe70 	bl	80004c8 <__aeabi_dmul>
 800e7e8:	4602      	mov	r2, r0
 800e7ea:	460b      	mov	r3, r1
 800e7ec:	4610      	mov	r0, r2
 800e7ee:	4619      	mov	r1, r3
 800e7f0:	687b      	ldr	r3, [r7, #4]
 800e7f2:	e9d3 235e 	ldrd	r2, r3, [r3, #376]	; 0x178
 800e7f6:	f7f1 ff91 	bl	800071c <__aeabi_ddiv>
 800e7fa:	4602      	mov	r2, r0
 800e7fc:	460b      	mov	r3, r1
 800e7fe:	4640      	mov	r0, r8
 800e800:	4649      	mov	r1, r9
 800e802:	f7f1 fcab 	bl	800015c <__adddf3>
 800e806:	4602      	mov	r2, r0
 800e808:	460b      	mov	r3, r1
 800e80a:	4610      	mov	r0, r2
 800e80c:	4619      	mov	r1, r3
 800e80e:	f7f2 f933 	bl	8000a78 <__aeabi_d2f>
 800e812:	4603      	mov	r3, r0
 800e814:	663b      	str	r3, [r7, #96]	; 0x60
    S12_angle = S12_angle - S22_angle*st + S32_angle*st;
 800e816:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 800e818:	f7f1 fdfe 	bl	8000418 <__aeabi_f2d>
 800e81c:	4604      	mov	r4, r0
 800e81e:	460d      	mov	r5, r1
 800e820:	6d38      	ldr	r0, [r7, #80]	; 0x50
 800e822:	f7f1 fdf9 	bl	8000418 <__aeabi_f2d>
 800e826:	687b      	ldr	r3, [r7, #4]
 800e828:	e9d3 235e 	ldrd	r2, r3, [r3, #376]	; 0x178
 800e82c:	f7f1 fe4c 	bl	80004c8 <__aeabi_dmul>
 800e830:	4602      	mov	r2, r0
 800e832:	460b      	mov	r3, r1
 800e834:	4620      	mov	r0, r4
 800e836:	4629      	mov	r1, r5
 800e838:	f7f1 fc8e 	bl	8000158 <__aeabi_dsub>
 800e83c:	4602      	mov	r2, r0
 800e83e:	460b      	mov	r3, r1
 800e840:	4614      	mov	r4, r2
 800e842:	461d      	mov	r5, r3
 800e844:	6c78      	ldr	r0, [r7, #68]	; 0x44
 800e846:	f7f1 fde7 	bl	8000418 <__aeabi_f2d>
 800e84a:	687b      	ldr	r3, [r7, #4]
 800e84c:	e9d3 235e 	ldrd	r2, r3, [r3, #376]	; 0x178
 800e850:	f7f1 fe3a 	bl	80004c8 <__aeabi_dmul>
 800e854:	4602      	mov	r2, r0
 800e856:	460b      	mov	r3, r1
 800e858:	4620      	mov	r0, r4
 800e85a:	4629      	mov	r1, r5
 800e85c:	f7f1 fc7e 	bl	800015c <__adddf3>
 800e860:	4602      	mov	r2, r0
 800e862:	460b      	mov	r3, r1
 800e864:	4610      	mov	r0, r2
 800e866:	4619      	mov	r1, r3
 800e868:	f7f2 f906 	bl	8000a78 <__aeabi_d2f>
 800e86c:	4603      	mov	r3, r0
 800e86e:	65fb      	str	r3, [r7, #92]	; 0x5c
    S13_angle = S13_angle - S23_angle*st + S33_angle*st;
 800e870:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800e872:	f7f1 fdd1 	bl	8000418 <__aeabi_f2d>
 800e876:	4604      	mov	r4, r0
 800e878:	460d      	mov	r5, r1
 800e87a:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 800e87c:	f7f1 fdcc 	bl	8000418 <__aeabi_f2d>
 800e880:	687b      	ldr	r3, [r7, #4]
 800e882:	e9d3 235e 	ldrd	r2, r3, [r3, #376]	; 0x178
 800e886:	f7f1 fe1f 	bl	80004c8 <__aeabi_dmul>
 800e88a:	4602      	mov	r2, r0
 800e88c:	460b      	mov	r3, r1
 800e88e:	4620      	mov	r0, r4
 800e890:	4629      	mov	r1, r5
 800e892:	f7f1 fc61 	bl	8000158 <__aeabi_dsub>
 800e896:	4602      	mov	r2, r0
 800e898:	460b      	mov	r3, r1
 800e89a:	4614      	mov	r4, r2
 800e89c:	461d      	mov	r5, r3
 800e89e:	6c38      	ldr	r0, [r7, #64]	; 0x40
 800e8a0:	f7f1 fdba 	bl	8000418 <__aeabi_f2d>
 800e8a4:	687b      	ldr	r3, [r7, #4]
 800e8a6:	e9d3 235e 	ldrd	r2, r3, [r3, #376]	; 0x178
 800e8aa:	f7f1 fe0d 	bl	80004c8 <__aeabi_dmul>
 800e8ae:	4602      	mov	r2, r0
 800e8b0:	460b      	mov	r3, r1
 800e8b2:	4620      	mov	r0, r4
 800e8b4:	4629      	mov	r1, r5
 800e8b6:	f7f1 fc51 	bl	800015c <__adddf3>
 800e8ba:	4602      	mov	r2, r0
 800e8bc:	460b      	mov	r3, r1
 800e8be:	4610      	mov	r0, r2
 800e8c0:	4619      	mov	r1, r3
 800e8c2:	f7f2 f8d9 	bl	8000a78 <__aeabi_d2f>
 800e8c6:	4603      	mov	r3, r0
 800e8c8:	65bb      	str	r3, [r7, #88]	; 0x58

    S21_angle = S21_angle - S22_angle*st + S23_angle*(st);
 800e8ca:	6d78      	ldr	r0, [r7, #84]	; 0x54
 800e8cc:	f7f1 fda4 	bl	8000418 <__aeabi_f2d>
 800e8d0:	4604      	mov	r4, r0
 800e8d2:	460d      	mov	r5, r1
 800e8d4:	6d38      	ldr	r0, [r7, #80]	; 0x50
 800e8d6:	f7f1 fd9f 	bl	8000418 <__aeabi_f2d>
 800e8da:	687b      	ldr	r3, [r7, #4]
 800e8dc:	e9d3 235e 	ldrd	r2, r3, [r3, #376]	; 0x178
 800e8e0:	f7f1 fdf2 	bl	80004c8 <__aeabi_dmul>
 800e8e4:	4602      	mov	r2, r0
 800e8e6:	460b      	mov	r3, r1
 800e8e8:	4620      	mov	r0, r4
 800e8ea:	4629      	mov	r1, r5
 800e8ec:	f7f1 fc34 	bl	8000158 <__aeabi_dsub>
 800e8f0:	4602      	mov	r2, r0
 800e8f2:	460b      	mov	r3, r1
 800e8f4:	4614      	mov	r4, r2
 800e8f6:	461d      	mov	r5, r3
 800e8f8:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 800e8fa:	f7f1 fd8d 	bl	8000418 <__aeabi_f2d>
 800e8fe:	687b      	ldr	r3, [r7, #4]
 800e900:	e9d3 235e 	ldrd	r2, r3, [r3, #376]	; 0x178
 800e904:	f7f1 fde0 	bl	80004c8 <__aeabi_dmul>
 800e908:	4602      	mov	r2, r0
 800e90a:	460b      	mov	r3, r1
 800e90c:	4620      	mov	r0, r4
 800e90e:	4629      	mov	r1, r5
 800e910:	f7f1 fc24 	bl	800015c <__adddf3>
 800e914:	4602      	mov	r2, r0
 800e916:	460b      	mov	r3, r1
 800e918:	4610      	mov	r0, r2
 800e91a:	4619      	mov	r1, r3
 800e91c:	f7f2 f8ac 	bl	8000a78 <__aeabi_d2f>
 800e920:	4603      	mov	r3, r0
 800e922:	657b      	str	r3, [r7, #84]	; 0x54
    S22_angle = S22_angle + sb;
 800e924:	687b      	ldr	r3, [r7, #4]
 800e926:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 800e92a:	4619      	mov	r1, r3
 800e92c:	6d38      	ldr	r0, [r7, #80]	; 0x50
 800e92e:	f7f2 f8f9 	bl	8000b24 <__addsf3>
 800e932:	4603      	mov	r3, r0
 800e934:	653b      	str	r3, [r7, #80]	; 0x50
    //S23_angle = S23_angle;

    S31_angle = S31_angle - S32_angle*st  + S33_angle*(st);
 800e936:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 800e938:	f7f1 fd6e 	bl	8000418 <__aeabi_f2d>
 800e93c:	4604      	mov	r4, r0
 800e93e:	460d      	mov	r5, r1
 800e940:	6c78      	ldr	r0, [r7, #68]	; 0x44
 800e942:	f7f1 fd69 	bl	8000418 <__aeabi_f2d>
 800e946:	687b      	ldr	r3, [r7, #4]
 800e948:	e9d3 235e 	ldrd	r2, r3, [r3, #376]	; 0x178
 800e94c:	f7f1 fdbc 	bl	80004c8 <__aeabi_dmul>
 800e950:	4602      	mov	r2, r0
 800e952:	460b      	mov	r3, r1
 800e954:	4620      	mov	r0, r4
 800e956:	4629      	mov	r1, r5
 800e958:	f7f1 fbfe 	bl	8000158 <__aeabi_dsub>
 800e95c:	4602      	mov	r2, r0
 800e95e:	460b      	mov	r3, r1
 800e960:	4614      	mov	r4, r2
 800e962:	461d      	mov	r5, r3
 800e964:	6c38      	ldr	r0, [r7, #64]	; 0x40
 800e966:	f7f1 fd57 	bl	8000418 <__aeabi_f2d>
 800e96a:	687b      	ldr	r3, [r7, #4]
 800e96c:	e9d3 235e 	ldrd	r2, r3, [r3, #376]	; 0x178
 800e970:	f7f1 fdaa 	bl	80004c8 <__aeabi_dmul>
 800e974:	4602      	mov	r2, r0
 800e976:	460b      	mov	r3, r1
 800e978:	4620      	mov	r0, r4
 800e97a:	4629      	mov	r1, r5
 800e97c:	f7f1 fbee 	bl	800015c <__adddf3>
 800e980:	4602      	mov	r2, r0
 800e982:	460b      	mov	r3, r1
 800e984:	4610      	mov	r0, r2
 800e986:	4619      	mov	r1, r3
 800e988:	f7f2 f876 	bl	8000a78 <__aeabi_d2f>
 800e98c:	4603      	mov	r3, r0
 800e98e:	64bb      	str	r3, [r7, #72]	; 0x48
    //S32_angle = S32_angle;
    S33_angle = S33_angle + sr;
 800e990:	687b      	ldr	r3, [r7, #4]
 800e992:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e994:	4619      	mov	r1, r3
 800e996:	6c38      	ldr	r0, [r7, #64]	; 0x40
 800e998:	f7f2 f8c4 	bl	8000b24 <__addsf3>
 800e99c:	4603      	mov	r3, r0
 800e99e:	643b      	str	r3, [r7, #64]	; 0x40

    //ANGLE CORRECTION
    float A = (Qa*Qg + Qa*S22_angle + Qa*S23_angle + Qa*S32_angle + Qa*S33_angle + Qg*S11_angle + S11_angle*S22_angle - S12_angle*S21_angle + S11_angle*S23_angle - S13_angle*S21_angle + S11_angle*S32_angle - S12_angle*S31_angle + S11_angle*S33_angle - S13_angle*S31_angle);
 800e9a0:	687b      	ldr	r3, [r7, #4]
 800e9a2:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 800e9a6:	687b      	ldr	r3, [r7, #4]
 800e9a8:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 800e9ac:	4619      	mov	r1, r3
 800e9ae:	4610      	mov	r0, r2
 800e9b0:	f7f2 f9c0 	bl	8000d34 <__aeabi_fmul>
 800e9b4:	4603      	mov	r3, r0
 800e9b6:	461c      	mov	r4, r3
 800e9b8:	687b      	ldr	r3, [r7, #4]
 800e9ba:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 800e9be:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800e9c0:	4618      	mov	r0, r3
 800e9c2:	f7f2 f9b7 	bl	8000d34 <__aeabi_fmul>
 800e9c6:	4603      	mov	r3, r0
 800e9c8:	4619      	mov	r1, r3
 800e9ca:	4620      	mov	r0, r4
 800e9cc:	f7f2 f8aa 	bl	8000b24 <__addsf3>
 800e9d0:	4603      	mov	r3, r0
 800e9d2:	461c      	mov	r4, r3
 800e9d4:	687b      	ldr	r3, [r7, #4]
 800e9d6:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 800e9da:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800e9dc:	4618      	mov	r0, r3
 800e9de:	f7f2 f9a9 	bl	8000d34 <__aeabi_fmul>
 800e9e2:	4603      	mov	r3, r0
 800e9e4:	4619      	mov	r1, r3
 800e9e6:	4620      	mov	r0, r4
 800e9e8:	f7f2 f89c 	bl	8000b24 <__addsf3>
 800e9ec:	4603      	mov	r3, r0
 800e9ee:	461c      	mov	r4, r3
 800e9f0:	687b      	ldr	r3, [r7, #4]
 800e9f2:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 800e9f6:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800e9f8:	4618      	mov	r0, r3
 800e9fa:	f7f2 f99b 	bl	8000d34 <__aeabi_fmul>
 800e9fe:	4603      	mov	r3, r0
 800ea00:	4619      	mov	r1, r3
 800ea02:	4620      	mov	r0, r4
 800ea04:	f7f2 f88e 	bl	8000b24 <__addsf3>
 800ea08:	4603      	mov	r3, r0
 800ea0a:	461c      	mov	r4, r3
 800ea0c:	687b      	ldr	r3, [r7, #4]
 800ea0e:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 800ea12:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800ea14:	4618      	mov	r0, r3
 800ea16:	f7f2 f98d 	bl	8000d34 <__aeabi_fmul>
 800ea1a:	4603      	mov	r3, r0
 800ea1c:	4619      	mov	r1, r3
 800ea1e:	4620      	mov	r0, r4
 800ea20:	f7f2 f880 	bl	8000b24 <__addsf3>
 800ea24:	4603      	mov	r3, r0
 800ea26:	461c      	mov	r4, r3
 800ea28:	687b      	ldr	r3, [r7, #4]
 800ea2a:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 800ea2e:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800ea30:	4618      	mov	r0, r3
 800ea32:	f7f2 f97f 	bl	8000d34 <__aeabi_fmul>
 800ea36:	4603      	mov	r3, r0
 800ea38:	4619      	mov	r1, r3
 800ea3a:	4620      	mov	r0, r4
 800ea3c:	f7f2 f872 	bl	8000b24 <__addsf3>
 800ea40:	4603      	mov	r3, r0
 800ea42:	461c      	mov	r4, r3
 800ea44:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800ea46:	6e38      	ldr	r0, [r7, #96]	; 0x60
 800ea48:	f7f2 f974 	bl	8000d34 <__aeabi_fmul>
 800ea4c:	4603      	mov	r3, r0
 800ea4e:	4619      	mov	r1, r3
 800ea50:	4620      	mov	r0, r4
 800ea52:	f7f2 f867 	bl	8000b24 <__addsf3>
 800ea56:	4603      	mov	r3, r0
 800ea58:	461c      	mov	r4, r3
 800ea5a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800ea5c:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 800ea5e:	f7f2 f969 	bl	8000d34 <__aeabi_fmul>
 800ea62:	4603      	mov	r3, r0
 800ea64:	4619      	mov	r1, r3
 800ea66:	4620      	mov	r0, r4
 800ea68:	f7f2 f85a 	bl	8000b20 <__aeabi_fsub>
 800ea6c:	4603      	mov	r3, r0
 800ea6e:	461c      	mov	r4, r3
 800ea70:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800ea72:	6e38      	ldr	r0, [r7, #96]	; 0x60
 800ea74:	f7f2 f95e 	bl	8000d34 <__aeabi_fmul>
 800ea78:	4603      	mov	r3, r0
 800ea7a:	4619      	mov	r1, r3
 800ea7c:	4620      	mov	r0, r4
 800ea7e:	f7f2 f851 	bl	8000b24 <__addsf3>
 800ea82:	4603      	mov	r3, r0
 800ea84:	461c      	mov	r4, r3
 800ea86:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800ea88:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800ea8a:	f7f2 f953 	bl	8000d34 <__aeabi_fmul>
 800ea8e:	4603      	mov	r3, r0
 800ea90:	4619      	mov	r1, r3
 800ea92:	4620      	mov	r0, r4
 800ea94:	f7f2 f844 	bl	8000b20 <__aeabi_fsub>
 800ea98:	4603      	mov	r3, r0
 800ea9a:	461c      	mov	r4, r3
 800ea9c:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800ea9e:	6e38      	ldr	r0, [r7, #96]	; 0x60
 800eaa0:	f7f2 f948 	bl	8000d34 <__aeabi_fmul>
 800eaa4:	4603      	mov	r3, r0
 800eaa6:	4619      	mov	r1, r3
 800eaa8:	4620      	mov	r0, r4
 800eaaa:	f7f2 f83b 	bl	8000b24 <__addsf3>
 800eaae:	4603      	mov	r3, r0
 800eab0:	461c      	mov	r4, r3
 800eab2:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800eab4:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 800eab6:	f7f2 f93d 	bl	8000d34 <__aeabi_fmul>
 800eaba:	4603      	mov	r3, r0
 800eabc:	4619      	mov	r1, r3
 800eabe:	4620      	mov	r0, r4
 800eac0:	f7f2 f82e 	bl	8000b20 <__aeabi_fsub>
 800eac4:	4603      	mov	r3, r0
 800eac6:	461c      	mov	r4, r3
 800eac8:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800eaca:	6e38      	ldr	r0, [r7, #96]	; 0x60
 800eacc:	f7f2 f932 	bl	8000d34 <__aeabi_fmul>
 800ead0:	4603      	mov	r3, r0
 800ead2:	4619      	mov	r1, r3
 800ead4:	4620      	mov	r0, r4
 800ead6:	f7f2 f825 	bl	8000b24 <__addsf3>
 800eada:	4603      	mov	r3, r0
 800eadc:	461c      	mov	r4, r3
 800eade:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800eae0:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800eae2:	f7f2 f927 	bl	8000d34 <__aeabi_fmul>
 800eae6:	4603      	mov	r3, r0
 800eae8:	4619      	mov	r1, r3
 800eaea:	4620      	mov	r0, r4
 800eaec:	f7f2 f818 	bl	8000b20 <__aeabi_fsub>
 800eaf0:	4603      	mov	r3, r0
 800eaf2:	623b      	str	r3, [r7, #32]
    float Kt11_att = 1 - (Qa*(Qg + S22_angle + S23_angle + S32_angle + S33_angle))/A;
 800eaf4:	687b      	ldr	r3, [r7, #4]
 800eaf6:	f8d3 421c 	ldr.w	r4, [r3, #540]	; 0x21c
 800eafa:	687b      	ldr	r3, [r7, #4]
 800eafc:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 800eb00:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800eb02:	4618      	mov	r0, r3
 800eb04:	f7f2 f80e 	bl	8000b24 <__addsf3>
 800eb08:	4603      	mov	r3, r0
 800eb0a:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800eb0c:	4618      	mov	r0, r3
 800eb0e:	f7f2 f809 	bl	8000b24 <__addsf3>
 800eb12:	4603      	mov	r3, r0
 800eb14:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800eb16:	4618      	mov	r0, r3
 800eb18:	f7f2 f804 	bl	8000b24 <__addsf3>
 800eb1c:	4603      	mov	r3, r0
 800eb1e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800eb20:	4618      	mov	r0, r3
 800eb22:	f7f1 ffff 	bl	8000b24 <__addsf3>
 800eb26:	4603      	mov	r3, r0
 800eb28:	4619      	mov	r1, r3
 800eb2a:	4620      	mov	r0, r4
 800eb2c:	f7f2 f902 	bl	8000d34 <__aeabi_fmul>
 800eb30:	4603      	mov	r3, r0
 800eb32:	6a39      	ldr	r1, [r7, #32]
 800eb34:	4618      	mov	r0, r3
 800eb36:	f7f2 f9b1 	bl	8000e9c <__aeabi_fdiv>
 800eb3a:	4603      	mov	r3, r0
 800eb3c:	4619      	mov	r1, r3
 800eb3e:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800eb42:	f7f1 ffed 	bl	8000b20 <__aeabi_fsub>
 800eb46:	4603      	mov	r3, r0
 800eb48:	61fb      	str	r3, [r7, #28]
    float Kt12_att = (Qa*(S12_angle + S13_angle))/A;
 800eb4a:	687b      	ldr	r3, [r7, #4]
 800eb4c:	f8d3 421c 	ldr.w	r4, [r3, #540]	; 0x21c
 800eb50:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800eb52:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 800eb54:	f7f1 ffe6 	bl	8000b24 <__addsf3>
 800eb58:	4603      	mov	r3, r0
 800eb5a:	4619      	mov	r1, r3
 800eb5c:	4620      	mov	r0, r4
 800eb5e:	f7f2 f8e9 	bl	8000d34 <__aeabi_fmul>
 800eb62:	4603      	mov	r3, r0
 800eb64:	6a39      	ldr	r1, [r7, #32]
 800eb66:	4618      	mov	r0, r3
 800eb68:	f7f2 f998 	bl	8000e9c <__aeabi_fdiv>
 800eb6c:	4603      	mov	r3, r0
 800eb6e:	61bb      	str	r3, [r7, #24]
    float Kt21_att = (Qg*S21_angle + S21_angle*S32_angle - S22_angle*S31_angle + S21_angle*S33_angle - S23_angle*S31_angle)/A;
 800eb70:	687b      	ldr	r3, [r7, #4]
 800eb72:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 800eb76:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800eb78:	4618      	mov	r0, r3
 800eb7a:	f7f2 f8db 	bl	8000d34 <__aeabi_fmul>
 800eb7e:	4603      	mov	r3, r0
 800eb80:	461c      	mov	r4, r3
 800eb82:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800eb84:	6d78      	ldr	r0, [r7, #84]	; 0x54
 800eb86:	f7f2 f8d5 	bl	8000d34 <__aeabi_fmul>
 800eb8a:	4603      	mov	r3, r0
 800eb8c:	4619      	mov	r1, r3
 800eb8e:	4620      	mov	r0, r4
 800eb90:	f7f1 ffc8 	bl	8000b24 <__addsf3>
 800eb94:	4603      	mov	r3, r0
 800eb96:	461c      	mov	r4, r3
 800eb98:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800eb9a:	6d38      	ldr	r0, [r7, #80]	; 0x50
 800eb9c:	f7f2 f8ca 	bl	8000d34 <__aeabi_fmul>
 800eba0:	4603      	mov	r3, r0
 800eba2:	4619      	mov	r1, r3
 800eba4:	4620      	mov	r0, r4
 800eba6:	f7f1 ffbb 	bl	8000b20 <__aeabi_fsub>
 800ebaa:	4603      	mov	r3, r0
 800ebac:	461c      	mov	r4, r3
 800ebae:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800ebb0:	6d78      	ldr	r0, [r7, #84]	; 0x54
 800ebb2:	f7f2 f8bf 	bl	8000d34 <__aeabi_fmul>
 800ebb6:	4603      	mov	r3, r0
 800ebb8:	4619      	mov	r1, r3
 800ebba:	4620      	mov	r0, r4
 800ebbc:	f7f1 ffb2 	bl	8000b24 <__addsf3>
 800ebc0:	4603      	mov	r3, r0
 800ebc2:	461c      	mov	r4, r3
 800ebc4:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800ebc6:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 800ebc8:	f7f2 f8b4 	bl	8000d34 <__aeabi_fmul>
 800ebcc:	4603      	mov	r3, r0
 800ebce:	4619      	mov	r1, r3
 800ebd0:	4620      	mov	r0, r4
 800ebd2:	f7f1 ffa5 	bl	8000b20 <__aeabi_fsub>
 800ebd6:	4603      	mov	r3, r0
 800ebd8:	6a39      	ldr	r1, [r7, #32]
 800ebda:	4618      	mov	r0, r3
 800ebdc:	f7f2 f95e 	bl	8000e9c <__aeabi_fdiv>
 800ebe0:	4603      	mov	r3, r0
 800ebe2:	617b      	str	r3, [r7, #20]
    float Kt22_att = (Qa*S22_angle + Qa*S23_angle + S11_angle*S22_angle - S12_angle*S21_angle + S11_angle*S23_angle - S13_angle*S21_angle)/A;
 800ebe4:	687b      	ldr	r3, [r7, #4]
 800ebe6:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 800ebea:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800ebec:	4618      	mov	r0, r3
 800ebee:	f7f2 f8a1 	bl	8000d34 <__aeabi_fmul>
 800ebf2:	4603      	mov	r3, r0
 800ebf4:	461c      	mov	r4, r3
 800ebf6:	687b      	ldr	r3, [r7, #4]
 800ebf8:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 800ebfc:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800ebfe:	4618      	mov	r0, r3
 800ec00:	f7f2 f898 	bl	8000d34 <__aeabi_fmul>
 800ec04:	4603      	mov	r3, r0
 800ec06:	4619      	mov	r1, r3
 800ec08:	4620      	mov	r0, r4
 800ec0a:	f7f1 ff8b 	bl	8000b24 <__addsf3>
 800ec0e:	4603      	mov	r3, r0
 800ec10:	461c      	mov	r4, r3
 800ec12:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800ec14:	6e38      	ldr	r0, [r7, #96]	; 0x60
 800ec16:	f7f2 f88d 	bl	8000d34 <__aeabi_fmul>
 800ec1a:	4603      	mov	r3, r0
 800ec1c:	4619      	mov	r1, r3
 800ec1e:	4620      	mov	r0, r4
 800ec20:	f7f1 ff80 	bl	8000b24 <__addsf3>
 800ec24:	4603      	mov	r3, r0
 800ec26:	461c      	mov	r4, r3
 800ec28:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800ec2a:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 800ec2c:	f7f2 f882 	bl	8000d34 <__aeabi_fmul>
 800ec30:	4603      	mov	r3, r0
 800ec32:	4619      	mov	r1, r3
 800ec34:	4620      	mov	r0, r4
 800ec36:	f7f1 ff73 	bl	8000b20 <__aeabi_fsub>
 800ec3a:	4603      	mov	r3, r0
 800ec3c:	461c      	mov	r4, r3
 800ec3e:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800ec40:	6e38      	ldr	r0, [r7, #96]	; 0x60
 800ec42:	f7f2 f877 	bl	8000d34 <__aeabi_fmul>
 800ec46:	4603      	mov	r3, r0
 800ec48:	4619      	mov	r1, r3
 800ec4a:	4620      	mov	r0, r4
 800ec4c:	f7f1 ff6a 	bl	8000b24 <__addsf3>
 800ec50:	4603      	mov	r3, r0
 800ec52:	461c      	mov	r4, r3
 800ec54:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800ec56:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800ec58:	f7f2 f86c 	bl	8000d34 <__aeabi_fmul>
 800ec5c:	4603      	mov	r3, r0
 800ec5e:	4619      	mov	r1, r3
 800ec60:	4620      	mov	r0, r4
 800ec62:	f7f1 ff5d 	bl	8000b20 <__aeabi_fsub>
 800ec66:	4603      	mov	r3, r0
 800ec68:	6a39      	ldr	r1, [r7, #32]
 800ec6a:	4618      	mov	r0, r3
 800ec6c:	f7f2 f916 	bl	8000e9c <__aeabi_fdiv>
 800ec70:	4603      	mov	r3, r0
 800ec72:	613b      	str	r3, [r7, #16]
    float Kt31_att = (Qg*S31_angle - S21_angle*S32_angle + S22_angle*S31_angle - S21_angle*S33_angle + S23_angle*S31_angle)/A;
 800ec74:	687b      	ldr	r3, [r7, #4]
 800ec76:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 800ec7a:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800ec7c:	4618      	mov	r0, r3
 800ec7e:	f7f2 f859 	bl	8000d34 <__aeabi_fmul>
 800ec82:	4603      	mov	r3, r0
 800ec84:	461c      	mov	r4, r3
 800ec86:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800ec88:	6d78      	ldr	r0, [r7, #84]	; 0x54
 800ec8a:	f7f2 f853 	bl	8000d34 <__aeabi_fmul>
 800ec8e:	4603      	mov	r3, r0
 800ec90:	4619      	mov	r1, r3
 800ec92:	4620      	mov	r0, r4
 800ec94:	f7f1 ff44 	bl	8000b20 <__aeabi_fsub>
 800ec98:	4603      	mov	r3, r0
 800ec9a:	461c      	mov	r4, r3
 800ec9c:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800ec9e:	6d38      	ldr	r0, [r7, #80]	; 0x50
 800eca0:	f7f2 f848 	bl	8000d34 <__aeabi_fmul>
 800eca4:	4603      	mov	r3, r0
 800eca6:	4619      	mov	r1, r3
 800eca8:	4620      	mov	r0, r4
 800ecaa:	f7f1 ff3b 	bl	8000b24 <__addsf3>
 800ecae:	4603      	mov	r3, r0
 800ecb0:	461c      	mov	r4, r3
 800ecb2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800ecb4:	6d78      	ldr	r0, [r7, #84]	; 0x54
 800ecb6:	f7f2 f83d 	bl	8000d34 <__aeabi_fmul>
 800ecba:	4603      	mov	r3, r0
 800ecbc:	4619      	mov	r1, r3
 800ecbe:	4620      	mov	r0, r4
 800ecc0:	f7f1 ff2e 	bl	8000b20 <__aeabi_fsub>
 800ecc4:	4603      	mov	r3, r0
 800ecc6:	461c      	mov	r4, r3
 800ecc8:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800ecca:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 800eccc:	f7f2 f832 	bl	8000d34 <__aeabi_fmul>
 800ecd0:	4603      	mov	r3, r0
 800ecd2:	4619      	mov	r1, r3
 800ecd4:	4620      	mov	r0, r4
 800ecd6:	f7f1 ff25 	bl	8000b24 <__addsf3>
 800ecda:	4603      	mov	r3, r0
 800ecdc:	6a39      	ldr	r1, [r7, #32]
 800ecde:	4618      	mov	r0, r3
 800ece0:	f7f2 f8dc 	bl	8000e9c <__aeabi_fdiv>
 800ece4:	4603      	mov	r3, r0
 800ece6:	60fb      	str	r3, [r7, #12]
    float Kt32_att = (Qa*S32_angle + Qa*S33_angle + S11_angle*S32_angle - S12_angle*S31_angle + S11_angle*S33_angle - S13_angle*S31_angle)/A;
 800ece8:	687b      	ldr	r3, [r7, #4]
 800ecea:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 800ecee:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800ecf0:	4618      	mov	r0, r3
 800ecf2:	f7f2 f81f 	bl	8000d34 <__aeabi_fmul>
 800ecf6:	4603      	mov	r3, r0
 800ecf8:	461c      	mov	r4, r3
 800ecfa:	687b      	ldr	r3, [r7, #4]
 800ecfc:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 800ed00:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800ed02:	4618      	mov	r0, r3
 800ed04:	f7f2 f816 	bl	8000d34 <__aeabi_fmul>
 800ed08:	4603      	mov	r3, r0
 800ed0a:	4619      	mov	r1, r3
 800ed0c:	4620      	mov	r0, r4
 800ed0e:	f7f1 ff09 	bl	8000b24 <__addsf3>
 800ed12:	4603      	mov	r3, r0
 800ed14:	461c      	mov	r4, r3
 800ed16:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800ed18:	6e38      	ldr	r0, [r7, #96]	; 0x60
 800ed1a:	f7f2 f80b 	bl	8000d34 <__aeabi_fmul>
 800ed1e:	4603      	mov	r3, r0
 800ed20:	4619      	mov	r1, r3
 800ed22:	4620      	mov	r0, r4
 800ed24:	f7f1 fefe 	bl	8000b24 <__addsf3>
 800ed28:	4603      	mov	r3, r0
 800ed2a:	461c      	mov	r4, r3
 800ed2c:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800ed2e:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 800ed30:	f7f2 f800 	bl	8000d34 <__aeabi_fmul>
 800ed34:	4603      	mov	r3, r0
 800ed36:	4619      	mov	r1, r3
 800ed38:	4620      	mov	r0, r4
 800ed3a:	f7f1 fef1 	bl	8000b20 <__aeabi_fsub>
 800ed3e:	4603      	mov	r3, r0
 800ed40:	461c      	mov	r4, r3
 800ed42:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800ed44:	6e38      	ldr	r0, [r7, #96]	; 0x60
 800ed46:	f7f1 fff5 	bl	8000d34 <__aeabi_fmul>
 800ed4a:	4603      	mov	r3, r0
 800ed4c:	4619      	mov	r1, r3
 800ed4e:	4620      	mov	r0, r4
 800ed50:	f7f1 fee8 	bl	8000b24 <__addsf3>
 800ed54:	4603      	mov	r3, r0
 800ed56:	461c      	mov	r4, r3
 800ed58:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800ed5a:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800ed5c:	f7f1 ffea 	bl	8000d34 <__aeabi_fmul>
 800ed60:	4603      	mov	r3, r0
 800ed62:	4619      	mov	r1, r3
 800ed64:	4620      	mov	r0, r4
 800ed66:	f7f1 fedb 	bl	8000b20 <__aeabi_fsub>
 800ed6a:	4603      	mov	r3, r0
 800ed6c:	6a39      	ldr	r1, [r7, #32]
 800ed6e:	4618      	mov	r0, r3
 800ed70:	f7f2 f894 	bl	8000e9c <__aeabi_fdiv>
 800ed74:	4603      	mov	r3, r0
 800ed76:	60bb      	str	r3, [r7, #8]

    angle_ekf = (angle_ekf) + Kt11_att*((angle_acc) - (angle_ekf)) - Kt12_att*((angle_bias) - (gyro) + (angle_rate));
 800ed78:	6f79      	ldr	r1, [r7, #116]	; 0x74
 800ed7a:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 800ed7c:	f7f1 fed0 	bl	8000b20 <__aeabi_fsub>
 800ed80:	4603      	mov	r3, r0
 800ed82:	69f9      	ldr	r1, [r7, #28]
 800ed84:	4618      	mov	r0, r3
 800ed86:	f7f1 ffd5 	bl	8000d34 <__aeabi_fmul>
 800ed8a:	4603      	mov	r3, r0
 800ed8c:	6f79      	ldr	r1, [r7, #116]	; 0x74
 800ed8e:	4618      	mov	r0, r3
 800ed90:	f7f1 fec8 	bl	8000b24 <__addsf3>
 800ed94:	4603      	mov	r3, r0
 800ed96:	461c      	mov	r4, r3
 800ed98:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800ed9a:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800ed9c:	f7f1 fec0 	bl	8000b20 <__aeabi_fsub>
 800eda0:	4603      	mov	r3, r0
 800eda2:	6f39      	ldr	r1, [r7, #112]	; 0x70
 800eda4:	4618      	mov	r0, r3
 800eda6:	f7f1 febd 	bl	8000b24 <__addsf3>
 800edaa:	4603      	mov	r3, r0
 800edac:	69b9      	ldr	r1, [r7, #24]
 800edae:	4618      	mov	r0, r3
 800edb0:	f7f1 ffc0 	bl	8000d34 <__aeabi_fmul>
 800edb4:	4603      	mov	r3, r0
 800edb6:	4619      	mov	r1, r3
 800edb8:	4620      	mov	r0, r4
 800edba:	f7f1 feb1 	bl	8000b20 <__aeabi_fsub>
 800edbe:	4603      	mov	r3, r0
 800edc0:	677b      	str	r3, [r7, #116]	; 0x74


    angle_bias = (angle_bias) + Kt21_att*((angle_acc) - (angle_ekf)) - Kt22_att*((angle_bias) - (gyro) + (angle_rate));
 800edc2:	6f79      	ldr	r1, [r7, #116]	; 0x74
 800edc4:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 800edc6:	f7f1 feab 	bl	8000b20 <__aeabi_fsub>
 800edca:	4603      	mov	r3, r0
 800edcc:	6979      	ldr	r1, [r7, #20]
 800edce:	4618      	mov	r0, r3
 800edd0:	f7f1 ffb0 	bl	8000d34 <__aeabi_fmul>
 800edd4:	4603      	mov	r3, r0
 800edd6:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800edd8:	4618      	mov	r0, r3
 800edda:	f7f1 fea3 	bl	8000b24 <__addsf3>
 800edde:	4603      	mov	r3, r0
 800ede0:	461c      	mov	r4, r3
 800ede2:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800ede4:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800ede6:	f7f1 fe9b 	bl	8000b20 <__aeabi_fsub>
 800edea:	4603      	mov	r3, r0
 800edec:	6f39      	ldr	r1, [r7, #112]	; 0x70
 800edee:	4618      	mov	r0, r3
 800edf0:	f7f1 fe98 	bl	8000b24 <__addsf3>
 800edf4:	4603      	mov	r3, r0
 800edf6:	6939      	ldr	r1, [r7, #16]
 800edf8:	4618      	mov	r0, r3
 800edfa:	f7f1 ff9b 	bl	8000d34 <__aeabi_fmul>
 800edfe:	4603      	mov	r3, r0
 800ee00:	4619      	mov	r1, r3
 800ee02:	4620      	mov	r0, r4
 800ee04:	f7f1 fe8c 	bl	8000b20 <__aeabi_fsub>
 800ee08:	4603      	mov	r3, r0
 800ee0a:	66fb      	str	r3, [r7, #108]	; 0x6c


    angle_rate = (angle_rate) + Kt31_att*((angle_acc) - (angle_ekf)) - Kt32_att*((angle_bias) - (gyro) + (angle_rate));
 800ee0c:	6f79      	ldr	r1, [r7, #116]	; 0x74
 800ee0e:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 800ee10:	f7f1 fe86 	bl	8000b20 <__aeabi_fsub>
 800ee14:	4603      	mov	r3, r0
 800ee16:	68f9      	ldr	r1, [r7, #12]
 800ee18:	4618      	mov	r0, r3
 800ee1a:	f7f1 ff8b 	bl	8000d34 <__aeabi_fmul>
 800ee1e:	4603      	mov	r3, r0
 800ee20:	6f39      	ldr	r1, [r7, #112]	; 0x70
 800ee22:	4618      	mov	r0, r3
 800ee24:	f7f1 fe7e 	bl	8000b24 <__addsf3>
 800ee28:	4603      	mov	r3, r0
 800ee2a:	461c      	mov	r4, r3
 800ee2c:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800ee2e:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800ee30:	f7f1 fe76 	bl	8000b20 <__aeabi_fsub>
 800ee34:	4603      	mov	r3, r0
 800ee36:	6f39      	ldr	r1, [r7, #112]	; 0x70
 800ee38:	4618      	mov	r0, r3
 800ee3a:	f7f1 fe73 	bl	8000b24 <__addsf3>
 800ee3e:	4603      	mov	r3, r0
 800ee40:	68b9      	ldr	r1, [r7, #8]
 800ee42:	4618      	mov	r0, r3
 800ee44:	f7f1 ff76 	bl	8000d34 <__aeabi_fmul>
 800ee48:	4603      	mov	r3, r0
 800ee4a:	4619      	mov	r1, r3
 800ee4c:	4620      	mov	r0, r4
 800ee4e:	f7f1 fe67 	bl	8000b20 <__aeabi_fsub>
 800ee52:	4603      	mov	r3, r0
 800ee54:	673b      	str	r3, [r7, #112]	; 0x70


    S11_angle = - S11_angle*(Kt11_att - 1) - Kt12_att*S21_angle - Kt12_att*S31_angle;
 800ee56:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800ee58:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800ee5c:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800ee60:	69f8      	ldr	r0, [r7, #28]
 800ee62:	f7f1 fe5d 	bl	8000b20 <__aeabi_fsub>
 800ee66:	4603      	mov	r3, r0
 800ee68:	4619      	mov	r1, r3
 800ee6a:	4620      	mov	r0, r4
 800ee6c:	f7f1 ff62 	bl	8000d34 <__aeabi_fmul>
 800ee70:	4603      	mov	r3, r0
 800ee72:	461c      	mov	r4, r3
 800ee74:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800ee76:	69b8      	ldr	r0, [r7, #24]
 800ee78:	f7f1 ff5c 	bl	8000d34 <__aeabi_fmul>
 800ee7c:	4603      	mov	r3, r0
 800ee7e:	4619      	mov	r1, r3
 800ee80:	4620      	mov	r0, r4
 800ee82:	f7f1 fe4d 	bl	8000b20 <__aeabi_fsub>
 800ee86:	4603      	mov	r3, r0
 800ee88:	461c      	mov	r4, r3
 800ee8a:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800ee8c:	69b8      	ldr	r0, [r7, #24]
 800ee8e:	f7f1 ff51 	bl	8000d34 <__aeabi_fmul>
 800ee92:	4603      	mov	r3, r0
 800ee94:	4619      	mov	r1, r3
 800ee96:	4620      	mov	r0, r4
 800ee98:	f7f1 fe42 	bl	8000b20 <__aeabi_fsub>
 800ee9c:	4603      	mov	r3, r0
 800ee9e:	663b      	str	r3, [r7, #96]	; 0x60


    S12_angle = - S12_angle*(Kt11_att - 1) - Kt12_att*S22_angle - Kt12_att*S32_angle;
 800eea0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800eea2:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800eea6:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800eeaa:	69f8      	ldr	r0, [r7, #28]
 800eeac:	f7f1 fe38 	bl	8000b20 <__aeabi_fsub>
 800eeb0:	4603      	mov	r3, r0
 800eeb2:	4619      	mov	r1, r3
 800eeb4:	4620      	mov	r0, r4
 800eeb6:	f7f1 ff3d 	bl	8000d34 <__aeabi_fmul>
 800eeba:	4603      	mov	r3, r0
 800eebc:	461c      	mov	r4, r3
 800eebe:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800eec0:	69b8      	ldr	r0, [r7, #24]
 800eec2:	f7f1 ff37 	bl	8000d34 <__aeabi_fmul>
 800eec6:	4603      	mov	r3, r0
 800eec8:	4619      	mov	r1, r3
 800eeca:	4620      	mov	r0, r4
 800eecc:	f7f1 fe28 	bl	8000b20 <__aeabi_fsub>
 800eed0:	4603      	mov	r3, r0
 800eed2:	461c      	mov	r4, r3
 800eed4:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800eed6:	69b8      	ldr	r0, [r7, #24]
 800eed8:	f7f1 ff2c 	bl	8000d34 <__aeabi_fmul>
 800eedc:	4603      	mov	r3, r0
 800eede:	4619      	mov	r1, r3
 800eee0:	4620      	mov	r0, r4
 800eee2:	f7f1 fe1d 	bl	8000b20 <__aeabi_fsub>
 800eee6:	4603      	mov	r3, r0
 800eee8:	65fb      	str	r3, [r7, #92]	; 0x5c


    S13_angle = - S13_angle*(Kt11_att - 1) - Kt12_att*S23_angle - Kt12_att*S33_angle;
 800eeea:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800eeec:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800eef0:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800eef4:	69f8      	ldr	r0, [r7, #28]
 800eef6:	f7f1 fe13 	bl	8000b20 <__aeabi_fsub>
 800eefa:	4603      	mov	r3, r0
 800eefc:	4619      	mov	r1, r3
 800eefe:	4620      	mov	r0, r4
 800ef00:	f7f1 ff18 	bl	8000d34 <__aeabi_fmul>
 800ef04:	4603      	mov	r3, r0
 800ef06:	461c      	mov	r4, r3
 800ef08:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800ef0a:	69b8      	ldr	r0, [r7, #24]
 800ef0c:	f7f1 ff12 	bl	8000d34 <__aeabi_fmul>
 800ef10:	4603      	mov	r3, r0
 800ef12:	4619      	mov	r1, r3
 800ef14:	4620      	mov	r0, r4
 800ef16:	f7f1 fe03 	bl	8000b20 <__aeabi_fsub>
 800ef1a:	4603      	mov	r3, r0
 800ef1c:	461c      	mov	r4, r3
 800ef1e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800ef20:	69b8      	ldr	r0, [r7, #24]
 800ef22:	f7f1 ff07 	bl	8000d34 <__aeabi_fmul>
 800ef26:	4603      	mov	r3, r0
 800ef28:	4619      	mov	r1, r3
 800ef2a:	4620      	mov	r0, r4
 800ef2c:	f7f1 fdf8 	bl	8000b20 <__aeabi_fsub>
 800ef30:	4603      	mov	r3, r0
 800ef32:	65bb      	str	r3, [r7, #88]	; 0x58


    S21_angle = - S21_angle*(Kt22_att - 1) - Kt21_att*S11_angle - Kt22_att*S31_angle;
 800ef34:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ef36:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800ef3a:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800ef3e:	6938      	ldr	r0, [r7, #16]
 800ef40:	f7f1 fdee 	bl	8000b20 <__aeabi_fsub>
 800ef44:	4603      	mov	r3, r0
 800ef46:	4619      	mov	r1, r3
 800ef48:	4620      	mov	r0, r4
 800ef4a:	f7f1 fef3 	bl	8000d34 <__aeabi_fmul>
 800ef4e:	4603      	mov	r3, r0
 800ef50:	461c      	mov	r4, r3
 800ef52:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800ef54:	6978      	ldr	r0, [r7, #20]
 800ef56:	f7f1 feed 	bl	8000d34 <__aeabi_fmul>
 800ef5a:	4603      	mov	r3, r0
 800ef5c:	4619      	mov	r1, r3
 800ef5e:	4620      	mov	r0, r4
 800ef60:	f7f1 fdde 	bl	8000b20 <__aeabi_fsub>
 800ef64:	4603      	mov	r3, r0
 800ef66:	461c      	mov	r4, r3
 800ef68:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800ef6a:	6938      	ldr	r0, [r7, #16]
 800ef6c:	f7f1 fee2 	bl	8000d34 <__aeabi_fmul>
 800ef70:	4603      	mov	r3, r0
 800ef72:	4619      	mov	r1, r3
 800ef74:	4620      	mov	r0, r4
 800ef76:	f7f1 fdd3 	bl	8000b20 <__aeabi_fsub>
 800ef7a:	4603      	mov	r3, r0
 800ef7c:	657b      	str	r3, [r7, #84]	; 0x54


    S22_angle = - S22_angle*(Kt22_att - 1) - Kt21_att*S12_angle - Kt22_att*S32_angle;
 800ef7e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ef80:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800ef84:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800ef88:	6938      	ldr	r0, [r7, #16]
 800ef8a:	f7f1 fdc9 	bl	8000b20 <__aeabi_fsub>
 800ef8e:	4603      	mov	r3, r0
 800ef90:	4619      	mov	r1, r3
 800ef92:	4620      	mov	r0, r4
 800ef94:	f7f1 fece 	bl	8000d34 <__aeabi_fmul>
 800ef98:	4603      	mov	r3, r0
 800ef9a:	461c      	mov	r4, r3
 800ef9c:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800ef9e:	6978      	ldr	r0, [r7, #20]
 800efa0:	f7f1 fec8 	bl	8000d34 <__aeabi_fmul>
 800efa4:	4603      	mov	r3, r0
 800efa6:	4619      	mov	r1, r3
 800efa8:	4620      	mov	r0, r4
 800efaa:	f7f1 fdb9 	bl	8000b20 <__aeabi_fsub>
 800efae:	4603      	mov	r3, r0
 800efb0:	461c      	mov	r4, r3
 800efb2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800efb4:	6938      	ldr	r0, [r7, #16]
 800efb6:	f7f1 febd 	bl	8000d34 <__aeabi_fmul>
 800efba:	4603      	mov	r3, r0
 800efbc:	4619      	mov	r1, r3
 800efbe:	4620      	mov	r0, r4
 800efc0:	f7f1 fdae 	bl	8000b20 <__aeabi_fsub>
 800efc4:	4603      	mov	r3, r0
 800efc6:	653b      	str	r3, [r7, #80]	; 0x50


    S23_angle = - S23_angle*(Kt22_att - 1) - Kt21_att*S13_angle - Kt22_att*S33_angle;
 800efc8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800efca:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800efce:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800efd2:	6938      	ldr	r0, [r7, #16]
 800efd4:	f7f1 fda4 	bl	8000b20 <__aeabi_fsub>
 800efd8:	4603      	mov	r3, r0
 800efda:	4619      	mov	r1, r3
 800efdc:	4620      	mov	r0, r4
 800efde:	f7f1 fea9 	bl	8000d34 <__aeabi_fmul>
 800efe2:	4603      	mov	r3, r0
 800efe4:	461c      	mov	r4, r3
 800efe6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800efe8:	6978      	ldr	r0, [r7, #20]
 800efea:	f7f1 fea3 	bl	8000d34 <__aeabi_fmul>
 800efee:	4603      	mov	r3, r0
 800eff0:	4619      	mov	r1, r3
 800eff2:	4620      	mov	r0, r4
 800eff4:	f7f1 fd94 	bl	8000b20 <__aeabi_fsub>
 800eff8:	4603      	mov	r3, r0
 800effa:	461c      	mov	r4, r3
 800effc:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800effe:	6938      	ldr	r0, [r7, #16]
 800f000:	f7f1 fe98 	bl	8000d34 <__aeabi_fmul>
 800f004:	4603      	mov	r3, r0
 800f006:	4619      	mov	r1, r3
 800f008:	4620      	mov	r0, r4
 800f00a:	f7f1 fd89 	bl	8000b20 <__aeabi_fsub>
 800f00e:	4603      	mov	r3, r0
 800f010:	64fb      	str	r3, [r7, #76]	; 0x4c


    S31_angle = - S31_angle*(Kt32_att - 1) - Kt31_att*S11_angle - Kt32_att*S21_angle;
 800f012:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800f014:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800f018:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800f01c:	68b8      	ldr	r0, [r7, #8]
 800f01e:	f7f1 fd7f 	bl	8000b20 <__aeabi_fsub>
 800f022:	4603      	mov	r3, r0
 800f024:	4619      	mov	r1, r3
 800f026:	4620      	mov	r0, r4
 800f028:	f7f1 fe84 	bl	8000d34 <__aeabi_fmul>
 800f02c:	4603      	mov	r3, r0
 800f02e:	461c      	mov	r4, r3
 800f030:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800f032:	68f8      	ldr	r0, [r7, #12]
 800f034:	f7f1 fe7e 	bl	8000d34 <__aeabi_fmul>
 800f038:	4603      	mov	r3, r0
 800f03a:	4619      	mov	r1, r3
 800f03c:	4620      	mov	r0, r4
 800f03e:	f7f1 fd6f 	bl	8000b20 <__aeabi_fsub>
 800f042:	4603      	mov	r3, r0
 800f044:	461c      	mov	r4, r3
 800f046:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800f048:	68b8      	ldr	r0, [r7, #8]
 800f04a:	f7f1 fe73 	bl	8000d34 <__aeabi_fmul>
 800f04e:	4603      	mov	r3, r0
 800f050:	4619      	mov	r1, r3
 800f052:	4620      	mov	r0, r4
 800f054:	f7f1 fd64 	bl	8000b20 <__aeabi_fsub>
 800f058:	4603      	mov	r3, r0
 800f05a:	64bb      	str	r3, [r7, #72]	; 0x48


    S32_angle = - S32_angle*(Kt32_att - 1) - Kt31_att*S12_angle - Kt32_att*S22_angle;
 800f05c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f05e:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800f062:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800f066:	68b8      	ldr	r0, [r7, #8]
 800f068:	f7f1 fd5a 	bl	8000b20 <__aeabi_fsub>
 800f06c:	4603      	mov	r3, r0
 800f06e:	4619      	mov	r1, r3
 800f070:	4620      	mov	r0, r4
 800f072:	f7f1 fe5f 	bl	8000d34 <__aeabi_fmul>
 800f076:	4603      	mov	r3, r0
 800f078:	461c      	mov	r4, r3
 800f07a:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800f07c:	68f8      	ldr	r0, [r7, #12]
 800f07e:	f7f1 fe59 	bl	8000d34 <__aeabi_fmul>
 800f082:	4603      	mov	r3, r0
 800f084:	4619      	mov	r1, r3
 800f086:	4620      	mov	r0, r4
 800f088:	f7f1 fd4a 	bl	8000b20 <__aeabi_fsub>
 800f08c:	4603      	mov	r3, r0
 800f08e:	461c      	mov	r4, r3
 800f090:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800f092:	68b8      	ldr	r0, [r7, #8]
 800f094:	f7f1 fe4e 	bl	8000d34 <__aeabi_fmul>
 800f098:	4603      	mov	r3, r0
 800f09a:	4619      	mov	r1, r3
 800f09c:	4620      	mov	r0, r4
 800f09e:	f7f1 fd3f 	bl	8000b20 <__aeabi_fsub>
 800f0a2:	4603      	mov	r3, r0
 800f0a4:	647b      	str	r3, [r7, #68]	; 0x44


    S33_angle = - S33_angle*(Kt32_att - 1) - Kt31_att*S13_angle - Kt32_att*S23_angle;
 800f0a6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f0a8:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800f0ac:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800f0b0:	68b8      	ldr	r0, [r7, #8]
 800f0b2:	f7f1 fd35 	bl	8000b20 <__aeabi_fsub>
 800f0b6:	4603      	mov	r3, r0
 800f0b8:	4619      	mov	r1, r3
 800f0ba:	4620      	mov	r0, r4
 800f0bc:	f7f1 fe3a 	bl	8000d34 <__aeabi_fmul>
 800f0c0:	4603      	mov	r3, r0
 800f0c2:	461c      	mov	r4, r3
 800f0c4:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800f0c6:	68f8      	ldr	r0, [r7, #12]
 800f0c8:	f7f1 fe34 	bl	8000d34 <__aeabi_fmul>
 800f0cc:	4603      	mov	r3, r0
 800f0ce:	4619      	mov	r1, r3
 800f0d0:	4620      	mov	r0, r4
 800f0d2:	f7f1 fd25 	bl	8000b20 <__aeabi_fsub>
 800f0d6:	4603      	mov	r3, r0
 800f0d8:	461c      	mov	r4, r3
 800f0da:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800f0dc:	68b8      	ldr	r0, [r7, #8]
 800f0de:	f7f1 fe29 	bl	8000d34 <__aeabi_fmul>
 800f0e2:	4603      	mov	r3, r0
 800f0e4:	4619      	mov	r1, r3
 800f0e6:	4620      	mov	r0, r4
 800f0e8:	f7f1 fd1a 	bl	8000b20 <__aeabi_fsub>
 800f0ec:	4603      	mov	r3, r0
 800f0ee:	643b      	str	r3, [r7, #64]	; 0x40

    switch(euler_angle) {
 800f0f0:	78fb      	ldrb	r3, [r7, #3]
 800f0f2:	2b02      	cmp	r3, #2
 800f0f4:	d05d      	beq.n	800f1b2 <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0xe6a>
 800f0f6:	2b02      	cmp	r3, #2
 800f0f8:	f300 808e 	bgt.w	800f218 <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0xed0>
 800f0fc:	2b00      	cmp	r3, #0
 800f0fe:	d002      	beq.n	800f106 <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0xdbe>
 800f100:	2b01      	cmp	r3, #1
 800f102:	d02b      	beq.n	800f15c <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0xe14>
    			 S32_yaw = S32_angle;
    			 S33_yaw = S33_angle;
    			break;

    }
}
 800f104:	e088      	b.n	800f218 <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0xed0>
    			 roll_ekf = angle_ekf ;
 800f106:	687b      	ldr	r3, [r7, #4]
 800f108:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 800f10a:	f8c3 21e8 	str.w	r2, [r3, #488]	; 0x1e8
    			 roll_rate = angle_rate;
 800f10e:	687b      	ldr	r3, [r7, #4]
 800f110:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 800f112:	621a      	str	r2, [r3, #32]
    			 roll_bias = angle_bias;
 800f114:	687b      	ldr	r3, [r7, #4]
 800f116:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800f118:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
    			 roll_acc = angle_acc ;
 800f11c:	687b      	ldr	r3, [r7, #4]
 800f11e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800f120:	f8c3 21d0 	str.w	r2, [r3, #464]	; 0x1d0
    			 S11_roll = S11_angle;
 800f124:	687b      	ldr	r3, [r7, #4]
 800f126:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800f128:	659a      	str	r2, [r3, #88]	; 0x58
    			 S12_roll = S12_angle;
 800f12a:	687b      	ldr	r3, [r7, #4]
 800f12c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800f12e:	65da      	str	r2, [r3, #92]	; 0x5c
    			 S13_roll = S13_angle;
 800f130:	687b      	ldr	r3, [r7, #4]
 800f132:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800f134:	669a      	str	r2, [r3, #104]	; 0x68
    			 S21_roll = S21_angle;
 800f136:	687b      	ldr	r3, [r7, #4]
 800f138:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800f13a:	661a      	str	r2, [r3, #96]	; 0x60
    			 S22_roll = S22_angle;
 800f13c:	687b      	ldr	r3, [r7, #4]
 800f13e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800f140:	665a      	str	r2, [r3, #100]	; 0x64
    			 S23_roll = S23_angle;
 800f142:	687b      	ldr	r3, [r7, #4]
 800f144:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800f146:	66da      	str	r2, [r3, #108]	; 0x6c
    			 S31_roll = S31_angle;
 800f148:	687b      	ldr	r3, [r7, #4]
 800f14a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800f14c:	671a      	str	r2, [r3, #112]	; 0x70
    			 S32_roll = S32_angle;
 800f14e:	687b      	ldr	r3, [r7, #4]
 800f150:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f152:	675a      	str	r2, [r3, #116]	; 0x74
    			 S33_roll = S33_angle;
 800f154:	687b      	ldr	r3, [r7, #4]
 800f156:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800f158:	679a      	str	r2, [r3, #120]	; 0x78
    			break;
 800f15a:	e05d      	b.n	800f218 <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0xed0>
    			 pitch_ekf = angle_ekf ;
 800f15c:	687b      	ldr	r3, [r7, #4]
 800f15e:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 800f160:	f8c3 21ec 	str.w	r2, [r3, #492]	; 0x1ec
    			 pitch_rate = angle_rate;
 800f164:	687b      	ldr	r3, [r7, #4]
 800f166:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 800f168:	625a      	str	r2, [r3, #36]	; 0x24
    			 pitch_bias = angle_bias;
 800f16a:	687b      	ldr	r3, [r7, #4]
 800f16c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800f16e:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
    			 pitch_acc = angle_acc ;
 800f172:	687b      	ldr	r3, [r7, #4]
 800f174:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800f176:	f8c3 21cc 	str.w	r2, [r3, #460]	; 0x1cc
    			 S11_pitch = S11_angle;
 800f17a:	687b      	ldr	r3, [r7, #4]
 800f17c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800f17e:	62da      	str	r2, [r3, #44]	; 0x2c
    			 S12_pitch = S12_angle;
 800f180:	687b      	ldr	r3, [r7, #4]
 800f182:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800f184:	631a      	str	r2, [r3, #48]	; 0x30
    			 S13_pitch = S13_angle;
 800f186:	687b      	ldr	r3, [r7, #4]
 800f188:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800f18a:	63da      	str	r2, [r3, #60]	; 0x3c
    			 S21_pitch = S21_angle;
 800f18c:	687b      	ldr	r3, [r7, #4]
 800f18e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800f190:	635a      	str	r2, [r3, #52]	; 0x34
    			 S22_pitch = S22_angle;
 800f192:	687b      	ldr	r3, [r7, #4]
 800f194:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800f196:	639a      	str	r2, [r3, #56]	; 0x38
    			 S23_pitch = S23_angle;
 800f198:	687b      	ldr	r3, [r7, #4]
 800f19a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800f19c:	641a      	str	r2, [r3, #64]	; 0x40
    			 S31_pitch = S31_angle;
 800f19e:	687b      	ldr	r3, [r7, #4]
 800f1a0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800f1a2:	645a      	str	r2, [r3, #68]	; 0x44
    			 S32_pitch = S32_angle;
 800f1a4:	687b      	ldr	r3, [r7, #4]
 800f1a6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f1a8:	649a      	str	r2, [r3, #72]	; 0x48
    			 S33_pitch = S33_angle;
 800f1aa:	687b      	ldr	r3, [r7, #4]
 800f1ac:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800f1ae:	64da      	str	r2, [r3, #76]	; 0x4c
    			break;
 800f1b0:	e032      	b.n	800f218 <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0xed0>
    			 yaw_ekf = angle_ekf ;
 800f1b2:	687b      	ldr	r3, [r7, #4]
 800f1b4:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 800f1b6:	f8c3 21f0 	str.w	r2, [r3, #496]	; 0x1f0
    			 yaw_rate = angle_rate;
 800f1ba:	687b      	ldr	r3, [r7, #4]
 800f1bc:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 800f1be:	629a      	str	r2, [r3, #40]	; 0x28
    			 yaw_bias = angle_bias;
 800f1c0:	687b      	ldr	r3, [r7, #4]
 800f1c2:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800f1c4:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    			 yaw_acc = angle_acc ;
 800f1c8:	687b      	ldr	r3, [r7, #4]
 800f1ca:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800f1cc:	f8c3 21d4 	str.w	r2, [r3, #468]	; 0x1d4
    			 S11_yaw = S11_angle;
 800f1d0:	687b      	ldr	r3, [r7, #4]
 800f1d2:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800f1d4:	67da      	str	r2, [r3, #124]	; 0x7c
    			 S12_yaw = S12_angle;
 800f1d6:	687b      	ldr	r3, [r7, #4]
 800f1d8:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800f1da:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    			 S13_yaw = S13_angle;
 800f1de:	687b      	ldr	r3, [r7, #4]
 800f1e0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800f1e2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    			 S21_yaw = S21_angle;
 800f1e6:	687b      	ldr	r3, [r7, #4]
 800f1e8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800f1ea:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    			 S22_yaw = S22_angle;
 800f1ee:	687b      	ldr	r3, [r7, #4]
 800f1f0:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800f1f2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    			 S23_yaw = S23_angle;
 800f1f6:	687b      	ldr	r3, [r7, #4]
 800f1f8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800f1fa:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    			 S31_yaw = S31_angle;
 800f1fe:	687b      	ldr	r3, [r7, #4]
 800f200:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800f202:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    			 S32_yaw = S32_angle;
 800f206:	687b      	ldr	r3, [r7, #4]
 800f208:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f20a:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
    			 S33_yaw = S33_angle;
 800f20e:	687b      	ldr	r3, [r7, #4]
 800f210:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800f212:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
    			break;
 800f216:	bf00      	nop
}
 800f218:	bf00      	nop
 800f21a:	3778      	adds	r7, #120	; 0x78
 800f21c:	46bd      	mov	sp, r7
 800f21e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800f222:	bf00      	nop
 800f224:	0000      	movs	r0, r0
	...

0800f228 <_ZN15Kalman_Filtresi8NED2BodyEv>:
	  S22_x = S22_x - S12_x*(Kt21);


}
*/
void Kalman_Filtresi::NED2Body() {
 800f228:	b590      	push	{r4, r7, lr}
 800f22a:	b089      	sub	sp, #36	; 0x24
 800f22c:	af00      	add	r7, sp, #0
 800f22e:	6078      	str	r0, [r7, #4]
	float deg2rad = M_PI/180.0;
 800f230:	4b55      	ldr	r3, [pc, #340]	; (800f388 <_ZN15Kalman_Filtresi8NED2BodyEv+0x160>)
 800f232:	61fb      	str	r3, [r7, #28]

	float yaw   = -yaw_ekf*deg2rad;
 800f234:	687b      	ldr	r3, [r7, #4]
 800f236:	f8d3 31f0 	ldr.w	r3, [r3, #496]	; 0x1f0
 800f23a:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 800f23e:	4619      	mov	r1, r3
 800f240:	69f8      	ldr	r0, [r7, #28]
 800f242:	f7f1 fd77 	bl	8000d34 <__aeabi_fmul>
 800f246:	4603      	mov	r3, r0
 800f248:	61bb      	str	r3, [r7, #24]
	//float roll  = roll_ekf*deg2rad;
	//float pitch = pitch_ekf*deg2rad;

	float DCM11 = cos(yaw);
 800f24a:	69b8      	ldr	r0, [r7, #24]
 800f24c:	f7f2 fc10 	bl	8001a70 <_ZSt3cosf>
 800f250:	6178      	str	r0, [r7, #20]
	float DCM22 = DCM11;
 800f252:	697b      	ldr	r3, [r7, #20]
 800f254:	613b      	str	r3, [r7, #16]

	float DCM12 = sin(yaw);
 800f256:	69b8      	ldr	r0, [r7, #24]
 800f258:	f7f2 fc16 	bl	8001a88 <_ZSt3sinf>
 800f25c:	60f8      	str	r0, [r7, #12]
	float DCM21 = -DCM12;
 800f25e:	68fb      	ldr	r3, [r7, #12]
 800f260:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 800f264:	60bb      	str	r3, [r7, #8]

	_xbody = xbody;
 800f266:	687b      	ldr	r3, [r7, #4]
 800f268:	f8d3 21b8 	ldr.w	r2, [r3, #440]	; 0x1b8
 800f26c:	687b      	ldr	r3, [r7, #4]
 800f26e:	f8c3 21c0 	str.w	r2, [r3, #448]	; 0x1c0
	_ybody = ybody;
 800f272:	687b      	ldr	r3, [r7, #4]
 800f274:	f8d3 21bc 	ldr.w	r2, [r3, #444]	; 0x1bc
 800f278:	687b      	ldr	r3, [r7, #4]
 800f27a:	f8c3 21c4 	str.w	r2, [r3, #452]	; 0x1c4

	xbody = DCM11*xned + DCM21*yned;
 800f27e:	687b      	ldr	r3, [r7, #4]
 800f280:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f284:	6979      	ldr	r1, [r7, #20]
 800f286:	4618      	mov	r0, r3
 800f288:	f7f1 fd54 	bl	8000d34 <__aeabi_fmul>
 800f28c:	4603      	mov	r3, r0
 800f28e:	461c      	mov	r4, r3
 800f290:	687b      	ldr	r3, [r7, #4]
 800f292:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f296:	68b9      	ldr	r1, [r7, #8]
 800f298:	4618      	mov	r0, r3
 800f29a:	f7f1 fd4b 	bl	8000d34 <__aeabi_fmul>
 800f29e:	4603      	mov	r3, r0
 800f2a0:	4619      	mov	r1, r3
 800f2a2:	4620      	mov	r0, r4
 800f2a4:	f7f1 fc3e 	bl	8000b24 <__addsf3>
 800f2a8:	4603      	mov	r3, r0
 800f2aa:	461a      	mov	r2, r3
 800f2ac:	687b      	ldr	r3, [r7, #4]
 800f2ae:	f8c3 21b8 	str.w	r2, [r3, #440]	; 0x1b8
	ybody = DCM12*xned + DCM22*yned;
 800f2b2:	687b      	ldr	r3, [r7, #4]
 800f2b4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f2b8:	68f9      	ldr	r1, [r7, #12]
 800f2ba:	4618      	mov	r0, r3
 800f2bc:	f7f1 fd3a 	bl	8000d34 <__aeabi_fmul>
 800f2c0:	4603      	mov	r3, r0
 800f2c2:	461c      	mov	r4, r3
 800f2c4:	687b      	ldr	r3, [r7, #4]
 800f2c6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f2ca:	6939      	ldr	r1, [r7, #16]
 800f2cc:	4618      	mov	r0, r3
 800f2ce:	f7f1 fd31 	bl	8000d34 <__aeabi_fmul>
 800f2d2:	4603      	mov	r3, r0
 800f2d4:	4619      	mov	r1, r3
 800f2d6:	4620      	mov	r0, r4
 800f2d8:	f7f1 fc24 	bl	8000b24 <__addsf3>
 800f2dc:	4603      	mov	r3, r0
 800f2de:	461a      	mov	r2, r3
 800f2e0:	687b      	ldr	r3, [r7, #4]
 800f2e2:	f8c3 21bc 	str.w	r2, [r3, #444]	; 0x1bc
	/*
	vgpsx = DCM11*vgpsxned + DCM21*vgpsyned;
	vgpsy = DCM12*vgpsxned + DCM22*vgpsyned;
	*/

	vgpsx = (xbody - _xbody) / 0.2;
 800f2e6:	687b      	ldr	r3, [r7, #4]
 800f2e8:	f8d3 21b8 	ldr.w	r2, [r3, #440]	; 0x1b8
 800f2ec:	687b      	ldr	r3, [r7, #4]
 800f2ee:	f8d3 31c0 	ldr.w	r3, [r3, #448]	; 0x1c0
 800f2f2:	4619      	mov	r1, r3
 800f2f4:	4610      	mov	r0, r2
 800f2f6:	f7f1 fc13 	bl	8000b20 <__aeabi_fsub>
 800f2fa:	4603      	mov	r3, r0
 800f2fc:	4618      	mov	r0, r3
 800f2fe:	f7f1 f88b 	bl	8000418 <__aeabi_f2d>
 800f302:	a31f      	add	r3, pc, #124	; (adr r3, 800f380 <_ZN15Kalman_Filtresi8NED2BodyEv+0x158>)
 800f304:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f308:	f7f1 fa08 	bl	800071c <__aeabi_ddiv>
 800f30c:	4602      	mov	r2, r0
 800f30e:	460b      	mov	r3, r1
 800f310:	4610      	mov	r0, r2
 800f312:	4619      	mov	r1, r3
 800f314:	f7f1 fbb0 	bl	8000a78 <__aeabi_d2f>
 800f318:	4602      	mov	r2, r0
 800f31a:	687b      	ldr	r3, [r7, #4]
 800f31c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
	vgpsy = (ybody - _ybody) / 0.2;
 800f320:	687b      	ldr	r3, [r7, #4]
 800f322:	f8d3 21bc 	ldr.w	r2, [r3, #444]	; 0x1bc
 800f326:	687b      	ldr	r3, [r7, #4]
 800f328:	f8d3 31c4 	ldr.w	r3, [r3, #452]	; 0x1c4
 800f32c:	4619      	mov	r1, r3
 800f32e:	4610      	mov	r0, r2
 800f330:	f7f1 fbf6 	bl	8000b20 <__aeabi_fsub>
 800f334:	4603      	mov	r3, r0
 800f336:	4618      	mov	r0, r3
 800f338:	f7f1 f86e 	bl	8000418 <__aeabi_f2d>
 800f33c:	a310      	add	r3, pc, #64	; (adr r3, 800f380 <_ZN15Kalman_Filtresi8NED2BodyEv+0x158>)
 800f33e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f342:	f7f1 f9eb 	bl	800071c <__aeabi_ddiv>
 800f346:	4602      	mov	r2, r0
 800f348:	460b      	mov	r3, r1
 800f34a:	4610      	mov	r0, r2
 800f34c:	4619      	mov	r1, r3
 800f34e:	f7f1 fb93 	bl	8000a78 <__aeabi_d2f>
 800f352:	4602      	mov	r2, r0
 800f354:	687b      	ldr	r3, [r7, #4]
 800f356:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

	//vgpsx = vel_gps_filt.Run(vgpsx);
	//vgpsy = vel_gps_filt.Run(vgpsy);

	xgps = xbody;
 800f35a:	687b      	ldr	r3, [r7, #4]
 800f35c:	f8d3 21b8 	ldr.w	r2, [r3, #440]	; 0x1b8
 800f360:	687b      	ldr	r3, [r7, #4]
 800f362:	f8c3 228c 	str.w	r2, [r3, #652]	; 0x28c
	ygps = ybody;
 800f366:	687b      	ldr	r3, [r7, #4]
 800f368:	f8d3 21bc 	ldr.w	r2, [r3, #444]	; 0x1bc
 800f36c:	687b      	ldr	r3, [r7, #4]
 800f36e:	f8c3 229c 	str.w	r2, [r3, #668]	; 0x29c

}
 800f372:	bf00      	nop
 800f374:	3724      	adds	r7, #36	; 0x24
 800f376:	46bd      	mov	sp, r7
 800f378:	bd90      	pop	{r4, r7, pc}
 800f37a:	bf00      	nop
 800f37c:	f3af 8000 	nop.w
 800f380:	9999999a 	.word	0x9999999a
 800f384:	3fc99999 	.word	0x3fc99999
 800f388:	3c8efa35 	.word	0x3c8efa35

0800f38c <_ZN15Kalman_Filtresi3RunEv>:
void Kalman_Filtresi::Run() {
 800f38c:	b580      	push	{r7, lr}
 800f38e:	b086      	sub	sp, #24
 800f390:	af00      	add	r7, sp, #0
 800f392:	6078      	str	r0, [r7, #4]

  acc_pos_x_med += acc_pos_x;
 800f394:	687b      	ldr	r3, [r7, #4]
 800f396:	681a      	ldr	r2, [r3, #0]
 800f398:	687b      	ldr	r3, [r7, #4]
 800f39a:	f8d3 318c 	ldr.w	r3, [r3, #396]	; 0x18c
 800f39e:	4619      	mov	r1, r3
 800f3a0:	4610      	mov	r0, r2
 800f3a2:	f7f1 fbbf 	bl	8000b24 <__addsf3>
 800f3a6:	4603      	mov	r3, r0
 800f3a8:	461a      	mov	r2, r3
 800f3aa:	687b      	ldr	r3, [r7, #4]
 800f3ac:	601a      	str	r2, [r3, #0]
  float accX = acc[0];
 800f3ae:	687b      	ldr	r3, [r7, #4]
 800f3b0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800f3b4:	617b      	str	r3, [r7, #20]
  float accY = acc[1];
 800f3b6:	687b      	ldr	r3, [r7, #4]
 800f3b8:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 800f3bc:	613b      	str	r3, [r7, #16]
  float accZ = acc[2];
 800f3be:	687b      	ldr	r3, [r7, #4]
 800f3c0:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 800f3c4:	60fb      	str	r3, [r7, #12]




    if(gyro_ready) {
 800f3c6:	687b      	ldr	r3, [r7, #4]
 800f3c8:	f893 3180 	ldrb.w	r3, [r3, #384]	; 0x180
 800f3cc:	2b00      	cmp	r3, #0
 800f3ce:	d014      	beq.n	800f3fa <_ZN15Kalman_Filtresi3RunEv+0x6e>

    pos_ekf_counter++;
 800f3d0:	687b      	ldr	r3, [r7, #4]
 800f3d2:	685b      	ldr	r3, [r3, #4]
 800f3d4:	1c5a      	adds	r2, r3, #1
 800f3d6:	687b      	ldr	r3, [r7, #4]
 800f3d8:	605a      	str	r2, [r3, #4]
    EKF_Attitude(ROLL);
 800f3da:	2100      	movs	r1, #0
 800f3dc:	6878      	ldr	r0, [r7, #4]
 800f3de:	f7fe ffb3 	bl	800e348 <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle>
    EKF_Attitude(PITCH);
 800f3e2:	2101      	movs	r1, #1
 800f3e4:	6878      	ldr	r0, [r7, #4]
 800f3e6:	f7fe ffaf 	bl	800e348 <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle>
    EKF_Attitude(YAW);
 800f3ea:	2102      	movs	r1, #2
 800f3ec:	6878      	ldr	r0, [r7, #4]
 800f3ee:	f7fe ffab 	bl	800e348 <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle>

    //EKF_Alt();
    EKF_Pos();
 800f3f2:	6878      	ldr	r0, [r7, #4]
 800f3f4:	f7fe ff50 	bl	800e298 <_ZN15Kalman_Filtresi7EKF_PosEv>
 800f3f8:	e003      	b.n	800f402 <_ZN15Kalman_Filtresi3RunEv+0x76>
    	}

    	ROLL_OFFSET  = -1*  ROLL_OFFSET  / 2000;
    	PITCH_OFFSET = -1 * PITCH_OFFSET / 2000;
    	*/
    	gyro_ready = true;
 800f3fa:	687b      	ldr	r3, [r7, #4]
 800f3fc:	2201      	movs	r2, #1
 800f3fe:	f883 2180 	strb.w	r2, [r3, #384]	; 0x180


	//pitch_eski=pitch_comp;
	//roll_eski=roll_comp;

    state.angles[0] = roll_ekf;
 800f402:	687b      	ldr	r3, [r7, #4]
 800f404:	f8d3 21e8 	ldr.w	r2, [r3, #488]	; 0x1e8
 800f408:	687b      	ldr	r3, [r7, #4]
 800f40a:	f8c3 2194 	str.w	r2, [r3, #404]	; 0x194
    state.angles[1] = pitch_ekf;
 800f40e:	687b      	ldr	r3, [r7, #4]
 800f410:	f8d3 21ec 	ldr.w	r2, [r3, #492]	; 0x1ec
 800f414:	687b      	ldr	r3, [r7, #4]
 800f416:	f8c3 2198 	str.w	r2, [r3, #408]	; 0x198
    state.angles[2] = -1*yaw_ekf;
 800f41a:	687b      	ldr	r3, [r7, #4]
 800f41c:	f8d3 31f0 	ldr.w	r3, [r3, #496]	; 0x1f0
 800f420:	f083 4200 	eor.w	r2, r3, #2147483648	; 0x80000000
 800f424:	687b      	ldr	r3, [r7, #4]
 800f426:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    state.rates[0] = roll_rate;
 800f42a:	687b      	ldr	r3, [r7, #4]
 800f42c:	6a1a      	ldr	r2, [r3, #32]
 800f42e:	687b      	ldr	r3, [r7, #4]
 800f430:	f8c3 21a0 	str.w	r2, [r3, #416]	; 0x1a0
    state.rates[1] = pitch_rate;
 800f434:	687b      	ldr	r3, [r7, #4]
 800f436:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800f438:	687b      	ldr	r3, [r7, #4]
 800f43a:	f8c3 21a4 	str.w	r2, [r3, #420]	; 0x1a4
    state.rates[2] = yaw_rate;
 800f43e:	687b      	ldr	r3, [r7, #4]
 800f440:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800f442:	687b      	ldr	r3, [r7, #4]
 800f444:	f8c3 21a8 	str.w	r2, [r3, #424]	; 0x1a8

    state.bias[0] = roll_bias;
 800f448:	687b      	ldr	r3, [r7, #4]
 800f44a:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 800f44e:	687b      	ldr	r3, [r7, #4]
 800f450:	f8c3 21ac 	str.w	r2, [r3, #428]	; 0x1ac
    state.bias[1] = pitch_bias;
 800f454:	687b      	ldr	r3, [r7, #4]
 800f456:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 800f45a:	687b      	ldr	r3, [r7, #4]
 800f45c:	f8c3 21b0 	str.w	r2, [r3, #432]	; 0x1b0
    state.bias[2] = yaw_bias;
 800f460:	687b      	ldr	r3, [r7, #4]
 800f462:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 800f466:	687b      	ldr	r3, [r7, #4]
 800f468:	f8c3 21b4 	str.w	r2, [r3, #436]	; 0x1b4

}
 800f46c:	bf00      	nop
 800f46e:	3718      	adds	r7, #24
 800f470:	46bd      	mov	sp, r7
 800f472:	bd80      	pop	{r7, pc}

0800f474 <_ZN15Kalman_FiltresiD1Ev>:

Kalman_Filtresi::~Kalman_Filtresi() {}
 800f474:	b580      	push	{r7, lr}
 800f476:	b082      	sub	sp, #8
 800f478:	af00      	add	r7, sp, #0
 800f47a:	6078      	str	r0, [r7, #4]
 800f47c:	687b      	ldr	r3, [r7, #4]
 800f47e:	f503 7346 	add.w	r3, r3, #792	; 0x318
 800f482:	4618      	mov	r0, r3
 800f484:	f000 fc8b 	bl	800fd9e <_ZN3lpfD1Ev>
 800f488:	687b      	ldr	r3, [r7, #4]
 800f48a:	f503 733c 	add.w	r3, r3, #752	; 0x2f0
 800f48e:	4618      	mov	r0, r3
 800f490:	f000 fc85 	bl	800fd9e <_ZN3lpfD1Ev>
 800f494:	687b      	ldr	r3, [r7, #4]
 800f496:	f503 7332 	add.w	r3, r3, #712	; 0x2c8
 800f49a:	4618      	mov	r0, r3
 800f49c:	f000 fc7f 	bl	800fd9e <_ZN3lpfD1Ev>
 800f4a0:	687b      	ldr	r3, [r7, #4]
 800f4a2:	4618      	mov	r0, r3
 800f4a4:	3708      	adds	r7, #8
 800f4a6:	46bd      	mov	sp, r7
 800f4a8:	bd80      	pop	{r7, pc}
 800f4aa:	0000      	movs	r0, r0
 800f4ac:	0000      	movs	r0, r0
	...

0800f4b0 <_ZN3PIDC1Ev>:
#include "PID.hpp"

PID::PID() {};
 800f4b0:	b580      	push	{r7, lr}
 800f4b2:	b086      	sub	sp, #24
 800f4b4:	af04      	add	r7, sp, #16
 800f4b6:	6078      	str	r0, [r7, #4]
 800f4b8:	687b      	ldr	r3, [r7, #4]
 800f4ba:	4a27      	ldr	r2, [pc, #156]	; (800f558 <_ZN3PIDC1Ev+0xa8>)
 800f4bc:	609a      	str	r2, [r3, #8]
 800f4be:	687b      	ldr	r3, [r7, #4]
 800f4c0:	4a26      	ldr	r2, [pc, #152]	; (800f55c <_ZN3PIDC1Ev+0xac>)
 800f4c2:	60da      	str	r2, [r3, #12]
 800f4c4:	687b      	ldr	r3, [r7, #4]
 800f4c6:	4a26      	ldr	r2, [pc, #152]	; (800f560 <_ZN3PIDC1Ev+0xb0>)
 800f4c8:	611a      	str	r2, [r3, #16]
 800f4ca:	687b      	ldr	r3, [r7, #4]
 800f4cc:	22c8      	movs	r2, #200	; 0xc8
 800f4ce:	615a      	str	r2, [r3, #20]
 800f4d0:	687b      	ldr	r3, [r7, #4]
 800f4d2:	695b      	ldr	r3, [r3, #20]
 800f4d4:	4618      	mov	r0, r3
 800f4d6:	f7f1 fbd9 	bl	8000c8c <__aeabi_i2f>
 800f4da:	4603      	mov	r3, r0
 800f4dc:	4619      	mov	r1, r3
 800f4de:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800f4e2:	f7f1 fcdb 	bl	8000e9c <__aeabi_fdiv>
 800f4e6:	4603      	mov	r3, r0
 800f4e8:	461a      	mov	r2, r3
 800f4ea:	687b      	ldr	r3, [r7, #4]
 800f4ec:	619a      	str	r2, [r3, #24]
 800f4ee:	687b      	ldr	r3, [r7, #4]
 800f4f0:	4a1c      	ldr	r2, [pc, #112]	; (800f564 <_ZN3PIDC1Ev+0xb4>)
 800f4f2:	61da      	str	r2, [r3, #28]
 800f4f4:	687b      	ldr	r3, [r7, #4]
 800f4f6:	69da      	ldr	r2, [r3, #28]
 800f4f8:	687b      	ldr	r3, [r7, #4]
 800f4fa:	699b      	ldr	r3, [r3, #24]
 800f4fc:	4619      	mov	r1, r3
 800f4fe:	4610      	mov	r0, r2
 800f500:	f7f1 fc18 	bl	8000d34 <__aeabi_fmul>
 800f504:	4603      	mov	r3, r0
 800f506:	461a      	mov	r2, r3
 800f508:	687b      	ldr	r3, [r7, #4]
 800f50a:	621a      	str	r2, [r3, #32]
 800f50c:	687b      	ldr	r3, [r7, #4]
 800f50e:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800f512:	a30d      	add	r3, pc, #52	; (adr r3, 800f548 <_ZN3PIDC1Ev+0x98>)
 800f514:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f518:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800f51c:	a30a      	add	r3, pc, #40	; (adr r3, 800f548 <_ZN3PIDC1Ev+0x98>)
 800f51e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f522:	e9cd 2300 	strd	r2, r3, [sp]
 800f526:	a30a      	add	r3, pc, #40	; (adr r3, 800f550 <_ZN3PIDC1Ev+0xa0>)
 800f528:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f52c:	4608      	mov	r0, r1
 800f52e:	f000 fbc5 	bl	800fcbc <_ZN3lpfC1Eddd>
 800f532:	687b      	ldr	r3, [r7, #4]
 800f534:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800f538:	669a      	str	r2, [r3, #104]	; 0x68
 800f53a:	687b      	ldr	r3, [r7, #4]
 800f53c:	4618      	mov	r0, r3
 800f53e:	3708      	adds	r7, #8
 800f540:	46bd      	mov	sp, r7
 800f542:	bd80      	pop	{r7, pc}
 800f544:	f3af 8000 	nop.w
 800f548:	de7ea5f8 	.word	0xde7ea5f8
 800f54c:	3fb2a454 	.word	0x3fb2a454
 800f550:	ab367a10 	.word	0xab367a10
 800f554:	3feb573e 	.word	0x3feb573e
 800f558:	3d4ccccd 	.word	0x3d4ccccd
 800f55c:	42f00000 	.word	0x42f00000
 800f560:	c2f00000 	.word	0xc2f00000
 800f564:	3e99999a 	.word	0x3e99999a

0800f568 <_ZN3PID7P_AngleEffff>:

float PID::P_Angle(float alpha_des, float alpha, float Kp_angle, float Ki_angle) {
 800f568:	b590      	push	{r4, r7, lr}
 800f56a:	b087      	sub	sp, #28
 800f56c:	af00      	add	r7, sp, #0
 800f56e:	60f8      	str	r0, [r7, #12]
 800f570:	60b9      	str	r1, [r7, #8]
 800f572:	607a      	str	r2, [r7, #4]
 800f574:	603b      	str	r3, [r7, #0]
	float P,I;
	e_angle = alpha_des - alpha;
 800f576:	6879      	ldr	r1, [r7, #4]
 800f578:	68b8      	ldr	r0, [r7, #8]
 800f57a:	f7f1 fad1 	bl	8000b20 <__aeabi_fsub>
 800f57e:	4603      	mov	r3, r0
 800f580:	461a      	mov	r2, r3
 800f582:	68fb      	ldr	r3, [r7, #12]
 800f584:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
	ie_roll += e_angle*st;
 800f588:	68fb      	ldr	r3, [r7, #12]
 800f58a:	6fdc      	ldr	r4, [r3, #124]	; 0x7c
 800f58c:	68fb      	ldr	r3, [r7, #12]
 800f58e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 800f592:	68fb      	ldr	r3, [r7, #12]
 800f594:	699b      	ldr	r3, [r3, #24]
 800f596:	4619      	mov	r1, r3
 800f598:	4610      	mov	r0, r2
 800f59a:	f7f1 fbcb 	bl	8000d34 <__aeabi_fmul>
 800f59e:	4603      	mov	r3, r0
 800f5a0:	4619      	mov	r1, r3
 800f5a2:	4620      	mov	r0, r4
 800f5a4:	f7f1 fabe 	bl	8000b24 <__addsf3>
 800f5a8:	4603      	mov	r3, r0
 800f5aa:	461a      	mov	r2, r3
 800f5ac:	68fb      	ldr	r3, [r7, #12]
 800f5ae:	67da      	str	r2, [r3, #124]	; 0x7c
	P = Kp_angle*e_angle;
 800f5b0:	68fb      	ldr	r3, [r7, #12]
 800f5b2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800f5b6:	4619      	mov	r1, r3
 800f5b8:	6838      	ldr	r0, [r7, #0]
 800f5ba:	f7f1 fbbb 	bl	8000d34 <__aeabi_fmul>
 800f5be:	4603      	mov	r3, r0
 800f5c0:	617b      	str	r3, [r7, #20]
	I = Ki_angle*ie_roll;
 800f5c2:	68fb      	ldr	r3, [r7, #12]
 800f5c4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800f5c6:	4619      	mov	r1, r3
 800f5c8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800f5ca:	f7f1 fbb3 	bl	8000d34 <__aeabi_fmul>
 800f5ce:	4603      	mov	r3, r0
 800f5d0:	613b      	str	r3, [r7, #16]
    return P+I;
 800f5d2:	6939      	ldr	r1, [r7, #16]
 800f5d4:	6978      	ldr	r0, [r7, #20]
 800f5d6:	f7f1 faa5 	bl	8000b24 <__addsf3>
 800f5da:	4603      	mov	r3, r0

}
 800f5dc:	4618      	mov	r0, r3
 800f5de:	371c      	adds	r7, #28
 800f5e0:	46bd      	mov	sp, r7
 800f5e2:	bd90      	pop	{r4, r7, pc}

0800f5e4 <_ZN3PID6PI_VelEfffffj>:
	float P = Kp_angle * sqrt_e + alpha_des;
	P = P * sign_e;
	return P;
}

float PID::PI_Vel(float z0, float z, float v, float Kp_alt, float Ki_alt, unsigned int ch) {
 800f5e4:	b580      	push	{r7, lr}
 800f5e6:	b08a      	sub	sp, #40	; 0x28
 800f5e8:	af00      	add	r7, sp, #0
 800f5ea:	60f8      	str	r0, [r7, #12]
 800f5ec:	60b9      	str	r1, [r7, #8]
 800f5ee:	607a      	str	r2, [r7, #4]
 800f5f0:	603b      	str	r3, [r7, #0]
	float P;
	float I;
	float v_des;

	if(ch > 1700) {
 800f5f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f5f4:	f240 62a4 	movw	r2, #1700	; 0x6a4
 800f5f8:	4293      	cmp	r3, r2
 800f5fa:	d90e      	bls.n	800f61a <_ZN3PID6PI_VelEfffffj+0x36>
		zi = z0 + x_inc;
 800f5fc:	68fb      	ldr	r3, [r7, #12]
 800f5fe:	6a1b      	ldr	r3, [r3, #32]
 800f600:	68b9      	ldr	r1, [r7, #8]
 800f602:	4618      	mov	r0, r3
 800f604:	f7f1 fa8e 	bl	8000b24 <__addsf3>
 800f608:	4603      	mov	r3, r0
 800f60a:	461a      	mov	r2, r3
 800f60c:	68fb      	ldr	r3, [r7, #12]
 800f60e:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
		v_des = vz_def;
 800f612:	68fb      	ldr	r3, [r7, #12]
 800f614:	69db      	ldr	r3, [r3, #28]
 800f616:	627b      	str	r3, [r7, #36]	; 0x24
 800f618:	e01c      	b.n	800f654 <_ZN3PID6PI_VelEfffffj+0x70>
	}

	else if (ch < 1300) {
 800f61a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f61c:	f240 5213 	movw	r2, #1299	; 0x513
 800f620:	4293      	cmp	r3, r2
 800f622:	d810      	bhi.n	800f646 <_ZN3PID6PI_VelEfffffj+0x62>
		zi = z0 - x_inc;
 800f624:	68fb      	ldr	r3, [r7, #12]
 800f626:	6a1b      	ldr	r3, [r3, #32]
 800f628:	4619      	mov	r1, r3
 800f62a:	68b8      	ldr	r0, [r7, #8]
 800f62c:	f7f1 fa78 	bl	8000b20 <__aeabi_fsub>
 800f630:	4603      	mov	r3, r0
 800f632:	461a      	mov	r2, r3
 800f634:	68fb      	ldr	r3, [r7, #12]
 800f636:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
		v_des = -1 * vz_def;
 800f63a:	68fb      	ldr	r3, [r7, #12]
 800f63c:	69db      	ldr	r3, [r3, #28]
 800f63e:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 800f642:	627b      	str	r3, [r7, #36]	; 0x24
 800f644:	e006      	b.n	800f654 <_ZN3PID6PI_VelEfffffj+0x70>
	}

	else {
		zi = z0;
 800f646:	68fb      	ldr	r3, [r7, #12]
 800f648:	68ba      	ldr	r2, [r7, #8]
 800f64a:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
		v_des = 0;
 800f64e:	f04f 0300 	mov.w	r3, #0
 800f652:	627b      	str	r3, [r7, #36]	; 0x24
	}

	float e = v_des - v;
 800f654:	6839      	ldr	r1, [r7, #0]
 800f656:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800f658:	f7f1 fa62 	bl	8000b20 <__aeabi_fsub>
 800f65c:	4603      	mov	r3, r0
 800f65e:	623b      	str	r3, [r7, #32]
	P = Kp_alt*e;
 800f660:	6a39      	ldr	r1, [r7, #32]
 800f662:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800f664:	f7f1 fb66 	bl	8000d34 <__aeabi_fmul>
 800f668:	4603      	mov	r3, r0
 800f66a:	61fb      	str	r3, [r7, #28]

	float ei = z0 - z;
 800f66c:	6879      	ldr	r1, [r7, #4]
 800f66e:	68b8      	ldr	r0, [r7, #8]
 800f670:	f7f1 fa56 	bl	8000b20 <__aeabi_fsub>
 800f674:	4603      	mov	r3, r0
 800f676:	61bb      	str	r3, [r7, #24]
	I = Ki_alt * ei;
 800f678:	69b9      	ldr	r1, [r7, #24]
 800f67a:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f67c:	f7f1 fb5a 	bl	8000d34 <__aeabi_fmul>
 800f680:	4603      	mov	r3, r0
 800f682:	617b      	str	r3, [r7, #20]

	float PI = P + I;
 800f684:	6979      	ldr	r1, [r7, #20]
 800f686:	69f8      	ldr	r0, [r7, #28]
 800f688:	f7f1 fa4c 	bl	8000b24 <__addsf3>
 800f68c:	4603      	mov	r3, r0
 800f68e:	613b      	str	r3, [r7, #16]
    return PI;
 800f690:	693b      	ldr	r3, [r7, #16]

}
 800f692:	4618      	mov	r0, r3
 800f694:	3728      	adds	r7, #40	; 0x28
 800f696:	46bd      	mov	sp, r7
 800f698:	bd80      	pop	{r7, pc}
 800f69a:	0000      	movs	r0, r0
 800f69c:	0000      	movs	r0, r0
	...

0800f6a0 <_ZN3PID6RateFFEf>:

float PID::RateFF(float rate_des) {
 800f6a0:	b5b0      	push	{r4, r5, r7, lr}
 800f6a2:	b084      	sub	sp, #16
 800f6a4:	af00      	add	r7, sp, #0
 800f6a6:	6078      	str	r0, [r7, #4]
 800f6a8:	6039      	str	r1, [r7, #0]
	float ff = 0.9975*ff_ + 0.0904*rate_des - 0.0904*rate_des_;
 800f6aa:	687b      	ldr	r3, [r7, #4]
 800f6ac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800f6ae:	4618      	mov	r0, r3
 800f6b0:	f7f0 feb2 	bl	8000418 <__aeabi_f2d>
 800f6b4:	a31e      	add	r3, pc, #120	; (adr r3, 800f730 <_ZN3PID6RateFFEf+0x90>)
 800f6b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f6ba:	f7f0 ff05 	bl	80004c8 <__aeabi_dmul>
 800f6be:	4602      	mov	r2, r0
 800f6c0:	460b      	mov	r3, r1
 800f6c2:	4614      	mov	r4, r2
 800f6c4:	461d      	mov	r5, r3
 800f6c6:	6838      	ldr	r0, [r7, #0]
 800f6c8:	f7f0 fea6 	bl	8000418 <__aeabi_f2d>
 800f6cc:	a31a      	add	r3, pc, #104	; (adr r3, 800f738 <_ZN3PID6RateFFEf+0x98>)
 800f6ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f6d2:	f7f0 fef9 	bl	80004c8 <__aeabi_dmul>
 800f6d6:	4602      	mov	r2, r0
 800f6d8:	460b      	mov	r3, r1
 800f6da:	4620      	mov	r0, r4
 800f6dc:	4629      	mov	r1, r5
 800f6de:	f7f0 fd3d 	bl	800015c <__adddf3>
 800f6e2:	4602      	mov	r2, r0
 800f6e4:	460b      	mov	r3, r1
 800f6e6:	4614      	mov	r4, r2
 800f6e8:	461d      	mov	r5, r3
 800f6ea:	687b      	ldr	r3, [r7, #4]
 800f6ec:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800f6ee:	4618      	mov	r0, r3
 800f6f0:	f7f0 fe92 	bl	8000418 <__aeabi_f2d>
 800f6f4:	a310      	add	r3, pc, #64	; (adr r3, 800f738 <_ZN3PID6RateFFEf+0x98>)
 800f6f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f6fa:	f7f0 fee5 	bl	80004c8 <__aeabi_dmul>
 800f6fe:	4602      	mov	r2, r0
 800f700:	460b      	mov	r3, r1
 800f702:	4620      	mov	r0, r4
 800f704:	4629      	mov	r1, r5
 800f706:	f7f0 fd27 	bl	8000158 <__aeabi_dsub>
 800f70a:	4602      	mov	r2, r0
 800f70c:	460b      	mov	r3, r1
 800f70e:	4610      	mov	r0, r2
 800f710:	4619      	mov	r1, r3
 800f712:	f7f1 f9b1 	bl	8000a78 <__aeabi_d2f>
 800f716:	4603      	mov	r3, r0
 800f718:	60fb      	str	r3, [r7, #12]
	return K_ff*ff;
 800f71a:	687b      	ldr	r3, [r7, #4]
 800f71c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800f71e:	68f9      	ldr	r1, [r7, #12]
 800f720:	4618      	mov	r0, r3
 800f722:	f7f1 fb07 	bl	8000d34 <__aeabi_fmul>
 800f726:	4603      	mov	r3, r0
}
 800f728:	4618      	mov	r0, r3
 800f72a:	3710      	adds	r7, #16
 800f72c:	46bd      	mov	sp, r7
 800f72e:	bdb0      	pop	{r4, r5, r7, pc}
 800f730:	1eb851ec 	.word	0x1eb851ec
 800f734:	3fefeb85 	.word	0x3fefeb85
 800f738:	538ef34d 	.word	0x538ef34d
 800f73c:	3fb72474 	.word	0x3fb72474

0800f740 <_ZN3PID9PID_Rate2Efffffff>:


float PID::PID_Rate2(float alpha_dot_des, float alpha_dot, float alpha, float Kp, float Ki, float Kd, float Kp_angle) {
 800f740:	b590      	push	{r4, r7, lr}
 800f742:	b087      	sub	sp, #28
 800f744:	af00      	add	r7, sp, #0
 800f746:	60f8      	str	r0, [r7, #12]
 800f748:	60b9      	str	r1, [r7, #8]
 800f74a:	607a      	str	r2, [r7, #4]
 800f74c:	603b      	str	r3, [r7, #0]
	e_roll = alpha_dot_des - alpha_dot;
 800f74e:	6879      	ldr	r1, [r7, #4]
 800f750:	68b8      	ldr	r0, [r7, #8]
 800f752:	f7f1 f9e5 	bl	8000b20 <__aeabi_fsub>
 800f756:	4603      	mov	r3, r0
 800f758:	461a      	mov	r2, r3
 800f75a:	68fb      	ldr	r3, [r7, #12]
 800f75c:	66da      	str	r2, [r3, #108]	; 0x6c
	ie_roll_rate += e_roll*st;
 800f75e:	68fb      	ldr	r3, [r7, #12]
 800f760:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 800f764:	68fb      	ldr	r3, [r7, #12]
 800f766:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 800f768:	68fb      	ldr	r3, [r7, #12]
 800f76a:	699b      	ldr	r3, [r3, #24]
 800f76c:	4619      	mov	r1, r3
 800f76e:	4610      	mov	r0, r2
 800f770:	f7f1 fae0 	bl	8000d34 <__aeabi_fmul>
 800f774:	4603      	mov	r3, r0
 800f776:	4619      	mov	r1, r3
 800f778:	4620      	mov	r0, r4
 800f77a:	f7f1 f9d3 	bl	8000b24 <__addsf3>
 800f77e:	4603      	mov	r3, r0
 800f780:	461a      	mov	r2, r3
 800f782:	68fb      	ldr	r3, [r7, #12]
 800f784:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	P = Kp * e_roll;
 800f788:	68fb      	ldr	r3, [r7, #12]
 800f78a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800f78c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800f78e:	4618      	mov	r0, r3
 800f790:	f7f1 fad0 	bl	8000d34 <__aeabi_fmul>
 800f794:	4603      	mov	r3, r0
 800f796:	461a      	mov	r2, r3
 800f798:	68fb      	ldr	r3, [r7, #12]
 800f79a:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c



	//I = Ki * (ie_roll * Kp_angle - alpha);
	I = Ki * ie_roll_rate;
 800f79e:	68fb      	ldr	r3, [r7, #12]
 800f7a0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800f7a4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800f7a6:	4618      	mov	r0, r3
 800f7a8:	f7f1 fac4 	bl	8000d34 <__aeabi_fmul>
 800f7ac:	4603      	mov	r3, r0
 800f7ae:	461a      	mov	r2, r3
 800f7b0:	68fb      	ldr	r3, [r7, #12]
 800f7b2:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0

	//float alpha_dot_dot_des = alpha_dot_des - alpha_dot_des_;
	float alpha_dot_dot = (alpha_dot - alpha_dot_) / st;
 800f7b6:	68fb      	ldr	r3, [r7, #12]
 800f7b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f7ba:	4619      	mov	r1, r3
 800f7bc:	6878      	ldr	r0, [r7, #4]
 800f7be:	f7f1 f9af 	bl	8000b20 <__aeabi_fsub>
 800f7c2:	4603      	mov	r3, r0
 800f7c4:	461a      	mov	r2, r3
 800f7c6:	68fb      	ldr	r3, [r7, #12]
 800f7c8:	699b      	ldr	r3, [r3, #24]
 800f7ca:	4619      	mov	r1, r3
 800f7cc:	4610      	mov	r0, r2
 800f7ce:	f7f1 fb65 	bl	8000e9c <__aeabi_fdiv>
 800f7d2:	4603      	mov	r3, r0
 800f7d4:	617b      	str	r3, [r7, #20]
	//alpha_dot_dot_des = alpha_dot_dot_des / st;
	alpha_dot_dot = d_filt.Run(alpha_dot_dot);
 800f7d6:	68fb      	ldr	r3, [r7, #12]
 800f7d8:	3338      	adds	r3, #56	; 0x38
 800f7da:	6979      	ldr	r1, [r7, #20]
 800f7dc:	4618      	mov	r0, r3
 800f7de:	f000 fa88 	bl	800fcf2 <_ZN3lpf3RunEf>
 800f7e2:	6178      	str	r0, [r7, #20]

	D = Kd * (-alpha_dot * Kp_angle - alpha_dot_dot);
 800f7e4:	687b      	ldr	r3, [r7, #4]
 800f7e6:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 800f7ea:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800f7ec:	4618      	mov	r0, r3
 800f7ee:	f7f1 faa1 	bl	8000d34 <__aeabi_fmul>
 800f7f2:	4603      	mov	r3, r0
 800f7f4:	6979      	ldr	r1, [r7, #20]
 800f7f6:	4618      	mov	r0, r3
 800f7f8:	f7f1 f992 	bl	8000b20 <__aeabi_fsub>
 800f7fc:	4603      	mov	r3, r0
 800f7fe:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800f800:	4618      	mov	r0, r3
 800f802:	f7f1 fa97 	bl	8000d34 <__aeabi_fmul>
 800f806:	4603      	mov	r3, r0
 800f808:	461a      	mov	r2, r3
 800f80a:	68fb      	ldr	r3, [r7, #12]
 800f80c:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
  	de_filt = N * (Kd * alpha_dot_des - de_int);
  	de_int += de_filt*st;
  	D = de_filt;
*/

	pd = P + I + D;
 800f810:	68fb      	ldr	r3, [r7, #12]
 800f812:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 800f816:	68fb      	ldr	r3, [r7, #12]
 800f818:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800f81c:	4619      	mov	r1, r3
 800f81e:	4610      	mov	r0, r2
 800f820:	f7f1 f980 	bl	8000b24 <__addsf3>
 800f824:	4603      	mov	r3, r0
 800f826:	461a      	mov	r2, r3
 800f828:	68fb      	ldr	r3, [r7, #12]
 800f82a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800f82e:	4619      	mov	r1, r3
 800f830:	4610      	mov	r0, r2
 800f832:	f7f1 f977 	bl	8000b24 <__addsf3>
 800f836:	4603      	mov	r3, r0
 800f838:	461a      	mov	r2, r3
 800f83a:	68fb      	ldr	r3, [r7, #12]
 800f83c:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
  	pd_roll_buf = pd;
 800f840:	68fb      	ldr	r3, [r7, #12]
 800f842:	f8d3 20a8 	ldr.w	r2, [r3, #168]	; 0xa8
 800f846:	68fb      	ldr	r3, [r7, #12]
 800f848:	625a      	str	r2, [r3, #36]	; 0x24
	pd  = Sat(pd,  300, -300);
 800f84a:	68fb      	ldr	r3, [r7, #12]
 800f84c:	f8d3 10a8 	ldr.w	r1, [r3, #168]	; 0xa8
 800f850:	4b0e      	ldr	r3, [pc, #56]	; (800f88c <_ZN3PID9PID_Rate2Efffffff+0x14c>)
 800f852:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800f856:	68f8      	ldr	r0, [r7, #12]
 800f858:	f000 f9ba 	bl	800fbd0 <_ZN3PID3SatEfii>
 800f85c:	4602      	mov	r2, r0
 800f85e:	68fb      	ldr	r3, [r7, #12]
 800f860:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	pd_roll_sat_buf = pd;
 800f864:	68fb      	ldr	r3, [r7, #12]
 800f866:	f8d3 20a8 	ldr.w	r2, [r3, #168]	; 0xa8
 800f86a:	68fb      	ldr	r3, [r7, #12]
 800f86c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	alpha_dot_des_ = alpha_dot_des;
 800f870:	68fb      	ldr	r3, [r7, #12]
 800f872:	68ba      	ldr	r2, [r7, #8]
 800f874:	62da      	str	r2, [r3, #44]	; 0x2c
	alpha_dot_ = alpha_dot;
 800f876:	68fb      	ldr	r3, [r7, #12]
 800f878:	687a      	ldr	r2, [r7, #4]
 800f87a:	631a      	str	r2, [r3, #48]	; 0x30
	return pd;
 800f87c:	68fb      	ldr	r3, [r7, #12]
 800f87e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
}
 800f882:	4618      	mov	r0, r3
 800f884:	371c      	adds	r7, #28
 800f886:	46bd      	mov	sp, r7
 800f888:	bd90      	pop	{r4, r7, pc}
 800f88a:	bf00      	nop
 800f88c:	fffffed4 	.word	0xfffffed4

0800f890 <_ZN3PID7PID_PosEfffff>:

float PID::PID_Pos(float pos_des, float pos, float Kp, float Ki, float Kd) {
 800f890:	b580      	push	{r7, lr}
 800f892:	b088      	sub	sp, #32
 800f894:	af00      	add	r7, sp, #0
 800f896:	60f8      	str	r0, [r7, #12]
 800f898:	60b9      	str	r1, [r7, #8]
 800f89a:	607a      	str	r2, [r7, #4]
 800f89c:	603b      	str	r3, [r7, #0]
	_e_pos = e_pos;
 800f89e:	68fb      	ldr	r3, [r7, #12]
 800f8a0:	685a      	ldr	r2, [r3, #4]
 800f8a2:	68fb      	ldr	r3, [r7, #12]
 800f8a4:	601a      	str	r2, [r3, #0]
	e_pos = pos_des - pos;
 800f8a6:	6879      	ldr	r1, [r7, #4]
 800f8a8:	68b8      	ldr	r0, [r7, #8]
 800f8aa:	f7f1 f939 	bl	8000b20 <__aeabi_fsub>
 800f8ae:	4603      	mov	r3, r0
 800f8b0:	461a      	mov	r2, r3
 800f8b2:	68fb      	ldr	r3, [r7, #12]
 800f8b4:	605a      	str	r2, [r3, #4]
	float P = Kp * e_pos;
 800f8b6:	68fb      	ldr	r3, [r7, #12]
 800f8b8:	685b      	ldr	r3, [r3, #4]
 800f8ba:	4619      	mov	r1, r3
 800f8bc:	6838      	ldr	r0, [r7, #0]
 800f8be:	f7f1 fa39 	bl	8000d34 <__aeabi_fmul>
 800f8c2:	4603      	mov	r3, r0
 800f8c4:	61fb      	str	r3, [r7, #28]

	float e_pos_dot = (e_pos - _e_pos)/st_pos;
 800f8c6:	68fb      	ldr	r3, [r7, #12]
 800f8c8:	685a      	ldr	r2, [r3, #4]
 800f8ca:	68fb      	ldr	r3, [r7, #12]
 800f8cc:	681b      	ldr	r3, [r3, #0]
 800f8ce:	4619      	mov	r1, r3
 800f8d0:	4610      	mov	r0, r2
 800f8d2:	f7f1 f925 	bl	8000b20 <__aeabi_fsub>
 800f8d6:	4603      	mov	r3, r0
 800f8d8:	461a      	mov	r2, r3
 800f8da:	68fb      	ldr	r3, [r7, #12]
 800f8dc:	689b      	ldr	r3, [r3, #8]
 800f8de:	4619      	mov	r1, r3
 800f8e0:	4610      	mov	r0, r2
 800f8e2:	f7f1 fadb 	bl	8000e9c <__aeabi_fdiv>
 800f8e6:	4603      	mov	r3, r0
 800f8e8:	61bb      	str	r3, [r7, #24]
	//alpha_dot_dot_des = alpha_dot_dot_des / st;
	//alpha_dot_dot = d_filt.Run(alpha_dot_dot);

	float D = Kd * e_pos_dot;
 800f8ea:	69b9      	ldr	r1, [r7, #24]
 800f8ec:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800f8ee:	f7f1 fa21 	bl	8000d34 <__aeabi_fmul>
 800f8f2:	4603      	mov	r3, r0
 800f8f4:	617b      	str	r3, [r7, #20]
  	de_filt = N * (Kd * alpha_dot_des - de_int);
  	de_int += de_filt*st;
  	D = de_filt;
*/

	float pd = P + D;
 800f8f6:	6979      	ldr	r1, [r7, #20]
 800f8f8:	69f8      	ldr	r0, [r7, #28]
 800f8fa:	f7f1 f913 	bl	8000b24 <__addsf3>
 800f8fe:	4603      	mov	r3, r0
 800f900:	613b      	str	r3, [r7, #16]
	return pd;
 800f902:	693b      	ldr	r3, [r7, #16]
}
 800f904:	4618      	mov	r0, r3
 800f906:	3720      	adds	r7, #32
 800f908:	46bd      	mov	sp, r7
 800f90a:	bd80      	pop	{r7, pc}

0800f90c <_ZN3PID7PD_RateEfffff>:

float PID::PD_Rate(float alpha_dot_des, float alpha_dot, float Kp, float Ki, float Kd) {
 800f90c:	b590      	push	{r4, r7, lr}
 800f90e:	b087      	sub	sp, #28
 800f910:	af00      	add	r7, sp, #0
 800f912:	60f8      	str	r0, [r7, #12]
 800f914:	60b9      	str	r1, [r7, #8]
 800f916:	607a      	str	r2, [r7, #4]
 800f918:	603b      	str	r3, [r7, #0]

	e_roll = alpha_dot_des - alpha_dot;
 800f91a:	6879      	ldr	r1, [r7, #4]
 800f91c:	68b8      	ldr	r0, [r7, #8]
 800f91e:	f7f1 f8ff 	bl	8000b20 <__aeabi_fsub>
 800f922:	4603      	mov	r3, r0
 800f924:	461a      	mov	r2, r3
 800f926:	68fb      	ldr	r3, [r7, #12]
 800f928:	66da      	str	r2, [r3, #108]	; 0x6c
  float e_roll_der = - alpha_dot;
 800f92a:	687b      	ldr	r3, [r7, #4]
 800f92c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 800f930:	613b      	str	r3, [r7, #16]
  float e_roll_int = e_roll;
 800f932:	68fb      	ldr	r3, [r7, #12]
 800f934:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800f936:	617b      	str	r3, [r7, #20]

  if((int)pd_roll_buf != (int)pd_roll_sat_buf) {
 800f938:	68fb      	ldr	r3, [r7, #12]
 800f93a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f93c:	4618      	mov	r0, r3
 800f93e:	f7f1 fbd5 	bl	80010ec <__aeabi_f2iz>
 800f942:	4604      	mov	r4, r0
 800f944:	68fb      	ldr	r3, [r7, #12]
 800f946:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800f94a:	4618      	mov	r0, r3
 800f94c:	f7f1 fbce 	bl	80010ec <__aeabi_f2iz>
 800f950:	4603      	mov	r3, r0
 800f952:	429c      	cmp	r4, r3
 800f954:	d019      	beq.n	800f98a <_ZN3PID7PD_RateEfffff+0x7e>
    if(sgn(e_roll) == sgn(pd_roll_sat_buf)) {
 800f956:	68fb      	ldr	r3, [r7, #12]
 800f958:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800f95a:	4619      	mov	r1, r3
 800f95c:	68f8      	ldr	r0, [r7, #12]
 800f95e:	f000 f8df 	bl	800fb20 <_ZN3PID3sgnEf>
 800f962:	4603      	mov	r3, r0
 800f964:	461c      	mov	r4, r3
 800f966:	68fb      	ldr	r3, [r7, #12]
 800f968:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800f96c:	4619      	mov	r1, r3
 800f96e:	68f8      	ldr	r0, [r7, #12]
 800f970:	f000 f8d6 	bl	800fb20 <_ZN3PID3sgnEf>
 800f974:	4603      	mov	r3, r0
 800f976:	429c      	cmp	r4, r3
 800f978:	bf0c      	ite	eq
 800f97a:	2301      	moveq	r3, #1
 800f97c:	2300      	movne	r3, #0
 800f97e:	b2db      	uxtb	r3, r3
 800f980:	2b00      	cmp	r3, #0
 800f982:	d002      	beq.n	800f98a <_ZN3PID7PD_RateEfffff+0x7e>
      e_roll_int = 0;
 800f984:	f04f 0300 	mov.w	r3, #0
 800f988:	617b      	str	r3, [r7, #20]
    }
  }

  	de_filt = N * (Kd * e_roll - de_int);
 800f98a:	68fb      	ldr	r3, [r7, #12]
 800f98c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800f98e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800f990:	4618      	mov	r0, r3
 800f992:	f7f1 f9cf 	bl	8000d34 <__aeabi_fmul>
 800f996:	4603      	mov	r3, r0
 800f998:	461a      	mov	r2, r3
 800f99a:	68fb      	ldr	r3, [r7, #12]
 800f99c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800f9a0:	4619      	mov	r1, r3
 800f9a2:	4610      	mov	r0, r2
 800f9a4:	f7f1 f8bc 	bl	8000b20 <__aeabi_fsub>
 800f9a8:	4603      	mov	r3, r0
 800f9aa:	494d      	ldr	r1, [pc, #308]	; (800fae0 <_ZN3PID7PD_RateEfffff+0x1d4>)
 800f9ac:	4618      	mov	r0, r3
 800f9ae:	f7f1 f9c1 	bl	8000d34 <__aeabi_fmul>
 800f9b2:	4603      	mov	r3, r0
 800f9b4:	461a      	mov	r2, r3
 800f9b6:	68fb      	ldr	r3, [r7, #12]
 800f9b8:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  	de_int += de_filt*st;
 800f9bc:	68fb      	ldr	r3, [r7, #12]
 800f9be:	f8d3 4098 	ldr.w	r4, [r3, #152]	; 0x98
 800f9c2:	68fb      	ldr	r3, [r7, #12]
 800f9c4:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 800f9c8:	68fb      	ldr	r3, [r7, #12]
 800f9ca:	699b      	ldr	r3, [r3, #24]
 800f9cc:	4619      	mov	r1, r3
 800f9ce:	4610      	mov	r0, r2
 800f9d0:	f7f1 f9b0 	bl	8000d34 <__aeabi_fmul>
 800f9d4:	4603      	mov	r3, r0
 800f9d6:	4619      	mov	r1, r3
 800f9d8:	4620      	mov	r0, r4
 800f9da:	f7f1 f8a3 	bl	8000b24 <__addsf3>
 800f9de:	4603      	mov	r3, r0
 800f9e0:	461a      	mov	r2, r3
 800f9e2:	68fb      	ldr	r3, [r7, #12]
 800f9e4:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98

	de = e_roll - e_eski_roll;
 800f9e8:	68fb      	ldr	r3, [r7, #12]
 800f9ea:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 800f9ec:	68fb      	ldr	r3, [r7, #12]
 800f9ee:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800f9f0:	4619      	mov	r1, r3
 800f9f2:	4610      	mov	r0, r2
 800f9f4:	f7f1 f894 	bl	8000b20 <__aeabi_fsub>
 800f9f8:	4603      	mov	r3, r0
 800f9fa:	461a      	mov	r2, r3
 800f9fc:	68fb      	ldr	r3, [r7, #12]
 800f9fe:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	e_eski_roll = e_roll;
 800fa02:	68fb      	ldr	r3, [r7, #12]
 800fa04:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 800fa06:	68fb      	ldr	r3, [r7, #12]
 800fa08:	675a      	str	r2, [r3, #116]	; 0x74

  ie_roll += e_roll_int*st;
 800fa0a:	68fb      	ldr	r3, [r7, #12]
 800fa0c:	6fdc      	ldr	r4, [r3, #124]	; 0x7c
 800fa0e:	68fb      	ldr	r3, [r7, #12]
 800fa10:	699b      	ldr	r3, [r3, #24]
 800fa12:	6979      	ldr	r1, [r7, #20]
 800fa14:	4618      	mov	r0, r3
 800fa16:	f7f1 f98d 	bl	8000d34 <__aeabi_fmul>
 800fa1a:	4603      	mov	r3, r0
 800fa1c:	4619      	mov	r1, r3
 800fa1e:	4620      	mov	r0, r4
 800fa20:	f7f1 f880 	bl	8000b24 <__addsf3>
 800fa24:	4603      	mov	r3, r0
 800fa26:	461a      	mov	r2, r3
 800fa28:	68fb      	ldr	r3, [r7, #12]
 800fa2a:	67da      	str	r2, [r3, #124]	; 0x7c

  ie_roll_sat = ie_roll;
 800fa2c:	68fb      	ldr	r3, [r7, #12]
 800fa2e:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 800fa30:	68fb      	ldr	r3, [r7, #12]
 800fa32:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	

	P = Kp*e_roll; D = de_filt; I = Ki * ie_roll_sat;
 800fa36:	68fb      	ldr	r3, [r7, #12]
 800fa38:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800fa3a:	6839      	ldr	r1, [r7, #0]
 800fa3c:	4618      	mov	r0, r3
 800fa3e:	f7f1 f979 	bl	8000d34 <__aeabi_fmul>
 800fa42:	4603      	mov	r3, r0
 800fa44:	461a      	mov	r2, r3
 800fa46:	68fb      	ldr	r3, [r7, #12]
 800fa48:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
 800fa4c:	68fb      	ldr	r3, [r7, #12]
 800fa4e:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 800fa52:	68fb      	ldr	r3, [r7, #12]
 800fa54:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
 800fa58:	68fb      	ldr	r3, [r7, #12]
 800fa5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800fa5e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800fa60:	4618      	mov	r0, r3
 800fa62:	f7f1 f967 	bl	8000d34 <__aeabi_fmul>
 800fa66:	4603      	mov	r3, r0
 800fa68:	461a      	mov	r2, r3
 800fa6a:	68fb      	ldr	r3, [r7, #12]
 800fa6c:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	//D = lpf.update(D);
	pd = P + I + D;
 800fa70:	68fb      	ldr	r3, [r7, #12]
 800fa72:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 800fa76:	68fb      	ldr	r3, [r7, #12]
 800fa78:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800fa7c:	4619      	mov	r1, r3
 800fa7e:	4610      	mov	r0, r2
 800fa80:	f7f1 f850 	bl	8000b24 <__addsf3>
 800fa84:	4603      	mov	r3, r0
 800fa86:	461a      	mov	r2, r3
 800fa88:	68fb      	ldr	r3, [r7, #12]
 800fa8a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800fa8e:	4619      	mov	r1, r3
 800fa90:	4610      	mov	r0, r2
 800fa92:	f7f1 f847 	bl	8000b24 <__addsf3>
 800fa96:	4603      	mov	r3, r0
 800fa98:	461a      	mov	r2, r3
 800fa9a:	68fb      	ldr	r3, [r7, #12]
 800fa9c:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
  	pd_roll_buf = pd;
 800faa0:	68fb      	ldr	r3, [r7, #12]
 800faa2:	f8d3 20a8 	ldr.w	r2, [r3, #168]	; 0xa8
 800faa6:	68fb      	ldr	r3, [r7, #12]
 800faa8:	625a      	str	r2, [r3, #36]	; 0x24
	pd  = Sat(pd,  300, -300);
 800faaa:	68fb      	ldr	r3, [r7, #12]
 800faac:	f8d3 10a8 	ldr.w	r1, [r3, #168]	; 0xa8
 800fab0:	4b0c      	ldr	r3, [pc, #48]	; (800fae4 <_ZN3PID7PD_RateEfffff+0x1d8>)
 800fab2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800fab6:	68f8      	ldr	r0, [r7, #12]
 800fab8:	f000 f88a 	bl	800fbd0 <_ZN3PID3SatEfii>
 800fabc:	4602      	mov	r2, r0
 800fabe:	68fb      	ldr	r3, [r7, #12]
 800fac0:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	pd_roll_sat_buf = pd;
 800fac4:	68fb      	ldr	r3, [r7, #12]
 800fac6:	f8d3 20a8 	ldr.w	r2, [r3, #168]	; 0xa8
 800faca:	68fb      	ldr	r3, [r7, #12]
 800facc:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    return pd;
 800fad0:	68fb      	ldr	r3, [r7, #12]
 800fad2:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8

}
 800fad6:	4618      	mov	r0, r3
 800fad8:	371c      	adds	r7, #28
 800fada:	46bd      	mov	sp, r7
 800fadc:	bd90      	pop	{r4, r7, pc}
 800fade:	bf00      	nop
 800fae0:	42c80000 	.word	0x42c80000
 800fae4:	fffffed4 	.word	0xfffffed4

0800fae8 <_ZN3PID5resetEv>:

void PID::reset() {
 800fae8:	b480      	push	{r7}
 800faea:	b083      	sub	sp, #12
 800faec:	af00      	add	r7, sp, #0
 800faee:	6078      	str	r0, [r7, #4]
	ie_roll = 0;
 800faf0:	687b      	ldr	r3, [r7, #4]
 800faf2:	f04f 0200 	mov.w	r2, #0
 800faf6:	67da      	str	r2, [r3, #124]	; 0x7c
	ie_roll_rate = 0;
 800faf8:	687b      	ldr	r3, [r7, #4]
 800fafa:	f04f 0200 	mov.w	r2, #0
 800fafe:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	de_filt = 0;
 800fb02:	687b      	ldr	r3, [r7, #4]
 800fb04:	f04f 0200 	mov.w	r2, #0
 800fb08:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
	de_int = 0;
 800fb0c:	687b      	ldr	r3, [r7, #4]
 800fb0e:	f04f 0200 	mov.w	r2, #0
 800fb12:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
}
 800fb16:	bf00      	nop
 800fb18:	370c      	adds	r7, #12
 800fb1a:	46bd      	mov	sp, r7
 800fb1c:	bc80      	pop	{r7}
 800fb1e:	4770      	bx	lr

0800fb20 <_ZN3PID3sgnEf>:

    return P;

}

uint8_t PID::sgn(float v) {
 800fb20:	b580      	push	{r7, lr}
 800fb22:	b082      	sub	sp, #8
 800fb24:	af00      	add	r7, sp, #0
 800fb26:	6078      	str	r0, [r7, #4]
 800fb28:	6039      	str	r1, [r7, #0]
  if (v < 0) return -1;
 800fb2a:	f04f 0100 	mov.w	r1, #0
 800fb2e:	6838      	ldr	r0, [r7, #0]
 800fb30:	f7f1 fa9e 	bl	8001070 <__aeabi_fcmplt>
 800fb34:	4603      	mov	r3, r0
 800fb36:	2b00      	cmp	r3, #0
 800fb38:	d001      	beq.n	800fb3e <_ZN3PID3sgnEf+0x1e>
 800fb3a:	23ff      	movs	r3, #255	; 0xff
 800fb3c:	e00a      	b.n	800fb54 <_ZN3PID3sgnEf+0x34>
  if (v > 0) return 1;
 800fb3e:	f04f 0100 	mov.w	r1, #0
 800fb42:	6838      	ldr	r0, [r7, #0]
 800fb44:	f7f1 fab2 	bl	80010ac <__aeabi_fcmpgt>
 800fb48:	4603      	mov	r3, r0
 800fb4a:	2b00      	cmp	r3, #0
 800fb4c:	d001      	beq.n	800fb52 <_ZN3PID3sgnEf+0x32>
 800fb4e:	2301      	movs	r3, #1
 800fb50:	e000      	b.n	800fb54 <_ZN3PID3sgnEf+0x34>
  return 0;
 800fb52:	2300      	movs	r3, #0
}
 800fb54:	4618      	mov	r0, r3
 800fb56:	3708      	adds	r7, #8
 800fb58:	46bd      	mov	sp, r7
 800fb5a:	bd80      	pop	{r7, pc}

0800fb5c <_ZN3PID3SatEfiii>:

 float PID::Sat(float pwm, int max, int min, int thr) {
 800fb5c:	b580      	push	{r7, lr}
 800fb5e:	b086      	sub	sp, #24
 800fb60:	af00      	add	r7, sp, #0
 800fb62:	60f8      	str	r0, [r7, #12]
 800fb64:	60b9      	str	r1, [r7, #8]
 800fb66:	607a      	str	r2, [r7, #4]
 800fb68:	603b      	str	r3, [r7, #0]
	float pwm_out;

	if(thr > 1020) {
 800fb6a:	6a3b      	ldr	r3, [r7, #32]
 800fb6c:	f5b3 7f7f 	cmp.w	r3, #1020	; 0x3fc
 800fb70:	dd24      	ble.n	800fbbc <_ZN3PID3SatEfiii+0x60>
		if(pwm > max) {
 800fb72:	6878      	ldr	r0, [r7, #4]
 800fb74:	f7f1 f88a 	bl	8000c8c <__aeabi_i2f>
 800fb78:	4603      	mov	r3, r0
 800fb7a:	4619      	mov	r1, r3
 800fb7c:	68b8      	ldr	r0, [r7, #8]
 800fb7e:	f7f1 fa95 	bl	80010ac <__aeabi_fcmpgt>
 800fb82:	4603      	mov	r3, r0
 800fb84:	2b00      	cmp	r3, #0
 800fb86:	d005      	beq.n	800fb94 <_ZN3PID3SatEfiii+0x38>
			pwm_out = max;
 800fb88:	6878      	ldr	r0, [r7, #4]
 800fb8a:	f7f1 f87f 	bl	8000c8c <__aeabi_i2f>
 800fb8e:	4603      	mov	r3, r0
 800fb90:	617b      	str	r3, [r7, #20]
 800fb92:	e015      	b.n	800fbc0 <_ZN3PID3SatEfiii+0x64>
		}

		else if (pwm < min) {
 800fb94:	6838      	ldr	r0, [r7, #0]
 800fb96:	f7f1 f879 	bl	8000c8c <__aeabi_i2f>
 800fb9a:	4603      	mov	r3, r0
 800fb9c:	4619      	mov	r1, r3
 800fb9e:	68b8      	ldr	r0, [r7, #8]
 800fba0:	f7f1 fa66 	bl	8001070 <__aeabi_fcmplt>
 800fba4:	4603      	mov	r3, r0
 800fba6:	2b00      	cmp	r3, #0
 800fba8:	d005      	beq.n	800fbb6 <_ZN3PID3SatEfiii+0x5a>
			pwm_out = min;
 800fbaa:	6838      	ldr	r0, [r7, #0]
 800fbac:	f7f1 f86e 	bl	8000c8c <__aeabi_i2f>
 800fbb0:	4603      	mov	r3, r0
 800fbb2:	617b      	str	r3, [r7, #20]
 800fbb4:	e004      	b.n	800fbc0 <_ZN3PID3SatEfiii+0x64>
		}

		else {
			pwm_out = pwm;
 800fbb6:	68bb      	ldr	r3, [r7, #8]
 800fbb8:	617b      	str	r3, [r7, #20]
 800fbba:	e001      	b.n	800fbc0 <_ZN3PID3SatEfiii+0x64>


	}

	else {
		pwm_out = 1000;
 800fbbc:	4b03      	ldr	r3, [pc, #12]	; (800fbcc <_ZN3PID3SatEfiii+0x70>)
 800fbbe:	617b      	str	r3, [r7, #20]
	}
	return pwm_out;
 800fbc0:	697b      	ldr	r3, [r7, #20]
}
 800fbc2:	4618      	mov	r0, r3
 800fbc4:	3718      	adds	r7, #24
 800fbc6:	46bd      	mov	sp, r7
 800fbc8:	bd80      	pop	{r7, pc}
 800fbca:	bf00      	nop
 800fbcc:	447a0000 	.word	0x447a0000

0800fbd0 <_ZN3PID3SatEfii>:

 float PID::Sat(float pwm, int max, int min) {
 800fbd0:	b580      	push	{r7, lr}
 800fbd2:	b086      	sub	sp, #24
 800fbd4:	af00      	add	r7, sp, #0
 800fbd6:	60f8      	str	r0, [r7, #12]
 800fbd8:	60b9      	str	r1, [r7, #8]
 800fbda:	607a      	str	r2, [r7, #4]
 800fbdc:	603b      	str	r3, [r7, #0]
	float pwm_out;

		if(pwm > max) {
 800fbde:	6878      	ldr	r0, [r7, #4]
 800fbe0:	f7f1 f854 	bl	8000c8c <__aeabi_i2f>
 800fbe4:	4603      	mov	r3, r0
 800fbe6:	4619      	mov	r1, r3
 800fbe8:	68b8      	ldr	r0, [r7, #8]
 800fbea:	f7f1 fa5f 	bl	80010ac <__aeabi_fcmpgt>
 800fbee:	4603      	mov	r3, r0
 800fbf0:	2b00      	cmp	r3, #0
 800fbf2:	d005      	beq.n	800fc00 <_ZN3PID3SatEfii+0x30>
			pwm_out = max;
 800fbf4:	6878      	ldr	r0, [r7, #4]
 800fbf6:	f7f1 f849 	bl	8000c8c <__aeabi_i2f>
 800fbfa:	4603      	mov	r3, r0
 800fbfc:	617b      	str	r3, [r7, #20]
 800fbfe:	e012      	b.n	800fc26 <_ZN3PID3SatEfii+0x56>
		}

		else if (pwm < min) {
 800fc00:	6838      	ldr	r0, [r7, #0]
 800fc02:	f7f1 f843 	bl	8000c8c <__aeabi_i2f>
 800fc06:	4603      	mov	r3, r0
 800fc08:	4619      	mov	r1, r3
 800fc0a:	68b8      	ldr	r0, [r7, #8]
 800fc0c:	f7f1 fa30 	bl	8001070 <__aeabi_fcmplt>
 800fc10:	4603      	mov	r3, r0
 800fc12:	2b00      	cmp	r3, #0
 800fc14:	d005      	beq.n	800fc22 <_ZN3PID3SatEfii+0x52>
			pwm_out = min;
 800fc16:	6838      	ldr	r0, [r7, #0]
 800fc18:	f7f1 f838 	bl	8000c8c <__aeabi_i2f>
 800fc1c:	4603      	mov	r3, r0
 800fc1e:	617b      	str	r3, [r7, #20]
 800fc20:	e001      	b.n	800fc26 <_ZN3PID3SatEfii+0x56>
		}

		else {
			pwm_out = pwm;
 800fc22:	68bb      	ldr	r3, [r7, #8]
 800fc24:	617b      	str	r3, [r7, #20]
		}




	return pwm_out;
 800fc26:	697b      	ldr	r3, [r7, #20]
}
 800fc28:	4618      	mov	r0, r3
 800fc2a:	3718      	adds	r7, #24
 800fc2c:	46bd      	mov	sp, r7
 800fc2e:	bd80      	pop	{r7, pc}

0800fc30 <_ZN3PID5F2thrEf>:
	float out_max  = 1326;

	return (float)(dir) * ((float)pwm - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
}

unsigned int PID::F2thr(float F) {
 800fc30:	b580      	push	{r7, lr}
 800fc32:	b088      	sub	sp, #32
 800fc34:	af00      	add	r7, sp, #0
 800fc36:	6078      	str	r0, [r7, #4]
 800fc38:	6039      	str	r1, [r7, #0]
	float kf = 5.074714371861032e-08;
 800fc3a:	4b16      	ldr	r3, [pc, #88]	; (800fc94 <_ZN3PID5F2thrEf+0x64>)
 800fc3c:	61fb      	str	r3, [r7, #28]
	float max_rpm = 17591;
 800fc3e:	4b16      	ldr	r3, [pc, #88]	; (800fc98 <_ZN3PID5F2thrEf+0x68>)
 800fc40:	61bb      	str	r3, [r7, #24]
	float Fm = F/4;
 800fc42:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 800fc46:	6838      	ldr	r0, [r7, #0]
 800fc48:	f7f1 f928 	bl	8000e9c <__aeabi_fdiv>
 800fc4c:	4603      	mov	r3, r0
 800fc4e:	617b      	str	r3, [r7, #20]
	float wh = sqrt(Fm/kf);
 800fc50:	69f9      	ldr	r1, [r7, #28]
 800fc52:	6978      	ldr	r0, [r7, #20]
 800fc54:	f7f1 f922 	bl	8000e9c <__aeabi_fdiv>
 800fc58:	4603      	mov	r3, r0
 800fc5a:	4618      	mov	r0, r3
 800fc5c:	f7f2 f8d0 	bl	8001e00 <_ZSt4sqrtf>
 800fc60:	6138      	str	r0, [r7, #16]

	unsigned int thr = (wh - 0) * (2000 - 1000) / (max_rpm - 0) + 1000;
 800fc62:	490e      	ldr	r1, [pc, #56]	; (800fc9c <_ZN3PID5F2thrEf+0x6c>)
 800fc64:	6938      	ldr	r0, [r7, #16]
 800fc66:	f7f1 f865 	bl	8000d34 <__aeabi_fmul>
 800fc6a:	4603      	mov	r3, r0
 800fc6c:	69b9      	ldr	r1, [r7, #24]
 800fc6e:	4618      	mov	r0, r3
 800fc70:	f7f1 f914 	bl	8000e9c <__aeabi_fdiv>
 800fc74:	4603      	mov	r3, r0
 800fc76:	4909      	ldr	r1, [pc, #36]	; (800fc9c <_ZN3PID5F2thrEf+0x6c>)
 800fc78:	4618      	mov	r0, r3
 800fc7a:	f7f0 ff53 	bl	8000b24 <__addsf3>
 800fc7e:	4603      	mov	r3, r0
 800fc80:	4618      	mov	r0, r3
 800fc82:	f7f1 fa59 	bl	8001138 <__aeabi_f2uiz>
 800fc86:	4603      	mov	r3, r0
 800fc88:	60fb      	str	r3, [r7, #12]
	return thr;
 800fc8a:	68fb      	ldr	r3, [r7, #12]
}
 800fc8c:	4618      	mov	r0, r3
 800fc8e:	3720      	adds	r7, #32
 800fc90:	46bd      	mov	sp, r7
 800fc92:	bd80      	pop	{r7, pc}
 800fc94:	3359f513 	.word	0x3359f513
 800fc98:	46896e00 	.word	0x46896e00
 800fc9c:	447a0000 	.word	0x447a0000

0800fca0 <_ZN3PIDD1Ev>:

PID::~PID() {};
 800fca0:	b580      	push	{r7, lr}
 800fca2:	b082      	sub	sp, #8
 800fca4:	af00      	add	r7, sp, #0
 800fca6:	6078      	str	r0, [r7, #4]
 800fca8:	687b      	ldr	r3, [r7, #4]
 800fcaa:	3338      	adds	r3, #56	; 0x38
 800fcac:	4618      	mov	r0, r3
 800fcae:	f000 f876 	bl	800fd9e <_ZN3lpfD1Ev>
 800fcb2:	687b      	ldr	r3, [r7, #4]
 800fcb4:	4618      	mov	r0, r3
 800fcb6:	3708      	adds	r7, #8
 800fcb8:	46bd      	mov	sp, r7
 800fcba:	bd80      	pop	{r7, pc}

0800fcbc <_ZN3lpfC1Eddd>:
#include "lpf.hpp"

lpf::lpf(double a, double b, double c)  {
 800fcbc:	b480      	push	{r7}
 800fcbe:	b085      	sub	sp, #20
 800fcc0:	af00      	add	r7, sp, #0
 800fcc2:	60f8      	str	r0, [r7, #12]
 800fcc4:	e9c7 2300 	strd	r2, r3, [r7]
	a_f = a;
 800fcc8:	68f9      	ldr	r1, [r7, #12]
 800fcca:	e9d7 2300 	ldrd	r2, r3, [r7]
 800fcce:	e9c1 2302 	strd	r2, r3, [r1, #8]
	b_f = b;
 800fcd2:	68f9      	ldr	r1, [r7, #12]
 800fcd4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800fcd8:	e9c1 2304 	strd	r2, r3, [r1, #16]
	c_f = c;
 800fcdc:	68f9      	ldr	r1, [r7, #12]
 800fcde:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800fce2:	e9c1 2306 	strd	r2, r3, [r1, #24]
}
 800fce6:	68fb      	ldr	r3, [r7, #12]
 800fce8:	4618      	mov	r0, r3
 800fcea:	3714      	adds	r7, #20
 800fcec:	46bd      	mov	sp, r7
 800fcee:	bc80      	pop	{r7}
 800fcf0:	4770      	bx	lr

0800fcf2 <_ZN3lpf3RunEf>:


float lpf::Run(float x) {
 800fcf2:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800fcf6:	b084      	sub	sp, #16
 800fcf8:	af00      	add	r7, sp, #0
 800fcfa:	6078      	str	r0, [r7, #4]
 800fcfc:	6039      	str	r1, [r7, #0]


	//float y = 0.8544*y_ + 0.07282 * x + 0.07282 * x_;
	float y = a_f*y_ + b_f * x + c_f * x_;
 800fcfe:	687b      	ldr	r3, [r7, #4]
 800fd00:	e9d3 4502 	ldrd	r4, r5, [r3, #8]
 800fd04:	687b      	ldr	r3, [r7, #4]
 800fd06:	685b      	ldr	r3, [r3, #4]
 800fd08:	4618      	mov	r0, r3
 800fd0a:	f7f0 fb85 	bl	8000418 <__aeabi_f2d>
 800fd0e:	4602      	mov	r2, r0
 800fd10:	460b      	mov	r3, r1
 800fd12:	4620      	mov	r0, r4
 800fd14:	4629      	mov	r1, r5
 800fd16:	f7f0 fbd7 	bl	80004c8 <__aeabi_dmul>
 800fd1a:	4602      	mov	r2, r0
 800fd1c:	460b      	mov	r3, r1
 800fd1e:	4690      	mov	r8, r2
 800fd20:	4699      	mov	r9, r3
 800fd22:	687b      	ldr	r3, [r7, #4]
 800fd24:	e9d3 4504 	ldrd	r4, r5, [r3, #16]
 800fd28:	6838      	ldr	r0, [r7, #0]
 800fd2a:	f7f0 fb75 	bl	8000418 <__aeabi_f2d>
 800fd2e:	4602      	mov	r2, r0
 800fd30:	460b      	mov	r3, r1
 800fd32:	4620      	mov	r0, r4
 800fd34:	4629      	mov	r1, r5
 800fd36:	f7f0 fbc7 	bl	80004c8 <__aeabi_dmul>
 800fd3a:	4602      	mov	r2, r0
 800fd3c:	460b      	mov	r3, r1
 800fd3e:	4640      	mov	r0, r8
 800fd40:	4649      	mov	r1, r9
 800fd42:	f7f0 fa0b 	bl	800015c <__adddf3>
 800fd46:	4602      	mov	r2, r0
 800fd48:	460b      	mov	r3, r1
 800fd4a:	4690      	mov	r8, r2
 800fd4c:	4699      	mov	r9, r3
 800fd4e:	687b      	ldr	r3, [r7, #4]
 800fd50:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 800fd54:	687b      	ldr	r3, [r7, #4]
 800fd56:	681b      	ldr	r3, [r3, #0]
 800fd58:	4618      	mov	r0, r3
 800fd5a:	f7f0 fb5d 	bl	8000418 <__aeabi_f2d>
 800fd5e:	4602      	mov	r2, r0
 800fd60:	460b      	mov	r3, r1
 800fd62:	4620      	mov	r0, r4
 800fd64:	4629      	mov	r1, r5
 800fd66:	f7f0 fbaf 	bl	80004c8 <__aeabi_dmul>
 800fd6a:	4602      	mov	r2, r0
 800fd6c:	460b      	mov	r3, r1
 800fd6e:	4640      	mov	r0, r8
 800fd70:	4649      	mov	r1, r9
 800fd72:	f7f0 f9f3 	bl	800015c <__adddf3>
 800fd76:	4602      	mov	r2, r0
 800fd78:	460b      	mov	r3, r1
 800fd7a:	4610      	mov	r0, r2
 800fd7c:	4619      	mov	r1, r3
 800fd7e:	f7f0 fe7b 	bl	8000a78 <__aeabi_d2f>
 800fd82:	4603      	mov	r3, r0
 800fd84:	60fb      	str	r3, [r7, #12]
	x_ = x;
 800fd86:	687b      	ldr	r3, [r7, #4]
 800fd88:	683a      	ldr	r2, [r7, #0]
 800fd8a:	601a      	str	r2, [r3, #0]
	y_ = y;
 800fd8c:	687b      	ldr	r3, [r7, #4]
 800fd8e:	68fa      	ldr	r2, [r7, #12]
 800fd90:	605a      	str	r2, [r3, #4]
	return y;
 800fd92:	68fb      	ldr	r3, [r7, #12]

}
 800fd94:	4618      	mov	r0, r3
 800fd96:	3710      	adds	r7, #16
 800fd98:	46bd      	mov	sp, r7
 800fd9a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

0800fd9e <_ZN3lpfD1Ev>:

lpf::~lpf() {}
 800fd9e:	b480      	push	{r7}
 800fda0:	b083      	sub	sp, #12
 800fda2:	af00      	add	r7, sp, #0
 800fda4:	6078      	str	r0, [r7, #4]
 800fda6:	687b      	ldr	r3, [r7, #4]
 800fda8:	4618      	mov	r0, r3
 800fdaa:	370c      	adds	r7, #12
 800fdac:	46bd      	mov	sp, r7
 800fdae:	bc80      	pop	{r7}
 800fdb0:	4770      	bx	lr
	...

0800fdb4 <atanf>:
 800fdb4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fdb8:	f020 4500 	bic.w	r5, r0, #2147483648	; 0x80000000
 800fdbc:	f1b5 4fa1 	cmp.w	r5, #1350565888	; 0x50800000
 800fdc0:	4604      	mov	r4, r0
 800fdc2:	4680      	mov	r8, r0
 800fdc4:	db0e      	blt.n	800fde4 <atanf+0x30>
 800fdc6:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 800fdca:	dd04      	ble.n	800fdd6 <atanf+0x22>
 800fdcc:	4601      	mov	r1, r0
 800fdce:	f7f0 fea9 	bl	8000b24 <__addsf3>
 800fdd2:	4604      	mov	r4, r0
 800fdd4:	e003      	b.n	800fdde <atanf+0x2a>
 800fdd6:	2800      	cmp	r0, #0
 800fdd8:	f300 80ce 	bgt.w	800ff78 <atanf+0x1c4>
 800fddc:	4c67      	ldr	r4, [pc, #412]	; (800ff7c <atanf+0x1c8>)
 800fdde:	4620      	mov	r0, r4
 800fde0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fde4:	4b66      	ldr	r3, [pc, #408]	; (800ff80 <atanf+0x1cc>)
 800fde6:	429d      	cmp	r5, r3
 800fde8:	dc0e      	bgt.n	800fe08 <atanf+0x54>
 800fdea:	f1b5 5f44 	cmp.w	r5, #822083584	; 0x31000000
 800fdee:	da08      	bge.n	800fe02 <atanf+0x4e>
 800fdf0:	4964      	ldr	r1, [pc, #400]	; (800ff84 <atanf+0x1d0>)
 800fdf2:	f7f0 fe97 	bl	8000b24 <__addsf3>
 800fdf6:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800fdfa:	f7f1 f957 	bl	80010ac <__aeabi_fcmpgt>
 800fdfe:	2800      	cmp	r0, #0
 800fe00:	d1ed      	bne.n	800fdde <atanf+0x2a>
 800fe02:	f04f 36ff 	mov.w	r6, #4294967295
 800fe06:	e01c      	b.n	800fe42 <atanf+0x8e>
 800fe08:	f000 f914 	bl	8010034 <fabsf>
 800fe0c:	4b5e      	ldr	r3, [pc, #376]	; (800ff88 <atanf+0x1d4>)
 800fe0e:	4604      	mov	r4, r0
 800fe10:	429d      	cmp	r5, r3
 800fe12:	dc7c      	bgt.n	800ff0e <atanf+0x15a>
 800fe14:	f5a3 03d0 	sub.w	r3, r3, #6815744	; 0x680000
 800fe18:	429d      	cmp	r5, r3
 800fe1a:	dc67      	bgt.n	800feec <atanf+0x138>
 800fe1c:	4601      	mov	r1, r0
 800fe1e:	f7f0 fe81 	bl	8000b24 <__addsf3>
 800fe22:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800fe26:	f7f0 fe7b 	bl	8000b20 <__aeabi_fsub>
 800fe2a:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800fe2e:	4605      	mov	r5, r0
 800fe30:	4620      	mov	r0, r4
 800fe32:	f7f0 fe77 	bl	8000b24 <__addsf3>
 800fe36:	4601      	mov	r1, r0
 800fe38:	4628      	mov	r0, r5
 800fe3a:	f7f1 f82f 	bl	8000e9c <__aeabi_fdiv>
 800fe3e:	2600      	movs	r6, #0
 800fe40:	4604      	mov	r4, r0
 800fe42:	4621      	mov	r1, r4
 800fe44:	4620      	mov	r0, r4
 800fe46:	f7f0 ff75 	bl	8000d34 <__aeabi_fmul>
 800fe4a:	4601      	mov	r1, r0
 800fe4c:	4607      	mov	r7, r0
 800fe4e:	f7f0 ff71 	bl	8000d34 <__aeabi_fmul>
 800fe52:	4605      	mov	r5, r0
 800fe54:	494d      	ldr	r1, [pc, #308]	; (800ff8c <atanf+0x1d8>)
 800fe56:	f7f0 ff6d 	bl	8000d34 <__aeabi_fmul>
 800fe5a:	494d      	ldr	r1, [pc, #308]	; (800ff90 <atanf+0x1dc>)
 800fe5c:	f7f0 fe62 	bl	8000b24 <__addsf3>
 800fe60:	4629      	mov	r1, r5
 800fe62:	f7f0 ff67 	bl	8000d34 <__aeabi_fmul>
 800fe66:	494b      	ldr	r1, [pc, #300]	; (800ff94 <atanf+0x1e0>)
 800fe68:	f7f0 fe5c 	bl	8000b24 <__addsf3>
 800fe6c:	4629      	mov	r1, r5
 800fe6e:	f7f0 ff61 	bl	8000d34 <__aeabi_fmul>
 800fe72:	4949      	ldr	r1, [pc, #292]	; (800ff98 <atanf+0x1e4>)
 800fe74:	f7f0 fe56 	bl	8000b24 <__addsf3>
 800fe78:	4629      	mov	r1, r5
 800fe7a:	f7f0 ff5b 	bl	8000d34 <__aeabi_fmul>
 800fe7e:	4947      	ldr	r1, [pc, #284]	; (800ff9c <atanf+0x1e8>)
 800fe80:	f7f0 fe50 	bl	8000b24 <__addsf3>
 800fe84:	4629      	mov	r1, r5
 800fe86:	f7f0 ff55 	bl	8000d34 <__aeabi_fmul>
 800fe8a:	4945      	ldr	r1, [pc, #276]	; (800ffa0 <atanf+0x1ec>)
 800fe8c:	f7f0 fe4a 	bl	8000b24 <__addsf3>
 800fe90:	4639      	mov	r1, r7
 800fe92:	f7f0 ff4f 	bl	8000d34 <__aeabi_fmul>
 800fe96:	4943      	ldr	r1, [pc, #268]	; (800ffa4 <atanf+0x1f0>)
 800fe98:	4607      	mov	r7, r0
 800fe9a:	4628      	mov	r0, r5
 800fe9c:	f7f0 ff4a 	bl	8000d34 <__aeabi_fmul>
 800fea0:	4941      	ldr	r1, [pc, #260]	; (800ffa8 <atanf+0x1f4>)
 800fea2:	f7f0 fe3d 	bl	8000b20 <__aeabi_fsub>
 800fea6:	4629      	mov	r1, r5
 800fea8:	f7f0 ff44 	bl	8000d34 <__aeabi_fmul>
 800feac:	493f      	ldr	r1, [pc, #252]	; (800ffac <atanf+0x1f8>)
 800feae:	f7f0 fe37 	bl	8000b20 <__aeabi_fsub>
 800feb2:	4629      	mov	r1, r5
 800feb4:	f7f0 ff3e 	bl	8000d34 <__aeabi_fmul>
 800feb8:	493d      	ldr	r1, [pc, #244]	; (800ffb0 <atanf+0x1fc>)
 800feba:	f7f0 fe31 	bl	8000b20 <__aeabi_fsub>
 800febe:	4629      	mov	r1, r5
 800fec0:	f7f0 ff38 	bl	8000d34 <__aeabi_fmul>
 800fec4:	493b      	ldr	r1, [pc, #236]	; (800ffb4 <atanf+0x200>)
 800fec6:	f7f0 fe2b 	bl	8000b20 <__aeabi_fsub>
 800feca:	4629      	mov	r1, r5
 800fecc:	f7f0 ff32 	bl	8000d34 <__aeabi_fmul>
 800fed0:	4601      	mov	r1, r0
 800fed2:	4638      	mov	r0, r7
 800fed4:	f7f0 fe26 	bl	8000b24 <__addsf3>
 800fed8:	4621      	mov	r1, r4
 800feda:	f7f0 ff2b 	bl	8000d34 <__aeabi_fmul>
 800fede:	1c73      	adds	r3, r6, #1
 800fee0:	4601      	mov	r1, r0
 800fee2:	d133      	bne.n	800ff4c <atanf+0x198>
 800fee4:	4620      	mov	r0, r4
 800fee6:	f7f0 fe1b 	bl	8000b20 <__aeabi_fsub>
 800feea:	e772      	b.n	800fdd2 <atanf+0x1e>
 800feec:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800fef0:	f7f0 fe16 	bl	8000b20 <__aeabi_fsub>
 800fef4:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800fef8:	4605      	mov	r5, r0
 800fefa:	4620      	mov	r0, r4
 800fefc:	f7f0 fe12 	bl	8000b24 <__addsf3>
 800ff00:	4601      	mov	r1, r0
 800ff02:	4628      	mov	r0, r5
 800ff04:	f7f0 ffca 	bl	8000e9c <__aeabi_fdiv>
 800ff08:	2601      	movs	r6, #1
 800ff0a:	4604      	mov	r4, r0
 800ff0c:	e799      	b.n	800fe42 <atanf+0x8e>
 800ff0e:	4b2a      	ldr	r3, [pc, #168]	; (800ffb8 <atanf+0x204>)
 800ff10:	429d      	cmp	r5, r3
 800ff12:	dc14      	bgt.n	800ff3e <atanf+0x18a>
 800ff14:	f04f 517f 	mov.w	r1, #1069547520	; 0x3fc00000
 800ff18:	f7f0 fe02 	bl	8000b20 <__aeabi_fsub>
 800ff1c:	f04f 517f 	mov.w	r1, #1069547520	; 0x3fc00000
 800ff20:	4605      	mov	r5, r0
 800ff22:	4620      	mov	r0, r4
 800ff24:	f7f0 ff06 	bl	8000d34 <__aeabi_fmul>
 800ff28:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800ff2c:	f7f0 fdfa 	bl	8000b24 <__addsf3>
 800ff30:	4601      	mov	r1, r0
 800ff32:	4628      	mov	r0, r5
 800ff34:	f7f0 ffb2 	bl	8000e9c <__aeabi_fdiv>
 800ff38:	2602      	movs	r6, #2
 800ff3a:	4604      	mov	r4, r0
 800ff3c:	e781      	b.n	800fe42 <atanf+0x8e>
 800ff3e:	4601      	mov	r1, r0
 800ff40:	481e      	ldr	r0, [pc, #120]	; (800ffbc <atanf+0x208>)
 800ff42:	f7f0 ffab 	bl	8000e9c <__aeabi_fdiv>
 800ff46:	2603      	movs	r6, #3
 800ff48:	4604      	mov	r4, r0
 800ff4a:	e77a      	b.n	800fe42 <atanf+0x8e>
 800ff4c:	4b1c      	ldr	r3, [pc, #112]	; (800ffc0 <atanf+0x20c>)
 800ff4e:	f853 1026 	ldr.w	r1, [r3, r6, lsl #2]
 800ff52:	f7f0 fde5 	bl	8000b20 <__aeabi_fsub>
 800ff56:	4621      	mov	r1, r4
 800ff58:	f7f0 fde2 	bl	8000b20 <__aeabi_fsub>
 800ff5c:	4b19      	ldr	r3, [pc, #100]	; (800ffc4 <atanf+0x210>)
 800ff5e:	4601      	mov	r1, r0
 800ff60:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800ff64:	f7f0 fddc 	bl	8000b20 <__aeabi_fsub>
 800ff68:	f1b8 0f00 	cmp.w	r8, #0
 800ff6c:	4604      	mov	r4, r0
 800ff6e:	f6bf af36 	bge.w	800fdde <atanf+0x2a>
 800ff72:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 800ff76:	e72c      	b.n	800fdd2 <atanf+0x1e>
 800ff78:	4c13      	ldr	r4, [pc, #76]	; (800ffc8 <atanf+0x214>)
 800ff7a:	e730      	b.n	800fdde <atanf+0x2a>
 800ff7c:	bfc90fdb 	.word	0xbfc90fdb
 800ff80:	3edfffff 	.word	0x3edfffff
 800ff84:	7149f2ca 	.word	0x7149f2ca
 800ff88:	3f97ffff 	.word	0x3f97ffff
 800ff8c:	3c8569d7 	.word	0x3c8569d7
 800ff90:	3d4bda59 	.word	0x3d4bda59
 800ff94:	3d886b35 	.word	0x3d886b35
 800ff98:	3dba2e6e 	.word	0x3dba2e6e
 800ff9c:	3e124925 	.word	0x3e124925
 800ffa0:	3eaaaaab 	.word	0x3eaaaaab
 800ffa4:	bd15a221 	.word	0xbd15a221
 800ffa8:	3d6ef16b 	.word	0x3d6ef16b
 800ffac:	3d9d8795 	.word	0x3d9d8795
 800ffb0:	3de38e38 	.word	0x3de38e38
 800ffb4:	3e4ccccd 	.word	0x3e4ccccd
 800ffb8:	401bffff 	.word	0x401bffff
 800ffbc:	bf800000 	.word	0xbf800000
 800ffc0:	08012144 	.word	0x08012144
 800ffc4:	08012134 	.word	0x08012134
 800ffc8:	3fc90fdb 	.word	0x3fc90fdb

0800ffcc <cosf>:
 800ffcc:	b507      	push	{r0, r1, r2, lr}
 800ffce:	4a18      	ldr	r2, [pc, #96]	; (8010030 <cosf+0x64>)
 800ffd0:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 800ffd4:	4293      	cmp	r3, r2
 800ffd6:	4601      	mov	r1, r0
 800ffd8:	dc03      	bgt.n	800ffe2 <cosf+0x16>
 800ffda:	2100      	movs	r1, #0
 800ffdc:	f001 fac4 	bl	8011568 <__kernel_cosf>
 800ffe0:	e004      	b.n	800ffec <cosf+0x20>
 800ffe2:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800ffe6:	db04      	blt.n	800fff2 <cosf+0x26>
 800ffe8:	f7f0 fd9a 	bl	8000b20 <__aeabi_fsub>
 800ffec:	b003      	add	sp, #12
 800ffee:	f85d fb04 	ldr.w	pc, [sp], #4
 800fff2:	4669      	mov	r1, sp
 800fff4:	f001 f908 	bl	8011208 <__ieee754_rem_pio2f>
 800fff8:	f000 0203 	and.w	r2, r0, #3
 800fffc:	2a01      	cmp	r2, #1
 800fffe:	d005      	beq.n	801000c <cosf+0x40>
 8010000:	2a02      	cmp	r2, #2
 8010002:	d00a      	beq.n	801001a <cosf+0x4e>
 8010004:	b972      	cbnz	r2, 8010024 <cosf+0x58>
 8010006:	9901      	ldr	r1, [sp, #4]
 8010008:	9800      	ldr	r0, [sp, #0]
 801000a:	e7e7      	b.n	800ffdc <cosf+0x10>
 801000c:	9901      	ldr	r1, [sp, #4]
 801000e:	9800      	ldr	r0, [sp, #0]
 8010010:	f001 fde0 	bl	8011bd4 <__kernel_sinf>
 8010014:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8010018:	e7e8      	b.n	800ffec <cosf+0x20>
 801001a:	9901      	ldr	r1, [sp, #4]
 801001c:	9800      	ldr	r0, [sp, #0]
 801001e:	f001 faa3 	bl	8011568 <__kernel_cosf>
 8010022:	e7f7      	b.n	8010014 <cosf+0x48>
 8010024:	2201      	movs	r2, #1
 8010026:	9901      	ldr	r1, [sp, #4]
 8010028:	9800      	ldr	r0, [sp, #0]
 801002a:	f001 fdd3 	bl	8011bd4 <__kernel_sinf>
 801002e:	e7dd      	b.n	800ffec <cosf+0x20>
 8010030:	3f490fd8 	.word	0x3f490fd8

08010034 <fabsf>:
 8010034:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8010038:	4770      	bx	lr
	...

0801003c <sinf>:
 801003c:	b507      	push	{r0, r1, r2, lr}
 801003e:	4a19      	ldr	r2, [pc, #100]	; (80100a4 <sinf+0x68>)
 8010040:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 8010044:	4293      	cmp	r3, r2
 8010046:	4601      	mov	r1, r0
 8010048:	dc04      	bgt.n	8010054 <sinf+0x18>
 801004a:	2200      	movs	r2, #0
 801004c:	2100      	movs	r1, #0
 801004e:	f001 fdc1 	bl	8011bd4 <__kernel_sinf>
 8010052:	e004      	b.n	801005e <sinf+0x22>
 8010054:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8010058:	db04      	blt.n	8010064 <sinf+0x28>
 801005a:	f7f0 fd61 	bl	8000b20 <__aeabi_fsub>
 801005e:	b003      	add	sp, #12
 8010060:	f85d fb04 	ldr.w	pc, [sp], #4
 8010064:	4669      	mov	r1, sp
 8010066:	f001 f8cf 	bl	8011208 <__ieee754_rem_pio2f>
 801006a:	f000 0003 	and.w	r0, r0, #3
 801006e:	2801      	cmp	r0, #1
 8010070:	d006      	beq.n	8010080 <sinf+0x44>
 8010072:	2802      	cmp	r0, #2
 8010074:	d009      	beq.n	801008a <sinf+0x4e>
 8010076:	b980      	cbnz	r0, 801009a <sinf+0x5e>
 8010078:	2201      	movs	r2, #1
 801007a:	9901      	ldr	r1, [sp, #4]
 801007c:	9800      	ldr	r0, [sp, #0]
 801007e:	e7e6      	b.n	801004e <sinf+0x12>
 8010080:	9901      	ldr	r1, [sp, #4]
 8010082:	9800      	ldr	r0, [sp, #0]
 8010084:	f001 fa70 	bl	8011568 <__kernel_cosf>
 8010088:	e7e9      	b.n	801005e <sinf+0x22>
 801008a:	2201      	movs	r2, #1
 801008c:	9901      	ldr	r1, [sp, #4]
 801008e:	9800      	ldr	r0, [sp, #0]
 8010090:	f001 fda0 	bl	8011bd4 <__kernel_sinf>
 8010094:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8010098:	e7e1      	b.n	801005e <sinf+0x22>
 801009a:	9901      	ldr	r1, [sp, #4]
 801009c:	9800      	ldr	r0, [sp, #0]
 801009e:	f001 fa63 	bl	8011568 <__kernel_cosf>
 80100a2:	e7f7      	b.n	8010094 <sinf+0x58>
 80100a4:	3f490fd8 	.word	0x3f490fd8

080100a8 <pow>:
 80100a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80100ac:	461f      	mov	r7, r3
 80100ae:	4680      	mov	r8, r0
 80100b0:	4689      	mov	r9, r1
 80100b2:	4616      	mov	r6, r2
 80100b4:	f000 f91c 	bl	80102f0 <__ieee754_pow>
 80100b8:	4b4d      	ldr	r3, [pc, #308]	; (80101f0 <pow+0x148>)
 80100ba:	4604      	mov	r4, r0
 80100bc:	f993 3000 	ldrsb.w	r3, [r3]
 80100c0:	460d      	mov	r5, r1
 80100c2:	3301      	adds	r3, #1
 80100c4:	d015      	beq.n	80100f2 <pow+0x4a>
 80100c6:	4632      	mov	r2, r6
 80100c8:	463b      	mov	r3, r7
 80100ca:	4630      	mov	r0, r6
 80100cc:	4639      	mov	r1, r7
 80100ce:	f7f0 fc95 	bl	80009fc <__aeabi_dcmpun>
 80100d2:	b970      	cbnz	r0, 80100f2 <pow+0x4a>
 80100d4:	4642      	mov	r2, r8
 80100d6:	464b      	mov	r3, r9
 80100d8:	4640      	mov	r0, r8
 80100da:	4649      	mov	r1, r9
 80100dc:	f7f0 fc8e 	bl	80009fc <__aeabi_dcmpun>
 80100e0:	2200      	movs	r2, #0
 80100e2:	2300      	movs	r3, #0
 80100e4:	b148      	cbz	r0, 80100fa <pow+0x52>
 80100e6:	4630      	mov	r0, r6
 80100e8:	4639      	mov	r1, r7
 80100ea:	f7f0 fc55 	bl	8000998 <__aeabi_dcmpeq>
 80100ee:	2800      	cmp	r0, #0
 80100f0:	d17b      	bne.n	80101ea <pow+0x142>
 80100f2:	4620      	mov	r0, r4
 80100f4:	4629      	mov	r1, r5
 80100f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80100fa:	4640      	mov	r0, r8
 80100fc:	4649      	mov	r1, r9
 80100fe:	f7f0 fc4b 	bl	8000998 <__aeabi_dcmpeq>
 8010102:	b1e0      	cbz	r0, 801013e <pow+0x96>
 8010104:	2200      	movs	r2, #0
 8010106:	2300      	movs	r3, #0
 8010108:	4630      	mov	r0, r6
 801010a:	4639      	mov	r1, r7
 801010c:	f7f0 fc44 	bl	8000998 <__aeabi_dcmpeq>
 8010110:	2800      	cmp	r0, #0
 8010112:	d16a      	bne.n	80101ea <pow+0x142>
 8010114:	4630      	mov	r0, r6
 8010116:	4639      	mov	r1, r7
 8010118:	f001 fdd5 	bl	8011cc6 <finite>
 801011c:	2800      	cmp	r0, #0
 801011e:	d0e8      	beq.n	80100f2 <pow+0x4a>
 8010120:	2200      	movs	r2, #0
 8010122:	2300      	movs	r3, #0
 8010124:	4630      	mov	r0, r6
 8010126:	4639      	mov	r1, r7
 8010128:	f7f0 fc40 	bl	80009ac <__aeabi_dcmplt>
 801012c:	2800      	cmp	r0, #0
 801012e:	d0e0      	beq.n	80100f2 <pow+0x4a>
 8010130:	f001 ff7a 	bl	8012028 <__errno>
 8010134:	2321      	movs	r3, #33	; 0x21
 8010136:	2400      	movs	r4, #0
 8010138:	6003      	str	r3, [r0, #0]
 801013a:	4d2e      	ldr	r5, [pc, #184]	; (80101f4 <pow+0x14c>)
 801013c:	e7d9      	b.n	80100f2 <pow+0x4a>
 801013e:	4620      	mov	r0, r4
 8010140:	4629      	mov	r1, r5
 8010142:	f001 fdc0 	bl	8011cc6 <finite>
 8010146:	bba8      	cbnz	r0, 80101b4 <pow+0x10c>
 8010148:	4640      	mov	r0, r8
 801014a:	4649      	mov	r1, r9
 801014c:	f001 fdbb 	bl	8011cc6 <finite>
 8010150:	b380      	cbz	r0, 80101b4 <pow+0x10c>
 8010152:	4630      	mov	r0, r6
 8010154:	4639      	mov	r1, r7
 8010156:	f001 fdb6 	bl	8011cc6 <finite>
 801015a:	b358      	cbz	r0, 80101b4 <pow+0x10c>
 801015c:	4622      	mov	r2, r4
 801015e:	462b      	mov	r3, r5
 8010160:	4620      	mov	r0, r4
 8010162:	4629      	mov	r1, r5
 8010164:	f7f0 fc4a 	bl	80009fc <__aeabi_dcmpun>
 8010168:	b160      	cbz	r0, 8010184 <pow+0xdc>
 801016a:	f001 ff5d 	bl	8012028 <__errno>
 801016e:	2321      	movs	r3, #33	; 0x21
 8010170:	2200      	movs	r2, #0
 8010172:	6003      	str	r3, [r0, #0]
 8010174:	2300      	movs	r3, #0
 8010176:	4610      	mov	r0, r2
 8010178:	4619      	mov	r1, r3
 801017a:	f7f0 facf 	bl	800071c <__aeabi_ddiv>
 801017e:	4604      	mov	r4, r0
 8010180:	460d      	mov	r5, r1
 8010182:	e7b6      	b.n	80100f2 <pow+0x4a>
 8010184:	f001 ff50 	bl	8012028 <__errno>
 8010188:	2322      	movs	r3, #34	; 0x22
 801018a:	2200      	movs	r2, #0
 801018c:	6003      	str	r3, [r0, #0]
 801018e:	4649      	mov	r1, r9
 8010190:	2300      	movs	r3, #0
 8010192:	4640      	mov	r0, r8
 8010194:	f7f0 fc0a 	bl	80009ac <__aeabi_dcmplt>
 8010198:	2400      	movs	r4, #0
 801019a:	b148      	cbz	r0, 80101b0 <pow+0x108>
 801019c:	4630      	mov	r0, r6
 801019e:	4639      	mov	r1, r7
 80101a0:	f001 fd9e 	bl	8011ce0 <rint>
 80101a4:	4632      	mov	r2, r6
 80101a6:	463b      	mov	r3, r7
 80101a8:	f7f0 fbf6 	bl	8000998 <__aeabi_dcmpeq>
 80101ac:	2800      	cmp	r0, #0
 80101ae:	d0c4      	beq.n	801013a <pow+0x92>
 80101b0:	4d11      	ldr	r5, [pc, #68]	; (80101f8 <pow+0x150>)
 80101b2:	e79e      	b.n	80100f2 <pow+0x4a>
 80101b4:	2200      	movs	r2, #0
 80101b6:	2300      	movs	r3, #0
 80101b8:	4620      	mov	r0, r4
 80101ba:	4629      	mov	r1, r5
 80101bc:	f7f0 fbec 	bl	8000998 <__aeabi_dcmpeq>
 80101c0:	2800      	cmp	r0, #0
 80101c2:	d096      	beq.n	80100f2 <pow+0x4a>
 80101c4:	4640      	mov	r0, r8
 80101c6:	4649      	mov	r1, r9
 80101c8:	f001 fd7d 	bl	8011cc6 <finite>
 80101cc:	2800      	cmp	r0, #0
 80101ce:	d090      	beq.n	80100f2 <pow+0x4a>
 80101d0:	4630      	mov	r0, r6
 80101d2:	4639      	mov	r1, r7
 80101d4:	f001 fd77 	bl	8011cc6 <finite>
 80101d8:	2800      	cmp	r0, #0
 80101da:	d08a      	beq.n	80100f2 <pow+0x4a>
 80101dc:	f001 ff24 	bl	8012028 <__errno>
 80101e0:	2322      	movs	r3, #34	; 0x22
 80101e2:	2400      	movs	r4, #0
 80101e4:	2500      	movs	r5, #0
 80101e6:	6003      	str	r3, [r0, #0]
 80101e8:	e783      	b.n	80100f2 <pow+0x4a>
 80101ea:	2400      	movs	r4, #0
 80101ec:	4d03      	ldr	r5, [pc, #12]	; (80101fc <pow+0x154>)
 80101ee:	e780      	b.n	80100f2 <pow+0x4a>
 80101f0:	2000000d 	.word	0x2000000d
 80101f4:	fff00000 	.word	0xfff00000
 80101f8:	7ff00000 	.word	0x7ff00000
 80101fc:	3ff00000 	.word	0x3ff00000

08010200 <sqrt>:
 8010200:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010202:	4606      	mov	r6, r0
 8010204:	460f      	mov	r7, r1
 8010206:	f000 fd89 	bl	8010d1c <__ieee754_sqrt>
 801020a:	4b12      	ldr	r3, [pc, #72]	; (8010254 <sqrt+0x54>)
 801020c:	4604      	mov	r4, r0
 801020e:	f993 3000 	ldrsb.w	r3, [r3]
 8010212:	460d      	mov	r5, r1
 8010214:	3301      	adds	r3, #1
 8010216:	d019      	beq.n	801024c <sqrt+0x4c>
 8010218:	4632      	mov	r2, r6
 801021a:	463b      	mov	r3, r7
 801021c:	4630      	mov	r0, r6
 801021e:	4639      	mov	r1, r7
 8010220:	f7f0 fbec 	bl	80009fc <__aeabi_dcmpun>
 8010224:	b990      	cbnz	r0, 801024c <sqrt+0x4c>
 8010226:	2200      	movs	r2, #0
 8010228:	2300      	movs	r3, #0
 801022a:	4630      	mov	r0, r6
 801022c:	4639      	mov	r1, r7
 801022e:	f7f0 fbbd 	bl	80009ac <__aeabi_dcmplt>
 8010232:	b158      	cbz	r0, 801024c <sqrt+0x4c>
 8010234:	f001 fef8 	bl	8012028 <__errno>
 8010238:	2321      	movs	r3, #33	; 0x21
 801023a:	2200      	movs	r2, #0
 801023c:	6003      	str	r3, [r0, #0]
 801023e:	2300      	movs	r3, #0
 8010240:	4610      	mov	r0, r2
 8010242:	4619      	mov	r1, r3
 8010244:	f7f0 fa6a 	bl	800071c <__aeabi_ddiv>
 8010248:	4604      	mov	r4, r0
 801024a:	460d      	mov	r5, r1
 801024c:	4620      	mov	r0, r4
 801024e:	4629      	mov	r1, r5
 8010250:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010252:	bf00      	nop
 8010254:	2000000d 	.word	0x2000000d

08010258 <asinf>:
 8010258:	b538      	push	{r3, r4, r5, lr}
 801025a:	4604      	mov	r4, r0
 801025c:	f000 fe0a 	bl	8010e74 <__ieee754_asinf>
 8010260:	4b0e      	ldr	r3, [pc, #56]	; (801029c <asinf+0x44>)
 8010262:	4605      	mov	r5, r0
 8010264:	f993 3000 	ldrsb.w	r3, [r3]
 8010268:	3301      	adds	r3, #1
 801026a:	d015      	beq.n	8010298 <asinf+0x40>
 801026c:	4621      	mov	r1, r4
 801026e:	4620      	mov	r0, r4
 8010270:	f7f0 ff26 	bl	80010c0 <__aeabi_fcmpun>
 8010274:	b980      	cbnz	r0, 8010298 <asinf+0x40>
 8010276:	4620      	mov	r0, r4
 8010278:	f7ff fedc 	bl	8010034 <fabsf>
 801027c:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8010280:	f7f0 ff14 	bl	80010ac <__aeabi_fcmpgt>
 8010284:	b140      	cbz	r0, 8010298 <asinf+0x40>
 8010286:	f001 fecf 	bl	8012028 <__errno>
 801028a:	2321      	movs	r3, #33	; 0x21
 801028c:	6003      	str	r3, [r0, #0]
 801028e:	4804      	ldr	r0, [pc, #16]	; (80102a0 <asinf+0x48>)
 8010290:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010294:	f001 be78 	b.w	8011f88 <nanf>
 8010298:	4628      	mov	r0, r5
 801029a:	bd38      	pop	{r3, r4, r5, pc}
 801029c:	2000000d 	.word	0x2000000d
 80102a0:	08012154 	.word	0x08012154

080102a4 <atan2f>:
 80102a4:	f000 bf2a 	b.w	80110fc <__ieee754_atan2f>

080102a8 <sqrtf>:
 80102a8:	b538      	push	{r3, r4, r5, lr}
 80102aa:	4605      	mov	r5, r0
 80102ac:	f001 f90a 	bl	80114c4 <__ieee754_sqrtf>
 80102b0:	4b0d      	ldr	r3, [pc, #52]	; (80102e8 <sqrtf+0x40>)
 80102b2:	4604      	mov	r4, r0
 80102b4:	f993 3000 	ldrsb.w	r3, [r3]
 80102b8:	3301      	adds	r3, #1
 80102ba:	d012      	beq.n	80102e2 <sqrtf+0x3a>
 80102bc:	4629      	mov	r1, r5
 80102be:	4628      	mov	r0, r5
 80102c0:	f7f0 fefe 	bl	80010c0 <__aeabi_fcmpun>
 80102c4:	b968      	cbnz	r0, 80102e2 <sqrtf+0x3a>
 80102c6:	2100      	movs	r1, #0
 80102c8:	4628      	mov	r0, r5
 80102ca:	f7f0 fed1 	bl	8001070 <__aeabi_fcmplt>
 80102ce:	b140      	cbz	r0, 80102e2 <sqrtf+0x3a>
 80102d0:	f001 feaa 	bl	8012028 <__errno>
 80102d4:	2321      	movs	r3, #33	; 0x21
 80102d6:	2100      	movs	r1, #0
 80102d8:	6003      	str	r3, [r0, #0]
 80102da:	4608      	mov	r0, r1
 80102dc:	f7f0 fdde 	bl	8000e9c <__aeabi_fdiv>
 80102e0:	4604      	mov	r4, r0
 80102e2:	4620      	mov	r0, r4
 80102e4:	bd38      	pop	{r3, r4, r5, pc}
 80102e6:	bf00      	nop
 80102e8:	2000000d 	.word	0x2000000d
 80102ec:	00000000 	.word	0x00000000

080102f0 <__ieee754_pow>:
 80102f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80102f4:	b093      	sub	sp, #76	; 0x4c
 80102f6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80102fa:	e9dd 2602 	ldrd	r2, r6, [sp, #8]
 80102fe:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 8010302:	ea55 0302 	orrs.w	r3, r5, r2
 8010306:	4607      	mov	r7, r0
 8010308:	4688      	mov	r8, r1
 801030a:	f000 84bf 	beq.w	8010c8c <__ieee754_pow+0x99c>
 801030e:	4b7e      	ldr	r3, [pc, #504]	; (8010508 <__ieee754_pow+0x218>)
 8010310:	f021 4400 	bic.w	r4, r1, #2147483648	; 0x80000000
 8010314:	429c      	cmp	r4, r3
 8010316:	4689      	mov	r9, r1
 8010318:	4682      	mov	sl, r0
 801031a:	dc09      	bgt.n	8010330 <__ieee754_pow+0x40>
 801031c:	d103      	bne.n	8010326 <__ieee754_pow+0x36>
 801031e:	b978      	cbnz	r0, 8010340 <__ieee754_pow+0x50>
 8010320:	42a5      	cmp	r5, r4
 8010322:	dd02      	ble.n	801032a <__ieee754_pow+0x3a>
 8010324:	e00c      	b.n	8010340 <__ieee754_pow+0x50>
 8010326:	429d      	cmp	r5, r3
 8010328:	dc02      	bgt.n	8010330 <__ieee754_pow+0x40>
 801032a:	429d      	cmp	r5, r3
 801032c:	d10e      	bne.n	801034c <__ieee754_pow+0x5c>
 801032e:	b16a      	cbz	r2, 801034c <__ieee754_pow+0x5c>
 8010330:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8010334:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8010338:	ea54 030a 	orrs.w	r3, r4, sl
 801033c:	f000 84a6 	beq.w	8010c8c <__ieee754_pow+0x99c>
 8010340:	4872      	ldr	r0, [pc, #456]	; (801050c <__ieee754_pow+0x21c>)
 8010342:	b013      	add	sp, #76	; 0x4c
 8010344:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010348:	f001 bcc4 	b.w	8011cd4 <nan>
 801034c:	f1b9 0f00 	cmp.w	r9, #0
 8010350:	da39      	bge.n	80103c6 <__ieee754_pow+0xd6>
 8010352:	4b6f      	ldr	r3, [pc, #444]	; (8010510 <__ieee754_pow+0x220>)
 8010354:	429d      	cmp	r5, r3
 8010356:	dc54      	bgt.n	8010402 <__ieee754_pow+0x112>
 8010358:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 801035c:	429d      	cmp	r5, r3
 801035e:	f340 84a6 	ble.w	8010cae <__ieee754_pow+0x9be>
 8010362:	152b      	asrs	r3, r5, #20
 8010364:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8010368:	2b14      	cmp	r3, #20
 801036a:	dd0f      	ble.n	801038c <__ieee754_pow+0x9c>
 801036c:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8010370:	fa22 f103 	lsr.w	r1, r2, r3
 8010374:	fa01 f303 	lsl.w	r3, r1, r3
 8010378:	4293      	cmp	r3, r2
 801037a:	f040 8498 	bne.w	8010cae <__ieee754_pow+0x9be>
 801037e:	f001 0101 	and.w	r1, r1, #1
 8010382:	f1c1 0302 	rsb	r3, r1, #2
 8010386:	9300      	str	r3, [sp, #0]
 8010388:	b182      	cbz	r2, 80103ac <__ieee754_pow+0xbc>
 801038a:	e05e      	b.n	801044a <__ieee754_pow+0x15a>
 801038c:	2a00      	cmp	r2, #0
 801038e:	d15a      	bne.n	8010446 <__ieee754_pow+0x156>
 8010390:	f1c3 0314 	rsb	r3, r3, #20
 8010394:	fa45 f103 	asr.w	r1, r5, r3
 8010398:	fa01 f303 	lsl.w	r3, r1, r3
 801039c:	42ab      	cmp	r3, r5
 801039e:	f040 8483 	bne.w	8010ca8 <__ieee754_pow+0x9b8>
 80103a2:	f001 0101 	and.w	r1, r1, #1
 80103a6:	f1c1 0302 	rsb	r3, r1, #2
 80103aa:	9300      	str	r3, [sp, #0]
 80103ac:	4b59      	ldr	r3, [pc, #356]	; (8010514 <__ieee754_pow+0x224>)
 80103ae:	429d      	cmp	r5, r3
 80103b0:	d130      	bne.n	8010414 <__ieee754_pow+0x124>
 80103b2:	2e00      	cmp	r6, #0
 80103b4:	f280 8474 	bge.w	8010ca0 <__ieee754_pow+0x9b0>
 80103b8:	463a      	mov	r2, r7
 80103ba:	4643      	mov	r3, r8
 80103bc:	2000      	movs	r0, #0
 80103be:	4955      	ldr	r1, [pc, #340]	; (8010514 <__ieee754_pow+0x224>)
 80103c0:	f7f0 f9ac 	bl	800071c <__aeabi_ddiv>
 80103c4:	e02f      	b.n	8010426 <__ieee754_pow+0x136>
 80103c6:	2300      	movs	r3, #0
 80103c8:	9300      	str	r3, [sp, #0]
 80103ca:	2a00      	cmp	r2, #0
 80103cc:	d13d      	bne.n	801044a <__ieee754_pow+0x15a>
 80103ce:	4b4e      	ldr	r3, [pc, #312]	; (8010508 <__ieee754_pow+0x218>)
 80103d0:	429d      	cmp	r5, r3
 80103d2:	d1eb      	bne.n	80103ac <__ieee754_pow+0xbc>
 80103d4:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 80103d8:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 80103dc:	ea53 030a 	orrs.w	r3, r3, sl
 80103e0:	f000 8454 	beq.w	8010c8c <__ieee754_pow+0x99c>
 80103e4:	4b4c      	ldr	r3, [pc, #304]	; (8010518 <__ieee754_pow+0x228>)
 80103e6:	429c      	cmp	r4, r3
 80103e8:	dd0d      	ble.n	8010406 <__ieee754_pow+0x116>
 80103ea:	2e00      	cmp	r6, #0
 80103ec:	f280 8454 	bge.w	8010c98 <__ieee754_pow+0x9a8>
 80103f0:	f04f 0b00 	mov.w	fp, #0
 80103f4:	f04f 0c00 	mov.w	ip, #0
 80103f8:	4658      	mov	r0, fp
 80103fa:	4661      	mov	r1, ip
 80103fc:	b013      	add	sp, #76	; 0x4c
 80103fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010402:	2302      	movs	r3, #2
 8010404:	e7e0      	b.n	80103c8 <__ieee754_pow+0xd8>
 8010406:	2e00      	cmp	r6, #0
 8010408:	daf2      	bge.n	80103f0 <__ieee754_pow+0x100>
 801040a:	e9dd b302 	ldrd	fp, r3, [sp, #8]
 801040e:	f103 4c00 	add.w	ip, r3, #2147483648	; 0x80000000
 8010412:	e7f1      	b.n	80103f8 <__ieee754_pow+0x108>
 8010414:	f1b6 4f80 	cmp.w	r6, #1073741824	; 0x40000000
 8010418:	d108      	bne.n	801042c <__ieee754_pow+0x13c>
 801041a:	463a      	mov	r2, r7
 801041c:	4643      	mov	r3, r8
 801041e:	4638      	mov	r0, r7
 8010420:	4641      	mov	r1, r8
 8010422:	f7f0 f851 	bl	80004c8 <__aeabi_dmul>
 8010426:	4683      	mov	fp, r0
 8010428:	468c      	mov	ip, r1
 801042a:	e7e5      	b.n	80103f8 <__ieee754_pow+0x108>
 801042c:	4b3b      	ldr	r3, [pc, #236]	; (801051c <__ieee754_pow+0x22c>)
 801042e:	429e      	cmp	r6, r3
 8010430:	d10b      	bne.n	801044a <__ieee754_pow+0x15a>
 8010432:	f1b9 0f00 	cmp.w	r9, #0
 8010436:	db08      	blt.n	801044a <__ieee754_pow+0x15a>
 8010438:	4638      	mov	r0, r7
 801043a:	4641      	mov	r1, r8
 801043c:	b013      	add	sp, #76	; 0x4c
 801043e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010442:	f000 bc6b 	b.w	8010d1c <__ieee754_sqrt>
 8010446:	2300      	movs	r3, #0
 8010448:	9300      	str	r3, [sp, #0]
 801044a:	4638      	mov	r0, r7
 801044c:	4641      	mov	r1, r8
 801044e:	f001 fc37 	bl	8011cc0 <fabs>
 8010452:	4683      	mov	fp, r0
 8010454:	468c      	mov	ip, r1
 8010456:	f1ba 0f00 	cmp.w	sl, #0
 801045a:	d129      	bne.n	80104b0 <__ieee754_pow+0x1c0>
 801045c:	b124      	cbz	r4, 8010468 <__ieee754_pow+0x178>
 801045e:	4b2d      	ldr	r3, [pc, #180]	; (8010514 <__ieee754_pow+0x224>)
 8010460:	f029 4240 	bic.w	r2, r9, #3221225472	; 0xc0000000
 8010464:	429a      	cmp	r2, r3
 8010466:	d123      	bne.n	80104b0 <__ieee754_pow+0x1c0>
 8010468:	2e00      	cmp	r6, #0
 801046a:	da07      	bge.n	801047c <__ieee754_pow+0x18c>
 801046c:	465a      	mov	r2, fp
 801046e:	4663      	mov	r3, ip
 8010470:	2000      	movs	r0, #0
 8010472:	4928      	ldr	r1, [pc, #160]	; (8010514 <__ieee754_pow+0x224>)
 8010474:	f7f0 f952 	bl	800071c <__aeabi_ddiv>
 8010478:	4683      	mov	fp, r0
 801047a:	468c      	mov	ip, r1
 801047c:	f1b9 0f00 	cmp.w	r9, #0
 8010480:	daba      	bge.n	80103f8 <__ieee754_pow+0x108>
 8010482:	9b00      	ldr	r3, [sp, #0]
 8010484:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8010488:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 801048c:	4323      	orrs	r3, r4
 801048e:	d108      	bne.n	80104a2 <__ieee754_pow+0x1b2>
 8010490:	465a      	mov	r2, fp
 8010492:	4663      	mov	r3, ip
 8010494:	4658      	mov	r0, fp
 8010496:	4661      	mov	r1, ip
 8010498:	f7ef fe5e 	bl	8000158 <__aeabi_dsub>
 801049c:	4602      	mov	r2, r0
 801049e:	460b      	mov	r3, r1
 80104a0:	e78e      	b.n	80103c0 <__ieee754_pow+0xd0>
 80104a2:	9b00      	ldr	r3, [sp, #0]
 80104a4:	2b01      	cmp	r3, #1
 80104a6:	d1a7      	bne.n	80103f8 <__ieee754_pow+0x108>
 80104a8:	f10c 4300 	add.w	r3, ip, #2147483648	; 0x80000000
 80104ac:	469c      	mov	ip, r3
 80104ae:	e7a3      	b.n	80103f8 <__ieee754_pow+0x108>
 80104b0:	ea4f 73d9 	mov.w	r3, r9, lsr #31
 80104b4:	3b01      	subs	r3, #1
 80104b6:	930c      	str	r3, [sp, #48]	; 0x30
 80104b8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80104ba:	9b00      	ldr	r3, [sp, #0]
 80104bc:	4313      	orrs	r3, r2
 80104be:	d104      	bne.n	80104ca <__ieee754_pow+0x1da>
 80104c0:	463a      	mov	r2, r7
 80104c2:	4643      	mov	r3, r8
 80104c4:	4638      	mov	r0, r7
 80104c6:	4641      	mov	r1, r8
 80104c8:	e7e6      	b.n	8010498 <__ieee754_pow+0x1a8>
 80104ca:	4b15      	ldr	r3, [pc, #84]	; (8010520 <__ieee754_pow+0x230>)
 80104cc:	429d      	cmp	r5, r3
 80104ce:	f340 80f9 	ble.w	80106c4 <__ieee754_pow+0x3d4>
 80104d2:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 80104d6:	429d      	cmp	r5, r3
 80104d8:	4b0f      	ldr	r3, [pc, #60]	; (8010518 <__ieee754_pow+0x228>)
 80104da:	dd09      	ble.n	80104f0 <__ieee754_pow+0x200>
 80104dc:	429c      	cmp	r4, r3
 80104de:	dc0c      	bgt.n	80104fa <__ieee754_pow+0x20a>
 80104e0:	2e00      	cmp	r6, #0
 80104e2:	da85      	bge.n	80103f0 <__ieee754_pow+0x100>
 80104e4:	a306      	add	r3, pc, #24	; (adr r3, 8010500 <__ieee754_pow+0x210>)
 80104e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80104ea:	4610      	mov	r0, r2
 80104ec:	4619      	mov	r1, r3
 80104ee:	e798      	b.n	8010422 <__ieee754_pow+0x132>
 80104f0:	429c      	cmp	r4, r3
 80104f2:	dbf5      	blt.n	80104e0 <__ieee754_pow+0x1f0>
 80104f4:	4b07      	ldr	r3, [pc, #28]	; (8010514 <__ieee754_pow+0x224>)
 80104f6:	429c      	cmp	r4, r3
 80104f8:	dd14      	ble.n	8010524 <__ieee754_pow+0x234>
 80104fa:	2e00      	cmp	r6, #0
 80104fc:	dcf2      	bgt.n	80104e4 <__ieee754_pow+0x1f4>
 80104fe:	e777      	b.n	80103f0 <__ieee754_pow+0x100>
 8010500:	8800759c 	.word	0x8800759c
 8010504:	7e37e43c 	.word	0x7e37e43c
 8010508:	7ff00000 	.word	0x7ff00000
 801050c:	08012154 	.word	0x08012154
 8010510:	433fffff 	.word	0x433fffff
 8010514:	3ff00000 	.word	0x3ff00000
 8010518:	3fefffff 	.word	0x3fefffff
 801051c:	3fe00000 	.word	0x3fe00000
 8010520:	41e00000 	.word	0x41e00000
 8010524:	4661      	mov	r1, ip
 8010526:	2200      	movs	r2, #0
 8010528:	4658      	mov	r0, fp
 801052a:	4b61      	ldr	r3, [pc, #388]	; (80106b0 <__ieee754_pow+0x3c0>)
 801052c:	f7ef fe14 	bl	8000158 <__aeabi_dsub>
 8010530:	a355      	add	r3, pc, #340	; (adr r3, 8010688 <__ieee754_pow+0x398>)
 8010532:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010536:	4604      	mov	r4, r0
 8010538:	460d      	mov	r5, r1
 801053a:	f7ef ffc5 	bl	80004c8 <__aeabi_dmul>
 801053e:	a354      	add	r3, pc, #336	; (adr r3, 8010690 <__ieee754_pow+0x3a0>)
 8010540:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010544:	4606      	mov	r6, r0
 8010546:	460f      	mov	r7, r1
 8010548:	4620      	mov	r0, r4
 801054a:	4629      	mov	r1, r5
 801054c:	f7ef ffbc 	bl	80004c8 <__aeabi_dmul>
 8010550:	2200      	movs	r2, #0
 8010552:	4682      	mov	sl, r0
 8010554:	468b      	mov	fp, r1
 8010556:	4620      	mov	r0, r4
 8010558:	4629      	mov	r1, r5
 801055a:	4b56      	ldr	r3, [pc, #344]	; (80106b4 <__ieee754_pow+0x3c4>)
 801055c:	f7ef ffb4 	bl	80004c8 <__aeabi_dmul>
 8010560:	4602      	mov	r2, r0
 8010562:	460b      	mov	r3, r1
 8010564:	a14c      	add	r1, pc, #304	; (adr r1, 8010698 <__ieee754_pow+0x3a8>)
 8010566:	e9d1 0100 	ldrd	r0, r1, [r1]
 801056a:	f7ef fdf5 	bl	8000158 <__aeabi_dsub>
 801056e:	4622      	mov	r2, r4
 8010570:	462b      	mov	r3, r5
 8010572:	f7ef ffa9 	bl	80004c8 <__aeabi_dmul>
 8010576:	4602      	mov	r2, r0
 8010578:	460b      	mov	r3, r1
 801057a:	2000      	movs	r0, #0
 801057c:	494e      	ldr	r1, [pc, #312]	; (80106b8 <__ieee754_pow+0x3c8>)
 801057e:	f7ef fdeb 	bl	8000158 <__aeabi_dsub>
 8010582:	4622      	mov	r2, r4
 8010584:	462b      	mov	r3, r5
 8010586:	4680      	mov	r8, r0
 8010588:	4689      	mov	r9, r1
 801058a:	4620      	mov	r0, r4
 801058c:	4629      	mov	r1, r5
 801058e:	f7ef ff9b 	bl	80004c8 <__aeabi_dmul>
 8010592:	4602      	mov	r2, r0
 8010594:	460b      	mov	r3, r1
 8010596:	4640      	mov	r0, r8
 8010598:	4649      	mov	r1, r9
 801059a:	f7ef ff95 	bl	80004c8 <__aeabi_dmul>
 801059e:	a340      	add	r3, pc, #256	; (adr r3, 80106a0 <__ieee754_pow+0x3b0>)
 80105a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80105a4:	f7ef ff90 	bl	80004c8 <__aeabi_dmul>
 80105a8:	4602      	mov	r2, r0
 80105aa:	460b      	mov	r3, r1
 80105ac:	4650      	mov	r0, sl
 80105ae:	4659      	mov	r1, fp
 80105b0:	f7ef fdd2 	bl	8000158 <__aeabi_dsub>
 80105b4:	f04f 0a00 	mov.w	sl, #0
 80105b8:	4602      	mov	r2, r0
 80105ba:	460b      	mov	r3, r1
 80105bc:	4604      	mov	r4, r0
 80105be:	460d      	mov	r5, r1
 80105c0:	4630      	mov	r0, r6
 80105c2:	4639      	mov	r1, r7
 80105c4:	f7ef fdca 	bl	800015c <__adddf3>
 80105c8:	4632      	mov	r2, r6
 80105ca:	463b      	mov	r3, r7
 80105cc:	4650      	mov	r0, sl
 80105ce:	468b      	mov	fp, r1
 80105d0:	f7ef fdc2 	bl	8000158 <__aeabi_dsub>
 80105d4:	4602      	mov	r2, r0
 80105d6:	460b      	mov	r3, r1
 80105d8:	4620      	mov	r0, r4
 80105da:	4629      	mov	r1, r5
 80105dc:	f7ef fdbc 	bl	8000158 <__aeabi_dsub>
 80105e0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80105e4:	9b00      	ldr	r3, [sp, #0]
 80105e6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80105e8:	3b01      	subs	r3, #1
 80105ea:	4313      	orrs	r3, r2
 80105ec:	f04f 0600 	mov.w	r6, #0
 80105f0:	f04f 0200 	mov.w	r2, #0
 80105f4:	bf0c      	ite	eq
 80105f6:	4b31      	ldreq	r3, [pc, #196]	; (80106bc <__ieee754_pow+0x3cc>)
 80105f8:	4b2d      	ldrne	r3, [pc, #180]	; (80106b0 <__ieee754_pow+0x3c0>)
 80105fa:	4604      	mov	r4, r0
 80105fc:	460d      	mov	r5, r1
 80105fe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010602:	e9cd 2300 	strd	r2, r3, [sp]
 8010606:	4632      	mov	r2, r6
 8010608:	463b      	mov	r3, r7
 801060a:	f7ef fda5 	bl	8000158 <__aeabi_dsub>
 801060e:	4652      	mov	r2, sl
 8010610:	465b      	mov	r3, fp
 8010612:	f7ef ff59 	bl	80004c8 <__aeabi_dmul>
 8010616:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801061a:	4680      	mov	r8, r0
 801061c:	4689      	mov	r9, r1
 801061e:	4620      	mov	r0, r4
 8010620:	4629      	mov	r1, r5
 8010622:	f7ef ff51 	bl	80004c8 <__aeabi_dmul>
 8010626:	4602      	mov	r2, r0
 8010628:	460b      	mov	r3, r1
 801062a:	4640      	mov	r0, r8
 801062c:	4649      	mov	r1, r9
 801062e:	f7ef fd95 	bl	800015c <__adddf3>
 8010632:	4632      	mov	r2, r6
 8010634:	463b      	mov	r3, r7
 8010636:	4680      	mov	r8, r0
 8010638:	4689      	mov	r9, r1
 801063a:	4650      	mov	r0, sl
 801063c:	4659      	mov	r1, fp
 801063e:	f7ef ff43 	bl	80004c8 <__aeabi_dmul>
 8010642:	4604      	mov	r4, r0
 8010644:	460d      	mov	r5, r1
 8010646:	460b      	mov	r3, r1
 8010648:	4602      	mov	r2, r0
 801064a:	4649      	mov	r1, r9
 801064c:	4640      	mov	r0, r8
 801064e:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8010652:	f7ef fd83 	bl	800015c <__adddf3>
 8010656:	4b1a      	ldr	r3, [pc, #104]	; (80106c0 <__ieee754_pow+0x3d0>)
 8010658:	4682      	mov	sl, r0
 801065a:	4299      	cmp	r1, r3
 801065c:	460f      	mov	r7, r1
 801065e:	460e      	mov	r6, r1
 8010660:	f340 82ed 	ble.w	8010c3e <__ieee754_pow+0x94e>
 8010664:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8010668:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 801066c:	4303      	orrs	r3, r0
 801066e:	f000 81e7 	beq.w	8010a40 <__ieee754_pow+0x750>
 8010672:	a30d      	add	r3, pc, #52	; (adr r3, 80106a8 <__ieee754_pow+0x3b8>)
 8010674:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010678:	e9dd 0100 	ldrd	r0, r1, [sp]
 801067c:	f7ef ff24 	bl	80004c8 <__aeabi_dmul>
 8010680:	a309      	add	r3, pc, #36	; (adr r3, 80106a8 <__ieee754_pow+0x3b8>)
 8010682:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010686:	e6cc      	b.n	8010422 <__ieee754_pow+0x132>
 8010688:	60000000 	.word	0x60000000
 801068c:	3ff71547 	.word	0x3ff71547
 8010690:	f85ddf44 	.word	0xf85ddf44
 8010694:	3e54ae0b 	.word	0x3e54ae0b
 8010698:	55555555 	.word	0x55555555
 801069c:	3fd55555 	.word	0x3fd55555
 80106a0:	652b82fe 	.word	0x652b82fe
 80106a4:	3ff71547 	.word	0x3ff71547
 80106a8:	8800759c 	.word	0x8800759c
 80106ac:	7e37e43c 	.word	0x7e37e43c
 80106b0:	3ff00000 	.word	0x3ff00000
 80106b4:	3fd00000 	.word	0x3fd00000
 80106b8:	3fe00000 	.word	0x3fe00000
 80106bc:	bff00000 	.word	0xbff00000
 80106c0:	408fffff 	.word	0x408fffff
 80106c4:	4bd4      	ldr	r3, [pc, #848]	; (8010a18 <__ieee754_pow+0x728>)
 80106c6:	2200      	movs	r2, #0
 80106c8:	ea09 0303 	and.w	r3, r9, r3
 80106cc:	b943      	cbnz	r3, 80106e0 <__ieee754_pow+0x3f0>
 80106ce:	4658      	mov	r0, fp
 80106d0:	4661      	mov	r1, ip
 80106d2:	4bd2      	ldr	r3, [pc, #840]	; (8010a1c <__ieee754_pow+0x72c>)
 80106d4:	f7ef fef8 	bl	80004c8 <__aeabi_dmul>
 80106d8:	f06f 0234 	mvn.w	r2, #52	; 0x34
 80106dc:	4683      	mov	fp, r0
 80106de:	460c      	mov	r4, r1
 80106e0:	1523      	asrs	r3, r4, #20
 80106e2:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80106e6:	4413      	add	r3, r2
 80106e8:	930b      	str	r3, [sp, #44]	; 0x2c
 80106ea:	4bcd      	ldr	r3, [pc, #820]	; (8010a20 <__ieee754_pow+0x730>)
 80106ec:	f3c4 0413 	ubfx	r4, r4, #0, #20
 80106f0:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 80106f4:	429c      	cmp	r4, r3
 80106f6:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 80106fa:	dd08      	ble.n	801070e <__ieee754_pow+0x41e>
 80106fc:	4bc9      	ldr	r3, [pc, #804]	; (8010a24 <__ieee754_pow+0x734>)
 80106fe:	429c      	cmp	r4, r3
 8010700:	f340 819c 	ble.w	8010a3c <__ieee754_pow+0x74c>
 8010704:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010706:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 801070a:	3301      	adds	r3, #1
 801070c:	930b      	str	r3, [sp, #44]	; 0x2c
 801070e:	2600      	movs	r6, #0
 8010710:	00f3      	lsls	r3, r6, #3
 8010712:	930d      	str	r3, [sp, #52]	; 0x34
 8010714:	4bc4      	ldr	r3, [pc, #784]	; (8010a28 <__ieee754_pow+0x738>)
 8010716:	4658      	mov	r0, fp
 8010718:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 801071c:	e9d3 3400 	ldrd	r3, r4, [r3]
 8010720:	4629      	mov	r1, r5
 8010722:	461a      	mov	r2, r3
 8010724:	e9cd 3408 	strd	r3, r4, [sp, #32]
 8010728:	4623      	mov	r3, r4
 801072a:	f7ef fd15 	bl	8000158 <__aeabi_dsub>
 801072e:	46da      	mov	sl, fp
 8010730:	462b      	mov	r3, r5
 8010732:	4652      	mov	r2, sl
 8010734:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8010738:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 801073c:	f7ef fd0e 	bl	800015c <__adddf3>
 8010740:	4602      	mov	r2, r0
 8010742:	460b      	mov	r3, r1
 8010744:	2000      	movs	r0, #0
 8010746:	49b9      	ldr	r1, [pc, #740]	; (8010a2c <__ieee754_pow+0x73c>)
 8010748:	f7ef ffe8 	bl	800071c <__aeabi_ddiv>
 801074c:	4602      	mov	r2, r0
 801074e:	460b      	mov	r3, r1
 8010750:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8010754:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8010758:	f7ef feb6 	bl	80004c8 <__aeabi_dmul>
 801075c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8010760:	e9dd 3406 	ldrd	r3, r4, [sp, #24]
 8010764:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8010768:	2300      	movs	r3, #0
 801076a:	2200      	movs	r2, #0
 801076c:	46ab      	mov	fp, r5
 801076e:	106d      	asrs	r5, r5, #1
 8010770:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8010774:	9304      	str	r3, [sp, #16]
 8010776:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 801077a:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 801077e:	eb05 4386 	add.w	r3, r5, r6, lsl #18
 8010782:	4640      	mov	r0, r8
 8010784:	4649      	mov	r1, r9
 8010786:	4614      	mov	r4, r2
 8010788:	461d      	mov	r5, r3
 801078a:	f7ef fe9d 	bl	80004c8 <__aeabi_dmul>
 801078e:	4602      	mov	r2, r0
 8010790:	460b      	mov	r3, r1
 8010792:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8010796:	f7ef fcdf 	bl	8000158 <__aeabi_dsub>
 801079a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 801079e:	4606      	mov	r6, r0
 80107a0:	460f      	mov	r7, r1
 80107a2:	4620      	mov	r0, r4
 80107a4:	4629      	mov	r1, r5
 80107a6:	f7ef fcd7 	bl	8000158 <__aeabi_dsub>
 80107aa:	4602      	mov	r2, r0
 80107ac:	460b      	mov	r3, r1
 80107ae:	4650      	mov	r0, sl
 80107b0:	4659      	mov	r1, fp
 80107b2:	f7ef fcd1 	bl	8000158 <__aeabi_dsub>
 80107b6:	4642      	mov	r2, r8
 80107b8:	464b      	mov	r3, r9
 80107ba:	f7ef fe85 	bl	80004c8 <__aeabi_dmul>
 80107be:	4602      	mov	r2, r0
 80107c0:	460b      	mov	r3, r1
 80107c2:	4630      	mov	r0, r6
 80107c4:	4639      	mov	r1, r7
 80107c6:	f7ef fcc7 	bl	8000158 <__aeabi_dsub>
 80107ca:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80107ce:	f7ef fe7b 	bl	80004c8 <__aeabi_dmul>
 80107d2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80107d6:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80107da:	4610      	mov	r0, r2
 80107dc:	4619      	mov	r1, r3
 80107de:	f7ef fe73 	bl	80004c8 <__aeabi_dmul>
 80107e2:	a37b      	add	r3, pc, #492	; (adr r3, 80109d0 <__ieee754_pow+0x6e0>)
 80107e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80107e8:	4604      	mov	r4, r0
 80107ea:	460d      	mov	r5, r1
 80107ec:	f7ef fe6c 	bl	80004c8 <__aeabi_dmul>
 80107f0:	a379      	add	r3, pc, #484	; (adr r3, 80109d8 <__ieee754_pow+0x6e8>)
 80107f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80107f6:	f7ef fcb1 	bl	800015c <__adddf3>
 80107fa:	4622      	mov	r2, r4
 80107fc:	462b      	mov	r3, r5
 80107fe:	f7ef fe63 	bl	80004c8 <__aeabi_dmul>
 8010802:	a377      	add	r3, pc, #476	; (adr r3, 80109e0 <__ieee754_pow+0x6f0>)
 8010804:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010808:	f7ef fca8 	bl	800015c <__adddf3>
 801080c:	4622      	mov	r2, r4
 801080e:	462b      	mov	r3, r5
 8010810:	f7ef fe5a 	bl	80004c8 <__aeabi_dmul>
 8010814:	a374      	add	r3, pc, #464	; (adr r3, 80109e8 <__ieee754_pow+0x6f8>)
 8010816:	e9d3 2300 	ldrd	r2, r3, [r3]
 801081a:	f7ef fc9f 	bl	800015c <__adddf3>
 801081e:	4622      	mov	r2, r4
 8010820:	462b      	mov	r3, r5
 8010822:	f7ef fe51 	bl	80004c8 <__aeabi_dmul>
 8010826:	a372      	add	r3, pc, #456	; (adr r3, 80109f0 <__ieee754_pow+0x700>)
 8010828:	e9d3 2300 	ldrd	r2, r3, [r3]
 801082c:	f7ef fc96 	bl	800015c <__adddf3>
 8010830:	4622      	mov	r2, r4
 8010832:	462b      	mov	r3, r5
 8010834:	f7ef fe48 	bl	80004c8 <__aeabi_dmul>
 8010838:	a36f      	add	r3, pc, #444	; (adr r3, 80109f8 <__ieee754_pow+0x708>)
 801083a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801083e:	f7ef fc8d 	bl	800015c <__adddf3>
 8010842:	4622      	mov	r2, r4
 8010844:	4606      	mov	r6, r0
 8010846:	460f      	mov	r7, r1
 8010848:	462b      	mov	r3, r5
 801084a:	4620      	mov	r0, r4
 801084c:	4629      	mov	r1, r5
 801084e:	f7ef fe3b 	bl	80004c8 <__aeabi_dmul>
 8010852:	4602      	mov	r2, r0
 8010854:	460b      	mov	r3, r1
 8010856:	4630      	mov	r0, r6
 8010858:	4639      	mov	r1, r7
 801085a:	f7ef fe35 	bl	80004c8 <__aeabi_dmul>
 801085e:	4604      	mov	r4, r0
 8010860:	460d      	mov	r5, r1
 8010862:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8010866:	4642      	mov	r2, r8
 8010868:	464b      	mov	r3, r9
 801086a:	f7ef fc77 	bl	800015c <__adddf3>
 801086e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8010872:	f7ef fe29 	bl	80004c8 <__aeabi_dmul>
 8010876:	4622      	mov	r2, r4
 8010878:	462b      	mov	r3, r5
 801087a:	f7ef fc6f 	bl	800015c <__adddf3>
 801087e:	4642      	mov	r2, r8
 8010880:	4606      	mov	r6, r0
 8010882:	460f      	mov	r7, r1
 8010884:	464b      	mov	r3, r9
 8010886:	4640      	mov	r0, r8
 8010888:	4649      	mov	r1, r9
 801088a:	f7ef fe1d 	bl	80004c8 <__aeabi_dmul>
 801088e:	2200      	movs	r2, #0
 8010890:	4b67      	ldr	r3, [pc, #412]	; (8010a30 <__ieee754_pow+0x740>)
 8010892:	4682      	mov	sl, r0
 8010894:	468b      	mov	fp, r1
 8010896:	f7ef fc61 	bl	800015c <__adddf3>
 801089a:	4632      	mov	r2, r6
 801089c:	463b      	mov	r3, r7
 801089e:	f7ef fc5d 	bl	800015c <__adddf3>
 80108a2:	9c04      	ldr	r4, [sp, #16]
 80108a4:	460d      	mov	r5, r1
 80108a6:	4622      	mov	r2, r4
 80108a8:	460b      	mov	r3, r1
 80108aa:	4640      	mov	r0, r8
 80108ac:	4649      	mov	r1, r9
 80108ae:	f7ef fe0b 	bl	80004c8 <__aeabi_dmul>
 80108b2:	2200      	movs	r2, #0
 80108b4:	4680      	mov	r8, r0
 80108b6:	4689      	mov	r9, r1
 80108b8:	4620      	mov	r0, r4
 80108ba:	4629      	mov	r1, r5
 80108bc:	4b5c      	ldr	r3, [pc, #368]	; (8010a30 <__ieee754_pow+0x740>)
 80108be:	f7ef fc4b 	bl	8000158 <__aeabi_dsub>
 80108c2:	4652      	mov	r2, sl
 80108c4:	465b      	mov	r3, fp
 80108c6:	f7ef fc47 	bl	8000158 <__aeabi_dsub>
 80108ca:	4602      	mov	r2, r0
 80108cc:	460b      	mov	r3, r1
 80108ce:	4630      	mov	r0, r6
 80108d0:	4639      	mov	r1, r7
 80108d2:	f7ef fc41 	bl	8000158 <__aeabi_dsub>
 80108d6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80108da:	f7ef fdf5 	bl	80004c8 <__aeabi_dmul>
 80108de:	4622      	mov	r2, r4
 80108e0:	4606      	mov	r6, r0
 80108e2:	460f      	mov	r7, r1
 80108e4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80108e8:	462b      	mov	r3, r5
 80108ea:	f7ef fded 	bl	80004c8 <__aeabi_dmul>
 80108ee:	4602      	mov	r2, r0
 80108f0:	460b      	mov	r3, r1
 80108f2:	4630      	mov	r0, r6
 80108f4:	4639      	mov	r1, r7
 80108f6:	f7ef fc31 	bl	800015c <__adddf3>
 80108fa:	4606      	mov	r6, r0
 80108fc:	460f      	mov	r7, r1
 80108fe:	4602      	mov	r2, r0
 8010900:	460b      	mov	r3, r1
 8010902:	4640      	mov	r0, r8
 8010904:	4649      	mov	r1, r9
 8010906:	f7ef fc29 	bl	800015c <__adddf3>
 801090a:	a33d      	add	r3, pc, #244	; (adr r3, 8010a00 <__ieee754_pow+0x710>)
 801090c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010910:	9c04      	ldr	r4, [sp, #16]
 8010912:	460d      	mov	r5, r1
 8010914:	4620      	mov	r0, r4
 8010916:	f7ef fdd7 	bl	80004c8 <__aeabi_dmul>
 801091a:	4642      	mov	r2, r8
 801091c:	464b      	mov	r3, r9
 801091e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8010922:	4620      	mov	r0, r4
 8010924:	4629      	mov	r1, r5
 8010926:	f7ef fc17 	bl	8000158 <__aeabi_dsub>
 801092a:	4602      	mov	r2, r0
 801092c:	460b      	mov	r3, r1
 801092e:	4630      	mov	r0, r6
 8010930:	4639      	mov	r1, r7
 8010932:	f7ef fc11 	bl	8000158 <__aeabi_dsub>
 8010936:	a334      	add	r3, pc, #208	; (adr r3, 8010a08 <__ieee754_pow+0x718>)
 8010938:	e9d3 2300 	ldrd	r2, r3, [r3]
 801093c:	f7ef fdc4 	bl	80004c8 <__aeabi_dmul>
 8010940:	a333      	add	r3, pc, #204	; (adr r3, 8010a10 <__ieee754_pow+0x720>)
 8010942:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010946:	4606      	mov	r6, r0
 8010948:	460f      	mov	r7, r1
 801094a:	4620      	mov	r0, r4
 801094c:	4629      	mov	r1, r5
 801094e:	f7ef fdbb 	bl	80004c8 <__aeabi_dmul>
 8010952:	4602      	mov	r2, r0
 8010954:	460b      	mov	r3, r1
 8010956:	4630      	mov	r0, r6
 8010958:	4639      	mov	r1, r7
 801095a:	f7ef fbff 	bl	800015c <__adddf3>
 801095e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8010960:	4b34      	ldr	r3, [pc, #208]	; (8010a34 <__ieee754_pow+0x744>)
 8010962:	4413      	add	r3, r2
 8010964:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010968:	f7ef fbf8 	bl	800015c <__adddf3>
 801096c:	4680      	mov	r8, r0
 801096e:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8010970:	4689      	mov	r9, r1
 8010972:	f7ef fd3f 	bl	80003f4 <__aeabi_i2d>
 8010976:	4604      	mov	r4, r0
 8010978:	460d      	mov	r5, r1
 801097a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 801097c:	4b2e      	ldr	r3, [pc, #184]	; (8010a38 <__ieee754_pow+0x748>)
 801097e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8010982:	4413      	add	r3, r2
 8010984:	e9d3 6700 	ldrd	r6, r7, [r3]
 8010988:	4642      	mov	r2, r8
 801098a:	464b      	mov	r3, r9
 801098c:	f7ef fbe6 	bl	800015c <__adddf3>
 8010990:	4632      	mov	r2, r6
 8010992:	463b      	mov	r3, r7
 8010994:	f7ef fbe2 	bl	800015c <__adddf3>
 8010998:	4622      	mov	r2, r4
 801099a:	462b      	mov	r3, r5
 801099c:	f7ef fbde 	bl	800015c <__adddf3>
 80109a0:	f8dd a010 	ldr.w	sl, [sp, #16]
 80109a4:	4622      	mov	r2, r4
 80109a6:	462b      	mov	r3, r5
 80109a8:	4650      	mov	r0, sl
 80109aa:	468b      	mov	fp, r1
 80109ac:	f7ef fbd4 	bl	8000158 <__aeabi_dsub>
 80109b0:	4632      	mov	r2, r6
 80109b2:	463b      	mov	r3, r7
 80109b4:	f7ef fbd0 	bl	8000158 <__aeabi_dsub>
 80109b8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80109bc:	f7ef fbcc 	bl	8000158 <__aeabi_dsub>
 80109c0:	4602      	mov	r2, r0
 80109c2:	460b      	mov	r3, r1
 80109c4:	4640      	mov	r0, r8
 80109c6:	4649      	mov	r1, r9
 80109c8:	e608      	b.n	80105dc <__ieee754_pow+0x2ec>
 80109ca:	bf00      	nop
 80109cc:	f3af 8000 	nop.w
 80109d0:	4a454eef 	.word	0x4a454eef
 80109d4:	3fca7e28 	.word	0x3fca7e28
 80109d8:	93c9db65 	.word	0x93c9db65
 80109dc:	3fcd864a 	.word	0x3fcd864a
 80109e0:	a91d4101 	.word	0xa91d4101
 80109e4:	3fd17460 	.word	0x3fd17460
 80109e8:	518f264d 	.word	0x518f264d
 80109ec:	3fd55555 	.word	0x3fd55555
 80109f0:	db6fabff 	.word	0xdb6fabff
 80109f4:	3fdb6db6 	.word	0x3fdb6db6
 80109f8:	33333303 	.word	0x33333303
 80109fc:	3fe33333 	.word	0x3fe33333
 8010a00:	e0000000 	.word	0xe0000000
 8010a04:	3feec709 	.word	0x3feec709
 8010a08:	dc3a03fd 	.word	0xdc3a03fd
 8010a0c:	3feec709 	.word	0x3feec709
 8010a10:	145b01f5 	.word	0x145b01f5
 8010a14:	be3e2fe0 	.word	0xbe3e2fe0
 8010a18:	7ff00000 	.word	0x7ff00000
 8010a1c:	43400000 	.word	0x43400000
 8010a20:	0003988e 	.word	0x0003988e
 8010a24:	000bb679 	.word	0x000bb679
 8010a28:	08012158 	.word	0x08012158
 8010a2c:	3ff00000 	.word	0x3ff00000
 8010a30:	40080000 	.word	0x40080000
 8010a34:	08012178 	.word	0x08012178
 8010a38:	08012168 	.word	0x08012168
 8010a3c:	2601      	movs	r6, #1
 8010a3e:	e667      	b.n	8010710 <__ieee754_pow+0x420>
 8010a40:	a39d      	add	r3, pc, #628	; (adr r3, 8010cb8 <__ieee754_pow+0x9c8>)
 8010a42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010a46:	4640      	mov	r0, r8
 8010a48:	4649      	mov	r1, r9
 8010a4a:	f7ef fb87 	bl	800015c <__adddf3>
 8010a4e:	4622      	mov	r2, r4
 8010a50:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8010a54:	462b      	mov	r3, r5
 8010a56:	4650      	mov	r0, sl
 8010a58:	4639      	mov	r1, r7
 8010a5a:	f7ef fb7d 	bl	8000158 <__aeabi_dsub>
 8010a5e:	4602      	mov	r2, r0
 8010a60:	460b      	mov	r3, r1
 8010a62:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010a66:	f7ef ffbf 	bl	80009e8 <__aeabi_dcmpgt>
 8010a6a:	2800      	cmp	r0, #0
 8010a6c:	f47f ae01 	bne.w	8010672 <__ieee754_pow+0x382>
 8010a70:	4aa5      	ldr	r2, [pc, #660]	; (8010d08 <__ieee754_pow+0xa18>)
 8010a72:	f026 4300 	bic.w	r3, r6, #2147483648	; 0x80000000
 8010a76:	4293      	cmp	r3, r2
 8010a78:	f340 8103 	ble.w	8010c82 <__ieee754_pow+0x992>
 8010a7c:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8010a80:	2000      	movs	r0, #0
 8010a82:	151b      	asrs	r3, r3, #20
 8010a84:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8010a88:	fa4a f303 	asr.w	r3, sl, r3
 8010a8c:	4433      	add	r3, r6
 8010a8e:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8010a92:	4f9e      	ldr	r7, [pc, #632]	; (8010d0c <__ieee754_pow+0xa1c>)
 8010a94:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8010a98:	4117      	asrs	r7, r2
 8010a9a:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 8010a9e:	ea23 0107 	bic.w	r1, r3, r7
 8010aa2:	f1c2 0214 	rsb	r2, r2, #20
 8010aa6:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8010aaa:	460b      	mov	r3, r1
 8010aac:	fa4a fa02 	asr.w	sl, sl, r2
 8010ab0:	2e00      	cmp	r6, #0
 8010ab2:	4602      	mov	r2, r0
 8010ab4:	4629      	mov	r1, r5
 8010ab6:	4620      	mov	r0, r4
 8010ab8:	bfb8      	it	lt
 8010aba:	f1ca 0a00 	rsblt	sl, sl, #0
 8010abe:	f7ef fb4b 	bl	8000158 <__aeabi_dsub>
 8010ac2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010ac6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010aca:	2400      	movs	r4, #0
 8010acc:	4642      	mov	r2, r8
 8010ace:	464b      	mov	r3, r9
 8010ad0:	f7ef fb44 	bl	800015c <__adddf3>
 8010ad4:	a37a      	add	r3, pc, #488	; (adr r3, 8010cc0 <__ieee754_pow+0x9d0>)
 8010ad6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010ada:	4620      	mov	r0, r4
 8010adc:	460d      	mov	r5, r1
 8010ade:	f7ef fcf3 	bl	80004c8 <__aeabi_dmul>
 8010ae2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8010ae6:	4606      	mov	r6, r0
 8010ae8:	460f      	mov	r7, r1
 8010aea:	4620      	mov	r0, r4
 8010aec:	4629      	mov	r1, r5
 8010aee:	f7ef fb33 	bl	8000158 <__aeabi_dsub>
 8010af2:	4602      	mov	r2, r0
 8010af4:	460b      	mov	r3, r1
 8010af6:	4640      	mov	r0, r8
 8010af8:	4649      	mov	r1, r9
 8010afa:	f7ef fb2d 	bl	8000158 <__aeabi_dsub>
 8010afe:	a372      	add	r3, pc, #456	; (adr r3, 8010cc8 <__ieee754_pow+0x9d8>)
 8010b00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010b04:	f7ef fce0 	bl	80004c8 <__aeabi_dmul>
 8010b08:	a371      	add	r3, pc, #452	; (adr r3, 8010cd0 <__ieee754_pow+0x9e0>)
 8010b0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010b0e:	4680      	mov	r8, r0
 8010b10:	4689      	mov	r9, r1
 8010b12:	4620      	mov	r0, r4
 8010b14:	4629      	mov	r1, r5
 8010b16:	f7ef fcd7 	bl	80004c8 <__aeabi_dmul>
 8010b1a:	4602      	mov	r2, r0
 8010b1c:	460b      	mov	r3, r1
 8010b1e:	4640      	mov	r0, r8
 8010b20:	4649      	mov	r1, r9
 8010b22:	f7ef fb1b 	bl	800015c <__adddf3>
 8010b26:	4604      	mov	r4, r0
 8010b28:	460d      	mov	r5, r1
 8010b2a:	4602      	mov	r2, r0
 8010b2c:	460b      	mov	r3, r1
 8010b2e:	4630      	mov	r0, r6
 8010b30:	4639      	mov	r1, r7
 8010b32:	f7ef fb13 	bl	800015c <__adddf3>
 8010b36:	4632      	mov	r2, r6
 8010b38:	463b      	mov	r3, r7
 8010b3a:	4680      	mov	r8, r0
 8010b3c:	4689      	mov	r9, r1
 8010b3e:	f7ef fb0b 	bl	8000158 <__aeabi_dsub>
 8010b42:	4602      	mov	r2, r0
 8010b44:	460b      	mov	r3, r1
 8010b46:	4620      	mov	r0, r4
 8010b48:	4629      	mov	r1, r5
 8010b4a:	f7ef fb05 	bl	8000158 <__aeabi_dsub>
 8010b4e:	4642      	mov	r2, r8
 8010b50:	4606      	mov	r6, r0
 8010b52:	460f      	mov	r7, r1
 8010b54:	464b      	mov	r3, r9
 8010b56:	4640      	mov	r0, r8
 8010b58:	4649      	mov	r1, r9
 8010b5a:	f7ef fcb5 	bl	80004c8 <__aeabi_dmul>
 8010b5e:	a35e      	add	r3, pc, #376	; (adr r3, 8010cd8 <__ieee754_pow+0x9e8>)
 8010b60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010b64:	4604      	mov	r4, r0
 8010b66:	460d      	mov	r5, r1
 8010b68:	f7ef fcae 	bl	80004c8 <__aeabi_dmul>
 8010b6c:	a35c      	add	r3, pc, #368	; (adr r3, 8010ce0 <__ieee754_pow+0x9f0>)
 8010b6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010b72:	f7ef faf1 	bl	8000158 <__aeabi_dsub>
 8010b76:	4622      	mov	r2, r4
 8010b78:	462b      	mov	r3, r5
 8010b7a:	f7ef fca5 	bl	80004c8 <__aeabi_dmul>
 8010b7e:	a35a      	add	r3, pc, #360	; (adr r3, 8010ce8 <__ieee754_pow+0x9f8>)
 8010b80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010b84:	f7ef faea 	bl	800015c <__adddf3>
 8010b88:	4622      	mov	r2, r4
 8010b8a:	462b      	mov	r3, r5
 8010b8c:	f7ef fc9c 	bl	80004c8 <__aeabi_dmul>
 8010b90:	a357      	add	r3, pc, #348	; (adr r3, 8010cf0 <__ieee754_pow+0xa00>)
 8010b92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010b96:	f7ef fadf 	bl	8000158 <__aeabi_dsub>
 8010b9a:	4622      	mov	r2, r4
 8010b9c:	462b      	mov	r3, r5
 8010b9e:	f7ef fc93 	bl	80004c8 <__aeabi_dmul>
 8010ba2:	a355      	add	r3, pc, #340	; (adr r3, 8010cf8 <__ieee754_pow+0xa08>)
 8010ba4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010ba8:	f7ef fad8 	bl	800015c <__adddf3>
 8010bac:	4622      	mov	r2, r4
 8010bae:	462b      	mov	r3, r5
 8010bb0:	f7ef fc8a 	bl	80004c8 <__aeabi_dmul>
 8010bb4:	4602      	mov	r2, r0
 8010bb6:	460b      	mov	r3, r1
 8010bb8:	4640      	mov	r0, r8
 8010bba:	4649      	mov	r1, r9
 8010bbc:	f7ef facc 	bl	8000158 <__aeabi_dsub>
 8010bc0:	4604      	mov	r4, r0
 8010bc2:	460d      	mov	r5, r1
 8010bc4:	4602      	mov	r2, r0
 8010bc6:	460b      	mov	r3, r1
 8010bc8:	4640      	mov	r0, r8
 8010bca:	4649      	mov	r1, r9
 8010bcc:	f7ef fc7c 	bl	80004c8 <__aeabi_dmul>
 8010bd0:	2200      	movs	r2, #0
 8010bd2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010bd6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8010bda:	4620      	mov	r0, r4
 8010bdc:	4629      	mov	r1, r5
 8010bde:	f7ef fabb 	bl	8000158 <__aeabi_dsub>
 8010be2:	4602      	mov	r2, r0
 8010be4:	460b      	mov	r3, r1
 8010be6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010bea:	f7ef fd97 	bl	800071c <__aeabi_ddiv>
 8010bee:	4632      	mov	r2, r6
 8010bf0:	4604      	mov	r4, r0
 8010bf2:	460d      	mov	r5, r1
 8010bf4:	463b      	mov	r3, r7
 8010bf6:	4640      	mov	r0, r8
 8010bf8:	4649      	mov	r1, r9
 8010bfa:	f7ef fc65 	bl	80004c8 <__aeabi_dmul>
 8010bfe:	4632      	mov	r2, r6
 8010c00:	463b      	mov	r3, r7
 8010c02:	f7ef faab 	bl	800015c <__adddf3>
 8010c06:	4602      	mov	r2, r0
 8010c08:	460b      	mov	r3, r1
 8010c0a:	4620      	mov	r0, r4
 8010c0c:	4629      	mov	r1, r5
 8010c0e:	f7ef faa3 	bl	8000158 <__aeabi_dsub>
 8010c12:	4642      	mov	r2, r8
 8010c14:	464b      	mov	r3, r9
 8010c16:	f7ef fa9f 	bl	8000158 <__aeabi_dsub>
 8010c1a:	4602      	mov	r2, r0
 8010c1c:	460b      	mov	r3, r1
 8010c1e:	2000      	movs	r0, #0
 8010c20:	493b      	ldr	r1, [pc, #236]	; (8010d10 <__ieee754_pow+0xa20>)
 8010c22:	f7ef fa99 	bl	8000158 <__aeabi_dsub>
 8010c26:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 8010c2a:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8010c2e:	da2b      	bge.n	8010c88 <__ieee754_pow+0x998>
 8010c30:	4652      	mov	r2, sl
 8010c32:	f001 f8e1 	bl	8011df8 <scalbn>
 8010c36:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010c3a:	f7ff bbf2 	b.w	8010422 <__ieee754_pow+0x132>
 8010c3e:	4b35      	ldr	r3, [pc, #212]	; (8010d14 <__ieee754_pow+0xa24>)
 8010c40:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
 8010c44:	429f      	cmp	r7, r3
 8010c46:	f77f af13 	ble.w	8010a70 <__ieee754_pow+0x780>
 8010c4a:	4b33      	ldr	r3, [pc, #204]	; (8010d18 <__ieee754_pow+0xa28>)
 8010c4c:	440b      	add	r3, r1
 8010c4e:	4303      	orrs	r3, r0
 8010c50:	d00b      	beq.n	8010c6a <__ieee754_pow+0x97a>
 8010c52:	a32b      	add	r3, pc, #172	; (adr r3, 8010d00 <__ieee754_pow+0xa10>)
 8010c54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010c58:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010c5c:	f7ef fc34 	bl	80004c8 <__aeabi_dmul>
 8010c60:	a327      	add	r3, pc, #156	; (adr r3, 8010d00 <__ieee754_pow+0xa10>)
 8010c62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010c66:	f7ff bbdc 	b.w	8010422 <__ieee754_pow+0x132>
 8010c6a:	4622      	mov	r2, r4
 8010c6c:	462b      	mov	r3, r5
 8010c6e:	f7ef fa73 	bl	8000158 <__aeabi_dsub>
 8010c72:	4642      	mov	r2, r8
 8010c74:	464b      	mov	r3, r9
 8010c76:	f7ef fead 	bl	80009d4 <__aeabi_dcmpge>
 8010c7a:	2800      	cmp	r0, #0
 8010c7c:	f43f aef8 	beq.w	8010a70 <__ieee754_pow+0x780>
 8010c80:	e7e7      	b.n	8010c52 <__ieee754_pow+0x962>
 8010c82:	f04f 0a00 	mov.w	sl, #0
 8010c86:	e71e      	b.n	8010ac6 <__ieee754_pow+0x7d6>
 8010c88:	4621      	mov	r1, r4
 8010c8a:	e7d4      	b.n	8010c36 <__ieee754_pow+0x946>
 8010c8c:	f04f 0b00 	mov.w	fp, #0
 8010c90:	f8df c07c 	ldr.w	ip, [pc, #124]	; 8010d10 <__ieee754_pow+0xa20>
 8010c94:	f7ff bbb0 	b.w	80103f8 <__ieee754_pow+0x108>
 8010c98:	e9dd bc02 	ldrd	fp, ip, [sp, #8]
 8010c9c:	f7ff bbac 	b.w	80103f8 <__ieee754_pow+0x108>
 8010ca0:	4638      	mov	r0, r7
 8010ca2:	4641      	mov	r1, r8
 8010ca4:	f7ff bbbf 	b.w	8010426 <__ieee754_pow+0x136>
 8010ca8:	9200      	str	r2, [sp, #0]
 8010caa:	f7ff bb7f 	b.w	80103ac <__ieee754_pow+0xbc>
 8010cae:	2300      	movs	r3, #0
 8010cb0:	f7ff bb69 	b.w	8010386 <__ieee754_pow+0x96>
 8010cb4:	f3af 8000 	nop.w
 8010cb8:	652b82fe 	.word	0x652b82fe
 8010cbc:	3c971547 	.word	0x3c971547
 8010cc0:	00000000 	.word	0x00000000
 8010cc4:	3fe62e43 	.word	0x3fe62e43
 8010cc8:	fefa39ef 	.word	0xfefa39ef
 8010ccc:	3fe62e42 	.word	0x3fe62e42
 8010cd0:	0ca86c39 	.word	0x0ca86c39
 8010cd4:	be205c61 	.word	0xbe205c61
 8010cd8:	72bea4d0 	.word	0x72bea4d0
 8010cdc:	3e663769 	.word	0x3e663769
 8010ce0:	c5d26bf1 	.word	0xc5d26bf1
 8010ce4:	3ebbbd41 	.word	0x3ebbbd41
 8010ce8:	af25de2c 	.word	0xaf25de2c
 8010cec:	3f11566a 	.word	0x3f11566a
 8010cf0:	16bebd93 	.word	0x16bebd93
 8010cf4:	3f66c16c 	.word	0x3f66c16c
 8010cf8:	5555553e 	.word	0x5555553e
 8010cfc:	3fc55555 	.word	0x3fc55555
 8010d00:	c2f8f359 	.word	0xc2f8f359
 8010d04:	01a56e1f 	.word	0x01a56e1f
 8010d08:	3fe00000 	.word	0x3fe00000
 8010d0c:	000fffff 	.word	0x000fffff
 8010d10:	3ff00000 	.word	0x3ff00000
 8010d14:	4090cbff 	.word	0x4090cbff
 8010d18:	3f6f3400 	.word	0x3f6f3400

08010d1c <__ieee754_sqrt>:
 8010d1c:	f8df c150 	ldr.w	ip, [pc, #336]	; 8010e70 <__ieee754_sqrt+0x154>
 8010d20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010d24:	ea3c 0c01 	bics.w	ip, ip, r1
 8010d28:	460b      	mov	r3, r1
 8010d2a:	4606      	mov	r6, r0
 8010d2c:	460d      	mov	r5, r1
 8010d2e:	460a      	mov	r2, r1
 8010d30:	4607      	mov	r7, r0
 8010d32:	4604      	mov	r4, r0
 8010d34:	d10e      	bne.n	8010d54 <__ieee754_sqrt+0x38>
 8010d36:	4602      	mov	r2, r0
 8010d38:	f7ef fbc6 	bl	80004c8 <__aeabi_dmul>
 8010d3c:	4602      	mov	r2, r0
 8010d3e:	460b      	mov	r3, r1
 8010d40:	4630      	mov	r0, r6
 8010d42:	4629      	mov	r1, r5
 8010d44:	f7ef fa0a 	bl	800015c <__adddf3>
 8010d48:	4606      	mov	r6, r0
 8010d4a:	460d      	mov	r5, r1
 8010d4c:	4630      	mov	r0, r6
 8010d4e:	4629      	mov	r1, r5
 8010d50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010d54:	2900      	cmp	r1, #0
 8010d56:	dc0d      	bgt.n	8010d74 <__ieee754_sqrt+0x58>
 8010d58:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
 8010d5c:	ea5c 0707 	orrs.w	r7, ip, r7
 8010d60:	d0f4      	beq.n	8010d4c <__ieee754_sqrt+0x30>
 8010d62:	b139      	cbz	r1, 8010d74 <__ieee754_sqrt+0x58>
 8010d64:	4602      	mov	r2, r0
 8010d66:	f7ef f9f7 	bl	8000158 <__aeabi_dsub>
 8010d6a:	4602      	mov	r2, r0
 8010d6c:	460b      	mov	r3, r1
 8010d6e:	f7ef fcd5 	bl	800071c <__aeabi_ddiv>
 8010d72:	e7e9      	b.n	8010d48 <__ieee754_sqrt+0x2c>
 8010d74:	1512      	asrs	r2, r2, #20
 8010d76:	d074      	beq.n	8010e62 <__ieee754_sqrt+0x146>
 8010d78:	2000      	movs	r0, #0
 8010d7a:	07d5      	lsls	r5, r2, #31
 8010d7c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8010d80:	f443 1180 	orr.w	r1, r3, #1048576	; 0x100000
 8010d84:	bf5e      	ittt	pl
 8010d86:	0fe3      	lsrpl	r3, r4, #31
 8010d88:	0064      	lslpl	r4, r4, #1
 8010d8a:	eb03 0141 	addpl.w	r1, r3, r1, lsl #1
 8010d8e:	0fe3      	lsrs	r3, r4, #31
 8010d90:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 8010d94:	eb03 0341 	add.w	r3, r3, r1, lsl #1
 8010d98:	2516      	movs	r5, #22
 8010d9a:	4601      	mov	r1, r0
 8010d9c:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8010da0:	1076      	asrs	r6, r6, #1
 8010da2:	0064      	lsls	r4, r4, #1
 8010da4:	188f      	adds	r7, r1, r2
 8010da6:	429f      	cmp	r7, r3
 8010da8:	bfde      	ittt	le
 8010daa:	1bdb      	suble	r3, r3, r7
 8010dac:	18b9      	addle	r1, r7, r2
 8010dae:	1880      	addle	r0, r0, r2
 8010db0:	005b      	lsls	r3, r3, #1
 8010db2:	3d01      	subs	r5, #1
 8010db4:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 8010db8:	ea4f 0252 	mov.w	r2, r2, lsr #1
 8010dbc:	ea4f 0444 	mov.w	r4, r4, lsl #1
 8010dc0:	d1f0      	bne.n	8010da4 <__ieee754_sqrt+0x88>
 8010dc2:	462a      	mov	r2, r5
 8010dc4:	f04f 0e20 	mov.w	lr, #32
 8010dc8:	f04f 4700 	mov.w	r7, #2147483648	; 0x80000000
 8010dcc:	428b      	cmp	r3, r1
 8010dce:	eb07 0c05 	add.w	ip, r7, r5
 8010dd2:	dc02      	bgt.n	8010dda <__ieee754_sqrt+0xbe>
 8010dd4:	d113      	bne.n	8010dfe <__ieee754_sqrt+0xe2>
 8010dd6:	45a4      	cmp	ip, r4
 8010dd8:	d811      	bhi.n	8010dfe <__ieee754_sqrt+0xe2>
 8010dda:	f1bc 0f00 	cmp.w	ip, #0
 8010dde:	eb0c 0507 	add.w	r5, ip, r7
 8010de2:	da43      	bge.n	8010e6c <__ieee754_sqrt+0x150>
 8010de4:	2d00      	cmp	r5, #0
 8010de6:	db41      	blt.n	8010e6c <__ieee754_sqrt+0x150>
 8010de8:	f101 0801 	add.w	r8, r1, #1
 8010dec:	1a5b      	subs	r3, r3, r1
 8010dee:	4641      	mov	r1, r8
 8010df0:	45a4      	cmp	ip, r4
 8010df2:	bf88      	it	hi
 8010df4:	f103 33ff 	addhi.w	r3, r3, #4294967295
 8010df8:	eba4 040c 	sub.w	r4, r4, ip
 8010dfc:	443a      	add	r2, r7
 8010dfe:	005b      	lsls	r3, r3, #1
 8010e00:	f1be 0e01 	subs.w	lr, lr, #1
 8010e04:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 8010e08:	ea4f 0757 	mov.w	r7, r7, lsr #1
 8010e0c:	ea4f 0444 	mov.w	r4, r4, lsl #1
 8010e10:	d1dc      	bne.n	8010dcc <__ieee754_sqrt+0xb0>
 8010e12:	4323      	orrs	r3, r4
 8010e14:	d006      	beq.n	8010e24 <__ieee754_sqrt+0x108>
 8010e16:	1c54      	adds	r4, r2, #1
 8010e18:	bf0b      	itete	eq
 8010e1a:	4672      	moveq	r2, lr
 8010e1c:	3201      	addne	r2, #1
 8010e1e:	3001      	addeq	r0, #1
 8010e20:	f022 0201 	bicne.w	r2, r2, #1
 8010e24:	1043      	asrs	r3, r0, #1
 8010e26:	07c1      	lsls	r1, r0, #31
 8010e28:	ea4f 0252 	mov.w	r2, r2, lsr #1
 8010e2c:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8010e30:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8010e34:	bf48      	it	mi
 8010e36:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 8010e3a:	4610      	mov	r0, r2
 8010e3c:	eb03 5106 	add.w	r1, r3, r6, lsl #20
 8010e40:	e782      	b.n	8010d48 <__ieee754_sqrt+0x2c>
 8010e42:	0ae3      	lsrs	r3, r4, #11
 8010e44:	3915      	subs	r1, #21
 8010e46:	0564      	lsls	r4, r4, #21
 8010e48:	2b00      	cmp	r3, #0
 8010e4a:	d0fa      	beq.n	8010e42 <__ieee754_sqrt+0x126>
 8010e4c:	02de      	lsls	r6, r3, #11
 8010e4e:	d50a      	bpl.n	8010e66 <__ieee754_sqrt+0x14a>
 8010e50:	f1c2 0020 	rsb	r0, r2, #32
 8010e54:	fa24 f000 	lsr.w	r0, r4, r0
 8010e58:	1e55      	subs	r5, r2, #1
 8010e5a:	4094      	lsls	r4, r2
 8010e5c:	4303      	orrs	r3, r0
 8010e5e:	1b4a      	subs	r2, r1, r5
 8010e60:	e78a      	b.n	8010d78 <__ieee754_sqrt+0x5c>
 8010e62:	4611      	mov	r1, r2
 8010e64:	e7f0      	b.n	8010e48 <__ieee754_sqrt+0x12c>
 8010e66:	005b      	lsls	r3, r3, #1
 8010e68:	3201      	adds	r2, #1
 8010e6a:	e7ef      	b.n	8010e4c <__ieee754_sqrt+0x130>
 8010e6c:	4688      	mov	r8, r1
 8010e6e:	e7bd      	b.n	8010dec <__ieee754_sqrt+0xd0>
 8010e70:	7ff00000 	.word	0x7ff00000

08010e74 <__ieee754_asinf>:
 8010e74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010e78:	f020 4800 	bic.w	r8, r0, #2147483648	; 0x80000000
 8010e7c:	f1b8 5f7e 	cmp.w	r8, #1065353216	; 0x3f800000
 8010e80:	4604      	mov	r4, r0
 8010e82:	4605      	mov	r5, r0
 8010e84:	d10c      	bne.n	8010ea0 <__ieee754_asinf+0x2c>
 8010e86:	498d      	ldr	r1, [pc, #564]	; (80110bc <__ieee754_asinf+0x248>)
 8010e88:	f7ef ff54 	bl	8000d34 <__aeabi_fmul>
 8010e8c:	498c      	ldr	r1, [pc, #560]	; (80110c0 <__ieee754_asinf+0x24c>)
 8010e8e:	4605      	mov	r5, r0
 8010e90:	4620      	mov	r0, r4
 8010e92:	f7ef ff4f 	bl	8000d34 <__aeabi_fmul>
 8010e96:	4601      	mov	r1, r0
 8010e98:	4628      	mov	r0, r5
 8010e9a:	f7ef fe43 	bl	8000b24 <__addsf3>
 8010e9e:	e006      	b.n	8010eae <__ieee754_asinf+0x3a>
 8010ea0:	dd07      	ble.n	8010eb2 <__ieee754_asinf+0x3e>
 8010ea2:	4601      	mov	r1, r0
 8010ea4:	f7ef fe3c 	bl	8000b20 <__aeabi_fsub>
 8010ea8:	4601      	mov	r1, r0
 8010eaa:	f7ef fff7 	bl	8000e9c <__aeabi_fdiv>
 8010eae:	4604      	mov	r4, r0
 8010eb0:	e00e      	b.n	8010ed0 <__ieee754_asinf+0x5c>
 8010eb2:	f1b8 5f7c 	cmp.w	r8, #1056964608	; 0x3f000000
 8010eb6:	da58      	bge.n	8010f6a <__ieee754_asinf+0xf6>
 8010eb8:	f1b8 5f48 	cmp.w	r8, #838860800	; 0x32000000
 8010ebc:	da0b      	bge.n	8010ed6 <__ieee754_asinf+0x62>
 8010ebe:	4981      	ldr	r1, [pc, #516]	; (80110c4 <__ieee754_asinf+0x250>)
 8010ec0:	f7ef fe30 	bl	8000b24 <__addsf3>
 8010ec4:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8010ec8:	f7f0 f8f0 	bl	80010ac <__aeabi_fcmpgt>
 8010ecc:	2800      	cmp	r0, #0
 8010ece:	d04c      	beq.n	8010f6a <__ieee754_asinf+0xf6>
 8010ed0:	4620      	mov	r0, r4
 8010ed2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010ed6:	4601      	mov	r1, r0
 8010ed8:	f7ef ff2c 	bl	8000d34 <__aeabi_fmul>
 8010edc:	4605      	mov	r5, r0
 8010ede:	497a      	ldr	r1, [pc, #488]	; (80110c8 <__ieee754_asinf+0x254>)
 8010ee0:	f7ef ff28 	bl	8000d34 <__aeabi_fmul>
 8010ee4:	4979      	ldr	r1, [pc, #484]	; (80110cc <__ieee754_asinf+0x258>)
 8010ee6:	f7ef fe1d 	bl	8000b24 <__addsf3>
 8010eea:	4629      	mov	r1, r5
 8010eec:	f7ef ff22 	bl	8000d34 <__aeabi_fmul>
 8010ef0:	4977      	ldr	r1, [pc, #476]	; (80110d0 <__ieee754_asinf+0x25c>)
 8010ef2:	f7ef fe15 	bl	8000b20 <__aeabi_fsub>
 8010ef6:	4629      	mov	r1, r5
 8010ef8:	f7ef ff1c 	bl	8000d34 <__aeabi_fmul>
 8010efc:	4975      	ldr	r1, [pc, #468]	; (80110d4 <__ieee754_asinf+0x260>)
 8010efe:	f7ef fe11 	bl	8000b24 <__addsf3>
 8010f02:	4629      	mov	r1, r5
 8010f04:	f7ef ff16 	bl	8000d34 <__aeabi_fmul>
 8010f08:	4973      	ldr	r1, [pc, #460]	; (80110d8 <__ieee754_asinf+0x264>)
 8010f0a:	f7ef fe09 	bl	8000b20 <__aeabi_fsub>
 8010f0e:	4629      	mov	r1, r5
 8010f10:	f7ef ff10 	bl	8000d34 <__aeabi_fmul>
 8010f14:	4971      	ldr	r1, [pc, #452]	; (80110dc <__ieee754_asinf+0x268>)
 8010f16:	f7ef fe05 	bl	8000b24 <__addsf3>
 8010f1a:	4629      	mov	r1, r5
 8010f1c:	f7ef ff0a 	bl	8000d34 <__aeabi_fmul>
 8010f20:	496f      	ldr	r1, [pc, #444]	; (80110e0 <__ieee754_asinf+0x26c>)
 8010f22:	4606      	mov	r6, r0
 8010f24:	4628      	mov	r0, r5
 8010f26:	f7ef ff05 	bl	8000d34 <__aeabi_fmul>
 8010f2a:	496e      	ldr	r1, [pc, #440]	; (80110e4 <__ieee754_asinf+0x270>)
 8010f2c:	f7ef fdf8 	bl	8000b20 <__aeabi_fsub>
 8010f30:	4629      	mov	r1, r5
 8010f32:	f7ef feff 	bl	8000d34 <__aeabi_fmul>
 8010f36:	496c      	ldr	r1, [pc, #432]	; (80110e8 <__ieee754_asinf+0x274>)
 8010f38:	f7ef fdf4 	bl	8000b24 <__addsf3>
 8010f3c:	4629      	mov	r1, r5
 8010f3e:	f7ef fef9 	bl	8000d34 <__aeabi_fmul>
 8010f42:	496a      	ldr	r1, [pc, #424]	; (80110ec <__ieee754_asinf+0x278>)
 8010f44:	f7ef fdec 	bl	8000b20 <__aeabi_fsub>
 8010f48:	4629      	mov	r1, r5
 8010f4a:	f7ef fef3 	bl	8000d34 <__aeabi_fmul>
 8010f4e:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8010f52:	f7ef fde7 	bl	8000b24 <__addsf3>
 8010f56:	4601      	mov	r1, r0
 8010f58:	4630      	mov	r0, r6
 8010f5a:	f7ef ff9f 	bl	8000e9c <__aeabi_fdiv>
 8010f5e:	4621      	mov	r1, r4
 8010f60:	f7ef fee8 	bl	8000d34 <__aeabi_fmul>
 8010f64:	4601      	mov	r1, r0
 8010f66:	4620      	mov	r0, r4
 8010f68:	e797      	b.n	8010e9a <__ieee754_asinf+0x26>
 8010f6a:	4620      	mov	r0, r4
 8010f6c:	f7ff f862 	bl	8010034 <fabsf>
 8010f70:	4601      	mov	r1, r0
 8010f72:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8010f76:	f7ef fdd3 	bl	8000b20 <__aeabi_fsub>
 8010f7a:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8010f7e:	f7ef fed9 	bl	8000d34 <__aeabi_fmul>
 8010f82:	4606      	mov	r6, r0
 8010f84:	4950      	ldr	r1, [pc, #320]	; (80110c8 <__ieee754_asinf+0x254>)
 8010f86:	f7ef fed5 	bl	8000d34 <__aeabi_fmul>
 8010f8a:	4950      	ldr	r1, [pc, #320]	; (80110cc <__ieee754_asinf+0x258>)
 8010f8c:	f7ef fdca 	bl	8000b24 <__addsf3>
 8010f90:	4631      	mov	r1, r6
 8010f92:	f7ef fecf 	bl	8000d34 <__aeabi_fmul>
 8010f96:	494e      	ldr	r1, [pc, #312]	; (80110d0 <__ieee754_asinf+0x25c>)
 8010f98:	f7ef fdc2 	bl	8000b20 <__aeabi_fsub>
 8010f9c:	4631      	mov	r1, r6
 8010f9e:	f7ef fec9 	bl	8000d34 <__aeabi_fmul>
 8010fa2:	494c      	ldr	r1, [pc, #304]	; (80110d4 <__ieee754_asinf+0x260>)
 8010fa4:	f7ef fdbe 	bl	8000b24 <__addsf3>
 8010fa8:	4631      	mov	r1, r6
 8010faa:	f7ef fec3 	bl	8000d34 <__aeabi_fmul>
 8010fae:	494a      	ldr	r1, [pc, #296]	; (80110d8 <__ieee754_asinf+0x264>)
 8010fb0:	f7ef fdb6 	bl	8000b20 <__aeabi_fsub>
 8010fb4:	4631      	mov	r1, r6
 8010fb6:	f7ef febd 	bl	8000d34 <__aeabi_fmul>
 8010fba:	4948      	ldr	r1, [pc, #288]	; (80110dc <__ieee754_asinf+0x268>)
 8010fbc:	f7ef fdb2 	bl	8000b24 <__addsf3>
 8010fc0:	4631      	mov	r1, r6
 8010fc2:	f7ef feb7 	bl	8000d34 <__aeabi_fmul>
 8010fc6:	4946      	ldr	r1, [pc, #280]	; (80110e0 <__ieee754_asinf+0x26c>)
 8010fc8:	4681      	mov	r9, r0
 8010fca:	4630      	mov	r0, r6
 8010fcc:	f7ef feb2 	bl	8000d34 <__aeabi_fmul>
 8010fd0:	4944      	ldr	r1, [pc, #272]	; (80110e4 <__ieee754_asinf+0x270>)
 8010fd2:	f7ef fda5 	bl	8000b20 <__aeabi_fsub>
 8010fd6:	4631      	mov	r1, r6
 8010fd8:	f7ef feac 	bl	8000d34 <__aeabi_fmul>
 8010fdc:	4942      	ldr	r1, [pc, #264]	; (80110e8 <__ieee754_asinf+0x274>)
 8010fde:	f7ef fda1 	bl	8000b24 <__addsf3>
 8010fe2:	4631      	mov	r1, r6
 8010fe4:	f7ef fea6 	bl	8000d34 <__aeabi_fmul>
 8010fe8:	4940      	ldr	r1, [pc, #256]	; (80110ec <__ieee754_asinf+0x278>)
 8010fea:	f7ef fd99 	bl	8000b20 <__aeabi_fsub>
 8010fee:	4631      	mov	r1, r6
 8010ff0:	f7ef fea0 	bl	8000d34 <__aeabi_fmul>
 8010ff4:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8010ff8:	f7ef fd94 	bl	8000b24 <__addsf3>
 8010ffc:	4682      	mov	sl, r0
 8010ffe:	4630      	mov	r0, r6
 8011000:	f000 fa60 	bl	80114c4 <__ieee754_sqrtf>
 8011004:	4b3a      	ldr	r3, [pc, #232]	; (80110f0 <__ieee754_asinf+0x27c>)
 8011006:	4607      	mov	r7, r0
 8011008:	4598      	cmp	r8, r3
 801100a:	dd1a      	ble.n	8011042 <__ieee754_asinf+0x1ce>
 801100c:	4651      	mov	r1, sl
 801100e:	4648      	mov	r0, r9
 8011010:	f7ef ff44 	bl	8000e9c <__aeabi_fdiv>
 8011014:	4639      	mov	r1, r7
 8011016:	f7ef fe8d 	bl	8000d34 <__aeabi_fmul>
 801101a:	4639      	mov	r1, r7
 801101c:	f7ef fd82 	bl	8000b24 <__addsf3>
 8011020:	4601      	mov	r1, r0
 8011022:	f7ef fd7f 	bl	8000b24 <__addsf3>
 8011026:	4933      	ldr	r1, [pc, #204]	; (80110f4 <__ieee754_asinf+0x280>)
 8011028:	f7ef fd7c 	bl	8000b24 <__addsf3>
 801102c:	4601      	mov	r1, r0
 801102e:	4823      	ldr	r0, [pc, #140]	; (80110bc <__ieee754_asinf+0x248>)
 8011030:	f7ef fd76 	bl	8000b20 <__aeabi_fsub>
 8011034:	2d00      	cmp	r5, #0
 8011036:	4604      	mov	r4, r0
 8011038:	f73f af4a 	bgt.w	8010ed0 <__ieee754_asinf+0x5c>
 801103c:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8011040:	e735      	b.n	8010eae <__ieee754_asinf+0x3a>
 8011042:	4601      	mov	r1, r0
 8011044:	f420 687f 	bic.w	r8, r0, #4080	; 0xff0
 8011048:	f7ef fd6c 	bl	8000b24 <__addsf3>
 801104c:	4651      	mov	r1, sl
 801104e:	4604      	mov	r4, r0
 8011050:	4648      	mov	r0, r9
 8011052:	f7ef ff23 	bl	8000e9c <__aeabi_fdiv>
 8011056:	4601      	mov	r1, r0
 8011058:	4620      	mov	r0, r4
 801105a:	f7ef fe6b 	bl	8000d34 <__aeabi_fmul>
 801105e:	f028 080f 	bic.w	r8, r8, #15
 8011062:	4681      	mov	r9, r0
 8011064:	4641      	mov	r1, r8
 8011066:	4640      	mov	r0, r8
 8011068:	f7ef fe64 	bl	8000d34 <__aeabi_fmul>
 801106c:	4601      	mov	r1, r0
 801106e:	4630      	mov	r0, r6
 8011070:	f7ef fd56 	bl	8000b20 <__aeabi_fsub>
 8011074:	4641      	mov	r1, r8
 8011076:	4604      	mov	r4, r0
 8011078:	4638      	mov	r0, r7
 801107a:	f7ef fd53 	bl	8000b24 <__addsf3>
 801107e:	4601      	mov	r1, r0
 8011080:	4620      	mov	r0, r4
 8011082:	f7ef ff0b 	bl	8000e9c <__aeabi_fdiv>
 8011086:	4601      	mov	r1, r0
 8011088:	f7ef fd4c 	bl	8000b24 <__addsf3>
 801108c:	4601      	mov	r1, r0
 801108e:	480c      	ldr	r0, [pc, #48]	; (80110c0 <__ieee754_asinf+0x24c>)
 8011090:	f7ef fd46 	bl	8000b20 <__aeabi_fsub>
 8011094:	4601      	mov	r1, r0
 8011096:	4648      	mov	r0, r9
 8011098:	f7ef fd42 	bl	8000b20 <__aeabi_fsub>
 801109c:	4641      	mov	r1, r8
 801109e:	4604      	mov	r4, r0
 80110a0:	4640      	mov	r0, r8
 80110a2:	f7ef fd3f 	bl	8000b24 <__addsf3>
 80110a6:	4601      	mov	r1, r0
 80110a8:	4813      	ldr	r0, [pc, #76]	; (80110f8 <__ieee754_asinf+0x284>)
 80110aa:	f7ef fd39 	bl	8000b20 <__aeabi_fsub>
 80110ae:	4601      	mov	r1, r0
 80110b0:	4620      	mov	r0, r4
 80110b2:	f7ef fd35 	bl	8000b20 <__aeabi_fsub>
 80110b6:	4601      	mov	r1, r0
 80110b8:	480f      	ldr	r0, [pc, #60]	; (80110f8 <__ieee754_asinf+0x284>)
 80110ba:	e7b9      	b.n	8011030 <__ieee754_asinf+0x1bc>
 80110bc:	3fc90fdb 	.word	0x3fc90fdb
 80110c0:	b33bbd2e 	.word	0xb33bbd2e
 80110c4:	7149f2ca 	.word	0x7149f2ca
 80110c8:	3811ef08 	.word	0x3811ef08
 80110cc:	3a4f7f04 	.word	0x3a4f7f04
 80110d0:	3d241146 	.word	0x3d241146
 80110d4:	3e4e0aa8 	.word	0x3e4e0aa8
 80110d8:	3ea6b090 	.word	0x3ea6b090
 80110dc:	3e2aaaab 	.word	0x3e2aaaab
 80110e0:	3d9dc62e 	.word	0x3d9dc62e
 80110e4:	3f303361 	.word	0x3f303361
 80110e8:	4001572d 	.word	0x4001572d
 80110ec:	4019d139 	.word	0x4019d139
 80110f0:	3f799999 	.word	0x3f799999
 80110f4:	333bbd2e 	.word	0x333bbd2e
 80110f8:	3f490fdb 	.word	0x3f490fdb

080110fc <__ieee754_atan2f>:
 80110fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80110fe:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8011102:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
 8011106:	4603      	mov	r3, r0
 8011108:	dc05      	bgt.n	8011116 <__ieee754_atan2f+0x1a>
 801110a:	f020 4200 	bic.w	r2, r0, #2147483648	; 0x80000000
 801110e:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 8011112:	4607      	mov	r7, r0
 8011114:	dd04      	ble.n	8011120 <__ieee754_atan2f+0x24>
 8011116:	4618      	mov	r0, r3
 8011118:	f7ef fd04 	bl	8000b24 <__addsf3>
 801111c:	4603      	mov	r3, r0
 801111e:	e011      	b.n	8011144 <__ieee754_atan2f+0x48>
 8011120:	f1b1 5f7e 	cmp.w	r1, #1065353216	; 0x3f800000
 8011124:	d103      	bne.n	801112e <__ieee754_atan2f+0x32>
 8011126:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 801112a:	f7fe be43 	b.w	800fdb4 <atanf>
 801112e:	178c      	asrs	r4, r1, #30
 8011130:	f004 0402 	and.w	r4, r4, #2
 8011134:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 8011138:	b932      	cbnz	r2, 8011148 <__ieee754_atan2f+0x4c>
 801113a:	2c02      	cmp	r4, #2
 801113c:	d04c      	beq.n	80111d8 <__ieee754_atan2f+0xdc>
 801113e:	2c03      	cmp	r4, #3
 8011140:	d100      	bne.n	8011144 <__ieee754_atan2f+0x48>
 8011142:	4b29      	ldr	r3, [pc, #164]	; (80111e8 <__ieee754_atan2f+0xec>)
 8011144:	4618      	mov	r0, r3
 8011146:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011148:	b91e      	cbnz	r6, 8011152 <__ieee754_atan2f+0x56>
 801114a:	2f00      	cmp	r7, #0
 801114c:	da4a      	bge.n	80111e4 <__ieee754_atan2f+0xe8>
 801114e:	4b27      	ldr	r3, [pc, #156]	; (80111ec <__ieee754_atan2f+0xf0>)
 8011150:	e7f8      	b.n	8011144 <__ieee754_atan2f+0x48>
 8011152:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
 8011156:	d10e      	bne.n	8011176 <__ieee754_atan2f+0x7a>
 8011158:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 801115c:	f104 34ff 	add.w	r4, r4, #4294967295
 8011160:	d105      	bne.n	801116e <__ieee754_atan2f+0x72>
 8011162:	2c02      	cmp	r4, #2
 8011164:	d83a      	bhi.n	80111dc <__ieee754_atan2f+0xe0>
 8011166:	4b22      	ldr	r3, [pc, #136]	; (80111f0 <__ieee754_atan2f+0xf4>)
 8011168:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 801116c:	e7ea      	b.n	8011144 <__ieee754_atan2f+0x48>
 801116e:	2c02      	cmp	r4, #2
 8011170:	d836      	bhi.n	80111e0 <__ieee754_atan2f+0xe4>
 8011172:	4b20      	ldr	r3, [pc, #128]	; (80111f4 <__ieee754_atan2f+0xf8>)
 8011174:	e7f8      	b.n	8011168 <__ieee754_atan2f+0x6c>
 8011176:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 801117a:	d0e6      	beq.n	801114a <__ieee754_atan2f+0x4e>
 801117c:	1b92      	subs	r2, r2, r6
 801117e:	f1b2 5ff4 	cmp.w	r2, #511705088	; 0x1e800000
 8011182:	ea4f 50e2 	mov.w	r0, r2, asr #23
 8011186:	da17      	bge.n	80111b8 <__ieee754_atan2f+0xbc>
 8011188:	2900      	cmp	r1, #0
 801118a:	da01      	bge.n	8011190 <__ieee754_atan2f+0x94>
 801118c:	303c      	adds	r0, #60	; 0x3c
 801118e:	db15      	blt.n	80111bc <__ieee754_atan2f+0xc0>
 8011190:	4618      	mov	r0, r3
 8011192:	f7ef fe83 	bl	8000e9c <__aeabi_fdiv>
 8011196:	f7fe ff4d 	bl	8010034 <fabsf>
 801119a:	f7fe fe0b 	bl	800fdb4 <atanf>
 801119e:	4603      	mov	r3, r0
 80111a0:	2c01      	cmp	r4, #1
 80111a2:	d00d      	beq.n	80111c0 <__ieee754_atan2f+0xc4>
 80111a4:	2c02      	cmp	r4, #2
 80111a6:	d00e      	beq.n	80111c6 <__ieee754_atan2f+0xca>
 80111a8:	2c00      	cmp	r4, #0
 80111aa:	d0cb      	beq.n	8011144 <__ieee754_atan2f+0x48>
 80111ac:	4912      	ldr	r1, [pc, #72]	; (80111f8 <__ieee754_atan2f+0xfc>)
 80111ae:	4618      	mov	r0, r3
 80111b0:	f7ef fcb8 	bl	8000b24 <__addsf3>
 80111b4:	4911      	ldr	r1, [pc, #68]	; (80111fc <__ieee754_atan2f+0x100>)
 80111b6:	e00c      	b.n	80111d2 <__ieee754_atan2f+0xd6>
 80111b8:	4b11      	ldr	r3, [pc, #68]	; (8011200 <__ieee754_atan2f+0x104>)
 80111ba:	e7f1      	b.n	80111a0 <__ieee754_atan2f+0xa4>
 80111bc:	2300      	movs	r3, #0
 80111be:	e7ef      	b.n	80111a0 <__ieee754_atan2f+0xa4>
 80111c0:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80111c4:	e7be      	b.n	8011144 <__ieee754_atan2f+0x48>
 80111c6:	490c      	ldr	r1, [pc, #48]	; (80111f8 <__ieee754_atan2f+0xfc>)
 80111c8:	4618      	mov	r0, r3
 80111ca:	f7ef fcab 	bl	8000b24 <__addsf3>
 80111ce:	4601      	mov	r1, r0
 80111d0:	480a      	ldr	r0, [pc, #40]	; (80111fc <__ieee754_atan2f+0x100>)
 80111d2:	f7ef fca5 	bl	8000b20 <__aeabi_fsub>
 80111d6:	e7a1      	b.n	801111c <__ieee754_atan2f+0x20>
 80111d8:	4b08      	ldr	r3, [pc, #32]	; (80111fc <__ieee754_atan2f+0x100>)
 80111da:	e7b3      	b.n	8011144 <__ieee754_atan2f+0x48>
 80111dc:	4b09      	ldr	r3, [pc, #36]	; (8011204 <__ieee754_atan2f+0x108>)
 80111de:	e7b1      	b.n	8011144 <__ieee754_atan2f+0x48>
 80111e0:	2300      	movs	r3, #0
 80111e2:	e7af      	b.n	8011144 <__ieee754_atan2f+0x48>
 80111e4:	4b06      	ldr	r3, [pc, #24]	; (8011200 <__ieee754_atan2f+0x104>)
 80111e6:	e7ad      	b.n	8011144 <__ieee754_atan2f+0x48>
 80111e8:	c0490fdb 	.word	0xc0490fdb
 80111ec:	bfc90fdb 	.word	0xbfc90fdb
 80111f0:	08012188 	.word	0x08012188
 80111f4:	08012194 	.word	0x08012194
 80111f8:	33bbbd2e 	.word	0x33bbbd2e
 80111fc:	40490fdb 	.word	0x40490fdb
 8011200:	3fc90fdb 	.word	0x3fc90fdb
 8011204:	3f490fdb 	.word	0x3f490fdb

08011208 <__ieee754_rem_pio2f>:
 8011208:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801120c:	4aa0      	ldr	r2, [pc, #640]	; (8011490 <__ieee754_rem_pio2f+0x288>)
 801120e:	f020 4600 	bic.w	r6, r0, #2147483648	; 0x80000000
 8011212:	4296      	cmp	r6, r2
 8011214:	460c      	mov	r4, r1
 8011216:	4682      	mov	sl, r0
 8011218:	b087      	sub	sp, #28
 801121a:	dc04      	bgt.n	8011226 <__ieee754_rem_pio2f+0x1e>
 801121c:	2300      	movs	r3, #0
 801121e:	6008      	str	r0, [r1, #0]
 8011220:	604b      	str	r3, [r1, #4]
 8011222:	2500      	movs	r5, #0
 8011224:	e01a      	b.n	801125c <__ieee754_rem_pio2f+0x54>
 8011226:	4a9b      	ldr	r2, [pc, #620]	; (8011494 <__ieee754_rem_pio2f+0x28c>)
 8011228:	4296      	cmp	r6, r2
 801122a:	dc4b      	bgt.n	80112c4 <__ieee754_rem_pio2f+0xbc>
 801122c:	2800      	cmp	r0, #0
 801122e:	499a      	ldr	r1, [pc, #616]	; (8011498 <__ieee754_rem_pio2f+0x290>)
 8011230:	4f9a      	ldr	r7, [pc, #616]	; (801149c <__ieee754_rem_pio2f+0x294>)
 8011232:	f026 060f 	bic.w	r6, r6, #15
 8011236:	dd23      	ble.n	8011280 <__ieee754_rem_pio2f+0x78>
 8011238:	f7ef fc72 	bl	8000b20 <__aeabi_fsub>
 801123c:	42be      	cmp	r6, r7
 801123e:	4605      	mov	r5, r0
 8011240:	d010      	beq.n	8011264 <__ieee754_rem_pio2f+0x5c>
 8011242:	4997      	ldr	r1, [pc, #604]	; (80114a0 <__ieee754_rem_pio2f+0x298>)
 8011244:	f7ef fc6c 	bl	8000b20 <__aeabi_fsub>
 8011248:	4601      	mov	r1, r0
 801124a:	6020      	str	r0, [r4, #0]
 801124c:	4628      	mov	r0, r5
 801124e:	f7ef fc67 	bl	8000b20 <__aeabi_fsub>
 8011252:	4993      	ldr	r1, [pc, #588]	; (80114a0 <__ieee754_rem_pio2f+0x298>)
 8011254:	f7ef fc64 	bl	8000b20 <__aeabi_fsub>
 8011258:	2501      	movs	r5, #1
 801125a:	6060      	str	r0, [r4, #4]
 801125c:	4628      	mov	r0, r5
 801125e:	b007      	add	sp, #28
 8011260:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011264:	498f      	ldr	r1, [pc, #572]	; (80114a4 <__ieee754_rem_pio2f+0x29c>)
 8011266:	f7ef fc5b 	bl	8000b20 <__aeabi_fsub>
 801126a:	498f      	ldr	r1, [pc, #572]	; (80114a8 <__ieee754_rem_pio2f+0x2a0>)
 801126c:	4605      	mov	r5, r0
 801126e:	f7ef fc57 	bl	8000b20 <__aeabi_fsub>
 8011272:	4601      	mov	r1, r0
 8011274:	6020      	str	r0, [r4, #0]
 8011276:	4628      	mov	r0, r5
 8011278:	f7ef fc52 	bl	8000b20 <__aeabi_fsub>
 801127c:	498a      	ldr	r1, [pc, #552]	; (80114a8 <__ieee754_rem_pio2f+0x2a0>)
 801127e:	e7e9      	b.n	8011254 <__ieee754_rem_pio2f+0x4c>
 8011280:	f7ef fc50 	bl	8000b24 <__addsf3>
 8011284:	42be      	cmp	r6, r7
 8011286:	4605      	mov	r5, r0
 8011288:	d00e      	beq.n	80112a8 <__ieee754_rem_pio2f+0xa0>
 801128a:	4985      	ldr	r1, [pc, #532]	; (80114a0 <__ieee754_rem_pio2f+0x298>)
 801128c:	f7ef fc4a 	bl	8000b24 <__addsf3>
 8011290:	4601      	mov	r1, r0
 8011292:	6020      	str	r0, [r4, #0]
 8011294:	4628      	mov	r0, r5
 8011296:	f7ef fc43 	bl	8000b20 <__aeabi_fsub>
 801129a:	4981      	ldr	r1, [pc, #516]	; (80114a0 <__ieee754_rem_pio2f+0x298>)
 801129c:	f7ef fc42 	bl	8000b24 <__addsf3>
 80112a0:	f04f 35ff 	mov.w	r5, #4294967295
 80112a4:	6060      	str	r0, [r4, #4]
 80112a6:	e7d9      	b.n	801125c <__ieee754_rem_pio2f+0x54>
 80112a8:	497e      	ldr	r1, [pc, #504]	; (80114a4 <__ieee754_rem_pio2f+0x29c>)
 80112aa:	f7ef fc3b 	bl	8000b24 <__addsf3>
 80112ae:	497e      	ldr	r1, [pc, #504]	; (80114a8 <__ieee754_rem_pio2f+0x2a0>)
 80112b0:	4605      	mov	r5, r0
 80112b2:	f7ef fc37 	bl	8000b24 <__addsf3>
 80112b6:	4601      	mov	r1, r0
 80112b8:	6020      	str	r0, [r4, #0]
 80112ba:	4628      	mov	r0, r5
 80112bc:	f7ef fc30 	bl	8000b20 <__aeabi_fsub>
 80112c0:	4979      	ldr	r1, [pc, #484]	; (80114a8 <__ieee754_rem_pio2f+0x2a0>)
 80112c2:	e7eb      	b.n	801129c <__ieee754_rem_pio2f+0x94>
 80112c4:	4a79      	ldr	r2, [pc, #484]	; (80114ac <__ieee754_rem_pio2f+0x2a4>)
 80112c6:	4296      	cmp	r6, r2
 80112c8:	f300 8091 	bgt.w	80113ee <__ieee754_rem_pio2f+0x1e6>
 80112cc:	f7fe feb2 	bl	8010034 <fabsf>
 80112d0:	4977      	ldr	r1, [pc, #476]	; (80114b0 <__ieee754_rem_pio2f+0x2a8>)
 80112d2:	4607      	mov	r7, r0
 80112d4:	f7ef fd2e 	bl	8000d34 <__aeabi_fmul>
 80112d8:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 80112dc:	f7ef fc22 	bl	8000b24 <__addsf3>
 80112e0:	f7ef ff04 	bl	80010ec <__aeabi_f2iz>
 80112e4:	4605      	mov	r5, r0
 80112e6:	f7ef fcd1 	bl	8000c8c <__aeabi_i2f>
 80112ea:	496b      	ldr	r1, [pc, #428]	; (8011498 <__ieee754_rem_pio2f+0x290>)
 80112ec:	4681      	mov	r9, r0
 80112ee:	f7ef fd21 	bl	8000d34 <__aeabi_fmul>
 80112f2:	4601      	mov	r1, r0
 80112f4:	4638      	mov	r0, r7
 80112f6:	f7ef fc13 	bl	8000b20 <__aeabi_fsub>
 80112fa:	4969      	ldr	r1, [pc, #420]	; (80114a0 <__ieee754_rem_pio2f+0x298>)
 80112fc:	4680      	mov	r8, r0
 80112fe:	4648      	mov	r0, r9
 8011300:	f7ef fd18 	bl	8000d34 <__aeabi_fmul>
 8011304:	2d1f      	cmp	r5, #31
 8011306:	4607      	mov	r7, r0
 8011308:	dc0c      	bgt.n	8011324 <__ieee754_rem_pio2f+0x11c>
 801130a:	4a6a      	ldr	r2, [pc, #424]	; (80114b4 <__ieee754_rem_pio2f+0x2ac>)
 801130c:	1e69      	subs	r1, r5, #1
 801130e:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 8011312:	f026 03ff 	bic.w	r3, r6, #255	; 0xff
 8011316:	4293      	cmp	r3, r2
 8011318:	d004      	beq.n	8011324 <__ieee754_rem_pio2f+0x11c>
 801131a:	4639      	mov	r1, r7
 801131c:	4640      	mov	r0, r8
 801131e:	f7ef fbff 	bl	8000b20 <__aeabi_fsub>
 8011322:	e00b      	b.n	801133c <__ieee754_rem_pio2f+0x134>
 8011324:	4639      	mov	r1, r7
 8011326:	4640      	mov	r0, r8
 8011328:	f7ef fbfa 	bl	8000b20 <__aeabi_fsub>
 801132c:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 8011330:	ea4f 5be6 	mov.w	fp, r6, asr #23
 8011334:	ebc3 56d6 	rsb	r6, r3, r6, lsr #23
 8011338:	2e08      	cmp	r6, #8
 801133a:	dc01      	bgt.n	8011340 <__ieee754_rem_pio2f+0x138>
 801133c:	6020      	str	r0, [r4, #0]
 801133e:	e026      	b.n	801138e <__ieee754_rem_pio2f+0x186>
 8011340:	4958      	ldr	r1, [pc, #352]	; (80114a4 <__ieee754_rem_pio2f+0x29c>)
 8011342:	4648      	mov	r0, r9
 8011344:	f7ef fcf6 	bl	8000d34 <__aeabi_fmul>
 8011348:	4607      	mov	r7, r0
 801134a:	4601      	mov	r1, r0
 801134c:	4640      	mov	r0, r8
 801134e:	f7ef fbe7 	bl	8000b20 <__aeabi_fsub>
 8011352:	4601      	mov	r1, r0
 8011354:	4606      	mov	r6, r0
 8011356:	4640      	mov	r0, r8
 8011358:	f7ef fbe2 	bl	8000b20 <__aeabi_fsub>
 801135c:	4639      	mov	r1, r7
 801135e:	f7ef fbdf 	bl	8000b20 <__aeabi_fsub>
 8011362:	4607      	mov	r7, r0
 8011364:	4950      	ldr	r1, [pc, #320]	; (80114a8 <__ieee754_rem_pio2f+0x2a0>)
 8011366:	4648      	mov	r0, r9
 8011368:	f7ef fce4 	bl	8000d34 <__aeabi_fmul>
 801136c:	4639      	mov	r1, r7
 801136e:	f7ef fbd7 	bl	8000b20 <__aeabi_fsub>
 8011372:	4601      	mov	r1, r0
 8011374:	4607      	mov	r7, r0
 8011376:	4630      	mov	r0, r6
 8011378:	f7ef fbd2 	bl	8000b20 <__aeabi_fsub>
 801137c:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 8011380:	ebab 0b03 	sub.w	fp, fp, r3
 8011384:	f1bb 0f19 	cmp.w	fp, #25
 8011388:	dc16      	bgt.n	80113b8 <__ieee754_rem_pio2f+0x1b0>
 801138a:	46b0      	mov	r8, r6
 801138c:	6020      	str	r0, [r4, #0]
 801138e:	6826      	ldr	r6, [r4, #0]
 8011390:	4640      	mov	r0, r8
 8011392:	4631      	mov	r1, r6
 8011394:	f7ef fbc4 	bl	8000b20 <__aeabi_fsub>
 8011398:	4639      	mov	r1, r7
 801139a:	f7ef fbc1 	bl	8000b20 <__aeabi_fsub>
 801139e:	f1ba 0f00 	cmp.w	sl, #0
 80113a2:	6060      	str	r0, [r4, #4]
 80113a4:	f6bf af5a 	bge.w	801125c <__ieee754_rem_pio2f+0x54>
 80113a8:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
 80113ac:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 80113b0:	6026      	str	r6, [r4, #0]
 80113b2:	6060      	str	r0, [r4, #4]
 80113b4:	426d      	negs	r5, r5
 80113b6:	e751      	b.n	801125c <__ieee754_rem_pio2f+0x54>
 80113b8:	493f      	ldr	r1, [pc, #252]	; (80114b8 <__ieee754_rem_pio2f+0x2b0>)
 80113ba:	4648      	mov	r0, r9
 80113bc:	f7ef fcba 	bl	8000d34 <__aeabi_fmul>
 80113c0:	4607      	mov	r7, r0
 80113c2:	4601      	mov	r1, r0
 80113c4:	4630      	mov	r0, r6
 80113c6:	f7ef fbab 	bl	8000b20 <__aeabi_fsub>
 80113ca:	4601      	mov	r1, r0
 80113cc:	4680      	mov	r8, r0
 80113ce:	4630      	mov	r0, r6
 80113d0:	f7ef fba6 	bl	8000b20 <__aeabi_fsub>
 80113d4:	4639      	mov	r1, r7
 80113d6:	f7ef fba3 	bl	8000b20 <__aeabi_fsub>
 80113da:	4606      	mov	r6, r0
 80113dc:	4937      	ldr	r1, [pc, #220]	; (80114bc <__ieee754_rem_pio2f+0x2b4>)
 80113de:	4648      	mov	r0, r9
 80113e0:	f7ef fca8 	bl	8000d34 <__aeabi_fmul>
 80113e4:	4631      	mov	r1, r6
 80113e6:	f7ef fb9b 	bl	8000b20 <__aeabi_fsub>
 80113ea:	4607      	mov	r7, r0
 80113ec:	e795      	b.n	801131a <__ieee754_rem_pio2f+0x112>
 80113ee:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
 80113f2:	db05      	blt.n	8011400 <__ieee754_rem_pio2f+0x1f8>
 80113f4:	4601      	mov	r1, r0
 80113f6:	f7ef fb93 	bl	8000b20 <__aeabi_fsub>
 80113fa:	6060      	str	r0, [r4, #4]
 80113fc:	6020      	str	r0, [r4, #0]
 80113fe:	e710      	b.n	8011222 <__ieee754_rem_pio2f+0x1a>
 8011400:	15f7      	asrs	r7, r6, #23
 8011402:	3f86      	subs	r7, #134	; 0x86
 8011404:	eba6 56c7 	sub.w	r6, r6, r7, lsl #23
 8011408:	4630      	mov	r0, r6
 801140a:	f7ef fe6f 	bl	80010ec <__aeabi_f2iz>
 801140e:	f7ef fc3d 	bl	8000c8c <__aeabi_i2f>
 8011412:	4601      	mov	r1, r0
 8011414:	9003      	str	r0, [sp, #12]
 8011416:	4630      	mov	r0, r6
 8011418:	f7ef fb82 	bl	8000b20 <__aeabi_fsub>
 801141c:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 8011420:	f7ef fc88 	bl	8000d34 <__aeabi_fmul>
 8011424:	4606      	mov	r6, r0
 8011426:	f7ef fe61 	bl	80010ec <__aeabi_f2iz>
 801142a:	f7ef fc2f 	bl	8000c8c <__aeabi_i2f>
 801142e:	4601      	mov	r1, r0
 8011430:	9004      	str	r0, [sp, #16]
 8011432:	4605      	mov	r5, r0
 8011434:	4630      	mov	r0, r6
 8011436:	f7ef fb73 	bl	8000b20 <__aeabi_fsub>
 801143a:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 801143e:	f7ef fc79 	bl	8000d34 <__aeabi_fmul>
 8011442:	2100      	movs	r1, #0
 8011444:	9005      	str	r0, [sp, #20]
 8011446:	f7ef fe09 	bl	800105c <__aeabi_fcmpeq>
 801144a:	b1f0      	cbz	r0, 801148a <__ieee754_rem_pio2f+0x282>
 801144c:	2100      	movs	r1, #0
 801144e:	4628      	mov	r0, r5
 8011450:	f7ef fe04 	bl	800105c <__aeabi_fcmpeq>
 8011454:	2800      	cmp	r0, #0
 8011456:	bf14      	ite	ne
 8011458:	2301      	movne	r3, #1
 801145a:	2302      	moveq	r3, #2
 801145c:	4a18      	ldr	r2, [pc, #96]	; (80114c0 <__ieee754_rem_pio2f+0x2b8>)
 801145e:	4621      	mov	r1, r4
 8011460:	9201      	str	r2, [sp, #4]
 8011462:	2202      	movs	r2, #2
 8011464:	a803      	add	r0, sp, #12
 8011466:	9200      	str	r2, [sp, #0]
 8011468:	463a      	mov	r2, r7
 801146a:	f000 f8fd 	bl	8011668 <__kernel_rem_pio2f>
 801146e:	f1ba 0f00 	cmp.w	sl, #0
 8011472:	4605      	mov	r5, r0
 8011474:	f6bf aef2 	bge.w	801125c <__ieee754_rem_pio2f+0x54>
 8011478:	6823      	ldr	r3, [r4, #0]
 801147a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 801147e:	6023      	str	r3, [r4, #0]
 8011480:	6863      	ldr	r3, [r4, #4]
 8011482:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8011486:	6063      	str	r3, [r4, #4]
 8011488:	e794      	b.n	80113b4 <__ieee754_rem_pio2f+0x1ac>
 801148a:	2303      	movs	r3, #3
 801148c:	e7e6      	b.n	801145c <__ieee754_rem_pio2f+0x254>
 801148e:	bf00      	nop
 8011490:	3f490fd8 	.word	0x3f490fd8
 8011494:	4016cbe3 	.word	0x4016cbe3
 8011498:	3fc90f80 	.word	0x3fc90f80
 801149c:	3fc90fd0 	.word	0x3fc90fd0
 80114a0:	37354443 	.word	0x37354443
 80114a4:	37354400 	.word	0x37354400
 80114a8:	2e85a308 	.word	0x2e85a308
 80114ac:	43490f80 	.word	0x43490f80
 80114b0:	3f22f984 	.word	0x3f22f984
 80114b4:	080121a0 	.word	0x080121a0
 80114b8:	2e85a300 	.word	0x2e85a300
 80114bc:	248d3132 	.word	0x248d3132
 80114c0:	08012220 	.word	0x08012220

080114c4 <__ieee754_sqrtf>:
 80114c4:	f020 4200 	bic.w	r2, r0, #2147483648	; 0x80000000
 80114c8:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 80114cc:	b570      	push	{r4, r5, r6, lr}
 80114ce:	4603      	mov	r3, r0
 80114d0:	4604      	mov	r4, r0
 80114d2:	d309      	bcc.n	80114e8 <__ieee754_sqrtf+0x24>
 80114d4:	4601      	mov	r1, r0
 80114d6:	f7ef fc2d 	bl	8000d34 <__aeabi_fmul>
 80114da:	4601      	mov	r1, r0
 80114dc:	4620      	mov	r0, r4
 80114de:	f7ef fb21 	bl	8000b24 <__addsf3>
 80114e2:	4604      	mov	r4, r0
 80114e4:	4620      	mov	r0, r4
 80114e6:	bd70      	pop	{r4, r5, r6, pc}
 80114e8:	2a00      	cmp	r2, #0
 80114ea:	d0fb      	beq.n	80114e4 <__ieee754_sqrtf+0x20>
 80114ec:	2800      	cmp	r0, #0
 80114ee:	da06      	bge.n	80114fe <__ieee754_sqrtf+0x3a>
 80114f0:	4601      	mov	r1, r0
 80114f2:	f7ef fb15 	bl	8000b20 <__aeabi_fsub>
 80114f6:	4601      	mov	r1, r0
 80114f8:	f7ef fcd0 	bl	8000e9c <__aeabi_fdiv>
 80114fc:	e7f1      	b.n	80114e2 <__ieee754_sqrtf+0x1e>
 80114fe:	f010 42ff 	ands.w	r2, r0, #2139095040	; 0x7f800000
 8011502:	ea4f 51e0 	mov.w	r1, r0, asr #23
 8011506:	d029      	beq.n	801155c <__ieee754_sqrtf+0x98>
 8011508:	f3c3 0216 	ubfx	r2, r3, #0, #23
 801150c:	07cb      	lsls	r3, r1, #31
 801150e:	f04f 0300 	mov.w	r3, #0
 8011512:	f1a1 007f 	sub.w	r0, r1, #127	; 0x7f
 8011516:	f04f 0419 	mov.w	r4, #25
 801151a:	461e      	mov	r6, r3
 801151c:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
 8011520:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8011524:	bf58      	it	pl
 8011526:	0052      	lslpl	r2, r2, #1
 8011528:	1040      	asrs	r0, r0, #1
 801152a:	0052      	lsls	r2, r2, #1
 801152c:	1875      	adds	r5, r6, r1
 801152e:	4295      	cmp	r5, r2
 8011530:	bfde      	ittt	le
 8011532:	186e      	addle	r6, r5, r1
 8011534:	1b52      	suble	r2, r2, r5
 8011536:	185b      	addle	r3, r3, r1
 8011538:	3c01      	subs	r4, #1
 801153a:	ea4f 0242 	mov.w	r2, r2, lsl #1
 801153e:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8011542:	d1f3      	bne.n	801152c <__ieee754_sqrtf+0x68>
 8011544:	b112      	cbz	r2, 801154c <__ieee754_sqrtf+0x88>
 8011546:	3301      	adds	r3, #1
 8011548:	f023 0301 	bic.w	r3, r3, #1
 801154c:	105c      	asrs	r4, r3, #1
 801154e:	f104 547c 	add.w	r4, r4, #1056964608	; 0x3f000000
 8011552:	eb04 54c0 	add.w	r4, r4, r0, lsl #23
 8011556:	e7c5      	b.n	80114e4 <__ieee754_sqrtf+0x20>
 8011558:	005b      	lsls	r3, r3, #1
 801155a:	3201      	adds	r2, #1
 801155c:	0218      	lsls	r0, r3, #8
 801155e:	d5fb      	bpl.n	8011558 <__ieee754_sqrtf+0x94>
 8011560:	3a01      	subs	r2, #1
 8011562:	1a89      	subs	r1, r1, r2
 8011564:	e7d0      	b.n	8011508 <__ieee754_sqrtf+0x44>
	...

08011568 <__kernel_cosf>:
 8011568:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801156c:	f020 4400 	bic.w	r4, r0, #2147483648	; 0x80000000
 8011570:	f1b4 5f48 	cmp.w	r4, #838860800	; 0x32000000
 8011574:	4606      	mov	r6, r0
 8011576:	4688      	mov	r8, r1
 8011578:	da03      	bge.n	8011582 <__kernel_cosf+0x1a>
 801157a:	f7ef fdb7 	bl	80010ec <__aeabi_f2iz>
 801157e:	2800      	cmp	r0, #0
 8011580:	d05c      	beq.n	801163c <__kernel_cosf+0xd4>
 8011582:	4631      	mov	r1, r6
 8011584:	4630      	mov	r0, r6
 8011586:	f7ef fbd5 	bl	8000d34 <__aeabi_fmul>
 801158a:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 801158e:	4605      	mov	r5, r0
 8011590:	f7ef fbd0 	bl	8000d34 <__aeabi_fmul>
 8011594:	492b      	ldr	r1, [pc, #172]	; (8011644 <__kernel_cosf+0xdc>)
 8011596:	4607      	mov	r7, r0
 8011598:	4628      	mov	r0, r5
 801159a:	f7ef fbcb 	bl	8000d34 <__aeabi_fmul>
 801159e:	492a      	ldr	r1, [pc, #168]	; (8011648 <__kernel_cosf+0xe0>)
 80115a0:	f7ef fac0 	bl	8000b24 <__addsf3>
 80115a4:	4629      	mov	r1, r5
 80115a6:	f7ef fbc5 	bl	8000d34 <__aeabi_fmul>
 80115aa:	4928      	ldr	r1, [pc, #160]	; (801164c <__kernel_cosf+0xe4>)
 80115ac:	f7ef fab8 	bl	8000b20 <__aeabi_fsub>
 80115b0:	4629      	mov	r1, r5
 80115b2:	f7ef fbbf 	bl	8000d34 <__aeabi_fmul>
 80115b6:	4926      	ldr	r1, [pc, #152]	; (8011650 <__kernel_cosf+0xe8>)
 80115b8:	f7ef fab4 	bl	8000b24 <__addsf3>
 80115bc:	4629      	mov	r1, r5
 80115be:	f7ef fbb9 	bl	8000d34 <__aeabi_fmul>
 80115c2:	4924      	ldr	r1, [pc, #144]	; (8011654 <__kernel_cosf+0xec>)
 80115c4:	f7ef faac 	bl	8000b20 <__aeabi_fsub>
 80115c8:	4629      	mov	r1, r5
 80115ca:	f7ef fbb3 	bl	8000d34 <__aeabi_fmul>
 80115ce:	4922      	ldr	r1, [pc, #136]	; (8011658 <__kernel_cosf+0xf0>)
 80115d0:	f7ef faa8 	bl	8000b24 <__addsf3>
 80115d4:	4629      	mov	r1, r5
 80115d6:	f7ef fbad 	bl	8000d34 <__aeabi_fmul>
 80115da:	4629      	mov	r1, r5
 80115dc:	f7ef fbaa 	bl	8000d34 <__aeabi_fmul>
 80115e0:	4641      	mov	r1, r8
 80115e2:	4605      	mov	r5, r0
 80115e4:	4630      	mov	r0, r6
 80115e6:	f7ef fba5 	bl	8000d34 <__aeabi_fmul>
 80115ea:	4601      	mov	r1, r0
 80115ec:	4628      	mov	r0, r5
 80115ee:	f7ef fa97 	bl	8000b20 <__aeabi_fsub>
 80115f2:	4b1a      	ldr	r3, [pc, #104]	; (801165c <__kernel_cosf+0xf4>)
 80115f4:	4605      	mov	r5, r0
 80115f6:	429c      	cmp	r4, r3
 80115f8:	dc0a      	bgt.n	8011610 <__kernel_cosf+0xa8>
 80115fa:	4601      	mov	r1, r0
 80115fc:	4638      	mov	r0, r7
 80115fe:	f7ef fa8f 	bl	8000b20 <__aeabi_fsub>
 8011602:	4601      	mov	r1, r0
 8011604:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8011608:	f7ef fa8a 	bl	8000b20 <__aeabi_fsub>
 801160c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011610:	4b13      	ldr	r3, [pc, #76]	; (8011660 <__kernel_cosf+0xf8>)
 8011612:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8011616:	429c      	cmp	r4, r3
 8011618:	bfcc      	ite	gt
 801161a:	4c12      	ldrgt	r4, [pc, #72]	; (8011664 <__kernel_cosf+0xfc>)
 801161c:	f104 447f 	addle.w	r4, r4, #4278190080	; 0xff000000
 8011620:	4621      	mov	r1, r4
 8011622:	f7ef fa7d 	bl	8000b20 <__aeabi_fsub>
 8011626:	4621      	mov	r1, r4
 8011628:	4606      	mov	r6, r0
 801162a:	4638      	mov	r0, r7
 801162c:	f7ef fa78 	bl	8000b20 <__aeabi_fsub>
 8011630:	4629      	mov	r1, r5
 8011632:	f7ef fa75 	bl	8000b20 <__aeabi_fsub>
 8011636:	4601      	mov	r1, r0
 8011638:	4630      	mov	r0, r6
 801163a:	e7e5      	b.n	8011608 <__kernel_cosf+0xa0>
 801163c:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8011640:	e7e4      	b.n	801160c <__kernel_cosf+0xa4>
 8011642:	bf00      	nop
 8011644:	ad47d74e 	.word	0xad47d74e
 8011648:	310f74f6 	.word	0x310f74f6
 801164c:	3493f27c 	.word	0x3493f27c
 8011650:	37d00d01 	.word	0x37d00d01
 8011654:	3ab60b61 	.word	0x3ab60b61
 8011658:	3d2aaaab 	.word	0x3d2aaaab
 801165c:	3e999999 	.word	0x3e999999
 8011660:	3f480000 	.word	0x3f480000
 8011664:	3e900000 	.word	0x3e900000

08011668 <__kernel_rem_pio2f>:
 8011668:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801166c:	b0db      	sub	sp, #364	; 0x16c
 801166e:	9202      	str	r2, [sp, #8]
 8011670:	9304      	str	r3, [sp, #16]
 8011672:	9a64      	ldr	r2, [sp, #400]	; 0x190
 8011674:	4bc5      	ldr	r3, [pc, #788]	; (801198c <__kernel_rem_pio2f+0x324>)
 8011676:	9005      	str	r0, [sp, #20]
 8011678:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801167c:	9100      	str	r1, [sp, #0]
 801167e:	9301      	str	r3, [sp, #4]
 8011680:	9b04      	ldr	r3, [sp, #16]
 8011682:	3b01      	subs	r3, #1
 8011684:	9303      	str	r3, [sp, #12]
 8011686:	9b02      	ldr	r3, [sp, #8]
 8011688:	1d1a      	adds	r2, r3, #4
 801168a:	f2c0 809b 	blt.w	80117c4 <__kernel_rem_pio2f+0x15c>
 801168e:	1edc      	subs	r4, r3, #3
 8011690:	bf48      	it	mi
 8011692:	1d1c      	addmi	r4, r3, #4
 8011694:	10e4      	asrs	r4, r4, #3
 8011696:	2500      	movs	r5, #0
 8011698:	f04f 0a00 	mov.w	sl, #0
 801169c:	1c67      	adds	r7, r4, #1
 801169e:	00fb      	lsls	r3, r7, #3
 80116a0:	9306      	str	r3, [sp, #24]
 80116a2:	9b02      	ldr	r3, [sp, #8]
 80116a4:	9a03      	ldr	r2, [sp, #12]
 80116a6:	eba3 07c7 	sub.w	r7, r3, r7, lsl #3
 80116aa:	9b01      	ldr	r3, [sp, #4]
 80116ac:	1aa6      	subs	r6, r4, r2
 80116ae:	eb03 0802 	add.w	r8, r3, r2
 80116b2:	9b65      	ldr	r3, [sp, #404]	; 0x194
 80116b4:	f10d 0b78 	add.w	fp, sp, #120	; 0x78
 80116b8:	eb03 0986 	add.w	r9, r3, r6, lsl #2
 80116bc:	4545      	cmp	r5, r8
 80116be:	f340 8083 	ble.w	80117c8 <__kernel_rem_pio2f+0x160>
 80116c2:	f04f 0800 	mov.w	r8, #0
 80116c6:	f04f 0b00 	mov.w	fp, #0
 80116ca:	9b04      	ldr	r3, [sp, #16]
 80116cc:	aa1e      	add	r2, sp, #120	; 0x78
 80116ce:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 80116d2:	ab46      	add	r3, sp, #280	; 0x118
 80116d4:	9a01      	ldr	r2, [sp, #4]
 80116d6:	4590      	cmp	r8, r2
 80116d8:	f340 809c 	ble.w	8011814 <__kernel_rem_pio2f+0x1ac>
 80116dc:	4613      	mov	r3, r2
 80116de:	aa0a      	add	r2, sp, #40	; 0x28
 80116e0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80116e4:	9308      	str	r3, [sp, #32]
 80116e6:	9b65      	ldr	r3, [sp, #404]	; 0x194
 80116e8:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80116ec:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 80116f0:	9307      	str	r3, [sp, #28]
 80116f2:	ad0a      	add	r5, sp, #40	; 0x28
 80116f4:	462e      	mov	r6, r5
 80116f6:	46c3      	mov	fp, r8
 80116f8:	f04f 4987 	mov.w	r9, #1132462080	; 0x43800000
 80116fc:	ab5a      	add	r3, sp, #360	; 0x168
 80116fe:	eb03 0388 	add.w	r3, r3, r8, lsl #2
 8011702:	f853 4c50 	ldr.w	r4, [r3, #-80]
 8011706:	f50d 7a8c 	add.w	sl, sp, #280	; 0x118
 801170a:	f1bb 0f00 	cmp.w	fp, #0
 801170e:	f300 8086 	bgt.w	801181e <__kernel_rem_pio2f+0x1b6>
 8011712:	4639      	mov	r1, r7
 8011714:	4620      	mov	r0, r4
 8011716:	f000 fc3b 	bl	8011f90 <scalbnf>
 801171a:	f04f 5178 	mov.w	r1, #1040187392	; 0x3e000000
 801171e:	4604      	mov	r4, r0
 8011720:	f7ef fb08 	bl	8000d34 <__aeabi_fmul>
 8011724:	f000 fbee 	bl	8011f04 <floorf>
 8011728:	f04f 4182 	mov.w	r1, #1090519040	; 0x41000000
 801172c:	f7ef fb02 	bl	8000d34 <__aeabi_fmul>
 8011730:	4601      	mov	r1, r0
 8011732:	4620      	mov	r0, r4
 8011734:	f7ef f9f4 	bl	8000b20 <__aeabi_fsub>
 8011738:	4604      	mov	r4, r0
 801173a:	f7ef fcd7 	bl	80010ec <__aeabi_f2iz>
 801173e:	4606      	mov	r6, r0
 8011740:	f7ef faa4 	bl	8000c8c <__aeabi_i2f>
 8011744:	4601      	mov	r1, r0
 8011746:	4620      	mov	r0, r4
 8011748:	f7ef f9ea 	bl	8000b20 <__aeabi_fsub>
 801174c:	2f00      	cmp	r7, #0
 801174e:	4681      	mov	r9, r0
 8011750:	f340 8084 	ble.w	801185c <__kernel_rem_pio2f+0x1f4>
 8011754:	f108 32ff 	add.w	r2, r8, #4294967295
 8011758:	ab0a      	add	r3, sp, #40	; 0x28
 801175a:	f853 4022 	ldr.w	r4, [r3, r2, lsl #2]
 801175e:	f1c7 0108 	rsb	r1, r7, #8
 8011762:	fa44 f301 	asr.w	r3, r4, r1
 8011766:	441e      	add	r6, r3
 8011768:	408b      	lsls	r3, r1
 801176a:	1ae4      	subs	r4, r4, r3
 801176c:	f1c7 0007 	rsb	r0, r7, #7
 8011770:	ab0a      	add	r3, sp, #40	; 0x28
 8011772:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8011776:	4104      	asrs	r4, r0
 8011778:	2c00      	cmp	r4, #0
 801177a:	dd7e      	ble.n	801187a <__kernel_rem_pio2f+0x212>
 801177c:	2200      	movs	r2, #0
 801177e:	4692      	mov	sl, r2
 8011780:	3601      	adds	r6, #1
 8011782:	4590      	cmp	r8, r2
 8011784:	f300 80b0 	bgt.w	80118e8 <__kernel_rem_pio2f+0x280>
 8011788:	2f00      	cmp	r7, #0
 801178a:	dd05      	ble.n	8011798 <__kernel_rem_pio2f+0x130>
 801178c:	2f01      	cmp	r7, #1
 801178e:	f000 80bd 	beq.w	801190c <__kernel_rem_pio2f+0x2a4>
 8011792:	2f02      	cmp	r7, #2
 8011794:	f000 80c5 	beq.w	8011922 <__kernel_rem_pio2f+0x2ba>
 8011798:	2c02      	cmp	r4, #2
 801179a:	d16e      	bne.n	801187a <__kernel_rem_pio2f+0x212>
 801179c:	4649      	mov	r1, r9
 801179e:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 80117a2:	f7ef f9bd 	bl	8000b20 <__aeabi_fsub>
 80117a6:	4681      	mov	r9, r0
 80117a8:	f1ba 0f00 	cmp.w	sl, #0
 80117ac:	d065      	beq.n	801187a <__kernel_rem_pio2f+0x212>
 80117ae:	4639      	mov	r1, r7
 80117b0:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 80117b4:	f000 fbec 	bl	8011f90 <scalbnf>
 80117b8:	4601      	mov	r1, r0
 80117ba:	4648      	mov	r0, r9
 80117bc:	f7ef f9b0 	bl	8000b20 <__aeabi_fsub>
 80117c0:	4681      	mov	r9, r0
 80117c2:	e05a      	b.n	801187a <__kernel_rem_pio2f+0x212>
 80117c4:	2400      	movs	r4, #0
 80117c6:	e766      	b.n	8011696 <__kernel_rem_pio2f+0x2e>
 80117c8:	42ee      	cmn	r6, r5
 80117ca:	d407      	bmi.n	80117dc <__kernel_rem_pio2f+0x174>
 80117cc:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 80117d0:	f7ef fa5c 	bl	8000c8c <__aeabi_i2f>
 80117d4:	f84b 0025 	str.w	r0, [fp, r5, lsl #2]
 80117d8:	3501      	adds	r5, #1
 80117da:	e76f      	b.n	80116bc <__kernel_rem_pio2f+0x54>
 80117dc:	4650      	mov	r0, sl
 80117de:	e7f9      	b.n	80117d4 <__kernel_rem_pio2f+0x16c>
 80117e0:	9b05      	ldr	r3, [sp, #20]
 80117e2:	f8da 1000 	ldr.w	r1, [sl]
 80117e6:	f853 0029 	ldr.w	r0, [r3, r9, lsl #2]
 80117ea:	f7ef faa3 	bl	8000d34 <__aeabi_fmul>
 80117ee:	4601      	mov	r1, r0
 80117f0:	4630      	mov	r0, r6
 80117f2:	f7ef f997 	bl	8000b24 <__addsf3>
 80117f6:	4606      	mov	r6, r0
 80117f8:	f109 0901 	add.w	r9, r9, #1
 80117fc:	ab46      	add	r3, sp, #280	; 0x118
 80117fe:	9a03      	ldr	r2, [sp, #12]
 8011800:	f1aa 0a04 	sub.w	sl, sl, #4
 8011804:	4591      	cmp	r9, r2
 8011806:	ddeb      	ble.n	80117e0 <__kernel_rem_pio2f+0x178>
 8011808:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 801180c:	3504      	adds	r5, #4
 801180e:	f108 0801 	add.w	r8, r8, #1
 8011812:	e75f      	b.n	80116d4 <__kernel_rem_pio2f+0x6c>
 8011814:	46aa      	mov	sl, r5
 8011816:	465e      	mov	r6, fp
 8011818:	f04f 0900 	mov.w	r9, #0
 801181c:	e7ef      	b.n	80117fe <__kernel_rem_pio2f+0x196>
 801181e:	f04f 516e 	mov.w	r1, #998244352	; 0x3b800000
 8011822:	4620      	mov	r0, r4
 8011824:	f7ef fa86 	bl	8000d34 <__aeabi_fmul>
 8011828:	f7ef fc60 	bl	80010ec <__aeabi_f2iz>
 801182c:	f7ef fa2e 	bl	8000c8c <__aeabi_i2f>
 8011830:	4649      	mov	r1, r9
 8011832:	9009      	str	r0, [sp, #36]	; 0x24
 8011834:	f7ef fa7e 	bl	8000d34 <__aeabi_fmul>
 8011838:	4601      	mov	r1, r0
 801183a:	4620      	mov	r0, r4
 801183c:	f7ef f970 	bl	8000b20 <__aeabi_fsub>
 8011840:	f7ef fc54 	bl	80010ec <__aeabi_f2iz>
 8011844:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011846:	f10b 3bff 	add.w	fp, fp, #4294967295
 801184a:	f846 0b04 	str.w	r0, [r6], #4
 801184e:	f85a 102b 	ldr.w	r1, [sl, fp, lsl #2]
 8011852:	4618      	mov	r0, r3
 8011854:	f7ef f966 	bl	8000b24 <__addsf3>
 8011858:	4604      	mov	r4, r0
 801185a:	e756      	b.n	801170a <__kernel_rem_pio2f+0xa2>
 801185c:	d106      	bne.n	801186c <__kernel_rem_pio2f+0x204>
 801185e:	f108 33ff 	add.w	r3, r8, #4294967295
 8011862:	aa0a      	add	r2, sp, #40	; 0x28
 8011864:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8011868:	1224      	asrs	r4, r4, #8
 801186a:	e785      	b.n	8011778 <__kernel_rem_pio2f+0x110>
 801186c:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8011870:	f7ef fc12 	bl	8001098 <__aeabi_fcmpge>
 8011874:	4604      	mov	r4, r0
 8011876:	2800      	cmp	r0, #0
 8011878:	d134      	bne.n	80118e4 <__kernel_rem_pio2f+0x27c>
 801187a:	2100      	movs	r1, #0
 801187c:	4648      	mov	r0, r9
 801187e:	f7ef fbed 	bl	800105c <__aeabi_fcmpeq>
 8011882:	2800      	cmp	r0, #0
 8011884:	f000 809a 	beq.w	80119bc <__kernel_rem_pio2f+0x354>
 8011888:	f108 35ff 	add.w	r5, r8, #4294967295
 801188c:	462b      	mov	r3, r5
 801188e:	2200      	movs	r2, #0
 8011890:	9901      	ldr	r1, [sp, #4]
 8011892:	428b      	cmp	r3, r1
 8011894:	da4d      	bge.n	8011932 <__kernel_rem_pio2f+0x2ca>
 8011896:	2a00      	cmp	r2, #0
 8011898:	d07c      	beq.n	8011994 <__kernel_rem_pio2f+0x32c>
 801189a:	ab0a      	add	r3, sp, #40	; 0x28
 801189c:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 80118a0:	3f08      	subs	r7, #8
 80118a2:	2b00      	cmp	r3, #0
 80118a4:	f000 8088 	beq.w	80119b8 <__kernel_rem_pio2f+0x350>
 80118a8:	4639      	mov	r1, r7
 80118aa:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 80118ae:	f000 fb6f 	bl	8011f90 <scalbnf>
 80118b2:	46aa      	mov	sl, r5
 80118b4:	4681      	mov	r9, r0
 80118b6:	f04f 586e 	mov.w	r8, #998244352	; 0x3b800000
 80118ba:	af46      	add	r7, sp, #280	; 0x118
 80118bc:	f1ba 0f00 	cmp.w	sl, #0
 80118c0:	f280 80b1 	bge.w	8011a26 <__kernel_rem_pio2f+0x3be>
 80118c4:	46a9      	mov	r9, r5
 80118c6:	f04f 0a00 	mov.w	sl, #0
 80118ca:	2200      	movs	r2, #0
 80118cc:	f1b9 0f00 	cmp.w	r9, #0
 80118d0:	f2c0 80db 	blt.w	8011a8a <__kernel_rem_pio2f+0x422>
 80118d4:	a946      	add	r1, sp, #280	; 0x118
 80118d6:	4617      	mov	r7, r2
 80118d8:	f04f 0800 	mov.w	r8, #0
 80118dc:	4b2c      	ldr	r3, [pc, #176]	; (8011990 <__kernel_rem_pio2f+0x328>)
 80118de:	eb01 0b89 	add.w	fp, r1, r9, lsl #2
 80118e2:	e0c3      	b.n	8011a6c <__kernel_rem_pio2f+0x404>
 80118e4:	2402      	movs	r4, #2
 80118e6:	e749      	b.n	801177c <__kernel_rem_pio2f+0x114>
 80118e8:	682b      	ldr	r3, [r5, #0]
 80118ea:	f1ba 0f00 	cmp.w	sl, #0
 80118ee:	d108      	bne.n	8011902 <__kernel_rem_pio2f+0x29a>
 80118f0:	b11b      	cbz	r3, 80118fa <__kernel_rem_pio2f+0x292>
 80118f2:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 80118f6:	602b      	str	r3, [r5, #0]
 80118f8:	2301      	movs	r3, #1
 80118fa:	469a      	mov	sl, r3
 80118fc:	3201      	adds	r2, #1
 80118fe:	3504      	adds	r5, #4
 8011900:	e73f      	b.n	8011782 <__kernel_rem_pio2f+0x11a>
 8011902:	f1c3 03ff 	rsb	r3, r3, #255	; 0xff
 8011906:	602b      	str	r3, [r5, #0]
 8011908:	4653      	mov	r3, sl
 801190a:	e7f6      	b.n	80118fa <__kernel_rem_pio2f+0x292>
 801190c:	f108 32ff 	add.w	r2, r8, #4294967295
 8011910:	ab0a      	add	r3, sp, #40	; 0x28
 8011912:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011916:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801191a:	a90a      	add	r1, sp, #40	; 0x28
 801191c:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8011920:	e73a      	b.n	8011798 <__kernel_rem_pio2f+0x130>
 8011922:	f108 32ff 	add.w	r2, r8, #4294967295
 8011926:	ab0a      	add	r3, sp, #40	; 0x28
 8011928:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801192c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8011930:	e7f3      	b.n	801191a <__kernel_rem_pio2f+0x2b2>
 8011932:	a90a      	add	r1, sp, #40	; 0x28
 8011934:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8011938:	3b01      	subs	r3, #1
 801193a:	430a      	orrs	r2, r1
 801193c:	e7a8      	b.n	8011890 <__kernel_rem_pio2f+0x228>
 801193e:	3301      	adds	r3, #1
 8011940:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8011944:	2900      	cmp	r1, #0
 8011946:	d0fa      	beq.n	801193e <__kernel_rem_pio2f+0x2d6>
 8011948:	9a04      	ldr	r2, [sp, #16]
 801194a:	f108 0501 	add.w	r5, r8, #1
 801194e:	eb08 0402 	add.w	r4, r8, r2
 8011952:	aa1e      	add	r2, sp, #120	; 0x78
 8011954:	eb02 0484 	add.w	r4, r2, r4, lsl #2
 8011958:	4498      	add	r8, r3
 801195a:	f50d 798c 	add.w	r9, sp, #280	; 0x118
 801195e:	45a8      	cmp	r8, r5
 8011960:	f6ff aec7 	blt.w	80116f2 <__kernel_rem_pio2f+0x8a>
 8011964:	9b07      	ldr	r3, [sp, #28]
 8011966:	46a3      	mov	fp, r4
 8011968:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801196c:	f7ef f98e 	bl	8000c8c <__aeabi_i2f>
 8011970:	f04f 0a00 	mov.w	sl, #0
 8011974:	2600      	movs	r6, #0
 8011976:	f84b 0b04 	str.w	r0, [fp], #4
 801197a:	9b03      	ldr	r3, [sp, #12]
 801197c:	459a      	cmp	sl, r3
 801197e:	dd0c      	ble.n	801199a <__kernel_rem_pio2f+0x332>
 8011980:	f849 6025 	str.w	r6, [r9, r5, lsl #2]
 8011984:	465c      	mov	r4, fp
 8011986:	3501      	adds	r5, #1
 8011988:	e7e9      	b.n	801195e <__kernel_rem_pio2f+0x2f6>
 801198a:	bf00      	nop
 801198c:	08012564 	.word	0x08012564
 8011990:	08012538 	.word	0x08012538
 8011994:	2301      	movs	r3, #1
 8011996:	9a08      	ldr	r2, [sp, #32]
 8011998:	e7d2      	b.n	8011940 <__kernel_rem_pio2f+0x2d8>
 801199a:	9b05      	ldr	r3, [sp, #20]
 801199c:	f854 0904 	ldr.w	r0, [r4], #-4
 80119a0:	f853 102a 	ldr.w	r1, [r3, sl, lsl #2]
 80119a4:	f7ef f9c6 	bl	8000d34 <__aeabi_fmul>
 80119a8:	4601      	mov	r1, r0
 80119aa:	4630      	mov	r0, r6
 80119ac:	f7ef f8ba 	bl	8000b24 <__addsf3>
 80119b0:	f10a 0a01 	add.w	sl, sl, #1
 80119b4:	4606      	mov	r6, r0
 80119b6:	e7e0      	b.n	801197a <__kernel_rem_pio2f+0x312>
 80119b8:	3d01      	subs	r5, #1
 80119ba:	e76e      	b.n	801189a <__kernel_rem_pio2f+0x232>
 80119bc:	9b06      	ldr	r3, [sp, #24]
 80119be:	9a02      	ldr	r2, [sp, #8]
 80119c0:	4648      	mov	r0, r9
 80119c2:	1a99      	subs	r1, r3, r2
 80119c4:	f000 fae4 	bl	8011f90 <scalbnf>
 80119c8:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 80119cc:	4605      	mov	r5, r0
 80119ce:	f7ef fb63 	bl	8001098 <__aeabi_fcmpge>
 80119d2:	b300      	cbz	r0, 8011a16 <__kernel_rem_pio2f+0x3ae>
 80119d4:	f04f 516e 	mov.w	r1, #998244352	; 0x3b800000
 80119d8:	4628      	mov	r0, r5
 80119da:	f7ef f9ab 	bl	8000d34 <__aeabi_fmul>
 80119de:	f7ef fb85 	bl	80010ec <__aeabi_f2iz>
 80119e2:	f7ef f953 	bl	8000c8c <__aeabi_i2f>
 80119e6:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 80119ea:	4681      	mov	r9, r0
 80119ec:	f7ef f9a2 	bl	8000d34 <__aeabi_fmul>
 80119f0:	4601      	mov	r1, r0
 80119f2:	4628      	mov	r0, r5
 80119f4:	f7ef f894 	bl	8000b20 <__aeabi_fsub>
 80119f8:	f7ef fb78 	bl	80010ec <__aeabi_f2iz>
 80119fc:	ab0a      	add	r3, sp, #40	; 0x28
 80119fe:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 8011a02:	4648      	mov	r0, r9
 8011a04:	f7ef fb72 	bl	80010ec <__aeabi_f2iz>
 8011a08:	f108 0501 	add.w	r5, r8, #1
 8011a0c:	ab0a      	add	r3, sp, #40	; 0x28
 8011a0e:	3708      	adds	r7, #8
 8011a10:	f843 0025 	str.w	r0, [r3, r5, lsl #2]
 8011a14:	e748      	b.n	80118a8 <__kernel_rem_pio2f+0x240>
 8011a16:	4628      	mov	r0, r5
 8011a18:	f7ef fb68 	bl	80010ec <__aeabi_f2iz>
 8011a1c:	ab0a      	add	r3, sp, #40	; 0x28
 8011a1e:	4645      	mov	r5, r8
 8011a20:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 8011a24:	e740      	b.n	80118a8 <__kernel_rem_pio2f+0x240>
 8011a26:	ab0a      	add	r3, sp, #40	; 0x28
 8011a28:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 8011a2c:	f7ef f92e 	bl	8000c8c <__aeabi_i2f>
 8011a30:	4649      	mov	r1, r9
 8011a32:	f7ef f97f 	bl	8000d34 <__aeabi_fmul>
 8011a36:	4641      	mov	r1, r8
 8011a38:	f847 002a 	str.w	r0, [r7, sl, lsl #2]
 8011a3c:	4648      	mov	r0, r9
 8011a3e:	f7ef f979 	bl	8000d34 <__aeabi_fmul>
 8011a42:	f10a 3aff 	add.w	sl, sl, #4294967295
 8011a46:	4681      	mov	r9, r0
 8011a48:	e738      	b.n	80118bc <__kernel_rem_pio2f+0x254>
 8011a4a:	f853 0b04 	ldr.w	r0, [r3], #4
 8011a4e:	f85b 1b04 	ldr.w	r1, [fp], #4
 8011a52:	9203      	str	r2, [sp, #12]
 8011a54:	9302      	str	r3, [sp, #8]
 8011a56:	f7ef f96d 	bl	8000d34 <__aeabi_fmul>
 8011a5a:	4601      	mov	r1, r0
 8011a5c:	4638      	mov	r0, r7
 8011a5e:	f7ef f861 	bl	8000b24 <__addsf3>
 8011a62:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8011a66:	4607      	mov	r7, r0
 8011a68:	f108 0801 	add.w	r8, r8, #1
 8011a6c:	9901      	ldr	r1, [sp, #4]
 8011a6e:	4588      	cmp	r8, r1
 8011a70:	dc01      	bgt.n	8011a76 <__kernel_rem_pio2f+0x40e>
 8011a72:	45c2      	cmp	sl, r8
 8011a74:	dae9      	bge.n	8011a4a <__kernel_rem_pio2f+0x3e2>
 8011a76:	ab5a      	add	r3, sp, #360	; 0x168
 8011a78:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 8011a7c:	f843 7ca0 	str.w	r7, [r3, #-160]
 8011a80:	f109 39ff 	add.w	r9, r9, #4294967295
 8011a84:	f10a 0a01 	add.w	sl, sl, #1
 8011a88:	e720      	b.n	80118cc <__kernel_rem_pio2f+0x264>
 8011a8a:	9b64      	ldr	r3, [sp, #400]	; 0x190
 8011a8c:	2b02      	cmp	r3, #2
 8011a8e:	dc07      	bgt.n	8011aa0 <__kernel_rem_pio2f+0x438>
 8011a90:	2b00      	cmp	r3, #0
 8011a92:	dc4d      	bgt.n	8011b30 <__kernel_rem_pio2f+0x4c8>
 8011a94:	d02e      	beq.n	8011af4 <__kernel_rem_pio2f+0x48c>
 8011a96:	f006 0007 	and.w	r0, r6, #7
 8011a9a:	b05b      	add	sp, #364	; 0x16c
 8011a9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011aa0:	9b64      	ldr	r3, [sp, #400]	; 0x190
 8011aa2:	2b03      	cmp	r3, #3
 8011aa4:	d1f7      	bne.n	8011a96 <__kernel_rem_pio2f+0x42e>
 8011aa6:	f10d 0bc8 	add.w	fp, sp, #200	; 0xc8
 8011aaa:	eb0b 0785 	add.w	r7, fp, r5, lsl #2
 8011aae:	46b8      	mov	r8, r7
 8011ab0:	46aa      	mov	sl, r5
 8011ab2:	f1ba 0f00 	cmp.w	sl, #0
 8011ab6:	dc48      	bgt.n	8011b4a <__kernel_rem_pio2f+0x4e2>
 8011ab8:	46a9      	mov	r9, r5
 8011aba:	f1b9 0f01 	cmp.w	r9, #1
 8011abe:	dc5f      	bgt.n	8011b80 <__kernel_rem_pio2f+0x518>
 8011ac0:	2000      	movs	r0, #0
 8011ac2:	2d01      	cmp	r5, #1
 8011ac4:	dc75      	bgt.n	8011bb2 <__kernel_rem_pio2f+0x54a>
 8011ac6:	9a32      	ldr	r2, [sp, #200]	; 0xc8
 8011ac8:	9b33      	ldr	r3, [sp, #204]	; 0xcc
 8011aca:	2c00      	cmp	r4, #0
 8011acc:	d177      	bne.n	8011bbe <__kernel_rem_pio2f+0x556>
 8011ace:	9900      	ldr	r1, [sp, #0]
 8011ad0:	600a      	str	r2, [r1, #0]
 8011ad2:	460a      	mov	r2, r1
 8011ad4:	604b      	str	r3, [r1, #4]
 8011ad6:	6090      	str	r0, [r2, #8]
 8011ad8:	e7dd      	b.n	8011a96 <__kernel_rem_pio2f+0x42e>
 8011ada:	f857 1025 	ldr.w	r1, [r7, r5, lsl #2]
 8011ade:	f7ef f821 	bl	8000b24 <__addsf3>
 8011ae2:	3d01      	subs	r5, #1
 8011ae4:	2d00      	cmp	r5, #0
 8011ae6:	daf8      	bge.n	8011ada <__kernel_rem_pio2f+0x472>
 8011ae8:	b10c      	cbz	r4, 8011aee <__kernel_rem_pio2f+0x486>
 8011aea:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8011aee:	9b00      	ldr	r3, [sp, #0]
 8011af0:	6018      	str	r0, [r3, #0]
 8011af2:	e7d0      	b.n	8011a96 <__kernel_rem_pio2f+0x42e>
 8011af4:	2000      	movs	r0, #0
 8011af6:	af32      	add	r7, sp, #200	; 0xc8
 8011af8:	e7f4      	b.n	8011ae4 <__kernel_rem_pio2f+0x47c>
 8011afa:	f858 1027 	ldr.w	r1, [r8, r7, lsl #2]
 8011afe:	f7ef f811 	bl	8000b24 <__addsf3>
 8011b02:	3f01      	subs	r7, #1
 8011b04:	2f00      	cmp	r7, #0
 8011b06:	daf8      	bge.n	8011afa <__kernel_rem_pio2f+0x492>
 8011b08:	b1bc      	cbz	r4, 8011b3a <__kernel_rem_pio2f+0x4d2>
 8011b0a:	f100 4300 	add.w	r3, r0, #2147483648	; 0x80000000
 8011b0e:	9a00      	ldr	r2, [sp, #0]
 8011b10:	4601      	mov	r1, r0
 8011b12:	6013      	str	r3, [r2, #0]
 8011b14:	9832      	ldr	r0, [sp, #200]	; 0xc8
 8011b16:	f7ef f803 	bl	8000b20 <__aeabi_fsub>
 8011b1a:	2701      	movs	r7, #1
 8011b1c:	f10d 08c8 	add.w	r8, sp, #200	; 0xc8
 8011b20:	42bd      	cmp	r5, r7
 8011b22:	da0c      	bge.n	8011b3e <__kernel_rem_pio2f+0x4d6>
 8011b24:	b10c      	cbz	r4, 8011b2a <__kernel_rem_pio2f+0x4c2>
 8011b26:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8011b2a:	9b00      	ldr	r3, [sp, #0]
 8011b2c:	6058      	str	r0, [r3, #4]
 8011b2e:	e7b2      	b.n	8011a96 <__kernel_rem_pio2f+0x42e>
 8011b30:	462f      	mov	r7, r5
 8011b32:	2000      	movs	r0, #0
 8011b34:	f10d 08c8 	add.w	r8, sp, #200	; 0xc8
 8011b38:	e7e4      	b.n	8011b04 <__kernel_rem_pio2f+0x49c>
 8011b3a:	4603      	mov	r3, r0
 8011b3c:	e7e7      	b.n	8011b0e <__kernel_rem_pio2f+0x4a6>
 8011b3e:	f858 1027 	ldr.w	r1, [r8, r7, lsl #2]
 8011b42:	f7ee ffef 	bl	8000b24 <__addsf3>
 8011b46:	3701      	adds	r7, #1
 8011b48:	e7ea      	b.n	8011b20 <__kernel_rem_pio2f+0x4b8>
 8011b4a:	f8d8 3000 	ldr.w	r3, [r8]
 8011b4e:	f858 2c04 	ldr.w	r2, [r8, #-4]
 8011b52:	4619      	mov	r1, r3
 8011b54:	4610      	mov	r0, r2
 8011b56:	9302      	str	r3, [sp, #8]
 8011b58:	9201      	str	r2, [sp, #4]
 8011b5a:	f7ee ffe3 	bl	8000b24 <__addsf3>
 8011b5e:	9a01      	ldr	r2, [sp, #4]
 8011b60:	4601      	mov	r1, r0
 8011b62:	4681      	mov	r9, r0
 8011b64:	4610      	mov	r0, r2
 8011b66:	f7ee ffdb 	bl	8000b20 <__aeabi_fsub>
 8011b6a:	9b02      	ldr	r3, [sp, #8]
 8011b6c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8011b70:	4619      	mov	r1, r3
 8011b72:	f7ee ffd7 	bl	8000b24 <__addsf3>
 8011b76:	f848 0904 	str.w	r0, [r8], #-4
 8011b7a:	f8c8 9000 	str.w	r9, [r8]
 8011b7e:	e798      	b.n	8011ab2 <__kernel_rem_pio2f+0x44a>
 8011b80:	f857 3c04 	ldr.w	r3, [r7, #-4]
 8011b84:	f8d7 a000 	ldr.w	sl, [r7]
 8011b88:	4618      	mov	r0, r3
 8011b8a:	4651      	mov	r1, sl
 8011b8c:	9301      	str	r3, [sp, #4]
 8011b8e:	f7ee ffc9 	bl	8000b24 <__addsf3>
 8011b92:	9b01      	ldr	r3, [sp, #4]
 8011b94:	4601      	mov	r1, r0
 8011b96:	4680      	mov	r8, r0
 8011b98:	4618      	mov	r0, r3
 8011b9a:	f7ee ffc1 	bl	8000b20 <__aeabi_fsub>
 8011b9e:	4651      	mov	r1, sl
 8011ba0:	f7ee ffc0 	bl	8000b24 <__addsf3>
 8011ba4:	f847 0904 	str.w	r0, [r7], #-4
 8011ba8:	f109 39ff 	add.w	r9, r9, #4294967295
 8011bac:	f8c7 8000 	str.w	r8, [r7]
 8011bb0:	e783      	b.n	8011aba <__kernel_rem_pio2f+0x452>
 8011bb2:	f85b 1025 	ldr.w	r1, [fp, r5, lsl #2]
 8011bb6:	f7ee ffb5 	bl	8000b24 <__addsf3>
 8011bba:	3d01      	subs	r5, #1
 8011bbc:	e781      	b.n	8011ac2 <__kernel_rem_pio2f+0x45a>
 8011bbe:	9900      	ldr	r1, [sp, #0]
 8011bc0:	f102 4200 	add.w	r2, r2, #2147483648	; 0x80000000
 8011bc4:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8011bc8:	600a      	str	r2, [r1, #0]
 8011bca:	604b      	str	r3, [r1, #4]
 8011bcc:	460a      	mov	r2, r1
 8011bce:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8011bd2:	e780      	b.n	8011ad6 <__kernel_rem_pio2f+0x46e>

08011bd4 <__kernel_sinf>:
 8011bd4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011bd8:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 8011bdc:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 8011be0:	4604      	mov	r4, r0
 8011be2:	460f      	mov	r7, r1
 8011be4:	4691      	mov	r9, r2
 8011be6:	da03      	bge.n	8011bf0 <__kernel_sinf+0x1c>
 8011be8:	f7ef fa80 	bl	80010ec <__aeabi_f2iz>
 8011bec:	2800      	cmp	r0, #0
 8011bee:	d035      	beq.n	8011c5c <__kernel_sinf+0x88>
 8011bf0:	4621      	mov	r1, r4
 8011bf2:	4620      	mov	r0, r4
 8011bf4:	f7ef f89e 	bl	8000d34 <__aeabi_fmul>
 8011bf8:	4605      	mov	r5, r0
 8011bfa:	4601      	mov	r1, r0
 8011bfc:	4620      	mov	r0, r4
 8011bfe:	f7ef f899 	bl	8000d34 <__aeabi_fmul>
 8011c02:	4929      	ldr	r1, [pc, #164]	; (8011ca8 <__kernel_sinf+0xd4>)
 8011c04:	4606      	mov	r6, r0
 8011c06:	4628      	mov	r0, r5
 8011c08:	f7ef f894 	bl	8000d34 <__aeabi_fmul>
 8011c0c:	4927      	ldr	r1, [pc, #156]	; (8011cac <__kernel_sinf+0xd8>)
 8011c0e:	f7ee ff87 	bl	8000b20 <__aeabi_fsub>
 8011c12:	4629      	mov	r1, r5
 8011c14:	f7ef f88e 	bl	8000d34 <__aeabi_fmul>
 8011c18:	4925      	ldr	r1, [pc, #148]	; (8011cb0 <__kernel_sinf+0xdc>)
 8011c1a:	f7ee ff83 	bl	8000b24 <__addsf3>
 8011c1e:	4629      	mov	r1, r5
 8011c20:	f7ef f888 	bl	8000d34 <__aeabi_fmul>
 8011c24:	4923      	ldr	r1, [pc, #140]	; (8011cb4 <__kernel_sinf+0xe0>)
 8011c26:	f7ee ff7b 	bl	8000b20 <__aeabi_fsub>
 8011c2a:	4629      	mov	r1, r5
 8011c2c:	f7ef f882 	bl	8000d34 <__aeabi_fmul>
 8011c30:	4921      	ldr	r1, [pc, #132]	; (8011cb8 <__kernel_sinf+0xe4>)
 8011c32:	f7ee ff77 	bl	8000b24 <__addsf3>
 8011c36:	4680      	mov	r8, r0
 8011c38:	f1b9 0f00 	cmp.w	r9, #0
 8011c3c:	d111      	bne.n	8011c62 <__kernel_sinf+0x8e>
 8011c3e:	4601      	mov	r1, r0
 8011c40:	4628      	mov	r0, r5
 8011c42:	f7ef f877 	bl	8000d34 <__aeabi_fmul>
 8011c46:	491d      	ldr	r1, [pc, #116]	; (8011cbc <__kernel_sinf+0xe8>)
 8011c48:	f7ee ff6a 	bl	8000b20 <__aeabi_fsub>
 8011c4c:	4631      	mov	r1, r6
 8011c4e:	f7ef f871 	bl	8000d34 <__aeabi_fmul>
 8011c52:	4601      	mov	r1, r0
 8011c54:	4620      	mov	r0, r4
 8011c56:	f7ee ff65 	bl	8000b24 <__addsf3>
 8011c5a:	4604      	mov	r4, r0
 8011c5c:	4620      	mov	r0, r4
 8011c5e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011c62:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8011c66:	4638      	mov	r0, r7
 8011c68:	f7ef f864 	bl	8000d34 <__aeabi_fmul>
 8011c6c:	4641      	mov	r1, r8
 8011c6e:	4681      	mov	r9, r0
 8011c70:	4630      	mov	r0, r6
 8011c72:	f7ef f85f 	bl	8000d34 <__aeabi_fmul>
 8011c76:	4601      	mov	r1, r0
 8011c78:	4648      	mov	r0, r9
 8011c7a:	f7ee ff51 	bl	8000b20 <__aeabi_fsub>
 8011c7e:	4629      	mov	r1, r5
 8011c80:	f7ef f858 	bl	8000d34 <__aeabi_fmul>
 8011c84:	4639      	mov	r1, r7
 8011c86:	f7ee ff4b 	bl	8000b20 <__aeabi_fsub>
 8011c8a:	490c      	ldr	r1, [pc, #48]	; (8011cbc <__kernel_sinf+0xe8>)
 8011c8c:	4605      	mov	r5, r0
 8011c8e:	4630      	mov	r0, r6
 8011c90:	f7ef f850 	bl	8000d34 <__aeabi_fmul>
 8011c94:	4601      	mov	r1, r0
 8011c96:	4628      	mov	r0, r5
 8011c98:	f7ee ff44 	bl	8000b24 <__addsf3>
 8011c9c:	4601      	mov	r1, r0
 8011c9e:	4620      	mov	r0, r4
 8011ca0:	f7ee ff3e 	bl	8000b20 <__aeabi_fsub>
 8011ca4:	e7d9      	b.n	8011c5a <__kernel_sinf+0x86>
 8011ca6:	bf00      	nop
 8011ca8:	2f2ec9d3 	.word	0x2f2ec9d3
 8011cac:	32d72f34 	.word	0x32d72f34
 8011cb0:	3638ef1b 	.word	0x3638ef1b
 8011cb4:	39500d01 	.word	0x39500d01
 8011cb8:	3c088889 	.word	0x3c088889
 8011cbc:	3e2aaaab 	.word	0x3e2aaaab

08011cc0 <fabs>:
 8011cc0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8011cc4:	4770      	bx	lr

08011cc6 <finite>:
 8011cc6:	f041 4000 	orr.w	r0, r1, #2147483648	; 0x80000000
 8011cca:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8011cce:	0fc0      	lsrs	r0, r0, #31
 8011cd0:	4770      	bx	lr
	...

08011cd4 <nan>:
 8011cd4:	2000      	movs	r0, #0
 8011cd6:	4901      	ldr	r1, [pc, #4]	; (8011cdc <nan+0x8>)
 8011cd8:	4770      	bx	lr
 8011cda:	bf00      	nop
 8011cdc:	7ff80000 	.word	0x7ff80000

08011ce0 <rint>:
 8011ce0:	f3c1 5c0a 	ubfx	ip, r1, #20, #11
 8011ce4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8011ce6:	f2ac 37ff 	subw	r7, ip, #1023	; 0x3ff
 8011cea:	2f13      	cmp	r7, #19
 8011cec:	4602      	mov	r2, r0
 8011cee:	460b      	mov	r3, r1
 8011cf0:	460c      	mov	r4, r1
 8011cf2:	4605      	mov	r5, r0
 8011cf4:	ea4f 76d1 	mov.w	r6, r1, lsr #31
 8011cf8:	dc59      	bgt.n	8011dae <rint+0xce>
 8011cfa:	2f00      	cmp	r7, #0
 8011cfc:	da2a      	bge.n	8011d54 <rint+0x74>
 8011cfe:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8011d02:	4301      	orrs	r1, r0
 8011d04:	d022      	beq.n	8011d4c <rint+0x6c>
 8011d06:	f3c3 0113 	ubfx	r1, r3, #0, #20
 8011d0a:	4301      	orrs	r1, r0
 8011d0c:	424d      	negs	r5, r1
 8011d0e:	430d      	orrs	r5, r1
 8011d10:	4936      	ldr	r1, [pc, #216]	; (8011dec <rint+0x10c>)
 8011d12:	0c5c      	lsrs	r4, r3, #17
 8011d14:	0b2d      	lsrs	r5, r5, #12
 8011d16:	f405 2500 	and.w	r5, r5, #524288	; 0x80000
 8011d1a:	0464      	lsls	r4, r4, #17
 8011d1c:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8011d20:	ea45 0304 	orr.w	r3, r5, r4
 8011d24:	e9d1 4500 	ldrd	r4, r5, [r1]
 8011d28:	4620      	mov	r0, r4
 8011d2a:	4629      	mov	r1, r5
 8011d2c:	f7ee fa16 	bl	800015c <__adddf3>
 8011d30:	e9cd 0100 	strd	r0, r1, [sp]
 8011d34:	e9dd 0100 	ldrd	r0, r1, [sp]
 8011d38:	462b      	mov	r3, r5
 8011d3a:	4622      	mov	r2, r4
 8011d3c:	f7ee fa0c 	bl	8000158 <__aeabi_dsub>
 8011d40:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8011d44:	ea43 71c6 	orr.w	r1, r3, r6, lsl #31
 8011d48:	4602      	mov	r2, r0
 8011d4a:	460b      	mov	r3, r1
 8011d4c:	4610      	mov	r0, r2
 8011d4e:	4619      	mov	r1, r3
 8011d50:	b003      	add	sp, #12
 8011d52:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011d54:	4926      	ldr	r1, [pc, #152]	; (8011df0 <rint+0x110>)
 8011d56:	4139      	asrs	r1, r7
 8011d58:	ea03 0001 	and.w	r0, r3, r1
 8011d5c:	4310      	orrs	r0, r2
 8011d5e:	d0f5      	beq.n	8011d4c <rint+0x6c>
 8011d60:	084b      	lsrs	r3, r1, #1
 8011d62:	ea04 0151 	and.w	r1, r4, r1, lsr #1
 8011d66:	ea52 0501 	orrs.w	r5, r2, r1
 8011d6a:	d00c      	beq.n	8011d86 <rint+0xa6>
 8011d6c:	ea24 0303 	bic.w	r3, r4, r3
 8011d70:	f44f 2480 	mov.w	r4, #262144	; 0x40000
 8011d74:	2f13      	cmp	r7, #19
 8011d76:	bf0c      	ite	eq
 8011d78:	f04f 4500 	moveq.w	r5, #2147483648	; 0x80000000
 8011d7c:	2500      	movne	r5, #0
 8011d7e:	fa44 f707 	asr.w	r7, r4, r7
 8011d82:	ea43 0407 	orr.w	r4, r3, r7
 8011d86:	4919      	ldr	r1, [pc, #100]	; (8011dec <rint+0x10c>)
 8011d88:	4623      	mov	r3, r4
 8011d8a:	eb01 06c6 	add.w	r6, r1, r6, lsl #3
 8011d8e:	462a      	mov	r2, r5
 8011d90:	e9d6 4500 	ldrd	r4, r5, [r6]
 8011d94:	4620      	mov	r0, r4
 8011d96:	4629      	mov	r1, r5
 8011d98:	f7ee f9e0 	bl	800015c <__adddf3>
 8011d9c:	e9cd 0100 	strd	r0, r1, [sp]
 8011da0:	e9dd 0100 	ldrd	r0, r1, [sp]
 8011da4:	4622      	mov	r2, r4
 8011da6:	462b      	mov	r3, r5
 8011da8:	f7ee f9d6 	bl	8000158 <__aeabi_dsub>
 8011dac:	e7cc      	b.n	8011d48 <rint+0x68>
 8011dae:	2f33      	cmp	r7, #51	; 0x33
 8011db0:	dd05      	ble.n	8011dbe <rint+0xde>
 8011db2:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
 8011db6:	d1c9      	bne.n	8011d4c <rint+0x6c>
 8011db8:	f7ee f9d0 	bl	800015c <__adddf3>
 8011dbc:	e7c4      	b.n	8011d48 <rint+0x68>
 8011dbe:	f04f 31ff 	mov.w	r1, #4294967295
 8011dc2:	f2ac 4c13 	subw	ip, ip, #1043	; 0x413
 8011dc6:	fa21 f10c 	lsr.w	r1, r1, ip
 8011dca:	4208      	tst	r0, r1
 8011dcc:	d0be      	beq.n	8011d4c <rint+0x6c>
 8011dce:	ea10 0251 	ands.w	r2, r0, r1, lsr #1
 8011dd2:	bf18      	it	ne
 8011dd4:	f04f 4580 	movne.w	r5, #1073741824	; 0x40000000
 8011dd8:	ea4f 0351 	mov.w	r3, r1, lsr #1
 8011ddc:	bf1e      	ittt	ne
 8011dde:	ea20 0303 	bicne.w	r3, r0, r3
 8011de2:	fa45 fc0c 	asrne.w	ip, r5, ip
 8011de6:	ea43 050c 	orrne.w	r5, r3, ip
 8011dea:	e7cc      	b.n	8011d86 <rint+0xa6>
 8011dec:	08012570 	.word	0x08012570
 8011df0:	000fffff 	.word	0x000fffff
 8011df4:	00000000 	.word	0x00000000

08011df8 <scalbn>:
 8011df8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011dfa:	f3c1 560a 	ubfx	r6, r1, #20, #11
 8011dfe:	4604      	mov	r4, r0
 8011e00:	460d      	mov	r5, r1
 8011e02:	4617      	mov	r7, r2
 8011e04:	460b      	mov	r3, r1
 8011e06:	b996      	cbnz	r6, 8011e2e <scalbn+0x36>
 8011e08:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8011e0c:	4303      	orrs	r3, r0
 8011e0e:	d039      	beq.n	8011e84 <scalbn+0x8c>
 8011e10:	4b35      	ldr	r3, [pc, #212]	; (8011ee8 <scalbn+0xf0>)
 8011e12:	2200      	movs	r2, #0
 8011e14:	f7ee fb58 	bl	80004c8 <__aeabi_dmul>
 8011e18:	4b34      	ldr	r3, [pc, #208]	; (8011eec <scalbn+0xf4>)
 8011e1a:	4604      	mov	r4, r0
 8011e1c:	429f      	cmp	r7, r3
 8011e1e:	460d      	mov	r5, r1
 8011e20:	da0f      	bge.n	8011e42 <scalbn+0x4a>
 8011e22:	a32d      	add	r3, pc, #180	; (adr r3, 8011ed8 <scalbn+0xe0>)
 8011e24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011e28:	f7ee fb4e 	bl	80004c8 <__aeabi_dmul>
 8011e2c:	e006      	b.n	8011e3c <scalbn+0x44>
 8011e2e:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8011e32:	4296      	cmp	r6, r2
 8011e34:	d10a      	bne.n	8011e4c <scalbn+0x54>
 8011e36:	4602      	mov	r2, r0
 8011e38:	f7ee f990 	bl	800015c <__adddf3>
 8011e3c:	4604      	mov	r4, r0
 8011e3e:	460d      	mov	r5, r1
 8011e40:	e020      	b.n	8011e84 <scalbn+0x8c>
 8011e42:	460b      	mov	r3, r1
 8011e44:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8011e48:	f1a1 0636 	sub.w	r6, r1, #54	; 0x36
 8011e4c:	f240 72fe 	movw	r2, #2046	; 0x7fe
 8011e50:	19b9      	adds	r1, r7, r6
 8011e52:	4291      	cmp	r1, r2
 8011e54:	dd0e      	ble.n	8011e74 <scalbn+0x7c>
 8011e56:	a322      	add	r3, pc, #136	; (adr r3, 8011ee0 <scalbn+0xe8>)
 8011e58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011e5c:	f005 4400 	and.w	r4, r5, #2147483648	; 0x80000000
 8011e60:	f044 41fc 	orr.w	r1, r4, #2113929216	; 0x7e000000
 8011e64:	f441 115f 	orr.w	r1, r1, #3653632	; 0x37c000
 8011e68:	f441 5110 	orr.w	r1, r1, #9216	; 0x2400
 8011e6c:	4820      	ldr	r0, [pc, #128]	; (8011ef0 <scalbn+0xf8>)
 8011e6e:	f041 013c 	orr.w	r1, r1, #60	; 0x3c
 8011e72:	e7d9      	b.n	8011e28 <scalbn+0x30>
 8011e74:	2900      	cmp	r1, #0
 8011e76:	dd08      	ble.n	8011e8a <scalbn+0x92>
 8011e78:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8011e7c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8011e80:	ea43 5501 	orr.w	r5, r3, r1, lsl #20
 8011e84:	4620      	mov	r0, r4
 8011e86:	4629      	mov	r1, r5
 8011e88:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011e8a:	f111 0f35 	cmn.w	r1, #53	; 0x35
 8011e8e:	da16      	bge.n	8011ebe <scalbn+0xc6>
 8011e90:	f24c 3350 	movw	r3, #50000	; 0xc350
 8011e94:	429f      	cmp	r7, r3
 8011e96:	ea4f 73d5 	mov.w	r3, r5, lsr #31
 8011e9a:	dd08      	ble.n	8011eae <scalbn+0xb6>
 8011e9c:	4c15      	ldr	r4, [pc, #84]	; (8011ef4 <scalbn+0xfc>)
 8011e9e:	4814      	ldr	r0, [pc, #80]	; (8011ef0 <scalbn+0xf8>)
 8011ea0:	f363 74df 	bfi	r4, r3, #31, #1
 8011ea4:	a30e      	add	r3, pc, #56	; (adr r3, 8011ee0 <scalbn+0xe8>)
 8011ea6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011eaa:	4621      	mov	r1, r4
 8011eac:	e7bc      	b.n	8011e28 <scalbn+0x30>
 8011eae:	4c12      	ldr	r4, [pc, #72]	; (8011ef8 <scalbn+0x100>)
 8011eb0:	4812      	ldr	r0, [pc, #72]	; (8011efc <scalbn+0x104>)
 8011eb2:	f363 74df 	bfi	r4, r3, #31, #1
 8011eb6:	a308      	add	r3, pc, #32	; (adr r3, 8011ed8 <scalbn+0xe0>)
 8011eb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011ebc:	e7f5      	b.n	8011eaa <scalbn+0xb2>
 8011ebe:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8011ec2:	3136      	adds	r1, #54	; 0x36
 8011ec4:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8011ec8:	ea43 5501 	orr.w	r5, r3, r1, lsl #20
 8011ecc:	4620      	mov	r0, r4
 8011ece:	4629      	mov	r1, r5
 8011ed0:	2200      	movs	r2, #0
 8011ed2:	4b0b      	ldr	r3, [pc, #44]	; (8011f00 <scalbn+0x108>)
 8011ed4:	e7a8      	b.n	8011e28 <scalbn+0x30>
 8011ed6:	bf00      	nop
 8011ed8:	c2f8f359 	.word	0xc2f8f359
 8011edc:	01a56e1f 	.word	0x01a56e1f
 8011ee0:	8800759c 	.word	0x8800759c
 8011ee4:	7e37e43c 	.word	0x7e37e43c
 8011ee8:	43500000 	.word	0x43500000
 8011eec:	ffff3cb0 	.word	0xffff3cb0
 8011ef0:	8800759c 	.word	0x8800759c
 8011ef4:	7e37e43c 	.word	0x7e37e43c
 8011ef8:	01a56e1f 	.word	0x01a56e1f
 8011efc:	c2f8f359 	.word	0xc2f8f359
 8011f00:	3c900000 	.word	0x3c900000

08011f04 <floorf>:
 8011f04:	b570      	push	{r4, r5, r6, lr}
 8011f06:	f3c0 55c7 	ubfx	r5, r0, #23, #8
 8011f0a:	3d7f      	subs	r5, #127	; 0x7f
 8011f0c:	2d16      	cmp	r5, #22
 8011f0e:	4601      	mov	r1, r0
 8011f10:	4604      	mov	r4, r0
 8011f12:	f020 4600 	bic.w	r6, r0, #2147483648	; 0x80000000
 8011f16:	dc26      	bgt.n	8011f66 <floorf+0x62>
 8011f18:	2d00      	cmp	r5, #0
 8011f1a:	da0e      	bge.n	8011f3a <floorf+0x36>
 8011f1c:	4917      	ldr	r1, [pc, #92]	; (8011f7c <floorf+0x78>)
 8011f1e:	f7ee fe01 	bl	8000b24 <__addsf3>
 8011f22:	2100      	movs	r1, #0
 8011f24:	f7ef f8c2 	bl	80010ac <__aeabi_fcmpgt>
 8011f28:	b128      	cbz	r0, 8011f36 <floorf+0x32>
 8011f2a:	2c00      	cmp	r4, #0
 8011f2c:	da23      	bge.n	8011f76 <floorf+0x72>
 8011f2e:	4b14      	ldr	r3, [pc, #80]	; (8011f80 <floorf+0x7c>)
 8011f30:	2e00      	cmp	r6, #0
 8011f32:	bf18      	it	ne
 8011f34:	461c      	movne	r4, r3
 8011f36:	4621      	mov	r1, r4
 8011f38:	e01b      	b.n	8011f72 <floorf+0x6e>
 8011f3a:	4e12      	ldr	r6, [pc, #72]	; (8011f84 <floorf+0x80>)
 8011f3c:	412e      	asrs	r6, r5
 8011f3e:	4230      	tst	r0, r6
 8011f40:	d017      	beq.n	8011f72 <floorf+0x6e>
 8011f42:	490e      	ldr	r1, [pc, #56]	; (8011f7c <floorf+0x78>)
 8011f44:	f7ee fdee 	bl	8000b24 <__addsf3>
 8011f48:	2100      	movs	r1, #0
 8011f4a:	f7ef f8af 	bl	80010ac <__aeabi_fcmpgt>
 8011f4e:	2800      	cmp	r0, #0
 8011f50:	d0f1      	beq.n	8011f36 <floorf+0x32>
 8011f52:	2c00      	cmp	r4, #0
 8011f54:	bfbe      	ittt	lt
 8011f56:	f44f 0300 	movlt.w	r3, #8388608	; 0x800000
 8011f5a:	fa43 f505 	asrlt.w	r5, r3, r5
 8011f5e:	1964      	addlt	r4, r4, r5
 8011f60:	ea24 0406 	bic.w	r4, r4, r6
 8011f64:	e7e7      	b.n	8011f36 <floorf+0x32>
 8011f66:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
 8011f6a:	d302      	bcc.n	8011f72 <floorf+0x6e>
 8011f6c:	f7ee fdda 	bl	8000b24 <__addsf3>
 8011f70:	4601      	mov	r1, r0
 8011f72:	4608      	mov	r0, r1
 8011f74:	bd70      	pop	{r4, r5, r6, pc}
 8011f76:	2400      	movs	r4, #0
 8011f78:	e7dd      	b.n	8011f36 <floorf+0x32>
 8011f7a:	bf00      	nop
 8011f7c:	7149f2ca 	.word	0x7149f2ca
 8011f80:	bf800000 	.word	0xbf800000
 8011f84:	007fffff 	.word	0x007fffff

08011f88 <nanf>:
 8011f88:	4800      	ldr	r0, [pc, #0]	; (8011f8c <nanf+0x4>)
 8011f8a:	4770      	bx	lr
 8011f8c:	7fc00000 	.word	0x7fc00000

08011f90 <scalbnf>:
 8011f90:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8011f94:	b538      	push	{r3, r4, r5, lr}
 8011f96:	4603      	mov	r3, r0
 8011f98:	460d      	mov	r5, r1
 8011f9a:	4604      	mov	r4, r0
 8011f9c:	d02a      	beq.n	8011ff4 <scalbnf+0x64>
 8011f9e:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 8011fa2:	d304      	bcc.n	8011fae <scalbnf+0x1e>
 8011fa4:	4601      	mov	r1, r0
 8011fa6:	f7ee fdbd 	bl	8000b24 <__addsf3>
 8011faa:	4603      	mov	r3, r0
 8011fac:	e022      	b.n	8011ff4 <scalbnf+0x64>
 8011fae:	f010 4fff 	tst.w	r0, #2139095040	; 0x7f800000
 8011fb2:	d117      	bne.n	8011fe4 <scalbnf+0x54>
 8011fb4:	f04f 4198 	mov.w	r1, #1275068416	; 0x4c000000
 8011fb8:	f7ee febc 	bl	8000d34 <__aeabi_fmul>
 8011fbc:	4a17      	ldr	r2, [pc, #92]	; (801201c <scalbnf+0x8c>)
 8011fbe:	4603      	mov	r3, r0
 8011fc0:	4295      	cmp	r5, r2
 8011fc2:	db0b      	blt.n	8011fdc <scalbnf+0x4c>
 8011fc4:	4604      	mov	r4, r0
 8011fc6:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 8011fca:	3a19      	subs	r2, #25
 8011fcc:	442a      	add	r2, r5
 8011fce:	2afe      	cmp	r2, #254	; 0xfe
 8011fd0:	dd0a      	ble.n	8011fe8 <scalbnf+0x58>
 8011fd2:	4913      	ldr	r1, [pc, #76]	; (8012020 <scalbnf+0x90>)
 8011fd4:	4618      	mov	r0, r3
 8011fd6:	f361 001e 	bfi	r0, r1, #0, #31
 8011fda:	e000      	b.n	8011fde <scalbnf+0x4e>
 8011fdc:	4911      	ldr	r1, [pc, #68]	; (8012024 <scalbnf+0x94>)
 8011fde:	f7ee fea9 	bl	8000d34 <__aeabi_fmul>
 8011fe2:	e7e2      	b.n	8011faa <scalbnf+0x1a>
 8011fe4:	0dd2      	lsrs	r2, r2, #23
 8011fe6:	e7f1      	b.n	8011fcc <scalbnf+0x3c>
 8011fe8:	2a00      	cmp	r2, #0
 8011fea:	dd05      	ble.n	8011ff8 <scalbnf+0x68>
 8011fec:	f024 40ff 	bic.w	r0, r4, #2139095040	; 0x7f800000
 8011ff0:	ea40 53c2 	orr.w	r3, r0, r2, lsl #23
 8011ff4:	4618      	mov	r0, r3
 8011ff6:	bd38      	pop	{r3, r4, r5, pc}
 8011ff8:	f112 0f16 	cmn.w	r2, #22
 8011ffc:	da05      	bge.n	801200a <scalbnf+0x7a>
 8011ffe:	f24c 3250 	movw	r2, #50000	; 0xc350
 8012002:	4295      	cmp	r5, r2
 8012004:	dce5      	bgt.n	8011fd2 <scalbnf+0x42>
 8012006:	4907      	ldr	r1, [pc, #28]	; (8012024 <scalbnf+0x94>)
 8012008:	e7e4      	b.n	8011fd4 <scalbnf+0x44>
 801200a:	3219      	adds	r2, #25
 801200c:	f024 44ff 	bic.w	r4, r4, #2139095040	; 0x7f800000
 8012010:	f04f 514c 	mov.w	r1, #855638016	; 0x33000000
 8012014:	ea44 50c2 	orr.w	r0, r4, r2, lsl #23
 8012018:	e7e1      	b.n	8011fde <scalbnf+0x4e>
 801201a:	bf00      	nop
 801201c:	ffff3cb0 	.word	0xffff3cb0
 8012020:	7149f2ca 	.word	0x7149f2ca
 8012024:	0da24260 	.word	0x0da24260

08012028 <__errno>:
 8012028:	4b01      	ldr	r3, [pc, #4]	; (8012030 <__errno+0x8>)
 801202a:	6818      	ldr	r0, [r3, #0]
 801202c:	4770      	bx	lr
 801202e:	bf00      	nop
 8012030:	20000010 	.word	0x20000010

08012034 <__libc_init_array>:
 8012034:	b570      	push	{r4, r5, r6, lr}
 8012036:	2600      	movs	r6, #0
 8012038:	4d0c      	ldr	r5, [pc, #48]	; (801206c <__libc_init_array+0x38>)
 801203a:	4c0d      	ldr	r4, [pc, #52]	; (8012070 <__libc_init_array+0x3c>)
 801203c:	1b64      	subs	r4, r4, r5
 801203e:	10a4      	asrs	r4, r4, #2
 8012040:	42a6      	cmp	r6, r4
 8012042:	d109      	bne.n	8012058 <__libc_init_array+0x24>
 8012044:	f000 f830 	bl	80120a8 <_init>
 8012048:	2600      	movs	r6, #0
 801204a:	4d0a      	ldr	r5, [pc, #40]	; (8012074 <__libc_init_array+0x40>)
 801204c:	4c0a      	ldr	r4, [pc, #40]	; (8012078 <__libc_init_array+0x44>)
 801204e:	1b64      	subs	r4, r4, r5
 8012050:	10a4      	asrs	r4, r4, #2
 8012052:	42a6      	cmp	r6, r4
 8012054:	d105      	bne.n	8012062 <__libc_init_array+0x2e>
 8012056:	bd70      	pop	{r4, r5, r6, pc}
 8012058:	f855 3b04 	ldr.w	r3, [r5], #4
 801205c:	4798      	blx	r3
 801205e:	3601      	adds	r6, #1
 8012060:	e7ee      	b.n	8012040 <__libc_init_array+0xc>
 8012062:	f855 3b04 	ldr.w	r3, [r5], #4
 8012066:	4798      	blx	r3
 8012068:	3601      	adds	r6, #1
 801206a:	e7f2      	b.n	8012052 <__libc_init_array+0x1e>
 801206c:	080125e0 	.word	0x080125e0
 8012070:	080125e0 	.word	0x080125e0
 8012074:	080125e0 	.word	0x080125e0
 8012078:	080125e8 	.word	0x080125e8

0801207c <memcpy>:
 801207c:	440a      	add	r2, r1
 801207e:	4291      	cmp	r1, r2
 8012080:	f100 33ff 	add.w	r3, r0, #4294967295
 8012084:	d100      	bne.n	8012088 <memcpy+0xc>
 8012086:	4770      	bx	lr
 8012088:	b510      	push	{r4, lr}
 801208a:	f811 4b01 	ldrb.w	r4, [r1], #1
 801208e:	4291      	cmp	r1, r2
 8012090:	f803 4f01 	strb.w	r4, [r3, #1]!
 8012094:	d1f9      	bne.n	801208a <memcpy+0xe>
 8012096:	bd10      	pop	{r4, pc}

08012098 <memset>:
 8012098:	4603      	mov	r3, r0
 801209a:	4402      	add	r2, r0
 801209c:	4293      	cmp	r3, r2
 801209e:	d100      	bne.n	80120a2 <memset+0xa>
 80120a0:	4770      	bx	lr
 80120a2:	f803 1b01 	strb.w	r1, [r3], #1
 80120a6:	e7f9      	b.n	801209c <memset+0x4>

080120a8 <_init>:
 80120a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80120aa:	bf00      	nop
 80120ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80120ae:	bc08      	pop	{r3}
 80120b0:	469e      	mov	lr, r3
 80120b2:	4770      	bx	lr

080120b4 <_fini>:
 80120b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80120b6:	bf00      	nop
 80120b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80120ba:	bc08      	pop	{r3}
 80120bc:	469e      	mov	lr, r3
 80120be:	4770      	bx	lr
