ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccihkPU5.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"misc.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.NVIC_PriorityGroupConfig,"ax",%progbits
  18              		.align	1
  19              		.global	NVIC_PriorityGroupConfig
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	NVIC_PriorityGroupConfig:
  27              	.LVL0:
  28              	.LFB123:
  29              		.file 1 "FWLIB/src/misc.c"
   1:FWLIB/src/misc.c **** /**
   2:FWLIB/src/misc.c ****   ******************************************************************************
   3:FWLIB/src/misc.c ****   * @file    misc.c
   4:FWLIB/src/misc.c ****   * @author  MCD Application Team
   5:FWLIB/src/misc.c ****   * @version V1.8.0
   6:FWLIB/src/misc.c ****   * @date    04-November-2016
   7:FWLIB/src/misc.c ****   * @brief   This file provides all the miscellaneous firmware functions (add-on
   8:FWLIB/src/misc.c ****   *          to CMSIS functions).
   9:FWLIB/src/misc.c ****   *          
  10:FWLIB/src/misc.c ****   *  @verbatim   
  11:FWLIB/src/misc.c ****   *                               
  12:FWLIB/src/misc.c ****   *          ===================================================================      
  13:FWLIB/src/misc.c ****   *                        How to configure Interrupts using driver 
  14:FWLIB/src/misc.c ****   *          ===================================================================      
  15:FWLIB/src/misc.c ****   * 
  16:FWLIB/src/misc.c ****   *            This section provide functions allowing to configure the NVIC interrupts (IRQ).
  17:FWLIB/src/misc.c ****   *            The Cortex-M4 exceptions are managed by CMSIS functions.
  18:FWLIB/src/misc.c ****   *
  19:FWLIB/src/misc.c ****   *            1. Configure the NVIC Priority Grouping using NVIC_PriorityGroupConfig()
  20:FWLIB/src/misc.c ****   *                function according to the following table.
  21:FWLIB/src/misc.c ****  
  22:FWLIB/src/misc.c ****   *  The table below gives the allowed values of the pre-emption priority and subpriority according
  23:FWLIB/src/misc.c ****   *  to the Priority Grouping configuration performed by NVIC_PriorityGroupConfig function
  24:FWLIB/src/misc.c ****   *    ============================================================================================
  25:FWLIB/src/misc.c ****   *      NVIC_PriorityGroup   | NVIC_IRQChannelPreemptionPriority | NVIC_IRQChannelSubPriority  |  
  26:FWLIB/src/misc.c ****   *    ============================================================================================
  27:FWLIB/src/misc.c ****   *     NVIC_PriorityGroup_0  |                0                  |            0-15             | 0
  28:FWLIB/src/misc.c ****   *                           |                                   |                             | 4
  29:FWLIB/src/misc.c ****   *    --------------------------------------------------------------------------------------------
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccihkPU5.s 			page 2


  30:FWLIB/src/misc.c ****   *     NVIC_PriorityGroup_1  |                0-1                |            0-7              | 1
  31:FWLIB/src/misc.c ****   *                           |                                   |                             | 3
  32:FWLIB/src/misc.c ****   *    --------------------------------------------------------------------------------------------
  33:FWLIB/src/misc.c ****   *     NVIC_PriorityGroup_2  |                0-3                |            0-3              | 2
  34:FWLIB/src/misc.c ****   *                           |                                   |                             | 2
  35:FWLIB/src/misc.c ****   *    --------------------------------------------------------------------------------------------
  36:FWLIB/src/misc.c ****   *     NVIC_PriorityGroup_3  |                0-7                |            0-1              | 3
  37:FWLIB/src/misc.c ****   *                           |                                   |                             | 1
  38:FWLIB/src/misc.c ****   *    --------------------------------------------------------------------------------------------
  39:FWLIB/src/misc.c ****   *     NVIC_PriorityGroup_4  |                0-15               |            0                | 4
  40:FWLIB/src/misc.c ****   *                           |                                   |                             | 0
  41:FWLIB/src/misc.c ****   *    ============================================================================================
  42:FWLIB/src/misc.c ****   *
  43:FWLIB/src/misc.c ****   *            2. Enable and Configure the priority of the selected IRQ Channels using NVIC_Init() 
  44:FWLIB/src/misc.c ****   *
  45:FWLIB/src/misc.c ****   * @note  When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  46:FWLIB/src/misc.c ****   *        The pending IRQ priority will be managed only by the subpriority.
  47:FWLIB/src/misc.c ****   *
  48:FWLIB/src/misc.c ****   * @note  IRQ priority order (sorted by highest to lowest priority):
  49:FWLIB/src/misc.c ****   *         - Lowest pre-emption priority
  50:FWLIB/src/misc.c ****   *         - Lowest subpriority
  51:FWLIB/src/misc.c ****   *         - Lowest hardware priority (IRQ number)
  52:FWLIB/src/misc.c ****   *
  53:FWLIB/src/misc.c ****   *  @endverbatim
  54:FWLIB/src/misc.c ****   *
  55:FWLIB/src/misc.c ****   ******************************************************************************
  56:FWLIB/src/misc.c ****   * @attention
  57:FWLIB/src/misc.c ****   *
  58:FWLIB/src/misc.c ****   * <h2><center>&copy; COPYRIGHT 2016 STMicroelectronics</center></h2>
  59:FWLIB/src/misc.c ****   *
  60:FWLIB/src/misc.c ****   * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
  61:FWLIB/src/misc.c ****   * You may not use this file except in compliance with the License.
  62:FWLIB/src/misc.c ****   * You may obtain a copy of the License at:
  63:FWLIB/src/misc.c ****   *
  64:FWLIB/src/misc.c ****   *        http://www.st.com/software_license_agreement_liberty_v2
  65:FWLIB/src/misc.c ****   *
  66:FWLIB/src/misc.c ****   * Unless required by applicable law or agreed to in writing, software 
  67:FWLIB/src/misc.c ****   * distributed under the License is distributed on an "AS IS" BASIS, 
  68:FWLIB/src/misc.c ****   * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  69:FWLIB/src/misc.c ****   * See the License for the specific language governing permissions and
  70:FWLIB/src/misc.c ****   * limitations under the License.
  71:FWLIB/src/misc.c ****   *
  72:FWLIB/src/misc.c ****   ******************************************************************************
  73:FWLIB/src/misc.c ****   */
  74:FWLIB/src/misc.c **** 
  75:FWLIB/src/misc.c **** /* Includes ------------------------------------------------------------------*/
  76:FWLIB/src/misc.c **** #include "misc.h"
  77:FWLIB/src/misc.c **** 
  78:FWLIB/src/misc.c **** /** @addtogroup STM32F4xx_StdPeriph_Driver
  79:FWLIB/src/misc.c ****   * @{
  80:FWLIB/src/misc.c ****   */
  81:FWLIB/src/misc.c **** 
  82:FWLIB/src/misc.c **** /** @defgroup MISC 
  83:FWLIB/src/misc.c ****   * @brief MISC driver modules
  84:FWLIB/src/misc.c ****   * @{
  85:FWLIB/src/misc.c ****   */
  86:FWLIB/src/misc.c **** 
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccihkPU5.s 			page 3


  87:FWLIB/src/misc.c **** /* Private typedef -----------------------------------------------------------*/
  88:FWLIB/src/misc.c **** /* Private define ------------------------------------------------------------*/
  89:FWLIB/src/misc.c **** #define AIRCR_VECTKEY_MASK    ((uint32_t)0x05FA0000)
  90:FWLIB/src/misc.c **** 
  91:FWLIB/src/misc.c **** /* Private macro -------------------------------------------------------------*/
  92:FWLIB/src/misc.c **** /* Private variables ---------------------------------------------------------*/
  93:FWLIB/src/misc.c **** /* Private function prototypes -----------------------------------------------*/
  94:FWLIB/src/misc.c **** /* Private functions ---------------------------------------------------------*/
  95:FWLIB/src/misc.c **** 
  96:FWLIB/src/misc.c **** /** @defgroup MISC_Private_Functions
  97:FWLIB/src/misc.c ****   * @{
  98:FWLIB/src/misc.c ****   */
  99:FWLIB/src/misc.c **** 
 100:FWLIB/src/misc.c **** /**
 101:FWLIB/src/misc.c ****   * @brief  Configures the priority grouping: pre-emption priority and subpriority.
 102:FWLIB/src/misc.c ****   * @param  NVIC_PriorityGroup: specifies the priority grouping bits length. 
 103:FWLIB/src/misc.c ****   *   This parameter can be one of the following values:
 104:FWLIB/src/misc.c ****   *     @arg NVIC_PriorityGroup_0: 0 bits for pre-emption priority
 105:FWLIB/src/misc.c ****   *                                4 bits for subpriority
 106:FWLIB/src/misc.c ****   *     @arg NVIC_PriorityGroup_1: 1 bits for pre-emption priority
 107:FWLIB/src/misc.c ****   *                                3 bits for subpriority
 108:FWLIB/src/misc.c ****   *     @arg NVIC_PriorityGroup_2: 2 bits for pre-emption priority
 109:FWLIB/src/misc.c ****   *                                2 bits for subpriority
 110:FWLIB/src/misc.c ****   *     @arg NVIC_PriorityGroup_3: 3 bits for pre-emption priority
 111:FWLIB/src/misc.c ****   *                                1 bits for subpriority
 112:FWLIB/src/misc.c ****   *     @arg NVIC_PriorityGroup_4: 4 bits for pre-emption priority
 113:FWLIB/src/misc.c ****   *                                0 bits for subpriority
 114:FWLIB/src/misc.c ****   * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
 115:FWLIB/src/misc.c ****   *         The pending IRQ priority will be managed only by the subpriority. 
 116:FWLIB/src/misc.c ****   * @retval None
 117:FWLIB/src/misc.c ****   */
 118:FWLIB/src/misc.c **** void NVIC_PriorityGroupConfig(uint32_t NVIC_PriorityGroup)
 119:FWLIB/src/misc.c **** {
  30              		.loc 1 119 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
 120:FWLIB/src/misc.c ****   /* Check the parameters */
 121:FWLIB/src/misc.c ****   assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  35              		.loc 1 121 3 view .LVU1
 122:FWLIB/src/misc.c ****   
 123:FWLIB/src/misc.c ****   /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
 124:FWLIB/src/misc.c ****   SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
  36              		.loc 1 124 3 view .LVU2
  37              		.loc 1 124 35 is_stmt 0 view .LVU3
  38 0000 40F0BF60 		orr	r0, r0, #100139008
  39              	.LVL1:
  40              		.loc 1 124 35 view .LVU4
  41 0004 40F40030 		orr	r0, r0, #131072
  42              		.loc 1 124 14 view .LVU5
  43 0008 014B     		ldr	r3, .L2
  44 000a D860     		str	r0, [r3, #12]
 125:FWLIB/src/misc.c **** }
  45              		.loc 1 125 1 view .LVU6
  46 000c 7047     		bx	lr
  47              	.L3:
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccihkPU5.s 			page 4


  48 000e 00BF     		.align	2
  49              	.L2:
  50 0010 00ED00E0 		.word	-536810240
  51              		.cfi_endproc
  52              	.LFE123:
  54              		.section	.text.NVIC_Init,"ax",%progbits
  55              		.align	1
  56              		.global	NVIC_Init
  57              		.syntax unified
  58              		.thumb
  59              		.thumb_func
  60              		.fpu fpv4-sp-d16
  62              	NVIC_Init:
  63              	.LVL2:
  64              	.LFB124:
 126:FWLIB/src/misc.c **** 
 127:FWLIB/src/misc.c **** /**
 128:FWLIB/src/misc.c ****   * @brief  Initializes the NVIC peripheral according to the specified
 129:FWLIB/src/misc.c ****   *         parameters in the NVIC_InitStruct.
 130:FWLIB/src/misc.c ****   * @note   To configure interrupts priority correctly, the NVIC_PriorityGroupConfig()
 131:FWLIB/src/misc.c ****   *         function should be called before. 
 132:FWLIB/src/misc.c ****   * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
 133:FWLIB/src/misc.c ****   *         the configuration information for the specified NVIC peripheral.
 134:FWLIB/src/misc.c ****   * @retval None
 135:FWLIB/src/misc.c ****   */
 136:FWLIB/src/misc.c **** void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
 137:FWLIB/src/misc.c **** {
  65              		.loc 1 137 1 is_stmt 1 view -0
  66              		.cfi_startproc
  67              		@ args = 0, pretend = 0, frame = 0
  68              		@ frame_needed = 0, uses_anonymous_args = 0
  69              		@ link register save eliminated.
 138:FWLIB/src/misc.c ****   uint8_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
  70              		.loc 1 138 3 view .LVU8
 139:FWLIB/src/misc.c ****   
 140:FWLIB/src/misc.c ****   /* Check the parameters */
 141:FWLIB/src/misc.c ****   assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  71              		.loc 1 141 3 view .LVU9
 142:FWLIB/src/misc.c ****   assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  72              		.loc 1 142 3 view .LVU10
 143:FWLIB/src/misc.c ****   assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
  73              		.loc 1 143 3 view .LVU11
 144:FWLIB/src/misc.c ****     
 145:FWLIB/src/misc.c ****   if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  74              		.loc 1 145 3 view .LVU12
  75              		.loc 1 145 22 is_stmt 0 view .LVU13
  76 0000 C378     		ldrb	r3, [r0, #3]	@ zero_extendqisi2
  77              		.loc 1 145 6 view .LVU14
  78 0002 FBB1     		cbz	r3, .L5
 146:FWLIB/src/misc.c ****   {
 147:FWLIB/src/misc.c ****     /* Compute the Corresponding IRQ Priority --------------------------------*/    
 148:FWLIB/src/misc.c ****     tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
  79              		.loc 1 148 5 is_stmt 1 view .LVU15
  80              		.loc 1 148 33 is_stmt 0 view .LVU16
  81 0004 154B     		ldr	r3, .L7
  82 0006 DB68     		ldr	r3, [r3, #12]
  83              		.loc 1 148 26 view .LVU17
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccihkPU5.s 			page 5


  84 0008 DB43     		mvns	r3, r3
  85              		.loc 1 148 17 view .LVU18
  86 000a C3F30222 		ubfx	r2, r3, #8, #3
  87              	.LVL3:
 149:FWLIB/src/misc.c ****     tmppre = (0x4 - tmppriority);
  88              		.loc 1 149 5 is_stmt 1 view .LVU19
  89              		.loc 1 149 12 is_stmt 0 view .LVU20
  90 000e C2F10401 		rsb	r1, r2, #4
  91 0012 C9B2     		uxtb	r1, r1
  92              	.LVL4:
 150:FWLIB/src/misc.c ****     tmpsub = tmpsub >> tmppriority;
  93              		.loc 1 150 5 is_stmt 1 view .LVU21
  94              		.loc 1 150 21 is_stmt 0 view .LVU22
  95 0014 0F23     		movs	r3, #15
  96 0016 1341     		asrs	r3, r3, r2
  97              	.LVL5:
 151:FWLIB/src/misc.c **** 
 152:FWLIB/src/misc.c ****     tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
  98              		.loc 1 152 5 is_stmt 1 view .LVU23
  99              		.loc 1 152 34 is_stmt 0 view .LVU24
 100 0018 4278     		ldrb	r2, [r0, #1]	@ zero_extendqisi2
 101              	.LVL6:
 102              		.loc 1 152 70 view .LVU25
 103 001a 8A40     		lsls	r2, r2, r1
 104              		.loc 1 152 17 view .LVU26
 105 001c D2B2     		uxtb	r2, r2
 106              	.LVL7:
 153:FWLIB/src/misc.c ****     tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 107              		.loc 1 153 5 is_stmt 1 view .LVU27
 108              		.loc 1 153 46 is_stmt 0 view .LVU28
 109 001e 8178     		ldrb	r1, [r0, #2]	@ zero_extendqisi2
 110              	.LVL8:
 111              		.loc 1 153 21 view .LVU29
 112 0020 0B40     		ands	r3, r3, r1
 113              	.LVL9:
 114              		.loc 1 153 17 view .LVU30
 115 0022 1343     		orrs	r3, r3, r2
 116              	.LVL10:
 154:FWLIB/src/misc.c ****         
 155:FWLIB/src/misc.c ****     tmppriority = tmppriority << 0x04;
 117              		.loc 1 155 5 is_stmt 1 view .LVU31
 118              		.loc 1 155 17 is_stmt 0 view .LVU32
 119 0024 1B01     		lsls	r3, r3, #4
 120              	.LVL11:
 121              		.loc 1 155 17 view .LVU33
 122 0026 DBB2     		uxtb	r3, r3
 123              	.LVL12:
 156:FWLIB/src/misc.c ****         
 157:FWLIB/src/misc.c ****     NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 124              		.loc 1 157 5 is_stmt 1 view .LVU34
 125              		.loc 1 157 29 is_stmt 0 view .LVU35
 126 0028 0278     		ldrb	r2, [r0]	@ zero_extendqisi2
 127              		.loc 1 157 48 view .LVU36
 128 002a 0D49     		ldr	r1, .L7+4
 129 002c 0A44     		add	r2, r2, r1
 130 002e 82F80033 		strb	r3, [r2, #768]
 158:FWLIB/src/misc.c ****     
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccihkPU5.s 			page 6


 159:FWLIB/src/misc.c ****     /* Enable the Selected IRQ Channels --------------------------------------*/
 160:FWLIB/src/misc.c ****     NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 131              		.loc 1 160 5 is_stmt 1 view .LVU37
 161:FWLIB/src/misc.c ****       (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 132              		.loc 1 161 41 is_stmt 0 view .LVU38
 133 0032 0378     		ldrb	r3, [r0]	@ zero_extendqisi2
 134              	.LVL13:
 135              		.loc 1 161 59 view .LVU39
 136 0034 03F01F00 		and	r0, r3, #31
 137              	.LVL14:
 160:FWLIB/src/misc.c ****       (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 138              		.loc 1 160 49 view .LVU40
 139 0038 5B09     		lsrs	r3, r3, #5
 140              		.loc 1 161 22 view .LVU41
 141 003a 0122     		movs	r2, #1
 142              	.LVL15:
 143              		.loc 1 161 22 view .LVU42
 144 003c 8240     		lsls	r2, r2, r0
 160:FWLIB/src/misc.c ****       (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 145              		.loc 1 160 58 view .LVU43
 146 003e 41F82320 		str	r2, [r1, r3, lsl #2]
 160:FWLIB/src/misc.c ****       (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 147              		.loc 1 160 58 view .LVU44
 148 0042 7047     		bx	lr
 149              	.LVL16:
 150              	.L5:
 162:FWLIB/src/misc.c ****   }
 163:FWLIB/src/misc.c ****   else
 164:FWLIB/src/misc.c ****   {
 165:FWLIB/src/misc.c ****     /* Disable the Selected IRQ Channels -------------------------------------*/
 166:FWLIB/src/misc.c ****     NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 151              		.loc 1 166 5 is_stmt 1 view .LVU45
 167:FWLIB/src/misc.c ****       (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 152              		.loc 1 167 41 is_stmt 0 view .LVU46
 153 0044 0378     		ldrb	r3, [r0]	@ zero_extendqisi2
 154              		.loc 1 167 59 view .LVU47
 155 0046 03F01F01 		and	r1, r3, #31
 166:FWLIB/src/misc.c ****       (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 156              		.loc 1 166 49 view .LVU48
 157 004a 5B09     		lsrs	r3, r3, #5
 158              		.loc 1 167 22 view .LVU49
 159 004c 0122     		movs	r2, #1
 160 004e 8A40     		lsls	r2, r2, r1
 166:FWLIB/src/misc.c ****       (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 161              		.loc 1 166 58 view .LVU50
 162 0050 2033     		adds	r3, r3, #32
 163 0052 0349     		ldr	r1, .L7+4
 164 0054 41F82320 		str	r2, [r1, r3, lsl #2]
 168:FWLIB/src/misc.c ****   }
 169:FWLIB/src/misc.c **** }
 165              		.loc 1 169 1 view .LVU51
 166 0058 7047     		bx	lr
 167              	.L8:
 168 005a 00BF     		.align	2
 169              	.L7:
 170 005c 00ED00E0 		.word	-536810240
 171 0060 00E100E0 		.word	-536813312
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccihkPU5.s 			page 7


 172              		.cfi_endproc
 173              	.LFE124:
 175              		.section	.text.NVIC_SetVectorTable,"ax",%progbits
 176              		.align	1
 177              		.global	NVIC_SetVectorTable
 178              		.syntax unified
 179              		.thumb
 180              		.thumb_func
 181              		.fpu fpv4-sp-d16
 183              	NVIC_SetVectorTable:
 184              	.LVL17:
 185              	.LFB125:
 170:FWLIB/src/misc.c **** 
 171:FWLIB/src/misc.c **** /**
 172:FWLIB/src/misc.c ****   * @brief  Sets the vector table location and Offset.
 173:FWLIB/src/misc.c ****   * @param  NVIC_VectTab: specifies if the vector table is in RAM or FLASH memory.
 174:FWLIB/src/misc.c ****   *   This parameter can be one of the following values:
 175:FWLIB/src/misc.c ****   *     @arg NVIC_VectTab_RAM: Vector Table in internal SRAM.
 176:FWLIB/src/misc.c ****   *     @arg NVIC_VectTab_FLASH: Vector Table in internal FLASH.
 177:FWLIB/src/misc.c ****   * @param  Offset: Vector Table base offset field. This value must be a multiple of 0x200.
 178:FWLIB/src/misc.c ****   * @retval None
 179:FWLIB/src/misc.c ****   */
 180:FWLIB/src/misc.c **** void NVIC_SetVectorTable(uint32_t NVIC_VectTab, uint32_t Offset)
 181:FWLIB/src/misc.c **** { 
 186              		.loc 1 181 1 is_stmt 1 view -0
 187              		.cfi_startproc
 188              		@ args = 0, pretend = 0, frame = 0
 189              		@ frame_needed = 0, uses_anonymous_args = 0
 190              		@ link register save eliminated.
 182:FWLIB/src/misc.c ****   /* Check the parameters */
 183:FWLIB/src/misc.c ****   assert_param(IS_NVIC_VECTTAB(NVIC_VectTab));
 191              		.loc 1 183 3 view .LVU53
 184:FWLIB/src/misc.c ****   assert_param(IS_NVIC_OFFSET(Offset));  
 192              		.loc 1 184 3 view .LVU54
 185:FWLIB/src/misc.c ****    
 186:FWLIB/src/misc.c ****   SCB->VTOR = NVIC_VectTab | (Offset & (uint32_t)0x1FFFFF80);
 193              		.loc 1 186 3 view .LVU55
 194              		.loc 1 186 38 is_stmt 0 view .LVU56
 195 0000 21F06041 		bic	r1, r1, #-536870912
 196              	.LVL18:
 197              		.loc 1 186 38 view .LVU57
 198 0004 21F07F01 		bic	r1, r1, #127
 199              		.loc 1 186 28 view .LVU58
 200 0008 0143     		orrs	r1, r1, r0
 201              		.loc 1 186 13 view .LVU59
 202 000a 014B     		ldr	r3, .L10
 203 000c 9960     		str	r1, [r3, #8]
 187:FWLIB/src/misc.c **** }
 204              		.loc 1 187 1 view .LVU60
 205 000e 7047     		bx	lr
 206              	.L11:
 207              		.align	2
 208              	.L10:
 209 0010 00ED00E0 		.word	-536810240
 210              		.cfi_endproc
 211              	.LFE125:
 213              		.section	.text.NVIC_SystemLPConfig,"ax",%progbits
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccihkPU5.s 			page 8


 214              		.align	1
 215              		.global	NVIC_SystemLPConfig
 216              		.syntax unified
 217              		.thumb
 218              		.thumb_func
 219              		.fpu fpv4-sp-d16
 221              	NVIC_SystemLPConfig:
 222              	.LVL19:
 223              	.LFB126:
 188:FWLIB/src/misc.c **** 
 189:FWLIB/src/misc.c **** /**
 190:FWLIB/src/misc.c ****   * @brief  Selects the condition for the system to enter low power mode.
 191:FWLIB/src/misc.c ****   * @param  LowPowerMode: Specifies the new mode for the system to enter low power mode.
 192:FWLIB/src/misc.c ****   *   This parameter can be one of the following values:
 193:FWLIB/src/misc.c ****   *     @arg NVIC_LP_SEVONPEND: Low Power SEV on Pend.
 194:FWLIB/src/misc.c ****   *     @arg NVIC_LP_SLEEPDEEP: Low Power DEEPSLEEP request.
 195:FWLIB/src/misc.c ****   *     @arg NVIC_LP_SLEEPONEXIT: Low Power Sleep on Exit.
 196:FWLIB/src/misc.c ****   * @param  NewState: new state of LP condition. This parameter can be: ENABLE or DISABLE.
 197:FWLIB/src/misc.c ****   * @retval None
 198:FWLIB/src/misc.c ****   */
 199:FWLIB/src/misc.c **** void NVIC_SystemLPConfig(uint8_t LowPowerMode, FunctionalState NewState)
 200:FWLIB/src/misc.c **** {
 224              		.loc 1 200 1 is_stmt 1 view -0
 225              		.cfi_startproc
 226              		@ args = 0, pretend = 0, frame = 0
 227              		@ frame_needed = 0, uses_anonymous_args = 0
 228              		@ link register save eliminated.
 201:FWLIB/src/misc.c ****   /* Check the parameters */
 202:FWLIB/src/misc.c ****   assert_param(IS_NVIC_LP(LowPowerMode));
 229              		.loc 1 202 3 view .LVU62
 203:FWLIB/src/misc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));  
 230              		.loc 1 203 3 view .LVU63
 204:FWLIB/src/misc.c ****   
 205:FWLIB/src/misc.c ****   if (NewState != DISABLE)
 231              		.loc 1 205 3 view .LVU64
 232              		.loc 1 205 6 is_stmt 0 view .LVU65
 233 0000 21B1     		cbz	r1, .L13
 206:FWLIB/src/misc.c ****   {
 207:FWLIB/src/misc.c ****     SCB->SCR |= LowPowerMode;
 234              		.loc 1 207 5 is_stmt 1 view .LVU66
 235              		.loc 1 207 14 is_stmt 0 view .LVU67
 236 0002 054B     		ldr	r3, .L15
 237 0004 1A69     		ldr	r2, [r3, #16]
 238 0006 1043     		orrs	r0, r0, r2
 239              	.LVL20:
 240              		.loc 1 207 14 view .LVU68
 241 0008 1861     		str	r0, [r3, #16]
 242 000a 7047     		bx	lr
 243              	.LVL21:
 244              	.L13:
 208:FWLIB/src/misc.c ****   }
 209:FWLIB/src/misc.c ****   else
 210:FWLIB/src/misc.c ****   {
 211:FWLIB/src/misc.c ****     SCB->SCR &= (uint32_t)(~(uint32_t)LowPowerMode);
 245              		.loc 1 211 5 is_stmt 1 view .LVU69
 246              		.loc 1 211 14 is_stmt 0 view .LVU70
 247 000c 024A     		ldr	r2, .L15
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccihkPU5.s 			page 9


 248 000e 1369     		ldr	r3, [r2, #16]
 249 0010 23EA0000 		bic	r0, r3, r0
 250              	.LVL22:
 251              		.loc 1 211 14 view .LVU71
 252 0014 1061     		str	r0, [r2, #16]
 212:FWLIB/src/misc.c ****   }
 213:FWLIB/src/misc.c **** }
 253              		.loc 1 213 1 view .LVU72
 254 0016 7047     		bx	lr
 255              	.L16:
 256              		.align	2
 257              	.L15:
 258 0018 00ED00E0 		.word	-536810240
 259              		.cfi_endproc
 260              	.LFE126:
 262              		.section	.text.SysTick_CLKSourceConfig,"ax",%progbits
 263              		.align	1
 264              		.global	SysTick_CLKSourceConfig
 265              		.syntax unified
 266              		.thumb
 267              		.thumb_func
 268              		.fpu fpv4-sp-d16
 270              	SysTick_CLKSourceConfig:
 271              	.LVL23:
 272              	.LFB127:
 214:FWLIB/src/misc.c **** 
 215:FWLIB/src/misc.c **** /**
 216:FWLIB/src/misc.c ****   * @brief  Configures the SysTick clock source.
 217:FWLIB/src/misc.c ****   * @param  SysTick_CLKSource: specifies the SysTick clock source.
 218:FWLIB/src/misc.c ****   *   This parameter can be one of the following values:
 219:FWLIB/src/misc.c ****   *     @arg SysTick_CLKSource_HCLK_Div8: AHB clock divided by 8 selected as SysTick clock source.
 220:FWLIB/src/misc.c ****   *     @arg SysTick_CLKSource_HCLK: AHB clock selected as SysTick clock source.
 221:FWLIB/src/misc.c ****   * @retval None
 222:FWLIB/src/misc.c ****   */
 223:FWLIB/src/misc.c **** void SysTick_CLKSourceConfig(uint32_t SysTick_CLKSource)
 224:FWLIB/src/misc.c **** {
 273              		.loc 1 224 1 is_stmt 1 view -0
 274              		.cfi_startproc
 275              		@ args = 0, pretend = 0, frame = 0
 276              		@ frame_needed = 0, uses_anonymous_args = 0
 277              		@ link register save eliminated.
 225:FWLIB/src/misc.c ****   /* Check the parameters */
 226:FWLIB/src/misc.c ****   assert_param(IS_SYSTICK_CLK_SOURCE(SysTick_CLKSource));
 278              		.loc 1 226 3 view .LVU74
 227:FWLIB/src/misc.c ****   if (SysTick_CLKSource == SysTick_CLKSource_HCLK)
 279              		.loc 1 227 3 view .LVU75
 280              		.loc 1 227 6 is_stmt 0 view .LVU76
 281 0000 0428     		cmp	r0, #4
 282 0002 06D0     		beq	.L20
 228:FWLIB/src/misc.c ****   {
 229:FWLIB/src/misc.c ****     SysTick->CTRL |= SysTick_CLKSource_HCLK;
 230:FWLIB/src/misc.c ****   }
 231:FWLIB/src/misc.c ****   else
 232:FWLIB/src/misc.c ****   {
 233:FWLIB/src/misc.c ****     SysTick->CTRL &= SysTick_CLKSource_HCLK_Div8;
 283              		.loc 1 233 5 is_stmt 1 view .LVU77
 284              		.loc 1 233 19 is_stmt 0 view .LVU78
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccihkPU5.s 			page 10


 285 0004 4FF0E022 		mov	r2, #-536813568
 286 0008 1369     		ldr	r3, [r2, #16]
 287 000a 23F00403 		bic	r3, r3, #4
 288 000e 1361     		str	r3, [r2, #16]
 234:FWLIB/src/misc.c ****   }
 235:FWLIB/src/misc.c **** }
 289              		.loc 1 235 1 view .LVU79
 290 0010 7047     		bx	lr
 291              	.L20:
 229:FWLIB/src/misc.c ****   }
 292              		.loc 1 229 5 is_stmt 1 view .LVU80
 229:FWLIB/src/misc.c ****   }
 293              		.loc 1 229 19 is_stmt 0 view .LVU81
 294 0012 4FF0E022 		mov	r2, #-536813568
 295 0016 1369     		ldr	r3, [r2, #16]
 296 0018 43F00403 		orr	r3, r3, #4
 297 001c 1361     		str	r3, [r2, #16]
 298 001e 7047     		bx	lr
 299              		.cfi_endproc
 300              	.LFE127:
 302              		.text
 303              	.Letext0:
 304              		.file 2 "/usr/local/arm-none-eabi-gcc/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/mac
 305              		.file 3 "/usr/local/arm-none-eabi-gcc/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/sys
 306              		.file 4 "F4_CORE/core_cm4.h"
 307              		.file 5 "USER/stm32f4xx.h"
 308              		.file 6 "FWLIB/inc/misc.h"
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccihkPU5.s 			page 11


DEFINED SYMBOLS
                            *ABS*:0000000000000000 misc.c
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccihkPU5.s:18     .text.NVIC_PriorityGroupConfig:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccihkPU5.s:26     .text.NVIC_PriorityGroupConfig:0000000000000000 NVIC_PriorityGroupConfig
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccihkPU5.s:50     .text.NVIC_PriorityGroupConfig:0000000000000010 $d
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccihkPU5.s:55     .text.NVIC_Init:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccihkPU5.s:62     .text.NVIC_Init:0000000000000000 NVIC_Init
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccihkPU5.s:170    .text.NVIC_Init:000000000000005c $d
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccihkPU5.s:176    .text.NVIC_SetVectorTable:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccihkPU5.s:183    .text.NVIC_SetVectorTable:0000000000000000 NVIC_SetVectorTable
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccihkPU5.s:209    .text.NVIC_SetVectorTable:0000000000000010 $d
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccihkPU5.s:214    .text.NVIC_SystemLPConfig:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccihkPU5.s:221    .text.NVIC_SystemLPConfig:0000000000000000 NVIC_SystemLPConfig
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccihkPU5.s:258    .text.NVIC_SystemLPConfig:0000000000000018 $d
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccihkPU5.s:263    .text.SysTick_CLKSourceConfig:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccihkPU5.s:270    .text.SysTick_CLKSourceConfig:0000000000000000 SysTick_CLKSourceConfig

NO UNDEFINED SYMBOLS
