==39148== Cachegrind, a cache and branch-prediction profiler
==39148== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==39148== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==39148== Command: ./sift .
==39148== 
--39148-- warning: L3 cache found, using its data for the LL simulation.
--39148-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--39148-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.062500
==39148== brk segment overflow in thread #1: can't grow to 0x4cd9000
==39148== (see section Limitations in user manual)
==39148== NOTE: further instances of this message will not be shown
==39148== 
==39148== I   refs:      3,167,698,646
==39148== I1  misses:            2,427
==39148== LLi misses:            1,942
==39148== I1  miss rate:          0.00%
==39148== LLi miss rate:          0.00%
==39148== 
==39148== D   refs:        974,218,286  (676,537,037 rd   + 297,681,249 wr)
==39148== D1  misses:       13,968,207  ( 11,398,625 rd   +   2,569,582 wr)
==39148== LLd misses:        3,676,103  (  1,863,845 rd   +   1,812,258 wr)
==39148== D1  miss rate:           1.4% (        1.7%     +         0.9%  )
==39148== LLd miss rate:           0.4% (        0.3%     +         0.6%  )
==39148== 
==39148== LL refs:          13,970,634  ( 11,401,052 rd   +   2,569,582 wr)
==39148== LL misses:         3,678,045  (  1,865,787 rd   +   1,812,258 wr)
==39148== LL miss rate:            0.1% (        0.0%     +         0.6%  )
