SET_FLAG MODE BATCH
SET_FLAG STANDALONE_MODE TRUE
SET_PREFERENCE ipi_mode no
SET_PREFERENCE is_ip_locked false
SET_PREFERENCE devicefamily virtex7
SET_PREFERENCE device xc7vx485t
SET_PREFERENCE speedgrade -2
SET_PREFERENCE package ffg1761
SET_PREFERENCE verilogsim true
SET_PREFERENCE vhdlsim false
SET_PREFERENCE designentry Verilog
SET_PREFERENCE outputdirectory c:/chip/ascend_vc707/ascend_vc707.srcs/sources_1/ip/DDR3SDRAM/_tmp/
SET_PREFERENCE subworkingdirectory c:/chip/ascend_vc707/ascend_vc707.srcs/sources_1/ip/DDR3SDRAM/_tmp/
SET_PREFERENCE flowvendor Other
SET_PREFERENCE tool vivado
SET_PARAMETER component_name DDR3SDRAM
SET_PREFERENCE compnamestatus 1
SET_PARAMETER component_name DDR3SDRAM
SET_PARAMETER xml_input_file C:/chip/ascend_vc707/ascend_vc707.srcs/sources_1/ip/DDR3SDRAM/mig_b.prj
SET_PARAMETER data_dir_path c:/Xilinx/Vivado/2013.4/data/ip/xilinx/mig_7series_v2_0
SET_CORE_NAME Memory Interface Generator (MIG 7 Series)
SET_CORE_VERSION 2.0
SET_CORE_VLNV xilinx.com:ip:mig_7series:2.0
SET_CORE_PATH c:/Xilinx/Vivado/2013.4/data/ip/xilinx/mig_7series_v2_0
SET_CORE_DATASHEET c:/Xilinx/Vivado/2013.4/data/ip/xilinx/mig_7series_v2_0/data/docs/ds176_7series_MIS.pdf
