# Project file /home/stefano/Desktop/isa_lab3/riscv_opt/sim/riscv_opt_local.mpf was not found.
# Unable to open project.
cd /home/stefano/github/isa/lab3/riscv_opt_no_abs/sim
# Loading project riscv_opt_no_abs
# Compile of add_sub.vhd was successful.
# Compile of alu.vhd failed with 3 errors.
# Compile of alu_control.vhd was successful.
# Compile of barrel_shifter.vhd was successful.
# Compile of branch_forwarding_unit.vhd was successful.
# Compile of control.vhd was successful.
# Compile of dec_5to32.vhd was successful.
# Compile of decode_stage.vhd failed with 8 errors.
# Compile of decode_stage_control.vhd failed with 6 errors.
# Compile of equality_checker.vhd failed with 3 errors.
# Compile of execute_stage.vhd failed with 5 errors.
# Compile of execute_stage_control.vhd failed with 3 errors.
# Compile of fetch_stage.vhd was successful.
# Compile of forwarding_unit.vhd was successful.
# Compile of hazard_unit.vhd was successful.
# Compile of immediate_generator.vhd was successful.
# Compile of mem_stage.vhd was successful.
# Compile of mem_stage_control.vhd was successful.
# Compile of mux_2to1.vhd was successful.
# Compile of mux_2to1_bit.vhd was successful.
# Compile of mux_2to1_stall.vhd was successful.
# Compile of mux_4to1.vhd was successful.
# Compile of mux_32to1.vhd failed with 3 errors.
# Compile of param_pkg.vhd was successful.
# Compile of ram.vhd was successful with warnings.
# Compile of reg.vhd was successful.
# Compile of reg_file.vhd was successful.
# Compile of RV32I_control.vhd was successful.
# Compile of RV32I_debug.vhd failed with 3 errors.
# Compile of RV32I_tb.vhd was successful.
# Compile of unary_AND.vhd was successful.
# Compile of wb_stage.vhd was successful.
# Compile of RV32I_tb.vhd was successful.
# 33 compiles, 8 failed with 34 errors.
# Compile of add_sub.vhd was successful.
# Compile of alu.vhd was successful.
# Compile of alu_control.vhd was successful.
# Compile of barrel_shifter.vhd was successful.
# Compile of branch_forwarding_unit.vhd was successful.
# Compile of control.vhd was successful.
# Compile of dec_5to32.vhd was successful.
# Compile of decode_stage.vhd was successful.
# Compile of decode_stage_control.vhd was successful.
# Compile of equality_checker.vhd was successful.
# Compile of execute_stage.vhd was successful.
# Compile of execute_stage_control.vhd was successful.
# Compile of fetch_stage.vhd was successful.
# Compile of forwarding_unit.vhd was successful.
# Compile of hazard_unit.vhd was successful.
# Compile of immediate_generator.vhd was successful.
# Compile of mem_stage.vhd was successful.
# Compile of mem_stage_control.vhd was successful.
# Compile of mux_2to1.vhd was successful.
# Compile of mux_2to1_bit.vhd was successful.
# Compile of mux_2to1_stall.vhd was successful.
# Compile of mux_4to1.vhd was successful.
# Compile of mux_32to1.vhd was successful.
# Compile of param_pkg.vhd was successful.
# Compile of ram.vhd was successful with warnings.
# Compile of reg.vhd was successful.
# Compile of reg_file.vhd was successful.
# Compile of RV32I_control.vhd was successful.
# Compile of RV32I_debug.vhd was successful.
# Compile of RV32I_tb.vhd was successful.
# Compile of unary_AND.vhd was successful.
# Compile of wb_stage.vhd was successful.
# Compile of RV32I_tb.vhd was successful.
# 33 compiles, 0 failed with no errors.
vsim work.rv32i_tb -t ns
# vsim work.rv32i_tb -t ns 
# Start time: 17:17:25 on Feb 12,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.rv32i_tb(arch)
# Loading work.rv32i(str)
# Loading work.fetch_stage(str)
# Loading work.reg(arch)
# Loading work.mux_2to1(arch)
# Loading work.decode_stage(str)
# Loading work.param_pkg
# Loading work.reg_file(arch)
# Loading work.dec_5to32(arch)
# Loading work.mux_32to1(arch)
# Loading work.immediate_generator(str)
# Loading work.mux_4to1(str)
# Loading work.equality_checker(str)
# Loading work.unary_and(str)
# Loading work.execute_stage(str)
# Loading work.alu(str)
# Loading work.add_sub(str)
# Loading work.barrel_shifter(str)
# Loading work.mux_2to1_bit(str)
# Loading work.mem_stage(str)
# Loading work.wb_stage(str)
# Loading work.rv32i_control(str)
# Loading work.decode_stage_control(str)
# Loading work.control(str)
# Loading work.hazard_unit(str)
# Loading work.mux_2to1_stall(str)
# Loading work.branch_forwarding_unit(str)
# Loading work.execute_stage_control(str)
# Loading work.alu_control(str)
# Loading work.forwarding_unit(str)
# Loading work.mem_stage_control(str)
# Loading work.ram(rtl)
# WARNING: No extended dataflow license exists
do scripts/wave.do
# ** UI-Msg: (vish-4014) No objects found matching '/rv32i_tb/processor/RV32I_control_1/decode_stage_control_1/hazard_unit_1/FetchPipeWrite'.
# Executing ONERROR command at macro ./scripts/wave.do line 90
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /rv32i_tb
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /rv32i_tb
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /rv32i_tb
# End time: 17:18:21 on Feb 12,2022, Elapsed time: 0:00:56
# Errors: 0, Warnings: 10
