$date
	Sat Nov 09 16:18:09 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module PC_TB $end
$var wire 32 ! test_s [31:0] $end
$var parameter 32 " DURATION $end
$var reg 1 # clk_test $end
$var reg 32 $ test_b [31:0] $end
$scope module PC_UUT $end
$var wire 1 # clk $end
$var wire 32 % pcNext [31:0] $end
$var reg 32 & pc [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1010 "
$end
#0
$dumpvars
bx &
b11111111111111111111111111111111 %
b11111111111111111111111111111111 $
0#
bx !
$end
#100000
b11111111111111111111111111111111 !
b11111111111111111111111111111111 &
1#
#200000
0#
b0 $
b0 %
#300000
b0 !
b0 &
1#
#400000
0#
#500000
1#
#550000
b11111111111111111111111111111111 $
b11111111111111111111111111111111 %
#600000
0#
#700000
b11111111111111111111111111111111 !
b11111111111111111111111111111111 &
1#
#800000
0#
#900000
1#
#1000000
0#
#1100000
1#
#1200000
0#
#1300000
1#
#1400000
0#
#1500000
1#
#1550000
