KEY LIBERO "2022.2"
KEY CAPTURE "2022.2.0.10"
KEY DEFAULT_IMPORT_LOC "E:\Hotline_Cases\IP_cases\2012\493642-863181735\Mir_429\component\Actel\DirectCore\CORE429\3.1.103\rtl\vhdl\core"
KEY DEFAULT_OPEN_LOC ""
KEY ProjectID "0"
KEY HDLTechnology "VERILOG"
KEY VERILOGMODE "SYSTEMVERILOG"
KEY VHDLMODE "VHDL2008"
KEY SYSTEMVERILOGMFCU "FALSE"
KEY UseConstraintFlowTechnology "TRUE"
KEY VendorTechnology_Family "PolarFire"
KEY VendorTechnology_Die "PA5M300TS"
KEY VendorTechnology_Package "fcg1152"
KEY VendorTechnology_Speed "-1"
KEY VendorTechnology_DieVoltage "1.0"
KEY VendorTechnology_PART_RANGE "IND"
KEY VendorTechnology_DSW_VCCA_VOLTAGE_RAMP_RATE ""
KEY VendorTechnology_IO_DEFT_STD "LVCMOS18"
KEY VendorTechnology_OPCONR ""
KEY VendorTechnology_PLL_SUPPLY ""
KEY VendorTechnology_RAD_EXPOSURE ""
KEY VendorTechnology_RESERVEMIGRATIONPINS "1"
KEY VendorTechnology_RESTRICTPROBEPINS "1"
KEY VendorTechnology_RESTRICTSPIPINS "0"
KEY VendorTechnology_SYSTEM_CONTROLLER_SUSPEND_MODE "0"
KEY VendorTechnology_TARGETDEVICESFORMIGRATION "PA5M300TS"
KEY VendorTechnology_TEMPR "IND"
KEY VendorTechnology_UNUSED_MSS_IO_RESISTOR_PULL "None"
KEY VendorTechnology_VCCI_1.2_VOLTR "IND"
KEY VendorTechnology_VCCI_1.5_VOLTR "IND"
KEY VendorTechnology_VCCI_1.8_VOLTR "IND"
KEY VendorTechnology_VCCI_2.5_VOLTR "IND"
KEY VendorTechnology_VCCI_3.3_VOLTR "IND"
KEY VendorTechnology_VOLTR "IND"
KEY ProjectLocation "C:\Libero_Projects\PF_Mi_V_Tut"
KEY ProjectDescription ""
KEY UseRootLocationForLinkedFiles "FALSE"
KEY RootLocationENVForLinkedFiles ""
KEY RootLocationForLinkedFiles ""
KEY GlobalIncludePaths ""
KEY Pa4PeripheralNewSeq "GOOD"
KEY MemoryMapDrcSeverity "FALSE"
KEY LossOfDataDRCSeverity "TRUE"
KEY IdWidthMismatchDRCSeverity "TRUE"
KEY SimulationType "VERILOG"
KEY Vendor "Actel"
KEY ActiveRoot "top::work"
LIST REVISIONS
VALUE="Impl1",NUM=1
CURREV=1
ENDLIST
LIST LIBRARIES
COREAPB3_LIB
COREJTAGDEBUG_LIB
CORESPI_LIB
ENDLIST
LIST LIBRARY_COREAPB3_LIB
ALIAS=COREAPB3_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_COREJTAGDEBUG_LIB
ALIAS=COREJTAGDEBUG_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_CORESPI_LIB
ALIAS=CORESPI_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST GlobalIncludeFileList
ENDLIST
LIST FileManager
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\CoreAPB3.cxf,actgen_cxf"
STATE="utd"
TIME="1665906089"
SIZE="2736"
PARENT="<project>\component\work\APB3\APB3.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\coreparameters.v,tb_hdl"
STATE="utd"
TIME="1665906089"
SIZE="1284"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\mti\scripts\wave_user.do,do"
STATE="utd"
TIME="1665298843"
SIZE="912"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
STATE="utd"
TIME="1665298843"
SIZE="4645"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
STATE="utd"
TIME="1665298843"
SIZE="9100"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
STATE="utd"
TIME="1665298843"
SIZE="25147"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
STATE="utd"
TIME="1665298843"
SIZE="36284"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
STATE="utd"
TIME="1665298843"
SIZE="122465"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v,hdl"
STATE="utd"
TIME="1665298843"
SIZE="29701"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3_iaddr_reg.v,hdl"
STATE="utd"
TIME="1665298843"
SIZE="4465"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3_muxptob3.v,hdl"
STATE="utd"
TIME="1665298843"
SIZE="5708"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\test\user\testbench.v,tb_hdl"
STATE="utd"
TIME="1665298843"
SIZE="23813"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\CoreAPB3.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf,actgen_cxf"
STATE="utd"
TIME="1665464584"
SIZE="11166"
PARENT="<project>\component\work\Axi4Interconnect\Axi4Interconnect.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\AHBL_Ctrl.v,hdl"
STATE="utd"
TIME="1665286203"
SIZE="21528"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\AHB_SM.v,hdl"
STATE="utd"
TIME="1665286203"
SIZE="11675"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\AXI4_Read_Ctrl.v,hdl"
STATE="utd"
TIME="1665286203"
SIZE="10599"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\AXI4_Write_Ctrl.v,hdl"
STATE="utd"
TIME="1665286203"
SIZE="19122"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\Bin2Gray.v,hdl"
STATE="utd"
TIME="1665286203"
SIZE="1371"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\byte2bit.v,hdl"
STATE="utd"
TIME="1665286203"
SIZE="2245"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v,hdl"
STATE="utd"
TIME="1665286203"
SIZE="4987"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v,hdl"
STATE="utd"
TIME="1665286203"
SIZE="2160"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_rdCtrl.v,hdl"
STATE="utd"
TIME="1665286203"
SIZE="2827"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_wrCtrl.v,hdl"
STATE="utd"
TIME="1665286203"
SIZE="2823"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DownConverter.v,hdl"
STATE="utd"
TIME="1665286203"
SIZE="14797"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_brespCtrl.v,hdl"
STATE="utd"
TIME="1665286203"
SIZE="8182"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_CmdFifoWriteCtrl.v,hdl"
STATE="utd"
TIME="1665286203"
SIZE="30028"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_Hold_Reg_Rd.v,hdl"
STATE="utd"
TIME="1665286203"
SIZE="5210"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_Hold_Reg_Wr.v,hdl"
STATE="utd"
TIME="1665286203"
SIZE="4268"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_preCalcCmdFifoWrCtrl.v,hdl"
STATE="utd"
TIME="1665286203"
SIZE="10650"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_readWidthConv.v,hdl"
STATE="utd"
TIME="1665286203"
SIZE="33065"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_widthConvrd.v,hdl"
STATE="utd"
TIME="1665286203"
SIZE="20431"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_widthConvwr.v,hdl"
STATE="utd"
TIME="1665286203"
SIZE="30873"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_writeWidthConv.v,hdl"
STATE="utd"
TIME="1665286203"
SIZE="25066"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v,hdl"
STATE="utd"
TIME="1665286203"
SIZE="18457"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_BChannel.v,hdl"
STATE="utd"
TIME="1665286203"
SIZE="6018"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcAChannel.v,hdl"
STATE="utd"
TIME="1665286203"
SIZE="7274"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcRChan_Ctrl.v,hdl"
STATE="utd"
TIME="1665286203"
SIZE="5111"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChannel.v,hdl"
STATE="utd"
TIME="1665286203"
SIZE="22588"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChannel_SlvRid_Arb.v,hdl"
STATE="utd"
TIME="1665286203"
SIZE="4030"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChan_Ctrl.v,hdl"
STATE="utd"
TIME="1665286203"
SIZE="12301"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChannel.v,hdl"
STATE="utd"
TIME="1665286203"
SIZE="13523"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChan_Hold_Reg.v,hdl"
STATE="utd"
TIME="1665286203"
SIZE="4767"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChan_ReadDataFifoCtrl.v,hdl"
STATE="utd"
TIME="1665286203"
SIZE="16471"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_Wchan_WriteDataFifoCtrl.v,hdl"
STATE="utd"
TIME="1665286203"
SIZE="14788"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v,hdl"
STATE="utd"
TIME="1665286203"
SIZE="4488"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v,hdl"
STATE="utd"
TIME="1665286203"
SIZE="4465"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_downsizing.v,hdl"
STATE="utd"
TIME="1665286203"
SIZE="5191"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_upsizing.v,hdl"
STATE="utd"
TIME="1665286203"
SIZE="6207"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\Hold_Reg_Ctrl.v,hdl"
STATE="utd"
TIME="1665286203"
SIZE="1933"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v,hdl"
STATE="utd"
TIME="1665286203"
SIZE="41308"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrAHBtoAXI4Converter.v,hdl"
STATE="utd"
TIME="1665286203"
SIZE="7947"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrClockDomainCrossing.v,hdl"
STATE="utd"
TIME="1665286203"
SIZE="14809"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrDataWidthConv.v,hdl"
STATE="utd"
TIME="1665286203"
SIZE="21722"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrProtocolConverter.v,hdl"
STATE="utd"
TIME="1665286203"
SIZE="15008"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v,hdl"
STATE="utd"
TIME="1665286203"
SIZE="1911"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegisterSlice.v,hdl"
STATE="utd"
TIME="1665286203"
SIZE="17745"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v,hdl"
STATE="utd"
TIME="1665286203"
SIZE="6558"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v,hdl"
STATE="utd"
TIME="1665286203"
SIZE="40178"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvAXI4ID.v,hdl"
STATE="utd"
TIME="1665286203"
SIZE="3957"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvRead.v,hdl"
STATE="utd"
TIME="1665286203"
SIZE="20193"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v,hdl"
STATE="utd"
TIME="1665286203"
SIZE="29430"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtocolConv.v,hdl"
STATE="utd"
TIME="1665286203"
SIZE="11065"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvClockDomainCrossing.v,hdl"
STATE="utd"
TIME="1665286203"
SIZE="13595"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvDataWidthConverter.v,hdl"
STATE="utd"
TIME="1665286203"
SIZE="21996"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvProtocolConverter.v,hdl"
STATE="utd"
TIME="1665286203"
SIZE="23919"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\UpConverter.v,hdl"
STATE="utd"
TIME="1665286203"
SIZE="28768"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\AddressController.v,hdl"
STATE="utd"
TIME="1665286203"
SIZE="16116"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v,hdl"
STATE="utd"
TIME="1665286203"
SIZE="39409"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\BitScan0.v,hdl"
STATE="utd"
TIME="1665286203"
SIZE="1348"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DependenceChecker.v,hdl"
STATE="utd"
TIME="1665286203"
SIZE="11863"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DERR_Slave.v,hdl"
STATE="utd"
TIME="1665286203"
SIZE="9300"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_FF_SyncWr_SyncRd.v,hdl"
STATE="utd"
TIME="1665286203"
SIZE="3236"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v,hdl"
STATE="utd"
TIME="1665286203"
SIZE="3226"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v,hdl"
STATE="utd"
TIME="1665286203"
SIZE="12804"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterAddressDecoder.v,hdl"
STATE="utd"
TIME="1665286203"
SIZE="4070"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterControl.v,hdl"
STATE="utd"
TIME="1665286203"
SIZE="8532"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RDataController.v,hdl"
STATE="utd"
TIME="1665286203"
SIZE="14968"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RdFifoDualPort.v,hdl"
STATE="utd"
TIME="1665286203"
SIZE="12739"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ReadDataController.v,hdl"
STATE="utd"
TIME="1665286203"
SIZE="12950"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ReadDataMux.v,hdl"
STATE="utd"
TIME="1665286203"
SIZE="54439"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RequestQual.v,hdl"
STATE="utd"
TIME="1665286203"
SIZE="3514"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ResetSycnc.v,hdl"
STATE="utd"
TIME="1665286203"
SIZE="2295"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RespController.v,hdl"
STATE="utd"
TIME="1665286203"
SIZE="7317"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Revision.v,hdl"
STATE="utd"
TIME="1665286203"
SIZE="1496"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RoundRobinArb.v,hdl"
STATE="utd"
TIME="1665286203"
SIZE="7732"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\SlaveDataMuxController.v,hdl"
STATE="utd"
TIME="1665286203"
SIZE="61062"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\TargetMuxController.v,hdl"
STATE="utd"
TIME="1665286203"
SIZE="39479"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\TransactionController.v,hdl"
STATE="utd"
TIME="1665286203"
SIZE="13892"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WDataController.v,hdl"
STATE="utd"
TIME="1665286203"
SIZE="16270"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WriteDataMux.v,hdl"
STATE="utd"
TIME="1665286203"
SIZE="22105"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v,hdl"
STATE="utd"
TIME="1665286203"
SIZE="703579"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AHBModel\AHBL_Master.v,tb_hdl"
STATE="utd"
TIME="1665286202"
SIZE="13377"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4MasterGen.v,tb_hdl"
STATE="utd"
TIME="1665286202"
SIZE="65033"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v,tb_hdl"
STATE="utd"
TIME="1665286202"
SIZE="47227"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\AxiMaster.v,tb_hdl"
STATE="utd"
TIME="1665286202"
SIZE="18641"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\DualPort_Ram_SyncWr_ASyncRd.v,tb_hdl"
STATE="utd"
TIME="1665286202"
SIZE="9861"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\run_user_test_ts.do,do"
STATE="utd"
TIME="1665286202"
SIZE="2542"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\User_Test.v,tb_hdl"
STATE="utd"
TIME="1665286202"
SIZE="456913"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\wave_toplevel.do,do"
STATE="utd"
TIME="1665286202"
SIZE="1926"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreDDRMemCtrlr\2.3.101\CoreDDRMemCtrlr.cxf,actgen_cxf"
STATE="utd"
TIME="1665464847"
SIZE="372"
PARENT="<project>\component\work\DDR3_0\DDR3_0.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\COREDDR_TIP.cxf,actgen_cxf"
STATE="utd"
TIME="1665464837"
SIZE="4135"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\APB_IF.v,hdl"
STATE="utd"
TIME="1665286805"
SIZE="10659"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\APB_IOG_CTRL_SM.v,hdl"
STATE="utd"
TIME="1665286805"
SIZE="15606"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\CoreDDR_TIP_INT.v,hdl"
STATE="utd"
TIME="1665286805"
SIZE="78701"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\CoreDDR_TIP_SIM.v,hdl"
STATE="utd"
TIME="1665286805"
SIZE="68811"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\COREDDR_TIP.cxf"
BEGIN_USE_CONSTRAINT
TOOL_CONSTRAINT_TYPE="ideSIMULATION"
END_USE_CONSTRAINT
USE_FOR_ANY_TOOL="FALSE"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\CoreDDR_TIP_SYN.v,hdl"
STATE="utd"
TIME="1665286805"
SIZE="43646"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\COREDDR_TIP.cxf"
BEGIN_USE_CONSTRAINT
TOOL_CONSTRAINT_TYPE="ideSYNTHESIS"
TOOL_CONSTRAINT_USE="SYNPLIFY7_EXT"
END_USE_CONSTRAINT
USE_FOR_ANY_TOOL="FALSE"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\ddr4_vref.v,hdl"
STATE="utd"
TIME="1665286805"
SIZE="5657"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\ddr_init_iterator.v,hdl"
STATE="utd"
TIME="1665286805"
SIZE="2258"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\ddr_no_training.v,hdl"
STATE="utd"
TIME="1665286805"
SIZE="55594"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\COREDDR_TIP.cxf"
BEGIN_USE_CONSTRAINT
TOOL_CONSTRAINT_TYPE="ideSIMULATION"
END_USE_CONSTRAINT
USE_FOR_ANY_TOOL="FALSE"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\DELAY_CTRL.v,hdl"
STATE="utd"
TIME="1665286805"
SIZE="1573"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\DLL_MON.v,hdl"
STATE="utd"
TIME="1665286805"
SIZE="860"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v,hdl"
STATE="utd"
TIME="1665286805"
SIZE="63181"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\FIFO_BLK.v,hdl"
STATE="utd"
TIME="1665286805"
SIZE="5670"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\flag_generator.v,hdl"
STATE="utd"
TIME="1665286805"
SIZE="1809"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v,hdl"
STATE="utd"
TIME="1665286805"
SIZE="113148"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v,hdl"
STATE="utd"
TIME="1665286805"
SIZE="12200"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v,hdl"
STATE="utd"
TIME="1665286805"
SIZE="6910"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_CTRL.v,hdl"
STATE="utd"
TIME="1665286805"
SIZE="1728"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LEVELLING.v,hdl"
STATE="utd"
TIME="1665286805"
SIZE="19448"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\OE_GLUE_LOGIC.v,hdl"
STATE="utd"
TIME="1665286805"
SIZE="1398"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\COREDDR_TIP.cxf"
BEGIN_USE_CONSTRAINT
TOOL_CONSTRAINT_TYPE="ideSIMULATION"
END_USE_CONSTRAINT
USE_FOR_ANY_TOOL="FALSE"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v,hdl"
STATE="utd"
TIME="1665286805"
SIZE="34434"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\ram_simple_dp.v,hdl"
STATE="utd"
TIME="1665286805"
SIZE="3011"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\RDLVL.v,hdl"
STATE="utd"
TIME="1665286805"
SIZE="9254"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\RDLVL_SMS.v,hdl"
STATE="utd"
TIME="1665286805"
SIZE="12945"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\RDLVL_TRAIN.v,hdl"
STATE="utd"
TIME="1665286805"
SIZE="12172"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\register_bank.v,hdl"
STATE="utd"
TIME="1665286805"
SIZE="24045"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TIP_CTRL_BLK.v,hdl"
STATE="utd"
TIME="1665286805"
SIZE="43687"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_bclksclk.v,hdl"
STATE="utd"
TIME="1665286805"
SIZE="11801"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TRN_CLK.v,hdl"
STATE="utd"
TIME="1665286805"
SIZE="20421"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_cmdaddr.v,hdl"
STATE="utd"
TIME="1665286805"
SIZE="21924"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TRN_COMPLETE.v,hdl"
STATE="utd"
TIME="1665286805"
SIZE="10342"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_dqsw.v,hdl"
STATE="utd"
TIME="1665286805"
SIZE="12939"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\VREF_TR.v,hdl"
STATE="utd"
TIME="1665286805"
SIZE="2095"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\write_callibrator.v,hdl"
STATE="utd"
TIME="1665286805"
SIZE="26265"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\WRLVL.v,hdl"
STATE="utd"
TIME="1665286805"
SIZE="5795"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\WRLVL_BOT.v,hdl"
STATE="utd"
TIME="1665286805"
SIZE="10340"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.2.102\CoreGPIO.cxf,actgen_cxf"
STATE="utd"
TIME="1665465378"
SIZE="752"
PARENT="<project>\component\work\CoreGPIO_0\CoreGPIO_0.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\COREJTAGDEBUG.cxf,actgen_cxf"
STATE="utd"
TIME="1665310533"
SIZE="1916"
PARENT="<project>\component\work\COREJTAGDEBUG_0\COREJTAGDEBUG_0.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v,hdl"
STATE="utd"
TIME="1665310533"
SIZE="24714"
LIBRARY="COREJTAGDEBUG_LIB"
PARENT="<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\COREJTAGDEBUG.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug_bufd.v,hdl"
STATE="utd"
TIME="1665310533"
SIZE="1033"
LIBRARY="COREJTAGDEBUG_LIB"
PARENT="<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\COREJTAGDEBUG.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug_ujtag_wrapper.v,hdl"
STATE="utd"
TIME="1665310533"
SIZE="6203"
LIBRARY="COREJTAGDEBUG_LIB"
PARENT="<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\COREJTAGDEBUG.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug_uj_jtag.v,hdl"
STATE="utd"
TIME="1665310533"
SIZE="18296"
LIBRARY="COREJTAGDEBUG_LIB"
PARENT="<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\COREJTAGDEBUG.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\mti\corejtagdebug_wave.do,do"
STATE="utd"
TIME="1665310533"
SIZE="1934"
PARENT="<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\COREJTAGDEBUG.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\rtl\vlog\test\corejtagdebug_host_emulator.v,tb_hdl"
STATE="utd"
TIME="1665310533"
SIZE="9726"
LIBRARY="COREJTAGDEBUG_LIB"
PARENT="<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\COREJTAGDEBUG.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\rtl\vlog\test\corejtagdebug_jtag_tap.v,tb_hdl"
STATE="utd"
TIME="1665310533"
SIZE="11170"
LIBRARY="COREJTAGDEBUG_LIB"
PARENT="<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\COREJTAGDEBUG.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\rtl\vlog\test\corejtagdebug_testbench.v,tb_hdl"
STATE="utd"
TIME="1665310533"
SIZE="13990"
LIBRARY="COREJTAGDEBUG_LIB"
PARENT="<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\COREJTAGDEBUG.cxf"
MODULE_UNDER_TEST="COREJTAGDEBUG_TESTBENCH"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERESET_PF\2.3.100\CORERESET_PF.cxf,actgen_cxf"
STATE="utd"
TIME="1665310471"
SIZE="485"
PARENT="<project>\component\work\reset_syn_0\reset_syn_0.cxf"
PARENT="<project>\component\work\reset_syn_1\reset_syn_1.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\CORESPI.cxf,actgen_cxf"
STATE="utd"
TIME="1665465538"
SIZE="2961"
PARENT="<project>\component\work\SPI_Controller\SPI_Controller.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\mti\bfmtovec_compile.do,do"
STATE="utd"
TIME="1665309710"
SIZE="922"
PARENT="<project>\component\Actel\DirectCore\CORESPI\5.2.104\CORESPI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\mti\wave.do,do"
STATE="utd"
TIME="1665309710"
SIZE="3399"
PARENT="<project>\component\Actel\DirectCore\CORESPI\5.2.104\CORESPI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
STATE="utd"
TIME="1665309710"
SIZE="6496"
LIBRARY="CORESPI_LIB"
PARENT="<project>\component\Actel\DirectCore\CORESPI\5.2.104\CORESPI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
STATE="utd"
TIME="1665309710"
SIZE="9225"
LIBRARY="CORESPI_LIB"
PARENT="<project>\component\Actel\DirectCore\CORESPI\5.2.104\CORESPI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
STATE="utd"
TIME="1665309710"
SIZE="197644"
LIBRARY="CORESPI_LIB"
PARENT="<project>\component\Actel\DirectCore\CORESPI\5.2.104\CORESPI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\amba_bfm\bfm_package.v,tb_hdl"
STATE="utd"
TIME="1665309710"
SIZE="40025"
LIBRARY="CORESPI_LIB"
PARENT="<project>\component\Actel\DirectCore\CORESPI\5.2.104\CORESPI.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\corespi.v,hdl"
STATE="utd"
TIME="1665309710"
SIZE="4698"
LIBRARY="CORESPI_LIB"
PARENT="<project>\component\Actel\DirectCore\CORESPI\5.2.104\CORESPI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi.v,hdl"
STATE="utd"
TIME="1665309710"
SIZE="13098"
LIBRARY="CORESPI_LIB"
PARENT="<project>\component\Actel\DirectCore\CORESPI\5.2.104\CORESPI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v,hdl"
STATE="utd"
TIME="1665309710"
SIZE="42389"
LIBRARY="CORESPI_LIB"
PARENT="<project>\component\Actel\DirectCore\CORESPI\5.2.104\CORESPI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_clockmux.v,hdl"
STATE="utd"
TIME="1665309710"
SIZE="1034"
LIBRARY="CORESPI_LIB"
PARENT="<project>\component\Actel\DirectCore\CORESPI\5.2.104\CORESPI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_control.v,hdl"
STATE="utd"
TIME="1665309710"
SIZE="3070"
LIBRARY="CORESPI_LIB"
PARENT="<project>\component\Actel\DirectCore\CORESPI\5.2.104\CORESPI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_fifo.v,hdl"
STATE="utd"
TIME="1665309710"
SIZE="6157"
LIBRARY="CORESPI_LIB"
PARENT="<project>\component\Actel\DirectCore\CORESPI\5.2.104\CORESPI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v,hdl"
STATE="utd"
TIME="1665309710"
SIZE="9209"
LIBRARY="CORESPI_LIB"
PARENT="<project>\component\Actel\DirectCore\CORESPI\5.2.104\CORESPI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\test\user\testbench.v,tb_hdl"
STATE="utd"
TIME="1665309710"
SIZE="6648"
LIBRARY="CORESPI_LIB"
PARENT="<project>\component\Actel\DirectCore\CORESPI\5.2.104\CORESPI.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.7.100\CoreUARTapb.cxf,actgen_cxf"
STATE="utd"
TIME="1665465286"
SIZE="779"
PARENT="<project>\component\work\UART_apb\UART_apb.cxf"
ENDFILE
VALUE "<project>\component\Actel\SgCore\PF_CCC\2.2.214\PF_CCC.cxf,actgen_cxf"
STATE="utd"
TIME="1665465642"
SIZE="279"
PARENT="<project>\component\work\CCC_C0\CCC_C0.cxf"
PARENT="<project>\component\work\DDR3_0\DDR3_0.cxf"
ENDFILE
VALUE "<project>\component\Actel\SgCore\PF_DDR_CFG_INIT\1.0.100\cfg_init.v,hdl"
STATE="utd"
TIME="1665286815"
SIZE="40782"
PARENT="<project>\component\Actel\SgCore\PF_DDR_CFG_INIT\1.0.100\PF_DDR_CFG_INIT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\SgCore\PF_DDR_CFG_INIT\1.0.100\PF_DDR_CFG_INIT.cxf,actgen_cxf"
STATE="utd"
TIME="1665464847"
SIZE="458"
PARENT="<project>\component\work\DDR3_0\DDR3_0.cxf"
ENDFILE
VALUE "<project>\component\Actel\SgCore\PF_INIT_MONITOR\2.0.304\PF_INIT_MONITOR.cxf,actgen_cxf"
STATE="utd"
TIME="1665310369"
SIZE="288"
PARENT="<project>\component\work\INIT_Monitor\INIT_Monitor.cxf"
ENDFILE
VALUE "<project>\component\Actel\SgCore\PF_IOD\1.0.218\PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1665464841"
SIZE="243"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\Actel\SgCore\PF_LANECTRL\2.0.102\PF_LANECTRL.cxf,actgen_cxf"
STATE="utd"
TIME="1665464841"
SIZE="364"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v,hdl"
STATE="utd"
TIME="1665285457"
SIZE="1206772"
PARENT="<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\MIV_RV32.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\MIV_RV32.cxf,actgen_cxf"
STATE="utd"
TIME="1665464439"
SIZE="1547"
PARENT="<project>\component\work\MIV_RV32_C0\MIV_RV32_C0.cxf"
PARENT="<project>\component\work\MIV_RV32_C1\MIV_RV32_C1.cxf"
ENDFILE
VALUE "<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\miv_rv32_bist_seq_pkg.v,hdl"
STATE="utd"
TIME="1665285457"
SIZE="9264"
PARENT="<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\MIV_RV32.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\miv_rv32_bist_shared_pkg.v,hdl"
STATE="utd"
TIME="1665285457"
SIZE="11677"
PARENT="<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\MIV_RV32.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\miv_rv32_core_cfg_pkg.v,hdl"
STATE="utd"
TIME="1665285457"
SIZE="8001"
PARENT="<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\MIV_RV32.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\miv_rv32_mnemonics_pkg.v,hdl"
STATE="utd"
TIME="1665285457"
SIZE="5421"
PARENT="<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\MIV_RV32.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\miv_rv32_opsrv_cfg_pkg.v,hdl"
STATE="utd"
TIME="1665285457"
SIZE="5363"
PARENT="<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\MIV_RV32.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\miv_rv32_opsrv_debug_pkg.v,hdl"
STATE="utd"
TIME="1665285457"
SIZE="13667"
PARENT="<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\MIV_RV32.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\miv_rv32_opsrv_pkg.v,hdl"
STATE="utd"
TIME="1665285457"
SIZE="3745"
PARENT="<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\MIV_RV32.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\miv_rv32_pkg.v,hdl"
STATE="utd"
TIME="1665285457"
SIZE="40818"
PARENT="<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\MIV_RV32.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv\miv_rv32_ram_singleport_lp.v,hdl"
STATE="utd"
TIME="1665285457"
SIZE="592134"
PARENT="<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\MIV_RV32.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv\miv_rv32_ram_singleport_lp_ecc.v,hdl"
STATE="utd"
TIME="1665285457"
SIZE="677129"
PARENT="<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\MIV_RV32.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v,hdl"
STATE="utd"
TIME="1665285457"
SIZE="694802"
PARENT="<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\MIV_RV32.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\APB3\APB3.cxf,actgen_cxf"
STATE="utd"
TIME="1665906090"
SIZE="13877"
ENDFILE
VALUE "<project>\component\work\APB3\APB3.v,hdl"
STATE="utd"
TIME="1665906089"
SIZE="13492"
PARENT="<project>\component\work\APB3\APB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Axi4Interconnect\Axi4Interconnect.cxf,actgen_cxf"
STATE="utd"
TIME="1665464590"
SIZE="130701"
ENDFILE
VALUE "<project>\component\work\Axi4Interconnect\Axi4Interconnect.v,hdl"
STATE="utd"
TIME="1665464584"
SIZE="325514"
PARENT="<project>\component\work\Axi4Interconnect\Axi4Interconnect.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CCC_C0\CCC_C0.cxf,actgen_cxf"
STATE="utd"
TIME="1665465674"
SIZE="18337"
ENDFILE
VALUE "<project>\component\work\CCC_C0\CCC_C0.v,hdl"
STATE="utd"
TIME="1665465642"
SIZE="10281"
PARENT="<project>\component\work\CCC_C0\CCC_C0.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CCC_C0\CCC_C0_0\CCC_C0_CCC_C0_0_PF_CCC.cxf,actgen_cxf"
STATE="utd"
TIME="1665465642"
SIZE="467"
PARENT="<project>\component\work\CCC_C0\CCC_C0.cxf"
ENDFILE
VALUE "<project>\component\work\CCC_C0\CCC_C0_0\CCC_C0_CCC_C0_0_PF_CCC.v,hdl"
STATE="utd"
TIME="1665465642"
SIZE="3885"
PARENT="<project>\component\work\CCC_C0\CCC_C0_0\CCC_C0_CCC_C0_0_PF_CCC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_0\CoreGPIO_0.cxf,actgen_cxf"
STATE="utd"
TIME="1665465379"
SIZE="12610"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_0\CoreGPIO_0.v,hdl"
STATE="utd"
TIME="1665465378"
SIZE="11009"
PARENT="<project>\component\work\CoreGPIO_0\CoreGPIO_0.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\bfmtovec_compile.do,do"
STATE="utd"
TIME="1665465378"
SIZE="1218"
PARENT="<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\CoreGPIO_0_CoreGPIO_0_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\CoreGPIO_0_CoreGPIO_0_0_CoreGPIO.cxf,actgen_cxf"
STATE="utd"
TIME="1665465378"
SIZE="3318"
PARENT="<project>\component\work\CoreGPIO_0\CoreGPIO_0.cxf"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\coreparameters.v,tb_hdl"
STATE="utd"
TIME="1665465378"
SIZE="4039"
PARENT="<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\CoreGPIO_0_CoreGPIO_0_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
STATE="utd"
TIME="1665465378"
SIZE="8106"
PARENT="<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\CoreGPIO_0_CoreGPIO_0_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
STATE="utd"
TIME="1665465378"
SIZE="11228"
PARENT="<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\CoreGPIO_0_CoreGPIO_0_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
STATE="utd"
TIME="1665465378"
SIZE="2485"
PARENT="<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\CoreGPIO_0_CoreGPIO_0_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
STATE="utd"
TIME="1665465378"
SIZE="48774"
PARENT="<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\CoreGPIO_0_CoreGPIO_0_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
STATE="utd"
TIME="1665465378"
SIZE="4659"
PARENT="<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\CoreGPIO_0_CoreGPIO_0_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
STATE="utd"
TIME="1665465378"
SIZE="9144"
PARENT="<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\CoreGPIO_0_CoreGPIO_0_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
STATE="utd"
TIME="1665465378"
SIZE="25151"
PARENT="<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\CoreGPIO_0_CoreGPIO_0_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
STATE="utd"
TIME="1665465378"
SIZE="36297"
PARENT="<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\CoreGPIO_0_CoreGPIO_0_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
STATE="utd"
TIME="1665465378"
SIZE="4722"
PARENT="<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\CoreGPIO_0_CoreGPIO_0_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
STATE="utd"
TIME="1665465378"
SIZE="122555"
PARENT="<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\CoreGPIO_0_CoreGPIO_0_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\core\coregpio.v,hdl"
STATE="utd"
TIME="1665465378"
SIZE="29300"
PARENT="<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\CoreGPIO_0_CoreGPIO_0_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\test\user\testbench.v,tb_hdl"
STATE="utd"
TIME="1665465378"
SIZE="13858"
PARENT="<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\CoreGPIO_0_CoreGPIO_0_0_CoreGPIO.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\wave_vlog.do,do"
STATE="utd"
TIME="1665465378"
SIZE="1452"
PARENT="<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\CoreGPIO_0_CoreGPIO_0_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREJTAGDEBUG_0\COREJTAGDEBUG_0.cxf,actgen_cxf"
STATE="utd"
TIME="1665310533"
SIZE="6911"
ENDFILE
VALUE "<project>\component\work\COREJTAGDEBUG_0\COREJTAGDEBUG_0.v,hdl"
STATE="utd"
TIME="1665310533"
SIZE="12050"
PARENT="<project>\component\work\COREJTAGDEBUG_0\COREJTAGDEBUG_0.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_0\CCC_0\DDR3_0_CCC_0_PF_CCC.cxf,actgen_cxf"
STATE="utd"
TIME="1665464846"
SIZE="461"
PARENT="<project>\component\work\DDR3_0\DDR3_0.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_0\CCC_0\DDR3_0_CCC_0_PF_CCC.v,hdl"
STATE="utd"
TIME="1665464846"
SIZE="4722"
PARENT="<project>\component\work\DDR3_0\CCC_0\DDR3_0_CCC_0_PF_CCC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_0\DDR3_0.cxf,actgen_cxf"
STATE="utd"
TIME="1665464847"
SIZE="18371"
ENDFILE
VALUE "<project>\component\work\DDR3_0\DDR3_0.v,hdl"
STATE="utd"
TIME="1665464847"
SIZE="192534"
PARENT="<project>\component\work\DDR3_0\DDR3_0.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_0\DDRCTRL_0\CoreDDRMemCtrlr_0.v,hdl"
STATE="utd"
TIME="1665464847"
SIZE="7132778"
PARENT="<project>\component\work\DDR3_0\DDRCTRL_0\DDR3_0_DDRCTRL_0_CoreDDRMemCtrlr.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_0\DDRCTRL_0\DDR3_0_DDRCTRL_0_CoreDDRMemCtrlr.cxf,actgen_cxf"
STATE="utd"
TIME="1665464847"
SIZE="497"
PARENT="<project>\component\work\DDR3_0\DDR3_0.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_0\DDRCTRL_0\DDRCTRL_0.cxf,actgen_cxf"
STATE="utd"
TIME="1665464846"
SIZE="418"
PARENT="<project>\component\work\DDR3_0\DDR3_0.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_0\DDRCTRL_0\sdram_lb_defines_0.v,hdl"
STATE="utd"
TIME="1665464846"
SIZE="2317"
PARENT="<project>\component\work\DDR3_0\DDRCTRL_0\DDRCTRL_0.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_0\DLL_0\DDR3_0_DLL_0_PF_CCC.cxf,actgen_cxf"
STATE="utd"
TIME="1665464847"
SIZE="461"
PARENT="<project>\component\work\DDR3_0\DDR3_0.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_0\DLL_0\DDR3_0_DLL_0_PF_CCC.v,hdl"
STATE="utd"
TIME="1665464847"
SIZE="2645"
PARENT="<project>\component\work\DDR3_0\DLL_0\DDR3_0_DLL_0_PF_CCC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.cxf,actgen_cxf"
STATE="utd"
TIME="1665464845"
SIZE="38849"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v,hdl"
STATE="utd"
TIME="1665464842"
SIZE="871273"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1665464832"
SIZE="493"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v,hdl"
STATE="utd"
TIME="1665464832"
SIZE="41286"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_12\DDR3_0_DDRPHY_BLK_IOD_A_12_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1665464833"
SIZE="489"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_12\DDR3_0_DDRPHY_BLK_IOD_A_12_PF_IOD.v,hdl"
STATE="utd"
TIME="1665464833"
SIZE="4084"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_12\DDR3_0_DDRPHY_BLK_IOD_A_12_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_13\DDR3_0_DDRPHY_BLK_IOD_A_13_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1665464833"
SIZE="489"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_13\DDR3_0_DDRPHY_BLK_IOD_A_13_PF_IOD.v,hdl"
STATE="utd"
TIME="1665464833"
SIZE="3864"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_13\DDR3_0_DDRPHY_BLK_IOD_A_13_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_14\DDR3_0_DDRPHY_BLK_IOD_A_14_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1665464833"
SIZE="489"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_14\DDR3_0_DDRPHY_BLK_IOD_A_14_PF_IOD.v,hdl"
STATE="utd"
TIME="1665464833"
SIZE="3864"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_14\DDR3_0_DDRPHY_BLK_IOD_A_14_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_15\DDR3_0_DDRPHY_BLK_IOD_A_15_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1665464834"
SIZE="489"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_15\DDR3_0_DDRPHY_BLK_IOD_A_15_PF_IOD.v,hdl"
STATE="utd"
TIME="1665464834"
SIZE="3864"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_15\DDR3_0_DDRPHY_BLK_IOD_A_15_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_BA\DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1665464834"
SIZE="485"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_BA\DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v,hdl"
STATE="utd"
TIME="1665464834"
SIZE="10632"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_BA\DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_BCLK_TRAINING\DDR3_0_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1665464834"
SIZE="507"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_BCLK_TRAINING\DDR3_0_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD.v,hdl"
STATE="utd"
TIME="1665464834"
SIZE="3876"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_BCLK_TRAINING\DDR3_0_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_CAS_N\DDR3_0_DDRPHY_BLK_IOD_CAS_N_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1665464835"
SIZE="491"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_CAS_N\DDR3_0_DDRPHY_BLK_IOD_CAS_N_PF_IOD.v,hdl"
STATE="utd"
TIME="1665464835"
SIZE="3867"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_CAS_N\DDR3_0_DDRPHY_BLK_IOD_CAS_N_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_CKE\DDR3_0_DDRPHY_BLK_IOD_CKE_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1665464835"
SIZE="487"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_CKE\DDR3_0_DDRPHY_BLK_IOD_CKE_PF_IOD.v,hdl"
STATE="utd"
TIME="1665464835"
SIZE="3864"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_CKE\DDR3_0_DDRPHY_BLK_IOD_CKE_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_CS_N\DDR3_0_DDRPHY_BLK_IOD_CS_N_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1665464835"
SIZE="489"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_CS_N\DDR3_0_DDRPHY_BLK_IOD_CS_N_PF_IOD.v,hdl"
STATE="utd"
TIME="1665464835"
SIZE="3866"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_CS_N\DDR3_0_DDRPHY_BLK_IOD_CS_N_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_ODT\DDR3_0_DDRPHY_BLK_IOD_ODT_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1665464836"
SIZE="487"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_ODT\DDR3_0_DDRPHY_BLK_IOD_ODT_PF_IOD.v,hdl"
STATE="utd"
TIME="1665464836"
SIZE="3864"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_ODT\DDR3_0_DDRPHY_BLK_IOD_ODT_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_RAS_N\DDR3_0_DDRPHY_BLK_IOD_RAS_N_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1665464836"
SIZE="491"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_RAS_N\DDR3_0_DDRPHY_BLK_IOD_RAS_N_PF_IOD.v,hdl"
STATE="utd"
TIME="1665464836"
SIZE="3867"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_RAS_N\DDR3_0_DDRPHY_BLK_IOD_RAS_N_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_REF_CLK_TRAINING\DDR3_0_DDRPHY_BLK_IOD_REF_CLK_TRAINING_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1665464836"
SIZE="513"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_REF_CLK_TRAINING\DDR3_0_DDRPHY_BLK_IOD_REF_CLK_TRAINING_PF_IOD.v,hdl"
STATE="utd"
TIME="1665464836"
SIZE="3808"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_REF_CLK_TRAINING\DDR3_0_DDRPHY_BLK_IOD_REF_CLK_TRAINING_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_RESET_N\DDR3_0_DDRPHY_BLK_IOD_RESET_N_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1665464837"
SIZE="495"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_RESET_N\DDR3_0_DDRPHY_BLK_IOD_RESET_N_PF_IOD.v,hdl"
STATE="utd"
TIME="1665464837"
SIZE="3871"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_RESET_N\DDR3_0_DDRPHY_BLK_IOD_RESET_N_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_WE_N\DDR3_0_DDRPHY_BLK_IOD_WE_N_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1665464837"
SIZE="489"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_WE_N\DDR3_0_DDRPHY_BLK_IOD_WE_N_PF_IOD.v,hdl"
STATE="utd"
TIME="1665464837"
SIZE="3865"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_WE_N\DDR3_0_DDRPHY_BLK_IOD_WE_N_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\LANECTRL_ADDR_CMD_0\DDR3_0_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL.cxf,actgen_cxf"
STATE="utd"
TIME="1665464841"
SIZE="641"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\LANECTRL_ADDR_CMD_0\DDR3_0_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL.v,hdl"
STATE="utd"
TIME="1665464841"
SIZE="4928"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\LANECTRL_ADDR_CMD_0\DDR3_0_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\LANECTRL_ADDR_CMD_0\PF_LANECTRL_PAUSE_SYNC.v,hdl"
STATE="utd"
TIME="1665464841"
SIZE="3706"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\LANECTRL_ADDR_CMD_0\DDR3_0_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_0_CTRL\DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL.cxf,actgen_cxf"
STATE="utd"
TIME="1665464837"
SIZE="625"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_0_CTRL\DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL.v,hdl"
STATE="utd"
TIME="1665464837"
SIZE="5198"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_0_CTRL\DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_0_CTRL\PF_LANECTRL_PAUSE_SYNC.v,hdl"
STATE="utd"
TIME="1665464837"
SIZE="3698"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_0_CTRL\DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_0_IOD_DM\DDR3_0_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1665464838"
SIZE="499"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_0_IOD_DM\DDR3_0_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD.v,hdl"
STATE="utd"
TIME="1665464838"
SIZE="4058"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_0_IOD_DM\DDR3_0_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_0_IOD_DQSW_TRAINING\DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQSW_TRAINING_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1665464839"
SIZE="521"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_0_IOD_DQSW_TRAINING\DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQSW_TRAINING_PF_IOD.v,hdl"
STATE="utd"
TIME="1665464839"
SIZE="3917"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_0_IOD_DQSW_TRAINING\DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQSW_TRAINING_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_0_IOD_DQS\DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1665464838"
SIZE="501"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_0_IOD_DQS\DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD.v,hdl"
STATE="utd"
TIME="1665464838"
SIZE="4841"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_0_IOD_DQS\DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_0_IOD_DQ\DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1665464838"
SIZE="499"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_0_IOD_DQ\DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD.v,hdl"
STATE="utd"
TIME="1665464838"
SIZE="32788"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_0_IOD_DQ\DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_0_IOD_READ_TRAINING\DDR3_0_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1665464839"
SIZE="521"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_0_IOD_READ_TRAINING\DDR3_0_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD.v,hdl"
STATE="utd"
TIME="1665464839"
SIZE="4360"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_0_IOD_READ_TRAINING\DDR3_0_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_1_CTRL\DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL.cxf,actgen_cxf"
STATE="utd"
TIME="1665464839"
SIZE="625"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_1_CTRL\DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL.v,hdl"
STATE="utd"
TIME="1665464839"
SIZE="5198"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_1_CTRL\DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_1_CTRL\PF_LANECTRL_PAUSE_SYNC.v,hdl"
STATE="utd"
TIME="1665464839"
SIZE="3698"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_1_CTRL\DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_1_IOD_DM\DDR3_0_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1665464840"
SIZE="499"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_1_IOD_DM\DDR3_0_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD.v,hdl"
STATE="utd"
TIME="1665464840"
SIZE="4058"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_1_IOD_DM\DDR3_0_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_1_IOD_DQSW_TRAINING\DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQSW_TRAINING_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1665464841"
SIZE="521"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_1_IOD_DQSW_TRAINING\DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQSW_TRAINING_PF_IOD.v,hdl"
STATE="utd"
TIME="1665464841"
SIZE="3917"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_1_IOD_DQSW_TRAINING\DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQSW_TRAINING_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_1_IOD_DQS\DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1665464840"
SIZE="501"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_1_IOD_DQS\DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD.v,hdl"
STATE="utd"
TIME="1665464840"
SIZE="4841"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_1_IOD_DQS\DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_1_IOD_DQ\DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1665464840"
SIZE="499"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_1_IOD_DQ\DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD.v,hdl"
STATE="utd"
TIME="1665464840"
SIZE="32794"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_1_IOD_DQ\DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_1_IOD_READ_TRAINING\DDR3_0_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1665464841"
SIZE="521"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_1_IOD_READ_TRAINING\DDR3_0_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD.v,hdl"
STATE="utd"
TIME="1665464841"
SIZE="4360"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_1_IOD_READ_TRAINING\DDR3_0_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\INIT_Monitor\INIT_Monitor.cxf,actgen_cxf"
STATE="utd"
TIME="1665310369"
SIZE="9316"
ENDFILE
VALUE "<project>\component\work\INIT_Monitor\INIT_Monitor.v,hdl"
STATE="utd"
TIME="1665310369"
SIZE="9687"
PARENT="<project>\component\work\INIT_Monitor\INIT_Monitor.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\INIT_Monitor\INIT_Monitor_0\INIT_Monitor_INIT_Monitor_0_PF_INIT_MONITOR.cxf,actgen_cxf"
STATE="utd"
TIME="1665310369"
SIZE="509"
PARENT="<project>\component\work\INIT_Monitor\INIT_Monitor.cxf"
ENDFILE
VALUE "<project>\component\work\INIT_Monitor\INIT_Monitor_0\INIT_Monitor_INIT_Monitor_0_PF_INIT_MONITOR.v,hdl"
STATE="utd"
TIME="1665310369"
SIZE="2468"
PARENT="<project>\component\work\INIT_Monitor\INIT_Monitor_0\INIT_Monitor_INIT_Monitor_0_PF_INIT_MONITOR.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32_C0\MIV_RV32_C0.cxf,actgen_cxf"
STATE="utd"
TIME="1665285457"
SIZE="13832"
ENDFILE
VALUE "<project>\component\work\MIV_RV32_C0\MIV_RV32_C0.v,hdl"
STATE="utd"
TIME="1665285457"
SIZE="16166"
PARENT="<project>\component\work\MIV_RV32_C0\MIV_RV32_C0.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32_C0\MIV_RV32_C0_0\miv_rv32.v,hdl"
STATE="utd"
TIME="1665285457"
SIZE="31850"
PARENT="<project>\component\work\MIV_RV32_C0\MIV_RV32_C0_0\MIV_RV32_C0_MIV_RV32_C0_0_MIV_RV32.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32_C0\MIV_RV32_C0_0\MIV_RV32_C0_MIV_RV32_C0_0_MIV_RV32.cxf,actgen_cxf"
STATE="utd"
TIME="1665285457"
SIZE="488"
PARENT="<project>\component\work\MIV_RV32_C0\MIV_RV32_C0.cxf"
ENDFILE
VALUE "<project>\component\work\MIV_RV32_C1\MIV_RV32_C1.cxf,actgen_cxf"
STATE="utd"
TIME="1665464440"
SIZE="20761"
ENDFILE
VALUE "<project>\component\work\MIV_RV32_C1\MIV_RV32_C1.v,hdl"
STATE="utd"
TIME="1665464439"
SIZE="20696"
PARENT="<project>\component\work\MIV_RV32_C1\MIV_RV32_C1.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32_C1\MIV_RV32_C1_0\miv_rv32.v,hdl"
STATE="utd"
TIME="1665464439"
SIZE="31850"
PARENT="<project>\component\work\MIV_RV32_C1\MIV_RV32_C1_0\MIV_RV32_C1_MIV_RV32_C1_0_MIV_RV32.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MIV_RV32_C1\MIV_RV32_C1_0\MIV_RV32_C1_MIV_RV32_C1_0_MIV_RV32.cxf,actgen_cxf"
STATE="utd"
TIME="1665464439"
SIZE="488"
PARENT="<project>\component\work\MIV_RV32_C1\MIV_RV32_C1.cxf"
ENDFILE
VALUE "<project>\component\work\reset_syn_0\reset_syn_0.cxf,actgen_cxf"
STATE="utd"
TIME="1665310443"
SIZE="3348"
ENDFILE
VALUE "<project>\component\work\reset_syn_0\reset_syn_0.v,hdl"
STATE="utd"
TIME="1665310443"
SIZE="3374"
PARENT="<project>\component\work\reset_syn_0\reset_syn_0.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\reset_syn_0\reset_syn_0_0\core\corereset_pf.v,hdl"
STATE="utd"
TIME="1665310443"
SIZE="2659"
PARENT="<project>\component\work\reset_syn_0\reset_syn_0_0\reset_syn_0_reset_syn_0_0_CORERESET_PF.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\reset_syn_0\reset_syn_0_0\reset_syn_0_reset_syn_0_0_CORERESET_PF.cxf,actgen_cxf"
STATE="utd"
TIME="1665310443"
SIZE="863"
PARENT="<project>\component\work\reset_syn_0\reset_syn_0.cxf"
ENDFILE
VALUE "<project>\component\work\reset_syn_0\reset_syn_0_0\test\corereset_pf_tb.v,tb_hdl"
STATE="utd"
TIME="1665310443"
SIZE="5483"
PARENT="<project>\component\work\reset_syn_0\reset_syn_0_0\reset_syn_0_reset_syn_0_0_CORERESET_PF.cxf"
MODULE_UNDER_TEST="corereset_pf_tb"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\reset_syn_1\reset_syn_1.cxf,actgen_cxf"
STATE="utd"
TIME="1665310471"
SIZE="3348"
ENDFILE
VALUE "<project>\component\work\reset_syn_1\reset_syn_1.v,hdl"
STATE="utd"
TIME="1665310471"
SIZE="3374"
PARENT="<project>\component\work\reset_syn_1\reset_syn_1.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\reset_syn_1\reset_syn_1_0\core\corereset_pf.v,hdl"
STATE="utd"
TIME="1665310471"
SIZE="2659"
PARENT="<project>\component\work\reset_syn_1\reset_syn_1_0\reset_syn_1_reset_syn_1_0_CORERESET_PF.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\reset_syn_1\reset_syn_1_0\reset_syn_1_reset_syn_1_0_CORERESET_PF.cxf,actgen_cxf"
STATE="utd"
TIME="1665310471"
SIZE="863"
PARENT="<project>\component\work\reset_syn_1\reset_syn_1.cxf"
ENDFILE
VALUE "<project>\component\work\reset_syn_1\reset_syn_1_0\test\corereset_pf_tb.v,tb_hdl"
STATE="utd"
TIME="1665310471"
SIZE="5483"
PARENT="<project>\component\work\reset_syn_1\reset_syn_1_0\reset_syn_1_reset_syn_1_0_CORERESET_PF.cxf"
MODULE_UNDER_TEST="corereset_pf_tb"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\SPI_Controller\SPI_Controller.cxf,actgen_cxf"
STATE="utd"
TIME="1665465539"
SIZE="6559"
ENDFILE
VALUE "<project>\component\work\SPI_Controller\SPI_Controller.v,hdl"
STATE="utd"
TIME="1665465538"
SIZE="6006"
PARENT="<project>\component\work\SPI_Controller\SPI_Controller.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\top\top.cxf,actgen_cxf"
STATE="utd"
TIME="1666078802"
SIZE="8272"
ENDFILE
VALUE "<project>\component\work\top\top.v,hdl"
STATE="utd"
TIME="1666078802"
SIZE="38237"
PARENT="<project>\component\work\top\top.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\UART_apb\UART_apb.cxf,actgen_cxf"
STATE="utd"
TIME="1665465287"
SIZE="5974"
ENDFILE
VALUE "<project>\component\work\UART_apb\UART_apb.v,hdl"
STATE="utd"
TIME="1665465286"
SIZE="5230"
PARENT="<project>\component\work\UART_apb\UART_apb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\UART_apb\UART_apb_0\coreparameters.v,tb_hdl"
STATE="utd"
TIME="1665465286"
SIZE="605"
PARENT="<project>\component\work\UART_apb\UART_apb_0\UART_apb_UART_apb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\work\UART_apb\UART_apb_0\mti\scripts\bfmtovec_compile.do,do"
STATE="utd"
TIME="1665465286"
SIZE="1011"
PARENT="<project>\component\work\UART_apb\UART_apb_0\UART_apb_UART_apb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\UART_apb\UART_apb_0\mti\scripts\wave_vlog_amba.do,do"
STATE="utd"
TIME="1665465286"
SIZE="2034"
PARENT="<project>\component\work\UART_apb\UART_apb_0\UART_apb_UART_apb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
STATE="utd"
TIME="1665465286"
SIZE="8098"
PARENT="<project>\component\work\UART_apb\UART_apb_0\UART_apb_UART_apb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
STATE="utd"
TIME="1665465286"
SIZE="11240"
PARENT="<project>\component\work\UART_apb\UART_apb_0\UART_apb_UART_apb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
STATE="utd"
TIME="1665465286"
SIZE="2501"
PARENT="<project>\component\work\UART_apb\UART_apb_0\UART_apb_UART_apb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
STATE="utd"
TIME="1665465286"
SIZE="48830"
PARENT="<project>\component\work\UART_apb\UART_apb_0\UART_apb_UART_apb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
STATE="utd"
TIME="1665465286"
SIZE="4655"
PARENT="<project>\component\work\UART_apb\UART_apb_0\UART_apb_UART_apb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
STATE="utd"
TIME="1665465286"
SIZE="9132"
PARENT="<project>\component\work\UART_apb\UART_apb_0\UART_apb_UART_apb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
STATE="utd"
TIME="1665465286"
SIZE="25187"
PARENT="<project>\component\work\UART_apb\UART_apb_0\UART_apb_UART_apb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
STATE="utd"
TIME="1665465286"
SIZE="36313"
PARENT="<project>\component\work\UART_apb\UART_apb_0\UART_apb_UART_apb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
STATE="utd"
TIME="1665465286"
SIZE="4718"
PARENT="<project>\component\work\UART_apb\UART_apb_0\UART_apb_UART_apb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
STATE="utd"
TIME="1665465286"
SIZE="122513"
PARENT="<project>\component\work\UART_apb\UART_apb_0\UART_apb_UART_apb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\core_obfuscated\Clock_gen.v,hdl"
STATE="utd"
TIME="1665465286"
SIZE="6416"
PARENT="<project>\component\work\UART_apb\UART_apb_0\UART_apb_UART_apb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\core_obfuscated\CoreUART.v,hdl"
STATE="utd"
TIME="1665465286"
SIZE="10046"
PARENT="<project>\component\work\UART_apb\UART_apb_0\UART_apb_UART_apb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\core_obfuscated\CoreUARTapb.v,hdl"
STATE="utd"
TIME="1665465286"
SIZE="7065"
PARENT="<project>\component\work\UART_apb\UART_apb_0\UART_apb_UART_apb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\core_obfuscated\fifo_256x8_g5.v,hdl"
STATE="utd"
TIME="1665465286"
SIZE="6444"
PARENT="<project>\component\work\UART_apb\UART_apb_0\UART_apb_UART_apb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\core_obfuscated\Rx_async.v,hdl"
STATE="utd"
TIME="1665465286"
SIZE="10500"
PARENT="<project>\component\work\UART_apb\UART_apb_0\UART_apb_UART_apb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\core_obfuscated\Tx_async.v,hdl"
STATE="utd"
TIME="1665465286"
SIZE="5575"
PARENT="<project>\component\work\UART_apb\UART_apb_0\UART_apb_UART_apb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\test\user\testbench.v,tb_hdl"
STATE="utd"
TIME="1665465286"
SIZE="8954"
PARENT="<project>\component\work\UART_apb\UART_apb_0\UART_apb_UART_apb_0_CoreUARTapb.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\UART_apb\UART_apb_0\UART_apb_UART_apb_0_CoreUARTapb.cxf,actgen_cxf"
STATE="utd"
TIME="1665465286"
SIZE="4198"
PARENT="<project>\component\work\UART_apb\UART_apb.cxf"
ENDFILE
VALUE "<project>\constraint\fp\user.pdc,fp_pdc"
STATE="utd"
TIME="1665479815"
SIZE="995"
IS_TARGET="TRUE"
ENDFILE
VALUE "<project>\constraint\io\io_constraints.pdc,io_pdc"
STATE="utd"
TIME="1665543034"
SIZE="9157"
ENDFILE
VALUE "<project>\constraint\io\user.pdc,io_pdc"
STATE="utd"
TIME="1665906603"
SIZE="827"
IS_TARGET="TRUE"
ENDFILE
VALUE "<project>\constraint\timing_user_constraints.sdc,sdc"
STATE="utd"
TIME="1665549712"
SIZE="500"
ENDFILE
VALUE "<project>\constraint\top_derived_constraints.sdc,sdc"
STATE="utd"
TIME="1665549654"
SIZE="6854"
ENDFILE
VALUE "<project>\hdl\scheduler.sv,hdl"
STATE="utd"
TIME="1665903774"
SIZE="2994"
ENDFILE
VALUE "<project>\simulation\bfmtovec_compile.tcl,sim"
STATE="utd"
TIME="1665298843"
SIZE="1229"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\CoreAPB3.cxf"
ENDFILE
VALUE "<project>\simulation\coreapb3_usertb_master.bfm,sim"
STATE="utd"
TIME="1665298843"
SIZE="8016"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\CoreAPB3.cxf"
ENDFILE
VALUE "<project>\simulation\coregpio_usertb_apb_master.bfm,sim"
STATE="utd"
TIME="1665299253"
SIZE="2823"
PARENT="<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\CoreGPIO_0_CoreGPIO_0_0_CoreGPIO.cxf"
ENDFILE
VALUE "<project>\simulation\coregpio_usertb_include.bfm,sim"
STATE="utd"
TIME="1665299253"
SIZE="23755"
PARENT="<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\CoreGPIO_0_CoreGPIO_0_0_CoreGPIO.cxf"
ENDFILE
VALUE "<project>\simulation\coreuart_usertb_apb_master.bfm,sim"
STATE="utd"
TIME="1665298948"
SIZE="2906"
PARENT="<project>\component\work\UART_apb\UART_apb_0\UART_apb_UART_apb_0_CoreUARTapb.cxf"
ENDFILE
VALUE "<project>\simulation\coreuart_usertb_include.bfm,sim"
STATE="utd"
TIME="1665298948"
SIZE="13597"
PARENT="<project>\component\work\UART_apb\UART_apb_0\UART_apb_UART_apb_0_CoreUARTapb.cxf"
ENDFILE
VALUE "<project>\simulation\TestAXI4Interconnect_User.log,log"
STATE="utd"
TIME="1665286202"
SIZE="1083633"
ENDFILE
VALUE "<project>\simulation\user_tb.bfm,sim"
STATE="utd"
TIME="1665309710"
SIZE="7303"
PARENT="<project>\component\Actel\DirectCore\CORESPI\5.2.104\CORESPI.cxf"
ENDFILE
VALUE "<project>\synthesis\top.so,so"
STATE="utd"
TIME="1666172156"
SIZE="211"
ENDFILE
VALUE "<project>\synthesis\top.vm,syn_vm"
STATE="utd"
TIME="1666172147"
SIZE="12598355"
ENDFILE
VALUE "<project>\synthesis\top_syn.prj,prj"
STATE="utd"
TIME="1666172157"
SIZE="29985"
ENDFILE
VALUE "<project>\synthesis\top_vm.sdc,syn_sdc"
STATE="utd"
TIME="1666172150"
SIZE="14400"
ENDFILE
ENDLIST
LIST UsedFile
ENDLIST
LIST NewModulesInfo
LIST "COREAXI4INTERCONNECT::work"
FILE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v,hdl"
LIST Other_Association
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AHBModel\AHBL_Master.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4MasterGen.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\AxiMaster.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\User_Test.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\DualPort_Ram_SyncWr_ASyncRd.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\run_user_test_ts.do,do"
ENDLIST
ENDLIST
LIST "CoreGPIO_0_CoreGPIO_0_0_CoreGPIO::work"
FILE "<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\core\coregpio.v,hdl"
LIST Other_Association
VALUE "<project>\simulation\coregpio_usertb_apb_master.bfm,sim"
VALUE "<project>\simulation\coregpio_usertb_include.bfm,sim"
VALUE "<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\bfmtovec_compile.do,do"
VALUE "<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\wave_vlog.do,do"
ENDLIST
ENDLIST
LIST "DDR3_0_DDRPHY_BLK::work"
FILE "<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v,hdl"
LIST Other_Association
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\ddr_no_training.v,hdl"
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\OE_GLUE_LOGIC.v,hdl"
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\CoreDDR_TIP_SIM.v,hdl"
ENDLIST
ENDLIST
LIST "reset_syn_0_reset_syn_0_0_CORERESET_PF::work"
FILE "<project>\component\work\reset_syn_0\reset_syn_0_0\core\corereset_pf.v,hdl"
LIST Other_Association
VALUE "<project>\component\work\reset_syn_0\reset_syn_0_0\test\corereset_pf_tb.v,tb_hdl"
ENDLIST
ENDLIST
LIST "reset_syn_1_reset_syn_1_0_CORERESET_PF::work"
FILE "<project>\component\work\reset_syn_1\reset_syn_1_0\core\corereset_pf.v,hdl"
LIST Other_Association
VALUE "<project>\component\work\reset_syn_1\reset_syn_1_0\test\corereset_pf_tb.v,tb_hdl"
ENDLIST
ENDLIST
LIST "top::work"
FILE "<project>\component\work\top\top.v,hdl"
LIST SynthesisConstraints
VALUE "<project>\constraint\top_derived_constraints.sdc,sdc"
VALUE "<project>\constraint\timing_user_constraints.sdc,sdc"
ENDLIST
LIST TimingConstraints
VALUE "<project>\constraint\top_derived_constraints.sdc,sdc"
VALUE "<project>\constraint\timing_user_constraints.sdc,sdc"
ENDLIST
LIST PNRConstraints
VALUE "<project>\constraint\top_derived_constraints.sdc,sdc"
VALUE "<project>\constraint\fp\user.pdc,fp_pdc"
VALUE "<project>\constraint\io\io_constraints.pdc,io_pdc"
VALUE "<project>\constraint\timing_user_constraints.sdc,sdc"
VALUE "<project>\constraint\io\user.pdc,io_pdc"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSYNTHESIS(<project>\synthesis\top.vm,syn_vm)=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST "UART_apb_UART_apb_0_CoreUARTapb::work"
FILE "<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\core_obfuscated\CoreUARTapb.v,hdl"
LIST Other_Association
VALUE "<project>\simulation\coreuart_usertb_apb_master.bfm,sim"
VALUE "<project>\simulation\coreuart_usertb_include.bfm,sim"
VALUE "<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
VALUE "<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\work\UART_apb\UART_apb_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\work\UART_apb\UART_apb_0\mti\scripts\bfmtovec_compile.do,do"
VALUE "<project>\component\work\UART_apb\UART_apb_0\mti\scripts\wave_vlog_amba.do,do"
ENDLIST
ENDLIST
LIST "CoreAPB3::COREAPB3_LIB"
FILE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v,hdl"
LIST Other_Association
VALUE "<project>\simulation\bfmtovec_compile.tcl,sim"
VALUE "<project>\simulation\coreapb3_usertb_master.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\mti\scripts\wave_user.do,do"
ENDLIST
ENDLIST
LIST "COREJTAGDEBUG::COREJTAGDEBUG_LIB"
FILE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v,hdl"
LIST Other_Association
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\rtl\vlog\test\corejtagdebug_host_emulator.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\rtl\vlog\test\corejtagdebug_jtag_tap.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\rtl\vlog\test\corejtagdebug_testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\mti\corejtagdebug_wave.do,do"
ENDLIST
ENDLIST
LIST "CORESPI::CORESPI_LIB"
FILE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\corespi.v,hdl"
LIST Other_Association
VALUE "<project>\simulation\user_tb.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\amba_bfm\bfm_package.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\mti\bfmtovec_compile.do,do"
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\mti\wave.do,do"
ENDLIST
ENDLIST
ENDLIST
LIST AssociatedStimulus
ENDLIST
LIST Other_Association
LIST CoreAPB3
VALUE "<project>\simulation\bfmtovec_compile.tcl,sim"
VALUE "<project>\simulation\coreapb3_usertb_master.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\mti\scripts\wave_user.do,do"
ENDLIST
LIST COREAXI4INTERCONNECT
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AHBModel\AHBL_Master.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4MasterGen.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\AxiMaster.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\User_Test.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\DualPort_Ram_SyncWr_ASyncRd.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\run_user_test_ts.do,do"
ENDLIST
LIST COREJTAGDEBUG
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\rtl\vlog\test\corejtagdebug_host_emulator.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\rtl\vlog\test\corejtagdebug_jtag_tap.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\rtl\vlog\test\corejtagdebug_testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\mti\corejtagdebug_wave.do,do"
ENDLIST
LIST CoreGPIO_0_CoreGPIO_0_0_CoreGPIO
VALUE "<project>\simulation\coregpio_usertb_apb_master.bfm,sim"
VALUE "<project>\simulation\coregpio_usertb_include.bfm,sim"
VALUE "<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\bfmtovec_compile.do,do"
VALUE "<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\wave_vlog.do,do"
ENDLIST
LIST DDR3_0_DDRPHY_BLK
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\ddr_no_training.v,hdl"
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\OE_GLUE_LOGIC.v,hdl"
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\CoreDDR_TIP_SIM.v,hdl"
ENDLIST
LIST CORESPI
VALUE "<project>\simulation\user_tb.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\amba_bfm\bfm_package.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\mti\bfmtovec_compile.do,do"
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\mti\wave.do,do"
ENDLIST
LIST UART_apb_UART_apb_0_CoreUARTapb
VALUE "<project>\simulation\coreuart_usertb_apb_master.bfm,sim"
VALUE "<project>\simulation\coreuart_usertb_include.bfm,sim"
VALUE "<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
VALUE "<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\work\UART_apb\UART_apb_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\work\UART_apb\UART_apb_0\mti\scripts\bfmtovec_compile.do,do"
VALUE "<project>\component\work\UART_apb\UART_apb_0\mti\scripts\wave_vlog_amba.do,do"
ENDLIST
LIST reset_syn_0_reset_syn_0_0_CORERESET_PF
VALUE "<project>\component\work\reset_syn_0\reset_syn_0_0\test\corereset_pf_tb.v,tb_hdl"
ENDLIST
LIST reset_syn_1_reset_syn_1_0_CORERESET_PF
VALUE "<project>\component\work\reset_syn_1\reset_syn_1_0\test\corereset_pf_tb.v,tb_hdl"
ENDLIST
ENDLIST
LIST SimulationOptions
UseAutomaticDoFile=true
IncludeWaveDo=false
Type=max
RunTime=1000ns
Resolution=1ps
VsimOpt=
EntityName=testbench
TopInstanceName=<top>_0
DoFileName=
DoFileName2=wave.do
DoFileParams=
DisplayDUTWave=false
LogAllSignals=false
DisablePulseFiltering=false
DumpVCD=false
VCDFileName=power.vcd
VHDL2008=false
Verilog2001=false
SystemVerilog=false
TimeUnit=1
TimeUnitBase=ns
Precision=100
PrecisionBase=ps
SdfCorner=slow_lv_ht
PliPath=C:/Microchip/Libero_SoC_v2022.2/Designer/lib/modelsimpro/pli/pf_crypto_win_me_pli.dll
UseCustomPliPath=false
ENDLIST
LIST ModelSimLibPath
UseCustomPath=FALSE
LibraryPath=
ENDLIST
LIST GlobalFlowOptions
GenerateHDLAfterSynthesis=FALSE
GenerateHDLAfterPhySynthesis=FALSE
RunDRCAfterSynthesis=FALSE
AutoCheckConstraints=TRUE
UpdateModelSimIni=TRUE
NoIOMode=FALSE
PeriInitStandalone=FALSE
OnDemandBuildDH=TRUE
EnableViewDraw=FALSE
UpdateViewDrawIni=TRUE
GenerateHDLFromSchematic=TRUE
VmNetlistFlowOn=TRUE
EnableDesignSeparationOn=FALSE
EnableSETMitigationOn=FALSE
DisplayFanoutLimit=10
AbortFlowOnPDCErrorsOn=TRUE
AbortFlowOnSDCErrorsOn=FALSE
AbortFlowOn3.3V_IO_ON=FALSE
InstantiateInSmartDesign=FALSE
FlashProInputFile=pdb
SmartGenCompileReport=T
ENDLIST
LIST PhySynthesisOptions
ENDLIST
LIST Profiles
NAME="SoftConsole"
FUNCTION="SoftwareIDE"
TOOL="SoftConsole"
LOCATION="eclipse.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
NAME="Synplify Pro ME"
FUNCTION="Synthesis"
TOOL="Synplify Pro ME"
LOCATION="C:\Microchip\Libero_SoC_v2022.2\SynplifyPro\bin\synplify_pro.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
NAME="ModelSim ME Pro"
FUNCTION="Simulation"
TOOL="ModelSim Pro Edition"
LOCATION="C:\Microchip\Libero_SoC_v2022.2\ModelSimPro\win32acoem\modelsim.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
NAME="Identify Debugger"
FUNCTION="IdentifyDebugger"
TOOL="Identify Debugger"
LOCATION="C:\Microchip\Libero_SoC_v2022.2\Identify\bin\identify_debugger.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
ENDLIST
LIST ProjectState5.1
LIST "top::work"
LIST Impl1
ideSYNTHESIS(<project>\synthesis\top.vm,syn_vm)=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST ExcludePackageForSimulation
ENDLIST
LIST ExcludePackageForSynthesis
ENDLIST
LIST IncludeModuleForSimulation
ENDLIST
LIST CDBOrder
ENDLIST
LIST UserCustomizedFileList
ENDLIST
LIST OpenedFileList
ORIENTATION;HORIZONTAL
StartPage;StartPage;0
ACTIVEVIEW;StartPage
ENDLIST
LIST ModuleSubBlockList
LIST "APB3::work","component\work\APB3\APB3.v","TRUE","FALSE"
SUBBLOCK "CoreAPB3::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v","FALSE","FALSE"
ENDLIST
LIST "APB_IF::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\APB_IF.v","FALSE","FALSE"
ENDLIST
LIST "APB_IOG_CTRL_SM::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\APB_IOG_CTRL_SM.v","FALSE","FALSE"
ENDLIST
LIST "Axi4Interconnect::work","component\work\Axi4Interconnect\Axi4Interconnect.v","TRUE","FALSE"
SUBBLOCK "COREAXI4INTERCONNECT::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_AddressController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\AddressController.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MasterControl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterControl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RoundRobinArb::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RoundRobinArb.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_TargetMuxController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\TargetMuxController.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_AHB_SM::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\AHB_SM.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_AHBL_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\AHBL_Ctrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_AXI4_Read_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\AXI4_Read_Ctrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_AXI4_Write_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\AXI4_Write_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_AHBL_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\AHBL_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_AXI4_Read_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\AXI4_Read_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_AXI4_Write_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\AXI4_Write_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_Bin2Gray::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\Bin2Gray.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_BitScan0::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\BitScan0.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_byte2bit::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\byte2bit.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_rdCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_rdCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_wrCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_wrCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Bin2Gray::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\Bin2Gray.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_CDC_rdCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_rdCtrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_CDC_wrCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_wrCtrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DependenceChecker::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DependenceChecker.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MasterAddressDecoder::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterAddressDecoder.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DERR_Slave::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DERR_Slave.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_revision::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Revision.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DownConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DownConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_readWidthConv::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_readWidthConv.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_writeWidthConv::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_writeWidthConv.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DualPort_FF_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_FF_SyncWr_SyncRd.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DualPort_RAM_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_brespCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_brespCtrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_CmdFifoWriteCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_CmdFifoWriteCtrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_Hold_Reg_Rd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_Hold_Reg_Rd.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Hold_Reg_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\Hold_Reg_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_Hold_Reg_Wr::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_Hold_Reg_Wr.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Hold_Reg_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\Hold_Reg_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_preCalcCmdFifoWrCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Hold_Reg_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\Hold_Reg_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_readWidthConv::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_readWidthConv.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_CmdFifoWriteCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_CmdFifoWriteCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_Hold_Reg_Rd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_Hold_Reg_Rd.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_preCalcCmdFifoWrCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_widthConvrd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_widthConvrd.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_byte2bit::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\byte2bit.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_widthConvrd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_widthConvrd.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_widthConvwr::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_widthConvwr.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_writeWidthConv::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_writeWidthConv.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_CmdFifoWriteCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_CmdFifoWriteCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_Hold_Reg_Wr::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_Hold_Reg_Wr.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_preCalcCmdFifoWrCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_widthConvwr::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_widthConvwr.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_brespCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_brespCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_RChannel_SlvRid_Arb::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChannel_SlvRid_Arb.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_AChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_BChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_BChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_brespCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_brespCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_preCalcAChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcAChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Hold_Reg_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\Hold_Reg_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_preCalcRChan_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcRChan_Ctrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Hold_Reg_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\Hold_Reg_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_RChan_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChan_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_RChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_RChannel_SlvRid_Arb::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChannel_SlvRid_Arb.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_RChan_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChan_Ctrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_preCalcRChan_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcRChan_Ctrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_downsizing::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_downsizing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_WChan_Hold_Reg::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChan_Hold_Reg.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Hold_Reg_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\Hold_Reg_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_WChan_ReadDataFifoCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChan_ReadDataFifoCtrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_Wchan_WriteDataFifoCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_Wchan_WriteDataFifoCtrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_WChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_WChan_Hold_Reg::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChan_Hold_Reg.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_WChan_ReadDataFifoCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChan_ReadDataFifoCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_Wchan_WriteDataFifoCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_Wchan_WriteDataFifoCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_upsizing::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_upsizing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_CTRL::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FIFO_CTRL::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FIFO_downsizing::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_downsizing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_CTRL::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FIFO_upsizing::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_upsizing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_CTRL::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_FF_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_FF_SyncWr_SyncRd.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_Hold_Reg_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\Hold_Reg_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_MasterAddressDecoder::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterAddressDecoder.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_MasterControl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterControl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DependenceChecker::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DependenceChecker.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_TransactionController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\TransactionController.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_MstrAHBtoAXI4Converter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrAHBtoAXI4Converter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_AHB_SM::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\AHB_SM.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RDataController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RDataController.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_ReadDataController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ReadDataController.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RdFifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RdFifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_FF_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_FF_SyncWr_SyncRd.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_ReadDataController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ReadDataController.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RdFifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RdFifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_ReadDataMux::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ReadDataMux.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RequestQual::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RequestQual.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RoundRobinArb::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RoundRobinArb.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_ReadDataMux::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ReadDataMux.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RegSliceFull::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RequestQual::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RequestQual.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_ResetSycnc::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ResetSycnc.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RespController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RespController.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RoundRobinArb::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RoundRobinArb.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlaveDataMuxController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\SlaveDataMuxController.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_revision::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Revision.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RoundRobinArb::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RoundRobinArb.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlaveDataMuxController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\SlaveDataMuxController.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlvAxi4ProtConvRead::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvRead.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlvAxi4ProtConvWrite::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlvAxi4ProtocolConv::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtocolConv.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvAxi4ProtConvRead::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvRead.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvAxi4ProtConvWrite::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_TargetMuxController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\TargetMuxController.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_TransactionController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\TransactionController.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_BitScan0::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\BitScan0.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_UpConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\UpConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_AChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_BChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_BChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_RChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_WChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_preCalcAChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcAChannel.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_WDataController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WDataController.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_WriteDataMux::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WriteDataMux.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_WriteDataMux::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WriteDataMux.v","FALSE","FALSE"
ENDLIST
LIST "CCC_C0::work","component\work\CCC_C0\CCC_C0.v","TRUE","FALSE"
SUBBLOCK "CCC_C0_CCC_C0_0_PF_CCC::work","component\work\CCC_C0\CCC_C0_0\CCC_C0_CCC_C0_0_PF_CCC.v","FALSE","FALSE"
ENDLIST
LIST "CCC_C0_CCC_C0_0_PF_CCC::work","component\work\CCC_C0\CCC_C0_0\CCC_C0_CCC_C0_0_PF_CCC.v","FALSE","FALSE"
ENDLIST
LIST "COREAXI4INTERCONNECT::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_ResetSycnc::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ResetSycnc.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Axi4CrossBar::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MasterConvertor::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlaveConvertor::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MasterConvertor::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlaveConvertor::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MasterConvertor::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlaveConvertor::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MasterConvertor::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlaveConvertor::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v","FALSE","FALSE"
ENDLIST
LIST "CoreGPIO_0::work","component\work\CoreGPIO_0\CoreGPIO_0.v","TRUE","FALSE"
SUBBLOCK "CoreGPIO_0_CoreGPIO_0_0_CoreGPIO::work","component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\core\coregpio.v","FALSE","FALSE"
ENDLIST
LIST "CoreGPIO_0_CoreGPIO_0_0_CoreGPIO::work","component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\core\coregpio.v","FALSE","FALSE"
ENDLIST
LIST "COREJTAGDEBUG_0::work","component\work\COREJTAGDEBUG_0\COREJTAGDEBUG_0.v","TRUE","FALSE"
SUBBLOCK "COREJTAGDEBUG::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v","FALSE","FALSE"
ENDLIST
LIST "CUARTl1Ol::work","component\work\UART_apb\UART_apb_0\rtl\vlog\core_obfuscated\fifo_256x8_g5.v","FALSE","FALSE"
ENDLIST
LIST "DDR3_0::work","component\work\DDR3_0\DDR3_0.v","TRUE","FALSE"
SUBBLOCK "DDR3_0_CCC_0_PF_CCC::work","component\work\DDR3_0\CCC_0\DDR3_0_CCC_0_PF_CCC.v","FALSE","FALSE"
SUBBLOCK "DDR3_0_DDRPHY_BLK::work","component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v","TRUE","FALSE"
SUBBLOCK "DDR3_0_DLL_0_PF_CCC::work","component\work\DDR3_0\DLL_0\DDR3_0_DLL_0_PF_CCC.v","FALSE","FALSE"
SUBBLOCK "DDR3_0_DDRCTRL_0_CoreDDRMemCtrlr::work","component\work\DDR3_0\DDRCTRL_0\CoreDDRMemCtrlr_0.v","FALSE","FALSE"
SUBBLOCK "PF_DDR_CFG_INIT::work","component\Actel\SgCore\PF_DDR_CFG_INIT\1.0.100\cfg_init.v","FALSE","FALSE"
ENDLIST
LIST "DDR3_0_CCC_0_PF_CCC::work","component\work\DDR3_0\CCC_0\DDR3_0_CCC_0_PF_CCC.v","FALSE","FALSE"
ENDLIST
LIST "DDR3_0_DDRPHY_BLK::work","component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v","TRUE","FALSE"
SUBBLOCK "DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD::work","component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "DDR3_0_DDRPHY_BLK_IOD_A_12_PF_IOD::work","component\work\DDR3_0_DDRPHY_BLK\IOD_A_12\DDR3_0_DDRPHY_BLK_IOD_A_12_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "DDR3_0_DDRPHY_BLK_IOD_A_13_PF_IOD::work","component\work\DDR3_0_DDRPHY_BLK\IOD_A_13\DDR3_0_DDRPHY_BLK_IOD_A_13_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "DDR3_0_DDRPHY_BLK_IOD_A_14_PF_IOD::work","component\work\DDR3_0_DDRPHY_BLK\IOD_A_14\DDR3_0_DDRPHY_BLK_IOD_A_14_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "DDR3_0_DDRPHY_BLK_IOD_A_15_PF_IOD::work","component\work\DDR3_0_DDRPHY_BLK\IOD_A_15\DDR3_0_DDRPHY_BLK_IOD_A_15_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD::work","component\work\DDR3_0_DDRPHY_BLK\IOD_BA\DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "DDR3_0_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD::work","component\work\DDR3_0_DDRPHY_BLK\IOD_BCLK_TRAINING\DDR3_0_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "DDR3_0_DDRPHY_BLK_IOD_CAS_N_PF_IOD::work","component\work\DDR3_0_DDRPHY_BLK\IOD_CAS_N\DDR3_0_DDRPHY_BLK_IOD_CAS_N_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "DDR3_0_DDRPHY_BLK_IOD_CKE_PF_IOD::work","component\work\DDR3_0_DDRPHY_BLK\IOD_CKE\DDR3_0_DDRPHY_BLK_IOD_CKE_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "DDR3_0_DDRPHY_BLK_IOD_CS_N_PF_IOD::work","component\work\DDR3_0_DDRPHY_BLK\IOD_CS_N\DDR3_0_DDRPHY_BLK_IOD_CS_N_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "DDR3_0_DDRPHY_BLK_IOD_ODT_PF_IOD::work","component\work\DDR3_0_DDRPHY_BLK\IOD_ODT\DDR3_0_DDRPHY_BLK_IOD_ODT_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "DDR3_0_DDRPHY_BLK_IOD_RAS_N_PF_IOD::work","component\work\DDR3_0_DDRPHY_BLK\IOD_RAS_N\DDR3_0_DDRPHY_BLK_IOD_RAS_N_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "DDR3_0_DDRPHY_BLK_IOD_REF_CLK_TRAINING_PF_IOD::work","component\work\DDR3_0_DDRPHY_BLK\IOD_REF_CLK_TRAINING\DDR3_0_DDRPHY_BLK_IOD_REF_CLK_TRAINING_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "DDR3_0_DDRPHY_BLK_IOD_RESET_N_PF_IOD::work","component\work\DDR3_0_DDRPHY_BLK\IOD_RESET_N\DDR3_0_DDRPHY_BLK_IOD_RESET_N_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "DDR3_0_DDRPHY_BLK_IOD_WE_N_PF_IOD::work","component\work\DDR3_0_DDRPHY_BLK\IOD_WE_N\DDR3_0_DDRPHY_BLK_IOD_WE_N_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "DDR3_0_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL::work","component\work\DDR3_0_DDRPHY_BLK\LANECTRL_ADDR_CMD_0\DDR3_0_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL.v","FALSE","FALSE"
SUBBLOCK "DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL::work","component\work\DDR3_0_DDRPHY_BLK\LANE_0_CTRL\DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL.v","FALSE","FALSE"
SUBBLOCK "DDR3_0_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD::work","component\work\DDR3_0_DDRPHY_BLK\LANE_0_IOD_DM\DDR3_0_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQSW_TRAINING_PF_IOD::work","component\work\DDR3_0_DDRPHY_BLK\LANE_0_IOD_DQSW_TRAINING\DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQSW_TRAINING_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD::work","component\work\DDR3_0_DDRPHY_BLK\LANE_0_IOD_DQS\DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD::work","component\work\DDR3_0_DDRPHY_BLK\LANE_0_IOD_DQ\DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "DDR3_0_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD::work","component\work\DDR3_0_DDRPHY_BLK\LANE_0_IOD_READ_TRAINING\DDR3_0_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL::work","component\work\DDR3_0_DDRPHY_BLK\LANE_1_CTRL\DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL.v","FALSE","FALSE"
SUBBLOCK "DDR3_0_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD::work","component\work\DDR3_0_DDRPHY_BLK\LANE_1_IOD_DM\DDR3_0_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQSW_TRAINING_PF_IOD::work","component\work\DDR3_0_DDRPHY_BLK\LANE_1_IOD_DQSW_TRAINING\DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQSW_TRAINING_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD::work","component\work\DDR3_0_DDRPHY_BLK\LANE_1_IOD_DQS\DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD::work","component\work\DDR3_0_DDRPHY_BLK\LANE_1_IOD_DQ\DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "DDR3_0_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD::work","component\work\DDR3_0_DDRPHY_BLK\LANE_1_IOD_READ_TRAINING\DDR3_0_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "COREDDR_TIP::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\CoreDDR_TIP_SYN.v","FALSE","FALSE"
ENDLIST
LIST "DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD::work","component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "DDR3_0_DDRPHY_BLK_IOD_A_12_PF_IOD::work","component\work\DDR3_0_DDRPHY_BLK\IOD_A_12\DDR3_0_DDRPHY_BLK_IOD_A_12_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "DDR3_0_DDRPHY_BLK_IOD_A_13_PF_IOD::work","component\work\DDR3_0_DDRPHY_BLK\IOD_A_13\DDR3_0_DDRPHY_BLK_IOD_A_13_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "DDR3_0_DDRPHY_BLK_IOD_A_14_PF_IOD::work","component\work\DDR3_0_DDRPHY_BLK\IOD_A_14\DDR3_0_DDRPHY_BLK_IOD_A_14_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "DDR3_0_DDRPHY_BLK_IOD_A_15_PF_IOD::work","component\work\DDR3_0_DDRPHY_BLK\IOD_A_15\DDR3_0_DDRPHY_BLK_IOD_A_15_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD::work","component\work\DDR3_0_DDRPHY_BLK\IOD_BA\DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "DDR3_0_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD::work","component\work\DDR3_0_DDRPHY_BLK\IOD_BCLK_TRAINING\DDR3_0_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "DDR3_0_DDRPHY_BLK_IOD_CAS_N_PF_IOD::work","component\work\DDR3_0_DDRPHY_BLK\IOD_CAS_N\DDR3_0_DDRPHY_BLK_IOD_CAS_N_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "DDR3_0_DDRPHY_BLK_IOD_CKE_PF_IOD::work","component\work\DDR3_0_DDRPHY_BLK\IOD_CKE\DDR3_0_DDRPHY_BLK_IOD_CKE_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "DDR3_0_DDRPHY_BLK_IOD_CS_N_PF_IOD::work","component\work\DDR3_0_DDRPHY_BLK\IOD_CS_N\DDR3_0_DDRPHY_BLK_IOD_CS_N_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "DDR3_0_DDRPHY_BLK_IOD_ODT_PF_IOD::work","component\work\DDR3_0_DDRPHY_BLK\IOD_ODT\DDR3_0_DDRPHY_BLK_IOD_ODT_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "DDR3_0_DDRPHY_BLK_IOD_RAS_N_PF_IOD::work","component\work\DDR3_0_DDRPHY_BLK\IOD_RAS_N\DDR3_0_DDRPHY_BLK_IOD_RAS_N_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "DDR3_0_DDRPHY_BLK_IOD_REF_CLK_TRAINING_PF_IOD::work","component\work\DDR3_0_DDRPHY_BLK\IOD_REF_CLK_TRAINING\DDR3_0_DDRPHY_BLK_IOD_REF_CLK_TRAINING_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "DDR3_0_DDRPHY_BLK_IOD_RESET_N_PF_IOD::work","component\work\DDR3_0_DDRPHY_BLK\IOD_RESET_N\DDR3_0_DDRPHY_BLK_IOD_RESET_N_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "DDR3_0_DDRPHY_BLK_IOD_WE_N_PF_IOD::work","component\work\DDR3_0_DDRPHY_BLK\IOD_WE_N\DDR3_0_DDRPHY_BLK_IOD_WE_N_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL::work","component\work\DDR3_0_DDRPHY_BLK\LANE_0_CTRL\DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL.v","FALSE","FALSE"
SUBBLOCK "DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL_PAUSE_SYNC::work","component\work\DDR3_0_DDRPHY_BLK\LANE_0_CTRL\PF_LANECTRL_PAUSE_SYNC.v","FALSE","FALSE"
ENDLIST
LIST "DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL_PAUSE_SYNC::work","component\work\DDR3_0_DDRPHY_BLK\LANE_0_CTRL\PF_LANECTRL_PAUSE_SYNC.v","FALSE","FALSE"
ENDLIST
LIST "DDR3_0_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD::work","component\work\DDR3_0_DDRPHY_BLK\LANE_0_IOD_DM\DDR3_0_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD::work","component\work\DDR3_0_DDRPHY_BLK\LANE_0_IOD_DQ\DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD::work","component\work\DDR3_0_DDRPHY_BLK\LANE_0_IOD_DQS\DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQSW_TRAINING_PF_IOD::work","component\work\DDR3_0_DDRPHY_BLK\LANE_0_IOD_DQSW_TRAINING\DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQSW_TRAINING_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "DDR3_0_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD::work","component\work\DDR3_0_DDRPHY_BLK\LANE_0_IOD_READ_TRAINING\DDR3_0_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL::work","component\work\DDR3_0_DDRPHY_BLK\LANE_1_CTRL\DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL.v","FALSE","FALSE"
SUBBLOCK "DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL_PAUSE_SYNC::work","component\work\DDR3_0_DDRPHY_BLK\LANE_1_CTRL\PF_LANECTRL_PAUSE_SYNC.v","FALSE","FALSE"
ENDLIST
LIST "DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL_PAUSE_SYNC::work","component\work\DDR3_0_DDRPHY_BLK\LANE_1_CTRL\PF_LANECTRL_PAUSE_SYNC.v","FALSE","FALSE"
ENDLIST
LIST "DDR3_0_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD::work","component\work\DDR3_0_DDRPHY_BLK\LANE_1_IOD_DM\DDR3_0_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD::work","component\work\DDR3_0_DDRPHY_BLK\LANE_1_IOD_DQ\DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD::work","component\work\DDR3_0_DDRPHY_BLK\LANE_1_IOD_DQS\DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQSW_TRAINING_PF_IOD::work","component\work\DDR3_0_DDRPHY_BLK\LANE_1_IOD_DQSW_TRAINING\DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQSW_TRAINING_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "DDR3_0_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD::work","component\work\DDR3_0_DDRPHY_BLK\LANE_1_IOD_READ_TRAINING\DDR3_0_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "DDR3_0_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL::work","component\work\DDR3_0_DDRPHY_BLK\LANECTRL_ADDR_CMD_0\DDR3_0_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL.v","FALSE","FALSE"
SUBBLOCK "DDR3_0_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL_PAUSE_SYNC::work","component\work\DDR3_0_DDRPHY_BLK\LANECTRL_ADDR_CMD_0\PF_LANECTRL_PAUSE_SYNC.v","FALSE","FALSE"
ENDLIST
LIST "DDR3_0_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL_PAUSE_SYNC::work","component\work\DDR3_0_DDRPHY_BLK\LANECTRL_ADDR_CMD_0\PF_LANECTRL_PAUSE_SYNC.v","FALSE","FALSE"
ENDLIST
LIST "DDR3_0_DLL_0_PF_CCC::work","component\work\DDR3_0\DLL_0\DDR3_0_DLL_0_PF_CCC.v","FALSE","FALSE"
ENDLIST
LIST "ddr4_vref::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\ddr4_vref.v","FALSE","FALSE"
ENDLIST
LIST "ddr_init_iterator::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\ddr_init_iterator.v","FALSE","FALSE"
ENDLIST
LIST "DLL_MON::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\DLL_MON.v","FALSE","FALSE"
ENDLIST
LIST "dq_align_dqs_optimization::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_Axi4CrossBar::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_AddressController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\AddressController.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DERR_Slave::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DERR_Slave.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RDataController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RDataController.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RespController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RespController.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_WDataController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WDataController.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_AddressController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\AddressController.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DERR_Slave::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DERR_Slave.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RDataController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RDataController.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RespController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RespController.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_WDataController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WDataController.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_AddressController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\AddressController.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_Bin2Gray::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\Bin2Gray.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_rdCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_rdCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_wrCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_wrCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Bin2Gray::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\Bin2Gray.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_AChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_BChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_BChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_brespCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_brespCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_brespCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_brespCtrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_preCalcAChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcAChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Hold_Reg_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\Hold_Reg_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_preCalcRChan_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcRChan_Ctrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Hold_Reg_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\Hold_Reg_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_RChan_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChan_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_RChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_RChannel_SlvRid_Arb::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChannel_SlvRid_Arb.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_RChan_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChan_Ctrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_preCalcRChan_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcRChan_Ctrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_downsizing::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_downsizing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_WChan_Hold_Reg::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChan_Hold_Reg.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Hold_Reg_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\Hold_Reg_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_WChan_ReadDataFifoCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChan_ReadDataFifoCtrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_Wchan_WriteDataFifoCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_Wchan_WriteDataFifoCtrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_WChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_WChan_Hold_Reg::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChan_Hold_Reg.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_WChan_ReadDataFifoCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChan_ReadDataFifoCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_Wchan_WriteDataFifoCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_Wchan_WriteDataFifoCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_upsizing::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_upsizing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_CTRL::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_CTRL::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FIFO_CTRL::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FIFO_downsizing::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_downsizing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_CTRL::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_CTRL::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FIFO_upsizing::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_upsizing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_CTRL::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_CTRL::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_MasterConvertor::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MstrAHBtoAXI4Converter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrAHBtoAXI4Converter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_ResetSycnc::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ResetSycnc.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MstrClockDomainCrossing::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrClockDomainCrossing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MstrDataWidthConv::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrDataWidthConv.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MstrProtocolConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrProtocolConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RegisterSlice::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegisterSlice.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MstrProtocolConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrProtocolConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MstrAHBtoAXI4Converter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrAHBtoAXI4Converter.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_MstrClockDomainCrossing::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrClockDomainCrossing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_MstrDataWidthConv::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrDataWidthConv.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DownConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DownConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_UpConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\UpConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_UpConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\UpConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DownConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DownConverter.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_MstrProtocolConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrProtocolConverter.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RegisterSlice::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegisterSlice.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RegSliceFull::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RegSliceFull::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RegSliceFull::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RegSliceFull::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RegSliceFull::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlaveConvertor::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_ResetSycnc::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ResetSycnc.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvClockDomainCrossing::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvClockDomainCrossing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvDataWidthConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvDataWidthConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvProtocolConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvProtocolConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RegisterSlice::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegisterSlice.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlvAxi4ProtConvAXI4ID::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvAXI4ID.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlvClockDomainCrossing::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvClockDomainCrossing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlvDataWidthConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvDataWidthConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DownConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DownConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_UpConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\UpConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DownConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DownConverter.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlvProtocolConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvProtocolConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvAxi4ProtocolConv::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtocolConv.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvAxi4ProtConvAXI4ID::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvAXI4ID.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvAxi4ProtConvAXI4ID::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvAXI4ID.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvAxi4ProtocolConv::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtocolConv.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_UpConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\UpConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_AChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_BChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_BChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_RChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_WChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_preCalcAChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcAChannel.v","FALSE","FALSE"
ENDLIST
LIST "COREDDR_TIP::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\CoreDDR_TIP_SYN.v","FALSE","FALSE"
SUBBLOCK "COREDDR_TIP_INT::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\CoreDDR_TIP_INT.v","FALSE","FALSE"
ENDLIST
LIST "COREDDR_TIP_INT::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\CoreDDR_TIP_INT.v","FALSE","FALSE"
SUBBLOCK "ddr_init_iterator::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\ddr_init_iterator.v","FALSE","FALSE"
SUBBLOCK "LANE_ALIGNMENT::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v","FALSE","FALSE"
SUBBLOCK "TIP_CTRL_BLK::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TIP_CTRL_BLK.v","FALSE","FALSE"
SUBBLOCK "register_bank::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\register_bank.v","FALSE","FALSE"
ENDLIST
LIST "data_transition_detector::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\flag_generator.v","FALSE","FALSE"
ENDLIST
LIST "DDR3_0_DDRCTRL_0_CoreDDRMemCtrlr::work","component\work\DDR3_0\DDRCTRL_0\CoreDDRMemCtrlr_0.v","FALSE","FALSE"
ENDLIST
LIST "DELAY_CTRL::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\DELAY_CTRL.v","FALSE","FALSE"
ENDLIST
LIST "flag_generator::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\flag_generator.v","FALSE","FALSE"
SUBBLOCK "data_transition_detector::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\flag_generator.v","FALSE","FALSE"
SUBBLOCK "noisy_data_detector::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\flag_generator.v","FALSE","FALSE"
ENDLIST
LIST "IOG_IF::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v","FALSE","FALSE"
SUBBLOCK "APB_IOG_CTRL_SM::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\APB_IOG_CTRL_SM.v","FALSE","FALSE"
ENDLIST
LIST "LANE_ALIGNMENT::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v","FALSE","FALSE"
SUBBLOCK "FIFO_BLK::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\FIFO_BLK.v","FALSE","FALSE"
SUBBLOCK "LANE_CTRL::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_CTRL.v","FALSE","FALSE"
ENDLIST
LIST "LEVELLING::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LEVELLING.v","FALSE","FALSE"
SUBBLOCK "DELAY_CTRL::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\DELAY_CTRL.v","FALSE","FALSE"
SUBBLOCK "IOG_IF::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v","FALSE","FALSE"
SUBBLOCK "RDLVL::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\RDLVL.v","FALSE","FALSE"
SUBBLOCK "TRN_COMPLETE::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TRN_COMPLETE.v","FALSE","FALSE"
SUBBLOCK "VREF_TR::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\VREF_TR.v","FALSE","FALSE"
SUBBLOCK "WRLVL::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\WRLVL.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_axi_egress_slip_buffer::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_buffer::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_axi_ingress_buffer::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_axi_rchan::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_axi_egress_slip_buffer::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_axi_ingress_buffer::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_rr_pri_arb::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_buffer::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_axi_wchan::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_axi_egress_slip_buffer::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_axi_egress_slip_buffer::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_rr_pri_arb::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_buffer::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_axi_xaddr_buffer_slot::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_buffer::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_core::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_expipe::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_fetch_unit::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_lsu::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_csr_decode::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_csr_gpr_state_reg::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_csr_privarch::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_csr_gpr_state_reg::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_priv_irq::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_csr_decode::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_csr_gpr_state_reg::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_csr_gpr_state_reg::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_csr_gpr_state_reg::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_csr_gpr_state_reg::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_csr_gpr_state_reg::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_csr_gpr_state_reg::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_csr_gpr_state_reg::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_csr_gpr_state_reg::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_expipe::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_csr_decode::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_csr_privarch::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_exu::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_gpr_ram::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_idecode::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_bcu::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_gpr::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_exu::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_mul::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_fetch_unit::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_ifu_iab::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_fixed_arb::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_gpr_ram::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_gpr_ram_array::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_gpr_ecc_enc_dec::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_gpr_ram_init::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_gpr_ram_mux::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_gpr_ram_array::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_idecode::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_ifu_iab::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_mtime_irq::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_opsrv::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_core::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_mtime_irq::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_opsrv_debug::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_opsrv_interconnect::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_opsrv_ahb_mstr::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_opsrv_apb_mstr::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_opsrv_axi_mstr::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_opsrv_tcm_dap_apb_slv::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_opsrv_tcm::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_opsrv_udma::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_opsrv_tcm::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_opsrv_debug::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_opsrv_debug_fifo::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_opsrv_dtm_jtag::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_opsrv_debug_fifo::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_opsrv_debug_du::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_opsrv_debug_fifo::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_opsrv_dtm_jtag::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_opsrv_interconnect::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_buffer::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_opsrv_regs::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_buffer::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_opsrv_regs::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_opsrv_regs::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_csr_gpr_state_reg::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_buffer::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_opsrv_tcm::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_ram_singleport_addreg::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_bootrom::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_dpr_hqa_dual_storage_rbcw::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_ram_singleport_lp_ecc::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv\miv_rv32_ram_singleport_lp_ecc.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_ram_singleport_lp::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv\miv_rv32_ram_singleport_lp.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_rr_pri_arb::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_priv_irq::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_irq_reg::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_ram_singleport_addreg::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_rr_pri_arb::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_fixed_arb::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_strb_to_addr::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
ENDLIST
LIST "noisy_data_detector::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\flag_generator.v","FALSE","FALSE"
ENDLIST
LIST "PF_DDR_CFG_INIT::work","component\Actel\SgCore\PF_DDR_CFG_INIT\1.0.100\cfg_init.v","FALSE","FALSE"
ENDLIST
LIST "PHY_SIG_MOD::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v","FALSE","FALSE"
ENDLIST
LIST "RDLVL::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\RDLVL.v","FALSE","FALSE"
SUBBLOCK "RDLVL_SMS::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\RDLVL_SMS.v","FALSE","FALSE"
ENDLIST
LIST "RDLVL_SMS::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\RDLVL_SMS.v","FALSE","FALSE"
SUBBLOCK "RDLVL_TRAIN::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\RDLVL_TRAIN.v","FALSE","FALSE"
ENDLIST
LIST "register_bank::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\register_bank.v","FALSE","FALSE"
ENDLIST
LIST "TIP_CTRL_BLK::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TIP_CTRL_BLK.v","FALSE","FALSE"
SUBBLOCK "APB_IF::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\APB_IF.v","FALSE","FALSE"
SUBBLOCK "DLL_MON::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\DLL_MON.v","FALSE","FALSE"
SUBBLOCK "TRN_CLK::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TRN_CLK.v","FALSE","FALSE"
SUBBLOCK "ddr4_vref::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\ddr4_vref.v","FALSE","FALSE"
SUBBLOCK "LEVELLING::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LEVELLING.v","FALSE","FALSE"
SUBBLOCK "PHY_SIG_MOD::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v","FALSE","FALSE"
SUBBLOCK "write_callibrator::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\write_callibrator.v","FALSE","FALSE"
ENDLIST
LIST "TRN_COMPLETE::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TRN_COMPLETE.v","FALSE","FALSE"
ENDLIST
LIST "UART_apb_UART_apb_0_COREUART::work","component\work\UART_apb\UART_apb_0\rtl\vlog\core_obfuscated\CoreUART.v","FALSE","FALSE"
SUBBLOCK "UART_apb_UART_apb_0_Clock_gen::work","component\work\UART_apb\UART_apb_0\rtl\vlog\core_obfuscated\Clock_gen.v","FALSE","FALSE"
SUBBLOCK "UART_apb_UART_apb_0_Rx_async::work","component\work\UART_apb\UART_apb_0\rtl\vlog\core_obfuscated\Rx_async.v","FALSE","FALSE"
SUBBLOCK "UART_apb_UART_apb_0_Tx_async::work","component\work\UART_apb\UART_apb_0\rtl\vlog\core_obfuscated\Tx_async.v","FALSE","FALSE"
SUBBLOCK "UART_apb_UART_apb_0_fifo_256x8::work","component\work\UART_apb\UART_apb_0\rtl\vlog\core_obfuscated\fifo_256x8_g5.v","FALSE","FALSE"
ENDLIST
LIST "VREF_TR::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\VREF_TR.v","FALSE","FALSE"
ENDLIST
LIST "write_callibrator::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\write_callibrator.v","FALSE","FALSE"
ENDLIST
LIST "WRLVL::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\WRLVL.v","FALSE","FALSE"
SUBBLOCK "WRLVL_BOT::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\WRLVL_BOT.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_rdCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_rdCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_wrCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_wrCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Bin2Gray::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\Bin2Gray.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_CTRL::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_CTRL::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FIFO_CTRL::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RegisterSlice::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegisterSlice.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RegSliceFull::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RegSliceFull::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RegSliceFull::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RegSliceFull::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RegSliceFull::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RegSliceFull::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_axi_egress_slip_buffer::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_buffer::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_buffer::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_csr_decode::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_csr_gpr_state_reg::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_fixed_arb::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_opsrv_debug_fifo::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_rr_pri_arb::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_fixed_arb::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_rdCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_rdCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_wrCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_wrCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Bin2Gray::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\Bin2Gray.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_CTRL::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_CTRL::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FIFO_CTRL::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RegSliceFull::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_buffer::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_csr_gpr_state_reg::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_rdCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_rdCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_wrCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_wrCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_CTRL::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_CTRL::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FIFO_CTRL::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RegSliceFull::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_buffer::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_csr_gpr_state_reg::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_CTRL::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_CTRL::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FIFO_CTRL::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RegSliceFull::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_buffer::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_csr_gpr_state_reg::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RegSliceFull::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_buffer::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_csr_gpr_state_reg::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RegSliceFull::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_buffer::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_csr_gpr_state_reg::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_csr_gpr_state_reg::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "FIFO_BLK::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\FIFO_BLK.v","FALSE","FALSE"
SUBBLOCK "ram_simple_dp::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\ram_simple_dp.v","FALSE","FALSE"
ENDLIST
LIST "gate_training::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v","FALSE","FALSE"
ENDLIST
LIST "INIT_Monitor::work","component\work\INIT_Monitor\INIT_Monitor.v","TRUE","FALSE"
SUBBLOCK "INIT_Monitor_INIT_Monitor_0_PF_INIT_MONITOR::work","component\work\INIT_Monitor\INIT_Monitor_0\INIT_Monitor_INIT_Monitor_0_PF_INIT_MONITOR.v","FALSE","FALSE"
ENDLIST
LIST "INIT_Monitor_INIT_Monitor_0_PF_INIT_MONITOR::work","component\work\INIT_Monitor\INIT_Monitor_0\INIT_Monitor_INIT_Monitor_0_PF_INIT_MONITOR.v","FALSE","FALSE"
ENDLIST
LIST "LANE_CTRL::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_CTRL.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_axi_egress_buffer::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_axi_egress_slip_buffer::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_buffer::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_axi_ingress_buffer::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_axi_rchan::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_axi_egress_slip_buffer::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_axi_ingress_buffer::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_buffer::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_rr_pri_arb::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_axi_wchan::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_axi_egress_slip_buffer::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_buffer::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_rr_pri_arb::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_axi_xaddr_buffer::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_axi_xaddr_buffer_slot::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_bcu::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_bist_decode::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_bist_ecc::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_bist_ecc_core::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_bist_ecc_empty::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_bist_ecc_core::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_bist_ecc_read::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_bist_ecc_write::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_bist_ecc_empty::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_bist_ecc_read::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_bist_decode::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_bist_ecc_write::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_bist_err_inject::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_bist_pipeline::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_bist_seq_pkg::work","component\Microsemi\MiV\MIV_RV32\3.0.100\miv_rv32_bist_seq_pkg.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_bist_shared_pkg::work","component\Microsemi\MiV\MIV_RV32\3.0.100\miv_rv32_bist_shared_pkg.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_bist_template_dual_behav::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_bist_pipeline::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_bistdual_behav::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_bistdual_pl_enable::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_bistdual_ram_init::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_bistdual_ram_stabilizer::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_bistdualdata_behav::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_bistdual_behav::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_bistmux::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_bistdual_eccw::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_bist_ecc::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_bist_err_inject::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_bistdual_err_mask::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_bistdual_err_mask::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_bistdual_pl_enable::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_bistdual_ram_init::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "pmc_sync_flop_behav_v3::work","","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_bistdual_ram_stabilizer::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_bistdualdata_behav::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_bistmux::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_bistmux::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_logic_mux_behav_v2::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "pmc_logic_mux_behav::work","","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_bootrom::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_buffer::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
ENDLIST
LIST "MIV_RV32_C0::work","component\work\MIV_RV32_C0\MIV_RV32_C0.v","TRUE","FALSE"
SUBBLOCK "MIV_RV32_C0_MIV_RV32_C0_0_MIV_RV32::work","component\work\MIV_RV32_C0\MIV_RV32_C0_0\miv_rv32.v","FALSE","FALSE"
ENDLIST
LIST "MIV_RV32_C0_MIV_RV32_C0_0_MIV_RV32::work","component\work\MIV_RV32_C0\MIV_RV32_C0_0\miv_rv32.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_opsrv::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
ENDLIST
LIST "MIV_RV32_C1::work","component\work\MIV_RV32_C1\MIV_RV32_C1.v","TRUE","FALSE"
SUBBLOCK "MIV_RV32_C1_MIV_RV32_C1_0_MIV_RV32::work","component\work\MIV_RV32_C1\MIV_RV32_C1_0\miv_rv32.v","FALSE","FALSE"
ENDLIST
LIST "MIV_RV32_C1_MIV_RV32_C1_0_MIV_RV32::work","component\work\MIV_RV32_C1\MIV_RV32_C1_0\miv_rv32.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_opsrv::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_common_buffer_behav::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_core_cfg_pkg::work","component\Microsemi\MiV\MIV_RV32\3.0.100\miv_rv32_core_cfg_pkg.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_csr_gpr_state_reg::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_dpr256x32_hqa_dual_storage_bistw::work","","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_dpr_hqa_dual_storage_bistw_behav::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_bist_template_dual_behav::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_bistdual_eccw::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_ram_dport_reg::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_dpr_hqa_dual_storage_bistw_dft::work","","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_dpr_hqa_dual_storage_bistw_fpga::work","","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_dpr_hqa_dual_storage_rbcw::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "RAM_BIST_ERROR:ASIC_view_does_not_exist_in_miv_rv32_dpr_hqa_dual_storage_rbcw::work","","FALSE","FALSE"
SUBBLOCK "miv_rv32_dpr256x32_hqa_dual_storage_bistw::work","","FALSE","FALSE"
SUBBLOCK "miv_rv32_dpr_hqa_dual_storage_bistw_behav::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_dpr_hqa_dual_storage_bistw_dft::work","","FALSE","FALSE"
SUBBLOCK "miv_rv32_dpr_hqa_dual_storage_bistw_fpga::work","","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_fixed_arb::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_gpr::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_gpr_ecc_bist_template::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_bist_pipeline::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_bistdual_behav::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_bistdual_pl_enable::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_bistdual_ram_init::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_bistdual_ram_stabilizer::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_bistdualdata_behav::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_gpr_ecc_enc_dec::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "RAM_BIST_ERROR:ASIC_view_does_not_exist_in_miv_rv32_dpr_hqa_dual_storage_rbcw::work","","FALSE","FALSE"
SUBBLOCK "miv_rv32_dpr256x32_hqa_dual_storage_bistw::work","","FALSE","FALSE"
SUBBLOCK "miv_rv32_dpr_hqa_dual_storage_bistw_dft::work","","FALSE","FALSE"
SUBBLOCK "miv_rv32_dpr_hqa_dual_storage_bistw_fpga::work","","FALSE","FALSE"
SUBBLOCK "miv_rv32_gpr_ecc_enc_dec_bistw_behav::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_gpr_ecc_enc_dec_bistw_behav::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_bistdual_eccw::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_gpr_ecc_bist_template::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_gpr_ram_array::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_gpr_ram_array::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_gpr_ram_init::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_gpr_ram_mux::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_irq_reg::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_logic_mux_behav_v2::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_lsu::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_mnemonic_pkg::work","component\Microsemi\MiV\MIV_RV32\3.0.100\miv_rv32_mnemonics_pkg.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_mul::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_opsrv_ahb_mstr::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_rr_pri_arb::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_rr_pri_arb::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_opsrv_apb_mstr::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_rr_pri_arb::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_opsrv_axi_mstr::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_axi_rchan::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_axi_wchan::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_strb_to_addr::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_axi_rchan::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_axi_wchan::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_strb_to_addr::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_opsrv_cfg_pkg::work","component\Microsemi\MiV\MIV_RV32\3.0.100\miv_rv32_opsrv_cfg_pkg.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_opsrv_debug_du::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_opsrv_debug_sba::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_opsrv_debug_pkg::work","component\Microsemi\MiV\MIV_RV32\3.0.100\miv_rv32_opsrv_debug_pkg.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_opsrv_debug_sba::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_opsrv_pkg::work","component\Microsemi\MiV\MIV_RV32\3.0.100\miv_rv32_opsrv_pkg.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_opsrv_regs::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_csr_gpr_state_reg::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_buffer::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_opsrv_tcm::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_bootrom::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_dpr_hqa_dual_storage_rbcw::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_ram_singleport_addreg::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_ram_singleport_lp::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv\miv_rv32_ram_singleport_lp.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_ram_singleport_lp_ecc::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv\miv_rv32_ram_singleport_lp_ecc.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_rr_pri_arb::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_opsrv_tcm_dap_apb_slv::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_opsrv_udma::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_pkg::work","component\Microsemi\MiV\MIV_RV32\3.0.100\miv_rv32_pkg.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_ram_dport_reg::work","component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_ram_singleport_addreg::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_ram_singleport_lp::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv\miv_rv32_ram_singleport_lp.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_ram_singleport_lp_ecc::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv\miv_rv32_ram_singleport_lp_ecc.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_rr_pri_arb::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
SUBBLOCK "miv_rv32_fixed_arb::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
ENDLIST
LIST "miv_rv32_strb_to_addr::work","component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v","FALSE","FALSE"
ENDLIST
LIST "pmc_logic_mux_behav::work","","FALSE","FALSE"
ENDLIST
LIST "pmc_sync_flop_behav_v3::work","","FALSE","FALSE"
ENDLIST
LIST "RAM_BIST_ERROR:ASIC_view_does_not_exist_in_miv_rv32_dpr_hqa_dual_storage_rbcw::work","","FALSE","FALSE"
ENDLIST
LIST "ram_simple_dp::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\ram_simple_dp.v","FALSE","FALSE"
ENDLIST
LIST "RDLVL_TRAIN::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\RDLVL_TRAIN.v","FALSE","FALSE"
SUBBLOCK "dq_align_dqs_optimization::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v","FALSE","FALSE"
SUBBLOCK "gate_training::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v","FALSE","FALSE"
ENDLIST
LIST "reset_syn_0::work","component\work\reset_syn_0\reset_syn_0.v","TRUE","FALSE"
SUBBLOCK "reset_syn_0_reset_syn_0_0_CORERESET_PF::work","component\work\reset_syn_0\reset_syn_0_0\core\corereset_pf.v","FALSE","FALSE"
ENDLIST
LIST "reset_syn_0_reset_syn_0_0_CORERESET_PF::work","component\work\reset_syn_0\reset_syn_0_0\core\corereset_pf.v","FALSE","FALSE"
ENDLIST
LIST "reset_syn_1::work","component\work\reset_syn_1\reset_syn_1.v","TRUE","FALSE"
SUBBLOCK "reset_syn_1_reset_syn_1_0_CORERESET_PF::work","component\work\reset_syn_1\reset_syn_1_0\core\corereset_pf.v","FALSE","FALSE"
ENDLIST
LIST "reset_syn_1_reset_syn_1_0_CORERESET_PF::work","component\work\reset_syn_1\reset_syn_1_0\core\corereset_pf.v","FALSE","FALSE"
ENDLIST
LIST "scheduler::work","hdl\scheduler.sv","FALSE","FALSE"
ENDLIST
LIST "SPI_Controller::work","component\work\SPI_Controller\SPI_Controller.v","TRUE","FALSE"
SUBBLOCK "CORESPI::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\corespi.v","FALSE","FALSE"
ENDLIST
LIST "top::work","component\work\top\top.v","TRUE","FALSE"
SUBBLOCK "APB3::work","component\work\APB3\APB3.v","TRUE","FALSE"
SUBBLOCK "Axi4Interconnect::work","component\work\Axi4Interconnect\Axi4Interconnect.v","TRUE","FALSE"
SUBBLOCK "CCC_C0::work","component\work\CCC_C0\CCC_C0.v","TRUE","FALSE"
SUBBLOCK "COREJTAGDEBUG_0::work","component\work\COREJTAGDEBUG_0\COREJTAGDEBUG_0.v","TRUE","FALSE"
SUBBLOCK "CoreGPIO_0::work","component\work\CoreGPIO_0\CoreGPIO_0.v","TRUE","FALSE"
SUBBLOCK "DDR3_0::work","component\work\DDR3_0\DDR3_0.v","TRUE","FALSE"
SUBBLOCK "INIT_Monitor::work","component\work\INIT_Monitor\INIT_Monitor.v","TRUE","FALSE"
SUBBLOCK "MIV_RV32_C1::work","component\work\MIV_RV32_C1\MIV_RV32_C1.v","TRUE","FALSE"
SUBBLOCK "SPI_Controller::work","component\work\SPI_Controller\SPI_Controller.v","TRUE","FALSE"
SUBBLOCK "UART_apb::work","component\work\UART_apb\UART_apb.v","TRUE","FALSE"
SUBBLOCK "reset_syn_0::work","component\work\reset_syn_0\reset_syn_0.v","TRUE","FALSE"
SUBBLOCK "reset_syn_1::work","component\work\reset_syn_1\reset_syn_1.v","TRUE","FALSE"
SUBBLOCK "scheduler::work","hdl\scheduler.sv","FALSE","FALSE"
ENDLIST
LIST "trn_bclksclk::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_bclksclk.v","FALSE","FALSE"
ENDLIST
LIST "TRN_CLK::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TRN_CLK.v","FALSE","FALSE"
SUBBLOCK "flag_generator::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\flag_generator.v","FALSE","FALSE"
SUBBLOCK "trn_bclksclk::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_bclksclk.v","FALSE","FALSE"
SUBBLOCK "trn_cmd_addr::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_cmdaddr.v","FALSE","FALSE"
SUBBLOCK "trn_dqsw::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_dqsw.v","FALSE","FALSE"
ENDLIST
LIST "trn_cmd_addr::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_cmdaddr.v","FALSE","FALSE"
ENDLIST
LIST "trn_dqsw::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_dqsw.v","FALSE","FALSE"
ENDLIST
LIST "UART_apb::work","component\work\UART_apb\UART_apb.v","TRUE","FALSE"
SUBBLOCK "UART_apb_UART_apb_0_CoreUARTapb::work","component\work\UART_apb\UART_apb_0\rtl\vlog\core_obfuscated\CoreUARTapb.v","FALSE","FALSE"
ENDLIST
LIST "UART_apb_UART_apb_0_Clock_gen::work","component\work\UART_apb\UART_apb_0\rtl\vlog\core_obfuscated\Clock_gen.v","FALSE","FALSE"
ENDLIST
LIST "UART_apb_UART_apb_0_CoreUARTapb::work","component\work\UART_apb\UART_apb_0\rtl\vlog\core_obfuscated\CoreUARTapb.v","FALSE","FALSE"
SUBBLOCK "UART_apb_UART_apb_0_COREUART::work","component\work\UART_apb\UART_apb_0\rtl\vlog\core_obfuscated\CoreUART.v","FALSE","FALSE"
ENDLIST
LIST "UART_apb_UART_apb_0_fifo_256x8::work","component\work\UART_apb\UART_apb_0\rtl\vlog\core_obfuscated\fifo_256x8_g5.v","FALSE","FALSE"
SUBBLOCK "UART_apb_UART_apb_0_fifo_ctrl_256::work","component\work\UART_apb\UART_apb_0\rtl\vlog\core_obfuscated\fifo_256x8_g5.v","FALSE","FALSE"
ENDLIST
LIST "UART_apb_UART_apb_0_fifo_ctrl_256::work","component\work\UART_apb\UART_apb_0\rtl\vlog\core_obfuscated\fifo_256x8_g5.v","FALSE","FALSE"
SUBBLOCK "CUARTl1Ol::work","component\work\UART_apb\UART_apb_0\rtl\vlog\core_obfuscated\fifo_256x8_g5.v","FALSE","FALSE"
ENDLIST
LIST "UART_apb_UART_apb_0_Rx_async::work","component\work\UART_apb\UART_apb_0\rtl\vlog\core_obfuscated\Rx_async.v","FALSE","FALSE"
ENDLIST
LIST "UART_apb_UART_apb_0_Tx_async::work","component\work\UART_apb\UART_apb_0\rtl\vlog\core_obfuscated\Tx_async.v","FALSE","FALSE"
ENDLIST
LIST "WRLVL_BOT::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\WRLVL_BOT.v","FALSE","FALSE"
ENDLIST
LIST "BFM_AHBSLAVEEXT::work","","FALSE","FALSE"
ENDLIST
LIST "BFM_APBSLAVEEXT::work","","FALSE","FALSE"
ENDLIST
LIST "BFMA1l1OII::work","","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_MstrProtocolConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrProtocolConverter.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlvAxi4ProtConvAXI4ID::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvAXI4ID.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
ENDLIST
LIST "CoreGPIO_0_CoreGPIO_0_0_BFM_AHBL::work","component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\amba_bfm\bfm_ahbl.v","FALSE","TRUE"
SUBBLOCK "CoreGPIO_0_CoreGPIO_0_0_BFM_MAIN::work","component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "CoreGPIO_0_CoreGPIO_0_0_BFM_AHBLAPB::work","component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\amba_bfm\bfm_ahblapb.v","FALSE","TRUE"
SUBBLOCK "BFMA1l1OII::work","","FALSE","FALSE"
SUBBLOCK "CoreGPIO_0_CoreGPIO_0_0_BFM_MAIN::work","component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "CoreGPIO_0_CoreGPIO_0_0_BFM_AHBSLAVE::work","component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\amba_bfm\bfm_ahbslave.v","FALSE","TRUE"
SUBBLOCK "BFM_AHBSLAVEEXT::work","","FALSE","FALSE"
ENDLIST
LIST "CoreGPIO_0_CoreGPIO_0_0_BFM_AHBSLAVEEXT::work","component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\amba_bfm\bfm_ahbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "CoreGPIO_0_CoreGPIO_0_0_BFM_APB2APB::work","component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\amba_bfm\bfm_apbtoapb.v","FALSE","TRUE"
ENDLIST
LIST "CoreGPIO_0_CoreGPIO_0_0_BFM_APBSLAVE::work","component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\amba_bfm\bfm_apbslave.v","FALSE","TRUE"
SUBBLOCK "BFM_APBSLAVEEXT::work","","FALSE","FALSE"
ENDLIST
LIST "CoreGPIO_0_CoreGPIO_0_0_BFM_APBSLAVEEXT::work","component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\amba_bfm\bfm_apbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "corereset_pf_tb::work","component\work\reset_syn_0\reset_syn_0_0\test\corereset_pf_tb.v","FALSE","TRUE"
SUBBLOCK "reset_syn_0_reset_syn_0_0_CORERESET_PF::work","component\work\reset_syn_0\reset_syn_0_0\core\corereset_pf.v","FALSE","FALSE"
ENDLIST
LIST "corereset_pf_tb::work","component\work\reset_syn_1\reset_syn_1_0\test\corereset_pf_tb.v","FALSE","TRUE"
SUBBLOCK "reset_syn_1_reset_syn_1_0_CORERESET_PF::work","component\work\reset_syn_1\reset_syn_1_0\core\corereset_pf.v","FALSE","FALSE"
ENDLIST
LIST "AHBL_Master::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AHBModel\AHBL_Master.v","FALSE","TRUE"
ENDLIST
LIST "Axi4MasterGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4MasterGen.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
ENDLIST
LIST "Axi4SlaveGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_ASyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\DualPort_Ram_SyncWr_ASyncRd.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
ENDLIST
LIST "AxiMaster::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\AxiMaster.v","FALSE","TRUE"
SUBBLOCK "Axi4MasterGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4MasterGen.v","FALSE","TRUE"
ENDLIST
LIST "caxi4interconnect_AddressController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\AddressController.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MasterControl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterControl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RoundRobinArb::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RoundRobinArb.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_TargetMuxController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\TargetMuxController.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_AHB_SM::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\AHB_SM.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_AHBL_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\AHBL_Ctrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_AXI4_Read_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\AXI4_Read_Ctrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_AXI4_Write_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\AXI4_Write_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_AHBL_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\AHBL_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_AXI4_Read_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\AXI4_Read_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_AXI4_Write_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\AXI4_Write_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_byte2bit::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\byte2bit.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DependenceChecker::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DependenceChecker.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MasterAddressDecoder::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterAddressDecoder.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MasterAddressDecoder::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterAddressDecoder.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MasterAddressDecoder::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterAddressDecoder.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MasterAddressDecoder::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterAddressDecoder.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DERR_Slave::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DERR_Slave.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_revision::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Revision.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DownConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DownConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_readWidthConv::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_readWidthConv.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_writeWidthConv::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_writeWidthConv.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DualPort_FF_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_FF_SyncWr_SyncRd.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DualPort_RAM_SyncWr_ASyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\DualPort_Ram_SyncWr_ASyncRd.v","FALSE","TRUE"
ENDLIST
LIST "caxi4interconnect_DualPort_RAM_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_brespCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_brespCtrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_CmdFifoWriteCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_CmdFifoWriteCtrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_Hold_Reg_Rd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_Hold_Reg_Rd.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Hold_Reg_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\Hold_Reg_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_Hold_Reg_Wr::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_Hold_Reg_Wr.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Hold_Reg_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\Hold_Reg_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_preCalcCmdFifoWrCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Hold_Reg_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\Hold_Reg_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_readWidthConv::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_readWidthConv.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_Hold_Reg_Rd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_Hold_Reg_Rd.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_widthConvrd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_widthConvrd.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_byte2bit::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\byte2bit.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_CmdFifoWriteCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_CmdFifoWriteCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_preCalcCmdFifoWrCtrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_widthConvrd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_widthConvrd.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_widthConvwr::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_widthConvwr.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_writeWidthConv::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_writeWidthConv.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_CmdFifoWriteCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_CmdFifoWriteCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_Hold_Reg_Wr::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_Hold_Reg_Wr.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_preCalcCmdFifoWrCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_widthConvwr::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_widthConvwr.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_brespCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_brespCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_FF_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_FF_SyncWr_SyncRd.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_MasterAddressDecoder::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterAddressDecoder.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_MasterControl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterControl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DependenceChecker::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DependenceChecker.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_TransactionController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\TransactionController.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_MstrAHBtoAXI4Converter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrAHBtoAXI4Converter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_AHB_SM::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\AHB_SM.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RDataController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RDataController.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_ReadDataController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ReadDataController.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_ReadDataController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ReadDataController.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_ReadDataController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ReadDataController.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_ReadDataController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ReadDataController.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_ReadDataController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ReadDataController.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RdFifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RdFifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_ReadDataMux::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ReadDataMux.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RequestQual::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RequestQual.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RoundRobinArb::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RoundRobinArb.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_ReadDataMux::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ReadDataMux.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RequestQual::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RequestQual.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RespController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RespController.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlaveDataMuxController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\SlaveDataMuxController.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RoundRobinArb::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RoundRobinArb.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RoundRobinArb::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RoundRobinArb.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlaveDataMuxController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\SlaveDataMuxController.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlvAxi4ProtConvRead::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvRead.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlvAxi4ProtConvWrite::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlvAxi4ProtocolConv::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtocolConv.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvAxi4ProtConvRead::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvRead.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvAxi4ProtConvWrite::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_TargetMuxController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\TargetMuxController.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_TransactionController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\TransactionController.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_BitScan0::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\BitScan0.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_WDataController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WDataController.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_WriteDataMux::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WriteDataMux.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_WriteDataMux::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WriteDataMux.v","FALSE","FALSE"
ENDLIST
LIST "CoreGPIO_0_CoreGPIO_0_0_BFM_APB::work","component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\amba_bfm\bfm_apb.v","FALSE","TRUE"
SUBBLOCK "CoreGPIO_0_CoreGPIO_0_0_BFMA1l1OII::work","component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
SUBBLOCK "CoreGPIO_0_CoreGPIO_0_0_BFM_MAIN::work","component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "CoreGPIO_0_CoreGPIO_0_0_BFM_MAIN::work","component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "CoreGPIO_0_CoreGPIO_0_0_BFMA1l1OII::work","component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
ENDLIST
LIST "UART_apb_UART_apb_0_BFM_AHBSLAVEEXT::work","component\work\UART_apb\UART_apb_0\rtl\vlog\amba_bfm\bfm_ahbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "UART_apb_UART_apb_0_BFM_APB::work","component\work\UART_apb\UART_apb_0\rtl\vlog\amba_bfm\bfm_apb.v","FALSE","TRUE"
SUBBLOCK "UART_apb_UART_apb_0_BFMA1l1OII::work","component\work\UART_apb\UART_apb_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
SUBBLOCK "UART_apb_UART_apb_0_BFM_MAIN::work","component\work\UART_apb\UART_apb_0\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "UART_apb_UART_apb_0_BFM_MAIN::work","component\work\UART_apb\UART_apb_0\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "UART_apb_UART_apb_0_BFMA1l1OII::work","component\work\UART_apb\UART_apb_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
ENDLIST
LIST "Axi4SlaveGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_ASyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\DualPort_Ram_SyncWr_ASyncRd.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_rdCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_rdCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_wrCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_wrCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_CTRL::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_FF_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_FF_SyncWr_SyncRd.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v","FALSE","FALSE"
ENDLIST
LIST "Axi4SlaveGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_ASyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\DualPort_Ram_SyncWr_ASyncRd.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_rdCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_rdCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_wrCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_wrCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
ENDLIST
LIST "Axi4SlaveGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_ASyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\DualPort_Ram_SyncWr_ASyncRd.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_rdCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_rdCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_wrCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_wrCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "Axi4SlaveGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_ASyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\DualPort_Ram_SyncWr_ASyncRd.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_rdCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_rdCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_wrCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_wrCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "Axi4SlaveGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_ASyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\DualPort_Ram_SyncWr_ASyncRd.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_rdCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_rdCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_wrCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_wrCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "Axi4SlaveGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_ASyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\DualPort_Ram_SyncWr_ASyncRd.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_rdCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_rdCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_wrCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_wrCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "Axi4SlaveGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_ASyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\DualPort_Ram_SyncWr_ASyncRd.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_rdCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_rdCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_wrCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_wrCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "Axi4SlaveGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_ASyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\DualPort_Ram_SyncWr_ASyncRd.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "Axi4SlaveGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_ASyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\DualPort_Ram_SyncWr_ASyncRd.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "Axi4SlaveGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_ASyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\DualPort_Ram_SyncWr_ASyncRd.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "Axi4MasterGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4MasterGen.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
ENDLIST
LIST "Axi4SlaveGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_ASyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\DualPort_Ram_SyncWr_ASyncRd.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
ENDLIST
LIST "AxiMaster::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\AxiMaster.v","FALSE","TRUE"
SUBBLOCK "Axi4MasterGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4MasterGen.v","FALSE","TRUE"
ENDLIST
LIST "caxi4interconnect_AddressController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\AddressController.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RoundRobinArb::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RoundRobinArb.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_TargetMuxController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\TargetMuxController.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MasterControl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterControl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_byte2bit::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\byte2bit.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DownConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DownConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_readWidthConv::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_readWidthConv.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_writeWidthConv::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_writeWidthConv.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DualPort_RAM_SyncWr_ASyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\DualPort_Ram_SyncWr_ASyncRd.v","FALSE","TRUE"
ENDLIST
LIST "caxi4interconnect_DualPort_RAM_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_brespCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_brespCtrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_CmdFifoWriteCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_CmdFifoWriteCtrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_Hold_Reg_Rd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_Hold_Reg_Rd.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Hold_Reg_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\Hold_Reg_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_Hold_Reg_Wr::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_Hold_Reg_Wr.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Hold_Reg_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\Hold_Reg_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_preCalcCmdFifoWrCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Hold_Reg_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\Hold_Reg_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_readWidthConv::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_readWidthConv.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_Hold_Reg_Rd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_Hold_Reg_Rd.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_widthConvrd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_widthConvrd.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_byte2bit::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\byte2bit.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_CmdFifoWriteCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_CmdFifoWriteCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_preCalcCmdFifoWrCtrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_widthConvrd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_widthConvrd.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_widthConvwr::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_widthConvwr.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_writeWidthConv::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_writeWidthConv.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_Hold_Reg_Wr::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_Hold_Reg_Wr.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_brespCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_brespCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_widthConvwr::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_widthConvwr.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_CmdFifoWriteCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_CmdFifoWriteCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_preCalcCmdFifoWrCtrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_AChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_BChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_BChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_brespCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_brespCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_preCalcAChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcAChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Hold_Reg_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\Hold_Reg_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_preCalcRChan_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcRChan_Ctrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Hold_Reg_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\Hold_Reg_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_RChan_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChan_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_RChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_RChannel_SlvRid_Arb::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChannel_SlvRid_Arb.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_RChan_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChan_Ctrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_preCalcRChan_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcRChan_Ctrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_downsizing::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_downsizing.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_WChan_Hold_Reg::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChan_Hold_Reg.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Hold_Reg_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\Hold_Reg_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_WChan_ReadDataFifoCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChan_ReadDataFifoCtrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_Wchan_WriteDataFifoCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_Wchan_WriteDataFifoCtrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_WChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_WChan_Hold_Reg::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChan_Hold_Reg.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_WChan_ReadDataFifoCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChan_ReadDataFifoCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_Wchan_WriteDataFifoCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_Wchan_WriteDataFifoCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_upsizing::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_upsizing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FIFO_downsizing::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_downsizing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_CTRL::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FIFO_upsizing::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_upsizing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_CTRL::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_FF_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_FF_SyncWr_SyncRd.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_MasterAddressDecoder::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterAddressDecoder.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_MasterControl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterControl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DependenceChecker::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DependenceChecker.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_TransactionController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\TransactionController.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_MasterConvertor::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MstrAHBtoAXI4Converter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrAHBtoAXI4Converter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_ResetSycnc::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ResetSycnc.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MstrProtocolConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrProtocolConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RegisterSlice::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegisterSlice.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MstrClockDomainCrossing::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrClockDomainCrossing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MstrDataWidthConv::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrDataWidthConv.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_MstrClockDomainCrossing::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrClockDomainCrossing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_MstrDataWidthConv::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrDataWidthConv.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DownConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DownConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_UpConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\UpConverter.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_MstrProtocolConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrProtocolConverter.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_ReadDataController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ReadDataController.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RdFifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RdFifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_ReadDataMux::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ReadDataMux.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RequestQual::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RequestQual.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RoundRobinArb::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RoundRobinArb.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RoundRobinArb::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RoundRobinArb.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlaveConvertor::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_ResetSycnc::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ResetSycnc.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RegisterSlice::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegisterSlice.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvClockDomainCrossing::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvClockDomainCrossing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvDataWidthConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvDataWidthConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvProtocolConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvProtocolConverter.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlvAxi4ProtConvAXI4ID::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvAXI4ID.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlvAxi4ProtConvRead::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvRead.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlvAxi4ProtConvWrite::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlvAxi4ProtocolConv::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtocolConv.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvAxi4ProtConvRead::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvRead.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvAxi4ProtConvWrite::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlvClockDomainCrossing::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvClockDomainCrossing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlvDataWidthConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvDataWidthConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DownConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DownConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_UpConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\UpConverter.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlvProtocolConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvProtocolConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvAxi4ProtocolConv::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtocolConv.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvAxi4ProtConvAXI4ID::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvAXI4ID.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_TransactionController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\TransactionController.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_BitScan0::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\BitScan0.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_UpConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\UpConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_AChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_BChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_BChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_RChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_WChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_preCalcAChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcAChannel.v","FALSE","FALSE"
ENDLIST
LIST "CoreGPIO_0_CoreGPIO_0_0_BFM_MAIN::work","component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "UART_apb_UART_apb_0_BFM_MAIN::work","component\work\UART_apb\UART_apb_0\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "Axi4MasterGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4MasterGen.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
ENDLIST
LIST "Axi4SlaveGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_ASyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\DualPort_Ram_SyncWr_ASyncRd.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
ENDLIST
LIST "AxiMaster::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\AxiMaster.v","FALSE","TRUE"
SUBBLOCK "Axi4MasterGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4MasterGen.v","FALSE","TRUE"
ENDLIST
LIST "caxi4interconnect_byte2bit::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\byte2bit.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DownConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DownConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_readWidthConv::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_readWidthConv.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_writeWidthConv::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_writeWidthConv.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DualPort_RAM_SyncWr_ASyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\DualPort_Ram_SyncWr_ASyncRd.v","FALSE","TRUE"
ENDLIST
LIST "caxi4interconnect_DualPort_RAM_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_CmdFifoWriteCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_CmdFifoWriteCtrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_preCalcCmdFifoWrCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Hold_Reg_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\Hold_Reg_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_readWidthConv::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_readWidthConv.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_Hold_Reg_Rd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_Hold_Reg_Rd.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_widthConvrd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_widthConvrd.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_byte2bit::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\byte2bit.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_CmdFifoWriteCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_CmdFifoWriteCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_preCalcCmdFifoWrCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_widthConvrd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_widthConvrd.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_widthConvwr::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_widthConvwr.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_writeWidthConv::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_writeWidthConv.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_Hold_Reg_Wr::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_Hold_Reg_Wr.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_brespCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_brespCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_widthConvwr::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_widthConvwr.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_CmdFifoWriteCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_CmdFifoWriteCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_preCalcCmdFifoWrCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_AChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_preCalcAChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcAChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Hold_Reg_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\Hold_Reg_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_preCalcRChan_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcRChan_Ctrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Hold_Reg_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\Hold_Reg_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_RChan_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChan_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_RChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_RChannel_SlvRid_Arb::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChannel_SlvRid_Arb.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_RChan_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChan_Ctrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_preCalcRChan_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcRChan_Ctrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_downsizing::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_downsizing.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_WChan_Hold_Reg::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChan_Hold_Reg.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Hold_Reg_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\Hold_Reg_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_WChan_ReadDataFifoCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChan_ReadDataFifoCtrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_Wchan_WriteDataFifoCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_Wchan_WriteDataFifoCtrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_WChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_WChan_Hold_Reg::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChan_Hold_Reg.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_WChan_ReadDataFifoCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChan_ReadDataFifoCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_Wchan_WriteDataFifoCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_Wchan_WriteDataFifoCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_upsizing::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_upsizing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FIFO_downsizing::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_downsizing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_CTRL::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FIFO_upsizing::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_upsizing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_CTRL::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_FF_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_FF_SyncWr_SyncRd.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_MasterAddressDecoder::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterAddressDecoder.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_MasterConvertor::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MstrAHBtoAXI4Converter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrAHBtoAXI4Converter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_ResetSycnc::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ResetSycnc.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RegisterSlice::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegisterSlice.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MstrProtocolConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrProtocolConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MstrClockDomainCrossing::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrClockDomainCrossing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MstrDataWidthConv::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrDataWidthConv.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_MstrClockDomainCrossing::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrClockDomainCrossing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_MstrDataWidthConv::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrDataWidthConv.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DownConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DownConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_UpConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\UpConverter.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_MstrProtocolConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrProtocolConverter.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_ReadDataController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ReadDataController.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RdFifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RdFifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_ReadDataMux::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ReadDataMux.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RequestQual::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RequestQual.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RoundRobinArb::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RoundRobinArb.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RoundRobinArb::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RoundRobinArb.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlaveConvertor::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_ResetSycnc::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ResetSycnc.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RegisterSlice::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegisterSlice.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvClockDomainCrossing::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvClockDomainCrossing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvDataWidthConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvDataWidthConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvProtocolConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvProtocolConverter.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlvClockDomainCrossing::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvClockDomainCrossing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlvDataWidthConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvDataWidthConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DownConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DownConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_UpConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\UpConverter.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlvProtocolConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvProtocolConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvAxi4ProtConvAXI4ID::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvAXI4ID.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvAxi4ProtocolConv::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtocolConv.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_UpConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\UpConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_BChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_BChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_AChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_RChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_WChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_preCalcAChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcAChannel.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "Axi4SlaveGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_ASyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\DualPort_Ram_SyncWr_ASyncRd.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DualPort_RAM_SyncWr_ASyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\DualPort_Ram_SyncWr_ASyncRd.v","FALSE","TRUE"
ENDLIST
LIST "caxi4interconnect_DualPort_RAM_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_CmdFifoWriteCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_CmdFifoWriteCtrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_preCalcCmdFifoWrCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Hold_Reg_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\Hold_Reg_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_FF_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_FF_SyncWr_SyncRd.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_MasterAddressDecoder::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterAddressDecoder.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_MasterConvertor::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MstrAHBtoAXI4Converter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrAHBtoAXI4Converter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_ResetSycnc::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ResetSycnc.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RegisterSlice::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegisterSlice.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MstrProtocolConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrProtocolConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MstrClockDomainCrossing::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrClockDomainCrossing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MstrDataWidthConv::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrDataWidthConv.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_MstrClockDomainCrossing::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrClockDomainCrossing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_MstrDataWidthConv::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrDataWidthConv.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_UpConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\UpConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DownConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DownConverter.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_ReadDataController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ReadDataController.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RdFifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RdFifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_ReadDataMux::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ReadDataMux.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RequestQual::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RequestQual.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RoundRobinArb::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RoundRobinArb.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlaveConvertor::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_ResetSycnc::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ResetSycnc.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RegisterSlice::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegisterSlice.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvClockDomainCrossing::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvClockDomainCrossing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvDataWidthConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvDataWidthConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvProtocolConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvProtocolConverter.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlvClockDomainCrossing::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvClockDomainCrossing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlvDataWidthConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvDataWidthConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DownConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DownConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_UpConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\UpConverter.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlvProtocolConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvProtocolConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvAxi4ProtocolConv::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtocolConv.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvAxi4ProtConvAXI4ID::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvAXI4ID.v","FALSE","FALSE"
ENDLIST
LIST "Axi4SlaveGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_ASyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\DualPort_Ram_SyncWr_ASyncRd.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_rdCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_rdCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_wrCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_wrCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DualPort_RAM_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_CmdFifoWriteCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_CmdFifoWriteCtrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_preCalcCmdFifoWrCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Hold_Reg_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\Hold_Reg_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_FF_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_FF_SyncWr_SyncRd.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v","FALSE","FALSE"
ENDLIST
LIST "Axi4SlaveGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_ASyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\DualPort_Ram_SyncWr_ASyncRd.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_rdCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_rdCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_wrCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_wrCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DualPort_RAM_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_CmdFifoWriteCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_CmdFifoWriteCtrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_preCalcCmdFifoWrCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Hold_Reg_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\Hold_Reg_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_CTRL::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FIFO_CTRL::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_FF_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_FF_SyncWr_SyncRd.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v","FALSE","FALSE"
ENDLIST
LIST "Axi4SlaveGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_ASyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\DualPort_Ram_SyncWr_ASyncRd.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_rdCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_rdCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_wrCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_wrCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DualPort_RAM_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_CTRL::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FIFO_CTRL::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_FF_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_FF_SyncWr_SyncRd.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v","FALSE","FALSE"
ENDLIST
LIST "Axi4SlaveGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_ASyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\DualPort_Ram_SyncWr_ASyncRd.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_rdCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_rdCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_wrCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_wrCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DualPort_RAM_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_CTRL::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FIFO_CTRL::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_FF_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_FF_SyncWr_SyncRd.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RegSliceFull::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v","FALSE","FALSE"
ENDLIST
LIST "Axi4SlaveGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_ASyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\DualPort_Ram_SyncWr_ASyncRd.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_rdCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_rdCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_wrCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_wrCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DualPort_RAM_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_CTRL::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_FF_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_FF_SyncWr_SyncRd.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v","FALSE","FALSE"
ENDLIST
LIST "Axi4SlaveGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_ASyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\DualPort_Ram_SyncWr_ASyncRd.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_rdCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_rdCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_wrCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_wrCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DualPort_RAM_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_CTRL::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_FF_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_FF_SyncWr_SyncRd.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v","FALSE","FALSE"
ENDLIST
LIST "testbench::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\User_Test.v","FALSE","TRUE"
SUBBLOCK "COREAXI4INTERCONNECT::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v","FALSE","FALSE"
SUBBLOCK "AHBL_Master::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AHBModel\AHBL_Master.v","FALSE","TRUE"
SUBBLOCK "Axi4SlaveGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "AxiMaster::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\AxiMaster.v","FALSE","TRUE"
SUBBLOCK "Axi4SlaveGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "Axi4SlaveGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "Axi4SlaveGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "Axi4SlaveGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "Axi4SlaveGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "Axi4SlaveGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "Axi4SlaveGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "Axi4SlaveGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "Axi4SlaveGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "Axi4SlaveGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "Axi4SlaveGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "AxiMaster::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\AxiMaster.v","FALSE","TRUE"
SUBBLOCK "Axi4SlaveGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "AxiMaster::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\AxiMaster.v","FALSE","TRUE"
SUBBLOCK "Axi4SlaveGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "Axi4SlaveGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "Axi4SlaveGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "Axi4SlaveGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "Axi4SlaveGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "Axi4SlaveGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "Axi4SlaveGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v","FALSE","TRUE"
ENDLIST
LIST "testbench::work","component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\test\user\testbench.v","FALSE","TRUE"
SUBBLOCK "CoreGPIO_0_CoreGPIO_0_0_CoreGPIO::work","component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\core\coregpio.v","FALSE","FALSE"
SUBBLOCK "CoreGPIO_0_CoreGPIO_0_0_BFM_APB::work","component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\amba_bfm\bfm_apb.v","FALSE","TRUE"
ENDLIST
LIST "testbench::work","component\work\UART_apb\UART_apb_0\rtl\vlog\test\user\testbench.v","FALSE","TRUE"
SUBBLOCK "UART_apb_UART_apb_0_CoreUARTapb::work","component\work\UART_apb\UART_apb_0\rtl\vlog\core_obfuscated\CoreUARTapb.v","FALSE","FALSE"
SUBBLOCK "UART_apb_UART_apb_0_BFM_APB::work","component\work\UART_apb\UART_apb_0\rtl\vlog\amba_bfm\bfm_apb.v","FALSE","TRUE"
ENDLIST
LIST "UART_apb_UART_apb_0_BFM_AHBL::work","component\work\UART_apb\UART_apb_0\rtl\vlog\amba_bfm\bfm_ahbl.v","FALSE","TRUE"
SUBBLOCK "UART_apb_UART_apb_0_BFM_MAIN::work","component\work\UART_apb\UART_apb_0\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "UART_apb_UART_apb_0_BFM_AHBLAPB::work","component\work\UART_apb\UART_apb_0\rtl\vlog\amba_bfm\bfm_ahblapb.v","FALSE","TRUE"
SUBBLOCK "UART_apb_UART_apb_0_BFMA1l1OII::work","component\work\UART_apb\UART_apb_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
SUBBLOCK "UART_apb_UART_apb_0_BFM_MAIN::work","component\work\UART_apb\UART_apb_0\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "UART_apb_UART_apb_0_BFM_AHBSLAVE::work","component\work\UART_apb\UART_apb_0\rtl\vlog\amba_bfm\bfm_ahbslave.v","FALSE","TRUE"
SUBBLOCK "UART_apb_UART_apb_0_BFM_AHBSLAVEEXT::work","component\work\UART_apb\UART_apb_0\rtl\vlog\amba_bfm\bfm_ahbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "UART_apb_UART_apb_0_BFM_APB2APB::work","component\work\UART_apb\UART_apb_0\rtl\vlog\amba_bfm\bfm_apbtoapb.v","FALSE","TRUE"
ENDLIST
LIST "UART_apb_UART_apb_0_BFM_APBSLAVE::work","component\work\UART_apb\UART_apb_0\rtl\vlog\amba_bfm\bfm_apbslave.v","FALSE","TRUE"
SUBBLOCK "UART_apb_UART_apb_0_BFM_APBSLAVEEXT::work","component\work\UART_apb\UART_apb_0\rtl\vlog\amba_bfm\bfm_apbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "UART_apb_UART_apb_0_BFM_APBSLAVEEXT::work","component\work\UART_apb\UART_apb_0\rtl\vlog\amba_bfm\bfm_apbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "UART_apb_UART_apb_0_BFMA1l1OII::work","component\work\UART_apb\UART_apb_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
ENDLIST
LIST "CoreAPB3::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v","FALSE","FALSE"
SUBBLOCK "COREAPB3_MUXPTOB3::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3_muxptob3.v","FALSE","FALSE"
SUBBLOCK "coreapb3_iaddr_reg::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3_iaddr_reg.v","FALSE","FALSE"
ENDLIST
LIST "coreapb3_iaddr_reg::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3_iaddr_reg.v","FALSE","FALSE"
ENDLIST
LIST "COREAPB3_MUXPTOB3::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3_muxptob3.v","FALSE","FALSE"
ENDLIST
LIST "COREAPB3_BFM_APB::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\amba_bfm\bfm_apb.v","FALSE","TRUE"
SUBBLOCK "COREAPB3_BFMA1l1OII::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
SUBBLOCK "COREAPB3_BFM_MAIN::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "COREAPB3_BFM_APBSLAVE::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\amba_bfm\bfm_apbslave.v","FALSE","TRUE"
SUBBLOCK "COREAPB3_BFM_APBSLAVEEXT::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "COREAPB3_BFM_APBSLAVEEXT::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "COREAPB3_BFM_MAIN::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "COREAPB3_BFMA1l1OII::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
ENDLIST
LIST "testbench::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\test\user\testbench.v","FALSE","TRUE"
SUBBLOCK "CoreAPB3::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v","FALSE","FALSE"
SUBBLOCK "COREAPB3_BFM_APB::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\amba_bfm\bfm_apb.v","FALSE","TRUE"
SUBBLOCK "COREAPB3_BFM_APBSLAVE::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\amba_bfm\bfm_apbslave.v","FALSE","TRUE"
ENDLIST
LIST "COREJTAGDEBUG::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v","FALSE","FALSE"
SUBBLOCK "COREJTAGDEBUG_UJ_JTAG::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug_uj_jtag.v","FALSE","FALSE"
SUBBLOCK "UJTAG_WRAPPER::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug_ujtag_wrapper.v","FALSE","FALSE"
SUBBLOCK "corejtagdebug_bufd::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug_bufd.v","FALSE","FALSE"
ENDLIST
LIST "corejtagdebug_bufd::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug_bufd.v","FALSE","FALSE"
ENDLIST
LIST "COREJTAGDEBUG_UJ_JTAG::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug_uj_jtag.v","FALSE","FALSE"
SUBBLOCK "corejtagdebug_bufd::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug_bufd.v","FALSE","FALSE"
ENDLIST
LIST "corejtagdebug_bufd::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug_bufd.v","FALSE","FALSE"
ENDLIST
LIST "UJTAG_WRAPPER::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug_ujtag_wrapper.v","FALSE","FALSE"
ENDLIST
LIST "COREJTAGDEBUG_HOST_EMULATOR::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\rtl\vlog\test\corejtagdebug_host_emulator.v","FALSE","TRUE"
ENDLIST
LIST "COREJTAGDEBUG_JTAG_TAP::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\rtl\vlog\test\corejtagdebug_jtag_tap.v","FALSE","TRUE"
ENDLIST
LIST "CORESPI::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\corespi.v","FALSE","FALSE"
SUBBLOCK "spi::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi.v","FALSE","FALSE"
ENDLIST
LIST "spi::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi.v","FALSE","FALSE"
SUBBLOCK "spi_chanctrl::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v","FALSE","FALSE"
SUBBLOCK "spi_fifo::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_fifo.v","FALSE","FALSE"
SUBBLOCK "spi_rf::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v","FALSE","FALSE"
SUBBLOCK "spi_control::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_control.v","FALSE","FALSE"
SUBBLOCK "spi_control::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_control.v","FALSE","FALSE"
ENDLIST
LIST "spi_chanctrl::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v","FALSE","FALSE"
SUBBLOCK "spi_clockmux::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_clockmux.v","FALSE","FALSE"
ENDLIST
LIST "spi_fifo::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_fifo.v","FALSE","FALSE"
ENDLIST
LIST "spi_rf::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v","FALSE","FALSE"
ENDLIST
LIST "spi_clockmux::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_clockmux.v","FALSE","FALSE"
ENDLIST
LIST "spi_control::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_control.v","FALSE","FALSE"
ENDLIST
LIST "CORESPI_BFM_AHB2APB::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
ENDLIST
LIST "CORESPI_BFM_APB::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\amba_bfm\bfm_apb.v","FALSE","TRUE"
SUBBLOCK "CORESPI_BFM_AHB2APB::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
SUBBLOCK "CORESPI_BFM_MAIN::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "CORESPI_BFM_MAIN::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "spi_control::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_control.v","FALSE","FALSE"
ENDLIST
LIST "testbench::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\test\user\testbench.v","FALSE","TRUE"
SUBBLOCK "CORESPI::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\corespi.v","FALSE","FALSE"
SUBBLOCK "CORESPI_BFM_APB::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\amba_bfm\bfm_apb.v","FALSE","TRUE"
ENDLIST
ENDLIST
LIST ActiveTestBenchList
ENDLIST
LIST IOTabList
VALUE "constraint\io\io_constraints.pdc"
VALUE "constraint\io\user.pdc"
ENDLIST
LIST FPTabList
VALUE "constraint\fp\user.pdc"
ENDLIST
LIST TimingTabList
VALUE "constraint\top_derived_constraints.sdc"
VALUE "constraint\timing_user_constraints.sdc"
ENDLIST
LIST FDCTabList
ENDLIST
