INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 05:43:18 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_3mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.107ns  (required time - arrival time)
  Source:                 fork51/control/generateBlocks[6].regblock/transmitValue_reg/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Destination:            buffer147/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.700ns  (clk rise@4.700ns - clk rise@0.000ns)
  Data Path Delay:        4.338ns  (logic 0.689ns (15.883%)  route 3.649ns (84.117%))
  Logic Levels:           11  (LUT4=2 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.183 - 4.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2447, unset)         0.508     0.508    fork51/control/generateBlocks[6].regblock/clk
    SLICE_X19Y149        FDSE                                         r  fork51/control/generateBlocks[6].regblock/transmitValue_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y149        FDSE (Prop_fdse_C_Q)         0.216     0.724 r  fork51/control/generateBlocks[6].regblock/transmitValue_reg/Q
                         net (fo=9, routed)           0.536     1.260    fork51/control/generateBlocks[6].regblock/transmitValue_reg_0
    SLICE_X19Y151        LUT4 (Prop_lut4_I0_O)        0.043     1.303 f  fork51/control/generateBlocks[6].regblock/transmitValue_i_8__11/O
                         net (fo=6, routed)           0.371     1.674    buffer84/dataReg[0]_i_3__4_0
    SLICE_X21Y157        LUT6 (Prop_lut6_I3_O)        0.043     1.717 f  buffer84/fullReg_i_5__4/O
                         net (fo=9, routed)           0.441     2.158    control_merge10/tehb/control/outs_reg[0]_0
    SLICE_X22Y157        LUT6 (Prop_lut6_I0_O)        0.043     2.201 f  control_merge10/tehb/control/fullReg_i_2__30/O
                         net (fo=16, routed)          0.302     2.503    control_merge11/tehb/control/transmitValue_reg_8
    SLICE_X23Y158        LUT5 (Prop_lut5_I1_O)        0.043     2.546 r  control_merge11/tehb/control/fullReg_i_4__21/O
                         net (fo=12, routed)          0.455     3.002    control_merge11/tehb/control/dataReg_reg[0]
    SLICE_X37Y155        LUT6 (Prop_lut6_I0_O)        0.043     3.045 r  control_merge11/tehb/control/transmitValue_i_2__88/O
                         net (fo=5, routed)           0.090     3.135    buffer219/fifo/Memory_reg[0][0]_0
    SLICE_X37Y155        LUT5 (Prop_lut5_I0_O)        0.043     3.178 r  buffer219/fifo/transmitValue_i_3__44/O
                         net (fo=3, routed)           0.430     3.608    fork94/control/generateBlocks[1].regblock/transmitValue_i_5__6
    SLICE_X37Y160        LUT6 (Prop_lut6_I5_O)        0.043     3.651 f  fork94/control/generateBlocks[1].regblock/transmitValue_i_15/O
                         net (fo=1, routed)           0.234     3.885    fork92/control/generateBlocks[2].regblock/transmitValue_reg_2
    SLICE_X37Y160        LUT6 (Prop_lut6_I2_O)        0.043     3.928 r  fork92/control/generateBlocks[2].regblock/transmitValue_i_5__6/O
                         net (fo=2, routed)           0.174     4.102    fork92/control/generateBlocks[6].regblock/blockStopArray[0]
    SLICE_X36Y161        LUT6 (Prop_lut6_I4_O)        0.043     4.145 f  fork92/control/generateBlocks[6].regblock/transmitValue_i_3__85/O
                         net (fo=17, routed)          0.194     4.339    buffer206/fifo/transmitValue_reg_1
    SLICE_X38Y161        LUT4 (Prop_lut4_I3_O)        0.043     4.382 r  buffer206/fifo/fullReg_i_2__24/O
                         net (fo=7, routed)           0.245     4.627    buffer147/control/dataReg_reg[0]_0
    SLICE_X38Y159        LUT6 (Prop_lut6_I3_O)        0.043     4.670 r  buffer147/control/dataReg[4]_i_1__6/O
                         net (fo=5, routed)           0.176     4.846    buffer147/regEnable
    SLICE_X37Y159        FDRE                                         r  buffer147/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.700     4.700 r  
                                                      0.000     4.700 r  clk (IN)
                         net (fo=2447, unset)         0.483     5.183    buffer147/clk
    SLICE_X37Y159        FDRE                                         r  buffer147/dataReg_reg[0]/C
                         clock pessimism              0.000     5.183    
                         clock uncertainty           -0.035     5.147    
    SLICE_X37Y159        FDRE (Setup_fdre_C_CE)      -0.194     4.953    buffer147/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.953    
                         arrival time                          -4.846    
  -------------------------------------------------------------------
                         slack                                  0.107    




