
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.117924                       # Number of seconds simulated
sim_ticks                                117924197279                       # Number of ticks simulated
final_tick                               1170593215344                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  43739                       # Simulator instruction rate (inst/s)
host_op_rate                                    55108                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2342527                       # Simulator tick rate (ticks/s)
host_mem_usage                               16892744                       # Number of bytes of host memory used
host_seconds                                 50340.60                       # Real time elapsed on the host
sim_insts                                  2201859717                       # Number of instructions simulated
sim_ops                                    2774178172                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2576640                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       552832                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3133056                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3584                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       827648                       # Number of bytes written to this memory
system.physmem.bytes_written::total            827648                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        20130                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         4319                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 24477                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            6466                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 6466                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        14111                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     21849969                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        16282                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      4688029                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                26568389                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        14111                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        16282                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              30392                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           7018475                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                7018475                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           7018475                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        14111                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     21849969                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        16282                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      4688029                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               33586864                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               141565664                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23416522                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18976899                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2029545                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9409287                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8991779                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2504623                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        90258                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    102156416                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128909739                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23416522                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11496402                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             28166069                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6588420                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3113255                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11921217                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1637947                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    137949676                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.141023                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.555166                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       109783607     79.58%     79.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2648370      1.92%     81.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2019988      1.46%     82.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4962189      3.60%     86.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1115984      0.81%     87.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1601841      1.16%     88.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1211851      0.88%     89.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          762221      0.55%     89.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13843625     10.04%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    137949676                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.165411                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.910600                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       100962425                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4671799                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         27731547                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       111218                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4472685                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      4041136                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        41262                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     155518347                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        75548                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4472685                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       101816972                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1306946                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1912890                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26978989                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1461192                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153920482                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        18758                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        269662                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       600856                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents       160529                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    216245357                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    716914204                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    716914204                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695504                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45549847                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        37314                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        20779                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4965845                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14850060                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7246125                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       125918                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1611116                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         151191799                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        37297                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        140445712                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       189479                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     27582263                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     59748947                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         4229                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    137949676                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.018094                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.565126                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     79136500     57.37%     57.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24708837     17.91%     75.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11543356      8.37%     83.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8471721      6.14%     89.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7533397      5.46%     95.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2989703      2.17%     97.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2959102      2.15%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       458195      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       148865      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    137949676                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         564053     68.78%     68.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        113996     13.90%     82.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       142070     17.32%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    117879801     83.93%     83.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2111316      1.50%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13260236      9.44%     94.89% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7177825      5.11%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     140445712                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.992089                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             820119                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005839                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    419850698                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    178811804                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    136914004                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     141265831                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       343882                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3616092                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1048                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          445                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       220352                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4472685                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         802803                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        91428                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    151229096                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        50386                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14850060                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7246125                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        20763                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         79719                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          445                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1104639                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1156627                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2261266                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    137916374                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12742773                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2529338                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19918956                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19586356                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7176183                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.974222                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             137093389                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            136914004                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         82117653                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        227514698                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.967141                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.360933                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809435                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     28421047                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2032939                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    133476991                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.920079                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.693174                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     83108118     62.26%     62.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23563846     17.65%     79.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10384169      7.78%     87.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      5445879      4.08%     91.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4336101      3.25%     95.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1561054      1.17%     96.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1321482      0.99%     97.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       989688      0.74%     97.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2766654      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    133476991                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809435                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259741                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233968                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645481                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655596                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2766654                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           281940819                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          306933871                       # The number of ROB writes
system.switch_cpus0.timesIdled                  70477                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3615988                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809435                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.415657                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.415657                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.706386                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.706386                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       621903418                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      190705271                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145480749                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               141565664                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        23823730                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19518585                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2016020                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9794943                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9427764                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2437778                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        92940                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    105565566                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             127827342                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           23823730                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11865542                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             27716140                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6047776                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3759893                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12353789                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1576362                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    141055962                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.109002                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.533415                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       113339822     80.35%     80.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2237508      1.59%     81.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3817772      2.71%     84.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2206023      1.56%     86.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1729103      1.23%     87.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1534110      1.09%     88.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          928607      0.66%     89.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2322475      1.65%     90.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        12940542      9.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    141055962                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.168287                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.902954                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       104916790                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4921228                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         27131665                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        72126                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4014152                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3904520                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          213                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     154104259                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1218                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4014152                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       105444218                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         602328                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      3431227                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         26659136                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       904898                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     153059147                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents         94180                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       524434                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    216048323                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    712102101                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    712102101                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    172972353                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        43075963                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        34423                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17239                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2653050                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14239369                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7267479                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        70336                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1654093                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         148032462                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34423                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        138911436                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        88558                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     22107794                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     49145510                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           55                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    141055962                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.984797                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.546269                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     84366755     59.81%     59.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     21753362     15.42%     75.23% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11725621      8.31%     83.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8709987      6.17%     89.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8477514      6.01%     95.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3149112      2.23%     97.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2373405      1.68%     99.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       320823      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       179383      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    141055962                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         123749     28.04%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        165003     37.39%     65.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       152583     34.57%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    117235576     84.40%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1881483      1.35%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17184      0.01%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12534810      9.02%     94.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7242383      5.21%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     138911436                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.981251                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             441335                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.003177                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    419408727                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    170174917                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    135945996                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     139352771                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       283764                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2999632                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          238                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       119885                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4014152                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         403795                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        53650                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    148066885                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       829617                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14239369                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7267479                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17239                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         43415                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          238                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1157165                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1075533                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2232698                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    136752778                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12220599                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2158658                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19462789                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19358574                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7242190                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.966002                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             135946038                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            135945996                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         80402696                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        222718016                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.960303                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.361007                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    100571080                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    123968321                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     24098806                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34368                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2033048                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    137041810                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.904602                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.713630                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     86908232     63.42%     63.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     24161837     17.63%     81.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9444596      6.89%     87.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4973932      3.63%     91.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4232732      3.09%     94.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2034198      1.48%     96.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       956519      0.70%     96.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1483648      1.08%     97.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2846116      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    137041810                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    100571080                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     123968321                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18387328                       # Number of memory references committed
system.switch_cpus1.commit.loads             11239734                       # Number of loads committed
system.switch_cpus1.commit.membars              17184                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17986465                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        111603471                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2564047                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2846116                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           282262821                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          300150044                       # The number of ROB writes
system.switch_cpus1.timesIdled                  23697                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 509702                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          100571080                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            123968321                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    100571080                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.407618                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.407618                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.710420                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.710420                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       614967727                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      189805806                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      143850295                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34368                       # number of misc regfile writes
system.l20.replacements                         20144                       # number of replacements
system.l20.tagsinuse                             8192                       # Cycle average of tags in use
system.l20.total_refs                          737799                       # Total number of references to valid blocks.
system.l20.sampled_refs                         28336                       # Sample count of references to valid blocks.
system.l20.avg_refs                         26.037514                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          204.652272                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     7.398152                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3503.885710                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          4476.063866                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.024982                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000903                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.427720                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.546395                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        53013                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  53013                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           19732                       # number of Writeback hits
system.l20.Writeback_hits::total                19732                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        53013                       # number of demand (read+write) hits
system.l20.demand_hits::total                   53013                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        53013                       # number of overall hits
system.l20.overall_hits::total                  53013                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        20130                       # number of ReadReq misses
system.l20.ReadReq_misses::total                20143                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        20130                       # number of demand (read+write) misses
system.l20.demand_misses::total                 20143                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        20130                       # number of overall misses
system.l20.overall_misses::total                20143                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2659351                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   4577666575                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     4580325926                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2659351                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   4577666575                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      4580325926                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2659351                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   4577666575                       # number of overall miss cycles
system.l20.overall_miss_latency::total     4580325926                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        73143                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              73156                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        19732                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            19732                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        73143                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               73156                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        73143                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              73156                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.275214                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.275343                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.275214                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.275343                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.275214                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.275343                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 204565.461538                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 227405.194983                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 227390.454550                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 204565.461538                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 227405.194983                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 227390.454550                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 204565.461538                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 227405.194983                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 227390.454550                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                3608                       # number of writebacks
system.l20.writebacks::total                     3608                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        20130                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           20143                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        20130                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            20143                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        20130                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           20143                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1880512                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   3370306756                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   3372187268                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1880512                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   3370306756                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   3372187268                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1880512                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   3370306756                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   3372187268                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.275214                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.275343                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.275214                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.275343                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.275214                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.275343                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 144654.769231                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 167427.061898                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 167412.364990                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 144654.769231                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 167427.061898                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 167412.364990                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 144654.769231                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 167427.061898                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 167412.364990                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          4334                       # number of replacements
system.l21.tagsinuse                             8192                       # Cycle average of tags in use
system.l21.total_refs                          314499                       # Total number of references to valid blocks.
system.l21.sampled_refs                         12526                       # Sample count of references to valid blocks.
system.l21.avg_refs                         25.107696                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          384.147229                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    13.898852                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2097.199152                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          5696.754767                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.046893                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001697                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.256006                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.695405                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        28857                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  28857                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            9417                       # number of Writeback hits
system.l21.Writeback_hits::total                 9417                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        28857                       # number of demand (read+write) hits
system.l21.demand_hits::total                   28857                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        28857                       # number of overall hits
system.l21.overall_hits::total                  28857                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         4319                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 4334                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         4319                       # number of demand (read+write) misses
system.l21.demand_misses::total                  4334                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         4319                       # number of overall misses
system.l21.overall_misses::total                 4334                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3697969                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1213516329                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1217214298                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3697969                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1213516329                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1217214298                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3697969                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1213516329                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1217214298                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        33176                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              33191                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         9417                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             9417                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        33176                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               33191                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        33176                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              33191                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.130184                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.130578                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.130184                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.130578                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.130184                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.130578                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 246531.266667                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 280971.597361                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 280852.399169                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 246531.266667                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 280971.597361                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 280852.399169                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 246531.266667                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 280971.597361                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 280852.399169                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2858                       # number of writebacks
system.l21.writebacks::total                     2858                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         4319                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            4334                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         4319                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             4334                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         4319                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            4334                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2798348                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    954041148                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    956839496                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2798348                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    954041148                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    956839496                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2798348                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    954041148                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    956839496                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.130184                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.130578                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.130184                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.130578                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.130184                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.130578                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 186556.533333                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 220893.991202                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 220775.149054                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 186556.533333                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 220893.991202                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 220775.149054                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 186556.533333                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 220893.991202                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 220775.149054                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               495.996317                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011928818                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2040179.068548                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996317                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020827                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11921201                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11921201                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11921201                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11921201                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11921201                       # number of overall hits
system.cpu0.icache.overall_hits::total       11921201                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3405839                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3405839                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3405839                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3405839                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3405839                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3405839                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11921217                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11921217                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11921217                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11921217                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11921217                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11921217                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 212864.937500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 212864.937500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 212864.937500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 212864.937500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 212864.937500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 212864.937500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2767451                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2767451                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2767451                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2767451                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2767451                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2767451                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 212880.846154                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 212880.846154                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 212880.846154                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 212880.846154                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 212880.846154                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 212880.846154                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 73143                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               179584984                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 73399                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2446.695241                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.513129                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.486871                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.900442                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.099558                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9594755                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9594755                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        20506                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        20506                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16587460                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16587460                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16587460                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16587460                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       176510                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       176510                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       176510                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        176510                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       176510                       # number of overall misses
system.cpu0.dcache.overall_misses::total       176510                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  21827582993                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  21827582993                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  21827582993                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  21827582993                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  21827582993                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  21827582993                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9771265                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9771265                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        20506                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        20506                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16763970                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16763970                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16763970                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16763970                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.018064                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.018064                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.010529                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.010529                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.010529                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.010529                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 123662.019109                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 123662.019109                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 123662.019109                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 123662.019109                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 123662.019109                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 123662.019109                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        19732                       # number of writebacks
system.cpu0.dcache.writebacks::total            19732                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       103367                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       103367                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       103367                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       103367                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       103367                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       103367                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        73143                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        73143                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        73143                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        73143                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        73143                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        73143                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   8213564651                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   8213564651                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   8213564651                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   8213564651                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   8213564651                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   8213564651                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007486                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007486                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004363                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004363                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004363                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004363                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 112294.609887                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 112294.609887                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 112294.609887                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 112294.609887                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 112294.609887                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 112294.609887                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               460.997253                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1013650059                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   461                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2198807.069414                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.997253                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024034                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.738778                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12353773                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12353773                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12353773                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12353773                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12353773                       # number of overall hits
system.cpu1.icache.overall_hits::total       12353773                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      4164728                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4164728                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      4164728                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4164728                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      4164728                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4164728                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12353789                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12353789                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12353789                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12353789                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12353789                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12353789                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 260295.500000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 260295.500000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 260295.500000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 260295.500000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 260295.500000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 260295.500000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3836669                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3836669                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3836669                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3836669                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3836669                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3836669                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 255777.933333                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 255777.933333                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 255777.933333                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 255777.933333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 255777.933333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 255777.933333                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 33176                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               162632888                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 33432                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4864.587461                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.041439                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.958561                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.902506                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.097494                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9115745                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9115745                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7113226                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7113226                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17210                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17210                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17184                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17184                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16228971                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16228971                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16228971                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16228971                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        84852                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        84852                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        84852                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         84852                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        84852                       # number of overall misses
system.cpu1.dcache.overall_misses::total        84852                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   8566962291                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   8566962291                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   8566962291                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   8566962291                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   8566962291                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   8566962291                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9200597                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9200597                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7113226                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7113226                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17210                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17210                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17184                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17184                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16313823                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16313823                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16313823                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16313823                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009222                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009222                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005201                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005201                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005201                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005201                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 100963.587081                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 100963.587081                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 100963.587081                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 100963.587081                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 100963.587081                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 100963.587081                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9417                       # number of writebacks
system.cpu1.dcache.writebacks::total             9417                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        51676                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        51676                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        51676                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        51676                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        51676                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        51676                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        33176                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        33176                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        33176                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        33176                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        33176                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        33176                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3131877038                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3131877038                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3131877038                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3131877038                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3131877038                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3131877038                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003606                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003606                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002034                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002034                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002034                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002034                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 94401.888052                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 94401.888052                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 94401.888052                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 94401.888052                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 94401.888052                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 94401.888052                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
