Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Mon Nov 25 22:14:41 2019
| Host         : cuckoo running 64-bit CentOS release 6.9 (Final)
| Command      : report_timing_summary -max_paths 10 -file alltop_timing_summary_routed.rpt -pb alltop_timing_summary_routed.pb -rpx alltop_timing_summary_routed.rpx -warn_on_violation
| Design       : alltop
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 37 register/latch pins with no clock driven by root clock pin: pclk_f (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg0_reg[10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg0_reg[11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg0_reg[12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg0_reg[13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg0_reg[14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg0_reg[15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg0_reg[17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg0_reg[18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg0_reg[19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg0_reg[20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg0_reg[21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg0_reg[22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg0_reg[23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg0_reg[24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg0_reg[25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg0_reg[26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg0_reg[27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg0_reg[28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg0_reg[29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg0_reg[30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg0_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg0_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg0_reg[5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg0_reg[6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg0_reg[7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg0_reg[8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: testset_inst/clock_gen/cnt_reg[13]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 380 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 24 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -7.837    -2076.274                    486                 7853        0.052        0.000                      0                 7853        2.000        0.000                       0                  4360  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                        Waveform(ns)         Period(ns)      Frequency(MHz)
-----                        ------------         ----------      --------------
cam_pclk_pin                 {0.000 21.000}       42.000          23.810          
clk_fpga_0                   {0.000 10.000}       20.000          50.000          
clk_wiz_0_inst/inst/clk_in1  {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0         {0.000 20.833}       41.667          24.000          
  clk_out2_clk_wiz_0         {0.000 41.667}       83.333          12.000          
  clkfbout_clk_wiz_0         {0.000 20.000}       40.000          25.000          
sys_clk_pin                  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
cam_pclk_pin                      36.621        0.000                      0                   86        0.078        0.000                      0                   86       20.500        0.000                       0                    38  
clk_fpga_0                         8.817        0.000                      0                 1378        0.061        0.000                      0                 1378        9.020        0.000                       0                   636  
clk_wiz_0_inst/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0              37.893        0.000                      0                    2        0.972        0.000                      0                    2       19.853        0.000                       0                     5  
  clk_out2_clk_wiz_0              -7.837    -1348.840                    256                 5437        0.052        0.000                      0                 5437       40.417        0.000                       0                  3457  
  clkfbout_clk_wiz_0                                                                                                                                                          37.845        0.000                       0                     3  
sys_clk_pin                        1.314        0.000                      0                  302        0.062        0.000                      0                  302        3.500        0.000                       0                   220  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0  cam_pclk_pin             -4.610     -100.358                     26                   26        0.093        0.000                      0                   26  
clk_out2_clk_wiz_0  clk_fpga_0               -2.815      -26.138                     13                   13        0.131        0.000                      0                   13  
sys_clk_pin         clk_fpga_0               -3.207      -36.926                     16                   16        0.730        0.000                      0                   16  
clk_out1_clk_wiz_0  clk_out2_clk_wiz_0       23.938        0.000                      0                 1018        0.635        0.000                      0                 1018  
clk_out1_clk_wiz_0  sys_clk_pin              -3.491     -588.577                    188                  188        0.439        0.000                      0                  188  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  cam_pclk_pin
  To Clock:  cam_pclk_pin

Setup :            0  Failing Endpoints,  Worst Slack       36.621ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       20.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.621ns  (required time - arrival time)
  Source:                 cam_top_inst_r/camera_if_inst/prev_href_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            cam_top_inst_r/camera_if_inst/hcnt2_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            42.000ns  (cam_pclk_pin rise@42.000ns - cam_pclk_pin rise@0.000ns)
  Data Path Delay:        4.795ns  (logic 0.773ns (16.121%)  route 4.022ns (83.879%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.565ns = ( 47.565 - 42.000 ) 
    Source Clock Delay      (SCD):    6.223ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.833     4.367    pclk_r_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     4.468 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.755     6.223    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X14Y47         FDRE                                         r  cam_top_inst_r/camera_if_inst/prev_href_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDRE (Prop_fdre_C_Q)         0.478     6.701 f  cam_top_inst_r/camera_if_inst/prev_href_reg/Q
                         net (fo=2, routed)           0.620     7.321    cam_top_inst_r/camera_if_inst/prev_href
    SLICE_X14Y48         LUT3 (Prop_lut3_I0_O)        0.295     7.616 r  cam_top_inst_r/camera_if_inst/hcnt2[10]_i_1__0/O
                         net (fo=10, routed)          3.401    11.018    cam_top_inst_r/camera_if_inst/hcnt2[10]
    SLICE_X14Y49         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                     42.000    42.000 r  
    W10                                               0.000    42.000 r  pclk_r (IN)
                         net (fo=0)                   0.000    42.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         1.463    43.463 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.433    45.896    pclk_r_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    45.987 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.578    47.565    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X14Y49         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[10]/C
                         clock pessimism              0.633    48.198    
                         clock uncertainty           -0.035    48.162    
    SLICE_X14Y49         FDRE (Setup_fdre_C_R)       -0.524    47.638    cam_top_inst_r/camera_if_inst/hcnt2_reg[10]
  -------------------------------------------------------------------
                         required time                         47.638    
                         arrival time                         -11.018    
  -------------------------------------------------------------------
                         slack                                 36.621    

Slack (MET) :             36.621ns  (required time - arrival time)
  Source:                 cam_top_inst_r/camera_if_inst/prev_href_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            cam_top_inst_r/camera_if_inst/hcnt2_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            42.000ns  (cam_pclk_pin rise@42.000ns - cam_pclk_pin rise@0.000ns)
  Data Path Delay:        4.795ns  (logic 0.773ns (16.121%)  route 4.022ns (83.879%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.565ns = ( 47.565 - 42.000 ) 
    Source Clock Delay      (SCD):    6.223ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.833     4.367    pclk_r_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     4.468 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.755     6.223    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X14Y47         FDRE                                         r  cam_top_inst_r/camera_if_inst/prev_href_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDRE (Prop_fdre_C_Q)         0.478     6.701 f  cam_top_inst_r/camera_if_inst/prev_href_reg/Q
                         net (fo=2, routed)           0.620     7.321    cam_top_inst_r/camera_if_inst/prev_href
    SLICE_X14Y48         LUT3 (Prop_lut3_I0_O)        0.295     7.616 r  cam_top_inst_r/camera_if_inst/hcnt2[10]_i_1__0/O
                         net (fo=10, routed)          3.401    11.018    cam_top_inst_r/camera_if_inst/hcnt2[10]
    SLICE_X14Y49         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                     42.000    42.000 r  
    W10                                               0.000    42.000 r  pclk_r (IN)
                         net (fo=0)                   0.000    42.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         1.463    43.463 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.433    45.896    pclk_r_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    45.987 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.578    47.565    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X14Y49         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[6]/C
                         clock pessimism              0.633    48.198    
                         clock uncertainty           -0.035    48.162    
    SLICE_X14Y49         FDRE (Setup_fdre_C_R)       -0.524    47.638    cam_top_inst_r/camera_if_inst/hcnt2_reg[6]
  -------------------------------------------------------------------
                         required time                         47.638    
                         arrival time                         -11.018    
  -------------------------------------------------------------------
                         slack                                 36.621    

Slack (MET) :             36.621ns  (required time - arrival time)
  Source:                 cam_top_inst_r/camera_if_inst/prev_href_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            cam_top_inst_r/camera_if_inst/hcnt2_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            42.000ns  (cam_pclk_pin rise@42.000ns - cam_pclk_pin rise@0.000ns)
  Data Path Delay:        4.795ns  (logic 0.773ns (16.121%)  route 4.022ns (83.879%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.565ns = ( 47.565 - 42.000 ) 
    Source Clock Delay      (SCD):    6.223ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.833     4.367    pclk_r_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     4.468 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.755     6.223    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X14Y47         FDRE                                         r  cam_top_inst_r/camera_if_inst/prev_href_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDRE (Prop_fdre_C_Q)         0.478     6.701 f  cam_top_inst_r/camera_if_inst/prev_href_reg/Q
                         net (fo=2, routed)           0.620     7.321    cam_top_inst_r/camera_if_inst/prev_href
    SLICE_X14Y48         LUT3 (Prop_lut3_I0_O)        0.295     7.616 r  cam_top_inst_r/camera_if_inst/hcnt2[10]_i_1__0/O
                         net (fo=10, routed)          3.401    11.018    cam_top_inst_r/camera_if_inst/hcnt2[10]
    SLICE_X14Y49         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                     42.000    42.000 r  
    W10                                               0.000    42.000 r  pclk_r (IN)
                         net (fo=0)                   0.000    42.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         1.463    43.463 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.433    45.896    pclk_r_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    45.987 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.578    47.565    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X14Y49         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[7]/C
                         clock pessimism              0.633    48.198    
                         clock uncertainty           -0.035    48.162    
    SLICE_X14Y49         FDRE (Setup_fdre_C_R)       -0.524    47.638    cam_top_inst_r/camera_if_inst/hcnt2_reg[7]
  -------------------------------------------------------------------
                         required time                         47.638    
                         arrival time                         -11.018    
  -------------------------------------------------------------------
                         slack                                 36.621    

Slack (MET) :             36.621ns  (required time - arrival time)
  Source:                 cam_top_inst_r/camera_if_inst/prev_href_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            cam_top_inst_r/camera_if_inst/hcnt2_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            42.000ns  (cam_pclk_pin rise@42.000ns - cam_pclk_pin rise@0.000ns)
  Data Path Delay:        4.795ns  (logic 0.773ns (16.121%)  route 4.022ns (83.879%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.565ns = ( 47.565 - 42.000 ) 
    Source Clock Delay      (SCD):    6.223ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.833     4.367    pclk_r_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     4.468 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.755     6.223    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X14Y47         FDRE                                         r  cam_top_inst_r/camera_if_inst/prev_href_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDRE (Prop_fdre_C_Q)         0.478     6.701 f  cam_top_inst_r/camera_if_inst/prev_href_reg/Q
                         net (fo=2, routed)           0.620     7.321    cam_top_inst_r/camera_if_inst/prev_href
    SLICE_X14Y48         LUT3 (Prop_lut3_I0_O)        0.295     7.616 r  cam_top_inst_r/camera_if_inst/hcnt2[10]_i_1__0/O
                         net (fo=10, routed)          3.401    11.018    cam_top_inst_r/camera_if_inst/hcnt2[10]
    SLICE_X14Y49         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                     42.000    42.000 r  
    W10                                               0.000    42.000 r  pclk_r (IN)
                         net (fo=0)                   0.000    42.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         1.463    43.463 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.433    45.896    pclk_r_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    45.987 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.578    47.565    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X14Y49         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[8]/C
                         clock pessimism              0.633    48.198    
                         clock uncertainty           -0.035    48.162    
    SLICE_X14Y49         FDRE (Setup_fdre_C_R)       -0.524    47.638    cam_top_inst_r/camera_if_inst/hcnt2_reg[8]
  -------------------------------------------------------------------
                         required time                         47.638    
                         arrival time                         -11.018    
  -------------------------------------------------------------------
                         slack                                 36.621    

Slack (MET) :             36.735ns  (required time - arrival time)
  Source:                 cam_top_inst_r/camera_if_inst/prev_href_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            cam_top_inst_r/camera_if_inst/hcnt2_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            42.000ns  (cam_pclk_pin rise@42.000ns - cam_pclk_pin rise@0.000ns)
  Data Path Delay:        4.681ns  (logic 0.773ns (16.514%)  route 3.908ns (83.486%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.565ns = ( 47.565 - 42.000 ) 
    Source Clock Delay      (SCD):    6.223ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.833     4.367    pclk_r_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     4.468 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.755     6.223    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X14Y47         FDRE                                         r  cam_top_inst_r/camera_if_inst/prev_href_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDRE (Prop_fdre_C_Q)         0.478     6.701 f  cam_top_inst_r/camera_if_inst/prev_href_reg/Q
                         net (fo=2, routed)           0.620     7.321    cam_top_inst_r/camera_if_inst/prev_href
    SLICE_X14Y48         LUT3 (Prop_lut3_I0_O)        0.295     7.616 r  cam_top_inst_r/camera_if_inst/hcnt2[10]_i_1__0/O
                         net (fo=10, routed)          3.287    10.904    cam_top_inst_r/camera_if_inst/hcnt2[10]
    SLICE_X14Y48         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                     42.000    42.000 r  
    W10                                               0.000    42.000 r  pclk_r (IN)
                         net (fo=0)                   0.000    42.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         1.463    43.463 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.433    45.896    pclk_r_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    45.987 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.578    47.565    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X14Y48         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[1]/C
                         clock pessimism              0.633    48.198    
                         clock uncertainty           -0.035    48.162    
    SLICE_X14Y48         FDRE (Setup_fdre_C_R)       -0.524    47.638    cam_top_inst_r/camera_if_inst/hcnt2_reg[1]
  -------------------------------------------------------------------
                         required time                         47.638    
                         arrival time                         -10.904    
  -------------------------------------------------------------------
                         slack                                 36.735    

Slack (MET) :             36.735ns  (required time - arrival time)
  Source:                 cam_top_inst_r/camera_if_inst/prev_href_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            cam_top_inst_r/camera_if_inst/hcnt2_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            42.000ns  (cam_pclk_pin rise@42.000ns - cam_pclk_pin rise@0.000ns)
  Data Path Delay:        4.681ns  (logic 0.773ns (16.514%)  route 3.908ns (83.486%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.565ns = ( 47.565 - 42.000 ) 
    Source Clock Delay      (SCD):    6.223ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.833     4.367    pclk_r_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     4.468 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.755     6.223    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X14Y47         FDRE                                         r  cam_top_inst_r/camera_if_inst/prev_href_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDRE (Prop_fdre_C_Q)         0.478     6.701 f  cam_top_inst_r/camera_if_inst/prev_href_reg/Q
                         net (fo=2, routed)           0.620     7.321    cam_top_inst_r/camera_if_inst/prev_href
    SLICE_X14Y48         LUT3 (Prop_lut3_I0_O)        0.295     7.616 r  cam_top_inst_r/camera_if_inst/hcnt2[10]_i_1__0/O
                         net (fo=10, routed)          3.287    10.904    cam_top_inst_r/camera_if_inst/hcnt2[10]
    SLICE_X14Y48         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                     42.000    42.000 r  
    W10                                               0.000    42.000 r  pclk_r (IN)
                         net (fo=0)                   0.000    42.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         1.463    43.463 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.433    45.896    pclk_r_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    45.987 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.578    47.565    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X14Y48         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[2]/C
                         clock pessimism              0.633    48.198    
                         clock uncertainty           -0.035    48.162    
    SLICE_X14Y48         FDRE (Setup_fdre_C_R)       -0.524    47.638    cam_top_inst_r/camera_if_inst/hcnt2_reg[2]
  -------------------------------------------------------------------
                         required time                         47.638    
                         arrival time                         -10.904    
  -------------------------------------------------------------------
                         slack                                 36.735    

Slack (MET) :             36.735ns  (required time - arrival time)
  Source:                 cam_top_inst_r/camera_if_inst/prev_href_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            cam_top_inst_r/camera_if_inst/hcnt2_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            42.000ns  (cam_pclk_pin rise@42.000ns - cam_pclk_pin rise@0.000ns)
  Data Path Delay:        4.681ns  (logic 0.773ns (16.514%)  route 3.908ns (83.486%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.565ns = ( 47.565 - 42.000 ) 
    Source Clock Delay      (SCD):    6.223ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.833     4.367    pclk_r_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     4.468 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.755     6.223    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X14Y47         FDRE                                         r  cam_top_inst_r/camera_if_inst/prev_href_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDRE (Prop_fdre_C_Q)         0.478     6.701 f  cam_top_inst_r/camera_if_inst/prev_href_reg/Q
                         net (fo=2, routed)           0.620     7.321    cam_top_inst_r/camera_if_inst/prev_href
    SLICE_X14Y48         LUT3 (Prop_lut3_I0_O)        0.295     7.616 r  cam_top_inst_r/camera_if_inst/hcnt2[10]_i_1__0/O
                         net (fo=10, routed)          3.287    10.904    cam_top_inst_r/camera_if_inst/hcnt2[10]
    SLICE_X14Y48         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                     42.000    42.000 r  
    W10                                               0.000    42.000 r  pclk_r (IN)
                         net (fo=0)                   0.000    42.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         1.463    43.463 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.433    45.896    pclk_r_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    45.987 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.578    47.565    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X14Y48         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[3]/C
                         clock pessimism              0.633    48.198    
                         clock uncertainty           -0.035    48.162    
    SLICE_X14Y48         FDRE (Setup_fdre_C_R)       -0.524    47.638    cam_top_inst_r/camera_if_inst/hcnt2_reg[3]
  -------------------------------------------------------------------
                         required time                         47.638    
                         arrival time                         -10.904    
  -------------------------------------------------------------------
                         slack                                 36.735    

Slack (MET) :             36.735ns  (required time - arrival time)
  Source:                 cam_top_inst_r/camera_if_inst/prev_href_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            cam_top_inst_r/camera_if_inst/hcnt2_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            42.000ns  (cam_pclk_pin rise@42.000ns - cam_pclk_pin rise@0.000ns)
  Data Path Delay:        4.681ns  (logic 0.773ns (16.514%)  route 3.908ns (83.486%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.565ns = ( 47.565 - 42.000 ) 
    Source Clock Delay      (SCD):    6.223ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.833     4.367    pclk_r_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     4.468 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.755     6.223    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X14Y47         FDRE                                         r  cam_top_inst_r/camera_if_inst/prev_href_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDRE (Prop_fdre_C_Q)         0.478     6.701 f  cam_top_inst_r/camera_if_inst/prev_href_reg/Q
                         net (fo=2, routed)           0.620     7.321    cam_top_inst_r/camera_if_inst/prev_href
    SLICE_X14Y48         LUT3 (Prop_lut3_I0_O)        0.295     7.616 r  cam_top_inst_r/camera_if_inst/hcnt2[10]_i_1__0/O
                         net (fo=10, routed)          3.287    10.904    cam_top_inst_r/camera_if_inst/hcnt2[10]
    SLICE_X14Y48         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                     42.000    42.000 r  
    W10                                               0.000    42.000 r  pclk_r (IN)
                         net (fo=0)                   0.000    42.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         1.463    43.463 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.433    45.896    pclk_r_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    45.987 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.578    47.565    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X14Y48         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[5]/C
                         clock pessimism              0.633    48.198    
                         clock uncertainty           -0.035    48.162    
    SLICE_X14Y48         FDRE (Setup_fdre_C_R)       -0.524    47.638    cam_top_inst_r/camera_if_inst/hcnt2_reg[5]
  -------------------------------------------------------------------
                         required time                         47.638    
                         arrival time                         -10.904    
  -------------------------------------------------------------------
                         slack                                 36.735    

Slack (MET) :             36.735ns  (required time - arrival time)
  Source:                 cam_top_inst_r/camera_if_inst/prev_href_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            cam_top_inst_r/camera_if_inst/hcnt2_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            42.000ns  (cam_pclk_pin rise@42.000ns - cam_pclk_pin rise@0.000ns)
  Data Path Delay:        4.681ns  (logic 0.773ns (16.514%)  route 3.908ns (83.486%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.565ns = ( 47.565 - 42.000 ) 
    Source Clock Delay      (SCD):    6.223ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.833     4.367    pclk_r_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     4.468 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.755     6.223    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X14Y47         FDRE                                         r  cam_top_inst_r/camera_if_inst/prev_href_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDRE (Prop_fdre_C_Q)         0.478     6.701 f  cam_top_inst_r/camera_if_inst/prev_href_reg/Q
                         net (fo=2, routed)           0.620     7.321    cam_top_inst_r/camera_if_inst/prev_href
    SLICE_X14Y48         LUT3 (Prop_lut3_I0_O)        0.295     7.616 r  cam_top_inst_r/camera_if_inst/hcnt2[10]_i_1__0/O
                         net (fo=10, routed)          3.287    10.904    cam_top_inst_r/camera_if_inst/hcnt2[10]
    SLICE_X14Y48         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                     42.000    42.000 r  
    W10                                               0.000    42.000 r  pclk_r (IN)
                         net (fo=0)                   0.000    42.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         1.463    43.463 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.433    45.896    pclk_r_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    45.987 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.578    47.565    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X14Y48         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[9]/C
                         clock pessimism              0.633    48.198    
                         clock uncertainty           -0.035    48.162    
    SLICE_X14Y48         FDRE (Setup_fdre_C_R)       -0.524    47.638    cam_top_inst_r/camera_if_inst/hcnt2_reg[9]
  -------------------------------------------------------------------
                         required time                         47.638    
                         arrival time                         -10.904    
  -------------------------------------------------------------------
                         slack                                 36.735    

Slack (MET) :             36.830ns  (required time - arrival time)
  Source:                 cam_top_inst_r/camera_if_inst/prev_href_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            cam_top_inst_r/camera_if_inst/hcnt2_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            42.000ns  (cam_pclk_pin rise@42.000ns - cam_pclk_pin rise@0.000ns)
  Data Path Delay:        4.681ns  (logic 0.773ns (16.514%)  route 3.908ns (83.486%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.565ns = ( 47.565 - 42.000 ) 
    Source Clock Delay      (SCD):    6.223ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.833     4.367    pclk_r_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     4.468 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.755     6.223    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X14Y47         FDRE                                         r  cam_top_inst_r/camera_if_inst/prev_href_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDRE (Prop_fdre_C_Q)         0.478     6.701 f  cam_top_inst_r/camera_if_inst/prev_href_reg/Q
                         net (fo=2, routed)           0.620     7.321    cam_top_inst_r/camera_if_inst/prev_href
    SLICE_X14Y48         LUT3 (Prop_lut3_I0_O)        0.295     7.616 r  cam_top_inst_r/camera_if_inst/hcnt2[10]_i_1__0/O
                         net (fo=10, routed)          3.287    10.904    cam_top_inst_r/camera_if_inst/hcnt2[10]
    SLICE_X15Y48         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                     42.000    42.000 r  
    W10                                               0.000    42.000 r  pclk_r (IN)
                         net (fo=0)                   0.000    42.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         1.463    43.463 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.433    45.896    pclk_r_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    45.987 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.578    47.565    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X15Y48         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[4]/C
                         clock pessimism              0.633    48.198    
                         clock uncertainty           -0.035    48.162    
    SLICE_X15Y48         FDRE (Setup_fdre_C_R)       -0.429    47.733    cam_top_inst_r/camera_if_inst/hcnt2_reg[4]
  -------------------------------------------------------------------
                         required time                         47.733    
                         arrival time                         -10.904    
  -------------------------------------------------------------------
                         slack                                 36.830    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 cam_top_inst_r/camera_if_inst/hcnt2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            cam_top_inst_r/camera_if_inst/fifo_0/ram_0/memory_reg/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk_pin rise@0.000ns - cam_pclk_pin rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.164ns (36.340%)  route 0.287ns (63.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.801ns
    Source Clock Delay      (SCD):    2.118ns
    Clock Pessimism Removal (CPR):    0.606ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           1.196     1.497    pclk_r_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.523 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.595     2.118    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X14Y49         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.164     2.282 r  cam_top_inst_r/camera_if_inst/hcnt2_reg[10]/Q
                         net (fo=3, routed)           0.287     2.569    cam_top_inst_r/camera_if_inst/fifo_0/ram_0/DIADI[9]
    RAMB18_X0Y18         RAMB18E1                                     r  cam_top_inst_r/camera_if_inst/fifo_0/ram_0/memory_reg/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           1.377     1.866    pclk_r_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.895 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.905     2.801    cam_top_inst_r/camera_if_inst/fifo_0/ram_0/CLK
    RAMB18_X0Y18         RAMB18E1                                     r  cam_top_inst_r/camera_if_inst/fifo_0/ram_0/memory_reg/CLKBWRCLK
                         clock pessimism             -0.606     2.195    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[9])
                                                      0.296     2.491    cam_top_inst_r/camera_if_inst/fifo_0/ram_0/memory_reg
  -------------------------------------------------------------------
                         required time                         -2.491    
                         arrival time                           2.569    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 cam_top_inst_r/camera_if_inst/hcnt2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            cam_top_inst_r/camera_if_inst/fifo_0/ram_0/memory_reg/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk_pin rise@0.000ns - cam_pclk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.148ns (32.962%)  route 0.301ns (67.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.801ns
    Source Clock Delay      (SCD):    2.118ns
    Clock Pessimism Removal (CPR):    0.606ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           1.196     1.497    pclk_r_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.523 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.595     2.118    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X14Y48         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y48         FDRE (Prop_fdre_C_Q)         0.148     2.266 r  cam_top_inst_r/camera_if_inst/hcnt2_reg[3]/Q
                         net (fo=5, routed)           0.301     2.567    cam_top_inst_r/camera_if_inst/fifo_0/ram_0/DIADI[2]
    RAMB18_X0Y18         RAMB18E1                                     r  cam_top_inst_r/camera_if_inst/fifo_0/ram_0/memory_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           1.377     1.866    pclk_r_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.895 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.905     2.801    cam_top_inst_r/camera_if_inst/fifo_0/ram_0/CLK
    RAMB18_X0Y18         RAMB18E1                                     r  cam_top_inst_r/camera_if_inst/fifo_0/ram_0/memory_reg/CLKBWRCLK
                         clock pessimism             -0.606     2.195    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[2])
                                                      0.242     2.437    cam_top_inst_r/camera_if_inst/fifo_0/ram_0/memory_reg
  -------------------------------------------------------------------
                         required time                         -2.437    
                         arrival time                           2.567    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 cam_top_inst_r/camera_if_inst/vcnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            cam_top_inst_r/camera_if_inst/fifo_0/ram_0/memory_reg/DIBDI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk_pin rise@0.000ns - cam_pclk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.164ns (31.978%)  route 0.349ns (68.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.801ns
    Source Clock Delay      (SCD):    2.117ns
    Clock Pessimism Removal (CPR):    0.606ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           1.196     1.497    pclk_r_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.523 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.594     2.117    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X16Y48         FDRE                                         r  cam_top_inst_r/camera_if_inst/vcnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y48         FDRE (Prop_fdre_C_Q)         0.164     2.281 r  cam_top_inst_r/camera_if_inst/vcnt_reg[8]/Q
                         net (fo=6, routed)           0.349     2.630    cam_top_inst_r/camera_if_inst/fifo_0/ram_0/DIBDI[2]
    RAMB18_X0Y18         RAMB18E1                                     r  cam_top_inst_r/camera_if_inst/fifo_0/ram_0/memory_reg/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           1.377     1.866    pclk_r_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.895 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.905     2.801    cam_top_inst_r/camera_if_inst/fifo_0/ram_0/CLK
    RAMB18_X0Y18         RAMB18E1                                     r  cam_top_inst_r/camera_if_inst/fifo_0/ram_0/memory_reg/CLKBWRCLK
                         clock pessimism             -0.606     2.195    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[2])
                                                      0.296     2.491    cam_top_inst_r/camera_if_inst/fifo_0/ram_0/memory_reg
  -------------------------------------------------------------------
                         required time                         -2.491    
                         arrival time                           2.630    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 cam_top_inst_r/camera_if_inst/hcnt2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            cam_top_inst_r/camera_if_inst/fifo_0/ram_0/memory_reg/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk_pin rise@0.000ns - cam_pclk_pin rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.164ns (31.761%)  route 0.352ns (68.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.801ns
    Source Clock Delay      (SCD):    2.118ns
    Clock Pessimism Removal (CPR):    0.606ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           1.196     1.497    pclk_r_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.523 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.595     2.118    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X14Y49         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.164     2.282 r  cam_top_inst_r/camera_if_inst/hcnt2_reg[6]/Q
                         net (fo=7, routed)           0.352     2.634    cam_top_inst_r/camera_if_inst/fifo_0/ram_0/DIADI[5]
    RAMB18_X0Y18         RAMB18E1                                     r  cam_top_inst_r/camera_if_inst/fifo_0/ram_0/memory_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           1.377     1.866    pclk_r_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.895 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.905     2.801    cam_top_inst_r/camera_if_inst/fifo_0/ram_0/CLK
    RAMB18_X0Y18         RAMB18E1                                     r  cam_top_inst_r/camera_if_inst/fifo_0/ram_0/memory_reg/CLKBWRCLK
                         clock pessimism             -0.606     2.195    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[5])
                                                      0.296     2.491    cam_top_inst_r/camera_if_inst/fifo_0/ram_0/memory_reg
  -------------------------------------------------------------------
                         required time                         -2.491    
                         arrival time                           2.634    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 cam_top_inst_r/camera_if_inst/vcnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            cam_top_inst_r/camera_if_inst/fifo_0/ram_0/memory_reg/DIADI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk_pin rise@0.000ns - cam_pclk_pin rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.164ns (31.683%)  route 0.354ns (68.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.801ns
    Source Clock Delay      (SCD):    2.118ns
    Clock Pessimism Removal (CPR):    0.606ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           1.196     1.497    pclk_r_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.523 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.595     2.118    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X14Y47         FDRE                                         r  cam_top_inst_r/camera_if_inst/vcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDRE (Prop_fdre_C_Q)         0.164     2.282 r  cam_top_inst_r/camera_if_inst/vcnt_reg[4]/Q
                         net (fo=7, routed)           0.354     2.635    cam_top_inst_r/camera_if_inst/fifo_0/ram_0/DIADI[14]
    RAMB18_X0Y18         RAMB18E1                                     r  cam_top_inst_r/camera_if_inst/fifo_0/ram_0/memory_reg/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           1.377     1.866    pclk_r_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.895 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.905     2.801    cam_top_inst_r/camera_if_inst/fifo_0/ram_0/CLK
    RAMB18_X0Y18         RAMB18E1                                     r  cam_top_inst_r/camera_if_inst/fifo_0/ram_0/memory_reg/CLKBWRCLK
                         clock pessimism             -0.606     2.195    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[14])
                                                      0.296     2.491    cam_top_inst_r/camera_if_inst/fifo_0/ram_0/memory_reg
  -------------------------------------------------------------------
                         required time                         -2.491    
                         arrival time                           2.635    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 cam_top_inst_r/camera_if_inst/hcnt2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            cam_top_inst_r/camera_if_inst/fifo_0/ram_0/memory_reg/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk_pin rise@0.000ns - cam_pclk_pin rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.164ns (31.612%)  route 0.355ns (68.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.801ns
    Source Clock Delay      (SCD):    2.118ns
    Clock Pessimism Removal (CPR):    0.606ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           1.196     1.497    pclk_r_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.523 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.595     2.118    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X14Y48         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y48         FDRE (Prop_fdre_C_Q)         0.164     2.282 r  cam_top_inst_r/camera_if_inst/hcnt2_reg[2]/Q
                         net (fo=6, routed)           0.355     2.636    cam_top_inst_r/camera_if_inst/fifo_0/ram_0/DIADI[1]
    RAMB18_X0Y18         RAMB18E1                                     r  cam_top_inst_r/camera_if_inst/fifo_0/ram_0/memory_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           1.377     1.866    pclk_r_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.895 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.905     2.801    cam_top_inst_r/camera_if_inst/fifo_0/ram_0/CLK
    RAMB18_X0Y18         RAMB18E1                                     r  cam_top_inst_r/camera_if_inst/fifo_0/ram_0/memory_reg/CLKBWRCLK
                         clock pessimism             -0.606     2.195    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[1])
                                                      0.296     2.491    cam_top_inst_r/camera_if_inst/fifo_0/ram_0/memory_reg
  -------------------------------------------------------------------
                         required time                         -2.491    
                         arrival time                           2.636    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 cam_top_inst_r/camera_if_inst/vcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            cam_top_inst_r/camera_if_inst/vcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk_pin rise@0.000ns - cam_pclk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.889%)  route 0.101ns (35.111%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.759ns
    Source Clock Delay      (SCD):    2.118ns
    Clock Pessimism Removal (CPR):    0.629ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           1.196     1.497    pclk_r_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.523 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.595     2.118    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X15Y47         FDRE                                         r  cam_top_inst_r/camera_if_inst/vcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y47         FDRE (Prop_fdre_C_Q)         0.141     2.259 r  cam_top_inst_r/camera_if_inst/vcnt_reg[1]/Q
                         net (fo=9, routed)           0.101     2.359    cam_top_inst_r/camera_if_inst/vcnt_reg_n_0_[1]
    SLICE_X14Y47         LUT6 (Prop_lut6_I4_O)        0.045     2.404 r  cam_top_inst_r/camera_if_inst/vcnt[2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.404    cam_top_inst_r/camera_if_inst/vcnt[2]_i_1__0_n_0
    SLICE_X14Y47         FDRE                                         r  cam_top_inst_r/camera_if_inst/vcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           1.377     1.866    pclk_r_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.895 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.864     2.759    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X14Y47         FDRE                                         r  cam_top_inst_r/camera_if_inst/vcnt_reg[2]/C
                         clock pessimism             -0.629     2.131    
    SLICE_X14Y47         FDRE (Hold_fdre_C_D)         0.121     2.252    cam_top_inst_r/camera_if_inst/vcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.252    
                         arrival time                           2.404    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 cam_top_inst_r/camera_if_inst/hcnt2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            cam_top_inst_r/camera_if_inst/fifo_0/ram_0/memory_reg/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk_pin rise@0.000ns - cam_pclk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.148ns (31.087%)  route 0.328ns (68.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.801ns
    Source Clock Delay      (SCD):    2.118ns
    Clock Pessimism Removal (CPR):    0.606ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           1.196     1.497    pclk_r_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.523 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.595     2.118    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X14Y48         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y48         FDRE (Prop_fdre_C_Q)         0.148     2.266 r  cam_top_inst_r/camera_if_inst/hcnt2_reg[5]/Q
                         net (fo=8, routed)           0.328     2.594    cam_top_inst_r/camera_if_inst/fifo_0/ram_0/DIADI[4]
    RAMB18_X0Y18         RAMB18E1                                     r  cam_top_inst_r/camera_if_inst/fifo_0/ram_0/memory_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           1.377     1.866    pclk_r_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.895 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.905     2.801    cam_top_inst_r/camera_if_inst/fifo_0/ram_0/CLK
    RAMB18_X0Y18         RAMB18E1                                     r  cam_top_inst_r/camera_if_inst/fifo_0/ram_0/memory_reg/CLKBWRCLK
                         clock pessimism             -0.606     2.195    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[4])
                                                      0.243     2.438    cam_top_inst_r/camera_if_inst/fifo_0/ram_0/memory_reg
  -------------------------------------------------------------------
                         required time                         -2.438    
                         arrival time                           2.594    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 cam_top_inst_r/camera_if_inst/vcnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            cam_top_inst_r/camera_if_inst/fifo_0/ram_0/memory_reg/DIADI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk_pin rise@0.000ns - cam_pclk_pin rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.141ns (25.783%)  route 0.406ns (74.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.801ns
    Source Clock Delay      (SCD):    2.117ns
    Clock Pessimism Removal (CPR):    0.606ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           1.196     1.497    pclk_r_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.523 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.594     2.117    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X17Y47         FDRE                                         r  cam_top_inst_r/camera_if_inst/vcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y47         FDRE (Prop_fdre_C_Q)         0.141     2.258 r  cam_top_inst_r/camera_if_inst/vcnt_reg[5]/Q
                         net (fo=6, routed)           0.406     2.664    cam_top_inst_r/camera_if_inst/fifo_0/ram_0/DIADI[15]
    RAMB18_X0Y18         RAMB18E1                                     r  cam_top_inst_r/camera_if_inst/fifo_0/ram_0/memory_reg/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           1.377     1.866    pclk_r_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.895 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.905     2.801    cam_top_inst_r/camera_if_inst/fifo_0/ram_0/CLK
    RAMB18_X0Y18         RAMB18E1                                     r  cam_top_inst_r/camera_if_inst/fifo_0/ram_0/memory_reg/CLKBWRCLK
                         clock pessimism             -0.606     2.195    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[15])
                                                      0.296     2.491    cam_top_inst_r/camera_if_inst/fifo_0/ram_0/memory_reg
  -------------------------------------------------------------------
                         required time                         -2.491    
                         arrival time                           2.664    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 cam_top_inst_r/camera_if_inst/hcnt2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            cam_top_inst_r/camera_if_inst/fifo_0/ram_0/memory_reg/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk_pin rise@0.000ns - cam_pclk_pin rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.148ns (29.846%)  route 0.348ns (70.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.801ns
    Source Clock Delay      (SCD):    2.118ns
    Clock Pessimism Removal (CPR):    0.606ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           1.196     1.497    pclk_r_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.523 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.595     2.118    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X14Y49         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.148     2.266 r  cam_top_inst_r/camera_if_inst/hcnt2_reg[7]/Q
                         net (fo=6, routed)           0.348     2.614    cam_top_inst_r/camera_if_inst/fifo_0/ram_0/DIADI[6]
    RAMB18_X0Y18         RAMB18E1                                     r  cam_top_inst_r/camera_if_inst/fifo_0/ram_0/memory_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           1.377     1.866    pclk_r_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.895 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.905     2.801    cam_top_inst_r/camera_if_inst/fifo_0/ram_0/CLK
    RAMB18_X0Y18         RAMB18E1                                     r  cam_top_inst_r/camera_if_inst/fifo_0/ram_0/memory_reg/CLKBWRCLK
                         clock pessimism             -0.606     2.195    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[6])
                                                      0.243     2.438    cam_top_inst_r/camera_if_inst/fifo_0/ram_0/memory_reg
  -------------------------------------------------------------------
                         required time                         -2.438    
                         arrival time                           2.614    
  -------------------------------------------------------------------
                         slack                                  0.175    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cam_pclk_pin
Waveform(ns):       { 0.000 21.000 }
Period(ns):         42.000
Sources:            { pclk_r }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         42.000      39.424     RAMB18_X0Y18   cam_top_inst_r/camera_if_inst/fifo_0/ram_0/memory_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         42.000      39.845     BUFGCTRL_X0Y4  pclk_r_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         42.000      41.000     SLICE_X14Y47   cam_top_inst_r/camera_if_inst/vcnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         42.000      41.000     SLICE_X15Y47   cam_top_inst_r/camera_if_inst/vcnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         42.000      41.000     SLICE_X14Y47   cam_top_inst_r/camera_if_inst/vcnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         42.000      41.000     SLICE_X15Y47   cam_top_inst_r/camera_if_inst/vcnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         42.000      41.000     SLICE_X14Y47   cam_top_inst_r/camera_if_inst/vcnt_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         42.000      41.000     SLICE_X17Y47   cam_top_inst_r/camera_if_inst/vcnt_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         42.000      41.000     SLICE_X19Y47   cam_top_inst_r/camera_if_inst/vcnt_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         42.000      41.000     SLICE_X16Y48   cam_top_inst_r/camera_if_inst/vcnt_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.000      20.500     SLICE_X14Y47   cam_top_inst_r/camera_if_inst/vcnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.000      20.500     SLICE_X15Y47   cam_top_inst_r/camera_if_inst/vcnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.000      20.500     SLICE_X14Y47   cam_top_inst_r/camera_if_inst/vcnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.000      20.500     SLICE_X15Y47   cam_top_inst_r/camera_if_inst/vcnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.000      20.500     SLICE_X14Y47   cam_top_inst_r/camera_if_inst/vcnt_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.000      20.500     SLICE_X14Y49   cam_top_inst_r/camera_if_inst/hcnt2_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.000      20.500     SLICE_X14Y48   cam_top_inst_r/camera_if_inst/hcnt2_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.000      20.500     SLICE_X14Y48   cam_top_inst_r/camera_if_inst/hcnt2_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.000      20.500     SLICE_X14Y48   cam_top_inst_r/camera_if_inst/hcnt2_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.000      20.500     SLICE_X15Y48   cam_top_inst_r/camera_if_inst/hcnt2_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.000      20.500     SLICE_X14Y47   cam_top_inst_r/camera_if_inst/vcnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.000      20.500     SLICE_X15Y47   cam_top_inst_r/camera_if_inst/vcnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.000      20.500     SLICE_X14Y47   cam_top_inst_r/camera_if_inst/vcnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.000      20.500     SLICE_X15Y47   cam_top_inst_r/camera_if_inst/vcnt_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.000      20.500     SLICE_X14Y47   cam_top_inst_r/camera_if_inst/vcnt_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.000      20.500     SLICE_X17Y47   cam_top_inst_r/camera_if_inst/vcnt_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.000      20.500     SLICE_X19Y47   cam_top_inst_r/camera_if_inst/vcnt_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.000      20.500     SLICE_X16Y48   cam_top_inst_r/camera_if_inst/vcnt_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.000      20.500     SLICE_X16Y48   cam_top_inst_r/camera_if_inst/vcnt_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.000      20.500     SLICE_X16Y47   cam_top_inst_r/camera_if_inst/fifo_0/wr_addr_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        8.817ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.817ns  (required time - arrival time)
  Source:                 pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.854ns  (logic 0.952ns (8.771%)  route 9.902ns (91.229%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 22.654 - 20.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.645     2.939    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y84         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y84         FDRE (Prop_fdre_C_Q)         0.456     3.395 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg2_reg[2]/Q
                         net (fo=96, routed)          6.616    10.011    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg2[2]
    SLICE_X66Y39         LUT5 (Prop_lut5_I3_O)        0.124    10.135 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[6]_i_12/O
                         net (fo=1, routed)           1.362    11.497    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[6]_i_12_n_0
    SLICE_X54Y68         LUT6 (Prop_lut6_I5_O)        0.124    11.621 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[6]_i_7/O
                         net (fo=1, routed)           0.904    12.525    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[6]_i_7_n_0
    SLICE_X46Y61         LUT6 (Prop_lut6_I4_O)        0.124    12.649 f  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[6]_i_3/O
                         net (fo=1, routed)           1.020    13.669    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[6]_i_3_n_0
    SLICE_X43Y62         LUT4 (Prop_lut4_I2_O)        0.124    13.793 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000    13.793    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/reg_data_out[6]
    SLICE_X43Y62         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.475    22.654    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y62         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
                         clock pessimism              0.229    22.883    
                         clock uncertainty           -0.302    22.581    
    SLICE_X43Y62         FDRE (Setup_fdre_C_D)        0.029    22.610    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         22.610    
                         arrival time                         -13.793    
  -------------------------------------------------------------------
                         slack                                  8.817    

Slack (MET) :             8.880ns  (required time - arrival time)
  Source:                 pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.843ns  (logic 0.952ns (8.780%)  route 9.891ns (91.220%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 22.656 - 20.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.645     2.939    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y84         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y84         FDRE (Prop_fdre_C_Q)         0.456     3.395 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg2_reg[2]/Q
                         net (fo=96, routed)          6.407     9.802    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg2[2]
    SLICE_X66Y39         LUT5 (Prop_lut5_I3_O)        0.124     9.926 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[2]_i_11/O
                         net (fo=1, routed)           1.449    11.375    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[2]_i_11_n_0
    SLICE_X49Y63         LUT6 (Prop_lut6_I5_O)        0.124    11.499 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[2]_i_6/O
                         net (fo=1, routed)           0.474    11.973    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[2]_i_6_n_0
    SLICE_X49Y63         LUT6 (Prop_lut6_I1_O)        0.124    12.097 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[2]_i_3/O
                         net (fo=1, routed)           1.562    13.658    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[2]_i_3_n_0
    SLICE_X38Y60         LUT6 (Prop_lut6_I2_O)        0.124    13.782 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000    13.782    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/reg_data_out[2]
    SLICE_X38Y60         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.477    22.656    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y60         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism              0.229    22.885    
                         clock uncertainty           -0.302    22.583    
    SLICE_X38Y60         FDRE (Setup_fdre_C_D)        0.079    22.662    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         22.662    
                         arrival time                         -13.782    
  -------------------------------------------------------------------
                         slack                                  8.880    

Slack (MET) :             8.953ns  (required time - arrival time)
  Source:                 pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.718ns  (logic 0.952ns (8.882%)  route 9.766ns (91.118%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 22.654 - 20.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.645     2.939    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y84         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y84         FDRE (Prop_fdre_C_Q)         0.456     3.395 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg2_reg[2]/Q
                         net (fo=96, routed)          6.602     9.997    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg2[2]
    SLICE_X66Y39         LUT5 (Prop_lut5_I3_O)        0.124    10.121 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[5]_i_13/O
                         net (fo=1, routed)           1.291    11.412    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[5]_i_13_n_0
    SLICE_X54Y64         LUT6 (Prop_lut6_I5_O)        0.124    11.536 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[5]_i_10/O
                         net (fo=1, routed)           0.872    12.408    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[5]_i_10_n_0
    SLICE_X42Y62         LUT6 (Prop_lut6_I4_O)        0.124    12.532 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[5]_i_4/O
                         net (fo=1, routed)           1.002    13.533    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[5]_i_4_n_0
    SLICE_X41Y62         LUT6 (Prop_lut6_I4_O)        0.124    13.657 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000    13.657    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/reg_data_out[5]
    SLICE_X41Y62         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.475    22.654    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y62         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
                         clock pessimism              0.229    22.883    
                         clock uncertainty           -0.302    22.581    
    SLICE_X41Y62         FDRE (Setup_fdre_C_D)        0.029    22.610    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         22.610    
                         arrival time                         -13.657    
  -------------------------------------------------------------------
                         slack                                  8.953    

Slack (MET) :             9.469ns  (required time - arrival time)
  Source:                 pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.200ns  (logic 0.952ns (9.333%)  route 9.248ns (90.667%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 22.650 - 20.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.645     2.939    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y84         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y84         FDRE (Prop_fdre_C_Q)         0.456     3.395 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg2_reg[2]/Q
                         net (fo=96, routed)          6.195     9.590    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg2[2]
    SLICE_X66Y39         LUT5 (Prop_lut5_I3_O)        0.124     9.714 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[4]_i_13/O
                         net (fo=1, routed)           1.452    11.166    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[4]_i_13_n_0
    SLICE_X54Y68         LUT6 (Prop_lut6_I5_O)        0.124    11.290 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[4]_i_10/O
                         net (fo=1, routed)           0.872    12.162    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[4]_i_10_n_0
    SLICE_X43Y67         LUT6 (Prop_lut6_I4_O)        0.124    12.286 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[4]_i_5/O
                         net (fo=1, routed)           0.729    13.015    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[4]_i_5_n_0
    SLICE_X43Y67         LUT6 (Prop_lut6_I5_O)        0.124    13.139 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[4]_i_1/O
                         net (fo=1, routed)           0.000    13.139    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/reg_data_out[4]
    SLICE_X43Y67         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.471    22.650    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y67         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C
                         clock pessimism              0.229    22.879    
                         clock uncertainty           -0.302    22.577    
    SLICE_X43Y67         FDRE (Setup_fdre_C_D)        0.031    22.608    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         22.608    
                         arrival time                         -13.139    
  -------------------------------------------------------------------
                         slack                                  9.469    

Slack (MET) :             9.606ns  (required time - arrival time)
  Source:                 pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.067ns  (logic 0.952ns (9.457%)  route 9.115ns (90.543%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 22.653 - 20.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.645     2.939    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y84         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y84         FDRE (Prop_fdre_C_Q)         0.456     3.395 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg2_reg[3]/Q
                         net (fo=83, routed)          6.079     9.474    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg2[3]
    SLICE_X63Y33         LUT5 (Prop_lut5_I1_O)        0.124     9.598 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[3]_i_11/O
                         net (fo=1, routed)           1.351    10.949    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[3]_i_11_n_0
    SLICE_X51Y64         LUT6 (Prop_lut6_I5_O)        0.124    11.073 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[3]_i_6/O
                         net (fo=1, routed)           0.154    11.227    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[3]_i_6_n_0
    SLICE_X51Y64         LUT6 (Prop_lut6_I1_O)        0.124    11.351 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[3]_i_3/O
                         net (fo=1, routed)           1.531    12.882    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[3]_i_3_n_0
    SLICE_X40Y64         LUT6 (Prop_lut6_I2_O)        0.124    13.006 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000    13.006    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/reg_data_out[3]
    SLICE_X40Y64         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.474    22.653    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y64         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism              0.229    22.882    
                         clock uncertainty           -0.302    22.580    
    SLICE_X40Y64         FDRE (Setup_fdre_C_D)        0.032    22.612    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         22.612    
                         arrival time                         -13.006    
  -------------------------------------------------------------------
                         slack                                  9.606    

Slack (MET) :             9.697ns  (required time - arrival time)
  Source:                 pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.973ns  (logic 0.952ns (9.546%)  route 9.021ns (90.454%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 22.653 - 20.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.645     2.939    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y84         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y84         FDRE (Prop_fdre_C_Q)         0.456     3.395 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg2_reg[3]/Q
                         net (fo=83, routed)          5.925     9.320    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg2[3]
    SLICE_X36Y25         LUT5 (Prop_lut5_I1_O)        0.124     9.444 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[1]_i_15/O
                         net (fo=1, routed)           0.282     9.726    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[1]_i_15_n_0
    SLICE_X36Y25         LUT6 (Prop_lut6_I0_O)        0.124     9.850 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[1]_i_11/O
                         net (fo=1, routed)           1.919    11.769    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[1]_i_11_n_0
    SLICE_X46Y58         LUT6 (Prop_lut6_I2_O)        0.124    11.893 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[1]_i_6/O
                         net (fo=1, routed)           0.895    12.788    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[1]_i_6_n_0
    SLICE_X47Y62         LUT6 (Prop_lut6_I5_O)        0.124    12.912 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000    12.912    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/reg_data_out[1]
    SLICE_X47Y62         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.474    22.653    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y62         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
                         clock pessimism              0.229    22.882    
                         clock uncertainty           -0.302    22.580    
    SLICE_X47Y62         FDRE (Setup_fdre_C_D)        0.029    22.609    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         22.609    
                         arrival time                         -12.912    
  -------------------------------------------------------------------
                         slack                                  9.697    

Slack (MET) :             9.836ns  (required time - arrival time)
  Source:                 pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.840ns  (logic 0.952ns (9.675%)  route 8.888ns (90.325%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 22.657 - 20.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.645     2.939    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y84         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y84         FDRE (Prop_fdre_C_Q)         0.456     3.395 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg2_reg[3]/Q
                         net (fo=83, routed)          5.906     9.301    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg2[3]
    SLICE_X54Y36         LUT5 (Prop_lut5_I1_O)        0.124     9.425 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[7]_i_14/O
                         net (fo=1, routed)           1.354    10.779    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[7]_i_14_n_0
    SLICE_X52Y56         LUT6 (Prop_lut6_I5_O)        0.124    10.903 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[7]_i_10/O
                         net (fo=1, routed)           0.690    11.593    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[7]_i_10_n_0
    SLICE_X42Y56         LUT6 (Prop_lut6_I4_O)        0.124    11.717 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[7]_i_4/O
                         net (fo=1, routed)           0.939    12.655    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[7]_i_4_n_0
    SLICE_X45Y56         LUT4 (Prop_lut4_I3_O)        0.124    12.779 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[7]_i_1/O
                         net (fo=1, routed)           0.000    12.779    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/reg_data_out[7]
    SLICE_X45Y56         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.478    22.657    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y56         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
                         clock pessimism              0.229    22.886    
                         clock uncertainty           -0.302    22.584    
    SLICE_X45Y56         FDRE (Setup_fdre_C_D)        0.031    22.615    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         22.615    
                         arrival time                         -12.779    
  -------------------------------------------------------------------
                         slack                                  9.836    

Slack (MET) :             10.114ns  (required time - arrival time)
  Source:                 pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.560ns  (logic 0.952ns (9.958%)  route 8.608ns (90.042%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 22.657 - 20.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.645     2.939    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y84         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y84         FDRE (Prop_fdre_C_Q)         0.456     3.395 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg2_reg[3]/Q
                         net (fo=83, routed)          5.442     8.837    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg2[3]
    SLICE_X54Y35         LUT6 (Prop_lut6_I1_O)        0.124     8.961 f  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[0]_i_18/O
                         net (fo=1, routed)           1.730    10.691    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[0]_i_18_n_0
    SLICE_X45Y53         LUT5 (Prop_lut5_I0_O)        0.124    10.815 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[0]_i_14/O
                         net (fo=1, routed)           0.851    11.667    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[0]_i_14_n_0
    SLICE_X44Y53         LUT5 (Prop_lut5_I4_O)        0.124    11.791 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[0]_i_6/O
                         net (fo=1, routed)           0.585    12.375    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[0]_i_6_n_0
    SLICE_X44Y53         LUT6 (Prop_lut6_I5_O)        0.124    12.499 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000    12.499    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X44Y53         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.478    22.657    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y53         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.229    22.886    
                         clock uncertainty           -0.302    22.584    
    SLICE_X44Y53         FDRE (Setup_fdre_C_D)        0.029    22.613    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         22.613    
                         arrival time                         -12.499    
  -------------------------------------------------------------------
                         slack                                 10.114    

Slack (MET) :             10.495ns  (required time - arrival time)
  Source:                 pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.178ns  (logic 0.952ns (10.373%)  route 8.226ns (89.627%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 22.656 - 20.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.645     2.939    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y84         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y84         FDRE (Prop_fdre_C_Q)         0.456     3.395 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg2_reg[3]/Q
                         net (fo=83, routed)          5.437     8.832    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg2[3]
    SLICE_X54Y35         LUT5 (Prop_lut5_I1_O)        0.124     8.956 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[8]_i_16/O
                         net (fo=1, routed)           1.382    10.338    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[8]_i_16_n_0
    SLICE_X53Y57         LUT6 (Prop_lut6_I5_O)        0.124    10.462 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[8]_i_12/O
                         net (fo=1, routed)           0.723    11.185    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[8]_i_12_n_0
    SLICE_X45Y58         LUT6 (Prop_lut6_I4_O)        0.124    11.309 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[8]_i_5/O
                         net (fo=1, routed)           0.683    11.993    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[8]_i_5_n_0
    SLICE_X45Y58         LUT6 (Prop_lut6_I4_O)        0.124    12.117 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[8]_i_1/O
                         net (fo=1, routed)           0.000    12.117    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/reg_data_out[8]
    SLICE_X45Y58         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.477    22.656    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y58         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
                         clock pessimism              0.229    22.885    
                         clock uncertainty           -0.302    22.583    
    SLICE_X45Y58         FDRE (Setup_fdre_C_D)        0.029    22.612    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[8]
  -------------------------------------------------------------------
                         required time                         22.612    
                         arrival time                         -12.117    
  -------------------------------------------------------------------
                         slack                                 10.495    

Slack (MET) :             11.166ns  (required time - arrival time)
  Source:                 pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg2_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.499ns  (logic 1.240ns (14.591%)  route 7.259ns (85.409%))
  Logic Levels:           4  (LUT4=2 LUT5=1 MUXF7=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 22.652 - 20.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.652     2.946    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y96         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg2_reg[16]/Q
                         net (fo=76, routed)          4.801     8.203    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg2[16]
    SLICE_X50Y64         LUT4 (Prop_lut4_I3_O)        0.124     8.327 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[9]_i_10/O
                         net (fo=1, routed)           1.341     9.668    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[9]_i_10_n_0
    SLICE_X43Y65         LUT4 (Prop_lut4_I3_O)        0.124     9.792 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[9]_i_5/O
                         net (fo=1, routed)           0.000     9.792    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[9]_i_5_n_0
    SLICE_X43Y65         MUXF7 (Prop_muxf7_I0_O)      0.238    10.030 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[9]_i_3/O
                         net (fo=1, routed)           1.117    11.147    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[9]_i_3_n_0
    SLICE_X41Y65         LUT5 (Prop_lut5_I3_O)        0.298    11.445 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[9]_i_1/O
                         net (fo=1, routed)           0.000    11.445    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/reg_data_out[9]
    SLICE_X41Y65         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.473    22.652    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y65         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
                         clock pessimism              0.229    22.881    
                         clock uncertainty           -0.302    22.579    
    SLICE_X41Y65         FDRE (Setup_fdre_C_D)        0.032    22.611    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                         22.611    
                         arrival time                         -11.445    
  -------------------------------------------------------------------
                         slack                                 11.166    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.554     0.890    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y88         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y88         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[21]/Q
                         net (fo=1, routed)           0.116     1.147    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[21]
    SLICE_X36Y88         SRLC32E                                      r  pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.822     1.188    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X36Y88         SRLC32E                                      r  pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
                         clock pessimism             -0.285     0.903    
    SLICE_X36Y88         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.086    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           1.147    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.554     0.890    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y88         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[17]/Q
                         net (fo=1, routed)           0.056     1.086    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[17]
    SLICE_X38Y88         SRLC32E                                      r  pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.822     1.188    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y88         SRLC32E                                      r  pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
                         clock pessimism             -0.285     0.903    
    SLICE_X38Y88         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.020    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32
  -------------------------------------------------------------------
                         required time                         -1.020    
                         arrival time                           1.086    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.557     0.893    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y98         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y98         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[30]/Q
                         net (fo=1, routed)           0.110     1.167    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[30]
    SLICE_X36Y97         SRLC32E                                      r  pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.825     1.191    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X36Y97         SRLC32E                                      r  pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
                         clock pessimism             -0.282     0.909    
    SLICE_X36Y97         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.092    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.119%)  route 0.229ns (61.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.659     0.995    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y102        FDRE                                         r  pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/Q
                         net (fo=1, routed)           0.229     1.365    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[10]
    SLICE_X26Y99         SRL16E                                       r  pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.844     1.210    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.284    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.365    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 pspl_comm_inst/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.714%)  route 0.205ns (59.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.639     0.975    pspl_comm_inst/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X39Y102        FDRE                                         r  pspl_comm_inst/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y102        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  pspl_comm_inst/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.205     1.321    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn
    SLICE_X39Y98         FDRE                                         r  pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.825     1.191    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X39Y98         FDRE                                         r  pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X39Y98         FDRE (Hold_fdre_C_D)         0.071     1.227    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.321    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pspl_comm_inst/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.148ns (52.809%)  route 0.132ns (47.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.656     0.992    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.148     1.140 r  pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.132     1.272    pspl_comm_inst/processing_system7_0/inst/M_AXI_GP0_BRESP[1]
    PS7_X0Y0             PS7                                          r  pspl_comm_inst/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.885     1.251    pspl_comm_inst/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  pspl_comm_inst/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[1])
                                                     -0.053     1.163    pspl_comm_inst/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.163    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/shandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bvalid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.181%)  route 0.200ns (51.819%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.656     0.992    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X27Y102        FDRE                                         r  pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/shandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y102        FDRE (Prop_fdre_C_Q)         0.141     1.133 f  pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/shandshake_r_reg/Q
                         net (fo=5, routed)           0.200     1.333    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/shandshake_r
    SLICE_X28Y99         LUT6 (Prop_lut6_I2_O)        0.045     1.378 r  pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/bvalid_i_i_1/O
                         net (fo=1, routed)           0.000     1.378    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0_n_0
    SLICE_X28Y99         FDRE                                         r  pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bvalid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.845     1.211    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X28Y99         FDRE                                         r  pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bvalid_i_reg/C
                         clock pessimism             -0.035     1.176    
    SLICE_X28Y99         FDRE (Hold_fdre_C_D)         0.091     1.267    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bvalid_i_reg
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.378    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.128ns (41.348%)  route 0.182ns (58.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.656     0.992    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y101        FDRE                                         r  pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDRE (Prop_fdre_C_Q)         0.128     1.120 r  pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[61]/Q
                         net (fo=1, routed)           0.182     1.302    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/Q[31]
    SLICE_X29Y99         FDRE                                         r  pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.845     1.211    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y99         FDRE                                         r  pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X29Y99         FDRE (Hold_fdre_C_D)         0.013     1.189    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.189    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (54.984%)  route 0.115ns (45.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.577     0.913    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y99         FDRE                                         r  pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/Q
                         net (fo=1, routed)           0.115     1.169    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[5]
    SLICE_X26Y99         SRL16E                                       r  pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.844     1.210    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
                         clock pessimism             -0.264     0.946    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.055    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4
  -------------------------------------------------------------------
                         required time                         -1.055    
                         arrival time                           1.169    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (44.990%)  route 0.172ns (55.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.557     0.893    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y97         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y97         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[31]/Q
                         net (fo=1, routed)           0.172     1.206    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[31]
    SLICE_X38Y95         SRLC32E                                      r  pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.824     1.190    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y95         SRLC32E                                      r  pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
                         clock pessimism             -0.282     0.908    
    SLICE_X38Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.091    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32
  -------------------------------------------------------------------
                         required time                         -1.091    
                         arrival time                           1.206    
  -------------------------------------------------------------------
                         slack                                  0.115    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X38Y94    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X38Y94    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X36Y90    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X36Y90    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X36Y90    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X36Y91    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X36Y94    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X36Y94    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X37Y94    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[2]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X36Y88    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X38Y91    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X38Y91    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X38Y91    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X36Y88    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X36Y88    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X38Y88    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X38Y88    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X36Y88    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X38Y88    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X36Y97    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X36Y97    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X36Y97    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X36Y97    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y96    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y98    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y96    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y96    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y98    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y96    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_wiz_0_inst/inst/clk_in1
  To Clock:  clk_wiz_0_inst/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wiz_0_inst/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_wiz_0_inst/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       37.893ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.972ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.853ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.893ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[2]_srl3/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            sys_reset_n_sync_regs_reg[3]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.535ns  (logic 1.628ns (46.054%)  route 1.907ns (53.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.581ns = ( 43.248 - 41.667 ) 
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.806     1.806    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=4, routed)           1.665     1.668    xclk_OBUF
    SLICE_X32Y42         SRL16E                                       r  sys_reset_n_sync_regs_reg[2]_srl3/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     3.296 r  sys_reset_n_sync_regs_reg[2]_srl3/Q
                         net (fo=2, routed)           1.907     5.203    sys_reset_n_sync_regs_reg[2]_srl3_n_0
    SLICE_X13Y47         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    41.667 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.612    43.279    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    39.854 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    41.579    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.670 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=4, routed)           1.578    43.248    xclk_OBUF
    SLICE_X13Y47         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
                         clock pessimism              0.115    43.363    
                         clock uncertainty           -0.164    43.199    
    SLICE_X13Y47         FDRE (Setup_fdre_C_D)       -0.103    43.096    sys_reset_n_sync_regs_reg[3]__0
  -------------------------------------------------------------------
                         required time                         43.096    
                         arrival time                          -5.203    
  -------------------------------------------------------------------
                         slack                                 37.893    

Slack (MET) :             38.452ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[2]_srl3/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            sys_reset_n_sync_regs_reg[3]__0_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.996ns  (logic 1.628ns (54.339%)  route 1.368ns (45.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.579ns = ( 43.246 - 41.667 ) 
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.806     1.806    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=4, routed)           1.665     1.668    xclk_OBUF
    SLICE_X32Y42         SRL16E                                       r  sys_reset_n_sync_regs_reg[2]_srl3/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     3.296 r  sys_reset_n_sync_regs_reg[2]_srl3/Q
                         net (fo=2, routed)           1.368     4.664    sys_reset_n_sync_regs_reg[2]_srl3_n_0
    SLICE_X13Y41         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    41.667 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.612    43.279    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    39.854 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    41.579    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.670 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=4, routed)           1.576    43.246    xclk_OBUF
    SLICE_X13Y41         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0_lopt_replica/C
                         clock pessimism              0.115    43.361    
                         clock uncertainty           -0.164    43.197    
    SLICE_X13Y41         FDRE (Setup_fdre_C_D)       -0.081    43.116    sys_reset_n_sync_regs_reg[3]__0_lopt_replica
  -------------------------------------------------------------------
                         required time                         43.116    
                         arrival time                          -4.664    
  -------------------------------------------------------------------
                         slack                                 38.452    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.972ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[2]_srl3/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            sys_reset_n_sync_regs_reg[3]__0_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.106ns  (logic 0.490ns (44.303%)  route 0.616ns (55.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.597     0.597    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=4, routed)           0.561     0.563    xclk_OBUF
    SLICE_X32Y42         SRL16E                                       r  sys_reset_n_sync_regs_reg[2]_srl3/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.490     1.053 r  sys_reset_n_sync_regs_reg[2]_srl3/Q
                         net (fo=2, routed)           0.616     1.669    sys_reset_n_sync_regs_reg[2]_srl3_n_0
    SLICE_X13Y41         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.864     0.864    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=4, routed)           0.862     0.864    xclk_OBUF
    SLICE_X13Y41         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0_lopt_replica/C
                         clock pessimism             -0.233     0.631    
    SLICE_X13Y41         FDRE (Hold_fdre_C_D)         0.066     0.697    sys_reset_n_sync_regs_reg[3]__0_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           1.669    
  -------------------------------------------------------------------
                         slack                                  0.972    

Slack (MET) :             1.188ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[2]_srl3/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            sys_reset_n_sync_regs_reg[3]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.321ns  (logic 0.490ns (37.094%)  route 0.831ns (62.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.597     0.597    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=4, routed)           0.561     0.563    xclk_OBUF
    SLICE_X32Y42         SRL16E                                       r  sys_reset_n_sync_regs_reg[2]_srl3/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.490     1.053 r  sys_reset_n_sync_regs_reg[2]_srl3/Q
                         net (fo=2, routed)           0.831     1.884    sys_reset_n_sync_regs_reg[2]_srl3_n_0
    SLICE_X13Y47         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.864     0.864    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=4, routed)           0.864     0.866    xclk_OBUF
    SLICE_X13Y47         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
                         clock pessimism             -0.233     0.633    
    SLICE_X13Y47         FDRE (Hold_fdre_C_D)         0.063     0.696    sys_reset_n_sync_regs_reg[3]__0
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  1.188    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y0    clk_wiz_0_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         41.667      40.418     MMCME2_ADV_X1Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X13Y47     sys_reset_n_sync_regs_reg[3]__0/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X13Y41     sys_reset_n_sync_regs_reg[3]__0_lopt_replica/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       41.667      171.693    MMCME2_ADV_X1Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.833      19.853     SLICE_X32Y42     sys_reset_n_sync_regs_reg[2]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.833      19.853     SLICE_X32Y42     sys_reset_n_sync_regs_reg[2]_srl3/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X13Y47     sys_reset_n_sync_regs_reg[3]__0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X13Y41     sys_reset_n_sync_regs_reg[3]__0_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X13Y47     sys_reset_n_sync_regs_reg[3]__0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X13Y41     sys_reset_n_sync_regs_reg[3]__0_lopt_replica/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.833      19.853     SLICE_X32Y42     sys_reset_n_sync_regs_reg[2]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.833      19.853     SLICE_X32Y42     sys_reset_n_sync_regs_reg[2]_srl3/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X13Y47     sys_reset_n_sync_regs_reg[3]__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X13Y41     sys_reset_n_sync_regs_reg[3]__0_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X13Y47     sys_reset_n_sync_regs_reg[3]__0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X13Y41     sys_reset_n_sync_regs_reg[3]__0_lopt_replica/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :          256  Failing Endpoints,  Worst Slack       -7.837ns,  Total Violation    -1348.840ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.837ns  (required time - arrival time)
  Source:                 topview_inst_r/topview_trans_inst0/g0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            topview_inst_r/topview_trans_inst0/h1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out2_clk_wiz_0 rise@83.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        90.995ns  (logic 56.914ns (62.546%)  route 34.081ns (37.454%))
  Logic Levels:           288  (CARRY4=255 LUT1=1 LUT2=1 LUT3=15 LUT4=16)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.580ns = ( 84.914 - 83.333 ) 
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.806     1.806    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=3457, routed)        1.745     1.748    topview_inst_r/topview_trans_inst0/clk_out2
    SLICE_X18Y16         FDRE                                         r  topview_inst_r/topview_trans_inst0/g0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y16         FDRE (Prop_fdre_C_Q)         0.518     2.266 f  topview_inst_r/topview_trans_inst0/g0_reg[3]/Q
                         net (fo=69, routed)          0.347     2.613    topview_inst_r/topview_trans_inst0/g0_reg__0[3]
    SLICE_X18Y17         LUT1 (Prop_lut1_I0_O)        0.124     2.737 r  topview_inst_r/topview_trans_inst0/i___63_i_2__1/O
                         net (fo=1, routed)           0.333     3.070    topview_inst_r/topview_trans_inst0/i___63_i_2__1_n_0
    SLICE_X19Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.650 r  topview_inst_r/topview_trans_inst0/i___63_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     3.650    topview_inst_r/topview_trans_inst0/i___63_i_1__1_n_0
    SLICE_X19Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.764 r  topview_inst_r/topview_trans_inst0/i___67_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     3.764    topview_inst_r/topview_trans_inst0/i___67_i_1__1_n_0
    SLICE_X19Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.878 r  topview_inst_r/topview_trans_inst0/i___71_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     3.878    topview_inst_r/topview_trans_inst0/i___71_i_1__1_n_0
    SLICE_X19Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.992 r  topview_inst_r/topview_trans_inst0/i___75_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     3.992    topview_inst_r/topview_trans_inst0/i___75_i_1__1_n_0
    SLICE_X19Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.220 f  topview_inst_r/topview_trans_inst0/i___79_i_1__1/CO[2]
                         net (fo=25, routed)          0.707     4.927    topview_inst_r/topview_trans_inst0/i___79_i_1__1_n_1
    SLICE_X8Y22          LUT2 (Prop_lut2_I1_O)        0.313     5.240 r  topview_inst_r/topview_trans_inst0/i___31_i_29__1/O
                         net (fo=1, routed)           0.000     5.240    topview_inst_r/topview_trans_inst0/i___31_i_29__1_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.753 r  topview_inst_r/topview_trans_inst0/i___31_i_16__1/CO[3]
                         net (fo=1, routed)           0.000     5.753    topview_inst_r/topview_trans_inst0/i___31_i_16__1_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.870 r  topview_inst_r/topview_trans_inst0/i___31_i_7__1/CO[3]
                         net (fo=1, routed)           0.000     5.870    topview_inst_r/topview_trans_inst0/i___31_i_7__1_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.987 r  topview_inst_r/topview_trans_inst0/i___31_i_2__1/CO[3]
                         net (fo=1, routed)           0.009     5.996    topview_inst_r/topview_trans_inst0/i___31_i_2__1_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.225 r  topview_inst_r/topview_trans_inst0/i___31_i_1__1/CO[2]
                         net (fo=18, routed)          0.812     7.037    topview_inst_r/topview_trans_inst0/h11[31]
    SLICE_X6Y25          LUT3 (Prop_lut3_I0_O)        0.310     7.347 r  topview_inst_r/topview_trans_inst0/i___100/O
                         net (fo=1, routed)           0.000     7.347    topview_inst_r/topview_trans_inst0/i___100_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.880 r  topview_inst_r/topview_trans_inst0/i___27_i_34__1/CO[3]
                         net (fo=1, routed)           0.000     7.880    topview_inst_r/topview_trans_inst0/i___27_i_34__1_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.997 r  topview_inst_r/topview_trans_inst0/i___28_i_10__1/CO[3]
                         net (fo=1, routed)           0.000     7.997    topview_inst_r/topview_trans_inst0/i___28_i_10__1_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.114 r  topview_inst_r/topview_trans_inst0/i___29_i_4__1/CO[3]
                         net (fo=1, routed)           0.000     8.114    topview_inst_r/topview_trans_inst0/i___29_i_4__1_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.231 r  topview_inst_r/topview_trans_inst0/i___30_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     8.231    topview_inst_r/topview_trans_inst0/i___30_i_2__1_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.485 r  topview_inst_r/topview_trans_inst0/i___30_i_1__1/CO[0]
                         net (fo=20, routed)          1.022     9.507    topview_inst_r/topview_trans_inst0/h11[30]
    SLICE_X10Y27         LUT3 (Prop_lut3_I0_O)        0.367     9.874 r  topview_inst_r/topview_trans_inst0/i___101/O
                         net (fo=1, routed)           0.000     9.874    topview_inst_r/topview_trans_inst0/i___101_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.407 r  topview_inst_r/topview_trans_inst0/i___27_i_29__1/CO[3]
                         net (fo=1, routed)           0.000    10.407    topview_inst_r/topview_trans_inst0/i___27_i_29__1_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.524 r  topview_inst_r/topview_trans_inst0/i___27_i_18__1/CO[3]
                         net (fo=1, routed)           0.000    10.524    topview_inst_r/topview_trans_inst0/i___27_i_18__1_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.641 r  topview_inst_r/topview_trans_inst0/i___28_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    10.641    topview_inst_r/topview_trans_inst0/i___28_i_5__1_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.758 r  topview_inst_r/topview_trans_inst0/i___29_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.758    topview_inst_r/topview_trans_inst0/i___29_i_2__1_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.915 r  topview_inst_r/topview_trans_inst0/i___29_i_1__1/CO[1]
                         net (fo=22, routed)          0.884    11.798    topview_inst_r/topview_trans_inst0/h11[29]
    SLICE_X8Y26          LUT3 (Prop_lut3_I0_O)        0.332    12.130 r  topview_inst_r/topview_trans_inst0/i___102/O
                         net (fo=1, routed)           0.000    12.130    topview_inst_r/topview_trans_inst0/i___102_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.663 r  topview_inst_r/topview_trans_inst0/i___27_i_24__1/CO[3]
                         net (fo=1, routed)           0.000    12.663    topview_inst_r/topview_trans_inst0/i___27_i_24__1_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.780 r  topview_inst_r/topview_trans_inst0/i___27_i_13__1/CO[3]
                         net (fo=1, routed)           0.000    12.780    topview_inst_r/topview_trans_inst0/i___27_i_13__1_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.897 r  topview_inst_r/topview_trans_inst0/i___27_i_7__1/CO[3]
                         net (fo=1, routed)           0.000    12.897    topview_inst_r/topview_trans_inst0/i___27_i_7__1_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.014 r  topview_inst_r/topview_trans_inst0/i___28_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    13.014    topview_inst_r/topview_trans_inst0/i___28_i_2__1_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.243 r  topview_inst_r/topview_trans_inst0/i___28_i_1__1/CO[2]
                         net (fo=24, routed)          1.065    14.309    topview_inst_r/topview_trans_inst0/h11[28]
    SLICE_X11Y20         LUT3 (Prop_lut3_I0_O)        0.310    14.619 r  topview_inst_r/topview_trans_inst0/i___103/O
                         net (fo=1, routed)           0.000    14.619    topview_inst_r/topview_trans_inst0/i___103_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.169 r  topview_inst_r/topview_trans_inst0/i___27_i_23__1/CO[3]
                         net (fo=1, routed)           0.000    15.169    topview_inst_r/topview_trans_inst0/i___27_i_23__1_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.283 r  topview_inst_r/topview_trans_inst0/i___27_i_12__1/CO[3]
                         net (fo=1, routed)           0.000    15.283    topview_inst_r/topview_trans_inst0/i___27_i_12__1_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.397 r  topview_inst_r/topview_trans_inst0/i___27_i_6__1/CO[3]
                         net (fo=1, routed)           0.000    15.397    topview_inst_r/topview_trans_inst0/i___27_i_6__1_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.511 r  topview_inst_r/topview_trans_inst0/i___27_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    15.511    topview_inst_r/topview_trans_inst0/i___27_i_2__1_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.625 r  topview_inst_r/topview_trans_inst0/i___27_i_1__1/CO[3]
                         net (fo=26, routed)          1.182    16.807    topview_inst_r/topview_trans_inst0/h11[27]
    SLICE_X10Y21         LUT3 (Prop_lut3_I0_O)        0.124    16.931 r  topview_inst_r/topview_trans_inst0/i___104/O
                         net (fo=1, routed)           0.000    16.931    topview_inst_r/topview_trans_inst0/i___104_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.464 r  topview_inst_r/topview_trans_inst0/i___23_i_39__1/CO[3]
                         net (fo=1, routed)           0.000    17.464    topview_inst_r/topview_trans_inst0/i___23_i_39__1_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.581 r  topview_inst_r/topview_trans_inst0/i___24_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    17.581    topview_inst_r/topview_trans_inst0/i___24_i_15__1_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.698 r  topview_inst_r/topview_trans_inst0/i___25_i_9__1/CO[3]
                         net (fo=1, routed)           0.000    17.698    topview_inst_r/topview_trans_inst0/i___25_i_9__1_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.815 r  topview_inst_r/topview_trans_inst0/i___26_i_3__1/CO[3]
                         net (fo=1, routed)           0.009    17.824    topview_inst_r/topview_trans_inst0/i___26_i_3__1_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.941 r  topview_inst_r/topview_trans_inst0/i___26_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    17.941    topview_inst_r/topview_trans_inst0/i___26_i_2__1_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.195 r  topview_inst_r/topview_trans_inst0/i___26_i_1__1/CO[0]
                         net (fo=28, routed)          0.965    19.160    topview_inst_r/topview_trans_inst0/h11[26]
    SLICE_X9Y23          LUT3 (Prop_lut3_I0_O)        0.367    19.527 r  topview_inst_r/topview_trans_inst0/i___105/O
                         net (fo=1, routed)           0.000    19.527    topview_inst_r/topview_trans_inst0/i___105_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.077 r  topview_inst_r/topview_trans_inst0/i___23_i_34__1/CO[3]
                         net (fo=1, routed)           0.000    20.077    topview_inst_r/topview_trans_inst0/i___23_i_34__1_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.191 r  topview_inst_r/topview_trans_inst0/i___23_i_23__1/CO[3]
                         net (fo=1, routed)           0.009    20.200    topview_inst_r/topview_trans_inst0/i___23_i_23__1_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.314 r  topview_inst_r/topview_trans_inst0/i___24_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    20.314    topview_inst_r/topview_trans_inst0/i___24_i_10__1_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.428 r  topview_inst_r/topview_trans_inst0/i___25_i_4__1/CO[3]
                         net (fo=1, routed)           0.000    20.428    topview_inst_r/topview_trans_inst0/i___25_i_4__1_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.542 r  topview_inst_r/topview_trans_inst0/i___25_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    20.542    topview_inst_r/topview_trans_inst0/i___25_i_2__1_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.699 r  topview_inst_r/topview_trans_inst0/i___25_i_1__1/CO[1]
                         net (fo=30, routed)          0.666    21.364    topview_inst_r/topview_trans_inst0/h11[25]
    SLICE_X9Y29          LUT3 (Prop_lut3_I0_O)        0.329    21.693 r  topview_inst_r/topview_trans_inst0/i___106/O
                         net (fo=1, routed)           0.000    21.693    topview_inst_r/topview_trans_inst0/i___106_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.243 r  topview_inst_r/topview_trans_inst0/i___23_i_29__1/CO[3]
                         net (fo=1, routed)           0.000    22.243    topview_inst_r/topview_trans_inst0/i___23_i_29__1_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.357 r  topview_inst_r/topview_trans_inst0/i___23_i_18__1/CO[3]
                         net (fo=1, routed)           0.000    22.357    topview_inst_r/topview_trans_inst0/i___23_i_18__1_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.471 r  topview_inst_r/topview_trans_inst0/i___23_i_12__1/CO[3]
                         net (fo=1, routed)           0.000    22.471    topview_inst_r/topview_trans_inst0/i___23_i_12__1_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.585 r  topview_inst_r/topview_trans_inst0/i___24_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    22.585    topview_inst_r/topview_trans_inst0/i___24_i_5__1_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.699 r  topview_inst_r/topview_trans_inst0/i___24_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    22.699    topview_inst_r/topview_trans_inst0/i___24_i_2__1_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    22.927 r  topview_inst_r/topview_trans_inst0/i___24_i_1__1/CO[2]
                         net (fo=32, routed)          0.893    23.820    topview_inst_r/topview_trans_inst0/h11[24]
    SLICE_X11Y26         LUT3 (Prop_lut3_I0_O)        0.313    24.133 r  topview_inst_r/topview_trans_inst0/i___107/O
                         net (fo=1, routed)           0.000    24.133    topview_inst_r/topview_trans_inst0/i___107_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.683 r  topview_inst_r/topview_trans_inst0/i___23_i_28__1/CO[3]
                         net (fo=1, routed)           0.000    24.683    topview_inst_r/topview_trans_inst0/i___23_i_28__1_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.797 r  topview_inst_r/topview_trans_inst0/i___23_i_17__1/CO[3]
                         net (fo=1, routed)           0.000    24.797    topview_inst_r/topview_trans_inst0/i___23_i_17__1_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.911 r  topview_inst_r/topview_trans_inst0/i___23_i_11__1/CO[3]
                         net (fo=1, routed)           0.000    24.911    topview_inst_r/topview_trans_inst0/i___23_i_11__1_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.025 r  topview_inst_r/topview_trans_inst0/i___23_i_6__1/CO[3]
                         net (fo=1, routed)           0.000    25.025    topview_inst_r/topview_trans_inst0/i___23_i_6__1_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.139 r  topview_inst_r/topview_trans_inst0/i___23_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    25.139    topview_inst_r/topview_trans_inst0/i___23_i_2__1_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.253 r  topview_inst_r/topview_trans_inst0/i___23_i_1__1/CO[3]
                         net (fo=34, routed)          1.227    26.480    topview_inst_r/topview_trans_inst0/h11[23]
    SLICE_X12Y25         LUT3 (Prop_lut3_I0_O)        0.124    26.604 r  topview_inst_r/topview_trans_inst0/i___108/O
                         net (fo=1, routed)           0.000    26.604    topview_inst_r/topview_trans_inst0/i___108_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.137 r  topview_inst_r/topview_trans_inst0/i___19_i_44__1/CO[3]
                         net (fo=1, routed)           0.000    27.137    topview_inst_r/topview_trans_inst0/i___19_i_44__1_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.254 r  topview_inst_r/topview_trans_inst0/i___20_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    27.254    topview_inst_r/topview_trans_inst0/i___20_i_20__1_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.371 r  topview_inst_r/topview_trans_inst0/i___21_i_14__1/CO[3]
                         net (fo=1, routed)           0.000    27.371    topview_inst_r/topview_trans_inst0/i___21_i_14__1_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.488 r  topview_inst_r/topview_trans_inst0/i___22_i_8__1/CO[3]
                         net (fo=1, routed)           0.000    27.488    topview_inst_r/topview_trans_inst0/i___22_i_8__1_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.605 r  topview_inst_r/topview_trans_inst0/i___22_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    27.605    topview_inst_r/topview_trans_inst0/i___22_i_3__1_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.722 r  topview_inst_r/topview_trans_inst0/i___22_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    27.722    topview_inst_r/topview_trans_inst0/i___22_i_2__1_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    27.976 r  topview_inst_r/topview_trans_inst0/i___22_i_1__1/CO[0]
                         net (fo=36, routed)          0.900    28.877    topview_inst_r/topview_trans_inst0/h11[22]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.367    29.244 r  topview_inst_r/topview_trans_inst0/i___109/O
                         net (fo=1, routed)           0.000    29.244    topview_inst_r/topview_trans_inst0/i___109_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.794 r  topview_inst_r/topview_trans_inst0/i___19_i_39__1/CO[3]
                         net (fo=1, routed)           0.000    29.794    topview_inst_r/topview_trans_inst0/i___19_i_39__1_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.908 r  topview_inst_r/topview_trans_inst0/i___19_i_28__1/CO[3]
                         net (fo=1, routed)           0.000    29.908    topview_inst_r/topview_trans_inst0/i___19_i_28__1_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.022 r  topview_inst_r/topview_trans_inst0/i___20_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    30.022    topview_inst_r/topview_trans_inst0/i___20_i_15__1_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.136 r  topview_inst_r/topview_trans_inst0/i___21_i_9__1/CO[3]
                         net (fo=1, routed)           0.000    30.136    topview_inst_r/topview_trans_inst0/i___21_i_9__1_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.250 r  topview_inst_r/topview_trans_inst0/i___21_i_4__1/CO[3]
                         net (fo=1, routed)           0.000    30.250    topview_inst_r/topview_trans_inst0/i___21_i_4__1_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.364 r  topview_inst_r/topview_trans_inst0/i___21_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    30.364    topview_inst_r/topview_trans_inst0/i___21_i_2__1_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.521 r  topview_inst_r/topview_trans_inst0/i___21_i_1__1/CO[1]
                         net (fo=38, routed)          1.049    31.570    topview_inst_r/topview_trans_inst0/h11[21]
    SLICE_X14Y24         LUT3 (Prop_lut3_I0_O)        0.329    31.899 r  topview_inst_r/topview_trans_inst0/i___110/O
                         net (fo=1, routed)           0.000    31.899    topview_inst_r/topview_trans_inst0/i___110_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.432 r  topview_inst_r/topview_trans_inst0/i___19_i_34__1/CO[3]
                         net (fo=1, routed)           0.009    32.441    topview_inst_r/topview_trans_inst0/i___19_i_34__1_n_0
    SLICE_X14Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.558 r  topview_inst_r/topview_trans_inst0/i___19_i_23__1/CO[3]
                         net (fo=1, routed)           0.000    32.558    topview_inst_r/topview_trans_inst0/i___19_i_23__1_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.675 r  topview_inst_r/topview_trans_inst0/i___19_i_17__1/CO[3]
                         net (fo=1, routed)           0.000    32.675    topview_inst_r/topview_trans_inst0/i___19_i_17__1_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.792 r  topview_inst_r/topview_trans_inst0/i___20_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    32.792    topview_inst_r/topview_trans_inst0/i___20_i_10__1_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.909 r  topview_inst_r/topview_trans_inst0/i___20_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    32.909    topview_inst_r/topview_trans_inst0/i___20_i_5__1_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.026 r  topview_inst_r/topview_trans_inst0/i___20_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    33.026    topview_inst_r/topview_trans_inst0/i___20_i_2__1_n_0
    SLICE_X14Y30         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    33.255 r  topview_inst_r/topview_trans_inst0/i___20_i_1__1/CO[2]
                         net (fo=40, routed)          1.070    34.325    topview_inst_r/topview_trans_inst0/h11[20]
    SLICE_X13Y20         LUT3 (Prop_lut3_I0_O)        0.310    34.635 r  topview_inst_r/topview_trans_inst0/i___111/O
                         net (fo=1, routed)           0.000    34.635    topview_inst_r/topview_trans_inst0/i___111_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.185 r  topview_inst_r/topview_trans_inst0/i___19_i_33__1/CO[3]
                         net (fo=1, routed)           0.000    35.185    topview_inst_r/topview_trans_inst0/i___19_i_33__1_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.299 r  topview_inst_r/topview_trans_inst0/i___19_i_22__1/CO[3]
                         net (fo=1, routed)           0.000    35.299    topview_inst_r/topview_trans_inst0/i___19_i_22__1_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.413 r  topview_inst_r/topview_trans_inst0/i___19_i_16__1/CO[3]
                         net (fo=1, routed)           0.000    35.413    topview_inst_r/topview_trans_inst0/i___19_i_16__1_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.527 r  topview_inst_r/topview_trans_inst0/i___19_i_11__1/CO[3]
                         net (fo=1, routed)           0.000    35.527    topview_inst_r/topview_trans_inst0/i___19_i_11__1_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.641 r  topview_inst_r/topview_trans_inst0/i___19_i_6__1/CO[3]
                         net (fo=1, routed)           0.009    35.650    topview_inst_r/topview_trans_inst0/i___19_i_6__1_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.764 r  topview_inst_r/topview_trans_inst0/i___19_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    35.764    topview_inst_r/topview_trans_inst0/i___19_i_2__1_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.878 r  topview_inst_r/topview_trans_inst0/i___19_i_1__1/CO[3]
                         net (fo=42, routed)          1.168    37.046    topview_inst_r/topview_trans_inst0/h11[19]
    SLICE_X15Y22         LUT3 (Prop_lut3_I0_O)        0.124    37.170 r  topview_inst_r/topview_trans_inst0/i___15_i_64__1/O
                         net (fo=1, routed)           0.000    37.170    topview_inst_r/topview_trans_inst0/i___15_i_64__1_n_0
    SLICE_X15Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.571 r  topview_inst_r/topview_trans_inst0/i___15_i_49__1/CO[3]
                         net (fo=1, routed)           0.000    37.571    topview_inst_r/topview_trans_inst0/i___15_i_49__1_n_0
    SLICE_X15Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.685 r  topview_inst_r/topview_trans_inst0/i___16_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    37.685    topview_inst_r/topview_trans_inst0/i___16_i_25__1_n_0
    SLICE_X15Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.799 r  topview_inst_r/topview_trans_inst0/i___17_i_19__1/CO[3]
                         net (fo=1, routed)           0.009    37.808    topview_inst_r/topview_trans_inst0/i___17_i_19__1_n_0
    SLICE_X15Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.922 r  topview_inst_r/topview_trans_inst0/i___18_i_13__1/CO[3]
                         net (fo=1, routed)           0.000    37.922    topview_inst_r/topview_trans_inst0/i___18_i_13__1_n_0
    SLICE_X15Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.036 r  topview_inst_r/topview_trans_inst0/i___18_i_8__1/CO[3]
                         net (fo=1, routed)           0.000    38.036    topview_inst_r/topview_trans_inst0/i___18_i_8__1_n_0
    SLICE_X15Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.150 r  topview_inst_r/topview_trans_inst0/i___18_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    38.150    topview_inst_r/topview_trans_inst0/i___18_i_3__1_n_0
    SLICE_X15Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.264 r  topview_inst_r/topview_trans_inst0/i___18_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    38.264    topview_inst_r/topview_trans_inst0/i___18_i_2__1_n_0
    SLICE_X15Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.535 r  topview_inst_r/topview_trans_inst0/i___18_i_1__1/CO[0]
                         net (fo=44, routed)          0.919    39.453    topview_inst_r/topview_trans_inst0/h11[18]
    SLICE_X16Y25         LUT4 (Prop_lut4_I0_O)        0.373    39.826 r  topview_inst_r/topview_trans_inst0/i___79/O
                         net (fo=1, routed)           0.000    39.826    topview_inst_r/topview_trans_inst0/i___79_n_0
    SLICE_X16Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.359 r  topview_inst_r/topview_trans_inst0/i___15_i_44__1/CO[3]
                         net (fo=1, routed)           0.000    40.359    topview_inst_r/topview_trans_inst0/i___15_i_44__1_n_0
    SLICE_X16Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.476 r  topview_inst_r/topview_trans_inst0/i___15_i_33__1/CO[3]
                         net (fo=1, routed)           0.000    40.476    topview_inst_r/topview_trans_inst0/i___15_i_33__1_n_0
    SLICE_X16Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.593 r  topview_inst_r/topview_trans_inst0/i___16_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    40.593    topview_inst_r/topview_trans_inst0/i___16_i_20__1_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.710 r  topview_inst_r/topview_trans_inst0/i___17_i_14__1/CO[3]
                         net (fo=1, routed)           0.000    40.710    topview_inst_r/topview_trans_inst0/i___17_i_14__1_n_0
    SLICE_X16Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.827 r  topview_inst_r/topview_trans_inst0/i___17_i_9__1/CO[3]
                         net (fo=1, routed)           0.000    40.827    topview_inst_r/topview_trans_inst0/i___17_i_9__1_n_0
    SLICE_X16Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.944 r  topview_inst_r/topview_trans_inst0/i___17_i_4__1/CO[3]
                         net (fo=1, routed)           0.000    40.944    topview_inst_r/topview_trans_inst0/i___17_i_4__1_n_0
    SLICE_X16Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.061 r  topview_inst_r/topview_trans_inst0/i___17_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    41.061    topview_inst_r/topview_trans_inst0/i___17_i_2__1_n_0
    SLICE_X16Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.218 r  topview_inst_r/topview_trans_inst0/i___17_i_1__1/CO[1]
                         net (fo=46, routed)          1.334    42.552    topview_inst_r/topview_trans_inst0/h11[17]
    SLICE_X16Y17         LUT4 (Prop_lut4_I0_O)        0.332    42.884 r  topview_inst_r/topview_trans_inst0/i___78/O
                         net (fo=1, routed)           0.000    42.884    topview_inst_r/topview_trans_inst0/i___78_n_0
    SLICE_X16Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.417 r  topview_inst_r/topview_trans_inst0/i___15_i_39__1/CO[3]
                         net (fo=1, routed)           0.000    43.417    topview_inst_r/topview_trans_inst0/i___15_i_39__1_n_0
    SLICE_X16Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.534 r  topview_inst_r/topview_trans_inst0/i___15_i_28__1/CO[3]
                         net (fo=1, routed)           0.000    43.534    topview_inst_r/topview_trans_inst0/i___15_i_28__1_n_0
    SLICE_X16Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.651 r  topview_inst_r/topview_trans_inst0/i___15_i_22__1/CO[3]
                         net (fo=1, routed)           0.000    43.651    topview_inst_r/topview_trans_inst0/i___15_i_22__1_n_0
    SLICE_X16Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.768 r  topview_inst_r/topview_trans_inst0/i___16_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    43.768    topview_inst_r/topview_trans_inst0/i___16_i_15__1_n_0
    SLICE_X16Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.885 r  topview_inst_r/topview_trans_inst0/i___16_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    43.885    topview_inst_r/topview_trans_inst0/i___16_i_10__1_n_0
    SLICE_X16Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.002 r  topview_inst_r/topview_trans_inst0/i___16_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    44.002    topview_inst_r/topview_trans_inst0/i___16_i_5__1_n_0
    SLICE_X16Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.119 r  topview_inst_r/topview_trans_inst0/i___16_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    44.119    topview_inst_r/topview_trans_inst0/i___16_i_2__1_n_0
    SLICE_X16Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    44.348 r  topview_inst_r/topview_trans_inst0/i___16_i_1__1/CO[2]
                         net (fo=48, routed)          1.000    45.348    topview_inst_r/topview_trans_inst0/h11[16]
    SLICE_X17Y22         LUT4 (Prop_lut4_I0_O)        0.310    45.658 r  topview_inst_r/topview_trans_inst0/i___15_i_42__1/O
                         net (fo=1, routed)           0.000    45.658    topview_inst_r/topview_trans_inst0/i___15_i_42__1_n_0
    SLICE_X17Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.208 r  topview_inst_r/topview_trans_inst0/i___15_i_27__1/CO[3]
                         net (fo=1, routed)           0.000    46.208    topview_inst_r/topview_trans_inst0/i___15_i_27__1_n_0
    SLICE_X17Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.322 r  topview_inst_r/topview_trans_inst0/i___15_i_21__1/CO[3]
                         net (fo=1, routed)           0.000    46.322    topview_inst_r/topview_trans_inst0/i___15_i_21__1_n_0
    SLICE_X17Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.436 r  topview_inst_r/topview_trans_inst0/i___15_i_16__1/CO[3]
                         net (fo=1, routed)           0.009    46.445    topview_inst_r/topview_trans_inst0/i___15_i_16__1_n_0
    SLICE_X17Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.559 r  topview_inst_r/topview_trans_inst0/i___15_i_11__1/CO[3]
                         net (fo=1, routed)           0.000    46.559    topview_inst_r/topview_trans_inst0/i___15_i_11__1_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.673 r  topview_inst_r/topview_trans_inst0/i___15_i_6__1/CO[3]
                         net (fo=1, routed)           0.000    46.673    topview_inst_r/topview_trans_inst0/i___15_i_6__1_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.787 r  topview_inst_r/topview_trans_inst0/i___15_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    46.787    topview_inst_r/topview_trans_inst0/i___15_i_2__1_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.901 r  topview_inst_r/topview_trans_inst0/i___15_i_1__1/CO[3]
                         net (fo=50, routed)          1.518    48.420    topview_inst_r/topview_trans_inst0/h11[15]
    SLICE_X18Y21         LUT3 (Prop_lut3_I0_O)        0.124    48.544 r  topview_inst_r/topview_trans_inst0/i___11_i_41__1/O
                         net (fo=1, routed)           0.000    48.544    topview_inst_r/topview_trans_inst0/i___11_i_41__1_n_0
    SLICE_X18Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    48.920 r  topview_inst_r/topview_trans_inst0/i___11_i_35__1/CO[3]
                         net (fo=1, routed)           0.000    48.920    topview_inst_r/topview_trans_inst0/i___11_i_35__1_n_0
    SLICE_X18Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.037 r  topview_inst_r/topview_trans_inst0/i___12_i_30__1/CO[3]
                         net (fo=1, routed)           0.000    49.037    topview_inst_r/topview_trans_inst0/i___12_i_30__1_n_0
    SLICE_X18Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.154 r  topview_inst_r/topview_trans_inst0/i___13_i_24__1/CO[3]
                         net (fo=1, routed)           0.000    49.154    topview_inst_r/topview_trans_inst0/i___13_i_24__1_n_0
    SLICE_X18Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.271 r  topview_inst_r/topview_trans_inst0/i___14_i_18__1/CO[3]
                         net (fo=1, routed)           0.009    49.280    topview_inst_r/topview_trans_inst0/i___14_i_18__1_n_0
    SLICE_X18Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.397 r  topview_inst_r/topview_trans_inst0/i___14_i_13__1/CO[3]
                         net (fo=1, routed)           0.000    49.397    topview_inst_r/topview_trans_inst0/i___14_i_13__1_n_0
    SLICE_X18Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.514 r  topview_inst_r/topview_trans_inst0/i___14_i_8__1/CO[3]
                         net (fo=1, routed)           0.000    49.514    topview_inst_r/topview_trans_inst0/i___14_i_8__1_n_0
    SLICE_X18Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.631 r  topview_inst_r/topview_trans_inst0/i___14_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    49.631    topview_inst_r/topview_trans_inst0/i___14_i_3__1_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.748 r  topview_inst_r/topview_trans_inst0/i___14_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    49.748    topview_inst_r/topview_trans_inst0/i___14_i_2__1_n_0
    SLICE_X18Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    50.002 r  topview_inst_r/topview_trans_inst0/i___14_i_1__1/CO[0]
                         net (fo=52, routed)          0.776    50.777    topview_inst_r/topview_trans_inst0/h11[14]
    SLICE_X19Y29         LUT4 (Prop_lut4_I0_O)        0.367    51.144 r  topview_inst_r/topview_trans_inst0/i___75/O
                         net (fo=1, routed)           0.000    51.144    topview_inst_r/topview_trans_inst0/i___75_n_0
    SLICE_X19Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.694 r  topview_inst_r/topview_trans_inst0/i___10_i_35__1/CO[3]
                         net (fo=1, routed)           0.000    51.694    topview_inst_r/topview_trans_inst0/i___10_i_35__1_n_0
    SLICE_X19Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.808 r  topview_inst_r/topview_trans_inst0/i___11_i_30__1/CO[3]
                         net (fo=1, routed)           0.000    51.808    topview_inst_r/topview_trans_inst0/i___11_i_30__1_n_0
    SLICE_X19Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.922 r  topview_inst_r/topview_trans_inst0/i___12_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    51.922    topview_inst_r/topview_trans_inst0/i___12_i_25__1_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.036 r  topview_inst_r/topview_trans_inst0/i___13_i_19__1/CO[3]
                         net (fo=1, routed)           0.000    52.036    topview_inst_r/topview_trans_inst0/i___13_i_19__1_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.150 r  topview_inst_r/topview_trans_inst0/i___13_i_14__1/CO[3]
                         net (fo=1, routed)           0.000    52.150    topview_inst_r/topview_trans_inst0/i___13_i_14__1_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.264 r  topview_inst_r/topview_trans_inst0/i___13_i_9__1/CO[3]
                         net (fo=1, routed)           0.000    52.264    topview_inst_r/topview_trans_inst0/i___13_i_9__1_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.378 r  topview_inst_r/topview_trans_inst0/i___13_i_4__1/CO[3]
                         net (fo=1, routed)           0.000    52.378    topview_inst_r/topview_trans_inst0/i___13_i_4__1_n_0
    SLICE_X19Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.492 r  topview_inst_r/topview_trans_inst0/i___13_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    52.492    topview_inst_r/topview_trans_inst0/i___13_i_2__1_n_0
    SLICE_X19Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.649 r  topview_inst_r/topview_trans_inst0/i___13_i_1__1/CO[1]
                         net (fo=54, routed)          1.168    53.817    topview_inst_r/topview_trans_inst0/h11[13]
    SLICE_X20Y26         LUT4 (Prop_lut4_I0_O)        0.329    54.146 r  topview_inst_r/topview_trans_inst0/i___74/O
                         net (fo=1, routed)           0.000    54.146    topview_inst_r/topview_trans_inst0/i___74_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.679 r  topview_inst_r/topview_trans_inst0/i___9_i_35__1/CO[3]
                         net (fo=1, routed)           0.000    54.679    topview_inst_r/topview_trans_inst0/i___9_i_35__1_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.796 r  topview_inst_r/topview_trans_inst0/i___10_i_30__1/CO[3]
                         net (fo=1, routed)           0.000    54.796    topview_inst_r/topview_trans_inst0/i___10_i_30__1_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.913 r  topview_inst_r/topview_trans_inst0/i___11_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    54.913    topview_inst_r/topview_trans_inst0/i___11_i_25__1_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.030 r  topview_inst_r/topview_trans_inst0/i___12_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    55.030    topview_inst_r/topview_trans_inst0/i___12_i_20__1_n_0
    SLICE_X20Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.147 r  topview_inst_r/topview_trans_inst0/i___12_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    55.147    topview_inst_r/topview_trans_inst0/i___12_i_15__1_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.264 r  topview_inst_r/topview_trans_inst0/i___12_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    55.264    topview_inst_r/topview_trans_inst0/i___12_i_10__1_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.381 r  topview_inst_r/topview_trans_inst0/i___12_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    55.381    topview_inst_r/topview_trans_inst0/i___12_i_5__1_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.498 r  topview_inst_r/topview_trans_inst0/i___12_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    55.498    topview_inst_r/topview_trans_inst0/i___12_i_2__1_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.655 r  topview_inst_r/topview_trans_inst0/i___12_i_1__1/CO[1]
                         net (fo=54, routed)          1.108    56.763    topview_inst_r/topview_trans_inst0/h11[12]
    SLICE_X22Y25         LUT4 (Prop_lut4_I0_O)        0.332    57.095 r  topview_inst_r/topview_trans_inst0/i___73/O
                         net (fo=1, routed)           0.000    57.095    topview_inst_r/topview_trans_inst0/i___73_n_0
    SLICE_X22Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.628 r  topview_inst_r/topview_trans_inst0/i___8_i_35__1/CO[3]
                         net (fo=1, routed)           0.000    57.628    topview_inst_r/topview_trans_inst0/i___8_i_35__1_n_0
    SLICE_X22Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.745 r  topview_inst_r/topview_trans_inst0/i___9_i_30__1/CO[3]
                         net (fo=1, routed)           0.000    57.745    topview_inst_r/topview_trans_inst0/i___9_i_30__1_n_0
    SLICE_X22Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.862 r  topview_inst_r/topview_trans_inst0/i___10_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    57.862    topview_inst_r/topview_trans_inst0/i___10_i_25__1_n_0
    SLICE_X22Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.979 r  topview_inst_r/topview_trans_inst0/i___11_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    57.979    topview_inst_r/topview_trans_inst0/i___11_i_20__1_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.096 r  topview_inst_r/topview_trans_inst0/i___11_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    58.096    topview_inst_r/topview_trans_inst0/i___11_i_15__1_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.213 r  topview_inst_r/topview_trans_inst0/i___11_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    58.213    topview_inst_r/topview_trans_inst0/i___11_i_10__1_n_0
    SLICE_X22Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.330 r  topview_inst_r/topview_trans_inst0/i___11_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    58.330    topview_inst_r/topview_trans_inst0/i___11_i_5__1_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.447 r  topview_inst_r/topview_trans_inst0/i___11_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    58.447    topview_inst_r/topview_trans_inst0/i___11_i_2__1_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.604 r  topview_inst_r/topview_trans_inst0/i___11_i_1__1/CO[1]
                         net (fo=54, routed)          1.114    59.718    topview_inst_r/topview_trans_inst0/h11[11]
    SLICE_X24Y25         LUT4 (Prop_lut4_I0_O)        0.332    60.050 r  topview_inst_r/topview_trans_inst0/i___72/O
                         net (fo=1, routed)           0.000    60.050    topview_inst_r/topview_trans_inst0/i___72_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.600 r  topview_inst_r/topview_trans_inst0/i___7_i_35__1/CO[3]
                         net (fo=1, routed)           0.000    60.600    topview_inst_r/topview_trans_inst0/i___7_i_35__1_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.714 r  topview_inst_r/topview_trans_inst0/i___8_i_30__1/CO[3]
                         net (fo=1, routed)           0.000    60.714    topview_inst_r/topview_trans_inst0/i___8_i_30__1_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.828 r  topview_inst_r/topview_trans_inst0/i___9_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    60.828    topview_inst_r/topview_trans_inst0/i___9_i_25__1_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.942 r  topview_inst_r/topview_trans_inst0/i___10_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    60.942    topview_inst_r/topview_trans_inst0/i___10_i_20__1_n_0
    SLICE_X24Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.056 r  topview_inst_r/topview_trans_inst0/i___10_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    61.056    topview_inst_r/topview_trans_inst0/i___10_i_15__1_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.170 r  topview_inst_r/topview_trans_inst0/i___10_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    61.170    topview_inst_r/topview_trans_inst0/i___10_i_10__1_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.284 r  topview_inst_r/topview_trans_inst0/i___10_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    61.284    topview_inst_r/topview_trans_inst0/i___10_i_5__1_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.398 r  topview_inst_r/topview_trans_inst0/i___10_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    61.398    topview_inst_r/topview_trans_inst0/i___10_i_2__1_n_0
    SLICE_X24Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.555 r  topview_inst_r/topview_trans_inst0/i___10_i_1__1/CO[1]
                         net (fo=54, routed)          1.037    62.593    topview_inst_r/topview_trans_inst0/h11[10]
    SLICE_X27Y24         LUT4 (Prop_lut4_I0_O)        0.329    62.922 r  topview_inst_r/topview_trans_inst0/i___71/O
                         net (fo=1, routed)           0.000    62.922    topview_inst_r/topview_trans_inst0/i___71_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.472 r  topview_inst_r/topview_trans_inst0/i___6_i_35__1/CO[3]
                         net (fo=1, routed)           0.009    63.481    topview_inst_r/topview_trans_inst0/i___6_i_35__1_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.595 r  topview_inst_r/topview_trans_inst0/i___7_i_30__1/CO[3]
                         net (fo=1, routed)           0.000    63.595    topview_inst_r/topview_trans_inst0/i___7_i_30__1_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.709 r  topview_inst_r/topview_trans_inst0/i___8_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    63.709    topview_inst_r/topview_trans_inst0/i___8_i_25__1_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.823 r  topview_inst_r/topview_trans_inst0/i___9_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    63.823    topview_inst_r/topview_trans_inst0/i___9_i_20__1_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.937 r  topview_inst_r/topview_trans_inst0/i___9_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    63.937    topview_inst_r/topview_trans_inst0/i___9_i_15__1_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.051 r  topview_inst_r/topview_trans_inst0/i___9_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    64.051    topview_inst_r/topview_trans_inst0/i___9_i_10__1_n_0
    SLICE_X27Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.165 r  topview_inst_r/topview_trans_inst0/i___9_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    64.165    topview_inst_r/topview_trans_inst0/i___9_i_5__1_n_0
    SLICE_X27Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.279 r  topview_inst_r/topview_trans_inst0/i___9_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    64.279    topview_inst_r/topview_trans_inst0/i___9_i_2__1_n_0
    SLICE_X27Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.436 r  topview_inst_r/topview_trans_inst0/i___9_i_1__1/CO[1]
                         net (fo=54, routed)          1.131    65.567    topview_inst_r/topview_trans_inst0/h11[9]
    SLICE_X26Y18         LUT4 (Prop_lut4_I0_O)        0.329    65.896 r  topview_inst_r/topview_trans_inst0/i___70/O
                         net (fo=1, routed)           0.000    65.896    topview_inst_r/topview_trans_inst0/i___70_n_0
    SLICE_X26Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    66.429 r  topview_inst_r/topview_trans_inst0/i___5_i_35__1/CO[3]
                         net (fo=1, routed)           0.000    66.429    topview_inst_r/topview_trans_inst0/i___5_i_35__1_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.546 r  topview_inst_r/topview_trans_inst0/i___6_i_30__1/CO[3]
                         net (fo=1, routed)           0.000    66.546    topview_inst_r/topview_trans_inst0/i___6_i_30__1_n_0
    SLICE_X26Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.663 r  topview_inst_r/topview_trans_inst0/i___7_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    66.663    topview_inst_r/topview_trans_inst0/i___7_i_25__1_n_0
    SLICE_X26Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.780 r  topview_inst_r/topview_trans_inst0/i___8_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    66.780    topview_inst_r/topview_trans_inst0/i___8_i_20__1_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.897 r  topview_inst_r/topview_trans_inst0/i___8_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    66.897    topview_inst_r/topview_trans_inst0/i___8_i_15__1_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.014 r  topview_inst_r/topview_trans_inst0/i___8_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    67.014    topview_inst_r/topview_trans_inst0/i___8_i_10__1_n_0
    SLICE_X26Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.131 r  topview_inst_r/topview_trans_inst0/i___8_i_5__1/CO[3]
                         net (fo=1, routed)           0.009    67.140    topview_inst_r/topview_trans_inst0/i___8_i_5__1_n_0
    SLICE_X26Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.257 r  topview_inst_r/topview_trans_inst0/i___8_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    67.257    topview_inst_r/topview_trans_inst0/i___8_i_2__1_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.414 r  topview_inst_r/topview_trans_inst0/i___8_i_1__1/CO[1]
                         net (fo=54, routed)          0.683    68.096    topview_inst_r/topview_trans_inst0/h11[8]
    SLICE_X26Y27         LUT4 (Prop_lut4_I0_O)        0.332    68.428 r  topview_inst_r/topview_trans_inst0/i___69/O
                         net (fo=1, routed)           0.000    68.428    topview_inst_r/topview_trans_inst0/i___69_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.961 r  topview_inst_r/topview_trans_inst0/i___4_i_35__1/CO[3]
                         net (fo=1, routed)           0.000    68.961    topview_inst_r/topview_trans_inst0/i___4_i_35__1_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.078 r  topview_inst_r/topview_trans_inst0/i___5_i_30__1/CO[3]
                         net (fo=1, routed)           0.000    69.078    topview_inst_r/topview_trans_inst0/i___5_i_30__1_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.195 r  topview_inst_r/topview_trans_inst0/i___6_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    69.195    topview_inst_r/topview_trans_inst0/i___6_i_25__1_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.312 r  topview_inst_r/topview_trans_inst0/i___7_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    69.312    topview_inst_r/topview_trans_inst0/i___7_i_20__1_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.429 r  topview_inst_r/topview_trans_inst0/i___7_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    69.429    topview_inst_r/topview_trans_inst0/i___7_i_15__1_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.546 r  topview_inst_r/topview_trans_inst0/i___7_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    69.546    topview_inst_r/topview_trans_inst0/i___7_i_10__1_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.663 r  topview_inst_r/topview_trans_inst0/i___7_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    69.663    topview_inst_r/topview_trans_inst0/i___7_i_5__1_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.780 r  topview_inst_r/topview_trans_inst0/i___7_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    69.780    topview_inst_r/topview_trans_inst0/i___7_i_2__1_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.937 r  topview_inst_r/topview_trans_inst0/i___7_i_1__1/CO[1]
                         net (fo=54, routed)          1.183    71.121    topview_inst_r/topview_trans_inst0/h11[7]
    SLICE_X25Y25         LUT4 (Prop_lut4_I0_O)        0.332    71.453 r  topview_inst_r/topview_trans_inst0/i___68/O
                         net (fo=1, routed)           0.000    71.453    topview_inst_r/topview_trans_inst0/i___68_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.003 r  topview_inst_r/topview_trans_inst0/i___3_i_35__1/CO[3]
                         net (fo=1, routed)           0.000    72.003    topview_inst_r/topview_trans_inst0/i___3_i_35__1_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.117 r  topview_inst_r/topview_trans_inst0/i___4_i_30__1/CO[3]
                         net (fo=1, routed)           0.000    72.117    topview_inst_r/topview_trans_inst0/i___4_i_30__1_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.231 r  topview_inst_r/topview_trans_inst0/i___5_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    72.231    topview_inst_r/topview_trans_inst0/i___5_i_25__1_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.345 r  topview_inst_r/topview_trans_inst0/i___6_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    72.345    topview_inst_r/topview_trans_inst0/i___6_i_20__1_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.459 r  topview_inst_r/topview_trans_inst0/i___6_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    72.459    topview_inst_r/topview_trans_inst0/i___6_i_15__1_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.573 r  topview_inst_r/topview_trans_inst0/i___6_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    72.573    topview_inst_r/topview_trans_inst0/i___6_i_10__1_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.687 r  topview_inst_r/topview_trans_inst0/i___6_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    72.687    topview_inst_r/topview_trans_inst0/i___6_i_5__1_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.801 r  topview_inst_r/topview_trans_inst0/i___6_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    72.801    topview_inst_r/topview_trans_inst0/i___6_i_2__1_n_0
    SLICE_X25Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.958 r  topview_inst_r/topview_trans_inst0/i___6_i_1__1/CO[1]
                         net (fo=54, routed)          1.103    74.060    topview_inst_r/topview_trans_inst0/h11[6]
    SLICE_X23Y30         LUT4 (Prop_lut4_I0_O)        0.329    74.389 r  topview_inst_r/topview_trans_inst0/i___67/O
                         net (fo=1, routed)           0.000    74.389    topview_inst_r/topview_trans_inst0/i___67_n_0
    SLICE_X23Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.939 r  topview_inst_r/topview_trans_inst0/i___2_i_35__1/CO[3]
                         net (fo=1, routed)           0.000    74.939    topview_inst_r/topview_trans_inst0/i___2_i_35__1_n_0
    SLICE_X23Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.053 r  topview_inst_r/topview_trans_inst0/i___3_i_30__1/CO[3]
                         net (fo=1, routed)           0.000    75.053    topview_inst_r/topview_trans_inst0/i___3_i_30__1_n_0
    SLICE_X23Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.167 r  topview_inst_r/topview_trans_inst0/i___4_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    75.167    topview_inst_r/topview_trans_inst0/i___4_i_25__1_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.281 r  topview_inst_r/topview_trans_inst0/i___5_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    75.281    topview_inst_r/topview_trans_inst0/i___5_i_20__1_n_0
    SLICE_X23Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.395 r  topview_inst_r/topview_trans_inst0/i___5_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    75.395    topview_inst_r/topview_trans_inst0/i___5_i_15__1_n_0
    SLICE_X23Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.509 r  topview_inst_r/topview_trans_inst0/i___5_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    75.509    topview_inst_r/topview_trans_inst0/i___5_i_10__1_n_0
    SLICE_X23Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.623 r  topview_inst_r/topview_trans_inst0/i___5_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    75.623    topview_inst_r/topview_trans_inst0/i___5_i_5__1_n_0
    SLICE_X23Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.737 r  topview_inst_r/topview_trans_inst0/i___5_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    75.737    topview_inst_r/topview_trans_inst0/i___5_i_2__1_n_0
    SLICE_X23Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.894 r  topview_inst_r/topview_trans_inst0/i___5_i_1__1/CO[1]
                         net (fo=54, routed)          0.941    76.835    topview_inst_r/topview_trans_inst0/h11[5]
    SLICE_X21Y33         LUT4 (Prop_lut4_I0_O)        0.329    77.164 r  topview_inst_r/topview_trans_inst0/i___66/O
                         net (fo=1, routed)           0.000    77.164    topview_inst_r/topview_trans_inst0/i___66_n_0
    SLICE_X21Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.714 r  topview_inst_r/topview_trans_inst0/i___1_i_53__1/CO[3]
                         net (fo=1, routed)           0.000    77.714    topview_inst_r/topview_trans_inst0/i___1_i_53__1_n_0
    SLICE_X21Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.828 r  topview_inst_r/topview_trans_inst0/i___2_i_30__1/CO[3]
                         net (fo=1, routed)           0.000    77.828    topview_inst_r/topview_trans_inst0/i___2_i_30__1_n_0
    SLICE_X21Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.942 r  topview_inst_r/topview_trans_inst0/i___3_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    77.942    topview_inst_r/topview_trans_inst0/i___3_i_25__1_n_0
    SLICE_X21Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.056 r  topview_inst_r/topview_trans_inst0/i___4_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    78.056    topview_inst_r/topview_trans_inst0/i___4_i_20__1_n_0
    SLICE_X21Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.170 r  topview_inst_r/topview_trans_inst0/i___4_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    78.170    topview_inst_r/topview_trans_inst0/i___4_i_15__1_n_0
    SLICE_X21Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.284 r  topview_inst_r/topview_trans_inst0/i___4_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    78.284    topview_inst_r/topview_trans_inst0/i___4_i_10__1_n_0
    SLICE_X21Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.398 r  topview_inst_r/topview_trans_inst0/i___4_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    78.398    topview_inst_r/topview_trans_inst0/i___4_i_5__1_n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.512 r  topview_inst_r/topview_trans_inst0/i___4_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    78.512    topview_inst_r/topview_trans_inst0/i___4_i_2__1_n_0
    SLICE_X21Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.669 r  topview_inst_r/topview_trans_inst0/i___4_i_1__1/CO[1]
                         net (fo=54, routed)          1.026    79.695    topview_inst_r/topview_trans_inst0/h11[4]
    SLICE_X18Y30         LUT4 (Prop_lut4_I0_O)        0.329    80.024 r  topview_inst_r/topview_trans_inst0/i___65/O
                         net (fo=1, routed)           0.000    80.024    topview_inst_r/topview_trans_inst0/i___65_n_0
    SLICE_X18Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.557 r  topview_inst_r/topview_trans_inst0/i___1_i_48__1/CO[3]
                         net (fo=1, routed)           0.000    80.557    topview_inst_r/topview_trans_inst0/i___1_i_48__1_n_0
    SLICE_X18Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.674 r  topview_inst_r/topview_trans_inst0/i___1_i_37__1/CO[3]
                         net (fo=1, routed)           0.000    80.674    topview_inst_r/topview_trans_inst0/i___1_i_37__1_n_0
    SLICE_X18Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.791 r  topview_inst_r/topview_trans_inst0/i___2_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    80.791    topview_inst_r/topview_trans_inst0/i___2_i_25__1_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.908 r  topview_inst_r/topview_trans_inst0/i___3_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    80.908    topview_inst_r/topview_trans_inst0/i___3_i_20__1_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.025 r  topview_inst_r/topview_trans_inst0/i___3_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    81.025    topview_inst_r/topview_trans_inst0/i___3_i_15__1_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.142 r  topview_inst_r/topview_trans_inst0/i___3_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    81.142    topview_inst_r/topview_trans_inst0/i___3_i_10__1_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.259 r  topview_inst_r/topview_trans_inst0/i___3_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    81.259    topview_inst_r/topview_trans_inst0/i___3_i_5__1_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.376 r  topview_inst_r/topview_trans_inst0/i___3_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    81.376    topview_inst_r/topview_trans_inst0/i___3_i_2__1_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.533 r  topview_inst_r/topview_trans_inst0/i___3_i_1__1/CO[1]
                         net (fo=54, routed)          0.940    82.473    topview_inst_r/topview_trans_inst0/h11[3]
    SLICE_X17Y33         LUT4 (Prop_lut4_I0_O)        0.332    82.805 r  topview_inst_r/topview_trans_inst0/i___64/O
                         net (fo=1, routed)           0.000    82.805    topview_inst_r/topview_trans_inst0/i___64_n_0
    SLICE_X17Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.355 r  topview_inst_r/topview_trans_inst0/i___1_i_43__1/CO[3]
                         net (fo=1, routed)           0.000    83.355    topview_inst_r/topview_trans_inst0/i___1_i_43__1_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.469 r  topview_inst_r/topview_trans_inst0/i___1_i_32__1/CO[3]
                         net (fo=1, routed)           0.000    83.469    topview_inst_r/topview_trans_inst0/i___1_i_32__1_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.583 r  topview_inst_r/topview_trans_inst0/i___1_i_26__1/CO[3]
                         net (fo=1, routed)           0.000    83.583    topview_inst_r/topview_trans_inst0/i___1_i_26__1_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.697 r  topview_inst_r/topview_trans_inst0/i___2_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    83.697    topview_inst_r/topview_trans_inst0/i___2_i_20__1_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.811 r  topview_inst_r/topview_trans_inst0/i___2_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    83.811    topview_inst_r/topview_trans_inst0/i___2_i_15__1_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.925 r  topview_inst_r/topview_trans_inst0/i___2_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    83.925    topview_inst_r/topview_trans_inst0/i___2_i_10__1_n_0
    SLICE_X17Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.039 r  topview_inst_r/topview_trans_inst0/i___2_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    84.039    topview_inst_r/topview_trans_inst0/i___2_i_5__1_n_0
    SLICE_X17Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.153 r  topview_inst_r/topview_trans_inst0/i___2_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    84.153    topview_inst_r/topview_trans_inst0/i___2_i_2__1_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.310 r  topview_inst_r/topview_trans_inst0/i___2_i_1__1/CO[1]
                         net (fo=54, routed)          0.881    85.191    topview_inst_r/topview_trans_inst0/h11[2]
    SLICE_X16Y38         LUT4 (Prop_lut4_I0_O)        0.329    85.520 r  topview_inst_r/topview_trans_inst0/i___63/O
                         net (fo=1, routed)           0.000    85.520    topview_inst_r/topview_trans_inst0/i___63_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.053 r  topview_inst_r/topview_trans_inst0/i___1_i_42__1/CO[3]
                         net (fo=1, routed)           0.000    86.053    topview_inst_r/topview_trans_inst0/i___1_i_42__1_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.170 r  topview_inst_r/topview_trans_inst0/i___1_i_31__1/CO[3]
                         net (fo=1, routed)           0.000    86.170    topview_inst_r/topview_trans_inst0/i___1_i_31__1_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.287 r  topview_inst_r/topview_trans_inst0/i___1_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    86.287    topview_inst_r/topview_trans_inst0/i___1_i_25__1_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.404 r  topview_inst_r/topview_trans_inst0/i___1_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    86.404    topview_inst_r/topview_trans_inst0/i___1_i_20__1_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.521 r  topview_inst_r/topview_trans_inst0/i___1_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    86.521    topview_inst_r/topview_trans_inst0/i___1_i_15__1_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.638 r  topview_inst_r/topview_trans_inst0/i___1_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    86.638    topview_inst_r/topview_trans_inst0/i___1_i_10__1_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.755 r  topview_inst_r/topview_trans_inst0/i___1_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    86.755    topview_inst_r/topview_trans_inst0/i___1_i_5__1_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.872 r  topview_inst_r/topview_trans_inst0/i___1_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    86.872    topview_inst_r/topview_trans_inst0/i___1_i_2__1_n_0
    SLICE_X16Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.029 r  topview_inst_r/topview_trans_inst0/i___1_i_1__1/CO[1]
                         net (fo=54, routed)          1.090    88.118    topview_inst_r/topview_trans_inst0/h11[1]
    SLICE_X15Y36         LUT3 (Prop_lut3_I0_O)        0.332    88.450 r  topview_inst_r/topview_trans_inst0/i___124_i_42__1/O
                         net (fo=1, routed)           0.000    88.450    topview_inst_r/topview_trans_inst0/i___124_i_42__1_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.000 r  topview_inst_r/topview_trans_inst0/i___124_i_34__1/CO[3]
                         net (fo=1, routed)           0.000    89.000    topview_inst_r/topview_trans_inst0/i___124_i_34__1_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.114 r  topview_inst_r/topview_trans_inst0/i___124_i_29__1/CO[3]
                         net (fo=1, routed)           0.000    89.114    topview_inst_r/topview_trans_inst0/i___124_i_29__1_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.228 r  topview_inst_r/topview_trans_inst0/i___124_i_24__1/CO[3]
                         net (fo=1, routed)           0.000    89.228    topview_inst_r/topview_trans_inst0/i___124_i_24__1_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.342 r  topview_inst_r/topview_trans_inst0/i___124_i_19__1/CO[3]
                         net (fo=1, routed)           0.000    89.342    topview_inst_r/topview_trans_inst0/i___124_i_19__1_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.456 r  topview_inst_r/topview_trans_inst0/i___124_i_14__1/CO[3]
                         net (fo=1, routed)           0.000    89.456    topview_inst_r/topview_trans_inst0/i___124_i_14__1_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.570 r  topview_inst_r/topview_trans_inst0/i___124_i_9__1/CO[3]
                         net (fo=1, routed)           0.000    89.570    topview_inst_r/topview_trans_inst0/i___124_i_9__1_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.684 r  topview_inst_r/topview_trans_inst0/i___124_i_4__1/CO[3]
                         net (fo=1, routed)           0.000    89.684    topview_inst_r/topview_trans_inst0/i___124_i_4__1_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.798 r  topview_inst_r/topview_trans_inst0/i___124_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    89.798    topview_inst_r/topview_trans_inst0/i___124_i_2__1_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    90.069 r  topview_inst_r/topview_trans_inst0/i___124_i_1__1/CO[0]
                         net (fo=1, routed)           0.751    90.820    topview_inst_r/topview_trans_inst0/h11[0]
    SLICE_X19Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.905    91.725 r  topview_inst_r/topview_trans_inst0/h1_reg[3]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    91.725    topview_inst_r/topview_trans_inst0/h1_reg[3]_i_1__1_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.839 r  topview_inst_r/topview_trans_inst0/h1_reg[7]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    91.839    topview_inst_r/topview_trans_inst0/h1_reg[7]_i_1__1_n_0
    SLICE_X19Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.953 r  topview_inst_r/topview_trans_inst0/h1_reg[11]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    91.953    topview_inst_r/topview_trans_inst0/h1_reg[11]_i_1__1_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.067 r  topview_inst_r/topview_trans_inst0/h1_reg[15]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    92.067    topview_inst_r/topview_trans_inst0/h1_reg[15]_i_1__1_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.181 r  topview_inst_r/topview_trans_inst0/h1_reg[19]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    92.181    topview_inst_r/topview_trans_inst0/h1_reg[19]_i_1__1_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.295 r  topview_inst_r/topview_trans_inst0/h1_reg[23]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    92.295    topview_inst_r/topview_trans_inst0/h1_reg[23]_i_1__1_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.409 r  topview_inst_r/topview_trans_inst0/h1_reg[27]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    92.409    topview_inst_r/topview_trans_inst0/h1_reg[27]_i_1__1_n_0
    SLICE_X19Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    92.743 r  topview_inst_r/topview_trans_inst0/h1_reg[31]_i_1__1/O[1]
                         net (fo=1, routed)           0.000    92.743    topview_inst_r/topview_trans_inst0/p_0_in[29]
    SLICE_X19Y46         FDRE                                         r  topview_inst_r/topview_trans_inst0/h1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    83.333 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.612    84.946    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    81.520 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    83.245    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.336 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=3457, routed)        1.577    84.914    topview_inst_r/topview_trans_inst0/clk_out2
    SLICE_X19Y46         FDRE                                         r  topview_inst_r/topview_trans_inst0/h1_reg[29]/C
                         clock pessimism              0.115    85.028    
                         clock uncertainty           -0.184    84.844    
    SLICE_X19Y46         FDRE (Setup_fdre_C_D)        0.062    84.906    topview_inst_r/topview_trans_inst0/h1_reg[29]
  -------------------------------------------------------------------
                         required time                         84.906    
                         arrival time                         -92.743    
  -------------------------------------------------------------------
                         slack                                 -7.837    

Slack (VIOLATED) :        -7.816ns  (required time - arrival time)
  Source:                 topview_inst_r/topview_trans_inst0/g0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            topview_inst_r/topview_trans_inst0/h1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out2_clk_wiz_0 rise@83.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        90.974ns  (logic 56.893ns (62.537%)  route 34.081ns (37.463%))
  Logic Levels:           288  (CARRY4=255 LUT1=1 LUT2=1 LUT3=15 LUT4=16)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.580ns = ( 84.914 - 83.333 ) 
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.806     1.806    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=3457, routed)        1.745     1.748    topview_inst_r/topview_trans_inst0/clk_out2
    SLICE_X18Y16         FDRE                                         r  topview_inst_r/topview_trans_inst0/g0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y16         FDRE (Prop_fdre_C_Q)         0.518     2.266 f  topview_inst_r/topview_trans_inst0/g0_reg[3]/Q
                         net (fo=69, routed)          0.347     2.613    topview_inst_r/topview_trans_inst0/g0_reg__0[3]
    SLICE_X18Y17         LUT1 (Prop_lut1_I0_O)        0.124     2.737 r  topview_inst_r/topview_trans_inst0/i___63_i_2__1/O
                         net (fo=1, routed)           0.333     3.070    topview_inst_r/topview_trans_inst0/i___63_i_2__1_n_0
    SLICE_X19Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.650 r  topview_inst_r/topview_trans_inst0/i___63_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     3.650    topview_inst_r/topview_trans_inst0/i___63_i_1__1_n_0
    SLICE_X19Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.764 r  topview_inst_r/topview_trans_inst0/i___67_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     3.764    topview_inst_r/topview_trans_inst0/i___67_i_1__1_n_0
    SLICE_X19Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.878 r  topview_inst_r/topview_trans_inst0/i___71_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     3.878    topview_inst_r/topview_trans_inst0/i___71_i_1__1_n_0
    SLICE_X19Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.992 r  topview_inst_r/topview_trans_inst0/i___75_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     3.992    topview_inst_r/topview_trans_inst0/i___75_i_1__1_n_0
    SLICE_X19Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.220 f  topview_inst_r/topview_trans_inst0/i___79_i_1__1/CO[2]
                         net (fo=25, routed)          0.707     4.927    topview_inst_r/topview_trans_inst0/i___79_i_1__1_n_1
    SLICE_X8Y22          LUT2 (Prop_lut2_I1_O)        0.313     5.240 r  topview_inst_r/topview_trans_inst0/i___31_i_29__1/O
                         net (fo=1, routed)           0.000     5.240    topview_inst_r/topview_trans_inst0/i___31_i_29__1_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.753 r  topview_inst_r/topview_trans_inst0/i___31_i_16__1/CO[3]
                         net (fo=1, routed)           0.000     5.753    topview_inst_r/topview_trans_inst0/i___31_i_16__1_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.870 r  topview_inst_r/topview_trans_inst0/i___31_i_7__1/CO[3]
                         net (fo=1, routed)           0.000     5.870    topview_inst_r/topview_trans_inst0/i___31_i_7__1_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.987 r  topview_inst_r/topview_trans_inst0/i___31_i_2__1/CO[3]
                         net (fo=1, routed)           0.009     5.996    topview_inst_r/topview_trans_inst0/i___31_i_2__1_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.225 r  topview_inst_r/topview_trans_inst0/i___31_i_1__1/CO[2]
                         net (fo=18, routed)          0.812     7.037    topview_inst_r/topview_trans_inst0/h11[31]
    SLICE_X6Y25          LUT3 (Prop_lut3_I0_O)        0.310     7.347 r  topview_inst_r/topview_trans_inst0/i___100/O
                         net (fo=1, routed)           0.000     7.347    topview_inst_r/topview_trans_inst0/i___100_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.880 r  topview_inst_r/topview_trans_inst0/i___27_i_34__1/CO[3]
                         net (fo=1, routed)           0.000     7.880    topview_inst_r/topview_trans_inst0/i___27_i_34__1_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.997 r  topview_inst_r/topview_trans_inst0/i___28_i_10__1/CO[3]
                         net (fo=1, routed)           0.000     7.997    topview_inst_r/topview_trans_inst0/i___28_i_10__1_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.114 r  topview_inst_r/topview_trans_inst0/i___29_i_4__1/CO[3]
                         net (fo=1, routed)           0.000     8.114    topview_inst_r/topview_trans_inst0/i___29_i_4__1_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.231 r  topview_inst_r/topview_trans_inst0/i___30_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     8.231    topview_inst_r/topview_trans_inst0/i___30_i_2__1_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.485 r  topview_inst_r/topview_trans_inst0/i___30_i_1__1/CO[0]
                         net (fo=20, routed)          1.022     9.507    topview_inst_r/topview_trans_inst0/h11[30]
    SLICE_X10Y27         LUT3 (Prop_lut3_I0_O)        0.367     9.874 r  topview_inst_r/topview_trans_inst0/i___101/O
                         net (fo=1, routed)           0.000     9.874    topview_inst_r/topview_trans_inst0/i___101_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.407 r  topview_inst_r/topview_trans_inst0/i___27_i_29__1/CO[3]
                         net (fo=1, routed)           0.000    10.407    topview_inst_r/topview_trans_inst0/i___27_i_29__1_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.524 r  topview_inst_r/topview_trans_inst0/i___27_i_18__1/CO[3]
                         net (fo=1, routed)           0.000    10.524    topview_inst_r/topview_trans_inst0/i___27_i_18__1_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.641 r  topview_inst_r/topview_trans_inst0/i___28_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    10.641    topview_inst_r/topview_trans_inst0/i___28_i_5__1_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.758 r  topview_inst_r/topview_trans_inst0/i___29_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.758    topview_inst_r/topview_trans_inst0/i___29_i_2__1_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.915 r  topview_inst_r/topview_trans_inst0/i___29_i_1__1/CO[1]
                         net (fo=22, routed)          0.884    11.798    topview_inst_r/topview_trans_inst0/h11[29]
    SLICE_X8Y26          LUT3 (Prop_lut3_I0_O)        0.332    12.130 r  topview_inst_r/topview_trans_inst0/i___102/O
                         net (fo=1, routed)           0.000    12.130    topview_inst_r/topview_trans_inst0/i___102_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.663 r  topview_inst_r/topview_trans_inst0/i___27_i_24__1/CO[3]
                         net (fo=1, routed)           0.000    12.663    topview_inst_r/topview_trans_inst0/i___27_i_24__1_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.780 r  topview_inst_r/topview_trans_inst0/i___27_i_13__1/CO[3]
                         net (fo=1, routed)           0.000    12.780    topview_inst_r/topview_trans_inst0/i___27_i_13__1_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.897 r  topview_inst_r/topview_trans_inst0/i___27_i_7__1/CO[3]
                         net (fo=1, routed)           0.000    12.897    topview_inst_r/topview_trans_inst0/i___27_i_7__1_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.014 r  topview_inst_r/topview_trans_inst0/i___28_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    13.014    topview_inst_r/topview_trans_inst0/i___28_i_2__1_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.243 r  topview_inst_r/topview_trans_inst0/i___28_i_1__1/CO[2]
                         net (fo=24, routed)          1.065    14.309    topview_inst_r/topview_trans_inst0/h11[28]
    SLICE_X11Y20         LUT3 (Prop_lut3_I0_O)        0.310    14.619 r  topview_inst_r/topview_trans_inst0/i___103/O
                         net (fo=1, routed)           0.000    14.619    topview_inst_r/topview_trans_inst0/i___103_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.169 r  topview_inst_r/topview_trans_inst0/i___27_i_23__1/CO[3]
                         net (fo=1, routed)           0.000    15.169    topview_inst_r/topview_trans_inst0/i___27_i_23__1_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.283 r  topview_inst_r/topview_trans_inst0/i___27_i_12__1/CO[3]
                         net (fo=1, routed)           0.000    15.283    topview_inst_r/topview_trans_inst0/i___27_i_12__1_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.397 r  topview_inst_r/topview_trans_inst0/i___27_i_6__1/CO[3]
                         net (fo=1, routed)           0.000    15.397    topview_inst_r/topview_trans_inst0/i___27_i_6__1_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.511 r  topview_inst_r/topview_trans_inst0/i___27_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    15.511    topview_inst_r/topview_trans_inst0/i___27_i_2__1_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.625 r  topview_inst_r/topview_trans_inst0/i___27_i_1__1/CO[3]
                         net (fo=26, routed)          1.182    16.807    topview_inst_r/topview_trans_inst0/h11[27]
    SLICE_X10Y21         LUT3 (Prop_lut3_I0_O)        0.124    16.931 r  topview_inst_r/topview_trans_inst0/i___104/O
                         net (fo=1, routed)           0.000    16.931    topview_inst_r/topview_trans_inst0/i___104_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.464 r  topview_inst_r/topview_trans_inst0/i___23_i_39__1/CO[3]
                         net (fo=1, routed)           0.000    17.464    topview_inst_r/topview_trans_inst0/i___23_i_39__1_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.581 r  topview_inst_r/topview_trans_inst0/i___24_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    17.581    topview_inst_r/topview_trans_inst0/i___24_i_15__1_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.698 r  topview_inst_r/topview_trans_inst0/i___25_i_9__1/CO[3]
                         net (fo=1, routed)           0.000    17.698    topview_inst_r/topview_trans_inst0/i___25_i_9__1_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.815 r  topview_inst_r/topview_trans_inst0/i___26_i_3__1/CO[3]
                         net (fo=1, routed)           0.009    17.824    topview_inst_r/topview_trans_inst0/i___26_i_3__1_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.941 r  topview_inst_r/topview_trans_inst0/i___26_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    17.941    topview_inst_r/topview_trans_inst0/i___26_i_2__1_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.195 r  topview_inst_r/topview_trans_inst0/i___26_i_1__1/CO[0]
                         net (fo=28, routed)          0.965    19.160    topview_inst_r/topview_trans_inst0/h11[26]
    SLICE_X9Y23          LUT3 (Prop_lut3_I0_O)        0.367    19.527 r  topview_inst_r/topview_trans_inst0/i___105/O
                         net (fo=1, routed)           0.000    19.527    topview_inst_r/topview_trans_inst0/i___105_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.077 r  topview_inst_r/topview_trans_inst0/i___23_i_34__1/CO[3]
                         net (fo=1, routed)           0.000    20.077    topview_inst_r/topview_trans_inst0/i___23_i_34__1_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.191 r  topview_inst_r/topview_trans_inst0/i___23_i_23__1/CO[3]
                         net (fo=1, routed)           0.009    20.200    topview_inst_r/topview_trans_inst0/i___23_i_23__1_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.314 r  topview_inst_r/topview_trans_inst0/i___24_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    20.314    topview_inst_r/topview_trans_inst0/i___24_i_10__1_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.428 r  topview_inst_r/topview_trans_inst0/i___25_i_4__1/CO[3]
                         net (fo=1, routed)           0.000    20.428    topview_inst_r/topview_trans_inst0/i___25_i_4__1_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.542 r  topview_inst_r/topview_trans_inst0/i___25_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    20.542    topview_inst_r/topview_trans_inst0/i___25_i_2__1_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.699 r  topview_inst_r/topview_trans_inst0/i___25_i_1__1/CO[1]
                         net (fo=30, routed)          0.666    21.364    topview_inst_r/topview_trans_inst0/h11[25]
    SLICE_X9Y29          LUT3 (Prop_lut3_I0_O)        0.329    21.693 r  topview_inst_r/topview_trans_inst0/i___106/O
                         net (fo=1, routed)           0.000    21.693    topview_inst_r/topview_trans_inst0/i___106_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.243 r  topview_inst_r/topview_trans_inst0/i___23_i_29__1/CO[3]
                         net (fo=1, routed)           0.000    22.243    topview_inst_r/topview_trans_inst0/i___23_i_29__1_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.357 r  topview_inst_r/topview_trans_inst0/i___23_i_18__1/CO[3]
                         net (fo=1, routed)           0.000    22.357    topview_inst_r/topview_trans_inst0/i___23_i_18__1_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.471 r  topview_inst_r/topview_trans_inst0/i___23_i_12__1/CO[3]
                         net (fo=1, routed)           0.000    22.471    topview_inst_r/topview_trans_inst0/i___23_i_12__1_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.585 r  topview_inst_r/topview_trans_inst0/i___24_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    22.585    topview_inst_r/topview_trans_inst0/i___24_i_5__1_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.699 r  topview_inst_r/topview_trans_inst0/i___24_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    22.699    topview_inst_r/topview_trans_inst0/i___24_i_2__1_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    22.927 r  topview_inst_r/topview_trans_inst0/i___24_i_1__1/CO[2]
                         net (fo=32, routed)          0.893    23.820    topview_inst_r/topview_trans_inst0/h11[24]
    SLICE_X11Y26         LUT3 (Prop_lut3_I0_O)        0.313    24.133 r  topview_inst_r/topview_trans_inst0/i___107/O
                         net (fo=1, routed)           0.000    24.133    topview_inst_r/topview_trans_inst0/i___107_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.683 r  topview_inst_r/topview_trans_inst0/i___23_i_28__1/CO[3]
                         net (fo=1, routed)           0.000    24.683    topview_inst_r/topview_trans_inst0/i___23_i_28__1_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.797 r  topview_inst_r/topview_trans_inst0/i___23_i_17__1/CO[3]
                         net (fo=1, routed)           0.000    24.797    topview_inst_r/topview_trans_inst0/i___23_i_17__1_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.911 r  topview_inst_r/topview_trans_inst0/i___23_i_11__1/CO[3]
                         net (fo=1, routed)           0.000    24.911    topview_inst_r/topview_trans_inst0/i___23_i_11__1_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.025 r  topview_inst_r/topview_trans_inst0/i___23_i_6__1/CO[3]
                         net (fo=1, routed)           0.000    25.025    topview_inst_r/topview_trans_inst0/i___23_i_6__1_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.139 r  topview_inst_r/topview_trans_inst0/i___23_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    25.139    topview_inst_r/topview_trans_inst0/i___23_i_2__1_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.253 r  topview_inst_r/topview_trans_inst0/i___23_i_1__1/CO[3]
                         net (fo=34, routed)          1.227    26.480    topview_inst_r/topview_trans_inst0/h11[23]
    SLICE_X12Y25         LUT3 (Prop_lut3_I0_O)        0.124    26.604 r  topview_inst_r/topview_trans_inst0/i___108/O
                         net (fo=1, routed)           0.000    26.604    topview_inst_r/topview_trans_inst0/i___108_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.137 r  topview_inst_r/topview_trans_inst0/i___19_i_44__1/CO[3]
                         net (fo=1, routed)           0.000    27.137    topview_inst_r/topview_trans_inst0/i___19_i_44__1_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.254 r  topview_inst_r/topview_trans_inst0/i___20_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    27.254    topview_inst_r/topview_trans_inst0/i___20_i_20__1_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.371 r  topview_inst_r/topview_trans_inst0/i___21_i_14__1/CO[3]
                         net (fo=1, routed)           0.000    27.371    topview_inst_r/topview_trans_inst0/i___21_i_14__1_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.488 r  topview_inst_r/topview_trans_inst0/i___22_i_8__1/CO[3]
                         net (fo=1, routed)           0.000    27.488    topview_inst_r/topview_trans_inst0/i___22_i_8__1_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.605 r  topview_inst_r/topview_trans_inst0/i___22_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    27.605    topview_inst_r/topview_trans_inst0/i___22_i_3__1_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.722 r  topview_inst_r/topview_trans_inst0/i___22_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    27.722    topview_inst_r/topview_trans_inst0/i___22_i_2__1_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    27.976 r  topview_inst_r/topview_trans_inst0/i___22_i_1__1/CO[0]
                         net (fo=36, routed)          0.900    28.877    topview_inst_r/topview_trans_inst0/h11[22]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.367    29.244 r  topview_inst_r/topview_trans_inst0/i___109/O
                         net (fo=1, routed)           0.000    29.244    topview_inst_r/topview_trans_inst0/i___109_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.794 r  topview_inst_r/topview_trans_inst0/i___19_i_39__1/CO[3]
                         net (fo=1, routed)           0.000    29.794    topview_inst_r/topview_trans_inst0/i___19_i_39__1_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.908 r  topview_inst_r/topview_trans_inst0/i___19_i_28__1/CO[3]
                         net (fo=1, routed)           0.000    29.908    topview_inst_r/topview_trans_inst0/i___19_i_28__1_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.022 r  topview_inst_r/topview_trans_inst0/i___20_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    30.022    topview_inst_r/topview_trans_inst0/i___20_i_15__1_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.136 r  topview_inst_r/topview_trans_inst0/i___21_i_9__1/CO[3]
                         net (fo=1, routed)           0.000    30.136    topview_inst_r/topview_trans_inst0/i___21_i_9__1_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.250 r  topview_inst_r/topview_trans_inst0/i___21_i_4__1/CO[3]
                         net (fo=1, routed)           0.000    30.250    topview_inst_r/topview_trans_inst0/i___21_i_4__1_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.364 r  topview_inst_r/topview_trans_inst0/i___21_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    30.364    topview_inst_r/topview_trans_inst0/i___21_i_2__1_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.521 r  topview_inst_r/topview_trans_inst0/i___21_i_1__1/CO[1]
                         net (fo=38, routed)          1.049    31.570    topview_inst_r/topview_trans_inst0/h11[21]
    SLICE_X14Y24         LUT3 (Prop_lut3_I0_O)        0.329    31.899 r  topview_inst_r/topview_trans_inst0/i___110/O
                         net (fo=1, routed)           0.000    31.899    topview_inst_r/topview_trans_inst0/i___110_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.432 r  topview_inst_r/topview_trans_inst0/i___19_i_34__1/CO[3]
                         net (fo=1, routed)           0.009    32.441    topview_inst_r/topview_trans_inst0/i___19_i_34__1_n_0
    SLICE_X14Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.558 r  topview_inst_r/topview_trans_inst0/i___19_i_23__1/CO[3]
                         net (fo=1, routed)           0.000    32.558    topview_inst_r/topview_trans_inst0/i___19_i_23__1_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.675 r  topview_inst_r/topview_trans_inst0/i___19_i_17__1/CO[3]
                         net (fo=1, routed)           0.000    32.675    topview_inst_r/topview_trans_inst0/i___19_i_17__1_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.792 r  topview_inst_r/topview_trans_inst0/i___20_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    32.792    topview_inst_r/topview_trans_inst0/i___20_i_10__1_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.909 r  topview_inst_r/topview_trans_inst0/i___20_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    32.909    topview_inst_r/topview_trans_inst0/i___20_i_5__1_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.026 r  topview_inst_r/topview_trans_inst0/i___20_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    33.026    topview_inst_r/topview_trans_inst0/i___20_i_2__1_n_0
    SLICE_X14Y30         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    33.255 r  topview_inst_r/topview_trans_inst0/i___20_i_1__1/CO[2]
                         net (fo=40, routed)          1.070    34.325    topview_inst_r/topview_trans_inst0/h11[20]
    SLICE_X13Y20         LUT3 (Prop_lut3_I0_O)        0.310    34.635 r  topview_inst_r/topview_trans_inst0/i___111/O
                         net (fo=1, routed)           0.000    34.635    topview_inst_r/topview_trans_inst0/i___111_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.185 r  topview_inst_r/topview_trans_inst0/i___19_i_33__1/CO[3]
                         net (fo=1, routed)           0.000    35.185    topview_inst_r/topview_trans_inst0/i___19_i_33__1_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.299 r  topview_inst_r/topview_trans_inst0/i___19_i_22__1/CO[3]
                         net (fo=1, routed)           0.000    35.299    topview_inst_r/topview_trans_inst0/i___19_i_22__1_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.413 r  topview_inst_r/topview_trans_inst0/i___19_i_16__1/CO[3]
                         net (fo=1, routed)           0.000    35.413    topview_inst_r/topview_trans_inst0/i___19_i_16__1_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.527 r  topview_inst_r/topview_trans_inst0/i___19_i_11__1/CO[3]
                         net (fo=1, routed)           0.000    35.527    topview_inst_r/topview_trans_inst0/i___19_i_11__1_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.641 r  topview_inst_r/topview_trans_inst0/i___19_i_6__1/CO[3]
                         net (fo=1, routed)           0.009    35.650    topview_inst_r/topview_trans_inst0/i___19_i_6__1_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.764 r  topview_inst_r/topview_trans_inst0/i___19_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    35.764    topview_inst_r/topview_trans_inst0/i___19_i_2__1_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.878 r  topview_inst_r/topview_trans_inst0/i___19_i_1__1/CO[3]
                         net (fo=42, routed)          1.168    37.046    topview_inst_r/topview_trans_inst0/h11[19]
    SLICE_X15Y22         LUT3 (Prop_lut3_I0_O)        0.124    37.170 r  topview_inst_r/topview_trans_inst0/i___15_i_64__1/O
                         net (fo=1, routed)           0.000    37.170    topview_inst_r/topview_trans_inst0/i___15_i_64__1_n_0
    SLICE_X15Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.571 r  topview_inst_r/topview_trans_inst0/i___15_i_49__1/CO[3]
                         net (fo=1, routed)           0.000    37.571    topview_inst_r/topview_trans_inst0/i___15_i_49__1_n_0
    SLICE_X15Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.685 r  topview_inst_r/topview_trans_inst0/i___16_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    37.685    topview_inst_r/topview_trans_inst0/i___16_i_25__1_n_0
    SLICE_X15Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.799 r  topview_inst_r/topview_trans_inst0/i___17_i_19__1/CO[3]
                         net (fo=1, routed)           0.009    37.808    topview_inst_r/topview_trans_inst0/i___17_i_19__1_n_0
    SLICE_X15Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.922 r  topview_inst_r/topview_trans_inst0/i___18_i_13__1/CO[3]
                         net (fo=1, routed)           0.000    37.922    topview_inst_r/topview_trans_inst0/i___18_i_13__1_n_0
    SLICE_X15Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.036 r  topview_inst_r/topview_trans_inst0/i___18_i_8__1/CO[3]
                         net (fo=1, routed)           0.000    38.036    topview_inst_r/topview_trans_inst0/i___18_i_8__1_n_0
    SLICE_X15Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.150 r  topview_inst_r/topview_trans_inst0/i___18_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    38.150    topview_inst_r/topview_trans_inst0/i___18_i_3__1_n_0
    SLICE_X15Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.264 r  topview_inst_r/topview_trans_inst0/i___18_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    38.264    topview_inst_r/topview_trans_inst0/i___18_i_2__1_n_0
    SLICE_X15Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.535 r  topview_inst_r/topview_trans_inst0/i___18_i_1__1/CO[0]
                         net (fo=44, routed)          0.919    39.453    topview_inst_r/topview_trans_inst0/h11[18]
    SLICE_X16Y25         LUT4 (Prop_lut4_I0_O)        0.373    39.826 r  topview_inst_r/topview_trans_inst0/i___79/O
                         net (fo=1, routed)           0.000    39.826    topview_inst_r/topview_trans_inst0/i___79_n_0
    SLICE_X16Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.359 r  topview_inst_r/topview_trans_inst0/i___15_i_44__1/CO[3]
                         net (fo=1, routed)           0.000    40.359    topview_inst_r/topview_trans_inst0/i___15_i_44__1_n_0
    SLICE_X16Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.476 r  topview_inst_r/topview_trans_inst0/i___15_i_33__1/CO[3]
                         net (fo=1, routed)           0.000    40.476    topview_inst_r/topview_trans_inst0/i___15_i_33__1_n_0
    SLICE_X16Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.593 r  topview_inst_r/topview_trans_inst0/i___16_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    40.593    topview_inst_r/topview_trans_inst0/i___16_i_20__1_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.710 r  topview_inst_r/topview_trans_inst0/i___17_i_14__1/CO[3]
                         net (fo=1, routed)           0.000    40.710    topview_inst_r/topview_trans_inst0/i___17_i_14__1_n_0
    SLICE_X16Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.827 r  topview_inst_r/topview_trans_inst0/i___17_i_9__1/CO[3]
                         net (fo=1, routed)           0.000    40.827    topview_inst_r/topview_trans_inst0/i___17_i_9__1_n_0
    SLICE_X16Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.944 r  topview_inst_r/topview_trans_inst0/i___17_i_4__1/CO[3]
                         net (fo=1, routed)           0.000    40.944    topview_inst_r/topview_trans_inst0/i___17_i_4__1_n_0
    SLICE_X16Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.061 r  topview_inst_r/topview_trans_inst0/i___17_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    41.061    topview_inst_r/topview_trans_inst0/i___17_i_2__1_n_0
    SLICE_X16Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.218 r  topview_inst_r/topview_trans_inst0/i___17_i_1__1/CO[1]
                         net (fo=46, routed)          1.334    42.552    topview_inst_r/topview_trans_inst0/h11[17]
    SLICE_X16Y17         LUT4 (Prop_lut4_I0_O)        0.332    42.884 r  topview_inst_r/topview_trans_inst0/i___78/O
                         net (fo=1, routed)           0.000    42.884    topview_inst_r/topview_trans_inst0/i___78_n_0
    SLICE_X16Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.417 r  topview_inst_r/topview_trans_inst0/i___15_i_39__1/CO[3]
                         net (fo=1, routed)           0.000    43.417    topview_inst_r/topview_trans_inst0/i___15_i_39__1_n_0
    SLICE_X16Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.534 r  topview_inst_r/topview_trans_inst0/i___15_i_28__1/CO[3]
                         net (fo=1, routed)           0.000    43.534    topview_inst_r/topview_trans_inst0/i___15_i_28__1_n_0
    SLICE_X16Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.651 r  topview_inst_r/topview_trans_inst0/i___15_i_22__1/CO[3]
                         net (fo=1, routed)           0.000    43.651    topview_inst_r/topview_trans_inst0/i___15_i_22__1_n_0
    SLICE_X16Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.768 r  topview_inst_r/topview_trans_inst0/i___16_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    43.768    topview_inst_r/topview_trans_inst0/i___16_i_15__1_n_0
    SLICE_X16Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.885 r  topview_inst_r/topview_trans_inst0/i___16_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    43.885    topview_inst_r/topview_trans_inst0/i___16_i_10__1_n_0
    SLICE_X16Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.002 r  topview_inst_r/topview_trans_inst0/i___16_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    44.002    topview_inst_r/topview_trans_inst0/i___16_i_5__1_n_0
    SLICE_X16Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.119 r  topview_inst_r/topview_trans_inst0/i___16_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    44.119    topview_inst_r/topview_trans_inst0/i___16_i_2__1_n_0
    SLICE_X16Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    44.348 r  topview_inst_r/topview_trans_inst0/i___16_i_1__1/CO[2]
                         net (fo=48, routed)          1.000    45.348    topview_inst_r/topview_trans_inst0/h11[16]
    SLICE_X17Y22         LUT4 (Prop_lut4_I0_O)        0.310    45.658 r  topview_inst_r/topview_trans_inst0/i___15_i_42__1/O
                         net (fo=1, routed)           0.000    45.658    topview_inst_r/topview_trans_inst0/i___15_i_42__1_n_0
    SLICE_X17Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.208 r  topview_inst_r/topview_trans_inst0/i___15_i_27__1/CO[3]
                         net (fo=1, routed)           0.000    46.208    topview_inst_r/topview_trans_inst0/i___15_i_27__1_n_0
    SLICE_X17Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.322 r  topview_inst_r/topview_trans_inst0/i___15_i_21__1/CO[3]
                         net (fo=1, routed)           0.000    46.322    topview_inst_r/topview_trans_inst0/i___15_i_21__1_n_0
    SLICE_X17Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.436 r  topview_inst_r/topview_trans_inst0/i___15_i_16__1/CO[3]
                         net (fo=1, routed)           0.009    46.445    topview_inst_r/topview_trans_inst0/i___15_i_16__1_n_0
    SLICE_X17Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.559 r  topview_inst_r/topview_trans_inst0/i___15_i_11__1/CO[3]
                         net (fo=1, routed)           0.000    46.559    topview_inst_r/topview_trans_inst0/i___15_i_11__1_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.673 r  topview_inst_r/topview_trans_inst0/i___15_i_6__1/CO[3]
                         net (fo=1, routed)           0.000    46.673    topview_inst_r/topview_trans_inst0/i___15_i_6__1_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.787 r  topview_inst_r/topview_trans_inst0/i___15_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    46.787    topview_inst_r/topview_trans_inst0/i___15_i_2__1_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.901 r  topview_inst_r/topview_trans_inst0/i___15_i_1__1/CO[3]
                         net (fo=50, routed)          1.518    48.420    topview_inst_r/topview_trans_inst0/h11[15]
    SLICE_X18Y21         LUT3 (Prop_lut3_I0_O)        0.124    48.544 r  topview_inst_r/topview_trans_inst0/i___11_i_41__1/O
                         net (fo=1, routed)           0.000    48.544    topview_inst_r/topview_trans_inst0/i___11_i_41__1_n_0
    SLICE_X18Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    48.920 r  topview_inst_r/topview_trans_inst0/i___11_i_35__1/CO[3]
                         net (fo=1, routed)           0.000    48.920    topview_inst_r/topview_trans_inst0/i___11_i_35__1_n_0
    SLICE_X18Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.037 r  topview_inst_r/topview_trans_inst0/i___12_i_30__1/CO[3]
                         net (fo=1, routed)           0.000    49.037    topview_inst_r/topview_trans_inst0/i___12_i_30__1_n_0
    SLICE_X18Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.154 r  topview_inst_r/topview_trans_inst0/i___13_i_24__1/CO[3]
                         net (fo=1, routed)           0.000    49.154    topview_inst_r/topview_trans_inst0/i___13_i_24__1_n_0
    SLICE_X18Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.271 r  topview_inst_r/topview_trans_inst0/i___14_i_18__1/CO[3]
                         net (fo=1, routed)           0.009    49.280    topview_inst_r/topview_trans_inst0/i___14_i_18__1_n_0
    SLICE_X18Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.397 r  topview_inst_r/topview_trans_inst0/i___14_i_13__1/CO[3]
                         net (fo=1, routed)           0.000    49.397    topview_inst_r/topview_trans_inst0/i___14_i_13__1_n_0
    SLICE_X18Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.514 r  topview_inst_r/topview_trans_inst0/i___14_i_8__1/CO[3]
                         net (fo=1, routed)           0.000    49.514    topview_inst_r/topview_trans_inst0/i___14_i_8__1_n_0
    SLICE_X18Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.631 r  topview_inst_r/topview_trans_inst0/i___14_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    49.631    topview_inst_r/topview_trans_inst0/i___14_i_3__1_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.748 r  topview_inst_r/topview_trans_inst0/i___14_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    49.748    topview_inst_r/topview_trans_inst0/i___14_i_2__1_n_0
    SLICE_X18Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    50.002 r  topview_inst_r/topview_trans_inst0/i___14_i_1__1/CO[0]
                         net (fo=52, routed)          0.776    50.777    topview_inst_r/topview_trans_inst0/h11[14]
    SLICE_X19Y29         LUT4 (Prop_lut4_I0_O)        0.367    51.144 r  topview_inst_r/topview_trans_inst0/i___75/O
                         net (fo=1, routed)           0.000    51.144    topview_inst_r/topview_trans_inst0/i___75_n_0
    SLICE_X19Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.694 r  topview_inst_r/topview_trans_inst0/i___10_i_35__1/CO[3]
                         net (fo=1, routed)           0.000    51.694    topview_inst_r/topview_trans_inst0/i___10_i_35__1_n_0
    SLICE_X19Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.808 r  topview_inst_r/topview_trans_inst0/i___11_i_30__1/CO[3]
                         net (fo=1, routed)           0.000    51.808    topview_inst_r/topview_trans_inst0/i___11_i_30__1_n_0
    SLICE_X19Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.922 r  topview_inst_r/topview_trans_inst0/i___12_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    51.922    topview_inst_r/topview_trans_inst0/i___12_i_25__1_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.036 r  topview_inst_r/topview_trans_inst0/i___13_i_19__1/CO[3]
                         net (fo=1, routed)           0.000    52.036    topview_inst_r/topview_trans_inst0/i___13_i_19__1_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.150 r  topview_inst_r/topview_trans_inst0/i___13_i_14__1/CO[3]
                         net (fo=1, routed)           0.000    52.150    topview_inst_r/topview_trans_inst0/i___13_i_14__1_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.264 r  topview_inst_r/topview_trans_inst0/i___13_i_9__1/CO[3]
                         net (fo=1, routed)           0.000    52.264    topview_inst_r/topview_trans_inst0/i___13_i_9__1_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.378 r  topview_inst_r/topview_trans_inst0/i___13_i_4__1/CO[3]
                         net (fo=1, routed)           0.000    52.378    topview_inst_r/topview_trans_inst0/i___13_i_4__1_n_0
    SLICE_X19Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.492 r  topview_inst_r/topview_trans_inst0/i___13_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    52.492    topview_inst_r/topview_trans_inst0/i___13_i_2__1_n_0
    SLICE_X19Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.649 r  topview_inst_r/topview_trans_inst0/i___13_i_1__1/CO[1]
                         net (fo=54, routed)          1.168    53.817    topview_inst_r/topview_trans_inst0/h11[13]
    SLICE_X20Y26         LUT4 (Prop_lut4_I0_O)        0.329    54.146 r  topview_inst_r/topview_trans_inst0/i___74/O
                         net (fo=1, routed)           0.000    54.146    topview_inst_r/topview_trans_inst0/i___74_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.679 r  topview_inst_r/topview_trans_inst0/i___9_i_35__1/CO[3]
                         net (fo=1, routed)           0.000    54.679    topview_inst_r/topview_trans_inst0/i___9_i_35__1_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.796 r  topview_inst_r/topview_trans_inst0/i___10_i_30__1/CO[3]
                         net (fo=1, routed)           0.000    54.796    topview_inst_r/topview_trans_inst0/i___10_i_30__1_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.913 r  topview_inst_r/topview_trans_inst0/i___11_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    54.913    topview_inst_r/topview_trans_inst0/i___11_i_25__1_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.030 r  topview_inst_r/topview_trans_inst0/i___12_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    55.030    topview_inst_r/topview_trans_inst0/i___12_i_20__1_n_0
    SLICE_X20Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.147 r  topview_inst_r/topview_trans_inst0/i___12_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    55.147    topview_inst_r/topview_trans_inst0/i___12_i_15__1_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.264 r  topview_inst_r/topview_trans_inst0/i___12_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    55.264    topview_inst_r/topview_trans_inst0/i___12_i_10__1_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.381 r  topview_inst_r/topview_trans_inst0/i___12_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    55.381    topview_inst_r/topview_trans_inst0/i___12_i_5__1_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.498 r  topview_inst_r/topview_trans_inst0/i___12_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    55.498    topview_inst_r/topview_trans_inst0/i___12_i_2__1_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.655 r  topview_inst_r/topview_trans_inst0/i___12_i_1__1/CO[1]
                         net (fo=54, routed)          1.108    56.763    topview_inst_r/topview_trans_inst0/h11[12]
    SLICE_X22Y25         LUT4 (Prop_lut4_I0_O)        0.332    57.095 r  topview_inst_r/topview_trans_inst0/i___73/O
                         net (fo=1, routed)           0.000    57.095    topview_inst_r/topview_trans_inst0/i___73_n_0
    SLICE_X22Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.628 r  topview_inst_r/topview_trans_inst0/i___8_i_35__1/CO[3]
                         net (fo=1, routed)           0.000    57.628    topview_inst_r/topview_trans_inst0/i___8_i_35__1_n_0
    SLICE_X22Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.745 r  topview_inst_r/topview_trans_inst0/i___9_i_30__1/CO[3]
                         net (fo=1, routed)           0.000    57.745    topview_inst_r/topview_trans_inst0/i___9_i_30__1_n_0
    SLICE_X22Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.862 r  topview_inst_r/topview_trans_inst0/i___10_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    57.862    topview_inst_r/topview_trans_inst0/i___10_i_25__1_n_0
    SLICE_X22Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.979 r  topview_inst_r/topview_trans_inst0/i___11_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    57.979    topview_inst_r/topview_trans_inst0/i___11_i_20__1_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.096 r  topview_inst_r/topview_trans_inst0/i___11_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    58.096    topview_inst_r/topview_trans_inst0/i___11_i_15__1_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.213 r  topview_inst_r/topview_trans_inst0/i___11_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    58.213    topview_inst_r/topview_trans_inst0/i___11_i_10__1_n_0
    SLICE_X22Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.330 r  topview_inst_r/topview_trans_inst0/i___11_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    58.330    topview_inst_r/topview_trans_inst0/i___11_i_5__1_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.447 r  topview_inst_r/topview_trans_inst0/i___11_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    58.447    topview_inst_r/topview_trans_inst0/i___11_i_2__1_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.604 r  topview_inst_r/topview_trans_inst0/i___11_i_1__1/CO[1]
                         net (fo=54, routed)          1.114    59.718    topview_inst_r/topview_trans_inst0/h11[11]
    SLICE_X24Y25         LUT4 (Prop_lut4_I0_O)        0.332    60.050 r  topview_inst_r/topview_trans_inst0/i___72/O
                         net (fo=1, routed)           0.000    60.050    topview_inst_r/topview_trans_inst0/i___72_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.600 r  topview_inst_r/topview_trans_inst0/i___7_i_35__1/CO[3]
                         net (fo=1, routed)           0.000    60.600    topview_inst_r/topview_trans_inst0/i___7_i_35__1_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.714 r  topview_inst_r/topview_trans_inst0/i___8_i_30__1/CO[3]
                         net (fo=1, routed)           0.000    60.714    topview_inst_r/topview_trans_inst0/i___8_i_30__1_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.828 r  topview_inst_r/topview_trans_inst0/i___9_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    60.828    topview_inst_r/topview_trans_inst0/i___9_i_25__1_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.942 r  topview_inst_r/topview_trans_inst0/i___10_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    60.942    topview_inst_r/topview_trans_inst0/i___10_i_20__1_n_0
    SLICE_X24Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.056 r  topview_inst_r/topview_trans_inst0/i___10_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    61.056    topview_inst_r/topview_trans_inst0/i___10_i_15__1_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.170 r  topview_inst_r/topview_trans_inst0/i___10_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    61.170    topview_inst_r/topview_trans_inst0/i___10_i_10__1_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.284 r  topview_inst_r/topview_trans_inst0/i___10_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    61.284    topview_inst_r/topview_trans_inst0/i___10_i_5__1_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.398 r  topview_inst_r/topview_trans_inst0/i___10_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    61.398    topview_inst_r/topview_trans_inst0/i___10_i_2__1_n_0
    SLICE_X24Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.555 r  topview_inst_r/topview_trans_inst0/i___10_i_1__1/CO[1]
                         net (fo=54, routed)          1.037    62.593    topview_inst_r/topview_trans_inst0/h11[10]
    SLICE_X27Y24         LUT4 (Prop_lut4_I0_O)        0.329    62.922 r  topview_inst_r/topview_trans_inst0/i___71/O
                         net (fo=1, routed)           0.000    62.922    topview_inst_r/topview_trans_inst0/i___71_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.472 r  topview_inst_r/topview_trans_inst0/i___6_i_35__1/CO[3]
                         net (fo=1, routed)           0.009    63.481    topview_inst_r/topview_trans_inst0/i___6_i_35__1_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.595 r  topview_inst_r/topview_trans_inst0/i___7_i_30__1/CO[3]
                         net (fo=1, routed)           0.000    63.595    topview_inst_r/topview_trans_inst0/i___7_i_30__1_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.709 r  topview_inst_r/topview_trans_inst0/i___8_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    63.709    topview_inst_r/topview_trans_inst0/i___8_i_25__1_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.823 r  topview_inst_r/topview_trans_inst0/i___9_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    63.823    topview_inst_r/topview_trans_inst0/i___9_i_20__1_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.937 r  topview_inst_r/topview_trans_inst0/i___9_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    63.937    topview_inst_r/topview_trans_inst0/i___9_i_15__1_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.051 r  topview_inst_r/topview_trans_inst0/i___9_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    64.051    topview_inst_r/topview_trans_inst0/i___9_i_10__1_n_0
    SLICE_X27Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.165 r  topview_inst_r/topview_trans_inst0/i___9_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    64.165    topview_inst_r/topview_trans_inst0/i___9_i_5__1_n_0
    SLICE_X27Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.279 r  topview_inst_r/topview_trans_inst0/i___9_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    64.279    topview_inst_r/topview_trans_inst0/i___9_i_2__1_n_0
    SLICE_X27Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.436 r  topview_inst_r/topview_trans_inst0/i___9_i_1__1/CO[1]
                         net (fo=54, routed)          1.131    65.567    topview_inst_r/topview_trans_inst0/h11[9]
    SLICE_X26Y18         LUT4 (Prop_lut4_I0_O)        0.329    65.896 r  topview_inst_r/topview_trans_inst0/i___70/O
                         net (fo=1, routed)           0.000    65.896    topview_inst_r/topview_trans_inst0/i___70_n_0
    SLICE_X26Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    66.429 r  topview_inst_r/topview_trans_inst0/i___5_i_35__1/CO[3]
                         net (fo=1, routed)           0.000    66.429    topview_inst_r/topview_trans_inst0/i___5_i_35__1_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.546 r  topview_inst_r/topview_trans_inst0/i___6_i_30__1/CO[3]
                         net (fo=1, routed)           0.000    66.546    topview_inst_r/topview_trans_inst0/i___6_i_30__1_n_0
    SLICE_X26Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.663 r  topview_inst_r/topview_trans_inst0/i___7_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    66.663    topview_inst_r/topview_trans_inst0/i___7_i_25__1_n_0
    SLICE_X26Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.780 r  topview_inst_r/topview_trans_inst0/i___8_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    66.780    topview_inst_r/topview_trans_inst0/i___8_i_20__1_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.897 r  topview_inst_r/topview_trans_inst0/i___8_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    66.897    topview_inst_r/topview_trans_inst0/i___8_i_15__1_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.014 r  topview_inst_r/topview_trans_inst0/i___8_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    67.014    topview_inst_r/topview_trans_inst0/i___8_i_10__1_n_0
    SLICE_X26Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.131 r  topview_inst_r/topview_trans_inst0/i___8_i_5__1/CO[3]
                         net (fo=1, routed)           0.009    67.140    topview_inst_r/topview_trans_inst0/i___8_i_5__1_n_0
    SLICE_X26Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.257 r  topview_inst_r/topview_trans_inst0/i___8_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    67.257    topview_inst_r/topview_trans_inst0/i___8_i_2__1_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.414 r  topview_inst_r/topview_trans_inst0/i___8_i_1__1/CO[1]
                         net (fo=54, routed)          0.683    68.096    topview_inst_r/topview_trans_inst0/h11[8]
    SLICE_X26Y27         LUT4 (Prop_lut4_I0_O)        0.332    68.428 r  topview_inst_r/topview_trans_inst0/i___69/O
                         net (fo=1, routed)           0.000    68.428    topview_inst_r/topview_trans_inst0/i___69_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.961 r  topview_inst_r/topview_trans_inst0/i___4_i_35__1/CO[3]
                         net (fo=1, routed)           0.000    68.961    topview_inst_r/topview_trans_inst0/i___4_i_35__1_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.078 r  topview_inst_r/topview_trans_inst0/i___5_i_30__1/CO[3]
                         net (fo=1, routed)           0.000    69.078    topview_inst_r/topview_trans_inst0/i___5_i_30__1_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.195 r  topview_inst_r/topview_trans_inst0/i___6_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    69.195    topview_inst_r/topview_trans_inst0/i___6_i_25__1_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.312 r  topview_inst_r/topview_trans_inst0/i___7_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    69.312    topview_inst_r/topview_trans_inst0/i___7_i_20__1_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.429 r  topview_inst_r/topview_trans_inst0/i___7_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    69.429    topview_inst_r/topview_trans_inst0/i___7_i_15__1_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.546 r  topview_inst_r/topview_trans_inst0/i___7_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    69.546    topview_inst_r/topview_trans_inst0/i___7_i_10__1_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.663 r  topview_inst_r/topview_trans_inst0/i___7_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    69.663    topview_inst_r/topview_trans_inst0/i___7_i_5__1_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.780 r  topview_inst_r/topview_trans_inst0/i___7_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    69.780    topview_inst_r/topview_trans_inst0/i___7_i_2__1_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.937 r  topview_inst_r/topview_trans_inst0/i___7_i_1__1/CO[1]
                         net (fo=54, routed)          1.183    71.121    topview_inst_r/topview_trans_inst0/h11[7]
    SLICE_X25Y25         LUT4 (Prop_lut4_I0_O)        0.332    71.453 r  topview_inst_r/topview_trans_inst0/i___68/O
                         net (fo=1, routed)           0.000    71.453    topview_inst_r/topview_trans_inst0/i___68_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.003 r  topview_inst_r/topview_trans_inst0/i___3_i_35__1/CO[3]
                         net (fo=1, routed)           0.000    72.003    topview_inst_r/topview_trans_inst0/i___3_i_35__1_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.117 r  topview_inst_r/topview_trans_inst0/i___4_i_30__1/CO[3]
                         net (fo=1, routed)           0.000    72.117    topview_inst_r/topview_trans_inst0/i___4_i_30__1_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.231 r  topview_inst_r/topview_trans_inst0/i___5_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    72.231    topview_inst_r/topview_trans_inst0/i___5_i_25__1_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.345 r  topview_inst_r/topview_trans_inst0/i___6_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    72.345    topview_inst_r/topview_trans_inst0/i___6_i_20__1_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.459 r  topview_inst_r/topview_trans_inst0/i___6_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    72.459    topview_inst_r/topview_trans_inst0/i___6_i_15__1_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.573 r  topview_inst_r/topview_trans_inst0/i___6_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    72.573    topview_inst_r/topview_trans_inst0/i___6_i_10__1_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.687 r  topview_inst_r/topview_trans_inst0/i___6_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    72.687    topview_inst_r/topview_trans_inst0/i___6_i_5__1_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.801 r  topview_inst_r/topview_trans_inst0/i___6_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    72.801    topview_inst_r/topview_trans_inst0/i___6_i_2__1_n_0
    SLICE_X25Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.958 r  topview_inst_r/topview_trans_inst0/i___6_i_1__1/CO[1]
                         net (fo=54, routed)          1.103    74.060    topview_inst_r/topview_trans_inst0/h11[6]
    SLICE_X23Y30         LUT4 (Prop_lut4_I0_O)        0.329    74.389 r  topview_inst_r/topview_trans_inst0/i___67/O
                         net (fo=1, routed)           0.000    74.389    topview_inst_r/topview_trans_inst0/i___67_n_0
    SLICE_X23Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.939 r  topview_inst_r/topview_trans_inst0/i___2_i_35__1/CO[3]
                         net (fo=1, routed)           0.000    74.939    topview_inst_r/topview_trans_inst0/i___2_i_35__1_n_0
    SLICE_X23Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.053 r  topview_inst_r/topview_trans_inst0/i___3_i_30__1/CO[3]
                         net (fo=1, routed)           0.000    75.053    topview_inst_r/topview_trans_inst0/i___3_i_30__1_n_0
    SLICE_X23Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.167 r  topview_inst_r/topview_trans_inst0/i___4_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    75.167    topview_inst_r/topview_trans_inst0/i___4_i_25__1_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.281 r  topview_inst_r/topview_trans_inst0/i___5_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    75.281    topview_inst_r/topview_trans_inst0/i___5_i_20__1_n_0
    SLICE_X23Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.395 r  topview_inst_r/topview_trans_inst0/i___5_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    75.395    topview_inst_r/topview_trans_inst0/i___5_i_15__1_n_0
    SLICE_X23Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.509 r  topview_inst_r/topview_trans_inst0/i___5_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    75.509    topview_inst_r/topview_trans_inst0/i___5_i_10__1_n_0
    SLICE_X23Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.623 r  topview_inst_r/topview_trans_inst0/i___5_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    75.623    topview_inst_r/topview_trans_inst0/i___5_i_5__1_n_0
    SLICE_X23Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.737 r  topview_inst_r/topview_trans_inst0/i___5_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    75.737    topview_inst_r/topview_trans_inst0/i___5_i_2__1_n_0
    SLICE_X23Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.894 r  topview_inst_r/topview_trans_inst0/i___5_i_1__1/CO[1]
                         net (fo=54, routed)          0.941    76.835    topview_inst_r/topview_trans_inst0/h11[5]
    SLICE_X21Y33         LUT4 (Prop_lut4_I0_O)        0.329    77.164 r  topview_inst_r/topview_trans_inst0/i___66/O
                         net (fo=1, routed)           0.000    77.164    topview_inst_r/topview_trans_inst0/i___66_n_0
    SLICE_X21Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.714 r  topview_inst_r/topview_trans_inst0/i___1_i_53__1/CO[3]
                         net (fo=1, routed)           0.000    77.714    topview_inst_r/topview_trans_inst0/i___1_i_53__1_n_0
    SLICE_X21Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.828 r  topview_inst_r/topview_trans_inst0/i___2_i_30__1/CO[3]
                         net (fo=1, routed)           0.000    77.828    topview_inst_r/topview_trans_inst0/i___2_i_30__1_n_0
    SLICE_X21Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.942 r  topview_inst_r/topview_trans_inst0/i___3_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    77.942    topview_inst_r/topview_trans_inst0/i___3_i_25__1_n_0
    SLICE_X21Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.056 r  topview_inst_r/topview_trans_inst0/i___4_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    78.056    topview_inst_r/topview_trans_inst0/i___4_i_20__1_n_0
    SLICE_X21Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.170 r  topview_inst_r/topview_trans_inst0/i___4_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    78.170    topview_inst_r/topview_trans_inst0/i___4_i_15__1_n_0
    SLICE_X21Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.284 r  topview_inst_r/topview_trans_inst0/i___4_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    78.284    topview_inst_r/topview_trans_inst0/i___4_i_10__1_n_0
    SLICE_X21Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.398 r  topview_inst_r/topview_trans_inst0/i___4_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    78.398    topview_inst_r/topview_trans_inst0/i___4_i_5__1_n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.512 r  topview_inst_r/topview_trans_inst0/i___4_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    78.512    topview_inst_r/topview_trans_inst0/i___4_i_2__1_n_0
    SLICE_X21Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.669 r  topview_inst_r/topview_trans_inst0/i___4_i_1__1/CO[1]
                         net (fo=54, routed)          1.026    79.695    topview_inst_r/topview_trans_inst0/h11[4]
    SLICE_X18Y30         LUT4 (Prop_lut4_I0_O)        0.329    80.024 r  topview_inst_r/topview_trans_inst0/i___65/O
                         net (fo=1, routed)           0.000    80.024    topview_inst_r/topview_trans_inst0/i___65_n_0
    SLICE_X18Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.557 r  topview_inst_r/topview_trans_inst0/i___1_i_48__1/CO[3]
                         net (fo=1, routed)           0.000    80.557    topview_inst_r/topview_trans_inst0/i___1_i_48__1_n_0
    SLICE_X18Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.674 r  topview_inst_r/topview_trans_inst0/i___1_i_37__1/CO[3]
                         net (fo=1, routed)           0.000    80.674    topview_inst_r/topview_trans_inst0/i___1_i_37__1_n_0
    SLICE_X18Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.791 r  topview_inst_r/topview_trans_inst0/i___2_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    80.791    topview_inst_r/topview_trans_inst0/i___2_i_25__1_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.908 r  topview_inst_r/topview_trans_inst0/i___3_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    80.908    topview_inst_r/topview_trans_inst0/i___3_i_20__1_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.025 r  topview_inst_r/topview_trans_inst0/i___3_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    81.025    topview_inst_r/topview_trans_inst0/i___3_i_15__1_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.142 r  topview_inst_r/topview_trans_inst0/i___3_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    81.142    topview_inst_r/topview_trans_inst0/i___3_i_10__1_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.259 r  topview_inst_r/topview_trans_inst0/i___3_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    81.259    topview_inst_r/topview_trans_inst0/i___3_i_5__1_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.376 r  topview_inst_r/topview_trans_inst0/i___3_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    81.376    topview_inst_r/topview_trans_inst0/i___3_i_2__1_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.533 r  topview_inst_r/topview_trans_inst0/i___3_i_1__1/CO[1]
                         net (fo=54, routed)          0.940    82.473    topview_inst_r/topview_trans_inst0/h11[3]
    SLICE_X17Y33         LUT4 (Prop_lut4_I0_O)        0.332    82.805 r  topview_inst_r/topview_trans_inst0/i___64/O
                         net (fo=1, routed)           0.000    82.805    topview_inst_r/topview_trans_inst0/i___64_n_0
    SLICE_X17Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.355 r  topview_inst_r/topview_trans_inst0/i___1_i_43__1/CO[3]
                         net (fo=1, routed)           0.000    83.355    topview_inst_r/topview_trans_inst0/i___1_i_43__1_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.469 r  topview_inst_r/topview_trans_inst0/i___1_i_32__1/CO[3]
                         net (fo=1, routed)           0.000    83.469    topview_inst_r/topview_trans_inst0/i___1_i_32__1_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.583 r  topview_inst_r/topview_trans_inst0/i___1_i_26__1/CO[3]
                         net (fo=1, routed)           0.000    83.583    topview_inst_r/topview_trans_inst0/i___1_i_26__1_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.697 r  topview_inst_r/topview_trans_inst0/i___2_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    83.697    topview_inst_r/topview_trans_inst0/i___2_i_20__1_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.811 r  topview_inst_r/topview_trans_inst0/i___2_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    83.811    topview_inst_r/topview_trans_inst0/i___2_i_15__1_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.925 r  topview_inst_r/topview_trans_inst0/i___2_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    83.925    topview_inst_r/topview_trans_inst0/i___2_i_10__1_n_0
    SLICE_X17Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.039 r  topview_inst_r/topview_trans_inst0/i___2_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    84.039    topview_inst_r/topview_trans_inst0/i___2_i_5__1_n_0
    SLICE_X17Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.153 r  topview_inst_r/topview_trans_inst0/i___2_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    84.153    topview_inst_r/topview_trans_inst0/i___2_i_2__1_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.310 r  topview_inst_r/topview_trans_inst0/i___2_i_1__1/CO[1]
                         net (fo=54, routed)          0.881    85.191    topview_inst_r/topview_trans_inst0/h11[2]
    SLICE_X16Y38         LUT4 (Prop_lut4_I0_O)        0.329    85.520 r  topview_inst_r/topview_trans_inst0/i___63/O
                         net (fo=1, routed)           0.000    85.520    topview_inst_r/topview_trans_inst0/i___63_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.053 r  topview_inst_r/topview_trans_inst0/i___1_i_42__1/CO[3]
                         net (fo=1, routed)           0.000    86.053    topview_inst_r/topview_trans_inst0/i___1_i_42__1_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.170 r  topview_inst_r/topview_trans_inst0/i___1_i_31__1/CO[3]
                         net (fo=1, routed)           0.000    86.170    topview_inst_r/topview_trans_inst0/i___1_i_31__1_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.287 r  topview_inst_r/topview_trans_inst0/i___1_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    86.287    topview_inst_r/topview_trans_inst0/i___1_i_25__1_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.404 r  topview_inst_r/topview_trans_inst0/i___1_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    86.404    topview_inst_r/topview_trans_inst0/i___1_i_20__1_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.521 r  topview_inst_r/topview_trans_inst0/i___1_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    86.521    topview_inst_r/topview_trans_inst0/i___1_i_15__1_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.638 r  topview_inst_r/topview_trans_inst0/i___1_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    86.638    topview_inst_r/topview_trans_inst0/i___1_i_10__1_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.755 r  topview_inst_r/topview_trans_inst0/i___1_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    86.755    topview_inst_r/topview_trans_inst0/i___1_i_5__1_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.872 r  topview_inst_r/topview_trans_inst0/i___1_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    86.872    topview_inst_r/topview_trans_inst0/i___1_i_2__1_n_0
    SLICE_X16Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.029 r  topview_inst_r/topview_trans_inst0/i___1_i_1__1/CO[1]
                         net (fo=54, routed)          1.090    88.118    topview_inst_r/topview_trans_inst0/h11[1]
    SLICE_X15Y36         LUT3 (Prop_lut3_I0_O)        0.332    88.450 r  topview_inst_r/topview_trans_inst0/i___124_i_42__1/O
                         net (fo=1, routed)           0.000    88.450    topview_inst_r/topview_trans_inst0/i___124_i_42__1_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.000 r  topview_inst_r/topview_trans_inst0/i___124_i_34__1/CO[3]
                         net (fo=1, routed)           0.000    89.000    topview_inst_r/topview_trans_inst0/i___124_i_34__1_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.114 r  topview_inst_r/topview_trans_inst0/i___124_i_29__1/CO[3]
                         net (fo=1, routed)           0.000    89.114    topview_inst_r/topview_trans_inst0/i___124_i_29__1_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.228 r  topview_inst_r/topview_trans_inst0/i___124_i_24__1/CO[3]
                         net (fo=1, routed)           0.000    89.228    topview_inst_r/topview_trans_inst0/i___124_i_24__1_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.342 r  topview_inst_r/topview_trans_inst0/i___124_i_19__1/CO[3]
                         net (fo=1, routed)           0.000    89.342    topview_inst_r/topview_trans_inst0/i___124_i_19__1_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.456 r  topview_inst_r/topview_trans_inst0/i___124_i_14__1/CO[3]
                         net (fo=1, routed)           0.000    89.456    topview_inst_r/topview_trans_inst0/i___124_i_14__1_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.570 r  topview_inst_r/topview_trans_inst0/i___124_i_9__1/CO[3]
                         net (fo=1, routed)           0.000    89.570    topview_inst_r/topview_trans_inst0/i___124_i_9__1_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.684 r  topview_inst_r/topview_trans_inst0/i___124_i_4__1/CO[3]
                         net (fo=1, routed)           0.000    89.684    topview_inst_r/topview_trans_inst0/i___124_i_4__1_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.798 r  topview_inst_r/topview_trans_inst0/i___124_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    89.798    topview_inst_r/topview_trans_inst0/i___124_i_2__1_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    90.069 r  topview_inst_r/topview_trans_inst0/i___124_i_1__1/CO[0]
                         net (fo=1, routed)           0.751    90.820    topview_inst_r/topview_trans_inst0/h11[0]
    SLICE_X19Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.905    91.725 r  topview_inst_r/topview_trans_inst0/h1_reg[3]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    91.725    topview_inst_r/topview_trans_inst0/h1_reg[3]_i_1__1_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.839 r  topview_inst_r/topview_trans_inst0/h1_reg[7]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    91.839    topview_inst_r/topview_trans_inst0/h1_reg[7]_i_1__1_n_0
    SLICE_X19Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.953 r  topview_inst_r/topview_trans_inst0/h1_reg[11]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    91.953    topview_inst_r/topview_trans_inst0/h1_reg[11]_i_1__1_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.067 r  topview_inst_r/topview_trans_inst0/h1_reg[15]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    92.067    topview_inst_r/topview_trans_inst0/h1_reg[15]_i_1__1_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.181 r  topview_inst_r/topview_trans_inst0/h1_reg[19]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    92.181    topview_inst_r/topview_trans_inst0/h1_reg[19]_i_1__1_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.295 r  topview_inst_r/topview_trans_inst0/h1_reg[23]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    92.295    topview_inst_r/topview_trans_inst0/h1_reg[23]_i_1__1_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.409 r  topview_inst_r/topview_trans_inst0/h1_reg[27]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    92.409    topview_inst_r/topview_trans_inst0/h1_reg[27]_i_1__1_n_0
    SLICE_X19Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    92.722 r  topview_inst_r/topview_trans_inst0/h1_reg[31]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    92.722    topview_inst_r/topview_trans_inst0/p_0_in[31]
    SLICE_X19Y46         FDRE                                         r  topview_inst_r/topview_trans_inst0/h1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    83.333 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.612    84.946    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    81.520 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    83.245    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.336 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=3457, routed)        1.577    84.914    topview_inst_r/topview_trans_inst0/clk_out2
    SLICE_X19Y46         FDRE                                         r  topview_inst_r/topview_trans_inst0/h1_reg[31]/C
                         clock pessimism              0.115    85.028    
                         clock uncertainty           -0.184    84.844    
    SLICE_X19Y46         FDRE (Setup_fdre_C_D)        0.062    84.906    topview_inst_r/topview_trans_inst0/h1_reg[31]
  -------------------------------------------------------------------
                         required time                         84.906    
                         arrival time                         -92.722    
  -------------------------------------------------------------------
                         slack                                 -7.816    

Slack (VIOLATED) :        -7.742ns  (required time - arrival time)
  Source:                 topview_inst_r/topview_trans_inst0/g0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            topview_inst_r/topview_trans_inst0/h1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out2_clk_wiz_0 rise@83.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        90.900ns  (logic 56.819ns (62.507%)  route 34.081ns (37.493%))
  Logic Levels:           288  (CARRY4=255 LUT1=1 LUT2=1 LUT3=15 LUT4=16)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.580ns = ( 84.914 - 83.333 ) 
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.806     1.806    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=3457, routed)        1.745     1.748    topview_inst_r/topview_trans_inst0/clk_out2
    SLICE_X18Y16         FDRE                                         r  topview_inst_r/topview_trans_inst0/g0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y16         FDRE (Prop_fdre_C_Q)         0.518     2.266 f  topview_inst_r/topview_trans_inst0/g0_reg[3]/Q
                         net (fo=69, routed)          0.347     2.613    topview_inst_r/topview_trans_inst0/g0_reg__0[3]
    SLICE_X18Y17         LUT1 (Prop_lut1_I0_O)        0.124     2.737 r  topview_inst_r/topview_trans_inst0/i___63_i_2__1/O
                         net (fo=1, routed)           0.333     3.070    topview_inst_r/topview_trans_inst0/i___63_i_2__1_n_0
    SLICE_X19Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.650 r  topview_inst_r/topview_trans_inst0/i___63_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     3.650    topview_inst_r/topview_trans_inst0/i___63_i_1__1_n_0
    SLICE_X19Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.764 r  topview_inst_r/topview_trans_inst0/i___67_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     3.764    topview_inst_r/topview_trans_inst0/i___67_i_1__1_n_0
    SLICE_X19Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.878 r  topview_inst_r/topview_trans_inst0/i___71_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     3.878    topview_inst_r/topview_trans_inst0/i___71_i_1__1_n_0
    SLICE_X19Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.992 r  topview_inst_r/topview_trans_inst0/i___75_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     3.992    topview_inst_r/topview_trans_inst0/i___75_i_1__1_n_0
    SLICE_X19Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.220 f  topview_inst_r/topview_trans_inst0/i___79_i_1__1/CO[2]
                         net (fo=25, routed)          0.707     4.927    topview_inst_r/topview_trans_inst0/i___79_i_1__1_n_1
    SLICE_X8Y22          LUT2 (Prop_lut2_I1_O)        0.313     5.240 r  topview_inst_r/topview_trans_inst0/i___31_i_29__1/O
                         net (fo=1, routed)           0.000     5.240    topview_inst_r/topview_trans_inst0/i___31_i_29__1_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.753 r  topview_inst_r/topview_trans_inst0/i___31_i_16__1/CO[3]
                         net (fo=1, routed)           0.000     5.753    topview_inst_r/topview_trans_inst0/i___31_i_16__1_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.870 r  topview_inst_r/topview_trans_inst0/i___31_i_7__1/CO[3]
                         net (fo=1, routed)           0.000     5.870    topview_inst_r/topview_trans_inst0/i___31_i_7__1_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.987 r  topview_inst_r/topview_trans_inst0/i___31_i_2__1/CO[3]
                         net (fo=1, routed)           0.009     5.996    topview_inst_r/topview_trans_inst0/i___31_i_2__1_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.225 r  topview_inst_r/topview_trans_inst0/i___31_i_1__1/CO[2]
                         net (fo=18, routed)          0.812     7.037    topview_inst_r/topview_trans_inst0/h11[31]
    SLICE_X6Y25          LUT3 (Prop_lut3_I0_O)        0.310     7.347 r  topview_inst_r/topview_trans_inst0/i___100/O
                         net (fo=1, routed)           0.000     7.347    topview_inst_r/topview_trans_inst0/i___100_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.880 r  topview_inst_r/topview_trans_inst0/i___27_i_34__1/CO[3]
                         net (fo=1, routed)           0.000     7.880    topview_inst_r/topview_trans_inst0/i___27_i_34__1_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.997 r  topview_inst_r/topview_trans_inst0/i___28_i_10__1/CO[3]
                         net (fo=1, routed)           0.000     7.997    topview_inst_r/topview_trans_inst0/i___28_i_10__1_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.114 r  topview_inst_r/topview_trans_inst0/i___29_i_4__1/CO[3]
                         net (fo=1, routed)           0.000     8.114    topview_inst_r/topview_trans_inst0/i___29_i_4__1_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.231 r  topview_inst_r/topview_trans_inst0/i___30_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     8.231    topview_inst_r/topview_trans_inst0/i___30_i_2__1_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.485 r  topview_inst_r/topview_trans_inst0/i___30_i_1__1/CO[0]
                         net (fo=20, routed)          1.022     9.507    topview_inst_r/topview_trans_inst0/h11[30]
    SLICE_X10Y27         LUT3 (Prop_lut3_I0_O)        0.367     9.874 r  topview_inst_r/topview_trans_inst0/i___101/O
                         net (fo=1, routed)           0.000     9.874    topview_inst_r/topview_trans_inst0/i___101_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.407 r  topview_inst_r/topview_trans_inst0/i___27_i_29__1/CO[3]
                         net (fo=1, routed)           0.000    10.407    topview_inst_r/topview_trans_inst0/i___27_i_29__1_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.524 r  topview_inst_r/topview_trans_inst0/i___27_i_18__1/CO[3]
                         net (fo=1, routed)           0.000    10.524    topview_inst_r/topview_trans_inst0/i___27_i_18__1_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.641 r  topview_inst_r/topview_trans_inst0/i___28_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    10.641    topview_inst_r/topview_trans_inst0/i___28_i_5__1_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.758 r  topview_inst_r/topview_trans_inst0/i___29_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.758    topview_inst_r/topview_trans_inst0/i___29_i_2__1_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.915 r  topview_inst_r/topview_trans_inst0/i___29_i_1__1/CO[1]
                         net (fo=22, routed)          0.884    11.798    topview_inst_r/topview_trans_inst0/h11[29]
    SLICE_X8Y26          LUT3 (Prop_lut3_I0_O)        0.332    12.130 r  topview_inst_r/topview_trans_inst0/i___102/O
                         net (fo=1, routed)           0.000    12.130    topview_inst_r/topview_trans_inst0/i___102_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.663 r  topview_inst_r/topview_trans_inst0/i___27_i_24__1/CO[3]
                         net (fo=1, routed)           0.000    12.663    topview_inst_r/topview_trans_inst0/i___27_i_24__1_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.780 r  topview_inst_r/topview_trans_inst0/i___27_i_13__1/CO[3]
                         net (fo=1, routed)           0.000    12.780    topview_inst_r/topview_trans_inst0/i___27_i_13__1_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.897 r  topview_inst_r/topview_trans_inst0/i___27_i_7__1/CO[3]
                         net (fo=1, routed)           0.000    12.897    topview_inst_r/topview_trans_inst0/i___27_i_7__1_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.014 r  topview_inst_r/topview_trans_inst0/i___28_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    13.014    topview_inst_r/topview_trans_inst0/i___28_i_2__1_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.243 r  topview_inst_r/topview_trans_inst0/i___28_i_1__1/CO[2]
                         net (fo=24, routed)          1.065    14.309    topview_inst_r/topview_trans_inst0/h11[28]
    SLICE_X11Y20         LUT3 (Prop_lut3_I0_O)        0.310    14.619 r  topview_inst_r/topview_trans_inst0/i___103/O
                         net (fo=1, routed)           0.000    14.619    topview_inst_r/topview_trans_inst0/i___103_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.169 r  topview_inst_r/topview_trans_inst0/i___27_i_23__1/CO[3]
                         net (fo=1, routed)           0.000    15.169    topview_inst_r/topview_trans_inst0/i___27_i_23__1_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.283 r  topview_inst_r/topview_trans_inst0/i___27_i_12__1/CO[3]
                         net (fo=1, routed)           0.000    15.283    topview_inst_r/topview_trans_inst0/i___27_i_12__1_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.397 r  topview_inst_r/topview_trans_inst0/i___27_i_6__1/CO[3]
                         net (fo=1, routed)           0.000    15.397    topview_inst_r/topview_trans_inst0/i___27_i_6__1_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.511 r  topview_inst_r/topview_trans_inst0/i___27_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    15.511    topview_inst_r/topview_trans_inst0/i___27_i_2__1_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.625 r  topview_inst_r/topview_trans_inst0/i___27_i_1__1/CO[3]
                         net (fo=26, routed)          1.182    16.807    topview_inst_r/topview_trans_inst0/h11[27]
    SLICE_X10Y21         LUT3 (Prop_lut3_I0_O)        0.124    16.931 r  topview_inst_r/topview_trans_inst0/i___104/O
                         net (fo=1, routed)           0.000    16.931    topview_inst_r/topview_trans_inst0/i___104_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.464 r  topview_inst_r/topview_trans_inst0/i___23_i_39__1/CO[3]
                         net (fo=1, routed)           0.000    17.464    topview_inst_r/topview_trans_inst0/i___23_i_39__1_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.581 r  topview_inst_r/topview_trans_inst0/i___24_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    17.581    topview_inst_r/topview_trans_inst0/i___24_i_15__1_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.698 r  topview_inst_r/topview_trans_inst0/i___25_i_9__1/CO[3]
                         net (fo=1, routed)           0.000    17.698    topview_inst_r/topview_trans_inst0/i___25_i_9__1_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.815 r  topview_inst_r/topview_trans_inst0/i___26_i_3__1/CO[3]
                         net (fo=1, routed)           0.009    17.824    topview_inst_r/topview_trans_inst0/i___26_i_3__1_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.941 r  topview_inst_r/topview_trans_inst0/i___26_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    17.941    topview_inst_r/topview_trans_inst0/i___26_i_2__1_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.195 r  topview_inst_r/topview_trans_inst0/i___26_i_1__1/CO[0]
                         net (fo=28, routed)          0.965    19.160    topview_inst_r/topview_trans_inst0/h11[26]
    SLICE_X9Y23          LUT3 (Prop_lut3_I0_O)        0.367    19.527 r  topview_inst_r/topview_trans_inst0/i___105/O
                         net (fo=1, routed)           0.000    19.527    topview_inst_r/topview_trans_inst0/i___105_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.077 r  topview_inst_r/topview_trans_inst0/i___23_i_34__1/CO[3]
                         net (fo=1, routed)           0.000    20.077    topview_inst_r/topview_trans_inst0/i___23_i_34__1_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.191 r  topview_inst_r/topview_trans_inst0/i___23_i_23__1/CO[3]
                         net (fo=1, routed)           0.009    20.200    topview_inst_r/topview_trans_inst0/i___23_i_23__1_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.314 r  topview_inst_r/topview_trans_inst0/i___24_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    20.314    topview_inst_r/topview_trans_inst0/i___24_i_10__1_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.428 r  topview_inst_r/topview_trans_inst0/i___25_i_4__1/CO[3]
                         net (fo=1, routed)           0.000    20.428    topview_inst_r/topview_trans_inst0/i___25_i_4__1_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.542 r  topview_inst_r/topview_trans_inst0/i___25_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    20.542    topview_inst_r/topview_trans_inst0/i___25_i_2__1_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.699 r  topview_inst_r/topview_trans_inst0/i___25_i_1__1/CO[1]
                         net (fo=30, routed)          0.666    21.364    topview_inst_r/topview_trans_inst0/h11[25]
    SLICE_X9Y29          LUT3 (Prop_lut3_I0_O)        0.329    21.693 r  topview_inst_r/topview_trans_inst0/i___106/O
                         net (fo=1, routed)           0.000    21.693    topview_inst_r/topview_trans_inst0/i___106_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.243 r  topview_inst_r/topview_trans_inst0/i___23_i_29__1/CO[3]
                         net (fo=1, routed)           0.000    22.243    topview_inst_r/topview_trans_inst0/i___23_i_29__1_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.357 r  topview_inst_r/topview_trans_inst0/i___23_i_18__1/CO[3]
                         net (fo=1, routed)           0.000    22.357    topview_inst_r/topview_trans_inst0/i___23_i_18__1_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.471 r  topview_inst_r/topview_trans_inst0/i___23_i_12__1/CO[3]
                         net (fo=1, routed)           0.000    22.471    topview_inst_r/topview_trans_inst0/i___23_i_12__1_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.585 r  topview_inst_r/topview_trans_inst0/i___24_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    22.585    topview_inst_r/topview_trans_inst0/i___24_i_5__1_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.699 r  topview_inst_r/topview_trans_inst0/i___24_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    22.699    topview_inst_r/topview_trans_inst0/i___24_i_2__1_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    22.927 r  topview_inst_r/topview_trans_inst0/i___24_i_1__1/CO[2]
                         net (fo=32, routed)          0.893    23.820    topview_inst_r/topview_trans_inst0/h11[24]
    SLICE_X11Y26         LUT3 (Prop_lut3_I0_O)        0.313    24.133 r  topview_inst_r/topview_trans_inst0/i___107/O
                         net (fo=1, routed)           0.000    24.133    topview_inst_r/topview_trans_inst0/i___107_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.683 r  topview_inst_r/topview_trans_inst0/i___23_i_28__1/CO[3]
                         net (fo=1, routed)           0.000    24.683    topview_inst_r/topview_trans_inst0/i___23_i_28__1_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.797 r  topview_inst_r/topview_trans_inst0/i___23_i_17__1/CO[3]
                         net (fo=1, routed)           0.000    24.797    topview_inst_r/topview_trans_inst0/i___23_i_17__1_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.911 r  topview_inst_r/topview_trans_inst0/i___23_i_11__1/CO[3]
                         net (fo=1, routed)           0.000    24.911    topview_inst_r/topview_trans_inst0/i___23_i_11__1_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.025 r  topview_inst_r/topview_trans_inst0/i___23_i_6__1/CO[3]
                         net (fo=1, routed)           0.000    25.025    topview_inst_r/topview_trans_inst0/i___23_i_6__1_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.139 r  topview_inst_r/topview_trans_inst0/i___23_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    25.139    topview_inst_r/topview_trans_inst0/i___23_i_2__1_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.253 r  topview_inst_r/topview_trans_inst0/i___23_i_1__1/CO[3]
                         net (fo=34, routed)          1.227    26.480    topview_inst_r/topview_trans_inst0/h11[23]
    SLICE_X12Y25         LUT3 (Prop_lut3_I0_O)        0.124    26.604 r  topview_inst_r/topview_trans_inst0/i___108/O
                         net (fo=1, routed)           0.000    26.604    topview_inst_r/topview_trans_inst0/i___108_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.137 r  topview_inst_r/topview_trans_inst0/i___19_i_44__1/CO[3]
                         net (fo=1, routed)           0.000    27.137    topview_inst_r/topview_trans_inst0/i___19_i_44__1_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.254 r  topview_inst_r/topview_trans_inst0/i___20_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    27.254    topview_inst_r/topview_trans_inst0/i___20_i_20__1_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.371 r  topview_inst_r/topview_trans_inst0/i___21_i_14__1/CO[3]
                         net (fo=1, routed)           0.000    27.371    topview_inst_r/topview_trans_inst0/i___21_i_14__1_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.488 r  topview_inst_r/topview_trans_inst0/i___22_i_8__1/CO[3]
                         net (fo=1, routed)           0.000    27.488    topview_inst_r/topview_trans_inst0/i___22_i_8__1_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.605 r  topview_inst_r/topview_trans_inst0/i___22_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    27.605    topview_inst_r/topview_trans_inst0/i___22_i_3__1_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.722 r  topview_inst_r/topview_trans_inst0/i___22_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    27.722    topview_inst_r/topview_trans_inst0/i___22_i_2__1_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    27.976 r  topview_inst_r/topview_trans_inst0/i___22_i_1__1/CO[0]
                         net (fo=36, routed)          0.900    28.877    topview_inst_r/topview_trans_inst0/h11[22]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.367    29.244 r  topview_inst_r/topview_trans_inst0/i___109/O
                         net (fo=1, routed)           0.000    29.244    topview_inst_r/topview_trans_inst0/i___109_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.794 r  topview_inst_r/topview_trans_inst0/i___19_i_39__1/CO[3]
                         net (fo=1, routed)           0.000    29.794    topview_inst_r/topview_trans_inst0/i___19_i_39__1_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.908 r  topview_inst_r/topview_trans_inst0/i___19_i_28__1/CO[3]
                         net (fo=1, routed)           0.000    29.908    topview_inst_r/topview_trans_inst0/i___19_i_28__1_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.022 r  topview_inst_r/topview_trans_inst0/i___20_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    30.022    topview_inst_r/topview_trans_inst0/i___20_i_15__1_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.136 r  topview_inst_r/topview_trans_inst0/i___21_i_9__1/CO[3]
                         net (fo=1, routed)           0.000    30.136    topview_inst_r/topview_trans_inst0/i___21_i_9__1_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.250 r  topview_inst_r/topview_trans_inst0/i___21_i_4__1/CO[3]
                         net (fo=1, routed)           0.000    30.250    topview_inst_r/topview_trans_inst0/i___21_i_4__1_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.364 r  topview_inst_r/topview_trans_inst0/i___21_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    30.364    topview_inst_r/topview_trans_inst0/i___21_i_2__1_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.521 r  topview_inst_r/topview_trans_inst0/i___21_i_1__1/CO[1]
                         net (fo=38, routed)          1.049    31.570    topview_inst_r/topview_trans_inst0/h11[21]
    SLICE_X14Y24         LUT3 (Prop_lut3_I0_O)        0.329    31.899 r  topview_inst_r/topview_trans_inst0/i___110/O
                         net (fo=1, routed)           0.000    31.899    topview_inst_r/topview_trans_inst0/i___110_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.432 r  topview_inst_r/topview_trans_inst0/i___19_i_34__1/CO[3]
                         net (fo=1, routed)           0.009    32.441    topview_inst_r/topview_trans_inst0/i___19_i_34__1_n_0
    SLICE_X14Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.558 r  topview_inst_r/topview_trans_inst0/i___19_i_23__1/CO[3]
                         net (fo=1, routed)           0.000    32.558    topview_inst_r/topview_trans_inst0/i___19_i_23__1_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.675 r  topview_inst_r/topview_trans_inst0/i___19_i_17__1/CO[3]
                         net (fo=1, routed)           0.000    32.675    topview_inst_r/topview_trans_inst0/i___19_i_17__1_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.792 r  topview_inst_r/topview_trans_inst0/i___20_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    32.792    topview_inst_r/topview_trans_inst0/i___20_i_10__1_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.909 r  topview_inst_r/topview_trans_inst0/i___20_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    32.909    topview_inst_r/topview_trans_inst0/i___20_i_5__1_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.026 r  topview_inst_r/topview_trans_inst0/i___20_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    33.026    topview_inst_r/topview_trans_inst0/i___20_i_2__1_n_0
    SLICE_X14Y30         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    33.255 r  topview_inst_r/topview_trans_inst0/i___20_i_1__1/CO[2]
                         net (fo=40, routed)          1.070    34.325    topview_inst_r/topview_trans_inst0/h11[20]
    SLICE_X13Y20         LUT3 (Prop_lut3_I0_O)        0.310    34.635 r  topview_inst_r/topview_trans_inst0/i___111/O
                         net (fo=1, routed)           0.000    34.635    topview_inst_r/topview_trans_inst0/i___111_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.185 r  topview_inst_r/topview_trans_inst0/i___19_i_33__1/CO[3]
                         net (fo=1, routed)           0.000    35.185    topview_inst_r/topview_trans_inst0/i___19_i_33__1_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.299 r  topview_inst_r/topview_trans_inst0/i___19_i_22__1/CO[3]
                         net (fo=1, routed)           0.000    35.299    topview_inst_r/topview_trans_inst0/i___19_i_22__1_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.413 r  topview_inst_r/topview_trans_inst0/i___19_i_16__1/CO[3]
                         net (fo=1, routed)           0.000    35.413    topview_inst_r/topview_trans_inst0/i___19_i_16__1_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.527 r  topview_inst_r/topview_trans_inst0/i___19_i_11__1/CO[3]
                         net (fo=1, routed)           0.000    35.527    topview_inst_r/topview_trans_inst0/i___19_i_11__1_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.641 r  topview_inst_r/topview_trans_inst0/i___19_i_6__1/CO[3]
                         net (fo=1, routed)           0.009    35.650    topview_inst_r/topview_trans_inst0/i___19_i_6__1_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.764 r  topview_inst_r/topview_trans_inst0/i___19_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    35.764    topview_inst_r/topview_trans_inst0/i___19_i_2__1_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.878 r  topview_inst_r/topview_trans_inst0/i___19_i_1__1/CO[3]
                         net (fo=42, routed)          1.168    37.046    topview_inst_r/topview_trans_inst0/h11[19]
    SLICE_X15Y22         LUT3 (Prop_lut3_I0_O)        0.124    37.170 r  topview_inst_r/topview_trans_inst0/i___15_i_64__1/O
                         net (fo=1, routed)           0.000    37.170    topview_inst_r/topview_trans_inst0/i___15_i_64__1_n_0
    SLICE_X15Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.571 r  topview_inst_r/topview_trans_inst0/i___15_i_49__1/CO[3]
                         net (fo=1, routed)           0.000    37.571    topview_inst_r/topview_trans_inst0/i___15_i_49__1_n_0
    SLICE_X15Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.685 r  topview_inst_r/topview_trans_inst0/i___16_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    37.685    topview_inst_r/topview_trans_inst0/i___16_i_25__1_n_0
    SLICE_X15Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.799 r  topview_inst_r/topview_trans_inst0/i___17_i_19__1/CO[3]
                         net (fo=1, routed)           0.009    37.808    topview_inst_r/topview_trans_inst0/i___17_i_19__1_n_0
    SLICE_X15Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.922 r  topview_inst_r/topview_trans_inst0/i___18_i_13__1/CO[3]
                         net (fo=1, routed)           0.000    37.922    topview_inst_r/topview_trans_inst0/i___18_i_13__1_n_0
    SLICE_X15Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.036 r  topview_inst_r/topview_trans_inst0/i___18_i_8__1/CO[3]
                         net (fo=1, routed)           0.000    38.036    topview_inst_r/topview_trans_inst0/i___18_i_8__1_n_0
    SLICE_X15Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.150 r  topview_inst_r/topview_trans_inst0/i___18_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    38.150    topview_inst_r/topview_trans_inst0/i___18_i_3__1_n_0
    SLICE_X15Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.264 r  topview_inst_r/topview_trans_inst0/i___18_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    38.264    topview_inst_r/topview_trans_inst0/i___18_i_2__1_n_0
    SLICE_X15Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.535 r  topview_inst_r/topview_trans_inst0/i___18_i_1__1/CO[0]
                         net (fo=44, routed)          0.919    39.453    topview_inst_r/topview_trans_inst0/h11[18]
    SLICE_X16Y25         LUT4 (Prop_lut4_I0_O)        0.373    39.826 r  topview_inst_r/topview_trans_inst0/i___79/O
                         net (fo=1, routed)           0.000    39.826    topview_inst_r/topview_trans_inst0/i___79_n_0
    SLICE_X16Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.359 r  topview_inst_r/topview_trans_inst0/i___15_i_44__1/CO[3]
                         net (fo=1, routed)           0.000    40.359    topview_inst_r/topview_trans_inst0/i___15_i_44__1_n_0
    SLICE_X16Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.476 r  topview_inst_r/topview_trans_inst0/i___15_i_33__1/CO[3]
                         net (fo=1, routed)           0.000    40.476    topview_inst_r/topview_trans_inst0/i___15_i_33__1_n_0
    SLICE_X16Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.593 r  topview_inst_r/topview_trans_inst0/i___16_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    40.593    topview_inst_r/topview_trans_inst0/i___16_i_20__1_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.710 r  topview_inst_r/topview_trans_inst0/i___17_i_14__1/CO[3]
                         net (fo=1, routed)           0.000    40.710    topview_inst_r/topview_trans_inst0/i___17_i_14__1_n_0
    SLICE_X16Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.827 r  topview_inst_r/topview_trans_inst0/i___17_i_9__1/CO[3]
                         net (fo=1, routed)           0.000    40.827    topview_inst_r/topview_trans_inst0/i___17_i_9__1_n_0
    SLICE_X16Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.944 r  topview_inst_r/topview_trans_inst0/i___17_i_4__1/CO[3]
                         net (fo=1, routed)           0.000    40.944    topview_inst_r/topview_trans_inst0/i___17_i_4__1_n_0
    SLICE_X16Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.061 r  topview_inst_r/topview_trans_inst0/i___17_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    41.061    topview_inst_r/topview_trans_inst0/i___17_i_2__1_n_0
    SLICE_X16Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.218 r  topview_inst_r/topview_trans_inst0/i___17_i_1__1/CO[1]
                         net (fo=46, routed)          1.334    42.552    topview_inst_r/topview_trans_inst0/h11[17]
    SLICE_X16Y17         LUT4 (Prop_lut4_I0_O)        0.332    42.884 r  topview_inst_r/topview_trans_inst0/i___78/O
                         net (fo=1, routed)           0.000    42.884    topview_inst_r/topview_trans_inst0/i___78_n_0
    SLICE_X16Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.417 r  topview_inst_r/topview_trans_inst0/i___15_i_39__1/CO[3]
                         net (fo=1, routed)           0.000    43.417    topview_inst_r/topview_trans_inst0/i___15_i_39__1_n_0
    SLICE_X16Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.534 r  topview_inst_r/topview_trans_inst0/i___15_i_28__1/CO[3]
                         net (fo=1, routed)           0.000    43.534    topview_inst_r/topview_trans_inst0/i___15_i_28__1_n_0
    SLICE_X16Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.651 r  topview_inst_r/topview_trans_inst0/i___15_i_22__1/CO[3]
                         net (fo=1, routed)           0.000    43.651    topview_inst_r/topview_trans_inst0/i___15_i_22__1_n_0
    SLICE_X16Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.768 r  topview_inst_r/topview_trans_inst0/i___16_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    43.768    topview_inst_r/topview_trans_inst0/i___16_i_15__1_n_0
    SLICE_X16Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.885 r  topview_inst_r/topview_trans_inst0/i___16_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    43.885    topview_inst_r/topview_trans_inst0/i___16_i_10__1_n_0
    SLICE_X16Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.002 r  topview_inst_r/topview_trans_inst0/i___16_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    44.002    topview_inst_r/topview_trans_inst0/i___16_i_5__1_n_0
    SLICE_X16Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.119 r  topview_inst_r/topview_trans_inst0/i___16_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    44.119    topview_inst_r/topview_trans_inst0/i___16_i_2__1_n_0
    SLICE_X16Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    44.348 r  topview_inst_r/topview_trans_inst0/i___16_i_1__1/CO[2]
                         net (fo=48, routed)          1.000    45.348    topview_inst_r/topview_trans_inst0/h11[16]
    SLICE_X17Y22         LUT4 (Prop_lut4_I0_O)        0.310    45.658 r  topview_inst_r/topview_trans_inst0/i___15_i_42__1/O
                         net (fo=1, routed)           0.000    45.658    topview_inst_r/topview_trans_inst0/i___15_i_42__1_n_0
    SLICE_X17Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.208 r  topview_inst_r/topview_trans_inst0/i___15_i_27__1/CO[3]
                         net (fo=1, routed)           0.000    46.208    topview_inst_r/topview_trans_inst0/i___15_i_27__1_n_0
    SLICE_X17Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.322 r  topview_inst_r/topview_trans_inst0/i___15_i_21__1/CO[3]
                         net (fo=1, routed)           0.000    46.322    topview_inst_r/topview_trans_inst0/i___15_i_21__1_n_0
    SLICE_X17Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.436 r  topview_inst_r/topview_trans_inst0/i___15_i_16__1/CO[3]
                         net (fo=1, routed)           0.009    46.445    topview_inst_r/topview_trans_inst0/i___15_i_16__1_n_0
    SLICE_X17Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.559 r  topview_inst_r/topview_trans_inst0/i___15_i_11__1/CO[3]
                         net (fo=1, routed)           0.000    46.559    topview_inst_r/topview_trans_inst0/i___15_i_11__1_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.673 r  topview_inst_r/topview_trans_inst0/i___15_i_6__1/CO[3]
                         net (fo=1, routed)           0.000    46.673    topview_inst_r/topview_trans_inst0/i___15_i_6__1_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.787 r  topview_inst_r/topview_trans_inst0/i___15_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    46.787    topview_inst_r/topview_trans_inst0/i___15_i_2__1_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.901 r  topview_inst_r/topview_trans_inst0/i___15_i_1__1/CO[3]
                         net (fo=50, routed)          1.518    48.420    topview_inst_r/topview_trans_inst0/h11[15]
    SLICE_X18Y21         LUT3 (Prop_lut3_I0_O)        0.124    48.544 r  topview_inst_r/topview_trans_inst0/i___11_i_41__1/O
                         net (fo=1, routed)           0.000    48.544    topview_inst_r/topview_trans_inst0/i___11_i_41__1_n_0
    SLICE_X18Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    48.920 r  topview_inst_r/topview_trans_inst0/i___11_i_35__1/CO[3]
                         net (fo=1, routed)           0.000    48.920    topview_inst_r/topview_trans_inst0/i___11_i_35__1_n_0
    SLICE_X18Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.037 r  topview_inst_r/topview_trans_inst0/i___12_i_30__1/CO[3]
                         net (fo=1, routed)           0.000    49.037    topview_inst_r/topview_trans_inst0/i___12_i_30__1_n_0
    SLICE_X18Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.154 r  topview_inst_r/topview_trans_inst0/i___13_i_24__1/CO[3]
                         net (fo=1, routed)           0.000    49.154    topview_inst_r/topview_trans_inst0/i___13_i_24__1_n_0
    SLICE_X18Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.271 r  topview_inst_r/topview_trans_inst0/i___14_i_18__1/CO[3]
                         net (fo=1, routed)           0.009    49.280    topview_inst_r/topview_trans_inst0/i___14_i_18__1_n_0
    SLICE_X18Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.397 r  topview_inst_r/topview_trans_inst0/i___14_i_13__1/CO[3]
                         net (fo=1, routed)           0.000    49.397    topview_inst_r/topview_trans_inst0/i___14_i_13__1_n_0
    SLICE_X18Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.514 r  topview_inst_r/topview_trans_inst0/i___14_i_8__1/CO[3]
                         net (fo=1, routed)           0.000    49.514    topview_inst_r/topview_trans_inst0/i___14_i_8__1_n_0
    SLICE_X18Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.631 r  topview_inst_r/topview_trans_inst0/i___14_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    49.631    topview_inst_r/topview_trans_inst0/i___14_i_3__1_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.748 r  topview_inst_r/topview_trans_inst0/i___14_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    49.748    topview_inst_r/topview_trans_inst0/i___14_i_2__1_n_0
    SLICE_X18Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    50.002 r  topview_inst_r/topview_trans_inst0/i___14_i_1__1/CO[0]
                         net (fo=52, routed)          0.776    50.777    topview_inst_r/topview_trans_inst0/h11[14]
    SLICE_X19Y29         LUT4 (Prop_lut4_I0_O)        0.367    51.144 r  topview_inst_r/topview_trans_inst0/i___75/O
                         net (fo=1, routed)           0.000    51.144    topview_inst_r/topview_trans_inst0/i___75_n_0
    SLICE_X19Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.694 r  topview_inst_r/topview_trans_inst0/i___10_i_35__1/CO[3]
                         net (fo=1, routed)           0.000    51.694    topview_inst_r/topview_trans_inst0/i___10_i_35__1_n_0
    SLICE_X19Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.808 r  topview_inst_r/topview_trans_inst0/i___11_i_30__1/CO[3]
                         net (fo=1, routed)           0.000    51.808    topview_inst_r/topview_trans_inst0/i___11_i_30__1_n_0
    SLICE_X19Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.922 r  topview_inst_r/topview_trans_inst0/i___12_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    51.922    topview_inst_r/topview_trans_inst0/i___12_i_25__1_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.036 r  topview_inst_r/topview_trans_inst0/i___13_i_19__1/CO[3]
                         net (fo=1, routed)           0.000    52.036    topview_inst_r/topview_trans_inst0/i___13_i_19__1_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.150 r  topview_inst_r/topview_trans_inst0/i___13_i_14__1/CO[3]
                         net (fo=1, routed)           0.000    52.150    topview_inst_r/topview_trans_inst0/i___13_i_14__1_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.264 r  topview_inst_r/topview_trans_inst0/i___13_i_9__1/CO[3]
                         net (fo=1, routed)           0.000    52.264    topview_inst_r/topview_trans_inst0/i___13_i_9__1_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.378 r  topview_inst_r/topview_trans_inst0/i___13_i_4__1/CO[3]
                         net (fo=1, routed)           0.000    52.378    topview_inst_r/topview_trans_inst0/i___13_i_4__1_n_0
    SLICE_X19Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.492 r  topview_inst_r/topview_trans_inst0/i___13_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    52.492    topview_inst_r/topview_trans_inst0/i___13_i_2__1_n_0
    SLICE_X19Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.649 r  topview_inst_r/topview_trans_inst0/i___13_i_1__1/CO[1]
                         net (fo=54, routed)          1.168    53.817    topview_inst_r/topview_trans_inst0/h11[13]
    SLICE_X20Y26         LUT4 (Prop_lut4_I0_O)        0.329    54.146 r  topview_inst_r/topview_trans_inst0/i___74/O
                         net (fo=1, routed)           0.000    54.146    topview_inst_r/topview_trans_inst0/i___74_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.679 r  topview_inst_r/topview_trans_inst0/i___9_i_35__1/CO[3]
                         net (fo=1, routed)           0.000    54.679    topview_inst_r/topview_trans_inst0/i___9_i_35__1_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.796 r  topview_inst_r/topview_trans_inst0/i___10_i_30__1/CO[3]
                         net (fo=1, routed)           0.000    54.796    topview_inst_r/topview_trans_inst0/i___10_i_30__1_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.913 r  topview_inst_r/topview_trans_inst0/i___11_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    54.913    topview_inst_r/topview_trans_inst0/i___11_i_25__1_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.030 r  topview_inst_r/topview_trans_inst0/i___12_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    55.030    topview_inst_r/topview_trans_inst0/i___12_i_20__1_n_0
    SLICE_X20Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.147 r  topview_inst_r/topview_trans_inst0/i___12_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    55.147    topview_inst_r/topview_trans_inst0/i___12_i_15__1_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.264 r  topview_inst_r/topview_trans_inst0/i___12_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    55.264    topview_inst_r/topview_trans_inst0/i___12_i_10__1_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.381 r  topview_inst_r/topview_trans_inst0/i___12_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    55.381    topview_inst_r/topview_trans_inst0/i___12_i_5__1_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.498 r  topview_inst_r/topview_trans_inst0/i___12_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    55.498    topview_inst_r/topview_trans_inst0/i___12_i_2__1_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.655 r  topview_inst_r/topview_trans_inst0/i___12_i_1__1/CO[1]
                         net (fo=54, routed)          1.108    56.763    topview_inst_r/topview_trans_inst0/h11[12]
    SLICE_X22Y25         LUT4 (Prop_lut4_I0_O)        0.332    57.095 r  topview_inst_r/topview_trans_inst0/i___73/O
                         net (fo=1, routed)           0.000    57.095    topview_inst_r/topview_trans_inst0/i___73_n_0
    SLICE_X22Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.628 r  topview_inst_r/topview_trans_inst0/i___8_i_35__1/CO[3]
                         net (fo=1, routed)           0.000    57.628    topview_inst_r/topview_trans_inst0/i___8_i_35__1_n_0
    SLICE_X22Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.745 r  topview_inst_r/topview_trans_inst0/i___9_i_30__1/CO[3]
                         net (fo=1, routed)           0.000    57.745    topview_inst_r/topview_trans_inst0/i___9_i_30__1_n_0
    SLICE_X22Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.862 r  topview_inst_r/topview_trans_inst0/i___10_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    57.862    topview_inst_r/topview_trans_inst0/i___10_i_25__1_n_0
    SLICE_X22Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.979 r  topview_inst_r/topview_trans_inst0/i___11_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    57.979    topview_inst_r/topview_trans_inst0/i___11_i_20__1_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.096 r  topview_inst_r/topview_trans_inst0/i___11_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    58.096    topview_inst_r/topview_trans_inst0/i___11_i_15__1_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.213 r  topview_inst_r/topview_trans_inst0/i___11_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    58.213    topview_inst_r/topview_trans_inst0/i___11_i_10__1_n_0
    SLICE_X22Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.330 r  topview_inst_r/topview_trans_inst0/i___11_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    58.330    topview_inst_r/topview_trans_inst0/i___11_i_5__1_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.447 r  topview_inst_r/topview_trans_inst0/i___11_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    58.447    topview_inst_r/topview_trans_inst0/i___11_i_2__1_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.604 r  topview_inst_r/topview_trans_inst0/i___11_i_1__1/CO[1]
                         net (fo=54, routed)          1.114    59.718    topview_inst_r/topview_trans_inst0/h11[11]
    SLICE_X24Y25         LUT4 (Prop_lut4_I0_O)        0.332    60.050 r  topview_inst_r/topview_trans_inst0/i___72/O
                         net (fo=1, routed)           0.000    60.050    topview_inst_r/topview_trans_inst0/i___72_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.600 r  topview_inst_r/topview_trans_inst0/i___7_i_35__1/CO[3]
                         net (fo=1, routed)           0.000    60.600    topview_inst_r/topview_trans_inst0/i___7_i_35__1_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.714 r  topview_inst_r/topview_trans_inst0/i___8_i_30__1/CO[3]
                         net (fo=1, routed)           0.000    60.714    topview_inst_r/topview_trans_inst0/i___8_i_30__1_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.828 r  topview_inst_r/topview_trans_inst0/i___9_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    60.828    topview_inst_r/topview_trans_inst0/i___9_i_25__1_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.942 r  topview_inst_r/topview_trans_inst0/i___10_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    60.942    topview_inst_r/topview_trans_inst0/i___10_i_20__1_n_0
    SLICE_X24Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.056 r  topview_inst_r/topview_trans_inst0/i___10_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    61.056    topview_inst_r/topview_trans_inst0/i___10_i_15__1_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.170 r  topview_inst_r/topview_trans_inst0/i___10_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    61.170    topview_inst_r/topview_trans_inst0/i___10_i_10__1_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.284 r  topview_inst_r/topview_trans_inst0/i___10_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    61.284    topview_inst_r/topview_trans_inst0/i___10_i_5__1_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.398 r  topview_inst_r/topview_trans_inst0/i___10_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    61.398    topview_inst_r/topview_trans_inst0/i___10_i_2__1_n_0
    SLICE_X24Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.555 r  topview_inst_r/topview_trans_inst0/i___10_i_1__1/CO[1]
                         net (fo=54, routed)          1.037    62.593    topview_inst_r/topview_trans_inst0/h11[10]
    SLICE_X27Y24         LUT4 (Prop_lut4_I0_O)        0.329    62.922 r  topview_inst_r/topview_trans_inst0/i___71/O
                         net (fo=1, routed)           0.000    62.922    topview_inst_r/topview_trans_inst0/i___71_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.472 r  topview_inst_r/topview_trans_inst0/i___6_i_35__1/CO[3]
                         net (fo=1, routed)           0.009    63.481    topview_inst_r/topview_trans_inst0/i___6_i_35__1_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.595 r  topview_inst_r/topview_trans_inst0/i___7_i_30__1/CO[3]
                         net (fo=1, routed)           0.000    63.595    topview_inst_r/topview_trans_inst0/i___7_i_30__1_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.709 r  topview_inst_r/topview_trans_inst0/i___8_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    63.709    topview_inst_r/topview_trans_inst0/i___8_i_25__1_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.823 r  topview_inst_r/topview_trans_inst0/i___9_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    63.823    topview_inst_r/topview_trans_inst0/i___9_i_20__1_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.937 r  topview_inst_r/topview_trans_inst0/i___9_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    63.937    topview_inst_r/topview_trans_inst0/i___9_i_15__1_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.051 r  topview_inst_r/topview_trans_inst0/i___9_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    64.051    topview_inst_r/topview_trans_inst0/i___9_i_10__1_n_0
    SLICE_X27Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.165 r  topview_inst_r/topview_trans_inst0/i___9_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    64.165    topview_inst_r/topview_trans_inst0/i___9_i_5__1_n_0
    SLICE_X27Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.279 r  topview_inst_r/topview_trans_inst0/i___9_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    64.279    topview_inst_r/topview_trans_inst0/i___9_i_2__1_n_0
    SLICE_X27Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.436 r  topview_inst_r/topview_trans_inst0/i___9_i_1__1/CO[1]
                         net (fo=54, routed)          1.131    65.567    topview_inst_r/topview_trans_inst0/h11[9]
    SLICE_X26Y18         LUT4 (Prop_lut4_I0_O)        0.329    65.896 r  topview_inst_r/topview_trans_inst0/i___70/O
                         net (fo=1, routed)           0.000    65.896    topview_inst_r/topview_trans_inst0/i___70_n_0
    SLICE_X26Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    66.429 r  topview_inst_r/topview_trans_inst0/i___5_i_35__1/CO[3]
                         net (fo=1, routed)           0.000    66.429    topview_inst_r/topview_trans_inst0/i___5_i_35__1_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.546 r  topview_inst_r/topview_trans_inst0/i___6_i_30__1/CO[3]
                         net (fo=1, routed)           0.000    66.546    topview_inst_r/topview_trans_inst0/i___6_i_30__1_n_0
    SLICE_X26Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.663 r  topview_inst_r/topview_trans_inst0/i___7_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    66.663    topview_inst_r/topview_trans_inst0/i___7_i_25__1_n_0
    SLICE_X26Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.780 r  topview_inst_r/topview_trans_inst0/i___8_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    66.780    topview_inst_r/topview_trans_inst0/i___8_i_20__1_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.897 r  topview_inst_r/topview_trans_inst0/i___8_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    66.897    topview_inst_r/topview_trans_inst0/i___8_i_15__1_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.014 r  topview_inst_r/topview_trans_inst0/i___8_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    67.014    topview_inst_r/topview_trans_inst0/i___8_i_10__1_n_0
    SLICE_X26Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.131 r  topview_inst_r/topview_trans_inst0/i___8_i_5__1/CO[3]
                         net (fo=1, routed)           0.009    67.140    topview_inst_r/topview_trans_inst0/i___8_i_5__1_n_0
    SLICE_X26Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.257 r  topview_inst_r/topview_trans_inst0/i___8_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    67.257    topview_inst_r/topview_trans_inst0/i___8_i_2__1_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.414 r  topview_inst_r/topview_trans_inst0/i___8_i_1__1/CO[1]
                         net (fo=54, routed)          0.683    68.096    topview_inst_r/topview_trans_inst0/h11[8]
    SLICE_X26Y27         LUT4 (Prop_lut4_I0_O)        0.332    68.428 r  topview_inst_r/topview_trans_inst0/i___69/O
                         net (fo=1, routed)           0.000    68.428    topview_inst_r/topview_trans_inst0/i___69_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.961 r  topview_inst_r/topview_trans_inst0/i___4_i_35__1/CO[3]
                         net (fo=1, routed)           0.000    68.961    topview_inst_r/topview_trans_inst0/i___4_i_35__1_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.078 r  topview_inst_r/topview_trans_inst0/i___5_i_30__1/CO[3]
                         net (fo=1, routed)           0.000    69.078    topview_inst_r/topview_trans_inst0/i___5_i_30__1_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.195 r  topview_inst_r/topview_trans_inst0/i___6_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    69.195    topview_inst_r/topview_trans_inst0/i___6_i_25__1_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.312 r  topview_inst_r/topview_trans_inst0/i___7_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    69.312    topview_inst_r/topview_trans_inst0/i___7_i_20__1_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.429 r  topview_inst_r/topview_trans_inst0/i___7_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    69.429    topview_inst_r/topview_trans_inst0/i___7_i_15__1_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.546 r  topview_inst_r/topview_trans_inst0/i___7_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    69.546    topview_inst_r/topview_trans_inst0/i___7_i_10__1_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.663 r  topview_inst_r/topview_trans_inst0/i___7_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    69.663    topview_inst_r/topview_trans_inst0/i___7_i_5__1_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.780 r  topview_inst_r/topview_trans_inst0/i___7_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    69.780    topview_inst_r/topview_trans_inst0/i___7_i_2__1_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.937 r  topview_inst_r/topview_trans_inst0/i___7_i_1__1/CO[1]
                         net (fo=54, routed)          1.183    71.121    topview_inst_r/topview_trans_inst0/h11[7]
    SLICE_X25Y25         LUT4 (Prop_lut4_I0_O)        0.332    71.453 r  topview_inst_r/topview_trans_inst0/i___68/O
                         net (fo=1, routed)           0.000    71.453    topview_inst_r/topview_trans_inst0/i___68_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.003 r  topview_inst_r/topview_trans_inst0/i___3_i_35__1/CO[3]
                         net (fo=1, routed)           0.000    72.003    topview_inst_r/topview_trans_inst0/i___3_i_35__1_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.117 r  topview_inst_r/topview_trans_inst0/i___4_i_30__1/CO[3]
                         net (fo=1, routed)           0.000    72.117    topview_inst_r/topview_trans_inst0/i___4_i_30__1_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.231 r  topview_inst_r/topview_trans_inst0/i___5_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    72.231    topview_inst_r/topview_trans_inst0/i___5_i_25__1_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.345 r  topview_inst_r/topview_trans_inst0/i___6_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    72.345    topview_inst_r/topview_trans_inst0/i___6_i_20__1_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.459 r  topview_inst_r/topview_trans_inst0/i___6_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    72.459    topview_inst_r/topview_trans_inst0/i___6_i_15__1_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.573 r  topview_inst_r/topview_trans_inst0/i___6_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    72.573    topview_inst_r/topview_trans_inst0/i___6_i_10__1_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.687 r  topview_inst_r/topview_trans_inst0/i___6_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    72.687    topview_inst_r/topview_trans_inst0/i___6_i_5__1_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.801 r  topview_inst_r/topview_trans_inst0/i___6_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    72.801    topview_inst_r/topview_trans_inst0/i___6_i_2__1_n_0
    SLICE_X25Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.958 r  topview_inst_r/topview_trans_inst0/i___6_i_1__1/CO[1]
                         net (fo=54, routed)          1.103    74.060    topview_inst_r/topview_trans_inst0/h11[6]
    SLICE_X23Y30         LUT4 (Prop_lut4_I0_O)        0.329    74.389 r  topview_inst_r/topview_trans_inst0/i___67/O
                         net (fo=1, routed)           0.000    74.389    topview_inst_r/topview_trans_inst0/i___67_n_0
    SLICE_X23Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.939 r  topview_inst_r/topview_trans_inst0/i___2_i_35__1/CO[3]
                         net (fo=1, routed)           0.000    74.939    topview_inst_r/topview_trans_inst0/i___2_i_35__1_n_0
    SLICE_X23Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.053 r  topview_inst_r/topview_trans_inst0/i___3_i_30__1/CO[3]
                         net (fo=1, routed)           0.000    75.053    topview_inst_r/topview_trans_inst0/i___3_i_30__1_n_0
    SLICE_X23Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.167 r  topview_inst_r/topview_trans_inst0/i___4_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    75.167    topview_inst_r/topview_trans_inst0/i___4_i_25__1_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.281 r  topview_inst_r/topview_trans_inst0/i___5_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    75.281    topview_inst_r/topview_trans_inst0/i___5_i_20__1_n_0
    SLICE_X23Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.395 r  topview_inst_r/topview_trans_inst0/i___5_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    75.395    topview_inst_r/topview_trans_inst0/i___5_i_15__1_n_0
    SLICE_X23Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.509 r  topview_inst_r/topview_trans_inst0/i___5_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    75.509    topview_inst_r/topview_trans_inst0/i___5_i_10__1_n_0
    SLICE_X23Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.623 r  topview_inst_r/topview_trans_inst0/i___5_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    75.623    topview_inst_r/topview_trans_inst0/i___5_i_5__1_n_0
    SLICE_X23Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.737 r  topview_inst_r/topview_trans_inst0/i___5_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    75.737    topview_inst_r/topview_trans_inst0/i___5_i_2__1_n_0
    SLICE_X23Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.894 r  topview_inst_r/topview_trans_inst0/i___5_i_1__1/CO[1]
                         net (fo=54, routed)          0.941    76.835    topview_inst_r/topview_trans_inst0/h11[5]
    SLICE_X21Y33         LUT4 (Prop_lut4_I0_O)        0.329    77.164 r  topview_inst_r/topview_trans_inst0/i___66/O
                         net (fo=1, routed)           0.000    77.164    topview_inst_r/topview_trans_inst0/i___66_n_0
    SLICE_X21Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.714 r  topview_inst_r/topview_trans_inst0/i___1_i_53__1/CO[3]
                         net (fo=1, routed)           0.000    77.714    topview_inst_r/topview_trans_inst0/i___1_i_53__1_n_0
    SLICE_X21Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.828 r  topview_inst_r/topview_trans_inst0/i___2_i_30__1/CO[3]
                         net (fo=1, routed)           0.000    77.828    topview_inst_r/topview_trans_inst0/i___2_i_30__1_n_0
    SLICE_X21Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.942 r  topview_inst_r/topview_trans_inst0/i___3_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    77.942    topview_inst_r/topview_trans_inst0/i___3_i_25__1_n_0
    SLICE_X21Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.056 r  topview_inst_r/topview_trans_inst0/i___4_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    78.056    topview_inst_r/topview_trans_inst0/i___4_i_20__1_n_0
    SLICE_X21Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.170 r  topview_inst_r/topview_trans_inst0/i___4_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    78.170    topview_inst_r/topview_trans_inst0/i___4_i_15__1_n_0
    SLICE_X21Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.284 r  topview_inst_r/topview_trans_inst0/i___4_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    78.284    topview_inst_r/topview_trans_inst0/i___4_i_10__1_n_0
    SLICE_X21Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.398 r  topview_inst_r/topview_trans_inst0/i___4_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    78.398    topview_inst_r/topview_trans_inst0/i___4_i_5__1_n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.512 r  topview_inst_r/topview_trans_inst0/i___4_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    78.512    topview_inst_r/topview_trans_inst0/i___4_i_2__1_n_0
    SLICE_X21Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.669 r  topview_inst_r/topview_trans_inst0/i___4_i_1__1/CO[1]
                         net (fo=54, routed)          1.026    79.695    topview_inst_r/topview_trans_inst0/h11[4]
    SLICE_X18Y30         LUT4 (Prop_lut4_I0_O)        0.329    80.024 r  topview_inst_r/topview_trans_inst0/i___65/O
                         net (fo=1, routed)           0.000    80.024    topview_inst_r/topview_trans_inst0/i___65_n_0
    SLICE_X18Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.557 r  topview_inst_r/topview_trans_inst0/i___1_i_48__1/CO[3]
                         net (fo=1, routed)           0.000    80.557    topview_inst_r/topview_trans_inst0/i___1_i_48__1_n_0
    SLICE_X18Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.674 r  topview_inst_r/topview_trans_inst0/i___1_i_37__1/CO[3]
                         net (fo=1, routed)           0.000    80.674    topview_inst_r/topview_trans_inst0/i___1_i_37__1_n_0
    SLICE_X18Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.791 r  topview_inst_r/topview_trans_inst0/i___2_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    80.791    topview_inst_r/topview_trans_inst0/i___2_i_25__1_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.908 r  topview_inst_r/topview_trans_inst0/i___3_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    80.908    topview_inst_r/topview_trans_inst0/i___3_i_20__1_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.025 r  topview_inst_r/topview_trans_inst0/i___3_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    81.025    topview_inst_r/topview_trans_inst0/i___3_i_15__1_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.142 r  topview_inst_r/topview_trans_inst0/i___3_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    81.142    topview_inst_r/topview_trans_inst0/i___3_i_10__1_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.259 r  topview_inst_r/topview_trans_inst0/i___3_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    81.259    topview_inst_r/topview_trans_inst0/i___3_i_5__1_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.376 r  topview_inst_r/topview_trans_inst0/i___3_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    81.376    topview_inst_r/topview_trans_inst0/i___3_i_2__1_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.533 r  topview_inst_r/topview_trans_inst0/i___3_i_1__1/CO[1]
                         net (fo=54, routed)          0.940    82.473    topview_inst_r/topview_trans_inst0/h11[3]
    SLICE_X17Y33         LUT4 (Prop_lut4_I0_O)        0.332    82.805 r  topview_inst_r/topview_trans_inst0/i___64/O
                         net (fo=1, routed)           0.000    82.805    topview_inst_r/topview_trans_inst0/i___64_n_0
    SLICE_X17Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.355 r  topview_inst_r/topview_trans_inst0/i___1_i_43__1/CO[3]
                         net (fo=1, routed)           0.000    83.355    topview_inst_r/topview_trans_inst0/i___1_i_43__1_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.469 r  topview_inst_r/topview_trans_inst0/i___1_i_32__1/CO[3]
                         net (fo=1, routed)           0.000    83.469    topview_inst_r/topview_trans_inst0/i___1_i_32__1_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.583 r  topview_inst_r/topview_trans_inst0/i___1_i_26__1/CO[3]
                         net (fo=1, routed)           0.000    83.583    topview_inst_r/topview_trans_inst0/i___1_i_26__1_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.697 r  topview_inst_r/topview_trans_inst0/i___2_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    83.697    topview_inst_r/topview_trans_inst0/i___2_i_20__1_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.811 r  topview_inst_r/topview_trans_inst0/i___2_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    83.811    topview_inst_r/topview_trans_inst0/i___2_i_15__1_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.925 r  topview_inst_r/topview_trans_inst0/i___2_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    83.925    topview_inst_r/topview_trans_inst0/i___2_i_10__1_n_0
    SLICE_X17Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.039 r  topview_inst_r/topview_trans_inst0/i___2_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    84.039    topview_inst_r/topview_trans_inst0/i___2_i_5__1_n_0
    SLICE_X17Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.153 r  topview_inst_r/topview_trans_inst0/i___2_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    84.153    topview_inst_r/topview_trans_inst0/i___2_i_2__1_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.310 r  topview_inst_r/topview_trans_inst0/i___2_i_1__1/CO[1]
                         net (fo=54, routed)          0.881    85.191    topview_inst_r/topview_trans_inst0/h11[2]
    SLICE_X16Y38         LUT4 (Prop_lut4_I0_O)        0.329    85.520 r  topview_inst_r/topview_trans_inst0/i___63/O
                         net (fo=1, routed)           0.000    85.520    topview_inst_r/topview_trans_inst0/i___63_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.053 r  topview_inst_r/topview_trans_inst0/i___1_i_42__1/CO[3]
                         net (fo=1, routed)           0.000    86.053    topview_inst_r/topview_trans_inst0/i___1_i_42__1_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.170 r  topview_inst_r/topview_trans_inst0/i___1_i_31__1/CO[3]
                         net (fo=1, routed)           0.000    86.170    topview_inst_r/topview_trans_inst0/i___1_i_31__1_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.287 r  topview_inst_r/topview_trans_inst0/i___1_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    86.287    topview_inst_r/topview_trans_inst0/i___1_i_25__1_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.404 r  topview_inst_r/topview_trans_inst0/i___1_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    86.404    topview_inst_r/topview_trans_inst0/i___1_i_20__1_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.521 r  topview_inst_r/topview_trans_inst0/i___1_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    86.521    topview_inst_r/topview_trans_inst0/i___1_i_15__1_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.638 r  topview_inst_r/topview_trans_inst0/i___1_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    86.638    topview_inst_r/topview_trans_inst0/i___1_i_10__1_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.755 r  topview_inst_r/topview_trans_inst0/i___1_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    86.755    topview_inst_r/topview_trans_inst0/i___1_i_5__1_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.872 r  topview_inst_r/topview_trans_inst0/i___1_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    86.872    topview_inst_r/topview_trans_inst0/i___1_i_2__1_n_0
    SLICE_X16Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.029 r  topview_inst_r/topview_trans_inst0/i___1_i_1__1/CO[1]
                         net (fo=54, routed)          1.090    88.118    topview_inst_r/topview_trans_inst0/h11[1]
    SLICE_X15Y36         LUT3 (Prop_lut3_I0_O)        0.332    88.450 r  topview_inst_r/topview_trans_inst0/i___124_i_42__1/O
                         net (fo=1, routed)           0.000    88.450    topview_inst_r/topview_trans_inst0/i___124_i_42__1_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.000 r  topview_inst_r/topview_trans_inst0/i___124_i_34__1/CO[3]
                         net (fo=1, routed)           0.000    89.000    topview_inst_r/topview_trans_inst0/i___124_i_34__1_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.114 r  topview_inst_r/topview_trans_inst0/i___124_i_29__1/CO[3]
                         net (fo=1, routed)           0.000    89.114    topview_inst_r/topview_trans_inst0/i___124_i_29__1_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.228 r  topview_inst_r/topview_trans_inst0/i___124_i_24__1/CO[3]
                         net (fo=1, routed)           0.000    89.228    topview_inst_r/topview_trans_inst0/i___124_i_24__1_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.342 r  topview_inst_r/topview_trans_inst0/i___124_i_19__1/CO[3]
                         net (fo=1, routed)           0.000    89.342    topview_inst_r/topview_trans_inst0/i___124_i_19__1_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.456 r  topview_inst_r/topview_trans_inst0/i___124_i_14__1/CO[3]
                         net (fo=1, routed)           0.000    89.456    topview_inst_r/topview_trans_inst0/i___124_i_14__1_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.570 r  topview_inst_r/topview_trans_inst0/i___124_i_9__1/CO[3]
                         net (fo=1, routed)           0.000    89.570    topview_inst_r/topview_trans_inst0/i___124_i_9__1_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.684 r  topview_inst_r/topview_trans_inst0/i___124_i_4__1/CO[3]
                         net (fo=1, routed)           0.000    89.684    topview_inst_r/topview_trans_inst0/i___124_i_4__1_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.798 r  topview_inst_r/topview_trans_inst0/i___124_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    89.798    topview_inst_r/topview_trans_inst0/i___124_i_2__1_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    90.069 r  topview_inst_r/topview_trans_inst0/i___124_i_1__1/CO[0]
                         net (fo=1, routed)           0.751    90.820    topview_inst_r/topview_trans_inst0/h11[0]
    SLICE_X19Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.905    91.725 r  topview_inst_r/topview_trans_inst0/h1_reg[3]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    91.725    topview_inst_r/topview_trans_inst0/h1_reg[3]_i_1__1_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.839 r  topview_inst_r/topview_trans_inst0/h1_reg[7]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    91.839    topview_inst_r/topview_trans_inst0/h1_reg[7]_i_1__1_n_0
    SLICE_X19Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.953 r  topview_inst_r/topview_trans_inst0/h1_reg[11]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    91.953    topview_inst_r/topview_trans_inst0/h1_reg[11]_i_1__1_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.067 r  topview_inst_r/topview_trans_inst0/h1_reg[15]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    92.067    topview_inst_r/topview_trans_inst0/h1_reg[15]_i_1__1_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.181 r  topview_inst_r/topview_trans_inst0/h1_reg[19]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    92.181    topview_inst_r/topview_trans_inst0/h1_reg[19]_i_1__1_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.295 r  topview_inst_r/topview_trans_inst0/h1_reg[23]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    92.295    topview_inst_r/topview_trans_inst0/h1_reg[23]_i_1__1_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.409 r  topview_inst_r/topview_trans_inst0/h1_reg[27]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    92.409    topview_inst_r/topview_trans_inst0/h1_reg[27]_i_1__1_n_0
    SLICE_X19Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    92.648 r  topview_inst_r/topview_trans_inst0/h1_reg[31]_i_1__1/O[2]
                         net (fo=1, routed)           0.000    92.648    topview_inst_r/topview_trans_inst0/p_0_in[30]
    SLICE_X19Y46         FDRE                                         r  topview_inst_r/topview_trans_inst0/h1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    83.333 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.612    84.946    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    81.520 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    83.245    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.336 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=3457, routed)        1.577    84.914    topview_inst_r/topview_trans_inst0/clk_out2
    SLICE_X19Y46         FDRE                                         r  topview_inst_r/topview_trans_inst0/h1_reg[30]/C
                         clock pessimism              0.115    85.028    
                         clock uncertainty           -0.184    84.844    
    SLICE_X19Y46         FDRE (Setup_fdre_C_D)        0.062    84.906    topview_inst_r/topview_trans_inst0/h1_reg[30]
  -------------------------------------------------------------------
                         required time                         84.906    
                         arrival time                         -92.648    
  -------------------------------------------------------------------
                         slack                                 -7.742    

Slack (VIOLATED) :        -7.726ns  (required time - arrival time)
  Source:                 topview_inst_r/topview_trans_inst0/g0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            topview_inst_r/topview_trans_inst0/h1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out2_clk_wiz_0 rise@83.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        90.884ns  (logic 56.803ns (62.500%)  route 34.081ns (37.500%))
  Logic Levels:           288  (CARRY4=255 LUT1=1 LUT2=1 LUT3=15 LUT4=16)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.580ns = ( 84.914 - 83.333 ) 
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.806     1.806    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=3457, routed)        1.745     1.748    topview_inst_r/topview_trans_inst0/clk_out2
    SLICE_X18Y16         FDRE                                         r  topview_inst_r/topview_trans_inst0/g0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y16         FDRE (Prop_fdre_C_Q)         0.518     2.266 f  topview_inst_r/topview_trans_inst0/g0_reg[3]/Q
                         net (fo=69, routed)          0.347     2.613    topview_inst_r/topview_trans_inst0/g0_reg__0[3]
    SLICE_X18Y17         LUT1 (Prop_lut1_I0_O)        0.124     2.737 r  topview_inst_r/topview_trans_inst0/i___63_i_2__1/O
                         net (fo=1, routed)           0.333     3.070    topview_inst_r/topview_trans_inst0/i___63_i_2__1_n_0
    SLICE_X19Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.650 r  topview_inst_r/topview_trans_inst0/i___63_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     3.650    topview_inst_r/topview_trans_inst0/i___63_i_1__1_n_0
    SLICE_X19Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.764 r  topview_inst_r/topview_trans_inst0/i___67_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     3.764    topview_inst_r/topview_trans_inst0/i___67_i_1__1_n_0
    SLICE_X19Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.878 r  topview_inst_r/topview_trans_inst0/i___71_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     3.878    topview_inst_r/topview_trans_inst0/i___71_i_1__1_n_0
    SLICE_X19Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.992 r  topview_inst_r/topview_trans_inst0/i___75_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     3.992    topview_inst_r/topview_trans_inst0/i___75_i_1__1_n_0
    SLICE_X19Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.220 f  topview_inst_r/topview_trans_inst0/i___79_i_1__1/CO[2]
                         net (fo=25, routed)          0.707     4.927    topview_inst_r/topview_trans_inst0/i___79_i_1__1_n_1
    SLICE_X8Y22          LUT2 (Prop_lut2_I1_O)        0.313     5.240 r  topview_inst_r/topview_trans_inst0/i___31_i_29__1/O
                         net (fo=1, routed)           0.000     5.240    topview_inst_r/topview_trans_inst0/i___31_i_29__1_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.753 r  topview_inst_r/topview_trans_inst0/i___31_i_16__1/CO[3]
                         net (fo=1, routed)           0.000     5.753    topview_inst_r/topview_trans_inst0/i___31_i_16__1_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.870 r  topview_inst_r/topview_trans_inst0/i___31_i_7__1/CO[3]
                         net (fo=1, routed)           0.000     5.870    topview_inst_r/topview_trans_inst0/i___31_i_7__1_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.987 r  topview_inst_r/topview_trans_inst0/i___31_i_2__1/CO[3]
                         net (fo=1, routed)           0.009     5.996    topview_inst_r/topview_trans_inst0/i___31_i_2__1_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.225 r  topview_inst_r/topview_trans_inst0/i___31_i_1__1/CO[2]
                         net (fo=18, routed)          0.812     7.037    topview_inst_r/topview_trans_inst0/h11[31]
    SLICE_X6Y25          LUT3 (Prop_lut3_I0_O)        0.310     7.347 r  topview_inst_r/topview_trans_inst0/i___100/O
                         net (fo=1, routed)           0.000     7.347    topview_inst_r/topview_trans_inst0/i___100_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.880 r  topview_inst_r/topview_trans_inst0/i___27_i_34__1/CO[3]
                         net (fo=1, routed)           0.000     7.880    topview_inst_r/topview_trans_inst0/i___27_i_34__1_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.997 r  topview_inst_r/topview_trans_inst0/i___28_i_10__1/CO[3]
                         net (fo=1, routed)           0.000     7.997    topview_inst_r/topview_trans_inst0/i___28_i_10__1_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.114 r  topview_inst_r/topview_trans_inst0/i___29_i_4__1/CO[3]
                         net (fo=1, routed)           0.000     8.114    topview_inst_r/topview_trans_inst0/i___29_i_4__1_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.231 r  topview_inst_r/topview_trans_inst0/i___30_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     8.231    topview_inst_r/topview_trans_inst0/i___30_i_2__1_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.485 r  topview_inst_r/topview_trans_inst0/i___30_i_1__1/CO[0]
                         net (fo=20, routed)          1.022     9.507    topview_inst_r/topview_trans_inst0/h11[30]
    SLICE_X10Y27         LUT3 (Prop_lut3_I0_O)        0.367     9.874 r  topview_inst_r/topview_trans_inst0/i___101/O
                         net (fo=1, routed)           0.000     9.874    topview_inst_r/topview_trans_inst0/i___101_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.407 r  topview_inst_r/topview_trans_inst0/i___27_i_29__1/CO[3]
                         net (fo=1, routed)           0.000    10.407    topview_inst_r/topview_trans_inst0/i___27_i_29__1_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.524 r  topview_inst_r/topview_trans_inst0/i___27_i_18__1/CO[3]
                         net (fo=1, routed)           0.000    10.524    topview_inst_r/topview_trans_inst0/i___27_i_18__1_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.641 r  topview_inst_r/topview_trans_inst0/i___28_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    10.641    topview_inst_r/topview_trans_inst0/i___28_i_5__1_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.758 r  topview_inst_r/topview_trans_inst0/i___29_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.758    topview_inst_r/topview_trans_inst0/i___29_i_2__1_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.915 r  topview_inst_r/topview_trans_inst0/i___29_i_1__1/CO[1]
                         net (fo=22, routed)          0.884    11.798    topview_inst_r/topview_trans_inst0/h11[29]
    SLICE_X8Y26          LUT3 (Prop_lut3_I0_O)        0.332    12.130 r  topview_inst_r/topview_trans_inst0/i___102/O
                         net (fo=1, routed)           0.000    12.130    topview_inst_r/topview_trans_inst0/i___102_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.663 r  topview_inst_r/topview_trans_inst0/i___27_i_24__1/CO[3]
                         net (fo=1, routed)           0.000    12.663    topview_inst_r/topview_trans_inst0/i___27_i_24__1_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.780 r  topview_inst_r/topview_trans_inst0/i___27_i_13__1/CO[3]
                         net (fo=1, routed)           0.000    12.780    topview_inst_r/topview_trans_inst0/i___27_i_13__1_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.897 r  topview_inst_r/topview_trans_inst0/i___27_i_7__1/CO[3]
                         net (fo=1, routed)           0.000    12.897    topview_inst_r/topview_trans_inst0/i___27_i_7__1_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.014 r  topview_inst_r/topview_trans_inst0/i___28_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    13.014    topview_inst_r/topview_trans_inst0/i___28_i_2__1_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.243 r  topview_inst_r/topview_trans_inst0/i___28_i_1__1/CO[2]
                         net (fo=24, routed)          1.065    14.309    topview_inst_r/topview_trans_inst0/h11[28]
    SLICE_X11Y20         LUT3 (Prop_lut3_I0_O)        0.310    14.619 r  topview_inst_r/topview_trans_inst0/i___103/O
                         net (fo=1, routed)           0.000    14.619    topview_inst_r/topview_trans_inst0/i___103_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.169 r  topview_inst_r/topview_trans_inst0/i___27_i_23__1/CO[3]
                         net (fo=1, routed)           0.000    15.169    topview_inst_r/topview_trans_inst0/i___27_i_23__1_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.283 r  topview_inst_r/topview_trans_inst0/i___27_i_12__1/CO[3]
                         net (fo=1, routed)           0.000    15.283    topview_inst_r/topview_trans_inst0/i___27_i_12__1_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.397 r  topview_inst_r/topview_trans_inst0/i___27_i_6__1/CO[3]
                         net (fo=1, routed)           0.000    15.397    topview_inst_r/topview_trans_inst0/i___27_i_6__1_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.511 r  topview_inst_r/topview_trans_inst0/i___27_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    15.511    topview_inst_r/topview_trans_inst0/i___27_i_2__1_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.625 r  topview_inst_r/topview_trans_inst0/i___27_i_1__1/CO[3]
                         net (fo=26, routed)          1.182    16.807    topview_inst_r/topview_trans_inst0/h11[27]
    SLICE_X10Y21         LUT3 (Prop_lut3_I0_O)        0.124    16.931 r  topview_inst_r/topview_trans_inst0/i___104/O
                         net (fo=1, routed)           0.000    16.931    topview_inst_r/topview_trans_inst0/i___104_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.464 r  topview_inst_r/topview_trans_inst0/i___23_i_39__1/CO[3]
                         net (fo=1, routed)           0.000    17.464    topview_inst_r/topview_trans_inst0/i___23_i_39__1_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.581 r  topview_inst_r/topview_trans_inst0/i___24_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    17.581    topview_inst_r/topview_trans_inst0/i___24_i_15__1_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.698 r  topview_inst_r/topview_trans_inst0/i___25_i_9__1/CO[3]
                         net (fo=1, routed)           0.000    17.698    topview_inst_r/topview_trans_inst0/i___25_i_9__1_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.815 r  topview_inst_r/topview_trans_inst0/i___26_i_3__1/CO[3]
                         net (fo=1, routed)           0.009    17.824    topview_inst_r/topview_trans_inst0/i___26_i_3__1_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.941 r  topview_inst_r/topview_trans_inst0/i___26_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    17.941    topview_inst_r/topview_trans_inst0/i___26_i_2__1_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.195 r  topview_inst_r/topview_trans_inst0/i___26_i_1__1/CO[0]
                         net (fo=28, routed)          0.965    19.160    topview_inst_r/topview_trans_inst0/h11[26]
    SLICE_X9Y23          LUT3 (Prop_lut3_I0_O)        0.367    19.527 r  topview_inst_r/topview_trans_inst0/i___105/O
                         net (fo=1, routed)           0.000    19.527    topview_inst_r/topview_trans_inst0/i___105_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.077 r  topview_inst_r/topview_trans_inst0/i___23_i_34__1/CO[3]
                         net (fo=1, routed)           0.000    20.077    topview_inst_r/topview_trans_inst0/i___23_i_34__1_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.191 r  topview_inst_r/topview_trans_inst0/i___23_i_23__1/CO[3]
                         net (fo=1, routed)           0.009    20.200    topview_inst_r/topview_trans_inst0/i___23_i_23__1_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.314 r  topview_inst_r/topview_trans_inst0/i___24_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    20.314    topview_inst_r/topview_trans_inst0/i___24_i_10__1_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.428 r  topview_inst_r/topview_trans_inst0/i___25_i_4__1/CO[3]
                         net (fo=1, routed)           0.000    20.428    topview_inst_r/topview_trans_inst0/i___25_i_4__1_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.542 r  topview_inst_r/topview_trans_inst0/i___25_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    20.542    topview_inst_r/topview_trans_inst0/i___25_i_2__1_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.699 r  topview_inst_r/topview_trans_inst0/i___25_i_1__1/CO[1]
                         net (fo=30, routed)          0.666    21.364    topview_inst_r/topview_trans_inst0/h11[25]
    SLICE_X9Y29          LUT3 (Prop_lut3_I0_O)        0.329    21.693 r  topview_inst_r/topview_trans_inst0/i___106/O
                         net (fo=1, routed)           0.000    21.693    topview_inst_r/topview_trans_inst0/i___106_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.243 r  topview_inst_r/topview_trans_inst0/i___23_i_29__1/CO[3]
                         net (fo=1, routed)           0.000    22.243    topview_inst_r/topview_trans_inst0/i___23_i_29__1_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.357 r  topview_inst_r/topview_trans_inst0/i___23_i_18__1/CO[3]
                         net (fo=1, routed)           0.000    22.357    topview_inst_r/topview_trans_inst0/i___23_i_18__1_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.471 r  topview_inst_r/topview_trans_inst0/i___23_i_12__1/CO[3]
                         net (fo=1, routed)           0.000    22.471    topview_inst_r/topview_trans_inst0/i___23_i_12__1_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.585 r  topview_inst_r/topview_trans_inst0/i___24_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    22.585    topview_inst_r/topview_trans_inst0/i___24_i_5__1_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.699 r  topview_inst_r/topview_trans_inst0/i___24_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    22.699    topview_inst_r/topview_trans_inst0/i___24_i_2__1_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    22.927 r  topview_inst_r/topview_trans_inst0/i___24_i_1__1/CO[2]
                         net (fo=32, routed)          0.893    23.820    topview_inst_r/topview_trans_inst0/h11[24]
    SLICE_X11Y26         LUT3 (Prop_lut3_I0_O)        0.313    24.133 r  topview_inst_r/topview_trans_inst0/i___107/O
                         net (fo=1, routed)           0.000    24.133    topview_inst_r/topview_trans_inst0/i___107_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.683 r  topview_inst_r/topview_trans_inst0/i___23_i_28__1/CO[3]
                         net (fo=1, routed)           0.000    24.683    topview_inst_r/topview_trans_inst0/i___23_i_28__1_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.797 r  topview_inst_r/topview_trans_inst0/i___23_i_17__1/CO[3]
                         net (fo=1, routed)           0.000    24.797    topview_inst_r/topview_trans_inst0/i___23_i_17__1_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.911 r  topview_inst_r/topview_trans_inst0/i___23_i_11__1/CO[3]
                         net (fo=1, routed)           0.000    24.911    topview_inst_r/topview_trans_inst0/i___23_i_11__1_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.025 r  topview_inst_r/topview_trans_inst0/i___23_i_6__1/CO[3]
                         net (fo=1, routed)           0.000    25.025    topview_inst_r/topview_trans_inst0/i___23_i_6__1_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.139 r  topview_inst_r/topview_trans_inst0/i___23_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    25.139    topview_inst_r/topview_trans_inst0/i___23_i_2__1_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.253 r  topview_inst_r/topview_trans_inst0/i___23_i_1__1/CO[3]
                         net (fo=34, routed)          1.227    26.480    topview_inst_r/topview_trans_inst0/h11[23]
    SLICE_X12Y25         LUT3 (Prop_lut3_I0_O)        0.124    26.604 r  topview_inst_r/topview_trans_inst0/i___108/O
                         net (fo=1, routed)           0.000    26.604    topview_inst_r/topview_trans_inst0/i___108_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.137 r  topview_inst_r/topview_trans_inst0/i___19_i_44__1/CO[3]
                         net (fo=1, routed)           0.000    27.137    topview_inst_r/topview_trans_inst0/i___19_i_44__1_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.254 r  topview_inst_r/topview_trans_inst0/i___20_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    27.254    topview_inst_r/topview_trans_inst0/i___20_i_20__1_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.371 r  topview_inst_r/topview_trans_inst0/i___21_i_14__1/CO[3]
                         net (fo=1, routed)           0.000    27.371    topview_inst_r/topview_trans_inst0/i___21_i_14__1_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.488 r  topview_inst_r/topview_trans_inst0/i___22_i_8__1/CO[3]
                         net (fo=1, routed)           0.000    27.488    topview_inst_r/topview_trans_inst0/i___22_i_8__1_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.605 r  topview_inst_r/topview_trans_inst0/i___22_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    27.605    topview_inst_r/topview_trans_inst0/i___22_i_3__1_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.722 r  topview_inst_r/topview_trans_inst0/i___22_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    27.722    topview_inst_r/topview_trans_inst0/i___22_i_2__1_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    27.976 r  topview_inst_r/topview_trans_inst0/i___22_i_1__1/CO[0]
                         net (fo=36, routed)          0.900    28.877    topview_inst_r/topview_trans_inst0/h11[22]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.367    29.244 r  topview_inst_r/topview_trans_inst0/i___109/O
                         net (fo=1, routed)           0.000    29.244    topview_inst_r/topview_trans_inst0/i___109_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.794 r  topview_inst_r/topview_trans_inst0/i___19_i_39__1/CO[3]
                         net (fo=1, routed)           0.000    29.794    topview_inst_r/topview_trans_inst0/i___19_i_39__1_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.908 r  topview_inst_r/topview_trans_inst0/i___19_i_28__1/CO[3]
                         net (fo=1, routed)           0.000    29.908    topview_inst_r/topview_trans_inst0/i___19_i_28__1_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.022 r  topview_inst_r/topview_trans_inst0/i___20_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    30.022    topview_inst_r/topview_trans_inst0/i___20_i_15__1_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.136 r  topview_inst_r/topview_trans_inst0/i___21_i_9__1/CO[3]
                         net (fo=1, routed)           0.000    30.136    topview_inst_r/topview_trans_inst0/i___21_i_9__1_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.250 r  topview_inst_r/topview_trans_inst0/i___21_i_4__1/CO[3]
                         net (fo=1, routed)           0.000    30.250    topview_inst_r/topview_trans_inst0/i___21_i_4__1_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.364 r  topview_inst_r/topview_trans_inst0/i___21_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    30.364    topview_inst_r/topview_trans_inst0/i___21_i_2__1_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.521 r  topview_inst_r/topview_trans_inst0/i___21_i_1__1/CO[1]
                         net (fo=38, routed)          1.049    31.570    topview_inst_r/topview_trans_inst0/h11[21]
    SLICE_X14Y24         LUT3 (Prop_lut3_I0_O)        0.329    31.899 r  topview_inst_r/topview_trans_inst0/i___110/O
                         net (fo=1, routed)           0.000    31.899    topview_inst_r/topview_trans_inst0/i___110_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.432 r  topview_inst_r/topview_trans_inst0/i___19_i_34__1/CO[3]
                         net (fo=1, routed)           0.009    32.441    topview_inst_r/topview_trans_inst0/i___19_i_34__1_n_0
    SLICE_X14Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.558 r  topview_inst_r/topview_trans_inst0/i___19_i_23__1/CO[3]
                         net (fo=1, routed)           0.000    32.558    topview_inst_r/topview_trans_inst0/i___19_i_23__1_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.675 r  topview_inst_r/topview_trans_inst0/i___19_i_17__1/CO[3]
                         net (fo=1, routed)           0.000    32.675    topview_inst_r/topview_trans_inst0/i___19_i_17__1_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.792 r  topview_inst_r/topview_trans_inst0/i___20_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    32.792    topview_inst_r/topview_trans_inst0/i___20_i_10__1_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.909 r  topview_inst_r/topview_trans_inst0/i___20_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    32.909    topview_inst_r/topview_trans_inst0/i___20_i_5__1_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.026 r  topview_inst_r/topview_trans_inst0/i___20_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    33.026    topview_inst_r/topview_trans_inst0/i___20_i_2__1_n_0
    SLICE_X14Y30         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    33.255 r  topview_inst_r/topview_trans_inst0/i___20_i_1__1/CO[2]
                         net (fo=40, routed)          1.070    34.325    topview_inst_r/topview_trans_inst0/h11[20]
    SLICE_X13Y20         LUT3 (Prop_lut3_I0_O)        0.310    34.635 r  topview_inst_r/topview_trans_inst0/i___111/O
                         net (fo=1, routed)           0.000    34.635    topview_inst_r/topview_trans_inst0/i___111_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.185 r  topview_inst_r/topview_trans_inst0/i___19_i_33__1/CO[3]
                         net (fo=1, routed)           0.000    35.185    topview_inst_r/topview_trans_inst0/i___19_i_33__1_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.299 r  topview_inst_r/topview_trans_inst0/i___19_i_22__1/CO[3]
                         net (fo=1, routed)           0.000    35.299    topview_inst_r/topview_trans_inst0/i___19_i_22__1_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.413 r  topview_inst_r/topview_trans_inst0/i___19_i_16__1/CO[3]
                         net (fo=1, routed)           0.000    35.413    topview_inst_r/topview_trans_inst0/i___19_i_16__1_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.527 r  topview_inst_r/topview_trans_inst0/i___19_i_11__1/CO[3]
                         net (fo=1, routed)           0.000    35.527    topview_inst_r/topview_trans_inst0/i___19_i_11__1_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.641 r  topview_inst_r/topview_trans_inst0/i___19_i_6__1/CO[3]
                         net (fo=1, routed)           0.009    35.650    topview_inst_r/topview_trans_inst0/i___19_i_6__1_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.764 r  topview_inst_r/topview_trans_inst0/i___19_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    35.764    topview_inst_r/topview_trans_inst0/i___19_i_2__1_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.878 r  topview_inst_r/topview_trans_inst0/i___19_i_1__1/CO[3]
                         net (fo=42, routed)          1.168    37.046    topview_inst_r/topview_trans_inst0/h11[19]
    SLICE_X15Y22         LUT3 (Prop_lut3_I0_O)        0.124    37.170 r  topview_inst_r/topview_trans_inst0/i___15_i_64__1/O
                         net (fo=1, routed)           0.000    37.170    topview_inst_r/topview_trans_inst0/i___15_i_64__1_n_0
    SLICE_X15Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.571 r  topview_inst_r/topview_trans_inst0/i___15_i_49__1/CO[3]
                         net (fo=1, routed)           0.000    37.571    topview_inst_r/topview_trans_inst0/i___15_i_49__1_n_0
    SLICE_X15Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.685 r  topview_inst_r/topview_trans_inst0/i___16_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    37.685    topview_inst_r/topview_trans_inst0/i___16_i_25__1_n_0
    SLICE_X15Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.799 r  topview_inst_r/topview_trans_inst0/i___17_i_19__1/CO[3]
                         net (fo=1, routed)           0.009    37.808    topview_inst_r/topview_trans_inst0/i___17_i_19__1_n_0
    SLICE_X15Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.922 r  topview_inst_r/topview_trans_inst0/i___18_i_13__1/CO[3]
                         net (fo=1, routed)           0.000    37.922    topview_inst_r/topview_trans_inst0/i___18_i_13__1_n_0
    SLICE_X15Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.036 r  topview_inst_r/topview_trans_inst0/i___18_i_8__1/CO[3]
                         net (fo=1, routed)           0.000    38.036    topview_inst_r/topview_trans_inst0/i___18_i_8__1_n_0
    SLICE_X15Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.150 r  topview_inst_r/topview_trans_inst0/i___18_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    38.150    topview_inst_r/topview_trans_inst0/i___18_i_3__1_n_0
    SLICE_X15Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.264 r  topview_inst_r/topview_trans_inst0/i___18_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    38.264    topview_inst_r/topview_trans_inst0/i___18_i_2__1_n_0
    SLICE_X15Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.535 r  topview_inst_r/topview_trans_inst0/i___18_i_1__1/CO[0]
                         net (fo=44, routed)          0.919    39.453    topview_inst_r/topview_trans_inst0/h11[18]
    SLICE_X16Y25         LUT4 (Prop_lut4_I0_O)        0.373    39.826 r  topview_inst_r/topview_trans_inst0/i___79/O
                         net (fo=1, routed)           0.000    39.826    topview_inst_r/topview_trans_inst0/i___79_n_0
    SLICE_X16Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.359 r  topview_inst_r/topview_trans_inst0/i___15_i_44__1/CO[3]
                         net (fo=1, routed)           0.000    40.359    topview_inst_r/topview_trans_inst0/i___15_i_44__1_n_0
    SLICE_X16Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.476 r  topview_inst_r/topview_trans_inst0/i___15_i_33__1/CO[3]
                         net (fo=1, routed)           0.000    40.476    topview_inst_r/topview_trans_inst0/i___15_i_33__1_n_0
    SLICE_X16Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.593 r  topview_inst_r/topview_trans_inst0/i___16_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    40.593    topview_inst_r/topview_trans_inst0/i___16_i_20__1_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.710 r  topview_inst_r/topview_trans_inst0/i___17_i_14__1/CO[3]
                         net (fo=1, routed)           0.000    40.710    topview_inst_r/topview_trans_inst0/i___17_i_14__1_n_0
    SLICE_X16Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.827 r  topview_inst_r/topview_trans_inst0/i___17_i_9__1/CO[3]
                         net (fo=1, routed)           0.000    40.827    topview_inst_r/topview_trans_inst0/i___17_i_9__1_n_0
    SLICE_X16Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.944 r  topview_inst_r/topview_trans_inst0/i___17_i_4__1/CO[3]
                         net (fo=1, routed)           0.000    40.944    topview_inst_r/topview_trans_inst0/i___17_i_4__1_n_0
    SLICE_X16Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.061 r  topview_inst_r/topview_trans_inst0/i___17_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    41.061    topview_inst_r/topview_trans_inst0/i___17_i_2__1_n_0
    SLICE_X16Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.218 r  topview_inst_r/topview_trans_inst0/i___17_i_1__1/CO[1]
                         net (fo=46, routed)          1.334    42.552    topview_inst_r/topview_trans_inst0/h11[17]
    SLICE_X16Y17         LUT4 (Prop_lut4_I0_O)        0.332    42.884 r  topview_inst_r/topview_trans_inst0/i___78/O
                         net (fo=1, routed)           0.000    42.884    topview_inst_r/topview_trans_inst0/i___78_n_0
    SLICE_X16Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.417 r  topview_inst_r/topview_trans_inst0/i___15_i_39__1/CO[3]
                         net (fo=1, routed)           0.000    43.417    topview_inst_r/topview_trans_inst0/i___15_i_39__1_n_0
    SLICE_X16Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.534 r  topview_inst_r/topview_trans_inst0/i___15_i_28__1/CO[3]
                         net (fo=1, routed)           0.000    43.534    topview_inst_r/topview_trans_inst0/i___15_i_28__1_n_0
    SLICE_X16Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.651 r  topview_inst_r/topview_trans_inst0/i___15_i_22__1/CO[3]
                         net (fo=1, routed)           0.000    43.651    topview_inst_r/topview_trans_inst0/i___15_i_22__1_n_0
    SLICE_X16Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.768 r  topview_inst_r/topview_trans_inst0/i___16_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    43.768    topview_inst_r/topview_trans_inst0/i___16_i_15__1_n_0
    SLICE_X16Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.885 r  topview_inst_r/topview_trans_inst0/i___16_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    43.885    topview_inst_r/topview_trans_inst0/i___16_i_10__1_n_0
    SLICE_X16Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.002 r  topview_inst_r/topview_trans_inst0/i___16_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    44.002    topview_inst_r/topview_trans_inst0/i___16_i_5__1_n_0
    SLICE_X16Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.119 r  topview_inst_r/topview_trans_inst0/i___16_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    44.119    topview_inst_r/topview_trans_inst0/i___16_i_2__1_n_0
    SLICE_X16Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    44.348 r  topview_inst_r/topview_trans_inst0/i___16_i_1__1/CO[2]
                         net (fo=48, routed)          1.000    45.348    topview_inst_r/topview_trans_inst0/h11[16]
    SLICE_X17Y22         LUT4 (Prop_lut4_I0_O)        0.310    45.658 r  topview_inst_r/topview_trans_inst0/i___15_i_42__1/O
                         net (fo=1, routed)           0.000    45.658    topview_inst_r/topview_trans_inst0/i___15_i_42__1_n_0
    SLICE_X17Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.208 r  topview_inst_r/topview_trans_inst0/i___15_i_27__1/CO[3]
                         net (fo=1, routed)           0.000    46.208    topview_inst_r/topview_trans_inst0/i___15_i_27__1_n_0
    SLICE_X17Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.322 r  topview_inst_r/topview_trans_inst0/i___15_i_21__1/CO[3]
                         net (fo=1, routed)           0.000    46.322    topview_inst_r/topview_trans_inst0/i___15_i_21__1_n_0
    SLICE_X17Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.436 r  topview_inst_r/topview_trans_inst0/i___15_i_16__1/CO[3]
                         net (fo=1, routed)           0.009    46.445    topview_inst_r/topview_trans_inst0/i___15_i_16__1_n_0
    SLICE_X17Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.559 r  topview_inst_r/topview_trans_inst0/i___15_i_11__1/CO[3]
                         net (fo=1, routed)           0.000    46.559    topview_inst_r/topview_trans_inst0/i___15_i_11__1_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.673 r  topview_inst_r/topview_trans_inst0/i___15_i_6__1/CO[3]
                         net (fo=1, routed)           0.000    46.673    topview_inst_r/topview_trans_inst0/i___15_i_6__1_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.787 r  topview_inst_r/topview_trans_inst0/i___15_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    46.787    topview_inst_r/topview_trans_inst0/i___15_i_2__1_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.901 r  topview_inst_r/topview_trans_inst0/i___15_i_1__1/CO[3]
                         net (fo=50, routed)          1.518    48.420    topview_inst_r/topview_trans_inst0/h11[15]
    SLICE_X18Y21         LUT3 (Prop_lut3_I0_O)        0.124    48.544 r  topview_inst_r/topview_trans_inst0/i___11_i_41__1/O
                         net (fo=1, routed)           0.000    48.544    topview_inst_r/topview_trans_inst0/i___11_i_41__1_n_0
    SLICE_X18Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    48.920 r  topview_inst_r/topview_trans_inst0/i___11_i_35__1/CO[3]
                         net (fo=1, routed)           0.000    48.920    topview_inst_r/topview_trans_inst0/i___11_i_35__1_n_0
    SLICE_X18Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.037 r  topview_inst_r/topview_trans_inst0/i___12_i_30__1/CO[3]
                         net (fo=1, routed)           0.000    49.037    topview_inst_r/topview_trans_inst0/i___12_i_30__1_n_0
    SLICE_X18Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.154 r  topview_inst_r/topview_trans_inst0/i___13_i_24__1/CO[3]
                         net (fo=1, routed)           0.000    49.154    topview_inst_r/topview_trans_inst0/i___13_i_24__1_n_0
    SLICE_X18Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.271 r  topview_inst_r/topview_trans_inst0/i___14_i_18__1/CO[3]
                         net (fo=1, routed)           0.009    49.280    topview_inst_r/topview_trans_inst0/i___14_i_18__1_n_0
    SLICE_X18Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.397 r  topview_inst_r/topview_trans_inst0/i___14_i_13__1/CO[3]
                         net (fo=1, routed)           0.000    49.397    topview_inst_r/topview_trans_inst0/i___14_i_13__1_n_0
    SLICE_X18Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.514 r  topview_inst_r/topview_trans_inst0/i___14_i_8__1/CO[3]
                         net (fo=1, routed)           0.000    49.514    topview_inst_r/topview_trans_inst0/i___14_i_8__1_n_0
    SLICE_X18Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.631 r  topview_inst_r/topview_trans_inst0/i___14_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    49.631    topview_inst_r/topview_trans_inst0/i___14_i_3__1_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.748 r  topview_inst_r/topview_trans_inst0/i___14_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    49.748    topview_inst_r/topview_trans_inst0/i___14_i_2__1_n_0
    SLICE_X18Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    50.002 r  topview_inst_r/topview_trans_inst0/i___14_i_1__1/CO[0]
                         net (fo=52, routed)          0.776    50.777    topview_inst_r/topview_trans_inst0/h11[14]
    SLICE_X19Y29         LUT4 (Prop_lut4_I0_O)        0.367    51.144 r  topview_inst_r/topview_trans_inst0/i___75/O
                         net (fo=1, routed)           0.000    51.144    topview_inst_r/topview_trans_inst0/i___75_n_0
    SLICE_X19Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.694 r  topview_inst_r/topview_trans_inst0/i___10_i_35__1/CO[3]
                         net (fo=1, routed)           0.000    51.694    topview_inst_r/topview_trans_inst0/i___10_i_35__1_n_0
    SLICE_X19Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.808 r  topview_inst_r/topview_trans_inst0/i___11_i_30__1/CO[3]
                         net (fo=1, routed)           0.000    51.808    topview_inst_r/topview_trans_inst0/i___11_i_30__1_n_0
    SLICE_X19Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.922 r  topview_inst_r/topview_trans_inst0/i___12_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    51.922    topview_inst_r/topview_trans_inst0/i___12_i_25__1_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.036 r  topview_inst_r/topview_trans_inst0/i___13_i_19__1/CO[3]
                         net (fo=1, routed)           0.000    52.036    topview_inst_r/topview_trans_inst0/i___13_i_19__1_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.150 r  topview_inst_r/topview_trans_inst0/i___13_i_14__1/CO[3]
                         net (fo=1, routed)           0.000    52.150    topview_inst_r/topview_trans_inst0/i___13_i_14__1_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.264 r  topview_inst_r/topview_trans_inst0/i___13_i_9__1/CO[3]
                         net (fo=1, routed)           0.000    52.264    topview_inst_r/topview_trans_inst0/i___13_i_9__1_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.378 r  topview_inst_r/topview_trans_inst0/i___13_i_4__1/CO[3]
                         net (fo=1, routed)           0.000    52.378    topview_inst_r/topview_trans_inst0/i___13_i_4__1_n_0
    SLICE_X19Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.492 r  topview_inst_r/topview_trans_inst0/i___13_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    52.492    topview_inst_r/topview_trans_inst0/i___13_i_2__1_n_0
    SLICE_X19Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.649 r  topview_inst_r/topview_trans_inst0/i___13_i_1__1/CO[1]
                         net (fo=54, routed)          1.168    53.817    topview_inst_r/topview_trans_inst0/h11[13]
    SLICE_X20Y26         LUT4 (Prop_lut4_I0_O)        0.329    54.146 r  topview_inst_r/topview_trans_inst0/i___74/O
                         net (fo=1, routed)           0.000    54.146    topview_inst_r/topview_trans_inst0/i___74_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.679 r  topview_inst_r/topview_trans_inst0/i___9_i_35__1/CO[3]
                         net (fo=1, routed)           0.000    54.679    topview_inst_r/topview_trans_inst0/i___9_i_35__1_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.796 r  topview_inst_r/topview_trans_inst0/i___10_i_30__1/CO[3]
                         net (fo=1, routed)           0.000    54.796    topview_inst_r/topview_trans_inst0/i___10_i_30__1_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.913 r  topview_inst_r/topview_trans_inst0/i___11_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    54.913    topview_inst_r/topview_trans_inst0/i___11_i_25__1_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.030 r  topview_inst_r/topview_trans_inst0/i___12_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    55.030    topview_inst_r/topview_trans_inst0/i___12_i_20__1_n_0
    SLICE_X20Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.147 r  topview_inst_r/topview_trans_inst0/i___12_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    55.147    topview_inst_r/topview_trans_inst0/i___12_i_15__1_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.264 r  topview_inst_r/topview_trans_inst0/i___12_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    55.264    topview_inst_r/topview_trans_inst0/i___12_i_10__1_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.381 r  topview_inst_r/topview_trans_inst0/i___12_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    55.381    topview_inst_r/topview_trans_inst0/i___12_i_5__1_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.498 r  topview_inst_r/topview_trans_inst0/i___12_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    55.498    topview_inst_r/topview_trans_inst0/i___12_i_2__1_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.655 r  topview_inst_r/topview_trans_inst0/i___12_i_1__1/CO[1]
                         net (fo=54, routed)          1.108    56.763    topview_inst_r/topview_trans_inst0/h11[12]
    SLICE_X22Y25         LUT4 (Prop_lut4_I0_O)        0.332    57.095 r  topview_inst_r/topview_trans_inst0/i___73/O
                         net (fo=1, routed)           0.000    57.095    topview_inst_r/topview_trans_inst0/i___73_n_0
    SLICE_X22Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.628 r  topview_inst_r/topview_trans_inst0/i___8_i_35__1/CO[3]
                         net (fo=1, routed)           0.000    57.628    topview_inst_r/topview_trans_inst0/i___8_i_35__1_n_0
    SLICE_X22Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.745 r  topview_inst_r/topview_trans_inst0/i___9_i_30__1/CO[3]
                         net (fo=1, routed)           0.000    57.745    topview_inst_r/topview_trans_inst0/i___9_i_30__1_n_0
    SLICE_X22Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.862 r  topview_inst_r/topview_trans_inst0/i___10_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    57.862    topview_inst_r/topview_trans_inst0/i___10_i_25__1_n_0
    SLICE_X22Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.979 r  topview_inst_r/topview_trans_inst0/i___11_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    57.979    topview_inst_r/topview_trans_inst0/i___11_i_20__1_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.096 r  topview_inst_r/topview_trans_inst0/i___11_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    58.096    topview_inst_r/topview_trans_inst0/i___11_i_15__1_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.213 r  topview_inst_r/topview_trans_inst0/i___11_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    58.213    topview_inst_r/topview_trans_inst0/i___11_i_10__1_n_0
    SLICE_X22Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.330 r  topview_inst_r/topview_trans_inst0/i___11_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    58.330    topview_inst_r/topview_trans_inst0/i___11_i_5__1_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.447 r  topview_inst_r/topview_trans_inst0/i___11_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    58.447    topview_inst_r/topview_trans_inst0/i___11_i_2__1_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.604 r  topview_inst_r/topview_trans_inst0/i___11_i_1__1/CO[1]
                         net (fo=54, routed)          1.114    59.718    topview_inst_r/topview_trans_inst0/h11[11]
    SLICE_X24Y25         LUT4 (Prop_lut4_I0_O)        0.332    60.050 r  topview_inst_r/topview_trans_inst0/i___72/O
                         net (fo=1, routed)           0.000    60.050    topview_inst_r/topview_trans_inst0/i___72_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.600 r  topview_inst_r/topview_trans_inst0/i___7_i_35__1/CO[3]
                         net (fo=1, routed)           0.000    60.600    topview_inst_r/topview_trans_inst0/i___7_i_35__1_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.714 r  topview_inst_r/topview_trans_inst0/i___8_i_30__1/CO[3]
                         net (fo=1, routed)           0.000    60.714    topview_inst_r/topview_trans_inst0/i___8_i_30__1_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.828 r  topview_inst_r/topview_trans_inst0/i___9_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    60.828    topview_inst_r/topview_trans_inst0/i___9_i_25__1_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.942 r  topview_inst_r/topview_trans_inst0/i___10_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    60.942    topview_inst_r/topview_trans_inst0/i___10_i_20__1_n_0
    SLICE_X24Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.056 r  topview_inst_r/topview_trans_inst0/i___10_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    61.056    topview_inst_r/topview_trans_inst0/i___10_i_15__1_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.170 r  topview_inst_r/topview_trans_inst0/i___10_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    61.170    topview_inst_r/topview_trans_inst0/i___10_i_10__1_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.284 r  topview_inst_r/topview_trans_inst0/i___10_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    61.284    topview_inst_r/topview_trans_inst0/i___10_i_5__1_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.398 r  topview_inst_r/topview_trans_inst0/i___10_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    61.398    topview_inst_r/topview_trans_inst0/i___10_i_2__1_n_0
    SLICE_X24Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.555 r  topview_inst_r/topview_trans_inst0/i___10_i_1__1/CO[1]
                         net (fo=54, routed)          1.037    62.593    topview_inst_r/topview_trans_inst0/h11[10]
    SLICE_X27Y24         LUT4 (Prop_lut4_I0_O)        0.329    62.922 r  topview_inst_r/topview_trans_inst0/i___71/O
                         net (fo=1, routed)           0.000    62.922    topview_inst_r/topview_trans_inst0/i___71_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.472 r  topview_inst_r/topview_trans_inst0/i___6_i_35__1/CO[3]
                         net (fo=1, routed)           0.009    63.481    topview_inst_r/topview_trans_inst0/i___6_i_35__1_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.595 r  topview_inst_r/topview_trans_inst0/i___7_i_30__1/CO[3]
                         net (fo=1, routed)           0.000    63.595    topview_inst_r/topview_trans_inst0/i___7_i_30__1_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.709 r  topview_inst_r/topview_trans_inst0/i___8_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    63.709    topview_inst_r/topview_trans_inst0/i___8_i_25__1_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.823 r  topview_inst_r/topview_trans_inst0/i___9_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    63.823    topview_inst_r/topview_trans_inst0/i___9_i_20__1_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.937 r  topview_inst_r/topview_trans_inst0/i___9_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    63.937    topview_inst_r/topview_trans_inst0/i___9_i_15__1_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.051 r  topview_inst_r/topview_trans_inst0/i___9_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    64.051    topview_inst_r/topview_trans_inst0/i___9_i_10__1_n_0
    SLICE_X27Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.165 r  topview_inst_r/topview_trans_inst0/i___9_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    64.165    topview_inst_r/topview_trans_inst0/i___9_i_5__1_n_0
    SLICE_X27Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.279 r  topview_inst_r/topview_trans_inst0/i___9_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    64.279    topview_inst_r/topview_trans_inst0/i___9_i_2__1_n_0
    SLICE_X27Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.436 r  topview_inst_r/topview_trans_inst0/i___9_i_1__1/CO[1]
                         net (fo=54, routed)          1.131    65.567    topview_inst_r/topview_trans_inst0/h11[9]
    SLICE_X26Y18         LUT4 (Prop_lut4_I0_O)        0.329    65.896 r  topview_inst_r/topview_trans_inst0/i___70/O
                         net (fo=1, routed)           0.000    65.896    topview_inst_r/topview_trans_inst0/i___70_n_0
    SLICE_X26Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    66.429 r  topview_inst_r/topview_trans_inst0/i___5_i_35__1/CO[3]
                         net (fo=1, routed)           0.000    66.429    topview_inst_r/topview_trans_inst0/i___5_i_35__1_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.546 r  topview_inst_r/topview_trans_inst0/i___6_i_30__1/CO[3]
                         net (fo=1, routed)           0.000    66.546    topview_inst_r/topview_trans_inst0/i___6_i_30__1_n_0
    SLICE_X26Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.663 r  topview_inst_r/topview_trans_inst0/i___7_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    66.663    topview_inst_r/topview_trans_inst0/i___7_i_25__1_n_0
    SLICE_X26Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.780 r  topview_inst_r/topview_trans_inst0/i___8_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    66.780    topview_inst_r/topview_trans_inst0/i___8_i_20__1_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.897 r  topview_inst_r/topview_trans_inst0/i___8_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    66.897    topview_inst_r/topview_trans_inst0/i___8_i_15__1_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.014 r  topview_inst_r/topview_trans_inst0/i___8_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    67.014    topview_inst_r/topview_trans_inst0/i___8_i_10__1_n_0
    SLICE_X26Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.131 r  topview_inst_r/topview_trans_inst0/i___8_i_5__1/CO[3]
                         net (fo=1, routed)           0.009    67.140    topview_inst_r/topview_trans_inst0/i___8_i_5__1_n_0
    SLICE_X26Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.257 r  topview_inst_r/topview_trans_inst0/i___8_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    67.257    topview_inst_r/topview_trans_inst0/i___8_i_2__1_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.414 r  topview_inst_r/topview_trans_inst0/i___8_i_1__1/CO[1]
                         net (fo=54, routed)          0.683    68.096    topview_inst_r/topview_trans_inst0/h11[8]
    SLICE_X26Y27         LUT4 (Prop_lut4_I0_O)        0.332    68.428 r  topview_inst_r/topview_trans_inst0/i___69/O
                         net (fo=1, routed)           0.000    68.428    topview_inst_r/topview_trans_inst0/i___69_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.961 r  topview_inst_r/topview_trans_inst0/i___4_i_35__1/CO[3]
                         net (fo=1, routed)           0.000    68.961    topview_inst_r/topview_trans_inst0/i___4_i_35__1_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.078 r  topview_inst_r/topview_trans_inst0/i___5_i_30__1/CO[3]
                         net (fo=1, routed)           0.000    69.078    topview_inst_r/topview_trans_inst0/i___5_i_30__1_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.195 r  topview_inst_r/topview_trans_inst0/i___6_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    69.195    topview_inst_r/topview_trans_inst0/i___6_i_25__1_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.312 r  topview_inst_r/topview_trans_inst0/i___7_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    69.312    topview_inst_r/topview_trans_inst0/i___7_i_20__1_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.429 r  topview_inst_r/topview_trans_inst0/i___7_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    69.429    topview_inst_r/topview_trans_inst0/i___7_i_15__1_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.546 r  topview_inst_r/topview_trans_inst0/i___7_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    69.546    topview_inst_r/topview_trans_inst0/i___7_i_10__1_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.663 r  topview_inst_r/topview_trans_inst0/i___7_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    69.663    topview_inst_r/topview_trans_inst0/i___7_i_5__1_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.780 r  topview_inst_r/topview_trans_inst0/i___7_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    69.780    topview_inst_r/topview_trans_inst0/i___7_i_2__1_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.937 r  topview_inst_r/topview_trans_inst0/i___7_i_1__1/CO[1]
                         net (fo=54, routed)          1.183    71.121    topview_inst_r/topview_trans_inst0/h11[7]
    SLICE_X25Y25         LUT4 (Prop_lut4_I0_O)        0.332    71.453 r  topview_inst_r/topview_trans_inst0/i___68/O
                         net (fo=1, routed)           0.000    71.453    topview_inst_r/topview_trans_inst0/i___68_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.003 r  topview_inst_r/topview_trans_inst0/i___3_i_35__1/CO[3]
                         net (fo=1, routed)           0.000    72.003    topview_inst_r/topview_trans_inst0/i___3_i_35__1_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.117 r  topview_inst_r/topview_trans_inst0/i___4_i_30__1/CO[3]
                         net (fo=1, routed)           0.000    72.117    topview_inst_r/topview_trans_inst0/i___4_i_30__1_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.231 r  topview_inst_r/topview_trans_inst0/i___5_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    72.231    topview_inst_r/topview_trans_inst0/i___5_i_25__1_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.345 r  topview_inst_r/topview_trans_inst0/i___6_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    72.345    topview_inst_r/topview_trans_inst0/i___6_i_20__1_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.459 r  topview_inst_r/topview_trans_inst0/i___6_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    72.459    topview_inst_r/topview_trans_inst0/i___6_i_15__1_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.573 r  topview_inst_r/topview_trans_inst0/i___6_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    72.573    topview_inst_r/topview_trans_inst0/i___6_i_10__1_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.687 r  topview_inst_r/topview_trans_inst0/i___6_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    72.687    topview_inst_r/topview_trans_inst0/i___6_i_5__1_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.801 r  topview_inst_r/topview_trans_inst0/i___6_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    72.801    topview_inst_r/topview_trans_inst0/i___6_i_2__1_n_0
    SLICE_X25Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.958 r  topview_inst_r/topview_trans_inst0/i___6_i_1__1/CO[1]
                         net (fo=54, routed)          1.103    74.060    topview_inst_r/topview_trans_inst0/h11[6]
    SLICE_X23Y30         LUT4 (Prop_lut4_I0_O)        0.329    74.389 r  topview_inst_r/topview_trans_inst0/i___67/O
                         net (fo=1, routed)           0.000    74.389    topview_inst_r/topview_trans_inst0/i___67_n_0
    SLICE_X23Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.939 r  topview_inst_r/topview_trans_inst0/i___2_i_35__1/CO[3]
                         net (fo=1, routed)           0.000    74.939    topview_inst_r/topview_trans_inst0/i___2_i_35__1_n_0
    SLICE_X23Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.053 r  topview_inst_r/topview_trans_inst0/i___3_i_30__1/CO[3]
                         net (fo=1, routed)           0.000    75.053    topview_inst_r/topview_trans_inst0/i___3_i_30__1_n_0
    SLICE_X23Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.167 r  topview_inst_r/topview_trans_inst0/i___4_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    75.167    topview_inst_r/topview_trans_inst0/i___4_i_25__1_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.281 r  topview_inst_r/topview_trans_inst0/i___5_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    75.281    topview_inst_r/topview_trans_inst0/i___5_i_20__1_n_0
    SLICE_X23Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.395 r  topview_inst_r/topview_trans_inst0/i___5_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    75.395    topview_inst_r/topview_trans_inst0/i___5_i_15__1_n_0
    SLICE_X23Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.509 r  topview_inst_r/topview_trans_inst0/i___5_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    75.509    topview_inst_r/topview_trans_inst0/i___5_i_10__1_n_0
    SLICE_X23Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.623 r  topview_inst_r/topview_trans_inst0/i___5_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    75.623    topview_inst_r/topview_trans_inst0/i___5_i_5__1_n_0
    SLICE_X23Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.737 r  topview_inst_r/topview_trans_inst0/i___5_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    75.737    topview_inst_r/topview_trans_inst0/i___5_i_2__1_n_0
    SLICE_X23Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.894 r  topview_inst_r/topview_trans_inst0/i___5_i_1__1/CO[1]
                         net (fo=54, routed)          0.941    76.835    topview_inst_r/topview_trans_inst0/h11[5]
    SLICE_X21Y33         LUT4 (Prop_lut4_I0_O)        0.329    77.164 r  topview_inst_r/topview_trans_inst0/i___66/O
                         net (fo=1, routed)           0.000    77.164    topview_inst_r/topview_trans_inst0/i___66_n_0
    SLICE_X21Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.714 r  topview_inst_r/topview_trans_inst0/i___1_i_53__1/CO[3]
                         net (fo=1, routed)           0.000    77.714    topview_inst_r/topview_trans_inst0/i___1_i_53__1_n_0
    SLICE_X21Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.828 r  topview_inst_r/topview_trans_inst0/i___2_i_30__1/CO[3]
                         net (fo=1, routed)           0.000    77.828    topview_inst_r/topview_trans_inst0/i___2_i_30__1_n_0
    SLICE_X21Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.942 r  topview_inst_r/topview_trans_inst0/i___3_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    77.942    topview_inst_r/topview_trans_inst0/i___3_i_25__1_n_0
    SLICE_X21Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.056 r  topview_inst_r/topview_trans_inst0/i___4_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    78.056    topview_inst_r/topview_trans_inst0/i___4_i_20__1_n_0
    SLICE_X21Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.170 r  topview_inst_r/topview_trans_inst0/i___4_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    78.170    topview_inst_r/topview_trans_inst0/i___4_i_15__1_n_0
    SLICE_X21Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.284 r  topview_inst_r/topview_trans_inst0/i___4_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    78.284    topview_inst_r/topview_trans_inst0/i___4_i_10__1_n_0
    SLICE_X21Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.398 r  topview_inst_r/topview_trans_inst0/i___4_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    78.398    topview_inst_r/topview_trans_inst0/i___4_i_5__1_n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.512 r  topview_inst_r/topview_trans_inst0/i___4_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    78.512    topview_inst_r/topview_trans_inst0/i___4_i_2__1_n_0
    SLICE_X21Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.669 r  topview_inst_r/topview_trans_inst0/i___4_i_1__1/CO[1]
                         net (fo=54, routed)          1.026    79.695    topview_inst_r/topview_trans_inst0/h11[4]
    SLICE_X18Y30         LUT4 (Prop_lut4_I0_O)        0.329    80.024 r  topview_inst_r/topview_trans_inst0/i___65/O
                         net (fo=1, routed)           0.000    80.024    topview_inst_r/topview_trans_inst0/i___65_n_0
    SLICE_X18Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.557 r  topview_inst_r/topview_trans_inst0/i___1_i_48__1/CO[3]
                         net (fo=1, routed)           0.000    80.557    topview_inst_r/topview_trans_inst0/i___1_i_48__1_n_0
    SLICE_X18Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.674 r  topview_inst_r/topview_trans_inst0/i___1_i_37__1/CO[3]
                         net (fo=1, routed)           0.000    80.674    topview_inst_r/topview_trans_inst0/i___1_i_37__1_n_0
    SLICE_X18Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.791 r  topview_inst_r/topview_trans_inst0/i___2_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    80.791    topview_inst_r/topview_trans_inst0/i___2_i_25__1_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.908 r  topview_inst_r/topview_trans_inst0/i___3_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    80.908    topview_inst_r/topview_trans_inst0/i___3_i_20__1_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.025 r  topview_inst_r/topview_trans_inst0/i___3_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    81.025    topview_inst_r/topview_trans_inst0/i___3_i_15__1_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.142 r  topview_inst_r/topview_trans_inst0/i___3_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    81.142    topview_inst_r/topview_trans_inst0/i___3_i_10__1_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.259 r  topview_inst_r/topview_trans_inst0/i___3_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    81.259    topview_inst_r/topview_trans_inst0/i___3_i_5__1_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.376 r  topview_inst_r/topview_trans_inst0/i___3_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    81.376    topview_inst_r/topview_trans_inst0/i___3_i_2__1_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.533 r  topview_inst_r/topview_trans_inst0/i___3_i_1__1/CO[1]
                         net (fo=54, routed)          0.940    82.473    topview_inst_r/topview_trans_inst0/h11[3]
    SLICE_X17Y33         LUT4 (Prop_lut4_I0_O)        0.332    82.805 r  topview_inst_r/topview_trans_inst0/i___64/O
                         net (fo=1, routed)           0.000    82.805    topview_inst_r/topview_trans_inst0/i___64_n_0
    SLICE_X17Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.355 r  topview_inst_r/topview_trans_inst0/i___1_i_43__1/CO[3]
                         net (fo=1, routed)           0.000    83.355    topview_inst_r/topview_trans_inst0/i___1_i_43__1_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.469 r  topview_inst_r/topview_trans_inst0/i___1_i_32__1/CO[3]
                         net (fo=1, routed)           0.000    83.469    topview_inst_r/topview_trans_inst0/i___1_i_32__1_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.583 r  topview_inst_r/topview_trans_inst0/i___1_i_26__1/CO[3]
                         net (fo=1, routed)           0.000    83.583    topview_inst_r/topview_trans_inst0/i___1_i_26__1_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.697 r  topview_inst_r/topview_trans_inst0/i___2_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    83.697    topview_inst_r/topview_trans_inst0/i___2_i_20__1_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.811 r  topview_inst_r/topview_trans_inst0/i___2_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    83.811    topview_inst_r/topview_trans_inst0/i___2_i_15__1_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.925 r  topview_inst_r/topview_trans_inst0/i___2_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    83.925    topview_inst_r/topview_trans_inst0/i___2_i_10__1_n_0
    SLICE_X17Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.039 r  topview_inst_r/topview_trans_inst0/i___2_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    84.039    topview_inst_r/topview_trans_inst0/i___2_i_5__1_n_0
    SLICE_X17Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.153 r  topview_inst_r/topview_trans_inst0/i___2_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    84.153    topview_inst_r/topview_trans_inst0/i___2_i_2__1_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.310 r  topview_inst_r/topview_trans_inst0/i___2_i_1__1/CO[1]
                         net (fo=54, routed)          0.881    85.191    topview_inst_r/topview_trans_inst0/h11[2]
    SLICE_X16Y38         LUT4 (Prop_lut4_I0_O)        0.329    85.520 r  topview_inst_r/topview_trans_inst0/i___63/O
                         net (fo=1, routed)           0.000    85.520    topview_inst_r/topview_trans_inst0/i___63_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.053 r  topview_inst_r/topview_trans_inst0/i___1_i_42__1/CO[3]
                         net (fo=1, routed)           0.000    86.053    topview_inst_r/topview_trans_inst0/i___1_i_42__1_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.170 r  topview_inst_r/topview_trans_inst0/i___1_i_31__1/CO[3]
                         net (fo=1, routed)           0.000    86.170    topview_inst_r/topview_trans_inst0/i___1_i_31__1_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.287 r  topview_inst_r/topview_trans_inst0/i___1_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    86.287    topview_inst_r/topview_trans_inst0/i___1_i_25__1_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.404 r  topview_inst_r/topview_trans_inst0/i___1_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    86.404    topview_inst_r/topview_trans_inst0/i___1_i_20__1_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.521 r  topview_inst_r/topview_trans_inst0/i___1_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    86.521    topview_inst_r/topview_trans_inst0/i___1_i_15__1_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.638 r  topview_inst_r/topview_trans_inst0/i___1_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    86.638    topview_inst_r/topview_trans_inst0/i___1_i_10__1_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.755 r  topview_inst_r/topview_trans_inst0/i___1_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    86.755    topview_inst_r/topview_trans_inst0/i___1_i_5__1_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.872 r  topview_inst_r/topview_trans_inst0/i___1_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    86.872    topview_inst_r/topview_trans_inst0/i___1_i_2__1_n_0
    SLICE_X16Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.029 r  topview_inst_r/topview_trans_inst0/i___1_i_1__1/CO[1]
                         net (fo=54, routed)          1.090    88.118    topview_inst_r/topview_trans_inst0/h11[1]
    SLICE_X15Y36         LUT3 (Prop_lut3_I0_O)        0.332    88.450 r  topview_inst_r/topview_trans_inst0/i___124_i_42__1/O
                         net (fo=1, routed)           0.000    88.450    topview_inst_r/topview_trans_inst0/i___124_i_42__1_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.000 r  topview_inst_r/topview_trans_inst0/i___124_i_34__1/CO[3]
                         net (fo=1, routed)           0.000    89.000    topview_inst_r/topview_trans_inst0/i___124_i_34__1_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.114 r  topview_inst_r/topview_trans_inst0/i___124_i_29__1/CO[3]
                         net (fo=1, routed)           0.000    89.114    topview_inst_r/topview_trans_inst0/i___124_i_29__1_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.228 r  topview_inst_r/topview_trans_inst0/i___124_i_24__1/CO[3]
                         net (fo=1, routed)           0.000    89.228    topview_inst_r/topview_trans_inst0/i___124_i_24__1_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.342 r  topview_inst_r/topview_trans_inst0/i___124_i_19__1/CO[3]
                         net (fo=1, routed)           0.000    89.342    topview_inst_r/topview_trans_inst0/i___124_i_19__1_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.456 r  topview_inst_r/topview_trans_inst0/i___124_i_14__1/CO[3]
                         net (fo=1, routed)           0.000    89.456    topview_inst_r/topview_trans_inst0/i___124_i_14__1_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.570 r  topview_inst_r/topview_trans_inst0/i___124_i_9__1/CO[3]
                         net (fo=1, routed)           0.000    89.570    topview_inst_r/topview_trans_inst0/i___124_i_9__1_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.684 r  topview_inst_r/topview_trans_inst0/i___124_i_4__1/CO[3]
                         net (fo=1, routed)           0.000    89.684    topview_inst_r/topview_trans_inst0/i___124_i_4__1_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.798 r  topview_inst_r/topview_trans_inst0/i___124_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    89.798    topview_inst_r/topview_trans_inst0/i___124_i_2__1_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    90.069 r  topview_inst_r/topview_trans_inst0/i___124_i_1__1/CO[0]
                         net (fo=1, routed)           0.751    90.820    topview_inst_r/topview_trans_inst0/h11[0]
    SLICE_X19Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.905    91.725 r  topview_inst_r/topview_trans_inst0/h1_reg[3]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    91.725    topview_inst_r/topview_trans_inst0/h1_reg[3]_i_1__1_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.839 r  topview_inst_r/topview_trans_inst0/h1_reg[7]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    91.839    topview_inst_r/topview_trans_inst0/h1_reg[7]_i_1__1_n_0
    SLICE_X19Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.953 r  topview_inst_r/topview_trans_inst0/h1_reg[11]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    91.953    topview_inst_r/topview_trans_inst0/h1_reg[11]_i_1__1_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.067 r  topview_inst_r/topview_trans_inst0/h1_reg[15]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    92.067    topview_inst_r/topview_trans_inst0/h1_reg[15]_i_1__1_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.181 r  topview_inst_r/topview_trans_inst0/h1_reg[19]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    92.181    topview_inst_r/topview_trans_inst0/h1_reg[19]_i_1__1_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.295 r  topview_inst_r/topview_trans_inst0/h1_reg[23]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    92.295    topview_inst_r/topview_trans_inst0/h1_reg[23]_i_1__1_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.409 r  topview_inst_r/topview_trans_inst0/h1_reg[27]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    92.409    topview_inst_r/topview_trans_inst0/h1_reg[27]_i_1__1_n_0
    SLICE_X19Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    92.632 r  topview_inst_r/topview_trans_inst0/h1_reg[31]_i_1__1/O[0]
                         net (fo=1, routed)           0.000    92.632    topview_inst_r/topview_trans_inst0/p_0_in[28]
    SLICE_X19Y46         FDRE                                         r  topview_inst_r/topview_trans_inst0/h1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    83.333 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.612    84.946    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    81.520 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    83.245    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.336 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=3457, routed)        1.577    84.914    topview_inst_r/topview_trans_inst0/clk_out2
    SLICE_X19Y46         FDRE                                         r  topview_inst_r/topview_trans_inst0/h1_reg[28]/C
                         clock pessimism              0.115    85.028    
                         clock uncertainty           -0.184    84.844    
    SLICE_X19Y46         FDRE (Setup_fdre_C_D)        0.062    84.906    topview_inst_r/topview_trans_inst0/h1_reg[28]
  -------------------------------------------------------------------
                         required time                         84.906    
                         arrival time                         -92.632    
  -------------------------------------------------------------------
                         slack                                 -7.726    

Slack (VIOLATED) :        -7.723ns  (required time - arrival time)
  Source:                 topview_inst_r/topview_trans_inst0/g0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            topview_inst_r/topview_trans_inst0/h1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out2_clk_wiz_0 rise@83.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        90.881ns  (logic 56.800ns (62.499%)  route 34.081ns (37.501%))
  Logic Levels:           287  (CARRY4=254 LUT1=1 LUT2=1 LUT3=15 LUT4=16)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.580ns = ( 84.914 - 83.333 ) 
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.806     1.806    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=3457, routed)        1.745     1.748    topview_inst_r/topview_trans_inst0/clk_out2
    SLICE_X18Y16         FDRE                                         r  topview_inst_r/topview_trans_inst0/g0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y16         FDRE (Prop_fdre_C_Q)         0.518     2.266 f  topview_inst_r/topview_trans_inst0/g0_reg[3]/Q
                         net (fo=69, routed)          0.347     2.613    topview_inst_r/topview_trans_inst0/g0_reg__0[3]
    SLICE_X18Y17         LUT1 (Prop_lut1_I0_O)        0.124     2.737 r  topview_inst_r/topview_trans_inst0/i___63_i_2__1/O
                         net (fo=1, routed)           0.333     3.070    topview_inst_r/topview_trans_inst0/i___63_i_2__1_n_0
    SLICE_X19Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.650 r  topview_inst_r/topview_trans_inst0/i___63_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     3.650    topview_inst_r/topview_trans_inst0/i___63_i_1__1_n_0
    SLICE_X19Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.764 r  topview_inst_r/topview_trans_inst0/i___67_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     3.764    topview_inst_r/topview_trans_inst0/i___67_i_1__1_n_0
    SLICE_X19Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.878 r  topview_inst_r/topview_trans_inst0/i___71_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     3.878    topview_inst_r/topview_trans_inst0/i___71_i_1__1_n_0
    SLICE_X19Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.992 r  topview_inst_r/topview_trans_inst0/i___75_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     3.992    topview_inst_r/topview_trans_inst0/i___75_i_1__1_n_0
    SLICE_X19Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.220 f  topview_inst_r/topview_trans_inst0/i___79_i_1__1/CO[2]
                         net (fo=25, routed)          0.707     4.927    topview_inst_r/topview_trans_inst0/i___79_i_1__1_n_1
    SLICE_X8Y22          LUT2 (Prop_lut2_I1_O)        0.313     5.240 r  topview_inst_r/topview_trans_inst0/i___31_i_29__1/O
                         net (fo=1, routed)           0.000     5.240    topview_inst_r/topview_trans_inst0/i___31_i_29__1_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.753 r  topview_inst_r/topview_trans_inst0/i___31_i_16__1/CO[3]
                         net (fo=1, routed)           0.000     5.753    topview_inst_r/topview_trans_inst0/i___31_i_16__1_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.870 r  topview_inst_r/topview_trans_inst0/i___31_i_7__1/CO[3]
                         net (fo=1, routed)           0.000     5.870    topview_inst_r/topview_trans_inst0/i___31_i_7__1_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.987 r  topview_inst_r/topview_trans_inst0/i___31_i_2__1/CO[3]
                         net (fo=1, routed)           0.009     5.996    topview_inst_r/topview_trans_inst0/i___31_i_2__1_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.225 r  topview_inst_r/topview_trans_inst0/i___31_i_1__1/CO[2]
                         net (fo=18, routed)          0.812     7.037    topview_inst_r/topview_trans_inst0/h11[31]
    SLICE_X6Y25          LUT3 (Prop_lut3_I0_O)        0.310     7.347 r  topview_inst_r/topview_trans_inst0/i___100/O
                         net (fo=1, routed)           0.000     7.347    topview_inst_r/topview_trans_inst0/i___100_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.880 r  topview_inst_r/topview_trans_inst0/i___27_i_34__1/CO[3]
                         net (fo=1, routed)           0.000     7.880    topview_inst_r/topview_trans_inst0/i___27_i_34__1_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.997 r  topview_inst_r/topview_trans_inst0/i___28_i_10__1/CO[3]
                         net (fo=1, routed)           0.000     7.997    topview_inst_r/topview_trans_inst0/i___28_i_10__1_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.114 r  topview_inst_r/topview_trans_inst0/i___29_i_4__1/CO[3]
                         net (fo=1, routed)           0.000     8.114    topview_inst_r/topview_trans_inst0/i___29_i_4__1_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.231 r  topview_inst_r/topview_trans_inst0/i___30_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     8.231    topview_inst_r/topview_trans_inst0/i___30_i_2__1_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.485 r  topview_inst_r/topview_trans_inst0/i___30_i_1__1/CO[0]
                         net (fo=20, routed)          1.022     9.507    topview_inst_r/topview_trans_inst0/h11[30]
    SLICE_X10Y27         LUT3 (Prop_lut3_I0_O)        0.367     9.874 r  topview_inst_r/topview_trans_inst0/i___101/O
                         net (fo=1, routed)           0.000     9.874    topview_inst_r/topview_trans_inst0/i___101_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.407 r  topview_inst_r/topview_trans_inst0/i___27_i_29__1/CO[3]
                         net (fo=1, routed)           0.000    10.407    topview_inst_r/topview_trans_inst0/i___27_i_29__1_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.524 r  topview_inst_r/topview_trans_inst0/i___27_i_18__1/CO[3]
                         net (fo=1, routed)           0.000    10.524    topview_inst_r/topview_trans_inst0/i___27_i_18__1_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.641 r  topview_inst_r/topview_trans_inst0/i___28_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    10.641    topview_inst_r/topview_trans_inst0/i___28_i_5__1_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.758 r  topview_inst_r/topview_trans_inst0/i___29_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.758    topview_inst_r/topview_trans_inst0/i___29_i_2__1_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.915 r  topview_inst_r/topview_trans_inst0/i___29_i_1__1/CO[1]
                         net (fo=22, routed)          0.884    11.798    topview_inst_r/topview_trans_inst0/h11[29]
    SLICE_X8Y26          LUT3 (Prop_lut3_I0_O)        0.332    12.130 r  topview_inst_r/topview_trans_inst0/i___102/O
                         net (fo=1, routed)           0.000    12.130    topview_inst_r/topview_trans_inst0/i___102_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.663 r  topview_inst_r/topview_trans_inst0/i___27_i_24__1/CO[3]
                         net (fo=1, routed)           0.000    12.663    topview_inst_r/topview_trans_inst0/i___27_i_24__1_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.780 r  topview_inst_r/topview_trans_inst0/i___27_i_13__1/CO[3]
                         net (fo=1, routed)           0.000    12.780    topview_inst_r/topview_trans_inst0/i___27_i_13__1_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.897 r  topview_inst_r/topview_trans_inst0/i___27_i_7__1/CO[3]
                         net (fo=1, routed)           0.000    12.897    topview_inst_r/topview_trans_inst0/i___27_i_7__1_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.014 r  topview_inst_r/topview_trans_inst0/i___28_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    13.014    topview_inst_r/topview_trans_inst0/i___28_i_2__1_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.243 r  topview_inst_r/topview_trans_inst0/i___28_i_1__1/CO[2]
                         net (fo=24, routed)          1.065    14.309    topview_inst_r/topview_trans_inst0/h11[28]
    SLICE_X11Y20         LUT3 (Prop_lut3_I0_O)        0.310    14.619 r  topview_inst_r/topview_trans_inst0/i___103/O
                         net (fo=1, routed)           0.000    14.619    topview_inst_r/topview_trans_inst0/i___103_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.169 r  topview_inst_r/topview_trans_inst0/i___27_i_23__1/CO[3]
                         net (fo=1, routed)           0.000    15.169    topview_inst_r/topview_trans_inst0/i___27_i_23__1_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.283 r  topview_inst_r/topview_trans_inst0/i___27_i_12__1/CO[3]
                         net (fo=1, routed)           0.000    15.283    topview_inst_r/topview_trans_inst0/i___27_i_12__1_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.397 r  topview_inst_r/topview_trans_inst0/i___27_i_6__1/CO[3]
                         net (fo=1, routed)           0.000    15.397    topview_inst_r/topview_trans_inst0/i___27_i_6__1_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.511 r  topview_inst_r/topview_trans_inst0/i___27_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    15.511    topview_inst_r/topview_trans_inst0/i___27_i_2__1_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.625 r  topview_inst_r/topview_trans_inst0/i___27_i_1__1/CO[3]
                         net (fo=26, routed)          1.182    16.807    topview_inst_r/topview_trans_inst0/h11[27]
    SLICE_X10Y21         LUT3 (Prop_lut3_I0_O)        0.124    16.931 r  topview_inst_r/topview_trans_inst0/i___104/O
                         net (fo=1, routed)           0.000    16.931    topview_inst_r/topview_trans_inst0/i___104_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.464 r  topview_inst_r/topview_trans_inst0/i___23_i_39__1/CO[3]
                         net (fo=1, routed)           0.000    17.464    topview_inst_r/topview_trans_inst0/i___23_i_39__1_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.581 r  topview_inst_r/topview_trans_inst0/i___24_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    17.581    topview_inst_r/topview_trans_inst0/i___24_i_15__1_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.698 r  topview_inst_r/topview_trans_inst0/i___25_i_9__1/CO[3]
                         net (fo=1, routed)           0.000    17.698    topview_inst_r/topview_trans_inst0/i___25_i_9__1_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.815 r  topview_inst_r/topview_trans_inst0/i___26_i_3__1/CO[3]
                         net (fo=1, routed)           0.009    17.824    topview_inst_r/topview_trans_inst0/i___26_i_3__1_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.941 r  topview_inst_r/topview_trans_inst0/i___26_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    17.941    topview_inst_r/topview_trans_inst0/i___26_i_2__1_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.195 r  topview_inst_r/topview_trans_inst0/i___26_i_1__1/CO[0]
                         net (fo=28, routed)          0.965    19.160    topview_inst_r/topview_trans_inst0/h11[26]
    SLICE_X9Y23          LUT3 (Prop_lut3_I0_O)        0.367    19.527 r  topview_inst_r/topview_trans_inst0/i___105/O
                         net (fo=1, routed)           0.000    19.527    topview_inst_r/topview_trans_inst0/i___105_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.077 r  topview_inst_r/topview_trans_inst0/i___23_i_34__1/CO[3]
                         net (fo=1, routed)           0.000    20.077    topview_inst_r/topview_trans_inst0/i___23_i_34__1_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.191 r  topview_inst_r/topview_trans_inst0/i___23_i_23__1/CO[3]
                         net (fo=1, routed)           0.009    20.200    topview_inst_r/topview_trans_inst0/i___23_i_23__1_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.314 r  topview_inst_r/topview_trans_inst0/i___24_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    20.314    topview_inst_r/topview_trans_inst0/i___24_i_10__1_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.428 r  topview_inst_r/topview_trans_inst0/i___25_i_4__1/CO[3]
                         net (fo=1, routed)           0.000    20.428    topview_inst_r/topview_trans_inst0/i___25_i_4__1_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.542 r  topview_inst_r/topview_trans_inst0/i___25_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    20.542    topview_inst_r/topview_trans_inst0/i___25_i_2__1_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.699 r  topview_inst_r/topview_trans_inst0/i___25_i_1__1/CO[1]
                         net (fo=30, routed)          0.666    21.364    topview_inst_r/topview_trans_inst0/h11[25]
    SLICE_X9Y29          LUT3 (Prop_lut3_I0_O)        0.329    21.693 r  topview_inst_r/topview_trans_inst0/i___106/O
                         net (fo=1, routed)           0.000    21.693    topview_inst_r/topview_trans_inst0/i___106_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.243 r  topview_inst_r/topview_trans_inst0/i___23_i_29__1/CO[3]
                         net (fo=1, routed)           0.000    22.243    topview_inst_r/topview_trans_inst0/i___23_i_29__1_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.357 r  topview_inst_r/topview_trans_inst0/i___23_i_18__1/CO[3]
                         net (fo=1, routed)           0.000    22.357    topview_inst_r/topview_trans_inst0/i___23_i_18__1_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.471 r  topview_inst_r/topview_trans_inst0/i___23_i_12__1/CO[3]
                         net (fo=1, routed)           0.000    22.471    topview_inst_r/topview_trans_inst0/i___23_i_12__1_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.585 r  topview_inst_r/topview_trans_inst0/i___24_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    22.585    topview_inst_r/topview_trans_inst0/i___24_i_5__1_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.699 r  topview_inst_r/topview_trans_inst0/i___24_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    22.699    topview_inst_r/topview_trans_inst0/i___24_i_2__1_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    22.927 r  topview_inst_r/topview_trans_inst0/i___24_i_1__1/CO[2]
                         net (fo=32, routed)          0.893    23.820    topview_inst_r/topview_trans_inst0/h11[24]
    SLICE_X11Y26         LUT3 (Prop_lut3_I0_O)        0.313    24.133 r  topview_inst_r/topview_trans_inst0/i___107/O
                         net (fo=1, routed)           0.000    24.133    topview_inst_r/topview_trans_inst0/i___107_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.683 r  topview_inst_r/topview_trans_inst0/i___23_i_28__1/CO[3]
                         net (fo=1, routed)           0.000    24.683    topview_inst_r/topview_trans_inst0/i___23_i_28__1_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.797 r  topview_inst_r/topview_trans_inst0/i___23_i_17__1/CO[3]
                         net (fo=1, routed)           0.000    24.797    topview_inst_r/topview_trans_inst0/i___23_i_17__1_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.911 r  topview_inst_r/topview_trans_inst0/i___23_i_11__1/CO[3]
                         net (fo=1, routed)           0.000    24.911    topview_inst_r/topview_trans_inst0/i___23_i_11__1_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.025 r  topview_inst_r/topview_trans_inst0/i___23_i_6__1/CO[3]
                         net (fo=1, routed)           0.000    25.025    topview_inst_r/topview_trans_inst0/i___23_i_6__1_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.139 r  topview_inst_r/topview_trans_inst0/i___23_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    25.139    topview_inst_r/topview_trans_inst0/i___23_i_2__1_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.253 r  topview_inst_r/topview_trans_inst0/i___23_i_1__1/CO[3]
                         net (fo=34, routed)          1.227    26.480    topview_inst_r/topview_trans_inst0/h11[23]
    SLICE_X12Y25         LUT3 (Prop_lut3_I0_O)        0.124    26.604 r  topview_inst_r/topview_trans_inst0/i___108/O
                         net (fo=1, routed)           0.000    26.604    topview_inst_r/topview_trans_inst0/i___108_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.137 r  topview_inst_r/topview_trans_inst0/i___19_i_44__1/CO[3]
                         net (fo=1, routed)           0.000    27.137    topview_inst_r/topview_trans_inst0/i___19_i_44__1_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.254 r  topview_inst_r/topview_trans_inst0/i___20_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    27.254    topview_inst_r/topview_trans_inst0/i___20_i_20__1_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.371 r  topview_inst_r/topview_trans_inst0/i___21_i_14__1/CO[3]
                         net (fo=1, routed)           0.000    27.371    topview_inst_r/topview_trans_inst0/i___21_i_14__1_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.488 r  topview_inst_r/topview_trans_inst0/i___22_i_8__1/CO[3]
                         net (fo=1, routed)           0.000    27.488    topview_inst_r/topview_trans_inst0/i___22_i_8__1_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.605 r  topview_inst_r/topview_trans_inst0/i___22_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    27.605    topview_inst_r/topview_trans_inst0/i___22_i_3__1_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.722 r  topview_inst_r/topview_trans_inst0/i___22_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    27.722    topview_inst_r/topview_trans_inst0/i___22_i_2__1_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    27.976 r  topview_inst_r/topview_trans_inst0/i___22_i_1__1/CO[0]
                         net (fo=36, routed)          0.900    28.877    topview_inst_r/topview_trans_inst0/h11[22]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.367    29.244 r  topview_inst_r/topview_trans_inst0/i___109/O
                         net (fo=1, routed)           0.000    29.244    topview_inst_r/topview_trans_inst0/i___109_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.794 r  topview_inst_r/topview_trans_inst0/i___19_i_39__1/CO[3]
                         net (fo=1, routed)           0.000    29.794    topview_inst_r/topview_trans_inst0/i___19_i_39__1_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.908 r  topview_inst_r/topview_trans_inst0/i___19_i_28__1/CO[3]
                         net (fo=1, routed)           0.000    29.908    topview_inst_r/topview_trans_inst0/i___19_i_28__1_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.022 r  topview_inst_r/topview_trans_inst0/i___20_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    30.022    topview_inst_r/topview_trans_inst0/i___20_i_15__1_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.136 r  topview_inst_r/topview_trans_inst0/i___21_i_9__1/CO[3]
                         net (fo=1, routed)           0.000    30.136    topview_inst_r/topview_trans_inst0/i___21_i_9__1_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.250 r  topview_inst_r/topview_trans_inst0/i___21_i_4__1/CO[3]
                         net (fo=1, routed)           0.000    30.250    topview_inst_r/topview_trans_inst0/i___21_i_4__1_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.364 r  topview_inst_r/topview_trans_inst0/i___21_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    30.364    topview_inst_r/topview_trans_inst0/i___21_i_2__1_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.521 r  topview_inst_r/topview_trans_inst0/i___21_i_1__1/CO[1]
                         net (fo=38, routed)          1.049    31.570    topview_inst_r/topview_trans_inst0/h11[21]
    SLICE_X14Y24         LUT3 (Prop_lut3_I0_O)        0.329    31.899 r  topview_inst_r/topview_trans_inst0/i___110/O
                         net (fo=1, routed)           0.000    31.899    topview_inst_r/topview_trans_inst0/i___110_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.432 r  topview_inst_r/topview_trans_inst0/i___19_i_34__1/CO[3]
                         net (fo=1, routed)           0.009    32.441    topview_inst_r/topview_trans_inst0/i___19_i_34__1_n_0
    SLICE_X14Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.558 r  topview_inst_r/topview_trans_inst0/i___19_i_23__1/CO[3]
                         net (fo=1, routed)           0.000    32.558    topview_inst_r/topview_trans_inst0/i___19_i_23__1_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.675 r  topview_inst_r/topview_trans_inst0/i___19_i_17__1/CO[3]
                         net (fo=1, routed)           0.000    32.675    topview_inst_r/topview_trans_inst0/i___19_i_17__1_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.792 r  topview_inst_r/topview_trans_inst0/i___20_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    32.792    topview_inst_r/topview_trans_inst0/i___20_i_10__1_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.909 r  topview_inst_r/topview_trans_inst0/i___20_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    32.909    topview_inst_r/topview_trans_inst0/i___20_i_5__1_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.026 r  topview_inst_r/topview_trans_inst0/i___20_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    33.026    topview_inst_r/topview_trans_inst0/i___20_i_2__1_n_0
    SLICE_X14Y30         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    33.255 r  topview_inst_r/topview_trans_inst0/i___20_i_1__1/CO[2]
                         net (fo=40, routed)          1.070    34.325    topview_inst_r/topview_trans_inst0/h11[20]
    SLICE_X13Y20         LUT3 (Prop_lut3_I0_O)        0.310    34.635 r  topview_inst_r/topview_trans_inst0/i___111/O
                         net (fo=1, routed)           0.000    34.635    topview_inst_r/topview_trans_inst0/i___111_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.185 r  topview_inst_r/topview_trans_inst0/i___19_i_33__1/CO[3]
                         net (fo=1, routed)           0.000    35.185    topview_inst_r/topview_trans_inst0/i___19_i_33__1_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.299 r  topview_inst_r/topview_trans_inst0/i___19_i_22__1/CO[3]
                         net (fo=1, routed)           0.000    35.299    topview_inst_r/topview_trans_inst0/i___19_i_22__1_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.413 r  topview_inst_r/topview_trans_inst0/i___19_i_16__1/CO[3]
                         net (fo=1, routed)           0.000    35.413    topview_inst_r/topview_trans_inst0/i___19_i_16__1_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.527 r  topview_inst_r/topview_trans_inst0/i___19_i_11__1/CO[3]
                         net (fo=1, routed)           0.000    35.527    topview_inst_r/topview_trans_inst0/i___19_i_11__1_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.641 r  topview_inst_r/topview_trans_inst0/i___19_i_6__1/CO[3]
                         net (fo=1, routed)           0.009    35.650    topview_inst_r/topview_trans_inst0/i___19_i_6__1_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.764 r  topview_inst_r/topview_trans_inst0/i___19_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    35.764    topview_inst_r/topview_trans_inst0/i___19_i_2__1_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.878 r  topview_inst_r/topview_trans_inst0/i___19_i_1__1/CO[3]
                         net (fo=42, routed)          1.168    37.046    topview_inst_r/topview_trans_inst0/h11[19]
    SLICE_X15Y22         LUT3 (Prop_lut3_I0_O)        0.124    37.170 r  topview_inst_r/topview_trans_inst0/i___15_i_64__1/O
                         net (fo=1, routed)           0.000    37.170    topview_inst_r/topview_trans_inst0/i___15_i_64__1_n_0
    SLICE_X15Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.571 r  topview_inst_r/topview_trans_inst0/i___15_i_49__1/CO[3]
                         net (fo=1, routed)           0.000    37.571    topview_inst_r/topview_trans_inst0/i___15_i_49__1_n_0
    SLICE_X15Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.685 r  topview_inst_r/topview_trans_inst0/i___16_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    37.685    topview_inst_r/topview_trans_inst0/i___16_i_25__1_n_0
    SLICE_X15Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.799 r  topview_inst_r/topview_trans_inst0/i___17_i_19__1/CO[3]
                         net (fo=1, routed)           0.009    37.808    topview_inst_r/topview_trans_inst0/i___17_i_19__1_n_0
    SLICE_X15Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.922 r  topview_inst_r/topview_trans_inst0/i___18_i_13__1/CO[3]
                         net (fo=1, routed)           0.000    37.922    topview_inst_r/topview_trans_inst0/i___18_i_13__1_n_0
    SLICE_X15Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.036 r  topview_inst_r/topview_trans_inst0/i___18_i_8__1/CO[3]
                         net (fo=1, routed)           0.000    38.036    topview_inst_r/topview_trans_inst0/i___18_i_8__1_n_0
    SLICE_X15Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.150 r  topview_inst_r/topview_trans_inst0/i___18_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    38.150    topview_inst_r/topview_trans_inst0/i___18_i_3__1_n_0
    SLICE_X15Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.264 r  topview_inst_r/topview_trans_inst0/i___18_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    38.264    topview_inst_r/topview_trans_inst0/i___18_i_2__1_n_0
    SLICE_X15Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.535 r  topview_inst_r/topview_trans_inst0/i___18_i_1__1/CO[0]
                         net (fo=44, routed)          0.919    39.453    topview_inst_r/topview_trans_inst0/h11[18]
    SLICE_X16Y25         LUT4 (Prop_lut4_I0_O)        0.373    39.826 r  topview_inst_r/topview_trans_inst0/i___79/O
                         net (fo=1, routed)           0.000    39.826    topview_inst_r/topview_trans_inst0/i___79_n_0
    SLICE_X16Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.359 r  topview_inst_r/topview_trans_inst0/i___15_i_44__1/CO[3]
                         net (fo=1, routed)           0.000    40.359    topview_inst_r/topview_trans_inst0/i___15_i_44__1_n_0
    SLICE_X16Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.476 r  topview_inst_r/topview_trans_inst0/i___15_i_33__1/CO[3]
                         net (fo=1, routed)           0.000    40.476    topview_inst_r/topview_trans_inst0/i___15_i_33__1_n_0
    SLICE_X16Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.593 r  topview_inst_r/topview_trans_inst0/i___16_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    40.593    topview_inst_r/topview_trans_inst0/i___16_i_20__1_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.710 r  topview_inst_r/topview_trans_inst0/i___17_i_14__1/CO[3]
                         net (fo=1, routed)           0.000    40.710    topview_inst_r/topview_trans_inst0/i___17_i_14__1_n_0
    SLICE_X16Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.827 r  topview_inst_r/topview_trans_inst0/i___17_i_9__1/CO[3]
                         net (fo=1, routed)           0.000    40.827    topview_inst_r/topview_trans_inst0/i___17_i_9__1_n_0
    SLICE_X16Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.944 r  topview_inst_r/topview_trans_inst0/i___17_i_4__1/CO[3]
                         net (fo=1, routed)           0.000    40.944    topview_inst_r/topview_trans_inst0/i___17_i_4__1_n_0
    SLICE_X16Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.061 r  topview_inst_r/topview_trans_inst0/i___17_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    41.061    topview_inst_r/topview_trans_inst0/i___17_i_2__1_n_0
    SLICE_X16Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.218 r  topview_inst_r/topview_trans_inst0/i___17_i_1__1/CO[1]
                         net (fo=46, routed)          1.334    42.552    topview_inst_r/topview_trans_inst0/h11[17]
    SLICE_X16Y17         LUT4 (Prop_lut4_I0_O)        0.332    42.884 r  topview_inst_r/topview_trans_inst0/i___78/O
                         net (fo=1, routed)           0.000    42.884    topview_inst_r/topview_trans_inst0/i___78_n_0
    SLICE_X16Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.417 r  topview_inst_r/topview_trans_inst0/i___15_i_39__1/CO[3]
                         net (fo=1, routed)           0.000    43.417    topview_inst_r/topview_trans_inst0/i___15_i_39__1_n_0
    SLICE_X16Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.534 r  topview_inst_r/topview_trans_inst0/i___15_i_28__1/CO[3]
                         net (fo=1, routed)           0.000    43.534    topview_inst_r/topview_trans_inst0/i___15_i_28__1_n_0
    SLICE_X16Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.651 r  topview_inst_r/topview_trans_inst0/i___15_i_22__1/CO[3]
                         net (fo=1, routed)           0.000    43.651    topview_inst_r/topview_trans_inst0/i___15_i_22__1_n_0
    SLICE_X16Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.768 r  topview_inst_r/topview_trans_inst0/i___16_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    43.768    topview_inst_r/topview_trans_inst0/i___16_i_15__1_n_0
    SLICE_X16Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.885 r  topview_inst_r/topview_trans_inst0/i___16_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    43.885    topview_inst_r/topview_trans_inst0/i___16_i_10__1_n_0
    SLICE_X16Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.002 r  topview_inst_r/topview_trans_inst0/i___16_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    44.002    topview_inst_r/topview_trans_inst0/i___16_i_5__1_n_0
    SLICE_X16Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.119 r  topview_inst_r/topview_trans_inst0/i___16_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    44.119    topview_inst_r/topview_trans_inst0/i___16_i_2__1_n_0
    SLICE_X16Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    44.348 r  topview_inst_r/topview_trans_inst0/i___16_i_1__1/CO[2]
                         net (fo=48, routed)          1.000    45.348    topview_inst_r/topview_trans_inst0/h11[16]
    SLICE_X17Y22         LUT4 (Prop_lut4_I0_O)        0.310    45.658 r  topview_inst_r/topview_trans_inst0/i___15_i_42__1/O
                         net (fo=1, routed)           0.000    45.658    topview_inst_r/topview_trans_inst0/i___15_i_42__1_n_0
    SLICE_X17Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.208 r  topview_inst_r/topview_trans_inst0/i___15_i_27__1/CO[3]
                         net (fo=1, routed)           0.000    46.208    topview_inst_r/topview_trans_inst0/i___15_i_27__1_n_0
    SLICE_X17Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.322 r  topview_inst_r/topview_trans_inst0/i___15_i_21__1/CO[3]
                         net (fo=1, routed)           0.000    46.322    topview_inst_r/topview_trans_inst0/i___15_i_21__1_n_0
    SLICE_X17Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.436 r  topview_inst_r/topview_trans_inst0/i___15_i_16__1/CO[3]
                         net (fo=1, routed)           0.009    46.445    topview_inst_r/topview_trans_inst0/i___15_i_16__1_n_0
    SLICE_X17Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.559 r  topview_inst_r/topview_trans_inst0/i___15_i_11__1/CO[3]
                         net (fo=1, routed)           0.000    46.559    topview_inst_r/topview_trans_inst0/i___15_i_11__1_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.673 r  topview_inst_r/topview_trans_inst0/i___15_i_6__1/CO[3]
                         net (fo=1, routed)           0.000    46.673    topview_inst_r/topview_trans_inst0/i___15_i_6__1_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.787 r  topview_inst_r/topview_trans_inst0/i___15_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    46.787    topview_inst_r/topview_trans_inst0/i___15_i_2__1_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.901 r  topview_inst_r/topview_trans_inst0/i___15_i_1__1/CO[3]
                         net (fo=50, routed)          1.518    48.420    topview_inst_r/topview_trans_inst0/h11[15]
    SLICE_X18Y21         LUT3 (Prop_lut3_I0_O)        0.124    48.544 r  topview_inst_r/topview_trans_inst0/i___11_i_41__1/O
                         net (fo=1, routed)           0.000    48.544    topview_inst_r/topview_trans_inst0/i___11_i_41__1_n_0
    SLICE_X18Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    48.920 r  topview_inst_r/topview_trans_inst0/i___11_i_35__1/CO[3]
                         net (fo=1, routed)           0.000    48.920    topview_inst_r/topview_trans_inst0/i___11_i_35__1_n_0
    SLICE_X18Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.037 r  topview_inst_r/topview_trans_inst0/i___12_i_30__1/CO[3]
                         net (fo=1, routed)           0.000    49.037    topview_inst_r/topview_trans_inst0/i___12_i_30__1_n_0
    SLICE_X18Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.154 r  topview_inst_r/topview_trans_inst0/i___13_i_24__1/CO[3]
                         net (fo=1, routed)           0.000    49.154    topview_inst_r/topview_trans_inst0/i___13_i_24__1_n_0
    SLICE_X18Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.271 r  topview_inst_r/topview_trans_inst0/i___14_i_18__1/CO[3]
                         net (fo=1, routed)           0.009    49.280    topview_inst_r/topview_trans_inst0/i___14_i_18__1_n_0
    SLICE_X18Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.397 r  topview_inst_r/topview_trans_inst0/i___14_i_13__1/CO[3]
                         net (fo=1, routed)           0.000    49.397    topview_inst_r/topview_trans_inst0/i___14_i_13__1_n_0
    SLICE_X18Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.514 r  topview_inst_r/topview_trans_inst0/i___14_i_8__1/CO[3]
                         net (fo=1, routed)           0.000    49.514    topview_inst_r/topview_trans_inst0/i___14_i_8__1_n_0
    SLICE_X18Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.631 r  topview_inst_r/topview_trans_inst0/i___14_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    49.631    topview_inst_r/topview_trans_inst0/i___14_i_3__1_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.748 r  topview_inst_r/topview_trans_inst0/i___14_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    49.748    topview_inst_r/topview_trans_inst0/i___14_i_2__1_n_0
    SLICE_X18Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    50.002 r  topview_inst_r/topview_trans_inst0/i___14_i_1__1/CO[0]
                         net (fo=52, routed)          0.776    50.777    topview_inst_r/topview_trans_inst0/h11[14]
    SLICE_X19Y29         LUT4 (Prop_lut4_I0_O)        0.367    51.144 r  topview_inst_r/topview_trans_inst0/i___75/O
                         net (fo=1, routed)           0.000    51.144    topview_inst_r/topview_trans_inst0/i___75_n_0
    SLICE_X19Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.694 r  topview_inst_r/topview_trans_inst0/i___10_i_35__1/CO[3]
                         net (fo=1, routed)           0.000    51.694    topview_inst_r/topview_trans_inst0/i___10_i_35__1_n_0
    SLICE_X19Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.808 r  topview_inst_r/topview_trans_inst0/i___11_i_30__1/CO[3]
                         net (fo=1, routed)           0.000    51.808    topview_inst_r/topview_trans_inst0/i___11_i_30__1_n_0
    SLICE_X19Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.922 r  topview_inst_r/topview_trans_inst0/i___12_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    51.922    topview_inst_r/topview_trans_inst0/i___12_i_25__1_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.036 r  topview_inst_r/topview_trans_inst0/i___13_i_19__1/CO[3]
                         net (fo=1, routed)           0.000    52.036    topview_inst_r/topview_trans_inst0/i___13_i_19__1_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.150 r  topview_inst_r/topview_trans_inst0/i___13_i_14__1/CO[3]
                         net (fo=1, routed)           0.000    52.150    topview_inst_r/topview_trans_inst0/i___13_i_14__1_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.264 r  topview_inst_r/topview_trans_inst0/i___13_i_9__1/CO[3]
                         net (fo=1, routed)           0.000    52.264    topview_inst_r/topview_trans_inst0/i___13_i_9__1_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.378 r  topview_inst_r/topview_trans_inst0/i___13_i_4__1/CO[3]
                         net (fo=1, routed)           0.000    52.378    topview_inst_r/topview_trans_inst0/i___13_i_4__1_n_0
    SLICE_X19Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.492 r  topview_inst_r/topview_trans_inst0/i___13_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    52.492    topview_inst_r/topview_trans_inst0/i___13_i_2__1_n_0
    SLICE_X19Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.649 r  topview_inst_r/topview_trans_inst0/i___13_i_1__1/CO[1]
                         net (fo=54, routed)          1.168    53.817    topview_inst_r/topview_trans_inst0/h11[13]
    SLICE_X20Y26         LUT4 (Prop_lut4_I0_O)        0.329    54.146 r  topview_inst_r/topview_trans_inst0/i___74/O
                         net (fo=1, routed)           0.000    54.146    topview_inst_r/topview_trans_inst0/i___74_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.679 r  topview_inst_r/topview_trans_inst0/i___9_i_35__1/CO[3]
                         net (fo=1, routed)           0.000    54.679    topview_inst_r/topview_trans_inst0/i___9_i_35__1_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.796 r  topview_inst_r/topview_trans_inst0/i___10_i_30__1/CO[3]
                         net (fo=1, routed)           0.000    54.796    topview_inst_r/topview_trans_inst0/i___10_i_30__1_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.913 r  topview_inst_r/topview_trans_inst0/i___11_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    54.913    topview_inst_r/topview_trans_inst0/i___11_i_25__1_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.030 r  topview_inst_r/topview_trans_inst0/i___12_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    55.030    topview_inst_r/topview_trans_inst0/i___12_i_20__1_n_0
    SLICE_X20Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.147 r  topview_inst_r/topview_trans_inst0/i___12_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    55.147    topview_inst_r/topview_trans_inst0/i___12_i_15__1_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.264 r  topview_inst_r/topview_trans_inst0/i___12_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    55.264    topview_inst_r/topview_trans_inst0/i___12_i_10__1_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.381 r  topview_inst_r/topview_trans_inst0/i___12_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    55.381    topview_inst_r/topview_trans_inst0/i___12_i_5__1_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.498 r  topview_inst_r/topview_trans_inst0/i___12_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    55.498    topview_inst_r/topview_trans_inst0/i___12_i_2__1_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.655 r  topview_inst_r/topview_trans_inst0/i___12_i_1__1/CO[1]
                         net (fo=54, routed)          1.108    56.763    topview_inst_r/topview_trans_inst0/h11[12]
    SLICE_X22Y25         LUT4 (Prop_lut4_I0_O)        0.332    57.095 r  topview_inst_r/topview_trans_inst0/i___73/O
                         net (fo=1, routed)           0.000    57.095    topview_inst_r/topview_trans_inst0/i___73_n_0
    SLICE_X22Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.628 r  topview_inst_r/topview_trans_inst0/i___8_i_35__1/CO[3]
                         net (fo=1, routed)           0.000    57.628    topview_inst_r/topview_trans_inst0/i___8_i_35__1_n_0
    SLICE_X22Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.745 r  topview_inst_r/topview_trans_inst0/i___9_i_30__1/CO[3]
                         net (fo=1, routed)           0.000    57.745    topview_inst_r/topview_trans_inst0/i___9_i_30__1_n_0
    SLICE_X22Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.862 r  topview_inst_r/topview_trans_inst0/i___10_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    57.862    topview_inst_r/topview_trans_inst0/i___10_i_25__1_n_0
    SLICE_X22Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.979 r  topview_inst_r/topview_trans_inst0/i___11_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    57.979    topview_inst_r/topview_trans_inst0/i___11_i_20__1_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.096 r  topview_inst_r/topview_trans_inst0/i___11_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    58.096    topview_inst_r/topview_trans_inst0/i___11_i_15__1_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.213 r  topview_inst_r/topview_trans_inst0/i___11_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    58.213    topview_inst_r/topview_trans_inst0/i___11_i_10__1_n_0
    SLICE_X22Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.330 r  topview_inst_r/topview_trans_inst0/i___11_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    58.330    topview_inst_r/topview_trans_inst0/i___11_i_5__1_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.447 r  topview_inst_r/topview_trans_inst0/i___11_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    58.447    topview_inst_r/topview_trans_inst0/i___11_i_2__1_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.604 r  topview_inst_r/topview_trans_inst0/i___11_i_1__1/CO[1]
                         net (fo=54, routed)          1.114    59.718    topview_inst_r/topview_trans_inst0/h11[11]
    SLICE_X24Y25         LUT4 (Prop_lut4_I0_O)        0.332    60.050 r  topview_inst_r/topview_trans_inst0/i___72/O
                         net (fo=1, routed)           0.000    60.050    topview_inst_r/topview_trans_inst0/i___72_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.600 r  topview_inst_r/topview_trans_inst0/i___7_i_35__1/CO[3]
                         net (fo=1, routed)           0.000    60.600    topview_inst_r/topview_trans_inst0/i___7_i_35__1_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.714 r  topview_inst_r/topview_trans_inst0/i___8_i_30__1/CO[3]
                         net (fo=1, routed)           0.000    60.714    topview_inst_r/topview_trans_inst0/i___8_i_30__1_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.828 r  topview_inst_r/topview_trans_inst0/i___9_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    60.828    topview_inst_r/topview_trans_inst0/i___9_i_25__1_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.942 r  topview_inst_r/topview_trans_inst0/i___10_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    60.942    topview_inst_r/topview_trans_inst0/i___10_i_20__1_n_0
    SLICE_X24Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.056 r  topview_inst_r/topview_trans_inst0/i___10_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    61.056    topview_inst_r/topview_trans_inst0/i___10_i_15__1_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.170 r  topview_inst_r/topview_trans_inst0/i___10_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    61.170    topview_inst_r/topview_trans_inst0/i___10_i_10__1_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.284 r  topview_inst_r/topview_trans_inst0/i___10_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    61.284    topview_inst_r/topview_trans_inst0/i___10_i_5__1_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.398 r  topview_inst_r/topview_trans_inst0/i___10_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    61.398    topview_inst_r/topview_trans_inst0/i___10_i_2__1_n_0
    SLICE_X24Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.555 r  topview_inst_r/topview_trans_inst0/i___10_i_1__1/CO[1]
                         net (fo=54, routed)          1.037    62.593    topview_inst_r/topview_trans_inst0/h11[10]
    SLICE_X27Y24         LUT4 (Prop_lut4_I0_O)        0.329    62.922 r  topview_inst_r/topview_trans_inst0/i___71/O
                         net (fo=1, routed)           0.000    62.922    topview_inst_r/topview_trans_inst0/i___71_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.472 r  topview_inst_r/topview_trans_inst0/i___6_i_35__1/CO[3]
                         net (fo=1, routed)           0.009    63.481    topview_inst_r/topview_trans_inst0/i___6_i_35__1_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.595 r  topview_inst_r/topview_trans_inst0/i___7_i_30__1/CO[3]
                         net (fo=1, routed)           0.000    63.595    topview_inst_r/topview_trans_inst0/i___7_i_30__1_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.709 r  topview_inst_r/topview_trans_inst0/i___8_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    63.709    topview_inst_r/topview_trans_inst0/i___8_i_25__1_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.823 r  topview_inst_r/topview_trans_inst0/i___9_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    63.823    topview_inst_r/topview_trans_inst0/i___9_i_20__1_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.937 r  topview_inst_r/topview_trans_inst0/i___9_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    63.937    topview_inst_r/topview_trans_inst0/i___9_i_15__1_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.051 r  topview_inst_r/topview_trans_inst0/i___9_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    64.051    topview_inst_r/topview_trans_inst0/i___9_i_10__1_n_0
    SLICE_X27Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.165 r  topview_inst_r/topview_trans_inst0/i___9_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    64.165    topview_inst_r/topview_trans_inst0/i___9_i_5__1_n_0
    SLICE_X27Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.279 r  topview_inst_r/topview_trans_inst0/i___9_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    64.279    topview_inst_r/topview_trans_inst0/i___9_i_2__1_n_0
    SLICE_X27Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.436 r  topview_inst_r/topview_trans_inst0/i___9_i_1__1/CO[1]
                         net (fo=54, routed)          1.131    65.567    topview_inst_r/topview_trans_inst0/h11[9]
    SLICE_X26Y18         LUT4 (Prop_lut4_I0_O)        0.329    65.896 r  topview_inst_r/topview_trans_inst0/i___70/O
                         net (fo=1, routed)           0.000    65.896    topview_inst_r/topview_trans_inst0/i___70_n_0
    SLICE_X26Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    66.429 r  topview_inst_r/topview_trans_inst0/i___5_i_35__1/CO[3]
                         net (fo=1, routed)           0.000    66.429    topview_inst_r/topview_trans_inst0/i___5_i_35__1_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.546 r  topview_inst_r/topview_trans_inst0/i___6_i_30__1/CO[3]
                         net (fo=1, routed)           0.000    66.546    topview_inst_r/topview_trans_inst0/i___6_i_30__1_n_0
    SLICE_X26Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.663 r  topview_inst_r/topview_trans_inst0/i___7_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    66.663    topview_inst_r/topview_trans_inst0/i___7_i_25__1_n_0
    SLICE_X26Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.780 r  topview_inst_r/topview_trans_inst0/i___8_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    66.780    topview_inst_r/topview_trans_inst0/i___8_i_20__1_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.897 r  topview_inst_r/topview_trans_inst0/i___8_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    66.897    topview_inst_r/topview_trans_inst0/i___8_i_15__1_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.014 r  topview_inst_r/topview_trans_inst0/i___8_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    67.014    topview_inst_r/topview_trans_inst0/i___8_i_10__1_n_0
    SLICE_X26Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.131 r  topview_inst_r/topview_trans_inst0/i___8_i_5__1/CO[3]
                         net (fo=1, routed)           0.009    67.140    topview_inst_r/topview_trans_inst0/i___8_i_5__1_n_0
    SLICE_X26Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.257 r  topview_inst_r/topview_trans_inst0/i___8_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    67.257    topview_inst_r/topview_trans_inst0/i___8_i_2__1_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.414 r  topview_inst_r/topview_trans_inst0/i___8_i_1__1/CO[1]
                         net (fo=54, routed)          0.683    68.096    topview_inst_r/topview_trans_inst0/h11[8]
    SLICE_X26Y27         LUT4 (Prop_lut4_I0_O)        0.332    68.428 r  topview_inst_r/topview_trans_inst0/i___69/O
                         net (fo=1, routed)           0.000    68.428    topview_inst_r/topview_trans_inst0/i___69_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.961 r  topview_inst_r/topview_trans_inst0/i___4_i_35__1/CO[3]
                         net (fo=1, routed)           0.000    68.961    topview_inst_r/topview_trans_inst0/i___4_i_35__1_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.078 r  topview_inst_r/topview_trans_inst0/i___5_i_30__1/CO[3]
                         net (fo=1, routed)           0.000    69.078    topview_inst_r/topview_trans_inst0/i___5_i_30__1_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.195 r  topview_inst_r/topview_trans_inst0/i___6_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    69.195    topview_inst_r/topview_trans_inst0/i___6_i_25__1_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.312 r  topview_inst_r/topview_trans_inst0/i___7_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    69.312    topview_inst_r/topview_trans_inst0/i___7_i_20__1_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.429 r  topview_inst_r/topview_trans_inst0/i___7_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    69.429    topview_inst_r/topview_trans_inst0/i___7_i_15__1_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.546 r  topview_inst_r/topview_trans_inst0/i___7_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    69.546    topview_inst_r/topview_trans_inst0/i___7_i_10__1_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.663 r  topview_inst_r/topview_trans_inst0/i___7_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    69.663    topview_inst_r/topview_trans_inst0/i___7_i_5__1_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.780 r  topview_inst_r/topview_trans_inst0/i___7_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    69.780    topview_inst_r/topview_trans_inst0/i___7_i_2__1_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.937 r  topview_inst_r/topview_trans_inst0/i___7_i_1__1/CO[1]
                         net (fo=54, routed)          1.183    71.121    topview_inst_r/topview_trans_inst0/h11[7]
    SLICE_X25Y25         LUT4 (Prop_lut4_I0_O)        0.332    71.453 r  topview_inst_r/topview_trans_inst0/i___68/O
                         net (fo=1, routed)           0.000    71.453    topview_inst_r/topview_trans_inst0/i___68_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.003 r  topview_inst_r/topview_trans_inst0/i___3_i_35__1/CO[3]
                         net (fo=1, routed)           0.000    72.003    topview_inst_r/topview_trans_inst0/i___3_i_35__1_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.117 r  topview_inst_r/topview_trans_inst0/i___4_i_30__1/CO[3]
                         net (fo=1, routed)           0.000    72.117    topview_inst_r/topview_trans_inst0/i___4_i_30__1_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.231 r  topview_inst_r/topview_trans_inst0/i___5_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    72.231    topview_inst_r/topview_trans_inst0/i___5_i_25__1_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.345 r  topview_inst_r/topview_trans_inst0/i___6_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    72.345    topview_inst_r/topview_trans_inst0/i___6_i_20__1_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.459 r  topview_inst_r/topview_trans_inst0/i___6_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    72.459    topview_inst_r/topview_trans_inst0/i___6_i_15__1_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.573 r  topview_inst_r/topview_trans_inst0/i___6_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    72.573    topview_inst_r/topview_trans_inst0/i___6_i_10__1_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.687 r  topview_inst_r/topview_trans_inst0/i___6_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    72.687    topview_inst_r/topview_trans_inst0/i___6_i_5__1_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.801 r  topview_inst_r/topview_trans_inst0/i___6_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    72.801    topview_inst_r/topview_trans_inst0/i___6_i_2__1_n_0
    SLICE_X25Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.958 r  topview_inst_r/topview_trans_inst0/i___6_i_1__1/CO[1]
                         net (fo=54, routed)          1.103    74.060    topview_inst_r/topview_trans_inst0/h11[6]
    SLICE_X23Y30         LUT4 (Prop_lut4_I0_O)        0.329    74.389 r  topview_inst_r/topview_trans_inst0/i___67/O
                         net (fo=1, routed)           0.000    74.389    topview_inst_r/topview_trans_inst0/i___67_n_0
    SLICE_X23Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.939 r  topview_inst_r/topview_trans_inst0/i___2_i_35__1/CO[3]
                         net (fo=1, routed)           0.000    74.939    topview_inst_r/topview_trans_inst0/i___2_i_35__1_n_0
    SLICE_X23Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.053 r  topview_inst_r/topview_trans_inst0/i___3_i_30__1/CO[3]
                         net (fo=1, routed)           0.000    75.053    topview_inst_r/topview_trans_inst0/i___3_i_30__1_n_0
    SLICE_X23Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.167 r  topview_inst_r/topview_trans_inst0/i___4_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    75.167    topview_inst_r/topview_trans_inst0/i___4_i_25__1_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.281 r  topview_inst_r/topview_trans_inst0/i___5_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    75.281    topview_inst_r/topview_trans_inst0/i___5_i_20__1_n_0
    SLICE_X23Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.395 r  topview_inst_r/topview_trans_inst0/i___5_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    75.395    topview_inst_r/topview_trans_inst0/i___5_i_15__1_n_0
    SLICE_X23Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.509 r  topview_inst_r/topview_trans_inst0/i___5_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    75.509    topview_inst_r/topview_trans_inst0/i___5_i_10__1_n_0
    SLICE_X23Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.623 r  topview_inst_r/topview_trans_inst0/i___5_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    75.623    topview_inst_r/topview_trans_inst0/i___5_i_5__1_n_0
    SLICE_X23Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.737 r  topview_inst_r/topview_trans_inst0/i___5_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    75.737    topview_inst_r/topview_trans_inst0/i___5_i_2__1_n_0
    SLICE_X23Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.894 r  topview_inst_r/topview_trans_inst0/i___5_i_1__1/CO[1]
                         net (fo=54, routed)          0.941    76.835    topview_inst_r/topview_trans_inst0/h11[5]
    SLICE_X21Y33         LUT4 (Prop_lut4_I0_O)        0.329    77.164 r  topview_inst_r/topview_trans_inst0/i___66/O
                         net (fo=1, routed)           0.000    77.164    topview_inst_r/topview_trans_inst0/i___66_n_0
    SLICE_X21Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.714 r  topview_inst_r/topview_trans_inst0/i___1_i_53__1/CO[3]
                         net (fo=1, routed)           0.000    77.714    topview_inst_r/topview_trans_inst0/i___1_i_53__1_n_0
    SLICE_X21Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.828 r  topview_inst_r/topview_trans_inst0/i___2_i_30__1/CO[3]
                         net (fo=1, routed)           0.000    77.828    topview_inst_r/topview_trans_inst0/i___2_i_30__1_n_0
    SLICE_X21Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.942 r  topview_inst_r/topview_trans_inst0/i___3_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    77.942    topview_inst_r/topview_trans_inst0/i___3_i_25__1_n_0
    SLICE_X21Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.056 r  topview_inst_r/topview_trans_inst0/i___4_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    78.056    topview_inst_r/topview_trans_inst0/i___4_i_20__1_n_0
    SLICE_X21Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.170 r  topview_inst_r/topview_trans_inst0/i___4_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    78.170    topview_inst_r/topview_trans_inst0/i___4_i_15__1_n_0
    SLICE_X21Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.284 r  topview_inst_r/topview_trans_inst0/i___4_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    78.284    topview_inst_r/topview_trans_inst0/i___4_i_10__1_n_0
    SLICE_X21Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.398 r  topview_inst_r/topview_trans_inst0/i___4_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    78.398    topview_inst_r/topview_trans_inst0/i___4_i_5__1_n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.512 r  topview_inst_r/topview_trans_inst0/i___4_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    78.512    topview_inst_r/topview_trans_inst0/i___4_i_2__1_n_0
    SLICE_X21Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.669 r  topview_inst_r/topview_trans_inst0/i___4_i_1__1/CO[1]
                         net (fo=54, routed)          1.026    79.695    topview_inst_r/topview_trans_inst0/h11[4]
    SLICE_X18Y30         LUT4 (Prop_lut4_I0_O)        0.329    80.024 r  topview_inst_r/topview_trans_inst0/i___65/O
                         net (fo=1, routed)           0.000    80.024    topview_inst_r/topview_trans_inst0/i___65_n_0
    SLICE_X18Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.557 r  topview_inst_r/topview_trans_inst0/i___1_i_48__1/CO[3]
                         net (fo=1, routed)           0.000    80.557    topview_inst_r/topview_trans_inst0/i___1_i_48__1_n_0
    SLICE_X18Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.674 r  topview_inst_r/topview_trans_inst0/i___1_i_37__1/CO[3]
                         net (fo=1, routed)           0.000    80.674    topview_inst_r/topview_trans_inst0/i___1_i_37__1_n_0
    SLICE_X18Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.791 r  topview_inst_r/topview_trans_inst0/i___2_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    80.791    topview_inst_r/topview_trans_inst0/i___2_i_25__1_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.908 r  topview_inst_r/topview_trans_inst0/i___3_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    80.908    topview_inst_r/topview_trans_inst0/i___3_i_20__1_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.025 r  topview_inst_r/topview_trans_inst0/i___3_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    81.025    topview_inst_r/topview_trans_inst0/i___3_i_15__1_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.142 r  topview_inst_r/topview_trans_inst0/i___3_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    81.142    topview_inst_r/topview_trans_inst0/i___3_i_10__1_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.259 r  topview_inst_r/topview_trans_inst0/i___3_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    81.259    topview_inst_r/topview_trans_inst0/i___3_i_5__1_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.376 r  topview_inst_r/topview_trans_inst0/i___3_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    81.376    topview_inst_r/topview_trans_inst0/i___3_i_2__1_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.533 r  topview_inst_r/topview_trans_inst0/i___3_i_1__1/CO[1]
                         net (fo=54, routed)          0.940    82.473    topview_inst_r/topview_trans_inst0/h11[3]
    SLICE_X17Y33         LUT4 (Prop_lut4_I0_O)        0.332    82.805 r  topview_inst_r/topview_trans_inst0/i___64/O
                         net (fo=1, routed)           0.000    82.805    topview_inst_r/topview_trans_inst0/i___64_n_0
    SLICE_X17Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.355 r  topview_inst_r/topview_trans_inst0/i___1_i_43__1/CO[3]
                         net (fo=1, routed)           0.000    83.355    topview_inst_r/topview_trans_inst0/i___1_i_43__1_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.469 r  topview_inst_r/topview_trans_inst0/i___1_i_32__1/CO[3]
                         net (fo=1, routed)           0.000    83.469    topview_inst_r/topview_trans_inst0/i___1_i_32__1_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.583 r  topview_inst_r/topview_trans_inst0/i___1_i_26__1/CO[3]
                         net (fo=1, routed)           0.000    83.583    topview_inst_r/topview_trans_inst0/i___1_i_26__1_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.697 r  topview_inst_r/topview_trans_inst0/i___2_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    83.697    topview_inst_r/topview_trans_inst0/i___2_i_20__1_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.811 r  topview_inst_r/topview_trans_inst0/i___2_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    83.811    topview_inst_r/topview_trans_inst0/i___2_i_15__1_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.925 r  topview_inst_r/topview_trans_inst0/i___2_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    83.925    topview_inst_r/topview_trans_inst0/i___2_i_10__1_n_0
    SLICE_X17Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.039 r  topview_inst_r/topview_trans_inst0/i___2_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    84.039    topview_inst_r/topview_trans_inst0/i___2_i_5__1_n_0
    SLICE_X17Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.153 r  topview_inst_r/topview_trans_inst0/i___2_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    84.153    topview_inst_r/topview_trans_inst0/i___2_i_2__1_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.310 r  topview_inst_r/topview_trans_inst0/i___2_i_1__1/CO[1]
                         net (fo=54, routed)          0.881    85.191    topview_inst_r/topview_trans_inst0/h11[2]
    SLICE_X16Y38         LUT4 (Prop_lut4_I0_O)        0.329    85.520 r  topview_inst_r/topview_trans_inst0/i___63/O
                         net (fo=1, routed)           0.000    85.520    topview_inst_r/topview_trans_inst0/i___63_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.053 r  topview_inst_r/topview_trans_inst0/i___1_i_42__1/CO[3]
                         net (fo=1, routed)           0.000    86.053    topview_inst_r/topview_trans_inst0/i___1_i_42__1_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.170 r  topview_inst_r/topview_trans_inst0/i___1_i_31__1/CO[3]
                         net (fo=1, routed)           0.000    86.170    topview_inst_r/topview_trans_inst0/i___1_i_31__1_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.287 r  topview_inst_r/topview_trans_inst0/i___1_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    86.287    topview_inst_r/topview_trans_inst0/i___1_i_25__1_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.404 r  topview_inst_r/topview_trans_inst0/i___1_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    86.404    topview_inst_r/topview_trans_inst0/i___1_i_20__1_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.521 r  topview_inst_r/topview_trans_inst0/i___1_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    86.521    topview_inst_r/topview_trans_inst0/i___1_i_15__1_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.638 r  topview_inst_r/topview_trans_inst0/i___1_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    86.638    topview_inst_r/topview_trans_inst0/i___1_i_10__1_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.755 r  topview_inst_r/topview_trans_inst0/i___1_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    86.755    topview_inst_r/topview_trans_inst0/i___1_i_5__1_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.872 r  topview_inst_r/topview_trans_inst0/i___1_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    86.872    topview_inst_r/topview_trans_inst0/i___1_i_2__1_n_0
    SLICE_X16Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.029 r  topview_inst_r/topview_trans_inst0/i___1_i_1__1/CO[1]
                         net (fo=54, routed)          1.090    88.118    topview_inst_r/topview_trans_inst0/h11[1]
    SLICE_X15Y36         LUT3 (Prop_lut3_I0_O)        0.332    88.450 r  topview_inst_r/topview_trans_inst0/i___124_i_42__1/O
                         net (fo=1, routed)           0.000    88.450    topview_inst_r/topview_trans_inst0/i___124_i_42__1_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.000 r  topview_inst_r/topview_trans_inst0/i___124_i_34__1/CO[3]
                         net (fo=1, routed)           0.000    89.000    topview_inst_r/topview_trans_inst0/i___124_i_34__1_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.114 r  topview_inst_r/topview_trans_inst0/i___124_i_29__1/CO[3]
                         net (fo=1, routed)           0.000    89.114    topview_inst_r/topview_trans_inst0/i___124_i_29__1_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.228 r  topview_inst_r/topview_trans_inst0/i___124_i_24__1/CO[3]
                         net (fo=1, routed)           0.000    89.228    topview_inst_r/topview_trans_inst0/i___124_i_24__1_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.342 r  topview_inst_r/topview_trans_inst0/i___124_i_19__1/CO[3]
                         net (fo=1, routed)           0.000    89.342    topview_inst_r/topview_trans_inst0/i___124_i_19__1_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.456 r  topview_inst_r/topview_trans_inst0/i___124_i_14__1/CO[3]
                         net (fo=1, routed)           0.000    89.456    topview_inst_r/topview_trans_inst0/i___124_i_14__1_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.570 r  topview_inst_r/topview_trans_inst0/i___124_i_9__1/CO[3]
                         net (fo=1, routed)           0.000    89.570    topview_inst_r/topview_trans_inst0/i___124_i_9__1_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.684 r  topview_inst_r/topview_trans_inst0/i___124_i_4__1/CO[3]
                         net (fo=1, routed)           0.000    89.684    topview_inst_r/topview_trans_inst0/i___124_i_4__1_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.798 r  topview_inst_r/topview_trans_inst0/i___124_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    89.798    topview_inst_r/topview_trans_inst0/i___124_i_2__1_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    90.069 r  topview_inst_r/topview_trans_inst0/i___124_i_1__1/CO[0]
                         net (fo=1, routed)           0.751    90.820    topview_inst_r/topview_trans_inst0/h11[0]
    SLICE_X19Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.905    91.725 r  topview_inst_r/topview_trans_inst0/h1_reg[3]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    91.725    topview_inst_r/topview_trans_inst0/h1_reg[3]_i_1__1_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.839 r  topview_inst_r/topview_trans_inst0/h1_reg[7]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    91.839    topview_inst_r/topview_trans_inst0/h1_reg[7]_i_1__1_n_0
    SLICE_X19Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.953 r  topview_inst_r/topview_trans_inst0/h1_reg[11]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    91.953    topview_inst_r/topview_trans_inst0/h1_reg[11]_i_1__1_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.067 r  topview_inst_r/topview_trans_inst0/h1_reg[15]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    92.067    topview_inst_r/topview_trans_inst0/h1_reg[15]_i_1__1_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.181 r  topview_inst_r/topview_trans_inst0/h1_reg[19]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    92.181    topview_inst_r/topview_trans_inst0/h1_reg[19]_i_1__1_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.295 r  topview_inst_r/topview_trans_inst0/h1_reg[23]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    92.295    topview_inst_r/topview_trans_inst0/h1_reg[23]_i_1__1_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    92.629 r  topview_inst_r/topview_trans_inst0/h1_reg[27]_i_1__1/O[1]
                         net (fo=1, routed)           0.000    92.629    topview_inst_r/topview_trans_inst0/p_0_in[25]
    SLICE_X19Y45         FDRE                                         r  topview_inst_r/topview_trans_inst0/h1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    83.333 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.612    84.946    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    81.520 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    83.245    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.336 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=3457, routed)        1.577    84.914    topview_inst_r/topview_trans_inst0/clk_out2
    SLICE_X19Y45         FDRE                                         r  topview_inst_r/topview_trans_inst0/h1_reg[25]/C
                         clock pessimism              0.115    85.028    
                         clock uncertainty           -0.184    84.844    
    SLICE_X19Y45         FDRE (Setup_fdre_C_D)        0.062    84.906    topview_inst_r/topview_trans_inst0/h1_reg[25]
  -------------------------------------------------------------------
                         required time                         84.906    
                         arrival time                         -92.629    
  -------------------------------------------------------------------
                         slack                                 -7.723    

Slack (VIOLATED) :        -7.702ns  (required time - arrival time)
  Source:                 topview_inst_r/topview_trans_inst0/g0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            topview_inst_r/topview_trans_inst0/h1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out2_clk_wiz_0 rise@83.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        90.860ns  (logic 56.779ns (62.490%)  route 34.081ns (37.510%))
  Logic Levels:           287  (CARRY4=254 LUT1=1 LUT2=1 LUT3=15 LUT4=16)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.580ns = ( 84.914 - 83.333 ) 
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.806     1.806    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=3457, routed)        1.745     1.748    topview_inst_r/topview_trans_inst0/clk_out2
    SLICE_X18Y16         FDRE                                         r  topview_inst_r/topview_trans_inst0/g0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y16         FDRE (Prop_fdre_C_Q)         0.518     2.266 f  topview_inst_r/topview_trans_inst0/g0_reg[3]/Q
                         net (fo=69, routed)          0.347     2.613    topview_inst_r/topview_trans_inst0/g0_reg__0[3]
    SLICE_X18Y17         LUT1 (Prop_lut1_I0_O)        0.124     2.737 r  topview_inst_r/topview_trans_inst0/i___63_i_2__1/O
                         net (fo=1, routed)           0.333     3.070    topview_inst_r/topview_trans_inst0/i___63_i_2__1_n_0
    SLICE_X19Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.650 r  topview_inst_r/topview_trans_inst0/i___63_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     3.650    topview_inst_r/topview_trans_inst0/i___63_i_1__1_n_0
    SLICE_X19Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.764 r  topview_inst_r/topview_trans_inst0/i___67_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     3.764    topview_inst_r/topview_trans_inst0/i___67_i_1__1_n_0
    SLICE_X19Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.878 r  topview_inst_r/topview_trans_inst0/i___71_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     3.878    topview_inst_r/topview_trans_inst0/i___71_i_1__1_n_0
    SLICE_X19Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.992 r  topview_inst_r/topview_trans_inst0/i___75_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     3.992    topview_inst_r/topview_trans_inst0/i___75_i_1__1_n_0
    SLICE_X19Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.220 f  topview_inst_r/topview_trans_inst0/i___79_i_1__1/CO[2]
                         net (fo=25, routed)          0.707     4.927    topview_inst_r/topview_trans_inst0/i___79_i_1__1_n_1
    SLICE_X8Y22          LUT2 (Prop_lut2_I1_O)        0.313     5.240 r  topview_inst_r/topview_trans_inst0/i___31_i_29__1/O
                         net (fo=1, routed)           0.000     5.240    topview_inst_r/topview_trans_inst0/i___31_i_29__1_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.753 r  topview_inst_r/topview_trans_inst0/i___31_i_16__1/CO[3]
                         net (fo=1, routed)           0.000     5.753    topview_inst_r/topview_trans_inst0/i___31_i_16__1_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.870 r  topview_inst_r/topview_trans_inst0/i___31_i_7__1/CO[3]
                         net (fo=1, routed)           0.000     5.870    topview_inst_r/topview_trans_inst0/i___31_i_7__1_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.987 r  topview_inst_r/topview_trans_inst0/i___31_i_2__1/CO[3]
                         net (fo=1, routed)           0.009     5.996    topview_inst_r/topview_trans_inst0/i___31_i_2__1_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.225 r  topview_inst_r/topview_trans_inst0/i___31_i_1__1/CO[2]
                         net (fo=18, routed)          0.812     7.037    topview_inst_r/topview_trans_inst0/h11[31]
    SLICE_X6Y25          LUT3 (Prop_lut3_I0_O)        0.310     7.347 r  topview_inst_r/topview_trans_inst0/i___100/O
                         net (fo=1, routed)           0.000     7.347    topview_inst_r/topview_trans_inst0/i___100_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.880 r  topview_inst_r/topview_trans_inst0/i___27_i_34__1/CO[3]
                         net (fo=1, routed)           0.000     7.880    topview_inst_r/topview_trans_inst0/i___27_i_34__1_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.997 r  topview_inst_r/topview_trans_inst0/i___28_i_10__1/CO[3]
                         net (fo=1, routed)           0.000     7.997    topview_inst_r/topview_trans_inst0/i___28_i_10__1_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.114 r  topview_inst_r/topview_trans_inst0/i___29_i_4__1/CO[3]
                         net (fo=1, routed)           0.000     8.114    topview_inst_r/topview_trans_inst0/i___29_i_4__1_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.231 r  topview_inst_r/topview_trans_inst0/i___30_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     8.231    topview_inst_r/topview_trans_inst0/i___30_i_2__1_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.485 r  topview_inst_r/topview_trans_inst0/i___30_i_1__1/CO[0]
                         net (fo=20, routed)          1.022     9.507    topview_inst_r/topview_trans_inst0/h11[30]
    SLICE_X10Y27         LUT3 (Prop_lut3_I0_O)        0.367     9.874 r  topview_inst_r/topview_trans_inst0/i___101/O
                         net (fo=1, routed)           0.000     9.874    topview_inst_r/topview_trans_inst0/i___101_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.407 r  topview_inst_r/topview_trans_inst0/i___27_i_29__1/CO[3]
                         net (fo=1, routed)           0.000    10.407    topview_inst_r/topview_trans_inst0/i___27_i_29__1_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.524 r  topview_inst_r/topview_trans_inst0/i___27_i_18__1/CO[3]
                         net (fo=1, routed)           0.000    10.524    topview_inst_r/topview_trans_inst0/i___27_i_18__1_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.641 r  topview_inst_r/topview_trans_inst0/i___28_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    10.641    topview_inst_r/topview_trans_inst0/i___28_i_5__1_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.758 r  topview_inst_r/topview_trans_inst0/i___29_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.758    topview_inst_r/topview_trans_inst0/i___29_i_2__1_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.915 r  topview_inst_r/topview_trans_inst0/i___29_i_1__1/CO[1]
                         net (fo=22, routed)          0.884    11.798    topview_inst_r/topview_trans_inst0/h11[29]
    SLICE_X8Y26          LUT3 (Prop_lut3_I0_O)        0.332    12.130 r  topview_inst_r/topview_trans_inst0/i___102/O
                         net (fo=1, routed)           0.000    12.130    topview_inst_r/topview_trans_inst0/i___102_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.663 r  topview_inst_r/topview_trans_inst0/i___27_i_24__1/CO[3]
                         net (fo=1, routed)           0.000    12.663    topview_inst_r/topview_trans_inst0/i___27_i_24__1_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.780 r  topview_inst_r/topview_trans_inst0/i___27_i_13__1/CO[3]
                         net (fo=1, routed)           0.000    12.780    topview_inst_r/topview_trans_inst0/i___27_i_13__1_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.897 r  topview_inst_r/topview_trans_inst0/i___27_i_7__1/CO[3]
                         net (fo=1, routed)           0.000    12.897    topview_inst_r/topview_trans_inst0/i___27_i_7__1_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.014 r  topview_inst_r/topview_trans_inst0/i___28_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    13.014    topview_inst_r/topview_trans_inst0/i___28_i_2__1_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.243 r  topview_inst_r/topview_trans_inst0/i___28_i_1__1/CO[2]
                         net (fo=24, routed)          1.065    14.309    topview_inst_r/topview_trans_inst0/h11[28]
    SLICE_X11Y20         LUT3 (Prop_lut3_I0_O)        0.310    14.619 r  topview_inst_r/topview_trans_inst0/i___103/O
                         net (fo=1, routed)           0.000    14.619    topview_inst_r/topview_trans_inst0/i___103_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.169 r  topview_inst_r/topview_trans_inst0/i___27_i_23__1/CO[3]
                         net (fo=1, routed)           0.000    15.169    topview_inst_r/topview_trans_inst0/i___27_i_23__1_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.283 r  topview_inst_r/topview_trans_inst0/i___27_i_12__1/CO[3]
                         net (fo=1, routed)           0.000    15.283    topview_inst_r/topview_trans_inst0/i___27_i_12__1_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.397 r  topview_inst_r/topview_trans_inst0/i___27_i_6__1/CO[3]
                         net (fo=1, routed)           0.000    15.397    topview_inst_r/topview_trans_inst0/i___27_i_6__1_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.511 r  topview_inst_r/topview_trans_inst0/i___27_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    15.511    topview_inst_r/topview_trans_inst0/i___27_i_2__1_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.625 r  topview_inst_r/topview_trans_inst0/i___27_i_1__1/CO[3]
                         net (fo=26, routed)          1.182    16.807    topview_inst_r/topview_trans_inst0/h11[27]
    SLICE_X10Y21         LUT3 (Prop_lut3_I0_O)        0.124    16.931 r  topview_inst_r/topview_trans_inst0/i___104/O
                         net (fo=1, routed)           0.000    16.931    topview_inst_r/topview_trans_inst0/i___104_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.464 r  topview_inst_r/topview_trans_inst0/i___23_i_39__1/CO[3]
                         net (fo=1, routed)           0.000    17.464    topview_inst_r/topview_trans_inst0/i___23_i_39__1_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.581 r  topview_inst_r/topview_trans_inst0/i___24_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    17.581    topview_inst_r/topview_trans_inst0/i___24_i_15__1_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.698 r  topview_inst_r/topview_trans_inst0/i___25_i_9__1/CO[3]
                         net (fo=1, routed)           0.000    17.698    topview_inst_r/topview_trans_inst0/i___25_i_9__1_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.815 r  topview_inst_r/topview_trans_inst0/i___26_i_3__1/CO[3]
                         net (fo=1, routed)           0.009    17.824    topview_inst_r/topview_trans_inst0/i___26_i_3__1_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.941 r  topview_inst_r/topview_trans_inst0/i___26_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    17.941    topview_inst_r/topview_trans_inst0/i___26_i_2__1_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.195 r  topview_inst_r/topview_trans_inst0/i___26_i_1__1/CO[0]
                         net (fo=28, routed)          0.965    19.160    topview_inst_r/topview_trans_inst0/h11[26]
    SLICE_X9Y23          LUT3 (Prop_lut3_I0_O)        0.367    19.527 r  topview_inst_r/topview_trans_inst0/i___105/O
                         net (fo=1, routed)           0.000    19.527    topview_inst_r/topview_trans_inst0/i___105_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.077 r  topview_inst_r/topview_trans_inst0/i___23_i_34__1/CO[3]
                         net (fo=1, routed)           0.000    20.077    topview_inst_r/topview_trans_inst0/i___23_i_34__1_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.191 r  topview_inst_r/topview_trans_inst0/i___23_i_23__1/CO[3]
                         net (fo=1, routed)           0.009    20.200    topview_inst_r/topview_trans_inst0/i___23_i_23__1_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.314 r  topview_inst_r/topview_trans_inst0/i___24_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    20.314    topview_inst_r/topview_trans_inst0/i___24_i_10__1_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.428 r  topview_inst_r/topview_trans_inst0/i___25_i_4__1/CO[3]
                         net (fo=1, routed)           0.000    20.428    topview_inst_r/topview_trans_inst0/i___25_i_4__1_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.542 r  topview_inst_r/topview_trans_inst0/i___25_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    20.542    topview_inst_r/topview_trans_inst0/i___25_i_2__1_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.699 r  topview_inst_r/topview_trans_inst0/i___25_i_1__1/CO[1]
                         net (fo=30, routed)          0.666    21.364    topview_inst_r/topview_trans_inst0/h11[25]
    SLICE_X9Y29          LUT3 (Prop_lut3_I0_O)        0.329    21.693 r  topview_inst_r/topview_trans_inst0/i___106/O
                         net (fo=1, routed)           0.000    21.693    topview_inst_r/topview_trans_inst0/i___106_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.243 r  topview_inst_r/topview_trans_inst0/i___23_i_29__1/CO[3]
                         net (fo=1, routed)           0.000    22.243    topview_inst_r/topview_trans_inst0/i___23_i_29__1_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.357 r  topview_inst_r/topview_trans_inst0/i___23_i_18__1/CO[3]
                         net (fo=1, routed)           0.000    22.357    topview_inst_r/topview_trans_inst0/i___23_i_18__1_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.471 r  topview_inst_r/topview_trans_inst0/i___23_i_12__1/CO[3]
                         net (fo=1, routed)           0.000    22.471    topview_inst_r/topview_trans_inst0/i___23_i_12__1_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.585 r  topview_inst_r/topview_trans_inst0/i___24_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    22.585    topview_inst_r/topview_trans_inst0/i___24_i_5__1_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.699 r  topview_inst_r/topview_trans_inst0/i___24_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    22.699    topview_inst_r/topview_trans_inst0/i___24_i_2__1_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    22.927 r  topview_inst_r/topview_trans_inst0/i___24_i_1__1/CO[2]
                         net (fo=32, routed)          0.893    23.820    topview_inst_r/topview_trans_inst0/h11[24]
    SLICE_X11Y26         LUT3 (Prop_lut3_I0_O)        0.313    24.133 r  topview_inst_r/topview_trans_inst0/i___107/O
                         net (fo=1, routed)           0.000    24.133    topview_inst_r/topview_trans_inst0/i___107_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.683 r  topview_inst_r/topview_trans_inst0/i___23_i_28__1/CO[3]
                         net (fo=1, routed)           0.000    24.683    topview_inst_r/topview_trans_inst0/i___23_i_28__1_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.797 r  topview_inst_r/topview_trans_inst0/i___23_i_17__1/CO[3]
                         net (fo=1, routed)           0.000    24.797    topview_inst_r/topview_trans_inst0/i___23_i_17__1_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.911 r  topview_inst_r/topview_trans_inst0/i___23_i_11__1/CO[3]
                         net (fo=1, routed)           0.000    24.911    topview_inst_r/topview_trans_inst0/i___23_i_11__1_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.025 r  topview_inst_r/topview_trans_inst0/i___23_i_6__1/CO[3]
                         net (fo=1, routed)           0.000    25.025    topview_inst_r/topview_trans_inst0/i___23_i_6__1_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.139 r  topview_inst_r/topview_trans_inst0/i___23_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    25.139    topview_inst_r/topview_trans_inst0/i___23_i_2__1_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.253 r  topview_inst_r/topview_trans_inst0/i___23_i_1__1/CO[3]
                         net (fo=34, routed)          1.227    26.480    topview_inst_r/topview_trans_inst0/h11[23]
    SLICE_X12Y25         LUT3 (Prop_lut3_I0_O)        0.124    26.604 r  topview_inst_r/topview_trans_inst0/i___108/O
                         net (fo=1, routed)           0.000    26.604    topview_inst_r/topview_trans_inst0/i___108_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.137 r  topview_inst_r/topview_trans_inst0/i___19_i_44__1/CO[3]
                         net (fo=1, routed)           0.000    27.137    topview_inst_r/topview_trans_inst0/i___19_i_44__1_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.254 r  topview_inst_r/topview_trans_inst0/i___20_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    27.254    topview_inst_r/topview_trans_inst0/i___20_i_20__1_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.371 r  topview_inst_r/topview_trans_inst0/i___21_i_14__1/CO[3]
                         net (fo=1, routed)           0.000    27.371    topview_inst_r/topview_trans_inst0/i___21_i_14__1_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.488 r  topview_inst_r/topview_trans_inst0/i___22_i_8__1/CO[3]
                         net (fo=1, routed)           0.000    27.488    topview_inst_r/topview_trans_inst0/i___22_i_8__1_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.605 r  topview_inst_r/topview_trans_inst0/i___22_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    27.605    topview_inst_r/topview_trans_inst0/i___22_i_3__1_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.722 r  topview_inst_r/topview_trans_inst0/i___22_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    27.722    topview_inst_r/topview_trans_inst0/i___22_i_2__1_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    27.976 r  topview_inst_r/topview_trans_inst0/i___22_i_1__1/CO[0]
                         net (fo=36, routed)          0.900    28.877    topview_inst_r/topview_trans_inst0/h11[22]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.367    29.244 r  topview_inst_r/topview_trans_inst0/i___109/O
                         net (fo=1, routed)           0.000    29.244    topview_inst_r/topview_trans_inst0/i___109_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.794 r  topview_inst_r/topview_trans_inst0/i___19_i_39__1/CO[3]
                         net (fo=1, routed)           0.000    29.794    topview_inst_r/topview_trans_inst0/i___19_i_39__1_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.908 r  topview_inst_r/topview_trans_inst0/i___19_i_28__1/CO[3]
                         net (fo=1, routed)           0.000    29.908    topview_inst_r/topview_trans_inst0/i___19_i_28__1_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.022 r  topview_inst_r/topview_trans_inst0/i___20_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    30.022    topview_inst_r/topview_trans_inst0/i___20_i_15__1_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.136 r  topview_inst_r/topview_trans_inst0/i___21_i_9__1/CO[3]
                         net (fo=1, routed)           0.000    30.136    topview_inst_r/topview_trans_inst0/i___21_i_9__1_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.250 r  topview_inst_r/topview_trans_inst0/i___21_i_4__1/CO[3]
                         net (fo=1, routed)           0.000    30.250    topview_inst_r/topview_trans_inst0/i___21_i_4__1_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.364 r  topview_inst_r/topview_trans_inst0/i___21_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    30.364    topview_inst_r/topview_trans_inst0/i___21_i_2__1_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.521 r  topview_inst_r/topview_trans_inst0/i___21_i_1__1/CO[1]
                         net (fo=38, routed)          1.049    31.570    topview_inst_r/topview_trans_inst0/h11[21]
    SLICE_X14Y24         LUT3 (Prop_lut3_I0_O)        0.329    31.899 r  topview_inst_r/topview_trans_inst0/i___110/O
                         net (fo=1, routed)           0.000    31.899    topview_inst_r/topview_trans_inst0/i___110_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.432 r  topview_inst_r/topview_trans_inst0/i___19_i_34__1/CO[3]
                         net (fo=1, routed)           0.009    32.441    topview_inst_r/topview_trans_inst0/i___19_i_34__1_n_0
    SLICE_X14Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.558 r  topview_inst_r/topview_trans_inst0/i___19_i_23__1/CO[3]
                         net (fo=1, routed)           0.000    32.558    topview_inst_r/topview_trans_inst0/i___19_i_23__1_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.675 r  topview_inst_r/topview_trans_inst0/i___19_i_17__1/CO[3]
                         net (fo=1, routed)           0.000    32.675    topview_inst_r/topview_trans_inst0/i___19_i_17__1_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.792 r  topview_inst_r/topview_trans_inst0/i___20_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    32.792    topview_inst_r/topview_trans_inst0/i___20_i_10__1_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.909 r  topview_inst_r/topview_trans_inst0/i___20_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    32.909    topview_inst_r/topview_trans_inst0/i___20_i_5__1_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.026 r  topview_inst_r/topview_trans_inst0/i___20_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    33.026    topview_inst_r/topview_trans_inst0/i___20_i_2__1_n_0
    SLICE_X14Y30         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    33.255 r  topview_inst_r/topview_trans_inst0/i___20_i_1__1/CO[2]
                         net (fo=40, routed)          1.070    34.325    topview_inst_r/topview_trans_inst0/h11[20]
    SLICE_X13Y20         LUT3 (Prop_lut3_I0_O)        0.310    34.635 r  topview_inst_r/topview_trans_inst0/i___111/O
                         net (fo=1, routed)           0.000    34.635    topview_inst_r/topview_trans_inst0/i___111_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.185 r  topview_inst_r/topview_trans_inst0/i___19_i_33__1/CO[3]
                         net (fo=1, routed)           0.000    35.185    topview_inst_r/topview_trans_inst0/i___19_i_33__1_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.299 r  topview_inst_r/topview_trans_inst0/i___19_i_22__1/CO[3]
                         net (fo=1, routed)           0.000    35.299    topview_inst_r/topview_trans_inst0/i___19_i_22__1_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.413 r  topview_inst_r/topview_trans_inst0/i___19_i_16__1/CO[3]
                         net (fo=1, routed)           0.000    35.413    topview_inst_r/topview_trans_inst0/i___19_i_16__1_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.527 r  topview_inst_r/topview_trans_inst0/i___19_i_11__1/CO[3]
                         net (fo=1, routed)           0.000    35.527    topview_inst_r/topview_trans_inst0/i___19_i_11__1_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.641 r  topview_inst_r/topview_trans_inst0/i___19_i_6__1/CO[3]
                         net (fo=1, routed)           0.009    35.650    topview_inst_r/topview_trans_inst0/i___19_i_6__1_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.764 r  topview_inst_r/topview_trans_inst0/i___19_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    35.764    topview_inst_r/topview_trans_inst0/i___19_i_2__1_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.878 r  topview_inst_r/topview_trans_inst0/i___19_i_1__1/CO[3]
                         net (fo=42, routed)          1.168    37.046    topview_inst_r/topview_trans_inst0/h11[19]
    SLICE_X15Y22         LUT3 (Prop_lut3_I0_O)        0.124    37.170 r  topview_inst_r/topview_trans_inst0/i___15_i_64__1/O
                         net (fo=1, routed)           0.000    37.170    topview_inst_r/topview_trans_inst0/i___15_i_64__1_n_0
    SLICE_X15Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.571 r  topview_inst_r/topview_trans_inst0/i___15_i_49__1/CO[3]
                         net (fo=1, routed)           0.000    37.571    topview_inst_r/topview_trans_inst0/i___15_i_49__1_n_0
    SLICE_X15Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.685 r  topview_inst_r/topview_trans_inst0/i___16_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    37.685    topview_inst_r/topview_trans_inst0/i___16_i_25__1_n_0
    SLICE_X15Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.799 r  topview_inst_r/topview_trans_inst0/i___17_i_19__1/CO[3]
                         net (fo=1, routed)           0.009    37.808    topview_inst_r/topview_trans_inst0/i___17_i_19__1_n_0
    SLICE_X15Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.922 r  topview_inst_r/topview_trans_inst0/i___18_i_13__1/CO[3]
                         net (fo=1, routed)           0.000    37.922    topview_inst_r/topview_trans_inst0/i___18_i_13__1_n_0
    SLICE_X15Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.036 r  topview_inst_r/topview_trans_inst0/i___18_i_8__1/CO[3]
                         net (fo=1, routed)           0.000    38.036    topview_inst_r/topview_trans_inst0/i___18_i_8__1_n_0
    SLICE_X15Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.150 r  topview_inst_r/topview_trans_inst0/i___18_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    38.150    topview_inst_r/topview_trans_inst0/i___18_i_3__1_n_0
    SLICE_X15Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.264 r  topview_inst_r/topview_trans_inst0/i___18_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    38.264    topview_inst_r/topview_trans_inst0/i___18_i_2__1_n_0
    SLICE_X15Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.535 r  topview_inst_r/topview_trans_inst0/i___18_i_1__1/CO[0]
                         net (fo=44, routed)          0.919    39.453    topview_inst_r/topview_trans_inst0/h11[18]
    SLICE_X16Y25         LUT4 (Prop_lut4_I0_O)        0.373    39.826 r  topview_inst_r/topview_trans_inst0/i___79/O
                         net (fo=1, routed)           0.000    39.826    topview_inst_r/topview_trans_inst0/i___79_n_0
    SLICE_X16Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.359 r  topview_inst_r/topview_trans_inst0/i___15_i_44__1/CO[3]
                         net (fo=1, routed)           0.000    40.359    topview_inst_r/topview_trans_inst0/i___15_i_44__1_n_0
    SLICE_X16Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.476 r  topview_inst_r/topview_trans_inst0/i___15_i_33__1/CO[3]
                         net (fo=1, routed)           0.000    40.476    topview_inst_r/topview_trans_inst0/i___15_i_33__1_n_0
    SLICE_X16Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.593 r  topview_inst_r/topview_trans_inst0/i___16_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    40.593    topview_inst_r/topview_trans_inst0/i___16_i_20__1_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.710 r  topview_inst_r/topview_trans_inst0/i___17_i_14__1/CO[3]
                         net (fo=1, routed)           0.000    40.710    topview_inst_r/topview_trans_inst0/i___17_i_14__1_n_0
    SLICE_X16Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.827 r  topview_inst_r/topview_trans_inst0/i___17_i_9__1/CO[3]
                         net (fo=1, routed)           0.000    40.827    topview_inst_r/topview_trans_inst0/i___17_i_9__1_n_0
    SLICE_X16Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.944 r  topview_inst_r/topview_trans_inst0/i___17_i_4__1/CO[3]
                         net (fo=1, routed)           0.000    40.944    topview_inst_r/topview_trans_inst0/i___17_i_4__1_n_0
    SLICE_X16Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.061 r  topview_inst_r/topview_trans_inst0/i___17_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    41.061    topview_inst_r/topview_trans_inst0/i___17_i_2__1_n_0
    SLICE_X16Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.218 r  topview_inst_r/topview_trans_inst0/i___17_i_1__1/CO[1]
                         net (fo=46, routed)          1.334    42.552    topview_inst_r/topview_trans_inst0/h11[17]
    SLICE_X16Y17         LUT4 (Prop_lut4_I0_O)        0.332    42.884 r  topview_inst_r/topview_trans_inst0/i___78/O
                         net (fo=1, routed)           0.000    42.884    topview_inst_r/topview_trans_inst0/i___78_n_0
    SLICE_X16Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.417 r  topview_inst_r/topview_trans_inst0/i___15_i_39__1/CO[3]
                         net (fo=1, routed)           0.000    43.417    topview_inst_r/topview_trans_inst0/i___15_i_39__1_n_0
    SLICE_X16Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.534 r  topview_inst_r/topview_trans_inst0/i___15_i_28__1/CO[3]
                         net (fo=1, routed)           0.000    43.534    topview_inst_r/topview_trans_inst0/i___15_i_28__1_n_0
    SLICE_X16Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.651 r  topview_inst_r/topview_trans_inst0/i___15_i_22__1/CO[3]
                         net (fo=1, routed)           0.000    43.651    topview_inst_r/topview_trans_inst0/i___15_i_22__1_n_0
    SLICE_X16Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.768 r  topview_inst_r/topview_trans_inst0/i___16_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    43.768    topview_inst_r/topview_trans_inst0/i___16_i_15__1_n_0
    SLICE_X16Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.885 r  topview_inst_r/topview_trans_inst0/i___16_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    43.885    topview_inst_r/topview_trans_inst0/i___16_i_10__1_n_0
    SLICE_X16Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.002 r  topview_inst_r/topview_trans_inst0/i___16_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    44.002    topview_inst_r/topview_trans_inst0/i___16_i_5__1_n_0
    SLICE_X16Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.119 r  topview_inst_r/topview_trans_inst0/i___16_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    44.119    topview_inst_r/topview_trans_inst0/i___16_i_2__1_n_0
    SLICE_X16Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    44.348 r  topview_inst_r/topview_trans_inst0/i___16_i_1__1/CO[2]
                         net (fo=48, routed)          1.000    45.348    topview_inst_r/topview_trans_inst0/h11[16]
    SLICE_X17Y22         LUT4 (Prop_lut4_I0_O)        0.310    45.658 r  topview_inst_r/topview_trans_inst0/i___15_i_42__1/O
                         net (fo=1, routed)           0.000    45.658    topview_inst_r/topview_trans_inst0/i___15_i_42__1_n_0
    SLICE_X17Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.208 r  topview_inst_r/topview_trans_inst0/i___15_i_27__1/CO[3]
                         net (fo=1, routed)           0.000    46.208    topview_inst_r/topview_trans_inst0/i___15_i_27__1_n_0
    SLICE_X17Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.322 r  topview_inst_r/topview_trans_inst0/i___15_i_21__1/CO[3]
                         net (fo=1, routed)           0.000    46.322    topview_inst_r/topview_trans_inst0/i___15_i_21__1_n_0
    SLICE_X17Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.436 r  topview_inst_r/topview_trans_inst0/i___15_i_16__1/CO[3]
                         net (fo=1, routed)           0.009    46.445    topview_inst_r/topview_trans_inst0/i___15_i_16__1_n_0
    SLICE_X17Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.559 r  topview_inst_r/topview_trans_inst0/i___15_i_11__1/CO[3]
                         net (fo=1, routed)           0.000    46.559    topview_inst_r/topview_trans_inst0/i___15_i_11__1_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.673 r  topview_inst_r/topview_trans_inst0/i___15_i_6__1/CO[3]
                         net (fo=1, routed)           0.000    46.673    topview_inst_r/topview_trans_inst0/i___15_i_6__1_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.787 r  topview_inst_r/topview_trans_inst0/i___15_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    46.787    topview_inst_r/topview_trans_inst0/i___15_i_2__1_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.901 r  topview_inst_r/topview_trans_inst0/i___15_i_1__1/CO[3]
                         net (fo=50, routed)          1.518    48.420    topview_inst_r/topview_trans_inst0/h11[15]
    SLICE_X18Y21         LUT3 (Prop_lut3_I0_O)        0.124    48.544 r  topview_inst_r/topview_trans_inst0/i___11_i_41__1/O
                         net (fo=1, routed)           0.000    48.544    topview_inst_r/topview_trans_inst0/i___11_i_41__1_n_0
    SLICE_X18Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    48.920 r  topview_inst_r/topview_trans_inst0/i___11_i_35__1/CO[3]
                         net (fo=1, routed)           0.000    48.920    topview_inst_r/topview_trans_inst0/i___11_i_35__1_n_0
    SLICE_X18Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.037 r  topview_inst_r/topview_trans_inst0/i___12_i_30__1/CO[3]
                         net (fo=1, routed)           0.000    49.037    topview_inst_r/topview_trans_inst0/i___12_i_30__1_n_0
    SLICE_X18Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.154 r  topview_inst_r/topview_trans_inst0/i___13_i_24__1/CO[3]
                         net (fo=1, routed)           0.000    49.154    topview_inst_r/topview_trans_inst0/i___13_i_24__1_n_0
    SLICE_X18Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.271 r  topview_inst_r/topview_trans_inst0/i___14_i_18__1/CO[3]
                         net (fo=1, routed)           0.009    49.280    topview_inst_r/topview_trans_inst0/i___14_i_18__1_n_0
    SLICE_X18Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.397 r  topview_inst_r/topview_trans_inst0/i___14_i_13__1/CO[3]
                         net (fo=1, routed)           0.000    49.397    topview_inst_r/topview_trans_inst0/i___14_i_13__1_n_0
    SLICE_X18Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.514 r  topview_inst_r/topview_trans_inst0/i___14_i_8__1/CO[3]
                         net (fo=1, routed)           0.000    49.514    topview_inst_r/topview_trans_inst0/i___14_i_8__1_n_0
    SLICE_X18Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.631 r  topview_inst_r/topview_trans_inst0/i___14_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    49.631    topview_inst_r/topview_trans_inst0/i___14_i_3__1_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.748 r  topview_inst_r/topview_trans_inst0/i___14_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    49.748    topview_inst_r/topview_trans_inst0/i___14_i_2__1_n_0
    SLICE_X18Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    50.002 r  topview_inst_r/topview_trans_inst0/i___14_i_1__1/CO[0]
                         net (fo=52, routed)          0.776    50.777    topview_inst_r/topview_trans_inst0/h11[14]
    SLICE_X19Y29         LUT4 (Prop_lut4_I0_O)        0.367    51.144 r  topview_inst_r/topview_trans_inst0/i___75/O
                         net (fo=1, routed)           0.000    51.144    topview_inst_r/topview_trans_inst0/i___75_n_0
    SLICE_X19Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.694 r  topview_inst_r/topview_trans_inst0/i___10_i_35__1/CO[3]
                         net (fo=1, routed)           0.000    51.694    topview_inst_r/topview_trans_inst0/i___10_i_35__1_n_0
    SLICE_X19Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.808 r  topview_inst_r/topview_trans_inst0/i___11_i_30__1/CO[3]
                         net (fo=1, routed)           0.000    51.808    topview_inst_r/topview_trans_inst0/i___11_i_30__1_n_0
    SLICE_X19Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.922 r  topview_inst_r/topview_trans_inst0/i___12_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    51.922    topview_inst_r/topview_trans_inst0/i___12_i_25__1_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.036 r  topview_inst_r/topview_trans_inst0/i___13_i_19__1/CO[3]
                         net (fo=1, routed)           0.000    52.036    topview_inst_r/topview_trans_inst0/i___13_i_19__1_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.150 r  topview_inst_r/topview_trans_inst0/i___13_i_14__1/CO[3]
                         net (fo=1, routed)           0.000    52.150    topview_inst_r/topview_trans_inst0/i___13_i_14__1_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.264 r  topview_inst_r/topview_trans_inst0/i___13_i_9__1/CO[3]
                         net (fo=1, routed)           0.000    52.264    topview_inst_r/topview_trans_inst0/i___13_i_9__1_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.378 r  topview_inst_r/topview_trans_inst0/i___13_i_4__1/CO[3]
                         net (fo=1, routed)           0.000    52.378    topview_inst_r/topview_trans_inst0/i___13_i_4__1_n_0
    SLICE_X19Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.492 r  topview_inst_r/topview_trans_inst0/i___13_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    52.492    topview_inst_r/topview_trans_inst0/i___13_i_2__1_n_0
    SLICE_X19Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.649 r  topview_inst_r/topview_trans_inst0/i___13_i_1__1/CO[1]
                         net (fo=54, routed)          1.168    53.817    topview_inst_r/topview_trans_inst0/h11[13]
    SLICE_X20Y26         LUT4 (Prop_lut4_I0_O)        0.329    54.146 r  topview_inst_r/topview_trans_inst0/i___74/O
                         net (fo=1, routed)           0.000    54.146    topview_inst_r/topview_trans_inst0/i___74_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.679 r  topview_inst_r/topview_trans_inst0/i___9_i_35__1/CO[3]
                         net (fo=1, routed)           0.000    54.679    topview_inst_r/topview_trans_inst0/i___9_i_35__1_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.796 r  topview_inst_r/topview_trans_inst0/i___10_i_30__1/CO[3]
                         net (fo=1, routed)           0.000    54.796    topview_inst_r/topview_trans_inst0/i___10_i_30__1_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.913 r  topview_inst_r/topview_trans_inst0/i___11_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    54.913    topview_inst_r/topview_trans_inst0/i___11_i_25__1_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.030 r  topview_inst_r/topview_trans_inst0/i___12_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    55.030    topview_inst_r/topview_trans_inst0/i___12_i_20__1_n_0
    SLICE_X20Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.147 r  topview_inst_r/topview_trans_inst0/i___12_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    55.147    topview_inst_r/topview_trans_inst0/i___12_i_15__1_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.264 r  topview_inst_r/topview_trans_inst0/i___12_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    55.264    topview_inst_r/topview_trans_inst0/i___12_i_10__1_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.381 r  topview_inst_r/topview_trans_inst0/i___12_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    55.381    topview_inst_r/topview_trans_inst0/i___12_i_5__1_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.498 r  topview_inst_r/topview_trans_inst0/i___12_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    55.498    topview_inst_r/topview_trans_inst0/i___12_i_2__1_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.655 r  topview_inst_r/topview_trans_inst0/i___12_i_1__1/CO[1]
                         net (fo=54, routed)          1.108    56.763    topview_inst_r/topview_trans_inst0/h11[12]
    SLICE_X22Y25         LUT4 (Prop_lut4_I0_O)        0.332    57.095 r  topview_inst_r/topview_trans_inst0/i___73/O
                         net (fo=1, routed)           0.000    57.095    topview_inst_r/topview_trans_inst0/i___73_n_0
    SLICE_X22Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.628 r  topview_inst_r/topview_trans_inst0/i___8_i_35__1/CO[3]
                         net (fo=1, routed)           0.000    57.628    topview_inst_r/topview_trans_inst0/i___8_i_35__1_n_0
    SLICE_X22Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.745 r  topview_inst_r/topview_trans_inst0/i___9_i_30__1/CO[3]
                         net (fo=1, routed)           0.000    57.745    topview_inst_r/topview_trans_inst0/i___9_i_30__1_n_0
    SLICE_X22Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.862 r  topview_inst_r/topview_trans_inst0/i___10_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    57.862    topview_inst_r/topview_trans_inst0/i___10_i_25__1_n_0
    SLICE_X22Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.979 r  topview_inst_r/topview_trans_inst0/i___11_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    57.979    topview_inst_r/topview_trans_inst0/i___11_i_20__1_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.096 r  topview_inst_r/topview_trans_inst0/i___11_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    58.096    topview_inst_r/topview_trans_inst0/i___11_i_15__1_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.213 r  topview_inst_r/topview_trans_inst0/i___11_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    58.213    topview_inst_r/topview_trans_inst0/i___11_i_10__1_n_0
    SLICE_X22Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.330 r  topview_inst_r/topview_trans_inst0/i___11_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    58.330    topview_inst_r/topview_trans_inst0/i___11_i_5__1_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.447 r  topview_inst_r/topview_trans_inst0/i___11_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    58.447    topview_inst_r/topview_trans_inst0/i___11_i_2__1_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.604 r  topview_inst_r/topview_trans_inst0/i___11_i_1__1/CO[1]
                         net (fo=54, routed)          1.114    59.718    topview_inst_r/topview_trans_inst0/h11[11]
    SLICE_X24Y25         LUT4 (Prop_lut4_I0_O)        0.332    60.050 r  topview_inst_r/topview_trans_inst0/i___72/O
                         net (fo=1, routed)           0.000    60.050    topview_inst_r/topview_trans_inst0/i___72_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.600 r  topview_inst_r/topview_trans_inst0/i___7_i_35__1/CO[3]
                         net (fo=1, routed)           0.000    60.600    topview_inst_r/topview_trans_inst0/i___7_i_35__1_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.714 r  topview_inst_r/topview_trans_inst0/i___8_i_30__1/CO[3]
                         net (fo=1, routed)           0.000    60.714    topview_inst_r/topview_trans_inst0/i___8_i_30__1_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.828 r  topview_inst_r/topview_trans_inst0/i___9_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    60.828    topview_inst_r/topview_trans_inst0/i___9_i_25__1_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.942 r  topview_inst_r/topview_trans_inst0/i___10_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    60.942    topview_inst_r/topview_trans_inst0/i___10_i_20__1_n_0
    SLICE_X24Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.056 r  topview_inst_r/topview_trans_inst0/i___10_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    61.056    topview_inst_r/topview_trans_inst0/i___10_i_15__1_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.170 r  topview_inst_r/topview_trans_inst0/i___10_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    61.170    topview_inst_r/topview_trans_inst0/i___10_i_10__1_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.284 r  topview_inst_r/topview_trans_inst0/i___10_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    61.284    topview_inst_r/topview_trans_inst0/i___10_i_5__1_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.398 r  topview_inst_r/topview_trans_inst0/i___10_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    61.398    topview_inst_r/topview_trans_inst0/i___10_i_2__1_n_0
    SLICE_X24Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.555 r  topview_inst_r/topview_trans_inst0/i___10_i_1__1/CO[1]
                         net (fo=54, routed)          1.037    62.593    topview_inst_r/topview_trans_inst0/h11[10]
    SLICE_X27Y24         LUT4 (Prop_lut4_I0_O)        0.329    62.922 r  topview_inst_r/topview_trans_inst0/i___71/O
                         net (fo=1, routed)           0.000    62.922    topview_inst_r/topview_trans_inst0/i___71_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.472 r  topview_inst_r/topview_trans_inst0/i___6_i_35__1/CO[3]
                         net (fo=1, routed)           0.009    63.481    topview_inst_r/topview_trans_inst0/i___6_i_35__1_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.595 r  topview_inst_r/topview_trans_inst0/i___7_i_30__1/CO[3]
                         net (fo=1, routed)           0.000    63.595    topview_inst_r/topview_trans_inst0/i___7_i_30__1_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.709 r  topview_inst_r/topview_trans_inst0/i___8_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    63.709    topview_inst_r/topview_trans_inst0/i___8_i_25__1_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.823 r  topview_inst_r/topview_trans_inst0/i___9_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    63.823    topview_inst_r/topview_trans_inst0/i___9_i_20__1_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.937 r  topview_inst_r/topview_trans_inst0/i___9_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    63.937    topview_inst_r/topview_trans_inst0/i___9_i_15__1_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.051 r  topview_inst_r/topview_trans_inst0/i___9_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    64.051    topview_inst_r/topview_trans_inst0/i___9_i_10__1_n_0
    SLICE_X27Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.165 r  topview_inst_r/topview_trans_inst0/i___9_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    64.165    topview_inst_r/topview_trans_inst0/i___9_i_5__1_n_0
    SLICE_X27Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.279 r  topview_inst_r/topview_trans_inst0/i___9_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    64.279    topview_inst_r/topview_trans_inst0/i___9_i_2__1_n_0
    SLICE_X27Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.436 r  topview_inst_r/topview_trans_inst0/i___9_i_1__1/CO[1]
                         net (fo=54, routed)          1.131    65.567    topview_inst_r/topview_trans_inst0/h11[9]
    SLICE_X26Y18         LUT4 (Prop_lut4_I0_O)        0.329    65.896 r  topview_inst_r/topview_trans_inst0/i___70/O
                         net (fo=1, routed)           0.000    65.896    topview_inst_r/topview_trans_inst0/i___70_n_0
    SLICE_X26Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    66.429 r  topview_inst_r/topview_trans_inst0/i___5_i_35__1/CO[3]
                         net (fo=1, routed)           0.000    66.429    topview_inst_r/topview_trans_inst0/i___5_i_35__1_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.546 r  topview_inst_r/topview_trans_inst0/i___6_i_30__1/CO[3]
                         net (fo=1, routed)           0.000    66.546    topview_inst_r/topview_trans_inst0/i___6_i_30__1_n_0
    SLICE_X26Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.663 r  topview_inst_r/topview_trans_inst0/i___7_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    66.663    topview_inst_r/topview_trans_inst0/i___7_i_25__1_n_0
    SLICE_X26Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.780 r  topview_inst_r/topview_trans_inst0/i___8_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    66.780    topview_inst_r/topview_trans_inst0/i___8_i_20__1_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.897 r  topview_inst_r/topview_trans_inst0/i___8_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    66.897    topview_inst_r/topview_trans_inst0/i___8_i_15__1_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.014 r  topview_inst_r/topview_trans_inst0/i___8_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    67.014    topview_inst_r/topview_trans_inst0/i___8_i_10__1_n_0
    SLICE_X26Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.131 r  topview_inst_r/topview_trans_inst0/i___8_i_5__1/CO[3]
                         net (fo=1, routed)           0.009    67.140    topview_inst_r/topview_trans_inst0/i___8_i_5__1_n_0
    SLICE_X26Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.257 r  topview_inst_r/topview_trans_inst0/i___8_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    67.257    topview_inst_r/topview_trans_inst0/i___8_i_2__1_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.414 r  topview_inst_r/topview_trans_inst0/i___8_i_1__1/CO[1]
                         net (fo=54, routed)          0.683    68.096    topview_inst_r/topview_trans_inst0/h11[8]
    SLICE_X26Y27         LUT4 (Prop_lut4_I0_O)        0.332    68.428 r  topview_inst_r/topview_trans_inst0/i___69/O
                         net (fo=1, routed)           0.000    68.428    topview_inst_r/topview_trans_inst0/i___69_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.961 r  topview_inst_r/topview_trans_inst0/i___4_i_35__1/CO[3]
                         net (fo=1, routed)           0.000    68.961    topview_inst_r/topview_trans_inst0/i___4_i_35__1_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.078 r  topview_inst_r/topview_trans_inst0/i___5_i_30__1/CO[3]
                         net (fo=1, routed)           0.000    69.078    topview_inst_r/topview_trans_inst0/i___5_i_30__1_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.195 r  topview_inst_r/topview_trans_inst0/i___6_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    69.195    topview_inst_r/topview_trans_inst0/i___6_i_25__1_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.312 r  topview_inst_r/topview_trans_inst0/i___7_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    69.312    topview_inst_r/topview_trans_inst0/i___7_i_20__1_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.429 r  topview_inst_r/topview_trans_inst0/i___7_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    69.429    topview_inst_r/topview_trans_inst0/i___7_i_15__1_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.546 r  topview_inst_r/topview_trans_inst0/i___7_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    69.546    topview_inst_r/topview_trans_inst0/i___7_i_10__1_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.663 r  topview_inst_r/topview_trans_inst0/i___7_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    69.663    topview_inst_r/topview_trans_inst0/i___7_i_5__1_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.780 r  topview_inst_r/topview_trans_inst0/i___7_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    69.780    topview_inst_r/topview_trans_inst0/i___7_i_2__1_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.937 r  topview_inst_r/topview_trans_inst0/i___7_i_1__1/CO[1]
                         net (fo=54, routed)          1.183    71.121    topview_inst_r/topview_trans_inst0/h11[7]
    SLICE_X25Y25         LUT4 (Prop_lut4_I0_O)        0.332    71.453 r  topview_inst_r/topview_trans_inst0/i___68/O
                         net (fo=1, routed)           0.000    71.453    topview_inst_r/topview_trans_inst0/i___68_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.003 r  topview_inst_r/topview_trans_inst0/i___3_i_35__1/CO[3]
                         net (fo=1, routed)           0.000    72.003    topview_inst_r/topview_trans_inst0/i___3_i_35__1_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.117 r  topview_inst_r/topview_trans_inst0/i___4_i_30__1/CO[3]
                         net (fo=1, routed)           0.000    72.117    topview_inst_r/topview_trans_inst0/i___4_i_30__1_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.231 r  topview_inst_r/topview_trans_inst0/i___5_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    72.231    topview_inst_r/topview_trans_inst0/i___5_i_25__1_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.345 r  topview_inst_r/topview_trans_inst0/i___6_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    72.345    topview_inst_r/topview_trans_inst0/i___6_i_20__1_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.459 r  topview_inst_r/topview_trans_inst0/i___6_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    72.459    topview_inst_r/topview_trans_inst0/i___6_i_15__1_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.573 r  topview_inst_r/topview_trans_inst0/i___6_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    72.573    topview_inst_r/topview_trans_inst0/i___6_i_10__1_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.687 r  topview_inst_r/topview_trans_inst0/i___6_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    72.687    topview_inst_r/topview_trans_inst0/i___6_i_5__1_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.801 r  topview_inst_r/topview_trans_inst0/i___6_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    72.801    topview_inst_r/topview_trans_inst0/i___6_i_2__1_n_0
    SLICE_X25Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.958 r  topview_inst_r/topview_trans_inst0/i___6_i_1__1/CO[1]
                         net (fo=54, routed)          1.103    74.060    topview_inst_r/topview_trans_inst0/h11[6]
    SLICE_X23Y30         LUT4 (Prop_lut4_I0_O)        0.329    74.389 r  topview_inst_r/topview_trans_inst0/i___67/O
                         net (fo=1, routed)           0.000    74.389    topview_inst_r/topview_trans_inst0/i___67_n_0
    SLICE_X23Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.939 r  topview_inst_r/topview_trans_inst0/i___2_i_35__1/CO[3]
                         net (fo=1, routed)           0.000    74.939    topview_inst_r/topview_trans_inst0/i___2_i_35__1_n_0
    SLICE_X23Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.053 r  topview_inst_r/topview_trans_inst0/i___3_i_30__1/CO[3]
                         net (fo=1, routed)           0.000    75.053    topview_inst_r/topview_trans_inst0/i___3_i_30__1_n_0
    SLICE_X23Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.167 r  topview_inst_r/topview_trans_inst0/i___4_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    75.167    topview_inst_r/topview_trans_inst0/i___4_i_25__1_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.281 r  topview_inst_r/topview_trans_inst0/i___5_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    75.281    topview_inst_r/topview_trans_inst0/i___5_i_20__1_n_0
    SLICE_X23Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.395 r  topview_inst_r/topview_trans_inst0/i___5_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    75.395    topview_inst_r/topview_trans_inst0/i___5_i_15__1_n_0
    SLICE_X23Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.509 r  topview_inst_r/topview_trans_inst0/i___5_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    75.509    topview_inst_r/topview_trans_inst0/i___5_i_10__1_n_0
    SLICE_X23Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.623 r  topview_inst_r/topview_trans_inst0/i___5_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    75.623    topview_inst_r/topview_trans_inst0/i___5_i_5__1_n_0
    SLICE_X23Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.737 r  topview_inst_r/topview_trans_inst0/i___5_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    75.737    topview_inst_r/topview_trans_inst0/i___5_i_2__1_n_0
    SLICE_X23Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.894 r  topview_inst_r/topview_trans_inst0/i___5_i_1__1/CO[1]
                         net (fo=54, routed)          0.941    76.835    topview_inst_r/topview_trans_inst0/h11[5]
    SLICE_X21Y33         LUT4 (Prop_lut4_I0_O)        0.329    77.164 r  topview_inst_r/topview_trans_inst0/i___66/O
                         net (fo=1, routed)           0.000    77.164    topview_inst_r/topview_trans_inst0/i___66_n_0
    SLICE_X21Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.714 r  topview_inst_r/topview_trans_inst0/i___1_i_53__1/CO[3]
                         net (fo=1, routed)           0.000    77.714    topview_inst_r/topview_trans_inst0/i___1_i_53__1_n_0
    SLICE_X21Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.828 r  topview_inst_r/topview_trans_inst0/i___2_i_30__1/CO[3]
                         net (fo=1, routed)           0.000    77.828    topview_inst_r/topview_trans_inst0/i___2_i_30__1_n_0
    SLICE_X21Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.942 r  topview_inst_r/topview_trans_inst0/i___3_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    77.942    topview_inst_r/topview_trans_inst0/i___3_i_25__1_n_0
    SLICE_X21Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.056 r  topview_inst_r/topview_trans_inst0/i___4_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    78.056    topview_inst_r/topview_trans_inst0/i___4_i_20__1_n_0
    SLICE_X21Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.170 r  topview_inst_r/topview_trans_inst0/i___4_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    78.170    topview_inst_r/topview_trans_inst0/i___4_i_15__1_n_0
    SLICE_X21Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.284 r  topview_inst_r/topview_trans_inst0/i___4_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    78.284    topview_inst_r/topview_trans_inst0/i___4_i_10__1_n_0
    SLICE_X21Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.398 r  topview_inst_r/topview_trans_inst0/i___4_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    78.398    topview_inst_r/topview_trans_inst0/i___4_i_5__1_n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.512 r  topview_inst_r/topview_trans_inst0/i___4_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    78.512    topview_inst_r/topview_trans_inst0/i___4_i_2__1_n_0
    SLICE_X21Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.669 r  topview_inst_r/topview_trans_inst0/i___4_i_1__1/CO[1]
                         net (fo=54, routed)          1.026    79.695    topview_inst_r/topview_trans_inst0/h11[4]
    SLICE_X18Y30         LUT4 (Prop_lut4_I0_O)        0.329    80.024 r  topview_inst_r/topview_trans_inst0/i___65/O
                         net (fo=1, routed)           0.000    80.024    topview_inst_r/topview_trans_inst0/i___65_n_0
    SLICE_X18Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.557 r  topview_inst_r/topview_trans_inst0/i___1_i_48__1/CO[3]
                         net (fo=1, routed)           0.000    80.557    topview_inst_r/topview_trans_inst0/i___1_i_48__1_n_0
    SLICE_X18Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.674 r  topview_inst_r/topview_trans_inst0/i___1_i_37__1/CO[3]
                         net (fo=1, routed)           0.000    80.674    topview_inst_r/topview_trans_inst0/i___1_i_37__1_n_0
    SLICE_X18Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.791 r  topview_inst_r/topview_trans_inst0/i___2_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    80.791    topview_inst_r/topview_trans_inst0/i___2_i_25__1_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.908 r  topview_inst_r/topview_trans_inst0/i___3_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    80.908    topview_inst_r/topview_trans_inst0/i___3_i_20__1_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.025 r  topview_inst_r/topview_trans_inst0/i___3_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    81.025    topview_inst_r/topview_trans_inst0/i___3_i_15__1_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.142 r  topview_inst_r/topview_trans_inst0/i___3_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    81.142    topview_inst_r/topview_trans_inst0/i___3_i_10__1_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.259 r  topview_inst_r/topview_trans_inst0/i___3_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    81.259    topview_inst_r/topview_trans_inst0/i___3_i_5__1_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.376 r  topview_inst_r/topview_trans_inst0/i___3_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    81.376    topview_inst_r/topview_trans_inst0/i___3_i_2__1_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.533 r  topview_inst_r/topview_trans_inst0/i___3_i_1__1/CO[1]
                         net (fo=54, routed)          0.940    82.473    topview_inst_r/topview_trans_inst0/h11[3]
    SLICE_X17Y33         LUT4 (Prop_lut4_I0_O)        0.332    82.805 r  topview_inst_r/topview_trans_inst0/i___64/O
                         net (fo=1, routed)           0.000    82.805    topview_inst_r/topview_trans_inst0/i___64_n_0
    SLICE_X17Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.355 r  topview_inst_r/topview_trans_inst0/i___1_i_43__1/CO[3]
                         net (fo=1, routed)           0.000    83.355    topview_inst_r/topview_trans_inst0/i___1_i_43__1_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.469 r  topview_inst_r/topview_trans_inst0/i___1_i_32__1/CO[3]
                         net (fo=1, routed)           0.000    83.469    topview_inst_r/topview_trans_inst0/i___1_i_32__1_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.583 r  topview_inst_r/topview_trans_inst0/i___1_i_26__1/CO[3]
                         net (fo=1, routed)           0.000    83.583    topview_inst_r/topview_trans_inst0/i___1_i_26__1_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.697 r  topview_inst_r/topview_trans_inst0/i___2_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    83.697    topview_inst_r/topview_trans_inst0/i___2_i_20__1_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.811 r  topview_inst_r/topview_trans_inst0/i___2_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    83.811    topview_inst_r/topview_trans_inst0/i___2_i_15__1_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.925 r  topview_inst_r/topview_trans_inst0/i___2_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    83.925    topview_inst_r/topview_trans_inst0/i___2_i_10__1_n_0
    SLICE_X17Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.039 r  topview_inst_r/topview_trans_inst0/i___2_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    84.039    topview_inst_r/topview_trans_inst0/i___2_i_5__1_n_0
    SLICE_X17Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.153 r  topview_inst_r/topview_trans_inst0/i___2_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    84.153    topview_inst_r/topview_trans_inst0/i___2_i_2__1_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.310 r  topview_inst_r/topview_trans_inst0/i___2_i_1__1/CO[1]
                         net (fo=54, routed)          0.881    85.191    topview_inst_r/topview_trans_inst0/h11[2]
    SLICE_X16Y38         LUT4 (Prop_lut4_I0_O)        0.329    85.520 r  topview_inst_r/topview_trans_inst0/i___63/O
                         net (fo=1, routed)           0.000    85.520    topview_inst_r/topview_trans_inst0/i___63_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.053 r  topview_inst_r/topview_trans_inst0/i___1_i_42__1/CO[3]
                         net (fo=1, routed)           0.000    86.053    topview_inst_r/topview_trans_inst0/i___1_i_42__1_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.170 r  topview_inst_r/topview_trans_inst0/i___1_i_31__1/CO[3]
                         net (fo=1, routed)           0.000    86.170    topview_inst_r/topview_trans_inst0/i___1_i_31__1_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.287 r  topview_inst_r/topview_trans_inst0/i___1_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    86.287    topview_inst_r/topview_trans_inst0/i___1_i_25__1_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.404 r  topview_inst_r/topview_trans_inst0/i___1_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    86.404    topview_inst_r/topview_trans_inst0/i___1_i_20__1_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.521 r  topview_inst_r/topview_trans_inst0/i___1_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    86.521    topview_inst_r/topview_trans_inst0/i___1_i_15__1_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.638 r  topview_inst_r/topview_trans_inst0/i___1_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    86.638    topview_inst_r/topview_trans_inst0/i___1_i_10__1_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.755 r  topview_inst_r/topview_trans_inst0/i___1_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    86.755    topview_inst_r/topview_trans_inst0/i___1_i_5__1_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.872 r  topview_inst_r/topview_trans_inst0/i___1_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    86.872    topview_inst_r/topview_trans_inst0/i___1_i_2__1_n_0
    SLICE_X16Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.029 r  topview_inst_r/topview_trans_inst0/i___1_i_1__1/CO[1]
                         net (fo=54, routed)          1.090    88.118    topview_inst_r/topview_trans_inst0/h11[1]
    SLICE_X15Y36         LUT3 (Prop_lut3_I0_O)        0.332    88.450 r  topview_inst_r/topview_trans_inst0/i___124_i_42__1/O
                         net (fo=1, routed)           0.000    88.450    topview_inst_r/topview_trans_inst0/i___124_i_42__1_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.000 r  topview_inst_r/topview_trans_inst0/i___124_i_34__1/CO[3]
                         net (fo=1, routed)           0.000    89.000    topview_inst_r/topview_trans_inst0/i___124_i_34__1_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.114 r  topview_inst_r/topview_trans_inst0/i___124_i_29__1/CO[3]
                         net (fo=1, routed)           0.000    89.114    topview_inst_r/topview_trans_inst0/i___124_i_29__1_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.228 r  topview_inst_r/topview_trans_inst0/i___124_i_24__1/CO[3]
                         net (fo=1, routed)           0.000    89.228    topview_inst_r/topview_trans_inst0/i___124_i_24__1_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.342 r  topview_inst_r/topview_trans_inst0/i___124_i_19__1/CO[3]
                         net (fo=1, routed)           0.000    89.342    topview_inst_r/topview_trans_inst0/i___124_i_19__1_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.456 r  topview_inst_r/topview_trans_inst0/i___124_i_14__1/CO[3]
                         net (fo=1, routed)           0.000    89.456    topview_inst_r/topview_trans_inst0/i___124_i_14__1_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.570 r  topview_inst_r/topview_trans_inst0/i___124_i_9__1/CO[3]
                         net (fo=1, routed)           0.000    89.570    topview_inst_r/topview_trans_inst0/i___124_i_9__1_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.684 r  topview_inst_r/topview_trans_inst0/i___124_i_4__1/CO[3]
                         net (fo=1, routed)           0.000    89.684    topview_inst_r/topview_trans_inst0/i___124_i_4__1_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.798 r  topview_inst_r/topview_trans_inst0/i___124_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    89.798    topview_inst_r/topview_trans_inst0/i___124_i_2__1_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    90.069 r  topview_inst_r/topview_trans_inst0/i___124_i_1__1/CO[0]
                         net (fo=1, routed)           0.751    90.820    topview_inst_r/topview_trans_inst0/h11[0]
    SLICE_X19Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.905    91.725 r  topview_inst_r/topview_trans_inst0/h1_reg[3]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    91.725    topview_inst_r/topview_trans_inst0/h1_reg[3]_i_1__1_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.839 r  topview_inst_r/topview_trans_inst0/h1_reg[7]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    91.839    topview_inst_r/topview_trans_inst0/h1_reg[7]_i_1__1_n_0
    SLICE_X19Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.953 r  topview_inst_r/topview_trans_inst0/h1_reg[11]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    91.953    topview_inst_r/topview_trans_inst0/h1_reg[11]_i_1__1_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.067 r  topview_inst_r/topview_trans_inst0/h1_reg[15]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    92.067    topview_inst_r/topview_trans_inst0/h1_reg[15]_i_1__1_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.181 r  topview_inst_r/topview_trans_inst0/h1_reg[19]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    92.181    topview_inst_r/topview_trans_inst0/h1_reg[19]_i_1__1_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.295 r  topview_inst_r/topview_trans_inst0/h1_reg[23]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    92.295    topview_inst_r/topview_trans_inst0/h1_reg[23]_i_1__1_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    92.608 r  topview_inst_r/topview_trans_inst0/h1_reg[27]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    92.608    topview_inst_r/topview_trans_inst0/p_0_in[27]
    SLICE_X19Y45         FDRE                                         r  topview_inst_r/topview_trans_inst0/h1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    83.333 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.612    84.946    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    81.520 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    83.245    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.336 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=3457, routed)        1.577    84.914    topview_inst_r/topview_trans_inst0/clk_out2
    SLICE_X19Y45         FDRE                                         r  topview_inst_r/topview_trans_inst0/h1_reg[27]/C
                         clock pessimism              0.115    85.028    
                         clock uncertainty           -0.184    84.844    
    SLICE_X19Y45         FDRE (Setup_fdre_C_D)        0.062    84.906    topview_inst_r/topview_trans_inst0/h1_reg[27]
  -------------------------------------------------------------------
                         required time                         84.906    
                         arrival time                         -92.608    
  -------------------------------------------------------------------
                         slack                                 -7.702    

Slack (VIOLATED) :        -7.628ns  (required time - arrival time)
  Source:                 topview_inst_r/topview_trans_inst0/g0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            topview_inst_r/topview_trans_inst0/h1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out2_clk_wiz_0 rise@83.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        90.786ns  (logic 56.705ns (62.460%)  route 34.081ns (37.540%))
  Logic Levels:           287  (CARRY4=254 LUT1=1 LUT2=1 LUT3=15 LUT4=16)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.580ns = ( 84.914 - 83.333 ) 
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.806     1.806    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=3457, routed)        1.745     1.748    topview_inst_r/topview_trans_inst0/clk_out2
    SLICE_X18Y16         FDRE                                         r  topview_inst_r/topview_trans_inst0/g0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y16         FDRE (Prop_fdre_C_Q)         0.518     2.266 f  topview_inst_r/topview_trans_inst0/g0_reg[3]/Q
                         net (fo=69, routed)          0.347     2.613    topview_inst_r/topview_trans_inst0/g0_reg__0[3]
    SLICE_X18Y17         LUT1 (Prop_lut1_I0_O)        0.124     2.737 r  topview_inst_r/topview_trans_inst0/i___63_i_2__1/O
                         net (fo=1, routed)           0.333     3.070    topview_inst_r/topview_trans_inst0/i___63_i_2__1_n_0
    SLICE_X19Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.650 r  topview_inst_r/topview_trans_inst0/i___63_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     3.650    topview_inst_r/topview_trans_inst0/i___63_i_1__1_n_0
    SLICE_X19Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.764 r  topview_inst_r/topview_trans_inst0/i___67_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     3.764    topview_inst_r/topview_trans_inst0/i___67_i_1__1_n_0
    SLICE_X19Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.878 r  topview_inst_r/topview_trans_inst0/i___71_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     3.878    topview_inst_r/topview_trans_inst0/i___71_i_1__1_n_0
    SLICE_X19Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.992 r  topview_inst_r/topview_trans_inst0/i___75_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     3.992    topview_inst_r/topview_trans_inst0/i___75_i_1__1_n_0
    SLICE_X19Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.220 f  topview_inst_r/topview_trans_inst0/i___79_i_1__1/CO[2]
                         net (fo=25, routed)          0.707     4.927    topview_inst_r/topview_trans_inst0/i___79_i_1__1_n_1
    SLICE_X8Y22          LUT2 (Prop_lut2_I1_O)        0.313     5.240 r  topview_inst_r/topview_trans_inst0/i___31_i_29__1/O
                         net (fo=1, routed)           0.000     5.240    topview_inst_r/topview_trans_inst0/i___31_i_29__1_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.753 r  topview_inst_r/topview_trans_inst0/i___31_i_16__1/CO[3]
                         net (fo=1, routed)           0.000     5.753    topview_inst_r/topview_trans_inst0/i___31_i_16__1_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.870 r  topview_inst_r/topview_trans_inst0/i___31_i_7__1/CO[3]
                         net (fo=1, routed)           0.000     5.870    topview_inst_r/topview_trans_inst0/i___31_i_7__1_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.987 r  topview_inst_r/topview_trans_inst0/i___31_i_2__1/CO[3]
                         net (fo=1, routed)           0.009     5.996    topview_inst_r/topview_trans_inst0/i___31_i_2__1_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.225 r  topview_inst_r/topview_trans_inst0/i___31_i_1__1/CO[2]
                         net (fo=18, routed)          0.812     7.037    topview_inst_r/topview_trans_inst0/h11[31]
    SLICE_X6Y25          LUT3 (Prop_lut3_I0_O)        0.310     7.347 r  topview_inst_r/topview_trans_inst0/i___100/O
                         net (fo=1, routed)           0.000     7.347    topview_inst_r/topview_trans_inst0/i___100_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.880 r  topview_inst_r/topview_trans_inst0/i___27_i_34__1/CO[3]
                         net (fo=1, routed)           0.000     7.880    topview_inst_r/topview_trans_inst0/i___27_i_34__1_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.997 r  topview_inst_r/topview_trans_inst0/i___28_i_10__1/CO[3]
                         net (fo=1, routed)           0.000     7.997    topview_inst_r/topview_trans_inst0/i___28_i_10__1_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.114 r  topview_inst_r/topview_trans_inst0/i___29_i_4__1/CO[3]
                         net (fo=1, routed)           0.000     8.114    topview_inst_r/topview_trans_inst0/i___29_i_4__1_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.231 r  topview_inst_r/topview_trans_inst0/i___30_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     8.231    topview_inst_r/topview_trans_inst0/i___30_i_2__1_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.485 r  topview_inst_r/topview_trans_inst0/i___30_i_1__1/CO[0]
                         net (fo=20, routed)          1.022     9.507    topview_inst_r/topview_trans_inst0/h11[30]
    SLICE_X10Y27         LUT3 (Prop_lut3_I0_O)        0.367     9.874 r  topview_inst_r/topview_trans_inst0/i___101/O
                         net (fo=1, routed)           0.000     9.874    topview_inst_r/topview_trans_inst0/i___101_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.407 r  topview_inst_r/topview_trans_inst0/i___27_i_29__1/CO[3]
                         net (fo=1, routed)           0.000    10.407    topview_inst_r/topview_trans_inst0/i___27_i_29__1_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.524 r  topview_inst_r/topview_trans_inst0/i___27_i_18__1/CO[3]
                         net (fo=1, routed)           0.000    10.524    topview_inst_r/topview_trans_inst0/i___27_i_18__1_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.641 r  topview_inst_r/topview_trans_inst0/i___28_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    10.641    topview_inst_r/topview_trans_inst0/i___28_i_5__1_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.758 r  topview_inst_r/topview_trans_inst0/i___29_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.758    topview_inst_r/topview_trans_inst0/i___29_i_2__1_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.915 r  topview_inst_r/topview_trans_inst0/i___29_i_1__1/CO[1]
                         net (fo=22, routed)          0.884    11.798    topview_inst_r/topview_trans_inst0/h11[29]
    SLICE_X8Y26          LUT3 (Prop_lut3_I0_O)        0.332    12.130 r  topview_inst_r/topview_trans_inst0/i___102/O
                         net (fo=1, routed)           0.000    12.130    topview_inst_r/topview_trans_inst0/i___102_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.663 r  topview_inst_r/topview_trans_inst0/i___27_i_24__1/CO[3]
                         net (fo=1, routed)           0.000    12.663    topview_inst_r/topview_trans_inst0/i___27_i_24__1_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.780 r  topview_inst_r/topview_trans_inst0/i___27_i_13__1/CO[3]
                         net (fo=1, routed)           0.000    12.780    topview_inst_r/topview_trans_inst0/i___27_i_13__1_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.897 r  topview_inst_r/topview_trans_inst0/i___27_i_7__1/CO[3]
                         net (fo=1, routed)           0.000    12.897    topview_inst_r/topview_trans_inst0/i___27_i_7__1_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.014 r  topview_inst_r/topview_trans_inst0/i___28_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    13.014    topview_inst_r/topview_trans_inst0/i___28_i_2__1_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.243 r  topview_inst_r/topview_trans_inst0/i___28_i_1__1/CO[2]
                         net (fo=24, routed)          1.065    14.309    topview_inst_r/topview_trans_inst0/h11[28]
    SLICE_X11Y20         LUT3 (Prop_lut3_I0_O)        0.310    14.619 r  topview_inst_r/topview_trans_inst0/i___103/O
                         net (fo=1, routed)           0.000    14.619    topview_inst_r/topview_trans_inst0/i___103_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.169 r  topview_inst_r/topview_trans_inst0/i___27_i_23__1/CO[3]
                         net (fo=1, routed)           0.000    15.169    topview_inst_r/topview_trans_inst0/i___27_i_23__1_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.283 r  topview_inst_r/topview_trans_inst0/i___27_i_12__1/CO[3]
                         net (fo=1, routed)           0.000    15.283    topview_inst_r/topview_trans_inst0/i___27_i_12__1_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.397 r  topview_inst_r/topview_trans_inst0/i___27_i_6__1/CO[3]
                         net (fo=1, routed)           0.000    15.397    topview_inst_r/topview_trans_inst0/i___27_i_6__1_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.511 r  topview_inst_r/topview_trans_inst0/i___27_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    15.511    topview_inst_r/topview_trans_inst0/i___27_i_2__1_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.625 r  topview_inst_r/topview_trans_inst0/i___27_i_1__1/CO[3]
                         net (fo=26, routed)          1.182    16.807    topview_inst_r/topview_trans_inst0/h11[27]
    SLICE_X10Y21         LUT3 (Prop_lut3_I0_O)        0.124    16.931 r  topview_inst_r/topview_trans_inst0/i___104/O
                         net (fo=1, routed)           0.000    16.931    topview_inst_r/topview_trans_inst0/i___104_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.464 r  topview_inst_r/topview_trans_inst0/i___23_i_39__1/CO[3]
                         net (fo=1, routed)           0.000    17.464    topview_inst_r/topview_trans_inst0/i___23_i_39__1_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.581 r  topview_inst_r/topview_trans_inst0/i___24_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    17.581    topview_inst_r/topview_trans_inst0/i___24_i_15__1_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.698 r  topview_inst_r/topview_trans_inst0/i___25_i_9__1/CO[3]
                         net (fo=1, routed)           0.000    17.698    topview_inst_r/topview_trans_inst0/i___25_i_9__1_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.815 r  topview_inst_r/topview_trans_inst0/i___26_i_3__1/CO[3]
                         net (fo=1, routed)           0.009    17.824    topview_inst_r/topview_trans_inst0/i___26_i_3__1_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.941 r  topview_inst_r/topview_trans_inst0/i___26_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    17.941    topview_inst_r/topview_trans_inst0/i___26_i_2__1_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.195 r  topview_inst_r/topview_trans_inst0/i___26_i_1__1/CO[0]
                         net (fo=28, routed)          0.965    19.160    topview_inst_r/topview_trans_inst0/h11[26]
    SLICE_X9Y23          LUT3 (Prop_lut3_I0_O)        0.367    19.527 r  topview_inst_r/topview_trans_inst0/i___105/O
                         net (fo=1, routed)           0.000    19.527    topview_inst_r/topview_trans_inst0/i___105_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.077 r  topview_inst_r/topview_trans_inst0/i___23_i_34__1/CO[3]
                         net (fo=1, routed)           0.000    20.077    topview_inst_r/topview_trans_inst0/i___23_i_34__1_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.191 r  topview_inst_r/topview_trans_inst0/i___23_i_23__1/CO[3]
                         net (fo=1, routed)           0.009    20.200    topview_inst_r/topview_trans_inst0/i___23_i_23__1_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.314 r  topview_inst_r/topview_trans_inst0/i___24_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    20.314    topview_inst_r/topview_trans_inst0/i___24_i_10__1_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.428 r  topview_inst_r/topview_trans_inst0/i___25_i_4__1/CO[3]
                         net (fo=1, routed)           0.000    20.428    topview_inst_r/topview_trans_inst0/i___25_i_4__1_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.542 r  topview_inst_r/topview_trans_inst0/i___25_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    20.542    topview_inst_r/topview_trans_inst0/i___25_i_2__1_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.699 r  topview_inst_r/topview_trans_inst0/i___25_i_1__1/CO[1]
                         net (fo=30, routed)          0.666    21.364    topview_inst_r/topview_trans_inst0/h11[25]
    SLICE_X9Y29          LUT3 (Prop_lut3_I0_O)        0.329    21.693 r  topview_inst_r/topview_trans_inst0/i___106/O
                         net (fo=1, routed)           0.000    21.693    topview_inst_r/topview_trans_inst0/i___106_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.243 r  topview_inst_r/topview_trans_inst0/i___23_i_29__1/CO[3]
                         net (fo=1, routed)           0.000    22.243    topview_inst_r/topview_trans_inst0/i___23_i_29__1_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.357 r  topview_inst_r/topview_trans_inst0/i___23_i_18__1/CO[3]
                         net (fo=1, routed)           0.000    22.357    topview_inst_r/topview_trans_inst0/i___23_i_18__1_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.471 r  topview_inst_r/topview_trans_inst0/i___23_i_12__1/CO[3]
                         net (fo=1, routed)           0.000    22.471    topview_inst_r/topview_trans_inst0/i___23_i_12__1_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.585 r  topview_inst_r/topview_trans_inst0/i___24_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    22.585    topview_inst_r/topview_trans_inst0/i___24_i_5__1_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.699 r  topview_inst_r/topview_trans_inst0/i___24_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    22.699    topview_inst_r/topview_trans_inst0/i___24_i_2__1_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    22.927 r  topview_inst_r/topview_trans_inst0/i___24_i_1__1/CO[2]
                         net (fo=32, routed)          0.893    23.820    topview_inst_r/topview_trans_inst0/h11[24]
    SLICE_X11Y26         LUT3 (Prop_lut3_I0_O)        0.313    24.133 r  topview_inst_r/topview_trans_inst0/i___107/O
                         net (fo=1, routed)           0.000    24.133    topview_inst_r/topview_trans_inst0/i___107_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.683 r  topview_inst_r/topview_trans_inst0/i___23_i_28__1/CO[3]
                         net (fo=1, routed)           0.000    24.683    topview_inst_r/topview_trans_inst0/i___23_i_28__1_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.797 r  topview_inst_r/topview_trans_inst0/i___23_i_17__1/CO[3]
                         net (fo=1, routed)           0.000    24.797    topview_inst_r/topview_trans_inst0/i___23_i_17__1_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.911 r  topview_inst_r/topview_trans_inst0/i___23_i_11__1/CO[3]
                         net (fo=1, routed)           0.000    24.911    topview_inst_r/topview_trans_inst0/i___23_i_11__1_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.025 r  topview_inst_r/topview_trans_inst0/i___23_i_6__1/CO[3]
                         net (fo=1, routed)           0.000    25.025    topview_inst_r/topview_trans_inst0/i___23_i_6__1_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.139 r  topview_inst_r/topview_trans_inst0/i___23_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    25.139    topview_inst_r/topview_trans_inst0/i___23_i_2__1_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.253 r  topview_inst_r/topview_trans_inst0/i___23_i_1__1/CO[3]
                         net (fo=34, routed)          1.227    26.480    topview_inst_r/topview_trans_inst0/h11[23]
    SLICE_X12Y25         LUT3 (Prop_lut3_I0_O)        0.124    26.604 r  topview_inst_r/topview_trans_inst0/i___108/O
                         net (fo=1, routed)           0.000    26.604    topview_inst_r/topview_trans_inst0/i___108_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.137 r  topview_inst_r/topview_trans_inst0/i___19_i_44__1/CO[3]
                         net (fo=1, routed)           0.000    27.137    topview_inst_r/topview_trans_inst0/i___19_i_44__1_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.254 r  topview_inst_r/topview_trans_inst0/i___20_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    27.254    topview_inst_r/topview_trans_inst0/i___20_i_20__1_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.371 r  topview_inst_r/topview_trans_inst0/i___21_i_14__1/CO[3]
                         net (fo=1, routed)           0.000    27.371    topview_inst_r/topview_trans_inst0/i___21_i_14__1_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.488 r  topview_inst_r/topview_trans_inst0/i___22_i_8__1/CO[3]
                         net (fo=1, routed)           0.000    27.488    topview_inst_r/topview_trans_inst0/i___22_i_8__1_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.605 r  topview_inst_r/topview_trans_inst0/i___22_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    27.605    topview_inst_r/topview_trans_inst0/i___22_i_3__1_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.722 r  topview_inst_r/topview_trans_inst0/i___22_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    27.722    topview_inst_r/topview_trans_inst0/i___22_i_2__1_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    27.976 r  topview_inst_r/topview_trans_inst0/i___22_i_1__1/CO[0]
                         net (fo=36, routed)          0.900    28.877    topview_inst_r/topview_trans_inst0/h11[22]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.367    29.244 r  topview_inst_r/topview_trans_inst0/i___109/O
                         net (fo=1, routed)           0.000    29.244    topview_inst_r/topview_trans_inst0/i___109_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.794 r  topview_inst_r/topview_trans_inst0/i___19_i_39__1/CO[3]
                         net (fo=1, routed)           0.000    29.794    topview_inst_r/topview_trans_inst0/i___19_i_39__1_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.908 r  topview_inst_r/topview_trans_inst0/i___19_i_28__1/CO[3]
                         net (fo=1, routed)           0.000    29.908    topview_inst_r/topview_trans_inst0/i___19_i_28__1_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.022 r  topview_inst_r/topview_trans_inst0/i___20_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    30.022    topview_inst_r/topview_trans_inst0/i___20_i_15__1_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.136 r  topview_inst_r/topview_trans_inst0/i___21_i_9__1/CO[3]
                         net (fo=1, routed)           0.000    30.136    topview_inst_r/topview_trans_inst0/i___21_i_9__1_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.250 r  topview_inst_r/topview_trans_inst0/i___21_i_4__1/CO[3]
                         net (fo=1, routed)           0.000    30.250    topview_inst_r/topview_trans_inst0/i___21_i_4__1_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.364 r  topview_inst_r/topview_trans_inst0/i___21_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    30.364    topview_inst_r/topview_trans_inst0/i___21_i_2__1_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.521 r  topview_inst_r/topview_trans_inst0/i___21_i_1__1/CO[1]
                         net (fo=38, routed)          1.049    31.570    topview_inst_r/topview_trans_inst0/h11[21]
    SLICE_X14Y24         LUT3 (Prop_lut3_I0_O)        0.329    31.899 r  topview_inst_r/topview_trans_inst0/i___110/O
                         net (fo=1, routed)           0.000    31.899    topview_inst_r/topview_trans_inst0/i___110_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.432 r  topview_inst_r/topview_trans_inst0/i___19_i_34__1/CO[3]
                         net (fo=1, routed)           0.009    32.441    topview_inst_r/topview_trans_inst0/i___19_i_34__1_n_0
    SLICE_X14Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.558 r  topview_inst_r/topview_trans_inst0/i___19_i_23__1/CO[3]
                         net (fo=1, routed)           0.000    32.558    topview_inst_r/topview_trans_inst0/i___19_i_23__1_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.675 r  topview_inst_r/topview_trans_inst0/i___19_i_17__1/CO[3]
                         net (fo=1, routed)           0.000    32.675    topview_inst_r/topview_trans_inst0/i___19_i_17__1_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.792 r  topview_inst_r/topview_trans_inst0/i___20_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    32.792    topview_inst_r/topview_trans_inst0/i___20_i_10__1_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.909 r  topview_inst_r/topview_trans_inst0/i___20_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    32.909    topview_inst_r/topview_trans_inst0/i___20_i_5__1_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.026 r  topview_inst_r/topview_trans_inst0/i___20_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    33.026    topview_inst_r/topview_trans_inst0/i___20_i_2__1_n_0
    SLICE_X14Y30         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    33.255 r  topview_inst_r/topview_trans_inst0/i___20_i_1__1/CO[2]
                         net (fo=40, routed)          1.070    34.325    topview_inst_r/topview_trans_inst0/h11[20]
    SLICE_X13Y20         LUT3 (Prop_lut3_I0_O)        0.310    34.635 r  topview_inst_r/topview_trans_inst0/i___111/O
                         net (fo=1, routed)           0.000    34.635    topview_inst_r/topview_trans_inst0/i___111_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.185 r  topview_inst_r/topview_trans_inst0/i___19_i_33__1/CO[3]
                         net (fo=1, routed)           0.000    35.185    topview_inst_r/topview_trans_inst0/i___19_i_33__1_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.299 r  topview_inst_r/topview_trans_inst0/i___19_i_22__1/CO[3]
                         net (fo=1, routed)           0.000    35.299    topview_inst_r/topview_trans_inst0/i___19_i_22__1_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.413 r  topview_inst_r/topview_trans_inst0/i___19_i_16__1/CO[3]
                         net (fo=1, routed)           0.000    35.413    topview_inst_r/topview_trans_inst0/i___19_i_16__1_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.527 r  topview_inst_r/topview_trans_inst0/i___19_i_11__1/CO[3]
                         net (fo=1, routed)           0.000    35.527    topview_inst_r/topview_trans_inst0/i___19_i_11__1_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.641 r  topview_inst_r/topview_trans_inst0/i___19_i_6__1/CO[3]
                         net (fo=1, routed)           0.009    35.650    topview_inst_r/topview_trans_inst0/i___19_i_6__1_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.764 r  topview_inst_r/topview_trans_inst0/i___19_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    35.764    topview_inst_r/topview_trans_inst0/i___19_i_2__1_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.878 r  topview_inst_r/topview_trans_inst0/i___19_i_1__1/CO[3]
                         net (fo=42, routed)          1.168    37.046    topview_inst_r/topview_trans_inst0/h11[19]
    SLICE_X15Y22         LUT3 (Prop_lut3_I0_O)        0.124    37.170 r  topview_inst_r/topview_trans_inst0/i___15_i_64__1/O
                         net (fo=1, routed)           0.000    37.170    topview_inst_r/topview_trans_inst0/i___15_i_64__1_n_0
    SLICE_X15Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.571 r  topview_inst_r/topview_trans_inst0/i___15_i_49__1/CO[3]
                         net (fo=1, routed)           0.000    37.571    topview_inst_r/topview_trans_inst0/i___15_i_49__1_n_0
    SLICE_X15Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.685 r  topview_inst_r/topview_trans_inst0/i___16_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    37.685    topview_inst_r/topview_trans_inst0/i___16_i_25__1_n_0
    SLICE_X15Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.799 r  topview_inst_r/topview_trans_inst0/i___17_i_19__1/CO[3]
                         net (fo=1, routed)           0.009    37.808    topview_inst_r/topview_trans_inst0/i___17_i_19__1_n_0
    SLICE_X15Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.922 r  topview_inst_r/topview_trans_inst0/i___18_i_13__1/CO[3]
                         net (fo=1, routed)           0.000    37.922    topview_inst_r/topview_trans_inst0/i___18_i_13__1_n_0
    SLICE_X15Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.036 r  topview_inst_r/topview_trans_inst0/i___18_i_8__1/CO[3]
                         net (fo=1, routed)           0.000    38.036    topview_inst_r/topview_trans_inst0/i___18_i_8__1_n_0
    SLICE_X15Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.150 r  topview_inst_r/topview_trans_inst0/i___18_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    38.150    topview_inst_r/topview_trans_inst0/i___18_i_3__1_n_0
    SLICE_X15Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.264 r  topview_inst_r/topview_trans_inst0/i___18_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    38.264    topview_inst_r/topview_trans_inst0/i___18_i_2__1_n_0
    SLICE_X15Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.535 r  topview_inst_r/topview_trans_inst0/i___18_i_1__1/CO[0]
                         net (fo=44, routed)          0.919    39.453    topview_inst_r/topview_trans_inst0/h11[18]
    SLICE_X16Y25         LUT4 (Prop_lut4_I0_O)        0.373    39.826 r  topview_inst_r/topview_trans_inst0/i___79/O
                         net (fo=1, routed)           0.000    39.826    topview_inst_r/topview_trans_inst0/i___79_n_0
    SLICE_X16Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.359 r  topview_inst_r/topview_trans_inst0/i___15_i_44__1/CO[3]
                         net (fo=1, routed)           0.000    40.359    topview_inst_r/topview_trans_inst0/i___15_i_44__1_n_0
    SLICE_X16Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.476 r  topview_inst_r/topview_trans_inst0/i___15_i_33__1/CO[3]
                         net (fo=1, routed)           0.000    40.476    topview_inst_r/topview_trans_inst0/i___15_i_33__1_n_0
    SLICE_X16Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.593 r  topview_inst_r/topview_trans_inst0/i___16_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    40.593    topview_inst_r/topview_trans_inst0/i___16_i_20__1_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.710 r  topview_inst_r/topview_trans_inst0/i___17_i_14__1/CO[3]
                         net (fo=1, routed)           0.000    40.710    topview_inst_r/topview_trans_inst0/i___17_i_14__1_n_0
    SLICE_X16Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.827 r  topview_inst_r/topview_trans_inst0/i___17_i_9__1/CO[3]
                         net (fo=1, routed)           0.000    40.827    topview_inst_r/topview_trans_inst0/i___17_i_9__1_n_0
    SLICE_X16Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.944 r  topview_inst_r/topview_trans_inst0/i___17_i_4__1/CO[3]
                         net (fo=1, routed)           0.000    40.944    topview_inst_r/topview_trans_inst0/i___17_i_4__1_n_0
    SLICE_X16Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.061 r  topview_inst_r/topview_trans_inst0/i___17_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    41.061    topview_inst_r/topview_trans_inst0/i___17_i_2__1_n_0
    SLICE_X16Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.218 r  topview_inst_r/topview_trans_inst0/i___17_i_1__1/CO[1]
                         net (fo=46, routed)          1.334    42.552    topview_inst_r/topview_trans_inst0/h11[17]
    SLICE_X16Y17         LUT4 (Prop_lut4_I0_O)        0.332    42.884 r  topview_inst_r/topview_trans_inst0/i___78/O
                         net (fo=1, routed)           0.000    42.884    topview_inst_r/topview_trans_inst0/i___78_n_0
    SLICE_X16Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.417 r  topview_inst_r/topview_trans_inst0/i___15_i_39__1/CO[3]
                         net (fo=1, routed)           0.000    43.417    topview_inst_r/topview_trans_inst0/i___15_i_39__1_n_0
    SLICE_X16Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.534 r  topview_inst_r/topview_trans_inst0/i___15_i_28__1/CO[3]
                         net (fo=1, routed)           0.000    43.534    topview_inst_r/topview_trans_inst0/i___15_i_28__1_n_0
    SLICE_X16Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.651 r  topview_inst_r/topview_trans_inst0/i___15_i_22__1/CO[3]
                         net (fo=1, routed)           0.000    43.651    topview_inst_r/topview_trans_inst0/i___15_i_22__1_n_0
    SLICE_X16Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.768 r  topview_inst_r/topview_trans_inst0/i___16_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    43.768    topview_inst_r/topview_trans_inst0/i___16_i_15__1_n_0
    SLICE_X16Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.885 r  topview_inst_r/topview_trans_inst0/i___16_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    43.885    topview_inst_r/topview_trans_inst0/i___16_i_10__1_n_0
    SLICE_X16Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.002 r  topview_inst_r/topview_trans_inst0/i___16_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    44.002    topview_inst_r/topview_trans_inst0/i___16_i_5__1_n_0
    SLICE_X16Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.119 r  topview_inst_r/topview_trans_inst0/i___16_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    44.119    topview_inst_r/topview_trans_inst0/i___16_i_2__1_n_0
    SLICE_X16Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    44.348 r  topview_inst_r/topview_trans_inst0/i___16_i_1__1/CO[2]
                         net (fo=48, routed)          1.000    45.348    topview_inst_r/topview_trans_inst0/h11[16]
    SLICE_X17Y22         LUT4 (Prop_lut4_I0_O)        0.310    45.658 r  topview_inst_r/topview_trans_inst0/i___15_i_42__1/O
                         net (fo=1, routed)           0.000    45.658    topview_inst_r/topview_trans_inst0/i___15_i_42__1_n_0
    SLICE_X17Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.208 r  topview_inst_r/topview_trans_inst0/i___15_i_27__1/CO[3]
                         net (fo=1, routed)           0.000    46.208    topview_inst_r/topview_trans_inst0/i___15_i_27__1_n_0
    SLICE_X17Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.322 r  topview_inst_r/topview_trans_inst0/i___15_i_21__1/CO[3]
                         net (fo=1, routed)           0.000    46.322    topview_inst_r/topview_trans_inst0/i___15_i_21__1_n_0
    SLICE_X17Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.436 r  topview_inst_r/topview_trans_inst0/i___15_i_16__1/CO[3]
                         net (fo=1, routed)           0.009    46.445    topview_inst_r/topview_trans_inst0/i___15_i_16__1_n_0
    SLICE_X17Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.559 r  topview_inst_r/topview_trans_inst0/i___15_i_11__1/CO[3]
                         net (fo=1, routed)           0.000    46.559    topview_inst_r/topview_trans_inst0/i___15_i_11__1_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.673 r  topview_inst_r/topview_trans_inst0/i___15_i_6__1/CO[3]
                         net (fo=1, routed)           0.000    46.673    topview_inst_r/topview_trans_inst0/i___15_i_6__1_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.787 r  topview_inst_r/topview_trans_inst0/i___15_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    46.787    topview_inst_r/topview_trans_inst0/i___15_i_2__1_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.901 r  topview_inst_r/topview_trans_inst0/i___15_i_1__1/CO[3]
                         net (fo=50, routed)          1.518    48.420    topview_inst_r/topview_trans_inst0/h11[15]
    SLICE_X18Y21         LUT3 (Prop_lut3_I0_O)        0.124    48.544 r  topview_inst_r/topview_trans_inst0/i___11_i_41__1/O
                         net (fo=1, routed)           0.000    48.544    topview_inst_r/topview_trans_inst0/i___11_i_41__1_n_0
    SLICE_X18Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    48.920 r  topview_inst_r/topview_trans_inst0/i___11_i_35__1/CO[3]
                         net (fo=1, routed)           0.000    48.920    topview_inst_r/topview_trans_inst0/i___11_i_35__1_n_0
    SLICE_X18Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.037 r  topview_inst_r/topview_trans_inst0/i___12_i_30__1/CO[3]
                         net (fo=1, routed)           0.000    49.037    topview_inst_r/topview_trans_inst0/i___12_i_30__1_n_0
    SLICE_X18Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.154 r  topview_inst_r/topview_trans_inst0/i___13_i_24__1/CO[3]
                         net (fo=1, routed)           0.000    49.154    topview_inst_r/topview_trans_inst0/i___13_i_24__1_n_0
    SLICE_X18Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.271 r  topview_inst_r/topview_trans_inst0/i___14_i_18__1/CO[3]
                         net (fo=1, routed)           0.009    49.280    topview_inst_r/topview_trans_inst0/i___14_i_18__1_n_0
    SLICE_X18Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.397 r  topview_inst_r/topview_trans_inst0/i___14_i_13__1/CO[3]
                         net (fo=1, routed)           0.000    49.397    topview_inst_r/topview_trans_inst0/i___14_i_13__1_n_0
    SLICE_X18Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.514 r  topview_inst_r/topview_trans_inst0/i___14_i_8__1/CO[3]
                         net (fo=1, routed)           0.000    49.514    topview_inst_r/topview_trans_inst0/i___14_i_8__1_n_0
    SLICE_X18Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.631 r  topview_inst_r/topview_trans_inst0/i___14_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    49.631    topview_inst_r/topview_trans_inst0/i___14_i_3__1_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.748 r  topview_inst_r/topview_trans_inst0/i___14_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    49.748    topview_inst_r/topview_trans_inst0/i___14_i_2__1_n_0
    SLICE_X18Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    50.002 r  topview_inst_r/topview_trans_inst0/i___14_i_1__1/CO[0]
                         net (fo=52, routed)          0.776    50.777    topview_inst_r/topview_trans_inst0/h11[14]
    SLICE_X19Y29         LUT4 (Prop_lut4_I0_O)        0.367    51.144 r  topview_inst_r/topview_trans_inst0/i___75/O
                         net (fo=1, routed)           0.000    51.144    topview_inst_r/topview_trans_inst0/i___75_n_0
    SLICE_X19Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.694 r  topview_inst_r/topview_trans_inst0/i___10_i_35__1/CO[3]
                         net (fo=1, routed)           0.000    51.694    topview_inst_r/topview_trans_inst0/i___10_i_35__1_n_0
    SLICE_X19Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.808 r  topview_inst_r/topview_trans_inst0/i___11_i_30__1/CO[3]
                         net (fo=1, routed)           0.000    51.808    topview_inst_r/topview_trans_inst0/i___11_i_30__1_n_0
    SLICE_X19Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.922 r  topview_inst_r/topview_trans_inst0/i___12_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    51.922    topview_inst_r/topview_trans_inst0/i___12_i_25__1_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.036 r  topview_inst_r/topview_trans_inst0/i___13_i_19__1/CO[3]
                         net (fo=1, routed)           0.000    52.036    topview_inst_r/topview_trans_inst0/i___13_i_19__1_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.150 r  topview_inst_r/topview_trans_inst0/i___13_i_14__1/CO[3]
                         net (fo=1, routed)           0.000    52.150    topview_inst_r/topview_trans_inst0/i___13_i_14__1_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.264 r  topview_inst_r/topview_trans_inst0/i___13_i_9__1/CO[3]
                         net (fo=1, routed)           0.000    52.264    topview_inst_r/topview_trans_inst0/i___13_i_9__1_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.378 r  topview_inst_r/topview_trans_inst0/i___13_i_4__1/CO[3]
                         net (fo=1, routed)           0.000    52.378    topview_inst_r/topview_trans_inst0/i___13_i_4__1_n_0
    SLICE_X19Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.492 r  topview_inst_r/topview_trans_inst0/i___13_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    52.492    topview_inst_r/topview_trans_inst0/i___13_i_2__1_n_0
    SLICE_X19Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.649 r  topview_inst_r/topview_trans_inst0/i___13_i_1__1/CO[1]
                         net (fo=54, routed)          1.168    53.817    topview_inst_r/topview_trans_inst0/h11[13]
    SLICE_X20Y26         LUT4 (Prop_lut4_I0_O)        0.329    54.146 r  topview_inst_r/topview_trans_inst0/i___74/O
                         net (fo=1, routed)           0.000    54.146    topview_inst_r/topview_trans_inst0/i___74_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.679 r  topview_inst_r/topview_trans_inst0/i___9_i_35__1/CO[3]
                         net (fo=1, routed)           0.000    54.679    topview_inst_r/topview_trans_inst0/i___9_i_35__1_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.796 r  topview_inst_r/topview_trans_inst0/i___10_i_30__1/CO[3]
                         net (fo=1, routed)           0.000    54.796    topview_inst_r/topview_trans_inst0/i___10_i_30__1_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.913 r  topview_inst_r/topview_trans_inst0/i___11_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    54.913    topview_inst_r/topview_trans_inst0/i___11_i_25__1_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.030 r  topview_inst_r/topview_trans_inst0/i___12_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    55.030    topview_inst_r/topview_trans_inst0/i___12_i_20__1_n_0
    SLICE_X20Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.147 r  topview_inst_r/topview_trans_inst0/i___12_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    55.147    topview_inst_r/topview_trans_inst0/i___12_i_15__1_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.264 r  topview_inst_r/topview_trans_inst0/i___12_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    55.264    topview_inst_r/topview_trans_inst0/i___12_i_10__1_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.381 r  topview_inst_r/topview_trans_inst0/i___12_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    55.381    topview_inst_r/topview_trans_inst0/i___12_i_5__1_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.498 r  topview_inst_r/topview_trans_inst0/i___12_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    55.498    topview_inst_r/topview_trans_inst0/i___12_i_2__1_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.655 r  topview_inst_r/topview_trans_inst0/i___12_i_1__1/CO[1]
                         net (fo=54, routed)          1.108    56.763    topview_inst_r/topview_trans_inst0/h11[12]
    SLICE_X22Y25         LUT4 (Prop_lut4_I0_O)        0.332    57.095 r  topview_inst_r/topview_trans_inst0/i___73/O
                         net (fo=1, routed)           0.000    57.095    topview_inst_r/topview_trans_inst0/i___73_n_0
    SLICE_X22Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.628 r  topview_inst_r/topview_trans_inst0/i___8_i_35__1/CO[3]
                         net (fo=1, routed)           0.000    57.628    topview_inst_r/topview_trans_inst0/i___8_i_35__1_n_0
    SLICE_X22Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.745 r  topview_inst_r/topview_trans_inst0/i___9_i_30__1/CO[3]
                         net (fo=1, routed)           0.000    57.745    topview_inst_r/topview_trans_inst0/i___9_i_30__1_n_0
    SLICE_X22Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.862 r  topview_inst_r/topview_trans_inst0/i___10_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    57.862    topview_inst_r/topview_trans_inst0/i___10_i_25__1_n_0
    SLICE_X22Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.979 r  topview_inst_r/topview_trans_inst0/i___11_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    57.979    topview_inst_r/topview_trans_inst0/i___11_i_20__1_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.096 r  topview_inst_r/topview_trans_inst0/i___11_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    58.096    topview_inst_r/topview_trans_inst0/i___11_i_15__1_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.213 r  topview_inst_r/topview_trans_inst0/i___11_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    58.213    topview_inst_r/topview_trans_inst0/i___11_i_10__1_n_0
    SLICE_X22Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.330 r  topview_inst_r/topview_trans_inst0/i___11_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    58.330    topview_inst_r/topview_trans_inst0/i___11_i_5__1_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.447 r  topview_inst_r/topview_trans_inst0/i___11_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    58.447    topview_inst_r/topview_trans_inst0/i___11_i_2__1_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.604 r  topview_inst_r/topview_trans_inst0/i___11_i_1__1/CO[1]
                         net (fo=54, routed)          1.114    59.718    topview_inst_r/topview_trans_inst0/h11[11]
    SLICE_X24Y25         LUT4 (Prop_lut4_I0_O)        0.332    60.050 r  topview_inst_r/topview_trans_inst0/i___72/O
                         net (fo=1, routed)           0.000    60.050    topview_inst_r/topview_trans_inst0/i___72_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.600 r  topview_inst_r/topview_trans_inst0/i___7_i_35__1/CO[3]
                         net (fo=1, routed)           0.000    60.600    topview_inst_r/topview_trans_inst0/i___7_i_35__1_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.714 r  topview_inst_r/topview_trans_inst0/i___8_i_30__1/CO[3]
                         net (fo=1, routed)           0.000    60.714    topview_inst_r/topview_trans_inst0/i___8_i_30__1_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.828 r  topview_inst_r/topview_trans_inst0/i___9_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    60.828    topview_inst_r/topview_trans_inst0/i___9_i_25__1_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.942 r  topview_inst_r/topview_trans_inst0/i___10_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    60.942    topview_inst_r/topview_trans_inst0/i___10_i_20__1_n_0
    SLICE_X24Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.056 r  topview_inst_r/topview_trans_inst0/i___10_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    61.056    topview_inst_r/topview_trans_inst0/i___10_i_15__1_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.170 r  topview_inst_r/topview_trans_inst0/i___10_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    61.170    topview_inst_r/topview_trans_inst0/i___10_i_10__1_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.284 r  topview_inst_r/topview_trans_inst0/i___10_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    61.284    topview_inst_r/topview_trans_inst0/i___10_i_5__1_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.398 r  topview_inst_r/topview_trans_inst0/i___10_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    61.398    topview_inst_r/topview_trans_inst0/i___10_i_2__1_n_0
    SLICE_X24Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.555 r  topview_inst_r/topview_trans_inst0/i___10_i_1__1/CO[1]
                         net (fo=54, routed)          1.037    62.593    topview_inst_r/topview_trans_inst0/h11[10]
    SLICE_X27Y24         LUT4 (Prop_lut4_I0_O)        0.329    62.922 r  topview_inst_r/topview_trans_inst0/i___71/O
                         net (fo=1, routed)           0.000    62.922    topview_inst_r/topview_trans_inst0/i___71_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.472 r  topview_inst_r/topview_trans_inst0/i___6_i_35__1/CO[3]
                         net (fo=1, routed)           0.009    63.481    topview_inst_r/topview_trans_inst0/i___6_i_35__1_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.595 r  topview_inst_r/topview_trans_inst0/i___7_i_30__1/CO[3]
                         net (fo=1, routed)           0.000    63.595    topview_inst_r/topview_trans_inst0/i___7_i_30__1_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.709 r  topview_inst_r/topview_trans_inst0/i___8_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    63.709    topview_inst_r/topview_trans_inst0/i___8_i_25__1_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.823 r  topview_inst_r/topview_trans_inst0/i___9_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    63.823    topview_inst_r/topview_trans_inst0/i___9_i_20__1_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.937 r  topview_inst_r/topview_trans_inst0/i___9_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    63.937    topview_inst_r/topview_trans_inst0/i___9_i_15__1_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.051 r  topview_inst_r/topview_trans_inst0/i___9_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    64.051    topview_inst_r/topview_trans_inst0/i___9_i_10__1_n_0
    SLICE_X27Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.165 r  topview_inst_r/topview_trans_inst0/i___9_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    64.165    topview_inst_r/topview_trans_inst0/i___9_i_5__1_n_0
    SLICE_X27Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.279 r  topview_inst_r/topview_trans_inst0/i___9_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    64.279    topview_inst_r/topview_trans_inst0/i___9_i_2__1_n_0
    SLICE_X27Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.436 r  topview_inst_r/topview_trans_inst0/i___9_i_1__1/CO[1]
                         net (fo=54, routed)          1.131    65.567    topview_inst_r/topview_trans_inst0/h11[9]
    SLICE_X26Y18         LUT4 (Prop_lut4_I0_O)        0.329    65.896 r  topview_inst_r/topview_trans_inst0/i___70/O
                         net (fo=1, routed)           0.000    65.896    topview_inst_r/topview_trans_inst0/i___70_n_0
    SLICE_X26Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    66.429 r  topview_inst_r/topview_trans_inst0/i___5_i_35__1/CO[3]
                         net (fo=1, routed)           0.000    66.429    topview_inst_r/topview_trans_inst0/i___5_i_35__1_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.546 r  topview_inst_r/topview_trans_inst0/i___6_i_30__1/CO[3]
                         net (fo=1, routed)           0.000    66.546    topview_inst_r/topview_trans_inst0/i___6_i_30__1_n_0
    SLICE_X26Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.663 r  topview_inst_r/topview_trans_inst0/i___7_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    66.663    topview_inst_r/topview_trans_inst0/i___7_i_25__1_n_0
    SLICE_X26Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.780 r  topview_inst_r/topview_trans_inst0/i___8_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    66.780    topview_inst_r/topview_trans_inst0/i___8_i_20__1_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.897 r  topview_inst_r/topview_trans_inst0/i___8_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    66.897    topview_inst_r/topview_trans_inst0/i___8_i_15__1_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.014 r  topview_inst_r/topview_trans_inst0/i___8_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    67.014    topview_inst_r/topview_trans_inst0/i___8_i_10__1_n_0
    SLICE_X26Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.131 r  topview_inst_r/topview_trans_inst0/i___8_i_5__1/CO[3]
                         net (fo=1, routed)           0.009    67.140    topview_inst_r/topview_trans_inst0/i___8_i_5__1_n_0
    SLICE_X26Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.257 r  topview_inst_r/topview_trans_inst0/i___8_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    67.257    topview_inst_r/topview_trans_inst0/i___8_i_2__1_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.414 r  topview_inst_r/topview_trans_inst0/i___8_i_1__1/CO[1]
                         net (fo=54, routed)          0.683    68.096    topview_inst_r/topview_trans_inst0/h11[8]
    SLICE_X26Y27         LUT4 (Prop_lut4_I0_O)        0.332    68.428 r  topview_inst_r/topview_trans_inst0/i___69/O
                         net (fo=1, routed)           0.000    68.428    topview_inst_r/topview_trans_inst0/i___69_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.961 r  topview_inst_r/topview_trans_inst0/i___4_i_35__1/CO[3]
                         net (fo=1, routed)           0.000    68.961    topview_inst_r/topview_trans_inst0/i___4_i_35__1_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.078 r  topview_inst_r/topview_trans_inst0/i___5_i_30__1/CO[3]
                         net (fo=1, routed)           0.000    69.078    topview_inst_r/topview_trans_inst0/i___5_i_30__1_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.195 r  topview_inst_r/topview_trans_inst0/i___6_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    69.195    topview_inst_r/topview_trans_inst0/i___6_i_25__1_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.312 r  topview_inst_r/topview_trans_inst0/i___7_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    69.312    topview_inst_r/topview_trans_inst0/i___7_i_20__1_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.429 r  topview_inst_r/topview_trans_inst0/i___7_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    69.429    topview_inst_r/topview_trans_inst0/i___7_i_15__1_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.546 r  topview_inst_r/topview_trans_inst0/i___7_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    69.546    topview_inst_r/topview_trans_inst0/i___7_i_10__1_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.663 r  topview_inst_r/topview_trans_inst0/i___7_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    69.663    topview_inst_r/topview_trans_inst0/i___7_i_5__1_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.780 r  topview_inst_r/topview_trans_inst0/i___7_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    69.780    topview_inst_r/topview_trans_inst0/i___7_i_2__1_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.937 r  topview_inst_r/topview_trans_inst0/i___7_i_1__1/CO[1]
                         net (fo=54, routed)          1.183    71.121    topview_inst_r/topview_trans_inst0/h11[7]
    SLICE_X25Y25         LUT4 (Prop_lut4_I0_O)        0.332    71.453 r  topview_inst_r/topview_trans_inst0/i___68/O
                         net (fo=1, routed)           0.000    71.453    topview_inst_r/topview_trans_inst0/i___68_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.003 r  topview_inst_r/topview_trans_inst0/i___3_i_35__1/CO[3]
                         net (fo=1, routed)           0.000    72.003    topview_inst_r/topview_trans_inst0/i___3_i_35__1_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.117 r  topview_inst_r/topview_trans_inst0/i___4_i_30__1/CO[3]
                         net (fo=1, routed)           0.000    72.117    topview_inst_r/topview_trans_inst0/i___4_i_30__1_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.231 r  topview_inst_r/topview_trans_inst0/i___5_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    72.231    topview_inst_r/topview_trans_inst0/i___5_i_25__1_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.345 r  topview_inst_r/topview_trans_inst0/i___6_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    72.345    topview_inst_r/topview_trans_inst0/i___6_i_20__1_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.459 r  topview_inst_r/topview_trans_inst0/i___6_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    72.459    topview_inst_r/topview_trans_inst0/i___6_i_15__1_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.573 r  topview_inst_r/topview_trans_inst0/i___6_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    72.573    topview_inst_r/topview_trans_inst0/i___6_i_10__1_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.687 r  topview_inst_r/topview_trans_inst0/i___6_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    72.687    topview_inst_r/topview_trans_inst0/i___6_i_5__1_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.801 r  topview_inst_r/topview_trans_inst0/i___6_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    72.801    topview_inst_r/topview_trans_inst0/i___6_i_2__1_n_0
    SLICE_X25Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.958 r  topview_inst_r/topview_trans_inst0/i___6_i_1__1/CO[1]
                         net (fo=54, routed)          1.103    74.060    topview_inst_r/topview_trans_inst0/h11[6]
    SLICE_X23Y30         LUT4 (Prop_lut4_I0_O)        0.329    74.389 r  topview_inst_r/topview_trans_inst0/i___67/O
                         net (fo=1, routed)           0.000    74.389    topview_inst_r/topview_trans_inst0/i___67_n_0
    SLICE_X23Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.939 r  topview_inst_r/topview_trans_inst0/i___2_i_35__1/CO[3]
                         net (fo=1, routed)           0.000    74.939    topview_inst_r/topview_trans_inst0/i___2_i_35__1_n_0
    SLICE_X23Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.053 r  topview_inst_r/topview_trans_inst0/i___3_i_30__1/CO[3]
                         net (fo=1, routed)           0.000    75.053    topview_inst_r/topview_trans_inst0/i___3_i_30__1_n_0
    SLICE_X23Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.167 r  topview_inst_r/topview_trans_inst0/i___4_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    75.167    topview_inst_r/topview_trans_inst0/i___4_i_25__1_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.281 r  topview_inst_r/topview_trans_inst0/i___5_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    75.281    topview_inst_r/topview_trans_inst0/i___5_i_20__1_n_0
    SLICE_X23Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.395 r  topview_inst_r/topview_trans_inst0/i___5_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    75.395    topview_inst_r/topview_trans_inst0/i___5_i_15__1_n_0
    SLICE_X23Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.509 r  topview_inst_r/topview_trans_inst0/i___5_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    75.509    topview_inst_r/topview_trans_inst0/i___5_i_10__1_n_0
    SLICE_X23Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.623 r  topview_inst_r/topview_trans_inst0/i___5_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    75.623    topview_inst_r/topview_trans_inst0/i___5_i_5__1_n_0
    SLICE_X23Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.737 r  topview_inst_r/topview_trans_inst0/i___5_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    75.737    topview_inst_r/topview_trans_inst0/i___5_i_2__1_n_0
    SLICE_X23Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.894 r  topview_inst_r/topview_trans_inst0/i___5_i_1__1/CO[1]
                         net (fo=54, routed)          0.941    76.835    topview_inst_r/topview_trans_inst0/h11[5]
    SLICE_X21Y33         LUT4 (Prop_lut4_I0_O)        0.329    77.164 r  topview_inst_r/topview_trans_inst0/i___66/O
                         net (fo=1, routed)           0.000    77.164    topview_inst_r/topview_trans_inst0/i___66_n_0
    SLICE_X21Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.714 r  topview_inst_r/topview_trans_inst0/i___1_i_53__1/CO[3]
                         net (fo=1, routed)           0.000    77.714    topview_inst_r/topview_trans_inst0/i___1_i_53__1_n_0
    SLICE_X21Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.828 r  topview_inst_r/topview_trans_inst0/i___2_i_30__1/CO[3]
                         net (fo=1, routed)           0.000    77.828    topview_inst_r/topview_trans_inst0/i___2_i_30__1_n_0
    SLICE_X21Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.942 r  topview_inst_r/topview_trans_inst0/i___3_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    77.942    topview_inst_r/topview_trans_inst0/i___3_i_25__1_n_0
    SLICE_X21Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.056 r  topview_inst_r/topview_trans_inst0/i___4_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    78.056    topview_inst_r/topview_trans_inst0/i___4_i_20__1_n_0
    SLICE_X21Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.170 r  topview_inst_r/topview_trans_inst0/i___4_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    78.170    topview_inst_r/topview_trans_inst0/i___4_i_15__1_n_0
    SLICE_X21Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.284 r  topview_inst_r/topview_trans_inst0/i___4_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    78.284    topview_inst_r/topview_trans_inst0/i___4_i_10__1_n_0
    SLICE_X21Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.398 r  topview_inst_r/topview_trans_inst0/i___4_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    78.398    topview_inst_r/topview_trans_inst0/i___4_i_5__1_n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.512 r  topview_inst_r/topview_trans_inst0/i___4_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    78.512    topview_inst_r/topview_trans_inst0/i___4_i_2__1_n_0
    SLICE_X21Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.669 r  topview_inst_r/topview_trans_inst0/i___4_i_1__1/CO[1]
                         net (fo=54, routed)          1.026    79.695    topview_inst_r/topview_trans_inst0/h11[4]
    SLICE_X18Y30         LUT4 (Prop_lut4_I0_O)        0.329    80.024 r  topview_inst_r/topview_trans_inst0/i___65/O
                         net (fo=1, routed)           0.000    80.024    topview_inst_r/topview_trans_inst0/i___65_n_0
    SLICE_X18Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.557 r  topview_inst_r/topview_trans_inst0/i___1_i_48__1/CO[3]
                         net (fo=1, routed)           0.000    80.557    topview_inst_r/topview_trans_inst0/i___1_i_48__1_n_0
    SLICE_X18Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.674 r  topview_inst_r/topview_trans_inst0/i___1_i_37__1/CO[3]
                         net (fo=1, routed)           0.000    80.674    topview_inst_r/topview_trans_inst0/i___1_i_37__1_n_0
    SLICE_X18Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.791 r  topview_inst_r/topview_trans_inst0/i___2_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    80.791    topview_inst_r/topview_trans_inst0/i___2_i_25__1_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.908 r  topview_inst_r/topview_trans_inst0/i___3_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    80.908    topview_inst_r/topview_trans_inst0/i___3_i_20__1_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.025 r  topview_inst_r/topview_trans_inst0/i___3_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    81.025    topview_inst_r/topview_trans_inst0/i___3_i_15__1_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.142 r  topview_inst_r/topview_trans_inst0/i___3_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    81.142    topview_inst_r/topview_trans_inst0/i___3_i_10__1_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.259 r  topview_inst_r/topview_trans_inst0/i___3_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    81.259    topview_inst_r/topview_trans_inst0/i___3_i_5__1_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.376 r  topview_inst_r/topview_trans_inst0/i___3_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    81.376    topview_inst_r/topview_trans_inst0/i___3_i_2__1_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.533 r  topview_inst_r/topview_trans_inst0/i___3_i_1__1/CO[1]
                         net (fo=54, routed)          0.940    82.473    topview_inst_r/topview_trans_inst0/h11[3]
    SLICE_X17Y33         LUT4 (Prop_lut4_I0_O)        0.332    82.805 r  topview_inst_r/topview_trans_inst0/i___64/O
                         net (fo=1, routed)           0.000    82.805    topview_inst_r/topview_trans_inst0/i___64_n_0
    SLICE_X17Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.355 r  topview_inst_r/topview_trans_inst0/i___1_i_43__1/CO[3]
                         net (fo=1, routed)           0.000    83.355    topview_inst_r/topview_trans_inst0/i___1_i_43__1_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.469 r  topview_inst_r/topview_trans_inst0/i___1_i_32__1/CO[3]
                         net (fo=1, routed)           0.000    83.469    topview_inst_r/topview_trans_inst0/i___1_i_32__1_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.583 r  topview_inst_r/topview_trans_inst0/i___1_i_26__1/CO[3]
                         net (fo=1, routed)           0.000    83.583    topview_inst_r/topview_trans_inst0/i___1_i_26__1_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.697 r  topview_inst_r/topview_trans_inst0/i___2_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    83.697    topview_inst_r/topview_trans_inst0/i___2_i_20__1_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.811 r  topview_inst_r/topview_trans_inst0/i___2_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    83.811    topview_inst_r/topview_trans_inst0/i___2_i_15__1_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.925 r  topview_inst_r/topview_trans_inst0/i___2_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    83.925    topview_inst_r/topview_trans_inst0/i___2_i_10__1_n_0
    SLICE_X17Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.039 r  topview_inst_r/topview_trans_inst0/i___2_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    84.039    topview_inst_r/topview_trans_inst0/i___2_i_5__1_n_0
    SLICE_X17Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.153 r  topview_inst_r/topview_trans_inst0/i___2_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    84.153    topview_inst_r/topview_trans_inst0/i___2_i_2__1_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.310 r  topview_inst_r/topview_trans_inst0/i___2_i_1__1/CO[1]
                         net (fo=54, routed)          0.881    85.191    topview_inst_r/topview_trans_inst0/h11[2]
    SLICE_X16Y38         LUT4 (Prop_lut4_I0_O)        0.329    85.520 r  topview_inst_r/topview_trans_inst0/i___63/O
                         net (fo=1, routed)           0.000    85.520    topview_inst_r/topview_trans_inst0/i___63_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.053 r  topview_inst_r/topview_trans_inst0/i___1_i_42__1/CO[3]
                         net (fo=1, routed)           0.000    86.053    topview_inst_r/topview_trans_inst0/i___1_i_42__1_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.170 r  topview_inst_r/topview_trans_inst0/i___1_i_31__1/CO[3]
                         net (fo=1, routed)           0.000    86.170    topview_inst_r/topview_trans_inst0/i___1_i_31__1_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.287 r  topview_inst_r/topview_trans_inst0/i___1_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    86.287    topview_inst_r/topview_trans_inst0/i___1_i_25__1_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.404 r  topview_inst_r/topview_trans_inst0/i___1_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    86.404    topview_inst_r/topview_trans_inst0/i___1_i_20__1_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.521 r  topview_inst_r/topview_trans_inst0/i___1_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    86.521    topview_inst_r/topview_trans_inst0/i___1_i_15__1_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.638 r  topview_inst_r/topview_trans_inst0/i___1_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    86.638    topview_inst_r/topview_trans_inst0/i___1_i_10__1_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.755 r  topview_inst_r/topview_trans_inst0/i___1_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    86.755    topview_inst_r/topview_trans_inst0/i___1_i_5__1_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.872 r  topview_inst_r/topview_trans_inst0/i___1_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    86.872    topview_inst_r/topview_trans_inst0/i___1_i_2__1_n_0
    SLICE_X16Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.029 r  topview_inst_r/topview_trans_inst0/i___1_i_1__1/CO[1]
                         net (fo=54, routed)          1.090    88.118    topview_inst_r/topview_trans_inst0/h11[1]
    SLICE_X15Y36         LUT3 (Prop_lut3_I0_O)        0.332    88.450 r  topview_inst_r/topview_trans_inst0/i___124_i_42__1/O
                         net (fo=1, routed)           0.000    88.450    topview_inst_r/topview_trans_inst0/i___124_i_42__1_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.000 r  topview_inst_r/topview_trans_inst0/i___124_i_34__1/CO[3]
                         net (fo=1, routed)           0.000    89.000    topview_inst_r/topview_trans_inst0/i___124_i_34__1_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.114 r  topview_inst_r/topview_trans_inst0/i___124_i_29__1/CO[3]
                         net (fo=1, routed)           0.000    89.114    topview_inst_r/topview_trans_inst0/i___124_i_29__1_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.228 r  topview_inst_r/topview_trans_inst0/i___124_i_24__1/CO[3]
                         net (fo=1, routed)           0.000    89.228    topview_inst_r/topview_trans_inst0/i___124_i_24__1_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.342 r  topview_inst_r/topview_trans_inst0/i___124_i_19__1/CO[3]
                         net (fo=1, routed)           0.000    89.342    topview_inst_r/topview_trans_inst0/i___124_i_19__1_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.456 r  topview_inst_r/topview_trans_inst0/i___124_i_14__1/CO[3]
                         net (fo=1, routed)           0.000    89.456    topview_inst_r/topview_trans_inst0/i___124_i_14__1_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.570 r  topview_inst_r/topview_trans_inst0/i___124_i_9__1/CO[3]
                         net (fo=1, routed)           0.000    89.570    topview_inst_r/topview_trans_inst0/i___124_i_9__1_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.684 r  topview_inst_r/topview_trans_inst0/i___124_i_4__1/CO[3]
                         net (fo=1, routed)           0.000    89.684    topview_inst_r/topview_trans_inst0/i___124_i_4__1_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.798 r  topview_inst_r/topview_trans_inst0/i___124_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    89.798    topview_inst_r/topview_trans_inst0/i___124_i_2__1_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    90.069 r  topview_inst_r/topview_trans_inst0/i___124_i_1__1/CO[0]
                         net (fo=1, routed)           0.751    90.820    topview_inst_r/topview_trans_inst0/h11[0]
    SLICE_X19Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.905    91.725 r  topview_inst_r/topview_trans_inst0/h1_reg[3]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    91.725    topview_inst_r/topview_trans_inst0/h1_reg[3]_i_1__1_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.839 r  topview_inst_r/topview_trans_inst0/h1_reg[7]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    91.839    topview_inst_r/topview_trans_inst0/h1_reg[7]_i_1__1_n_0
    SLICE_X19Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.953 r  topview_inst_r/topview_trans_inst0/h1_reg[11]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    91.953    topview_inst_r/topview_trans_inst0/h1_reg[11]_i_1__1_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.067 r  topview_inst_r/topview_trans_inst0/h1_reg[15]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    92.067    topview_inst_r/topview_trans_inst0/h1_reg[15]_i_1__1_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.181 r  topview_inst_r/topview_trans_inst0/h1_reg[19]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    92.181    topview_inst_r/topview_trans_inst0/h1_reg[19]_i_1__1_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.295 r  topview_inst_r/topview_trans_inst0/h1_reg[23]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    92.295    topview_inst_r/topview_trans_inst0/h1_reg[23]_i_1__1_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    92.534 r  topview_inst_r/topview_trans_inst0/h1_reg[27]_i_1__1/O[2]
                         net (fo=1, routed)           0.000    92.534    topview_inst_r/topview_trans_inst0/p_0_in[26]
    SLICE_X19Y45         FDRE                                         r  topview_inst_r/topview_trans_inst0/h1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    83.333 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.612    84.946    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    81.520 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    83.245    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.336 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=3457, routed)        1.577    84.914    topview_inst_r/topview_trans_inst0/clk_out2
    SLICE_X19Y45         FDRE                                         r  topview_inst_r/topview_trans_inst0/h1_reg[26]/C
                         clock pessimism              0.115    85.028    
                         clock uncertainty           -0.184    84.844    
    SLICE_X19Y45         FDRE (Setup_fdre_C_D)        0.062    84.906    topview_inst_r/topview_trans_inst0/h1_reg[26]
  -------------------------------------------------------------------
                         required time                         84.906    
                         arrival time                         -92.534    
  -------------------------------------------------------------------
                         slack                                 -7.628    

Slack (VIOLATED) :        -7.612ns  (required time - arrival time)
  Source:                 topview_inst_r/topview_trans_inst0/g0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            topview_inst_r/topview_trans_inst0/h1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out2_clk_wiz_0 rise@83.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        90.770ns  (logic 56.689ns (62.453%)  route 34.081ns (37.547%))
  Logic Levels:           287  (CARRY4=254 LUT1=1 LUT2=1 LUT3=15 LUT4=16)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.580ns = ( 84.914 - 83.333 ) 
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.806     1.806    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=3457, routed)        1.745     1.748    topview_inst_r/topview_trans_inst0/clk_out2
    SLICE_X18Y16         FDRE                                         r  topview_inst_r/topview_trans_inst0/g0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y16         FDRE (Prop_fdre_C_Q)         0.518     2.266 f  topview_inst_r/topview_trans_inst0/g0_reg[3]/Q
                         net (fo=69, routed)          0.347     2.613    topview_inst_r/topview_trans_inst0/g0_reg__0[3]
    SLICE_X18Y17         LUT1 (Prop_lut1_I0_O)        0.124     2.737 r  topview_inst_r/topview_trans_inst0/i___63_i_2__1/O
                         net (fo=1, routed)           0.333     3.070    topview_inst_r/topview_trans_inst0/i___63_i_2__1_n_0
    SLICE_X19Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.650 r  topview_inst_r/topview_trans_inst0/i___63_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     3.650    topview_inst_r/topview_trans_inst0/i___63_i_1__1_n_0
    SLICE_X19Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.764 r  topview_inst_r/topview_trans_inst0/i___67_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     3.764    topview_inst_r/topview_trans_inst0/i___67_i_1__1_n_0
    SLICE_X19Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.878 r  topview_inst_r/topview_trans_inst0/i___71_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     3.878    topview_inst_r/topview_trans_inst0/i___71_i_1__1_n_0
    SLICE_X19Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.992 r  topview_inst_r/topview_trans_inst0/i___75_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     3.992    topview_inst_r/topview_trans_inst0/i___75_i_1__1_n_0
    SLICE_X19Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.220 f  topview_inst_r/topview_trans_inst0/i___79_i_1__1/CO[2]
                         net (fo=25, routed)          0.707     4.927    topview_inst_r/topview_trans_inst0/i___79_i_1__1_n_1
    SLICE_X8Y22          LUT2 (Prop_lut2_I1_O)        0.313     5.240 r  topview_inst_r/topview_trans_inst0/i___31_i_29__1/O
                         net (fo=1, routed)           0.000     5.240    topview_inst_r/topview_trans_inst0/i___31_i_29__1_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.753 r  topview_inst_r/topview_trans_inst0/i___31_i_16__1/CO[3]
                         net (fo=1, routed)           0.000     5.753    topview_inst_r/topview_trans_inst0/i___31_i_16__1_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.870 r  topview_inst_r/topview_trans_inst0/i___31_i_7__1/CO[3]
                         net (fo=1, routed)           0.000     5.870    topview_inst_r/topview_trans_inst0/i___31_i_7__1_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.987 r  topview_inst_r/topview_trans_inst0/i___31_i_2__1/CO[3]
                         net (fo=1, routed)           0.009     5.996    topview_inst_r/topview_trans_inst0/i___31_i_2__1_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.225 r  topview_inst_r/topview_trans_inst0/i___31_i_1__1/CO[2]
                         net (fo=18, routed)          0.812     7.037    topview_inst_r/topview_trans_inst0/h11[31]
    SLICE_X6Y25          LUT3 (Prop_lut3_I0_O)        0.310     7.347 r  topview_inst_r/topview_trans_inst0/i___100/O
                         net (fo=1, routed)           0.000     7.347    topview_inst_r/topview_trans_inst0/i___100_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.880 r  topview_inst_r/topview_trans_inst0/i___27_i_34__1/CO[3]
                         net (fo=1, routed)           0.000     7.880    topview_inst_r/topview_trans_inst0/i___27_i_34__1_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.997 r  topview_inst_r/topview_trans_inst0/i___28_i_10__1/CO[3]
                         net (fo=1, routed)           0.000     7.997    topview_inst_r/topview_trans_inst0/i___28_i_10__1_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.114 r  topview_inst_r/topview_trans_inst0/i___29_i_4__1/CO[3]
                         net (fo=1, routed)           0.000     8.114    topview_inst_r/topview_trans_inst0/i___29_i_4__1_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.231 r  topview_inst_r/topview_trans_inst0/i___30_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     8.231    topview_inst_r/topview_trans_inst0/i___30_i_2__1_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.485 r  topview_inst_r/topview_trans_inst0/i___30_i_1__1/CO[0]
                         net (fo=20, routed)          1.022     9.507    topview_inst_r/topview_trans_inst0/h11[30]
    SLICE_X10Y27         LUT3 (Prop_lut3_I0_O)        0.367     9.874 r  topview_inst_r/topview_trans_inst0/i___101/O
                         net (fo=1, routed)           0.000     9.874    topview_inst_r/topview_trans_inst0/i___101_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.407 r  topview_inst_r/topview_trans_inst0/i___27_i_29__1/CO[3]
                         net (fo=1, routed)           0.000    10.407    topview_inst_r/topview_trans_inst0/i___27_i_29__1_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.524 r  topview_inst_r/topview_trans_inst0/i___27_i_18__1/CO[3]
                         net (fo=1, routed)           0.000    10.524    topview_inst_r/topview_trans_inst0/i___27_i_18__1_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.641 r  topview_inst_r/topview_trans_inst0/i___28_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    10.641    topview_inst_r/topview_trans_inst0/i___28_i_5__1_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.758 r  topview_inst_r/topview_trans_inst0/i___29_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.758    topview_inst_r/topview_trans_inst0/i___29_i_2__1_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.915 r  topview_inst_r/topview_trans_inst0/i___29_i_1__1/CO[1]
                         net (fo=22, routed)          0.884    11.798    topview_inst_r/topview_trans_inst0/h11[29]
    SLICE_X8Y26          LUT3 (Prop_lut3_I0_O)        0.332    12.130 r  topview_inst_r/topview_trans_inst0/i___102/O
                         net (fo=1, routed)           0.000    12.130    topview_inst_r/topview_trans_inst0/i___102_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.663 r  topview_inst_r/topview_trans_inst0/i___27_i_24__1/CO[3]
                         net (fo=1, routed)           0.000    12.663    topview_inst_r/topview_trans_inst0/i___27_i_24__1_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.780 r  topview_inst_r/topview_trans_inst0/i___27_i_13__1/CO[3]
                         net (fo=1, routed)           0.000    12.780    topview_inst_r/topview_trans_inst0/i___27_i_13__1_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.897 r  topview_inst_r/topview_trans_inst0/i___27_i_7__1/CO[3]
                         net (fo=1, routed)           0.000    12.897    topview_inst_r/topview_trans_inst0/i___27_i_7__1_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.014 r  topview_inst_r/topview_trans_inst0/i___28_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    13.014    topview_inst_r/topview_trans_inst0/i___28_i_2__1_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.243 r  topview_inst_r/topview_trans_inst0/i___28_i_1__1/CO[2]
                         net (fo=24, routed)          1.065    14.309    topview_inst_r/topview_trans_inst0/h11[28]
    SLICE_X11Y20         LUT3 (Prop_lut3_I0_O)        0.310    14.619 r  topview_inst_r/topview_trans_inst0/i___103/O
                         net (fo=1, routed)           0.000    14.619    topview_inst_r/topview_trans_inst0/i___103_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.169 r  topview_inst_r/topview_trans_inst0/i___27_i_23__1/CO[3]
                         net (fo=1, routed)           0.000    15.169    topview_inst_r/topview_trans_inst0/i___27_i_23__1_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.283 r  topview_inst_r/topview_trans_inst0/i___27_i_12__1/CO[3]
                         net (fo=1, routed)           0.000    15.283    topview_inst_r/topview_trans_inst0/i___27_i_12__1_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.397 r  topview_inst_r/topview_trans_inst0/i___27_i_6__1/CO[3]
                         net (fo=1, routed)           0.000    15.397    topview_inst_r/topview_trans_inst0/i___27_i_6__1_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.511 r  topview_inst_r/topview_trans_inst0/i___27_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    15.511    topview_inst_r/topview_trans_inst0/i___27_i_2__1_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.625 r  topview_inst_r/topview_trans_inst0/i___27_i_1__1/CO[3]
                         net (fo=26, routed)          1.182    16.807    topview_inst_r/topview_trans_inst0/h11[27]
    SLICE_X10Y21         LUT3 (Prop_lut3_I0_O)        0.124    16.931 r  topview_inst_r/topview_trans_inst0/i___104/O
                         net (fo=1, routed)           0.000    16.931    topview_inst_r/topview_trans_inst0/i___104_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.464 r  topview_inst_r/topview_trans_inst0/i___23_i_39__1/CO[3]
                         net (fo=1, routed)           0.000    17.464    topview_inst_r/topview_trans_inst0/i___23_i_39__1_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.581 r  topview_inst_r/topview_trans_inst0/i___24_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    17.581    topview_inst_r/topview_trans_inst0/i___24_i_15__1_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.698 r  topview_inst_r/topview_trans_inst0/i___25_i_9__1/CO[3]
                         net (fo=1, routed)           0.000    17.698    topview_inst_r/topview_trans_inst0/i___25_i_9__1_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.815 r  topview_inst_r/topview_trans_inst0/i___26_i_3__1/CO[3]
                         net (fo=1, routed)           0.009    17.824    topview_inst_r/topview_trans_inst0/i___26_i_3__1_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.941 r  topview_inst_r/topview_trans_inst0/i___26_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    17.941    topview_inst_r/topview_trans_inst0/i___26_i_2__1_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.195 r  topview_inst_r/topview_trans_inst0/i___26_i_1__1/CO[0]
                         net (fo=28, routed)          0.965    19.160    topview_inst_r/topview_trans_inst0/h11[26]
    SLICE_X9Y23          LUT3 (Prop_lut3_I0_O)        0.367    19.527 r  topview_inst_r/topview_trans_inst0/i___105/O
                         net (fo=1, routed)           0.000    19.527    topview_inst_r/topview_trans_inst0/i___105_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.077 r  topview_inst_r/topview_trans_inst0/i___23_i_34__1/CO[3]
                         net (fo=1, routed)           0.000    20.077    topview_inst_r/topview_trans_inst0/i___23_i_34__1_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.191 r  topview_inst_r/topview_trans_inst0/i___23_i_23__1/CO[3]
                         net (fo=1, routed)           0.009    20.200    topview_inst_r/topview_trans_inst0/i___23_i_23__1_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.314 r  topview_inst_r/topview_trans_inst0/i___24_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    20.314    topview_inst_r/topview_trans_inst0/i___24_i_10__1_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.428 r  topview_inst_r/topview_trans_inst0/i___25_i_4__1/CO[3]
                         net (fo=1, routed)           0.000    20.428    topview_inst_r/topview_trans_inst0/i___25_i_4__1_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.542 r  topview_inst_r/topview_trans_inst0/i___25_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    20.542    topview_inst_r/topview_trans_inst0/i___25_i_2__1_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.699 r  topview_inst_r/topview_trans_inst0/i___25_i_1__1/CO[1]
                         net (fo=30, routed)          0.666    21.364    topview_inst_r/topview_trans_inst0/h11[25]
    SLICE_X9Y29          LUT3 (Prop_lut3_I0_O)        0.329    21.693 r  topview_inst_r/topview_trans_inst0/i___106/O
                         net (fo=1, routed)           0.000    21.693    topview_inst_r/topview_trans_inst0/i___106_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.243 r  topview_inst_r/topview_trans_inst0/i___23_i_29__1/CO[3]
                         net (fo=1, routed)           0.000    22.243    topview_inst_r/topview_trans_inst0/i___23_i_29__1_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.357 r  topview_inst_r/topview_trans_inst0/i___23_i_18__1/CO[3]
                         net (fo=1, routed)           0.000    22.357    topview_inst_r/topview_trans_inst0/i___23_i_18__1_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.471 r  topview_inst_r/topview_trans_inst0/i___23_i_12__1/CO[3]
                         net (fo=1, routed)           0.000    22.471    topview_inst_r/topview_trans_inst0/i___23_i_12__1_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.585 r  topview_inst_r/topview_trans_inst0/i___24_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    22.585    topview_inst_r/topview_trans_inst0/i___24_i_5__1_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.699 r  topview_inst_r/topview_trans_inst0/i___24_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    22.699    topview_inst_r/topview_trans_inst0/i___24_i_2__1_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    22.927 r  topview_inst_r/topview_trans_inst0/i___24_i_1__1/CO[2]
                         net (fo=32, routed)          0.893    23.820    topview_inst_r/topview_trans_inst0/h11[24]
    SLICE_X11Y26         LUT3 (Prop_lut3_I0_O)        0.313    24.133 r  topview_inst_r/topview_trans_inst0/i___107/O
                         net (fo=1, routed)           0.000    24.133    topview_inst_r/topview_trans_inst0/i___107_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.683 r  topview_inst_r/topview_trans_inst0/i___23_i_28__1/CO[3]
                         net (fo=1, routed)           0.000    24.683    topview_inst_r/topview_trans_inst0/i___23_i_28__1_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.797 r  topview_inst_r/topview_trans_inst0/i___23_i_17__1/CO[3]
                         net (fo=1, routed)           0.000    24.797    topview_inst_r/topview_trans_inst0/i___23_i_17__1_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.911 r  topview_inst_r/topview_trans_inst0/i___23_i_11__1/CO[3]
                         net (fo=1, routed)           0.000    24.911    topview_inst_r/topview_trans_inst0/i___23_i_11__1_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.025 r  topview_inst_r/topview_trans_inst0/i___23_i_6__1/CO[3]
                         net (fo=1, routed)           0.000    25.025    topview_inst_r/topview_trans_inst0/i___23_i_6__1_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.139 r  topview_inst_r/topview_trans_inst0/i___23_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    25.139    topview_inst_r/topview_trans_inst0/i___23_i_2__1_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.253 r  topview_inst_r/topview_trans_inst0/i___23_i_1__1/CO[3]
                         net (fo=34, routed)          1.227    26.480    topview_inst_r/topview_trans_inst0/h11[23]
    SLICE_X12Y25         LUT3 (Prop_lut3_I0_O)        0.124    26.604 r  topview_inst_r/topview_trans_inst0/i___108/O
                         net (fo=1, routed)           0.000    26.604    topview_inst_r/topview_trans_inst0/i___108_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.137 r  topview_inst_r/topview_trans_inst0/i___19_i_44__1/CO[3]
                         net (fo=1, routed)           0.000    27.137    topview_inst_r/topview_trans_inst0/i___19_i_44__1_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.254 r  topview_inst_r/topview_trans_inst0/i___20_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    27.254    topview_inst_r/topview_trans_inst0/i___20_i_20__1_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.371 r  topview_inst_r/topview_trans_inst0/i___21_i_14__1/CO[3]
                         net (fo=1, routed)           0.000    27.371    topview_inst_r/topview_trans_inst0/i___21_i_14__1_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.488 r  topview_inst_r/topview_trans_inst0/i___22_i_8__1/CO[3]
                         net (fo=1, routed)           0.000    27.488    topview_inst_r/topview_trans_inst0/i___22_i_8__1_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.605 r  topview_inst_r/topview_trans_inst0/i___22_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    27.605    topview_inst_r/topview_trans_inst0/i___22_i_3__1_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.722 r  topview_inst_r/topview_trans_inst0/i___22_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    27.722    topview_inst_r/topview_trans_inst0/i___22_i_2__1_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    27.976 r  topview_inst_r/topview_trans_inst0/i___22_i_1__1/CO[0]
                         net (fo=36, routed)          0.900    28.877    topview_inst_r/topview_trans_inst0/h11[22]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.367    29.244 r  topview_inst_r/topview_trans_inst0/i___109/O
                         net (fo=1, routed)           0.000    29.244    topview_inst_r/topview_trans_inst0/i___109_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.794 r  topview_inst_r/topview_trans_inst0/i___19_i_39__1/CO[3]
                         net (fo=1, routed)           0.000    29.794    topview_inst_r/topview_trans_inst0/i___19_i_39__1_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.908 r  topview_inst_r/topview_trans_inst0/i___19_i_28__1/CO[3]
                         net (fo=1, routed)           0.000    29.908    topview_inst_r/topview_trans_inst0/i___19_i_28__1_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.022 r  topview_inst_r/topview_trans_inst0/i___20_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    30.022    topview_inst_r/topview_trans_inst0/i___20_i_15__1_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.136 r  topview_inst_r/topview_trans_inst0/i___21_i_9__1/CO[3]
                         net (fo=1, routed)           0.000    30.136    topview_inst_r/topview_trans_inst0/i___21_i_9__1_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.250 r  topview_inst_r/topview_trans_inst0/i___21_i_4__1/CO[3]
                         net (fo=1, routed)           0.000    30.250    topview_inst_r/topview_trans_inst0/i___21_i_4__1_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.364 r  topview_inst_r/topview_trans_inst0/i___21_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    30.364    topview_inst_r/topview_trans_inst0/i___21_i_2__1_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.521 r  topview_inst_r/topview_trans_inst0/i___21_i_1__1/CO[1]
                         net (fo=38, routed)          1.049    31.570    topview_inst_r/topview_trans_inst0/h11[21]
    SLICE_X14Y24         LUT3 (Prop_lut3_I0_O)        0.329    31.899 r  topview_inst_r/topview_trans_inst0/i___110/O
                         net (fo=1, routed)           0.000    31.899    topview_inst_r/topview_trans_inst0/i___110_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.432 r  topview_inst_r/topview_trans_inst0/i___19_i_34__1/CO[3]
                         net (fo=1, routed)           0.009    32.441    topview_inst_r/topview_trans_inst0/i___19_i_34__1_n_0
    SLICE_X14Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.558 r  topview_inst_r/topview_trans_inst0/i___19_i_23__1/CO[3]
                         net (fo=1, routed)           0.000    32.558    topview_inst_r/topview_trans_inst0/i___19_i_23__1_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.675 r  topview_inst_r/topview_trans_inst0/i___19_i_17__1/CO[3]
                         net (fo=1, routed)           0.000    32.675    topview_inst_r/topview_trans_inst0/i___19_i_17__1_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.792 r  topview_inst_r/topview_trans_inst0/i___20_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    32.792    topview_inst_r/topview_trans_inst0/i___20_i_10__1_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.909 r  topview_inst_r/topview_trans_inst0/i___20_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    32.909    topview_inst_r/topview_trans_inst0/i___20_i_5__1_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.026 r  topview_inst_r/topview_trans_inst0/i___20_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    33.026    topview_inst_r/topview_trans_inst0/i___20_i_2__1_n_0
    SLICE_X14Y30         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    33.255 r  topview_inst_r/topview_trans_inst0/i___20_i_1__1/CO[2]
                         net (fo=40, routed)          1.070    34.325    topview_inst_r/topview_trans_inst0/h11[20]
    SLICE_X13Y20         LUT3 (Prop_lut3_I0_O)        0.310    34.635 r  topview_inst_r/topview_trans_inst0/i___111/O
                         net (fo=1, routed)           0.000    34.635    topview_inst_r/topview_trans_inst0/i___111_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.185 r  topview_inst_r/topview_trans_inst0/i___19_i_33__1/CO[3]
                         net (fo=1, routed)           0.000    35.185    topview_inst_r/topview_trans_inst0/i___19_i_33__1_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.299 r  topview_inst_r/topview_trans_inst0/i___19_i_22__1/CO[3]
                         net (fo=1, routed)           0.000    35.299    topview_inst_r/topview_trans_inst0/i___19_i_22__1_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.413 r  topview_inst_r/topview_trans_inst0/i___19_i_16__1/CO[3]
                         net (fo=1, routed)           0.000    35.413    topview_inst_r/topview_trans_inst0/i___19_i_16__1_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.527 r  topview_inst_r/topview_trans_inst0/i___19_i_11__1/CO[3]
                         net (fo=1, routed)           0.000    35.527    topview_inst_r/topview_trans_inst0/i___19_i_11__1_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.641 r  topview_inst_r/topview_trans_inst0/i___19_i_6__1/CO[3]
                         net (fo=1, routed)           0.009    35.650    topview_inst_r/topview_trans_inst0/i___19_i_6__1_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.764 r  topview_inst_r/topview_trans_inst0/i___19_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    35.764    topview_inst_r/topview_trans_inst0/i___19_i_2__1_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.878 r  topview_inst_r/topview_trans_inst0/i___19_i_1__1/CO[3]
                         net (fo=42, routed)          1.168    37.046    topview_inst_r/topview_trans_inst0/h11[19]
    SLICE_X15Y22         LUT3 (Prop_lut3_I0_O)        0.124    37.170 r  topview_inst_r/topview_trans_inst0/i___15_i_64__1/O
                         net (fo=1, routed)           0.000    37.170    topview_inst_r/topview_trans_inst0/i___15_i_64__1_n_0
    SLICE_X15Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.571 r  topview_inst_r/topview_trans_inst0/i___15_i_49__1/CO[3]
                         net (fo=1, routed)           0.000    37.571    topview_inst_r/topview_trans_inst0/i___15_i_49__1_n_0
    SLICE_X15Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.685 r  topview_inst_r/topview_trans_inst0/i___16_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    37.685    topview_inst_r/topview_trans_inst0/i___16_i_25__1_n_0
    SLICE_X15Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.799 r  topview_inst_r/topview_trans_inst0/i___17_i_19__1/CO[3]
                         net (fo=1, routed)           0.009    37.808    topview_inst_r/topview_trans_inst0/i___17_i_19__1_n_0
    SLICE_X15Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.922 r  topview_inst_r/topview_trans_inst0/i___18_i_13__1/CO[3]
                         net (fo=1, routed)           0.000    37.922    topview_inst_r/topview_trans_inst0/i___18_i_13__1_n_0
    SLICE_X15Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.036 r  topview_inst_r/topview_trans_inst0/i___18_i_8__1/CO[3]
                         net (fo=1, routed)           0.000    38.036    topview_inst_r/topview_trans_inst0/i___18_i_8__1_n_0
    SLICE_X15Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.150 r  topview_inst_r/topview_trans_inst0/i___18_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    38.150    topview_inst_r/topview_trans_inst0/i___18_i_3__1_n_0
    SLICE_X15Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.264 r  topview_inst_r/topview_trans_inst0/i___18_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    38.264    topview_inst_r/topview_trans_inst0/i___18_i_2__1_n_0
    SLICE_X15Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.535 r  topview_inst_r/topview_trans_inst0/i___18_i_1__1/CO[0]
                         net (fo=44, routed)          0.919    39.453    topview_inst_r/topview_trans_inst0/h11[18]
    SLICE_X16Y25         LUT4 (Prop_lut4_I0_O)        0.373    39.826 r  topview_inst_r/topview_trans_inst0/i___79/O
                         net (fo=1, routed)           0.000    39.826    topview_inst_r/topview_trans_inst0/i___79_n_0
    SLICE_X16Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.359 r  topview_inst_r/topview_trans_inst0/i___15_i_44__1/CO[3]
                         net (fo=1, routed)           0.000    40.359    topview_inst_r/topview_trans_inst0/i___15_i_44__1_n_0
    SLICE_X16Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.476 r  topview_inst_r/topview_trans_inst0/i___15_i_33__1/CO[3]
                         net (fo=1, routed)           0.000    40.476    topview_inst_r/topview_trans_inst0/i___15_i_33__1_n_0
    SLICE_X16Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.593 r  topview_inst_r/topview_trans_inst0/i___16_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    40.593    topview_inst_r/topview_trans_inst0/i___16_i_20__1_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.710 r  topview_inst_r/topview_trans_inst0/i___17_i_14__1/CO[3]
                         net (fo=1, routed)           0.000    40.710    topview_inst_r/topview_trans_inst0/i___17_i_14__1_n_0
    SLICE_X16Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.827 r  topview_inst_r/topview_trans_inst0/i___17_i_9__1/CO[3]
                         net (fo=1, routed)           0.000    40.827    topview_inst_r/topview_trans_inst0/i___17_i_9__1_n_0
    SLICE_X16Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.944 r  topview_inst_r/topview_trans_inst0/i___17_i_4__1/CO[3]
                         net (fo=1, routed)           0.000    40.944    topview_inst_r/topview_trans_inst0/i___17_i_4__1_n_0
    SLICE_X16Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.061 r  topview_inst_r/topview_trans_inst0/i___17_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    41.061    topview_inst_r/topview_trans_inst0/i___17_i_2__1_n_0
    SLICE_X16Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.218 r  topview_inst_r/topview_trans_inst0/i___17_i_1__1/CO[1]
                         net (fo=46, routed)          1.334    42.552    topview_inst_r/topview_trans_inst0/h11[17]
    SLICE_X16Y17         LUT4 (Prop_lut4_I0_O)        0.332    42.884 r  topview_inst_r/topview_trans_inst0/i___78/O
                         net (fo=1, routed)           0.000    42.884    topview_inst_r/topview_trans_inst0/i___78_n_0
    SLICE_X16Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.417 r  topview_inst_r/topview_trans_inst0/i___15_i_39__1/CO[3]
                         net (fo=1, routed)           0.000    43.417    topview_inst_r/topview_trans_inst0/i___15_i_39__1_n_0
    SLICE_X16Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.534 r  topview_inst_r/topview_trans_inst0/i___15_i_28__1/CO[3]
                         net (fo=1, routed)           0.000    43.534    topview_inst_r/topview_trans_inst0/i___15_i_28__1_n_0
    SLICE_X16Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.651 r  topview_inst_r/topview_trans_inst0/i___15_i_22__1/CO[3]
                         net (fo=1, routed)           0.000    43.651    topview_inst_r/topview_trans_inst0/i___15_i_22__1_n_0
    SLICE_X16Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.768 r  topview_inst_r/topview_trans_inst0/i___16_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    43.768    topview_inst_r/topview_trans_inst0/i___16_i_15__1_n_0
    SLICE_X16Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.885 r  topview_inst_r/topview_trans_inst0/i___16_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    43.885    topview_inst_r/topview_trans_inst0/i___16_i_10__1_n_0
    SLICE_X16Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.002 r  topview_inst_r/topview_trans_inst0/i___16_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    44.002    topview_inst_r/topview_trans_inst0/i___16_i_5__1_n_0
    SLICE_X16Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.119 r  topview_inst_r/topview_trans_inst0/i___16_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    44.119    topview_inst_r/topview_trans_inst0/i___16_i_2__1_n_0
    SLICE_X16Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    44.348 r  topview_inst_r/topview_trans_inst0/i___16_i_1__1/CO[2]
                         net (fo=48, routed)          1.000    45.348    topview_inst_r/topview_trans_inst0/h11[16]
    SLICE_X17Y22         LUT4 (Prop_lut4_I0_O)        0.310    45.658 r  topview_inst_r/topview_trans_inst0/i___15_i_42__1/O
                         net (fo=1, routed)           0.000    45.658    topview_inst_r/topview_trans_inst0/i___15_i_42__1_n_0
    SLICE_X17Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.208 r  topview_inst_r/topview_trans_inst0/i___15_i_27__1/CO[3]
                         net (fo=1, routed)           0.000    46.208    topview_inst_r/topview_trans_inst0/i___15_i_27__1_n_0
    SLICE_X17Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.322 r  topview_inst_r/topview_trans_inst0/i___15_i_21__1/CO[3]
                         net (fo=1, routed)           0.000    46.322    topview_inst_r/topview_trans_inst0/i___15_i_21__1_n_0
    SLICE_X17Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.436 r  topview_inst_r/topview_trans_inst0/i___15_i_16__1/CO[3]
                         net (fo=1, routed)           0.009    46.445    topview_inst_r/topview_trans_inst0/i___15_i_16__1_n_0
    SLICE_X17Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.559 r  topview_inst_r/topview_trans_inst0/i___15_i_11__1/CO[3]
                         net (fo=1, routed)           0.000    46.559    topview_inst_r/topview_trans_inst0/i___15_i_11__1_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.673 r  topview_inst_r/topview_trans_inst0/i___15_i_6__1/CO[3]
                         net (fo=1, routed)           0.000    46.673    topview_inst_r/topview_trans_inst0/i___15_i_6__1_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.787 r  topview_inst_r/topview_trans_inst0/i___15_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    46.787    topview_inst_r/topview_trans_inst0/i___15_i_2__1_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.901 r  topview_inst_r/topview_trans_inst0/i___15_i_1__1/CO[3]
                         net (fo=50, routed)          1.518    48.420    topview_inst_r/topview_trans_inst0/h11[15]
    SLICE_X18Y21         LUT3 (Prop_lut3_I0_O)        0.124    48.544 r  topview_inst_r/topview_trans_inst0/i___11_i_41__1/O
                         net (fo=1, routed)           0.000    48.544    topview_inst_r/topview_trans_inst0/i___11_i_41__1_n_0
    SLICE_X18Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    48.920 r  topview_inst_r/topview_trans_inst0/i___11_i_35__1/CO[3]
                         net (fo=1, routed)           0.000    48.920    topview_inst_r/topview_trans_inst0/i___11_i_35__1_n_0
    SLICE_X18Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.037 r  topview_inst_r/topview_trans_inst0/i___12_i_30__1/CO[3]
                         net (fo=1, routed)           0.000    49.037    topview_inst_r/topview_trans_inst0/i___12_i_30__1_n_0
    SLICE_X18Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.154 r  topview_inst_r/topview_trans_inst0/i___13_i_24__1/CO[3]
                         net (fo=1, routed)           0.000    49.154    topview_inst_r/topview_trans_inst0/i___13_i_24__1_n_0
    SLICE_X18Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.271 r  topview_inst_r/topview_trans_inst0/i___14_i_18__1/CO[3]
                         net (fo=1, routed)           0.009    49.280    topview_inst_r/topview_trans_inst0/i___14_i_18__1_n_0
    SLICE_X18Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.397 r  topview_inst_r/topview_trans_inst0/i___14_i_13__1/CO[3]
                         net (fo=1, routed)           0.000    49.397    topview_inst_r/topview_trans_inst0/i___14_i_13__1_n_0
    SLICE_X18Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.514 r  topview_inst_r/topview_trans_inst0/i___14_i_8__1/CO[3]
                         net (fo=1, routed)           0.000    49.514    topview_inst_r/topview_trans_inst0/i___14_i_8__1_n_0
    SLICE_X18Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.631 r  topview_inst_r/topview_trans_inst0/i___14_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    49.631    topview_inst_r/topview_trans_inst0/i___14_i_3__1_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.748 r  topview_inst_r/topview_trans_inst0/i___14_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    49.748    topview_inst_r/topview_trans_inst0/i___14_i_2__1_n_0
    SLICE_X18Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    50.002 r  topview_inst_r/topview_trans_inst0/i___14_i_1__1/CO[0]
                         net (fo=52, routed)          0.776    50.777    topview_inst_r/topview_trans_inst0/h11[14]
    SLICE_X19Y29         LUT4 (Prop_lut4_I0_O)        0.367    51.144 r  topview_inst_r/topview_trans_inst0/i___75/O
                         net (fo=1, routed)           0.000    51.144    topview_inst_r/topview_trans_inst0/i___75_n_0
    SLICE_X19Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.694 r  topview_inst_r/topview_trans_inst0/i___10_i_35__1/CO[3]
                         net (fo=1, routed)           0.000    51.694    topview_inst_r/topview_trans_inst0/i___10_i_35__1_n_0
    SLICE_X19Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.808 r  topview_inst_r/topview_trans_inst0/i___11_i_30__1/CO[3]
                         net (fo=1, routed)           0.000    51.808    topview_inst_r/topview_trans_inst0/i___11_i_30__1_n_0
    SLICE_X19Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.922 r  topview_inst_r/topview_trans_inst0/i___12_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    51.922    topview_inst_r/topview_trans_inst0/i___12_i_25__1_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.036 r  topview_inst_r/topview_trans_inst0/i___13_i_19__1/CO[3]
                         net (fo=1, routed)           0.000    52.036    topview_inst_r/topview_trans_inst0/i___13_i_19__1_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.150 r  topview_inst_r/topview_trans_inst0/i___13_i_14__1/CO[3]
                         net (fo=1, routed)           0.000    52.150    topview_inst_r/topview_trans_inst0/i___13_i_14__1_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.264 r  topview_inst_r/topview_trans_inst0/i___13_i_9__1/CO[3]
                         net (fo=1, routed)           0.000    52.264    topview_inst_r/topview_trans_inst0/i___13_i_9__1_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.378 r  topview_inst_r/topview_trans_inst0/i___13_i_4__1/CO[3]
                         net (fo=1, routed)           0.000    52.378    topview_inst_r/topview_trans_inst0/i___13_i_4__1_n_0
    SLICE_X19Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.492 r  topview_inst_r/topview_trans_inst0/i___13_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    52.492    topview_inst_r/topview_trans_inst0/i___13_i_2__1_n_0
    SLICE_X19Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.649 r  topview_inst_r/topview_trans_inst0/i___13_i_1__1/CO[1]
                         net (fo=54, routed)          1.168    53.817    topview_inst_r/topview_trans_inst0/h11[13]
    SLICE_X20Y26         LUT4 (Prop_lut4_I0_O)        0.329    54.146 r  topview_inst_r/topview_trans_inst0/i___74/O
                         net (fo=1, routed)           0.000    54.146    topview_inst_r/topview_trans_inst0/i___74_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.679 r  topview_inst_r/topview_trans_inst0/i___9_i_35__1/CO[3]
                         net (fo=1, routed)           0.000    54.679    topview_inst_r/topview_trans_inst0/i___9_i_35__1_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.796 r  topview_inst_r/topview_trans_inst0/i___10_i_30__1/CO[3]
                         net (fo=1, routed)           0.000    54.796    topview_inst_r/topview_trans_inst0/i___10_i_30__1_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.913 r  topview_inst_r/topview_trans_inst0/i___11_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    54.913    topview_inst_r/topview_trans_inst0/i___11_i_25__1_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.030 r  topview_inst_r/topview_trans_inst0/i___12_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    55.030    topview_inst_r/topview_trans_inst0/i___12_i_20__1_n_0
    SLICE_X20Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.147 r  topview_inst_r/topview_trans_inst0/i___12_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    55.147    topview_inst_r/topview_trans_inst0/i___12_i_15__1_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.264 r  topview_inst_r/topview_trans_inst0/i___12_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    55.264    topview_inst_r/topview_trans_inst0/i___12_i_10__1_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.381 r  topview_inst_r/topview_trans_inst0/i___12_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    55.381    topview_inst_r/topview_trans_inst0/i___12_i_5__1_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.498 r  topview_inst_r/topview_trans_inst0/i___12_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    55.498    topview_inst_r/topview_trans_inst0/i___12_i_2__1_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.655 r  topview_inst_r/topview_trans_inst0/i___12_i_1__1/CO[1]
                         net (fo=54, routed)          1.108    56.763    topview_inst_r/topview_trans_inst0/h11[12]
    SLICE_X22Y25         LUT4 (Prop_lut4_I0_O)        0.332    57.095 r  topview_inst_r/topview_trans_inst0/i___73/O
                         net (fo=1, routed)           0.000    57.095    topview_inst_r/topview_trans_inst0/i___73_n_0
    SLICE_X22Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.628 r  topview_inst_r/topview_trans_inst0/i___8_i_35__1/CO[3]
                         net (fo=1, routed)           0.000    57.628    topview_inst_r/topview_trans_inst0/i___8_i_35__1_n_0
    SLICE_X22Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.745 r  topview_inst_r/topview_trans_inst0/i___9_i_30__1/CO[3]
                         net (fo=1, routed)           0.000    57.745    topview_inst_r/topview_trans_inst0/i___9_i_30__1_n_0
    SLICE_X22Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.862 r  topview_inst_r/topview_trans_inst0/i___10_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    57.862    topview_inst_r/topview_trans_inst0/i___10_i_25__1_n_0
    SLICE_X22Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.979 r  topview_inst_r/topview_trans_inst0/i___11_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    57.979    topview_inst_r/topview_trans_inst0/i___11_i_20__1_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.096 r  topview_inst_r/topview_trans_inst0/i___11_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    58.096    topview_inst_r/topview_trans_inst0/i___11_i_15__1_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.213 r  topview_inst_r/topview_trans_inst0/i___11_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    58.213    topview_inst_r/topview_trans_inst0/i___11_i_10__1_n_0
    SLICE_X22Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.330 r  topview_inst_r/topview_trans_inst0/i___11_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    58.330    topview_inst_r/topview_trans_inst0/i___11_i_5__1_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.447 r  topview_inst_r/topview_trans_inst0/i___11_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    58.447    topview_inst_r/topview_trans_inst0/i___11_i_2__1_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.604 r  topview_inst_r/topview_trans_inst0/i___11_i_1__1/CO[1]
                         net (fo=54, routed)          1.114    59.718    topview_inst_r/topview_trans_inst0/h11[11]
    SLICE_X24Y25         LUT4 (Prop_lut4_I0_O)        0.332    60.050 r  topview_inst_r/topview_trans_inst0/i___72/O
                         net (fo=1, routed)           0.000    60.050    topview_inst_r/topview_trans_inst0/i___72_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.600 r  topview_inst_r/topview_trans_inst0/i___7_i_35__1/CO[3]
                         net (fo=1, routed)           0.000    60.600    topview_inst_r/topview_trans_inst0/i___7_i_35__1_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.714 r  topview_inst_r/topview_trans_inst0/i___8_i_30__1/CO[3]
                         net (fo=1, routed)           0.000    60.714    topview_inst_r/topview_trans_inst0/i___8_i_30__1_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.828 r  topview_inst_r/topview_trans_inst0/i___9_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    60.828    topview_inst_r/topview_trans_inst0/i___9_i_25__1_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.942 r  topview_inst_r/topview_trans_inst0/i___10_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    60.942    topview_inst_r/topview_trans_inst0/i___10_i_20__1_n_0
    SLICE_X24Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.056 r  topview_inst_r/topview_trans_inst0/i___10_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    61.056    topview_inst_r/topview_trans_inst0/i___10_i_15__1_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.170 r  topview_inst_r/topview_trans_inst0/i___10_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    61.170    topview_inst_r/topview_trans_inst0/i___10_i_10__1_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.284 r  topview_inst_r/topview_trans_inst0/i___10_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    61.284    topview_inst_r/topview_trans_inst0/i___10_i_5__1_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.398 r  topview_inst_r/topview_trans_inst0/i___10_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    61.398    topview_inst_r/topview_trans_inst0/i___10_i_2__1_n_0
    SLICE_X24Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.555 r  topview_inst_r/topview_trans_inst0/i___10_i_1__1/CO[1]
                         net (fo=54, routed)          1.037    62.593    topview_inst_r/topview_trans_inst0/h11[10]
    SLICE_X27Y24         LUT4 (Prop_lut4_I0_O)        0.329    62.922 r  topview_inst_r/topview_trans_inst0/i___71/O
                         net (fo=1, routed)           0.000    62.922    topview_inst_r/topview_trans_inst0/i___71_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.472 r  topview_inst_r/topview_trans_inst0/i___6_i_35__1/CO[3]
                         net (fo=1, routed)           0.009    63.481    topview_inst_r/topview_trans_inst0/i___6_i_35__1_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.595 r  topview_inst_r/topview_trans_inst0/i___7_i_30__1/CO[3]
                         net (fo=1, routed)           0.000    63.595    topview_inst_r/topview_trans_inst0/i___7_i_30__1_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.709 r  topview_inst_r/topview_trans_inst0/i___8_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    63.709    topview_inst_r/topview_trans_inst0/i___8_i_25__1_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.823 r  topview_inst_r/topview_trans_inst0/i___9_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    63.823    topview_inst_r/topview_trans_inst0/i___9_i_20__1_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.937 r  topview_inst_r/topview_trans_inst0/i___9_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    63.937    topview_inst_r/topview_trans_inst0/i___9_i_15__1_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.051 r  topview_inst_r/topview_trans_inst0/i___9_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    64.051    topview_inst_r/topview_trans_inst0/i___9_i_10__1_n_0
    SLICE_X27Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.165 r  topview_inst_r/topview_trans_inst0/i___9_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    64.165    topview_inst_r/topview_trans_inst0/i___9_i_5__1_n_0
    SLICE_X27Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.279 r  topview_inst_r/topview_trans_inst0/i___9_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    64.279    topview_inst_r/topview_trans_inst0/i___9_i_2__1_n_0
    SLICE_X27Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.436 r  topview_inst_r/topview_trans_inst0/i___9_i_1__1/CO[1]
                         net (fo=54, routed)          1.131    65.567    topview_inst_r/topview_trans_inst0/h11[9]
    SLICE_X26Y18         LUT4 (Prop_lut4_I0_O)        0.329    65.896 r  topview_inst_r/topview_trans_inst0/i___70/O
                         net (fo=1, routed)           0.000    65.896    topview_inst_r/topview_trans_inst0/i___70_n_0
    SLICE_X26Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    66.429 r  topview_inst_r/topview_trans_inst0/i___5_i_35__1/CO[3]
                         net (fo=1, routed)           0.000    66.429    topview_inst_r/topview_trans_inst0/i___5_i_35__1_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.546 r  topview_inst_r/topview_trans_inst0/i___6_i_30__1/CO[3]
                         net (fo=1, routed)           0.000    66.546    topview_inst_r/topview_trans_inst0/i___6_i_30__1_n_0
    SLICE_X26Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.663 r  topview_inst_r/topview_trans_inst0/i___7_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    66.663    topview_inst_r/topview_trans_inst0/i___7_i_25__1_n_0
    SLICE_X26Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.780 r  topview_inst_r/topview_trans_inst0/i___8_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    66.780    topview_inst_r/topview_trans_inst0/i___8_i_20__1_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.897 r  topview_inst_r/topview_trans_inst0/i___8_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    66.897    topview_inst_r/topview_trans_inst0/i___8_i_15__1_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.014 r  topview_inst_r/topview_trans_inst0/i___8_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    67.014    topview_inst_r/topview_trans_inst0/i___8_i_10__1_n_0
    SLICE_X26Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.131 r  topview_inst_r/topview_trans_inst0/i___8_i_5__1/CO[3]
                         net (fo=1, routed)           0.009    67.140    topview_inst_r/topview_trans_inst0/i___8_i_5__1_n_0
    SLICE_X26Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.257 r  topview_inst_r/topview_trans_inst0/i___8_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    67.257    topview_inst_r/topview_trans_inst0/i___8_i_2__1_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.414 r  topview_inst_r/topview_trans_inst0/i___8_i_1__1/CO[1]
                         net (fo=54, routed)          0.683    68.096    topview_inst_r/topview_trans_inst0/h11[8]
    SLICE_X26Y27         LUT4 (Prop_lut4_I0_O)        0.332    68.428 r  topview_inst_r/topview_trans_inst0/i___69/O
                         net (fo=1, routed)           0.000    68.428    topview_inst_r/topview_trans_inst0/i___69_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.961 r  topview_inst_r/topview_trans_inst0/i___4_i_35__1/CO[3]
                         net (fo=1, routed)           0.000    68.961    topview_inst_r/topview_trans_inst0/i___4_i_35__1_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.078 r  topview_inst_r/topview_trans_inst0/i___5_i_30__1/CO[3]
                         net (fo=1, routed)           0.000    69.078    topview_inst_r/topview_trans_inst0/i___5_i_30__1_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.195 r  topview_inst_r/topview_trans_inst0/i___6_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    69.195    topview_inst_r/topview_trans_inst0/i___6_i_25__1_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.312 r  topview_inst_r/topview_trans_inst0/i___7_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    69.312    topview_inst_r/topview_trans_inst0/i___7_i_20__1_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.429 r  topview_inst_r/topview_trans_inst0/i___7_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    69.429    topview_inst_r/topview_trans_inst0/i___7_i_15__1_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.546 r  topview_inst_r/topview_trans_inst0/i___7_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    69.546    topview_inst_r/topview_trans_inst0/i___7_i_10__1_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.663 r  topview_inst_r/topview_trans_inst0/i___7_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    69.663    topview_inst_r/topview_trans_inst0/i___7_i_5__1_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.780 r  topview_inst_r/topview_trans_inst0/i___7_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    69.780    topview_inst_r/topview_trans_inst0/i___7_i_2__1_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.937 r  topview_inst_r/topview_trans_inst0/i___7_i_1__1/CO[1]
                         net (fo=54, routed)          1.183    71.121    topview_inst_r/topview_trans_inst0/h11[7]
    SLICE_X25Y25         LUT4 (Prop_lut4_I0_O)        0.332    71.453 r  topview_inst_r/topview_trans_inst0/i___68/O
                         net (fo=1, routed)           0.000    71.453    topview_inst_r/topview_trans_inst0/i___68_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.003 r  topview_inst_r/topview_trans_inst0/i___3_i_35__1/CO[3]
                         net (fo=1, routed)           0.000    72.003    topview_inst_r/topview_trans_inst0/i___3_i_35__1_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.117 r  topview_inst_r/topview_trans_inst0/i___4_i_30__1/CO[3]
                         net (fo=1, routed)           0.000    72.117    topview_inst_r/topview_trans_inst0/i___4_i_30__1_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.231 r  topview_inst_r/topview_trans_inst0/i___5_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    72.231    topview_inst_r/topview_trans_inst0/i___5_i_25__1_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.345 r  topview_inst_r/topview_trans_inst0/i___6_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    72.345    topview_inst_r/topview_trans_inst0/i___6_i_20__1_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.459 r  topview_inst_r/topview_trans_inst0/i___6_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    72.459    topview_inst_r/topview_trans_inst0/i___6_i_15__1_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.573 r  topview_inst_r/topview_trans_inst0/i___6_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    72.573    topview_inst_r/topview_trans_inst0/i___6_i_10__1_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.687 r  topview_inst_r/topview_trans_inst0/i___6_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    72.687    topview_inst_r/topview_trans_inst0/i___6_i_5__1_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.801 r  topview_inst_r/topview_trans_inst0/i___6_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    72.801    topview_inst_r/topview_trans_inst0/i___6_i_2__1_n_0
    SLICE_X25Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.958 r  topview_inst_r/topview_trans_inst0/i___6_i_1__1/CO[1]
                         net (fo=54, routed)          1.103    74.060    topview_inst_r/topview_trans_inst0/h11[6]
    SLICE_X23Y30         LUT4 (Prop_lut4_I0_O)        0.329    74.389 r  topview_inst_r/topview_trans_inst0/i___67/O
                         net (fo=1, routed)           0.000    74.389    topview_inst_r/topview_trans_inst0/i___67_n_0
    SLICE_X23Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.939 r  topview_inst_r/topview_trans_inst0/i___2_i_35__1/CO[3]
                         net (fo=1, routed)           0.000    74.939    topview_inst_r/topview_trans_inst0/i___2_i_35__1_n_0
    SLICE_X23Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.053 r  topview_inst_r/topview_trans_inst0/i___3_i_30__1/CO[3]
                         net (fo=1, routed)           0.000    75.053    topview_inst_r/topview_trans_inst0/i___3_i_30__1_n_0
    SLICE_X23Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.167 r  topview_inst_r/topview_trans_inst0/i___4_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    75.167    topview_inst_r/topview_trans_inst0/i___4_i_25__1_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.281 r  topview_inst_r/topview_trans_inst0/i___5_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    75.281    topview_inst_r/topview_trans_inst0/i___5_i_20__1_n_0
    SLICE_X23Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.395 r  topview_inst_r/topview_trans_inst0/i___5_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    75.395    topview_inst_r/topview_trans_inst0/i___5_i_15__1_n_0
    SLICE_X23Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.509 r  topview_inst_r/topview_trans_inst0/i___5_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    75.509    topview_inst_r/topview_trans_inst0/i___5_i_10__1_n_0
    SLICE_X23Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.623 r  topview_inst_r/topview_trans_inst0/i___5_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    75.623    topview_inst_r/topview_trans_inst0/i___5_i_5__1_n_0
    SLICE_X23Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.737 r  topview_inst_r/topview_trans_inst0/i___5_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    75.737    topview_inst_r/topview_trans_inst0/i___5_i_2__1_n_0
    SLICE_X23Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.894 r  topview_inst_r/topview_trans_inst0/i___5_i_1__1/CO[1]
                         net (fo=54, routed)          0.941    76.835    topview_inst_r/topview_trans_inst0/h11[5]
    SLICE_X21Y33         LUT4 (Prop_lut4_I0_O)        0.329    77.164 r  topview_inst_r/topview_trans_inst0/i___66/O
                         net (fo=1, routed)           0.000    77.164    topview_inst_r/topview_trans_inst0/i___66_n_0
    SLICE_X21Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.714 r  topview_inst_r/topview_trans_inst0/i___1_i_53__1/CO[3]
                         net (fo=1, routed)           0.000    77.714    topview_inst_r/topview_trans_inst0/i___1_i_53__1_n_0
    SLICE_X21Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.828 r  topview_inst_r/topview_trans_inst0/i___2_i_30__1/CO[3]
                         net (fo=1, routed)           0.000    77.828    topview_inst_r/topview_trans_inst0/i___2_i_30__1_n_0
    SLICE_X21Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.942 r  topview_inst_r/topview_trans_inst0/i___3_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    77.942    topview_inst_r/topview_trans_inst0/i___3_i_25__1_n_0
    SLICE_X21Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.056 r  topview_inst_r/topview_trans_inst0/i___4_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    78.056    topview_inst_r/topview_trans_inst0/i___4_i_20__1_n_0
    SLICE_X21Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.170 r  topview_inst_r/topview_trans_inst0/i___4_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    78.170    topview_inst_r/topview_trans_inst0/i___4_i_15__1_n_0
    SLICE_X21Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.284 r  topview_inst_r/topview_trans_inst0/i___4_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    78.284    topview_inst_r/topview_trans_inst0/i___4_i_10__1_n_0
    SLICE_X21Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.398 r  topview_inst_r/topview_trans_inst0/i___4_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    78.398    topview_inst_r/topview_trans_inst0/i___4_i_5__1_n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.512 r  topview_inst_r/topview_trans_inst0/i___4_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    78.512    topview_inst_r/topview_trans_inst0/i___4_i_2__1_n_0
    SLICE_X21Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.669 r  topview_inst_r/topview_trans_inst0/i___4_i_1__1/CO[1]
                         net (fo=54, routed)          1.026    79.695    topview_inst_r/topview_trans_inst0/h11[4]
    SLICE_X18Y30         LUT4 (Prop_lut4_I0_O)        0.329    80.024 r  topview_inst_r/topview_trans_inst0/i___65/O
                         net (fo=1, routed)           0.000    80.024    topview_inst_r/topview_trans_inst0/i___65_n_0
    SLICE_X18Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.557 r  topview_inst_r/topview_trans_inst0/i___1_i_48__1/CO[3]
                         net (fo=1, routed)           0.000    80.557    topview_inst_r/topview_trans_inst0/i___1_i_48__1_n_0
    SLICE_X18Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.674 r  topview_inst_r/topview_trans_inst0/i___1_i_37__1/CO[3]
                         net (fo=1, routed)           0.000    80.674    topview_inst_r/topview_trans_inst0/i___1_i_37__1_n_0
    SLICE_X18Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.791 r  topview_inst_r/topview_trans_inst0/i___2_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    80.791    topview_inst_r/topview_trans_inst0/i___2_i_25__1_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.908 r  topview_inst_r/topview_trans_inst0/i___3_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    80.908    topview_inst_r/topview_trans_inst0/i___3_i_20__1_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.025 r  topview_inst_r/topview_trans_inst0/i___3_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    81.025    topview_inst_r/topview_trans_inst0/i___3_i_15__1_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.142 r  topview_inst_r/topview_trans_inst0/i___3_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    81.142    topview_inst_r/topview_trans_inst0/i___3_i_10__1_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.259 r  topview_inst_r/topview_trans_inst0/i___3_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    81.259    topview_inst_r/topview_trans_inst0/i___3_i_5__1_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.376 r  topview_inst_r/topview_trans_inst0/i___3_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    81.376    topview_inst_r/topview_trans_inst0/i___3_i_2__1_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.533 r  topview_inst_r/topview_trans_inst0/i___3_i_1__1/CO[1]
                         net (fo=54, routed)          0.940    82.473    topview_inst_r/topview_trans_inst0/h11[3]
    SLICE_X17Y33         LUT4 (Prop_lut4_I0_O)        0.332    82.805 r  topview_inst_r/topview_trans_inst0/i___64/O
                         net (fo=1, routed)           0.000    82.805    topview_inst_r/topview_trans_inst0/i___64_n_0
    SLICE_X17Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.355 r  topview_inst_r/topview_trans_inst0/i___1_i_43__1/CO[3]
                         net (fo=1, routed)           0.000    83.355    topview_inst_r/topview_trans_inst0/i___1_i_43__1_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.469 r  topview_inst_r/topview_trans_inst0/i___1_i_32__1/CO[3]
                         net (fo=1, routed)           0.000    83.469    topview_inst_r/topview_trans_inst0/i___1_i_32__1_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.583 r  topview_inst_r/topview_trans_inst0/i___1_i_26__1/CO[3]
                         net (fo=1, routed)           0.000    83.583    topview_inst_r/topview_trans_inst0/i___1_i_26__1_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.697 r  topview_inst_r/topview_trans_inst0/i___2_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    83.697    topview_inst_r/topview_trans_inst0/i___2_i_20__1_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.811 r  topview_inst_r/topview_trans_inst0/i___2_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    83.811    topview_inst_r/topview_trans_inst0/i___2_i_15__1_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.925 r  topview_inst_r/topview_trans_inst0/i___2_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    83.925    topview_inst_r/topview_trans_inst0/i___2_i_10__1_n_0
    SLICE_X17Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.039 r  topview_inst_r/topview_trans_inst0/i___2_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    84.039    topview_inst_r/topview_trans_inst0/i___2_i_5__1_n_0
    SLICE_X17Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.153 r  topview_inst_r/topview_trans_inst0/i___2_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    84.153    topview_inst_r/topview_trans_inst0/i___2_i_2__1_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.310 r  topview_inst_r/topview_trans_inst0/i___2_i_1__1/CO[1]
                         net (fo=54, routed)          0.881    85.191    topview_inst_r/topview_trans_inst0/h11[2]
    SLICE_X16Y38         LUT4 (Prop_lut4_I0_O)        0.329    85.520 r  topview_inst_r/topview_trans_inst0/i___63/O
                         net (fo=1, routed)           0.000    85.520    topview_inst_r/topview_trans_inst0/i___63_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.053 r  topview_inst_r/topview_trans_inst0/i___1_i_42__1/CO[3]
                         net (fo=1, routed)           0.000    86.053    topview_inst_r/topview_trans_inst0/i___1_i_42__1_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.170 r  topview_inst_r/topview_trans_inst0/i___1_i_31__1/CO[3]
                         net (fo=1, routed)           0.000    86.170    topview_inst_r/topview_trans_inst0/i___1_i_31__1_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.287 r  topview_inst_r/topview_trans_inst0/i___1_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    86.287    topview_inst_r/topview_trans_inst0/i___1_i_25__1_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.404 r  topview_inst_r/topview_trans_inst0/i___1_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    86.404    topview_inst_r/topview_trans_inst0/i___1_i_20__1_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.521 r  topview_inst_r/topview_trans_inst0/i___1_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    86.521    topview_inst_r/topview_trans_inst0/i___1_i_15__1_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.638 r  topview_inst_r/topview_trans_inst0/i___1_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    86.638    topview_inst_r/topview_trans_inst0/i___1_i_10__1_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.755 r  topview_inst_r/topview_trans_inst0/i___1_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    86.755    topview_inst_r/topview_trans_inst0/i___1_i_5__1_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.872 r  topview_inst_r/topview_trans_inst0/i___1_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    86.872    topview_inst_r/topview_trans_inst0/i___1_i_2__1_n_0
    SLICE_X16Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.029 r  topview_inst_r/topview_trans_inst0/i___1_i_1__1/CO[1]
                         net (fo=54, routed)          1.090    88.118    topview_inst_r/topview_trans_inst0/h11[1]
    SLICE_X15Y36         LUT3 (Prop_lut3_I0_O)        0.332    88.450 r  topview_inst_r/topview_trans_inst0/i___124_i_42__1/O
                         net (fo=1, routed)           0.000    88.450    topview_inst_r/topview_trans_inst0/i___124_i_42__1_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.000 r  topview_inst_r/topview_trans_inst0/i___124_i_34__1/CO[3]
                         net (fo=1, routed)           0.000    89.000    topview_inst_r/topview_trans_inst0/i___124_i_34__1_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.114 r  topview_inst_r/topview_trans_inst0/i___124_i_29__1/CO[3]
                         net (fo=1, routed)           0.000    89.114    topview_inst_r/topview_trans_inst0/i___124_i_29__1_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.228 r  topview_inst_r/topview_trans_inst0/i___124_i_24__1/CO[3]
                         net (fo=1, routed)           0.000    89.228    topview_inst_r/topview_trans_inst0/i___124_i_24__1_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.342 r  topview_inst_r/topview_trans_inst0/i___124_i_19__1/CO[3]
                         net (fo=1, routed)           0.000    89.342    topview_inst_r/topview_trans_inst0/i___124_i_19__1_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.456 r  topview_inst_r/topview_trans_inst0/i___124_i_14__1/CO[3]
                         net (fo=1, routed)           0.000    89.456    topview_inst_r/topview_trans_inst0/i___124_i_14__1_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.570 r  topview_inst_r/topview_trans_inst0/i___124_i_9__1/CO[3]
                         net (fo=1, routed)           0.000    89.570    topview_inst_r/topview_trans_inst0/i___124_i_9__1_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.684 r  topview_inst_r/topview_trans_inst0/i___124_i_4__1/CO[3]
                         net (fo=1, routed)           0.000    89.684    topview_inst_r/topview_trans_inst0/i___124_i_4__1_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.798 r  topview_inst_r/topview_trans_inst0/i___124_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    89.798    topview_inst_r/topview_trans_inst0/i___124_i_2__1_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    90.069 r  topview_inst_r/topview_trans_inst0/i___124_i_1__1/CO[0]
                         net (fo=1, routed)           0.751    90.820    topview_inst_r/topview_trans_inst0/h11[0]
    SLICE_X19Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.905    91.725 r  topview_inst_r/topview_trans_inst0/h1_reg[3]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    91.725    topview_inst_r/topview_trans_inst0/h1_reg[3]_i_1__1_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.839 r  topview_inst_r/topview_trans_inst0/h1_reg[7]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    91.839    topview_inst_r/topview_trans_inst0/h1_reg[7]_i_1__1_n_0
    SLICE_X19Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.953 r  topview_inst_r/topview_trans_inst0/h1_reg[11]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    91.953    topview_inst_r/topview_trans_inst0/h1_reg[11]_i_1__1_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.067 r  topview_inst_r/topview_trans_inst0/h1_reg[15]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    92.067    topview_inst_r/topview_trans_inst0/h1_reg[15]_i_1__1_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.181 r  topview_inst_r/topview_trans_inst0/h1_reg[19]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    92.181    topview_inst_r/topview_trans_inst0/h1_reg[19]_i_1__1_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.295 r  topview_inst_r/topview_trans_inst0/h1_reg[23]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    92.295    topview_inst_r/topview_trans_inst0/h1_reg[23]_i_1__1_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    92.518 r  topview_inst_r/topview_trans_inst0/h1_reg[27]_i_1__1/O[0]
                         net (fo=1, routed)           0.000    92.518    topview_inst_r/topview_trans_inst0/p_0_in[24]
    SLICE_X19Y45         FDRE                                         r  topview_inst_r/topview_trans_inst0/h1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    83.333 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.612    84.946    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    81.520 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    83.245    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.336 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=3457, routed)        1.577    84.914    topview_inst_r/topview_trans_inst0/clk_out2
    SLICE_X19Y45         FDRE                                         r  topview_inst_r/topview_trans_inst0/h1_reg[24]/C
                         clock pessimism              0.115    85.028    
                         clock uncertainty           -0.184    84.844    
    SLICE_X19Y45         FDRE (Setup_fdre_C_D)        0.062    84.906    topview_inst_r/topview_trans_inst0/h1_reg[24]
  -------------------------------------------------------------------
                         required time                         84.906    
                         arrival time                         -92.518    
  -------------------------------------------------------------------
                         slack                                 -7.612    

Slack (VIOLATED) :        -7.609ns  (required time - arrival time)
  Source:                 topview_inst_r/topview_trans_inst0/g0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            topview_inst_r/topview_trans_inst0/h1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out2_clk_wiz_0 rise@83.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        90.767ns  (logic 56.686ns (62.452%)  route 34.081ns (37.548%))
  Logic Levels:           286  (CARRY4=253 LUT1=1 LUT2=1 LUT3=15 LUT4=16)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.580ns = ( 84.914 - 83.333 ) 
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.806     1.806    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=3457, routed)        1.745     1.748    topview_inst_r/topview_trans_inst0/clk_out2
    SLICE_X18Y16         FDRE                                         r  topview_inst_r/topview_trans_inst0/g0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y16         FDRE (Prop_fdre_C_Q)         0.518     2.266 f  topview_inst_r/topview_trans_inst0/g0_reg[3]/Q
                         net (fo=69, routed)          0.347     2.613    topview_inst_r/topview_trans_inst0/g0_reg__0[3]
    SLICE_X18Y17         LUT1 (Prop_lut1_I0_O)        0.124     2.737 r  topview_inst_r/topview_trans_inst0/i___63_i_2__1/O
                         net (fo=1, routed)           0.333     3.070    topview_inst_r/topview_trans_inst0/i___63_i_2__1_n_0
    SLICE_X19Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.650 r  topview_inst_r/topview_trans_inst0/i___63_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     3.650    topview_inst_r/topview_trans_inst0/i___63_i_1__1_n_0
    SLICE_X19Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.764 r  topview_inst_r/topview_trans_inst0/i___67_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     3.764    topview_inst_r/topview_trans_inst0/i___67_i_1__1_n_0
    SLICE_X19Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.878 r  topview_inst_r/topview_trans_inst0/i___71_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     3.878    topview_inst_r/topview_trans_inst0/i___71_i_1__1_n_0
    SLICE_X19Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.992 r  topview_inst_r/topview_trans_inst0/i___75_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     3.992    topview_inst_r/topview_trans_inst0/i___75_i_1__1_n_0
    SLICE_X19Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.220 f  topview_inst_r/topview_trans_inst0/i___79_i_1__1/CO[2]
                         net (fo=25, routed)          0.707     4.927    topview_inst_r/topview_trans_inst0/i___79_i_1__1_n_1
    SLICE_X8Y22          LUT2 (Prop_lut2_I1_O)        0.313     5.240 r  topview_inst_r/topview_trans_inst0/i___31_i_29__1/O
                         net (fo=1, routed)           0.000     5.240    topview_inst_r/topview_trans_inst0/i___31_i_29__1_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.753 r  topview_inst_r/topview_trans_inst0/i___31_i_16__1/CO[3]
                         net (fo=1, routed)           0.000     5.753    topview_inst_r/topview_trans_inst0/i___31_i_16__1_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.870 r  topview_inst_r/topview_trans_inst0/i___31_i_7__1/CO[3]
                         net (fo=1, routed)           0.000     5.870    topview_inst_r/topview_trans_inst0/i___31_i_7__1_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.987 r  topview_inst_r/topview_trans_inst0/i___31_i_2__1/CO[3]
                         net (fo=1, routed)           0.009     5.996    topview_inst_r/topview_trans_inst0/i___31_i_2__1_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.225 r  topview_inst_r/topview_trans_inst0/i___31_i_1__1/CO[2]
                         net (fo=18, routed)          0.812     7.037    topview_inst_r/topview_trans_inst0/h11[31]
    SLICE_X6Y25          LUT3 (Prop_lut3_I0_O)        0.310     7.347 r  topview_inst_r/topview_trans_inst0/i___100/O
                         net (fo=1, routed)           0.000     7.347    topview_inst_r/topview_trans_inst0/i___100_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.880 r  topview_inst_r/topview_trans_inst0/i___27_i_34__1/CO[3]
                         net (fo=1, routed)           0.000     7.880    topview_inst_r/topview_trans_inst0/i___27_i_34__1_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.997 r  topview_inst_r/topview_trans_inst0/i___28_i_10__1/CO[3]
                         net (fo=1, routed)           0.000     7.997    topview_inst_r/topview_trans_inst0/i___28_i_10__1_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.114 r  topview_inst_r/topview_trans_inst0/i___29_i_4__1/CO[3]
                         net (fo=1, routed)           0.000     8.114    topview_inst_r/topview_trans_inst0/i___29_i_4__1_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.231 r  topview_inst_r/topview_trans_inst0/i___30_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     8.231    topview_inst_r/topview_trans_inst0/i___30_i_2__1_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.485 r  topview_inst_r/topview_trans_inst0/i___30_i_1__1/CO[0]
                         net (fo=20, routed)          1.022     9.507    topview_inst_r/topview_trans_inst0/h11[30]
    SLICE_X10Y27         LUT3 (Prop_lut3_I0_O)        0.367     9.874 r  topview_inst_r/topview_trans_inst0/i___101/O
                         net (fo=1, routed)           0.000     9.874    topview_inst_r/topview_trans_inst0/i___101_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.407 r  topview_inst_r/topview_trans_inst0/i___27_i_29__1/CO[3]
                         net (fo=1, routed)           0.000    10.407    topview_inst_r/topview_trans_inst0/i___27_i_29__1_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.524 r  topview_inst_r/topview_trans_inst0/i___27_i_18__1/CO[3]
                         net (fo=1, routed)           0.000    10.524    topview_inst_r/topview_trans_inst0/i___27_i_18__1_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.641 r  topview_inst_r/topview_trans_inst0/i___28_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    10.641    topview_inst_r/topview_trans_inst0/i___28_i_5__1_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.758 r  topview_inst_r/topview_trans_inst0/i___29_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.758    topview_inst_r/topview_trans_inst0/i___29_i_2__1_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.915 r  topview_inst_r/topview_trans_inst0/i___29_i_1__1/CO[1]
                         net (fo=22, routed)          0.884    11.798    topview_inst_r/topview_trans_inst0/h11[29]
    SLICE_X8Y26          LUT3 (Prop_lut3_I0_O)        0.332    12.130 r  topview_inst_r/topview_trans_inst0/i___102/O
                         net (fo=1, routed)           0.000    12.130    topview_inst_r/topview_trans_inst0/i___102_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.663 r  topview_inst_r/topview_trans_inst0/i___27_i_24__1/CO[3]
                         net (fo=1, routed)           0.000    12.663    topview_inst_r/topview_trans_inst0/i___27_i_24__1_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.780 r  topview_inst_r/topview_trans_inst0/i___27_i_13__1/CO[3]
                         net (fo=1, routed)           0.000    12.780    topview_inst_r/topview_trans_inst0/i___27_i_13__1_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.897 r  topview_inst_r/topview_trans_inst0/i___27_i_7__1/CO[3]
                         net (fo=1, routed)           0.000    12.897    topview_inst_r/topview_trans_inst0/i___27_i_7__1_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.014 r  topview_inst_r/topview_trans_inst0/i___28_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    13.014    topview_inst_r/topview_trans_inst0/i___28_i_2__1_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.243 r  topview_inst_r/topview_trans_inst0/i___28_i_1__1/CO[2]
                         net (fo=24, routed)          1.065    14.309    topview_inst_r/topview_trans_inst0/h11[28]
    SLICE_X11Y20         LUT3 (Prop_lut3_I0_O)        0.310    14.619 r  topview_inst_r/topview_trans_inst0/i___103/O
                         net (fo=1, routed)           0.000    14.619    topview_inst_r/topview_trans_inst0/i___103_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.169 r  topview_inst_r/topview_trans_inst0/i___27_i_23__1/CO[3]
                         net (fo=1, routed)           0.000    15.169    topview_inst_r/topview_trans_inst0/i___27_i_23__1_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.283 r  topview_inst_r/topview_trans_inst0/i___27_i_12__1/CO[3]
                         net (fo=1, routed)           0.000    15.283    topview_inst_r/topview_trans_inst0/i___27_i_12__1_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.397 r  topview_inst_r/topview_trans_inst0/i___27_i_6__1/CO[3]
                         net (fo=1, routed)           0.000    15.397    topview_inst_r/topview_trans_inst0/i___27_i_6__1_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.511 r  topview_inst_r/topview_trans_inst0/i___27_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    15.511    topview_inst_r/topview_trans_inst0/i___27_i_2__1_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.625 r  topview_inst_r/topview_trans_inst0/i___27_i_1__1/CO[3]
                         net (fo=26, routed)          1.182    16.807    topview_inst_r/topview_trans_inst0/h11[27]
    SLICE_X10Y21         LUT3 (Prop_lut3_I0_O)        0.124    16.931 r  topview_inst_r/topview_trans_inst0/i___104/O
                         net (fo=1, routed)           0.000    16.931    topview_inst_r/topview_trans_inst0/i___104_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.464 r  topview_inst_r/topview_trans_inst0/i___23_i_39__1/CO[3]
                         net (fo=1, routed)           0.000    17.464    topview_inst_r/topview_trans_inst0/i___23_i_39__1_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.581 r  topview_inst_r/topview_trans_inst0/i___24_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    17.581    topview_inst_r/topview_trans_inst0/i___24_i_15__1_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.698 r  topview_inst_r/topview_trans_inst0/i___25_i_9__1/CO[3]
                         net (fo=1, routed)           0.000    17.698    topview_inst_r/topview_trans_inst0/i___25_i_9__1_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.815 r  topview_inst_r/topview_trans_inst0/i___26_i_3__1/CO[3]
                         net (fo=1, routed)           0.009    17.824    topview_inst_r/topview_trans_inst0/i___26_i_3__1_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.941 r  topview_inst_r/topview_trans_inst0/i___26_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    17.941    topview_inst_r/topview_trans_inst0/i___26_i_2__1_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.195 r  topview_inst_r/topview_trans_inst0/i___26_i_1__1/CO[0]
                         net (fo=28, routed)          0.965    19.160    topview_inst_r/topview_trans_inst0/h11[26]
    SLICE_X9Y23          LUT3 (Prop_lut3_I0_O)        0.367    19.527 r  topview_inst_r/topview_trans_inst0/i___105/O
                         net (fo=1, routed)           0.000    19.527    topview_inst_r/topview_trans_inst0/i___105_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.077 r  topview_inst_r/topview_trans_inst0/i___23_i_34__1/CO[3]
                         net (fo=1, routed)           0.000    20.077    topview_inst_r/topview_trans_inst0/i___23_i_34__1_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.191 r  topview_inst_r/topview_trans_inst0/i___23_i_23__1/CO[3]
                         net (fo=1, routed)           0.009    20.200    topview_inst_r/topview_trans_inst0/i___23_i_23__1_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.314 r  topview_inst_r/topview_trans_inst0/i___24_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    20.314    topview_inst_r/topview_trans_inst0/i___24_i_10__1_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.428 r  topview_inst_r/topview_trans_inst0/i___25_i_4__1/CO[3]
                         net (fo=1, routed)           0.000    20.428    topview_inst_r/topview_trans_inst0/i___25_i_4__1_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.542 r  topview_inst_r/topview_trans_inst0/i___25_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    20.542    topview_inst_r/topview_trans_inst0/i___25_i_2__1_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.699 r  topview_inst_r/topview_trans_inst0/i___25_i_1__1/CO[1]
                         net (fo=30, routed)          0.666    21.364    topview_inst_r/topview_trans_inst0/h11[25]
    SLICE_X9Y29          LUT3 (Prop_lut3_I0_O)        0.329    21.693 r  topview_inst_r/topview_trans_inst0/i___106/O
                         net (fo=1, routed)           0.000    21.693    topview_inst_r/topview_trans_inst0/i___106_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.243 r  topview_inst_r/topview_trans_inst0/i___23_i_29__1/CO[3]
                         net (fo=1, routed)           0.000    22.243    topview_inst_r/topview_trans_inst0/i___23_i_29__1_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.357 r  topview_inst_r/topview_trans_inst0/i___23_i_18__1/CO[3]
                         net (fo=1, routed)           0.000    22.357    topview_inst_r/topview_trans_inst0/i___23_i_18__1_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.471 r  topview_inst_r/topview_trans_inst0/i___23_i_12__1/CO[3]
                         net (fo=1, routed)           0.000    22.471    topview_inst_r/topview_trans_inst0/i___23_i_12__1_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.585 r  topview_inst_r/topview_trans_inst0/i___24_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    22.585    topview_inst_r/topview_trans_inst0/i___24_i_5__1_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.699 r  topview_inst_r/topview_trans_inst0/i___24_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    22.699    topview_inst_r/topview_trans_inst0/i___24_i_2__1_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    22.927 r  topview_inst_r/topview_trans_inst0/i___24_i_1__1/CO[2]
                         net (fo=32, routed)          0.893    23.820    topview_inst_r/topview_trans_inst0/h11[24]
    SLICE_X11Y26         LUT3 (Prop_lut3_I0_O)        0.313    24.133 r  topview_inst_r/topview_trans_inst0/i___107/O
                         net (fo=1, routed)           0.000    24.133    topview_inst_r/topview_trans_inst0/i___107_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.683 r  topview_inst_r/topview_trans_inst0/i___23_i_28__1/CO[3]
                         net (fo=1, routed)           0.000    24.683    topview_inst_r/topview_trans_inst0/i___23_i_28__1_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.797 r  topview_inst_r/topview_trans_inst0/i___23_i_17__1/CO[3]
                         net (fo=1, routed)           0.000    24.797    topview_inst_r/topview_trans_inst0/i___23_i_17__1_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.911 r  topview_inst_r/topview_trans_inst0/i___23_i_11__1/CO[3]
                         net (fo=1, routed)           0.000    24.911    topview_inst_r/topview_trans_inst0/i___23_i_11__1_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.025 r  topview_inst_r/topview_trans_inst0/i___23_i_6__1/CO[3]
                         net (fo=1, routed)           0.000    25.025    topview_inst_r/topview_trans_inst0/i___23_i_6__1_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.139 r  topview_inst_r/topview_trans_inst0/i___23_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    25.139    topview_inst_r/topview_trans_inst0/i___23_i_2__1_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.253 r  topview_inst_r/topview_trans_inst0/i___23_i_1__1/CO[3]
                         net (fo=34, routed)          1.227    26.480    topview_inst_r/topview_trans_inst0/h11[23]
    SLICE_X12Y25         LUT3 (Prop_lut3_I0_O)        0.124    26.604 r  topview_inst_r/topview_trans_inst0/i___108/O
                         net (fo=1, routed)           0.000    26.604    topview_inst_r/topview_trans_inst0/i___108_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.137 r  topview_inst_r/topview_trans_inst0/i___19_i_44__1/CO[3]
                         net (fo=1, routed)           0.000    27.137    topview_inst_r/topview_trans_inst0/i___19_i_44__1_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.254 r  topview_inst_r/topview_trans_inst0/i___20_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    27.254    topview_inst_r/topview_trans_inst0/i___20_i_20__1_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.371 r  topview_inst_r/topview_trans_inst0/i___21_i_14__1/CO[3]
                         net (fo=1, routed)           0.000    27.371    topview_inst_r/topview_trans_inst0/i___21_i_14__1_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.488 r  topview_inst_r/topview_trans_inst0/i___22_i_8__1/CO[3]
                         net (fo=1, routed)           0.000    27.488    topview_inst_r/topview_trans_inst0/i___22_i_8__1_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.605 r  topview_inst_r/topview_trans_inst0/i___22_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    27.605    topview_inst_r/topview_trans_inst0/i___22_i_3__1_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.722 r  topview_inst_r/topview_trans_inst0/i___22_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    27.722    topview_inst_r/topview_trans_inst0/i___22_i_2__1_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    27.976 r  topview_inst_r/topview_trans_inst0/i___22_i_1__1/CO[0]
                         net (fo=36, routed)          0.900    28.877    topview_inst_r/topview_trans_inst0/h11[22]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.367    29.244 r  topview_inst_r/topview_trans_inst0/i___109/O
                         net (fo=1, routed)           0.000    29.244    topview_inst_r/topview_trans_inst0/i___109_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.794 r  topview_inst_r/topview_trans_inst0/i___19_i_39__1/CO[3]
                         net (fo=1, routed)           0.000    29.794    topview_inst_r/topview_trans_inst0/i___19_i_39__1_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.908 r  topview_inst_r/topview_trans_inst0/i___19_i_28__1/CO[3]
                         net (fo=1, routed)           0.000    29.908    topview_inst_r/topview_trans_inst0/i___19_i_28__1_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.022 r  topview_inst_r/topview_trans_inst0/i___20_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    30.022    topview_inst_r/topview_trans_inst0/i___20_i_15__1_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.136 r  topview_inst_r/topview_trans_inst0/i___21_i_9__1/CO[3]
                         net (fo=1, routed)           0.000    30.136    topview_inst_r/topview_trans_inst0/i___21_i_9__1_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.250 r  topview_inst_r/topview_trans_inst0/i___21_i_4__1/CO[3]
                         net (fo=1, routed)           0.000    30.250    topview_inst_r/topview_trans_inst0/i___21_i_4__1_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.364 r  topview_inst_r/topview_trans_inst0/i___21_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    30.364    topview_inst_r/topview_trans_inst0/i___21_i_2__1_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.521 r  topview_inst_r/topview_trans_inst0/i___21_i_1__1/CO[1]
                         net (fo=38, routed)          1.049    31.570    topview_inst_r/topview_trans_inst0/h11[21]
    SLICE_X14Y24         LUT3 (Prop_lut3_I0_O)        0.329    31.899 r  topview_inst_r/topview_trans_inst0/i___110/O
                         net (fo=1, routed)           0.000    31.899    topview_inst_r/topview_trans_inst0/i___110_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.432 r  topview_inst_r/topview_trans_inst0/i___19_i_34__1/CO[3]
                         net (fo=1, routed)           0.009    32.441    topview_inst_r/topview_trans_inst0/i___19_i_34__1_n_0
    SLICE_X14Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.558 r  topview_inst_r/topview_trans_inst0/i___19_i_23__1/CO[3]
                         net (fo=1, routed)           0.000    32.558    topview_inst_r/topview_trans_inst0/i___19_i_23__1_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.675 r  topview_inst_r/topview_trans_inst0/i___19_i_17__1/CO[3]
                         net (fo=1, routed)           0.000    32.675    topview_inst_r/topview_trans_inst0/i___19_i_17__1_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.792 r  topview_inst_r/topview_trans_inst0/i___20_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    32.792    topview_inst_r/topview_trans_inst0/i___20_i_10__1_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.909 r  topview_inst_r/topview_trans_inst0/i___20_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    32.909    topview_inst_r/topview_trans_inst0/i___20_i_5__1_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.026 r  topview_inst_r/topview_trans_inst0/i___20_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    33.026    topview_inst_r/topview_trans_inst0/i___20_i_2__1_n_0
    SLICE_X14Y30         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    33.255 r  topview_inst_r/topview_trans_inst0/i___20_i_1__1/CO[2]
                         net (fo=40, routed)          1.070    34.325    topview_inst_r/topview_trans_inst0/h11[20]
    SLICE_X13Y20         LUT3 (Prop_lut3_I0_O)        0.310    34.635 r  topview_inst_r/topview_trans_inst0/i___111/O
                         net (fo=1, routed)           0.000    34.635    topview_inst_r/topview_trans_inst0/i___111_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.185 r  topview_inst_r/topview_trans_inst0/i___19_i_33__1/CO[3]
                         net (fo=1, routed)           0.000    35.185    topview_inst_r/topview_trans_inst0/i___19_i_33__1_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.299 r  topview_inst_r/topview_trans_inst0/i___19_i_22__1/CO[3]
                         net (fo=1, routed)           0.000    35.299    topview_inst_r/topview_trans_inst0/i___19_i_22__1_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.413 r  topview_inst_r/topview_trans_inst0/i___19_i_16__1/CO[3]
                         net (fo=1, routed)           0.000    35.413    topview_inst_r/topview_trans_inst0/i___19_i_16__1_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.527 r  topview_inst_r/topview_trans_inst0/i___19_i_11__1/CO[3]
                         net (fo=1, routed)           0.000    35.527    topview_inst_r/topview_trans_inst0/i___19_i_11__1_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.641 r  topview_inst_r/topview_trans_inst0/i___19_i_6__1/CO[3]
                         net (fo=1, routed)           0.009    35.650    topview_inst_r/topview_trans_inst0/i___19_i_6__1_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.764 r  topview_inst_r/topview_trans_inst0/i___19_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    35.764    topview_inst_r/topview_trans_inst0/i___19_i_2__1_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.878 r  topview_inst_r/topview_trans_inst0/i___19_i_1__1/CO[3]
                         net (fo=42, routed)          1.168    37.046    topview_inst_r/topview_trans_inst0/h11[19]
    SLICE_X15Y22         LUT3 (Prop_lut3_I0_O)        0.124    37.170 r  topview_inst_r/topview_trans_inst0/i___15_i_64__1/O
                         net (fo=1, routed)           0.000    37.170    topview_inst_r/topview_trans_inst0/i___15_i_64__1_n_0
    SLICE_X15Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.571 r  topview_inst_r/topview_trans_inst0/i___15_i_49__1/CO[3]
                         net (fo=1, routed)           0.000    37.571    topview_inst_r/topview_trans_inst0/i___15_i_49__1_n_0
    SLICE_X15Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.685 r  topview_inst_r/topview_trans_inst0/i___16_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    37.685    topview_inst_r/topview_trans_inst0/i___16_i_25__1_n_0
    SLICE_X15Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.799 r  topview_inst_r/topview_trans_inst0/i___17_i_19__1/CO[3]
                         net (fo=1, routed)           0.009    37.808    topview_inst_r/topview_trans_inst0/i___17_i_19__1_n_0
    SLICE_X15Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.922 r  topview_inst_r/topview_trans_inst0/i___18_i_13__1/CO[3]
                         net (fo=1, routed)           0.000    37.922    topview_inst_r/topview_trans_inst0/i___18_i_13__1_n_0
    SLICE_X15Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.036 r  topview_inst_r/topview_trans_inst0/i___18_i_8__1/CO[3]
                         net (fo=1, routed)           0.000    38.036    topview_inst_r/topview_trans_inst0/i___18_i_8__1_n_0
    SLICE_X15Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.150 r  topview_inst_r/topview_trans_inst0/i___18_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    38.150    topview_inst_r/topview_trans_inst0/i___18_i_3__1_n_0
    SLICE_X15Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.264 r  topview_inst_r/topview_trans_inst0/i___18_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    38.264    topview_inst_r/topview_trans_inst0/i___18_i_2__1_n_0
    SLICE_X15Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.535 r  topview_inst_r/topview_trans_inst0/i___18_i_1__1/CO[0]
                         net (fo=44, routed)          0.919    39.453    topview_inst_r/topview_trans_inst0/h11[18]
    SLICE_X16Y25         LUT4 (Prop_lut4_I0_O)        0.373    39.826 r  topview_inst_r/topview_trans_inst0/i___79/O
                         net (fo=1, routed)           0.000    39.826    topview_inst_r/topview_trans_inst0/i___79_n_0
    SLICE_X16Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.359 r  topview_inst_r/topview_trans_inst0/i___15_i_44__1/CO[3]
                         net (fo=1, routed)           0.000    40.359    topview_inst_r/topview_trans_inst0/i___15_i_44__1_n_0
    SLICE_X16Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.476 r  topview_inst_r/topview_trans_inst0/i___15_i_33__1/CO[3]
                         net (fo=1, routed)           0.000    40.476    topview_inst_r/topview_trans_inst0/i___15_i_33__1_n_0
    SLICE_X16Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.593 r  topview_inst_r/topview_trans_inst0/i___16_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    40.593    topview_inst_r/topview_trans_inst0/i___16_i_20__1_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.710 r  topview_inst_r/topview_trans_inst0/i___17_i_14__1/CO[3]
                         net (fo=1, routed)           0.000    40.710    topview_inst_r/topview_trans_inst0/i___17_i_14__1_n_0
    SLICE_X16Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.827 r  topview_inst_r/topview_trans_inst0/i___17_i_9__1/CO[3]
                         net (fo=1, routed)           0.000    40.827    topview_inst_r/topview_trans_inst0/i___17_i_9__1_n_0
    SLICE_X16Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.944 r  topview_inst_r/topview_trans_inst0/i___17_i_4__1/CO[3]
                         net (fo=1, routed)           0.000    40.944    topview_inst_r/topview_trans_inst0/i___17_i_4__1_n_0
    SLICE_X16Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.061 r  topview_inst_r/topview_trans_inst0/i___17_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    41.061    topview_inst_r/topview_trans_inst0/i___17_i_2__1_n_0
    SLICE_X16Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.218 r  topview_inst_r/topview_trans_inst0/i___17_i_1__1/CO[1]
                         net (fo=46, routed)          1.334    42.552    topview_inst_r/topview_trans_inst0/h11[17]
    SLICE_X16Y17         LUT4 (Prop_lut4_I0_O)        0.332    42.884 r  topview_inst_r/topview_trans_inst0/i___78/O
                         net (fo=1, routed)           0.000    42.884    topview_inst_r/topview_trans_inst0/i___78_n_0
    SLICE_X16Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.417 r  topview_inst_r/topview_trans_inst0/i___15_i_39__1/CO[3]
                         net (fo=1, routed)           0.000    43.417    topview_inst_r/topview_trans_inst0/i___15_i_39__1_n_0
    SLICE_X16Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.534 r  topview_inst_r/topview_trans_inst0/i___15_i_28__1/CO[3]
                         net (fo=1, routed)           0.000    43.534    topview_inst_r/topview_trans_inst0/i___15_i_28__1_n_0
    SLICE_X16Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.651 r  topview_inst_r/topview_trans_inst0/i___15_i_22__1/CO[3]
                         net (fo=1, routed)           0.000    43.651    topview_inst_r/topview_trans_inst0/i___15_i_22__1_n_0
    SLICE_X16Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.768 r  topview_inst_r/topview_trans_inst0/i___16_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    43.768    topview_inst_r/topview_trans_inst0/i___16_i_15__1_n_0
    SLICE_X16Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.885 r  topview_inst_r/topview_trans_inst0/i___16_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    43.885    topview_inst_r/topview_trans_inst0/i___16_i_10__1_n_0
    SLICE_X16Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.002 r  topview_inst_r/topview_trans_inst0/i___16_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    44.002    topview_inst_r/topview_trans_inst0/i___16_i_5__1_n_0
    SLICE_X16Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.119 r  topview_inst_r/topview_trans_inst0/i___16_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    44.119    topview_inst_r/topview_trans_inst0/i___16_i_2__1_n_0
    SLICE_X16Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    44.348 r  topview_inst_r/topview_trans_inst0/i___16_i_1__1/CO[2]
                         net (fo=48, routed)          1.000    45.348    topview_inst_r/topview_trans_inst0/h11[16]
    SLICE_X17Y22         LUT4 (Prop_lut4_I0_O)        0.310    45.658 r  topview_inst_r/topview_trans_inst0/i___15_i_42__1/O
                         net (fo=1, routed)           0.000    45.658    topview_inst_r/topview_trans_inst0/i___15_i_42__1_n_0
    SLICE_X17Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.208 r  topview_inst_r/topview_trans_inst0/i___15_i_27__1/CO[3]
                         net (fo=1, routed)           0.000    46.208    topview_inst_r/topview_trans_inst0/i___15_i_27__1_n_0
    SLICE_X17Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.322 r  topview_inst_r/topview_trans_inst0/i___15_i_21__1/CO[3]
                         net (fo=1, routed)           0.000    46.322    topview_inst_r/topview_trans_inst0/i___15_i_21__1_n_0
    SLICE_X17Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.436 r  topview_inst_r/topview_trans_inst0/i___15_i_16__1/CO[3]
                         net (fo=1, routed)           0.009    46.445    topview_inst_r/topview_trans_inst0/i___15_i_16__1_n_0
    SLICE_X17Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.559 r  topview_inst_r/topview_trans_inst0/i___15_i_11__1/CO[3]
                         net (fo=1, routed)           0.000    46.559    topview_inst_r/topview_trans_inst0/i___15_i_11__1_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.673 r  topview_inst_r/topview_trans_inst0/i___15_i_6__1/CO[3]
                         net (fo=1, routed)           0.000    46.673    topview_inst_r/topview_trans_inst0/i___15_i_6__1_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.787 r  topview_inst_r/topview_trans_inst0/i___15_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    46.787    topview_inst_r/topview_trans_inst0/i___15_i_2__1_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.901 r  topview_inst_r/topview_trans_inst0/i___15_i_1__1/CO[3]
                         net (fo=50, routed)          1.518    48.420    topview_inst_r/topview_trans_inst0/h11[15]
    SLICE_X18Y21         LUT3 (Prop_lut3_I0_O)        0.124    48.544 r  topview_inst_r/topview_trans_inst0/i___11_i_41__1/O
                         net (fo=1, routed)           0.000    48.544    topview_inst_r/topview_trans_inst0/i___11_i_41__1_n_0
    SLICE_X18Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    48.920 r  topview_inst_r/topview_trans_inst0/i___11_i_35__1/CO[3]
                         net (fo=1, routed)           0.000    48.920    topview_inst_r/topview_trans_inst0/i___11_i_35__1_n_0
    SLICE_X18Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.037 r  topview_inst_r/topview_trans_inst0/i___12_i_30__1/CO[3]
                         net (fo=1, routed)           0.000    49.037    topview_inst_r/topview_trans_inst0/i___12_i_30__1_n_0
    SLICE_X18Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.154 r  topview_inst_r/topview_trans_inst0/i___13_i_24__1/CO[3]
                         net (fo=1, routed)           0.000    49.154    topview_inst_r/topview_trans_inst0/i___13_i_24__1_n_0
    SLICE_X18Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.271 r  topview_inst_r/topview_trans_inst0/i___14_i_18__1/CO[3]
                         net (fo=1, routed)           0.009    49.280    topview_inst_r/topview_trans_inst0/i___14_i_18__1_n_0
    SLICE_X18Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.397 r  topview_inst_r/topview_trans_inst0/i___14_i_13__1/CO[3]
                         net (fo=1, routed)           0.000    49.397    topview_inst_r/topview_trans_inst0/i___14_i_13__1_n_0
    SLICE_X18Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.514 r  topview_inst_r/topview_trans_inst0/i___14_i_8__1/CO[3]
                         net (fo=1, routed)           0.000    49.514    topview_inst_r/topview_trans_inst0/i___14_i_8__1_n_0
    SLICE_X18Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.631 r  topview_inst_r/topview_trans_inst0/i___14_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    49.631    topview_inst_r/topview_trans_inst0/i___14_i_3__1_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.748 r  topview_inst_r/topview_trans_inst0/i___14_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    49.748    topview_inst_r/topview_trans_inst0/i___14_i_2__1_n_0
    SLICE_X18Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    50.002 r  topview_inst_r/topview_trans_inst0/i___14_i_1__1/CO[0]
                         net (fo=52, routed)          0.776    50.777    topview_inst_r/topview_trans_inst0/h11[14]
    SLICE_X19Y29         LUT4 (Prop_lut4_I0_O)        0.367    51.144 r  topview_inst_r/topview_trans_inst0/i___75/O
                         net (fo=1, routed)           0.000    51.144    topview_inst_r/topview_trans_inst0/i___75_n_0
    SLICE_X19Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.694 r  topview_inst_r/topview_trans_inst0/i___10_i_35__1/CO[3]
                         net (fo=1, routed)           0.000    51.694    topview_inst_r/topview_trans_inst0/i___10_i_35__1_n_0
    SLICE_X19Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.808 r  topview_inst_r/topview_trans_inst0/i___11_i_30__1/CO[3]
                         net (fo=1, routed)           0.000    51.808    topview_inst_r/topview_trans_inst0/i___11_i_30__1_n_0
    SLICE_X19Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.922 r  topview_inst_r/topview_trans_inst0/i___12_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    51.922    topview_inst_r/topview_trans_inst0/i___12_i_25__1_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.036 r  topview_inst_r/topview_trans_inst0/i___13_i_19__1/CO[3]
                         net (fo=1, routed)           0.000    52.036    topview_inst_r/topview_trans_inst0/i___13_i_19__1_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.150 r  topview_inst_r/topview_trans_inst0/i___13_i_14__1/CO[3]
                         net (fo=1, routed)           0.000    52.150    topview_inst_r/topview_trans_inst0/i___13_i_14__1_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.264 r  topview_inst_r/topview_trans_inst0/i___13_i_9__1/CO[3]
                         net (fo=1, routed)           0.000    52.264    topview_inst_r/topview_trans_inst0/i___13_i_9__1_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.378 r  topview_inst_r/topview_trans_inst0/i___13_i_4__1/CO[3]
                         net (fo=1, routed)           0.000    52.378    topview_inst_r/topview_trans_inst0/i___13_i_4__1_n_0
    SLICE_X19Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.492 r  topview_inst_r/topview_trans_inst0/i___13_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    52.492    topview_inst_r/topview_trans_inst0/i___13_i_2__1_n_0
    SLICE_X19Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.649 r  topview_inst_r/topview_trans_inst0/i___13_i_1__1/CO[1]
                         net (fo=54, routed)          1.168    53.817    topview_inst_r/topview_trans_inst0/h11[13]
    SLICE_X20Y26         LUT4 (Prop_lut4_I0_O)        0.329    54.146 r  topview_inst_r/topview_trans_inst0/i___74/O
                         net (fo=1, routed)           0.000    54.146    topview_inst_r/topview_trans_inst0/i___74_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.679 r  topview_inst_r/topview_trans_inst0/i___9_i_35__1/CO[3]
                         net (fo=1, routed)           0.000    54.679    topview_inst_r/topview_trans_inst0/i___9_i_35__1_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.796 r  topview_inst_r/topview_trans_inst0/i___10_i_30__1/CO[3]
                         net (fo=1, routed)           0.000    54.796    topview_inst_r/topview_trans_inst0/i___10_i_30__1_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.913 r  topview_inst_r/topview_trans_inst0/i___11_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    54.913    topview_inst_r/topview_trans_inst0/i___11_i_25__1_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.030 r  topview_inst_r/topview_trans_inst0/i___12_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    55.030    topview_inst_r/topview_trans_inst0/i___12_i_20__1_n_0
    SLICE_X20Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.147 r  topview_inst_r/topview_trans_inst0/i___12_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    55.147    topview_inst_r/topview_trans_inst0/i___12_i_15__1_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.264 r  topview_inst_r/topview_trans_inst0/i___12_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    55.264    topview_inst_r/topview_trans_inst0/i___12_i_10__1_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.381 r  topview_inst_r/topview_trans_inst0/i___12_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    55.381    topview_inst_r/topview_trans_inst0/i___12_i_5__1_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.498 r  topview_inst_r/topview_trans_inst0/i___12_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    55.498    topview_inst_r/topview_trans_inst0/i___12_i_2__1_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.655 r  topview_inst_r/topview_trans_inst0/i___12_i_1__1/CO[1]
                         net (fo=54, routed)          1.108    56.763    topview_inst_r/topview_trans_inst0/h11[12]
    SLICE_X22Y25         LUT4 (Prop_lut4_I0_O)        0.332    57.095 r  topview_inst_r/topview_trans_inst0/i___73/O
                         net (fo=1, routed)           0.000    57.095    topview_inst_r/topview_trans_inst0/i___73_n_0
    SLICE_X22Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.628 r  topview_inst_r/topview_trans_inst0/i___8_i_35__1/CO[3]
                         net (fo=1, routed)           0.000    57.628    topview_inst_r/topview_trans_inst0/i___8_i_35__1_n_0
    SLICE_X22Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.745 r  topview_inst_r/topview_trans_inst0/i___9_i_30__1/CO[3]
                         net (fo=1, routed)           0.000    57.745    topview_inst_r/topview_trans_inst0/i___9_i_30__1_n_0
    SLICE_X22Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.862 r  topview_inst_r/topview_trans_inst0/i___10_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    57.862    topview_inst_r/topview_trans_inst0/i___10_i_25__1_n_0
    SLICE_X22Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.979 r  topview_inst_r/topview_trans_inst0/i___11_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    57.979    topview_inst_r/topview_trans_inst0/i___11_i_20__1_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.096 r  topview_inst_r/topview_trans_inst0/i___11_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    58.096    topview_inst_r/topview_trans_inst0/i___11_i_15__1_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.213 r  topview_inst_r/topview_trans_inst0/i___11_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    58.213    topview_inst_r/topview_trans_inst0/i___11_i_10__1_n_0
    SLICE_X22Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.330 r  topview_inst_r/topview_trans_inst0/i___11_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    58.330    topview_inst_r/topview_trans_inst0/i___11_i_5__1_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.447 r  topview_inst_r/topview_trans_inst0/i___11_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    58.447    topview_inst_r/topview_trans_inst0/i___11_i_2__1_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.604 r  topview_inst_r/topview_trans_inst0/i___11_i_1__1/CO[1]
                         net (fo=54, routed)          1.114    59.718    topview_inst_r/topview_trans_inst0/h11[11]
    SLICE_X24Y25         LUT4 (Prop_lut4_I0_O)        0.332    60.050 r  topview_inst_r/topview_trans_inst0/i___72/O
                         net (fo=1, routed)           0.000    60.050    topview_inst_r/topview_trans_inst0/i___72_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.600 r  topview_inst_r/topview_trans_inst0/i___7_i_35__1/CO[3]
                         net (fo=1, routed)           0.000    60.600    topview_inst_r/topview_trans_inst0/i___7_i_35__1_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.714 r  topview_inst_r/topview_trans_inst0/i___8_i_30__1/CO[3]
                         net (fo=1, routed)           0.000    60.714    topview_inst_r/topview_trans_inst0/i___8_i_30__1_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.828 r  topview_inst_r/topview_trans_inst0/i___9_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    60.828    topview_inst_r/topview_trans_inst0/i___9_i_25__1_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.942 r  topview_inst_r/topview_trans_inst0/i___10_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    60.942    topview_inst_r/topview_trans_inst0/i___10_i_20__1_n_0
    SLICE_X24Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.056 r  topview_inst_r/topview_trans_inst0/i___10_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    61.056    topview_inst_r/topview_trans_inst0/i___10_i_15__1_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.170 r  topview_inst_r/topview_trans_inst0/i___10_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    61.170    topview_inst_r/topview_trans_inst0/i___10_i_10__1_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.284 r  topview_inst_r/topview_trans_inst0/i___10_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    61.284    topview_inst_r/topview_trans_inst0/i___10_i_5__1_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.398 r  topview_inst_r/topview_trans_inst0/i___10_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    61.398    topview_inst_r/topview_trans_inst0/i___10_i_2__1_n_0
    SLICE_X24Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.555 r  topview_inst_r/topview_trans_inst0/i___10_i_1__1/CO[1]
                         net (fo=54, routed)          1.037    62.593    topview_inst_r/topview_trans_inst0/h11[10]
    SLICE_X27Y24         LUT4 (Prop_lut4_I0_O)        0.329    62.922 r  topview_inst_r/topview_trans_inst0/i___71/O
                         net (fo=1, routed)           0.000    62.922    topview_inst_r/topview_trans_inst0/i___71_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.472 r  topview_inst_r/topview_trans_inst0/i___6_i_35__1/CO[3]
                         net (fo=1, routed)           0.009    63.481    topview_inst_r/topview_trans_inst0/i___6_i_35__1_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.595 r  topview_inst_r/topview_trans_inst0/i___7_i_30__1/CO[3]
                         net (fo=1, routed)           0.000    63.595    topview_inst_r/topview_trans_inst0/i___7_i_30__1_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.709 r  topview_inst_r/topview_trans_inst0/i___8_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    63.709    topview_inst_r/topview_trans_inst0/i___8_i_25__1_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.823 r  topview_inst_r/topview_trans_inst0/i___9_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    63.823    topview_inst_r/topview_trans_inst0/i___9_i_20__1_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.937 r  topview_inst_r/topview_trans_inst0/i___9_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    63.937    topview_inst_r/topview_trans_inst0/i___9_i_15__1_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.051 r  topview_inst_r/topview_trans_inst0/i___9_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    64.051    topview_inst_r/topview_trans_inst0/i___9_i_10__1_n_0
    SLICE_X27Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.165 r  topview_inst_r/topview_trans_inst0/i___9_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    64.165    topview_inst_r/topview_trans_inst0/i___9_i_5__1_n_0
    SLICE_X27Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.279 r  topview_inst_r/topview_trans_inst0/i___9_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    64.279    topview_inst_r/topview_trans_inst0/i___9_i_2__1_n_0
    SLICE_X27Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.436 r  topview_inst_r/topview_trans_inst0/i___9_i_1__1/CO[1]
                         net (fo=54, routed)          1.131    65.567    topview_inst_r/topview_trans_inst0/h11[9]
    SLICE_X26Y18         LUT4 (Prop_lut4_I0_O)        0.329    65.896 r  topview_inst_r/topview_trans_inst0/i___70/O
                         net (fo=1, routed)           0.000    65.896    topview_inst_r/topview_trans_inst0/i___70_n_0
    SLICE_X26Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    66.429 r  topview_inst_r/topview_trans_inst0/i___5_i_35__1/CO[3]
                         net (fo=1, routed)           0.000    66.429    topview_inst_r/topview_trans_inst0/i___5_i_35__1_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.546 r  topview_inst_r/topview_trans_inst0/i___6_i_30__1/CO[3]
                         net (fo=1, routed)           0.000    66.546    topview_inst_r/topview_trans_inst0/i___6_i_30__1_n_0
    SLICE_X26Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.663 r  topview_inst_r/topview_trans_inst0/i___7_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    66.663    topview_inst_r/topview_trans_inst0/i___7_i_25__1_n_0
    SLICE_X26Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.780 r  topview_inst_r/topview_trans_inst0/i___8_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    66.780    topview_inst_r/topview_trans_inst0/i___8_i_20__1_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.897 r  topview_inst_r/topview_trans_inst0/i___8_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    66.897    topview_inst_r/topview_trans_inst0/i___8_i_15__1_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.014 r  topview_inst_r/topview_trans_inst0/i___8_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    67.014    topview_inst_r/topview_trans_inst0/i___8_i_10__1_n_0
    SLICE_X26Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.131 r  topview_inst_r/topview_trans_inst0/i___8_i_5__1/CO[3]
                         net (fo=1, routed)           0.009    67.140    topview_inst_r/topview_trans_inst0/i___8_i_5__1_n_0
    SLICE_X26Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.257 r  topview_inst_r/topview_trans_inst0/i___8_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    67.257    topview_inst_r/topview_trans_inst0/i___8_i_2__1_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.414 r  topview_inst_r/topview_trans_inst0/i___8_i_1__1/CO[1]
                         net (fo=54, routed)          0.683    68.096    topview_inst_r/topview_trans_inst0/h11[8]
    SLICE_X26Y27         LUT4 (Prop_lut4_I0_O)        0.332    68.428 r  topview_inst_r/topview_trans_inst0/i___69/O
                         net (fo=1, routed)           0.000    68.428    topview_inst_r/topview_trans_inst0/i___69_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.961 r  topview_inst_r/topview_trans_inst0/i___4_i_35__1/CO[3]
                         net (fo=1, routed)           0.000    68.961    topview_inst_r/topview_trans_inst0/i___4_i_35__1_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.078 r  topview_inst_r/topview_trans_inst0/i___5_i_30__1/CO[3]
                         net (fo=1, routed)           0.000    69.078    topview_inst_r/topview_trans_inst0/i___5_i_30__1_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.195 r  topview_inst_r/topview_trans_inst0/i___6_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    69.195    topview_inst_r/topview_trans_inst0/i___6_i_25__1_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.312 r  topview_inst_r/topview_trans_inst0/i___7_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    69.312    topview_inst_r/topview_trans_inst0/i___7_i_20__1_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.429 r  topview_inst_r/topview_trans_inst0/i___7_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    69.429    topview_inst_r/topview_trans_inst0/i___7_i_15__1_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.546 r  topview_inst_r/topview_trans_inst0/i___7_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    69.546    topview_inst_r/topview_trans_inst0/i___7_i_10__1_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.663 r  topview_inst_r/topview_trans_inst0/i___7_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    69.663    topview_inst_r/topview_trans_inst0/i___7_i_5__1_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.780 r  topview_inst_r/topview_trans_inst0/i___7_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    69.780    topview_inst_r/topview_trans_inst0/i___7_i_2__1_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.937 r  topview_inst_r/topview_trans_inst0/i___7_i_1__1/CO[1]
                         net (fo=54, routed)          1.183    71.121    topview_inst_r/topview_trans_inst0/h11[7]
    SLICE_X25Y25         LUT4 (Prop_lut4_I0_O)        0.332    71.453 r  topview_inst_r/topview_trans_inst0/i___68/O
                         net (fo=1, routed)           0.000    71.453    topview_inst_r/topview_trans_inst0/i___68_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.003 r  topview_inst_r/topview_trans_inst0/i___3_i_35__1/CO[3]
                         net (fo=1, routed)           0.000    72.003    topview_inst_r/topview_trans_inst0/i___3_i_35__1_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.117 r  topview_inst_r/topview_trans_inst0/i___4_i_30__1/CO[3]
                         net (fo=1, routed)           0.000    72.117    topview_inst_r/topview_trans_inst0/i___4_i_30__1_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.231 r  topview_inst_r/topview_trans_inst0/i___5_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    72.231    topview_inst_r/topview_trans_inst0/i___5_i_25__1_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.345 r  topview_inst_r/topview_trans_inst0/i___6_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    72.345    topview_inst_r/topview_trans_inst0/i___6_i_20__1_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.459 r  topview_inst_r/topview_trans_inst0/i___6_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    72.459    topview_inst_r/topview_trans_inst0/i___6_i_15__1_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.573 r  topview_inst_r/topview_trans_inst0/i___6_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    72.573    topview_inst_r/topview_trans_inst0/i___6_i_10__1_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.687 r  topview_inst_r/topview_trans_inst0/i___6_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    72.687    topview_inst_r/topview_trans_inst0/i___6_i_5__1_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.801 r  topview_inst_r/topview_trans_inst0/i___6_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    72.801    topview_inst_r/topview_trans_inst0/i___6_i_2__1_n_0
    SLICE_X25Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.958 r  topview_inst_r/topview_trans_inst0/i___6_i_1__1/CO[1]
                         net (fo=54, routed)          1.103    74.060    topview_inst_r/topview_trans_inst0/h11[6]
    SLICE_X23Y30         LUT4 (Prop_lut4_I0_O)        0.329    74.389 r  topview_inst_r/topview_trans_inst0/i___67/O
                         net (fo=1, routed)           0.000    74.389    topview_inst_r/topview_trans_inst0/i___67_n_0
    SLICE_X23Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.939 r  topview_inst_r/topview_trans_inst0/i___2_i_35__1/CO[3]
                         net (fo=1, routed)           0.000    74.939    topview_inst_r/topview_trans_inst0/i___2_i_35__1_n_0
    SLICE_X23Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.053 r  topview_inst_r/topview_trans_inst0/i___3_i_30__1/CO[3]
                         net (fo=1, routed)           0.000    75.053    topview_inst_r/topview_trans_inst0/i___3_i_30__1_n_0
    SLICE_X23Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.167 r  topview_inst_r/topview_trans_inst0/i___4_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    75.167    topview_inst_r/topview_trans_inst0/i___4_i_25__1_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.281 r  topview_inst_r/topview_trans_inst0/i___5_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    75.281    topview_inst_r/topview_trans_inst0/i___5_i_20__1_n_0
    SLICE_X23Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.395 r  topview_inst_r/topview_trans_inst0/i___5_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    75.395    topview_inst_r/topview_trans_inst0/i___5_i_15__1_n_0
    SLICE_X23Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.509 r  topview_inst_r/topview_trans_inst0/i___5_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    75.509    topview_inst_r/topview_trans_inst0/i___5_i_10__1_n_0
    SLICE_X23Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.623 r  topview_inst_r/topview_trans_inst0/i___5_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    75.623    topview_inst_r/topview_trans_inst0/i___5_i_5__1_n_0
    SLICE_X23Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.737 r  topview_inst_r/topview_trans_inst0/i___5_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    75.737    topview_inst_r/topview_trans_inst0/i___5_i_2__1_n_0
    SLICE_X23Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.894 r  topview_inst_r/topview_trans_inst0/i___5_i_1__1/CO[1]
                         net (fo=54, routed)          0.941    76.835    topview_inst_r/topview_trans_inst0/h11[5]
    SLICE_X21Y33         LUT4 (Prop_lut4_I0_O)        0.329    77.164 r  topview_inst_r/topview_trans_inst0/i___66/O
                         net (fo=1, routed)           0.000    77.164    topview_inst_r/topview_trans_inst0/i___66_n_0
    SLICE_X21Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.714 r  topview_inst_r/topview_trans_inst0/i___1_i_53__1/CO[3]
                         net (fo=1, routed)           0.000    77.714    topview_inst_r/topview_trans_inst0/i___1_i_53__1_n_0
    SLICE_X21Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.828 r  topview_inst_r/topview_trans_inst0/i___2_i_30__1/CO[3]
                         net (fo=1, routed)           0.000    77.828    topview_inst_r/topview_trans_inst0/i___2_i_30__1_n_0
    SLICE_X21Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.942 r  topview_inst_r/topview_trans_inst0/i___3_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    77.942    topview_inst_r/topview_trans_inst0/i___3_i_25__1_n_0
    SLICE_X21Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.056 r  topview_inst_r/topview_trans_inst0/i___4_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    78.056    topview_inst_r/topview_trans_inst0/i___4_i_20__1_n_0
    SLICE_X21Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.170 r  topview_inst_r/topview_trans_inst0/i___4_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    78.170    topview_inst_r/topview_trans_inst0/i___4_i_15__1_n_0
    SLICE_X21Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.284 r  topview_inst_r/topview_trans_inst0/i___4_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    78.284    topview_inst_r/topview_trans_inst0/i___4_i_10__1_n_0
    SLICE_X21Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.398 r  topview_inst_r/topview_trans_inst0/i___4_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    78.398    topview_inst_r/topview_trans_inst0/i___4_i_5__1_n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.512 r  topview_inst_r/topview_trans_inst0/i___4_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    78.512    topview_inst_r/topview_trans_inst0/i___4_i_2__1_n_0
    SLICE_X21Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.669 r  topview_inst_r/topview_trans_inst0/i___4_i_1__1/CO[1]
                         net (fo=54, routed)          1.026    79.695    topview_inst_r/topview_trans_inst0/h11[4]
    SLICE_X18Y30         LUT4 (Prop_lut4_I0_O)        0.329    80.024 r  topview_inst_r/topview_trans_inst0/i___65/O
                         net (fo=1, routed)           0.000    80.024    topview_inst_r/topview_trans_inst0/i___65_n_0
    SLICE_X18Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.557 r  topview_inst_r/topview_trans_inst0/i___1_i_48__1/CO[3]
                         net (fo=1, routed)           0.000    80.557    topview_inst_r/topview_trans_inst0/i___1_i_48__1_n_0
    SLICE_X18Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.674 r  topview_inst_r/topview_trans_inst0/i___1_i_37__1/CO[3]
                         net (fo=1, routed)           0.000    80.674    topview_inst_r/topview_trans_inst0/i___1_i_37__1_n_0
    SLICE_X18Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.791 r  topview_inst_r/topview_trans_inst0/i___2_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    80.791    topview_inst_r/topview_trans_inst0/i___2_i_25__1_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.908 r  topview_inst_r/topview_trans_inst0/i___3_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    80.908    topview_inst_r/topview_trans_inst0/i___3_i_20__1_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.025 r  topview_inst_r/topview_trans_inst0/i___3_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    81.025    topview_inst_r/topview_trans_inst0/i___3_i_15__1_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.142 r  topview_inst_r/topview_trans_inst0/i___3_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    81.142    topview_inst_r/topview_trans_inst0/i___3_i_10__1_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.259 r  topview_inst_r/topview_trans_inst0/i___3_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    81.259    topview_inst_r/topview_trans_inst0/i___3_i_5__1_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.376 r  topview_inst_r/topview_trans_inst0/i___3_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    81.376    topview_inst_r/topview_trans_inst0/i___3_i_2__1_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.533 r  topview_inst_r/topview_trans_inst0/i___3_i_1__1/CO[1]
                         net (fo=54, routed)          0.940    82.473    topview_inst_r/topview_trans_inst0/h11[3]
    SLICE_X17Y33         LUT4 (Prop_lut4_I0_O)        0.332    82.805 r  topview_inst_r/topview_trans_inst0/i___64/O
                         net (fo=1, routed)           0.000    82.805    topview_inst_r/topview_trans_inst0/i___64_n_0
    SLICE_X17Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.355 r  topview_inst_r/topview_trans_inst0/i___1_i_43__1/CO[3]
                         net (fo=1, routed)           0.000    83.355    topview_inst_r/topview_trans_inst0/i___1_i_43__1_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.469 r  topview_inst_r/topview_trans_inst0/i___1_i_32__1/CO[3]
                         net (fo=1, routed)           0.000    83.469    topview_inst_r/topview_trans_inst0/i___1_i_32__1_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.583 r  topview_inst_r/topview_trans_inst0/i___1_i_26__1/CO[3]
                         net (fo=1, routed)           0.000    83.583    topview_inst_r/topview_trans_inst0/i___1_i_26__1_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.697 r  topview_inst_r/topview_trans_inst0/i___2_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    83.697    topview_inst_r/topview_trans_inst0/i___2_i_20__1_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.811 r  topview_inst_r/topview_trans_inst0/i___2_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    83.811    topview_inst_r/topview_trans_inst0/i___2_i_15__1_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.925 r  topview_inst_r/topview_trans_inst0/i___2_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    83.925    topview_inst_r/topview_trans_inst0/i___2_i_10__1_n_0
    SLICE_X17Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.039 r  topview_inst_r/topview_trans_inst0/i___2_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    84.039    topview_inst_r/topview_trans_inst0/i___2_i_5__1_n_0
    SLICE_X17Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.153 r  topview_inst_r/topview_trans_inst0/i___2_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    84.153    topview_inst_r/topview_trans_inst0/i___2_i_2__1_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.310 r  topview_inst_r/topview_trans_inst0/i___2_i_1__1/CO[1]
                         net (fo=54, routed)          0.881    85.191    topview_inst_r/topview_trans_inst0/h11[2]
    SLICE_X16Y38         LUT4 (Prop_lut4_I0_O)        0.329    85.520 r  topview_inst_r/topview_trans_inst0/i___63/O
                         net (fo=1, routed)           0.000    85.520    topview_inst_r/topview_trans_inst0/i___63_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.053 r  topview_inst_r/topview_trans_inst0/i___1_i_42__1/CO[3]
                         net (fo=1, routed)           0.000    86.053    topview_inst_r/topview_trans_inst0/i___1_i_42__1_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.170 r  topview_inst_r/topview_trans_inst0/i___1_i_31__1/CO[3]
                         net (fo=1, routed)           0.000    86.170    topview_inst_r/topview_trans_inst0/i___1_i_31__1_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.287 r  topview_inst_r/topview_trans_inst0/i___1_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    86.287    topview_inst_r/topview_trans_inst0/i___1_i_25__1_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.404 r  topview_inst_r/topview_trans_inst0/i___1_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    86.404    topview_inst_r/topview_trans_inst0/i___1_i_20__1_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.521 r  topview_inst_r/topview_trans_inst0/i___1_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    86.521    topview_inst_r/topview_trans_inst0/i___1_i_15__1_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.638 r  topview_inst_r/topview_trans_inst0/i___1_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    86.638    topview_inst_r/topview_trans_inst0/i___1_i_10__1_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.755 r  topview_inst_r/topview_trans_inst0/i___1_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    86.755    topview_inst_r/topview_trans_inst0/i___1_i_5__1_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.872 r  topview_inst_r/topview_trans_inst0/i___1_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    86.872    topview_inst_r/topview_trans_inst0/i___1_i_2__1_n_0
    SLICE_X16Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.029 r  topview_inst_r/topview_trans_inst0/i___1_i_1__1/CO[1]
                         net (fo=54, routed)          1.090    88.118    topview_inst_r/topview_trans_inst0/h11[1]
    SLICE_X15Y36         LUT3 (Prop_lut3_I0_O)        0.332    88.450 r  topview_inst_r/topview_trans_inst0/i___124_i_42__1/O
                         net (fo=1, routed)           0.000    88.450    topview_inst_r/topview_trans_inst0/i___124_i_42__1_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.000 r  topview_inst_r/topview_trans_inst0/i___124_i_34__1/CO[3]
                         net (fo=1, routed)           0.000    89.000    topview_inst_r/topview_trans_inst0/i___124_i_34__1_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.114 r  topview_inst_r/topview_trans_inst0/i___124_i_29__1/CO[3]
                         net (fo=1, routed)           0.000    89.114    topview_inst_r/topview_trans_inst0/i___124_i_29__1_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.228 r  topview_inst_r/topview_trans_inst0/i___124_i_24__1/CO[3]
                         net (fo=1, routed)           0.000    89.228    topview_inst_r/topview_trans_inst0/i___124_i_24__1_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.342 r  topview_inst_r/topview_trans_inst0/i___124_i_19__1/CO[3]
                         net (fo=1, routed)           0.000    89.342    topview_inst_r/topview_trans_inst0/i___124_i_19__1_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.456 r  topview_inst_r/topview_trans_inst0/i___124_i_14__1/CO[3]
                         net (fo=1, routed)           0.000    89.456    topview_inst_r/topview_trans_inst0/i___124_i_14__1_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.570 r  topview_inst_r/topview_trans_inst0/i___124_i_9__1/CO[3]
                         net (fo=1, routed)           0.000    89.570    topview_inst_r/topview_trans_inst0/i___124_i_9__1_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.684 r  topview_inst_r/topview_trans_inst0/i___124_i_4__1/CO[3]
                         net (fo=1, routed)           0.000    89.684    topview_inst_r/topview_trans_inst0/i___124_i_4__1_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.798 r  topview_inst_r/topview_trans_inst0/i___124_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    89.798    topview_inst_r/topview_trans_inst0/i___124_i_2__1_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    90.069 r  topview_inst_r/topview_trans_inst0/i___124_i_1__1/CO[0]
                         net (fo=1, routed)           0.751    90.820    topview_inst_r/topview_trans_inst0/h11[0]
    SLICE_X19Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.905    91.725 r  topview_inst_r/topview_trans_inst0/h1_reg[3]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    91.725    topview_inst_r/topview_trans_inst0/h1_reg[3]_i_1__1_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.839 r  topview_inst_r/topview_trans_inst0/h1_reg[7]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    91.839    topview_inst_r/topview_trans_inst0/h1_reg[7]_i_1__1_n_0
    SLICE_X19Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.953 r  topview_inst_r/topview_trans_inst0/h1_reg[11]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    91.953    topview_inst_r/topview_trans_inst0/h1_reg[11]_i_1__1_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.067 r  topview_inst_r/topview_trans_inst0/h1_reg[15]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    92.067    topview_inst_r/topview_trans_inst0/h1_reg[15]_i_1__1_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.181 r  topview_inst_r/topview_trans_inst0/h1_reg[19]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    92.181    topview_inst_r/topview_trans_inst0/h1_reg[19]_i_1__1_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    92.515 r  topview_inst_r/topview_trans_inst0/h1_reg[23]_i_1__1/O[1]
                         net (fo=1, routed)           0.000    92.515    topview_inst_r/topview_trans_inst0/p_0_in[21]
    SLICE_X19Y44         FDRE                                         r  topview_inst_r/topview_trans_inst0/h1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    83.333 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.612    84.946    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    81.520 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    83.245    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.336 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=3457, routed)        1.577    84.914    topview_inst_r/topview_trans_inst0/clk_out2
    SLICE_X19Y44         FDRE                                         r  topview_inst_r/topview_trans_inst0/h1_reg[21]/C
                         clock pessimism              0.115    85.028    
                         clock uncertainty           -0.184    84.844    
    SLICE_X19Y44         FDRE (Setup_fdre_C_D)        0.062    84.906    topview_inst_r/topview_trans_inst0/h1_reg[21]
  -------------------------------------------------------------------
                         required time                         84.906    
                         arrival time                         -92.515    
  -------------------------------------------------------------------
                         slack                                 -7.609    

Slack (VIOLATED) :        -7.588ns  (required time - arrival time)
  Source:                 topview_inst_r/topview_trans_inst0/g0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            topview_inst_r/topview_trans_inst0/h1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out2_clk_wiz_0 rise@83.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        90.746ns  (logic 56.665ns (62.443%)  route 34.081ns (37.557%))
  Logic Levels:           286  (CARRY4=253 LUT1=1 LUT2=1 LUT3=15 LUT4=16)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.580ns = ( 84.914 - 83.333 ) 
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.806     1.806    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=3457, routed)        1.745     1.748    topview_inst_r/topview_trans_inst0/clk_out2
    SLICE_X18Y16         FDRE                                         r  topview_inst_r/topview_trans_inst0/g0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y16         FDRE (Prop_fdre_C_Q)         0.518     2.266 f  topview_inst_r/topview_trans_inst0/g0_reg[3]/Q
                         net (fo=69, routed)          0.347     2.613    topview_inst_r/topview_trans_inst0/g0_reg__0[3]
    SLICE_X18Y17         LUT1 (Prop_lut1_I0_O)        0.124     2.737 r  topview_inst_r/topview_trans_inst0/i___63_i_2__1/O
                         net (fo=1, routed)           0.333     3.070    topview_inst_r/topview_trans_inst0/i___63_i_2__1_n_0
    SLICE_X19Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.650 r  topview_inst_r/topview_trans_inst0/i___63_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     3.650    topview_inst_r/topview_trans_inst0/i___63_i_1__1_n_0
    SLICE_X19Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.764 r  topview_inst_r/topview_trans_inst0/i___67_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     3.764    topview_inst_r/topview_trans_inst0/i___67_i_1__1_n_0
    SLICE_X19Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.878 r  topview_inst_r/topview_trans_inst0/i___71_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     3.878    topview_inst_r/topview_trans_inst0/i___71_i_1__1_n_0
    SLICE_X19Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.992 r  topview_inst_r/topview_trans_inst0/i___75_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     3.992    topview_inst_r/topview_trans_inst0/i___75_i_1__1_n_0
    SLICE_X19Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.220 f  topview_inst_r/topview_trans_inst0/i___79_i_1__1/CO[2]
                         net (fo=25, routed)          0.707     4.927    topview_inst_r/topview_trans_inst0/i___79_i_1__1_n_1
    SLICE_X8Y22          LUT2 (Prop_lut2_I1_O)        0.313     5.240 r  topview_inst_r/topview_trans_inst0/i___31_i_29__1/O
                         net (fo=1, routed)           0.000     5.240    topview_inst_r/topview_trans_inst0/i___31_i_29__1_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.753 r  topview_inst_r/topview_trans_inst0/i___31_i_16__1/CO[3]
                         net (fo=1, routed)           0.000     5.753    topview_inst_r/topview_trans_inst0/i___31_i_16__1_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.870 r  topview_inst_r/topview_trans_inst0/i___31_i_7__1/CO[3]
                         net (fo=1, routed)           0.000     5.870    topview_inst_r/topview_trans_inst0/i___31_i_7__1_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.987 r  topview_inst_r/topview_trans_inst0/i___31_i_2__1/CO[3]
                         net (fo=1, routed)           0.009     5.996    topview_inst_r/topview_trans_inst0/i___31_i_2__1_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.225 r  topview_inst_r/topview_trans_inst0/i___31_i_1__1/CO[2]
                         net (fo=18, routed)          0.812     7.037    topview_inst_r/topview_trans_inst0/h11[31]
    SLICE_X6Y25          LUT3 (Prop_lut3_I0_O)        0.310     7.347 r  topview_inst_r/topview_trans_inst0/i___100/O
                         net (fo=1, routed)           0.000     7.347    topview_inst_r/topview_trans_inst0/i___100_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.880 r  topview_inst_r/topview_trans_inst0/i___27_i_34__1/CO[3]
                         net (fo=1, routed)           0.000     7.880    topview_inst_r/topview_trans_inst0/i___27_i_34__1_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.997 r  topview_inst_r/topview_trans_inst0/i___28_i_10__1/CO[3]
                         net (fo=1, routed)           0.000     7.997    topview_inst_r/topview_trans_inst0/i___28_i_10__1_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.114 r  topview_inst_r/topview_trans_inst0/i___29_i_4__1/CO[3]
                         net (fo=1, routed)           0.000     8.114    topview_inst_r/topview_trans_inst0/i___29_i_4__1_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.231 r  topview_inst_r/topview_trans_inst0/i___30_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     8.231    topview_inst_r/topview_trans_inst0/i___30_i_2__1_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.485 r  topview_inst_r/topview_trans_inst0/i___30_i_1__1/CO[0]
                         net (fo=20, routed)          1.022     9.507    topview_inst_r/topview_trans_inst0/h11[30]
    SLICE_X10Y27         LUT3 (Prop_lut3_I0_O)        0.367     9.874 r  topview_inst_r/topview_trans_inst0/i___101/O
                         net (fo=1, routed)           0.000     9.874    topview_inst_r/topview_trans_inst0/i___101_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.407 r  topview_inst_r/topview_trans_inst0/i___27_i_29__1/CO[3]
                         net (fo=1, routed)           0.000    10.407    topview_inst_r/topview_trans_inst0/i___27_i_29__1_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.524 r  topview_inst_r/topview_trans_inst0/i___27_i_18__1/CO[3]
                         net (fo=1, routed)           0.000    10.524    topview_inst_r/topview_trans_inst0/i___27_i_18__1_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.641 r  topview_inst_r/topview_trans_inst0/i___28_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    10.641    topview_inst_r/topview_trans_inst0/i___28_i_5__1_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.758 r  topview_inst_r/topview_trans_inst0/i___29_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.758    topview_inst_r/topview_trans_inst0/i___29_i_2__1_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.915 r  topview_inst_r/topview_trans_inst0/i___29_i_1__1/CO[1]
                         net (fo=22, routed)          0.884    11.798    topview_inst_r/topview_trans_inst0/h11[29]
    SLICE_X8Y26          LUT3 (Prop_lut3_I0_O)        0.332    12.130 r  topview_inst_r/topview_trans_inst0/i___102/O
                         net (fo=1, routed)           0.000    12.130    topview_inst_r/topview_trans_inst0/i___102_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.663 r  topview_inst_r/topview_trans_inst0/i___27_i_24__1/CO[3]
                         net (fo=1, routed)           0.000    12.663    topview_inst_r/topview_trans_inst0/i___27_i_24__1_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.780 r  topview_inst_r/topview_trans_inst0/i___27_i_13__1/CO[3]
                         net (fo=1, routed)           0.000    12.780    topview_inst_r/topview_trans_inst0/i___27_i_13__1_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.897 r  topview_inst_r/topview_trans_inst0/i___27_i_7__1/CO[3]
                         net (fo=1, routed)           0.000    12.897    topview_inst_r/topview_trans_inst0/i___27_i_7__1_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.014 r  topview_inst_r/topview_trans_inst0/i___28_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    13.014    topview_inst_r/topview_trans_inst0/i___28_i_2__1_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.243 r  topview_inst_r/topview_trans_inst0/i___28_i_1__1/CO[2]
                         net (fo=24, routed)          1.065    14.309    topview_inst_r/topview_trans_inst0/h11[28]
    SLICE_X11Y20         LUT3 (Prop_lut3_I0_O)        0.310    14.619 r  topview_inst_r/topview_trans_inst0/i___103/O
                         net (fo=1, routed)           0.000    14.619    topview_inst_r/topview_trans_inst0/i___103_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.169 r  topview_inst_r/topview_trans_inst0/i___27_i_23__1/CO[3]
                         net (fo=1, routed)           0.000    15.169    topview_inst_r/topview_trans_inst0/i___27_i_23__1_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.283 r  topview_inst_r/topview_trans_inst0/i___27_i_12__1/CO[3]
                         net (fo=1, routed)           0.000    15.283    topview_inst_r/topview_trans_inst0/i___27_i_12__1_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.397 r  topview_inst_r/topview_trans_inst0/i___27_i_6__1/CO[3]
                         net (fo=1, routed)           0.000    15.397    topview_inst_r/topview_trans_inst0/i___27_i_6__1_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.511 r  topview_inst_r/topview_trans_inst0/i___27_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    15.511    topview_inst_r/topview_trans_inst0/i___27_i_2__1_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.625 r  topview_inst_r/topview_trans_inst0/i___27_i_1__1/CO[3]
                         net (fo=26, routed)          1.182    16.807    topview_inst_r/topview_trans_inst0/h11[27]
    SLICE_X10Y21         LUT3 (Prop_lut3_I0_O)        0.124    16.931 r  topview_inst_r/topview_trans_inst0/i___104/O
                         net (fo=1, routed)           0.000    16.931    topview_inst_r/topview_trans_inst0/i___104_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.464 r  topview_inst_r/topview_trans_inst0/i___23_i_39__1/CO[3]
                         net (fo=1, routed)           0.000    17.464    topview_inst_r/topview_trans_inst0/i___23_i_39__1_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.581 r  topview_inst_r/topview_trans_inst0/i___24_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    17.581    topview_inst_r/topview_trans_inst0/i___24_i_15__1_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.698 r  topview_inst_r/topview_trans_inst0/i___25_i_9__1/CO[3]
                         net (fo=1, routed)           0.000    17.698    topview_inst_r/topview_trans_inst0/i___25_i_9__1_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.815 r  topview_inst_r/topview_trans_inst0/i___26_i_3__1/CO[3]
                         net (fo=1, routed)           0.009    17.824    topview_inst_r/topview_trans_inst0/i___26_i_3__1_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.941 r  topview_inst_r/topview_trans_inst0/i___26_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    17.941    topview_inst_r/topview_trans_inst0/i___26_i_2__1_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.195 r  topview_inst_r/topview_trans_inst0/i___26_i_1__1/CO[0]
                         net (fo=28, routed)          0.965    19.160    topview_inst_r/topview_trans_inst0/h11[26]
    SLICE_X9Y23          LUT3 (Prop_lut3_I0_O)        0.367    19.527 r  topview_inst_r/topview_trans_inst0/i___105/O
                         net (fo=1, routed)           0.000    19.527    topview_inst_r/topview_trans_inst0/i___105_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.077 r  topview_inst_r/topview_trans_inst0/i___23_i_34__1/CO[3]
                         net (fo=1, routed)           0.000    20.077    topview_inst_r/topview_trans_inst0/i___23_i_34__1_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.191 r  topview_inst_r/topview_trans_inst0/i___23_i_23__1/CO[3]
                         net (fo=1, routed)           0.009    20.200    topview_inst_r/topview_trans_inst0/i___23_i_23__1_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.314 r  topview_inst_r/topview_trans_inst0/i___24_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    20.314    topview_inst_r/topview_trans_inst0/i___24_i_10__1_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.428 r  topview_inst_r/topview_trans_inst0/i___25_i_4__1/CO[3]
                         net (fo=1, routed)           0.000    20.428    topview_inst_r/topview_trans_inst0/i___25_i_4__1_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.542 r  topview_inst_r/topview_trans_inst0/i___25_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    20.542    topview_inst_r/topview_trans_inst0/i___25_i_2__1_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.699 r  topview_inst_r/topview_trans_inst0/i___25_i_1__1/CO[1]
                         net (fo=30, routed)          0.666    21.364    topview_inst_r/topview_trans_inst0/h11[25]
    SLICE_X9Y29          LUT3 (Prop_lut3_I0_O)        0.329    21.693 r  topview_inst_r/topview_trans_inst0/i___106/O
                         net (fo=1, routed)           0.000    21.693    topview_inst_r/topview_trans_inst0/i___106_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.243 r  topview_inst_r/topview_trans_inst0/i___23_i_29__1/CO[3]
                         net (fo=1, routed)           0.000    22.243    topview_inst_r/topview_trans_inst0/i___23_i_29__1_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.357 r  topview_inst_r/topview_trans_inst0/i___23_i_18__1/CO[3]
                         net (fo=1, routed)           0.000    22.357    topview_inst_r/topview_trans_inst0/i___23_i_18__1_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.471 r  topview_inst_r/topview_trans_inst0/i___23_i_12__1/CO[3]
                         net (fo=1, routed)           0.000    22.471    topview_inst_r/topview_trans_inst0/i___23_i_12__1_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.585 r  topview_inst_r/topview_trans_inst0/i___24_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    22.585    topview_inst_r/topview_trans_inst0/i___24_i_5__1_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.699 r  topview_inst_r/topview_trans_inst0/i___24_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    22.699    topview_inst_r/topview_trans_inst0/i___24_i_2__1_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    22.927 r  topview_inst_r/topview_trans_inst0/i___24_i_1__1/CO[2]
                         net (fo=32, routed)          0.893    23.820    topview_inst_r/topview_trans_inst0/h11[24]
    SLICE_X11Y26         LUT3 (Prop_lut3_I0_O)        0.313    24.133 r  topview_inst_r/topview_trans_inst0/i___107/O
                         net (fo=1, routed)           0.000    24.133    topview_inst_r/topview_trans_inst0/i___107_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.683 r  topview_inst_r/topview_trans_inst0/i___23_i_28__1/CO[3]
                         net (fo=1, routed)           0.000    24.683    topview_inst_r/topview_trans_inst0/i___23_i_28__1_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.797 r  topview_inst_r/topview_trans_inst0/i___23_i_17__1/CO[3]
                         net (fo=1, routed)           0.000    24.797    topview_inst_r/topview_trans_inst0/i___23_i_17__1_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.911 r  topview_inst_r/topview_trans_inst0/i___23_i_11__1/CO[3]
                         net (fo=1, routed)           0.000    24.911    topview_inst_r/topview_trans_inst0/i___23_i_11__1_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.025 r  topview_inst_r/topview_trans_inst0/i___23_i_6__1/CO[3]
                         net (fo=1, routed)           0.000    25.025    topview_inst_r/topview_trans_inst0/i___23_i_6__1_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.139 r  topview_inst_r/topview_trans_inst0/i___23_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    25.139    topview_inst_r/topview_trans_inst0/i___23_i_2__1_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.253 r  topview_inst_r/topview_trans_inst0/i___23_i_1__1/CO[3]
                         net (fo=34, routed)          1.227    26.480    topview_inst_r/topview_trans_inst0/h11[23]
    SLICE_X12Y25         LUT3 (Prop_lut3_I0_O)        0.124    26.604 r  topview_inst_r/topview_trans_inst0/i___108/O
                         net (fo=1, routed)           0.000    26.604    topview_inst_r/topview_trans_inst0/i___108_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.137 r  topview_inst_r/topview_trans_inst0/i___19_i_44__1/CO[3]
                         net (fo=1, routed)           0.000    27.137    topview_inst_r/topview_trans_inst0/i___19_i_44__1_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.254 r  topview_inst_r/topview_trans_inst0/i___20_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    27.254    topview_inst_r/topview_trans_inst0/i___20_i_20__1_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.371 r  topview_inst_r/topview_trans_inst0/i___21_i_14__1/CO[3]
                         net (fo=1, routed)           0.000    27.371    topview_inst_r/topview_trans_inst0/i___21_i_14__1_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.488 r  topview_inst_r/topview_trans_inst0/i___22_i_8__1/CO[3]
                         net (fo=1, routed)           0.000    27.488    topview_inst_r/topview_trans_inst0/i___22_i_8__1_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.605 r  topview_inst_r/topview_trans_inst0/i___22_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    27.605    topview_inst_r/topview_trans_inst0/i___22_i_3__1_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.722 r  topview_inst_r/topview_trans_inst0/i___22_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    27.722    topview_inst_r/topview_trans_inst0/i___22_i_2__1_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    27.976 r  topview_inst_r/topview_trans_inst0/i___22_i_1__1/CO[0]
                         net (fo=36, routed)          0.900    28.877    topview_inst_r/topview_trans_inst0/h11[22]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.367    29.244 r  topview_inst_r/topview_trans_inst0/i___109/O
                         net (fo=1, routed)           0.000    29.244    topview_inst_r/topview_trans_inst0/i___109_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.794 r  topview_inst_r/topview_trans_inst0/i___19_i_39__1/CO[3]
                         net (fo=1, routed)           0.000    29.794    topview_inst_r/topview_trans_inst0/i___19_i_39__1_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.908 r  topview_inst_r/topview_trans_inst0/i___19_i_28__1/CO[3]
                         net (fo=1, routed)           0.000    29.908    topview_inst_r/topview_trans_inst0/i___19_i_28__1_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.022 r  topview_inst_r/topview_trans_inst0/i___20_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    30.022    topview_inst_r/topview_trans_inst0/i___20_i_15__1_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.136 r  topview_inst_r/topview_trans_inst0/i___21_i_9__1/CO[3]
                         net (fo=1, routed)           0.000    30.136    topview_inst_r/topview_trans_inst0/i___21_i_9__1_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.250 r  topview_inst_r/topview_trans_inst0/i___21_i_4__1/CO[3]
                         net (fo=1, routed)           0.000    30.250    topview_inst_r/topview_trans_inst0/i___21_i_4__1_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.364 r  topview_inst_r/topview_trans_inst0/i___21_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    30.364    topview_inst_r/topview_trans_inst0/i___21_i_2__1_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.521 r  topview_inst_r/topview_trans_inst0/i___21_i_1__1/CO[1]
                         net (fo=38, routed)          1.049    31.570    topview_inst_r/topview_trans_inst0/h11[21]
    SLICE_X14Y24         LUT3 (Prop_lut3_I0_O)        0.329    31.899 r  topview_inst_r/topview_trans_inst0/i___110/O
                         net (fo=1, routed)           0.000    31.899    topview_inst_r/topview_trans_inst0/i___110_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.432 r  topview_inst_r/topview_trans_inst0/i___19_i_34__1/CO[3]
                         net (fo=1, routed)           0.009    32.441    topview_inst_r/topview_trans_inst0/i___19_i_34__1_n_0
    SLICE_X14Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.558 r  topview_inst_r/topview_trans_inst0/i___19_i_23__1/CO[3]
                         net (fo=1, routed)           0.000    32.558    topview_inst_r/topview_trans_inst0/i___19_i_23__1_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.675 r  topview_inst_r/topview_trans_inst0/i___19_i_17__1/CO[3]
                         net (fo=1, routed)           0.000    32.675    topview_inst_r/topview_trans_inst0/i___19_i_17__1_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.792 r  topview_inst_r/topview_trans_inst0/i___20_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    32.792    topview_inst_r/topview_trans_inst0/i___20_i_10__1_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.909 r  topview_inst_r/topview_trans_inst0/i___20_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    32.909    topview_inst_r/topview_trans_inst0/i___20_i_5__1_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.026 r  topview_inst_r/topview_trans_inst0/i___20_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    33.026    topview_inst_r/topview_trans_inst0/i___20_i_2__1_n_0
    SLICE_X14Y30         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    33.255 r  topview_inst_r/topview_trans_inst0/i___20_i_1__1/CO[2]
                         net (fo=40, routed)          1.070    34.325    topview_inst_r/topview_trans_inst0/h11[20]
    SLICE_X13Y20         LUT3 (Prop_lut3_I0_O)        0.310    34.635 r  topview_inst_r/topview_trans_inst0/i___111/O
                         net (fo=1, routed)           0.000    34.635    topview_inst_r/topview_trans_inst0/i___111_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.185 r  topview_inst_r/topview_trans_inst0/i___19_i_33__1/CO[3]
                         net (fo=1, routed)           0.000    35.185    topview_inst_r/topview_trans_inst0/i___19_i_33__1_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.299 r  topview_inst_r/topview_trans_inst0/i___19_i_22__1/CO[3]
                         net (fo=1, routed)           0.000    35.299    topview_inst_r/topview_trans_inst0/i___19_i_22__1_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.413 r  topview_inst_r/topview_trans_inst0/i___19_i_16__1/CO[3]
                         net (fo=1, routed)           0.000    35.413    topview_inst_r/topview_trans_inst0/i___19_i_16__1_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.527 r  topview_inst_r/topview_trans_inst0/i___19_i_11__1/CO[3]
                         net (fo=1, routed)           0.000    35.527    topview_inst_r/topview_trans_inst0/i___19_i_11__1_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.641 r  topview_inst_r/topview_trans_inst0/i___19_i_6__1/CO[3]
                         net (fo=1, routed)           0.009    35.650    topview_inst_r/topview_trans_inst0/i___19_i_6__1_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.764 r  topview_inst_r/topview_trans_inst0/i___19_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    35.764    topview_inst_r/topview_trans_inst0/i___19_i_2__1_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.878 r  topview_inst_r/topview_trans_inst0/i___19_i_1__1/CO[3]
                         net (fo=42, routed)          1.168    37.046    topview_inst_r/topview_trans_inst0/h11[19]
    SLICE_X15Y22         LUT3 (Prop_lut3_I0_O)        0.124    37.170 r  topview_inst_r/topview_trans_inst0/i___15_i_64__1/O
                         net (fo=1, routed)           0.000    37.170    topview_inst_r/topview_trans_inst0/i___15_i_64__1_n_0
    SLICE_X15Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.571 r  topview_inst_r/topview_trans_inst0/i___15_i_49__1/CO[3]
                         net (fo=1, routed)           0.000    37.571    topview_inst_r/topview_trans_inst0/i___15_i_49__1_n_0
    SLICE_X15Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.685 r  topview_inst_r/topview_trans_inst0/i___16_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    37.685    topview_inst_r/topview_trans_inst0/i___16_i_25__1_n_0
    SLICE_X15Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.799 r  topview_inst_r/topview_trans_inst0/i___17_i_19__1/CO[3]
                         net (fo=1, routed)           0.009    37.808    topview_inst_r/topview_trans_inst0/i___17_i_19__1_n_0
    SLICE_X15Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.922 r  topview_inst_r/topview_trans_inst0/i___18_i_13__1/CO[3]
                         net (fo=1, routed)           0.000    37.922    topview_inst_r/topview_trans_inst0/i___18_i_13__1_n_0
    SLICE_X15Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.036 r  topview_inst_r/topview_trans_inst0/i___18_i_8__1/CO[3]
                         net (fo=1, routed)           0.000    38.036    topview_inst_r/topview_trans_inst0/i___18_i_8__1_n_0
    SLICE_X15Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.150 r  topview_inst_r/topview_trans_inst0/i___18_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    38.150    topview_inst_r/topview_trans_inst0/i___18_i_3__1_n_0
    SLICE_X15Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.264 r  topview_inst_r/topview_trans_inst0/i___18_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    38.264    topview_inst_r/topview_trans_inst0/i___18_i_2__1_n_0
    SLICE_X15Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.535 r  topview_inst_r/topview_trans_inst0/i___18_i_1__1/CO[0]
                         net (fo=44, routed)          0.919    39.453    topview_inst_r/topview_trans_inst0/h11[18]
    SLICE_X16Y25         LUT4 (Prop_lut4_I0_O)        0.373    39.826 r  topview_inst_r/topview_trans_inst0/i___79/O
                         net (fo=1, routed)           0.000    39.826    topview_inst_r/topview_trans_inst0/i___79_n_0
    SLICE_X16Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.359 r  topview_inst_r/topview_trans_inst0/i___15_i_44__1/CO[3]
                         net (fo=1, routed)           0.000    40.359    topview_inst_r/topview_trans_inst0/i___15_i_44__1_n_0
    SLICE_X16Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.476 r  topview_inst_r/topview_trans_inst0/i___15_i_33__1/CO[3]
                         net (fo=1, routed)           0.000    40.476    topview_inst_r/topview_trans_inst0/i___15_i_33__1_n_0
    SLICE_X16Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.593 r  topview_inst_r/topview_trans_inst0/i___16_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    40.593    topview_inst_r/topview_trans_inst0/i___16_i_20__1_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.710 r  topview_inst_r/topview_trans_inst0/i___17_i_14__1/CO[3]
                         net (fo=1, routed)           0.000    40.710    topview_inst_r/topview_trans_inst0/i___17_i_14__1_n_0
    SLICE_X16Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.827 r  topview_inst_r/topview_trans_inst0/i___17_i_9__1/CO[3]
                         net (fo=1, routed)           0.000    40.827    topview_inst_r/topview_trans_inst0/i___17_i_9__1_n_0
    SLICE_X16Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.944 r  topview_inst_r/topview_trans_inst0/i___17_i_4__1/CO[3]
                         net (fo=1, routed)           0.000    40.944    topview_inst_r/topview_trans_inst0/i___17_i_4__1_n_0
    SLICE_X16Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.061 r  topview_inst_r/topview_trans_inst0/i___17_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    41.061    topview_inst_r/topview_trans_inst0/i___17_i_2__1_n_0
    SLICE_X16Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.218 r  topview_inst_r/topview_trans_inst0/i___17_i_1__1/CO[1]
                         net (fo=46, routed)          1.334    42.552    topview_inst_r/topview_trans_inst0/h11[17]
    SLICE_X16Y17         LUT4 (Prop_lut4_I0_O)        0.332    42.884 r  topview_inst_r/topview_trans_inst0/i___78/O
                         net (fo=1, routed)           0.000    42.884    topview_inst_r/topview_trans_inst0/i___78_n_0
    SLICE_X16Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.417 r  topview_inst_r/topview_trans_inst0/i___15_i_39__1/CO[3]
                         net (fo=1, routed)           0.000    43.417    topview_inst_r/topview_trans_inst0/i___15_i_39__1_n_0
    SLICE_X16Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.534 r  topview_inst_r/topview_trans_inst0/i___15_i_28__1/CO[3]
                         net (fo=1, routed)           0.000    43.534    topview_inst_r/topview_trans_inst0/i___15_i_28__1_n_0
    SLICE_X16Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.651 r  topview_inst_r/topview_trans_inst0/i___15_i_22__1/CO[3]
                         net (fo=1, routed)           0.000    43.651    topview_inst_r/topview_trans_inst0/i___15_i_22__1_n_0
    SLICE_X16Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.768 r  topview_inst_r/topview_trans_inst0/i___16_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    43.768    topview_inst_r/topview_trans_inst0/i___16_i_15__1_n_0
    SLICE_X16Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.885 r  topview_inst_r/topview_trans_inst0/i___16_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    43.885    topview_inst_r/topview_trans_inst0/i___16_i_10__1_n_0
    SLICE_X16Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.002 r  topview_inst_r/topview_trans_inst0/i___16_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    44.002    topview_inst_r/topview_trans_inst0/i___16_i_5__1_n_0
    SLICE_X16Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.119 r  topview_inst_r/topview_trans_inst0/i___16_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    44.119    topview_inst_r/topview_trans_inst0/i___16_i_2__1_n_0
    SLICE_X16Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    44.348 r  topview_inst_r/topview_trans_inst0/i___16_i_1__1/CO[2]
                         net (fo=48, routed)          1.000    45.348    topview_inst_r/topview_trans_inst0/h11[16]
    SLICE_X17Y22         LUT4 (Prop_lut4_I0_O)        0.310    45.658 r  topview_inst_r/topview_trans_inst0/i___15_i_42__1/O
                         net (fo=1, routed)           0.000    45.658    topview_inst_r/topview_trans_inst0/i___15_i_42__1_n_0
    SLICE_X17Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.208 r  topview_inst_r/topview_trans_inst0/i___15_i_27__1/CO[3]
                         net (fo=1, routed)           0.000    46.208    topview_inst_r/topview_trans_inst0/i___15_i_27__1_n_0
    SLICE_X17Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.322 r  topview_inst_r/topview_trans_inst0/i___15_i_21__1/CO[3]
                         net (fo=1, routed)           0.000    46.322    topview_inst_r/topview_trans_inst0/i___15_i_21__1_n_0
    SLICE_X17Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.436 r  topview_inst_r/topview_trans_inst0/i___15_i_16__1/CO[3]
                         net (fo=1, routed)           0.009    46.445    topview_inst_r/topview_trans_inst0/i___15_i_16__1_n_0
    SLICE_X17Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.559 r  topview_inst_r/topview_trans_inst0/i___15_i_11__1/CO[3]
                         net (fo=1, routed)           0.000    46.559    topview_inst_r/topview_trans_inst0/i___15_i_11__1_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.673 r  topview_inst_r/topview_trans_inst0/i___15_i_6__1/CO[3]
                         net (fo=1, routed)           0.000    46.673    topview_inst_r/topview_trans_inst0/i___15_i_6__1_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.787 r  topview_inst_r/topview_trans_inst0/i___15_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    46.787    topview_inst_r/topview_trans_inst0/i___15_i_2__1_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.901 r  topview_inst_r/topview_trans_inst0/i___15_i_1__1/CO[3]
                         net (fo=50, routed)          1.518    48.420    topview_inst_r/topview_trans_inst0/h11[15]
    SLICE_X18Y21         LUT3 (Prop_lut3_I0_O)        0.124    48.544 r  topview_inst_r/topview_trans_inst0/i___11_i_41__1/O
                         net (fo=1, routed)           0.000    48.544    topview_inst_r/topview_trans_inst0/i___11_i_41__1_n_0
    SLICE_X18Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    48.920 r  topview_inst_r/topview_trans_inst0/i___11_i_35__1/CO[3]
                         net (fo=1, routed)           0.000    48.920    topview_inst_r/topview_trans_inst0/i___11_i_35__1_n_0
    SLICE_X18Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.037 r  topview_inst_r/topview_trans_inst0/i___12_i_30__1/CO[3]
                         net (fo=1, routed)           0.000    49.037    topview_inst_r/topview_trans_inst0/i___12_i_30__1_n_0
    SLICE_X18Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.154 r  topview_inst_r/topview_trans_inst0/i___13_i_24__1/CO[3]
                         net (fo=1, routed)           0.000    49.154    topview_inst_r/topview_trans_inst0/i___13_i_24__1_n_0
    SLICE_X18Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.271 r  topview_inst_r/topview_trans_inst0/i___14_i_18__1/CO[3]
                         net (fo=1, routed)           0.009    49.280    topview_inst_r/topview_trans_inst0/i___14_i_18__1_n_0
    SLICE_X18Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.397 r  topview_inst_r/topview_trans_inst0/i___14_i_13__1/CO[3]
                         net (fo=1, routed)           0.000    49.397    topview_inst_r/topview_trans_inst0/i___14_i_13__1_n_0
    SLICE_X18Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.514 r  topview_inst_r/topview_trans_inst0/i___14_i_8__1/CO[3]
                         net (fo=1, routed)           0.000    49.514    topview_inst_r/topview_trans_inst0/i___14_i_8__1_n_0
    SLICE_X18Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.631 r  topview_inst_r/topview_trans_inst0/i___14_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    49.631    topview_inst_r/topview_trans_inst0/i___14_i_3__1_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.748 r  topview_inst_r/topview_trans_inst0/i___14_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    49.748    topview_inst_r/topview_trans_inst0/i___14_i_2__1_n_0
    SLICE_X18Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    50.002 r  topview_inst_r/topview_trans_inst0/i___14_i_1__1/CO[0]
                         net (fo=52, routed)          0.776    50.777    topview_inst_r/topview_trans_inst0/h11[14]
    SLICE_X19Y29         LUT4 (Prop_lut4_I0_O)        0.367    51.144 r  topview_inst_r/topview_trans_inst0/i___75/O
                         net (fo=1, routed)           0.000    51.144    topview_inst_r/topview_trans_inst0/i___75_n_0
    SLICE_X19Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.694 r  topview_inst_r/topview_trans_inst0/i___10_i_35__1/CO[3]
                         net (fo=1, routed)           0.000    51.694    topview_inst_r/topview_trans_inst0/i___10_i_35__1_n_0
    SLICE_X19Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.808 r  topview_inst_r/topview_trans_inst0/i___11_i_30__1/CO[3]
                         net (fo=1, routed)           0.000    51.808    topview_inst_r/topview_trans_inst0/i___11_i_30__1_n_0
    SLICE_X19Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.922 r  topview_inst_r/topview_trans_inst0/i___12_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    51.922    topview_inst_r/topview_trans_inst0/i___12_i_25__1_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.036 r  topview_inst_r/topview_trans_inst0/i___13_i_19__1/CO[3]
                         net (fo=1, routed)           0.000    52.036    topview_inst_r/topview_trans_inst0/i___13_i_19__1_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.150 r  topview_inst_r/topview_trans_inst0/i___13_i_14__1/CO[3]
                         net (fo=1, routed)           0.000    52.150    topview_inst_r/topview_trans_inst0/i___13_i_14__1_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.264 r  topview_inst_r/topview_trans_inst0/i___13_i_9__1/CO[3]
                         net (fo=1, routed)           0.000    52.264    topview_inst_r/topview_trans_inst0/i___13_i_9__1_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.378 r  topview_inst_r/topview_trans_inst0/i___13_i_4__1/CO[3]
                         net (fo=1, routed)           0.000    52.378    topview_inst_r/topview_trans_inst0/i___13_i_4__1_n_0
    SLICE_X19Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.492 r  topview_inst_r/topview_trans_inst0/i___13_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    52.492    topview_inst_r/topview_trans_inst0/i___13_i_2__1_n_0
    SLICE_X19Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.649 r  topview_inst_r/topview_trans_inst0/i___13_i_1__1/CO[1]
                         net (fo=54, routed)          1.168    53.817    topview_inst_r/topview_trans_inst0/h11[13]
    SLICE_X20Y26         LUT4 (Prop_lut4_I0_O)        0.329    54.146 r  topview_inst_r/topview_trans_inst0/i___74/O
                         net (fo=1, routed)           0.000    54.146    topview_inst_r/topview_trans_inst0/i___74_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.679 r  topview_inst_r/topview_trans_inst0/i___9_i_35__1/CO[3]
                         net (fo=1, routed)           0.000    54.679    topview_inst_r/topview_trans_inst0/i___9_i_35__1_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.796 r  topview_inst_r/topview_trans_inst0/i___10_i_30__1/CO[3]
                         net (fo=1, routed)           0.000    54.796    topview_inst_r/topview_trans_inst0/i___10_i_30__1_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.913 r  topview_inst_r/topview_trans_inst0/i___11_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    54.913    topview_inst_r/topview_trans_inst0/i___11_i_25__1_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.030 r  topview_inst_r/topview_trans_inst0/i___12_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    55.030    topview_inst_r/topview_trans_inst0/i___12_i_20__1_n_0
    SLICE_X20Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.147 r  topview_inst_r/topview_trans_inst0/i___12_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    55.147    topview_inst_r/topview_trans_inst0/i___12_i_15__1_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.264 r  topview_inst_r/topview_trans_inst0/i___12_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    55.264    topview_inst_r/topview_trans_inst0/i___12_i_10__1_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.381 r  topview_inst_r/topview_trans_inst0/i___12_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    55.381    topview_inst_r/topview_trans_inst0/i___12_i_5__1_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.498 r  topview_inst_r/topview_trans_inst0/i___12_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    55.498    topview_inst_r/topview_trans_inst0/i___12_i_2__1_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.655 r  topview_inst_r/topview_trans_inst0/i___12_i_1__1/CO[1]
                         net (fo=54, routed)          1.108    56.763    topview_inst_r/topview_trans_inst0/h11[12]
    SLICE_X22Y25         LUT4 (Prop_lut4_I0_O)        0.332    57.095 r  topview_inst_r/topview_trans_inst0/i___73/O
                         net (fo=1, routed)           0.000    57.095    topview_inst_r/topview_trans_inst0/i___73_n_0
    SLICE_X22Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.628 r  topview_inst_r/topview_trans_inst0/i___8_i_35__1/CO[3]
                         net (fo=1, routed)           0.000    57.628    topview_inst_r/topview_trans_inst0/i___8_i_35__1_n_0
    SLICE_X22Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.745 r  topview_inst_r/topview_trans_inst0/i___9_i_30__1/CO[3]
                         net (fo=1, routed)           0.000    57.745    topview_inst_r/topview_trans_inst0/i___9_i_30__1_n_0
    SLICE_X22Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.862 r  topview_inst_r/topview_trans_inst0/i___10_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    57.862    topview_inst_r/topview_trans_inst0/i___10_i_25__1_n_0
    SLICE_X22Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.979 r  topview_inst_r/topview_trans_inst0/i___11_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    57.979    topview_inst_r/topview_trans_inst0/i___11_i_20__1_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.096 r  topview_inst_r/topview_trans_inst0/i___11_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    58.096    topview_inst_r/topview_trans_inst0/i___11_i_15__1_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.213 r  topview_inst_r/topview_trans_inst0/i___11_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    58.213    topview_inst_r/topview_trans_inst0/i___11_i_10__1_n_0
    SLICE_X22Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.330 r  topview_inst_r/topview_trans_inst0/i___11_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    58.330    topview_inst_r/topview_trans_inst0/i___11_i_5__1_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.447 r  topview_inst_r/topview_trans_inst0/i___11_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    58.447    topview_inst_r/topview_trans_inst0/i___11_i_2__1_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.604 r  topview_inst_r/topview_trans_inst0/i___11_i_1__1/CO[1]
                         net (fo=54, routed)          1.114    59.718    topview_inst_r/topview_trans_inst0/h11[11]
    SLICE_X24Y25         LUT4 (Prop_lut4_I0_O)        0.332    60.050 r  topview_inst_r/topview_trans_inst0/i___72/O
                         net (fo=1, routed)           0.000    60.050    topview_inst_r/topview_trans_inst0/i___72_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.600 r  topview_inst_r/topview_trans_inst0/i___7_i_35__1/CO[3]
                         net (fo=1, routed)           0.000    60.600    topview_inst_r/topview_trans_inst0/i___7_i_35__1_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.714 r  topview_inst_r/topview_trans_inst0/i___8_i_30__1/CO[3]
                         net (fo=1, routed)           0.000    60.714    topview_inst_r/topview_trans_inst0/i___8_i_30__1_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.828 r  topview_inst_r/topview_trans_inst0/i___9_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    60.828    topview_inst_r/topview_trans_inst0/i___9_i_25__1_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.942 r  topview_inst_r/topview_trans_inst0/i___10_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    60.942    topview_inst_r/topview_trans_inst0/i___10_i_20__1_n_0
    SLICE_X24Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.056 r  topview_inst_r/topview_trans_inst0/i___10_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    61.056    topview_inst_r/topview_trans_inst0/i___10_i_15__1_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.170 r  topview_inst_r/topview_trans_inst0/i___10_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    61.170    topview_inst_r/topview_trans_inst0/i___10_i_10__1_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.284 r  topview_inst_r/topview_trans_inst0/i___10_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    61.284    topview_inst_r/topview_trans_inst0/i___10_i_5__1_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.398 r  topview_inst_r/topview_trans_inst0/i___10_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    61.398    topview_inst_r/topview_trans_inst0/i___10_i_2__1_n_0
    SLICE_X24Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.555 r  topview_inst_r/topview_trans_inst0/i___10_i_1__1/CO[1]
                         net (fo=54, routed)          1.037    62.593    topview_inst_r/topview_trans_inst0/h11[10]
    SLICE_X27Y24         LUT4 (Prop_lut4_I0_O)        0.329    62.922 r  topview_inst_r/topview_trans_inst0/i___71/O
                         net (fo=1, routed)           0.000    62.922    topview_inst_r/topview_trans_inst0/i___71_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.472 r  topview_inst_r/topview_trans_inst0/i___6_i_35__1/CO[3]
                         net (fo=1, routed)           0.009    63.481    topview_inst_r/topview_trans_inst0/i___6_i_35__1_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.595 r  topview_inst_r/topview_trans_inst0/i___7_i_30__1/CO[3]
                         net (fo=1, routed)           0.000    63.595    topview_inst_r/topview_trans_inst0/i___7_i_30__1_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.709 r  topview_inst_r/topview_trans_inst0/i___8_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    63.709    topview_inst_r/topview_trans_inst0/i___8_i_25__1_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.823 r  topview_inst_r/topview_trans_inst0/i___9_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    63.823    topview_inst_r/topview_trans_inst0/i___9_i_20__1_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.937 r  topview_inst_r/topview_trans_inst0/i___9_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    63.937    topview_inst_r/topview_trans_inst0/i___9_i_15__1_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.051 r  topview_inst_r/topview_trans_inst0/i___9_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    64.051    topview_inst_r/topview_trans_inst0/i___9_i_10__1_n_0
    SLICE_X27Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.165 r  topview_inst_r/topview_trans_inst0/i___9_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    64.165    topview_inst_r/topview_trans_inst0/i___9_i_5__1_n_0
    SLICE_X27Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.279 r  topview_inst_r/topview_trans_inst0/i___9_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    64.279    topview_inst_r/topview_trans_inst0/i___9_i_2__1_n_0
    SLICE_X27Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.436 r  topview_inst_r/topview_trans_inst0/i___9_i_1__1/CO[1]
                         net (fo=54, routed)          1.131    65.567    topview_inst_r/topview_trans_inst0/h11[9]
    SLICE_X26Y18         LUT4 (Prop_lut4_I0_O)        0.329    65.896 r  topview_inst_r/topview_trans_inst0/i___70/O
                         net (fo=1, routed)           0.000    65.896    topview_inst_r/topview_trans_inst0/i___70_n_0
    SLICE_X26Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    66.429 r  topview_inst_r/topview_trans_inst0/i___5_i_35__1/CO[3]
                         net (fo=1, routed)           0.000    66.429    topview_inst_r/topview_trans_inst0/i___5_i_35__1_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.546 r  topview_inst_r/topview_trans_inst0/i___6_i_30__1/CO[3]
                         net (fo=1, routed)           0.000    66.546    topview_inst_r/topview_trans_inst0/i___6_i_30__1_n_0
    SLICE_X26Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.663 r  topview_inst_r/topview_trans_inst0/i___7_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    66.663    topview_inst_r/topview_trans_inst0/i___7_i_25__1_n_0
    SLICE_X26Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.780 r  topview_inst_r/topview_trans_inst0/i___8_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    66.780    topview_inst_r/topview_trans_inst0/i___8_i_20__1_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.897 r  topview_inst_r/topview_trans_inst0/i___8_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    66.897    topview_inst_r/topview_trans_inst0/i___8_i_15__1_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.014 r  topview_inst_r/topview_trans_inst0/i___8_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    67.014    topview_inst_r/topview_trans_inst0/i___8_i_10__1_n_0
    SLICE_X26Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.131 r  topview_inst_r/topview_trans_inst0/i___8_i_5__1/CO[3]
                         net (fo=1, routed)           0.009    67.140    topview_inst_r/topview_trans_inst0/i___8_i_5__1_n_0
    SLICE_X26Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.257 r  topview_inst_r/topview_trans_inst0/i___8_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    67.257    topview_inst_r/topview_trans_inst0/i___8_i_2__1_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.414 r  topview_inst_r/topview_trans_inst0/i___8_i_1__1/CO[1]
                         net (fo=54, routed)          0.683    68.096    topview_inst_r/topview_trans_inst0/h11[8]
    SLICE_X26Y27         LUT4 (Prop_lut4_I0_O)        0.332    68.428 r  topview_inst_r/topview_trans_inst0/i___69/O
                         net (fo=1, routed)           0.000    68.428    topview_inst_r/topview_trans_inst0/i___69_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.961 r  topview_inst_r/topview_trans_inst0/i___4_i_35__1/CO[3]
                         net (fo=1, routed)           0.000    68.961    topview_inst_r/topview_trans_inst0/i___4_i_35__1_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.078 r  topview_inst_r/topview_trans_inst0/i___5_i_30__1/CO[3]
                         net (fo=1, routed)           0.000    69.078    topview_inst_r/topview_trans_inst0/i___5_i_30__1_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.195 r  topview_inst_r/topview_trans_inst0/i___6_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    69.195    topview_inst_r/topview_trans_inst0/i___6_i_25__1_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.312 r  topview_inst_r/topview_trans_inst0/i___7_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    69.312    topview_inst_r/topview_trans_inst0/i___7_i_20__1_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.429 r  topview_inst_r/topview_trans_inst0/i___7_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    69.429    topview_inst_r/topview_trans_inst0/i___7_i_15__1_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.546 r  topview_inst_r/topview_trans_inst0/i___7_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    69.546    topview_inst_r/topview_trans_inst0/i___7_i_10__1_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.663 r  topview_inst_r/topview_trans_inst0/i___7_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    69.663    topview_inst_r/topview_trans_inst0/i___7_i_5__1_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.780 r  topview_inst_r/topview_trans_inst0/i___7_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    69.780    topview_inst_r/topview_trans_inst0/i___7_i_2__1_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.937 r  topview_inst_r/topview_trans_inst0/i___7_i_1__1/CO[1]
                         net (fo=54, routed)          1.183    71.121    topview_inst_r/topview_trans_inst0/h11[7]
    SLICE_X25Y25         LUT4 (Prop_lut4_I0_O)        0.332    71.453 r  topview_inst_r/topview_trans_inst0/i___68/O
                         net (fo=1, routed)           0.000    71.453    topview_inst_r/topview_trans_inst0/i___68_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.003 r  topview_inst_r/topview_trans_inst0/i___3_i_35__1/CO[3]
                         net (fo=1, routed)           0.000    72.003    topview_inst_r/topview_trans_inst0/i___3_i_35__1_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.117 r  topview_inst_r/topview_trans_inst0/i___4_i_30__1/CO[3]
                         net (fo=1, routed)           0.000    72.117    topview_inst_r/topview_trans_inst0/i___4_i_30__1_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.231 r  topview_inst_r/topview_trans_inst0/i___5_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    72.231    topview_inst_r/topview_trans_inst0/i___5_i_25__1_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.345 r  topview_inst_r/topview_trans_inst0/i___6_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    72.345    topview_inst_r/topview_trans_inst0/i___6_i_20__1_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.459 r  topview_inst_r/topview_trans_inst0/i___6_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    72.459    topview_inst_r/topview_trans_inst0/i___6_i_15__1_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.573 r  topview_inst_r/topview_trans_inst0/i___6_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    72.573    topview_inst_r/topview_trans_inst0/i___6_i_10__1_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.687 r  topview_inst_r/topview_trans_inst0/i___6_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    72.687    topview_inst_r/topview_trans_inst0/i___6_i_5__1_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.801 r  topview_inst_r/topview_trans_inst0/i___6_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    72.801    topview_inst_r/topview_trans_inst0/i___6_i_2__1_n_0
    SLICE_X25Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.958 r  topview_inst_r/topview_trans_inst0/i___6_i_1__1/CO[1]
                         net (fo=54, routed)          1.103    74.060    topview_inst_r/topview_trans_inst0/h11[6]
    SLICE_X23Y30         LUT4 (Prop_lut4_I0_O)        0.329    74.389 r  topview_inst_r/topview_trans_inst0/i___67/O
                         net (fo=1, routed)           0.000    74.389    topview_inst_r/topview_trans_inst0/i___67_n_0
    SLICE_X23Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.939 r  topview_inst_r/topview_trans_inst0/i___2_i_35__1/CO[3]
                         net (fo=1, routed)           0.000    74.939    topview_inst_r/topview_trans_inst0/i___2_i_35__1_n_0
    SLICE_X23Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.053 r  topview_inst_r/topview_trans_inst0/i___3_i_30__1/CO[3]
                         net (fo=1, routed)           0.000    75.053    topview_inst_r/topview_trans_inst0/i___3_i_30__1_n_0
    SLICE_X23Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.167 r  topview_inst_r/topview_trans_inst0/i___4_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    75.167    topview_inst_r/topview_trans_inst0/i___4_i_25__1_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.281 r  topview_inst_r/topview_trans_inst0/i___5_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    75.281    topview_inst_r/topview_trans_inst0/i___5_i_20__1_n_0
    SLICE_X23Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.395 r  topview_inst_r/topview_trans_inst0/i___5_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    75.395    topview_inst_r/topview_trans_inst0/i___5_i_15__1_n_0
    SLICE_X23Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.509 r  topview_inst_r/topview_trans_inst0/i___5_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    75.509    topview_inst_r/topview_trans_inst0/i___5_i_10__1_n_0
    SLICE_X23Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.623 r  topview_inst_r/topview_trans_inst0/i___5_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    75.623    topview_inst_r/topview_trans_inst0/i___5_i_5__1_n_0
    SLICE_X23Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.737 r  topview_inst_r/topview_trans_inst0/i___5_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    75.737    topview_inst_r/topview_trans_inst0/i___5_i_2__1_n_0
    SLICE_X23Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.894 r  topview_inst_r/topview_trans_inst0/i___5_i_1__1/CO[1]
                         net (fo=54, routed)          0.941    76.835    topview_inst_r/topview_trans_inst0/h11[5]
    SLICE_X21Y33         LUT4 (Prop_lut4_I0_O)        0.329    77.164 r  topview_inst_r/topview_trans_inst0/i___66/O
                         net (fo=1, routed)           0.000    77.164    topview_inst_r/topview_trans_inst0/i___66_n_0
    SLICE_X21Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.714 r  topview_inst_r/topview_trans_inst0/i___1_i_53__1/CO[3]
                         net (fo=1, routed)           0.000    77.714    topview_inst_r/topview_trans_inst0/i___1_i_53__1_n_0
    SLICE_X21Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.828 r  topview_inst_r/topview_trans_inst0/i___2_i_30__1/CO[3]
                         net (fo=1, routed)           0.000    77.828    topview_inst_r/topview_trans_inst0/i___2_i_30__1_n_0
    SLICE_X21Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.942 r  topview_inst_r/topview_trans_inst0/i___3_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    77.942    topview_inst_r/topview_trans_inst0/i___3_i_25__1_n_0
    SLICE_X21Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.056 r  topview_inst_r/topview_trans_inst0/i___4_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    78.056    topview_inst_r/topview_trans_inst0/i___4_i_20__1_n_0
    SLICE_X21Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.170 r  topview_inst_r/topview_trans_inst0/i___4_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    78.170    topview_inst_r/topview_trans_inst0/i___4_i_15__1_n_0
    SLICE_X21Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.284 r  topview_inst_r/topview_trans_inst0/i___4_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    78.284    topview_inst_r/topview_trans_inst0/i___4_i_10__1_n_0
    SLICE_X21Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.398 r  topview_inst_r/topview_trans_inst0/i___4_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    78.398    topview_inst_r/topview_trans_inst0/i___4_i_5__1_n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.512 r  topview_inst_r/topview_trans_inst0/i___4_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    78.512    topview_inst_r/topview_trans_inst0/i___4_i_2__1_n_0
    SLICE_X21Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.669 r  topview_inst_r/topview_trans_inst0/i___4_i_1__1/CO[1]
                         net (fo=54, routed)          1.026    79.695    topview_inst_r/topview_trans_inst0/h11[4]
    SLICE_X18Y30         LUT4 (Prop_lut4_I0_O)        0.329    80.024 r  topview_inst_r/topview_trans_inst0/i___65/O
                         net (fo=1, routed)           0.000    80.024    topview_inst_r/topview_trans_inst0/i___65_n_0
    SLICE_X18Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.557 r  topview_inst_r/topview_trans_inst0/i___1_i_48__1/CO[3]
                         net (fo=1, routed)           0.000    80.557    topview_inst_r/topview_trans_inst0/i___1_i_48__1_n_0
    SLICE_X18Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.674 r  topview_inst_r/topview_trans_inst0/i___1_i_37__1/CO[3]
                         net (fo=1, routed)           0.000    80.674    topview_inst_r/topview_trans_inst0/i___1_i_37__1_n_0
    SLICE_X18Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.791 r  topview_inst_r/topview_trans_inst0/i___2_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    80.791    topview_inst_r/topview_trans_inst0/i___2_i_25__1_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.908 r  topview_inst_r/topview_trans_inst0/i___3_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    80.908    topview_inst_r/topview_trans_inst0/i___3_i_20__1_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.025 r  topview_inst_r/topview_trans_inst0/i___3_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    81.025    topview_inst_r/topview_trans_inst0/i___3_i_15__1_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.142 r  topview_inst_r/topview_trans_inst0/i___3_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    81.142    topview_inst_r/topview_trans_inst0/i___3_i_10__1_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.259 r  topview_inst_r/topview_trans_inst0/i___3_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    81.259    topview_inst_r/topview_trans_inst0/i___3_i_5__1_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.376 r  topview_inst_r/topview_trans_inst0/i___3_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    81.376    topview_inst_r/topview_trans_inst0/i___3_i_2__1_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.533 r  topview_inst_r/topview_trans_inst0/i___3_i_1__1/CO[1]
                         net (fo=54, routed)          0.940    82.473    topview_inst_r/topview_trans_inst0/h11[3]
    SLICE_X17Y33         LUT4 (Prop_lut4_I0_O)        0.332    82.805 r  topview_inst_r/topview_trans_inst0/i___64/O
                         net (fo=1, routed)           0.000    82.805    topview_inst_r/topview_trans_inst0/i___64_n_0
    SLICE_X17Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.355 r  topview_inst_r/topview_trans_inst0/i___1_i_43__1/CO[3]
                         net (fo=1, routed)           0.000    83.355    topview_inst_r/topview_trans_inst0/i___1_i_43__1_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.469 r  topview_inst_r/topview_trans_inst0/i___1_i_32__1/CO[3]
                         net (fo=1, routed)           0.000    83.469    topview_inst_r/topview_trans_inst0/i___1_i_32__1_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.583 r  topview_inst_r/topview_trans_inst0/i___1_i_26__1/CO[3]
                         net (fo=1, routed)           0.000    83.583    topview_inst_r/topview_trans_inst0/i___1_i_26__1_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.697 r  topview_inst_r/topview_trans_inst0/i___2_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    83.697    topview_inst_r/topview_trans_inst0/i___2_i_20__1_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.811 r  topview_inst_r/topview_trans_inst0/i___2_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    83.811    topview_inst_r/topview_trans_inst0/i___2_i_15__1_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.925 r  topview_inst_r/topview_trans_inst0/i___2_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    83.925    topview_inst_r/topview_trans_inst0/i___2_i_10__1_n_0
    SLICE_X17Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.039 r  topview_inst_r/topview_trans_inst0/i___2_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    84.039    topview_inst_r/topview_trans_inst0/i___2_i_5__1_n_0
    SLICE_X17Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.153 r  topview_inst_r/topview_trans_inst0/i___2_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    84.153    topview_inst_r/topview_trans_inst0/i___2_i_2__1_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.310 r  topview_inst_r/topview_trans_inst0/i___2_i_1__1/CO[1]
                         net (fo=54, routed)          0.881    85.191    topview_inst_r/topview_trans_inst0/h11[2]
    SLICE_X16Y38         LUT4 (Prop_lut4_I0_O)        0.329    85.520 r  topview_inst_r/topview_trans_inst0/i___63/O
                         net (fo=1, routed)           0.000    85.520    topview_inst_r/topview_trans_inst0/i___63_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.053 r  topview_inst_r/topview_trans_inst0/i___1_i_42__1/CO[3]
                         net (fo=1, routed)           0.000    86.053    topview_inst_r/topview_trans_inst0/i___1_i_42__1_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.170 r  topview_inst_r/topview_trans_inst0/i___1_i_31__1/CO[3]
                         net (fo=1, routed)           0.000    86.170    topview_inst_r/topview_trans_inst0/i___1_i_31__1_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.287 r  topview_inst_r/topview_trans_inst0/i___1_i_25__1/CO[3]
                         net (fo=1, routed)           0.000    86.287    topview_inst_r/topview_trans_inst0/i___1_i_25__1_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.404 r  topview_inst_r/topview_trans_inst0/i___1_i_20__1/CO[3]
                         net (fo=1, routed)           0.000    86.404    topview_inst_r/topview_trans_inst0/i___1_i_20__1_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.521 r  topview_inst_r/topview_trans_inst0/i___1_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    86.521    topview_inst_r/topview_trans_inst0/i___1_i_15__1_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.638 r  topview_inst_r/topview_trans_inst0/i___1_i_10__1/CO[3]
                         net (fo=1, routed)           0.000    86.638    topview_inst_r/topview_trans_inst0/i___1_i_10__1_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.755 r  topview_inst_r/topview_trans_inst0/i___1_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    86.755    topview_inst_r/topview_trans_inst0/i___1_i_5__1_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.872 r  topview_inst_r/topview_trans_inst0/i___1_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    86.872    topview_inst_r/topview_trans_inst0/i___1_i_2__1_n_0
    SLICE_X16Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.029 r  topview_inst_r/topview_trans_inst0/i___1_i_1__1/CO[1]
                         net (fo=54, routed)          1.090    88.118    topview_inst_r/topview_trans_inst0/h11[1]
    SLICE_X15Y36         LUT3 (Prop_lut3_I0_O)        0.332    88.450 r  topview_inst_r/topview_trans_inst0/i___124_i_42__1/O
                         net (fo=1, routed)           0.000    88.450    topview_inst_r/topview_trans_inst0/i___124_i_42__1_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.000 r  topview_inst_r/topview_trans_inst0/i___124_i_34__1/CO[3]
                         net (fo=1, routed)           0.000    89.000    topview_inst_r/topview_trans_inst0/i___124_i_34__1_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.114 r  topview_inst_r/topview_trans_inst0/i___124_i_29__1/CO[3]
                         net (fo=1, routed)           0.000    89.114    topview_inst_r/topview_trans_inst0/i___124_i_29__1_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.228 r  topview_inst_r/topview_trans_inst0/i___124_i_24__1/CO[3]
                         net (fo=1, routed)           0.000    89.228    topview_inst_r/topview_trans_inst0/i___124_i_24__1_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.342 r  topview_inst_r/topview_trans_inst0/i___124_i_19__1/CO[3]
                         net (fo=1, routed)           0.000    89.342    topview_inst_r/topview_trans_inst0/i___124_i_19__1_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.456 r  topview_inst_r/topview_trans_inst0/i___124_i_14__1/CO[3]
                         net (fo=1, routed)           0.000    89.456    topview_inst_r/topview_trans_inst0/i___124_i_14__1_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.570 r  topview_inst_r/topview_trans_inst0/i___124_i_9__1/CO[3]
                         net (fo=1, routed)           0.000    89.570    topview_inst_r/topview_trans_inst0/i___124_i_9__1_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.684 r  topview_inst_r/topview_trans_inst0/i___124_i_4__1/CO[3]
                         net (fo=1, routed)           0.000    89.684    topview_inst_r/topview_trans_inst0/i___124_i_4__1_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.798 r  topview_inst_r/topview_trans_inst0/i___124_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    89.798    topview_inst_r/topview_trans_inst0/i___124_i_2__1_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    90.069 r  topview_inst_r/topview_trans_inst0/i___124_i_1__1/CO[0]
                         net (fo=1, routed)           0.751    90.820    topview_inst_r/topview_trans_inst0/h11[0]
    SLICE_X19Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.905    91.725 r  topview_inst_r/topview_trans_inst0/h1_reg[3]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    91.725    topview_inst_r/topview_trans_inst0/h1_reg[3]_i_1__1_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.839 r  topview_inst_r/topview_trans_inst0/h1_reg[7]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    91.839    topview_inst_r/topview_trans_inst0/h1_reg[7]_i_1__1_n_0
    SLICE_X19Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.953 r  topview_inst_r/topview_trans_inst0/h1_reg[11]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    91.953    topview_inst_r/topview_trans_inst0/h1_reg[11]_i_1__1_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.067 r  topview_inst_r/topview_trans_inst0/h1_reg[15]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    92.067    topview_inst_r/topview_trans_inst0/h1_reg[15]_i_1__1_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.181 r  topview_inst_r/topview_trans_inst0/h1_reg[19]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    92.181    topview_inst_r/topview_trans_inst0/h1_reg[19]_i_1__1_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    92.494 r  topview_inst_r/topview_trans_inst0/h1_reg[23]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    92.494    topview_inst_r/topview_trans_inst0/p_0_in[23]
    SLICE_X19Y44         FDRE                                         r  topview_inst_r/topview_trans_inst0/h1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    83.333 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.612    84.946    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    81.520 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    83.245    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.336 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=3457, routed)        1.577    84.914    topview_inst_r/topview_trans_inst0/clk_out2
    SLICE_X19Y44         FDRE                                         r  topview_inst_r/topview_trans_inst0/h1_reg[23]/C
                         clock pessimism              0.115    85.028    
                         clock uncertainty           -0.184    84.844    
    SLICE_X19Y44         FDRE (Setup_fdre_C_D)        0.062    84.906    topview_inst_r/topview_trans_inst0/h1_reg[23]
  -------------------------------------------------------------------
                         required time                         84.906    
                         arrival time                         -92.494    
  -------------------------------------------------------------------
                         slack                                 -7.588    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 topview_inst_f/topview_trans_inst1/h1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            topview_inst_f/topview_trans_inst1/out_v_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.394ns (77.290%)  route 0.116ns (22.710%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.938ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.597     0.597    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=3457, routed)        0.579     0.581    topview_inst_f/topview_trans_inst1/clk_out2
    SLICE_X55Y98         FDRE                                         r  topview_inst_f/topview_trans_inst1/h1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y98         FDRE (Prop_fdre_C_Q)         0.141     0.722 r  topview_inst_f/topview_trans_inst1/h1_reg[12]/Q
                         net (fo=1, routed)           0.115     0.837    topview_inst_f/topview_trans_inst1/h1[12]
    SLICE_X57Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     0.997 r  topview_inst_f/topview_trans_inst1/out_v_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     0.997    topview_inst_f/topview_trans_inst1/out_v_reg[12]_i_1__0_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.036 r  topview_inst_f/topview_trans_inst1/out_v_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.036    topview_inst_f/topview_trans_inst1/out_v_reg[16]_i_1__0_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.090 r  topview_inst_f/topview_trans_inst1/out_v_reg[20]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.090    topview_inst_f/topview_trans_inst1/out_v_reg[20]_i_1__0_n_7
    SLICE_X57Y100        FDRE                                         r  topview_inst_f/topview_trans_inst1/out_v_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.864     0.864    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=3457, routed)        0.936     0.938    topview_inst_f/topview_trans_inst1/clk_out2
    SLICE_X57Y100        FDRE                                         r  topview_inst_f/topview_trans_inst1/out_v_reg[17]/C
                         clock pessimism             -0.005     0.933    
    SLICE_X57Y100        FDRE (Hold_fdre_C_D)         0.105     1.038    topview_inst_f/topview_trans_inst1/out_v_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.038    
                         arrival time                           1.090    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 topview_inst_f/topview_trans_inst1/h1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            topview_inst_f/topview_trans_inst1/out_v_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.405ns (77.770%)  route 0.116ns (22.230%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.938ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.597     0.597    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=3457, routed)        0.579     0.581    topview_inst_f/topview_trans_inst1/clk_out2
    SLICE_X55Y98         FDRE                                         r  topview_inst_f/topview_trans_inst1/h1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y98         FDRE (Prop_fdre_C_Q)         0.141     0.722 r  topview_inst_f/topview_trans_inst1/h1_reg[12]/Q
                         net (fo=1, routed)           0.115     0.837    topview_inst_f/topview_trans_inst1/h1[12]
    SLICE_X57Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     0.997 r  topview_inst_f/topview_trans_inst1/out_v_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     0.997    topview_inst_f/topview_trans_inst1/out_v_reg[12]_i_1__0_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.036 r  topview_inst_f/topview_trans_inst1/out_v_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.036    topview_inst_f/topview_trans_inst1/out_v_reg[16]_i_1__0_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.101 r  topview_inst_f/topview_trans_inst1/out_v_reg[20]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.101    topview_inst_f/topview_trans_inst1/out_v_reg[20]_i_1__0_n_5
    SLICE_X57Y100        FDRE                                         r  topview_inst_f/topview_trans_inst1/out_v_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.864     0.864    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=3457, routed)        0.936     0.938    topview_inst_f/topview_trans_inst1/clk_out2
    SLICE_X57Y100        FDRE                                         r  topview_inst_f/topview_trans_inst1/out_v_reg[19]/C
                         clock pessimism             -0.005     0.933    
    SLICE_X57Y100        FDRE (Hold_fdre_C_D)         0.105     1.038    topview_inst_f/topview_trans_inst1/out_v_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.038    
                         arrival time                           1.101    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 simple_lsd_inst_r/ram_wr_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            simple_lsd_inst_r/ram_0/memory_reg_1/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.164ns (58.117%)  route 0.118ns (41.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.597     0.597    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=3457, routed)        0.592     0.594    simple_lsd_inst_r/clk_out2
    SLICE_X8Y39          FDRE                                         r  simple_lsd_inst_r/ram_wr_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y39          FDRE (Prop_fdre_C_Q)         0.164     0.758 r  simple_lsd_inst_r/ram_wr_data_reg[12]/Q
                         net (fo=4, routed)           0.118     0.876    simple_lsd_inst_r/ram_0/wr_data[12]
    RAMB36_X0Y7          RAMB36E1                                     r  simple_lsd_inst_r/ram_0/memory_reg_1/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.864     0.864    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=3457, routed)        0.903     0.905    simple_lsd_inst_r/ram_0/clk_out2
    RAMB36_X0Y7          RAMB36E1                                     r  simple_lsd_inst_r/ram_0/memory_reg_1/CLKARDCLK
                         clock pessimism             -0.253     0.652    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.155     0.807    simple_lsd_inst_r/ram_0/memory_reg_1
  -------------------------------------------------------------------
                         required time                         -0.807    
                         arrival time                           0.876    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 simple_lsd_inst_r/ram_wr_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            simple_lsd_inst_r/ram_0/memory_reg_1/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.164ns (58.104%)  route 0.118ns (41.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.597     0.597    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=3457, routed)        0.592     0.594    simple_lsd_inst_r/clk_out2
    SLICE_X8Y39          FDRE                                         r  simple_lsd_inst_r/ram_wr_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y39          FDRE (Prop_fdre_C_Q)         0.164     0.758 r  simple_lsd_inst_r/ram_wr_data_reg[14]/Q
                         net (fo=4, routed)           0.118     0.876    simple_lsd_inst_r/ram_0/wr_data[14]
    RAMB36_X0Y7          RAMB36E1                                     r  simple_lsd_inst_r/ram_0/memory_reg_1/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.864     0.864    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=3457, routed)        0.903     0.905    simple_lsd_inst_r/ram_0/clk_out2
    RAMB36_X0Y7          RAMB36E1                                     r  simple_lsd_inst_r/ram_0/memory_reg_1/CLKARDCLK
                         clock pessimism             -0.253     0.652    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.155     0.807    simple_lsd_inst_r/ram_0/memory_reg_1
  -------------------------------------------------------------------
                         required time                         -0.807    
                         arrival time                           0.876    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 simple_lsd_inst_r/gau_0/stp_0/stp_patch_v[2].stp_patch_h[0].patch_reg[2][0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            simple_lsd_inst_r/gau_0/stp_0/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.164ns (37.291%)  route 0.276ns (62.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.906ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.597     0.597    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=3457, routed)        0.590     0.592    simple_lsd_inst_r/gau_0/stp_0/clk_out2
    SLICE_X8Y14          FDRE                                         r  simple_lsd_inst_r/gau_0/stp_0/stp_patch_v[2].stp_patch_h[0].patch_reg[2][0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDRE (Prop_fdre_C_Q)         0.164     0.756 r  simple_lsd_inst_r/gau_0/stp_0/stp_patch_v[2].stp_patch_h[0].patch_reg[2][0][1]/Q
                         net (fo=4, routed)           0.276     1.031    simple_lsd_inst_r/gau_0/stp_0/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_1[1]
    RAMB18_X0Y2          RAMB18E1                                     r  simple_lsd_inst_r/gau_0/stp_0/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.864     0.864    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=3457, routed)        0.904     0.906    simple_lsd_inst_r/gau_0/stp_0/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/ram_0/clk_out2
    RAMB18_X0Y2          RAMB18E1                                     r  simple_lsd_inst_r/gau_0/stp_0/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg/CLKARDCLK
                         clock pessimism             -0.253     0.653    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.296     0.949    simple_lsd_inst_r/gau_0/stp_0/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg
  -------------------------------------------------------------------
                         required time                         -0.949    
                         arrival time                           1.031    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 simple_lsd_inst_f/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/rd_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            simple_lsd_inst_f/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.164ns (48.120%)  route 0.177ns (51.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.597     0.597    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=3457, routed)        0.600     0.602    simple_lsd_inst_f/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/clk_out2
    SLICE_X92Y27         FDRE                                         r  simple_lsd_inst_f/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/rd_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y27         FDRE (Prop_fdre_C_Q)         0.164     0.766 r  simple_lsd_inst_f/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/rd_addr_reg[5]/Q
                         net (fo=5, routed)           0.177     0.942    simple_lsd_inst_f/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_0[5]
    RAMB18_X4Y10         RAMB18E1                                     r  simple_lsd_inst_f/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.864     0.864    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=3457, routed)        0.906     0.908    simple_lsd_inst_f/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/ram_0/clk_out2
    RAMB18_X4Y10         RAMB18E1                                     r  simple_lsd_inst_f/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg/CLKBWRCLK
                         clock pessimism             -0.233     0.675    
    RAMB18_X4Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     0.858    simple_lsd_inst_f/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg
  -------------------------------------------------------------------
                         required time                         -0.858    
                         arrival time                           0.942    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 simple_lsd_inst_r/seg_id_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.209ns (29.586%)  route 0.497ns (70.414%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.597     0.597    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=3457, routed)        0.556     0.558    simple_lsd_inst_r/clk_out2
    SLICE_X46Y14         FDRE                                         r  simple_lsd_inst_r/seg_id_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y14         FDRE (Prop_fdre_C_Q)         0.164     0.722 r  simple_lsd_inst_r/seg_id_reg[9]/Q
                         net (fo=7, routed)           0.158     0.880    simple_lsd_inst_r/stp_1/memory_reg[9]
    SLICE_X47Y14         LUT6 (Prop_lut6_I2_O)        0.045     0.925 r  simple_lsd_inst_r/stp_1/memory_reg_i_4__0/O
                         net (fo=1, routed)           0.339     1.264    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/wr_data[9]
    RAMB18_X3Y4          RAMB18E1                                     r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.864     0.864    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=3457, routed)        0.885     0.887    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/clk_out2
    RAMB18_X3Y4          RAMB18E1                                     r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg/CLKARDCLK
                         clock pessimism             -0.005     0.882    
    RAMB18_X3Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[9])
                                                      0.296     1.178    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg
  -------------------------------------------------------------------
                         required time                         -1.178    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 simple_lsd_inst_f/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/wr_addr_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            simple_lsd_inst_f/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.164ns (50.404%)  route 0.161ns (49.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.597     0.597    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=3457, routed)        0.600     0.602    simple_lsd_inst_f/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/clk_out2
    SLICE_X90Y27         FDSE                                         r  simple_lsd_inst_f/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/wr_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y27         FDSE (Prop_fdse_C_Q)         0.164     0.766 r  simple_lsd_inst_f/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/wr_addr_reg[8]/Q
                         net (fo=4, routed)           0.161     0.927    simple_lsd_inst_f/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/ram_0/Q[8]
    RAMB18_X4Y10         RAMB18E1                                     r  simple_lsd_inst_f/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.864     0.864    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=3457, routed)        0.909     0.911    simple_lsd_inst_f/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/ram_0/clk_out2
    RAMB18_X4Y10         RAMB18E1                                     r  simple_lsd_inst_f/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg/CLKARDCLK
                         clock pessimism             -0.253     0.658    
    RAMB18_X4Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.841    simple_lsd_inst_f/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg
  -------------------------------------------------------------------
                         required time                         -0.841    
                         arrival time                           0.927    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 topview_inst_f/topview_trans_inst1/h1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            topview_inst_f/topview_trans_inst1/out_v_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.430ns (78.788%)  route 0.116ns (21.212%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.938ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.597     0.597    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=3457, routed)        0.579     0.581    topview_inst_f/topview_trans_inst1/clk_out2
    SLICE_X55Y98         FDRE                                         r  topview_inst_f/topview_trans_inst1/h1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y98         FDRE (Prop_fdre_C_Q)         0.141     0.722 r  topview_inst_f/topview_trans_inst1/h1_reg[12]/Q
                         net (fo=1, routed)           0.115     0.837    topview_inst_f/topview_trans_inst1/h1[12]
    SLICE_X57Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     0.997 r  topview_inst_f/topview_trans_inst1/out_v_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     0.997    topview_inst_f/topview_trans_inst1/out_v_reg[12]_i_1__0_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.036 r  topview_inst_f/topview_trans_inst1/out_v_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.036    topview_inst_f/topview_trans_inst1/out_v_reg[16]_i_1__0_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.126 r  topview_inst_f/topview_trans_inst1/out_v_reg[20]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.126    topview_inst_f/topview_trans_inst1/out_v_reg[20]_i_1__0_n_6
    SLICE_X57Y100        FDRE                                         r  topview_inst_f/topview_trans_inst1/out_v_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.864     0.864    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=3457, routed)        0.936     0.938    topview_inst_f/topview_trans_inst1/clk_out2
    SLICE_X57Y100        FDRE                                         r  topview_inst_f/topview_trans_inst1/out_v_reg[18]/C
                         clock pessimism             -0.005     0.933    
    SLICE_X57Y100        FDRE (Hold_fdre_C_D)         0.105     1.038    topview_inst_f/topview_trans_inst1/out_v_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.038    
                         arrival time                           1.126    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 topview_inst_f/topview_trans_inst1/h1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            topview_inst_f/topview_trans_inst1/out_v_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.430ns (78.788%)  route 0.116ns (21.212%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.938ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.597     0.597    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=3457, routed)        0.579     0.581    topview_inst_f/topview_trans_inst1/clk_out2
    SLICE_X55Y98         FDRE                                         r  topview_inst_f/topview_trans_inst1/h1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y98         FDRE (Prop_fdre_C_Q)         0.141     0.722 r  topview_inst_f/topview_trans_inst1/h1_reg[12]/Q
                         net (fo=1, routed)           0.115     0.837    topview_inst_f/topview_trans_inst1/h1[12]
    SLICE_X57Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     0.997 r  topview_inst_f/topview_trans_inst1/out_v_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     0.997    topview_inst_f/topview_trans_inst1/out_v_reg[12]_i_1__0_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.036 r  topview_inst_f/topview_trans_inst1/out_v_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.036    topview_inst_f/topview_trans_inst1/out_v_reg[16]_i_1__0_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.126 r  topview_inst_f/topview_trans_inst1/out_v_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.126    topview_inst_f/topview_trans_inst1/out_v_reg[20]_i_1__0_n_4
    SLICE_X57Y100        FDRE                                         r  topview_inst_f/topview_trans_inst1/out_v_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.864     0.864    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=3457, routed)        0.936     0.938    topview_inst_f/topview_trans_inst1/clk_out2
    SLICE_X57Y100        FDRE                                         r  topview_inst_f/topview_trans_inst1/out_v_reg[20]/C
                         clock pessimism             -0.005     0.933    
    SLICE_X57Y100        FDRE (Hold_fdre_C_D)         0.105     1.038    topview_inst_f/topview_trans_inst1/out_v_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.038    
                         arrival time                           1.126    
  -------------------------------------------------------------------
                         slack                                  0.088    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         83.333      79.449     DSP48_X3Y4       cam_top_inst_f/camera_if_inst/r2y_0/s2_y_g_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         83.333      79.449     DSP48_X0Y18      cam_top_inst_r/camera_if_inst/r2y_0/s2_y_g_reg/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         83.333      80.389     RAMB36_X0Y6      simple_lsd_inst_r/ram_0/memory_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         83.333      80.389     RAMB36_X0Y7      simple_lsd_inst_r/ram_0/memory_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         83.333      80.389     RAMB36_X4Y3      simple_lsd_inst_f/ram_0/memory_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         83.333      80.389     RAMB36_X2Y3      simple_lsd_inst_r/ram_0/memory_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         83.333      80.389     RAMB36_X4Y6      simple_lsd_inst_f/ram_0/memory_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         83.333      80.389     RAMB36_X2Y2      simple_lsd_inst_r/ram_0/memory_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         83.333      80.389     RAMB36_X3Y6      simple_lsd_inst_f/ram_0/memory_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         83.333      80.389     RAMB36_X1Y3      simple_lsd_inst_r/ram_0/memory_reg_4/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       83.333      130.027    MMCME2_ADV_X1Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X42Y7      simple_lsd_inst_r/dly_norm/delay_use_fifo.fifo_0/ram_0/memory_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X42Y7      simple_lsd_inst_r/dly_norm/delay_use_fifo.fifo_0/ram_0/memory_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X98Y35     simple_lsd_inst_f/dly_norm/delay_use_fifo.fifo_0/ram_0/memory_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X98Y35     simple_lsd_inst_f/dly_norm/delay_use_fifo.fifo_0/ram_0/memory_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X98Y35     simple_lsd_inst_f/dly_norm/delay_use_fifo.fifo_0/ram_0/memory_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X98Y35     simple_lsd_inst_f/dly_norm/delay_use_fifo.fifo_0/ram_0/memory_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X42Y7      simple_lsd_inst_r/dly_norm/delay_use_fifo.fifo_0/ram_0/memory_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X42Y7      simple_lsd_inst_r/dly_norm/delay_use_fifo.fifo_0/ram_0/memory_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         41.667      40.687     SLICE_X38Y5      simple_lsd_inst_r/atan_0/s3_swap_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         41.667      40.687     SLICE_X38Y5      simple_lsd_inst_r/atan_0/s3_x_neg_reg_srl3/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X42Y7      simple_lsd_inst_r/dly_norm/delay_use_fifo.fifo_0/ram_0/memory_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X42Y7      simple_lsd_inst_r/dly_norm/delay_use_fifo.fifo_0/ram_0/memory_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X98Y35     simple_lsd_inst_f/dly_norm/delay_use_fifo.fifo_0/ram_0/memory_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X98Y35     simple_lsd_inst_f/dly_norm/delay_use_fifo.fifo_0/ram_0/memory_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X42Y7      simple_lsd_inst_r/dly_norm/delay_use_fifo.fifo_0/ram_0/memory_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X42Y7      simple_lsd_inst_r/dly_norm/delay_use_fifo.fifo_0/ram_0/memory_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X98Y35     simple_lsd_inst_f/dly_norm/delay_use_fifo.fifo_0/ram_0/memory_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X98Y35     simple_lsd_inst_f/dly_norm/delay_use_fifo.fifo_0/ram_0/memory_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         41.667      40.687     SLICE_X38Y5      simple_lsd_inst_r/atan_0/s3_swap_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         41.667      40.687     SLICE_X38Y5      simple_lsd_inst_r/atan_0/s3_x_neg_reg_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y5    clk_wiz_0_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.314ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.314ns  (required time - arrival time)
  Source:                 testset_inst/fbr_inst/clk_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            testset_inst/fbr_inst/cnt_edge_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.167ns  (logic 0.966ns (15.665%)  route 5.201ns (84.335%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.235ns = ( 13.235 - 8.000 ) 
    Source Clock Delay      (SCD):    5.714ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.640     5.714    testset_inst/fbr_inst/clk
    SLICE_X33Y69         FDRE                                         r  testset_inst/fbr_inst/clk_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDRE (Prop_fdre_C_Q)         0.419     6.133 f  testset_inst/fbr_inst/clk_cnt_reg[19]/Q
                         net (fo=2, routed)           1.161     7.294    testset_inst/fbr_inst/clk_cnt_reg_n_0_[19]
    SLICE_X38Y74         LUT4 (Prop_lut4_I3_O)        0.299     7.593 f  testset_inst/fbr_inst/clk_cnt[26]_i_9/O
                         net (fo=1, routed)           0.452     8.045    testset_inst/fbr_inst/clk_cnt[26]_i_9_n_0
    SLICE_X38Y74         LUT5 (Prop_lut5_I4_O)        0.124     8.169 f  testset_inst/fbr_inst/clk_cnt[26]_i_4/O
                         net (fo=28, routed)          1.564     9.732    testset_inst/fbr_inst/clk_cnt[26]_i_4_n_0
    SLICE_X41Y68         LUT6 (Prop_lut6_I5_O)        0.124     9.856 r  testset_inst/fbr_inst/cnt_edge[15]_i_1/O
                         net (fo=16, routed)          2.024    11.880    testset_inst/fbr_inst/cnt_edge__0
    SLICE_X40Y67         FDRE                                         r  testset_inst/fbr_inst/cnt_edge_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.471    13.235    testset_inst/fbr_inst/clk
    SLICE_X40Y67         FDRE                                         r  testset_inst/fbr_inst/cnt_edge_reg[10]/C
                         clock pessimism              0.423    13.659    
                         clock uncertainty           -0.035    13.623    
    SLICE_X40Y67         FDRE (Setup_fdre_C_R)       -0.429    13.194    testset_inst/fbr_inst/cnt_edge_reg[10]
  -------------------------------------------------------------------
                         required time                         13.194    
                         arrival time                         -11.880    
  -------------------------------------------------------------------
                         slack                                  1.314    

Slack (MET) :             1.314ns  (required time - arrival time)
  Source:                 testset_inst/fbr_inst/clk_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            testset_inst/fbr_inst/cnt_edge_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.167ns  (logic 0.966ns (15.665%)  route 5.201ns (84.335%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.235ns = ( 13.235 - 8.000 ) 
    Source Clock Delay      (SCD):    5.714ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.640     5.714    testset_inst/fbr_inst/clk
    SLICE_X33Y69         FDRE                                         r  testset_inst/fbr_inst/clk_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDRE (Prop_fdre_C_Q)         0.419     6.133 f  testset_inst/fbr_inst/clk_cnt_reg[19]/Q
                         net (fo=2, routed)           1.161     7.294    testset_inst/fbr_inst/clk_cnt_reg_n_0_[19]
    SLICE_X38Y74         LUT4 (Prop_lut4_I3_O)        0.299     7.593 f  testset_inst/fbr_inst/clk_cnt[26]_i_9/O
                         net (fo=1, routed)           0.452     8.045    testset_inst/fbr_inst/clk_cnt[26]_i_9_n_0
    SLICE_X38Y74         LUT5 (Prop_lut5_I4_O)        0.124     8.169 f  testset_inst/fbr_inst/clk_cnt[26]_i_4/O
                         net (fo=28, routed)          1.564     9.732    testset_inst/fbr_inst/clk_cnt[26]_i_4_n_0
    SLICE_X41Y68         LUT6 (Prop_lut6_I5_O)        0.124     9.856 r  testset_inst/fbr_inst/cnt_edge[15]_i_1/O
                         net (fo=16, routed)          2.024    11.880    testset_inst/fbr_inst/cnt_edge__0
    SLICE_X40Y67         FDRE                                         r  testset_inst/fbr_inst/cnt_edge_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.471    13.235    testset_inst/fbr_inst/clk
    SLICE_X40Y67         FDRE                                         r  testset_inst/fbr_inst/cnt_edge_reg[11]/C
                         clock pessimism              0.423    13.659    
                         clock uncertainty           -0.035    13.623    
    SLICE_X40Y67         FDRE (Setup_fdre_C_R)       -0.429    13.194    testset_inst/fbr_inst/cnt_edge_reg[11]
  -------------------------------------------------------------------
                         required time                         13.194    
                         arrival time                         -11.880    
  -------------------------------------------------------------------
                         slack                                  1.314    

Slack (MET) :             1.314ns  (required time - arrival time)
  Source:                 testset_inst/fbr_inst/clk_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            testset_inst/fbr_inst/cnt_edge_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.167ns  (logic 0.966ns (15.665%)  route 5.201ns (84.335%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.235ns = ( 13.235 - 8.000 ) 
    Source Clock Delay      (SCD):    5.714ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.640     5.714    testset_inst/fbr_inst/clk
    SLICE_X33Y69         FDRE                                         r  testset_inst/fbr_inst/clk_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDRE (Prop_fdre_C_Q)         0.419     6.133 f  testset_inst/fbr_inst/clk_cnt_reg[19]/Q
                         net (fo=2, routed)           1.161     7.294    testset_inst/fbr_inst/clk_cnt_reg_n_0_[19]
    SLICE_X38Y74         LUT4 (Prop_lut4_I3_O)        0.299     7.593 f  testset_inst/fbr_inst/clk_cnt[26]_i_9/O
                         net (fo=1, routed)           0.452     8.045    testset_inst/fbr_inst/clk_cnt[26]_i_9_n_0
    SLICE_X38Y74         LUT5 (Prop_lut5_I4_O)        0.124     8.169 f  testset_inst/fbr_inst/clk_cnt[26]_i_4/O
                         net (fo=28, routed)          1.564     9.732    testset_inst/fbr_inst/clk_cnt[26]_i_4_n_0
    SLICE_X41Y68         LUT6 (Prop_lut6_I5_O)        0.124     9.856 r  testset_inst/fbr_inst/cnt_edge[15]_i_1/O
                         net (fo=16, routed)          2.024    11.880    testset_inst/fbr_inst/cnt_edge__0
    SLICE_X40Y67         FDRE                                         r  testset_inst/fbr_inst/cnt_edge_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.471    13.235    testset_inst/fbr_inst/clk
    SLICE_X40Y67         FDRE                                         r  testset_inst/fbr_inst/cnt_edge_reg[8]/C
                         clock pessimism              0.423    13.659    
                         clock uncertainty           -0.035    13.623    
    SLICE_X40Y67         FDRE (Setup_fdre_C_R)       -0.429    13.194    testset_inst/fbr_inst/cnt_edge_reg[8]
  -------------------------------------------------------------------
                         required time                         13.194    
                         arrival time                         -11.880    
  -------------------------------------------------------------------
                         slack                                  1.314    

Slack (MET) :             1.314ns  (required time - arrival time)
  Source:                 testset_inst/fbr_inst/clk_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            testset_inst/fbr_inst/cnt_edge_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.167ns  (logic 0.966ns (15.665%)  route 5.201ns (84.335%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.235ns = ( 13.235 - 8.000 ) 
    Source Clock Delay      (SCD):    5.714ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.640     5.714    testset_inst/fbr_inst/clk
    SLICE_X33Y69         FDRE                                         r  testset_inst/fbr_inst/clk_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDRE (Prop_fdre_C_Q)         0.419     6.133 f  testset_inst/fbr_inst/clk_cnt_reg[19]/Q
                         net (fo=2, routed)           1.161     7.294    testset_inst/fbr_inst/clk_cnt_reg_n_0_[19]
    SLICE_X38Y74         LUT4 (Prop_lut4_I3_O)        0.299     7.593 f  testset_inst/fbr_inst/clk_cnt[26]_i_9/O
                         net (fo=1, routed)           0.452     8.045    testset_inst/fbr_inst/clk_cnt[26]_i_9_n_0
    SLICE_X38Y74         LUT5 (Prop_lut5_I4_O)        0.124     8.169 f  testset_inst/fbr_inst/clk_cnt[26]_i_4/O
                         net (fo=28, routed)          1.564     9.732    testset_inst/fbr_inst/clk_cnt[26]_i_4_n_0
    SLICE_X41Y68         LUT6 (Prop_lut6_I5_O)        0.124     9.856 r  testset_inst/fbr_inst/cnt_edge[15]_i_1/O
                         net (fo=16, routed)          2.024    11.880    testset_inst/fbr_inst/cnt_edge__0
    SLICE_X40Y67         FDRE                                         r  testset_inst/fbr_inst/cnt_edge_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.471    13.235    testset_inst/fbr_inst/clk
    SLICE_X40Y67         FDRE                                         r  testset_inst/fbr_inst/cnt_edge_reg[9]/C
                         clock pessimism              0.423    13.659    
                         clock uncertainty           -0.035    13.623    
    SLICE_X40Y67         FDRE (Setup_fdre_C_R)       -0.429    13.194    testset_inst/fbr_inst/cnt_edge_reg[9]
  -------------------------------------------------------------------
                         required time                         13.194    
                         arrival time                         -11.880    
  -------------------------------------------------------------------
                         slack                                  1.314    

Slack (MET) :             1.324ns  (required time - arrival time)
  Source:                 testset_inst/fbr_inst/clk_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            testset_inst/fbr_inst/cnt_edge_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.158ns  (logic 0.966ns (15.686%)  route 5.192ns (84.314%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.237ns = ( 13.237 - 8.000 ) 
    Source Clock Delay      (SCD):    5.714ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.640     5.714    testset_inst/fbr_inst/clk
    SLICE_X33Y69         FDRE                                         r  testset_inst/fbr_inst/clk_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDRE (Prop_fdre_C_Q)         0.419     6.133 f  testset_inst/fbr_inst/clk_cnt_reg[19]/Q
                         net (fo=2, routed)           1.161     7.294    testset_inst/fbr_inst/clk_cnt_reg_n_0_[19]
    SLICE_X38Y74         LUT4 (Prop_lut4_I3_O)        0.299     7.593 f  testset_inst/fbr_inst/clk_cnt[26]_i_9/O
                         net (fo=1, routed)           0.452     8.045    testset_inst/fbr_inst/clk_cnt[26]_i_9_n_0
    SLICE_X38Y74         LUT5 (Prop_lut5_I4_O)        0.124     8.169 f  testset_inst/fbr_inst/clk_cnt[26]_i_4/O
                         net (fo=28, routed)          1.564     9.732    testset_inst/fbr_inst/clk_cnt[26]_i_4_n_0
    SLICE_X41Y68         LUT6 (Prop_lut6_I5_O)        0.124     9.856 r  testset_inst/fbr_inst/cnt_edge[15]_i_1/O
                         net (fo=16, routed)          2.016    11.872    testset_inst/fbr_inst/cnt_edge__0
    SLICE_X40Y65         FDRE                                         r  testset_inst/fbr_inst/cnt_edge_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.473    13.237    testset_inst/fbr_inst/clk
    SLICE_X40Y65         FDRE                                         r  testset_inst/fbr_inst/cnt_edge_reg[0]/C
                         clock pessimism              0.423    13.661    
                         clock uncertainty           -0.035    13.625    
    SLICE_X40Y65         FDRE (Setup_fdre_C_R)       -0.429    13.196    testset_inst/fbr_inst/cnt_edge_reg[0]
  -------------------------------------------------------------------
                         required time                         13.196    
                         arrival time                         -11.872    
  -------------------------------------------------------------------
                         slack                                  1.324    

Slack (MET) :             1.324ns  (required time - arrival time)
  Source:                 testset_inst/fbr_inst/clk_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            testset_inst/fbr_inst/cnt_edge_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.158ns  (logic 0.966ns (15.686%)  route 5.192ns (84.314%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.237ns = ( 13.237 - 8.000 ) 
    Source Clock Delay      (SCD):    5.714ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.640     5.714    testset_inst/fbr_inst/clk
    SLICE_X33Y69         FDRE                                         r  testset_inst/fbr_inst/clk_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDRE (Prop_fdre_C_Q)         0.419     6.133 f  testset_inst/fbr_inst/clk_cnt_reg[19]/Q
                         net (fo=2, routed)           1.161     7.294    testset_inst/fbr_inst/clk_cnt_reg_n_0_[19]
    SLICE_X38Y74         LUT4 (Prop_lut4_I3_O)        0.299     7.593 f  testset_inst/fbr_inst/clk_cnt[26]_i_9/O
                         net (fo=1, routed)           0.452     8.045    testset_inst/fbr_inst/clk_cnt[26]_i_9_n_0
    SLICE_X38Y74         LUT5 (Prop_lut5_I4_O)        0.124     8.169 f  testset_inst/fbr_inst/clk_cnt[26]_i_4/O
                         net (fo=28, routed)          1.564     9.732    testset_inst/fbr_inst/clk_cnt[26]_i_4_n_0
    SLICE_X41Y68         LUT6 (Prop_lut6_I5_O)        0.124     9.856 r  testset_inst/fbr_inst/cnt_edge[15]_i_1/O
                         net (fo=16, routed)          2.016    11.872    testset_inst/fbr_inst/cnt_edge__0
    SLICE_X40Y65         FDRE                                         r  testset_inst/fbr_inst/cnt_edge_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.473    13.237    testset_inst/fbr_inst/clk
    SLICE_X40Y65         FDRE                                         r  testset_inst/fbr_inst/cnt_edge_reg[1]/C
                         clock pessimism              0.423    13.661    
                         clock uncertainty           -0.035    13.625    
    SLICE_X40Y65         FDRE (Setup_fdre_C_R)       -0.429    13.196    testset_inst/fbr_inst/cnt_edge_reg[1]
  -------------------------------------------------------------------
                         required time                         13.196    
                         arrival time                         -11.872    
  -------------------------------------------------------------------
                         slack                                  1.324    

Slack (MET) :             1.324ns  (required time - arrival time)
  Source:                 testset_inst/fbr_inst/clk_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            testset_inst/fbr_inst/cnt_edge_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.158ns  (logic 0.966ns (15.686%)  route 5.192ns (84.314%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.237ns = ( 13.237 - 8.000 ) 
    Source Clock Delay      (SCD):    5.714ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.640     5.714    testset_inst/fbr_inst/clk
    SLICE_X33Y69         FDRE                                         r  testset_inst/fbr_inst/clk_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDRE (Prop_fdre_C_Q)         0.419     6.133 f  testset_inst/fbr_inst/clk_cnt_reg[19]/Q
                         net (fo=2, routed)           1.161     7.294    testset_inst/fbr_inst/clk_cnt_reg_n_0_[19]
    SLICE_X38Y74         LUT4 (Prop_lut4_I3_O)        0.299     7.593 f  testset_inst/fbr_inst/clk_cnt[26]_i_9/O
                         net (fo=1, routed)           0.452     8.045    testset_inst/fbr_inst/clk_cnt[26]_i_9_n_0
    SLICE_X38Y74         LUT5 (Prop_lut5_I4_O)        0.124     8.169 f  testset_inst/fbr_inst/clk_cnt[26]_i_4/O
                         net (fo=28, routed)          1.564     9.732    testset_inst/fbr_inst/clk_cnt[26]_i_4_n_0
    SLICE_X41Y68         LUT6 (Prop_lut6_I5_O)        0.124     9.856 r  testset_inst/fbr_inst/cnt_edge[15]_i_1/O
                         net (fo=16, routed)          2.016    11.872    testset_inst/fbr_inst/cnt_edge__0
    SLICE_X40Y65         FDRE                                         r  testset_inst/fbr_inst/cnt_edge_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.473    13.237    testset_inst/fbr_inst/clk
    SLICE_X40Y65         FDRE                                         r  testset_inst/fbr_inst/cnt_edge_reg[2]/C
                         clock pessimism              0.423    13.661    
                         clock uncertainty           -0.035    13.625    
    SLICE_X40Y65         FDRE (Setup_fdre_C_R)       -0.429    13.196    testset_inst/fbr_inst/cnt_edge_reg[2]
  -------------------------------------------------------------------
                         required time                         13.196    
                         arrival time                         -11.872    
  -------------------------------------------------------------------
                         slack                                  1.324    

Slack (MET) :             1.324ns  (required time - arrival time)
  Source:                 testset_inst/fbr_inst/clk_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            testset_inst/fbr_inst/cnt_edge_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.158ns  (logic 0.966ns (15.686%)  route 5.192ns (84.314%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.237ns = ( 13.237 - 8.000 ) 
    Source Clock Delay      (SCD):    5.714ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.640     5.714    testset_inst/fbr_inst/clk
    SLICE_X33Y69         FDRE                                         r  testset_inst/fbr_inst/clk_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDRE (Prop_fdre_C_Q)         0.419     6.133 f  testset_inst/fbr_inst/clk_cnt_reg[19]/Q
                         net (fo=2, routed)           1.161     7.294    testset_inst/fbr_inst/clk_cnt_reg_n_0_[19]
    SLICE_X38Y74         LUT4 (Prop_lut4_I3_O)        0.299     7.593 f  testset_inst/fbr_inst/clk_cnt[26]_i_9/O
                         net (fo=1, routed)           0.452     8.045    testset_inst/fbr_inst/clk_cnt[26]_i_9_n_0
    SLICE_X38Y74         LUT5 (Prop_lut5_I4_O)        0.124     8.169 f  testset_inst/fbr_inst/clk_cnt[26]_i_4/O
                         net (fo=28, routed)          1.564     9.732    testset_inst/fbr_inst/clk_cnt[26]_i_4_n_0
    SLICE_X41Y68         LUT6 (Prop_lut6_I5_O)        0.124     9.856 r  testset_inst/fbr_inst/cnt_edge[15]_i_1/O
                         net (fo=16, routed)          2.016    11.872    testset_inst/fbr_inst/cnt_edge__0
    SLICE_X40Y65         FDRE                                         r  testset_inst/fbr_inst/cnt_edge_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.473    13.237    testset_inst/fbr_inst/clk
    SLICE_X40Y65         FDRE                                         r  testset_inst/fbr_inst/cnt_edge_reg[3]/C
                         clock pessimism              0.423    13.661    
                         clock uncertainty           -0.035    13.625    
    SLICE_X40Y65         FDRE (Setup_fdre_C_R)       -0.429    13.196    testset_inst/fbr_inst/cnt_edge_reg[3]
  -------------------------------------------------------------------
                         required time                         13.196    
                         arrival time                         -11.872    
  -------------------------------------------------------------------
                         slack                                  1.324    

Slack (MET) :             1.330ns  (required time - arrival time)
  Source:                 testset_inst/fbr_inst/clk_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            testset_inst/fbr_inst/cnt_edge_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.149ns  (logic 0.966ns (15.710%)  route 5.183ns (84.290%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.233ns = ( 13.233 - 8.000 ) 
    Source Clock Delay      (SCD):    5.714ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.640     5.714    testset_inst/fbr_inst/clk
    SLICE_X33Y69         FDRE                                         r  testset_inst/fbr_inst/clk_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDRE (Prop_fdre_C_Q)         0.419     6.133 f  testset_inst/fbr_inst/clk_cnt_reg[19]/Q
                         net (fo=2, routed)           1.161     7.294    testset_inst/fbr_inst/clk_cnt_reg_n_0_[19]
    SLICE_X38Y74         LUT4 (Prop_lut4_I3_O)        0.299     7.593 f  testset_inst/fbr_inst/clk_cnt[26]_i_9/O
                         net (fo=1, routed)           0.452     8.045    testset_inst/fbr_inst/clk_cnt[26]_i_9_n_0
    SLICE_X38Y74         LUT5 (Prop_lut5_I4_O)        0.124     8.169 f  testset_inst/fbr_inst/clk_cnt[26]_i_4/O
                         net (fo=28, routed)          1.564     9.732    testset_inst/fbr_inst/clk_cnt[26]_i_4_n_0
    SLICE_X41Y68         LUT6 (Prop_lut6_I5_O)        0.124     9.856 r  testset_inst/fbr_inst/cnt_edge[15]_i_1/O
                         net (fo=16, routed)          2.006    11.863    testset_inst/fbr_inst/cnt_edge__0
    SLICE_X40Y68         FDRE                                         r  testset_inst/fbr_inst/cnt_edge_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.469    13.233    testset_inst/fbr_inst/clk
    SLICE_X40Y68         FDRE                                         r  testset_inst/fbr_inst/cnt_edge_reg[12]/C
                         clock pessimism              0.423    13.657    
                         clock uncertainty           -0.035    13.621    
    SLICE_X40Y68         FDRE (Setup_fdre_C_R)       -0.429    13.192    testset_inst/fbr_inst/cnt_edge_reg[12]
  -------------------------------------------------------------------
                         required time                         13.192    
                         arrival time                         -11.863    
  -------------------------------------------------------------------
                         slack                                  1.330    

Slack (MET) :             1.330ns  (required time - arrival time)
  Source:                 testset_inst/fbr_inst/clk_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            testset_inst/fbr_inst/cnt_edge_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.149ns  (logic 0.966ns (15.710%)  route 5.183ns (84.290%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.233ns = ( 13.233 - 8.000 ) 
    Source Clock Delay      (SCD):    5.714ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.640     5.714    testset_inst/fbr_inst/clk
    SLICE_X33Y69         FDRE                                         r  testset_inst/fbr_inst/clk_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDRE (Prop_fdre_C_Q)         0.419     6.133 f  testset_inst/fbr_inst/clk_cnt_reg[19]/Q
                         net (fo=2, routed)           1.161     7.294    testset_inst/fbr_inst/clk_cnt_reg_n_0_[19]
    SLICE_X38Y74         LUT4 (Prop_lut4_I3_O)        0.299     7.593 f  testset_inst/fbr_inst/clk_cnt[26]_i_9/O
                         net (fo=1, routed)           0.452     8.045    testset_inst/fbr_inst/clk_cnt[26]_i_9_n_0
    SLICE_X38Y74         LUT5 (Prop_lut5_I4_O)        0.124     8.169 f  testset_inst/fbr_inst/clk_cnt[26]_i_4/O
                         net (fo=28, routed)          1.564     9.732    testset_inst/fbr_inst/clk_cnt[26]_i_4_n_0
    SLICE_X41Y68         LUT6 (Prop_lut6_I5_O)        0.124     9.856 r  testset_inst/fbr_inst/cnt_edge[15]_i_1/O
                         net (fo=16, routed)          2.006    11.863    testset_inst/fbr_inst/cnt_edge__0
    SLICE_X40Y68         FDRE                                         r  testset_inst/fbr_inst/cnt_edge_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.469    13.233    testset_inst/fbr_inst/clk
    SLICE_X40Y68         FDRE                                         r  testset_inst/fbr_inst/cnt_edge_reg[13]/C
                         clock pessimism              0.423    13.657    
                         clock uncertainty           -0.035    13.621    
    SLICE_X40Y68         FDRE (Setup_fdre_C_R)       -0.429    13.192    testset_inst/fbr_inst/cnt_edge_reg[13]
  -------------------------------------------------------------------
                         required time                         13.192    
                         arrival time                         -11.863    
  -------------------------------------------------------------------
                         slack                                  1.330    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 testset_inst/fbl_inst/cnt_edge_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            testset_inst/fbl_inst/cnt_edge_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.792%)  route 0.253ns (64.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.551     1.637    testset_inst/fbl_inst/clk
    SLICE_X48Y64         FDRE                                         r  testset_inst/fbl_inst/cnt_edge_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y64         FDRE (Prop_fdre_C_Q)         0.141     1.778 r  testset_inst/fbl_inst/cnt_edge_reg[0]/Q
                         net (fo=3, routed)           0.253     2.031    testset_inst/fbl_inst/cnt_edge[0]
    SLICE_X52Y61         FDRE                                         r  testset_inst/fbl_inst/cnt_edge_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.818     2.160    testset_inst/fbl_inst/clk
    SLICE_X52Y61         FDRE                                         r  testset_inst/fbl_inst/cnt_edge_reg_reg[0]/C
                         clock pessimism             -0.261     1.899    
    SLICE_X52Y61         FDRE (Hold_fdre_C_D)         0.070     1.969    testset_inst/fbl_inst/cnt_edge_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.969    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 cam_top_inst_r/sccb_if_inst/scl_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cam_top_inst_r/sccb_if_inst/scl_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (65.123%)  route 0.100ns (34.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.238ns
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.626     1.712    cam_top_inst_r/sccb_if_inst/sysclk
    SLICE_X1Y47          FDRE                                         r  cam_top_inst_r/sccb_if_inst/scl_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDRE (Prop_fdre_C_Q)         0.141     1.853 r  cam_top_inst_r/sccb_if_inst/scl_cnt_reg[0]/Q
                         net (fo=5, routed)           0.100     1.953    cam_top_inst_r/sccb_if_inst/sel0[0]
    SLICE_X0Y47          LUT6 (Prop_lut6_I4_O)        0.045     1.998 r  cam_top_inst_r/sccb_if_inst/scl_cnt[3]_i_2__0/O
                         net (fo=1, routed)           0.000     1.998    cam_top_inst_r/sccb_if_inst/scl_cnt[3]_i_2__0_n_0
    SLICE_X0Y47          FDRE                                         r  cam_top_inst_r/sccb_if_inst/scl_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.896     2.238    cam_top_inst_r/sccb_if_inst/sysclk
    SLICE_X0Y47          FDRE                                         r  cam_top_inst_r/sccb_if_inst/scl_cnt_reg[3]/C
                         clock pessimism             -0.513     1.725    
    SLICE_X0Y47          FDRE (Hold_fdre_C_D)         0.121     1.846    cam_top_inst_r/sccb_if_inst/scl_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 testset_inst/fbr_inst/cnt_edge_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            testset_inst/fbr_inst/cnt_edge_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.091%)  route 0.130ns (47.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.549     1.635    testset_inst/fbr_inst/clk
    SLICE_X40Y68         FDRE                                         r  testset_inst/fbr_inst/cnt_edge_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y68         FDRE (Prop_fdre_C_Q)         0.141     1.776 r  testset_inst/fbr_inst/cnt_edge_reg[12]/Q
                         net (fo=2, routed)           0.130     1.906    testset_inst/fbr_inst/cnt_edge[12]
    SLICE_X39Y69         FDRE                                         r  testset_inst/fbr_inst/cnt_edge_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.814     2.156    testset_inst/fbr_inst/clk
    SLICE_X39Y69         FDRE                                         r  testset_inst/fbr_inst/cnt_edge_reg_reg[12]/C
                         clock pessimism             -0.490     1.666    
    SLICE_X39Y69         FDRE (Hold_fdre_C_D)         0.070     1.736    testset_inst/fbr_inst/cnt_edge_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 cam_top_inst_f/sccb_if_inst/sda_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cam_top_inst_f/sccb_if_inst/sda_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.656%)  route 0.121ns (39.344%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.237ns
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.626     1.712    cam_top_inst_f/sccb_if_inst/sysclk
    SLICE_X5Y49          FDRE                                         r  cam_top_inst_f/sccb_if_inst/sda_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141     1.853 r  cam_top_inst_f/sccb_if_inst/sda_cnt_reg[4]/Q
                         net (fo=10, routed)          0.121     1.974    cam_top_inst_f/sccb_if_inst/sda_cnt_reg_n_0_[4]
    SLICE_X4Y49          LUT6 (Prop_lut6_I0_O)        0.045     2.019 r  cam_top_inst_f/sccb_if_inst/sda_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     2.019    cam_top_inst_f/sccb_if_inst/sda_cnt[0]_i_1_n_0
    SLICE_X4Y49          FDRE                                         r  cam_top_inst_f/sccb_if_inst/sda_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.895     2.237    cam_top_inst_f/sccb_if_inst/sysclk
    SLICE_X4Y49          FDRE                                         r  cam_top_inst_f/sccb_if_inst/sda_cnt_reg[0]/C
                         clock pessimism             -0.512     1.725    
    SLICE_X4Y49          FDRE (Hold_fdre_C_D)         0.121     1.846    cam_top_inst_f/sccb_if_inst/sda_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 cam_top_inst_f/sccb_if_inst/sda_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cam_top_inst_f/sccb_if_inst/sda_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.263%)  route 0.123ns (39.737%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.237ns
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.626     1.712    cam_top_inst_f/sccb_if_inst/sysclk
    SLICE_X5Y49          FDRE                                         r  cam_top_inst_f/sccb_if_inst/sda_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141     1.853 r  cam_top_inst_f/sccb_if_inst/sda_cnt_reg[4]/Q
                         net (fo=10, routed)          0.123     1.976    cam_top_inst_f/sccb_if_inst/sda_cnt_reg_n_0_[4]
    SLICE_X4Y49          LUT6 (Prop_lut6_I0_O)        0.045     2.021 r  cam_top_inst_f/sccb_if_inst/sda_cnt[3]_i_2/O
                         net (fo=1, routed)           0.000     2.021    cam_top_inst_f/sccb_if_inst/sda_cnt[3]_i_2_n_0
    SLICE_X4Y49          FDRE                                         r  cam_top_inst_f/sccb_if_inst/sda_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.895     2.237    cam_top_inst_f/sccb_if_inst/sysclk
    SLICE_X4Y49          FDRE                                         r  cam_top_inst_f/sccb_if_inst/sda_cnt_reg[3]/C
                         clock pessimism             -0.512     1.725    
    SLICE_X4Y49          FDRE (Hold_fdre_C_D)         0.121     1.846    cam_top_inst_f/sccb_if_inst/sda_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 cam_top_inst_f/sccb_if_inst/clk_div_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cam_top_inst_f/sccb_if_inst/clk_div_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.721%)  route 0.125ns (40.279%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.238ns
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.626     1.712    cam_top_inst_f/sccb_if_inst/sysclk
    SLICE_X1Y48          FDRE                                         r  cam_top_inst_f/sccb_if_inst/clk_div_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y48          FDRE (Prop_fdre_C_Q)         0.141     1.853 r  cam_top_inst_f/sccb_if_inst/clk_div_cnt_reg[2]/Q
                         net (fo=9, routed)           0.125     1.979    cam_top_inst_f/sccb_if_inst/clk_div_cnt[2]
    SLICE_X0Y48          LUT6 (Prop_lut6_I2_O)        0.045     2.024 r  cam_top_inst_f/sccb_if_inst/clk_div_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     2.024    cam_top_inst_f/sccb_if_inst/clk_div_cnt_0[4]
    SLICE_X0Y48          FDRE                                         r  cam_top_inst_f/sccb_if_inst/clk_div_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.896     2.238    cam_top_inst_f/sccb_if_inst/sysclk
    SLICE_X0Y48          FDRE                                         r  cam_top_inst_f/sccb_if_inst/clk_div_cnt_reg[4]/C
                         clock pessimism             -0.513     1.725    
    SLICE_X0Y48          FDRE (Hold_fdre_C_D)         0.121     1.846    cam_top_inst_f/sccb_if_inst/clk_div_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 cam_top_inst_r/sccb_if_inst/scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cam_top_inst_r/sccb_if_inst/scl_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.209ns (73.754%)  route 0.074ns (26.246%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.238ns
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.626     1.712    cam_top_inst_r/sccb_if_inst/sysclk
    SLICE_X0Y47          FDRE                                         r  cam_top_inst_r/sccb_if_inst/scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.164     1.876 r  cam_top_inst_r/sccb_if_inst/scl_cnt_reg[3]/Q
                         net (fo=5, routed)           0.074     1.950    cam_top_inst_r/sccb_if_inst/sel0[3]
    SLICE_X1Y47          LUT6 (Prop_lut6_I3_O)        0.045     1.995 r  cam_top_inst_r/sccb_if_inst/scl_cnt[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.995    cam_top_inst_r/sccb_if_inst/scl_cnt[0]_i_1__0_n_0
    SLICE_X1Y47          FDRE                                         r  cam_top_inst_r/sccb_if_inst/scl_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.896     2.238    cam_top_inst_r/sccb_if_inst/sysclk
    SLICE_X1Y47          FDRE                                         r  cam_top_inst_r/sccb_if_inst/scl_cnt_reg[0]/C
                         clock pessimism             -0.513     1.725    
    SLICE_X1Y47          FDRE (Hold_fdre_C_D)         0.092     1.817    cam_top_inst_r/sccb_if_inst/scl_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 cam_top_inst_r/sccb_if_inst/sda_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cam_top_inst_r/sccb_if_inst/sda_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.236%)  route 0.145ns (43.764%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.238ns
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.626     1.712    cam_top_inst_r/sccb_if_inst/sysclk
    SLICE_X3Y48          FDRE                                         r  cam_top_inst_r/sccb_if_inst/sda_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.141     1.853 r  cam_top_inst_r/sccb_if_inst/sda_cnt_reg[4]/Q
                         net (fo=10, routed)          0.145     1.998    cam_top_inst_r/sccb_if_inst/sda_cnt_reg_n_0_[4]
    SLICE_X2Y48          LUT6 (Prop_lut6_I1_O)        0.045     2.043 r  cam_top_inst_r/sccb_if_inst/sda_cnt[3]_i_2__0/O
                         net (fo=1, routed)           0.000     2.043    cam_top_inst_r/sccb_if_inst/sda_cnt[3]_i_2__0_n_0
    SLICE_X2Y48          FDRE                                         r  cam_top_inst_r/sccb_if_inst/sda_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.896     2.238    cam_top_inst_r/sccb_if_inst/sysclk
    SLICE_X2Y48          FDRE                                         r  cam_top_inst_r/sccb_if_inst/sda_cnt_reg[3]/C
                         clock pessimism             -0.513     1.725    
    SLICE_X2Y48          FDRE (Hold_fdre_C_D)         0.120     1.845    cam_top_inst_r/sccb_if_inst/sda_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 cam_top_inst_r/sccb_if_inst/scl_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cam_top_inst_r/sccb_if_inst/scl_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.209ns (60.836%)  route 0.135ns (39.164%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.238ns
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.626     1.712    cam_top_inst_r/sccb_if_inst/sysclk
    SLICE_X2Y47          FDRE                                         r  cam_top_inst_r/sccb_if_inst/scl_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y47          FDRE (Prop_fdre_C_Q)         0.164     1.876 r  cam_top_inst_r/sccb_if_inst/scl_cnt_reg[5]/Q
                         net (fo=8, routed)           0.135     2.011    cam_top_inst_r/sccb_if_inst/sel0[5]
    SLICE_X0Y47          LUT6 (Prop_lut6_I2_O)        0.045     2.056 r  cam_top_inst_r/sccb_if_inst/scl_cnt[2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.056    cam_top_inst_r/sccb_if_inst/scl_cnt[2]_i_1__0_n_0
    SLICE_X0Y47          FDRE                                         r  cam_top_inst_r/sccb_if_inst/scl_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.896     2.238    cam_top_inst_r/sccb_if_inst/sysclk
    SLICE_X0Y47          FDRE                                         r  cam_top_inst_r/sccb_if_inst/scl_cnt_reg[2]/C
                         clock pessimism             -0.510     1.728    
    SLICE_X0Y47          FDRE (Hold_fdre_C_D)         0.121     1.849    cam_top_inst_r/sccb_if_inst/scl_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 cam_top_inst_r/sccb_if_inst/sda_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cam_top_inst_r/sccb_if_inst/sda_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.801%)  route 0.160ns (46.199%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.238ns
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.626     1.712    cam_top_inst_r/sccb_if_inst/sysclk
    SLICE_X3Y49          FDRE                                         r  cam_top_inst_r/sccb_if_inst/sda_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141     1.853 r  cam_top_inst_r/sccb_if_inst/sda_cnt_reg[2]/Q
                         net (fo=15, routed)          0.160     2.013    cam_top_inst_r/sccb_if_inst/Q[2]
    SLICE_X2Y48          LUT6 (Prop_lut6_I4_O)        0.045     2.058 r  cam_top_inst_r/sccb_if_inst/sda_cnt[0]_i_1__0/O
                         net (fo=1, routed)           0.000     2.058    cam_top_inst_r/sccb_if_inst/sda_cnt[0]_i_1__0_n_0
    SLICE_X2Y48          FDRE                                         r  cam_top_inst_r/sccb_if_inst/sda_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.896     2.238    cam_top_inst_r/sccb_if_inst/sysclk
    SLICE_X2Y48          FDRE                                         r  cam_top_inst_r/sccb_if_inst/sda_cnt_reg[0]/C
                         clock pessimism             -0.510     1.728    
    SLICE_X2Y48          FDRE (Hold_fdre_C_D)         0.121     1.849    cam_top_inst_r/sccb_if_inst/sda_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  0.209    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X1Y45     cam_top_inst_r/sccb_if_inst/clk_div_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X0Y46     cam_top_inst_r/sccb_if_inst/clk_div_cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X0Y46     cam_top_inst_r/sccb_if_inst/clk_div_cnt_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X0Y46     cam_top_inst_r/sccb_if_inst/clk_div_cnt_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X0Y46     cam_top_inst_r/sccb_if_inst/clk_div_cnt_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X0Y45     cam_top_inst_r/sccb_if_inst/clk_div_cnt_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X0Y45     cam_top_inst_r/sccb_if_inst/clk_div_cnt_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X0Y45     cam_top_inst_r/sccb_if_inst/clk_div_cnt_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X0Y44     cam_top_inst_r/sccb_if_inst/clk_div_cnt_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X47Y82    testset_inst/clock_gen/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X47Y82    testset_inst/clock_gen/cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X47Y82    testset_inst/clock_gen/cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X47Y82    testset_inst/clock_gen/cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y67    testset_inst/fbl_inst/cnt_edge_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y68    testset_inst/fbl_inst/cnt_edge_reg_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y68    testset_inst/fbl_inst/cnt_edge_reg_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y67    testset_inst/fbl_inst/cnt_edge_reg_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X33Y68    testset_inst/fbr_inst/clk_cnt_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X33Y68    testset_inst/fbr_inst/clk_cnt_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X1Y45     cam_top_inst_r/sccb_if_inst/clk_div_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X0Y46     cam_top_inst_r/sccb_if_inst/clk_div_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X0Y46     cam_top_inst_r/sccb_if_inst/clk_div_cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X0Y46     cam_top_inst_r/sccb_if_inst/clk_div_cnt_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X0Y46     cam_top_inst_r/sccb_if_inst/clk_div_cnt_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X0Y45     cam_top_inst_r/sccb_if_inst/clk_div_cnt_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X0Y45     cam_top_inst_r/sccb_if_inst/clk_div_cnt_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X0Y45     cam_top_inst_r/sccb_if_inst/clk_div_cnt_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X0Y44     cam_top_inst_r/sccb_if_inst/clk_div_cnt_reg[8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X1Y45     cam_top_inst_r/sccb_if_inst/clk_div_cnt_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  cam_pclk_pin

Setup :           26  Failing Endpoints,  Worst Slack       -4.610ns,  Total Violation     -100.358ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.610ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            cam_top_inst_r/camera_if_inst/fifo_0/wr_addr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.333ns  (cam_pclk_pin rise@42.000ns - clk_out1_clk_wiz_0 rise@41.667ns)
  Data Path Delay:        7.605ns  (logic 0.573ns (7.535%)  route 7.032ns (92.465%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.565ns = ( 47.565 - 42.000 ) 
    Source Clock Delay      (SCD):    1.758ns = ( 43.425 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    41.667 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.806    43.473    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    39.680 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    41.569    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.670 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=4, routed)           1.755    43.425    xclk_OBUF
    SLICE_X13Y47         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDRE (Prop_fdre_C_Q)         0.456    43.881 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=221, routed)         3.806    47.687    simple_lsd_inst_r/gau_0/stp_0/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/cam_reset_OBUF
    SLICE_X15Y47         LUT1 (Prop_lut1_I0_O)        0.117    47.804 r  simple_lsd_inst_r/gau_0/stp_0/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/wr_addr[9]_i_1__0/O
                         net (fo=378, routed)         3.226    51.030    cam_top_inst_r/camera_if_inst/fifo_0/SS[0]
    SLICE_X16Y47         FDRE                                         r  cam_top_inst_r/camera_if_inst/fifo_0/wr_addr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                     42.000    42.000 r  
    W10                                               0.000    42.000 r  pclk_r (IN)
                         net (fo=0)                   0.000    42.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         1.463    43.463 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.433    45.896    pclk_r_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    45.987 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.578    47.565    cam_top_inst_r/camera_if_inst/fifo_0/CLK
    SLICE_X16Y47         FDRE                                         r  cam_top_inst_r/camera_if_inst/fifo_0/wr_addr_reg[0]/C
                         clock pessimism              0.000    47.565    
                         clock uncertainty           -0.414    47.151    
    SLICE_X16Y47         FDRE (Setup_fdre_C_R)       -0.732    46.419    cam_top_inst_r/camera_if_inst/fifo_0/wr_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         46.419    
                         arrival time                         -51.030    
  -------------------------------------------------------------------
                         slack                                 -4.610    

Slack (VIOLATED) :        -4.610ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            cam_top_inst_r/camera_if_inst/fifo_0/wr_addr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.333ns  (cam_pclk_pin rise@42.000ns - clk_out1_clk_wiz_0 rise@41.667ns)
  Data Path Delay:        7.605ns  (logic 0.573ns (7.535%)  route 7.032ns (92.465%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.565ns = ( 47.565 - 42.000 ) 
    Source Clock Delay      (SCD):    1.758ns = ( 43.425 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    41.667 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.806    43.473    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    39.680 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    41.569    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.670 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=4, routed)           1.755    43.425    xclk_OBUF
    SLICE_X13Y47         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDRE (Prop_fdre_C_Q)         0.456    43.881 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=221, routed)         3.806    47.687    simple_lsd_inst_r/gau_0/stp_0/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/cam_reset_OBUF
    SLICE_X15Y47         LUT1 (Prop_lut1_I0_O)        0.117    47.804 r  simple_lsd_inst_r/gau_0/stp_0/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/wr_addr[9]_i_1__0/O
                         net (fo=378, routed)         3.226    51.030    cam_top_inst_r/camera_if_inst/fifo_0/SS[0]
    SLICE_X16Y47         FDRE                                         r  cam_top_inst_r/camera_if_inst/fifo_0/wr_addr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                     42.000    42.000 r  
    W10                                               0.000    42.000 r  pclk_r (IN)
                         net (fo=0)                   0.000    42.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         1.463    43.463 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.433    45.896    pclk_r_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    45.987 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.578    47.565    cam_top_inst_r/camera_if_inst/fifo_0/CLK
    SLICE_X16Y47         FDRE                                         r  cam_top_inst_r/camera_if_inst/fifo_0/wr_addr_reg[1]/C
                         clock pessimism              0.000    47.565    
                         clock uncertainty           -0.414    47.151    
    SLICE_X16Y47         FDRE (Setup_fdre_C_R)       -0.732    46.419    cam_top_inst_r/camera_if_inst/fifo_0/wr_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         46.419    
                         arrival time                         -51.030    
  -------------------------------------------------------------------
                         slack                                 -4.610    

Slack (VIOLATED) :        -4.610ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            cam_top_inst_r/camera_if_inst/fifo_0/wr_addr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.333ns  (cam_pclk_pin rise@42.000ns - clk_out1_clk_wiz_0 rise@41.667ns)
  Data Path Delay:        7.605ns  (logic 0.573ns (7.535%)  route 7.032ns (92.465%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.565ns = ( 47.565 - 42.000 ) 
    Source Clock Delay      (SCD):    1.758ns = ( 43.425 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    41.667 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.806    43.473    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    39.680 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    41.569    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.670 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=4, routed)           1.755    43.425    xclk_OBUF
    SLICE_X13Y47         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDRE (Prop_fdre_C_Q)         0.456    43.881 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=221, routed)         3.806    47.687    simple_lsd_inst_r/gau_0/stp_0/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/cam_reset_OBUF
    SLICE_X15Y47         LUT1 (Prop_lut1_I0_O)        0.117    47.804 r  simple_lsd_inst_r/gau_0/stp_0/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/wr_addr[9]_i_1__0/O
                         net (fo=378, routed)         3.226    51.030    cam_top_inst_r/camera_if_inst/fifo_0/SS[0]
    SLICE_X16Y47         FDRE                                         r  cam_top_inst_r/camera_if_inst/fifo_0/wr_addr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                     42.000    42.000 r  
    W10                                               0.000    42.000 r  pclk_r (IN)
                         net (fo=0)                   0.000    42.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         1.463    43.463 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.433    45.896    pclk_r_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    45.987 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.578    47.565    cam_top_inst_r/camera_if_inst/fifo_0/CLK
    SLICE_X16Y47         FDRE                                         r  cam_top_inst_r/camera_if_inst/fifo_0/wr_addr_reg[2]/C
                         clock pessimism              0.000    47.565    
                         clock uncertainty           -0.414    47.151    
    SLICE_X16Y47         FDRE (Setup_fdre_C_R)       -0.732    46.419    cam_top_inst_r/camera_if_inst/fifo_0/wr_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         46.419    
                         arrival time                         -51.030    
  -------------------------------------------------------------------
                         slack                                 -4.610    

Slack (VIOLATED) :        -4.610ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            cam_top_inst_r/camera_if_inst/fifo_0/wr_addr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.333ns  (cam_pclk_pin rise@42.000ns - clk_out1_clk_wiz_0 rise@41.667ns)
  Data Path Delay:        7.605ns  (logic 0.573ns (7.535%)  route 7.032ns (92.465%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.565ns = ( 47.565 - 42.000 ) 
    Source Clock Delay      (SCD):    1.758ns = ( 43.425 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    41.667 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.806    43.473    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    39.680 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    41.569    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.670 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=4, routed)           1.755    43.425    xclk_OBUF
    SLICE_X13Y47         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDRE (Prop_fdre_C_Q)         0.456    43.881 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=221, routed)         3.806    47.687    simple_lsd_inst_r/gau_0/stp_0/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/cam_reset_OBUF
    SLICE_X15Y47         LUT1 (Prop_lut1_I0_O)        0.117    47.804 r  simple_lsd_inst_r/gau_0/stp_0/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/wr_addr[9]_i_1__0/O
                         net (fo=378, routed)         3.226    51.030    cam_top_inst_r/camera_if_inst/fifo_0/SS[0]
    SLICE_X16Y47         FDRE                                         r  cam_top_inst_r/camera_if_inst/fifo_0/wr_addr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                     42.000    42.000 r  
    W10                                               0.000    42.000 r  pclk_r (IN)
                         net (fo=0)                   0.000    42.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         1.463    43.463 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.433    45.896    pclk_r_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    45.987 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.578    47.565    cam_top_inst_r/camera_if_inst/fifo_0/CLK
    SLICE_X16Y47         FDRE                                         r  cam_top_inst_r/camera_if_inst/fifo_0/wr_addr_reg[3]/C
                         clock pessimism              0.000    47.565    
                         clock uncertainty           -0.414    47.151    
    SLICE_X16Y47         FDRE (Setup_fdre_C_R)       -0.732    46.419    cam_top_inst_r/camera_if_inst/fifo_0/wr_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         46.419    
                         arrival time                         -51.030    
  -------------------------------------------------------------------
                         slack                                 -4.610    

Slack (VIOLATED) :        -4.610ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            cam_top_inst_r/camera_if_inst/fifo_0/wr_addr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.333ns  (cam_pclk_pin rise@42.000ns - clk_out1_clk_wiz_0 rise@41.667ns)
  Data Path Delay:        7.605ns  (logic 0.573ns (7.535%)  route 7.032ns (92.465%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.565ns = ( 47.565 - 42.000 ) 
    Source Clock Delay      (SCD):    1.758ns = ( 43.425 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    41.667 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.806    43.473    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    39.680 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    41.569    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.670 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=4, routed)           1.755    43.425    xclk_OBUF
    SLICE_X13Y47         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDRE (Prop_fdre_C_Q)         0.456    43.881 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=221, routed)         3.806    47.687    simple_lsd_inst_r/gau_0/stp_0/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/cam_reset_OBUF
    SLICE_X15Y47         LUT1 (Prop_lut1_I0_O)        0.117    47.804 r  simple_lsd_inst_r/gau_0/stp_0/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/wr_addr[9]_i_1__0/O
                         net (fo=378, routed)         3.226    51.030    cam_top_inst_r/camera_if_inst/fifo_0/SS[0]
    SLICE_X16Y47         FDRE                                         r  cam_top_inst_r/camera_if_inst/fifo_0/wr_addr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                     42.000    42.000 r  
    W10                                               0.000    42.000 r  pclk_r (IN)
                         net (fo=0)                   0.000    42.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         1.463    43.463 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.433    45.896    pclk_r_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    45.987 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.578    47.565    cam_top_inst_r/camera_if_inst/fifo_0/CLK
    SLICE_X16Y47         FDRE                                         r  cam_top_inst_r/camera_if_inst/fifo_0/wr_addr_reg[4]/C
                         clock pessimism              0.000    47.565    
                         clock uncertainty           -0.414    47.151    
    SLICE_X16Y47         FDRE (Setup_fdre_C_R)       -0.732    46.419    cam_top_inst_r/camera_if_inst/fifo_0/wr_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         46.419    
                         arrival time                         -51.030    
  -------------------------------------------------------------------
                         slack                                 -4.610    

Slack (VIOLATED) :        -4.610ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            cam_top_inst_r/camera_if_inst/fifo_0/wr_addr_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.333ns  (cam_pclk_pin rise@42.000ns - clk_out1_clk_wiz_0 rise@41.667ns)
  Data Path Delay:        7.605ns  (logic 0.573ns (7.535%)  route 7.032ns (92.465%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.565ns = ( 47.565 - 42.000 ) 
    Source Clock Delay      (SCD):    1.758ns = ( 43.425 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    41.667 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.806    43.473    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    39.680 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    41.569    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.670 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=4, routed)           1.755    43.425    xclk_OBUF
    SLICE_X13Y47         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDRE (Prop_fdre_C_Q)         0.456    43.881 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=221, routed)         3.806    47.687    simple_lsd_inst_r/gau_0/stp_0/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/cam_reset_OBUF
    SLICE_X15Y47         LUT1 (Prop_lut1_I0_O)        0.117    47.804 r  simple_lsd_inst_r/gau_0/stp_0/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/wr_addr[9]_i_1__0/O
                         net (fo=378, routed)         3.226    51.030    cam_top_inst_r/camera_if_inst/fifo_0/SS[0]
    SLICE_X16Y47         FDSE                                         r  cam_top_inst_r/camera_if_inst/fifo_0/wr_addr_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                     42.000    42.000 r  
    W10                                               0.000    42.000 r  pclk_r (IN)
                         net (fo=0)                   0.000    42.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         1.463    43.463 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.433    45.896    pclk_r_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    45.987 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.578    47.565    cam_top_inst_r/camera_if_inst/fifo_0/CLK
    SLICE_X16Y47         FDSE                                         r  cam_top_inst_r/camera_if_inst/fifo_0/wr_addr_reg[5]/C
                         clock pessimism              0.000    47.565    
                         clock uncertainty           -0.414    47.151    
    SLICE_X16Y47         FDSE (Setup_fdse_C_S)       -0.732    46.419    cam_top_inst_r/camera_if_inst/fifo_0/wr_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         46.419    
                         arrival time                         -51.030    
  -------------------------------------------------------------------
                         slack                                 -4.610    

Slack (VIOLATED) :        -4.544ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            cam_top_inst_r/camera_if_inst/vcnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.333ns  (cam_pclk_pin rise@42.000ns - clk_out1_clk_wiz_0 rise@41.667ns)
  Data Path Delay:        7.539ns  (logic 0.573ns (7.601%)  route 6.966ns (92.399%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.565ns = ( 47.565 - 42.000 ) 
    Source Clock Delay      (SCD):    1.758ns = ( 43.425 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    41.667 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.806    43.473    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    39.680 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    41.569    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.670 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=4, routed)           1.755    43.425    xclk_OBUF
    SLICE_X13Y47         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDRE (Prop_fdre_C_Q)         0.456    43.881 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=221, routed)         3.806    47.687    simple_lsd_inst_r/gau_0/stp_0/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/cam_reset_OBUF
    SLICE_X15Y47         LUT1 (Prop_lut1_I0_O)        0.117    47.804 r  simple_lsd_inst_r/gau_0/stp_0/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/wr_addr[9]_i_1__0/O
                         net (fo=378, routed)         3.160    50.963    cam_top_inst_r/camera_if_inst/SS[0]
    SLICE_X16Y48         FDRE                                         r  cam_top_inst_r/camera_if_inst/vcnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                     42.000    42.000 r  
    W10                                               0.000    42.000 r  pclk_r (IN)
                         net (fo=0)                   0.000    42.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         1.463    43.463 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.433    45.896    pclk_r_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    45.987 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.578    47.565    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X16Y48         FDRE                                         r  cam_top_inst_r/camera_if_inst/vcnt_reg[7]/C
                         clock pessimism              0.000    47.565    
                         clock uncertainty           -0.414    47.151    
    SLICE_X16Y48         FDRE (Setup_fdre_C_R)       -0.732    46.419    cam_top_inst_r/camera_if_inst/vcnt_reg[7]
  -------------------------------------------------------------------
                         required time                         46.419    
                         arrival time                         -50.963    
  -------------------------------------------------------------------
                         slack                                 -4.544    

Slack (VIOLATED) :        -4.544ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            cam_top_inst_r/camera_if_inst/vcnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.333ns  (cam_pclk_pin rise@42.000ns - clk_out1_clk_wiz_0 rise@41.667ns)
  Data Path Delay:        7.539ns  (logic 0.573ns (7.601%)  route 6.966ns (92.399%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.565ns = ( 47.565 - 42.000 ) 
    Source Clock Delay      (SCD):    1.758ns = ( 43.425 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    41.667 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.806    43.473    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    39.680 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    41.569    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.670 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=4, routed)           1.755    43.425    xclk_OBUF
    SLICE_X13Y47         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDRE (Prop_fdre_C_Q)         0.456    43.881 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=221, routed)         3.806    47.687    simple_lsd_inst_r/gau_0/stp_0/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/cam_reset_OBUF
    SLICE_X15Y47         LUT1 (Prop_lut1_I0_O)        0.117    47.804 r  simple_lsd_inst_r/gau_0/stp_0/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/wr_addr[9]_i_1__0/O
                         net (fo=378, routed)         3.160    50.963    cam_top_inst_r/camera_if_inst/SS[0]
    SLICE_X16Y48         FDRE                                         r  cam_top_inst_r/camera_if_inst/vcnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                     42.000    42.000 r  
    W10                                               0.000    42.000 r  pclk_r (IN)
                         net (fo=0)                   0.000    42.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         1.463    43.463 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.433    45.896    pclk_r_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    45.987 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.578    47.565    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X16Y48         FDRE                                         r  cam_top_inst_r/camera_if_inst/vcnt_reg[8]/C
                         clock pessimism              0.000    47.565    
                         clock uncertainty           -0.414    47.151    
    SLICE_X16Y48         FDRE (Setup_fdre_C_R)       -0.732    46.419    cam_top_inst_r/camera_if_inst/vcnt_reg[8]
  -------------------------------------------------------------------
                         required time                         46.419    
                         arrival time                         -50.963    
  -------------------------------------------------------------------
                         slack                                 -4.544    

Slack (VIOLATED) :        -4.397ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            cam_top_inst_r/camera_if_inst/vcnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.333ns  (cam_pclk_pin rise@42.000ns - clk_out1_clk_wiz_0 rise@41.667ns)
  Data Path Delay:        7.487ns  (logic 0.573ns (7.654%)  route 6.914ns (92.346%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.565ns = ( 47.565 - 42.000 ) 
    Source Clock Delay      (SCD):    1.758ns = ( 43.425 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    41.667 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.806    43.473    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    39.680 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    41.569    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.670 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=4, routed)           1.755    43.425    xclk_OBUF
    SLICE_X13Y47         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDRE (Prop_fdre_C_Q)         0.456    43.881 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=221, routed)         3.806    47.687    simple_lsd_inst_r/gau_0/stp_0/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/cam_reset_OBUF
    SLICE_X15Y47         LUT1 (Prop_lut1_I0_O)        0.117    47.804 r  simple_lsd_inst_r/gau_0/stp_0/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/wr_addr[9]_i_1__0/O
                         net (fo=378, routed)         3.108    50.911    cam_top_inst_r/camera_if_inst/SS[0]
    SLICE_X19Y47         FDRE                                         r  cam_top_inst_r/camera_if_inst/vcnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                     42.000    42.000 r  
    W10                                               0.000    42.000 r  pclk_r (IN)
                         net (fo=0)                   0.000    42.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         1.463    43.463 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.433    45.896    pclk_r_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    45.987 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.578    47.565    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X19Y47         FDRE                                         r  cam_top_inst_r/camera_if_inst/vcnt_reg[6]/C
                         clock pessimism              0.000    47.565    
                         clock uncertainty           -0.414    47.151    
    SLICE_X19Y47         FDRE (Setup_fdre_C_R)       -0.637    46.514    cam_top_inst_r/camera_if_inst/vcnt_reg[6]
  -------------------------------------------------------------------
                         required time                         46.514    
                         arrival time                         -50.911    
  -------------------------------------------------------------------
                         slack                                 -4.397    

Slack (VIOLATED) :        -4.382ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            cam_top_inst_r/camera_if_inst/vcnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.333ns  (cam_pclk_pin rise@42.000ns - clk_out1_clk_wiz_0 rise@41.667ns)
  Data Path Delay:        7.472ns  (logic 0.573ns (7.669%)  route 6.899ns (92.331%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.565ns = ( 47.565 - 42.000 ) 
    Source Clock Delay      (SCD):    1.758ns = ( 43.425 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    41.667 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.806    43.473    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    39.680 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    41.569    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.670 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=4, routed)           1.755    43.425    xclk_OBUF
    SLICE_X13Y47         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDRE (Prop_fdre_C_Q)         0.456    43.881 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=221, routed)         3.806    47.687    simple_lsd_inst_r/gau_0/stp_0/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/cam_reset_OBUF
    SLICE_X15Y47         LUT1 (Prop_lut1_I0_O)        0.117    47.804 r  simple_lsd_inst_r/gau_0/stp_0/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/wr_addr[9]_i_1__0/O
                         net (fo=378, routed)         3.093    50.896    cam_top_inst_r/camera_if_inst/SS[0]
    SLICE_X15Y47         FDRE                                         r  cam_top_inst_r/camera_if_inst/vcnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                     42.000    42.000 r  
    W10                                               0.000    42.000 r  pclk_r (IN)
                         net (fo=0)                   0.000    42.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         1.463    43.463 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.433    45.896    pclk_r_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    45.987 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.578    47.565    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X15Y47         FDRE                                         r  cam_top_inst_r/camera_if_inst/vcnt_reg[1]/C
                         clock pessimism              0.000    47.565    
                         clock uncertainty           -0.414    47.151    
    SLICE_X15Y47         FDRE (Setup_fdre_C_R)       -0.637    46.514    cam_top_inst_r/camera_if_inst/vcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         46.514    
                         arrival time                         -50.896    
  -------------------------------------------------------------------
                         slack                                 -4.382    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            cam_top_inst_r/camera_if_inst/vcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (cam_pclk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.479ns  (logic 0.567ns (10.349%)  route 4.912ns (89.651%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        4.641ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.223ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.612     1.612    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.813 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.088    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=4, routed)           1.578     1.581    xclk_OBUF
    SLICE_X13Y47         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDRE (Prop_fdre_C_Q)         0.367     1.948 r  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=221, routed)         2.333     4.282    cam_top_inst_r/camera_if_inst/cam_reset_OBUF
    SLICE_X14Y47         LUT3 (Prop_lut3_I2_O)        0.100     4.382 f  cam_top_inst_r/camera_if_inst/vcnt[2]_i_2__0/O
                         net (fo=1, routed)           2.579     6.960    cam_top_inst_r/camera_if_inst/vcnt[2]_i_2__0_n_0
    SLICE_X14Y47         LUT6 (Prop_lut6_I5_O)        0.100     7.060 r  cam_top_inst_r/camera_if_inst/vcnt[2]_i_1__0/O
                         net (fo=1, routed)           0.000     7.060    cam_top_inst_r/camera_if_inst/vcnt[2]_i_1__0_n_0
    SLICE_X14Y47         FDRE                                         r  cam_top_inst_r/camera_if_inst/vcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.833     4.367    pclk_r_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     4.468 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.755     6.223    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X14Y47         FDRE                                         r  cam_top_inst_r/camera_if_inst/vcnt_reg[2]/C
                         clock pessimism              0.000     6.223    
                         clock uncertainty            0.414     6.637    
    SLICE_X14Y47         FDRE (Hold_fdre_C_D)         0.331     6.968    cam_top_inst_r/camera_if_inst/vcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.968    
                         arrival time                           7.060    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            cam_top_inst_r/camera_if_inst/hcnt2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (cam_pclk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.510ns  (logic 0.467ns (8.475%)  route 5.043ns (91.525%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.640ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.222ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.612     1.612    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.813 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.088    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=4, routed)           1.578     1.581    xclk_OBUF
    SLICE_X13Y47         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDRE (Prop_fdre_C_Q)         0.367     1.948 r  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=221, routed)         5.043     6.992    cam_top_inst_r/camera_if_inst/cam_reset_OBUF
    SLICE_X17Y48         LUT4 (Prop_lut4_I3_O)        0.100     7.092 r  cam_top_inst_r/camera_if_inst/hcnt2[0]_i_1__0/O
                         net (fo=1, routed)           0.000     7.092    cam_top_inst_r/camera_if_inst/hcnt2[0]_i_1__0_n_0
    SLICE_X17Y48         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.833     4.367    pclk_r_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     4.468 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.754     6.222    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X17Y48         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[0]/C
                         clock pessimism              0.000     6.222    
                         clock uncertainty            0.414     6.636    
    SLICE_X17Y48         FDRE (Hold_fdre_C_D)         0.269     6.905    cam_top_inst_r/camera_if_inst/hcnt2_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.905    
                         arrival time                           7.092    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            cam_top_inst_r/camera_if_inst/vcnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (cam_pclk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.619ns  (logic 0.467ns (8.311%)  route 5.152ns (91.689%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.641ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.223ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.612     1.612    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.813 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.088    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=4, routed)           1.578     1.581    xclk_OBUF
    SLICE_X13Y47         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDRE (Prop_fdre_C_Q)         0.367     1.948 r  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=221, routed)         5.152     7.100    cam_top_inst_r/camera_if_inst/cam_reset_OBUF
    SLICE_X14Y47         LUT6 (Prop_lut6_I3_O)        0.100     7.200 r  cam_top_inst_r/camera_if_inst/vcnt[4]_i_1__0/O
                         net (fo=1, routed)           0.000     7.200    cam_top_inst_r/camera_if_inst/vcnt[4]_i_1__0_n_0
    SLICE_X14Y47         FDRE                                         r  cam_top_inst_r/camera_if_inst/vcnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.833     4.367    pclk_r_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     4.468 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.755     6.223    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X14Y47         FDRE                                         r  cam_top_inst_r/camera_if_inst/vcnt_reg[4]/C
                         clock pessimism              0.000     6.223    
                         clock uncertainty            0.414     6.637    
    SLICE_X14Y47         FDRE (Hold_fdre_C_D)         0.330     6.967    cam_top_inst_r/camera_if_inst/vcnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -6.967    
                         arrival time                           7.200    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            cam_top_inst_r/camera_if_inst/vcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (cam_pclk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.628ns  (logic 0.467ns (8.298%)  route 5.161ns (91.702%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        4.641ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.223ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.612     1.612    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.813 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.088    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=4, routed)           1.578     1.581    xclk_OBUF
    SLICE_X13Y47         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDRE (Prop_fdre_C_Q)         0.367     1.948 r  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=221, routed)         5.161     7.109    cam_top_inst_r/camera_if_inst/cam_reset_OBUF
    SLICE_X14Y47         LUT5 (Prop_lut5_I2_O)        0.100     7.209 r  cam_top_inst_r/camera_if_inst/vcnt[0]_i_1__0/O
                         net (fo=1, routed)           0.000     7.209    cam_top_inst_r/camera_if_inst/vcnt[0]_i_1__0_n_0
    SLICE_X14Y47         FDRE                                         r  cam_top_inst_r/camera_if_inst/vcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.833     4.367    pclk_r_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     4.468 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.755     6.223    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X14Y47         FDRE                                         r  cam_top_inst_r/camera_if_inst/vcnt_reg[0]/C
                         clock pessimism              0.000     6.223    
                         clock uncertainty            0.414     6.637    
    SLICE_X14Y47         FDRE (Hold_fdre_C_D)         0.333     6.970    cam_top_inst_r/camera_if_inst/vcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.970    
                         arrival time                           7.209    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            cam_top_inst_r/camera_if_inst/hcnt2_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.908ns  (logic 0.186ns (6.397%)  route 2.722ns (93.603%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.759ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.597     0.597    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=4, routed)           0.595     0.597    xclk_OBUF
    SLICE_X13Y47         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDRE (Prop_fdre_C_Q)         0.141     0.738 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=221, routed)         1.343     2.081    cam_top_inst_r/camera_if_inst/cam_reset_OBUF
    SLICE_X14Y48         LUT3 (Prop_lut3_I2_O)        0.045     2.126 r  cam_top_inst_r/camera_if_inst/hcnt2[10]_i_1__0/O
                         net (fo=10, routed)          1.378     3.504    cam_top_inst_r/camera_if_inst/hcnt2[10]
    SLICE_X14Y48         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           1.377     1.866    pclk_r_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.895 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.864     2.759    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X14Y48         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[1]/C
                         clock pessimism              0.000     2.759    
                         clock uncertainty            0.414     3.173    
    SLICE_X14Y48         FDRE (Hold_fdre_C_R)         0.009     3.182    cam_top_inst_r/camera_if_inst/hcnt2_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.182    
                         arrival time                           3.504    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            cam_top_inst_r/camera_if_inst/hcnt2_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.908ns  (logic 0.186ns (6.397%)  route 2.722ns (93.603%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.759ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.597     0.597    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=4, routed)           0.595     0.597    xclk_OBUF
    SLICE_X13Y47         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDRE (Prop_fdre_C_Q)         0.141     0.738 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=221, routed)         1.343     2.081    cam_top_inst_r/camera_if_inst/cam_reset_OBUF
    SLICE_X14Y48         LUT3 (Prop_lut3_I2_O)        0.045     2.126 r  cam_top_inst_r/camera_if_inst/hcnt2[10]_i_1__0/O
                         net (fo=10, routed)          1.378     3.504    cam_top_inst_r/camera_if_inst/hcnt2[10]
    SLICE_X14Y48         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           1.377     1.866    pclk_r_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.895 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.864     2.759    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X14Y48         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[2]/C
                         clock pessimism              0.000     2.759    
                         clock uncertainty            0.414     3.173    
    SLICE_X14Y48         FDRE (Hold_fdre_C_R)         0.009     3.182    cam_top_inst_r/camera_if_inst/hcnt2_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.182    
                         arrival time                           3.504    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            cam_top_inst_r/camera_if_inst/hcnt2_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.908ns  (logic 0.186ns (6.397%)  route 2.722ns (93.603%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.759ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.597     0.597    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=4, routed)           0.595     0.597    xclk_OBUF
    SLICE_X13Y47         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDRE (Prop_fdre_C_Q)         0.141     0.738 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=221, routed)         1.343     2.081    cam_top_inst_r/camera_if_inst/cam_reset_OBUF
    SLICE_X14Y48         LUT3 (Prop_lut3_I2_O)        0.045     2.126 r  cam_top_inst_r/camera_if_inst/hcnt2[10]_i_1__0/O
                         net (fo=10, routed)          1.378     3.504    cam_top_inst_r/camera_if_inst/hcnt2[10]
    SLICE_X14Y48         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           1.377     1.866    pclk_r_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.895 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.864     2.759    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X14Y48         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[3]/C
                         clock pessimism              0.000     2.759    
                         clock uncertainty            0.414     3.173    
    SLICE_X14Y48         FDRE (Hold_fdre_C_R)         0.009     3.182    cam_top_inst_r/camera_if_inst/hcnt2_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.182    
                         arrival time                           3.504    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            cam_top_inst_r/camera_if_inst/hcnt2_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.908ns  (logic 0.186ns (6.397%)  route 2.722ns (93.603%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.759ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.597     0.597    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=4, routed)           0.595     0.597    xclk_OBUF
    SLICE_X13Y47         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDRE (Prop_fdre_C_Q)         0.141     0.738 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=221, routed)         1.343     2.081    cam_top_inst_r/camera_if_inst/cam_reset_OBUF
    SLICE_X14Y48         LUT3 (Prop_lut3_I2_O)        0.045     2.126 r  cam_top_inst_r/camera_if_inst/hcnt2[10]_i_1__0/O
                         net (fo=10, routed)          1.378     3.504    cam_top_inst_r/camera_if_inst/hcnt2[10]
    SLICE_X14Y48         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           1.377     1.866    pclk_r_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.895 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.864     2.759    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X14Y48         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[5]/C
                         clock pessimism              0.000     2.759    
                         clock uncertainty            0.414     3.173    
    SLICE_X14Y48         FDRE (Hold_fdre_C_R)         0.009     3.182    cam_top_inst_r/camera_if_inst/hcnt2_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.182    
                         arrival time                           3.504    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            cam_top_inst_r/camera_if_inst/hcnt2_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.908ns  (logic 0.186ns (6.397%)  route 2.722ns (93.603%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.759ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.597     0.597    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=4, routed)           0.595     0.597    xclk_OBUF
    SLICE_X13Y47         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDRE (Prop_fdre_C_Q)         0.141     0.738 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=221, routed)         1.343     2.081    cam_top_inst_r/camera_if_inst/cam_reset_OBUF
    SLICE_X14Y48         LUT3 (Prop_lut3_I2_O)        0.045     2.126 r  cam_top_inst_r/camera_if_inst/hcnt2[10]_i_1__0/O
                         net (fo=10, routed)          1.378     3.504    cam_top_inst_r/camera_if_inst/hcnt2[10]
    SLICE_X14Y48         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           1.377     1.866    pclk_r_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.895 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.864     2.759    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X14Y48         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[9]/C
                         clock pessimism              0.000     2.759    
                         clock uncertainty            0.414     3.173    
    SLICE_X14Y48         FDRE (Hold_fdre_C_R)         0.009     3.182    cam_top_inst_r/camera_if_inst/hcnt2_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.182    
                         arrival time                           3.504    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            cam_top_inst_r/camera_if_inst/hcnt2_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.908ns  (logic 0.186ns (6.397%)  route 2.722ns (93.603%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.759ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.597     0.597    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=4, routed)           0.595     0.597    xclk_OBUF
    SLICE_X13Y47         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDRE (Prop_fdre_C_Q)         0.141     0.738 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=221, routed)         1.343     2.081    cam_top_inst_r/camera_if_inst/cam_reset_OBUF
    SLICE_X14Y48         LUT3 (Prop_lut3_I2_O)        0.045     2.126 r  cam_top_inst_r/camera_if_inst/hcnt2[10]_i_1__0/O
                         net (fo=10, routed)          1.378     3.504    cam_top_inst_r/camera_if_inst/hcnt2[10]
    SLICE_X15Y48         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           1.377     1.866    pclk_r_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.895 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.864     2.759    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X15Y48         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[4]/C
                         clock pessimism              0.000     2.759    
                         clock uncertainty            0.414     3.173    
    SLICE_X15Y48         FDRE (Hold_fdre_C_R)        -0.018     3.155    cam_top_inst_r/camera_if_inst/hcnt2_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.155    
                         arrival time                           3.504    
  -------------------------------------------------------------------
                         slack                                  0.349    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_fpga_0

Setup :           13  Failing Endpoints,  Worst Slack       -2.815ns,  Total Violation      -26.138ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.815ns  (required time - arrival time)
  Source:                 topview_inst_r/topview_ls_bram/ram_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_fpga_0 rise@420.000ns - clk_out2_clk_wiz_0 rise@416.667ns)
  Data Path Delay:        6.535ns  (logic 2.950ns (45.143%)  route 3.585ns (54.857%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        0.959ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 422.657 - 420.000 ) 
    Source Clock Delay      (SCD):    1.697ns = ( 418.364 - 416.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.602ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    416.667   416.667 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   416.667 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.806   418.473    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793   414.680 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889   416.569    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   416.670 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=3457, routed)        1.694   418.364    topview_inst_r/topview_ls_bram/clk_out2
    RAMB36_X2Y12         RAMB36E1                                     r  topview_inst_r/topview_ls_bram/ram_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454   420.818 r  topview_inst_r/topview_ls_bram/ram_reg_1/DOBDO[2]
                         net (fo=1, routed)           1.165   421.983    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/topview_line_end_v_r[0]
    SLICE_X37Y49         LUT6 (Prop_lut6_I5_O)        0.124   422.107 f  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[0]_i_16/O
                         net (fo=1, routed)           0.841   422.948    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[0]_i_16_n_0
    SLICE_X38Y49         LUT5 (Prop_lut5_I3_O)        0.124   423.072 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[0]_i_9/O
                         net (fo=1, routed)           0.858   423.930    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[0]_i_9_n_0
    SLICE_X44Y53         LUT5 (Prop_lut5_I4_O)        0.124   424.054 f  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[0]_i_3/O
                         net (fo=1, routed)           0.721   424.775    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[0]_i_3_n_0
    SLICE_X44Y53         LUT6 (Prop_lut6_I1_O)        0.124   424.899 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000   424.899    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X44Y53         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    420.000   420.000 r  
    PS7_X0Y0             PS7                          0.000   420.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   421.088    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   421.179 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.478   422.657    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y53         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.000   422.657    
                         clock uncertainty           -0.602   422.055    
    SLICE_X44Y53         FDRE (Setup_fdre_C_D)        0.029   422.084    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                        422.084    
                         arrival time                        -424.899    
  -------------------------------------------------------------------
                         slack                                 -2.815    

Slack (VIOLATED) :        -2.700ns  (required time - arrival time)
  Source:                 topview_inst_r/topview_ls_bram/ram_reg_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_fpga_0 rise@420.000ns - clk_out2_clk_wiz_0 rise@416.667ns)
  Data Path Delay:        6.411ns  (logic 2.826ns (44.084%)  route 3.585ns (55.916%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.948ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 422.650 - 420.000 ) 
    Source Clock Delay      (SCD):    1.701ns = ( 418.368 - 416.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.602ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    416.667   416.667 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   416.667 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.806   418.473    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793   414.680 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889   416.569    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   416.670 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=3457, routed)        1.698   418.368    topview_inst_r/topview_ls_bram/clk_out2
    RAMB36_X2Y10         RAMB36E1                                     r  topview_inst_r/topview_ls_bram/ram_reg_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      2.454   420.822 r  topview_inst_r/topview_ls_bram/ram_reg_2/DOBDO[6]
                         net (fo=1, routed)           1.765   422.587    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/topview_line_start_h_r[4]
    SLICE_X41Y66         LUT6 (Prop_lut6_I0_O)        0.124   422.711 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[4]_i_6/O
                         net (fo=1, routed)           0.475   423.185    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[4]_i_6_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I1_O)        0.124   423.309 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[4]_i_3/O
                         net (fo=1, routed)           1.345   424.655    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[4]_i_3_n_0
    SLICE_X43Y67         LUT6 (Prop_lut6_I2_O)        0.124   424.779 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[4]_i_1/O
                         net (fo=1, routed)           0.000   424.779    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/reg_data_out[4]
    SLICE_X43Y67         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    420.000   420.000 r  
    PS7_X0Y0             PS7                          0.000   420.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   421.088    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   421.179 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.471   422.650    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y67         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C
                         clock pessimism              0.000   422.650    
                         clock uncertainty           -0.602   422.048    
    SLICE_X43Y67         FDRE (Setup_fdre_C_D)        0.031   422.079    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                        422.079    
                         arrival time                        -424.779    
  -------------------------------------------------------------------
                         slack                                 -2.700    

Slack (VIOLATED) :        -2.698ns  (required time - arrival time)
  Source:                 topview_inst_r/topview_ls_bram/ram_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_fpga_0 rise@420.000ns - clk_out2_clk_wiz_0 rise@416.667ns)
  Data Path Delay:        6.417ns  (logic 2.826ns (44.038%)  route 3.591ns (55.962%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.958ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 422.656 - 420.000 ) 
    Source Clock Delay      (SCD):    1.697ns = ( 418.364 - 416.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.602ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    416.667   416.667 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   416.667 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.806   418.473    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793   414.680 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889   416.569    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   416.670 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=3457, routed)        1.694   418.364    topview_inst_r/topview_ls_bram/clk_out2
    RAMB36_X2Y12         RAMB36E1                                     r  topview_inst_r/topview_ls_bram/ram_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454   420.818 r  topview_inst_r/topview_ls_bram/ram_reg_1/DOBDO[0]
                         net (fo=1, routed)           1.253   422.071    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/topview_line_end_h_r[8]
    SLICE_X37Y51         LUT6 (Prop_lut6_I2_O)        0.124   422.195 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[8]_i_7/O
                         net (fo=1, routed)           0.900   423.094    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[8]_i_7_n_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I1_O)        0.124   423.218 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[8]_i_2/O
                         net (fo=1, routed)           1.439   424.657    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[8]_i_2_n_0
    SLICE_X45Y58         LUT6 (Prop_lut6_I0_O)        0.124   424.781 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[8]_i_1/O
                         net (fo=1, routed)           0.000   424.781    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/reg_data_out[8]
    SLICE_X45Y58         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    420.000   420.000 r  
    PS7_X0Y0             PS7                          0.000   420.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   421.088    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   421.179 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.477   422.656    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y58         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
                         clock pessimism              0.000   422.656    
                         clock uncertainty           -0.602   422.054    
    SLICE_X45Y58         FDRE (Setup_fdre_C_D)        0.029   422.083    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[8]
  -------------------------------------------------------------------
                         required time                        422.083    
                         arrival time                        -424.781    
  -------------------------------------------------------------------
                         slack                                 -2.698    

Slack (VIOLATED) :        -2.633ns  (required time - arrival time)
  Source:                 topview_inst_f/topview_ls_bram/ram_reg_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_fpga_0 rise@420.000ns - clk_out2_clk_wiz_0 rise@416.667ns)
  Data Path Delay:        6.354ns  (logic 2.826ns (44.479%)  route 3.528ns (55.521%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 422.656 - 420.000 ) 
    Source Clock Delay      (SCD):    1.745ns = ( 418.412 - 416.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.602ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    416.667   416.667 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   416.667 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.806   418.473    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793   414.680 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889   416.569    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   416.670 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=3457, routed)        1.742   418.412    topview_inst_f/topview_ls_bram/clk_out2
    RAMB36_X3Y14         RAMB36E1                                     r  topview_inst_f/topview_ls_bram/ram_reg_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      2.454   420.866 r  topview_inst_f/topview_ls_bram/ram_reg_2/DOBDO[4]
                         net (fo=1, routed)           1.493   422.359    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/topview_line_start_h_f[2]
    SLICE_X49Y63         LUT6 (Prop_lut6_I0_O)        0.124   422.483 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[2]_i_6/O
                         net (fo=1, routed)           0.474   422.956    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[2]_i_6_n_0
    SLICE_X49Y63         LUT6 (Prop_lut6_I1_O)        0.124   423.080 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[2]_i_3/O
                         net (fo=1, routed)           1.562   424.642    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[2]_i_3_n_0
    SLICE_X38Y60         LUT6 (Prop_lut6_I2_O)        0.124   424.766 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000   424.766    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/reg_data_out[2]
    SLICE_X38Y60         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    420.000   420.000 r  
    PS7_X0Y0             PS7                          0.000   420.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   421.088    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   421.179 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.477   422.656    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y60         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism              0.000   422.656    
                         clock uncertainty           -0.602   422.054    
    SLICE_X38Y60         FDRE (Setup_fdre_C_D)        0.079   422.133    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                        422.133    
                         arrival time                        -424.766    
  -------------------------------------------------------------------
                         slack                                 -2.633    

Slack (VIOLATED) :        -2.523ns  (required time - arrival time)
  Source:                 topview_inst_r/topview_ls_bram/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_fpga_0 rise@420.000ns - clk_out2_clk_wiz_0 rise@416.667ns)
  Data Path Delay:        6.237ns  (logic 2.826ns (45.310%)  route 3.411ns (54.690%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.953ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 422.654 - 420.000 ) 
    Source Clock Delay      (SCD):    1.700ns = ( 418.367 - 416.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.602ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    416.667   416.667 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   416.667 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.806   418.473    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793   414.680 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889   416.569    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   416.670 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=3457, routed)        1.697   418.367    topview_inst_r/topview_ls_bram/clk_out2
    RAMB36_X2Y11         RAMB36E1                                     r  topview_inst_r/topview_ls_bram/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      2.454   420.821 r  topview_inst_r/topview_ls_bram/ram_reg_0/DOBDO[6]
                         net (fo=1, routed)           1.228   422.050    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/topview_line_end_h_r[5]
    SLICE_X36Y54         LUT6 (Prop_lut6_I2_O)        0.124   422.174 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[5]_i_6/O
                         net (fo=1, routed)           0.425   422.599    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[5]_i_6_n_0
    SLICE_X39Y54         LUT6 (Prop_lut6_I1_O)        0.124   422.723 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[5]_i_2/O
                         net (fo=1, routed)           1.757   424.480    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[5]_i_2_n_0
    SLICE_X41Y62         LUT6 (Prop_lut6_I1_O)        0.124   424.604 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000   424.604    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/reg_data_out[5]
    SLICE_X41Y62         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    420.000   420.000 r  
    PS7_X0Y0             PS7                          0.000   420.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   421.088    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   421.179 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.475   422.654    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y62         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
                         clock pessimism              0.000   422.654    
                         clock uncertainty           -0.602   422.052    
    SLICE_X41Y62         FDRE (Setup_fdre_C_D)        0.029   422.081    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                        422.081    
                         arrival time                        -424.604    
  -------------------------------------------------------------------
                         slack                                 -2.523    

Slack (VIOLATED) :        -2.483ns  (required time - arrival time)
  Source:                 topview_inst_r/topview_ls_bram/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_fpga_0 rise@420.000ns - clk_out2_clk_wiz_0 rise@416.667ns)
  Data Path Delay:        6.196ns  (logic 2.950ns (47.611%)  route 3.246ns (52.389%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.952ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 422.653 - 420.000 ) 
    Source Clock Delay      (SCD):    1.700ns = ( 418.367 - 416.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.602ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    416.667   416.667 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   416.667 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.806   418.473    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793   414.680 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889   416.569    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   416.670 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=3457, routed)        1.697   418.367    topview_inst_r/topview_ls_bram/clk_out2
    RAMB36_X2Y11         RAMB36E1                                     r  topview_inst_r/topview_ls_bram/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454   420.821 r  topview_inst_r/topview_ls_bram/ram_reg_0/DOBDO[2]
                         net (fo=1, routed)           0.850   421.672    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/topview_line_end_h_r[1]
    SLICE_X37Y53         LUT6 (Prop_lut6_I1_O)        0.124   421.796 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[1]_i_14/O
                         net (fo=1, routed)           0.607   422.402    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[1]_i_14_n_0
    SLICE_X39Y53         LUT5 (Prop_lut5_I0_O)        0.124   422.526 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[1]_i_10/O
                         net (fo=1, routed)           0.894   423.421    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[1]_i_10_n_0
    SLICE_X46Y58         LUT6 (Prop_lut6_I0_O)        0.124   423.545 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[1]_i_6/O
                         net (fo=1, routed)           0.895   424.439    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[1]_i_6_n_0
    SLICE_X47Y62         LUT6 (Prop_lut6_I5_O)        0.124   424.563 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000   424.563    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/reg_data_out[1]
    SLICE_X47Y62         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    420.000   420.000 r  
    PS7_X0Y0             PS7                          0.000   420.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   421.088    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   421.179 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.474   422.653    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y62         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
                         clock pessimism              0.000   422.653    
                         clock uncertainty           -0.602   422.051    
    SLICE_X47Y62         FDRE (Setup_fdre_C_D)        0.029   422.080    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                        422.080    
                         arrival time                        -424.563    
  -------------------------------------------------------------------
                         slack                                 -2.483    

Slack (VIOLATED) :        -2.366ns  (required time - arrival time)
  Source:                 topview_inst_r/topview_ls_bram/ram_reg_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_fpga_0 rise@420.000ns - clk_out2_clk_wiz_0 rise@416.667ns)
  Data Path Delay:        5.990ns  (logic 2.826ns (47.182%)  route 3.164ns (52.818%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 422.657 - 420.000 ) 
    Source Clock Delay      (SCD):    1.795ns = ( 418.462 - 416.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.602ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    416.667   416.667 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   416.667 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.806   418.473    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793   414.680 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889   416.569    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   416.670 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=3457, routed)        1.792   418.462    topview_inst_r/topview_ls_bram/clk_out2
    RAMB18_X1Y18         RAMB18E1                                     r  topview_inst_r/topview_ls_bram/ram_reg_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y18         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454   420.916 r  topview_inst_r/topview_ls_bram/ram_reg_4/DOBDO[1]
                         net (fo=1, routed)           1.534   422.450    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/topview_line_start_v_r[7]
    SLICE_X38Y51         LUT5 (Prop_lut5_I0_O)        0.124   422.574 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[7]_i_5/O
                         net (fo=1, routed)           0.646   423.220    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[7]_i_5_n_0
    SLICE_X45Y56         LUT6 (Prop_lut6_I2_O)        0.124   423.344 f  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[7]_i_3/O
                         net (fo=1, routed)           0.984   424.328    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[7]_i_3_n_0
    SLICE_X45Y56         LUT4 (Prop_lut4_I2_O)        0.124   424.452 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[7]_i_1/O
                         net (fo=1, routed)           0.000   424.452    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/reg_data_out[7]
    SLICE_X45Y56         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    420.000   420.000 r  
    PS7_X0Y0             PS7                          0.000   420.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   421.088    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   421.179 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.478   422.657    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y56         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
                         clock pessimism              0.000   422.657    
                         clock uncertainty           -0.602   422.055    
    SLICE_X45Y56         FDRE (Setup_fdre_C_D)        0.031   422.086    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                        422.086    
                         arrival time                        -424.452    
  -------------------------------------------------------------------
                         slack                                 -2.366    

Slack (VIOLATED) :        -2.275ns  (required time - arrival time)
  Source:                 topview_inst_r/topview_ls_bram/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_fpga_0 rise@420.000ns - clk_out2_clk_wiz_0 rise@416.667ns)
  Data Path Delay:        5.989ns  (logic 2.826ns (47.190%)  route 3.163ns (52.810%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.953ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 422.654 - 420.000 ) 
    Source Clock Delay      (SCD):    1.700ns = ( 418.367 - 416.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.602ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    416.667   416.667 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   416.667 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.806   418.473    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793   414.680 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889   416.569    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   416.670 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=3457, routed)        1.697   418.367    topview_inst_r/topview_ls_bram/clk_out2
    RAMB36_X2Y11         RAMB36E1                                     r  topview_inst_r/topview_ls_bram/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454   420.821 r  topview_inst_r/topview_ls_bram/ram_reg_0/DOBDO[7]
                         net (fo=1, routed)           1.187   422.009    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/topview_line_end_h_r[6]
    SLICE_X35Y49         LUT6 (Prop_lut6_I2_O)        0.124   422.133 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[6]_i_10/O
                         net (fo=1, routed)           0.995   423.128    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[6]_i_10_n_0
    SLICE_X41Y62         LUT6 (Prop_lut6_I4_O)        0.124   423.252 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[6]_i_4/O
                         net (fo=1, routed)           0.980   424.232    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[6]_i_4_n_0
    SLICE_X43Y62         LUT4 (Prop_lut4_I3_O)        0.124   424.356 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000   424.356    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/reg_data_out[6]
    SLICE_X43Y62         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    420.000   420.000 r  
    PS7_X0Y0             PS7                          0.000   420.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   421.088    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   421.179 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.475   422.654    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y62         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
                         clock pessimism              0.000   422.654    
                         clock uncertainty           -0.602   422.052    
    SLICE_X43Y62         FDRE (Setup_fdre_C_D)        0.029   422.081    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                        422.081    
                         arrival time                        -424.356    
  -------------------------------------------------------------------
                         slack                                 -2.275    

Slack (VIOLATED) :        -2.082ns  (required time - arrival time)
  Source:                 topview_inst_f/topview_ls_bram/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_fpga_0 rise@420.000ns - clk_out2_clk_wiz_0 rise@416.667ns)
  Data Path Delay:        5.747ns  (logic 2.826ns (49.177%)  route 2.921ns (50.823%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.901ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 422.653 - 420.000 ) 
    Source Clock Delay      (SCD):    1.751ns = ( 418.418 - 416.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.602ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    416.667   416.667 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   416.667 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.806   418.473    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793   414.680 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889   416.569    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   416.670 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=3457, routed)        1.748   418.418    topview_inst_f/topview_ls_bram/clk_out2
    RAMB36_X3Y13         RAMB36E1                                     r  topview_inst_f/topview_ls_bram/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      2.454   420.872 r  topview_inst_f/topview_ls_bram/ram_reg_0/DOBDO[4]
                         net (fo=1, routed)           1.236   422.108    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/topview_line_end_h_f[3]
    SLICE_X51Y64         LUT6 (Prop_lut6_I2_O)        0.124   422.232 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[3]_i_6/O
                         net (fo=1, routed)           0.154   422.386    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[3]_i_6_n_0
    SLICE_X51Y64         LUT6 (Prop_lut6_I1_O)        0.124   422.510 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[3]_i_3/O
                         net (fo=1, routed)           1.531   424.041    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[3]_i_3_n_0
    SLICE_X40Y64         LUT6 (Prop_lut6_I2_O)        0.124   424.165 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000   424.165    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/reg_data_out[3]
    SLICE_X40Y64         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    420.000   420.000 r  
    PS7_X0Y0             PS7                          0.000   420.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   421.088    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   421.179 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.474   422.653    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y64         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism              0.000   422.653    
                         clock uncertainty           -0.602   422.051    
    SLICE_X40Y64         FDRE (Setup_fdre_C_D)        0.032   422.083    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                        422.083    
                         arrival time                        -424.165    
  -------------------------------------------------------------------
                         slack                                 -2.082    

Slack (VIOLATED) :        -1.320ns  (required time - arrival time)
  Source:                 simple_lsd_inst_r/out_end_h_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_fpga_0 rise@420.000ns - clk_out2_clk_wiz_0 rise@416.667ns)
  Data Path Delay:        5.071ns  (logic 1.309ns (25.813%)  route 3.762ns (74.187%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 422.652 - 420.000 ) 
    Source Clock Delay      (SCD):    1.664ns = ( 418.331 - 416.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.602ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    416.667   416.667 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   416.667 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.806   418.473    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793   414.680 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889   416.569    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   416.670 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=3457, routed)        1.661   418.331    simple_lsd_inst_r/clk_out2
    SLICE_X38Y35         FDRE                                         r  simple_lsd_inst_r/out_end_h_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDRE (Prop_fdre_C_Q)         0.518   418.849 r  simple_lsd_inst_r/out_end_h_reg[9]/Q
                         net (fo=1, routed)           2.143   420.991    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/lsd_line_end_h_r[9]
    SLICE_X43Y65         LUT6 (Prop_lut6_I1_O)        0.124   421.115 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[9]_i_12/O
                         net (fo=1, routed)           0.503   421.618    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[9]_i_12_n_0
    SLICE_X43Y65         LUT4 (Prop_lut4_I2_O)        0.124   421.742 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[9]_i_6/O
                         net (fo=1, routed)           0.000   421.742    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[9]_i_6_n_0
    SLICE_X43Y65         MUXF7 (Prop_muxf7_I1_O)      0.245   421.987 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[9]_i_3/O
                         net (fo=1, routed)           1.117   423.104    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[9]_i_3_n_0
    SLICE_X41Y65         LUT5 (Prop_lut5_I3_O)        0.298   423.402 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[9]_i_1/O
                         net (fo=1, routed)           0.000   423.402    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/reg_data_out[9]
    SLICE_X41Y65         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    420.000   420.000 r  
    PS7_X0Y0             PS7                          0.000   420.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   421.088    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   421.179 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.473   422.652    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y65         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
                         clock pessimism              0.000   422.652    
                         clock uncertainty           -0.602   422.050    
    SLICE_X41Y65         FDRE (Setup_fdre_C_D)        0.032   422.082    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                        422.082    
                         arrival time                        -423.402    
  -------------------------------------------------------------------
                         slack                                 -1.320    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 topview_inst_r/line_num_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.453ns  (logic 0.254ns (17.483%)  route 1.199ns (82.517%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.629ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.602ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.597     0.597    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=3457, routed)        0.558     0.560    topview_inst_r/clk_out2
    SLICE_X38Y56         FDRE                                         r  topview_inst_r/line_num_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y56         FDRE (Prop_fdre_C_Q)         0.164     0.724 r  topview_inst_r/line_num_reg[8]/Q
                         net (fo=3, routed)           0.666     1.389    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/topview_line_num_r[8]
    SLICE_X44Y58         LUT6 (Prop_lut6_I3_O)        0.045     1.434 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[8]_i_2/O
                         net (fo=1, routed)           0.533     1.968    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[8]_i_2_n_0
    SLICE_X45Y58         LUT6 (Prop_lut6_I0_O)        0.045     2.013 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[8]_i_1/O
                         net (fo=1, routed)           0.000     2.013    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/reg_data_out[8]
    SLICE_X45Y58         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.823     1.189    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y58         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
                         clock pessimism              0.000     1.189    
                         clock uncertainty            0.602     1.791    
    SLICE_X45Y58         FDRE (Hold_fdre_C_D)         0.091     1.882    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 topview_inst_r/line_num_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.471ns  (logic 0.299ns (20.326%)  route 1.172ns (79.674%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.630ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.602ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.597     0.597    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=3457, routed)        0.558     0.560    topview_inst_r/clk_out2
    SLICE_X38Y55         FDRE                                         r  topview_inst_r/line_num_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y55         FDRE (Prop_fdre_C_Q)         0.164     0.724 r  topview_inst_r/line_num_reg[7]/Q
                         net (fo=3, routed)           0.378     1.102    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/topview_line_num_r[7]
    SLICE_X40Y56         LUT5 (Prop_lut5_I3_O)        0.045     1.147 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[7]_i_6/O
                         net (fo=1, routed)           0.405     1.552    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[7]_i_6_n_0
    SLICE_X45Y56         LUT6 (Prop_lut6_I3_O)        0.045     1.597 f  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[7]_i_3/O
                         net (fo=1, routed)           0.389     1.986    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[7]_i_3_n_0
    SLICE_X45Y56         LUT4 (Prop_lut4_I2_O)        0.045     2.031 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[7]_i_1/O
                         net (fo=1, routed)           0.000     2.031    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/reg_data_out[7]
    SLICE_X45Y56         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.824     1.190    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y56         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
                         clock pessimism              0.000     1.190    
                         clock uncertainty            0.602     1.792    
    SLICE_X45Y56         FDRE (Hold_fdre_C_D)         0.092     1.884    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 lsd_output_buffer_inst_r/out_line_num_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.519ns  (logic 0.358ns (23.572%)  route 1.161ns (76.428%))
  Logic Levels:           3  (LUT4=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        0.622ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.602ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.597     0.597    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=3457, routed)        0.556     0.558    lsd_output_buffer_inst_r/clk_out2
    SLICE_X40Y34         FDRE                                         r  lsd_output_buffer_inst_r/out_line_num_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  lsd_output_buffer_inst_r/out_line_num_reg[12]/Q
                         net (fo=2, routed)           0.793     1.492    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/lsd_line_num_r[12]
    SLICE_X38Y69         LUT4 (Prop_lut4_I1_O)        0.045     1.537 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[12]_i_5/O
                         net (fo=1, routed)           0.000     1.537    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[12]_i_5_n_0
    SLICE_X38Y69         MUXF7 (Prop_muxf7_I1_O)      0.064     1.601 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[12]_i_2/O
                         net (fo=1, routed)           0.367     1.968    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[12]_i_2_n_0
    SLICE_X38Y69         LUT5 (Prop_lut5_I3_O)        0.108     2.076 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[12]_i_1/O
                         net (fo=1, routed)           0.000     2.076    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/reg_data_out[12]
    SLICE_X38Y69         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.814     1.180    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y69         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C
                         clock pessimism              0.000     1.180    
                         clock uncertainty            0.602     1.782    
    SLICE_X38Y69         FDRE (Hold_fdre_C_D)         0.121     1.903    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 topview_inst_r/line_num_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.499ns  (logic 0.254ns (16.949%)  route 1.245ns (83.051%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.626ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.602ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.597     0.597    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=3457, routed)        0.558     0.560    topview_inst_r/clk_out2
    SLICE_X38Y55         FDRE                                         r  topview_inst_r/line_num_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y55         FDRE (Prop_fdre_C_Q)         0.164     0.724 r  topview_inst_r/line_num_reg[5]/Q
                         net (fo=3, routed)           0.566     1.290    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/topview_line_num_r[5]
    SLICE_X39Y54         LUT6 (Prop_lut6_I3_O)        0.045     1.335 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[5]_i_2/O
                         net (fo=1, routed)           0.678     2.013    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[5]_i_2_n_0
    SLICE_X41Y62         LUT6 (Prop_lut6_I1_O)        0.045     2.058 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000     2.058    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/reg_data_out[5]
    SLICE_X41Y62         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.820     1.186    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y62         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
                         clock pessimism              0.000     1.186    
                         clock uncertainty            0.602     1.788    
    SLICE_X41Y62         FDRE (Hold_fdre_C_D)         0.091     1.879    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 topview_inst_r/line_num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.500ns  (logic 0.344ns (22.932%)  route 1.156ns (77.068%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.626ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.602ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.597     0.597    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=3457, routed)        0.558     0.560    topview_inst_r/clk_out2
    SLICE_X38Y54         FDRE                                         r  topview_inst_r/line_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.164     0.724 r  topview_inst_r/line_num_reg[1]/Q
                         net (fo=3, routed)           0.284     1.008    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/topview_line_num_r[1]
    SLICE_X37Y53         LUT6 (Prop_lut6_I0_O)        0.045     1.053 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[1]_i_14/O
                         net (fo=1, routed)           0.203     1.256    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[1]_i_14_n_0
    SLICE_X39Y53         LUT5 (Prop_lut5_I0_O)        0.045     1.301 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[1]_i_10/O
                         net (fo=1, routed)           0.342     1.643    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[1]_i_10_n_0
    SLICE_X46Y58         LUT6 (Prop_lut6_I0_O)        0.045     1.688 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[1]_i_6/O
                         net (fo=1, routed)           0.327     2.015    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[1]_i_6_n_0
    SLICE_X47Y62         LUT6 (Prop_lut6_I5_O)        0.045     2.060 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000     2.060    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/reg_data_out[1]
    SLICE_X47Y62         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.820     1.186    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y62         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
                         clock pessimism              0.000     1.186    
                         clock uncertainty            0.602     1.788    
    SLICE_X47Y62         FDRE (Hold_fdre_C_D)         0.091     1.879    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 simple_lsd_inst_f/out_start_h_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.486ns  (logic 0.276ns (18.568%)  route 1.210ns (81.432%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.612ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.578ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.602ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.597     0.597    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=3457, routed)        0.576     0.578    simple_lsd_inst_f/clk_out2
    SLICE_X55Y35         FDRE                                         r  simple_lsd_inst_f/out_start_h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y35         FDRE (Prop_fdre_C_Q)         0.141     0.719 r  simple_lsd_inst_f/out_start_h_reg[0]/Q
                         net (fo=1, routed)           0.368     1.087    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/lsd_line_start_h_f[0]
    SLICE_X54Y35         LUT5 (Prop_lut5_I2_O)        0.045     1.132 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[0]_i_13/O
                         net (fo=1, routed)           0.613     1.744    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[0]_i_13_n_0
    SLICE_X44Y53         LUT5 (Prop_lut5_I1_O)        0.045     1.789 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[0]_i_6/O
                         net (fo=1, routed)           0.230     2.019    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[0]_i_6_n_0
    SLICE_X44Y53         LUT6 (Prop_lut6_I5_O)        0.045     2.064 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     2.064    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X44Y53         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.824     1.190    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y53         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.000     1.190    
                         clock uncertainty            0.602     1.792    
    SLICE_X44Y53         FDRE (Hold_fdre_C_D)         0.091     1.883    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 topview_inst_f/line_num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.510ns  (logic 0.231ns (15.296%)  route 1.279ns (84.704%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.602ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.597     0.597    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=3457, routed)        0.550     0.552    topview_inst_f/clk_out2
    SLICE_X53Y63         FDRE                                         r  topview_inst_f/line_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y63         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  topview_inst_f/line_num_reg[3]/Q
                         net (fo=3, routed)           0.594     1.287    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/topview_line_num_f[3]
    SLICE_X51Y64         LUT6 (Prop_lut6_I2_O)        0.045     1.332 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[3]_i_3/O
                         net (fo=1, routed)           0.685     2.017    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[3]_i_3_n_0
    SLICE_X40Y64         LUT6 (Prop_lut6_I2_O)        0.045     2.062 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000     2.062    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/reg_data_out[3]
    SLICE_X40Y64         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.819     1.185    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y64         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism              0.000     1.185    
                         clock uncertainty            0.602     1.787    
    SLICE_X40Y64         FDRE (Hold_fdre_C_D)         0.092     1.879    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 topview_inst_r/line_num_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.530ns  (logic 0.254ns (16.600%)  route 1.276ns (83.400%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.622ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.602ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.597     0.597    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=3457, routed)        0.558     0.560    topview_inst_r/clk_out2
    SLICE_X38Y55         FDRE                                         r  topview_inst_r/line_num_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y55         FDRE (Prop_fdre_C_Q)         0.164     0.724 r  topview_inst_r/line_num_reg[4]/Q
                         net (fo=3, routed)           0.757     1.480    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/topview_line_num_r[4]
    SLICE_X41Y66         LUT6 (Prop_lut6_I3_O)        0.045     1.525 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[4]_i_3/O
                         net (fo=1, routed)           0.519     2.045    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[4]_i_3_n_0
    SLICE_X43Y67         LUT6 (Prop_lut6_I2_O)        0.045     2.090 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[4]_i_1/O
                         net (fo=1, routed)           0.000     2.090    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/reg_data_out[4]
    SLICE_X43Y67         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.816     1.182    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y67         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C
                         clock pessimism              0.000     1.182    
                         clock uncertainty            0.602     1.784    
    SLICE_X43Y67         FDRE (Hold_fdre_C_D)         0.092     1.876    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 topview_inst_r/line_num_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.565ns  (logic 0.382ns (24.407%)  route 1.183ns (75.593%))
  Logic Levels:           3  (LUT5=2 MUXF7=1)
  Clock Path Skew:        0.620ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.602ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.597     0.597    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=3457, routed)        0.558     0.560    topview_inst_r/clk_out2
    SLICE_X38Y56         FDRE                                         r  topview_inst_r/line_num_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y56         FDRE (Prop_fdre_C_Q)         0.164     0.724 r  topview_inst_r/line_num_reg[11]/Q
                         net (fo=3, routed)           0.710     1.434    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/topview_line_num_r[11]
    SLICE_X43Y69         LUT5 (Prop_lut5_I0_O)        0.045     1.479 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[11]_i_5/O
                         net (fo=1, routed)           0.000     1.479    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[11]_i_5_n_0
    SLICE_X43Y69         MUXF7 (Prop_muxf7_I1_O)      0.065     1.544 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[11]_i_2/O
                         net (fo=1, routed)           0.473     2.017    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[11]_i_2_n_0
    SLICE_X40Y69         LUT5 (Prop_lut5_I3_O)        0.108     2.125 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[11]_i_1/O
                         net (fo=1, routed)           0.000     2.125    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/reg_data_out[11]
    SLICE_X40Y69         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.814     1.180    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y69         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[11]/C
                         clock pessimism              0.000     1.180    
                         clock uncertainty            0.602     1.782    
    SLICE_X40Y69         FDRE (Hold_fdre_C_D)         0.092     1.874    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.874    
                         arrival time                           2.125    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 topview_inst_r/line_num_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.585ns  (logic 0.382ns (24.103%)  route 1.203ns (75.897%))
  Logic Levels:           3  (LUT5=2 MUXF7=1)
  Clock Path Skew:        0.620ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.602ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.597     0.597    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=3457, routed)        0.558     0.560    topview_inst_r/clk_out2
    SLICE_X38Y56         FDRE                                         r  topview_inst_r/line_num_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y56         FDRE (Prop_fdre_C_Q)         0.164     0.724 r  topview_inst_r/line_num_reg[10]/Q
                         net (fo=3, routed)           0.704     1.428    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/topview_line_num_r[10]
    SLICE_X40Y69         LUT5 (Prop_lut5_I0_O)        0.045     1.473 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[10]_i_5/O
                         net (fo=1, routed)           0.000     1.473    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[10]_i_5_n_0
    SLICE_X40Y69         MUXF7 (Prop_muxf7_I1_O)      0.065     1.538 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[10]_i_2/O
                         net (fo=1, routed)           0.499     2.037    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[10]_i_2_n_0
    SLICE_X43Y69         LUT5 (Prop_lut5_I3_O)        0.108     2.145 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[10]_i_1/O
                         net (fo=1, routed)           0.000     2.145    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/reg_data_out[10]
    SLICE_X43Y69         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.814     1.180    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y69         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
                         clock pessimism              0.000     1.180    
                         clock uncertainty            0.602     1.782    
    SLICE_X43Y69         FDRE (Hold_fdre_C_D)         0.092     1.874    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.874    
                         arrival time                           2.145    
  -------------------------------------------------------------------
                         slack                                  0.271    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_fpga_0

Setup :           16  Failing Endpoints,  Worst Slack       -3.207ns,  Total Violation      -36.926ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.730ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.207ns  (required time - arrival time)
  Source:                 testset_inst/fbl_inst/cnt_edge_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@20.000ns - sys_clk_pin rise@16.000ns)
  Data Path Delay:        3.871ns  (logic 1.426ns (36.837%)  route 2.445ns (63.163%))
  Logic Levels:           5  (LUT1=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -3.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 22.652 - 20.000 ) 
    Source Clock Delay      (SCD):    5.718ns = ( 21.718 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     16.000    16.000 r  
    H16                                               0.000    16.000 r  sysclk (IN)
                         net (fo=0)                   0.000    16.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451    17.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522    19.973    sysclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.644    21.718    testset_inst/fbl_inst/clk
    SLICE_X42Y65         FDRE                                         r  testset_inst/fbl_inst/cnt_edge_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y65         FDRE (Prop_fdre_C_Q)         0.518    22.236 r  testset_inst/fbl_inst/cnt_edge_reg_reg[9]/Q
                         net (fo=1, routed)           0.313    22.549    testset_inst/fbl_inst/cnt_edge_reg__0[9]
    SLICE_X42Y64         LUT1 (Prop_lut1_I0_O)        0.124    22.673 r  testset_inst/fbl_inst/i_6/O
                         net (fo=1, routed)           0.302    22.975    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/motor_speed_l[9]
    SLICE_X42Y65         LUT6 (Prop_lut6_I3_O)        0.124    23.099 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[9]_i_8/O
                         net (fo=1, routed)           0.713    23.812    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[9]_i_8_n_0
    SLICE_X43Y65         LUT4 (Prop_lut4_I2_O)        0.124    23.936 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[9]_i_5/O
                         net (fo=1, routed)           0.000    23.936    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[9]_i_5_n_0
    SLICE_X43Y65         MUXF7 (Prop_muxf7_I0_O)      0.238    24.174 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[9]_i_3/O
                         net (fo=1, routed)           1.117    25.291    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[9]_i_3_n_0
    SLICE_X41Y65         LUT5 (Prop_lut5_I3_O)        0.298    25.589 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[9]_i_1/O
                         net (fo=1, routed)           0.000    25.589    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/reg_data_out[9]
    SLICE_X41Y65         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.473    22.652    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y65         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
                         clock pessimism              0.000    22.652    
                         clock uncertainty           -0.302    22.350    
    SLICE_X41Y65         FDRE (Setup_fdre_C_D)        0.032    22.382    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                         22.382    
                         arrival time                         -25.589    
  -------------------------------------------------------------------
                         slack                                 -3.207    

Slack (VIOLATED) :        -2.721ns  (required time - arrival time)
  Source:                 testset_inst/fbl_inst/cnt_edge_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@20.000ns - sys_clk_pin rise@16.000ns)
  Data Path Delay:        3.381ns  (logic 1.215ns (35.937%)  route 2.166ns (64.063%))
  Logic Levels:           4  (LUT1=1 LUT5=2 MUXF7=1)
  Clock Path Skew:        -3.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 22.647 - 20.000 ) 
    Source Clock Delay      (SCD):    5.716ns = ( 21.716 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     16.000    16.000 r  
    H16                                               0.000    16.000 r  sysclk (IN)
                         net (fo=0)                   0.000    16.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451    17.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522    19.973    sysclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.642    21.716    testset_inst/fbl_inst/clk
    SLICE_X41Y67         FDRE                                         r  testset_inst/fbl_inst/cnt_edge_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDRE (Prop_fdre_C_Q)         0.456    22.172 r  testset_inst/fbl_inst/cnt_edge_reg_reg[10]/Q
                         net (fo=1, routed)           0.640    22.812    testset_inst/fbl_inst/cnt_edge_reg__0[10]
    SLICE_X41Y69         LUT1 (Prop_lut1_I0_O)        0.124    22.936 r  testset_inst/fbl_inst/i_5/O
                         net (fo=1, routed)           0.348    23.284    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/motor_speed_l[10]
    SLICE_X40Y69         LUT5 (Prop_lut5_I4_O)        0.124    23.408 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[10]_i_4/O
                         net (fo=1, routed)           0.000    23.408    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[10]_i_4_n_0
    SLICE_X40Y69         MUXF7 (Prop_muxf7_I0_O)      0.212    23.620 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[10]_i_2/O
                         net (fo=1, routed)           1.178    24.798    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[10]_i_2_n_0
    SLICE_X43Y69         LUT5 (Prop_lut5_I3_O)        0.299    25.097 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[10]_i_1/O
                         net (fo=1, routed)           0.000    25.097    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/reg_data_out[10]
    SLICE_X43Y69         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.468    22.647    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y69         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
                         clock pessimism              0.000    22.647    
                         clock uncertainty           -0.302    22.345    
    SLICE_X43Y69         FDRE (Setup_fdre_C_D)        0.031    22.376    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[10]
  -------------------------------------------------------------------
                         required time                         22.376    
                         arrival time                         -25.097    
  -------------------------------------------------------------------
                         slack                                 -2.721    

Slack (VIOLATED) :        -2.587ns  (required time - arrival time)
  Source:                 testset_inst/fbl_inst/cnt_edge_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@20.000ns - sys_clk_pin rise@16.000ns)
  Data Path Delay:        3.250ns  (logic 1.277ns (39.287%)  route 1.973ns (60.713%))
  Logic Levels:           4  (LUT1=1 LUT5=2 MUXF7=1)
  Clock Path Skew:        -3.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 22.647 - 20.000 ) 
    Source Clock Delay      (SCD):    5.714ns = ( 21.714 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     16.000    16.000 r  
    H16                                               0.000    16.000 r  sysclk (IN)
                         net (fo=0)                   0.000    16.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451    17.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522    19.973    sysclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.640    21.714    testset_inst/fbl_inst/clk
    SLICE_X42Y68         FDRE                                         r  testset_inst/fbl_inst/cnt_edge_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         FDRE (Prop_fdre_C_Q)         0.518    22.232 r  testset_inst/fbl_inst/cnt_edge_reg_reg[11]/Q
                         net (fo=1, routed)           0.428    22.660    testset_inst/fbl_inst/cnt_edge_reg__0[11]
    SLICE_X42Y69         LUT1 (Prop_lut1_I0_O)        0.124    22.784 r  testset_inst/fbl_inst/i_4/O
                         net (fo=1, routed)           0.340    23.124    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/motor_speed_l[11]
    SLICE_X43Y69         LUT5 (Prop_lut5_I4_O)        0.124    23.248 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[11]_i_4/O
                         net (fo=1, routed)           0.000    23.248    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[11]_i_4_n_0
    SLICE_X43Y69         MUXF7 (Prop_muxf7_I0_O)      0.212    23.460 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[11]_i_2/O
                         net (fo=1, routed)           1.205    24.665    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[11]_i_2_n_0
    SLICE_X40Y69         LUT5 (Prop_lut5_I3_O)        0.299    24.964 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[11]_i_1/O
                         net (fo=1, routed)           0.000    24.964    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/reg_data_out[11]
    SLICE_X40Y69         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.468    22.647    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y69         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[11]/C
                         clock pessimism              0.000    22.647    
                         clock uncertainty           -0.302    22.345    
    SLICE_X40Y69         FDRE (Setup_fdre_C_D)        0.032    22.377    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[11]
  -------------------------------------------------------------------
                         required time                         22.377    
                         arrival time                         -24.964    
  -------------------------------------------------------------------
                         slack                                 -2.587    

Slack (VIOLATED) :        -2.516ns  (required time - arrival time)
  Source:                 testset_inst/fbl_inst/cnt_edge_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@20.000ns - sys_clk_pin rise@16.000ns)
  Data Path Delay:        3.190ns  (logic 0.952ns (29.843%)  route 2.238ns (70.157%))
  Logic Levels:           4  (LUT1=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -3.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 22.657 - 20.000 ) 
    Source Clock Delay      (SCD):    5.710ns = ( 21.710 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     16.000    16.000 r  
    H16                                               0.000    16.000 r  sysclk (IN)
                         net (fo=0)                   0.000    16.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451    17.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522    19.973    sysclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.636    21.710    testset_inst/fbl_inst/clk
    SLICE_X52Y61         FDRE                                         r  testset_inst/fbl_inst/cnt_edge_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y61         FDRE (Prop_fdre_C_Q)         0.456    22.166 r  testset_inst/fbl_inst/cnt_edge_reg_reg[0]/Q
                         net (fo=1, routed)           0.495    22.661    testset_inst/fbl_inst/cnt_edge_reg__0[0]
    SLICE_X52Y61         LUT1 (Prop_lut1_I0_O)        0.124    22.785 r  testset_inst/fbl_inst/i_15/O
                         net (fo=1, routed)           0.343    23.128    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/motor_speed_l[0]
    SLICE_X53Y61         LUT6 (Prop_lut6_I1_O)        0.124    23.252 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[0]_i_12/O
                         net (fo=1, routed)           0.815    24.067    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[0]_i_12_n_0
    SLICE_X44Y53         LUT5 (Prop_lut5_I0_O)        0.124    24.191 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[0]_i_6/O
                         net (fo=1, routed)           0.585    24.776    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[0]_i_6_n_0
    SLICE_X44Y53         LUT6 (Prop_lut6_I5_O)        0.124    24.900 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000    24.900    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X44Y53         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.478    22.657    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y53         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.000    22.657    
                         clock uncertainty           -0.302    22.355    
    SLICE_X44Y53         FDRE (Setup_fdre_C_D)        0.029    22.384    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         22.384    
                         arrival time                         -24.900    
  -------------------------------------------------------------------
                         slack                                 -2.516    

Slack (VIOLATED) :        -2.453ns  (required time - arrival time)
  Source:                 testset_inst/fbr_inst/cnt_edge_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@20.000ns - sys_clk_pin rise@16.000ns)
  Data Path Delay:        3.111ns  (logic 0.952ns (30.604%)  route 2.159ns (69.396%))
  Logic Levels:           4  (LUT1=1 LUT6=3)
  Clock Path Skew:        -3.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 22.650 - 20.000 ) 
    Source Clock Delay      (SCD):    5.721ns = ( 21.721 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     16.000    16.000 r  
    H16                                               0.000    16.000 r  sysclk (IN)
                         net (fo=0)                   0.000    16.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451    17.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522    19.973    sysclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.647    21.721    testset_inst/fbr_inst/clk
    SLICE_X35Y64         FDRE                                         r  testset_inst/fbr_inst/cnt_edge_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y64         FDRE (Prop_fdre_C_Q)         0.456    22.177 r  testset_inst/fbr_inst/cnt_edge_reg_reg[4]/Q
                         net (fo=1, routed)           0.460    22.637    testset_inst/fbr_inst/cnt_edge_reg__0[4]
    SLICE_X38Y64         LUT1 (Prop_lut1_I0_O)        0.124    22.761 r  testset_inst/fbr_inst/i_11/O
                         net (fo=1, routed)           0.162    22.923    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/motor_speed_r[4]
    SLICE_X38Y64         LUT6 (Prop_lut6_I1_O)        0.124    23.047 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[4]_i_7/O
                         net (fo=1, routed)           0.442    23.488    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[4]_i_7_n_0
    SLICE_X41Y65         LUT6 (Prop_lut6_I5_O)        0.124    23.612 f  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[4]_i_4/O
                         net (fo=1, routed)           1.095    24.707    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[4]_i_4_n_0
    SLICE_X43Y67         LUT6 (Prop_lut6_I4_O)        0.124    24.831 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[4]_i_1/O
                         net (fo=1, routed)           0.000    24.831    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/reg_data_out[4]
    SLICE_X43Y67         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.471    22.650    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y67         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C
                         clock pessimism              0.000    22.650    
                         clock uncertainty           -0.302    22.348    
    SLICE_X43Y67         FDRE (Setup_fdre_C_D)        0.031    22.379    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         22.379    
                         arrival time                         -24.831    
  -------------------------------------------------------------------
                         slack                                 -2.453    

Slack (VIOLATED) :        -2.438ns  (required time - arrival time)
  Source:                 testset_inst/fbl_inst/cnt_edge_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@20.000ns - sys_clk_pin rise@16.000ns)
  Data Path Delay:        3.101ns  (logic 0.890ns (28.700%)  route 2.211ns (71.300%))
  Logic Levels:           3  (LUT1=1 LUT6=2)
  Clock Path Skew:        -3.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 22.654 - 20.000 ) 
    Source Clock Delay      (SCD):    5.718ns = ( 21.718 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     16.000    16.000 r  
    H16                                               0.000    16.000 r  sysclk (IN)
                         net (fo=0)                   0.000    16.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451    17.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522    19.973    sysclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.644    21.718    testset_inst/fbl_inst/clk
    SLICE_X42Y65         FDRE                                         r  testset_inst/fbl_inst/cnt_edge_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y65         FDRE (Prop_fdre_C_Q)         0.518    22.236 r  testset_inst/fbl_inst/cnt_edge_reg_reg[5]/Q
                         net (fo=1, routed)           0.475    22.711    testset_inst/fbl_inst/cnt_edge_reg__0[5]
    SLICE_X42Y65         LUT1 (Prop_lut1_I0_O)        0.124    22.835 r  testset_inst/fbl_inst/i_10/O
                         net (fo=1, routed)           0.734    23.569    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/motor_speed_l[5]
    SLICE_X42Y62         LUT6 (Prop_lut6_I0_O)        0.124    23.693 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[5]_i_4/O
                         net (fo=1, routed)           1.002    24.695    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[5]_i_4_n_0
    SLICE_X41Y62         LUT6 (Prop_lut6_I4_O)        0.124    24.819 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000    24.819    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/reg_data_out[5]
    SLICE_X41Y62         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.475    22.654    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y62         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
                         clock pessimism              0.000    22.654    
                         clock uncertainty           -0.302    22.352    
    SLICE_X41Y62         FDRE (Setup_fdre_C_D)        0.029    22.381    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         22.381    
                         arrival time                         -24.819    
  -------------------------------------------------------------------
                         slack                                 -2.438    

Slack (VIOLATED) :        -2.422ns  (required time - arrival time)
  Source:                 testset_inst/fbl_inst/cnt_edge_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@20.000ns - sys_clk_pin rise@16.000ns)
  Data Path Delay:        3.081ns  (logic 1.138ns (36.932%)  route 1.943ns (63.068%))
  Logic Levels:           5  (LUT1=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -3.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 22.653 - 20.000 ) 
    Source Clock Delay      (SCD):    5.721ns = ( 21.721 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     16.000    16.000 r  
    H16                                               0.000    16.000 r  sysclk (IN)
                         net (fo=0)                   0.000    16.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451    17.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522    19.973    sysclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.647    21.721    testset_inst/fbl_inst/clk
    SLICE_X46Y62         FDRE                                         r  testset_inst/fbl_inst/cnt_edge_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y62         FDRE (Prop_fdre_C_Q)         0.518    22.239 r  testset_inst/fbl_inst/cnt_edge_reg_reg[1]/Q
                         net (fo=1, routed)           0.309    22.548    testset_inst/fbl_inst/cnt_edge_reg__0[1]
    SLICE_X48Y62         LUT1 (Prop_lut1_I0_O)        0.124    22.672 r  testset_inst/fbl_inst/i_14/O
                         net (fo=1, routed)           0.159    22.831    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/motor_speed_l[1]
    SLICE_X48Y62         LUT6 (Prop_lut6_I2_O)        0.124    22.955 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[1]_i_12/O
                         net (fo=1, routed)           0.161    23.116    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[1]_i_12_n_0
    SLICE_X48Y62         LUT6 (Prop_lut6_I5_O)        0.124    23.240 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[1]_i_8/O
                         net (fo=1, routed)           0.582    23.821    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[1]_i_8_n_0
    SLICE_X47Y62         LUT4 (Prop_lut4_I1_O)        0.124    23.945 f  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[1]_i_3/O
                         net (fo=1, routed)           0.733    24.678    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[1]_i_3_n_0
    SLICE_X47Y62         LUT6 (Prop_lut6_I1_O)        0.124    24.802 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000    24.802    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/reg_data_out[1]
    SLICE_X47Y62         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.474    22.653    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y62         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
                         clock pessimism              0.000    22.653    
                         clock uncertainty           -0.302    22.351    
    SLICE_X47Y62         FDRE (Setup_fdre_C_D)        0.029    22.380    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         22.380    
                         arrival time                         -24.802    
  -------------------------------------------------------------------
                         slack                                 -2.422    

Slack (VIOLATED) :        -2.419ns  (required time - arrival time)
  Source:                 testset_inst/fbr_inst/cnt_edge_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@20.000ns - sys_clk_pin rise@16.000ns)
  Data Path Delay:        3.080ns  (logic 0.890ns (28.893%)  route 2.190ns (71.107%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -3.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 22.657 - 20.000 ) 
    Source Clock Delay      (SCD):    5.725ns = ( 21.725 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     16.000    16.000 r  
    H16                                               0.000    16.000 r  sysclk (IN)
                         net (fo=0)                   0.000    16.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451    17.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522    19.973    sysclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.651    21.725    testset_inst/fbr_inst/clk
    SLICE_X42Y56         FDRE                                         r  testset_inst/fbr_inst/cnt_edge_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDRE (Prop_fdre_C_Q)         0.518    22.243 r  testset_inst/fbr_inst/cnt_edge_reg_reg[7]/Q
                         net (fo=1, routed)           0.404    22.647    testset_inst/fbr_inst/cnt_edge_reg__0[7]
    SLICE_X43Y56         LUT1 (Prop_lut1_I0_O)        0.124    22.771 r  testset_inst/fbr_inst/i_8/O
                         net (fo=1, routed)           0.802    23.573    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/motor_speed_r[7]
    SLICE_X45Y56         LUT6 (Prop_lut6_I0_O)        0.124    23.697 f  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[7]_i_3/O
                         net (fo=1, routed)           0.984    24.681    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[7]_i_3_n_0
    SLICE_X45Y56         LUT4 (Prop_lut4_I2_O)        0.124    24.805 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[7]_i_1/O
                         net (fo=1, routed)           0.000    24.805    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/reg_data_out[7]
    SLICE_X45Y56         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.478    22.657    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y56         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
                         clock pessimism              0.000    22.657    
                         clock uncertainty           -0.302    22.355    
    SLICE_X45Y56         FDRE (Setup_fdre_C_D)        0.031    22.386    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         22.386    
                         arrival time                         -24.805    
  -------------------------------------------------------------------
                         slack                                 -2.419    

Slack (VIOLATED) :        -2.319ns  (required time - arrival time)
  Source:                 testset_inst/fbr_inst/cnt_edge_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@20.000ns - sys_clk_pin rise@16.000ns)
  Data Path Delay:        2.978ns  (logic 1.014ns (34.055%)  route 1.964ns (65.945%))
  Logic Levels:           4  (LUT1=1 LUT6=3)
  Clock Path Skew:        -3.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 22.656 - 20.000 ) 
    Source Clock Delay      (SCD):    5.725ns = ( 21.725 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     16.000    16.000 r  
    H16                                               0.000    16.000 r  sysclk (IN)
                         net (fo=0)                   0.000    16.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451    17.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522    19.973    sysclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.651    21.725    testset_inst/fbr_inst/clk
    SLICE_X38Y58         FDRE                                         r  testset_inst/fbr_inst/cnt_edge_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y58         FDRE (Prop_fdre_C_Q)         0.518    22.243 r  testset_inst/fbr_inst/cnt_edge_reg_reg[8]/Q
                         net (fo=1, routed)           0.491    22.734    testset_inst/fbr_inst/cnt_edge_reg__0[8]
    SLICE_X38Y58         LUT1 (Prop_lut1_I0_O)        0.124    22.858 r  testset_inst/fbr_inst/i_7/O
                         net (fo=1, routed)           0.165    23.023    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/motor_speed_r[8]
    SLICE_X38Y58         LUT6 (Prop_lut6_I5_O)        0.124    23.147 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[8]_i_8/O
                         net (fo=1, routed)           0.308    23.455    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[8]_i_8_n_0
    SLICE_X40Y58         LUT6 (Prop_lut6_I5_O)        0.124    23.579 f  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[8]_i_3/O
                         net (fo=1, routed)           1.000    24.578    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[8]_i_3_n_0
    SLICE_X45Y58         LUT6 (Prop_lut6_I2_O)        0.124    24.702 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[8]_i_1/O
                         net (fo=1, routed)           0.000    24.702    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/reg_data_out[8]
    SLICE_X45Y58         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.477    22.656    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y58         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
                         clock pessimism              0.000    22.656    
                         clock uncertainty           -0.302    22.354    
    SLICE_X45Y58         FDRE (Setup_fdre_C_D)        0.029    22.383    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[8]
  -------------------------------------------------------------------
                         required time                         22.383    
                         arrival time                         -24.702    
  -------------------------------------------------------------------
                         slack                                 -2.319    

Slack (VIOLATED) :        -2.283ns  (required time - arrival time)
  Source:                 testset_inst/fbl_inst/cnt_edge_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@20.000ns - sys_clk_pin rise@16.000ns)
  Data Path Delay:        2.992ns  (logic 0.952ns (31.820%)  route 2.040ns (68.180%))
  Logic Levels:           4  (LUT1=1 LUT6=3)
  Clock Path Skew:        -3.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 22.656 - 20.000 ) 
    Source Clock Delay      (SCD):    5.724ns = ( 21.724 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     16.000    16.000 r  
    H16                                               0.000    16.000 r  sysclk (IN)
                         net (fo=0)                   0.000    16.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451    17.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522    19.973    sysclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.650    21.724    testset_inst/fbl_inst/clk
    SLICE_X39Y60         FDRE                                         r  testset_inst/fbl_inst/cnt_edge_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y60         FDRE (Prop_fdre_C_Q)         0.456    22.180 r  testset_inst/fbl_inst/cnt_edge_reg_reg[2]/Q
                         net (fo=1, routed)           0.292    22.472    testset_inst/fbl_inst/cnt_edge_reg__0[2]
    SLICE_X39Y60         LUT1 (Prop_lut1_I0_O)        0.124    22.596 r  testset_inst/fbl_inst/i_13/O
                         net (fo=1, routed)           0.154    22.750    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/motor_speed_l[2]
    SLICE_X39Y60         LUT6 (Prop_lut6_I1_O)        0.124    22.874 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[2]_i_7/O
                         net (fo=1, routed)           0.565    23.439    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[2]_i_7_n_0
    SLICE_X38Y60         LUT6 (Prop_lut6_I5_O)        0.124    23.563 f  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[2]_i_4/O
                         net (fo=1, routed)           1.028    24.591    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[2]_i_4_n_0
    SLICE_X38Y60         LUT6 (Prop_lut6_I4_O)        0.124    24.715 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000    24.715    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/reg_data_out[2]
    SLICE_X38Y60         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.477    22.656    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y60         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism              0.000    22.656    
                         clock uncertainty           -0.302    22.354    
    SLICE_X38Y60         FDRE (Setup_fdre_C_D)        0.079    22.433    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         22.433    
                         arrival time                         -24.715    
  -------------------------------------------------------------------
                         slack                                 -2.283    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.730ns  (arrival time - required time)
  Source:                 testset_inst/fbr_inst/cnt_edge_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.321ns (46.225%)  route 0.373ns (53.775%))
  Logic Levels:           4  (LUT1=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.457ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.546     1.632    testset_inst/fbr_inst/clk
    SLICE_X35Y73         FDRE                                         r  testset_inst/fbr_inst/cnt_edge_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y73         FDRE (Prop_fdre_C_Q)         0.141     1.773 r  testset_inst/fbr_inst/cnt_edge_reg_reg[15]/Q
                         net (fo=1, routed)           0.163     1.936    testset_inst/fbr_inst/cnt_edge_reg__0[15]
    SLICE_X36Y73         LUT1 (Prop_lut1_I0_O)        0.045     1.981 r  testset_inst/fbr_inst/i_0/O
                         net (fo=1, routed)           0.100     2.082    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/motor_speed_r[15]
    SLICE_X38Y73         LUT3 (Prop_lut3_I2_O)        0.045     2.127 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[15]_i_7/O
                         net (fo=1, routed)           0.054     2.181    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[15]_i_7_n_0
    SLICE_X38Y73         LUT3 (Prop_lut3_I1_O)        0.045     2.226 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[15]_i_4/O
                         net (fo=1, routed)           0.056     2.282    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[15]_i_4_n_0
    SLICE_X38Y73         LUT5 (Prop_lut5_I3_O)        0.045     2.327 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[15]_i_1/O
                         net (fo=1, routed)           0.000     2.327    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/reg_data_out[15]
    SLICE_X38Y73         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.809     1.175    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y73         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[15]/C
                         clock pessimism              0.000     1.175    
                         clock uncertainty            0.302     1.477    
    SLICE_X38Y73         FDRE (Hold_fdre_C_D)         0.120     1.597    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           2.327    
  -------------------------------------------------------------------
                         slack                                  0.730    

Slack (MET) :             0.780ns  (arrival time - required time)
  Source:                 testset_inst/fbr_inst/cnt_edge_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.716ns  (logic 0.344ns (48.070%)  route 0.372ns (51.930%))
  Logic Levels:           4  (LUT1=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.457ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.546     1.632    testset_inst/fbr_inst/clk
    SLICE_X38Y72         FDRE                                         r  testset_inst/fbr_inst/cnt_edge_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y72         FDRE (Prop_fdre_C_Q)         0.164     1.796 r  testset_inst/fbr_inst/cnt_edge_reg_reg[14]/Q
                         net (fo=1, routed)           0.140     1.937    testset_inst/fbr_inst/cnt_edge_reg__0[14]
    SLICE_X38Y73         LUT1 (Prop_lut1_I0_O)        0.045     1.982 r  testset_inst/fbr_inst/i_1/O
                         net (fo=1, routed)           0.114     2.096    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/motor_speed_r[14]
    SLICE_X40Y73         LUT3 (Prop_lut3_I2_O)        0.045     2.141 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[14]_i_5/O
                         net (fo=1, routed)           0.058     2.199    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[14]_i_5_n_0
    SLICE_X40Y73         LUT3 (Prop_lut3_I1_O)        0.045     2.244 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[14]_i_2/O
                         net (fo=1, routed)           0.059     2.303    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[14]_i_2_n_0
    SLICE_X40Y73         LUT5 (Prop_lut5_I3_O)        0.045     2.348 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[14]_i_1/O
                         net (fo=1, routed)           0.000     2.348    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/reg_data_out[14]
    SLICE_X40Y73         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.809     1.175    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y73         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[14]/C
                         clock pessimism              0.000     1.175    
                         clock uncertainty            0.302     1.477    
    SLICE_X40Y73         FDRE (Hold_fdre_C_D)         0.091     1.568    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           2.348    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.819ns  (arrival time - required time)
  Source:                 testset_inst/fbr_inst/cnt_edge_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.344ns (45.484%)  route 0.412ns (54.516%))
  Logic Levels:           4  (LUT1=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.456ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.544     1.630    testset_inst/fbr_inst/clk
    SLICE_X36Y73         FDRE                                         r  testset_inst/fbr_inst/cnt_edge_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y73         FDRE (Prop_fdre_C_Q)         0.164     1.794 r  testset_inst/fbr_inst/cnt_edge_reg_reg[13]/Q
                         net (fo=1, routed)           0.138     1.932    testset_inst/fbr_inst/cnt_edge_reg__0[13]
    SLICE_X37Y74         LUT1 (Prop_lut1_I0_O)        0.045     1.977 r  testset_inst/fbr_inst/i_2/O
                         net (fo=1, routed)           0.157     2.135    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/motor_speed_r[13]
    SLICE_X40Y74         LUT3 (Prop_lut3_I2_O)        0.045     2.180 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[13]_i_5/O
                         net (fo=1, routed)           0.058     2.238    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[13]_i_5_n_0
    SLICE_X40Y74         LUT3 (Prop_lut3_I1_O)        0.045     2.283 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[13]_i_2/O
                         net (fo=1, routed)           0.059     2.341    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[13]_i_2_n_0
    SLICE_X40Y74         LUT5 (Prop_lut5_I3_O)        0.045     2.386 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[13]_i_1/O
                         net (fo=1, routed)           0.000     2.386    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/reg_data_out[13]
    SLICE_X40Y74         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.808     1.174    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y74         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[13]/C
                         clock pessimism              0.000     1.174    
                         clock uncertainty            0.302     1.476    
    SLICE_X40Y74         FDRE (Hold_fdre_C_D)         0.091     1.567    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           2.386    
  -------------------------------------------------------------------
                         slack                                  0.819    

Slack (MET) :             0.960ns  (arrival time - required time)
  Source:                 testset_inst/fbl_inst/cnt_edge_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.899ns  (logic 0.321ns (35.706%)  route 0.578ns (64.294%))
  Logic Levels:           4  (LUT1=1 LUT6=3)
  Clock Path Skew:        -0.455ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.554     1.640    testset_inst/fbl_inst/clk
    SLICE_X41Y61         FDRE                                         r  testset_inst/fbl_inst/cnt_edge_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDRE (Prop_fdre_C_Q)         0.141     1.781 r  testset_inst/fbl_inst/cnt_edge_reg_reg[3]/Q
                         net (fo=1, routed)           0.100     1.881    testset_inst/fbl_inst/cnt_edge_reg__0[3]
    SLICE_X42Y61         LUT1 (Prop_lut1_I0_O)        0.045     1.926 r  testset_inst/fbl_inst/i_12/O
                         net (fo=1, routed)           0.054     1.980    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/motor_speed_l[3]
    SLICE_X42Y61         LUT6 (Prop_lut6_I5_O)        0.045     2.025 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[3]_i_7/O
                         net (fo=1, routed)           0.096     2.121    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[3]_i_7_n_0
    SLICE_X41Y61         LUT6 (Prop_lut6_I5_O)        0.045     2.166 f  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[3]_i_4/O
                         net (fo=1, routed)           0.328     2.494    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[3]_i_4_n_0
    SLICE_X40Y64         LUT6 (Prop_lut6_I4_O)        0.045     2.539 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000     2.539    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/reg_data_out[3]
    SLICE_X40Y64         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.819     1.185    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y64         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism              0.000     1.185    
                         clock uncertainty            0.302     1.487    
    SLICE_X40Y64         FDRE (Hold_fdre_C_D)         0.092     1.579    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           2.539    
  -------------------------------------------------------------------
                         slack                                  0.960    

Slack (MET) :             0.995ns  (arrival time - required time)
  Source:                 testset_inst/fbr_inst/cnt_edge_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.936ns  (logic 0.276ns (29.486%)  route 0.660ns (70.514%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.452ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.552     1.638    testset_inst/fbr_inst/clk
    SLICE_X43Y64         FDRE                                         r  testset_inst/fbr_inst/cnt_edge_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y64         FDRE (Prop_fdre_C_Q)         0.141     1.779 r  testset_inst/fbr_inst/cnt_edge_reg_reg[6]/Q
                         net (fo=1, routed)           0.091     1.870    testset_inst/fbr_inst/cnt_edge_reg__0[6]
    SLICE_X42Y64         LUT1 (Prop_lut1_I0_O)        0.045     1.915 r  testset_inst/fbr_inst/i_9/O
                         net (fo=1, routed)           0.232     2.147    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/motor_speed_r[6]
    SLICE_X41Y62         LUT6 (Prop_lut6_I0_O)        0.045     2.192 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[6]_i_4/O
                         net (fo=1, routed)           0.337     2.529    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[6]_i_4_n_0
    SLICE_X43Y62         LUT4 (Prop_lut4_I3_O)        0.045     2.574 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000     2.574    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/reg_data_out[6]
    SLICE_X43Y62         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.820     1.186    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y62         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
                         clock pessimism              0.000     1.186    
                         clock uncertainty            0.302     1.488    
    SLICE_X43Y62         FDRE (Hold_fdre_C_D)         0.091     1.579    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           2.574    
  -------------------------------------------------------------------
                         slack                                  0.995    

Slack (MET) :             0.996ns  (arrival time - required time)
  Source:                 testset_inst/fbr_inst/cnt_edge_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.276ns (28.480%)  route 0.693ns (71.520%))
  Logic Levels:           3  (LUT1=1 LUT6=2)
  Clock Path Skew:        -0.450ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.552     1.638    testset_inst/fbr_inst/clk
    SLICE_X37Y63         FDRE                                         r  testset_inst/fbr_inst/cnt_edge_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDRE (Prop_fdre_C_Q)         0.141     1.779 r  testset_inst/fbr_inst/cnt_edge_reg_reg[2]/Q
                         net (fo=1, routed)           0.100     1.879    testset_inst/fbr_inst/cnt_edge_reg__0[2]
    SLICE_X38Y63         LUT1 (Prop_lut1_I0_O)        0.045     1.924 r  testset_inst/fbr_inst/i_13/O
                         net (fo=2, routed)           0.207     2.132    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/motor_speed_r[2]
    SLICE_X38Y62         LUT6 (Prop_lut6_I0_O)        0.045     2.177 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[2]_i_5/O
                         net (fo=1, routed)           0.386     2.562    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[2]_i_5_n_0
    SLICE_X38Y60         LUT6 (Prop_lut6_I5_O)        0.045     2.607 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000     2.607    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/reg_data_out[2]
    SLICE_X38Y60         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.822     1.188    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y60         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism              0.000     1.188    
                         clock uncertainty            0.302     1.490    
    SLICE_X38Y60         FDRE (Hold_fdre_C_D)         0.121     1.611    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           2.607    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             1.005ns  (arrival time - required time)
  Source:                 testset_inst/fbl_inst/cnt_edge_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.945ns  (logic 0.299ns (31.645%)  route 0.646ns (68.355%))
  Logic Levels:           3  (LUT1=1 LUT6=2)
  Clock Path Skew:        -0.454ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.550     1.636    testset_inst/fbl_inst/clk
    SLICE_X42Y67         FDRE                                         r  testset_inst/fbl_inst/cnt_edge_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.164     1.800 r  testset_inst/fbl_inst/cnt_edge_reg_reg[4]/Q
                         net (fo=1, routed)           0.149     1.950    testset_inst/fbl_inst/cnt_edge_reg__0[4]
    SLICE_X42Y68         LUT1 (Prop_lut1_I0_O)        0.045     1.995 r  testset_inst/fbl_inst/i_11/O
                         net (fo=1, routed)           0.216     2.211    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/motor_speed_l[4]
    SLICE_X43Y67         LUT6 (Prop_lut6_I0_O)        0.045     2.256 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[4]_i_5/O
                         net (fo=1, routed)           0.280     2.536    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[4]_i_5_n_0
    SLICE_X43Y67         LUT6 (Prop_lut6_I5_O)        0.045     2.581 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[4]_i_1/O
                         net (fo=1, routed)           0.000     2.581    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/reg_data_out[4]
    SLICE_X43Y67         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.816     1.182    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y67         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C
                         clock pessimism              0.000     1.182    
                         clock uncertainty            0.302     1.484    
    SLICE_X43Y67         FDRE (Hold_fdre_C_D)         0.092     1.576    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           2.581    
  -------------------------------------------------------------------
                         slack                                  1.005    

Slack (MET) :             1.021ns  (arrival time - required time)
  Source:                 testset_inst/fbr_inst/cnt_edge_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.321ns (33.381%)  route 0.641ns (66.619%))
  Logic Levels:           4  (LUT1=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.452ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.556     1.642    testset_inst/fbr_inst/clk
    SLICE_X45Y54         FDRE                                         r  testset_inst/fbr_inst/cnt_edge_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y54         FDRE (Prop_fdre_C_Q)         0.141     1.783 r  testset_inst/fbr_inst/cnt_edge_reg_reg[0]/Q
                         net (fo=1, routed)           0.104     1.887    testset_inst/fbr_inst/cnt_edge_reg__0[0]
    SLICE_X45Y54         LUT1 (Prop_lut1_I0_O)        0.045     1.932 r  testset_inst/fbr_inst/i_15/O
                         net (fo=2, routed)           0.149     2.081    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/motor_speed_r[0]
    SLICE_X45Y54         LUT6 (Prop_lut6_I5_O)        0.045     2.126 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[0]_i_7/O
                         net (fo=1, routed)           0.113     2.239    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[0]_i_7_n_0
    SLICE_X44Y53         LUT5 (Prop_lut5_I0_O)        0.045     2.284 f  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[0]_i_3/O
                         net (fo=1, routed)           0.275     2.559    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[0]_i_3_n_0
    SLICE_X44Y53         LUT6 (Prop_lut6_I1_O)        0.045     2.604 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     2.604    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X44Y53         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.824     1.190    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y53         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.000     1.190    
                         clock uncertainty            0.302     1.492    
    SLICE_X44Y53         FDRE (Hold_fdre_C_D)         0.091     1.583    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           2.604    
  -------------------------------------------------------------------
                         slack                                  1.021    

Slack (MET) :             1.038ns  (arrival time - required time)
  Source:                 testset_inst/fbl_inst/cnt_edge_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.979ns  (logic 0.299ns (30.552%)  route 0.680ns (69.448%))
  Logic Levels:           3  (LUT1=1 LUT6=2)
  Clock Path Skew:        -0.452ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.555     1.641    testset_inst/fbl_inst/clk
    SLICE_X46Y58         FDRE                                         r  testset_inst/fbl_inst/cnt_edge_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y58         FDRE (Prop_fdre_C_Q)         0.164     1.805 r  testset_inst/fbl_inst/cnt_edge_reg_reg[8]/Q
                         net (fo=1, routed)           0.148     1.953    testset_inst/fbl_inst/cnt_edge_reg__0[8]
    SLICE_X45Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.998 r  testset_inst/fbl_inst/i_7/O
                         net (fo=1, routed)           0.280     2.278    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/motor_speed_l[8]
    SLICE_X45Y58         LUT6 (Prop_lut6_I0_O)        0.045     2.323 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[8]_i_5/O
                         net (fo=1, routed)           0.251     2.575    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[8]_i_5_n_0
    SLICE_X45Y58         LUT6 (Prop_lut6_I4_O)        0.045     2.620 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[8]_i_1/O
                         net (fo=1, routed)           0.000     2.620    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/reg_data_out[8]
    SLICE_X45Y58         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.823     1.189    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y58         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
                         clock pessimism              0.000     1.189    
                         clock uncertainty            0.302     1.491    
    SLICE_X45Y58         FDRE (Hold_fdre_C_D)         0.091     1.582    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           2.620    
  -------------------------------------------------------------------
                         slack                                  1.038    

Slack (MET) :             1.040ns  (arrival time - required time)
  Source:                 testset_inst/fbl_inst/cnt_edge_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.982ns  (logic 0.276ns (28.116%)  route 0.706ns (71.884%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.452ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.556     1.642    testset_inst/fbl_inst/clk
    SLICE_X43Y56         FDRE                                         r  testset_inst/fbl_inst/cnt_edge_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.141     1.783 r  testset_inst/fbl_inst/cnt_edge_reg_reg[7]/Q
                         net (fo=1, routed)           0.158     1.941    testset_inst/fbl_inst/cnt_edge_reg__0[7]
    SLICE_X43Y56         LUT1 (Prop_lut1_I0_O)        0.045     1.986 r  testset_inst/fbl_inst/i_8/O
                         net (fo=1, routed)           0.223     2.209    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/motor_speed_l[7]
    SLICE_X42Y56         LUT6 (Prop_lut6_I0_O)        0.045     2.254 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[7]_i_4/O
                         net (fo=1, routed)           0.325     2.579    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[7]_i_4_n_0
    SLICE_X45Y56         LUT4 (Prop_lut4_I3_O)        0.045     2.624 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[7]_i_1/O
                         net (fo=1, routed)           0.000     2.624    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/reg_data_out[7]
    SLICE_X45Y56         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.824     1.190    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y56         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
                         clock pessimism              0.000     1.190    
                         clock uncertainty            0.302     1.492    
    SLICE_X45Y56         FDRE (Hold_fdre_C_D)         0.092     1.584    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           2.624    
  -------------------------------------------------------------------
                         slack                                  1.040    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       23.938ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.635ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.938ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            simple_lsd_inst_f/ram_wr_data_reg[55]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0 rise@41.667ns)
  Data Path Delay:        16.767ns  (logic 0.580ns (3.459%)  route 16.187ns (96.541%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 84.813 - 83.333 ) 
    Source Clock Delay      (SCD):    1.758ns = ( 43.425 - 41.667 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    41.667 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.806    43.473    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    39.680 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    41.569    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.670 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=4, routed)           1.755    43.425    xclk_OBUF
    SLICE_X13Y47         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDRE (Prop_fdre_C_Q)         0.456    43.881 r  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=221, routed)        12.464    56.345    simple_lsd_inst_f/stp_1/cam_reset_OBUF
    SLICE_X85Y23         LUT6 (Prop_lut6_I4_O)        0.124    56.469 r  simple_lsd_inst_f/stp_1/ram_wr_data[74]_i_1/O
                         net (fo=87, routed)          3.723    60.192    simple_lsd_inst_f/ram_wr_addr
    SLICE_X47Y26         FDRE                                         r  simple_lsd_inst_f/ram_wr_data_reg[55]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    83.333 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.612    84.946    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    81.520 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    83.245    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.336 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=3457, routed)        1.476    84.813    simple_lsd_inst_f/clk_out2
    SLICE_X47Y26         FDRE                                         r  simple_lsd_inst_f/ram_wr_data_reg[55]/C
                         clock pessimism             -0.174    84.639    
                         clock uncertainty           -0.304    84.335    
    SLICE_X47Y26         FDRE (Setup_fdre_C_CE)      -0.205    84.130    simple_lsd_inst_f/ram_wr_data_reg[55]
  -------------------------------------------------------------------
                         required time                         84.130    
                         arrival time                         -60.192    
  -------------------------------------------------------------------
                         slack                                 23.938    

Slack (MET) :             23.938ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            simple_lsd_inst_f/ram_wr_data_reg[57]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0 rise@41.667ns)
  Data Path Delay:        16.767ns  (logic 0.580ns (3.459%)  route 16.187ns (96.541%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 84.813 - 83.333 ) 
    Source Clock Delay      (SCD):    1.758ns = ( 43.425 - 41.667 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    41.667 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.806    43.473    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    39.680 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    41.569    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.670 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=4, routed)           1.755    43.425    xclk_OBUF
    SLICE_X13Y47         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDRE (Prop_fdre_C_Q)         0.456    43.881 r  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=221, routed)        12.464    56.345    simple_lsd_inst_f/stp_1/cam_reset_OBUF
    SLICE_X85Y23         LUT6 (Prop_lut6_I4_O)        0.124    56.469 r  simple_lsd_inst_f/stp_1/ram_wr_data[74]_i_1/O
                         net (fo=87, routed)          3.723    60.192    simple_lsd_inst_f/ram_wr_addr
    SLICE_X47Y26         FDRE                                         r  simple_lsd_inst_f/ram_wr_data_reg[57]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    83.333 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.612    84.946    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    81.520 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    83.245    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.336 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=3457, routed)        1.476    84.813    simple_lsd_inst_f/clk_out2
    SLICE_X47Y26         FDRE                                         r  simple_lsd_inst_f/ram_wr_data_reg[57]/C
                         clock pessimism             -0.174    84.639    
                         clock uncertainty           -0.304    84.335    
    SLICE_X47Y26         FDRE (Setup_fdre_C_CE)      -0.205    84.130    simple_lsd_inst_f/ram_wr_data_reg[57]
  -------------------------------------------------------------------
                         required time                         84.130    
                         arrival time                         -60.192    
  -------------------------------------------------------------------
                         slack                                 23.938    

Slack (MET) :             23.939ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            simple_lsd_inst_f/ram_wr_data_reg[59]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0 rise@41.667ns)
  Data Path Delay:        16.767ns  (logic 0.580ns (3.459%)  route 16.187ns (96.541%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 84.814 - 83.333 ) 
    Source Clock Delay      (SCD):    1.758ns = ( 43.425 - 41.667 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    41.667 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.806    43.473    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    39.680 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    41.569    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.670 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=4, routed)           1.755    43.425    xclk_OBUF
    SLICE_X13Y47         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDRE (Prop_fdre_C_Q)         0.456    43.881 r  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=221, routed)        12.464    56.345    simple_lsd_inst_f/stp_1/cam_reset_OBUF
    SLICE_X85Y23         LUT6 (Prop_lut6_I4_O)        0.124    56.469 r  simple_lsd_inst_f/stp_1/ram_wr_data[74]_i_1/O
                         net (fo=87, routed)          3.723    60.192    simple_lsd_inst_f/ram_wr_addr
    SLICE_X47Y27         FDRE                                         r  simple_lsd_inst_f/ram_wr_data_reg[59]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    83.333 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.612    84.946    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    81.520 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    83.245    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.336 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=3457, routed)        1.477    84.814    simple_lsd_inst_f/clk_out2
    SLICE_X47Y27         FDRE                                         r  simple_lsd_inst_f/ram_wr_data_reg[59]/C
                         clock pessimism             -0.174    84.640    
                         clock uncertainty           -0.304    84.336    
    SLICE_X47Y27         FDRE (Setup_fdre_C_CE)      -0.205    84.131    simple_lsd_inst_f/ram_wr_data_reg[59]
  -------------------------------------------------------------------
                         required time                         84.131    
                         arrival time                         -60.192    
  -------------------------------------------------------------------
                         slack                                 23.939    

Slack (MET) :             23.975ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            simple_lsd_inst_f/ram_wr_data_reg[62]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0 rise@41.667ns)
  Data Path Delay:        16.767ns  (logic 0.580ns (3.459%)  route 16.187ns (96.541%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 84.814 - 83.333 ) 
    Source Clock Delay      (SCD):    1.758ns = ( 43.425 - 41.667 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    41.667 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.806    43.473    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    39.680 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    41.569    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.670 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=4, routed)           1.755    43.425    xclk_OBUF
    SLICE_X13Y47         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDRE (Prop_fdre_C_Q)         0.456    43.881 r  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=221, routed)        12.464    56.345    simple_lsd_inst_f/stp_1/cam_reset_OBUF
    SLICE_X85Y23         LUT6 (Prop_lut6_I4_O)        0.124    56.469 r  simple_lsd_inst_f/stp_1/ram_wr_data[74]_i_1/O
                         net (fo=87, routed)          3.723    60.192    simple_lsd_inst_f/ram_wr_addr
    SLICE_X46Y27         FDRE                                         r  simple_lsd_inst_f/ram_wr_data_reg[62]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    83.333 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.612    84.946    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    81.520 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    83.245    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.336 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=3457, routed)        1.477    84.814    simple_lsd_inst_f/clk_out2
    SLICE_X46Y27         FDRE                                         r  simple_lsd_inst_f/ram_wr_data_reg[62]/C
                         clock pessimism             -0.174    84.640    
                         clock uncertainty           -0.304    84.336    
    SLICE_X46Y27         FDRE (Setup_fdre_C_CE)      -0.169    84.167    simple_lsd_inst_f/ram_wr_data_reg[62]
  -------------------------------------------------------------------
                         required time                         84.167    
                         arrival time                         -60.192    
  -------------------------------------------------------------------
                         slack                                 23.975    

Slack (MET) :             23.975ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            simple_lsd_inst_f/ram_wr_data_reg[73]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0 rise@41.667ns)
  Data Path Delay:        16.767ns  (logic 0.580ns (3.459%)  route 16.187ns (96.541%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 84.814 - 83.333 ) 
    Source Clock Delay      (SCD):    1.758ns = ( 43.425 - 41.667 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    41.667 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.806    43.473    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    39.680 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    41.569    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.670 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=4, routed)           1.755    43.425    xclk_OBUF
    SLICE_X13Y47         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDRE (Prop_fdre_C_Q)         0.456    43.881 r  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=221, routed)        12.464    56.345    simple_lsd_inst_f/stp_1/cam_reset_OBUF
    SLICE_X85Y23         LUT6 (Prop_lut6_I4_O)        0.124    56.469 r  simple_lsd_inst_f/stp_1/ram_wr_data[74]_i_1/O
                         net (fo=87, routed)          3.723    60.192    simple_lsd_inst_f/ram_wr_addr
    SLICE_X46Y27         FDRE                                         r  simple_lsd_inst_f/ram_wr_data_reg[73]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    83.333 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.612    84.946    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    81.520 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    83.245    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.336 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=3457, routed)        1.477    84.814    simple_lsd_inst_f/clk_out2
    SLICE_X46Y27         FDRE                                         r  simple_lsd_inst_f/ram_wr_data_reg[73]/C
                         clock pessimism             -0.174    84.640    
                         clock uncertainty           -0.304    84.336    
    SLICE_X46Y27         FDRE (Setup_fdre_C_CE)      -0.169    84.167    simple_lsd_inst_f/ram_wr_data_reg[73]
  -------------------------------------------------------------------
                         required time                         84.167    
                         arrival time                         -60.192    
  -------------------------------------------------------------------
                         slack                                 23.975    

Slack (MET) :             23.976ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            simple_lsd_inst_f/ram_wr_data_reg[61]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0 rise@41.667ns)
  Data Path Delay:        16.765ns  (logic 0.580ns (3.460%)  route 16.185ns (96.540%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 84.813 - 83.333 ) 
    Source Clock Delay      (SCD):    1.758ns = ( 43.425 - 41.667 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    41.667 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.806    43.473    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    39.680 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    41.569    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.670 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=4, routed)           1.755    43.425    xclk_OBUF
    SLICE_X13Y47         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDRE (Prop_fdre_C_Q)         0.456    43.881 r  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=221, routed)        12.464    56.345    simple_lsd_inst_f/stp_1/cam_reset_OBUF
    SLICE_X85Y23         LUT6 (Prop_lut6_I4_O)        0.124    56.469 r  simple_lsd_inst_f/stp_1/ram_wr_data[74]_i_1/O
                         net (fo=87, routed)          3.721    60.190    simple_lsd_inst_f/ram_wr_addr
    SLICE_X46Y26         FDRE                                         r  simple_lsd_inst_f/ram_wr_data_reg[61]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    83.333 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.612    84.946    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    81.520 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    83.245    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.336 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=3457, routed)        1.476    84.813    simple_lsd_inst_f/clk_out2
    SLICE_X46Y26         FDRE                                         r  simple_lsd_inst_f/ram_wr_data_reg[61]/C
                         clock pessimism             -0.174    84.639    
                         clock uncertainty           -0.304    84.335    
    SLICE_X46Y26         FDRE (Setup_fdre_C_CE)      -0.169    84.166    simple_lsd_inst_f/ram_wr_data_reg[61]
  -------------------------------------------------------------------
                         required time                         84.166    
                         arrival time                         -60.190    
  -------------------------------------------------------------------
                         slack                                 23.976    

Slack (MET) :             24.059ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            simple_lsd_inst_f/ram_wr_data_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0 rise@41.667ns)
  Data Path Delay:        16.638ns  (logic 0.580ns (3.486%)  route 16.058ns (96.514%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 84.805 - 83.333 ) 
    Source Clock Delay      (SCD):    1.758ns = ( 43.425 - 41.667 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    41.667 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.806    43.473    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    39.680 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    41.569    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.670 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=4, routed)           1.755    43.425    xclk_OBUF
    SLICE_X13Y47         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDRE (Prop_fdre_C_Q)         0.456    43.881 r  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=221, routed)        12.464    56.345    simple_lsd_inst_f/stp_1/cam_reset_OBUF
    SLICE_X85Y23         LUT6 (Prop_lut6_I4_O)        0.124    56.469 r  simple_lsd_inst_f/stp_1/ram_wr_data[74]_i_1/O
                         net (fo=87, routed)          3.594    60.063    simple_lsd_inst_f/ram_wr_addr
    SLICE_X53Y30         FDRE                                         r  simple_lsd_inst_f/ram_wr_data_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    83.333 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.612    84.946    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    81.520 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    83.245    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.336 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=3457, routed)        1.468    84.805    simple_lsd_inst_f/clk_out2
    SLICE_X53Y30         FDRE                                         r  simple_lsd_inst_f/ram_wr_data_reg[20]/C
                         clock pessimism             -0.174    84.631    
                         clock uncertainty           -0.304    84.327    
    SLICE_X53Y30         FDRE (Setup_fdre_C_CE)      -0.205    84.122    simple_lsd_inst_f/ram_wr_data_reg[20]
  -------------------------------------------------------------------
                         required time                         84.122    
                         arrival time                         -60.063    
  -------------------------------------------------------------------
                         slack                                 24.059    

Slack (MET) :             24.059ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            simple_lsd_inst_f/ram_wr_data_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0 rise@41.667ns)
  Data Path Delay:        16.638ns  (logic 0.580ns (3.486%)  route 16.058ns (96.514%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 84.805 - 83.333 ) 
    Source Clock Delay      (SCD):    1.758ns = ( 43.425 - 41.667 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    41.667 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.806    43.473    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    39.680 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    41.569    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.670 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=4, routed)           1.755    43.425    xclk_OBUF
    SLICE_X13Y47         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDRE (Prop_fdre_C_Q)         0.456    43.881 r  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=221, routed)        12.464    56.345    simple_lsd_inst_f/stp_1/cam_reset_OBUF
    SLICE_X85Y23         LUT6 (Prop_lut6_I4_O)        0.124    56.469 r  simple_lsd_inst_f/stp_1/ram_wr_data[74]_i_1/O
                         net (fo=87, routed)          3.594    60.063    simple_lsd_inst_f/ram_wr_addr
    SLICE_X53Y30         FDRE                                         r  simple_lsd_inst_f/ram_wr_data_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    83.333 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.612    84.946    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    81.520 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    83.245    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.336 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=3457, routed)        1.468    84.805    simple_lsd_inst_f/clk_out2
    SLICE_X53Y30         FDRE                                         r  simple_lsd_inst_f/ram_wr_data_reg[21]/C
                         clock pessimism             -0.174    84.631    
                         clock uncertainty           -0.304    84.327    
    SLICE_X53Y30         FDRE (Setup_fdre_C_CE)      -0.205    84.122    simple_lsd_inst_f/ram_wr_data_reg[21]
  -------------------------------------------------------------------
                         required time                         84.122    
                         arrival time                         -60.063    
  -------------------------------------------------------------------
                         slack                                 24.059    

Slack (MET) :             24.059ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            simple_lsd_inst_f/ram_wr_data_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0 rise@41.667ns)
  Data Path Delay:        16.638ns  (logic 0.580ns (3.486%)  route 16.058ns (96.514%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 84.805 - 83.333 ) 
    Source Clock Delay      (SCD):    1.758ns = ( 43.425 - 41.667 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    41.667 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.806    43.473    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    39.680 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    41.569    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.670 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=4, routed)           1.755    43.425    xclk_OBUF
    SLICE_X13Y47         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDRE (Prop_fdre_C_Q)         0.456    43.881 r  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=221, routed)        12.464    56.345    simple_lsd_inst_f/stp_1/cam_reset_OBUF
    SLICE_X85Y23         LUT6 (Prop_lut6_I4_O)        0.124    56.469 r  simple_lsd_inst_f/stp_1/ram_wr_data[74]_i_1/O
                         net (fo=87, routed)          3.594    60.063    simple_lsd_inst_f/ram_wr_addr
    SLICE_X53Y30         FDRE                                         r  simple_lsd_inst_f/ram_wr_data_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    83.333 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.612    84.946    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    81.520 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    83.245    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.336 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=3457, routed)        1.468    84.805    simple_lsd_inst_f/clk_out2
    SLICE_X53Y30         FDRE                                         r  simple_lsd_inst_f/ram_wr_data_reg[24]/C
                         clock pessimism             -0.174    84.631    
                         clock uncertainty           -0.304    84.327    
    SLICE_X53Y30         FDRE (Setup_fdre_C_CE)      -0.205    84.122    simple_lsd_inst_f/ram_wr_data_reg[24]
  -------------------------------------------------------------------
                         required time                         84.122    
                         arrival time                         -60.063    
  -------------------------------------------------------------------
                         slack                                 24.059    

Slack (MET) :             24.077ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            simple_lsd_inst_f/ram_wr_data_reg[54]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0 rise@41.667ns)
  Data Path Delay:        16.626ns  (logic 0.580ns (3.488%)  route 16.046ns (96.512%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.477ns = ( 84.811 - 83.333 ) 
    Source Clock Delay      (SCD):    1.758ns = ( 43.425 - 41.667 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    41.667 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.806    43.473    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    39.680 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    41.569    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.670 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=4, routed)           1.755    43.425    xclk_OBUF
    SLICE_X13Y47         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDRE (Prop_fdre_C_Q)         0.456    43.881 r  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=221, routed)        12.464    56.345    simple_lsd_inst_f/stp_1/cam_reset_OBUF
    SLICE_X85Y23         LUT6 (Prop_lut6_I4_O)        0.124    56.469 r  simple_lsd_inst_f/stp_1/ram_wr_data[74]_i_1/O
                         net (fo=87, routed)          3.582    60.051    simple_lsd_inst_f/ram_wr_addr
    SLICE_X47Y25         FDRE                                         r  simple_lsd_inst_f/ram_wr_data_reg[54]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    83.333 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.612    84.946    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    81.520 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    83.245    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.336 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=3457, routed)        1.474    84.811    simple_lsd_inst_f/clk_out2
    SLICE_X47Y25         FDRE                                         r  simple_lsd_inst_f/ram_wr_data_reg[54]/C
                         clock pessimism             -0.174    84.637    
                         clock uncertainty           -0.304    84.333    
    SLICE_X47Y25         FDRE (Setup_fdre_C_CE)      -0.205    84.128    simple_lsd_inst_f/ram_wr_data_reg[54]
  -------------------------------------------------------------------
                         required time                         84.128    
                         arrival time                         -60.051    
  -------------------------------------------------------------------
                         slack                                 24.077    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            topview_inst_r/waddr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.223ns  (logic 0.186ns (15.205%)  route 1.037ns (84.795%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.597     0.597    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=4, routed)           0.595     0.597    xclk_OBUF
    SLICE_X13Y47         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDRE (Prop_fdre_C_Q)         0.141     0.738 r  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=221, routed)         0.811     1.548    topview_inst_r/cam_reset_OBUF
    SLICE_X30Y50         LUT2 (Prop_lut2_I0_O)        0.045     1.593 r  topview_inst_r/waddr[0]_i_1/O
                         net (fo=12, routed)          0.227     1.820    topview_inst_r/waddr[0]_i_1_n_0
    SLICE_X29Y51         FDRE                                         r  topview_inst_r/waddr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.864     0.864    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=3457, routed)        0.847     0.849    topview_inst_r/clk_out2
    SLICE_X29Y51         FDRE                                         r  topview_inst_r/waddr_reg[0]/C
                         clock pessimism              0.050     0.899    
                         clock uncertainty            0.304     1.203    
    SLICE_X29Y51         FDRE (Hold_fdre_C_R)        -0.018     1.185    topview_inst_r/waddr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.185    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            topview_inst_r/waddr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.223ns  (logic 0.186ns (15.205%)  route 1.037ns (84.795%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.597     0.597    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=4, routed)           0.595     0.597    xclk_OBUF
    SLICE_X13Y47         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDRE (Prop_fdre_C_Q)         0.141     0.738 r  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=221, routed)         0.811     1.548    topview_inst_r/cam_reset_OBUF
    SLICE_X30Y50         LUT2 (Prop_lut2_I0_O)        0.045     1.593 r  topview_inst_r/waddr[0]_i_1/O
                         net (fo=12, routed)          0.227     1.820    topview_inst_r/waddr[0]_i_1_n_0
    SLICE_X29Y51         FDRE                                         r  topview_inst_r/waddr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.864     0.864    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=3457, routed)        0.847     0.849    topview_inst_r/clk_out2
    SLICE_X29Y51         FDRE                                         r  topview_inst_r/waddr_reg[1]/C
                         clock pessimism              0.050     0.899    
                         clock uncertainty            0.304     1.203    
    SLICE_X29Y51         FDRE (Hold_fdre_C_R)        -0.018     1.185    topview_inst_r/waddr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.185    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            topview_inst_r/waddr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.223ns  (logic 0.186ns (15.205%)  route 1.037ns (84.795%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.597     0.597    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=4, routed)           0.595     0.597    xclk_OBUF
    SLICE_X13Y47         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDRE (Prop_fdre_C_Q)         0.141     0.738 r  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=221, routed)         0.811     1.548    topview_inst_r/cam_reset_OBUF
    SLICE_X30Y50         LUT2 (Prop_lut2_I0_O)        0.045     1.593 r  topview_inst_r/waddr[0]_i_1/O
                         net (fo=12, routed)          0.227     1.820    topview_inst_r/waddr[0]_i_1_n_0
    SLICE_X29Y51         FDRE                                         r  topview_inst_r/waddr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.864     0.864    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=3457, routed)        0.847     0.849    topview_inst_r/clk_out2
    SLICE_X29Y51         FDRE                                         r  topview_inst_r/waddr_reg[2]/C
                         clock pessimism              0.050     0.899    
                         clock uncertainty            0.304     1.203    
    SLICE_X29Y51         FDRE (Hold_fdre_C_R)        -0.018     1.185    topview_inst_r/waddr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.185    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            topview_inst_r/waddr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.223ns  (logic 0.186ns (15.205%)  route 1.037ns (84.795%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.597     0.597    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=4, routed)           0.595     0.597    xclk_OBUF
    SLICE_X13Y47         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDRE (Prop_fdre_C_Q)         0.141     0.738 r  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=221, routed)         0.811     1.548    topview_inst_r/cam_reset_OBUF
    SLICE_X30Y50         LUT2 (Prop_lut2_I0_O)        0.045     1.593 r  topview_inst_r/waddr[0]_i_1/O
                         net (fo=12, routed)          0.227     1.820    topview_inst_r/waddr[0]_i_1_n_0
    SLICE_X29Y51         FDRE                                         r  topview_inst_r/waddr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.864     0.864    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=3457, routed)        0.847     0.849    topview_inst_r/clk_out2
    SLICE_X29Y51         FDRE                                         r  topview_inst_r/waddr_reg[3]/C
                         clock pessimism              0.050     0.899    
                         clock uncertainty            0.304     1.203    
    SLICE_X29Y51         FDRE (Hold_fdre_C_R)        -0.018     1.185    topview_inst_r/waddr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.185    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.699ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            topview_inst_r/waddr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.288ns  (logic 0.186ns (14.441%)  route 1.102ns (85.559%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.597     0.597    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=4, routed)           0.595     0.597    xclk_OBUF
    SLICE_X13Y47         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDRE (Prop_fdre_C_Q)         0.141     0.738 r  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=221, routed)         0.811     1.548    topview_inst_r/cam_reset_OBUF
    SLICE_X30Y50         LUT2 (Prop_lut2_I0_O)        0.045     1.593 r  topview_inst_r/waddr[0]_i_1/O
                         net (fo=12, routed)          0.291     1.885    topview_inst_r/waddr[0]_i_1_n_0
    SLICE_X29Y52         FDRE                                         r  topview_inst_r/waddr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.864     0.864    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=3457, routed)        0.847     0.849    topview_inst_r/clk_out2
    SLICE_X29Y52         FDRE                                         r  topview_inst_r/waddr_reg[4]/C
                         clock pessimism              0.050     0.899    
                         clock uncertainty            0.304     1.203    
    SLICE_X29Y52         FDRE (Hold_fdre_C_R)        -0.018     1.185    topview_inst_r/waddr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.185    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            topview_inst_r/waddr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.288ns  (logic 0.186ns (14.441%)  route 1.102ns (85.559%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.597     0.597    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=4, routed)           0.595     0.597    xclk_OBUF
    SLICE_X13Y47         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDRE (Prop_fdre_C_Q)         0.141     0.738 r  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=221, routed)         0.811     1.548    topview_inst_r/cam_reset_OBUF
    SLICE_X30Y50         LUT2 (Prop_lut2_I0_O)        0.045     1.593 r  topview_inst_r/waddr[0]_i_1/O
                         net (fo=12, routed)          0.291     1.885    topview_inst_r/waddr[0]_i_1_n_0
    SLICE_X29Y52         FDRE                                         r  topview_inst_r/waddr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.864     0.864    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=3457, routed)        0.847     0.849    topview_inst_r/clk_out2
    SLICE_X29Y52         FDRE                                         r  topview_inst_r/waddr_reg[5]/C
                         clock pessimism              0.050     0.899    
                         clock uncertainty            0.304     1.203    
    SLICE_X29Y52         FDRE (Hold_fdre_C_R)        -0.018     1.185    topview_inst_r/waddr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.185    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            topview_inst_r/waddr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.288ns  (logic 0.186ns (14.441%)  route 1.102ns (85.559%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.597     0.597    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=4, routed)           0.595     0.597    xclk_OBUF
    SLICE_X13Y47         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDRE (Prop_fdre_C_Q)         0.141     0.738 r  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=221, routed)         0.811     1.548    topview_inst_r/cam_reset_OBUF
    SLICE_X30Y50         LUT2 (Prop_lut2_I0_O)        0.045     1.593 r  topview_inst_r/waddr[0]_i_1/O
                         net (fo=12, routed)          0.291     1.885    topview_inst_r/waddr[0]_i_1_n_0
    SLICE_X29Y52         FDRE                                         r  topview_inst_r/waddr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.864     0.864    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=3457, routed)        0.847     0.849    topview_inst_r/clk_out2
    SLICE_X29Y52         FDRE                                         r  topview_inst_r/waddr_reg[6]/C
                         clock pessimism              0.050     0.899    
                         clock uncertainty            0.304     1.203    
    SLICE_X29Y52         FDRE (Hold_fdre_C_R)        -0.018     1.185    topview_inst_r/waddr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.185    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            topview_inst_r/waddr_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.288ns  (logic 0.186ns (14.441%)  route 1.102ns (85.559%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.597     0.597    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=4, routed)           0.595     0.597    xclk_OBUF
    SLICE_X13Y47         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDRE (Prop_fdre_C_Q)         0.141     0.738 r  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=221, routed)         0.811     1.548    topview_inst_r/cam_reset_OBUF
    SLICE_X30Y50         LUT2 (Prop_lut2_I0_O)        0.045     1.593 r  topview_inst_r/waddr[0]_i_1/O
                         net (fo=12, routed)          0.291     1.885    topview_inst_r/waddr[0]_i_1_n_0
    SLICE_X29Y52         FDRE                                         r  topview_inst_r/waddr_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.864     0.864    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=3457, routed)        0.847     0.849    topview_inst_r/clk_out2
    SLICE_X29Y52         FDRE                                         r  topview_inst_r/waddr_reg[7]/C
                         clock pessimism              0.050     0.899    
                         clock uncertainty            0.304     1.203    
    SLICE_X29Y52         FDRE (Hold_fdre_C_R)        -0.018     1.185    topview_inst_r/waddr_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.185    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.755ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            topview_inst_r/waddr_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.343ns  (logic 0.186ns (13.851%)  route 1.157ns (86.149%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.597     0.597    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=4, routed)           0.595     0.597    xclk_OBUF
    SLICE_X13Y47         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDRE (Prop_fdre_C_Q)         0.141     0.738 r  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=221, routed)         0.811     1.548    topview_inst_r/cam_reset_OBUF
    SLICE_X30Y50         LUT2 (Prop_lut2_I0_O)        0.045     1.593 r  topview_inst_r/waddr[0]_i_1/O
                         net (fo=12, routed)          0.346     1.939    topview_inst_r/waddr[0]_i_1_n_0
    SLICE_X29Y53         FDRE                                         r  topview_inst_r/waddr_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.864     0.864    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=3457, routed)        0.846     0.848    topview_inst_r/clk_out2
    SLICE_X29Y53         FDRE                                         r  topview_inst_r/waddr_reg[10]/C
                         clock pessimism              0.050     0.898    
                         clock uncertainty            0.304     1.202    
    SLICE_X29Y53         FDRE (Hold_fdre_C_R)        -0.018     1.184    topview_inst_r/waddr_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.184    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.755    

Slack (MET) :             0.755ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            topview_inst_r/waddr_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.343ns  (logic 0.186ns (13.851%)  route 1.157ns (86.149%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.597     0.597    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=4, routed)           0.595     0.597    xclk_OBUF
    SLICE_X13Y47         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDRE (Prop_fdre_C_Q)         0.141     0.738 r  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=221, routed)         0.811     1.548    topview_inst_r/cam_reset_OBUF
    SLICE_X30Y50         LUT2 (Prop_lut2_I0_O)        0.045     1.593 r  topview_inst_r/waddr[0]_i_1/O
                         net (fo=12, routed)          0.346     1.939    topview_inst_r/waddr[0]_i_1_n_0
    SLICE_X29Y53         FDRE                                         r  topview_inst_r/waddr_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.864     0.864    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=3457, routed)        0.846     0.848    topview_inst_r/clk_out2
    SLICE_X29Y53         FDRE                                         r  topview_inst_r/waddr_reg[11]/C
                         clock pessimism              0.050     0.898    
                         clock uncertainty            0.304     1.202    
    SLICE_X29Y53         FDRE (Hold_fdre_C_R)        -0.018     1.184    topview_inst_r/waddr_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.184    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.755    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  sys_clk_pin

Setup :          188  Failing Endpoints,  Worst Slack       -3.491ns,  Total Violation     -588.577ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.439ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.491ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            cam_top_inst_r/sccb_if_inst/clk_div_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.333ns  (sys_clk_pin rise@792.000ns - clk_out1_clk_wiz_0 rise@791.667ns)
  Data Path Delay:        6.552ns  (logic 0.580ns (8.852%)  route 5.972ns (91.148%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.666ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.424ns = ( 797.424 - 792.000 ) 
    Source Clock Delay      (SCD):    1.758ns = ( 793.425 - 791.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    791.667   791.667 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   791.667 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.806   793.473    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   789.680 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   791.569    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   791.670 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=4, routed)           1.755   793.425    xclk_OBUF
    SLICE_X13Y47         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDRE (Prop_fdre_C_Q)         0.456   793.881 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=221, routed)         3.558   797.439    cam_top_inst_r/sccb_if_inst/cam_reset_OBUF
    SLICE_X3Y48          LUT3 (Prop_lut3_I2_O)        0.124   797.563 r  cam_top_inst_r/sccb_if_inst/clk_div_cnt[9]_i_1__0/O
                         net (fo=18, routed)          2.414   799.977    cam_top_inst_r/sccb_if_inst/clk_div_cnt[9]_i_1__0_n_0
    SLICE_X0Y46          FDRE                                         r  cam_top_inst_r/sccb_if_inst/clk_div_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    792.000   792.000 r  
    H16                                               0.000   792.000 r  sysclk (IN)
                         net (fo=0)                   0.000   792.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380   793.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293   795.673    sysclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   795.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.659   797.424    cam_top_inst_r/sccb_if_inst/sysclk
    SLICE_X0Y46          FDRE                                         r  cam_top_inst_r/sccb_if_inst/clk_div_cnt_reg[1]/C
                         clock pessimism              0.000   797.424    
                         clock uncertainty           -0.414   797.010    
    SLICE_X0Y46          FDRE (Setup_fdre_C_R)       -0.524   796.486    cam_top_inst_r/sccb_if_inst/clk_div_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                        796.486    
                         arrival time                        -799.977    
  -------------------------------------------------------------------
                         slack                                 -3.491    

Slack (VIOLATED) :        -3.491ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            cam_top_inst_r/sccb_if_inst/clk_div_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.333ns  (sys_clk_pin rise@792.000ns - clk_out1_clk_wiz_0 rise@791.667ns)
  Data Path Delay:        6.552ns  (logic 0.580ns (8.852%)  route 5.972ns (91.148%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.666ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.424ns = ( 797.424 - 792.000 ) 
    Source Clock Delay      (SCD):    1.758ns = ( 793.425 - 791.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    791.667   791.667 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   791.667 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.806   793.473    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   789.680 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   791.569    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   791.670 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=4, routed)           1.755   793.425    xclk_OBUF
    SLICE_X13Y47         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDRE (Prop_fdre_C_Q)         0.456   793.881 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=221, routed)         3.558   797.439    cam_top_inst_r/sccb_if_inst/cam_reset_OBUF
    SLICE_X3Y48          LUT3 (Prop_lut3_I2_O)        0.124   797.563 r  cam_top_inst_r/sccb_if_inst/clk_div_cnt[9]_i_1__0/O
                         net (fo=18, routed)          2.414   799.977    cam_top_inst_r/sccb_if_inst/clk_div_cnt[9]_i_1__0_n_0
    SLICE_X0Y46          FDRE                                         r  cam_top_inst_r/sccb_if_inst/clk_div_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    792.000   792.000 r  
    H16                                               0.000   792.000 r  sysclk (IN)
                         net (fo=0)                   0.000   792.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380   793.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293   795.673    sysclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   795.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.659   797.424    cam_top_inst_r/sccb_if_inst/sysclk
    SLICE_X0Y46          FDRE                                         r  cam_top_inst_r/sccb_if_inst/clk_div_cnt_reg[2]/C
                         clock pessimism              0.000   797.424    
                         clock uncertainty           -0.414   797.010    
    SLICE_X0Y46          FDRE (Setup_fdre_C_R)       -0.524   796.486    cam_top_inst_r/sccb_if_inst/clk_div_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                        796.486    
                         arrival time                        -799.977    
  -------------------------------------------------------------------
                         slack                                 -3.491    

Slack (VIOLATED) :        -3.491ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            cam_top_inst_r/sccb_if_inst/clk_div_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.333ns  (sys_clk_pin rise@792.000ns - clk_out1_clk_wiz_0 rise@791.667ns)
  Data Path Delay:        6.552ns  (logic 0.580ns (8.852%)  route 5.972ns (91.148%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.666ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.424ns = ( 797.424 - 792.000 ) 
    Source Clock Delay      (SCD):    1.758ns = ( 793.425 - 791.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    791.667   791.667 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   791.667 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.806   793.473    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   789.680 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   791.569    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   791.670 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=4, routed)           1.755   793.425    xclk_OBUF
    SLICE_X13Y47         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDRE (Prop_fdre_C_Q)         0.456   793.881 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=221, routed)         3.558   797.439    cam_top_inst_r/sccb_if_inst/cam_reset_OBUF
    SLICE_X3Y48          LUT3 (Prop_lut3_I2_O)        0.124   797.563 r  cam_top_inst_r/sccb_if_inst/clk_div_cnt[9]_i_1__0/O
                         net (fo=18, routed)          2.414   799.977    cam_top_inst_r/sccb_if_inst/clk_div_cnt[9]_i_1__0_n_0
    SLICE_X0Y46          FDRE                                         r  cam_top_inst_r/sccb_if_inst/clk_div_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    792.000   792.000 r  
    H16                                               0.000   792.000 r  sysclk (IN)
                         net (fo=0)                   0.000   792.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380   793.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293   795.673    sysclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   795.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.659   797.424    cam_top_inst_r/sccb_if_inst/sysclk
    SLICE_X0Y46          FDRE                                         r  cam_top_inst_r/sccb_if_inst/clk_div_cnt_reg[3]/C
                         clock pessimism              0.000   797.424    
                         clock uncertainty           -0.414   797.010    
    SLICE_X0Y46          FDRE (Setup_fdre_C_R)       -0.524   796.486    cam_top_inst_r/sccb_if_inst/clk_div_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                        796.486    
                         arrival time                        -799.977    
  -------------------------------------------------------------------
                         slack                                 -3.491    

Slack (VIOLATED) :        -3.491ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            cam_top_inst_r/sccb_if_inst/clk_div_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.333ns  (sys_clk_pin rise@792.000ns - clk_out1_clk_wiz_0 rise@791.667ns)
  Data Path Delay:        6.552ns  (logic 0.580ns (8.852%)  route 5.972ns (91.148%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.666ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.424ns = ( 797.424 - 792.000 ) 
    Source Clock Delay      (SCD):    1.758ns = ( 793.425 - 791.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    791.667   791.667 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   791.667 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.806   793.473    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   789.680 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   791.569    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   791.670 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=4, routed)           1.755   793.425    xclk_OBUF
    SLICE_X13Y47         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDRE (Prop_fdre_C_Q)         0.456   793.881 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=221, routed)         3.558   797.439    cam_top_inst_r/sccb_if_inst/cam_reset_OBUF
    SLICE_X3Y48          LUT3 (Prop_lut3_I2_O)        0.124   797.563 r  cam_top_inst_r/sccb_if_inst/clk_div_cnt[9]_i_1__0/O
                         net (fo=18, routed)          2.414   799.977    cam_top_inst_r/sccb_if_inst/clk_div_cnt[9]_i_1__0_n_0
    SLICE_X0Y46          FDRE                                         r  cam_top_inst_r/sccb_if_inst/clk_div_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    792.000   792.000 r  
    H16                                               0.000   792.000 r  sysclk (IN)
                         net (fo=0)                   0.000   792.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380   793.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293   795.673    sysclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   795.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.659   797.424    cam_top_inst_r/sccb_if_inst/sysclk
    SLICE_X0Y46          FDRE                                         r  cam_top_inst_r/sccb_if_inst/clk_div_cnt_reg[4]/C
                         clock pessimism              0.000   797.424    
                         clock uncertainty           -0.414   797.010    
    SLICE_X0Y46          FDRE (Setup_fdre_C_R)       -0.524   796.486    cam_top_inst_r/sccb_if_inst/clk_div_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                        796.486    
                         arrival time                        -799.977    
  -------------------------------------------------------------------
                         slack                                 -3.491    

Slack (VIOLATED) :        -3.358ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            cam_top_inst_r/sccb_if_inst/clk_div_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.333ns  (sys_clk_pin rise@792.000ns - clk_out1_clk_wiz_0 rise@791.667ns)
  Data Path Delay:        6.419ns  (logic 0.580ns (9.035%)  route 5.839ns (90.965%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.666ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.424ns = ( 797.424 - 792.000 ) 
    Source Clock Delay      (SCD):    1.758ns = ( 793.425 - 791.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    791.667   791.667 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   791.667 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.806   793.473    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   789.680 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   791.569    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   791.670 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=4, routed)           1.755   793.425    xclk_OBUF
    SLICE_X13Y47         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDRE (Prop_fdre_C_Q)         0.456   793.881 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=221, routed)         3.558   797.439    cam_top_inst_r/sccb_if_inst/cam_reset_OBUF
    SLICE_X3Y48          LUT3 (Prop_lut3_I2_O)        0.124   797.563 r  cam_top_inst_r/sccb_if_inst/clk_div_cnt[9]_i_1__0/O
                         net (fo=18, routed)          2.281   799.844    cam_top_inst_r/sccb_if_inst/clk_div_cnt[9]_i_1__0_n_0
    SLICE_X0Y44          FDRE                                         r  cam_top_inst_r/sccb_if_inst/clk_div_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    792.000   792.000 r  
    H16                                               0.000   792.000 r  sysclk (IN)
                         net (fo=0)                   0.000   792.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380   793.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293   795.673    sysclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   795.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.659   797.424    cam_top_inst_r/sccb_if_inst/sysclk
    SLICE_X0Y44          FDRE                                         r  cam_top_inst_r/sccb_if_inst/clk_div_cnt_reg[8]/C
                         clock pessimism              0.000   797.424    
                         clock uncertainty           -0.414   797.010    
    SLICE_X0Y44          FDRE (Setup_fdre_C_R)       -0.524   796.486    cam_top_inst_r/sccb_if_inst/clk_div_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                        796.486    
                         arrival time                        -799.844    
  -------------------------------------------------------------------
                         slack                                 -3.358    

Slack (VIOLATED) :        -3.353ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            cam_top_inst_r/sccb_if_inst/clk_div_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.333ns  (sys_clk_pin rise@792.000ns - clk_out1_clk_wiz_0 rise@791.667ns)
  Data Path Delay:        6.414ns  (logic 0.580ns (9.043%)  route 5.834ns (90.957%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.666ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.424ns = ( 797.424 - 792.000 ) 
    Source Clock Delay      (SCD):    1.758ns = ( 793.425 - 791.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    791.667   791.667 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   791.667 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.806   793.473    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   789.680 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   791.569    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   791.670 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=4, routed)           1.755   793.425    xclk_OBUF
    SLICE_X13Y47         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDRE (Prop_fdre_C_Q)         0.456   793.881 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=221, routed)         3.558   797.439    cam_top_inst_r/sccb_if_inst/cam_reset_OBUF
    SLICE_X3Y48          LUT3 (Prop_lut3_I2_O)        0.124   797.563 r  cam_top_inst_r/sccb_if_inst/clk_div_cnt[9]_i_1__0/O
                         net (fo=18, routed)          2.276   799.839    cam_top_inst_r/sccb_if_inst/clk_div_cnt[9]_i_1__0_n_0
    SLICE_X0Y45          FDRE                                         r  cam_top_inst_r/sccb_if_inst/clk_div_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    792.000   792.000 r  
    H16                                               0.000   792.000 r  sysclk (IN)
                         net (fo=0)                   0.000   792.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380   793.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293   795.673    sysclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   795.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.659   797.424    cam_top_inst_r/sccb_if_inst/sysclk
    SLICE_X0Y45          FDRE                                         r  cam_top_inst_r/sccb_if_inst/clk_div_cnt_reg[5]/C
                         clock pessimism              0.000   797.424    
                         clock uncertainty           -0.414   797.010    
    SLICE_X0Y45          FDRE (Setup_fdre_C_R)       -0.524   796.486    cam_top_inst_r/sccb_if_inst/clk_div_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                        796.486    
                         arrival time                        -799.839    
  -------------------------------------------------------------------
                         slack                                 -3.353    

Slack (VIOLATED) :        -3.353ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            cam_top_inst_r/sccb_if_inst/clk_div_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.333ns  (sys_clk_pin rise@792.000ns - clk_out1_clk_wiz_0 rise@791.667ns)
  Data Path Delay:        6.414ns  (logic 0.580ns (9.043%)  route 5.834ns (90.957%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.666ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.424ns = ( 797.424 - 792.000 ) 
    Source Clock Delay      (SCD):    1.758ns = ( 793.425 - 791.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    791.667   791.667 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   791.667 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.806   793.473    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   789.680 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   791.569    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   791.670 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=4, routed)           1.755   793.425    xclk_OBUF
    SLICE_X13Y47         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDRE (Prop_fdre_C_Q)         0.456   793.881 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=221, routed)         3.558   797.439    cam_top_inst_r/sccb_if_inst/cam_reset_OBUF
    SLICE_X3Y48          LUT3 (Prop_lut3_I2_O)        0.124   797.563 r  cam_top_inst_r/sccb_if_inst/clk_div_cnt[9]_i_1__0/O
                         net (fo=18, routed)          2.276   799.839    cam_top_inst_r/sccb_if_inst/clk_div_cnt[9]_i_1__0_n_0
    SLICE_X0Y45          FDRE                                         r  cam_top_inst_r/sccb_if_inst/clk_div_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    792.000   792.000 r  
    H16                                               0.000   792.000 r  sysclk (IN)
                         net (fo=0)                   0.000   792.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380   793.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293   795.673    sysclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   795.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.659   797.424    cam_top_inst_r/sccb_if_inst/sysclk
    SLICE_X0Y45          FDRE                                         r  cam_top_inst_r/sccb_if_inst/clk_div_cnt_reg[6]/C
                         clock pessimism              0.000   797.424    
                         clock uncertainty           -0.414   797.010    
    SLICE_X0Y45          FDRE (Setup_fdre_C_R)       -0.524   796.486    cam_top_inst_r/sccb_if_inst/clk_div_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                        796.486    
                         arrival time                        -799.839    
  -------------------------------------------------------------------
                         slack                                 -3.353    

Slack (VIOLATED) :        -3.353ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            cam_top_inst_r/sccb_if_inst/clk_div_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.333ns  (sys_clk_pin rise@792.000ns - clk_out1_clk_wiz_0 rise@791.667ns)
  Data Path Delay:        6.414ns  (logic 0.580ns (9.043%)  route 5.834ns (90.957%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.666ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.424ns = ( 797.424 - 792.000 ) 
    Source Clock Delay      (SCD):    1.758ns = ( 793.425 - 791.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    791.667   791.667 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   791.667 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.806   793.473    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   789.680 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   791.569    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   791.670 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=4, routed)           1.755   793.425    xclk_OBUF
    SLICE_X13Y47         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDRE (Prop_fdre_C_Q)         0.456   793.881 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=221, routed)         3.558   797.439    cam_top_inst_r/sccb_if_inst/cam_reset_OBUF
    SLICE_X3Y48          LUT3 (Prop_lut3_I2_O)        0.124   797.563 r  cam_top_inst_r/sccb_if_inst/clk_div_cnt[9]_i_1__0/O
                         net (fo=18, routed)          2.276   799.839    cam_top_inst_r/sccb_if_inst/clk_div_cnt[9]_i_1__0_n_0
    SLICE_X0Y45          FDRE                                         r  cam_top_inst_r/sccb_if_inst/clk_div_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    792.000   792.000 r  
    H16                                               0.000   792.000 r  sysclk (IN)
                         net (fo=0)                   0.000   792.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380   793.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293   795.673    sysclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   795.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.659   797.424    cam_top_inst_r/sccb_if_inst/sysclk
    SLICE_X0Y45          FDRE                                         r  cam_top_inst_r/sccb_if_inst/clk_div_cnt_reg[7]/C
                         clock pessimism              0.000   797.424    
                         clock uncertainty           -0.414   797.010    
    SLICE_X0Y45          FDRE (Setup_fdre_C_R)       -0.524   796.486    cam_top_inst_r/sccb_if_inst/clk_div_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                        796.486    
                         arrival time                        -799.839    
  -------------------------------------------------------------------
                         slack                                 -3.353    

Slack (VIOLATED) :        -3.352ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            testset_inst/fbr_inst/cnt_edge_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.333ns  (sys_clk_pin rise@792.000ns - clk_out1_clk_wiz_0 rise@791.667ns)
  Data Path Delay:        6.232ns  (logic 0.580ns (9.306%)  route 5.652ns (90.694%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.243ns = ( 797.243 - 792.000 ) 
    Source Clock Delay      (SCD):    1.758ns = ( 793.425 - 791.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    791.667   791.667 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   791.667 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.806   793.473    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   789.680 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   791.569    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   791.670 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=4, routed)           1.755   793.425    xclk_OBUF
    SLICE_X13Y47         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDRE (Prop_fdre_C_Q)         0.456   793.881 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=221, routed)         3.153   797.034    testset_inst/fbr_inst/n_rst
    SLICE_X28Y52         LUT1 (Prop_lut1_I0_O)        0.124   797.158 r  testset_inst/fbr_inst/inp_fbp_tmp_i_1/O
                         net (fo=46, routed)          2.499   799.657    testset_inst/fbr_inst/inp_fbp_tmp_i_1_n_0
    SLICE_X42Y56         FDRE                                         r  testset_inst/fbr_inst/cnt_edge_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    792.000   792.000 r  
    H16                                               0.000   792.000 r  sysclk (IN)
                         net (fo=0)                   0.000   792.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380   793.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293   795.673    sysclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   795.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.479   797.243    testset_inst/fbr_inst/clk
    SLICE_X42Y56         FDRE                                         r  testset_inst/fbr_inst/cnt_edge_reg_reg[7]/C
                         clock pessimism              0.000   797.243    
                         clock uncertainty           -0.414   796.829    
    SLICE_X42Y56         FDRE (Setup_fdre_C_R)       -0.524   796.305    testset_inst/fbr_inst/cnt_edge_reg_reg[7]
  -------------------------------------------------------------------
                         required time                        796.305    
                         arrival time                        -799.657    
  -------------------------------------------------------------------
                         slack                                 -3.352    

Slack (VIOLATED) :        -3.340ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            cam_top_inst_r/sccb_if_inst/req_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.333ns  (sys_clk_pin rise@792.000ns - clk_out1_clk_wiz_0 rise@791.667ns)
  Data Path Delay:        6.193ns  (logic 0.573ns (9.252%)  route 5.620ns (90.748%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.666ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.424ns = ( 797.424 - 792.000 ) 
    Source Clock Delay      (SCD):    1.758ns = ( 793.425 - 791.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    791.667   791.667 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   791.667 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.806   793.473    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   789.680 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   791.569    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   791.670 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=4, routed)           1.755   793.425    xclk_OBUF
    SLICE_X13Y47         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDRE (Prop_fdre_C_Q)         0.456   793.881 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=221, routed)         3.806   797.687    simple_lsd_inst_r/gau_0/stp_0/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/cam_reset_OBUF
    SLICE_X15Y47         LUT1 (Prop_lut1_I0_O)        0.117   797.804 r  simple_lsd_inst_r/gau_0/stp_0/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/wr_addr[9]_i_1__0/O
                         net (fo=378, routed)         1.814   799.618    cam_top_inst_r/sccb_if_inst/SS[0]
    SLICE_X6Y48          FDRE                                         r  cam_top_inst_r/sccb_if_inst/req_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    792.000   792.000 r  
    H16                                               0.000   792.000 r  sysclk (IN)
                         net (fo=0)                   0.000   792.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380   793.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293   795.673    sysclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   795.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.659   797.424    cam_top_inst_r/sccb_if_inst/sysclk
    SLICE_X6Y48          FDRE                                         r  cam_top_inst_r/sccb_if_inst/req_reg_reg[0]/C
                         clock pessimism              0.000   797.424    
                         clock uncertainty           -0.414   797.010    
    SLICE_X6Y48          FDRE (Setup_fdre_C_R)       -0.732   796.278    cam_top_inst_r/sccb_if_inst/req_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        796.278    
                         arrival time                        -799.618    
  -------------------------------------------------------------------
                         slack                                 -3.340    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            cam_top_inst_f/sccb_if_inst/clk_div_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.220ns  (logic 0.467ns (8.947%)  route 4.753ns (91.053%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.913ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.612     1.612    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.813 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.088    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=4, routed)           1.578     1.581    xclk_OBUF
    SLICE_X13Y47         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDRE (Prop_fdre_C_Q)         0.367     1.948 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=221, routed)         2.816     4.764    cam_top_inst_f/sccb_if_inst/cam_reset_OBUF
    SLICE_X5Y49          LUT3 (Prop_lut3_I2_O)        0.100     4.864 r  cam_top_inst_f/sccb_if_inst/clk_div_cnt[9]_i_1/O
                         net (fo=18, routed)          1.937     6.801    cam_top_inst_f/sccb_if_inst/clk_div_cnt[9]_i_1_n_0
    SLICE_X0Y48          FDRE                                         r  cam_top_inst_f/sccb_if_inst/clk_div_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.839     5.913    cam_top_inst_f/sccb_if_inst/sysclk
    SLICE_X0Y48          FDRE                                         r  cam_top_inst_f/sccb_if_inst/clk_div_cnt_reg[4]/C
                         clock pessimism              0.000     5.913    
                         clock uncertainty            0.414     6.326    
    SLICE_X0Y48          FDRE (Hold_fdre_C_R)         0.036     6.362    cam_top_inst_f/sccb_if_inst/clk_div_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -6.362    
                         arrival time                           6.801    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            cam_top_inst_f/sccb_if_inst/clk_div_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.220ns  (logic 0.467ns (8.947%)  route 4.753ns (91.053%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.913ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.612     1.612    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.813 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.088    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=4, routed)           1.578     1.581    xclk_OBUF
    SLICE_X13Y47         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDRE (Prop_fdre_C_Q)         0.367     1.948 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=221, routed)         2.816     4.764    cam_top_inst_f/sccb_if_inst/cam_reset_OBUF
    SLICE_X5Y49          LUT3 (Prop_lut3_I2_O)        0.100     4.864 r  cam_top_inst_f/sccb_if_inst/clk_div_cnt[9]_i_1/O
                         net (fo=18, routed)          1.937     6.801    cam_top_inst_f/sccb_if_inst/clk_div_cnt[9]_i_1_n_0
    SLICE_X0Y48          FDRE                                         r  cam_top_inst_f/sccb_if_inst/clk_div_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.839     5.913    cam_top_inst_f/sccb_if_inst/sysclk
    SLICE_X0Y48          FDRE                                         r  cam_top_inst_f/sccb_if_inst/clk_div_cnt_reg[9]/C
                         clock pessimism              0.000     5.913    
                         clock uncertainty            0.414     6.326    
    SLICE_X0Y48          FDRE (Hold_fdre_C_R)         0.036     6.362    cam_top_inst_f/sccb_if_inst/clk_div_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -6.362    
                         arrival time                           6.801    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            testset_inst/clock_gen/cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.971ns  (logic 0.467ns (9.395%)  route 4.504ns (90.605%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        4.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.718ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.612     1.612    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.813 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.088    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=4, routed)           1.578     1.581    xclk_OBUF
    SLICE_X13Y47         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDRE (Prop_fdre_C_Q)         0.367     1.948 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=221, routed)         2.228     4.176    testset_inst/pb_r/Parent/n_rst
    SLICE_X30Y47         LUT1 (Prop_lut1_I0_O)        0.100     4.276 r  testset_inst/pb_r/Parent/rpulse_i_1/O
                         net (fo=88, routed)          2.276     6.552    testset_inst/clock_gen/SR[0]
    SLICE_X47Y84         FDRE                                         r  testset_inst/clock_gen/cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.644     5.718    testset_inst/clock_gen/clk
    SLICE_X47Y84         FDRE                                         r  testset_inst/clock_gen/cnt_reg[10]/C
                         clock pessimism              0.000     5.718    
                         clock uncertainty            0.414     6.131    
    SLICE_X47Y84         FDRE (Hold_fdre_C_R)        -0.020     6.111    testset_inst/clock_gen/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -6.111    
                         arrival time                           6.552    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            testset_inst/clock_gen/cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.971ns  (logic 0.467ns (9.395%)  route 4.504ns (90.605%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        4.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.718ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.612     1.612    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.813 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.088    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=4, routed)           1.578     1.581    xclk_OBUF
    SLICE_X13Y47         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDRE (Prop_fdre_C_Q)         0.367     1.948 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=221, routed)         2.228     4.176    testset_inst/pb_r/Parent/n_rst
    SLICE_X30Y47         LUT1 (Prop_lut1_I0_O)        0.100     4.276 r  testset_inst/pb_r/Parent/rpulse_i_1/O
                         net (fo=88, routed)          2.276     6.552    testset_inst/clock_gen/SR[0]
    SLICE_X47Y84         FDRE                                         r  testset_inst/clock_gen/cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.644     5.718    testset_inst/clock_gen/clk
    SLICE_X47Y84         FDRE                                         r  testset_inst/clock_gen/cnt_reg[11]/C
                         clock pessimism              0.000     5.718    
                         clock uncertainty            0.414     6.131    
    SLICE_X47Y84         FDRE (Hold_fdre_C_R)        -0.020     6.111    testset_inst/clock_gen/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -6.111    
                         arrival time                           6.552    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            testset_inst/clock_gen/cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.971ns  (logic 0.467ns (9.395%)  route 4.504ns (90.605%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        4.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.718ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.612     1.612    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.813 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.088    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=4, routed)           1.578     1.581    xclk_OBUF
    SLICE_X13Y47         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDRE (Prop_fdre_C_Q)         0.367     1.948 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=221, routed)         2.228     4.176    testset_inst/pb_r/Parent/n_rst
    SLICE_X30Y47         LUT1 (Prop_lut1_I0_O)        0.100     4.276 r  testset_inst/pb_r/Parent/rpulse_i_1/O
                         net (fo=88, routed)          2.276     6.552    testset_inst/clock_gen/SR[0]
    SLICE_X47Y84         FDRE                                         r  testset_inst/clock_gen/cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.644     5.718    testset_inst/clock_gen/clk
    SLICE_X47Y84         FDRE                                         r  testset_inst/clock_gen/cnt_reg[8]/C
                         clock pessimism              0.000     5.718    
                         clock uncertainty            0.414     6.131    
    SLICE_X47Y84         FDRE (Hold_fdre_C_R)        -0.020     6.111    testset_inst/clock_gen/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -6.111    
                         arrival time                           6.552    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            testset_inst/clock_gen/cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.971ns  (logic 0.467ns (9.395%)  route 4.504ns (90.605%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        4.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.718ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.612     1.612    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.813 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.088    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=4, routed)           1.578     1.581    xclk_OBUF
    SLICE_X13Y47         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDRE (Prop_fdre_C_Q)         0.367     1.948 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=221, routed)         2.228     4.176    testset_inst/pb_r/Parent/n_rst
    SLICE_X30Y47         LUT1 (Prop_lut1_I0_O)        0.100     4.276 r  testset_inst/pb_r/Parent/rpulse_i_1/O
                         net (fo=88, routed)          2.276     6.552    testset_inst/clock_gen/SR[0]
    SLICE_X47Y84         FDRE                                         r  testset_inst/clock_gen/cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.644     5.718    testset_inst/clock_gen/clk
    SLICE_X47Y84         FDRE                                         r  testset_inst/clock_gen/cnt_reg[9]/C
                         clock pessimism              0.000     5.718    
                         clock uncertainty            0.414     6.131    
    SLICE_X47Y84         FDRE (Hold_fdre_C_R)        -0.020     6.111    testset_inst/clock_gen/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -6.111    
                         arrival time                           6.552    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            testset_inst/fbr_inst/cnt_edge_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.084ns  (logic 0.467ns (9.186%)  route 4.617ns (90.814%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        4.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.721ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.612     1.612    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.813 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.088    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=4, routed)           1.578     1.581    xclk_OBUF
    SLICE_X13Y47         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDRE (Prop_fdre_C_Q)         0.367     1.948 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=221, routed)         2.711     4.659    testset_inst/fbr_inst/n_rst
    SLICE_X28Y52         LUT1 (Prop_lut1_I0_O)        0.100     4.759 r  testset_inst/fbr_inst/inp_fbp_tmp_i_1/O
                         net (fo=46, routed)          1.906     6.665    testset_inst/fbr_inst/inp_fbp_tmp_i_1_n_0
    SLICE_X36Y64         FDRE                                         r  testset_inst/fbr_inst/cnt_edge_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.647     5.721    testset_inst/fbr_inst/clk
    SLICE_X36Y64         FDRE                                         r  testset_inst/fbr_inst/cnt_edge_reg_reg[3]/C
                         clock pessimism              0.000     5.721    
                         clock uncertainty            0.414     6.134    
    SLICE_X36Y64         FDRE (Hold_fdre_C_R)         0.036     6.170    testset_inst/fbr_inst/cnt_edge_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.170    
                         arrival time                           6.665    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            cam_top_inst_f/sccb_if_inst/clk_div_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.282ns  (logic 0.467ns (8.841%)  route 4.815ns (91.159%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.913ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.612     1.612    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.813 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.088    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=4, routed)           1.578     1.581    xclk_OBUF
    SLICE_X13Y47         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDRE (Prop_fdre_C_Q)         0.367     1.948 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=221, routed)         2.816     4.764    cam_top_inst_f/sccb_if_inst/cam_reset_OBUF
    SLICE_X5Y49          LUT3 (Prop_lut3_I2_O)        0.100     4.864 r  cam_top_inst_f/sccb_if_inst/clk_div_cnt[9]_i_1/O
                         net (fo=18, routed)          1.999     6.863    cam_top_inst_f/sccb_if_inst/clk_div_cnt[9]_i_1_n_0
    SLICE_X0Y49          FDRE                                         r  cam_top_inst_f/sccb_if_inst/clk_div_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.839     5.913    cam_top_inst_f/sccb_if_inst/sysclk
    SLICE_X0Y49          FDRE                                         r  cam_top_inst_f/sccb_if_inst/clk_div_cnt_reg[0]/C
                         clock pessimism              0.000     5.913    
                         clock uncertainty            0.414     6.326    
    SLICE_X0Y49          FDRE (Hold_fdre_C_R)         0.036     6.362    cam_top_inst_f/sccb_if_inst/clk_div_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.362    
                         arrival time                           6.863    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            cam_top_inst_f/sccb_if_inst/clk_div_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.282ns  (logic 0.467ns (8.841%)  route 4.815ns (91.159%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.913ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.612     1.612    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.813 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.088    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=4, routed)           1.578     1.581    xclk_OBUF
    SLICE_X13Y47         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDRE (Prop_fdre_C_Q)         0.367     1.948 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=221, routed)         2.816     4.764    cam_top_inst_f/sccb_if_inst/cam_reset_OBUF
    SLICE_X5Y49          LUT3 (Prop_lut3_I2_O)        0.100     4.864 r  cam_top_inst_f/sccb_if_inst/clk_div_cnt[9]_i_1/O
                         net (fo=18, routed)          1.999     6.863    cam_top_inst_f/sccb_if_inst/clk_div_cnt[9]_i_1_n_0
    SLICE_X0Y49          FDRE                                         r  cam_top_inst_f/sccb_if_inst/clk_div_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.839     5.913    cam_top_inst_f/sccb_if_inst/sysclk
    SLICE_X0Y49          FDRE                                         r  cam_top_inst_f/sccb_if_inst/clk_div_cnt_reg[1]/C
                         clock pessimism              0.000     5.913    
                         clock uncertainty            0.414     6.326    
    SLICE_X0Y49          FDRE (Hold_fdre_C_R)         0.036     6.362    cam_top_inst_f/sccb_if_inst/clk_div_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.362    
                         arrival time                           6.863    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            testset_inst/fbl_inst/clk_cnt_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.032ns  (logic 0.467ns (9.280%)  route 4.565ns (90.720%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        4.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.704ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.612     1.612    clk_wiz_0_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.813 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.088    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=4, routed)           1.578     1.581    xclk_OBUF
    SLICE_X13Y47         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDRE (Prop_fdre_C_Q)         0.367     1.948 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=221, routed)         2.999     4.947    testset_inst/fbl_inst/n_rst
    SLICE_X45Y63         LUT1 (Prop_lut1_I0_O)        0.100     5.047 r  testset_inst/fbl_inst/inp_fbp_tmp_i_1/O
                         net (fo=46, routed)          1.567     6.614    testset_inst/fbl_inst/inp_fbp_tmp_i_1_n_0
    SLICE_X49Y74         FDRE                                         r  testset_inst/fbl_inst/clk_cnt_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.630     5.704    testset_inst/fbl_inst/clk
    SLICE_X49Y74         FDRE                                         r  testset_inst/fbl_inst/clk_cnt_reg[14]/C
                         clock pessimism              0.000     5.704    
                         clock uncertainty            0.414     6.117    
    SLICE_X49Y74         FDRE (Hold_fdre_C_R)        -0.020     6.097    testset_inst/fbl_inst/clk_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -6.097    
                         arrival time                           6.614    
  -------------------------------------------------------------------
                         slack                                  0.516    





