
stmf411re_fw.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f550  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006c4  0800f6f0  0800f6f0  0001f6f0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800fdb4  0800fdb4  0002036c  2**0
                  CONTENTS
  4 .ARM          00000008  0800fdb4  0800fdb4  0001fdb4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800fdbc  0800fdbc  0002036c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800fdbc  0800fdbc  0001fdbc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800fdc0  0800fdc0  0001fdc0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000036c  20000000  0800fdc4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003428  2000036c  08010130  0002036c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20003794  08010130  00023794  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002036c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001c501  00000000  00000000  0002039c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000055d1  00000000  00000000  0003c89d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000018d0  00000000  00000000  00041e70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001658  00000000  00000000  00043740  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000205ca  00000000  00000000  00044d98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002a3c6  00000000  00000000  00065362  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00099e85  00000000  00000000  0008f728  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001295ad  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000077ac  00000000  00000000  00129600  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000036c 	.word	0x2000036c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800f6d8 	.word	0x0800f6d8

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000370 	.word	0x20000370
 80001dc:	0800f6d8 	.word	0x0800f6d8

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr

080001f4 <strlen>:
 80001f4:	4603      	mov	r3, r0
 80001f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001fa:	2a00      	cmp	r2, #0
 80001fc:	d1fb      	bne.n	80001f6 <strlen+0x2>
 80001fe:	1a18      	subs	r0, r3, r0
 8000200:	3801      	subs	r0, #1
 8000202:	4770      	bx	lr
	...

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2uiz>:
 8000b88:	004a      	lsls	r2, r1, #1
 8000b8a:	d211      	bcs.n	8000bb0 <__aeabi_d2uiz+0x28>
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b90:	d211      	bcs.n	8000bb6 <__aeabi_d2uiz+0x2e>
 8000b92:	d50d      	bpl.n	8000bb0 <__aeabi_d2uiz+0x28>
 8000b94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d40e      	bmi.n	8000bbc <__aeabi_d2uiz+0x34>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	fa23 f002 	lsr.w	r0, r3, r2
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bba:	d102      	bne.n	8000bc2 <__aeabi_d2uiz+0x3a>
 8000bbc:	f04f 30ff 	mov.w	r0, #4294967295
 8000bc0:	4770      	bx	lr
 8000bc2:	f04f 0000 	mov.w	r0, #0
 8000bc6:	4770      	bx	lr

08000bc8 <__aeabi_d2f>:
 8000bc8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bcc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bd0:	bf24      	itt	cs
 8000bd2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bd6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bda:	d90d      	bls.n	8000bf8 <__aeabi_d2f+0x30>
 8000bdc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000be0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000be4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000be8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bf0:	bf08      	it	eq
 8000bf2:	f020 0001 	biceq.w	r0, r0, #1
 8000bf6:	4770      	bx	lr
 8000bf8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bfc:	d121      	bne.n	8000c42 <__aeabi_d2f+0x7a>
 8000bfe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c02:	bfbc      	itt	lt
 8000c04:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c08:	4770      	bxlt	lr
 8000c0a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c12:	f1c2 0218 	rsb	r2, r2, #24
 8000c16:	f1c2 0c20 	rsb	ip, r2, #32
 8000c1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c22:	bf18      	it	ne
 8000c24:	f040 0001 	orrne.w	r0, r0, #1
 8000c28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c34:	ea40 000c 	orr.w	r0, r0, ip
 8000c38:	fa23 f302 	lsr.w	r3, r3, r2
 8000c3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c40:	e7cc      	b.n	8000bdc <__aeabi_d2f+0x14>
 8000c42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c46:	d107      	bne.n	8000c58 <__aeabi_d2f+0x90>
 8000c48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c4c:	bf1e      	ittt	ne
 8000c4e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c52:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c56:	4770      	bxne	lr
 8000c58:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c5c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c60:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c64:	4770      	bx	lr
 8000c66:	bf00      	nop

08000c68 <__aeabi_uldivmod>:
 8000c68:	b953      	cbnz	r3, 8000c80 <__aeabi_uldivmod+0x18>
 8000c6a:	b94a      	cbnz	r2, 8000c80 <__aeabi_uldivmod+0x18>
 8000c6c:	2900      	cmp	r1, #0
 8000c6e:	bf08      	it	eq
 8000c70:	2800      	cmpeq	r0, #0
 8000c72:	bf1c      	itt	ne
 8000c74:	f04f 31ff 	movne.w	r1, #4294967295
 8000c78:	f04f 30ff 	movne.w	r0, #4294967295
 8000c7c:	f000 b9aa 	b.w	8000fd4 <__aeabi_idiv0>
 8000c80:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c84:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c88:	f000 f83c 	bl	8000d04 <__udivmoddi4>
 8000c8c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c90:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c94:	b004      	add	sp, #16
 8000c96:	4770      	bx	lr

08000c98 <__aeabi_d2lz>:
 8000c98:	b538      	push	{r3, r4, r5, lr}
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	2300      	movs	r3, #0
 8000c9e:	4604      	mov	r4, r0
 8000ca0:	460d      	mov	r5, r1
 8000ca2:	f7ff ff33 	bl	8000b0c <__aeabi_dcmplt>
 8000ca6:	b928      	cbnz	r0, 8000cb4 <__aeabi_d2lz+0x1c>
 8000ca8:	4620      	mov	r0, r4
 8000caa:	4629      	mov	r1, r5
 8000cac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cb0:	f000 b80a 	b.w	8000cc8 <__aeabi_d2ulz>
 8000cb4:	4620      	mov	r0, r4
 8000cb6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cba:	f000 f805 	bl	8000cc8 <__aeabi_d2ulz>
 8000cbe:	4240      	negs	r0, r0
 8000cc0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cc4:	bd38      	pop	{r3, r4, r5, pc}
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_d2ulz>:
 8000cc8:	b5d0      	push	{r4, r6, r7, lr}
 8000cca:	4b0c      	ldr	r3, [pc, #48]	; (8000cfc <__aeabi_d2ulz+0x34>)
 8000ccc:	2200      	movs	r2, #0
 8000cce:	4606      	mov	r6, r0
 8000cd0:	460f      	mov	r7, r1
 8000cd2:	f7ff fca9 	bl	8000628 <__aeabi_dmul>
 8000cd6:	f7ff ff57 	bl	8000b88 <__aeabi_d2uiz>
 8000cda:	4604      	mov	r4, r0
 8000cdc:	f7ff fc2a 	bl	8000534 <__aeabi_ui2d>
 8000ce0:	4b07      	ldr	r3, [pc, #28]	; (8000d00 <__aeabi_d2ulz+0x38>)
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	f7ff fca0 	bl	8000628 <__aeabi_dmul>
 8000ce8:	4602      	mov	r2, r0
 8000cea:	460b      	mov	r3, r1
 8000cec:	4630      	mov	r0, r6
 8000cee:	4639      	mov	r1, r7
 8000cf0:	f7ff fae2 	bl	80002b8 <__aeabi_dsub>
 8000cf4:	f7ff ff48 	bl	8000b88 <__aeabi_d2uiz>
 8000cf8:	4621      	mov	r1, r4
 8000cfa:	bdd0      	pop	{r4, r6, r7, pc}
 8000cfc:	3df00000 	.word	0x3df00000
 8000d00:	41f00000 	.word	0x41f00000

08000d04 <__udivmoddi4>:
 8000d04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d08:	9d08      	ldr	r5, [sp, #32]
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	468e      	mov	lr, r1
 8000d0e:	2b00      	cmp	r3, #0
 8000d10:	d14d      	bne.n	8000dae <__udivmoddi4+0xaa>
 8000d12:	428a      	cmp	r2, r1
 8000d14:	4694      	mov	ip, r2
 8000d16:	d969      	bls.n	8000dec <__udivmoddi4+0xe8>
 8000d18:	fab2 f282 	clz	r2, r2
 8000d1c:	b152      	cbz	r2, 8000d34 <__udivmoddi4+0x30>
 8000d1e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d22:	f1c2 0120 	rsb	r1, r2, #32
 8000d26:	fa20 f101 	lsr.w	r1, r0, r1
 8000d2a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d2e:	ea41 0e03 	orr.w	lr, r1, r3
 8000d32:	4094      	lsls	r4, r2
 8000d34:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d38:	0c21      	lsrs	r1, r4, #16
 8000d3a:	fbbe f6f8 	udiv	r6, lr, r8
 8000d3e:	fa1f f78c 	uxth.w	r7, ip
 8000d42:	fb08 e316 	mls	r3, r8, r6, lr
 8000d46:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d4a:	fb06 f107 	mul.w	r1, r6, r7
 8000d4e:	4299      	cmp	r1, r3
 8000d50:	d90a      	bls.n	8000d68 <__udivmoddi4+0x64>
 8000d52:	eb1c 0303 	adds.w	r3, ip, r3
 8000d56:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d5a:	f080 811f 	bcs.w	8000f9c <__udivmoddi4+0x298>
 8000d5e:	4299      	cmp	r1, r3
 8000d60:	f240 811c 	bls.w	8000f9c <__udivmoddi4+0x298>
 8000d64:	3e02      	subs	r6, #2
 8000d66:	4463      	add	r3, ip
 8000d68:	1a5b      	subs	r3, r3, r1
 8000d6a:	b2a4      	uxth	r4, r4
 8000d6c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d70:	fb08 3310 	mls	r3, r8, r0, r3
 8000d74:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d78:	fb00 f707 	mul.w	r7, r0, r7
 8000d7c:	42a7      	cmp	r7, r4
 8000d7e:	d90a      	bls.n	8000d96 <__udivmoddi4+0x92>
 8000d80:	eb1c 0404 	adds.w	r4, ip, r4
 8000d84:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d88:	f080 810a 	bcs.w	8000fa0 <__udivmoddi4+0x29c>
 8000d8c:	42a7      	cmp	r7, r4
 8000d8e:	f240 8107 	bls.w	8000fa0 <__udivmoddi4+0x29c>
 8000d92:	4464      	add	r4, ip
 8000d94:	3802      	subs	r0, #2
 8000d96:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d9a:	1be4      	subs	r4, r4, r7
 8000d9c:	2600      	movs	r6, #0
 8000d9e:	b11d      	cbz	r5, 8000da8 <__udivmoddi4+0xa4>
 8000da0:	40d4      	lsrs	r4, r2
 8000da2:	2300      	movs	r3, #0
 8000da4:	e9c5 4300 	strd	r4, r3, [r5]
 8000da8:	4631      	mov	r1, r6
 8000daa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dae:	428b      	cmp	r3, r1
 8000db0:	d909      	bls.n	8000dc6 <__udivmoddi4+0xc2>
 8000db2:	2d00      	cmp	r5, #0
 8000db4:	f000 80ef 	beq.w	8000f96 <__udivmoddi4+0x292>
 8000db8:	2600      	movs	r6, #0
 8000dba:	e9c5 0100 	strd	r0, r1, [r5]
 8000dbe:	4630      	mov	r0, r6
 8000dc0:	4631      	mov	r1, r6
 8000dc2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dc6:	fab3 f683 	clz	r6, r3
 8000dca:	2e00      	cmp	r6, #0
 8000dcc:	d14a      	bne.n	8000e64 <__udivmoddi4+0x160>
 8000dce:	428b      	cmp	r3, r1
 8000dd0:	d302      	bcc.n	8000dd8 <__udivmoddi4+0xd4>
 8000dd2:	4282      	cmp	r2, r0
 8000dd4:	f200 80f9 	bhi.w	8000fca <__udivmoddi4+0x2c6>
 8000dd8:	1a84      	subs	r4, r0, r2
 8000dda:	eb61 0303 	sbc.w	r3, r1, r3
 8000dde:	2001      	movs	r0, #1
 8000de0:	469e      	mov	lr, r3
 8000de2:	2d00      	cmp	r5, #0
 8000de4:	d0e0      	beq.n	8000da8 <__udivmoddi4+0xa4>
 8000de6:	e9c5 4e00 	strd	r4, lr, [r5]
 8000dea:	e7dd      	b.n	8000da8 <__udivmoddi4+0xa4>
 8000dec:	b902      	cbnz	r2, 8000df0 <__udivmoddi4+0xec>
 8000dee:	deff      	udf	#255	; 0xff
 8000df0:	fab2 f282 	clz	r2, r2
 8000df4:	2a00      	cmp	r2, #0
 8000df6:	f040 8092 	bne.w	8000f1e <__udivmoddi4+0x21a>
 8000dfa:	eba1 010c 	sub.w	r1, r1, ip
 8000dfe:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e02:	fa1f fe8c 	uxth.w	lr, ip
 8000e06:	2601      	movs	r6, #1
 8000e08:	0c20      	lsrs	r0, r4, #16
 8000e0a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e0e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e12:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e16:	fb0e f003 	mul.w	r0, lr, r3
 8000e1a:	4288      	cmp	r0, r1
 8000e1c:	d908      	bls.n	8000e30 <__udivmoddi4+0x12c>
 8000e1e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e22:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e26:	d202      	bcs.n	8000e2e <__udivmoddi4+0x12a>
 8000e28:	4288      	cmp	r0, r1
 8000e2a:	f200 80cb 	bhi.w	8000fc4 <__udivmoddi4+0x2c0>
 8000e2e:	4643      	mov	r3, r8
 8000e30:	1a09      	subs	r1, r1, r0
 8000e32:	b2a4      	uxth	r4, r4
 8000e34:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e38:	fb07 1110 	mls	r1, r7, r0, r1
 8000e3c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e40:	fb0e fe00 	mul.w	lr, lr, r0
 8000e44:	45a6      	cmp	lr, r4
 8000e46:	d908      	bls.n	8000e5a <__udivmoddi4+0x156>
 8000e48:	eb1c 0404 	adds.w	r4, ip, r4
 8000e4c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e50:	d202      	bcs.n	8000e58 <__udivmoddi4+0x154>
 8000e52:	45a6      	cmp	lr, r4
 8000e54:	f200 80bb 	bhi.w	8000fce <__udivmoddi4+0x2ca>
 8000e58:	4608      	mov	r0, r1
 8000e5a:	eba4 040e 	sub.w	r4, r4, lr
 8000e5e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e62:	e79c      	b.n	8000d9e <__udivmoddi4+0x9a>
 8000e64:	f1c6 0720 	rsb	r7, r6, #32
 8000e68:	40b3      	lsls	r3, r6
 8000e6a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e6e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e72:	fa20 f407 	lsr.w	r4, r0, r7
 8000e76:	fa01 f306 	lsl.w	r3, r1, r6
 8000e7a:	431c      	orrs	r4, r3
 8000e7c:	40f9      	lsrs	r1, r7
 8000e7e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e82:	fa00 f306 	lsl.w	r3, r0, r6
 8000e86:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e8a:	0c20      	lsrs	r0, r4, #16
 8000e8c:	fa1f fe8c 	uxth.w	lr, ip
 8000e90:	fb09 1118 	mls	r1, r9, r8, r1
 8000e94:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e98:	fb08 f00e 	mul.w	r0, r8, lr
 8000e9c:	4288      	cmp	r0, r1
 8000e9e:	fa02 f206 	lsl.w	r2, r2, r6
 8000ea2:	d90b      	bls.n	8000ebc <__udivmoddi4+0x1b8>
 8000ea4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ea8:	f108 3aff 	add.w	sl, r8, #4294967295
 8000eac:	f080 8088 	bcs.w	8000fc0 <__udivmoddi4+0x2bc>
 8000eb0:	4288      	cmp	r0, r1
 8000eb2:	f240 8085 	bls.w	8000fc0 <__udivmoddi4+0x2bc>
 8000eb6:	f1a8 0802 	sub.w	r8, r8, #2
 8000eba:	4461      	add	r1, ip
 8000ebc:	1a09      	subs	r1, r1, r0
 8000ebe:	b2a4      	uxth	r4, r4
 8000ec0:	fbb1 f0f9 	udiv	r0, r1, r9
 8000ec4:	fb09 1110 	mls	r1, r9, r0, r1
 8000ec8:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000ecc:	fb00 fe0e 	mul.w	lr, r0, lr
 8000ed0:	458e      	cmp	lr, r1
 8000ed2:	d908      	bls.n	8000ee6 <__udivmoddi4+0x1e2>
 8000ed4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ed8:	f100 34ff 	add.w	r4, r0, #4294967295
 8000edc:	d26c      	bcs.n	8000fb8 <__udivmoddi4+0x2b4>
 8000ede:	458e      	cmp	lr, r1
 8000ee0:	d96a      	bls.n	8000fb8 <__udivmoddi4+0x2b4>
 8000ee2:	3802      	subs	r0, #2
 8000ee4:	4461      	add	r1, ip
 8000ee6:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000eea:	fba0 9402 	umull	r9, r4, r0, r2
 8000eee:	eba1 010e 	sub.w	r1, r1, lr
 8000ef2:	42a1      	cmp	r1, r4
 8000ef4:	46c8      	mov	r8, r9
 8000ef6:	46a6      	mov	lr, r4
 8000ef8:	d356      	bcc.n	8000fa8 <__udivmoddi4+0x2a4>
 8000efa:	d053      	beq.n	8000fa4 <__udivmoddi4+0x2a0>
 8000efc:	b15d      	cbz	r5, 8000f16 <__udivmoddi4+0x212>
 8000efe:	ebb3 0208 	subs.w	r2, r3, r8
 8000f02:	eb61 010e 	sbc.w	r1, r1, lr
 8000f06:	fa01 f707 	lsl.w	r7, r1, r7
 8000f0a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f0e:	40f1      	lsrs	r1, r6
 8000f10:	431f      	orrs	r7, r3
 8000f12:	e9c5 7100 	strd	r7, r1, [r5]
 8000f16:	2600      	movs	r6, #0
 8000f18:	4631      	mov	r1, r6
 8000f1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f1e:	f1c2 0320 	rsb	r3, r2, #32
 8000f22:	40d8      	lsrs	r0, r3
 8000f24:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f28:	fa21 f303 	lsr.w	r3, r1, r3
 8000f2c:	4091      	lsls	r1, r2
 8000f2e:	4301      	orrs	r1, r0
 8000f30:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f34:	fa1f fe8c 	uxth.w	lr, ip
 8000f38:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f3c:	fb07 3610 	mls	r6, r7, r0, r3
 8000f40:	0c0b      	lsrs	r3, r1, #16
 8000f42:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f46:	fb00 f60e 	mul.w	r6, r0, lr
 8000f4a:	429e      	cmp	r6, r3
 8000f4c:	fa04 f402 	lsl.w	r4, r4, r2
 8000f50:	d908      	bls.n	8000f64 <__udivmoddi4+0x260>
 8000f52:	eb1c 0303 	adds.w	r3, ip, r3
 8000f56:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f5a:	d22f      	bcs.n	8000fbc <__udivmoddi4+0x2b8>
 8000f5c:	429e      	cmp	r6, r3
 8000f5e:	d92d      	bls.n	8000fbc <__udivmoddi4+0x2b8>
 8000f60:	3802      	subs	r0, #2
 8000f62:	4463      	add	r3, ip
 8000f64:	1b9b      	subs	r3, r3, r6
 8000f66:	b289      	uxth	r1, r1
 8000f68:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f6c:	fb07 3316 	mls	r3, r7, r6, r3
 8000f70:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f74:	fb06 f30e 	mul.w	r3, r6, lr
 8000f78:	428b      	cmp	r3, r1
 8000f7a:	d908      	bls.n	8000f8e <__udivmoddi4+0x28a>
 8000f7c:	eb1c 0101 	adds.w	r1, ip, r1
 8000f80:	f106 38ff 	add.w	r8, r6, #4294967295
 8000f84:	d216      	bcs.n	8000fb4 <__udivmoddi4+0x2b0>
 8000f86:	428b      	cmp	r3, r1
 8000f88:	d914      	bls.n	8000fb4 <__udivmoddi4+0x2b0>
 8000f8a:	3e02      	subs	r6, #2
 8000f8c:	4461      	add	r1, ip
 8000f8e:	1ac9      	subs	r1, r1, r3
 8000f90:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f94:	e738      	b.n	8000e08 <__udivmoddi4+0x104>
 8000f96:	462e      	mov	r6, r5
 8000f98:	4628      	mov	r0, r5
 8000f9a:	e705      	b.n	8000da8 <__udivmoddi4+0xa4>
 8000f9c:	4606      	mov	r6, r0
 8000f9e:	e6e3      	b.n	8000d68 <__udivmoddi4+0x64>
 8000fa0:	4618      	mov	r0, r3
 8000fa2:	e6f8      	b.n	8000d96 <__udivmoddi4+0x92>
 8000fa4:	454b      	cmp	r3, r9
 8000fa6:	d2a9      	bcs.n	8000efc <__udivmoddi4+0x1f8>
 8000fa8:	ebb9 0802 	subs.w	r8, r9, r2
 8000fac:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000fb0:	3801      	subs	r0, #1
 8000fb2:	e7a3      	b.n	8000efc <__udivmoddi4+0x1f8>
 8000fb4:	4646      	mov	r6, r8
 8000fb6:	e7ea      	b.n	8000f8e <__udivmoddi4+0x28a>
 8000fb8:	4620      	mov	r0, r4
 8000fba:	e794      	b.n	8000ee6 <__udivmoddi4+0x1e2>
 8000fbc:	4640      	mov	r0, r8
 8000fbe:	e7d1      	b.n	8000f64 <__udivmoddi4+0x260>
 8000fc0:	46d0      	mov	r8, sl
 8000fc2:	e77b      	b.n	8000ebc <__udivmoddi4+0x1b8>
 8000fc4:	3b02      	subs	r3, #2
 8000fc6:	4461      	add	r1, ip
 8000fc8:	e732      	b.n	8000e30 <__udivmoddi4+0x12c>
 8000fca:	4630      	mov	r0, r6
 8000fcc:	e709      	b.n	8000de2 <__udivmoddi4+0xde>
 8000fce:	4464      	add	r4, ip
 8000fd0:	3802      	subs	r0, #2
 8000fd2:	e742      	b.n	8000e5a <__udivmoddi4+0x156>

08000fd4 <__aeabi_idiv0>:
 8000fd4:	4770      	bx	lr
 8000fd6:	bf00      	nop

08000fd8 <apInit>:
#include "qbuffer.h"

static void threadLed(void const *argument);

void apInit(void)
{
 8000fd8:	b5b0      	push	{r4, r5, r7, lr}
 8000fda:	b086      	sub	sp, #24
 8000fdc:	af00      	add	r7, sp, #0
	uartOpen(_DEF_UART1, 57600);
 8000fde:	f44f 4161 	mov.w	r1, #57600	; 0xe100
 8000fe2:	2000      	movs	r0, #0
 8000fe4:	f001 fc22 	bl	800282c <uartOpen>
	uartOpen(_DEF_UART2, 57600);
 8000fe8:	f44f 4161 	mov.w	r1, #57600	; 0xe100
 8000fec:	2001      	movs	r0, #1
 8000fee:	f001 fc1d 	bl	800282c <uartOpen>

	cliOpen(_DEF_UART1, 57600);
 8000ff2:	f44f 4161 	mov.w	r1, #57600	; 0xe100
 8000ff6:	2000      	movs	r0, #0
 8000ff8:	f000 fb2a 	bl	8001650 <cliOpen>
	osThreadDef(threadLed, threadLed, _HW_DEF_RTOS_THREAD_PRI_LED, 0, _HW_DEF_RTOS_THREAD_MEM_LED);
 8000ffc:	4b0c      	ldr	r3, [pc, #48]	; (8001030 <apInit+0x58>)
 8000ffe:	1d3c      	adds	r4, r7, #4
 8001000:	461d      	mov	r5, r3
 8001002:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001004:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001006:	682b      	ldr	r3, [r5, #0]
 8001008:	6023      	str	r3, [r4, #0]
	if(osThreadCreate(osThread(threadLed),NULL) != NULL)
 800100a:	1d3b      	adds	r3, r7, #4
 800100c:	2100      	movs	r1, #0
 800100e:	4618      	mov	r0, r3
 8001010:	f001 fe83 	bl	8002d1a <osThreadCreate>
 8001014:	4603      	mov	r3, r0
 8001016:	2b00      	cmp	r3, #0
 8001018:	d003      	beq.n	8001022 <apInit+0x4a>
	{
	  logPrintf("threadLed \t\t:OK \r\n");
 800101a:	4806      	ldr	r0, [pc, #24]	; (8001034 <apInit+0x5c>)
 800101c:	f00b f9c0 	bl	800c3a0 <puts>
	}
	else
	{
	  logPrintf("threadLed \t\t:FAIL \r\n");
	}
}
 8001020:	e002      	b.n	8001028 <apInit+0x50>
	  logPrintf("threadLed \t\t:FAIL \r\n");
 8001022:	4805      	ldr	r0, [pc, #20]	; (8001038 <apInit+0x60>)
 8001024:	f00b f9bc 	bl	800c3a0 <puts>
}
 8001028:	bf00      	nop
 800102a:	3718      	adds	r7, #24
 800102c:	46bd      	mov	sp, r7
 800102e:	bdb0      	pop	{r4, r5, r7, pc}
 8001030:	0800f724 	.word	0x0800f724
 8001034:	0800f6fc 	.word	0x0800f6fc
 8001038:	0800f710 	.word	0x0800f710

0800103c <apMain>:

void apMain(void)
{
 800103c:	b580      	push	{r7, lr}
 800103e:	af00      	add	r7, sp, #0
	while (1)
	{
		cliMain();
 8001040:	f000 fbca 	bl	80017d8 <cliMain>
		delay(1);
 8001044:	2001      	movs	r0, #1
 8001046:	f000 f845 	bl	80010d4 <delay>
		cliMain();
 800104a:	e7f9      	b.n	8001040 <apMain+0x4>

0800104c <threadLed>:
	}
}

static void threadLed(void const *argument)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	b082      	sub	sp, #8
 8001050:	af00      	add	r7, sp, #0
 8001052:	6078      	str	r0, [r7, #4]
  UNUSED(argument);
  while(1)
  {
    ledToggle(_DEF_LED1);
 8001054:	2000      	movs	r0, #0
 8001056:	f001 fabd 	bl	80025d4 <ledToggle>
    delay(500);
 800105a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800105e:	f000 f839 	bl	80010d4 <delay>
    ledToggle(_DEF_LED1);
 8001062:	e7f7      	b.n	8001054 <threadLed+0x8>

08001064 <bspInit>:
#include "uart.h"

void SystemClock_Config(void);

void bspInit(void)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	b084      	sub	sp, #16
 8001068:	af00      	add	r7, sp, #0
  HAL_Init();
 800106a:	f002 ffa5 	bl	8003fb8 <HAL_Init>
  SystemClock_Config();
 800106e:	f000 f85b 	bl	8001128 <SystemClock_Config>

  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001072:	2300      	movs	r3, #0
 8001074:	60fb      	str	r3, [r7, #12]
 8001076:	4b16      	ldr	r3, [pc, #88]	; (80010d0 <bspInit+0x6c>)
 8001078:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800107a:	4a15      	ldr	r2, [pc, #84]	; (80010d0 <bspInit+0x6c>)
 800107c:	f043 0304 	orr.w	r3, r3, #4
 8001080:	6313      	str	r3, [r2, #48]	; 0x30
 8001082:	4b13      	ldr	r3, [pc, #76]	; (80010d0 <bspInit+0x6c>)
 8001084:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001086:	f003 0304 	and.w	r3, r3, #4
 800108a:	60fb      	str	r3, [r7, #12]
 800108c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800108e:	2300      	movs	r3, #0
 8001090:	60bb      	str	r3, [r7, #8]
 8001092:	4b0f      	ldr	r3, [pc, #60]	; (80010d0 <bspInit+0x6c>)
 8001094:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001096:	4a0e      	ldr	r2, [pc, #56]	; (80010d0 <bspInit+0x6c>)
 8001098:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800109c:	6313      	str	r3, [r2, #48]	; 0x30
 800109e:	4b0c      	ldr	r3, [pc, #48]	; (80010d0 <bspInit+0x6c>)
 80010a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80010a6:	60bb      	str	r3, [r7, #8]
 80010a8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80010aa:	2300      	movs	r3, #0
 80010ac:	607b      	str	r3, [r7, #4]
 80010ae:	4b08      	ldr	r3, [pc, #32]	; (80010d0 <bspInit+0x6c>)
 80010b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010b2:	4a07      	ldr	r2, [pc, #28]	; (80010d0 <bspInit+0x6c>)
 80010b4:	f043 0301 	orr.w	r3, r3, #1
 80010b8:	6313      	str	r3, [r2, #48]	; 0x30
 80010ba:	4b05      	ldr	r3, [pc, #20]	; (80010d0 <bspInit+0x6c>)
 80010bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010be:	f003 0301 	and.w	r3, r3, #1
 80010c2:	607b      	str	r3, [r7, #4]
 80010c4:	687b      	ldr	r3, [r7, #4]

}
 80010c6:	bf00      	nop
 80010c8:	3710      	adds	r7, #16
 80010ca:	46bd      	mov	sp, r7
 80010cc:	bd80      	pop	{r7, pc}
 80010ce:	bf00      	nop
 80010d0:	40023800 	.word	0x40023800

080010d4 <delay>:
void delay(uint32_t ms)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b082      	sub	sp, #8
 80010d8:	af00      	add	r7, sp, #0
 80010da:	6078      	str	r0, [r7, #4]
#ifdef _USE_HW_RTOS
  if(xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 80010dc:	f002 fb46 	bl	800376c <xTaskGetSchedulerState>
 80010e0:	4603      	mov	r3, r0
 80010e2:	2b01      	cmp	r3, #1
 80010e4:	d003      	beq.n	80010ee <delay+0x1a>
  {
    osDelay(ms);
 80010e6:	6878      	ldr	r0, [r7, #4]
 80010e8:	f001 fe3e 	bl	8002d68 <osDelay>
    HAL_Delay(ms);
  }
#else
  HAL_Delay(ms);
#endif
}
 80010ec:	e002      	b.n	80010f4 <delay+0x20>
    HAL_Delay(ms);
 80010ee:	6878      	ldr	r0, [r7, #4]
 80010f0:	f002 ffd4 	bl	800409c <HAL_Delay>
}
 80010f4:	bf00      	nop
 80010f6:	3708      	adds	r7, #8
 80010f8:	46bd      	mov	sp, r7
 80010fa:	bd80      	pop	{r7, pc}

080010fc <millis>:
uint32_t millis(void)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 8001100:	f002 ffc0 	bl	8004084 <HAL_GetTick>
 8001104:	4603      	mov	r3, r0
}
 8001106:	4618      	mov	r0, r3
 8001108:	bd80      	pop	{r7, pc}

0800110a <__io_putchar>:

int __io_putchar(int ch)
{
 800110a:	b580      	push	{r7, lr}
 800110c:	b082      	sub	sp, #8
 800110e:	af00      	add	r7, sp, #0
 8001110:	6078      	str	r0, [r7, #4]
  uartWrite(_DEF_UART2, (uint8_t *)&ch, 1);
 8001112:	1d3b      	adds	r3, r7, #4
 8001114:	2201      	movs	r2, #1
 8001116:	4619      	mov	r1, r3
 8001118:	2001      	movs	r0, #1
 800111a:	f001 fc71 	bl	8002a00 <uartWrite>

  return 1;
 800111e:	2301      	movs	r3, #1
}
 8001120:	4618      	mov	r0, r3
 8001122:	3708      	adds	r7, #8
 8001124:	46bd      	mov	sp, r7
 8001126:	bd80      	pop	{r7, pc}

08001128 <SystemClock_Config>:


void SystemClock_Config(void)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	b094      	sub	sp, #80	; 0x50
 800112c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800112e:	f107 0320 	add.w	r3, r7, #32
 8001132:	2230      	movs	r2, #48	; 0x30
 8001134:	2100      	movs	r1, #0
 8001136:	4618      	mov	r0, r3
 8001138:	f00b f8bc 	bl	800c2b4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800113c:	f107 030c 	add.w	r3, r7, #12
 8001140:	2200      	movs	r2, #0
 8001142:	601a      	str	r2, [r3, #0]
 8001144:	605a      	str	r2, [r3, #4]
 8001146:	609a      	str	r2, [r3, #8]
 8001148:	60da      	str	r2, [r3, #12]
 800114a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800114c:	2300      	movs	r3, #0
 800114e:	60bb      	str	r3, [r7, #8]
 8001150:	4b28      	ldr	r3, [pc, #160]	; (80011f4 <SystemClock_Config+0xcc>)
 8001152:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001154:	4a27      	ldr	r2, [pc, #156]	; (80011f4 <SystemClock_Config+0xcc>)
 8001156:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800115a:	6413      	str	r3, [r2, #64]	; 0x40
 800115c:	4b25      	ldr	r3, [pc, #148]	; (80011f4 <SystemClock_Config+0xcc>)
 800115e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001160:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001164:	60bb      	str	r3, [r7, #8]
 8001166:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001168:	2300      	movs	r3, #0
 800116a:	607b      	str	r3, [r7, #4]
 800116c:	4b22      	ldr	r3, [pc, #136]	; (80011f8 <SystemClock_Config+0xd0>)
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	4a21      	ldr	r2, [pc, #132]	; (80011f8 <SystemClock_Config+0xd0>)
 8001172:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001176:	6013      	str	r3, [r2, #0]
 8001178:	4b1f      	ldr	r3, [pc, #124]	; (80011f8 <SystemClock_Config+0xd0>)
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001180:	607b      	str	r3, [r7, #4]
 8001182:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 8001184:	2305      	movs	r3, #5
 8001186:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001188:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800118c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800118e:	2301      	movs	r3, #1
 8001190:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001192:	2302      	movs	r3, #2
 8001194:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001196:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800119a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 800119c:	2319      	movs	r3, #25
 800119e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 80011a0:	23c0      	movs	r3, #192	; 0xc0
 80011a2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80011a4:	2302      	movs	r3, #2
 80011a6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80011a8:	2304      	movs	r3, #4
 80011aa:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011ac:	f107 0320 	add.w	r3, r7, #32
 80011b0:	4618      	mov	r0, r3
 80011b2:	f005 f959 	bl	8006468 <HAL_RCC_OscConfig>
 80011b6:	4603      	mov	r3, r0
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d001      	beq.n	80011c0 <SystemClock_Config+0x98>
  {
    Error_Handler();
 80011bc:	f000 f81e 	bl	80011fc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80011c0:	230f      	movs	r3, #15
 80011c2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80011c4:	2302      	movs	r3, #2
 80011c6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80011c8:	2300      	movs	r3, #0
 80011ca:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80011cc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80011d0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80011d2:	2300      	movs	r3, #0
 80011d4:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80011d6:	f107 030c 	add.w	r3, r7, #12
 80011da:	2103      	movs	r1, #3
 80011dc:	4618      	mov	r0, r3
 80011de:	f005 fbbb 	bl	8006958 <HAL_RCC_ClockConfig>
 80011e2:	4603      	mov	r3, r0
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d001      	beq.n	80011ec <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80011e8:	f000 f808 	bl	80011fc <Error_Handler>
  }
}
 80011ec:	bf00      	nop
 80011ee:	3750      	adds	r7, #80	; 0x50
 80011f0:	46bd      	mov	sp, r7
 80011f2:	bd80      	pop	{r7, pc}
 80011f4:	40023800 	.word	0x40023800
 80011f8:	40007000 	.word	0x40007000

080011fc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80011fc:	b480      	push	{r7}
 80011fe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001200:	b672      	cpsid	i
}
 8001202:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001204:	e7fe      	b.n	8001204 <Error_Handler+0x8>
	...

08001208 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001208:	b480      	push	{r7}
 800120a:	b083      	sub	sp, #12
 800120c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800120e:	2300      	movs	r3, #0
 8001210:	607b      	str	r3, [r7, #4]
 8001212:	4b10      	ldr	r3, [pc, #64]	; (8001254 <HAL_MspInit+0x4c>)
 8001214:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001216:	4a0f      	ldr	r2, [pc, #60]	; (8001254 <HAL_MspInit+0x4c>)
 8001218:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800121c:	6453      	str	r3, [r2, #68]	; 0x44
 800121e:	4b0d      	ldr	r3, [pc, #52]	; (8001254 <HAL_MspInit+0x4c>)
 8001220:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001222:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001226:	607b      	str	r3, [r7, #4]
 8001228:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800122a:	2300      	movs	r3, #0
 800122c:	603b      	str	r3, [r7, #0]
 800122e:	4b09      	ldr	r3, [pc, #36]	; (8001254 <HAL_MspInit+0x4c>)
 8001230:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001232:	4a08      	ldr	r2, [pc, #32]	; (8001254 <HAL_MspInit+0x4c>)
 8001234:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001238:	6413      	str	r3, [r2, #64]	; 0x40
 800123a:	4b06      	ldr	r3, [pc, #24]	; (8001254 <HAL_MspInit+0x4c>)
 800123c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800123e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001242:	603b      	str	r3, [r7, #0]
 8001244:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001246:	bf00      	nop
 8001248:	370c      	adds	r7, #12
 800124a:	46bd      	mov	sp, r7
 800124c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001250:	4770      	bx	lr
 8001252:	bf00      	nop
 8001254:	40023800 	.word	0x40023800

08001258 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001258:	b480      	push	{r7}
 800125a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800125c:	e7fe      	b.n	800125c <NMI_Handler+0x4>

0800125e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800125e:	b480      	push	{r7}
 8001260:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001262:	e7fe      	b.n	8001262 <HardFault_Handler+0x4>

08001264 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001264:	b480      	push	{r7}
 8001266:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001268:	e7fe      	b.n	8001268 <MemManage_Handler+0x4>

0800126a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800126a:	b480      	push	{r7}
 800126c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800126e:	e7fe      	b.n	800126e <BusFault_Handler+0x4>

08001270 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001270:	b480      	push	{r7}
 8001272:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001274:	e7fe      	b.n	8001274 <UsageFault_Handler+0x4>

08001276 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001276:	b480      	push	{r7}
 8001278:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800127a:	bf00      	nop
 800127c:	46bd      	mov	sp, r7
 800127e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001282:	4770      	bx	lr

08001284 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001288:	f002 fee8 	bl	800405c <HAL_IncTick>

  /* USER CODE BEGIN SysTick_IRQn 1 */
  osSystickHandler();
 800128c:	f001 fd80 	bl	8002d90 <osSystickHandler>
  /* USER CODE END SysTick_IRQn 1 */
}
 8001290:	bf00      	nop
 8001292:	bd80      	pop	{r7, pc}

08001294 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001298:	4802      	ldr	r0, [pc, #8]	; (80012a4 <USART1_IRQHandler+0x10>)
 800129a:	f006 f883 	bl	80073a4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800129e:	bf00      	nop
 80012a0:	bd80      	pop	{r7, pc}
 80012a2:	bf00      	nop
 80012a4:	20000754 	.word	0x20000754

080012a8 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 80012a8:	b580      	push	{r7, lr}
 80012aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 80012ac:	4802      	ldr	r0, [pc, #8]	; (80012b8 <DMA2_Stream2_IRQHandler+0x10>)
 80012ae:	f003 fa53 	bl	8004758 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 80012b2:	bf00      	nop
 80012b4:	bd80      	pop	{r7, pc}
 80012b6:	bf00      	nop
 80012b8:	20000798 	.word	0x20000798

080012bc <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80012bc:	b580      	push	{r7, lr}
 80012be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80012c0:	4802      	ldr	r0, [pc, #8]	; (80012cc <OTG_FS_IRQHandler+0x10>)
 80012c2:	f004 f89e 	bl	8005402 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80012c6:	bf00      	nop
 80012c8:	bd80      	pop	{r7, pc}
 80012ca:	bf00      	nop
 80012cc:	2000315c 	.word	0x2000315c

080012d0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80012d0:	b480      	push	{r7}
 80012d2:	af00      	add	r7, sp, #0
	return 1;
 80012d4:	2301      	movs	r3, #1
}
 80012d6:	4618      	mov	r0, r3
 80012d8:	46bd      	mov	sp, r7
 80012da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012de:	4770      	bx	lr

080012e0 <_kill>:

int _kill(int pid, int sig)
{
 80012e0:	b580      	push	{r7, lr}
 80012e2:	b082      	sub	sp, #8
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	6078      	str	r0, [r7, #4]
 80012e8:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80012ea:	f00a ffab 	bl	800c244 <__errno>
 80012ee:	4603      	mov	r3, r0
 80012f0:	2216      	movs	r2, #22
 80012f2:	601a      	str	r2, [r3, #0]
	return -1;
 80012f4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80012f8:	4618      	mov	r0, r3
 80012fa:	3708      	adds	r7, #8
 80012fc:	46bd      	mov	sp, r7
 80012fe:	bd80      	pop	{r7, pc}

08001300 <_exit>:

void _exit (int status)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	b082      	sub	sp, #8
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001308:	f04f 31ff 	mov.w	r1, #4294967295
 800130c:	6878      	ldr	r0, [r7, #4]
 800130e:	f7ff ffe7 	bl	80012e0 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001312:	e7fe      	b.n	8001312 <_exit+0x12>

08001314 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001314:	b580      	push	{r7, lr}
 8001316:	b086      	sub	sp, #24
 8001318:	af00      	add	r7, sp, #0
 800131a:	60f8      	str	r0, [r7, #12]
 800131c:	60b9      	str	r1, [r7, #8]
 800131e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001320:	2300      	movs	r3, #0
 8001322:	617b      	str	r3, [r7, #20]
 8001324:	e00a      	b.n	800133c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001326:	f3af 8000 	nop.w
 800132a:	4601      	mov	r1, r0
 800132c:	68bb      	ldr	r3, [r7, #8]
 800132e:	1c5a      	adds	r2, r3, #1
 8001330:	60ba      	str	r2, [r7, #8]
 8001332:	b2ca      	uxtb	r2, r1
 8001334:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001336:	697b      	ldr	r3, [r7, #20]
 8001338:	3301      	adds	r3, #1
 800133a:	617b      	str	r3, [r7, #20]
 800133c:	697a      	ldr	r2, [r7, #20]
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	429a      	cmp	r2, r3
 8001342:	dbf0      	blt.n	8001326 <_read+0x12>
	}

return len;
 8001344:	687b      	ldr	r3, [r7, #4]
}
 8001346:	4618      	mov	r0, r3
 8001348:	3718      	adds	r7, #24
 800134a:	46bd      	mov	sp, r7
 800134c:	bd80      	pop	{r7, pc}

0800134e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800134e:	b580      	push	{r7, lr}
 8001350:	b086      	sub	sp, #24
 8001352:	af00      	add	r7, sp, #0
 8001354:	60f8      	str	r0, [r7, #12]
 8001356:	60b9      	str	r1, [r7, #8]
 8001358:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800135a:	2300      	movs	r3, #0
 800135c:	617b      	str	r3, [r7, #20]
 800135e:	e009      	b.n	8001374 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001360:	68bb      	ldr	r3, [r7, #8]
 8001362:	1c5a      	adds	r2, r3, #1
 8001364:	60ba      	str	r2, [r7, #8]
 8001366:	781b      	ldrb	r3, [r3, #0]
 8001368:	4618      	mov	r0, r3
 800136a:	f7ff fece 	bl	800110a <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800136e:	697b      	ldr	r3, [r7, #20]
 8001370:	3301      	adds	r3, #1
 8001372:	617b      	str	r3, [r7, #20]
 8001374:	697a      	ldr	r2, [r7, #20]
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	429a      	cmp	r2, r3
 800137a:	dbf1      	blt.n	8001360 <_write+0x12>
	}
	return len;
 800137c:	687b      	ldr	r3, [r7, #4]
}
 800137e:	4618      	mov	r0, r3
 8001380:	3718      	adds	r7, #24
 8001382:	46bd      	mov	sp, r7
 8001384:	bd80      	pop	{r7, pc}

08001386 <_close>:

int _close(int file)
{
 8001386:	b480      	push	{r7}
 8001388:	b083      	sub	sp, #12
 800138a:	af00      	add	r7, sp, #0
 800138c:	6078      	str	r0, [r7, #4]
	return -1;
 800138e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001392:	4618      	mov	r0, r3
 8001394:	370c      	adds	r7, #12
 8001396:	46bd      	mov	sp, r7
 8001398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800139c:	4770      	bx	lr

0800139e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800139e:	b480      	push	{r7}
 80013a0:	b083      	sub	sp, #12
 80013a2:	af00      	add	r7, sp, #0
 80013a4:	6078      	str	r0, [r7, #4]
 80013a6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80013a8:	683b      	ldr	r3, [r7, #0]
 80013aa:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80013ae:	605a      	str	r2, [r3, #4]
	return 0;
 80013b0:	2300      	movs	r3, #0
}
 80013b2:	4618      	mov	r0, r3
 80013b4:	370c      	adds	r7, #12
 80013b6:	46bd      	mov	sp, r7
 80013b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013bc:	4770      	bx	lr

080013be <_isatty>:

int _isatty(int file)
{
 80013be:	b480      	push	{r7}
 80013c0:	b083      	sub	sp, #12
 80013c2:	af00      	add	r7, sp, #0
 80013c4:	6078      	str	r0, [r7, #4]
	return 1;
 80013c6:	2301      	movs	r3, #1
}
 80013c8:	4618      	mov	r0, r3
 80013ca:	370c      	adds	r7, #12
 80013cc:	46bd      	mov	sp, r7
 80013ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d2:	4770      	bx	lr

080013d4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80013d4:	b480      	push	{r7}
 80013d6:	b085      	sub	sp, #20
 80013d8:	af00      	add	r7, sp, #0
 80013da:	60f8      	str	r0, [r7, #12]
 80013dc:	60b9      	str	r1, [r7, #8]
 80013de:	607a      	str	r2, [r7, #4]
	return 0;
 80013e0:	2300      	movs	r3, #0
}
 80013e2:	4618      	mov	r0, r3
 80013e4:	3714      	adds	r7, #20
 80013e6:	46bd      	mov	sp, r7
 80013e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ec:	4770      	bx	lr
	...

080013f0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b086      	sub	sp, #24
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80013f8:	4a14      	ldr	r2, [pc, #80]	; (800144c <_sbrk+0x5c>)
 80013fa:	4b15      	ldr	r3, [pc, #84]	; (8001450 <_sbrk+0x60>)
 80013fc:	1ad3      	subs	r3, r2, r3
 80013fe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001400:	697b      	ldr	r3, [r7, #20]
 8001402:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001404:	4b13      	ldr	r3, [pc, #76]	; (8001454 <_sbrk+0x64>)
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	2b00      	cmp	r3, #0
 800140a:	d102      	bne.n	8001412 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800140c:	4b11      	ldr	r3, [pc, #68]	; (8001454 <_sbrk+0x64>)
 800140e:	4a12      	ldr	r2, [pc, #72]	; (8001458 <_sbrk+0x68>)
 8001410:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001412:	4b10      	ldr	r3, [pc, #64]	; (8001454 <_sbrk+0x64>)
 8001414:	681a      	ldr	r2, [r3, #0]
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	4413      	add	r3, r2
 800141a:	693a      	ldr	r2, [r7, #16]
 800141c:	429a      	cmp	r2, r3
 800141e:	d207      	bcs.n	8001430 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001420:	f00a ff10 	bl	800c244 <__errno>
 8001424:	4603      	mov	r3, r0
 8001426:	220c      	movs	r2, #12
 8001428:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800142a:	f04f 33ff 	mov.w	r3, #4294967295
 800142e:	e009      	b.n	8001444 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001430:	4b08      	ldr	r3, [pc, #32]	; (8001454 <_sbrk+0x64>)
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001436:	4b07      	ldr	r3, [pc, #28]	; (8001454 <_sbrk+0x64>)
 8001438:	681a      	ldr	r2, [r3, #0]
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	4413      	add	r3, r2
 800143e:	4a05      	ldr	r2, [pc, #20]	; (8001454 <_sbrk+0x64>)
 8001440:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001442:	68fb      	ldr	r3, [r7, #12]
}
 8001444:	4618      	mov	r0, r3
 8001446:	3718      	adds	r7, #24
 8001448:	46bd      	mov	sp, r7
 800144a:	bd80      	pop	{r7, pc}
 800144c:	20020000 	.word	0x20020000
 8001450:	00000400 	.word	0x00000400
 8001454:	20000388 	.word	0x20000388
 8001458:	20003798 	.word	0x20003798

0800145c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800145c:	b480      	push	{r7}
 800145e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001460:	4b06      	ldr	r3, [pc, #24]	; (800147c <SystemInit+0x20>)
 8001462:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001466:	4a05      	ldr	r2, [pc, #20]	; (800147c <SystemInit+0x20>)
 8001468:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800146c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001470:	bf00      	nop
 8001472:	46bd      	mov	sp, r7
 8001474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001478:	4770      	bx	lr
 800147a:	bf00      	nop
 800147c:	e000ed00 	.word	0xe000ed00

08001480 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001480:	f8df d034 	ldr.w	sp, [pc, #52]	; 80014b8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001484:	480d      	ldr	r0, [pc, #52]	; (80014bc <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001486:	490e      	ldr	r1, [pc, #56]	; (80014c0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001488:	4a0e      	ldr	r2, [pc, #56]	; (80014c4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800148a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800148c:	e002      	b.n	8001494 <LoopCopyDataInit>

0800148e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800148e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001490:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001492:	3304      	adds	r3, #4

08001494 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001494:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001496:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001498:	d3f9      	bcc.n	800148e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800149a:	4a0b      	ldr	r2, [pc, #44]	; (80014c8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800149c:	4c0b      	ldr	r4, [pc, #44]	; (80014cc <LoopFillZerobss+0x26>)
  movs r3, #0
 800149e:	2300      	movs	r3, #0
  b LoopFillZerobss
 80014a0:	e001      	b.n	80014a6 <LoopFillZerobss>

080014a2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80014a2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80014a4:	3204      	adds	r2, #4

080014a6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80014a6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80014a8:	d3fb      	bcc.n	80014a2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80014aa:	f7ff ffd7 	bl	800145c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80014ae:	f00a fecf 	bl	800c250 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80014b2:	f00a fe91 	bl	800c1d8 <main>
  bx  lr    
 80014b6:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80014b8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80014bc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80014c0:	2000036c 	.word	0x2000036c
  ldr r2, =_sidata
 80014c4:	0800fdc4 	.word	0x0800fdc4
  ldr r2, =_sbss
 80014c8:	2000036c 	.word	0x2000036c
  ldr r4, =_ebss
 80014cc:	20003794 	.word	0x20003794

080014d0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80014d0:	e7fe      	b.n	80014d0 <ADC_IRQHandler>

080014d2 <qbufferCreate>:
{

}

bool qbufferCreate(qbuffer_t *p_node, uint8_t *p_buf, uint32_t length)
{
 80014d2:	b480      	push	{r7}
 80014d4:	b087      	sub	sp, #28
 80014d6:	af00      	add	r7, sp, #0
 80014d8:	60f8      	str	r0, [r7, #12]
 80014da:	60b9      	str	r1, [r7, #8]
 80014dc:	607a      	str	r2, [r7, #4]
	/*Making buffer is index initializing */
	bool ret = true;
 80014de:	2301      	movs	r3, #1
 80014e0:	75fb      	strb	r3, [r7, #23]

	p_node->in 		= 0;
 80014e2:	68fb      	ldr	r3, [r7, #12]
 80014e4:	2200      	movs	r2, #0
 80014e6:	601a      	str	r2, [r3, #0]
	p_node->out	  = 0;
 80014e8:	68fb      	ldr	r3, [r7, #12]
 80014ea:	2200      	movs	r2, #0
 80014ec:	605a      	str	r2, [r3, #4]
	p_node->len   = length;
 80014ee:	68fb      	ldr	r3, [r7, #12]
 80014f0:	687a      	ldr	r2, [r7, #4]
 80014f2:	609a      	str	r2, [r3, #8]
	p_node->p_buf = p_buf;
 80014f4:	68fb      	ldr	r3, [r7, #12]
 80014f6:	68ba      	ldr	r2, [r7, #8]
 80014f8:	60da      	str	r2, [r3, #12]

	return ret;
 80014fa:	7dfb      	ldrb	r3, [r7, #23]
}
 80014fc:	4618      	mov	r0, r3
 80014fe:	371c      	adds	r7, #28
 8001500:	46bd      	mov	sp, r7
 8001502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001506:	4770      	bx	lr

08001508 <qbufferRead>:
	return ret;
}

/* Read qbuffer and input to p_data. */
bool qbufferRead(qbuffer_t *p_node, uint8_t *p_data, uint32_t length)
{
 8001508:	b480      	push	{r7}
 800150a:	b087      	sub	sp, #28
 800150c:	af00      	add	r7, sp, #0
 800150e:	60f8      	str	r0, [r7, #12]
 8001510:	60b9      	str	r1, [r7, #8]
 8001512:	607a      	str	r2, [r7, #4]
	bool ret = true;
 8001514:	2301      	movs	r3, #1
 8001516:	75fb      	strb	r3, [r7, #23]
	for(int i = 0; i < length; i++)
 8001518:	2300      	movs	r3, #0
 800151a:	613b      	str	r3, [r7, #16]
 800151c:	e026      	b.n	800156c <qbufferRead+0x64>
	{
		if(p_node->p_buf != NULL)
 800151e:	68fb      	ldr	r3, [r7, #12]
 8001520:	68db      	ldr	r3, [r3, #12]
 8001522:	2b00      	cmp	r3, #0
 8001524:	d009      	beq.n	800153a <qbufferRead+0x32>
		{
			p_data[i] = p_node->p_buf[p_node->out];
 8001526:	68fb      	ldr	r3, [r7, #12]
 8001528:	68da      	ldr	r2, [r3, #12]
 800152a:	68fb      	ldr	r3, [r7, #12]
 800152c:	685b      	ldr	r3, [r3, #4]
 800152e:	441a      	add	r2, r3
 8001530:	693b      	ldr	r3, [r7, #16]
 8001532:	68b9      	ldr	r1, [r7, #8]
 8001534:	440b      	add	r3, r1
 8001536:	7812      	ldrb	r2, [r2, #0]
 8001538:	701a      	strb	r2, [r3, #0]
		}
		if(p_node->out != p_node->in)
 800153a:	68fb      	ldr	r3, [r7, #12]
 800153c:	685a      	ldr	r2, [r3, #4]
 800153e:	68fb      	ldr	r3, [r7, #12]
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	429a      	cmp	r2, r3
 8001544:	d00c      	beq.n	8001560 <qbufferRead+0x58>
		{
			/* index update */
			p_node->out = (p_node->out + 1) % p_node->len;
 8001546:	68fb      	ldr	r3, [r7, #12]
 8001548:	685b      	ldr	r3, [r3, #4]
 800154a:	3301      	adds	r3, #1
 800154c:	68fa      	ldr	r2, [r7, #12]
 800154e:	6892      	ldr	r2, [r2, #8]
 8001550:	fbb3 f1f2 	udiv	r1, r3, r2
 8001554:	fb01 f202 	mul.w	r2, r1, r2
 8001558:	1a9a      	subs	r2, r3, r2
 800155a:	68fb      	ldr	r3, [r7, #12]
 800155c:	605a      	str	r2, [r3, #4]
 800155e:	e002      	b.n	8001566 <qbufferRead+0x5e>
		}
		else /*when in idx = out idx*/
		{
			ret = false;
 8001560:	2300      	movs	r3, #0
 8001562:	75fb      	strb	r3, [r7, #23]
			break;
 8001564:	e006      	b.n	8001574 <qbufferRead+0x6c>
	for(int i = 0; i < length; i++)
 8001566:	693b      	ldr	r3, [r7, #16]
 8001568:	3301      	adds	r3, #1
 800156a:	613b      	str	r3, [r7, #16]
 800156c:	693b      	ldr	r3, [r7, #16]
 800156e:	687a      	ldr	r2, [r7, #4]
 8001570:	429a      	cmp	r2, r3
 8001572:	d8d4      	bhi.n	800151e <qbufferRead+0x16>
		}
	}
	return ret;
 8001574:	7dfb      	ldrb	r3, [r7, #23]
}
 8001576:	4618      	mov	r0, r3
 8001578:	371c      	adds	r7, #28
 800157a:	46bd      	mov	sp, r7
 800157c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001580:	4770      	bx	lr

08001582 <qbufferAvailable>:

/*transmit struct pointer, receive current buffer's data number*/
uint32_t qbufferAvailable(qbuffer_t *p_node)
{
 8001582:	b480      	push	{r7}
 8001584:	b085      	sub	sp, #20
 8001586:	af00      	add	r7, sp, #0
 8001588:	6078      	str	r0, [r7, #4]
	uint32_t ret;

	ret = (p_node->len + p_node->in - p_node->out) % p_node->len;
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	689a      	ldr	r2, [r3, #8]
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	441a      	add	r2, r3
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	685b      	ldr	r3, [r3, #4]
 8001598:	1ad3      	subs	r3, r2, r3
 800159a:	687a      	ldr	r2, [r7, #4]
 800159c:	6892      	ldr	r2, [r2, #8]
 800159e:	fbb3 f1f2 	udiv	r1, r3, r2
 80015a2:	fb01 f202 	mul.w	r2, r1, r2
 80015a6:	1a9b      	subs	r3, r3, r2
 80015a8:	60fb      	str	r3, [r7, #12]

	return ret;
 80015aa:	68fb      	ldr	r3, [r7, #12]
}
 80015ac:	4618      	mov	r0, r3
 80015ae:	3714      	adds	r7, #20
 80015b0:	46bd      	mov	sp, r7
 80015b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b6:	4770      	bx	lr

080015b8 <cliInit>:
void cliShowList(cli_args_t *args);
void cliMemoryDump(cli_args_t *args);


bool cliInit(void)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	af00      	add	r7, sp, #0
  cli_node.is_open = false;
 80015bc:	4b1b      	ldr	r3, [pc, #108]	; (800162c <cliInit+0x74>)
 80015be:	2200      	movs	r2, #0
 80015c0:	721a      	strb	r2, [r3, #8]
  cli_node.is_log  = false;
 80015c2:	4b1a      	ldr	r3, [pc, #104]	; (800162c <cliInit+0x74>)
 80015c4:	2200      	movs	r2, #0
 80015c6:	725a      	strb	r2, [r3, #9]
  cli_node.state   = CLI_RX_IDLE;
 80015c8:	4b18      	ldr	r3, [pc, #96]	; (800162c <cliInit+0x74>)
 80015ca:	2200      	movs	r2, #0
 80015cc:	741a      	strb	r2, [r3, #16]

  cli_node.hist_line_i     = 0;
 80015ce:	4b17      	ldr	r3, [pc, #92]	; (800162c <cliInit+0x74>)
 80015d0:	2200      	movs	r2, #0
 80015d2:	f883 2195 	strb.w	r2, [r3, #405]	; 0x195
  cli_node.hist_line_last  = 0;
 80015d6:	4b15      	ldr	r3, [pc, #84]	; (800162c <cliInit+0x74>)
 80015d8:	2200      	movs	r2, #0
 80015da:	f883 2196 	strb.w	r2, [r3, #406]	; 0x196
  cli_node.hist_line_count = 0;
 80015de:	4b13      	ldr	r3, [pc, #76]	; (800162c <cliInit+0x74>)
 80015e0:	2200      	movs	r2, #0
 80015e2:	f883 2197 	strb.w	r2, [r3, #407]	; 0x197
  cli_node.hist_line_new   = false;
 80015e6:	4b11      	ldr	r3, [pc, #68]	; (800162c <cliInit+0x74>)
 80015e8:	2200      	movs	r2, #0
 80015ea:	f883 2194 	strb.w	r2, [r3, #404]	; 0x194

  cli_node.cmd_args.getData  = cliArgsGetData;
 80015ee:	4b0f      	ldr	r3, [pc, #60]	; (800162c <cliInit+0x74>)
 80015f0:	4a0f      	ldr	r2, [pc, #60]	; (8001630 <cliInit+0x78>)
 80015f2:	f8c3 2394 	str.w	r2, [r3, #916]	; 0x394
  cli_node.cmd_args.getFloat = cliArgsGetFloat;
 80015f6:	4b0d      	ldr	r3, [pc, #52]	; (800162c <cliInit+0x74>)
 80015f8:	4a0e      	ldr	r2, [pc, #56]	; (8001634 <cliInit+0x7c>)
 80015fa:	f8c3 2398 	str.w	r2, [r3, #920]	; 0x398
  cli_node.cmd_args.getStr   = cliArgsGetStr;
 80015fe:	4b0b      	ldr	r3, [pc, #44]	; (800162c <cliInit+0x74>)
 8001600:	4a0d      	ldr	r2, [pc, #52]	; (8001638 <cliInit+0x80>)
 8001602:	f8c3 239c 	str.w	r2, [r3, #924]	; 0x39c
  cli_node.cmd_args.isStr    = cliArgsIsStr;
 8001606:	4b09      	ldr	r3, [pc, #36]	; (800162c <cliInit+0x74>)
 8001608:	4a0c      	ldr	r2, [pc, #48]	; (800163c <cliInit+0x84>)
 800160a:	f8c3 23a0 	str.w	r2, [r3, #928]	; 0x3a0

  cliLineClean(&cli_node);
 800160e:	4807      	ldr	r0, [pc, #28]	; (800162c <cliInit+0x74>)
 8001610:	f000 fb76 	bl	8001d00 <cliLineClean>


  cliAdd("help", cliShowList);
 8001614:	490a      	ldr	r1, [pc, #40]	; (8001640 <cliInit+0x88>)
 8001616:	480b      	ldr	r0, [pc, #44]	; (8001644 <cliInit+0x8c>)
 8001618:	f000 fe30 	bl	800227c <cliAdd>
  cliAdd("md"  , cliMemoryDump);
 800161c:	490a      	ldr	r1, [pc, #40]	; (8001648 <cliInit+0x90>)
 800161e:	480b      	ldr	r0, [pc, #44]	; (800164c <cliInit+0x94>)
 8001620:	f000 fe2c 	bl	800227c <cliAdd>

  return true;
 8001624:	2301      	movs	r3, #1
}
 8001626:	4618      	mov	r0, r3
 8001628:	bd80      	pop	{r7, pc}
 800162a:	bf00      	nop
 800162c:	2000038c 	.word	0x2000038c
 8001630:	0800210d 	.word	0x0800210d
 8001634:	0800215d 	.word	0x0800215d
 8001638:	080021b5 	.word	0x080021b5
 800163c:	080021fd 	.word	0x080021fd
 8001640:	08002311 	.word	0x08002311
 8001644:	0800f738 	.word	0x0800f738
 8001648:	08002381 	.word	0x08002381
 800164c:	0800f740 	.word	0x0800f740

08001650 <cliOpen>:

bool cliOpen(uint8_t ch, uint32_t baud)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	b082      	sub	sp, #8
 8001654:	af00      	add	r7, sp, #0
 8001656:	4603      	mov	r3, r0
 8001658:	6039      	str	r1, [r7, #0]
 800165a:	71fb      	strb	r3, [r7, #7]
  cli_node.ch = ch;
 800165c:	4a0c      	ldr	r2, [pc, #48]	; (8001690 <cliOpen+0x40>)
 800165e:	79fb      	ldrb	r3, [r7, #7]
 8001660:	7013      	strb	r3, [r2, #0]
  cli_node.baud = baud;
 8001662:	4a0b      	ldr	r2, [pc, #44]	; (8001690 <cliOpen+0x40>)
 8001664:	683b      	ldr	r3, [r7, #0]
 8001666:	6053      	str	r3, [r2, #4]

  cli_node.is_open = uartOpen(ch, baud);
 8001668:	79fb      	ldrb	r3, [r7, #7]
 800166a:	6839      	ldr	r1, [r7, #0]
 800166c:	4618      	mov	r0, r3
 800166e:	f001 f8dd 	bl	800282c <uartOpen>
 8001672:	4603      	mov	r3, r0
 8001674:	2b00      	cmp	r3, #0
 8001676:	bf14      	ite	ne
 8001678:	2301      	movne	r3, #1
 800167a:	2300      	moveq	r3, #0
 800167c:	b2da      	uxtb	r2, r3
 800167e:	4b04      	ldr	r3, [pc, #16]	; (8001690 <cliOpen+0x40>)
 8001680:	721a      	strb	r2, [r3, #8]

  return cli_node.is_open;
 8001682:	4b03      	ldr	r3, [pc, #12]	; (8001690 <cliOpen+0x40>)
 8001684:	7a1b      	ldrb	r3, [r3, #8]
}
 8001686:	4618      	mov	r0, r3
 8001688:	3708      	adds	r7, #8
 800168a:	46bd      	mov	sp, r7
 800168c:	bd80      	pop	{r7, pc}
 800168e:	bf00      	nop
 8001690:	2000038c 	.word	0x2000038c

08001694 <cliShowLog>:
  cli_node.is_log = false;
  return true;
}

void cliShowLog(cli_t *p_cli)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	b084      	sub	sp, #16
 8001698:	af00      	add	r7, sp, #0
 800169a:	6078      	str	r0, [r7, #4]
  if (cli_node.is_log == true)
 800169c:	4b38      	ldr	r3, [pc, #224]	; (8001780 <cliShowLog+0xec>)
 800169e:	7a5b      	ldrb	r3, [r3, #9]
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d069      	beq.n	8001778 <cliShowLog+0xe4>
  {
    uartPrintf(p_cli->log_ch, "Cursor  : %d\n", p_cli->line.cursor);
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	7a9b      	ldrb	r3, [r3, #10]
 80016a8:	4618      	mov	r0, r3
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	f893 3245 	ldrb.w	r3, [r3, #581]	; 0x245
 80016b0:	461a      	mov	r2, r3
 80016b2:	4934      	ldr	r1, [pc, #208]	; (8001784 <cliShowLog+0xf0>)
 80016b4:	f001 f9ce 	bl	8002a54 <uartPrintf>
    uartPrintf(p_cli->log_ch, "Count   : %d\n", p_cli->line.count);
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	7a9b      	ldrb	r3, [r3, #10]
 80016bc:	4618      	mov	r0, r3
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	f893 3246 	ldrb.w	r3, [r3, #582]	; 0x246
 80016c4:	461a      	mov	r2, r3
 80016c6:	4930      	ldr	r1, [pc, #192]	; (8001788 <cliShowLog+0xf4>)
 80016c8:	f001 f9c4 	bl	8002a54 <uartPrintf>
    uartPrintf(p_cli->log_ch, "buf_len : %d\n", p_cli->line.buf_len);
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	7a9b      	ldrb	r3, [r3, #10]
 80016d0:	4618      	mov	r0, r3
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	f893 3244 	ldrb.w	r3, [r3, #580]	; 0x244
 80016d8:	461a      	mov	r2, r3
 80016da:	492c      	ldr	r1, [pc, #176]	; (800178c <cliShowLog+0xf8>)
 80016dc:	f001 f9ba 	bl	8002a54 <uartPrintf>
    uartPrintf(p_cli->log_ch, "buf     : %s\n", p_cli->line.buf);
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	7a9b      	ldrb	r3, [r3, #10]
 80016e4:	4618      	mov	r0, r3
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	f503 7309 	add.w	r3, r3, #548	; 0x224
 80016ec:	461a      	mov	r2, r3
 80016ee:	4928      	ldr	r1, [pc, #160]	; (8001790 <cliShowLog+0xfc>)
 80016f0:	f001 f9b0 	bl	8002a54 <uartPrintf>
    uartPrintf(p_cli->log_ch, "line_i  : %d\n", p_cli->hist_line_i);
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	7a9b      	ldrb	r3, [r3, #10]
 80016f8:	4618      	mov	r0, r3
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	f993 3195 	ldrsb.w	r3, [r3, #405]	; 0x195
 8001700:	461a      	mov	r2, r3
 8001702:	4924      	ldr	r1, [pc, #144]	; (8001794 <cliShowLog+0x100>)
 8001704:	f001 f9a6 	bl	8002a54 <uartPrintf>
    uartPrintf(p_cli->log_ch, "line_lt : %d\n", p_cli->hist_line_last);
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	7a9b      	ldrb	r3, [r3, #10]
 800170c:	4618      	mov	r0, r3
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	f893 3196 	ldrb.w	r3, [r3, #406]	; 0x196
 8001714:	461a      	mov	r2, r3
 8001716:	4920      	ldr	r1, [pc, #128]	; (8001798 <cliShowLog+0x104>)
 8001718:	f001 f99c 	bl	8002a54 <uartPrintf>
    uartPrintf(p_cli->log_ch, "line_c  : %d\n", p_cli->hist_line_count);
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	7a9b      	ldrb	r3, [r3, #10]
 8001720:	4618      	mov	r0, r3
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	f893 3197 	ldrb.w	r3, [r3, #407]	; 0x197
 8001728:	461a      	mov	r2, r3
 800172a:	491c      	ldr	r1, [pc, #112]	; (800179c <cliShowLog+0x108>)
 800172c:	f001 f992 	bl	8002a54 <uartPrintf>

    for (int i=0; i<p_cli->hist_line_count; i++)
 8001730:	2300      	movs	r3, #0
 8001732:	60fb      	str	r3, [r7, #12]
 8001734:	e013      	b.n	800175e <cliShowLog+0xca>
    {
      uartPrintf(p_cli->log_ch, "buf %d   : %s\n", i, p_cli->line_buf[i].buf);
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	7a9b      	ldrb	r3, [r3, #10]
 800173a:	4618      	mov	r0, r3
 800173c:	68fa      	ldr	r2, [r7, #12]
 800173e:	4613      	mov	r3, r2
 8001740:	009b      	lsls	r3, r3, #2
 8001742:	4413      	add	r3, r2
 8001744:	00da      	lsls	r2, r3, #3
 8001746:	1ad2      	subs	r2, r2, r3
 8001748:	f502 73cc 	add.w	r3, r2, #408	; 0x198
 800174c:	687a      	ldr	r2, [r7, #4]
 800174e:	4413      	add	r3, r2
 8001750:	68fa      	ldr	r2, [r7, #12]
 8001752:	4913      	ldr	r1, [pc, #76]	; (80017a0 <cliShowLog+0x10c>)
 8001754:	f001 f97e 	bl	8002a54 <uartPrintf>
    for (int i=0; i<p_cli->hist_line_count; i++)
 8001758:	68fb      	ldr	r3, [r7, #12]
 800175a:	3301      	adds	r3, #1
 800175c:	60fb      	str	r3, [r7, #12]
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	f893 3197 	ldrb.w	r3, [r3, #407]	; 0x197
 8001764:	461a      	mov	r2, r3
 8001766:	68fb      	ldr	r3, [r7, #12]
 8001768:	4293      	cmp	r3, r2
 800176a:	dbe4      	blt.n	8001736 <cliShowLog+0xa2>
    }
    uartPrintf(p_cli->log_ch, "\n");
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	7a9b      	ldrb	r3, [r3, #10]
 8001770:	490c      	ldr	r1, [pc, #48]	; (80017a4 <cliShowLog+0x110>)
 8001772:	4618      	mov	r0, r3
 8001774:	f001 f96e 	bl	8002a54 <uartPrintf>
  }
}
 8001778:	bf00      	nop
 800177a:	3710      	adds	r7, #16
 800177c:	46bd      	mov	sp, r7
 800177e:	bd80      	pop	{r7, pc}
 8001780:	2000038c 	.word	0x2000038c
 8001784:	0800f744 	.word	0x0800f744
 8001788:	0800f754 	.word	0x0800f754
 800178c:	0800f764 	.word	0x0800f764
 8001790:	0800f774 	.word	0x0800f774
 8001794:	0800f784 	.word	0x0800f784
 8001798:	0800f794 	.word	0x0800f794
 800179c:	0800f7a4 	.word	0x0800f7a4
 80017a0:	0800f7b4 	.word	0x0800f7b4
 80017a4:	0800f7c4 	.word	0x0800f7c4

080017a8 <cliShowPrompt>:

void cliShowPrompt(cli_t *p_cli)
{
 80017a8:	b580      	push	{r7, lr}
 80017aa:	b082      	sub	sp, #8
 80017ac:	af00      	add	r7, sp, #0
 80017ae:	6078      	str	r0, [r7, #4]
  uartPrintf(p_cli->ch, "\n\r");
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	781b      	ldrb	r3, [r3, #0]
 80017b4:	4906      	ldr	r1, [pc, #24]	; (80017d0 <cliShowPrompt+0x28>)
 80017b6:	4618      	mov	r0, r3
 80017b8:	f001 f94c 	bl	8002a54 <uartPrintf>
  uartPrintf(p_cli->ch, CLI_PROMPT_STR);
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	781b      	ldrb	r3, [r3, #0]
 80017c0:	4904      	ldr	r1, [pc, #16]	; (80017d4 <cliShowPrompt+0x2c>)
 80017c2:	4618      	mov	r0, r3
 80017c4:	f001 f946 	bl	8002a54 <uartPrintf>
}
 80017c8:	bf00      	nop
 80017ca:	3708      	adds	r7, #8
 80017cc:	46bd      	mov	sp, r7
 80017ce:	bd80      	pop	{r7, pc}
 80017d0:	0800f7c8 	.word	0x0800f7c8
 80017d4:	0800f7cc 	.word	0x0800f7cc

080017d8 <cliMain>:

bool cliMain(void)
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	af00      	add	r7, sp, #0
  if (cli_node.is_open != true)
 80017dc:	4b0f      	ldr	r3, [pc, #60]	; (800181c <cliMain+0x44>)
 80017de:	7a1b      	ldrb	r3, [r3, #8]
 80017e0:	f083 0301 	eor.w	r3, r3, #1
 80017e4:	b2db      	uxtb	r3, r3
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d001      	beq.n	80017ee <cliMain+0x16>
  {
    return false;
 80017ea:	2300      	movs	r3, #0
 80017ec:	e013      	b.n	8001816 <cliMain+0x3e>
  }

  if (uartAvailable(cli_node.ch) > 0)
 80017ee:	4b0b      	ldr	r3, [pc, #44]	; (800181c <cliMain+0x44>)
 80017f0:	781b      	ldrb	r3, [r3, #0]
 80017f2:	4618      	mov	r0, r3
 80017f4:	f001 f8b2 	bl	800295c <uartAvailable>
 80017f8:	4603      	mov	r3, r0
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	dd0a      	ble.n	8001814 <cliMain+0x3c>
  {
    cliUpdate(&cli_node, uartRead(cli_node.ch));
 80017fe:	4b07      	ldr	r3, [pc, #28]	; (800181c <cliMain+0x44>)
 8001800:	781b      	ldrb	r3, [r3, #0]
 8001802:	4618      	mov	r0, r3
 8001804:	f001 f8dc 	bl	80029c0 <uartRead>
 8001808:	4603      	mov	r3, r0
 800180a:	b2db      	uxtb	r3, r3
 800180c:	4619      	mov	r1, r3
 800180e:	4803      	ldr	r0, [pc, #12]	; (800181c <cliMain+0x44>)
 8001810:	f000 f806 	bl	8001820 <cliUpdate>
  }

  return true;
 8001814:	2301      	movs	r3, #1
}
 8001816:	4618      	mov	r0, r3
 8001818:	bd80      	pop	{r7, pc}
 800181a:	bf00      	nop
 800181c:	2000038c 	.word	0x2000038c

08001820 <cliUpdate>:

bool cliUpdate(cli_t *p_cli, uint8_t rx_data)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	b08c      	sub	sp, #48	; 0x30
 8001824:	af00      	add	r7, sp, #0
 8001826:	6078      	str	r0, [r7, #4]
 8001828:	460b      	mov	r3, r1
 800182a:	70fb      	strb	r3, [r7, #3]
  bool ret = false;
 800182c:	2300      	movs	r3, #0
 800182e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  uint8_t tx_buf[8];
  cli_line_t *line;

  line = &p_cli->line;
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	f503 7309 	add.w	r3, r3, #548	; 0x224
 8001838:	61fb      	str	r3, [r7, #28]


  if (p_cli->state == CLI_RX_IDLE)
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	7c1b      	ldrb	r3, [r3, #16]
 800183e:	2b00      	cmp	r3, #0
 8001840:	f040 816a 	bne.w	8001b18 <cliUpdate+0x2f8>
  {
    switch(rx_data)
 8001844:	78fb      	ldrb	r3, [r7, #3]
 8001846:	2b7f      	cmp	r3, #127	; 0x7f
 8001848:	d02a      	beq.n	80018a0 <cliUpdate+0x80>
 800184a:	2b7f      	cmp	r3, #127	; 0x7f
 800184c:	f300 80da 	bgt.w	8001a04 <cliUpdate+0x1e4>
 8001850:	2b1b      	cmp	r3, #27
 8001852:	d021      	beq.n	8001898 <cliUpdate+0x78>
 8001854:	2b1b      	cmp	r3, #27
 8001856:	f300 80d5 	bgt.w	8001a04 <cliUpdate+0x1e4>
 800185a:	2b08      	cmp	r3, #8
 800185c:	d062      	beq.n	8001924 <cliUpdate+0x104>
 800185e:	2b0d      	cmp	r3, #13
 8001860:	f040 80d0 	bne.w	8001a04 <cliUpdate+0x1e4>
    {
      // 
      //
      case CLI_KEY_ENTER:
        if (line->count > 0)
 8001864:	69fb      	ldr	r3, [r7, #28]
 8001866:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 800186a:	2b00      	cmp	r3, #0
 800186c:	d005      	beq.n	800187a <cliUpdate+0x5a>
        {
          cliLineAdd(p_cli);
 800186e:	6878      	ldr	r0, [r7, #4]
 8001870:	f000 fa60 	bl	8001d34 <cliLineAdd>
          cliRunCmd(p_cli);
 8001874:	6878      	ldr	r0, [r7, #4]
 8001876:	f000 fb4d 	bl	8001f14 <cliRunCmd>
        }

        line->count = 0;
 800187a:	69fb      	ldr	r3, [r7, #28]
 800187c:	2200      	movs	r2, #0
 800187e:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
        line->cursor = 0;
 8001882:	69fb      	ldr	r3, [r7, #28]
 8001884:	2200      	movs	r2, #0
 8001886:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
        line->buf[0] = 0;
 800188a:	69fb      	ldr	r3, [r7, #28]
 800188c:	2200      	movs	r2, #0
 800188e:	701a      	strb	r2, [r3, #0]
        cliShowPrompt(p_cli);
 8001890:	6878      	ldr	r0, [r7, #4]
 8001892:	f7ff ff89 	bl	80017a8 <cliShowPrompt>
        break;
 8001896:	e146      	b.n	8001b26 <cliUpdate+0x306>


      case CLI_KEY_ESC:
        p_cli->state = CLI_RX_SP1;
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	2201      	movs	r2, #1
 800189c:	741a      	strb	r2, [r3, #16]
        break;
 800189e:	e142      	b.n	8001b26 <cliUpdate+0x306>


      // DEL
      //
      case CLI_KEY_DEL:
        if (line->cursor < line->count)
 80018a0:	69fb      	ldr	r3, [r7, #28]
 80018a2:	f893 2021 	ldrb.w	r2, [r3, #33]	; 0x21
 80018a6:	69fb      	ldr	r3, [r7, #28]
 80018a8:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 80018ac:	429a      	cmp	r2, r3
 80018ae:	f080 8135 	bcs.w	8001b1c <cliUpdate+0x2fc>
        {
          uint8_t mov_len;

          mov_len = line->count - line->cursor;
 80018b2:	69fb      	ldr	r3, [r7, #28]
 80018b4:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 80018b8:	69fb      	ldr	r3, [r7, #28]
 80018ba:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80018be:	1ad3      	subs	r3, r2, r3
 80018c0:	76fb      	strb	r3, [r7, #27]
          for (int i=1; i<mov_len; i++)
 80018c2:	2301      	movs	r3, #1
 80018c4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80018c6:	e013      	b.n	80018f0 <cliUpdate+0xd0>
          {
            line->buf[line->cursor + i - 1] = line->buf[line->cursor + i];
 80018c8:	69fb      	ldr	r3, [r7, #28]
 80018ca:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80018ce:	461a      	mov	r2, r3
 80018d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80018d2:	441a      	add	r2, r3
 80018d4:	69fb      	ldr	r3, [r7, #28]
 80018d6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80018da:	4619      	mov	r1, r3
 80018dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80018de:	440b      	add	r3, r1
 80018e0:	3b01      	subs	r3, #1
 80018e2:	69f9      	ldr	r1, [r7, #28]
 80018e4:	5c89      	ldrb	r1, [r1, r2]
 80018e6:	69fa      	ldr	r2, [r7, #28]
 80018e8:	54d1      	strb	r1, [r2, r3]
          for (int i=1; i<mov_len; i++)
 80018ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80018ec:	3301      	adds	r3, #1
 80018ee:	62fb      	str	r3, [r7, #44]	; 0x2c
 80018f0:	7efb      	ldrb	r3, [r7, #27]
 80018f2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80018f4:	429a      	cmp	r2, r3
 80018f6:	dbe7      	blt.n	80018c8 <cliUpdate+0xa8>
          }

          line->count--;
 80018f8:	69fb      	ldr	r3, [r7, #28]
 80018fa:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 80018fe:	3b01      	subs	r3, #1
 8001900:	b2da      	uxtb	r2, r3
 8001902:	69fb      	ldr	r3, [r7, #28]
 8001904:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
          line->buf[line->count] = 0;
 8001908:	69fb      	ldr	r3, [r7, #28]
 800190a:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 800190e:	461a      	mov	r2, r3
 8001910:	69fb      	ldr	r3, [r7, #28]
 8001912:	2100      	movs	r1, #0
 8001914:	5499      	strb	r1, [r3, r2]

          uartPrintf(p_cli->ch, "\x1B[1P");
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	781b      	ldrb	r3, [r3, #0]
 800191a:	498f      	ldr	r1, [pc, #572]	; (8001b58 <cliUpdate+0x338>)
 800191c:	4618      	mov	r0, r3
 800191e:	f001 f899 	bl	8002a54 <uartPrintf>
        }
        break;
 8001922:	e0fb      	b.n	8001b1c <cliUpdate+0x2fc>


      // 
      //
      case CLI_KEY_BACK:
        if (line->count > 0 && line->cursor > 0)
 8001924:	69fb      	ldr	r3, [r7, #28]
 8001926:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 800192a:	2b00      	cmp	r3, #0
 800192c:	d055      	beq.n	80019da <cliUpdate+0x1ba>
 800192e:	69fb      	ldr	r3, [r7, #28]
 8001930:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001934:	2b00      	cmp	r3, #0
 8001936:	d050      	beq.n	80019da <cliUpdate+0x1ba>
        {
          if (line->cursor == line->count)
 8001938:	69fb      	ldr	r3, [r7, #28]
 800193a:	f893 2021 	ldrb.w	r2, [r3, #33]	; 0x21
 800193e:	69fb      	ldr	r3, [r7, #28]
 8001940:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8001944:	429a      	cmp	r2, r3
 8001946:	d10e      	bne.n	8001966 <cliUpdate+0x146>
          {
            line->count--;
 8001948:	69fb      	ldr	r3, [r7, #28]
 800194a:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 800194e:	3b01      	subs	r3, #1
 8001950:	b2da      	uxtb	r2, r3
 8001952:	69fb      	ldr	r3, [r7, #28]
 8001954:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
            line->buf[line->count] = 0;
 8001958:	69fb      	ldr	r3, [r7, #28]
 800195a:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 800195e:	461a      	mov	r2, r3
 8001960:	69fb      	ldr	r3, [r7, #28]
 8001962:	2100      	movs	r1, #0
 8001964:	5499      	strb	r1, [r3, r2]
          }

          if (line->cursor < line->count)
 8001966:	69fb      	ldr	r3, [r7, #28]
 8001968:	f893 2021 	ldrb.w	r2, [r3, #33]	; 0x21
 800196c:	69fb      	ldr	r3, [r7, #28]
 800196e:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8001972:	429a      	cmp	r2, r3
 8001974:	d231      	bcs.n	80019da <cliUpdate+0x1ba>
          {
            uint8_t mov_len;

            mov_len = line->count - line->cursor;
 8001976:	69fb      	ldr	r3, [r7, #28]
 8001978:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 800197c:	69fb      	ldr	r3, [r7, #28]
 800197e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001982:	1ad3      	subs	r3, r2, r3
 8001984:	76bb      	strb	r3, [r7, #26]

            for (int i=0; i<mov_len; i++)
 8001986:	2300      	movs	r3, #0
 8001988:	62bb      	str	r3, [r7, #40]	; 0x28
 800198a:	e013      	b.n	80019b4 <cliUpdate+0x194>
            {
              line->buf[line->cursor + i - 1] = line->buf[line->cursor + i];
 800198c:	69fb      	ldr	r3, [r7, #28]
 800198e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001992:	461a      	mov	r2, r3
 8001994:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001996:	441a      	add	r2, r3
 8001998:	69fb      	ldr	r3, [r7, #28]
 800199a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800199e:	4619      	mov	r1, r3
 80019a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80019a2:	440b      	add	r3, r1
 80019a4:	3b01      	subs	r3, #1
 80019a6:	69f9      	ldr	r1, [r7, #28]
 80019a8:	5c89      	ldrb	r1, [r1, r2]
 80019aa:	69fa      	ldr	r2, [r7, #28]
 80019ac:	54d1      	strb	r1, [r2, r3]
            for (int i=0; i<mov_len; i++)
 80019ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80019b0:	3301      	adds	r3, #1
 80019b2:	62bb      	str	r3, [r7, #40]	; 0x28
 80019b4:	7ebb      	ldrb	r3, [r7, #26]
 80019b6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80019b8:	429a      	cmp	r2, r3
 80019ba:	dbe7      	blt.n	800198c <cliUpdate+0x16c>
            }

            line->count--;
 80019bc:	69fb      	ldr	r3, [r7, #28]
 80019be:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 80019c2:	3b01      	subs	r3, #1
 80019c4:	b2da      	uxtb	r2, r3
 80019c6:	69fb      	ldr	r3, [r7, #28]
 80019c8:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
            line->buf[line->count] = 0;
 80019cc:	69fb      	ldr	r3, [r7, #28]
 80019ce:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 80019d2:	461a      	mov	r2, r3
 80019d4:	69fb      	ldr	r3, [r7, #28]
 80019d6:	2100      	movs	r1, #0
 80019d8:	5499      	strb	r1, [r3, r2]
          }
        }

        if (line->cursor > 0)
 80019da:	69fb      	ldr	r3, [r7, #28]
 80019dc:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	f000 809d 	beq.w	8001b20 <cliUpdate+0x300>
        {
          line->cursor--;
 80019e6:	69fb      	ldr	r3, [r7, #28]
 80019e8:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80019ec:	3b01      	subs	r3, #1
 80019ee:	b2da      	uxtb	r2, r3
 80019f0:	69fb      	ldr	r3, [r7, #28]
 80019f2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
          uartPrintf(p_cli->ch, "\b \b\x1B[1P");
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	781b      	ldrb	r3, [r3, #0]
 80019fa:	4958      	ldr	r1, [pc, #352]	; (8001b5c <cliUpdate+0x33c>)
 80019fc:	4618      	mov	r0, r3
 80019fe:	f001 f829 	bl	8002a54 <uartPrintf>
        }
        break;
 8001a02:	e08d      	b.n	8001b20 <cliUpdate+0x300>


      default:
        if ((line->count + 1) < line->buf_len)
 8001a04:	69fb      	ldr	r3, [r7, #28]
 8001a06:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8001a0a:	3301      	adds	r3, #1
 8001a0c:	69fa      	ldr	r2, [r7, #28]
 8001a0e:	f892 2020 	ldrb.w	r2, [r2, #32]
 8001a12:	4293      	cmp	r3, r2
 8001a14:	f280 8086 	bge.w	8001b24 <cliUpdate+0x304>
        {
          if (line->cursor == line->count)
 8001a18:	69fb      	ldr	r3, [r7, #28]
 8001a1a:	f893 2021 	ldrb.w	r2, [r3, #33]	; 0x21
 8001a1e:	69fb      	ldr	r3, [r7, #28]
 8001a20:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8001a24:	429a      	cmp	r2, r3
 8001a26:	d125      	bne.n	8001a74 <cliUpdate+0x254>
          {
            uartWrite(p_cli->ch, &rx_data, 1);
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	781b      	ldrb	r3, [r3, #0]
 8001a2c:	4618      	mov	r0, r3
 8001a2e:	1cfb      	adds	r3, r7, #3
 8001a30:	2201      	movs	r2, #1
 8001a32:	4619      	mov	r1, r3
 8001a34:	f000 ffe4 	bl	8002a00 <uartWrite>

            line->buf[line->cursor] = rx_data;
 8001a38:	69fb      	ldr	r3, [r7, #28]
 8001a3a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001a3e:	461a      	mov	r2, r3
 8001a40:	78f9      	ldrb	r1, [r7, #3]
 8001a42:	69fb      	ldr	r3, [r7, #28]
 8001a44:	5499      	strb	r1, [r3, r2]
            line->count++;
 8001a46:	69fb      	ldr	r3, [r7, #28]
 8001a48:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8001a4c:	3301      	adds	r3, #1
 8001a4e:	b2da      	uxtb	r2, r3
 8001a50:	69fb      	ldr	r3, [r7, #28]
 8001a52:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
            line->cursor++;
 8001a56:	69fb      	ldr	r3, [r7, #28]
 8001a58:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001a5c:	3301      	adds	r3, #1
 8001a5e:	b2da      	uxtb	r2, r3
 8001a60:	69fb      	ldr	r3, [r7, #28]
 8001a62:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
            line->buf[line->count] = 0;
 8001a66:	69fb      	ldr	r3, [r7, #28]
 8001a68:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8001a6c:	461a      	mov	r2, r3
 8001a6e:	69fb      	ldr	r3, [r7, #28]
 8001a70:	2100      	movs	r1, #0
 8001a72:	5499      	strb	r1, [r3, r2]
          }
          if (line->cursor < line->count)
 8001a74:	69fb      	ldr	r3, [r7, #28]
 8001a76:	f893 2021 	ldrb.w	r2, [r3, #33]	; 0x21
 8001a7a:	69fb      	ldr	r3, [r7, #28]
 8001a7c:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8001a80:	429a      	cmp	r2, r3
 8001a82:	d24f      	bcs.n	8001b24 <cliUpdate+0x304>
          {
            uint8_t mov_len;

            mov_len = line->count - line->cursor;
 8001a84:	69fb      	ldr	r3, [r7, #28]
 8001a86:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 8001a8a:	69fb      	ldr	r3, [r7, #28]
 8001a8c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001a90:	1ad3      	subs	r3, r2, r3
 8001a92:	767b      	strb	r3, [r7, #25]
            for (int i=0; i<mov_len; i++)
 8001a94:	2300      	movs	r3, #0
 8001a96:	627b      	str	r3, [r7, #36]	; 0x24
 8001a98:	e013      	b.n	8001ac2 <cliUpdate+0x2a2>
            {
              line->buf[line->count - i] = line->buf[line->count - i - 1];
 8001a9a:	69fb      	ldr	r3, [r7, #28]
 8001a9c:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8001aa0:	461a      	mov	r2, r3
 8001aa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001aa4:	1ad3      	subs	r3, r2, r3
 8001aa6:	1e5a      	subs	r2, r3, #1
 8001aa8:	69fb      	ldr	r3, [r7, #28]
 8001aaa:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8001aae:	4619      	mov	r1, r3
 8001ab0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ab2:	1acb      	subs	r3, r1, r3
 8001ab4:	69f9      	ldr	r1, [r7, #28]
 8001ab6:	5c89      	ldrb	r1, [r1, r2]
 8001ab8:	69fa      	ldr	r2, [r7, #28]
 8001aba:	54d1      	strb	r1, [r2, r3]
            for (int i=0; i<mov_len; i++)
 8001abc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001abe:	3301      	adds	r3, #1
 8001ac0:	627b      	str	r3, [r7, #36]	; 0x24
 8001ac2:	7e7b      	ldrb	r3, [r7, #25]
 8001ac4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001ac6:	429a      	cmp	r2, r3
 8001ac8:	dbe7      	blt.n	8001a9a <cliUpdate+0x27a>
            }
            line->buf[line->cursor] = rx_data;
 8001aca:	69fb      	ldr	r3, [r7, #28]
 8001acc:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001ad0:	461a      	mov	r2, r3
 8001ad2:	78f9      	ldrb	r1, [r7, #3]
 8001ad4:	69fb      	ldr	r3, [r7, #28]
 8001ad6:	5499      	strb	r1, [r3, r2]
            line->count++;
 8001ad8:	69fb      	ldr	r3, [r7, #28]
 8001ada:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8001ade:	3301      	adds	r3, #1
 8001ae0:	b2da      	uxtb	r2, r3
 8001ae2:	69fb      	ldr	r3, [r7, #28]
 8001ae4:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
            line->cursor++;
 8001ae8:	69fb      	ldr	r3, [r7, #28]
 8001aea:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001aee:	3301      	adds	r3, #1
 8001af0:	b2da      	uxtb	r2, r3
 8001af2:	69fb      	ldr	r3, [r7, #28]
 8001af4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
            line->buf[line->count] = 0;
 8001af8:	69fb      	ldr	r3, [r7, #28]
 8001afa:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8001afe:	461a      	mov	r2, r3
 8001b00:	69fb      	ldr	r3, [r7, #28]
 8001b02:	2100      	movs	r1, #0
 8001b04:	5499      	strb	r1, [r3, r2]

            uartPrintf(p_cli->ch, "\x1B[4h%c\x1B[4l", rx_data);
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	781b      	ldrb	r3, [r3, #0]
 8001b0a:	4618      	mov	r0, r3
 8001b0c:	78fb      	ldrb	r3, [r7, #3]
 8001b0e:	461a      	mov	r2, r3
 8001b10:	4913      	ldr	r1, [pc, #76]	; (8001b60 <cliUpdate+0x340>)
 8001b12:	f000 ff9f 	bl	8002a54 <uartPrintf>
          }
        }
        break;
 8001b16:	e005      	b.n	8001b24 <cliUpdate+0x304>
    }
  }
 8001b18:	bf00      	nop
 8001b1a:	e004      	b.n	8001b26 <cliUpdate+0x306>
        break;
 8001b1c:	bf00      	nop
 8001b1e:	e002      	b.n	8001b26 <cliUpdate+0x306>
        break;
 8001b20:	bf00      	nop
 8001b22:	e000      	b.n	8001b26 <cliUpdate+0x306>
        break;
 8001b24:	bf00      	nop

  switch(p_cli->state)
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	7c1b      	ldrb	r3, [r3, #16]
 8001b2a:	3b01      	subs	r3, #1
 8001b2c:	2b03      	cmp	r3, #3
 8001b2e:	f200 80d9 	bhi.w	8001ce4 <cliUpdate+0x4c4>
 8001b32:	a201      	add	r2, pc, #4	; (adr r2, 8001b38 <cliUpdate+0x318>)
 8001b34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b38:	08001b49 	.word	0x08001b49
 8001b3c:	08001b51 	.word	0x08001b51
 8001b40:	08001b65 	.word	0x08001b65
 8001b44:	08001cdb 	.word	0x08001cdb
  {
    case CLI_RX_SP1:
      p_cli->state = CLI_RX_SP2;
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	2202      	movs	r2, #2
 8001b4c:	741a      	strb	r2, [r3, #16]
      break;
 8001b4e:	e0c9      	b.n	8001ce4 <cliUpdate+0x4c4>

    case CLI_RX_SP2:
      p_cli->state = CLI_RX_SP3;
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	2203      	movs	r2, #3
 8001b54:	741a      	strb	r2, [r3, #16]
      break;
 8001b56:	e0c5      	b.n	8001ce4 <cliUpdate+0x4c4>
 8001b58:	0800f7d4 	.word	0x0800f7d4
 8001b5c:	0800f7dc 	.word	0x0800f7dc
 8001b60:	0800f7e4 	.word	0x0800f7e4

    case CLI_RX_SP3:
      p_cli->state = CLI_RX_IDLE;
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	2200      	movs	r2, #0
 8001b68:	741a      	strb	r2, [r3, #16]

      if (rx_data == CLI_KEY_LEFT)
 8001b6a:	78fb      	ldrb	r3, [r7, #3]
 8001b6c:	2b44      	cmp	r3, #68	; 0x44
 8001b6e:	d11b      	bne.n	8001ba8 <cliUpdate+0x388>
      {
        if (line->cursor > 0)
 8001b70:	69fb      	ldr	r3, [r7, #28]
 8001b72:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d016      	beq.n	8001ba8 <cliUpdate+0x388>
        {
          line->cursor--;
 8001b7a:	69fb      	ldr	r3, [r7, #28]
 8001b7c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001b80:	3b01      	subs	r3, #1
 8001b82:	b2da      	uxtb	r2, r3
 8001b84:	69fb      	ldr	r3, [r7, #28]
 8001b86:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
          tx_buf[0] = 0x1B;
 8001b8a:	231b      	movs	r3, #27
 8001b8c:	733b      	strb	r3, [r7, #12]
          tx_buf[1] = 0x5B;
 8001b8e:	235b      	movs	r3, #91	; 0x5b
 8001b90:	737b      	strb	r3, [r7, #13]
          tx_buf[2] = rx_data;
 8001b92:	78fb      	ldrb	r3, [r7, #3]
 8001b94:	73bb      	strb	r3, [r7, #14]
          uartWrite(p_cli->ch, tx_buf, 3);
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	781b      	ldrb	r3, [r3, #0]
 8001b9a:	4618      	mov	r0, r3
 8001b9c:	f107 030c 	add.w	r3, r7, #12
 8001ba0:	2203      	movs	r2, #3
 8001ba2:	4619      	mov	r1, r3
 8001ba4:	f000 ff2c 	bl	8002a00 <uartWrite>
        }
      }

      if (rx_data == CLI_KEY_RIGHT)
 8001ba8:	78fb      	ldrb	r3, [r7, #3]
 8001baa:	2b43      	cmp	r3, #67	; 0x43
 8001bac:	d11e      	bne.n	8001bec <cliUpdate+0x3cc>
      {
        if (line->cursor < line->buf_len)
 8001bae:	69fb      	ldr	r3, [r7, #28]
 8001bb0:	f893 2021 	ldrb.w	r2, [r3, #33]	; 0x21
 8001bb4:	69fb      	ldr	r3, [r7, #28]
 8001bb6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001bba:	429a      	cmp	r2, r3
 8001bbc:	d207      	bcs.n	8001bce <cliUpdate+0x3ae>
        {
          line->cursor++;
 8001bbe:	69fb      	ldr	r3, [r7, #28]
 8001bc0:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001bc4:	3301      	adds	r3, #1
 8001bc6:	b2da      	uxtb	r2, r3
 8001bc8:	69fb      	ldr	r3, [r7, #28]
 8001bca:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
        }
        tx_buf[0] = 0x1B;
 8001bce:	231b      	movs	r3, #27
 8001bd0:	733b      	strb	r3, [r7, #12]
        tx_buf[1] = 0x5B;
 8001bd2:	235b      	movs	r3, #91	; 0x5b
 8001bd4:	737b      	strb	r3, [r7, #13]
        tx_buf[2] = rx_data;
 8001bd6:	78fb      	ldrb	r3, [r7, #3]
 8001bd8:	73bb      	strb	r3, [r7, #14]
        uartWrite(p_cli->ch, tx_buf, 3);
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	781b      	ldrb	r3, [r3, #0]
 8001bde:	4618      	mov	r0, r3
 8001be0:	f107 030c 	add.w	r3, r7, #12
 8001be4:	2203      	movs	r2, #3
 8001be6:	4619      	mov	r1, r3
 8001be8:	f000 ff0a 	bl	8002a00 <uartWrite>
      }

      if (rx_data == CLI_KEY_UP)
 8001bec:	78fb      	ldrb	r3, [r7, #3]
 8001bee:	2b41      	cmp	r3, #65	; 0x41
 8001bf0:	d10d      	bne.n	8001c0e <cliUpdate+0x3ee>
      {
        cliLineChange(p_cli, true);
 8001bf2:	2101      	movs	r1, #1
 8001bf4:	6878      	ldr	r0, [r7, #4]
 8001bf6:	f000 f8f1 	bl	8001ddc <cliLineChange>
        uartPrintf(p_cli->ch, (char *)p_cli->line.buf);
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	781b      	ldrb	r3, [r3, #0]
 8001bfe:	461a      	mov	r2, r3
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	f503 7309 	add.w	r3, r3, #548	; 0x224
 8001c06:	4619      	mov	r1, r3
 8001c08:	4610      	mov	r0, r2
 8001c0a:	f000 ff23 	bl	8002a54 <uartPrintf>
      }

      if (rx_data == CLI_KEY_DOWN)
 8001c0e:	78fb      	ldrb	r3, [r7, #3]
 8001c10:	2b42      	cmp	r3, #66	; 0x42
 8001c12:	d10d      	bne.n	8001c30 <cliUpdate+0x410>
      {
        cliLineChange(p_cli, false);
 8001c14:	2100      	movs	r1, #0
 8001c16:	6878      	ldr	r0, [r7, #4]
 8001c18:	f000 f8e0 	bl	8001ddc <cliLineChange>
        uartPrintf(p_cli->ch, (char *)p_cli->line.buf);
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	781b      	ldrb	r3, [r3, #0]
 8001c20:	461a      	mov	r2, r3
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	f503 7309 	add.w	r3, r3, #548	; 0x224
 8001c28:	4619      	mov	r1, r3
 8001c2a:	4610      	mov	r0, r2
 8001c2c:	f000 ff12 	bl	8002a54 <uartPrintf>
      }

      if (rx_data == CLI_KEY_HOME)
 8001c30:	78fb      	ldrb	r3, [r7, #3]
 8001c32:	2b31      	cmp	r3, #49	; 0x31
 8001c34:	d110      	bne.n	8001c58 <cliUpdate+0x438>
      {
        uartPrintf(p_cli->ch, "\x1B[%dD", line->cursor);
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	781b      	ldrb	r3, [r3, #0]
 8001c3a:	4618      	mov	r0, r3
 8001c3c:	69fb      	ldr	r3, [r7, #28]
 8001c3e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001c42:	461a      	mov	r2, r3
 8001c44:	492c      	ldr	r1, [pc, #176]	; (8001cf8 <cliUpdate+0x4d8>)
 8001c46:	f000 ff05 	bl	8002a54 <uartPrintf>
        line->cursor = 0;
 8001c4a:	69fb      	ldr	r3, [r7, #28]
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

        p_cli->state = CLI_RX_SP4;
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	2204      	movs	r2, #4
 8001c56:	741a      	strb	r2, [r3, #16]
      }

      if (rx_data == CLI_KEY_END)
 8001c58:	78fb      	ldrb	r3, [r7, #3]
 8001c5a:	2b34      	cmp	r3, #52	; 0x34
 8001c5c:	d141      	bne.n	8001ce2 <cliUpdate+0x4c2>
      {
        uint16_t mov_len;

        if (line->cursor < line->count)
 8001c5e:	69fb      	ldr	r3, [r7, #28]
 8001c60:	f893 2021 	ldrb.w	r2, [r3, #33]	; 0x21
 8001c64:	69fb      	ldr	r3, [r7, #28]
 8001c66:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8001c6a:	429a      	cmp	r2, r3
 8001c6c:	d211      	bcs.n	8001c92 <cliUpdate+0x472>
        {
          mov_len = line->count - line->cursor;
 8001c6e:	69fb      	ldr	r3, [r7, #28]
 8001c70:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8001c74:	b29a      	uxth	r2, r3
 8001c76:	69fb      	ldr	r3, [r7, #28]
 8001c78:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001c7c:	b29b      	uxth	r3, r3
 8001c7e:	1ad3      	subs	r3, r2, r3
 8001c80:	82fb      	strh	r3, [r7, #22]
          uartPrintf(p_cli->ch, "\x1B[%dC", mov_len);
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	781b      	ldrb	r3, [r3, #0]
 8001c86:	4618      	mov	r0, r3
 8001c88:	8afb      	ldrh	r3, [r7, #22]
 8001c8a:	461a      	mov	r2, r3
 8001c8c:	491b      	ldr	r1, [pc, #108]	; (8001cfc <cliUpdate+0x4dc>)
 8001c8e:	f000 fee1 	bl	8002a54 <uartPrintf>
        }
        if (line->cursor > line->count)
 8001c92:	69fb      	ldr	r3, [r7, #28]
 8001c94:	f893 2021 	ldrb.w	r2, [r3, #33]	; 0x21
 8001c98:	69fb      	ldr	r3, [r7, #28]
 8001c9a:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8001c9e:	429a      	cmp	r2, r3
 8001ca0:	d911      	bls.n	8001cc6 <cliUpdate+0x4a6>
        {
          mov_len = line->cursor - line->count;
 8001ca2:	69fb      	ldr	r3, [r7, #28]
 8001ca4:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001ca8:	b29a      	uxth	r2, r3
 8001caa:	69fb      	ldr	r3, [r7, #28]
 8001cac:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8001cb0:	b29b      	uxth	r3, r3
 8001cb2:	1ad3      	subs	r3, r2, r3
 8001cb4:	82fb      	strh	r3, [r7, #22]
          uartPrintf(p_cli->ch, "\x1B[%dD", mov_len);
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	781b      	ldrb	r3, [r3, #0]
 8001cba:	4618      	mov	r0, r3
 8001cbc:	8afb      	ldrh	r3, [r7, #22]
 8001cbe:	461a      	mov	r2, r3
 8001cc0:	490d      	ldr	r1, [pc, #52]	; (8001cf8 <cliUpdate+0x4d8>)
 8001cc2:	f000 fec7 	bl	8002a54 <uartPrintf>
        }
        line->cursor = line->count;
 8001cc6:	69fb      	ldr	r3, [r7, #28]
 8001cc8:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 8001ccc:	69fb      	ldr	r3, [r7, #28]
 8001cce:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
        p_cli->state = CLI_RX_SP4;
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	2204      	movs	r2, #4
 8001cd6:	741a      	strb	r2, [r3, #16]
      }
      break;
 8001cd8:	e003      	b.n	8001ce2 <cliUpdate+0x4c2>

    case CLI_RX_SP4:
      p_cli->state = CLI_RX_IDLE;
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	2200      	movs	r2, #0
 8001cde:	741a      	strb	r2, [r3, #16]
      break;
 8001ce0:	e000      	b.n	8001ce4 <cliUpdate+0x4c4>
      break;
 8001ce2:	bf00      	nop
  }



  cliShowLog(p_cli);
 8001ce4:	6878      	ldr	r0, [r7, #4]
 8001ce6:	f7ff fcd5 	bl	8001694 <cliShowLog>

  return ret;
 8001cea:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8001cee:	4618      	mov	r0, r3
 8001cf0:	3730      	adds	r7, #48	; 0x30
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	bd80      	pop	{r7, pc}
 8001cf6:	bf00      	nop
 8001cf8:	0800f7f0 	.word	0x0800f7f0
 8001cfc:	0800f7f8 	.word	0x0800f7f8

08001d00 <cliLineClean>:

void cliLineClean(cli_t *p_cli)
{
 8001d00:	b480      	push	{r7}
 8001d02:	b083      	sub	sp, #12
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	6078      	str	r0, [r7, #4]
  p_cli->line.count   = 0;
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	2200      	movs	r2, #0
 8001d0c:	f883 2246 	strb.w	r2, [r3, #582]	; 0x246
  p_cli->line.cursor  = 0;
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	2200      	movs	r2, #0
 8001d14:	f883 2245 	strb.w	r2, [r3, #581]	; 0x245
  p_cli->line.buf_len = CLI_LINE_BUF_MAX - 1;
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	221f      	movs	r2, #31
 8001d1c:	f883 2244 	strb.w	r2, [r3, #580]	; 0x244
  p_cli->line.buf[0]  = 0;
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	2200      	movs	r2, #0
 8001d24:	f883 2224 	strb.w	r2, [r3, #548]	; 0x224
}
 8001d28:	bf00      	nop
 8001d2a:	370c      	adds	r7, #12
 8001d2c:	46bd      	mov	sp, r7
 8001d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d32:	4770      	bx	lr

08001d34 <cliLineAdd>:

void cliLineAdd(cli_t *p_cli)
{
 8001d34:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001d36:	b083      	sub	sp, #12
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	6078      	str	r0, [r7, #4]

  p_cli->line_buf[p_cli->hist_line_last] = p_cli->line;
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	f893 3196 	ldrb.w	r3, [r3, #406]	; 0x196
 8001d42:	461a      	mov	r2, r3
 8001d44:	6879      	ldr	r1, [r7, #4]
 8001d46:	4613      	mov	r3, r2
 8001d48:	009b      	lsls	r3, r3, #2
 8001d4a:	4413      	add	r3, r2
 8001d4c:	00da      	lsls	r2, r3, #3
 8001d4e:	1ad2      	subs	r2, r2, r3
 8001d50:	188b      	adds	r3, r1, r2
 8001d52:	f503 72cc 	add.w	r2, r3, #408	; 0x198
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	f503 7409 	add.w	r4, r3, #548	; 0x224
 8001d5c:	4694      	mov	ip, r2
 8001d5e:	f104 0e20 	add.w	lr, r4, #32
 8001d62:	4665      	mov	r5, ip
 8001d64:	4626      	mov	r6, r4
 8001d66:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8001d68:	6028      	str	r0, [r5, #0]
 8001d6a:	6069      	str	r1, [r5, #4]
 8001d6c:	60aa      	str	r2, [r5, #8]
 8001d6e:	60eb      	str	r3, [r5, #12]
 8001d70:	3410      	adds	r4, #16
 8001d72:	f10c 0c10 	add.w	ip, ip, #16
 8001d76:	4574      	cmp	r4, lr
 8001d78:	d1f3      	bne.n	8001d62 <cliLineAdd+0x2e>
 8001d7a:	4663      	mov	r3, ip
 8001d7c:	4622      	mov	r2, r4
 8001d7e:	8811      	ldrh	r1, [r2, #0]
 8001d80:	7892      	ldrb	r2, [r2, #2]
 8001d82:	8019      	strh	r1, [r3, #0]
 8001d84:	709a      	strb	r2, [r3, #2]

  if (p_cli->hist_line_count < CLI_LINE_HIS_MAX)
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	f893 3197 	ldrb.w	r3, [r3, #407]	; 0x197
 8001d8c:	2b03      	cmp	r3, #3
 8001d8e:	d807      	bhi.n	8001da0 <cliLineAdd+0x6c>
  {
    p_cli->hist_line_count++;
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	f893 3197 	ldrb.w	r3, [r3, #407]	; 0x197
 8001d96:	3301      	adds	r3, #1
 8001d98:	b2da      	uxtb	r2, r3
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	f883 2197 	strb.w	r2, [r3, #407]	; 0x197
  }

  p_cli->hist_line_i    = p_cli->hist_line_last;
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	f893 3196 	ldrb.w	r3, [r3, #406]	; 0x196
 8001da6:	b25a      	sxtb	r2, r3
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	f883 2195 	strb.w	r2, [r3, #405]	; 0x195
  p_cli->hist_line_last = (p_cli->hist_line_last + 1) % CLI_LINE_HIS_MAX;
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	f893 3196 	ldrb.w	r3, [r3, #406]	; 0x196
 8001db4:	3301      	adds	r3, #1
 8001db6:	425a      	negs	r2, r3
 8001db8:	f003 0303 	and.w	r3, r3, #3
 8001dbc:	f002 0203 	and.w	r2, r2, #3
 8001dc0:	bf58      	it	pl
 8001dc2:	4253      	negpl	r3, r2
 8001dc4:	b2da      	uxtb	r2, r3
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	f883 2196 	strb.w	r2, [r3, #406]	; 0x196
  p_cli->hist_line_new  = true;
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	2201      	movs	r2, #1
 8001dd0:	f883 2194 	strb.w	r2, [r3, #404]	; 0x194
}
 8001dd4:	bf00      	nop
 8001dd6:	370c      	adds	r7, #12
 8001dd8:	46bd      	mov	sp, r7
 8001dda:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001ddc <cliLineChange>:

void cliLineChange(cli_t *p_cli, int8_t key_up)
{
 8001ddc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001dde:	b085      	sub	sp, #20
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	6078      	str	r0, [r7, #4]
 8001de4:	460b      	mov	r3, r1
 8001de6:	70fb      	strb	r3, [r7, #3]
  uint8_t change_i;


  if (p_cli->hist_line_count == 0)
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	f893 3197 	ldrb.w	r3, [r3, #407]	; 0x197
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	f000 8088 	beq.w	8001f04 <cliLineChange+0x128>
  {
    return;
  }


  if (p_cli->line.cursor > 0)
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	f893 3245 	ldrb.w	r3, [r3, #581]	; 0x245
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d009      	beq.n	8001e12 <cliLineChange+0x36>
  {
    uartPrintf(p_cli->ch, "\x1B[%dD", p_cli->line.cursor);
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	781b      	ldrb	r3, [r3, #0]
 8001e02:	4618      	mov	r0, r3
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	f893 3245 	ldrb.w	r3, [r3, #581]	; 0x245
 8001e0a:	461a      	mov	r2, r3
 8001e0c:	493f      	ldr	r1, [pc, #252]	; (8001f0c <cliLineChange+0x130>)
 8001e0e:	f000 fe21 	bl	8002a54 <uartPrintf>
  }
  if (p_cli->line.count > 0)
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	f893 3246 	ldrb.w	r3, [r3, #582]	; 0x246
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d009      	beq.n	8001e30 <cliLineChange+0x54>
  {
    uartPrintf(p_cli->ch, "\x1B[%dP", p_cli->line.count);
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	781b      	ldrb	r3, [r3, #0]
 8001e20:	4618      	mov	r0, r3
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	f893 3246 	ldrb.w	r3, [r3, #582]	; 0x246
 8001e28:	461a      	mov	r2, r3
 8001e2a:	4939      	ldr	r1, [pc, #228]	; (8001f10 <cliLineChange+0x134>)
 8001e2c:	f000 fe12 	bl	8002a54 <uartPrintf>
  }


  if (key_up == true)
 8001e30:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001e34:	2b01      	cmp	r3, #1
 8001e36:	d125      	bne.n	8001e84 <cliLineChange+0xa8>
  {
    if (p_cli->hist_line_new == true)
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	f893 3194 	ldrb.w	r3, [r3, #404]	; 0x194
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d006      	beq.n	8001e50 <cliLineChange+0x74>
    {
      p_cli->hist_line_i = p_cli->hist_line_last;
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	f893 3196 	ldrb.w	r3, [r3, #406]	; 0x196
 8001e48:	b25a      	sxtb	r2, r3
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	f883 2195 	strb.w	r2, [r3, #405]	; 0x195
    }
    p_cli->hist_line_i = (p_cli->hist_line_i + p_cli->hist_line_count - 1) % p_cli->hist_line_count;
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	f993 3195 	ldrsb.w	r3, [r3, #405]	; 0x195
 8001e56:	461a      	mov	r2, r3
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	f893 3197 	ldrb.w	r3, [r3, #407]	; 0x197
 8001e5e:	4413      	add	r3, r2
 8001e60:	3b01      	subs	r3, #1
 8001e62:	687a      	ldr	r2, [r7, #4]
 8001e64:	f892 2197 	ldrb.w	r2, [r2, #407]	; 0x197
 8001e68:	fb93 f1f2 	sdiv	r1, r3, r2
 8001e6c:	fb01 f202 	mul.w	r2, r1, r2
 8001e70:	1a9b      	subs	r3, r3, r2
 8001e72:	b25a      	sxtb	r2, r3
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	f883 2195 	strb.w	r2, [r3, #405]	; 0x195
    change_i = p_cli->hist_line_i;
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	f993 3195 	ldrsb.w	r3, [r3, #405]	; 0x195
 8001e80:	73fb      	strb	r3, [r7, #15]
 8001e82:	e013      	b.n	8001eac <cliLineChange+0xd0>
  }
  else
  {
    p_cli->hist_line_i = (p_cli->hist_line_i + 1) % p_cli->hist_line_count;
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	f993 3195 	ldrsb.w	r3, [r3, #405]	; 0x195
 8001e8a:	3301      	adds	r3, #1
 8001e8c:	687a      	ldr	r2, [r7, #4]
 8001e8e:	f892 2197 	ldrb.w	r2, [r2, #407]	; 0x197
 8001e92:	fb93 f1f2 	sdiv	r1, r3, r2
 8001e96:	fb01 f202 	mul.w	r2, r1, r2
 8001e9a:	1a9b      	subs	r3, r3, r2
 8001e9c:	b25a      	sxtb	r2, r3
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	f883 2195 	strb.w	r2, [r3, #405]	; 0x195
    change_i = p_cli->hist_line_i;
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	f993 3195 	ldrsb.w	r3, [r3, #405]	; 0x195
 8001eaa:	73fb      	strb	r3, [r7, #15]
  }

  p_cli->line = p_cli->line_buf[change_i];
 8001eac:	7bfa      	ldrb	r2, [r7, #15]
 8001eae:	6879      	ldr	r1, [r7, #4]
 8001eb0:	6878      	ldr	r0, [r7, #4]
 8001eb2:	4613      	mov	r3, r2
 8001eb4:	009b      	lsls	r3, r3, #2
 8001eb6:	4413      	add	r3, r2
 8001eb8:	00da      	lsls	r2, r3, #3
 8001eba:	1ad2      	subs	r2, r2, r3
 8001ebc:	1883      	adds	r3, r0, r2
 8001ebe:	f503 73cc 	add.w	r3, r3, #408	; 0x198
 8001ec2:	461c      	mov	r4, r3
 8001ec4:	f501 7609 	add.w	r6, r1, #548	; 0x224
 8001ec8:	f104 0c20 	add.w	ip, r4, #32
 8001ecc:	4635      	mov	r5, r6
 8001ece:	4623      	mov	r3, r4
 8001ed0:	6818      	ldr	r0, [r3, #0]
 8001ed2:	6859      	ldr	r1, [r3, #4]
 8001ed4:	689a      	ldr	r2, [r3, #8]
 8001ed6:	68db      	ldr	r3, [r3, #12]
 8001ed8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001eda:	3410      	adds	r4, #16
 8001edc:	3610      	adds	r6, #16
 8001ede:	4564      	cmp	r4, ip
 8001ee0:	d1f4      	bne.n	8001ecc <cliLineChange+0xf0>
 8001ee2:	4633      	mov	r3, r6
 8001ee4:	4622      	mov	r2, r4
 8001ee6:	8811      	ldrh	r1, [r2, #0]
 8001ee8:	7892      	ldrb	r2, [r2, #2]
 8001eea:	8019      	strh	r1, [r3, #0]
 8001eec:	709a      	strb	r2, [r3, #2]
  p_cli->line.cursor = p_cli->line.count;
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	f893 2246 	ldrb.w	r2, [r3, #582]	; 0x246
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	f883 2245 	strb.w	r2, [r3, #581]	; 0x245

  p_cli->hist_line_new = false;
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	2200      	movs	r2, #0
 8001efe:	f883 2194 	strb.w	r2, [r3, #404]	; 0x194
 8001f02:	e000      	b.n	8001f06 <cliLineChange+0x12a>
    return;
 8001f04:	bf00      	nop
}
 8001f06:	3714      	adds	r7, #20
 8001f08:	46bd      	mov	sp, r7
 8001f0a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001f0c:	0800f7f0 	.word	0x0800f7f0
 8001f10:	0800f800 	.word	0x0800f800

08001f14 <cliRunCmd>:

bool cliRunCmd(cli_t *p_cli)
{
 8001f14:	b580      	push	{r7, lr}
 8001f16:	b084      	sub	sp, #16
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	6078      	str	r0, [r7, #4]
  bool ret = false;
 8001f1c:	2300      	movs	r3, #0
 8001f1e:	72fb      	strb	r3, [r7, #11]


  if (cliParseArgs(p_cli) == true) /*string input confirm     */
 8001f20:	6878      	ldr	r0, [r7, #4]
 8001f22:	f000 f851 	bl	8001fc8 <cliParseArgs>
 8001f26:	4603      	mov	r3, r0
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d046      	beq.n	8001fba <cliRunCmd+0xa6>
  {
    cliPrintf("\r\n");
 8001f2c:	4825      	ldr	r0, [pc, #148]	; (8001fc4 <cliRunCmd+0xb0>)
 8001f2e:	f000 f893 	bl	8002058 <cliPrintf>

    cliToUpper(p_cli->argv[0]);/* */
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8001f38:	4618      	mov	r0, r3
 8001f3a:	f000 f8b3 	bl	80020a4 <cliToUpper>

    for (int i=0; i<p_cli->cmd_count; i++)
 8001f3e:	2300      	movs	r3, #0
 8001f40:	60fb      	str	r3, [r7, #12]
 8001f42:	e033      	b.n	8001fac <cliRunCmd+0x98>
    {
      if (strcmp(p_cli->argv[0], p_cli->cmd_list[i].cmd_str) == 0) /*   string   */
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	f8d3 0114 	ldr.w	r0, [r3, #276]	; 0x114
 8001f4a:	68fa      	ldr	r2, [r7, #12]
 8001f4c:	4613      	mov	r3, r2
 8001f4e:	009b      	lsls	r3, r3, #2
 8001f50:	4413      	add	r3, r2
 8001f52:	009b      	lsls	r3, r3, #2
 8001f54:	f503 7312 	add.w	r3, r3, #584	; 0x248
 8001f58:	687a      	ldr	r2, [r7, #4]
 8001f5a:	4413      	add	r3, r2
 8001f5c:	3304      	adds	r3, #4
 8001f5e:	4619      	mov	r1, r3
 8001f60:	f7fe f93e 	bl	80001e0 <strcmp>
 8001f64:	4603      	mov	r3, r0
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d11d      	bne.n	8001fa6 <cliRunCmd+0x92>
      {
        p_cli->cmd_args.argc =  p_cli->argc - 1;
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	f8b3 3112 	ldrh.w	r3, [r3, #274]	; 0x112
 8001f70:	3b01      	subs	r3, #1
 8001f72:	b29a      	uxth	r2, r3
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	f8a3 238c 	strh.w	r2, [r3, #908]	; 0x38c
        p_cli->cmd_args.argv = &p_cli->argv[1]; /*    payload */
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	f503 728c 	add.w	r2, r3, #280	; 0x118
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	f8c3 2390 	str.w	r2, [r3, #912]	; 0x390
        p_cli->cmd_list[i].cmd_func(&p_cli->cmd_args); /*callback  */
 8001f86:	6879      	ldr	r1, [r7, #4]
 8001f88:	68fa      	ldr	r2, [r7, #12]
 8001f8a:	4613      	mov	r3, r2
 8001f8c:	009b      	lsls	r3, r3, #2
 8001f8e:	4413      	add	r3, r2
 8001f90:	009b      	lsls	r3, r3, #2
 8001f92:	440b      	add	r3, r1
 8001f94:	f503 7317 	add.w	r3, r3, #604	; 0x25c
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	687a      	ldr	r2, [r7, #4]
 8001f9c:	f502 7263 	add.w	r2, r2, #908	; 0x38c
 8001fa0:	4610      	mov	r0, r2
 8001fa2:	4798      	blx	r3
        break;
 8001fa4:	e009      	b.n	8001fba <cliRunCmd+0xa6>
    for (int i=0; i<p_cli->cmd_count; i++)
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	3301      	adds	r3, #1
 8001faa:	60fb      	str	r3, [r7, #12]
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	f8b3 3248 	ldrh.w	r3, [r3, #584]	; 0x248
 8001fb2:	461a      	mov	r2, r3
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	4293      	cmp	r3, r2
 8001fb8:	dbc4      	blt.n	8001f44 <cliRunCmd+0x30>
      }// YOUTUBE 15:49      memo_log   
    }
  }

  return ret;
 8001fba:	7afb      	ldrb	r3, [r7, #11]
}
 8001fbc:	4618      	mov	r0, r3
 8001fbe:	3710      	adds	r7, #16
 8001fc0:	46bd      	mov	sp, r7
 8001fc2:	bd80      	pop	{r7, pc}
 8001fc4:	0800f808 	.word	0x0800f808

08001fc8 <cliParseArgs>:

bool cliParseArgs(cli_t *p_cli)
{
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	b088      	sub	sp, #32
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	6078      	str	r0, [r7, #4]
  bool ret = false;
 8001fd0:	2300      	movs	r3, #0
 8001fd2:	77fb      	strb	r3, [r7, #31]
  char *tok;
  char *next_ptr;
  uint16_t argc = 0;
 8001fd4:	2300      	movs	r3, #0
 8001fd6:	82fb      	strh	r3, [r7, #22]
  static const char *delim = " \f\n\r\t\v";
  char *cmdline;
  char **argv;

  p_cli->argc = 0;
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	2200      	movs	r2, #0
 8001fdc:	f8a3 2112 	strh.w	r2, [r3, #274]	; 0x112

  cmdline = (char *)p_cli->line.buf;
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	f503 7309 	add.w	r3, r3, #548	; 0x224
 8001fe6:	613b      	str	r3, [r7, #16]
  argv    = p_cli->argv;
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	f503 738a 	add.w	r3, r3, #276	; 0x114
 8001fee:	60fb      	str	r3, [r7, #12]

  argv[argc] = NULL;
 8001ff0:	8afb      	ldrh	r3, [r7, #22]
 8001ff2:	009b      	lsls	r3, r3, #2
 8001ff4:	68fa      	ldr	r2, [r7, #12]
 8001ff6:	4413      	add	r3, r2
 8001ff8:	2200      	movs	r2, #0
 8001ffa:	601a      	str	r2, [r3, #0]

  for (tok = strtok_r(cmdline, delim, &next_ptr); tok; tok = strtok_r(NULL, delim, &next_ptr))
 8001ffc:	4b15      	ldr	r3, [pc, #84]	; (8002054 <cliParseArgs+0x8c>)
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	f107 0208 	add.w	r2, r7, #8
 8002004:	4619      	mov	r1, r3
 8002006:	6938      	ldr	r0, [r7, #16]
 8002008:	f00b f880 	bl	800d10c <strtok_r>
 800200c:	61b8      	str	r0, [r7, #24]
 800200e:	e010      	b.n	8002032 <cliParseArgs+0x6a>
  {
    argv[argc++] = tok;
 8002010:	8afb      	ldrh	r3, [r7, #22]
 8002012:	1c5a      	adds	r2, r3, #1
 8002014:	82fa      	strh	r2, [r7, #22]
 8002016:	009b      	lsls	r3, r3, #2
 8002018:	68fa      	ldr	r2, [r7, #12]
 800201a:	4413      	add	r3, r2
 800201c:	69ba      	ldr	r2, [r7, #24]
 800201e:	601a      	str	r2, [r3, #0]
  for (tok = strtok_r(cmdline, delim, &next_ptr); tok; tok = strtok_r(NULL, delim, &next_ptr))
 8002020:	4b0c      	ldr	r3, [pc, #48]	; (8002054 <cliParseArgs+0x8c>)
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	f107 0208 	add.w	r2, r7, #8
 8002028:	4619      	mov	r1, r3
 800202a:	2000      	movs	r0, #0
 800202c:	f00b f86e 	bl	800d10c <strtok_r>
 8002030:	61b8      	str	r0, [r7, #24]
 8002032:	69bb      	ldr	r3, [r7, #24]
 8002034:	2b00      	cmp	r3, #0
 8002036:	d1eb      	bne.n	8002010 <cliParseArgs+0x48>
  }

  p_cli->argc = argc; /*parameter number*/
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	8afa      	ldrh	r2, [r7, #22]
 800203c:	f8a3 2112 	strh.w	r2, [r3, #274]	; 0x112

  if (argc > 0)
 8002040:	8afb      	ldrh	r3, [r7, #22]
 8002042:	2b00      	cmp	r3, #0
 8002044:	d001      	beq.n	800204a <cliParseArgs+0x82>
  {
    ret = true;
 8002046:	2301      	movs	r3, #1
 8002048:	77fb      	strb	r3, [r7, #31]
  }

  return ret;
 800204a:	7ffb      	ldrb	r3, [r7, #31]
}
 800204c:	4618      	mov	r0, r3
 800204e:	3720      	adds	r7, #32
 8002050:	46bd      	mov	sp, r7
 8002052:	bd80      	pop	{r7, pc}
 8002054:	20000004 	.word	0x20000004

08002058 <cliPrintf>:

void cliPrintf(const char *fmt, ...)
{
 8002058:	b40f      	push	{r0, r1, r2, r3}
 800205a:	b580      	push	{r7, lr}
 800205c:	b084      	sub	sp, #16
 800205e:	af00      	add	r7, sp, #0
  va_list arg;
  va_start (arg, fmt);
 8002060:	f107 031c 	add.w	r3, r7, #28
 8002064:	607b      	str	r3, [r7, #4]
  int32_t len;
  cli_t *p_cli = &cli_node;
 8002066:	4b0e      	ldr	r3, [pc, #56]	; (80020a0 <cliPrintf+0x48>)
 8002068:	60fb      	str	r3, [r7, #12]


  len = vsnprintf(p_cli->print_buffer, 256, fmt, arg);
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	f103 0011 	add.w	r0, r3, #17
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	69ba      	ldr	r2, [r7, #24]
 8002074:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002078:	f00b f8f4 	bl	800d264 <vsniprintf>
 800207c:	60b8      	str	r0, [r7, #8]
  va_end (arg);

  uartWrite(p_cli->ch, (uint8_t *)p_cli->print_buffer, len);
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	781b      	ldrb	r3, [r3, #0]
 8002082:	4618      	mov	r0, r3
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	3311      	adds	r3, #17
 8002088:	68ba      	ldr	r2, [r7, #8]
 800208a:	4619      	mov	r1, r3
 800208c:	f000 fcb8 	bl	8002a00 <uartWrite>
}
 8002090:	bf00      	nop
 8002092:	3710      	adds	r7, #16
 8002094:	46bd      	mov	sp, r7
 8002096:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800209a:	b004      	add	sp, #16
 800209c:	4770      	bx	lr
 800209e:	bf00      	nop
 80020a0:	2000038c 	.word	0x2000038c

080020a4 <cliToUpper>:

void cliToUpper(char *str)
{
 80020a4:	b480      	push	{r7}
 80020a6:	b085      	sub	sp, #20
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	6078      	str	r0, [r7, #4]
  uint16_t i;
  uint8_t  str_ch;

  for (i=0; i<CLI_CMD_NAME_MAX; i++)
 80020ac:	2300      	movs	r3, #0
 80020ae:	81fb      	strh	r3, [r7, #14]
 80020b0:	e018      	b.n	80020e4 <cliToUpper+0x40>
  {
    str_ch = str[i];
 80020b2:	89fb      	ldrh	r3, [r7, #14]
 80020b4:	687a      	ldr	r2, [r7, #4]
 80020b6:	4413      	add	r3, r2
 80020b8:	781b      	ldrb	r3, [r3, #0]
 80020ba:	737b      	strb	r3, [r7, #13]

    if (str_ch == 0)
 80020bc:	7b7b      	ldrb	r3, [r7, #13]
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d014      	beq.n	80020ec <cliToUpper+0x48>
    {
      break;
    }

    if ((str_ch >= 'a') && (str_ch <= 'z'))
 80020c2:	7b7b      	ldrb	r3, [r7, #13]
 80020c4:	2b60      	cmp	r3, #96	; 0x60
 80020c6:	d905      	bls.n	80020d4 <cliToUpper+0x30>
 80020c8:	7b7b      	ldrb	r3, [r7, #13]
 80020ca:	2b7a      	cmp	r3, #122	; 0x7a
 80020cc:	d802      	bhi.n	80020d4 <cliToUpper+0x30>
    {
      str_ch = str_ch - 'a' + 'A';
 80020ce:	7b7b      	ldrb	r3, [r7, #13]
 80020d0:	3b20      	subs	r3, #32
 80020d2:	737b      	strb	r3, [r7, #13]
    }
    str[i] = str_ch;
 80020d4:	89fb      	ldrh	r3, [r7, #14]
 80020d6:	687a      	ldr	r2, [r7, #4]
 80020d8:	4413      	add	r3, r2
 80020da:	7b7a      	ldrb	r2, [r7, #13]
 80020dc:	701a      	strb	r2, [r3, #0]
  for (i=0; i<CLI_CMD_NAME_MAX; i++)
 80020de:	89fb      	ldrh	r3, [r7, #14]
 80020e0:	3301      	adds	r3, #1
 80020e2:	81fb      	strh	r3, [r7, #14]
 80020e4:	89fb      	ldrh	r3, [r7, #14]
 80020e6:	2b0f      	cmp	r3, #15
 80020e8:	d9e3      	bls.n	80020b2 <cliToUpper+0xe>
 80020ea:	e000      	b.n	80020ee <cliToUpper+0x4a>
      break;
 80020ec:	bf00      	nop
  }

  if (i == CLI_CMD_NAME_MAX)
 80020ee:	89fb      	ldrh	r3, [r7, #14]
 80020f0:	2b10      	cmp	r3, #16
 80020f2:	d105      	bne.n	8002100 <cliToUpper+0x5c>
  {
    str[i-1] = 0;
 80020f4:	89fb      	ldrh	r3, [r7, #14]
 80020f6:	3b01      	subs	r3, #1
 80020f8:	687a      	ldr	r2, [r7, #4]
 80020fa:	4413      	add	r3, r2
 80020fc:	2200      	movs	r2, #0
 80020fe:	701a      	strb	r2, [r3, #0]
  }
}
 8002100:	bf00      	nop
 8002102:	3714      	adds	r7, #20
 8002104:	46bd      	mov	sp, r7
 8002106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210a:	4770      	bx	lr

0800210c <cliArgsGetData>:

int32_t cliArgsGetData(uint8_t index)
{
 800210c:	b580      	push	{r7, lr}
 800210e:	b084      	sub	sp, #16
 8002110:	af00      	add	r7, sp, #0
 8002112:	4603      	mov	r3, r0
 8002114:	71fb      	strb	r3, [r7, #7]
  int32_t ret = 0;
 8002116:	2300      	movs	r3, #0
 8002118:	60fb      	str	r3, [r7, #12]
  cli_t *p_cli = &cli_node;
 800211a:	4b0f      	ldr	r3, [pc, #60]	; (8002158 <cliArgsGetData+0x4c>)
 800211c:	60bb      	str	r3, [r7, #8]


  if (index >= p_cli->cmd_args.argc)
 800211e:	79fb      	ldrb	r3, [r7, #7]
 8002120:	b29a      	uxth	r2, r3
 8002122:	68bb      	ldr	r3, [r7, #8]
 8002124:	f8b3 338c 	ldrh.w	r3, [r3, #908]	; 0x38c
 8002128:	429a      	cmp	r2, r3
 800212a:	d301      	bcc.n	8002130 <cliArgsGetData+0x24>
  {
    return 0;
 800212c:	2300      	movs	r3, #0
 800212e:	e00e      	b.n	800214e <cliArgsGetData+0x42>
  }

  ret = (int32_t)strtoul((const char * ) p_cli->cmd_args.argv[index], (char **)NULL, (int) 0);
 8002130:	68bb      	ldr	r3, [r7, #8]
 8002132:	f8d3 2390 	ldr.w	r2, [r3, #912]	; 0x390
 8002136:	79fb      	ldrb	r3, [r7, #7]
 8002138:	009b      	lsls	r3, r3, #2
 800213a:	4413      	add	r3, r2
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	2200      	movs	r2, #0
 8002140:	2100      	movs	r1, #0
 8002142:	4618      	mov	r0, r3
 8002144:	f00b f858 	bl	800d1f8 <strtoul>
 8002148:	4603      	mov	r3, r0
 800214a:	60fb      	str	r3, [r7, #12]

  return ret;
 800214c:	68fb      	ldr	r3, [r7, #12]
}
 800214e:	4618      	mov	r0, r3
 8002150:	3710      	adds	r7, #16
 8002152:	46bd      	mov	sp, r7
 8002154:	bd80      	pop	{r7, pc}
 8002156:	bf00      	nop
 8002158:	2000038c 	.word	0x2000038c

0800215c <cliArgsGetFloat>:

float cliArgsGetFloat(uint8_t index)
{
 800215c:	b580      	push	{r7, lr}
 800215e:	b084      	sub	sp, #16
 8002160:	af00      	add	r7, sp, #0
 8002162:	4603      	mov	r3, r0
 8002164:	71fb      	strb	r3, [r7, #7]
  float ret = 0.0;
 8002166:	f04f 0300 	mov.w	r3, #0
 800216a:	60fb      	str	r3, [r7, #12]
  cli_t *p_cli = &cli_node;
 800216c:	4b10      	ldr	r3, [pc, #64]	; (80021b0 <cliArgsGetFloat+0x54>)
 800216e:	60bb      	str	r3, [r7, #8]


  if (index >= p_cli->cmd_args.argc)
 8002170:	79fb      	ldrb	r3, [r7, #7]
 8002172:	b29a      	uxth	r2, r3
 8002174:	68bb      	ldr	r3, [r7, #8]
 8002176:	f8b3 338c 	ldrh.w	r3, [r3, #908]	; 0x38c
 800217a:	429a      	cmp	r2, r3
 800217c:	d302      	bcc.n	8002184 <cliArgsGetFloat+0x28>
  {
    return 0;
 800217e:	f04f 0300 	mov.w	r3, #0
 8002182:	e00d      	b.n	80021a0 <cliArgsGetFloat+0x44>
  }

  ret = (float)strtof((const char * ) p_cli->cmd_args.argv[index], (char **)NULL);
 8002184:	68bb      	ldr	r3, [r7, #8]
 8002186:	f8d3 2390 	ldr.w	r2, [r3, #912]	; 0x390
 800218a:	79fb      	ldrb	r3, [r7, #7]
 800218c:	009b      	lsls	r3, r3, #2
 800218e:	4413      	add	r3, r2
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	2100      	movs	r1, #0
 8002194:	4618      	mov	r0, r3
 8002196:	f00a ff35 	bl	800d004 <strtof>
 800219a:	ed87 0a03 	vstr	s0, [r7, #12]

  return ret;
 800219e:	68fb      	ldr	r3, [r7, #12]
}
 80021a0:	ee07 3a90 	vmov	s15, r3
 80021a4:	eeb0 0a67 	vmov.f32	s0, s15
 80021a8:	3710      	adds	r7, #16
 80021aa:	46bd      	mov	sp, r7
 80021ac:	bd80      	pop	{r7, pc}
 80021ae:	bf00      	nop
 80021b0:	2000038c 	.word	0x2000038c

080021b4 <cliArgsGetStr>:

char *cliArgsGetStr(uint8_t index)
{
 80021b4:	b480      	push	{r7}
 80021b6:	b085      	sub	sp, #20
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	4603      	mov	r3, r0
 80021bc:	71fb      	strb	r3, [r7, #7]
  char *ret = NULL;
 80021be:	2300      	movs	r3, #0
 80021c0:	60fb      	str	r3, [r7, #12]
  cli_t *p_cli = &cli_node;
 80021c2:	4b0d      	ldr	r3, [pc, #52]	; (80021f8 <cliArgsGetStr+0x44>)
 80021c4:	60bb      	str	r3, [r7, #8]


  if (index >= p_cli->cmd_args.argc)
 80021c6:	79fb      	ldrb	r3, [r7, #7]
 80021c8:	b29a      	uxth	r2, r3
 80021ca:	68bb      	ldr	r3, [r7, #8]
 80021cc:	f8b3 338c 	ldrh.w	r3, [r3, #908]	; 0x38c
 80021d0:	429a      	cmp	r2, r3
 80021d2:	d301      	bcc.n	80021d8 <cliArgsGetStr+0x24>
  {
    return 0;
 80021d4:	2300      	movs	r3, #0
 80021d6:	e008      	b.n	80021ea <cliArgsGetStr+0x36>
  }

  ret = p_cli->cmd_args.argv[index];
 80021d8:	68bb      	ldr	r3, [r7, #8]
 80021da:	f8d3 2390 	ldr.w	r2, [r3, #912]	; 0x390
 80021de:	79fb      	ldrb	r3, [r7, #7]
 80021e0:	009b      	lsls	r3, r3, #2
 80021e2:	4413      	add	r3, r2
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	60fb      	str	r3, [r7, #12]

  return ret;
 80021e8:	68fb      	ldr	r3, [r7, #12]
}
 80021ea:	4618      	mov	r0, r3
 80021ec:	3714      	adds	r7, #20
 80021ee:	46bd      	mov	sp, r7
 80021f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f4:	4770      	bx	lr
 80021f6:	bf00      	nop
 80021f8:	2000038c 	.word	0x2000038c

080021fc <cliArgsIsStr>:

bool cliArgsIsStr(uint8_t index, char *p_str)
{
 80021fc:	b580      	push	{r7, lr}
 80021fe:	b084      	sub	sp, #16
 8002200:	af00      	add	r7, sp, #0
 8002202:	4603      	mov	r3, r0
 8002204:	6039      	str	r1, [r7, #0]
 8002206:	71fb      	strb	r3, [r7, #7]
  bool ret = false;
 8002208:	2300      	movs	r3, #0
 800220a:	73fb      	strb	r3, [r7, #15]
  cli_t *p_cli = &cli_node;
 800220c:	4b0f      	ldr	r3, [pc, #60]	; (800224c <cliArgsIsStr+0x50>)
 800220e:	60bb      	str	r3, [r7, #8]


  if (index >= p_cli->cmd_args.argc)
 8002210:	79fb      	ldrb	r3, [r7, #7]
 8002212:	b29a      	uxth	r2, r3
 8002214:	68bb      	ldr	r3, [r7, #8]
 8002216:	f8b3 338c 	ldrh.w	r3, [r3, #908]	; 0x38c
 800221a:	429a      	cmp	r2, r3
 800221c:	d301      	bcc.n	8002222 <cliArgsIsStr+0x26>
  {
    return 0;
 800221e:	2300      	movs	r3, #0
 8002220:	e010      	b.n	8002244 <cliArgsIsStr+0x48>
  }

  if(strcmp(p_str, p_cli->cmd_args.argv[index]) == 0)
 8002222:	68bb      	ldr	r3, [r7, #8]
 8002224:	f8d3 2390 	ldr.w	r2, [r3, #912]	; 0x390
 8002228:	79fb      	ldrb	r3, [r7, #7]
 800222a:	009b      	lsls	r3, r3, #2
 800222c:	4413      	add	r3, r2
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	4619      	mov	r1, r3
 8002232:	6838      	ldr	r0, [r7, #0]
 8002234:	f7fd ffd4 	bl	80001e0 <strcmp>
 8002238:	4603      	mov	r3, r0
 800223a:	2b00      	cmp	r3, #0
 800223c:	d101      	bne.n	8002242 <cliArgsIsStr+0x46>
  {
    ret = true;
 800223e:	2301      	movs	r3, #1
 8002240:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8002242:	7bfb      	ldrb	r3, [r7, #15]
}
 8002244:	4618      	mov	r0, r3
 8002246:	3710      	adds	r7, #16
 8002248:	46bd      	mov	sp, r7
 800224a:	bd80      	pop	{r7, pc}
 800224c:	2000038c 	.word	0x2000038c

08002250 <cliKeepLoop>:

bool cliKeepLoop(void)
{
 8002250:	b580      	push	{r7, lr}
 8002252:	b082      	sub	sp, #8
 8002254:	af00      	add	r7, sp, #0
  cli_t *p_cli = &cli_node;
 8002256:	4b08      	ldr	r3, [pc, #32]	; (8002278 <cliKeepLoop+0x28>)
 8002258:	607b      	str	r3, [r7, #4]


  if (uartAvailable(p_cli->ch) == 0)
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	781b      	ldrb	r3, [r3, #0]
 800225e:	4618      	mov	r0, r3
 8002260:	f000 fb7c 	bl	800295c <uartAvailable>
 8002264:	4603      	mov	r3, r0
 8002266:	2b00      	cmp	r3, #0
 8002268:	d101      	bne.n	800226e <cliKeepLoop+0x1e>
  {
    return true;
 800226a:	2301      	movs	r3, #1
 800226c:	e000      	b.n	8002270 <cliKeepLoop+0x20>
  }
  else
  {
    return false;
 800226e:	2300      	movs	r3, #0
  }
}
 8002270:	4618      	mov	r0, r3
 8002272:	3708      	adds	r7, #8
 8002274:	46bd      	mov	sp, r7
 8002276:	bd80      	pop	{r7, pc}
 8002278:	2000038c 	.word	0x2000038c

0800227c <cliAdd>:

bool cliAdd(const char *cmd_str, void (*p_func)(cli_args_t *))
{
 800227c:	b580      	push	{r7, lr}
 800227e:	b086      	sub	sp, #24
 8002280:	af00      	add	r7, sp, #0
 8002282:	6078      	str	r0, [r7, #4]
 8002284:	6039      	str	r1, [r7, #0]
  bool ret = true;
 8002286:	2301      	movs	r3, #1
 8002288:	75fb      	strb	r3, [r7, #23]
  cli_t *p_cli = &cli_node;
 800228a:	4b20      	ldr	r3, [pc, #128]	; (800230c <cliAdd+0x90>)
 800228c:	613b      	str	r3, [r7, #16]
  uint16_t index;

  if (p_cli->cmd_count >= CLI_CMD_LIST_MAX)
 800228e:	693b      	ldr	r3, [r7, #16]
 8002290:	f8b3 3248 	ldrh.w	r3, [r3, #584]	; 0x248
 8002294:	2b0f      	cmp	r3, #15
 8002296:	d901      	bls.n	800229c <cliAdd+0x20>
  {
    return false;
 8002298:	2300      	movs	r3, #0
 800229a:	e032      	b.n	8002302 <cliAdd+0x86>
  }

  index = p_cli->cmd_count;
 800229c:	693b      	ldr	r3, [r7, #16]
 800229e:	f8b3 3248 	ldrh.w	r3, [r3, #584]	; 0x248
 80022a2:	81fb      	strh	r3, [r7, #14]

  strcpy(p_cli->cmd_list[index].cmd_str, cmd_str);
 80022a4:	89fa      	ldrh	r2, [r7, #14]
 80022a6:	4613      	mov	r3, r2
 80022a8:	009b      	lsls	r3, r3, #2
 80022aa:	4413      	add	r3, r2
 80022ac:	009b      	lsls	r3, r3, #2
 80022ae:	f503 7312 	add.w	r3, r3, #584	; 0x248
 80022b2:	693a      	ldr	r2, [r7, #16]
 80022b4:	4413      	add	r3, r2
 80022b6:	3304      	adds	r3, #4
 80022b8:	6879      	ldr	r1, [r7, #4]
 80022ba:	4618      	mov	r0, r3
 80022bc:	f00a f878 	bl	800c3b0 <strcpy>
  p_cli->cmd_list[index].cmd_func = p_func;
 80022c0:	89fa      	ldrh	r2, [r7, #14]
 80022c2:	6939      	ldr	r1, [r7, #16]
 80022c4:	4613      	mov	r3, r2
 80022c6:	009b      	lsls	r3, r3, #2
 80022c8:	4413      	add	r3, r2
 80022ca:	009b      	lsls	r3, r3, #2
 80022cc:	440b      	add	r3, r1
 80022ce:	f503 7317 	add.w	r3, r3, #604	; 0x25c
 80022d2:	683a      	ldr	r2, [r7, #0]
 80022d4:	601a      	str	r2, [r3, #0]

  cliToUpper(p_cli->cmd_list[index].cmd_str);
 80022d6:	89fa      	ldrh	r2, [r7, #14]
 80022d8:	4613      	mov	r3, r2
 80022da:	009b      	lsls	r3, r3, #2
 80022dc:	4413      	add	r3, r2
 80022de:	009b      	lsls	r3, r3, #2
 80022e0:	f503 7312 	add.w	r3, r3, #584	; 0x248
 80022e4:	693a      	ldr	r2, [r7, #16]
 80022e6:	4413      	add	r3, r2
 80022e8:	3304      	adds	r3, #4
 80022ea:	4618      	mov	r0, r3
 80022ec:	f7ff feda 	bl	80020a4 <cliToUpper>

  p_cli->cmd_count++;
 80022f0:	693b      	ldr	r3, [r7, #16]
 80022f2:	f8b3 3248 	ldrh.w	r3, [r3, #584]	; 0x248
 80022f6:	3301      	adds	r3, #1
 80022f8:	b29a      	uxth	r2, r3
 80022fa:	693b      	ldr	r3, [r7, #16]
 80022fc:	f8a3 2248 	strh.w	r2, [r3, #584]	; 0x248

  return ret;
 8002300:	7dfb      	ldrb	r3, [r7, #23]
}
 8002302:	4618      	mov	r0, r3
 8002304:	3718      	adds	r7, #24
 8002306:	46bd      	mov	sp, r7
 8002308:	bd80      	pop	{r7, pc}
 800230a:	bf00      	nop
 800230c:	2000038c 	.word	0x2000038c

08002310 <cliShowList>:

void cliShowList(cli_args_t *args)
{
 8002310:	b580      	push	{r7, lr}
 8002312:	b084      	sub	sp, #16
 8002314:	af00      	add	r7, sp, #0
 8002316:	6078      	str	r0, [r7, #4]
  /*there is no return*/
  cli_t *p_cli = &cli_node;
 8002318:	4b15      	ldr	r3, [pc, #84]	; (8002370 <cliShowList+0x60>)
 800231a:	60bb      	str	r3, [r7, #8]


  cliPrintf("\r\n");
 800231c:	4815      	ldr	r0, [pc, #84]	; (8002374 <cliShowList+0x64>)
 800231e:	f7ff fe9b 	bl	8002058 <cliPrintf>
  cliPrintf("---------- cmd list ---------\r\n");
 8002322:	4815      	ldr	r0, [pc, #84]	; (8002378 <cliShowList+0x68>)
 8002324:	f7ff fe98 	bl	8002058 <cliPrintf>

  for (int i=0; i<p_cli->cmd_count; i++)
 8002328:	2300      	movs	r3, #0
 800232a:	60fb      	str	r3, [r7, #12]
 800232c:	e012      	b.n	8002354 <cliShowList+0x44>
  {
    cliPrintf(p_cli->cmd_list[i].cmd_str);
 800232e:	68fa      	ldr	r2, [r7, #12]
 8002330:	4613      	mov	r3, r2
 8002332:	009b      	lsls	r3, r3, #2
 8002334:	4413      	add	r3, r2
 8002336:	009b      	lsls	r3, r3, #2
 8002338:	f503 7312 	add.w	r3, r3, #584	; 0x248
 800233c:	68ba      	ldr	r2, [r7, #8]
 800233e:	4413      	add	r3, r2
 8002340:	3304      	adds	r3, #4
 8002342:	4618      	mov	r0, r3
 8002344:	f7ff fe88 	bl	8002058 <cliPrintf>
    cliPrintf("\r\n");
 8002348:	480a      	ldr	r0, [pc, #40]	; (8002374 <cliShowList+0x64>)
 800234a:	f7ff fe85 	bl	8002058 <cliPrintf>
  for (int i=0; i<p_cli->cmd_count; i++)
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	3301      	adds	r3, #1
 8002352:	60fb      	str	r3, [r7, #12]
 8002354:	68bb      	ldr	r3, [r7, #8]
 8002356:	f8b3 3248 	ldrh.w	r3, [r3, #584]	; 0x248
 800235a:	461a      	mov	r2, r3
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	4293      	cmp	r3, r2
 8002360:	dbe5      	blt.n	800232e <cliShowList+0x1e>
  }

  cliPrintf("-----------------------------\r\n");
 8002362:	4806      	ldr	r0, [pc, #24]	; (800237c <cliShowList+0x6c>)
 8002364:	f7ff fe78 	bl	8002058 <cliPrintf>
}
 8002368:	bf00      	nop
 800236a:	3710      	adds	r7, #16
 800236c:	46bd      	mov	sp, r7
 800236e:	bd80      	pop	{r7, pc}
 8002370:	2000038c 	.word	0x2000038c
 8002374:	0800f808 	.word	0x0800f808
 8002378:	0800f80c 	.word	0x0800f80c
 800237c:	0800f82c 	.word	0x0800f82c

08002380 <cliMemoryDump>:

void cliMemoryDump(cli_args_t *args)
{
 8002380:	b580      	push	{r7, lr}
 8002382:	b08c      	sub	sp, #48	; 0x30
 8002384:	af00      	add	r7, sp, #0
 8002386:	6078      	str	r0, [r7, #4]
  int idx, size = 16;
 8002388:	2310      	movs	r3, #16
 800238a:	62bb      	str	r3, [r7, #40]	; 0x28
  unsigned int *addr;
  int idx1, i;
  unsigned int *ascptr;
  unsigned char asc[4];

  int    argc = args->argc;
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	881b      	ldrh	r3, [r3, #0]
 8002390:	617b      	str	r3, [r7, #20]
  char **argv = args->argv;
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	685b      	ldr	r3, [r3, #4]
 8002396:	613b      	str	r3, [r7, #16]


  if(args->argc < 1)
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	881b      	ldrh	r3, [r3, #0]
 800239c:	2b00      	cmp	r3, #0
 800239e:	d103      	bne.n	80023a8 <cliMemoryDump+0x28>
  {
    cliPrintf(">> md addr [size] \n");
 80023a0:	4840      	ldr	r0, [pc, #256]	; (80024a4 <cliMemoryDump+0x124>)
 80023a2:	f7ff fe59 	bl	8002058 <cliPrintf>
 80023a6:	e07a      	b.n	800249e <cliMemoryDump+0x11e>
    return;
  }

  if(argc > 1)
 80023a8:	697b      	ldr	r3, [r7, #20]
 80023aa:	2b01      	cmp	r3, #1
 80023ac:	dd09      	ble.n	80023c2 <cliMemoryDump+0x42>
  {
    size = (int)strtoul((const char * ) argv[1], (char **)NULL, (int) 0);
 80023ae:	693b      	ldr	r3, [r7, #16]
 80023b0:	3304      	adds	r3, #4
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	2200      	movs	r2, #0
 80023b6:	2100      	movs	r1, #0
 80023b8:	4618      	mov	r0, r3
 80023ba:	f00a ff1d 	bl	800d1f8 <strtoul>
 80023be:	4603      	mov	r3, r0
 80023c0:	62bb      	str	r3, [r7, #40]	; 0x28
  }
  addr   = (unsigned int *)strtoul((const char * ) argv[0], (char **)NULL, (int) 0);
 80023c2:	693b      	ldr	r3, [r7, #16]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	2200      	movs	r2, #0
 80023c8:	2100      	movs	r1, #0
 80023ca:	4618      	mov	r0, r3
 80023cc:	f00a ff14 	bl	800d1f8 <strtoul>
 80023d0:	4603      	mov	r3, r0
 80023d2:	627b      	str	r3, [r7, #36]	; 0x24
  ascptr = (unsigned int *)addr;
 80023d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023d6:	61bb      	str	r3, [r7, #24]

  cliPrintf("\n   ");
 80023d8:	4833      	ldr	r0, [pc, #204]	; (80024a8 <cliMemoryDump+0x128>)
 80023da:	f7ff fe3d 	bl	8002058 <cliPrintf>
  for (idx = 0; idx<size; idx++)
 80023de:	2300      	movs	r3, #0
 80023e0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80023e2:	e058      	b.n	8002496 <cliMemoryDump+0x116>
  {
    if((idx%4) == 0)
 80023e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80023e6:	f003 0303 	and.w	r3, r3, #3
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d104      	bne.n	80023f8 <cliMemoryDump+0x78>
    {
      cliPrintf(" 0x%08X: ", (unsigned int)addr);
 80023ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023f0:	4619      	mov	r1, r3
 80023f2:	482e      	ldr	r0, [pc, #184]	; (80024ac <cliMemoryDump+0x12c>)
 80023f4:	f7ff fe30 	bl	8002058 <cliPrintf>
    }
    cliPrintf(" 0x%08X", *(addr));
 80023f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	4619      	mov	r1, r3
 80023fe:	482c      	ldr	r0, [pc, #176]	; (80024b0 <cliMemoryDump+0x130>)
 8002400:	f7ff fe2a 	bl	8002058 <cliPrintf>

    if ((idx%4) == 3)
 8002404:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002406:	425a      	negs	r2, r3
 8002408:	f003 0303 	and.w	r3, r3, #3
 800240c:	f002 0203 	and.w	r2, r2, #3
 8002410:	bf58      	it	pl
 8002412:	4253      	negpl	r3, r2
 8002414:	2b03      	cmp	r3, #3
 8002416:	d138      	bne.n	800248a <cliMemoryDump+0x10a>
    {
      cliPrintf ("  |");
 8002418:	4826      	ldr	r0, [pc, #152]	; (80024b4 <cliMemoryDump+0x134>)
 800241a:	f7ff fe1d 	bl	8002058 <cliPrintf>
      for (idx1= 0; idx1< 4; idx1++)
 800241e:	2300      	movs	r3, #0
 8002420:	623b      	str	r3, [r7, #32]
 8002422:	e02c      	b.n	800247e <cliMemoryDump+0xfe>
 8002424:	69bb      	ldr	r3, [r7, #24]
 8002426:	681b      	ldr	r3, [r3, #0]
      {
        memcpy((char *)asc, (char *)ascptr, 4);
 8002428:	60fb      	str	r3, [r7, #12]
        for (i=0;i<4;i++)
 800242a:	2300      	movs	r3, #0
 800242c:	61fb      	str	r3, [r7, #28]
 800242e:	e01d      	b.n	800246c <cliMemoryDump+0xec>
        {
          if (asc[i] > 0x1f && asc[i] < 0x7f)
 8002430:	f107 020c 	add.w	r2, r7, #12
 8002434:	69fb      	ldr	r3, [r7, #28]
 8002436:	4413      	add	r3, r2
 8002438:	781b      	ldrb	r3, [r3, #0]
 800243a:	2b1f      	cmp	r3, #31
 800243c:	d910      	bls.n	8002460 <cliMemoryDump+0xe0>
 800243e:	f107 020c 	add.w	r2, r7, #12
 8002442:	69fb      	ldr	r3, [r7, #28]
 8002444:	4413      	add	r3, r2
 8002446:	781b      	ldrb	r3, [r3, #0]
 8002448:	2b7e      	cmp	r3, #126	; 0x7e
 800244a:	d809      	bhi.n	8002460 <cliMemoryDump+0xe0>
          {
            cliPrintf("%c", asc[i]);
 800244c:	f107 020c 	add.w	r2, r7, #12
 8002450:	69fb      	ldr	r3, [r7, #28]
 8002452:	4413      	add	r3, r2
 8002454:	781b      	ldrb	r3, [r3, #0]
 8002456:	4619      	mov	r1, r3
 8002458:	4817      	ldr	r0, [pc, #92]	; (80024b8 <cliMemoryDump+0x138>)
 800245a:	f7ff fdfd 	bl	8002058 <cliPrintf>
 800245e:	e002      	b.n	8002466 <cliMemoryDump+0xe6>
          }
          else
          {
            cliPrintf(".");
 8002460:	4816      	ldr	r0, [pc, #88]	; (80024bc <cliMemoryDump+0x13c>)
 8002462:	f7ff fdf9 	bl	8002058 <cliPrintf>
        for (i=0;i<4;i++)
 8002466:	69fb      	ldr	r3, [r7, #28]
 8002468:	3301      	adds	r3, #1
 800246a:	61fb      	str	r3, [r7, #28]
 800246c:	69fb      	ldr	r3, [r7, #28]
 800246e:	2b03      	cmp	r3, #3
 8002470:	ddde      	ble.n	8002430 <cliMemoryDump+0xb0>
          }
        }
        ascptr+=1;
 8002472:	69bb      	ldr	r3, [r7, #24]
 8002474:	3304      	adds	r3, #4
 8002476:	61bb      	str	r3, [r7, #24]
      for (idx1= 0; idx1< 4; idx1++)
 8002478:	6a3b      	ldr	r3, [r7, #32]
 800247a:	3301      	adds	r3, #1
 800247c:	623b      	str	r3, [r7, #32]
 800247e:	6a3b      	ldr	r3, [r7, #32]
 8002480:	2b03      	cmp	r3, #3
 8002482:	ddcf      	ble.n	8002424 <cliMemoryDump+0xa4>
      }
      cliPrintf("|\n   ");
 8002484:	480e      	ldr	r0, [pc, #56]	; (80024c0 <cliMemoryDump+0x140>)
 8002486:	f7ff fde7 	bl	8002058 <cliPrintf>
    }
    addr++;
 800248a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800248c:	3304      	adds	r3, #4
 800248e:	627b      	str	r3, [r7, #36]	; 0x24
  for (idx = 0; idx<size; idx++)
 8002490:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002492:	3301      	adds	r3, #1
 8002494:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002496:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002498:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800249a:	429a      	cmp	r2, r3
 800249c:	dba2      	blt.n	80023e4 <cliMemoryDump+0x64>
  }
}
 800249e:	3730      	adds	r7, #48	; 0x30
 80024a0:	46bd      	mov	sp, r7
 80024a2:	bd80      	pop	{r7, pc}
 80024a4:	0800f84c 	.word	0x0800f84c
 80024a8:	0800f860 	.word	0x0800f860
 80024ac:	0800f868 	.word	0x0800f868
 80024b0:	0800f874 	.word	0x0800f874
 80024b4:	0800f87c 	.word	0x0800f87c
 80024b8:	0800f880 	.word	0x0800f880
 80024bc:	0800f884 	.word	0x0800f884
 80024c0:	0800f888 	.word	0x0800f888

080024c4 <flashInit>:
  {FLASH_SECTOR_6, 0x08040000, 131072},
  {FLASH_SECTOR_7, 0x08060000, 131072}
};

bool flashInit(void)
{
 80024c4:	b480      	push	{r7}
 80024c6:	af00      	add	r7, sp, #0
  return true;
 80024c8:	2301      	movs	r3, #1
}
 80024ca:	4618      	mov	r0, r3
 80024cc:	46bd      	mov	sp, r7
 80024ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d2:	4770      	bx	lr

080024d4 <ledInit>:

static void cliLed(cli_args_t *args);
#endif

bool ledInit(void)
{
 80024d4:	b580      	push	{r7, lr}
 80024d6:	b088      	sub	sp, #32
 80024d8:	af00      	add	r7, sp, #0
	bool ret = true;
 80024da:	2301      	movs	r3, #1
 80024dc:	76fb      	strb	r3, [r7, #27]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024de:	1d3b      	adds	r3, r7, #4
 80024e0:	2200      	movs	r2, #0
 80024e2:	601a      	str	r2, [r3, #0]
 80024e4:	605a      	str	r2, [r3, #4]
 80024e6:	609a      	str	r2, [r3, #8]
 80024e8:	60da      	str	r2, [r3, #12]
 80024ea:	611a      	str	r2, [r3, #16]

	__HAL_RCC_GPIOA_CLK_ENABLE();
 80024ec:	2300      	movs	r3, #0
 80024ee:	603b      	str	r3, [r7, #0]
 80024f0:	4b1f      	ldr	r3, [pc, #124]	; (8002570 <ledInit+0x9c>)
 80024f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024f4:	4a1e      	ldr	r2, [pc, #120]	; (8002570 <ledInit+0x9c>)
 80024f6:	f043 0301 	orr.w	r3, r3, #1
 80024fa:	6313      	str	r3, [r2, #48]	; 0x30
 80024fc:	4b1c      	ldr	r3, [pc, #112]	; (8002570 <ledInit+0x9c>)
 80024fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002500:	f003 0301 	and.w	r3, r3, #1
 8002504:	603b      	str	r3, [r7, #0]
 8002506:	683b      	ldr	r3, [r7, #0]

	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002508:	2301      	movs	r3, #1
 800250a:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800250c:	2300      	movs	r3, #0
 800250e:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002510:	2300      	movs	r3, #0
 8002512:	613b      	str	r3, [r7, #16]

	for(int i = 0; i < LED_MAX_CHANNEL; i++)
 8002514:	2300      	movs	r3, #0
 8002516:	61fb      	str	r3, [r7, #28]
 8002518:	e01e      	b.n	8002558 <ledInit+0x84>
	{
		ledOff(i);
 800251a:	69fb      	ldr	r3, [r7, #28]
 800251c:	b2db      	uxtb	r3, r3
 800251e:	4618      	mov	r0, r3
 8002520:	f000 f82e 	bl	8002580 <ledOff>
		GPIO_InitStruct.Pin = led_tbl[i].pin;
 8002524:	4913      	ldr	r1, [pc, #76]	; (8002574 <ledInit+0xa0>)
 8002526:	69fa      	ldr	r2, [r7, #28]
 8002528:	4613      	mov	r3, r2
 800252a:	005b      	lsls	r3, r3, #1
 800252c:	4413      	add	r3, r2
 800252e:	009b      	lsls	r3, r3, #2
 8002530:	440b      	add	r3, r1
 8002532:	3304      	adds	r3, #4
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	607b      	str	r3, [r7, #4]
		HAL_GPIO_Init(led_tbl[i].port, &GPIO_InitStruct);
 8002538:	490e      	ldr	r1, [pc, #56]	; (8002574 <ledInit+0xa0>)
 800253a:	69fa      	ldr	r2, [r7, #28]
 800253c:	4613      	mov	r3, r2
 800253e:	005b      	lsls	r3, r3, #1
 8002540:	4413      	add	r3, r2
 8002542:	009b      	lsls	r3, r3, #2
 8002544:	440b      	add	r3, r1
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	1d3a      	adds	r2, r7, #4
 800254a:	4611      	mov	r1, r2
 800254c:	4618      	mov	r0, r3
 800254e:	f002 fb6d 	bl	8004c2c <HAL_GPIO_Init>
	for(int i = 0; i < LED_MAX_CHANNEL; i++)
 8002552:	69fb      	ldr	r3, [r7, #28]
 8002554:	3301      	adds	r3, #1
 8002556:	61fb      	str	r3, [r7, #28]
 8002558:	69fb      	ldr	r3, [r7, #28]
 800255a:	2b00      	cmp	r3, #0
 800255c:	dddd      	ble.n	800251a <ledInit+0x46>
	}
#ifdef _USE_HW_CLI
	cliAdd("led", cliLed);
 800255e:	4906      	ldr	r1, [pc, #24]	; (8002578 <ledInit+0xa4>)
 8002560:	4806      	ldr	r0, [pc, #24]	; (800257c <ledInit+0xa8>)
 8002562:	f7ff fe8b 	bl	800227c <cliAdd>
#endif
	return ret;
 8002566:	7efb      	ldrb	r3, [r7, #27]
}
 8002568:	4618      	mov	r0, r3
 800256a:	3720      	adds	r7, #32
 800256c:	46bd      	mov	sp, r7
 800256e:	bd80      	pop	{r7, pc}
 8002570:	40023800 	.word	0x40023800
 8002574:	20000008 	.word	0x20000008
 8002578:	08002615 	.word	0x08002615
 800257c:	0800f898 	.word	0x0800f898

08002580 <ledOff>:
void ledOn(uint8_t ch)
{
	HAL_GPIO_WritePin(led_tbl[ch].port, led_tbl[ch].pin, led_tbl[ch].on_state);
}
void ledOff(uint8_t ch)
{
 8002580:	b590      	push	{r4, r7, lr}
 8002582:	b083      	sub	sp, #12
 8002584:	af00      	add	r7, sp, #0
 8002586:	4603      	mov	r3, r0
 8002588:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(led_tbl[ch].port, led_tbl[ch].pin, led_tbl[ch].off_state);
 800258a:	79fa      	ldrb	r2, [r7, #7]
 800258c:	4910      	ldr	r1, [pc, #64]	; (80025d0 <ledOff+0x50>)
 800258e:	4613      	mov	r3, r2
 8002590:	005b      	lsls	r3, r3, #1
 8002592:	4413      	add	r3, r2
 8002594:	009b      	lsls	r3, r3, #2
 8002596:	440b      	add	r3, r1
 8002598:	6818      	ldr	r0, [r3, #0]
 800259a:	79fa      	ldrb	r2, [r7, #7]
 800259c:	490c      	ldr	r1, [pc, #48]	; (80025d0 <ledOff+0x50>)
 800259e:	4613      	mov	r3, r2
 80025a0:	005b      	lsls	r3, r3, #1
 80025a2:	4413      	add	r3, r2
 80025a4:	009b      	lsls	r3, r3, #2
 80025a6:	440b      	add	r3, r1
 80025a8:	3304      	adds	r3, #4
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	b299      	uxth	r1, r3
 80025ae:	79fa      	ldrb	r2, [r7, #7]
 80025b0:	4c07      	ldr	r4, [pc, #28]	; (80025d0 <ledOff+0x50>)
 80025b2:	4613      	mov	r3, r2
 80025b4:	005b      	lsls	r3, r3, #1
 80025b6:	4413      	add	r3, r2
 80025b8:	009b      	lsls	r3, r3, #2
 80025ba:	4423      	add	r3, r4
 80025bc:	3309      	adds	r3, #9
 80025be:	781b      	ldrb	r3, [r3, #0]
 80025c0:	461a      	mov	r2, r3
 80025c2:	f002 fd9b 	bl	80050fc <HAL_GPIO_WritePin>
}
 80025c6:	bf00      	nop
 80025c8:	370c      	adds	r7, #12
 80025ca:	46bd      	mov	sp, r7
 80025cc:	bd90      	pop	{r4, r7, pc}
 80025ce:	bf00      	nop
 80025d0:	20000008 	.word	0x20000008

080025d4 <ledToggle>:
void ledToggle(uint8_t ch)
{
 80025d4:	b580      	push	{r7, lr}
 80025d6:	b082      	sub	sp, #8
 80025d8:	af00      	add	r7, sp, #0
 80025da:	4603      	mov	r3, r0
 80025dc:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_TogglePin(led_tbl[ch].port, led_tbl[ch].pin);
 80025de:	79fa      	ldrb	r2, [r7, #7]
 80025e0:	490b      	ldr	r1, [pc, #44]	; (8002610 <ledToggle+0x3c>)
 80025e2:	4613      	mov	r3, r2
 80025e4:	005b      	lsls	r3, r3, #1
 80025e6:	4413      	add	r3, r2
 80025e8:	009b      	lsls	r3, r3, #2
 80025ea:	440b      	add	r3, r1
 80025ec:	6818      	ldr	r0, [r3, #0]
 80025ee:	79fa      	ldrb	r2, [r7, #7]
 80025f0:	4907      	ldr	r1, [pc, #28]	; (8002610 <ledToggle+0x3c>)
 80025f2:	4613      	mov	r3, r2
 80025f4:	005b      	lsls	r3, r3, #1
 80025f6:	4413      	add	r3, r2
 80025f8:	009b      	lsls	r3, r3, #2
 80025fa:	440b      	add	r3, r1
 80025fc:	3304      	adds	r3, #4
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	b29b      	uxth	r3, r3
 8002602:	4619      	mov	r1, r3
 8002604:	f002 fd93 	bl	800512e <HAL_GPIO_TogglePin>
}
 8002608:	bf00      	nop
 800260a:	3708      	adds	r7, #8
 800260c:	46bd      	mov	sp, r7
 800260e:	bd80      	pop	{r7, pc}
 8002610:	20000008 	.word	0x20000008

08002614 <cliLed>:
#ifdef _USE_HW_CLI
static void cliLed(cli_args_t *args) /*reason why?? prototype is static but declare is not*/
{
 8002614:	b580      	push	{r7, lr}
 8002616:	b086      	sub	sp, #24
 8002618:	af00      	add	r7, sp, #0
 800261a:	6078      	str	r0, [r7, #4]
  bool ret = false;
 800261c:	2300      	movs	r3, #0
 800261e:	73fb      	strb	r3, [r7, #15]
  if(args->argc == 3 && args->isStr(0, "toggle") == true)
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	881b      	ldrh	r3, [r3, #0]
 8002624:	2b03      	cmp	r3, #3
 8002626:	d131      	bne.n	800268c <cliLed+0x78>
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	695b      	ldr	r3, [r3, #20]
 800262c:	491e      	ldr	r1, [pc, #120]	; (80026a8 <cliLed+0x94>)
 800262e:	2000      	movs	r0, #0
 8002630:	4798      	blx	r3
 8002632:	4603      	mov	r3, r0
 8002634:	2b00      	cmp	r3, #0
 8002636:	d029      	beq.n	800268c <cliLed+0x78>
  {
    uint8_t  led_ch;
    uint32_t toggle_time;
    uint32_t pre_time;

    led_ch      = (uint8_t)args->getData(1);
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	689b      	ldr	r3, [r3, #8]
 800263c:	2001      	movs	r0, #1
 800263e:	4798      	blx	r3
 8002640:	4603      	mov	r3, r0
 8002642:	75fb      	strb	r3, [r7, #23]
    toggle_time = (uint32_t)args->getData(2);
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	689b      	ldr	r3, [r3, #8]
 8002648:	2002      	movs	r0, #2
 800264a:	4798      	blx	r3
 800264c:	4603      	mov	r3, r0
 800264e:	60bb      	str	r3, [r7, #8]

    if(led_ch > 0)
 8002650:	7dfb      	ldrb	r3, [r7, #23]
 8002652:	2b00      	cmp	r3, #0
 8002654:	d002      	beq.n	800265c <cliLed+0x48>
    {
      led_ch--;
 8002656:	7dfb      	ldrb	r3, [r7, #23]
 8002658:	3b01      	subs	r3, #1
 800265a:	75fb      	strb	r3, [r7, #23]
    }

    pre_time = millis();
 800265c:	f7fe fd4e 	bl	80010fc <millis>
 8002660:	6138      	str	r0, [r7, #16]
    while(cliKeepLoop())
 8002662:	e00e      	b.n	8002682 <cliLed+0x6e>
    {
      if(millis() - pre_time > toggle_time)
 8002664:	f7fe fd4a 	bl	80010fc <millis>
 8002668:	4602      	mov	r2, r0
 800266a:	693b      	ldr	r3, [r7, #16]
 800266c:	1ad3      	subs	r3, r2, r3
 800266e:	68ba      	ldr	r2, [r7, #8]
 8002670:	429a      	cmp	r2, r3
 8002672:	d206      	bcs.n	8002682 <cliLed+0x6e>
      {
        pre_time = millis();
 8002674:	f7fe fd42 	bl	80010fc <millis>
 8002678:	6138      	str	r0, [r7, #16]
        ledToggle(led_ch);
 800267a:	7dfb      	ldrb	r3, [r7, #23]
 800267c:	4618      	mov	r0, r3
 800267e:	f7ff ffa9 	bl	80025d4 <ledToggle>
    while(cliKeepLoop())
 8002682:	f7ff fde5 	bl	8002250 <cliKeepLoop>
 8002686:	4603      	mov	r3, r0
 8002688:	2b00      	cmp	r3, #0
 800268a:	d1eb      	bne.n	8002664 <cliLed+0x50>
      }
    }
  }
  if(ret != true)
 800268c:	7bfb      	ldrb	r3, [r7, #15]
 800268e:	f083 0301 	eor.w	r3, r3, #1
 8002692:	b2db      	uxtb	r3, r3
 8002694:	2b00      	cmp	r3, #0
 8002696:	d003      	beq.n	80026a0 <cliLed+0x8c>
  {
    cliPrintf("Led toggle ch[1~%d] time_ms \n", LED_MAX_CHANNEL);
 8002698:	2101      	movs	r1, #1
 800269a:	4804      	ldr	r0, [pc, #16]	; (80026ac <cliLed+0x98>)
 800269c:	f7ff fcdc 	bl	8002058 <cliPrintf>
  }
}
 80026a0:	bf00      	nop
 80026a2:	3718      	adds	r7, #24
 80026a4:	46bd      	mov	sp, r7
 80026a6:	bd80      	pop	{r7, pc}
 80026a8:	0800f89c 	.word	0x0800f89c
 80026ac:	0800f8a4 	.word	0x0800f8a4

080026b0 <resetInit>:
#include "rtc.h"

static uint32_t reset_count = 0;

bool resetInit(void)
{
 80026b0:	b580      	push	{r7, lr}
 80026b2:	b082      	sub	sp, #8
 80026b4:	af00      	add	r7, sp, #0
	bool ret = true;
 80026b6:	2301      	movs	r3, #1
 80026b8:	71fb      	strb	r3, [r7, #7]

	if(RCC->CSR & (1<<26))
 80026ba:	4b11      	ldr	r3, [pc, #68]	; (8002700 <resetInit+0x50>)
 80026bc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80026be:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d013      	beq.n	80026ee <resetInit+0x3e>
	{
		rtcBackupRegWrite(0, rtcBackupRegRead(0) + 1);
 80026c6:	2000      	movs	r0, #0
 80026c8:	f000 f85a 	bl	8002780 <rtcBackupRegRead>
 80026cc:	4603      	mov	r3, r0
 80026ce:	3301      	adds	r3, #1
 80026d0:	4619      	mov	r1, r3
 80026d2:	2000      	movs	r0, #0
 80026d4:	f000 f844 	bl	8002760 <rtcBackupRegWrite>
		delay(500);
 80026d8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80026dc:	f7fe fcfa 	bl	80010d4 <delay>
		/* due to multiple input */
		reset_count = rtcBackupRegRead(0);
 80026e0:	2000      	movs	r0, #0
 80026e2:	f000 f84d 	bl	8002780 <rtcBackupRegRead>
 80026e6:	4603      	mov	r3, r0
 80026e8:	461a      	mov	r2, r3
 80026ea:	4b06      	ldr	r3, [pc, #24]	; (8002704 <resetInit+0x54>)
 80026ec:	601a      	str	r2, [r3, #0]
		/* one count increase itself */
	}
	rtcBackupRegWrite(0, 0);
 80026ee:	2100      	movs	r1, #0
 80026f0:	2000      	movs	r0, #0
 80026f2:	f000 f835 	bl	8002760 <rtcBackupRegWrite>
	return ret;
 80026f6:	79fb      	ldrb	r3, [r7, #7]
}
 80026f8:	4618      	mov	r0, r3
 80026fa:	3708      	adds	r7, #8
 80026fc:	46bd      	mov	sp, r7
 80026fe:	bd80      	pop	{r7, pc}
 8002700:	40023800 	.word	0x40023800
 8002704:	20000730 	.word	0x20000730

08002708 <rtcInit>:
#include "rtc.h"

static RTC_HandleTypeDef hrtc;

bool rtcInit(void)
{
 8002708:	b580      	push	{r7, lr}
 800270a:	b082      	sub	sp, #8
 800270c:	af00      	add	r7, sp, #0
	bool ret = true;
 800270e:	2301      	movs	r3, #1
 8002710:	71fb      	strb	r3, [r7, #7]
	// also need to enable GPIOC -> already declared on "bsp.c"
	hrtc.Instance 						= RTC;
 8002712:	4b11      	ldr	r3, [pc, #68]	; (8002758 <rtcInit+0x50>)
 8002714:	4a11      	ldr	r2, [pc, #68]	; (800275c <rtcInit+0x54>)
 8002716:	601a      	str	r2, [r3, #0]
	hrtc.Init.HourFormat 			= RTC_HOURFORMAT_24;
 8002718:	4b0f      	ldr	r3, [pc, #60]	; (8002758 <rtcInit+0x50>)
 800271a:	2200      	movs	r2, #0
 800271c:	605a      	str	r2, [r3, #4]
	hrtc.Init.AsynchPrediv 		= 127;
 800271e:	4b0e      	ldr	r3, [pc, #56]	; (8002758 <rtcInit+0x50>)
 8002720:	227f      	movs	r2, #127	; 0x7f
 8002722:	609a      	str	r2, [r3, #8]
	hrtc.Init.SynchPrediv 		= 255;
 8002724:	4b0c      	ldr	r3, [pc, #48]	; (8002758 <rtcInit+0x50>)
 8002726:	22ff      	movs	r2, #255	; 0xff
 8002728:	60da      	str	r2, [r3, #12]
	hrtc.Init.OutPut 					= RTC_OUTPUT_DISABLE;
 800272a:	4b0b      	ldr	r3, [pc, #44]	; (8002758 <rtcInit+0x50>)
 800272c:	2200      	movs	r2, #0
 800272e:	611a      	str	r2, [r3, #16]
	hrtc.Init.OutPutPolarity 	= RTC_OUTPUT_POLARITY_HIGH;
 8002730:	4b09      	ldr	r3, [pc, #36]	; (8002758 <rtcInit+0x50>)
 8002732:	2200      	movs	r2, #0
 8002734:	615a      	str	r2, [r3, #20]
	hrtc.Init.OutPutType	    = RTC_OUTPUT_TYPE_OPENDRAIN;
 8002736:	4b08      	ldr	r3, [pc, #32]	; (8002758 <rtcInit+0x50>)
 8002738:	2200      	movs	r2, #0
 800273a:	619a      	str	r2, [r3, #24]
	if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800273c:	4806      	ldr	r0, [pc, #24]	; (8002758 <rtcInit+0x50>)
 800273e:	f004 fbdb 	bl	8006ef8 <HAL_RTC_Init>
 8002742:	4603      	mov	r3, r0
 8002744:	2b00      	cmp	r3, #0
 8002746:	d001      	beq.n	800274c <rtcInit+0x44>
	{
	Error_Handler();
 8002748:	f7fe fd58 	bl	80011fc <Error_Handler>
	}
	return ret;
 800274c:	79fb      	ldrb	r3, [r7, #7]
}
 800274e:	4618      	mov	r0, r3
 8002750:	3708      	adds	r7, #8
 8002752:	46bd      	mov	sp, r7
 8002754:	bd80      	pop	{r7, pc}
 8002756:	bf00      	nop
 8002758:	20000734 	.word	0x20000734
 800275c:	40002800 	.word	0x40002800

08002760 <rtcBackupRegWrite>:

void rtcBackupRegWrite(uint32_t index, uint32_t data)
{
 8002760:	b580      	push	{r7, lr}
 8002762:	b082      	sub	sp, #8
 8002764:	af00      	add	r7, sp, #0
 8002766:	6078      	str	r0, [r7, #4]
 8002768:	6039      	str	r1, [r7, #0]
	HAL_RTCEx_BKUPWrite(&hrtc, index, data);
 800276a:	683a      	ldr	r2, [r7, #0]
 800276c:	6879      	ldr	r1, [r7, #4]
 800276e:	4803      	ldr	r0, [pc, #12]	; (800277c <rtcBackupRegWrite+0x1c>)
 8002770:	f004 fca7 	bl	80070c2 <HAL_RTCEx_BKUPWrite>
}
 8002774:	bf00      	nop
 8002776:	3708      	adds	r7, #8
 8002778:	46bd      	mov	sp, r7
 800277a:	bd80      	pop	{r7, pc}
 800277c:	20000734 	.word	0x20000734

08002780 <rtcBackupRegRead>:
uint32_t rtcBackupRegRead(uint32_t index)
{
 8002780:	b580      	push	{r7, lr}
 8002782:	b082      	sub	sp, #8
 8002784:	af00      	add	r7, sp, #0
 8002786:	6078      	str	r0, [r7, #4]
	return HAL_RTCEx_BKUPRead(&hrtc, index);
 8002788:	6879      	ldr	r1, [r7, #4]
 800278a:	4804      	ldr	r0, [pc, #16]	; (800279c <rtcBackupRegRead+0x1c>)
 800278c:	f004 fcb3 	bl	80070f6 <HAL_RTCEx_BKUPRead>
 8002790:	4603      	mov	r3, r0
}
 8002792:	4618      	mov	r0, r3
 8002794:	3708      	adds	r7, #8
 8002796:	46bd      	mov	sp, r7
 8002798:	bd80      	pop	{r7, pc}
 800279a:	bf00      	nop
 800279c:	20000734 	.word	0x20000734

080027a0 <HAL_RTC_MspInit>:


void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 80027a0:	b580      	push	{r7, lr}
 80027a2:	b088      	sub	sp, #32
 80027a4:	af00      	add	r7, sp, #0
 80027a6:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80027a8:	f107 0308 	add.w	r3, r7, #8
 80027ac:	2200      	movs	r2, #0
 80027ae:	601a      	str	r2, [r3, #0]
 80027b0:	605a      	str	r2, [r3, #4]
 80027b2:	609a      	str	r2, [r3, #8]
 80027b4:	60da      	str	r2, [r3, #12]
 80027b6:	611a      	str	r2, [r3, #16]
 80027b8:	615a      	str	r2, [r3, #20]
  if(rtcHandle->Instance==RTC)
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	4a0c      	ldr	r2, [pc, #48]	; (80027f0 <HAL_RTC_MspInit+0x50>)
 80027c0:	4293      	cmp	r3, r2
 80027c2:	d111      	bne.n	80027e8 <HAL_RTC_MspInit+0x48>
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80027c4:	2302      	movs	r3, #2
 80027c6:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80027c8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80027cc:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80027ce:	f107 0308 	add.w	r3, r7, #8
 80027d2:	4618      	mov	r0, r3
 80027d4:	f004 faa0 	bl	8006d18 <HAL_RCCEx_PeriphCLKConfig>
 80027d8:	4603      	mov	r3, r0
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d001      	beq.n	80027e2 <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 80027de:	f7fe fd0d 	bl	80011fc <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 80027e2:	4b04      	ldr	r3, [pc, #16]	; (80027f4 <HAL_RTC_MspInit+0x54>)
 80027e4:	2201      	movs	r2, #1
 80027e6:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 80027e8:	bf00      	nop
 80027ea:	3720      	adds	r7, #32
 80027ec:	46bd      	mov	sp, r7
 80027ee:	bd80      	pop	{r7, pc}
 80027f0:	40002800 	.word	0x40002800
 80027f4:	42470e3c 	.word	0x42470e3c

080027f8 <uartInit>:
static qbuffer_t qbuffer[UART_MAX_CHANNEL];
static uint8_t rx_buf[256];
//static uint8_t rx_data[UART_MAX_CHANNEL];

bool uartInit(void)
{
 80027f8:	b480      	push	{r7}
 80027fa:	b083      	sub	sp, #12
 80027fc:	af00      	add	r7, sp, #0
	for(int i = 0; i < UART_MAX_CHANNEL; i++)
 80027fe:	2300      	movs	r3, #0
 8002800:	607b      	str	r3, [r7, #4]
 8002802:	e007      	b.n	8002814 <uartInit+0x1c>
	{
		is_open[i] = false;
 8002804:	4a08      	ldr	r2, [pc, #32]	; (8002828 <uartInit+0x30>)
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	4413      	add	r3, r2
 800280a:	2200      	movs	r2, #0
 800280c:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < UART_MAX_CHANNEL; i++)
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	3301      	adds	r3, #1
 8002812:	607b      	str	r3, [r7, #4]
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	2b01      	cmp	r3, #1
 8002818:	ddf4      	ble.n	8002804 <uartInit+0xc>
	}
	return false;
 800281a:	2300      	movs	r3, #0
}
 800281c:	4618      	mov	r0, r3
 800281e:	370c      	adds	r7, #12
 8002820:	46bd      	mov	sp, r7
 8002822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002826:	4770      	bx	lr
 8002828:	200007f8 	.word	0x200007f8

0800282c <uartOpen>:

bool uartOpen(uint8_t ch, uint32_t baud)
{
 800282c:	b580      	push	{r7, lr}
 800282e:	b084      	sub	sp, #16
 8002830:	af00      	add	r7, sp, #0
 8002832:	4603      	mov	r3, r0
 8002834:	6039      	str	r1, [r7, #0]
 8002836:	71fb      	strb	r3, [r7, #7]
	bool ret = false;
 8002838:	2300      	movs	r3, #0
 800283a:	73fb      	strb	r3, [r7, #15]

	switch(ch)
 800283c:	79fb      	ldrb	r3, [r7, #7]
 800283e:	2b00      	cmp	r3, #0
 8002840:	d002      	beq.n	8002848 <uartOpen+0x1c>
 8002842:	2b01      	cmp	r3, #1
 8002844:	d007      	beq.n	8002856 <uartOpen+0x2a>
 8002846:	e076      	b.n	8002936 <uartOpen+0x10a>
	{
		case _DEF_UART1:
			is_open[ch] = true;
 8002848:	79fb      	ldrb	r3, [r7, #7]
 800284a:	4a3d      	ldr	r2, [pc, #244]	; (8002940 <uartOpen+0x114>)
 800284c:	2101      	movs	r1, #1
 800284e:	54d1      	strb	r1, [r2, r3]
			ret = true;
 8002850:	2301      	movs	r3, #1
 8002852:	73fb      	strb	r3, [r7, #15]
			break;
 8002854:	e06f      	b.n	8002936 <uartOpen+0x10a>

		case _DEF_UART2:
			huart1.Instance 					= USART1;
 8002856:	4b3b      	ldr	r3, [pc, #236]	; (8002944 <uartOpen+0x118>)
 8002858:	4a3b      	ldr	r2, [pc, #236]	; (8002948 <uartOpen+0x11c>)
 800285a:	601a      	str	r2, [r3, #0]
			huart1.Init.BaudRate 			= baud;
 800285c:	4a39      	ldr	r2, [pc, #228]	; (8002944 <uartOpen+0x118>)
 800285e:	683b      	ldr	r3, [r7, #0]
 8002860:	6053      	str	r3, [r2, #4]
			huart1.Init.WordLength		= UART_WORDLENGTH_8B;
 8002862:	4b38      	ldr	r3, [pc, #224]	; (8002944 <uartOpen+0x118>)
 8002864:	2200      	movs	r2, #0
 8002866:	609a      	str	r2, [r3, #8]
			huart1.Init.StopBits 			= UART_STOPBITS_1;
 8002868:	4b36      	ldr	r3, [pc, #216]	; (8002944 <uartOpen+0x118>)
 800286a:	2200      	movs	r2, #0
 800286c:	60da      	str	r2, [r3, #12]
			huart1.Init.Parity 				= UART_PARITY_NONE;
 800286e:	4b35      	ldr	r3, [pc, #212]	; (8002944 <uartOpen+0x118>)
 8002870:	2200      	movs	r2, #0
 8002872:	611a      	str	r2, [r3, #16]
			huart1.Init.Mode 					= UART_MODE_TX_RX;
 8002874:	4b33      	ldr	r3, [pc, #204]	; (8002944 <uartOpen+0x118>)
 8002876:	220c      	movs	r2, #12
 8002878:	615a      	str	r2, [r3, #20]
			huart1.Init.HwFlowCtl 		= UART_HWCONTROL_NONE;
 800287a:	4b32      	ldr	r3, [pc, #200]	; (8002944 <uartOpen+0x118>)
 800287c:	2200      	movs	r2, #0
 800287e:	619a      	str	r2, [r3, #24]
			huart1.Init.OverSampling 	= UART_OVERSAMPLING_16;
 8002880:	4b30      	ldr	r3, [pc, #192]	; (8002944 <uartOpen+0x118>)
 8002882:	2200      	movs	r2, #0
 8002884:	61da      	str	r2, [r3, #28]

			HAL_UART_DeInit(&huart1);
 8002886:	482f      	ldr	r0, [pc, #188]	; (8002944 <uartOpen+0x118>)
 8002888:	f004 fc9a 	bl	80071c0 <HAL_UART_DeInit>

			qbufferCreate(&qbuffer[ch], &rx_buf[0], 256);
 800288c:	79fb      	ldrb	r3, [r7, #7]
 800288e:	011b      	lsls	r3, r3, #4
 8002890:	4a2e      	ldr	r2, [pc, #184]	; (800294c <uartOpen+0x120>)
 8002892:	4413      	add	r3, r2
 8002894:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002898:	492d      	ldr	r1, [pc, #180]	; (8002950 <uartOpen+0x124>)
 800289a:	4618      	mov	r0, r3
 800289c:	f7fe fe19 	bl	80014d2 <qbufferCreate>

      __HAL_RCC_DMA2_CLK_ENABLE();
 80028a0:	2300      	movs	r3, #0
 80028a2:	60bb      	str	r3, [r7, #8]
 80028a4:	4b2b      	ldr	r3, [pc, #172]	; (8002954 <uartOpen+0x128>)
 80028a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028a8:	4a2a      	ldr	r2, [pc, #168]	; (8002954 <uartOpen+0x128>)
 80028aa:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80028ae:	6313      	str	r3, [r2, #48]	; 0x30
 80028b0:	4b28      	ldr	r3, [pc, #160]	; (8002954 <uartOpen+0x128>)
 80028b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028b4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80028b8:	60bb      	str	r3, [r7, #8]
 80028ba:	68bb      	ldr	r3, [r7, #8]
      HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 80028bc:	2200      	movs	r2, #0
 80028be:	2100      	movs	r1, #0
 80028c0:	203a      	movs	r0, #58	; 0x3a
 80028c2:	f001 fd0e 	bl	80042e2 <HAL_NVIC_SetPriority>
      HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 80028c6:	203a      	movs	r0, #58	; 0x3a
 80028c8:	f001 fd27 	bl	800431a <HAL_NVIC_EnableIRQ>

			if (HAL_UART_Init(&huart1) != HAL_OK)
 80028cc:	481d      	ldr	r0, [pc, #116]	; (8002944 <uartOpen+0x118>)
 80028ce:	f004 fc2a 	bl	8007126 <HAL_UART_Init>
 80028d2:	4603      	mov	r3, r0
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d002      	beq.n	80028de <uartOpen+0xb2>
			{
				ret = false;
 80028d8:	2300      	movs	r3, #0
 80028da:	73fb      	strb	r3, [r7, #15]
				}
				/* FLUSH */
				qbuffer[ch].in  = qbuffer[ch].len - hdma_usart1_rx.Instance->NDTR;
				qbuffer[ch].out = qbuffer[ch].in;
			}
			break;
 80028dc:	e02a      	b.n	8002934 <uartOpen+0x108>
				ret = true;
 80028de:	2301      	movs	r3, #1
 80028e0:	73fb      	strb	r3, [r7, #15]
				is_open[ch] = true;
 80028e2:	79fb      	ldrb	r3, [r7, #7]
 80028e4:	4a16      	ldr	r2, [pc, #88]	; (8002940 <uartOpen+0x114>)
 80028e6:	2101      	movs	r1, #1
 80028e8:	54d1      	strb	r1, [r2, r3]
				if(HAL_UART_Receive_DMA(&huart1, (uint8_t *)&rx_buf[0], 256) != HAL_OK)
 80028ea:	f44f 7280 	mov.w	r2, #256	; 0x100
 80028ee:	4918      	ldr	r1, [pc, #96]	; (8002950 <uartOpen+0x124>)
 80028f0:	4814      	ldr	r0, [pc, #80]	; (8002944 <uartOpen+0x118>)
 80028f2:	f004 fd26 	bl	8007342 <HAL_UART_Receive_DMA>
 80028f6:	4603      	mov	r3, r0
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d001      	beq.n	8002900 <uartOpen+0xd4>
				  ret = false;
 80028fc:	2300      	movs	r3, #0
 80028fe:	73fb      	strb	r3, [r7, #15]
				qbuffer[ch].in  = qbuffer[ch].len - hdma_usart1_rx.Instance->NDTR;
 8002900:	79fb      	ldrb	r3, [r7, #7]
 8002902:	4a12      	ldr	r2, [pc, #72]	; (800294c <uartOpen+0x120>)
 8002904:	011b      	lsls	r3, r3, #4
 8002906:	4413      	add	r3, r2
 8002908:	3308      	adds	r3, #8
 800290a:	6819      	ldr	r1, [r3, #0]
 800290c:	4b12      	ldr	r3, [pc, #72]	; (8002958 <uartOpen+0x12c>)
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	685a      	ldr	r2, [r3, #4]
 8002912:	79fb      	ldrb	r3, [r7, #7]
 8002914:	1a8a      	subs	r2, r1, r2
 8002916:	490d      	ldr	r1, [pc, #52]	; (800294c <uartOpen+0x120>)
 8002918:	011b      	lsls	r3, r3, #4
 800291a:	440b      	add	r3, r1
 800291c:	601a      	str	r2, [r3, #0]
				qbuffer[ch].out = qbuffer[ch].in;
 800291e:	79fa      	ldrb	r2, [r7, #7]
 8002920:	79fb      	ldrb	r3, [r7, #7]
 8002922:	490a      	ldr	r1, [pc, #40]	; (800294c <uartOpen+0x120>)
 8002924:	0112      	lsls	r2, r2, #4
 8002926:	440a      	add	r2, r1
 8002928:	6812      	ldr	r2, [r2, #0]
 800292a:	4908      	ldr	r1, [pc, #32]	; (800294c <uartOpen+0x120>)
 800292c:	011b      	lsls	r3, r3, #4
 800292e:	440b      	add	r3, r1
 8002930:	3304      	adds	r3, #4
 8002932:	601a      	str	r2, [r3, #0]
			break;
 8002934:	bf00      	nop
	}

	return ret;
 8002936:	7bfb      	ldrb	r3, [r7, #15]
}
 8002938:	4618      	mov	r0, r3
 800293a:	3710      	adds	r7, #16
 800293c:	46bd      	mov	sp, r7
 800293e:	bd80      	pop	{r7, pc}
 8002940:	200007f8 	.word	0x200007f8
 8002944:	20000754 	.word	0x20000754
 8002948:	40011000 	.word	0x40011000
 800294c:	200007fc 	.word	0x200007fc
 8002950:	2000081c 	.word	0x2000081c
 8002954:	40023800 	.word	0x40023800
 8002958:	20000798 	.word	0x20000798

0800295c <uartAvailable>:
uint32_t uartAvailable(uint8_t ch)
{
 800295c:	b580      	push	{r7, lr}
 800295e:	b084      	sub	sp, #16
 8002960:	af00      	add	r7, sp, #0
 8002962:	4603      	mov	r3, r0
 8002964:	71fb      	strb	r3, [r7, #7]
	uint32_t ret = 0;
 8002966:	2300      	movs	r3, #0
 8002968:	60fb      	str	r3, [r7, #12]


	switch(ch)
 800296a:	79fb      	ldrb	r3, [r7, #7]
 800296c:	2b00      	cmp	r3, #0
 800296e:	d002      	beq.n	8002976 <uartAvailable+0x1a>
 8002970:	2b01      	cmp	r3, #1
 8002972:	d004      	beq.n	800297e <uartAvailable+0x22>
 8002974:	e01b      	b.n	80029ae <uartAvailable+0x52>
	{
		case _DEF_UART1: //   uart -> 1. cdc 
			ret = cdcAvailable();
 8002976:	f008 fe33 	bl	800b5e0 <cdcAvailable>
 800297a:	60f8      	str	r0, [r7, #12]
			break;
 800297c:	e017      	b.n	80029ae <uartAvailable+0x52>
		case _DEF_UART2:
		  qbuffer[ch].in = qbuffer[ch].len - hdma_usart1_rx.Instance->NDTR;
 800297e:	79fb      	ldrb	r3, [r7, #7]
 8002980:	4a0d      	ldr	r2, [pc, #52]	; (80029b8 <uartAvailable+0x5c>)
 8002982:	011b      	lsls	r3, r3, #4
 8002984:	4413      	add	r3, r2
 8002986:	3308      	adds	r3, #8
 8002988:	6819      	ldr	r1, [r3, #0]
 800298a:	4b0c      	ldr	r3, [pc, #48]	; (80029bc <uartAvailable+0x60>)
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	685a      	ldr	r2, [r3, #4]
 8002990:	79fb      	ldrb	r3, [r7, #7]
 8002992:	1a8a      	subs	r2, r1, r2
 8002994:	4908      	ldr	r1, [pc, #32]	; (80029b8 <uartAvailable+0x5c>)
 8002996:	011b      	lsls	r3, r3, #4
 8002998:	440b      	add	r3, r1
 800299a:	601a      	str	r2, [r3, #0]
		  ret = qbufferAvailable(&qbuffer[ch]);
 800299c:	79fb      	ldrb	r3, [r7, #7]
 800299e:	011b      	lsls	r3, r3, #4
 80029a0:	4a05      	ldr	r2, [pc, #20]	; (80029b8 <uartAvailable+0x5c>)
 80029a2:	4413      	add	r3, r2
 80029a4:	4618      	mov	r0, r3
 80029a6:	f7fe fdec 	bl	8001582 <qbufferAvailable>
 80029aa:	60f8      	str	r0, [r7, #12]
		  break;
 80029ac:	bf00      	nop
	}

	return ret;
 80029ae:	68fb      	ldr	r3, [r7, #12]
}
 80029b0:	4618      	mov	r0, r3
 80029b2:	3710      	adds	r7, #16
 80029b4:	46bd      	mov	sp, r7
 80029b6:	bd80      	pop	{r7, pc}
 80029b8:	200007fc 	.word	0x200007fc
 80029bc:	20000798 	.word	0x20000798

080029c0 <uartRead>:
uint8_t uartRead(uint8_t ch)
{
 80029c0:	b580      	push	{r7, lr}
 80029c2:	b084      	sub	sp, #16
 80029c4:	af00      	add	r7, sp, #0
 80029c6:	4603      	mov	r3, r0
 80029c8:	71fb      	strb	r3, [r7, #7]
	uint8_t ret;

	switch(ch)
 80029ca:	79fb      	ldrb	r3, [r7, #7]
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d002      	beq.n	80029d6 <uartRead+0x16>
 80029d0:	2b01      	cmp	r3, #1
 80029d2:	d005      	beq.n	80029e0 <uartRead+0x20>
 80029d4:	e00c      	b.n	80029f0 <uartRead+0x30>
	{
		case _DEF_UART1:
			ret = cdcRead();
 80029d6:	f008 fe21 	bl	800b61c <cdcRead>
 80029da:	4603      	mov	r3, r0
 80029dc:	73fb      	strb	r3, [r7, #15]
			break;
 80029de:	e007      	b.n	80029f0 <uartRead+0x30>
		case _DEF_UART2:
		  qbufferRead(&qbuffer[_DEF_UART2], &ret, 1);
 80029e0:	f107 030f 	add.w	r3, r7, #15
 80029e4:	2201      	movs	r2, #1
 80029e6:	4619      	mov	r1, r3
 80029e8:	4804      	ldr	r0, [pc, #16]	; (80029fc <uartRead+0x3c>)
 80029ea:	f7fe fd8d 	bl	8001508 <qbufferRead>
		  break;
 80029ee:	bf00      	nop
	}

	return ret;
 80029f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80029f2:	4618      	mov	r0, r3
 80029f4:	3710      	adds	r7, #16
 80029f6:	46bd      	mov	sp, r7
 80029f8:	bd80      	pop	{r7, pc}
 80029fa:	bf00      	nop
 80029fc:	2000080c 	.word	0x2000080c

08002a00 <uartWrite>:
uint32_t uartWrite(uint8_t ch, uint8_t *pData, uint32_t length)
{
 8002a00:	b580      	push	{r7, lr}
 8002a02:	b086      	sub	sp, #24
 8002a04:	af00      	add	r7, sp, #0
 8002a06:	4603      	mov	r3, r0
 8002a08:	60b9      	str	r1, [r7, #8]
 8002a0a:	607a      	str	r2, [r7, #4]
 8002a0c:	73fb      	strb	r3, [r7, #15]
	uint32_t ret;
	HAL_StatusTypeDef status;

	switch(ch)
 8002a0e:	7bfb      	ldrb	r3, [r7, #15]
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d002      	beq.n	8002a1a <uartWrite+0x1a>
 8002a14:	2b01      	cmp	r3, #1
 8002a16:	d006      	beq.n	8002a26 <uartWrite+0x26>
 8002a18:	e014      	b.n	8002a44 <uartWrite+0x44>
		{
			case _DEF_UART1:
				ret = cdcWrite(pData, length);
 8002a1a:	6879      	ldr	r1, [r7, #4]
 8002a1c:	68b8      	ldr	r0, [r7, #8]
 8002a1e:	f008 fe53 	bl	800b6c8 <cdcWrite>
 8002a22:	6178      	str	r0, [r7, #20]
				break;
 8002a24:	e00e      	b.n	8002a44 <uartWrite+0x44>

			case _DEF_UART2:
				status = HAL_UART_Transmit(&huart1, pData, length, 100);
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	b29a      	uxth	r2, r3
 8002a2a:	2364      	movs	r3, #100	; 0x64
 8002a2c:	68b9      	ldr	r1, [r7, #8]
 8002a2e:	4808      	ldr	r0, [pc, #32]	; (8002a50 <uartWrite+0x50>)
 8002a30:	f004 fbf5 	bl	800721e <HAL_UART_Transmit>
 8002a34:	4603      	mov	r3, r0
 8002a36:	74fb      	strb	r3, [r7, #19]
				if(status == HAL_OK)
 8002a38:	7cfb      	ldrb	r3, [r7, #19]
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d101      	bne.n	8002a42 <uartWrite+0x42>
				{
					ret = length;
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	617b      	str	r3, [r7, #20]
				}
				break;
 8002a42:	bf00      	nop
		}

	return ret;
 8002a44:	697b      	ldr	r3, [r7, #20]
}
 8002a46:	4618      	mov	r0, r3
 8002a48:	3718      	adds	r7, #24
 8002a4a:	46bd      	mov	sp, r7
 8002a4c:	bd80      	pop	{r7, pc}
 8002a4e:	bf00      	nop
 8002a50:	20000754 	.word	0x20000754

08002a54 <uartPrintf>:
/*
 *   ...*/
uint32_t uartPrintf(uint8_t ch, char* fmt, ...)
{
 8002a54:	b40e      	push	{r1, r2, r3}
 8002a56:	b580      	push	{r7, lr}
 8002a58:	b0c7      	sub	sp, #284	; 0x11c
 8002a5a:	af00      	add	r7, sp, #0
 8002a5c:	4602      	mov	r2, r0
 8002a5e:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8002a62:	f2a3 1311 	subw	r3, r3, #273	; 0x111
 8002a66:	701a      	strb	r2, [r3, #0]
	va_list args;
	int len;
	uint32_t ret;


	va_start(args, fmt); 									//   
 8002a68:	f507 7294 	add.w	r2, r7, #296	; 0x128
 8002a6c:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8002a70:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8002a74:	601a      	str	r2, [r3, #0]
	len = vsnprintf(buf, 256, fmt, args); //->    write
 8002a76:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8002a7a:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8002a7e:	f107 0010 	add.w	r0, r7, #16
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	f8d7 2124 	ldr.w	r2, [r7, #292]	; 0x124
 8002a88:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002a8c:	f00a fbea 	bl	800d264 <vsniprintf>
 8002a90:	f8c7 0114 	str.w	r0, [r7, #276]	; 0x114

	ret = uartWrite(ch, (uint8_t *)buf, len);
 8002a94:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8002a98:	f107 0110 	add.w	r1, r7, #16
 8002a9c:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8002aa0:	f2a3 1311 	subw	r3, r3, #273	; 0x111
 8002aa4:	781b      	ldrb	r3, [r3, #0]
 8002aa6:	4618      	mov	r0, r3
 8002aa8:	f7ff ffaa 	bl	8002a00 <uartWrite>
 8002aac:	f8c7 0110 	str.w	r0, [r7, #272]	; 0x110

	va_end(args);

	return ret;
 8002ab0:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
}
 8002ab4:	4618      	mov	r0, r3
 8002ab6:	f507 778e 	add.w	r7, r7, #284	; 0x11c
 8002aba:	46bd      	mov	sp, r7
 8002abc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8002ac0:	b003      	add	sp, #12
 8002ac2:	4770      	bx	lr

08002ac4 <HAL_UART_ErrorCallback>:




void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002ac4:	b480      	push	{r7}
 8002ac6:	b083      	sub	sp, #12
 8002ac8:	af00      	add	r7, sp, #0
 8002aca:	6078      	str	r0, [r7, #4]
  if(huart1.Instance == USART1)
  {

  }
}
 8002acc:	bf00      	nop
 8002ace:	370c      	adds	r7, #12
 8002ad0:	46bd      	mov	sp, r7
 8002ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad6:	4770      	bx	lr

08002ad8 <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002ad8:	b480      	push	{r7}
 8002ada:	b083      	sub	sp, #12
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	6078      	str	r0, [r7, #4]
    /* received 1 byte data will be sent to our buffer
     * and to receive 1byte again, recall HAL_UART_Receive_IT*/
    HAL_UART_Receive_IT(&huart1, (uint8_t *)&rx_data[_DEF_UART2], 1);
  }
#endif
}
 8002ae0:	bf00      	nop
 8002ae2:	370c      	adds	r7, #12
 8002ae4:	46bd      	mov	sp, r7
 8002ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aea:	4770      	bx	lr

08002aec <HAL_UART_MspInit>:




void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002aec:	b580      	push	{r7, lr}
 8002aee:	b08a      	sub	sp, #40	; 0x28
 8002af0:	af00      	add	r7, sp, #0
 8002af2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002af4:	f107 0314 	add.w	r3, r7, #20
 8002af8:	2200      	movs	r2, #0
 8002afa:	601a      	str	r2, [r3, #0]
 8002afc:	605a      	str	r2, [r3, #4]
 8002afe:	609a      	str	r2, [r3, #8]
 8002b00:	60da      	str	r2, [r3, #12]
 8002b02:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	4a35      	ldr	r2, [pc, #212]	; (8002be0 <HAL_UART_MspInit+0xf4>)
 8002b0a:	4293      	cmp	r3, r2
 8002b0c:	d163      	bne.n	8002bd6 <HAL_UART_MspInit+0xea>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002b0e:	2300      	movs	r3, #0
 8002b10:	613b      	str	r3, [r7, #16]
 8002b12:	4b34      	ldr	r3, [pc, #208]	; (8002be4 <HAL_UART_MspInit+0xf8>)
 8002b14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b16:	4a33      	ldr	r2, [pc, #204]	; (8002be4 <HAL_UART_MspInit+0xf8>)
 8002b18:	f043 0310 	orr.w	r3, r3, #16
 8002b1c:	6453      	str	r3, [r2, #68]	; 0x44
 8002b1e:	4b31      	ldr	r3, [pc, #196]	; (8002be4 <HAL_UART_MspInit+0xf8>)
 8002b20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b22:	f003 0310 	and.w	r3, r3, #16
 8002b26:	613b      	str	r3, [r7, #16]
 8002b28:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b2a:	2300      	movs	r3, #0
 8002b2c:	60fb      	str	r3, [r7, #12]
 8002b2e:	4b2d      	ldr	r3, [pc, #180]	; (8002be4 <HAL_UART_MspInit+0xf8>)
 8002b30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b32:	4a2c      	ldr	r2, [pc, #176]	; (8002be4 <HAL_UART_MspInit+0xf8>)
 8002b34:	f043 0301 	orr.w	r3, r3, #1
 8002b38:	6313      	str	r3, [r2, #48]	; 0x30
 8002b3a:	4b2a      	ldr	r3, [pc, #168]	; (8002be4 <HAL_UART_MspInit+0xf8>)
 8002b3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b3e:	f003 0301 	and.w	r3, r3, #1
 8002b42:	60fb      	str	r3, [r7, #12]
 8002b44:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002b46:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002b4a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b4c:	2302      	movs	r3, #2
 8002b4e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b50:	2300      	movs	r3, #0
 8002b52:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b54:	2303      	movs	r3, #3
 8002b56:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002b58:	2307      	movs	r3, #7
 8002b5a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b5c:	f107 0314 	add.w	r3, r7, #20
 8002b60:	4619      	mov	r1, r3
 8002b62:	4821      	ldr	r0, [pc, #132]	; (8002be8 <HAL_UART_MspInit+0xfc>)
 8002b64:	f002 f862 	bl	8004c2c <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8002b68:	4b20      	ldr	r3, [pc, #128]	; (8002bec <HAL_UART_MspInit+0x100>)
 8002b6a:	4a21      	ldr	r2, [pc, #132]	; (8002bf0 <HAL_UART_MspInit+0x104>)
 8002b6c:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8002b6e:	4b1f      	ldr	r3, [pc, #124]	; (8002bec <HAL_UART_MspInit+0x100>)
 8002b70:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002b74:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002b76:	4b1d      	ldr	r3, [pc, #116]	; (8002bec <HAL_UART_MspInit+0x100>)
 8002b78:	2200      	movs	r2, #0
 8002b7a:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002b7c:	4b1b      	ldr	r3, [pc, #108]	; (8002bec <HAL_UART_MspInit+0x100>)
 8002b7e:	2200      	movs	r2, #0
 8002b80:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002b82:	4b1a      	ldr	r3, [pc, #104]	; (8002bec <HAL_UART_MspInit+0x100>)
 8002b84:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002b88:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002b8a:	4b18      	ldr	r3, [pc, #96]	; (8002bec <HAL_UART_MspInit+0x100>)
 8002b8c:	2200      	movs	r2, #0
 8002b8e:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002b90:	4b16      	ldr	r3, [pc, #88]	; (8002bec <HAL_UART_MspInit+0x100>)
 8002b92:	2200      	movs	r2, #0
 8002b94:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8002b96:	4b15      	ldr	r3, [pc, #84]	; (8002bec <HAL_UART_MspInit+0x100>)
 8002b98:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002b9c:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002b9e:	4b13      	ldr	r3, [pc, #76]	; (8002bec <HAL_UART_MspInit+0x100>)
 8002ba0:	2200      	movs	r2, #0
 8002ba2:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002ba4:	4b11      	ldr	r3, [pc, #68]	; (8002bec <HAL_UART_MspInit+0x100>)
 8002ba6:	2200      	movs	r2, #0
 8002ba8:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8002baa:	4810      	ldr	r0, [pc, #64]	; (8002bec <HAL_UART_MspInit+0x100>)
 8002bac:	f001 fbde 	bl	800436c <HAL_DMA_Init>
 8002bb0:	4603      	mov	r3, r0
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d001      	beq.n	8002bba <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 8002bb6:	f7fe fb21 	bl	80011fc <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	4a0b      	ldr	r2, [pc, #44]	; (8002bec <HAL_UART_MspInit+0x100>)
 8002bbe:	639a      	str	r2, [r3, #56]	; 0x38
 8002bc0:	4a0a      	ldr	r2, [pc, #40]	; (8002bec <HAL_UART_MspInit+0x100>)
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002bc6:	2200      	movs	r2, #0
 8002bc8:	2100      	movs	r1, #0
 8002bca:	2025      	movs	r0, #37	; 0x25
 8002bcc:	f001 fb89 	bl	80042e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002bd0:	2025      	movs	r0, #37	; 0x25
 8002bd2:	f001 fba2 	bl	800431a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8002bd6:	bf00      	nop
 8002bd8:	3728      	adds	r7, #40	; 0x28
 8002bda:	46bd      	mov	sp, r7
 8002bdc:	bd80      	pop	{r7, pc}
 8002bde:	bf00      	nop
 8002be0:	40011000 	.word	0x40011000
 8002be4:	40023800 	.word	0x40023800
 8002be8:	40020000 	.word	0x40020000
 8002bec:	20000798 	.word	0x20000798
 8002bf0:	40026440 	.word	0x40026440

08002bf4 <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{
 8002bf4:	b580      	push	{r7, lr}
 8002bf6:	b082      	sub	sp, #8
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	6078      	str	r0, [r7, #4]

  if(uartHandle->Instance==USART1)
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	4a0c      	ldr	r2, [pc, #48]	; (8002c34 <HAL_UART_MspDeInit+0x40>)
 8002c02:	4293      	cmp	r3, r2
 8002c04:	d112      	bne.n	8002c2c <HAL_UART_MspDeInit+0x38>
  {
  /* USER CODE BEGIN USART1_MspDeInit 0 */

  /* USER CODE END USART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART1_CLK_DISABLE();
 8002c06:	4b0c      	ldr	r3, [pc, #48]	; (8002c38 <HAL_UART_MspDeInit+0x44>)
 8002c08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c0a:	4a0b      	ldr	r2, [pc, #44]	; (8002c38 <HAL_UART_MspDeInit+0x44>)
 8002c0c:	f023 0310 	bic.w	r3, r3, #16
 8002c10:	6453      	str	r3, [r2, #68]	; 0x44

    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 8002c12:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8002c16:	4809      	ldr	r0, [pc, #36]	; (8002c3c <HAL_UART_MspDeInit+0x48>)
 8002c18:	f002 f98c 	bl	8004f34 <HAL_GPIO_DeInit>

    /* USART1 DMA DeInit */
    HAL_DMA_DeInit(uartHandle->hdmarx);
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c20:	4618      	mov	r0, r3
 8002c22:	f001 fc51 	bl	80044c8 <HAL_DMA_DeInit>

    /* USART1 interrupt Deinit */
    HAL_NVIC_DisableIRQ(USART1_IRQn);
 8002c26:	2025      	movs	r0, #37	; 0x25
 8002c28:	f001 fb85 	bl	8004336 <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN USART1_MspDeInit 1 */

  /* USER CODE END USART1_MspDeInit 1 */
  }
}
 8002c2c:	bf00      	nop
 8002c2e:	3708      	adds	r7, #8
 8002c30:	46bd      	mov	sp, r7
 8002c32:	bd80      	pop	{r7, pc}
 8002c34:	40011000 	.word	0x40011000
 8002c38:	40023800 	.word	0x40023800
 8002c3c:	40020000 	.word	0x40020000

08002c40 <usbInit>:


#include "usb.h"

bool usbInit(void)
{
 8002c40:	b580      	push	{r7, lr}
 8002c42:	b086      	sub	sp, #24
 8002c44:	af00      	add	r7, sp, #0
	bool ret = true;
 8002c46:	2301      	movs	r3, #1
 8002c48:	75fb      	strb	r3, [r7, #23]

	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c4a:	463b      	mov	r3, r7
 8002c4c:	2200      	movs	r2, #0
 8002c4e:	601a      	str	r2, [r3, #0]
 8002c50:	605a      	str	r2, [r3, #4]
 8002c52:	609a      	str	r2, [r3, #8]
 8002c54:	60da      	str	r2, [r3, #12]
 8002c56:	611a      	str	r2, [r3, #16]

	GPIO_InitStruct.Pin = GPIO_PIN_12;
 8002c58:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002c5c:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8002c5e:	2311      	movs	r3, #17
 8002c60:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c62:	2300      	movs	r3, #0
 8002c64:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c66:	2300      	movs	r3, #0
 8002c68:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c6a:	463b      	mov	r3, r7
 8002c6c:	4619      	mov	r1, r3
 8002c6e:	4810      	ldr	r0, [pc, #64]	; (8002cb0 <usbInit+0x70>)
 8002c70:	f001 ffdc 	bl	8004c2c <HAL_GPIO_Init>

	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 8002c74:	2200      	movs	r2, #0
 8002c76:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002c7a:	480d      	ldr	r0, [pc, #52]	; (8002cb0 <usbInit+0x70>)
 8002c7c:	f002 fa3e 	bl	80050fc <HAL_GPIO_WritePin>
	delay(200);
 8002c80:	20c8      	movs	r0, #200	; 0xc8
 8002c82:	f7fe fa27 	bl	80010d4 <delay>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 8002c86:	2201      	movs	r2, #1
 8002c88:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002c8c:	4808      	ldr	r0, [pc, #32]	; (8002cb0 <usbInit+0x70>)
 8002c8e:	f002 fa35 	bl	80050fc <HAL_GPIO_WritePin>

	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002c92:	2300      	movs	r3, #0
 8002c94:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c96:	463b      	mov	r3, r7
 8002c98:	4619      	mov	r1, r3
 8002c9a:	4805      	ldr	r0, [pc, #20]	; (8002cb0 <usbInit+0x70>)
 8002c9c:	f001 ffc6 	bl	8004c2c <HAL_GPIO_Init>

	MX_USB_DEVICE_Init();
 8002ca0:	f008 fc6e 	bl	800b580 <MX_USB_DEVICE_Init>
	return ret;
 8002ca4:	7dfb      	ldrb	r3, [r7, #23]
}
 8002ca6:	4618      	mov	r0, r3
 8002ca8:	3718      	adds	r7, #24
 8002caa:	46bd      	mov	sp, r7
 8002cac:	bd80      	pop	{r7, pc}
 8002cae:	bf00      	nop
 8002cb0:	40020000 	.word	0x40020000

08002cb4 <hwInit>:
 */

#include "hw.h"

void hwInit()
{
 8002cb4:	b580      	push	{r7, lr}
 8002cb6:	af00      	add	r7, sp, #0
  bspInit();
 8002cb8:	f7fe f9d4 	bl	8001064 <bspInit>
  cliInit();
 8002cbc:	f7fe fc7c 	bl	80015b8 <cliInit>

  rtcInit();
 8002cc0:	f7ff fd22 	bl	8002708 <rtcInit>
  resetInit();
 8002cc4:	f7ff fcf4 	bl	80026b0 <resetInit>
  ledInit();
 8002cc8:	f7ff fc04 	bl	80024d4 <ledInit>
  usbInit();
 8002ccc:	f7ff ffb8 	bl	8002c40 <usbInit>
  uartInit();
 8002cd0:	f7ff fd92 	bl	80027f8 <uartInit>
  flashInit();
 8002cd4:	f7ff fbf6 	bl	80024c4 <flashInit>

}
 8002cd8:	bf00      	nop
 8002cda:	bd80      	pop	{r7, pc}

08002cdc <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8002cdc:	b480      	push	{r7}
 8002cde:	b085      	sub	sp, #20
 8002ce0:	af00      	add	r7, sp, #0
 8002ce2:	4603      	mov	r3, r0
 8002ce4:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8002ce6:	2300      	movs	r3, #0
 8002ce8:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8002cea:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002cee:	2b84      	cmp	r3, #132	; 0x84
 8002cf0:	d005      	beq.n	8002cfe <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8002cf2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	4413      	add	r3, r2
 8002cfa:	3303      	adds	r3, #3
 8002cfc:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8002cfe:	68fb      	ldr	r3, [r7, #12]
}
 8002d00:	4618      	mov	r0, r3
 8002d02:	3714      	adds	r7, #20
 8002d04:	46bd      	mov	sp, r7
 8002d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d0a:	4770      	bx	lr

08002d0c <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8002d0c:	b580      	push	{r7, lr}
 8002d0e:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8002d10:	f000 fa70 	bl	80031f4 <vTaskStartScheduler>
  
  return osOK;
 8002d14:	2300      	movs	r3, #0
}
 8002d16:	4618      	mov	r0, r3
 8002d18:	bd80      	pop	{r7, pc}

08002d1a <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8002d1a:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002d1c:	b087      	sub	sp, #28
 8002d1e:	af02      	add	r7, sp, #8
 8002d20:	6078      	str	r0, [r7, #4]
 8002d22:	6039      	str	r1, [r7, #0]

    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
#else
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	685c      	ldr	r4, [r3, #4]
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681d      	ldr	r5, [r3, #0]
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	691b      	ldr	r3, [r3, #16]
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002d30:	b29e      	uxth	r6, r3
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8002d38:	4618      	mov	r0, r3
 8002d3a:	f7ff ffcf 	bl	8002cdc <makeFreeRtosPriority>
 8002d3e:	4602      	mov	r2, r0
 8002d40:	f107 030c 	add.w	r3, r7, #12
 8002d44:	9301      	str	r3, [sp, #4]
 8002d46:	9200      	str	r2, [sp, #0]
 8002d48:	683b      	ldr	r3, [r7, #0]
 8002d4a:	4632      	mov	r2, r6
 8002d4c:	4629      	mov	r1, r5
 8002d4e:	4620      	mov	r0, r4
 8002d50:	f000 f8dd 	bl	8002f0e <xTaskCreate>
 8002d54:	4603      	mov	r3, r0
 8002d56:	2b01      	cmp	r3, #1
 8002d58:	d001      	beq.n	8002d5e <osThreadCreate+0x44>
                   &handle) != pdPASS)  {
    return NULL;
 8002d5a:	2300      	movs	r3, #0
 8002d5c:	e000      	b.n	8002d60 <osThreadCreate+0x46>
  }     
#endif
  
  return handle;
 8002d5e:	68fb      	ldr	r3, [r7, #12]
}
 8002d60:	4618      	mov	r0, r3
 8002d62:	3714      	adds	r7, #20
 8002d64:	46bd      	mov	sp, r7
 8002d66:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002d68 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8002d68:	b580      	push	{r7, lr}
 8002d6a:	b084      	sub	sp, #16
 8002d6c:	af00      	add	r7, sp, #0
 8002d6e:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d001      	beq.n	8002d7e <osDelay+0x16>
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	e000      	b.n	8002d80 <osDelay+0x18>
 8002d7e:	2301      	movs	r3, #1
 8002d80:	4618      	mov	r0, r3
 8002d82:	f000 fa03 	bl	800318c <vTaskDelay>
  
  return osOK;
 8002d86:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8002d88:	4618      	mov	r0, r3
 8002d8a:	3710      	adds	r7, #16
 8002d8c:	46bd      	mov	sp, r7
 8002d8e:	bd80      	pop	{r7, pc}

08002d90 <osSystickHandler>:
* @brief  Handles the tick increment
* @param  none.
* @retval none.
*/
void osSystickHandler(void)
{
 8002d90:	b580      	push	{r7, lr}
 8002d92:	af00      	add	r7, sp, #0

#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8002d94:	f000 fcea 	bl	800376c <xTaskGetSchedulerState>
 8002d98:	4603      	mov	r3, r0
 8002d9a:	2b01      	cmp	r3, #1
 8002d9c:	d001      	beq.n	8002da2 <osSystickHandler+0x12>
  {
#endif  /* INCLUDE_xTaskGetSchedulerState */  
    xPortSysTickHandler();
 8002d9e:	f000 fedb 	bl	8003b58 <xPortSysTickHandler>
#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  }
#endif  /* INCLUDE_xTaskGetSchedulerState */  
}
 8002da2:	bf00      	nop
 8002da4:	bd80      	pop	{r7, pc}

08002da6 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002da6:	b480      	push	{r7}
 8002da8:	b083      	sub	sp, #12
 8002daa:	af00      	add	r7, sp, #0
 8002dac:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	f103 0208 	add.w	r2, r3, #8
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	f04f 32ff 	mov.w	r2, #4294967295
 8002dbe:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	f103 0208 	add.w	r2, r3, #8
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	f103 0208 	add.w	r2, r3, #8
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	2200      	movs	r2, #0
 8002dd8:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002dda:	bf00      	nop
 8002ddc:	370c      	adds	r7, #12
 8002dde:	46bd      	mov	sp, r7
 8002de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de4:	4770      	bx	lr

08002de6 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002de6:	b480      	push	{r7}
 8002de8:	b083      	sub	sp, #12
 8002dea:	af00      	add	r7, sp, #0
 8002dec:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	2200      	movs	r2, #0
 8002df2:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8002df4:	bf00      	nop
 8002df6:	370c      	adds	r7, #12
 8002df8:	46bd      	mov	sp, r7
 8002dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dfe:	4770      	bx	lr

08002e00 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002e00:	b480      	push	{r7}
 8002e02:	b085      	sub	sp, #20
 8002e04:	af00      	add	r7, sp, #0
 8002e06:	6078      	str	r0, [r7, #4]
 8002e08:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	685b      	ldr	r3, [r3, #4]
 8002e0e:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8002e10:	683b      	ldr	r3, [r7, #0]
 8002e12:	68fa      	ldr	r2, [r7, #12]
 8002e14:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	689a      	ldr	r2, [r3, #8]
 8002e1a:	683b      	ldr	r3, [r7, #0]
 8002e1c:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	689b      	ldr	r3, [r3, #8]
 8002e22:	683a      	ldr	r2, [r7, #0]
 8002e24:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	683a      	ldr	r2, [r7, #0]
 8002e2a:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8002e2c:	683b      	ldr	r3, [r7, #0]
 8002e2e:	687a      	ldr	r2, [r7, #4]
 8002e30:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	1c5a      	adds	r2, r3, #1
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	601a      	str	r2, [r3, #0]
}
 8002e3c:	bf00      	nop
 8002e3e:	3714      	adds	r7, #20
 8002e40:	46bd      	mov	sp, r7
 8002e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e46:	4770      	bx	lr

08002e48 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002e48:	b480      	push	{r7}
 8002e4a:	b085      	sub	sp, #20
 8002e4c:	af00      	add	r7, sp, #0
 8002e4e:	6078      	str	r0, [r7, #4]
 8002e50:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002e52:	683b      	ldr	r3, [r7, #0]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8002e58:	68bb      	ldr	r3, [r7, #8]
 8002e5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e5e:	d103      	bne.n	8002e68 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	691b      	ldr	r3, [r3, #16]
 8002e64:	60fb      	str	r3, [r7, #12]
 8002e66:	e00c      	b.n	8002e82 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	3308      	adds	r3, #8
 8002e6c:	60fb      	str	r3, [r7, #12]
 8002e6e:	e002      	b.n	8002e76 <vListInsert+0x2e>
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	685b      	ldr	r3, [r3, #4]
 8002e74:	60fb      	str	r3, [r7, #12]
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	685b      	ldr	r3, [r3, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	68ba      	ldr	r2, [r7, #8]
 8002e7e:	429a      	cmp	r2, r3
 8002e80:	d2f6      	bcs.n	8002e70 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	685a      	ldr	r2, [r3, #4]
 8002e86:	683b      	ldr	r3, [r7, #0]
 8002e88:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002e8a:	683b      	ldr	r3, [r7, #0]
 8002e8c:	685b      	ldr	r3, [r3, #4]
 8002e8e:	683a      	ldr	r2, [r7, #0]
 8002e90:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8002e92:	683b      	ldr	r3, [r7, #0]
 8002e94:	68fa      	ldr	r2, [r7, #12]
 8002e96:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	683a      	ldr	r2, [r7, #0]
 8002e9c:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8002e9e:	683b      	ldr	r3, [r7, #0]
 8002ea0:	687a      	ldr	r2, [r7, #4]
 8002ea2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	1c5a      	adds	r2, r3, #1
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	601a      	str	r2, [r3, #0]
}
 8002eae:	bf00      	nop
 8002eb0:	3714      	adds	r7, #20
 8002eb2:	46bd      	mov	sp, r7
 8002eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb8:	4770      	bx	lr

08002eba <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002eba:	b480      	push	{r7}
 8002ebc:	b085      	sub	sp, #20
 8002ebe:	af00      	add	r7, sp, #0
 8002ec0:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	691b      	ldr	r3, [r3, #16]
 8002ec6:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	685b      	ldr	r3, [r3, #4]
 8002ecc:	687a      	ldr	r2, [r7, #4]
 8002ece:	6892      	ldr	r2, [r2, #8]
 8002ed0:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	689b      	ldr	r3, [r3, #8]
 8002ed6:	687a      	ldr	r2, [r7, #4]
 8002ed8:	6852      	ldr	r2, [r2, #4]
 8002eda:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	685b      	ldr	r3, [r3, #4]
 8002ee0:	687a      	ldr	r2, [r7, #4]
 8002ee2:	429a      	cmp	r2, r3
 8002ee4:	d103      	bne.n	8002eee <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	689a      	ldr	r2, [r3, #8]
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	2200      	movs	r2, #0
 8002ef2:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	1e5a      	subs	r2, r3, #1
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	681b      	ldr	r3, [r3, #0]
}
 8002f02:	4618      	mov	r0, r3
 8002f04:	3714      	adds	r7, #20
 8002f06:	46bd      	mov	sp, r7
 8002f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f0c:	4770      	bx	lr

08002f0e <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8002f0e:	b580      	push	{r7, lr}
 8002f10:	b08c      	sub	sp, #48	; 0x30
 8002f12:	af04      	add	r7, sp, #16
 8002f14:	60f8      	str	r0, [r7, #12]
 8002f16:	60b9      	str	r1, [r7, #8]
 8002f18:	603b      	str	r3, [r7, #0]
 8002f1a:	4613      	mov	r3, r2
 8002f1c:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8002f1e:	88fb      	ldrh	r3, [r7, #6]
 8002f20:	009b      	lsls	r3, r3, #2
 8002f22:	4618      	mov	r0, r3
 8002f24:	f000 fe5e 	bl	8003be4 <pvPortMalloc>
 8002f28:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8002f2a:	697b      	ldr	r3, [r7, #20]
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d00e      	beq.n	8002f4e <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8002f30:	205c      	movs	r0, #92	; 0x5c
 8002f32:	f000 fe57 	bl	8003be4 <pvPortMalloc>
 8002f36:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8002f38:	69fb      	ldr	r3, [r7, #28]
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d003      	beq.n	8002f46 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8002f3e:	69fb      	ldr	r3, [r7, #28]
 8002f40:	697a      	ldr	r2, [r7, #20]
 8002f42:	631a      	str	r2, [r3, #48]	; 0x30
 8002f44:	e005      	b.n	8002f52 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8002f46:	6978      	ldr	r0, [r7, #20]
 8002f48:	f000 ff18 	bl	8003d7c <vPortFree>
 8002f4c:	e001      	b.n	8002f52 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8002f4e:	2300      	movs	r3, #0
 8002f50:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8002f52:	69fb      	ldr	r3, [r7, #28]
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d013      	beq.n	8002f80 <xTaskCreate+0x72>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8002f58:	88fa      	ldrh	r2, [r7, #6]
 8002f5a:	2300      	movs	r3, #0
 8002f5c:	9303      	str	r3, [sp, #12]
 8002f5e:	69fb      	ldr	r3, [r7, #28]
 8002f60:	9302      	str	r3, [sp, #8]
 8002f62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f64:	9301      	str	r3, [sp, #4]
 8002f66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f68:	9300      	str	r3, [sp, #0]
 8002f6a:	683b      	ldr	r3, [r7, #0]
 8002f6c:	68b9      	ldr	r1, [r7, #8]
 8002f6e:	68f8      	ldr	r0, [r7, #12]
 8002f70:	f000 f80e 	bl	8002f90 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8002f74:	69f8      	ldr	r0, [r7, #28]
 8002f76:	f000 f89b 	bl	80030b0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8002f7a:	2301      	movs	r3, #1
 8002f7c:	61bb      	str	r3, [r7, #24]
 8002f7e:	e002      	b.n	8002f86 <xTaskCreate+0x78>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8002f80:	f04f 33ff 	mov.w	r3, #4294967295
 8002f84:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8002f86:	69bb      	ldr	r3, [r7, #24]
	}
 8002f88:	4618      	mov	r0, r3
 8002f8a:	3720      	adds	r7, #32
 8002f8c:	46bd      	mov	sp, r7
 8002f8e:	bd80      	pop	{r7, pc}

08002f90 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8002f90:	b580      	push	{r7, lr}
 8002f92:	b088      	sub	sp, #32
 8002f94:	af00      	add	r7, sp, #0
 8002f96:	60f8      	str	r0, [r7, #12]
 8002f98:	60b9      	str	r1, [r7, #8]
 8002f9a:	607a      	str	r2, [r7, #4]
 8002f9c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8002f9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002fa0:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	009b      	lsls	r3, r3, #2
 8002fa6:	461a      	mov	r2, r3
 8002fa8:	21a5      	movs	r1, #165	; 0xa5
 8002faa:	f009 f983 	bl	800c2b4 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8002fae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002fb0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002fb8:	3b01      	subs	r3, #1
 8002fba:	009b      	lsls	r3, r3, #2
 8002fbc:	4413      	add	r3, r2
 8002fbe:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8002fc0:	69bb      	ldr	r3, [r7, #24]
 8002fc2:	f023 0307 	bic.w	r3, r3, #7
 8002fc6:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8002fc8:	69bb      	ldr	r3, [r7, #24]
 8002fca:	f003 0307 	and.w	r3, r3, #7
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d00a      	beq.n	8002fe8 <prvInitialiseNewTask+0x58>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8002fd2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002fd6:	f383 8811 	msr	BASEPRI, r3
 8002fda:	f3bf 8f6f 	isb	sy
 8002fde:	f3bf 8f4f 	dsb	sy
 8002fe2:	617b      	str	r3, [r7, #20]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8002fe4:	bf00      	nop
 8002fe6:	e7fe      	b.n	8002fe6 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8002fe8:	68bb      	ldr	r3, [r7, #8]
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d01f      	beq.n	800302e <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002fee:	2300      	movs	r3, #0
 8002ff0:	61fb      	str	r3, [r7, #28]
 8002ff2:	e012      	b.n	800301a <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8002ff4:	68ba      	ldr	r2, [r7, #8]
 8002ff6:	69fb      	ldr	r3, [r7, #28]
 8002ff8:	4413      	add	r3, r2
 8002ffa:	7819      	ldrb	r1, [r3, #0]
 8002ffc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002ffe:	69fb      	ldr	r3, [r7, #28]
 8003000:	4413      	add	r3, r2
 8003002:	3334      	adds	r3, #52	; 0x34
 8003004:	460a      	mov	r2, r1
 8003006:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8003008:	68ba      	ldr	r2, [r7, #8]
 800300a:	69fb      	ldr	r3, [r7, #28]
 800300c:	4413      	add	r3, r2
 800300e:	781b      	ldrb	r3, [r3, #0]
 8003010:	2b00      	cmp	r3, #0
 8003012:	d006      	beq.n	8003022 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003014:	69fb      	ldr	r3, [r7, #28]
 8003016:	3301      	adds	r3, #1
 8003018:	61fb      	str	r3, [r7, #28]
 800301a:	69fb      	ldr	r3, [r7, #28]
 800301c:	2b0f      	cmp	r3, #15
 800301e:	d9e9      	bls.n	8002ff4 <prvInitialiseNewTask+0x64>
 8003020:	e000      	b.n	8003024 <prvInitialiseNewTask+0x94>
			{
				break;
 8003022:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003024:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003026:	2200      	movs	r2, #0
 8003028:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800302c:	e003      	b.n	8003036 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800302e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003030:	2200      	movs	r2, #0
 8003032:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003036:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003038:	2b06      	cmp	r3, #6
 800303a:	d901      	bls.n	8003040 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800303c:	2306      	movs	r3, #6
 800303e:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8003040:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003042:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003044:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8003046:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003048:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800304a:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800304c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800304e:	2200      	movs	r2, #0
 8003050:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003052:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003054:	3304      	adds	r3, #4
 8003056:	4618      	mov	r0, r3
 8003058:	f7ff fec5 	bl	8002de6 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800305c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800305e:	3318      	adds	r3, #24
 8003060:	4618      	mov	r0, r3
 8003062:	f7ff fec0 	bl	8002de6 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003066:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003068:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800306a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800306c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800306e:	f1c3 0207 	rsb	r2, r3, #7
 8003072:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003074:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003076:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003078:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800307a:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800307c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800307e:	2200      	movs	r2, #0
 8003080:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8003082:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003084:	2200      	movs	r2, #0
 8003086:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800308a:	683a      	ldr	r2, [r7, #0]
 800308c:	68f9      	ldr	r1, [r7, #12]
 800308e:	69b8      	ldr	r0, [r7, #24]
 8003090:	f000 fbf0 	bl	8003874 <pxPortInitialiseStack>
 8003094:	4602      	mov	r2, r0
 8003096:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003098:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800309a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800309c:	2b00      	cmp	r3, #0
 800309e:	d002      	beq.n	80030a6 <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80030a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80030a2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80030a4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80030a6:	bf00      	nop
 80030a8:	3720      	adds	r7, #32
 80030aa:	46bd      	mov	sp, r7
 80030ac:	bd80      	pop	{r7, pc}
	...

080030b0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80030b0:	b580      	push	{r7, lr}
 80030b2:	b082      	sub	sp, #8
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80030b8:	f000 fcd0 	bl	8003a5c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80030bc:	4b2c      	ldr	r3, [pc, #176]	; (8003170 <prvAddNewTaskToReadyList+0xc0>)
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	3301      	adds	r3, #1
 80030c2:	4a2b      	ldr	r2, [pc, #172]	; (8003170 <prvAddNewTaskToReadyList+0xc0>)
 80030c4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80030c6:	4b2b      	ldr	r3, [pc, #172]	; (8003174 <prvAddNewTaskToReadyList+0xc4>)
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d109      	bne.n	80030e2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80030ce:	4a29      	ldr	r2, [pc, #164]	; (8003174 <prvAddNewTaskToReadyList+0xc4>)
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80030d4:	4b26      	ldr	r3, [pc, #152]	; (8003170 <prvAddNewTaskToReadyList+0xc0>)
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	2b01      	cmp	r3, #1
 80030da:	d110      	bne.n	80030fe <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80030dc:	f000 faa8 	bl	8003630 <prvInitialiseTaskLists>
 80030e0:	e00d      	b.n	80030fe <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80030e2:	4b25      	ldr	r3, [pc, #148]	; (8003178 <prvAddNewTaskToReadyList+0xc8>)
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d109      	bne.n	80030fe <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80030ea:	4b22      	ldr	r3, [pc, #136]	; (8003174 <prvAddNewTaskToReadyList+0xc4>)
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030f4:	429a      	cmp	r2, r3
 80030f6:	d802      	bhi.n	80030fe <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80030f8:	4a1e      	ldr	r2, [pc, #120]	; (8003174 <prvAddNewTaskToReadyList+0xc4>)
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80030fe:	4b1f      	ldr	r3, [pc, #124]	; (800317c <prvAddNewTaskToReadyList+0xcc>)
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	3301      	adds	r3, #1
 8003104:	4a1d      	ldr	r2, [pc, #116]	; (800317c <prvAddNewTaskToReadyList+0xcc>)
 8003106:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8003108:	4b1c      	ldr	r3, [pc, #112]	; (800317c <prvAddNewTaskToReadyList+0xcc>)
 800310a:	681a      	ldr	r2, [r3, #0]
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003114:	2201      	movs	r2, #1
 8003116:	409a      	lsls	r2, r3
 8003118:	4b19      	ldr	r3, [pc, #100]	; (8003180 <prvAddNewTaskToReadyList+0xd0>)
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	4313      	orrs	r3, r2
 800311e:	4a18      	ldr	r2, [pc, #96]	; (8003180 <prvAddNewTaskToReadyList+0xd0>)
 8003120:	6013      	str	r3, [r2, #0]
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003126:	4613      	mov	r3, r2
 8003128:	009b      	lsls	r3, r3, #2
 800312a:	4413      	add	r3, r2
 800312c:	009b      	lsls	r3, r3, #2
 800312e:	4a15      	ldr	r2, [pc, #84]	; (8003184 <prvAddNewTaskToReadyList+0xd4>)
 8003130:	441a      	add	r2, r3
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	3304      	adds	r3, #4
 8003136:	4619      	mov	r1, r3
 8003138:	4610      	mov	r0, r2
 800313a:	f7ff fe61 	bl	8002e00 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800313e:	f000 fcbd 	bl	8003abc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8003142:	4b0d      	ldr	r3, [pc, #52]	; (8003178 <prvAddNewTaskToReadyList+0xc8>)
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	2b00      	cmp	r3, #0
 8003148:	d00e      	beq.n	8003168 <prvAddNewTaskToReadyList+0xb8>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800314a:	4b0a      	ldr	r3, [pc, #40]	; (8003174 <prvAddNewTaskToReadyList+0xc4>)
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003154:	429a      	cmp	r2, r3
 8003156:	d207      	bcs.n	8003168 <prvAddNewTaskToReadyList+0xb8>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8003158:	4b0b      	ldr	r3, [pc, #44]	; (8003188 <prvAddNewTaskToReadyList+0xd8>)
 800315a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800315e:	601a      	str	r2, [r3, #0]
 8003160:	f3bf 8f4f 	dsb	sy
 8003164:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003168:	bf00      	nop
 800316a:	3708      	adds	r7, #8
 800316c:	46bd      	mov	sp, r7
 800316e:	bd80      	pop	{r7, pc}
 8003170:	20000a1c 	.word	0x20000a1c
 8003174:	2000091c 	.word	0x2000091c
 8003178:	20000a28 	.word	0x20000a28
 800317c:	20000a38 	.word	0x20000a38
 8003180:	20000a24 	.word	0x20000a24
 8003184:	20000920 	.word	0x20000920
 8003188:	e000ed04 	.word	0xe000ed04

0800318c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800318c:	b580      	push	{r7, lr}
 800318e:	b084      	sub	sp, #16
 8003190:	af00      	add	r7, sp, #0
 8003192:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8003194:	2300      	movs	r3, #0
 8003196:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	2b00      	cmp	r3, #0
 800319c:	d017      	beq.n	80031ce <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800319e:	4b13      	ldr	r3, [pc, #76]	; (80031ec <vTaskDelay+0x60>)
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d00a      	beq.n	80031bc <vTaskDelay+0x30>
	__asm volatile
 80031a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80031aa:	f383 8811 	msr	BASEPRI, r3
 80031ae:	f3bf 8f6f 	isb	sy
 80031b2:	f3bf 8f4f 	dsb	sy
 80031b6:	60bb      	str	r3, [r7, #8]
}
 80031b8:	bf00      	nop
 80031ba:	e7fe      	b.n	80031ba <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80031bc:	f000 f862 	bl	8003284 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80031c0:	2100      	movs	r1, #0
 80031c2:	6878      	ldr	r0, [r7, #4]
 80031c4:	f000 faf0 	bl	80037a8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80031c8:	f000 f86a 	bl	80032a0 <xTaskResumeAll>
 80031cc:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d107      	bne.n	80031e4 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 80031d4:	4b06      	ldr	r3, [pc, #24]	; (80031f0 <vTaskDelay+0x64>)
 80031d6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80031da:	601a      	str	r2, [r3, #0]
 80031dc:	f3bf 8f4f 	dsb	sy
 80031e0:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80031e4:	bf00      	nop
 80031e6:	3710      	adds	r7, #16
 80031e8:	46bd      	mov	sp, r7
 80031ea:	bd80      	pop	{r7, pc}
 80031ec:	20000a44 	.word	0x20000a44
 80031f0:	e000ed04 	.word	0xe000ed04

080031f4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80031f4:	b580      	push	{r7, lr}
 80031f6:	b086      	sub	sp, #24
 80031f8:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 80031fa:	4b1c      	ldr	r3, [pc, #112]	; (800326c <vTaskStartScheduler+0x78>)
 80031fc:	9301      	str	r3, [sp, #4]
 80031fe:	2300      	movs	r3, #0
 8003200:	9300      	str	r3, [sp, #0]
 8003202:	2300      	movs	r3, #0
 8003204:	2280      	movs	r2, #128	; 0x80
 8003206:	491a      	ldr	r1, [pc, #104]	; (8003270 <vTaskStartScheduler+0x7c>)
 8003208:	481a      	ldr	r0, [pc, #104]	; (8003274 <vTaskStartScheduler+0x80>)
 800320a:	f7ff fe80 	bl	8002f0e <xTaskCreate>
 800320e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	2b01      	cmp	r3, #1
 8003214:	d116      	bne.n	8003244 <vTaskStartScheduler+0x50>
	__asm volatile
 8003216:	f04f 0350 	mov.w	r3, #80	; 0x50
 800321a:	f383 8811 	msr	BASEPRI, r3
 800321e:	f3bf 8f6f 	isb	sy
 8003222:	f3bf 8f4f 	dsb	sy
 8003226:	60bb      	str	r3, [r7, #8]
}
 8003228:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800322a:	4b13      	ldr	r3, [pc, #76]	; (8003278 <vTaskStartScheduler+0x84>)
 800322c:	f04f 32ff 	mov.w	r2, #4294967295
 8003230:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8003232:	4b12      	ldr	r3, [pc, #72]	; (800327c <vTaskStartScheduler+0x88>)
 8003234:	2201      	movs	r2, #1
 8003236:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8003238:	4b11      	ldr	r3, [pc, #68]	; (8003280 <vTaskStartScheduler+0x8c>)
 800323a:	2200      	movs	r2, #0
 800323c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800323e:	f000 fb9b 	bl	8003978 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8003242:	e00e      	b.n	8003262 <vTaskStartScheduler+0x6e>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	f1b3 3fff 	cmp.w	r3, #4294967295
 800324a:	d10a      	bne.n	8003262 <vTaskStartScheduler+0x6e>
	__asm volatile
 800324c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003250:	f383 8811 	msr	BASEPRI, r3
 8003254:	f3bf 8f6f 	isb	sy
 8003258:	f3bf 8f4f 	dsb	sy
 800325c:	607b      	str	r3, [r7, #4]
}
 800325e:	bf00      	nop
 8003260:	e7fe      	b.n	8003260 <vTaskStartScheduler+0x6c>
}
 8003262:	bf00      	nop
 8003264:	3710      	adds	r7, #16
 8003266:	46bd      	mov	sp, r7
 8003268:	bd80      	pop	{r7, pc}
 800326a:	bf00      	nop
 800326c:	20000a40 	.word	0x20000a40
 8003270:	0800f8c4 	.word	0x0800f8c4
 8003274:	08003601 	.word	0x08003601
 8003278:	20000a3c 	.word	0x20000a3c
 800327c:	20000a28 	.word	0x20000a28
 8003280:	20000a20 	.word	0x20000a20

08003284 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003284:	b480      	push	{r7}
 8003286:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8003288:	4b04      	ldr	r3, [pc, #16]	; (800329c <vTaskSuspendAll+0x18>)
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	3301      	adds	r3, #1
 800328e:	4a03      	ldr	r2, [pc, #12]	; (800329c <vTaskSuspendAll+0x18>)
 8003290:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8003292:	bf00      	nop
 8003294:	46bd      	mov	sp, r7
 8003296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800329a:	4770      	bx	lr
 800329c:	20000a44 	.word	0x20000a44

080032a0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80032a0:	b580      	push	{r7, lr}
 80032a2:	b084      	sub	sp, #16
 80032a4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80032a6:	2300      	movs	r3, #0
 80032a8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80032aa:	2300      	movs	r3, #0
 80032ac:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80032ae:	4b41      	ldr	r3, [pc, #260]	; (80033b4 <xTaskResumeAll+0x114>)
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d10a      	bne.n	80032cc <xTaskResumeAll+0x2c>
	__asm volatile
 80032b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80032ba:	f383 8811 	msr	BASEPRI, r3
 80032be:	f3bf 8f6f 	isb	sy
 80032c2:	f3bf 8f4f 	dsb	sy
 80032c6:	603b      	str	r3, [r7, #0]
}
 80032c8:	bf00      	nop
 80032ca:	e7fe      	b.n	80032ca <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80032cc:	f000 fbc6 	bl	8003a5c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80032d0:	4b38      	ldr	r3, [pc, #224]	; (80033b4 <xTaskResumeAll+0x114>)
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	3b01      	subs	r3, #1
 80032d6:	4a37      	ldr	r2, [pc, #220]	; (80033b4 <xTaskResumeAll+0x114>)
 80032d8:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80032da:	4b36      	ldr	r3, [pc, #216]	; (80033b4 <xTaskResumeAll+0x114>)
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d161      	bne.n	80033a6 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80032e2:	4b35      	ldr	r3, [pc, #212]	; (80033b8 <xTaskResumeAll+0x118>)
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d05d      	beq.n	80033a6 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80032ea:	e02e      	b.n	800334a <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80032ec:	4b33      	ldr	r3, [pc, #204]	; (80033bc <xTaskResumeAll+0x11c>)
 80032ee:	68db      	ldr	r3, [r3, #12]
 80032f0:	68db      	ldr	r3, [r3, #12]
 80032f2:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	3318      	adds	r3, #24
 80032f8:	4618      	mov	r0, r3
 80032fa:	f7ff fdde 	bl	8002eba <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	3304      	adds	r3, #4
 8003302:	4618      	mov	r0, r3
 8003304:	f7ff fdd9 	bl	8002eba <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800330c:	2201      	movs	r2, #1
 800330e:	409a      	lsls	r2, r3
 8003310:	4b2b      	ldr	r3, [pc, #172]	; (80033c0 <xTaskResumeAll+0x120>)
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	4313      	orrs	r3, r2
 8003316:	4a2a      	ldr	r2, [pc, #168]	; (80033c0 <xTaskResumeAll+0x120>)
 8003318:	6013      	str	r3, [r2, #0]
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800331e:	4613      	mov	r3, r2
 8003320:	009b      	lsls	r3, r3, #2
 8003322:	4413      	add	r3, r2
 8003324:	009b      	lsls	r3, r3, #2
 8003326:	4a27      	ldr	r2, [pc, #156]	; (80033c4 <xTaskResumeAll+0x124>)
 8003328:	441a      	add	r2, r3
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	3304      	adds	r3, #4
 800332e:	4619      	mov	r1, r3
 8003330:	4610      	mov	r0, r2
 8003332:	f7ff fd65 	bl	8002e00 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800333a:	4b23      	ldr	r3, [pc, #140]	; (80033c8 <xTaskResumeAll+0x128>)
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003340:	429a      	cmp	r2, r3
 8003342:	d302      	bcc.n	800334a <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8003344:	4b21      	ldr	r3, [pc, #132]	; (80033cc <xTaskResumeAll+0x12c>)
 8003346:	2201      	movs	r2, #1
 8003348:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800334a:	4b1c      	ldr	r3, [pc, #112]	; (80033bc <xTaskResumeAll+0x11c>)
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	2b00      	cmp	r3, #0
 8003350:	d1cc      	bne.n	80032ec <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	2b00      	cmp	r3, #0
 8003356:	d001      	beq.n	800335c <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8003358:	f000 f9e8 	bl	800372c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800335c:	4b1c      	ldr	r3, [pc, #112]	; (80033d0 <xTaskResumeAll+0x130>)
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	2b00      	cmp	r3, #0
 8003366:	d010      	beq.n	800338a <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8003368:	f000 f836 	bl	80033d8 <xTaskIncrementTick>
 800336c:	4603      	mov	r3, r0
 800336e:	2b00      	cmp	r3, #0
 8003370:	d002      	beq.n	8003378 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8003372:	4b16      	ldr	r3, [pc, #88]	; (80033cc <xTaskResumeAll+0x12c>)
 8003374:	2201      	movs	r2, #1
 8003376:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	3b01      	subs	r3, #1
 800337c:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	2b00      	cmp	r3, #0
 8003382:	d1f1      	bne.n	8003368 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 8003384:	4b12      	ldr	r3, [pc, #72]	; (80033d0 <xTaskResumeAll+0x130>)
 8003386:	2200      	movs	r2, #0
 8003388:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800338a:	4b10      	ldr	r3, [pc, #64]	; (80033cc <xTaskResumeAll+0x12c>)
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	2b00      	cmp	r3, #0
 8003390:	d009      	beq.n	80033a6 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8003392:	2301      	movs	r3, #1
 8003394:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8003396:	4b0f      	ldr	r3, [pc, #60]	; (80033d4 <xTaskResumeAll+0x134>)
 8003398:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800339c:	601a      	str	r2, [r3, #0]
 800339e:	f3bf 8f4f 	dsb	sy
 80033a2:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80033a6:	f000 fb89 	bl	8003abc <vPortExitCritical>

	return xAlreadyYielded;
 80033aa:	68bb      	ldr	r3, [r7, #8]
}
 80033ac:	4618      	mov	r0, r3
 80033ae:	3710      	adds	r7, #16
 80033b0:	46bd      	mov	sp, r7
 80033b2:	bd80      	pop	{r7, pc}
 80033b4:	20000a44 	.word	0x20000a44
 80033b8:	20000a1c 	.word	0x20000a1c
 80033bc:	200009dc 	.word	0x200009dc
 80033c0:	20000a24 	.word	0x20000a24
 80033c4:	20000920 	.word	0x20000920
 80033c8:	2000091c 	.word	0x2000091c
 80033cc:	20000a30 	.word	0x20000a30
 80033d0:	20000a2c 	.word	0x20000a2c
 80033d4:	e000ed04 	.word	0xe000ed04

080033d8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80033d8:	b580      	push	{r7, lr}
 80033da:	b086      	sub	sp, #24
 80033dc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80033de:	2300      	movs	r3, #0
 80033e0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80033e2:	4b4e      	ldr	r3, [pc, #312]	; (800351c <xTaskIncrementTick+0x144>)
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	f040 808e 	bne.w	8003508 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80033ec:	4b4c      	ldr	r3, [pc, #304]	; (8003520 <xTaskIncrementTick+0x148>)
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	3301      	adds	r3, #1
 80033f2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80033f4:	4a4a      	ldr	r2, [pc, #296]	; (8003520 <xTaskIncrementTick+0x148>)
 80033f6:	693b      	ldr	r3, [r7, #16]
 80033f8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80033fa:	693b      	ldr	r3, [r7, #16]
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d120      	bne.n	8003442 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8003400:	4b48      	ldr	r3, [pc, #288]	; (8003524 <xTaskIncrementTick+0x14c>)
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	2b00      	cmp	r3, #0
 8003408:	d00a      	beq.n	8003420 <xTaskIncrementTick+0x48>
	__asm volatile
 800340a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800340e:	f383 8811 	msr	BASEPRI, r3
 8003412:	f3bf 8f6f 	isb	sy
 8003416:	f3bf 8f4f 	dsb	sy
 800341a:	603b      	str	r3, [r7, #0]
}
 800341c:	bf00      	nop
 800341e:	e7fe      	b.n	800341e <xTaskIncrementTick+0x46>
 8003420:	4b40      	ldr	r3, [pc, #256]	; (8003524 <xTaskIncrementTick+0x14c>)
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	60fb      	str	r3, [r7, #12]
 8003426:	4b40      	ldr	r3, [pc, #256]	; (8003528 <xTaskIncrementTick+0x150>)
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	4a3e      	ldr	r2, [pc, #248]	; (8003524 <xTaskIncrementTick+0x14c>)
 800342c:	6013      	str	r3, [r2, #0]
 800342e:	4a3e      	ldr	r2, [pc, #248]	; (8003528 <xTaskIncrementTick+0x150>)
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	6013      	str	r3, [r2, #0]
 8003434:	4b3d      	ldr	r3, [pc, #244]	; (800352c <xTaskIncrementTick+0x154>)
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	3301      	adds	r3, #1
 800343a:	4a3c      	ldr	r2, [pc, #240]	; (800352c <xTaskIncrementTick+0x154>)
 800343c:	6013      	str	r3, [r2, #0]
 800343e:	f000 f975 	bl	800372c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8003442:	4b3b      	ldr	r3, [pc, #236]	; (8003530 <xTaskIncrementTick+0x158>)
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	693a      	ldr	r2, [r7, #16]
 8003448:	429a      	cmp	r2, r3
 800344a:	d348      	bcc.n	80034de <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800344c:	4b35      	ldr	r3, [pc, #212]	; (8003524 <xTaskIncrementTick+0x14c>)
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	2b00      	cmp	r3, #0
 8003454:	d104      	bne.n	8003460 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003456:	4b36      	ldr	r3, [pc, #216]	; (8003530 <xTaskIncrementTick+0x158>)
 8003458:	f04f 32ff 	mov.w	r2, #4294967295
 800345c:	601a      	str	r2, [r3, #0]
					break;
 800345e:	e03e      	b.n	80034de <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003460:	4b30      	ldr	r3, [pc, #192]	; (8003524 <xTaskIncrementTick+0x14c>)
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	68db      	ldr	r3, [r3, #12]
 8003466:	68db      	ldr	r3, [r3, #12]
 8003468:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800346a:	68bb      	ldr	r3, [r7, #8]
 800346c:	685b      	ldr	r3, [r3, #4]
 800346e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8003470:	693a      	ldr	r2, [r7, #16]
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	429a      	cmp	r2, r3
 8003476:	d203      	bcs.n	8003480 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8003478:	4a2d      	ldr	r2, [pc, #180]	; (8003530 <xTaskIncrementTick+0x158>)
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800347e:	e02e      	b.n	80034de <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003480:	68bb      	ldr	r3, [r7, #8]
 8003482:	3304      	adds	r3, #4
 8003484:	4618      	mov	r0, r3
 8003486:	f7ff fd18 	bl	8002eba <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800348a:	68bb      	ldr	r3, [r7, #8]
 800348c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800348e:	2b00      	cmp	r3, #0
 8003490:	d004      	beq.n	800349c <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003492:	68bb      	ldr	r3, [r7, #8]
 8003494:	3318      	adds	r3, #24
 8003496:	4618      	mov	r0, r3
 8003498:	f7ff fd0f 	bl	8002eba <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800349c:	68bb      	ldr	r3, [r7, #8]
 800349e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034a0:	2201      	movs	r2, #1
 80034a2:	409a      	lsls	r2, r3
 80034a4:	4b23      	ldr	r3, [pc, #140]	; (8003534 <xTaskIncrementTick+0x15c>)
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	4313      	orrs	r3, r2
 80034aa:	4a22      	ldr	r2, [pc, #136]	; (8003534 <xTaskIncrementTick+0x15c>)
 80034ac:	6013      	str	r3, [r2, #0]
 80034ae:	68bb      	ldr	r3, [r7, #8]
 80034b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80034b2:	4613      	mov	r3, r2
 80034b4:	009b      	lsls	r3, r3, #2
 80034b6:	4413      	add	r3, r2
 80034b8:	009b      	lsls	r3, r3, #2
 80034ba:	4a1f      	ldr	r2, [pc, #124]	; (8003538 <xTaskIncrementTick+0x160>)
 80034bc:	441a      	add	r2, r3
 80034be:	68bb      	ldr	r3, [r7, #8]
 80034c0:	3304      	adds	r3, #4
 80034c2:	4619      	mov	r1, r3
 80034c4:	4610      	mov	r0, r2
 80034c6:	f7ff fc9b 	bl	8002e00 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80034ca:	68bb      	ldr	r3, [r7, #8]
 80034cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80034ce:	4b1b      	ldr	r3, [pc, #108]	; (800353c <xTaskIncrementTick+0x164>)
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034d4:	429a      	cmp	r2, r3
 80034d6:	d3b9      	bcc.n	800344c <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 80034d8:	2301      	movs	r3, #1
 80034da:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80034dc:	e7b6      	b.n	800344c <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80034de:	4b17      	ldr	r3, [pc, #92]	; (800353c <xTaskIncrementTick+0x164>)
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80034e4:	4914      	ldr	r1, [pc, #80]	; (8003538 <xTaskIncrementTick+0x160>)
 80034e6:	4613      	mov	r3, r2
 80034e8:	009b      	lsls	r3, r3, #2
 80034ea:	4413      	add	r3, r2
 80034ec:	009b      	lsls	r3, r3, #2
 80034ee:	440b      	add	r3, r1
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	2b01      	cmp	r3, #1
 80034f4:	d901      	bls.n	80034fa <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 80034f6:	2301      	movs	r3, #1
 80034f8:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80034fa:	4b11      	ldr	r3, [pc, #68]	; (8003540 <xTaskIncrementTick+0x168>)
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d007      	beq.n	8003512 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 8003502:	2301      	movs	r3, #1
 8003504:	617b      	str	r3, [r7, #20]
 8003506:	e004      	b.n	8003512 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8003508:	4b0e      	ldr	r3, [pc, #56]	; (8003544 <xTaskIncrementTick+0x16c>)
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	3301      	adds	r3, #1
 800350e:	4a0d      	ldr	r2, [pc, #52]	; (8003544 <xTaskIncrementTick+0x16c>)
 8003510:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8003512:	697b      	ldr	r3, [r7, #20]
}
 8003514:	4618      	mov	r0, r3
 8003516:	3718      	adds	r7, #24
 8003518:	46bd      	mov	sp, r7
 800351a:	bd80      	pop	{r7, pc}
 800351c:	20000a44 	.word	0x20000a44
 8003520:	20000a20 	.word	0x20000a20
 8003524:	200009d4 	.word	0x200009d4
 8003528:	200009d8 	.word	0x200009d8
 800352c:	20000a34 	.word	0x20000a34
 8003530:	20000a3c 	.word	0x20000a3c
 8003534:	20000a24 	.word	0x20000a24
 8003538:	20000920 	.word	0x20000920
 800353c:	2000091c 	.word	0x2000091c
 8003540:	20000a30 	.word	0x20000a30
 8003544:	20000a2c 	.word	0x20000a2c

08003548 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8003548:	b480      	push	{r7}
 800354a:	b087      	sub	sp, #28
 800354c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800354e:	4b27      	ldr	r3, [pc, #156]	; (80035ec <vTaskSwitchContext+0xa4>)
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	2b00      	cmp	r3, #0
 8003554:	d003      	beq.n	800355e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8003556:	4b26      	ldr	r3, [pc, #152]	; (80035f0 <vTaskSwitchContext+0xa8>)
 8003558:	2201      	movs	r2, #1
 800355a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800355c:	e03f      	b.n	80035de <vTaskSwitchContext+0x96>
		xYieldPending = pdFALSE;
 800355e:	4b24      	ldr	r3, [pc, #144]	; (80035f0 <vTaskSwitchContext+0xa8>)
 8003560:	2200      	movs	r2, #0
 8003562:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003564:	4b23      	ldr	r3, [pc, #140]	; (80035f4 <vTaskSwitchContext+0xac>)
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	fab3 f383 	clz	r3, r3
 8003570:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8003572:	7afb      	ldrb	r3, [r7, #11]
 8003574:	f1c3 031f 	rsb	r3, r3, #31
 8003578:	617b      	str	r3, [r7, #20]
 800357a:	491f      	ldr	r1, [pc, #124]	; (80035f8 <vTaskSwitchContext+0xb0>)
 800357c:	697a      	ldr	r2, [r7, #20]
 800357e:	4613      	mov	r3, r2
 8003580:	009b      	lsls	r3, r3, #2
 8003582:	4413      	add	r3, r2
 8003584:	009b      	lsls	r3, r3, #2
 8003586:	440b      	add	r3, r1
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	2b00      	cmp	r3, #0
 800358c:	d10a      	bne.n	80035a4 <vTaskSwitchContext+0x5c>
	__asm volatile
 800358e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003592:	f383 8811 	msr	BASEPRI, r3
 8003596:	f3bf 8f6f 	isb	sy
 800359a:	f3bf 8f4f 	dsb	sy
 800359e:	607b      	str	r3, [r7, #4]
}
 80035a0:	bf00      	nop
 80035a2:	e7fe      	b.n	80035a2 <vTaskSwitchContext+0x5a>
 80035a4:	697a      	ldr	r2, [r7, #20]
 80035a6:	4613      	mov	r3, r2
 80035a8:	009b      	lsls	r3, r3, #2
 80035aa:	4413      	add	r3, r2
 80035ac:	009b      	lsls	r3, r3, #2
 80035ae:	4a12      	ldr	r2, [pc, #72]	; (80035f8 <vTaskSwitchContext+0xb0>)
 80035b0:	4413      	add	r3, r2
 80035b2:	613b      	str	r3, [r7, #16]
 80035b4:	693b      	ldr	r3, [r7, #16]
 80035b6:	685b      	ldr	r3, [r3, #4]
 80035b8:	685a      	ldr	r2, [r3, #4]
 80035ba:	693b      	ldr	r3, [r7, #16]
 80035bc:	605a      	str	r2, [r3, #4]
 80035be:	693b      	ldr	r3, [r7, #16]
 80035c0:	685a      	ldr	r2, [r3, #4]
 80035c2:	693b      	ldr	r3, [r7, #16]
 80035c4:	3308      	adds	r3, #8
 80035c6:	429a      	cmp	r2, r3
 80035c8:	d104      	bne.n	80035d4 <vTaskSwitchContext+0x8c>
 80035ca:	693b      	ldr	r3, [r7, #16]
 80035cc:	685b      	ldr	r3, [r3, #4]
 80035ce:	685a      	ldr	r2, [r3, #4]
 80035d0:	693b      	ldr	r3, [r7, #16]
 80035d2:	605a      	str	r2, [r3, #4]
 80035d4:	693b      	ldr	r3, [r7, #16]
 80035d6:	685b      	ldr	r3, [r3, #4]
 80035d8:	68db      	ldr	r3, [r3, #12]
 80035da:	4a08      	ldr	r2, [pc, #32]	; (80035fc <vTaskSwitchContext+0xb4>)
 80035dc:	6013      	str	r3, [r2, #0]
}
 80035de:	bf00      	nop
 80035e0:	371c      	adds	r7, #28
 80035e2:	46bd      	mov	sp, r7
 80035e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e8:	4770      	bx	lr
 80035ea:	bf00      	nop
 80035ec:	20000a44 	.word	0x20000a44
 80035f0:	20000a30 	.word	0x20000a30
 80035f4:	20000a24 	.word	0x20000a24
 80035f8:	20000920 	.word	0x20000920
 80035fc:	2000091c 	.word	0x2000091c

08003600 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8003600:	b580      	push	{r7, lr}
 8003602:	b082      	sub	sp, #8
 8003604:	af00      	add	r7, sp, #0
 8003606:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8003608:	f000 f852 	bl	80036b0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800360c:	4b06      	ldr	r3, [pc, #24]	; (8003628 <prvIdleTask+0x28>)
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	2b01      	cmp	r3, #1
 8003612:	d9f9      	bls.n	8003608 <prvIdleTask+0x8>
			{
				taskYIELD();
 8003614:	4b05      	ldr	r3, [pc, #20]	; (800362c <prvIdleTask+0x2c>)
 8003616:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800361a:	601a      	str	r2, [r3, #0]
 800361c:	f3bf 8f4f 	dsb	sy
 8003620:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8003624:	e7f0      	b.n	8003608 <prvIdleTask+0x8>
 8003626:	bf00      	nop
 8003628:	20000920 	.word	0x20000920
 800362c:	e000ed04 	.word	0xe000ed04

08003630 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8003630:	b580      	push	{r7, lr}
 8003632:	b082      	sub	sp, #8
 8003634:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003636:	2300      	movs	r3, #0
 8003638:	607b      	str	r3, [r7, #4]
 800363a:	e00c      	b.n	8003656 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800363c:	687a      	ldr	r2, [r7, #4]
 800363e:	4613      	mov	r3, r2
 8003640:	009b      	lsls	r3, r3, #2
 8003642:	4413      	add	r3, r2
 8003644:	009b      	lsls	r3, r3, #2
 8003646:	4a12      	ldr	r2, [pc, #72]	; (8003690 <prvInitialiseTaskLists+0x60>)
 8003648:	4413      	add	r3, r2
 800364a:	4618      	mov	r0, r3
 800364c:	f7ff fbab 	bl	8002da6 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	3301      	adds	r3, #1
 8003654:	607b      	str	r3, [r7, #4]
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	2b06      	cmp	r3, #6
 800365a:	d9ef      	bls.n	800363c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800365c:	480d      	ldr	r0, [pc, #52]	; (8003694 <prvInitialiseTaskLists+0x64>)
 800365e:	f7ff fba2 	bl	8002da6 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8003662:	480d      	ldr	r0, [pc, #52]	; (8003698 <prvInitialiseTaskLists+0x68>)
 8003664:	f7ff fb9f 	bl	8002da6 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8003668:	480c      	ldr	r0, [pc, #48]	; (800369c <prvInitialiseTaskLists+0x6c>)
 800366a:	f7ff fb9c 	bl	8002da6 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800366e:	480c      	ldr	r0, [pc, #48]	; (80036a0 <prvInitialiseTaskLists+0x70>)
 8003670:	f7ff fb99 	bl	8002da6 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8003674:	480b      	ldr	r0, [pc, #44]	; (80036a4 <prvInitialiseTaskLists+0x74>)
 8003676:	f7ff fb96 	bl	8002da6 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800367a:	4b0b      	ldr	r3, [pc, #44]	; (80036a8 <prvInitialiseTaskLists+0x78>)
 800367c:	4a05      	ldr	r2, [pc, #20]	; (8003694 <prvInitialiseTaskLists+0x64>)
 800367e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8003680:	4b0a      	ldr	r3, [pc, #40]	; (80036ac <prvInitialiseTaskLists+0x7c>)
 8003682:	4a05      	ldr	r2, [pc, #20]	; (8003698 <prvInitialiseTaskLists+0x68>)
 8003684:	601a      	str	r2, [r3, #0]
}
 8003686:	bf00      	nop
 8003688:	3708      	adds	r7, #8
 800368a:	46bd      	mov	sp, r7
 800368c:	bd80      	pop	{r7, pc}
 800368e:	bf00      	nop
 8003690:	20000920 	.word	0x20000920
 8003694:	200009ac 	.word	0x200009ac
 8003698:	200009c0 	.word	0x200009c0
 800369c:	200009dc 	.word	0x200009dc
 80036a0:	200009f0 	.word	0x200009f0
 80036a4:	20000a08 	.word	0x20000a08
 80036a8:	200009d4 	.word	0x200009d4
 80036ac:	200009d8 	.word	0x200009d8

080036b0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80036b0:	b580      	push	{r7, lr}
 80036b2:	b082      	sub	sp, #8
 80036b4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80036b6:	e019      	b.n	80036ec <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80036b8:	f000 f9d0 	bl	8003a5c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80036bc:	4b10      	ldr	r3, [pc, #64]	; (8003700 <prvCheckTasksWaitingTermination+0x50>)
 80036be:	68db      	ldr	r3, [r3, #12]
 80036c0:	68db      	ldr	r3, [r3, #12]
 80036c2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	3304      	adds	r3, #4
 80036c8:	4618      	mov	r0, r3
 80036ca:	f7ff fbf6 	bl	8002eba <uxListRemove>
				--uxCurrentNumberOfTasks;
 80036ce:	4b0d      	ldr	r3, [pc, #52]	; (8003704 <prvCheckTasksWaitingTermination+0x54>)
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	3b01      	subs	r3, #1
 80036d4:	4a0b      	ldr	r2, [pc, #44]	; (8003704 <prvCheckTasksWaitingTermination+0x54>)
 80036d6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80036d8:	4b0b      	ldr	r3, [pc, #44]	; (8003708 <prvCheckTasksWaitingTermination+0x58>)
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	3b01      	subs	r3, #1
 80036de:	4a0a      	ldr	r2, [pc, #40]	; (8003708 <prvCheckTasksWaitingTermination+0x58>)
 80036e0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80036e2:	f000 f9eb 	bl	8003abc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80036e6:	6878      	ldr	r0, [r7, #4]
 80036e8:	f000 f810 	bl	800370c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80036ec:	4b06      	ldr	r3, [pc, #24]	; (8003708 <prvCheckTasksWaitingTermination+0x58>)
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d1e1      	bne.n	80036b8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80036f4:	bf00      	nop
 80036f6:	bf00      	nop
 80036f8:	3708      	adds	r7, #8
 80036fa:	46bd      	mov	sp, r7
 80036fc:	bd80      	pop	{r7, pc}
 80036fe:	bf00      	nop
 8003700:	200009f0 	.word	0x200009f0
 8003704:	20000a1c 	.word	0x20000a1c
 8003708:	20000a04 	.word	0x20000a04

0800370c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800370c:	b580      	push	{r7, lr}
 800370e:	b082      	sub	sp, #8
 8003710:	af00      	add	r7, sp, #0
 8003712:	6078      	str	r0, [r7, #4]

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003718:	4618      	mov	r0, r3
 800371a:	f000 fb2f 	bl	8003d7c <vPortFree>
			vPortFree( pxTCB );
 800371e:	6878      	ldr	r0, [r7, #4]
 8003720:	f000 fb2c 	bl	8003d7c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8003724:	bf00      	nop
 8003726:	3708      	adds	r7, #8
 8003728:	46bd      	mov	sp, r7
 800372a:	bd80      	pop	{r7, pc}

0800372c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800372c:	b480      	push	{r7}
 800372e:	b083      	sub	sp, #12
 8003730:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003732:	4b0c      	ldr	r3, [pc, #48]	; (8003764 <prvResetNextTaskUnblockTime+0x38>)
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	2b00      	cmp	r3, #0
 800373a:	d104      	bne.n	8003746 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800373c:	4b0a      	ldr	r3, [pc, #40]	; (8003768 <prvResetNextTaskUnblockTime+0x3c>)
 800373e:	f04f 32ff 	mov.w	r2, #4294967295
 8003742:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8003744:	e008      	b.n	8003758 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003746:	4b07      	ldr	r3, [pc, #28]	; (8003764 <prvResetNextTaskUnblockTime+0x38>)
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	68db      	ldr	r3, [r3, #12]
 800374c:	68db      	ldr	r3, [r3, #12]
 800374e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	685b      	ldr	r3, [r3, #4]
 8003754:	4a04      	ldr	r2, [pc, #16]	; (8003768 <prvResetNextTaskUnblockTime+0x3c>)
 8003756:	6013      	str	r3, [r2, #0]
}
 8003758:	bf00      	nop
 800375a:	370c      	adds	r7, #12
 800375c:	46bd      	mov	sp, r7
 800375e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003762:	4770      	bx	lr
 8003764:	200009d4 	.word	0x200009d4
 8003768:	20000a3c 	.word	0x20000a3c

0800376c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800376c:	b480      	push	{r7}
 800376e:	b083      	sub	sp, #12
 8003770:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8003772:	4b0b      	ldr	r3, [pc, #44]	; (80037a0 <xTaskGetSchedulerState+0x34>)
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	2b00      	cmp	r3, #0
 8003778:	d102      	bne.n	8003780 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800377a:	2301      	movs	r3, #1
 800377c:	607b      	str	r3, [r7, #4]
 800377e:	e008      	b.n	8003792 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003780:	4b08      	ldr	r3, [pc, #32]	; (80037a4 <xTaskGetSchedulerState+0x38>)
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	2b00      	cmp	r3, #0
 8003786:	d102      	bne.n	800378e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8003788:	2302      	movs	r3, #2
 800378a:	607b      	str	r3, [r7, #4]
 800378c:	e001      	b.n	8003792 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800378e:	2300      	movs	r3, #0
 8003790:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8003792:	687b      	ldr	r3, [r7, #4]
	}
 8003794:	4618      	mov	r0, r3
 8003796:	370c      	adds	r7, #12
 8003798:	46bd      	mov	sp, r7
 800379a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800379e:	4770      	bx	lr
 80037a0:	20000a28 	.word	0x20000a28
 80037a4:	20000a44 	.word	0x20000a44

080037a8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80037a8:	b580      	push	{r7, lr}
 80037aa:	b084      	sub	sp, #16
 80037ac:	af00      	add	r7, sp, #0
 80037ae:	6078      	str	r0, [r7, #4]
 80037b0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80037b2:	4b29      	ldr	r3, [pc, #164]	; (8003858 <prvAddCurrentTaskToDelayedList+0xb0>)
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80037b8:	4b28      	ldr	r3, [pc, #160]	; (800385c <prvAddCurrentTaskToDelayedList+0xb4>)
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	3304      	adds	r3, #4
 80037be:	4618      	mov	r0, r3
 80037c0:	f7ff fb7b 	bl	8002eba <uxListRemove>
 80037c4:	4603      	mov	r3, r0
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d10b      	bne.n	80037e2 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80037ca:	4b24      	ldr	r3, [pc, #144]	; (800385c <prvAddCurrentTaskToDelayedList+0xb4>)
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037d0:	2201      	movs	r2, #1
 80037d2:	fa02 f303 	lsl.w	r3, r2, r3
 80037d6:	43da      	mvns	r2, r3
 80037d8:	4b21      	ldr	r3, [pc, #132]	; (8003860 <prvAddCurrentTaskToDelayedList+0xb8>)
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	4013      	ands	r3, r2
 80037de:	4a20      	ldr	r2, [pc, #128]	; (8003860 <prvAddCurrentTaskToDelayedList+0xb8>)
 80037e0:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037e8:	d10a      	bne.n	8003800 <prvAddCurrentTaskToDelayedList+0x58>
 80037ea:	683b      	ldr	r3, [r7, #0]
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d007      	beq.n	8003800 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80037f0:	4b1a      	ldr	r3, [pc, #104]	; (800385c <prvAddCurrentTaskToDelayedList+0xb4>)
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	3304      	adds	r3, #4
 80037f6:	4619      	mov	r1, r3
 80037f8:	481a      	ldr	r0, [pc, #104]	; (8003864 <prvAddCurrentTaskToDelayedList+0xbc>)
 80037fa:	f7ff fb01 	bl	8002e00 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80037fe:	e026      	b.n	800384e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8003800:	68fa      	ldr	r2, [r7, #12]
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	4413      	add	r3, r2
 8003806:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8003808:	4b14      	ldr	r3, [pc, #80]	; (800385c <prvAddCurrentTaskToDelayedList+0xb4>)
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	68ba      	ldr	r2, [r7, #8]
 800380e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8003810:	68ba      	ldr	r2, [r7, #8]
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	429a      	cmp	r2, r3
 8003816:	d209      	bcs.n	800382c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003818:	4b13      	ldr	r3, [pc, #76]	; (8003868 <prvAddCurrentTaskToDelayedList+0xc0>)
 800381a:	681a      	ldr	r2, [r3, #0]
 800381c:	4b0f      	ldr	r3, [pc, #60]	; (800385c <prvAddCurrentTaskToDelayedList+0xb4>)
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	3304      	adds	r3, #4
 8003822:	4619      	mov	r1, r3
 8003824:	4610      	mov	r0, r2
 8003826:	f7ff fb0f 	bl	8002e48 <vListInsert>
}
 800382a:	e010      	b.n	800384e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800382c:	4b0f      	ldr	r3, [pc, #60]	; (800386c <prvAddCurrentTaskToDelayedList+0xc4>)
 800382e:	681a      	ldr	r2, [r3, #0]
 8003830:	4b0a      	ldr	r3, [pc, #40]	; (800385c <prvAddCurrentTaskToDelayedList+0xb4>)
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	3304      	adds	r3, #4
 8003836:	4619      	mov	r1, r3
 8003838:	4610      	mov	r0, r2
 800383a:	f7ff fb05 	bl	8002e48 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800383e:	4b0c      	ldr	r3, [pc, #48]	; (8003870 <prvAddCurrentTaskToDelayedList+0xc8>)
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	68ba      	ldr	r2, [r7, #8]
 8003844:	429a      	cmp	r2, r3
 8003846:	d202      	bcs.n	800384e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8003848:	4a09      	ldr	r2, [pc, #36]	; (8003870 <prvAddCurrentTaskToDelayedList+0xc8>)
 800384a:	68bb      	ldr	r3, [r7, #8]
 800384c:	6013      	str	r3, [r2, #0]
}
 800384e:	bf00      	nop
 8003850:	3710      	adds	r7, #16
 8003852:	46bd      	mov	sp, r7
 8003854:	bd80      	pop	{r7, pc}
 8003856:	bf00      	nop
 8003858:	20000a20 	.word	0x20000a20
 800385c:	2000091c 	.word	0x2000091c
 8003860:	20000a24 	.word	0x20000a24
 8003864:	20000a08 	.word	0x20000a08
 8003868:	200009d8 	.word	0x200009d8
 800386c:	200009d4 	.word	0x200009d4
 8003870:	20000a3c 	.word	0x20000a3c

08003874 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8003874:	b480      	push	{r7}
 8003876:	b085      	sub	sp, #20
 8003878:	af00      	add	r7, sp, #0
 800387a:	60f8      	str	r0, [r7, #12]
 800387c:	60b9      	str	r1, [r7, #8]
 800387e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	3b04      	subs	r3, #4
 8003884:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800388c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	3b04      	subs	r3, #4
 8003892:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8003894:	68bb      	ldr	r3, [r7, #8]
 8003896:	f023 0201 	bic.w	r2, r3, #1
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	3b04      	subs	r3, #4
 80038a2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80038a4:	4a09      	ldr	r2, [pc, #36]	; (80038cc <pxPortInitialiseStack+0x58>)
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	3b14      	subs	r3, #20
 80038ae:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80038b0:	687a      	ldr	r2, [r7, #4]
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	3b20      	subs	r3, #32
 80038ba:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80038bc:	68fb      	ldr	r3, [r7, #12]
}
 80038be:	4618      	mov	r0, r3
 80038c0:	3714      	adds	r7, #20
 80038c2:	46bd      	mov	sp, r7
 80038c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c8:	4770      	bx	lr
 80038ca:	bf00      	nop
 80038cc:	080038d1 	.word	0x080038d1

080038d0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80038d0:	b480      	push	{r7}
 80038d2:	b085      	sub	sp, #20
 80038d4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 80038d6:	2300      	movs	r3, #0
 80038d8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80038da:	4b12      	ldr	r3, [pc, #72]	; (8003924 <prvTaskExitError+0x54>)
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038e2:	d00a      	beq.n	80038fa <prvTaskExitError+0x2a>
	__asm volatile
 80038e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80038e8:	f383 8811 	msr	BASEPRI, r3
 80038ec:	f3bf 8f6f 	isb	sy
 80038f0:	f3bf 8f4f 	dsb	sy
 80038f4:	60fb      	str	r3, [r7, #12]
}
 80038f6:	bf00      	nop
 80038f8:	e7fe      	b.n	80038f8 <prvTaskExitError+0x28>
	__asm volatile
 80038fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80038fe:	f383 8811 	msr	BASEPRI, r3
 8003902:	f3bf 8f6f 	isb	sy
 8003906:	f3bf 8f4f 	dsb	sy
 800390a:	60bb      	str	r3, [r7, #8]
}
 800390c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800390e:	bf00      	nop
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	2b00      	cmp	r3, #0
 8003914:	d0fc      	beq.n	8003910 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8003916:	bf00      	nop
 8003918:	bf00      	nop
 800391a:	3714      	adds	r7, #20
 800391c:	46bd      	mov	sp, r7
 800391e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003922:	4770      	bx	lr
 8003924:	20000014 	.word	0x20000014
	...

08003930 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8003930:	4b07      	ldr	r3, [pc, #28]	; (8003950 <pxCurrentTCBConst2>)
 8003932:	6819      	ldr	r1, [r3, #0]
 8003934:	6808      	ldr	r0, [r1, #0]
 8003936:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800393a:	f380 8809 	msr	PSP, r0
 800393e:	f3bf 8f6f 	isb	sy
 8003942:	f04f 0000 	mov.w	r0, #0
 8003946:	f380 8811 	msr	BASEPRI, r0
 800394a:	f04e 0e0d 	orr.w	lr, lr, #13
 800394e:	4770      	bx	lr

08003950 <pxCurrentTCBConst2>:
 8003950:	2000091c 	.word	0x2000091c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8003954:	bf00      	nop
 8003956:	bf00      	nop

08003958 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8003958:	4806      	ldr	r0, [pc, #24]	; (8003974 <prvPortStartFirstTask+0x1c>)
 800395a:	6800      	ldr	r0, [r0, #0]
 800395c:	6800      	ldr	r0, [r0, #0]
 800395e:	f380 8808 	msr	MSP, r0
 8003962:	b662      	cpsie	i
 8003964:	b661      	cpsie	f
 8003966:	f3bf 8f4f 	dsb	sy
 800396a:	f3bf 8f6f 	isb	sy
 800396e:	df00      	svc	0
 8003970:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8003972:	bf00      	nop
 8003974:	e000ed08 	.word	0xe000ed08

08003978 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8003978:	b580      	push	{r7, lr}
 800397a:	b084      	sub	sp, #16
 800397c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800397e:	4b32      	ldr	r3, [pc, #200]	; (8003a48 <xPortStartScheduler+0xd0>)
 8003980:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	781b      	ldrb	r3, [r3, #0]
 8003986:	b2db      	uxtb	r3, r3
 8003988:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	22ff      	movs	r2, #255	; 0xff
 800398e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	781b      	ldrb	r3, [r3, #0]
 8003994:	b2db      	uxtb	r3, r3
 8003996:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8003998:	78fb      	ldrb	r3, [r7, #3]
 800399a:	b2db      	uxtb	r3, r3
 800399c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80039a0:	b2da      	uxtb	r2, r3
 80039a2:	4b2a      	ldr	r3, [pc, #168]	; (8003a4c <xPortStartScheduler+0xd4>)
 80039a4:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80039a6:	4b2a      	ldr	r3, [pc, #168]	; (8003a50 <xPortStartScheduler+0xd8>)
 80039a8:	2207      	movs	r2, #7
 80039aa:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80039ac:	e009      	b.n	80039c2 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 80039ae:	4b28      	ldr	r3, [pc, #160]	; (8003a50 <xPortStartScheduler+0xd8>)
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	3b01      	subs	r3, #1
 80039b4:	4a26      	ldr	r2, [pc, #152]	; (8003a50 <xPortStartScheduler+0xd8>)
 80039b6:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80039b8:	78fb      	ldrb	r3, [r7, #3]
 80039ba:	b2db      	uxtb	r3, r3
 80039bc:	005b      	lsls	r3, r3, #1
 80039be:	b2db      	uxtb	r3, r3
 80039c0:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80039c2:	78fb      	ldrb	r3, [r7, #3]
 80039c4:	b2db      	uxtb	r3, r3
 80039c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80039ca:	2b80      	cmp	r3, #128	; 0x80
 80039cc:	d0ef      	beq.n	80039ae <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80039ce:	4b20      	ldr	r3, [pc, #128]	; (8003a50 <xPortStartScheduler+0xd8>)
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	f1c3 0307 	rsb	r3, r3, #7
 80039d6:	2b04      	cmp	r3, #4
 80039d8:	d00a      	beq.n	80039f0 <xPortStartScheduler+0x78>
	__asm volatile
 80039da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80039de:	f383 8811 	msr	BASEPRI, r3
 80039e2:	f3bf 8f6f 	isb	sy
 80039e6:	f3bf 8f4f 	dsb	sy
 80039ea:	60bb      	str	r3, [r7, #8]
}
 80039ec:	bf00      	nop
 80039ee:	e7fe      	b.n	80039ee <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80039f0:	4b17      	ldr	r3, [pc, #92]	; (8003a50 <xPortStartScheduler+0xd8>)
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	021b      	lsls	r3, r3, #8
 80039f6:	4a16      	ldr	r2, [pc, #88]	; (8003a50 <xPortStartScheduler+0xd8>)
 80039f8:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80039fa:	4b15      	ldr	r3, [pc, #84]	; (8003a50 <xPortStartScheduler+0xd8>)
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8003a02:	4a13      	ldr	r2, [pc, #76]	; (8003a50 <xPortStartScheduler+0xd8>)
 8003a04:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	b2da      	uxtb	r2, r3
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8003a0e:	4b11      	ldr	r3, [pc, #68]	; (8003a54 <xPortStartScheduler+0xdc>)
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	4a10      	ldr	r2, [pc, #64]	; (8003a54 <xPortStartScheduler+0xdc>)
 8003a14:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003a18:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8003a1a:	4b0e      	ldr	r3, [pc, #56]	; (8003a54 <xPortStartScheduler+0xdc>)
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	4a0d      	ldr	r2, [pc, #52]	; (8003a54 <xPortStartScheduler+0xdc>)
 8003a20:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8003a24:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8003a26:	f000 f8b9 	bl	8003b9c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8003a2a:	4b0b      	ldr	r3, [pc, #44]	; (8003a58 <xPortStartScheduler+0xe0>)
 8003a2c:	2200      	movs	r2, #0
 8003a2e:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8003a30:	f7ff ff92 	bl	8003958 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8003a34:	f7ff fd88 	bl	8003548 <vTaskSwitchContext>
	prvTaskExitError();
 8003a38:	f7ff ff4a 	bl	80038d0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8003a3c:	2300      	movs	r3, #0
}
 8003a3e:	4618      	mov	r0, r3
 8003a40:	3710      	adds	r7, #16
 8003a42:	46bd      	mov	sp, r7
 8003a44:	bd80      	pop	{r7, pc}
 8003a46:	bf00      	nop
 8003a48:	e000e400 	.word	0xe000e400
 8003a4c:	20000a48 	.word	0x20000a48
 8003a50:	20000a4c 	.word	0x20000a4c
 8003a54:	e000ed20 	.word	0xe000ed20
 8003a58:	20000014 	.word	0x20000014

08003a5c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8003a5c:	b480      	push	{r7}
 8003a5e:	b083      	sub	sp, #12
 8003a60:	af00      	add	r7, sp, #0
	__asm volatile
 8003a62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a66:	f383 8811 	msr	BASEPRI, r3
 8003a6a:	f3bf 8f6f 	isb	sy
 8003a6e:	f3bf 8f4f 	dsb	sy
 8003a72:	607b      	str	r3, [r7, #4]
}
 8003a74:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8003a76:	4b0f      	ldr	r3, [pc, #60]	; (8003ab4 <vPortEnterCritical+0x58>)
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	3301      	adds	r3, #1
 8003a7c:	4a0d      	ldr	r2, [pc, #52]	; (8003ab4 <vPortEnterCritical+0x58>)
 8003a7e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8003a80:	4b0c      	ldr	r3, [pc, #48]	; (8003ab4 <vPortEnterCritical+0x58>)
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	2b01      	cmp	r3, #1
 8003a86:	d10f      	bne.n	8003aa8 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8003a88:	4b0b      	ldr	r3, [pc, #44]	; (8003ab8 <vPortEnterCritical+0x5c>)
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	b2db      	uxtb	r3, r3
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d00a      	beq.n	8003aa8 <vPortEnterCritical+0x4c>
	__asm volatile
 8003a92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a96:	f383 8811 	msr	BASEPRI, r3
 8003a9a:	f3bf 8f6f 	isb	sy
 8003a9e:	f3bf 8f4f 	dsb	sy
 8003aa2:	603b      	str	r3, [r7, #0]
}
 8003aa4:	bf00      	nop
 8003aa6:	e7fe      	b.n	8003aa6 <vPortEnterCritical+0x4a>
	}
}
 8003aa8:	bf00      	nop
 8003aaa:	370c      	adds	r7, #12
 8003aac:	46bd      	mov	sp, r7
 8003aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ab2:	4770      	bx	lr
 8003ab4:	20000014 	.word	0x20000014
 8003ab8:	e000ed04 	.word	0xe000ed04

08003abc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8003abc:	b480      	push	{r7}
 8003abe:	b083      	sub	sp, #12
 8003ac0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8003ac2:	4b12      	ldr	r3, [pc, #72]	; (8003b0c <vPortExitCritical+0x50>)
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d10a      	bne.n	8003ae0 <vPortExitCritical+0x24>
	__asm volatile
 8003aca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ace:	f383 8811 	msr	BASEPRI, r3
 8003ad2:	f3bf 8f6f 	isb	sy
 8003ad6:	f3bf 8f4f 	dsb	sy
 8003ada:	607b      	str	r3, [r7, #4]
}
 8003adc:	bf00      	nop
 8003ade:	e7fe      	b.n	8003ade <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8003ae0:	4b0a      	ldr	r3, [pc, #40]	; (8003b0c <vPortExitCritical+0x50>)
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	3b01      	subs	r3, #1
 8003ae6:	4a09      	ldr	r2, [pc, #36]	; (8003b0c <vPortExitCritical+0x50>)
 8003ae8:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8003aea:	4b08      	ldr	r3, [pc, #32]	; (8003b0c <vPortExitCritical+0x50>)
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d105      	bne.n	8003afe <vPortExitCritical+0x42>
 8003af2:	2300      	movs	r3, #0
 8003af4:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8003af6:	683b      	ldr	r3, [r7, #0]
 8003af8:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8003afc:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8003afe:	bf00      	nop
 8003b00:	370c      	adds	r7, #12
 8003b02:	46bd      	mov	sp, r7
 8003b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b08:	4770      	bx	lr
 8003b0a:	bf00      	nop
 8003b0c:	20000014 	.word	0x20000014

08003b10 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8003b10:	f3ef 8009 	mrs	r0, PSP
 8003b14:	f3bf 8f6f 	isb	sy
 8003b18:	4b0d      	ldr	r3, [pc, #52]	; (8003b50 <pxCurrentTCBConst>)
 8003b1a:	681a      	ldr	r2, [r3, #0]
 8003b1c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8003b20:	6010      	str	r0, [r2, #0]
 8003b22:	e92d 4008 	stmdb	sp!, {r3, lr}
 8003b26:	f04f 0050 	mov.w	r0, #80	; 0x50
 8003b2a:	f380 8811 	msr	BASEPRI, r0
 8003b2e:	f7ff fd0b 	bl	8003548 <vTaskSwitchContext>
 8003b32:	f04f 0000 	mov.w	r0, #0
 8003b36:	f380 8811 	msr	BASEPRI, r0
 8003b3a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8003b3e:	6819      	ldr	r1, [r3, #0]
 8003b40:	6808      	ldr	r0, [r1, #0]
 8003b42:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8003b46:	f380 8809 	msr	PSP, r0
 8003b4a:	f3bf 8f6f 	isb	sy
 8003b4e:	4770      	bx	lr

08003b50 <pxCurrentTCBConst>:
 8003b50:	2000091c 	.word	0x2000091c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8003b54:	bf00      	nop
 8003b56:	bf00      	nop

08003b58 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8003b58:	b580      	push	{r7, lr}
 8003b5a:	b082      	sub	sp, #8
 8003b5c:	af00      	add	r7, sp, #0
	__asm volatile
 8003b5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b62:	f383 8811 	msr	BASEPRI, r3
 8003b66:	f3bf 8f6f 	isb	sy
 8003b6a:	f3bf 8f4f 	dsb	sy
 8003b6e:	607b      	str	r3, [r7, #4]
}
 8003b70:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8003b72:	f7ff fc31 	bl	80033d8 <xTaskIncrementTick>
 8003b76:	4603      	mov	r3, r0
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d003      	beq.n	8003b84 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8003b7c:	4b06      	ldr	r3, [pc, #24]	; (8003b98 <xPortSysTickHandler+0x40>)
 8003b7e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003b82:	601a      	str	r2, [r3, #0]
 8003b84:	2300      	movs	r3, #0
 8003b86:	603b      	str	r3, [r7, #0]
	__asm volatile
 8003b88:	683b      	ldr	r3, [r7, #0]
 8003b8a:	f383 8811 	msr	BASEPRI, r3
}
 8003b8e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8003b90:	bf00      	nop
 8003b92:	3708      	adds	r7, #8
 8003b94:	46bd      	mov	sp, r7
 8003b96:	bd80      	pop	{r7, pc}
 8003b98:	e000ed04 	.word	0xe000ed04

08003b9c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8003b9c:	b480      	push	{r7}
 8003b9e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8003ba0:	4b0b      	ldr	r3, [pc, #44]	; (8003bd0 <vPortSetupTimerInterrupt+0x34>)
 8003ba2:	2200      	movs	r2, #0
 8003ba4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8003ba6:	4b0b      	ldr	r3, [pc, #44]	; (8003bd4 <vPortSetupTimerInterrupt+0x38>)
 8003ba8:	2200      	movs	r2, #0
 8003baa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8003bac:	4b0a      	ldr	r3, [pc, #40]	; (8003bd8 <vPortSetupTimerInterrupt+0x3c>)
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	4a0a      	ldr	r2, [pc, #40]	; (8003bdc <vPortSetupTimerInterrupt+0x40>)
 8003bb2:	fba2 2303 	umull	r2, r3, r2, r3
 8003bb6:	099b      	lsrs	r3, r3, #6
 8003bb8:	4a09      	ldr	r2, [pc, #36]	; (8003be0 <vPortSetupTimerInterrupt+0x44>)
 8003bba:	3b01      	subs	r3, #1
 8003bbc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8003bbe:	4b04      	ldr	r3, [pc, #16]	; (8003bd0 <vPortSetupTimerInterrupt+0x34>)
 8003bc0:	2207      	movs	r2, #7
 8003bc2:	601a      	str	r2, [r3, #0]
}
 8003bc4:	bf00      	nop
 8003bc6:	46bd      	mov	sp, r7
 8003bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bcc:	4770      	bx	lr
 8003bce:	bf00      	nop
 8003bd0:	e000e010 	.word	0xe000e010
 8003bd4:	e000e018 	.word	0xe000e018
 8003bd8:	20000000 	.word	0x20000000
 8003bdc:	10624dd3 	.word	0x10624dd3
 8003be0:	e000e014 	.word	0xe000e014

08003be4 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8003be4:	b580      	push	{r7, lr}
 8003be6:	b08a      	sub	sp, #40	; 0x28
 8003be8:	af00      	add	r7, sp, #0
 8003bea:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8003bec:	2300      	movs	r3, #0
 8003bee:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8003bf0:	f7ff fb48 	bl	8003284 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8003bf4:	4b5b      	ldr	r3, [pc, #364]	; (8003d64 <pvPortMalloc+0x180>)
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d101      	bne.n	8003c00 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8003bfc:	f000 f920 	bl	8003e40 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8003c00:	4b59      	ldr	r3, [pc, #356]	; (8003d68 <pvPortMalloc+0x184>)
 8003c02:	681a      	ldr	r2, [r3, #0]
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	4013      	ands	r3, r2
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	f040 8093 	bne.w	8003d34 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d01d      	beq.n	8003c50 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8003c14:	2208      	movs	r2, #8
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	4413      	add	r3, r2
 8003c1a:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	f003 0307 	and.w	r3, r3, #7
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d014      	beq.n	8003c50 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	f023 0307 	bic.w	r3, r3, #7
 8003c2c:	3308      	adds	r3, #8
 8003c2e:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	f003 0307 	and.w	r3, r3, #7
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d00a      	beq.n	8003c50 <pvPortMalloc+0x6c>
	__asm volatile
 8003c3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c3e:	f383 8811 	msr	BASEPRI, r3
 8003c42:	f3bf 8f6f 	isb	sy
 8003c46:	f3bf 8f4f 	dsb	sy
 8003c4a:	617b      	str	r3, [r7, #20]
}
 8003c4c:	bf00      	nop
 8003c4e:	e7fe      	b.n	8003c4e <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d06e      	beq.n	8003d34 <pvPortMalloc+0x150>
 8003c56:	4b45      	ldr	r3, [pc, #276]	; (8003d6c <pvPortMalloc+0x188>)
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	687a      	ldr	r2, [r7, #4]
 8003c5c:	429a      	cmp	r2, r3
 8003c5e:	d869      	bhi.n	8003d34 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8003c60:	4b43      	ldr	r3, [pc, #268]	; (8003d70 <pvPortMalloc+0x18c>)
 8003c62:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8003c64:	4b42      	ldr	r3, [pc, #264]	; (8003d70 <pvPortMalloc+0x18c>)
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8003c6a:	e004      	b.n	8003c76 <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8003c6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c6e:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8003c70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8003c76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c78:	685b      	ldr	r3, [r3, #4]
 8003c7a:	687a      	ldr	r2, [r7, #4]
 8003c7c:	429a      	cmp	r2, r3
 8003c7e:	d903      	bls.n	8003c88 <pvPortMalloc+0xa4>
 8003c80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d1f1      	bne.n	8003c6c <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8003c88:	4b36      	ldr	r3, [pc, #216]	; (8003d64 <pvPortMalloc+0x180>)
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c8e:	429a      	cmp	r2, r3
 8003c90:	d050      	beq.n	8003d34 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8003c92:	6a3b      	ldr	r3, [r7, #32]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	2208      	movs	r2, #8
 8003c98:	4413      	add	r3, r2
 8003c9a:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8003c9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c9e:	681a      	ldr	r2, [r3, #0]
 8003ca0:	6a3b      	ldr	r3, [r7, #32]
 8003ca2:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8003ca4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ca6:	685a      	ldr	r2, [r3, #4]
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	1ad2      	subs	r2, r2, r3
 8003cac:	2308      	movs	r3, #8
 8003cae:	005b      	lsls	r3, r3, #1
 8003cb0:	429a      	cmp	r2, r3
 8003cb2:	d91f      	bls.n	8003cf4 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8003cb4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	4413      	add	r3, r2
 8003cba:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8003cbc:	69bb      	ldr	r3, [r7, #24]
 8003cbe:	f003 0307 	and.w	r3, r3, #7
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d00a      	beq.n	8003cdc <pvPortMalloc+0xf8>
	__asm volatile
 8003cc6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003cca:	f383 8811 	msr	BASEPRI, r3
 8003cce:	f3bf 8f6f 	isb	sy
 8003cd2:	f3bf 8f4f 	dsb	sy
 8003cd6:	613b      	str	r3, [r7, #16]
}
 8003cd8:	bf00      	nop
 8003cda:	e7fe      	b.n	8003cda <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8003cdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cde:	685a      	ldr	r2, [r3, #4]
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	1ad2      	subs	r2, r2, r3
 8003ce4:	69bb      	ldr	r3, [r7, #24]
 8003ce6:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8003ce8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cea:	687a      	ldr	r2, [r7, #4]
 8003cec:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8003cee:	69b8      	ldr	r0, [r7, #24]
 8003cf0:	f000 f908 	bl	8003f04 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8003cf4:	4b1d      	ldr	r3, [pc, #116]	; (8003d6c <pvPortMalloc+0x188>)
 8003cf6:	681a      	ldr	r2, [r3, #0]
 8003cf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cfa:	685b      	ldr	r3, [r3, #4]
 8003cfc:	1ad3      	subs	r3, r2, r3
 8003cfe:	4a1b      	ldr	r2, [pc, #108]	; (8003d6c <pvPortMalloc+0x188>)
 8003d00:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8003d02:	4b1a      	ldr	r3, [pc, #104]	; (8003d6c <pvPortMalloc+0x188>)
 8003d04:	681a      	ldr	r2, [r3, #0]
 8003d06:	4b1b      	ldr	r3, [pc, #108]	; (8003d74 <pvPortMalloc+0x190>)
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	429a      	cmp	r2, r3
 8003d0c:	d203      	bcs.n	8003d16 <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8003d0e:	4b17      	ldr	r3, [pc, #92]	; (8003d6c <pvPortMalloc+0x188>)
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	4a18      	ldr	r2, [pc, #96]	; (8003d74 <pvPortMalloc+0x190>)
 8003d14:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8003d16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d18:	685a      	ldr	r2, [r3, #4]
 8003d1a:	4b13      	ldr	r3, [pc, #76]	; (8003d68 <pvPortMalloc+0x184>)
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	431a      	orrs	r2, r3
 8003d20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d22:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8003d24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d26:	2200      	movs	r2, #0
 8003d28:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8003d2a:	4b13      	ldr	r3, [pc, #76]	; (8003d78 <pvPortMalloc+0x194>)
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	3301      	adds	r3, #1
 8003d30:	4a11      	ldr	r2, [pc, #68]	; (8003d78 <pvPortMalloc+0x194>)
 8003d32:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8003d34:	f7ff fab4 	bl	80032a0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8003d38:	69fb      	ldr	r3, [r7, #28]
 8003d3a:	f003 0307 	and.w	r3, r3, #7
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d00a      	beq.n	8003d58 <pvPortMalloc+0x174>
	__asm volatile
 8003d42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d46:	f383 8811 	msr	BASEPRI, r3
 8003d4a:	f3bf 8f6f 	isb	sy
 8003d4e:	f3bf 8f4f 	dsb	sy
 8003d52:	60fb      	str	r3, [r7, #12]
}
 8003d54:	bf00      	nop
 8003d56:	e7fe      	b.n	8003d56 <pvPortMalloc+0x172>
	return pvReturn;
 8003d58:	69fb      	ldr	r3, [r7, #28]
}
 8003d5a:	4618      	mov	r0, r3
 8003d5c:	3728      	adds	r7, #40	; 0x28
 8003d5e:	46bd      	mov	sp, r7
 8003d60:	bd80      	pop	{r7, pc}
 8003d62:	bf00      	nop
 8003d64:	20002258 	.word	0x20002258
 8003d68:	2000226c 	.word	0x2000226c
 8003d6c:	2000225c 	.word	0x2000225c
 8003d70:	20002250 	.word	0x20002250
 8003d74:	20002260 	.word	0x20002260
 8003d78:	20002264 	.word	0x20002264

08003d7c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8003d7c:	b580      	push	{r7, lr}
 8003d7e:	b086      	sub	sp, #24
 8003d80:	af00      	add	r7, sp, #0
 8003d82:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d04d      	beq.n	8003e2a <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8003d8e:	2308      	movs	r3, #8
 8003d90:	425b      	negs	r3, r3
 8003d92:	697a      	ldr	r2, [r7, #20]
 8003d94:	4413      	add	r3, r2
 8003d96:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8003d98:	697b      	ldr	r3, [r7, #20]
 8003d9a:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8003d9c:	693b      	ldr	r3, [r7, #16]
 8003d9e:	685a      	ldr	r2, [r3, #4]
 8003da0:	4b24      	ldr	r3, [pc, #144]	; (8003e34 <vPortFree+0xb8>)
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	4013      	ands	r3, r2
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d10a      	bne.n	8003dc0 <vPortFree+0x44>
	__asm volatile
 8003daa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003dae:	f383 8811 	msr	BASEPRI, r3
 8003db2:	f3bf 8f6f 	isb	sy
 8003db6:	f3bf 8f4f 	dsb	sy
 8003dba:	60fb      	str	r3, [r7, #12]
}
 8003dbc:	bf00      	nop
 8003dbe:	e7fe      	b.n	8003dbe <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8003dc0:	693b      	ldr	r3, [r7, #16]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d00a      	beq.n	8003dde <vPortFree+0x62>
	__asm volatile
 8003dc8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003dcc:	f383 8811 	msr	BASEPRI, r3
 8003dd0:	f3bf 8f6f 	isb	sy
 8003dd4:	f3bf 8f4f 	dsb	sy
 8003dd8:	60bb      	str	r3, [r7, #8]
}
 8003dda:	bf00      	nop
 8003ddc:	e7fe      	b.n	8003ddc <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8003dde:	693b      	ldr	r3, [r7, #16]
 8003de0:	685a      	ldr	r2, [r3, #4]
 8003de2:	4b14      	ldr	r3, [pc, #80]	; (8003e34 <vPortFree+0xb8>)
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	4013      	ands	r3, r2
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d01e      	beq.n	8003e2a <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8003dec:	693b      	ldr	r3, [r7, #16]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d11a      	bne.n	8003e2a <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8003df4:	693b      	ldr	r3, [r7, #16]
 8003df6:	685a      	ldr	r2, [r3, #4]
 8003df8:	4b0e      	ldr	r3, [pc, #56]	; (8003e34 <vPortFree+0xb8>)
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	43db      	mvns	r3, r3
 8003dfe:	401a      	ands	r2, r3
 8003e00:	693b      	ldr	r3, [r7, #16]
 8003e02:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8003e04:	f7ff fa3e 	bl	8003284 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8003e08:	693b      	ldr	r3, [r7, #16]
 8003e0a:	685a      	ldr	r2, [r3, #4]
 8003e0c:	4b0a      	ldr	r3, [pc, #40]	; (8003e38 <vPortFree+0xbc>)
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	4413      	add	r3, r2
 8003e12:	4a09      	ldr	r2, [pc, #36]	; (8003e38 <vPortFree+0xbc>)
 8003e14:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8003e16:	6938      	ldr	r0, [r7, #16]
 8003e18:	f000 f874 	bl	8003f04 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8003e1c:	4b07      	ldr	r3, [pc, #28]	; (8003e3c <vPortFree+0xc0>)
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	3301      	adds	r3, #1
 8003e22:	4a06      	ldr	r2, [pc, #24]	; (8003e3c <vPortFree+0xc0>)
 8003e24:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8003e26:	f7ff fa3b 	bl	80032a0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8003e2a:	bf00      	nop
 8003e2c:	3718      	adds	r7, #24
 8003e2e:	46bd      	mov	sp, r7
 8003e30:	bd80      	pop	{r7, pc}
 8003e32:	bf00      	nop
 8003e34:	2000226c 	.word	0x2000226c
 8003e38:	2000225c 	.word	0x2000225c
 8003e3c:	20002268 	.word	0x20002268

08003e40 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8003e40:	b480      	push	{r7}
 8003e42:	b085      	sub	sp, #20
 8003e44:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8003e46:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8003e4a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8003e4c:	4b27      	ldr	r3, [pc, #156]	; (8003eec <prvHeapInit+0xac>)
 8003e4e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	f003 0307 	and.w	r3, r3, #7
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d00c      	beq.n	8003e74 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	3307      	adds	r3, #7
 8003e5e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	f023 0307 	bic.w	r3, r3, #7
 8003e66:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8003e68:	68ba      	ldr	r2, [r7, #8]
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	1ad3      	subs	r3, r2, r3
 8003e6e:	4a1f      	ldr	r2, [pc, #124]	; (8003eec <prvHeapInit+0xac>)
 8003e70:	4413      	add	r3, r2
 8003e72:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8003e78:	4a1d      	ldr	r2, [pc, #116]	; (8003ef0 <prvHeapInit+0xb0>)
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8003e7e:	4b1c      	ldr	r3, [pc, #112]	; (8003ef0 <prvHeapInit+0xb0>)
 8003e80:	2200      	movs	r2, #0
 8003e82:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	68ba      	ldr	r2, [r7, #8]
 8003e88:	4413      	add	r3, r2
 8003e8a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8003e8c:	2208      	movs	r2, #8
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	1a9b      	subs	r3, r3, r2
 8003e92:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	f023 0307 	bic.w	r3, r3, #7
 8003e9a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	4a15      	ldr	r2, [pc, #84]	; (8003ef4 <prvHeapInit+0xb4>)
 8003ea0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8003ea2:	4b14      	ldr	r3, [pc, #80]	; (8003ef4 <prvHeapInit+0xb4>)
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	2200      	movs	r2, #0
 8003ea8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8003eaa:	4b12      	ldr	r3, [pc, #72]	; (8003ef4 <prvHeapInit+0xb4>)
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	2200      	movs	r2, #0
 8003eb0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8003eb6:	683b      	ldr	r3, [r7, #0]
 8003eb8:	68fa      	ldr	r2, [r7, #12]
 8003eba:	1ad2      	subs	r2, r2, r3
 8003ebc:	683b      	ldr	r3, [r7, #0]
 8003ebe:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8003ec0:	4b0c      	ldr	r3, [pc, #48]	; (8003ef4 <prvHeapInit+0xb4>)
 8003ec2:	681a      	ldr	r2, [r3, #0]
 8003ec4:	683b      	ldr	r3, [r7, #0]
 8003ec6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8003ec8:	683b      	ldr	r3, [r7, #0]
 8003eca:	685b      	ldr	r3, [r3, #4]
 8003ecc:	4a0a      	ldr	r2, [pc, #40]	; (8003ef8 <prvHeapInit+0xb8>)
 8003ece:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8003ed0:	683b      	ldr	r3, [r7, #0]
 8003ed2:	685b      	ldr	r3, [r3, #4]
 8003ed4:	4a09      	ldr	r2, [pc, #36]	; (8003efc <prvHeapInit+0xbc>)
 8003ed6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8003ed8:	4b09      	ldr	r3, [pc, #36]	; (8003f00 <prvHeapInit+0xc0>)
 8003eda:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8003ede:	601a      	str	r2, [r3, #0]
}
 8003ee0:	bf00      	nop
 8003ee2:	3714      	adds	r7, #20
 8003ee4:	46bd      	mov	sp, r7
 8003ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eea:	4770      	bx	lr
 8003eec:	20000a50 	.word	0x20000a50
 8003ef0:	20002250 	.word	0x20002250
 8003ef4:	20002258 	.word	0x20002258
 8003ef8:	20002260 	.word	0x20002260
 8003efc:	2000225c 	.word	0x2000225c
 8003f00:	2000226c 	.word	0x2000226c

08003f04 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8003f04:	b480      	push	{r7}
 8003f06:	b085      	sub	sp, #20
 8003f08:	af00      	add	r7, sp, #0
 8003f0a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8003f0c:	4b28      	ldr	r3, [pc, #160]	; (8003fb0 <prvInsertBlockIntoFreeList+0xac>)
 8003f0e:	60fb      	str	r3, [r7, #12]
 8003f10:	e002      	b.n	8003f18 <prvInsertBlockIntoFreeList+0x14>
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	60fb      	str	r3, [r7, #12]
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	687a      	ldr	r2, [r7, #4]
 8003f1e:	429a      	cmp	r2, r3
 8003f20:	d8f7      	bhi.n	8003f12 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	685b      	ldr	r3, [r3, #4]
 8003f2a:	68ba      	ldr	r2, [r7, #8]
 8003f2c:	4413      	add	r3, r2
 8003f2e:	687a      	ldr	r2, [r7, #4]
 8003f30:	429a      	cmp	r2, r3
 8003f32:	d108      	bne.n	8003f46 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	685a      	ldr	r2, [r3, #4]
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	685b      	ldr	r3, [r3, #4]
 8003f3c:	441a      	add	r2, r3
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	685b      	ldr	r3, [r3, #4]
 8003f4e:	68ba      	ldr	r2, [r7, #8]
 8003f50:	441a      	add	r2, r3
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	429a      	cmp	r2, r3
 8003f58:	d118      	bne.n	8003f8c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	681a      	ldr	r2, [r3, #0]
 8003f5e:	4b15      	ldr	r3, [pc, #84]	; (8003fb4 <prvInsertBlockIntoFreeList+0xb0>)
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	429a      	cmp	r2, r3
 8003f64:	d00d      	beq.n	8003f82 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	685a      	ldr	r2, [r3, #4]
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	685b      	ldr	r3, [r3, #4]
 8003f70:	441a      	add	r2, r3
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	681a      	ldr	r2, [r3, #0]
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	601a      	str	r2, [r3, #0]
 8003f80:	e008      	b.n	8003f94 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8003f82:	4b0c      	ldr	r3, [pc, #48]	; (8003fb4 <prvInsertBlockIntoFreeList+0xb0>)
 8003f84:	681a      	ldr	r2, [r3, #0]
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	601a      	str	r2, [r3, #0]
 8003f8a:	e003      	b.n	8003f94 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	681a      	ldr	r2, [r3, #0]
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8003f94:	68fa      	ldr	r2, [r7, #12]
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	429a      	cmp	r2, r3
 8003f9a:	d002      	beq.n	8003fa2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	687a      	ldr	r2, [r7, #4]
 8003fa0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003fa2:	bf00      	nop
 8003fa4:	3714      	adds	r7, #20
 8003fa6:	46bd      	mov	sp, r7
 8003fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fac:	4770      	bx	lr
 8003fae:	bf00      	nop
 8003fb0:	20002250 	.word	0x20002250
 8003fb4:	20002258 	.word	0x20002258

08003fb8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003fb8:	b580      	push	{r7, lr}
 8003fba:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003fbc:	4b0e      	ldr	r3, [pc, #56]	; (8003ff8 <HAL_Init+0x40>)
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	4a0d      	ldr	r2, [pc, #52]	; (8003ff8 <HAL_Init+0x40>)
 8003fc2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003fc6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003fc8:	4b0b      	ldr	r3, [pc, #44]	; (8003ff8 <HAL_Init+0x40>)
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	4a0a      	ldr	r2, [pc, #40]	; (8003ff8 <HAL_Init+0x40>)
 8003fce:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003fd2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003fd4:	4b08      	ldr	r3, [pc, #32]	; (8003ff8 <HAL_Init+0x40>)
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	4a07      	ldr	r2, [pc, #28]	; (8003ff8 <HAL_Init+0x40>)
 8003fda:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003fde:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003fe0:	2003      	movs	r0, #3
 8003fe2:	f000 f973 	bl	80042cc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003fe6:	200f      	movs	r0, #15
 8003fe8:	f000 f808 	bl	8003ffc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003fec:	f7fd f90c 	bl	8001208 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003ff0:	2300      	movs	r3, #0
}
 8003ff2:	4618      	mov	r0, r3
 8003ff4:	bd80      	pop	{r7, pc}
 8003ff6:	bf00      	nop
 8003ff8:	40023c00 	.word	0x40023c00

08003ffc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003ffc:	b580      	push	{r7, lr}
 8003ffe:	b082      	sub	sp, #8
 8004000:	af00      	add	r7, sp, #0
 8004002:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004004:	4b12      	ldr	r3, [pc, #72]	; (8004050 <HAL_InitTick+0x54>)
 8004006:	681a      	ldr	r2, [r3, #0]
 8004008:	4b12      	ldr	r3, [pc, #72]	; (8004054 <HAL_InitTick+0x58>)
 800400a:	781b      	ldrb	r3, [r3, #0]
 800400c:	4619      	mov	r1, r3
 800400e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004012:	fbb3 f3f1 	udiv	r3, r3, r1
 8004016:	fbb2 f3f3 	udiv	r3, r2, r3
 800401a:	4618      	mov	r0, r3
 800401c:	f000 f999 	bl	8004352 <HAL_SYSTICK_Config>
 8004020:	4603      	mov	r3, r0
 8004022:	2b00      	cmp	r3, #0
 8004024:	d001      	beq.n	800402a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004026:	2301      	movs	r3, #1
 8004028:	e00e      	b.n	8004048 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	2b0f      	cmp	r3, #15
 800402e:	d80a      	bhi.n	8004046 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004030:	2200      	movs	r2, #0
 8004032:	6879      	ldr	r1, [r7, #4]
 8004034:	f04f 30ff 	mov.w	r0, #4294967295
 8004038:	f000 f953 	bl	80042e2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800403c:	4a06      	ldr	r2, [pc, #24]	; (8004058 <HAL_InitTick+0x5c>)
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004042:	2300      	movs	r3, #0
 8004044:	e000      	b.n	8004048 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004046:	2301      	movs	r3, #1
}
 8004048:	4618      	mov	r0, r3
 800404a:	3708      	adds	r7, #8
 800404c:	46bd      	mov	sp, r7
 800404e:	bd80      	pop	{r7, pc}
 8004050:	20000000 	.word	0x20000000
 8004054:	2000001c 	.word	0x2000001c
 8004058:	20000018 	.word	0x20000018

0800405c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800405c:	b480      	push	{r7}
 800405e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004060:	4b06      	ldr	r3, [pc, #24]	; (800407c <HAL_IncTick+0x20>)
 8004062:	781b      	ldrb	r3, [r3, #0]
 8004064:	461a      	mov	r2, r3
 8004066:	4b06      	ldr	r3, [pc, #24]	; (8004080 <HAL_IncTick+0x24>)
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	4413      	add	r3, r2
 800406c:	4a04      	ldr	r2, [pc, #16]	; (8004080 <HAL_IncTick+0x24>)
 800406e:	6013      	str	r3, [r2, #0]
}
 8004070:	bf00      	nop
 8004072:	46bd      	mov	sp, r7
 8004074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004078:	4770      	bx	lr
 800407a:	bf00      	nop
 800407c:	2000001c 	.word	0x2000001c
 8004080:	20002270 	.word	0x20002270

08004084 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004084:	b480      	push	{r7}
 8004086:	af00      	add	r7, sp, #0
  return uwTick;
 8004088:	4b03      	ldr	r3, [pc, #12]	; (8004098 <HAL_GetTick+0x14>)
 800408a:	681b      	ldr	r3, [r3, #0]
}
 800408c:	4618      	mov	r0, r3
 800408e:	46bd      	mov	sp, r7
 8004090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004094:	4770      	bx	lr
 8004096:	bf00      	nop
 8004098:	20002270 	.word	0x20002270

0800409c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800409c:	b580      	push	{r7, lr}
 800409e:	b084      	sub	sp, #16
 80040a0:	af00      	add	r7, sp, #0
 80040a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80040a4:	f7ff ffee 	bl	8004084 <HAL_GetTick>
 80040a8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040b4:	d005      	beq.n	80040c2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80040b6:	4b0a      	ldr	r3, [pc, #40]	; (80040e0 <HAL_Delay+0x44>)
 80040b8:	781b      	ldrb	r3, [r3, #0]
 80040ba:	461a      	mov	r2, r3
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	4413      	add	r3, r2
 80040c0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80040c2:	bf00      	nop
 80040c4:	f7ff ffde 	bl	8004084 <HAL_GetTick>
 80040c8:	4602      	mov	r2, r0
 80040ca:	68bb      	ldr	r3, [r7, #8]
 80040cc:	1ad3      	subs	r3, r2, r3
 80040ce:	68fa      	ldr	r2, [r7, #12]
 80040d0:	429a      	cmp	r2, r3
 80040d2:	d8f7      	bhi.n	80040c4 <HAL_Delay+0x28>
  {
  }
}
 80040d4:	bf00      	nop
 80040d6:	bf00      	nop
 80040d8:	3710      	adds	r7, #16
 80040da:	46bd      	mov	sp, r7
 80040dc:	bd80      	pop	{r7, pc}
 80040de:	bf00      	nop
 80040e0:	2000001c 	.word	0x2000001c

080040e4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80040e4:	b480      	push	{r7}
 80040e6:	b085      	sub	sp, #20
 80040e8:	af00      	add	r7, sp, #0
 80040ea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	f003 0307 	and.w	r3, r3, #7
 80040f2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80040f4:	4b0c      	ldr	r3, [pc, #48]	; (8004128 <__NVIC_SetPriorityGrouping+0x44>)
 80040f6:	68db      	ldr	r3, [r3, #12]
 80040f8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80040fa:	68ba      	ldr	r2, [r7, #8]
 80040fc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004100:	4013      	ands	r3, r2
 8004102:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004108:	68bb      	ldr	r3, [r7, #8]
 800410a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800410c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004110:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004114:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004116:	4a04      	ldr	r2, [pc, #16]	; (8004128 <__NVIC_SetPriorityGrouping+0x44>)
 8004118:	68bb      	ldr	r3, [r7, #8]
 800411a:	60d3      	str	r3, [r2, #12]
}
 800411c:	bf00      	nop
 800411e:	3714      	adds	r7, #20
 8004120:	46bd      	mov	sp, r7
 8004122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004126:	4770      	bx	lr
 8004128:	e000ed00 	.word	0xe000ed00

0800412c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800412c:	b480      	push	{r7}
 800412e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004130:	4b04      	ldr	r3, [pc, #16]	; (8004144 <__NVIC_GetPriorityGrouping+0x18>)
 8004132:	68db      	ldr	r3, [r3, #12]
 8004134:	0a1b      	lsrs	r3, r3, #8
 8004136:	f003 0307 	and.w	r3, r3, #7
}
 800413a:	4618      	mov	r0, r3
 800413c:	46bd      	mov	sp, r7
 800413e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004142:	4770      	bx	lr
 8004144:	e000ed00 	.word	0xe000ed00

08004148 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004148:	b480      	push	{r7}
 800414a:	b083      	sub	sp, #12
 800414c:	af00      	add	r7, sp, #0
 800414e:	4603      	mov	r3, r0
 8004150:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004152:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004156:	2b00      	cmp	r3, #0
 8004158:	db0b      	blt.n	8004172 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800415a:	79fb      	ldrb	r3, [r7, #7]
 800415c:	f003 021f 	and.w	r2, r3, #31
 8004160:	4907      	ldr	r1, [pc, #28]	; (8004180 <__NVIC_EnableIRQ+0x38>)
 8004162:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004166:	095b      	lsrs	r3, r3, #5
 8004168:	2001      	movs	r0, #1
 800416a:	fa00 f202 	lsl.w	r2, r0, r2
 800416e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004172:	bf00      	nop
 8004174:	370c      	adds	r7, #12
 8004176:	46bd      	mov	sp, r7
 8004178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800417c:	4770      	bx	lr
 800417e:	bf00      	nop
 8004180:	e000e100 	.word	0xe000e100

08004184 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8004184:	b480      	push	{r7}
 8004186:	b083      	sub	sp, #12
 8004188:	af00      	add	r7, sp, #0
 800418a:	4603      	mov	r3, r0
 800418c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800418e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004192:	2b00      	cmp	r3, #0
 8004194:	db12      	blt.n	80041bc <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004196:	79fb      	ldrb	r3, [r7, #7]
 8004198:	f003 021f 	and.w	r2, r3, #31
 800419c:	490a      	ldr	r1, [pc, #40]	; (80041c8 <__NVIC_DisableIRQ+0x44>)
 800419e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80041a2:	095b      	lsrs	r3, r3, #5
 80041a4:	2001      	movs	r0, #1
 80041a6:	fa00 f202 	lsl.w	r2, r0, r2
 80041aa:	3320      	adds	r3, #32
 80041ac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80041b0:	f3bf 8f4f 	dsb	sy
}
 80041b4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80041b6:	f3bf 8f6f 	isb	sy
}
 80041ba:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 80041bc:	bf00      	nop
 80041be:	370c      	adds	r7, #12
 80041c0:	46bd      	mov	sp, r7
 80041c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041c6:	4770      	bx	lr
 80041c8:	e000e100 	.word	0xe000e100

080041cc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80041cc:	b480      	push	{r7}
 80041ce:	b083      	sub	sp, #12
 80041d0:	af00      	add	r7, sp, #0
 80041d2:	4603      	mov	r3, r0
 80041d4:	6039      	str	r1, [r7, #0]
 80041d6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80041d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80041dc:	2b00      	cmp	r3, #0
 80041de:	db0a      	blt.n	80041f6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80041e0:	683b      	ldr	r3, [r7, #0]
 80041e2:	b2da      	uxtb	r2, r3
 80041e4:	490c      	ldr	r1, [pc, #48]	; (8004218 <__NVIC_SetPriority+0x4c>)
 80041e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80041ea:	0112      	lsls	r2, r2, #4
 80041ec:	b2d2      	uxtb	r2, r2
 80041ee:	440b      	add	r3, r1
 80041f0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80041f4:	e00a      	b.n	800420c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80041f6:	683b      	ldr	r3, [r7, #0]
 80041f8:	b2da      	uxtb	r2, r3
 80041fa:	4908      	ldr	r1, [pc, #32]	; (800421c <__NVIC_SetPriority+0x50>)
 80041fc:	79fb      	ldrb	r3, [r7, #7]
 80041fe:	f003 030f 	and.w	r3, r3, #15
 8004202:	3b04      	subs	r3, #4
 8004204:	0112      	lsls	r2, r2, #4
 8004206:	b2d2      	uxtb	r2, r2
 8004208:	440b      	add	r3, r1
 800420a:	761a      	strb	r2, [r3, #24]
}
 800420c:	bf00      	nop
 800420e:	370c      	adds	r7, #12
 8004210:	46bd      	mov	sp, r7
 8004212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004216:	4770      	bx	lr
 8004218:	e000e100 	.word	0xe000e100
 800421c:	e000ed00 	.word	0xe000ed00

08004220 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004220:	b480      	push	{r7}
 8004222:	b089      	sub	sp, #36	; 0x24
 8004224:	af00      	add	r7, sp, #0
 8004226:	60f8      	str	r0, [r7, #12]
 8004228:	60b9      	str	r1, [r7, #8]
 800422a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	f003 0307 	and.w	r3, r3, #7
 8004232:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004234:	69fb      	ldr	r3, [r7, #28]
 8004236:	f1c3 0307 	rsb	r3, r3, #7
 800423a:	2b04      	cmp	r3, #4
 800423c:	bf28      	it	cs
 800423e:	2304      	movcs	r3, #4
 8004240:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004242:	69fb      	ldr	r3, [r7, #28]
 8004244:	3304      	adds	r3, #4
 8004246:	2b06      	cmp	r3, #6
 8004248:	d902      	bls.n	8004250 <NVIC_EncodePriority+0x30>
 800424a:	69fb      	ldr	r3, [r7, #28]
 800424c:	3b03      	subs	r3, #3
 800424e:	e000      	b.n	8004252 <NVIC_EncodePriority+0x32>
 8004250:	2300      	movs	r3, #0
 8004252:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004254:	f04f 32ff 	mov.w	r2, #4294967295
 8004258:	69bb      	ldr	r3, [r7, #24]
 800425a:	fa02 f303 	lsl.w	r3, r2, r3
 800425e:	43da      	mvns	r2, r3
 8004260:	68bb      	ldr	r3, [r7, #8]
 8004262:	401a      	ands	r2, r3
 8004264:	697b      	ldr	r3, [r7, #20]
 8004266:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004268:	f04f 31ff 	mov.w	r1, #4294967295
 800426c:	697b      	ldr	r3, [r7, #20]
 800426e:	fa01 f303 	lsl.w	r3, r1, r3
 8004272:	43d9      	mvns	r1, r3
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004278:	4313      	orrs	r3, r2
         );
}
 800427a:	4618      	mov	r0, r3
 800427c:	3724      	adds	r7, #36	; 0x24
 800427e:	46bd      	mov	sp, r7
 8004280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004284:	4770      	bx	lr
	...

08004288 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004288:	b580      	push	{r7, lr}
 800428a:	b082      	sub	sp, #8
 800428c:	af00      	add	r7, sp, #0
 800428e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	3b01      	subs	r3, #1
 8004294:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004298:	d301      	bcc.n	800429e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800429a:	2301      	movs	r3, #1
 800429c:	e00f      	b.n	80042be <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800429e:	4a0a      	ldr	r2, [pc, #40]	; (80042c8 <SysTick_Config+0x40>)
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	3b01      	subs	r3, #1
 80042a4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80042a6:	210f      	movs	r1, #15
 80042a8:	f04f 30ff 	mov.w	r0, #4294967295
 80042ac:	f7ff ff8e 	bl	80041cc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80042b0:	4b05      	ldr	r3, [pc, #20]	; (80042c8 <SysTick_Config+0x40>)
 80042b2:	2200      	movs	r2, #0
 80042b4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80042b6:	4b04      	ldr	r3, [pc, #16]	; (80042c8 <SysTick_Config+0x40>)
 80042b8:	2207      	movs	r2, #7
 80042ba:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80042bc:	2300      	movs	r3, #0
}
 80042be:	4618      	mov	r0, r3
 80042c0:	3708      	adds	r7, #8
 80042c2:	46bd      	mov	sp, r7
 80042c4:	bd80      	pop	{r7, pc}
 80042c6:	bf00      	nop
 80042c8:	e000e010 	.word	0xe000e010

080042cc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80042cc:	b580      	push	{r7, lr}
 80042ce:	b082      	sub	sp, #8
 80042d0:	af00      	add	r7, sp, #0
 80042d2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80042d4:	6878      	ldr	r0, [r7, #4]
 80042d6:	f7ff ff05 	bl	80040e4 <__NVIC_SetPriorityGrouping>
}
 80042da:	bf00      	nop
 80042dc:	3708      	adds	r7, #8
 80042de:	46bd      	mov	sp, r7
 80042e0:	bd80      	pop	{r7, pc}

080042e2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80042e2:	b580      	push	{r7, lr}
 80042e4:	b086      	sub	sp, #24
 80042e6:	af00      	add	r7, sp, #0
 80042e8:	4603      	mov	r3, r0
 80042ea:	60b9      	str	r1, [r7, #8]
 80042ec:	607a      	str	r2, [r7, #4]
 80042ee:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80042f0:	2300      	movs	r3, #0
 80042f2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80042f4:	f7ff ff1a 	bl	800412c <__NVIC_GetPriorityGrouping>
 80042f8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80042fa:	687a      	ldr	r2, [r7, #4]
 80042fc:	68b9      	ldr	r1, [r7, #8]
 80042fe:	6978      	ldr	r0, [r7, #20]
 8004300:	f7ff ff8e 	bl	8004220 <NVIC_EncodePriority>
 8004304:	4602      	mov	r2, r0
 8004306:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800430a:	4611      	mov	r1, r2
 800430c:	4618      	mov	r0, r3
 800430e:	f7ff ff5d 	bl	80041cc <__NVIC_SetPriority>
}
 8004312:	bf00      	nop
 8004314:	3718      	adds	r7, #24
 8004316:	46bd      	mov	sp, r7
 8004318:	bd80      	pop	{r7, pc}

0800431a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800431a:	b580      	push	{r7, lr}
 800431c:	b082      	sub	sp, #8
 800431e:	af00      	add	r7, sp, #0
 8004320:	4603      	mov	r3, r0
 8004322:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004324:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004328:	4618      	mov	r0, r3
 800432a:	f7ff ff0d 	bl	8004148 <__NVIC_EnableIRQ>
}
 800432e:	bf00      	nop
 8004330:	3708      	adds	r7, #8
 8004332:	46bd      	mov	sp, r7
 8004334:	bd80      	pop	{r7, pc}

08004336 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8004336:	b580      	push	{r7, lr}
 8004338:	b082      	sub	sp, #8
 800433a:	af00      	add	r7, sp, #0
 800433c:	4603      	mov	r3, r0
 800433e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8004340:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004344:	4618      	mov	r0, r3
 8004346:	f7ff ff1d 	bl	8004184 <__NVIC_DisableIRQ>
}
 800434a:	bf00      	nop
 800434c:	3708      	adds	r7, #8
 800434e:	46bd      	mov	sp, r7
 8004350:	bd80      	pop	{r7, pc}

08004352 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004352:	b580      	push	{r7, lr}
 8004354:	b082      	sub	sp, #8
 8004356:	af00      	add	r7, sp, #0
 8004358:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800435a:	6878      	ldr	r0, [r7, #4]
 800435c:	f7ff ff94 	bl	8004288 <SysTick_Config>
 8004360:	4603      	mov	r3, r0
}
 8004362:	4618      	mov	r0, r3
 8004364:	3708      	adds	r7, #8
 8004366:	46bd      	mov	sp, r7
 8004368:	bd80      	pop	{r7, pc}
	...

0800436c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800436c:	b580      	push	{r7, lr}
 800436e:	b086      	sub	sp, #24
 8004370:	af00      	add	r7, sp, #0
 8004372:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004374:	2300      	movs	r3, #0
 8004376:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004378:	f7ff fe84 	bl	8004084 <HAL_GetTick>
 800437c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	2b00      	cmp	r3, #0
 8004382:	d101      	bne.n	8004388 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004384:	2301      	movs	r3, #1
 8004386:	e099      	b.n	80044bc <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	2202      	movs	r2, #2
 800438c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	2200      	movs	r2, #0
 8004394:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	681a      	ldr	r2, [r3, #0]
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	f022 0201 	bic.w	r2, r2, #1
 80043a6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80043a8:	e00f      	b.n	80043ca <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80043aa:	f7ff fe6b 	bl	8004084 <HAL_GetTick>
 80043ae:	4602      	mov	r2, r0
 80043b0:	693b      	ldr	r3, [r7, #16]
 80043b2:	1ad3      	subs	r3, r2, r3
 80043b4:	2b05      	cmp	r3, #5
 80043b6:	d908      	bls.n	80043ca <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	2220      	movs	r2, #32
 80043bc:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	2203      	movs	r2, #3
 80043c2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80043c6:	2303      	movs	r3, #3
 80043c8:	e078      	b.n	80044bc <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	f003 0301 	and.w	r3, r3, #1
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d1e8      	bne.n	80043aa <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80043e0:	697a      	ldr	r2, [r7, #20]
 80043e2:	4b38      	ldr	r3, [pc, #224]	; (80044c4 <HAL_DMA_Init+0x158>)
 80043e4:	4013      	ands	r3, r2
 80043e6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	685a      	ldr	r2, [r3, #4]
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	689b      	ldr	r3, [r3, #8]
 80043f0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80043f6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	691b      	ldr	r3, [r3, #16]
 80043fc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004402:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	699b      	ldr	r3, [r3, #24]
 8004408:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800440e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	6a1b      	ldr	r3, [r3, #32]
 8004414:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004416:	697a      	ldr	r2, [r7, #20]
 8004418:	4313      	orrs	r3, r2
 800441a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004420:	2b04      	cmp	r3, #4
 8004422:	d107      	bne.n	8004434 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800442c:	4313      	orrs	r3, r2
 800442e:	697a      	ldr	r2, [r7, #20]
 8004430:	4313      	orrs	r3, r2
 8004432:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	697a      	ldr	r2, [r7, #20]
 800443a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	695b      	ldr	r3, [r3, #20]
 8004442:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004444:	697b      	ldr	r3, [r7, #20]
 8004446:	f023 0307 	bic.w	r3, r3, #7
 800444a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004450:	697a      	ldr	r2, [r7, #20]
 8004452:	4313      	orrs	r3, r2
 8004454:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800445a:	2b04      	cmp	r3, #4
 800445c:	d117      	bne.n	800448e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004462:	697a      	ldr	r2, [r7, #20]
 8004464:	4313      	orrs	r3, r2
 8004466:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800446c:	2b00      	cmp	r3, #0
 800446e:	d00e      	beq.n	800448e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004470:	6878      	ldr	r0, [r7, #4]
 8004472:	f000 fb5f 	bl	8004b34 <DMA_CheckFifoParam>
 8004476:	4603      	mov	r3, r0
 8004478:	2b00      	cmp	r3, #0
 800447a:	d008      	beq.n	800448e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	2240      	movs	r2, #64	; 0x40
 8004480:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	2201      	movs	r2, #1
 8004486:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800448a:	2301      	movs	r3, #1
 800448c:	e016      	b.n	80044bc <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	697a      	ldr	r2, [r7, #20]
 8004494:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004496:	6878      	ldr	r0, [r7, #4]
 8004498:	f000 fb16 	bl	8004ac8 <DMA_CalcBaseAndBitshift>
 800449c:	4603      	mov	r3, r0
 800449e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80044a4:	223f      	movs	r2, #63	; 0x3f
 80044a6:	409a      	lsls	r2, r3
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	2200      	movs	r2, #0
 80044b0:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	2201      	movs	r2, #1
 80044b6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80044ba:	2300      	movs	r3, #0
}
 80044bc:	4618      	mov	r0, r3
 80044be:	3718      	adds	r7, #24
 80044c0:	46bd      	mov	sp, r7
 80044c2:	bd80      	pop	{r7, pc}
 80044c4:	f010803f 	.word	0xf010803f

080044c8 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 80044c8:	b580      	push	{r7, lr}
 80044ca:	b084      	sub	sp, #16
 80044cc:	af00      	add	r7, sp, #0
 80044ce:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d101      	bne.n	80044da <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 80044d6:	2301      	movs	r3, #1
 80044d8:	e050      	b.n	800457c <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80044e0:	b2db      	uxtb	r3, r3
 80044e2:	2b02      	cmp	r3, #2
 80044e4:	d101      	bne.n	80044ea <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 80044e6:	2302      	movs	r3, #2
 80044e8:	e048      	b.n	800457c <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	681a      	ldr	r2, [r3, #0]
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	f022 0201 	bic.w	r2, r2, #1
 80044f8:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	2200      	movs	r2, #0
 8004500:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	2200      	movs	r2, #0
 8004508:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	2200      	movs	r2, #0
 8004510:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	2200      	movs	r2, #0
 8004518:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	2200      	movs	r2, #0
 8004520:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	2221      	movs	r2, #33	; 0x21
 8004528:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800452a:	6878      	ldr	r0, [r7, #4]
 800452c:	f000 facc 	bl	8004ac8 <DMA_CalcBaseAndBitshift>
 8004530:	4603      	mov	r3, r0
 8004532:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	2200      	movs	r2, #0
 8004538:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	2200      	movs	r2, #0
 800453e:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	2200      	movs	r2, #0
 8004544:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	2200      	movs	r2, #0
 800454a:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	2200      	movs	r2, #0
 8004550:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	2200      	movs	r2, #0
 8004556:	651a      	str	r2, [r3, #80]	; 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800455c:	223f      	movs	r2, #63	; 0x3f
 800455e:	409a      	lsls	r2, r3
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	2200      	movs	r2, #0
 8004568:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	2200      	movs	r2, #0
 800456e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	2200      	movs	r2, #0
 8004576:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800457a:	2300      	movs	r3, #0
}
 800457c:	4618      	mov	r0, r3
 800457e:	3710      	adds	r7, #16
 8004580:	46bd      	mov	sp, r7
 8004582:	bd80      	pop	{r7, pc}

08004584 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004584:	b580      	push	{r7, lr}
 8004586:	b086      	sub	sp, #24
 8004588:	af00      	add	r7, sp, #0
 800458a:	60f8      	str	r0, [r7, #12]
 800458c:	60b9      	str	r1, [r7, #8]
 800458e:	607a      	str	r2, [r7, #4]
 8004590:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004592:	2300      	movs	r3, #0
 8004594:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800459a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80045a2:	2b01      	cmp	r3, #1
 80045a4:	d101      	bne.n	80045aa <HAL_DMA_Start_IT+0x26>
 80045a6:	2302      	movs	r3, #2
 80045a8:	e040      	b.n	800462c <HAL_DMA_Start_IT+0xa8>
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	2201      	movs	r2, #1
 80045ae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80045b8:	b2db      	uxtb	r3, r3
 80045ba:	2b01      	cmp	r3, #1
 80045bc:	d12f      	bne.n	800461e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	2202      	movs	r2, #2
 80045c2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	2200      	movs	r2, #0
 80045ca:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80045cc:	683b      	ldr	r3, [r7, #0]
 80045ce:	687a      	ldr	r2, [r7, #4]
 80045d0:	68b9      	ldr	r1, [r7, #8]
 80045d2:	68f8      	ldr	r0, [r7, #12]
 80045d4:	f000 fa4a 	bl	8004a6c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80045dc:	223f      	movs	r2, #63	; 0x3f
 80045de:	409a      	lsls	r2, r3
 80045e0:	693b      	ldr	r3, [r7, #16]
 80045e2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	681a      	ldr	r2, [r3, #0]
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	f042 0216 	orr.w	r2, r2, #22
 80045f2:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d007      	beq.n	800460c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	681a      	ldr	r2, [r3, #0]
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	f042 0208 	orr.w	r2, r2, #8
 800460a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	681a      	ldr	r2, [r3, #0]
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	f042 0201 	orr.w	r2, r2, #1
 800461a:	601a      	str	r2, [r3, #0]
 800461c:	e005      	b.n	800462a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	2200      	movs	r2, #0
 8004622:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8004626:	2302      	movs	r3, #2
 8004628:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800462a:	7dfb      	ldrb	r3, [r7, #23]
}
 800462c:	4618      	mov	r0, r3
 800462e:	3718      	adds	r7, #24
 8004630:	46bd      	mov	sp, r7
 8004632:	bd80      	pop	{r7, pc}

08004634 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004634:	b580      	push	{r7, lr}
 8004636:	b084      	sub	sp, #16
 8004638:	af00      	add	r7, sp, #0
 800463a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004640:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8004642:	f7ff fd1f 	bl	8004084 <HAL_GetTick>
 8004646:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800464e:	b2db      	uxtb	r3, r3
 8004650:	2b02      	cmp	r3, #2
 8004652:	d008      	beq.n	8004666 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	2280      	movs	r2, #128	; 0x80
 8004658:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	2200      	movs	r2, #0
 800465e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8004662:	2301      	movs	r3, #1
 8004664:	e052      	b.n	800470c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	681a      	ldr	r2, [r3, #0]
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	f022 0216 	bic.w	r2, r2, #22
 8004674:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	695a      	ldr	r2, [r3, #20]
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004684:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800468a:	2b00      	cmp	r3, #0
 800468c:	d103      	bne.n	8004696 <HAL_DMA_Abort+0x62>
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004692:	2b00      	cmp	r3, #0
 8004694:	d007      	beq.n	80046a6 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	681a      	ldr	r2, [r3, #0]
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	f022 0208 	bic.w	r2, r2, #8
 80046a4:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	681a      	ldr	r2, [r3, #0]
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	f022 0201 	bic.w	r2, r2, #1
 80046b4:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80046b6:	e013      	b.n	80046e0 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80046b8:	f7ff fce4 	bl	8004084 <HAL_GetTick>
 80046bc:	4602      	mov	r2, r0
 80046be:	68bb      	ldr	r3, [r7, #8]
 80046c0:	1ad3      	subs	r3, r2, r3
 80046c2:	2b05      	cmp	r3, #5
 80046c4:	d90c      	bls.n	80046e0 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	2220      	movs	r2, #32
 80046ca:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	2203      	movs	r2, #3
 80046d0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	2200      	movs	r2, #0
 80046d8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80046dc:	2303      	movs	r3, #3
 80046de:	e015      	b.n	800470c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	f003 0301 	and.w	r3, r3, #1
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d1e4      	bne.n	80046b8 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80046f2:	223f      	movs	r2, #63	; 0x3f
 80046f4:	409a      	lsls	r2, r3
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	2201      	movs	r2, #1
 80046fe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	2200      	movs	r2, #0
 8004706:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 800470a:	2300      	movs	r3, #0
}
 800470c:	4618      	mov	r0, r3
 800470e:	3710      	adds	r7, #16
 8004710:	46bd      	mov	sp, r7
 8004712:	bd80      	pop	{r7, pc}

08004714 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004714:	b480      	push	{r7}
 8004716:	b083      	sub	sp, #12
 8004718:	af00      	add	r7, sp, #0
 800471a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004722:	b2db      	uxtb	r3, r3
 8004724:	2b02      	cmp	r3, #2
 8004726:	d004      	beq.n	8004732 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	2280      	movs	r2, #128	; 0x80
 800472c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800472e:	2301      	movs	r3, #1
 8004730:	e00c      	b.n	800474c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	2205      	movs	r2, #5
 8004736:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	681a      	ldr	r2, [r3, #0]
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	f022 0201 	bic.w	r2, r2, #1
 8004748:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800474a:	2300      	movs	r3, #0
}
 800474c:	4618      	mov	r0, r3
 800474e:	370c      	adds	r7, #12
 8004750:	46bd      	mov	sp, r7
 8004752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004756:	4770      	bx	lr

08004758 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004758:	b580      	push	{r7, lr}
 800475a:	b086      	sub	sp, #24
 800475c:	af00      	add	r7, sp, #0
 800475e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8004760:	2300      	movs	r3, #0
 8004762:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004764:	4b8e      	ldr	r3, [pc, #568]	; (80049a0 <HAL_DMA_IRQHandler+0x248>)
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	4a8e      	ldr	r2, [pc, #568]	; (80049a4 <HAL_DMA_IRQHandler+0x24c>)
 800476a:	fba2 2303 	umull	r2, r3, r2, r3
 800476e:	0a9b      	lsrs	r3, r3, #10
 8004770:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004776:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004778:	693b      	ldr	r3, [r7, #16]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004782:	2208      	movs	r2, #8
 8004784:	409a      	lsls	r2, r3
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	4013      	ands	r3, r2
 800478a:	2b00      	cmp	r3, #0
 800478c:	d01a      	beq.n	80047c4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	f003 0304 	and.w	r3, r3, #4
 8004798:	2b00      	cmp	r3, #0
 800479a:	d013      	beq.n	80047c4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	681a      	ldr	r2, [r3, #0]
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	f022 0204 	bic.w	r2, r2, #4
 80047aa:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80047b0:	2208      	movs	r2, #8
 80047b2:	409a      	lsls	r2, r3
 80047b4:	693b      	ldr	r3, [r7, #16]
 80047b6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80047bc:	f043 0201 	orr.w	r2, r3, #1
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80047c8:	2201      	movs	r2, #1
 80047ca:	409a      	lsls	r2, r3
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	4013      	ands	r3, r2
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d012      	beq.n	80047fa <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	695b      	ldr	r3, [r3, #20]
 80047da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d00b      	beq.n	80047fa <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80047e6:	2201      	movs	r2, #1
 80047e8:	409a      	lsls	r2, r3
 80047ea:	693b      	ldr	r3, [r7, #16]
 80047ec:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80047f2:	f043 0202 	orr.w	r2, r3, #2
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80047fe:	2204      	movs	r2, #4
 8004800:	409a      	lsls	r2, r3
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	4013      	ands	r3, r2
 8004806:	2b00      	cmp	r3, #0
 8004808:	d012      	beq.n	8004830 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	f003 0302 	and.w	r3, r3, #2
 8004814:	2b00      	cmp	r3, #0
 8004816:	d00b      	beq.n	8004830 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800481c:	2204      	movs	r2, #4
 800481e:	409a      	lsls	r2, r3
 8004820:	693b      	ldr	r3, [r7, #16]
 8004822:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004828:	f043 0204 	orr.w	r2, r3, #4
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004834:	2210      	movs	r2, #16
 8004836:	409a      	lsls	r2, r3
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	4013      	ands	r3, r2
 800483c:	2b00      	cmp	r3, #0
 800483e:	d043      	beq.n	80048c8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	f003 0308 	and.w	r3, r3, #8
 800484a:	2b00      	cmp	r3, #0
 800484c:	d03c      	beq.n	80048c8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004852:	2210      	movs	r2, #16
 8004854:	409a      	lsls	r2, r3
 8004856:	693b      	ldr	r3, [r7, #16]
 8004858:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004864:	2b00      	cmp	r3, #0
 8004866:	d018      	beq.n	800489a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004872:	2b00      	cmp	r3, #0
 8004874:	d108      	bne.n	8004888 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800487a:	2b00      	cmp	r3, #0
 800487c:	d024      	beq.n	80048c8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004882:	6878      	ldr	r0, [r7, #4]
 8004884:	4798      	blx	r3
 8004886:	e01f      	b.n	80048c8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800488c:	2b00      	cmp	r3, #0
 800488e:	d01b      	beq.n	80048c8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004894:	6878      	ldr	r0, [r7, #4]
 8004896:	4798      	blx	r3
 8004898:	e016      	b.n	80048c8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d107      	bne.n	80048b8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	681a      	ldr	r2, [r3, #0]
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	f022 0208 	bic.w	r2, r2, #8
 80048b6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d003      	beq.n	80048c8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048c4:	6878      	ldr	r0, [r7, #4]
 80048c6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80048cc:	2220      	movs	r2, #32
 80048ce:	409a      	lsls	r2, r3
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	4013      	ands	r3, r2
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	f000 808f 	beq.w	80049f8 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	f003 0310 	and.w	r3, r3, #16
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	f000 8087 	beq.w	80049f8 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80048ee:	2220      	movs	r2, #32
 80048f0:	409a      	lsls	r2, r3
 80048f2:	693b      	ldr	r3, [r7, #16]
 80048f4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80048fc:	b2db      	uxtb	r3, r3
 80048fe:	2b05      	cmp	r3, #5
 8004900:	d136      	bne.n	8004970 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	681a      	ldr	r2, [r3, #0]
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	f022 0216 	bic.w	r2, r2, #22
 8004910:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	695a      	ldr	r2, [r3, #20]
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004920:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004926:	2b00      	cmp	r3, #0
 8004928:	d103      	bne.n	8004932 <HAL_DMA_IRQHandler+0x1da>
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800492e:	2b00      	cmp	r3, #0
 8004930:	d007      	beq.n	8004942 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	681a      	ldr	r2, [r3, #0]
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	f022 0208 	bic.w	r2, r2, #8
 8004940:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004946:	223f      	movs	r2, #63	; 0x3f
 8004948:	409a      	lsls	r2, r3
 800494a:	693b      	ldr	r3, [r7, #16]
 800494c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	2201      	movs	r2, #1
 8004952:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	2200      	movs	r2, #0
 800495a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004962:	2b00      	cmp	r3, #0
 8004964:	d07e      	beq.n	8004a64 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800496a:	6878      	ldr	r0, [r7, #4]
 800496c:	4798      	blx	r3
        }
        return;
 800496e:	e079      	b.n	8004a64 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800497a:	2b00      	cmp	r3, #0
 800497c:	d01d      	beq.n	80049ba <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004988:	2b00      	cmp	r3, #0
 800498a:	d10d      	bne.n	80049a8 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004990:	2b00      	cmp	r3, #0
 8004992:	d031      	beq.n	80049f8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004998:	6878      	ldr	r0, [r7, #4]
 800499a:	4798      	blx	r3
 800499c:	e02c      	b.n	80049f8 <HAL_DMA_IRQHandler+0x2a0>
 800499e:	bf00      	nop
 80049a0:	20000000 	.word	0x20000000
 80049a4:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d023      	beq.n	80049f8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80049b4:	6878      	ldr	r0, [r7, #4]
 80049b6:	4798      	blx	r3
 80049b8:	e01e      	b.n	80049f8 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d10f      	bne.n	80049e8 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	681a      	ldr	r2, [r3, #0]
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	f022 0210 	bic.w	r2, r2, #16
 80049d6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	2201      	movs	r2, #1
 80049dc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	2200      	movs	r2, #0
 80049e4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d003      	beq.n	80049f8 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80049f4:	6878      	ldr	r0, [r7, #4]
 80049f6:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d032      	beq.n	8004a66 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a04:	f003 0301 	and.w	r3, r3, #1
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d022      	beq.n	8004a52 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	2205      	movs	r2, #5
 8004a10:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	681a      	ldr	r2, [r3, #0]
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	f022 0201 	bic.w	r2, r2, #1
 8004a22:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004a24:	68bb      	ldr	r3, [r7, #8]
 8004a26:	3301      	adds	r3, #1
 8004a28:	60bb      	str	r3, [r7, #8]
 8004a2a:	697a      	ldr	r2, [r7, #20]
 8004a2c:	429a      	cmp	r2, r3
 8004a2e:	d307      	bcc.n	8004a40 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	f003 0301 	and.w	r3, r3, #1
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d1f2      	bne.n	8004a24 <HAL_DMA_IRQHandler+0x2cc>
 8004a3e:	e000      	b.n	8004a42 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8004a40:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	2201      	movs	r2, #1
 8004a46:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	2200      	movs	r2, #0
 8004a4e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d005      	beq.n	8004a66 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004a5e:	6878      	ldr	r0, [r7, #4]
 8004a60:	4798      	blx	r3
 8004a62:	e000      	b.n	8004a66 <HAL_DMA_IRQHandler+0x30e>
        return;
 8004a64:	bf00      	nop
    }
  }
}
 8004a66:	3718      	adds	r7, #24
 8004a68:	46bd      	mov	sp, r7
 8004a6a:	bd80      	pop	{r7, pc}

08004a6c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004a6c:	b480      	push	{r7}
 8004a6e:	b085      	sub	sp, #20
 8004a70:	af00      	add	r7, sp, #0
 8004a72:	60f8      	str	r0, [r7, #12]
 8004a74:	60b9      	str	r1, [r7, #8]
 8004a76:	607a      	str	r2, [r7, #4]
 8004a78:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	681a      	ldr	r2, [r3, #0]
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004a88:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	683a      	ldr	r2, [r7, #0]
 8004a90:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	689b      	ldr	r3, [r3, #8]
 8004a96:	2b40      	cmp	r3, #64	; 0x40
 8004a98:	d108      	bne.n	8004aac <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	687a      	ldr	r2, [r7, #4]
 8004aa0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	68ba      	ldr	r2, [r7, #8]
 8004aa8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004aaa:	e007      	b.n	8004abc <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	68ba      	ldr	r2, [r7, #8]
 8004ab2:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	687a      	ldr	r2, [r7, #4]
 8004aba:	60da      	str	r2, [r3, #12]
}
 8004abc:	bf00      	nop
 8004abe:	3714      	adds	r7, #20
 8004ac0:	46bd      	mov	sp, r7
 8004ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac6:	4770      	bx	lr

08004ac8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004ac8:	b480      	push	{r7}
 8004aca:	b085      	sub	sp, #20
 8004acc:	af00      	add	r7, sp, #0
 8004ace:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	b2db      	uxtb	r3, r3
 8004ad6:	3b10      	subs	r3, #16
 8004ad8:	4a14      	ldr	r2, [pc, #80]	; (8004b2c <DMA_CalcBaseAndBitshift+0x64>)
 8004ada:	fba2 2303 	umull	r2, r3, r2, r3
 8004ade:	091b      	lsrs	r3, r3, #4
 8004ae0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004ae2:	4a13      	ldr	r2, [pc, #76]	; (8004b30 <DMA_CalcBaseAndBitshift+0x68>)
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	4413      	add	r3, r2
 8004ae8:	781b      	ldrb	r3, [r3, #0]
 8004aea:	461a      	mov	r2, r3
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	2b03      	cmp	r3, #3
 8004af4:	d909      	bls.n	8004b0a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004afe:	f023 0303 	bic.w	r3, r3, #3
 8004b02:	1d1a      	adds	r2, r3, #4
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	659a      	str	r2, [r3, #88]	; 0x58
 8004b08:	e007      	b.n	8004b1a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004b12:	f023 0303 	bic.w	r3, r3, #3
 8004b16:	687a      	ldr	r2, [r7, #4]
 8004b18:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8004b1e:	4618      	mov	r0, r3
 8004b20:	3714      	adds	r7, #20
 8004b22:	46bd      	mov	sp, r7
 8004b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b28:	4770      	bx	lr
 8004b2a:	bf00      	nop
 8004b2c:	aaaaaaab 	.word	0xaaaaaaab
 8004b30:	0800f978 	.word	0x0800f978

08004b34 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004b34:	b480      	push	{r7}
 8004b36:	b085      	sub	sp, #20
 8004b38:	af00      	add	r7, sp, #0
 8004b3a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004b3c:	2300      	movs	r3, #0
 8004b3e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b44:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	699b      	ldr	r3, [r3, #24]
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d11f      	bne.n	8004b8e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8004b4e:	68bb      	ldr	r3, [r7, #8]
 8004b50:	2b03      	cmp	r3, #3
 8004b52:	d856      	bhi.n	8004c02 <DMA_CheckFifoParam+0xce>
 8004b54:	a201      	add	r2, pc, #4	; (adr r2, 8004b5c <DMA_CheckFifoParam+0x28>)
 8004b56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b5a:	bf00      	nop
 8004b5c:	08004b6d 	.word	0x08004b6d
 8004b60:	08004b7f 	.word	0x08004b7f
 8004b64:	08004b6d 	.word	0x08004b6d
 8004b68:	08004c03 	.word	0x08004c03
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b70:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d046      	beq.n	8004c06 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004b78:	2301      	movs	r3, #1
 8004b7a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004b7c:	e043      	b.n	8004c06 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b82:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004b86:	d140      	bne.n	8004c0a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004b88:	2301      	movs	r3, #1
 8004b8a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004b8c:	e03d      	b.n	8004c0a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	699b      	ldr	r3, [r3, #24]
 8004b92:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004b96:	d121      	bne.n	8004bdc <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004b98:	68bb      	ldr	r3, [r7, #8]
 8004b9a:	2b03      	cmp	r3, #3
 8004b9c:	d837      	bhi.n	8004c0e <DMA_CheckFifoParam+0xda>
 8004b9e:	a201      	add	r2, pc, #4	; (adr r2, 8004ba4 <DMA_CheckFifoParam+0x70>)
 8004ba0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ba4:	08004bb5 	.word	0x08004bb5
 8004ba8:	08004bbb 	.word	0x08004bbb
 8004bac:	08004bb5 	.word	0x08004bb5
 8004bb0:	08004bcd 	.word	0x08004bcd
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004bb4:	2301      	movs	r3, #1
 8004bb6:	73fb      	strb	r3, [r7, #15]
      break;
 8004bb8:	e030      	b.n	8004c1c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bbe:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d025      	beq.n	8004c12 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004bc6:	2301      	movs	r3, #1
 8004bc8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004bca:	e022      	b.n	8004c12 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bd0:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004bd4:	d11f      	bne.n	8004c16 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004bd6:	2301      	movs	r3, #1
 8004bd8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004bda:	e01c      	b.n	8004c16 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004bdc:	68bb      	ldr	r3, [r7, #8]
 8004bde:	2b02      	cmp	r3, #2
 8004be0:	d903      	bls.n	8004bea <DMA_CheckFifoParam+0xb6>
 8004be2:	68bb      	ldr	r3, [r7, #8]
 8004be4:	2b03      	cmp	r3, #3
 8004be6:	d003      	beq.n	8004bf0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004be8:	e018      	b.n	8004c1c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004bea:	2301      	movs	r3, #1
 8004bec:	73fb      	strb	r3, [r7, #15]
      break;
 8004bee:	e015      	b.n	8004c1c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bf4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d00e      	beq.n	8004c1a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004bfc:	2301      	movs	r3, #1
 8004bfe:	73fb      	strb	r3, [r7, #15]
      break;
 8004c00:	e00b      	b.n	8004c1a <DMA_CheckFifoParam+0xe6>
      break;
 8004c02:	bf00      	nop
 8004c04:	e00a      	b.n	8004c1c <DMA_CheckFifoParam+0xe8>
      break;
 8004c06:	bf00      	nop
 8004c08:	e008      	b.n	8004c1c <DMA_CheckFifoParam+0xe8>
      break;
 8004c0a:	bf00      	nop
 8004c0c:	e006      	b.n	8004c1c <DMA_CheckFifoParam+0xe8>
      break;
 8004c0e:	bf00      	nop
 8004c10:	e004      	b.n	8004c1c <DMA_CheckFifoParam+0xe8>
      break;
 8004c12:	bf00      	nop
 8004c14:	e002      	b.n	8004c1c <DMA_CheckFifoParam+0xe8>
      break;   
 8004c16:	bf00      	nop
 8004c18:	e000      	b.n	8004c1c <DMA_CheckFifoParam+0xe8>
      break;
 8004c1a:	bf00      	nop
    }
  } 
  
  return status; 
 8004c1c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c1e:	4618      	mov	r0, r3
 8004c20:	3714      	adds	r7, #20
 8004c22:	46bd      	mov	sp, r7
 8004c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c28:	4770      	bx	lr
 8004c2a:	bf00      	nop

08004c2c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004c2c:	b480      	push	{r7}
 8004c2e:	b089      	sub	sp, #36	; 0x24
 8004c30:	af00      	add	r7, sp, #0
 8004c32:	6078      	str	r0, [r7, #4]
 8004c34:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004c36:	2300      	movs	r3, #0
 8004c38:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004c3a:	2300      	movs	r3, #0
 8004c3c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004c3e:	2300      	movs	r3, #0
 8004c40:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004c42:	2300      	movs	r3, #0
 8004c44:	61fb      	str	r3, [r7, #28]
 8004c46:	e159      	b.n	8004efc <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004c48:	2201      	movs	r2, #1
 8004c4a:	69fb      	ldr	r3, [r7, #28]
 8004c4c:	fa02 f303 	lsl.w	r3, r2, r3
 8004c50:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004c52:	683b      	ldr	r3, [r7, #0]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	697a      	ldr	r2, [r7, #20]
 8004c58:	4013      	ands	r3, r2
 8004c5a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004c5c:	693a      	ldr	r2, [r7, #16]
 8004c5e:	697b      	ldr	r3, [r7, #20]
 8004c60:	429a      	cmp	r2, r3
 8004c62:	f040 8148 	bne.w	8004ef6 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004c66:	683b      	ldr	r3, [r7, #0]
 8004c68:	685b      	ldr	r3, [r3, #4]
 8004c6a:	f003 0303 	and.w	r3, r3, #3
 8004c6e:	2b01      	cmp	r3, #1
 8004c70:	d005      	beq.n	8004c7e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004c72:	683b      	ldr	r3, [r7, #0]
 8004c74:	685b      	ldr	r3, [r3, #4]
 8004c76:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004c7a:	2b02      	cmp	r3, #2
 8004c7c:	d130      	bne.n	8004ce0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	689b      	ldr	r3, [r3, #8]
 8004c82:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004c84:	69fb      	ldr	r3, [r7, #28]
 8004c86:	005b      	lsls	r3, r3, #1
 8004c88:	2203      	movs	r2, #3
 8004c8a:	fa02 f303 	lsl.w	r3, r2, r3
 8004c8e:	43db      	mvns	r3, r3
 8004c90:	69ba      	ldr	r2, [r7, #24]
 8004c92:	4013      	ands	r3, r2
 8004c94:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004c96:	683b      	ldr	r3, [r7, #0]
 8004c98:	68da      	ldr	r2, [r3, #12]
 8004c9a:	69fb      	ldr	r3, [r7, #28]
 8004c9c:	005b      	lsls	r3, r3, #1
 8004c9e:	fa02 f303 	lsl.w	r3, r2, r3
 8004ca2:	69ba      	ldr	r2, [r7, #24]
 8004ca4:	4313      	orrs	r3, r2
 8004ca6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	69ba      	ldr	r2, [r7, #24]
 8004cac:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	685b      	ldr	r3, [r3, #4]
 8004cb2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004cb4:	2201      	movs	r2, #1
 8004cb6:	69fb      	ldr	r3, [r7, #28]
 8004cb8:	fa02 f303 	lsl.w	r3, r2, r3
 8004cbc:	43db      	mvns	r3, r3
 8004cbe:	69ba      	ldr	r2, [r7, #24]
 8004cc0:	4013      	ands	r3, r2
 8004cc2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004cc4:	683b      	ldr	r3, [r7, #0]
 8004cc6:	685b      	ldr	r3, [r3, #4]
 8004cc8:	091b      	lsrs	r3, r3, #4
 8004cca:	f003 0201 	and.w	r2, r3, #1
 8004cce:	69fb      	ldr	r3, [r7, #28]
 8004cd0:	fa02 f303 	lsl.w	r3, r2, r3
 8004cd4:	69ba      	ldr	r2, [r7, #24]
 8004cd6:	4313      	orrs	r3, r2
 8004cd8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	69ba      	ldr	r2, [r7, #24]
 8004cde:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004ce0:	683b      	ldr	r3, [r7, #0]
 8004ce2:	685b      	ldr	r3, [r3, #4]
 8004ce4:	f003 0303 	and.w	r3, r3, #3
 8004ce8:	2b03      	cmp	r3, #3
 8004cea:	d017      	beq.n	8004d1c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	68db      	ldr	r3, [r3, #12]
 8004cf0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004cf2:	69fb      	ldr	r3, [r7, #28]
 8004cf4:	005b      	lsls	r3, r3, #1
 8004cf6:	2203      	movs	r2, #3
 8004cf8:	fa02 f303 	lsl.w	r3, r2, r3
 8004cfc:	43db      	mvns	r3, r3
 8004cfe:	69ba      	ldr	r2, [r7, #24]
 8004d00:	4013      	ands	r3, r2
 8004d02:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004d04:	683b      	ldr	r3, [r7, #0]
 8004d06:	689a      	ldr	r2, [r3, #8]
 8004d08:	69fb      	ldr	r3, [r7, #28]
 8004d0a:	005b      	lsls	r3, r3, #1
 8004d0c:	fa02 f303 	lsl.w	r3, r2, r3
 8004d10:	69ba      	ldr	r2, [r7, #24]
 8004d12:	4313      	orrs	r3, r2
 8004d14:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	69ba      	ldr	r2, [r7, #24]
 8004d1a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004d1c:	683b      	ldr	r3, [r7, #0]
 8004d1e:	685b      	ldr	r3, [r3, #4]
 8004d20:	f003 0303 	and.w	r3, r3, #3
 8004d24:	2b02      	cmp	r3, #2
 8004d26:	d123      	bne.n	8004d70 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004d28:	69fb      	ldr	r3, [r7, #28]
 8004d2a:	08da      	lsrs	r2, r3, #3
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	3208      	adds	r2, #8
 8004d30:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004d34:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004d36:	69fb      	ldr	r3, [r7, #28]
 8004d38:	f003 0307 	and.w	r3, r3, #7
 8004d3c:	009b      	lsls	r3, r3, #2
 8004d3e:	220f      	movs	r2, #15
 8004d40:	fa02 f303 	lsl.w	r3, r2, r3
 8004d44:	43db      	mvns	r3, r3
 8004d46:	69ba      	ldr	r2, [r7, #24]
 8004d48:	4013      	ands	r3, r2
 8004d4a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004d4c:	683b      	ldr	r3, [r7, #0]
 8004d4e:	691a      	ldr	r2, [r3, #16]
 8004d50:	69fb      	ldr	r3, [r7, #28]
 8004d52:	f003 0307 	and.w	r3, r3, #7
 8004d56:	009b      	lsls	r3, r3, #2
 8004d58:	fa02 f303 	lsl.w	r3, r2, r3
 8004d5c:	69ba      	ldr	r2, [r7, #24]
 8004d5e:	4313      	orrs	r3, r2
 8004d60:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004d62:	69fb      	ldr	r3, [r7, #28]
 8004d64:	08da      	lsrs	r2, r3, #3
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	3208      	adds	r2, #8
 8004d6a:	69b9      	ldr	r1, [r7, #24]
 8004d6c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004d76:	69fb      	ldr	r3, [r7, #28]
 8004d78:	005b      	lsls	r3, r3, #1
 8004d7a:	2203      	movs	r2, #3
 8004d7c:	fa02 f303 	lsl.w	r3, r2, r3
 8004d80:	43db      	mvns	r3, r3
 8004d82:	69ba      	ldr	r2, [r7, #24]
 8004d84:	4013      	ands	r3, r2
 8004d86:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004d88:	683b      	ldr	r3, [r7, #0]
 8004d8a:	685b      	ldr	r3, [r3, #4]
 8004d8c:	f003 0203 	and.w	r2, r3, #3
 8004d90:	69fb      	ldr	r3, [r7, #28]
 8004d92:	005b      	lsls	r3, r3, #1
 8004d94:	fa02 f303 	lsl.w	r3, r2, r3
 8004d98:	69ba      	ldr	r2, [r7, #24]
 8004d9a:	4313      	orrs	r3, r2
 8004d9c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	69ba      	ldr	r2, [r7, #24]
 8004da2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004da4:	683b      	ldr	r3, [r7, #0]
 8004da6:	685b      	ldr	r3, [r3, #4]
 8004da8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	f000 80a2 	beq.w	8004ef6 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004db2:	2300      	movs	r3, #0
 8004db4:	60fb      	str	r3, [r7, #12]
 8004db6:	4b57      	ldr	r3, [pc, #348]	; (8004f14 <HAL_GPIO_Init+0x2e8>)
 8004db8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004dba:	4a56      	ldr	r2, [pc, #344]	; (8004f14 <HAL_GPIO_Init+0x2e8>)
 8004dbc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004dc0:	6453      	str	r3, [r2, #68]	; 0x44
 8004dc2:	4b54      	ldr	r3, [pc, #336]	; (8004f14 <HAL_GPIO_Init+0x2e8>)
 8004dc4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004dc6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004dca:	60fb      	str	r3, [r7, #12]
 8004dcc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004dce:	4a52      	ldr	r2, [pc, #328]	; (8004f18 <HAL_GPIO_Init+0x2ec>)
 8004dd0:	69fb      	ldr	r3, [r7, #28]
 8004dd2:	089b      	lsrs	r3, r3, #2
 8004dd4:	3302      	adds	r3, #2
 8004dd6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004dda:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004ddc:	69fb      	ldr	r3, [r7, #28]
 8004dde:	f003 0303 	and.w	r3, r3, #3
 8004de2:	009b      	lsls	r3, r3, #2
 8004de4:	220f      	movs	r2, #15
 8004de6:	fa02 f303 	lsl.w	r3, r2, r3
 8004dea:	43db      	mvns	r3, r3
 8004dec:	69ba      	ldr	r2, [r7, #24]
 8004dee:	4013      	ands	r3, r2
 8004df0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	4a49      	ldr	r2, [pc, #292]	; (8004f1c <HAL_GPIO_Init+0x2f0>)
 8004df6:	4293      	cmp	r3, r2
 8004df8:	d019      	beq.n	8004e2e <HAL_GPIO_Init+0x202>
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	4a48      	ldr	r2, [pc, #288]	; (8004f20 <HAL_GPIO_Init+0x2f4>)
 8004dfe:	4293      	cmp	r3, r2
 8004e00:	d013      	beq.n	8004e2a <HAL_GPIO_Init+0x1fe>
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	4a47      	ldr	r2, [pc, #284]	; (8004f24 <HAL_GPIO_Init+0x2f8>)
 8004e06:	4293      	cmp	r3, r2
 8004e08:	d00d      	beq.n	8004e26 <HAL_GPIO_Init+0x1fa>
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	4a46      	ldr	r2, [pc, #280]	; (8004f28 <HAL_GPIO_Init+0x2fc>)
 8004e0e:	4293      	cmp	r3, r2
 8004e10:	d007      	beq.n	8004e22 <HAL_GPIO_Init+0x1f6>
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	4a45      	ldr	r2, [pc, #276]	; (8004f2c <HAL_GPIO_Init+0x300>)
 8004e16:	4293      	cmp	r3, r2
 8004e18:	d101      	bne.n	8004e1e <HAL_GPIO_Init+0x1f2>
 8004e1a:	2304      	movs	r3, #4
 8004e1c:	e008      	b.n	8004e30 <HAL_GPIO_Init+0x204>
 8004e1e:	2307      	movs	r3, #7
 8004e20:	e006      	b.n	8004e30 <HAL_GPIO_Init+0x204>
 8004e22:	2303      	movs	r3, #3
 8004e24:	e004      	b.n	8004e30 <HAL_GPIO_Init+0x204>
 8004e26:	2302      	movs	r3, #2
 8004e28:	e002      	b.n	8004e30 <HAL_GPIO_Init+0x204>
 8004e2a:	2301      	movs	r3, #1
 8004e2c:	e000      	b.n	8004e30 <HAL_GPIO_Init+0x204>
 8004e2e:	2300      	movs	r3, #0
 8004e30:	69fa      	ldr	r2, [r7, #28]
 8004e32:	f002 0203 	and.w	r2, r2, #3
 8004e36:	0092      	lsls	r2, r2, #2
 8004e38:	4093      	lsls	r3, r2
 8004e3a:	69ba      	ldr	r2, [r7, #24]
 8004e3c:	4313      	orrs	r3, r2
 8004e3e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004e40:	4935      	ldr	r1, [pc, #212]	; (8004f18 <HAL_GPIO_Init+0x2ec>)
 8004e42:	69fb      	ldr	r3, [r7, #28]
 8004e44:	089b      	lsrs	r3, r3, #2
 8004e46:	3302      	adds	r3, #2
 8004e48:	69ba      	ldr	r2, [r7, #24]
 8004e4a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004e4e:	4b38      	ldr	r3, [pc, #224]	; (8004f30 <HAL_GPIO_Init+0x304>)
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004e54:	693b      	ldr	r3, [r7, #16]
 8004e56:	43db      	mvns	r3, r3
 8004e58:	69ba      	ldr	r2, [r7, #24]
 8004e5a:	4013      	ands	r3, r2
 8004e5c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004e5e:	683b      	ldr	r3, [r7, #0]
 8004e60:	685b      	ldr	r3, [r3, #4]
 8004e62:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d003      	beq.n	8004e72 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8004e6a:	69ba      	ldr	r2, [r7, #24]
 8004e6c:	693b      	ldr	r3, [r7, #16]
 8004e6e:	4313      	orrs	r3, r2
 8004e70:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004e72:	4a2f      	ldr	r2, [pc, #188]	; (8004f30 <HAL_GPIO_Init+0x304>)
 8004e74:	69bb      	ldr	r3, [r7, #24]
 8004e76:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8004e78:	4b2d      	ldr	r3, [pc, #180]	; (8004f30 <HAL_GPIO_Init+0x304>)
 8004e7a:	685b      	ldr	r3, [r3, #4]
 8004e7c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004e7e:	693b      	ldr	r3, [r7, #16]
 8004e80:	43db      	mvns	r3, r3
 8004e82:	69ba      	ldr	r2, [r7, #24]
 8004e84:	4013      	ands	r3, r2
 8004e86:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004e88:	683b      	ldr	r3, [r7, #0]
 8004e8a:	685b      	ldr	r3, [r3, #4]
 8004e8c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d003      	beq.n	8004e9c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8004e94:	69ba      	ldr	r2, [r7, #24]
 8004e96:	693b      	ldr	r3, [r7, #16]
 8004e98:	4313      	orrs	r3, r2
 8004e9a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004e9c:	4a24      	ldr	r2, [pc, #144]	; (8004f30 <HAL_GPIO_Init+0x304>)
 8004e9e:	69bb      	ldr	r3, [r7, #24]
 8004ea0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004ea2:	4b23      	ldr	r3, [pc, #140]	; (8004f30 <HAL_GPIO_Init+0x304>)
 8004ea4:	689b      	ldr	r3, [r3, #8]
 8004ea6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004ea8:	693b      	ldr	r3, [r7, #16]
 8004eaa:	43db      	mvns	r3, r3
 8004eac:	69ba      	ldr	r2, [r7, #24]
 8004eae:	4013      	ands	r3, r2
 8004eb0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004eb2:	683b      	ldr	r3, [r7, #0]
 8004eb4:	685b      	ldr	r3, [r3, #4]
 8004eb6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d003      	beq.n	8004ec6 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8004ebe:	69ba      	ldr	r2, [r7, #24]
 8004ec0:	693b      	ldr	r3, [r7, #16]
 8004ec2:	4313      	orrs	r3, r2
 8004ec4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004ec6:	4a1a      	ldr	r2, [pc, #104]	; (8004f30 <HAL_GPIO_Init+0x304>)
 8004ec8:	69bb      	ldr	r3, [r7, #24]
 8004eca:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004ecc:	4b18      	ldr	r3, [pc, #96]	; (8004f30 <HAL_GPIO_Init+0x304>)
 8004ece:	68db      	ldr	r3, [r3, #12]
 8004ed0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004ed2:	693b      	ldr	r3, [r7, #16]
 8004ed4:	43db      	mvns	r3, r3
 8004ed6:	69ba      	ldr	r2, [r7, #24]
 8004ed8:	4013      	ands	r3, r2
 8004eda:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004edc:	683b      	ldr	r3, [r7, #0]
 8004ede:	685b      	ldr	r3, [r3, #4]
 8004ee0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d003      	beq.n	8004ef0 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8004ee8:	69ba      	ldr	r2, [r7, #24]
 8004eea:	693b      	ldr	r3, [r7, #16]
 8004eec:	4313      	orrs	r3, r2
 8004eee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004ef0:	4a0f      	ldr	r2, [pc, #60]	; (8004f30 <HAL_GPIO_Init+0x304>)
 8004ef2:	69bb      	ldr	r3, [r7, #24]
 8004ef4:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004ef6:	69fb      	ldr	r3, [r7, #28]
 8004ef8:	3301      	adds	r3, #1
 8004efa:	61fb      	str	r3, [r7, #28]
 8004efc:	69fb      	ldr	r3, [r7, #28]
 8004efe:	2b0f      	cmp	r3, #15
 8004f00:	f67f aea2 	bls.w	8004c48 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004f04:	bf00      	nop
 8004f06:	bf00      	nop
 8004f08:	3724      	adds	r7, #36	; 0x24
 8004f0a:	46bd      	mov	sp, r7
 8004f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f10:	4770      	bx	lr
 8004f12:	bf00      	nop
 8004f14:	40023800 	.word	0x40023800
 8004f18:	40013800 	.word	0x40013800
 8004f1c:	40020000 	.word	0x40020000
 8004f20:	40020400 	.word	0x40020400
 8004f24:	40020800 	.word	0x40020800
 8004f28:	40020c00 	.word	0x40020c00
 8004f2c:	40021000 	.word	0x40021000
 8004f30:	40013c00 	.word	0x40013c00

08004f34 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8004f34:	b480      	push	{r7}
 8004f36:	b087      	sub	sp, #28
 8004f38:	af00      	add	r7, sp, #0
 8004f3a:	6078      	str	r0, [r7, #4]
 8004f3c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004f3e:	2300      	movs	r3, #0
 8004f40:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8004f42:	2300      	movs	r3, #0
 8004f44:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8004f46:	2300      	movs	r3, #0
 8004f48:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004f4a:	2300      	movs	r3, #0
 8004f4c:	617b      	str	r3, [r7, #20]
 8004f4e:	e0bb      	b.n	80050c8 <HAL_GPIO_DeInit+0x194>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004f50:	2201      	movs	r2, #1
 8004f52:	697b      	ldr	r3, [r7, #20]
 8004f54:	fa02 f303 	lsl.w	r3, r2, r3
 8004f58:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8004f5a:	683a      	ldr	r2, [r7, #0]
 8004f5c:	693b      	ldr	r3, [r7, #16]
 8004f5e:	4013      	ands	r3, r2
 8004f60:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8004f62:	68fa      	ldr	r2, [r7, #12]
 8004f64:	693b      	ldr	r3, [r7, #16]
 8004f66:	429a      	cmp	r2, r3
 8004f68:	f040 80ab 	bne.w	80050c2 <HAL_GPIO_DeInit+0x18e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8004f6c:	4a5c      	ldr	r2, [pc, #368]	; (80050e0 <HAL_GPIO_DeInit+0x1ac>)
 8004f6e:	697b      	ldr	r3, [r7, #20]
 8004f70:	089b      	lsrs	r3, r3, #2
 8004f72:	3302      	adds	r3, #2
 8004f74:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004f78:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8004f7a:	697b      	ldr	r3, [r7, #20]
 8004f7c:	f003 0303 	and.w	r3, r3, #3
 8004f80:	009b      	lsls	r3, r3, #2
 8004f82:	220f      	movs	r2, #15
 8004f84:	fa02 f303 	lsl.w	r3, r2, r3
 8004f88:	68ba      	ldr	r2, [r7, #8]
 8004f8a:	4013      	ands	r3, r2
 8004f8c:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	4a54      	ldr	r2, [pc, #336]	; (80050e4 <HAL_GPIO_DeInit+0x1b0>)
 8004f92:	4293      	cmp	r3, r2
 8004f94:	d019      	beq.n	8004fca <HAL_GPIO_DeInit+0x96>
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	4a53      	ldr	r2, [pc, #332]	; (80050e8 <HAL_GPIO_DeInit+0x1b4>)
 8004f9a:	4293      	cmp	r3, r2
 8004f9c:	d013      	beq.n	8004fc6 <HAL_GPIO_DeInit+0x92>
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	4a52      	ldr	r2, [pc, #328]	; (80050ec <HAL_GPIO_DeInit+0x1b8>)
 8004fa2:	4293      	cmp	r3, r2
 8004fa4:	d00d      	beq.n	8004fc2 <HAL_GPIO_DeInit+0x8e>
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	4a51      	ldr	r2, [pc, #324]	; (80050f0 <HAL_GPIO_DeInit+0x1bc>)
 8004faa:	4293      	cmp	r3, r2
 8004fac:	d007      	beq.n	8004fbe <HAL_GPIO_DeInit+0x8a>
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	4a50      	ldr	r2, [pc, #320]	; (80050f4 <HAL_GPIO_DeInit+0x1c0>)
 8004fb2:	4293      	cmp	r3, r2
 8004fb4:	d101      	bne.n	8004fba <HAL_GPIO_DeInit+0x86>
 8004fb6:	2304      	movs	r3, #4
 8004fb8:	e008      	b.n	8004fcc <HAL_GPIO_DeInit+0x98>
 8004fba:	2307      	movs	r3, #7
 8004fbc:	e006      	b.n	8004fcc <HAL_GPIO_DeInit+0x98>
 8004fbe:	2303      	movs	r3, #3
 8004fc0:	e004      	b.n	8004fcc <HAL_GPIO_DeInit+0x98>
 8004fc2:	2302      	movs	r3, #2
 8004fc4:	e002      	b.n	8004fcc <HAL_GPIO_DeInit+0x98>
 8004fc6:	2301      	movs	r3, #1
 8004fc8:	e000      	b.n	8004fcc <HAL_GPIO_DeInit+0x98>
 8004fca:	2300      	movs	r3, #0
 8004fcc:	697a      	ldr	r2, [r7, #20]
 8004fce:	f002 0203 	and.w	r2, r2, #3
 8004fd2:	0092      	lsls	r2, r2, #2
 8004fd4:	4093      	lsls	r3, r2
 8004fd6:	68ba      	ldr	r2, [r7, #8]
 8004fd8:	429a      	cmp	r2, r3
 8004fda:	d132      	bne.n	8005042 <HAL_GPIO_DeInit+0x10e>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8004fdc:	4b46      	ldr	r3, [pc, #280]	; (80050f8 <HAL_GPIO_DeInit+0x1c4>)
 8004fde:	681a      	ldr	r2, [r3, #0]
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	43db      	mvns	r3, r3
 8004fe4:	4944      	ldr	r1, [pc, #272]	; (80050f8 <HAL_GPIO_DeInit+0x1c4>)
 8004fe6:	4013      	ands	r3, r2
 8004fe8:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8004fea:	4b43      	ldr	r3, [pc, #268]	; (80050f8 <HAL_GPIO_DeInit+0x1c4>)
 8004fec:	685a      	ldr	r2, [r3, #4]
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	43db      	mvns	r3, r3
 8004ff2:	4941      	ldr	r1, [pc, #260]	; (80050f8 <HAL_GPIO_DeInit+0x1c4>)
 8004ff4:	4013      	ands	r3, r2
 8004ff6:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8004ff8:	4b3f      	ldr	r3, [pc, #252]	; (80050f8 <HAL_GPIO_DeInit+0x1c4>)
 8004ffa:	689a      	ldr	r2, [r3, #8]
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	43db      	mvns	r3, r3
 8005000:	493d      	ldr	r1, [pc, #244]	; (80050f8 <HAL_GPIO_DeInit+0x1c4>)
 8005002:	4013      	ands	r3, r2
 8005004:	608b      	str	r3, [r1, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8005006:	4b3c      	ldr	r3, [pc, #240]	; (80050f8 <HAL_GPIO_DeInit+0x1c4>)
 8005008:	68da      	ldr	r2, [r3, #12]
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	43db      	mvns	r3, r3
 800500e:	493a      	ldr	r1, [pc, #232]	; (80050f8 <HAL_GPIO_DeInit+0x1c4>)
 8005010:	4013      	ands	r3, r2
 8005012:	60cb      	str	r3, [r1, #12]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8005014:	697b      	ldr	r3, [r7, #20]
 8005016:	f003 0303 	and.w	r3, r3, #3
 800501a:	009b      	lsls	r3, r3, #2
 800501c:	220f      	movs	r2, #15
 800501e:	fa02 f303 	lsl.w	r3, r2, r3
 8005022:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8005024:	4a2e      	ldr	r2, [pc, #184]	; (80050e0 <HAL_GPIO_DeInit+0x1ac>)
 8005026:	697b      	ldr	r3, [r7, #20]
 8005028:	089b      	lsrs	r3, r3, #2
 800502a:	3302      	adds	r3, #2
 800502c:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8005030:	68bb      	ldr	r3, [r7, #8]
 8005032:	43da      	mvns	r2, r3
 8005034:	482a      	ldr	r0, [pc, #168]	; (80050e0 <HAL_GPIO_DeInit+0x1ac>)
 8005036:	697b      	ldr	r3, [r7, #20]
 8005038:	089b      	lsrs	r3, r3, #2
 800503a:	400a      	ands	r2, r1
 800503c:	3302      	adds	r3, #2
 800503e:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681a      	ldr	r2, [r3, #0]
 8005046:	697b      	ldr	r3, [r7, #20]
 8005048:	005b      	lsls	r3, r3, #1
 800504a:	2103      	movs	r1, #3
 800504c:	fa01 f303 	lsl.w	r3, r1, r3
 8005050:	43db      	mvns	r3, r3
 8005052:	401a      	ands	r2, r3
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8005058:	697b      	ldr	r3, [r7, #20]
 800505a:	08da      	lsrs	r2, r3, #3
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	3208      	adds	r2, #8
 8005060:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005064:	697b      	ldr	r3, [r7, #20]
 8005066:	f003 0307 	and.w	r3, r3, #7
 800506a:	009b      	lsls	r3, r3, #2
 800506c:	220f      	movs	r2, #15
 800506e:	fa02 f303 	lsl.w	r3, r2, r3
 8005072:	43db      	mvns	r3, r3
 8005074:	697a      	ldr	r2, [r7, #20]
 8005076:	08d2      	lsrs	r2, r2, #3
 8005078:	4019      	ands	r1, r3
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	3208      	adds	r2, #8
 800507e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	68da      	ldr	r2, [r3, #12]
 8005086:	697b      	ldr	r3, [r7, #20]
 8005088:	005b      	lsls	r3, r3, #1
 800508a:	2103      	movs	r1, #3
 800508c:	fa01 f303 	lsl.w	r3, r1, r3
 8005090:	43db      	mvns	r3, r3
 8005092:	401a      	ands	r2, r3
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	685a      	ldr	r2, [r3, #4]
 800509c:	2101      	movs	r1, #1
 800509e:	697b      	ldr	r3, [r7, #20]
 80050a0:	fa01 f303 	lsl.w	r3, r1, r3
 80050a4:	43db      	mvns	r3, r3
 80050a6:	401a      	ands	r2, r3
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	689a      	ldr	r2, [r3, #8]
 80050b0:	697b      	ldr	r3, [r7, #20]
 80050b2:	005b      	lsls	r3, r3, #1
 80050b4:	2103      	movs	r1, #3
 80050b6:	fa01 f303 	lsl.w	r3, r1, r3
 80050ba:	43db      	mvns	r3, r3
 80050bc:	401a      	ands	r2, r3
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80050c2:	697b      	ldr	r3, [r7, #20]
 80050c4:	3301      	adds	r3, #1
 80050c6:	617b      	str	r3, [r7, #20]
 80050c8:	697b      	ldr	r3, [r7, #20]
 80050ca:	2b0f      	cmp	r3, #15
 80050cc:	f67f af40 	bls.w	8004f50 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 80050d0:	bf00      	nop
 80050d2:	bf00      	nop
 80050d4:	371c      	adds	r7, #28
 80050d6:	46bd      	mov	sp, r7
 80050d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050dc:	4770      	bx	lr
 80050de:	bf00      	nop
 80050e0:	40013800 	.word	0x40013800
 80050e4:	40020000 	.word	0x40020000
 80050e8:	40020400 	.word	0x40020400
 80050ec:	40020800 	.word	0x40020800
 80050f0:	40020c00 	.word	0x40020c00
 80050f4:	40021000 	.word	0x40021000
 80050f8:	40013c00 	.word	0x40013c00

080050fc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80050fc:	b480      	push	{r7}
 80050fe:	b083      	sub	sp, #12
 8005100:	af00      	add	r7, sp, #0
 8005102:	6078      	str	r0, [r7, #4]
 8005104:	460b      	mov	r3, r1
 8005106:	807b      	strh	r3, [r7, #2]
 8005108:	4613      	mov	r3, r2
 800510a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800510c:	787b      	ldrb	r3, [r7, #1]
 800510e:	2b00      	cmp	r3, #0
 8005110:	d003      	beq.n	800511a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005112:	887a      	ldrh	r2, [r7, #2]
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005118:	e003      	b.n	8005122 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800511a:	887b      	ldrh	r3, [r7, #2]
 800511c:	041a      	lsls	r2, r3, #16
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	619a      	str	r2, [r3, #24]
}
 8005122:	bf00      	nop
 8005124:	370c      	adds	r7, #12
 8005126:	46bd      	mov	sp, r7
 8005128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800512c:	4770      	bx	lr

0800512e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800512e:	b480      	push	{r7}
 8005130:	b085      	sub	sp, #20
 8005132:	af00      	add	r7, sp, #0
 8005134:	6078      	str	r0, [r7, #4]
 8005136:	460b      	mov	r3, r1
 8005138:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	695b      	ldr	r3, [r3, #20]
 800513e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8005140:	887a      	ldrh	r2, [r7, #2]
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	4013      	ands	r3, r2
 8005146:	041a      	lsls	r2, r3, #16
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	43d9      	mvns	r1, r3
 800514c:	887b      	ldrh	r3, [r7, #2]
 800514e:	400b      	ands	r3, r1
 8005150:	431a      	orrs	r2, r3
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	619a      	str	r2, [r3, #24]
}
 8005156:	bf00      	nop
 8005158:	3714      	adds	r7, #20
 800515a:	46bd      	mov	sp, r7
 800515c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005160:	4770      	bx	lr

08005162 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8005162:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005164:	b08f      	sub	sp, #60	; 0x3c
 8005166:	af0a      	add	r7, sp, #40	; 0x28
 8005168:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	2b00      	cmp	r3, #0
 800516e:	d101      	bne.n	8005174 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8005170:	2301      	movs	r3, #1
 8005172:	e10f      	b.n	8005394 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 8005180:	b2db      	uxtb	r3, r3
 8005182:	2b00      	cmp	r3, #0
 8005184:	d106      	bne.n	8005194 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	2200      	movs	r2, #0
 800518a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800518e:	6878      	ldr	r0, [r7, #4]
 8005190:	f006 fd18 	bl	800bbc4 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	2203      	movs	r2, #3
 8005198:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 800519c:	68bb      	ldr	r3, [r7, #8]
 800519e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80051a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d102      	bne.n	80051ae <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	2200      	movs	r2, #0
 80051ac:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	4618      	mov	r0, r3
 80051b4:	f003 faef 	bl	8008796 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	603b      	str	r3, [r7, #0]
 80051be:	687e      	ldr	r6, [r7, #4]
 80051c0:	466d      	mov	r5, sp
 80051c2:	f106 0410 	add.w	r4, r6, #16
 80051c6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80051c8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80051ca:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80051cc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80051ce:	e894 0003 	ldmia.w	r4, {r0, r1}
 80051d2:	e885 0003 	stmia.w	r5, {r0, r1}
 80051d6:	1d33      	adds	r3, r6, #4
 80051d8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80051da:	6838      	ldr	r0, [r7, #0]
 80051dc:	f003 f9c6 	bl	800856c <USB_CoreInit>
 80051e0:	4603      	mov	r3, r0
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d005      	beq.n	80051f2 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	2202      	movs	r2, #2
 80051ea:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 80051ee:	2301      	movs	r3, #1
 80051f0:	e0d0      	b.n	8005394 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	2100      	movs	r1, #0
 80051f8:	4618      	mov	r0, r3
 80051fa:	f003 fadd 	bl	80087b8 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80051fe:	2300      	movs	r3, #0
 8005200:	73fb      	strb	r3, [r7, #15]
 8005202:	e04a      	b.n	800529a <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8005204:	7bfa      	ldrb	r2, [r7, #15]
 8005206:	6879      	ldr	r1, [r7, #4]
 8005208:	4613      	mov	r3, r2
 800520a:	00db      	lsls	r3, r3, #3
 800520c:	1a9b      	subs	r3, r3, r2
 800520e:	009b      	lsls	r3, r3, #2
 8005210:	440b      	add	r3, r1
 8005212:	333d      	adds	r3, #61	; 0x3d
 8005214:	2201      	movs	r2, #1
 8005216:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8005218:	7bfa      	ldrb	r2, [r7, #15]
 800521a:	6879      	ldr	r1, [r7, #4]
 800521c:	4613      	mov	r3, r2
 800521e:	00db      	lsls	r3, r3, #3
 8005220:	1a9b      	subs	r3, r3, r2
 8005222:	009b      	lsls	r3, r3, #2
 8005224:	440b      	add	r3, r1
 8005226:	333c      	adds	r3, #60	; 0x3c
 8005228:	7bfa      	ldrb	r2, [r7, #15]
 800522a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800522c:	7bfa      	ldrb	r2, [r7, #15]
 800522e:	7bfb      	ldrb	r3, [r7, #15]
 8005230:	b298      	uxth	r0, r3
 8005232:	6879      	ldr	r1, [r7, #4]
 8005234:	4613      	mov	r3, r2
 8005236:	00db      	lsls	r3, r3, #3
 8005238:	1a9b      	subs	r3, r3, r2
 800523a:	009b      	lsls	r3, r3, #2
 800523c:	440b      	add	r3, r1
 800523e:	3342      	adds	r3, #66	; 0x42
 8005240:	4602      	mov	r2, r0
 8005242:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8005244:	7bfa      	ldrb	r2, [r7, #15]
 8005246:	6879      	ldr	r1, [r7, #4]
 8005248:	4613      	mov	r3, r2
 800524a:	00db      	lsls	r3, r3, #3
 800524c:	1a9b      	subs	r3, r3, r2
 800524e:	009b      	lsls	r3, r3, #2
 8005250:	440b      	add	r3, r1
 8005252:	333f      	adds	r3, #63	; 0x3f
 8005254:	2200      	movs	r2, #0
 8005256:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8005258:	7bfa      	ldrb	r2, [r7, #15]
 800525a:	6879      	ldr	r1, [r7, #4]
 800525c:	4613      	mov	r3, r2
 800525e:	00db      	lsls	r3, r3, #3
 8005260:	1a9b      	subs	r3, r3, r2
 8005262:	009b      	lsls	r3, r3, #2
 8005264:	440b      	add	r3, r1
 8005266:	3344      	adds	r3, #68	; 0x44
 8005268:	2200      	movs	r2, #0
 800526a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800526c:	7bfa      	ldrb	r2, [r7, #15]
 800526e:	6879      	ldr	r1, [r7, #4]
 8005270:	4613      	mov	r3, r2
 8005272:	00db      	lsls	r3, r3, #3
 8005274:	1a9b      	subs	r3, r3, r2
 8005276:	009b      	lsls	r3, r3, #2
 8005278:	440b      	add	r3, r1
 800527a:	3348      	adds	r3, #72	; 0x48
 800527c:	2200      	movs	r2, #0
 800527e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8005280:	7bfa      	ldrb	r2, [r7, #15]
 8005282:	6879      	ldr	r1, [r7, #4]
 8005284:	4613      	mov	r3, r2
 8005286:	00db      	lsls	r3, r3, #3
 8005288:	1a9b      	subs	r3, r3, r2
 800528a:	009b      	lsls	r3, r3, #2
 800528c:	440b      	add	r3, r1
 800528e:	3350      	adds	r3, #80	; 0x50
 8005290:	2200      	movs	r2, #0
 8005292:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005294:	7bfb      	ldrb	r3, [r7, #15]
 8005296:	3301      	adds	r3, #1
 8005298:	73fb      	strb	r3, [r7, #15]
 800529a:	7bfa      	ldrb	r2, [r7, #15]
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	685b      	ldr	r3, [r3, #4]
 80052a0:	429a      	cmp	r2, r3
 80052a2:	d3af      	bcc.n	8005204 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80052a4:	2300      	movs	r3, #0
 80052a6:	73fb      	strb	r3, [r7, #15]
 80052a8:	e044      	b.n	8005334 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80052aa:	7bfa      	ldrb	r2, [r7, #15]
 80052ac:	6879      	ldr	r1, [r7, #4]
 80052ae:	4613      	mov	r3, r2
 80052b0:	00db      	lsls	r3, r3, #3
 80052b2:	1a9b      	subs	r3, r3, r2
 80052b4:	009b      	lsls	r3, r3, #2
 80052b6:	440b      	add	r3, r1
 80052b8:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 80052bc:	2200      	movs	r2, #0
 80052be:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80052c0:	7bfa      	ldrb	r2, [r7, #15]
 80052c2:	6879      	ldr	r1, [r7, #4]
 80052c4:	4613      	mov	r3, r2
 80052c6:	00db      	lsls	r3, r3, #3
 80052c8:	1a9b      	subs	r3, r3, r2
 80052ca:	009b      	lsls	r3, r3, #2
 80052cc:	440b      	add	r3, r1
 80052ce:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 80052d2:	7bfa      	ldrb	r2, [r7, #15]
 80052d4:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80052d6:	7bfa      	ldrb	r2, [r7, #15]
 80052d8:	6879      	ldr	r1, [r7, #4]
 80052da:	4613      	mov	r3, r2
 80052dc:	00db      	lsls	r3, r3, #3
 80052de:	1a9b      	subs	r3, r3, r2
 80052e0:	009b      	lsls	r3, r3, #2
 80052e2:	440b      	add	r3, r1
 80052e4:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 80052e8:	2200      	movs	r2, #0
 80052ea:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80052ec:	7bfa      	ldrb	r2, [r7, #15]
 80052ee:	6879      	ldr	r1, [r7, #4]
 80052f0:	4613      	mov	r3, r2
 80052f2:	00db      	lsls	r3, r3, #3
 80052f4:	1a9b      	subs	r3, r3, r2
 80052f6:	009b      	lsls	r3, r3, #2
 80052f8:	440b      	add	r3, r1
 80052fa:	f503 7301 	add.w	r3, r3, #516	; 0x204
 80052fe:	2200      	movs	r2, #0
 8005300:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8005302:	7bfa      	ldrb	r2, [r7, #15]
 8005304:	6879      	ldr	r1, [r7, #4]
 8005306:	4613      	mov	r3, r2
 8005308:	00db      	lsls	r3, r3, #3
 800530a:	1a9b      	subs	r3, r3, r2
 800530c:	009b      	lsls	r3, r3, #2
 800530e:	440b      	add	r3, r1
 8005310:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8005314:	2200      	movs	r2, #0
 8005316:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8005318:	7bfa      	ldrb	r2, [r7, #15]
 800531a:	6879      	ldr	r1, [r7, #4]
 800531c:	4613      	mov	r3, r2
 800531e:	00db      	lsls	r3, r3, #3
 8005320:	1a9b      	subs	r3, r3, r2
 8005322:	009b      	lsls	r3, r3, #2
 8005324:	440b      	add	r3, r1
 8005326:	f503 7304 	add.w	r3, r3, #528	; 0x210
 800532a:	2200      	movs	r2, #0
 800532c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800532e:	7bfb      	ldrb	r3, [r7, #15]
 8005330:	3301      	adds	r3, #1
 8005332:	73fb      	strb	r3, [r7, #15]
 8005334:	7bfa      	ldrb	r2, [r7, #15]
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	685b      	ldr	r3, [r3, #4]
 800533a:	429a      	cmp	r2, r3
 800533c:	d3b5      	bcc.n	80052aa <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	603b      	str	r3, [r7, #0]
 8005344:	687e      	ldr	r6, [r7, #4]
 8005346:	466d      	mov	r5, sp
 8005348:	f106 0410 	add.w	r4, r6, #16
 800534c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800534e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005350:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005352:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005354:	e894 0003 	ldmia.w	r4, {r0, r1}
 8005358:	e885 0003 	stmia.w	r5, {r0, r1}
 800535c:	1d33      	adds	r3, r6, #4
 800535e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005360:	6838      	ldr	r0, [r7, #0]
 8005362:	f003 fa75 	bl	8008850 <USB_DevInit>
 8005366:	4603      	mov	r3, r0
 8005368:	2b00      	cmp	r3, #0
 800536a:	d005      	beq.n	8005378 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	2202      	movs	r2, #2
 8005370:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8005374:	2301      	movs	r3, #1
 8005376:	e00d      	b.n	8005394 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	2200      	movs	r2, #0
 800537c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	2201      	movs	r2, #1
 8005384:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	4618      	mov	r0, r3
 800538e:	f004 faf1 	bl	8009974 <USB_DevDisconnect>

  return HAL_OK;
 8005392:	2300      	movs	r3, #0
}
 8005394:	4618      	mov	r0, r3
 8005396:	3714      	adds	r7, #20
 8005398:	46bd      	mov	sp, r7
 800539a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800539c <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800539c:	b580      	push	{r7, lr}
 800539e:	b084      	sub	sp, #16
 80053a0:	af00      	add	r7, sp, #0
 80053a2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80053b0:	2b01      	cmp	r3, #1
 80053b2:	d101      	bne.n	80053b8 <HAL_PCD_Start+0x1c>
 80053b4:	2302      	movs	r3, #2
 80053b6:	e020      	b.n	80053fa <HAL_PCD_Start+0x5e>
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	2201      	movs	r2, #1
 80053bc:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053c4:	2b01      	cmp	r3, #1
 80053c6:	d109      	bne.n	80053dc <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 80053cc:	2b01      	cmp	r3, #1
 80053ce:	d005      	beq.n	80053dc <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053d4:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	4618      	mov	r0, r3
 80053e2:	f003 f9c7 	bl	8008774 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	4618      	mov	r0, r3
 80053ec:	f004 faa1 	bl	8009932 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	2200      	movs	r2, #0
 80053f4:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 80053f8:	2300      	movs	r3, #0
}
 80053fa:	4618      	mov	r0, r3
 80053fc:	3710      	adds	r7, #16
 80053fe:	46bd      	mov	sp, r7
 8005400:	bd80      	pop	{r7, pc}

08005402 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8005402:	b590      	push	{r4, r7, lr}
 8005404:	b08d      	sub	sp, #52	; 0x34
 8005406:	af00      	add	r7, sp, #0
 8005408:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005410:	6a3b      	ldr	r3, [r7, #32]
 8005412:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t temp;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	4618      	mov	r0, r3
 800541a:	f004 fb5f 	bl	8009adc <USB_GetMode>
 800541e:	4603      	mov	r3, r0
 8005420:	2b00      	cmp	r3, #0
 8005422:	f040 839d 	bne.w	8005b60 <HAL_PCD_IRQHandler+0x75e>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	4618      	mov	r0, r3
 800542c:	f004 fac3 	bl	80099b6 <USB_ReadInterrupts>
 8005430:	4603      	mov	r3, r0
 8005432:	2b00      	cmp	r3, #0
 8005434:	f000 8393 	beq.w	8005b5e <HAL_PCD_IRQHandler+0x75c>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	4618      	mov	r0, r3
 800543e:	f004 faba 	bl	80099b6 <USB_ReadInterrupts>
 8005442:	4603      	mov	r3, r0
 8005444:	f003 0302 	and.w	r3, r3, #2
 8005448:	2b02      	cmp	r3, #2
 800544a:	d107      	bne.n	800545c <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	695a      	ldr	r2, [r3, #20]
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	f002 0202 	and.w	r2, r2, #2
 800545a:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	4618      	mov	r0, r3
 8005462:	f004 faa8 	bl	80099b6 <USB_ReadInterrupts>
 8005466:	4603      	mov	r3, r0
 8005468:	f003 0310 	and.w	r3, r3, #16
 800546c:	2b10      	cmp	r3, #16
 800546e:	d161      	bne.n	8005534 <HAL_PCD_IRQHandler+0x132>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	699a      	ldr	r2, [r3, #24]
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	f022 0210 	bic.w	r2, r2, #16
 800547e:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 8005480:	6a3b      	ldr	r3, [r7, #32]
 8005482:	6a1b      	ldr	r3, [r3, #32]
 8005484:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 8005486:	69bb      	ldr	r3, [r7, #24]
 8005488:	f003 020f 	and.w	r2, r3, #15
 800548c:	4613      	mov	r3, r2
 800548e:	00db      	lsls	r3, r3, #3
 8005490:	1a9b      	subs	r3, r3, r2
 8005492:	009b      	lsls	r3, r3, #2
 8005494:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8005498:	687a      	ldr	r2, [r7, #4]
 800549a:	4413      	add	r3, r2
 800549c:	3304      	adds	r3, #4
 800549e:	617b      	str	r3, [r7, #20]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80054a0:	69bb      	ldr	r3, [r7, #24]
 80054a2:	0c5b      	lsrs	r3, r3, #17
 80054a4:	f003 030f 	and.w	r3, r3, #15
 80054a8:	2b02      	cmp	r3, #2
 80054aa:	d124      	bne.n	80054f6 <HAL_PCD_IRQHandler+0xf4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 80054ac:	69ba      	ldr	r2, [r7, #24]
 80054ae:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 80054b2:	4013      	ands	r3, r2
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d035      	beq.n	8005524 <HAL_PCD_IRQHandler+0x122>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80054b8:	697b      	ldr	r3, [r7, #20]
 80054ba:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 80054bc:	69bb      	ldr	r3, [r7, #24]
 80054be:	091b      	lsrs	r3, r3, #4
 80054c0:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80054c2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80054c6:	b29b      	uxth	r3, r3
 80054c8:	461a      	mov	r2, r3
 80054ca:	6a38      	ldr	r0, [r7, #32]
 80054cc:	f004 f8df 	bl	800968e <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80054d0:	697b      	ldr	r3, [r7, #20]
 80054d2:	68da      	ldr	r2, [r3, #12]
 80054d4:	69bb      	ldr	r3, [r7, #24]
 80054d6:	091b      	lsrs	r3, r3, #4
 80054d8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80054dc:	441a      	add	r2, r3
 80054de:	697b      	ldr	r3, [r7, #20]
 80054e0:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80054e2:	697b      	ldr	r3, [r7, #20]
 80054e4:	699a      	ldr	r2, [r3, #24]
 80054e6:	69bb      	ldr	r3, [r7, #24]
 80054e8:	091b      	lsrs	r3, r3, #4
 80054ea:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80054ee:	441a      	add	r2, r3
 80054f0:	697b      	ldr	r3, [r7, #20]
 80054f2:	619a      	str	r2, [r3, #24]
 80054f4:	e016      	b.n	8005524 <HAL_PCD_IRQHandler+0x122>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 80054f6:	69bb      	ldr	r3, [r7, #24]
 80054f8:	0c5b      	lsrs	r3, r3, #17
 80054fa:	f003 030f 	and.w	r3, r3, #15
 80054fe:	2b06      	cmp	r3, #6
 8005500:	d110      	bne.n	8005524 <HAL_PCD_IRQHandler+0x122>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8005508:	2208      	movs	r2, #8
 800550a:	4619      	mov	r1, r3
 800550c:	6a38      	ldr	r0, [r7, #32]
 800550e:	f004 f8be 	bl	800968e <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005512:	697b      	ldr	r3, [r7, #20]
 8005514:	699a      	ldr	r2, [r3, #24]
 8005516:	69bb      	ldr	r3, [r7, #24]
 8005518:	091b      	lsrs	r3, r3, #4
 800551a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800551e:	441a      	add	r2, r3
 8005520:	697b      	ldr	r3, [r7, #20]
 8005522:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	699a      	ldr	r2, [r3, #24]
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	f042 0210 	orr.w	r2, r2, #16
 8005532:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	4618      	mov	r0, r3
 800553a:	f004 fa3c 	bl	80099b6 <USB_ReadInterrupts>
 800553e:	4603      	mov	r3, r0
 8005540:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005544:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8005548:	d16e      	bne.n	8005628 <HAL_PCD_IRQHandler+0x226>
    {
      epnum = 0U;
 800554a:	2300      	movs	r3, #0
 800554c:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	4618      	mov	r0, r3
 8005554:	f004 fa42 	bl	80099dc <USB_ReadDevAllOutEpInterrupt>
 8005558:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 800555a:	e062      	b.n	8005622 <HAL_PCD_IRQHandler+0x220>
      {
        if ((ep_intr & 0x1U) != 0U)
 800555c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800555e:	f003 0301 	and.w	r3, r3, #1
 8005562:	2b00      	cmp	r3, #0
 8005564:	d057      	beq.n	8005616 <HAL_PCD_IRQHandler+0x214>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800556c:	b2d2      	uxtb	r2, r2
 800556e:	4611      	mov	r1, r2
 8005570:	4618      	mov	r0, r3
 8005572:	f004 fa67 	bl	8009a44 <USB_ReadDevOutEPInterrupt>
 8005576:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8005578:	693b      	ldr	r3, [r7, #16]
 800557a:	f003 0301 	and.w	r3, r3, #1
 800557e:	2b00      	cmp	r3, #0
 8005580:	d00c      	beq.n	800559c <HAL_PCD_IRQHandler+0x19a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8005582:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005584:	015a      	lsls	r2, r3, #5
 8005586:	69fb      	ldr	r3, [r7, #28]
 8005588:	4413      	add	r3, r2
 800558a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800558e:	461a      	mov	r2, r3
 8005590:	2301      	movs	r3, #1
 8005592:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8005594:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005596:	6878      	ldr	r0, [r7, #4]
 8005598:	f000 fdb0 	bl	80060fc <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800559c:	693b      	ldr	r3, [r7, #16]
 800559e:	f003 0308 	and.w	r3, r3, #8
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d00c      	beq.n	80055c0 <HAL_PCD_IRQHandler+0x1be>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80055a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055a8:	015a      	lsls	r2, r3, #5
 80055aa:	69fb      	ldr	r3, [r7, #28]
 80055ac:	4413      	add	r3, r2
 80055ae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80055b2:	461a      	mov	r2, r3
 80055b4:	2308      	movs	r3, #8
 80055b6:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80055b8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80055ba:	6878      	ldr	r0, [r7, #4]
 80055bc:	f000 feaa 	bl	8006314 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80055c0:	693b      	ldr	r3, [r7, #16]
 80055c2:	f003 0310 	and.w	r3, r3, #16
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d008      	beq.n	80055dc <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80055ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055cc:	015a      	lsls	r2, r3, #5
 80055ce:	69fb      	ldr	r3, [r7, #28]
 80055d0:	4413      	add	r3, r2
 80055d2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80055d6:	461a      	mov	r2, r3
 80055d8:	2310      	movs	r3, #16
 80055da:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80055dc:	693b      	ldr	r3, [r7, #16]
 80055de:	f003 0320 	and.w	r3, r3, #32
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d008      	beq.n	80055f8 <HAL_PCD_IRQHandler+0x1f6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80055e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055e8:	015a      	lsls	r2, r3, #5
 80055ea:	69fb      	ldr	r3, [r7, #28]
 80055ec:	4413      	add	r3, r2
 80055ee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80055f2:	461a      	mov	r2, r3
 80055f4:	2320      	movs	r3, #32
 80055f6:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80055f8:	693b      	ldr	r3, [r7, #16]
 80055fa:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d009      	beq.n	8005616 <HAL_PCD_IRQHandler+0x214>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8005602:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005604:	015a      	lsls	r2, r3, #5
 8005606:	69fb      	ldr	r3, [r7, #28]
 8005608:	4413      	add	r3, r2
 800560a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800560e:	461a      	mov	r2, r3
 8005610:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005614:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8005616:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005618:	3301      	adds	r3, #1
 800561a:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 800561c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800561e:	085b      	lsrs	r3, r3, #1
 8005620:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8005622:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005624:	2b00      	cmp	r3, #0
 8005626:	d199      	bne.n	800555c <HAL_PCD_IRQHandler+0x15a>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	4618      	mov	r0, r3
 800562e:	f004 f9c2 	bl	80099b6 <USB_ReadInterrupts>
 8005632:	4603      	mov	r3, r0
 8005634:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005638:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800563c:	f040 80c0 	bne.w	80057c0 <HAL_PCD_IRQHandler+0x3be>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	4618      	mov	r0, r3
 8005646:	f004 f9e3 	bl	8009a10 <USB_ReadDevAllInEpInterrupt>
 800564a:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 800564c:	2300      	movs	r3, #0
 800564e:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8005650:	e0b2      	b.n	80057b8 <HAL_PCD_IRQHandler+0x3b6>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8005652:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005654:	f003 0301 	and.w	r3, r3, #1
 8005658:	2b00      	cmp	r3, #0
 800565a:	f000 80a7 	beq.w	80057ac <HAL_PCD_IRQHandler+0x3aa>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005664:	b2d2      	uxtb	r2, r2
 8005666:	4611      	mov	r1, r2
 8005668:	4618      	mov	r0, r3
 800566a:	f004 fa09 	bl	8009a80 <USB_ReadDevInEPInterrupt>
 800566e:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8005670:	693b      	ldr	r3, [r7, #16]
 8005672:	f003 0301 	and.w	r3, r3, #1
 8005676:	2b00      	cmp	r3, #0
 8005678:	d057      	beq.n	800572a <HAL_PCD_IRQHandler+0x328>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800567a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800567c:	f003 030f 	and.w	r3, r3, #15
 8005680:	2201      	movs	r2, #1
 8005682:	fa02 f303 	lsl.w	r3, r2, r3
 8005686:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8005688:	69fb      	ldr	r3, [r7, #28]
 800568a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800568e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	43db      	mvns	r3, r3
 8005694:	69f9      	ldr	r1, [r7, #28]
 8005696:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800569a:	4013      	ands	r3, r2
 800569c:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800569e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056a0:	015a      	lsls	r2, r3, #5
 80056a2:	69fb      	ldr	r3, [r7, #28]
 80056a4:	4413      	add	r3, r2
 80056a6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80056aa:	461a      	mov	r2, r3
 80056ac:	2301      	movs	r3, #1
 80056ae:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	691b      	ldr	r3, [r3, #16]
 80056b4:	2b01      	cmp	r3, #1
 80056b6:	d132      	bne.n	800571e <HAL_PCD_IRQHandler+0x31c>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80056b8:	6879      	ldr	r1, [r7, #4]
 80056ba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80056bc:	4613      	mov	r3, r2
 80056be:	00db      	lsls	r3, r3, #3
 80056c0:	1a9b      	subs	r3, r3, r2
 80056c2:	009b      	lsls	r3, r3, #2
 80056c4:	440b      	add	r3, r1
 80056c6:	3348      	adds	r3, #72	; 0x48
 80056c8:	6819      	ldr	r1, [r3, #0]
 80056ca:	6878      	ldr	r0, [r7, #4]
 80056cc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80056ce:	4613      	mov	r3, r2
 80056d0:	00db      	lsls	r3, r3, #3
 80056d2:	1a9b      	subs	r3, r3, r2
 80056d4:	009b      	lsls	r3, r3, #2
 80056d6:	4403      	add	r3, r0
 80056d8:	3344      	adds	r3, #68	; 0x44
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	4419      	add	r1, r3
 80056de:	6878      	ldr	r0, [r7, #4]
 80056e0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80056e2:	4613      	mov	r3, r2
 80056e4:	00db      	lsls	r3, r3, #3
 80056e6:	1a9b      	subs	r3, r3, r2
 80056e8:	009b      	lsls	r3, r3, #2
 80056ea:	4403      	add	r3, r0
 80056ec:	3348      	adds	r3, #72	; 0x48
 80056ee:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80056f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d113      	bne.n	800571e <HAL_PCD_IRQHandler+0x31c>
 80056f6:	6879      	ldr	r1, [r7, #4]
 80056f8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80056fa:	4613      	mov	r3, r2
 80056fc:	00db      	lsls	r3, r3, #3
 80056fe:	1a9b      	subs	r3, r3, r2
 8005700:	009b      	lsls	r3, r3, #2
 8005702:	440b      	add	r3, r1
 8005704:	3350      	adds	r3, #80	; 0x50
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	2b00      	cmp	r3, #0
 800570a:	d108      	bne.n	800571e <HAL_PCD_IRQHandler+0x31c>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	6818      	ldr	r0, [r3, #0]
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8005716:	461a      	mov	r2, r3
 8005718:	2101      	movs	r1, #1
 800571a:	f004 fa11 	bl	8009b40 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800571e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005720:	b2db      	uxtb	r3, r3
 8005722:	4619      	mov	r1, r3
 8005724:	6878      	ldr	r0, [r7, #4]
 8005726:	f006 face 	bl	800bcc6 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800572a:	693b      	ldr	r3, [r7, #16]
 800572c:	f003 0308 	and.w	r3, r3, #8
 8005730:	2b00      	cmp	r3, #0
 8005732:	d008      	beq.n	8005746 <HAL_PCD_IRQHandler+0x344>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8005734:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005736:	015a      	lsls	r2, r3, #5
 8005738:	69fb      	ldr	r3, [r7, #28]
 800573a:	4413      	add	r3, r2
 800573c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005740:	461a      	mov	r2, r3
 8005742:	2308      	movs	r3, #8
 8005744:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8005746:	693b      	ldr	r3, [r7, #16]
 8005748:	f003 0310 	and.w	r3, r3, #16
 800574c:	2b00      	cmp	r3, #0
 800574e:	d008      	beq.n	8005762 <HAL_PCD_IRQHandler+0x360>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8005750:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005752:	015a      	lsls	r2, r3, #5
 8005754:	69fb      	ldr	r3, [r7, #28]
 8005756:	4413      	add	r3, r2
 8005758:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800575c:	461a      	mov	r2, r3
 800575e:	2310      	movs	r3, #16
 8005760:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8005762:	693b      	ldr	r3, [r7, #16]
 8005764:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005768:	2b00      	cmp	r3, #0
 800576a:	d008      	beq.n	800577e <HAL_PCD_IRQHandler+0x37c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800576c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800576e:	015a      	lsls	r2, r3, #5
 8005770:	69fb      	ldr	r3, [r7, #28]
 8005772:	4413      	add	r3, r2
 8005774:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005778:	461a      	mov	r2, r3
 800577a:	2340      	movs	r3, #64	; 0x40
 800577c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800577e:	693b      	ldr	r3, [r7, #16]
 8005780:	f003 0302 	and.w	r3, r3, #2
 8005784:	2b00      	cmp	r3, #0
 8005786:	d008      	beq.n	800579a <HAL_PCD_IRQHandler+0x398>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8005788:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800578a:	015a      	lsls	r2, r3, #5
 800578c:	69fb      	ldr	r3, [r7, #28]
 800578e:	4413      	add	r3, r2
 8005790:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005794:	461a      	mov	r2, r3
 8005796:	2302      	movs	r3, #2
 8005798:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800579a:	693b      	ldr	r3, [r7, #16]
 800579c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d003      	beq.n	80057ac <HAL_PCD_IRQHandler+0x3aa>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80057a4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80057a6:	6878      	ldr	r0, [r7, #4]
 80057a8:	f000 fc1b 	bl	8005fe2 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80057ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057ae:	3301      	adds	r3, #1
 80057b0:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80057b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80057b4:	085b      	lsrs	r3, r3, #1
 80057b6:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 80057b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	f47f af49 	bne.w	8005652 <HAL_PCD_IRQHandler+0x250>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	4618      	mov	r0, r3
 80057c6:	f004 f8f6 	bl	80099b6 <USB_ReadInterrupts>
 80057ca:	4603      	mov	r3, r0
 80057cc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80057d0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80057d4:	d122      	bne.n	800581c <HAL_PCD_IRQHandler+0x41a>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80057d6:	69fb      	ldr	r3, [r7, #28]
 80057d8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80057dc:	685b      	ldr	r3, [r3, #4]
 80057de:	69fa      	ldr	r2, [r7, #28]
 80057e0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80057e4:	f023 0301 	bic.w	r3, r3, #1
 80057e8:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 80057f0:	2b01      	cmp	r3, #1
 80057f2:	d108      	bne.n	8005806 <HAL_PCD_IRQHandler+0x404>
      {
        hpcd->LPM_State = LPM_L0;
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	2200      	movs	r2, #0
 80057f8:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80057fc:	2100      	movs	r1, #0
 80057fe:	6878      	ldr	r0, [r7, #4]
 8005800:	f000 fe26 	bl	8006450 <HAL_PCDEx_LPM_Callback>
 8005804:	e002      	b.n	800580c <HAL_PCD_IRQHandler+0x40a>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8005806:	6878      	ldr	r0, [r7, #4]
 8005808:	f006 faca 	bl	800bda0 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	695a      	ldr	r2, [r3, #20]
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 800581a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	4618      	mov	r0, r3
 8005822:	f004 f8c8 	bl	80099b6 <USB_ReadInterrupts>
 8005826:	4603      	mov	r3, r0
 8005828:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800582c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005830:	d112      	bne.n	8005858 <HAL_PCD_IRQHandler+0x456>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8005832:	69fb      	ldr	r3, [r7, #28]
 8005834:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005838:	689b      	ldr	r3, [r3, #8]
 800583a:	f003 0301 	and.w	r3, r3, #1
 800583e:	2b01      	cmp	r3, #1
 8005840:	d102      	bne.n	8005848 <HAL_PCD_IRQHandler+0x446>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8005842:	6878      	ldr	r0, [r7, #4]
 8005844:	f006 fa86 	bl	800bd54 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	695a      	ldr	r2, [r3, #20]
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8005856:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	4618      	mov	r0, r3
 800585e:	f004 f8aa 	bl	80099b6 <USB_ReadInterrupts>
 8005862:	4603      	mov	r3, r0
 8005864:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005868:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800586c:	f040 80c7 	bne.w	80059fe <HAL_PCD_IRQHandler+0x5fc>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8005870:	69fb      	ldr	r3, [r7, #28]
 8005872:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005876:	685b      	ldr	r3, [r3, #4]
 8005878:	69fa      	ldr	r2, [r7, #28]
 800587a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800587e:	f023 0301 	bic.w	r3, r3, #1
 8005882:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	2110      	movs	r1, #16
 800588a:	4618      	mov	r0, r3
 800588c:	f003 f944 	bl	8008b18 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005890:	2300      	movs	r3, #0
 8005892:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005894:	e056      	b.n	8005944 <HAL_PCD_IRQHandler+0x542>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8005896:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005898:	015a      	lsls	r2, r3, #5
 800589a:	69fb      	ldr	r3, [r7, #28]
 800589c:	4413      	add	r3, r2
 800589e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80058a2:	461a      	mov	r2, r3
 80058a4:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80058a8:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80058aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80058ac:	015a      	lsls	r2, r3, #5
 80058ae:	69fb      	ldr	r3, [r7, #28]
 80058b0:	4413      	add	r3, r2
 80058b2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80058ba:	0151      	lsls	r1, r2, #5
 80058bc:	69fa      	ldr	r2, [r7, #28]
 80058be:	440a      	add	r2, r1
 80058c0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80058c4:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80058c8:	6013      	str	r3, [r2, #0]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80058ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80058cc:	015a      	lsls	r2, r3, #5
 80058ce:	69fb      	ldr	r3, [r7, #28]
 80058d0:	4413      	add	r3, r2
 80058d2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80058da:	0151      	lsls	r1, r2, #5
 80058dc:	69fa      	ldr	r2, [r7, #28]
 80058de:	440a      	add	r2, r1
 80058e0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80058e4:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80058e8:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80058ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80058ec:	015a      	lsls	r2, r3, #5
 80058ee:	69fb      	ldr	r3, [r7, #28]
 80058f0:	4413      	add	r3, r2
 80058f2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80058f6:	461a      	mov	r2, r3
 80058f8:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80058fc:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80058fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005900:	015a      	lsls	r2, r3, #5
 8005902:	69fb      	ldr	r3, [r7, #28]
 8005904:	4413      	add	r3, r2
 8005906:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800590e:	0151      	lsls	r1, r2, #5
 8005910:	69fa      	ldr	r2, [r7, #28]
 8005912:	440a      	add	r2, r1
 8005914:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005918:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800591c:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800591e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005920:	015a      	lsls	r2, r3, #5
 8005922:	69fb      	ldr	r3, [r7, #28]
 8005924:	4413      	add	r3, r2
 8005926:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800592e:	0151      	lsls	r1, r2, #5
 8005930:	69fa      	ldr	r2, [r7, #28]
 8005932:	440a      	add	r2, r1
 8005934:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005938:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800593c:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800593e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005940:	3301      	adds	r3, #1
 8005942:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	685b      	ldr	r3, [r3, #4]
 8005948:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800594a:	429a      	cmp	r2, r3
 800594c:	d3a3      	bcc.n	8005896 <HAL_PCD_IRQHandler+0x494>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800594e:	69fb      	ldr	r3, [r7, #28]
 8005950:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005954:	69db      	ldr	r3, [r3, #28]
 8005956:	69fa      	ldr	r2, [r7, #28]
 8005958:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800595c:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8005960:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005966:	2b00      	cmp	r3, #0
 8005968:	d016      	beq.n	8005998 <HAL_PCD_IRQHandler+0x596>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 800596a:	69fb      	ldr	r3, [r7, #28]
 800596c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005970:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005974:	69fa      	ldr	r2, [r7, #28]
 8005976:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800597a:	f043 030b 	orr.w	r3, r3, #11
 800597e:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8005982:	69fb      	ldr	r3, [r7, #28]
 8005984:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005988:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800598a:	69fa      	ldr	r2, [r7, #28]
 800598c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005990:	f043 030b 	orr.w	r3, r3, #11
 8005994:	6453      	str	r3, [r2, #68]	; 0x44
 8005996:	e015      	b.n	80059c4 <HAL_PCD_IRQHandler+0x5c2>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8005998:	69fb      	ldr	r3, [r7, #28]
 800599a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800599e:	695b      	ldr	r3, [r3, #20]
 80059a0:	69fa      	ldr	r2, [r7, #28]
 80059a2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80059a6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80059aa:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 80059ae:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 80059b0:	69fb      	ldr	r3, [r7, #28]
 80059b2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80059b6:	691b      	ldr	r3, [r3, #16]
 80059b8:	69fa      	ldr	r2, [r7, #28]
 80059ba:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80059be:	f043 030b 	orr.w	r3, r3, #11
 80059c2:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80059c4:	69fb      	ldr	r3, [r7, #28]
 80059c6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	69fa      	ldr	r2, [r7, #28]
 80059ce:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80059d2:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 80059d6:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	6818      	ldr	r0, [r3, #0]
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	691b      	ldr	r3, [r3, #16]
 80059e0:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80059e8:	461a      	mov	r2, r3
 80059ea:	f004 f8a9 	bl	8009b40 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	695a      	ldr	r2, [r3, #20]
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 80059fc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	4618      	mov	r0, r3
 8005a04:	f003 ffd7 	bl	80099b6 <USB_ReadInterrupts>
 8005a08:	4603      	mov	r3, r0
 8005a0a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005a0e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005a12:	d124      	bne.n	8005a5e <HAL_PCD_IRQHandler+0x65c>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	4618      	mov	r0, r3
 8005a1a:	f004 f86d 	bl	8009af8 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	4618      	mov	r0, r3
 8005a24:	f003 f8d5 	bl	8008bd2 <USB_GetDevSpeed>
 8005a28:	4603      	mov	r3, r0
 8005a2a:	461a      	mov	r2, r3
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681c      	ldr	r4, [r3, #0]
 8005a34:	f001 f93c 	bl	8006cb0 <HAL_RCC_GetHCLKFreq>
 8005a38:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8005a3e:	b2db      	uxtb	r3, r3
 8005a40:	461a      	mov	r2, r3
 8005a42:	4620      	mov	r0, r4
 8005a44:	f002 fdf4 	bl	8008630 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8005a48:	6878      	ldr	r0, [r7, #4]
 8005a4a:	f006 f964 	bl	800bd16 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	695a      	ldr	r2, [r3, #20]
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8005a5c:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	4618      	mov	r0, r3
 8005a64:	f003 ffa7 	bl	80099b6 <USB_ReadInterrupts>
 8005a68:	4603      	mov	r3, r0
 8005a6a:	f003 0308 	and.w	r3, r3, #8
 8005a6e:	2b08      	cmp	r3, #8
 8005a70:	d10a      	bne.n	8005a88 <HAL_PCD_IRQHandler+0x686>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8005a72:	6878      	ldr	r0, [r7, #4]
 8005a74:	f006 f941 	bl	800bcfa <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	695a      	ldr	r2, [r3, #20]
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	f002 0208 	and.w	r2, r2, #8
 8005a86:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	4618      	mov	r0, r3
 8005a8e:	f003 ff92 	bl	80099b6 <USB_ReadInterrupts>
 8005a92:	4603      	mov	r3, r0
 8005a94:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005a98:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005a9c:	d10f      	bne.n	8005abe <HAL_PCD_IRQHandler+0x6bc>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8005a9e:	2300      	movs	r3, #0
 8005aa0:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8005aa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005aa4:	b2db      	uxtb	r3, r3
 8005aa6:	4619      	mov	r1, r3
 8005aa8:	6878      	ldr	r0, [r7, #4]
 8005aaa:	f006 f999 	bl	800bde0 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	695a      	ldr	r2, [r3, #20]
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8005abc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	4618      	mov	r0, r3
 8005ac4:	f003 ff77 	bl	80099b6 <USB_ReadInterrupts>
 8005ac8:	4603      	mov	r3, r0
 8005aca:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005ace:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005ad2:	d10f      	bne.n	8005af4 <HAL_PCD_IRQHandler+0x6f2>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8005ad4:	2300      	movs	r3, #0
 8005ad6:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8005ad8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ada:	b2db      	uxtb	r3, r3
 8005adc:	4619      	mov	r1, r3
 8005ade:	6878      	ldr	r0, [r7, #4]
 8005ae0:	f006 f96c 	bl	800bdbc <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	695a      	ldr	r2, [r3, #20]
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8005af2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	4618      	mov	r0, r3
 8005afa:	f003 ff5c 	bl	80099b6 <USB_ReadInterrupts>
 8005afe:	4603      	mov	r3, r0
 8005b00:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8005b04:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005b08:	d10a      	bne.n	8005b20 <HAL_PCD_IRQHandler+0x71e>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8005b0a:	6878      	ldr	r0, [r7, #4]
 8005b0c:	f006 f97a 	bl	800be04 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	695a      	ldr	r2, [r3, #20]
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8005b1e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	4618      	mov	r0, r3
 8005b26:	f003 ff46 	bl	80099b6 <USB_ReadInterrupts>
 8005b2a:	4603      	mov	r3, r0
 8005b2c:	f003 0304 	and.w	r3, r3, #4
 8005b30:	2b04      	cmp	r3, #4
 8005b32:	d115      	bne.n	8005b60 <HAL_PCD_IRQHandler+0x75e>
    {
      temp = hpcd->Instance->GOTGINT;
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	685b      	ldr	r3, [r3, #4]
 8005b3a:	61bb      	str	r3, [r7, #24]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8005b3c:	69bb      	ldr	r3, [r7, #24]
 8005b3e:	f003 0304 	and.w	r3, r3, #4
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	d002      	beq.n	8005b4c <HAL_PCD_IRQHandler+0x74a>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8005b46:	6878      	ldr	r0, [r7, #4]
 8005b48:	f006 f96a 	bl	800be20 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	6859      	ldr	r1, [r3, #4]
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	69ba      	ldr	r2, [r7, #24]
 8005b58:	430a      	orrs	r2, r1
 8005b5a:	605a      	str	r2, [r3, #4]
 8005b5c:	e000      	b.n	8005b60 <HAL_PCD_IRQHandler+0x75e>
      return;
 8005b5e:	bf00      	nop
    }
  }
}
 8005b60:	3734      	adds	r7, #52	; 0x34
 8005b62:	46bd      	mov	sp, r7
 8005b64:	bd90      	pop	{r4, r7, pc}

08005b66 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8005b66:	b580      	push	{r7, lr}
 8005b68:	b082      	sub	sp, #8
 8005b6a:	af00      	add	r7, sp, #0
 8005b6c:	6078      	str	r0, [r7, #4]
 8005b6e:	460b      	mov	r3, r1
 8005b70:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8005b78:	2b01      	cmp	r3, #1
 8005b7a:	d101      	bne.n	8005b80 <HAL_PCD_SetAddress+0x1a>
 8005b7c:	2302      	movs	r3, #2
 8005b7e:	e013      	b.n	8005ba8 <HAL_PCD_SetAddress+0x42>
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	2201      	movs	r2, #1
 8005b84:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	78fa      	ldrb	r2, [r7, #3]
 8005b8c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	78fa      	ldrb	r2, [r7, #3]
 8005b96:	4611      	mov	r1, r2
 8005b98:	4618      	mov	r0, r3
 8005b9a:	f003 fea4 	bl	80098e6 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	2200      	movs	r2, #0
 8005ba2:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8005ba6:	2300      	movs	r3, #0
}
 8005ba8:	4618      	mov	r0, r3
 8005baa:	3708      	adds	r7, #8
 8005bac:	46bd      	mov	sp, r7
 8005bae:	bd80      	pop	{r7, pc}

08005bb0 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8005bb0:	b580      	push	{r7, lr}
 8005bb2:	b084      	sub	sp, #16
 8005bb4:	af00      	add	r7, sp, #0
 8005bb6:	6078      	str	r0, [r7, #4]
 8005bb8:	4608      	mov	r0, r1
 8005bba:	4611      	mov	r1, r2
 8005bbc:	461a      	mov	r2, r3
 8005bbe:	4603      	mov	r3, r0
 8005bc0:	70fb      	strb	r3, [r7, #3]
 8005bc2:	460b      	mov	r3, r1
 8005bc4:	803b      	strh	r3, [r7, #0]
 8005bc6:	4613      	mov	r3, r2
 8005bc8:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8005bca:	2300      	movs	r3, #0
 8005bcc:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8005bce:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	da0f      	bge.n	8005bf6 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005bd6:	78fb      	ldrb	r3, [r7, #3]
 8005bd8:	f003 020f 	and.w	r2, r3, #15
 8005bdc:	4613      	mov	r3, r2
 8005bde:	00db      	lsls	r3, r3, #3
 8005be0:	1a9b      	subs	r3, r3, r2
 8005be2:	009b      	lsls	r3, r3, #2
 8005be4:	3338      	adds	r3, #56	; 0x38
 8005be6:	687a      	ldr	r2, [r7, #4]
 8005be8:	4413      	add	r3, r2
 8005bea:	3304      	adds	r3, #4
 8005bec:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	2201      	movs	r2, #1
 8005bf2:	705a      	strb	r2, [r3, #1]
 8005bf4:	e00f      	b.n	8005c16 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005bf6:	78fb      	ldrb	r3, [r7, #3]
 8005bf8:	f003 020f 	and.w	r2, r3, #15
 8005bfc:	4613      	mov	r3, r2
 8005bfe:	00db      	lsls	r3, r3, #3
 8005c00:	1a9b      	subs	r3, r3, r2
 8005c02:	009b      	lsls	r3, r3, #2
 8005c04:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8005c08:	687a      	ldr	r2, [r7, #4]
 8005c0a:	4413      	add	r3, r2
 8005c0c:	3304      	adds	r3, #4
 8005c0e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	2200      	movs	r2, #0
 8005c14:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8005c16:	78fb      	ldrb	r3, [r7, #3]
 8005c18:	f003 030f 	and.w	r3, r3, #15
 8005c1c:	b2da      	uxtb	r2, r3
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8005c22:	883a      	ldrh	r2, [r7, #0]
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	78ba      	ldrb	r2, [r7, #2]
 8005c2c:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	785b      	ldrb	r3, [r3, #1]
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	d004      	beq.n	8005c40 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	781b      	ldrb	r3, [r3, #0]
 8005c3a:	b29a      	uxth	r2, r3
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8005c40:	78bb      	ldrb	r3, [r7, #2]
 8005c42:	2b02      	cmp	r3, #2
 8005c44:	d102      	bne.n	8005c4c <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	2200      	movs	r2, #0
 8005c4a:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8005c52:	2b01      	cmp	r3, #1
 8005c54:	d101      	bne.n	8005c5a <HAL_PCD_EP_Open+0xaa>
 8005c56:	2302      	movs	r3, #2
 8005c58:	e00e      	b.n	8005c78 <HAL_PCD_EP_Open+0xc8>
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	2201      	movs	r2, #1
 8005c5e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	68f9      	ldr	r1, [r7, #12]
 8005c68:	4618      	mov	r0, r3
 8005c6a:	f002 ffd7 	bl	8008c1c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	2200      	movs	r2, #0
 8005c72:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 8005c76:	7afb      	ldrb	r3, [r7, #11]
}
 8005c78:	4618      	mov	r0, r3
 8005c7a:	3710      	adds	r7, #16
 8005c7c:	46bd      	mov	sp, r7
 8005c7e:	bd80      	pop	{r7, pc}

08005c80 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005c80:	b580      	push	{r7, lr}
 8005c82:	b084      	sub	sp, #16
 8005c84:	af00      	add	r7, sp, #0
 8005c86:	6078      	str	r0, [r7, #4]
 8005c88:	460b      	mov	r3, r1
 8005c8a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8005c8c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	da0f      	bge.n	8005cb4 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005c94:	78fb      	ldrb	r3, [r7, #3]
 8005c96:	f003 020f 	and.w	r2, r3, #15
 8005c9a:	4613      	mov	r3, r2
 8005c9c:	00db      	lsls	r3, r3, #3
 8005c9e:	1a9b      	subs	r3, r3, r2
 8005ca0:	009b      	lsls	r3, r3, #2
 8005ca2:	3338      	adds	r3, #56	; 0x38
 8005ca4:	687a      	ldr	r2, [r7, #4]
 8005ca6:	4413      	add	r3, r2
 8005ca8:	3304      	adds	r3, #4
 8005caa:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	2201      	movs	r2, #1
 8005cb0:	705a      	strb	r2, [r3, #1]
 8005cb2:	e00f      	b.n	8005cd4 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005cb4:	78fb      	ldrb	r3, [r7, #3]
 8005cb6:	f003 020f 	and.w	r2, r3, #15
 8005cba:	4613      	mov	r3, r2
 8005cbc:	00db      	lsls	r3, r3, #3
 8005cbe:	1a9b      	subs	r3, r3, r2
 8005cc0:	009b      	lsls	r3, r3, #2
 8005cc2:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8005cc6:	687a      	ldr	r2, [r7, #4]
 8005cc8:	4413      	add	r3, r2
 8005cca:	3304      	adds	r3, #4
 8005ccc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	2200      	movs	r2, #0
 8005cd2:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8005cd4:	78fb      	ldrb	r3, [r7, #3]
 8005cd6:	f003 030f 	and.w	r3, r3, #15
 8005cda:	b2da      	uxtb	r2, r3
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8005ce6:	2b01      	cmp	r3, #1
 8005ce8:	d101      	bne.n	8005cee <HAL_PCD_EP_Close+0x6e>
 8005cea:	2302      	movs	r3, #2
 8005cec:	e00e      	b.n	8005d0c <HAL_PCD_EP_Close+0x8c>
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	2201      	movs	r2, #1
 8005cf2:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	68f9      	ldr	r1, [r7, #12]
 8005cfc:	4618      	mov	r0, r3
 8005cfe:	f003 f815 	bl	8008d2c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	2200      	movs	r2, #0
 8005d06:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8005d0a:	2300      	movs	r3, #0
}
 8005d0c:	4618      	mov	r0, r3
 8005d0e:	3710      	adds	r7, #16
 8005d10:	46bd      	mov	sp, r7
 8005d12:	bd80      	pop	{r7, pc}

08005d14 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8005d14:	b580      	push	{r7, lr}
 8005d16:	b086      	sub	sp, #24
 8005d18:	af00      	add	r7, sp, #0
 8005d1a:	60f8      	str	r0, [r7, #12]
 8005d1c:	607a      	str	r2, [r7, #4]
 8005d1e:	603b      	str	r3, [r7, #0]
 8005d20:	460b      	mov	r3, r1
 8005d22:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005d24:	7afb      	ldrb	r3, [r7, #11]
 8005d26:	f003 020f 	and.w	r2, r3, #15
 8005d2a:	4613      	mov	r3, r2
 8005d2c:	00db      	lsls	r3, r3, #3
 8005d2e:	1a9b      	subs	r3, r3, r2
 8005d30:	009b      	lsls	r3, r3, #2
 8005d32:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8005d36:	68fa      	ldr	r2, [r7, #12]
 8005d38:	4413      	add	r3, r2
 8005d3a:	3304      	adds	r3, #4
 8005d3c:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005d3e:	697b      	ldr	r3, [r7, #20]
 8005d40:	687a      	ldr	r2, [r7, #4]
 8005d42:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8005d44:	697b      	ldr	r3, [r7, #20]
 8005d46:	683a      	ldr	r2, [r7, #0]
 8005d48:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8005d4a:	697b      	ldr	r3, [r7, #20]
 8005d4c:	2200      	movs	r2, #0
 8005d4e:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 8005d50:	697b      	ldr	r3, [r7, #20]
 8005d52:	2200      	movs	r2, #0
 8005d54:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005d56:	7afb      	ldrb	r3, [r7, #11]
 8005d58:	f003 030f 	and.w	r3, r3, #15
 8005d5c:	b2da      	uxtb	r2, r3
 8005d5e:	697b      	ldr	r3, [r7, #20]
 8005d60:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	691b      	ldr	r3, [r3, #16]
 8005d66:	2b01      	cmp	r3, #1
 8005d68:	d102      	bne.n	8005d70 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8005d6a:	687a      	ldr	r2, [r7, #4]
 8005d6c:	697b      	ldr	r3, [r7, #20]
 8005d6e:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8005d70:	7afb      	ldrb	r3, [r7, #11]
 8005d72:	f003 030f 	and.w	r3, r3, #15
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d109      	bne.n	8005d8e <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	6818      	ldr	r0, [r3, #0]
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	691b      	ldr	r3, [r3, #16]
 8005d82:	b2db      	uxtb	r3, r3
 8005d84:	461a      	mov	r2, r3
 8005d86:	6979      	ldr	r1, [r7, #20]
 8005d88:	f003 faf0 	bl	800936c <USB_EP0StartXfer>
 8005d8c:	e008      	b.n	8005da0 <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	6818      	ldr	r0, [r3, #0]
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	691b      	ldr	r3, [r3, #16]
 8005d96:	b2db      	uxtb	r3, r3
 8005d98:	461a      	mov	r2, r3
 8005d9a:	6979      	ldr	r1, [r7, #20]
 8005d9c:	f003 f8a2 	bl	8008ee4 <USB_EPStartXfer>
  }

  return HAL_OK;
 8005da0:	2300      	movs	r3, #0
}
 8005da2:	4618      	mov	r0, r3
 8005da4:	3718      	adds	r7, #24
 8005da6:	46bd      	mov	sp, r7
 8005da8:	bd80      	pop	{r7, pc}

08005daa <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005daa:	b480      	push	{r7}
 8005dac:	b083      	sub	sp, #12
 8005dae:	af00      	add	r7, sp, #0
 8005db0:	6078      	str	r0, [r7, #4]
 8005db2:	460b      	mov	r3, r1
 8005db4:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8005db6:	78fb      	ldrb	r3, [r7, #3]
 8005db8:	f003 020f 	and.w	r2, r3, #15
 8005dbc:	6879      	ldr	r1, [r7, #4]
 8005dbe:	4613      	mov	r3, r2
 8005dc0:	00db      	lsls	r3, r3, #3
 8005dc2:	1a9b      	subs	r3, r3, r2
 8005dc4:	009b      	lsls	r3, r3, #2
 8005dc6:	440b      	add	r3, r1
 8005dc8:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8005dcc:	681b      	ldr	r3, [r3, #0]
}
 8005dce:	4618      	mov	r0, r3
 8005dd0:	370c      	adds	r7, #12
 8005dd2:	46bd      	mov	sp, r7
 8005dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dd8:	4770      	bx	lr

08005dda <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8005dda:	b580      	push	{r7, lr}
 8005ddc:	b086      	sub	sp, #24
 8005dde:	af00      	add	r7, sp, #0
 8005de0:	60f8      	str	r0, [r7, #12]
 8005de2:	607a      	str	r2, [r7, #4]
 8005de4:	603b      	str	r3, [r7, #0]
 8005de6:	460b      	mov	r3, r1
 8005de8:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005dea:	7afb      	ldrb	r3, [r7, #11]
 8005dec:	f003 020f 	and.w	r2, r3, #15
 8005df0:	4613      	mov	r3, r2
 8005df2:	00db      	lsls	r3, r3, #3
 8005df4:	1a9b      	subs	r3, r3, r2
 8005df6:	009b      	lsls	r3, r3, #2
 8005df8:	3338      	adds	r3, #56	; 0x38
 8005dfa:	68fa      	ldr	r2, [r7, #12]
 8005dfc:	4413      	add	r3, r2
 8005dfe:	3304      	adds	r3, #4
 8005e00:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005e02:	697b      	ldr	r3, [r7, #20]
 8005e04:	687a      	ldr	r2, [r7, #4]
 8005e06:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8005e08:	697b      	ldr	r3, [r7, #20]
 8005e0a:	683a      	ldr	r2, [r7, #0]
 8005e0c:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8005e0e:	697b      	ldr	r3, [r7, #20]
 8005e10:	2200      	movs	r2, #0
 8005e12:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 8005e14:	697b      	ldr	r3, [r7, #20]
 8005e16:	2201      	movs	r2, #1
 8005e18:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005e1a:	7afb      	ldrb	r3, [r7, #11]
 8005e1c:	f003 030f 	and.w	r3, r3, #15
 8005e20:	b2da      	uxtb	r2, r3
 8005e22:	697b      	ldr	r3, [r7, #20]
 8005e24:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	691b      	ldr	r3, [r3, #16]
 8005e2a:	2b01      	cmp	r3, #1
 8005e2c:	d102      	bne.n	8005e34 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8005e2e:	687a      	ldr	r2, [r7, #4]
 8005e30:	697b      	ldr	r3, [r7, #20]
 8005e32:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8005e34:	7afb      	ldrb	r3, [r7, #11]
 8005e36:	f003 030f 	and.w	r3, r3, #15
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d109      	bne.n	8005e52 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	6818      	ldr	r0, [r3, #0]
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	691b      	ldr	r3, [r3, #16]
 8005e46:	b2db      	uxtb	r3, r3
 8005e48:	461a      	mov	r2, r3
 8005e4a:	6979      	ldr	r1, [r7, #20]
 8005e4c:	f003 fa8e 	bl	800936c <USB_EP0StartXfer>
 8005e50:	e008      	b.n	8005e64 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	6818      	ldr	r0, [r3, #0]
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	691b      	ldr	r3, [r3, #16]
 8005e5a:	b2db      	uxtb	r3, r3
 8005e5c:	461a      	mov	r2, r3
 8005e5e:	6979      	ldr	r1, [r7, #20]
 8005e60:	f003 f840 	bl	8008ee4 <USB_EPStartXfer>
  }

  return HAL_OK;
 8005e64:	2300      	movs	r3, #0
}
 8005e66:	4618      	mov	r0, r3
 8005e68:	3718      	adds	r7, #24
 8005e6a:	46bd      	mov	sp, r7
 8005e6c:	bd80      	pop	{r7, pc}

08005e6e <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005e6e:	b580      	push	{r7, lr}
 8005e70:	b084      	sub	sp, #16
 8005e72:	af00      	add	r7, sp, #0
 8005e74:	6078      	str	r0, [r7, #4]
 8005e76:	460b      	mov	r3, r1
 8005e78:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8005e7a:	78fb      	ldrb	r3, [r7, #3]
 8005e7c:	f003 020f 	and.w	r2, r3, #15
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	685b      	ldr	r3, [r3, #4]
 8005e84:	429a      	cmp	r2, r3
 8005e86:	d901      	bls.n	8005e8c <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8005e88:	2301      	movs	r3, #1
 8005e8a:	e050      	b.n	8005f2e <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005e8c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	da0f      	bge.n	8005eb4 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005e94:	78fb      	ldrb	r3, [r7, #3]
 8005e96:	f003 020f 	and.w	r2, r3, #15
 8005e9a:	4613      	mov	r3, r2
 8005e9c:	00db      	lsls	r3, r3, #3
 8005e9e:	1a9b      	subs	r3, r3, r2
 8005ea0:	009b      	lsls	r3, r3, #2
 8005ea2:	3338      	adds	r3, #56	; 0x38
 8005ea4:	687a      	ldr	r2, [r7, #4]
 8005ea6:	4413      	add	r3, r2
 8005ea8:	3304      	adds	r3, #4
 8005eaa:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	2201      	movs	r2, #1
 8005eb0:	705a      	strb	r2, [r3, #1]
 8005eb2:	e00d      	b.n	8005ed0 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8005eb4:	78fa      	ldrb	r2, [r7, #3]
 8005eb6:	4613      	mov	r3, r2
 8005eb8:	00db      	lsls	r3, r3, #3
 8005eba:	1a9b      	subs	r3, r3, r2
 8005ebc:	009b      	lsls	r3, r3, #2
 8005ebe:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8005ec2:	687a      	ldr	r2, [r7, #4]
 8005ec4:	4413      	add	r3, r2
 8005ec6:	3304      	adds	r3, #4
 8005ec8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	2200      	movs	r2, #0
 8005ece:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	2201      	movs	r2, #1
 8005ed4:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005ed6:	78fb      	ldrb	r3, [r7, #3]
 8005ed8:	f003 030f 	and.w	r3, r3, #15
 8005edc:	b2da      	uxtb	r2, r3
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8005ee8:	2b01      	cmp	r3, #1
 8005eea:	d101      	bne.n	8005ef0 <HAL_PCD_EP_SetStall+0x82>
 8005eec:	2302      	movs	r3, #2
 8005eee:	e01e      	b.n	8005f2e <HAL_PCD_EP_SetStall+0xc0>
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	2201      	movs	r2, #1
 8005ef4:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	68f9      	ldr	r1, [r7, #12]
 8005efe:	4618      	mov	r0, r3
 8005f00:	f003 fc1d 	bl	800973e <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8005f04:	78fb      	ldrb	r3, [r7, #3]
 8005f06:	f003 030f 	and.w	r3, r3, #15
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d10a      	bne.n	8005f24 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	6818      	ldr	r0, [r3, #0]
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	691b      	ldr	r3, [r3, #16]
 8005f16:	b2d9      	uxtb	r1, r3
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8005f1e:	461a      	mov	r2, r3
 8005f20:	f003 fe0e 	bl	8009b40 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	2200      	movs	r2, #0
 8005f28:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8005f2c:	2300      	movs	r3, #0
}
 8005f2e:	4618      	mov	r0, r3
 8005f30:	3710      	adds	r7, #16
 8005f32:	46bd      	mov	sp, r7
 8005f34:	bd80      	pop	{r7, pc}

08005f36 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005f36:	b580      	push	{r7, lr}
 8005f38:	b084      	sub	sp, #16
 8005f3a:	af00      	add	r7, sp, #0
 8005f3c:	6078      	str	r0, [r7, #4]
 8005f3e:	460b      	mov	r3, r1
 8005f40:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8005f42:	78fb      	ldrb	r3, [r7, #3]
 8005f44:	f003 020f 	and.w	r2, r3, #15
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	685b      	ldr	r3, [r3, #4]
 8005f4c:	429a      	cmp	r2, r3
 8005f4e:	d901      	bls.n	8005f54 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8005f50:	2301      	movs	r3, #1
 8005f52:	e042      	b.n	8005fda <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005f54:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	da0f      	bge.n	8005f7c <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005f5c:	78fb      	ldrb	r3, [r7, #3]
 8005f5e:	f003 020f 	and.w	r2, r3, #15
 8005f62:	4613      	mov	r3, r2
 8005f64:	00db      	lsls	r3, r3, #3
 8005f66:	1a9b      	subs	r3, r3, r2
 8005f68:	009b      	lsls	r3, r3, #2
 8005f6a:	3338      	adds	r3, #56	; 0x38
 8005f6c:	687a      	ldr	r2, [r7, #4]
 8005f6e:	4413      	add	r3, r2
 8005f70:	3304      	adds	r3, #4
 8005f72:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	2201      	movs	r2, #1
 8005f78:	705a      	strb	r2, [r3, #1]
 8005f7a:	e00f      	b.n	8005f9c <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005f7c:	78fb      	ldrb	r3, [r7, #3]
 8005f7e:	f003 020f 	and.w	r2, r3, #15
 8005f82:	4613      	mov	r3, r2
 8005f84:	00db      	lsls	r3, r3, #3
 8005f86:	1a9b      	subs	r3, r3, r2
 8005f88:	009b      	lsls	r3, r3, #2
 8005f8a:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8005f8e:	687a      	ldr	r2, [r7, #4]
 8005f90:	4413      	add	r3, r2
 8005f92:	3304      	adds	r3, #4
 8005f94:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	2200      	movs	r2, #0
 8005f9a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	2200      	movs	r2, #0
 8005fa0:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005fa2:	78fb      	ldrb	r3, [r7, #3]
 8005fa4:	f003 030f 	and.w	r3, r3, #15
 8005fa8:	b2da      	uxtb	r2, r3
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8005fb4:	2b01      	cmp	r3, #1
 8005fb6:	d101      	bne.n	8005fbc <HAL_PCD_EP_ClrStall+0x86>
 8005fb8:	2302      	movs	r3, #2
 8005fba:	e00e      	b.n	8005fda <HAL_PCD_EP_ClrStall+0xa4>
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	2201      	movs	r2, #1
 8005fc0:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	68f9      	ldr	r1, [r7, #12]
 8005fca:	4618      	mov	r0, r3
 8005fcc:	f003 fc25 	bl	800981a <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	2200      	movs	r2, #0
 8005fd4:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8005fd8:	2300      	movs	r3, #0
}
 8005fda:	4618      	mov	r0, r3
 8005fdc:	3710      	adds	r7, #16
 8005fde:	46bd      	mov	sp, r7
 8005fe0:	bd80      	pop	{r7, pc}

08005fe2 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005fe2:	b580      	push	{r7, lr}
 8005fe4:	b08a      	sub	sp, #40	; 0x28
 8005fe6:	af02      	add	r7, sp, #8
 8005fe8:	6078      	str	r0, [r7, #4]
 8005fea:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005ff2:	697b      	ldr	r3, [r7, #20]
 8005ff4:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8005ff6:	683a      	ldr	r2, [r7, #0]
 8005ff8:	4613      	mov	r3, r2
 8005ffa:	00db      	lsls	r3, r3, #3
 8005ffc:	1a9b      	subs	r3, r3, r2
 8005ffe:	009b      	lsls	r3, r3, #2
 8006000:	3338      	adds	r3, #56	; 0x38
 8006002:	687a      	ldr	r2, [r7, #4]
 8006004:	4413      	add	r3, r2
 8006006:	3304      	adds	r3, #4
 8006008:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	699a      	ldr	r2, [r3, #24]
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	695b      	ldr	r3, [r3, #20]
 8006012:	429a      	cmp	r2, r3
 8006014:	d901      	bls.n	800601a <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8006016:	2301      	movs	r3, #1
 8006018:	e06c      	b.n	80060f4 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	695a      	ldr	r2, [r3, #20]
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	699b      	ldr	r3, [r3, #24]
 8006022:	1ad3      	subs	r3, r2, r3
 8006024:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	689b      	ldr	r3, [r3, #8]
 800602a:	69fa      	ldr	r2, [r7, #28]
 800602c:	429a      	cmp	r2, r3
 800602e:	d902      	bls.n	8006036 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	689b      	ldr	r3, [r3, #8]
 8006034:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8006036:	69fb      	ldr	r3, [r7, #28]
 8006038:	3303      	adds	r3, #3
 800603a:	089b      	lsrs	r3, r3, #2
 800603c:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800603e:	e02b      	b.n	8006098 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	695a      	ldr	r2, [r3, #20]
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	699b      	ldr	r3, [r3, #24]
 8006048:	1ad3      	subs	r3, r2, r3
 800604a:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	689b      	ldr	r3, [r3, #8]
 8006050:	69fa      	ldr	r2, [r7, #28]
 8006052:	429a      	cmp	r2, r3
 8006054:	d902      	bls.n	800605c <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	689b      	ldr	r3, [r3, #8]
 800605a:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800605c:	69fb      	ldr	r3, [r7, #28]
 800605e:	3303      	adds	r3, #3
 8006060:	089b      	lsrs	r3, r3, #2
 8006062:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	68d9      	ldr	r1, [r3, #12]
 8006068:	683b      	ldr	r3, [r7, #0]
 800606a:	b2da      	uxtb	r2, r3
 800606c:	69fb      	ldr	r3, [r7, #28]
 800606e:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8006074:	b2db      	uxtb	r3, r3
 8006076:	9300      	str	r3, [sp, #0]
 8006078:	4603      	mov	r3, r0
 800607a:	6978      	ldr	r0, [r7, #20]
 800607c:	f003 fac9 	bl	8009612 <USB_WritePacket>

    ep->xfer_buff  += len;
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	68da      	ldr	r2, [r3, #12]
 8006084:	69fb      	ldr	r3, [r7, #28]
 8006086:	441a      	add	r2, r3
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	699a      	ldr	r2, [r3, #24]
 8006090:	69fb      	ldr	r3, [r7, #28]
 8006092:	441a      	add	r2, r3
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8006098:	683b      	ldr	r3, [r7, #0]
 800609a:	015a      	lsls	r2, r3, #5
 800609c:	693b      	ldr	r3, [r7, #16]
 800609e:	4413      	add	r3, r2
 80060a0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80060a4:	699b      	ldr	r3, [r3, #24]
 80060a6:	b29b      	uxth	r3, r3
 80060a8:	69ba      	ldr	r2, [r7, #24]
 80060aa:	429a      	cmp	r2, r3
 80060ac:	d809      	bhi.n	80060c2 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	699a      	ldr	r2, [r3, #24]
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80060b6:	429a      	cmp	r2, r3
 80060b8:	d203      	bcs.n	80060c2 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	695b      	ldr	r3, [r3, #20]
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d1be      	bne.n	8006040 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	695a      	ldr	r2, [r3, #20]
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	699b      	ldr	r3, [r3, #24]
 80060ca:	429a      	cmp	r2, r3
 80060cc:	d811      	bhi.n	80060f2 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80060ce:	683b      	ldr	r3, [r7, #0]
 80060d0:	f003 030f 	and.w	r3, r3, #15
 80060d4:	2201      	movs	r2, #1
 80060d6:	fa02 f303 	lsl.w	r3, r2, r3
 80060da:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80060dc:	693b      	ldr	r3, [r7, #16]
 80060de:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80060e2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80060e4:	68bb      	ldr	r3, [r7, #8]
 80060e6:	43db      	mvns	r3, r3
 80060e8:	6939      	ldr	r1, [r7, #16]
 80060ea:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80060ee:	4013      	ands	r3, r2
 80060f0:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 80060f2:	2300      	movs	r3, #0
}
 80060f4:	4618      	mov	r0, r3
 80060f6:	3720      	adds	r7, #32
 80060f8:	46bd      	mov	sp, r7
 80060fa:	bd80      	pop	{r7, pc}

080060fc <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80060fc:	b580      	push	{r7, lr}
 80060fe:	b086      	sub	sp, #24
 8006100:	af00      	add	r7, sp, #0
 8006102:	6078      	str	r0, [r7, #4]
 8006104:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800610c:	697b      	ldr	r3, [r7, #20]
 800610e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8006110:	697b      	ldr	r3, [r7, #20]
 8006112:	333c      	adds	r3, #60	; 0x3c
 8006114:	3304      	adds	r3, #4
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800611a:	683b      	ldr	r3, [r7, #0]
 800611c:	015a      	lsls	r2, r3, #5
 800611e:	693b      	ldr	r3, [r7, #16]
 8006120:	4413      	add	r3, r2
 8006122:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006126:	689b      	ldr	r3, [r3, #8]
 8006128:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	691b      	ldr	r3, [r3, #16]
 800612e:	2b01      	cmp	r3, #1
 8006130:	f040 80a0 	bne.w	8006274 <PCD_EP_OutXfrComplete_int+0x178>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8006134:	68bb      	ldr	r3, [r7, #8]
 8006136:	f003 0308 	and.w	r3, r3, #8
 800613a:	2b00      	cmp	r3, #0
 800613c:	d015      	beq.n	800616a <PCD_EP_OutXfrComplete_int+0x6e>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	4a72      	ldr	r2, [pc, #456]	; (800630c <PCD_EP_OutXfrComplete_int+0x210>)
 8006142:	4293      	cmp	r3, r2
 8006144:	f240 80dd 	bls.w	8006302 <PCD_EP_OutXfrComplete_int+0x206>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8006148:	68bb      	ldr	r3, [r7, #8]
 800614a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800614e:	2b00      	cmp	r3, #0
 8006150:	f000 80d7 	beq.w	8006302 <PCD_EP_OutXfrComplete_int+0x206>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006154:	683b      	ldr	r3, [r7, #0]
 8006156:	015a      	lsls	r2, r3, #5
 8006158:	693b      	ldr	r3, [r7, #16]
 800615a:	4413      	add	r3, r2
 800615c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006160:	461a      	mov	r2, r3
 8006162:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006166:	6093      	str	r3, [r2, #8]
 8006168:	e0cb      	b.n	8006302 <PCD_EP_OutXfrComplete_int+0x206>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 800616a:	68bb      	ldr	r3, [r7, #8]
 800616c:	f003 0320 	and.w	r3, r3, #32
 8006170:	2b00      	cmp	r3, #0
 8006172:	d009      	beq.n	8006188 <PCD_EP_OutXfrComplete_int+0x8c>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8006174:	683b      	ldr	r3, [r7, #0]
 8006176:	015a      	lsls	r2, r3, #5
 8006178:	693b      	ldr	r3, [r7, #16]
 800617a:	4413      	add	r3, r2
 800617c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006180:	461a      	mov	r2, r3
 8006182:	2320      	movs	r3, #32
 8006184:	6093      	str	r3, [r2, #8]
 8006186:	e0bc      	b.n	8006302 <PCD_EP_OutXfrComplete_int+0x206>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8006188:	68bb      	ldr	r3, [r7, #8]
 800618a:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800618e:	2b00      	cmp	r3, #0
 8006190:	f040 80b7 	bne.w	8006302 <PCD_EP_OutXfrComplete_int+0x206>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	4a5d      	ldr	r2, [pc, #372]	; (800630c <PCD_EP_OutXfrComplete_int+0x210>)
 8006198:	4293      	cmp	r3, r2
 800619a:	d90f      	bls.n	80061bc <PCD_EP_OutXfrComplete_int+0xc0>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800619c:	68bb      	ldr	r3, [r7, #8]
 800619e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d00a      	beq.n	80061bc <PCD_EP_OutXfrComplete_int+0xc0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80061a6:	683b      	ldr	r3, [r7, #0]
 80061a8:	015a      	lsls	r2, r3, #5
 80061aa:	693b      	ldr	r3, [r7, #16]
 80061ac:	4413      	add	r3, r2
 80061ae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80061b2:	461a      	mov	r2, r3
 80061b4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80061b8:	6093      	str	r3, [r2, #8]
 80061ba:	e0a2      	b.n	8006302 <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 80061bc:	6879      	ldr	r1, [r7, #4]
 80061be:	683a      	ldr	r2, [r7, #0]
 80061c0:	4613      	mov	r3, r2
 80061c2:	00db      	lsls	r3, r3, #3
 80061c4:	1a9b      	subs	r3, r3, r2
 80061c6:	009b      	lsls	r3, r3, #2
 80061c8:	440b      	add	r3, r1
 80061ca:	f503 7301 	add.w	r3, r3, #516	; 0x204
 80061ce:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80061d0:	683b      	ldr	r3, [r7, #0]
 80061d2:	0159      	lsls	r1, r3, #5
 80061d4:	693b      	ldr	r3, [r7, #16]
 80061d6:	440b      	add	r3, r1
 80061d8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80061dc:	691b      	ldr	r3, [r3, #16]
 80061de:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 80061e2:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 80061e4:	6878      	ldr	r0, [r7, #4]
 80061e6:	683a      	ldr	r2, [r7, #0]
 80061e8:	4613      	mov	r3, r2
 80061ea:	00db      	lsls	r3, r3, #3
 80061ec:	1a9b      	subs	r3, r3, r2
 80061ee:	009b      	lsls	r3, r3, #2
 80061f0:	4403      	add	r3, r0
 80061f2:	f503 7305 	add.w	r3, r3, #532	; 0x214
 80061f6:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 80061f8:	6879      	ldr	r1, [r7, #4]
 80061fa:	683a      	ldr	r2, [r7, #0]
 80061fc:	4613      	mov	r3, r2
 80061fe:	00db      	lsls	r3, r3, #3
 8006200:	1a9b      	subs	r3, r3, r2
 8006202:	009b      	lsls	r3, r3, #2
 8006204:	440b      	add	r3, r1
 8006206:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800620a:	6819      	ldr	r1, [r3, #0]
 800620c:	6878      	ldr	r0, [r7, #4]
 800620e:	683a      	ldr	r2, [r7, #0]
 8006210:	4613      	mov	r3, r2
 8006212:	00db      	lsls	r3, r3, #3
 8006214:	1a9b      	subs	r3, r3, r2
 8006216:	009b      	lsls	r3, r3, #2
 8006218:	4403      	add	r3, r0
 800621a:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	4419      	add	r1, r3
 8006222:	6878      	ldr	r0, [r7, #4]
 8006224:	683a      	ldr	r2, [r7, #0]
 8006226:	4613      	mov	r3, r2
 8006228:	00db      	lsls	r3, r3, #3
 800622a:	1a9b      	subs	r3, r3, r2
 800622c:	009b      	lsls	r3, r3, #2
 800622e:	4403      	add	r3, r0
 8006230:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8006234:	6019      	str	r1, [r3, #0]

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8006236:	683b      	ldr	r3, [r7, #0]
 8006238:	2b00      	cmp	r3, #0
 800623a:	d114      	bne.n	8006266 <PCD_EP_OutXfrComplete_int+0x16a>
 800623c:	6879      	ldr	r1, [r7, #4]
 800623e:	683a      	ldr	r2, [r7, #0]
 8006240:	4613      	mov	r3, r2
 8006242:	00db      	lsls	r3, r3, #3
 8006244:	1a9b      	subs	r3, r3, r2
 8006246:	009b      	lsls	r3, r3, #2
 8006248:	440b      	add	r3, r1
 800624a:	f503 7304 	add.w	r3, r3, #528	; 0x210
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	2b00      	cmp	r3, #0
 8006252:	d108      	bne.n	8006266 <PCD_EP_OutXfrComplete_int+0x16a>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	6818      	ldr	r0, [r3, #0]
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800625e:	461a      	mov	r2, r3
 8006260:	2101      	movs	r1, #1
 8006262:	f003 fc6d 	bl	8009b40 <USB_EP0_OutStart>
        }
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8006266:	683b      	ldr	r3, [r7, #0]
 8006268:	b2db      	uxtb	r3, r3
 800626a:	4619      	mov	r1, r3
 800626c:	6878      	ldr	r0, [r7, #4]
 800626e:	f005 fd0f 	bl	800bc90 <HAL_PCD_DataOutStageCallback>
 8006272:	e046      	b.n	8006302 <PCD_EP_OutXfrComplete_int+0x206>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	4a26      	ldr	r2, [pc, #152]	; (8006310 <PCD_EP_OutXfrComplete_int+0x214>)
 8006278:	4293      	cmp	r3, r2
 800627a:	d124      	bne.n	80062c6 <PCD_EP_OutXfrComplete_int+0x1ca>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800627c:	68bb      	ldr	r3, [r7, #8]
 800627e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006282:	2b00      	cmp	r3, #0
 8006284:	d00a      	beq.n	800629c <PCD_EP_OutXfrComplete_int+0x1a0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006286:	683b      	ldr	r3, [r7, #0]
 8006288:	015a      	lsls	r2, r3, #5
 800628a:	693b      	ldr	r3, [r7, #16]
 800628c:	4413      	add	r3, r2
 800628e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006292:	461a      	mov	r2, r3
 8006294:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006298:	6093      	str	r3, [r2, #8]
 800629a:	e032      	b.n	8006302 <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800629c:	68bb      	ldr	r3, [r7, #8]
 800629e:	f003 0320 	and.w	r3, r3, #32
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d008      	beq.n	80062b8 <PCD_EP_OutXfrComplete_int+0x1bc>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80062a6:	683b      	ldr	r3, [r7, #0]
 80062a8:	015a      	lsls	r2, r3, #5
 80062aa:	693b      	ldr	r3, [r7, #16]
 80062ac:	4413      	add	r3, r2
 80062ae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80062b2:	461a      	mov	r2, r3
 80062b4:	2320      	movs	r3, #32
 80062b6:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80062b8:	683b      	ldr	r3, [r7, #0]
 80062ba:	b2db      	uxtb	r3, r3
 80062bc:	4619      	mov	r1, r3
 80062be:	6878      	ldr	r0, [r7, #4]
 80062c0:	f005 fce6 	bl	800bc90 <HAL_PCD_DataOutStageCallback>
 80062c4:	e01d      	b.n	8006302 <PCD_EP_OutXfrComplete_int+0x206>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80062c6:	683b      	ldr	r3, [r7, #0]
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	d114      	bne.n	80062f6 <PCD_EP_OutXfrComplete_int+0x1fa>
 80062cc:	6879      	ldr	r1, [r7, #4]
 80062ce:	683a      	ldr	r2, [r7, #0]
 80062d0:	4613      	mov	r3, r2
 80062d2:	00db      	lsls	r3, r3, #3
 80062d4:	1a9b      	subs	r3, r3, r2
 80062d6:	009b      	lsls	r3, r3, #2
 80062d8:	440b      	add	r3, r1
 80062da:	f503 7304 	add.w	r3, r3, #528	; 0x210
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	d108      	bne.n	80062f6 <PCD_EP_OutXfrComplete_int+0x1fa>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	6818      	ldr	r0, [r3, #0]
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80062ee:	461a      	mov	r2, r3
 80062f0:	2100      	movs	r1, #0
 80062f2:	f003 fc25 	bl	8009b40 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80062f6:	683b      	ldr	r3, [r7, #0]
 80062f8:	b2db      	uxtb	r3, r3
 80062fa:	4619      	mov	r1, r3
 80062fc:	6878      	ldr	r0, [r7, #4]
 80062fe:	f005 fcc7 	bl	800bc90 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8006302:	2300      	movs	r3, #0
}
 8006304:	4618      	mov	r0, r3
 8006306:	3718      	adds	r7, #24
 8006308:	46bd      	mov	sp, r7
 800630a:	bd80      	pop	{r7, pc}
 800630c:	4f54300a 	.word	0x4f54300a
 8006310:	4f54310a 	.word	0x4f54310a

08006314 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8006314:	b580      	push	{r7, lr}
 8006316:	b086      	sub	sp, #24
 8006318:	af00      	add	r7, sp, #0
 800631a:	6078      	str	r0, [r7, #4]
 800631c:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006324:	697b      	ldr	r3, [r7, #20]
 8006326:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8006328:	697b      	ldr	r3, [r7, #20]
 800632a:	333c      	adds	r3, #60	; 0x3c
 800632c:	3304      	adds	r3, #4
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8006332:	683b      	ldr	r3, [r7, #0]
 8006334:	015a      	lsls	r2, r3, #5
 8006336:	693b      	ldr	r3, [r7, #16]
 8006338:	4413      	add	r3, r2
 800633a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800633e:	689b      	ldr	r3, [r3, #8]
 8006340:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	4a15      	ldr	r2, [pc, #84]	; (800639c <PCD_EP_OutSetupPacket_int+0x88>)
 8006346:	4293      	cmp	r3, r2
 8006348:	d90e      	bls.n	8006368 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800634a:	68bb      	ldr	r3, [r7, #8]
 800634c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006350:	2b00      	cmp	r3, #0
 8006352:	d009      	beq.n	8006368 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006354:	683b      	ldr	r3, [r7, #0]
 8006356:	015a      	lsls	r2, r3, #5
 8006358:	693b      	ldr	r3, [r7, #16]
 800635a:	4413      	add	r3, r2
 800635c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006360:	461a      	mov	r2, r3
 8006362:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006366:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8006368:	6878      	ldr	r0, [r7, #4]
 800636a:	f005 fc7f 	bl	800bc6c <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	4a0a      	ldr	r2, [pc, #40]	; (800639c <PCD_EP_OutSetupPacket_int+0x88>)
 8006372:	4293      	cmp	r3, r2
 8006374:	d90c      	bls.n	8006390 <PCD_EP_OutSetupPacket_int+0x7c>
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	691b      	ldr	r3, [r3, #16]
 800637a:	2b01      	cmp	r3, #1
 800637c:	d108      	bne.n	8006390 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	6818      	ldr	r0, [r3, #0]
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8006388:	461a      	mov	r2, r3
 800638a:	2101      	movs	r1, #1
 800638c:	f003 fbd8 	bl	8009b40 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8006390:	2300      	movs	r3, #0
}
 8006392:	4618      	mov	r0, r3
 8006394:	3718      	adds	r7, #24
 8006396:	46bd      	mov	sp, r7
 8006398:	bd80      	pop	{r7, pc}
 800639a:	bf00      	nop
 800639c:	4f54300a 	.word	0x4f54300a

080063a0 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80063a0:	b480      	push	{r7}
 80063a2:	b085      	sub	sp, #20
 80063a4:	af00      	add	r7, sp, #0
 80063a6:	6078      	str	r0, [r7, #4]
 80063a8:	460b      	mov	r3, r1
 80063aa:	70fb      	strb	r3, [r7, #3]
 80063ac:	4613      	mov	r3, r2
 80063ae:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063b6:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 80063b8:	78fb      	ldrb	r3, [r7, #3]
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d107      	bne.n	80063ce <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 80063be:	883b      	ldrh	r3, [r7, #0]
 80063c0:	0419      	lsls	r1, r3, #16
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	68ba      	ldr	r2, [r7, #8]
 80063c8:	430a      	orrs	r2, r1
 80063ca:	629a      	str	r2, [r3, #40]	; 0x28
 80063cc:	e028      	b.n	8006420 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80063d4:	0c1b      	lsrs	r3, r3, #16
 80063d6:	68ba      	ldr	r2, [r7, #8]
 80063d8:	4413      	add	r3, r2
 80063da:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80063dc:	2300      	movs	r3, #0
 80063de:	73fb      	strb	r3, [r7, #15]
 80063e0:	e00d      	b.n	80063fe <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	681a      	ldr	r2, [r3, #0]
 80063e6:	7bfb      	ldrb	r3, [r7, #15]
 80063e8:	3340      	adds	r3, #64	; 0x40
 80063ea:	009b      	lsls	r3, r3, #2
 80063ec:	4413      	add	r3, r2
 80063ee:	685b      	ldr	r3, [r3, #4]
 80063f0:	0c1b      	lsrs	r3, r3, #16
 80063f2:	68ba      	ldr	r2, [r7, #8]
 80063f4:	4413      	add	r3, r2
 80063f6:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80063f8:	7bfb      	ldrb	r3, [r7, #15]
 80063fa:	3301      	adds	r3, #1
 80063fc:	73fb      	strb	r3, [r7, #15]
 80063fe:	7bfa      	ldrb	r2, [r7, #15]
 8006400:	78fb      	ldrb	r3, [r7, #3]
 8006402:	3b01      	subs	r3, #1
 8006404:	429a      	cmp	r2, r3
 8006406:	d3ec      	bcc.n	80063e2 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8006408:	883b      	ldrh	r3, [r7, #0]
 800640a:	0418      	lsls	r0, r3, #16
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	6819      	ldr	r1, [r3, #0]
 8006410:	78fb      	ldrb	r3, [r7, #3]
 8006412:	3b01      	subs	r3, #1
 8006414:	68ba      	ldr	r2, [r7, #8]
 8006416:	4302      	orrs	r2, r0
 8006418:	3340      	adds	r3, #64	; 0x40
 800641a:	009b      	lsls	r3, r3, #2
 800641c:	440b      	add	r3, r1
 800641e:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8006420:	2300      	movs	r3, #0
}
 8006422:	4618      	mov	r0, r3
 8006424:	3714      	adds	r7, #20
 8006426:	46bd      	mov	sp, r7
 8006428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800642c:	4770      	bx	lr

0800642e <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800642e:	b480      	push	{r7}
 8006430:	b083      	sub	sp, #12
 8006432:	af00      	add	r7, sp, #0
 8006434:	6078      	str	r0, [r7, #4]
 8006436:	460b      	mov	r3, r1
 8006438:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	887a      	ldrh	r2, [r7, #2]
 8006440:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8006442:	2300      	movs	r3, #0
}
 8006444:	4618      	mov	r0, r3
 8006446:	370c      	adds	r7, #12
 8006448:	46bd      	mov	sp, r7
 800644a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800644e:	4770      	bx	lr

08006450 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8006450:	b480      	push	{r7}
 8006452:	b083      	sub	sp, #12
 8006454:	af00      	add	r7, sp, #0
 8006456:	6078      	str	r0, [r7, #4]
 8006458:	460b      	mov	r3, r1
 800645a:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 800645c:	bf00      	nop
 800645e:	370c      	adds	r7, #12
 8006460:	46bd      	mov	sp, r7
 8006462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006466:	4770      	bx	lr

08006468 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006468:	b580      	push	{r7, lr}
 800646a:	b086      	sub	sp, #24
 800646c:	af00      	add	r7, sp, #0
 800646e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	2b00      	cmp	r3, #0
 8006474:	d101      	bne.n	800647a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006476:	2301      	movs	r3, #1
 8006478:	e267      	b.n	800694a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	f003 0301 	and.w	r3, r3, #1
 8006482:	2b00      	cmp	r3, #0
 8006484:	d075      	beq.n	8006572 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006486:	4b88      	ldr	r3, [pc, #544]	; (80066a8 <HAL_RCC_OscConfig+0x240>)
 8006488:	689b      	ldr	r3, [r3, #8]
 800648a:	f003 030c 	and.w	r3, r3, #12
 800648e:	2b04      	cmp	r3, #4
 8006490:	d00c      	beq.n	80064ac <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006492:	4b85      	ldr	r3, [pc, #532]	; (80066a8 <HAL_RCC_OscConfig+0x240>)
 8006494:	689b      	ldr	r3, [r3, #8]
 8006496:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800649a:	2b08      	cmp	r3, #8
 800649c:	d112      	bne.n	80064c4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800649e:	4b82      	ldr	r3, [pc, #520]	; (80066a8 <HAL_RCC_OscConfig+0x240>)
 80064a0:	685b      	ldr	r3, [r3, #4]
 80064a2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80064a6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80064aa:	d10b      	bne.n	80064c4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80064ac:	4b7e      	ldr	r3, [pc, #504]	; (80066a8 <HAL_RCC_OscConfig+0x240>)
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d05b      	beq.n	8006570 <HAL_RCC_OscConfig+0x108>
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	685b      	ldr	r3, [r3, #4]
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d157      	bne.n	8006570 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80064c0:	2301      	movs	r3, #1
 80064c2:	e242      	b.n	800694a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	685b      	ldr	r3, [r3, #4]
 80064c8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80064cc:	d106      	bne.n	80064dc <HAL_RCC_OscConfig+0x74>
 80064ce:	4b76      	ldr	r3, [pc, #472]	; (80066a8 <HAL_RCC_OscConfig+0x240>)
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	4a75      	ldr	r2, [pc, #468]	; (80066a8 <HAL_RCC_OscConfig+0x240>)
 80064d4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80064d8:	6013      	str	r3, [r2, #0]
 80064da:	e01d      	b.n	8006518 <HAL_RCC_OscConfig+0xb0>
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	685b      	ldr	r3, [r3, #4]
 80064e0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80064e4:	d10c      	bne.n	8006500 <HAL_RCC_OscConfig+0x98>
 80064e6:	4b70      	ldr	r3, [pc, #448]	; (80066a8 <HAL_RCC_OscConfig+0x240>)
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	4a6f      	ldr	r2, [pc, #444]	; (80066a8 <HAL_RCC_OscConfig+0x240>)
 80064ec:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80064f0:	6013      	str	r3, [r2, #0]
 80064f2:	4b6d      	ldr	r3, [pc, #436]	; (80066a8 <HAL_RCC_OscConfig+0x240>)
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	4a6c      	ldr	r2, [pc, #432]	; (80066a8 <HAL_RCC_OscConfig+0x240>)
 80064f8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80064fc:	6013      	str	r3, [r2, #0]
 80064fe:	e00b      	b.n	8006518 <HAL_RCC_OscConfig+0xb0>
 8006500:	4b69      	ldr	r3, [pc, #420]	; (80066a8 <HAL_RCC_OscConfig+0x240>)
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	4a68      	ldr	r2, [pc, #416]	; (80066a8 <HAL_RCC_OscConfig+0x240>)
 8006506:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800650a:	6013      	str	r3, [r2, #0]
 800650c:	4b66      	ldr	r3, [pc, #408]	; (80066a8 <HAL_RCC_OscConfig+0x240>)
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	4a65      	ldr	r2, [pc, #404]	; (80066a8 <HAL_RCC_OscConfig+0x240>)
 8006512:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006516:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	685b      	ldr	r3, [r3, #4]
 800651c:	2b00      	cmp	r3, #0
 800651e:	d013      	beq.n	8006548 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006520:	f7fd fdb0 	bl	8004084 <HAL_GetTick>
 8006524:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006526:	e008      	b.n	800653a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006528:	f7fd fdac 	bl	8004084 <HAL_GetTick>
 800652c:	4602      	mov	r2, r0
 800652e:	693b      	ldr	r3, [r7, #16]
 8006530:	1ad3      	subs	r3, r2, r3
 8006532:	2b64      	cmp	r3, #100	; 0x64
 8006534:	d901      	bls.n	800653a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006536:	2303      	movs	r3, #3
 8006538:	e207      	b.n	800694a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800653a:	4b5b      	ldr	r3, [pc, #364]	; (80066a8 <HAL_RCC_OscConfig+0x240>)
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006542:	2b00      	cmp	r3, #0
 8006544:	d0f0      	beq.n	8006528 <HAL_RCC_OscConfig+0xc0>
 8006546:	e014      	b.n	8006572 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006548:	f7fd fd9c 	bl	8004084 <HAL_GetTick>
 800654c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800654e:	e008      	b.n	8006562 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006550:	f7fd fd98 	bl	8004084 <HAL_GetTick>
 8006554:	4602      	mov	r2, r0
 8006556:	693b      	ldr	r3, [r7, #16]
 8006558:	1ad3      	subs	r3, r2, r3
 800655a:	2b64      	cmp	r3, #100	; 0x64
 800655c:	d901      	bls.n	8006562 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800655e:	2303      	movs	r3, #3
 8006560:	e1f3      	b.n	800694a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006562:	4b51      	ldr	r3, [pc, #324]	; (80066a8 <HAL_RCC_OscConfig+0x240>)
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800656a:	2b00      	cmp	r3, #0
 800656c:	d1f0      	bne.n	8006550 <HAL_RCC_OscConfig+0xe8>
 800656e:	e000      	b.n	8006572 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006570:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	f003 0302 	and.w	r3, r3, #2
 800657a:	2b00      	cmp	r3, #0
 800657c:	d063      	beq.n	8006646 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800657e:	4b4a      	ldr	r3, [pc, #296]	; (80066a8 <HAL_RCC_OscConfig+0x240>)
 8006580:	689b      	ldr	r3, [r3, #8]
 8006582:	f003 030c 	and.w	r3, r3, #12
 8006586:	2b00      	cmp	r3, #0
 8006588:	d00b      	beq.n	80065a2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800658a:	4b47      	ldr	r3, [pc, #284]	; (80066a8 <HAL_RCC_OscConfig+0x240>)
 800658c:	689b      	ldr	r3, [r3, #8]
 800658e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006592:	2b08      	cmp	r3, #8
 8006594:	d11c      	bne.n	80065d0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006596:	4b44      	ldr	r3, [pc, #272]	; (80066a8 <HAL_RCC_OscConfig+0x240>)
 8006598:	685b      	ldr	r3, [r3, #4]
 800659a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d116      	bne.n	80065d0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80065a2:	4b41      	ldr	r3, [pc, #260]	; (80066a8 <HAL_RCC_OscConfig+0x240>)
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	f003 0302 	and.w	r3, r3, #2
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d005      	beq.n	80065ba <HAL_RCC_OscConfig+0x152>
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	68db      	ldr	r3, [r3, #12]
 80065b2:	2b01      	cmp	r3, #1
 80065b4:	d001      	beq.n	80065ba <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80065b6:	2301      	movs	r3, #1
 80065b8:	e1c7      	b.n	800694a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80065ba:	4b3b      	ldr	r3, [pc, #236]	; (80066a8 <HAL_RCC_OscConfig+0x240>)
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	691b      	ldr	r3, [r3, #16]
 80065c6:	00db      	lsls	r3, r3, #3
 80065c8:	4937      	ldr	r1, [pc, #220]	; (80066a8 <HAL_RCC_OscConfig+0x240>)
 80065ca:	4313      	orrs	r3, r2
 80065cc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80065ce:	e03a      	b.n	8006646 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	68db      	ldr	r3, [r3, #12]
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d020      	beq.n	800661a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80065d8:	4b34      	ldr	r3, [pc, #208]	; (80066ac <HAL_RCC_OscConfig+0x244>)
 80065da:	2201      	movs	r2, #1
 80065dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80065de:	f7fd fd51 	bl	8004084 <HAL_GetTick>
 80065e2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80065e4:	e008      	b.n	80065f8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80065e6:	f7fd fd4d 	bl	8004084 <HAL_GetTick>
 80065ea:	4602      	mov	r2, r0
 80065ec:	693b      	ldr	r3, [r7, #16]
 80065ee:	1ad3      	subs	r3, r2, r3
 80065f0:	2b02      	cmp	r3, #2
 80065f2:	d901      	bls.n	80065f8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80065f4:	2303      	movs	r3, #3
 80065f6:	e1a8      	b.n	800694a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80065f8:	4b2b      	ldr	r3, [pc, #172]	; (80066a8 <HAL_RCC_OscConfig+0x240>)
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	f003 0302 	and.w	r3, r3, #2
 8006600:	2b00      	cmp	r3, #0
 8006602:	d0f0      	beq.n	80065e6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006604:	4b28      	ldr	r3, [pc, #160]	; (80066a8 <HAL_RCC_OscConfig+0x240>)
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	691b      	ldr	r3, [r3, #16]
 8006610:	00db      	lsls	r3, r3, #3
 8006612:	4925      	ldr	r1, [pc, #148]	; (80066a8 <HAL_RCC_OscConfig+0x240>)
 8006614:	4313      	orrs	r3, r2
 8006616:	600b      	str	r3, [r1, #0]
 8006618:	e015      	b.n	8006646 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800661a:	4b24      	ldr	r3, [pc, #144]	; (80066ac <HAL_RCC_OscConfig+0x244>)
 800661c:	2200      	movs	r2, #0
 800661e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006620:	f7fd fd30 	bl	8004084 <HAL_GetTick>
 8006624:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006626:	e008      	b.n	800663a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006628:	f7fd fd2c 	bl	8004084 <HAL_GetTick>
 800662c:	4602      	mov	r2, r0
 800662e:	693b      	ldr	r3, [r7, #16]
 8006630:	1ad3      	subs	r3, r2, r3
 8006632:	2b02      	cmp	r3, #2
 8006634:	d901      	bls.n	800663a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8006636:	2303      	movs	r3, #3
 8006638:	e187      	b.n	800694a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800663a:	4b1b      	ldr	r3, [pc, #108]	; (80066a8 <HAL_RCC_OscConfig+0x240>)
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	f003 0302 	and.w	r3, r3, #2
 8006642:	2b00      	cmp	r3, #0
 8006644:	d1f0      	bne.n	8006628 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	f003 0308 	and.w	r3, r3, #8
 800664e:	2b00      	cmp	r3, #0
 8006650:	d036      	beq.n	80066c0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	695b      	ldr	r3, [r3, #20]
 8006656:	2b00      	cmp	r3, #0
 8006658:	d016      	beq.n	8006688 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800665a:	4b15      	ldr	r3, [pc, #84]	; (80066b0 <HAL_RCC_OscConfig+0x248>)
 800665c:	2201      	movs	r2, #1
 800665e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006660:	f7fd fd10 	bl	8004084 <HAL_GetTick>
 8006664:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006666:	e008      	b.n	800667a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006668:	f7fd fd0c 	bl	8004084 <HAL_GetTick>
 800666c:	4602      	mov	r2, r0
 800666e:	693b      	ldr	r3, [r7, #16]
 8006670:	1ad3      	subs	r3, r2, r3
 8006672:	2b02      	cmp	r3, #2
 8006674:	d901      	bls.n	800667a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8006676:	2303      	movs	r3, #3
 8006678:	e167      	b.n	800694a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800667a:	4b0b      	ldr	r3, [pc, #44]	; (80066a8 <HAL_RCC_OscConfig+0x240>)
 800667c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800667e:	f003 0302 	and.w	r3, r3, #2
 8006682:	2b00      	cmp	r3, #0
 8006684:	d0f0      	beq.n	8006668 <HAL_RCC_OscConfig+0x200>
 8006686:	e01b      	b.n	80066c0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006688:	4b09      	ldr	r3, [pc, #36]	; (80066b0 <HAL_RCC_OscConfig+0x248>)
 800668a:	2200      	movs	r2, #0
 800668c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800668e:	f7fd fcf9 	bl	8004084 <HAL_GetTick>
 8006692:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006694:	e00e      	b.n	80066b4 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006696:	f7fd fcf5 	bl	8004084 <HAL_GetTick>
 800669a:	4602      	mov	r2, r0
 800669c:	693b      	ldr	r3, [r7, #16]
 800669e:	1ad3      	subs	r3, r2, r3
 80066a0:	2b02      	cmp	r3, #2
 80066a2:	d907      	bls.n	80066b4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80066a4:	2303      	movs	r3, #3
 80066a6:	e150      	b.n	800694a <HAL_RCC_OscConfig+0x4e2>
 80066a8:	40023800 	.word	0x40023800
 80066ac:	42470000 	.word	0x42470000
 80066b0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80066b4:	4b88      	ldr	r3, [pc, #544]	; (80068d8 <HAL_RCC_OscConfig+0x470>)
 80066b6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80066b8:	f003 0302 	and.w	r3, r3, #2
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d1ea      	bne.n	8006696 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	f003 0304 	and.w	r3, r3, #4
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	f000 8097 	beq.w	80067fc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80066ce:	2300      	movs	r3, #0
 80066d0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80066d2:	4b81      	ldr	r3, [pc, #516]	; (80068d8 <HAL_RCC_OscConfig+0x470>)
 80066d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d10f      	bne.n	80066fe <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80066de:	2300      	movs	r3, #0
 80066e0:	60bb      	str	r3, [r7, #8]
 80066e2:	4b7d      	ldr	r3, [pc, #500]	; (80068d8 <HAL_RCC_OscConfig+0x470>)
 80066e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066e6:	4a7c      	ldr	r2, [pc, #496]	; (80068d8 <HAL_RCC_OscConfig+0x470>)
 80066e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80066ec:	6413      	str	r3, [r2, #64]	; 0x40
 80066ee:	4b7a      	ldr	r3, [pc, #488]	; (80068d8 <HAL_RCC_OscConfig+0x470>)
 80066f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80066f6:	60bb      	str	r3, [r7, #8]
 80066f8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80066fa:	2301      	movs	r3, #1
 80066fc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80066fe:	4b77      	ldr	r3, [pc, #476]	; (80068dc <HAL_RCC_OscConfig+0x474>)
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006706:	2b00      	cmp	r3, #0
 8006708:	d118      	bne.n	800673c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800670a:	4b74      	ldr	r3, [pc, #464]	; (80068dc <HAL_RCC_OscConfig+0x474>)
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	4a73      	ldr	r2, [pc, #460]	; (80068dc <HAL_RCC_OscConfig+0x474>)
 8006710:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006714:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006716:	f7fd fcb5 	bl	8004084 <HAL_GetTick>
 800671a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800671c:	e008      	b.n	8006730 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800671e:	f7fd fcb1 	bl	8004084 <HAL_GetTick>
 8006722:	4602      	mov	r2, r0
 8006724:	693b      	ldr	r3, [r7, #16]
 8006726:	1ad3      	subs	r3, r2, r3
 8006728:	2b02      	cmp	r3, #2
 800672a:	d901      	bls.n	8006730 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800672c:	2303      	movs	r3, #3
 800672e:	e10c      	b.n	800694a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006730:	4b6a      	ldr	r3, [pc, #424]	; (80068dc <HAL_RCC_OscConfig+0x474>)
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006738:	2b00      	cmp	r3, #0
 800673a:	d0f0      	beq.n	800671e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	689b      	ldr	r3, [r3, #8]
 8006740:	2b01      	cmp	r3, #1
 8006742:	d106      	bne.n	8006752 <HAL_RCC_OscConfig+0x2ea>
 8006744:	4b64      	ldr	r3, [pc, #400]	; (80068d8 <HAL_RCC_OscConfig+0x470>)
 8006746:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006748:	4a63      	ldr	r2, [pc, #396]	; (80068d8 <HAL_RCC_OscConfig+0x470>)
 800674a:	f043 0301 	orr.w	r3, r3, #1
 800674e:	6713      	str	r3, [r2, #112]	; 0x70
 8006750:	e01c      	b.n	800678c <HAL_RCC_OscConfig+0x324>
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	689b      	ldr	r3, [r3, #8]
 8006756:	2b05      	cmp	r3, #5
 8006758:	d10c      	bne.n	8006774 <HAL_RCC_OscConfig+0x30c>
 800675a:	4b5f      	ldr	r3, [pc, #380]	; (80068d8 <HAL_RCC_OscConfig+0x470>)
 800675c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800675e:	4a5e      	ldr	r2, [pc, #376]	; (80068d8 <HAL_RCC_OscConfig+0x470>)
 8006760:	f043 0304 	orr.w	r3, r3, #4
 8006764:	6713      	str	r3, [r2, #112]	; 0x70
 8006766:	4b5c      	ldr	r3, [pc, #368]	; (80068d8 <HAL_RCC_OscConfig+0x470>)
 8006768:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800676a:	4a5b      	ldr	r2, [pc, #364]	; (80068d8 <HAL_RCC_OscConfig+0x470>)
 800676c:	f043 0301 	orr.w	r3, r3, #1
 8006770:	6713      	str	r3, [r2, #112]	; 0x70
 8006772:	e00b      	b.n	800678c <HAL_RCC_OscConfig+0x324>
 8006774:	4b58      	ldr	r3, [pc, #352]	; (80068d8 <HAL_RCC_OscConfig+0x470>)
 8006776:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006778:	4a57      	ldr	r2, [pc, #348]	; (80068d8 <HAL_RCC_OscConfig+0x470>)
 800677a:	f023 0301 	bic.w	r3, r3, #1
 800677e:	6713      	str	r3, [r2, #112]	; 0x70
 8006780:	4b55      	ldr	r3, [pc, #340]	; (80068d8 <HAL_RCC_OscConfig+0x470>)
 8006782:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006784:	4a54      	ldr	r2, [pc, #336]	; (80068d8 <HAL_RCC_OscConfig+0x470>)
 8006786:	f023 0304 	bic.w	r3, r3, #4
 800678a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	689b      	ldr	r3, [r3, #8]
 8006790:	2b00      	cmp	r3, #0
 8006792:	d015      	beq.n	80067c0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006794:	f7fd fc76 	bl	8004084 <HAL_GetTick>
 8006798:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800679a:	e00a      	b.n	80067b2 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800679c:	f7fd fc72 	bl	8004084 <HAL_GetTick>
 80067a0:	4602      	mov	r2, r0
 80067a2:	693b      	ldr	r3, [r7, #16]
 80067a4:	1ad3      	subs	r3, r2, r3
 80067a6:	f241 3288 	movw	r2, #5000	; 0x1388
 80067aa:	4293      	cmp	r3, r2
 80067ac:	d901      	bls.n	80067b2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80067ae:	2303      	movs	r3, #3
 80067b0:	e0cb      	b.n	800694a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80067b2:	4b49      	ldr	r3, [pc, #292]	; (80068d8 <HAL_RCC_OscConfig+0x470>)
 80067b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80067b6:	f003 0302 	and.w	r3, r3, #2
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d0ee      	beq.n	800679c <HAL_RCC_OscConfig+0x334>
 80067be:	e014      	b.n	80067ea <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80067c0:	f7fd fc60 	bl	8004084 <HAL_GetTick>
 80067c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80067c6:	e00a      	b.n	80067de <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80067c8:	f7fd fc5c 	bl	8004084 <HAL_GetTick>
 80067cc:	4602      	mov	r2, r0
 80067ce:	693b      	ldr	r3, [r7, #16]
 80067d0:	1ad3      	subs	r3, r2, r3
 80067d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80067d6:	4293      	cmp	r3, r2
 80067d8:	d901      	bls.n	80067de <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80067da:	2303      	movs	r3, #3
 80067dc:	e0b5      	b.n	800694a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80067de:	4b3e      	ldr	r3, [pc, #248]	; (80068d8 <HAL_RCC_OscConfig+0x470>)
 80067e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80067e2:	f003 0302 	and.w	r3, r3, #2
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d1ee      	bne.n	80067c8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80067ea:	7dfb      	ldrb	r3, [r7, #23]
 80067ec:	2b01      	cmp	r3, #1
 80067ee:	d105      	bne.n	80067fc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80067f0:	4b39      	ldr	r3, [pc, #228]	; (80068d8 <HAL_RCC_OscConfig+0x470>)
 80067f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067f4:	4a38      	ldr	r2, [pc, #224]	; (80068d8 <HAL_RCC_OscConfig+0x470>)
 80067f6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80067fa:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	699b      	ldr	r3, [r3, #24]
 8006800:	2b00      	cmp	r3, #0
 8006802:	f000 80a1 	beq.w	8006948 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006806:	4b34      	ldr	r3, [pc, #208]	; (80068d8 <HAL_RCC_OscConfig+0x470>)
 8006808:	689b      	ldr	r3, [r3, #8]
 800680a:	f003 030c 	and.w	r3, r3, #12
 800680e:	2b08      	cmp	r3, #8
 8006810:	d05c      	beq.n	80068cc <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	699b      	ldr	r3, [r3, #24]
 8006816:	2b02      	cmp	r3, #2
 8006818:	d141      	bne.n	800689e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800681a:	4b31      	ldr	r3, [pc, #196]	; (80068e0 <HAL_RCC_OscConfig+0x478>)
 800681c:	2200      	movs	r2, #0
 800681e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006820:	f7fd fc30 	bl	8004084 <HAL_GetTick>
 8006824:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006826:	e008      	b.n	800683a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006828:	f7fd fc2c 	bl	8004084 <HAL_GetTick>
 800682c:	4602      	mov	r2, r0
 800682e:	693b      	ldr	r3, [r7, #16]
 8006830:	1ad3      	subs	r3, r2, r3
 8006832:	2b02      	cmp	r3, #2
 8006834:	d901      	bls.n	800683a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8006836:	2303      	movs	r3, #3
 8006838:	e087      	b.n	800694a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800683a:	4b27      	ldr	r3, [pc, #156]	; (80068d8 <HAL_RCC_OscConfig+0x470>)
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006842:	2b00      	cmp	r3, #0
 8006844:	d1f0      	bne.n	8006828 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	69da      	ldr	r2, [r3, #28]
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	6a1b      	ldr	r3, [r3, #32]
 800684e:	431a      	orrs	r2, r3
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006854:	019b      	lsls	r3, r3, #6
 8006856:	431a      	orrs	r2, r3
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800685c:	085b      	lsrs	r3, r3, #1
 800685e:	3b01      	subs	r3, #1
 8006860:	041b      	lsls	r3, r3, #16
 8006862:	431a      	orrs	r2, r3
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006868:	061b      	lsls	r3, r3, #24
 800686a:	491b      	ldr	r1, [pc, #108]	; (80068d8 <HAL_RCC_OscConfig+0x470>)
 800686c:	4313      	orrs	r3, r2
 800686e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006870:	4b1b      	ldr	r3, [pc, #108]	; (80068e0 <HAL_RCC_OscConfig+0x478>)
 8006872:	2201      	movs	r2, #1
 8006874:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006876:	f7fd fc05 	bl	8004084 <HAL_GetTick>
 800687a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800687c:	e008      	b.n	8006890 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800687e:	f7fd fc01 	bl	8004084 <HAL_GetTick>
 8006882:	4602      	mov	r2, r0
 8006884:	693b      	ldr	r3, [r7, #16]
 8006886:	1ad3      	subs	r3, r2, r3
 8006888:	2b02      	cmp	r3, #2
 800688a:	d901      	bls.n	8006890 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800688c:	2303      	movs	r3, #3
 800688e:	e05c      	b.n	800694a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006890:	4b11      	ldr	r3, [pc, #68]	; (80068d8 <HAL_RCC_OscConfig+0x470>)
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006898:	2b00      	cmp	r3, #0
 800689a:	d0f0      	beq.n	800687e <HAL_RCC_OscConfig+0x416>
 800689c:	e054      	b.n	8006948 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800689e:	4b10      	ldr	r3, [pc, #64]	; (80068e0 <HAL_RCC_OscConfig+0x478>)
 80068a0:	2200      	movs	r2, #0
 80068a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80068a4:	f7fd fbee 	bl	8004084 <HAL_GetTick>
 80068a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80068aa:	e008      	b.n	80068be <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80068ac:	f7fd fbea 	bl	8004084 <HAL_GetTick>
 80068b0:	4602      	mov	r2, r0
 80068b2:	693b      	ldr	r3, [r7, #16]
 80068b4:	1ad3      	subs	r3, r2, r3
 80068b6:	2b02      	cmp	r3, #2
 80068b8:	d901      	bls.n	80068be <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80068ba:	2303      	movs	r3, #3
 80068bc:	e045      	b.n	800694a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80068be:	4b06      	ldr	r3, [pc, #24]	; (80068d8 <HAL_RCC_OscConfig+0x470>)
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d1f0      	bne.n	80068ac <HAL_RCC_OscConfig+0x444>
 80068ca:	e03d      	b.n	8006948 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	699b      	ldr	r3, [r3, #24]
 80068d0:	2b01      	cmp	r3, #1
 80068d2:	d107      	bne.n	80068e4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80068d4:	2301      	movs	r3, #1
 80068d6:	e038      	b.n	800694a <HAL_RCC_OscConfig+0x4e2>
 80068d8:	40023800 	.word	0x40023800
 80068dc:	40007000 	.word	0x40007000
 80068e0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80068e4:	4b1b      	ldr	r3, [pc, #108]	; (8006954 <HAL_RCC_OscConfig+0x4ec>)
 80068e6:	685b      	ldr	r3, [r3, #4]
 80068e8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	699b      	ldr	r3, [r3, #24]
 80068ee:	2b01      	cmp	r3, #1
 80068f0:	d028      	beq.n	8006944 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80068fc:	429a      	cmp	r2, r3
 80068fe:	d121      	bne.n	8006944 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800690a:	429a      	cmp	r2, r3
 800690c:	d11a      	bne.n	8006944 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800690e:	68fa      	ldr	r2, [r7, #12]
 8006910:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8006914:	4013      	ands	r3, r2
 8006916:	687a      	ldr	r2, [r7, #4]
 8006918:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800691a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800691c:	4293      	cmp	r3, r2
 800691e:	d111      	bne.n	8006944 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800692a:	085b      	lsrs	r3, r3, #1
 800692c:	3b01      	subs	r3, #1
 800692e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006930:	429a      	cmp	r2, r3
 8006932:	d107      	bne.n	8006944 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800693e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006940:	429a      	cmp	r2, r3
 8006942:	d001      	beq.n	8006948 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8006944:	2301      	movs	r3, #1
 8006946:	e000      	b.n	800694a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8006948:	2300      	movs	r3, #0
}
 800694a:	4618      	mov	r0, r3
 800694c:	3718      	adds	r7, #24
 800694e:	46bd      	mov	sp, r7
 8006950:	bd80      	pop	{r7, pc}
 8006952:	bf00      	nop
 8006954:	40023800 	.word	0x40023800

08006958 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006958:	b580      	push	{r7, lr}
 800695a:	b084      	sub	sp, #16
 800695c:	af00      	add	r7, sp, #0
 800695e:	6078      	str	r0, [r7, #4]
 8006960:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	2b00      	cmp	r3, #0
 8006966:	d101      	bne.n	800696c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006968:	2301      	movs	r3, #1
 800696a:	e0cc      	b.n	8006b06 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800696c:	4b68      	ldr	r3, [pc, #416]	; (8006b10 <HAL_RCC_ClockConfig+0x1b8>)
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	f003 0307 	and.w	r3, r3, #7
 8006974:	683a      	ldr	r2, [r7, #0]
 8006976:	429a      	cmp	r2, r3
 8006978:	d90c      	bls.n	8006994 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800697a:	4b65      	ldr	r3, [pc, #404]	; (8006b10 <HAL_RCC_ClockConfig+0x1b8>)
 800697c:	683a      	ldr	r2, [r7, #0]
 800697e:	b2d2      	uxtb	r2, r2
 8006980:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006982:	4b63      	ldr	r3, [pc, #396]	; (8006b10 <HAL_RCC_ClockConfig+0x1b8>)
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	f003 0307 	and.w	r3, r3, #7
 800698a:	683a      	ldr	r2, [r7, #0]
 800698c:	429a      	cmp	r2, r3
 800698e:	d001      	beq.n	8006994 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006990:	2301      	movs	r3, #1
 8006992:	e0b8      	b.n	8006b06 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	f003 0302 	and.w	r3, r3, #2
 800699c:	2b00      	cmp	r3, #0
 800699e:	d020      	beq.n	80069e2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	f003 0304 	and.w	r3, r3, #4
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d005      	beq.n	80069b8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80069ac:	4b59      	ldr	r3, [pc, #356]	; (8006b14 <HAL_RCC_ClockConfig+0x1bc>)
 80069ae:	689b      	ldr	r3, [r3, #8]
 80069b0:	4a58      	ldr	r2, [pc, #352]	; (8006b14 <HAL_RCC_ClockConfig+0x1bc>)
 80069b2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80069b6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	f003 0308 	and.w	r3, r3, #8
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	d005      	beq.n	80069d0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80069c4:	4b53      	ldr	r3, [pc, #332]	; (8006b14 <HAL_RCC_ClockConfig+0x1bc>)
 80069c6:	689b      	ldr	r3, [r3, #8]
 80069c8:	4a52      	ldr	r2, [pc, #328]	; (8006b14 <HAL_RCC_ClockConfig+0x1bc>)
 80069ca:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80069ce:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80069d0:	4b50      	ldr	r3, [pc, #320]	; (8006b14 <HAL_RCC_ClockConfig+0x1bc>)
 80069d2:	689b      	ldr	r3, [r3, #8]
 80069d4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	689b      	ldr	r3, [r3, #8]
 80069dc:	494d      	ldr	r1, [pc, #308]	; (8006b14 <HAL_RCC_ClockConfig+0x1bc>)
 80069de:	4313      	orrs	r3, r2
 80069e0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	f003 0301 	and.w	r3, r3, #1
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	d044      	beq.n	8006a78 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	685b      	ldr	r3, [r3, #4]
 80069f2:	2b01      	cmp	r3, #1
 80069f4:	d107      	bne.n	8006a06 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80069f6:	4b47      	ldr	r3, [pc, #284]	; (8006b14 <HAL_RCC_ClockConfig+0x1bc>)
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	d119      	bne.n	8006a36 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006a02:	2301      	movs	r3, #1
 8006a04:	e07f      	b.n	8006b06 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	685b      	ldr	r3, [r3, #4]
 8006a0a:	2b02      	cmp	r3, #2
 8006a0c:	d003      	beq.n	8006a16 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006a12:	2b03      	cmp	r3, #3
 8006a14:	d107      	bne.n	8006a26 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006a16:	4b3f      	ldr	r3, [pc, #252]	; (8006b14 <HAL_RCC_ClockConfig+0x1bc>)
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	d109      	bne.n	8006a36 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006a22:	2301      	movs	r3, #1
 8006a24:	e06f      	b.n	8006b06 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006a26:	4b3b      	ldr	r3, [pc, #236]	; (8006b14 <HAL_RCC_ClockConfig+0x1bc>)
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	f003 0302 	and.w	r3, r3, #2
 8006a2e:	2b00      	cmp	r3, #0
 8006a30:	d101      	bne.n	8006a36 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006a32:	2301      	movs	r3, #1
 8006a34:	e067      	b.n	8006b06 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006a36:	4b37      	ldr	r3, [pc, #220]	; (8006b14 <HAL_RCC_ClockConfig+0x1bc>)
 8006a38:	689b      	ldr	r3, [r3, #8]
 8006a3a:	f023 0203 	bic.w	r2, r3, #3
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	685b      	ldr	r3, [r3, #4]
 8006a42:	4934      	ldr	r1, [pc, #208]	; (8006b14 <HAL_RCC_ClockConfig+0x1bc>)
 8006a44:	4313      	orrs	r3, r2
 8006a46:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006a48:	f7fd fb1c 	bl	8004084 <HAL_GetTick>
 8006a4c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006a4e:	e00a      	b.n	8006a66 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006a50:	f7fd fb18 	bl	8004084 <HAL_GetTick>
 8006a54:	4602      	mov	r2, r0
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	1ad3      	subs	r3, r2, r3
 8006a5a:	f241 3288 	movw	r2, #5000	; 0x1388
 8006a5e:	4293      	cmp	r3, r2
 8006a60:	d901      	bls.n	8006a66 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006a62:	2303      	movs	r3, #3
 8006a64:	e04f      	b.n	8006b06 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006a66:	4b2b      	ldr	r3, [pc, #172]	; (8006b14 <HAL_RCC_ClockConfig+0x1bc>)
 8006a68:	689b      	ldr	r3, [r3, #8]
 8006a6a:	f003 020c 	and.w	r2, r3, #12
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	685b      	ldr	r3, [r3, #4]
 8006a72:	009b      	lsls	r3, r3, #2
 8006a74:	429a      	cmp	r2, r3
 8006a76:	d1eb      	bne.n	8006a50 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006a78:	4b25      	ldr	r3, [pc, #148]	; (8006b10 <HAL_RCC_ClockConfig+0x1b8>)
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	f003 0307 	and.w	r3, r3, #7
 8006a80:	683a      	ldr	r2, [r7, #0]
 8006a82:	429a      	cmp	r2, r3
 8006a84:	d20c      	bcs.n	8006aa0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006a86:	4b22      	ldr	r3, [pc, #136]	; (8006b10 <HAL_RCC_ClockConfig+0x1b8>)
 8006a88:	683a      	ldr	r2, [r7, #0]
 8006a8a:	b2d2      	uxtb	r2, r2
 8006a8c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006a8e:	4b20      	ldr	r3, [pc, #128]	; (8006b10 <HAL_RCC_ClockConfig+0x1b8>)
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	f003 0307 	and.w	r3, r3, #7
 8006a96:	683a      	ldr	r2, [r7, #0]
 8006a98:	429a      	cmp	r2, r3
 8006a9a:	d001      	beq.n	8006aa0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006a9c:	2301      	movs	r3, #1
 8006a9e:	e032      	b.n	8006b06 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	f003 0304 	and.w	r3, r3, #4
 8006aa8:	2b00      	cmp	r3, #0
 8006aaa:	d008      	beq.n	8006abe <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006aac:	4b19      	ldr	r3, [pc, #100]	; (8006b14 <HAL_RCC_ClockConfig+0x1bc>)
 8006aae:	689b      	ldr	r3, [r3, #8]
 8006ab0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	68db      	ldr	r3, [r3, #12]
 8006ab8:	4916      	ldr	r1, [pc, #88]	; (8006b14 <HAL_RCC_ClockConfig+0x1bc>)
 8006aba:	4313      	orrs	r3, r2
 8006abc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	f003 0308 	and.w	r3, r3, #8
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	d009      	beq.n	8006ade <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006aca:	4b12      	ldr	r3, [pc, #72]	; (8006b14 <HAL_RCC_ClockConfig+0x1bc>)
 8006acc:	689b      	ldr	r3, [r3, #8]
 8006ace:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	691b      	ldr	r3, [r3, #16]
 8006ad6:	00db      	lsls	r3, r3, #3
 8006ad8:	490e      	ldr	r1, [pc, #56]	; (8006b14 <HAL_RCC_ClockConfig+0x1bc>)
 8006ada:	4313      	orrs	r3, r2
 8006adc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006ade:	f000 f821 	bl	8006b24 <HAL_RCC_GetSysClockFreq>
 8006ae2:	4602      	mov	r2, r0
 8006ae4:	4b0b      	ldr	r3, [pc, #44]	; (8006b14 <HAL_RCC_ClockConfig+0x1bc>)
 8006ae6:	689b      	ldr	r3, [r3, #8]
 8006ae8:	091b      	lsrs	r3, r3, #4
 8006aea:	f003 030f 	and.w	r3, r3, #15
 8006aee:	490a      	ldr	r1, [pc, #40]	; (8006b18 <HAL_RCC_ClockConfig+0x1c0>)
 8006af0:	5ccb      	ldrb	r3, [r1, r3]
 8006af2:	fa22 f303 	lsr.w	r3, r2, r3
 8006af6:	4a09      	ldr	r2, [pc, #36]	; (8006b1c <HAL_RCC_ClockConfig+0x1c4>)
 8006af8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8006afa:	4b09      	ldr	r3, [pc, #36]	; (8006b20 <HAL_RCC_ClockConfig+0x1c8>)
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	4618      	mov	r0, r3
 8006b00:	f7fd fa7c 	bl	8003ffc <HAL_InitTick>

  return HAL_OK;
 8006b04:	2300      	movs	r3, #0
}
 8006b06:	4618      	mov	r0, r3
 8006b08:	3710      	adds	r7, #16
 8006b0a:	46bd      	mov	sp, r7
 8006b0c:	bd80      	pop	{r7, pc}
 8006b0e:	bf00      	nop
 8006b10:	40023c00 	.word	0x40023c00
 8006b14:	40023800 	.word	0x40023800
 8006b18:	0800f960 	.word	0x0800f960
 8006b1c:	20000000 	.word	0x20000000
 8006b20:	20000018 	.word	0x20000018

08006b24 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006b24:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006b28:	b090      	sub	sp, #64	; 0x40
 8006b2a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8006b2c:	2300      	movs	r3, #0
 8006b2e:	637b      	str	r3, [r7, #52]	; 0x34
 8006b30:	2300      	movs	r3, #0
 8006b32:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006b34:	2300      	movs	r3, #0
 8006b36:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8006b38:	2300      	movs	r3, #0
 8006b3a:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006b3c:	4b59      	ldr	r3, [pc, #356]	; (8006ca4 <HAL_RCC_GetSysClockFreq+0x180>)
 8006b3e:	689b      	ldr	r3, [r3, #8]
 8006b40:	f003 030c 	and.w	r3, r3, #12
 8006b44:	2b08      	cmp	r3, #8
 8006b46:	d00d      	beq.n	8006b64 <HAL_RCC_GetSysClockFreq+0x40>
 8006b48:	2b08      	cmp	r3, #8
 8006b4a:	f200 80a1 	bhi.w	8006c90 <HAL_RCC_GetSysClockFreq+0x16c>
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	d002      	beq.n	8006b58 <HAL_RCC_GetSysClockFreq+0x34>
 8006b52:	2b04      	cmp	r3, #4
 8006b54:	d003      	beq.n	8006b5e <HAL_RCC_GetSysClockFreq+0x3a>
 8006b56:	e09b      	b.n	8006c90 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006b58:	4b53      	ldr	r3, [pc, #332]	; (8006ca8 <HAL_RCC_GetSysClockFreq+0x184>)
 8006b5a:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8006b5c:	e09b      	b.n	8006c96 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006b5e:	4b53      	ldr	r3, [pc, #332]	; (8006cac <HAL_RCC_GetSysClockFreq+0x188>)
 8006b60:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8006b62:	e098      	b.n	8006c96 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006b64:	4b4f      	ldr	r3, [pc, #316]	; (8006ca4 <HAL_RCC_GetSysClockFreq+0x180>)
 8006b66:	685b      	ldr	r3, [r3, #4]
 8006b68:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006b6c:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006b6e:	4b4d      	ldr	r3, [pc, #308]	; (8006ca4 <HAL_RCC_GetSysClockFreq+0x180>)
 8006b70:	685b      	ldr	r3, [r3, #4]
 8006b72:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006b76:	2b00      	cmp	r3, #0
 8006b78:	d028      	beq.n	8006bcc <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006b7a:	4b4a      	ldr	r3, [pc, #296]	; (8006ca4 <HAL_RCC_GetSysClockFreq+0x180>)
 8006b7c:	685b      	ldr	r3, [r3, #4]
 8006b7e:	099b      	lsrs	r3, r3, #6
 8006b80:	2200      	movs	r2, #0
 8006b82:	623b      	str	r3, [r7, #32]
 8006b84:	627a      	str	r2, [r7, #36]	; 0x24
 8006b86:	6a3b      	ldr	r3, [r7, #32]
 8006b88:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8006b8c:	2100      	movs	r1, #0
 8006b8e:	4b47      	ldr	r3, [pc, #284]	; (8006cac <HAL_RCC_GetSysClockFreq+0x188>)
 8006b90:	fb03 f201 	mul.w	r2, r3, r1
 8006b94:	2300      	movs	r3, #0
 8006b96:	fb00 f303 	mul.w	r3, r0, r3
 8006b9a:	4413      	add	r3, r2
 8006b9c:	4a43      	ldr	r2, [pc, #268]	; (8006cac <HAL_RCC_GetSysClockFreq+0x188>)
 8006b9e:	fba0 1202 	umull	r1, r2, r0, r2
 8006ba2:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006ba4:	460a      	mov	r2, r1
 8006ba6:	62ba      	str	r2, [r7, #40]	; 0x28
 8006ba8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006baa:	4413      	add	r3, r2
 8006bac:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006bae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006bb0:	2200      	movs	r2, #0
 8006bb2:	61bb      	str	r3, [r7, #24]
 8006bb4:	61fa      	str	r2, [r7, #28]
 8006bb6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006bba:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8006bbe:	f7fa f853 	bl	8000c68 <__aeabi_uldivmod>
 8006bc2:	4602      	mov	r2, r0
 8006bc4:	460b      	mov	r3, r1
 8006bc6:	4613      	mov	r3, r2
 8006bc8:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006bca:	e053      	b.n	8006c74 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006bcc:	4b35      	ldr	r3, [pc, #212]	; (8006ca4 <HAL_RCC_GetSysClockFreq+0x180>)
 8006bce:	685b      	ldr	r3, [r3, #4]
 8006bd0:	099b      	lsrs	r3, r3, #6
 8006bd2:	2200      	movs	r2, #0
 8006bd4:	613b      	str	r3, [r7, #16]
 8006bd6:	617a      	str	r2, [r7, #20]
 8006bd8:	693b      	ldr	r3, [r7, #16]
 8006bda:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8006bde:	f04f 0b00 	mov.w	fp, #0
 8006be2:	4652      	mov	r2, sl
 8006be4:	465b      	mov	r3, fp
 8006be6:	f04f 0000 	mov.w	r0, #0
 8006bea:	f04f 0100 	mov.w	r1, #0
 8006bee:	0159      	lsls	r1, r3, #5
 8006bf0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006bf4:	0150      	lsls	r0, r2, #5
 8006bf6:	4602      	mov	r2, r0
 8006bf8:	460b      	mov	r3, r1
 8006bfa:	ebb2 080a 	subs.w	r8, r2, sl
 8006bfe:	eb63 090b 	sbc.w	r9, r3, fp
 8006c02:	f04f 0200 	mov.w	r2, #0
 8006c06:	f04f 0300 	mov.w	r3, #0
 8006c0a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8006c0e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8006c12:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8006c16:	ebb2 0408 	subs.w	r4, r2, r8
 8006c1a:	eb63 0509 	sbc.w	r5, r3, r9
 8006c1e:	f04f 0200 	mov.w	r2, #0
 8006c22:	f04f 0300 	mov.w	r3, #0
 8006c26:	00eb      	lsls	r3, r5, #3
 8006c28:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006c2c:	00e2      	lsls	r2, r4, #3
 8006c2e:	4614      	mov	r4, r2
 8006c30:	461d      	mov	r5, r3
 8006c32:	eb14 030a 	adds.w	r3, r4, sl
 8006c36:	603b      	str	r3, [r7, #0]
 8006c38:	eb45 030b 	adc.w	r3, r5, fp
 8006c3c:	607b      	str	r3, [r7, #4]
 8006c3e:	f04f 0200 	mov.w	r2, #0
 8006c42:	f04f 0300 	mov.w	r3, #0
 8006c46:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006c4a:	4629      	mov	r1, r5
 8006c4c:	028b      	lsls	r3, r1, #10
 8006c4e:	4621      	mov	r1, r4
 8006c50:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006c54:	4621      	mov	r1, r4
 8006c56:	028a      	lsls	r2, r1, #10
 8006c58:	4610      	mov	r0, r2
 8006c5a:	4619      	mov	r1, r3
 8006c5c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006c5e:	2200      	movs	r2, #0
 8006c60:	60bb      	str	r3, [r7, #8]
 8006c62:	60fa      	str	r2, [r7, #12]
 8006c64:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006c68:	f7f9 fffe 	bl	8000c68 <__aeabi_uldivmod>
 8006c6c:	4602      	mov	r2, r0
 8006c6e:	460b      	mov	r3, r1
 8006c70:	4613      	mov	r3, r2
 8006c72:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006c74:	4b0b      	ldr	r3, [pc, #44]	; (8006ca4 <HAL_RCC_GetSysClockFreq+0x180>)
 8006c76:	685b      	ldr	r3, [r3, #4]
 8006c78:	0c1b      	lsrs	r3, r3, #16
 8006c7a:	f003 0303 	and.w	r3, r3, #3
 8006c7e:	3301      	adds	r3, #1
 8006c80:	005b      	lsls	r3, r3, #1
 8006c82:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8006c84:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8006c86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c88:	fbb2 f3f3 	udiv	r3, r2, r3
 8006c8c:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8006c8e:	e002      	b.n	8006c96 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006c90:	4b05      	ldr	r3, [pc, #20]	; (8006ca8 <HAL_RCC_GetSysClockFreq+0x184>)
 8006c92:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8006c94:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006c96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8006c98:	4618      	mov	r0, r3
 8006c9a:	3740      	adds	r7, #64	; 0x40
 8006c9c:	46bd      	mov	sp, r7
 8006c9e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006ca2:	bf00      	nop
 8006ca4:	40023800 	.word	0x40023800
 8006ca8:	00f42400 	.word	0x00f42400
 8006cac:	017d7840 	.word	0x017d7840

08006cb0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006cb0:	b480      	push	{r7}
 8006cb2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006cb4:	4b03      	ldr	r3, [pc, #12]	; (8006cc4 <HAL_RCC_GetHCLKFreq+0x14>)
 8006cb6:	681b      	ldr	r3, [r3, #0]
}
 8006cb8:	4618      	mov	r0, r3
 8006cba:	46bd      	mov	sp, r7
 8006cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cc0:	4770      	bx	lr
 8006cc2:	bf00      	nop
 8006cc4:	20000000 	.word	0x20000000

08006cc8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006cc8:	b580      	push	{r7, lr}
 8006cca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006ccc:	f7ff fff0 	bl	8006cb0 <HAL_RCC_GetHCLKFreq>
 8006cd0:	4602      	mov	r2, r0
 8006cd2:	4b05      	ldr	r3, [pc, #20]	; (8006ce8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006cd4:	689b      	ldr	r3, [r3, #8]
 8006cd6:	0a9b      	lsrs	r3, r3, #10
 8006cd8:	f003 0307 	and.w	r3, r3, #7
 8006cdc:	4903      	ldr	r1, [pc, #12]	; (8006cec <HAL_RCC_GetPCLK1Freq+0x24>)
 8006cde:	5ccb      	ldrb	r3, [r1, r3]
 8006ce0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006ce4:	4618      	mov	r0, r3
 8006ce6:	bd80      	pop	{r7, pc}
 8006ce8:	40023800 	.word	0x40023800
 8006cec:	0800f970 	.word	0x0800f970

08006cf0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006cf0:	b580      	push	{r7, lr}
 8006cf2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8006cf4:	f7ff ffdc 	bl	8006cb0 <HAL_RCC_GetHCLKFreq>
 8006cf8:	4602      	mov	r2, r0
 8006cfa:	4b05      	ldr	r3, [pc, #20]	; (8006d10 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006cfc:	689b      	ldr	r3, [r3, #8]
 8006cfe:	0b5b      	lsrs	r3, r3, #13
 8006d00:	f003 0307 	and.w	r3, r3, #7
 8006d04:	4903      	ldr	r1, [pc, #12]	; (8006d14 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006d06:	5ccb      	ldrb	r3, [r1, r3]
 8006d08:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006d0c:	4618      	mov	r0, r3
 8006d0e:	bd80      	pop	{r7, pc}
 8006d10:	40023800 	.word	0x40023800
 8006d14:	0800f970 	.word	0x0800f970

08006d18 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006d18:	b580      	push	{r7, lr}
 8006d1a:	b086      	sub	sp, #24
 8006d1c:	af00      	add	r7, sp, #0
 8006d1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006d20:	2300      	movs	r3, #0
 8006d22:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8006d24:	2300      	movs	r3, #0
 8006d26:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	f003 0301 	and.w	r3, r3, #1
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	d105      	bne.n	8006d40 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d038      	beq.n	8006db2 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8006d40:	4b68      	ldr	r3, [pc, #416]	; (8006ee4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8006d42:	2200      	movs	r2, #0
 8006d44:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006d46:	f7fd f99d 	bl	8004084 <HAL_GetTick>
 8006d4a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006d4c:	e008      	b.n	8006d60 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8006d4e:	f7fd f999 	bl	8004084 <HAL_GetTick>
 8006d52:	4602      	mov	r2, r0
 8006d54:	697b      	ldr	r3, [r7, #20]
 8006d56:	1ad3      	subs	r3, r2, r3
 8006d58:	2b02      	cmp	r3, #2
 8006d5a:	d901      	bls.n	8006d60 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006d5c:	2303      	movs	r3, #3
 8006d5e:	e0bd      	b.n	8006edc <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006d60:	4b61      	ldr	r3, [pc, #388]	; (8006ee8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006d68:	2b00      	cmp	r3, #0
 8006d6a:	d1f0      	bne.n	8006d4e <HAL_RCCEx_PeriphCLKConfig+0x36>

#if defined(STM32F411xE)
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	685a      	ldr	r2, [r3, #4]
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	689b      	ldr	r3, [r3, #8]
 8006d74:	019b      	lsls	r3, r3, #6
 8006d76:	431a      	orrs	r2, r3
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	68db      	ldr	r3, [r3, #12]
 8006d7c:	071b      	lsls	r3, r3, #28
 8006d7e:	495a      	ldr	r1, [pc, #360]	; (8006ee8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006d80:	4313      	orrs	r3, r2
 8006d82:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8006d86:	4b57      	ldr	r3, [pc, #348]	; (8006ee4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8006d88:	2201      	movs	r2, #1
 8006d8a:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006d8c:	f7fd f97a 	bl	8004084 <HAL_GetTick>
 8006d90:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006d92:	e008      	b.n	8006da6 <HAL_RCCEx_PeriphCLKConfig+0x8e>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8006d94:	f7fd f976 	bl	8004084 <HAL_GetTick>
 8006d98:	4602      	mov	r2, r0
 8006d9a:	697b      	ldr	r3, [r7, #20]
 8006d9c:	1ad3      	subs	r3, r2, r3
 8006d9e:	2b02      	cmp	r3, #2
 8006da0:	d901      	bls.n	8006da6 <HAL_RCCEx_PeriphCLKConfig+0x8e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006da2:	2303      	movs	r3, #3
 8006da4:	e09a      	b.n	8006edc <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006da6:	4b50      	ldr	r3, [pc, #320]	; (8006ee8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006dae:	2b00      	cmp	r3, #0
 8006db0:	d0f0      	beq.n	8006d94 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	f003 0302 	and.w	r3, r3, #2
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	f000 8083 	beq.w	8006ec6 <HAL_RCCEx_PeriphCLKConfig+0x1ae>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8006dc0:	2300      	movs	r3, #0
 8006dc2:	60fb      	str	r3, [r7, #12]
 8006dc4:	4b48      	ldr	r3, [pc, #288]	; (8006ee8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006dc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006dc8:	4a47      	ldr	r2, [pc, #284]	; (8006ee8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006dca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006dce:	6413      	str	r3, [r2, #64]	; 0x40
 8006dd0:	4b45      	ldr	r3, [pc, #276]	; (8006ee8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006dd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006dd4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006dd8:	60fb      	str	r3, [r7, #12]
 8006dda:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8006ddc:	4b43      	ldr	r3, [pc, #268]	; (8006eec <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	4a42      	ldr	r2, [pc, #264]	; (8006eec <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8006de2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006de6:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006de8:	f7fd f94c 	bl	8004084 <HAL_GetTick>
 8006dec:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8006dee:	e008      	b.n	8006e02 <HAL_RCCEx_PeriphCLKConfig+0xea>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8006df0:	f7fd f948 	bl	8004084 <HAL_GetTick>
 8006df4:	4602      	mov	r2, r0
 8006df6:	697b      	ldr	r3, [r7, #20]
 8006df8:	1ad3      	subs	r3, r2, r3
 8006dfa:	2b02      	cmp	r3, #2
 8006dfc:	d901      	bls.n	8006e02 <HAL_RCCEx_PeriphCLKConfig+0xea>
      {
        return HAL_TIMEOUT;
 8006dfe:	2303      	movs	r3, #3
 8006e00:	e06c      	b.n	8006edc <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8006e02:	4b3a      	ldr	r3, [pc, #232]	; (8006eec <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	d0f0      	beq.n	8006df0 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006e0e:	4b36      	ldr	r3, [pc, #216]	; (8006ee8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006e10:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006e12:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006e16:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006e18:	693b      	ldr	r3, [r7, #16]
 8006e1a:	2b00      	cmp	r3, #0
 8006e1c:	d02f      	beq.n	8006e7e <HAL_RCCEx_PeriphCLKConfig+0x166>
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	691b      	ldr	r3, [r3, #16]
 8006e22:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006e26:	693a      	ldr	r2, [r7, #16]
 8006e28:	429a      	cmp	r2, r3
 8006e2a:	d028      	beq.n	8006e7e <HAL_RCCEx_PeriphCLKConfig+0x166>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006e2c:	4b2e      	ldr	r3, [pc, #184]	; (8006ee8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006e2e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006e30:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006e34:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006e36:	4b2e      	ldr	r3, [pc, #184]	; (8006ef0 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8006e38:	2201      	movs	r2, #1
 8006e3a:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006e3c:	4b2c      	ldr	r3, [pc, #176]	; (8006ef0 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8006e3e:	2200      	movs	r2, #0
 8006e40:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8006e42:	4a29      	ldr	r2, [pc, #164]	; (8006ee8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006e44:	693b      	ldr	r3, [r7, #16]
 8006e46:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8006e48:	4b27      	ldr	r3, [pc, #156]	; (8006ee8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006e4a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006e4c:	f003 0301 	and.w	r3, r3, #1
 8006e50:	2b01      	cmp	r3, #1
 8006e52:	d114      	bne.n	8006e7e <HAL_RCCEx_PeriphCLKConfig+0x166>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8006e54:	f7fd f916 	bl	8004084 <HAL_GetTick>
 8006e58:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006e5a:	e00a      	b.n	8006e72 <HAL_RCCEx_PeriphCLKConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006e5c:	f7fd f912 	bl	8004084 <HAL_GetTick>
 8006e60:	4602      	mov	r2, r0
 8006e62:	697b      	ldr	r3, [r7, #20]
 8006e64:	1ad3      	subs	r3, r2, r3
 8006e66:	f241 3288 	movw	r2, #5000	; 0x1388
 8006e6a:	4293      	cmp	r3, r2
 8006e6c:	d901      	bls.n	8006e72 <HAL_RCCEx_PeriphCLKConfig+0x15a>
          {
            return HAL_TIMEOUT;
 8006e6e:	2303      	movs	r3, #3
 8006e70:	e034      	b.n	8006edc <HAL_RCCEx_PeriphCLKConfig+0x1c4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006e72:	4b1d      	ldr	r3, [pc, #116]	; (8006ee8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006e74:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006e76:	f003 0302 	and.w	r3, r3, #2
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	d0ee      	beq.n	8006e5c <HAL_RCCEx_PeriphCLKConfig+0x144>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	691b      	ldr	r3, [r3, #16]
 8006e82:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006e86:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006e8a:	d10d      	bne.n	8006ea8 <HAL_RCCEx_PeriphCLKConfig+0x190>
 8006e8c:	4b16      	ldr	r3, [pc, #88]	; (8006ee8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006e8e:	689b      	ldr	r3, [r3, #8]
 8006e90:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	691b      	ldr	r3, [r3, #16]
 8006e98:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8006e9c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006ea0:	4911      	ldr	r1, [pc, #68]	; (8006ee8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006ea2:	4313      	orrs	r3, r2
 8006ea4:	608b      	str	r3, [r1, #8]
 8006ea6:	e005      	b.n	8006eb4 <HAL_RCCEx_PeriphCLKConfig+0x19c>
 8006ea8:	4b0f      	ldr	r3, [pc, #60]	; (8006ee8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006eaa:	689b      	ldr	r3, [r3, #8]
 8006eac:	4a0e      	ldr	r2, [pc, #56]	; (8006ee8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006eae:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8006eb2:	6093      	str	r3, [r2, #8]
 8006eb4:	4b0c      	ldr	r3, [pc, #48]	; (8006ee8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006eb6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	691b      	ldr	r3, [r3, #16]
 8006ebc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006ec0:	4909      	ldr	r1, [pc, #36]	; (8006ee8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006ec2:	4313      	orrs	r3, r2
 8006ec4:	670b      	str	r3, [r1, #112]	; 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	f003 0308 	and.w	r3, r3, #8
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	d003      	beq.n	8006eda <HAL_RCCEx_PeriphCLKConfig+0x1c2>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	7d1a      	ldrb	r2, [r3, #20]
 8006ed6:	4b07      	ldr	r3, [pc, #28]	; (8006ef4 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 8006ed8:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8006eda:	2300      	movs	r3, #0
}
 8006edc:	4618      	mov	r0, r3
 8006ede:	3718      	adds	r7, #24
 8006ee0:	46bd      	mov	sp, r7
 8006ee2:	bd80      	pop	{r7, pc}
 8006ee4:	42470068 	.word	0x42470068
 8006ee8:	40023800 	.word	0x40023800
 8006eec:	40007000 	.word	0x40007000
 8006ef0:	42470e40 	.word	0x42470e40
 8006ef4:	424711e0 	.word	0x424711e0

08006ef8 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8006ef8:	b580      	push	{r7, lr}
 8006efa:	b082      	sub	sp, #8
 8006efc:	af00      	add	r7, sp, #0
 8006efe:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	d101      	bne.n	8006f0a <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 8006f06:	2301      	movs	r3, #1
 8006f08:	e083      	b.n	8007012 <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	7f5b      	ldrb	r3, [r3, #29]
 8006f0e:	b2db      	uxtb	r3, r3
 8006f10:	2b00      	cmp	r3, #0
 8006f12:	d105      	bne.n	8006f20 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	2200      	movs	r2, #0
 8006f18:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8006f1a:	6878      	ldr	r0, [r7, #4]
 8006f1c:	f7fb fc40 	bl	80027a0 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	2202      	movs	r2, #2
 8006f24:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	22ca      	movs	r2, #202	; 0xca
 8006f2c:	625a      	str	r2, [r3, #36]	; 0x24
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	2253      	movs	r2, #83	; 0x53
 8006f34:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8006f36:	6878      	ldr	r0, [r7, #4]
 8006f38:	f000 f897 	bl	800706a <RTC_EnterInitMode>
 8006f3c:	4603      	mov	r3, r0
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	d008      	beq.n	8006f54 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	22ff      	movs	r2, #255	; 0xff
 8006f48:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	2204      	movs	r2, #4
 8006f4e:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 8006f50:	2301      	movs	r3, #1
 8006f52:	e05e      	b.n	8007012 <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	689b      	ldr	r3, [r3, #8]
 8006f5a:	687a      	ldr	r2, [r7, #4]
 8006f5c:	6812      	ldr	r2, [r2, #0]
 8006f5e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8006f62:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006f66:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	6899      	ldr	r1, [r3, #8]
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	685a      	ldr	r2, [r3, #4]
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	691b      	ldr	r3, [r3, #16]
 8006f76:	431a      	orrs	r2, r3
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	695b      	ldr	r3, [r3, #20]
 8006f7c:	431a      	orrs	r2, r3
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	430a      	orrs	r2, r1
 8006f84:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	687a      	ldr	r2, [r7, #4]
 8006f8c:	68d2      	ldr	r2, [r2, #12]
 8006f8e:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	6919      	ldr	r1, [r3, #16]
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	689b      	ldr	r3, [r3, #8]
 8006f9a:	041a      	lsls	r2, r3, #16
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	430a      	orrs	r2, r1
 8006fa2:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	68da      	ldr	r2, [r3, #12]
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006fb2:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	689b      	ldr	r3, [r3, #8]
 8006fba:	f003 0320 	and.w	r3, r3, #32
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	d10e      	bne.n	8006fe0 <HAL_RTC_Init+0xe8>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8006fc2:	6878      	ldr	r0, [r7, #4]
 8006fc4:	f000 f829 	bl	800701a <HAL_RTC_WaitForSynchro>
 8006fc8:	4603      	mov	r3, r0
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	d008      	beq.n	8006fe0 <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	22ff      	movs	r2, #255	; 0xff
 8006fd4:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	2204      	movs	r2, #4
 8006fda:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 8006fdc:	2301      	movs	r3, #1
 8006fde:	e018      	b.n	8007012 <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8006fee:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	699a      	ldr	r2, [r3, #24]
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	430a      	orrs	r2, r1
 8007000:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	22ff      	movs	r2, #255	; 0xff
 8007008:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	2201      	movs	r2, #1
 800700e:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 8007010:	2300      	movs	r3, #0
  }
}
 8007012:	4618      	mov	r0, r3
 8007014:	3708      	adds	r7, #8
 8007016:	46bd      	mov	sp, r7
 8007018:	bd80      	pop	{r7, pc}

0800701a <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 800701a:	b580      	push	{r7, lr}
 800701c:	b084      	sub	sp, #16
 800701e:	af00      	add	r7, sp, #0
 8007020:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007022:	2300      	movs	r3, #0
 8007024:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	68da      	ldr	r2, [r3, #12]
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8007034:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8007036:	f7fd f825 	bl	8004084 <HAL_GetTick>
 800703a:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 800703c:	e009      	b.n	8007052 <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800703e:	f7fd f821 	bl	8004084 <HAL_GetTick>
 8007042:	4602      	mov	r2, r0
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	1ad3      	subs	r3, r2, r3
 8007048:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800704c:	d901      	bls.n	8007052 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 800704e:	2303      	movs	r3, #3
 8007050:	e007      	b.n	8007062 <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	68db      	ldr	r3, [r3, #12]
 8007058:	f003 0320 	and.w	r3, r3, #32
 800705c:	2b00      	cmp	r3, #0
 800705e:	d0ee      	beq.n	800703e <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8007060:	2300      	movs	r3, #0
}
 8007062:	4618      	mov	r0, r3
 8007064:	3710      	adds	r7, #16
 8007066:	46bd      	mov	sp, r7
 8007068:	bd80      	pop	{r7, pc}

0800706a <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 800706a:	b580      	push	{r7, lr}
 800706c:	b084      	sub	sp, #16
 800706e:	af00      	add	r7, sp, #0
 8007070:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007072:	2300      	movs	r3, #0
 8007074:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	68db      	ldr	r3, [r3, #12]
 800707c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007080:	2b00      	cmp	r3, #0
 8007082:	d119      	bne.n	80070b8 <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	f04f 32ff 	mov.w	r2, #4294967295
 800708c:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800708e:	f7fc fff9 	bl	8004084 <HAL_GetTick>
 8007092:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8007094:	e009      	b.n	80070aa <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8007096:	f7fc fff5 	bl	8004084 <HAL_GetTick>
 800709a:	4602      	mov	r2, r0
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	1ad3      	subs	r3, r2, r3
 80070a0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80070a4:	d901      	bls.n	80070aa <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 80070a6:	2303      	movs	r3, #3
 80070a8:	e007      	b.n	80070ba <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	68db      	ldr	r3, [r3, #12]
 80070b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	d0ee      	beq.n	8007096 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 80070b8:	2300      	movs	r3, #0
}
 80070ba:	4618      	mov	r0, r3
 80070bc:	3710      	adds	r7, #16
 80070be:	46bd      	mov	sp, r7
 80070c0:	bd80      	pop	{r7, pc}

080070c2 <HAL_RTCEx_BKUPWrite>:
  *                                 specify the register.
  * @param  Data Data to be written in the specified RTC Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 80070c2:	b480      	push	{r7}
 80070c4:	b087      	sub	sp, #28
 80070c6:	af00      	add	r7, sp, #0
 80070c8:	60f8      	str	r0, [r7, #12]
 80070ca:	60b9      	str	r1, [r7, #8]
 80070cc:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 80070ce:	2300      	movs	r3, #0
 80070d0:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t)&(hrtc->Instance->BKP0R);
 80070d2:	68fb      	ldr	r3, [r7, #12]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	3350      	adds	r3, #80	; 0x50
 80070d8:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 80070da:	68bb      	ldr	r3, [r7, #8]
 80070dc:	009b      	lsls	r3, r3, #2
 80070de:	697a      	ldr	r2, [r7, #20]
 80070e0:	4413      	add	r3, r2
 80070e2:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 80070e4:	697b      	ldr	r3, [r7, #20]
 80070e6:	687a      	ldr	r2, [r7, #4]
 80070e8:	601a      	str	r2, [r3, #0]
}
 80070ea:	bf00      	nop
 80070ec:	371c      	adds	r7, #28
 80070ee:	46bd      	mov	sp, r7
 80070f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070f4:	4770      	bx	lr

080070f6 <HAL_RTCEx_BKUPRead>:
  *          This parameter can be: RTC_BKP_DRx where x can be from 0 to 19 to
  *                                 specify the register.
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 80070f6:	b480      	push	{r7}
 80070f8:	b085      	sub	sp, #20
 80070fa:	af00      	add	r7, sp, #0
 80070fc:	6078      	str	r0, [r7, #4]
 80070fe:	6039      	str	r1, [r7, #0]
  uint32_t tmp = 0U;
 8007100:	2300      	movs	r3, #0
 8007102:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t)&(hrtc->Instance->BKP0R);
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	3350      	adds	r3, #80	; 0x50
 800710a:	60fb      	str	r3, [r7, #12]
  tmp += (BackupRegister * 4U);
 800710c:	683b      	ldr	r3, [r7, #0]
 800710e:	009b      	lsls	r3, r3, #2
 8007110:	68fa      	ldr	r2, [r7, #12]
 8007112:	4413      	add	r3, r2
 8007114:	60fb      	str	r3, [r7, #12]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 8007116:	68fb      	ldr	r3, [r7, #12]
 8007118:	681b      	ldr	r3, [r3, #0]
}
 800711a:	4618      	mov	r0, r3
 800711c:	3714      	adds	r7, #20
 800711e:	46bd      	mov	sp, r7
 8007120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007124:	4770      	bx	lr

08007126 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007126:	b580      	push	{r7, lr}
 8007128:	b082      	sub	sp, #8
 800712a:	af00      	add	r7, sp, #0
 800712c:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	2b00      	cmp	r3, #0
 8007132:	d101      	bne.n	8007138 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007134:	2301      	movs	r3, #1
 8007136:	e03f      	b.n	80071b8 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800713e:	b2db      	uxtb	r3, r3
 8007140:	2b00      	cmp	r3, #0
 8007142:	d106      	bne.n	8007152 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	2200      	movs	r2, #0
 8007148:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800714c:	6878      	ldr	r0, [r7, #4]
 800714e:	f7fb fccd 	bl	8002aec <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	2224      	movs	r2, #36	; 0x24
 8007156:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	68da      	ldr	r2, [r3, #12]
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007168:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800716a:	6878      	ldr	r0, [r7, #4]
 800716c:	f000 ff8a 	bl	8008084 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	691a      	ldr	r2, [r3, #16]
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800717e:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	695a      	ldr	r2, [r3, #20]
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800718e:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	68da      	ldr	r2, [r3, #12]
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800719e:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	2200      	movs	r2, #0
 80071a4:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	2220      	movs	r2, #32
 80071aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	2220      	movs	r2, #32
 80071b2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80071b6:	2300      	movs	r3, #0
}
 80071b8:	4618      	mov	r0, r3
 80071ba:	3708      	adds	r7, #8
 80071bc:	46bd      	mov	sp, r7
 80071be:	bd80      	pop	{r7, pc}

080071c0 <HAL_UART_DeInit>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 80071c0:	b580      	push	{r7, lr}
 80071c2:	b082      	sub	sp, #8
 80071c4:	af00      	add	r7, sp, #0
 80071c6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	2b00      	cmp	r3, #0
 80071cc:	d101      	bne.n	80071d2 <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 80071ce:	2301      	movs	r3, #1
 80071d0:	e021      	b.n	8007216 <HAL_UART_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));

  huart->gState = HAL_UART_STATE_BUSY;
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	2224      	movs	r2, #36	; 0x24
 80071d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	68da      	ldr	r2, [r3, #12]
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80071e8:	60da      	str	r2, [r3, #12]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 80071ea:	6878      	ldr	r0, [r7, #4]
 80071ec:	f7fb fd02 	bl	8002bf4 <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	2200      	movs	r2, #0
 80071f4:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_RESET;
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	2200      	movs	r2, #0
 80071fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_RESET;
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	2200      	movs	r2, #0
 8007202:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	2200      	movs	r2, #0
 800720a:	631a      	str	r2, [r3, #48]	; 0x30

  /* Process Unlock */
  __HAL_UNLOCK(huart);
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	2200      	movs	r2, #0
 8007210:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007214:	2300      	movs	r3, #0
}
 8007216:	4618      	mov	r0, r3
 8007218:	3708      	adds	r7, #8
 800721a:	46bd      	mov	sp, r7
 800721c:	bd80      	pop	{r7, pc}

0800721e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800721e:	b580      	push	{r7, lr}
 8007220:	b08a      	sub	sp, #40	; 0x28
 8007222:	af02      	add	r7, sp, #8
 8007224:	60f8      	str	r0, [r7, #12]
 8007226:	60b9      	str	r1, [r7, #8]
 8007228:	603b      	str	r3, [r7, #0]
 800722a:	4613      	mov	r3, r2
 800722c:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800722e:	2300      	movs	r3, #0
 8007230:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007232:	68fb      	ldr	r3, [r7, #12]
 8007234:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007238:	b2db      	uxtb	r3, r3
 800723a:	2b20      	cmp	r3, #32
 800723c:	d17c      	bne.n	8007338 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800723e:	68bb      	ldr	r3, [r7, #8]
 8007240:	2b00      	cmp	r3, #0
 8007242:	d002      	beq.n	800724a <HAL_UART_Transmit+0x2c>
 8007244:	88fb      	ldrh	r3, [r7, #6]
 8007246:	2b00      	cmp	r3, #0
 8007248:	d101      	bne.n	800724e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800724a:	2301      	movs	r3, #1
 800724c:	e075      	b.n	800733a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007254:	2b01      	cmp	r3, #1
 8007256:	d101      	bne.n	800725c <HAL_UART_Transmit+0x3e>
 8007258:	2302      	movs	r3, #2
 800725a:	e06e      	b.n	800733a <HAL_UART_Transmit+0x11c>
 800725c:	68fb      	ldr	r3, [r7, #12]
 800725e:	2201      	movs	r2, #1
 8007260:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	2200      	movs	r2, #0
 8007268:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	2221      	movs	r2, #33	; 0x21
 800726e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007272:	f7fc ff07 	bl	8004084 <HAL_GetTick>
 8007276:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	88fa      	ldrh	r2, [r7, #6]
 800727c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	88fa      	ldrh	r2, [r7, #6]
 8007282:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007284:	68fb      	ldr	r3, [r7, #12]
 8007286:	689b      	ldr	r3, [r3, #8]
 8007288:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800728c:	d108      	bne.n	80072a0 <HAL_UART_Transmit+0x82>
 800728e:	68fb      	ldr	r3, [r7, #12]
 8007290:	691b      	ldr	r3, [r3, #16]
 8007292:	2b00      	cmp	r3, #0
 8007294:	d104      	bne.n	80072a0 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8007296:	2300      	movs	r3, #0
 8007298:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800729a:	68bb      	ldr	r3, [r7, #8]
 800729c:	61bb      	str	r3, [r7, #24]
 800729e:	e003      	b.n	80072a8 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80072a0:	68bb      	ldr	r3, [r7, #8]
 80072a2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80072a4:	2300      	movs	r3, #0
 80072a6:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	2200      	movs	r2, #0
 80072ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80072b0:	e02a      	b.n	8007308 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80072b2:	683b      	ldr	r3, [r7, #0]
 80072b4:	9300      	str	r3, [sp, #0]
 80072b6:	697b      	ldr	r3, [r7, #20]
 80072b8:	2200      	movs	r2, #0
 80072ba:	2180      	movs	r1, #128	; 0x80
 80072bc:	68f8      	ldr	r0, [r7, #12]
 80072be:	f000 fc17 	bl	8007af0 <UART_WaitOnFlagUntilTimeout>
 80072c2:	4603      	mov	r3, r0
 80072c4:	2b00      	cmp	r3, #0
 80072c6:	d001      	beq.n	80072cc <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80072c8:	2303      	movs	r3, #3
 80072ca:	e036      	b.n	800733a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80072cc:	69fb      	ldr	r3, [r7, #28]
 80072ce:	2b00      	cmp	r3, #0
 80072d0:	d10b      	bne.n	80072ea <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80072d2:	69bb      	ldr	r3, [r7, #24]
 80072d4:	881b      	ldrh	r3, [r3, #0]
 80072d6:	461a      	mov	r2, r3
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80072e0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80072e2:	69bb      	ldr	r3, [r7, #24]
 80072e4:	3302      	adds	r3, #2
 80072e6:	61bb      	str	r3, [r7, #24]
 80072e8:	e007      	b.n	80072fa <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80072ea:	69fb      	ldr	r3, [r7, #28]
 80072ec:	781a      	ldrb	r2, [r3, #0]
 80072ee:	68fb      	ldr	r3, [r7, #12]
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80072f4:	69fb      	ldr	r3, [r7, #28]
 80072f6:	3301      	adds	r3, #1
 80072f8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80072fe:	b29b      	uxth	r3, r3
 8007300:	3b01      	subs	r3, #1
 8007302:	b29a      	uxth	r2, r3
 8007304:	68fb      	ldr	r3, [r7, #12]
 8007306:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800730c:	b29b      	uxth	r3, r3
 800730e:	2b00      	cmp	r3, #0
 8007310:	d1cf      	bne.n	80072b2 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007312:	683b      	ldr	r3, [r7, #0]
 8007314:	9300      	str	r3, [sp, #0]
 8007316:	697b      	ldr	r3, [r7, #20]
 8007318:	2200      	movs	r2, #0
 800731a:	2140      	movs	r1, #64	; 0x40
 800731c:	68f8      	ldr	r0, [r7, #12]
 800731e:	f000 fbe7 	bl	8007af0 <UART_WaitOnFlagUntilTimeout>
 8007322:	4603      	mov	r3, r0
 8007324:	2b00      	cmp	r3, #0
 8007326:	d001      	beq.n	800732c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8007328:	2303      	movs	r3, #3
 800732a:	e006      	b.n	800733a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	2220      	movs	r2, #32
 8007330:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8007334:	2300      	movs	r3, #0
 8007336:	e000      	b.n	800733a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8007338:	2302      	movs	r3, #2
  }
}
 800733a:	4618      	mov	r0, r3
 800733c:	3720      	adds	r7, #32
 800733e:	46bd      	mov	sp, r7
 8007340:	bd80      	pop	{r7, pc}

08007342 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007342:	b580      	push	{r7, lr}
 8007344:	b084      	sub	sp, #16
 8007346:	af00      	add	r7, sp, #0
 8007348:	60f8      	str	r0, [r7, #12]
 800734a:	60b9      	str	r1, [r7, #8]
 800734c:	4613      	mov	r3, r2
 800734e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007356:	b2db      	uxtb	r3, r3
 8007358:	2b20      	cmp	r3, #32
 800735a:	d11d      	bne.n	8007398 <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800735c:	68bb      	ldr	r3, [r7, #8]
 800735e:	2b00      	cmp	r3, #0
 8007360:	d002      	beq.n	8007368 <HAL_UART_Receive_DMA+0x26>
 8007362:	88fb      	ldrh	r3, [r7, #6]
 8007364:	2b00      	cmp	r3, #0
 8007366:	d101      	bne.n	800736c <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8007368:	2301      	movs	r3, #1
 800736a:	e016      	b.n	800739a <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800736c:	68fb      	ldr	r3, [r7, #12]
 800736e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007372:	2b01      	cmp	r3, #1
 8007374:	d101      	bne.n	800737a <HAL_UART_Receive_DMA+0x38>
 8007376:	2302      	movs	r3, #2
 8007378:	e00f      	b.n	800739a <HAL_UART_Receive_DMA+0x58>
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	2201      	movs	r2, #1
 800737e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	2200      	movs	r2, #0
 8007386:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8007388:	88fb      	ldrh	r3, [r7, #6]
 800738a:	461a      	mov	r2, r3
 800738c:	68b9      	ldr	r1, [r7, #8]
 800738e:	68f8      	ldr	r0, [r7, #12]
 8007390:	f000 fc1c 	bl	8007bcc <UART_Start_Receive_DMA>
 8007394:	4603      	mov	r3, r0
 8007396:	e000      	b.n	800739a <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 8007398:	2302      	movs	r3, #2
  }
}
 800739a:	4618      	mov	r0, r3
 800739c:	3710      	adds	r7, #16
 800739e:	46bd      	mov	sp, r7
 80073a0:	bd80      	pop	{r7, pc}
	...

080073a4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80073a4:	b580      	push	{r7, lr}
 80073a6:	b0ba      	sub	sp, #232	; 0xe8
 80073a8:	af00      	add	r7, sp, #0
 80073aa:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	68db      	ldr	r3, [r3, #12]
 80073bc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	695b      	ldr	r3, [r3, #20]
 80073c6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80073ca:	2300      	movs	r3, #0
 80073cc:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80073d0:	2300      	movs	r3, #0
 80073d2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80073d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80073da:	f003 030f 	and.w	r3, r3, #15
 80073de:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80073e2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	d10f      	bne.n	800740a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80073ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80073ee:	f003 0320 	and.w	r3, r3, #32
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d009      	beq.n	800740a <HAL_UART_IRQHandler+0x66>
 80073f6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80073fa:	f003 0320 	and.w	r3, r3, #32
 80073fe:	2b00      	cmp	r3, #0
 8007400:	d003      	beq.n	800740a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8007402:	6878      	ldr	r0, [r7, #4]
 8007404:	f000 fd83 	bl	8007f0e <UART_Receive_IT>
      return;
 8007408:	e256      	b.n	80078b8 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800740a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800740e:	2b00      	cmp	r3, #0
 8007410:	f000 80de 	beq.w	80075d0 <HAL_UART_IRQHandler+0x22c>
 8007414:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007418:	f003 0301 	and.w	r3, r3, #1
 800741c:	2b00      	cmp	r3, #0
 800741e:	d106      	bne.n	800742e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007420:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007424:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8007428:	2b00      	cmp	r3, #0
 800742a:	f000 80d1 	beq.w	80075d0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800742e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007432:	f003 0301 	and.w	r3, r3, #1
 8007436:	2b00      	cmp	r3, #0
 8007438:	d00b      	beq.n	8007452 <HAL_UART_IRQHandler+0xae>
 800743a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800743e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007442:	2b00      	cmp	r3, #0
 8007444:	d005      	beq.n	8007452 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800744a:	f043 0201 	orr.w	r2, r3, #1
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007452:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007456:	f003 0304 	and.w	r3, r3, #4
 800745a:	2b00      	cmp	r3, #0
 800745c:	d00b      	beq.n	8007476 <HAL_UART_IRQHandler+0xd2>
 800745e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007462:	f003 0301 	and.w	r3, r3, #1
 8007466:	2b00      	cmp	r3, #0
 8007468:	d005      	beq.n	8007476 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800746e:	f043 0202 	orr.w	r2, r3, #2
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007476:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800747a:	f003 0302 	and.w	r3, r3, #2
 800747e:	2b00      	cmp	r3, #0
 8007480:	d00b      	beq.n	800749a <HAL_UART_IRQHandler+0xf6>
 8007482:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007486:	f003 0301 	and.w	r3, r3, #1
 800748a:	2b00      	cmp	r3, #0
 800748c:	d005      	beq.n	800749a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007492:	f043 0204 	orr.w	r2, r3, #4
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800749a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800749e:	f003 0308 	and.w	r3, r3, #8
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	d011      	beq.n	80074ca <HAL_UART_IRQHandler+0x126>
 80074a6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80074aa:	f003 0320 	and.w	r3, r3, #32
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d105      	bne.n	80074be <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80074b2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80074b6:	f003 0301 	and.w	r3, r3, #1
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	d005      	beq.n	80074ca <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074c2:	f043 0208 	orr.w	r2, r3, #8
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074ce:	2b00      	cmp	r3, #0
 80074d0:	f000 81ed 	beq.w	80078ae <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80074d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80074d8:	f003 0320 	and.w	r3, r3, #32
 80074dc:	2b00      	cmp	r3, #0
 80074de:	d008      	beq.n	80074f2 <HAL_UART_IRQHandler+0x14e>
 80074e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80074e4:	f003 0320 	and.w	r3, r3, #32
 80074e8:	2b00      	cmp	r3, #0
 80074ea:	d002      	beq.n	80074f2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80074ec:	6878      	ldr	r0, [r7, #4]
 80074ee:	f000 fd0e 	bl	8007f0e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	695b      	ldr	r3, [r3, #20]
 80074f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80074fc:	2b40      	cmp	r3, #64	; 0x40
 80074fe:	bf0c      	ite	eq
 8007500:	2301      	moveq	r3, #1
 8007502:	2300      	movne	r3, #0
 8007504:	b2db      	uxtb	r3, r3
 8007506:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800750e:	f003 0308 	and.w	r3, r3, #8
 8007512:	2b00      	cmp	r3, #0
 8007514:	d103      	bne.n	800751e <HAL_UART_IRQHandler+0x17a>
 8007516:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800751a:	2b00      	cmp	r3, #0
 800751c:	d04f      	beq.n	80075be <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800751e:	6878      	ldr	r0, [r7, #4]
 8007520:	f000 fc16 	bl	8007d50 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	695b      	ldr	r3, [r3, #20]
 800752a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800752e:	2b40      	cmp	r3, #64	; 0x40
 8007530:	d141      	bne.n	80075b6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	3314      	adds	r3, #20
 8007538:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800753c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007540:	e853 3f00 	ldrex	r3, [r3]
 8007544:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8007548:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800754c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007550:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	3314      	adds	r3, #20
 800755a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800755e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8007562:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007566:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800756a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800756e:	e841 2300 	strex	r3, r2, [r1]
 8007572:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8007576:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800757a:	2b00      	cmp	r3, #0
 800757c:	d1d9      	bne.n	8007532 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007582:	2b00      	cmp	r3, #0
 8007584:	d013      	beq.n	80075ae <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800758a:	4a7d      	ldr	r2, [pc, #500]	; (8007780 <HAL_UART_IRQHandler+0x3dc>)
 800758c:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007592:	4618      	mov	r0, r3
 8007594:	f7fd f8be 	bl	8004714 <HAL_DMA_Abort_IT>
 8007598:	4603      	mov	r3, r0
 800759a:	2b00      	cmp	r3, #0
 800759c:	d016      	beq.n	80075cc <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80075a2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80075a4:	687a      	ldr	r2, [r7, #4]
 80075a6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80075a8:	4610      	mov	r0, r2
 80075aa:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80075ac:	e00e      	b.n	80075cc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80075ae:	6878      	ldr	r0, [r7, #4]
 80075b0:	f7fb fa88 	bl	8002ac4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80075b4:	e00a      	b.n	80075cc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80075b6:	6878      	ldr	r0, [r7, #4]
 80075b8:	f7fb fa84 	bl	8002ac4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80075bc:	e006      	b.n	80075cc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80075be:	6878      	ldr	r0, [r7, #4]
 80075c0:	f7fb fa80 	bl	8002ac4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	2200      	movs	r2, #0
 80075c8:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80075ca:	e170      	b.n	80078ae <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80075cc:	bf00      	nop
    return;
 80075ce:	e16e      	b.n	80078ae <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80075d4:	2b01      	cmp	r3, #1
 80075d6:	f040 814a 	bne.w	800786e <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80075da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80075de:	f003 0310 	and.w	r3, r3, #16
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	f000 8143 	beq.w	800786e <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80075e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80075ec:	f003 0310 	and.w	r3, r3, #16
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	f000 813c 	beq.w	800786e <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80075f6:	2300      	movs	r3, #0
 80075f8:	60bb      	str	r3, [r7, #8]
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	60bb      	str	r3, [r7, #8]
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	685b      	ldr	r3, [r3, #4]
 8007608:	60bb      	str	r3, [r7, #8]
 800760a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	695b      	ldr	r3, [r3, #20]
 8007612:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007616:	2b40      	cmp	r3, #64	; 0x40
 8007618:	f040 80b4 	bne.w	8007784 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	685b      	ldr	r3, [r3, #4]
 8007624:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007628:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800762c:	2b00      	cmp	r3, #0
 800762e:	f000 8140 	beq.w	80078b2 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007636:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800763a:	429a      	cmp	r2, r3
 800763c:	f080 8139 	bcs.w	80078b2 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007646:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800764c:	69db      	ldr	r3, [r3, #28]
 800764e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007652:	f000 8088 	beq.w	8007766 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	330c      	adds	r3, #12
 800765c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007660:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8007664:	e853 3f00 	ldrex	r3, [r3]
 8007668:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800766c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007670:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007674:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	330c      	adds	r3, #12
 800767e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8007682:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8007686:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800768a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800768e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8007692:	e841 2300 	strex	r3, r2, [r1]
 8007696:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800769a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800769e:	2b00      	cmp	r3, #0
 80076a0:	d1d9      	bne.n	8007656 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	3314      	adds	r3, #20
 80076a8:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076aa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80076ac:	e853 3f00 	ldrex	r3, [r3]
 80076b0:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80076b2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80076b4:	f023 0301 	bic.w	r3, r3, #1
 80076b8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	3314      	adds	r3, #20
 80076c2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80076c6:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80076ca:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076cc:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80076ce:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80076d2:	e841 2300 	strex	r3, r2, [r1]
 80076d6:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80076d8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80076da:	2b00      	cmp	r3, #0
 80076dc:	d1e1      	bne.n	80076a2 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	3314      	adds	r3, #20
 80076e4:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076e6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80076e8:	e853 3f00 	ldrex	r3, [r3]
 80076ec:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80076ee:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80076f0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80076f4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	3314      	adds	r3, #20
 80076fe:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8007702:	66fa      	str	r2, [r7, #108]	; 0x6c
 8007704:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007706:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8007708:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800770a:	e841 2300 	strex	r3, r2, [r1]
 800770e:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8007710:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007712:	2b00      	cmp	r3, #0
 8007714:	d1e3      	bne.n	80076de <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	2220      	movs	r2, #32
 800771a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	2200      	movs	r2, #0
 8007722:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	330c      	adds	r3, #12
 800772a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800772c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800772e:	e853 3f00 	ldrex	r3, [r3]
 8007732:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8007734:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007736:	f023 0310 	bic.w	r3, r3, #16
 800773a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	330c      	adds	r3, #12
 8007744:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8007748:	65ba      	str	r2, [r7, #88]	; 0x58
 800774a:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800774c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800774e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007750:	e841 2300 	strex	r3, r2, [r1]
 8007754:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8007756:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007758:	2b00      	cmp	r3, #0
 800775a:	d1e3      	bne.n	8007724 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007760:	4618      	mov	r0, r3
 8007762:	f7fc ff67 	bl	8004634 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800776e:	b29b      	uxth	r3, r3
 8007770:	1ad3      	subs	r3, r2, r3
 8007772:	b29b      	uxth	r3, r3
 8007774:	4619      	mov	r1, r3
 8007776:	6878      	ldr	r0, [r7, #4]
 8007778:	f000 f8b6 	bl	80078e8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800777c:	e099      	b.n	80078b2 <HAL_UART_IRQHandler+0x50e>
 800777e:	bf00      	nop
 8007780:	08007e17 	.word	0x08007e17
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800778c:	b29b      	uxth	r3, r3
 800778e:	1ad3      	subs	r3, r2, r3
 8007790:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007798:	b29b      	uxth	r3, r3
 800779a:	2b00      	cmp	r3, #0
 800779c:	f000 808b 	beq.w	80078b6 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 80077a0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80077a4:	2b00      	cmp	r3, #0
 80077a6:	f000 8086 	beq.w	80078b6 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	330c      	adds	r3, #12
 80077b0:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80077b4:	e853 3f00 	ldrex	r3, [r3]
 80077b8:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80077ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80077bc:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80077c0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	330c      	adds	r3, #12
 80077ca:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80077ce:	647a      	str	r2, [r7, #68]	; 0x44
 80077d0:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077d2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80077d4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80077d6:	e841 2300 	strex	r3, r2, [r1]
 80077da:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80077dc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80077de:	2b00      	cmp	r3, #0
 80077e0:	d1e3      	bne.n	80077aa <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	3314      	adds	r3, #20
 80077e8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077ec:	e853 3f00 	ldrex	r3, [r3]
 80077f0:	623b      	str	r3, [r7, #32]
   return(result);
 80077f2:	6a3b      	ldr	r3, [r7, #32]
 80077f4:	f023 0301 	bic.w	r3, r3, #1
 80077f8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	3314      	adds	r3, #20
 8007802:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8007806:	633a      	str	r2, [r7, #48]	; 0x30
 8007808:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800780a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800780c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800780e:	e841 2300 	strex	r3, r2, [r1]
 8007812:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007814:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007816:	2b00      	cmp	r3, #0
 8007818:	d1e3      	bne.n	80077e2 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	2220      	movs	r2, #32
 800781e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	2200      	movs	r2, #0
 8007826:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	330c      	adds	r3, #12
 800782e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007830:	693b      	ldr	r3, [r7, #16]
 8007832:	e853 3f00 	ldrex	r3, [r3]
 8007836:	60fb      	str	r3, [r7, #12]
   return(result);
 8007838:	68fb      	ldr	r3, [r7, #12]
 800783a:	f023 0310 	bic.w	r3, r3, #16
 800783e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	330c      	adds	r3, #12
 8007848:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800784c:	61fa      	str	r2, [r7, #28]
 800784e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007850:	69b9      	ldr	r1, [r7, #24]
 8007852:	69fa      	ldr	r2, [r7, #28]
 8007854:	e841 2300 	strex	r3, r2, [r1]
 8007858:	617b      	str	r3, [r7, #20]
   return(result);
 800785a:	697b      	ldr	r3, [r7, #20]
 800785c:	2b00      	cmp	r3, #0
 800785e:	d1e3      	bne.n	8007828 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007860:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007864:	4619      	mov	r1, r3
 8007866:	6878      	ldr	r0, [r7, #4]
 8007868:	f000 f83e 	bl	80078e8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800786c:	e023      	b.n	80078b6 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800786e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007872:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007876:	2b00      	cmp	r3, #0
 8007878:	d009      	beq.n	800788e <HAL_UART_IRQHandler+0x4ea>
 800787a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800787e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007882:	2b00      	cmp	r3, #0
 8007884:	d003      	beq.n	800788e <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8007886:	6878      	ldr	r0, [r7, #4]
 8007888:	f000 fad9 	bl	8007e3e <UART_Transmit_IT>
    return;
 800788c:	e014      	b.n	80078b8 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800788e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007892:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007896:	2b00      	cmp	r3, #0
 8007898:	d00e      	beq.n	80078b8 <HAL_UART_IRQHandler+0x514>
 800789a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800789e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80078a2:	2b00      	cmp	r3, #0
 80078a4:	d008      	beq.n	80078b8 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 80078a6:	6878      	ldr	r0, [r7, #4]
 80078a8:	f000 fb19 	bl	8007ede <UART_EndTransmit_IT>
    return;
 80078ac:	e004      	b.n	80078b8 <HAL_UART_IRQHandler+0x514>
    return;
 80078ae:	bf00      	nop
 80078b0:	e002      	b.n	80078b8 <HAL_UART_IRQHandler+0x514>
      return;
 80078b2:	bf00      	nop
 80078b4:	e000      	b.n	80078b8 <HAL_UART_IRQHandler+0x514>
      return;
 80078b6:	bf00      	nop
  }
}
 80078b8:	37e8      	adds	r7, #232	; 0xe8
 80078ba:	46bd      	mov	sp, r7
 80078bc:	bd80      	pop	{r7, pc}
 80078be:	bf00      	nop

080078c0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80078c0:	b480      	push	{r7}
 80078c2:	b083      	sub	sp, #12
 80078c4:	af00      	add	r7, sp, #0
 80078c6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80078c8:	bf00      	nop
 80078ca:	370c      	adds	r7, #12
 80078cc:	46bd      	mov	sp, r7
 80078ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078d2:	4770      	bx	lr

080078d4 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80078d4:	b480      	push	{r7}
 80078d6:	b083      	sub	sp, #12
 80078d8:	af00      	add	r7, sp, #0
 80078da:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80078dc:	bf00      	nop
 80078de:	370c      	adds	r7, #12
 80078e0:	46bd      	mov	sp, r7
 80078e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078e6:	4770      	bx	lr

080078e8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80078e8:	b480      	push	{r7}
 80078ea:	b083      	sub	sp, #12
 80078ec:	af00      	add	r7, sp, #0
 80078ee:	6078      	str	r0, [r7, #4]
 80078f0:	460b      	mov	r3, r1
 80078f2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80078f4:	bf00      	nop
 80078f6:	370c      	adds	r7, #12
 80078f8:	46bd      	mov	sp, r7
 80078fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078fe:	4770      	bx	lr

08007900 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007900:	b580      	push	{r7, lr}
 8007902:	b09c      	sub	sp, #112	; 0x70
 8007904:	af00      	add	r7, sp, #0
 8007906:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800790c:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007918:	2b00      	cmp	r3, #0
 800791a:	d172      	bne.n	8007a02 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 800791c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800791e:	2200      	movs	r2, #0
 8007920:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007922:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	330c      	adds	r3, #12
 8007928:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800792a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800792c:	e853 3f00 	ldrex	r3, [r3]
 8007930:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8007932:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007934:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007938:	66bb      	str	r3, [r7, #104]	; 0x68
 800793a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	330c      	adds	r3, #12
 8007940:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8007942:	65ba      	str	r2, [r7, #88]	; 0x58
 8007944:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007946:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8007948:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800794a:	e841 2300 	strex	r3, r2, [r1]
 800794e:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8007950:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007952:	2b00      	cmp	r3, #0
 8007954:	d1e5      	bne.n	8007922 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007956:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	3314      	adds	r3, #20
 800795c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800795e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007960:	e853 3f00 	ldrex	r3, [r3]
 8007964:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007966:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007968:	f023 0301 	bic.w	r3, r3, #1
 800796c:	667b      	str	r3, [r7, #100]	; 0x64
 800796e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	3314      	adds	r3, #20
 8007974:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8007976:	647a      	str	r2, [r7, #68]	; 0x44
 8007978:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800797a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800797c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800797e:	e841 2300 	strex	r3, r2, [r1]
 8007982:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007984:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007986:	2b00      	cmp	r3, #0
 8007988:	d1e5      	bne.n	8007956 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800798a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	3314      	adds	r3, #20
 8007990:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007992:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007994:	e853 3f00 	ldrex	r3, [r3]
 8007998:	623b      	str	r3, [r7, #32]
   return(result);
 800799a:	6a3b      	ldr	r3, [r7, #32]
 800799c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80079a0:	663b      	str	r3, [r7, #96]	; 0x60
 80079a2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	3314      	adds	r3, #20
 80079a8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80079aa:	633a      	str	r2, [r7, #48]	; 0x30
 80079ac:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079ae:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80079b0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80079b2:	e841 2300 	strex	r3, r2, [r1]
 80079b6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80079b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80079ba:	2b00      	cmp	r3, #0
 80079bc:	d1e5      	bne.n	800798a <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80079be:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80079c0:	2220      	movs	r2, #32
 80079c2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80079c6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80079c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80079ca:	2b01      	cmp	r3, #1
 80079cc:	d119      	bne.n	8007a02 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80079ce:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	330c      	adds	r3, #12
 80079d4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079d6:	693b      	ldr	r3, [r7, #16]
 80079d8:	e853 3f00 	ldrex	r3, [r3]
 80079dc:	60fb      	str	r3, [r7, #12]
   return(result);
 80079de:	68fb      	ldr	r3, [r7, #12]
 80079e0:	f023 0310 	bic.w	r3, r3, #16
 80079e4:	65fb      	str	r3, [r7, #92]	; 0x5c
 80079e6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	330c      	adds	r3, #12
 80079ec:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80079ee:	61fa      	str	r2, [r7, #28]
 80079f0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079f2:	69b9      	ldr	r1, [r7, #24]
 80079f4:	69fa      	ldr	r2, [r7, #28]
 80079f6:	e841 2300 	strex	r3, r2, [r1]
 80079fa:	617b      	str	r3, [r7, #20]
   return(result);
 80079fc:	697b      	ldr	r3, [r7, #20]
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	d1e5      	bne.n	80079ce <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007a02:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007a04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a06:	2b01      	cmp	r3, #1
 8007a08:	d106      	bne.n	8007a18 <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007a0a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007a0c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007a0e:	4619      	mov	r1, r3
 8007a10:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8007a12:	f7ff ff69 	bl	80078e8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007a16:	e002      	b.n	8007a1e <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 8007a18:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8007a1a:	f7fb f85d 	bl	8002ad8 <HAL_UART_RxCpltCallback>
}
 8007a1e:	bf00      	nop
 8007a20:	3770      	adds	r7, #112	; 0x70
 8007a22:	46bd      	mov	sp, r7
 8007a24:	bd80      	pop	{r7, pc}

08007a26 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007a26:	b580      	push	{r7, lr}
 8007a28:	b084      	sub	sp, #16
 8007a2a:	af00      	add	r7, sp, #0
 8007a2c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a32:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a38:	2b01      	cmp	r3, #1
 8007a3a:	d108      	bne.n	8007a4e <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8007a3c:	68fb      	ldr	r3, [r7, #12]
 8007a3e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007a40:	085b      	lsrs	r3, r3, #1
 8007a42:	b29b      	uxth	r3, r3
 8007a44:	4619      	mov	r1, r3
 8007a46:	68f8      	ldr	r0, [r7, #12]
 8007a48:	f7ff ff4e 	bl	80078e8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007a4c:	e002      	b.n	8007a54 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 8007a4e:	68f8      	ldr	r0, [r7, #12]
 8007a50:	f7ff ff40 	bl	80078d4 <HAL_UART_RxHalfCpltCallback>
}
 8007a54:	bf00      	nop
 8007a56:	3710      	adds	r7, #16
 8007a58:	46bd      	mov	sp, r7
 8007a5a:	bd80      	pop	{r7, pc}

08007a5c <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8007a5c:	b580      	push	{r7, lr}
 8007a5e:	b084      	sub	sp, #16
 8007a60:	af00      	add	r7, sp, #0
 8007a62:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8007a64:	2300      	movs	r3, #0
 8007a66:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a6c:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8007a6e:	68bb      	ldr	r3, [r7, #8]
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	695b      	ldr	r3, [r3, #20]
 8007a74:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007a78:	2b80      	cmp	r3, #128	; 0x80
 8007a7a:	bf0c      	ite	eq
 8007a7c:	2301      	moveq	r3, #1
 8007a7e:	2300      	movne	r3, #0
 8007a80:	b2db      	uxtb	r3, r3
 8007a82:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8007a84:	68bb      	ldr	r3, [r7, #8]
 8007a86:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007a8a:	b2db      	uxtb	r3, r3
 8007a8c:	2b21      	cmp	r3, #33	; 0x21
 8007a8e:	d108      	bne.n	8007aa2 <UART_DMAError+0x46>
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	2b00      	cmp	r3, #0
 8007a94:	d005      	beq.n	8007aa2 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8007a96:	68bb      	ldr	r3, [r7, #8]
 8007a98:	2200      	movs	r2, #0
 8007a9a:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8007a9c:	68b8      	ldr	r0, [r7, #8]
 8007a9e:	f000 f92f 	bl	8007d00 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007aa2:	68bb      	ldr	r3, [r7, #8]
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	695b      	ldr	r3, [r3, #20]
 8007aa8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007aac:	2b40      	cmp	r3, #64	; 0x40
 8007aae:	bf0c      	ite	eq
 8007ab0:	2301      	moveq	r3, #1
 8007ab2:	2300      	movne	r3, #0
 8007ab4:	b2db      	uxtb	r3, r3
 8007ab6:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8007ab8:	68bb      	ldr	r3, [r7, #8]
 8007aba:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007abe:	b2db      	uxtb	r3, r3
 8007ac0:	2b22      	cmp	r3, #34	; 0x22
 8007ac2:	d108      	bne.n	8007ad6 <UART_DMAError+0x7a>
 8007ac4:	68fb      	ldr	r3, [r7, #12]
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	d005      	beq.n	8007ad6 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8007aca:	68bb      	ldr	r3, [r7, #8]
 8007acc:	2200      	movs	r2, #0
 8007ace:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8007ad0:	68b8      	ldr	r0, [r7, #8]
 8007ad2:	f000 f93d 	bl	8007d50 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8007ad6:	68bb      	ldr	r3, [r7, #8]
 8007ad8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ada:	f043 0210 	orr.w	r2, r3, #16
 8007ade:	68bb      	ldr	r3, [r7, #8]
 8007ae0:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007ae2:	68b8      	ldr	r0, [r7, #8]
 8007ae4:	f7fa ffee 	bl	8002ac4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007ae8:	bf00      	nop
 8007aea:	3710      	adds	r7, #16
 8007aec:	46bd      	mov	sp, r7
 8007aee:	bd80      	pop	{r7, pc}

08007af0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8007af0:	b580      	push	{r7, lr}
 8007af2:	b090      	sub	sp, #64	; 0x40
 8007af4:	af00      	add	r7, sp, #0
 8007af6:	60f8      	str	r0, [r7, #12]
 8007af8:	60b9      	str	r1, [r7, #8]
 8007afa:	603b      	str	r3, [r7, #0]
 8007afc:	4613      	mov	r3, r2
 8007afe:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007b00:	e050      	b.n	8007ba4 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007b02:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007b04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b08:	d04c      	beq.n	8007ba4 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8007b0a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007b0c:	2b00      	cmp	r3, #0
 8007b0e:	d007      	beq.n	8007b20 <UART_WaitOnFlagUntilTimeout+0x30>
 8007b10:	f7fc fab8 	bl	8004084 <HAL_GetTick>
 8007b14:	4602      	mov	r2, r0
 8007b16:	683b      	ldr	r3, [r7, #0]
 8007b18:	1ad3      	subs	r3, r2, r3
 8007b1a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007b1c:	429a      	cmp	r2, r3
 8007b1e:	d241      	bcs.n	8007ba4 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007b20:	68fb      	ldr	r3, [r7, #12]
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	330c      	adds	r3, #12
 8007b26:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b2a:	e853 3f00 	ldrex	r3, [r3]
 8007b2e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007b30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b32:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007b36:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007b38:	68fb      	ldr	r3, [r7, #12]
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	330c      	adds	r3, #12
 8007b3e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8007b40:	637a      	str	r2, [r7, #52]	; 0x34
 8007b42:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b44:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007b46:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007b48:	e841 2300 	strex	r3, r2, [r1]
 8007b4c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8007b4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007b50:	2b00      	cmp	r3, #0
 8007b52:	d1e5      	bne.n	8007b20 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	3314      	adds	r3, #20
 8007b5a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b5c:	697b      	ldr	r3, [r7, #20]
 8007b5e:	e853 3f00 	ldrex	r3, [r3]
 8007b62:	613b      	str	r3, [r7, #16]
   return(result);
 8007b64:	693b      	ldr	r3, [r7, #16]
 8007b66:	f023 0301 	bic.w	r3, r3, #1
 8007b6a:	63bb      	str	r3, [r7, #56]	; 0x38
 8007b6c:	68fb      	ldr	r3, [r7, #12]
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	3314      	adds	r3, #20
 8007b72:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007b74:	623a      	str	r2, [r7, #32]
 8007b76:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b78:	69f9      	ldr	r1, [r7, #28]
 8007b7a:	6a3a      	ldr	r2, [r7, #32]
 8007b7c:	e841 2300 	strex	r3, r2, [r1]
 8007b80:	61bb      	str	r3, [r7, #24]
   return(result);
 8007b82:	69bb      	ldr	r3, [r7, #24]
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	d1e5      	bne.n	8007b54 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8007b88:	68fb      	ldr	r3, [r7, #12]
 8007b8a:	2220      	movs	r2, #32
 8007b8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8007b90:	68fb      	ldr	r3, [r7, #12]
 8007b92:	2220      	movs	r2, #32
 8007b94:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8007b98:	68fb      	ldr	r3, [r7, #12]
 8007b9a:	2200      	movs	r2, #0
 8007b9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8007ba0:	2303      	movs	r3, #3
 8007ba2:	e00f      	b.n	8007bc4 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007ba4:	68fb      	ldr	r3, [r7, #12]
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	681a      	ldr	r2, [r3, #0]
 8007baa:	68bb      	ldr	r3, [r7, #8]
 8007bac:	4013      	ands	r3, r2
 8007bae:	68ba      	ldr	r2, [r7, #8]
 8007bb0:	429a      	cmp	r2, r3
 8007bb2:	bf0c      	ite	eq
 8007bb4:	2301      	moveq	r3, #1
 8007bb6:	2300      	movne	r3, #0
 8007bb8:	b2db      	uxtb	r3, r3
 8007bba:	461a      	mov	r2, r3
 8007bbc:	79fb      	ldrb	r3, [r7, #7]
 8007bbe:	429a      	cmp	r2, r3
 8007bc0:	d09f      	beq.n	8007b02 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007bc2:	2300      	movs	r3, #0
}
 8007bc4:	4618      	mov	r0, r3
 8007bc6:	3740      	adds	r7, #64	; 0x40
 8007bc8:	46bd      	mov	sp, r7
 8007bca:	bd80      	pop	{r7, pc}

08007bcc <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007bcc:	b580      	push	{r7, lr}
 8007bce:	b098      	sub	sp, #96	; 0x60
 8007bd0:	af00      	add	r7, sp, #0
 8007bd2:	60f8      	str	r0, [r7, #12]
 8007bd4:	60b9      	str	r1, [r7, #8]
 8007bd6:	4613      	mov	r3, r2
 8007bd8:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8007bda:	68ba      	ldr	r2, [r7, #8]
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8007be0:	68fb      	ldr	r3, [r7, #12]
 8007be2:	88fa      	ldrh	r2, [r7, #6]
 8007be4:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007be6:	68fb      	ldr	r3, [r7, #12]
 8007be8:	2200      	movs	r2, #0
 8007bea:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007bec:	68fb      	ldr	r3, [r7, #12]
 8007bee:	2222      	movs	r2, #34	; 0x22
 8007bf0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007bf8:	4a3e      	ldr	r2, [pc, #248]	; (8007cf4 <UART_Start_Receive_DMA+0x128>)
 8007bfa:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c00:	4a3d      	ldr	r2, [pc, #244]	; (8007cf8 <UART_Start_Receive_DMA+0x12c>)
 8007c02:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c08:	4a3c      	ldr	r2, [pc, #240]	; (8007cfc <UART_Start_Receive_DMA+0x130>)
 8007c0a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8007c0c:	68fb      	ldr	r3, [r7, #12]
 8007c0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c10:	2200      	movs	r2, #0
 8007c12:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8007c14:	f107 0308 	add.w	r3, r7, #8
 8007c18:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8007c1e:	68fb      	ldr	r3, [r7, #12]
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	3304      	adds	r3, #4
 8007c24:	4619      	mov	r1, r3
 8007c26:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007c28:	681a      	ldr	r2, [r3, #0]
 8007c2a:	88fb      	ldrh	r3, [r7, #6]
 8007c2c:	f7fc fcaa 	bl	8004584 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8007c30:	2300      	movs	r3, #0
 8007c32:	613b      	str	r3, [r7, #16]
 8007c34:	68fb      	ldr	r3, [r7, #12]
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	613b      	str	r3, [r7, #16]
 8007c3c:	68fb      	ldr	r3, [r7, #12]
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	685b      	ldr	r3, [r3, #4]
 8007c42:	613b      	str	r3, [r7, #16]
 8007c44:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007c46:	68fb      	ldr	r3, [r7, #12]
 8007c48:	2200      	movs	r2, #0
 8007c4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007c4e:	68fb      	ldr	r3, [r7, #12]
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	330c      	adds	r3, #12
 8007c54:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c56:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007c58:	e853 3f00 	ldrex	r3, [r3]
 8007c5c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007c5e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007c60:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007c64:	65bb      	str	r3, [r7, #88]	; 0x58
 8007c66:	68fb      	ldr	r3, [r7, #12]
 8007c68:	681b      	ldr	r3, [r3, #0]
 8007c6a:	330c      	adds	r3, #12
 8007c6c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007c6e:	64fa      	str	r2, [r7, #76]	; 0x4c
 8007c70:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c72:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8007c74:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007c76:	e841 2300 	strex	r3, r2, [r1]
 8007c7a:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8007c7c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007c7e:	2b00      	cmp	r3, #0
 8007c80:	d1e5      	bne.n	8007c4e <UART_Start_Receive_DMA+0x82>

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	3314      	adds	r3, #20
 8007c88:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c8c:	e853 3f00 	ldrex	r3, [r3]
 8007c90:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007c92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c94:	f043 0301 	orr.w	r3, r3, #1
 8007c98:	657b      	str	r3, [r7, #84]	; 0x54
 8007c9a:	68fb      	ldr	r3, [r7, #12]
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	3314      	adds	r3, #20
 8007ca0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8007ca2:	63ba      	str	r2, [r7, #56]	; 0x38
 8007ca4:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ca6:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8007ca8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007caa:	e841 2300 	strex	r3, r2, [r1]
 8007cae:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007cb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007cb2:	2b00      	cmp	r3, #0
 8007cb4:	d1e5      	bne.n	8007c82 <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007cb6:	68fb      	ldr	r3, [r7, #12]
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	3314      	adds	r3, #20
 8007cbc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cbe:	69bb      	ldr	r3, [r7, #24]
 8007cc0:	e853 3f00 	ldrex	r3, [r3]
 8007cc4:	617b      	str	r3, [r7, #20]
   return(result);
 8007cc6:	697b      	ldr	r3, [r7, #20]
 8007cc8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007ccc:	653b      	str	r3, [r7, #80]	; 0x50
 8007cce:	68fb      	ldr	r3, [r7, #12]
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	3314      	adds	r3, #20
 8007cd4:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8007cd6:	627a      	str	r2, [r7, #36]	; 0x24
 8007cd8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cda:	6a39      	ldr	r1, [r7, #32]
 8007cdc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007cde:	e841 2300 	strex	r3, r2, [r1]
 8007ce2:	61fb      	str	r3, [r7, #28]
   return(result);
 8007ce4:	69fb      	ldr	r3, [r7, #28]
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	d1e5      	bne.n	8007cb6 <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 8007cea:	2300      	movs	r3, #0
}
 8007cec:	4618      	mov	r0, r3
 8007cee:	3760      	adds	r7, #96	; 0x60
 8007cf0:	46bd      	mov	sp, r7
 8007cf2:	bd80      	pop	{r7, pc}
 8007cf4:	08007901 	.word	0x08007901
 8007cf8:	08007a27 	.word	0x08007a27
 8007cfc:	08007a5d 	.word	0x08007a5d

08007d00 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8007d00:	b480      	push	{r7}
 8007d02:	b089      	sub	sp, #36	; 0x24
 8007d04:	af00      	add	r7, sp, #0
 8007d06:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	330c      	adds	r3, #12
 8007d0e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d10:	68fb      	ldr	r3, [r7, #12]
 8007d12:	e853 3f00 	ldrex	r3, [r3]
 8007d16:	60bb      	str	r3, [r7, #8]
   return(result);
 8007d18:	68bb      	ldr	r3, [r7, #8]
 8007d1a:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8007d1e:	61fb      	str	r3, [r7, #28]
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	330c      	adds	r3, #12
 8007d26:	69fa      	ldr	r2, [r7, #28]
 8007d28:	61ba      	str	r2, [r7, #24]
 8007d2a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d2c:	6979      	ldr	r1, [r7, #20]
 8007d2e:	69ba      	ldr	r2, [r7, #24]
 8007d30:	e841 2300 	strex	r3, r2, [r1]
 8007d34:	613b      	str	r3, [r7, #16]
   return(result);
 8007d36:	693b      	ldr	r3, [r7, #16]
 8007d38:	2b00      	cmp	r3, #0
 8007d3a:	d1e5      	bne.n	8007d08 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	2220      	movs	r2, #32
 8007d40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8007d44:	bf00      	nop
 8007d46:	3724      	adds	r7, #36	; 0x24
 8007d48:	46bd      	mov	sp, r7
 8007d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d4e:	4770      	bx	lr

08007d50 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007d50:	b480      	push	{r7}
 8007d52:	b095      	sub	sp, #84	; 0x54
 8007d54:	af00      	add	r7, sp, #0
 8007d56:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	330c      	adds	r3, #12
 8007d5e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d60:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007d62:	e853 3f00 	ldrex	r3, [r3]
 8007d66:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007d68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d6a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007d6e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	330c      	adds	r3, #12
 8007d76:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007d78:	643a      	str	r2, [r7, #64]	; 0x40
 8007d7a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d7c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007d7e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007d80:	e841 2300 	strex	r3, r2, [r1]
 8007d84:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007d86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d88:	2b00      	cmp	r3, #0
 8007d8a:	d1e5      	bne.n	8007d58 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	3314      	adds	r3, #20
 8007d92:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d94:	6a3b      	ldr	r3, [r7, #32]
 8007d96:	e853 3f00 	ldrex	r3, [r3]
 8007d9a:	61fb      	str	r3, [r7, #28]
   return(result);
 8007d9c:	69fb      	ldr	r3, [r7, #28]
 8007d9e:	f023 0301 	bic.w	r3, r3, #1
 8007da2:	64bb      	str	r3, [r7, #72]	; 0x48
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	3314      	adds	r3, #20
 8007daa:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007dac:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007dae:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007db0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007db2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007db4:	e841 2300 	strex	r3, r2, [r1]
 8007db8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007dba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007dbc:	2b00      	cmp	r3, #0
 8007dbe:	d1e5      	bne.n	8007d8c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007dc4:	2b01      	cmp	r3, #1
 8007dc6:	d119      	bne.n	8007dfc <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	330c      	adds	r3, #12
 8007dce:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007dd0:	68fb      	ldr	r3, [r7, #12]
 8007dd2:	e853 3f00 	ldrex	r3, [r3]
 8007dd6:	60bb      	str	r3, [r7, #8]
   return(result);
 8007dd8:	68bb      	ldr	r3, [r7, #8]
 8007dda:	f023 0310 	bic.w	r3, r3, #16
 8007dde:	647b      	str	r3, [r7, #68]	; 0x44
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	330c      	adds	r3, #12
 8007de6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007de8:	61ba      	str	r2, [r7, #24]
 8007dea:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007dec:	6979      	ldr	r1, [r7, #20]
 8007dee:	69ba      	ldr	r2, [r7, #24]
 8007df0:	e841 2300 	strex	r3, r2, [r1]
 8007df4:	613b      	str	r3, [r7, #16]
   return(result);
 8007df6:	693b      	ldr	r3, [r7, #16]
 8007df8:	2b00      	cmp	r3, #0
 8007dfa:	d1e5      	bne.n	8007dc8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	2220      	movs	r2, #32
 8007e00:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	2200      	movs	r2, #0
 8007e08:	631a      	str	r2, [r3, #48]	; 0x30
}
 8007e0a:	bf00      	nop
 8007e0c:	3754      	adds	r7, #84	; 0x54
 8007e0e:	46bd      	mov	sp, r7
 8007e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e14:	4770      	bx	lr

08007e16 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007e16:	b580      	push	{r7, lr}
 8007e18:	b084      	sub	sp, #16
 8007e1a:	af00      	add	r7, sp, #0
 8007e1c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e22:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007e24:	68fb      	ldr	r3, [r7, #12]
 8007e26:	2200      	movs	r2, #0
 8007e28:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8007e2a:	68fb      	ldr	r3, [r7, #12]
 8007e2c:	2200      	movs	r2, #0
 8007e2e:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007e30:	68f8      	ldr	r0, [r7, #12]
 8007e32:	f7fa fe47 	bl	8002ac4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007e36:	bf00      	nop
 8007e38:	3710      	adds	r7, #16
 8007e3a:	46bd      	mov	sp, r7
 8007e3c:	bd80      	pop	{r7, pc}

08007e3e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8007e3e:	b480      	push	{r7}
 8007e40:	b085      	sub	sp, #20
 8007e42:	af00      	add	r7, sp, #0
 8007e44:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007e4c:	b2db      	uxtb	r3, r3
 8007e4e:	2b21      	cmp	r3, #33	; 0x21
 8007e50:	d13e      	bne.n	8007ed0 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	689b      	ldr	r3, [r3, #8]
 8007e56:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007e5a:	d114      	bne.n	8007e86 <UART_Transmit_IT+0x48>
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	691b      	ldr	r3, [r3, #16]
 8007e60:	2b00      	cmp	r3, #0
 8007e62:	d110      	bne.n	8007e86 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	6a1b      	ldr	r3, [r3, #32]
 8007e68:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	881b      	ldrh	r3, [r3, #0]
 8007e6e:	461a      	mov	r2, r3
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007e78:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	6a1b      	ldr	r3, [r3, #32]
 8007e7e:	1c9a      	adds	r2, r3, #2
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	621a      	str	r2, [r3, #32]
 8007e84:	e008      	b.n	8007e98 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	6a1b      	ldr	r3, [r3, #32]
 8007e8a:	1c59      	adds	r1, r3, #1
 8007e8c:	687a      	ldr	r2, [r7, #4]
 8007e8e:	6211      	str	r1, [r2, #32]
 8007e90:	781a      	ldrb	r2, [r3, #0]
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007e9c:	b29b      	uxth	r3, r3
 8007e9e:	3b01      	subs	r3, #1
 8007ea0:	b29b      	uxth	r3, r3
 8007ea2:	687a      	ldr	r2, [r7, #4]
 8007ea4:	4619      	mov	r1, r3
 8007ea6:	84d1      	strh	r1, [r2, #38]	; 0x26
 8007ea8:	2b00      	cmp	r3, #0
 8007eaa:	d10f      	bne.n	8007ecc <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	68da      	ldr	r2, [r3, #12]
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	681b      	ldr	r3, [r3, #0]
 8007eb6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007eba:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	68da      	ldr	r2, [r3, #12]
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007eca:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007ecc:	2300      	movs	r3, #0
 8007ece:	e000      	b.n	8007ed2 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8007ed0:	2302      	movs	r3, #2
  }
}
 8007ed2:	4618      	mov	r0, r3
 8007ed4:	3714      	adds	r7, #20
 8007ed6:	46bd      	mov	sp, r7
 8007ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007edc:	4770      	bx	lr

08007ede <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007ede:	b580      	push	{r7, lr}
 8007ee0:	b082      	sub	sp, #8
 8007ee2:	af00      	add	r7, sp, #0
 8007ee4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	68da      	ldr	r2, [r3, #12]
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007ef4:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	2220      	movs	r2, #32
 8007efa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007efe:	6878      	ldr	r0, [r7, #4]
 8007f00:	f7ff fcde 	bl	80078c0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007f04:	2300      	movs	r3, #0
}
 8007f06:	4618      	mov	r0, r3
 8007f08:	3708      	adds	r7, #8
 8007f0a:	46bd      	mov	sp, r7
 8007f0c:	bd80      	pop	{r7, pc}

08007f0e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007f0e:	b580      	push	{r7, lr}
 8007f10:	b08c      	sub	sp, #48	; 0x30
 8007f12:	af00      	add	r7, sp, #0
 8007f14:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007f1c:	b2db      	uxtb	r3, r3
 8007f1e:	2b22      	cmp	r3, #34	; 0x22
 8007f20:	f040 80ab 	bne.w	800807a <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	689b      	ldr	r3, [r3, #8]
 8007f28:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007f2c:	d117      	bne.n	8007f5e <UART_Receive_IT+0x50>
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	691b      	ldr	r3, [r3, #16]
 8007f32:	2b00      	cmp	r3, #0
 8007f34:	d113      	bne.n	8007f5e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8007f36:	2300      	movs	r3, #0
 8007f38:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007f3e:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	685b      	ldr	r3, [r3, #4]
 8007f46:	b29b      	uxth	r3, r3
 8007f48:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007f4c:	b29a      	uxth	r2, r3
 8007f4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007f50:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007f56:	1c9a      	adds	r2, r3, #2
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	629a      	str	r2, [r3, #40]	; 0x28
 8007f5c:	e026      	b.n	8007fac <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007f62:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8007f64:	2300      	movs	r3, #0
 8007f66:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	689b      	ldr	r3, [r3, #8]
 8007f6c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007f70:	d007      	beq.n	8007f82 <UART_Receive_IT+0x74>
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	689b      	ldr	r3, [r3, #8]
 8007f76:	2b00      	cmp	r3, #0
 8007f78:	d10a      	bne.n	8007f90 <UART_Receive_IT+0x82>
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	691b      	ldr	r3, [r3, #16]
 8007f7e:	2b00      	cmp	r3, #0
 8007f80:	d106      	bne.n	8007f90 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	685b      	ldr	r3, [r3, #4]
 8007f88:	b2da      	uxtb	r2, r3
 8007f8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f8c:	701a      	strb	r2, [r3, #0]
 8007f8e:	e008      	b.n	8007fa2 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	685b      	ldr	r3, [r3, #4]
 8007f96:	b2db      	uxtb	r3, r3
 8007f98:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007f9c:	b2da      	uxtb	r2, r3
 8007f9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007fa0:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007fa6:	1c5a      	adds	r2, r3, #1
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007fb0:	b29b      	uxth	r3, r3
 8007fb2:	3b01      	subs	r3, #1
 8007fb4:	b29b      	uxth	r3, r3
 8007fb6:	687a      	ldr	r2, [r7, #4]
 8007fb8:	4619      	mov	r1, r3
 8007fba:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8007fbc:	2b00      	cmp	r3, #0
 8007fbe:	d15a      	bne.n	8008076 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	68da      	ldr	r2, [r3, #12]
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	681b      	ldr	r3, [r3, #0]
 8007fca:	f022 0220 	bic.w	r2, r2, #32
 8007fce:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	68da      	ldr	r2, [r3, #12]
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007fde:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	695a      	ldr	r2, [r3, #20]
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	681b      	ldr	r3, [r3, #0]
 8007fea:	f022 0201 	bic.w	r2, r2, #1
 8007fee:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	2220      	movs	r2, #32
 8007ff4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007ffc:	2b01      	cmp	r3, #1
 8007ffe:	d135      	bne.n	800806c <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	2200      	movs	r2, #0
 8008004:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	330c      	adds	r3, #12
 800800c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800800e:	697b      	ldr	r3, [r7, #20]
 8008010:	e853 3f00 	ldrex	r3, [r3]
 8008014:	613b      	str	r3, [r7, #16]
   return(result);
 8008016:	693b      	ldr	r3, [r7, #16]
 8008018:	f023 0310 	bic.w	r3, r3, #16
 800801c:	627b      	str	r3, [r7, #36]	; 0x24
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	330c      	adds	r3, #12
 8008024:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008026:	623a      	str	r2, [r7, #32]
 8008028:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800802a:	69f9      	ldr	r1, [r7, #28]
 800802c:	6a3a      	ldr	r2, [r7, #32]
 800802e:	e841 2300 	strex	r3, r2, [r1]
 8008032:	61bb      	str	r3, [r7, #24]
   return(result);
 8008034:	69bb      	ldr	r3, [r7, #24]
 8008036:	2b00      	cmp	r3, #0
 8008038:	d1e5      	bne.n	8008006 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	f003 0310 	and.w	r3, r3, #16
 8008044:	2b10      	cmp	r3, #16
 8008046:	d10a      	bne.n	800805e <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008048:	2300      	movs	r3, #0
 800804a:	60fb      	str	r3, [r7, #12]
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	60fb      	str	r3, [r7, #12]
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	685b      	ldr	r3, [r3, #4]
 800805a:	60fb      	str	r3, [r7, #12]
 800805c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008062:	4619      	mov	r1, r3
 8008064:	6878      	ldr	r0, [r7, #4]
 8008066:	f7ff fc3f 	bl	80078e8 <HAL_UARTEx_RxEventCallback>
 800806a:	e002      	b.n	8008072 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800806c:	6878      	ldr	r0, [r7, #4]
 800806e:	f7fa fd33 	bl	8002ad8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8008072:	2300      	movs	r3, #0
 8008074:	e002      	b.n	800807c <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8008076:	2300      	movs	r3, #0
 8008078:	e000      	b.n	800807c <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800807a:	2302      	movs	r3, #2
  }
}
 800807c:	4618      	mov	r0, r3
 800807e:	3730      	adds	r7, #48	; 0x30
 8008080:	46bd      	mov	sp, r7
 8008082:	bd80      	pop	{r7, pc}

08008084 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008084:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008088:	b0c0      	sub	sp, #256	; 0x100
 800808a:	af00      	add	r7, sp, #0
 800808c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008090:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	691b      	ldr	r3, [r3, #16]
 8008098:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800809c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80080a0:	68d9      	ldr	r1, [r3, #12]
 80080a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80080a6:	681a      	ldr	r2, [r3, #0]
 80080a8:	ea40 0301 	orr.w	r3, r0, r1
 80080ac:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80080ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80080b2:	689a      	ldr	r2, [r3, #8]
 80080b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80080b8:	691b      	ldr	r3, [r3, #16]
 80080ba:	431a      	orrs	r2, r3
 80080bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80080c0:	695b      	ldr	r3, [r3, #20]
 80080c2:	431a      	orrs	r2, r3
 80080c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80080c8:	69db      	ldr	r3, [r3, #28]
 80080ca:	4313      	orrs	r3, r2
 80080cc:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80080d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80080d4:	681b      	ldr	r3, [r3, #0]
 80080d6:	68db      	ldr	r3, [r3, #12]
 80080d8:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80080dc:	f021 010c 	bic.w	r1, r1, #12
 80080e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80080e4:	681a      	ldr	r2, [r3, #0]
 80080e6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80080ea:	430b      	orrs	r3, r1
 80080ec:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80080ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	695b      	ldr	r3, [r3, #20]
 80080f6:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80080fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80080fe:	6999      	ldr	r1, [r3, #24]
 8008100:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008104:	681a      	ldr	r2, [r3, #0]
 8008106:	ea40 0301 	orr.w	r3, r0, r1
 800810a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800810c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008110:	681a      	ldr	r2, [r3, #0]
 8008112:	4b8f      	ldr	r3, [pc, #572]	; (8008350 <UART_SetConfig+0x2cc>)
 8008114:	429a      	cmp	r2, r3
 8008116:	d005      	beq.n	8008124 <UART_SetConfig+0xa0>
 8008118:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800811c:	681a      	ldr	r2, [r3, #0]
 800811e:	4b8d      	ldr	r3, [pc, #564]	; (8008354 <UART_SetConfig+0x2d0>)
 8008120:	429a      	cmp	r2, r3
 8008122:	d104      	bne.n	800812e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008124:	f7fe fde4 	bl	8006cf0 <HAL_RCC_GetPCLK2Freq>
 8008128:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800812c:	e003      	b.n	8008136 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800812e:	f7fe fdcb 	bl	8006cc8 <HAL_RCC_GetPCLK1Freq>
 8008132:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008136:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800813a:	69db      	ldr	r3, [r3, #28]
 800813c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008140:	f040 810c 	bne.w	800835c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008144:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008148:	2200      	movs	r2, #0
 800814a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800814e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8008152:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8008156:	4622      	mov	r2, r4
 8008158:	462b      	mov	r3, r5
 800815a:	1891      	adds	r1, r2, r2
 800815c:	65b9      	str	r1, [r7, #88]	; 0x58
 800815e:	415b      	adcs	r3, r3
 8008160:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008162:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8008166:	4621      	mov	r1, r4
 8008168:	eb12 0801 	adds.w	r8, r2, r1
 800816c:	4629      	mov	r1, r5
 800816e:	eb43 0901 	adc.w	r9, r3, r1
 8008172:	f04f 0200 	mov.w	r2, #0
 8008176:	f04f 0300 	mov.w	r3, #0
 800817a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800817e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008182:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008186:	4690      	mov	r8, r2
 8008188:	4699      	mov	r9, r3
 800818a:	4623      	mov	r3, r4
 800818c:	eb18 0303 	adds.w	r3, r8, r3
 8008190:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8008194:	462b      	mov	r3, r5
 8008196:	eb49 0303 	adc.w	r3, r9, r3
 800819a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800819e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80081a2:	685b      	ldr	r3, [r3, #4]
 80081a4:	2200      	movs	r2, #0
 80081a6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80081aa:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80081ae:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80081b2:	460b      	mov	r3, r1
 80081b4:	18db      	adds	r3, r3, r3
 80081b6:	653b      	str	r3, [r7, #80]	; 0x50
 80081b8:	4613      	mov	r3, r2
 80081ba:	eb42 0303 	adc.w	r3, r2, r3
 80081be:	657b      	str	r3, [r7, #84]	; 0x54
 80081c0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80081c4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80081c8:	f7f8 fd4e 	bl	8000c68 <__aeabi_uldivmod>
 80081cc:	4602      	mov	r2, r0
 80081ce:	460b      	mov	r3, r1
 80081d0:	4b61      	ldr	r3, [pc, #388]	; (8008358 <UART_SetConfig+0x2d4>)
 80081d2:	fba3 2302 	umull	r2, r3, r3, r2
 80081d6:	095b      	lsrs	r3, r3, #5
 80081d8:	011c      	lsls	r4, r3, #4
 80081da:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80081de:	2200      	movs	r2, #0
 80081e0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80081e4:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80081e8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80081ec:	4642      	mov	r2, r8
 80081ee:	464b      	mov	r3, r9
 80081f0:	1891      	adds	r1, r2, r2
 80081f2:	64b9      	str	r1, [r7, #72]	; 0x48
 80081f4:	415b      	adcs	r3, r3
 80081f6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80081f8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80081fc:	4641      	mov	r1, r8
 80081fe:	eb12 0a01 	adds.w	sl, r2, r1
 8008202:	4649      	mov	r1, r9
 8008204:	eb43 0b01 	adc.w	fp, r3, r1
 8008208:	f04f 0200 	mov.w	r2, #0
 800820c:	f04f 0300 	mov.w	r3, #0
 8008210:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8008214:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8008218:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800821c:	4692      	mov	sl, r2
 800821e:	469b      	mov	fp, r3
 8008220:	4643      	mov	r3, r8
 8008222:	eb1a 0303 	adds.w	r3, sl, r3
 8008226:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800822a:	464b      	mov	r3, r9
 800822c:	eb4b 0303 	adc.w	r3, fp, r3
 8008230:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8008234:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008238:	685b      	ldr	r3, [r3, #4]
 800823a:	2200      	movs	r2, #0
 800823c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8008240:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8008244:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8008248:	460b      	mov	r3, r1
 800824a:	18db      	adds	r3, r3, r3
 800824c:	643b      	str	r3, [r7, #64]	; 0x40
 800824e:	4613      	mov	r3, r2
 8008250:	eb42 0303 	adc.w	r3, r2, r3
 8008254:	647b      	str	r3, [r7, #68]	; 0x44
 8008256:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800825a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800825e:	f7f8 fd03 	bl	8000c68 <__aeabi_uldivmod>
 8008262:	4602      	mov	r2, r0
 8008264:	460b      	mov	r3, r1
 8008266:	4611      	mov	r1, r2
 8008268:	4b3b      	ldr	r3, [pc, #236]	; (8008358 <UART_SetConfig+0x2d4>)
 800826a:	fba3 2301 	umull	r2, r3, r3, r1
 800826e:	095b      	lsrs	r3, r3, #5
 8008270:	2264      	movs	r2, #100	; 0x64
 8008272:	fb02 f303 	mul.w	r3, r2, r3
 8008276:	1acb      	subs	r3, r1, r3
 8008278:	00db      	lsls	r3, r3, #3
 800827a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800827e:	4b36      	ldr	r3, [pc, #216]	; (8008358 <UART_SetConfig+0x2d4>)
 8008280:	fba3 2302 	umull	r2, r3, r3, r2
 8008284:	095b      	lsrs	r3, r3, #5
 8008286:	005b      	lsls	r3, r3, #1
 8008288:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800828c:	441c      	add	r4, r3
 800828e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008292:	2200      	movs	r2, #0
 8008294:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8008298:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800829c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80082a0:	4642      	mov	r2, r8
 80082a2:	464b      	mov	r3, r9
 80082a4:	1891      	adds	r1, r2, r2
 80082a6:	63b9      	str	r1, [r7, #56]	; 0x38
 80082a8:	415b      	adcs	r3, r3
 80082aa:	63fb      	str	r3, [r7, #60]	; 0x3c
 80082ac:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80082b0:	4641      	mov	r1, r8
 80082b2:	1851      	adds	r1, r2, r1
 80082b4:	6339      	str	r1, [r7, #48]	; 0x30
 80082b6:	4649      	mov	r1, r9
 80082b8:	414b      	adcs	r3, r1
 80082ba:	637b      	str	r3, [r7, #52]	; 0x34
 80082bc:	f04f 0200 	mov.w	r2, #0
 80082c0:	f04f 0300 	mov.w	r3, #0
 80082c4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80082c8:	4659      	mov	r1, fp
 80082ca:	00cb      	lsls	r3, r1, #3
 80082cc:	4651      	mov	r1, sl
 80082ce:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80082d2:	4651      	mov	r1, sl
 80082d4:	00ca      	lsls	r2, r1, #3
 80082d6:	4610      	mov	r0, r2
 80082d8:	4619      	mov	r1, r3
 80082da:	4603      	mov	r3, r0
 80082dc:	4642      	mov	r2, r8
 80082de:	189b      	adds	r3, r3, r2
 80082e0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80082e4:	464b      	mov	r3, r9
 80082e6:	460a      	mov	r2, r1
 80082e8:	eb42 0303 	adc.w	r3, r2, r3
 80082ec:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80082f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80082f4:	685b      	ldr	r3, [r3, #4]
 80082f6:	2200      	movs	r2, #0
 80082f8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80082fc:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8008300:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8008304:	460b      	mov	r3, r1
 8008306:	18db      	adds	r3, r3, r3
 8008308:	62bb      	str	r3, [r7, #40]	; 0x28
 800830a:	4613      	mov	r3, r2
 800830c:	eb42 0303 	adc.w	r3, r2, r3
 8008310:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008312:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8008316:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800831a:	f7f8 fca5 	bl	8000c68 <__aeabi_uldivmod>
 800831e:	4602      	mov	r2, r0
 8008320:	460b      	mov	r3, r1
 8008322:	4b0d      	ldr	r3, [pc, #52]	; (8008358 <UART_SetConfig+0x2d4>)
 8008324:	fba3 1302 	umull	r1, r3, r3, r2
 8008328:	095b      	lsrs	r3, r3, #5
 800832a:	2164      	movs	r1, #100	; 0x64
 800832c:	fb01 f303 	mul.w	r3, r1, r3
 8008330:	1ad3      	subs	r3, r2, r3
 8008332:	00db      	lsls	r3, r3, #3
 8008334:	3332      	adds	r3, #50	; 0x32
 8008336:	4a08      	ldr	r2, [pc, #32]	; (8008358 <UART_SetConfig+0x2d4>)
 8008338:	fba2 2303 	umull	r2, r3, r2, r3
 800833c:	095b      	lsrs	r3, r3, #5
 800833e:	f003 0207 	and.w	r2, r3, #7
 8008342:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	4422      	add	r2, r4
 800834a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800834c:	e105      	b.n	800855a <UART_SetConfig+0x4d6>
 800834e:	bf00      	nop
 8008350:	40011000 	.word	0x40011000
 8008354:	40011400 	.word	0x40011400
 8008358:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800835c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008360:	2200      	movs	r2, #0
 8008362:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8008366:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800836a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800836e:	4642      	mov	r2, r8
 8008370:	464b      	mov	r3, r9
 8008372:	1891      	adds	r1, r2, r2
 8008374:	6239      	str	r1, [r7, #32]
 8008376:	415b      	adcs	r3, r3
 8008378:	627b      	str	r3, [r7, #36]	; 0x24
 800837a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800837e:	4641      	mov	r1, r8
 8008380:	1854      	adds	r4, r2, r1
 8008382:	4649      	mov	r1, r9
 8008384:	eb43 0501 	adc.w	r5, r3, r1
 8008388:	f04f 0200 	mov.w	r2, #0
 800838c:	f04f 0300 	mov.w	r3, #0
 8008390:	00eb      	lsls	r3, r5, #3
 8008392:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008396:	00e2      	lsls	r2, r4, #3
 8008398:	4614      	mov	r4, r2
 800839a:	461d      	mov	r5, r3
 800839c:	4643      	mov	r3, r8
 800839e:	18e3      	adds	r3, r4, r3
 80083a0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80083a4:	464b      	mov	r3, r9
 80083a6:	eb45 0303 	adc.w	r3, r5, r3
 80083aa:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80083ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80083b2:	685b      	ldr	r3, [r3, #4]
 80083b4:	2200      	movs	r2, #0
 80083b6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80083ba:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80083be:	f04f 0200 	mov.w	r2, #0
 80083c2:	f04f 0300 	mov.w	r3, #0
 80083c6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80083ca:	4629      	mov	r1, r5
 80083cc:	008b      	lsls	r3, r1, #2
 80083ce:	4621      	mov	r1, r4
 80083d0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80083d4:	4621      	mov	r1, r4
 80083d6:	008a      	lsls	r2, r1, #2
 80083d8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80083dc:	f7f8 fc44 	bl	8000c68 <__aeabi_uldivmod>
 80083e0:	4602      	mov	r2, r0
 80083e2:	460b      	mov	r3, r1
 80083e4:	4b60      	ldr	r3, [pc, #384]	; (8008568 <UART_SetConfig+0x4e4>)
 80083e6:	fba3 2302 	umull	r2, r3, r3, r2
 80083ea:	095b      	lsrs	r3, r3, #5
 80083ec:	011c      	lsls	r4, r3, #4
 80083ee:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80083f2:	2200      	movs	r2, #0
 80083f4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80083f8:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80083fc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8008400:	4642      	mov	r2, r8
 8008402:	464b      	mov	r3, r9
 8008404:	1891      	adds	r1, r2, r2
 8008406:	61b9      	str	r1, [r7, #24]
 8008408:	415b      	adcs	r3, r3
 800840a:	61fb      	str	r3, [r7, #28]
 800840c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008410:	4641      	mov	r1, r8
 8008412:	1851      	adds	r1, r2, r1
 8008414:	6139      	str	r1, [r7, #16]
 8008416:	4649      	mov	r1, r9
 8008418:	414b      	adcs	r3, r1
 800841a:	617b      	str	r3, [r7, #20]
 800841c:	f04f 0200 	mov.w	r2, #0
 8008420:	f04f 0300 	mov.w	r3, #0
 8008424:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8008428:	4659      	mov	r1, fp
 800842a:	00cb      	lsls	r3, r1, #3
 800842c:	4651      	mov	r1, sl
 800842e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008432:	4651      	mov	r1, sl
 8008434:	00ca      	lsls	r2, r1, #3
 8008436:	4610      	mov	r0, r2
 8008438:	4619      	mov	r1, r3
 800843a:	4603      	mov	r3, r0
 800843c:	4642      	mov	r2, r8
 800843e:	189b      	adds	r3, r3, r2
 8008440:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8008444:	464b      	mov	r3, r9
 8008446:	460a      	mov	r2, r1
 8008448:	eb42 0303 	adc.w	r3, r2, r3
 800844c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8008450:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008454:	685b      	ldr	r3, [r3, #4]
 8008456:	2200      	movs	r2, #0
 8008458:	67bb      	str	r3, [r7, #120]	; 0x78
 800845a:	67fa      	str	r2, [r7, #124]	; 0x7c
 800845c:	f04f 0200 	mov.w	r2, #0
 8008460:	f04f 0300 	mov.w	r3, #0
 8008464:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8008468:	4649      	mov	r1, r9
 800846a:	008b      	lsls	r3, r1, #2
 800846c:	4641      	mov	r1, r8
 800846e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008472:	4641      	mov	r1, r8
 8008474:	008a      	lsls	r2, r1, #2
 8008476:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800847a:	f7f8 fbf5 	bl	8000c68 <__aeabi_uldivmod>
 800847e:	4602      	mov	r2, r0
 8008480:	460b      	mov	r3, r1
 8008482:	4b39      	ldr	r3, [pc, #228]	; (8008568 <UART_SetConfig+0x4e4>)
 8008484:	fba3 1302 	umull	r1, r3, r3, r2
 8008488:	095b      	lsrs	r3, r3, #5
 800848a:	2164      	movs	r1, #100	; 0x64
 800848c:	fb01 f303 	mul.w	r3, r1, r3
 8008490:	1ad3      	subs	r3, r2, r3
 8008492:	011b      	lsls	r3, r3, #4
 8008494:	3332      	adds	r3, #50	; 0x32
 8008496:	4a34      	ldr	r2, [pc, #208]	; (8008568 <UART_SetConfig+0x4e4>)
 8008498:	fba2 2303 	umull	r2, r3, r2, r3
 800849c:	095b      	lsrs	r3, r3, #5
 800849e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80084a2:	441c      	add	r4, r3
 80084a4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80084a8:	2200      	movs	r2, #0
 80084aa:	673b      	str	r3, [r7, #112]	; 0x70
 80084ac:	677a      	str	r2, [r7, #116]	; 0x74
 80084ae:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80084b2:	4642      	mov	r2, r8
 80084b4:	464b      	mov	r3, r9
 80084b6:	1891      	adds	r1, r2, r2
 80084b8:	60b9      	str	r1, [r7, #8]
 80084ba:	415b      	adcs	r3, r3
 80084bc:	60fb      	str	r3, [r7, #12]
 80084be:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80084c2:	4641      	mov	r1, r8
 80084c4:	1851      	adds	r1, r2, r1
 80084c6:	6039      	str	r1, [r7, #0]
 80084c8:	4649      	mov	r1, r9
 80084ca:	414b      	adcs	r3, r1
 80084cc:	607b      	str	r3, [r7, #4]
 80084ce:	f04f 0200 	mov.w	r2, #0
 80084d2:	f04f 0300 	mov.w	r3, #0
 80084d6:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80084da:	4659      	mov	r1, fp
 80084dc:	00cb      	lsls	r3, r1, #3
 80084de:	4651      	mov	r1, sl
 80084e0:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80084e4:	4651      	mov	r1, sl
 80084e6:	00ca      	lsls	r2, r1, #3
 80084e8:	4610      	mov	r0, r2
 80084ea:	4619      	mov	r1, r3
 80084ec:	4603      	mov	r3, r0
 80084ee:	4642      	mov	r2, r8
 80084f0:	189b      	adds	r3, r3, r2
 80084f2:	66bb      	str	r3, [r7, #104]	; 0x68
 80084f4:	464b      	mov	r3, r9
 80084f6:	460a      	mov	r2, r1
 80084f8:	eb42 0303 	adc.w	r3, r2, r3
 80084fc:	66fb      	str	r3, [r7, #108]	; 0x6c
 80084fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008502:	685b      	ldr	r3, [r3, #4]
 8008504:	2200      	movs	r2, #0
 8008506:	663b      	str	r3, [r7, #96]	; 0x60
 8008508:	667a      	str	r2, [r7, #100]	; 0x64
 800850a:	f04f 0200 	mov.w	r2, #0
 800850e:	f04f 0300 	mov.w	r3, #0
 8008512:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8008516:	4649      	mov	r1, r9
 8008518:	008b      	lsls	r3, r1, #2
 800851a:	4641      	mov	r1, r8
 800851c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008520:	4641      	mov	r1, r8
 8008522:	008a      	lsls	r2, r1, #2
 8008524:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8008528:	f7f8 fb9e 	bl	8000c68 <__aeabi_uldivmod>
 800852c:	4602      	mov	r2, r0
 800852e:	460b      	mov	r3, r1
 8008530:	4b0d      	ldr	r3, [pc, #52]	; (8008568 <UART_SetConfig+0x4e4>)
 8008532:	fba3 1302 	umull	r1, r3, r3, r2
 8008536:	095b      	lsrs	r3, r3, #5
 8008538:	2164      	movs	r1, #100	; 0x64
 800853a:	fb01 f303 	mul.w	r3, r1, r3
 800853e:	1ad3      	subs	r3, r2, r3
 8008540:	011b      	lsls	r3, r3, #4
 8008542:	3332      	adds	r3, #50	; 0x32
 8008544:	4a08      	ldr	r2, [pc, #32]	; (8008568 <UART_SetConfig+0x4e4>)
 8008546:	fba2 2303 	umull	r2, r3, r2, r3
 800854a:	095b      	lsrs	r3, r3, #5
 800854c:	f003 020f 	and.w	r2, r3, #15
 8008550:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	4422      	add	r2, r4
 8008558:	609a      	str	r2, [r3, #8]
}
 800855a:	bf00      	nop
 800855c:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8008560:	46bd      	mov	sp, r7
 8008562:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008566:	bf00      	nop
 8008568:	51eb851f 	.word	0x51eb851f

0800856c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800856c:	b084      	sub	sp, #16
 800856e:	b580      	push	{r7, lr}
 8008570:	b084      	sub	sp, #16
 8008572:	af00      	add	r7, sp, #0
 8008574:	6078      	str	r0, [r7, #4]
 8008576:	f107 001c 	add.w	r0, r7, #28
 800857a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800857e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008580:	2b01      	cmp	r3, #1
 8008582:	d122      	bne.n	80085ca <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008588:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	68db      	ldr	r3, [r3, #12]
 8008594:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8008598:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800859c:	687a      	ldr	r2, [r7, #4]
 800859e:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	68db      	ldr	r3, [r3, #12]
 80085a4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80085ac:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80085ae:	2b01      	cmp	r3, #1
 80085b0:	d105      	bne.n	80085be <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	68db      	ldr	r3, [r3, #12]
 80085b6:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80085be:	6878      	ldr	r0, [r7, #4]
 80085c0:	f001 fb1c 	bl	8009bfc <USB_CoreReset>
 80085c4:	4603      	mov	r3, r0
 80085c6:	73fb      	strb	r3, [r7, #15]
 80085c8:	e01a      	b.n	8008600 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	68db      	ldr	r3, [r3, #12]
 80085ce:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80085d6:	6878      	ldr	r0, [r7, #4]
 80085d8:	f001 fb10 	bl	8009bfc <USB_CoreReset>
 80085dc:	4603      	mov	r3, r0
 80085de:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80085e0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80085e2:	2b00      	cmp	r3, #0
 80085e4:	d106      	bne.n	80085f4 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80085ea:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	639a      	str	r2, [r3, #56]	; 0x38
 80085f2:	e005      	b.n	8008600 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80085f8:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8008600:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008602:	2b01      	cmp	r3, #1
 8008604:	d10b      	bne.n	800861e <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	689b      	ldr	r3, [r3, #8]
 800860a:	f043 0206 	orr.w	r2, r3, #6
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	689b      	ldr	r3, [r3, #8]
 8008616:	f043 0220 	orr.w	r2, r3, #32
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800861e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008620:	4618      	mov	r0, r3
 8008622:	3710      	adds	r7, #16
 8008624:	46bd      	mov	sp, r7
 8008626:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800862a:	b004      	add	sp, #16
 800862c:	4770      	bx	lr
	...

08008630 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8008630:	b480      	push	{r7}
 8008632:	b087      	sub	sp, #28
 8008634:	af00      	add	r7, sp, #0
 8008636:	60f8      	str	r0, [r7, #12]
 8008638:	60b9      	str	r1, [r7, #8]
 800863a:	4613      	mov	r3, r2
 800863c:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800863e:	79fb      	ldrb	r3, [r7, #7]
 8008640:	2b02      	cmp	r3, #2
 8008642:	d165      	bne.n	8008710 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8008644:	68bb      	ldr	r3, [r7, #8]
 8008646:	4a41      	ldr	r2, [pc, #260]	; (800874c <USB_SetTurnaroundTime+0x11c>)
 8008648:	4293      	cmp	r3, r2
 800864a:	d906      	bls.n	800865a <USB_SetTurnaroundTime+0x2a>
 800864c:	68bb      	ldr	r3, [r7, #8]
 800864e:	4a40      	ldr	r2, [pc, #256]	; (8008750 <USB_SetTurnaroundTime+0x120>)
 8008650:	4293      	cmp	r3, r2
 8008652:	d202      	bcs.n	800865a <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8008654:	230f      	movs	r3, #15
 8008656:	617b      	str	r3, [r7, #20]
 8008658:	e062      	b.n	8008720 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800865a:	68bb      	ldr	r3, [r7, #8]
 800865c:	4a3c      	ldr	r2, [pc, #240]	; (8008750 <USB_SetTurnaroundTime+0x120>)
 800865e:	4293      	cmp	r3, r2
 8008660:	d306      	bcc.n	8008670 <USB_SetTurnaroundTime+0x40>
 8008662:	68bb      	ldr	r3, [r7, #8]
 8008664:	4a3b      	ldr	r2, [pc, #236]	; (8008754 <USB_SetTurnaroundTime+0x124>)
 8008666:	4293      	cmp	r3, r2
 8008668:	d202      	bcs.n	8008670 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800866a:	230e      	movs	r3, #14
 800866c:	617b      	str	r3, [r7, #20]
 800866e:	e057      	b.n	8008720 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8008670:	68bb      	ldr	r3, [r7, #8]
 8008672:	4a38      	ldr	r2, [pc, #224]	; (8008754 <USB_SetTurnaroundTime+0x124>)
 8008674:	4293      	cmp	r3, r2
 8008676:	d306      	bcc.n	8008686 <USB_SetTurnaroundTime+0x56>
 8008678:	68bb      	ldr	r3, [r7, #8]
 800867a:	4a37      	ldr	r2, [pc, #220]	; (8008758 <USB_SetTurnaroundTime+0x128>)
 800867c:	4293      	cmp	r3, r2
 800867e:	d202      	bcs.n	8008686 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8008680:	230d      	movs	r3, #13
 8008682:	617b      	str	r3, [r7, #20]
 8008684:	e04c      	b.n	8008720 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8008686:	68bb      	ldr	r3, [r7, #8]
 8008688:	4a33      	ldr	r2, [pc, #204]	; (8008758 <USB_SetTurnaroundTime+0x128>)
 800868a:	4293      	cmp	r3, r2
 800868c:	d306      	bcc.n	800869c <USB_SetTurnaroundTime+0x6c>
 800868e:	68bb      	ldr	r3, [r7, #8]
 8008690:	4a32      	ldr	r2, [pc, #200]	; (800875c <USB_SetTurnaroundTime+0x12c>)
 8008692:	4293      	cmp	r3, r2
 8008694:	d802      	bhi.n	800869c <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8008696:	230c      	movs	r3, #12
 8008698:	617b      	str	r3, [r7, #20]
 800869a:	e041      	b.n	8008720 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800869c:	68bb      	ldr	r3, [r7, #8]
 800869e:	4a2f      	ldr	r2, [pc, #188]	; (800875c <USB_SetTurnaroundTime+0x12c>)
 80086a0:	4293      	cmp	r3, r2
 80086a2:	d906      	bls.n	80086b2 <USB_SetTurnaroundTime+0x82>
 80086a4:	68bb      	ldr	r3, [r7, #8]
 80086a6:	4a2e      	ldr	r2, [pc, #184]	; (8008760 <USB_SetTurnaroundTime+0x130>)
 80086a8:	4293      	cmp	r3, r2
 80086aa:	d802      	bhi.n	80086b2 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 80086ac:	230b      	movs	r3, #11
 80086ae:	617b      	str	r3, [r7, #20]
 80086b0:	e036      	b.n	8008720 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 80086b2:	68bb      	ldr	r3, [r7, #8]
 80086b4:	4a2a      	ldr	r2, [pc, #168]	; (8008760 <USB_SetTurnaroundTime+0x130>)
 80086b6:	4293      	cmp	r3, r2
 80086b8:	d906      	bls.n	80086c8 <USB_SetTurnaroundTime+0x98>
 80086ba:	68bb      	ldr	r3, [r7, #8]
 80086bc:	4a29      	ldr	r2, [pc, #164]	; (8008764 <USB_SetTurnaroundTime+0x134>)
 80086be:	4293      	cmp	r3, r2
 80086c0:	d802      	bhi.n	80086c8 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 80086c2:	230a      	movs	r3, #10
 80086c4:	617b      	str	r3, [r7, #20]
 80086c6:	e02b      	b.n	8008720 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 80086c8:	68bb      	ldr	r3, [r7, #8]
 80086ca:	4a26      	ldr	r2, [pc, #152]	; (8008764 <USB_SetTurnaroundTime+0x134>)
 80086cc:	4293      	cmp	r3, r2
 80086ce:	d906      	bls.n	80086de <USB_SetTurnaroundTime+0xae>
 80086d0:	68bb      	ldr	r3, [r7, #8]
 80086d2:	4a25      	ldr	r2, [pc, #148]	; (8008768 <USB_SetTurnaroundTime+0x138>)
 80086d4:	4293      	cmp	r3, r2
 80086d6:	d202      	bcs.n	80086de <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 80086d8:	2309      	movs	r3, #9
 80086da:	617b      	str	r3, [r7, #20]
 80086dc:	e020      	b.n	8008720 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 80086de:	68bb      	ldr	r3, [r7, #8]
 80086e0:	4a21      	ldr	r2, [pc, #132]	; (8008768 <USB_SetTurnaroundTime+0x138>)
 80086e2:	4293      	cmp	r3, r2
 80086e4:	d306      	bcc.n	80086f4 <USB_SetTurnaroundTime+0xc4>
 80086e6:	68bb      	ldr	r3, [r7, #8]
 80086e8:	4a20      	ldr	r2, [pc, #128]	; (800876c <USB_SetTurnaroundTime+0x13c>)
 80086ea:	4293      	cmp	r3, r2
 80086ec:	d802      	bhi.n	80086f4 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 80086ee:	2308      	movs	r3, #8
 80086f0:	617b      	str	r3, [r7, #20]
 80086f2:	e015      	b.n	8008720 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 80086f4:	68bb      	ldr	r3, [r7, #8]
 80086f6:	4a1d      	ldr	r2, [pc, #116]	; (800876c <USB_SetTurnaroundTime+0x13c>)
 80086f8:	4293      	cmp	r3, r2
 80086fa:	d906      	bls.n	800870a <USB_SetTurnaroundTime+0xda>
 80086fc:	68bb      	ldr	r3, [r7, #8]
 80086fe:	4a1c      	ldr	r2, [pc, #112]	; (8008770 <USB_SetTurnaroundTime+0x140>)
 8008700:	4293      	cmp	r3, r2
 8008702:	d202      	bcs.n	800870a <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8008704:	2307      	movs	r3, #7
 8008706:	617b      	str	r3, [r7, #20]
 8008708:	e00a      	b.n	8008720 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800870a:	2306      	movs	r3, #6
 800870c:	617b      	str	r3, [r7, #20]
 800870e:	e007      	b.n	8008720 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8008710:	79fb      	ldrb	r3, [r7, #7]
 8008712:	2b00      	cmp	r3, #0
 8008714:	d102      	bne.n	800871c <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8008716:	2309      	movs	r3, #9
 8008718:	617b      	str	r3, [r7, #20]
 800871a:	e001      	b.n	8008720 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800871c:	2309      	movs	r3, #9
 800871e:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8008720:	68fb      	ldr	r3, [r7, #12]
 8008722:	68db      	ldr	r3, [r3, #12]
 8008724:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8008728:	68fb      	ldr	r3, [r7, #12]
 800872a:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800872c:	68fb      	ldr	r3, [r7, #12]
 800872e:	68da      	ldr	r2, [r3, #12]
 8008730:	697b      	ldr	r3, [r7, #20]
 8008732:	029b      	lsls	r3, r3, #10
 8008734:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8008738:	431a      	orrs	r2, r3
 800873a:	68fb      	ldr	r3, [r7, #12]
 800873c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800873e:	2300      	movs	r3, #0
}
 8008740:	4618      	mov	r0, r3
 8008742:	371c      	adds	r7, #28
 8008744:	46bd      	mov	sp, r7
 8008746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800874a:	4770      	bx	lr
 800874c:	00d8acbf 	.word	0x00d8acbf
 8008750:	00e4e1c0 	.word	0x00e4e1c0
 8008754:	00f42400 	.word	0x00f42400
 8008758:	01067380 	.word	0x01067380
 800875c:	011a499f 	.word	0x011a499f
 8008760:	01312cff 	.word	0x01312cff
 8008764:	014ca43f 	.word	0x014ca43f
 8008768:	016e3600 	.word	0x016e3600
 800876c:	01a6ab1f 	.word	0x01a6ab1f
 8008770:	01e84800 	.word	0x01e84800

08008774 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8008774:	b480      	push	{r7}
 8008776:	b083      	sub	sp, #12
 8008778:	af00      	add	r7, sp, #0
 800877a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	689b      	ldr	r3, [r3, #8]
 8008780:	f043 0201 	orr.w	r2, r3, #1
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008788:	2300      	movs	r3, #0
}
 800878a:	4618      	mov	r0, r3
 800878c:	370c      	adds	r7, #12
 800878e:	46bd      	mov	sp, r7
 8008790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008794:	4770      	bx	lr

08008796 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8008796:	b480      	push	{r7}
 8008798:	b083      	sub	sp, #12
 800879a:	af00      	add	r7, sp, #0
 800879c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	689b      	ldr	r3, [r3, #8]
 80087a2:	f023 0201 	bic.w	r2, r3, #1
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80087aa:	2300      	movs	r3, #0
}
 80087ac:	4618      	mov	r0, r3
 80087ae:	370c      	adds	r7, #12
 80087b0:	46bd      	mov	sp, r7
 80087b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087b6:	4770      	bx	lr

080087b8 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80087b8:	b580      	push	{r7, lr}
 80087ba:	b084      	sub	sp, #16
 80087bc:	af00      	add	r7, sp, #0
 80087be:	6078      	str	r0, [r7, #4]
 80087c0:	460b      	mov	r3, r1
 80087c2:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80087c4:	2300      	movs	r3, #0
 80087c6:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	68db      	ldr	r3, [r3, #12]
 80087cc:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80087d4:	78fb      	ldrb	r3, [r7, #3]
 80087d6:	2b01      	cmp	r3, #1
 80087d8:	d115      	bne.n	8008806 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	68db      	ldr	r3, [r3, #12]
 80087de:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80087e6:	2001      	movs	r0, #1
 80087e8:	f7fb fc58 	bl	800409c <HAL_Delay>
      ms++;
 80087ec:	68fb      	ldr	r3, [r7, #12]
 80087ee:	3301      	adds	r3, #1
 80087f0:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 80087f2:	6878      	ldr	r0, [r7, #4]
 80087f4:	f001 f972 	bl	8009adc <USB_GetMode>
 80087f8:	4603      	mov	r3, r0
 80087fa:	2b01      	cmp	r3, #1
 80087fc:	d01e      	beq.n	800883c <USB_SetCurrentMode+0x84>
 80087fe:	68fb      	ldr	r3, [r7, #12]
 8008800:	2b31      	cmp	r3, #49	; 0x31
 8008802:	d9f0      	bls.n	80087e6 <USB_SetCurrentMode+0x2e>
 8008804:	e01a      	b.n	800883c <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8008806:	78fb      	ldrb	r3, [r7, #3]
 8008808:	2b00      	cmp	r3, #0
 800880a:	d115      	bne.n	8008838 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	68db      	ldr	r3, [r3, #12]
 8008810:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8008818:	2001      	movs	r0, #1
 800881a:	f7fb fc3f 	bl	800409c <HAL_Delay>
      ms++;
 800881e:	68fb      	ldr	r3, [r7, #12]
 8008820:	3301      	adds	r3, #1
 8008822:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8008824:	6878      	ldr	r0, [r7, #4]
 8008826:	f001 f959 	bl	8009adc <USB_GetMode>
 800882a:	4603      	mov	r3, r0
 800882c:	2b00      	cmp	r3, #0
 800882e:	d005      	beq.n	800883c <USB_SetCurrentMode+0x84>
 8008830:	68fb      	ldr	r3, [r7, #12]
 8008832:	2b31      	cmp	r3, #49	; 0x31
 8008834:	d9f0      	bls.n	8008818 <USB_SetCurrentMode+0x60>
 8008836:	e001      	b.n	800883c <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8008838:	2301      	movs	r3, #1
 800883a:	e005      	b.n	8008848 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 800883c:	68fb      	ldr	r3, [r7, #12]
 800883e:	2b32      	cmp	r3, #50	; 0x32
 8008840:	d101      	bne.n	8008846 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8008842:	2301      	movs	r3, #1
 8008844:	e000      	b.n	8008848 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8008846:	2300      	movs	r3, #0
}
 8008848:	4618      	mov	r0, r3
 800884a:	3710      	adds	r7, #16
 800884c:	46bd      	mov	sp, r7
 800884e:	bd80      	pop	{r7, pc}

08008850 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008850:	b084      	sub	sp, #16
 8008852:	b580      	push	{r7, lr}
 8008854:	b086      	sub	sp, #24
 8008856:	af00      	add	r7, sp, #0
 8008858:	6078      	str	r0, [r7, #4]
 800885a:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800885e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8008862:	2300      	movs	r3, #0
 8008864:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800886a:	2300      	movs	r3, #0
 800886c:	613b      	str	r3, [r7, #16]
 800886e:	e009      	b.n	8008884 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8008870:	687a      	ldr	r2, [r7, #4]
 8008872:	693b      	ldr	r3, [r7, #16]
 8008874:	3340      	adds	r3, #64	; 0x40
 8008876:	009b      	lsls	r3, r3, #2
 8008878:	4413      	add	r3, r2
 800887a:	2200      	movs	r2, #0
 800887c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800887e:	693b      	ldr	r3, [r7, #16]
 8008880:	3301      	adds	r3, #1
 8008882:	613b      	str	r3, [r7, #16]
 8008884:	693b      	ldr	r3, [r7, #16]
 8008886:	2b0e      	cmp	r3, #14
 8008888:	d9f2      	bls.n	8008870 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800888a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800888c:	2b00      	cmp	r3, #0
 800888e:	d11c      	bne.n	80088ca <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008890:	68fb      	ldr	r3, [r7, #12]
 8008892:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008896:	685b      	ldr	r3, [r3, #4]
 8008898:	68fa      	ldr	r2, [r7, #12]
 800889a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800889e:	f043 0302 	orr.w	r3, r3, #2
 80088a2:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80088a8:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80088b4:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80088c0:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	639a      	str	r2, [r3, #56]	; 0x38
 80088c8:	e00b      	b.n	80088e2 <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80088ce:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80088da:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80088e2:	68fb      	ldr	r3, [r7, #12]
 80088e4:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80088e8:	461a      	mov	r2, r3
 80088ea:	2300      	movs	r3, #0
 80088ec:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 80088ee:	68fb      	ldr	r3, [r7, #12]
 80088f0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80088f4:	4619      	mov	r1, r3
 80088f6:	68fb      	ldr	r3, [r7, #12]
 80088f8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80088fc:	461a      	mov	r2, r3
 80088fe:	680b      	ldr	r3, [r1, #0]
 8008900:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8008902:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008904:	2b01      	cmp	r3, #1
 8008906:	d10c      	bne.n	8008922 <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8008908:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800890a:	2b00      	cmp	r3, #0
 800890c:	d104      	bne.n	8008918 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800890e:	2100      	movs	r1, #0
 8008910:	6878      	ldr	r0, [r7, #4]
 8008912:	f000 f945 	bl	8008ba0 <USB_SetDevSpeed>
 8008916:	e008      	b.n	800892a <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8008918:	2101      	movs	r1, #1
 800891a:	6878      	ldr	r0, [r7, #4]
 800891c:	f000 f940 	bl	8008ba0 <USB_SetDevSpeed>
 8008920:	e003      	b.n	800892a <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8008922:	2103      	movs	r1, #3
 8008924:	6878      	ldr	r0, [r7, #4]
 8008926:	f000 f93b 	bl	8008ba0 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800892a:	2110      	movs	r1, #16
 800892c:	6878      	ldr	r0, [r7, #4]
 800892e:	f000 f8f3 	bl	8008b18 <USB_FlushTxFifo>
 8008932:	4603      	mov	r3, r0
 8008934:	2b00      	cmp	r3, #0
 8008936:	d001      	beq.n	800893c <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 8008938:	2301      	movs	r3, #1
 800893a:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800893c:	6878      	ldr	r0, [r7, #4]
 800893e:	f000 f90f 	bl	8008b60 <USB_FlushRxFifo>
 8008942:	4603      	mov	r3, r0
 8008944:	2b00      	cmp	r3, #0
 8008946:	d001      	beq.n	800894c <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 8008948:	2301      	movs	r3, #1
 800894a:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800894c:	68fb      	ldr	r3, [r7, #12]
 800894e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008952:	461a      	mov	r2, r3
 8008954:	2300      	movs	r3, #0
 8008956:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8008958:	68fb      	ldr	r3, [r7, #12]
 800895a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800895e:	461a      	mov	r2, r3
 8008960:	2300      	movs	r3, #0
 8008962:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8008964:	68fb      	ldr	r3, [r7, #12]
 8008966:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800896a:	461a      	mov	r2, r3
 800896c:	2300      	movs	r3, #0
 800896e:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008970:	2300      	movs	r3, #0
 8008972:	613b      	str	r3, [r7, #16]
 8008974:	e043      	b.n	80089fe <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008976:	693b      	ldr	r3, [r7, #16]
 8008978:	015a      	lsls	r2, r3, #5
 800897a:	68fb      	ldr	r3, [r7, #12]
 800897c:	4413      	add	r3, r2
 800897e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008988:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800898c:	d118      	bne.n	80089c0 <USB_DevInit+0x170>
    {
      if (i == 0U)
 800898e:	693b      	ldr	r3, [r7, #16]
 8008990:	2b00      	cmp	r3, #0
 8008992:	d10a      	bne.n	80089aa <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8008994:	693b      	ldr	r3, [r7, #16]
 8008996:	015a      	lsls	r2, r3, #5
 8008998:	68fb      	ldr	r3, [r7, #12]
 800899a:	4413      	add	r3, r2
 800899c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80089a0:	461a      	mov	r2, r3
 80089a2:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80089a6:	6013      	str	r3, [r2, #0]
 80089a8:	e013      	b.n	80089d2 <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80089aa:	693b      	ldr	r3, [r7, #16]
 80089ac:	015a      	lsls	r2, r3, #5
 80089ae:	68fb      	ldr	r3, [r7, #12]
 80089b0:	4413      	add	r3, r2
 80089b2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80089b6:	461a      	mov	r2, r3
 80089b8:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80089bc:	6013      	str	r3, [r2, #0]
 80089be:	e008      	b.n	80089d2 <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80089c0:	693b      	ldr	r3, [r7, #16]
 80089c2:	015a      	lsls	r2, r3, #5
 80089c4:	68fb      	ldr	r3, [r7, #12]
 80089c6:	4413      	add	r3, r2
 80089c8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80089cc:	461a      	mov	r2, r3
 80089ce:	2300      	movs	r3, #0
 80089d0:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80089d2:	693b      	ldr	r3, [r7, #16]
 80089d4:	015a      	lsls	r2, r3, #5
 80089d6:	68fb      	ldr	r3, [r7, #12]
 80089d8:	4413      	add	r3, r2
 80089da:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80089de:	461a      	mov	r2, r3
 80089e0:	2300      	movs	r3, #0
 80089e2:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80089e4:	693b      	ldr	r3, [r7, #16]
 80089e6:	015a      	lsls	r2, r3, #5
 80089e8:	68fb      	ldr	r3, [r7, #12]
 80089ea:	4413      	add	r3, r2
 80089ec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80089f0:	461a      	mov	r2, r3
 80089f2:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80089f6:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80089f8:	693b      	ldr	r3, [r7, #16]
 80089fa:	3301      	adds	r3, #1
 80089fc:	613b      	str	r3, [r7, #16]
 80089fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a00:	693a      	ldr	r2, [r7, #16]
 8008a02:	429a      	cmp	r2, r3
 8008a04:	d3b7      	bcc.n	8008976 <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008a06:	2300      	movs	r3, #0
 8008a08:	613b      	str	r3, [r7, #16]
 8008a0a:	e043      	b.n	8008a94 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008a0c:	693b      	ldr	r3, [r7, #16]
 8008a0e:	015a      	lsls	r2, r3, #5
 8008a10:	68fb      	ldr	r3, [r7, #12]
 8008a12:	4413      	add	r3, r2
 8008a14:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008a1e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008a22:	d118      	bne.n	8008a56 <USB_DevInit+0x206>
    {
      if (i == 0U)
 8008a24:	693b      	ldr	r3, [r7, #16]
 8008a26:	2b00      	cmp	r3, #0
 8008a28:	d10a      	bne.n	8008a40 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8008a2a:	693b      	ldr	r3, [r7, #16]
 8008a2c:	015a      	lsls	r2, r3, #5
 8008a2e:	68fb      	ldr	r3, [r7, #12]
 8008a30:	4413      	add	r3, r2
 8008a32:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008a36:	461a      	mov	r2, r3
 8008a38:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8008a3c:	6013      	str	r3, [r2, #0]
 8008a3e:	e013      	b.n	8008a68 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8008a40:	693b      	ldr	r3, [r7, #16]
 8008a42:	015a      	lsls	r2, r3, #5
 8008a44:	68fb      	ldr	r3, [r7, #12]
 8008a46:	4413      	add	r3, r2
 8008a48:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008a4c:	461a      	mov	r2, r3
 8008a4e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8008a52:	6013      	str	r3, [r2, #0]
 8008a54:	e008      	b.n	8008a68 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8008a56:	693b      	ldr	r3, [r7, #16]
 8008a58:	015a      	lsls	r2, r3, #5
 8008a5a:	68fb      	ldr	r3, [r7, #12]
 8008a5c:	4413      	add	r3, r2
 8008a5e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008a62:	461a      	mov	r2, r3
 8008a64:	2300      	movs	r3, #0
 8008a66:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8008a68:	693b      	ldr	r3, [r7, #16]
 8008a6a:	015a      	lsls	r2, r3, #5
 8008a6c:	68fb      	ldr	r3, [r7, #12]
 8008a6e:	4413      	add	r3, r2
 8008a70:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008a74:	461a      	mov	r2, r3
 8008a76:	2300      	movs	r3, #0
 8008a78:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8008a7a:	693b      	ldr	r3, [r7, #16]
 8008a7c:	015a      	lsls	r2, r3, #5
 8008a7e:	68fb      	ldr	r3, [r7, #12]
 8008a80:	4413      	add	r3, r2
 8008a82:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008a86:	461a      	mov	r2, r3
 8008a88:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8008a8c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008a8e:	693b      	ldr	r3, [r7, #16]
 8008a90:	3301      	adds	r3, #1
 8008a92:	613b      	str	r3, [r7, #16]
 8008a94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a96:	693a      	ldr	r2, [r7, #16]
 8008a98:	429a      	cmp	r2, r3
 8008a9a:	d3b7      	bcc.n	8008a0c <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8008a9c:	68fb      	ldr	r3, [r7, #12]
 8008a9e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008aa2:	691b      	ldr	r3, [r3, #16]
 8008aa4:	68fa      	ldr	r2, [r7, #12]
 8008aa6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008aaa:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008aae:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	2200      	movs	r2, #0
 8008ab4:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8008abc:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8008abe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ac0:	2b00      	cmp	r3, #0
 8008ac2:	d105      	bne.n	8008ad0 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	699b      	ldr	r3, [r3, #24]
 8008ac8:	f043 0210 	orr.w	r2, r3, #16
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	699a      	ldr	r2, [r3, #24]
 8008ad4:	4b0f      	ldr	r3, [pc, #60]	; (8008b14 <USB_DevInit+0x2c4>)
 8008ad6:	4313      	orrs	r3, r2
 8008ad8:	687a      	ldr	r2, [r7, #4]
 8008ada:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8008adc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008ade:	2b00      	cmp	r3, #0
 8008ae0:	d005      	beq.n	8008aee <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	699b      	ldr	r3, [r3, #24]
 8008ae6:	f043 0208 	orr.w	r2, r3, #8
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8008aee:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008af0:	2b01      	cmp	r3, #1
 8008af2:	d107      	bne.n	8008b04 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	699b      	ldr	r3, [r3, #24]
 8008af8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008afc:	f043 0304 	orr.w	r3, r3, #4
 8008b00:	687a      	ldr	r2, [r7, #4]
 8008b02:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8008b04:	7dfb      	ldrb	r3, [r7, #23]
}
 8008b06:	4618      	mov	r0, r3
 8008b08:	3718      	adds	r7, #24
 8008b0a:	46bd      	mov	sp, r7
 8008b0c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008b10:	b004      	add	sp, #16
 8008b12:	4770      	bx	lr
 8008b14:	803c3800 	.word	0x803c3800

08008b18 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8008b18:	b480      	push	{r7}
 8008b1a:	b085      	sub	sp, #20
 8008b1c:	af00      	add	r7, sp, #0
 8008b1e:	6078      	str	r0, [r7, #4]
 8008b20:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8008b22:	2300      	movs	r3, #0
 8008b24:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8008b26:	683b      	ldr	r3, [r7, #0]
 8008b28:	019b      	lsls	r3, r3, #6
 8008b2a:	f043 0220 	orr.w	r2, r3, #32
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8008b32:	68fb      	ldr	r3, [r7, #12]
 8008b34:	3301      	adds	r3, #1
 8008b36:	60fb      	str	r3, [r7, #12]
 8008b38:	4a08      	ldr	r2, [pc, #32]	; (8008b5c <USB_FlushTxFifo+0x44>)
 8008b3a:	4293      	cmp	r3, r2
 8008b3c:	d901      	bls.n	8008b42 <USB_FlushTxFifo+0x2a>
    {
      return HAL_TIMEOUT;
 8008b3e:	2303      	movs	r3, #3
 8008b40:	e006      	b.n	8008b50 <USB_FlushTxFifo+0x38>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	691b      	ldr	r3, [r3, #16]
 8008b46:	f003 0320 	and.w	r3, r3, #32
 8008b4a:	2b20      	cmp	r3, #32
 8008b4c:	d0f1      	beq.n	8008b32 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8008b4e:	2300      	movs	r3, #0
}
 8008b50:	4618      	mov	r0, r3
 8008b52:	3714      	adds	r7, #20
 8008b54:	46bd      	mov	sp, r7
 8008b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b5a:	4770      	bx	lr
 8008b5c:	00030d40 	.word	0x00030d40

08008b60 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8008b60:	b480      	push	{r7}
 8008b62:	b085      	sub	sp, #20
 8008b64:	af00      	add	r7, sp, #0
 8008b66:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008b68:	2300      	movs	r3, #0
 8008b6a:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	2210      	movs	r2, #16
 8008b70:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8008b72:	68fb      	ldr	r3, [r7, #12]
 8008b74:	3301      	adds	r3, #1
 8008b76:	60fb      	str	r3, [r7, #12]
 8008b78:	4a08      	ldr	r2, [pc, #32]	; (8008b9c <USB_FlushRxFifo+0x3c>)
 8008b7a:	4293      	cmp	r3, r2
 8008b7c:	d901      	bls.n	8008b82 <USB_FlushRxFifo+0x22>
    {
      return HAL_TIMEOUT;
 8008b7e:	2303      	movs	r3, #3
 8008b80:	e006      	b.n	8008b90 <USB_FlushRxFifo+0x30>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	691b      	ldr	r3, [r3, #16]
 8008b86:	f003 0310 	and.w	r3, r3, #16
 8008b8a:	2b10      	cmp	r3, #16
 8008b8c:	d0f1      	beq.n	8008b72 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 8008b8e:	2300      	movs	r3, #0
}
 8008b90:	4618      	mov	r0, r3
 8008b92:	3714      	adds	r7, #20
 8008b94:	46bd      	mov	sp, r7
 8008b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b9a:	4770      	bx	lr
 8008b9c:	00030d40 	.word	0x00030d40

08008ba0 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8008ba0:	b480      	push	{r7}
 8008ba2:	b085      	sub	sp, #20
 8008ba4:	af00      	add	r7, sp, #0
 8008ba6:	6078      	str	r0, [r7, #4]
 8008ba8:	460b      	mov	r3, r1
 8008baa:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8008bb0:	68fb      	ldr	r3, [r7, #12]
 8008bb2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008bb6:	681a      	ldr	r2, [r3, #0]
 8008bb8:	78fb      	ldrb	r3, [r7, #3]
 8008bba:	68f9      	ldr	r1, [r7, #12]
 8008bbc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008bc0:	4313      	orrs	r3, r2
 8008bc2:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8008bc4:	2300      	movs	r3, #0
}
 8008bc6:	4618      	mov	r0, r3
 8008bc8:	3714      	adds	r7, #20
 8008bca:	46bd      	mov	sp, r7
 8008bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bd0:	4770      	bx	lr

08008bd2 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8008bd2:	b480      	push	{r7}
 8008bd4:	b087      	sub	sp, #28
 8008bd6:	af00      	add	r7, sp, #0
 8008bd8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8008bde:	693b      	ldr	r3, [r7, #16]
 8008be0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008be4:	689b      	ldr	r3, [r3, #8]
 8008be6:	f003 0306 	and.w	r3, r3, #6
 8008bea:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8008bec:	68fb      	ldr	r3, [r7, #12]
 8008bee:	2b00      	cmp	r3, #0
 8008bf0:	d102      	bne.n	8008bf8 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8008bf2:	2300      	movs	r3, #0
 8008bf4:	75fb      	strb	r3, [r7, #23]
 8008bf6:	e00a      	b.n	8008c0e <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8008bf8:	68fb      	ldr	r3, [r7, #12]
 8008bfa:	2b02      	cmp	r3, #2
 8008bfc:	d002      	beq.n	8008c04 <USB_GetDevSpeed+0x32>
 8008bfe:	68fb      	ldr	r3, [r7, #12]
 8008c00:	2b06      	cmp	r3, #6
 8008c02:	d102      	bne.n	8008c0a <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8008c04:	2302      	movs	r3, #2
 8008c06:	75fb      	strb	r3, [r7, #23]
 8008c08:	e001      	b.n	8008c0e <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8008c0a:	230f      	movs	r3, #15
 8008c0c:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8008c0e:	7dfb      	ldrb	r3, [r7, #23]
}
 8008c10:	4618      	mov	r0, r3
 8008c12:	371c      	adds	r7, #28
 8008c14:	46bd      	mov	sp, r7
 8008c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c1a:	4770      	bx	lr

08008c1c <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008c1c:	b480      	push	{r7}
 8008c1e:	b085      	sub	sp, #20
 8008c20:	af00      	add	r7, sp, #0
 8008c22:	6078      	str	r0, [r7, #4]
 8008c24:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008c2a:	683b      	ldr	r3, [r7, #0]
 8008c2c:	781b      	ldrb	r3, [r3, #0]
 8008c2e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008c30:	683b      	ldr	r3, [r7, #0]
 8008c32:	785b      	ldrb	r3, [r3, #1]
 8008c34:	2b01      	cmp	r3, #1
 8008c36:	d13a      	bne.n	8008cae <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8008c38:	68fb      	ldr	r3, [r7, #12]
 8008c3a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008c3e:	69da      	ldr	r2, [r3, #28]
 8008c40:	683b      	ldr	r3, [r7, #0]
 8008c42:	781b      	ldrb	r3, [r3, #0]
 8008c44:	f003 030f 	and.w	r3, r3, #15
 8008c48:	2101      	movs	r1, #1
 8008c4a:	fa01 f303 	lsl.w	r3, r1, r3
 8008c4e:	b29b      	uxth	r3, r3
 8008c50:	68f9      	ldr	r1, [r7, #12]
 8008c52:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008c56:	4313      	orrs	r3, r2
 8008c58:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8008c5a:	68bb      	ldr	r3, [r7, #8]
 8008c5c:	015a      	lsls	r2, r3, #5
 8008c5e:	68fb      	ldr	r3, [r7, #12]
 8008c60:	4413      	add	r3, r2
 8008c62:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008c66:	681b      	ldr	r3, [r3, #0]
 8008c68:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008c6c:	2b00      	cmp	r3, #0
 8008c6e:	d155      	bne.n	8008d1c <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008c70:	68bb      	ldr	r3, [r7, #8]
 8008c72:	015a      	lsls	r2, r3, #5
 8008c74:	68fb      	ldr	r3, [r7, #12]
 8008c76:	4413      	add	r3, r2
 8008c78:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008c7c:	681a      	ldr	r2, [r3, #0]
 8008c7e:	683b      	ldr	r3, [r7, #0]
 8008c80:	689b      	ldr	r3, [r3, #8]
 8008c82:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8008c86:	683b      	ldr	r3, [r7, #0]
 8008c88:	78db      	ldrb	r3, [r3, #3]
 8008c8a:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008c8c:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8008c8e:	68bb      	ldr	r3, [r7, #8]
 8008c90:	059b      	lsls	r3, r3, #22
 8008c92:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008c94:	4313      	orrs	r3, r2
 8008c96:	68ba      	ldr	r2, [r7, #8]
 8008c98:	0151      	lsls	r1, r2, #5
 8008c9a:	68fa      	ldr	r2, [r7, #12]
 8008c9c:	440a      	add	r2, r1
 8008c9e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008ca2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008ca6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008caa:	6013      	str	r3, [r2, #0]
 8008cac:	e036      	b.n	8008d1c <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8008cae:	68fb      	ldr	r3, [r7, #12]
 8008cb0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008cb4:	69da      	ldr	r2, [r3, #28]
 8008cb6:	683b      	ldr	r3, [r7, #0]
 8008cb8:	781b      	ldrb	r3, [r3, #0]
 8008cba:	f003 030f 	and.w	r3, r3, #15
 8008cbe:	2101      	movs	r1, #1
 8008cc0:	fa01 f303 	lsl.w	r3, r1, r3
 8008cc4:	041b      	lsls	r3, r3, #16
 8008cc6:	68f9      	ldr	r1, [r7, #12]
 8008cc8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008ccc:	4313      	orrs	r3, r2
 8008cce:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8008cd0:	68bb      	ldr	r3, [r7, #8]
 8008cd2:	015a      	lsls	r2, r3, #5
 8008cd4:	68fb      	ldr	r3, [r7, #12]
 8008cd6:	4413      	add	r3, r2
 8008cd8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008cdc:	681b      	ldr	r3, [r3, #0]
 8008cde:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008ce2:	2b00      	cmp	r3, #0
 8008ce4:	d11a      	bne.n	8008d1c <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8008ce6:	68bb      	ldr	r3, [r7, #8]
 8008ce8:	015a      	lsls	r2, r3, #5
 8008cea:	68fb      	ldr	r3, [r7, #12]
 8008cec:	4413      	add	r3, r2
 8008cee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008cf2:	681a      	ldr	r2, [r3, #0]
 8008cf4:	683b      	ldr	r3, [r7, #0]
 8008cf6:	689b      	ldr	r3, [r3, #8]
 8008cf8:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8008cfc:	683b      	ldr	r3, [r7, #0]
 8008cfe:	78db      	ldrb	r3, [r3, #3]
 8008d00:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8008d02:	430b      	orrs	r3, r1
 8008d04:	4313      	orrs	r3, r2
 8008d06:	68ba      	ldr	r2, [r7, #8]
 8008d08:	0151      	lsls	r1, r2, #5
 8008d0a:	68fa      	ldr	r2, [r7, #12]
 8008d0c:	440a      	add	r2, r1
 8008d0e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008d12:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008d16:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008d1a:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8008d1c:	2300      	movs	r3, #0
}
 8008d1e:	4618      	mov	r0, r3
 8008d20:	3714      	adds	r7, #20
 8008d22:	46bd      	mov	sp, r7
 8008d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d28:	4770      	bx	lr
	...

08008d2c <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008d2c:	b480      	push	{r7}
 8008d2e:	b085      	sub	sp, #20
 8008d30:	af00      	add	r7, sp, #0
 8008d32:	6078      	str	r0, [r7, #4]
 8008d34:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008d3a:	683b      	ldr	r3, [r7, #0]
 8008d3c:	781b      	ldrb	r3, [r3, #0]
 8008d3e:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8008d40:	683b      	ldr	r3, [r7, #0]
 8008d42:	785b      	ldrb	r3, [r3, #1]
 8008d44:	2b01      	cmp	r3, #1
 8008d46:	d161      	bne.n	8008e0c <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008d48:	68bb      	ldr	r3, [r7, #8]
 8008d4a:	015a      	lsls	r2, r3, #5
 8008d4c:	68fb      	ldr	r3, [r7, #12]
 8008d4e:	4413      	add	r3, r2
 8008d50:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008d54:	681b      	ldr	r3, [r3, #0]
 8008d56:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008d5a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008d5e:	d11f      	bne.n	8008da0 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8008d60:	68bb      	ldr	r3, [r7, #8]
 8008d62:	015a      	lsls	r2, r3, #5
 8008d64:	68fb      	ldr	r3, [r7, #12]
 8008d66:	4413      	add	r3, r2
 8008d68:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008d6c:	681b      	ldr	r3, [r3, #0]
 8008d6e:	68ba      	ldr	r2, [r7, #8]
 8008d70:	0151      	lsls	r1, r2, #5
 8008d72:	68fa      	ldr	r2, [r7, #12]
 8008d74:	440a      	add	r2, r1
 8008d76:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008d7a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8008d7e:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8008d80:	68bb      	ldr	r3, [r7, #8]
 8008d82:	015a      	lsls	r2, r3, #5
 8008d84:	68fb      	ldr	r3, [r7, #12]
 8008d86:	4413      	add	r3, r2
 8008d88:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008d8c:	681b      	ldr	r3, [r3, #0]
 8008d8e:	68ba      	ldr	r2, [r7, #8]
 8008d90:	0151      	lsls	r1, r2, #5
 8008d92:	68fa      	ldr	r2, [r7, #12]
 8008d94:	440a      	add	r2, r1
 8008d96:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008d9a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008d9e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8008da0:	68fb      	ldr	r3, [r7, #12]
 8008da2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008da6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008da8:	683b      	ldr	r3, [r7, #0]
 8008daa:	781b      	ldrb	r3, [r3, #0]
 8008dac:	f003 030f 	and.w	r3, r3, #15
 8008db0:	2101      	movs	r1, #1
 8008db2:	fa01 f303 	lsl.w	r3, r1, r3
 8008db6:	b29b      	uxth	r3, r3
 8008db8:	43db      	mvns	r3, r3
 8008dba:	68f9      	ldr	r1, [r7, #12]
 8008dbc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008dc0:	4013      	ands	r3, r2
 8008dc2:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8008dc4:	68fb      	ldr	r3, [r7, #12]
 8008dc6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008dca:	69da      	ldr	r2, [r3, #28]
 8008dcc:	683b      	ldr	r3, [r7, #0]
 8008dce:	781b      	ldrb	r3, [r3, #0]
 8008dd0:	f003 030f 	and.w	r3, r3, #15
 8008dd4:	2101      	movs	r1, #1
 8008dd6:	fa01 f303 	lsl.w	r3, r1, r3
 8008dda:	b29b      	uxth	r3, r3
 8008ddc:	43db      	mvns	r3, r3
 8008dde:	68f9      	ldr	r1, [r7, #12]
 8008de0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008de4:	4013      	ands	r3, r2
 8008de6:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8008de8:	68bb      	ldr	r3, [r7, #8]
 8008dea:	015a      	lsls	r2, r3, #5
 8008dec:	68fb      	ldr	r3, [r7, #12]
 8008dee:	4413      	add	r3, r2
 8008df0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008df4:	681a      	ldr	r2, [r3, #0]
 8008df6:	68bb      	ldr	r3, [r7, #8]
 8008df8:	0159      	lsls	r1, r3, #5
 8008dfa:	68fb      	ldr	r3, [r7, #12]
 8008dfc:	440b      	add	r3, r1
 8008dfe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008e02:	4619      	mov	r1, r3
 8008e04:	4b35      	ldr	r3, [pc, #212]	; (8008edc <USB_DeactivateEndpoint+0x1b0>)
 8008e06:	4013      	ands	r3, r2
 8008e08:	600b      	str	r3, [r1, #0]
 8008e0a:	e060      	b.n	8008ece <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008e0c:	68bb      	ldr	r3, [r7, #8]
 8008e0e:	015a      	lsls	r2, r3, #5
 8008e10:	68fb      	ldr	r3, [r7, #12]
 8008e12:	4413      	add	r3, r2
 8008e14:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008e18:	681b      	ldr	r3, [r3, #0]
 8008e1a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008e1e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008e22:	d11f      	bne.n	8008e64 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8008e24:	68bb      	ldr	r3, [r7, #8]
 8008e26:	015a      	lsls	r2, r3, #5
 8008e28:	68fb      	ldr	r3, [r7, #12]
 8008e2a:	4413      	add	r3, r2
 8008e2c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008e30:	681b      	ldr	r3, [r3, #0]
 8008e32:	68ba      	ldr	r2, [r7, #8]
 8008e34:	0151      	lsls	r1, r2, #5
 8008e36:	68fa      	ldr	r2, [r7, #12]
 8008e38:	440a      	add	r2, r1
 8008e3a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008e3e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8008e42:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8008e44:	68bb      	ldr	r3, [r7, #8]
 8008e46:	015a      	lsls	r2, r3, #5
 8008e48:	68fb      	ldr	r3, [r7, #12]
 8008e4a:	4413      	add	r3, r2
 8008e4c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008e50:	681b      	ldr	r3, [r3, #0]
 8008e52:	68ba      	ldr	r2, [r7, #8]
 8008e54:	0151      	lsls	r1, r2, #5
 8008e56:	68fa      	ldr	r2, [r7, #12]
 8008e58:	440a      	add	r2, r1
 8008e5a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008e5e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008e62:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8008e64:	68fb      	ldr	r3, [r7, #12]
 8008e66:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008e6a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008e6c:	683b      	ldr	r3, [r7, #0]
 8008e6e:	781b      	ldrb	r3, [r3, #0]
 8008e70:	f003 030f 	and.w	r3, r3, #15
 8008e74:	2101      	movs	r1, #1
 8008e76:	fa01 f303 	lsl.w	r3, r1, r3
 8008e7a:	041b      	lsls	r3, r3, #16
 8008e7c:	43db      	mvns	r3, r3
 8008e7e:	68f9      	ldr	r1, [r7, #12]
 8008e80:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008e84:	4013      	ands	r3, r2
 8008e86:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8008e88:	68fb      	ldr	r3, [r7, #12]
 8008e8a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008e8e:	69da      	ldr	r2, [r3, #28]
 8008e90:	683b      	ldr	r3, [r7, #0]
 8008e92:	781b      	ldrb	r3, [r3, #0]
 8008e94:	f003 030f 	and.w	r3, r3, #15
 8008e98:	2101      	movs	r1, #1
 8008e9a:	fa01 f303 	lsl.w	r3, r1, r3
 8008e9e:	041b      	lsls	r3, r3, #16
 8008ea0:	43db      	mvns	r3, r3
 8008ea2:	68f9      	ldr	r1, [r7, #12]
 8008ea4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008ea8:	4013      	ands	r3, r2
 8008eaa:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8008eac:	68bb      	ldr	r3, [r7, #8]
 8008eae:	015a      	lsls	r2, r3, #5
 8008eb0:	68fb      	ldr	r3, [r7, #12]
 8008eb2:	4413      	add	r3, r2
 8008eb4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008eb8:	681a      	ldr	r2, [r3, #0]
 8008eba:	68bb      	ldr	r3, [r7, #8]
 8008ebc:	0159      	lsls	r1, r3, #5
 8008ebe:	68fb      	ldr	r3, [r7, #12]
 8008ec0:	440b      	add	r3, r1
 8008ec2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008ec6:	4619      	mov	r1, r3
 8008ec8:	4b05      	ldr	r3, [pc, #20]	; (8008ee0 <USB_DeactivateEndpoint+0x1b4>)
 8008eca:	4013      	ands	r3, r2
 8008ecc:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8008ece:	2300      	movs	r3, #0
}
 8008ed0:	4618      	mov	r0, r3
 8008ed2:	3714      	adds	r7, #20
 8008ed4:	46bd      	mov	sp, r7
 8008ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eda:	4770      	bx	lr
 8008edc:	ec337800 	.word	0xec337800
 8008ee0:	eff37800 	.word	0xeff37800

08008ee4 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8008ee4:	b580      	push	{r7, lr}
 8008ee6:	b08a      	sub	sp, #40	; 0x28
 8008ee8:	af02      	add	r7, sp, #8
 8008eea:	60f8      	str	r0, [r7, #12]
 8008eec:	60b9      	str	r1, [r7, #8]
 8008eee:	4613      	mov	r3, r2
 8008ef0:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008ef2:	68fb      	ldr	r3, [r7, #12]
 8008ef4:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8008ef6:	68bb      	ldr	r3, [r7, #8]
 8008ef8:	781b      	ldrb	r3, [r3, #0]
 8008efa:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8008efc:	68bb      	ldr	r3, [r7, #8]
 8008efe:	785b      	ldrb	r3, [r3, #1]
 8008f00:	2b01      	cmp	r3, #1
 8008f02:	f040 815c 	bne.w	80091be <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8008f06:	68bb      	ldr	r3, [r7, #8]
 8008f08:	695b      	ldr	r3, [r3, #20]
 8008f0a:	2b00      	cmp	r3, #0
 8008f0c:	d132      	bne.n	8008f74 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8008f0e:	69bb      	ldr	r3, [r7, #24]
 8008f10:	015a      	lsls	r2, r3, #5
 8008f12:	69fb      	ldr	r3, [r7, #28]
 8008f14:	4413      	add	r3, r2
 8008f16:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008f1a:	691b      	ldr	r3, [r3, #16]
 8008f1c:	69ba      	ldr	r2, [r7, #24]
 8008f1e:	0151      	lsls	r1, r2, #5
 8008f20:	69fa      	ldr	r2, [r7, #28]
 8008f22:	440a      	add	r2, r1
 8008f24:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008f28:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8008f2c:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8008f30:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8008f32:	69bb      	ldr	r3, [r7, #24]
 8008f34:	015a      	lsls	r2, r3, #5
 8008f36:	69fb      	ldr	r3, [r7, #28]
 8008f38:	4413      	add	r3, r2
 8008f3a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008f3e:	691b      	ldr	r3, [r3, #16]
 8008f40:	69ba      	ldr	r2, [r7, #24]
 8008f42:	0151      	lsls	r1, r2, #5
 8008f44:	69fa      	ldr	r2, [r7, #28]
 8008f46:	440a      	add	r2, r1
 8008f48:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008f4c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008f50:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8008f52:	69bb      	ldr	r3, [r7, #24]
 8008f54:	015a      	lsls	r2, r3, #5
 8008f56:	69fb      	ldr	r3, [r7, #28]
 8008f58:	4413      	add	r3, r2
 8008f5a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008f5e:	691b      	ldr	r3, [r3, #16]
 8008f60:	69ba      	ldr	r2, [r7, #24]
 8008f62:	0151      	lsls	r1, r2, #5
 8008f64:	69fa      	ldr	r2, [r7, #28]
 8008f66:	440a      	add	r2, r1
 8008f68:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008f6c:	0cdb      	lsrs	r3, r3, #19
 8008f6e:	04db      	lsls	r3, r3, #19
 8008f70:	6113      	str	r3, [r2, #16]
 8008f72:	e074      	b.n	800905e <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8008f74:	69bb      	ldr	r3, [r7, #24]
 8008f76:	015a      	lsls	r2, r3, #5
 8008f78:	69fb      	ldr	r3, [r7, #28]
 8008f7a:	4413      	add	r3, r2
 8008f7c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008f80:	691b      	ldr	r3, [r3, #16]
 8008f82:	69ba      	ldr	r2, [r7, #24]
 8008f84:	0151      	lsls	r1, r2, #5
 8008f86:	69fa      	ldr	r2, [r7, #28]
 8008f88:	440a      	add	r2, r1
 8008f8a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008f8e:	0cdb      	lsrs	r3, r3, #19
 8008f90:	04db      	lsls	r3, r3, #19
 8008f92:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8008f94:	69bb      	ldr	r3, [r7, #24]
 8008f96:	015a      	lsls	r2, r3, #5
 8008f98:	69fb      	ldr	r3, [r7, #28]
 8008f9a:	4413      	add	r3, r2
 8008f9c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008fa0:	691b      	ldr	r3, [r3, #16]
 8008fa2:	69ba      	ldr	r2, [r7, #24]
 8008fa4:	0151      	lsls	r1, r2, #5
 8008fa6:	69fa      	ldr	r2, [r7, #28]
 8008fa8:	440a      	add	r2, r1
 8008faa:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008fae:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8008fb2:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8008fb6:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8008fb8:	69bb      	ldr	r3, [r7, #24]
 8008fba:	015a      	lsls	r2, r3, #5
 8008fbc:	69fb      	ldr	r3, [r7, #28]
 8008fbe:	4413      	add	r3, r2
 8008fc0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008fc4:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8008fc6:	68bb      	ldr	r3, [r7, #8]
 8008fc8:	6959      	ldr	r1, [r3, #20]
 8008fca:	68bb      	ldr	r3, [r7, #8]
 8008fcc:	689b      	ldr	r3, [r3, #8]
 8008fce:	440b      	add	r3, r1
 8008fd0:	1e59      	subs	r1, r3, #1
 8008fd2:	68bb      	ldr	r3, [r7, #8]
 8008fd4:	689b      	ldr	r3, [r3, #8]
 8008fd6:	fbb1 f3f3 	udiv	r3, r1, r3
 8008fda:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8008fdc:	4b9d      	ldr	r3, [pc, #628]	; (8009254 <USB_EPStartXfer+0x370>)
 8008fde:	400b      	ands	r3, r1
 8008fe0:	69b9      	ldr	r1, [r7, #24]
 8008fe2:	0148      	lsls	r0, r1, #5
 8008fe4:	69f9      	ldr	r1, [r7, #28]
 8008fe6:	4401      	add	r1, r0
 8008fe8:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8008fec:	4313      	orrs	r3, r2
 8008fee:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8008ff0:	69bb      	ldr	r3, [r7, #24]
 8008ff2:	015a      	lsls	r2, r3, #5
 8008ff4:	69fb      	ldr	r3, [r7, #28]
 8008ff6:	4413      	add	r3, r2
 8008ff8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008ffc:	691a      	ldr	r2, [r3, #16]
 8008ffe:	68bb      	ldr	r3, [r7, #8]
 8009000:	695b      	ldr	r3, [r3, #20]
 8009002:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009006:	69b9      	ldr	r1, [r7, #24]
 8009008:	0148      	lsls	r0, r1, #5
 800900a:	69f9      	ldr	r1, [r7, #28]
 800900c:	4401      	add	r1, r0
 800900e:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8009012:	4313      	orrs	r3, r2
 8009014:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8009016:	68bb      	ldr	r3, [r7, #8]
 8009018:	78db      	ldrb	r3, [r3, #3]
 800901a:	2b01      	cmp	r3, #1
 800901c:	d11f      	bne.n	800905e <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800901e:	69bb      	ldr	r3, [r7, #24]
 8009020:	015a      	lsls	r2, r3, #5
 8009022:	69fb      	ldr	r3, [r7, #28]
 8009024:	4413      	add	r3, r2
 8009026:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800902a:	691b      	ldr	r3, [r3, #16]
 800902c:	69ba      	ldr	r2, [r7, #24]
 800902e:	0151      	lsls	r1, r2, #5
 8009030:	69fa      	ldr	r2, [r7, #28]
 8009032:	440a      	add	r2, r1
 8009034:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009038:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800903c:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800903e:	69bb      	ldr	r3, [r7, #24]
 8009040:	015a      	lsls	r2, r3, #5
 8009042:	69fb      	ldr	r3, [r7, #28]
 8009044:	4413      	add	r3, r2
 8009046:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800904a:	691b      	ldr	r3, [r3, #16]
 800904c:	69ba      	ldr	r2, [r7, #24]
 800904e:	0151      	lsls	r1, r2, #5
 8009050:	69fa      	ldr	r2, [r7, #28]
 8009052:	440a      	add	r2, r1
 8009054:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009058:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800905c:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 800905e:	79fb      	ldrb	r3, [r7, #7]
 8009060:	2b01      	cmp	r3, #1
 8009062:	d14b      	bne.n	80090fc <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8009064:	68bb      	ldr	r3, [r7, #8]
 8009066:	691b      	ldr	r3, [r3, #16]
 8009068:	2b00      	cmp	r3, #0
 800906a:	d009      	beq.n	8009080 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800906c:	69bb      	ldr	r3, [r7, #24]
 800906e:	015a      	lsls	r2, r3, #5
 8009070:	69fb      	ldr	r3, [r7, #28]
 8009072:	4413      	add	r3, r2
 8009074:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009078:	461a      	mov	r2, r3
 800907a:	68bb      	ldr	r3, [r7, #8]
 800907c:	691b      	ldr	r3, [r3, #16]
 800907e:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8009080:	68bb      	ldr	r3, [r7, #8]
 8009082:	78db      	ldrb	r3, [r3, #3]
 8009084:	2b01      	cmp	r3, #1
 8009086:	d128      	bne.n	80090da <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8009088:	69fb      	ldr	r3, [r7, #28]
 800908a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800908e:	689b      	ldr	r3, [r3, #8]
 8009090:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009094:	2b00      	cmp	r3, #0
 8009096:	d110      	bne.n	80090ba <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8009098:	69bb      	ldr	r3, [r7, #24]
 800909a:	015a      	lsls	r2, r3, #5
 800909c:	69fb      	ldr	r3, [r7, #28]
 800909e:	4413      	add	r3, r2
 80090a0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80090a4:	681b      	ldr	r3, [r3, #0]
 80090a6:	69ba      	ldr	r2, [r7, #24]
 80090a8:	0151      	lsls	r1, r2, #5
 80090aa:	69fa      	ldr	r2, [r7, #28]
 80090ac:	440a      	add	r2, r1
 80090ae:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80090b2:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80090b6:	6013      	str	r3, [r2, #0]
 80090b8:	e00f      	b.n	80090da <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80090ba:	69bb      	ldr	r3, [r7, #24]
 80090bc:	015a      	lsls	r2, r3, #5
 80090be:	69fb      	ldr	r3, [r7, #28]
 80090c0:	4413      	add	r3, r2
 80090c2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80090c6:	681b      	ldr	r3, [r3, #0]
 80090c8:	69ba      	ldr	r2, [r7, #24]
 80090ca:	0151      	lsls	r1, r2, #5
 80090cc:	69fa      	ldr	r2, [r7, #28]
 80090ce:	440a      	add	r2, r1
 80090d0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80090d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80090d8:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80090da:	69bb      	ldr	r3, [r7, #24]
 80090dc:	015a      	lsls	r2, r3, #5
 80090de:	69fb      	ldr	r3, [r7, #28]
 80090e0:	4413      	add	r3, r2
 80090e2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80090e6:	681b      	ldr	r3, [r3, #0]
 80090e8:	69ba      	ldr	r2, [r7, #24]
 80090ea:	0151      	lsls	r1, r2, #5
 80090ec:	69fa      	ldr	r2, [r7, #28]
 80090ee:	440a      	add	r2, r1
 80090f0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80090f4:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80090f8:	6013      	str	r3, [r2, #0]
 80090fa:	e12f      	b.n	800935c <USB_EPStartXfer+0x478>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80090fc:	69bb      	ldr	r3, [r7, #24]
 80090fe:	015a      	lsls	r2, r3, #5
 8009100:	69fb      	ldr	r3, [r7, #28]
 8009102:	4413      	add	r3, r2
 8009104:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009108:	681b      	ldr	r3, [r3, #0]
 800910a:	69ba      	ldr	r2, [r7, #24]
 800910c:	0151      	lsls	r1, r2, #5
 800910e:	69fa      	ldr	r2, [r7, #28]
 8009110:	440a      	add	r2, r1
 8009112:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009116:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800911a:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800911c:	68bb      	ldr	r3, [r7, #8]
 800911e:	78db      	ldrb	r3, [r3, #3]
 8009120:	2b01      	cmp	r3, #1
 8009122:	d015      	beq.n	8009150 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8009124:	68bb      	ldr	r3, [r7, #8]
 8009126:	695b      	ldr	r3, [r3, #20]
 8009128:	2b00      	cmp	r3, #0
 800912a:	f000 8117 	beq.w	800935c <USB_EPStartXfer+0x478>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800912e:	69fb      	ldr	r3, [r7, #28]
 8009130:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009134:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009136:	68bb      	ldr	r3, [r7, #8]
 8009138:	781b      	ldrb	r3, [r3, #0]
 800913a:	f003 030f 	and.w	r3, r3, #15
 800913e:	2101      	movs	r1, #1
 8009140:	fa01 f303 	lsl.w	r3, r1, r3
 8009144:	69f9      	ldr	r1, [r7, #28]
 8009146:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800914a:	4313      	orrs	r3, r2
 800914c:	634b      	str	r3, [r1, #52]	; 0x34
 800914e:	e105      	b.n	800935c <USB_EPStartXfer+0x478>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8009150:	69fb      	ldr	r3, [r7, #28]
 8009152:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009156:	689b      	ldr	r3, [r3, #8]
 8009158:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800915c:	2b00      	cmp	r3, #0
 800915e:	d110      	bne.n	8009182 <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8009160:	69bb      	ldr	r3, [r7, #24]
 8009162:	015a      	lsls	r2, r3, #5
 8009164:	69fb      	ldr	r3, [r7, #28]
 8009166:	4413      	add	r3, r2
 8009168:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800916c:	681b      	ldr	r3, [r3, #0]
 800916e:	69ba      	ldr	r2, [r7, #24]
 8009170:	0151      	lsls	r1, r2, #5
 8009172:	69fa      	ldr	r2, [r7, #28]
 8009174:	440a      	add	r2, r1
 8009176:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800917a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800917e:	6013      	str	r3, [r2, #0]
 8009180:	e00f      	b.n	80091a2 <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8009182:	69bb      	ldr	r3, [r7, #24]
 8009184:	015a      	lsls	r2, r3, #5
 8009186:	69fb      	ldr	r3, [r7, #28]
 8009188:	4413      	add	r3, r2
 800918a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800918e:	681b      	ldr	r3, [r3, #0]
 8009190:	69ba      	ldr	r2, [r7, #24]
 8009192:	0151      	lsls	r1, r2, #5
 8009194:	69fa      	ldr	r2, [r7, #28]
 8009196:	440a      	add	r2, r1
 8009198:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800919c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80091a0:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 80091a2:	68bb      	ldr	r3, [r7, #8]
 80091a4:	68d9      	ldr	r1, [r3, #12]
 80091a6:	68bb      	ldr	r3, [r7, #8]
 80091a8:	781a      	ldrb	r2, [r3, #0]
 80091aa:	68bb      	ldr	r3, [r7, #8]
 80091ac:	695b      	ldr	r3, [r3, #20]
 80091ae:	b298      	uxth	r0, r3
 80091b0:	79fb      	ldrb	r3, [r7, #7]
 80091b2:	9300      	str	r3, [sp, #0]
 80091b4:	4603      	mov	r3, r0
 80091b6:	68f8      	ldr	r0, [r7, #12]
 80091b8:	f000 fa2b 	bl	8009612 <USB_WritePacket>
 80091bc:	e0ce      	b.n	800935c <USB_EPStartXfer+0x478>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80091be:	69bb      	ldr	r3, [r7, #24]
 80091c0:	015a      	lsls	r2, r3, #5
 80091c2:	69fb      	ldr	r3, [r7, #28]
 80091c4:	4413      	add	r3, r2
 80091c6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80091ca:	691b      	ldr	r3, [r3, #16]
 80091cc:	69ba      	ldr	r2, [r7, #24]
 80091ce:	0151      	lsls	r1, r2, #5
 80091d0:	69fa      	ldr	r2, [r7, #28]
 80091d2:	440a      	add	r2, r1
 80091d4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80091d8:	0cdb      	lsrs	r3, r3, #19
 80091da:	04db      	lsls	r3, r3, #19
 80091dc:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80091de:	69bb      	ldr	r3, [r7, #24]
 80091e0:	015a      	lsls	r2, r3, #5
 80091e2:	69fb      	ldr	r3, [r7, #28]
 80091e4:	4413      	add	r3, r2
 80091e6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80091ea:	691b      	ldr	r3, [r3, #16]
 80091ec:	69ba      	ldr	r2, [r7, #24]
 80091ee:	0151      	lsls	r1, r2, #5
 80091f0:	69fa      	ldr	r2, [r7, #28]
 80091f2:	440a      	add	r2, r1
 80091f4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80091f8:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80091fc:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8009200:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 8009202:	68bb      	ldr	r3, [r7, #8]
 8009204:	695b      	ldr	r3, [r3, #20]
 8009206:	2b00      	cmp	r3, #0
 8009208:	d126      	bne.n	8009258 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800920a:	69bb      	ldr	r3, [r7, #24]
 800920c:	015a      	lsls	r2, r3, #5
 800920e:	69fb      	ldr	r3, [r7, #28]
 8009210:	4413      	add	r3, r2
 8009212:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009216:	691a      	ldr	r2, [r3, #16]
 8009218:	68bb      	ldr	r3, [r7, #8]
 800921a:	689b      	ldr	r3, [r3, #8]
 800921c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009220:	69b9      	ldr	r1, [r7, #24]
 8009222:	0148      	lsls	r0, r1, #5
 8009224:	69f9      	ldr	r1, [r7, #28]
 8009226:	4401      	add	r1, r0
 8009228:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800922c:	4313      	orrs	r3, r2
 800922e:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8009230:	69bb      	ldr	r3, [r7, #24]
 8009232:	015a      	lsls	r2, r3, #5
 8009234:	69fb      	ldr	r3, [r7, #28]
 8009236:	4413      	add	r3, r2
 8009238:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800923c:	691b      	ldr	r3, [r3, #16]
 800923e:	69ba      	ldr	r2, [r7, #24]
 8009240:	0151      	lsls	r1, r2, #5
 8009242:	69fa      	ldr	r2, [r7, #28]
 8009244:	440a      	add	r2, r1
 8009246:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800924a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800924e:	6113      	str	r3, [r2, #16]
 8009250:	e036      	b.n	80092c0 <USB_EPStartXfer+0x3dc>
 8009252:	bf00      	nop
 8009254:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8009258:	68bb      	ldr	r3, [r7, #8]
 800925a:	695a      	ldr	r2, [r3, #20]
 800925c:	68bb      	ldr	r3, [r7, #8]
 800925e:	689b      	ldr	r3, [r3, #8]
 8009260:	4413      	add	r3, r2
 8009262:	1e5a      	subs	r2, r3, #1
 8009264:	68bb      	ldr	r3, [r7, #8]
 8009266:	689b      	ldr	r3, [r3, #8]
 8009268:	fbb2 f3f3 	udiv	r3, r2, r3
 800926c:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800926e:	69bb      	ldr	r3, [r7, #24]
 8009270:	015a      	lsls	r2, r3, #5
 8009272:	69fb      	ldr	r3, [r7, #28]
 8009274:	4413      	add	r3, r2
 8009276:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800927a:	691a      	ldr	r2, [r3, #16]
 800927c:	8afb      	ldrh	r3, [r7, #22]
 800927e:	04d9      	lsls	r1, r3, #19
 8009280:	4b39      	ldr	r3, [pc, #228]	; (8009368 <USB_EPStartXfer+0x484>)
 8009282:	400b      	ands	r3, r1
 8009284:	69b9      	ldr	r1, [r7, #24]
 8009286:	0148      	lsls	r0, r1, #5
 8009288:	69f9      	ldr	r1, [r7, #28]
 800928a:	4401      	add	r1, r0
 800928c:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8009290:	4313      	orrs	r3, r2
 8009292:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 8009294:	69bb      	ldr	r3, [r7, #24]
 8009296:	015a      	lsls	r2, r3, #5
 8009298:	69fb      	ldr	r3, [r7, #28]
 800929a:	4413      	add	r3, r2
 800929c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80092a0:	691a      	ldr	r2, [r3, #16]
 80092a2:	68bb      	ldr	r3, [r7, #8]
 80092a4:	689b      	ldr	r3, [r3, #8]
 80092a6:	8af9      	ldrh	r1, [r7, #22]
 80092a8:	fb01 f303 	mul.w	r3, r1, r3
 80092ac:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80092b0:	69b9      	ldr	r1, [r7, #24]
 80092b2:	0148      	lsls	r0, r1, #5
 80092b4:	69f9      	ldr	r1, [r7, #28]
 80092b6:	4401      	add	r1, r0
 80092b8:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80092bc:	4313      	orrs	r3, r2
 80092be:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 80092c0:	79fb      	ldrb	r3, [r7, #7]
 80092c2:	2b01      	cmp	r3, #1
 80092c4:	d10d      	bne.n	80092e2 <USB_EPStartXfer+0x3fe>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80092c6:	68bb      	ldr	r3, [r7, #8]
 80092c8:	68db      	ldr	r3, [r3, #12]
 80092ca:	2b00      	cmp	r3, #0
 80092cc:	d009      	beq.n	80092e2 <USB_EPStartXfer+0x3fe>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80092ce:	68bb      	ldr	r3, [r7, #8]
 80092d0:	68d9      	ldr	r1, [r3, #12]
 80092d2:	69bb      	ldr	r3, [r7, #24]
 80092d4:	015a      	lsls	r2, r3, #5
 80092d6:	69fb      	ldr	r3, [r7, #28]
 80092d8:	4413      	add	r3, r2
 80092da:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80092de:	460a      	mov	r2, r1
 80092e0:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 80092e2:	68bb      	ldr	r3, [r7, #8]
 80092e4:	78db      	ldrb	r3, [r3, #3]
 80092e6:	2b01      	cmp	r3, #1
 80092e8:	d128      	bne.n	800933c <USB_EPStartXfer+0x458>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80092ea:	69fb      	ldr	r3, [r7, #28]
 80092ec:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80092f0:	689b      	ldr	r3, [r3, #8]
 80092f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80092f6:	2b00      	cmp	r3, #0
 80092f8:	d110      	bne.n	800931c <USB_EPStartXfer+0x438>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 80092fa:	69bb      	ldr	r3, [r7, #24]
 80092fc:	015a      	lsls	r2, r3, #5
 80092fe:	69fb      	ldr	r3, [r7, #28]
 8009300:	4413      	add	r3, r2
 8009302:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009306:	681b      	ldr	r3, [r3, #0]
 8009308:	69ba      	ldr	r2, [r7, #24]
 800930a:	0151      	lsls	r1, r2, #5
 800930c:	69fa      	ldr	r2, [r7, #28]
 800930e:	440a      	add	r2, r1
 8009310:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009314:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8009318:	6013      	str	r3, [r2, #0]
 800931a:	e00f      	b.n	800933c <USB_EPStartXfer+0x458>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800931c:	69bb      	ldr	r3, [r7, #24]
 800931e:	015a      	lsls	r2, r3, #5
 8009320:	69fb      	ldr	r3, [r7, #28]
 8009322:	4413      	add	r3, r2
 8009324:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009328:	681b      	ldr	r3, [r3, #0]
 800932a:	69ba      	ldr	r2, [r7, #24]
 800932c:	0151      	lsls	r1, r2, #5
 800932e:	69fa      	ldr	r2, [r7, #28]
 8009330:	440a      	add	r2, r1
 8009332:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009336:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800933a:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800933c:	69bb      	ldr	r3, [r7, #24]
 800933e:	015a      	lsls	r2, r3, #5
 8009340:	69fb      	ldr	r3, [r7, #28]
 8009342:	4413      	add	r3, r2
 8009344:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009348:	681b      	ldr	r3, [r3, #0]
 800934a:	69ba      	ldr	r2, [r7, #24]
 800934c:	0151      	lsls	r1, r2, #5
 800934e:	69fa      	ldr	r2, [r7, #28]
 8009350:	440a      	add	r2, r1
 8009352:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009356:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800935a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800935c:	2300      	movs	r3, #0
}
 800935e:	4618      	mov	r0, r3
 8009360:	3720      	adds	r7, #32
 8009362:	46bd      	mov	sp, r7
 8009364:	bd80      	pop	{r7, pc}
 8009366:	bf00      	nop
 8009368:	1ff80000 	.word	0x1ff80000

0800936c <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800936c:	b480      	push	{r7}
 800936e:	b087      	sub	sp, #28
 8009370:	af00      	add	r7, sp, #0
 8009372:	60f8      	str	r0, [r7, #12]
 8009374:	60b9      	str	r1, [r7, #8]
 8009376:	4613      	mov	r3, r2
 8009378:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800937a:	68fb      	ldr	r3, [r7, #12]
 800937c:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 800937e:	68bb      	ldr	r3, [r7, #8]
 8009380:	781b      	ldrb	r3, [r3, #0]
 8009382:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8009384:	68bb      	ldr	r3, [r7, #8]
 8009386:	785b      	ldrb	r3, [r3, #1]
 8009388:	2b01      	cmp	r3, #1
 800938a:	f040 80cd 	bne.w	8009528 <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800938e:	68bb      	ldr	r3, [r7, #8]
 8009390:	695b      	ldr	r3, [r3, #20]
 8009392:	2b00      	cmp	r3, #0
 8009394:	d132      	bne.n	80093fc <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8009396:	693b      	ldr	r3, [r7, #16]
 8009398:	015a      	lsls	r2, r3, #5
 800939a:	697b      	ldr	r3, [r7, #20]
 800939c:	4413      	add	r3, r2
 800939e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80093a2:	691b      	ldr	r3, [r3, #16]
 80093a4:	693a      	ldr	r2, [r7, #16]
 80093a6:	0151      	lsls	r1, r2, #5
 80093a8:	697a      	ldr	r2, [r7, #20]
 80093aa:	440a      	add	r2, r1
 80093ac:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80093b0:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80093b4:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80093b8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80093ba:	693b      	ldr	r3, [r7, #16]
 80093bc:	015a      	lsls	r2, r3, #5
 80093be:	697b      	ldr	r3, [r7, #20]
 80093c0:	4413      	add	r3, r2
 80093c2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80093c6:	691b      	ldr	r3, [r3, #16]
 80093c8:	693a      	ldr	r2, [r7, #16]
 80093ca:	0151      	lsls	r1, r2, #5
 80093cc:	697a      	ldr	r2, [r7, #20]
 80093ce:	440a      	add	r2, r1
 80093d0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80093d4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80093d8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80093da:	693b      	ldr	r3, [r7, #16]
 80093dc:	015a      	lsls	r2, r3, #5
 80093de:	697b      	ldr	r3, [r7, #20]
 80093e0:	4413      	add	r3, r2
 80093e2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80093e6:	691b      	ldr	r3, [r3, #16]
 80093e8:	693a      	ldr	r2, [r7, #16]
 80093ea:	0151      	lsls	r1, r2, #5
 80093ec:	697a      	ldr	r2, [r7, #20]
 80093ee:	440a      	add	r2, r1
 80093f0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80093f4:	0cdb      	lsrs	r3, r3, #19
 80093f6:	04db      	lsls	r3, r3, #19
 80093f8:	6113      	str	r3, [r2, #16]
 80093fa:	e04e      	b.n	800949a <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80093fc:	693b      	ldr	r3, [r7, #16]
 80093fe:	015a      	lsls	r2, r3, #5
 8009400:	697b      	ldr	r3, [r7, #20]
 8009402:	4413      	add	r3, r2
 8009404:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009408:	691b      	ldr	r3, [r3, #16]
 800940a:	693a      	ldr	r2, [r7, #16]
 800940c:	0151      	lsls	r1, r2, #5
 800940e:	697a      	ldr	r2, [r7, #20]
 8009410:	440a      	add	r2, r1
 8009412:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009416:	0cdb      	lsrs	r3, r3, #19
 8009418:	04db      	lsls	r3, r3, #19
 800941a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800941c:	693b      	ldr	r3, [r7, #16]
 800941e:	015a      	lsls	r2, r3, #5
 8009420:	697b      	ldr	r3, [r7, #20]
 8009422:	4413      	add	r3, r2
 8009424:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009428:	691b      	ldr	r3, [r3, #16]
 800942a:	693a      	ldr	r2, [r7, #16]
 800942c:	0151      	lsls	r1, r2, #5
 800942e:	697a      	ldr	r2, [r7, #20]
 8009430:	440a      	add	r2, r1
 8009432:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009436:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800943a:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800943e:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 8009440:	68bb      	ldr	r3, [r7, #8]
 8009442:	695a      	ldr	r2, [r3, #20]
 8009444:	68bb      	ldr	r3, [r7, #8]
 8009446:	689b      	ldr	r3, [r3, #8]
 8009448:	429a      	cmp	r2, r3
 800944a:	d903      	bls.n	8009454 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 800944c:	68bb      	ldr	r3, [r7, #8]
 800944e:	689a      	ldr	r2, [r3, #8]
 8009450:	68bb      	ldr	r3, [r7, #8]
 8009452:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8009454:	693b      	ldr	r3, [r7, #16]
 8009456:	015a      	lsls	r2, r3, #5
 8009458:	697b      	ldr	r3, [r7, #20]
 800945a:	4413      	add	r3, r2
 800945c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009460:	691b      	ldr	r3, [r3, #16]
 8009462:	693a      	ldr	r2, [r7, #16]
 8009464:	0151      	lsls	r1, r2, #5
 8009466:	697a      	ldr	r2, [r7, #20]
 8009468:	440a      	add	r2, r1
 800946a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800946e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8009472:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8009474:	693b      	ldr	r3, [r7, #16]
 8009476:	015a      	lsls	r2, r3, #5
 8009478:	697b      	ldr	r3, [r7, #20]
 800947a:	4413      	add	r3, r2
 800947c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009480:	691a      	ldr	r2, [r3, #16]
 8009482:	68bb      	ldr	r3, [r7, #8]
 8009484:	695b      	ldr	r3, [r3, #20]
 8009486:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800948a:	6939      	ldr	r1, [r7, #16]
 800948c:	0148      	lsls	r0, r1, #5
 800948e:	6979      	ldr	r1, [r7, #20]
 8009490:	4401      	add	r1, r0
 8009492:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8009496:	4313      	orrs	r3, r2
 8009498:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800949a:	79fb      	ldrb	r3, [r7, #7]
 800949c:	2b01      	cmp	r3, #1
 800949e:	d11e      	bne.n	80094de <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80094a0:	68bb      	ldr	r3, [r7, #8]
 80094a2:	691b      	ldr	r3, [r3, #16]
 80094a4:	2b00      	cmp	r3, #0
 80094a6:	d009      	beq.n	80094bc <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80094a8:	693b      	ldr	r3, [r7, #16]
 80094aa:	015a      	lsls	r2, r3, #5
 80094ac:	697b      	ldr	r3, [r7, #20]
 80094ae:	4413      	add	r3, r2
 80094b0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80094b4:	461a      	mov	r2, r3
 80094b6:	68bb      	ldr	r3, [r7, #8]
 80094b8:	691b      	ldr	r3, [r3, #16]
 80094ba:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80094bc:	693b      	ldr	r3, [r7, #16]
 80094be:	015a      	lsls	r2, r3, #5
 80094c0:	697b      	ldr	r3, [r7, #20]
 80094c2:	4413      	add	r3, r2
 80094c4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80094c8:	681b      	ldr	r3, [r3, #0]
 80094ca:	693a      	ldr	r2, [r7, #16]
 80094cc:	0151      	lsls	r1, r2, #5
 80094ce:	697a      	ldr	r2, [r7, #20]
 80094d0:	440a      	add	r2, r1
 80094d2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80094d6:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80094da:	6013      	str	r3, [r2, #0]
 80094dc:	e092      	b.n	8009604 <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80094de:	693b      	ldr	r3, [r7, #16]
 80094e0:	015a      	lsls	r2, r3, #5
 80094e2:	697b      	ldr	r3, [r7, #20]
 80094e4:	4413      	add	r3, r2
 80094e6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80094ea:	681b      	ldr	r3, [r3, #0]
 80094ec:	693a      	ldr	r2, [r7, #16]
 80094ee:	0151      	lsls	r1, r2, #5
 80094f0:	697a      	ldr	r2, [r7, #20]
 80094f2:	440a      	add	r2, r1
 80094f4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80094f8:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80094fc:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 80094fe:	68bb      	ldr	r3, [r7, #8]
 8009500:	695b      	ldr	r3, [r3, #20]
 8009502:	2b00      	cmp	r3, #0
 8009504:	d07e      	beq.n	8009604 <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8009506:	697b      	ldr	r3, [r7, #20]
 8009508:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800950c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800950e:	68bb      	ldr	r3, [r7, #8]
 8009510:	781b      	ldrb	r3, [r3, #0]
 8009512:	f003 030f 	and.w	r3, r3, #15
 8009516:	2101      	movs	r1, #1
 8009518:	fa01 f303 	lsl.w	r3, r1, r3
 800951c:	6979      	ldr	r1, [r7, #20]
 800951e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009522:	4313      	orrs	r3, r2
 8009524:	634b      	str	r3, [r1, #52]	; 0x34
 8009526:	e06d      	b.n	8009604 <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8009528:	693b      	ldr	r3, [r7, #16]
 800952a:	015a      	lsls	r2, r3, #5
 800952c:	697b      	ldr	r3, [r7, #20]
 800952e:	4413      	add	r3, r2
 8009530:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009534:	691b      	ldr	r3, [r3, #16]
 8009536:	693a      	ldr	r2, [r7, #16]
 8009538:	0151      	lsls	r1, r2, #5
 800953a:	697a      	ldr	r2, [r7, #20]
 800953c:	440a      	add	r2, r1
 800953e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009542:	0cdb      	lsrs	r3, r3, #19
 8009544:	04db      	lsls	r3, r3, #19
 8009546:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8009548:	693b      	ldr	r3, [r7, #16]
 800954a:	015a      	lsls	r2, r3, #5
 800954c:	697b      	ldr	r3, [r7, #20]
 800954e:	4413      	add	r3, r2
 8009550:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009554:	691b      	ldr	r3, [r3, #16]
 8009556:	693a      	ldr	r2, [r7, #16]
 8009558:	0151      	lsls	r1, r2, #5
 800955a:	697a      	ldr	r2, [r7, #20]
 800955c:	440a      	add	r2, r1
 800955e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009562:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8009566:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800956a:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 800956c:	68bb      	ldr	r3, [r7, #8]
 800956e:	695b      	ldr	r3, [r3, #20]
 8009570:	2b00      	cmp	r3, #0
 8009572:	d003      	beq.n	800957c <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 8009574:	68bb      	ldr	r3, [r7, #8]
 8009576:	689a      	ldr	r2, [r3, #8]
 8009578:	68bb      	ldr	r3, [r7, #8]
 800957a:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800957c:	693b      	ldr	r3, [r7, #16]
 800957e:	015a      	lsls	r2, r3, #5
 8009580:	697b      	ldr	r3, [r7, #20]
 8009582:	4413      	add	r3, r2
 8009584:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009588:	691b      	ldr	r3, [r3, #16]
 800958a:	693a      	ldr	r2, [r7, #16]
 800958c:	0151      	lsls	r1, r2, #5
 800958e:	697a      	ldr	r2, [r7, #20]
 8009590:	440a      	add	r2, r1
 8009592:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009596:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800959a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 800959c:	693b      	ldr	r3, [r7, #16]
 800959e:	015a      	lsls	r2, r3, #5
 80095a0:	697b      	ldr	r3, [r7, #20]
 80095a2:	4413      	add	r3, r2
 80095a4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80095a8:	691a      	ldr	r2, [r3, #16]
 80095aa:	68bb      	ldr	r3, [r7, #8]
 80095ac:	689b      	ldr	r3, [r3, #8]
 80095ae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80095b2:	6939      	ldr	r1, [r7, #16]
 80095b4:	0148      	lsls	r0, r1, #5
 80095b6:	6979      	ldr	r1, [r7, #20]
 80095b8:	4401      	add	r1, r0
 80095ba:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80095be:	4313      	orrs	r3, r2
 80095c0:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 80095c2:	79fb      	ldrb	r3, [r7, #7]
 80095c4:	2b01      	cmp	r3, #1
 80095c6:	d10d      	bne.n	80095e4 <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80095c8:	68bb      	ldr	r3, [r7, #8]
 80095ca:	68db      	ldr	r3, [r3, #12]
 80095cc:	2b00      	cmp	r3, #0
 80095ce:	d009      	beq.n	80095e4 <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80095d0:	68bb      	ldr	r3, [r7, #8]
 80095d2:	68d9      	ldr	r1, [r3, #12]
 80095d4:	693b      	ldr	r3, [r7, #16]
 80095d6:	015a      	lsls	r2, r3, #5
 80095d8:	697b      	ldr	r3, [r7, #20]
 80095da:	4413      	add	r3, r2
 80095dc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80095e0:	460a      	mov	r2, r1
 80095e2:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80095e4:	693b      	ldr	r3, [r7, #16]
 80095e6:	015a      	lsls	r2, r3, #5
 80095e8:	697b      	ldr	r3, [r7, #20]
 80095ea:	4413      	add	r3, r2
 80095ec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80095f0:	681b      	ldr	r3, [r3, #0]
 80095f2:	693a      	ldr	r2, [r7, #16]
 80095f4:	0151      	lsls	r1, r2, #5
 80095f6:	697a      	ldr	r2, [r7, #20]
 80095f8:	440a      	add	r2, r1
 80095fa:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80095fe:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8009602:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8009604:	2300      	movs	r3, #0
}
 8009606:	4618      	mov	r0, r3
 8009608:	371c      	adds	r7, #28
 800960a:	46bd      	mov	sp, r7
 800960c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009610:	4770      	bx	lr

08009612 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8009612:	b480      	push	{r7}
 8009614:	b089      	sub	sp, #36	; 0x24
 8009616:	af00      	add	r7, sp, #0
 8009618:	60f8      	str	r0, [r7, #12]
 800961a:	60b9      	str	r1, [r7, #8]
 800961c:	4611      	mov	r1, r2
 800961e:	461a      	mov	r2, r3
 8009620:	460b      	mov	r3, r1
 8009622:	71fb      	strb	r3, [r7, #7]
 8009624:	4613      	mov	r3, r2
 8009626:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009628:	68fb      	ldr	r3, [r7, #12]
 800962a:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800962c:	68bb      	ldr	r3, [r7, #8]
 800962e:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8009630:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8009634:	2b00      	cmp	r3, #0
 8009636:	d123      	bne.n	8009680 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8009638:	88bb      	ldrh	r3, [r7, #4]
 800963a:	3303      	adds	r3, #3
 800963c:	089b      	lsrs	r3, r3, #2
 800963e:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8009640:	2300      	movs	r3, #0
 8009642:	61bb      	str	r3, [r7, #24]
 8009644:	e018      	b.n	8009678 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8009646:	79fb      	ldrb	r3, [r7, #7]
 8009648:	031a      	lsls	r2, r3, #12
 800964a:	697b      	ldr	r3, [r7, #20]
 800964c:	4413      	add	r3, r2
 800964e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009652:	461a      	mov	r2, r3
 8009654:	69fb      	ldr	r3, [r7, #28]
 8009656:	681b      	ldr	r3, [r3, #0]
 8009658:	6013      	str	r3, [r2, #0]
      pSrc++;
 800965a:	69fb      	ldr	r3, [r7, #28]
 800965c:	3301      	adds	r3, #1
 800965e:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8009660:	69fb      	ldr	r3, [r7, #28]
 8009662:	3301      	adds	r3, #1
 8009664:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8009666:	69fb      	ldr	r3, [r7, #28]
 8009668:	3301      	adds	r3, #1
 800966a:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800966c:	69fb      	ldr	r3, [r7, #28]
 800966e:	3301      	adds	r3, #1
 8009670:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8009672:	69bb      	ldr	r3, [r7, #24]
 8009674:	3301      	adds	r3, #1
 8009676:	61bb      	str	r3, [r7, #24]
 8009678:	69ba      	ldr	r2, [r7, #24]
 800967a:	693b      	ldr	r3, [r7, #16]
 800967c:	429a      	cmp	r2, r3
 800967e:	d3e2      	bcc.n	8009646 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8009680:	2300      	movs	r3, #0
}
 8009682:	4618      	mov	r0, r3
 8009684:	3724      	adds	r7, #36	; 0x24
 8009686:	46bd      	mov	sp, r7
 8009688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800968c:	4770      	bx	lr

0800968e <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800968e:	b480      	push	{r7}
 8009690:	b08b      	sub	sp, #44	; 0x2c
 8009692:	af00      	add	r7, sp, #0
 8009694:	60f8      	str	r0, [r7, #12]
 8009696:	60b9      	str	r1, [r7, #8]
 8009698:	4613      	mov	r3, r2
 800969a:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800969c:	68fb      	ldr	r3, [r7, #12]
 800969e:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80096a0:	68bb      	ldr	r3, [r7, #8]
 80096a2:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80096a4:	88fb      	ldrh	r3, [r7, #6]
 80096a6:	089b      	lsrs	r3, r3, #2
 80096a8:	b29b      	uxth	r3, r3
 80096aa:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80096ac:	88fb      	ldrh	r3, [r7, #6]
 80096ae:	f003 0303 	and.w	r3, r3, #3
 80096b2:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80096b4:	2300      	movs	r3, #0
 80096b6:	623b      	str	r3, [r7, #32]
 80096b8:	e014      	b.n	80096e4 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80096ba:	69bb      	ldr	r3, [r7, #24]
 80096bc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80096c0:	681a      	ldr	r2, [r3, #0]
 80096c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80096c4:	601a      	str	r2, [r3, #0]
    pDest++;
 80096c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80096c8:	3301      	adds	r3, #1
 80096ca:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80096cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80096ce:	3301      	adds	r3, #1
 80096d0:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80096d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80096d4:	3301      	adds	r3, #1
 80096d6:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80096d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80096da:	3301      	adds	r3, #1
 80096dc:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 80096de:	6a3b      	ldr	r3, [r7, #32]
 80096e0:	3301      	adds	r3, #1
 80096e2:	623b      	str	r3, [r7, #32]
 80096e4:	6a3a      	ldr	r2, [r7, #32]
 80096e6:	697b      	ldr	r3, [r7, #20]
 80096e8:	429a      	cmp	r2, r3
 80096ea:	d3e6      	bcc.n	80096ba <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80096ec:	8bfb      	ldrh	r3, [r7, #30]
 80096ee:	2b00      	cmp	r3, #0
 80096f0:	d01e      	beq.n	8009730 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80096f2:	2300      	movs	r3, #0
 80096f4:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80096f6:	69bb      	ldr	r3, [r7, #24]
 80096f8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80096fc:	461a      	mov	r2, r3
 80096fe:	f107 0310 	add.w	r3, r7, #16
 8009702:	6812      	ldr	r2, [r2, #0]
 8009704:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8009706:	693a      	ldr	r2, [r7, #16]
 8009708:	6a3b      	ldr	r3, [r7, #32]
 800970a:	b2db      	uxtb	r3, r3
 800970c:	00db      	lsls	r3, r3, #3
 800970e:	fa22 f303 	lsr.w	r3, r2, r3
 8009712:	b2da      	uxtb	r2, r3
 8009714:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009716:	701a      	strb	r2, [r3, #0]
      i++;
 8009718:	6a3b      	ldr	r3, [r7, #32]
 800971a:	3301      	adds	r3, #1
 800971c:	623b      	str	r3, [r7, #32]
      pDest++;
 800971e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009720:	3301      	adds	r3, #1
 8009722:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 8009724:	8bfb      	ldrh	r3, [r7, #30]
 8009726:	3b01      	subs	r3, #1
 8009728:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800972a:	8bfb      	ldrh	r3, [r7, #30]
 800972c:	2b00      	cmp	r3, #0
 800972e:	d1ea      	bne.n	8009706 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8009730:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8009732:	4618      	mov	r0, r3
 8009734:	372c      	adds	r7, #44	; 0x2c
 8009736:	46bd      	mov	sp, r7
 8009738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800973c:	4770      	bx	lr

0800973e <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800973e:	b480      	push	{r7}
 8009740:	b085      	sub	sp, #20
 8009742:	af00      	add	r7, sp, #0
 8009744:	6078      	str	r0, [r7, #4]
 8009746:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800974c:	683b      	ldr	r3, [r7, #0]
 800974e:	781b      	ldrb	r3, [r3, #0]
 8009750:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8009752:	683b      	ldr	r3, [r7, #0]
 8009754:	785b      	ldrb	r3, [r3, #1]
 8009756:	2b01      	cmp	r3, #1
 8009758:	d12c      	bne.n	80097b4 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800975a:	68bb      	ldr	r3, [r7, #8]
 800975c:	015a      	lsls	r2, r3, #5
 800975e:	68fb      	ldr	r3, [r7, #12]
 8009760:	4413      	add	r3, r2
 8009762:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009766:	681b      	ldr	r3, [r3, #0]
 8009768:	2b00      	cmp	r3, #0
 800976a:	db12      	blt.n	8009792 <USB_EPSetStall+0x54>
 800976c:	68bb      	ldr	r3, [r7, #8]
 800976e:	2b00      	cmp	r3, #0
 8009770:	d00f      	beq.n	8009792 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8009772:	68bb      	ldr	r3, [r7, #8]
 8009774:	015a      	lsls	r2, r3, #5
 8009776:	68fb      	ldr	r3, [r7, #12]
 8009778:	4413      	add	r3, r2
 800977a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800977e:	681b      	ldr	r3, [r3, #0]
 8009780:	68ba      	ldr	r2, [r7, #8]
 8009782:	0151      	lsls	r1, r2, #5
 8009784:	68fa      	ldr	r2, [r7, #12]
 8009786:	440a      	add	r2, r1
 8009788:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800978c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8009790:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8009792:	68bb      	ldr	r3, [r7, #8]
 8009794:	015a      	lsls	r2, r3, #5
 8009796:	68fb      	ldr	r3, [r7, #12]
 8009798:	4413      	add	r3, r2
 800979a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800979e:	681b      	ldr	r3, [r3, #0]
 80097a0:	68ba      	ldr	r2, [r7, #8]
 80097a2:	0151      	lsls	r1, r2, #5
 80097a4:	68fa      	ldr	r2, [r7, #12]
 80097a6:	440a      	add	r2, r1
 80097a8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80097ac:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80097b0:	6013      	str	r3, [r2, #0]
 80097b2:	e02b      	b.n	800980c <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 80097b4:	68bb      	ldr	r3, [r7, #8]
 80097b6:	015a      	lsls	r2, r3, #5
 80097b8:	68fb      	ldr	r3, [r7, #12]
 80097ba:	4413      	add	r3, r2
 80097bc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80097c0:	681b      	ldr	r3, [r3, #0]
 80097c2:	2b00      	cmp	r3, #0
 80097c4:	db12      	blt.n	80097ec <USB_EPSetStall+0xae>
 80097c6:	68bb      	ldr	r3, [r7, #8]
 80097c8:	2b00      	cmp	r3, #0
 80097ca:	d00f      	beq.n	80097ec <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 80097cc:	68bb      	ldr	r3, [r7, #8]
 80097ce:	015a      	lsls	r2, r3, #5
 80097d0:	68fb      	ldr	r3, [r7, #12]
 80097d2:	4413      	add	r3, r2
 80097d4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80097d8:	681b      	ldr	r3, [r3, #0]
 80097da:	68ba      	ldr	r2, [r7, #8]
 80097dc:	0151      	lsls	r1, r2, #5
 80097de:	68fa      	ldr	r2, [r7, #12]
 80097e0:	440a      	add	r2, r1
 80097e2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80097e6:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80097ea:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 80097ec:	68bb      	ldr	r3, [r7, #8]
 80097ee:	015a      	lsls	r2, r3, #5
 80097f0:	68fb      	ldr	r3, [r7, #12]
 80097f2:	4413      	add	r3, r2
 80097f4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80097f8:	681b      	ldr	r3, [r3, #0]
 80097fa:	68ba      	ldr	r2, [r7, #8]
 80097fc:	0151      	lsls	r1, r2, #5
 80097fe:	68fa      	ldr	r2, [r7, #12]
 8009800:	440a      	add	r2, r1
 8009802:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009806:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800980a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800980c:	2300      	movs	r3, #0
}
 800980e:	4618      	mov	r0, r3
 8009810:	3714      	adds	r7, #20
 8009812:	46bd      	mov	sp, r7
 8009814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009818:	4770      	bx	lr

0800981a <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800981a:	b480      	push	{r7}
 800981c:	b085      	sub	sp, #20
 800981e:	af00      	add	r7, sp, #0
 8009820:	6078      	str	r0, [r7, #4]
 8009822:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009828:	683b      	ldr	r3, [r7, #0]
 800982a:	781b      	ldrb	r3, [r3, #0]
 800982c:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800982e:	683b      	ldr	r3, [r7, #0]
 8009830:	785b      	ldrb	r3, [r3, #1]
 8009832:	2b01      	cmp	r3, #1
 8009834:	d128      	bne.n	8009888 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8009836:	68bb      	ldr	r3, [r7, #8]
 8009838:	015a      	lsls	r2, r3, #5
 800983a:	68fb      	ldr	r3, [r7, #12]
 800983c:	4413      	add	r3, r2
 800983e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009842:	681b      	ldr	r3, [r3, #0]
 8009844:	68ba      	ldr	r2, [r7, #8]
 8009846:	0151      	lsls	r1, r2, #5
 8009848:	68fa      	ldr	r2, [r7, #12]
 800984a:	440a      	add	r2, r1
 800984c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009850:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8009854:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8009856:	683b      	ldr	r3, [r7, #0]
 8009858:	78db      	ldrb	r3, [r3, #3]
 800985a:	2b03      	cmp	r3, #3
 800985c:	d003      	beq.n	8009866 <USB_EPClearStall+0x4c>
 800985e:	683b      	ldr	r3, [r7, #0]
 8009860:	78db      	ldrb	r3, [r3, #3]
 8009862:	2b02      	cmp	r3, #2
 8009864:	d138      	bne.n	80098d8 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8009866:	68bb      	ldr	r3, [r7, #8]
 8009868:	015a      	lsls	r2, r3, #5
 800986a:	68fb      	ldr	r3, [r7, #12]
 800986c:	4413      	add	r3, r2
 800986e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009872:	681b      	ldr	r3, [r3, #0]
 8009874:	68ba      	ldr	r2, [r7, #8]
 8009876:	0151      	lsls	r1, r2, #5
 8009878:	68fa      	ldr	r2, [r7, #12]
 800987a:	440a      	add	r2, r1
 800987c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009880:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009884:	6013      	str	r3, [r2, #0]
 8009886:	e027      	b.n	80098d8 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8009888:	68bb      	ldr	r3, [r7, #8]
 800988a:	015a      	lsls	r2, r3, #5
 800988c:	68fb      	ldr	r3, [r7, #12]
 800988e:	4413      	add	r3, r2
 8009890:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009894:	681b      	ldr	r3, [r3, #0]
 8009896:	68ba      	ldr	r2, [r7, #8]
 8009898:	0151      	lsls	r1, r2, #5
 800989a:	68fa      	ldr	r2, [r7, #12]
 800989c:	440a      	add	r2, r1
 800989e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80098a2:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80098a6:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80098a8:	683b      	ldr	r3, [r7, #0]
 80098aa:	78db      	ldrb	r3, [r3, #3]
 80098ac:	2b03      	cmp	r3, #3
 80098ae:	d003      	beq.n	80098b8 <USB_EPClearStall+0x9e>
 80098b0:	683b      	ldr	r3, [r7, #0]
 80098b2:	78db      	ldrb	r3, [r3, #3]
 80098b4:	2b02      	cmp	r3, #2
 80098b6:	d10f      	bne.n	80098d8 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80098b8:	68bb      	ldr	r3, [r7, #8]
 80098ba:	015a      	lsls	r2, r3, #5
 80098bc:	68fb      	ldr	r3, [r7, #12]
 80098be:	4413      	add	r3, r2
 80098c0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80098c4:	681b      	ldr	r3, [r3, #0]
 80098c6:	68ba      	ldr	r2, [r7, #8]
 80098c8:	0151      	lsls	r1, r2, #5
 80098ca:	68fa      	ldr	r2, [r7, #12]
 80098cc:	440a      	add	r2, r1
 80098ce:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80098d2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80098d6:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 80098d8:	2300      	movs	r3, #0
}
 80098da:	4618      	mov	r0, r3
 80098dc:	3714      	adds	r7, #20
 80098de:	46bd      	mov	sp, r7
 80098e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098e4:	4770      	bx	lr

080098e6 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 80098e6:	b480      	push	{r7}
 80098e8:	b085      	sub	sp, #20
 80098ea:	af00      	add	r7, sp, #0
 80098ec:	6078      	str	r0, [r7, #4]
 80098ee:	460b      	mov	r3, r1
 80098f0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 80098f6:	68fb      	ldr	r3, [r7, #12]
 80098f8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80098fc:	681b      	ldr	r3, [r3, #0]
 80098fe:	68fa      	ldr	r2, [r7, #12]
 8009900:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009904:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8009908:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800990a:	68fb      	ldr	r3, [r7, #12]
 800990c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009910:	681a      	ldr	r2, [r3, #0]
 8009912:	78fb      	ldrb	r3, [r7, #3]
 8009914:	011b      	lsls	r3, r3, #4
 8009916:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 800991a:	68f9      	ldr	r1, [r7, #12]
 800991c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009920:	4313      	orrs	r3, r2
 8009922:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8009924:	2300      	movs	r3, #0
}
 8009926:	4618      	mov	r0, r3
 8009928:	3714      	adds	r7, #20
 800992a:	46bd      	mov	sp, r7
 800992c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009930:	4770      	bx	lr

08009932 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 8009932:	b480      	push	{r7}
 8009934:	b085      	sub	sp, #20
 8009936:	af00      	add	r7, sp, #0
 8009938:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800993e:	68fb      	ldr	r3, [r7, #12]
 8009940:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8009944:	681b      	ldr	r3, [r3, #0]
 8009946:	68fa      	ldr	r2, [r7, #12]
 8009948:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800994c:	f023 0303 	bic.w	r3, r3, #3
 8009950:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8009952:	68fb      	ldr	r3, [r7, #12]
 8009954:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009958:	685b      	ldr	r3, [r3, #4]
 800995a:	68fa      	ldr	r2, [r7, #12]
 800995c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009960:	f023 0302 	bic.w	r3, r3, #2
 8009964:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8009966:	2300      	movs	r3, #0
}
 8009968:	4618      	mov	r0, r3
 800996a:	3714      	adds	r7, #20
 800996c:	46bd      	mov	sp, r7
 800996e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009972:	4770      	bx	lr

08009974 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8009974:	b480      	push	{r7}
 8009976:	b085      	sub	sp, #20
 8009978:	af00      	add	r7, sp, #0
 800997a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8009980:	68fb      	ldr	r3, [r7, #12]
 8009982:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8009986:	681b      	ldr	r3, [r3, #0]
 8009988:	68fa      	ldr	r2, [r7, #12]
 800998a:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800998e:	f023 0303 	bic.w	r3, r3, #3
 8009992:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8009994:	68fb      	ldr	r3, [r7, #12]
 8009996:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800999a:	685b      	ldr	r3, [r3, #4]
 800999c:	68fa      	ldr	r2, [r7, #12]
 800999e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80099a2:	f043 0302 	orr.w	r3, r3, #2
 80099a6:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80099a8:	2300      	movs	r3, #0
}
 80099aa:	4618      	mov	r0, r3
 80099ac:	3714      	adds	r7, #20
 80099ae:	46bd      	mov	sp, r7
 80099b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099b4:	4770      	bx	lr

080099b6 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 80099b6:	b480      	push	{r7}
 80099b8:	b085      	sub	sp, #20
 80099ba:	af00      	add	r7, sp, #0
 80099bc:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	695b      	ldr	r3, [r3, #20]
 80099c2:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	699b      	ldr	r3, [r3, #24]
 80099c8:	68fa      	ldr	r2, [r7, #12]
 80099ca:	4013      	ands	r3, r2
 80099cc:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80099ce:	68fb      	ldr	r3, [r7, #12]
}
 80099d0:	4618      	mov	r0, r3
 80099d2:	3714      	adds	r7, #20
 80099d4:	46bd      	mov	sp, r7
 80099d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099da:	4770      	bx	lr

080099dc <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 80099dc:	b480      	push	{r7}
 80099de:	b085      	sub	sp, #20
 80099e0:	af00      	add	r7, sp, #0
 80099e2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80099e8:	68fb      	ldr	r3, [r7, #12]
 80099ea:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80099ee:	699b      	ldr	r3, [r3, #24]
 80099f0:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80099f2:	68fb      	ldr	r3, [r7, #12]
 80099f4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80099f8:	69db      	ldr	r3, [r3, #28]
 80099fa:	68ba      	ldr	r2, [r7, #8]
 80099fc:	4013      	ands	r3, r2
 80099fe:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8009a00:	68bb      	ldr	r3, [r7, #8]
 8009a02:	0c1b      	lsrs	r3, r3, #16
}
 8009a04:	4618      	mov	r0, r3
 8009a06:	3714      	adds	r7, #20
 8009a08:	46bd      	mov	sp, r7
 8009a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a0e:	4770      	bx	lr

08009a10 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8009a10:	b480      	push	{r7}
 8009a12:	b085      	sub	sp, #20
 8009a14:	af00      	add	r7, sp, #0
 8009a16:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8009a1c:	68fb      	ldr	r3, [r7, #12]
 8009a1e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009a22:	699b      	ldr	r3, [r3, #24]
 8009a24:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8009a26:	68fb      	ldr	r3, [r7, #12]
 8009a28:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009a2c:	69db      	ldr	r3, [r3, #28]
 8009a2e:	68ba      	ldr	r2, [r7, #8]
 8009a30:	4013      	ands	r3, r2
 8009a32:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8009a34:	68bb      	ldr	r3, [r7, #8]
 8009a36:	b29b      	uxth	r3, r3
}
 8009a38:	4618      	mov	r0, r3
 8009a3a:	3714      	adds	r7, #20
 8009a3c:	46bd      	mov	sp, r7
 8009a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a42:	4770      	bx	lr

08009a44 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8009a44:	b480      	push	{r7}
 8009a46:	b085      	sub	sp, #20
 8009a48:	af00      	add	r7, sp, #0
 8009a4a:	6078      	str	r0, [r7, #4]
 8009a4c:	460b      	mov	r3, r1
 8009a4e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8009a54:	78fb      	ldrb	r3, [r7, #3]
 8009a56:	015a      	lsls	r2, r3, #5
 8009a58:	68fb      	ldr	r3, [r7, #12]
 8009a5a:	4413      	add	r3, r2
 8009a5c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009a60:	689b      	ldr	r3, [r3, #8]
 8009a62:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8009a64:	68fb      	ldr	r3, [r7, #12]
 8009a66:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009a6a:	695b      	ldr	r3, [r3, #20]
 8009a6c:	68ba      	ldr	r2, [r7, #8]
 8009a6e:	4013      	ands	r3, r2
 8009a70:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8009a72:	68bb      	ldr	r3, [r7, #8]
}
 8009a74:	4618      	mov	r0, r3
 8009a76:	3714      	adds	r7, #20
 8009a78:	46bd      	mov	sp, r7
 8009a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a7e:	4770      	bx	lr

08009a80 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8009a80:	b480      	push	{r7}
 8009a82:	b087      	sub	sp, #28
 8009a84:	af00      	add	r7, sp, #0
 8009a86:	6078      	str	r0, [r7, #4]
 8009a88:	460b      	mov	r3, r1
 8009a8a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8009a90:	697b      	ldr	r3, [r7, #20]
 8009a92:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009a96:	691b      	ldr	r3, [r3, #16]
 8009a98:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8009a9a:	697b      	ldr	r3, [r7, #20]
 8009a9c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009aa0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009aa2:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8009aa4:	78fb      	ldrb	r3, [r7, #3]
 8009aa6:	f003 030f 	and.w	r3, r3, #15
 8009aaa:	68fa      	ldr	r2, [r7, #12]
 8009aac:	fa22 f303 	lsr.w	r3, r2, r3
 8009ab0:	01db      	lsls	r3, r3, #7
 8009ab2:	b2db      	uxtb	r3, r3
 8009ab4:	693a      	ldr	r2, [r7, #16]
 8009ab6:	4313      	orrs	r3, r2
 8009ab8:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8009aba:	78fb      	ldrb	r3, [r7, #3]
 8009abc:	015a      	lsls	r2, r3, #5
 8009abe:	697b      	ldr	r3, [r7, #20]
 8009ac0:	4413      	add	r3, r2
 8009ac2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009ac6:	689b      	ldr	r3, [r3, #8]
 8009ac8:	693a      	ldr	r2, [r7, #16]
 8009aca:	4013      	ands	r3, r2
 8009acc:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8009ace:	68bb      	ldr	r3, [r7, #8]
}
 8009ad0:	4618      	mov	r0, r3
 8009ad2:	371c      	adds	r7, #28
 8009ad4:	46bd      	mov	sp, r7
 8009ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ada:	4770      	bx	lr

08009adc <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8009adc:	b480      	push	{r7}
 8009ade:	b083      	sub	sp, #12
 8009ae0:	af00      	add	r7, sp, #0
 8009ae2:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	695b      	ldr	r3, [r3, #20]
 8009ae8:	f003 0301 	and.w	r3, r3, #1
}
 8009aec:	4618      	mov	r0, r3
 8009aee:	370c      	adds	r7, #12
 8009af0:	46bd      	mov	sp, r7
 8009af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009af6:	4770      	bx	lr

08009af8 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8009af8:	b480      	push	{r7}
 8009afa:	b085      	sub	sp, #20
 8009afc:	af00      	add	r7, sp, #0
 8009afe:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8009b04:	68fb      	ldr	r3, [r7, #12]
 8009b06:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009b0a:	681b      	ldr	r3, [r3, #0]
 8009b0c:	68fa      	ldr	r2, [r7, #12]
 8009b0e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009b12:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8009b16:	f023 0307 	bic.w	r3, r3, #7
 8009b1a:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8009b1c:	68fb      	ldr	r3, [r7, #12]
 8009b1e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009b22:	685b      	ldr	r3, [r3, #4]
 8009b24:	68fa      	ldr	r2, [r7, #12]
 8009b26:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009b2a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009b2e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8009b30:	2300      	movs	r3, #0
}
 8009b32:	4618      	mov	r0, r3
 8009b34:	3714      	adds	r7, #20
 8009b36:	46bd      	mov	sp, r7
 8009b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b3c:	4770      	bx	lr
	...

08009b40 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 8009b40:	b480      	push	{r7}
 8009b42:	b087      	sub	sp, #28
 8009b44:	af00      	add	r7, sp, #0
 8009b46:	60f8      	str	r0, [r7, #12]
 8009b48:	460b      	mov	r3, r1
 8009b4a:	607a      	str	r2, [r7, #4]
 8009b4c:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009b4e:	68fb      	ldr	r3, [r7, #12]
 8009b50:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8009b52:	68fb      	ldr	r3, [r7, #12]
 8009b54:	333c      	adds	r3, #60	; 0x3c
 8009b56:	3304      	adds	r3, #4
 8009b58:	681b      	ldr	r3, [r3, #0]
 8009b5a:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8009b5c:	693b      	ldr	r3, [r7, #16]
 8009b5e:	4a26      	ldr	r2, [pc, #152]	; (8009bf8 <USB_EP0_OutStart+0xb8>)
 8009b60:	4293      	cmp	r3, r2
 8009b62:	d90a      	bls.n	8009b7a <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009b64:	697b      	ldr	r3, [r7, #20]
 8009b66:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009b6a:	681b      	ldr	r3, [r3, #0]
 8009b6c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009b70:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009b74:	d101      	bne.n	8009b7a <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8009b76:	2300      	movs	r3, #0
 8009b78:	e037      	b.n	8009bea <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8009b7a:	697b      	ldr	r3, [r7, #20]
 8009b7c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009b80:	461a      	mov	r2, r3
 8009b82:	2300      	movs	r3, #0
 8009b84:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8009b86:	697b      	ldr	r3, [r7, #20]
 8009b88:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009b8c:	691b      	ldr	r3, [r3, #16]
 8009b8e:	697a      	ldr	r2, [r7, #20]
 8009b90:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009b94:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8009b98:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8009b9a:	697b      	ldr	r3, [r7, #20]
 8009b9c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009ba0:	691b      	ldr	r3, [r3, #16]
 8009ba2:	697a      	ldr	r2, [r7, #20]
 8009ba4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009ba8:	f043 0318 	orr.w	r3, r3, #24
 8009bac:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8009bae:	697b      	ldr	r3, [r7, #20]
 8009bb0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009bb4:	691b      	ldr	r3, [r3, #16]
 8009bb6:	697a      	ldr	r2, [r7, #20]
 8009bb8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009bbc:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8009bc0:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8009bc2:	7afb      	ldrb	r3, [r7, #11]
 8009bc4:	2b01      	cmp	r3, #1
 8009bc6:	d10f      	bne.n	8009be8 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8009bc8:	697b      	ldr	r3, [r7, #20]
 8009bca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009bce:	461a      	mov	r2, r3
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8009bd4:	697b      	ldr	r3, [r7, #20]
 8009bd6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009bda:	681b      	ldr	r3, [r3, #0]
 8009bdc:	697a      	ldr	r2, [r7, #20]
 8009bde:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009be2:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 8009be6:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8009be8:	2300      	movs	r3, #0
}
 8009bea:	4618      	mov	r0, r3
 8009bec:	371c      	adds	r7, #28
 8009bee:	46bd      	mov	sp, r7
 8009bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bf4:	4770      	bx	lr
 8009bf6:	bf00      	nop
 8009bf8:	4f54300a 	.word	0x4f54300a

08009bfc <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8009bfc:	b480      	push	{r7}
 8009bfe:	b085      	sub	sp, #20
 8009c00:	af00      	add	r7, sp, #0
 8009c02:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009c04:	2300      	movs	r3, #0
 8009c06:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8009c08:	68fb      	ldr	r3, [r7, #12]
 8009c0a:	3301      	adds	r3, #1
 8009c0c:	60fb      	str	r3, [r7, #12]
 8009c0e:	4a13      	ldr	r2, [pc, #76]	; (8009c5c <USB_CoreReset+0x60>)
 8009c10:	4293      	cmp	r3, r2
 8009c12:	d901      	bls.n	8009c18 <USB_CoreReset+0x1c>
    {
      return HAL_TIMEOUT;
 8009c14:	2303      	movs	r3, #3
 8009c16:	e01a      	b.n	8009c4e <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	691b      	ldr	r3, [r3, #16]
 8009c1c:	2b00      	cmp	r3, #0
 8009c1e:	daf3      	bge.n	8009c08 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8009c20:	2300      	movs	r3, #0
 8009c22:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	691b      	ldr	r3, [r3, #16]
 8009c28:	f043 0201 	orr.w	r2, r3, #1
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8009c30:	68fb      	ldr	r3, [r7, #12]
 8009c32:	3301      	adds	r3, #1
 8009c34:	60fb      	str	r3, [r7, #12]
 8009c36:	4a09      	ldr	r2, [pc, #36]	; (8009c5c <USB_CoreReset+0x60>)
 8009c38:	4293      	cmp	r3, r2
 8009c3a:	d901      	bls.n	8009c40 <USB_CoreReset+0x44>
    {
      return HAL_TIMEOUT;
 8009c3c:	2303      	movs	r3, #3
 8009c3e:	e006      	b.n	8009c4e <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	691b      	ldr	r3, [r3, #16]
 8009c44:	f003 0301 	and.w	r3, r3, #1
 8009c48:	2b01      	cmp	r3, #1
 8009c4a:	d0f1      	beq.n	8009c30 <USB_CoreReset+0x34>

  return HAL_OK;
 8009c4c:	2300      	movs	r3, #0
}
 8009c4e:	4618      	mov	r0, r3
 8009c50:	3714      	adds	r7, #20
 8009c52:	46bd      	mov	sp, r7
 8009c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c58:	4770      	bx	lr
 8009c5a:	bf00      	nop
 8009c5c:	00030d40 	.word	0x00030d40

08009c60 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009c60:	b580      	push	{r7, lr}
 8009c62:	b084      	sub	sp, #16
 8009c64:	af00      	add	r7, sp, #0
 8009c66:	6078      	str	r0, [r7, #4]
 8009c68:	460b      	mov	r3, r1
 8009c6a:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8009c6c:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8009c70:	f002 fa6e 	bl	800c150 <USBD_static_malloc>
 8009c74:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8009c76:	68fb      	ldr	r3, [r7, #12]
 8009c78:	2b00      	cmp	r3, #0
 8009c7a:	d105      	bne.n	8009c88 <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	2200      	movs	r2, #0
 8009c80:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 8009c84:	2302      	movs	r3, #2
 8009c86:	e066      	b.n	8009d56 <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	68fa      	ldr	r2, [r7, #12]
 8009c8c:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	7c1b      	ldrb	r3, [r3, #16]
 8009c94:	2b00      	cmp	r3, #0
 8009c96:	d119      	bne.n	8009ccc <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8009c98:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009c9c:	2202      	movs	r2, #2
 8009c9e:	2181      	movs	r1, #129	; 0x81
 8009ca0:	6878      	ldr	r0, [r7, #4]
 8009ca2:	f002 f932 	bl	800bf0a <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	2201      	movs	r2, #1
 8009caa:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8009cac:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009cb0:	2202      	movs	r2, #2
 8009cb2:	2101      	movs	r1, #1
 8009cb4:	6878      	ldr	r0, [r7, #4]
 8009cb6:	f002 f928 	bl	800bf0a <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	2201      	movs	r2, #1
 8009cbe:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	2210      	movs	r2, #16
 8009cc6:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
 8009cca:	e016      	b.n	8009cfa <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8009ccc:	2340      	movs	r3, #64	; 0x40
 8009cce:	2202      	movs	r2, #2
 8009cd0:	2181      	movs	r1, #129	; 0x81
 8009cd2:	6878      	ldr	r0, [r7, #4]
 8009cd4:	f002 f919 	bl	800bf0a <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	2201      	movs	r2, #1
 8009cdc:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8009cde:	2340      	movs	r3, #64	; 0x40
 8009ce0:	2202      	movs	r2, #2
 8009ce2:	2101      	movs	r1, #1
 8009ce4:	6878      	ldr	r0, [r7, #4]
 8009ce6:	f002 f910 	bl	800bf0a <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	2201      	movs	r2, #1
 8009cee:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	2210      	movs	r2, #16
 8009cf6:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8009cfa:	2308      	movs	r3, #8
 8009cfc:	2203      	movs	r2, #3
 8009cfe:	2182      	movs	r1, #130	; 0x82
 8009d00:	6878      	ldr	r0, [r7, #4]
 8009d02:	f002 f902 	bl	800bf0a <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	2201      	movs	r2, #1
 8009d0a:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009d14:	681b      	ldr	r3, [r3, #0]
 8009d16:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8009d18:	68fb      	ldr	r3, [r7, #12]
 8009d1a:	2200      	movs	r2, #0
 8009d1c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 8009d20:	68fb      	ldr	r3, [r7, #12]
 8009d22:	2200      	movs	r2, #0
 8009d24:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	7c1b      	ldrb	r3, [r3, #16]
 8009d2c:	2b00      	cmp	r3, #0
 8009d2e:	d109      	bne.n	8009d44 <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8009d30:	68fb      	ldr	r3, [r7, #12]
 8009d32:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8009d36:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009d3a:	2101      	movs	r1, #1
 8009d3c:	6878      	ldr	r0, [r7, #4]
 8009d3e:	f002 f9d3 	bl	800c0e8 <USBD_LL_PrepareReceive>
 8009d42:	e007      	b.n	8009d54 <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8009d44:	68fb      	ldr	r3, [r7, #12]
 8009d46:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8009d4a:	2340      	movs	r3, #64	; 0x40
 8009d4c:	2101      	movs	r1, #1
 8009d4e:	6878      	ldr	r0, [r7, #4]
 8009d50:	f002 f9ca 	bl	800c0e8 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8009d54:	2300      	movs	r3, #0
}
 8009d56:	4618      	mov	r0, r3
 8009d58:	3710      	adds	r7, #16
 8009d5a:	46bd      	mov	sp, r7
 8009d5c:	bd80      	pop	{r7, pc}

08009d5e <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009d5e:	b580      	push	{r7, lr}
 8009d60:	b082      	sub	sp, #8
 8009d62:	af00      	add	r7, sp, #0
 8009d64:	6078      	str	r0, [r7, #4]
 8009d66:	460b      	mov	r3, r1
 8009d68:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8009d6a:	2181      	movs	r1, #129	; 0x81
 8009d6c:	6878      	ldr	r0, [r7, #4]
 8009d6e:	f002 f8f2 	bl	800bf56 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	2200      	movs	r2, #0
 8009d76:	871a      	strh	r2, [r3, #56]	; 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8009d78:	2101      	movs	r1, #1
 8009d7a:	6878      	ldr	r0, [r7, #4]
 8009d7c:	f002 f8eb 	bl	800bf56 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8009d80:	687b      	ldr	r3, [r7, #4]
 8009d82:	2200      	movs	r2, #0
 8009d84:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8009d88:	2182      	movs	r1, #130	; 0x82
 8009d8a:	6878      	ldr	r0, [r7, #4]
 8009d8c:	f002 f8e3 	bl	800bf56 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8009d90:	687b      	ldr	r3, [r7, #4]
 8009d92:	2200      	movs	r2, #0
 8009d94:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	2200      	movs	r2, #0
 8009d9c:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009da6:	2b00      	cmp	r3, #0
 8009da8:	d00e      	beq.n	8009dc8 <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8009daa:	687b      	ldr	r3, [r7, #4]
 8009dac:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009db0:	685b      	ldr	r3, [r3, #4]
 8009db2:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009dba:	4618      	mov	r0, r3
 8009dbc:	f002 f9d6 	bl	800c16c <USBD_static_free>
    pdev->pClassData = NULL;
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	2200      	movs	r2, #0
 8009dc4:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 8009dc8:	2300      	movs	r3, #0
}
 8009dca:	4618      	mov	r0, r3
 8009dcc:	3708      	adds	r7, #8
 8009dce:	46bd      	mov	sp, r7
 8009dd0:	bd80      	pop	{r7, pc}
	...

08009dd4 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8009dd4:	b580      	push	{r7, lr}
 8009dd6:	b086      	sub	sp, #24
 8009dd8:	af00      	add	r7, sp, #0
 8009dda:	6078      	str	r0, [r7, #4]
 8009ddc:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009de4:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8009de6:	2300      	movs	r3, #0
 8009de8:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8009dea:	2300      	movs	r3, #0
 8009dec:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8009dee:	2300      	movs	r3, #0
 8009df0:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8009df2:	693b      	ldr	r3, [r7, #16]
 8009df4:	2b00      	cmp	r3, #0
 8009df6:	d101      	bne.n	8009dfc <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 8009df8:	2303      	movs	r3, #3
 8009dfa:	e0af      	b.n	8009f5c <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009dfc:	683b      	ldr	r3, [r7, #0]
 8009dfe:	781b      	ldrb	r3, [r3, #0]
 8009e00:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8009e04:	2b00      	cmp	r3, #0
 8009e06:	d03f      	beq.n	8009e88 <USBD_CDC_Setup+0xb4>
 8009e08:	2b20      	cmp	r3, #32
 8009e0a:	f040 809f 	bne.w	8009f4c <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8009e0e:	683b      	ldr	r3, [r7, #0]
 8009e10:	88db      	ldrh	r3, [r3, #6]
 8009e12:	2b00      	cmp	r3, #0
 8009e14:	d02e      	beq.n	8009e74 <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8009e16:	683b      	ldr	r3, [r7, #0]
 8009e18:	781b      	ldrb	r3, [r3, #0]
 8009e1a:	b25b      	sxtb	r3, r3
 8009e1c:	2b00      	cmp	r3, #0
 8009e1e:	da16      	bge.n	8009e4e <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009e26:	689b      	ldr	r3, [r3, #8]
 8009e28:	683a      	ldr	r2, [r7, #0]
 8009e2a:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 8009e2c:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8009e2e:	683a      	ldr	r2, [r7, #0]
 8009e30:	88d2      	ldrh	r2, [r2, #6]
 8009e32:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8009e34:	683b      	ldr	r3, [r7, #0]
 8009e36:	88db      	ldrh	r3, [r3, #6]
 8009e38:	2b07      	cmp	r3, #7
 8009e3a:	bf28      	it	cs
 8009e3c:	2307      	movcs	r3, #7
 8009e3e:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8009e40:	693b      	ldr	r3, [r7, #16]
 8009e42:	89fa      	ldrh	r2, [r7, #14]
 8009e44:	4619      	mov	r1, r3
 8009e46:	6878      	ldr	r0, [r7, #4]
 8009e48:	f001 fb19 	bl	800b47e <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 8009e4c:	e085      	b.n	8009f5a <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 8009e4e:	683b      	ldr	r3, [r7, #0]
 8009e50:	785a      	ldrb	r2, [r3, #1]
 8009e52:	693b      	ldr	r3, [r7, #16]
 8009e54:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8009e58:	683b      	ldr	r3, [r7, #0]
 8009e5a:	88db      	ldrh	r3, [r3, #6]
 8009e5c:	b2da      	uxtb	r2, r3
 8009e5e:	693b      	ldr	r3, [r7, #16]
 8009e60:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 8009e64:	6939      	ldr	r1, [r7, #16]
 8009e66:	683b      	ldr	r3, [r7, #0]
 8009e68:	88db      	ldrh	r3, [r3, #6]
 8009e6a:	461a      	mov	r2, r3
 8009e6c:	6878      	ldr	r0, [r7, #4]
 8009e6e:	f001 fb32 	bl	800b4d6 <USBD_CtlPrepareRx>
      break;
 8009e72:	e072      	b.n	8009f5a <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009e7a:	689b      	ldr	r3, [r3, #8]
 8009e7c:	683a      	ldr	r2, [r7, #0]
 8009e7e:	7850      	ldrb	r0, [r2, #1]
 8009e80:	2200      	movs	r2, #0
 8009e82:	6839      	ldr	r1, [r7, #0]
 8009e84:	4798      	blx	r3
      break;
 8009e86:	e068      	b.n	8009f5a <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009e88:	683b      	ldr	r3, [r7, #0]
 8009e8a:	785b      	ldrb	r3, [r3, #1]
 8009e8c:	2b0b      	cmp	r3, #11
 8009e8e:	d852      	bhi.n	8009f36 <USBD_CDC_Setup+0x162>
 8009e90:	a201      	add	r2, pc, #4	; (adr r2, 8009e98 <USBD_CDC_Setup+0xc4>)
 8009e92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e96:	bf00      	nop
 8009e98:	08009ec9 	.word	0x08009ec9
 8009e9c:	08009f45 	.word	0x08009f45
 8009ea0:	08009f37 	.word	0x08009f37
 8009ea4:	08009f37 	.word	0x08009f37
 8009ea8:	08009f37 	.word	0x08009f37
 8009eac:	08009f37 	.word	0x08009f37
 8009eb0:	08009f37 	.word	0x08009f37
 8009eb4:	08009f37 	.word	0x08009f37
 8009eb8:	08009f37 	.word	0x08009f37
 8009ebc:	08009f37 	.word	0x08009f37
 8009ec0:	08009ef3 	.word	0x08009ef3
 8009ec4:	08009f1d 	.word	0x08009f1d
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009ece:	b2db      	uxtb	r3, r3
 8009ed0:	2b03      	cmp	r3, #3
 8009ed2:	d107      	bne.n	8009ee4 <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8009ed4:	f107 030a 	add.w	r3, r7, #10
 8009ed8:	2202      	movs	r2, #2
 8009eda:	4619      	mov	r1, r3
 8009edc:	6878      	ldr	r0, [r7, #4]
 8009ede:	f001 face 	bl	800b47e <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8009ee2:	e032      	b.n	8009f4a <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 8009ee4:	6839      	ldr	r1, [r7, #0]
 8009ee6:	6878      	ldr	r0, [r7, #4]
 8009ee8:	f001 fa58 	bl	800b39c <USBD_CtlError>
            ret = USBD_FAIL;
 8009eec:	2303      	movs	r3, #3
 8009eee:	75fb      	strb	r3, [r7, #23]
          break;
 8009ef0:	e02b      	b.n	8009f4a <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009ef8:	b2db      	uxtb	r3, r3
 8009efa:	2b03      	cmp	r3, #3
 8009efc:	d107      	bne.n	8009f0e <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8009efe:	f107 030d 	add.w	r3, r7, #13
 8009f02:	2201      	movs	r2, #1
 8009f04:	4619      	mov	r1, r3
 8009f06:	6878      	ldr	r0, [r7, #4]
 8009f08:	f001 fab9 	bl	800b47e <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8009f0c:	e01d      	b.n	8009f4a <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 8009f0e:	6839      	ldr	r1, [r7, #0]
 8009f10:	6878      	ldr	r0, [r7, #4]
 8009f12:	f001 fa43 	bl	800b39c <USBD_CtlError>
            ret = USBD_FAIL;
 8009f16:	2303      	movs	r3, #3
 8009f18:	75fb      	strb	r3, [r7, #23]
          break;
 8009f1a:	e016      	b.n	8009f4a <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009f22:	b2db      	uxtb	r3, r3
 8009f24:	2b03      	cmp	r3, #3
 8009f26:	d00f      	beq.n	8009f48 <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 8009f28:	6839      	ldr	r1, [r7, #0]
 8009f2a:	6878      	ldr	r0, [r7, #4]
 8009f2c:	f001 fa36 	bl	800b39c <USBD_CtlError>
            ret = USBD_FAIL;
 8009f30:	2303      	movs	r3, #3
 8009f32:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8009f34:	e008      	b.n	8009f48 <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8009f36:	6839      	ldr	r1, [r7, #0]
 8009f38:	6878      	ldr	r0, [r7, #4]
 8009f3a:	f001 fa2f 	bl	800b39c <USBD_CtlError>
          ret = USBD_FAIL;
 8009f3e:	2303      	movs	r3, #3
 8009f40:	75fb      	strb	r3, [r7, #23]
          break;
 8009f42:	e002      	b.n	8009f4a <USBD_CDC_Setup+0x176>
          break;
 8009f44:	bf00      	nop
 8009f46:	e008      	b.n	8009f5a <USBD_CDC_Setup+0x186>
          break;
 8009f48:	bf00      	nop
      }
      break;
 8009f4a:	e006      	b.n	8009f5a <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 8009f4c:	6839      	ldr	r1, [r7, #0]
 8009f4e:	6878      	ldr	r0, [r7, #4]
 8009f50:	f001 fa24 	bl	800b39c <USBD_CtlError>
      ret = USBD_FAIL;
 8009f54:	2303      	movs	r3, #3
 8009f56:	75fb      	strb	r3, [r7, #23]
      break;
 8009f58:	bf00      	nop
  }

  return (uint8_t)ret;
 8009f5a:	7dfb      	ldrb	r3, [r7, #23]
}
 8009f5c:	4618      	mov	r0, r3
 8009f5e:	3718      	adds	r7, #24
 8009f60:	46bd      	mov	sp, r7
 8009f62:	bd80      	pop	{r7, pc}

08009f64 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8009f64:	b580      	push	{r7, lr}
 8009f66:	b084      	sub	sp, #16
 8009f68:	af00      	add	r7, sp, #0
 8009f6a:	6078      	str	r0, [r7, #4]
 8009f6c:	460b      	mov	r3, r1
 8009f6e:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8009f70:	687b      	ldr	r3, [r7, #4]
 8009f72:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8009f76:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009f7e:	2b00      	cmp	r3, #0
 8009f80:	d101      	bne.n	8009f86 <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8009f82:	2303      	movs	r3, #3
 8009f84:	e04f      	b.n	800a026 <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009f8c:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8009f8e:	78fa      	ldrb	r2, [r7, #3]
 8009f90:	6879      	ldr	r1, [r7, #4]
 8009f92:	4613      	mov	r3, r2
 8009f94:	009b      	lsls	r3, r3, #2
 8009f96:	4413      	add	r3, r2
 8009f98:	009b      	lsls	r3, r3, #2
 8009f9a:	440b      	add	r3, r1
 8009f9c:	3318      	adds	r3, #24
 8009f9e:	681b      	ldr	r3, [r3, #0]
 8009fa0:	2b00      	cmp	r3, #0
 8009fa2:	d029      	beq.n	8009ff8 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8009fa4:	78fa      	ldrb	r2, [r7, #3]
 8009fa6:	6879      	ldr	r1, [r7, #4]
 8009fa8:	4613      	mov	r3, r2
 8009faa:	009b      	lsls	r3, r3, #2
 8009fac:	4413      	add	r3, r2
 8009fae:	009b      	lsls	r3, r3, #2
 8009fb0:	440b      	add	r3, r1
 8009fb2:	3318      	adds	r3, #24
 8009fb4:	681a      	ldr	r2, [r3, #0]
 8009fb6:	78f9      	ldrb	r1, [r7, #3]
 8009fb8:	68f8      	ldr	r0, [r7, #12]
 8009fba:	460b      	mov	r3, r1
 8009fbc:	00db      	lsls	r3, r3, #3
 8009fbe:	1a5b      	subs	r3, r3, r1
 8009fc0:	009b      	lsls	r3, r3, #2
 8009fc2:	4403      	add	r3, r0
 8009fc4:	3344      	adds	r3, #68	; 0x44
 8009fc6:	681b      	ldr	r3, [r3, #0]
 8009fc8:	fbb2 f1f3 	udiv	r1, r2, r3
 8009fcc:	fb01 f303 	mul.w	r3, r1, r3
 8009fd0:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8009fd2:	2b00      	cmp	r3, #0
 8009fd4:	d110      	bne.n	8009ff8 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 8009fd6:	78fa      	ldrb	r2, [r7, #3]
 8009fd8:	6879      	ldr	r1, [r7, #4]
 8009fda:	4613      	mov	r3, r2
 8009fdc:	009b      	lsls	r3, r3, #2
 8009fde:	4413      	add	r3, r2
 8009fe0:	009b      	lsls	r3, r3, #2
 8009fe2:	440b      	add	r3, r1
 8009fe4:	3318      	adds	r3, #24
 8009fe6:	2200      	movs	r2, #0
 8009fe8:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8009fea:	78f9      	ldrb	r1, [r7, #3]
 8009fec:	2300      	movs	r3, #0
 8009fee:	2200      	movs	r2, #0
 8009ff0:	6878      	ldr	r0, [r7, #4]
 8009ff2:	f002 f858 	bl	800c0a6 <USBD_LL_Transmit>
 8009ff6:	e015      	b.n	800a024 <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 8009ff8:	68bb      	ldr	r3, [r7, #8]
 8009ffa:	2200      	movs	r2, #0
 8009ffc:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a006:	691b      	ldr	r3, [r3, #16]
 800a008:	2b00      	cmp	r3, #0
 800a00a:	d00b      	beq.n	800a024 <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a012:	691b      	ldr	r3, [r3, #16]
 800a014:	68ba      	ldr	r2, [r7, #8]
 800a016:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 800a01a:	68ba      	ldr	r2, [r7, #8]
 800a01c:	f502 7104 	add.w	r1, r2, #528	; 0x210
 800a020:	78fa      	ldrb	r2, [r7, #3]
 800a022:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800a024:	2300      	movs	r3, #0
}
 800a026:	4618      	mov	r0, r3
 800a028:	3710      	adds	r7, #16
 800a02a:	46bd      	mov	sp, r7
 800a02c:	bd80      	pop	{r7, pc}

0800a02e <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800a02e:	b580      	push	{r7, lr}
 800a030:	b084      	sub	sp, #16
 800a032:	af00      	add	r7, sp, #0
 800a034:	6078      	str	r0, [r7, #4]
 800a036:	460b      	mov	r3, r1
 800a038:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a040:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a048:	2b00      	cmp	r3, #0
 800a04a:	d101      	bne.n	800a050 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800a04c:	2303      	movs	r3, #3
 800a04e:	e015      	b.n	800a07c <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800a050:	78fb      	ldrb	r3, [r7, #3]
 800a052:	4619      	mov	r1, r3
 800a054:	6878      	ldr	r0, [r7, #4]
 800a056:	f002 f868 	bl	800c12a <USBD_LL_GetRxDataSize>
 800a05a:	4602      	mov	r2, r0
 800a05c:	68fb      	ldr	r3, [r7, #12]
 800a05e:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a068:	68db      	ldr	r3, [r3, #12]
 800a06a:	68fa      	ldr	r2, [r7, #12]
 800a06c:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800a070:	68fa      	ldr	r2, [r7, #12]
 800a072:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800a076:	4611      	mov	r1, r2
 800a078:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800a07a:	2300      	movs	r3, #0
}
 800a07c:	4618      	mov	r0, r3
 800a07e:	3710      	adds	r7, #16
 800a080:	46bd      	mov	sp, r7
 800a082:	bd80      	pop	{r7, pc}

0800a084 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800a084:	b580      	push	{r7, lr}
 800a086:	b084      	sub	sp, #16
 800a088:	af00      	add	r7, sp, #0
 800a08a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a092:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800a094:	68fb      	ldr	r3, [r7, #12]
 800a096:	2b00      	cmp	r3, #0
 800a098:	d101      	bne.n	800a09e <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 800a09a:	2303      	movs	r3, #3
 800a09c:	e01b      	b.n	800a0d6 <USBD_CDC_EP0_RxReady+0x52>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a0a4:	2b00      	cmp	r3, #0
 800a0a6:	d015      	beq.n	800a0d4 <USBD_CDC_EP0_RxReady+0x50>
 800a0a8:	68fb      	ldr	r3, [r7, #12]
 800a0aa:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800a0ae:	2bff      	cmp	r3, #255	; 0xff
 800a0b0:	d010      	beq.n	800a0d4 <USBD_CDC_EP0_RxReady+0x50>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800a0b2:	687b      	ldr	r3, [r7, #4]
 800a0b4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a0b8:	689b      	ldr	r3, [r3, #8]
 800a0ba:	68fa      	ldr	r2, [r7, #12]
 800a0bc:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)hcdc->data,
 800a0c0:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800a0c2:	68fa      	ldr	r2, [r7, #12]
 800a0c4:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800a0c8:	b292      	uxth	r2, r2
 800a0ca:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800a0cc:	68fb      	ldr	r3, [r7, #12]
 800a0ce:	22ff      	movs	r2, #255	; 0xff
 800a0d0:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 800a0d4:	2300      	movs	r3, #0
}
 800a0d6:	4618      	mov	r0, r3
 800a0d8:	3710      	adds	r7, #16
 800a0da:	46bd      	mov	sp, r7
 800a0dc:	bd80      	pop	{r7, pc}
	...

0800a0e0 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800a0e0:	b480      	push	{r7}
 800a0e2:	b083      	sub	sp, #12
 800a0e4:	af00      	add	r7, sp, #0
 800a0e6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	2243      	movs	r2, #67	; 0x43
 800a0ec:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 800a0ee:	4b03      	ldr	r3, [pc, #12]	; (800a0fc <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800a0f0:	4618      	mov	r0, r3
 800a0f2:	370c      	adds	r7, #12
 800a0f4:	46bd      	mov	sp, r7
 800a0f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0fa:	4770      	bx	lr
 800a0fc:	200000a8 	.word	0x200000a8

0800a100 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800a100:	b480      	push	{r7}
 800a102:	b083      	sub	sp, #12
 800a104:	af00      	add	r7, sp, #0
 800a106:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	2243      	movs	r2, #67	; 0x43
 800a10c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 800a10e:	4b03      	ldr	r3, [pc, #12]	; (800a11c <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800a110:	4618      	mov	r0, r3
 800a112:	370c      	adds	r7, #12
 800a114:	46bd      	mov	sp, r7
 800a116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a11a:	4770      	bx	lr
 800a11c:	20000064 	.word	0x20000064

0800a120 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800a120:	b480      	push	{r7}
 800a122:	b083      	sub	sp, #12
 800a124:	af00      	add	r7, sp, #0
 800a126:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	2243      	movs	r2, #67	; 0x43
 800a12c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 800a12e:	4b03      	ldr	r3, [pc, #12]	; (800a13c <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800a130:	4618      	mov	r0, r3
 800a132:	370c      	adds	r7, #12
 800a134:	46bd      	mov	sp, r7
 800a136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a13a:	4770      	bx	lr
 800a13c:	200000ec 	.word	0x200000ec

0800a140 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800a140:	b480      	push	{r7}
 800a142:	b083      	sub	sp, #12
 800a144:	af00      	add	r7, sp, #0
 800a146:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800a148:	687b      	ldr	r3, [r7, #4]
 800a14a:	220a      	movs	r2, #10
 800a14c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800a14e:	4b03      	ldr	r3, [pc, #12]	; (800a15c <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800a150:	4618      	mov	r0, r3
 800a152:	370c      	adds	r7, #12
 800a154:	46bd      	mov	sp, r7
 800a156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a15a:	4770      	bx	lr
 800a15c:	20000020 	.word	0x20000020

0800a160 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800a160:	b480      	push	{r7}
 800a162:	b083      	sub	sp, #12
 800a164:	af00      	add	r7, sp, #0
 800a166:	6078      	str	r0, [r7, #4]
 800a168:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800a16a:	683b      	ldr	r3, [r7, #0]
 800a16c:	2b00      	cmp	r3, #0
 800a16e:	d101      	bne.n	800a174 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800a170:	2303      	movs	r3, #3
 800a172:	e004      	b.n	800a17e <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	683a      	ldr	r2, [r7, #0]
 800a178:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 800a17c:	2300      	movs	r3, #0
}
 800a17e:	4618      	mov	r0, r3
 800a180:	370c      	adds	r7, #12
 800a182:	46bd      	mov	sp, r7
 800a184:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a188:	4770      	bx	lr

0800a18a <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800a18a:	b480      	push	{r7}
 800a18c:	b087      	sub	sp, #28
 800a18e:	af00      	add	r7, sp, #0
 800a190:	60f8      	str	r0, [r7, #12]
 800a192:	60b9      	str	r1, [r7, #8]
 800a194:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800a196:	68fb      	ldr	r3, [r7, #12]
 800a198:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a19c:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 800a19e:	697b      	ldr	r3, [r7, #20]
 800a1a0:	2b00      	cmp	r3, #0
 800a1a2:	d101      	bne.n	800a1a8 <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800a1a4:	2303      	movs	r3, #3
 800a1a6:	e008      	b.n	800a1ba <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 800a1a8:	697b      	ldr	r3, [r7, #20]
 800a1aa:	68ba      	ldr	r2, [r7, #8]
 800a1ac:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800a1b0:	697b      	ldr	r3, [r7, #20]
 800a1b2:	687a      	ldr	r2, [r7, #4]
 800a1b4:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 800a1b8:	2300      	movs	r3, #0
}
 800a1ba:	4618      	mov	r0, r3
 800a1bc:	371c      	adds	r7, #28
 800a1be:	46bd      	mov	sp, r7
 800a1c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1c4:	4770      	bx	lr

0800a1c6 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800a1c6:	b480      	push	{r7}
 800a1c8:	b085      	sub	sp, #20
 800a1ca:	af00      	add	r7, sp, #0
 800a1cc:	6078      	str	r0, [r7, #4]
 800a1ce:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800a1d0:	687b      	ldr	r3, [r7, #4]
 800a1d2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a1d6:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800a1d8:	68fb      	ldr	r3, [r7, #12]
 800a1da:	2b00      	cmp	r3, #0
 800a1dc:	d101      	bne.n	800a1e2 <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 800a1de:	2303      	movs	r3, #3
 800a1e0:	e004      	b.n	800a1ec <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 800a1e2:	68fb      	ldr	r3, [r7, #12]
 800a1e4:	683a      	ldr	r2, [r7, #0]
 800a1e6:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 800a1ea:	2300      	movs	r3, #0
}
 800a1ec:	4618      	mov	r0, r3
 800a1ee:	3714      	adds	r7, #20
 800a1f0:	46bd      	mov	sp, r7
 800a1f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1f6:	4770      	bx	lr

0800a1f8 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800a1f8:	b580      	push	{r7, lr}
 800a1fa:	b084      	sub	sp, #16
 800a1fc:	af00      	add	r7, sp, #0
 800a1fe:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a206:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 800a208:	2301      	movs	r3, #1
 800a20a:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a212:	2b00      	cmp	r3, #0
 800a214:	d101      	bne.n	800a21a <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800a216:	2303      	movs	r3, #3
 800a218:	e01a      	b.n	800a250 <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 800a21a:	68bb      	ldr	r3, [r7, #8]
 800a21c:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800a220:	2b00      	cmp	r3, #0
 800a222:	d114      	bne.n	800a24e <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800a224:	68bb      	ldr	r3, [r7, #8]
 800a226:	2201      	movs	r2, #1
 800a228:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800a22c:	68bb      	ldr	r3, [r7, #8]
 800a22e:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 800a232:	687b      	ldr	r3, [r7, #4]
 800a234:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 800a236:	68bb      	ldr	r3, [r7, #8]
 800a238:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 800a23c:	68bb      	ldr	r3, [r7, #8]
 800a23e:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800a242:	2181      	movs	r1, #129	; 0x81
 800a244:	6878      	ldr	r0, [r7, #4]
 800a246:	f001 ff2e 	bl	800c0a6 <USBD_LL_Transmit>

    ret = USBD_OK;
 800a24a:	2300      	movs	r3, #0
 800a24c:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800a24e:	7bfb      	ldrb	r3, [r7, #15]
}
 800a250:	4618      	mov	r0, r3
 800a252:	3710      	adds	r7, #16
 800a254:	46bd      	mov	sp, r7
 800a256:	bd80      	pop	{r7, pc}

0800a258 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800a258:	b580      	push	{r7, lr}
 800a25a:	b084      	sub	sp, #16
 800a25c:	af00      	add	r7, sp, #0
 800a25e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a266:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800a268:	687b      	ldr	r3, [r7, #4]
 800a26a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a26e:	2b00      	cmp	r3, #0
 800a270:	d101      	bne.n	800a276 <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800a272:	2303      	movs	r3, #3
 800a274:	e016      	b.n	800a2a4 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a276:	687b      	ldr	r3, [r7, #4]
 800a278:	7c1b      	ldrb	r3, [r3, #16]
 800a27a:	2b00      	cmp	r3, #0
 800a27c:	d109      	bne.n	800a292 <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800a27e:	68fb      	ldr	r3, [r7, #12]
 800a280:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800a284:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a288:	2101      	movs	r1, #1
 800a28a:	6878      	ldr	r0, [r7, #4]
 800a28c:	f001 ff2c 	bl	800c0e8 <USBD_LL_PrepareReceive>
 800a290:	e007      	b.n	800a2a2 <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800a292:	68fb      	ldr	r3, [r7, #12]
 800a294:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800a298:	2340      	movs	r3, #64	; 0x40
 800a29a:	2101      	movs	r1, #1
 800a29c:	6878      	ldr	r0, [r7, #4]
 800a29e:	f001 ff23 	bl	800c0e8 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800a2a2:	2300      	movs	r3, #0
}
 800a2a4:	4618      	mov	r0, r3
 800a2a6:	3710      	adds	r7, #16
 800a2a8:	46bd      	mov	sp, r7
 800a2aa:	bd80      	pop	{r7, pc}

0800a2ac <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800a2ac:	b580      	push	{r7, lr}
 800a2ae:	b086      	sub	sp, #24
 800a2b0:	af00      	add	r7, sp, #0
 800a2b2:	60f8      	str	r0, [r7, #12]
 800a2b4:	60b9      	str	r1, [r7, #8]
 800a2b6:	4613      	mov	r3, r2
 800a2b8:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800a2ba:	68fb      	ldr	r3, [r7, #12]
 800a2bc:	2b00      	cmp	r3, #0
 800a2be:	d101      	bne.n	800a2c4 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800a2c0:	2303      	movs	r3, #3
 800a2c2:	e01f      	b.n	800a304 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 800a2c4:	68fb      	ldr	r3, [r7, #12]
 800a2c6:	2200      	movs	r2, #0
 800a2c8:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData = NULL;
 800a2cc:	68fb      	ldr	r3, [r7, #12]
 800a2ce:	2200      	movs	r2, #0
 800a2d0:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0
  pdev->pConfDesc = NULL;
 800a2d4:	68fb      	ldr	r3, [r7, #12]
 800a2d6:	2200      	movs	r2, #0
 800a2d8:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800a2dc:	68bb      	ldr	r3, [r7, #8]
 800a2de:	2b00      	cmp	r3, #0
 800a2e0:	d003      	beq.n	800a2ea <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800a2e2:	68fb      	ldr	r3, [r7, #12]
 800a2e4:	68ba      	ldr	r2, [r7, #8]
 800a2e6:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a2ea:	68fb      	ldr	r3, [r7, #12]
 800a2ec:	2201      	movs	r2, #1
 800a2ee:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800a2f2:	68fb      	ldr	r3, [r7, #12]
 800a2f4:	79fa      	ldrb	r2, [r7, #7]
 800a2f6:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800a2f8:	68f8      	ldr	r0, [r7, #12]
 800a2fa:	f001 fd9f 	bl	800be3c <USBD_LL_Init>
 800a2fe:	4603      	mov	r3, r0
 800a300:	75fb      	strb	r3, [r7, #23]

  return ret;
 800a302:	7dfb      	ldrb	r3, [r7, #23]
}
 800a304:	4618      	mov	r0, r3
 800a306:	3718      	adds	r7, #24
 800a308:	46bd      	mov	sp, r7
 800a30a:	bd80      	pop	{r7, pc}

0800a30c <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800a30c:	b580      	push	{r7, lr}
 800a30e:	b084      	sub	sp, #16
 800a310:	af00      	add	r7, sp, #0
 800a312:	6078      	str	r0, [r7, #4]
 800a314:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800a316:	2300      	movs	r3, #0
 800a318:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800a31a:	683b      	ldr	r3, [r7, #0]
 800a31c:	2b00      	cmp	r3, #0
 800a31e:	d101      	bne.n	800a324 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 800a320:	2303      	movs	r3, #3
 800a322:	e016      	b.n	800a352 <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	683a      	ldr	r2, [r7, #0]
 800a328:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 800a32c:	687b      	ldr	r3, [r7, #4]
 800a32e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a332:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a334:	2b00      	cmp	r3, #0
 800a336:	d00b      	beq.n	800a350 <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 800a338:	687b      	ldr	r3, [r7, #4]
 800a33a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a33e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a340:	f107 020e 	add.w	r2, r7, #14
 800a344:	4610      	mov	r0, r2
 800a346:	4798      	blx	r3
 800a348:	4602      	mov	r2, r0
 800a34a:	687b      	ldr	r3, [r7, #4]
 800a34c:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 800a350:	2300      	movs	r3, #0
}
 800a352:	4618      	mov	r0, r3
 800a354:	3710      	adds	r7, #16
 800a356:	46bd      	mov	sp, r7
 800a358:	bd80      	pop	{r7, pc}

0800a35a <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800a35a:	b580      	push	{r7, lr}
 800a35c:	b082      	sub	sp, #8
 800a35e:	af00      	add	r7, sp, #0
 800a360:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800a362:	6878      	ldr	r0, [r7, #4]
 800a364:	f001 fdb6 	bl	800bed4 <USBD_LL_Start>
 800a368:	4603      	mov	r3, r0
}
 800a36a:	4618      	mov	r0, r3
 800a36c:	3708      	adds	r7, #8
 800a36e:	46bd      	mov	sp, r7
 800a370:	bd80      	pop	{r7, pc}

0800a372 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800a372:	b480      	push	{r7}
 800a374:	b083      	sub	sp, #12
 800a376:	af00      	add	r7, sp, #0
 800a378:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800a37a:	2300      	movs	r3, #0
}
 800a37c:	4618      	mov	r0, r3
 800a37e:	370c      	adds	r7, #12
 800a380:	46bd      	mov	sp, r7
 800a382:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a386:	4770      	bx	lr

0800a388 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a388:	b580      	push	{r7, lr}
 800a38a:	b084      	sub	sp, #16
 800a38c:	af00      	add	r7, sp, #0
 800a38e:	6078      	str	r0, [r7, #4]
 800a390:	460b      	mov	r3, r1
 800a392:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800a394:	2303      	movs	r3, #3
 800a396:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800a398:	687b      	ldr	r3, [r7, #4]
 800a39a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a39e:	2b00      	cmp	r3, #0
 800a3a0:	d009      	beq.n	800a3b6 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 800a3a2:	687b      	ldr	r3, [r7, #4]
 800a3a4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a3a8:	681b      	ldr	r3, [r3, #0]
 800a3aa:	78fa      	ldrb	r2, [r7, #3]
 800a3ac:	4611      	mov	r1, r2
 800a3ae:	6878      	ldr	r0, [r7, #4]
 800a3b0:	4798      	blx	r3
 800a3b2:	4603      	mov	r3, r0
 800a3b4:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800a3b6:	7bfb      	ldrb	r3, [r7, #15]
}
 800a3b8:	4618      	mov	r0, r3
 800a3ba:	3710      	adds	r7, #16
 800a3bc:	46bd      	mov	sp, r7
 800a3be:	bd80      	pop	{r7, pc}

0800a3c0 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a3c0:	b580      	push	{r7, lr}
 800a3c2:	b082      	sub	sp, #8
 800a3c4:	af00      	add	r7, sp, #0
 800a3c6:	6078      	str	r0, [r7, #4]
 800a3c8:	460b      	mov	r3, r1
 800a3ca:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 800a3cc:	687b      	ldr	r3, [r7, #4]
 800a3ce:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a3d2:	2b00      	cmp	r3, #0
 800a3d4:	d007      	beq.n	800a3e6 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 800a3d6:	687b      	ldr	r3, [r7, #4]
 800a3d8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a3dc:	685b      	ldr	r3, [r3, #4]
 800a3de:	78fa      	ldrb	r2, [r7, #3]
 800a3e0:	4611      	mov	r1, r2
 800a3e2:	6878      	ldr	r0, [r7, #4]
 800a3e4:	4798      	blx	r3
  }

  return USBD_OK;
 800a3e6:	2300      	movs	r3, #0
}
 800a3e8:	4618      	mov	r0, r3
 800a3ea:	3708      	adds	r7, #8
 800a3ec:	46bd      	mov	sp, r7
 800a3ee:	bd80      	pop	{r7, pc}

0800a3f0 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800a3f0:	b580      	push	{r7, lr}
 800a3f2:	b084      	sub	sp, #16
 800a3f4:	af00      	add	r7, sp, #0
 800a3f6:	6078      	str	r0, [r7, #4]
 800a3f8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800a3fa:	687b      	ldr	r3, [r7, #4]
 800a3fc:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800a400:	6839      	ldr	r1, [r7, #0]
 800a402:	4618      	mov	r0, r3
 800a404:	f000 ff90 	bl	800b328 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	2201      	movs	r2, #1
 800a40c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 800a416:	461a      	mov	r2, r3
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800a41e:	687b      	ldr	r3, [r7, #4]
 800a420:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800a424:	f003 031f 	and.w	r3, r3, #31
 800a428:	2b02      	cmp	r3, #2
 800a42a:	d01a      	beq.n	800a462 <USBD_LL_SetupStage+0x72>
 800a42c:	2b02      	cmp	r3, #2
 800a42e:	d822      	bhi.n	800a476 <USBD_LL_SetupStage+0x86>
 800a430:	2b00      	cmp	r3, #0
 800a432:	d002      	beq.n	800a43a <USBD_LL_SetupStage+0x4a>
 800a434:	2b01      	cmp	r3, #1
 800a436:	d00a      	beq.n	800a44e <USBD_LL_SetupStage+0x5e>
 800a438:	e01d      	b.n	800a476 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800a440:	4619      	mov	r1, r3
 800a442:	6878      	ldr	r0, [r7, #4]
 800a444:	f000 fa62 	bl	800a90c <USBD_StdDevReq>
 800a448:	4603      	mov	r3, r0
 800a44a:	73fb      	strb	r3, [r7, #15]
      break;
 800a44c:	e020      	b.n	800a490 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800a44e:	687b      	ldr	r3, [r7, #4]
 800a450:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800a454:	4619      	mov	r1, r3
 800a456:	6878      	ldr	r0, [r7, #4]
 800a458:	f000 fac6 	bl	800a9e8 <USBD_StdItfReq>
 800a45c:	4603      	mov	r3, r0
 800a45e:	73fb      	strb	r3, [r7, #15]
      break;
 800a460:	e016      	b.n	800a490 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800a468:	4619      	mov	r1, r3
 800a46a:	6878      	ldr	r0, [r7, #4]
 800a46c:	f000 fb05 	bl	800aa7a <USBD_StdEPReq>
 800a470:	4603      	mov	r3, r0
 800a472:	73fb      	strb	r3, [r7, #15]
      break;
 800a474:	e00c      	b.n	800a490 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800a476:	687b      	ldr	r3, [r7, #4]
 800a478:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800a47c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800a480:	b2db      	uxtb	r3, r3
 800a482:	4619      	mov	r1, r3
 800a484:	6878      	ldr	r0, [r7, #4]
 800a486:	f001 fd85 	bl	800bf94 <USBD_LL_StallEP>
 800a48a:	4603      	mov	r3, r0
 800a48c:	73fb      	strb	r3, [r7, #15]
      break;
 800a48e:	bf00      	nop
  }

  return ret;
 800a490:	7bfb      	ldrb	r3, [r7, #15]
}
 800a492:	4618      	mov	r0, r3
 800a494:	3710      	adds	r7, #16
 800a496:	46bd      	mov	sp, r7
 800a498:	bd80      	pop	{r7, pc}

0800a49a <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800a49a:	b580      	push	{r7, lr}
 800a49c:	b086      	sub	sp, #24
 800a49e:	af00      	add	r7, sp, #0
 800a4a0:	60f8      	str	r0, [r7, #12]
 800a4a2:	460b      	mov	r3, r1
 800a4a4:	607a      	str	r2, [r7, #4]
 800a4a6:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800a4a8:	7afb      	ldrb	r3, [r7, #11]
 800a4aa:	2b00      	cmp	r3, #0
 800a4ac:	d138      	bne.n	800a520 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 800a4ae:	68fb      	ldr	r3, [r7, #12]
 800a4b0:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800a4b4:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800a4b6:	68fb      	ldr	r3, [r7, #12]
 800a4b8:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800a4bc:	2b03      	cmp	r3, #3
 800a4be:	d14a      	bne.n	800a556 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 800a4c0:	693b      	ldr	r3, [r7, #16]
 800a4c2:	689a      	ldr	r2, [r3, #8]
 800a4c4:	693b      	ldr	r3, [r7, #16]
 800a4c6:	68db      	ldr	r3, [r3, #12]
 800a4c8:	429a      	cmp	r2, r3
 800a4ca:	d913      	bls.n	800a4f4 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800a4cc:	693b      	ldr	r3, [r7, #16]
 800a4ce:	689a      	ldr	r2, [r3, #8]
 800a4d0:	693b      	ldr	r3, [r7, #16]
 800a4d2:	68db      	ldr	r3, [r3, #12]
 800a4d4:	1ad2      	subs	r2, r2, r3
 800a4d6:	693b      	ldr	r3, [r7, #16]
 800a4d8:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800a4da:	693b      	ldr	r3, [r7, #16]
 800a4dc:	68da      	ldr	r2, [r3, #12]
 800a4de:	693b      	ldr	r3, [r7, #16]
 800a4e0:	689b      	ldr	r3, [r3, #8]
 800a4e2:	4293      	cmp	r3, r2
 800a4e4:	bf28      	it	cs
 800a4e6:	4613      	movcs	r3, r2
 800a4e8:	461a      	mov	r2, r3
 800a4ea:	6879      	ldr	r1, [r7, #4]
 800a4ec:	68f8      	ldr	r0, [r7, #12]
 800a4ee:	f001 f80f 	bl	800b510 <USBD_CtlContinueRx>
 800a4f2:	e030      	b.n	800a556 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a4f4:	68fb      	ldr	r3, [r7, #12]
 800a4f6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a4fa:	b2db      	uxtb	r3, r3
 800a4fc:	2b03      	cmp	r3, #3
 800a4fe:	d10b      	bne.n	800a518 <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 800a500:	68fb      	ldr	r3, [r7, #12]
 800a502:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a506:	691b      	ldr	r3, [r3, #16]
 800a508:	2b00      	cmp	r3, #0
 800a50a:	d005      	beq.n	800a518 <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 800a50c:	68fb      	ldr	r3, [r7, #12]
 800a50e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a512:	691b      	ldr	r3, [r3, #16]
 800a514:	68f8      	ldr	r0, [r7, #12]
 800a516:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800a518:	68f8      	ldr	r0, [r7, #12]
 800a51a:	f001 f80a 	bl	800b532 <USBD_CtlSendStatus>
 800a51e:	e01a      	b.n	800a556 <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a520:	68fb      	ldr	r3, [r7, #12]
 800a522:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a526:	b2db      	uxtb	r3, r3
 800a528:	2b03      	cmp	r3, #3
 800a52a:	d114      	bne.n	800a556 <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 800a52c:	68fb      	ldr	r3, [r7, #12]
 800a52e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a532:	699b      	ldr	r3, [r3, #24]
 800a534:	2b00      	cmp	r3, #0
 800a536:	d00e      	beq.n	800a556 <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 800a538:	68fb      	ldr	r3, [r7, #12]
 800a53a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a53e:	699b      	ldr	r3, [r3, #24]
 800a540:	7afa      	ldrb	r2, [r7, #11]
 800a542:	4611      	mov	r1, r2
 800a544:	68f8      	ldr	r0, [r7, #12]
 800a546:	4798      	blx	r3
 800a548:	4603      	mov	r3, r0
 800a54a:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800a54c:	7dfb      	ldrb	r3, [r7, #23]
 800a54e:	2b00      	cmp	r3, #0
 800a550:	d001      	beq.n	800a556 <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 800a552:	7dfb      	ldrb	r3, [r7, #23]
 800a554:	e000      	b.n	800a558 <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 800a556:	2300      	movs	r3, #0
}
 800a558:	4618      	mov	r0, r3
 800a55a:	3718      	adds	r7, #24
 800a55c:	46bd      	mov	sp, r7
 800a55e:	bd80      	pop	{r7, pc}

0800a560 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800a560:	b580      	push	{r7, lr}
 800a562:	b086      	sub	sp, #24
 800a564:	af00      	add	r7, sp, #0
 800a566:	60f8      	str	r0, [r7, #12]
 800a568:	460b      	mov	r3, r1
 800a56a:	607a      	str	r2, [r7, #4]
 800a56c:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800a56e:	7afb      	ldrb	r3, [r7, #11]
 800a570:	2b00      	cmp	r3, #0
 800a572:	d16b      	bne.n	800a64c <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 800a574:	68fb      	ldr	r3, [r7, #12]
 800a576:	3314      	adds	r3, #20
 800a578:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800a57a:	68fb      	ldr	r3, [r7, #12]
 800a57c:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800a580:	2b02      	cmp	r3, #2
 800a582:	d156      	bne.n	800a632 <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 800a584:	693b      	ldr	r3, [r7, #16]
 800a586:	689a      	ldr	r2, [r3, #8]
 800a588:	693b      	ldr	r3, [r7, #16]
 800a58a:	68db      	ldr	r3, [r3, #12]
 800a58c:	429a      	cmp	r2, r3
 800a58e:	d914      	bls.n	800a5ba <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800a590:	693b      	ldr	r3, [r7, #16]
 800a592:	689a      	ldr	r2, [r3, #8]
 800a594:	693b      	ldr	r3, [r7, #16]
 800a596:	68db      	ldr	r3, [r3, #12]
 800a598:	1ad2      	subs	r2, r2, r3
 800a59a:	693b      	ldr	r3, [r7, #16]
 800a59c:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800a59e:	693b      	ldr	r3, [r7, #16]
 800a5a0:	689b      	ldr	r3, [r3, #8]
 800a5a2:	461a      	mov	r2, r3
 800a5a4:	6879      	ldr	r1, [r7, #4]
 800a5a6:	68f8      	ldr	r0, [r7, #12]
 800a5a8:	f000 ff84 	bl	800b4b4 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a5ac:	2300      	movs	r3, #0
 800a5ae:	2200      	movs	r2, #0
 800a5b0:	2100      	movs	r1, #0
 800a5b2:	68f8      	ldr	r0, [r7, #12]
 800a5b4:	f001 fd98 	bl	800c0e8 <USBD_LL_PrepareReceive>
 800a5b8:	e03b      	b.n	800a632 <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800a5ba:	693b      	ldr	r3, [r7, #16]
 800a5bc:	68da      	ldr	r2, [r3, #12]
 800a5be:	693b      	ldr	r3, [r7, #16]
 800a5c0:	689b      	ldr	r3, [r3, #8]
 800a5c2:	429a      	cmp	r2, r3
 800a5c4:	d11c      	bne.n	800a600 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800a5c6:	693b      	ldr	r3, [r7, #16]
 800a5c8:	685a      	ldr	r2, [r3, #4]
 800a5ca:	693b      	ldr	r3, [r7, #16]
 800a5cc:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800a5ce:	429a      	cmp	r2, r3
 800a5d0:	d316      	bcc.n	800a600 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800a5d2:	693b      	ldr	r3, [r7, #16]
 800a5d4:	685a      	ldr	r2, [r3, #4]
 800a5d6:	68fb      	ldr	r3, [r7, #12]
 800a5d8:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800a5dc:	429a      	cmp	r2, r3
 800a5de:	d20f      	bcs.n	800a600 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800a5e0:	2200      	movs	r2, #0
 800a5e2:	2100      	movs	r1, #0
 800a5e4:	68f8      	ldr	r0, [r7, #12]
 800a5e6:	f000 ff65 	bl	800b4b4 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800a5ea:	68fb      	ldr	r3, [r7, #12]
 800a5ec:	2200      	movs	r2, #0
 800a5ee:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a5f2:	2300      	movs	r3, #0
 800a5f4:	2200      	movs	r2, #0
 800a5f6:	2100      	movs	r1, #0
 800a5f8:	68f8      	ldr	r0, [r7, #12]
 800a5fa:	f001 fd75 	bl	800c0e8 <USBD_LL_PrepareReceive>
 800a5fe:	e018      	b.n	800a632 <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a600:	68fb      	ldr	r3, [r7, #12]
 800a602:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a606:	b2db      	uxtb	r3, r3
 800a608:	2b03      	cmp	r3, #3
 800a60a:	d10b      	bne.n	800a624 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 800a60c:	68fb      	ldr	r3, [r7, #12]
 800a60e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a612:	68db      	ldr	r3, [r3, #12]
 800a614:	2b00      	cmp	r3, #0
 800a616:	d005      	beq.n	800a624 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 800a618:	68fb      	ldr	r3, [r7, #12]
 800a61a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a61e:	68db      	ldr	r3, [r3, #12]
 800a620:	68f8      	ldr	r0, [r7, #12]
 800a622:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800a624:	2180      	movs	r1, #128	; 0x80
 800a626:	68f8      	ldr	r0, [r7, #12]
 800a628:	f001 fcb4 	bl	800bf94 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800a62c:	68f8      	ldr	r0, [r7, #12]
 800a62e:	f000 ff93 	bl	800b558 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 800a632:	68fb      	ldr	r3, [r7, #12]
 800a634:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800a638:	2b01      	cmp	r3, #1
 800a63a:	d122      	bne.n	800a682 <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 800a63c:	68f8      	ldr	r0, [r7, #12]
 800a63e:	f7ff fe98 	bl	800a372 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800a642:	68fb      	ldr	r3, [r7, #12]
 800a644:	2200      	movs	r2, #0
 800a646:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800a64a:	e01a      	b.n	800a682 <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a64c:	68fb      	ldr	r3, [r7, #12]
 800a64e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a652:	b2db      	uxtb	r3, r3
 800a654:	2b03      	cmp	r3, #3
 800a656:	d114      	bne.n	800a682 <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 800a658:	68fb      	ldr	r3, [r7, #12]
 800a65a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a65e:	695b      	ldr	r3, [r3, #20]
 800a660:	2b00      	cmp	r3, #0
 800a662:	d00e      	beq.n	800a682 <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 800a664:	68fb      	ldr	r3, [r7, #12]
 800a666:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a66a:	695b      	ldr	r3, [r3, #20]
 800a66c:	7afa      	ldrb	r2, [r7, #11]
 800a66e:	4611      	mov	r1, r2
 800a670:	68f8      	ldr	r0, [r7, #12]
 800a672:	4798      	blx	r3
 800a674:	4603      	mov	r3, r0
 800a676:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800a678:	7dfb      	ldrb	r3, [r7, #23]
 800a67a:	2b00      	cmp	r3, #0
 800a67c:	d001      	beq.n	800a682 <USBD_LL_DataInStage+0x122>
        {
          return ret;
 800a67e:	7dfb      	ldrb	r3, [r7, #23]
 800a680:	e000      	b.n	800a684 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 800a682:	2300      	movs	r3, #0
}
 800a684:	4618      	mov	r0, r3
 800a686:	3718      	adds	r7, #24
 800a688:	46bd      	mov	sp, r7
 800a68a:	bd80      	pop	{r7, pc}

0800a68c <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800a68c:	b580      	push	{r7, lr}
 800a68e:	b082      	sub	sp, #8
 800a690:	af00      	add	r7, sp, #0
 800a692:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	2201      	movs	r2, #1
 800a698:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	2200      	movs	r2, #0
 800a6a0:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800a6a4:	687b      	ldr	r3, [r7, #4]
 800a6a6:	2200      	movs	r2, #0
 800a6a8:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800a6aa:	687b      	ldr	r3, [r7, #4]
 800a6ac:	2200      	movs	r2, #0
 800a6ae:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClass == NULL)
 800a6b2:	687b      	ldr	r3, [r7, #4]
 800a6b4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a6b8:	2b00      	cmp	r3, #0
 800a6ba:	d101      	bne.n	800a6c0 <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 800a6bc:	2303      	movs	r3, #3
 800a6be:	e02f      	b.n	800a720 <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 800a6c0:	687b      	ldr	r3, [r7, #4]
 800a6c2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a6c6:	2b00      	cmp	r3, #0
 800a6c8:	d00f      	beq.n	800a6ea <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 800a6ca:	687b      	ldr	r3, [r7, #4]
 800a6cc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a6d0:	685b      	ldr	r3, [r3, #4]
 800a6d2:	2b00      	cmp	r3, #0
 800a6d4:	d009      	beq.n	800a6ea <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800a6d6:	687b      	ldr	r3, [r7, #4]
 800a6d8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a6dc:	685b      	ldr	r3, [r3, #4]
 800a6de:	687a      	ldr	r2, [r7, #4]
 800a6e0:	6852      	ldr	r2, [r2, #4]
 800a6e2:	b2d2      	uxtb	r2, r2
 800a6e4:	4611      	mov	r1, r2
 800a6e6:	6878      	ldr	r0, [r7, #4]
 800a6e8:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800a6ea:	2340      	movs	r3, #64	; 0x40
 800a6ec:	2200      	movs	r2, #0
 800a6ee:	2100      	movs	r1, #0
 800a6f0:	6878      	ldr	r0, [r7, #4]
 800a6f2:	f001 fc0a 	bl	800bf0a <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800a6f6:	687b      	ldr	r3, [r7, #4]
 800a6f8:	2201      	movs	r2, #1
 800a6fa:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800a6fe:	687b      	ldr	r3, [r7, #4]
 800a700:	2240      	movs	r2, #64	; 0x40
 800a702:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800a706:	2340      	movs	r3, #64	; 0x40
 800a708:	2200      	movs	r2, #0
 800a70a:	2180      	movs	r1, #128	; 0x80
 800a70c:	6878      	ldr	r0, [r7, #4]
 800a70e:	f001 fbfc 	bl	800bf0a <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800a712:	687b      	ldr	r3, [r7, #4]
 800a714:	2201      	movs	r2, #1
 800a716:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	2240      	movs	r2, #64	; 0x40
 800a71c:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 800a71e:	2300      	movs	r3, #0
}
 800a720:	4618      	mov	r0, r3
 800a722:	3708      	adds	r7, #8
 800a724:	46bd      	mov	sp, r7
 800a726:	bd80      	pop	{r7, pc}

0800a728 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800a728:	b480      	push	{r7}
 800a72a:	b083      	sub	sp, #12
 800a72c:	af00      	add	r7, sp, #0
 800a72e:	6078      	str	r0, [r7, #4]
 800a730:	460b      	mov	r3, r1
 800a732:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800a734:	687b      	ldr	r3, [r7, #4]
 800a736:	78fa      	ldrb	r2, [r7, #3]
 800a738:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800a73a:	2300      	movs	r3, #0
}
 800a73c:	4618      	mov	r0, r3
 800a73e:	370c      	adds	r7, #12
 800a740:	46bd      	mov	sp, r7
 800a742:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a746:	4770      	bx	lr

0800a748 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800a748:	b480      	push	{r7}
 800a74a:	b083      	sub	sp, #12
 800a74c:	af00      	add	r7, sp, #0
 800a74e:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800a750:	687b      	ldr	r3, [r7, #4]
 800a752:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a756:	b2da      	uxtb	r2, r3
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800a75e:	687b      	ldr	r3, [r7, #4]
 800a760:	2204      	movs	r2, #4
 800a762:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800a766:	2300      	movs	r3, #0
}
 800a768:	4618      	mov	r0, r3
 800a76a:	370c      	adds	r7, #12
 800a76c:	46bd      	mov	sp, r7
 800a76e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a772:	4770      	bx	lr

0800a774 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800a774:	b480      	push	{r7}
 800a776:	b083      	sub	sp, #12
 800a778:	af00      	add	r7, sp, #0
 800a77a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800a77c:	687b      	ldr	r3, [r7, #4]
 800a77e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a782:	b2db      	uxtb	r3, r3
 800a784:	2b04      	cmp	r3, #4
 800a786:	d106      	bne.n	800a796 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 800a78e:	b2da      	uxtb	r2, r3
 800a790:	687b      	ldr	r3, [r7, #4]
 800a792:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800a796:	2300      	movs	r3, #0
}
 800a798:	4618      	mov	r0, r3
 800a79a:	370c      	adds	r7, #12
 800a79c:	46bd      	mov	sp, r7
 800a79e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7a2:	4770      	bx	lr

0800a7a4 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800a7a4:	b580      	push	{r7, lr}
 800a7a6:	b082      	sub	sp, #8
 800a7a8:	af00      	add	r7, sp, #0
 800a7aa:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 800a7ac:	687b      	ldr	r3, [r7, #4]
 800a7ae:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a7b2:	2b00      	cmp	r3, #0
 800a7b4:	d101      	bne.n	800a7ba <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 800a7b6:	2303      	movs	r3, #3
 800a7b8:	e012      	b.n	800a7e0 <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a7ba:	687b      	ldr	r3, [r7, #4]
 800a7bc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a7c0:	b2db      	uxtb	r3, r3
 800a7c2:	2b03      	cmp	r3, #3
 800a7c4:	d10b      	bne.n	800a7de <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 800a7c6:	687b      	ldr	r3, [r7, #4]
 800a7c8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a7cc:	69db      	ldr	r3, [r3, #28]
 800a7ce:	2b00      	cmp	r3, #0
 800a7d0:	d005      	beq.n	800a7de <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 800a7d2:	687b      	ldr	r3, [r7, #4]
 800a7d4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a7d8:	69db      	ldr	r3, [r3, #28]
 800a7da:	6878      	ldr	r0, [r7, #4]
 800a7dc:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800a7de:	2300      	movs	r3, #0
}
 800a7e0:	4618      	mov	r0, r3
 800a7e2:	3708      	adds	r7, #8
 800a7e4:	46bd      	mov	sp, r7
 800a7e6:	bd80      	pop	{r7, pc}

0800a7e8 <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800a7e8:	b580      	push	{r7, lr}
 800a7ea:	b082      	sub	sp, #8
 800a7ec:	af00      	add	r7, sp, #0
 800a7ee:	6078      	str	r0, [r7, #4]
 800a7f0:	460b      	mov	r3, r1
 800a7f2:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 800a7f4:	687b      	ldr	r3, [r7, #4]
 800a7f6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a7fa:	2b00      	cmp	r3, #0
 800a7fc:	d101      	bne.n	800a802 <USBD_LL_IsoINIncomplete+0x1a>
  {
    return USBD_FAIL;
 800a7fe:	2303      	movs	r3, #3
 800a800:	e014      	b.n	800a82c <USBD_LL_IsoINIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a802:	687b      	ldr	r3, [r7, #4]
 800a804:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a808:	b2db      	uxtb	r3, r3
 800a80a:	2b03      	cmp	r3, #3
 800a80c:	d10d      	bne.n	800a82a <USBD_LL_IsoINIncomplete+0x42>
  {
    if (pdev->pClass->IsoINIncomplete != NULL)
 800a80e:	687b      	ldr	r3, [r7, #4]
 800a810:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a814:	6a1b      	ldr	r3, [r3, #32]
 800a816:	2b00      	cmp	r3, #0
 800a818:	d007      	beq.n	800a82a <USBD_LL_IsoINIncomplete+0x42>
    {
      (void)pdev->pClass->IsoINIncomplete(pdev, epnum);
 800a81a:	687b      	ldr	r3, [r7, #4]
 800a81c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a820:	6a1b      	ldr	r3, [r3, #32]
 800a822:	78fa      	ldrb	r2, [r7, #3]
 800a824:	4611      	mov	r1, r2
 800a826:	6878      	ldr	r0, [r7, #4]
 800a828:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800a82a:	2300      	movs	r3, #0
}
 800a82c:	4618      	mov	r0, r3
 800a82e:	3708      	adds	r7, #8
 800a830:	46bd      	mov	sp, r7
 800a832:	bd80      	pop	{r7, pc}

0800a834 <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800a834:	b580      	push	{r7, lr}
 800a836:	b082      	sub	sp, #8
 800a838:	af00      	add	r7, sp, #0
 800a83a:	6078      	str	r0, [r7, #4]
 800a83c:	460b      	mov	r3, r1
 800a83e:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 800a840:	687b      	ldr	r3, [r7, #4]
 800a842:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a846:	2b00      	cmp	r3, #0
 800a848:	d101      	bne.n	800a84e <USBD_LL_IsoOUTIncomplete+0x1a>
  {
    return USBD_FAIL;
 800a84a:	2303      	movs	r3, #3
 800a84c:	e014      	b.n	800a878 <USBD_LL_IsoOUTIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a84e:	687b      	ldr	r3, [r7, #4]
 800a850:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a854:	b2db      	uxtb	r3, r3
 800a856:	2b03      	cmp	r3, #3
 800a858:	d10d      	bne.n	800a876 <USBD_LL_IsoOUTIncomplete+0x42>
  {
    if (pdev->pClass->IsoOUTIncomplete != NULL)
 800a85a:	687b      	ldr	r3, [r7, #4]
 800a85c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a860:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a862:	2b00      	cmp	r3, #0
 800a864:	d007      	beq.n	800a876 <USBD_LL_IsoOUTIncomplete+0x42>
    {
      (void)pdev->pClass->IsoOUTIncomplete(pdev, epnum);
 800a866:	687b      	ldr	r3, [r7, #4]
 800a868:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a86c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a86e:	78fa      	ldrb	r2, [r7, #3]
 800a870:	4611      	mov	r1, r2
 800a872:	6878      	ldr	r0, [r7, #4]
 800a874:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800a876:	2300      	movs	r3, #0
}
 800a878:	4618      	mov	r0, r3
 800a87a:	3708      	adds	r7, #8
 800a87c:	46bd      	mov	sp, r7
 800a87e:	bd80      	pop	{r7, pc}

0800a880 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800a880:	b480      	push	{r7}
 800a882:	b083      	sub	sp, #12
 800a884:	af00      	add	r7, sp, #0
 800a886:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800a888:	2300      	movs	r3, #0
}
 800a88a:	4618      	mov	r0, r3
 800a88c:	370c      	adds	r7, #12
 800a88e:	46bd      	mov	sp, r7
 800a890:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a894:	4770      	bx	lr

0800a896 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800a896:	b580      	push	{r7, lr}
 800a898:	b082      	sub	sp, #8
 800a89a:	af00      	add	r7, sp, #0
 800a89c:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a89e:	687b      	ldr	r3, [r7, #4]
 800a8a0:	2201      	movs	r2, #1
 800a8a2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  if (pdev->pClass != NULL)
 800a8a6:	687b      	ldr	r3, [r7, #4]
 800a8a8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a8ac:	2b00      	cmp	r3, #0
 800a8ae:	d009      	beq.n	800a8c4 <USBD_LL_DevDisconnected+0x2e>
  {
    (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800a8b0:	687b      	ldr	r3, [r7, #4]
 800a8b2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a8b6:	685b      	ldr	r3, [r3, #4]
 800a8b8:	687a      	ldr	r2, [r7, #4]
 800a8ba:	6852      	ldr	r2, [r2, #4]
 800a8bc:	b2d2      	uxtb	r2, r2
 800a8be:	4611      	mov	r1, r2
 800a8c0:	6878      	ldr	r0, [r7, #4]
 800a8c2:	4798      	blx	r3
  }

  return USBD_OK;
 800a8c4:	2300      	movs	r3, #0
}
 800a8c6:	4618      	mov	r0, r3
 800a8c8:	3708      	adds	r7, #8
 800a8ca:	46bd      	mov	sp, r7
 800a8cc:	bd80      	pop	{r7, pc}

0800a8ce <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800a8ce:	b480      	push	{r7}
 800a8d0:	b087      	sub	sp, #28
 800a8d2:	af00      	add	r7, sp, #0
 800a8d4:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800a8d6:	687b      	ldr	r3, [r7, #4]
 800a8d8:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800a8da:	697b      	ldr	r3, [r7, #20]
 800a8dc:	781b      	ldrb	r3, [r3, #0]
 800a8de:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800a8e0:	697b      	ldr	r3, [r7, #20]
 800a8e2:	3301      	adds	r3, #1
 800a8e4:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800a8e6:	697b      	ldr	r3, [r7, #20]
 800a8e8:	781b      	ldrb	r3, [r3, #0]
 800a8ea:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800a8ec:	8a3b      	ldrh	r3, [r7, #16]
 800a8ee:	021b      	lsls	r3, r3, #8
 800a8f0:	b21a      	sxth	r2, r3
 800a8f2:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800a8f6:	4313      	orrs	r3, r2
 800a8f8:	b21b      	sxth	r3, r3
 800a8fa:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800a8fc:	89fb      	ldrh	r3, [r7, #14]
}
 800a8fe:	4618      	mov	r0, r3
 800a900:	371c      	adds	r7, #28
 800a902:	46bd      	mov	sp, r7
 800a904:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a908:	4770      	bx	lr
	...

0800a90c <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a90c:	b580      	push	{r7, lr}
 800a90e:	b084      	sub	sp, #16
 800a910:	af00      	add	r7, sp, #0
 800a912:	6078      	str	r0, [r7, #4]
 800a914:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a916:	2300      	movs	r3, #0
 800a918:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a91a:	683b      	ldr	r3, [r7, #0]
 800a91c:	781b      	ldrb	r3, [r3, #0]
 800a91e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a922:	2b40      	cmp	r3, #64	; 0x40
 800a924:	d005      	beq.n	800a932 <USBD_StdDevReq+0x26>
 800a926:	2b40      	cmp	r3, #64	; 0x40
 800a928:	d853      	bhi.n	800a9d2 <USBD_StdDevReq+0xc6>
 800a92a:	2b00      	cmp	r3, #0
 800a92c:	d00b      	beq.n	800a946 <USBD_StdDevReq+0x3a>
 800a92e:	2b20      	cmp	r3, #32
 800a930:	d14f      	bne.n	800a9d2 <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800a932:	687b      	ldr	r3, [r7, #4]
 800a934:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a938:	689b      	ldr	r3, [r3, #8]
 800a93a:	6839      	ldr	r1, [r7, #0]
 800a93c:	6878      	ldr	r0, [r7, #4]
 800a93e:	4798      	blx	r3
 800a940:	4603      	mov	r3, r0
 800a942:	73fb      	strb	r3, [r7, #15]
      break;
 800a944:	e04a      	b.n	800a9dc <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a946:	683b      	ldr	r3, [r7, #0]
 800a948:	785b      	ldrb	r3, [r3, #1]
 800a94a:	2b09      	cmp	r3, #9
 800a94c:	d83b      	bhi.n	800a9c6 <USBD_StdDevReq+0xba>
 800a94e:	a201      	add	r2, pc, #4	; (adr r2, 800a954 <USBD_StdDevReq+0x48>)
 800a950:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a954:	0800a9a9 	.word	0x0800a9a9
 800a958:	0800a9bd 	.word	0x0800a9bd
 800a95c:	0800a9c7 	.word	0x0800a9c7
 800a960:	0800a9b3 	.word	0x0800a9b3
 800a964:	0800a9c7 	.word	0x0800a9c7
 800a968:	0800a987 	.word	0x0800a987
 800a96c:	0800a97d 	.word	0x0800a97d
 800a970:	0800a9c7 	.word	0x0800a9c7
 800a974:	0800a99f 	.word	0x0800a99f
 800a978:	0800a991 	.word	0x0800a991
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800a97c:	6839      	ldr	r1, [r7, #0]
 800a97e:	6878      	ldr	r0, [r7, #4]
 800a980:	f000 f9de 	bl	800ad40 <USBD_GetDescriptor>
          break;
 800a984:	e024      	b.n	800a9d0 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800a986:	6839      	ldr	r1, [r7, #0]
 800a988:	6878      	ldr	r0, [r7, #4]
 800a98a:	f000 fb43 	bl	800b014 <USBD_SetAddress>
          break;
 800a98e:	e01f      	b.n	800a9d0 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800a990:	6839      	ldr	r1, [r7, #0]
 800a992:	6878      	ldr	r0, [r7, #4]
 800a994:	f000 fb82 	bl	800b09c <USBD_SetConfig>
 800a998:	4603      	mov	r3, r0
 800a99a:	73fb      	strb	r3, [r7, #15]
          break;
 800a99c:	e018      	b.n	800a9d0 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800a99e:	6839      	ldr	r1, [r7, #0]
 800a9a0:	6878      	ldr	r0, [r7, #4]
 800a9a2:	f000 fc21 	bl	800b1e8 <USBD_GetConfig>
          break;
 800a9a6:	e013      	b.n	800a9d0 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800a9a8:	6839      	ldr	r1, [r7, #0]
 800a9aa:	6878      	ldr	r0, [r7, #4]
 800a9ac:	f000 fc52 	bl	800b254 <USBD_GetStatus>
          break;
 800a9b0:	e00e      	b.n	800a9d0 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800a9b2:	6839      	ldr	r1, [r7, #0]
 800a9b4:	6878      	ldr	r0, [r7, #4]
 800a9b6:	f000 fc81 	bl	800b2bc <USBD_SetFeature>
          break;
 800a9ba:	e009      	b.n	800a9d0 <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800a9bc:	6839      	ldr	r1, [r7, #0]
 800a9be:	6878      	ldr	r0, [r7, #4]
 800a9c0:	f000 fc90 	bl	800b2e4 <USBD_ClrFeature>
          break;
 800a9c4:	e004      	b.n	800a9d0 <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 800a9c6:	6839      	ldr	r1, [r7, #0]
 800a9c8:	6878      	ldr	r0, [r7, #4]
 800a9ca:	f000 fce7 	bl	800b39c <USBD_CtlError>
          break;
 800a9ce:	bf00      	nop
      }
      break;
 800a9d0:	e004      	b.n	800a9dc <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 800a9d2:	6839      	ldr	r1, [r7, #0]
 800a9d4:	6878      	ldr	r0, [r7, #4]
 800a9d6:	f000 fce1 	bl	800b39c <USBD_CtlError>
      break;
 800a9da:	bf00      	nop
  }

  return ret;
 800a9dc:	7bfb      	ldrb	r3, [r7, #15]
}
 800a9de:	4618      	mov	r0, r3
 800a9e0:	3710      	adds	r7, #16
 800a9e2:	46bd      	mov	sp, r7
 800a9e4:	bd80      	pop	{r7, pc}
 800a9e6:	bf00      	nop

0800a9e8 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a9e8:	b580      	push	{r7, lr}
 800a9ea:	b084      	sub	sp, #16
 800a9ec:	af00      	add	r7, sp, #0
 800a9ee:	6078      	str	r0, [r7, #4]
 800a9f0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a9f2:	2300      	movs	r3, #0
 800a9f4:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a9f6:	683b      	ldr	r3, [r7, #0]
 800a9f8:	781b      	ldrb	r3, [r3, #0]
 800a9fa:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a9fe:	2b40      	cmp	r3, #64	; 0x40
 800aa00:	d005      	beq.n	800aa0e <USBD_StdItfReq+0x26>
 800aa02:	2b40      	cmp	r3, #64	; 0x40
 800aa04:	d82f      	bhi.n	800aa66 <USBD_StdItfReq+0x7e>
 800aa06:	2b00      	cmp	r3, #0
 800aa08:	d001      	beq.n	800aa0e <USBD_StdItfReq+0x26>
 800aa0a:	2b20      	cmp	r3, #32
 800aa0c:	d12b      	bne.n	800aa66 <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800aa0e:	687b      	ldr	r3, [r7, #4]
 800aa10:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800aa14:	b2db      	uxtb	r3, r3
 800aa16:	3b01      	subs	r3, #1
 800aa18:	2b02      	cmp	r3, #2
 800aa1a:	d81d      	bhi.n	800aa58 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800aa1c:	683b      	ldr	r3, [r7, #0]
 800aa1e:	889b      	ldrh	r3, [r3, #4]
 800aa20:	b2db      	uxtb	r3, r3
 800aa22:	2b01      	cmp	r3, #1
 800aa24:	d813      	bhi.n	800aa4e <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800aa26:	687b      	ldr	r3, [r7, #4]
 800aa28:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800aa2c:	689b      	ldr	r3, [r3, #8]
 800aa2e:	6839      	ldr	r1, [r7, #0]
 800aa30:	6878      	ldr	r0, [r7, #4]
 800aa32:	4798      	blx	r3
 800aa34:	4603      	mov	r3, r0
 800aa36:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800aa38:	683b      	ldr	r3, [r7, #0]
 800aa3a:	88db      	ldrh	r3, [r3, #6]
 800aa3c:	2b00      	cmp	r3, #0
 800aa3e:	d110      	bne.n	800aa62 <USBD_StdItfReq+0x7a>
 800aa40:	7bfb      	ldrb	r3, [r7, #15]
 800aa42:	2b00      	cmp	r3, #0
 800aa44:	d10d      	bne.n	800aa62 <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 800aa46:	6878      	ldr	r0, [r7, #4]
 800aa48:	f000 fd73 	bl	800b532 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800aa4c:	e009      	b.n	800aa62 <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 800aa4e:	6839      	ldr	r1, [r7, #0]
 800aa50:	6878      	ldr	r0, [r7, #4]
 800aa52:	f000 fca3 	bl	800b39c <USBD_CtlError>
          break;
 800aa56:	e004      	b.n	800aa62 <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 800aa58:	6839      	ldr	r1, [r7, #0]
 800aa5a:	6878      	ldr	r0, [r7, #4]
 800aa5c:	f000 fc9e 	bl	800b39c <USBD_CtlError>
          break;
 800aa60:	e000      	b.n	800aa64 <USBD_StdItfReq+0x7c>
          break;
 800aa62:	bf00      	nop
      }
      break;
 800aa64:	e004      	b.n	800aa70 <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 800aa66:	6839      	ldr	r1, [r7, #0]
 800aa68:	6878      	ldr	r0, [r7, #4]
 800aa6a:	f000 fc97 	bl	800b39c <USBD_CtlError>
      break;
 800aa6e:	bf00      	nop
  }

  return ret;
 800aa70:	7bfb      	ldrb	r3, [r7, #15]
}
 800aa72:	4618      	mov	r0, r3
 800aa74:	3710      	adds	r7, #16
 800aa76:	46bd      	mov	sp, r7
 800aa78:	bd80      	pop	{r7, pc}

0800aa7a <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800aa7a:	b580      	push	{r7, lr}
 800aa7c:	b084      	sub	sp, #16
 800aa7e:	af00      	add	r7, sp, #0
 800aa80:	6078      	str	r0, [r7, #4]
 800aa82:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800aa84:	2300      	movs	r3, #0
 800aa86:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 800aa88:	683b      	ldr	r3, [r7, #0]
 800aa8a:	889b      	ldrh	r3, [r3, #4]
 800aa8c:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800aa8e:	683b      	ldr	r3, [r7, #0]
 800aa90:	781b      	ldrb	r3, [r3, #0]
 800aa92:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800aa96:	2b40      	cmp	r3, #64	; 0x40
 800aa98:	d007      	beq.n	800aaaa <USBD_StdEPReq+0x30>
 800aa9a:	2b40      	cmp	r3, #64	; 0x40
 800aa9c:	f200 8145 	bhi.w	800ad2a <USBD_StdEPReq+0x2b0>
 800aaa0:	2b00      	cmp	r3, #0
 800aaa2:	d00c      	beq.n	800aabe <USBD_StdEPReq+0x44>
 800aaa4:	2b20      	cmp	r3, #32
 800aaa6:	f040 8140 	bne.w	800ad2a <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800aaaa:	687b      	ldr	r3, [r7, #4]
 800aaac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800aab0:	689b      	ldr	r3, [r3, #8]
 800aab2:	6839      	ldr	r1, [r7, #0]
 800aab4:	6878      	ldr	r0, [r7, #4]
 800aab6:	4798      	blx	r3
 800aab8:	4603      	mov	r3, r0
 800aaba:	73fb      	strb	r3, [r7, #15]
      break;
 800aabc:	e13a      	b.n	800ad34 <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800aabe:	683b      	ldr	r3, [r7, #0]
 800aac0:	785b      	ldrb	r3, [r3, #1]
 800aac2:	2b03      	cmp	r3, #3
 800aac4:	d007      	beq.n	800aad6 <USBD_StdEPReq+0x5c>
 800aac6:	2b03      	cmp	r3, #3
 800aac8:	f300 8129 	bgt.w	800ad1e <USBD_StdEPReq+0x2a4>
 800aacc:	2b00      	cmp	r3, #0
 800aace:	d07f      	beq.n	800abd0 <USBD_StdEPReq+0x156>
 800aad0:	2b01      	cmp	r3, #1
 800aad2:	d03c      	beq.n	800ab4e <USBD_StdEPReq+0xd4>
 800aad4:	e123      	b.n	800ad1e <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800aad6:	687b      	ldr	r3, [r7, #4]
 800aad8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800aadc:	b2db      	uxtb	r3, r3
 800aade:	2b02      	cmp	r3, #2
 800aae0:	d002      	beq.n	800aae8 <USBD_StdEPReq+0x6e>
 800aae2:	2b03      	cmp	r3, #3
 800aae4:	d016      	beq.n	800ab14 <USBD_StdEPReq+0x9a>
 800aae6:	e02c      	b.n	800ab42 <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800aae8:	7bbb      	ldrb	r3, [r7, #14]
 800aaea:	2b00      	cmp	r3, #0
 800aaec:	d00d      	beq.n	800ab0a <USBD_StdEPReq+0x90>
 800aaee:	7bbb      	ldrb	r3, [r7, #14]
 800aaf0:	2b80      	cmp	r3, #128	; 0x80
 800aaf2:	d00a      	beq.n	800ab0a <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800aaf4:	7bbb      	ldrb	r3, [r7, #14]
 800aaf6:	4619      	mov	r1, r3
 800aaf8:	6878      	ldr	r0, [r7, #4]
 800aafa:	f001 fa4b 	bl	800bf94 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800aafe:	2180      	movs	r1, #128	; 0x80
 800ab00:	6878      	ldr	r0, [r7, #4]
 800ab02:	f001 fa47 	bl	800bf94 <USBD_LL_StallEP>
 800ab06:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800ab08:	e020      	b.n	800ab4c <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 800ab0a:	6839      	ldr	r1, [r7, #0]
 800ab0c:	6878      	ldr	r0, [r7, #4]
 800ab0e:	f000 fc45 	bl	800b39c <USBD_CtlError>
              break;
 800ab12:	e01b      	b.n	800ab4c <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800ab14:	683b      	ldr	r3, [r7, #0]
 800ab16:	885b      	ldrh	r3, [r3, #2]
 800ab18:	2b00      	cmp	r3, #0
 800ab1a:	d10e      	bne.n	800ab3a <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800ab1c:	7bbb      	ldrb	r3, [r7, #14]
 800ab1e:	2b00      	cmp	r3, #0
 800ab20:	d00b      	beq.n	800ab3a <USBD_StdEPReq+0xc0>
 800ab22:	7bbb      	ldrb	r3, [r7, #14]
 800ab24:	2b80      	cmp	r3, #128	; 0x80
 800ab26:	d008      	beq.n	800ab3a <USBD_StdEPReq+0xc0>
 800ab28:	683b      	ldr	r3, [r7, #0]
 800ab2a:	88db      	ldrh	r3, [r3, #6]
 800ab2c:	2b00      	cmp	r3, #0
 800ab2e:	d104      	bne.n	800ab3a <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800ab30:	7bbb      	ldrb	r3, [r7, #14]
 800ab32:	4619      	mov	r1, r3
 800ab34:	6878      	ldr	r0, [r7, #4]
 800ab36:	f001 fa2d 	bl	800bf94 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800ab3a:	6878      	ldr	r0, [r7, #4]
 800ab3c:	f000 fcf9 	bl	800b532 <USBD_CtlSendStatus>

              break;
 800ab40:	e004      	b.n	800ab4c <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 800ab42:	6839      	ldr	r1, [r7, #0]
 800ab44:	6878      	ldr	r0, [r7, #4]
 800ab46:	f000 fc29 	bl	800b39c <USBD_CtlError>
              break;
 800ab4a:	bf00      	nop
          }
          break;
 800ab4c:	e0ec      	b.n	800ad28 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800ab4e:	687b      	ldr	r3, [r7, #4]
 800ab50:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ab54:	b2db      	uxtb	r3, r3
 800ab56:	2b02      	cmp	r3, #2
 800ab58:	d002      	beq.n	800ab60 <USBD_StdEPReq+0xe6>
 800ab5a:	2b03      	cmp	r3, #3
 800ab5c:	d016      	beq.n	800ab8c <USBD_StdEPReq+0x112>
 800ab5e:	e030      	b.n	800abc2 <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800ab60:	7bbb      	ldrb	r3, [r7, #14]
 800ab62:	2b00      	cmp	r3, #0
 800ab64:	d00d      	beq.n	800ab82 <USBD_StdEPReq+0x108>
 800ab66:	7bbb      	ldrb	r3, [r7, #14]
 800ab68:	2b80      	cmp	r3, #128	; 0x80
 800ab6a:	d00a      	beq.n	800ab82 <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800ab6c:	7bbb      	ldrb	r3, [r7, #14]
 800ab6e:	4619      	mov	r1, r3
 800ab70:	6878      	ldr	r0, [r7, #4]
 800ab72:	f001 fa0f 	bl	800bf94 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800ab76:	2180      	movs	r1, #128	; 0x80
 800ab78:	6878      	ldr	r0, [r7, #4]
 800ab7a:	f001 fa0b 	bl	800bf94 <USBD_LL_StallEP>
 800ab7e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800ab80:	e025      	b.n	800abce <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 800ab82:	6839      	ldr	r1, [r7, #0]
 800ab84:	6878      	ldr	r0, [r7, #4]
 800ab86:	f000 fc09 	bl	800b39c <USBD_CtlError>
              break;
 800ab8a:	e020      	b.n	800abce <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800ab8c:	683b      	ldr	r3, [r7, #0]
 800ab8e:	885b      	ldrh	r3, [r3, #2]
 800ab90:	2b00      	cmp	r3, #0
 800ab92:	d11b      	bne.n	800abcc <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800ab94:	7bbb      	ldrb	r3, [r7, #14]
 800ab96:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ab9a:	2b00      	cmp	r3, #0
 800ab9c:	d004      	beq.n	800aba8 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800ab9e:	7bbb      	ldrb	r3, [r7, #14]
 800aba0:	4619      	mov	r1, r3
 800aba2:	6878      	ldr	r0, [r7, #4]
 800aba4:	f001 fa15 	bl	800bfd2 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800aba8:	6878      	ldr	r0, [r7, #4]
 800abaa:	f000 fcc2 	bl	800b532 <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800abae:	687b      	ldr	r3, [r7, #4]
 800abb0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800abb4:	689b      	ldr	r3, [r3, #8]
 800abb6:	6839      	ldr	r1, [r7, #0]
 800abb8:	6878      	ldr	r0, [r7, #4]
 800abba:	4798      	blx	r3
 800abbc:	4603      	mov	r3, r0
 800abbe:	73fb      	strb	r3, [r7, #15]
              }
              break;
 800abc0:	e004      	b.n	800abcc <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 800abc2:	6839      	ldr	r1, [r7, #0]
 800abc4:	6878      	ldr	r0, [r7, #4]
 800abc6:	f000 fbe9 	bl	800b39c <USBD_CtlError>
              break;
 800abca:	e000      	b.n	800abce <USBD_StdEPReq+0x154>
              break;
 800abcc:	bf00      	nop
          }
          break;
 800abce:	e0ab      	b.n	800ad28 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800abd0:	687b      	ldr	r3, [r7, #4]
 800abd2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800abd6:	b2db      	uxtb	r3, r3
 800abd8:	2b02      	cmp	r3, #2
 800abda:	d002      	beq.n	800abe2 <USBD_StdEPReq+0x168>
 800abdc:	2b03      	cmp	r3, #3
 800abde:	d032      	beq.n	800ac46 <USBD_StdEPReq+0x1cc>
 800abe0:	e097      	b.n	800ad12 <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800abe2:	7bbb      	ldrb	r3, [r7, #14]
 800abe4:	2b00      	cmp	r3, #0
 800abe6:	d007      	beq.n	800abf8 <USBD_StdEPReq+0x17e>
 800abe8:	7bbb      	ldrb	r3, [r7, #14]
 800abea:	2b80      	cmp	r3, #128	; 0x80
 800abec:	d004      	beq.n	800abf8 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 800abee:	6839      	ldr	r1, [r7, #0]
 800abf0:	6878      	ldr	r0, [r7, #4]
 800abf2:	f000 fbd3 	bl	800b39c <USBD_CtlError>
                break;
 800abf6:	e091      	b.n	800ad1c <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800abf8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800abfc:	2b00      	cmp	r3, #0
 800abfe:	da0b      	bge.n	800ac18 <USBD_StdEPReq+0x19e>
 800ac00:	7bbb      	ldrb	r3, [r7, #14]
 800ac02:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800ac06:	4613      	mov	r3, r2
 800ac08:	009b      	lsls	r3, r3, #2
 800ac0a:	4413      	add	r3, r2
 800ac0c:	009b      	lsls	r3, r3, #2
 800ac0e:	3310      	adds	r3, #16
 800ac10:	687a      	ldr	r2, [r7, #4]
 800ac12:	4413      	add	r3, r2
 800ac14:	3304      	adds	r3, #4
 800ac16:	e00b      	b.n	800ac30 <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800ac18:	7bbb      	ldrb	r3, [r7, #14]
 800ac1a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ac1e:	4613      	mov	r3, r2
 800ac20:	009b      	lsls	r3, r3, #2
 800ac22:	4413      	add	r3, r2
 800ac24:	009b      	lsls	r3, r3, #2
 800ac26:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800ac2a:	687a      	ldr	r2, [r7, #4]
 800ac2c:	4413      	add	r3, r2
 800ac2e:	3304      	adds	r3, #4
 800ac30:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800ac32:	68bb      	ldr	r3, [r7, #8]
 800ac34:	2200      	movs	r2, #0
 800ac36:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800ac38:	68bb      	ldr	r3, [r7, #8]
 800ac3a:	2202      	movs	r2, #2
 800ac3c:	4619      	mov	r1, r3
 800ac3e:	6878      	ldr	r0, [r7, #4]
 800ac40:	f000 fc1d 	bl	800b47e <USBD_CtlSendData>
              break;
 800ac44:	e06a      	b.n	800ad1c <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800ac46:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ac4a:	2b00      	cmp	r3, #0
 800ac4c:	da11      	bge.n	800ac72 <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800ac4e:	7bbb      	ldrb	r3, [r7, #14]
 800ac50:	f003 020f 	and.w	r2, r3, #15
 800ac54:	6879      	ldr	r1, [r7, #4]
 800ac56:	4613      	mov	r3, r2
 800ac58:	009b      	lsls	r3, r3, #2
 800ac5a:	4413      	add	r3, r2
 800ac5c:	009b      	lsls	r3, r3, #2
 800ac5e:	440b      	add	r3, r1
 800ac60:	3324      	adds	r3, #36	; 0x24
 800ac62:	881b      	ldrh	r3, [r3, #0]
 800ac64:	2b00      	cmp	r3, #0
 800ac66:	d117      	bne.n	800ac98 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800ac68:	6839      	ldr	r1, [r7, #0]
 800ac6a:	6878      	ldr	r0, [r7, #4]
 800ac6c:	f000 fb96 	bl	800b39c <USBD_CtlError>
                  break;
 800ac70:	e054      	b.n	800ad1c <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800ac72:	7bbb      	ldrb	r3, [r7, #14]
 800ac74:	f003 020f 	and.w	r2, r3, #15
 800ac78:	6879      	ldr	r1, [r7, #4]
 800ac7a:	4613      	mov	r3, r2
 800ac7c:	009b      	lsls	r3, r3, #2
 800ac7e:	4413      	add	r3, r2
 800ac80:	009b      	lsls	r3, r3, #2
 800ac82:	440b      	add	r3, r1
 800ac84:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800ac88:	881b      	ldrh	r3, [r3, #0]
 800ac8a:	2b00      	cmp	r3, #0
 800ac8c:	d104      	bne.n	800ac98 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800ac8e:	6839      	ldr	r1, [r7, #0]
 800ac90:	6878      	ldr	r0, [r7, #4]
 800ac92:	f000 fb83 	bl	800b39c <USBD_CtlError>
                  break;
 800ac96:	e041      	b.n	800ad1c <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ac98:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ac9c:	2b00      	cmp	r3, #0
 800ac9e:	da0b      	bge.n	800acb8 <USBD_StdEPReq+0x23e>
 800aca0:	7bbb      	ldrb	r3, [r7, #14]
 800aca2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800aca6:	4613      	mov	r3, r2
 800aca8:	009b      	lsls	r3, r3, #2
 800acaa:	4413      	add	r3, r2
 800acac:	009b      	lsls	r3, r3, #2
 800acae:	3310      	adds	r3, #16
 800acb0:	687a      	ldr	r2, [r7, #4]
 800acb2:	4413      	add	r3, r2
 800acb4:	3304      	adds	r3, #4
 800acb6:	e00b      	b.n	800acd0 <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800acb8:	7bbb      	ldrb	r3, [r7, #14]
 800acba:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800acbe:	4613      	mov	r3, r2
 800acc0:	009b      	lsls	r3, r3, #2
 800acc2:	4413      	add	r3, r2
 800acc4:	009b      	lsls	r3, r3, #2
 800acc6:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800acca:	687a      	ldr	r2, [r7, #4]
 800accc:	4413      	add	r3, r2
 800acce:	3304      	adds	r3, #4
 800acd0:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800acd2:	7bbb      	ldrb	r3, [r7, #14]
 800acd4:	2b00      	cmp	r3, #0
 800acd6:	d002      	beq.n	800acde <USBD_StdEPReq+0x264>
 800acd8:	7bbb      	ldrb	r3, [r7, #14]
 800acda:	2b80      	cmp	r3, #128	; 0x80
 800acdc:	d103      	bne.n	800ace6 <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 800acde:	68bb      	ldr	r3, [r7, #8]
 800ace0:	2200      	movs	r2, #0
 800ace2:	601a      	str	r2, [r3, #0]
 800ace4:	e00e      	b.n	800ad04 <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800ace6:	7bbb      	ldrb	r3, [r7, #14]
 800ace8:	4619      	mov	r1, r3
 800acea:	6878      	ldr	r0, [r7, #4]
 800acec:	f001 f990 	bl	800c010 <USBD_LL_IsStallEP>
 800acf0:	4603      	mov	r3, r0
 800acf2:	2b00      	cmp	r3, #0
 800acf4:	d003      	beq.n	800acfe <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 800acf6:	68bb      	ldr	r3, [r7, #8]
 800acf8:	2201      	movs	r2, #1
 800acfa:	601a      	str	r2, [r3, #0]
 800acfc:	e002      	b.n	800ad04 <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 800acfe:	68bb      	ldr	r3, [r7, #8]
 800ad00:	2200      	movs	r2, #0
 800ad02:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800ad04:	68bb      	ldr	r3, [r7, #8]
 800ad06:	2202      	movs	r2, #2
 800ad08:	4619      	mov	r1, r3
 800ad0a:	6878      	ldr	r0, [r7, #4]
 800ad0c:	f000 fbb7 	bl	800b47e <USBD_CtlSendData>
              break;
 800ad10:	e004      	b.n	800ad1c <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 800ad12:	6839      	ldr	r1, [r7, #0]
 800ad14:	6878      	ldr	r0, [r7, #4]
 800ad16:	f000 fb41 	bl	800b39c <USBD_CtlError>
              break;
 800ad1a:	bf00      	nop
          }
          break;
 800ad1c:	e004      	b.n	800ad28 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 800ad1e:	6839      	ldr	r1, [r7, #0]
 800ad20:	6878      	ldr	r0, [r7, #4]
 800ad22:	f000 fb3b 	bl	800b39c <USBD_CtlError>
          break;
 800ad26:	bf00      	nop
      }
      break;
 800ad28:	e004      	b.n	800ad34 <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 800ad2a:	6839      	ldr	r1, [r7, #0]
 800ad2c:	6878      	ldr	r0, [r7, #4]
 800ad2e:	f000 fb35 	bl	800b39c <USBD_CtlError>
      break;
 800ad32:	bf00      	nop
  }

  return ret;
 800ad34:	7bfb      	ldrb	r3, [r7, #15]
}
 800ad36:	4618      	mov	r0, r3
 800ad38:	3710      	adds	r7, #16
 800ad3a:	46bd      	mov	sp, r7
 800ad3c:	bd80      	pop	{r7, pc}
	...

0800ad40 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ad40:	b580      	push	{r7, lr}
 800ad42:	b084      	sub	sp, #16
 800ad44:	af00      	add	r7, sp, #0
 800ad46:	6078      	str	r0, [r7, #4]
 800ad48:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800ad4a:	2300      	movs	r3, #0
 800ad4c:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800ad4e:	2300      	movs	r3, #0
 800ad50:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800ad52:	2300      	movs	r3, #0
 800ad54:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800ad56:	683b      	ldr	r3, [r7, #0]
 800ad58:	885b      	ldrh	r3, [r3, #2]
 800ad5a:	0a1b      	lsrs	r3, r3, #8
 800ad5c:	b29b      	uxth	r3, r3
 800ad5e:	3b01      	subs	r3, #1
 800ad60:	2b06      	cmp	r3, #6
 800ad62:	f200 8128 	bhi.w	800afb6 <USBD_GetDescriptor+0x276>
 800ad66:	a201      	add	r2, pc, #4	; (adr r2, 800ad6c <USBD_GetDescriptor+0x2c>)
 800ad68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ad6c:	0800ad89 	.word	0x0800ad89
 800ad70:	0800ada1 	.word	0x0800ada1
 800ad74:	0800ade1 	.word	0x0800ade1
 800ad78:	0800afb7 	.word	0x0800afb7
 800ad7c:	0800afb7 	.word	0x0800afb7
 800ad80:	0800af57 	.word	0x0800af57
 800ad84:	0800af83 	.word	0x0800af83
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800ad88:	687b      	ldr	r3, [r7, #4]
 800ad8a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ad8e:	681b      	ldr	r3, [r3, #0]
 800ad90:	687a      	ldr	r2, [r7, #4]
 800ad92:	7c12      	ldrb	r2, [r2, #16]
 800ad94:	f107 0108 	add.w	r1, r7, #8
 800ad98:	4610      	mov	r0, r2
 800ad9a:	4798      	blx	r3
 800ad9c:	60f8      	str	r0, [r7, #12]
      break;
 800ad9e:	e112      	b.n	800afc6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ada0:	687b      	ldr	r3, [r7, #4]
 800ada2:	7c1b      	ldrb	r3, [r3, #16]
 800ada4:	2b00      	cmp	r3, #0
 800ada6:	d10d      	bne.n	800adc4 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800ada8:	687b      	ldr	r3, [r7, #4]
 800adaa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800adae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800adb0:	f107 0208 	add.w	r2, r7, #8
 800adb4:	4610      	mov	r0, r2
 800adb6:	4798      	blx	r3
 800adb8:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800adba:	68fb      	ldr	r3, [r7, #12]
 800adbc:	3301      	adds	r3, #1
 800adbe:	2202      	movs	r2, #2
 800adc0:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800adc2:	e100      	b.n	800afc6 <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800adc4:	687b      	ldr	r3, [r7, #4]
 800adc6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800adca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800adcc:	f107 0208 	add.w	r2, r7, #8
 800add0:	4610      	mov	r0, r2
 800add2:	4798      	blx	r3
 800add4:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800add6:	68fb      	ldr	r3, [r7, #12]
 800add8:	3301      	adds	r3, #1
 800adda:	2202      	movs	r2, #2
 800addc:	701a      	strb	r2, [r3, #0]
      break;
 800adde:	e0f2      	b.n	800afc6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800ade0:	683b      	ldr	r3, [r7, #0]
 800ade2:	885b      	ldrh	r3, [r3, #2]
 800ade4:	b2db      	uxtb	r3, r3
 800ade6:	2b05      	cmp	r3, #5
 800ade8:	f200 80ac 	bhi.w	800af44 <USBD_GetDescriptor+0x204>
 800adec:	a201      	add	r2, pc, #4	; (adr r2, 800adf4 <USBD_GetDescriptor+0xb4>)
 800adee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800adf2:	bf00      	nop
 800adf4:	0800ae0d 	.word	0x0800ae0d
 800adf8:	0800ae41 	.word	0x0800ae41
 800adfc:	0800ae75 	.word	0x0800ae75
 800ae00:	0800aea9 	.word	0x0800aea9
 800ae04:	0800aedd 	.word	0x0800aedd
 800ae08:	0800af11 	.word	0x0800af11
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800ae0c:	687b      	ldr	r3, [r7, #4]
 800ae0e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ae12:	685b      	ldr	r3, [r3, #4]
 800ae14:	2b00      	cmp	r3, #0
 800ae16:	d00b      	beq.n	800ae30 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800ae18:	687b      	ldr	r3, [r7, #4]
 800ae1a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ae1e:	685b      	ldr	r3, [r3, #4]
 800ae20:	687a      	ldr	r2, [r7, #4]
 800ae22:	7c12      	ldrb	r2, [r2, #16]
 800ae24:	f107 0108 	add.w	r1, r7, #8
 800ae28:	4610      	mov	r0, r2
 800ae2a:	4798      	blx	r3
 800ae2c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ae2e:	e091      	b.n	800af54 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800ae30:	6839      	ldr	r1, [r7, #0]
 800ae32:	6878      	ldr	r0, [r7, #4]
 800ae34:	f000 fab2 	bl	800b39c <USBD_CtlError>
            err++;
 800ae38:	7afb      	ldrb	r3, [r7, #11]
 800ae3a:	3301      	adds	r3, #1
 800ae3c:	72fb      	strb	r3, [r7, #11]
          break;
 800ae3e:	e089      	b.n	800af54 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800ae40:	687b      	ldr	r3, [r7, #4]
 800ae42:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ae46:	689b      	ldr	r3, [r3, #8]
 800ae48:	2b00      	cmp	r3, #0
 800ae4a:	d00b      	beq.n	800ae64 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800ae4c:	687b      	ldr	r3, [r7, #4]
 800ae4e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ae52:	689b      	ldr	r3, [r3, #8]
 800ae54:	687a      	ldr	r2, [r7, #4]
 800ae56:	7c12      	ldrb	r2, [r2, #16]
 800ae58:	f107 0108 	add.w	r1, r7, #8
 800ae5c:	4610      	mov	r0, r2
 800ae5e:	4798      	blx	r3
 800ae60:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ae62:	e077      	b.n	800af54 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800ae64:	6839      	ldr	r1, [r7, #0]
 800ae66:	6878      	ldr	r0, [r7, #4]
 800ae68:	f000 fa98 	bl	800b39c <USBD_CtlError>
            err++;
 800ae6c:	7afb      	ldrb	r3, [r7, #11]
 800ae6e:	3301      	adds	r3, #1
 800ae70:	72fb      	strb	r3, [r7, #11]
          break;
 800ae72:	e06f      	b.n	800af54 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800ae74:	687b      	ldr	r3, [r7, #4]
 800ae76:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ae7a:	68db      	ldr	r3, [r3, #12]
 800ae7c:	2b00      	cmp	r3, #0
 800ae7e:	d00b      	beq.n	800ae98 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800ae80:	687b      	ldr	r3, [r7, #4]
 800ae82:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ae86:	68db      	ldr	r3, [r3, #12]
 800ae88:	687a      	ldr	r2, [r7, #4]
 800ae8a:	7c12      	ldrb	r2, [r2, #16]
 800ae8c:	f107 0108 	add.w	r1, r7, #8
 800ae90:	4610      	mov	r0, r2
 800ae92:	4798      	blx	r3
 800ae94:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ae96:	e05d      	b.n	800af54 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800ae98:	6839      	ldr	r1, [r7, #0]
 800ae9a:	6878      	ldr	r0, [r7, #4]
 800ae9c:	f000 fa7e 	bl	800b39c <USBD_CtlError>
            err++;
 800aea0:	7afb      	ldrb	r3, [r7, #11]
 800aea2:	3301      	adds	r3, #1
 800aea4:	72fb      	strb	r3, [r7, #11]
          break;
 800aea6:	e055      	b.n	800af54 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800aea8:	687b      	ldr	r3, [r7, #4]
 800aeaa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800aeae:	691b      	ldr	r3, [r3, #16]
 800aeb0:	2b00      	cmp	r3, #0
 800aeb2:	d00b      	beq.n	800aecc <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800aeb4:	687b      	ldr	r3, [r7, #4]
 800aeb6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800aeba:	691b      	ldr	r3, [r3, #16]
 800aebc:	687a      	ldr	r2, [r7, #4]
 800aebe:	7c12      	ldrb	r2, [r2, #16]
 800aec0:	f107 0108 	add.w	r1, r7, #8
 800aec4:	4610      	mov	r0, r2
 800aec6:	4798      	blx	r3
 800aec8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800aeca:	e043      	b.n	800af54 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800aecc:	6839      	ldr	r1, [r7, #0]
 800aece:	6878      	ldr	r0, [r7, #4]
 800aed0:	f000 fa64 	bl	800b39c <USBD_CtlError>
            err++;
 800aed4:	7afb      	ldrb	r3, [r7, #11]
 800aed6:	3301      	adds	r3, #1
 800aed8:	72fb      	strb	r3, [r7, #11]
          break;
 800aeda:	e03b      	b.n	800af54 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800aedc:	687b      	ldr	r3, [r7, #4]
 800aede:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800aee2:	695b      	ldr	r3, [r3, #20]
 800aee4:	2b00      	cmp	r3, #0
 800aee6:	d00b      	beq.n	800af00 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800aee8:	687b      	ldr	r3, [r7, #4]
 800aeea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800aeee:	695b      	ldr	r3, [r3, #20]
 800aef0:	687a      	ldr	r2, [r7, #4]
 800aef2:	7c12      	ldrb	r2, [r2, #16]
 800aef4:	f107 0108 	add.w	r1, r7, #8
 800aef8:	4610      	mov	r0, r2
 800aefa:	4798      	blx	r3
 800aefc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800aefe:	e029      	b.n	800af54 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800af00:	6839      	ldr	r1, [r7, #0]
 800af02:	6878      	ldr	r0, [r7, #4]
 800af04:	f000 fa4a 	bl	800b39c <USBD_CtlError>
            err++;
 800af08:	7afb      	ldrb	r3, [r7, #11]
 800af0a:	3301      	adds	r3, #1
 800af0c:	72fb      	strb	r3, [r7, #11]
          break;
 800af0e:	e021      	b.n	800af54 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800af10:	687b      	ldr	r3, [r7, #4]
 800af12:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800af16:	699b      	ldr	r3, [r3, #24]
 800af18:	2b00      	cmp	r3, #0
 800af1a:	d00b      	beq.n	800af34 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800af1c:	687b      	ldr	r3, [r7, #4]
 800af1e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800af22:	699b      	ldr	r3, [r3, #24]
 800af24:	687a      	ldr	r2, [r7, #4]
 800af26:	7c12      	ldrb	r2, [r2, #16]
 800af28:	f107 0108 	add.w	r1, r7, #8
 800af2c:	4610      	mov	r0, r2
 800af2e:	4798      	blx	r3
 800af30:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800af32:	e00f      	b.n	800af54 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800af34:	6839      	ldr	r1, [r7, #0]
 800af36:	6878      	ldr	r0, [r7, #4]
 800af38:	f000 fa30 	bl	800b39c <USBD_CtlError>
            err++;
 800af3c:	7afb      	ldrb	r3, [r7, #11]
 800af3e:	3301      	adds	r3, #1
 800af40:	72fb      	strb	r3, [r7, #11]
          break;
 800af42:	e007      	b.n	800af54 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800af44:	6839      	ldr	r1, [r7, #0]
 800af46:	6878      	ldr	r0, [r7, #4]
 800af48:	f000 fa28 	bl	800b39c <USBD_CtlError>
          err++;
 800af4c:	7afb      	ldrb	r3, [r7, #11]
 800af4e:	3301      	adds	r3, #1
 800af50:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 800af52:	bf00      	nop
      }
      break;
 800af54:	e037      	b.n	800afc6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800af56:	687b      	ldr	r3, [r7, #4]
 800af58:	7c1b      	ldrb	r3, [r3, #16]
 800af5a:	2b00      	cmp	r3, #0
 800af5c:	d109      	bne.n	800af72 <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800af5e:	687b      	ldr	r3, [r7, #4]
 800af60:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800af64:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800af66:	f107 0208 	add.w	r2, r7, #8
 800af6a:	4610      	mov	r0, r2
 800af6c:	4798      	blx	r3
 800af6e:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800af70:	e029      	b.n	800afc6 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800af72:	6839      	ldr	r1, [r7, #0]
 800af74:	6878      	ldr	r0, [r7, #4]
 800af76:	f000 fa11 	bl	800b39c <USBD_CtlError>
        err++;
 800af7a:	7afb      	ldrb	r3, [r7, #11]
 800af7c:	3301      	adds	r3, #1
 800af7e:	72fb      	strb	r3, [r7, #11]
      break;
 800af80:	e021      	b.n	800afc6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800af82:	687b      	ldr	r3, [r7, #4]
 800af84:	7c1b      	ldrb	r3, [r3, #16]
 800af86:	2b00      	cmp	r3, #0
 800af88:	d10d      	bne.n	800afa6 <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800af8a:	687b      	ldr	r3, [r7, #4]
 800af8c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800af90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800af92:	f107 0208 	add.w	r2, r7, #8
 800af96:	4610      	mov	r0, r2
 800af98:	4798      	blx	r3
 800af9a:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800af9c:	68fb      	ldr	r3, [r7, #12]
 800af9e:	3301      	adds	r3, #1
 800afa0:	2207      	movs	r2, #7
 800afa2:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800afa4:	e00f      	b.n	800afc6 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800afa6:	6839      	ldr	r1, [r7, #0]
 800afa8:	6878      	ldr	r0, [r7, #4]
 800afaa:	f000 f9f7 	bl	800b39c <USBD_CtlError>
        err++;
 800afae:	7afb      	ldrb	r3, [r7, #11]
 800afb0:	3301      	adds	r3, #1
 800afb2:	72fb      	strb	r3, [r7, #11]
      break;
 800afb4:	e007      	b.n	800afc6 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800afb6:	6839      	ldr	r1, [r7, #0]
 800afb8:	6878      	ldr	r0, [r7, #4]
 800afba:	f000 f9ef 	bl	800b39c <USBD_CtlError>
      err++;
 800afbe:	7afb      	ldrb	r3, [r7, #11]
 800afc0:	3301      	adds	r3, #1
 800afc2:	72fb      	strb	r3, [r7, #11]
      break;
 800afc4:	bf00      	nop
  }

  if (err != 0U)
 800afc6:	7afb      	ldrb	r3, [r7, #11]
 800afc8:	2b00      	cmp	r3, #0
 800afca:	d11e      	bne.n	800b00a <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800afcc:	683b      	ldr	r3, [r7, #0]
 800afce:	88db      	ldrh	r3, [r3, #6]
 800afd0:	2b00      	cmp	r3, #0
 800afd2:	d016      	beq.n	800b002 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800afd4:	893b      	ldrh	r3, [r7, #8]
 800afd6:	2b00      	cmp	r3, #0
 800afd8:	d00e      	beq.n	800aff8 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800afda:	683b      	ldr	r3, [r7, #0]
 800afdc:	88da      	ldrh	r2, [r3, #6]
 800afde:	893b      	ldrh	r3, [r7, #8]
 800afe0:	4293      	cmp	r3, r2
 800afe2:	bf28      	it	cs
 800afe4:	4613      	movcs	r3, r2
 800afe6:	b29b      	uxth	r3, r3
 800afe8:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800afea:	893b      	ldrh	r3, [r7, #8]
 800afec:	461a      	mov	r2, r3
 800afee:	68f9      	ldr	r1, [r7, #12]
 800aff0:	6878      	ldr	r0, [r7, #4]
 800aff2:	f000 fa44 	bl	800b47e <USBD_CtlSendData>
 800aff6:	e009      	b.n	800b00c <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800aff8:	6839      	ldr	r1, [r7, #0]
 800affa:	6878      	ldr	r0, [r7, #4]
 800affc:	f000 f9ce 	bl	800b39c <USBD_CtlError>
 800b000:	e004      	b.n	800b00c <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800b002:	6878      	ldr	r0, [r7, #4]
 800b004:	f000 fa95 	bl	800b532 <USBD_CtlSendStatus>
 800b008:	e000      	b.n	800b00c <USBD_GetDescriptor+0x2cc>
    return;
 800b00a:	bf00      	nop
  }
}
 800b00c:	3710      	adds	r7, #16
 800b00e:	46bd      	mov	sp, r7
 800b010:	bd80      	pop	{r7, pc}
 800b012:	bf00      	nop

0800b014 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b014:	b580      	push	{r7, lr}
 800b016:	b084      	sub	sp, #16
 800b018:	af00      	add	r7, sp, #0
 800b01a:	6078      	str	r0, [r7, #4]
 800b01c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800b01e:	683b      	ldr	r3, [r7, #0]
 800b020:	889b      	ldrh	r3, [r3, #4]
 800b022:	2b00      	cmp	r3, #0
 800b024:	d131      	bne.n	800b08a <USBD_SetAddress+0x76>
 800b026:	683b      	ldr	r3, [r7, #0]
 800b028:	88db      	ldrh	r3, [r3, #6]
 800b02a:	2b00      	cmp	r3, #0
 800b02c:	d12d      	bne.n	800b08a <USBD_SetAddress+0x76>
 800b02e:	683b      	ldr	r3, [r7, #0]
 800b030:	885b      	ldrh	r3, [r3, #2]
 800b032:	2b7f      	cmp	r3, #127	; 0x7f
 800b034:	d829      	bhi.n	800b08a <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800b036:	683b      	ldr	r3, [r7, #0]
 800b038:	885b      	ldrh	r3, [r3, #2]
 800b03a:	b2db      	uxtb	r3, r3
 800b03c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b040:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b042:	687b      	ldr	r3, [r7, #4]
 800b044:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b048:	b2db      	uxtb	r3, r3
 800b04a:	2b03      	cmp	r3, #3
 800b04c:	d104      	bne.n	800b058 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800b04e:	6839      	ldr	r1, [r7, #0]
 800b050:	6878      	ldr	r0, [r7, #4]
 800b052:	f000 f9a3 	bl	800b39c <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b056:	e01d      	b.n	800b094 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800b058:	687b      	ldr	r3, [r7, #4]
 800b05a:	7bfa      	ldrb	r2, [r7, #15]
 800b05c:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800b060:	7bfb      	ldrb	r3, [r7, #15]
 800b062:	4619      	mov	r1, r3
 800b064:	6878      	ldr	r0, [r7, #4]
 800b066:	f000 ffff 	bl	800c068 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800b06a:	6878      	ldr	r0, [r7, #4]
 800b06c:	f000 fa61 	bl	800b532 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800b070:	7bfb      	ldrb	r3, [r7, #15]
 800b072:	2b00      	cmp	r3, #0
 800b074:	d004      	beq.n	800b080 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800b076:	687b      	ldr	r3, [r7, #4]
 800b078:	2202      	movs	r2, #2
 800b07a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b07e:	e009      	b.n	800b094 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800b080:	687b      	ldr	r3, [r7, #4]
 800b082:	2201      	movs	r2, #1
 800b084:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b088:	e004      	b.n	800b094 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800b08a:	6839      	ldr	r1, [r7, #0]
 800b08c:	6878      	ldr	r0, [r7, #4]
 800b08e:	f000 f985 	bl	800b39c <USBD_CtlError>
  }
}
 800b092:	bf00      	nop
 800b094:	bf00      	nop
 800b096:	3710      	adds	r7, #16
 800b098:	46bd      	mov	sp, r7
 800b09a:	bd80      	pop	{r7, pc}

0800b09c <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b09c:	b580      	push	{r7, lr}
 800b09e:	b084      	sub	sp, #16
 800b0a0:	af00      	add	r7, sp, #0
 800b0a2:	6078      	str	r0, [r7, #4]
 800b0a4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800b0a6:	2300      	movs	r3, #0
 800b0a8:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800b0aa:	683b      	ldr	r3, [r7, #0]
 800b0ac:	885b      	ldrh	r3, [r3, #2]
 800b0ae:	b2da      	uxtb	r2, r3
 800b0b0:	4b4c      	ldr	r3, [pc, #304]	; (800b1e4 <USBD_SetConfig+0x148>)
 800b0b2:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800b0b4:	4b4b      	ldr	r3, [pc, #300]	; (800b1e4 <USBD_SetConfig+0x148>)
 800b0b6:	781b      	ldrb	r3, [r3, #0]
 800b0b8:	2b01      	cmp	r3, #1
 800b0ba:	d905      	bls.n	800b0c8 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800b0bc:	6839      	ldr	r1, [r7, #0]
 800b0be:	6878      	ldr	r0, [r7, #4]
 800b0c0:	f000 f96c 	bl	800b39c <USBD_CtlError>
    return USBD_FAIL;
 800b0c4:	2303      	movs	r3, #3
 800b0c6:	e088      	b.n	800b1da <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 800b0c8:	687b      	ldr	r3, [r7, #4]
 800b0ca:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b0ce:	b2db      	uxtb	r3, r3
 800b0d0:	2b02      	cmp	r3, #2
 800b0d2:	d002      	beq.n	800b0da <USBD_SetConfig+0x3e>
 800b0d4:	2b03      	cmp	r3, #3
 800b0d6:	d025      	beq.n	800b124 <USBD_SetConfig+0x88>
 800b0d8:	e071      	b.n	800b1be <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800b0da:	4b42      	ldr	r3, [pc, #264]	; (800b1e4 <USBD_SetConfig+0x148>)
 800b0dc:	781b      	ldrb	r3, [r3, #0]
 800b0de:	2b00      	cmp	r3, #0
 800b0e0:	d01c      	beq.n	800b11c <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 800b0e2:	4b40      	ldr	r3, [pc, #256]	; (800b1e4 <USBD_SetConfig+0x148>)
 800b0e4:	781b      	ldrb	r3, [r3, #0]
 800b0e6:	461a      	mov	r2, r3
 800b0e8:	687b      	ldr	r3, [r7, #4]
 800b0ea:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800b0ec:	4b3d      	ldr	r3, [pc, #244]	; (800b1e4 <USBD_SetConfig+0x148>)
 800b0ee:	781b      	ldrb	r3, [r3, #0]
 800b0f0:	4619      	mov	r1, r3
 800b0f2:	6878      	ldr	r0, [r7, #4]
 800b0f4:	f7ff f948 	bl	800a388 <USBD_SetClassConfig>
 800b0f8:	4603      	mov	r3, r0
 800b0fa:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800b0fc:	7bfb      	ldrb	r3, [r7, #15]
 800b0fe:	2b00      	cmp	r3, #0
 800b100:	d004      	beq.n	800b10c <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 800b102:	6839      	ldr	r1, [r7, #0]
 800b104:	6878      	ldr	r0, [r7, #4]
 800b106:	f000 f949 	bl	800b39c <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800b10a:	e065      	b.n	800b1d8 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800b10c:	6878      	ldr	r0, [r7, #4]
 800b10e:	f000 fa10 	bl	800b532 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800b112:	687b      	ldr	r3, [r7, #4]
 800b114:	2203      	movs	r2, #3
 800b116:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800b11a:	e05d      	b.n	800b1d8 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800b11c:	6878      	ldr	r0, [r7, #4]
 800b11e:	f000 fa08 	bl	800b532 <USBD_CtlSendStatus>
      break;
 800b122:	e059      	b.n	800b1d8 <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800b124:	4b2f      	ldr	r3, [pc, #188]	; (800b1e4 <USBD_SetConfig+0x148>)
 800b126:	781b      	ldrb	r3, [r3, #0]
 800b128:	2b00      	cmp	r3, #0
 800b12a:	d112      	bne.n	800b152 <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800b12c:	687b      	ldr	r3, [r7, #4]
 800b12e:	2202      	movs	r2, #2
 800b130:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 800b134:	4b2b      	ldr	r3, [pc, #172]	; (800b1e4 <USBD_SetConfig+0x148>)
 800b136:	781b      	ldrb	r3, [r3, #0]
 800b138:	461a      	mov	r2, r3
 800b13a:	687b      	ldr	r3, [r7, #4]
 800b13c:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800b13e:	4b29      	ldr	r3, [pc, #164]	; (800b1e4 <USBD_SetConfig+0x148>)
 800b140:	781b      	ldrb	r3, [r3, #0]
 800b142:	4619      	mov	r1, r3
 800b144:	6878      	ldr	r0, [r7, #4]
 800b146:	f7ff f93b 	bl	800a3c0 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800b14a:	6878      	ldr	r0, [r7, #4]
 800b14c:	f000 f9f1 	bl	800b532 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800b150:	e042      	b.n	800b1d8 <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 800b152:	4b24      	ldr	r3, [pc, #144]	; (800b1e4 <USBD_SetConfig+0x148>)
 800b154:	781b      	ldrb	r3, [r3, #0]
 800b156:	461a      	mov	r2, r3
 800b158:	687b      	ldr	r3, [r7, #4]
 800b15a:	685b      	ldr	r3, [r3, #4]
 800b15c:	429a      	cmp	r2, r3
 800b15e:	d02a      	beq.n	800b1b6 <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800b160:	687b      	ldr	r3, [r7, #4]
 800b162:	685b      	ldr	r3, [r3, #4]
 800b164:	b2db      	uxtb	r3, r3
 800b166:	4619      	mov	r1, r3
 800b168:	6878      	ldr	r0, [r7, #4]
 800b16a:	f7ff f929 	bl	800a3c0 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800b16e:	4b1d      	ldr	r3, [pc, #116]	; (800b1e4 <USBD_SetConfig+0x148>)
 800b170:	781b      	ldrb	r3, [r3, #0]
 800b172:	461a      	mov	r2, r3
 800b174:	687b      	ldr	r3, [r7, #4]
 800b176:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800b178:	4b1a      	ldr	r3, [pc, #104]	; (800b1e4 <USBD_SetConfig+0x148>)
 800b17a:	781b      	ldrb	r3, [r3, #0]
 800b17c:	4619      	mov	r1, r3
 800b17e:	6878      	ldr	r0, [r7, #4]
 800b180:	f7ff f902 	bl	800a388 <USBD_SetClassConfig>
 800b184:	4603      	mov	r3, r0
 800b186:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800b188:	7bfb      	ldrb	r3, [r7, #15]
 800b18a:	2b00      	cmp	r3, #0
 800b18c:	d00f      	beq.n	800b1ae <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 800b18e:	6839      	ldr	r1, [r7, #0]
 800b190:	6878      	ldr	r0, [r7, #4]
 800b192:	f000 f903 	bl	800b39c <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800b196:	687b      	ldr	r3, [r7, #4]
 800b198:	685b      	ldr	r3, [r3, #4]
 800b19a:	b2db      	uxtb	r3, r3
 800b19c:	4619      	mov	r1, r3
 800b19e:	6878      	ldr	r0, [r7, #4]
 800b1a0:	f7ff f90e 	bl	800a3c0 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800b1a4:	687b      	ldr	r3, [r7, #4]
 800b1a6:	2202      	movs	r2, #2
 800b1a8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800b1ac:	e014      	b.n	800b1d8 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800b1ae:	6878      	ldr	r0, [r7, #4]
 800b1b0:	f000 f9bf 	bl	800b532 <USBD_CtlSendStatus>
      break;
 800b1b4:	e010      	b.n	800b1d8 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800b1b6:	6878      	ldr	r0, [r7, #4]
 800b1b8:	f000 f9bb 	bl	800b532 <USBD_CtlSendStatus>
      break;
 800b1bc:	e00c      	b.n	800b1d8 <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 800b1be:	6839      	ldr	r1, [r7, #0]
 800b1c0:	6878      	ldr	r0, [r7, #4]
 800b1c2:	f000 f8eb 	bl	800b39c <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800b1c6:	4b07      	ldr	r3, [pc, #28]	; (800b1e4 <USBD_SetConfig+0x148>)
 800b1c8:	781b      	ldrb	r3, [r3, #0]
 800b1ca:	4619      	mov	r1, r3
 800b1cc:	6878      	ldr	r0, [r7, #4]
 800b1ce:	f7ff f8f7 	bl	800a3c0 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800b1d2:	2303      	movs	r3, #3
 800b1d4:	73fb      	strb	r3, [r7, #15]
      break;
 800b1d6:	bf00      	nop
  }

  return ret;
 800b1d8:	7bfb      	ldrb	r3, [r7, #15]
}
 800b1da:	4618      	mov	r0, r3
 800b1dc:	3710      	adds	r7, #16
 800b1de:	46bd      	mov	sp, r7
 800b1e0:	bd80      	pop	{r7, pc}
 800b1e2:	bf00      	nop
 800b1e4:	20002274 	.word	0x20002274

0800b1e8 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b1e8:	b580      	push	{r7, lr}
 800b1ea:	b082      	sub	sp, #8
 800b1ec:	af00      	add	r7, sp, #0
 800b1ee:	6078      	str	r0, [r7, #4]
 800b1f0:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800b1f2:	683b      	ldr	r3, [r7, #0]
 800b1f4:	88db      	ldrh	r3, [r3, #6]
 800b1f6:	2b01      	cmp	r3, #1
 800b1f8:	d004      	beq.n	800b204 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800b1fa:	6839      	ldr	r1, [r7, #0]
 800b1fc:	6878      	ldr	r0, [r7, #4]
 800b1fe:	f000 f8cd 	bl	800b39c <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800b202:	e023      	b.n	800b24c <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800b204:	687b      	ldr	r3, [r7, #4]
 800b206:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b20a:	b2db      	uxtb	r3, r3
 800b20c:	2b02      	cmp	r3, #2
 800b20e:	dc02      	bgt.n	800b216 <USBD_GetConfig+0x2e>
 800b210:	2b00      	cmp	r3, #0
 800b212:	dc03      	bgt.n	800b21c <USBD_GetConfig+0x34>
 800b214:	e015      	b.n	800b242 <USBD_GetConfig+0x5a>
 800b216:	2b03      	cmp	r3, #3
 800b218:	d00b      	beq.n	800b232 <USBD_GetConfig+0x4a>
 800b21a:	e012      	b.n	800b242 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800b21c:	687b      	ldr	r3, [r7, #4]
 800b21e:	2200      	movs	r2, #0
 800b220:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800b222:	687b      	ldr	r3, [r7, #4]
 800b224:	3308      	adds	r3, #8
 800b226:	2201      	movs	r2, #1
 800b228:	4619      	mov	r1, r3
 800b22a:	6878      	ldr	r0, [r7, #4]
 800b22c:	f000 f927 	bl	800b47e <USBD_CtlSendData>
        break;
 800b230:	e00c      	b.n	800b24c <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800b232:	687b      	ldr	r3, [r7, #4]
 800b234:	3304      	adds	r3, #4
 800b236:	2201      	movs	r2, #1
 800b238:	4619      	mov	r1, r3
 800b23a:	6878      	ldr	r0, [r7, #4]
 800b23c:	f000 f91f 	bl	800b47e <USBD_CtlSendData>
        break;
 800b240:	e004      	b.n	800b24c <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800b242:	6839      	ldr	r1, [r7, #0]
 800b244:	6878      	ldr	r0, [r7, #4]
 800b246:	f000 f8a9 	bl	800b39c <USBD_CtlError>
        break;
 800b24a:	bf00      	nop
}
 800b24c:	bf00      	nop
 800b24e:	3708      	adds	r7, #8
 800b250:	46bd      	mov	sp, r7
 800b252:	bd80      	pop	{r7, pc}

0800b254 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b254:	b580      	push	{r7, lr}
 800b256:	b082      	sub	sp, #8
 800b258:	af00      	add	r7, sp, #0
 800b25a:	6078      	str	r0, [r7, #4]
 800b25c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800b25e:	687b      	ldr	r3, [r7, #4]
 800b260:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b264:	b2db      	uxtb	r3, r3
 800b266:	3b01      	subs	r3, #1
 800b268:	2b02      	cmp	r3, #2
 800b26a:	d81e      	bhi.n	800b2aa <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800b26c:	683b      	ldr	r3, [r7, #0]
 800b26e:	88db      	ldrh	r3, [r3, #6]
 800b270:	2b02      	cmp	r3, #2
 800b272:	d004      	beq.n	800b27e <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800b274:	6839      	ldr	r1, [r7, #0]
 800b276:	6878      	ldr	r0, [r7, #4]
 800b278:	f000 f890 	bl	800b39c <USBD_CtlError>
        break;
 800b27c:	e01a      	b.n	800b2b4 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800b27e:	687b      	ldr	r3, [r7, #4]
 800b280:	2201      	movs	r2, #1
 800b282:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 800b284:	687b      	ldr	r3, [r7, #4]
 800b286:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800b28a:	2b00      	cmp	r3, #0
 800b28c:	d005      	beq.n	800b29a <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800b28e:	687b      	ldr	r3, [r7, #4]
 800b290:	68db      	ldr	r3, [r3, #12]
 800b292:	f043 0202 	orr.w	r2, r3, #2
 800b296:	687b      	ldr	r3, [r7, #4]
 800b298:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800b29a:	687b      	ldr	r3, [r7, #4]
 800b29c:	330c      	adds	r3, #12
 800b29e:	2202      	movs	r2, #2
 800b2a0:	4619      	mov	r1, r3
 800b2a2:	6878      	ldr	r0, [r7, #4]
 800b2a4:	f000 f8eb 	bl	800b47e <USBD_CtlSendData>
      break;
 800b2a8:	e004      	b.n	800b2b4 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800b2aa:	6839      	ldr	r1, [r7, #0]
 800b2ac:	6878      	ldr	r0, [r7, #4]
 800b2ae:	f000 f875 	bl	800b39c <USBD_CtlError>
      break;
 800b2b2:	bf00      	nop
  }
}
 800b2b4:	bf00      	nop
 800b2b6:	3708      	adds	r7, #8
 800b2b8:	46bd      	mov	sp, r7
 800b2ba:	bd80      	pop	{r7, pc}

0800b2bc <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b2bc:	b580      	push	{r7, lr}
 800b2be:	b082      	sub	sp, #8
 800b2c0:	af00      	add	r7, sp, #0
 800b2c2:	6078      	str	r0, [r7, #4]
 800b2c4:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b2c6:	683b      	ldr	r3, [r7, #0]
 800b2c8:	885b      	ldrh	r3, [r3, #2]
 800b2ca:	2b01      	cmp	r3, #1
 800b2cc:	d106      	bne.n	800b2dc <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800b2ce:	687b      	ldr	r3, [r7, #4]
 800b2d0:	2201      	movs	r2, #1
 800b2d2:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800b2d6:	6878      	ldr	r0, [r7, #4]
 800b2d8:	f000 f92b 	bl	800b532 <USBD_CtlSendStatus>
  }
}
 800b2dc:	bf00      	nop
 800b2de:	3708      	adds	r7, #8
 800b2e0:	46bd      	mov	sp, r7
 800b2e2:	bd80      	pop	{r7, pc}

0800b2e4 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b2e4:	b580      	push	{r7, lr}
 800b2e6:	b082      	sub	sp, #8
 800b2e8:	af00      	add	r7, sp, #0
 800b2ea:	6078      	str	r0, [r7, #4]
 800b2ec:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800b2ee:	687b      	ldr	r3, [r7, #4]
 800b2f0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b2f4:	b2db      	uxtb	r3, r3
 800b2f6:	3b01      	subs	r3, #1
 800b2f8:	2b02      	cmp	r3, #2
 800b2fa:	d80b      	bhi.n	800b314 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b2fc:	683b      	ldr	r3, [r7, #0]
 800b2fe:	885b      	ldrh	r3, [r3, #2]
 800b300:	2b01      	cmp	r3, #1
 800b302:	d10c      	bne.n	800b31e <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800b304:	687b      	ldr	r3, [r7, #4]
 800b306:	2200      	movs	r2, #0
 800b308:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800b30c:	6878      	ldr	r0, [r7, #4]
 800b30e:	f000 f910 	bl	800b532 <USBD_CtlSendStatus>
      }
      break;
 800b312:	e004      	b.n	800b31e <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800b314:	6839      	ldr	r1, [r7, #0]
 800b316:	6878      	ldr	r0, [r7, #4]
 800b318:	f000 f840 	bl	800b39c <USBD_CtlError>
      break;
 800b31c:	e000      	b.n	800b320 <USBD_ClrFeature+0x3c>
      break;
 800b31e:	bf00      	nop
  }
}
 800b320:	bf00      	nop
 800b322:	3708      	adds	r7, #8
 800b324:	46bd      	mov	sp, r7
 800b326:	bd80      	pop	{r7, pc}

0800b328 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800b328:	b580      	push	{r7, lr}
 800b32a:	b084      	sub	sp, #16
 800b32c:	af00      	add	r7, sp, #0
 800b32e:	6078      	str	r0, [r7, #4]
 800b330:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800b332:	683b      	ldr	r3, [r7, #0]
 800b334:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800b336:	68fb      	ldr	r3, [r7, #12]
 800b338:	781a      	ldrb	r2, [r3, #0]
 800b33a:	687b      	ldr	r3, [r7, #4]
 800b33c:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800b33e:	68fb      	ldr	r3, [r7, #12]
 800b340:	3301      	adds	r3, #1
 800b342:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800b344:	68fb      	ldr	r3, [r7, #12]
 800b346:	781a      	ldrb	r2, [r3, #0]
 800b348:	687b      	ldr	r3, [r7, #4]
 800b34a:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800b34c:	68fb      	ldr	r3, [r7, #12]
 800b34e:	3301      	adds	r3, #1
 800b350:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800b352:	68f8      	ldr	r0, [r7, #12]
 800b354:	f7ff fabb 	bl	800a8ce <SWAPBYTE>
 800b358:	4603      	mov	r3, r0
 800b35a:	461a      	mov	r2, r3
 800b35c:	687b      	ldr	r3, [r7, #4]
 800b35e:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800b360:	68fb      	ldr	r3, [r7, #12]
 800b362:	3301      	adds	r3, #1
 800b364:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800b366:	68fb      	ldr	r3, [r7, #12]
 800b368:	3301      	adds	r3, #1
 800b36a:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800b36c:	68f8      	ldr	r0, [r7, #12]
 800b36e:	f7ff faae 	bl	800a8ce <SWAPBYTE>
 800b372:	4603      	mov	r3, r0
 800b374:	461a      	mov	r2, r3
 800b376:	687b      	ldr	r3, [r7, #4]
 800b378:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800b37a:	68fb      	ldr	r3, [r7, #12]
 800b37c:	3301      	adds	r3, #1
 800b37e:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800b380:	68fb      	ldr	r3, [r7, #12]
 800b382:	3301      	adds	r3, #1
 800b384:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800b386:	68f8      	ldr	r0, [r7, #12]
 800b388:	f7ff faa1 	bl	800a8ce <SWAPBYTE>
 800b38c:	4603      	mov	r3, r0
 800b38e:	461a      	mov	r2, r3
 800b390:	687b      	ldr	r3, [r7, #4]
 800b392:	80da      	strh	r2, [r3, #6]
}
 800b394:	bf00      	nop
 800b396:	3710      	adds	r7, #16
 800b398:	46bd      	mov	sp, r7
 800b39a:	bd80      	pop	{r7, pc}

0800b39c <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b39c:	b580      	push	{r7, lr}
 800b39e:	b082      	sub	sp, #8
 800b3a0:	af00      	add	r7, sp, #0
 800b3a2:	6078      	str	r0, [r7, #4]
 800b3a4:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800b3a6:	2180      	movs	r1, #128	; 0x80
 800b3a8:	6878      	ldr	r0, [r7, #4]
 800b3aa:	f000 fdf3 	bl	800bf94 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800b3ae:	2100      	movs	r1, #0
 800b3b0:	6878      	ldr	r0, [r7, #4]
 800b3b2:	f000 fdef 	bl	800bf94 <USBD_LL_StallEP>
}
 800b3b6:	bf00      	nop
 800b3b8:	3708      	adds	r7, #8
 800b3ba:	46bd      	mov	sp, r7
 800b3bc:	bd80      	pop	{r7, pc}

0800b3be <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800b3be:	b580      	push	{r7, lr}
 800b3c0:	b086      	sub	sp, #24
 800b3c2:	af00      	add	r7, sp, #0
 800b3c4:	60f8      	str	r0, [r7, #12]
 800b3c6:	60b9      	str	r1, [r7, #8]
 800b3c8:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800b3ca:	2300      	movs	r3, #0
 800b3cc:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800b3ce:	68fb      	ldr	r3, [r7, #12]
 800b3d0:	2b00      	cmp	r3, #0
 800b3d2:	d036      	beq.n	800b442 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800b3d4:	68fb      	ldr	r3, [r7, #12]
 800b3d6:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800b3d8:	6938      	ldr	r0, [r7, #16]
 800b3da:	f000 f836 	bl	800b44a <USBD_GetLen>
 800b3de:	4603      	mov	r3, r0
 800b3e0:	3301      	adds	r3, #1
 800b3e2:	b29b      	uxth	r3, r3
 800b3e4:	005b      	lsls	r3, r3, #1
 800b3e6:	b29a      	uxth	r2, r3
 800b3e8:	687b      	ldr	r3, [r7, #4]
 800b3ea:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800b3ec:	7dfb      	ldrb	r3, [r7, #23]
 800b3ee:	68ba      	ldr	r2, [r7, #8]
 800b3f0:	4413      	add	r3, r2
 800b3f2:	687a      	ldr	r2, [r7, #4]
 800b3f4:	7812      	ldrb	r2, [r2, #0]
 800b3f6:	701a      	strb	r2, [r3, #0]
  idx++;
 800b3f8:	7dfb      	ldrb	r3, [r7, #23]
 800b3fa:	3301      	adds	r3, #1
 800b3fc:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800b3fe:	7dfb      	ldrb	r3, [r7, #23]
 800b400:	68ba      	ldr	r2, [r7, #8]
 800b402:	4413      	add	r3, r2
 800b404:	2203      	movs	r2, #3
 800b406:	701a      	strb	r2, [r3, #0]
  idx++;
 800b408:	7dfb      	ldrb	r3, [r7, #23]
 800b40a:	3301      	adds	r3, #1
 800b40c:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800b40e:	e013      	b.n	800b438 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800b410:	7dfb      	ldrb	r3, [r7, #23]
 800b412:	68ba      	ldr	r2, [r7, #8]
 800b414:	4413      	add	r3, r2
 800b416:	693a      	ldr	r2, [r7, #16]
 800b418:	7812      	ldrb	r2, [r2, #0]
 800b41a:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800b41c:	693b      	ldr	r3, [r7, #16]
 800b41e:	3301      	adds	r3, #1
 800b420:	613b      	str	r3, [r7, #16]
    idx++;
 800b422:	7dfb      	ldrb	r3, [r7, #23]
 800b424:	3301      	adds	r3, #1
 800b426:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800b428:	7dfb      	ldrb	r3, [r7, #23]
 800b42a:	68ba      	ldr	r2, [r7, #8]
 800b42c:	4413      	add	r3, r2
 800b42e:	2200      	movs	r2, #0
 800b430:	701a      	strb	r2, [r3, #0]
    idx++;
 800b432:	7dfb      	ldrb	r3, [r7, #23]
 800b434:	3301      	adds	r3, #1
 800b436:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800b438:	693b      	ldr	r3, [r7, #16]
 800b43a:	781b      	ldrb	r3, [r3, #0]
 800b43c:	2b00      	cmp	r3, #0
 800b43e:	d1e7      	bne.n	800b410 <USBD_GetString+0x52>
 800b440:	e000      	b.n	800b444 <USBD_GetString+0x86>
    return;
 800b442:	bf00      	nop
  }
}
 800b444:	3718      	adds	r7, #24
 800b446:	46bd      	mov	sp, r7
 800b448:	bd80      	pop	{r7, pc}

0800b44a <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800b44a:	b480      	push	{r7}
 800b44c:	b085      	sub	sp, #20
 800b44e:	af00      	add	r7, sp, #0
 800b450:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800b452:	2300      	movs	r3, #0
 800b454:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800b456:	687b      	ldr	r3, [r7, #4]
 800b458:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800b45a:	e005      	b.n	800b468 <USBD_GetLen+0x1e>
  {
    len++;
 800b45c:	7bfb      	ldrb	r3, [r7, #15]
 800b45e:	3301      	adds	r3, #1
 800b460:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800b462:	68bb      	ldr	r3, [r7, #8]
 800b464:	3301      	adds	r3, #1
 800b466:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800b468:	68bb      	ldr	r3, [r7, #8]
 800b46a:	781b      	ldrb	r3, [r3, #0]
 800b46c:	2b00      	cmp	r3, #0
 800b46e:	d1f5      	bne.n	800b45c <USBD_GetLen+0x12>
  }

  return len;
 800b470:	7bfb      	ldrb	r3, [r7, #15]
}
 800b472:	4618      	mov	r0, r3
 800b474:	3714      	adds	r7, #20
 800b476:	46bd      	mov	sp, r7
 800b478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b47c:	4770      	bx	lr

0800b47e <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800b47e:	b580      	push	{r7, lr}
 800b480:	b084      	sub	sp, #16
 800b482:	af00      	add	r7, sp, #0
 800b484:	60f8      	str	r0, [r7, #12]
 800b486:	60b9      	str	r1, [r7, #8]
 800b488:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800b48a:	68fb      	ldr	r3, [r7, #12]
 800b48c:	2202      	movs	r2, #2
 800b48e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800b492:	68fb      	ldr	r3, [r7, #12]
 800b494:	687a      	ldr	r2, [r7, #4]
 800b496:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800b498:	68fb      	ldr	r3, [r7, #12]
 800b49a:	687a      	ldr	r2, [r7, #4]
 800b49c:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800b49e:	687b      	ldr	r3, [r7, #4]
 800b4a0:	68ba      	ldr	r2, [r7, #8]
 800b4a2:	2100      	movs	r1, #0
 800b4a4:	68f8      	ldr	r0, [r7, #12]
 800b4a6:	f000 fdfe 	bl	800c0a6 <USBD_LL_Transmit>

  return USBD_OK;
 800b4aa:	2300      	movs	r3, #0
}
 800b4ac:	4618      	mov	r0, r3
 800b4ae:	3710      	adds	r7, #16
 800b4b0:	46bd      	mov	sp, r7
 800b4b2:	bd80      	pop	{r7, pc}

0800b4b4 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800b4b4:	b580      	push	{r7, lr}
 800b4b6:	b084      	sub	sp, #16
 800b4b8:	af00      	add	r7, sp, #0
 800b4ba:	60f8      	str	r0, [r7, #12]
 800b4bc:	60b9      	str	r1, [r7, #8]
 800b4be:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800b4c0:	687b      	ldr	r3, [r7, #4]
 800b4c2:	68ba      	ldr	r2, [r7, #8]
 800b4c4:	2100      	movs	r1, #0
 800b4c6:	68f8      	ldr	r0, [r7, #12]
 800b4c8:	f000 fded 	bl	800c0a6 <USBD_LL_Transmit>

  return USBD_OK;
 800b4cc:	2300      	movs	r3, #0
}
 800b4ce:	4618      	mov	r0, r3
 800b4d0:	3710      	adds	r7, #16
 800b4d2:	46bd      	mov	sp, r7
 800b4d4:	bd80      	pop	{r7, pc}

0800b4d6 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800b4d6:	b580      	push	{r7, lr}
 800b4d8:	b084      	sub	sp, #16
 800b4da:	af00      	add	r7, sp, #0
 800b4dc:	60f8      	str	r0, [r7, #12]
 800b4de:	60b9      	str	r1, [r7, #8]
 800b4e0:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800b4e2:	68fb      	ldr	r3, [r7, #12]
 800b4e4:	2203      	movs	r2, #3
 800b4e6:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800b4ea:	68fb      	ldr	r3, [r7, #12]
 800b4ec:	687a      	ldr	r2, [r7, #4]
 800b4ee:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800b4f2:	68fb      	ldr	r3, [r7, #12]
 800b4f4:	687a      	ldr	r2, [r7, #4]
 800b4f6:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800b4fa:	687b      	ldr	r3, [r7, #4]
 800b4fc:	68ba      	ldr	r2, [r7, #8]
 800b4fe:	2100      	movs	r1, #0
 800b500:	68f8      	ldr	r0, [r7, #12]
 800b502:	f000 fdf1 	bl	800c0e8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b506:	2300      	movs	r3, #0
}
 800b508:	4618      	mov	r0, r3
 800b50a:	3710      	adds	r7, #16
 800b50c:	46bd      	mov	sp, r7
 800b50e:	bd80      	pop	{r7, pc}

0800b510 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800b510:	b580      	push	{r7, lr}
 800b512:	b084      	sub	sp, #16
 800b514:	af00      	add	r7, sp, #0
 800b516:	60f8      	str	r0, [r7, #12]
 800b518:	60b9      	str	r1, [r7, #8]
 800b51a:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800b51c:	687b      	ldr	r3, [r7, #4]
 800b51e:	68ba      	ldr	r2, [r7, #8]
 800b520:	2100      	movs	r1, #0
 800b522:	68f8      	ldr	r0, [r7, #12]
 800b524:	f000 fde0 	bl	800c0e8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b528:	2300      	movs	r3, #0
}
 800b52a:	4618      	mov	r0, r3
 800b52c:	3710      	adds	r7, #16
 800b52e:	46bd      	mov	sp, r7
 800b530:	bd80      	pop	{r7, pc}

0800b532 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800b532:	b580      	push	{r7, lr}
 800b534:	b082      	sub	sp, #8
 800b536:	af00      	add	r7, sp, #0
 800b538:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800b53a:	687b      	ldr	r3, [r7, #4]
 800b53c:	2204      	movs	r2, #4
 800b53e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800b542:	2300      	movs	r3, #0
 800b544:	2200      	movs	r2, #0
 800b546:	2100      	movs	r1, #0
 800b548:	6878      	ldr	r0, [r7, #4]
 800b54a:	f000 fdac 	bl	800c0a6 <USBD_LL_Transmit>

  return USBD_OK;
 800b54e:	2300      	movs	r3, #0
}
 800b550:	4618      	mov	r0, r3
 800b552:	3708      	adds	r7, #8
 800b554:	46bd      	mov	sp, r7
 800b556:	bd80      	pop	{r7, pc}

0800b558 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800b558:	b580      	push	{r7, lr}
 800b55a:	b082      	sub	sp, #8
 800b55c:	af00      	add	r7, sp, #0
 800b55e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800b560:	687b      	ldr	r3, [r7, #4]
 800b562:	2205      	movs	r2, #5
 800b564:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b568:	2300      	movs	r3, #0
 800b56a:	2200      	movs	r2, #0
 800b56c:	2100      	movs	r1, #0
 800b56e:	6878      	ldr	r0, [r7, #4]
 800b570:	f000 fdba 	bl	800c0e8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b574:	2300      	movs	r3, #0
}
 800b576:	4618      	mov	r0, r3
 800b578:	3708      	adds	r7, #8
 800b57a:	46bd      	mov	sp, r7
 800b57c:	bd80      	pop	{r7, pc}
	...

0800b580 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800b580:	b580      	push	{r7, lr}
 800b582:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800b584:	2200      	movs	r2, #0
 800b586:	4912      	ldr	r1, [pc, #72]	; (800b5d0 <MX_USB_DEVICE_Init+0x50>)
 800b588:	4812      	ldr	r0, [pc, #72]	; (800b5d4 <MX_USB_DEVICE_Init+0x54>)
 800b58a:	f7fe fe8f 	bl	800a2ac <USBD_Init>
 800b58e:	4603      	mov	r3, r0
 800b590:	2b00      	cmp	r3, #0
 800b592:	d001      	beq.n	800b598 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800b594:	f7f5 fe32 	bl	80011fc <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800b598:	490f      	ldr	r1, [pc, #60]	; (800b5d8 <MX_USB_DEVICE_Init+0x58>)
 800b59a:	480e      	ldr	r0, [pc, #56]	; (800b5d4 <MX_USB_DEVICE_Init+0x54>)
 800b59c:	f7fe feb6 	bl	800a30c <USBD_RegisterClass>
 800b5a0:	4603      	mov	r3, r0
 800b5a2:	2b00      	cmp	r3, #0
 800b5a4:	d001      	beq.n	800b5aa <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800b5a6:	f7f5 fe29 	bl	80011fc <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800b5aa:	490c      	ldr	r1, [pc, #48]	; (800b5dc <MX_USB_DEVICE_Init+0x5c>)
 800b5ac:	4809      	ldr	r0, [pc, #36]	; (800b5d4 <MX_USB_DEVICE_Init+0x54>)
 800b5ae:	f7fe fdd7 	bl	800a160 <USBD_CDC_RegisterInterface>
 800b5b2:	4603      	mov	r3, r0
 800b5b4:	2b00      	cmp	r3, #0
 800b5b6:	d001      	beq.n	800b5bc <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800b5b8:	f7f5 fe20 	bl	80011fc <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800b5bc:	4805      	ldr	r0, [pc, #20]	; (800b5d4 <MX_USB_DEVICE_Init+0x54>)
 800b5be:	f7fe fecc 	bl	800a35a <USBD_Start>
 800b5c2:	4603      	mov	r3, r0
 800b5c4:	2b00      	cmp	r3, #0
 800b5c6:	d001      	beq.n	800b5cc <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800b5c8:	f7f5 fe18 	bl	80011fc <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800b5cc:	bf00      	nop
 800b5ce:	bd80      	pop	{r7, pc}
 800b5d0:	20000148 	.word	0x20000148
 800b5d4:	20002278 	.word	0x20002278
 800b5d8:	2000002c 	.word	0x2000002c
 800b5dc:	20000134 	.word	0x20000134

0800b5e0 <cdcAvailable>:
uint32_t  rx_len=512;
uint8_t   rx_buf[512];
bool      rx_full = false;

uint32_t cdcAvailable(void)
{
 800b5e0:	b480      	push	{r7}
 800b5e2:	b083      	sub	sp, #12
 800b5e4:	af00      	add	r7, sp, #0
	uint32_t ret;

	ret = (rx_in - rx_out) % rx_len;
 800b5e6:	4b0a      	ldr	r3, [pc, #40]	; (800b610 <cdcAvailable+0x30>)
 800b5e8:	681a      	ldr	r2, [r3, #0]
 800b5ea:	4b0a      	ldr	r3, [pc, #40]	; (800b614 <cdcAvailable+0x34>)
 800b5ec:	681b      	ldr	r3, [r3, #0]
 800b5ee:	1ad3      	subs	r3, r2, r3
 800b5f0:	4a09      	ldr	r2, [pc, #36]	; (800b618 <cdcAvailable+0x38>)
 800b5f2:	6812      	ldr	r2, [r2, #0]
 800b5f4:	fbb3 f1f2 	udiv	r1, r3, r2
 800b5f8:	fb01 f202 	mul.w	r2, r1, r2
 800b5fc:	1a9b      	subs	r3, r3, r2
 800b5fe:	607b      	str	r3, [r7, #4]

	return ret;
 800b600:	687b      	ldr	r3, [r7, #4]
}
 800b602:	4618      	mov	r0, r3
 800b604:	370c      	adds	r7, #12
 800b606:	46bd      	mov	sp, r7
 800b608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b60c:	4770      	bx	lr
 800b60e:	bf00      	nop
 800b610:	20002550 	.word	0x20002550
 800b614:	20002554 	.word	0x20002554
 800b618:	20000130 	.word	0x20000130

0800b61c <cdcRead>:

uint8_t cdcRead(void)
{
 800b61c:	b480      	push	{r7}
 800b61e:	b083      	sub	sp, #12
 800b620:	af00      	add	r7, sp, #0
  /* 1. Read Data and return
   * 2. rx_out index increase
   * */
	uint8_t ret;
	ret = rx_buf[rx_out];
 800b622:	4b0f      	ldr	r3, [pc, #60]	; (800b660 <cdcRead+0x44>)
 800b624:	681b      	ldr	r3, [r3, #0]
 800b626:	4a0f      	ldr	r2, [pc, #60]	; (800b664 <cdcRead+0x48>)
 800b628:	5cd3      	ldrb	r3, [r2, r3]
 800b62a:	71fb      	strb	r3, [r7, #7]

	if(rx_out != rx_in)
 800b62c:	4b0c      	ldr	r3, [pc, #48]	; (800b660 <cdcRead+0x44>)
 800b62e:	681a      	ldr	r2, [r3, #0]
 800b630:	4b0d      	ldr	r3, [pc, #52]	; (800b668 <cdcRead+0x4c>)
 800b632:	681b      	ldr	r3, [r3, #0]
 800b634:	429a      	cmp	r2, r3
 800b636:	d00b      	beq.n	800b650 <cdcRead+0x34>
	{
		rx_out = (rx_out + 1) % rx_len;
 800b638:	4b09      	ldr	r3, [pc, #36]	; (800b660 <cdcRead+0x44>)
 800b63a:	681b      	ldr	r3, [r3, #0]
 800b63c:	3301      	adds	r3, #1
 800b63e:	4a0b      	ldr	r2, [pc, #44]	; (800b66c <cdcRead+0x50>)
 800b640:	6812      	ldr	r2, [r2, #0]
 800b642:	fbb3 f1f2 	udiv	r1, r3, r2
 800b646:	fb01 f202 	mul.w	r2, r1, r2
 800b64a:	1a9b      	subs	r3, r3, r2
 800b64c:	4a04      	ldr	r2, [pc, #16]	; (800b660 <cdcRead+0x44>)
 800b64e:	6013      	str	r3, [r2, #0]
	}
	return ret;
 800b650:	79fb      	ldrb	r3, [r7, #7]
}
 800b652:	4618      	mov	r0, r3
 800b654:	370c      	adds	r7, #12
 800b656:	46bd      	mov	sp, r7
 800b658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b65c:	4770      	bx	lr
 800b65e:	bf00      	nop
 800b660:	20002554 	.word	0x20002554
 800b664:	20002558 	.word	0x20002558
 800b668:	20002550 	.word	0x20002550
 800b66c:	20000130 	.word	0x20000130

0800b670 <cdcDataIn>:

void cdcDataIn(uint8_t rx_data)
{
 800b670:	b480      	push	{r7}
 800b672:	b085      	sub	sp, #20
 800b674:	af00      	add	r7, sp, #0
 800b676:	4603      	mov	r3, r0
 800b678:	71fb      	strb	r3, [r7, #7]
	uint32_t next_rx_in;
	next_rx_in = (rx_in + 1) % rx_len;
 800b67a:	4b0f      	ldr	r3, [pc, #60]	; (800b6b8 <cdcDataIn+0x48>)
 800b67c:	681b      	ldr	r3, [r3, #0]
 800b67e:	3301      	adds	r3, #1
 800b680:	4a0e      	ldr	r2, [pc, #56]	; (800b6bc <cdcDataIn+0x4c>)
 800b682:	6812      	ldr	r2, [r2, #0]
 800b684:	fbb3 f1f2 	udiv	r1, r3, r2
 800b688:	fb01 f202 	mul.w	r2, r1, r2
 800b68c:	1a9b      	subs	r3, r3, r2
 800b68e:	60fb      	str	r3, [r7, #12]
	rx_buf[rx_in] = rx_data;
 800b690:	4b09      	ldr	r3, [pc, #36]	; (800b6b8 <cdcDataIn+0x48>)
 800b692:	681b      	ldr	r3, [r3, #0]
 800b694:	490a      	ldr	r1, [pc, #40]	; (800b6c0 <cdcDataIn+0x50>)
 800b696:	79fa      	ldrb	r2, [r7, #7]
 800b698:	54ca      	strb	r2, [r1, r3]
	if(next_rx_in != rx_out)
 800b69a:	4b0a      	ldr	r3, [pc, #40]	; (800b6c4 <cdcDataIn+0x54>)
 800b69c:	681b      	ldr	r3, [r3, #0]
 800b69e:	68fa      	ldr	r2, [r7, #12]
 800b6a0:	429a      	cmp	r2, r3
 800b6a2:	d002      	beq.n	800b6aa <cdcDataIn+0x3a>
	{
		rx_in = next_rx_in;
 800b6a4:	4a04      	ldr	r2, [pc, #16]	; (800b6b8 <cdcDataIn+0x48>)
 800b6a6:	68fb      	ldr	r3, [r7, #12]
 800b6a8:	6013      	str	r3, [r2, #0]
	}
}
 800b6aa:	bf00      	nop
 800b6ac:	3714      	adds	r7, #20
 800b6ae:	46bd      	mov	sp, r7
 800b6b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6b4:	4770      	bx	lr
 800b6b6:	bf00      	nop
 800b6b8:	20002550 	.word	0x20002550
 800b6bc:	20000130 	.word	0x20000130
 800b6c0:	20002558 	.word	0x20002558
 800b6c4:	20002554 	.word	0x20002554

0800b6c8 <cdcWrite>:
uint32_t cdcWrite(uint8_t *pData, uint32_t length)
{
 800b6c8:	b580      	push	{r7, lr}
 800b6ca:	b084      	sub	sp, #16
 800b6cc:	af00      	add	r7, sp, #0
 800b6ce:	6078      	str	r0, [r7, #4]
 800b6d0:	6039      	str	r1, [r7, #0]
  /* 1. basically transmit..
   * */
	uint32_t pre_time;
	uint8_t ret;

	pre_time = millis();
 800b6d2:	f7f5 fd13 	bl	80010fc <millis>
 800b6d6:	60f8      	str	r0, [r7, #12]
	while(1)
	{
		ret = CDC_Transmit_FS(pData, length);
 800b6d8:	683b      	ldr	r3, [r7, #0]
 800b6da:	b29b      	uxth	r3, r3
 800b6dc:	4619      	mov	r1, r3
 800b6de:	6878      	ldr	r0, [r7, #4]
 800b6e0:	f000 f928 	bl	800b934 <CDC_Transmit_FS>
 800b6e4:	4603      	mov	r3, r0
 800b6e6:	72fb      	strb	r3, [r7, #11]

		if(ret == USBD_OK)
 800b6e8:	7afb      	ldrb	r3, [r7, #11]
 800b6ea:	2b00      	cmp	r3, #0
 800b6ec:	d101      	bne.n	800b6f2 <cdcWrite+0x2a>
		{
			return length;
 800b6ee:	683b      	ldr	r3, [r7, #0]
 800b6f0:	e00e      	b.n	800b710 <cdcWrite+0x48>
		}
		else if(ret == USBD_FAIL)
 800b6f2:	7afb      	ldrb	r3, [r7, #11]
 800b6f4:	2b03      	cmp	r3, #3
 800b6f6:	d101      	bne.n	800b6fc <cdcWrite+0x34>
		{
			return 0;
 800b6f8:	2300      	movs	r3, #0
 800b6fa:	e009      	b.n	800b710 <cdcWrite+0x48>
		}

		if(millis() - pre_time >= 100)
 800b6fc:	f7f5 fcfe 	bl	80010fc <millis>
 800b700:	4602      	mov	r2, r0
 800b702:	68fb      	ldr	r3, [r7, #12]
 800b704:	1ad3      	subs	r3, r2, r3
 800b706:	2b63      	cmp	r3, #99	; 0x63
 800b708:	d800      	bhi.n	800b70c <cdcWrite+0x44>
		ret = CDC_Transmit_FS(pData, length);
 800b70a:	e7e5      	b.n	800b6d8 <cdcWrite+0x10>
		{
		  //time out
			break;
 800b70c:	bf00      	nop
		}

	}
	return 0;
 800b70e:	2300      	movs	r3, #0
}
 800b710:	4618      	mov	r0, r3
 800b712:	3710      	adds	r7, #16
 800b714:	46bd      	mov	sp, r7
 800b716:	bd80      	pop	{r7, pc}

0800b718 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800b718:	b580      	push	{r7, lr}
 800b71a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800b71c:	2200      	movs	r2, #0
 800b71e:	4905      	ldr	r1, [pc, #20]	; (800b734 <CDC_Init_FS+0x1c>)
 800b720:	4805      	ldr	r0, [pc, #20]	; (800b738 <CDC_Init_FS+0x20>)
 800b722:	f7fe fd32 	bl	800a18a <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800b726:	4905      	ldr	r1, [pc, #20]	; (800b73c <CDC_Init_FS+0x24>)
 800b728:	4803      	ldr	r0, [pc, #12]	; (800b738 <CDC_Init_FS+0x20>)
 800b72a:	f7fe fd4c 	bl	800a1c6 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800b72e:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800b730:	4618      	mov	r0, r3
 800b732:	bd80      	pop	{r7, pc}
 800b734:	20002b5c 	.word	0x20002b5c
 800b738:	20002278 	.word	0x20002278
 800b73c:	2000275c 	.word	0x2000275c

0800b740 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800b740:	b480      	push	{r7}
 800b742:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800b744:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800b746:	4618      	mov	r0, r3
 800b748:	46bd      	mov	sp, r7
 800b74a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b74e:	4770      	bx	lr

0800b750 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800b750:	b480      	push	{r7}
 800b752:	b083      	sub	sp, #12
 800b754:	af00      	add	r7, sp, #0
 800b756:	4603      	mov	r3, r0
 800b758:	6039      	str	r1, [r7, #0]
 800b75a:	71fb      	strb	r3, [r7, #7]
 800b75c:	4613      	mov	r3, r2
 800b75e:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800b760:	79fb      	ldrb	r3, [r7, #7]
 800b762:	2b23      	cmp	r3, #35	; 0x23
 800b764:	f200 80a3 	bhi.w	800b8ae <CDC_Control_FS+0x15e>
 800b768:	a201      	add	r2, pc, #4	; (adr r2, 800b770 <CDC_Control_FS+0x20>)
 800b76a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b76e:	bf00      	nop
 800b770:	0800b8af 	.word	0x0800b8af
 800b774:	0800b8af 	.word	0x0800b8af
 800b778:	0800b8af 	.word	0x0800b8af
 800b77c:	0800b8af 	.word	0x0800b8af
 800b780:	0800b8af 	.word	0x0800b8af
 800b784:	0800b8af 	.word	0x0800b8af
 800b788:	0800b8af 	.word	0x0800b8af
 800b78c:	0800b8af 	.word	0x0800b8af
 800b790:	0800b8af 	.word	0x0800b8af
 800b794:	0800b8af 	.word	0x0800b8af
 800b798:	0800b8af 	.word	0x0800b8af
 800b79c:	0800b8af 	.word	0x0800b8af
 800b7a0:	0800b8af 	.word	0x0800b8af
 800b7a4:	0800b8af 	.word	0x0800b8af
 800b7a8:	0800b8af 	.word	0x0800b8af
 800b7ac:	0800b8af 	.word	0x0800b8af
 800b7b0:	0800b8af 	.word	0x0800b8af
 800b7b4:	0800b8af 	.word	0x0800b8af
 800b7b8:	0800b8af 	.word	0x0800b8af
 800b7bc:	0800b8af 	.word	0x0800b8af
 800b7c0:	0800b8af 	.word	0x0800b8af
 800b7c4:	0800b8af 	.word	0x0800b8af
 800b7c8:	0800b8af 	.word	0x0800b8af
 800b7cc:	0800b8af 	.word	0x0800b8af
 800b7d0:	0800b8af 	.word	0x0800b8af
 800b7d4:	0800b8af 	.word	0x0800b8af
 800b7d8:	0800b8af 	.word	0x0800b8af
 800b7dc:	0800b8af 	.word	0x0800b8af
 800b7e0:	0800b8af 	.word	0x0800b8af
 800b7e4:	0800b8af 	.word	0x0800b8af
 800b7e8:	0800b8af 	.word	0x0800b8af
 800b7ec:	0800b8af 	.word	0x0800b8af
 800b7f0:	0800b801 	.word	0x0800b801
 800b7f4:	0800b85b 	.word	0x0800b85b
 800b7f8:	0800b8af 	.word	0x0800b8af
 800b7fc:	0800b8af 	.word	0x0800b8af
  /*                                        3 - Mark                             */
  /*                                        4 - Space                            */
  /* 6      | bDataBits  |   1   | Number Data bits (5, 6, 7, 8 or 16).          */
  /*******************************************************************************/
    case CDC_SET_LINE_CODING: // MCU??? ?????? set
    	LineCoding.bitrate 		 = (uint32_t)(pbuf[0]);
 800b800:	683b      	ldr	r3, [r7, #0]
 800b802:	781b      	ldrb	r3, [r3, #0]
 800b804:	461a      	mov	r2, r3
 800b806:	4b2e      	ldr	r3, [pc, #184]	; (800b8c0 <CDC_Control_FS+0x170>)
 800b808:	601a      	str	r2, [r3, #0]
    	LineCoding.bitrate 		|= (uint32_t)(pbuf[1]) << 8;
 800b80a:	4b2d      	ldr	r3, [pc, #180]	; (800b8c0 <CDC_Control_FS+0x170>)
 800b80c:	681a      	ldr	r2, [r3, #0]
 800b80e:	683b      	ldr	r3, [r7, #0]
 800b810:	3301      	adds	r3, #1
 800b812:	781b      	ldrb	r3, [r3, #0]
 800b814:	021b      	lsls	r3, r3, #8
 800b816:	4313      	orrs	r3, r2
 800b818:	4a29      	ldr	r2, [pc, #164]	; (800b8c0 <CDC_Control_FS+0x170>)
 800b81a:	6013      	str	r3, [r2, #0]
    	LineCoding.bitrate 		|= (uint32_t)(pbuf[2]) << 16;
 800b81c:	4b28      	ldr	r3, [pc, #160]	; (800b8c0 <CDC_Control_FS+0x170>)
 800b81e:	681a      	ldr	r2, [r3, #0]
 800b820:	683b      	ldr	r3, [r7, #0]
 800b822:	3302      	adds	r3, #2
 800b824:	781b      	ldrb	r3, [r3, #0]
 800b826:	041b      	lsls	r3, r3, #16
 800b828:	4313      	orrs	r3, r2
 800b82a:	4a25      	ldr	r2, [pc, #148]	; (800b8c0 <CDC_Control_FS+0x170>)
 800b82c:	6013      	str	r3, [r2, #0]
    	LineCoding.bitrate 		|= (uint32_t)(pbuf[3]) << 24;
 800b82e:	4b24      	ldr	r3, [pc, #144]	; (800b8c0 <CDC_Control_FS+0x170>)
 800b830:	681a      	ldr	r2, [r3, #0]
 800b832:	683b      	ldr	r3, [r7, #0]
 800b834:	3303      	adds	r3, #3
 800b836:	781b      	ldrb	r3, [r3, #0]
 800b838:	061b      	lsls	r3, r3, #24
 800b83a:	4313      	orrs	r3, r2
 800b83c:	4a20      	ldr	r2, [pc, #128]	; (800b8c0 <CDC_Control_FS+0x170>)
 800b83e:	6013      	str	r3, [r2, #0]
    	LineCoding.format 		 = pbuf[4];
 800b840:	683b      	ldr	r3, [r7, #0]
 800b842:	791a      	ldrb	r2, [r3, #4]
 800b844:	4b1e      	ldr	r3, [pc, #120]	; (800b8c0 <CDC_Control_FS+0x170>)
 800b846:	711a      	strb	r2, [r3, #4]
    	LineCoding.paritytype  = pbuf[5];
 800b848:	683b      	ldr	r3, [r7, #0]
 800b84a:	795a      	ldrb	r2, [r3, #5]
 800b84c:	4b1c      	ldr	r3, [pc, #112]	; (800b8c0 <CDC_Control_FS+0x170>)
 800b84e:	715a      	strb	r2, [r3, #5]
    	LineCoding.datatype 	 = pbuf[6];
 800b850:	683b      	ldr	r3, [r7, #0]
 800b852:	799a      	ldrb	r2, [r3, #6]
 800b854:	4b1a      	ldr	r3, [pc, #104]	; (800b8c0 <CDC_Control_FS+0x170>)
 800b856:	719a      	strb	r2, [r3, #6]
    break;
 800b858:	e02a      	b.n	800b8b0 <CDC_Control_FS+0x160>

    case CDC_GET_LINE_CODING: // PC??? ?????? ?????
    	pbuf[0] = (uint8_t)(LineCoding.bitrate);
 800b85a:	4b19      	ldr	r3, [pc, #100]	; (800b8c0 <CDC_Control_FS+0x170>)
 800b85c:	681b      	ldr	r3, [r3, #0]
 800b85e:	b2da      	uxtb	r2, r3
 800b860:	683b      	ldr	r3, [r7, #0]
 800b862:	701a      	strb	r2, [r3, #0]
    	pbuf[1] = (uint8_t)(LineCoding.bitrate >> 8);
 800b864:	4b16      	ldr	r3, [pc, #88]	; (800b8c0 <CDC_Control_FS+0x170>)
 800b866:	681b      	ldr	r3, [r3, #0]
 800b868:	0a1a      	lsrs	r2, r3, #8
 800b86a:	683b      	ldr	r3, [r7, #0]
 800b86c:	3301      	adds	r3, #1
 800b86e:	b2d2      	uxtb	r2, r2
 800b870:	701a      	strb	r2, [r3, #0]
    	pbuf[2] = (uint8_t)(LineCoding.bitrate >> 16);
 800b872:	4b13      	ldr	r3, [pc, #76]	; (800b8c0 <CDC_Control_FS+0x170>)
 800b874:	681b      	ldr	r3, [r3, #0]
 800b876:	0c1a      	lsrs	r2, r3, #16
 800b878:	683b      	ldr	r3, [r7, #0]
 800b87a:	3302      	adds	r3, #2
 800b87c:	b2d2      	uxtb	r2, r2
 800b87e:	701a      	strb	r2, [r3, #0]
    	pbuf[3] = (uint8_t)(LineCoding.bitrate >> 24);
 800b880:	4b0f      	ldr	r3, [pc, #60]	; (800b8c0 <CDC_Control_FS+0x170>)
 800b882:	681b      	ldr	r3, [r3, #0]
 800b884:	0e1a      	lsrs	r2, r3, #24
 800b886:	683b      	ldr	r3, [r7, #0]
 800b888:	3303      	adds	r3, #3
 800b88a:	b2d2      	uxtb	r2, r2
 800b88c:	701a      	strb	r2, [r3, #0]
    	pbuf[4] = LineCoding.format;
 800b88e:	683b      	ldr	r3, [r7, #0]
 800b890:	3304      	adds	r3, #4
 800b892:	4a0b      	ldr	r2, [pc, #44]	; (800b8c0 <CDC_Control_FS+0x170>)
 800b894:	7912      	ldrb	r2, [r2, #4]
 800b896:	701a      	strb	r2, [r3, #0]
    	pbuf[5] = LineCoding.paritytype;
 800b898:	683b      	ldr	r3, [r7, #0]
 800b89a:	3305      	adds	r3, #5
 800b89c:	4a08      	ldr	r2, [pc, #32]	; (800b8c0 <CDC_Control_FS+0x170>)
 800b89e:	7952      	ldrb	r2, [r2, #5]
 800b8a0:	701a      	strb	r2, [r3, #0]
    	pbuf[6] = LineCoding.datatype;
 800b8a2:	683b      	ldr	r3, [r7, #0]
 800b8a4:	3306      	adds	r3, #6
 800b8a6:	4a06      	ldr	r2, [pc, #24]	; (800b8c0 <CDC_Control_FS+0x170>)
 800b8a8:	7992      	ldrb	r2, [r2, #6]
 800b8aa:	701a      	strb	r2, [r3, #0]
    break;
 800b8ac:	e000      	b.n	800b8b0 <CDC_Control_FS+0x160>
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800b8ae:	bf00      	nop
  }

  return (USBD_OK);
 800b8b0:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800b8b2:	4618      	mov	r0, r3
 800b8b4:	370c      	adds	r7, #12
 800b8b6:	46bd      	mov	sp, r7
 800b8b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8bc:	4770      	bx	lr
 800b8be:	bf00      	nop
 800b8c0:	20002548 	.word	0x20002548

0800b8c4 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800b8c4:	b590      	push	{r4, r7, lr}
 800b8c6:	b085      	sub	sp, #20
 800b8c8:	af00      	add	r7, sp, #0
 800b8ca:	6078      	str	r0, [r7, #4]
 800b8cc:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */

  for(int i=0; i<*Len; i++)
 800b8ce:	2300      	movs	r3, #0
 800b8d0:	60fb      	str	r3, [r7, #12]
 800b8d2:	e009      	b.n	800b8e8 <CDC_Receive_FS+0x24>
  {
    cdcDataIn(Buf[i]);
 800b8d4:	68fb      	ldr	r3, [r7, #12]
 800b8d6:	687a      	ldr	r2, [r7, #4]
 800b8d8:	4413      	add	r3, r2
 800b8da:	781b      	ldrb	r3, [r3, #0]
 800b8dc:	4618      	mov	r0, r3
 800b8de:	f7ff fec7 	bl	800b670 <cdcDataIn>
  for(int i=0; i<*Len; i++)
 800b8e2:	68fb      	ldr	r3, [r7, #12]
 800b8e4:	3301      	adds	r3, #1
 800b8e6:	60fb      	str	r3, [r7, #12]
 800b8e8:	683b      	ldr	r3, [r7, #0]
 800b8ea:	681a      	ldr	r2, [r3, #0]
 800b8ec:	68fb      	ldr	r3, [r7, #12]
 800b8ee:	429a      	cmp	r2, r3
 800b8f0:	d8f0      	bhi.n	800b8d4 <CDC_Receive_FS+0x10>
  }
  uint32_t buf_len;

  //Empty space amount of received buffer
  buf_len = (rx_len - cdcAvailable()) - 1; // for write one space -> -1
 800b8f2:	4b0d      	ldr	r3, [pc, #52]	; (800b928 <CDC_Receive_FS+0x64>)
 800b8f4:	681c      	ldr	r4, [r3, #0]
 800b8f6:	f7ff fe73 	bl	800b5e0 <cdcAvailable>
 800b8fa:	4603      	mov	r3, r0
 800b8fc:	1ae3      	subs	r3, r4, r3
 800b8fe:	3b01      	subs	r3, #1
 800b900:	60bb      	str	r3, [r7, #8]

  if(buf_len >= USB_FS_MAX_PACKET_SIZE)
 800b902:	68bb      	ldr	r3, [r7, #8]
 800b904:	2b3f      	cmp	r3, #63	; 0x3f
 800b906:	d907      	bls.n	800b918 <CDC_Receive_FS+0x54>
  {
    USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800b908:	6879      	ldr	r1, [r7, #4]
 800b90a:	4808      	ldr	r0, [pc, #32]	; (800b92c <CDC_Receive_FS+0x68>)
 800b90c:	f7fe fc5b 	bl	800a1c6 <USBD_CDC_SetRxBuffer>
    USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800b910:	4806      	ldr	r0, [pc, #24]	; (800b92c <CDC_Receive_FS+0x68>)
 800b912:	f7fe fca1 	bl	800a258 <USBD_CDC_ReceivePacket>
 800b916:	e002      	b.n	800b91e <CDC_Receive_FS+0x5a>
  }
  else
  {
    /*buffer not enough space.. please wait*/
    rx_full = true;
 800b918:	4b05      	ldr	r3, [pc, #20]	; (800b930 <CDC_Receive_FS+0x6c>)
 800b91a:	2201      	movs	r2, #1
 800b91c:	701a      	strb	r2, [r3, #0]
  }

  return (USBD_OK);
 800b91e:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800b920:	4618      	mov	r0, r3
 800b922:	3714      	adds	r7, #20
 800b924:	46bd      	mov	sp, r7
 800b926:	bd90      	pop	{r4, r7, pc}
 800b928:	20000130 	.word	0x20000130
 800b92c:	20002278 	.word	0x20002278
 800b930:	20002758 	.word	0x20002758

0800b934 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800b934:	b580      	push	{r7, lr}
 800b936:	b084      	sub	sp, #16
 800b938:	af00      	add	r7, sp, #0
 800b93a:	6078      	str	r0, [r7, #4]
 800b93c:	460b      	mov	r3, r1
 800b93e:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800b940:	2300      	movs	r3, #0
 800b942:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800b944:	4b0d      	ldr	r3, [pc, #52]	; (800b97c <CDC_Transmit_FS+0x48>)
 800b946:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b94a:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800b94c:	68bb      	ldr	r3, [r7, #8]
 800b94e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800b952:	2b00      	cmp	r3, #0
 800b954:	d001      	beq.n	800b95a <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800b956:	2301      	movs	r3, #1
 800b958:	e00b      	b.n	800b972 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800b95a:	887b      	ldrh	r3, [r7, #2]
 800b95c:	461a      	mov	r2, r3
 800b95e:	6879      	ldr	r1, [r7, #4]
 800b960:	4806      	ldr	r0, [pc, #24]	; (800b97c <CDC_Transmit_FS+0x48>)
 800b962:	f7fe fc12 	bl	800a18a <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800b966:	4805      	ldr	r0, [pc, #20]	; (800b97c <CDC_Transmit_FS+0x48>)
 800b968:	f7fe fc46 	bl	800a1f8 <USBD_CDC_TransmitPacket>
 800b96c:	4603      	mov	r3, r0
 800b96e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800b970:	7bfb      	ldrb	r3, [r7, #15]
}
 800b972:	4618      	mov	r0, r3
 800b974:	3710      	adds	r7, #16
 800b976:	46bd      	mov	sp, r7
 800b978:	bd80      	pop	{r7, pc}
 800b97a:	bf00      	nop
 800b97c:	20002278 	.word	0x20002278

0800b980 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800b980:	b480      	push	{r7}
 800b982:	b087      	sub	sp, #28
 800b984:	af00      	add	r7, sp, #0
 800b986:	60f8      	str	r0, [r7, #12]
 800b988:	60b9      	str	r1, [r7, #8]
 800b98a:	4613      	mov	r3, r2
 800b98c:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800b98e:	2300      	movs	r3, #0
 800b990:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800b992:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800b996:	4618      	mov	r0, r3
 800b998:	371c      	adds	r7, #28
 800b99a:	46bd      	mov	sp, r7
 800b99c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9a0:	4770      	bx	lr
	...

0800b9a4 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b9a4:	b480      	push	{r7}
 800b9a6:	b083      	sub	sp, #12
 800b9a8:	af00      	add	r7, sp, #0
 800b9aa:	4603      	mov	r3, r0
 800b9ac:	6039      	str	r1, [r7, #0]
 800b9ae:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800b9b0:	683b      	ldr	r3, [r7, #0]
 800b9b2:	2212      	movs	r2, #18
 800b9b4:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800b9b6:	4b03      	ldr	r3, [pc, #12]	; (800b9c4 <USBD_FS_DeviceDescriptor+0x20>)
}
 800b9b8:	4618      	mov	r0, r3
 800b9ba:	370c      	adds	r7, #12
 800b9bc:	46bd      	mov	sp, r7
 800b9be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9c2:	4770      	bx	lr
 800b9c4:	20000164 	.word	0x20000164

0800b9c8 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b9c8:	b480      	push	{r7}
 800b9ca:	b083      	sub	sp, #12
 800b9cc:	af00      	add	r7, sp, #0
 800b9ce:	4603      	mov	r3, r0
 800b9d0:	6039      	str	r1, [r7, #0]
 800b9d2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800b9d4:	683b      	ldr	r3, [r7, #0]
 800b9d6:	2204      	movs	r2, #4
 800b9d8:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800b9da:	4b03      	ldr	r3, [pc, #12]	; (800b9e8 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800b9dc:	4618      	mov	r0, r3
 800b9de:	370c      	adds	r7, #12
 800b9e0:	46bd      	mov	sp, r7
 800b9e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9e6:	4770      	bx	lr
 800b9e8:	20000178 	.word	0x20000178

0800b9ec <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b9ec:	b580      	push	{r7, lr}
 800b9ee:	b082      	sub	sp, #8
 800b9f0:	af00      	add	r7, sp, #0
 800b9f2:	4603      	mov	r3, r0
 800b9f4:	6039      	str	r1, [r7, #0]
 800b9f6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800b9f8:	79fb      	ldrb	r3, [r7, #7]
 800b9fa:	2b00      	cmp	r3, #0
 800b9fc:	d105      	bne.n	800ba0a <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800b9fe:	683a      	ldr	r2, [r7, #0]
 800ba00:	4907      	ldr	r1, [pc, #28]	; (800ba20 <USBD_FS_ProductStrDescriptor+0x34>)
 800ba02:	4808      	ldr	r0, [pc, #32]	; (800ba24 <USBD_FS_ProductStrDescriptor+0x38>)
 800ba04:	f7ff fcdb 	bl	800b3be <USBD_GetString>
 800ba08:	e004      	b.n	800ba14 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800ba0a:	683a      	ldr	r2, [r7, #0]
 800ba0c:	4904      	ldr	r1, [pc, #16]	; (800ba20 <USBD_FS_ProductStrDescriptor+0x34>)
 800ba0e:	4805      	ldr	r0, [pc, #20]	; (800ba24 <USBD_FS_ProductStrDescriptor+0x38>)
 800ba10:	f7ff fcd5 	bl	800b3be <USBD_GetString>
  }
  return USBD_StrDesc;
 800ba14:	4b02      	ldr	r3, [pc, #8]	; (800ba20 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800ba16:	4618      	mov	r0, r3
 800ba18:	3708      	adds	r7, #8
 800ba1a:	46bd      	mov	sp, r7
 800ba1c:	bd80      	pop	{r7, pc}
 800ba1e:	bf00      	nop
 800ba20:	20002f5c 	.word	0x20002f5c
 800ba24:	0800f8cc 	.word	0x0800f8cc

0800ba28 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ba28:	b580      	push	{r7, lr}
 800ba2a:	b082      	sub	sp, #8
 800ba2c:	af00      	add	r7, sp, #0
 800ba2e:	4603      	mov	r3, r0
 800ba30:	6039      	str	r1, [r7, #0]
 800ba32:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800ba34:	683a      	ldr	r2, [r7, #0]
 800ba36:	4904      	ldr	r1, [pc, #16]	; (800ba48 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800ba38:	4804      	ldr	r0, [pc, #16]	; (800ba4c <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800ba3a:	f7ff fcc0 	bl	800b3be <USBD_GetString>
  return USBD_StrDesc;
 800ba3e:	4b02      	ldr	r3, [pc, #8]	; (800ba48 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800ba40:	4618      	mov	r0, r3
 800ba42:	3708      	adds	r7, #8
 800ba44:	46bd      	mov	sp, r7
 800ba46:	bd80      	pop	{r7, pc}
 800ba48:	20002f5c 	.word	0x20002f5c
 800ba4c:	0800f8e4 	.word	0x0800f8e4

0800ba50 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ba50:	b580      	push	{r7, lr}
 800ba52:	b082      	sub	sp, #8
 800ba54:	af00      	add	r7, sp, #0
 800ba56:	4603      	mov	r3, r0
 800ba58:	6039      	str	r1, [r7, #0]
 800ba5a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800ba5c:	683b      	ldr	r3, [r7, #0]
 800ba5e:	221a      	movs	r2, #26
 800ba60:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800ba62:	f000 f843 	bl	800baec <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800ba66:	4b02      	ldr	r3, [pc, #8]	; (800ba70 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800ba68:	4618      	mov	r0, r3
 800ba6a:	3708      	adds	r7, #8
 800ba6c:	46bd      	mov	sp, r7
 800ba6e:	bd80      	pop	{r7, pc}
 800ba70:	2000017c 	.word	0x2000017c

0800ba74 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ba74:	b580      	push	{r7, lr}
 800ba76:	b082      	sub	sp, #8
 800ba78:	af00      	add	r7, sp, #0
 800ba7a:	4603      	mov	r3, r0
 800ba7c:	6039      	str	r1, [r7, #0]
 800ba7e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800ba80:	79fb      	ldrb	r3, [r7, #7]
 800ba82:	2b00      	cmp	r3, #0
 800ba84:	d105      	bne.n	800ba92 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800ba86:	683a      	ldr	r2, [r7, #0]
 800ba88:	4907      	ldr	r1, [pc, #28]	; (800baa8 <USBD_FS_ConfigStrDescriptor+0x34>)
 800ba8a:	4808      	ldr	r0, [pc, #32]	; (800baac <USBD_FS_ConfigStrDescriptor+0x38>)
 800ba8c:	f7ff fc97 	bl	800b3be <USBD_GetString>
 800ba90:	e004      	b.n	800ba9c <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800ba92:	683a      	ldr	r2, [r7, #0]
 800ba94:	4904      	ldr	r1, [pc, #16]	; (800baa8 <USBD_FS_ConfigStrDescriptor+0x34>)
 800ba96:	4805      	ldr	r0, [pc, #20]	; (800baac <USBD_FS_ConfigStrDescriptor+0x38>)
 800ba98:	f7ff fc91 	bl	800b3be <USBD_GetString>
  }
  return USBD_StrDesc;
 800ba9c:	4b02      	ldr	r3, [pc, #8]	; (800baa8 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800ba9e:	4618      	mov	r0, r3
 800baa0:	3708      	adds	r7, #8
 800baa2:	46bd      	mov	sp, r7
 800baa4:	bd80      	pop	{r7, pc}
 800baa6:	bf00      	nop
 800baa8:	20002f5c 	.word	0x20002f5c
 800baac:	0800f8f8 	.word	0x0800f8f8

0800bab0 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bab0:	b580      	push	{r7, lr}
 800bab2:	b082      	sub	sp, #8
 800bab4:	af00      	add	r7, sp, #0
 800bab6:	4603      	mov	r3, r0
 800bab8:	6039      	str	r1, [r7, #0]
 800baba:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800babc:	79fb      	ldrb	r3, [r7, #7]
 800babe:	2b00      	cmp	r3, #0
 800bac0:	d105      	bne.n	800bace <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800bac2:	683a      	ldr	r2, [r7, #0]
 800bac4:	4907      	ldr	r1, [pc, #28]	; (800bae4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800bac6:	4808      	ldr	r0, [pc, #32]	; (800bae8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800bac8:	f7ff fc79 	bl	800b3be <USBD_GetString>
 800bacc:	e004      	b.n	800bad8 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800bace:	683a      	ldr	r2, [r7, #0]
 800bad0:	4904      	ldr	r1, [pc, #16]	; (800bae4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800bad2:	4805      	ldr	r0, [pc, #20]	; (800bae8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800bad4:	f7ff fc73 	bl	800b3be <USBD_GetString>
  }
  return USBD_StrDesc;
 800bad8:	4b02      	ldr	r3, [pc, #8]	; (800bae4 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800bada:	4618      	mov	r0, r3
 800badc:	3708      	adds	r7, #8
 800bade:	46bd      	mov	sp, r7
 800bae0:	bd80      	pop	{r7, pc}
 800bae2:	bf00      	nop
 800bae4:	20002f5c 	.word	0x20002f5c
 800bae8:	0800f904 	.word	0x0800f904

0800baec <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800baec:	b580      	push	{r7, lr}
 800baee:	b084      	sub	sp, #16
 800baf0:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800baf2:	4b0f      	ldr	r3, [pc, #60]	; (800bb30 <Get_SerialNum+0x44>)
 800baf4:	681b      	ldr	r3, [r3, #0]
 800baf6:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800baf8:	4b0e      	ldr	r3, [pc, #56]	; (800bb34 <Get_SerialNum+0x48>)
 800bafa:	681b      	ldr	r3, [r3, #0]
 800bafc:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800bafe:	4b0e      	ldr	r3, [pc, #56]	; (800bb38 <Get_SerialNum+0x4c>)
 800bb00:	681b      	ldr	r3, [r3, #0]
 800bb02:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800bb04:	68fa      	ldr	r2, [r7, #12]
 800bb06:	687b      	ldr	r3, [r7, #4]
 800bb08:	4413      	add	r3, r2
 800bb0a:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800bb0c:	68fb      	ldr	r3, [r7, #12]
 800bb0e:	2b00      	cmp	r3, #0
 800bb10:	d009      	beq.n	800bb26 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800bb12:	2208      	movs	r2, #8
 800bb14:	4909      	ldr	r1, [pc, #36]	; (800bb3c <Get_SerialNum+0x50>)
 800bb16:	68f8      	ldr	r0, [r7, #12]
 800bb18:	f000 f814 	bl	800bb44 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800bb1c:	2204      	movs	r2, #4
 800bb1e:	4908      	ldr	r1, [pc, #32]	; (800bb40 <Get_SerialNum+0x54>)
 800bb20:	68b8      	ldr	r0, [r7, #8]
 800bb22:	f000 f80f 	bl	800bb44 <IntToUnicode>
  }
}
 800bb26:	bf00      	nop
 800bb28:	3710      	adds	r7, #16
 800bb2a:	46bd      	mov	sp, r7
 800bb2c:	bd80      	pop	{r7, pc}
 800bb2e:	bf00      	nop
 800bb30:	1fff7a10 	.word	0x1fff7a10
 800bb34:	1fff7a14 	.word	0x1fff7a14
 800bb38:	1fff7a18 	.word	0x1fff7a18
 800bb3c:	2000017e 	.word	0x2000017e
 800bb40:	2000018e 	.word	0x2000018e

0800bb44 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800bb44:	b480      	push	{r7}
 800bb46:	b087      	sub	sp, #28
 800bb48:	af00      	add	r7, sp, #0
 800bb4a:	60f8      	str	r0, [r7, #12]
 800bb4c:	60b9      	str	r1, [r7, #8]
 800bb4e:	4613      	mov	r3, r2
 800bb50:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800bb52:	2300      	movs	r3, #0
 800bb54:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800bb56:	2300      	movs	r3, #0
 800bb58:	75fb      	strb	r3, [r7, #23]
 800bb5a:	e027      	b.n	800bbac <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800bb5c:	68fb      	ldr	r3, [r7, #12]
 800bb5e:	0f1b      	lsrs	r3, r3, #28
 800bb60:	2b09      	cmp	r3, #9
 800bb62:	d80b      	bhi.n	800bb7c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800bb64:	68fb      	ldr	r3, [r7, #12]
 800bb66:	0f1b      	lsrs	r3, r3, #28
 800bb68:	b2da      	uxtb	r2, r3
 800bb6a:	7dfb      	ldrb	r3, [r7, #23]
 800bb6c:	005b      	lsls	r3, r3, #1
 800bb6e:	4619      	mov	r1, r3
 800bb70:	68bb      	ldr	r3, [r7, #8]
 800bb72:	440b      	add	r3, r1
 800bb74:	3230      	adds	r2, #48	; 0x30
 800bb76:	b2d2      	uxtb	r2, r2
 800bb78:	701a      	strb	r2, [r3, #0]
 800bb7a:	e00a      	b.n	800bb92 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800bb7c:	68fb      	ldr	r3, [r7, #12]
 800bb7e:	0f1b      	lsrs	r3, r3, #28
 800bb80:	b2da      	uxtb	r2, r3
 800bb82:	7dfb      	ldrb	r3, [r7, #23]
 800bb84:	005b      	lsls	r3, r3, #1
 800bb86:	4619      	mov	r1, r3
 800bb88:	68bb      	ldr	r3, [r7, #8]
 800bb8a:	440b      	add	r3, r1
 800bb8c:	3237      	adds	r2, #55	; 0x37
 800bb8e:	b2d2      	uxtb	r2, r2
 800bb90:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800bb92:	68fb      	ldr	r3, [r7, #12]
 800bb94:	011b      	lsls	r3, r3, #4
 800bb96:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800bb98:	7dfb      	ldrb	r3, [r7, #23]
 800bb9a:	005b      	lsls	r3, r3, #1
 800bb9c:	3301      	adds	r3, #1
 800bb9e:	68ba      	ldr	r2, [r7, #8]
 800bba0:	4413      	add	r3, r2
 800bba2:	2200      	movs	r2, #0
 800bba4:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800bba6:	7dfb      	ldrb	r3, [r7, #23]
 800bba8:	3301      	adds	r3, #1
 800bbaa:	75fb      	strb	r3, [r7, #23]
 800bbac:	7dfa      	ldrb	r2, [r7, #23]
 800bbae:	79fb      	ldrb	r3, [r7, #7]
 800bbb0:	429a      	cmp	r2, r3
 800bbb2:	d3d3      	bcc.n	800bb5c <IntToUnicode+0x18>
  }
}
 800bbb4:	bf00      	nop
 800bbb6:	bf00      	nop
 800bbb8:	371c      	adds	r7, #28
 800bbba:	46bd      	mov	sp, r7
 800bbbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbc0:	4770      	bx	lr
	...

0800bbc4 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800bbc4:	b580      	push	{r7, lr}
 800bbc6:	b08a      	sub	sp, #40	; 0x28
 800bbc8:	af00      	add	r7, sp, #0
 800bbca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800bbcc:	f107 0314 	add.w	r3, r7, #20
 800bbd0:	2200      	movs	r2, #0
 800bbd2:	601a      	str	r2, [r3, #0]
 800bbd4:	605a      	str	r2, [r3, #4]
 800bbd6:	609a      	str	r2, [r3, #8]
 800bbd8:	60da      	str	r2, [r3, #12]
 800bbda:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800bbdc:	687b      	ldr	r3, [r7, #4]
 800bbde:	681b      	ldr	r3, [r3, #0]
 800bbe0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800bbe4:	d13a      	bne.n	800bc5c <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800bbe6:	2300      	movs	r3, #0
 800bbe8:	613b      	str	r3, [r7, #16]
 800bbea:	4b1e      	ldr	r3, [pc, #120]	; (800bc64 <HAL_PCD_MspInit+0xa0>)
 800bbec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bbee:	4a1d      	ldr	r2, [pc, #116]	; (800bc64 <HAL_PCD_MspInit+0xa0>)
 800bbf0:	f043 0301 	orr.w	r3, r3, #1
 800bbf4:	6313      	str	r3, [r2, #48]	; 0x30
 800bbf6:	4b1b      	ldr	r3, [pc, #108]	; (800bc64 <HAL_PCD_MspInit+0xa0>)
 800bbf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bbfa:	f003 0301 	and.w	r3, r3, #1
 800bbfe:	613b      	str	r3, [r7, #16]
 800bc00:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800bc02:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800bc06:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800bc08:	2302      	movs	r3, #2
 800bc0a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bc0c:	2300      	movs	r3, #0
 800bc0e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800bc10:	2303      	movs	r3, #3
 800bc12:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800bc14:	230a      	movs	r3, #10
 800bc16:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800bc18:	f107 0314 	add.w	r3, r7, #20
 800bc1c:	4619      	mov	r1, r3
 800bc1e:	4812      	ldr	r0, [pc, #72]	; (800bc68 <HAL_PCD_MspInit+0xa4>)
 800bc20:	f7f9 f804 	bl	8004c2c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800bc24:	4b0f      	ldr	r3, [pc, #60]	; (800bc64 <HAL_PCD_MspInit+0xa0>)
 800bc26:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bc28:	4a0e      	ldr	r2, [pc, #56]	; (800bc64 <HAL_PCD_MspInit+0xa0>)
 800bc2a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bc2e:	6353      	str	r3, [r2, #52]	; 0x34
 800bc30:	2300      	movs	r3, #0
 800bc32:	60fb      	str	r3, [r7, #12]
 800bc34:	4b0b      	ldr	r3, [pc, #44]	; (800bc64 <HAL_PCD_MspInit+0xa0>)
 800bc36:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bc38:	4a0a      	ldr	r2, [pc, #40]	; (800bc64 <HAL_PCD_MspInit+0xa0>)
 800bc3a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800bc3e:	6453      	str	r3, [r2, #68]	; 0x44
 800bc40:	4b08      	ldr	r3, [pc, #32]	; (800bc64 <HAL_PCD_MspInit+0xa0>)
 800bc42:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bc44:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800bc48:	60fb      	str	r3, [r7, #12]
 800bc4a:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800bc4c:	2200      	movs	r2, #0
 800bc4e:	2100      	movs	r1, #0
 800bc50:	2043      	movs	r0, #67	; 0x43
 800bc52:	f7f8 fb46 	bl	80042e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800bc56:	2043      	movs	r0, #67	; 0x43
 800bc58:	f7f8 fb5f 	bl	800431a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800bc5c:	bf00      	nop
 800bc5e:	3728      	adds	r7, #40	; 0x28
 800bc60:	46bd      	mov	sp, r7
 800bc62:	bd80      	pop	{r7, pc}
 800bc64:	40023800 	.word	0x40023800
 800bc68:	40020000 	.word	0x40020000

0800bc6c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bc6c:	b580      	push	{r7, lr}
 800bc6e:	b082      	sub	sp, #8
 800bc70:	af00      	add	r7, sp, #0
 800bc72:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800bc74:	687b      	ldr	r3, [r7, #4]
 800bc76:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 800bc7a:	687b      	ldr	r3, [r7, #4]
 800bc7c:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800bc80:	4619      	mov	r1, r3
 800bc82:	4610      	mov	r0, r2
 800bc84:	f7fe fbb4 	bl	800a3f0 <USBD_LL_SetupStage>
}
 800bc88:	bf00      	nop
 800bc8a:	3708      	adds	r7, #8
 800bc8c:	46bd      	mov	sp, r7
 800bc8e:	bd80      	pop	{r7, pc}

0800bc90 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bc90:	b580      	push	{r7, lr}
 800bc92:	b082      	sub	sp, #8
 800bc94:	af00      	add	r7, sp, #0
 800bc96:	6078      	str	r0, [r7, #4]
 800bc98:	460b      	mov	r3, r1
 800bc9a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800bc9c:	687b      	ldr	r3, [r7, #4]
 800bc9e:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 800bca2:	78fa      	ldrb	r2, [r7, #3]
 800bca4:	6879      	ldr	r1, [r7, #4]
 800bca6:	4613      	mov	r3, r2
 800bca8:	00db      	lsls	r3, r3, #3
 800bcaa:	1a9b      	subs	r3, r3, r2
 800bcac:	009b      	lsls	r3, r3, #2
 800bcae:	440b      	add	r3, r1
 800bcb0:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800bcb4:	681a      	ldr	r2, [r3, #0]
 800bcb6:	78fb      	ldrb	r3, [r7, #3]
 800bcb8:	4619      	mov	r1, r3
 800bcba:	f7fe fbee 	bl	800a49a <USBD_LL_DataOutStage>
}
 800bcbe:	bf00      	nop
 800bcc0:	3708      	adds	r7, #8
 800bcc2:	46bd      	mov	sp, r7
 800bcc4:	bd80      	pop	{r7, pc}

0800bcc6 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bcc6:	b580      	push	{r7, lr}
 800bcc8:	b082      	sub	sp, #8
 800bcca:	af00      	add	r7, sp, #0
 800bccc:	6078      	str	r0, [r7, #4]
 800bcce:	460b      	mov	r3, r1
 800bcd0:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800bcd2:	687b      	ldr	r3, [r7, #4]
 800bcd4:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 800bcd8:	78fa      	ldrb	r2, [r7, #3]
 800bcda:	6879      	ldr	r1, [r7, #4]
 800bcdc:	4613      	mov	r3, r2
 800bcde:	00db      	lsls	r3, r3, #3
 800bce0:	1a9b      	subs	r3, r3, r2
 800bce2:	009b      	lsls	r3, r3, #2
 800bce4:	440b      	add	r3, r1
 800bce6:	3348      	adds	r3, #72	; 0x48
 800bce8:	681a      	ldr	r2, [r3, #0]
 800bcea:	78fb      	ldrb	r3, [r7, #3]
 800bcec:	4619      	mov	r1, r3
 800bcee:	f7fe fc37 	bl	800a560 <USBD_LL_DataInStage>
}
 800bcf2:	bf00      	nop
 800bcf4:	3708      	adds	r7, #8
 800bcf6:	46bd      	mov	sp, r7
 800bcf8:	bd80      	pop	{r7, pc}

0800bcfa <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bcfa:	b580      	push	{r7, lr}
 800bcfc:	b082      	sub	sp, #8
 800bcfe:	af00      	add	r7, sp, #0
 800bd00:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800bd02:	687b      	ldr	r3, [r7, #4]
 800bd04:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800bd08:	4618      	mov	r0, r3
 800bd0a:	f7fe fd4b 	bl	800a7a4 <USBD_LL_SOF>
}
 800bd0e:	bf00      	nop
 800bd10:	3708      	adds	r7, #8
 800bd12:	46bd      	mov	sp, r7
 800bd14:	bd80      	pop	{r7, pc}

0800bd16 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bd16:	b580      	push	{r7, lr}
 800bd18:	b084      	sub	sp, #16
 800bd1a:	af00      	add	r7, sp, #0
 800bd1c:	6078      	str	r0, [r7, #4]
   USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800bd1e:	2301      	movs	r3, #1
 800bd20:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800bd22:	687b      	ldr	r3, [r7, #4]
 800bd24:	68db      	ldr	r3, [r3, #12]
 800bd26:	2b02      	cmp	r3, #2
 800bd28:	d001      	beq.n	800bd2e <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800bd2a:	f7f5 fa67 	bl	80011fc <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800bd2e:	687b      	ldr	r3, [r7, #4]
 800bd30:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800bd34:	7bfa      	ldrb	r2, [r7, #15]
 800bd36:	4611      	mov	r1, r2
 800bd38:	4618      	mov	r0, r3
 800bd3a:	f7fe fcf5 	bl	800a728 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800bd3e:	687b      	ldr	r3, [r7, #4]
 800bd40:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800bd44:	4618      	mov	r0, r3
 800bd46:	f7fe fca1 	bl	800a68c <USBD_LL_Reset>
}
 800bd4a:	bf00      	nop
 800bd4c:	3710      	adds	r7, #16
 800bd4e:	46bd      	mov	sp, r7
 800bd50:	bd80      	pop	{r7, pc}
	...

0800bd54 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bd54:	b580      	push	{r7, lr}
 800bd56:	b082      	sub	sp, #8
 800bd58:	af00      	add	r7, sp, #0
 800bd5a:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800bd5c:	687b      	ldr	r3, [r7, #4]
 800bd5e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800bd62:	4618      	mov	r0, r3
 800bd64:	f7fe fcf0 	bl	800a748 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800bd68:	687b      	ldr	r3, [r7, #4]
 800bd6a:	681b      	ldr	r3, [r3, #0]
 800bd6c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800bd70:	681b      	ldr	r3, [r3, #0]
 800bd72:	687a      	ldr	r2, [r7, #4]
 800bd74:	6812      	ldr	r2, [r2, #0]
 800bd76:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800bd7a:	f043 0301 	orr.w	r3, r3, #1
 800bd7e:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800bd80:	687b      	ldr	r3, [r7, #4]
 800bd82:	6a1b      	ldr	r3, [r3, #32]
 800bd84:	2b00      	cmp	r3, #0
 800bd86:	d005      	beq.n	800bd94 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800bd88:	4b04      	ldr	r3, [pc, #16]	; (800bd9c <HAL_PCD_SuspendCallback+0x48>)
 800bd8a:	691b      	ldr	r3, [r3, #16]
 800bd8c:	4a03      	ldr	r2, [pc, #12]	; (800bd9c <HAL_PCD_SuspendCallback+0x48>)
 800bd8e:	f043 0306 	orr.w	r3, r3, #6
 800bd92:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800bd94:	bf00      	nop
 800bd96:	3708      	adds	r7, #8
 800bd98:	46bd      	mov	sp, r7
 800bd9a:	bd80      	pop	{r7, pc}
 800bd9c:	e000ed00 	.word	0xe000ed00

0800bda0 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bda0:	b580      	push	{r7, lr}
 800bda2:	b082      	sub	sp, #8
 800bda4:	af00      	add	r7, sp, #0
 800bda6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800bda8:	687b      	ldr	r3, [r7, #4]
 800bdaa:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800bdae:	4618      	mov	r0, r3
 800bdb0:	f7fe fce0 	bl	800a774 <USBD_LL_Resume>
}
 800bdb4:	bf00      	nop
 800bdb6:	3708      	adds	r7, #8
 800bdb8:	46bd      	mov	sp, r7
 800bdba:	bd80      	pop	{r7, pc}

0800bdbc <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bdbc:	b580      	push	{r7, lr}
 800bdbe:	b082      	sub	sp, #8
 800bdc0:	af00      	add	r7, sp, #0
 800bdc2:	6078      	str	r0, [r7, #4]
 800bdc4:	460b      	mov	r3, r1
 800bdc6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800bdc8:	687b      	ldr	r3, [r7, #4]
 800bdca:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800bdce:	78fa      	ldrb	r2, [r7, #3]
 800bdd0:	4611      	mov	r1, r2
 800bdd2:	4618      	mov	r0, r3
 800bdd4:	f7fe fd2e 	bl	800a834 <USBD_LL_IsoOUTIncomplete>
}
 800bdd8:	bf00      	nop
 800bdda:	3708      	adds	r7, #8
 800bddc:	46bd      	mov	sp, r7
 800bdde:	bd80      	pop	{r7, pc}

0800bde0 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bde0:	b580      	push	{r7, lr}
 800bde2:	b082      	sub	sp, #8
 800bde4:	af00      	add	r7, sp, #0
 800bde6:	6078      	str	r0, [r7, #4]
 800bde8:	460b      	mov	r3, r1
 800bdea:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800bdec:	687b      	ldr	r3, [r7, #4]
 800bdee:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800bdf2:	78fa      	ldrb	r2, [r7, #3]
 800bdf4:	4611      	mov	r1, r2
 800bdf6:	4618      	mov	r0, r3
 800bdf8:	f7fe fcf6 	bl	800a7e8 <USBD_LL_IsoINIncomplete>
}
 800bdfc:	bf00      	nop
 800bdfe:	3708      	adds	r7, #8
 800be00:	46bd      	mov	sp, r7
 800be02:	bd80      	pop	{r7, pc}

0800be04 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800be04:	b580      	push	{r7, lr}
 800be06:	b082      	sub	sp, #8
 800be08:	af00      	add	r7, sp, #0
 800be0a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800be0c:	687b      	ldr	r3, [r7, #4]
 800be0e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800be12:	4618      	mov	r0, r3
 800be14:	f7fe fd34 	bl	800a880 <USBD_LL_DevConnected>
}
 800be18:	bf00      	nop
 800be1a:	3708      	adds	r7, #8
 800be1c:	46bd      	mov	sp, r7
 800be1e:	bd80      	pop	{r7, pc}

0800be20 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800be20:	b580      	push	{r7, lr}
 800be22:	b082      	sub	sp, #8
 800be24:	af00      	add	r7, sp, #0
 800be26:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800be28:	687b      	ldr	r3, [r7, #4]
 800be2a:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800be2e:	4618      	mov	r0, r3
 800be30:	f7fe fd31 	bl	800a896 <USBD_LL_DevDisconnected>
}
 800be34:	bf00      	nop
 800be36:	3708      	adds	r7, #8
 800be38:	46bd      	mov	sp, r7
 800be3a:	bd80      	pop	{r7, pc}

0800be3c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800be3c:	b580      	push	{r7, lr}
 800be3e:	b082      	sub	sp, #8
 800be40:	af00      	add	r7, sp, #0
 800be42:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800be44:	687b      	ldr	r3, [r7, #4]
 800be46:	781b      	ldrb	r3, [r3, #0]
 800be48:	2b00      	cmp	r3, #0
 800be4a:	d13c      	bne.n	800bec6 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800be4c:	4a20      	ldr	r2, [pc, #128]	; (800bed0 <USBD_LL_Init+0x94>)
 800be4e:	687b      	ldr	r3, [r7, #4]
 800be50:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 800be54:	687b      	ldr	r3, [r7, #4]
 800be56:	4a1e      	ldr	r2, [pc, #120]	; (800bed0 <USBD_LL_Init+0x94>)
 800be58:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800be5c:	4b1c      	ldr	r3, [pc, #112]	; (800bed0 <USBD_LL_Init+0x94>)
 800be5e:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800be62:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800be64:	4b1a      	ldr	r3, [pc, #104]	; (800bed0 <USBD_LL_Init+0x94>)
 800be66:	2204      	movs	r2, #4
 800be68:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800be6a:	4b19      	ldr	r3, [pc, #100]	; (800bed0 <USBD_LL_Init+0x94>)
 800be6c:	2202      	movs	r2, #2
 800be6e:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800be70:	4b17      	ldr	r3, [pc, #92]	; (800bed0 <USBD_LL_Init+0x94>)
 800be72:	2200      	movs	r2, #0
 800be74:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800be76:	4b16      	ldr	r3, [pc, #88]	; (800bed0 <USBD_LL_Init+0x94>)
 800be78:	2202      	movs	r2, #2
 800be7a:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800be7c:	4b14      	ldr	r3, [pc, #80]	; (800bed0 <USBD_LL_Init+0x94>)
 800be7e:	2200      	movs	r2, #0
 800be80:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800be82:	4b13      	ldr	r3, [pc, #76]	; (800bed0 <USBD_LL_Init+0x94>)
 800be84:	2200      	movs	r2, #0
 800be86:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800be88:	4b11      	ldr	r3, [pc, #68]	; (800bed0 <USBD_LL_Init+0x94>)
 800be8a:	2200      	movs	r2, #0
 800be8c:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800be8e:	4b10      	ldr	r3, [pc, #64]	; (800bed0 <USBD_LL_Init+0x94>)
 800be90:	2200      	movs	r2, #0
 800be92:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800be94:	4b0e      	ldr	r3, [pc, #56]	; (800bed0 <USBD_LL_Init+0x94>)
 800be96:	2200      	movs	r2, #0
 800be98:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800be9a:	480d      	ldr	r0, [pc, #52]	; (800bed0 <USBD_LL_Init+0x94>)
 800be9c:	f7f9 f961 	bl	8005162 <HAL_PCD_Init>
 800bea0:	4603      	mov	r3, r0
 800bea2:	2b00      	cmp	r3, #0
 800bea4:	d001      	beq.n	800beaa <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800bea6:	f7f5 f9a9 	bl	80011fc <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800beaa:	2180      	movs	r1, #128	; 0x80
 800beac:	4808      	ldr	r0, [pc, #32]	; (800bed0 <USBD_LL_Init+0x94>)
 800beae:	f7fa fabe 	bl	800642e <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800beb2:	2240      	movs	r2, #64	; 0x40
 800beb4:	2100      	movs	r1, #0
 800beb6:	4806      	ldr	r0, [pc, #24]	; (800bed0 <USBD_LL_Init+0x94>)
 800beb8:	f7fa fa72 	bl	80063a0 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800bebc:	2280      	movs	r2, #128	; 0x80
 800bebe:	2101      	movs	r1, #1
 800bec0:	4803      	ldr	r0, [pc, #12]	; (800bed0 <USBD_LL_Init+0x94>)
 800bec2:	f7fa fa6d 	bl	80063a0 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800bec6:	2300      	movs	r3, #0
}
 800bec8:	4618      	mov	r0, r3
 800beca:	3708      	adds	r7, #8
 800becc:	46bd      	mov	sp, r7
 800bece:	bd80      	pop	{r7, pc}
 800bed0:	2000315c 	.word	0x2000315c

0800bed4 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800bed4:	b580      	push	{r7, lr}
 800bed6:	b084      	sub	sp, #16
 800bed8:	af00      	add	r7, sp, #0
 800beda:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bedc:	2300      	movs	r3, #0
 800bede:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bee0:	2300      	movs	r3, #0
 800bee2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800bee4:	687b      	ldr	r3, [r7, #4]
 800bee6:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800beea:	4618      	mov	r0, r3
 800beec:	f7f9 fa56 	bl	800539c <HAL_PCD_Start>
 800bef0:	4603      	mov	r3, r0
 800bef2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bef4:	7bfb      	ldrb	r3, [r7, #15]
 800bef6:	4618      	mov	r0, r3
 800bef8:	f000 f942 	bl	800c180 <USBD_Get_USB_Status>
 800befc:	4603      	mov	r3, r0
 800befe:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bf00:	7bbb      	ldrb	r3, [r7, #14]
}
 800bf02:	4618      	mov	r0, r3
 800bf04:	3710      	adds	r7, #16
 800bf06:	46bd      	mov	sp, r7
 800bf08:	bd80      	pop	{r7, pc}

0800bf0a <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800bf0a:	b580      	push	{r7, lr}
 800bf0c:	b084      	sub	sp, #16
 800bf0e:	af00      	add	r7, sp, #0
 800bf10:	6078      	str	r0, [r7, #4]
 800bf12:	4608      	mov	r0, r1
 800bf14:	4611      	mov	r1, r2
 800bf16:	461a      	mov	r2, r3
 800bf18:	4603      	mov	r3, r0
 800bf1a:	70fb      	strb	r3, [r7, #3]
 800bf1c:	460b      	mov	r3, r1
 800bf1e:	70bb      	strb	r3, [r7, #2]
 800bf20:	4613      	mov	r3, r2
 800bf22:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bf24:	2300      	movs	r3, #0
 800bf26:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bf28:	2300      	movs	r3, #0
 800bf2a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800bf2c:	687b      	ldr	r3, [r7, #4]
 800bf2e:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800bf32:	78bb      	ldrb	r3, [r7, #2]
 800bf34:	883a      	ldrh	r2, [r7, #0]
 800bf36:	78f9      	ldrb	r1, [r7, #3]
 800bf38:	f7f9 fe3a 	bl	8005bb0 <HAL_PCD_EP_Open>
 800bf3c:	4603      	mov	r3, r0
 800bf3e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bf40:	7bfb      	ldrb	r3, [r7, #15]
 800bf42:	4618      	mov	r0, r3
 800bf44:	f000 f91c 	bl	800c180 <USBD_Get_USB_Status>
 800bf48:	4603      	mov	r3, r0
 800bf4a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bf4c:	7bbb      	ldrb	r3, [r7, #14]
}
 800bf4e:	4618      	mov	r0, r3
 800bf50:	3710      	adds	r7, #16
 800bf52:	46bd      	mov	sp, r7
 800bf54:	bd80      	pop	{r7, pc}

0800bf56 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bf56:	b580      	push	{r7, lr}
 800bf58:	b084      	sub	sp, #16
 800bf5a:	af00      	add	r7, sp, #0
 800bf5c:	6078      	str	r0, [r7, #4]
 800bf5e:	460b      	mov	r3, r1
 800bf60:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bf62:	2300      	movs	r3, #0
 800bf64:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bf66:	2300      	movs	r3, #0
 800bf68:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800bf6a:	687b      	ldr	r3, [r7, #4]
 800bf6c:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800bf70:	78fa      	ldrb	r2, [r7, #3]
 800bf72:	4611      	mov	r1, r2
 800bf74:	4618      	mov	r0, r3
 800bf76:	f7f9 fe83 	bl	8005c80 <HAL_PCD_EP_Close>
 800bf7a:	4603      	mov	r3, r0
 800bf7c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bf7e:	7bfb      	ldrb	r3, [r7, #15]
 800bf80:	4618      	mov	r0, r3
 800bf82:	f000 f8fd 	bl	800c180 <USBD_Get_USB_Status>
 800bf86:	4603      	mov	r3, r0
 800bf88:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bf8a:	7bbb      	ldrb	r3, [r7, #14]
}
 800bf8c:	4618      	mov	r0, r3
 800bf8e:	3710      	adds	r7, #16
 800bf90:	46bd      	mov	sp, r7
 800bf92:	bd80      	pop	{r7, pc}

0800bf94 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bf94:	b580      	push	{r7, lr}
 800bf96:	b084      	sub	sp, #16
 800bf98:	af00      	add	r7, sp, #0
 800bf9a:	6078      	str	r0, [r7, #4]
 800bf9c:	460b      	mov	r3, r1
 800bf9e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bfa0:	2300      	movs	r3, #0
 800bfa2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bfa4:	2300      	movs	r3, #0
 800bfa6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800bfa8:	687b      	ldr	r3, [r7, #4]
 800bfaa:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800bfae:	78fa      	ldrb	r2, [r7, #3]
 800bfb0:	4611      	mov	r1, r2
 800bfb2:	4618      	mov	r0, r3
 800bfb4:	f7f9 ff5b 	bl	8005e6e <HAL_PCD_EP_SetStall>
 800bfb8:	4603      	mov	r3, r0
 800bfba:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bfbc:	7bfb      	ldrb	r3, [r7, #15]
 800bfbe:	4618      	mov	r0, r3
 800bfc0:	f000 f8de 	bl	800c180 <USBD_Get_USB_Status>
 800bfc4:	4603      	mov	r3, r0
 800bfc6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bfc8:	7bbb      	ldrb	r3, [r7, #14]
}
 800bfca:	4618      	mov	r0, r3
 800bfcc:	3710      	adds	r7, #16
 800bfce:	46bd      	mov	sp, r7
 800bfd0:	bd80      	pop	{r7, pc}

0800bfd2 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bfd2:	b580      	push	{r7, lr}
 800bfd4:	b084      	sub	sp, #16
 800bfd6:	af00      	add	r7, sp, #0
 800bfd8:	6078      	str	r0, [r7, #4]
 800bfda:	460b      	mov	r3, r1
 800bfdc:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bfde:	2300      	movs	r3, #0
 800bfe0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bfe2:	2300      	movs	r3, #0
 800bfe4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800bfe6:	687b      	ldr	r3, [r7, #4]
 800bfe8:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800bfec:	78fa      	ldrb	r2, [r7, #3]
 800bfee:	4611      	mov	r1, r2
 800bff0:	4618      	mov	r0, r3
 800bff2:	f7f9 ffa0 	bl	8005f36 <HAL_PCD_EP_ClrStall>
 800bff6:	4603      	mov	r3, r0
 800bff8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bffa:	7bfb      	ldrb	r3, [r7, #15]
 800bffc:	4618      	mov	r0, r3
 800bffe:	f000 f8bf 	bl	800c180 <USBD_Get_USB_Status>
 800c002:	4603      	mov	r3, r0
 800c004:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c006:	7bbb      	ldrb	r3, [r7, #14]
}
 800c008:	4618      	mov	r0, r3
 800c00a:	3710      	adds	r7, #16
 800c00c:	46bd      	mov	sp, r7
 800c00e:	bd80      	pop	{r7, pc}

0800c010 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c010:	b480      	push	{r7}
 800c012:	b085      	sub	sp, #20
 800c014:	af00      	add	r7, sp, #0
 800c016:	6078      	str	r0, [r7, #4]
 800c018:	460b      	mov	r3, r1
 800c01a:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800c01c:	687b      	ldr	r3, [r7, #4]
 800c01e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800c022:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800c024:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c028:	2b00      	cmp	r3, #0
 800c02a:	da0b      	bge.n	800c044 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800c02c:	78fb      	ldrb	r3, [r7, #3]
 800c02e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800c032:	68f9      	ldr	r1, [r7, #12]
 800c034:	4613      	mov	r3, r2
 800c036:	00db      	lsls	r3, r3, #3
 800c038:	1a9b      	subs	r3, r3, r2
 800c03a:	009b      	lsls	r3, r3, #2
 800c03c:	440b      	add	r3, r1
 800c03e:	333e      	adds	r3, #62	; 0x3e
 800c040:	781b      	ldrb	r3, [r3, #0]
 800c042:	e00b      	b.n	800c05c <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800c044:	78fb      	ldrb	r3, [r7, #3]
 800c046:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800c04a:	68f9      	ldr	r1, [r7, #12]
 800c04c:	4613      	mov	r3, r2
 800c04e:	00db      	lsls	r3, r3, #3
 800c050:	1a9b      	subs	r3, r3, r2
 800c052:	009b      	lsls	r3, r3, #2
 800c054:	440b      	add	r3, r1
 800c056:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800c05a:	781b      	ldrb	r3, [r3, #0]
  }
}
 800c05c:	4618      	mov	r0, r3
 800c05e:	3714      	adds	r7, #20
 800c060:	46bd      	mov	sp, r7
 800c062:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c066:	4770      	bx	lr

0800c068 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800c068:	b580      	push	{r7, lr}
 800c06a:	b084      	sub	sp, #16
 800c06c:	af00      	add	r7, sp, #0
 800c06e:	6078      	str	r0, [r7, #4]
 800c070:	460b      	mov	r3, r1
 800c072:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c074:	2300      	movs	r3, #0
 800c076:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c078:	2300      	movs	r3, #0
 800c07a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800c07c:	687b      	ldr	r3, [r7, #4]
 800c07e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800c082:	78fa      	ldrb	r2, [r7, #3]
 800c084:	4611      	mov	r1, r2
 800c086:	4618      	mov	r0, r3
 800c088:	f7f9 fd6d 	bl	8005b66 <HAL_PCD_SetAddress>
 800c08c:	4603      	mov	r3, r0
 800c08e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c090:	7bfb      	ldrb	r3, [r7, #15]
 800c092:	4618      	mov	r0, r3
 800c094:	f000 f874 	bl	800c180 <USBD_Get_USB_Status>
 800c098:	4603      	mov	r3, r0
 800c09a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c09c:	7bbb      	ldrb	r3, [r7, #14]
}
 800c09e:	4618      	mov	r0, r3
 800c0a0:	3710      	adds	r7, #16
 800c0a2:	46bd      	mov	sp, r7
 800c0a4:	bd80      	pop	{r7, pc}

0800c0a6 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800c0a6:	b580      	push	{r7, lr}
 800c0a8:	b086      	sub	sp, #24
 800c0aa:	af00      	add	r7, sp, #0
 800c0ac:	60f8      	str	r0, [r7, #12]
 800c0ae:	607a      	str	r2, [r7, #4]
 800c0b0:	603b      	str	r3, [r7, #0]
 800c0b2:	460b      	mov	r3, r1
 800c0b4:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c0b6:	2300      	movs	r3, #0
 800c0b8:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c0ba:	2300      	movs	r3, #0
 800c0bc:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800c0be:	68fb      	ldr	r3, [r7, #12]
 800c0c0:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800c0c4:	7af9      	ldrb	r1, [r7, #11]
 800c0c6:	683b      	ldr	r3, [r7, #0]
 800c0c8:	687a      	ldr	r2, [r7, #4]
 800c0ca:	f7f9 fe86 	bl	8005dda <HAL_PCD_EP_Transmit>
 800c0ce:	4603      	mov	r3, r0
 800c0d0:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c0d2:	7dfb      	ldrb	r3, [r7, #23]
 800c0d4:	4618      	mov	r0, r3
 800c0d6:	f000 f853 	bl	800c180 <USBD_Get_USB_Status>
 800c0da:	4603      	mov	r3, r0
 800c0dc:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800c0de:	7dbb      	ldrb	r3, [r7, #22]
}
 800c0e0:	4618      	mov	r0, r3
 800c0e2:	3718      	adds	r7, #24
 800c0e4:	46bd      	mov	sp, r7
 800c0e6:	bd80      	pop	{r7, pc}

0800c0e8 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800c0e8:	b580      	push	{r7, lr}
 800c0ea:	b086      	sub	sp, #24
 800c0ec:	af00      	add	r7, sp, #0
 800c0ee:	60f8      	str	r0, [r7, #12]
 800c0f0:	607a      	str	r2, [r7, #4]
 800c0f2:	603b      	str	r3, [r7, #0]
 800c0f4:	460b      	mov	r3, r1
 800c0f6:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c0f8:	2300      	movs	r3, #0
 800c0fa:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c0fc:	2300      	movs	r3, #0
 800c0fe:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800c100:	68fb      	ldr	r3, [r7, #12]
 800c102:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800c106:	7af9      	ldrb	r1, [r7, #11]
 800c108:	683b      	ldr	r3, [r7, #0]
 800c10a:	687a      	ldr	r2, [r7, #4]
 800c10c:	f7f9 fe02 	bl	8005d14 <HAL_PCD_EP_Receive>
 800c110:	4603      	mov	r3, r0
 800c112:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c114:	7dfb      	ldrb	r3, [r7, #23]
 800c116:	4618      	mov	r0, r3
 800c118:	f000 f832 	bl	800c180 <USBD_Get_USB_Status>
 800c11c:	4603      	mov	r3, r0
 800c11e:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800c120:	7dbb      	ldrb	r3, [r7, #22]
}
 800c122:	4618      	mov	r0, r3
 800c124:	3718      	adds	r7, #24
 800c126:	46bd      	mov	sp, r7
 800c128:	bd80      	pop	{r7, pc}

0800c12a <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c12a:	b580      	push	{r7, lr}
 800c12c:	b082      	sub	sp, #8
 800c12e:	af00      	add	r7, sp, #0
 800c130:	6078      	str	r0, [r7, #4]
 800c132:	460b      	mov	r3, r1
 800c134:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800c136:	687b      	ldr	r3, [r7, #4]
 800c138:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800c13c:	78fa      	ldrb	r2, [r7, #3]
 800c13e:	4611      	mov	r1, r2
 800c140:	4618      	mov	r0, r3
 800c142:	f7f9 fe32 	bl	8005daa <HAL_PCD_EP_GetRxCount>
 800c146:	4603      	mov	r3, r0
}
 800c148:	4618      	mov	r0, r3
 800c14a:	3708      	adds	r7, #8
 800c14c:	46bd      	mov	sp, r7
 800c14e:	bd80      	pop	{r7, pc}

0800c150 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800c150:	b480      	push	{r7}
 800c152:	b083      	sub	sp, #12
 800c154:	af00      	add	r7, sp, #0
 800c156:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800c158:	4b03      	ldr	r3, [pc, #12]	; (800c168 <USBD_static_malloc+0x18>)
}
 800c15a:	4618      	mov	r0, r3
 800c15c:	370c      	adds	r7, #12
 800c15e:	46bd      	mov	sp, r7
 800c160:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c164:	4770      	bx	lr
 800c166:	bf00      	nop
 800c168:	20003564 	.word	0x20003564

0800c16c <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800c16c:	b480      	push	{r7}
 800c16e:	b083      	sub	sp, #12
 800c170:	af00      	add	r7, sp, #0
 800c172:	6078      	str	r0, [r7, #4]

}
 800c174:	bf00      	nop
 800c176:	370c      	adds	r7, #12
 800c178:	46bd      	mov	sp, r7
 800c17a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c17e:	4770      	bx	lr

0800c180 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800c180:	b480      	push	{r7}
 800c182:	b085      	sub	sp, #20
 800c184:	af00      	add	r7, sp, #0
 800c186:	4603      	mov	r3, r0
 800c188:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c18a:	2300      	movs	r3, #0
 800c18c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800c18e:	79fb      	ldrb	r3, [r7, #7]
 800c190:	2b03      	cmp	r3, #3
 800c192:	d817      	bhi.n	800c1c4 <USBD_Get_USB_Status+0x44>
 800c194:	a201      	add	r2, pc, #4	; (adr r2, 800c19c <USBD_Get_USB_Status+0x1c>)
 800c196:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c19a:	bf00      	nop
 800c19c:	0800c1ad 	.word	0x0800c1ad
 800c1a0:	0800c1b3 	.word	0x0800c1b3
 800c1a4:	0800c1b9 	.word	0x0800c1b9
 800c1a8:	0800c1bf 	.word	0x0800c1bf
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800c1ac:	2300      	movs	r3, #0
 800c1ae:	73fb      	strb	r3, [r7, #15]
    break;
 800c1b0:	e00b      	b.n	800c1ca <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800c1b2:	2303      	movs	r3, #3
 800c1b4:	73fb      	strb	r3, [r7, #15]
    break;
 800c1b6:	e008      	b.n	800c1ca <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800c1b8:	2301      	movs	r3, #1
 800c1ba:	73fb      	strb	r3, [r7, #15]
    break;
 800c1bc:	e005      	b.n	800c1ca <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800c1be:	2303      	movs	r3, #3
 800c1c0:	73fb      	strb	r3, [r7, #15]
    break;
 800c1c2:	e002      	b.n	800c1ca <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800c1c4:	2303      	movs	r3, #3
 800c1c6:	73fb      	strb	r3, [r7, #15]
    break;
 800c1c8:	bf00      	nop
  }
  return usb_status;
 800c1ca:	7bfb      	ldrb	r3, [r7, #15]
}
 800c1cc:	4618      	mov	r0, r3
 800c1ce:	3714      	adds	r7, #20
 800c1d0:	46bd      	mov	sp, r7
 800c1d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1d6:	4770      	bx	lr

0800c1d8 <main>:
#include "main.h"

static void threadMain(void const *argument);

int main(void)
{
 800c1d8:	b5b0      	push	{r4, r5, r7, lr}
 800c1da:	b086      	sub	sp, #24
 800c1dc:	af00      	add	r7, sp, #0
  hwInit();
 800c1de:	f7f6 fd69 	bl	8002cb4 <hwInit>
  apInit();
 800c1e2:	f7f4 fef9 	bl	8000fd8 <apInit>

  osThreadDef(threadMain, threadMain, _HW_DEF_RTOS_THREAD_PRI_MAIN, 0, _HW_DEF_RTOS_THREAD_MEM_MAIN);
 800c1e6:	4b0f      	ldr	r3, [pc, #60]	; (800c224 <main+0x4c>)
 800c1e8:	1d3c      	adds	r4, r7, #4
 800c1ea:	461d      	mov	r5, r3
 800c1ec:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800c1ee:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800c1f0:	682b      	ldr	r3, [r5, #0]
 800c1f2:	6023      	str	r3, [r4, #0]
  if (osThreadCreate(osThread(threadMain), NULL) != NULL)
 800c1f4:	1d3b      	adds	r3, r7, #4
 800c1f6:	2100      	movs	r1, #0
 800c1f8:	4618      	mov	r0, r3
 800c1fa:	f7f6 fd8e 	bl	8002d1a <osThreadCreate>
 800c1fe:	4603      	mov	r3, r0
 800c200:	2b00      	cmp	r3, #0
 800c202:	d003      	beq.n	800c20c <main+0x34>
  {
    logPrintf("threadMain \t\t: OK\r\n");
 800c204:	4808      	ldr	r0, [pc, #32]	; (800c228 <main+0x50>)
 800c206:	f000 f8cb 	bl	800c3a0 <puts>
 800c20a:	e003      	b.n	800c214 <main+0x3c>
  }
  else
  {
    logPrintf("threadMain \t\t: Fail\r\n");
 800c20c:	4807      	ldr	r0, [pc, #28]	; (800c22c <main+0x54>)
 800c20e:	f000 f8c7 	bl	800c3a0 <puts>
    while(1);
 800c212:	e7fe      	b.n	800c212 <main+0x3a>
  }

  osKernelStart();
 800c214:	f7f6 fd7a 	bl	8002d0c <osKernelStart>
  return 0;
 800c218:	2300      	movs	r3, #0
}
 800c21a:	4618      	mov	r0, r3
 800c21c:	3718      	adds	r7, #24
 800c21e:	46bd      	mov	sp, r7
 800c220:	bdb0      	pop	{r4, r5, r7, pc}
 800c222:	bf00      	nop
 800c224:	0800f94c 	.word	0x0800f94c
 800c228:	0800f920 	.word	0x0800f920
 800c22c:	0800f934 	.word	0x0800f934

0800c230 <threadMain>:

static void threadMain(void const *argument)
{
 800c230:	b580      	push	{r7, lr}
 800c232:	b082      	sub	sp, #8
 800c234:	af00      	add	r7, sp, #0
 800c236:	6078      	str	r0, [r7, #4]
  UNUSED(argument);

  apMain();
 800c238:	f7f4 ff00 	bl	800103c <apMain>
}
 800c23c:	bf00      	nop
 800c23e:	3708      	adds	r7, #8
 800c240:	46bd      	mov	sp, r7
 800c242:	bd80      	pop	{r7, pc}

0800c244 <__errno>:
 800c244:	4b01      	ldr	r3, [pc, #4]	; (800c24c <__errno+0x8>)
 800c246:	6818      	ldr	r0, [r3, #0]
 800c248:	4770      	bx	lr
 800c24a:	bf00      	nop
 800c24c:	20000198 	.word	0x20000198

0800c250 <__libc_init_array>:
 800c250:	b570      	push	{r4, r5, r6, lr}
 800c252:	4d0d      	ldr	r5, [pc, #52]	; (800c288 <__libc_init_array+0x38>)
 800c254:	4c0d      	ldr	r4, [pc, #52]	; (800c28c <__libc_init_array+0x3c>)
 800c256:	1b64      	subs	r4, r4, r5
 800c258:	10a4      	asrs	r4, r4, #2
 800c25a:	2600      	movs	r6, #0
 800c25c:	42a6      	cmp	r6, r4
 800c25e:	d109      	bne.n	800c274 <__libc_init_array+0x24>
 800c260:	4d0b      	ldr	r5, [pc, #44]	; (800c290 <__libc_init_array+0x40>)
 800c262:	4c0c      	ldr	r4, [pc, #48]	; (800c294 <__libc_init_array+0x44>)
 800c264:	f003 fa38 	bl	800f6d8 <_init>
 800c268:	1b64      	subs	r4, r4, r5
 800c26a:	10a4      	asrs	r4, r4, #2
 800c26c:	2600      	movs	r6, #0
 800c26e:	42a6      	cmp	r6, r4
 800c270:	d105      	bne.n	800c27e <__libc_init_array+0x2e>
 800c272:	bd70      	pop	{r4, r5, r6, pc}
 800c274:	f855 3b04 	ldr.w	r3, [r5], #4
 800c278:	4798      	blx	r3
 800c27a:	3601      	adds	r6, #1
 800c27c:	e7ee      	b.n	800c25c <__libc_init_array+0xc>
 800c27e:	f855 3b04 	ldr.w	r3, [r5], #4
 800c282:	4798      	blx	r3
 800c284:	3601      	adds	r6, #1
 800c286:	e7f2      	b.n	800c26e <__libc_init_array+0x1e>
 800c288:	0800fdbc 	.word	0x0800fdbc
 800c28c:	0800fdbc 	.word	0x0800fdbc
 800c290:	0800fdbc 	.word	0x0800fdbc
 800c294:	0800fdc0 	.word	0x0800fdc0

0800c298 <memcpy>:
 800c298:	440a      	add	r2, r1
 800c29a:	4291      	cmp	r1, r2
 800c29c:	f100 33ff 	add.w	r3, r0, #4294967295
 800c2a0:	d100      	bne.n	800c2a4 <memcpy+0xc>
 800c2a2:	4770      	bx	lr
 800c2a4:	b510      	push	{r4, lr}
 800c2a6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c2aa:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c2ae:	4291      	cmp	r1, r2
 800c2b0:	d1f9      	bne.n	800c2a6 <memcpy+0xe>
 800c2b2:	bd10      	pop	{r4, pc}

0800c2b4 <memset>:
 800c2b4:	4402      	add	r2, r0
 800c2b6:	4603      	mov	r3, r0
 800c2b8:	4293      	cmp	r3, r2
 800c2ba:	d100      	bne.n	800c2be <memset+0xa>
 800c2bc:	4770      	bx	lr
 800c2be:	f803 1b01 	strb.w	r1, [r3], #1
 800c2c2:	e7f9      	b.n	800c2b8 <memset+0x4>

0800c2c4 <_puts_r>:
 800c2c4:	b570      	push	{r4, r5, r6, lr}
 800c2c6:	460e      	mov	r6, r1
 800c2c8:	4605      	mov	r5, r0
 800c2ca:	b118      	cbz	r0, 800c2d4 <_puts_r+0x10>
 800c2cc:	6983      	ldr	r3, [r0, #24]
 800c2ce:	b90b      	cbnz	r3, 800c2d4 <_puts_r+0x10>
 800c2d0:	f001 f9b0 	bl	800d634 <__sinit>
 800c2d4:	69ab      	ldr	r3, [r5, #24]
 800c2d6:	68ac      	ldr	r4, [r5, #8]
 800c2d8:	b913      	cbnz	r3, 800c2e0 <_puts_r+0x1c>
 800c2da:	4628      	mov	r0, r5
 800c2dc:	f001 f9aa 	bl	800d634 <__sinit>
 800c2e0:	4b2c      	ldr	r3, [pc, #176]	; (800c394 <_puts_r+0xd0>)
 800c2e2:	429c      	cmp	r4, r3
 800c2e4:	d120      	bne.n	800c328 <_puts_r+0x64>
 800c2e6:	686c      	ldr	r4, [r5, #4]
 800c2e8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c2ea:	07db      	lsls	r3, r3, #31
 800c2ec:	d405      	bmi.n	800c2fa <_puts_r+0x36>
 800c2ee:	89a3      	ldrh	r3, [r4, #12]
 800c2f0:	0598      	lsls	r0, r3, #22
 800c2f2:	d402      	bmi.n	800c2fa <_puts_r+0x36>
 800c2f4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c2f6:	f001 fdaa 	bl	800de4e <__retarget_lock_acquire_recursive>
 800c2fa:	89a3      	ldrh	r3, [r4, #12]
 800c2fc:	0719      	lsls	r1, r3, #28
 800c2fe:	d51d      	bpl.n	800c33c <_puts_r+0x78>
 800c300:	6923      	ldr	r3, [r4, #16]
 800c302:	b1db      	cbz	r3, 800c33c <_puts_r+0x78>
 800c304:	3e01      	subs	r6, #1
 800c306:	68a3      	ldr	r3, [r4, #8]
 800c308:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800c30c:	3b01      	subs	r3, #1
 800c30e:	60a3      	str	r3, [r4, #8]
 800c310:	bb39      	cbnz	r1, 800c362 <_puts_r+0x9e>
 800c312:	2b00      	cmp	r3, #0
 800c314:	da38      	bge.n	800c388 <_puts_r+0xc4>
 800c316:	4622      	mov	r2, r4
 800c318:	210a      	movs	r1, #10
 800c31a:	4628      	mov	r0, r5
 800c31c:	f000 ffb0 	bl	800d280 <__swbuf_r>
 800c320:	3001      	adds	r0, #1
 800c322:	d011      	beq.n	800c348 <_puts_r+0x84>
 800c324:	250a      	movs	r5, #10
 800c326:	e011      	b.n	800c34c <_puts_r+0x88>
 800c328:	4b1b      	ldr	r3, [pc, #108]	; (800c398 <_puts_r+0xd4>)
 800c32a:	429c      	cmp	r4, r3
 800c32c:	d101      	bne.n	800c332 <_puts_r+0x6e>
 800c32e:	68ac      	ldr	r4, [r5, #8]
 800c330:	e7da      	b.n	800c2e8 <_puts_r+0x24>
 800c332:	4b1a      	ldr	r3, [pc, #104]	; (800c39c <_puts_r+0xd8>)
 800c334:	429c      	cmp	r4, r3
 800c336:	bf08      	it	eq
 800c338:	68ec      	ldreq	r4, [r5, #12]
 800c33a:	e7d5      	b.n	800c2e8 <_puts_r+0x24>
 800c33c:	4621      	mov	r1, r4
 800c33e:	4628      	mov	r0, r5
 800c340:	f000 fff0 	bl	800d324 <__swsetup_r>
 800c344:	2800      	cmp	r0, #0
 800c346:	d0dd      	beq.n	800c304 <_puts_r+0x40>
 800c348:	f04f 35ff 	mov.w	r5, #4294967295
 800c34c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c34e:	07da      	lsls	r2, r3, #31
 800c350:	d405      	bmi.n	800c35e <_puts_r+0x9a>
 800c352:	89a3      	ldrh	r3, [r4, #12]
 800c354:	059b      	lsls	r3, r3, #22
 800c356:	d402      	bmi.n	800c35e <_puts_r+0x9a>
 800c358:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c35a:	f001 fd79 	bl	800de50 <__retarget_lock_release_recursive>
 800c35e:	4628      	mov	r0, r5
 800c360:	bd70      	pop	{r4, r5, r6, pc}
 800c362:	2b00      	cmp	r3, #0
 800c364:	da04      	bge.n	800c370 <_puts_r+0xac>
 800c366:	69a2      	ldr	r2, [r4, #24]
 800c368:	429a      	cmp	r2, r3
 800c36a:	dc06      	bgt.n	800c37a <_puts_r+0xb6>
 800c36c:	290a      	cmp	r1, #10
 800c36e:	d004      	beq.n	800c37a <_puts_r+0xb6>
 800c370:	6823      	ldr	r3, [r4, #0]
 800c372:	1c5a      	adds	r2, r3, #1
 800c374:	6022      	str	r2, [r4, #0]
 800c376:	7019      	strb	r1, [r3, #0]
 800c378:	e7c5      	b.n	800c306 <_puts_r+0x42>
 800c37a:	4622      	mov	r2, r4
 800c37c:	4628      	mov	r0, r5
 800c37e:	f000 ff7f 	bl	800d280 <__swbuf_r>
 800c382:	3001      	adds	r0, #1
 800c384:	d1bf      	bne.n	800c306 <_puts_r+0x42>
 800c386:	e7df      	b.n	800c348 <_puts_r+0x84>
 800c388:	6823      	ldr	r3, [r4, #0]
 800c38a:	250a      	movs	r5, #10
 800c38c:	1c5a      	adds	r2, r3, #1
 800c38e:	6022      	str	r2, [r4, #0]
 800c390:	701d      	strb	r5, [r3, #0]
 800c392:	e7db      	b.n	800c34c <_puts_r+0x88>
 800c394:	0800fb04 	.word	0x0800fb04
 800c398:	0800fb24 	.word	0x0800fb24
 800c39c:	0800fae4 	.word	0x0800fae4

0800c3a0 <puts>:
 800c3a0:	4b02      	ldr	r3, [pc, #8]	; (800c3ac <puts+0xc>)
 800c3a2:	4601      	mov	r1, r0
 800c3a4:	6818      	ldr	r0, [r3, #0]
 800c3a6:	f7ff bf8d 	b.w	800c2c4 <_puts_r>
 800c3aa:	bf00      	nop
 800c3ac:	20000198 	.word	0x20000198

0800c3b0 <strcpy>:
 800c3b0:	4603      	mov	r3, r0
 800c3b2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c3b6:	f803 2b01 	strb.w	r2, [r3], #1
 800c3ba:	2a00      	cmp	r2, #0
 800c3bc:	d1f9      	bne.n	800c3b2 <strcpy+0x2>
 800c3be:	4770      	bx	lr

0800c3c0 <sulp>:
 800c3c0:	b570      	push	{r4, r5, r6, lr}
 800c3c2:	4604      	mov	r4, r0
 800c3c4:	460d      	mov	r5, r1
 800c3c6:	ec45 4b10 	vmov	d0, r4, r5
 800c3ca:	4616      	mov	r6, r2
 800c3cc:	f002 f92a 	bl	800e624 <__ulp>
 800c3d0:	ec51 0b10 	vmov	r0, r1, d0
 800c3d4:	b17e      	cbz	r6, 800c3f6 <sulp+0x36>
 800c3d6:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800c3da:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800c3de:	2b00      	cmp	r3, #0
 800c3e0:	dd09      	ble.n	800c3f6 <sulp+0x36>
 800c3e2:	051b      	lsls	r3, r3, #20
 800c3e4:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800c3e8:	2400      	movs	r4, #0
 800c3ea:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800c3ee:	4622      	mov	r2, r4
 800c3f0:	462b      	mov	r3, r5
 800c3f2:	f7f4 f919 	bl	8000628 <__aeabi_dmul>
 800c3f6:	bd70      	pop	{r4, r5, r6, pc}

0800c3f8 <_strtod_l>:
 800c3f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c3fc:	ed2d 8b02 	vpush	{d8}
 800c400:	b09d      	sub	sp, #116	; 0x74
 800c402:	461f      	mov	r7, r3
 800c404:	2300      	movs	r3, #0
 800c406:	9318      	str	r3, [sp, #96]	; 0x60
 800c408:	4ba2      	ldr	r3, [pc, #648]	; (800c694 <_strtod_l+0x29c>)
 800c40a:	9213      	str	r2, [sp, #76]	; 0x4c
 800c40c:	681b      	ldr	r3, [r3, #0]
 800c40e:	9305      	str	r3, [sp, #20]
 800c410:	4604      	mov	r4, r0
 800c412:	4618      	mov	r0, r3
 800c414:	4688      	mov	r8, r1
 800c416:	f7f3 feed 	bl	80001f4 <strlen>
 800c41a:	f04f 0a00 	mov.w	sl, #0
 800c41e:	4605      	mov	r5, r0
 800c420:	f04f 0b00 	mov.w	fp, #0
 800c424:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800c428:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c42a:	781a      	ldrb	r2, [r3, #0]
 800c42c:	2a2b      	cmp	r2, #43	; 0x2b
 800c42e:	d04e      	beq.n	800c4ce <_strtod_l+0xd6>
 800c430:	d83b      	bhi.n	800c4aa <_strtod_l+0xb2>
 800c432:	2a0d      	cmp	r2, #13
 800c434:	d834      	bhi.n	800c4a0 <_strtod_l+0xa8>
 800c436:	2a08      	cmp	r2, #8
 800c438:	d834      	bhi.n	800c4a4 <_strtod_l+0xac>
 800c43a:	2a00      	cmp	r2, #0
 800c43c:	d03e      	beq.n	800c4bc <_strtod_l+0xc4>
 800c43e:	2300      	movs	r3, #0
 800c440:	930a      	str	r3, [sp, #40]	; 0x28
 800c442:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800c444:	7833      	ldrb	r3, [r6, #0]
 800c446:	2b30      	cmp	r3, #48	; 0x30
 800c448:	f040 80b0 	bne.w	800c5ac <_strtod_l+0x1b4>
 800c44c:	7873      	ldrb	r3, [r6, #1]
 800c44e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800c452:	2b58      	cmp	r3, #88	; 0x58
 800c454:	d168      	bne.n	800c528 <_strtod_l+0x130>
 800c456:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c458:	9301      	str	r3, [sp, #4]
 800c45a:	ab18      	add	r3, sp, #96	; 0x60
 800c45c:	9702      	str	r7, [sp, #8]
 800c45e:	9300      	str	r3, [sp, #0]
 800c460:	4a8d      	ldr	r2, [pc, #564]	; (800c698 <_strtod_l+0x2a0>)
 800c462:	ab19      	add	r3, sp, #100	; 0x64
 800c464:	a917      	add	r1, sp, #92	; 0x5c
 800c466:	4620      	mov	r0, r4
 800c468:	f001 f9e8 	bl	800d83c <__gethex>
 800c46c:	f010 0707 	ands.w	r7, r0, #7
 800c470:	4605      	mov	r5, r0
 800c472:	d005      	beq.n	800c480 <_strtod_l+0x88>
 800c474:	2f06      	cmp	r7, #6
 800c476:	d12c      	bne.n	800c4d2 <_strtod_l+0xda>
 800c478:	3601      	adds	r6, #1
 800c47a:	2300      	movs	r3, #0
 800c47c:	9617      	str	r6, [sp, #92]	; 0x5c
 800c47e:	930a      	str	r3, [sp, #40]	; 0x28
 800c480:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800c482:	2b00      	cmp	r3, #0
 800c484:	f040 8590 	bne.w	800cfa8 <_strtod_l+0xbb0>
 800c488:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c48a:	b1eb      	cbz	r3, 800c4c8 <_strtod_l+0xd0>
 800c48c:	4652      	mov	r2, sl
 800c48e:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800c492:	ec43 2b10 	vmov	d0, r2, r3
 800c496:	b01d      	add	sp, #116	; 0x74
 800c498:	ecbd 8b02 	vpop	{d8}
 800c49c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c4a0:	2a20      	cmp	r2, #32
 800c4a2:	d1cc      	bne.n	800c43e <_strtod_l+0x46>
 800c4a4:	3301      	adds	r3, #1
 800c4a6:	9317      	str	r3, [sp, #92]	; 0x5c
 800c4a8:	e7be      	b.n	800c428 <_strtod_l+0x30>
 800c4aa:	2a2d      	cmp	r2, #45	; 0x2d
 800c4ac:	d1c7      	bne.n	800c43e <_strtod_l+0x46>
 800c4ae:	2201      	movs	r2, #1
 800c4b0:	920a      	str	r2, [sp, #40]	; 0x28
 800c4b2:	1c5a      	adds	r2, r3, #1
 800c4b4:	9217      	str	r2, [sp, #92]	; 0x5c
 800c4b6:	785b      	ldrb	r3, [r3, #1]
 800c4b8:	2b00      	cmp	r3, #0
 800c4ba:	d1c2      	bne.n	800c442 <_strtod_l+0x4a>
 800c4bc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800c4be:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800c4c2:	2b00      	cmp	r3, #0
 800c4c4:	f040 856e 	bne.w	800cfa4 <_strtod_l+0xbac>
 800c4c8:	4652      	mov	r2, sl
 800c4ca:	465b      	mov	r3, fp
 800c4cc:	e7e1      	b.n	800c492 <_strtod_l+0x9a>
 800c4ce:	2200      	movs	r2, #0
 800c4d0:	e7ee      	b.n	800c4b0 <_strtod_l+0xb8>
 800c4d2:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800c4d4:	b13a      	cbz	r2, 800c4e6 <_strtod_l+0xee>
 800c4d6:	2135      	movs	r1, #53	; 0x35
 800c4d8:	a81a      	add	r0, sp, #104	; 0x68
 800c4da:	f002 f9ae 	bl	800e83a <__copybits>
 800c4de:	9918      	ldr	r1, [sp, #96]	; 0x60
 800c4e0:	4620      	mov	r0, r4
 800c4e2:	f001 fd6d 	bl	800dfc0 <_Bfree>
 800c4e6:	3f01      	subs	r7, #1
 800c4e8:	2f04      	cmp	r7, #4
 800c4ea:	d806      	bhi.n	800c4fa <_strtod_l+0x102>
 800c4ec:	e8df f007 	tbb	[pc, r7]
 800c4f0:	1714030a 	.word	0x1714030a
 800c4f4:	0a          	.byte	0x0a
 800c4f5:	00          	.byte	0x00
 800c4f6:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 800c4fa:	0728      	lsls	r0, r5, #28
 800c4fc:	d5c0      	bpl.n	800c480 <_strtod_l+0x88>
 800c4fe:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800c502:	e7bd      	b.n	800c480 <_strtod_l+0x88>
 800c504:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 800c508:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800c50a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800c50e:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800c512:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800c516:	e7f0      	b.n	800c4fa <_strtod_l+0x102>
 800c518:	f8df b180 	ldr.w	fp, [pc, #384]	; 800c69c <_strtod_l+0x2a4>
 800c51c:	e7ed      	b.n	800c4fa <_strtod_l+0x102>
 800c51e:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800c522:	f04f 3aff 	mov.w	sl, #4294967295
 800c526:	e7e8      	b.n	800c4fa <_strtod_l+0x102>
 800c528:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c52a:	1c5a      	adds	r2, r3, #1
 800c52c:	9217      	str	r2, [sp, #92]	; 0x5c
 800c52e:	785b      	ldrb	r3, [r3, #1]
 800c530:	2b30      	cmp	r3, #48	; 0x30
 800c532:	d0f9      	beq.n	800c528 <_strtod_l+0x130>
 800c534:	2b00      	cmp	r3, #0
 800c536:	d0a3      	beq.n	800c480 <_strtod_l+0x88>
 800c538:	2301      	movs	r3, #1
 800c53a:	f04f 0900 	mov.w	r9, #0
 800c53e:	9304      	str	r3, [sp, #16]
 800c540:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c542:	9308      	str	r3, [sp, #32]
 800c544:	f8cd 901c 	str.w	r9, [sp, #28]
 800c548:	464f      	mov	r7, r9
 800c54a:	220a      	movs	r2, #10
 800c54c:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800c54e:	7806      	ldrb	r6, [r0, #0]
 800c550:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800c554:	b2d9      	uxtb	r1, r3
 800c556:	2909      	cmp	r1, #9
 800c558:	d92a      	bls.n	800c5b0 <_strtod_l+0x1b8>
 800c55a:	9905      	ldr	r1, [sp, #20]
 800c55c:	462a      	mov	r2, r5
 800c55e:	f002 fdf8 	bl	800f152 <strncmp>
 800c562:	b398      	cbz	r0, 800c5cc <_strtod_l+0x1d4>
 800c564:	2000      	movs	r0, #0
 800c566:	4632      	mov	r2, r6
 800c568:	463d      	mov	r5, r7
 800c56a:	9005      	str	r0, [sp, #20]
 800c56c:	4603      	mov	r3, r0
 800c56e:	2a65      	cmp	r2, #101	; 0x65
 800c570:	d001      	beq.n	800c576 <_strtod_l+0x17e>
 800c572:	2a45      	cmp	r2, #69	; 0x45
 800c574:	d118      	bne.n	800c5a8 <_strtod_l+0x1b0>
 800c576:	b91d      	cbnz	r5, 800c580 <_strtod_l+0x188>
 800c578:	9a04      	ldr	r2, [sp, #16]
 800c57a:	4302      	orrs	r2, r0
 800c57c:	d09e      	beq.n	800c4bc <_strtod_l+0xc4>
 800c57e:	2500      	movs	r5, #0
 800c580:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 800c584:	f108 0201 	add.w	r2, r8, #1
 800c588:	9217      	str	r2, [sp, #92]	; 0x5c
 800c58a:	f898 2001 	ldrb.w	r2, [r8, #1]
 800c58e:	2a2b      	cmp	r2, #43	; 0x2b
 800c590:	d075      	beq.n	800c67e <_strtod_l+0x286>
 800c592:	2a2d      	cmp	r2, #45	; 0x2d
 800c594:	d07b      	beq.n	800c68e <_strtod_l+0x296>
 800c596:	f04f 0c00 	mov.w	ip, #0
 800c59a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800c59e:	2909      	cmp	r1, #9
 800c5a0:	f240 8082 	bls.w	800c6a8 <_strtod_l+0x2b0>
 800c5a4:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800c5a8:	2600      	movs	r6, #0
 800c5aa:	e09d      	b.n	800c6e8 <_strtod_l+0x2f0>
 800c5ac:	2300      	movs	r3, #0
 800c5ae:	e7c4      	b.n	800c53a <_strtod_l+0x142>
 800c5b0:	2f08      	cmp	r7, #8
 800c5b2:	bfd8      	it	le
 800c5b4:	9907      	ldrle	r1, [sp, #28]
 800c5b6:	f100 0001 	add.w	r0, r0, #1
 800c5ba:	bfda      	itte	le
 800c5bc:	fb02 3301 	mlale	r3, r2, r1, r3
 800c5c0:	9307      	strle	r3, [sp, #28]
 800c5c2:	fb02 3909 	mlagt	r9, r2, r9, r3
 800c5c6:	3701      	adds	r7, #1
 800c5c8:	9017      	str	r0, [sp, #92]	; 0x5c
 800c5ca:	e7bf      	b.n	800c54c <_strtod_l+0x154>
 800c5cc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c5ce:	195a      	adds	r2, r3, r5
 800c5d0:	9217      	str	r2, [sp, #92]	; 0x5c
 800c5d2:	5d5a      	ldrb	r2, [r3, r5]
 800c5d4:	2f00      	cmp	r7, #0
 800c5d6:	d037      	beq.n	800c648 <_strtod_l+0x250>
 800c5d8:	9005      	str	r0, [sp, #20]
 800c5da:	463d      	mov	r5, r7
 800c5dc:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800c5e0:	2b09      	cmp	r3, #9
 800c5e2:	d912      	bls.n	800c60a <_strtod_l+0x212>
 800c5e4:	2301      	movs	r3, #1
 800c5e6:	e7c2      	b.n	800c56e <_strtod_l+0x176>
 800c5e8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c5ea:	1c5a      	adds	r2, r3, #1
 800c5ec:	9217      	str	r2, [sp, #92]	; 0x5c
 800c5ee:	785a      	ldrb	r2, [r3, #1]
 800c5f0:	3001      	adds	r0, #1
 800c5f2:	2a30      	cmp	r2, #48	; 0x30
 800c5f4:	d0f8      	beq.n	800c5e8 <_strtod_l+0x1f0>
 800c5f6:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800c5fa:	2b08      	cmp	r3, #8
 800c5fc:	f200 84d9 	bhi.w	800cfb2 <_strtod_l+0xbba>
 800c600:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c602:	9005      	str	r0, [sp, #20]
 800c604:	2000      	movs	r0, #0
 800c606:	9308      	str	r3, [sp, #32]
 800c608:	4605      	mov	r5, r0
 800c60a:	3a30      	subs	r2, #48	; 0x30
 800c60c:	f100 0301 	add.w	r3, r0, #1
 800c610:	d014      	beq.n	800c63c <_strtod_l+0x244>
 800c612:	9905      	ldr	r1, [sp, #20]
 800c614:	4419      	add	r1, r3
 800c616:	9105      	str	r1, [sp, #20]
 800c618:	462b      	mov	r3, r5
 800c61a:	eb00 0e05 	add.w	lr, r0, r5
 800c61e:	210a      	movs	r1, #10
 800c620:	4573      	cmp	r3, lr
 800c622:	d113      	bne.n	800c64c <_strtod_l+0x254>
 800c624:	182b      	adds	r3, r5, r0
 800c626:	2b08      	cmp	r3, #8
 800c628:	f105 0501 	add.w	r5, r5, #1
 800c62c:	4405      	add	r5, r0
 800c62e:	dc1c      	bgt.n	800c66a <_strtod_l+0x272>
 800c630:	9907      	ldr	r1, [sp, #28]
 800c632:	230a      	movs	r3, #10
 800c634:	fb03 2301 	mla	r3, r3, r1, r2
 800c638:	9307      	str	r3, [sp, #28]
 800c63a:	2300      	movs	r3, #0
 800c63c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800c63e:	1c51      	adds	r1, r2, #1
 800c640:	9117      	str	r1, [sp, #92]	; 0x5c
 800c642:	7852      	ldrb	r2, [r2, #1]
 800c644:	4618      	mov	r0, r3
 800c646:	e7c9      	b.n	800c5dc <_strtod_l+0x1e4>
 800c648:	4638      	mov	r0, r7
 800c64a:	e7d2      	b.n	800c5f2 <_strtod_l+0x1fa>
 800c64c:	2b08      	cmp	r3, #8
 800c64e:	dc04      	bgt.n	800c65a <_strtod_l+0x262>
 800c650:	9e07      	ldr	r6, [sp, #28]
 800c652:	434e      	muls	r6, r1
 800c654:	9607      	str	r6, [sp, #28]
 800c656:	3301      	adds	r3, #1
 800c658:	e7e2      	b.n	800c620 <_strtod_l+0x228>
 800c65a:	f103 0c01 	add.w	ip, r3, #1
 800c65e:	f1bc 0f10 	cmp.w	ip, #16
 800c662:	bfd8      	it	le
 800c664:	fb01 f909 	mulle.w	r9, r1, r9
 800c668:	e7f5      	b.n	800c656 <_strtod_l+0x25e>
 800c66a:	2d10      	cmp	r5, #16
 800c66c:	bfdc      	itt	le
 800c66e:	230a      	movle	r3, #10
 800c670:	fb03 2909 	mlale	r9, r3, r9, r2
 800c674:	e7e1      	b.n	800c63a <_strtod_l+0x242>
 800c676:	2300      	movs	r3, #0
 800c678:	9305      	str	r3, [sp, #20]
 800c67a:	2301      	movs	r3, #1
 800c67c:	e77c      	b.n	800c578 <_strtod_l+0x180>
 800c67e:	f04f 0c00 	mov.w	ip, #0
 800c682:	f108 0202 	add.w	r2, r8, #2
 800c686:	9217      	str	r2, [sp, #92]	; 0x5c
 800c688:	f898 2002 	ldrb.w	r2, [r8, #2]
 800c68c:	e785      	b.n	800c59a <_strtod_l+0x1a2>
 800c68e:	f04f 0c01 	mov.w	ip, #1
 800c692:	e7f6      	b.n	800c682 <_strtod_l+0x28a>
 800c694:	0800fbbc 	.word	0x0800fbbc
 800c698:	0800f990 	.word	0x0800f990
 800c69c:	7ff00000 	.word	0x7ff00000
 800c6a0:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800c6a2:	1c51      	adds	r1, r2, #1
 800c6a4:	9117      	str	r1, [sp, #92]	; 0x5c
 800c6a6:	7852      	ldrb	r2, [r2, #1]
 800c6a8:	2a30      	cmp	r2, #48	; 0x30
 800c6aa:	d0f9      	beq.n	800c6a0 <_strtod_l+0x2a8>
 800c6ac:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800c6b0:	2908      	cmp	r1, #8
 800c6b2:	f63f af79 	bhi.w	800c5a8 <_strtod_l+0x1b0>
 800c6b6:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800c6ba:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800c6bc:	9206      	str	r2, [sp, #24]
 800c6be:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800c6c0:	1c51      	adds	r1, r2, #1
 800c6c2:	9117      	str	r1, [sp, #92]	; 0x5c
 800c6c4:	7852      	ldrb	r2, [r2, #1]
 800c6c6:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 800c6ca:	2e09      	cmp	r6, #9
 800c6cc:	d937      	bls.n	800c73e <_strtod_l+0x346>
 800c6ce:	9e06      	ldr	r6, [sp, #24]
 800c6d0:	1b89      	subs	r1, r1, r6
 800c6d2:	2908      	cmp	r1, #8
 800c6d4:	f644 661f 	movw	r6, #19999	; 0x4e1f
 800c6d8:	dc02      	bgt.n	800c6e0 <_strtod_l+0x2e8>
 800c6da:	4576      	cmp	r6, lr
 800c6dc:	bfa8      	it	ge
 800c6de:	4676      	movge	r6, lr
 800c6e0:	f1bc 0f00 	cmp.w	ip, #0
 800c6e4:	d000      	beq.n	800c6e8 <_strtod_l+0x2f0>
 800c6e6:	4276      	negs	r6, r6
 800c6e8:	2d00      	cmp	r5, #0
 800c6ea:	d14d      	bne.n	800c788 <_strtod_l+0x390>
 800c6ec:	9904      	ldr	r1, [sp, #16]
 800c6ee:	4301      	orrs	r1, r0
 800c6f0:	f47f aec6 	bne.w	800c480 <_strtod_l+0x88>
 800c6f4:	2b00      	cmp	r3, #0
 800c6f6:	f47f aee1 	bne.w	800c4bc <_strtod_l+0xc4>
 800c6fa:	2a69      	cmp	r2, #105	; 0x69
 800c6fc:	d027      	beq.n	800c74e <_strtod_l+0x356>
 800c6fe:	dc24      	bgt.n	800c74a <_strtod_l+0x352>
 800c700:	2a49      	cmp	r2, #73	; 0x49
 800c702:	d024      	beq.n	800c74e <_strtod_l+0x356>
 800c704:	2a4e      	cmp	r2, #78	; 0x4e
 800c706:	f47f aed9 	bne.w	800c4bc <_strtod_l+0xc4>
 800c70a:	499f      	ldr	r1, [pc, #636]	; (800c988 <_strtod_l+0x590>)
 800c70c:	a817      	add	r0, sp, #92	; 0x5c
 800c70e:	f001 faed 	bl	800dcec <__match>
 800c712:	2800      	cmp	r0, #0
 800c714:	f43f aed2 	beq.w	800c4bc <_strtod_l+0xc4>
 800c718:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c71a:	781b      	ldrb	r3, [r3, #0]
 800c71c:	2b28      	cmp	r3, #40	; 0x28
 800c71e:	d12d      	bne.n	800c77c <_strtod_l+0x384>
 800c720:	499a      	ldr	r1, [pc, #616]	; (800c98c <_strtod_l+0x594>)
 800c722:	aa1a      	add	r2, sp, #104	; 0x68
 800c724:	a817      	add	r0, sp, #92	; 0x5c
 800c726:	f001 faf5 	bl	800dd14 <__hexnan>
 800c72a:	2805      	cmp	r0, #5
 800c72c:	d126      	bne.n	800c77c <_strtod_l+0x384>
 800c72e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800c730:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 800c734:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800c738:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800c73c:	e6a0      	b.n	800c480 <_strtod_l+0x88>
 800c73e:	210a      	movs	r1, #10
 800c740:	fb01 2e0e 	mla	lr, r1, lr, r2
 800c744:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800c748:	e7b9      	b.n	800c6be <_strtod_l+0x2c6>
 800c74a:	2a6e      	cmp	r2, #110	; 0x6e
 800c74c:	e7db      	b.n	800c706 <_strtod_l+0x30e>
 800c74e:	4990      	ldr	r1, [pc, #576]	; (800c990 <_strtod_l+0x598>)
 800c750:	a817      	add	r0, sp, #92	; 0x5c
 800c752:	f001 facb 	bl	800dcec <__match>
 800c756:	2800      	cmp	r0, #0
 800c758:	f43f aeb0 	beq.w	800c4bc <_strtod_l+0xc4>
 800c75c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c75e:	498d      	ldr	r1, [pc, #564]	; (800c994 <_strtod_l+0x59c>)
 800c760:	3b01      	subs	r3, #1
 800c762:	a817      	add	r0, sp, #92	; 0x5c
 800c764:	9317      	str	r3, [sp, #92]	; 0x5c
 800c766:	f001 fac1 	bl	800dcec <__match>
 800c76a:	b910      	cbnz	r0, 800c772 <_strtod_l+0x37a>
 800c76c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c76e:	3301      	adds	r3, #1
 800c770:	9317      	str	r3, [sp, #92]	; 0x5c
 800c772:	f8df b230 	ldr.w	fp, [pc, #560]	; 800c9a4 <_strtod_l+0x5ac>
 800c776:	f04f 0a00 	mov.w	sl, #0
 800c77a:	e681      	b.n	800c480 <_strtod_l+0x88>
 800c77c:	4886      	ldr	r0, [pc, #536]	; (800c998 <_strtod_l+0x5a0>)
 800c77e:	f002 fc87 	bl	800f090 <nan>
 800c782:	ec5b ab10 	vmov	sl, fp, d0
 800c786:	e67b      	b.n	800c480 <_strtod_l+0x88>
 800c788:	9b05      	ldr	r3, [sp, #20]
 800c78a:	9807      	ldr	r0, [sp, #28]
 800c78c:	1af3      	subs	r3, r6, r3
 800c78e:	2f00      	cmp	r7, #0
 800c790:	bf08      	it	eq
 800c792:	462f      	moveq	r7, r5
 800c794:	2d10      	cmp	r5, #16
 800c796:	9306      	str	r3, [sp, #24]
 800c798:	46a8      	mov	r8, r5
 800c79a:	bfa8      	it	ge
 800c79c:	f04f 0810 	movge.w	r8, #16
 800c7a0:	f7f3 fec8 	bl	8000534 <__aeabi_ui2d>
 800c7a4:	2d09      	cmp	r5, #9
 800c7a6:	4682      	mov	sl, r0
 800c7a8:	468b      	mov	fp, r1
 800c7aa:	dd13      	ble.n	800c7d4 <_strtod_l+0x3dc>
 800c7ac:	4b7b      	ldr	r3, [pc, #492]	; (800c99c <_strtod_l+0x5a4>)
 800c7ae:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800c7b2:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800c7b6:	f7f3 ff37 	bl	8000628 <__aeabi_dmul>
 800c7ba:	4682      	mov	sl, r0
 800c7bc:	4648      	mov	r0, r9
 800c7be:	468b      	mov	fp, r1
 800c7c0:	f7f3 feb8 	bl	8000534 <__aeabi_ui2d>
 800c7c4:	4602      	mov	r2, r0
 800c7c6:	460b      	mov	r3, r1
 800c7c8:	4650      	mov	r0, sl
 800c7ca:	4659      	mov	r1, fp
 800c7cc:	f7f3 fd76 	bl	80002bc <__adddf3>
 800c7d0:	4682      	mov	sl, r0
 800c7d2:	468b      	mov	fp, r1
 800c7d4:	2d0f      	cmp	r5, #15
 800c7d6:	dc38      	bgt.n	800c84a <_strtod_l+0x452>
 800c7d8:	9b06      	ldr	r3, [sp, #24]
 800c7da:	2b00      	cmp	r3, #0
 800c7dc:	f43f ae50 	beq.w	800c480 <_strtod_l+0x88>
 800c7e0:	dd24      	ble.n	800c82c <_strtod_l+0x434>
 800c7e2:	2b16      	cmp	r3, #22
 800c7e4:	dc0b      	bgt.n	800c7fe <_strtod_l+0x406>
 800c7e6:	496d      	ldr	r1, [pc, #436]	; (800c99c <_strtod_l+0x5a4>)
 800c7e8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800c7ec:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c7f0:	4652      	mov	r2, sl
 800c7f2:	465b      	mov	r3, fp
 800c7f4:	f7f3 ff18 	bl	8000628 <__aeabi_dmul>
 800c7f8:	4682      	mov	sl, r0
 800c7fa:	468b      	mov	fp, r1
 800c7fc:	e640      	b.n	800c480 <_strtod_l+0x88>
 800c7fe:	9a06      	ldr	r2, [sp, #24]
 800c800:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800c804:	4293      	cmp	r3, r2
 800c806:	db20      	blt.n	800c84a <_strtod_l+0x452>
 800c808:	4c64      	ldr	r4, [pc, #400]	; (800c99c <_strtod_l+0x5a4>)
 800c80a:	f1c5 050f 	rsb	r5, r5, #15
 800c80e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800c812:	4652      	mov	r2, sl
 800c814:	465b      	mov	r3, fp
 800c816:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c81a:	f7f3 ff05 	bl	8000628 <__aeabi_dmul>
 800c81e:	9b06      	ldr	r3, [sp, #24]
 800c820:	1b5d      	subs	r5, r3, r5
 800c822:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800c826:	e9d4 2300 	ldrd	r2, r3, [r4]
 800c82a:	e7e3      	b.n	800c7f4 <_strtod_l+0x3fc>
 800c82c:	9b06      	ldr	r3, [sp, #24]
 800c82e:	3316      	adds	r3, #22
 800c830:	db0b      	blt.n	800c84a <_strtod_l+0x452>
 800c832:	9b05      	ldr	r3, [sp, #20]
 800c834:	1b9e      	subs	r6, r3, r6
 800c836:	4b59      	ldr	r3, [pc, #356]	; (800c99c <_strtod_l+0x5a4>)
 800c838:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 800c83c:	e9d6 2300 	ldrd	r2, r3, [r6]
 800c840:	4650      	mov	r0, sl
 800c842:	4659      	mov	r1, fp
 800c844:	f7f4 f81a 	bl	800087c <__aeabi_ddiv>
 800c848:	e7d6      	b.n	800c7f8 <_strtod_l+0x400>
 800c84a:	9b06      	ldr	r3, [sp, #24]
 800c84c:	eba5 0808 	sub.w	r8, r5, r8
 800c850:	4498      	add	r8, r3
 800c852:	f1b8 0f00 	cmp.w	r8, #0
 800c856:	dd74      	ble.n	800c942 <_strtod_l+0x54a>
 800c858:	f018 030f 	ands.w	r3, r8, #15
 800c85c:	d00a      	beq.n	800c874 <_strtod_l+0x47c>
 800c85e:	494f      	ldr	r1, [pc, #316]	; (800c99c <_strtod_l+0x5a4>)
 800c860:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800c864:	4652      	mov	r2, sl
 800c866:	465b      	mov	r3, fp
 800c868:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c86c:	f7f3 fedc 	bl	8000628 <__aeabi_dmul>
 800c870:	4682      	mov	sl, r0
 800c872:	468b      	mov	fp, r1
 800c874:	f038 080f 	bics.w	r8, r8, #15
 800c878:	d04f      	beq.n	800c91a <_strtod_l+0x522>
 800c87a:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800c87e:	dd22      	ble.n	800c8c6 <_strtod_l+0x4ce>
 800c880:	2500      	movs	r5, #0
 800c882:	462e      	mov	r6, r5
 800c884:	9507      	str	r5, [sp, #28]
 800c886:	9505      	str	r5, [sp, #20]
 800c888:	2322      	movs	r3, #34	; 0x22
 800c88a:	f8df b118 	ldr.w	fp, [pc, #280]	; 800c9a4 <_strtod_l+0x5ac>
 800c88e:	6023      	str	r3, [r4, #0]
 800c890:	f04f 0a00 	mov.w	sl, #0
 800c894:	9b07      	ldr	r3, [sp, #28]
 800c896:	2b00      	cmp	r3, #0
 800c898:	f43f adf2 	beq.w	800c480 <_strtod_l+0x88>
 800c89c:	9918      	ldr	r1, [sp, #96]	; 0x60
 800c89e:	4620      	mov	r0, r4
 800c8a0:	f001 fb8e 	bl	800dfc0 <_Bfree>
 800c8a4:	9905      	ldr	r1, [sp, #20]
 800c8a6:	4620      	mov	r0, r4
 800c8a8:	f001 fb8a 	bl	800dfc0 <_Bfree>
 800c8ac:	4631      	mov	r1, r6
 800c8ae:	4620      	mov	r0, r4
 800c8b0:	f001 fb86 	bl	800dfc0 <_Bfree>
 800c8b4:	9907      	ldr	r1, [sp, #28]
 800c8b6:	4620      	mov	r0, r4
 800c8b8:	f001 fb82 	bl	800dfc0 <_Bfree>
 800c8bc:	4629      	mov	r1, r5
 800c8be:	4620      	mov	r0, r4
 800c8c0:	f001 fb7e 	bl	800dfc0 <_Bfree>
 800c8c4:	e5dc      	b.n	800c480 <_strtod_l+0x88>
 800c8c6:	4b36      	ldr	r3, [pc, #216]	; (800c9a0 <_strtod_l+0x5a8>)
 800c8c8:	9304      	str	r3, [sp, #16]
 800c8ca:	2300      	movs	r3, #0
 800c8cc:	ea4f 1828 	mov.w	r8, r8, asr #4
 800c8d0:	4650      	mov	r0, sl
 800c8d2:	4659      	mov	r1, fp
 800c8d4:	4699      	mov	r9, r3
 800c8d6:	f1b8 0f01 	cmp.w	r8, #1
 800c8da:	dc21      	bgt.n	800c920 <_strtod_l+0x528>
 800c8dc:	b10b      	cbz	r3, 800c8e2 <_strtod_l+0x4ea>
 800c8de:	4682      	mov	sl, r0
 800c8e0:	468b      	mov	fp, r1
 800c8e2:	4b2f      	ldr	r3, [pc, #188]	; (800c9a0 <_strtod_l+0x5a8>)
 800c8e4:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800c8e8:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800c8ec:	4652      	mov	r2, sl
 800c8ee:	465b      	mov	r3, fp
 800c8f0:	e9d9 0100 	ldrd	r0, r1, [r9]
 800c8f4:	f7f3 fe98 	bl	8000628 <__aeabi_dmul>
 800c8f8:	4b2a      	ldr	r3, [pc, #168]	; (800c9a4 <_strtod_l+0x5ac>)
 800c8fa:	460a      	mov	r2, r1
 800c8fc:	400b      	ands	r3, r1
 800c8fe:	492a      	ldr	r1, [pc, #168]	; (800c9a8 <_strtod_l+0x5b0>)
 800c900:	428b      	cmp	r3, r1
 800c902:	4682      	mov	sl, r0
 800c904:	d8bc      	bhi.n	800c880 <_strtod_l+0x488>
 800c906:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800c90a:	428b      	cmp	r3, r1
 800c90c:	bf86      	itte	hi
 800c90e:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 800c9ac <_strtod_l+0x5b4>
 800c912:	f04f 3aff 	movhi.w	sl, #4294967295
 800c916:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800c91a:	2300      	movs	r3, #0
 800c91c:	9304      	str	r3, [sp, #16]
 800c91e:	e084      	b.n	800ca2a <_strtod_l+0x632>
 800c920:	f018 0f01 	tst.w	r8, #1
 800c924:	d005      	beq.n	800c932 <_strtod_l+0x53a>
 800c926:	9b04      	ldr	r3, [sp, #16]
 800c928:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c92c:	f7f3 fe7c 	bl	8000628 <__aeabi_dmul>
 800c930:	2301      	movs	r3, #1
 800c932:	9a04      	ldr	r2, [sp, #16]
 800c934:	3208      	adds	r2, #8
 800c936:	f109 0901 	add.w	r9, r9, #1
 800c93a:	ea4f 0868 	mov.w	r8, r8, asr #1
 800c93e:	9204      	str	r2, [sp, #16]
 800c940:	e7c9      	b.n	800c8d6 <_strtod_l+0x4de>
 800c942:	d0ea      	beq.n	800c91a <_strtod_l+0x522>
 800c944:	f1c8 0800 	rsb	r8, r8, #0
 800c948:	f018 020f 	ands.w	r2, r8, #15
 800c94c:	d00a      	beq.n	800c964 <_strtod_l+0x56c>
 800c94e:	4b13      	ldr	r3, [pc, #76]	; (800c99c <_strtod_l+0x5a4>)
 800c950:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c954:	4650      	mov	r0, sl
 800c956:	4659      	mov	r1, fp
 800c958:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c95c:	f7f3 ff8e 	bl	800087c <__aeabi_ddiv>
 800c960:	4682      	mov	sl, r0
 800c962:	468b      	mov	fp, r1
 800c964:	ea5f 1828 	movs.w	r8, r8, asr #4
 800c968:	d0d7      	beq.n	800c91a <_strtod_l+0x522>
 800c96a:	f1b8 0f1f 	cmp.w	r8, #31
 800c96e:	dd1f      	ble.n	800c9b0 <_strtod_l+0x5b8>
 800c970:	2500      	movs	r5, #0
 800c972:	462e      	mov	r6, r5
 800c974:	9507      	str	r5, [sp, #28]
 800c976:	9505      	str	r5, [sp, #20]
 800c978:	2322      	movs	r3, #34	; 0x22
 800c97a:	f04f 0a00 	mov.w	sl, #0
 800c97e:	f04f 0b00 	mov.w	fp, #0
 800c982:	6023      	str	r3, [r4, #0]
 800c984:	e786      	b.n	800c894 <_strtod_l+0x49c>
 800c986:	bf00      	nop
 800c988:	0800f98d 	.word	0x0800f98d
 800c98c:	0800f9a4 	.word	0x0800f9a4
 800c990:	0800f984 	.word	0x0800f984
 800c994:	0800f987 	.word	0x0800f987
 800c998:	0800fdb2 	.word	0x0800fdb2
 800c99c:	0800fc70 	.word	0x0800fc70
 800c9a0:	0800fc48 	.word	0x0800fc48
 800c9a4:	7ff00000 	.word	0x7ff00000
 800c9a8:	7ca00000 	.word	0x7ca00000
 800c9ac:	7fefffff 	.word	0x7fefffff
 800c9b0:	f018 0310 	ands.w	r3, r8, #16
 800c9b4:	bf18      	it	ne
 800c9b6:	236a      	movne	r3, #106	; 0x6a
 800c9b8:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 800cd68 <_strtod_l+0x970>
 800c9bc:	9304      	str	r3, [sp, #16]
 800c9be:	4650      	mov	r0, sl
 800c9c0:	4659      	mov	r1, fp
 800c9c2:	2300      	movs	r3, #0
 800c9c4:	f018 0f01 	tst.w	r8, #1
 800c9c8:	d004      	beq.n	800c9d4 <_strtod_l+0x5dc>
 800c9ca:	e9d9 2300 	ldrd	r2, r3, [r9]
 800c9ce:	f7f3 fe2b 	bl	8000628 <__aeabi_dmul>
 800c9d2:	2301      	movs	r3, #1
 800c9d4:	ea5f 0868 	movs.w	r8, r8, asr #1
 800c9d8:	f109 0908 	add.w	r9, r9, #8
 800c9dc:	d1f2      	bne.n	800c9c4 <_strtod_l+0x5cc>
 800c9de:	b10b      	cbz	r3, 800c9e4 <_strtod_l+0x5ec>
 800c9e0:	4682      	mov	sl, r0
 800c9e2:	468b      	mov	fp, r1
 800c9e4:	9b04      	ldr	r3, [sp, #16]
 800c9e6:	b1c3      	cbz	r3, 800ca1a <_strtod_l+0x622>
 800c9e8:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800c9ec:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800c9f0:	2b00      	cmp	r3, #0
 800c9f2:	4659      	mov	r1, fp
 800c9f4:	dd11      	ble.n	800ca1a <_strtod_l+0x622>
 800c9f6:	2b1f      	cmp	r3, #31
 800c9f8:	f340 8124 	ble.w	800cc44 <_strtod_l+0x84c>
 800c9fc:	2b34      	cmp	r3, #52	; 0x34
 800c9fe:	bfde      	ittt	le
 800ca00:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800ca04:	f04f 33ff 	movle.w	r3, #4294967295
 800ca08:	fa03 f202 	lslle.w	r2, r3, r2
 800ca0c:	f04f 0a00 	mov.w	sl, #0
 800ca10:	bfcc      	ite	gt
 800ca12:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800ca16:	ea02 0b01 	andle.w	fp, r2, r1
 800ca1a:	2200      	movs	r2, #0
 800ca1c:	2300      	movs	r3, #0
 800ca1e:	4650      	mov	r0, sl
 800ca20:	4659      	mov	r1, fp
 800ca22:	f7f4 f869 	bl	8000af8 <__aeabi_dcmpeq>
 800ca26:	2800      	cmp	r0, #0
 800ca28:	d1a2      	bne.n	800c970 <_strtod_l+0x578>
 800ca2a:	9b07      	ldr	r3, [sp, #28]
 800ca2c:	9300      	str	r3, [sp, #0]
 800ca2e:	9908      	ldr	r1, [sp, #32]
 800ca30:	462b      	mov	r3, r5
 800ca32:	463a      	mov	r2, r7
 800ca34:	4620      	mov	r0, r4
 800ca36:	f001 fb2b 	bl	800e090 <__s2b>
 800ca3a:	9007      	str	r0, [sp, #28]
 800ca3c:	2800      	cmp	r0, #0
 800ca3e:	f43f af1f 	beq.w	800c880 <_strtod_l+0x488>
 800ca42:	9b05      	ldr	r3, [sp, #20]
 800ca44:	1b9e      	subs	r6, r3, r6
 800ca46:	9b06      	ldr	r3, [sp, #24]
 800ca48:	2b00      	cmp	r3, #0
 800ca4a:	bfb4      	ite	lt
 800ca4c:	4633      	movlt	r3, r6
 800ca4e:	2300      	movge	r3, #0
 800ca50:	930c      	str	r3, [sp, #48]	; 0x30
 800ca52:	9b06      	ldr	r3, [sp, #24]
 800ca54:	2500      	movs	r5, #0
 800ca56:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800ca5a:	9312      	str	r3, [sp, #72]	; 0x48
 800ca5c:	462e      	mov	r6, r5
 800ca5e:	9b07      	ldr	r3, [sp, #28]
 800ca60:	4620      	mov	r0, r4
 800ca62:	6859      	ldr	r1, [r3, #4]
 800ca64:	f001 fa6c 	bl	800df40 <_Balloc>
 800ca68:	9005      	str	r0, [sp, #20]
 800ca6a:	2800      	cmp	r0, #0
 800ca6c:	f43f af0c 	beq.w	800c888 <_strtod_l+0x490>
 800ca70:	9b07      	ldr	r3, [sp, #28]
 800ca72:	691a      	ldr	r2, [r3, #16]
 800ca74:	3202      	adds	r2, #2
 800ca76:	f103 010c 	add.w	r1, r3, #12
 800ca7a:	0092      	lsls	r2, r2, #2
 800ca7c:	300c      	adds	r0, #12
 800ca7e:	f7ff fc0b 	bl	800c298 <memcpy>
 800ca82:	ec4b ab10 	vmov	d0, sl, fp
 800ca86:	aa1a      	add	r2, sp, #104	; 0x68
 800ca88:	a919      	add	r1, sp, #100	; 0x64
 800ca8a:	4620      	mov	r0, r4
 800ca8c:	f001 fe46 	bl	800e71c <__d2b>
 800ca90:	ec4b ab18 	vmov	d8, sl, fp
 800ca94:	9018      	str	r0, [sp, #96]	; 0x60
 800ca96:	2800      	cmp	r0, #0
 800ca98:	f43f aef6 	beq.w	800c888 <_strtod_l+0x490>
 800ca9c:	2101      	movs	r1, #1
 800ca9e:	4620      	mov	r0, r4
 800caa0:	f001 fb90 	bl	800e1c4 <__i2b>
 800caa4:	4606      	mov	r6, r0
 800caa6:	2800      	cmp	r0, #0
 800caa8:	f43f aeee 	beq.w	800c888 <_strtod_l+0x490>
 800caac:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800caae:	9904      	ldr	r1, [sp, #16]
 800cab0:	2b00      	cmp	r3, #0
 800cab2:	bfab      	itete	ge
 800cab4:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 800cab6:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 800cab8:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 800caba:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 800cabe:	bfac      	ite	ge
 800cac0:	eb03 0902 	addge.w	r9, r3, r2
 800cac4:	1ad7      	sublt	r7, r2, r3
 800cac6:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800cac8:	eba3 0801 	sub.w	r8, r3, r1
 800cacc:	4490      	add	r8, r2
 800cace:	4ba1      	ldr	r3, [pc, #644]	; (800cd54 <_strtod_l+0x95c>)
 800cad0:	f108 38ff 	add.w	r8, r8, #4294967295
 800cad4:	4598      	cmp	r8, r3
 800cad6:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800cada:	f280 80c7 	bge.w	800cc6c <_strtod_l+0x874>
 800cade:	eba3 0308 	sub.w	r3, r3, r8
 800cae2:	2b1f      	cmp	r3, #31
 800cae4:	eba2 0203 	sub.w	r2, r2, r3
 800cae8:	f04f 0101 	mov.w	r1, #1
 800caec:	f300 80b1 	bgt.w	800cc52 <_strtod_l+0x85a>
 800caf0:	fa01 f303 	lsl.w	r3, r1, r3
 800caf4:	930d      	str	r3, [sp, #52]	; 0x34
 800caf6:	2300      	movs	r3, #0
 800caf8:	9308      	str	r3, [sp, #32]
 800cafa:	eb09 0802 	add.w	r8, r9, r2
 800cafe:	9b04      	ldr	r3, [sp, #16]
 800cb00:	45c1      	cmp	r9, r8
 800cb02:	4417      	add	r7, r2
 800cb04:	441f      	add	r7, r3
 800cb06:	464b      	mov	r3, r9
 800cb08:	bfa8      	it	ge
 800cb0a:	4643      	movge	r3, r8
 800cb0c:	42bb      	cmp	r3, r7
 800cb0e:	bfa8      	it	ge
 800cb10:	463b      	movge	r3, r7
 800cb12:	2b00      	cmp	r3, #0
 800cb14:	bfc2      	ittt	gt
 800cb16:	eba8 0803 	subgt.w	r8, r8, r3
 800cb1a:	1aff      	subgt	r7, r7, r3
 800cb1c:	eba9 0903 	subgt.w	r9, r9, r3
 800cb20:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800cb22:	2b00      	cmp	r3, #0
 800cb24:	dd17      	ble.n	800cb56 <_strtod_l+0x75e>
 800cb26:	4631      	mov	r1, r6
 800cb28:	461a      	mov	r2, r3
 800cb2a:	4620      	mov	r0, r4
 800cb2c:	f001 fc0a 	bl	800e344 <__pow5mult>
 800cb30:	4606      	mov	r6, r0
 800cb32:	2800      	cmp	r0, #0
 800cb34:	f43f aea8 	beq.w	800c888 <_strtod_l+0x490>
 800cb38:	4601      	mov	r1, r0
 800cb3a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800cb3c:	4620      	mov	r0, r4
 800cb3e:	f001 fb57 	bl	800e1f0 <__multiply>
 800cb42:	900b      	str	r0, [sp, #44]	; 0x2c
 800cb44:	2800      	cmp	r0, #0
 800cb46:	f43f ae9f 	beq.w	800c888 <_strtod_l+0x490>
 800cb4a:	9918      	ldr	r1, [sp, #96]	; 0x60
 800cb4c:	4620      	mov	r0, r4
 800cb4e:	f001 fa37 	bl	800dfc0 <_Bfree>
 800cb52:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cb54:	9318      	str	r3, [sp, #96]	; 0x60
 800cb56:	f1b8 0f00 	cmp.w	r8, #0
 800cb5a:	f300 808c 	bgt.w	800cc76 <_strtod_l+0x87e>
 800cb5e:	9b06      	ldr	r3, [sp, #24]
 800cb60:	2b00      	cmp	r3, #0
 800cb62:	dd08      	ble.n	800cb76 <_strtod_l+0x77e>
 800cb64:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800cb66:	9905      	ldr	r1, [sp, #20]
 800cb68:	4620      	mov	r0, r4
 800cb6a:	f001 fbeb 	bl	800e344 <__pow5mult>
 800cb6e:	9005      	str	r0, [sp, #20]
 800cb70:	2800      	cmp	r0, #0
 800cb72:	f43f ae89 	beq.w	800c888 <_strtod_l+0x490>
 800cb76:	2f00      	cmp	r7, #0
 800cb78:	dd08      	ble.n	800cb8c <_strtod_l+0x794>
 800cb7a:	9905      	ldr	r1, [sp, #20]
 800cb7c:	463a      	mov	r2, r7
 800cb7e:	4620      	mov	r0, r4
 800cb80:	f001 fc3a 	bl	800e3f8 <__lshift>
 800cb84:	9005      	str	r0, [sp, #20]
 800cb86:	2800      	cmp	r0, #0
 800cb88:	f43f ae7e 	beq.w	800c888 <_strtod_l+0x490>
 800cb8c:	f1b9 0f00 	cmp.w	r9, #0
 800cb90:	dd08      	ble.n	800cba4 <_strtod_l+0x7ac>
 800cb92:	4631      	mov	r1, r6
 800cb94:	464a      	mov	r2, r9
 800cb96:	4620      	mov	r0, r4
 800cb98:	f001 fc2e 	bl	800e3f8 <__lshift>
 800cb9c:	4606      	mov	r6, r0
 800cb9e:	2800      	cmp	r0, #0
 800cba0:	f43f ae72 	beq.w	800c888 <_strtod_l+0x490>
 800cba4:	9a05      	ldr	r2, [sp, #20]
 800cba6:	9918      	ldr	r1, [sp, #96]	; 0x60
 800cba8:	4620      	mov	r0, r4
 800cbaa:	f001 fcb1 	bl	800e510 <__mdiff>
 800cbae:	4605      	mov	r5, r0
 800cbb0:	2800      	cmp	r0, #0
 800cbb2:	f43f ae69 	beq.w	800c888 <_strtod_l+0x490>
 800cbb6:	68c3      	ldr	r3, [r0, #12]
 800cbb8:	930b      	str	r3, [sp, #44]	; 0x2c
 800cbba:	2300      	movs	r3, #0
 800cbbc:	60c3      	str	r3, [r0, #12]
 800cbbe:	4631      	mov	r1, r6
 800cbc0:	f001 fc8a 	bl	800e4d8 <__mcmp>
 800cbc4:	2800      	cmp	r0, #0
 800cbc6:	da60      	bge.n	800cc8a <_strtod_l+0x892>
 800cbc8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cbca:	ea53 030a 	orrs.w	r3, r3, sl
 800cbce:	f040 8082 	bne.w	800ccd6 <_strtod_l+0x8de>
 800cbd2:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800cbd6:	2b00      	cmp	r3, #0
 800cbd8:	d17d      	bne.n	800ccd6 <_strtod_l+0x8de>
 800cbda:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800cbde:	0d1b      	lsrs	r3, r3, #20
 800cbe0:	051b      	lsls	r3, r3, #20
 800cbe2:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800cbe6:	d976      	bls.n	800ccd6 <_strtod_l+0x8de>
 800cbe8:	696b      	ldr	r3, [r5, #20]
 800cbea:	b913      	cbnz	r3, 800cbf2 <_strtod_l+0x7fa>
 800cbec:	692b      	ldr	r3, [r5, #16]
 800cbee:	2b01      	cmp	r3, #1
 800cbf0:	dd71      	ble.n	800ccd6 <_strtod_l+0x8de>
 800cbf2:	4629      	mov	r1, r5
 800cbf4:	2201      	movs	r2, #1
 800cbf6:	4620      	mov	r0, r4
 800cbf8:	f001 fbfe 	bl	800e3f8 <__lshift>
 800cbfc:	4631      	mov	r1, r6
 800cbfe:	4605      	mov	r5, r0
 800cc00:	f001 fc6a 	bl	800e4d8 <__mcmp>
 800cc04:	2800      	cmp	r0, #0
 800cc06:	dd66      	ble.n	800ccd6 <_strtod_l+0x8de>
 800cc08:	9904      	ldr	r1, [sp, #16]
 800cc0a:	4a53      	ldr	r2, [pc, #332]	; (800cd58 <_strtod_l+0x960>)
 800cc0c:	465b      	mov	r3, fp
 800cc0e:	2900      	cmp	r1, #0
 800cc10:	f000 8081 	beq.w	800cd16 <_strtod_l+0x91e>
 800cc14:	ea02 010b 	and.w	r1, r2, fp
 800cc18:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800cc1c:	dc7b      	bgt.n	800cd16 <_strtod_l+0x91e>
 800cc1e:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800cc22:	f77f aea9 	ble.w	800c978 <_strtod_l+0x580>
 800cc26:	4b4d      	ldr	r3, [pc, #308]	; (800cd5c <_strtod_l+0x964>)
 800cc28:	4650      	mov	r0, sl
 800cc2a:	4659      	mov	r1, fp
 800cc2c:	2200      	movs	r2, #0
 800cc2e:	f7f3 fcfb 	bl	8000628 <__aeabi_dmul>
 800cc32:	460b      	mov	r3, r1
 800cc34:	4303      	orrs	r3, r0
 800cc36:	bf08      	it	eq
 800cc38:	2322      	moveq	r3, #34	; 0x22
 800cc3a:	4682      	mov	sl, r0
 800cc3c:	468b      	mov	fp, r1
 800cc3e:	bf08      	it	eq
 800cc40:	6023      	streq	r3, [r4, #0]
 800cc42:	e62b      	b.n	800c89c <_strtod_l+0x4a4>
 800cc44:	f04f 32ff 	mov.w	r2, #4294967295
 800cc48:	fa02 f303 	lsl.w	r3, r2, r3
 800cc4c:	ea03 0a0a 	and.w	sl, r3, sl
 800cc50:	e6e3      	b.n	800ca1a <_strtod_l+0x622>
 800cc52:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 800cc56:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800cc5a:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800cc5e:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 800cc62:	fa01 f308 	lsl.w	r3, r1, r8
 800cc66:	9308      	str	r3, [sp, #32]
 800cc68:	910d      	str	r1, [sp, #52]	; 0x34
 800cc6a:	e746      	b.n	800cafa <_strtod_l+0x702>
 800cc6c:	2300      	movs	r3, #0
 800cc6e:	9308      	str	r3, [sp, #32]
 800cc70:	2301      	movs	r3, #1
 800cc72:	930d      	str	r3, [sp, #52]	; 0x34
 800cc74:	e741      	b.n	800cafa <_strtod_l+0x702>
 800cc76:	9918      	ldr	r1, [sp, #96]	; 0x60
 800cc78:	4642      	mov	r2, r8
 800cc7a:	4620      	mov	r0, r4
 800cc7c:	f001 fbbc 	bl	800e3f8 <__lshift>
 800cc80:	9018      	str	r0, [sp, #96]	; 0x60
 800cc82:	2800      	cmp	r0, #0
 800cc84:	f47f af6b 	bne.w	800cb5e <_strtod_l+0x766>
 800cc88:	e5fe      	b.n	800c888 <_strtod_l+0x490>
 800cc8a:	465f      	mov	r7, fp
 800cc8c:	d16e      	bne.n	800cd6c <_strtod_l+0x974>
 800cc8e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800cc90:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800cc94:	b342      	cbz	r2, 800cce8 <_strtod_l+0x8f0>
 800cc96:	4a32      	ldr	r2, [pc, #200]	; (800cd60 <_strtod_l+0x968>)
 800cc98:	4293      	cmp	r3, r2
 800cc9a:	d128      	bne.n	800ccee <_strtod_l+0x8f6>
 800cc9c:	9b04      	ldr	r3, [sp, #16]
 800cc9e:	4651      	mov	r1, sl
 800cca0:	b1eb      	cbz	r3, 800ccde <_strtod_l+0x8e6>
 800cca2:	4b2d      	ldr	r3, [pc, #180]	; (800cd58 <_strtod_l+0x960>)
 800cca4:	403b      	ands	r3, r7
 800cca6:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800ccaa:	f04f 32ff 	mov.w	r2, #4294967295
 800ccae:	d819      	bhi.n	800cce4 <_strtod_l+0x8ec>
 800ccb0:	0d1b      	lsrs	r3, r3, #20
 800ccb2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800ccb6:	fa02 f303 	lsl.w	r3, r2, r3
 800ccba:	4299      	cmp	r1, r3
 800ccbc:	d117      	bne.n	800ccee <_strtod_l+0x8f6>
 800ccbe:	4b29      	ldr	r3, [pc, #164]	; (800cd64 <_strtod_l+0x96c>)
 800ccc0:	429f      	cmp	r7, r3
 800ccc2:	d102      	bne.n	800ccca <_strtod_l+0x8d2>
 800ccc4:	3101      	adds	r1, #1
 800ccc6:	f43f addf 	beq.w	800c888 <_strtod_l+0x490>
 800ccca:	4b23      	ldr	r3, [pc, #140]	; (800cd58 <_strtod_l+0x960>)
 800cccc:	403b      	ands	r3, r7
 800ccce:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800ccd2:	f04f 0a00 	mov.w	sl, #0
 800ccd6:	9b04      	ldr	r3, [sp, #16]
 800ccd8:	2b00      	cmp	r3, #0
 800ccda:	d1a4      	bne.n	800cc26 <_strtod_l+0x82e>
 800ccdc:	e5de      	b.n	800c89c <_strtod_l+0x4a4>
 800ccde:	f04f 33ff 	mov.w	r3, #4294967295
 800cce2:	e7ea      	b.n	800ccba <_strtod_l+0x8c2>
 800cce4:	4613      	mov	r3, r2
 800cce6:	e7e8      	b.n	800ccba <_strtod_l+0x8c2>
 800cce8:	ea53 030a 	orrs.w	r3, r3, sl
 800ccec:	d08c      	beq.n	800cc08 <_strtod_l+0x810>
 800ccee:	9b08      	ldr	r3, [sp, #32]
 800ccf0:	b1db      	cbz	r3, 800cd2a <_strtod_l+0x932>
 800ccf2:	423b      	tst	r3, r7
 800ccf4:	d0ef      	beq.n	800ccd6 <_strtod_l+0x8de>
 800ccf6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ccf8:	9a04      	ldr	r2, [sp, #16]
 800ccfa:	4650      	mov	r0, sl
 800ccfc:	4659      	mov	r1, fp
 800ccfe:	b1c3      	cbz	r3, 800cd32 <_strtod_l+0x93a>
 800cd00:	f7ff fb5e 	bl	800c3c0 <sulp>
 800cd04:	4602      	mov	r2, r0
 800cd06:	460b      	mov	r3, r1
 800cd08:	ec51 0b18 	vmov	r0, r1, d8
 800cd0c:	f7f3 fad6 	bl	80002bc <__adddf3>
 800cd10:	4682      	mov	sl, r0
 800cd12:	468b      	mov	fp, r1
 800cd14:	e7df      	b.n	800ccd6 <_strtod_l+0x8de>
 800cd16:	4013      	ands	r3, r2
 800cd18:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800cd1c:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800cd20:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800cd24:	f04f 3aff 	mov.w	sl, #4294967295
 800cd28:	e7d5      	b.n	800ccd6 <_strtod_l+0x8de>
 800cd2a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800cd2c:	ea13 0f0a 	tst.w	r3, sl
 800cd30:	e7e0      	b.n	800ccf4 <_strtod_l+0x8fc>
 800cd32:	f7ff fb45 	bl	800c3c0 <sulp>
 800cd36:	4602      	mov	r2, r0
 800cd38:	460b      	mov	r3, r1
 800cd3a:	ec51 0b18 	vmov	r0, r1, d8
 800cd3e:	f7f3 fabb 	bl	80002b8 <__aeabi_dsub>
 800cd42:	2200      	movs	r2, #0
 800cd44:	2300      	movs	r3, #0
 800cd46:	4682      	mov	sl, r0
 800cd48:	468b      	mov	fp, r1
 800cd4a:	f7f3 fed5 	bl	8000af8 <__aeabi_dcmpeq>
 800cd4e:	2800      	cmp	r0, #0
 800cd50:	d0c1      	beq.n	800ccd6 <_strtod_l+0x8de>
 800cd52:	e611      	b.n	800c978 <_strtod_l+0x580>
 800cd54:	fffffc02 	.word	0xfffffc02
 800cd58:	7ff00000 	.word	0x7ff00000
 800cd5c:	39500000 	.word	0x39500000
 800cd60:	000fffff 	.word	0x000fffff
 800cd64:	7fefffff 	.word	0x7fefffff
 800cd68:	0800f9b8 	.word	0x0800f9b8
 800cd6c:	4631      	mov	r1, r6
 800cd6e:	4628      	mov	r0, r5
 800cd70:	f001 fd30 	bl	800e7d4 <__ratio>
 800cd74:	ec59 8b10 	vmov	r8, r9, d0
 800cd78:	ee10 0a10 	vmov	r0, s0
 800cd7c:	2200      	movs	r2, #0
 800cd7e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800cd82:	4649      	mov	r1, r9
 800cd84:	f7f3 fecc 	bl	8000b20 <__aeabi_dcmple>
 800cd88:	2800      	cmp	r0, #0
 800cd8a:	d07a      	beq.n	800ce82 <_strtod_l+0xa8a>
 800cd8c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cd8e:	2b00      	cmp	r3, #0
 800cd90:	d04a      	beq.n	800ce28 <_strtod_l+0xa30>
 800cd92:	4b95      	ldr	r3, [pc, #596]	; (800cfe8 <_strtod_l+0xbf0>)
 800cd94:	2200      	movs	r2, #0
 800cd96:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800cd9a:	f8df 924c 	ldr.w	r9, [pc, #588]	; 800cfe8 <_strtod_l+0xbf0>
 800cd9e:	f04f 0800 	mov.w	r8, #0
 800cda2:	4b92      	ldr	r3, [pc, #584]	; (800cfec <_strtod_l+0xbf4>)
 800cda4:	403b      	ands	r3, r7
 800cda6:	930d      	str	r3, [sp, #52]	; 0x34
 800cda8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800cdaa:	4b91      	ldr	r3, [pc, #580]	; (800cff0 <_strtod_l+0xbf8>)
 800cdac:	429a      	cmp	r2, r3
 800cdae:	f040 80b0 	bne.w	800cf12 <_strtod_l+0xb1a>
 800cdb2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800cdb6:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 800cdba:	ec4b ab10 	vmov	d0, sl, fp
 800cdbe:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800cdc2:	f001 fc2f 	bl	800e624 <__ulp>
 800cdc6:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800cdca:	ec53 2b10 	vmov	r2, r3, d0
 800cdce:	f7f3 fc2b 	bl	8000628 <__aeabi_dmul>
 800cdd2:	4652      	mov	r2, sl
 800cdd4:	465b      	mov	r3, fp
 800cdd6:	f7f3 fa71 	bl	80002bc <__adddf3>
 800cdda:	460b      	mov	r3, r1
 800cddc:	4983      	ldr	r1, [pc, #524]	; (800cfec <_strtod_l+0xbf4>)
 800cdde:	4a85      	ldr	r2, [pc, #532]	; (800cff4 <_strtod_l+0xbfc>)
 800cde0:	4019      	ands	r1, r3
 800cde2:	4291      	cmp	r1, r2
 800cde4:	4682      	mov	sl, r0
 800cde6:	d960      	bls.n	800ceaa <_strtod_l+0xab2>
 800cde8:	ee18 3a90 	vmov	r3, s17
 800cdec:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800cdf0:	4293      	cmp	r3, r2
 800cdf2:	d104      	bne.n	800cdfe <_strtod_l+0xa06>
 800cdf4:	ee18 3a10 	vmov	r3, s16
 800cdf8:	3301      	adds	r3, #1
 800cdfa:	f43f ad45 	beq.w	800c888 <_strtod_l+0x490>
 800cdfe:	f8df b200 	ldr.w	fp, [pc, #512]	; 800d000 <_strtod_l+0xc08>
 800ce02:	f04f 3aff 	mov.w	sl, #4294967295
 800ce06:	9918      	ldr	r1, [sp, #96]	; 0x60
 800ce08:	4620      	mov	r0, r4
 800ce0a:	f001 f8d9 	bl	800dfc0 <_Bfree>
 800ce0e:	9905      	ldr	r1, [sp, #20]
 800ce10:	4620      	mov	r0, r4
 800ce12:	f001 f8d5 	bl	800dfc0 <_Bfree>
 800ce16:	4631      	mov	r1, r6
 800ce18:	4620      	mov	r0, r4
 800ce1a:	f001 f8d1 	bl	800dfc0 <_Bfree>
 800ce1e:	4629      	mov	r1, r5
 800ce20:	4620      	mov	r0, r4
 800ce22:	f001 f8cd 	bl	800dfc0 <_Bfree>
 800ce26:	e61a      	b.n	800ca5e <_strtod_l+0x666>
 800ce28:	f1ba 0f00 	cmp.w	sl, #0
 800ce2c:	d11b      	bne.n	800ce66 <_strtod_l+0xa6e>
 800ce2e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ce32:	b9f3      	cbnz	r3, 800ce72 <_strtod_l+0xa7a>
 800ce34:	4b6c      	ldr	r3, [pc, #432]	; (800cfe8 <_strtod_l+0xbf0>)
 800ce36:	2200      	movs	r2, #0
 800ce38:	4640      	mov	r0, r8
 800ce3a:	4649      	mov	r1, r9
 800ce3c:	f7f3 fe66 	bl	8000b0c <__aeabi_dcmplt>
 800ce40:	b9d0      	cbnz	r0, 800ce78 <_strtod_l+0xa80>
 800ce42:	4640      	mov	r0, r8
 800ce44:	4649      	mov	r1, r9
 800ce46:	4b6c      	ldr	r3, [pc, #432]	; (800cff8 <_strtod_l+0xc00>)
 800ce48:	2200      	movs	r2, #0
 800ce4a:	f7f3 fbed 	bl	8000628 <__aeabi_dmul>
 800ce4e:	4680      	mov	r8, r0
 800ce50:	4689      	mov	r9, r1
 800ce52:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800ce56:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 800ce5a:	9315      	str	r3, [sp, #84]	; 0x54
 800ce5c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800ce60:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800ce64:	e79d      	b.n	800cda2 <_strtod_l+0x9aa>
 800ce66:	f1ba 0f01 	cmp.w	sl, #1
 800ce6a:	d102      	bne.n	800ce72 <_strtod_l+0xa7a>
 800ce6c:	2f00      	cmp	r7, #0
 800ce6e:	f43f ad83 	beq.w	800c978 <_strtod_l+0x580>
 800ce72:	4b62      	ldr	r3, [pc, #392]	; (800cffc <_strtod_l+0xc04>)
 800ce74:	2200      	movs	r2, #0
 800ce76:	e78e      	b.n	800cd96 <_strtod_l+0x99e>
 800ce78:	f8df 917c 	ldr.w	r9, [pc, #380]	; 800cff8 <_strtod_l+0xc00>
 800ce7c:	f04f 0800 	mov.w	r8, #0
 800ce80:	e7e7      	b.n	800ce52 <_strtod_l+0xa5a>
 800ce82:	4b5d      	ldr	r3, [pc, #372]	; (800cff8 <_strtod_l+0xc00>)
 800ce84:	4640      	mov	r0, r8
 800ce86:	4649      	mov	r1, r9
 800ce88:	2200      	movs	r2, #0
 800ce8a:	f7f3 fbcd 	bl	8000628 <__aeabi_dmul>
 800ce8e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ce90:	4680      	mov	r8, r0
 800ce92:	4689      	mov	r9, r1
 800ce94:	b933      	cbnz	r3, 800cea4 <_strtod_l+0xaac>
 800ce96:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ce9a:	900e      	str	r0, [sp, #56]	; 0x38
 800ce9c:	930f      	str	r3, [sp, #60]	; 0x3c
 800ce9e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800cea2:	e7dd      	b.n	800ce60 <_strtod_l+0xa68>
 800cea4:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 800cea8:	e7f9      	b.n	800ce9e <_strtod_l+0xaa6>
 800ceaa:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800ceae:	9b04      	ldr	r3, [sp, #16]
 800ceb0:	2b00      	cmp	r3, #0
 800ceb2:	d1a8      	bne.n	800ce06 <_strtod_l+0xa0e>
 800ceb4:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800ceb8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800ceba:	0d1b      	lsrs	r3, r3, #20
 800cebc:	051b      	lsls	r3, r3, #20
 800cebe:	429a      	cmp	r2, r3
 800cec0:	d1a1      	bne.n	800ce06 <_strtod_l+0xa0e>
 800cec2:	4640      	mov	r0, r8
 800cec4:	4649      	mov	r1, r9
 800cec6:	f7f3 fee7 	bl	8000c98 <__aeabi_d2lz>
 800ceca:	f7f3 fb7f 	bl	80005cc <__aeabi_l2d>
 800cece:	4602      	mov	r2, r0
 800ced0:	460b      	mov	r3, r1
 800ced2:	4640      	mov	r0, r8
 800ced4:	4649      	mov	r1, r9
 800ced6:	f7f3 f9ef 	bl	80002b8 <__aeabi_dsub>
 800ceda:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800cedc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800cee0:	ea43 030a 	orr.w	r3, r3, sl
 800cee4:	4313      	orrs	r3, r2
 800cee6:	4680      	mov	r8, r0
 800cee8:	4689      	mov	r9, r1
 800ceea:	d055      	beq.n	800cf98 <_strtod_l+0xba0>
 800ceec:	a336      	add	r3, pc, #216	; (adr r3, 800cfc8 <_strtod_l+0xbd0>)
 800ceee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cef2:	f7f3 fe0b 	bl	8000b0c <__aeabi_dcmplt>
 800cef6:	2800      	cmp	r0, #0
 800cef8:	f47f acd0 	bne.w	800c89c <_strtod_l+0x4a4>
 800cefc:	a334      	add	r3, pc, #208	; (adr r3, 800cfd0 <_strtod_l+0xbd8>)
 800cefe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf02:	4640      	mov	r0, r8
 800cf04:	4649      	mov	r1, r9
 800cf06:	f7f3 fe1f 	bl	8000b48 <__aeabi_dcmpgt>
 800cf0a:	2800      	cmp	r0, #0
 800cf0c:	f43f af7b 	beq.w	800ce06 <_strtod_l+0xa0e>
 800cf10:	e4c4      	b.n	800c89c <_strtod_l+0x4a4>
 800cf12:	9b04      	ldr	r3, [sp, #16]
 800cf14:	b333      	cbz	r3, 800cf64 <_strtod_l+0xb6c>
 800cf16:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800cf18:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800cf1c:	d822      	bhi.n	800cf64 <_strtod_l+0xb6c>
 800cf1e:	a32e      	add	r3, pc, #184	; (adr r3, 800cfd8 <_strtod_l+0xbe0>)
 800cf20:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf24:	4640      	mov	r0, r8
 800cf26:	4649      	mov	r1, r9
 800cf28:	f7f3 fdfa 	bl	8000b20 <__aeabi_dcmple>
 800cf2c:	b1a0      	cbz	r0, 800cf58 <_strtod_l+0xb60>
 800cf2e:	4649      	mov	r1, r9
 800cf30:	4640      	mov	r0, r8
 800cf32:	f7f3 fe29 	bl	8000b88 <__aeabi_d2uiz>
 800cf36:	2801      	cmp	r0, #1
 800cf38:	bf38      	it	cc
 800cf3a:	2001      	movcc	r0, #1
 800cf3c:	f7f3 fafa 	bl	8000534 <__aeabi_ui2d>
 800cf40:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cf42:	4680      	mov	r8, r0
 800cf44:	4689      	mov	r9, r1
 800cf46:	bb23      	cbnz	r3, 800cf92 <_strtod_l+0xb9a>
 800cf48:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800cf4c:	9010      	str	r0, [sp, #64]	; 0x40
 800cf4e:	9311      	str	r3, [sp, #68]	; 0x44
 800cf50:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800cf54:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800cf58:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cf5a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800cf5c:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800cf60:	1a9b      	subs	r3, r3, r2
 800cf62:	9309      	str	r3, [sp, #36]	; 0x24
 800cf64:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800cf68:	eeb0 0a48 	vmov.f32	s0, s16
 800cf6c:	eef0 0a68 	vmov.f32	s1, s17
 800cf70:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800cf74:	f001 fb56 	bl	800e624 <__ulp>
 800cf78:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800cf7c:	ec53 2b10 	vmov	r2, r3, d0
 800cf80:	f7f3 fb52 	bl	8000628 <__aeabi_dmul>
 800cf84:	ec53 2b18 	vmov	r2, r3, d8
 800cf88:	f7f3 f998 	bl	80002bc <__adddf3>
 800cf8c:	4682      	mov	sl, r0
 800cf8e:	468b      	mov	fp, r1
 800cf90:	e78d      	b.n	800ceae <_strtod_l+0xab6>
 800cf92:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 800cf96:	e7db      	b.n	800cf50 <_strtod_l+0xb58>
 800cf98:	a311      	add	r3, pc, #68	; (adr r3, 800cfe0 <_strtod_l+0xbe8>)
 800cf9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf9e:	f7f3 fdb5 	bl	8000b0c <__aeabi_dcmplt>
 800cfa2:	e7b2      	b.n	800cf0a <_strtod_l+0xb12>
 800cfa4:	2300      	movs	r3, #0
 800cfa6:	930a      	str	r3, [sp, #40]	; 0x28
 800cfa8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800cfaa:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800cfac:	6013      	str	r3, [r2, #0]
 800cfae:	f7ff ba6b 	b.w	800c488 <_strtod_l+0x90>
 800cfb2:	2a65      	cmp	r2, #101	; 0x65
 800cfb4:	f43f ab5f 	beq.w	800c676 <_strtod_l+0x27e>
 800cfb8:	2a45      	cmp	r2, #69	; 0x45
 800cfba:	f43f ab5c 	beq.w	800c676 <_strtod_l+0x27e>
 800cfbe:	2301      	movs	r3, #1
 800cfc0:	f7ff bb94 	b.w	800c6ec <_strtod_l+0x2f4>
 800cfc4:	f3af 8000 	nop.w
 800cfc8:	94a03595 	.word	0x94a03595
 800cfcc:	3fdfffff 	.word	0x3fdfffff
 800cfd0:	35afe535 	.word	0x35afe535
 800cfd4:	3fe00000 	.word	0x3fe00000
 800cfd8:	ffc00000 	.word	0xffc00000
 800cfdc:	41dfffff 	.word	0x41dfffff
 800cfe0:	94a03595 	.word	0x94a03595
 800cfe4:	3fcfffff 	.word	0x3fcfffff
 800cfe8:	3ff00000 	.word	0x3ff00000
 800cfec:	7ff00000 	.word	0x7ff00000
 800cff0:	7fe00000 	.word	0x7fe00000
 800cff4:	7c9fffff 	.word	0x7c9fffff
 800cff8:	3fe00000 	.word	0x3fe00000
 800cffc:	bff00000 	.word	0xbff00000
 800d000:	7fefffff 	.word	0x7fefffff

0800d004 <strtof>:
 800d004:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d008:	f8df 80ac 	ldr.w	r8, [pc, #172]	; 800d0b8 <strtof+0xb4>
 800d00c:	4b26      	ldr	r3, [pc, #152]	; (800d0a8 <strtof+0xa4>)
 800d00e:	460a      	mov	r2, r1
 800d010:	ed2d 8b02 	vpush	{d8}
 800d014:	4601      	mov	r1, r0
 800d016:	f8d8 0000 	ldr.w	r0, [r8]
 800d01a:	f7ff f9ed 	bl	800c3f8 <_strtod_l>
 800d01e:	ec55 4b10 	vmov	r4, r5, d0
 800d022:	ee10 2a10 	vmov	r2, s0
 800d026:	ee10 0a10 	vmov	r0, s0
 800d02a:	462b      	mov	r3, r5
 800d02c:	4629      	mov	r1, r5
 800d02e:	f7f3 fd95 	bl	8000b5c <__aeabi_dcmpun>
 800d032:	b190      	cbz	r0, 800d05a <strtof+0x56>
 800d034:	2d00      	cmp	r5, #0
 800d036:	481d      	ldr	r0, [pc, #116]	; (800d0ac <strtof+0xa8>)
 800d038:	da09      	bge.n	800d04e <strtof+0x4a>
 800d03a:	f002 f841 	bl	800f0c0 <nanf>
 800d03e:	eeb1 8a40 	vneg.f32	s16, s0
 800d042:	eeb0 0a48 	vmov.f32	s0, s16
 800d046:	ecbd 8b02 	vpop	{d8}
 800d04a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d04e:	ecbd 8b02 	vpop	{d8}
 800d052:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d056:	f002 b833 	b.w	800f0c0 <nanf>
 800d05a:	4620      	mov	r0, r4
 800d05c:	4629      	mov	r1, r5
 800d05e:	f7f3 fdb3 	bl	8000bc8 <__aeabi_d2f>
 800d062:	ee08 0a10 	vmov	s16, r0
 800d066:	eddf 7a12 	vldr	s15, [pc, #72]	; 800d0b0 <strtof+0xac>
 800d06a:	eeb0 7ac8 	vabs.f32	s14, s16
 800d06e:	eeb4 7a67 	vcmp.f32	s14, s15
 800d072:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d076:	dde4      	ble.n	800d042 <strtof+0x3e>
 800d078:	f025 4700 	bic.w	r7, r5, #2147483648	; 0x80000000
 800d07c:	4b0d      	ldr	r3, [pc, #52]	; (800d0b4 <strtof+0xb0>)
 800d07e:	f04f 32ff 	mov.w	r2, #4294967295
 800d082:	4620      	mov	r0, r4
 800d084:	4639      	mov	r1, r7
 800d086:	f7f3 fd69 	bl	8000b5c <__aeabi_dcmpun>
 800d08a:	b940      	cbnz	r0, 800d09e <strtof+0x9a>
 800d08c:	4b09      	ldr	r3, [pc, #36]	; (800d0b4 <strtof+0xb0>)
 800d08e:	f04f 32ff 	mov.w	r2, #4294967295
 800d092:	4620      	mov	r0, r4
 800d094:	4639      	mov	r1, r7
 800d096:	f7f3 fd43 	bl	8000b20 <__aeabi_dcmple>
 800d09a:	2800      	cmp	r0, #0
 800d09c:	d0d1      	beq.n	800d042 <strtof+0x3e>
 800d09e:	f8d8 3000 	ldr.w	r3, [r8]
 800d0a2:	2222      	movs	r2, #34	; 0x22
 800d0a4:	601a      	str	r2, [r3, #0]
 800d0a6:	e7cc      	b.n	800d042 <strtof+0x3e>
 800d0a8:	20000200 	.word	0x20000200
 800d0ac:	0800fdb2 	.word	0x0800fdb2
 800d0b0:	7f7fffff 	.word	0x7f7fffff
 800d0b4:	7fefffff 	.word	0x7fefffff
 800d0b8:	20000198 	.word	0x20000198

0800d0bc <__strtok_r>:
 800d0bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d0be:	b908      	cbnz	r0, 800d0c4 <__strtok_r+0x8>
 800d0c0:	6810      	ldr	r0, [r2, #0]
 800d0c2:	b188      	cbz	r0, 800d0e8 <__strtok_r+0x2c>
 800d0c4:	4604      	mov	r4, r0
 800d0c6:	4620      	mov	r0, r4
 800d0c8:	f814 5b01 	ldrb.w	r5, [r4], #1
 800d0cc:	460f      	mov	r7, r1
 800d0ce:	f817 6b01 	ldrb.w	r6, [r7], #1
 800d0d2:	b91e      	cbnz	r6, 800d0dc <__strtok_r+0x20>
 800d0d4:	b965      	cbnz	r5, 800d0f0 <__strtok_r+0x34>
 800d0d6:	6015      	str	r5, [r2, #0]
 800d0d8:	4628      	mov	r0, r5
 800d0da:	e005      	b.n	800d0e8 <__strtok_r+0x2c>
 800d0dc:	42b5      	cmp	r5, r6
 800d0de:	d1f6      	bne.n	800d0ce <__strtok_r+0x12>
 800d0e0:	2b00      	cmp	r3, #0
 800d0e2:	d1f0      	bne.n	800d0c6 <__strtok_r+0xa>
 800d0e4:	6014      	str	r4, [r2, #0]
 800d0e6:	7003      	strb	r3, [r0, #0]
 800d0e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d0ea:	461c      	mov	r4, r3
 800d0ec:	e00c      	b.n	800d108 <__strtok_r+0x4c>
 800d0ee:	b915      	cbnz	r5, 800d0f6 <__strtok_r+0x3a>
 800d0f0:	f814 3b01 	ldrb.w	r3, [r4], #1
 800d0f4:	460e      	mov	r6, r1
 800d0f6:	f816 5b01 	ldrb.w	r5, [r6], #1
 800d0fa:	42ab      	cmp	r3, r5
 800d0fc:	d1f7      	bne.n	800d0ee <__strtok_r+0x32>
 800d0fe:	2b00      	cmp	r3, #0
 800d100:	d0f3      	beq.n	800d0ea <__strtok_r+0x2e>
 800d102:	2300      	movs	r3, #0
 800d104:	f804 3c01 	strb.w	r3, [r4, #-1]
 800d108:	6014      	str	r4, [r2, #0]
 800d10a:	e7ed      	b.n	800d0e8 <__strtok_r+0x2c>

0800d10c <strtok_r>:
 800d10c:	2301      	movs	r3, #1
 800d10e:	f7ff bfd5 	b.w	800d0bc <__strtok_r>
	...

0800d114 <_strtoul_l.constprop.0>:
 800d114:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800d118:	4f36      	ldr	r7, [pc, #216]	; (800d1f4 <_strtoul_l.constprop.0+0xe0>)
 800d11a:	4686      	mov	lr, r0
 800d11c:	460d      	mov	r5, r1
 800d11e:	4628      	mov	r0, r5
 800d120:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d124:	5de6      	ldrb	r6, [r4, r7]
 800d126:	f016 0608 	ands.w	r6, r6, #8
 800d12a:	d1f8      	bne.n	800d11e <_strtoul_l.constprop.0+0xa>
 800d12c:	2c2d      	cmp	r4, #45	; 0x2d
 800d12e:	d12f      	bne.n	800d190 <_strtoul_l.constprop.0+0x7c>
 800d130:	782c      	ldrb	r4, [r5, #0]
 800d132:	2601      	movs	r6, #1
 800d134:	1c85      	adds	r5, r0, #2
 800d136:	2b00      	cmp	r3, #0
 800d138:	d057      	beq.n	800d1ea <_strtoul_l.constprop.0+0xd6>
 800d13a:	2b10      	cmp	r3, #16
 800d13c:	d109      	bne.n	800d152 <_strtoul_l.constprop.0+0x3e>
 800d13e:	2c30      	cmp	r4, #48	; 0x30
 800d140:	d107      	bne.n	800d152 <_strtoul_l.constprop.0+0x3e>
 800d142:	7828      	ldrb	r0, [r5, #0]
 800d144:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800d148:	2858      	cmp	r0, #88	; 0x58
 800d14a:	d149      	bne.n	800d1e0 <_strtoul_l.constprop.0+0xcc>
 800d14c:	786c      	ldrb	r4, [r5, #1]
 800d14e:	2310      	movs	r3, #16
 800d150:	3502      	adds	r5, #2
 800d152:	f04f 38ff 	mov.w	r8, #4294967295
 800d156:	2700      	movs	r7, #0
 800d158:	fbb8 f8f3 	udiv	r8, r8, r3
 800d15c:	fb03 f908 	mul.w	r9, r3, r8
 800d160:	ea6f 0909 	mvn.w	r9, r9
 800d164:	4638      	mov	r0, r7
 800d166:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800d16a:	f1bc 0f09 	cmp.w	ip, #9
 800d16e:	d814      	bhi.n	800d19a <_strtoul_l.constprop.0+0x86>
 800d170:	4664      	mov	r4, ip
 800d172:	42a3      	cmp	r3, r4
 800d174:	dd22      	ble.n	800d1bc <_strtoul_l.constprop.0+0xa8>
 800d176:	2f00      	cmp	r7, #0
 800d178:	db1d      	blt.n	800d1b6 <_strtoul_l.constprop.0+0xa2>
 800d17a:	4580      	cmp	r8, r0
 800d17c:	d31b      	bcc.n	800d1b6 <_strtoul_l.constprop.0+0xa2>
 800d17e:	d101      	bne.n	800d184 <_strtoul_l.constprop.0+0x70>
 800d180:	45a1      	cmp	r9, r4
 800d182:	db18      	blt.n	800d1b6 <_strtoul_l.constprop.0+0xa2>
 800d184:	fb00 4003 	mla	r0, r0, r3, r4
 800d188:	2701      	movs	r7, #1
 800d18a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d18e:	e7ea      	b.n	800d166 <_strtoul_l.constprop.0+0x52>
 800d190:	2c2b      	cmp	r4, #43	; 0x2b
 800d192:	bf04      	itt	eq
 800d194:	782c      	ldrbeq	r4, [r5, #0]
 800d196:	1c85      	addeq	r5, r0, #2
 800d198:	e7cd      	b.n	800d136 <_strtoul_l.constprop.0+0x22>
 800d19a:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800d19e:	f1bc 0f19 	cmp.w	ip, #25
 800d1a2:	d801      	bhi.n	800d1a8 <_strtoul_l.constprop.0+0x94>
 800d1a4:	3c37      	subs	r4, #55	; 0x37
 800d1a6:	e7e4      	b.n	800d172 <_strtoul_l.constprop.0+0x5e>
 800d1a8:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800d1ac:	f1bc 0f19 	cmp.w	ip, #25
 800d1b0:	d804      	bhi.n	800d1bc <_strtoul_l.constprop.0+0xa8>
 800d1b2:	3c57      	subs	r4, #87	; 0x57
 800d1b4:	e7dd      	b.n	800d172 <_strtoul_l.constprop.0+0x5e>
 800d1b6:	f04f 37ff 	mov.w	r7, #4294967295
 800d1ba:	e7e6      	b.n	800d18a <_strtoul_l.constprop.0+0x76>
 800d1bc:	2f00      	cmp	r7, #0
 800d1be:	da07      	bge.n	800d1d0 <_strtoul_l.constprop.0+0xbc>
 800d1c0:	2322      	movs	r3, #34	; 0x22
 800d1c2:	f8ce 3000 	str.w	r3, [lr]
 800d1c6:	f04f 30ff 	mov.w	r0, #4294967295
 800d1ca:	b932      	cbnz	r2, 800d1da <_strtoul_l.constprop.0+0xc6>
 800d1cc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d1d0:	b106      	cbz	r6, 800d1d4 <_strtoul_l.constprop.0+0xc0>
 800d1d2:	4240      	negs	r0, r0
 800d1d4:	2a00      	cmp	r2, #0
 800d1d6:	d0f9      	beq.n	800d1cc <_strtoul_l.constprop.0+0xb8>
 800d1d8:	b107      	cbz	r7, 800d1dc <_strtoul_l.constprop.0+0xc8>
 800d1da:	1e69      	subs	r1, r5, #1
 800d1dc:	6011      	str	r1, [r2, #0]
 800d1de:	e7f5      	b.n	800d1cc <_strtoul_l.constprop.0+0xb8>
 800d1e0:	2430      	movs	r4, #48	; 0x30
 800d1e2:	2b00      	cmp	r3, #0
 800d1e4:	d1b5      	bne.n	800d152 <_strtoul_l.constprop.0+0x3e>
 800d1e6:	2308      	movs	r3, #8
 800d1e8:	e7b3      	b.n	800d152 <_strtoul_l.constprop.0+0x3e>
 800d1ea:	2c30      	cmp	r4, #48	; 0x30
 800d1ec:	d0a9      	beq.n	800d142 <_strtoul_l.constprop.0+0x2e>
 800d1ee:	230a      	movs	r3, #10
 800d1f0:	e7af      	b.n	800d152 <_strtoul_l.constprop.0+0x3e>
 800d1f2:	bf00      	nop
 800d1f4:	0800f9e1 	.word	0x0800f9e1

0800d1f8 <strtoul>:
 800d1f8:	4613      	mov	r3, r2
 800d1fa:	460a      	mov	r2, r1
 800d1fc:	4601      	mov	r1, r0
 800d1fe:	4802      	ldr	r0, [pc, #8]	; (800d208 <strtoul+0x10>)
 800d200:	6800      	ldr	r0, [r0, #0]
 800d202:	f7ff bf87 	b.w	800d114 <_strtoul_l.constprop.0>
 800d206:	bf00      	nop
 800d208:	20000198 	.word	0x20000198

0800d20c <_vsniprintf_r>:
 800d20c:	b530      	push	{r4, r5, lr}
 800d20e:	4614      	mov	r4, r2
 800d210:	2c00      	cmp	r4, #0
 800d212:	b09b      	sub	sp, #108	; 0x6c
 800d214:	4605      	mov	r5, r0
 800d216:	461a      	mov	r2, r3
 800d218:	da05      	bge.n	800d226 <_vsniprintf_r+0x1a>
 800d21a:	238b      	movs	r3, #139	; 0x8b
 800d21c:	6003      	str	r3, [r0, #0]
 800d21e:	f04f 30ff 	mov.w	r0, #4294967295
 800d222:	b01b      	add	sp, #108	; 0x6c
 800d224:	bd30      	pop	{r4, r5, pc}
 800d226:	f44f 7302 	mov.w	r3, #520	; 0x208
 800d22a:	f8ad 300c 	strh.w	r3, [sp, #12]
 800d22e:	bf14      	ite	ne
 800d230:	f104 33ff 	addne.w	r3, r4, #4294967295
 800d234:	4623      	moveq	r3, r4
 800d236:	9302      	str	r3, [sp, #8]
 800d238:	9305      	str	r3, [sp, #20]
 800d23a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800d23e:	9100      	str	r1, [sp, #0]
 800d240:	9104      	str	r1, [sp, #16]
 800d242:	f8ad 300e 	strh.w	r3, [sp, #14]
 800d246:	4669      	mov	r1, sp
 800d248:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800d24a:	f001 fc8d 	bl	800eb68 <_svfiprintf_r>
 800d24e:	1c43      	adds	r3, r0, #1
 800d250:	bfbc      	itt	lt
 800d252:	238b      	movlt	r3, #139	; 0x8b
 800d254:	602b      	strlt	r3, [r5, #0]
 800d256:	2c00      	cmp	r4, #0
 800d258:	d0e3      	beq.n	800d222 <_vsniprintf_r+0x16>
 800d25a:	9b00      	ldr	r3, [sp, #0]
 800d25c:	2200      	movs	r2, #0
 800d25e:	701a      	strb	r2, [r3, #0]
 800d260:	e7df      	b.n	800d222 <_vsniprintf_r+0x16>
	...

0800d264 <vsniprintf>:
 800d264:	b507      	push	{r0, r1, r2, lr}
 800d266:	9300      	str	r3, [sp, #0]
 800d268:	4613      	mov	r3, r2
 800d26a:	460a      	mov	r2, r1
 800d26c:	4601      	mov	r1, r0
 800d26e:	4803      	ldr	r0, [pc, #12]	; (800d27c <vsniprintf+0x18>)
 800d270:	6800      	ldr	r0, [r0, #0]
 800d272:	f7ff ffcb 	bl	800d20c <_vsniprintf_r>
 800d276:	b003      	add	sp, #12
 800d278:	f85d fb04 	ldr.w	pc, [sp], #4
 800d27c:	20000198 	.word	0x20000198

0800d280 <__swbuf_r>:
 800d280:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d282:	460e      	mov	r6, r1
 800d284:	4614      	mov	r4, r2
 800d286:	4605      	mov	r5, r0
 800d288:	b118      	cbz	r0, 800d292 <__swbuf_r+0x12>
 800d28a:	6983      	ldr	r3, [r0, #24]
 800d28c:	b90b      	cbnz	r3, 800d292 <__swbuf_r+0x12>
 800d28e:	f000 f9d1 	bl	800d634 <__sinit>
 800d292:	4b21      	ldr	r3, [pc, #132]	; (800d318 <__swbuf_r+0x98>)
 800d294:	429c      	cmp	r4, r3
 800d296:	d12b      	bne.n	800d2f0 <__swbuf_r+0x70>
 800d298:	686c      	ldr	r4, [r5, #4]
 800d29a:	69a3      	ldr	r3, [r4, #24]
 800d29c:	60a3      	str	r3, [r4, #8]
 800d29e:	89a3      	ldrh	r3, [r4, #12]
 800d2a0:	071a      	lsls	r2, r3, #28
 800d2a2:	d52f      	bpl.n	800d304 <__swbuf_r+0x84>
 800d2a4:	6923      	ldr	r3, [r4, #16]
 800d2a6:	b36b      	cbz	r3, 800d304 <__swbuf_r+0x84>
 800d2a8:	6923      	ldr	r3, [r4, #16]
 800d2aa:	6820      	ldr	r0, [r4, #0]
 800d2ac:	1ac0      	subs	r0, r0, r3
 800d2ae:	6963      	ldr	r3, [r4, #20]
 800d2b0:	b2f6      	uxtb	r6, r6
 800d2b2:	4283      	cmp	r3, r0
 800d2b4:	4637      	mov	r7, r6
 800d2b6:	dc04      	bgt.n	800d2c2 <__swbuf_r+0x42>
 800d2b8:	4621      	mov	r1, r4
 800d2ba:	4628      	mov	r0, r5
 800d2bc:	f000 f926 	bl	800d50c <_fflush_r>
 800d2c0:	bb30      	cbnz	r0, 800d310 <__swbuf_r+0x90>
 800d2c2:	68a3      	ldr	r3, [r4, #8]
 800d2c4:	3b01      	subs	r3, #1
 800d2c6:	60a3      	str	r3, [r4, #8]
 800d2c8:	6823      	ldr	r3, [r4, #0]
 800d2ca:	1c5a      	adds	r2, r3, #1
 800d2cc:	6022      	str	r2, [r4, #0]
 800d2ce:	701e      	strb	r6, [r3, #0]
 800d2d0:	6963      	ldr	r3, [r4, #20]
 800d2d2:	3001      	adds	r0, #1
 800d2d4:	4283      	cmp	r3, r0
 800d2d6:	d004      	beq.n	800d2e2 <__swbuf_r+0x62>
 800d2d8:	89a3      	ldrh	r3, [r4, #12]
 800d2da:	07db      	lsls	r3, r3, #31
 800d2dc:	d506      	bpl.n	800d2ec <__swbuf_r+0x6c>
 800d2de:	2e0a      	cmp	r6, #10
 800d2e0:	d104      	bne.n	800d2ec <__swbuf_r+0x6c>
 800d2e2:	4621      	mov	r1, r4
 800d2e4:	4628      	mov	r0, r5
 800d2e6:	f000 f911 	bl	800d50c <_fflush_r>
 800d2ea:	b988      	cbnz	r0, 800d310 <__swbuf_r+0x90>
 800d2ec:	4638      	mov	r0, r7
 800d2ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d2f0:	4b0a      	ldr	r3, [pc, #40]	; (800d31c <__swbuf_r+0x9c>)
 800d2f2:	429c      	cmp	r4, r3
 800d2f4:	d101      	bne.n	800d2fa <__swbuf_r+0x7a>
 800d2f6:	68ac      	ldr	r4, [r5, #8]
 800d2f8:	e7cf      	b.n	800d29a <__swbuf_r+0x1a>
 800d2fa:	4b09      	ldr	r3, [pc, #36]	; (800d320 <__swbuf_r+0xa0>)
 800d2fc:	429c      	cmp	r4, r3
 800d2fe:	bf08      	it	eq
 800d300:	68ec      	ldreq	r4, [r5, #12]
 800d302:	e7ca      	b.n	800d29a <__swbuf_r+0x1a>
 800d304:	4621      	mov	r1, r4
 800d306:	4628      	mov	r0, r5
 800d308:	f000 f80c 	bl	800d324 <__swsetup_r>
 800d30c:	2800      	cmp	r0, #0
 800d30e:	d0cb      	beq.n	800d2a8 <__swbuf_r+0x28>
 800d310:	f04f 37ff 	mov.w	r7, #4294967295
 800d314:	e7ea      	b.n	800d2ec <__swbuf_r+0x6c>
 800d316:	bf00      	nop
 800d318:	0800fb04 	.word	0x0800fb04
 800d31c:	0800fb24 	.word	0x0800fb24
 800d320:	0800fae4 	.word	0x0800fae4

0800d324 <__swsetup_r>:
 800d324:	4b32      	ldr	r3, [pc, #200]	; (800d3f0 <__swsetup_r+0xcc>)
 800d326:	b570      	push	{r4, r5, r6, lr}
 800d328:	681d      	ldr	r5, [r3, #0]
 800d32a:	4606      	mov	r6, r0
 800d32c:	460c      	mov	r4, r1
 800d32e:	b125      	cbz	r5, 800d33a <__swsetup_r+0x16>
 800d330:	69ab      	ldr	r3, [r5, #24]
 800d332:	b913      	cbnz	r3, 800d33a <__swsetup_r+0x16>
 800d334:	4628      	mov	r0, r5
 800d336:	f000 f97d 	bl	800d634 <__sinit>
 800d33a:	4b2e      	ldr	r3, [pc, #184]	; (800d3f4 <__swsetup_r+0xd0>)
 800d33c:	429c      	cmp	r4, r3
 800d33e:	d10f      	bne.n	800d360 <__swsetup_r+0x3c>
 800d340:	686c      	ldr	r4, [r5, #4]
 800d342:	89a3      	ldrh	r3, [r4, #12]
 800d344:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d348:	0719      	lsls	r1, r3, #28
 800d34a:	d42c      	bmi.n	800d3a6 <__swsetup_r+0x82>
 800d34c:	06dd      	lsls	r5, r3, #27
 800d34e:	d411      	bmi.n	800d374 <__swsetup_r+0x50>
 800d350:	2309      	movs	r3, #9
 800d352:	6033      	str	r3, [r6, #0]
 800d354:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800d358:	81a3      	strh	r3, [r4, #12]
 800d35a:	f04f 30ff 	mov.w	r0, #4294967295
 800d35e:	e03e      	b.n	800d3de <__swsetup_r+0xba>
 800d360:	4b25      	ldr	r3, [pc, #148]	; (800d3f8 <__swsetup_r+0xd4>)
 800d362:	429c      	cmp	r4, r3
 800d364:	d101      	bne.n	800d36a <__swsetup_r+0x46>
 800d366:	68ac      	ldr	r4, [r5, #8]
 800d368:	e7eb      	b.n	800d342 <__swsetup_r+0x1e>
 800d36a:	4b24      	ldr	r3, [pc, #144]	; (800d3fc <__swsetup_r+0xd8>)
 800d36c:	429c      	cmp	r4, r3
 800d36e:	bf08      	it	eq
 800d370:	68ec      	ldreq	r4, [r5, #12]
 800d372:	e7e6      	b.n	800d342 <__swsetup_r+0x1e>
 800d374:	0758      	lsls	r0, r3, #29
 800d376:	d512      	bpl.n	800d39e <__swsetup_r+0x7a>
 800d378:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d37a:	b141      	cbz	r1, 800d38e <__swsetup_r+0x6a>
 800d37c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d380:	4299      	cmp	r1, r3
 800d382:	d002      	beq.n	800d38a <__swsetup_r+0x66>
 800d384:	4630      	mov	r0, r6
 800d386:	f001 fab3 	bl	800e8f0 <_free_r>
 800d38a:	2300      	movs	r3, #0
 800d38c:	6363      	str	r3, [r4, #52]	; 0x34
 800d38e:	89a3      	ldrh	r3, [r4, #12]
 800d390:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800d394:	81a3      	strh	r3, [r4, #12]
 800d396:	2300      	movs	r3, #0
 800d398:	6063      	str	r3, [r4, #4]
 800d39a:	6923      	ldr	r3, [r4, #16]
 800d39c:	6023      	str	r3, [r4, #0]
 800d39e:	89a3      	ldrh	r3, [r4, #12]
 800d3a0:	f043 0308 	orr.w	r3, r3, #8
 800d3a4:	81a3      	strh	r3, [r4, #12]
 800d3a6:	6923      	ldr	r3, [r4, #16]
 800d3a8:	b94b      	cbnz	r3, 800d3be <__swsetup_r+0x9a>
 800d3aa:	89a3      	ldrh	r3, [r4, #12]
 800d3ac:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800d3b0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d3b4:	d003      	beq.n	800d3be <__swsetup_r+0x9a>
 800d3b6:	4621      	mov	r1, r4
 800d3b8:	4630      	mov	r0, r6
 800d3ba:	f000 fd6f 	bl	800de9c <__smakebuf_r>
 800d3be:	89a0      	ldrh	r0, [r4, #12]
 800d3c0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d3c4:	f010 0301 	ands.w	r3, r0, #1
 800d3c8:	d00a      	beq.n	800d3e0 <__swsetup_r+0xbc>
 800d3ca:	2300      	movs	r3, #0
 800d3cc:	60a3      	str	r3, [r4, #8]
 800d3ce:	6963      	ldr	r3, [r4, #20]
 800d3d0:	425b      	negs	r3, r3
 800d3d2:	61a3      	str	r3, [r4, #24]
 800d3d4:	6923      	ldr	r3, [r4, #16]
 800d3d6:	b943      	cbnz	r3, 800d3ea <__swsetup_r+0xc6>
 800d3d8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800d3dc:	d1ba      	bne.n	800d354 <__swsetup_r+0x30>
 800d3de:	bd70      	pop	{r4, r5, r6, pc}
 800d3e0:	0781      	lsls	r1, r0, #30
 800d3e2:	bf58      	it	pl
 800d3e4:	6963      	ldrpl	r3, [r4, #20]
 800d3e6:	60a3      	str	r3, [r4, #8]
 800d3e8:	e7f4      	b.n	800d3d4 <__swsetup_r+0xb0>
 800d3ea:	2000      	movs	r0, #0
 800d3ec:	e7f7      	b.n	800d3de <__swsetup_r+0xba>
 800d3ee:	bf00      	nop
 800d3f0:	20000198 	.word	0x20000198
 800d3f4:	0800fb04 	.word	0x0800fb04
 800d3f8:	0800fb24 	.word	0x0800fb24
 800d3fc:	0800fae4 	.word	0x0800fae4

0800d400 <__sflush_r>:
 800d400:	898a      	ldrh	r2, [r1, #12]
 800d402:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d406:	4605      	mov	r5, r0
 800d408:	0710      	lsls	r0, r2, #28
 800d40a:	460c      	mov	r4, r1
 800d40c:	d458      	bmi.n	800d4c0 <__sflush_r+0xc0>
 800d40e:	684b      	ldr	r3, [r1, #4]
 800d410:	2b00      	cmp	r3, #0
 800d412:	dc05      	bgt.n	800d420 <__sflush_r+0x20>
 800d414:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800d416:	2b00      	cmp	r3, #0
 800d418:	dc02      	bgt.n	800d420 <__sflush_r+0x20>
 800d41a:	2000      	movs	r0, #0
 800d41c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d420:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d422:	2e00      	cmp	r6, #0
 800d424:	d0f9      	beq.n	800d41a <__sflush_r+0x1a>
 800d426:	2300      	movs	r3, #0
 800d428:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800d42c:	682f      	ldr	r7, [r5, #0]
 800d42e:	602b      	str	r3, [r5, #0]
 800d430:	d032      	beq.n	800d498 <__sflush_r+0x98>
 800d432:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800d434:	89a3      	ldrh	r3, [r4, #12]
 800d436:	075a      	lsls	r2, r3, #29
 800d438:	d505      	bpl.n	800d446 <__sflush_r+0x46>
 800d43a:	6863      	ldr	r3, [r4, #4]
 800d43c:	1ac0      	subs	r0, r0, r3
 800d43e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800d440:	b10b      	cbz	r3, 800d446 <__sflush_r+0x46>
 800d442:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800d444:	1ac0      	subs	r0, r0, r3
 800d446:	2300      	movs	r3, #0
 800d448:	4602      	mov	r2, r0
 800d44a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d44c:	6a21      	ldr	r1, [r4, #32]
 800d44e:	4628      	mov	r0, r5
 800d450:	47b0      	blx	r6
 800d452:	1c43      	adds	r3, r0, #1
 800d454:	89a3      	ldrh	r3, [r4, #12]
 800d456:	d106      	bne.n	800d466 <__sflush_r+0x66>
 800d458:	6829      	ldr	r1, [r5, #0]
 800d45a:	291d      	cmp	r1, #29
 800d45c:	d82c      	bhi.n	800d4b8 <__sflush_r+0xb8>
 800d45e:	4a2a      	ldr	r2, [pc, #168]	; (800d508 <__sflush_r+0x108>)
 800d460:	40ca      	lsrs	r2, r1
 800d462:	07d6      	lsls	r6, r2, #31
 800d464:	d528      	bpl.n	800d4b8 <__sflush_r+0xb8>
 800d466:	2200      	movs	r2, #0
 800d468:	6062      	str	r2, [r4, #4]
 800d46a:	04d9      	lsls	r1, r3, #19
 800d46c:	6922      	ldr	r2, [r4, #16]
 800d46e:	6022      	str	r2, [r4, #0]
 800d470:	d504      	bpl.n	800d47c <__sflush_r+0x7c>
 800d472:	1c42      	adds	r2, r0, #1
 800d474:	d101      	bne.n	800d47a <__sflush_r+0x7a>
 800d476:	682b      	ldr	r3, [r5, #0]
 800d478:	b903      	cbnz	r3, 800d47c <__sflush_r+0x7c>
 800d47a:	6560      	str	r0, [r4, #84]	; 0x54
 800d47c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d47e:	602f      	str	r7, [r5, #0]
 800d480:	2900      	cmp	r1, #0
 800d482:	d0ca      	beq.n	800d41a <__sflush_r+0x1a>
 800d484:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d488:	4299      	cmp	r1, r3
 800d48a:	d002      	beq.n	800d492 <__sflush_r+0x92>
 800d48c:	4628      	mov	r0, r5
 800d48e:	f001 fa2f 	bl	800e8f0 <_free_r>
 800d492:	2000      	movs	r0, #0
 800d494:	6360      	str	r0, [r4, #52]	; 0x34
 800d496:	e7c1      	b.n	800d41c <__sflush_r+0x1c>
 800d498:	6a21      	ldr	r1, [r4, #32]
 800d49a:	2301      	movs	r3, #1
 800d49c:	4628      	mov	r0, r5
 800d49e:	47b0      	blx	r6
 800d4a0:	1c41      	adds	r1, r0, #1
 800d4a2:	d1c7      	bne.n	800d434 <__sflush_r+0x34>
 800d4a4:	682b      	ldr	r3, [r5, #0]
 800d4a6:	2b00      	cmp	r3, #0
 800d4a8:	d0c4      	beq.n	800d434 <__sflush_r+0x34>
 800d4aa:	2b1d      	cmp	r3, #29
 800d4ac:	d001      	beq.n	800d4b2 <__sflush_r+0xb2>
 800d4ae:	2b16      	cmp	r3, #22
 800d4b0:	d101      	bne.n	800d4b6 <__sflush_r+0xb6>
 800d4b2:	602f      	str	r7, [r5, #0]
 800d4b4:	e7b1      	b.n	800d41a <__sflush_r+0x1a>
 800d4b6:	89a3      	ldrh	r3, [r4, #12]
 800d4b8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d4bc:	81a3      	strh	r3, [r4, #12]
 800d4be:	e7ad      	b.n	800d41c <__sflush_r+0x1c>
 800d4c0:	690f      	ldr	r7, [r1, #16]
 800d4c2:	2f00      	cmp	r7, #0
 800d4c4:	d0a9      	beq.n	800d41a <__sflush_r+0x1a>
 800d4c6:	0793      	lsls	r3, r2, #30
 800d4c8:	680e      	ldr	r6, [r1, #0]
 800d4ca:	bf08      	it	eq
 800d4cc:	694b      	ldreq	r3, [r1, #20]
 800d4ce:	600f      	str	r7, [r1, #0]
 800d4d0:	bf18      	it	ne
 800d4d2:	2300      	movne	r3, #0
 800d4d4:	eba6 0807 	sub.w	r8, r6, r7
 800d4d8:	608b      	str	r3, [r1, #8]
 800d4da:	f1b8 0f00 	cmp.w	r8, #0
 800d4de:	dd9c      	ble.n	800d41a <__sflush_r+0x1a>
 800d4e0:	6a21      	ldr	r1, [r4, #32]
 800d4e2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800d4e4:	4643      	mov	r3, r8
 800d4e6:	463a      	mov	r2, r7
 800d4e8:	4628      	mov	r0, r5
 800d4ea:	47b0      	blx	r6
 800d4ec:	2800      	cmp	r0, #0
 800d4ee:	dc06      	bgt.n	800d4fe <__sflush_r+0xfe>
 800d4f0:	89a3      	ldrh	r3, [r4, #12]
 800d4f2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d4f6:	81a3      	strh	r3, [r4, #12]
 800d4f8:	f04f 30ff 	mov.w	r0, #4294967295
 800d4fc:	e78e      	b.n	800d41c <__sflush_r+0x1c>
 800d4fe:	4407      	add	r7, r0
 800d500:	eba8 0800 	sub.w	r8, r8, r0
 800d504:	e7e9      	b.n	800d4da <__sflush_r+0xda>
 800d506:	bf00      	nop
 800d508:	20400001 	.word	0x20400001

0800d50c <_fflush_r>:
 800d50c:	b538      	push	{r3, r4, r5, lr}
 800d50e:	690b      	ldr	r3, [r1, #16]
 800d510:	4605      	mov	r5, r0
 800d512:	460c      	mov	r4, r1
 800d514:	b913      	cbnz	r3, 800d51c <_fflush_r+0x10>
 800d516:	2500      	movs	r5, #0
 800d518:	4628      	mov	r0, r5
 800d51a:	bd38      	pop	{r3, r4, r5, pc}
 800d51c:	b118      	cbz	r0, 800d526 <_fflush_r+0x1a>
 800d51e:	6983      	ldr	r3, [r0, #24]
 800d520:	b90b      	cbnz	r3, 800d526 <_fflush_r+0x1a>
 800d522:	f000 f887 	bl	800d634 <__sinit>
 800d526:	4b14      	ldr	r3, [pc, #80]	; (800d578 <_fflush_r+0x6c>)
 800d528:	429c      	cmp	r4, r3
 800d52a:	d11b      	bne.n	800d564 <_fflush_r+0x58>
 800d52c:	686c      	ldr	r4, [r5, #4]
 800d52e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d532:	2b00      	cmp	r3, #0
 800d534:	d0ef      	beq.n	800d516 <_fflush_r+0xa>
 800d536:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800d538:	07d0      	lsls	r0, r2, #31
 800d53a:	d404      	bmi.n	800d546 <_fflush_r+0x3a>
 800d53c:	0599      	lsls	r1, r3, #22
 800d53e:	d402      	bmi.n	800d546 <_fflush_r+0x3a>
 800d540:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d542:	f000 fc84 	bl	800de4e <__retarget_lock_acquire_recursive>
 800d546:	4628      	mov	r0, r5
 800d548:	4621      	mov	r1, r4
 800d54a:	f7ff ff59 	bl	800d400 <__sflush_r>
 800d54e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d550:	07da      	lsls	r2, r3, #31
 800d552:	4605      	mov	r5, r0
 800d554:	d4e0      	bmi.n	800d518 <_fflush_r+0xc>
 800d556:	89a3      	ldrh	r3, [r4, #12]
 800d558:	059b      	lsls	r3, r3, #22
 800d55a:	d4dd      	bmi.n	800d518 <_fflush_r+0xc>
 800d55c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d55e:	f000 fc77 	bl	800de50 <__retarget_lock_release_recursive>
 800d562:	e7d9      	b.n	800d518 <_fflush_r+0xc>
 800d564:	4b05      	ldr	r3, [pc, #20]	; (800d57c <_fflush_r+0x70>)
 800d566:	429c      	cmp	r4, r3
 800d568:	d101      	bne.n	800d56e <_fflush_r+0x62>
 800d56a:	68ac      	ldr	r4, [r5, #8]
 800d56c:	e7df      	b.n	800d52e <_fflush_r+0x22>
 800d56e:	4b04      	ldr	r3, [pc, #16]	; (800d580 <_fflush_r+0x74>)
 800d570:	429c      	cmp	r4, r3
 800d572:	bf08      	it	eq
 800d574:	68ec      	ldreq	r4, [r5, #12]
 800d576:	e7da      	b.n	800d52e <_fflush_r+0x22>
 800d578:	0800fb04 	.word	0x0800fb04
 800d57c:	0800fb24 	.word	0x0800fb24
 800d580:	0800fae4 	.word	0x0800fae4

0800d584 <std>:
 800d584:	2300      	movs	r3, #0
 800d586:	b510      	push	{r4, lr}
 800d588:	4604      	mov	r4, r0
 800d58a:	e9c0 3300 	strd	r3, r3, [r0]
 800d58e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800d592:	6083      	str	r3, [r0, #8]
 800d594:	8181      	strh	r1, [r0, #12]
 800d596:	6643      	str	r3, [r0, #100]	; 0x64
 800d598:	81c2      	strh	r2, [r0, #14]
 800d59a:	6183      	str	r3, [r0, #24]
 800d59c:	4619      	mov	r1, r3
 800d59e:	2208      	movs	r2, #8
 800d5a0:	305c      	adds	r0, #92	; 0x5c
 800d5a2:	f7fe fe87 	bl	800c2b4 <memset>
 800d5a6:	4b05      	ldr	r3, [pc, #20]	; (800d5bc <std+0x38>)
 800d5a8:	6263      	str	r3, [r4, #36]	; 0x24
 800d5aa:	4b05      	ldr	r3, [pc, #20]	; (800d5c0 <std+0x3c>)
 800d5ac:	62a3      	str	r3, [r4, #40]	; 0x28
 800d5ae:	4b05      	ldr	r3, [pc, #20]	; (800d5c4 <std+0x40>)
 800d5b0:	62e3      	str	r3, [r4, #44]	; 0x2c
 800d5b2:	4b05      	ldr	r3, [pc, #20]	; (800d5c8 <std+0x44>)
 800d5b4:	6224      	str	r4, [r4, #32]
 800d5b6:	6323      	str	r3, [r4, #48]	; 0x30
 800d5b8:	bd10      	pop	{r4, pc}
 800d5ba:	bf00      	nop
 800d5bc:	0800f0cd 	.word	0x0800f0cd
 800d5c0:	0800f0ef 	.word	0x0800f0ef
 800d5c4:	0800f127 	.word	0x0800f127
 800d5c8:	0800f14b 	.word	0x0800f14b

0800d5cc <_cleanup_r>:
 800d5cc:	4901      	ldr	r1, [pc, #4]	; (800d5d4 <_cleanup_r+0x8>)
 800d5ce:	f000 b8af 	b.w	800d730 <_fwalk_reent>
 800d5d2:	bf00      	nop
 800d5d4:	0800d50d 	.word	0x0800d50d

0800d5d8 <__sfmoreglue>:
 800d5d8:	b570      	push	{r4, r5, r6, lr}
 800d5da:	2268      	movs	r2, #104	; 0x68
 800d5dc:	1e4d      	subs	r5, r1, #1
 800d5de:	4355      	muls	r5, r2
 800d5e0:	460e      	mov	r6, r1
 800d5e2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800d5e6:	f001 f9ef 	bl	800e9c8 <_malloc_r>
 800d5ea:	4604      	mov	r4, r0
 800d5ec:	b140      	cbz	r0, 800d600 <__sfmoreglue+0x28>
 800d5ee:	2100      	movs	r1, #0
 800d5f0:	e9c0 1600 	strd	r1, r6, [r0]
 800d5f4:	300c      	adds	r0, #12
 800d5f6:	60a0      	str	r0, [r4, #8]
 800d5f8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800d5fc:	f7fe fe5a 	bl	800c2b4 <memset>
 800d600:	4620      	mov	r0, r4
 800d602:	bd70      	pop	{r4, r5, r6, pc}

0800d604 <__sfp_lock_acquire>:
 800d604:	4801      	ldr	r0, [pc, #4]	; (800d60c <__sfp_lock_acquire+0x8>)
 800d606:	f000 bc22 	b.w	800de4e <__retarget_lock_acquire_recursive>
 800d60a:	bf00      	nop
 800d60c:	20003785 	.word	0x20003785

0800d610 <__sfp_lock_release>:
 800d610:	4801      	ldr	r0, [pc, #4]	; (800d618 <__sfp_lock_release+0x8>)
 800d612:	f000 bc1d 	b.w	800de50 <__retarget_lock_release_recursive>
 800d616:	bf00      	nop
 800d618:	20003785 	.word	0x20003785

0800d61c <__sinit_lock_acquire>:
 800d61c:	4801      	ldr	r0, [pc, #4]	; (800d624 <__sinit_lock_acquire+0x8>)
 800d61e:	f000 bc16 	b.w	800de4e <__retarget_lock_acquire_recursive>
 800d622:	bf00      	nop
 800d624:	20003786 	.word	0x20003786

0800d628 <__sinit_lock_release>:
 800d628:	4801      	ldr	r0, [pc, #4]	; (800d630 <__sinit_lock_release+0x8>)
 800d62a:	f000 bc11 	b.w	800de50 <__retarget_lock_release_recursive>
 800d62e:	bf00      	nop
 800d630:	20003786 	.word	0x20003786

0800d634 <__sinit>:
 800d634:	b510      	push	{r4, lr}
 800d636:	4604      	mov	r4, r0
 800d638:	f7ff fff0 	bl	800d61c <__sinit_lock_acquire>
 800d63c:	69a3      	ldr	r3, [r4, #24]
 800d63e:	b11b      	cbz	r3, 800d648 <__sinit+0x14>
 800d640:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d644:	f7ff bff0 	b.w	800d628 <__sinit_lock_release>
 800d648:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800d64c:	6523      	str	r3, [r4, #80]	; 0x50
 800d64e:	4b13      	ldr	r3, [pc, #76]	; (800d69c <__sinit+0x68>)
 800d650:	4a13      	ldr	r2, [pc, #76]	; (800d6a0 <__sinit+0x6c>)
 800d652:	681b      	ldr	r3, [r3, #0]
 800d654:	62a2      	str	r2, [r4, #40]	; 0x28
 800d656:	42a3      	cmp	r3, r4
 800d658:	bf04      	itt	eq
 800d65a:	2301      	moveq	r3, #1
 800d65c:	61a3      	streq	r3, [r4, #24]
 800d65e:	4620      	mov	r0, r4
 800d660:	f000 f820 	bl	800d6a4 <__sfp>
 800d664:	6060      	str	r0, [r4, #4]
 800d666:	4620      	mov	r0, r4
 800d668:	f000 f81c 	bl	800d6a4 <__sfp>
 800d66c:	60a0      	str	r0, [r4, #8]
 800d66e:	4620      	mov	r0, r4
 800d670:	f000 f818 	bl	800d6a4 <__sfp>
 800d674:	2200      	movs	r2, #0
 800d676:	60e0      	str	r0, [r4, #12]
 800d678:	2104      	movs	r1, #4
 800d67a:	6860      	ldr	r0, [r4, #4]
 800d67c:	f7ff ff82 	bl	800d584 <std>
 800d680:	68a0      	ldr	r0, [r4, #8]
 800d682:	2201      	movs	r2, #1
 800d684:	2109      	movs	r1, #9
 800d686:	f7ff ff7d 	bl	800d584 <std>
 800d68a:	68e0      	ldr	r0, [r4, #12]
 800d68c:	2202      	movs	r2, #2
 800d68e:	2112      	movs	r1, #18
 800d690:	f7ff ff78 	bl	800d584 <std>
 800d694:	2301      	movs	r3, #1
 800d696:	61a3      	str	r3, [r4, #24]
 800d698:	e7d2      	b.n	800d640 <__sinit+0xc>
 800d69a:	bf00      	nop
 800d69c:	0800f980 	.word	0x0800f980
 800d6a0:	0800d5cd 	.word	0x0800d5cd

0800d6a4 <__sfp>:
 800d6a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d6a6:	4607      	mov	r7, r0
 800d6a8:	f7ff ffac 	bl	800d604 <__sfp_lock_acquire>
 800d6ac:	4b1e      	ldr	r3, [pc, #120]	; (800d728 <__sfp+0x84>)
 800d6ae:	681e      	ldr	r6, [r3, #0]
 800d6b0:	69b3      	ldr	r3, [r6, #24]
 800d6b2:	b913      	cbnz	r3, 800d6ba <__sfp+0x16>
 800d6b4:	4630      	mov	r0, r6
 800d6b6:	f7ff ffbd 	bl	800d634 <__sinit>
 800d6ba:	3648      	adds	r6, #72	; 0x48
 800d6bc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800d6c0:	3b01      	subs	r3, #1
 800d6c2:	d503      	bpl.n	800d6cc <__sfp+0x28>
 800d6c4:	6833      	ldr	r3, [r6, #0]
 800d6c6:	b30b      	cbz	r3, 800d70c <__sfp+0x68>
 800d6c8:	6836      	ldr	r6, [r6, #0]
 800d6ca:	e7f7      	b.n	800d6bc <__sfp+0x18>
 800d6cc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800d6d0:	b9d5      	cbnz	r5, 800d708 <__sfp+0x64>
 800d6d2:	4b16      	ldr	r3, [pc, #88]	; (800d72c <__sfp+0x88>)
 800d6d4:	60e3      	str	r3, [r4, #12]
 800d6d6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800d6da:	6665      	str	r5, [r4, #100]	; 0x64
 800d6dc:	f000 fbb6 	bl	800de4c <__retarget_lock_init_recursive>
 800d6e0:	f7ff ff96 	bl	800d610 <__sfp_lock_release>
 800d6e4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800d6e8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800d6ec:	6025      	str	r5, [r4, #0]
 800d6ee:	61a5      	str	r5, [r4, #24]
 800d6f0:	2208      	movs	r2, #8
 800d6f2:	4629      	mov	r1, r5
 800d6f4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800d6f8:	f7fe fddc 	bl	800c2b4 <memset>
 800d6fc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800d700:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800d704:	4620      	mov	r0, r4
 800d706:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d708:	3468      	adds	r4, #104	; 0x68
 800d70a:	e7d9      	b.n	800d6c0 <__sfp+0x1c>
 800d70c:	2104      	movs	r1, #4
 800d70e:	4638      	mov	r0, r7
 800d710:	f7ff ff62 	bl	800d5d8 <__sfmoreglue>
 800d714:	4604      	mov	r4, r0
 800d716:	6030      	str	r0, [r6, #0]
 800d718:	2800      	cmp	r0, #0
 800d71a:	d1d5      	bne.n	800d6c8 <__sfp+0x24>
 800d71c:	f7ff ff78 	bl	800d610 <__sfp_lock_release>
 800d720:	230c      	movs	r3, #12
 800d722:	603b      	str	r3, [r7, #0]
 800d724:	e7ee      	b.n	800d704 <__sfp+0x60>
 800d726:	bf00      	nop
 800d728:	0800f980 	.word	0x0800f980
 800d72c:	ffff0001 	.word	0xffff0001

0800d730 <_fwalk_reent>:
 800d730:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d734:	4606      	mov	r6, r0
 800d736:	4688      	mov	r8, r1
 800d738:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800d73c:	2700      	movs	r7, #0
 800d73e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800d742:	f1b9 0901 	subs.w	r9, r9, #1
 800d746:	d505      	bpl.n	800d754 <_fwalk_reent+0x24>
 800d748:	6824      	ldr	r4, [r4, #0]
 800d74a:	2c00      	cmp	r4, #0
 800d74c:	d1f7      	bne.n	800d73e <_fwalk_reent+0xe>
 800d74e:	4638      	mov	r0, r7
 800d750:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d754:	89ab      	ldrh	r3, [r5, #12]
 800d756:	2b01      	cmp	r3, #1
 800d758:	d907      	bls.n	800d76a <_fwalk_reent+0x3a>
 800d75a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800d75e:	3301      	adds	r3, #1
 800d760:	d003      	beq.n	800d76a <_fwalk_reent+0x3a>
 800d762:	4629      	mov	r1, r5
 800d764:	4630      	mov	r0, r6
 800d766:	47c0      	blx	r8
 800d768:	4307      	orrs	r7, r0
 800d76a:	3568      	adds	r5, #104	; 0x68
 800d76c:	e7e9      	b.n	800d742 <_fwalk_reent+0x12>

0800d76e <rshift>:
 800d76e:	6903      	ldr	r3, [r0, #16]
 800d770:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800d774:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800d778:	ea4f 1261 	mov.w	r2, r1, asr #5
 800d77c:	f100 0414 	add.w	r4, r0, #20
 800d780:	dd45      	ble.n	800d80e <rshift+0xa0>
 800d782:	f011 011f 	ands.w	r1, r1, #31
 800d786:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800d78a:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800d78e:	d10c      	bne.n	800d7aa <rshift+0x3c>
 800d790:	f100 0710 	add.w	r7, r0, #16
 800d794:	4629      	mov	r1, r5
 800d796:	42b1      	cmp	r1, r6
 800d798:	d334      	bcc.n	800d804 <rshift+0x96>
 800d79a:	1a9b      	subs	r3, r3, r2
 800d79c:	009b      	lsls	r3, r3, #2
 800d79e:	1eea      	subs	r2, r5, #3
 800d7a0:	4296      	cmp	r6, r2
 800d7a2:	bf38      	it	cc
 800d7a4:	2300      	movcc	r3, #0
 800d7a6:	4423      	add	r3, r4
 800d7a8:	e015      	b.n	800d7d6 <rshift+0x68>
 800d7aa:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800d7ae:	f1c1 0820 	rsb	r8, r1, #32
 800d7b2:	40cf      	lsrs	r7, r1
 800d7b4:	f105 0e04 	add.w	lr, r5, #4
 800d7b8:	46a1      	mov	r9, r4
 800d7ba:	4576      	cmp	r6, lr
 800d7bc:	46f4      	mov	ip, lr
 800d7be:	d815      	bhi.n	800d7ec <rshift+0x7e>
 800d7c0:	1a9a      	subs	r2, r3, r2
 800d7c2:	0092      	lsls	r2, r2, #2
 800d7c4:	3a04      	subs	r2, #4
 800d7c6:	3501      	adds	r5, #1
 800d7c8:	42ae      	cmp	r6, r5
 800d7ca:	bf38      	it	cc
 800d7cc:	2200      	movcc	r2, #0
 800d7ce:	18a3      	adds	r3, r4, r2
 800d7d0:	50a7      	str	r7, [r4, r2]
 800d7d2:	b107      	cbz	r7, 800d7d6 <rshift+0x68>
 800d7d4:	3304      	adds	r3, #4
 800d7d6:	1b1a      	subs	r2, r3, r4
 800d7d8:	42a3      	cmp	r3, r4
 800d7da:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800d7de:	bf08      	it	eq
 800d7e0:	2300      	moveq	r3, #0
 800d7e2:	6102      	str	r2, [r0, #16]
 800d7e4:	bf08      	it	eq
 800d7e6:	6143      	streq	r3, [r0, #20]
 800d7e8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d7ec:	f8dc c000 	ldr.w	ip, [ip]
 800d7f0:	fa0c fc08 	lsl.w	ip, ip, r8
 800d7f4:	ea4c 0707 	orr.w	r7, ip, r7
 800d7f8:	f849 7b04 	str.w	r7, [r9], #4
 800d7fc:	f85e 7b04 	ldr.w	r7, [lr], #4
 800d800:	40cf      	lsrs	r7, r1
 800d802:	e7da      	b.n	800d7ba <rshift+0x4c>
 800d804:	f851 cb04 	ldr.w	ip, [r1], #4
 800d808:	f847 cf04 	str.w	ip, [r7, #4]!
 800d80c:	e7c3      	b.n	800d796 <rshift+0x28>
 800d80e:	4623      	mov	r3, r4
 800d810:	e7e1      	b.n	800d7d6 <rshift+0x68>

0800d812 <__hexdig_fun>:
 800d812:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800d816:	2b09      	cmp	r3, #9
 800d818:	d802      	bhi.n	800d820 <__hexdig_fun+0xe>
 800d81a:	3820      	subs	r0, #32
 800d81c:	b2c0      	uxtb	r0, r0
 800d81e:	4770      	bx	lr
 800d820:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800d824:	2b05      	cmp	r3, #5
 800d826:	d801      	bhi.n	800d82c <__hexdig_fun+0x1a>
 800d828:	3847      	subs	r0, #71	; 0x47
 800d82a:	e7f7      	b.n	800d81c <__hexdig_fun+0xa>
 800d82c:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800d830:	2b05      	cmp	r3, #5
 800d832:	d801      	bhi.n	800d838 <__hexdig_fun+0x26>
 800d834:	3827      	subs	r0, #39	; 0x27
 800d836:	e7f1      	b.n	800d81c <__hexdig_fun+0xa>
 800d838:	2000      	movs	r0, #0
 800d83a:	4770      	bx	lr

0800d83c <__gethex>:
 800d83c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d840:	ed2d 8b02 	vpush	{d8}
 800d844:	b089      	sub	sp, #36	; 0x24
 800d846:	ee08 0a10 	vmov	s16, r0
 800d84a:	9304      	str	r3, [sp, #16]
 800d84c:	4bb4      	ldr	r3, [pc, #720]	; (800db20 <__gethex+0x2e4>)
 800d84e:	681b      	ldr	r3, [r3, #0]
 800d850:	9301      	str	r3, [sp, #4]
 800d852:	4618      	mov	r0, r3
 800d854:	468b      	mov	fp, r1
 800d856:	4690      	mov	r8, r2
 800d858:	f7f2 fccc 	bl	80001f4 <strlen>
 800d85c:	9b01      	ldr	r3, [sp, #4]
 800d85e:	f8db 2000 	ldr.w	r2, [fp]
 800d862:	4403      	add	r3, r0
 800d864:	4682      	mov	sl, r0
 800d866:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800d86a:	9305      	str	r3, [sp, #20]
 800d86c:	1c93      	adds	r3, r2, #2
 800d86e:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800d872:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800d876:	32fe      	adds	r2, #254	; 0xfe
 800d878:	18d1      	adds	r1, r2, r3
 800d87a:	461f      	mov	r7, r3
 800d87c:	f813 0b01 	ldrb.w	r0, [r3], #1
 800d880:	9100      	str	r1, [sp, #0]
 800d882:	2830      	cmp	r0, #48	; 0x30
 800d884:	d0f8      	beq.n	800d878 <__gethex+0x3c>
 800d886:	f7ff ffc4 	bl	800d812 <__hexdig_fun>
 800d88a:	4604      	mov	r4, r0
 800d88c:	2800      	cmp	r0, #0
 800d88e:	d13a      	bne.n	800d906 <__gethex+0xca>
 800d890:	9901      	ldr	r1, [sp, #4]
 800d892:	4652      	mov	r2, sl
 800d894:	4638      	mov	r0, r7
 800d896:	f001 fc5c 	bl	800f152 <strncmp>
 800d89a:	4605      	mov	r5, r0
 800d89c:	2800      	cmp	r0, #0
 800d89e:	d168      	bne.n	800d972 <__gethex+0x136>
 800d8a0:	f817 000a 	ldrb.w	r0, [r7, sl]
 800d8a4:	eb07 060a 	add.w	r6, r7, sl
 800d8a8:	f7ff ffb3 	bl	800d812 <__hexdig_fun>
 800d8ac:	2800      	cmp	r0, #0
 800d8ae:	d062      	beq.n	800d976 <__gethex+0x13a>
 800d8b0:	4633      	mov	r3, r6
 800d8b2:	7818      	ldrb	r0, [r3, #0]
 800d8b4:	2830      	cmp	r0, #48	; 0x30
 800d8b6:	461f      	mov	r7, r3
 800d8b8:	f103 0301 	add.w	r3, r3, #1
 800d8bc:	d0f9      	beq.n	800d8b2 <__gethex+0x76>
 800d8be:	f7ff ffa8 	bl	800d812 <__hexdig_fun>
 800d8c2:	2301      	movs	r3, #1
 800d8c4:	fab0 f480 	clz	r4, r0
 800d8c8:	0964      	lsrs	r4, r4, #5
 800d8ca:	4635      	mov	r5, r6
 800d8cc:	9300      	str	r3, [sp, #0]
 800d8ce:	463a      	mov	r2, r7
 800d8d0:	4616      	mov	r6, r2
 800d8d2:	3201      	adds	r2, #1
 800d8d4:	7830      	ldrb	r0, [r6, #0]
 800d8d6:	f7ff ff9c 	bl	800d812 <__hexdig_fun>
 800d8da:	2800      	cmp	r0, #0
 800d8dc:	d1f8      	bne.n	800d8d0 <__gethex+0x94>
 800d8de:	9901      	ldr	r1, [sp, #4]
 800d8e0:	4652      	mov	r2, sl
 800d8e2:	4630      	mov	r0, r6
 800d8e4:	f001 fc35 	bl	800f152 <strncmp>
 800d8e8:	b980      	cbnz	r0, 800d90c <__gethex+0xd0>
 800d8ea:	b94d      	cbnz	r5, 800d900 <__gethex+0xc4>
 800d8ec:	eb06 050a 	add.w	r5, r6, sl
 800d8f0:	462a      	mov	r2, r5
 800d8f2:	4616      	mov	r6, r2
 800d8f4:	3201      	adds	r2, #1
 800d8f6:	7830      	ldrb	r0, [r6, #0]
 800d8f8:	f7ff ff8b 	bl	800d812 <__hexdig_fun>
 800d8fc:	2800      	cmp	r0, #0
 800d8fe:	d1f8      	bne.n	800d8f2 <__gethex+0xb6>
 800d900:	1bad      	subs	r5, r5, r6
 800d902:	00ad      	lsls	r5, r5, #2
 800d904:	e004      	b.n	800d910 <__gethex+0xd4>
 800d906:	2400      	movs	r4, #0
 800d908:	4625      	mov	r5, r4
 800d90a:	e7e0      	b.n	800d8ce <__gethex+0x92>
 800d90c:	2d00      	cmp	r5, #0
 800d90e:	d1f7      	bne.n	800d900 <__gethex+0xc4>
 800d910:	7833      	ldrb	r3, [r6, #0]
 800d912:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800d916:	2b50      	cmp	r3, #80	; 0x50
 800d918:	d13b      	bne.n	800d992 <__gethex+0x156>
 800d91a:	7873      	ldrb	r3, [r6, #1]
 800d91c:	2b2b      	cmp	r3, #43	; 0x2b
 800d91e:	d02c      	beq.n	800d97a <__gethex+0x13e>
 800d920:	2b2d      	cmp	r3, #45	; 0x2d
 800d922:	d02e      	beq.n	800d982 <__gethex+0x146>
 800d924:	1c71      	adds	r1, r6, #1
 800d926:	f04f 0900 	mov.w	r9, #0
 800d92a:	7808      	ldrb	r0, [r1, #0]
 800d92c:	f7ff ff71 	bl	800d812 <__hexdig_fun>
 800d930:	1e43      	subs	r3, r0, #1
 800d932:	b2db      	uxtb	r3, r3
 800d934:	2b18      	cmp	r3, #24
 800d936:	d82c      	bhi.n	800d992 <__gethex+0x156>
 800d938:	f1a0 0210 	sub.w	r2, r0, #16
 800d93c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800d940:	f7ff ff67 	bl	800d812 <__hexdig_fun>
 800d944:	1e43      	subs	r3, r0, #1
 800d946:	b2db      	uxtb	r3, r3
 800d948:	2b18      	cmp	r3, #24
 800d94a:	d91d      	bls.n	800d988 <__gethex+0x14c>
 800d94c:	f1b9 0f00 	cmp.w	r9, #0
 800d950:	d000      	beq.n	800d954 <__gethex+0x118>
 800d952:	4252      	negs	r2, r2
 800d954:	4415      	add	r5, r2
 800d956:	f8cb 1000 	str.w	r1, [fp]
 800d95a:	b1e4      	cbz	r4, 800d996 <__gethex+0x15a>
 800d95c:	9b00      	ldr	r3, [sp, #0]
 800d95e:	2b00      	cmp	r3, #0
 800d960:	bf14      	ite	ne
 800d962:	2700      	movne	r7, #0
 800d964:	2706      	moveq	r7, #6
 800d966:	4638      	mov	r0, r7
 800d968:	b009      	add	sp, #36	; 0x24
 800d96a:	ecbd 8b02 	vpop	{d8}
 800d96e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d972:	463e      	mov	r6, r7
 800d974:	4625      	mov	r5, r4
 800d976:	2401      	movs	r4, #1
 800d978:	e7ca      	b.n	800d910 <__gethex+0xd4>
 800d97a:	f04f 0900 	mov.w	r9, #0
 800d97e:	1cb1      	adds	r1, r6, #2
 800d980:	e7d3      	b.n	800d92a <__gethex+0xee>
 800d982:	f04f 0901 	mov.w	r9, #1
 800d986:	e7fa      	b.n	800d97e <__gethex+0x142>
 800d988:	230a      	movs	r3, #10
 800d98a:	fb03 0202 	mla	r2, r3, r2, r0
 800d98e:	3a10      	subs	r2, #16
 800d990:	e7d4      	b.n	800d93c <__gethex+0x100>
 800d992:	4631      	mov	r1, r6
 800d994:	e7df      	b.n	800d956 <__gethex+0x11a>
 800d996:	1bf3      	subs	r3, r6, r7
 800d998:	3b01      	subs	r3, #1
 800d99a:	4621      	mov	r1, r4
 800d99c:	2b07      	cmp	r3, #7
 800d99e:	dc0b      	bgt.n	800d9b8 <__gethex+0x17c>
 800d9a0:	ee18 0a10 	vmov	r0, s16
 800d9a4:	f000 facc 	bl	800df40 <_Balloc>
 800d9a8:	4604      	mov	r4, r0
 800d9aa:	b940      	cbnz	r0, 800d9be <__gethex+0x182>
 800d9ac:	4b5d      	ldr	r3, [pc, #372]	; (800db24 <__gethex+0x2e8>)
 800d9ae:	4602      	mov	r2, r0
 800d9b0:	21de      	movs	r1, #222	; 0xde
 800d9b2:	485d      	ldr	r0, [pc, #372]	; (800db28 <__gethex+0x2ec>)
 800d9b4:	f001 fc00 	bl	800f1b8 <__assert_func>
 800d9b8:	3101      	adds	r1, #1
 800d9ba:	105b      	asrs	r3, r3, #1
 800d9bc:	e7ee      	b.n	800d99c <__gethex+0x160>
 800d9be:	f100 0914 	add.w	r9, r0, #20
 800d9c2:	f04f 0b00 	mov.w	fp, #0
 800d9c6:	f1ca 0301 	rsb	r3, sl, #1
 800d9ca:	f8cd 9008 	str.w	r9, [sp, #8]
 800d9ce:	f8cd b000 	str.w	fp, [sp]
 800d9d2:	9306      	str	r3, [sp, #24]
 800d9d4:	42b7      	cmp	r7, r6
 800d9d6:	d340      	bcc.n	800da5a <__gethex+0x21e>
 800d9d8:	9802      	ldr	r0, [sp, #8]
 800d9da:	9b00      	ldr	r3, [sp, #0]
 800d9dc:	f840 3b04 	str.w	r3, [r0], #4
 800d9e0:	eba0 0009 	sub.w	r0, r0, r9
 800d9e4:	1080      	asrs	r0, r0, #2
 800d9e6:	0146      	lsls	r6, r0, #5
 800d9e8:	6120      	str	r0, [r4, #16]
 800d9ea:	4618      	mov	r0, r3
 800d9ec:	f000 fb9a 	bl	800e124 <__hi0bits>
 800d9f0:	1a30      	subs	r0, r6, r0
 800d9f2:	f8d8 6000 	ldr.w	r6, [r8]
 800d9f6:	42b0      	cmp	r0, r6
 800d9f8:	dd63      	ble.n	800dac2 <__gethex+0x286>
 800d9fa:	1b87      	subs	r7, r0, r6
 800d9fc:	4639      	mov	r1, r7
 800d9fe:	4620      	mov	r0, r4
 800da00:	f000 ff3e 	bl	800e880 <__any_on>
 800da04:	4682      	mov	sl, r0
 800da06:	b1a8      	cbz	r0, 800da34 <__gethex+0x1f8>
 800da08:	1e7b      	subs	r3, r7, #1
 800da0a:	1159      	asrs	r1, r3, #5
 800da0c:	f003 021f 	and.w	r2, r3, #31
 800da10:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800da14:	f04f 0a01 	mov.w	sl, #1
 800da18:	fa0a f202 	lsl.w	r2, sl, r2
 800da1c:	420a      	tst	r2, r1
 800da1e:	d009      	beq.n	800da34 <__gethex+0x1f8>
 800da20:	4553      	cmp	r3, sl
 800da22:	dd05      	ble.n	800da30 <__gethex+0x1f4>
 800da24:	1eb9      	subs	r1, r7, #2
 800da26:	4620      	mov	r0, r4
 800da28:	f000 ff2a 	bl	800e880 <__any_on>
 800da2c:	2800      	cmp	r0, #0
 800da2e:	d145      	bne.n	800dabc <__gethex+0x280>
 800da30:	f04f 0a02 	mov.w	sl, #2
 800da34:	4639      	mov	r1, r7
 800da36:	4620      	mov	r0, r4
 800da38:	f7ff fe99 	bl	800d76e <rshift>
 800da3c:	443d      	add	r5, r7
 800da3e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800da42:	42ab      	cmp	r3, r5
 800da44:	da4c      	bge.n	800dae0 <__gethex+0x2a4>
 800da46:	ee18 0a10 	vmov	r0, s16
 800da4a:	4621      	mov	r1, r4
 800da4c:	f000 fab8 	bl	800dfc0 <_Bfree>
 800da50:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800da52:	2300      	movs	r3, #0
 800da54:	6013      	str	r3, [r2, #0]
 800da56:	27a3      	movs	r7, #163	; 0xa3
 800da58:	e785      	b.n	800d966 <__gethex+0x12a>
 800da5a:	1e73      	subs	r3, r6, #1
 800da5c:	9a05      	ldr	r2, [sp, #20]
 800da5e:	9303      	str	r3, [sp, #12]
 800da60:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800da64:	4293      	cmp	r3, r2
 800da66:	d019      	beq.n	800da9c <__gethex+0x260>
 800da68:	f1bb 0f20 	cmp.w	fp, #32
 800da6c:	d107      	bne.n	800da7e <__gethex+0x242>
 800da6e:	9b02      	ldr	r3, [sp, #8]
 800da70:	9a00      	ldr	r2, [sp, #0]
 800da72:	f843 2b04 	str.w	r2, [r3], #4
 800da76:	9302      	str	r3, [sp, #8]
 800da78:	2300      	movs	r3, #0
 800da7a:	9300      	str	r3, [sp, #0]
 800da7c:	469b      	mov	fp, r3
 800da7e:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800da82:	f7ff fec6 	bl	800d812 <__hexdig_fun>
 800da86:	9b00      	ldr	r3, [sp, #0]
 800da88:	f000 000f 	and.w	r0, r0, #15
 800da8c:	fa00 f00b 	lsl.w	r0, r0, fp
 800da90:	4303      	orrs	r3, r0
 800da92:	9300      	str	r3, [sp, #0]
 800da94:	f10b 0b04 	add.w	fp, fp, #4
 800da98:	9b03      	ldr	r3, [sp, #12]
 800da9a:	e00d      	b.n	800dab8 <__gethex+0x27c>
 800da9c:	9b03      	ldr	r3, [sp, #12]
 800da9e:	9a06      	ldr	r2, [sp, #24]
 800daa0:	4413      	add	r3, r2
 800daa2:	42bb      	cmp	r3, r7
 800daa4:	d3e0      	bcc.n	800da68 <__gethex+0x22c>
 800daa6:	4618      	mov	r0, r3
 800daa8:	9901      	ldr	r1, [sp, #4]
 800daaa:	9307      	str	r3, [sp, #28]
 800daac:	4652      	mov	r2, sl
 800daae:	f001 fb50 	bl	800f152 <strncmp>
 800dab2:	9b07      	ldr	r3, [sp, #28]
 800dab4:	2800      	cmp	r0, #0
 800dab6:	d1d7      	bne.n	800da68 <__gethex+0x22c>
 800dab8:	461e      	mov	r6, r3
 800daba:	e78b      	b.n	800d9d4 <__gethex+0x198>
 800dabc:	f04f 0a03 	mov.w	sl, #3
 800dac0:	e7b8      	b.n	800da34 <__gethex+0x1f8>
 800dac2:	da0a      	bge.n	800dada <__gethex+0x29e>
 800dac4:	1a37      	subs	r7, r6, r0
 800dac6:	4621      	mov	r1, r4
 800dac8:	ee18 0a10 	vmov	r0, s16
 800dacc:	463a      	mov	r2, r7
 800dace:	f000 fc93 	bl	800e3f8 <__lshift>
 800dad2:	1bed      	subs	r5, r5, r7
 800dad4:	4604      	mov	r4, r0
 800dad6:	f100 0914 	add.w	r9, r0, #20
 800dada:	f04f 0a00 	mov.w	sl, #0
 800dade:	e7ae      	b.n	800da3e <__gethex+0x202>
 800dae0:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800dae4:	42a8      	cmp	r0, r5
 800dae6:	dd72      	ble.n	800dbce <__gethex+0x392>
 800dae8:	1b45      	subs	r5, r0, r5
 800daea:	42ae      	cmp	r6, r5
 800daec:	dc36      	bgt.n	800db5c <__gethex+0x320>
 800daee:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800daf2:	2b02      	cmp	r3, #2
 800daf4:	d02a      	beq.n	800db4c <__gethex+0x310>
 800daf6:	2b03      	cmp	r3, #3
 800daf8:	d02c      	beq.n	800db54 <__gethex+0x318>
 800dafa:	2b01      	cmp	r3, #1
 800dafc:	d11c      	bne.n	800db38 <__gethex+0x2fc>
 800dafe:	42ae      	cmp	r6, r5
 800db00:	d11a      	bne.n	800db38 <__gethex+0x2fc>
 800db02:	2e01      	cmp	r6, #1
 800db04:	d112      	bne.n	800db2c <__gethex+0x2f0>
 800db06:	9a04      	ldr	r2, [sp, #16]
 800db08:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800db0c:	6013      	str	r3, [r2, #0]
 800db0e:	2301      	movs	r3, #1
 800db10:	6123      	str	r3, [r4, #16]
 800db12:	f8c9 3000 	str.w	r3, [r9]
 800db16:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800db18:	2762      	movs	r7, #98	; 0x62
 800db1a:	601c      	str	r4, [r3, #0]
 800db1c:	e723      	b.n	800d966 <__gethex+0x12a>
 800db1e:	bf00      	nop
 800db20:	0800fbbc 	.word	0x0800fbbc
 800db24:	0800fb44 	.word	0x0800fb44
 800db28:	0800fb55 	.word	0x0800fb55
 800db2c:	1e71      	subs	r1, r6, #1
 800db2e:	4620      	mov	r0, r4
 800db30:	f000 fea6 	bl	800e880 <__any_on>
 800db34:	2800      	cmp	r0, #0
 800db36:	d1e6      	bne.n	800db06 <__gethex+0x2ca>
 800db38:	ee18 0a10 	vmov	r0, s16
 800db3c:	4621      	mov	r1, r4
 800db3e:	f000 fa3f 	bl	800dfc0 <_Bfree>
 800db42:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800db44:	2300      	movs	r3, #0
 800db46:	6013      	str	r3, [r2, #0]
 800db48:	2750      	movs	r7, #80	; 0x50
 800db4a:	e70c      	b.n	800d966 <__gethex+0x12a>
 800db4c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800db4e:	2b00      	cmp	r3, #0
 800db50:	d1f2      	bne.n	800db38 <__gethex+0x2fc>
 800db52:	e7d8      	b.n	800db06 <__gethex+0x2ca>
 800db54:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800db56:	2b00      	cmp	r3, #0
 800db58:	d1d5      	bne.n	800db06 <__gethex+0x2ca>
 800db5a:	e7ed      	b.n	800db38 <__gethex+0x2fc>
 800db5c:	1e6f      	subs	r7, r5, #1
 800db5e:	f1ba 0f00 	cmp.w	sl, #0
 800db62:	d131      	bne.n	800dbc8 <__gethex+0x38c>
 800db64:	b127      	cbz	r7, 800db70 <__gethex+0x334>
 800db66:	4639      	mov	r1, r7
 800db68:	4620      	mov	r0, r4
 800db6a:	f000 fe89 	bl	800e880 <__any_on>
 800db6e:	4682      	mov	sl, r0
 800db70:	117b      	asrs	r3, r7, #5
 800db72:	2101      	movs	r1, #1
 800db74:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800db78:	f007 071f 	and.w	r7, r7, #31
 800db7c:	fa01 f707 	lsl.w	r7, r1, r7
 800db80:	421f      	tst	r7, r3
 800db82:	4629      	mov	r1, r5
 800db84:	4620      	mov	r0, r4
 800db86:	bf18      	it	ne
 800db88:	f04a 0a02 	orrne.w	sl, sl, #2
 800db8c:	1b76      	subs	r6, r6, r5
 800db8e:	f7ff fdee 	bl	800d76e <rshift>
 800db92:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800db96:	2702      	movs	r7, #2
 800db98:	f1ba 0f00 	cmp.w	sl, #0
 800db9c:	d048      	beq.n	800dc30 <__gethex+0x3f4>
 800db9e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800dba2:	2b02      	cmp	r3, #2
 800dba4:	d015      	beq.n	800dbd2 <__gethex+0x396>
 800dba6:	2b03      	cmp	r3, #3
 800dba8:	d017      	beq.n	800dbda <__gethex+0x39e>
 800dbaa:	2b01      	cmp	r3, #1
 800dbac:	d109      	bne.n	800dbc2 <__gethex+0x386>
 800dbae:	f01a 0f02 	tst.w	sl, #2
 800dbb2:	d006      	beq.n	800dbc2 <__gethex+0x386>
 800dbb4:	f8d9 0000 	ldr.w	r0, [r9]
 800dbb8:	ea4a 0a00 	orr.w	sl, sl, r0
 800dbbc:	f01a 0f01 	tst.w	sl, #1
 800dbc0:	d10e      	bne.n	800dbe0 <__gethex+0x3a4>
 800dbc2:	f047 0710 	orr.w	r7, r7, #16
 800dbc6:	e033      	b.n	800dc30 <__gethex+0x3f4>
 800dbc8:	f04f 0a01 	mov.w	sl, #1
 800dbcc:	e7d0      	b.n	800db70 <__gethex+0x334>
 800dbce:	2701      	movs	r7, #1
 800dbd0:	e7e2      	b.n	800db98 <__gethex+0x35c>
 800dbd2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800dbd4:	f1c3 0301 	rsb	r3, r3, #1
 800dbd8:	9315      	str	r3, [sp, #84]	; 0x54
 800dbda:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800dbdc:	2b00      	cmp	r3, #0
 800dbde:	d0f0      	beq.n	800dbc2 <__gethex+0x386>
 800dbe0:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800dbe4:	f104 0314 	add.w	r3, r4, #20
 800dbe8:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800dbec:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800dbf0:	f04f 0c00 	mov.w	ip, #0
 800dbf4:	4618      	mov	r0, r3
 800dbf6:	f853 2b04 	ldr.w	r2, [r3], #4
 800dbfa:	f1b2 3fff 	cmp.w	r2, #4294967295
 800dbfe:	d01c      	beq.n	800dc3a <__gethex+0x3fe>
 800dc00:	3201      	adds	r2, #1
 800dc02:	6002      	str	r2, [r0, #0]
 800dc04:	2f02      	cmp	r7, #2
 800dc06:	f104 0314 	add.w	r3, r4, #20
 800dc0a:	d13f      	bne.n	800dc8c <__gethex+0x450>
 800dc0c:	f8d8 2000 	ldr.w	r2, [r8]
 800dc10:	3a01      	subs	r2, #1
 800dc12:	42b2      	cmp	r2, r6
 800dc14:	d10a      	bne.n	800dc2c <__gethex+0x3f0>
 800dc16:	1171      	asrs	r1, r6, #5
 800dc18:	2201      	movs	r2, #1
 800dc1a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800dc1e:	f006 061f 	and.w	r6, r6, #31
 800dc22:	fa02 f606 	lsl.w	r6, r2, r6
 800dc26:	421e      	tst	r6, r3
 800dc28:	bf18      	it	ne
 800dc2a:	4617      	movne	r7, r2
 800dc2c:	f047 0720 	orr.w	r7, r7, #32
 800dc30:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800dc32:	601c      	str	r4, [r3, #0]
 800dc34:	9b04      	ldr	r3, [sp, #16]
 800dc36:	601d      	str	r5, [r3, #0]
 800dc38:	e695      	b.n	800d966 <__gethex+0x12a>
 800dc3a:	4299      	cmp	r1, r3
 800dc3c:	f843 cc04 	str.w	ip, [r3, #-4]
 800dc40:	d8d8      	bhi.n	800dbf4 <__gethex+0x3b8>
 800dc42:	68a3      	ldr	r3, [r4, #8]
 800dc44:	459b      	cmp	fp, r3
 800dc46:	db19      	blt.n	800dc7c <__gethex+0x440>
 800dc48:	6861      	ldr	r1, [r4, #4]
 800dc4a:	ee18 0a10 	vmov	r0, s16
 800dc4e:	3101      	adds	r1, #1
 800dc50:	f000 f976 	bl	800df40 <_Balloc>
 800dc54:	4681      	mov	r9, r0
 800dc56:	b918      	cbnz	r0, 800dc60 <__gethex+0x424>
 800dc58:	4b1a      	ldr	r3, [pc, #104]	; (800dcc4 <__gethex+0x488>)
 800dc5a:	4602      	mov	r2, r0
 800dc5c:	2184      	movs	r1, #132	; 0x84
 800dc5e:	e6a8      	b.n	800d9b2 <__gethex+0x176>
 800dc60:	6922      	ldr	r2, [r4, #16]
 800dc62:	3202      	adds	r2, #2
 800dc64:	f104 010c 	add.w	r1, r4, #12
 800dc68:	0092      	lsls	r2, r2, #2
 800dc6a:	300c      	adds	r0, #12
 800dc6c:	f7fe fb14 	bl	800c298 <memcpy>
 800dc70:	4621      	mov	r1, r4
 800dc72:	ee18 0a10 	vmov	r0, s16
 800dc76:	f000 f9a3 	bl	800dfc0 <_Bfree>
 800dc7a:	464c      	mov	r4, r9
 800dc7c:	6923      	ldr	r3, [r4, #16]
 800dc7e:	1c5a      	adds	r2, r3, #1
 800dc80:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800dc84:	6122      	str	r2, [r4, #16]
 800dc86:	2201      	movs	r2, #1
 800dc88:	615a      	str	r2, [r3, #20]
 800dc8a:	e7bb      	b.n	800dc04 <__gethex+0x3c8>
 800dc8c:	6922      	ldr	r2, [r4, #16]
 800dc8e:	455a      	cmp	r2, fp
 800dc90:	dd0b      	ble.n	800dcaa <__gethex+0x46e>
 800dc92:	2101      	movs	r1, #1
 800dc94:	4620      	mov	r0, r4
 800dc96:	f7ff fd6a 	bl	800d76e <rshift>
 800dc9a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800dc9e:	3501      	adds	r5, #1
 800dca0:	42ab      	cmp	r3, r5
 800dca2:	f6ff aed0 	blt.w	800da46 <__gethex+0x20a>
 800dca6:	2701      	movs	r7, #1
 800dca8:	e7c0      	b.n	800dc2c <__gethex+0x3f0>
 800dcaa:	f016 061f 	ands.w	r6, r6, #31
 800dcae:	d0fa      	beq.n	800dca6 <__gethex+0x46a>
 800dcb0:	4453      	add	r3, sl
 800dcb2:	f1c6 0620 	rsb	r6, r6, #32
 800dcb6:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800dcba:	f000 fa33 	bl	800e124 <__hi0bits>
 800dcbe:	42b0      	cmp	r0, r6
 800dcc0:	dbe7      	blt.n	800dc92 <__gethex+0x456>
 800dcc2:	e7f0      	b.n	800dca6 <__gethex+0x46a>
 800dcc4:	0800fb44 	.word	0x0800fb44

0800dcc8 <L_shift>:
 800dcc8:	f1c2 0208 	rsb	r2, r2, #8
 800dccc:	0092      	lsls	r2, r2, #2
 800dcce:	b570      	push	{r4, r5, r6, lr}
 800dcd0:	f1c2 0620 	rsb	r6, r2, #32
 800dcd4:	6843      	ldr	r3, [r0, #4]
 800dcd6:	6804      	ldr	r4, [r0, #0]
 800dcd8:	fa03 f506 	lsl.w	r5, r3, r6
 800dcdc:	432c      	orrs	r4, r5
 800dcde:	40d3      	lsrs	r3, r2
 800dce0:	6004      	str	r4, [r0, #0]
 800dce2:	f840 3f04 	str.w	r3, [r0, #4]!
 800dce6:	4288      	cmp	r0, r1
 800dce8:	d3f4      	bcc.n	800dcd4 <L_shift+0xc>
 800dcea:	bd70      	pop	{r4, r5, r6, pc}

0800dcec <__match>:
 800dcec:	b530      	push	{r4, r5, lr}
 800dcee:	6803      	ldr	r3, [r0, #0]
 800dcf0:	3301      	adds	r3, #1
 800dcf2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800dcf6:	b914      	cbnz	r4, 800dcfe <__match+0x12>
 800dcf8:	6003      	str	r3, [r0, #0]
 800dcfa:	2001      	movs	r0, #1
 800dcfc:	bd30      	pop	{r4, r5, pc}
 800dcfe:	f813 2b01 	ldrb.w	r2, [r3], #1
 800dd02:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800dd06:	2d19      	cmp	r5, #25
 800dd08:	bf98      	it	ls
 800dd0a:	3220      	addls	r2, #32
 800dd0c:	42a2      	cmp	r2, r4
 800dd0e:	d0f0      	beq.n	800dcf2 <__match+0x6>
 800dd10:	2000      	movs	r0, #0
 800dd12:	e7f3      	b.n	800dcfc <__match+0x10>

0800dd14 <__hexnan>:
 800dd14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dd18:	680b      	ldr	r3, [r1, #0]
 800dd1a:	115e      	asrs	r6, r3, #5
 800dd1c:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800dd20:	f013 031f 	ands.w	r3, r3, #31
 800dd24:	b087      	sub	sp, #28
 800dd26:	bf18      	it	ne
 800dd28:	3604      	addne	r6, #4
 800dd2a:	2500      	movs	r5, #0
 800dd2c:	1f37      	subs	r7, r6, #4
 800dd2e:	4690      	mov	r8, r2
 800dd30:	6802      	ldr	r2, [r0, #0]
 800dd32:	9301      	str	r3, [sp, #4]
 800dd34:	4682      	mov	sl, r0
 800dd36:	f846 5c04 	str.w	r5, [r6, #-4]
 800dd3a:	46b9      	mov	r9, r7
 800dd3c:	463c      	mov	r4, r7
 800dd3e:	9502      	str	r5, [sp, #8]
 800dd40:	46ab      	mov	fp, r5
 800dd42:	7851      	ldrb	r1, [r2, #1]
 800dd44:	1c53      	adds	r3, r2, #1
 800dd46:	9303      	str	r3, [sp, #12]
 800dd48:	b341      	cbz	r1, 800dd9c <__hexnan+0x88>
 800dd4a:	4608      	mov	r0, r1
 800dd4c:	9205      	str	r2, [sp, #20]
 800dd4e:	9104      	str	r1, [sp, #16]
 800dd50:	f7ff fd5f 	bl	800d812 <__hexdig_fun>
 800dd54:	2800      	cmp	r0, #0
 800dd56:	d14f      	bne.n	800ddf8 <__hexnan+0xe4>
 800dd58:	9904      	ldr	r1, [sp, #16]
 800dd5a:	9a05      	ldr	r2, [sp, #20]
 800dd5c:	2920      	cmp	r1, #32
 800dd5e:	d818      	bhi.n	800dd92 <__hexnan+0x7e>
 800dd60:	9b02      	ldr	r3, [sp, #8]
 800dd62:	459b      	cmp	fp, r3
 800dd64:	dd13      	ble.n	800dd8e <__hexnan+0x7a>
 800dd66:	454c      	cmp	r4, r9
 800dd68:	d206      	bcs.n	800dd78 <__hexnan+0x64>
 800dd6a:	2d07      	cmp	r5, #7
 800dd6c:	dc04      	bgt.n	800dd78 <__hexnan+0x64>
 800dd6e:	462a      	mov	r2, r5
 800dd70:	4649      	mov	r1, r9
 800dd72:	4620      	mov	r0, r4
 800dd74:	f7ff ffa8 	bl	800dcc8 <L_shift>
 800dd78:	4544      	cmp	r4, r8
 800dd7a:	d950      	bls.n	800de1e <__hexnan+0x10a>
 800dd7c:	2300      	movs	r3, #0
 800dd7e:	f1a4 0904 	sub.w	r9, r4, #4
 800dd82:	f844 3c04 	str.w	r3, [r4, #-4]
 800dd86:	f8cd b008 	str.w	fp, [sp, #8]
 800dd8a:	464c      	mov	r4, r9
 800dd8c:	461d      	mov	r5, r3
 800dd8e:	9a03      	ldr	r2, [sp, #12]
 800dd90:	e7d7      	b.n	800dd42 <__hexnan+0x2e>
 800dd92:	2929      	cmp	r1, #41	; 0x29
 800dd94:	d156      	bne.n	800de44 <__hexnan+0x130>
 800dd96:	3202      	adds	r2, #2
 800dd98:	f8ca 2000 	str.w	r2, [sl]
 800dd9c:	f1bb 0f00 	cmp.w	fp, #0
 800dda0:	d050      	beq.n	800de44 <__hexnan+0x130>
 800dda2:	454c      	cmp	r4, r9
 800dda4:	d206      	bcs.n	800ddb4 <__hexnan+0xa0>
 800dda6:	2d07      	cmp	r5, #7
 800dda8:	dc04      	bgt.n	800ddb4 <__hexnan+0xa0>
 800ddaa:	462a      	mov	r2, r5
 800ddac:	4649      	mov	r1, r9
 800ddae:	4620      	mov	r0, r4
 800ddb0:	f7ff ff8a 	bl	800dcc8 <L_shift>
 800ddb4:	4544      	cmp	r4, r8
 800ddb6:	d934      	bls.n	800de22 <__hexnan+0x10e>
 800ddb8:	f1a8 0204 	sub.w	r2, r8, #4
 800ddbc:	4623      	mov	r3, r4
 800ddbe:	f853 1b04 	ldr.w	r1, [r3], #4
 800ddc2:	f842 1f04 	str.w	r1, [r2, #4]!
 800ddc6:	429f      	cmp	r7, r3
 800ddc8:	d2f9      	bcs.n	800ddbe <__hexnan+0xaa>
 800ddca:	1b3b      	subs	r3, r7, r4
 800ddcc:	f023 0303 	bic.w	r3, r3, #3
 800ddd0:	3304      	adds	r3, #4
 800ddd2:	3401      	adds	r4, #1
 800ddd4:	3e03      	subs	r6, #3
 800ddd6:	42b4      	cmp	r4, r6
 800ddd8:	bf88      	it	hi
 800ddda:	2304      	movhi	r3, #4
 800dddc:	4443      	add	r3, r8
 800ddde:	2200      	movs	r2, #0
 800dde0:	f843 2b04 	str.w	r2, [r3], #4
 800dde4:	429f      	cmp	r7, r3
 800dde6:	d2fb      	bcs.n	800dde0 <__hexnan+0xcc>
 800dde8:	683b      	ldr	r3, [r7, #0]
 800ddea:	b91b      	cbnz	r3, 800ddf4 <__hexnan+0xe0>
 800ddec:	4547      	cmp	r7, r8
 800ddee:	d127      	bne.n	800de40 <__hexnan+0x12c>
 800ddf0:	2301      	movs	r3, #1
 800ddf2:	603b      	str	r3, [r7, #0]
 800ddf4:	2005      	movs	r0, #5
 800ddf6:	e026      	b.n	800de46 <__hexnan+0x132>
 800ddf8:	3501      	adds	r5, #1
 800ddfa:	2d08      	cmp	r5, #8
 800ddfc:	f10b 0b01 	add.w	fp, fp, #1
 800de00:	dd06      	ble.n	800de10 <__hexnan+0xfc>
 800de02:	4544      	cmp	r4, r8
 800de04:	d9c3      	bls.n	800dd8e <__hexnan+0x7a>
 800de06:	2300      	movs	r3, #0
 800de08:	f844 3c04 	str.w	r3, [r4, #-4]
 800de0c:	2501      	movs	r5, #1
 800de0e:	3c04      	subs	r4, #4
 800de10:	6822      	ldr	r2, [r4, #0]
 800de12:	f000 000f 	and.w	r0, r0, #15
 800de16:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800de1a:	6022      	str	r2, [r4, #0]
 800de1c:	e7b7      	b.n	800dd8e <__hexnan+0x7a>
 800de1e:	2508      	movs	r5, #8
 800de20:	e7b5      	b.n	800dd8e <__hexnan+0x7a>
 800de22:	9b01      	ldr	r3, [sp, #4]
 800de24:	2b00      	cmp	r3, #0
 800de26:	d0df      	beq.n	800dde8 <__hexnan+0xd4>
 800de28:	f04f 32ff 	mov.w	r2, #4294967295
 800de2c:	f1c3 0320 	rsb	r3, r3, #32
 800de30:	fa22 f303 	lsr.w	r3, r2, r3
 800de34:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800de38:	401a      	ands	r2, r3
 800de3a:	f846 2c04 	str.w	r2, [r6, #-4]
 800de3e:	e7d3      	b.n	800dde8 <__hexnan+0xd4>
 800de40:	3f04      	subs	r7, #4
 800de42:	e7d1      	b.n	800dde8 <__hexnan+0xd4>
 800de44:	2004      	movs	r0, #4
 800de46:	b007      	add	sp, #28
 800de48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800de4c <__retarget_lock_init_recursive>:
 800de4c:	4770      	bx	lr

0800de4e <__retarget_lock_acquire_recursive>:
 800de4e:	4770      	bx	lr

0800de50 <__retarget_lock_release_recursive>:
 800de50:	4770      	bx	lr

0800de52 <__swhatbuf_r>:
 800de52:	b570      	push	{r4, r5, r6, lr}
 800de54:	460e      	mov	r6, r1
 800de56:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800de5a:	2900      	cmp	r1, #0
 800de5c:	b096      	sub	sp, #88	; 0x58
 800de5e:	4614      	mov	r4, r2
 800de60:	461d      	mov	r5, r3
 800de62:	da08      	bge.n	800de76 <__swhatbuf_r+0x24>
 800de64:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800de68:	2200      	movs	r2, #0
 800de6a:	602a      	str	r2, [r5, #0]
 800de6c:	061a      	lsls	r2, r3, #24
 800de6e:	d410      	bmi.n	800de92 <__swhatbuf_r+0x40>
 800de70:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800de74:	e00e      	b.n	800de94 <__swhatbuf_r+0x42>
 800de76:	466a      	mov	r2, sp
 800de78:	f001 f9de 	bl	800f238 <_fstat_r>
 800de7c:	2800      	cmp	r0, #0
 800de7e:	dbf1      	blt.n	800de64 <__swhatbuf_r+0x12>
 800de80:	9a01      	ldr	r2, [sp, #4]
 800de82:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800de86:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800de8a:	425a      	negs	r2, r3
 800de8c:	415a      	adcs	r2, r3
 800de8e:	602a      	str	r2, [r5, #0]
 800de90:	e7ee      	b.n	800de70 <__swhatbuf_r+0x1e>
 800de92:	2340      	movs	r3, #64	; 0x40
 800de94:	2000      	movs	r0, #0
 800de96:	6023      	str	r3, [r4, #0]
 800de98:	b016      	add	sp, #88	; 0x58
 800de9a:	bd70      	pop	{r4, r5, r6, pc}

0800de9c <__smakebuf_r>:
 800de9c:	898b      	ldrh	r3, [r1, #12]
 800de9e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800dea0:	079d      	lsls	r5, r3, #30
 800dea2:	4606      	mov	r6, r0
 800dea4:	460c      	mov	r4, r1
 800dea6:	d507      	bpl.n	800deb8 <__smakebuf_r+0x1c>
 800dea8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800deac:	6023      	str	r3, [r4, #0]
 800deae:	6123      	str	r3, [r4, #16]
 800deb0:	2301      	movs	r3, #1
 800deb2:	6163      	str	r3, [r4, #20]
 800deb4:	b002      	add	sp, #8
 800deb6:	bd70      	pop	{r4, r5, r6, pc}
 800deb8:	ab01      	add	r3, sp, #4
 800deba:	466a      	mov	r2, sp
 800debc:	f7ff ffc9 	bl	800de52 <__swhatbuf_r>
 800dec0:	9900      	ldr	r1, [sp, #0]
 800dec2:	4605      	mov	r5, r0
 800dec4:	4630      	mov	r0, r6
 800dec6:	f000 fd7f 	bl	800e9c8 <_malloc_r>
 800deca:	b948      	cbnz	r0, 800dee0 <__smakebuf_r+0x44>
 800decc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ded0:	059a      	lsls	r2, r3, #22
 800ded2:	d4ef      	bmi.n	800deb4 <__smakebuf_r+0x18>
 800ded4:	f023 0303 	bic.w	r3, r3, #3
 800ded8:	f043 0302 	orr.w	r3, r3, #2
 800dedc:	81a3      	strh	r3, [r4, #12]
 800dede:	e7e3      	b.n	800dea8 <__smakebuf_r+0xc>
 800dee0:	4b0d      	ldr	r3, [pc, #52]	; (800df18 <__smakebuf_r+0x7c>)
 800dee2:	62b3      	str	r3, [r6, #40]	; 0x28
 800dee4:	89a3      	ldrh	r3, [r4, #12]
 800dee6:	6020      	str	r0, [r4, #0]
 800dee8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800deec:	81a3      	strh	r3, [r4, #12]
 800deee:	9b00      	ldr	r3, [sp, #0]
 800def0:	6163      	str	r3, [r4, #20]
 800def2:	9b01      	ldr	r3, [sp, #4]
 800def4:	6120      	str	r0, [r4, #16]
 800def6:	b15b      	cbz	r3, 800df10 <__smakebuf_r+0x74>
 800def8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800defc:	4630      	mov	r0, r6
 800defe:	f001 f9ad 	bl	800f25c <_isatty_r>
 800df02:	b128      	cbz	r0, 800df10 <__smakebuf_r+0x74>
 800df04:	89a3      	ldrh	r3, [r4, #12]
 800df06:	f023 0303 	bic.w	r3, r3, #3
 800df0a:	f043 0301 	orr.w	r3, r3, #1
 800df0e:	81a3      	strh	r3, [r4, #12]
 800df10:	89a0      	ldrh	r0, [r4, #12]
 800df12:	4305      	orrs	r5, r0
 800df14:	81a5      	strh	r5, [r4, #12]
 800df16:	e7cd      	b.n	800deb4 <__smakebuf_r+0x18>
 800df18:	0800d5cd 	.word	0x0800d5cd

0800df1c <__ascii_mbtowc>:
 800df1c:	b082      	sub	sp, #8
 800df1e:	b901      	cbnz	r1, 800df22 <__ascii_mbtowc+0x6>
 800df20:	a901      	add	r1, sp, #4
 800df22:	b142      	cbz	r2, 800df36 <__ascii_mbtowc+0x1a>
 800df24:	b14b      	cbz	r3, 800df3a <__ascii_mbtowc+0x1e>
 800df26:	7813      	ldrb	r3, [r2, #0]
 800df28:	600b      	str	r3, [r1, #0]
 800df2a:	7812      	ldrb	r2, [r2, #0]
 800df2c:	1e10      	subs	r0, r2, #0
 800df2e:	bf18      	it	ne
 800df30:	2001      	movne	r0, #1
 800df32:	b002      	add	sp, #8
 800df34:	4770      	bx	lr
 800df36:	4610      	mov	r0, r2
 800df38:	e7fb      	b.n	800df32 <__ascii_mbtowc+0x16>
 800df3a:	f06f 0001 	mvn.w	r0, #1
 800df3e:	e7f8      	b.n	800df32 <__ascii_mbtowc+0x16>

0800df40 <_Balloc>:
 800df40:	b570      	push	{r4, r5, r6, lr}
 800df42:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800df44:	4604      	mov	r4, r0
 800df46:	460d      	mov	r5, r1
 800df48:	b976      	cbnz	r6, 800df68 <_Balloc+0x28>
 800df4a:	2010      	movs	r0, #16
 800df4c:	f001 f9a8 	bl	800f2a0 <malloc>
 800df50:	4602      	mov	r2, r0
 800df52:	6260      	str	r0, [r4, #36]	; 0x24
 800df54:	b920      	cbnz	r0, 800df60 <_Balloc+0x20>
 800df56:	4b18      	ldr	r3, [pc, #96]	; (800dfb8 <_Balloc+0x78>)
 800df58:	4818      	ldr	r0, [pc, #96]	; (800dfbc <_Balloc+0x7c>)
 800df5a:	2166      	movs	r1, #102	; 0x66
 800df5c:	f001 f92c 	bl	800f1b8 <__assert_func>
 800df60:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800df64:	6006      	str	r6, [r0, #0]
 800df66:	60c6      	str	r6, [r0, #12]
 800df68:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800df6a:	68f3      	ldr	r3, [r6, #12]
 800df6c:	b183      	cbz	r3, 800df90 <_Balloc+0x50>
 800df6e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800df70:	68db      	ldr	r3, [r3, #12]
 800df72:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800df76:	b9b8      	cbnz	r0, 800dfa8 <_Balloc+0x68>
 800df78:	2101      	movs	r1, #1
 800df7a:	fa01 f605 	lsl.w	r6, r1, r5
 800df7e:	1d72      	adds	r2, r6, #5
 800df80:	0092      	lsls	r2, r2, #2
 800df82:	4620      	mov	r0, r4
 800df84:	f000 fc9d 	bl	800e8c2 <_calloc_r>
 800df88:	b160      	cbz	r0, 800dfa4 <_Balloc+0x64>
 800df8a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800df8e:	e00e      	b.n	800dfae <_Balloc+0x6e>
 800df90:	2221      	movs	r2, #33	; 0x21
 800df92:	2104      	movs	r1, #4
 800df94:	4620      	mov	r0, r4
 800df96:	f000 fc94 	bl	800e8c2 <_calloc_r>
 800df9a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800df9c:	60f0      	str	r0, [r6, #12]
 800df9e:	68db      	ldr	r3, [r3, #12]
 800dfa0:	2b00      	cmp	r3, #0
 800dfa2:	d1e4      	bne.n	800df6e <_Balloc+0x2e>
 800dfa4:	2000      	movs	r0, #0
 800dfa6:	bd70      	pop	{r4, r5, r6, pc}
 800dfa8:	6802      	ldr	r2, [r0, #0]
 800dfaa:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800dfae:	2300      	movs	r3, #0
 800dfb0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800dfb4:	e7f7      	b.n	800dfa6 <_Balloc+0x66>
 800dfb6:	bf00      	nop
 800dfb8:	0800fbd0 	.word	0x0800fbd0
 800dfbc:	0800fbe7 	.word	0x0800fbe7

0800dfc0 <_Bfree>:
 800dfc0:	b570      	push	{r4, r5, r6, lr}
 800dfc2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800dfc4:	4605      	mov	r5, r0
 800dfc6:	460c      	mov	r4, r1
 800dfc8:	b976      	cbnz	r6, 800dfe8 <_Bfree+0x28>
 800dfca:	2010      	movs	r0, #16
 800dfcc:	f001 f968 	bl	800f2a0 <malloc>
 800dfd0:	4602      	mov	r2, r0
 800dfd2:	6268      	str	r0, [r5, #36]	; 0x24
 800dfd4:	b920      	cbnz	r0, 800dfe0 <_Bfree+0x20>
 800dfd6:	4b09      	ldr	r3, [pc, #36]	; (800dffc <_Bfree+0x3c>)
 800dfd8:	4809      	ldr	r0, [pc, #36]	; (800e000 <_Bfree+0x40>)
 800dfda:	218a      	movs	r1, #138	; 0x8a
 800dfdc:	f001 f8ec 	bl	800f1b8 <__assert_func>
 800dfe0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800dfe4:	6006      	str	r6, [r0, #0]
 800dfe6:	60c6      	str	r6, [r0, #12]
 800dfe8:	b13c      	cbz	r4, 800dffa <_Bfree+0x3a>
 800dfea:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800dfec:	6862      	ldr	r2, [r4, #4]
 800dfee:	68db      	ldr	r3, [r3, #12]
 800dff0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800dff4:	6021      	str	r1, [r4, #0]
 800dff6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800dffa:	bd70      	pop	{r4, r5, r6, pc}
 800dffc:	0800fbd0 	.word	0x0800fbd0
 800e000:	0800fbe7 	.word	0x0800fbe7

0800e004 <__multadd>:
 800e004:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e008:	690d      	ldr	r5, [r1, #16]
 800e00a:	4607      	mov	r7, r0
 800e00c:	460c      	mov	r4, r1
 800e00e:	461e      	mov	r6, r3
 800e010:	f101 0c14 	add.w	ip, r1, #20
 800e014:	2000      	movs	r0, #0
 800e016:	f8dc 3000 	ldr.w	r3, [ip]
 800e01a:	b299      	uxth	r1, r3
 800e01c:	fb02 6101 	mla	r1, r2, r1, r6
 800e020:	0c1e      	lsrs	r6, r3, #16
 800e022:	0c0b      	lsrs	r3, r1, #16
 800e024:	fb02 3306 	mla	r3, r2, r6, r3
 800e028:	b289      	uxth	r1, r1
 800e02a:	3001      	adds	r0, #1
 800e02c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800e030:	4285      	cmp	r5, r0
 800e032:	f84c 1b04 	str.w	r1, [ip], #4
 800e036:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800e03a:	dcec      	bgt.n	800e016 <__multadd+0x12>
 800e03c:	b30e      	cbz	r6, 800e082 <__multadd+0x7e>
 800e03e:	68a3      	ldr	r3, [r4, #8]
 800e040:	42ab      	cmp	r3, r5
 800e042:	dc19      	bgt.n	800e078 <__multadd+0x74>
 800e044:	6861      	ldr	r1, [r4, #4]
 800e046:	4638      	mov	r0, r7
 800e048:	3101      	adds	r1, #1
 800e04a:	f7ff ff79 	bl	800df40 <_Balloc>
 800e04e:	4680      	mov	r8, r0
 800e050:	b928      	cbnz	r0, 800e05e <__multadd+0x5a>
 800e052:	4602      	mov	r2, r0
 800e054:	4b0c      	ldr	r3, [pc, #48]	; (800e088 <__multadd+0x84>)
 800e056:	480d      	ldr	r0, [pc, #52]	; (800e08c <__multadd+0x88>)
 800e058:	21b5      	movs	r1, #181	; 0xb5
 800e05a:	f001 f8ad 	bl	800f1b8 <__assert_func>
 800e05e:	6922      	ldr	r2, [r4, #16]
 800e060:	3202      	adds	r2, #2
 800e062:	f104 010c 	add.w	r1, r4, #12
 800e066:	0092      	lsls	r2, r2, #2
 800e068:	300c      	adds	r0, #12
 800e06a:	f7fe f915 	bl	800c298 <memcpy>
 800e06e:	4621      	mov	r1, r4
 800e070:	4638      	mov	r0, r7
 800e072:	f7ff ffa5 	bl	800dfc0 <_Bfree>
 800e076:	4644      	mov	r4, r8
 800e078:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800e07c:	3501      	adds	r5, #1
 800e07e:	615e      	str	r6, [r3, #20]
 800e080:	6125      	str	r5, [r4, #16]
 800e082:	4620      	mov	r0, r4
 800e084:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e088:	0800fb44 	.word	0x0800fb44
 800e08c:	0800fbe7 	.word	0x0800fbe7

0800e090 <__s2b>:
 800e090:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e094:	460c      	mov	r4, r1
 800e096:	4615      	mov	r5, r2
 800e098:	461f      	mov	r7, r3
 800e09a:	2209      	movs	r2, #9
 800e09c:	3308      	adds	r3, #8
 800e09e:	4606      	mov	r6, r0
 800e0a0:	fb93 f3f2 	sdiv	r3, r3, r2
 800e0a4:	2100      	movs	r1, #0
 800e0a6:	2201      	movs	r2, #1
 800e0a8:	429a      	cmp	r2, r3
 800e0aa:	db09      	blt.n	800e0c0 <__s2b+0x30>
 800e0ac:	4630      	mov	r0, r6
 800e0ae:	f7ff ff47 	bl	800df40 <_Balloc>
 800e0b2:	b940      	cbnz	r0, 800e0c6 <__s2b+0x36>
 800e0b4:	4602      	mov	r2, r0
 800e0b6:	4b19      	ldr	r3, [pc, #100]	; (800e11c <__s2b+0x8c>)
 800e0b8:	4819      	ldr	r0, [pc, #100]	; (800e120 <__s2b+0x90>)
 800e0ba:	21ce      	movs	r1, #206	; 0xce
 800e0bc:	f001 f87c 	bl	800f1b8 <__assert_func>
 800e0c0:	0052      	lsls	r2, r2, #1
 800e0c2:	3101      	adds	r1, #1
 800e0c4:	e7f0      	b.n	800e0a8 <__s2b+0x18>
 800e0c6:	9b08      	ldr	r3, [sp, #32]
 800e0c8:	6143      	str	r3, [r0, #20]
 800e0ca:	2d09      	cmp	r5, #9
 800e0cc:	f04f 0301 	mov.w	r3, #1
 800e0d0:	6103      	str	r3, [r0, #16]
 800e0d2:	dd16      	ble.n	800e102 <__s2b+0x72>
 800e0d4:	f104 0909 	add.w	r9, r4, #9
 800e0d8:	46c8      	mov	r8, r9
 800e0da:	442c      	add	r4, r5
 800e0dc:	f818 3b01 	ldrb.w	r3, [r8], #1
 800e0e0:	4601      	mov	r1, r0
 800e0e2:	3b30      	subs	r3, #48	; 0x30
 800e0e4:	220a      	movs	r2, #10
 800e0e6:	4630      	mov	r0, r6
 800e0e8:	f7ff ff8c 	bl	800e004 <__multadd>
 800e0ec:	45a0      	cmp	r8, r4
 800e0ee:	d1f5      	bne.n	800e0dc <__s2b+0x4c>
 800e0f0:	f1a5 0408 	sub.w	r4, r5, #8
 800e0f4:	444c      	add	r4, r9
 800e0f6:	1b2d      	subs	r5, r5, r4
 800e0f8:	1963      	adds	r3, r4, r5
 800e0fa:	42bb      	cmp	r3, r7
 800e0fc:	db04      	blt.n	800e108 <__s2b+0x78>
 800e0fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e102:	340a      	adds	r4, #10
 800e104:	2509      	movs	r5, #9
 800e106:	e7f6      	b.n	800e0f6 <__s2b+0x66>
 800e108:	f814 3b01 	ldrb.w	r3, [r4], #1
 800e10c:	4601      	mov	r1, r0
 800e10e:	3b30      	subs	r3, #48	; 0x30
 800e110:	220a      	movs	r2, #10
 800e112:	4630      	mov	r0, r6
 800e114:	f7ff ff76 	bl	800e004 <__multadd>
 800e118:	e7ee      	b.n	800e0f8 <__s2b+0x68>
 800e11a:	bf00      	nop
 800e11c:	0800fb44 	.word	0x0800fb44
 800e120:	0800fbe7 	.word	0x0800fbe7

0800e124 <__hi0bits>:
 800e124:	0c03      	lsrs	r3, r0, #16
 800e126:	041b      	lsls	r3, r3, #16
 800e128:	b9d3      	cbnz	r3, 800e160 <__hi0bits+0x3c>
 800e12a:	0400      	lsls	r0, r0, #16
 800e12c:	2310      	movs	r3, #16
 800e12e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800e132:	bf04      	itt	eq
 800e134:	0200      	lsleq	r0, r0, #8
 800e136:	3308      	addeq	r3, #8
 800e138:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800e13c:	bf04      	itt	eq
 800e13e:	0100      	lsleq	r0, r0, #4
 800e140:	3304      	addeq	r3, #4
 800e142:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800e146:	bf04      	itt	eq
 800e148:	0080      	lsleq	r0, r0, #2
 800e14a:	3302      	addeq	r3, #2
 800e14c:	2800      	cmp	r0, #0
 800e14e:	db05      	blt.n	800e15c <__hi0bits+0x38>
 800e150:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800e154:	f103 0301 	add.w	r3, r3, #1
 800e158:	bf08      	it	eq
 800e15a:	2320      	moveq	r3, #32
 800e15c:	4618      	mov	r0, r3
 800e15e:	4770      	bx	lr
 800e160:	2300      	movs	r3, #0
 800e162:	e7e4      	b.n	800e12e <__hi0bits+0xa>

0800e164 <__lo0bits>:
 800e164:	6803      	ldr	r3, [r0, #0]
 800e166:	f013 0207 	ands.w	r2, r3, #7
 800e16a:	4601      	mov	r1, r0
 800e16c:	d00b      	beq.n	800e186 <__lo0bits+0x22>
 800e16e:	07da      	lsls	r2, r3, #31
 800e170:	d423      	bmi.n	800e1ba <__lo0bits+0x56>
 800e172:	0798      	lsls	r0, r3, #30
 800e174:	bf49      	itett	mi
 800e176:	085b      	lsrmi	r3, r3, #1
 800e178:	089b      	lsrpl	r3, r3, #2
 800e17a:	2001      	movmi	r0, #1
 800e17c:	600b      	strmi	r3, [r1, #0]
 800e17e:	bf5c      	itt	pl
 800e180:	600b      	strpl	r3, [r1, #0]
 800e182:	2002      	movpl	r0, #2
 800e184:	4770      	bx	lr
 800e186:	b298      	uxth	r0, r3
 800e188:	b9a8      	cbnz	r0, 800e1b6 <__lo0bits+0x52>
 800e18a:	0c1b      	lsrs	r3, r3, #16
 800e18c:	2010      	movs	r0, #16
 800e18e:	b2da      	uxtb	r2, r3
 800e190:	b90a      	cbnz	r2, 800e196 <__lo0bits+0x32>
 800e192:	3008      	adds	r0, #8
 800e194:	0a1b      	lsrs	r3, r3, #8
 800e196:	071a      	lsls	r2, r3, #28
 800e198:	bf04      	itt	eq
 800e19a:	091b      	lsreq	r3, r3, #4
 800e19c:	3004      	addeq	r0, #4
 800e19e:	079a      	lsls	r2, r3, #30
 800e1a0:	bf04      	itt	eq
 800e1a2:	089b      	lsreq	r3, r3, #2
 800e1a4:	3002      	addeq	r0, #2
 800e1a6:	07da      	lsls	r2, r3, #31
 800e1a8:	d403      	bmi.n	800e1b2 <__lo0bits+0x4e>
 800e1aa:	085b      	lsrs	r3, r3, #1
 800e1ac:	f100 0001 	add.w	r0, r0, #1
 800e1b0:	d005      	beq.n	800e1be <__lo0bits+0x5a>
 800e1b2:	600b      	str	r3, [r1, #0]
 800e1b4:	4770      	bx	lr
 800e1b6:	4610      	mov	r0, r2
 800e1b8:	e7e9      	b.n	800e18e <__lo0bits+0x2a>
 800e1ba:	2000      	movs	r0, #0
 800e1bc:	4770      	bx	lr
 800e1be:	2020      	movs	r0, #32
 800e1c0:	4770      	bx	lr
	...

0800e1c4 <__i2b>:
 800e1c4:	b510      	push	{r4, lr}
 800e1c6:	460c      	mov	r4, r1
 800e1c8:	2101      	movs	r1, #1
 800e1ca:	f7ff feb9 	bl	800df40 <_Balloc>
 800e1ce:	4602      	mov	r2, r0
 800e1d0:	b928      	cbnz	r0, 800e1de <__i2b+0x1a>
 800e1d2:	4b05      	ldr	r3, [pc, #20]	; (800e1e8 <__i2b+0x24>)
 800e1d4:	4805      	ldr	r0, [pc, #20]	; (800e1ec <__i2b+0x28>)
 800e1d6:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800e1da:	f000 ffed 	bl	800f1b8 <__assert_func>
 800e1de:	2301      	movs	r3, #1
 800e1e0:	6144      	str	r4, [r0, #20]
 800e1e2:	6103      	str	r3, [r0, #16]
 800e1e4:	bd10      	pop	{r4, pc}
 800e1e6:	bf00      	nop
 800e1e8:	0800fb44 	.word	0x0800fb44
 800e1ec:	0800fbe7 	.word	0x0800fbe7

0800e1f0 <__multiply>:
 800e1f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e1f4:	4691      	mov	r9, r2
 800e1f6:	690a      	ldr	r2, [r1, #16]
 800e1f8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800e1fc:	429a      	cmp	r2, r3
 800e1fe:	bfb8      	it	lt
 800e200:	460b      	movlt	r3, r1
 800e202:	460c      	mov	r4, r1
 800e204:	bfbc      	itt	lt
 800e206:	464c      	movlt	r4, r9
 800e208:	4699      	movlt	r9, r3
 800e20a:	6927      	ldr	r7, [r4, #16]
 800e20c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800e210:	68a3      	ldr	r3, [r4, #8]
 800e212:	6861      	ldr	r1, [r4, #4]
 800e214:	eb07 060a 	add.w	r6, r7, sl
 800e218:	42b3      	cmp	r3, r6
 800e21a:	b085      	sub	sp, #20
 800e21c:	bfb8      	it	lt
 800e21e:	3101      	addlt	r1, #1
 800e220:	f7ff fe8e 	bl	800df40 <_Balloc>
 800e224:	b930      	cbnz	r0, 800e234 <__multiply+0x44>
 800e226:	4602      	mov	r2, r0
 800e228:	4b44      	ldr	r3, [pc, #272]	; (800e33c <__multiply+0x14c>)
 800e22a:	4845      	ldr	r0, [pc, #276]	; (800e340 <__multiply+0x150>)
 800e22c:	f240 115d 	movw	r1, #349	; 0x15d
 800e230:	f000 ffc2 	bl	800f1b8 <__assert_func>
 800e234:	f100 0514 	add.w	r5, r0, #20
 800e238:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800e23c:	462b      	mov	r3, r5
 800e23e:	2200      	movs	r2, #0
 800e240:	4543      	cmp	r3, r8
 800e242:	d321      	bcc.n	800e288 <__multiply+0x98>
 800e244:	f104 0314 	add.w	r3, r4, #20
 800e248:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800e24c:	f109 0314 	add.w	r3, r9, #20
 800e250:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800e254:	9202      	str	r2, [sp, #8]
 800e256:	1b3a      	subs	r2, r7, r4
 800e258:	3a15      	subs	r2, #21
 800e25a:	f022 0203 	bic.w	r2, r2, #3
 800e25e:	3204      	adds	r2, #4
 800e260:	f104 0115 	add.w	r1, r4, #21
 800e264:	428f      	cmp	r7, r1
 800e266:	bf38      	it	cc
 800e268:	2204      	movcc	r2, #4
 800e26a:	9201      	str	r2, [sp, #4]
 800e26c:	9a02      	ldr	r2, [sp, #8]
 800e26e:	9303      	str	r3, [sp, #12]
 800e270:	429a      	cmp	r2, r3
 800e272:	d80c      	bhi.n	800e28e <__multiply+0x9e>
 800e274:	2e00      	cmp	r6, #0
 800e276:	dd03      	ble.n	800e280 <__multiply+0x90>
 800e278:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800e27c:	2b00      	cmp	r3, #0
 800e27e:	d05a      	beq.n	800e336 <__multiply+0x146>
 800e280:	6106      	str	r6, [r0, #16]
 800e282:	b005      	add	sp, #20
 800e284:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e288:	f843 2b04 	str.w	r2, [r3], #4
 800e28c:	e7d8      	b.n	800e240 <__multiply+0x50>
 800e28e:	f8b3 a000 	ldrh.w	sl, [r3]
 800e292:	f1ba 0f00 	cmp.w	sl, #0
 800e296:	d024      	beq.n	800e2e2 <__multiply+0xf2>
 800e298:	f104 0e14 	add.w	lr, r4, #20
 800e29c:	46a9      	mov	r9, r5
 800e29e:	f04f 0c00 	mov.w	ip, #0
 800e2a2:	f85e 2b04 	ldr.w	r2, [lr], #4
 800e2a6:	f8d9 1000 	ldr.w	r1, [r9]
 800e2aa:	fa1f fb82 	uxth.w	fp, r2
 800e2ae:	b289      	uxth	r1, r1
 800e2b0:	fb0a 110b 	mla	r1, sl, fp, r1
 800e2b4:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800e2b8:	f8d9 2000 	ldr.w	r2, [r9]
 800e2bc:	4461      	add	r1, ip
 800e2be:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800e2c2:	fb0a c20b 	mla	r2, sl, fp, ip
 800e2c6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800e2ca:	b289      	uxth	r1, r1
 800e2cc:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800e2d0:	4577      	cmp	r7, lr
 800e2d2:	f849 1b04 	str.w	r1, [r9], #4
 800e2d6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800e2da:	d8e2      	bhi.n	800e2a2 <__multiply+0xb2>
 800e2dc:	9a01      	ldr	r2, [sp, #4]
 800e2de:	f845 c002 	str.w	ip, [r5, r2]
 800e2e2:	9a03      	ldr	r2, [sp, #12]
 800e2e4:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800e2e8:	3304      	adds	r3, #4
 800e2ea:	f1b9 0f00 	cmp.w	r9, #0
 800e2ee:	d020      	beq.n	800e332 <__multiply+0x142>
 800e2f0:	6829      	ldr	r1, [r5, #0]
 800e2f2:	f104 0c14 	add.w	ip, r4, #20
 800e2f6:	46ae      	mov	lr, r5
 800e2f8:	f04f 0a00 	mov.w	sl, #0
 800e2fc:	f8bc b000 	ldrh.w	fp, [ip]
 800e300:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800e304:	fb09 220b 	mla	r2, r9, fp, r2
 800e308:	4492      	add	sl, r2
 800e30a:	b289      	uxth	r1, r1
 800e30c:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800e310:	f84e 1b04 	str.w	r1, [lr], #4
 800e314:	f85c 2b04 	ldr.w	r2, [ip], #4
 800e318:	f8be 1000 	ldrh.w	r1, [lr]
 800e31c:	0c12      	lsrs	r2, r2, #16
 800e31e:	fb09 1102 	mla	r1, r9, r2, r1
 800e322:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800e326:	4567      	cmp	r7, ip
 800e328:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800e32c:	d8e6      	bhi.n	800e2fc <__multiply+0x10c>
 800e32e:	9a01      	ldr	r2, [sp, #4]
 800e330:	50a9      	str	r1, [r5, r2]
 800e332:	3504      	adds	r5, #4
 800e334:	e79a      	b.n	800e26c <__multiply+0x7c>
 800e336:	3e01      	subs	r6, #1
 800e338:	e79c      	b.n	800e274 <__multiply+0x84>
 800e33a:	bf00      	nop
 800e33c:	0800fb44 	.word	0x0800fb44
 800e340:	0800fbe7 	.word	0x0800fbe7

0800e344 <__pow5mult>:
 800e344:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e348:	4615      	mov	r5, r2
 800e34a:	f012 0203 	ands.w	r2, r2, #3
 800e34e:	4606      	mov	r6, r0
 800e350:	460f      	mov	r7, r1
 800e352:	d007      	beq.n	800e364 <__pow5mult+0x20>
 800e354:	4c25      	ldr	r4, [pc, #148]	; (800e3ec <__pow5mult+0xa8>)
 800e356:	3a01      	subs	r2, #1
 800e358:	2300      	movs	r3, #0
 800e35a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800e35e:	f7ff fe51 	bl	800e004 <__multadd>
 800e362:	4607      	mov	r7, r0
 800e364:	10ad      	asrs	r5, r5, #2
 800e366:	d03d      	beq.n	800e3e4 <__pow5mult+0xa0>
 800e368:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800e36a:	b97c      	cbnz	r4, 800e38c <__pow5mult+0x48>
 800e36c:	2010      	movs	r0, #16
 800e36e:	f000 ff97 	bl	800f2a0 <malloc>
 800e372:	4602      	mov	r2, r0
 800e374:	6270      	str	r0, [r6, #36]	; 0x24
 800e376:	b928      	cbnz	r0, 800e384 <__pow5mult+0x40>
 800e378:	4b1d      	ldr	r3, [pc, #116]	; (800e3f0 <__pow5mult+0xac>)
 800e37a:	481e      	ldr	r0, [pc, #120]	; (800e3f4 <__pow5mult+0xb0>)
 800e37c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800e380:	f000 ff1a 	bl	800f1b8 <__assert_func>
 800e384:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800e388:	6004      	str	r4, [r0, #0]
 800e38a:	60c4      	str	r4, [r0, #12]
 800e38c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800e390:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800e394:	b94c      	cbnz	r4, 800e3aa <__pow5mult+0x66>
 800e396:	f240 2171 	movw	r1, #625	; 0x271
 800e39a:	4630      	mov	r0, r6
 800e39c:	f7ff ff12 	bl	800e1c4 <__i2b>
 800e3a0:	2300      	movs	r3, #0
 800e3a2:	f8c8 0008 	str.w	r0, [r8, #8]
 800e3a6:	4604      	mov	r4, r0
 800e3a8:	6003      	str	r3, [r0, #0]
 800e3aa:	f04f 0900 	mov.w	r9, #0
 800e3ae:	07eb      	lsls	r3, r5, #31
 800e3b0:	d50a      	bpl.n	800e3c8 <__pow5mult+0x84>
 800e3b2:	4639      	mov	r1, r7
 800e3b4:	4622      	mov	r2, r4
 800e3b6:	4630      	mov	r0, r6
 800e3b8:	f7ff ff1a 	bl	800e1f0 <__multiply>
 800e3bc:	4639      	mov	r1, r7
 800e3be:	4680      	mov	r8, r0
 800e3c0:	4630      	mov	r0, r6
 800e3c2:	f7ff fdfd 	bl	800dfc0 <_Bfree>
 800e3c6:	4647      	mov	r7, r8
 800e3c8:	106d      	asrs	r5, r5, #1
 800e3ca:	d00b      	beq.n	800e3e4 <__pow5mult+0xa0>
 800e3cc:	6820      	ldr	r0, [r4, #0]
 800e3ce:	b938      	cbnz	r0, 800e3e0 <__pow5mult+0x9c>
 800e3d0:	4622      	mov	r2, r4
 800e3d2:	4621      	mov	r1, r4
 800e3d4:	4630      	mov	r0, r6
 800e3d6:	f7ff ff0b 	bl	800e1f0 <__multiply>
 800e3da:	6020      	str	r0, [r4, #0]
 800e3dc:	f8c0 9000 	str.w	r9, [r0]
 800e3e0:	4604      	mov	r4, r0
 800e3e2:	e7e4      	b.n	800e3ae <__pow5mult+0x6a>
 800e3e4:	4638      	mov	r0, r7
 800e3e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e3ea:	bf00      	nop
 800e3ec:	0800fd38 	.word	0x0800fd38
 800e3f0:	0800fbd0 	.word	0x0800fbd0
 800e3f4:	0800fbe7 	.word	0x0800fbe7

0800e3f8 <__lshift>:
 800e3f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e3fc:	460c      	mov	r4, r1
 800e3fe:	6849      	ldr	r1, [r1, #4]
 800e400:	6923      	ldr	r3, [r4, #16]
 800e402:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800e406:	68a3      	ldr	r3, [r4, #8]
 800e408:	4607      	mov	r7, r0
 800e40a:	4691      	mov	r9, r2
 800e40c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800e410:	f108 0601 	add.w	r6, r8, #1
 800e414:	42b3      	cmp	r3, r6
 800e416:	db0b      	blt.n	800e430 <__lshift+0x38>
 800e418:	4638      	mov	r0, r7
 800e41a:	f7ff fd91 	bl	800df40 <_Balloc>
 800e41e:	4605      	mov	r5, r0
 800e420:	b948      	cbnz	r0, 800e436 <__lshift+0x3e>
 800e422:	4602      	mov	r2, r0
 800e424:	4b2a      	ldr	r3, [pc, #168]	; (800e4d0 <__lshift+0xd8>)
 800e426:	482b      	ldr	r0, [pc, #172]	; (800e4d4 <__lshift+0xdc>)
 800e428:	f240 11d9 	movw	r1, #473	; 0x1d9
 800e42c:	f000 fec4 	bl	800f1b8 <__assert_func>
 800e430:	3101      	adds	r1, #1
 800e432:	005b      	lsls	r3, r3, #1
 800e434:	e7ee      	b.n	800e414 <__lshift+0x1c>
 800e436:	2300      	movs	r3, #0
 800e438:	f100 0114 	add.w	r1, r0, #20
 800e43c:	f100 0210 	add.w	r2, r0, #16
 800e440:	4618      	mov	r0, r3
 800e442:	4553      	cmp	r3, sl
 800e444:	db37      	blt.n	800e4b6 <__lshift+0xbe>
 800e446:	6920      	ldr	r0, [r4, #16]
 800e448:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800e44c:	f104 0314 	add.w	r3, r4, #20
 800e450:	f019 091f 	ands.w	r9, r9, #31
 800e454:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800e458:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800e45c:	d02f      	beq.n	800e4be <__lshift+0xc6>
 800e45e:	f1c9 0e20 	rsb	lr, r9, #32
 800e462:	468a      	mov	sl, r1
 800e464:	f04f 0c00 	mov.w	ip, #0
 800e468:	681a      	ldr	r2, [r3, #0]
 800e46a:	fa02 f209 	lsl.w	r2, r2, r9
 800e46e:	ea42 020c 	orr.w	r2, r2, ip
 800e472:	f84a 2b04 	str.w	r2, [sl], #4
 800e476:	f853 2b04 	ldr.w	r2, [r3], #4
 800e47a:	4298      	cmp	r0, r3
 800e47c:	fa22 fc0e 	lsr.w	ip, r2, lr
 800e480:	d8f2      	bhi.n	800e468 <__lshift+0x70>
 800e482:	1b03      	subs	r3, r0, r4
 800e484:	3b15      	subs	r3, #21
 800e486:	f023 0303 	bic.w	r3, r3, #3
 800e48a:	3304      	adds	r3, #4
 800e48c:	f104 0215 	add.w	r2, r4, #21
 800e490:	4290      	cmp	r0, r2
 800e492:	bf38      	it	cc
 800e494:	2304      	movcc	r3, #4
 800e496:	f841 c003 	str.w	ip, [r1, r3]
 800e49a:	f1bc 0f00 	cmp.w	ip, #0
 800e49e:	d001      	beq.n	800e4a4 <__lshift+0xac>
 800e4a0:	f108 0602 	add.w	r6, r8, #2
 800e4a4:	3e01      	subs	r6, #1
 800e4a6:	4638      	mov	r0, r7
 800e4a8:	612e      	str	r6, [r5, #16]
 800e4aa:	4621      	mov	r1, r4
 800e4ac:	f7ff fd88 	bl	800dfc0 <_Bfree>
 800e4b0:	4628      	mov	r0, r5
 800e4b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e4b6:	f842 0f04 	str.w	r0, [r2, #4]!
 800e4ba:	3301      	adds	r3, #1
 800e4bc:	e7c1      	b.n	800e442 <__lshift+0x4a>
 800e4be:	3904      	subs	r1, #4
 800e4c0:	f853 2b04 	ldr.w	r2, [r3], #4
 800e4c4:	f841 2f04 	str.w	r2, [r1, #4]!
 800e4c8:	4298      	cmp	r0, r3
 800e4ca:	d8f9      	bhi.n	800e4c0 <__lshift+0xc8>
 800e4cc:	e7ea      	b.n	800e4a4 <__lshift+0xac>
 800e4ce:	bf00      	nop
 800e4d0:	0800fb44 	.word	0x0800fb44
 800e4d4:	0800fbe7 	.word	0x0800fbe7

0800e4d8 <__mcmp>:
 800e4d8:	b530      	push	{r4, r5, lr}
 800e4da:	6902      	ldr	r2, [r0, #16]
 800e4dc:	690c      	ldr	r4, [r1, #16]
 800e4de:	1b12      	subs	r2, r2, r4
 800e4e0:	d10e      	bne.n	800e500 <__mcmp+0x28>
 800e4e2:	f100 0314 	add.w	r3, r0, #20
 800e4e6:	3114      	adds	r1, #20
 800e4e8:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800e4ec:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800e4f0:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800e4f4:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800e4f8:	42a5      	cmp	r5, r4
 800e4fa:	d003      	beq.n	800e504 <__mcmp+0x2c>
 800e4fc:	d305      	bcc.n	800e50a <__mcmp+0x32>
 800e4fe:	2201      	movs	r2, #1
 800e500:	4610      	mov	r0, r2
 800e502:	bd30      	pop	{r4, r5, pc}
 800e504:	4283      	cmp	r3, r0
 800e506:	d3f3      	bcc.n	800e4f0 <__mcmp+0x18>
 800e508:	e7fa      	b.n	800e500 <__mcmp+0x28>
 800e50a:	f04f 32ff 	mov.w	r2, #4294967295
 800e50e:	e7f7      	b.n	800e500 <__mcmp+0x28>

0800e510 <__mdiff>:
 800e510:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e514:	460c      	mov	r4, r1
 800e516:	4606      	mov	r6, r0
 800e518:	4611      	mov	r1, r2
 800e51a:	4620      	mov	r0, r4
 800e51c:	4690      	mov	r8, r2
 800e51e:	f7ff ffdb 	bl	800e4d8 <__mcmp>
 800e522:	1e05      	subs	r5, r0, #0
 800e524:	d110      	bne.n	800e548 <__mdiff+0x38>
 800e526:	4629      	mov	r1, r5
 800e528:	4630      	mov	r0, r6
 800e52a:	f7ff fd09 	bl	800df40 <_Balloc>
 800e52e:	b930      	cbnz	r0, 800e53e <__mdiff+0x2e>
 800e530:	4b3a      	ldr	r3, [pc, #232]	; (800e61c <__mdiff+0x10c>)
 800e532:	4602      	mov	r2, r0
 800e534:	f240 2132 	movw	r1, #562	; 0x232
 800e538:	4839      	ldr	r0, [pc, #228]	; (800e620 <__mdiff+0x110>)
 800e53a:	f000 fe3d 	bl	800f1b8 <__assert_func>
 800e53e:	2301      	movs	r3, #1
 800e540:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800e544:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e548:	bfa4      	itt	ge
 800e54a:	4643      	movge	r3, r8
 800e54c:	46a0      	movge	r8, r4
 800e54e:	4630      	mov	r0, r6
 800e550:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800e554:	bfa6      	itte	ge
 800e556:	461c      	movge	r4, r3
 800e558:	2500      	movge	r5, #0
 800e55a:	2501      	movlt	r5, #1
 800e55c:	f7ff fcf0 	bl	800df40 <_Balloc>
 800e560:	b920      	cbnz	r0, 800e56c <__mdiff+0x5c>
 800e562:	4b2e      	ldr	r3, [pc, #184]	; (800e61c <__mdiff+0x10c>)
 800e564:	4602      	mov	r2, r0
 800e566:	f44f 7110 	mov.w	r1, #576	; 0x240
 800e56a:	e7e5      	b.n	800e538 <__mdiff+0x28>
 800e56c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800e570:	6926      	ldr	r6, [r4, #16]
 800e572:	60c5      	str	r5, [r0, #12]
 800e574:	f104 0914 	add.w	r9, r4, #20
 800e578:	f108 0514 	add.w	r5, r8, #20
 800e57c:	f100 0e14 	add.w	lr, r0, #20
 800e580:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800e584:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800e588:	f108 0210 	add.w	r2, r8, #16
 800e58c:	46f2      	mov	sl, lr
 800e58e:	2100      	movs	r1, #0
 800e590:	f859 3b04 	ldr.w	r3, [r9], #4
 800e594:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800e598:	fa1f f883 	uxth.w	r8, r3
 800e59c:	fa11 f18b 	uxtah	r1, r1, fp
 800e5a0:	0c1b      	lsrs	r3, r3, #16
 800e5a2:	eba1 0808 	sub.w	r8, r1, r8
 800e5a6:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800e5aa:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800e5ae:	fa1f f888 	uxth.w	r8, r8
 800e5b2:	1419      	asrs	r1, r3, #16
 800e5b4:	454e      	cmp	r6, r9
 800e5b6:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800e5ba:	f84a 3b04 	str.w	r3, [sl], #4
 800e5be:	d8e7      	bhi.n	800e590 <__mdiff+0x80>
 800e5c0:	1b33      	subs	r3, r6, r4
 800e5c2:	3b15      	subs	r3, #21
 800e5c4:	f023 0303 	bic.w	r3, r3, #3
 800e5c8:	3304      	adds	r3, #4
 800e5ca:	3415      	adds	r4, #21
 800e5cc:	42a6      	cmp	r6, r4
 800e5ce:	bf38      	it	cc
 800e5d0:	2304      	movcc	r3, #4
 800e5d2:	441d      	add	r5, r3
 800e5d4:	4473      	add	r3, lr
 800e5d6:	469e      	mov	lr, r3
 800e5d8:	462e      	mov	r6, r5
 800e5da:	4566      	cmp	r6, ip
 800e5dc:	d30e      	bcc.n	800e5fc <__mdiff+0xec>
 800e5de:	f10c 0203 	add.w	r2, ip, #3
 800e5e2:	1b52      	subs	r2, r2, r5
 800e5e4:	f022 0203 	bic.w	r2, r2, #3
 800e5e8:	3d03      	subs	r5, #3
 800e5ea:	45ac      	cmp	ip, r5
 800e5ec:	bf38      	it	cc
 800e5ee:	2200      	movcc	r2, #0
 800e5f0:	441a      	add	r2, r3
 800e5f2:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800e5f6:	b17b      	cbz	r3, 800e618 <__mdiff+0x108>
 800e5f8:	6107      	str	r7, [r0, #16]
 800e5fa:	e7a3      	b.n	800e544 <__mdiff+0x34>
 800e5fc:	f856 8b04 	ldr.w	r8, [r6], #4
 800e600:	fa11 f288 	uxtah	r2, r1, r8
 800e604:	1414      	asrs	r4, r2, #16
 800e606:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800e60a:	b292      	uxth	r2, r2
 800e60c:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800e610:	f84e 2b04 	str.w	r2, [lr], #4
 800e614:	1421      	asrs	r1, r4, #16
 800e616:	e7e0      	b.n	800e5da <__mdiff+0xca>
 800e618:	3f01      	subs	r7, #1
 800e61a:	e7ea      	b.n	800e5f2 <__mdiff+0xe2>
 800e61c:	0800fb44 	.word	0x0800fb44
 800e620:	0800fbe7 	.word	0x0800fbe7

0800e624 <__ulp>:
 800e624:	b082      	sub	sp, #8
 800e626:	ed8d 0b00 	vstr	d0, [sp]
 800e62a:	9b01      	ldr	r3, [sp, #4]
 800e62c:	4912      	ldr	r1, [pc, #72]	; (800e678 <__ulp+0x54>)
 800e62e:	4019      	ands	r1, r3
 800e630:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800e634:	2900      	cmp	r1, #0
 800e636:	dd05      	ble.n	800e644 <__ulp+0x20>
 800e638:	2200      	movs	r2, #0
 800e63a:	460b      	mov	r3, r1
 800e63c:	ec43 2b10 	vmov	d0, r2, r3
 800e640:	b002      	add	sp, #8
 800e642:	4770      	bx	lr
 800e644:	4249      	negs	r1, r1
 800e646:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800e64a:	ea4f 5021 	mov.w	r0, r1, asr #20
 800e64e:	f04f 0200 	mov.w	r2, #0
 800e652:	f04f 0300 	mov.w	r3, #0
 800e656:	da04      	bge.n	800e662 <__ulp+0x3e>
 800e658:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800e65c:	fa41 f300 	asr.w	r3, r1, r0
 800e660:	e7ec      	b.n	800e63c <__ulp+0x18>
 800e662:	f1a0 0114 	sub.w	r1, r0, #20
 800e666:	291e      	cmp	r1, #30
 800e668:	bfda      	itte	le
 800e66a:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800e66e:	fa20 f101 	lsrle.w	r1, r0, r1
 800e672:	2101      	movgt	r1, #1
 800e674:	460a      	mov	r2, r1
 800e676:	e7e1      	b.n	800e63c <__ulp+0x18>
 800e678:	7ff00000 	.word	0x7ff00000

0800e67c <__b2d>:
 800e67c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e67e:	6905      	ldr	r5, [r0, #16]
 800e680:	f100 0714 	add.w	r7, r0, #20
 800e684:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800e688:	1f2e      	subs	r6, r5, #4
 800e68a:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800e68e:	4620      	mov	r0, r4
 800e690:	f7ff fd48 	bl	800e124 <__hi0bits>
 800e694:	f1c0 0320 	rsb	r3, r0, #32
 800e698:	280a      	cmp	r0, #10
 800e69a:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800e718 <__b2d+0x9c>
 800e69e:	600b      	str	r3, [r1, #0]
 800e6a0:	dc14      	bgt.n	800e6cc <__b2d+0x50>
 800e6a2:	f1c0 0e0b 	rsb	lr, r0, #11
 800e6a6:	fa24 f10e 	lsr.w	r1, r4, lr
 800e6aa:	42b7      	cmp	r7, r6
 800e6ac:	ea41 030c 	orr.w	r3, r1, ip
 800e6b0:	bf34      	ite	cc
 800e6b2:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800e6b6:	2100      	movcs	r1, #0
 800e6b8:	3015      	adds	r0, #21
 800e6ba:	fa04 f000 	lsl.w	r0, r4, r0
 800e6be:	fa21 f10e 	lsr.w	r1, r1, lr
 800e6c2:	ea40 0201 	orr.w	r2, r0, r1
 800e6c6:	ec43 2b10 	vmov	d0, r2, r3
 800e6ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e6cc:	42b7      	cmp	r7, r6
 800e6ce:	bf3a      	itte	cc
 800e6d0:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800e6d4:	f1a5 0608 	subcc.w	r6, r5, #8
 800e6d8:	2100      	movcs	r1, #0
 800e6da:	380b      	subs	r0, #11
 800e6dc:	d017      	beq.n	800e70e <__b2d+0x92>
 800e6de:	f1c0 0c20 	rsb	ip, r0, #32
 800e6e2:	fa04 f500 	lsl.w	r5, r4, r0
 800e6e6:	42be      	cmp	r6, r7
 800e6e8:	fa21 f40c 	lsr.w	r4, r1, ip
 800e6ec:	ea45 0504 	orr.w	r5, r5, r4
 800e6f0:	bf8c      	ite	hi
 800e6f2:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800e6f6:	2400      	movls	r4, #0
 800e6f8:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800e6fc:	fa01 f000 	lsl.w	r0, r1, r0
 800e700:	fa24 f40c 	lsr.w	r4, r4, ip
 800e704:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800e708:	ea40 0204 	orr.w	r2, r0, r4
 800e70c:	e7db      	b.n	800e6c6 <__b2d+0x4a>
 800e70e:	ea44 030c 	orr.w	r3, r4, ip
 800e712:	460a      	mov	r2, r1
 800e714:	e7d7      	b.n	800e6c6 <__b2d+0x4a>
 800e716:	bf00      	nop
 800e718:	3ff00000 	.word	0x3ff00000

0800e71c <__d2b>:
 800e71c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800e720:	4689      	mov	r9, r1
 800e722:	2101      	movs	r1, #1
 800e724:	ec57 6b10 	vmov	r6, r7, d0
 800e728:	4690      	mov	r8, r2
 800e72a:	f7ff fc09 	bl	800df40 <_Balloc>
 800e72e:	4604      	mov	r4, r0
 800e730:	b930      	cbnz	r0, 800e740 <__d2b+0x24>
 800e732:	4602      	mov	r2, r0
 800e734:	4b25      	ldr	r3, [pc, #148]	; (800e7cc <__d2b+0xb0>)
 800e736:	4826      	ldr	r0, [pc, #152]	; (800e7d0 <__d2b+0xb4>)
 800e738:	f240 310a 	movw	r1, #778	; 0x30a
 800e73c:	f000 fd3c 	bl	800f1b8 <__assert_func>
 800e740:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800e744:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800e748:	bb35      	cbnz	r5, 800e798 <__d2b+0x7c>
 800e74a:	2e00      	cmp	r6, #0
 800e74c:	9301      	str	r3, [sp, #4]
 800e74e:	d028      	beq.n	800e7a2 <__d2b+0x86>
 800e750:	4668      	mov	r0, sp
 800e752:	9600      	str	r6, [sp, #0]
 800e754:	f7ff fd06 	bl	800e164 <__lo0bits>
 800e758:	9900      	ldr	r1, [sp, #0]
 800e75a:	b300      	cbz	r0, 800e79e <__d2b+0x82>
 800e75c:	9a01      	ldr	r2, [sp, #4]
 800e75e:	f1c0 0320 	rsb	r3, r0, #32
 800e762:	fa02 f303 	lsl.w	r3, r2, r3
 800e766:	430b      	orrs	r3, r1
 800e768:	40c2      	lsrs	r2, r0
 800e76a:	6163      	str	r3, [r4, #20]
 800e76c:	9201      	str	r2, [sp, #4]
 800e76e:	9b01      	ldr	r3, [sp, #4]
 800e770:	61a3      	str	r3, [r4, #24]
 800e772:	2b00      	cmp	r3, #0
 800e774:	bf14      	ite	ne
 800e776:	2202      	movne	r2, #2
 800e778:	2201      	moveq	r2, #1
 800e77a:	6122      	str	r2, [r4, #16]
 800e77c:	b1d5      	cbz	r5, 800e7b4 <__d2b+0x98>
 800e77e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800e782:	4405      	add	r5, r0
 800e784:	f8c9 5000 	str.w	r5, [r9]
 800e788:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800e78c:	f8c8 0000 	str.w	r0, [r8]
 800e790:	4620      	mov	r0, r4
 800e792:	b003      	add	sp, #12
 800e794:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e798:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800e79c:	e7d5      	b.n	800e74a <__d2b+0x2e>
 800e79e:	6161      	str	r1, [r4, #20]
 800e7a0:	e7e5      	b.n	800e76e <__d2b+0x52>
 800e7a2:	a801      	add	r0, sp, #4
 800e7a4:	f7ff fcde 	bl	800e164 <__lo0bits>
 800e7a8:	9b01      	ldr	r3, [sp, #4]
 800e7aa:	6163      	str	r3, [r4, #20]
 800e7ac:	2201      	movs	r2, #1
 800e7ae:	6122      	str	r2, [r4, #16]
 800e7b0:	3020      	adds	r0, #32
 800e7b2:	e7e3      	b.n	800e77c <__d2b+0x60>
 800e7b4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800e7b8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800e7bc:	f8c9 0000 	str.w	r0, [r9]
 800e7c0:	6918      	ldr	r0, [r3, #16]
 800e7c2:	f7ff fcaf 	bl	800e124 <__hi0bits>
 800e7c6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800e7ca:	e7df      	b.n	800e78c <__d2b+0x70>
 800e7cc:	0800fb44 	.word	0x0800fb44
 800e7d0:	0800fbe7 	.word	0x0800fbe7

0800e7d4 <__ratio>:
 800e7d4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e7d8:	4688      	mov	r8, r1
 800e7da:	4669      	mov	r1, sp
 800e7dc:	4681      	mov	r9, r0
 800e7de:	f7ff ff4d 	bl	800e67c <__b2d>
 800e7e2:	a901      	add	r1, sp, #4
 800e7e4:	4640      	mov	r0, r8
 800e7e6:	ec55 4b10 	vmov	r4, r5, d0
 800e7ea:	f7ff ff47 	bl	800e67c <__b2d>
 800e7ee:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800e7f2:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800e7f6:	eba3 0c02 	sub.w	ip, r3, r2
 800e7fa:	e9dd 3200 	ldrd	r3, r2, [sp]
 800e7fe:	1a9b      	subs	r3, r3, r2
 800e800:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800e804:	ec51 0b10 	vmov	r0, r1, d0
 800e808:	2b00      	cmp	r3, #0
 800e80a:	bfd6      	itet	le
 800e80c:	460a      	movle	r2, r1
 800e80e:	462a      	movgt	r2, r5
 800e810:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800e814:	468b      	mov	fp, r1
 800e816:	462f      	mov	r7, r5
 800e818:	bfd4      	ite	le
 800e81a:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800e81e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800e822:	4620      	mov	r0, r4
 800e824:	ee10 2a10 	vmov	r2, s0
 800e828:	465b      	mov	r3, fp
 800e82a:	4639      	mov	r1, r7
 800e82c:	f7f2 f826 	bl	800087c <__aeabi_ddiv>
 800e830:	ec41 0b10 	vmov	d0, r0, r1
 800e834:	b003      	add	sp, #12
 800e836:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800e83a <__copybits>:
 800e83a:	3901      	subs	r1, #1
 800e83c:	b570      	push	{r4, r5, r6, lr}
 800e83e:	1149      	asrs	r1, r1, #5
 800e840:	6914      	ldr	r4, [r2, #16]
 800e842:	3101      	adds	r1, #1
 800e844:	f102 0314 	add.w	r3, r2, #20
 800e848:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800e84c:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800e850:	1f05      	subs	r5, r0, #4
 800e852:	42a3      	cmp	r3, r4
 800e854:	d30c      	bcc.n	800e870 <__copybits+0x36>
 800e856:	1aa3      	subs	r3, r4, r2
 800e858:	3b11      	subs	r3, #17
 800e85a:	f023 0303 	bic.w	r3, r3, #3
 800e85e:	3211      	adds	r2, #17
 800e860:	42a2      	cmp	r2, r4
 800e862:	bf88      	it	hi
 800e864:	2300      	movhi	r3, #0
 800e866:	4418      	add	r0, r3
 800e868:	2300      	movs	r3, #0
 800e86a:	4288      	cmp	r0, r1
 800e86c:	d305      	bcc.n	800e87a <__copybits+0x40>
 800e86e:	bd70      	pop	{r4, r5, r6, pc}
 800e870:	f853 6b04 	ldr.w	r6, [r3], #4
 800e874:	f845 6f04 	str.w	r6, [r5, #4]!
 800e878:	e7eb      	b.n	800e852 <__copybits+0x18>
 800e87a:	f840 3b04 	str.w	r3, [r0], #4
 800e87e:	e7f4      	b.n	800e86a <__copybits+0x30>

0800e880 <__any_on>:
 800e880:	f100 0214 	add.w	r2, r0, #20
 800e884:	6900      	ldr	r0, [r0, #16]
 800e886:	114b      	asrs	r3, r1, #5
 800e888:	4298      	cmp	r0, r3
 800e88a:	b510      	push	{r4, lr}
 800e88c:	db11      	blt.n	800e8b2 <__any_on+0x32>
 800e88e:	dd0a      	ble.n	800e8a6 <__any_on+0x26>
 800e890:	f011 011f 	ands.w	r1, r1, #31
 800e894:	d007      	beq.n	800e8a6 <__any_on+0x26>
 800e896:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800e89a:	fa24 f001 	lsr.w	r0, r4, r1
 800e89e:	fa00 f101 	lsl.w	r1, r0, r1
 800e8a2:	428c      	cmp	r4, r1
 800e8a4:	d10b      	bne.n	800e8be <__any_on+0x3e>
 800e8a6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800e8aa:	4293      	cmp	r3, r2
 800e8ac:	d803      	bhi.n	800e8b6 <__any_on+0x36>
 800e8ae:	2000      	movs	r0, #0
 800e8b0:	bd10      	pop	{r4, pc}
 800e8b2:	4603      	mov	r3, r0
 800e8b4:	e7f7      	b.n	800e8a6 <__any_on+0x26>
 800e8b6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800e8ba:	2900      	cmp	r1, #0
 800e8bc:	d0f5      	beq.n	800e8aa <__any_on+0x2a>
 800e8be:	2001      	movs	r0, #1
 800e8c0:	e7f6      	b.n	800e8b0 <__any_on+0x30>

0800e8c2 <_calloc_r>:
 800e8c2:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800e8c4:	fba1 2402 	umull	r2, r4, r1, r2
 800e8c8:	b94c      	cbnz	r4, 800e8de <_calloc_r+0x1c>
 800e8ca:	4611      	mov	r1, r2
 800e8cc:	9201      	str	r2, [sp, #4]
 800e8ce:	f000 f87b 	bl	800e9c8 <_malloc_r>
 800e8d2:	9a01      	ldr	r2, [sp, #4]
 800e8d4:	4605      	mov	r5, r0
 800e8d6:	b930      	cbnz	r0, 800e8e6 <_calloc_r+0x24>
 800e8d8:	4628      	mov	r0, r5
 800e8da:	b003      	add	sp, #12
 800e8dc:	bd30      	pop	{r4, r5, pc}
 800e8de:	220c      	movs	r2, #12
 800e8e0:	6002      	str	r2, [r0, #0]
 800e8e2:	2500      	movs	r5, #0
 800e8e4:	e7f8      	b.n	800e8d8 <_calloc_r+0x16>
 800e8e6:	4621      	mov	r1, r4
 800e8e8:	f7fd fce4 	bl	800c2b4 <memset>
 800e8ec:	e7f4      	b.n	800e8d8 <_calloc_r+0x16>
	...

0800e8f0 <_free_r>:
 800e8f0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800e8f2:	2900      	cmp	r1, #0
 800e8f4:	d044      	beq.n	800e980 <_free_r+0x90>
 800e8f6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e8fa:	9001      	str	r0, [sp, #4]
 800e8fc:	2b00      	cmp	r3, #0
 800e8fe:	f1a1 0404 	sub.w	r4, r1, #4
 800e902:	bfb8      	it	lt
 800e904:	18e4      	addlt	r4, r4, r3
 800e906:	f000 fced 	bl	800f2e4 <__malloc_lock>
 800e90a:	4a1e      	ldr	r2, [pc, #120]	; (800e984 <_free_r+0x94>)
 800e90c:	9801      	ldr	r0, [sp, #4]
 800e90e:	6813      	ldr	r3, [r2, #0]
 800e910:	b933      	cbnz	r3, 800e920 <_free_r+0x30>
 800e912:	6063      	str	r3, [r4, #4]
 800e914:	6014      	str	r4, [r2, #0]
 800e916:	b003      	add	sp, #12
 800e918:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800e91c:	f000 bce8 	b.w	800f2f0 <__malloc_unlock>
 800e920:	42a3      	cmp	r3, r4
 800e922:	d908      	bls.n	800e936 <_free_r+0x46>
 800e924:	6825      	ldr	r5, [r4, #0]
 800e926:	1961      	adds	r1, r4, r5
 800e928:	428b      	cmp	r3, r1
 800e92a:	bf01      	itttt	eq
 800e92c:	6819      	ldreq	r1, [r3, #0]
 800e92e:	685b      	ldreq	r3, [r3, #4]
 800e930:	1949      	addeq	r1, r1, r5
 800e932:	6021      	streq	r1, [r4, #0]
 800e934:	e7ed      	b.n	800e912 <_free_r+0x22>
 800e936:	461a      	mov	r2, r3
 800e938:	685b      	ldr	r3, [r3, #4]
 800e93a:	b10b      	cbz	r3, 800e940 <_free_r+0x50>
 800e93c:	42a3      	cmp	r3, r4
 800e93e:	d9fa      	bls.n	800e936 <_free_r+0x46>
 800e940:	6811      	ldr	r1, [r2, #0]
 800e942:	1855      	adds	r5, r2, r1
 800e944:	42a5      	cmp	r5, r4
 800e946:	d10b      	bne.n	800e960 <_free_r+0x70>
 800e948:	6824      	ldr	r4, [r4, #0]
 800e94a:	4421      	add	r1, r4
 800e94c:	1854      	adds	r4, r2, r1
 800e94e:	42a3      	cmp	r3, r4
 800e950:	6011      	str	r1, [r2, #0]
 800e952:	d1e0      	bne.n	800e916 <_free_r+0x26>
 800e954:	681c      	ldr	r4, [r3, #0]
 800e956:	685b      	ldr	r3, [r3, #4]
 800e958:	6053      	str	r3, [r2, #4]
 800e95a:	4421      	add	r1, r4
 800e95c:	6011      	str	r1, [r2, #0]
 800e95e:	e7da      	b.n	800e916 <_free_r+0x26>
 800e960:	d902      	bls.n	800e968 <_free_r+0x78>
 800e962:	230c      	movs	r3, #12
 800e964:	6003      	str	r3, [r0, #0]
 800e966:	e7d6      	b.n	800e916 <_free_r+0x26>
 800e968:	6825      	ldr	r5, [r4, #0]
 800e96a:	1961      	adds	r1, r4, r5
 800e96c:	428b      	cmp	r3, r1
 800e96e:	bf04      	itt	eq
 800e970:	6819      	ldreq	r1, [r3, #0]
 800e972:	685b      	ldreq	r3, [r3, #4]
 800e974:	6063      	str	r3, [r4, #4]
 800e976:	bf04      	itt	eq
 800e978:	1949      	addeq	r1, r1, r5
 800e97a:	6021      	streq	r1, [r4, #0]
 800e97c:	6054      	str	r4, [r2, #4]
 800e97e:	e7ca      	b.n	800e916 <_free_r+0x26>
 800e980:	b003      	add	sp, #12
 800e982:	bd30      	pop	{r4, r5, pc}
 800e984:	20003788 	.word	0x20003788

0800e988 <sbrk_aligned>:
 800e988:	b570      	push	{r4, r5, r6, lr}
 800e98a:	4e0e      	ldr	r6, [pc, #56]	; (800e9c4 <sbrk_aligned+0x3c>)
 800e98c:	460c      	mov	r4, r1
 800e98e:	6831      	ldr	r1, [r6, #0]
 800e990:	4605      	mov	r5, r0
 800e992:	b911      	cbnz	r1, 800e99a <sbrk_aligned+0x12>
 800e994:	f000 fb84 	bl	800f0a0 <_sbrk_r>
 800e998:	6030      	str	r0, [r6, #0]
 800e99a:	4621      	mov	r1, r4
 800e99c:	4628      	mov	r0, r5
 800e99e:	f000 fb7f 	bl	800f0a0 <_sbrk_r>
 800e9a2:	1c43      	adds	r3, r0, #1
 800e9a4:	d00a      	beq.n	800e9bc <sbrk_aligned+0x34>
 800e9a6:	1cc4      	adds	r4, r0, #3
 800e9a8:	f024 0403 	bic.w	r4, r4, #3
 800e9ac:	42a0      	cmp	r0, r4
 800e9ae:	d007      	beq.n	800e9c0 <sbrk_aligned+0x38>
 800e9b0:	1a21      	subs	r1, r4, r0
 800e9b2:	4628      	mov	r0, r5
 800e9b4:	f000 fb74 	bl	800f0a0 <_sbrk_r>
 800e9b8:	3001      	adds	r0, #1
 800e9ba:	d101      	bne.n	800e9c0 <sbrk_aligned+0x38>
 800e9bc:	f04f 34ff 	mov.w	r4, #4294967295
 800e9c0:	4620      	mov	r0, r4
 800e9c2:	bd70      	pop	{r4, r5, r6, pc}
 800e9c4:	2000378c 	.word	0x2000378c

0800e9c8 <_malloc_r>:
 800e9c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e9cc:	1ccd      	adds	r5, r1, #3
 800e9ce:	f025 0503 	bic.w	r5, r5, #3
 800e9d2:	3508      	adds	r5, #8
 800e9d4:	2d0c      	cmp	r5, #12
 800e9d6:	bf38      	it	cc
 800e9d8:	250c      	movcc	r5, #12
 800e9da:	2d00      	cmp	r5, #0
 800e9dc:	4607      	mov	r7, r0
 800e9de:	db01      	blt.n	800e9e4 <_malloc_r+0x1c>
 800e9e0:	42a9      	cmp	r1, r5
 800e9e2:	d905      	bls.n	800e9f0 <_malloc_r+0x28>
 800e9e4:	230c      	movs	r3, #12
 800e9e6:	603b      	str	r3, [r7, #0]
 800e9e8:	2600      	movs	r6, #0
 800e9ea:	4630      	mov	r0, r6
 800e9ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e9f0:	4e2e      	ldr	r6, [pc, #184]	; (800eaac <_malloc_r+0xe4>)
 800e9f2:	f000 fc77 	bl	800f2e4 <__malloc_lock>
 800e9f6:	6833      	ldr	r3, [r6, #0]
 800e9f8:	461c      	mov	r4, r3
 800e9fa:	bb34      	cbnz	r4, 800ea4a <_malloc_r+0x82>
 800e9fc:	4629      	mov	r1, r5
 800e9fe:	4638      	mov	r0, r7
 800ea00:	f7ff ffc2 	bl	800e988 <sbrk_aligned>
 800ea04:	1c43      	adds	r3, r0, #1
 800ea06:	4604      	mov	r4, r0
 800ea08:	d14d      	bne.n	800eaa6 <_malloc_r+0xde>
 800ea0a:	6834      	ldr	r4, [r6, #0]
 800ea0c:	4626      	mov	r6, r4
 800ea0e:	2e00      	cmp	r6, #0
 800ea10:	d140      	bne.n	800ea94 <_malloc_r+0xcc>
 800ea12:	6823      	ldr	r3, [r4, #0]
 800ea14:	4631      	mov	r1, r6
 800ea16:	4638      	mov	r0, r7
 800ea18:	eb04 0803 	add.w	r8, r4, r3
 800ea1c:	f000 fb40 	bl	800f0a0 <_sbrk_r>
 800ea20:	4580      	cmp	r8, r0
 800ea22:	d13a      	bne.n	800ea9a <_malloc_r+0xd2>
 800ea24:	6821      	ldr	r1, [r4, #0]
 800ea26:	3503      	adds	r5, #3
 800ea28:	1a6d      	subs	r5, r5, r1
 800ea2a:	f025 0503 	bic.w	r5, r5, #3
 800ea2e:	3508      	adds	r5, #8
 800ea30:	2d0c      	cmp	r5, #12
 800ea32:	bf38      	it	cc
 800ea34:	250c      	movcc	r5, #12
 800ea36:	4629      	mov	r1, r5
 800ea38:	4638      	mov	r0, r7
 800ea3a:	f7ff ffa5 	bl	800e988 <sbrk_aligned>
 800ea3e:	3001      	adds	r0, #1
 800ea40:	d02b      	beq.n	800ea9a <_malloc_r+0xd2>
 800ea42:	6823      	ldr	r3, [r4, #0]
 800ea44:	442b      	add	r3, r5
 800ea46:	6023      	str	r3, [r4, #0]
 800ea48:	e00e      	b.n	800ea68 <_malloc_r+0xa0>
 800ea4a:	6822      	ldr	r2, [r4, #0]
 800ea4c:	1b52      	subs	r2, r2, r5
 800ea4e:	d41e      	bmi.n	800ea8e <_malloc_r+0xc6>
 800ea50:	2a0b      	cmp	r2, #11
 800ea52:	d916      	bls.n	800ea82 <_malloc_r+0xba>
 800ea54:	1961      	adds	r1, r4, r5
 800ea56:	42a3      	cmp	r3, r4
 800ea58:	6025      	str	r5, [r4, #0]
 800ea5a:	bf18      	it	ne
 800ea5c:	6059      	strne	r1, [r3, #4]
 800ea5e:	6863      	ldr	r3, [r4, #4]
 800ea60:	bf08      	it	eq
 800ea62:	6031      	streq	r1, [r6, #0]
 800ea64:	5162      	str	r2, [r4, r5]
 800ea66:	604b      	str	r3, [r1, #4]
 800ea68:	4638      	mov	r0, r7
 800ea6a:	f104 060b 	add.w	r6, r4, #11
 800ea6e:	f000 fc3f 	bl	800f2f0 <__malloc_unlock>
 800ea72:	f026 0607 	bic.w	r6, r6, #7
 800ea76:	1d23      	adds	r3, r4, #4
 800ea78:	1af2      	subs	r2, r6, r3
 800ea7a:	d0b6      	beq.n	800e9ea <_malloc_r+0x22>
 800ea7c:	1b9b      	subs	r3, r3, r6
 800ea7e:	50a3      	str	r3, [r4, r2]
 800ea80:	e7b3      	b.n	800e9ea <_malloc_r+0x22>
 800ea82:	6862      	ldr	r2, [r4, #4]
 800ea84:	42a3      	cmp	r3, r4
 800ea86:	bf0c      	ite	eq
 800ea88:	6032      	streq	r2, [r6, #0]
 800ea8a:	605a      	strne	r2, [r3, #4]
 800ea8c:	e7ec      	b.n	800ea68 <_malloc_r+0xa0>
 800ea8e:	4623      	mov	r3, r4
 800ea90:	6864      	ldr	r4, [r4, #4]
 800ea92:	e7b2      	b.n	800e9fa <_malloc_r+0x32>
 800ea94:	4634      	mov	r4, r6
 800ea96:	6876      	ldr	r6, [r6, #4]
 800ea98:	e7b9      	b.n	800ea0e <_malloc_r+0x46>
 800ea9a:	230c      	movs	r3, #12
 800ea9c:	603b      	str	r3, [r7, #0]
 800ea9e:	4638      	mov	r0, r7
 800eaa0:	f000 fc26 	bl	800f2f0 <__malloc_unlock>
 800eaa4:	e7a1      	b.n	800e9ea <_malloc_r+0x22>
 800eaa6:	6025      	str	r5, [r4, #0]
 800eaa8:	e7de      	b.n	800ea68 <_malloc_r+0xa0>
 800eaaa:	bf00      	nop
 800eaac:	20003788 	.word	0x20003788

0800eab0 <__ssputs_r>:
 800eab0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800eab4:	688e      	ldr	r6, [r1, #8]
 800eab6:	429e      	cmp	r6, r3
 800eab8:	4682      	mov	sl, r0
 800eaba:	460c      	mov	r4, r1
 800eabc:	4690      	mov	r8, r2
 800eabe:	461f      	mov	r7, r3
 800eac0:	d838      	bhi.n	800eb34 <__ssputs_r+0x84>
 800eac2:	898a      	ldrh	r2, [r1, #12]
 800eac4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800eac8:	d032      	beq.n	800eb30 <__ssputs_r+0x80>
 800eaca:	6825      	ldr	r5, [r4, #0]
 800eacc:	6909      	ldr	r1, [r1, #16]
 800eace:	eba5 0901 	sub.w	r9, r5, r1
 800ead2:	6965      	ldr	r5, [r4, #20]
 800ead4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ead8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800eadc:	3301      	adds	r3, #1
 800eade:	444b      	add	r3, r9
 800eae0:	106d      	asrs	r5, r5, #1
 800eae2:	429d      	cmp	r5, r3
 800eae4:	bf38      	it	cc
 800eae6:	461d      	movcc	r5, r3
 800eae8:	0553      	lsls	r3, r2, #21
 800eaea:	d531      	bpl.n	800eb50 <__ssputs_r+0xa0>
 800eaec:	4629      	mov	r1, r5
 800eaee:	f7ff ff6b 	bl	800e9c8 <_malloc_r>
 800eaf2:	4606      	mov	r6, r0
 800eaf4:	b950      	cbnz	r0, 800eb0c <__ssputs_r+0x5c>
 800eaf6:	230c      	movs	r3, #12
 800eaf8:	f8ca 3000 	str.w	r3, [sl]
 800eafc:	89a3      	ldrh	r3, [r4, #12]
 800eafe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800eb02:	81a3      	strh	r3, [r4, #12]
 800eb04:	f04f 30ff 	mov.w	r0, #4294967295
 800eb08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800eb0c:	6921      	ldr	r1, [r4, #16]
 800eb0e:	464a      	mov	r2, r9
 800eb10:	f7fd fbc2 	bl	800c298 <memcpy>
 800eb14:	89a3      	ldrh	r3, [r4, #12]
 800eb16:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800eb1a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800eb1e:	81a3      	strh	r3, [r4, #12]
 800eb20:	6126      	str	r6, [r4, #16]
 800eb22:	6165      	str	r5, [r4, #20]
 800eb24:	444e      	add	r6, r9
 800eb26:	eba5 0509 	sub.w	r5, r5, r9
 800eb2a:	6026      	str	r6, [r4, #0]
 800eb2c:	60a5      	str	r5, [r4, #8]
 800eb2e:	463e      	mov	r6, r7
 800eb30:	42be      	cmp	r6, r7
 800eb32:	d900      	bls.n	800eb36 <__ssputs_r+0x86>
 800eb34:	463e      	mov	r6, r7
 800eb36:	6820      	ldr	r0, [r4, #0]
 800eb38:	4632      	mov	r2, r6
 800eb3a:	4641      	mov	r1, r8
 800eb3c:	f000 fbb8 	bl	800f2b0 <memmove>
 800eb40:	68a3      	ldr	r3, [r4, #8]
 800eb42:	1b9b      	subs	r3, r3, r6
 800eb44:	60a3      	str	r3, [r4, #8]
 800eb46:	6823      	ldr	r3, [r4, #0]
 800eb48:	4433      	add	r3, r6
 800eb4a:	6023      	str	r3, [r4, #0]
 800eb4c:	2000      	movs	r0, #0
 800eb4e:	e7db      	b.n	800eb08 <__ssputs_r+0x58>
 800eb50:	462a      	mov	r2, r5
 800eb52:	f000 fbd3 	bl	800f2fc <_realloc_r>
 800eb56:	4606      	mov	r6, r0
 800eb58:	2800      	cmp	r0, #0
 800eb5a:	d1e1      	bne.n	800eb20 <__ssputs_r+0x70>
 800eb5c:	6921      	ldr	r1, [r4, #16]
 800eb5e:	4650      	mov	r0, sl
 800eb60:	f7ff fec6 	bl	800e8f0 <_free_r>
 800eb64:	e7c7      	b.n	800eaf6 <__ssputs_r+0x46>
	...

0800eb68 <_svfiprintf_r>:
 800eb68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eb6c:	4698      	mov	r8, r3
 800eb6e:	898b      	ldrh	r3, [r1, #12]
 800eb70:	061b      	lsls	r3, r3, #24
 800eb72:	b09d      	sub	sp, #116	; 0x74
 800eb74:	4607      	mov	r7, r0
 800eb76:	460d      	mov	r5, r1
 800eb78:	4614      	mov	r4, r2
 800eb7a:	d50e      	bpl.n	800eb9a <_svfiprintf_r+0x32>
 800eb7c:	690b      	ldr	r3, [r1, #16]
 800eb7e:	b963      	cbnz	r3, 800eb9a <_svfiprintf_r+0x32>
 800eb80:	2140      	movs	r1, #64	; 0x40
 800eb82:	f7ff ff21 	bl	800e9c8 <_malloc_r>
 800eb86:	6028      	str	r0, [r5, #0]
 800eb88:	6128      	str	r0, [r5, #16]
 800eb8a:	b920      	cbnz	r0, 800eb96 <_svfiprintf_r+0x2e>
 800eb8c:	230c      	movs	r3, #12
 800eb8e:	603b      	str	r3, [r7, #0]
 800eb90:	f04f 30ff 	mov.w	r0, #4294967295
 800eb94:	e0d1      	b.n	800ed3a <_svfiprintf_r+0x1d2>
 800eb96:	2340      	movs	r3, #64	; 0x40
 800eb98:	616b      	str	r3, [r5, #20]
 800eb9a:	2300      	movs	r3, #0
 800eb9c:	9309      	str	r3, [sp, #36]	; 0x24
 800eb9e:	2320      	movs	r3, #32
 800eba0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800eba4:	f8cd 800c 	str.w	r8, [sp, #12]
 800eba8:	2330      	movs	r3, #48	; 0x30
 800ebaa:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800ed54 <_svfiprintf_r+0x1ec>
 800ebae:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ebb2:	f04f 0901 	mov.w	r9, #1
 800ebb6:	4623      	mov	r3, r4
 800ebb8:	469a      	mov	sl, r3
 800ebba:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ebbe:	b10a      	cbz	r2, 800ebc4 <_svfiprintf_r+0x5c>
 800ebc0:	2a25      	cmp	r2, #37	; 0x25
 800ebc2:	d1f9      	bne.n	800ebb8 <_svfiprintf_r+0x50>
 800ebc4:	ebba 0b04 	subs.w	fp, sl, r4
 800ebc8:	d00b      	beq.n	800ebe2 <_svfiprintf_r+0x7a>
 800ebca:	465b      	mov	r3, fp
 800ebcc:	4622      	mov	r2, r4
 800ebce:	4629      	mov	r1, r5
 800ebd0:	4638      	mov	r0, r7
 800ebd2:	f7ff ff6d 	bl	800eab0 <__ssputs_r>
 800ebd6:	3001      	adds	r0, #1
 800ebd8:	f000 80aa 	beq.w	800ed30 <_svfiprintf_r+0x1c8>
 800ebdc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ebde:	445a      	add	r2, fp
 800ebe0:	9209      	str	r2, [sp, #36]	; 0x24
 800ebe2:	f89a 3000 	ldrb.w	r3, [sl]
 800ebe6:	2b00      	cmp	r3, #0
 800ebe8:	f000 80a2 	beq.w	800ed30 <_svfiprintf_r+0x1c8>
 800ebec:	2300      	movs	r3, #0
 800ebee:	f04f 32ff 	mov.w	r2, #4294967295
 800ebf2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ebf6:	f10a 0a01 	add.w	sl, sl, #1
 800ebfa:	9304      	str	r3, [sp, #16]
 800ebfc:	9307      	str	r3, [sp, #28]
 800ebfe:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ec02:	931a      	str	r3, [sp, #104]	; 0x68
 800ec04:	4654      	mov	r4, sl
 800ec06:	2205      	movs	r2, #5
 800ec08:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ec0c:	4851      	ldr	r0, [pc, #324]	; (800ed54 <_svfiprintf_r+0x1ec>)
 800ec0e:	f7f1 faff 	bl	8000210 <memchr>
 800ec12:	9a04      	ldr	r2, [sp, #16]
 800ec14:	b9d8      	cbnz	r0, 800ec4e <_svfiprintf_r+0xe6>
 800ec16:	06d0      	lsls	r0, r2, #27
 800ec18:	bf44      	itt	mi
 800ec1a:	2320      	movmi	r3, #32
 800ec1c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ec20:	0711      	lsls	r1, r2, #28
 800ec22:	bf44      	itt	mi
 800ec24:	232b      	movmi	r3, #43	; 0x2b
 800ec26:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ec2a:	f89a 3000 	ldrb.w	r3, [sl]
 800ec2e:	2b2a      	cmp	r3, #42	; 0x2a
 800ec30:	d015      	beq.n	800ec5e <_svfiprintf_r+0xf6>
 800ec32:	9a07      	ldr	r2, [sp, #28]
 800ec34:	4654      	mov	r4, sl
 800ec36:	2000      	movs	r0, #0
 800ec38:	f04f 0c0a 	mov.w	ip, #10
 800ec3c:	4621      	mov	r1, r4
 800ec3e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ec42:	3b30      	subs	r3, #48	; 0x30
 800ec44:	2b09      	cmp	r3, #9
 800ec46:	d94e      	bls.n	800ece6 <_svfiprintf_r+0x17e>
 800ec48:	b1b0      	cbz	r0, 800ec78 <_svfiprintf_r+0x110>
 800ec4a:	9207      	str	r2, [sp, #28]
 800ec4c:	e014      	b.n	800ec78 <_svfiprintf_r+0x110>
 800ec4e:	eba0 0308 	sub.w	r3, r0, r8
 800ec52:	fa09 f303 	lsl.w	r3, r9, r3
 800ec56:	4313      	orrs	r3, r2
 800ec58:	9304      	str	r3, [sp, #16]
 800ec5a:	46a2      	mov	sl, r4
 800ec5c:	e7d2      	b.n	800ec04 <_svfiprintf_r+0x9c>
 800ec5e:	9b03      	ldr	r3, [sp, #12]
 800ec60:	1d19      	adds	r1, r3, #4
 800ec62:	681b      	ldr	r3, [r3, #0]
 800ec64:	9103      	str	r1, [sp, #12]
 800ec66:	2b00      	cmp	r3, #0
 800ec68:	bfbb      	ittet	lt
 800ec6a:	425b      	neglt	r3, r3
 800ec6c:	f042 0202 	orrlt.w	r2, r2, #2
 800ec70:	9307      	strge	r3, [sp, #28]
 800ec72:	9307      	strlt	r3, [sp, #28]
 800ec74:	bfb8      	it	lt
 800ec76:	9204      	strlt	r2, [sp, #16]
 800ec78:	7823      	ldrb	r3, [r4, #0]
 800ec7a:	2b2e      	cmp	r3, #46	; 0x2e
 800ec7c:	d10c      	bne.n	800ec98 <_svfiprintf_r+0x130>
 800ec7e:	7863      	ldrb	r3, [r4, #1]
 800ec80:	2b2a      	cmp	r3, #42	; 0x2a
 800ec82:	d135      	bne.n	800ecf0 <_svfiprintf_r+0x188>
 800ec84:	9b03      	ldr	r3, [sp, #12]
 800ec86:	1d1a      	adds	r2, r3, #4
 800ec88:	681b      	ldr	r3, [r3, #0]
 800ec8a:	9203      	str	r2, [sp, #12]
 800ec8c:	2b00      	cmp	r3, #0
 800ec8e:	bfb8      	it	lt
 800ec90:	f04f 33ff 	movlt.w	r3, #4294967295
 800ec94:	3402      	adds	r4, #2
 800ec96:	9305      	str	r3, [sp, #20]
 800ec98:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800ed64 <_svfiprintf_r+0x1fc>
 800ec9c:	7821      	ldrb	r1, [r4, #0]
 800ec9e:	2203      	movs	r2, #3
 800eca0:	4650      	mov	r0, sl
 800eca2:	f7f1 fab5 	bl	8000210 <memchr>
 800eca6:	b140      	cbz	r0, 800ecba <_svfiprintf_r+0x152>
 800eca8:	2340      	movs	r3, #64	; 0x40
 800ecaa:	eba0 000a 	sub.w	r0, r0, sl
 800ecae:	fa03 f000 	lsl.w	r0, r3, r0
 800ecb2:	9b04      	ldr	r3, [sp, #16]
 800ecb4:	4303      	orrs	r3, r0
 800ecb6:	3401      	adds	r4, #1
 800ecb8:	9304      	str	r3, [sp, #16]
 800ecba:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ecbe:	4826      	ldr	r0, [pc, #152]	; (800ed58 <_svfiprintf_r+0x1f0>)
 800ecc0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ecc4:	2206      	movs	r2, #6
 800ecc6:	f7f1 faa3 	bl	8000210 <memchr>
 800ecca:	2800      	cmp	r0, #0
 800eccc:	d038      	beq.n	800ed40 <_svfiprintf_r+0x1d8>
 800ecce:	4b23      	ldr	r3, [pc, #140]	; (800ed5c <_svfiprintf_r+0x1f4>)
 800ecd0:	bb1b      	cbnz	r3, 800ed1a <_svfiprintf_r+0x1b2>
 800ecd2:	9b03      	ldr	r3, [sp, #12]
 800ecd4:	3307      	adds	r3, #7
 800ecd6:	f023 0307 	bic.w	r3, r3, #7
 800ecda:	3308      	adds	r3, #8
 800ecdc:	9303      	str	r3, [sp, #12]
 800ecde:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ece0:	4433      	add	r3, r6
 800ece2:	9309      	str	r3, [sp, #36]	; 0x24
 800ece4:	e767      	b.n	800ebb6 <_svfiprintf_r+0x4e>
 800ece6:	fb0c 3202 	mla	r2, ip, r2, r3
 800ecea:	460c      	mov	r4, r1
 800ecec:	2001      	movs	r0, #1
 800ecee:	e7a5      	b.n	800ec3c <_svfiprintf_r+0xd4>
 800ecf0:	2300      	movs	r3, #0
 800ecf2:	3401      	adds	r4, #1
 800ecf4:	9305      	str	r3, [sp, #20]
 800ecf6:	4619      	mov	r1, r3
 800ecf8:	f04f 0c0a 	mov.w	ip, #10
 800ecfc:	4620      	mov	r0, r4
 800ecfe:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ed02:	3a30      	subs	r2, #48	; 0x30
 800ed04:	2a09      	cmp	r2, #9
 800ed06:	d903      	bls.n	800ed10 <_svfiprintf_r+0x1a8>
 800ed08:	2b00      	cmp	r3, #0
 800ed0a:	d0c5      	beq.n	800ec98 <_svfiprintf_r+0x130>
 800ed0c:	9105      	str	r1, [sp, #20]
 800ed0e:	e7c3      	b.n	800ec98 <_svfiprintf_r+0x130>
 800ed10:	fb0c 2101 	mla	r1, ip, r1, r2
 800ed14:	4604      	mov	r4, r0
 800ed16:	2301      	movs	r3, #1
 800ed18:	e7f0      	b.n	800ecfc <_svfiprintf_r+0x194>
 800ed1a:	ab03      	add	r3, sp, #12
 800ed1c:	9300      	str	r3, [sp, #0]
 800ed1e:	462a      	mov	r2, r5
 800ed20:	4b0f      	ldr	r3, [pc, #60]	; (800ed60 <_svfiprintf_r+0x1f8>)
 800ed22:	a904      	add	r1, sp, #16
 800ed24:	4638      	mov	r0, r7
 800ed26:	f3af 8000 	nop.w
 800ed2a:	1c42      	adds	r2, r0, #1
 800ed2c:	4606      	mov	r6, r0
 800ed2e:	d1d6      	bne.n	800ecde <_svfiprintf_r+0x176>
 800ed30:	89ab      	ldrh	r3, [r5, #12]
 800ed32:	065b      	lsls	r3, r3, #25
 800ed34:	f53f af2c 	bmi.w	800eb90 <_svfiprintf_r+0x28>
 800ed38:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ed3a:	b01d      	add	sp, #116	; 0x74
 800ed3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ed40:	ab03      	add	r3, sp, #12
 800ed42:	9300      	str	r3, [sp, #0]
 800ed44:	462a      	mov	r2, r5
 800ed46:	4b06      	ldr	r3, [pc, #24]	; (800ed60 <_svfiprintf_r+0x1f8>)
 800ed48:	a904      	add	r1, sp, #16
 800ed4a:	4638      	mov	r0, r7
 800ed4c:	f000 f87a 	bl	800ee44 <_printf_i>
 800ed50:	e7eb      	b.n	800ed2a <_svfiprintf_r+0x1c2>
 800ed52:	bf00      	nop
 800ed54:	0800fd44 	.word	0x0800fd44
 800ed58:	0800fd4e 	.word	0x0800fd4e
 800ed5c:	00000000 	.word	0x00000000
 800ed60:	0800eab1 	.word	0x0800eab1
 800ed64:	0800fd4a 	.word	0x0800fd4a

0800ed68 <_printf_common>:
 800ed68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ed6c:	4616      	mov	r6, r2
 800ed6e:	4699      	mov	r9, r3
 800ed70:	688a      	ldr	r2, [r1, #8]
 800ed72:	690b      	ldr	r3, [r1, #16]
 800ed74:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800ed78:	4293      	cmp	r3, r2
 800ed7a:	bfb8      	it	lt
 800ed7c:	4613      	movlt	r3, r2
 800ed7e:	6033      	str	r3, [r6, #0]
 800ed80:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800ed84:	4607      	mov	r7, r0
 800ed86:	460c      	mov	r4, r1
 800ed88:	b10a      	cbz	r2, 800ed8e <_printf_common+0x26>
 800ed8a:	3301      	adds	r3, #1
 800ed8c:	6033      	str	r3, [r6, #0]
 800ed8e:	6823      	ldr	r3, [r4, #0]
 800ed90:	0699      	lsls	r1, r3, #26
 800ed92:	bf42      	ittt	mi
 800ed94:	6833      	ldrmi	r3, [r6, #0]
 800ed96:	3302      	addmi	r3, #2
 800ed98:	6033      	strmi	r3, [r6, #0]
 800ed9a:	6825      	ldr	r5, [r4, #0]
 800ed9c:	f015 0506 	ands.w	r5, r5, #6
 800eda0:	d106      	bne.n	800edb0 <_printf_common+0x48>
 800eda2:	f104 0a19 	add.w	sl, r4, #25
 800eda6:	68e3      	ldr	r3, [r4, #12]
 800eda8:	6832      	ldr	r2, [r6, #0]
 800edaa:	1a9b      	subs	r3, r3, r2
 800edac:	42ab      	cmp	r3, r5
 800edae:	dc26      	bgt.n	800edfe <_printf_common+0x96>
 800edb0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800edb4:	1e13      	subs	r3, r2, #0
 800edb6:	6822      	ldr	r2, [r4, #0]
 800edb8:	bf18      	it	ne
 800edba:	2301      	movne	r3, #1
 800edbc:	0692      	lsls	r2, r2, #26
 800edbe:	d42b      	bmi.n	800ee18 <_printf_common+0xb0>
 800edc0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800edc4:	4649      	mov	r1, r9
 800edc6:	4638      	mov	r0, r7
 800edc8:	47c0      	blx	r8
 800edca:	3001      	adds	r0, #1
 800edcc:	d01e      	beq.n	800ee0c <_printf_common+0xa4>
 800edce:	6823      	ldr	r3, [r4, #0]
 800edd0:	68e5      	ldr	r5, [r4, #12]
 800edd2:	6832      	ldr	r2, [r6, #0]
 800edd4:	f003 0306 	and.w	r3, r3, #6
 800edd8:	2b04      	cmp	r3, #4
 800edda:	bf08      	it	eq
 800eddc:	1aad      	subeq	r5, r5, r2
 800edde:	68a3      	ldr	r3, [r4, #8]
 800ede0:	6922      	ldr	r2, [r4, #16]
 800ede2:	bf0c      	ite	eq
 800ede4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ede8:	2500      	movne	r5, #0
 800edea:	4293      	cmp	r3, r2
 800edec:	bfc4      	itt	gt
 800edee:	1a9b      	subgt	r3, r3, r2
 800edf0:	18ed      	addgt	r5, r5, r3
 800edf2:	2600      	movs	r6, #0
 800edf4:	341a      	adds	r4, #26
 800edf6:	42b5      	cmp	r5, r6
 800edf8:	d11a      	bne.n	800ee30 <_printf_common+0xc8>
 800edfa:	2000      	movs	r0, #0
 800edfc:	e008      	b.n	800ee10 <_printf_common+0xa8>
 800edfe:	2301      	movs	r3, #1
 800ee00:	4652      	mov	r2, sl
 800ee02:	4649      	mov	r1, r9
 800ee04:	4638      	mov	r0, r7
 800ee06:	47c0      	blx	r8
 800ee08:	3001      	adds	r0, #1
 800ee0a:	d103      	bne.n	800ee14 <_printf_common+0xac>
 800ee0c:	f04f 30ff 	mov.w	r0, #4294967295
 800ee10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ee14:	3501      	adds	r5, #1
 800ee16:	e7c6      	b.n	800eda6 <_printf_common+0x3e>
 800ee18:	18e1      	adds	r1, r4, r3
 800ee1a:	1c5a      	adds	r2, r3, #1
 800ee1c:	2030      	movs	r0, #48	; 0x30
 800ee1e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800ee22:	4422      	add	r2, r4
 800ee24:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800ee28:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800ee2c:	3302      	adds	r3, #2
 800ee2e:	e7c7      	b.n	800edc0 <_printf_common+0x58>
 800ee30:	2301      	movs	r3, #1
 800ee32:	4622      	mov	r2, r4
 800ee34:	4649      	mov	r1, r9
 800ee36:	4638      	mov	r0, r7
 800ee38:	47c0      	blx	r8
 800ee3a:	3001      	adds	r0, #1
 800ee3c:	d0e6      	beq.n	800ee0c <_printf_common+0xa4>
 800ee3e:	3601      	adds	r6, #1
 800ee40:	e7d9      	b.n	800edf6 <_printf_common+0x8e>
	...

0800ee44 <_printf_i>:
 800ee44:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ee48:	7e0f      	ldrb	r7, [r1, #24]
 800ee4a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800ee4c:	2f78      	cmp	r7, #120	; 0x78
 800ee4e:	4691      	mov	r9, r2
 800ee50:	4680      	mov	r8, r0
 800ee52:	460c      	mov	r4, r1
 800ee54:	469a      	mov	sl, r3
 800ee56:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800ee5a:	d807      	bhi.n	800ee6c <_printf_i+0x28>
 800ee5c:	2f62      	cmp	r7, #98	; 0x62
 800ee5e:	d80a      	bhi.n	800ee76 <_printf_i+0x32>
 800ee60:	2f00      	cmp	r7, #0
 800ee62:	f000 80d8 	beq.w	800f016 <_printf_i+0x1d2>
 800ee66:	2f58      	cmp	r7, #88	; 0x58
 800ee68:	f000 80a3 	beq.w	800efb2 <_printf_i+0x16e>
 800ee6c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ee70:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800ee74:	e03a      	b.n	800eeec <_printf_i+0xa8>
 800ee76:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800ee7a:	2b15      	cmp	r3, #21
 800ee7c:	d8f6      	bhi.n	800ee6c <_printf_i+0x28>
 800ee7e:	a101      	add	r1, pc, #4	; (adr r1, 800ee84 <_printf_i+0x40>)
 800ee80:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800ee84:	0800eedd 	.word	0x0800eedd
 800ee88:	0800eef1 	.word	0x0800eef1
 800ee8c:	0800ee6d 	.word	0x0800ee6d
 800ee90:	0800ee6d 	.word	0x0800ee6d
 800ee94:	0800ee6d 	.word	0x0800ee6d
 800ee98:	0800ee6d 	.word	0x0800ee6d
 800ee9c:	0800eef1 	.word	0x0800eef1
 800eea0:	0800ee6d 	.word	0x0800ee6d
 800eea4:	0800ee6d 	.word	0x0800ee6d
 800eea8:	0800ee6d 	.word	0x0800ee6d
 800eeac:	0800ee6d 	.word	0x0800ee6d
 800eeb0:	0800effd 	.word	0x0800effd
 800eeb4:	0800ef21 	.word	0x0800ef21
 800eeb8:	0800efdf 	.word	0x0800efdf
 800eebc:	0800ee6d 	.word	0x0800ee6d
 800eec0:	0800ee6d 	.word	0x0800ee6d
 800eec4:	0800f01f 	.word	0x0800f01f
 800eec8:	0800ee6d 	.word	0x0800ee6d
 800eecc:	0800ef21 	.word	0x0800ef21
 800eed0:	0800ee6d 	.word	0x0800ee6d
 800eed4:	0800ee6d 	.word	0x0800ee6d
 800eed8:	0800efe7 	.word	0x0800efe7
 800eedc:	682b      	ldr	r3, [r5, #0]
 800eede:	1d1a      	adds	r2, r3, #4
 800eee0:	681b      	ldr	r3, [r3, #0]
 800eee2:	602a      	str	r2, [r5, #0]
 800eee4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800eee8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800eeec:	2301      	movs	r3, #1
 800eeee:	e0a3      	b.n	800f038 <_printf_i+0x1f4>
 800eef0:	6820      	ldr	r0, [r4, #0]
 800eef2:	6829      	ldr	r1, [r5, #0]
 800eef4:	0606      	lsls	r6, r0, #24
 800eef6:	f101 0304 	add.w	r3, r1, #4
 800eefa:	d50a      	bpl.n	800ef12 <_printf_i+0xce>
 800eefc:	680e      	ldr	r6, [r1, #0]
 800eefe:	602b      	str	r3, [r5, #0]
 800ef00:	2e00      	cmp	r6, #0
 800ef02:	da03      	bge.n	800ef0c <_printf_i+0xc8>
 800ef04:	232d      	movs	r3, #45	; 0x2d
 800ef06:	4276      	negs	r6, r6
 800ef08:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ef0c:	485e      	ldr	r0, [pc, #376]	; (800f088 <_printf_i+0x244>)
 800ef0e:	230a      	movs	r3, #10
 800ef10:	e019      	b.n	800ef46 <_printf_i+0x102>
 800ef12:	680e      	ldr	r6, [r1, #0]
 800ef14:	602b      	str	r3, [r5, #0]
 800ef16:	f010 0f40 	tst.w	r0, #64	; 0x40
 800ef1a:	bf18      	it	ne
 800ef1c:	b236      	sxthne	r6, r6
 800ef1e:	e7ef      	b.n	800ef00 <_printf_i+0xbc>
 800ef20:	682b      	ldr	r3, [r5, #0]
 800ef22:	6820      	ldr	r0, [r4, #0]
 800ef24:	1d19      	adds	r1, r3, #4
 800ef26:	6029      	str	r1, [r5, #0]
 800ef28:	0601      	lsls	r1, r0, #24
 800ef2a:	d501      	bpl.n	800ef30 <_printf_i+0xec>
 800ef2c:	681e      	ldr	r6, [r3, #0]
 800ef2e:	e002      	b.n	800ef36 <_printf_i+0xf2>
 800ef30:	0646      	lsls	r6, r0, #25
 800ef32:	d5fb      	bpl.n	800ef2c <_printf_i+0xe8>
 800ef34:	881e      	ldrh	r6, [r3, #0]
 800ef36:	4854      	ldr	r0, [pc, #336]	; (800f088 <_printf_i+0x244>)
 800ef38:	2f6f      	cmp	r7, #111	; 0x6f
 800ef3a:	bf0c      	ite	eq
 800ef3c:	2308      	moveq	r3, #8
 800ef3e:	230a      	movne	r3, #10
 800ef40:	2100      	movs	r1, #0
 800ef42:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800ef46:	6865      	ldr	r5, [r4, #4]
 800ef48:	60a5      	str	r5, [r4, #8]
 800ef4a:	2d00      	cmp	r5, #0
 800ef4c:	bfa2      	ittt	ge
 800ef4e:	6821      	ldrge	r1, [r4, #0]
 800ef50:	f021 0104 	bicge.w	r1, r1, #4
 800ef54:	6021      	strge	r1, [r4, #0]
 800ef56:	b90e      	cbnz	r6, 800ef5c <_printf_i+0x118>
 800ef58:	2d00      	cmp	r5, #0
 800ef5a:	d04d      	beq.n	800eff8 <_printf_i+0x1b4>
 800ef5c:	4615      	mov	r5, r2
 800ef5e:	fbb6 f1f3 	udiv	r1, r6, r3
 800ef62:	fb03 6711 	mls	r7, r3, r1, r6
 800ef66:	5dc7      	ldrb	r7, [r0, r7]
 800ef68:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800ef6c:	4637      	mov	r7, r6
 800ef6e:	42bb      	cmp	r3, r7
 800ef70:	460e      	mov	r6, r1
 800ef72:	d9f4      	bls.n	800ef5e <_printf_i+0x11a>
 800ef74:	2b08      	cmp	r3, #8
 800ef76:	d10b      	bne.n	800ef90 <_printf_i+0x14c>
 800ef78:	6823      	ldr	r3, [r4, #0]
 800ef7a:	07de      	lsls	r6, r3, #31
 800ef7c:	d508      	bpl.n	800ef90 <_printf_i+0x14c>
 800ef7e:	6923      	ldr	r3, [r4, #16]
 800ef80:	6861      	ldr	r1, [r4, #4]
 800ef82:	4299      	cmp	r1, r3
 800ef84:	bfde      	ittt	le
 800ef86:	2330      	movle	r3, #48	; 0x30
 800ef88:	f805 3c01 	strble.w	r3, [r5, #-1]
 800ef8c:	f105 35ff 	addle.w	r5, r5, #4294967295
 800ef90:	1b52      	subs	r2, r2, r5
 800ef92:	6122      	str	r2, [r4, #16]
 800ef94:	f8cd a000 	str.w	sl, [sp]
 800ef98:	464b      	mov	r3, r9
 800ef9a:	aa03      	add	r2, sp, #12
 800ef9c:	4621      	mov	r1, r4
 800ef9e:	4640      	mov	r0, r8
 800efa0:	f7ff fee2 	bl	800ed68 <_printf_common>
 800efa4:	3001      	adds	r0, #1
 800efa6:	d14c      	bne.n	800f042 <_printf_i+0x1fe>
 800efa8:	f04f 30ff 	mov.w	r0, #4294967295
 800efac:	b004      	add	sp, #16
 800efae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800efb2:	4835      	ldr	r0, [pc, #212]	; (800f088 <_printf_i+0x244>)
 800efb4:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800efb8:	6829      	ldr	r1, [r5, #0]
 800efba:	6823      	ldr	r3, [r4, #0]
 800efbc:	f851 6b04 	ldr.w	r6, [r1], #4
 800efc0:	6029      	str	r1, [r5, #0]
 800efc2:	061d      	lsls	r5, r3, #24
 800efc4:	d514      	bpl.n	800eff0 <_printf_i+0x1ac>
 800efc6:	07df      	lsls	r7, r3, #31
 800efc8:	bf44      	itt	mi
 800efca:	f043 0320 	orrmi.w	r3, r3, #32
 800efce:	6023      	strmi	r3, [r4, #0]
 800efd0:	b91e      	cbnz	r6, 800efda <_printf_i+0x196>
 800efd2:	6823      	ldr	r3, [r4, #0]
 800efd4:	f023 0320 	bic.w	r3, r3, #32
 800efd8:	6023      	str	r3, [r4, #0]
 800efda:	2310      	movs	r3, #16
 800efdc:	e7b0      	b.n	800ef40 <_printf_i+0xfc>
 800efde:	6823      	ldr	r3, [r4, #0]
 800efe0:	f043 0320 	orr.w	r3, r3, #32
 800efe4:	6023      	str	r3, [r4, #0]
 800efe6:	2378      	movs	r3, #120	; 0x78
 800efe8:	4828      	ldr	r0, [pc, #160]	; (800f08c <_printf_i+0x248>)
 800efea:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800efee:	e7e3      	b.n	800efb8 <_printf_i+0x174>
 800eff0:	0659      	lsls	r1, r3, #25
 800eff2:	bf48      	it	mi
 800eff4:	b2b6      	uxthmi	r6, r6
 800eff6:	e7e6      	b.n	800efc6 <_printf_i+0x182>
 800eff8:	4615      	mov	r5, r2
 800effa:	e7bb      	b.n	800ef74 <_printf_i+0x130>
 800effc:	682b      	ldr	r3, [r5, #0]
 800effe:	6826      	ldr	r6, [r4, #0]
 800f000:	6961      	ldr	r1, [r4, #20]
 800f002:	1d18      	adds	r0, r3, #4
 800f004:	6028      	str	r0, [r5, #0]
 800f006:	0635      	lsls	r5, r6, #24
 800f008:	681b      	ldr	r3, [r3, #0]
 800f00a:	d501      	bpl.n	800f010 <_printf_i+0x1cc>
 800f00c:	6019      	str	r1, [r3, #0]
 800f00e:	e002      	b.n	800f016 <_printf_i+0x1d2>
 800f010:	0670      	lsls	r0, r6, #25
 800f012:	d5fb      	bpl.n	800f00c <_printf_i+0x1c8>
 800f014:	8019      	strh	r1, [r3, #0]
 800f016:	2300      	movs	r3, #0
 800f018:	6123      	str	r3, [r4, #16]
 800f01a:	4615      	mov	r5, r2
 800f01c:	e7ba      	b.n	800ef94 <_printf_i+0x150>
 800f01e:	682b      	ldr	r3, [r5, #0]
 800f020:	1d1a      	adds	r2, r3, #4
 800f022:	602a      	str	r2, [r5, #0]
 800f024:	681d      	ldr	r5, [r3, #0]
 800f026:	6862      	ldr	r2, [r4, #4]
 800f028:	2100      	movs	r1, #0
 800f02a:	4628      	mov	r0, r5
 800f02c:	f7f1 f8f0 	bl	8000210 <memchr>
 800f030:	b108      	cbz	r0, 800f036 <_printf_i+0x1f2>
 800f032:	1b40      	subs	r0, r0, r5
 800f034:	6060      	str	r0, [r4, #4]
 800f036:	6863      	ldr	r3, [r4, #4]
 800f038:	6123      	str	r3, [r4, #16]
 800f03a:	2300      	movs	r3, #0
 800f03c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f040:	e7a8      	b.n	800ef94 <_printf_i+0x150>
 800f042:	6923      	ldr	r3, [r4, #16]
 800f044:	462a      	mov	r2, r5
 800f046:	4649      	mov	r1, r9
 800f048:	4640      	mov	r0, r8
 800f04a:	47d0      	blx	sl
 800f04c:	3001      	adds	r0, #1
 800f04e:	d0ab      	beq.n	800efa8 <_printf_i+0x164>
 800f050:	6823      	ldr	r3, [r4, #0]
 800f052:	079b      	lsls	r3, r3, #30
 800f054:	d413      	bmi.n	800f07e <_printf_i+0x23a>
 800f056:	68e0      	ldr	r0, [r4, #12]
 800f058:	9b03      	ldr	r3, [sp, #12]
 800f05a:	4298      	cmp	r0, r3
 800f05c:	bfb8      	it	lt
 800f05e:	4618      	movlt	r0, r3
 800f060:	e7a4      	b.n	800efac <_printf_i+0x168>
 800f062:	2301      	movs	r3, #1
 800f064:	4632      	mov	r2, r6
 800f066:	4649      	mov	r1, r9
 800f068:	4640      	mov	r0, r8
 800f06a:	47d0      	blx	sl
 800f06c:	3001      	adds	r0, #1
 800f06e:	d09b      	beq.n	800efa8 <_printf_i+0x164>
 800f070:	3501      	adds	r5, #1
 800f072:	68e3      	ldr	r3, [r4, #12]
 800f074:	9903      	ldr	r1, [sp, #12]
 800f076:	1a5b      	subs	r3, r3, r1
 800f078:	42ab      	cmp	r3, r5
 800f07a:	dcf2      	bgt.n	800f062 <_printf_i+0x21e>
 800f07c:	e7eb      	b.n	800f056 <_printf_i+0x212>
 800f07e:	2500      	movs	r5, #0
 800f080:	f104 0619 	add.w	r6, r4, #25
 800f084:	e7f5      	b.n	800f072 <_printf_i+0x22e>
 800f086:	bf00      	nop
 800f088:	0800fd55 	.word	0x0800fd55
 800f08c:	0800fd66 	.word	0x0800fd66

0800f090 <nan>:
 800f090:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800f098 <nan+0x8>
 800f094:	4770      	bx	lr
 800f096:	bf00      	nop
 800f098:	00000000 	.word	0x00000000
 800f09c:	7ff80000 	.word	0x7ff80000

0800f0a0 <_sbrk_r>:
 800f0a0:	b538      	push	{r3, r4, r5, lr}
 800f0a2:	4d06      	ldr	r5, [pc, #24]	; (800f0bc <_sbrk_r+0x1c>)
 800f0a4:	2300      	movs	r3, #0
 800f0a6:	4604      	mov	r4, r0
 800f0a8:	4608      	mov	r0, r1
 800f0aa:	602b      	str	r3, [r5, #0]
 800f0ac:	f7f2 f9a0 	bl	80013f0 <_sbrk>
 800f0b0:	1c43      	adds	r3, r0, #1
 800f0b2:	d102      	bne.n	800f0ba <_sbrk_r+0x1a>
 800f0b4:	682b      	ldr	r3, [r5, #0]
 800f0b6:	b103      	cbz	r3, 800f0ba <_sbrk_r+0x1a>
 800f0b8:	6023      	str	r3, [r4, #0]
 800f0ba:	bd38      	pop	{r3, r4, r5, pc}
 800f0bc:	20003790 	.word	0x20003790

0800f0c0 <nanf>:
 800f0c0:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800f0c8 <nanf+0x8>
 800f0c4:	4770      	bx	lr
 800f0c6:	bf00      	nop
 800f0c8:	7fc00000 	.word	0x7fc00000

0800f0cc <__sread>:
 800f0cc:	b510      	push	{r4, lr}
 800f0ce:	460c      	mov	r4, r1
 800f0d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f0d4:	f000 fa9a 	bl	800f60c <_read_r>
 800f0d8:	2800      	cmp	r0, #0
 800f0da:	bfab      	itete	ge
 800f0dc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800f0de:	89a3      	ldrhlt	r3, [r4, #12]
 800f0e0:	181b      	addge	r3, r3, r0
 800f0e2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800f0e6:	bfac      	ite	ge
 800f0e8:	6563      	strge	r3, [r4, #84]	; 0x54
 800f0ea:	81a3      	strhlt	r3, [r4, #12]
 800f0ec:	bd10      	pop	{r4, pc}

0800f0ee <__swrite>:
 800f0ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f0f2:	461f      	mov	r7, r3
 800f0f4:	898b      	ldrh	r3, [r1, #12]
 800f0f6:	05db      	lsls	r3, r3, #23
 800f0f8:	4605      	mov	r5, r0
 800f0fa:	460c      	mov	r4, r1
 800f0fc:	4616      	mov	r6, r2
 800f0fe:	d505      	bpl.n	800f10c <__swrite+0x1e>
 800f100:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f104:	2302      	movs	r3, #2
 800f106:	2200      	movs	r2, #0
 800f108:	f000 f8b8 	bl	800f27c <_lseek_r>
 800f10c:	89a3      	ldrh	r3, [r4, #12]
 800f10e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f112:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800f116:	81a3      	strh	r3, [r4, #12]
 800f118:	4632      	mov	r2, r6
 800f11a:	463b      	mov	r3, r7
 800f11c:	4628      	mov	r0, r5
 800f11e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f122:	f000 b837 	b.w	800f194 <_write_r>

0800f126 <__sseek>:
 800f126:	b510      	push	{r4, lr}
 800f128:	460c      	mov	r4, r1
 800f12a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f12e:	f000 f8a5 	bl	800f27c <_lseek_r>
 800f132:	1c43      	adds	r3, r0, #1
 800f134:	89a3      	ldrh	r3, [r4, #12]
 800f136:	bf15      	itete	ne
 800f138:	6560      	strne	r0, [r4, #84]	; 0x54
 800f13a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800f13e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800f142:	81a3      	strheq	r3, [r4, #12]
 800f144:	bf18      	it	ne
 800f146:	81a3      	strhne	r3, [r4, #12]
 800f148:	bd10      	pop	{r4, pc}

0800f14a <__sclose>:
 800f14a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f14e:	f000 b851 	b.w	800f1f4 <_close_r>

0800f152 <strncmp>:
 800f152:	b510      	push	{r4, lr}
 800f154:	b17a      	cbz	r2, 800f176 <strncmp+0x24>
 800f156:	4603      	mov	r3, r0
 800f158:	3901      	subs	r1, #1
 800f15a:	1884      	adds	r4, r0, r2
 800f15c:	f813 0b01 	ldrb.w	r0, [r3], #1
 800f160:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800f164:	4290      	cmp	r0, r2
 800f166:	d101      	bne.n	800f16c <strncmp+0x1a>
 800f168:	42a3      	cmp	r3, r4
 800f16a:	d101      	bne.n	800f170 <strncmp+0x1e>
 800f16c:	1a80      	subs	r0, r0, r2
 800f16e:	bd10      	pop	{r4, pc}
 800f170:	2800      	cmp	r0, #0
 800f172:	d1f3      	bne.n	800f15c <strncmp+0xa>
 800f174:	e7fa      	b.n	800f16c <strncmp+0x1a>
 800f176:	4610      	mov	r0, r2
 800f178:	e7f9      	b.n	800f16e <strncmp+0x1c>

0800f17a <__ascii_wctomb>:
 800f17a:	b149      	cbz	r1, 800f190 <__ascii_wctomb+0x16>
 800f17c:	2aff      	cmp	r2, #255	; 0xff
 800f17e:	bf85      	ittet	hi
 800f180:	238a      	movhi	r3, #138	; 0x8a
 800f182:	6003      	strhi	r3, [r0, #0]
 800f184:	700a      	strbls	r2, [r1, #0]
 800f186:	f04f 30ff 	movhi.w	r0, #4294967295
 800f18a:	bf98      	it	ls
 800f18c:	2001      	movls	r0, #1
 800f18e:	4770      	bx	lr
 800f190:	4608      	mov	r0, r1
 800f192:	4770      	bx	lr

0800f194 <_write_r>:
 800f194:	b538      	push	{r3, r4, r5, lr}
 800f196:	4d07      	ldr	r5, [pc, #28]	; (800f1b4 <_write_r+0x20>)
 800f198:	4604      	mov	r4, r0
 800f19a:	4608      	mov	r0, r1
 800f19c:	4611      	mov	r1, r2
 800f19e:	2200      	movs	r2, #0
 800f1a0:	602a      	str	r2, [r5, #0]
 800f1a2:	461a      	mov	r2, r3
 800f1a4:	f7f2 f8d3 	bl	800134e <_write>
 800f1a8:	1c43      	adds	r3, r0, #1
 800f1aa:	d102      	bne.n	800f1b2 <_write_r+0x1e>
 800f1ac:	682b      	ldr	r3, [r5, #0]
 800f1ae:	b103      	cbz	r3, 800f1b2 <_write_r+0x1e>
 800f1b0:	6023      	str	r3, [r4, #0]
 800f1b2:	bd38      	pop	{r3, r4, r5, pc}
 800f1b4:	20003790 	.word	0x20003790

0800f1b8 <__assert_func>:
 800f1b8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800f1ba:	4614      	mov	r4, r2
 800f1bc:	461a      	mov	r2, r3
 800f1be:	4b09      	ldr	r3, [pc, #36]	; (800f1e4 <__assert_func+0x2c>)
 800f1c0:	681b      	ldr	r3, [r3, #0]
 800f1c2:	4605      	mov	r5, r0
 800f1c4:	68d8      	ldr	r0, [r3, #12]
 800f1c6:	b14c      	cbz	r4, 800f1dc <__assert_func+0x24>
 800f1c8:	4b07      	ldr	r3, [pc, #28]	; (800f1e8 <__assert_func+0x30>)
 800f1ca:	9100      	str	r1, [sp, #0]
 800f1cc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800f1d0:	4906      	ldr	r1, [pc, #24]	; (800f1ec <__assert_func+0x34>)
 800f1d2:	462b      	mov	r3, r5
 800f1d4:	f000 f81e 	bl	800f214 <fiprintf>
 800f1d8:	f000 fa2a 	bl	800f630 <abort>
 800f1dc:	4b04      	ldr	r3, [pc, #16]	; (800f1f0 <__assert_func+0x38>)
 800f1de:	461c      	mov	r4, r3
 800f1e0:	e7f3      	b.n	800f1ca <__assert_func+0x12>
 800f1e2:	bf00      	nop
 800f1e4:	20000198 	.word	0x20000198
 800f1e8:	0800fd77 	.word	0x0800fd77
 800f1ec:	0800fd84 	.word	0x0800fd84
 800f1f0:	0800fdb2 	.word	0x0800fdb2

0800f1f4 <_close_r>:
 800f1f4:	b538      	push	{r3, r4, r5, lr}
 800f1f6:	4d06      	ldr	r5, [pc, #24]	; (800f210 <_close_r+0x1c>)
 800f1f8:	2300      	movs	r3, #0
 800f1fa:	4604      	mov	r4, r0
 800f1fc:	4608      	mov	r0, r1
 800f1fe:	602b      	str	r3, [r5, #0]
 800f200:	f7f2 f8c1 	bl	8001386 <_close>
 800f204:	1c43      	adds	r3, r0, #1
 800f206:	d102      	bne.n	800f20e <_close_r+0x1a>
 800f208:	682b      	ldr	r3, [r5, #0]
 800f20a:	b103      	cbz	r3, 800f20e <_close_r+0x1a>
 800f20c:	6023      	str	r3, [r4, #0]
 800f20e:	bd38      	pop	{r3, r4, r5, pc}
 800f210:	20003790 	.word	0x20003790

0800f214 <fiprintf>:
 800f214:	b40e      	push	{r1, r2, r3}
 800f216:	b503      	push	{r0, r1, lr}
 800f218:	4601      	mov	r1, r0
 800f21a:	ab03      	add	r3, sp, #12
 800f21c:	4805      	ldr	r0, [pc, #20]	; (800f234 <fiprintf+0x20>)
 800f21e:	f853 2b04 	ldr.w	r2, [r3], #4
 800f222:	6800      	ldr	r0, [r0, #0]
 800f224:	9301      	str	r3, [sp, #4]
 800f226:	f000 f8c1 	bl	800f3ac <_vfiprintf_r>
 800f22a:	b002      	add	sp, #8
 800f22c:	f85d eb04 	ldr.w	lr, [sp], #4
 800f230:	b003      	add	sp, #12
 800f232:	4770      	bx	lr
 800f234:	20000198 	.word	0x20000198

0800f238 <_fstat_r>:
 800f238:	b538      	push	{r3, r4, r5, lr}
 800f23a:	4d07      	ldr	r5, [pc, #28]	; (800f258 <_fstat_r+0x20>)
 800f23c:	2300      	movs	r3, #0
 800f23e:	4604      	mov	r4, r0
 800f240:	4608      	mov	r0, r1
 800f242:	4611      	mov	r1, r2
 800f244:	602b      	str	r3, [r5, #0]
 800f246:	f7f2 f8aa 	bl	800139e <_fstat>
 800f24a:	1c43      	adds	r3, r0, #1
 800f24c:	d102      	bne.n	800f254 <_fstat_r+0x1c>
 800f24e:	682b      	ldr	r3, [r5, #0]
 800f250:	b103      	cbz	r3, 800f254 <_fstat_r+0x1c>
 800f252:	6023      	str	r3, [r4, #0]
 800f254:	bd38      	pop	{r3, r4, r5, pc}
 800f256:	bf00      	nop
 800f258:	20003790 	.word	0x20003790

0800f25c <_isatty_r>:
 800f25c:	b538      	push	{r3, r4, r5, lr}
 800f25e:	4d06      	ldr	r5, [pc, #24]	; (800f278 <_isatty_r+0x1c>)
 800f260:	2300      	movs	r3, #0
 800f262:	4604      	mov	r4, r0
 800f264:	4608      	mov	r0, r1
 800f266:	602b      	str	r3, [r5, #0]
 800f268:	f7f2 f8a9 	bl	80013be <_isatty>
 800f26c:	1c43      	adds	r3, r0, #1
 800f26e:	d102      	bne.n	800f276 <_isatty_r+0x1a>
 800f270:	682b      	ldr	r3, [r5, #0]
 800f272:	b103      	cbz	r3, 800f276 <_isatty_r+0x1a>
 800f274:	6023      	str	r3, [r4, #0]
 800f276:	bd38      	pop	{r3, r4, r5, pc}
 800f278:	20003790 	.word	0x20003790

0800f27c <_lseek_r>:
 800f27c:	b538      	push	{r3, r4, r5, lr}
 800f27e:	4d07      	ldr	r5, [pc, #28]	; (800f29c <_lseek_r+0x20>)
 800f280:	4604      	mov	r4, r0
 800f282:	4608      	mov	r0, r1
 800f284:	4611      	mov	r1, r2
 800f286:	2200      	movs	r2, #0
 800f288:	602a      	str	r2, [r5, #0]
 800f28a:	461a      	mov	r2, r3
 800f28c:	f7f2 f8a2 	bl	80013d4 <_lseek>
 800f290:	1c43      	adds	r3, r0, #1
 800f292:	d102      	bne.n	800f29a <_lseek_r+0x1e>
 800f294:	682b      	ldr	r3, [r5, #0]
 800f296:	b103      	cbz	r3, 800f29a <_lseek_r+0x1e>
 800f298:	6023      	str	r3, [r4, #0]
 800f29a:	bd38      	pop	{r3, r4, r5, pc}
 800f29c:	20003790 	.word	0x20003790

0800f2a0 <malloc>:
 800f2a0:	4b02      	ldr	r3, [pc, #8]	; (800f2ac <malloc+0xc>)
 800f2a2:	4601      	mov	r1, r0
 800f2a4:	6818      	ldr	r0, [r3, #0]
 800f2a6:	f7ff bb8f 	b.w	800e9c8 <_malloc_r>
 800f2aa:	bf00      	nop
 800f2ac:	20000198 	.word	0x20000198

0800f2b0 <memmove>:
 800f2b0:	4288      	cmp	r0, r1
 800f2b2:	b510      	push	{r4, lr}
 800f2b4:	eb01 0402 	add.w	r4, r1, r2
 800f2b8:	d902      	bls.n	800f2c0 <memmove+0x10>
 800f2ba:	4284      	cmp	r4, r0
 800f2bc:	4623      	mov	r3, r4
 800f2be:	d807      	bhi.n	800f2d0 <memmove+0x20>
 800f2c0:	1e43      	subs	r3, r0, #1
 800f2c2:	42a1      	cmp	r1, r4
 800f2c4:	d008      	beq.n	800f2d8 <memmove+0x28>
 800f2c6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f2ca:	f803 2f01 	strb.w	r2, [r3, #1]!
 800f2ce:	e7f8      	b.n	800f2c2 <memmove+0x12>
 800f2d0:	4402      	add	r2, r0
 800f2d2:	4601      	mov	r1, r0
 800f2d4:	428a      	cmp	r2, r1
 800f2d6:	d100      	bne.n	800f2da <memmove+0x2a>
 800f2d8:	bd10      	pop	{r4, pc}
 800f2da:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800f2de:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800f2e2:	e7f7      	b.n	800f2d4 <memmove+0x24>

0800f2e4 <__malloc_lock>:
 800f2e4:	4801      	ldr	r0, [pc, #4]	; (800f2ec <__malloc_lock+0x8>)
 800f2e6:	f7fe bdb2 	b.w	800de4e <__retarget_lock_acquire_recursive>
 800f2ea:	bf00      	nop
 800f2ec:	20003784 	.word	0x20003784

0800f2f0 <__malloc_unlock>:
 800f2f0:	4801      	ldr	r0, [pc, #4]	; (800f2f8 <__malloc_unlock+0x8>)
 800f2f2:	f7fe bdad 	b.w	800de50 <__retarget_lock_release_recursive>
 800f2f6:	bf00      	nop
 800f2f8:	20003784 	.word	0x20003784

0800f2fc <_realloc_r>:
 800f2fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f300:	4680      	mov	r8, r0
 800f302:	4614      	mov	r4, r2
 800f304:	460e      	mov	r6, r1
 800f306:	b921      	cbnz	r1, 800f312 <_realloc_r+0x16>
 800f308:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f30c:	4611      	mov	r1, r2
 800f30e:	f7ff bb5b 	b.w	800e9c8 <_malloc_r>
 800f312:	b92a      	cbnz	r2, 800f320 <_realloc_r+0x24>
 800f314:	f7ff faec 	bl	800e8f0 <_free_r>
 800f318:	4625      	mov	r5, r4
 800f31a:	4628      	mov	r0, r5
 800f31c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f320:	f000 f98d 	bl	800f63e <_malloc_usable_size_r>
 800f324:	4284      	cmp	r4, r0
 800f326:	4607      	mov	r7, r0
 800f328:	d802      	bhi.n	800f330 <_realloc_r+0x34>
 800f32a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800f32e:	d812      	bhi.n	800f356 <_realloc_r+0x5a>
 800f330:	4621      	mov	r1, r4
 800f332:	4640      	mov	r0, r8
 800f334:	f7ff fb48 	bl	800e9c8 <_malloc_r>
 800f338:	4605      	mov	r5, r0
 800f33a:	2800      	cmp	r0, #0
 800f33c:	d0ed      	beq.n	800f31a <_realloc_r+0x1e>
 800f33e:	42bc      	cmp	r4, r7
 800f340:	4622      	mov	r2, r4
 800f342:	4631      	mov	r1, r6
 800f344:	bf28      	it	cs
 800f346:	463a      	movcs	r2, r7
 800f348:	f7fc ffa6 	bl	800c298 <memcpy>
 800f34c:	4631      	mov	r1, r6
 800f34e:	4640      	mov	r0, r8
 800f350:	f7ff face 	bl	800e8f0 <_free_r>
 800f354:	e7e1      	b.n	800f31a <_realloc_r+0x1e>
 800f356:	4635      	mov	r5, r6
 800f358:	e7df      	b.n	800f31a <_realloc_r+0x1e>

0800f35a <__sfputc_r>:
 800f35a:	6893      	ldr	r3, [r2, #8]
 800f35c:	3b01      	subs	r3, #1
 800f35e:	2b00      	cmp	r3, #0
 800f360:	b410      	push	{r4}
 800f362:	6093      	str	r3, [r2, #8]
 800f364:	da08      	bge.n	800f378 <__sfputc_r+0x1e>
 800f366:	6994      	ldr	r4, [r2, #24]
 800f368:	42a3      	cmp	r3, r4
 800f36a:	db01      	blt.n	800f370 <__sfputc_r+0x16>
 800f36c:	290a      	cmp	r1, #10
 800f36e:	d103      	bne.n	800f378 <__sfputc_r+0x1e>
 800f370:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f374:	f7fd bf84 	b.w	800d280 <__swbuf_r>
 800f378:	6813      	ldr	r3, [r2, #0]
 800f37a:	1c58      	adds	r0, r3, #1
 800f37c:	6010      	str	r0, [r2, #0]
 800f37e:	7019      	strb	r1, [r3, #0]
 800f380:	4608      	mov	r0, r1
 800f382:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f386:	4770      	bx	lr

0800f388 <__sfputs_r>:
 800f388:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f38a:	4606      	mov	r6, r0
 800f38c:	460f      	mov	r7, r1
 800f38e:	4614      	mov	r4, r2
 800f390:	18d5      	adds	r5, r2, r3
 800f392:	42ac      	cmp	r4, r5
 800f394:	d101      	bne.n	800f39a <__sfputs_r+0x12>
 800f396:	2000      	movs	r0, #0
 800f398:	e007      	b.n	800f3aa <__sfputs_r+0x22>
 800f39a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f39e:	463a      	mov	r2, r7
 800f3a0:	4630      	mov	r0, r6
 800f3a2:	f7ff ffda 	bl	800f35a <__sfputc_r>
 800f3a6:	1c43      	adds	r3, r0, #1
 800f3a8:	d1f3      	bne.n	800f392 <__sfputs_r+0xa>
 800f3aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800f3ac <_vfiprintf_r>:
 800f3ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f3b0:	460d      	mov	r5, r1
 800f3b2:	b09d      	sub	sp, #116	; 0x74
 800f3b4:	4614      	mov	r4, r2
 800f3b6:	4698      	mov	r8, r3
 800f3b8:	4606      	mov	r6, r0
 800f3ba:	b118      	cbz	r0, 800f3c4 <_vfiprintf_r+0x18>
 800f3bc:	6983      	ldr	r3, [r0, #24]
 800f3be:	b90b      	cbnz	r3, 800f3c4 <_vfiprintf_r+0x18>
 800f3c0:	f7fe f938 	bl	800d634 <__sinit>
 800f3c4:	4b89      	ldr	r3, [pc, #548]	; (800f5ec <_vfiprintf_r+0x240>)
 800f3c6:	429d      	cmp	r5, r3
 800f3c8:	d11b      	bne.n	800f402 <_vfiprintf_r+0x56>
 800f3ca:	6875      	ldr	r5, [r6, #4]
 800f3cc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f3ce:	07d9      	lsls	r1, r3, #31
 800f3d0:	d405      	bmi.n	800f3de <_vfiprintf_r+0x32>
 800f3d2:	89ab      	ldrh	r3, [r5, #12]
 800f3d4:	059a      	lsls	r2, r3, #22
 800f3d6:	d402      	bmi.n	800f3de <_vfiprintf_r+0x32>
 800f3d8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f3da:	f7fe fd38 	bl	800de4e <__retarget_lock_acquire_recursive>
 800f3de:	89ab      	ldrh	r3, [r5, #12]
 800f3e0:	071b      	lsls	r3, r3, #28
 800f3e2:	d501      	bpl.n	800f3e8 <_vfiprintf_r+0x3c>
 800f3e4:	692b      	ldr	r3, [r5, #16]
 800f3e6:	b9eb      	cbnz	r3, 800f424 <_vfiprintf_r+0x78>
 800f3e8:	4629      	mov	r1, r5
 800f3ea:	4630      	mov	r0, r6
 800f3ec:	f7fd ff9a 	bl	800d324 <__swsetup_r>
 800f3f0:	b1c0      	cbz	r0, 800f424 <_vfiprintf_r+0x78>
 800f3f2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f3f4:	07dc      	lsls	r4, r3, #31
 800f3f6:	d50e      	bpl.n	800f416 <_vfiprintf_r+0x6a>
 800f3f8:	f04f 30ff 	mov.w	r0, #4294967295
 800f3fc:	b01d      	add	sp, #116	; 0x74
 800f3fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f402:	4b7b      	ldr	r3, [pc, #492]	; (800f5f0 <_vfiprintf_r+0x244>)
 800f404:	429d      	cmp	r5, r3
 800f406:	d101      	bne.n	800f40c <_vfiprintf_r+0x60>
 800f408:	68b5      	ldr	r5, [r6, #8]
 800f40a:	e7df      	b.n	800f3cc <_vfiprintf_r+0x20>
 800f40c:	4b79      	ldr	r3, [pc, #484]	; (800f5f4 <_vfiprintf_r+0x248>)
 800f40e:	429d      	cmp	r5, r3
 800f410:	bf08      	it	eq
 800f412:	68f5      	ldreq	r5, [r6, #12]
 800f414:	e7da      	b.n	800f3cc <_vfiprintf_r+0x20>
 800f416:	89ab      	ldrh	r3, [r5, #12]
 800f418:	0598      	lsls	r0, r3, #22
 800f41a:	d4ed      	bmi.n	800f3f8 <_vfiprintf_r+0x4c>
 800f41c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f41e:	f7fe fd17 	bl	800de50 <__retarget_lock_release_recursive>
 800f422:	e7e9      	b.n	800f3f8 <_vfiprintf_r+0x4c>
 800f424:	2300      	movs	r3, #0
 800f426:	9309      	str	r3, [sp, #36]	; 0x24
 800f428:	2320      	movs	r3, #32
 800f42a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800f42e:	f8cd 800c 	str.w	r8, [sp, #12]
 800f432:	2330      	movs	r3, #48	; 0x30
 800f434:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800f5f8 <_vfiprintf_r+0x24c>
 800f438:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800f43c:	f04f 0901 	mov.w	r9, #1
 800f440:	4623      	mov	r3, r4
 800f442:	469a      	mov	sl, r3
 800f444:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f448:	b10a      	cbz	r2, 800f44e <_vfiprintf_r+0xa2>
 800f44a:	2a25      	cmp	r2, #37	; 0x25
 800f44c:	d1f9      	bne.n	800f442 <_vfiprintf_r+0x96>
 800f44e:	ebba 0b04 	subs.w	fp, sl, r4
 800f452:	d00b      	beq.n	800f46c <_vfiprintf_r+0xc0>
 800f454:	465b      	mov	r3, fp
 800f456:	4622      	mov	r2, r4
 800f458:	4629      	mov	r1, r5
 800f45a:	4630      	mov	r0, r6
 800f45c:	f7ff ff94 	bl	800f388 <__sfputs_r>
 800f460:	3001      	adds	r0, #1
 800f462:	f000 80aa 	beq.w	800f5ba <_vfiprintf_r+0x20e>
 800f466:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f468:	445a      	add	r2, fp
 800f46a:	9209      	str	r2, [sp, #36]	; 0x24
 800f46c:	f89a 3000 	ldrb.w	r3, [sl]
 800f470:	2b00      	cmp	r3, #0
 800f472:	f000 80a2 	beq.w	800f5ba <_vfiprintf_r+0x20e>
 800f476:	2300      	movs	r3, #0
 800f478:	f04f 32ff 	mov.w	r2, #4294967295
 800f47c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f480:	f10a 0a01 	add.w	sl, sl, #1
 800f484:	9304      	str	r3, [sp, #16]
 800f486:	9307      	str	r3, [sp, #28]
 800f488:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800f48c:	931a      	str	r3, [sp, #104]	; 0x68
 800f48e:	4654      	mov	r4, sl
 800f490:	2205      	movs	r2, #5
 800f492:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f496:	4858      	ldr	r0, [pc, #352]	; (800f5f8 <_vfiprintf_r+0x24c>)
 800f498:	f7f0 feba 	bl	8000210 <memchr>
 800f49c:	9a04      	ldr	r2, [sp, #16]
 800f49e:	b9d8      	cbnz	r0, 800f4d8 <_vfiprintf_r+0x12c>
 800f4a0:	06d1      	lsls	r1, r2, #27
 800f4a2:	bf44      	itt	mi
 800f4a4:	2320      	movmi	r3, #32
 800f4a6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f4aa:	0713      	lsls	r3, r2, #28
 800f4ac:	bf44      	itt	mi
 800f4ae:	232b      	movmi	r3, #43	; 0x2b
 800f4b0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f4b4:	f89a 3000 	ldrb.w	r3, [sl]
 800f4b8:	2b2a      	cmp	r3, #42	; 0x2a
 800f4ba:	d015      	beq.n	800f4e8 <_vfiprintf_r+0x13c>
 800f4bc:	9a07      	ldr	r2, [sp, #28]
 800f4be:	4654      	mov	r4, sl
 800f4c0:	2000      	movs	r0, #0
 800f4c2:	f04f 0c0a 	mov.w	ip, #10
 800f4c6:	4621      	mov	r1, r4
 800f4c8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f4cc:	3b30      	subs	r3, #48	; 0x30
 800f4ce:	2b09      	cmp	r3, #9
 800f4d0:	d94e      	bls.n	800f570 <_vfiprintf_r+0x1c4>
 800f4d2:	b1b0      	cbz	r0, 800f502 <_vfiprintf_r+0x156>
 800f4d4:	9207      	str	r2, [sp, #28]
 800f4d6:	e014      	b.n	800f502 <_vfiprintf_r+0x156>
 800f4d8:	eba0 0308 	sub.w	r3, r0, r8
 800f4dc:	fa09 f303 	lsl.w	r3, r9, r3
 800f4e0:	4313      	orrs	r3, r2
 800f4e2:	9304      	str	r3, [sp, #16]
 800f4e4:	46a2      	mov	sl, r4
 800f4e6:	e7d2      	b.n	800f48e <_vfiprintf_r+0xe2>
 800f4e8:	9b03      	ldr	r3, [sp, #12]
 800f4ea:	1d19      	adds	r1, r3, #4
 800f4ec:	681b      	ldr	r3, [r3, #0]
 800f4ee:	9103      	str	r1, [sp, #12]
 800f4f0:	2b00      	cmp	r3, #0
 800f4f2:	bfbb      	ittet	lt
 800f4f4:	425b      	neglt	r3, r3
 800f4f6:	f042 0202 	orrlt.w	r2, r2, #2
 800f4fa:	9307      	strge	r3, [sp, #28]
 800f4fc:	9307      	strlt	r3, [sp, #28]
 800f4fe:	bfb8      	it	lt
 800f500:	9204      	strlt	r2, [sp, #16]
 800f502:	7823      	ldrb	r3, [r4, #0]
 800f504:	2b2e      	cmp	r3, #46	; 0x2e
 800f506:	d10c      	bne.n	800f522 <_vfiprintf_r+0x176>
 800f508:	7863      	ldrb	r3, [r4, #1]
 800f50a:	2b2a      	cmp	r3, #42	; 0x2a
 800f50c:	d135      	bne.n	800f57a <_vfiprintf_r+0x1ce>
 800f50e:	9b03      	ldr	r3, [sp, #12]
 800f510:	1d1a      	adds	r2, r3, #4
 800f512:	681b      	ldr	r3, [r3, #0]
 800f514:	9203      	str	r2, [sp, #12]
 800f516:	2b00      	cmp	r3, #0
 800f518:	bfb8      	it	lt
 800f51a:	f04f 33ff 	movlt.w	r3, #4294967295
 800f51e:	3402      	adds	r4, #2
 800f520:	9305      	str	r3, [sp, #20]
 800f522:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800f608 <_vfiprintf_r+0x25c>
 800f526:	7821      	ldrb	r1, [r4, #0]
 800f528:	2203      	movs	r2, #3
 800f52a:	4650      	mov	r0, sl
 800f52c:	f7f0 fe70 	bl	8000210 <memchr>
 800f530:	b140      	cbz	r0, 800f544 <_vfiprintf_r+0x198>
 800f532:	2340      	movs	r3, #64	; 0x40
 800f534:	eba0 000a 	sub.w	r0, r0, sl
 800f538:	fa03 f000 	lsl.w	r0, r3, r0
 800f53c:	9b04      	ldr	r3, [sp, #16]
 800f53e:	4303      	orrs	r3, r0
 800f540:	3401      	adds	r4, #1
 800f542:	9304      	str	r3, [sp, #16]
 800f544:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f548:	482c      	ldr	r0, [pc, #176]	; (800f5fc <_vfiprintf_r+0x250>)
 800f54a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800f54e:	2206      	movs	r2, #6
 800f550:	f7f0 fe5e 	bl	8000210 <memchr>
 800f554:	2800      	cmp	r0, #0
 800f556:	d03f      	beq.n	800f5d8 <_vfiprintf_r+0x22c>
 800f558:	4b29      	ldr	r3, [pc, #164]	; (800f600 <_vfiprintf_r+0x254>)
 800f55a:	bb1b      	cbnz	r3, 800f5a4 <_vfiprintf_r+0x1f8>
 800f55c:	9b03      	ldr	r3, [sp, #12]
 800f55e:	3307      	adds	r3, #7
 800f560:	f023 0307 	bic.w	r3, r3, #7
 800f564:	3308      	adds	r3, #8
 800f566:	9303      	str	r3, [sp, #12]
 800f568:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f56a:	443b      	add	r3, r7
 800f56c:	9309      	str	r3, [sp, #36]	; 0x24
 800f56e:	e767      	b.n	800f440 <_vfiprintf_r+0x94>
 800f570:	fb0c 3202 	mla	r2, ip, r2, r3
 800f574:	460c      	mov	r4, r1
 800f576:	2001      	movs	r0, #1
 800f578:	e7a5      	b.n	800f4c6 <_vfiprintf_r+0x11a>
 800f57a:	2300      	movs	r3, #0
 800f57c:	3401      	adds	r4, #1
 800f57e:	9305      	str	r3, [sp, #20]
 800f580:	4619      	mov	r1, r3
 800f582:	f04f 0c0a 	mov.w	ip, #10
 800f586:	4620      	mov	r0, r4
 800f588:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f58c:	3a30      	subs	r2, #48	; 0x30
 800f58e:	2a09      	cmp	r2, #9
 800f590:	d903      	bls.n	800f59a <_vfiprintf_r+0x1ee>
 800f592:	2b00      	cmp	r3, #0
 800f594:	d0c5      	beq.n	800f522 <_vfiprintf_r+0x176>
 800f596:	9105      	str	r1, [sp, #20]
 800f598:	e7c3      	b.n	800f522 <_vfiprintf_r+0x176>
 800f59a:	fb0c 2101 	mla	r1, ip, r1, r2
 800f59e:	4604      	mov	r4, r0
 800f5a0:	2301      	movs	r3, #1
 800f5a2:	e7f0      	b.n	800f586 <_vfiprintf_r+0x1da>
 800f5a4:	ab03      	add	r3, sp, #12
 800f5a6:	9300      	str	r3, [sp, #0]
 800f5a8:	462a      	mov	r2, r5
 800f5aa:	4b16      	ldr	r3, [pc, #88]	; (800f604 <_vfiprintf_r+0x258>)
 800f5ac:	a904      	add	r1, sp, #16
 800f5ae:	4630      	mov	r0, r6
 800f5b0:	f3af 8000 	nop.w
 800f5b4:	4607      	mov	r7, r0
 800f5b6:	1c78      	adds	r0, r7, #1
 800f5b8:	d1d6      	bne.n	800f568 <_vfiprintf_r+0x1bc>
 800f5ba:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f5bc:	07d9      	lsls	r1, r3, #31
 800f5be:	d405      	bmi.n	800f5cc <_vfiprintf_r+0x220>
 800f5c0:	89ab      	ldrh	r3, [r5, #12]
 800f5c2:	059a      	lsls	r2, r3, #22
 800f5c4:	d402      	bmi.n	800f5cc <_vfiprintf_r+0x220>
 800f5c6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f5c8:	f7fe fc42 	bl	800de50 <__retarget_lock_release_recursive>
 800f5cc:	89ab      	ldrh	r3, [r5, #12]
 800f5ce:	065b      	lsls	r3, r3, #25
 800f5d0:	f53f af12 	bmi.w	800f3f8 <_vfiprintf_r+0x4c>
 800f5d4:	9809      	ldr	r0, [sp, #36]	; 0x24
 800f5d6:	e711      	b.n	800f3fc <_vfiprintf_r+0x50>
 800f5d8:	ab03      	add	r3, sp, #12
 800f5da:	9300      	str	r3, [sp, #0]
 800f5dc:	462a      	mov	r2, r5
 800f5de:	4b09      	ldr	r3, [pc, #36]	; (800f604 <_vfiprintf_r+0x258>)
 800f5e0:	a904      	add	r1, sp, #16
 800f5e2:	4630      	mov	r0, r6
 800f5e4:	f7ff fc2e 	bl	800ee44 <_printf_i>
 800f5e8:	e7e4      	b.n	800f5b4 <_vfiprintf_r+0x208>
 800f5ea:	bf00      	nop
 800f5ec:	0800fb04 	.word	0x0800fb04
 800f5f0:	0800fb24 	.word	0x0800fb24
 800f5f4:	0800fae4 	.word	0x0800fae4
 800f5f8:	0800fd44 	.word	0x0800fd44
 800f5fc:	0800fd4e 	.word	0x0800fd4e
 800f600:	00000000 	.word	0x00000000
 800f604:	0800f389 	.word	0x0800f389
 800f608:	0800fd4a 	.word	0x0800fd4a

0800f60c <_read_r>:
 800f60c:	b538      	push	{r3, r4, r5, lr}
 800f60e:	4d07      	ldr	r5, [pc, #28]	; (800f62c <_read_r+0x20>)
 800f610:	4604      	mov	r4, r0
 800f612:	4608      	mov	r0, r1
 800f614:	4611      	mov	r1, r2
 800f616:	2200      	movs	r2, #0
 800f618:	602a      	str	r2, [r5, #0]
 800f61a:	461a      	mov	r2, r3
 800f61c:	f7f1 fe7a 	bl	8001314 <_read>
 800f620:	1c43      	adds	r3, r0, #1
 800f622:	d102      	bne.n	800f62a <_read_r+0x1e>
 800f624:	682b      	ldr	r3, [r5, #0]
 800f626:	b103      	cbz	r3, 800f62a <_read_r+0x1e>
 800f628:	6023      	str	r3, [r4, #0]
 800f62a:	bd38      	pop	{r3, r4, r5, pc}
 800f62c:	20003790 	.word	0x20003790

0800f630 <abort>:
 800f630:	b508      	push	{r3, lr}
 800f632:	2006      	movs	r0, #6
 800f634:	f000 f834 	bl	800f6a0 <raise>
 800f638:	2001      	movs	r0, #1
 800f63a:	f7f1 fe61 	bl	8001300 <_exit>

0800f63e <_malloc_usable_size_r>:
 800f63e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f642:	1f18      	subs	r0, r3, #4
 800f644:	2b00      	cmp	r3, #0
 800f646:	bfbc      	itt	lt
 800f648:	580b      	ldrlt	r3, [r1, r0]
 800f64a:	18c0      	addlt	r0, r0, r3
 800f64c:	4770      	bx	lr

0800f64e <_raise_r>:
 800f64e:	291f      	cmp	r1, #31
 800f650:	b538      	push	{r3, r4, r5, lr}
 800f652:	4604      	mov	r4, r0
 800f654:	460d      	mov	r5, r1
 800f656:	d904      	bls.n	800f662 <_raise_r+0x14>
 800f658:	2316      	movs	r3, #22
 800f65a:	6003      	str	r3, [r0, #0]
 800f65c:	f04f 30ff 	mov.w	r0, #4294967295
 800f660:	bd38      	pop	{r3, r4, r5, pc}
 800f662:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800f664:	b112      	cbz	r2, 800f66c <_raise_r+0x1e>
 800f666:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800f66a:	b94b      	cbnz	r3, 800f680 <_raise_r+0x32>
 800f66c:	4620      	mov	r0, r4
 800f66e:	f000 f831 	bl	800f6d4 <_getpid_r>
 800f672:	462a      	mov	r2, r5
 800f674:	4601      	mov	r1, r0
 800f676:	4620      	mov	r0, r4
 800f678:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f67c:	f000 b818 	b.w	800f6b0 <_kill_r>
 800f680:	2b01      	cmp	r3, #1
 800f682:	d00a      	beq.n	800f69a <_raise_r+0x4c>
 800f684:	1c59      	adds	r1, r3, #1
 800f686:	d103      	bne.n	800f690 <_raise_r+0x42>
 800f688:	2316      	movs	r3, #22
 800f68a:	6003      	str	r3, [r0, #0]
 800f68c:	2001      	movs	r0, #1
 800f68e:	e7e7      	b.n	800f660 <_raise_r+0x12>
 800f690:	2400      	movs	r4, #0
 800f692:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800f696:	4628      	mov	r0, r5
 800f698:	4798      	blx	r3
 800f69a:	2000      	movs	r0, #0
 800f69c:	e7e0      	b.n	800f660 <_raise_r+0x12>
	...

0800f6a0 <raise>:
 800f6a0:	4b02      	ldr	r3, [pc, #8]	; (800f6ac <raise+0xc>)
 800f6a2:	4601      	mov	r1, r0
 800f6a4:	6818      	ldr	r0, [r3, #0]
 800f6a6:	f7ff bfd2 	b.w	800f64e <_raise_r>
 800f6aa:	bf00      	nop
 800f6ac:	20000198 	.word	0x20000198

0800f6b0 <_kill_r>:
 800f6b0:	b538      	push	{r3, r4, r5, lr}
 800f6b2:	4d07      	ldr	r5, [pc, #28]	; (800f6d0 <_kill_r+0x20>)
 800f6b4:	2300      	movs	r3, #0
 800f6b6:	4604      	mov	r4, r0
 800f6b8:	4608      	mov	r0, r1
 800f6ba:	4611      	mov	r1, r2
 800f6bc:	602b      	str	r3, [r5, #0]
 800f6be:	f7f1 fe0f 	bl	80012e0 <_kill>
 800f6c2:	1c43      	adds	r3, r0, #1
 800f6c4:	d102      	bne.n	800f6cc <_kill_r+0x1c>
 800f6c6:	682b      	ldr	r3, [r5, #0]
 800f6c8:	b103      	cbz	r3, 800f6cc <_kill_r+0x1c>
 800f6ca:	6023      	str	r3, [r4, #0]
 800f6cc:	bd38      	pop	{r3, r4, r5, pc}
 800f6ce:	bf00      	nop
 800f6d0:	20003790 	.word	0x20003790

0800f6d4 <_getpid_r>:
 800f6d4:	f7f1 bdfc 	b.w	80012d0 <_getpid>

0800f6d8 <_init>:
 800f6d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f6da:	bf00      	nop
 800f6dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f6de:	bc08      	pop	{r3}
 800f6e0:	469e      	mov	lr, r3
 800f6e2:	4770      	bx	lr

0800f6e4 <_fini>:
 800f6e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f6e6:	bf00      	nop
 800f6e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f6ea:	bc08      	pop	{r3}
 800f6ec:	469e      	mov	lr, r3
 800f6ee:	4770      	bx	lr
