-- Copyright (C) 2019  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition"

-- DATE "07/20/2023 17:39:23"

-- 
-- Device: Altera 5CSXFC6D6F31C6 Package FBGA896
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY ALTERA_LNSIM;
LIBRARY CYCLONEV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE ALTERA_LNSIM.ALTERA_LNSIM_COMPONENTS.ALL;
USE CYCLONEV.CYCLONEV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	AudioMonitor IS
    PORT (
	CS : IN std_logic;
	IO_WRITE : IN std_logic;
	SYS_CLK : IN std_logic;
	RESETN : IN std_logic;
	AUD_DATA : IN std_logic_vector(15 DOWNTO 0);
	AUD_NEW : IN std_logic;
	IO_DATA : INOUT std_logic_vector(15 DOWNTO 0);
	avg : OUT std_logic_vector(15 DOWNTO 0);
	last : OUT std_logic_vector(15 DOWNTO 0);
	next_i : OUT std_logic_vector(15 DOWNTO 0)
	);
END AudioMonitor;

ARCHITECTURE structure OF AudioMonitor IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_CS : std_logic;
SIGNAL ww_IO_WRITE : std_logic;
SIGNAL ww_SYS_CLK : std_logic;
SIGNAL ww_RESETN : std_logic;
SIGNAL ww_AUD_DATA : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_AUD_NEW : std_logic;
SIGNAL ww_avg : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_last : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_next_i : std_logic_vector(15 DOWNTO 0);
SIGNAL \SYS_CLK~input_o\ : std_logic;
SIGNAL \AUD_DATA[0]~input_o\ : std_logic;
SIGNAL \AUD_DATA[1]~input_o\ : std_logic;
SIGNAL \AUD_DATA[2]~input_o\ : std_logic;
SIGNAL \AUD_DATA[3]~input_o\ : std_logic;
SIGNAL \AUD_DATA[4]~input_o\ : std_logic;
SIGNAL \AUD_DATA[5]~input_o\ : std_logic;
SIGNAL \AUD_DATA[6]~input_o\ : std_logic;
SIGNAL \AUD_DATA[7]~input_o\ : std_logic;
SIGNAL \AUD_DATA[8]~input_o\ : std_logic;
SIGNAL \AUD_DATA[9]~input_o\ : std_logic;
SIGNAL \AUD_DATA[10]~input_o\ : std_logic;
SIGNAL \AUD_DATA[11]~input_o\ : std_logic;
SIGNAL \AUD_DATA[12]~input_o\ : std_logic;
SIGNAL \AUD_DATA[13]~input_o\ : std_logic;
SIGNAL \AUD_DATA[14]~input_o\ : std_logic;
SIGNAL \AUD_DATA[15]~input_o\ : std_logic;
SIGNAL \IO_DATA[0]~input_o\ : std_logic;
SIGNAL \IO_DATA[1]~input_o\ : std_logic;
SIGNAL \IO_DATA[2]~input_o\ : std_logic;
SIGNAL \IO_DATA[3]~input_o\ : std_logic;
SIGNAL \IO_DATA[4]~input_o\ : std_logic;
SIGNAL \IO_DATA[5]~input_o\ : std_logic;
SIGNAL \IO_DATA[6]~input_o\ : std_logic;
SIGNAL \IO_DATA[7]~input_o\ : std_logic;
SIGNAL \IO_DATA[8]~input_o\ : std_logic;
SIGNAL \IO_DATA[9]~input_o\ : std_logic;
SIGNAL \IO_DATA[10]~input_o\ : std_logic;
SIGNAL \IO_DATA[11]~input_o\ : std_logic;
SIGNAL \IO_DATA[12]~input_o\ : std_logic;
SIGNAL \IO_DATA[13]~input_o\ : std_logic;
SIGNAL \IO_DATA[14]~input_o\ : std_logic;
SIGNAL \IO_DATA[15]~input_o\ : std_logic;
SIGNAL \IO_DATA[0]~output_o\ : std_logic;
SIGNAL \IO_DATA[1]~output_o\ : std_logic;
SIGNAL \IO_DATA[2]~output_o\ : std_logic;
SIGNAL \IO_DATA[3]~output_o\ : std_logic;
SIGNAL \IO_DATA[4]~output_o\ : std_logic;
SIGNAL \IO_DATA[5]~output_o\ : std_logic;
SIGNAL \IO_DATA[6]~output_o\ : std_logic;
SIGNAL \IO_DATA[7]~output_o\ : std_logic;
SIGNAL \IO_DATA[8]~output_o\ : std_logic;
SIGNAL \IO_DATA[9]~output_o\ : std_logic;
SIGNAL \IO_DATA[10]~output_o\ : std_logic;
SIGNAL \IO_DATA[11]~output_o\ : std_logic;
SIGNAL \IO_DATA[12]~output_o\ : std_logic;
SIGNAL \IO_DATA[13]~output_o\ : std_logic;
SIGNAL \IO_DATA[14]~output_o\ : std_logic;
SIGNAL \IO_DATA[15]~output_o\ : std_logic;
SIGNAL \avg[0]~output_o\ : std_logic;
SIGNAL \avg[1]~output_o\ : std_logic;
SIGNAL \avg[2]~output_o\ : std_logic;
SIGNAL \avg[3]~output_o\ : std_logic;
SIGNAL \avg[4]~output_o\ : std_logic;
SIGNAL \avg[5]~output_o\ : std_logic;
SIGNAL \avg[6]~output_o\ : std_logic;
SIGNAL \avg[7]~output_o\ : std_logic;
SIGNAL \avg[8]~output_o\ : std_logic;
SIGNAL \avg[9]~output_o\ : std_logic;
SIGNAL \avg[10]~output_o\ : std_logic;
SIGNAL \avg[11]~output_o\ : std_logic;
SIGNAL \avg[12]~output_o\ : std_logic;
SIGNAL \avg[13]~output_o\ : std_logic;
SIGNAL \avg[14]~output_o\ : std_logic;
SIGNAL \avg[15]~output_o\ : std_logic;
SIGNAL \last[0]~output_o\ : std_logic;
SIGNAL \last[1]~output_o\ : std_logic;
SIGNAL \last[2]~output_o\ : std_logic;
SIGNAL \last[3]~output_o\ : std_logic;
SIGNAL \last[4]~output_o\ : std_logic;
SIGNAL \last[5]~output_o\ : std_logic;
SIGNAL \last[6]~output_o\ : std_logic;
SIGNAL \last[7]~output_o\ : std_logic;
SIGNAL \last[8]~output_o\ : std_logic;
SIGNAL \last[9]~output_o\ : std_logic;
SIGNAL \last[10]~output_o\ : std_logic;
SIGNAL \last[11]~output_o\ : std_logic;
SIGNAL \last[12]~output_o\ : std_logic;
SIGNAL \last[13]~output_o\ : std_logic;
SIGNAL \last[14]~output_o\ : std_logic;
SIGNAL \last[15]~output_o\ : std_logic;
SIGNAL \next_i[0]~output_o\ : std_logic;
SIGNAL \next_i[1]~output_o\ : std_logic;
SIGNAL \next_i[2]~output_o\ : std_logic;
SIGNAL \next_i[3]~output_o\ : std_logic;
SIGNAL \next_i[4]~output_o\ : std_logic;
SIGNAL \next_i[5]~output_o\ : std_logic;
SIGNAL \next_i[6]~output_o\ : std_logic;
SIGNAL \next_i[7]~output_o\ : std_logic;
SIGNAL \next_i[8]~output_o\ : std_logic;
SIGNAL \next_i[9]~output_o\ : std_logic;
SIGNAL \next_i[10]~output_o\ : std_logic;
SIGNAL \next_i[11]~output_o\ : std_logic;
SIGNAL \next_i[12]~output_o\ : std_logic;
SIGNAL \next_i[13]~output_o\ : std_logic;
SIGNAL \next_i[14]~output_o\ : std_logic;
SIGNAL \next_i[15]~output_o\ : std_logic;
SIGNAL \CS~input_o\ : std_logic;
SIGNAL \AUD_NEW~input_o\ : std_logic;
SIGNAL \Add1~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|op_25~5_sumout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|op_26~6\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|op_26~9_sumout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[993]~1_combout\ : std_logic;
SIGNAL \RESETN~input_o\ : std_logic;
SIGNAL \Add3~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|op_23~5_sumout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|op_25~6\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|op_25~9_sumout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[961]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|op_26~10\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|op_26~13_sumout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[994]~3_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|op_23~6\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|op_23~18\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|op_23~14\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|op_23~10\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|op_23~1_sumout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|op_23~9_sumout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|op_23~13_sumout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|op_23~17_sumout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|op_25~10\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|op_25~26\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|op_25~22\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|op_25~18\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|op_25~14\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|op_25~1_sumout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|op_25~13_sumout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|op_25~17_sumout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|op_25~21_sumout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[963]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[929]~5_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|op_25~25_sumout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[929]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|op_26~14\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|op_26~30_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|op_26~26_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|op_26~22_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|op_26~18_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|op_26~1_sumout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|op_26~5_sumout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[992]~0_combout\ : std_logic;
SIGNAL \state~0_combout\ : std_logic;
SIGNAL \state~q\ : std_logic;
SIGNAL \last_index~3_combout\ : std_logic;
SIGNAL \last_index[2]~0_combout\ : std_logic;
SIGNAL \last_index~2_combout\ : std_logic;
SIGNAL \last_index~1_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~6\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~1_sumout\ : std_logic;
SIGNAL \average~20_combout\ : std_logic;
SIGNAL \Add2~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[0]~99_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~5_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[0]~100_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~10\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~11\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~6\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout\ : std_logic;
SIGNAL \average~21_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_13~14\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_13~10\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_13~6\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_13~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_13~5_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_13~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_13~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_24~2\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_24~5_sumout\ : std_logic;
SIGNAL \Add2~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~5_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[6]~101_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[5]~107_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[5]~108_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~14\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~15\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~10\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~11\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~6\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\ : std_logic;
SIGNAL \average~26_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_24~18\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_24~14\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_24~10\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_24~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[99]~26_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[65]~55_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_24~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[65]~56_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_24~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[97]~97_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_24~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[5]~109_combout\ : std_logic;
SIGNAL \Add2~1_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~13_sumout\ : std_logic;
SIGNAL \Add2~3_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_24~14_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_24~6\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_24~18\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_24~22\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_24~10\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_24~1_sumout\ : std_logic;
SIGNAL \average~27_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_27~22\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_27~18\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_27~14\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_27~10\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_27~6\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_27~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_27~5_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[99]~27_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_27~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[131]~57_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[97]~136_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_27~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[97]~137_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_27~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[129]~139_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_27~21_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_28~2\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_28~5_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[12]~112_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_24~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[12]~113_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[11]~110_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_24~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[10]~103_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_24~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_24~5_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_26~18_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_26~6\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_26~10\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_26~22\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_26~26\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_26~14_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_26~1_sumout\ : std_logic;
SIGNAL \average~30_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_28~26\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_28~22\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_28~18\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_28~14\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_28~10\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_28~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[165]~24_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[132]~25_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[132]~28_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[131]~94_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_28~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[131]~95_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_28~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[163]~98_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[129]~176_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_28~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[129]~177_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_28~21_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[161]~179_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_28~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[17]~106_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_26~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[17]~111_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[16]~104_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_26~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[15]~96_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_26~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_26~5_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_27~22_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_27~6\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_27~10\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_27~14\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_27~26\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_27~18_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_27~1_sumout\ : std_logic;
SIGNAL \average~29_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_29~30\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_29~26\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_29~22\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_29~18\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_29~14\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_29~10\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_29~6\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_29~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_29~5_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[165]~29_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_29~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[197]~58_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[163]~134_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_29~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[163]~135_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_29~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[195]~140_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[161]~215_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_29~21_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[161]~216_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_29~25_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[193]~218_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_29~29_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_30~2\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_30~5_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[22]~102_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_27~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[22]~105_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[21]~97_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_27~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[20]~92_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_27~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_27~5_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_28~26_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_28~6\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_28~10\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_28~14\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_28~18\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_28~22_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_28~1_sumout\ : std_logic;
SIGNAL \average~28_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_30~34\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_30~30\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_30~26\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_30~22\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_30~18\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_30~14\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_30~10\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_30~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[231]~22_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[198]~23_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[198]~30_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[197]~92_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_30~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[197]~93_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_30~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[229]~99_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[195]~174_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_30~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[195]~175_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_30~21_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[227]~180_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[193]~252_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_30~25_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[193]~253_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_30~29_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[225]~255_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_30~33_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[27]~95_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_28~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[27]~98_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[26]~93_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_28~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[25]~88_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_28~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_28~5_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_29~14_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_29~6\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_29~18\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_29~22\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_29~26\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_29~10_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_29~1_sumout\ : std_logic;
SIGNAL \average~25_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_31~38\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_31~34\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_31~30\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_31~26\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_31~22\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_31~18\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_31~14\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_31~10\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_31~6\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_31~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_31~5_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[231]~31_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_31~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[263]~54_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[230]~59_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[229]~132_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_31~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[229]~133_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_31~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[261]~138_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[228]~141_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[227]~213_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_31~21_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[227]~214_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_31~25_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[259]~217_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[226]~219_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[225]~288_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_31~29_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[225]~289_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_31~33_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[257]~290_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[224]~291_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_31~37_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_32~2\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_32~5_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[32]~91_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_29~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[32]~94_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[31]~89_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_29~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[30]~84_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_29~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_29~5_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_30~18_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_30~6\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_30~10\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_30~22\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_30~26\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_30~14_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_30~1_sumout\ : std_logic;
SIGNAL \average~24_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_32~42\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_32~38\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_32~34\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_32~30\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_32~26\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_32~22\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_32~18\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_32~14\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_32~10\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_32~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[297]~20_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[264]~21_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[264]~32_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_32~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[263]~60_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_32~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[295]~100_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_32~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[261]~142_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_32~21_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[293]~181_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_32~25_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[259]~220_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_32~29_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[291]~256_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_32~33_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[257]~292_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_32~37_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[289]~325_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_32~41_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[37]~87_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_30~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[37]~90_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[36]~85_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_30~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[35]~80_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_30~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_30~5_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_31~22_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_31~6\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_31~10\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_31~14\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_31~26\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_31~18_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_31~1_sumout\ : std_logic;
SIGNAL \average~23_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_3~46\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_3~42\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_3~38\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_3~34\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_3~30\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_3~26\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_3~22\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_3~18\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_3~14\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_3~10\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_3~6\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_3~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_3~5_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[297]~33_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_3~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[329]~61_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[295]~130_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_3~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[295]~131_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_3~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[327]~143_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[293]~211_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_3~21_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[293]~212_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_3~25_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[325]~221_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[291]~286_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_3~29_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[291]~287_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_3~33_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[323]~293_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[289]~355_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_3~37_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[289]~356_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_3~41_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[321]~357_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_3~45_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_4~2\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_4~5_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[42]~83_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_31~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[42]~86_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[41]~81_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_31~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[40]~76_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_31~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_31~5_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_3~26_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_3~6\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_3~10\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_3~14\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_3~18\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_3~22_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_3~1_sumout\ : std_logic;
SIGNAL \average~22_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_4~50\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_4~46\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_4~42\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_4~38\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_4~34\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_4~30\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_4~26\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_4~22\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_4~18\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_4~14\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_4~10\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_4~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[363]~18_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[330]~19_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[330]~34_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[329]~90_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_4~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[329]~91_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_4~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[361]~101_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[327]~172_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_4~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[327]~173_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_4~21_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[359]~182_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[325]~250_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_4~25_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[325]~251_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_4~29_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[357]~257_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[323]~322_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_4~33_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[323]~323_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_4~37_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[355]~326_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[321]~386_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_4~41_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[321]~387_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_4~45_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[353]~389_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_4~49_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[47]~79_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_3~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[47]~82_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[46]~77_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_3~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[45]~72_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_3~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_3~5_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_4~14_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_4~6\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_4~18\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_4~22\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_4~26\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_4~10_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_4~1_sumout\ : std_logic;
SIGNAL \average~19_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_5~54\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_5~50\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_5~46\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_5~42\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_5~38\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_5~34\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_5~30\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_5~26\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_5~22\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_5~18\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_5~14\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_5~10\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_5~6\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_5~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_5~5_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[363]~35_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_5~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[395]~62_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[361]~128_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_5~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[361]~129_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_5~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[393]~144_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[359]~209_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_5~21_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[359]~210_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_5~25_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[391]~222_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[357]~284_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_5~29_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[357]~285_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_5~33_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[389]~294_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[355]~353_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_5~37_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[355]~354_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_5~41_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[387]~358_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[353]~416_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_5~45_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[353]~417_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_5~49_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[385]~418_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_5~53_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_6~2\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_6~5_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[52]~75_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_4~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[52]~78_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[51]~73_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_4~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[50]~68_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_4~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_4~5_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_5~18_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_5~6\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_5~10\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_5~22\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_5~26\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_5~14_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_5~1_sumout\ : std_logic;
SIGNAL \average~18_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_6~58\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_6~54\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_6~50\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_6~46\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_6~42\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_6~38\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_6~34\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_6~30\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_6~26\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_6~22\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_6~18\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_6~14\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_6~10\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_6~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[429]~16_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[396]~17_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[396]~36_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[395]~88_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_6~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[395]~89_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_6~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[427]~102_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[393]~170_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_6~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[393]~171_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_6~21_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[425]~183_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[391]~248_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_6~25_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[391]~249_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_6~29_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[423]~258_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[389]~320_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_6~33_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[389]~321_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_6~37_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[421]~327_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[387]~384_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_6~41_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[387]~385_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_6~45_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[419]~390_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[385]~444_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_6~49_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[385]~445_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_6~53_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[417]~447_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_6~57_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[57]~71_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_5~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[57]~74_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[56]~69_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_5~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[55]~61_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_5~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_5~5_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_6~22_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_6~6\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_6~10\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_6~14\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_6~26\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_6~18_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_6~1_sumout\ : std_logic;
SIGNAL \average~17_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_7~62\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_7~58\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_7~54\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_7~50\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_7~46\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_7~42\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_7~38\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_7~34\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_7~30\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_7~26\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_7~22\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_7~18\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_7~14\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_7~10\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_7~6\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_7~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_7~5_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[429]~37_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_7~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[461]~63_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[427]~126_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_7~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[427]~127_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_7~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[459]~145_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[425]~207_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_7~21_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[425]~208_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_7~25_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[457]~223_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[423]~282_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_7~29_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[423]~283_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_7~33_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[455]~295_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[421]~351_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_7~37_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[421]~352_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_7~41_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[453]~359_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[419]~414_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_7~45_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[419]~415_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_7~49_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[451]~419_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[417]~471_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_7~53_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[417]~472_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_7~57_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[449]~473_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_7~61_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_8~2\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_8~5_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[62]~67_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_6~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[62]~70_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[61]~62_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_6~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[60]~57_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_6~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_6~5_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_7~26_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_7~6\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_7~10\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_7~14\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_7~18\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_7~22_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_7~1_sumout\ : std_logic;
SIGNAL \average~16_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_8~66\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_8~62\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_8~58\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_8~54\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_8~50\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_8~46\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_8~42\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_8~38\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_8~34\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_8~30\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_8~26\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_8~22\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_8~18\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_8~14\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_8~10\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_8~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[495]~14_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[462]~15_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[462]~38_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[461]~86_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_8~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[461]~87_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_8~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[493]~103_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[459]~168_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_8~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[459]~169_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_8~21_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[491]~184_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[457]~246_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_8~25_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[457]~247_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_8~29_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[489]~259_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[455]~318_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_8~33_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[455]~319_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_8~37_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[487]~328_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[453]~382_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_8~41_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[453]~383_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_8~45_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[485]~391_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[451]~442_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_8~49_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[451]~443_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_8~53_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[483]~448_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[449]~496_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_8~57_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[449]~497_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_8~61_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[481]~499_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_8~65_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[67]~60_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_7~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[67]~63_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[66]~58_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_7~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[65]~53_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_7~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_7~5_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_8~26_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_8~10\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_8~14\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_8~18\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_8~22\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_8~6_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_8~1_sumout\ : std_logic;
SIGNAL \average~15_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_9~70\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_9~66\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_9~62\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_9~58\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_9~54\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_9~50\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_9~46\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_9~42\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_9~38\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_9~34\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_9~30\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_9~26\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_9~22\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_9~18\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_9~14\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_9~10\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_9~6\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_9~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_9~5_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[495]~39_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_9~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[527]~64_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[493]~124_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_9~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[493]~125_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_9~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[525]~146_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[491]~205_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_9~21_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[491]~206_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_9~25_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[523]~224_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[489]~280_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_9~29_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[489]~281_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_9~33_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[521]~296_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[487]~349_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_9~37_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[487]~350_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_9~41_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[519]~360_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[485]~412_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_9~45_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[485]~413_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_9~49_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[517]~420_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[483]~469_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_9~53_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[483]~470_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_9~57_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[515]~474_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[481]~520_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_9~61_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[481]~521_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_9~65_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[513]~522_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_9~69_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_10~6\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_10~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[72]~56_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_8~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[72]~59_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[71]~54_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_8~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[70]~49_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_8~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_8~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_9~26_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_9~10\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_9~14\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_9~18\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_9~22\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_9~6_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_9~1_sumout\ : std_logic;
SIGNAL \average~14_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_10~74\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_10~70\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_10~66\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_10~62\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_10~58\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_10~54\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_10~50\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_10~46\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_10~42\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_10~38\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_10~34\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_10~30\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_10~26\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_10~22\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_10~18\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_10~14\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_10~10\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_10~5_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[561]~12_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[528]~13_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[528]~40_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[527]~84_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_10~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[527]~85_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_10~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[559]~104_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[525]~166_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_10~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[525]~167_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_10~21_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[557]~185_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[523]~244_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_10~25_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[523]~245_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_10~29_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[555]~260_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[521]~316_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_10~33_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[521]~317_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_10~37_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[553]~329_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[519]~380_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_10~41_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[519]~381_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_10~45_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[551]~392_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[517]~440_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_10~49_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[517]~441_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_10~53_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[549]~449_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[515]~494_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_10~57_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[515]~495_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_10~61_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[547]~500_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[513]~542_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_10~65_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[513]~543_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_10~69_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[545]~545_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_10~73_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[77]~52_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_9~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[77]~55_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[76]~50_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_9~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[75]~45_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_9~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_9~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_10~26_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_10~10\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_10~14\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_10~18\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_10~22\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_10~6_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_10~1_sumout\ : std_logic;
SIGNAL \average~13_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_11~78\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_11~74\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_11~70\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_11~66\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_11~62\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_11~58\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_11~54\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_11~50\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_11~46\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_11~42\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_11~38\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_11~34\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_11~30\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_11~26\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_11~22\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_11~18\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_11~14\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_11~10\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_11~6\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_11~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_11~5_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[561]~41_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_11~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[593]~65_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[559]~122_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_11~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[559]~123_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_11~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[591]~147_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[557]~203_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_11~21_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[557]~204_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_11~25_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[589]~225_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[555]~278_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_11~29_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[555]~279_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_11~33_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[587]~297_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[553]~347_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_11~37_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[553]~348_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_11~41_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[585]~361_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[551]~410_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_11~45_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[551]~411_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_11~49_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[583]~421_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[549]~467_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_11~53_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[549]~468_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_11~57_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[581]~475_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[547]~518_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_11~61_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[547]~519_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_11~65_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[579]~523_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[545]~563_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_11~69_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[545]~564_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_11~73_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[577]~565_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_11~77_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_12~6\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_12~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[82]~48_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_10~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[82]~51_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[81]~46_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_10~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[80]~41_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_10~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_10~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_11~26_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_11~10\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_11~14\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_11~18\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_11~22\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_11~6_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_11~1_sumout\ : std_logic;
SIGNAL \average~12_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_12~82\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_12~78\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_12~74\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_12~70\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_12~66\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_12~62\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_12~58\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_12~54\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_12~50\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_12~46\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_12~42\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_12~38\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_12~34\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_12~30\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_12~26\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_12~22\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_12~18\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_12~14\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_12~10\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_12~5_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[627]~10_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[594]~11_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[594]~42_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[593]~82_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_12~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[593]~83_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_12~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[625]~105_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[591]~164_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_12~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[591]~165_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_12~21_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[623]~186_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[589]~242_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_12~25_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[589]~243_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_12~29_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[621]~261_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[587]~314_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_12~33_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[587]~315_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_12~37_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[619]~330_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[585]~378_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_12~41_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[585]~379_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_12~45_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[617]~393_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[583]~438_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_12~49_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[583]~439_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_12~53_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[615]~450_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[581]~492_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_12~57_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[581]~493_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_12~61_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[613]~501_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[579]~540_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_12~65_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[579]~541_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_12~69_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[611]~546_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[577]~582_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_12~73_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[577]~583_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_12~77_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[609]~585_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_12~81_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[87]~44_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_11~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[87]~47_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[86]~42_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_11~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[85]~37_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_11~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_11~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_12~26_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_12~10\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_12~14\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_12~18\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_12~22\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_12~6_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_12~1_sumout\ : std_logic;
SIGNAL \average~11_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_14~86\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_14~82\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_14~78\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_14~74\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_14~70\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_14~66\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_14~62\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_14~58\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_14~54\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_14~50\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_14~46\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_14~42\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_14~38\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_14~34\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_14~30\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_14~26\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_14~22\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_14~18\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_14~14\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_14~10\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_14~6\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_14~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_14~5_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[627]~43_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_14~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[659]~66_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[625]~120_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_14~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[625]~121_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_14~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[657]~148_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[623]~201_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_14~21_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[623]~202_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_14~25_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[655]~226_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[621]~276_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_14~29_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[621]~277_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_14~33_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[653]~298_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[619]~345_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_14~37_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[619]~346_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_14~41_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[651]~362_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[617]~408_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_14~45_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[617]~409_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_14~49_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[649]~422_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[615]~465_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_14~53_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[615]~466_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_14~57_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[647]~476_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[613]~516_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_14~61_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[613]~517_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_14~65_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[645]~524_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[611]~561_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_14~69_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[611]~562_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_14~73_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[643]~566_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[609]~600_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_14~77_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[609]~601_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_14~81_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[641]~602_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_14~85_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_15~6\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_15~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[92]~40_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_12~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[92]~43_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[91]~38_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_12~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[90]~33_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_12~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_12~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_14~26_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_14~10\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_14~14\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_14~18\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_14~22\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_14~6_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_14~1_sumout\ : std_logic;
SIGNAL \average~10_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_15~90\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_15~86\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_15~82\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_15~78\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_15~74\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_15~70\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_15~66\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_15~62\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_15~58\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_15~54\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_15~50\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_15~46\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_15~42\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_15~38\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_15~34\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_15~30\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_15~26\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_15~22\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_15~18\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_15~14\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_15~10\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_15~5_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[693]~8_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[660]~9_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[660]~44_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[659]~80_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_15~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[659]~81_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_15~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[691]~106_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[657]~162_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_15~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[657]~163_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_15~21_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[689]~187_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[655]~240_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_15~25_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[655]~241_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_15~29_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[687]~262_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[653]~312_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_15~33_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[653]~313_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_15~37_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[685]~331_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[651]~376_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_15~41_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[651]~377_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_15~45_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[683]~394_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[649]~436_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_15~49_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[649]~437_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_15~53_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[681]~451_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[647]~490_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_15~57_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[647]~491_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_15~61_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[679]~502_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[645]~538_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_15~65_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[645]~539_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_15~69_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[677]~547_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[643]~580_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_15~73_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[643]~581_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_15~77_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[675]~586_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[641]~616_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_15~81_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[641]~617_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_15~85_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[673]~619_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_15~89_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[97]~36_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_14~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[97]~39_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[96]~34_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_14~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[95]~29_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_14~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_14~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_15~26_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_15~10\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_15~14\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_15~18\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_15~22\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_15~6_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_15~1_sumout\ : std_logic;
SIGNAL \average~9_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_16~94\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_16~90\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_16~86\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_16~82\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_16~78\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_16~74\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_16~70\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_16~66\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_16~62\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_16~58\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_16~54\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_16~50\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_16~46\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_16~42\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_16~38\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_16~34\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_16~30\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_16~26\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_16~22\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_16~18\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_16~14\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_16~10\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_16~6\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_16~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_16~5_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[693]~45_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_16~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[725]~67_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[691]~118_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_16~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[691]~119_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_16~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[723]~149_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[689]~199_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_16~21_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[689]~200_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_16~25_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[721]~227_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[687]~274_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_16~29_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[687]~275_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_16~33_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[719]~299_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[685]~343_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_16~37_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[685]~344_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_16~41_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[717]~363_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[683]~406_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_16~45_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[683]~407_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_16~49_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[715]~423_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[681]~463_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_16~53_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[681]~464_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_16~57_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[713]~477_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[679]~514_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_16~61_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[679]~515_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_16~65_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[711]~525_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[677]~559_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_16~69_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[677]~560_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_16~73_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[709]~567_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[675]~598_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_16~77_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[675]~599_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_16~81_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[707]~603_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[673]~631_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_16~85_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[673]~632_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_16~89_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[705]~633_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_16~93_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_17~6\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_17~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[102]~32_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_15~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[102]~35_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[101]~30_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_15~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[100]~25_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_15~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_15~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_16~26_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_16~10\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_16~14\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_16~18\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_16~22\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_16~6_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_16~1_sumout\ : std_logic;
SIGNAL \average~8_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_17~98\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_17~94\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_17~90\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_17~86\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_17~82\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_17~78\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_17~74\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_17~70\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_17~66\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_17~62\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_17~58\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_17~54\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_17~50\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_17~46\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_17~42\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_17~38\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_17~34\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_17~30\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_17~26\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_17~22\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_17~18\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_17~14\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_17~10\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_17~5_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[759]~6_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[726]~7_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[726]~46_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[725]~78_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_17~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[725]~79_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_17~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[757]~107_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[723]~160_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_17~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[723]~161_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_17~21_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[755]~188_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[721]~238_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_17~25_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[721]~239_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_17~29_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[753]~263_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[719]~310_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_17~33_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[719]~311_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_17~37_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[751]~332_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[717]~374_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_17~41_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[717]~375_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_17~45_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[749]~395_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[715]~434_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_17~49_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[715]~435_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_17~53_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[747]~452_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[713]~488_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_17~57_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[713]~489_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_17~61_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[745]~503_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[711]~536_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_17~65_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[711]~537_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_17~69_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[743]~548_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[709]~578_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_17~73_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[709]~579_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_17~77_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[741]~587_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[707]~614_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_17~81_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[707]~615_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_17~85_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[739]~620_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[705]~644_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_17~89_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[705]~645_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_17~93_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[737]~647_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_17~97_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[107]~28_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_16~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[107]~31_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[106]~26_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_16~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[105]~21_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_16~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_16~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_17~26_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_17~10\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_17~14\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_17~18\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_17~22\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_17~6_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_17~1_sumout\ : std_logic;
SIGNAL \average~7_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_18~102\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_18~98\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_18~94\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_18~90\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_18~86\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_18~82\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_18~78\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_18~74\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_18~70\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_18~66\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_18~62\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_18~58\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_18~54\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_18~50\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_18~46\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_18~42\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_18~38\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_18~34\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_18~30\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_18~26\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_18~22\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_18~18\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_18~14\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_18~10\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_18~6\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_18~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_18~5_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[759]~47_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_18~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[791]~68_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[757]~116_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_18~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[757]~117_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_18~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[789]~150_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[755]~197_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_18~21_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[755]~198_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_18~25_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[787]~228_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[753]~272_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_18~29_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[753]~273_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_18~33_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[785]~300_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[751]~341_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_18~37_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[751]~342_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_18~41_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[783]~364_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[749]~404_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_18~45_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[749]~405_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_18~49_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[781]~424_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[747]~461_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_18~53_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[747]~462_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_18~57_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[779]~478_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[745]~512_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_18~61_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[745]~513_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_18~65_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[777]~526_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[743]~557_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_18~69_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[743]~558_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_18~73_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[775]~568_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[741]~596_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_18~77_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[741]~597_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_18~81_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[773]~604_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[739]~629_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_18~85_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[739]~630_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_18~89_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[771]~634_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[737]~656_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_18~93_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[737]~657_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_18~97_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[769]~658_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_18~101_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_19~6\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_19~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[112]~24_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_17~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[112]~27_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[111]~22_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_17~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[110]~17_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_17~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_17~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_18~26_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_18~10\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_18~14\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_18~18\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_18~22\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_18~6_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_18~1_sumout\ : std_logic;
SIGNAL \average~6_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_19~106\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_19~102\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_19~98\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_19~94\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_19~90\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_19~86\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_19~82\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_19~78\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_19~74\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_19~70\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_19~66\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_19~62\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_19~58\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_19~54\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_19~50\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_19~46\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_19~42\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_19~38\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_19~34\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_19~30\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_19~26\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_19~22\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_19~18\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_19~14\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_19~10\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_19~5_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[825]~4_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[792]~5_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[792]~48_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[791]~76_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_19~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[791]~77_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_19~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[823]~108_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[789]~158_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_19~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[789]~159_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_19~21_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[821]~189_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[787]~236_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_19~25_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[787]~237_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_19~29_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[819]~264_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[785]~308_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_19~33_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[785]~309_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_19~37_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[817]~333_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[783]~372_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_19~41_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[783]~373_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_19~45_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[815]~396_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[781]~432_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_19~49_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[781]~433_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_19~53_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[813]~453_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[779]~486_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_19~57_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[779]~487_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_19~61_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[811]~504_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[777]~534_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_19~65_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[777]~535_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_19~69_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[809]~549_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[775]~576_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_19~73_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[775]~577_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_19~77_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[807]~588_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[773]~612_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_19~81_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[773]~613_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_19~85_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[805]~621_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[771]~642_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_19~89_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[771]~643_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_19~93_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[803]~648_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[769]~666_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_19~97_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[769]~667_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_19~101_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[801]~669_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_19~105_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[117]~20_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_18~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[117]~23_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[116]~18_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_18~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[115]~13_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_18~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_18~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_19~26_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_19~10\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_19~14\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_19~18\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_19~22\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_19~6_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_19~1_sumout\ : std_logic;
SIGNAL \average~5_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_20~110\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_20~106\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_20~102\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_20~98\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_20~94\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_20~90\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_20~86\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_20~82\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_20~78\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_20~74\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_20~70\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_20~66\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_20~62\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_20~58\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_20~54\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_20~50\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_20~46\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_20~42\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_20~38\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_20~34\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_20~30\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_20~26\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_20~22\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_20~18\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_20~14\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_20~10\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_20~6\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_20~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_20~5_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[825]~49_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_20~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[857]~69_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[823]~114_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_20~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[823]~115_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_20~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[855]~151_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[821]~195_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_20~21_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[821]~196_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_20~25_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[853]~229_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[819]~270_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_20~29_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[819]~271_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_20~33_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[851]~301_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[817]~339_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_20~37_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[817]~340_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_20~41_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[849]~365_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[815]~402_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_20~45_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[815]~403_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_20~49_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[847]~425_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[813]~459_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_20~53_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[813]~460_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_20~57_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[845]~479_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[811]~510_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_20~61_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[811]~511_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_20~65_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[843]~527_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[809]~555_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_20~69_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[809]~556_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_20~73_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[841]~569_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[807]~594_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_20~77_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[807]~595_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_20~81_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[839]~605_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[805]~627_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_20~85_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[805]~628_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_20~89_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[837]~635_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[803]~654_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_20~93_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[803]~655_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_20~97_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[835]~659_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[801]~675_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_20~101_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[801]~676_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_20~105_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[833]~677_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_20~109_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_21~6\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_21~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[122]~16_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_19~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[122]~19_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[121]~14_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_19~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[120]~9_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_19~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_19~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_20~26_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_20~10\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_20~14\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_20~18\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_20~22\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_20~6_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_20~1_sumout\ : std_logic;
SIGNAL \average~4_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_21~114\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_21~110\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_21~106\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_21~102\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_21~98\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_21~94\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_21~90\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_21~86\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_21~82\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_21~78\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_21~74\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_21~70\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_21~66\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_21~62\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_21~58\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_21~54\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_21~50\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_21~46\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_21~42\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_21~38\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_21~34\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_21~30\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_21~26\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_21~22\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_21~18\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_21~14\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_21~10\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_21~5_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[891]~2_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[858]~3_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[858]~50_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[857]~74_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_21~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[857]~75_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_21~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[889]~109_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[855]~156_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_21~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[855]~157_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_21~21_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[887]~190_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[853]~234_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_21~25_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[853]~235_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_21~29_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[885]~265_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[851]~306_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_21~33_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[851]~307_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_21~37_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[883]~334_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[849]~370_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_21~41_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[849]~371_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_21~45_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[881]~397_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[847]~430_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_21~49_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[847]~431_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_21~53_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[879]~454_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[845]~484_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_21~57_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[845]~485_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_21~61_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[877]~505_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[843]~532_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_21~65_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[843]~533_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_21~69_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[875]~550_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[841]~574_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_21~73_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[841]~575_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_21~77_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[873]~589_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[839]~610_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_21~81_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[839]~611_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_21~85_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[871]~622_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[837]~640_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_21~89_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[837]~641_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_21~93_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[869]~649_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[835]~664_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_21~97_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[835]~665_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_21~101_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[867]~670_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[833]~682_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_21~105_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[833]~683_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_21~109_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[865]~685_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_21~113_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[127]~12_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_20~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[127]~15_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[126]~10_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_20~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[125]~5_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_20~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_20~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_21~26_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_21~22\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_21~10\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_21~14\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_21~18\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_21~6_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_21~1_sumout\ : std_logic;
SIGNAL \average~3_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_22~118\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_22~114\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_22~110\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_22~106\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_22~102\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_22~98\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_22~94\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_22~90\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_22~86\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_22~82\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_22~78\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_22~74\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_22~70\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_22~66\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_22~62\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_22~58\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_22~54\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_22~50\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_22~46\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_22~42\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_22~38\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_22~34\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_22~30\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_22~26\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_22~22\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_22~18\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_22~14\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_22~10\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_22~6\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_22~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_22~5_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[891]~51_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_22~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[923]~70_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[889]~112_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_22~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[889]~113_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_22~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[921]~152_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[887]~193_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_22~21_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[887]~194_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_22~25_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[919]~230_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[885]~268_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_22~29_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[885]~269_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_22~33_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[917]~302_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[883]~337_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_22~37_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[883]~338_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_22~41_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[915]~366_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[881]~400_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_22~45_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[881]~401_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_22~49_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[913]~426_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[879]~457_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_22~53_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[879]~458_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_22~57_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[911]~480_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[877]~508_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_22~61_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[877]~509_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_22~65_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[909]~528_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[875]~553_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_22~69_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[875]~554_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_22~73_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[907]~570_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[873]~592_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_22~77_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[873]~593_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_22~81_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[905]~606_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[871]~625_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_22~85_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[871]~626_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_22~89_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[903]~636_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[869]~652_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_22~93_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[869]~653_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_22~97_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[901]~660_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[867]~673_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_22~101_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[867]~674_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_22~105_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[899]~678_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[865]~688_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_22~109_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[865]~689_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_22~113_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[897]~690_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_22~117_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_23~6\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_23~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[132]~8_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_21~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[132]~11_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[131]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_21~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[130]~1_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_21~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_21~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_22~26_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_22~22\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_22~18\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_22~10\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_22~14\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_22~6_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_22~1_sumout\ : std_logic;
SIGNAL \average~2_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_23~122\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_23~118\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_23~114\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_23~110\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_23~106\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_23~102\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_23~98\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_23~94\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_23~90\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_23~86\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_23~82\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_23~78\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_23~74\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_23~70\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_23~66\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_23~62\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_23~58\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_23~54\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_23~50\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_23~46\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_23~42\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_23~38\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_23~34\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_23~30\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_23~26\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_23~22\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_23~18\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_23~14\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_23~10\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_23~5_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[957]~0_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[924]~1_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[924]~52_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[923]~72_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_23~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[923]~73_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_23~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[955]~111_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[921]~154_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_23~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[921]~155_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_23~21_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[953]~192_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[919]~232_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_23~25_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[919]~233_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_23~29_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[951]~267_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[917]~304_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_23~33_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[917]~305_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_23~37_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[949]~336_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[915]~368_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_23~41_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[915]~369_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_23~45_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[947]~399_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[913]~428_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_23~49_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[913]~429_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_23~53_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[945]~456_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[911]~482_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_23~57_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[911]~483_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_23~61_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[943]~507_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[909]~530_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_23~65_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[909]~531_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_23~69_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[941]~552_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[907]~572_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_23~73_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[907]~573_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_23~77_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[939]~591_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[905]~608_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_23~81_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[905]~609_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_23~85_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[937]~624_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[903]~638_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_23~89_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[903]~639_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_23~93_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[935]~651_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[901]~662_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_23~97_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[901]~663_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_23~101_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[933]~672_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[899]~680_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_23~105_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[899]~681_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_23~109_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[931]~687_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[897]~692_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_23~113_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[897]~693_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_23~117_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[929]~696_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_23~121_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[137]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_22~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[137]~7_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[136]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_22~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[135]~64_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_22~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_22~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_23~26_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_23~22\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_23~18\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_23~14\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_23~10\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_23~6_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_23~1_sumout\ : std_logic;
SIGNAL \average~1_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_25~126\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_25~122\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_25~118\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_25~114\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_25~110\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_25~106\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_25~102\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_25~98\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_25~94\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_25~90\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_25~86\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_25~82\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_25~78\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_25~74\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_25~70\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_25~66\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_25~62\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_25~58\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_25~54\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_25~50\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_25~46\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_25~42\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_25~38\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_25~34\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_25~30\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_25~26\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_25~22\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_25~18\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_25~14\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_25~10\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_25~6\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_25~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_25~5_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[957]~53_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_25~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[989]~71_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[955]~96_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_25~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[955]~110_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_25~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[987]~153_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[953]~178_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_25~21_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[953]~191_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_25~25_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[985]~231_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[951]~254_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_25~29_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[951]~266_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_25~33_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[983]~303_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[949]~324_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_25~37_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[949]~335_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_25~41_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[981]~367_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[947]~388_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_25~45_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[947]~398_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_25~49_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[979]~427_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[945]~446_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_25~53_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[945]~455_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_25~57_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[977]~481_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[943]~498_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_25~61_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[943]~506_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_25~65_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[975]~529_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[941]~544_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_25~69_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[941]~551_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_25~73_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[973]~571_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[939]~584_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_25~77_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[939]~590_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_25~81_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[971]~607_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[937]~618_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_25~85_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[937]~623_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_25~89_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[969]~637_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[935]~646_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_25~93_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[935]~650_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_25~97_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[967]~661_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[933]~668_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_25~101_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[933]~671_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_25~105_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[965]~679_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[931]~684_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_25~109_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[931]~686_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_25~113_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[963]~691_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[929]~694_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_25~117_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[929]~695_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_25~121_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[961]~697_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_25~125_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_26~130_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_26~126_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_26~122_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_26~118_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_26~114_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_26~110_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_26~106_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_26~102_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_26~98_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_26~94_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_26~90_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_26~86_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_26~82_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_26~78_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_26~74_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_26~70_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_26~66_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_26~62_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_26~58_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_26~54_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_26~50_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_26~46_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_26~42_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_26~38_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_26~34_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_26~30_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_26~26_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_26~22_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_26~18_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_26~14_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_26~10_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_26~6_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_26~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[142]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_23~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[142]~3_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[141]~65_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_23~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[140]~66_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_23~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_23~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_25~26_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_25~22_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_25~18_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_25~14_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_25~10_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_25~6_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_25~1_sumout\ : std_logic;
SIGNAL \average~0_combout\ : std_logic;
SIGNAL \IO_WRITE~input_o\ : std_logic;
SIGNAL \out_en~combout\ : std_logic;
SIGNAL \last[0]~reg0_q\ : std_logic;
SIGNAL \last[1]~reg0_q\ : std_logic;
SIGNAL \last[2]~reg0_q\ : std_logic;
SIGNAL \next_i[0]~1_combout\ : std_logic;
SIGNAL \next_i[0]~3_combout\ : std_logic;
SIGNAL \next_i[0]~reg0_emulated_q\ : std_logic;
SIGNAL \next_i[0]~2_combout\ : std_logic;
SIGNAL \next_i[1]~5_combout\ : std_logic;
SIGNAL \next_i[1]~7_combout\ : std_logic;
SIGNAL \next_i[1]~reg0_emulated_q\ : std_logic;
SIGNAL \next_i[1]~6_combout\ : std_logic;
SIGNAL \next_i[2]~9_combout\ : std_logic;
SIGNAL \next_i[2]~11_combout\ : std_logic;
SIGNAL \next_i[2]~reg0_emulated_q\ : std_logic;
SIGNAL \next_i[2]~10_combout\ : std_logic;
SIGNAL average : std_logic_vector(30 DOWNTO 0);
SIGNAL next_index : std_logic_vector(2 DOWNTO 0);
SIGNAL last_index : std_logic_vector(2 DOWNTO 0);
SIGNAL output_data : std_logic_vector(15 DOWNTO 0);
SIGNAL \Div0|auto_generated|divider|divider|selnose\ : std_logic_vector(991 DOWNTO 0);
SIGNAL ALT_INV_average : std_logic_vector(30 DOWNTO 0);
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_25~125_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_23~121_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_25~121_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_22~117_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_23~117_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_25~117_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_21~113_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_22~113_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_23~113_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_25~113_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_20~109_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_21~109_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_22~109_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_23~109_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_25~109_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_19~105_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_20~105_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_21~105_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_22~105_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_23~105_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_25~105_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_18~101_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_19~101_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_20~101_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_21~101_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_22~101_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_23~101_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_25~101_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_17~97_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_18~97_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_19~97_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_20~97_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_21~97_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_22~97_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_23~97_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_25~97_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_16~93_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_17~93_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_18~93_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_19~93_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_20~93_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_21~93_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_22~93_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_23~93_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_25~93_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_15~89_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_16~89_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_17~89_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_18~89_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_19~89_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_20~89_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_21~89_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_22~89_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_23~89_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_25~89_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_14~85_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_15~85_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_16~85_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_17~85_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_18~85_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_19~85_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_20~85_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_21~85_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_22~85_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_23~85_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_25~85_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_12~81_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_14~81_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_15~81_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_16~81_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_17~81_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_18~81_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_19~81_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_20~81_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_21~81_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_22~81_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_23~81_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_25~81_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_11~77_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_12~77_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_14~77_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_15~77_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_16~77_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_17~77_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_18~77_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_19~77_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_20~77_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_21~77_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_22~77_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_23~77_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_25~77_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_10~73_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_11~73_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_12~73_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_14~73_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_15~73_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_16~73_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_17~73_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_18~73_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_19~73_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_20~73_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_21~73_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_22~73_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_23~73_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_25~73_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_9~69_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_10~69_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_11~69_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_12~69_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_14~69_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_15~69_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_16~69_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_17~69_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_18~69_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_19~69_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_20~69_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_21~69_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_22~69_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_23~69_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_25~69_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_8~65_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_9~65_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_10~65_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_11~65_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_12~65_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_14~65_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_15~65_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_16~65_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_17~65_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_18~65_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_19~65_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_20~65_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_21~65_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_22~65_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_23~65_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_25~65_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_7~61_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_8~61_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_9~61_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_10~61_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_11~61_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_12~61_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_14~61_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_15~61_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_16~61_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_17~61_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_18~61_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_19~61_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_20~61_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_21~61_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_22~61_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_23~61_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_25~61_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_6~57_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_7~57_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_8~57_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_9~57_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_10~57_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_11~57_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_12~57_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_14~57_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_15~57_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_16~57_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_17~57_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_18~57_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_19~57_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_20~57_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_21~57_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_22~57_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_23~57_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_25~57_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_5~53_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_6~53_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_7~53_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_8~53_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_9~53_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_10~53_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_11~53_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_12~53_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_14~53_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_15~53_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_16~53_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_17~53_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_18~53_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_19~53_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_20~53_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_21~53_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_22~53_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_23~53_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_25~53_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_4~49_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_5~49_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_6~49_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_7~49_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_8~49_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_9~49_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_10~49_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_11~49_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_12~49_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_14~49_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_15~49_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_16~49_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_17~49_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_18~49_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_19~49_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_20~49_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_21~49_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_22~49_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_23~49_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_25~49_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_3~45_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_4~45_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_5~45_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_6~45_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_7~45_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_8~45_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_9~45_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_10~45_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_11~45_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_12~45_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_14~45_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_15~45_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_16~45_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_17~45_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_18~45_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_19~45_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_20~45_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_21~45_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_22~45_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_23~45_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_25~45_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_32~41_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_3~41_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_4~41_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_5~41_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_6~41_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_7~41_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_8~41_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_9~41_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_10~41_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_11~41_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_12~41_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_14~41_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_15~41_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_16~41_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_17~41_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_18~41_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_19~41_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_20~41_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_21~41_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_22~41_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_23~41_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_25~41_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_31~37_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_32~37_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_3~37_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_4~37_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_5~37_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_6~37_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_7~37_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_8~37_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_9~37_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_10~37_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_11~37_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_12~37_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_14~37_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_15~37_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_16~37_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_17~37_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_18~37_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_19~37_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_20~37_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_21~37_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_22~37_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_23~37_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_25~37_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_30~33_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_31~33_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_32~33_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_3~33_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_4~33_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_5~33_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_6~33_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_7~33_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_8~33_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_9~33_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_10~33_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_26~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_24~21_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_11~33_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_24~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[0]~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_27~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_26~21_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_12~33_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_14~33_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_15~33_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_16~33_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_17~33_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_18~33_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_19~33_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_20~33_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_21~33_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_22~33_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_23~33_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_25~33_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[1]~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_29~29_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_30~29_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_31~29_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_32~29_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_3~29_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_4~29_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_5~29_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_6~29_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_7~29_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_8~29_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_24~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_9~29_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_10~29_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_11~29_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_12~29_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_14~29_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_15~29_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_16~29_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_17~29_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_18~29_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_19~29_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_20~29_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_21~29_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_22~29_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_23~29_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_25~29_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[2]~5_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_add_sub_1_result_int[0]~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_28~25_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_29~25_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_30~25_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_31~25_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_32~25_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_8~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_26~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_24~5_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_24~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_28~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_27~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_9~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_27~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_26~5_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_26~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_29~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_28~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_10~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_28~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_27~5_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_27~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_30~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_29~21_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_11~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_29~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_28~5_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_28~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_31~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_30~21_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_12~25_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_14~25_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_15~25_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_16~25_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_17~25_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_18~25_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_19~25_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_20~25_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_21~25_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_22~25_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_23~25_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_25~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[3]~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_add_sub_1_result_int[1]~5_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_27~21_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_28~21_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_29~21_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_30~21_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_31~21_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_32~21_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_8~21_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_9~21_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_10~21_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_11~21_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_12~21_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_14~21_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_15~21_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_16~21_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_17~21_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_18~21_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_19~21_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_20~21_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_21~21_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_22~21_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_23~21_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_25~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_23~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_add_sub_1_result_int[2]~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_add_sub_0_result_int[0]~5_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_24~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_27~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_28~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_29~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_30~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_31~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_32~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|ALT_INV_op_25~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_30~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_29~5_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_29~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_31~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_9~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_31~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_30~5_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_30~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_31~5_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_11~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_12~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_14~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_15~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_16~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_17~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_18~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_19~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_20~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_21~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_22~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_23~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_25~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_23~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_22~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_add_sub_0_result_int[1]~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_13~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_24~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_27~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_28~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_29~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_30~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_31~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_32~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|ALT_INV_op_23~17_sumout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|ALT_INV_op_25~21_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_11~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_12~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_15~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_16~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_17~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_18~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_19~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_20~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_21~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_22~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_23~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_25~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_21~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_23~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_22~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_13~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_24~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_27~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_28~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_29~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_30~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_31~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_32~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|ALT_INV_op_23~13_sumout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|ALT_INV_op_25~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_8~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_9~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_11~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_7~5_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_10~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_9~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_12~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_11~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_12~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_11~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_15~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_11~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_14~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_12~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_16~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_12~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_11~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_15~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_14~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_17~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_12~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_16~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_15~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_18~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_15~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_17~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_16~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_19~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_16~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_15~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_18~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_17~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_20~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_17~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_16~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_19~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_18~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_21~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_18~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_17~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_20~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_19~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_22~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_19~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_18~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_21~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_20~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_23~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_20~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_19~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_22~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_21~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_25~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_21~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_20~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_23~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_22~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_13~5_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_24~5_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_24~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_27~5_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_27~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_28~5_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_28~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_29~5_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_29~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_30~5_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_30~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_31~5_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_32~5_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_32~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_7~5_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|ALT_INV_op_23~9_sumout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|ALT_INV_op_25~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_9~5_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_10~5_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_11~5_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_12~5_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_14~5_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_15~5_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_16~5_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_17~5_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_18~5_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_19~5_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_20~5_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_21~5_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_22~5_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_23~5_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_25~5_sumout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|ALT_INV_op_26~13_sumout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|ALT_INV_op_25~9_sumout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|ALT_INV_op_23~5_sumout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|ALT_INV_op_26~9_sumout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|ALT_INV_op_25~5_sumout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|ALT_INV_op_25~1_sumout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|ALT_INV_op_26~5_sumout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|ALT_INV_op_26~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_25~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_25~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_26~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[130]~1_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[142]~0_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[957]~53_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[924]~52_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[891]~51_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[858]~50_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[825]~49_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[792]~48_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[759]~47_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[726]~46_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[693]~45_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[660]~44_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[627]~43_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[594]~42_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[561]~41_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[528]~40_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[495]~39_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[462]~38_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[429]~37_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[396]~36_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[363]~35_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[330]~34_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[297]~33_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[264]~32_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[231]~31_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[198]~30_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[165]~29_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[132]~28_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[99]~27_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[99]~26_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[132]~25_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[165]~24_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[198]~23_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[231]~22_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[264]~21_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[297]~20_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[330]~19_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[363]~18_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[396]~17_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[429]~16_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[462]~15_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[495]~14_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[528]~13_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[561]~12_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[594]~11_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[627]~10_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[660]~9_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[693]~8_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[726]~7_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[759]~6_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[792]~5_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[825]~4_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[858]~3_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[891]~2_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[924]~1_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[957]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|ALT_INV_StageOut[961]~2_combout\ : std_logic;
SIGNAL \ALT_INV_Add3~0_combout\ : std_logic;
SIGNAL \ALT_INV_Add1~0_combout\ : std_logic;
SIGNAL ALT_INV_last_index : std_logic_vector(2 DOWNTO 0);
SIGNAL \ALT_INV_state~q\ : std_logic;
SIGNAL ALT_INV_next_index : std_logic_vector(2 DOWNTO 0);
SIGNAL \ALT_INV_next_i[2]~reg0_emulated_q\ : std_logic;
SIGNAL \ALT_INV_next_i[1]~reg0_emulated_q\ : std_logic;
SIGNAL \ALT_INV_next_i[0]~reg0_emulated_q\ : std_logic;
SIGNAL \ALT_INV_IO_WRITE~input_o\ : std_logic;
SIGNAL \ALT_INV_CS~input_o\ : std_logic;
SIGNAL \ALT_INV_RESETN~input_o\ : std_logic;
SIGNAL \ALT_INV_next_i[2]~9_combout\ : std_logic;
SIGNAL \ALT_INV_next_i[1]~5_combout\ : std_logic;
SIGNAL \ALT_INV_next_i[0]~1_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[961]~697_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[929]~696_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[929]~695_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[929]~694_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[897]~693_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[897]~692_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[963]~691_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[897]~690_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[865]~689_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[865]~688_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[931]~687_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[931]~686_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[865]~685_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[931]~684_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[833]~683_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[833]~682_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[899]~681_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[899]~680_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[965]~679_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[899]~678_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[833]~677_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[801]~676_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[801]~675_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[867]~674_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[867]~673_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[933]~672_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[933]~671_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[867]~670_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[801]~669_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[933]~668_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[769]~667_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[769]~666_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[835]~665_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[835]~664_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[901]~663_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[901]~662_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[967]~661_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[901]~660_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[835]~659_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[769]~658_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[737]~657_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[737]~656_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[803]~655_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[803]~654_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[869]~653_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[869]~652_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[935]~651_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[935]~650_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[869]~649_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[803]~648_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[737]~647_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[935]~646_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[705]~645_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[705]~644_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[771]~643_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[771]~642_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[837]~641_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[837]~640_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[903]~639_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[903]~638_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[969]~637_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[903]~636_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[837]~635_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[771]~634_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[705]~633_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[673]~632_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[673]~631_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[739]~630_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[739]~629_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[805]~628_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[805]~627_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[871]~626_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[871]~625_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[937]~624_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[937]~623_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[871]~622_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[805]~621_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[739]~620_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[673]~619_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[937]~618_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[641]~617_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[641]~616_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[707]~615_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[707]~614_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[773]~613_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[773]~612_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[839]~611_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[839]~610_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[905]~609_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[905]~608_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[971]~607_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[905]~606_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[839]~605_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[773]~604_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[707]~603_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[641]~602_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[609]~601_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[609]~600_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[675]~599_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[675]~598_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[741]~597_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[741]~596_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[807]~595_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[807]~594_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[873]~593_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[873]~592_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[939]~591_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[939]~590_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[873]~589_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[807]~588_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[741]~587_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[675]~586_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[609]~585_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[939]~584_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[577]~583_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[577]~582_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[643]~581_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[643]~580_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[709]~579_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[709]~578_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[775]~577_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[775]~576_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[841]~575_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[841]~574_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[907]~573_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[907]~572_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[973]~571_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[907]~570_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[841]~569_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[775]~568_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[709]~567_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[643]~566_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[577]~565_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[545]~564_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[545]~563_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[611]~562_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[611]~561_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[677]~560_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[677]~559_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[743]~558_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[743]~557_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[809]~556_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[809]~555_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[875]~554_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[875]~553_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[941]~552_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[941]~551_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[875]~550_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[809]~549_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[743]~548_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[677]~547_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[611]~546_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[545]~545_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[941]~544_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[513]~543_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[513]~542_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[579]~541_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[579]~540_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[645]~539_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[645]~538_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[711]~537_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[711]~536_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[777]~535_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[777]~534_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[843]~533_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[843]~532_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[909]~531_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[909]~530_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[975]~529_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[909]~528_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[843]~527_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[777]~526_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[711]~525_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[645]~524_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[579]~523_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[513]~522_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[481]~521_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[481]~520_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[547]~519_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[547]~518_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[613]~517_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[613]~516_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[679]~515_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[679]~514_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[745]~513_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[745]~512_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[811]~511_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[811]~510_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[877]~509_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[877]~508_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[943]~507_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[943]~506_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[877]~505_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[811]~504_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[745]~503_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[679]~502_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[613]~501_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[547]~500_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[481]~499_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[943]~498_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[449]~497_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[449]~496_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[515]~495_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[515]~494_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[581]~493_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[581]~492_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[647]~491_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[647]~490_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[713]~489_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[713]~488_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[779]~487_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[779]~486_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[845]~485_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[845]~484_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[911]~483_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[911]~482_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[977]~481_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[911]~480_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[845]~479_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[779]~478_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[713]~477_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[647]~476_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[581]~475_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[515]~474_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[449]~473_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[417]~472_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[417]~471_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[483]~470_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[483]~469_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[549]~468_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[549]~467_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[615]~466_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[615]~465_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[681]~464_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[681]~463_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[747]~462_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[747]~461_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[813]~460_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[813]~459_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[879]~458_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[879]~457_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[945]~456_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[945]~455_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[879]~454_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[813]~453_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[747]~452_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[681]~451_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[615]~450_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[549]~449_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[483]~448_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[417]~447_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[945]~446_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[385]~445_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[385]~444_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[451]~443_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[451]~442_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[517]~441_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[517]~440_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[583]~439_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[583]~438_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[649]~437_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[649]~436_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[715]~435_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[715]~434_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[781]~433_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[781]~432_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[847]~431_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[847]~430_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[913]~429_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[913]~428_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[979]~427_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[913]~426_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[847]~425_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[781]~424_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[715]~423_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[649]~422_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[583]~421_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[517]~420_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[451]~419_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[385]~418_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[353]~417_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[353]~416_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[419]~415_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[419]~414_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[485]~413_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[485]~412_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[551]~411_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[551]~410_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[617]~409_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[617]~408_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[683]~407_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[683]~406_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[749]~405_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[749]~404_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[815]~403_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[815]~402_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[881]~401_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[881]~400_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[947]~399_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[947]~398_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[881]~397_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[815]~396_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[749]~395_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[683]~394_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[617]~393_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[551]~392_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[485]~391_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[419]~390_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[353]~389_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[947]~388_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[321]~387_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[321]~386_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[387]~385_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[387]~384_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[453]~383_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[453]~382_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[519]~381_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[519]~380_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[585]~379_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[585]~378_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[651]~377_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[651]~376_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[717]~375_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[717]~374_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[783]~373_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[783]~372_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[849]~371_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[849]~370_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[915]~369_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[915]~368_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[981]~367_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[915]~366_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[849]~365_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[783]~364_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[717]~363_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[651]~362_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[585]~361_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[519]~360_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[453]~359_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[387]~358_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[321]~357_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[289]~356_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[289]~355_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[355]~354_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[355]~353_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[421]~352_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[421]~351_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[487]~350_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[487]~349_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[553]~348_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[553]~347_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[619]~346_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[619]~345_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[685]~344_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[685]~343_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[751]~342_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[751]~341_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[817]~340_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[817]~339_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[883]~338_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[883]~337_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[949]~336_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[949]~335_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[883]~334_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[817]~333_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[751]~332_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[685]~331_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[619]~330_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[553]~329_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[487]~328_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[421]~327_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[355]~326_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[289]~325_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[949]~324_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[323]~323_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[323]~322_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[389]~321_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[389]~320_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[455]~319_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[455]~318_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[521]~317_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[521]~316_combout\ : std_logic;
SIGNAL \ALT_INV_Add2~3_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[587]~315_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[587]~314_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[653]~313_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[653]~312_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[719]~311_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[719]~310_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[785]~309_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[785]~308_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[851]~307_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[851]~306_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[917]~305_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[917]~304_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[983]~303_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[917]~302_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[851]~301_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[785]~300_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[719]~299_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[653]~298_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[587]~297_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[521]~296_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[455]~295_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[389]~294_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[323]~293_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[257]~292_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[224]~291_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[257]~290_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[225]~289_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[225]~288_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[291]~287_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[291]~286_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[357]~285_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[357]~284_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[423]~283_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[423]~282_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[12]~113_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[12]~112_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[489]~281_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[489]~280_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[17]~111_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[11]~110_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[5]~109_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[5]~108_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[5]~107_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[17]~106_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[22]~105_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[16]~104_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[10]~103_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[22]~102_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[555]~279_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[555]~278_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[621]~277_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[621]~276_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[687]~275_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[687]~274_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[753]~273_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[753]~272_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[819]~271_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[819]~270_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[885]~269_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[885]~268_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[951]~267_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[951]~266_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[885]~265_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[819]~264_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[753]~263_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[687]~262_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[621]~261_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[555]~260_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[489]~259_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[423]~258_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[357]~257_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[291]~256_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[225]~255_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[951]~254_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[6]~101_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[193]~253_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[193]~252_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[325]~251_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[325]~250_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[391]~249_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[391]~248_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[457]~247_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[457]~246_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[523]~245_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[523]~244_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[589]~243_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[589]~242_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[655]~241_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[655]~240_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[721]~239_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[721]~238_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[787]~237_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[787]~236_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[853]~235_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[853]~234_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[919]~233_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[919]~232_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[985]~231_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[919]~230_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[853]~229_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[787]~228_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[721]~227_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[655]~226_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[589]~225_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[523]~224_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[457]~223_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[391]~222_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[325]~221_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[259]~220_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[226]~219_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[193]~218_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[259]~217_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[0]~100_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[0]~99_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[161]~216_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[161]~215_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[227]~214_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[227]~213_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[293]~212_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[293]~211_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[359]~210_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[359]~209_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[425]~208_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[425]~207_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[27]~98_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[21]~97_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[15]~96_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[27]~95_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[32]~94_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[26]~93_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[20]~92_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[32]~91_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[491]~206_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[491]~205_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[37]~90_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[31]~89_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[25]~88_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[37]~87_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[42]~86_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[36]~85_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[30]~84_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[42]~83_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[557]~204_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[557]~203_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[623]~202_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[623]~201_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[689]~200_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[689]~199_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[755]~198_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[755]~197_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[821]~196_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[821]~195_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[887]~194_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[887]~193_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[953]~192_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[953]~191_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[887]~190_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[821]~189_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[755]~188_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[689]~187_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[623]~186_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[557]~185_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[491]~184_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[425]~183_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[359]~182_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[293]~181_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[227]~180_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[161]~179_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[953]~178_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_selnose\ : std_logic_vector(64 DOWNTO 64);
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[129]~177_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[129]~176_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[195]~175_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[195]~174_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[327]~173_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[327]~172_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[393]~171_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[393]~170_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|ALT_INV_StageOut[929]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|ALT_INV_StageOut[929]~5_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[459]~169_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[459]~168_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[525]~167_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[525]~166_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[591]~165_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[591]~164_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[657]~163_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[657]~162_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[723]~161_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[723]~160_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[789]~159_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[789]~158_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[855]~157_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[855]~156_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[921]~155_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[921]~154_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[987]~153_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[921]~152_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[855]~151_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[789]~150_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[723]~149_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[657]~148_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[591]~147_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[525]~146_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[459]~145_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[393]~144_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[327]~143_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[261]~142_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[228]~141_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[195]~140_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[129]~139_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[261]~138_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[97]~137_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[97]~136_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[163]~135_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[163]~134_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[229]~133_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[229]~132_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[295]~131_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[295]~130_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[361]~129_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[361]~128_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[427]~127_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[427]~126_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|ALT_INV_StageOut[963]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[47]~82_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[41]~81_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[35]~80_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[47]~79_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[52]~78_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[46]~77_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[40]~76_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[52]~75_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[493]~125_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[493]~124_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[57]~74_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[51]~73_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[45]~72_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[57]~71_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[62]~70_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[56]~69_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[50]~68_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[62]~67_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[559]~123_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[559]~122_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[625]~121_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[625]~120_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[691]~119_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[691]~118_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[757]~117_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[757]~116_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[823]~115_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[823]~114_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[889]~113_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[889]~112_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[955]~111_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[140]~66_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[955]~110_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[889]~109_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[823]~108_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[757]~107_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[691]~106_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[625]~105_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[559]~104_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[493]~103_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[427]~102_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[361]~101_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[295]~100_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[229]~99_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[163]~98_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[97]~97_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[955]~96_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[131]~95_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[131]~94_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[197]~93_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[197]~92_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[329]~91_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[329]~90_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[395]~89_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[395]~88_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[461]~87_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[461]~86_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[527]~85_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[527]~84_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[593]~83_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[593]~82_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[659]~81_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[659]~80_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[725]~79_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[725]~78_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[791]~77_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[791]~76_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[857]~75_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[857]~74_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[923]~73_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[923]~72_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[141]~65_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[135]~64_combout\ : std_logic;
SIGNAL \ALT_INV_Add2~2_combout\ : std_logic;
SIGNAL \ALT_INV_Add2~1_combout\ : std_logic;
SIGNAL \ALT_INV_Add2~0_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[989]~71_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[923]~70_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[857]~69_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[791]~68_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[725]~67_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[659]~66_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[593]~65_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[527]~64_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[461]~63_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[395]~62_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[329]~61_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[263]~60_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[230]~59_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[197]~58_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[131]~57_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[65]~56_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[65]~55_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[263]~54_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[67]~63_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[61]~62_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[55]~61_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[67]~60_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[72]~59_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[66]~58_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[60]~57_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[72]~56_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[77]~55_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[71]~54_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[65]~53_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[77]~52_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[82]~51_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[76]~50_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[70]~49_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[82]~48_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[87]~47_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[81]~46_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[75]~45_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[87]~44_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[92]~43_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[86]~42_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[80]~41_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[92]~40_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[97]~39_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[91]~38_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[85]~37_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[97]~36_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[102]~35_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[96]~34_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[90]~33_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[102]~32_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[107]~31_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[101]~30_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[95]~29_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[107]~28_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[112]~27_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[106]~26_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[100]~25_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[112]~24_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[117]~23_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[111]~22_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[105]~21_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[117]~20_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[122]~19_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[116]~18_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[110]~17_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[122]~16_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[127]~15_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[121]~14_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[115]~13_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[127]~12_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[132]~11_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[126]~10_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[120]~9_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[132]~8_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[137]~7_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[131]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[125]~5_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[137]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[142]~3_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[136]~2_combout\ : std_logic;

BEGIN

ww_CS <= CS;
ww_IO_WRITE <= IO_WRITE;
ww_SYS_CLK <= SYS_CLK;
ww_RESETN <= RESETN;
ww_AUD_DATA <= AUD_DATA;
ww_AUD_NEW <= AUD_NEW;
avg <= ww_avg;
last <= ww_last;
next_i <= ww_next_i;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;
ALT_INV_average(10) <= NOT average(10);
ALT_INV_average(9) <= NOT average(9);
ALT_INV_average(8) <= NOT average(8);
ALT_INV_average(7) <= NOT average(7);
ALT_INV_average(6) <= NOT average(6);
ALT_INV_average(5) <= NOT average(5);
ALT_INV_average(4) <= NOT average(4);
ALT_INV_average(3) <= NOT average(3);
ALT_INV_average(2) <= NOT average(2);
ALT_INV_average(1) <= NOT average(1);
ALT_INV_average(0) <= NOT average(0);
\Div1|auto_generated|divider|divider|ALT_INV_op_25~125_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_25~125_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_23~121_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_23~121_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_25~121_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_25~121_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_22~117_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_22~117_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_23~117_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_23~117_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_25~117_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_25~117_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_21~113_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_21~113_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_22~113_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_22~113_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_23~113_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_23~113_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_25~113_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_25~113_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_20~109_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_20~109_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_21~109_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_21~109_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_22~109_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_22~109_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_23~109_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_23~109_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_25~109_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_25~109_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_19~105_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_19~105_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_20~105_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_20~105_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_21~105_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_21~105_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_22~105_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_22~105_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_23~105_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_23~105_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_25~105_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_25~105_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_18~101_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_18~101_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_19~101_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_19~101_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_20~101_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_20~101_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_21~101_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_21~101_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_22~101_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_22~101_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_23~101_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_23~101_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_25~101_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_25~101_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_17~97_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_17~97_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_18~97_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_18~97_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_19~97_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_19~97_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_20~97_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_20~97_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_21~97_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_21~97_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_22~97_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_22~97_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_23~97_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_23~97_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_25~97_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_25~97_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_16~93_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_16~93_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_17~93_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_17~93_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_18~93_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_18~93_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_19~93_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_19~93_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_20~93_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_20~93_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_21~93_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_21~93_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_22~93_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_22~93_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_23~93_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_23~93_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_25~93_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_25~93_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_15~89_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_15~89_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_16~89_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_16~89_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_17~89_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_17~89_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_18~89_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_18~89_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_19~89_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_19~89_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_20~89_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_20~89_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_21~89_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_21~89_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_22~89_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_22~89_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_23~89_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_23~89_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_25~89_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_25~89_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_14~85_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_14~85_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_15~85_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_15~85_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_16~85_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_16~85_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_17~85_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_17~85_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_18~85_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_18~85_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_19~85_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_19~85_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_20~85_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_20~85_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_21~85_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_21~85_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_22~85_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_22~85_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_23~85_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_23~85_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_25~85_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_25~85_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_12~81_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_12~81_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_14~81_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_14~81_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_15~81_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_15~81_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_16~81_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_16~81_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_17~81_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_17~81_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_18~81_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_18~81_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_19~81_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_19~81_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_20~81_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_20~81_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_21~81_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_21~81_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_22~81_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_22~81_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_23~81_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_23~81_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_25~81_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_25~81_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_11~77_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_11~77_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_12~77_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_12~77_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_14~77_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_14~77_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_15~77_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_15~77_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_16~77_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_16~77_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_17~77_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_17~77_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_18~77_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_18~77_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_19~77_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_19~77_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_20~77_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_20~77_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_21~77_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_21~77_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_22~77_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_22~77_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_23~77_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_23~77_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_25~77_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_25~77_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_10~73_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_10~73_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_11~73_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_11~73_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_12~73_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_12~73_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_14~73_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_14~73_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_15~73_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_15~73_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_16~73_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_16~73_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_17~73_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_17~73_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_18~73_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_18~73_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_19~73_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_19~73_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_20~73_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_20~73_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_21~73_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_21~73_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_22~73_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_22~73_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_23~73_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_23~73_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_25~73_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_25~73_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_9~69_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_9~69_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_10~69_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_10~69_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_11~69_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_11~69_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_12~69_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_12~69_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_14~69_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_14~69_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_15~69_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_15~69_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_16~69_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_16~69_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_17~69_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_17~69_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_18~69_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_18~69_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_19~69_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_19~69_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_20~69_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_20~69_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_21~69_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_21~69_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_22~69_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_22~69_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_23~69_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_23~69_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_25~69_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_25~69_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_8~65_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_8~65_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_9~65_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_9~65_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_10~65_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_10~65_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_11~65_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_11~65_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_12~65_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_12~65_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_14~65_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_14~65_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_15~65_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_15~65_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_16~65_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_16~65_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_17~65_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_17~65_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_18~65_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_18~65_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_19~65_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_19~65_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_20~65_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_20~65_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_21~65_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_21~65_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_22~65_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_22~65_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_23~65_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_23~65_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_25~65_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_25~65_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_7~61_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_7~61_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_8~61_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_8~61_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_9~61_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_9~61_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_10~61_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_10~61_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_11~61_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_11~61_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_12~61_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_12~61_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_14~61_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_14~61_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_15~61_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_15~61_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_16~61_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_16~61_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_17~61_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_17~61_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_18~61_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_18~61_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_19~61_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_19~61_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_20~61_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_20~61_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_21~61_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_21~61_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_22~61_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_22~61_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_23~61_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_23~61_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_25~61_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_25~61_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_6~57_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_6~57_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_7~57_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_7~57_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_8~57_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_8~57_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_9~57_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_9~57_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_10~57_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_10~57_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_11~57_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_11~57_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_12~57_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_12~57_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_14~57_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_14~57_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_15~57_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_15~57_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_16~57_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_16~57_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_17~57_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_17~57_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_18~57_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_18~57_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_19~57_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_19~57_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_20~57_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_20~57_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_21~57_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_21~57_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_22~57_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_22~57_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_23~57_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_23~57_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_25~57_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_25~57_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_5~53_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_5~53_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_6~53_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_6~53_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_7~53_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_7~53_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_8~53_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_8~53_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_9~53_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_9~53_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_10~53_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_10~53_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_11~53_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_11~53_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_12~53_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_12~53_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_14~53_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_14~53_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_15~53_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_15~53_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_16~53_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_16~53_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_17~53_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_17~53_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_18~53_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_18~53_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_19~53_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_19~53_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_20~53_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_20~53_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_21~53_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_21~53_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_22~53_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_22~53_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_23~53_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_23~53_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_25~53_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_25~53_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_4~49_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_4~49_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_5~49_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_5~49_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_6~49_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_6~49_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_7~49_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_7~49_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_8~49_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_8~49_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_9~49_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_9~49_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_10~49_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_10~49_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_11~49_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_11~49_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_12~49_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_12~49_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_14~49_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_14~49_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_15~49_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_15~49_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_16~49_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_16~49_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_17~49_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_17~49_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_18~49_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_18~49_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_19~49_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_19~49_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_20~49_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_20~49_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_21~49_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_21~49_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_22~49_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_22~49_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_23~49_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_23~49_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_25~49_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_25~49_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_3~45_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_3~45_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_4~45_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_4~45_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_5~45_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_5~45_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_6~45_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_6~45_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_7~45_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_7~45_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_8~45_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_8~45_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_9~45_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_9~45_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_10~45_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_10~45_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_11~45_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_11~45_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_12~45_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_12~45_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_14~45_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_14~45_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_15~45_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_15~45_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_16~45_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_16~45_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_17~45_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_17~45_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_18~45_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_18~45_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_19~45_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_19~45_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_20~45_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_20~45_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_21~45_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_21~45_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_22~45_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_22~45_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_23~45_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_23~45_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_25~45_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_25~45_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_32~41_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_32~41_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_3~41_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_3~41_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_4~41_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_4~41_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_5~41_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_5~41_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_6~41_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_6~41_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_7~41_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_7~41_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_8~41_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_8~41_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_9~41_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_9~41_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_10~41_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_10~41_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_11~41_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_11~41_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_12~41_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_12~41_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_14~41_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_14~41_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_15~41_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_15~41_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_16~41_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_16~41_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_17~41_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_17~41_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_18~41_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_18~41_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_19~41_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_19~41_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_20~41_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_20~41_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_21~41_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_21~41_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_22~41_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_22~41_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_23~41_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_23~41_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_25~41_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_25~41_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_31~37_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_31~37_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_32~37_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_32~37_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_3~37_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_3~37_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_4~37_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_4~37_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_5~37_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_5~37_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_6~37_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_6~37_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_7~37_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_7~37_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_8~37_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_8~37_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_9~37_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_9~37_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_10~37_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_10~37_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_11~37_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_11~37_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_12~37_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_12~37_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_14~37_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_14~37_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_15~37_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_15~37_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_16~37_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_16~37_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_17~37_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_17~37_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_18~37_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_18~37_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_19~37_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_19~37_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_20~37_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_20~37_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_21~37_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_21~37_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_22~37_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_22~37_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_23~37_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_23~37_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_25~37_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_25~37_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_30~33_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_30~33_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_31~33_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_31~33_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_32~33_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_32~33_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_3~33_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_3~33_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_4~33_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_4~33_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_5~33_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_5~33_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_6~33_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_6~33_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_7~33_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_7~33_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_8~33_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_8~33_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_9~33_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_9~33_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_10~33_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_10~33_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_26~25_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_26~25_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_24~21_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_24~21_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_11~33_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_11~33_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_24~17_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_24~17_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[0]~13_sumout\ <= NOT \Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~13_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_27~25_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_27~25_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_26~21_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_26~21_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_12~33_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_12~33_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_14~33_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_14~33_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_15~33_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_15~33_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_16~33_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_16~33_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_17~33_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_17~33_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_18~33_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_18~33_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_19~33_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_19~33_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_20~33_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_20~33_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_21~33_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_21~33_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_22~33_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_22~33_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_23~33_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_23~33_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_25~33_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_25~33_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[1]~9_sumout\ <= NOT \Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~9_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_29~29_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_29~29_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_30~29_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_30~29_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_31~29_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_31~29_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_32~29_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_32~29_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_3~29_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_3~29_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_4~29_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_4~29_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_5~29_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_5~29_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_6~29_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_6~29_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_7~29_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_7~29_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_8~29_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_8~29_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_24~9_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_24~9_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_9~29_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_9~29_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_10~29_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_10~29_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_11~29_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_11~29_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_12~29_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_12~29_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_14~29_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_14~29_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_15~29_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_15~29_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_16~29_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_16~29_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_17~29_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_17~29_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_18~29_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_18~29_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_19~29_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_19~29_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_20~29_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_20~29_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_21~29_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_21~29_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_22~29_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_22~29_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_23~29_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_23~29_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_25~29_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_25~29_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[2]~5_sumout\ <= NOT \Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_add_sub_1_result_int[0]~9_sumout\ <= NOT \Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_28~25_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_28~25_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_29~25_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_29~25_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_30~25_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_30~25_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_31~25_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_31~25_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_32~25_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_32~25_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_3~25_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_4~25_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_5~25_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_6~25_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_7~25_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_8~25_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_8~25_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_26~9_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_26~9_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_24~5_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_24~5_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_24~1_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_24~1_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_28~17_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_28~17_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_27~13_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_27~13_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_9~25_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_9~25_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_27~9_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_27~9_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_26~5_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_26~5_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_26~1_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_26~1_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_29~25_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_29~25_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_28~13_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_28~13_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_10~25_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_10~25_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_28~9_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_28~9_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_27~5_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_27~5_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_27~1_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_27~1_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_30~25_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_30~25_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_29~21_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_29~21_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_11~25_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_11~25_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_29~17_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_29~17_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_28~5_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_28~5_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_28~1_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_28~1_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_31~25_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_31~25_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_30~21_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_30~21_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_12~25_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_12~25_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_14~25_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_14~25_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_15~25_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_15~25_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_16~25_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_16~25_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_17~25_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_17~25_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_18~25_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_18~25_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_19~25_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_19~25_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_20~25_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_20~25_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_21~25_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_21~25_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_22~25_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_22~25_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_23~25_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_23~25_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_25~25_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_25~25_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[3]~1_sumout\ <= NOT \Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_add_sub_1_result_int[1]~5_sumout\ <= NOT \Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~5_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_27~21_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_27~21_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_28~21_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_28~21_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_29~21_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_29~21_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_30~21_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_30~21_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_31~21_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_31~21_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_32~21_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_32~21_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_3~21_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_4~21_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_5~21_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_6~21_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_7~21_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_8~21_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_8~21_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_9~21_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_9~21_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_10~21_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_10~21_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_11~21_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_11~21_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_12~21_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_12~21_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_14~21_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_14~21_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_15~21_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_15~21_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_16~21_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_16~21_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_17~21_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_17~21_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_18~21_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_18~21_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_19~21_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_19~21_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_20~21_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_20~21_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_21~21_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_21~21_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_22~21_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_22~21_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_23~21_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_23~21_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_25~21_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_25~21_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_23~21_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_23~21_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_add_sub_1_result_int[2]~1_sumout\ <= NOT \Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_add_sub_0_result_int[0]~5_sumout\ <= NOT \Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~5_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_24~17_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_24~17_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_27~17_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_27~17_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_28~17_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_28~17_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_29~17_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_29~17_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_30~17_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_30~17_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_31~17_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_31~17_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_32~17_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_32~17_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_3~17_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_4~17_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_5~17_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_6~17_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_7~17_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_8~17_sumout\;
\Mod0|auto_generated|divider|divider|ALT_INV_op_25~25_sumout\ <= NOT \Mod0|auto_generated|divider|divider|op_25~25_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_30~9_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_30~9_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_29~5_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_29~5_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_29~1_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_29~1_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_3~17_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_31~13_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_31~13_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_9~17_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_9~17_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_31~9_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_31~9_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_30~5_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_30~5_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_30~1_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_30~1_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_4~25_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_3~13_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_10~17_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_3~9_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_31~5_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_31~5_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_31~1_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_5~25_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_4~21_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_11~17_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_11~17_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_4~17_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_3~5_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_3~1_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_6~25_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_5~21_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_12~17_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_12~17_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_14~17_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_14~17_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_15~17_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_15~17_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_16~17_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_16~17_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_17~17_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_17~17_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_18~17_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_18~17_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_19~17_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_19~17_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_20~17_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_20~17_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_21~17_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_21~17_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_22~17_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_22~17_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_23~17_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_23~17_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_25~17_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_25~17_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_23~17_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_23~17_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_22~21_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_22~21_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_add_sub_0_result_int[1]~1_sumout\ <= NOT \Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~1_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_13~13_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_13~13_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_24~13_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_24~13_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_27~13_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_27~13_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_28~13_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_28~13_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_29~13_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_29~13_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_30~13_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_30~13_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_31~13_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_31~13_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_32~13_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_32~13_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_3~13_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_4~13_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_5~13_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_6~13_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_7~13_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_8~13_sumout\;
\Mod0|auto_generated|divider|divider|ALT_INV_op_23~17_sumout\ <= NOT \Mod0|auto_generated|divider|divider|op_23~17_sumout\;
\Mod0|auto_generated|divider|divider|ALT_INV_op_25~21_sumout\ <= NOT \Mod0|auto_generated|divider|divider|op_25~21_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_9~13_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_10~13_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_11~13_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_11~13_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_12~13_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_12~13_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_14~13_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_15~13_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_15~13_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_16~13_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_16~13_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_17~13_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_17~13_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_18~13_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_18~13_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_19~13_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_19~13_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_20~13_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_20~13_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_21~13_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_21~13_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_22~13_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_22~13_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_23~13_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_23~13_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_25~13_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_25~13_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_21~21_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_21~21_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_23~13_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_23~13_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_22~17_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_22~17_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_13~9_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_13~9_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_24~9_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_24~9_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_27~9_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_27~9_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_28~9_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_28~9_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_29~9_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_29~9_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_30~9_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_30~9_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_31~9_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_31~9_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_32~9_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_32~9_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_3~9_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_4~9_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_5~9_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_6~9_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_7~9_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_8~9_sumout\;
\Mod0|auto_generated|divider|divider|ALT_INV_op_23~13_sumout\ <= NOT \Mod0|auto_generated|divider|divider|op_23~13_sumout\;
\Mod0|auto_generated|divider|divider|ALT_INV_op_25~17_sumout\ <= NOT \Mod0|auto_generated|divider|divider|op_25~17_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_5~9_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_4~5_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_4~1_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_7~17_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_6~13_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_9~9_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_6~9_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_5~5_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_5~1_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_8~21_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_8~21_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_7~13_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_10~9_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_7~9_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_6~5_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_6~1_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_9~21_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_9~21_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_8~17_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_11~9_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_11~9_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_8~13_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_7~5_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_7~5_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_7~1_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_10~21_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_10~21_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_9~17_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_9~17_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_12~9_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_12~9_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_9~13_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_8~9_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_11~21_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_11~21_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_10~17_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_14~9_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_10~13_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_9~9_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_12~21_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_12~21_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_11~17_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_11~17_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_15~9_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_15~9_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_11~13_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_11~13_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_10~9_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_14~21_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_14~21_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_12~17_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_12~17_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_16~9_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_16~9_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_12~13_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_12~13_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_11~9_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_11~9_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_15~21_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_15~21_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_14~17_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_14~17_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_17~9_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_17~9_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_14~13_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_12~9_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_12~9_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_16~21_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_16~21_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_15~17_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_15~17_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_18~9_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_18~9_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_15~13_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_15~13_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_14~9_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_17~21_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_17~21_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_16~17_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_16~17_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_19~9_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_19~9_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_16~13_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_16~13_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_15~9_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_15~9_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_18~21_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_18~21_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_17~17_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_17~17_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_20~9_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_20~9_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_17~13_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_17~13_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_16~9_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_16~9_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_19~21_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_19~21_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_18~17_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_18~17_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_21~9_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_21~9_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_18~13_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_18~13_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_17~9_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_17~9_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_20~21_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_20~21_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_19~17_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_19~17_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_22~9_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_22~9_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_19~13_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_19~13_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_18~9_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_18~9_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_21~17_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_21~17_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_20~17_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_20~17_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_23~9_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_23~9_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_20~13_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_20~13_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_19~9_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_19~9_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_22~13_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_22~13_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_21~13_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_21~13_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_25~9_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_25~9_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_21~9_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_21~9_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_20~9_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_20~9_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_23~9_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_23~9_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_22~9_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_22~9_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_13~5_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_13~5_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_13~1_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_24~5_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_24~5_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_24~1_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_24~1_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_27~5_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_27~5_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_27~1_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_27~1_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_28~5_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_28~5_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_28~1_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_28~1_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_29~5_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_29~5_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_29~1_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_29~1_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_30~5_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_30~5_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_30~1_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_30~1_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_31~5_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_31~5_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_31~1_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_32~5_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_32~5_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_32~1_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_32~1_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_3~5_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_3~1_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_4~5_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_4~1_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_5~5_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_5~1_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_6~5_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_6~1_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_7~5_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_7~5_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_7~1_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_8~5_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_8~1_sumout\;
\Mod0|auto_generated|divider|divider|ALT_INV_op_23~9_sumout\ <= NOT \Mod0|auto_generated|divider|divider|op_23~9_sumout\;
\Mod0|auto_generated|divider|divider|ALT_INV_op_25~13_sumout\ <= NOT \Mod0|auto_generated|divider|divider|op_25~13_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_9~5_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_9~5_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_10~5_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_10~5_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_11~5_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_11~5_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_12~5_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_12~5_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_14~5_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_14~5_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_15~5_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_15~5_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_16~5_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_16~5_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_17~5_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_17~5_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_18~5_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_18~5_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_19~5_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_19~5_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_20~5_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_20~5_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_21~5_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_21~5_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_22~5_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_22~5_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_23~5_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_23~5_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_25~5_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_25~5_sumout\;
\Mod0|auto_generated|divider|divider|ALT_INV_op_26~13_sumout\ <= NOT \Mod0|auto_generated|divider|divider|op_26~13_sumout\;
\Mod0|auto_generated|divider|divider|ALT_INV_op_25~9_sumout\ <= NOT \Mod0|auto_generated|divider|divider|op_25~9_sumout\;
\Mod0|auto_generated|divider|divider|ALT_INV_op_23~5_sumout\ <= NOT \Mod0|auto_generated|divider|divider|op_23~5_sumout\;
\Mod0|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\ <= NOT \Mod0|auto_generated|divider|divider|op_23~1_sumout\;
\Mod0|auto_generated|divider|divider|ALT_INV_op_26~9_sumout\ <= NOT \Mod0|auto_generated|divider|divider|op_26~9_sumout\;
\Mod0|auto_generated|divider|divider|ALT_INV_op_25~5_sumout\ <= NOT \Mod0|auto_generated|divider|divider|op_25~5_sumout\;
\Mod0|auto_generated|divider|divider|ALT_INV_op_25~1_sumout\ <= NOT \Mod0|auto_generated|divider|divider|op_25~1_sumout\;
\Mod0|auto_generated|divider|divider|ALT_INV_op_26~5_sumout\ <= NOT \Mod0|auto_generated|divider|divider|op_26~5_sumout\;
\Mod0|auto_generated|divider|divider|ALT_INV_op_26~1_sumout\ <= NOT \Mod0|auto_generated|divider|divider|op_26~1_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_8~1_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_9~1_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_9~1_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_10~1_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_10~1_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_11~1_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_11~1_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_12~1_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_12~1_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_14~1_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_14~1_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_15~1_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_15~1_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_16~1_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_16~1_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_17~1_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_17~1_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_18~1_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_18~1_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_19~1_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_19~1_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_20~1_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_20~1_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_21~1_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_21~1_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_22~1_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_22~1_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_23~1_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_23~1_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_25~1_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_25~1_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_25~1_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_25~1_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_26~1_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_26~1_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[130]~1_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[130]~1_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[142]~0_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[142]~0_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[957]~53_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[957]~53_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[924]~52_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[924]~52_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[891]~51_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[891]~51_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[858]~50_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[858]~50_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[825]~49_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[825]~49_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[792]~48_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[792]~48_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[759]~47_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[759]~47_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[726]~46_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[726]~46_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[693]~45_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[693]~45_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[660]~44_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[660]~44_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[627]~43_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[627]~43_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[594]~42_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[594]~42_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[561]~41_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[561]~41_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[528]~40_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[528]~40_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[495]~39_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[495]~39_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[462]~38_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[462]~38_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[429]~37_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[429]~37_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[396]~36_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[396]~36_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[363]~35_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[363]~35_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[330]~34_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[330]~34_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[297]~33_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[297]~33_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[264]~32_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[264]~32_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[231]~31_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[231]~31_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[198]~30_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[198]~30_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[165]~29_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[165]~29_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[132]~28_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[132]~28_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[99]~27_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[99]~27_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[99]~26_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[99]~26_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[132]~25_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[132]~25_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[165]~24_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[165]~24_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[198]~23_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[198]~23_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[231]~22_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[231]~22_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[264]~21_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[264]~21_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[297]~20_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[297]~20_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[330]~19_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[330]~19_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[363]~18_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[363]~18_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[396]~17_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[396]~17_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[429]~16_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[429]~16_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[462]~15_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[462]~15_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[495]~14_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[495]~14_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[528]~13_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[528]~13_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[561]~12_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[561]~12_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[594]~11_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[594]~11_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[627]~10_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[627]~10_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[660]~9_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[660]~9_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[693]~8_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[693]~8_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[726]~7_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[726]~7_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[759]~6_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[759]~6_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[792]~5_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[792]~5_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[825]~4_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[825]~4_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[858]~3_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[858]~3_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[891]~2_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[891]~2_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[924]~1_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[924]~1_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[957]~0_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[957]~0_combout\;
\Mod0|auto_generated|divider|divider|ALT_INV_StageOut[961]~2_combout\ <= NOT \Mod0|auto_generated|divider|divider|StageOut[961]~2_combout\;
\ALT_INV_Add3~0_combout\ <= NOT \Add3~0_combout\;
\ALT_INV_Add1~0_combout\ <= NOT \Add1~0_combout\;
ALT_INV_last_index(2) <= NOT last_index(2);
ALT_INV_last_index(1) <= NOT last_index(1);
ALT_INV_last_index(0) <= NOT last_index(0);
\ALT_INV_state~q\ <= NOT \state~q\;
ALT_INV_next_index(2) <= NOT next_index(2);
\ALT_INV_next_i[2]~reg0_emulated_q\ <= NOT \next_i[2]~reg0_emulated_q\;
ALT_INV_next_index(1) <= NOT next_index(1);
\ALT_INV_next_i[1]~reg0_emulated_q\ <= NOT \next_i[1]~reg0_emulated_q\;
ALT_INV_next_index(0) <= NOT next_index(0);
\ALT_INV_next_i[0]~reg0_emulated_q\ <= NOT \next_i[0]~reg0_emulated_q\;
ALT_INV_average(15) <= NOT average(15);
ALT_INV_average(14) <= NOT average(14);
ALT_INV_average(13) <= NOT average(13);
ALT_INV_average(12) <= NOT average(12);
ALT_INV_average(11) <= NOT average(11);
\ALT_INV_IO_WRITE~input_o\ <= NOT \IO_WRITE~input_o\;
\ALT_INV_CS~input_o\ <= NOT \CS~input_o\;
\ALT_INV_RESETN~input_o\ <= NOT \RESETN~input_o\;
\ALT_INV_next_i[2]~9_combout\ <= NOT \next_i[2]~9_combout\;
\ALT_INV_next_i[1]~5_combout\ <= NOT \next_i[1]~5_combout\;
\ALT_INV_next_i[0]~1_combout\ <= NOT \next_i[0]~1_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[961]~697_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[961]~697_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[929]~696_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[929]~696_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[929]~695_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[929]~695_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[929]~694_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[929]~694_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[897]~693_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[897]~693_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[897]~692_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[897]~692_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[963]~691_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[963]~691_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[897]~690_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[897]~690_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[865]~689_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[865]~689_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[865]~688_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[865]~688_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[931]~687_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[931]~687_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[931]~686_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[931]~686_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[865]~685_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[865]~685_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[931]~684_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[931]~684_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[833]~683_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[833]~683_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[833]~682_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[833]~682_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[899]~681_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[899]~681_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[899]~680_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[899]~680_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[965]~679_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[965]~679_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[899]~678_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[899]~678_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[833]~677_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[833]~677_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[801]~676_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[801]~676_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[801]~675_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[801]~675_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[867]~674_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[867]~674_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[867]~673_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[867]~673_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[933]~672_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[933]~672_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[933]~671_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[933]~671_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[867]~670_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[867]~670_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[801]~669_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[801]~669_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[933]~668_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[933]~668_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[769]~667_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[769]~667_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[769]~666_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[769]~666_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[835]~665_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[835]~665_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[835]~664_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[835]~664_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[901]~663_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[901]~663_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[901]~662_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[901]~662_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[967]~661_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[967]~661_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[901]~660_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[901]~660_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[835]~659_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[835]~659_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[769]~658_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[769]~658_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[737]~657_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[737]~657_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[737]~656_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[737]~656_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[803]~655_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[803]~655_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[803]~654_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[803]~654_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[869]~653_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[869]~653_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[869]~652_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[869]~652_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[935]~651_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[935]~651_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[935]~650_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[935]~650_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[869]~649_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[869]~649_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[803]~648_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[803]~648_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[737]~647_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[737]~647_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[935]~646_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[935]~646_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[705]~645_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[705]~645_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[705]~644_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[705]~644_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[771]~643_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[771]~643_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[771]~642_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[771]~642_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[837]~641_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[837]~641_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[837]~640_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[837]~640_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[903]~639_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[903]~639_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[903]~638_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[903]~638_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[969]~637_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[969]~637_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[903]~636_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[903]~636_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[837]~635_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[837]~635_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[771]~634_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[771]~634_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[705]~633_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[705]~633_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[673]~632_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[673]~632_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[673]~631_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[673]~631_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[739]~630_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[739]~630_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[739]~629_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[739]~629_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[805]~628_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[805]~628_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[805]~627_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[805]~627_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[871]~626_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[871]~626_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[871]~625_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[871]~625_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[937]~624_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[937]~624_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[937]~623_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[937]~623_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[871]~622_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[871]~622_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[805]~621_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[805]~621_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[739]~620_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[739]~620_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[673]~619_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[673]~619_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[937]~618_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[937]~618_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[641]~617_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[641]~617_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[641]~616_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[641]~616_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[707]~615_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[707]~615_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[707]~614_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[707]~614_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[773]~613_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[773]~613_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[773]~612_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[773]~612_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[839]~611_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[839]~611_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[839]~610_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[839]~610_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[905]~609_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[905]~609_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[905]~608_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[905]~608_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[971]~607_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[971]~607_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[905]~606_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[905]~606_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[839]~605_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[839]~605_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[773]~604_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[773]~604_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[707]~603_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[707]~603_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[641]~602_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[641]~602_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[609]~601_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[609]~601_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[609]~600_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[609]~600_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[675]~599_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[675]~599_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[675]~598_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[675]~598_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[741]~597_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[741]~597_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[741]~596_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[741]~596_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[807]~595_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[807]~595_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[807]~594_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[807]~594_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[873]~593_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[873]~593_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[873]~592_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[873]~592_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[939]~591_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[939]~591_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[939]~590_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[939]~590_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[873]~589_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[873]~589_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[807]~588_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[807]~588_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[741]~587_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[741]~587_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[675]~586_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[675]~586_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[609]~585_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[609]~585_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[939]~584_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[939]~584_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[577]~583_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[577]~583_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[577]~582_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[577]~582_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[643]~581_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[643]~581_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[643]~580_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[643]~580_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[709]~579_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[709]~579_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[709]~578_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[709]~578_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[775]~577_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[775]~577_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[775]~576_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[775]~576_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[841]~575_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[841]~575_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[841]~574_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[841]~574_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[907]~573_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[907]~573_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[907]~572_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[907]~572_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[973]~571_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[973]~571_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[907]~570_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[907]~570_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[841]~569_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[841]~569_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[775]~568_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[775]~568_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[709]~567_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[709]~567_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[643]~566_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[643]~566_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[577]~565_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[577]~565_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[545]~564_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[545]~564_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[545]~563_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[545]~563_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[611]~562_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[611]~562_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[611]~561_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[611]~561_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[677]~560_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[677]~560_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[677]~559_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[677]~559_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[743]~558_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[743]~558_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[743]~557_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[743]~557_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[809]~556_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[809]~556_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[809]~555_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[809]~555_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[875]~554_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[875]~554_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[875]~553_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[875]~553_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[941]~552_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[941]~552_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[941]~551_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[941]~551_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[875]~550_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[875]~550_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[809]~549_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[809]~549_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[743]~548_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[743]~548_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[677]~547_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[677]~547_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[611]~546_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[611]~546_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[545]~545_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[545]~545_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[941]~544_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[941]~544_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[513]~543_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[513]~543_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[513]~542_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[513]~542_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[579]~541_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[579]~541_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[579]~540_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[579]~540_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[645]~539_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[645]~539_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[645]~538_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[645]~538_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[711]~537_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[711]~537_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[711]~536_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[711]~536_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[777]~535_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[777]~535_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[777]~534_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[777]~534_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[843]~533_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[843]~533_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[843]~532_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[843]~532_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[909]~531_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[909]~531_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[909]~530_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[909]~530_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[975]~529_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[975]~529_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[909]~528_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[909]~528_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[843]~527_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[843]~527_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[777]~526_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[777]~526_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[711]~525_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[711]~525_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[645]~524_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[645]~524_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[579]~523_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[579]~523_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[513]~522_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[513]~522_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[481]~521_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[481]~521_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[481]~520_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[481]~520_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[547]~519_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[547]~519_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[547]~518_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[547]~518_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[613]~517_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[613]~517_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[613]~516_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[613]~516_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[679]~515_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[679]~515_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[679]~514_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[679]~514_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[745]~513_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[745]~513_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[745]~512_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[745]~512_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[811]~511_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[811]~511_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[811]~510_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[811]~510_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[877]~509_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[877]~509_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[877]~508_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[877]~508_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[943]~507_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[943]~507_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[943]~506_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[943]~506_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[877]~505_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[877]~505_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[811]~504_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[811]~504_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[745]~503_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[745]~503_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[679]~502_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[679]~502_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[613]~501_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[613]~501_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[547]~500_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[547]~500_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[481]~499_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[481]~499_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[943]~498_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[943]~498_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[449]~497_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[449]~497_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[449]~496_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[449]~496_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[515]~495_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[515]~495_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[515]~494_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[515]~494_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[581]~493_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[581]~493_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[581]~492_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[581]~492_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[647]~491_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[647]~491_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[647]~490_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[647]~490_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[713]~489_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[713]~489_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[713]~488_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[713]~488_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[779]~487_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[779]~487_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[779]~486_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[779]~486_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[845]~485_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[845]~485_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[845]~484_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[845]~484_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[911]~483_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[911]~483_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[911]~482_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[911]~482_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[977]~481_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[977]~481_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[911]~480_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[911]~480_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[845]~479_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[845]~479_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[779]~478_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[779]~478_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[713]~477_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[713]~477_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[647]~476_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[647]~476_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[581]~475_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[581]~475_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[515]~474_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[515]~474_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[449]~473_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[449]~473_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[417]~472_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[417]~472_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[417]~471_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[417]~471_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[483]~470_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[483]~470_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[483]~469_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[483]~469_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[549]~468_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[549]~468_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[549]~467_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[549]~467_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[615]~466_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[615]~466_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[615]~465_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[615]~465_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[681]~464_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[681]~464_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[681]~463_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[681]~463_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[747]~462_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[747]~462_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[747]~461_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[747]~461_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[813]~460_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[813]~460_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[813]~459_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[813]~459_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[879]~458_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[879]~458_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[879]~457_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[879]~457_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[945]~456_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[945]~456_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[945]~455_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[945]~455_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[879]~454_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[879]~454_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[813]~453_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[813]~453_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[747]~452_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[747]~452_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[681]~451_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[681]~451_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[615]~450_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[615]~450_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[549]~449_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[549]~449_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[483]~448_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[483]~448_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[417]~447_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[417]~447_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[945]~446_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[945]~446_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[385]~445_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[385]~445_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[385]~444_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[385]~444_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[451]~443_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[451]~443_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[451]~442_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[451]~442_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[517]~441_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[517]~441_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[517]~440_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[517]~440_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[583]~439_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[583]~439_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[583]~438_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[583]~438_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[649]~437_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[649]~437_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[649]~436_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[649]~436_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[715]~435_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[715]~435_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[715]~434_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[715]~434_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[781]~433_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[781]~433_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[781]~432_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[781]~432_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[847]~431_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[847]~431_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[847]~430_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[847]~430_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[913]~429_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[913]~429_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[913]~428_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[913]~428_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[979]~427_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[979]~427_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[913]~426_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[913]~426_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[847]~425_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[847]~425_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[781]~424_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[781]~424_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[715]~423_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[715]~423_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[649]~422_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[649]~422_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[583]~421_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[583]~421_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[517]~420_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[517]~420_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[451]~419_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[451]~419_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[385]~418_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[385]~418_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[353]~417_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[353]~417_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[353]~416_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[353]~416_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[419]~415_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[419]~415_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[419]~414_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[419]~414_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[485]~413_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[485]~413_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[485]~412_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[485]~412_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[551]~411_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[551]~411_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[551]~410_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[551]~410_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[617]~409_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[617]~409_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[617]~408_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[617]~408_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[683]~407_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[683]~407_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[683]~406_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[683]~406_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[749]~405_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[749]~405_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[749]~404_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[749]~404_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[815]~403_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[815]~403_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[815]~402_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[815]~402_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[881]~401_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[881]~401_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[881]~400_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[881]~400_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[947]~399_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[947]~399_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[947]~398_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[947]~398_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[881]~397_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[881]~397_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[815]~396_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[815]~396_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[749]~395_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[749]~395_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[683]~394_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[683]~394_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[617]~393_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[617]~393_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[551]~392_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[551]~392_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[485]~391_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[485]~391_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[419]~390_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[419]~390_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[353]~389_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[353]~389_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[947]~388_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[947]~388_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[321]~387_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[321]~387_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[321]~386_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[321]~386_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[387]~385_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[387]~385_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[387]~384_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[387]~384_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[453]~383_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[453]~383_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[453]~382_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[453]~382_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[519]~381_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[519]~381_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[519]~380_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[519]~380_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[585]~379_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[585]~379_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[585]~378_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[585]~378_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[651]~377_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[651]~377_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[651]~376_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[651]~376_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[717]~375_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[717]~375_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[717]~374_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[717]~374_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[783]~373_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[783]~373_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[783]~372_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[783]~372_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[849]~371_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[849]~371_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[849]~370_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[849]~370_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[915]~369_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[915]~369_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[915]~368_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[915]~368_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[981]~367_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[981]~367_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[915]~366_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[915]~366_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[849]~365_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[849]~365_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[783]~364_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[783]~364_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[717]~363_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[717]~363_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[651]~362_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[651]~362_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[585]~361_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[585]~361_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[519]~360_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[519]~360_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[453]~359_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[453]~359_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[387]~358_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[387]~358_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[321]~357_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[321]~357_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[289]~356_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[289]~356_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[289]~355_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[289]~355_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[355]~354_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[355]~354_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[355]~353_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[355]~353_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[421]~352_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[421]~352_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[421]~351_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[421]~351_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[487]~350_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[487]~350_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[487]~349_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[487]~349_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[553]~348_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[553]~348_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[553]~347_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[553]~347_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[619]~346_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[619]~346_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[619]~345_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[619]~345_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[685]~344_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[685]~344_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[685]~343_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[685]~343_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[751]~342_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[751]~342_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[751]~341_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[751]~341_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[817]~340_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[817]~340_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[817]~339_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[817]~339_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[883]~338_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[883]~338_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[883]~337_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[883]~337_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[949]~336_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[949]~336_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[949]~335_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[949]~335_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[883]~334_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[883]~334_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[817]~333_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[817]~333_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[751]~332_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[751]~332_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[685]~331_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[685]~331_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[619]~330_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[619]~330_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[553]~329_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[553]~329_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[487]~328_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[487]~328_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[421]~327_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[421]~327_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[355]~326_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[355]~326_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[289]~325_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[289]~325_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[949]~324_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[949]~324_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[323]~323_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[323]~323_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[323]~322_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[323]~322_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[389]~321_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[389]~321_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[389]~320_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[389]~320_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[455]~319_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[455]~319_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[455]~318_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[455]~318_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[521]~317_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[521]~317_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[521]~316_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[521]~316_combout\;
\ALT_INV_Add2~3_combout\ <= NOT \Add2~3_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[587]~315_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[587]~315_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[587]~314_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[587]~314_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[653]~313_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[653]~313_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[653]~312_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[653]~312_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[719]~311_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[719]~311_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[719]~310_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[719]~310_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[785]~309_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[785]~309_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[785]~308_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[785]~308_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[851]~307_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[851]~307_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[851]~306_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[851]~306_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[917]~305_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[917]~305_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[917]~304_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[917]~304_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[983]~303_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[983]~303_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[917]~302_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[917]~302_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[851]~301_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[851]~301_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[785]~300_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[785]~300_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[719]~299_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[719]~299_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[653]~298_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[653]~298_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[587]~297_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[587]~297_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[521]~296_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[521]~296_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[455]~295_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[455]~295_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[389]~294_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[389]~294_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[323]~293_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[323]~293_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[257]~292_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[257]~292_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[224]~291_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[224]~291_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[257]~290_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[257]~290_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[225]~289_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[225]~289_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[225]~288_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[225]~288_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[291]~287_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[291]~287_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[291]~286_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[291]~286_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[357]~285_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[357]~285_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[357]~284_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[357]~284_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[423]~283_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[423]~283_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[423]~282_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[423]~282_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[12]~113_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[12]~113_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[12]~112_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[12]~112_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[489]~281_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[489]~281_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[489]~280_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[489]~280_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[17]~111_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[17]~111_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[11]~110_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[11]~110_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[5]~109_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[5]~109_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[5]~108_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[5]~108_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[5]~107_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[5]~107_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[17]~106_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[17]~106_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[22]~105_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[22]~105_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[16]~104_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[16]~104_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[10]~103_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[10]~103_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[22]~102_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[22]~102_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[555]~279_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[555]~279_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[555]~278_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[555]~278_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[621]~277_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[621]~277_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[621]~276_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[621]~276_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[687]~275_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[687]~275_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[687]~274_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[687]~274_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[753]~273_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[753]~273_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[753]~272_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[753]~272_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[819]~271_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[819]~271_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[819]~270_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[819]~270_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[885]~269_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[885]~269_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[885]~268_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[885]~268_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[951]~267_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[951]~267_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[951]~266_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[951]~266_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[885]~265_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[885]~265_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[819]~264_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[819]~264_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[753]~263_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[753]~263_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[687]~262_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[687]~262_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[621]~261_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[621]~261_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[555]~260_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[555]~260_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[489]~259_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[489]~259_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[423]~258_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[423]~258_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[357]~257_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[357]~257_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[291]~256_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[291]~256_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[225]~255_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[225]~255_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[951]~254_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[951]~254_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[6]~101_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[6]~101_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[193]~253_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[193]~253_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[193]~252_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[193]~252_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[325]~251_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[325]~251_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[325]~250_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[325]~250_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[391]~249_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[391]~249_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[391]~248_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[391]~248_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[457]~247_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[457]~247_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[457]~246_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[457]~246_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[523]~245_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[523]~245_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[523]~244_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[523]~244_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[589]~243_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[589]~243_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[589]~242_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[589]~242_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[655]~241_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[655]~241_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[655]~240_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[655]~240_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[721]~239_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[721]~239_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[721]~238_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[721]~238_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[787]~237_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[787]~237_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[787]~236_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[787]~236_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[853]~235_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[853]~235_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[853]~234_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[853]~234_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[919]~233_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[919]~233_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[919]~232_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[919]~232_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[985]~231_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[985]~231_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[919]~230_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[919]~230_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[853]~229_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[853]~229_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[787]~228_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[787]~228_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[721]~227_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[721]~227_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[655]~226_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[655]~226_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[589]~225_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[589]~225_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[523]~224_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[523]~224_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[457]~223_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[457]~223_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[391]~222_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[391]~222_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[325]~221_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[325]~221_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[259]~220_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[259]~220_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[226]~219_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[226]~219_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[193]~218_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[193]~218_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[259]~217_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[259]~217_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[0]~100_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[0]~100_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[0]~99_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[0]~99_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[161]~216_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[161]~216_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[161]~215_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[161]~215_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[227]~214_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[227]~214_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[227]~213_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[227]~213_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[293]~212_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[293]~212_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[293]~211_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[293]~211_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[359]~210_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[359]~210_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[359]~209_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[359]~209_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[425]~208_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[425]~208_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[425]~207_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[425]~207_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[27]~98_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[27]~98_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[21]~97_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[21]~97_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[15]~96_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[15]~96_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[27]~95_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[27]~95_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[32]~94_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[32]~94_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[26]~93_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[26]~93_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[20]~92_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[20]~92_combout\;
ALT_INV_average(26) <= NOT average(26);
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[32]~91_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[32]~91_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[491]~206_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[491]~206_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[491]~205_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[491]~205_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[37]~90_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[37]~90_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[31]~89_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[31]~89_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[25]~88_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[25]~88_combout\;
ALT_INV_average(25) <= NOT average(25);
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[37]~87_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[37]~87_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[42]~86_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[42]~86_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[36]~85_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[36]~85_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[30]~84_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[30]~84_combout\;
ALT_INV_average(24) <= NOT average(24);
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[42]~83_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[42]~83_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[557]~204_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[557]~204_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[557]~203_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[557]~203_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[623]~202_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[623]~202_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[623]~201_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[623]~201_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[689]~200_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[689]~200_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[689]~199_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[689]~199_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[755]~198_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[755]~198_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[755]~197_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[755]~197_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[821]~196_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[821]~196_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[821]~195_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[821]~195_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[887]~194_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[887]~194_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[887]~193_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[887]~193_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[953]~192_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[953]~192_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[953]~191_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[953]~191_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[887]~190_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[887]~190_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[821]~189_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[821]~189_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[755]~188_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[755]~188_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[689]~187_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[689]~187_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[623]~186_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[623]~186_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[557]~185_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[557]~185_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[491]~184_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[491]~184_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[425]~183_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[425]~183_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[359]~182_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[359]~182_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[293]~181_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[293]~181_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[227]~180_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[227]~180_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[161]~179_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[161]~179_combout\;
ALT_INV_average(27) <= NOT average(27);
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[953]~178_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[953]~178_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_selnose\(64) <= NOT \Div0|auto_generated|divider|divider|selnose\(64);
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[129]~177_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[129]~177_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[129]~176_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[129]~176_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[195]~175_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[195]~175_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[195]~174_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[195]~174_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[327]~173_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[327]~173_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[327]~172_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[327]~172_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[393]~171_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[393]~171_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[393]~170_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[393]~170_combout\;
\Mod0|auto_generated|divider|divider|ALT_INV_StageOut[929]~6_combout\ <= NOT \Mod0|auto_generated|divider|divider|StageOut[929]~6_combout\;
\Mod0|auto_generated|divider|divider|ALT_INV_StageOut[929]~5_combout\ <= NOT \Mod0|auto_generated|divider|divider|StageOut[929]~5_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[459]~169_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[459]~169_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[459]~168_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[459]~168_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[525]~167_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[525]~167_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[525]~166_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[525]~166_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[591]~165_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[591]~165_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[591]~164_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[591]~164_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[657]~163_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[657]~163_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[657]~162_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[657]~162_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[723]~161_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[723]~161_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[723]~160_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[723]~160_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[789]~159_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[789]~159_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[789]~158_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[789]~158_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[855]~157_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[855]~157_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[855]~156_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[855]~156_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[921]~155_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[921]~155_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[921]~154_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[921]~154_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[987]~153_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[987]~153_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[921]~152_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[921]~152_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[855]~151_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[855]~151_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[789]~150_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[789]~150_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[723]~149_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[723]~149_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[657]~148_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[657]~148_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[591]~147_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[591]~147_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[525]~146_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[525]~146_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[459]~145_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[459]~145_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[393]~144_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[393]~144_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[327]~143_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[327]~143_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[261]~142_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[261]~142_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[228]~141_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[228]~141_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[195]~140_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[195]~140_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[129]~139_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[129]~139_combout\;
ALT_INV_average(28) <= NOT average(28);
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[261]~138_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[261]~138_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[97]~137_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[97]~137_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[97]~136_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[97]~136_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[163]~135_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[163]~135_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[163]~134_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[163]~134_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[229]~133_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[229]~133_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[229]~132_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[229]~132_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[295]~131_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[295]~131_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[295]~130_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[295]~130_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[361]~129_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[361]~129_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[361]~128_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[361]~128_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[427]~127_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[427]~127_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[427]~126_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[427]~126_combout\;
\Mod0|auto_generated|divider|divider|ALT_INV_StageOut[963]~4_combout\ <= NOT \Mod0|auto_generated|divider|divider|StageOut[963]~4_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[47]~82_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[47]~82_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[41]~81_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[41]~81_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[35]~80_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[35]~80_combout\;
ALT_INV_average(23) <= NOT average(23);
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[47]~79_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[47]~79_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[52]~78_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[52]~78_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[46]~77_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[46]~77_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[40]~76_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[40]~76_combout\;
ALT_INV_average(22) <= NOT average(22);
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[52]~75_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[52]~75_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[493]~125_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[493]~125_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[493]~124_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[493]~124_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[57]~74_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[57]~74_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[51]~73_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[51]~73_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[45]~72_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[45]~72_combout\;
ALT_INV_average(21) <= NOT average(21);
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[57]~71_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[57]~71_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[62]~70_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[62]~70_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[56]~69_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[56]~69_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[50]~68_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[50]~68_combout\;
ALT_INV_average(20) <= NOT average(20);
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[62]~67_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[62]~67_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[559]~123_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[559]~123_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[559]~122_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[559]~122_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[625]~121_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[625]~121_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[625]~120_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[625]~120_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[691]~119_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[691]~119_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[691]~118_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[691]~118_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[757]~117_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[757]~117_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[757]~116_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[757]~116_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[823]~115_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[823]~115_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[823]~114_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[823]~114_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[889]~113_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[889]~113_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[889]~112_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[889]~112_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[955]~111_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[955]~111_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[140]~66_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[140]~66_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[955]~110_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[955]~110_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[889]~109_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[889]~109_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[823]~108_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[823]~108_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[757]~107_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[757]~107_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[691]~106_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[691]~106_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[625]~105_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[625]~105_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[559]~104_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[559]~104_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[493]~103_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[493]~103_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[427]~102_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[427]~102_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[361]~101_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[361]~101_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[295]~100_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[295]~100_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[229]~99_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[229]~99_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[163]~98_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[163]~98_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[97]~97_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[97]~97_combout\;
ALT_INV_average(29) <= NOT average(29);
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[955]~96_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[955]~96_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[131]~95_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[131]~95_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[131]~94_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[131]~94_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[197]~93_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[197]~93_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[197]~92_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[197]~92_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[329]~91_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[329]~91_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[329]~90_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[329]~90_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[395]~89_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[395]~89_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[395]~88_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[395]~88_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[461]~87_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[461]~87_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[461]~86_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[461]~86_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[527]~85_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[527]~85_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[527]~84_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[527]~84_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[593]~83_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[593]~83_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[593]~82_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[593]~82_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[659]~81_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[659]~81_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[659]~80_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[659]~80_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[725]~79_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[725]~79_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[725]~78_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[725]~78_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[791]~77_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[791]~77_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[791]~76_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[791]~76_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[857]~75_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[857]~75_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[857]~74_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[857]~74_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[923]~73_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[923]~73_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[923]~72_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[923]~72_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[141]~65_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[141]~65_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[135]~64_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[135]~64_combout\;
\ALT_INV_Add2~2_combout\ <= NOT \Add2~2_combout\;
\ALT_INV_Add2~1_combout\ <= NOT \Add2~1_combout\;
\ALT_INV_Add2~0_combout\ <= NOT \Add2~0_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[989]~71_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[989]~71_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[923]~70_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[923]~70_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[857]~69_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[857]~69_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[791]~68_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[791]~68_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[725]~67_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[725]~67_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[659]~66_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[659]~66_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[593]~65_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[593]~65_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[527]~64_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[527]~64_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[461]~63_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[461]~63_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[395]~62_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[395]~62_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[329]~61_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[329]~61_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[263]~60_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[263]~60_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[230]~59_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[230]~59_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[197]~58_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[197]~58_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[131]~57_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[131]~57_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[65]~56_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[65]~56_combout\;
ALT_INV_average(30) <= NOT average(30);
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[65]~55_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[65]~55_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[263]~54_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[263]~54_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[67]~63_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[67]~63_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[61]~62_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[61]~62_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[55]~61_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[55]~61_combout\;
ALT_INV_average(19) <= NOT average(19);
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[67]~60_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[67]~60_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[72]~59_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[72]~59_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[66]~58_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[66]~58_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[60]~57_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[60]~57_combout\;
ALT_INV_average(18) <= NOT average(18);
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[72]~56_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[72]~56_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[77]~55_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[77]~55_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[71]~54_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[71]~54_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[65]~53_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[65]~53_combout\;
ALT_INV_average(17) <= NOT average(17);
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[77]~52_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[77]~52_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[82]~51_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[82]~51_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[76]~50_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[76]~50_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[70]~49_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[70]~49_combout\;
ALT_INV_average(16) <= NOT average(16);
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[82]~48_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[82]~48_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[87]~47_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[87]~47_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[81]~46_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[81]~46_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[75]~45_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[75]~45_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[87]~44_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[87]~44_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[92]~43_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[92]~43_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[86]~42_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[86]~42_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[80]~41_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[80]~41_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[92]~40_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[92]~40_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[97]~39_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[97]~39_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[91]~38_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[91]~38_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[85]~37_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[85]~37_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[97]~36_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[97]~36_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[102]~35_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[102]~35_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[96]~34_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[96]~34_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[90]~33_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[90]~33_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[102]~32_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[102]~32_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[107]~31_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[107]~31_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[101]~30_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[101]~30_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[95]~29_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[95]~29_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[107]~28_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[107]~28_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[112]~27_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[112]~27_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[106]~26_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[106]~26_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[100]~25_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[100]~25_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[112]~24_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[112]~24_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[117]~23_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[117]~23_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[111]~22_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[111]~22_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[105]~21_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[105]~21_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[117]~20_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[117]~20_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[122]~19_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[122]~19_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[116]~18_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[116]~18_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[110]~17_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[110]~17_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[122]~16_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[122]~16_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[127]~15_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[127]~15_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[121]~14_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[121]~14_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[115]~13_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[115]~13_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[127]~12_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[127]~12_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[132]~11_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[132]~11_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[126]~10_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[126]~10_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[120]~9_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[120]~9_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[132]~8_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[132]~8_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[137]~7_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[137]~7_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[131]~6_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[131]~6_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[125]~5_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[125]~5_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[137]~4_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[137]~4_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[142]~3_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[142]~3_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[136]~2_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[136]~2_combout\;

\IO_DATA[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => output_data(0),
	oe => \out_en~combout\,
	devoe => ww_devoe,
	o => \IO_DATA[0]~output_o\);

\IO_DATA[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => output_data(1),
	oe => \out_en~combout\,
	devoe => ww_devoe,
	o => \IO_DATA[1]~output_o\);

\IO_DATA[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => output_data(2),
	oe => \out_en~combout\,
	devoe => ww_devoe,
	o => \IO_DATA[2]~output_o\);

\IO_DATA[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => output_data(3),
	oe => \out_en~combout\,
	devoe => ww_devoe,
	o => \IO_DATA[3]~output_o\);

\IO_DATA[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => output_data(4),
	oe => \out_en~combout\,
	devoe => ww_devoe,
	o => \IO_DATA[4]~output_o\);

\IO_DATA[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => output_data(5),
	oe => \out_en~combout\,
	devoe => ww_devoe,
	o => \IO_DATA[5]~output_o\);

\IO_DATA[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => output_data(6),
	oe => \out_en~combout\,
	devoe => ww_devoe,
	o => \IO_DATA[6]~output_o\);

\IO_DATA[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => output_data(7),
	oe => \out_en~combout\,
	devoe => ww_devoe,
	o => \IO_DATA[7]~output_o\);

\IO_DATA[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => output_data(8),
	oe => \out_en~combout\,
	devoe => ww_devoe,
	o => \IO_DATA[8]~output_o\);

\IO_DATA[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => output_data(9),
	oe => \out_en~combout\,
	devoe => ww_devoe,
	o => \IO_DATA[9]~output_o\);

\IO_DATA[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => output_data(10),
	oe => \out_en~combout\,
	devoe => ww_devoe,
	o => \IO_DATA[10]~output_o\);

\IO_DATA[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => output_data(11),
	oe => \out_en~combout\,
	devoe => ww_devoe,
	o => \IO_DATA[11]~output_o\);

\IO_DATA[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => output_data(12),
	oe => \out_en~combout\,
	devoe => ww_devoe,
	o => \IO_DATA[12]~output_o\);

\IO_DATA[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => output_data(13),
	oe => \out_en~combout\,
	devoe => ww_devoe,
	o => \IO_DATA[13]~output_o\);

\IO_DATA[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => output_data(14),
	oe => \out_en~combout\,
	devoe => ww_devoe,
	o => \IO_DATA[14]~output_o\);

\IO_DATA[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => output_data(15),
	oe => \out_en~combout\,
	devoe => ww_devoe,
	o => \IO_DATA[15]~output_o\);

\avg[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => average(0),
	devoe => ww_devoe,
	o => \avg[0]~output_o\);

\avg[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => average(1),
	devoe => ww_devoe,
	o => \avg[1]~output_o\);

\avg[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => average(2),
	devoe => ww_devoe,
	o => \avg[2]~output_o\);

\avg[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => average(3),
	devoe => ww_devoe,
	o => \avg[3]~output_o\);

\avg[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => average(4),
	devoe => ww_devoe,
	o => \avg[4]~output_o\);

\avg[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => average(5),
	devoe => ww_devoe,
	o => \avg[5]~output_o\);

\avg[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => average(6),
	devoe => ww_devoe,
	o => \avg[6]~output_o\);

\avg[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => average(7),
	devoe => ww_devoe,
	o => \avg[7]~output_o\);

\avg[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => average(8),
	devoe => ww_devoe,
	o => \avg[8]~output_o\);

\avg[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => average(9),
	devoe => ww_devoe,
	o => \avg[9]~output_o\);

\avg[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => average(10),
	devoe => ww_devoe,
	o => \avg[10]~output_o\);

\avg[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => average(11),
	devoe => ww_devoe,
	o => \avg[11]~output_o\);

\avg[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => average(12),
	devoe => ww_devoe,
	o => \avg[12]~output_o\);

\avg[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => average(13),
	devoe => ww_devoe,
	o => \avg[13]~output_o\);

\avg[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => average(14),
	devoe => ww_devoe,
	o => \avg[14]~output_o\);

\avg[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => average(15),
	devoe => ww_devoe,
	o => \avg[15]~output_o\);

\last[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \last[0]~reg0_q\,
	devoe => ww_devoe,
	o => \last[0]~output_o\);

\last[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \last[1]~reg0_q\,
	devoe => ww_devoe,
	o => \last[1]~output_o\);

\last[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \last[2]~reg0_q\,
	devoe => ww_devoe,
	o => \last[2]~output_o\);

\last[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \last[3]~output_o\);

\last[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \last[4]~output_o\);

\last[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \last[5]~output_o\);

\last[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \last[6]~output_o\);

\last[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \last[7]~output_o\);

\last[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \last[8]~output_o\);

\last[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \last[9]~output_o\);

\last[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \last[10]~output_o\);

\last[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \last[11]~output_o\);

\last[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \last[12]~output_o\);

\last[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \last[13]~output_o\);

\last[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \last[14]~output_o\);

\last[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \last[15]~output_o\);

\next_i[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \next_i[0]~2_combout\,
	devoe => ww_devoe,
	o => \next_i[0]~output_o\);

\next_i[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \next_i[1]~6_combout\,
	devoe => ww_devoe,
	o => \next_i[1]~output_o\);

\next_i[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \next_i[2]~10_combout\,
	devoe => ww_devoe,
	o => \next_i[2]~output_o\);

\next_i[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \next_i[3]~output_o\);

\next_i[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \next_i[4]~output_o\);

\next_i[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \next_i[5]~output_o\);

\next_i[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \next_i[6]~output_o\);

\next_i[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \next_i[7]~output_o\);

\next_i[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \next_i[8]~output_o\);

\next_i[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \next_i[9]~output_o\);

\next_i[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \next_i[10]~output_o\);

\next_i[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \next_i[11]~output_o\);

\next_i[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \next_i[12]~output_o\);

\next_i[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \next_i[13]~output_o\);

\next_i[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \next_i[14]~output_o\);

\next_i[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \next_i[15]~output_o\);

\CS~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CS,
	o => \CS~input_o\);

\AUD_NEW~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_AUD_NEW,
	o => \AUD_NEW~input_o\);

\Add1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~0_combout\ = !next_index(0) $ (!next_index(1))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_next_index(0),
	datab => ALT_INV_next_index(1),
	combout => \Add1~0_combout\);

\Mod0|auto_generated|divider|divider|op_25~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|op_25~5_sumout\ = SUM(( \Add1~0_combout\ ) + ( VCC ) + ( !VCC ))
-- \Mod0|auto_generated|divider|divider|op_25~6\ = CARRY(( \Add1~0_combout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Add1~0_combout\,
	cin => GND,
	sumout => \Mod0|auto_generated|divider|divider|op_25~5_sumout\,
	cout => \Mod0|auto_generated|divider|divider|op_25~6\);

\Mod0|auto_generated|divider|divider|op_26~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|op_26~5_sumout\ = SUM(( next_index(0) ) + ( VCC ) + ( !VCC ))
-- \Mod0|auto_generated|divider|divider|op_26~6\ = CARRY(( next_index(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_next_index(0),
	cin => GND,
	sumout => \Mod0|auto_generated|divider|divider|op_26~5_sumout\,
	cout => \Mod0|auto_generated|divider|divider|op_26~6\);

\Mod0|auto_generated|divider|divider|op_26~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|op_26~9_sumout\ = SUM(( (!\Mod0|auto_generated|divider|divider|op_25~1_sumout\ & (((\Mod0|auto_generated|divider|divider|op_25~5_sumout\)))) # (\Mod0|auto_generated|divider|divider|op_25~1_sumout\ & (!next_index(1) $ 
-- ((!next_index(0))))) ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_26~6\ ))
-- \Mod0|auto_generated|divider|divider|op_26~10\ = CARRY(( (!\Mod0|auto_generated|divider|divider|op_25~1_sumout\ & (((\Mod0|auto_generated|divider|divider|op_25~5_sumout\)))) # (\Mod0|auto_generated|divider|divider|op_25~1_sumout\ & (!next_index(1) $ 
-- ((!next_index(0))))) ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_26~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000011011110110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_next_index(1),
	datab => ALT_INV_next_index(0),
	datac => \Mod0|auto_generated|divider|divider|ALT_INV_op_25~1_sumout\,
	datad => \Mod0|auto_generated|divider|divider|ALT_INV_op_25~5_sumout\,
	cin => \Mod0|auto_generated|divider|divider|op_26~6\,
	sumout => \Mod0|auto_generated|divider|divider|op_26~9_sumout\,
	cout => \Mod0|auto_generated|divider|divider|op_26~10\);

\Mod0|auto_generated|divider|divider|StageOut[993]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[993]~1_combout\ = ( \Mod0|auto_generated|divider|divider|op_26~9_sumout\ & ( (\Mod0|auto_generated|divider|divider|op_26~1_sumout\ & ((!\Mod0|auto_generated|divider|divider|op_25~1_sumout\ & 
-- ((!\Mod0|auto_generated|divider|divider|op_25~5_sumout\))) # (\Mod0|auto_generated|divider|divider|op_25~1_sumout\ & (!\Add1~0_combout\)))) ) ) # ( !\Mod0|auto_generated|divider|divider|op_26~9_sumout\ & ( 
-- (!\Mod0|auto_generated|divider|divider|op_26~1_sumout\) # ((!\Mod0|auto_generated|divider|divider|op_25~1_sumout\ & ((!\Mod0|auto_generated|divider|divider|op_25~5_sumout\))) # (\Mod0|auto_generated|divider|divider|op_25~1_sumout\ & (!\Add1~0_combout\))) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111100010000000001110001011111111111000100000000011100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add1~0_combout\,
	datab => \Mod0|auto_generated|divider|divider|ALT_INV_op_25~1_sumout\,
	datac => \Mod0|auto_generated|divider|divider|ALT_INV_op_25~5_sumout\,
	datad => \Mod0|auto_generated|divider|divider|ALT_INV_op_26~1_sumout\,
	datae => \Mod0|auto_generated|divider|divider|ALT_INV_op_26~9_sumout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[993]~1_combout\);

\RESETN~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_RESETN,
	o => \RESETN~input_o\);

\next_index[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_NEW~input_o\,
	d => \Mod0|auto_generated|divider|divider|StageOut[993]~1_combout\,
	clrn => \RESETN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => next_index(1));

\Add3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add3~0_combout\ = (next_index(1)) # (next_index(0))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011101110111011101110111011101110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_next_index(0),
	datab => ALT_INV_next_index(1),
	combout => \Add3~0_combout\);

\Mod0|auto_generated|divider|divider|op_23~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|op_23~5_sumout\ = SUM(( !next_index(2) $ (((next_index(1)) # (next_index(0)))) ) + ( VCC ) + ( !VCC ))
-- \Mod0|auto_generated|divider|divider|op_23~6\ = CARRY(( !next_index(2) $ (((next_index(1)) # (next_index(0)))) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001001100101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_next_index(2),
	datab => ALT_INV_next_index(0),
	datad => ALT_INV_next_index(1),
	cin => GND,
	sumout => \Mod0|auto_generated|divider|divider|op_23~5_sumout\,
	cout => \Mod0|auto_generated|divider|divider|op_23~6\);

\Mod0|auto_generated|divider|divider|op_25~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|op_25~9_sumout\ = SUM(( (!\Mod0|auto_generated|divider|divider|op_23~1_sumout\ & (((\Mod0|auto_generated|divider|divider|op_23~5_sumout\)))) # (\Mod0|auto_generated|divider|divider|op_23~1_sumout\ & (!next_index(2) $ 
-- ((\Add3~0_combout\)))) ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_25~6\ ))
-- \Mod0|auto_generated|divider|divider|op_25~10\ = CARRY(( (!\Mod0|auto_generated|divider|divider|op_23~1_sumout\ & (((\Mod0|auto_generated|divider|divider|op_23~5_sumout\)))) # (\Mod0|auto_generated|divider|divider|op_23~1_sumout\ & (!next_index(2) $ 
-- ((\Add3~0_combout\)))) ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_25~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000100111111001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_next_index(2),
	datab => \ALT_INV_Add3~0_combout\,
	datac => \Mod0|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datad => \Mod0|auto_generated|divider|divider|ALT_INV_op_23~5_sumout\,
	cin => \Mod0|auto_generated|divider|divider|op_25~6\,
	sumout => \Mod0|auto_generated|divider|divider|op_25~9_sumout\,
	cout => \Mod0|auto_generated|divider|divider|op_25~10\);

\Mod0|auto_generated|divider|divider|StageOut[961]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[961]~2_combout\ = ( \Mod0|auto_generated|divider|divider|op_25~1_sumout\ & ( \Mod0|auto_generated|divider|divider|op_25~9_sumout\ & ( (!\Mod0|auto_generated|divider|divider|op_23~1_sumout\ & 
-- (((\Mod0|auto_generated|divider|divider|op_23~5_sumout\)))) # (\Mod0|auto_generated|divider|divider|op_23~1_sumout\ & (!next_index(2) $ ((\Add3~0_combout\)))) ) ) ) # ( !\Mod0|auto_generated|divider|divider|op_25~1_sumout\ & ( 
-- \Mod0|auto_generated|divider|divider|op_25~9_sumout\ ) ) # ( \Mod0|auto_generated|divider|divider|op_25~1_sumout\ & ( !\Mod0|auto_generated|divider|divider|op_25~9_sumout\ & ( (!\Mod0|auto_generated|divider|divider|op_23~1_sumout\ & 
-- (((\Mod0|auto_generated|divider|divider|op_23~5_sumout\)))) # (\Mod0|auto_generated|divider|divider|op_23~1_sumout\ & (!next_index(2) $ ((\Add3~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000011110110111111111111111110010000111101101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_next_index(2),
	datab => \Mod0|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datac => \ALT_INV_Add3~0_combout\,
	datad => \Mod0|auto_generated|divider|divider|ALT_INV_op_23~5_sumout\,
	datae => \Mod0|auto_generated|divider|divider|ALT_INV_op_25~1_sumout\,
	dataf => \Mod0|auto_generated|divider|divider|ALT_INV_op_25~9_sumout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[961]~2_combout\);

\Mod0|auto_generated|divider|divider|op_26~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|op_26~13_sumout\ = SUM(( \Mod0|auto_generated|divider|divider|StageOut[961]~2_combout\ ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_26~10\ ))
-- \Mod0|auto_generated|divider|divider|op_26~14\ = CARRY(( \Mod0|auto_generated|divider|divider|StageOut[961]~2_combout\ ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_26~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Mod0|auto_generated|divider|divider|ALT_INV_StageOut[961]~2_combout\,
	cin => \Mod0|auto_generated|divider|divider|op_26~10\,
	sumout => \Mod0|auto_generated|divider|divider|op_26~13_sumout\,
	cout => \Mod0|auto_generated|divider|divider|op_26~14\);

\Mod0|auto_generated|divider|divider|StageOut[994]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[994]~3_combout\ = (!\Mod0|auto_generated|divider|divider|op_26~1_sumout\ & ((\Mod0|auto_generated|divider|divider|op_26~13_sumout\))) # (\Mod0|auto_generated|divider|divider|op_26~1_sumout\ & 
-- (\Mod0|auto_generated|divider|divider|StageOut[961]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|ALT_INV_StageOut[961]~2_combout\,
	datab => \Mod0|auto_generated|divider|divider|ALT_INV_op_26~1_sumout\,
	datac => \Mod0|auto_generated|divider|divider|ALT_INV_op_26~13_sumout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[994]~3_combout\);

\next_index[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_NEW~input_o\,
	d => \Mod0|auto_generated|divider|divider|StageOut[994]~3_combout\,
	clrn => \RESETN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => next_index(2));

\Mod0|auto_generated|divider|divider|op_23~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|op_23~17_sumout\ = SUM(( (next_index(2) & (!next_index(0) & !next_index(1))) ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_23~6\ ))
-- \Mod0|auto_generated|divider|divider|op_23~18\ = CARRY(( (next_index(2) & (!next_index(0) & !next_index(1))) ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_23~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_next_index(2),
	datab => ALT_INV_next_index(0),
	datad => ALT_INV_next_index(1),
	cin => \Mod0|auto_generated|divider|divider|op_23~6\,
	sumout => \Mod0|auto_generated|divider|divider|op_23~17_sumout\,
	cout => \Mod0|auto_generated|divider|divider|op_23~18\);

\Mod0|auto_generated|divider|divider|op_23~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|op_23~13_sumout\ = SUM(( GND ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_23~18\ ))
-- \Mod0|auto_generated|divider|divider|op_23~14\ = CARRY(( GND ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_23~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|op_23~18\,
	sumout => \Mod0|auto_generated|divider|divider|op_23~13_sumout\,
	cout => \Mod0|auto_generated|divider|divider|op_23~14\);

\Mod0|auto_generated|divider|divider|op_23~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|op_23~9_sumout\ = SUM(( VCC ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_23~14\ ))
-- \Mod0|auto_generated|divider|divider|op_23~10\ = CARRY(( VCC ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_23~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|op_23~14\,
	sumout => \Mod0|auto_generated|divider|divider|op_23~9_sumout\,
	cout => \Mod0|auto_generated|divider|divider|op_23~10\);

\Mod0|auto_generated|divider|divider|op_23~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|op_23~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_23~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|op_23~10\,
	sumout => \Mod0|auto_generated|divider|divider|op_23~1_sumout\);

\Mod0|auto_generated|divider|divider|op_25~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|op_25~25_sumout\ = SUM(( (!\Mod0|auto_generated|divider|divider|op_23~1_sumout\ & (((\Mod0|auto_generated|divider|divider|op_23~17_sumout\)))) # (\Mod0|auto_generated|divider|divider|op_23~1_sumout\ & (next_index(2) & 
-- (!\Add3~0_combout\))) ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_25~10\ ))
-- \Mod0|auto_generated|divider|divider|op_25~26\ = CARRY(( (!\Mod0|auto_generated|divider|divider|op_23~1_sumout\ & (((\Mod0|auto_generated|divider|divider|op_23~17_sumout\)))) # (\Mod0|auto_generated|divider|divider|op_23~1_sumout\ & (next_index(2) & 
-- (!\Add3~0_combout\))) ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_25~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001000011011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_next_index(2),
	datab => \Mod0|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datac => \ALT_INV_Add3~0_combout\,
	datad => \Mod0|auto_generated|divider|divider|ALT_INV_op_23~17_sumout\,
	cin => \Mod0|auto_generated|divider|divider|op_25~10\,
	sumout => \Mod0|auto_generated|divider|divider|op_25~25_sumout\,
	cout => \Mod0|auto_generated|divider|divider|op_25~26\);

\Mod0|auto_generated|divider|divider|op_25~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|op_25~21_sumout\ = SUM(( (!\Mod0|auto_generated|divider|divider|op_23~1_sumout\ & \Mod0|auto_generated|divider|divider|op_23~13_sumout\) ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_25~26\ ))
-- \Mod0|auto_generated|divider|divider|op_25~22\ = CARRY(( (!\Mod0|auto_generated|divider|divider|op_23~1_sumout\ & \Mod0|auto_generated|divider|divider|op_23~13_sumout\) ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_25~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datad => \Mod0|auto_generated|divider|divider|ALT_INV_op_23~13_sumout\,
	cin => \Mod0|auto_generated|divider|divider|op_25~26\,
	sumout => \Mod0|auto_generated|divider|divider|op_25~21_sumout\,
	cout => \Mod0|auto_generated|divider|divider|op_25~22\);

\Mod0|auto_generated|divider|divider|op_25~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|op_25~17_sumout\ = SUM(( (!\Mod0|auto_generated|divider|divider|op_23~1_sumout\ & \Mod0|auto_generated|divider|divider|op_23~9_sumout\) ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_25~22\ ))
-- \Mod0|auto_generated|divider|divider|op_25~18\ = CARRY(( (!\Mod0|auto_generated|divider|divider|op_23~1_sumout\ & \Mod0|auto_generated|divider|divider|op_23~9_sumout\) ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_25~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datad => \Mod0|auto_generated|divider|divider|ALT_INV_op_23~9_sumout\,
	cin => \Mod0|auto_generated|divider|divider|op_25~22\,
	sumout => \Mod0|auto_generated|divider|divider|op_25~17_sumout\,
	cout => \Mod0|auto_generated|divider|divider|op_25~18\);

\Mod0|auto_generated|divider|divider|op_25~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|op_25~13_sumout\ = SUM(( VCC ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_25~18\ ))
-- \Mod0|auto_generated|divider|divider|op_25~14\ = CARRY(( VCC ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_25~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|op_25~18\,
	sumout => \Mod0|auto_generated|divider|divider|op_25~13_sumout\,
	cout => \Mod0|auto_generated|divider|divider|op_25~14\);

\Mod0|auto_generated|divider|divider|op_25~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|op_25~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_25~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|op_25~14\,
	sumout => \Mod0|auto_generated|divider|divider|op_25~1_sumout\);

\Mod0|auto_generated|divider|divider|StageOut[963]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[963]~4_combout\ = (!\Mod0|auto_generated|divider|divider|op_25~1_sumout\ & (((\Mod0|auto_generated|divider|divider|op_25~21_sumout\)))) # (\Mod0|auto_generated|divider|divider|op_25~1_sumout\ & 
-- (!\Mod0|auto_generated|divider|divider|op_23~1_sumout\ & (\Mod0|auto_generated|divider|divider|op_23~13_sumout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001011110010000000101111001000000010111100100000001011110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datab => \Mod0|auto_generated|divider|divider|ALT_INV_op_23~13_sumout\,
	datac => \Mod0|auto_generated|divider|divider|ALT_INV_op_25~1_sumout\,
	datad => \Mod0|auto_generated|divider|divider|ALT_INV_op_25~21_sumout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[963]~4_combout\);

\Mod0|auto_generated|divider|divider|StageOut[929]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[929]~5_combout\ = (!\Mod0|auto_generated|divider|divider|op_23~1_sumout\ & \Mod0|auto_generated|divider|divider|op_23~17_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datab => \Mod0|auto_generated|divider|divider|ALT_INV_op_23~17_sumout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[929]~5_combout\);

\Mod0|auto_generated|divider|divider|StageOut[929]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[929]~6_combout\ = (next_index(2) & (\Mod0|auto_generated|divider|divider|op_23~1_sumout\ & !\Add3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000000100000001000000010000000100000001000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_next_index(2),
	datab => \Mod0|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datac => \ALT_INV_Add3~0_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[929]~6_combout\);

\Mod0|auto_generated|divider|divider|op_26~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|op_26~30_cout\ = CARRY(( (!\Mod0|auto_generated|divider|divider|op_25~1_sumout\ & (((\Mod0|auto_generated|divider|divider|op_25~25_sumout\)))) # (\Mod0|auto_generated|divider|divider|op_25~1_sumout\ & 
-- (((\Mod0|auto_generated|divider|divider|StageOut[929]~6_combout\)) # (\Mod0|auto_generated|divider|divider|StageOut[929]~5_combout\))) ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_26~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|ALT_INV_StageOut[929]~5_combout\,
	datab => \Mod0|auto_generated|divider|divider|ALT_INV_op_25~1_sumout\,
	datac => \Mod0|auto_generated|divider|divider|ALT_INV_op_25~25_sumout\,
	datad => \Mod0|auto_generated|divider|divider|ALT_INV_StageOut[929]~6_combout\,
	cin => \Mod0|auto_generated|divider|divider|op_26~14\,
	cout => \Mod0|auto_generated|divider|divider|op_26~30_cout\);

\Mod0|auto_generated|divider|divider|op_26~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|op_26~26_cout\ = CARRY(( \Mod0|auto_generated|divider|divider|StageOut[963]~4_combout\ ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_26~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Mod0|auto_generated|divider|divider|ALT_INV_StageOut[963]~4_combout\,
	cin => \Mod0|auto_generated|divider|divider|op_26~30_cout\,
	cout => \Mod0|auto_generated|divider|divider|op_26~26_cout\);

\Mod0|auto_generated|divider|divider|op_26~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|op_26~22_cout\ = CARRY(( (!\Mod0|auto_generated|divider|divider|op_25~1_sumout\ & (((\Mod0|auto_generated|divider|divider|op_25~17_sumout\)))) # (\Mod0|auto_generated|divider|divider|op_25~1_sumout\ & 
-- (\Mod0|auto_generated|divider|divider|op_23~9_sumout\ & (!\Mod0|auto_generated|divider|divider|op_23~1_sumout\))) ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_26~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001000011011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|ALT_INV_op_23~9_sumout\,
	datab => \Mod0|auto_generated|divider|divider|ALT_INV_op_25~1_sumout\,
	datac => \Mod0|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datad => \Mod0|auto_generated|divider|divider|ALT_INV_op_25~17_sumout\,
	cin => \Mod0|auto_generated|divider|divider|op_26~26_cout\,
	cout => \Mod0|auto_generated|divider|divider|op_26~22_cout\);

\Mod0|auto_generated|divider|divider|op_26~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|op_26~18_cout\ = CARRY(( (!\Mod0|auto_generated|divider|divider|op_25~1_sumout\ & \Mod0|auto_generated|divider|divider|op_25~13_sumout\) ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_26~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|ALT_INV_op_25~1_sumout\,
	datad => \Mod0|auto_generated|divider|divider|ALT_INV_op_25~13_sumout\,
	cin => \Mod0|auto_generated|divider|divider|op_26~22_cout\,
	cout => \Mod0|auto_generated|divider|divider|op_26~18_cout\);

\Mod0|auto_generated|divider|divider|op_26~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|op_26~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_26~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|op_26~18_cout\,
	sumout => \Mod0|auto_generated|divider|divider|op_26~1_sumout\);

\Mod0|auto_generated|divider|divider|StageOut[992]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[992]~0_combout\ = (!\Mod0|auto_generated|divider|divider|op_26~1_sumout\ & ((!\Mod0|auto_generated|divider|divider|op_26~5_sumout\))) # (\Mod0|auto_generated|divider|divider|op_26~1_sumout\ & (!next_index(0)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110001011100010111000101110001011100010111000101110001011100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_next_index(0),
	datab => \Mod0|auto_generated|divider|divider|ALT_INV_op_26~1_sumout\,
	datac => \Mod0|auto_generated|divider|divider|ALT_INV_op_26~5_sumout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[992]~0_combout\);

\next_index[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_NEW~input_o\,
	d => \Mod0|auto_generated|divider|divider|StageOut[992]~0_combout\,
	clrn => \RESETN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => next_index(0));

\state~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \state~0_combout\ = ((next_index(0) & (next_index(1) & !next_index(2)))) # (\state~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011111111000100001111111100010000111111110001000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_next_index(0),
	datab => ALT_INV_next_index(1),
	datac => ALT_INV_next_index(2),
	datad => \ALT_INV_state~q\,
	combout => \state~0_combout\);

state : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_NEW~input_o\,
	d => \state~0_combout\,
	clrn => \RESETN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \state~q\);

\last_index~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \last_index~3_combout\ = !next_index(2) $ (((!next_index(0)) # (!next_index(1))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111000011110000111100001111000011110000111100001111000011110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_next_index(0),
	datab => ALT_INV_next_index(1),
	datac => ALT_INV_next_index(2),
	combout => \last_index~3_combout\);

\last_index[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \last_index[2]~0_combout\ = (\RESETN~input_o\ & !\state~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RESETN~input_o\,
	datab => \ALT_INV_state~q\,
	combout => \last_index[2]~0_combout\);

\last_index[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_NEW~input_o\,
	d => \last_index~3_combout\,
	ena => \last_index[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => last_index(2));

\last_index~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \last_index~2_combout\ = (!next_index(0) & (!next_index(1))) # (next_index(0) & (next_index(1) & next_index(2)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100110001001100010011000100110001001100010011000100110001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_next_index(0),
	datab => ALT_INV_next_index(1),
	datac => ALT_INV_next_index(2),
	combout => \last_index~2_combout\);

\last_index[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_NEW~input_o\,
	d => \last_index~2_combout\,
	ena => \last_index[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => last_index(1));

\last_index~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \last_index~1_combout\ = (next_index(0) & ((!next_index(1)) # (next_index(2))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010101000101010001010100010101000101010001010100010101000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_next_index(0),
	datab => ALT_INV_next_index(1),
	datac => ALT_INV_next_index(2),
	combout => \last_index~1_combout\);

\last_index[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_NEW~input_o\,
	d => \last_index~1_combout\,
	ena => \last_index[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => last_index(0));

\Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~5_sumout\ = SUM(( !last_index(0) $ (average(30)) ) + ( !VCC ) + ( !VCC ))
-- \Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~6\ = CARRY(( !last_index(0) $ (average(30)) ) + ( !VCC ) + ( !VCC ))
-- \Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~7\ = SHARE((average(30)) # (last_index(0)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011111111111100000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_last_index(0),
	datad => ALT_INV_average(30),
	cin => GND,
	sharein => GND,
	sumout => \Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~5_sumout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~6\,
	shareout => \Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~7\);

\Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~1_sumout\ = SUM(( VCC ) + ( \Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~7\ ) + ( \Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~6\,
	sharein => \Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~7\,
	sumout => \Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~1_sumout\);

\average~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \average~20_combout\ = ( !\Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~1_sumout\ & ( (!\state~q\ & (!last_index(2) & (!last_index(1) & !last_index(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_state~q\,
	datab => ALT_INV_last_index(2),
	datac => ALT_INV_last_index(1),
	datad => ALT_INV_last_index(0),
	datae => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_0_result_int[1]~1_sumout\,
	combout => \average~20_combout\);

\average[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_NEW~input_o\,
	d => \average~20_combout\,
	ena => \RESETN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => average(30));

\Add2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~0_combout\ = (last_index(1) & last_index(0))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_last_index(1),
	datab => ALT_INV_last_index(0),
	combout => \Add2~0_combout\);

\Div0|auto_generated|divider|divider|StageOut[0]~99\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[0]~99_combout\ = ( \Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~1_sumout\ & ( average(30) ) ) # ( !\Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~1_sumout\ & ( (average(30) & 
-- (((last_index(0)) # (last_index(1))) # (last_index(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010101010101010101010101010100010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_average(30),
	datab => ALT_INV_last_index(2),
	datac => ALT_INV_last_index(1),
	datad => ALT_INV_last_index(0),
	datae => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_0_result_int[1]~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[0]~99_combout\);

\Div0|auto_generated|divider|divider|StageOut[0]~100\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[0]~100_combout\ = ( \Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~5_sumout\ & ( (!last_index(2) & (!last_index(1) & (!last_index(0) & 
-- !\Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~1_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000000000000000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_last_index(2),
	datab => ALT_INV_last_index(1),
	datac => ALT_INV_last_index(0),
	datad => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_0_result_int[1]~1_sumout\,
	datae => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_0_result_int[0]~5_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[0]~100_combout\);

\Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout\ = SUM(( !last_index(0) $ (average(29)) ) + ( !VCC ) + ( !VCC ))
-- \Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~10\ = CARRY(( !last_index(0) $ (average(29)) ) + ( !VCC ) + ( !VCC ))
-- \Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~11\ = SHARE((average(29)) # (last_index(0)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001111110011111100000000000000001100001111000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_last_index(0),
	datac => ALT_INV_average(29),
	cin => GND,
	sharein => GND,
	sumout => \Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~10\,
	shareout => \Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~11\);

\Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~5_sumout\ = SUM(( !last_index(1) $ (!last_index(0) $ (((!\Div0|auto_generated|divider|divider|StageOut[0]~99_combout\ & !\Div0|auto_generated|divider|divider|StageOut[0]~100_combout\)))) ) + ( 
-- \Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~11\ ) + ( \Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~10\ ))
-- \Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~6\ = CARRY(( !last_index(1) $ (!last_index(0) $ (((!\Div0|auto_generated|divider|divider|StageOut[0]~99_combout\ & !\Div0|auto_generated|divider|divider|StageOut[0]~100_combout\)))) ) + ( 
-- \Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~11\ ) + ( \Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~10\ ))
-- \Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~7\ = SHARE((!\Div0|auto_generated|divider|divider|StageOut[0]~99_combout\ & (\Div0|auto_generated|divider|divider|StageOut[0]~100_combout\ & (!last_index(1) $ (last_index(0))))) # 
-- (\Div0|auto_generated|divider|divider|StageOut[0]~99_combout\ & (!last_index(1) $ ((last_index(0))))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010011001100100000000000000001001011001100110",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_last_index(1),
	datab => ALT_INV_last_index(0),
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[0]~99_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[0]~100_combout\,
	cin => \Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~10\,
	sharein => \Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~11\,
	sumout => \Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~5_sumout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~6\,
	shareout => \Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~7\);

\Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout\ = SUM(( VCC ) + ( \Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~7\ ) + ( \Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~6\,
	sharein => \Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~7\,
	sumout => \Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout\);

\average~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \average~21_combout\ = ( \Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout\ & ( (\state~q\ & !\Div1|auto_generated|divider|divider|op_13~1_sumout\) ) ) # ( !\Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout\ & ( 
-- (!\state~q\ & (((!last_index(2) & !\Add2~0_combout\)))) # (\state~q\ & (!\Div1|auto_generated|divider|divider|op_13~1_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110010001000100010001000100010011100100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_state~q\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => ALT_INV_last_index(2),
	datad => \ALT_INV_Add2~0_combout\,
	datae => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_1_result_int[2]~1_sumout\,
	combout => \average~21_combout\);

\average[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_NEW~input_o\,
	d => \average~21_combout\,
	ena => \RESETN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => average(29));

\Div1|auto_generated|divider|divider|op_13~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_13~13_sumout\ = SUM(( average(29) ) + ( VCC ) + ( !VCC ))
-- \Div1|auto_generated|divider|divider|op_13~14\ = CARRY(( average(29) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_average(29),
	cin => GND,
	sumout => \Div1|auto_generated|divider|divider|op_13~13_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_13~14\);

\Div1|auto_generated|divider|divider|op_13~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_13~9_sumout\ = SUM(( average(30) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_13~14\ ))
-- \Div1|auto_generated|divider|divider|op_13~10\ = CARRY(( average(30) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_13~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_average(30),
	cin => \Div1|auto_generated|divider|divider|op_13~14\,
	sumout => \Div1|auto_generated|divider|divider|op_13~9_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_13~10\);

\Div1|auto_generated|divider|divider|op_13~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_13~5_sumout\ = SUM(( GND ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_13~10\ ))
-- \Div1|auto_generated|divider|divider|op_13~6\ = CARRY(( GND ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_13~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|op_13~10\,
	sumout => \Div1|auto_generated|divider|divider|op_13~5_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_13~6\);

\Div1|auto_generated|divider|divider|op_13~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_13~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_13~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|op_13~6\,
	sumout => \Div1|auto_generated|divider|divider|op_13~1_sumout\);

\Div1|auto_generated|divider|divider|op_24~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_24~1_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_13~1_sumout\ & \Div1|auto_generated|divider|divider|op_13~5_sumout\) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_24~10\ ))
-- \Div1|auto_generated|divider|divider|op_24~2\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_13~1_sumout\ & \Div1|auto_generated|divider|divider|op_13~5_sumout\) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_24~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_13~5_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_24~10\,
	sumout => \Div1|auto_generated|divider|divider|op_24~1_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_24~2\);

\Div1|auto_generated|divider|divider|op_24~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_24~5_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_24~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|op_24~2\,
	sumout => \Div1|auto_generated|divider|divider|op_24~5_sumout\);

\Add2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~2_combout\ = (last_index(2) & \Add2~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_last_index(2),
	datab => \ALT_INV_Add2~0_combout\,
	combout => \Add2~2_combout\);

\Div0|auto_generated|divider|divider|StageOut[6]~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[6]~101_combout\ = ( \Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout\ & ( \Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~5_sumout\ & ( 
-- (\Div0|auto_generated|divider|divider|StageOut[0]~100_combout\) # (\Div0|auto_generated|divider|divider|StageOut[0]~99_combout\) ) ) ) # ( !\Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout\ & ( 
-- \Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~5_sumout\ & ( (((!last_index(2) & !\Add2~0_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[0]~100_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[0]~99_combout\) ) ) ) # 
-- ( \Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout\ & ( !\Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~5_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[0]~100_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[0]~99_combout\) ) ) ) # ( !\Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout\ & ( !\Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~5_sumout\ & ( (!last_index(2) & 
-- (\Add2~0_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[0]~100_combout\) # (\Div0|auto_generated|divider|divider|StageOut[0]~99_combout\)))) # (last_index(2) & (((\Div0|auto_generated|divider|divider|StageOut[0]~100_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[0]~99_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011101110111000011111111111110001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_last_index(2),
	datab => \ALT_INV_Add2~0_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[0]~99_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[0]~100_combout\,
	datae => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_1_result_int[2]~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_1_result_int[1]~5_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[6]~101_combout\);

\Div0|auto_generated|divider|divider|StageOut[5]~107\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[5]~107_combout\ = (average(29) & (((\Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout\) # (\Add2~0_combout\)) # (last_index(2))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010101010101000101010101010100010101010101010001010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_average(29),
	datab => ALT_INV_last_index(2),
	datac => \ALT_INV_Add2~0_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_1_result_int[2]~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[5]~107_combout\);

\Div0|auto_generated|divider|divider|StageOut[5]~108\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[5]~108_combout\ = (!last_index(2) & (!\Add2~0_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout\ & \Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000001000000000000000100000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_last_index(2),
	datab => \ALT_INV_Add2~0_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_1_result_int[2]~1_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_1_result_int[0]~9_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[5]~108_combout\);

\Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~13_sumout\ = SUM(( !last_index(0) $ (average(28)) ) + ( !VCC ) + ( !VCC ))
-- \Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~14\ = CARRY(( !last_index(0) $ (average(28)) ) + ( !VCC ) + ( !VCC ))
-- \Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~15\ = SHARE((average(28)) # (last_index(0)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001111110011111100000000000000001100001111000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_last_index(0),
	datac => ALT_INV_average(28),
	cin => GND,
	sharein => GND,
	sumout => \Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~13_sumout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~14\,
	shareout => \Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~15\);

\Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~9_sumout\ = SUM(( !last_index(1) $ (!last_index(0) $ (((!\Div0|auto_generated|divider|divider|StageOut[5]~107_combout\ & !\Div0|auto_generated|divider|divider|StageOut[5]~108_combout\)))) ) + ( 
-- \Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~15\ ) + ( \Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~14\ ))
-- \Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~10\ = CARRY(( !last_index(1) $ (!last_index(0) $ (((!\Div0|auto_generated|divider|divider|StageOut[5]~107_combout\ & !\Div0|auto_generated|divider|divider|StageOut[5]~108_combout\)))) ) + ( 
-- \Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~15\ ) + ( \Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~14\ ))
-- \Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~11\ = SHARE((!\Div0|auto_generated|divider|divider|StageOut[5]~107_combout\ & (\Div0|auto_generated|divider|divider|StageOut[5]~108_combout\ & (!last_index(1) $ (last_index(0))))) # 
-- (\Div0|auto_generated|divider|divider|StageOut[5]~107_combout\ & (!last_index(1) $ ((last_index(0))))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010011001100100000000000000001001011001100110",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_last_index(1),
	datab => ALT_INV_last_index(0),
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[5]~107_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[5]~108_combout\,
	cin => \Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~14\,
	sharein => \Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~15\,
	sumout => \Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~9_sumout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~10\,
	shareout => \Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~11\);

\Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5_sumout\ = SUM(( !last_index(2) $ (!\Div0|auto_generated|divider|divider|StageOut[6]~101_combout\ $ (((!last_index(1)) # (!last_index(0))))) ) + ( 
-- \Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~11\ ) + ( \Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~10\ ))
-- \Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~6\ = CARRY(( !last_index(2) $ (!\Div0|auto_generated|divider|divider|StageOut[6]~101_combout\ $ (((!last_index(1)) # (!last_index(0))))) ) + ( 
-- \Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~11\ ) + ( \Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~10\ ))
-- \Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~7\ = SHARE((\Div0|auto_generated|divider|divider|StageOut[6]~101_combout\ & (!last_index(2) $ (((last_index(1) & last_index(0)))))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100000100100000000000000001010010110010110",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_last_index(2),
	datab => ALT_INV_last_index(1),
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[6]~101_combout\,
	datad => ALT_INV_last_index(0),
	cin => \Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~10\,
	sharein => \Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~11\,
	sumout => \Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5_sumout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~6\,
	shareout => \Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~7\);

\Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\ = SUM(( VCC ) + ( \Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~7\ ) + ( \Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~6\,
	sharein => \Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~7\,
	sumout => \Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\);

\Div0|auto_generated|divider|divider|selnose[64]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|selnose\(64) = (\Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\) # (\Add2~2_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011101110111011101110111011101110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add2~2_combout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[3]~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|selnose\(64));

\average~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \average~26_combout\ = (!\state~q\ & ((!\Div0|auto_generated|divider|divider|selnose\(64)))) # (\state~q\ & (!\Div1|auto_generated|divider|divider|op_24~5_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110010011100100111001001110010011100100111001001110010011100100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_state~q\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_24~5_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_selnose\(64),
	combout => \average~26_combout\);

\average[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_NEW~input_o\,
	d => \average~26_combout\,
	ena => \RESETN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => average(28));

\Div1|auto_generated|divider|divider|op_24~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_24~17_sumout\ = SUM(( average(28) ) + ( VCC ) + ( !VCC ))
-- \Div1|auto_generated|divider|divider|op_24~18\ = CARRY(( average(28) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_average(28),
	cin => GND,
	sumout => \Div1|auto_generated|divider|divider|op_24~17_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_24~18\);

\Div1|auto_generated|divider|divider|op_24~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_24~13_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_13~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_13~13_sumout\))) # (\Div1|auto_generated|divider|divider|op_13~1_sumout\ & (average(29))) ) + 
-- ( VCC ) + ( \Div1|auto_generated|divider|divider|op_24~18\ ))
-- \Div1|auto_generated|divider|divider|op_24~14\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_13~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_13~13_sumout\))) # (\Div1|auto_generated|divider|divider|op_13~1_sumout\ & (average(29))) ) + ( VCC 
-- ) + ( \Div1|auto_generated|divider|divider|op_24~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_average(29),
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_13~13_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_24~18\,
	sumout => \Div1|auto_generated|divider|divider|op_24~13_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_24~14\);

\Div1|auto_generated|divider|divider|op_24~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_24~9_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_13~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_13~9_sumout\))) # (\Div1|auto_generated|divider|divider|op_13~1_sumout\ & (average(30))) ) + ( 
-- GND ) + ( \Div1|auto_generated|divider|divider|op_24~14\ ))
-- \Div1|auto_generated|divider|divider|op_24~10\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_13~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_13~9_sumout\))) # (\Div1|auto_generated|divider|divider|op_13~1_sumout\ & (average(30))) ) + ( GND 
-- ) + ( \Div1|auto_generated|divider|divider|op_24~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_average(30),
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_13~9_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_24~14\,
	sumout => \Div1|auto_generated|divider|divider|op_24~9_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_24~10\);

\Div1|auto_generated|divider|divider|StageOut[99]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[99]~26_combout\ = (\Div1|auto_generated|divider|divider|op_24~1_sumout\ & !\Div1|auto_generated|divider|divider|op_24~5_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_24~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_24~5_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[99]~26_combout\);

\Div1|auto_generated|divider|divider|StageOut[65]~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[65]~55_combout\ = (!\Div1|auto_generated|divider|divider|op_13~1_sumout\ & \Div1|auto_generated|divider|divider|op_13~9_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_13~9_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[65]~55_combout\);

\Div1|auto_generated|divider|divider|StageOut[65]~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[65]~56_combout\ = (average(30) & \Div1|auto_generated|divider|divider|op_13~1_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_average(30),
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[65]~56_combout\);

\Div1|auto_generated|divider|divider|StageOut[97]~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[97]~97_combout\ = ( \Div1|auto_generated|divider|divider|op_24~13_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_24~5_sumout\) # ((!\Div1|auto_generated|divider|divider|op_13~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_13~13_sumout\))) # (\Div1|auto_generated|divider|divider|op_13~1_sumout\ & (average(29)))) ) ) # ( !\Div1|auto_generated|divider|divider|op_24~13_sumout\ & ( (\Div1|auto_generated|divider|divider|op_24~5_sumout\ & 
-- ((!\Div1|auto_generated|divider|divider|op_13~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_13~13_sumout\))) # (\Div1|auto_generated|divider|divider|op_13~1_sumout\ & (average(29))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_average(29),
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_13~13_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_24~5_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_24~13_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[97]~97_combout\);

\Div0|auto_generated|divider|divider|StageOut[5]~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[5]~109_combout\ = (\Div0|auto_generated|divider|divider|StageOut[5]~108_combout\) # (\Div0|auto_generated|divider|divider|StageOut[5]~107_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011101110111011101110111011101110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[5]~107_combout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[5]~108_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[5]~109_combout\);

\Add2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~1_combout\ = !last_index(2) $ (!\Add2~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_last_index(2),
	datab => \ALT_INV_Add2~0_combout\,
	combout => \Add2~1_combout\);

\Add2~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~3_combout\ = !last_index(1) $ (!last_index(0))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_last_index(1),
	datab => ALT_INV_last_index(0),
	combout => \Add2~3_combout\);

\Div0|auto_generated|divider|divider|op_24~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_24~14_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div0|auto_generated|divider|divider|op_24~14_cout\);

\Div0|auto_generated|divider|divider|op_24~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_24~5_sumout\ = SUM(( average(27) ) + ( last_index(0) ) + ( \Div0|auto_generated|divider|divider|op_24~14_cout\ ))
-- \Div0|auto_generated|divider|divider|op_24~6\ = CARRY(( average(27) ) + ( last_index(0) ) + ( \Div0|auto_generated|divider|divider|op_24~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_average(27),
	dataf => ALT_INV_last_index(0),
	cin => \Div0|auto_generated|divider|divider|op_24~14_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_24~5_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_24~6\);

\Div0|auto_generated|divider|divider|op_24~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_24~17_sumout\ = SUM(( (!\Add2~2_combout\ & ((!\Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\ & (\Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~13_sumout\)) # 
-- (\Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\ & ((average(28)))))) # (\Add2~2_combout\ & (((average(28))))) ) + ( !\Add2~3_combout\ ) + ( \Div0|auto_generated|divider|divider|op_24~6\ ))
-- \Div0|auto_generated|divider|divider|op_24~18\ = CARRY(( (!\Add2~2_combout\ & ((!\Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\ & (\Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~13_sumout\)) # 
-- (\Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\ & ((average(28)))))) # (\Add2~2_combout\ & (((average(28))))) ) + ( !\Add2~3_combout\ ) + ( \Div0|auto_generated|divider|divider|op_24~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000100001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add2~2_combout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[3]~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[0]~13_sumout\,
	datad => ALT_INV_average(28),
	dataf => \ALT_INV_Add2~3_combout\,
	cin => \Div0|auto_generated|divider|divider|op_24~6\,
	sumout => \Div0|auto_generated|divider|divider|op_24~17_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_24~18\);

\Div0|auto_generated|divider|divider|op_24~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_24~21_sumout\ = SUM(( (!\Add2~2_combout\ & ((!\Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\ & (\Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~9_sumout\)) # 
-- (\Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\ & ((\Div0|auto_generated|divider|divider|StageOut[5]~109_combout\))))) # (\Add2~2_combout\ & (((\Div0|auto_generated|divider|divider|StageOut[5]~109_combout\)))) ) + ( 
-- !\Add2~1_combout\ ) + ( \Div0|auto_generated|divider|divider|op_24~18\ ))
-- \Div0|auto_generated|divider|divider|op_24~22\ = CARRY(( (!\Add2~2_combout\ & ((!\Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\ & (\Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~9_sumout\)) # 
-- (\Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\ & ((\Div0|auto_generated|divider|divider|StageOut[5]~109_combout\))))) # (\Add2~2_combout\ & (((\Div0|auto_generated|divider|divider|StageOut[5]~109_combout\)))) ) + ( 
-- !\Add2~1_combout\ ) + ( \Div0|auto_generated|divider|divider|op_24~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000100001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add2~2_combout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[3]~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[1]~9_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[5]~109_combout\,
	dataf => \ALT_INV_Add2~1_combout\,
	cin => \Div0|auto_generated|divider|divider|op_24~18\,
	sumout => \Div0|auto_generated|divider|divider|op_24~21_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_24~22\);

\Div0|auto_generated|divider|divider|op_24~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_24~9_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|selnose\(64) & ((\Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5_sumout\))) # (\Div0|auto_generated|divider|divider|selnose\(64) & 
-- (\Div0|auto_generated|divider|divider|StageOut[6]~101_combout\)) ) + ( (!last_index(2)) # (!\Add2~0_combout\) ) + ( \Div0|auto_generated|divider|divider|op_24~22\ ))
-- \Div0|auto_generated|divider|divider|op_24~10\ = CARRY(( (!\Div0|auto_generated|divider|divider|selnose\(64) & ((\Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5_sumout\))) # (\Div0|auto_generated|divider|divider|selnose\(64) & 
-- (\Div0|auto_generated|divider|divider|StageOut[6]~101_combout\)) ) + ( (!last_index(2)) # (!\Add2~0_combout\) ) + ( \Div0|auto_generated|divider|divider|op_24~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000111100000000000000000001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_selnose\(64),
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[6]~101_combout\,
	datac => ALT_INV_last_index(2),
	datad => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[2]~5_sumout\,
	dataf => \ALT_INV_Add2~0_combout\,
	cin => \Div0|auto_generated|divider|divider|op_24~22\,
	sumout => \Div0|auto_generated|divider|divider|op_24~9_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_24~10\);

\Div0|auto_generated|divider|divider|op_24~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_24~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_24~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|op_24~10\,
	sumout => \Div0|auto_generated|divider|divider|op_24~1_sumout\);

\average~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \average~27_combout\ = (!\state~q\ & ((!\Div0|auto_generated|divider|divider|op_24~1_sumout\))) # (\state~q\ & (!\Div1|auto_generated|divider|divider|op_27~1_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110010011100100111001001110010011100100111001001110010011100100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_state~q\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_27~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_24~1_sumout\,
	combout => \average~27_combout\);

\average[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_NEW~input_o\,
	d => \average~27_combout\,
	ena => \RESETN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => average(27));

\Div1|auto_generated|divider|divider|op_27~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_27~21_sumout\ = SUM(( average(27) ) + ( VCC ) + ( !VCC ))
-- \Div1|auto_generated|divider|divider|op_27~22\ = CARRY(( average(27) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_average(27),
	cin => GND,
	sumout => \Div1|auto_generated|divider|divider|op_27~21_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_27~22\);

\Div1|auto_generated|divider|divider|op_27~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_27~17_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_24~5_sumout\ & ((\Div1|auto_generated|divider|divider|op_24~17_sumout\))) # (\Div1|auto_generated|divider|divider|op_24~5_sumout\ & (average(28))) ) + 
-- ( VCC ) + ( \Div1|auto_generated|divider|divider|op_27~22\ ))
-- \Div1|auto_generated|divider|divider|op_27~18\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_24~5_sumout\ & ((\Div1|auto_generated|divider|divider|op_24~17_sumout\))) # (\Div1|auto_generated|divider|divider|op_24~5_sumout\ & (average(28))) ) + ( VCC 
-- ) + ( \Div1|auto_generated|divider|divider|op_27~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_average(28),
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_24~5_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_24~17_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_27~22\,
	sumout => \Div1|auto_generated|divider|divider|op_27~17_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_27~18\);

\Div1|auto_generated|divider|divider|op_27~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_27~13_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[97]~97_combout\ ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_27~18\ ))
-- \Div1|auto_generated|divider|divider|op_27~14\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[97]~97_combout\ ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_27~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[97]~97_combout\,
	cin => \Div1|auto_generated|divider|divider|op_27~18\,
	sumout => \Div1|auto_generated|divider|divider|op_27~13_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_27~14\);

\Div1|auto_generated|divider|divider|op_27~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_27~9_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_24~5_sumout\ & (((\Div1|auto_generated|divider|divider|op_24~9_sumout\)))) # (\Div1|auto_generated|divider|divider|op_24~5_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[65]~56_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[65]~55_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_27~14\ ))
-- \Div1|auto_generated|divider|divider|op_27~10\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_24~5_sumout\ & (((\Div1|auto_generated|divider|divider|op_24~9_sumout\)))) # (\Div1|auto_generated|divider|divider|op_24~5_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[65]~56_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[65]~55_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_27~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[65]~55_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_24~5_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_24~9_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[65]~56_combout\,
	cin => \Div1|auto_generated|divider|divider|op_27~14\,
	sumout => \Div1|auto_generated|divider|divider|op_27~9_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_27~10\);

\Div1|auto_generated|divider|divider|op_27~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_27~5_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_24~5_sumout\ & (((\Div1|auto_generated|divider|divider|op_24~1_sumout\)))) # (\Div1|auto_generated|divider|divider|op_24~5_sumout\ & 
-- (\Div1|auto_generated|divider|divider|op_13~5_sumout\ & (!\Div1|auto_generated|divider|divider|op_13~1_sumout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_27~10\ ))
-- \Div1|auto_generated|divider|divider|op_27~6\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_24~5_sumout\ & (((\Div1|auto_generated|divider|divider|op_24~1_sumout\)))) # (\Div1|auto_generated|divider|divider|op_24~5_sumout\ & 
-- (\Div1|auto_generated|divider|divider|op_13~5_sumout\ & (!\Div1|auto_generated|divider|divider|op_13~1_sumout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_27~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010011110100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_13~5_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_24~5_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_24~1_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_27~10\,
	sumout => \Div1|auto_generated|divider|divider|op_27~5_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_27~6\);

\Div1|auto_generated|divider|divider|op_27~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_27~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_27~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|op_27~6\,
	sumout => \Div1|auto_generated|divider|divider|op_27~1_sumout\);

\Div1|auto_generated|divider|divider|StageOut[99]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[99]~27_combout\ = (!\Div1|auto_generated|divider|divider|op_13~1_sumout\ & (\Div1|auto_generated|divider|divider|op_13~5_sumout\ & \Div1|auto_generated|divider|divider|op_24~5_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_13~5_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_24~5_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[99]~27_combout\);

\Div1|auto_generated|divider|divider|StageOut[131]~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[131]~57_combout\ = ( \Div1|auto_generated|divider|divider|op_27~1_sumout\ & ( \Div1|auto_generated|divider|divider|op_27~9_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_24~5_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|op_24~9_sumout\)))) # (\Div1|auto_generated|divider|divider|op_24~5_sumout\ & (((\Div1|auto_generated|divider|divider|StageOut[65]~56_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[65]~55_combout\))) ) 
-- ) ) # ( !\Div1|auto_generated|divider|divider|op_27~1_sumout\ & ( \Div1|auto_generated|divider|divider|op_27~9_sumout\ ) ) # ( \Div1|auto_generated|divider|divider|op_27~1_sumout\ & ( !\Div1|auto_generated|divider|divider|op_27~9_sumout\ & ( 
-- (!\Div1|auto_generated|divider|divider|op_24~5_sumout\ & (((\Div1|auto_generated|divider|divider|op_24~9_sumout\)))) # (\Div1|auto_generated|divider|divider|op_24~5_sumout\ & (((\Div1|auto_generated|divider|divider|StageOut[65]~56_combout\)) # 
-- (\Div1|auto_generated|divider|divider|StageOut[65]~55_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000110110101111111111111111111110001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_24~5_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[65]~55_combout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_24~9_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[65]~56_combout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_27~1_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_27~9_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[131]~57_combout\);

\Div1|auto_generated|divider|divider|StageOut[97]~136\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[97]~136_combout\ = (!\Div1|auto_generated|divider|divider|op_24~5_sumout\ & \Div1|auto_generated|divider|divider|op_24~13_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_24~5_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_24~13_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[97]~136_combout\);

\Div1|auto_generated|divider|divider|StageOut[97]~137\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[97]~137_combout\ = (\Div1|auto_generated|divider|divider|op_24~5_sumout\ & ((!\Div1|auto_generated|divider|divider|op_13~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_13~13_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_13~1_sumout\ & (average(29)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_average(29),
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_13~13_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_24~5_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[97]~137_combout\);

\Div1|auto_generated|divider|divider|StageOut[129]~139\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[129]~139_combout\ = ( \Div1|auto_generated|divider|divider|op_27~17_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_27~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_24~5_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_24~17_sumout\))) # (\Div1|auto_generated|divider|divider|op_24~5_sumout\ & (average(28)))) ) ) # ( !\Div1|auto_generated|divider|divider|op_27~17_sumout\ & ( (\Div1|auto_generated|divider|divider|op_27~1_sumout\ & 
-- ((!\Div1|auto_generated|divider|divider|op_24~5_sumout\ & ((\Div1|auto_generated|divider|divider|op_24~17_sumout\))) # (\Div1|auto_generated|divider|divider|op_24~5_sumout\ & (average(28))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_average(28),
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_24~5_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_24~17_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_27~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_27~17_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[129]~139_combout\);

\Div1|auto_generated|divider|divider|op_28~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_28~1_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_27~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_27~5_sumout\)))) # (\Div1|auto_generated|divider|divider|op_27~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[99]~27_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[99]~26_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_28~10\ ))
-- \Div1|auto_generated|divider|divider|op_28~2\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_27~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_27~5_sumout\)))) # (\Div1|auto_generated|divider|divider|op_27~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[99]~27_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[99]~26_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_28~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[99]~26_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_27~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_27~5_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[99]~27_combout\,
	cin => \Div1|auto_generated|divider|divider|op_28~10\,
	sumout => \Div1|auto_generated|divider|divider|op_28~1_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_28~2\);

\Div1|auto_generated|divider|divider|op_28~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_28~5_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_28~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|op_28~2\,
	sumout => \Div1|auto_generated|divider|divider|op_28~5_sumout\);

\Div0|auto_generated|divider|divider|StageOut[12]~112\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[12]~112_combout\ = (!\Div0|auto_generated|divider|divider|selnose\(64) & \Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_selnose\(64),
	datab => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[2]~5_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[12]~112_combout\);

\Div0|auto_generated|divider|divider|StageOut[12]~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[12]~113_combout\ = (\Div0|auto_generated|divider|divider|StageOut[6]~101_combout\ & \Div0|auto_generated|divider|divider|selnose\(64))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[6]~101_combout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_selnose\(64),
	combout => \Div0|auto_generated|divider|divider|StageOut[12]~113_combout\);

\Div0|auto_generated|divider|divider|StageOut[11]~110\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[11]~110_combout\ = (!\Div0|auto_generated|divider|divider|selnose\(64) & (\Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~9_sumout\)) # (\Div0|auto_generated|divider|divider|selnose\(64) & 
-- ((\Div0|auto_generated|divider|divider|StageOut[5]~109_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_selnose\(64),
	datab => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[1]~9_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[5]~109_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[11]~110_combout\);

\Div0|auto_generated|divider|divider|StageOut[10]~103\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[10]~103_combout\ = (!\Div0|auto_generated|divider|divider|selnose\(64) & ((\Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~13_sumout\))) # (\Div0|auto_generated|divider|divider|selnose\(64) & 
-- (average(28)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_average(28),
	datab => \Div0|auto_generated|divider|divider|ALT_INV_selnose\(64),
	datac => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[0]~13_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[10]~103_combout\);

\Div0|auto_generated|divider|divider|op_26~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_26~18_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div0|auto_generated|divider|divider|op_26~18_cout\);

\Div0|auto_generated|divider|divider|op_26~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_26~5_sumout\ = SUM(( average(26) ) + ( last_index(0) ) + ( \Div0|auto_generated|divider|divider|op_26~18_cout\ ))
-- \Div0|auto_generated|divider|divider|op_26~6\ = CARRY(( average(26) ) + ( last_index(0) ) + ( \Div0|auto_generated|divider|divider|op_26~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_average(26),
	dataf => ALT_INV_last_index(0),
	cin => \Div0|auto_generated|divider|divider|op_26~18_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_26~5_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_26~6\);

\Div0|auto_generated|divider|divider|op_26~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_26~9_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_24~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_24~5_sumout\))) # (\Div0|auto_generated|divider|divider|op_24~1_sumout\ & (average(27))) ) + ( 
-- !last_index(0) $ (last_index(1)) ) + ( \Div0|auto_generated|divider|divider|op_26~6\ ))
-- \Div0|auto_generated|divider|divider|op_26~10\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_24~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_24~5_sumout\))) # (\Div0|auto_generated|divider|divider|op_24~1_sumout\ & (average(27))) ) + ( 
-- !last_index(0) $ (last_index(1)) ) + ( \Div0|auto_generated|divider|divider|op_26~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011111111000000000000000000000001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_24~1_sumout\,
	datab => ALT_INV_average(27),
	datac => ALT_INV_last_index(0),
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_24~5_sumout\,
	dataf => ALT_INV_last_index(1),
	cin => \Div0|auto_generated|divider|divider|op_26~6\,
	sumout => \Div0|auto_generated|divider|divider|op_26~9_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_26~10\);

\Div0|auto_generated|divider|divider|op_26~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_26~21_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_24~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_24~17_sumout\))) # (\Div0|auto_generated|divider|divider|op_24~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[10]~103_combout\)) ) + ( !\Add2~1_combout\ ) + ( \Div0|auto_generated|divider|divider|op_26~10\ ))
-- \Div0|auto_generated|divider|divider|op_26~22\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_24~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_24~17_sumout\))) # (\Div0|auto_generated|divider|divider|op_24~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[10]~103_combout\)) ) + ( !\Add2~1_combout\ ) + ( \Div0|auto_generated|divider|divider|op_26~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_24~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[10]~103_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_24~17_sumout\,
	dataf => \ALT_INV_Add2~1_combout\,
	cin => \Div0|auto_generated|divider|divider|op_26~10\,
	sumout => \Div0|auto_generated|divider|divider|op_26~21_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_26~22\);

\Div0|auto_generated|divider|divider|op_26~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_26~25_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_24~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_24~21_sumout\))) # (\Div0|auto_generated|divider|divider|op_24~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[11]~110_combout\)) ) + ( !\Add2~2_combout\ ) + ( \Div0|auto_generated|divider|divider|op_26~22\ ))
-- \Div0|auto_generated|divider|divider|op_26~26\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_24~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_24~21_sumout\))) # (\Div0|auto_generated|divider|divider|op_24~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[11]~110_combout\)) ) + ( !\Add2~2_combout\ ) + ( \Div0|auto_generated|divider|divider|op_26~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_24~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[11]~110_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_24~21_sumout\,
	dataf => \ALT_INV_Add2~2_combout\,
	cin => \Div0|auto_generated|divider|divider|op_26~22\,
	sumout => \Div0|auto_generated|divider|divider|op_26~25_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_26~26\);

\Div0|auto_generated|divider|divider|op_26~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_26~14_cout\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_24~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_24~9_sumout\)))) # (\Div0|auto_generated|divider|divider|op_24~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[12]~113_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[12]~112_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_26~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_24~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[12]~112_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_24~9_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[12]~113_combout\,
	cin => \Div0|auto_generated|divider|divider|op_26~26\,
	cout => \Div0|auto_generated|divider|divider|op_26~14_cout\);

\Div0|auto_generated|divider|divider|op_26~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_26~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_26~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|op_26~14_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_26~1_sumout\);

\average~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \average~30_combout\ = (!\state~q\ & ((!\Div0|auto_generated|divider|divider|op_26~1_sumout\))) # (\state~q\ & (!\Div1|auto_generated|divider|divider|op_28~5_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110010011100100111001001110010011100100111001001110010011100100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_state~q\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_28~5_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_26~1_sumout\,
	combout => \average~30_combout\);

\average[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_NEW~input_o\,
	d => \average~30_combout\,
	ena => \RESETN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => average(26));

\Div1|auto_generated|divider|divider|op_28~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_28~25_sumout\ = SUM(( average(26) ) + ( VCC ) + ( !VCC ))
-- \Div1|auto_generated|divider|divider|op_28~26\ = CARRY(( average(26) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_average(26),
	cin => GND,
	sumout => \Div1|auto_generated|divider|divider|op_28~25_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_28~26\);

\Div1|auto_generated|divider|divider|op_28~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_28~21_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_27~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_27~21_sumout\))) # (\Div1|auto_generated|divider|divider|op_27~1_sumout\ & (average(27))) ) + 
-- ( VCC ) + ( \Div1|auto_generated|divider|divider|op_28~26\ ))
-- \Div1|auto_generated|divider|divider|op_28~22\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_27~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_27~21_sumout\))) # (\Div1|auto_generated|divider|divider|op_27~1_sumout\ & (average(27))) ) + ( VCC 
-- ) + ( \Div1|auto_generated|divider|divider|op_28~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_average(27),
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_27~1_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_27~21_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_28~26\,
	sumout => \Div1|auto_generated|divider|divider|op_28~21_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_28~22\);

\Div1|auto_generated|divider|divider|op_28~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_28~17_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[129]~139_combout\ ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_28~22\ ))
-- \Div1|auto_generated|divider|divider|op_28~18\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[129]~139_combout\ ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_28~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[129]~139_combout\,
	cin => \Div1|auto_generated|divider|divider|op_28~22\,
	sumout => \Div1|auto_generated|divider|divider|op_28~17_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_28~18\);

\Div1|auto_generated|divider|divider|op_28~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_28~13_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_27~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_27~13_sumout\)))) # (\Div1|auto_generated|divider|divider|op_27~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[97]~137_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[97]~136_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_28~18\ ))
-- \Div1|auto_generated|divider|divider|op_28~14\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_27~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_27~13_sumout\)))) # (\Div1|auto_generated|divider|divider|op_27~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[97]~137_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[97]~136_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_28~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[97]~136_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_27~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_27~13_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[97]~137_combout\,
	cin => \Div1|auto_generated|divider|divider|op_28~18\,
	sumout => \Div1|auto_generated|divider|divider|op_28~13_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_28~14\);

\Div1|auto_generated|divider|divider|op_28~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_28~9_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[131]~57_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_28~14\ ))
-- \Div1|auto_generated|divider|divider|op_28~10\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[131]~57_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_28~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[131]~57_combout\,
	cin => \Div1|auto_generated|divider|divider|op_28~14\,
	sumout => \Div1|auto_generated|divider|divider|op_28~9_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_28~10\);

\Div1|auto_generated|divider|divider|StageOut[165]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[165]~24_combout\ = (\Div1|auto_generated|divider|divider|op_28~1_sumout\ & !\Div1|auto_generated|divider|divider|op_28~5_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_28~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_28~5_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[165]~24_combout\);

\Div1|auto_generated|divider|divider|StageOut[132]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[132]~25_combout\ = (!\Div1|auto_generated|divider|divider|op_27~1_sumout\ & \Div1|auto_generated|divider|divider|op_27~5_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_27~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_27~5_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[132]~25_combout\);

\Div1|auto_generated|divider|divider|StageOut[132]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[132]~28_combout\ = (\Div1|auto_generated|divider|divider|op_27~1_sumout\ & ((\Div1|auto_generated|divider|divider|StageOut[99]~27_combout\) # (\Div1|auto_generated|divider|divider|StageOut[99]~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001100010011000100110001001100010011000100110001001100010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[99]~26_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_27~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[99]~27_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[132]~28_combout\);

\Div1|auto_generated|divider|divider|StageOut[131]~94\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[131]~94_combout\ = (!\Div1|auto_generated|divider|divider|op_27~1_sumout\ & \Div1|auto_generated|divider|divider|op_27~9_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_27~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_27~9_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[131]~94_combout\);

\Div1|auto_generated|divider|divider|StageOut[131]~95\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[131]~95_combout\ = ( \Div1|auto_generated|divider|divider|op_27~1_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_24~5_sumout\ & (((\Div1|auto_generated|divider|divider|op_24~9_sumout\)))) # 
-- (\Div1|auto_generated|divider|divider|op_24~5_sumout\ & (((\Div1|auto_generated|divider|divider|StageOut[65]~56_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[65]~55_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000110110101111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_24~5_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[65]~55_combout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_24~9_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[65]~56_combout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_27~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[131]~95_combout\);

\Div1|auto_generated|divider|divider|StageOut[163]~98\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[163]~98_combout\ = ( \Div1|auto_generated|divider|divider|op_28~13_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_28~5_sumout\) # ((!\Div1|auto_generated|divider|divider|op_27~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_27~13_sumout\))) # (\Div1|auto_generated|divider|divider|op_27~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[97]~97_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_28~13_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_28~5_sumout\ & ((!\Div1|auto_generated|divider|divider|op_27~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_27~13_sumout\))) # (\Div1|auto_generated|divider|divider|op_27~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[97]~97_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[97]~97_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_27~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_27~13_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_28~5_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_28~13_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[163]~98_combout\);

\Div1|auto_generated|divider|divider|StageOut[129]~176\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[129]~176_combout\ = (!\Div1|auto_generated|divider|divider|op_27~1_sumout\ & \Div1|auto_generated|divider|divider|op_27~17_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_27~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_27~17_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[129]~176_combout\);

\Div1|auto_generated|divider|divider|StageOut[129]~177\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[129]~177_combout\ = (\Div1|auto_generated|divider|divider|op_27~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_24~5_sumout\ & ((\Div1|auto_generated|divider|divider|op_24~17_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_24~5_sumout\ & (average(28)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_average(28),
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_24~5_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_24~17_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_27~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[129]~177_combout\);

\Div1|auto_generated|divider|divider|StageOut[161]~179\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[161]~179_combout\ = ( \Div1|auto_generated|divider|divider|op_28~21_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_28~5_sumout\) # ((!\Div1|auto_generated|divider|divider|op_27~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_27~21_sumout\))) # (\Div1|auto_generated|divider|divider|op_27~1_sumout\ & (average(27)))) ) ) # ( !\Div1|auto_generated|divider|divider|op_28~21_sumout\ & ( (\Div1|auto_generated|divider|divider|op_28~5_sumout\ & 
-- ((!\Div1|auto_generated|divider|divider|op_27~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_27~21_sumout\))) # (\Div1|auto_generated|divider|divider|op_27~1_sumout\ & (average(27))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_average(27),
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_27~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_27~21_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_28~5_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_28~21_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[161]~179_combout\);

\Div0|auto_generated|divider|divider|StageOut[17]~106\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[17]~106_combout\ = (!\Div0|auto_generated|divider|divider|op_24~1_sumout\ & \Div0|auto_generated|divider|divider|op_24~21_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_24~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_24~21_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[17]~106_combout\);

\Div0|auto_generated|divider|divider|StageOut[17]~111\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[17]~111_combout\ = (\Div0|auto_generated|divider|divider|op_24~1_sumout\ & \Div0|auto_generated|divider|divider|StageOut[11]~110_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_24~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[11]~110_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[17]~111_combout\);

\Div0|auto_generated|divider|divider|StageOut[16]~104\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[16]~104_combout\ = (!\Div0|auto_generated|divider|divider|op_24~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_24~17_sumout\))) # (\Div0|auto_generated|divider|divider|op_24~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[10]~103_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_24~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[10]~103_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_24~17_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[16]~104_combout\);

\Div0|auto_generated|divider|divider|StageOut[15]~96\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[15]~96_combout\ = (!\Div0|auto_generated|divider|divider|op_24~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_24~5_sumout\))) # (\Div0|auto_generated|divider|divider|op_24~1_sumout\ & (average(27)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_average(27),
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_24~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_24~5_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[15]~96_combout\);

\Div0|auto_generated|divider|divider|op_27~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_27~22_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div0|auto_generated|divider|divider|op_27~22_cout\);

\Div0|auto_generated|divider|divider|op_27~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_27~5_sumout\ = SUM(( average(25) ) + ( last_index(0) ) + ( \Div0|auto_generated|divider|divider|op_27~22_cout\ ))
-- \Div0|auto_generated|divider|divider|op_27~6\ = CARRY(( average(25) ) + ( last_index(0) ) + ( \Div0|auto_generated|divider|divider|op_27~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_average(25),
	dataf => ALT_INV_last_index(0),
	cin => \Div0|auto_generated|divider|divider|op_27~22_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_27~5_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_27~6\);

\Div0|auto_generated|divider|divider|op_27~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_27~9_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_26~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_26~5_sumout\))) # (\Div0|auto_generated|divider|divider|op_26~1_sumout\ & (average(26))) ) + ( 
-- !last_index(0) $ (last_index(1)) ) + ( \Div0|auto_generated|divider|divider|op_27~6\ ))
-- \Div0|auto_generated|divider|divider|op_27~10\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_26~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_26~5_sumout\))) # (\Div0|auto_generated|divider|divider|op_26~1_sumout\ & (average(26))) ) + ( 
-- !last_index(0) $ (last_index(1)) ) + ( \Div0|auto_generated|divider|divider|op_27~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011111111000000000000000000000001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_26~1_sumout\,
	datab => ALT_INV_average(26),
	datac => ALT_INV_last_index(0),
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_26~5_sumout\,
	dataf => ALT_INV_last_index(1),
	cin => \Div0|auto_generated|divider|divider|op_27~6\,
	sumout => \Div0|auto_generated|divider|divider|op_27~9_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_27~10\);

\Div0|auto_generated|divider|divider|op_27~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_27~13_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_26~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_26~9_sumout\))) # (\Div0|auto_generated|divider|divider|op_26~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[15]~96_combout\)) ) + ( !\Add2~1_combout\ ) + ( \Div0|auto_generated|divider|divider|op_27~10\ ))
-- \Div0|auto_generated|divider|divider|op_27~14\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_26~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_26~9_sumout\))) # (\Div0|auto_generated|divider|divider|op_26~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[15]~96_combout\)) ) + ( !\Add2~1_combout\ ) + ( \Div0|auto_generated|divider|divider|op_27~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_26~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[15]~96_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_26~9_sumout\,
	dataf => \ALT_INV_Add2~1_combout\,
	cin => \Div0|auto_generated|divider|divider|op_27~10\,
	sumout => \Div0|auto_generated|divider|divider|op_27~13_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_27~14\);

\Div0|auto_generated|divider|divider|op_27~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_27~25_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_26~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_26~21_sumout\))) # (\Div0|auto_generated|divider|divider|op_26~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[16]~104_combout\)) ) + ( !\Add2~2_combout\ ) + ( \Div0|auto_generated|divider|divider|op_27~14\ ))
-- \Div0|auto_generated|divider|divider|op_27~26\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_26~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_26~21_sumout\))) # (\Div0|auto_generated|divider|divider|op_26~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[16]~104_combout\)) ) + ( !\Add2~2_combout\ ) + ( \Div0|auto_generated|divider|divider|op_27~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_26~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[16]~104_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_26~21_sumout\,
	dataf => \ALT_INV_Add2~2_combout\,
	cin => \Div0|auto_generated|divider|divider|op_27~14\,
	sumout => \Div0|auto_generated|divider|divider|op_27~25_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_27~26\);

\Div0|auto_generated|divider|divider|op_27~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_27~18_cout\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_26~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_26~25_sumout\)))) # (\Div0|auto_generated|divider|divider|op_26~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[17]~111_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[17]~106_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_27~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_26~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[17]~106_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_26~25_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[17]~111_combout\,
	cin => \Div0|auto_generated|divider|divider|op_27~26\,
	cout => \Div0|auto_generated|divider|divider|op_27~18_cout\);

\Div0|auto_generated|divider|divider|op_27~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_27~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_27~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|op_27~18_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_27~1_sumout\);

\average~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \average~29_combout\ = (!\state~q\ & ((!\Div0|auto_generated|divider|divider|op_27~1_sumout\))) # (\state~q\ & (!\Div1|auto_generated|divider|divider|op_29~1_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110010011100100111001001110010011100100111001001110010011100100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_state~q\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_29~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_27~1_sumout\,
	combout => \average~29_combout\);

\average[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_NEW~input_o\,
	d => \average~29_combout\,
	ena => \RESETN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => average(25));

\Div1|auto_generated|divider|divider|op_29~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_29~29_sumout\ = SUM(( average(25) ) + ( VCC ) + ( !VCC ))
-- \Div1|auto_generated|divider|divider|op_29~30\ = CARRY(( average(25) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_average(25),
	cin => GND,
	sumout => \Div1|auto_generated|divider|divider|op_29~29_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_29~30\);

\Div1|auto_generated|divider|divider|op_29~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_29~25_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_28~5_sumout\ & ((\Div1|auto_generated|divider|divider|op_28~25_sumout\))) # (\Div1|auto_generated|divider|divider|op_28~5_sumout\ & (average(26))) ) + 
-- ( VCC ) + ( \Div1|auto_generated|divider|divider|op_29~30\ ))
-- \Div1|auto_generated|divider|divider|op_29~26\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_28~5_sumout\ & ((\Div1|auto_generated|divider|divider|op_28~25_sumout\))) # (\Div1|auto_generated|divider|divider|op_28~5_sumout\ & (average(26))) ) + ( VCC 
-- ) + ( \Div1|auto_generated|divider|divider|op_29~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_average(26),
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_28~5_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_28~25_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_29~30\,
	sumout => \Div1|auto_generated|divider|divider|op_29~25_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_29~26\);

\Div1|auto_generated|divider|divider|op_29~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_29~21_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[161]~179_combout\ ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_29~26\ ))
-- \Div1|auto_generated|divider|divider|op_29~22\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[161]~179_combout\ ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_29~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[161]~179_combout\,
	cin => \Div1|auto_generated|divider|divider|op_29~26\,
	sumout => \Div1|auto_generated|divider|divider|op_29~21_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_29~22\);

\Div1|auto_generated|divider|divider|op_29~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_29~17_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_28~5_sumout\ & (((\Div1|auto_generated|divider|divider|op_28~17_sumout\)))) # (\Div1|auto_generated|divider|divider|op_28~5_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[129]~177_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[129]~176_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_29~22\ ))
-- \Div1|auto_generated|divider|divider|op_29~18\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_28~5_sumout\ & (((\Div1|auto_generated|divider|divider|op_28~17_sumout\)))) # (\Div1|auto_generated|divider|divider|op_28~5_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[129]~177_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[129]~176_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_29~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[129]~176_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_28~5_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_28~17_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[129]~177_combout\,
	cin => \Div1|auto_generated|divider|divider|op_29~22\,
	sumout => \Div1|auto_generated|divider|divider|op_29~17_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_29~18\);

\Div1|auto_generated|divider|divider|op_29~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_29~13_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[163]~98_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_29~18\ ))
-- \Div1|auto_generated|divider|divider|op_29~14\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[163]~98_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_29~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[163]~98_combout\,
	cin => \Div1|auto_generated|divider|divider|op_29~18\,
	sumout => \Div1|auto_generated|divider|divider|op_29~13_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_29~14\);

\Div1|auto_generated|divider|divider|op_29~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_29~9_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_28~5_sumout\ & (((\Div1|auto_generated|divider|divider|op_28~9_sumout\)))) # (\Div1|auto_generated|divider|divider|op_28~5_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[131]~95_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[131]~94_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_29~14\ ))
-- \Div1|auto_generated|divider|divider|op_29~10\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_28~5_sumout\ & (((\Div1|auto_generated|divider|divider|op_28~9_sumout\)))) # (\Div1|auto_generated|divider|divider|op_28~5_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[131]~95_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[131]~94_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_29~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[131]~94_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_28~5_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_28~9_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[131]~95_combout\,
	cin => \Div1|auto_generated|divider|divider|op_29~14\,
	sumout => \Div1|auto_generated|divider|divider|op_29~9_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_29~10\);

\Div1|auto_generated|divider|divider|op_29~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_29~5_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_28~5_sumout\ & (((\Div1|auto_generated|divider|divider|op_28~1_sumout\)))) # (\Div1|auto_generated|divider|divider|op_28~5_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[132]~28_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[132]~25_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_29~10\ ))
-- \Div1|auto_generated|divider|divider|op_29~6\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_28~5_sumout\ & (((\Div1|auto_generated|divider|divider|op_28~1_sumout\)))) # (\Div1|auto_generated|divider|divider|op_28~5_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[132]~28_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[132]~25_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_29~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[132]~25_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_28~5_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_28~1_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[132]~28_combout\,
	cin => \Div1|auto_generated|divider|divider|op_29~10\,
	sumout => \Div1|auto_generated|divider|divider|op_29~5_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_29~6\);

\Div1|auto_generated|divider|divider|op_29~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_29~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_29~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|op_29~6\,
	sumout => \Div1|auto_generated|divider|divider|op_29~1_sumout\);

\Div1|auto_generated|divider|divider|StageOut[165]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[165]~29_combout\ = (\Div1|auto_generated|divider|divider|op_28~5_sumout\ & ((\Div1|auto_generated|divider|divider|StageOut[132]~28_combout\) # (\Div1|auto_generated|divider|divider|StageOut[132]~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010100010101000101010001010100010101000101010001010100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_28~5_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[132]~25_combout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[132]~28_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[165]~29_combout\);

\Div1|auto_generated|divider|divider|StageOut[197]~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[197]~58_combout\ = ( \Div1|auto_generated|divider|divider|op_29~9_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_29~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_28~5_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_28~9_sumout\))) # (\Div1|auto_generated|divider|divider|op_28~5_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[131]~57_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_29~9_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_29~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_28~5_sumout\ & ((\Div1|auto_generated|divider|divider|op_28~9_sumout\))) # (\Div1|auto_generated|divider|divider|op_28~5_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[131]~57_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[131]~57_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_28~5_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_28~9_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_29~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_29~9_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[197]~58_combout\);

\Div1|auto_generated|divider|divider|StageOut[163]~134\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[163]~134_combout\ = (!\Div1|auto_generated|divider|divider|op_28~5_sumout\ & \Div1|auto_generated|divider|divider|op_28~13_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_28~5_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_28~13_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[163]~134_combout\);

\Div1|auto_generated|divider|divider|StageOut[163]~135\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[163]~135_combout\ = (\Div1|auto_generated|divider|divider|op_28~5_sumout\ & ((!\Div1|auto_generated|divider|divider|op_27~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_27~13_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_27~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[97]~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[97]~97_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_27~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_27~13_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_28~5_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[163]~135_combout\);

\Div1|auto_generated|divider|divider|StageOut[195]~140\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[195]~140_combout\ = ( \Div1|auto_generated|divider|divider|op_29~17_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_29~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_28~5_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_28~17_sumout\))) # (\Div1|auto_generated|divider|divider|op_28~5_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[129]~139_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_29~17_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_29~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_28~5_sumout\ & ((\Div1|auto_generated|divider|divider|op_28~17_sumout\))) # (\Div1|auto_generated|divider|divider|op_28~5_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[129]~139_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[129]~139_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_28~5_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_28~17_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_29~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_29~17_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[195]~140_combout\);

\Div1|auto_generated|divider|divider|StageOut[161]~215\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[161]~215_combout\ = (!\Div1|auto_generated|divider|divider|op_28~5_sumout\ & \Div1|auto_generated|divider|divider|op_28~21_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_28~5_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_28~21_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[161]~215_combout\);

\Div1|auto_generated|divider|divider|StageOut[161]~216\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[161]~216_combout\ = (\Div1|auto_generated|divider|divider|op_28~5_sumout\ & ((!\Div1|auto_generated|divider|divider|op_27~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_27~21_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_27~1_sumout\ & (average(27)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_average(27),
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_27~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_27~21_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_28~5_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[161]~216_combout\);

\Div1|auto_generated|divider|divider|StageOut[193]~218\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[193]~218_combout\ = ( \Div1|auto_generated|divider|divider|op_29~25_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_29~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_28~5_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_28~25_sumout\))) # (\Div1|auto_generated|divider|divider|op_28~5_sumout\ & (average(26)))) ) ) # ( !\Div1|auto_generated|divider|divider|op_29~25_sumout\ & ( (\Div1|auto_generated|divider|divider|op_29~1_sumout\ & 
-- ((!\Div1|auto_generated|divider|divider|op_28~5_sumout\ & ((\Div1|auto_generated|divider|divider|op_28~25_sumout\))) # (\Div1|auto_generated|divider|divider|op_28~5_sumout\ & (average(26))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_average(26),
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_28~5_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_28~25_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_29~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_29~25_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[193]~218_combout\);

\Div1|auto_generated|divider|divider|op_30~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_30~1_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_29~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_29~5_sumout\)))) # (\Div1|auto_generated|divider|divider|op_29~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[165]~29_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[165]~24_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_30~10\ ))
-- \Div1|auto_generated|divider|divider|op_30~2\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_29~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_29~5_sumout\)))) # (\Div1|auto_generated|divider|divider|op_29~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[165]~29_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[165]~24_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_30~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[165]~24_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_29~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_29~5_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[165]~29_combout\,
	cin => \Div1|auto_generated|divider|divider|op_30~10\,
	sumout => \Div1|auto_generated|divider|divider|op_30~1_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_30~2\);

\Div1|auto_generated|divider|divider|op_30~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_30~5_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_30~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|op_30~2\,
	sumout => \Div1|auto_generated|divider|divider|op_30~5_sumout\);

\Div0|auto_generated|divider|divider|StageOut[22]~102\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[22]~102_combout\ = (!\Div0|auto_generated|divider|divider|op_26~1_sumout\ & \Div0|auto_generated|divider|divider|op_26~21_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_26~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_26~21_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[22]~102_combout\);

\Div0|auto_generated|divider|divider|StageOut[22]~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[22]~105_combout\ = (\Div0|auto_generated|divider|divider|op_26~1_sumout\ & \Div0|auto_generated|divider|divider|StageOut[16]~104_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_26~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[16]~104_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[22]~105_combout\);

\Div0|auto_generated|divider|divider|StageOut[21]~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[21]~97_combout\ = (!\Div0|auto_generated|divider|divider|op_26~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_26~9_sumout\))) # (\Div0|auto_generated|divider|divider|op_26~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[15]~96_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_26~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[15]~96_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_26~9_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[21]~97_combout\);

\Div0|auto_generated|divider|divider|StageOut[20]~92\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[20]~92_combout\ = (!\Div0|auto_generated|divider|divider|op_26~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_26~5_sumout\))) # (\Div0|auto_generated|divider|divider|op_26~1_sumout\ & (average(26)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_average(26),
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_26~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_26~5_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[20]~92_combout\);

\Div0|auto_generated|divider|divider|op_28~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_28~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div0|auto_generated|divider|divider|op_28~26_cout\);

\Div0|auto_generated|divider|divider|op_28~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_28~5_sumout\ = SUM(( average(24) ) + ( last_index(0) ) + ( \Div0|auto_generated|divider|divider|op_28~26_cout\ ))
-- \Div0|auto_generated|divider|divider|op_28~6\ = CARRY(( average(24) ) + ( last_index(0) ) + ( \Div0|auto_generated|divider|divider|op_28~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_average(24),
	dataf => ALT_INV_last_index(0),
	cin => \Div0|auto_generated|divider|divider|op_28~26_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_28~5_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_28~6\);

\Div0|auto_generated|divider|divider|op_28~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_28~9_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_27~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_27~5_sumout\))) # (\Div0|auto_generated|divider|divider|op_27~1_sumout\ & (average(25))) ) + ( 
-- !last_index(0) $ (last_index(1)) ) + ( \Div0|auto_generated|divider|divider|op_28~6\ ))
-- \Div0|auto_generated|divider|divider|op_28~10\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_27~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_27~5_sumout\))) # (\Div0|auto_generated|divider|divider|op_27~1_sumout\ & (average(25))) ) + ( 
-- !last_index(0) $ (last_index(1)) ) + ( \Div0|auto_generated|divider|divider|op_28~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011111111000000000000000000000001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_27~1_sumout\,
	datab => ALT_INV_average(25),
	datac => ALT_INV_last_index(0),
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_27~5_sumout\,
	dataf => ALT_INV_last_index(1),
	cin => \Div0|auto_generated|divider|divider|op_28~6\,
	sumout => \Div0|auto_generated|divider|divider|op_28~9_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_28~10\);

\Div0|auto_generated|divider|divider|op_28~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_28~13_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_27~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_27~9_sumout\))) # (\Div0|auto_generated|divider|divider|op_27~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[20]~92_combout\)) ) + ( !\Add2~1_combout\ ) + ( \Div0|auto_generated|divider|divider|op_28~10\ ))
-- \Div0|auto_generated|divider|divider|op_28~14\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_27~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_27~9_sumout\))) # (\Div0|auto_generated|divider|divider|op_27~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[20]~92_combout\)) ) + ( !\Add2~1_combout\ ) + ( \Div0|auto_generated|divider|divider|op_28~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_27~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[20]~92_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_27~9_sumout\,
	dataf => \ALT_INV_Add2~1_combout\,
	cin => \Div0|auto_generated|divider|divider|op_28~10\,
	sumout => \Div0|auto_generated|divider|divider|op_28~13_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_28~14\);

\Div0|auto_generated|divider|divider|op_28~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_28~17_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_27~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_27~13_sumout\))) # (\Div0|auto_generated|divider|divider|op_27~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[21]~97_combout\)) ) + ( !\Add2~2_combout\ ) + ( \Div0|auto_generated|divider|divider|op_28~14\ ))
-- \Div0|auto_generated|divider|divider|op_28~18\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_27~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_27~13_sumout\))) # (\Div0|auto_generated|divider|divider|op_27~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[21]~97_combout\)) ) + ( !\Add2~2_combout\ ) + ( \Div0|auto_generated|divider|divider|op_28~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_27~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[21]~97_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_27~13_sumout\,
	dataf => \ALT_INV_Add2~2_combout\,
	cin => \Div0|auto_generated|divider|divider|op_28~14\,
	sumout => \Div0|auto_generated|divider|divider|op_28~17_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_28~18\);

\Div0|auto_generated|divider|divider|op_28~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_28~22_cout\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_27~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_27~25_sumout\)))) # (\Div0|auto_generated|divider|divider|op_27~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[22]~105_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[22]~102_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_28~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_27~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[22]~102_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_27~25_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[22]~105_combout\,
	cin => \Div0|auto_generated|divider|divider|op_28~18\,
	cout => \Div0|auto_generated|divider|divider|op_28~22_cout\);

\Div0|auto_generated|divider|divider|op_28~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_28~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_28~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|op_28~22_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_28~1_sumout\);

\average~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \average~28_combout\ = (!\state~q\ & ((!\Div0|auto_generated|divider|divider|op_28~1_sumout\))) # (\state~q\ & (!\Div1|auto_generated|divider|divider|op_30~5_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110010011100100111001001110010011100100111001001110010011100100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_state~q\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_30~5_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_28~1_sumout\,
	combout => \average~28_combout\);

\average[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_NEW~input_o\,
	d => \average~28_combout\,
	ena => \RESETN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => average(24));

\Div1|auto_generated|divider|divider|op_30~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_30~33_sumout\ = SUM(( average(24) ) + ( VCC ) + ( !VCC ))
-- \Div1|auto_generated|divider|divider|op_30~34\ = CARRY(( average(24) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_average(24),
	cin => GND,
	sumout => \Div1|auto_generated|divider|divider|op_30~33_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_30~34\);

\Div1|auto_generated|divider|divider|op_30~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_30~29_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_29~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_29~29_sumout\))) # (\Div1|auto_generated|divider|divider|op_29~1_sumout\ & (average(25))) ) + 
-- ( VCC ) + ( \Div1|auto_generated|divider|divider|op_30~34\ ))
-- \Div1|auto_generated|divider|divider|op_30~30\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_29~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_29~29_sumout\))) # (\Div1|auto_generated|divider|divider|op_29~1_sumout\ & (average(25))) ) + ( VCC 
-- ) + ( \Div1|auto_generated|divider|divider|op_30~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_average(25),
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_29~1_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_29~29_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_30~34\,
	sumout => \Div1|auto_generated|divider|divider|op_30~29_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_30~30\);

\Div1|auto_generated|divider|divider|op_30~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_30~25_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[193]~218_combout\ ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_30~30\ ))
-- \Div1|auto_generated|divider|divider|op_30~26\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[193]~218_combout\ ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_30~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[193]~218_combout\,
	cin => \Div1|auto_generated|divider|divider|op_30~30\,
	sumout => \Div1|auto_generated|divider|divider|op_30~25_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_30~26\);

\Div1|auto_generated|divider|divider|op_30~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_30~21_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_29~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_29~21_sumout\)))) # (\Div1|auto_generated|divider|divider|op_29~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[161]~216_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[161]~215_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_30~26\ ))
-- \Div1|auto_generated|divider|divider|op_30~22\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_29~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_29~21_sumout\)))) # (\Div1|auto_generated|divider|divider|op_29~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[161]~216_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[161]~215_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_30~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[161]~215_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_29~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_29~21_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[161]~216_combout\,
	cin => \Div1|auto_generated|divider|divider|op_30~26\,
	sumout => \Div1|auto_generated|divider|divider|op_30~21_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_30~22\);

\Div1|auto_generated|divider|divider|op_30~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_30~17_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[195]~140_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_30~22\ ))
-- \Div1|auto_generated|divider|divider|op_30~18\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[195]~140_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_30~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[195]~140_combout\,
	cin => \Div1|auto_generated|divider|divider|op_30~22\,
	sumout => \Div1|auto_generated|divider|divider|op_30~17_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_30~18\);

\Div1|auto_generated|divider|divider|op_30~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_30~13_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_29~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_29~13_sumout\)))) # (\Div1|auto_generated|divider|divider|op_29~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[163]~135_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[163]~134_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_30~18\ ))
-- \Div1|auto_generated|divider|divider|op_30~14\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_29~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_29~13_sumout\)))) # (\Div1|auto_generated|divider|divider|op_29~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[163]~135_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[163]~134_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_30~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[163]~134_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_29~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_29~13_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[163]~135_combout\,
	cin => \Div1|auto_generated|divider|divider|op_30~18\,
	sumout => \Div1|auto_generated|divider|divider|op_30~13_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_30~14\);

\Div1|auto_generated|divider|divider|op_30~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_30~9_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[197]~58_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_30~14\ ))
-- \Div1|auto_generated|divider|divider|op_30~10\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[197]~58_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_30~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[197]~58_combout\,
	cin => \Div1|auto_generated|divider|divider|op_30~14\,
	sumout => \Div1|auto_generated|divider|divider|op_30~9_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_30~10\);

\Div1|auto_generated|divider|divider|StageOut[231]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[231]~22_combout\ = (\Div1|auto_generated|divider|divider|op_30~1_sumout\ & !\Div1|auto_generated|divider|divider|op_30~5_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_30~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_30~5_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[231]~22_combout\);

\Div1|auto_generated|divider|divider|StageOut[198]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[198]~23_combout\ = (!\Div1|auto_generated|divider|divider|op_29~1_sumout\ & \Div1|auto_generated|divider|divider|op_29~5_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_29~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_29~5_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[198]~23_combout\);

\Div1|auto_generated|divider|divider|StageOut[198]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[198]~30_combout\ = (\Div1|auto_generated|divider|divider|op_29~1_sumout\ & ((\Div1|auto_generated|divider|divider|StageOut[165]~29_combout\) # (\Div1|auto_generated|divider|divider|StageOut[165]~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001100010011000100110001001100010011000100110001001100010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[165]~24_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_29~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[165]~29_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[198]~30_combout\);

\Div1|auto_generated|divider|divider|StageOut[197]~92\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[197]~92_combout\ = (!\Div1|auto_generated|divider|divider|op_29~1_sumout\ & \Div1|auto_generated|divider|divider|op_29~9_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_29~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_29~9_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[197]~92_combout\);

\Div1|auto_generated|divider|divider|StageOut[197]~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[197]~93_combout\ = (\Div1|auto_generated|divider|divider|op_29~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_28~5_sumout\ & ((\Div1|auto_generated|divider|divider|op_28~9_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_28~5_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[131]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[131]~57_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_28~5_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_28~9_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_29~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[197]~93_combout\);

\Div1|auto_generated|divider|divider|StageOut[229]~99\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[229]~99_combout\ = ( \Div1|auto_generated|divider|divider|op_30~13_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_30~5_sumout\) # ((!\Div1|auto_generated|divider|divider|op_29~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_29~13_sumout\))) # (\Div1|auto_generated|divider|divider|op_29~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[163]~98_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_30~13_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_30~5_sumout\ & ((!\Div1|auto_generated|divider|divider|op_29~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_29~13_sumout\))) # (\Div1|auto_generated|divider|divider|op_29~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[163]~98_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[163]~98_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_29~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_29~13_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_30~5_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_30~13_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[229]~99_combout\);

\Div1|auto_generated|divider|divider|StageOut[195]~174\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[195]~174_combout\ = (!\Div1|auto_generated|divider|divider|op_29~1_sumout\ & \Div1|auto_generated|divider|divider|op_29~17_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_29~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_29~17_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[195]~174_combout\);

\Div1|auto_generated|divider|divider|StageOut[195]~175\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[195]~175_combout\ = (\Div1|auto_generated|divider|divider|op_29~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_28~5_sumout\ & ((\Div1|auto_generated|divider|divider|op_28~17_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_28~5_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[129]~139_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[129]~139_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_28~5_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_28~17_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_29~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[195]~175_combout\);

\Div1|auto_generated|divider|divider|StageOut[227]~180\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[227]~180_combout\ = ( \Div1|auto_generated|divider|divider|op_30~21_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_30~5_sumout\) # ((!\Div1|auto_generated|divider|divider|op_29~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_29~21_sumout\))) # (\Div1|auto_generated|divider|divider|op_29~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[161]~179_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_30~21_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_30~5_sumout\ & ((!\Div1|auto_generated|divider|divider|op_29~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_29~21_sumout\))) # (\Div1|auto_generated|divider|divider|op_29~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[161]~179_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[161]~179_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_29~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_29~21_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_30~5_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_30~21_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[227]~180_combout\);

\Div1|auto_generated|divider|divider|StageOut[193]~252\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[193]~252_combout\ = (!\Div1|auto_generated|divider|divider|op_29~1_sumout\ & \Div1|auto_generated|divider|divider|op_29~25_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_29~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_29~25_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[193]~252_combout\);

\Div1|auto_generated|divider|divider|StageOut[193]~253\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[193]~253_combout\ = (\Div1|auto_generated|divider|divider|op_29~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_28~5_sumout\ & ((\Div1|auto_generated|divider|divider|op_28~25_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_28~5_sumout\ & (average(26)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_average(26),
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_28~5_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_28~25_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_29~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[193]~253_combout\);

\Div1|auto_generated|divider|divider|StageOut[225]~255\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[225]~255_combout\ = ( \Div1|auto_generated|divider|divider|op_30~29_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_30~5_sumout\) # ((!\Div1|auto_generated|divider|divider|op_29~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_29~29_sumout\))) # (\Div1|auto_generated|divider|divider|op_29~1_sumout\ & (average(25)))) ) ) # ( !\Div1|auto_generated|divider|divider|op_30~29_sumout\ & ( (\Div1|auto_generated|divider|divider|op_30~5_sumout\ & 
-- ((!\Div1|auto_generated|divider|divider|op_29~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_29~29_sumout\))) # (\Div1|auto_generated|divider|divider|op_29~1_sumout\ & (average(25))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_average(25),
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_29~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_29~29_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_30~5_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_30~29_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[225]~255_combout\);

\Div0|auto_generated|divider|divider|StageOut[27]~95\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[27]~95_combout\ = (!\Div0|auto_generated|divider|divider|op_27~1_sumout\ & \Div0|auto_generated|divider|divider|op_27~13_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_27~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_27~13_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[27]~95_combout\);

\Div0|auto_generated|divider|divider|StageOut[27]~98\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[27]~98_combout\ = (\Div0|auto_generated|divider|divider|op_27~1_sumout\ & \Div0|auto_generated|divider|divider|StageOut[21]~97_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_27~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[21]~97_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[27]~98_combout\);

\Div0|auto_generated|divider|divider|StageOut[26]~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[26]~93_combout\ = (!\Div0|auto_generated|divider|divider|op_27~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_27~9_sumout\))) # (\Div0|auto_generated|divider|divider|op_27~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[20]~92_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_27~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[20]~92_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_27~9_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[26]~93_combout\);

\Div0|auto_generated|divider|divider|StageOut[25]~88\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[25]~88_combout\ = (!\Div0|auto_generated|divider|divider|op_27~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_27~5_sumout\))) # (\Div0|auto_generated|divider|divider|op_27~1_sumout\ & (average(25)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_average(25),
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_27~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_27~5_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[25]~88_combout\);

\Div0|auto_generated|divider|divider|op_29~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_29~14_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div0|auto_generated|divider|divider|op_29~14_cout\);

\Div0|auto_generated|divider|divider|op_29~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_29~5_sumout\ = SUM(( average(23) ) + ( last_index(0) ) + ( \Div0|auto_generated|divider|divider|op_29~14_cout\ ))
-- \Div0|auto_generated|divider|divider|op_29~6\ = CARRY(( average(23) ) + ( last_index(0) ) + ( \Div0|auto_generated|divider|divider|op_29~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_average(23),
	dataf => ALT_INV_last_index(0),
	cin => \Div0|auto_generated|divider|divider|op_29~14_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_29~5_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_29~6\);

\Div0|auto_generated|divider|divider|op_29~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_29~17_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_28~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_28~5_sumout\))) # (\Div0|auto_generated|divider|divider|op_28~1_sumout\ & (average(24))) ) + ( 
-- !last_index(0) $ (last_index(1)) ) + ( \Div0|auto_generated|divider|divider|op_29~6\ ))
-- \Div0|auto_generated|divider|divider|op_29~18\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_28~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_28~5_sumout\))) # (\Div0|auto_generated|divider|divider|op_28~1_sumout\ & (average(24))) ) + ( 
-- !last_index(0) $ (last_index(1)) ) + ( \Div0|auto_generated|divider|divider|op_29~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011111111000000000000000000000001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_28~1_sumout\,
	datab => ALT_INV_average(24),
	datac => ALT_INV_last_index(0),
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_28~5_sumout\,
	dataf => ALT_INV_last_index(1),
	cin => \Div0|auto_generated|divider|divider|op_29~6\,
	sumout => \Div0|auto_generated|divider|divider|op_29~17_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_29~18\);

\Div0|auto_generated|divider|divider|op_29~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_29~21_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_28~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_28~9_sumout\))) # (\Div0|auto_generated|divider|divider|op_28~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[25]~88_combout\)) ) + ( !\Add2~1_combout\ ) + ( \Div0|auto_generated|divider|divider|op_29~18\ ))
-- \Div0|auto_generated|divider|divider|op_29~22\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_28~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_28~9_sumout\))) # (\Div0|auto_generated|divider|divider|op_28~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[25]~88_combout\)) ) + ( !\Add2~1_combout\ ) + ( \Div0|auto_generated|divider|divider|op_29~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_28~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[25]~88_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_28~9_sumout\,
	dataf => \ALT_INV_Add2~1_combout\,
	cin => \Div0|auto_generated|divider|divider|op_29~18\,
	sumout => \Div0|auto_generated|divider|divider|op_29~21_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_29~22\);

\Div0|auto_generated|divider|divider|op_29~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_29~25_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_28~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_28~13_sumout\))) # (\Div0|auto_generated|divider|divider|op_28~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[26]~93_combout\)) ) + ( !\Add2~2_combout\ ) + ( \Div0|auto_generated|divider|divider|op_29~22\ ))
-- \Div0|auto_generated|divider|divider|op_29~26\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_28~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_28~13_sumout\))) # (\Div0|auto_generated|divider|divider|op_28~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[26]~93_combout\)) ) + ( !\Add2~2_combout\ ) + ( \Div0|auto_generated|divider|divider|op_29~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_28~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[26]~93_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_28~13_sumout\,
	dataf => \ALT_INV_Add2~2_combout\,
	cin => \Div0|auto_generated|divider|divider|op_29~22\,
	sumout => \Div0|auto_generated|divider|divider|op_29~25_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_29~26\);

\Div0|auto_generated|divider|divider|op_29~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_29~10_cout\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_28~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_28~17_sumout\)))) # (\Div0|auto_generated|divider|divider|op_28~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[27]~98_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[27]~95_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_29~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_28~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[27]~95_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_28~17_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[27]~98_combout\,
	cin => \Div0|auto_generated|divider|divider|op_29~26\,
	cout => \Div0|auto_generated|divider|divider|op_29~10_cout\);

\Div0|auto_generated|divider|divider|op_29~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_29~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_29~10_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|op_29~10_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_29~1_sumout\);

\average~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \average~25_combout\ = (!\state~q\ & ((!\Div0|auto_generated|divider|divider|op_29~1_sumout\))) # (\state~q\ & (!\Div1|auto_generated|divider|divider|op_31~1_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110010011100100111001001110010011100100111001001110010011100100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_state~q\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_29~1_sumout\,
	combout => \average~25_combout\);

\average[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_NEW~input_o\,
	d => \average~25_combout\,
	ena => \RESETN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => average(23));

\Div1|auto_generated|divider|divider|op_31~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_31~37_sumout\ = SUM(( average(23) ) + ( VCC ) + ( !VCC ))
-- \Div1|auto_generated|divider|divider|op_31~38\ = CARRY(( average(23) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_average(23),
	cin => GND,
	sumout => \Div1|auto_generated|divider|divider|op_31~37_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_31~38\);

\Div1|auto_generated|divider|divider|op_31~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_31~33_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_30~5_sumout\ & ((\Div1|auto_generated|divider|divider|op_30~33_sumout\))) # (\Div1|auto_generated|divider|divider|op_30~5_sumout\ & (average(24))) ) + 
-- ( VCC ) + ( \Div1|auto_generated|divider|divider|op_31~38\ ))
-- \Div1|auto_generated|divider|divider|op_31~34\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_30~5_sumout\ & ((\Div1|auto_generated|divider|divider|op_30~33_sumout\))) # (\Div1|auto_generated|divider|divider|op_30~5_sumout\ & (average(24))) ) + ( VCC 
-- ) + ( \Div1|auto_generated|divider|divider|op_31~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_average(24),
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_30~5_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_30~33_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_31~38\,
	sumout => \Div1|auto_generated|divider|divider|op_31~33_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_31~34\);

\Div1|auto_generated|divider|divider|op_31~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_31~29_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[225]~255_combout\ ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_31~34\ ))
-- \Div1|auto_generated|divider|divider|op_31~30\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[225]~255_combout\ ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_31~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[225]~255_combout\,
	cin => \Div1|auto_generated|divider|divider|op_31~34\,
	sumout => \Div1|auto_generated|divider|divider|op_31~29_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_31~30\);

\Div1|auto_generated|divider|divider|op_31~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_31~25_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_30~5_sumout\ & (((\Div1|auto_generated|divider|divider|op_30~25_sumout\)))) # (\Div1|auto_generated|divider|divider|op_30~5_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[193]~253_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[193]~252_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_31~30\ ))
-- \Div1|auto_generated|divider|divider|op_31~26\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_30~5_sumout\ & (((\Div1|auto_generated|divider|divider|op_30~25_sumout\)))) # (\Div1|auto_generated|divider|divider|op_30~5_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[193]~253_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[193]~252_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_31~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[193]~252_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_30~5_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_30~25_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[193]~253_combout\,
	cin => \Div1|auto_generated|divider|divider|op_31~30\,
	sumout => \Div1|auto_generated|divider|divider|op_31~25_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_31~26\);

\Div1|auto_generated|divider|divider|op_31~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_31~21_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[227]~180_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_31~26\ ))
-- \Div1|auto_generated|divider|divider|op_31~22\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[227]~180_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_31~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[227]~180_combout\,
	cin => \Div1|auto_generated|divider|divider|op_31~26\,
	sumout => \Div1|auto_generated|divider|divider|op_31~21_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_31~22\);

\Div1|auto_generated|divider|divider|op_31~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_31~17_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_30~5_sumout\ & (((\Div1|auto_generated|divider|divider|op_30~17_sumout\)))) # (\Div1|auto_generated|divider|divider|op_30~5_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[195]~175_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[195]~174_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_31~22\ ))
-- \Div1|auto_generated|divider|divider|op_31~18\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_30~5_sumout\ & (((\Div1|auto_generated|divider|divider|op_30~17_sumout\)))) # (\Div1|auto_generated|divider|divider|op_30~5_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[195]~175_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[195]~174_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_31~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[195]~174_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_30~5_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_30~17_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[195]~175_combout\,
	cin => \Div1|auto_generated|divider|divider|op_31~22\,
	sumout => \Div1|auto_generated|divider|divider|op_31~17_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_31~18\);

\Div1|auto_generated|divider|divider|op_31~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_31~13_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[229]~99_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_31~18\ ))
-- \Div1|auto_generated|divider|divider|op_31~14\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[229]~99_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_31~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[229]~99_combout\,
	cin => \Div1|auto_generated|divider|divider|op_31~18\,
	sumout => \Div1|auto_generated|divider|divider|op_31~13_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_31~14\);

\Div1|auto_generated|divider|divider|op_31~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_31~9_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_30~5_sumout\ & (((\Div1|auto_generated|divider|divider|op_30~9_sumout\)))) # (\Div1|auto_generated|divider|divider|op_30~5_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[197]~93_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[197]~92_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_31~14\ ))
-- \Div1|auto_generated|divider|divider|op_31~10\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_30~5_sumout\ & (((\Div1|auto_generated|divider|divider|op_30~9_sumout\)))) # (\Div1|auto_generated|divider|divider|op_30~5_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[197]~93_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[197]~92_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_31~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[197]~92_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_30~5_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_30~9_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[197]~93_combout\,
	cin => \Div1|auto_generated|divider|divider|op_31~14\,
	sumout => \Div1|auto_generated|divider|divider|op_31~9_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_31~10\);

\Div1|auto_generated|divider|divider|op_31~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_31~5_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_30~5_sumout\ & (((\Div1|auto_generated|divider|divider|op_30~1_sumout\)))) # (\Div1|auto_generated|divider|divider|op_30~5_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[198]~30_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[198]~23_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_31~10\ ))
-- \Div1|auto_generated|divider|divider|op_31~6\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_30~5_sumout\ & (((\Div1|auto_generated|divider|divider|op_30~1_sumout\)))) # (\Div1|auto_generated|divider|divider|op_30~5_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[198]~30_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[198]~23_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_31~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[198]~23_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_30~5_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_30~1_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[198]~30_combout\,
	cin => \Div1|auto_generated|divider|divider|op_31~10\,
	sumout => \Div1|auto_generated|divider|divider|op_31~5_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_31~6\);

\Div1|auto_generated|divider|divider|op_31~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_31~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_31~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|op_31~6\,
	sumout => \Div1|auto_generated|divider|divider|op_31~1_sumout\);

\Div1|auto_generated|divider|divider|StageOut[231]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[231]~31_combout\ = (\Div1|auto_generated|divider|divider|op_30~5_sumout\ & ((\Div1|auto_generated|divider|divider|StageOut[198]~30_combout\) # (\Div1|auto_generated|divider|divider|StageOut[198]~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010100010101000101010001010100010101000101010001010100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_30~5_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[198]~23_combout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[198]~30_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[231]~31_combout\);

\Div1|auto_generated|divider|divider|StageOut[263]~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[263]~54_combout\ = (!\Div1|auto_generated|divider|divider|op_31~1_sumout\ & \Div1|auto_generated|divider|divider|op_31~9_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_31~9_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[263]~54_combout\);

\Div1|auto_generated|divider|divider|StageOut[230]~59\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[230]~59_combout\ = (!\Div1|auto_generated|divider|divider|op_30~5_sumout\ & ((\Div1|auto_generated|divider|divider|op_30~9_sumout\))) # (\Div1|auto_generated|divider|divider|op_30~5_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[197]~58_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[197]~58_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_30~5_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_30~9_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[230]~59_combout\);

\Div1|auto_generated|divider|divider|StageOut[229]~132\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[229]~132_combout\ = (!\Div1|auto_generated|divider|divider|op_30~5_sumout\ & \Div1|auto_generated|divider|divider|op_30~13_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_30~5_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_30~13_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[229]~132_combout\);

\Div1|auto_generated|divider|divider|StageOut[229]~133\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[229]~133_combout\ = (\Div1|auto_generated|divider|divider|op_30~5_sumout\ & ((!\Div1|auto_generated|divider|divider|op_29~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_29~13_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_29~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[163]~98_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[163]~98_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_29~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_29~13_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_30~5_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[229]~133_combout\);

\Div1|auto_generated|divider|divider|StageOut[261]~138\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[261]~138_combout\ = (!\Div1|auto_generated|divider|divider|op_31~1_sumout\ & \Div1|auto_generated|divider|divider|op_31~17_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_31~17_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[261]~138_combout\);

\Div1|auto_generated|divider|divider|StageOut[228]~141\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[228]~141_combout\ = (!\Div1|auto_generated|divider|divider|op_30~5_sumout\ & ((\Div1|auto_generated|divider|divider|op_30~17_sumout\))) # (\Div1|auto_generated|divider|divider|op_30~5_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[195]~140_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[195]~140_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_30~5_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_30~17_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[228]~141_combout\);

\Div1|auto_generated|divider|divider|StageOut[227]~213\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[227]~213_combout\ = (!\Div1|auto_generated|divider|divider|op_30~5_sumout\ & \Div1|auto_generated|divider|divider|op_30~21_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_30~5_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_30~21_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[227]~213_combout\);

\Div1|auto_generated|divider|divider|StageOut[227]~214\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[227]~214_combout\ = (\Div1|auto_generated|divider|divider|op_30~5_sumout\ & ((!\Div1|auto_generated|divider|divider|op_29~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_29~21_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_29~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[161]~179_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[161]~179_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_29~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_29~21_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_30~5_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[227]~214_combout\);

\Div1|auto_generated|divider|divider|StageOut[259]~217\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[259]~217_combout\ = (!\Div1|auto_generated|divider|divider|op_31~1_sumout\ & \Div1|auto_generated|divider|divider|op_31~25_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_31~25_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[259]~217_combout\);

\Div1|auto_generated|divider|divider|StageOut[226]~219\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[226]~219_combout\ = (!\Div1|auto_generated|divider|divider|op_30~5_sumout\ & ((\Div1|auto_generated|divider|divider|op_30~25_sumout\))) # (\Div1|auto_generated|divider|divider|op_30~5_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[193]~218_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[193]~218_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_30~5_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_30~25_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[226]~219_combout\);

\Div1|auto_generated|divider|divider|StageOut[225]~288\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[225]~288_combout\ = (!\Div1|auto_generated|divider|divider|op_30~5_sumout\ & \Div1|auto_generated|divider|divider|op_30~29_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_30~5_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_30~29_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[225]~288_combout\);

\Div1|auto_generated|divider|divider|StageOut[225]~289\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[225]~289_combout\ = (\Div1|auto_generated|divider|divider|op_30~5_sumout\ & ((!\Div1|auto_generated|divider|divider|op_29~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_29~29_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_29~1_sumout\ & (average(25)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_average(25),
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_29~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_29~29_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_30~5_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[225]~289_combout\);

\Div1|auto_generated|divider|divider|StageOut[257]~290\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[257]~290_combout\ = (!\Div1|auto_generated|divider|divider|op_31~1_sumout\ & \Div1|auto_generated|divider|divider|op_31~33_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_31~33_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[257]~290_combout\);

\Div1|auto_generated|divider|divider|StageOut[224]~291\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[224]~291_combout\ = (!\Div1|auto_generated|divider|divider|op_30~5_sumout\ & ((\Div1|auto_generated|divider|divider|op_30~33_sumout\))) # (\Div1|auto_generated|divider|divider|op_30~5_sumout\ & (average(24)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_average(24),
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_30~5_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_30~33_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[224]~291_combout\);

\Div1|auto_generated|divider|divider|op_32~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_32~1_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_31~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_31~5_sumout\)))) # (\Div1|auto_generated|divider|divider|op_31~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[231]~31_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[231]~22_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_32~10\ ))
-- \Div1|auto_generated|divider|divider|op_32~2\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_31~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_31~5_sumout\)))) # (\Div1|auto_generated|divider|divider|op_31~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[231]~31_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[231]~22_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_32~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[231]~22_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_31~5_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[231]~31_combout\,
	cin => \Div1|auto_generated|divider|divider|op_32~10\,
	sumout => \Div1|auto_generated|divider|divider|op_32~1_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_32~2\);

\Div1|auto_generated|divider|divider|op_32~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_32~5_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_32~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|op_32~2\,
	sumout => \Div1|auto_generated|divider|divider|op_32~5_sumout\);

\Div0|auto_generated|divider|divider|StageOut[32]~91\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[32]~91_combout\ = (!\Div0|auto_generated|divider|divider|op_28~1_sumout\ & \Div0|auto_generated|divider|divider|op_28~13_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_28~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_28~13_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[32]~91_combout\);

\Div0|auto_generated|divider|divider|StageOut[32]~94\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[32]~94_combout\ = (\Div0|auto_generated|divider|divider|op_28~1_sumout\ & \Div0|auto_generated|divider|divider|StageOut[26]~93_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_28~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[26]~93_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[32]~94_combout\);

\Div0|auto_generated|divider|divider|StageOut[31]~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[31]~89_combout\ = (!\Div0|auto_generated|divider|divider|op_28~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_28~9_sumout\))) # (\Div0|auto_generated|divider|divider|op_28~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[25]~88_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_28~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[25]~88_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_28~9_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[31]~89_combout\);

\Div0|auto_generated|divider|divider|StageOut[30]~84\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[30]~84_combout\ = (!\Div0|auto_generated|divider|divider|op_28~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_28~5_sumout\))) # (\Div0|auto_generated|divider|divider|op_28~1_sumout\ & (average(24)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_average(24),
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_28~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_28~5_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[30]~84_combout\);

\Div0|auto_generated|divider|divider|op_30~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_30~18_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div0|auto_generated|divider|divider|op_30~18_cout\);

\Div0|auto_generated|divider|divider|op_30~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_30~5_sumout\ = SUM(( average(22) ) + ( last_index(0) ) + ( \Div0|auto_generated|divider|divider|op_30~18_cout\ ))
-- \Div0|auto_generated|divider|divider|op_30~6\ = CARRY(( average(22) ) + ( last_index(0) ) + ( \Div0|auto_generated|divider|divider|op_30~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_average(22),
	dataf => ALT_INV_last_index(0),
	cin => \Div0|auto_generated|divider|divider|op_30~18_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_30~5_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_30~6\);

\Div0|auto_generated|divider|divider|op_30~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_30~9_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_29~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_29~5_sumout\))) # (\Div0|auto_generated|divider|divider|op_29~1_sumout\ & (average(23))) ) + ( 
-- !last_index(0) $ (last_index(1)) ) + ( \Div0|auto_generated|divider|divider|op_30~6\ ))
-- \Div0|auto_generated|divider|divider|op_30~10\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_29~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_29~5_sumout\))) # (\Div0|auto_generated|divider|divider|op_29~1_sumout\ & (average(23))) ) + ( 
-- !last_index(0) $ (last_index(1)) ) + ( \Div0|auto_generated|divider|divider|op_30~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011111111000000000000000000000001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_29~1_sumout\,
	datab => ALT_INV_average(23),
	datac => ALT_INV_last_index(0),
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_29~5_sumout\,
	dataf => ALT_INV_last_index(1),
	cin => \Div0|auto_generated|divider|divider|op_30~6\,
	sumout => \Div0|auto_generated|divider|divider|op_30~9_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_30~10\);

\Div0|auto_generated|divider|divider|op_30~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_30~21_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_29~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_29~17_sumout\))) # (\Div0|auto_generated|divider|divider|op_29~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[30]~84_combout\)) ) + ( !\Add2~1_combout\ ) + ( \Div0|auto_generated|divider|divider|op_30~10\ ))
-- \Div0|auto_generated|divider|divider|op_30~22\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_29~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_29~17_sumout\))) # (\Div0|auto_generated|divider|divider|op_29~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[30]~84_combout\)) ) + ( !\Add2~1_combout\ ) + ( \Div0|auto_generated|divider|divider|op_30~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_29~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[30]~84_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_29~17_sumout\,
	dataf => \ALT_INV_Add2~1_combout\,
	cin => \Div0|auto_generated|divider|divider|op_30~10\,
	sumout => \Div0|auto_generated|divider|divider|op_30~21_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_30~22\);

\Div0|auto_generated|divider|divider|op_30~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_30~25_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_29~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_29~21_sumout\))) # (\Div0|auto_generated|divider|divider|op_29~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[31]~89_combout\)) ) + ( !\Add2~2_combout\ ) + ( \Div0|auto_generated|divider|divider|op_30~22\ ))
-- \Div0|auto_generated|divider|divider|op_30~26\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_29~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_29~21_sumout\))) # (\Div0|auto_generated|divider|divider|op_29~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[31]~89_combout\)) ) + ( !\Add2~2_combout\ ) + ( \Div0|auto_generated|divider|divider|op_30~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_29~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[31]~89_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_29~21_sumout\,
	dataf => \ALT_INV_Add2~2_combout\,
	cin => \Div0|auto_generated|divider|divider|op_30~22\,
	sumout => \Div0|auto_generated|divider|divider|op_30~25_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_30~26\);

\Div0|auto_generated|divider|divider|op_30~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_30~14_cout\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_29~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_29~25_sumout\)))) # (\Div0|auto_generated|divider|divider|op_29~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[32]~94_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[32]~91_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_30~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_29~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[32]~91_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_29~25_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[32]~94_combout\,
	cin => \Div0|auto_generated|divider|divider|op_30~26\,
	cout => \Div0|auto_generated|divider|divider|op_30~14_cout\);

\Div0|auto_generated|divider|divider|op_30~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_30~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_30~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|op_30~14_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_30~1_sumout\);

\average~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \average~24_combout\ = (!\state~q\ & ((!\Div0|auto_generated|divider|divider|op_30~1_sumout\))) # (\state~q\ & (!\Div1|auto_generated|divider|divider|op_32~5_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110010011100100111001001110010011100100111001001110010011100100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_state~q\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_32~5_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_30~1_sumout\,
	combout => \average~24_combout\);

\average[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_NEW~input_o\,
	d => \average~24_combout\,
	ena => \RESETN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => average(22));

\Div1|auto_generated|divider|divider|op_32~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_32~41_sumout\ = SUM(( average(22) ) + ( VCC ) + ( !VCC ))
-- \Div1|auto_generated|divider|divider|op_32~42\ = CARRY(( average(22) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_average(22),
	cin => GND,
	sumout => \Div1|auto_generated|divider|divider|op_32~41_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_32~42\);

\Div1|auto_generated|divider|divider|op_32~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_32~37_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_31~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_31~37_sumout\))) # (\Div1|auto_generated|divider|divider|op_31~1_sumout\ & (average(23))) ) + 
-- ( VCC ) + ( \Div1|auto_generated|divider|divider|op_32~42\ ))
-- \Div1|auto_generated|divider|divider|op_32~38\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_31~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_31~37_sumout\))) # (\Div1|auto_generated|divider|divider|op_31~1_sumout\ & (average(23))) ) + ( VCC 
-- ) + ( \Div1|auto_generated|divider|divider|op_32~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_average(23),
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_31~37_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_32~42\,
	sumout => \Div1|auto_generated|divider|divider|op_32~37_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_32~38\);

\Div1|auto_generated|divider|divider|op_32~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_32~33_sumout\ = SUM(( ((\Div1|auto_generated|divider|divider|op_31~1_sumout\ & \Div1|auto_generated|divider|divider|StageOut[224]~291_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[257]~290_combout\) ) 
-- + ( GND ) + ( \Div1|auto_generated|divider|divider|op_32~38\ ))
-- \Div1|auto_generated|divider|divider|op_32~34\ = CARRY(( ((\Div1|auto_generated|divider|divider|op_31~1_sumout\ & \Div1|auto_generated|divider|divider|StageOut[224]~291_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[257]~290_combout\) ) + ( 
-- GND ) + ( \Div1|auto_generated|divider|divider|op_32~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[257]~290_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[224]~291_combout\,
	cin => \Div1|auto_generated|divider|divider|op_32~38\,
	sumout => \Div1|auto_generated|divider|divider|op_32~33_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_32~34\);

\Div1|auto_generated|divider|divider|op_32~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_32~29_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_31~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_31~29_sumout\)))) # (\Div1|auto_generated|divider|divider|op_31~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[225]~289_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[225]~288_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_32~34\ ))
-- \Div1|auto_generated|divider|divider|op_32~30\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_31~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_31~29_sumout\)))) # (\Div1|auto_generated|divider|divider|op_31~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[225]~289_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[225]~288_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_32~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[225]~288_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_31~29_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[225]~289_combout\,
	cin => \Div1|auto_generated|divider|divider|op_32~34\,
	sumout => \Div1|auto_generated|divider|divider|op_32~29_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_32~30\);

\Div1|auto_generated|divider|divider|op_32~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_32~25_sumout\ = SUM(( ((\Div1|auto_generated|divider|divider|op_31~1_sumout\ & \Div1|auto_generated|divider|divider|StageOut[226]~219_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[259]~217_combout\) ) 
-- + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_32~30\ ))
-- \Div1|auto_generated|divider|divider|op_32~26\ = CARRY(( ((\Div1|auto_generated|divider|divider|op_31~1_sumout\ & \Div1|auto_generated|divider|divider|StageOut[226]~219_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[259]~217_combout\) ) + ( 
-- VCC ) + ( \Div1|auto_generated|divider|divider|op_32~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[259]~217_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[226]~219_combout\,
	cin => \Div1|auto_generated|divider|divider|op_32~30\,
	sumout => \Div1|auto_generated|divider|divider|op_32~25_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_32~26\);

\Div1|auto_generated|divider|divider|op_32~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_32~21_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_31~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_31~21_sumout\)))) # (\Div1|auto_generated|divider|divider|op_31~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[227]~214_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[227]~213_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_32~26\ ))
-- \Div1|auto_generated|divider|divider|op_32~22\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_31~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_31~21_sumout\)))) # (\Div1|auto_generated|divider|divider|op_31~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[227]~214_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[227]~213_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_32~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[227]~213_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_31~21_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[227]~214_combout\,
	cin => \Div1|auto_generated|divider|divider|op_32~26\,
	sumout => \Div1|auto_generated|divider|divider|op_32~21_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_32~22\);

\Div1|auto_generated|divider|divider|op_32~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_32~17_sumout\ = SUM(( ((\Div1|auto_generated|divider|divider|op_31~1_sumout\ & \Div1|auto_generated|divider|divider|StageOut[228]~141_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[261]~138_combout\) ) 
-- + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_32~22\ ))
-- \Div1|auto_generated|divider|divider|op_32~18\ = CARRY(( ((\Div1|auto_generated|divider|divider|op_31~1_sumout\ & \Div1|auto_generated|divider|divider|StageOut[228]~141_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[261]~138_combout\) ) + ( 
-- VCC ) + ( \Div1|auto_generated|divider|divider|op_32~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[261]~138_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[228]~141_combout\,
	cin => \Div1|auto_generated|divider|divider|op_32~22\,
	sumout => \Div1|auto_generated|divider|divider|op_32~17_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_32~18\);

\Div1|auto_generated|divider|divider|op_32~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_32~13_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_31~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_31~13_sumout\)))) # (\Div1|auto_generated|divider|divider|op_31~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[229]~133_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[229]~132_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_32~18\ ))
-- \Div1|auto_generated|divider|divider|op_32~14\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_31~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_31~13_sumout\)))) # (\Div1|auto_generated|divider|divider|op_31~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[229]~133_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[229]~132_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_32~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[229]~132_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_31~13_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[229]~133_combout\,
	cin => \Div1|auto_generated|divider|divider|op_32~18\,
	sumout => \Div1|auto_generated|divider|divider|op_32~13_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_32~14\);

\Div1|auto_generated|divider|divider|op_32~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_32~9_sumout\ = SUM(( ((\Div1|auto_generated|divider|divider|op_31~1_sumout\ & \Div1|auto_generated|divider|divider|StageOut[230]~59_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[263]~54_combout\) ) + ( 
-- VCC ) + ( \Div1|auto_generated|divider|divider|op_32~14\ ))
-- \Div1|auto_generated|divider|divider|op_32~10\ = CARRY(( ((\Div1|auto_generated|divider|divider|op_31~1_sumout\ & \Div1|auto_generated|divider|divider|StageOut[230]~59_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[263]~54_combout\) ) + ( VCC 
-- ) + ( \Div1|auto_generated|divider|divider|op_32~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[263]~54_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[230]~59_combout\,
	cin => \Div1|auto_generated|divider|divider|op_32~14\,
	sumout => \Div1|auto_generated|divider|divider|op_32~9_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_32~10\);

\Div1|auto_generated|divider|divider|StageOut[297]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[297]~20_combout\ = (\Div1|auto_generated|divider|divider|op_32~1_sumout\ & !\Div1|auto_generated|divider|divider|op_32~5_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_32~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_32~5_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[297]~20_combout\);

\Div1|auto_generated|divider|divider|StageOut[264]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[264]~21_combout\ = (!\Div1|auto_generated|divider|divider|op_31~1_sumout\ & \Div1|auto_generated|divider|divider|op_31~5_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_31~5_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[264]~21_combout\);

\Div1|auto_generated|divider|divider|StageOut[264]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[264]~32_combout\ = (\Div1|auto_generated|divider|divider|op_31~1_sumout\ & ((\Div1|auto_generated|divider|divider|StageOut[231]~31_combout\) # (\Div1|auto_generated|divider|divider|StageOut[231]~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001100010011000100110001001100010011000100110001001100010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[231]~22_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[231]~31_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[264]~32_combout\);

\Div1|auto_generated|divider|divider|StageOut[263]~60\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[263]~60_combout\ = (\Div1|auto_generated|divider|divider|op_31~1_sumout\ & \Div1|auto_generated|divider|divider|StageOut[230]~59_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[230]~59_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[263]~60_combout\);

\Div1|auto_generated|divider|divider|StageOut[295]~100\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[295]~100_combout\ = ( \Div1|auto_generated|divider|divider|op_32~13_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_32~5_sumout\) # ((!\Div1|auto_generated|divider|divider|op_31~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_31~13_sumout\))) # (\Div1|auto_generated|divider|divider|op_31~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[229]~99_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_32~13_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_32~5_sumout\ & ((!\Div1|auto_generated|divider|divider|op_31~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_31~13_sumout\))) # (\Div1|auto_generated|divider|divider|op_31~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[229]~99_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[229]~99_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_31~13_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_32~5_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_32~13_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[295]~100_combout\);

\Div1|auto_generated|divider|divider|StageOut[261]~142\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[261]~142_combout\ = (\Div1|auto_generated|divider|divider|op_31~1_sumout\ & \Div1|auto_generated|divider|divider|StageOut[228]~141_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[228]~141_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[261]~142_combout\);

\Div1|auto_generated|divider|divider|StageOut[293]~181\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[293]~181_combout\ = ( \Div1|auto_generated|divider|divider|op_32~21_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_32~5_sumout\) # ((!\Div1|auto_generated|divider|divider|op_31~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_31~21_sumout\))) # (\Div1|auto_generated|divider|divider|op_31~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[227]~180_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_32~21_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_32~5_sumout\ & ((!\Div1|auto_generated|divider|divider|op_31~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_31~21_sumout\))) # (\Div1|auto_generated|divider|divider|op_31~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[227]~180_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[227]~180_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_31~21_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_32~5_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_32~21_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[293]~181_combout\);

\Div1|auto_generated|divider|divider|StageOut[259]~220\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[259]~220_combout\ = (\Div1|auto_generated|divider|divider|op_31~1_sumout\ & \Div1|auto_generated|divider|divider|StageOut[226]~219_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[226]~219_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[259]~220_combout\);

\Div1|auto_generated|divider|divider|StageOut[291]~256\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[291]~256_combout\ = ( \Div1|auto_generated|divider|divider|op_32~29_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_32~5_sumout\) # ((!\Div1|auto_generated|divider|divider|op_31~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_31~29_sumout\))) # (\Div1|auto_generated|divider|divider|op_31~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[225]~255_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_32~29_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_32~5_sumout\ & ((!\Div1|auto_generated|divider|divider|op_31~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_31~29_sumout\))) # (\Div1|auto_generated|divider|divider|op_31~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[225]~255_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[225]~255_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_31~29_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_32~5_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_32~29_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[291]~256_combout\);

\Div1|auto_generated|divider|divider|StageOut[257]~292\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[257]~292_combout\ = (\Div1|auto_generated|divider|divider|op_31~1_sumout\ & \Div1|auto_generated|divider|divider|StageOut[224]~291_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[224]~291_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[257]~292_combout\);

\Div1|auto_generated|divider|divider|StageOut[289]~325\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[289]~325_combout\ = ( \Div1|auto_generated|divider|divider|op_32~37_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_32~5_sumout\) # ((!\Div1|auto_generated|divider|divider|op_31~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_31~37_sumout\))) # (\Div1|auto_generated|divider|divider|op_31~1_sumout\ & (average(23)))) ) ) # ( !\Div1|auto_generated|divider|divider|op_32~37_sumout\ & ( (\Div1|auto_generated|divider|divider|op_32~5_sumout\ & 
-- ((!\Div1|auto_generated|divider|divider|op_31~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_31~37_sumout\))) # (\Div1|auto_generated|divider|divider|op_31~1_sumout\ & (average(23))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_average(23),
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_31~37_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_32~5_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_32~37_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[289]~325_combout\);

\Div0|auto_generated|divider|divider|StageOut[37]~87\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[37]~87_combout\ = (!\Div0|auto_generated|divider|divider|op_29~1_sumout\ & \Div0|auto_generated|divider|divider|op_29~21_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_29~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_29~21_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[37]~87_combout\);

\Div0|auto_generated|divider|divider|StageOut[37]~90\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[37]~90_combout\ = (\Div0|auto_generated|divider|divider|op_29~1_sumout\ & \Div0|auto_generated|divider|divider|StageOut[31]~89_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_29~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[31]~89_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[37]~90_combout\);

\Div0|auto_generated|divider|divider|StageOut[36]~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[36]~85_combout\ = (!\Div0|auto_generated|divider|divider|op_29~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_29~17_sumout\))) # (\Div0|auto_generated|divider|divider|op_29~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[30]~84_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_29~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[30]~84_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_29~17_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[36]~85_combout\);

\Div0|auto_generated|divider|divider|StageOut[35]~80\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[35]~80_combout\ = (!\Div0|auto_generated|divider|divider|op_29~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_29~5_sumout\))) # (\Div0|auto_generated|divider|divider|op_29~1_sumout\ & (average(23)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_average(23),
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_29~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_29~5_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[35]~80_combout\);

\Div0|auto_generated|divider|divider|op_31~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_31~22_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div0|auto_generated|divider|divider|op_31~22_cout\);

\Div0|auto_generated|divider|divider|op_31~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_31~5_sumout\ = SUM(( average(21) ) + ( last_index(0) ) + ( \Div0|auto_generated|divider|divider|op_31~22_cout\ ))
-- \Div0|auto_generated|divider|divider|op_31~6\ = CARRY(( average(21) ) + ( last_index(0) ) + ( \Div0|auto_generated|divider|divider|op_31~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_average(21),
	dataf => ALT_INV_last_index(0),
	cin => \Div0|auto_generated|divider|divider|op_31~22_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_31~5_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_31~6\);

\Div0|auto_generated|divider|divider|op_31~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_31~9_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_30~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_30~5_sumout\))) # (\Div0|auto_generated|divider|divider|op_30~1_sumout\ & (average(22))) ) + ( 
-- !last_index(0) $ (last_index(1)) ) + ( \Div0|auto_generated|divider|divider|op_31~6\ ))
-- \Div0|auto_generated|divider|divider|op_31~10\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_30~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_30~5_sumout\))) # (\Div0|auto_generated|divider|divider|op_30~1_sumout\ & (average(22))) ) + ( 
-- !last_index(0) $ (last_index(1)) ) + ( \Div0|auto_generated|divider|divider|op_31~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011111111000000000000000000000001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_30~1_sumout\,
	datab => ALT_INV_average(22),
	datac => ALT_INV_last_index(0),
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_30~5_sumout\,
	dataf => ALT_INV_last_index(1),
	cin => \Div0|auto_generated|divider|divider|op_31~6\,
	sumout => \Div0|auto_generated|divider|divider|op_31~9_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_31~10\);

\Div0|auto_generated|divider|divider|op_31~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_31~13_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_30~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_30~9_sumout\))) # (\Div0|auto_generated|divider|divider|op_30~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[35]~80_combout\)) ) + ( !\Add2~1_combout\ ) + ( \Div0|auto_generated|divider|divider|op_31~10\ ))
-- \Div0|auto_generated|divider|divider|op_31~14\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_30~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_30~9_sumout\))) # (\Div0|auto_generated|divider|divider|op_30~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[35]~80_combout\)) ) + ( !\Add2~1_combout\ ) + ( \Div0|auto_generated|divider|divider|op_31~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_30~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[35]~80_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_30~9_sumout\,
	dataf => \ALT_INV_Add2~1_combout\,
	cin => \Div0|auto_generated|divider|divider|op_31~10\,
	sumout => \Div0|auto_generated|divider|divider|op_31~13_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_31~14\);

\Div0|auto_generated|divider|divider|op_31~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_31~25_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_30~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_30~21_sumout\))) # (\Div0|auto_generated|divider|divider|op_30~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[36]~85_combout\)) ) + ( !\Add2~2_combout\ ) + ( \Div0|auto_generated|divider|divider|op_31~14\ ))
-- \Div0|auto_generated|divider|divider|op_31~26\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_30~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_30~21_sumout\))) # (\Div0|auto_generated|divider|divider|op_30~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[36]~85_combout\)) ) + ( !\Add2~2_combout\ ) + ( \Div0|auto_generated|divider|divider|op_31~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_30~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[36]~85_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_30~21_sumout\,
	dataf => \ALT_INV_Add2~2_combout\,
	cin => \Div0|auto_generated|divider|divider|op_31~14\,
	sumout => \Div0|auto_generated|divider|divider|op_31~25_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_31~26\);

\Div0|auto_generated|divider|divider|op_31~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_31~18_cout\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_30~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_30~25_sumout\)))) # (\Div0|auto_generated|divider|divider|op_30~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[37]~90_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[37]~87_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_31~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_30~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[37]~87_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_30~25_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[37]~90_combout\,
	cin => \Div0|auto_generated|divider|divider|op_31~26\,
	cout => \Div0|auto_generated|divider|divider|op_31~18_cout\);

\Div0|auto_generated|divider|divider|op_31~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_31~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_31~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|op_31~18_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_31~1_sumout\);

\average~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \average~23_combout\ = (!\state~q\ & ((!\Div0|auto_generated|divider|divider|op_31~1_sumout\))) # (\state~q\ & (!\Div1|auto_generated|divider|divider|op_3~1_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110010011100100111001001110010011100100111001001110010011100100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_state~q\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\,
	combout => \average~23_combout\);

\average[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_NEW~input_o\,
	d => \average~23_combout\,
	ena => \RESETN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => average(21));

\Div1|auto_generated|divider|divider|op_3~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_3~45_sumout\ = SUM(( average(21) ) + ( VCC ) + ( !VCC ))
-- \Div1|auto_generated|divider|divider|op_3~46\ = CARRY(( average(21) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_average(21),
	cin => GND,
	sumout => \Div1|auto_generated|divider|divider|op_3~45_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_3~46\);

\Div1|auto_generated|divider|divider|op_3~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_3~41_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_32~5_sumout\ & ((\Div1|auto_generated|divider|divider|op_32~41_sumout\))) # (\Div1|auto_generated|divider|divider|op_32~5_sumout\ & (average(22))) ) + ( 
-- VCC ) + ( \Div1|auto_generated|divider|divider|op_3~46\ ))
-- \Div1|auto_generated|divider|divider|op_3~42\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_32~5_sumout\ & ((\Div1|auto_generated|divider|divider|op_32~41_sumout\))) # (\Div1|auto_generated|divider|divider|op_32~5_sumout\ & (average(22))) ) + ( VCC 
-- ) + ( \Div1|auto_generated|divider|divider|op_3~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_average(22),
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_32~5_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_32~41_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_3~46\,
	sumout => \Div1|auto_generated|divider|divider|op_3~41_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_3~42\);

\Div1|auto_generated|divider|divider|op_3~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_3~37_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[289]~325_combout\ ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_3~42\ ))
-- \Div1|auto_generated|divider|divider|op_3~38\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[289]~325_combout\ ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_3~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[289]~325_combout\,
	cin => \Div1|auto_generated|divider|divider|op_3~42\,
	sumout => \Div1|auto_generated|divider|divider|op_3~37_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_3~38\);

\Div1|auto_generated|divider|divider|op_3~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_3~33_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_32~5_sumout\ & (((\Div1|auto_generated|divider|divider|op_32~33_sumout\)))) # (\Div1|auto_generated|divider|divider|op_32~5_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[257]~292_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[257]~290_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_3~38\ ))
-- \Div1|auto_generated|divider|divider|op_3~34\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_32~5_sumout\ & (((\Div1|auto_generated|divider|divider|op_32~33_sumout\)))) # (\Div1|auto_generated|divider|divider|op_32~5_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[257]~292_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[257]~290_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_3~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[257]~290_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_32~5_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_32~33_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[257]~292_combout\,
	cin => \Div1|auto_generated|divider|divider|op_3~38\,
	sumout => \Div1|auto_generated|divider|divider|op_3~33_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_3~34\);

\Div1|auto_generated|divider|divider|op_3~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_3~29_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[291]~256_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_3~34\ ))
-- \Div1|auto_generated|divider|divider|op_3~30\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[291]~256_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_3~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[291]~256_combout\,
	cin => \Div1|auto_generated|divider|divider|op_3~34\,
	sumout => \Div1|auto_generated|divider|divider|op_3~29_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_3~30\);

\Div1|auto_generated|divider|divider|op_3~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_3~25_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_32~5_sumout\ & (((\Div1|auto_generated|divider|divider|op_32~25_sumout\)))) # (\Div1|auto_generated|divider|divider|op_32~5_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[259]~220_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[259]~217_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_3~30\ ))
-- \Div1|auto_generated|divider|divider|op_3~26\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_32~5_sumout\ & (((\Div1|auto_generated|divider|divider|op_32~25_sumout\)))) # (\Div1|auto_generated|divider|divider|op_32~5_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[259]~220_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[259]~217_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_3~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[259]~217_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_32~5_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_32~25_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[259]~220_combout\,
	cin => \Div1|auto_generated|divider|divider|op_3~30\,
	sumout => \Div1|auto_generated|divider|divider|op_3~25_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_3~26\);

\Div1|auto_generated|divider|divider|op_3~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_3~21_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[293]~181_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_3~26\ ))
-- \Div1|auto_generated|divider|divider|op_3~22\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[293]~181_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_3~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[293]~181_combout\,
	cin => \Div1|auto_generated|divider|divider|op_3~26\,
	sumout => \Div1|auto_generated|divider|divider|op_3~21_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_3~22\);

\Div1|auto_generated|divider|divider|op_3~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_3~17_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_32~5_sumout\ & (((\Div1|auto_generated|divider|divider|op_32~17_sumout\)))) # (\Div1|auto_generated|divider|divider|op_32~5_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[261]~142_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[261]~138_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_3~22\ ))
-- \Div1|auto_generated|divider|divider|op_3~18\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_32~5_sumout\ & (((\Div1|auto_generated|divider|divider|op_32~17_sumout\)))) # (\Div1|auto_generated|divider|divider|op_32~5_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[261]~142_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[261]~138_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_3~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[261]~138_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_32~5_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_32~17_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[261]~142_combout\,
	cin => \Div1|auto_generated|divider|divider|op_3~22\,
	sumout => \Div1|auto_generated|divider|divider|op_3~17_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_3~18\);

\Div1|auto_generated|divider|divider|op_3~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_3~13_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[295]~100_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_3~18\ ))
-- \Div1|auto_generated|divider|divider|op_3~14\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[295]~100_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_3~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[295]~100_combout\,
	cin => \Div1|auto_generated|divider|divider|op_3~18\,
	sumout => \Div1|auto_generated|divider|divider|op_3~13_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_3~14\);

\Div1|auto_generated|divider|divider|op_3~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_3~9_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_32~5_sumout\ & (((\Div1|auto_generated|divider|divider|op_32~9_sumout\)))) # (\Div1|auto_generated|divider|divider|op_32~5_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[263]~60_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[263]~54_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_3~14\ ))
-- \Div1|auto_generated|divider|divider|op_3~10\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_32~5_sumout\ & (((\Div1|auto_generated|divider|divider|op_32~9_sumout\)))) # (\Div1|auto_generated|divider|divider|op_32~5_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[263]~60_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[263]~54_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_3~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[263]~54_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_32~5_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_32~9_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[263]~60_combout\,
	cin => \Div1|auto_generated|divider|divider|op_3~14\,
	sumout => \Div1|auto_generated|divider|divider|op_3~9_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_3~10\);

\Div1|auto_generated|divider|divider|op_3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_3~5_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_32~5_sumout\ & (((\Div1|auto_generated|divider|divider|op_32~1_sumout\)))) # (\Div1|auto_generated|divider|divider|op_32~5_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[264]~32_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[264]~21_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_3~10\ ))
-- \Div1|auto_generated|divider|divider|op_3~6\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_32~5_sumout\ & (((\Div1|auto_generated|divider|divider|op_32~1_sumout\)))) # (\Div1|auto_generated|divider|divider|op_32~5_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[264]~32_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[264]~21_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_3~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[264]~21_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_32~5_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_32~1_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[264]~32_combout\,
	cin => \Div1|auto_generated|divider|divider|op_3~10\,
	sumout => \Div1|auto_generated|divider|divider|op_3~5_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_3~6\);

\Div1|auto_generated|divider|divider|op_3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_3~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_3~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|op_3~6\,
	sumout => \Div1|auto_generated|divider|divider|op_3~1_sumout\);

\Div1|auto_generated|divider|divider|StageOut[297]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[297]~33_combout\ = (\Div1|auto_generated|divider|divider|op_32~5_sumout\ & ((\Div1|auto_generated|divider|divider|StageOut[264]~32_combout\) # (\Div1|auto_generated|divider|divider|StageOut[264]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010100010101000101010001010100010101000101010001010100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_32~5_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[264]~21_combout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[264]~32_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[297]~33_combout\);

\Div1|auto_generated|divider|divider|StageOut[329]~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[329]~61_combout\ = ( \Div1|auto_generated|divider|divider|op_3~1_sumout\ & ( \Div1|auto_generated|divider|divider|op_3~9_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_32~5_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|op_32~9_sumout\)))) # (\Div1|auto_generated|divider|divider|op_32~5_sumout\ & (((\Div1|auto_generated|divider|divider|StageOut[263]~60_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[263]~54_combout\))) 
-- ) ) ) # ( !\Div1|auto_generated|divider|divider|op_3~1_sumout\ & ( \Div1|auto_generated|divider|divider|op_3~9_sumout\ ) ) # ( \Div1|auto_generated|divider|divider|op_3~1_sumout\ & ( !\Div1|auto_generated|divider|divider|op_3~9_sumout\ & ( 
-- (!\Div1|auto_generated|divider|divider|op_32~5_sumout\ & (((\Div1|auto_generated|divider|divider|op_32~9_sumout\)))) # (\Div1|auto_generated|divider|divider|op_32~5_sumout\ & (((\Div1|auto_generated|divider|divider|StageOut[263]~60_combout\)) # 
-- (\Div1|auto_generated|divider|divider|StageOut[263]~54_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000111010011111111111111111111110001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[263]~54_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_32~5_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_32~9_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[263]~60_combout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[329]~61_combout\);

\Div1|auto_generated|divider|divider|StageOut[295]~130\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[295]~130_combout\ = (!\Div1|auto_generated|divider|divider|op_32~5_sumout\ & \Div1|auto_generated|divider|divider|op_32~13_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_32~5_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_32~13_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[295]~130_combout\);

\Div1|auto_generated|divider|divider|StageOut[295]~131\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[295]~131_combout\ = (\Div1|auto_generated|divider|divider|op_32~5_sumout\ & ((!\Div1|auto_generated|divider|divider|op_31~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_31~13_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_31~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[229]~99_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[229]~99_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_31~13_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_32~5_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[295]~131_combout\);

\Div1|auto_generated|divider|divider|StageOut[327]~143\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[327]~143_combout\ = ( \Div1|auto_generated|divider|divider|op_3~1_sumout\ & ( \Div1|auto_generated|divider|divider|op_3~17_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_32~5_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|op_32~17_sumout\)))) # (\Div1|auto_generated|divider|divider|op_32~5_sumout\ & (((\Div1|auto_generated|divider|divider|StageOut[261]~142_combout\)) # 
-- (\Div1|auto_generated|divider|divider|StageOut[261]~138_combout\))) ) ) ) # ( !\Div1|auto_generated|divider|divider|op_3~1_sumout\ & ( \Div1|auto_generated|divider|divider|op_3~17_sumout\ ) ) # ( \Div1|auto_generated|divider|divider|op_3~1_sumout\ & ( 
-- !\Div1|auto_generated|divider|divider|op_3~17_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_32~5_sumout\ & (((\Div1|auto_generated|divider|divider|op_32~17_sumout\)))) # (\Div1|auto_generated|divider|divider|op_32~5_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[261]~142_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[261]~138_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000111010011111111111111111111110001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[261]~138_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_32~5_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_32~17_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[261]~142_combout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[327]~143_combout\);

\Div1|auto_generated|divider|divider|StageOut[293]~211\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[293]~211_combout\ = (!\Div1|auto_generated|divider|divider|op_32~5_sumout\ & \Div1|auto_generated|divider|divider|op_32~21_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_32~5_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_32~21_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[293]~211_combout\);

\Div1|auto_generated|divider|divider|StageOut[293]~212\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[293]~212_combout\ = (\Div1|auto_generated|divider|divider|op_32~5_sumout\ & ((!\Div1|auto_generated|divider|divider|op_31~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_31~21_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_31~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[227]~180_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[227]~180_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_31~21_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_32~5_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[293]~212_combout\);

\Div1|auto_generated|divider|divider|StageOut[325]~221\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[325]~221_combout\ = ( \Div1|auto_generated|divider|divider|op_3~1_sumout\ & ( \Div1|auto_generated|divider|divider|op_3~25_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_32~5_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|op_32~25_sumout\)))) # (\Div1|auto_generated|divider|divider|op_32~5_sumout\ & (((\Div1|auto_generated|divider|divider|StageOut[259]~220_combout\)) # 
-- (\Div1|auto_generated|divider|divider|StageOut[259]~217_combout\))) ) ) ) # ( !\Div1|auto_generated|divider|divider|op_3~1_sumout\ & ( \Div1|auto_generated|divider|divider|op_3~25_sumout\ ) ) # ( \Div1|auto_generated|divider|divider|op_3~1_sumout\ & ( 
-- !\Div1|auto_generated|divider|divider|op_3~25_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_32~5_sumout\ & (((\Div1|auto_generated|divider|divider|op_32~25_sumout\)))) # (\Div1|auto_generated|divider|divider|op_32~5_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[259]~220_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[259]~217_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000111010011111111111111111111110001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[259]~217_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_32~5_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_32~25_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[259]~220_combout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[325]~221_combout\);

\Div1|auto_generated|divider|divider|StageOut[291]~286\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[291]~286_combout\ = (!\Div1|auto_generated|divider|divider|op_32~5_sumout\ & \Div1|auto_generated|divider|divider|op_32~29_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_32~5_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_32~29_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[291]~286_combout\);

\Div1|auto_generated|divider|divider|StageOut[291]~287\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[291]~287_combout\ = (\Div1|auto_generated|divider|divider|op_32~5_sumout\ & ((!\Div1|auto_generated|divider|divider|op_31~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_31~29_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_31~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[225]~255_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[225]~255_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_31~29_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_32~5_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[291]~287_combout\);

\Div1|auto_generated|divider|divider|StageOut[323]~293\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[323]~293_combout\ = ( \Div1|auto_generated|divider|divider|op_3~1_sumout\ & ( \Div1|auto_generated|divider|divider|op_3~33_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_32~5_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|op_32~33_sumout\)))) # (\Div1|auto_generated|divider|divider|op_32~5_sumout\ & (((\Div1|auto_generated|divider|divider|StageOut[257]~292_combout\)) # 
-- (\Div1|auto_generated|divider|divider|StageOut[257]~290_combout\))) ) ) ) # ( !\Div1|auto_generated|divider|divider|op_3~1_sumout\ & ( \Div1|auto_generated|divider|divider|op_3~33_sumout\ ) ) # ( \Div1|auto_generated|divider|divider|op_3~1_sumout\ & ( 
-- !\Div1|auto_generated|divider|divider|op_3~33_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_32~5_sumout\ & (((\Div1|auto_generated|divider|divider|op_32~33_sumout\)))) # (\Div1|auto_generated|divider|divider|op_32~5_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[257]~292_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[257]~290_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000111010011111111111111111111110001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[257]~290_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_32~5_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_32~33_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[257]~292_combout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_3~33_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[323]~293_combout\);

\Div1|auto_generated|divider|divider|StageOut[289]~355\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[289]~355_combout\ = (!\Div1|auto_generated|divider|divider|op_32~5_sumout\ & \Div1|auto_generated|divider|divider|op_32~37_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_32~5_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_32~37_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[289]~355_combout\);

\Div1|auto_generated|divider|divider|StageOut[289]~356\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[289]~356_combout\ = (\Div1|auto_generated|divider|divider|op_32~5_sumout\ & ((!\Div1|auto_generated|divider|divider|op_31~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_31~37_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_31~1_sumout\ & (average(23)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_average(23),
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_31~37_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_32~5_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[289]~356_combout\);

\Div1|auto_generated|divider|divider|StageOut[321]~357\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[321]~357_combout\ = ( \Div1|auto_generated|divider|divider|op_3~41_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_3~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_32~5_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_32~41_sumout\))) # (\Div1|auto_generated|divider|divider|op_32~5_sumout\ & (average(22)))) ) ) # ( !\Div1|auto_generated|divider|divider|op_3~41_sumout\ & ( (\Div1|auto_generated|divider|divider|op_3~1_sumout\ & 
-- ((!\Div1|auto_generated|divider|divider|op_32~5_sumout\ & ((\Div1|auto_generated|divider|divider|op_32~41_sumout\))) # (\Div1|auto_generated|divider|divider|op_32~5_sumout\ & (average(22))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_average(22),
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_32~5_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_32~41_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_3~41_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[321]~357_combout\);

\Div1|auto_generated|divider|divider|op_4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_4~1_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_3~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_3~5_sumout\)))) # (\Div1|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[297]~33_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[297]~20_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_4~10\ ))
-- \Div1|auto_generated|divider|divider|op_4~2\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_3~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_3~5_sumout\)))) # (\Div1|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[297]~33_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[297]~20_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_4~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[297]~20_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[297]~33_combout\,
	cin => \Div1|auto_generated|divider|divider|op_4~10\,
	sumout => \Div1|auto_generated|divider|divider|op_4~1_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_4~2\);

\Div1|auto_generated|divider|divider|op_4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_4~5_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_4~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|op_4~2\,
	sumout => \Div1|auto_generated|divider|divider|op_4~5_sumout\);

\Div0|auto_generated|divider|divider|StageOut[42]~83\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[42]~83_combout\ = (!\Div0|auto_generated|divider|divider|op_30~1_sumout\ & \Div0|auto_generated|divider|divider|op_30~21_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_30~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_30~21_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[42]~83_combout\);

\Div0|auto_generated|divider|divider|StageOut[42]~86\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[42]~86_combout\ = (\Div0|auto_generated|divider|divider|op_30~1_sumout\ & \Div0|auto_generated|divider|divider|StageOut[36]~85_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_30~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[36]~85_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[42]~86_combout\);

\Div0|auto_generated|divider|divider|StageOut[41]~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[41]~81_combout\ = (!\Div0|auto_generated|divider|divider|op_30~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_30~9_sumout\))) # (\Div0|auto_generated|divider|divider|op_30~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[35]~80_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_30~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[35]~80_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_30~9_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[41]~81_combout\);

\Div0|auto_generated|divider|divider|StageOut[40]~76\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[40]~76_combout\ = (!\Div0|auto_generated|divider|divider|op_30~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_30~5_sumout\))) # (\Div0|auto_generated|divider|divider|op_30~1_sumout\ & (average(22)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_average(22),
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_30~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_30~5_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[40]~76_combout\);

\Div0|auto_generated|divider|divider|op_3~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_3~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div0|auto_generated|divider|divider|op_3~26_cout\);

\Div0|auto_generated|divider|divider|op_3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_3~5_sumout\ = SUM(( average(20) ) + ( last_index(0) ) + ( \Div0|auto_generated|divider|divider|op_3~26_cout\ ))
-- \Div0|auto_generated|divider|divider|op_3~6\ = CARRY(( average(20) ) + ( last_index(0) ) + ( \Div0|auto_generated|divider|divider|op_3~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_average(20),
	dataf => ALT_INV_last_index(0),
	cin => \Div0|auto_generated|divider|divider|op_3~26_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_3~5_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_3~6\);

\Div0|auto_generated|divider|divider|op_3~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_3~9_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_31~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_31~5_sumout\))) # (\Div0|auto_generated|divider|divider|op_31~1_sumout\ & (average(21))) ) + ( 
-- !last_index(0) $ (last_index(1)) ) + ( \Div0|auto_generated|divider|divider|op_3~6\ ))
-- \Div0|auto_generated|divider|divider|op_3~10\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_31~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_31~5_sumout\))) # (\Div0|auto_generated|divider|divider|op_31~1_sumout\ & (average(21))) ) + ( 
-- !last_index(0) $ (last_index(1)) ) + ( \Div0|auto_generated|divider|divider|op_3~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011111111000000000000000000000001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\,
	datab => ALT_INV_average(21),
	datac => ALT_INV_last_index(0),
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_31~5_sumout\,
	dataf => ALT_INV_last_index(1),
	cin => \Div0|auto_generated|divider|divider|op_3~6\,
	sumout => \Div0|auto_generated|divider|divider|op_3~9_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_3~10\);

\Div0|auto_generated|divider|divider|op_3~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_3~13_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_31~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_31~9_sumout\))) # (\Div0|auto_generated|divider|divider|op_31~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[40]~76_combout\)) ) + ( !\Add2~1_combout\ ) + ( \Div0|auto_generated|divider|divider|op_3~10\ ))
-- \Div0|auto_generated|divider|divider|op_3~14\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_31~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_31~9_sumout\))) # (\Div0|auto_generated|divider|divider|op_31~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[40]~76_combout\)) ) + ( !\Add2~1_combout\ ) + ( \Div0|auto_generated|divider|divider|op_3~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[40]~76_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_31~9_sumout\,
	dataf => \ALT_INV_Add2~1_combout\,
	cin => \Div0|auto_generated|divider|divider|op_3~10\,
	sumout => \Div0|auto_generated|divider|divider|op_3~13_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_3~14\);

\Div0|auto_generated|divider|divider|op_3~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_3~17_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_31~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_31~13_sumout\))) # (\Div0|auto_generated|divider|divider|op_31~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[41]~81_combout\)) ) + ( !\Add2~2_combout\ ) + ( \Div0|auto_generated|divider|divider|op_3~14\ ))
-- \Div0|auto_generated|divider|divider|op_3~18\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_31~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_31~13_sumout\))) # (\Div0|auto_generated|divider|divider|op_31~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[41]~81_combout\)) ) + ( !\Add2~2_combout\ ) + ( \Div0|auto_generated|divider|divider|op_3~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[41]~81_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_31~13_sumout\,
	dataf => \ALT_INV_Add2~2_combout\,
	cin => \Div0|auto_generated|divider|divider|op_3~14\,
	sumout => \Div0|auto_generated|divider|divider|op_3~17_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_3~18\);

\Div0|auto_generated|divider|divider|op_3~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_3~22_cout\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_31~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_31~25_sumout\)))) # (\Div0|auto_generated|divider|divider|op_31~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[42]~86_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[42]~83_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_3~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[42]~83_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_31~25_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[42]~86_combout\,
	cin => \Div0|auto_generated|divider|divider|op_3~18\,
	cout => \Div0|auto_generated|divider|divider|op_3~22_cout\);

\Div0|auto_generated|divider|divider|op_3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_3~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_3~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|op_3~22_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_3~1_sumout\);

\average~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \average~22_combout\ = (!\state~q\ & ((!\Div0|auto_generated|divider|divider|op_3~1_sumout\))) # (\state~q\ & (!\Div1|auto_generated|divider|divider|op_4~5_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110010011100100111001001110010011100100111001001110010011100100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_state~q\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \average~22_combout\);

\average[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_NEW~input_o\,
	d => \average~22_combout\,
	ena => \RESETN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => average(20));

\Div1|auto_generated|divider|divider|op_4~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_4~49_sumout\ = SUM(( average(20) ) + ( VCC ) + ( !VCC ))
-- \Div1|auto_generated|divider|divider|op_4~50\ = CARRY(( average(20) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_average(20),
	cin => GND,
	sumout => \Div1|auto_generated|divider|divider|op_4~49_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_4~50\);

\Div1|auto_generated|divider|divider|op_4~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_4~45_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_3~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_3~45_sumout\))) # (\Div1|auto_generated|divider|divider|op_3~1_sumout\ & (average(21))) ) + ( 
-- VCC ) + ( \Div1|auto_generated|divider|divider|op_4~50\ ))
-- \Div1|auto_generated|divider|divider|op_4~46\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_3~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_3~45_sumout\))) # (\Div1|auto_generated|divider|divider|op_3~1_sumout\ & (average(21))) ) + ( VCC ) + 
-- ( \Div1|auto_generated|divider|divider|op_4~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_average(21),
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_3~45_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_4~50\,
	sumout => \Div1|auto_generated|divider|divider|op_4~45_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_4~46\);

\Div1|auto_generated|divider|divider|op_4~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_4~41_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[321]~357_combout\ ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_4~46\ ))
-- \Div1|auto_generated|divider|divider|op_4~42\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[321]~357_combout\ ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_4~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[321]~357_combout\,
	cin => \Div1|auto_generated|divider|divider|op_4~46\,
	sumout => \Div1|auto_generated|divider|divider|op_4~41_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_4~42\);

\Div1|auto_generated|divider|divider|op_4~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_4~37_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_3~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_3~37_sumout\)))) # (\Div1|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[289]~356_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[289]~355_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_4~42\ ))
-- \Div1|auto_generated|divider|divider|op_4~38\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_3~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_3~37_sumout\)))) # (\Div1|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[289]~356_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[289]~355_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_4~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[289]~355_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_3~37_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[289]~356_combout\,
	cin => \Div1|auto_generated|divider|divider|op_4~42\,
	sumout => \Div1|auto_generated|divider|divider|op_4~37_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_4~38\);

\Div1|auto_generated|divider|divider|op_4~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_4~33_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[323]~293_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_4~38\ ))
-- \Div1|auto_generated|divider|divider|op_4~34\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[323]~293_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_4~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[323]~293_combout\,
	cin => \Div1|auto_generated|divider|divider|op_4~38\,
	sumout => \Div1|auto_generated|divider|divider|op_4~33_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_4~34\);

\Div1|auto_generated|divider|divider|op_4~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_4~29_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_3~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_3~29_sumout\)))) # (\Div1|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[291]~287_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[291]~286_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_4~34\ ))
-- \Div1|auto_generated|divider|divider|op_4~30\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_3~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_3~29_sumout\)))) # (\Div1|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[291]~287_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[291]~286_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_4~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[291]~286_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_3~29_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[291]~287_combout\,
	cin => \Div1|auto_generated|divider|divider|op_4~34\,
	sumout => \Div1|auto_generated|divider|divider|op_4~29_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_4~30\);

\Div1|auto_generated|divider|divider|op_4~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_4~25_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[325]~221_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_4~30\ ))
-- \Div1|auto_generated|divider|divider|op_4~26\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[325]~221_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_4~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[325]~221_combout\,
	cin => \Div1|auto_generated|divider|divider|op_4~30\,
	sumout => \Div1|auto_generated|divider|divider|op_4~25_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_4~26\);

\Div1|auto_generated|divider|divider|op_4~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_4~21_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_3~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_3~21_sumout\)))) # (\Div1|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[293]~212_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[293]~211_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_4~26\ ))
-- \Div1|auto_generated|divider|divider|op_4~22\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_3~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_3~21_sumout\)))) # (\Div1|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[293]~212_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[293]~211_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_4~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[293]~211_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[293]~212_combout\,
	cin => \Div1|auto_generated|divider|divider|op_4~26\,
	sumout => \Div1|auto_generated|divider|divider|op_4~21_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_4~22\);

\Div1|auto_generated|divider|divider|op_4~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_4~17_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[327]~143_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_4~22\ ))
-- \Div1|auto_generated|divider|divider|op_4~18\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[327]~143_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_4~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[327]~143_combout\,
	cin => \Div1|auto_generated|divider|divider|op_4~22\,
	sumout => \Div1|auto_generated|divider|divider|op_4~17_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_4~18\);

\Div1|auto_generated|divider|divider|op_4~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_4~13_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_3~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_3~13_sumout\)))) # (\Div1|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[295]~131_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[295]~130_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_4~18\ ))
-- \Div1|auto_generated|divider|divider|op_4~14\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_3~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_3~13_sumout\)))) # (\Div1|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[295]~131_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[295]~130_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_4~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[295]~130_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[295]~131_combout\,
	cin => \Div1|auto_generated|divider|divider|op_4~18\,
	sumout => \Div1|auto_generated|divider|divider|op_4~13_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_4~14\);

\Div1|auto_generated|divider|divider|op_4~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_4~9_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[329]~61_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_4~14\ ))
-- \Div1|auto_generated|divider|divider|op_4~10\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[329]~61_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_4~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[329]~61_combout\,
	cin => \Div1|auto_generated|divider|divider|op_4~14\,
	sumout => \Div1|auto_generated|divider|divider|op_4~9_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_4~10\);

\Div1|auto_generated|divider|divider|StageOut[363]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[363]~18_combout\ = (\Div1|auto_generated|divider|divider|op_4~1_sumout\ & !\Div1|auto_generated|divider|divider|op_4~5_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[363]~18_combout\);

\Div1|auto_generated|divider|divider|StageOut[330]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[330]~19_combout\ = (!\Div1|auto_generated|divider|divider|op_3~1_sumout\ & \Div1|auto_generated|divider|divider|op_3~5_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[330]~19_combout\);

\Div1|auto_generated|divider|divider|StageOut[330]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[330]~34_combout\ = (\Div1|auto_generated|divider|divider|op_3~1_sumout\ & ((\Div1|auto_generated|divider|divider|StageOut[297]~33_combout\) # (\Div1|auto_generated|divider|divider|StageOut[297]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001100010011000100110001001100010011000100110001001100010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[297]~20_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[297]~33_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[330]~34_combout\);

\Div1|auto_generated|divider|divider|StageOut[329]~90\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[329]~90_combout\ = (!\Div1|auto_generated|divider|divider|op_3~1_sumout\ & \Div1|auto_generated|divider|divider|op_3~9_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[329]~90_combout\);

\Div1|auto_generated|divider|divider|StageOut[329]~91\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[329]~91_combout\ = ( \Div1|auto_generated|divider|divider|op_3~1_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_32~5_sumout\ & (((\Div1|auto_generated|divider|divider|op_32~9_sumout\)))) # 
-- (\Div1|auto_generated|divider|divider|op_32~5_sumout\ & (((\Div1|auto_generated|divider|divider|StageOut[263]~60_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[263]~54_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000111010011111100000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[263]~54_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_32~5_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_32~9_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[263]~60_combout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[329]~91_combout\);

\Div1|auto_generated|divider|divider|StageOut[361]~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[361]~101_combout\ = ( \Div1|auto_generated|divider|divider|op_4~13_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_4~5_sumout\) # ((!\Div1|auto_generated|divider|divider|op_3~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_3~13_sumout\))) # (\Div1|auto_generated|divider|divider|op_3~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[295]~100_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_4~13_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_4~5_sumout\ & ((!\Div1|auto_generated|divider|divider|op_3~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_3~13_sumout\))) # (\Div1|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[295]~100_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[295]~100_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[361]~101_combout\);

\Div1|auto_generated|divider|divider|StageOut[327]~172\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[327]~172_combout\ = (!\Div1|auto_generated|divider|divider|op_3~1_sumout\ & \Div1|auto_generated|divider|divider|op_3~17_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[327]~172_combout\);

\Div1|auto_generated|divider|divider|StageOut[327]~173\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[327]~173_combout\ = ( \Div1|auto_generated|divider|divider|op_3~1_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_32~5_sumout\ & (((\Div1|auto_generated|divider|divider|op_32~17_sumout\)))) # 
-- (\Div1|auto_generated|divider|divider|op_32~5_sumout\ & (((\Div1|auto_generated|divider|divider|StageOut[261]~142_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[261]~138_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000111010011111100000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[261]~138_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_32~5_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_32~17_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[261]~142_combout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[327]~173_combout\);

\Div1|auto_generated|divider|divider|StageOut[359]~182\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[359]~182_combout\ = ( \Div1|auto_generated|divider|divider|op_4~21_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_4~5_sumout\) # ((!\Div1|auto_generated|divider|divider|op_3~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_3~21_sumout\))) # (\Div1|auto_generated|divider|divider|op_3~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[293]~181_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_4~21_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_4~5_sumout\ & ((!\Div1|auto_generated|divider|divider|op_3~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_3~21_sumout\))) # (\Div1|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[293]~181_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[293]~181_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[359]~182_combout\);

\Div1|auto_generated|divider|divider|StageOut[325]~250\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[325]~250_combout\ = (!\Div1|auto_generated|divider|divider|op_3~1_sumout\ & \Div1|auto_generated|divider|divider|op_3~25_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[325]~250_combout\);

\Div1|auto_generated|divider|divider|StageOut[325]~251\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[325]~251_combout\ = ( \Div1|auto_generated|divider|divider|op_3~1_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_32~5_sumout\ & (((\Div1|auto_generated|divider|divider|op_32~25_sumout\)))) # 
-- (\Div1|auto_generated|divider|divider|op_32~5_sumout\ & (((\Div1|auto_generated|divider|divider|StageOut[259]~220_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[259]~217_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000111010011111100000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[259]~217_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_32~5_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_32~25_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[259]~220_combout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[325]~251_combout\);

\Div1|auto_generated|divider|divider|StageOut[357]~257\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[357]~257_combout\ = ( \Div1|auto_generated|divider|divider|op_4~29_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_4~5_sumout\) # ((!\Div1|auto_generated|divider|divider|op_3~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_3~29_sumout\))) # (\Div1|auto_generated|divider|divider|op_3~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[291]~256_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_4~29_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_4~5_sumout\ & ((!\Div1|auto_generated|divider|divider|op_3~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_3~29_sumout\))) # (\Div1|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[291]~256_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[291]~256_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_3~29_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_4~29_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[357]~257_combout\);

\Div1|auto_generated|divider|divider|StageOut[323]~322\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[323]~322_combout\ = (!\Div1|auto_generated|divider|divider|op_3~1_sumout\ & \Div1|auto_generated|divider|divider|op_3~33_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_3~33_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[323]~322_combout\);

\Div1|auto_generated|divider|divider|StageOut[323]~323\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[323]~323_combout\ = ( \Div1|auto_generated|divider|divider|op_3~1_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_32~5_sumout\ & (((\Div1|auto_generated|divider|divider|op_32~33_sumout\)))) # 
-- (\Div1|auto_generated|divider|divider|op_32~5_sumout\ & (((\Div1|auto_generated|divider|divider|StageOut[257]~292_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[257]~290_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000111010011111100000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[257]~290_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_32~5_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_32~33_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[257]~292_combout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[323]~323_combout\);

\Div1|auto_generated|divider|divider|StageOut[355]~326\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[355]~326_combout\ = ( \Div1|auto_generated|divider|divider|op_4~37_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_4~5_sumout\) # ((!\Div1|auto_generated|divider|divider|op_3~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_3~37_sumout\))) # (\Div1|auto_generated|divider|divider|op_3~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[289]~325_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_4~37_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_4~5_sumout\ & ((!\Div1|auto_generated|divider|divider|op_3~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_3~37_sumout\))) # (\Div1|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[289]~325_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[289]~325_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_3~37_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_4~37_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[355]~326_combout\);

\Div1|auto_generated|divider|divider|StageOut[321]~386\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[321]~386_combout\ = (!\Div1|auto_generated|divider|divider|op_3~1_sumout\ & \Div1|auto_generated|divider|divider|op_3~41_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_3~41_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[321]~386_combout\);

\Div1|auto_generated|divider|divider|StageOut[321]~387\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[321]~387_combout\ = (\Div1|auto_generated|divider|divider|op_3~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_32~5_sumout\ & ((\Div1|auto_generated|divider|divider|op_32~41_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_32~5_sumout\ & (average(22)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_average(22),
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_32~5_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_32~41_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[321]~387_combout\);

\Div1|auto_generated|divider|divider|StageOut[353]~389\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[353]~389_combout\ = ( \Div1|auto_generated|divider|divider|op_4~45_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_4~5_sumout\) # ((!\Div1|auto_generated|divider|divider|op_3~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_3~45_sumout\))) # (\Div1|auto_generated|divider|divider|op_3~1_sumout\ & (average(21)))) ) ) # ( !\Div1|auto_generated|divider|divider|op_4~45_sumout\ & ( (\Div1|auto_generated|divider|divider|op_4~5_sumout\ & 
-- ((!\Div1|auto_generated|divider|divider|op_3~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_3~45_sumout\))) # (\Div1|auto_generated|divider|divider|op_3~1_sumout\ & (average(21))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_average(21),
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_3~45_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_4~45_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[353]~389_combout\);

\Div0|auto_generated|divider|divider|StageOut[47]~79\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[47]~79_combout\ = (!\Div0|auto_generated|divider|divider|op_31~1_sumout\ & \Div0|auto_generated|divider|divider|op_31~13_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_31~13_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[47]~79_combout\);

\Div0|auto_generated|divider|divider|StageOut[47]~82\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[47]~82_combout\ = (\Div0|auto_generated|divider|divider|op_31~1_sumout\ & \Div0|auto_generated|divider|divider|StageOut[41]~81_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[41]~81_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[47]~82_combout\);

\Div0|auto_generated|divider|divider|StageOut[46]~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[46]~77_combout\ = (!\Div0|auto_generated|divider|divider|op_31~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_31~9_sumout\))) # (\Div0|auto_generated|divider|divider|op_31~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[40]~76_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[40]~76_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_31~9_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[46]~77_combout\);

\Div0|auto_generated|divider|divider|StageOut[45]~72\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[45]~72_combout\ = (!\Div0|auto_generated|divider|divider|op_31~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_31~5_sumout\))) # (\Div0|auto_generated|divider|divider|op_31~1_sumout\ & (average(21)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_average(21),
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_31~5_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[45]~72_combout\);

\Div0|auto_generated|divider|divider|op_4~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_4~14_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div0|auto_generated|divider|divider|op_4~14_cout\);

\Div0|auto_generated|divider|divider|op_4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_4~5_sumout\ = SUM(( average(19) ) + ( last_index(0) ) + ( \Div0|auto_generated|divider|divider|op_4~14_cout\ ))
-- \Div0|auto_generated|divider|divider|op_4~6\ = CARRY(( average(19) ) + ( last_index(0) ) + ( \Div0|auto_generated|divider|divider|op_4~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_average(19),
	dataf => ALT_INV_last_index(0),
	cin => \Div0|auto_generated|divider|divider|op_4~14_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_4~5_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_4~6\);

\Div0|auto_generated|divider|divider|op_4~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_4~17_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_3~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_3~5_sumout\))) # (\Div0|auto_generated|divider|divider|op_3~1_sumout\ & (average(20))) ) + ( 
-- !last_index(0) $ (last_index(1)) ) + ( \Div0|auto_generated|divider|divider|op_4~6\ ))
-- \Div0|auto_generated|divider|divider|op_4~18\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_3~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_3~5_sumout\))) # (\Div0|auto_generated|divider|divider|op_3~1_sumout\ & (average(20))) ) + ( 
-- !last_index(0) $ (last_index(1)) ) + ( \Div0|auto_generated|divider|divider|op_4~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011111111000000000000000000000001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datab => ALT_INV_average(20),
	datac => ALT_INV_last_index(0),
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\,
	dataf => ALT_INV_last_index(1),
	cin => \Div0|auto_generated|divider|divider|op_4~6\,
	sumout => \Div0|auto_generated|divider|divider|op_4~17_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_4~18\);

\Div0|auto_generated|divider|divider|op_4~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_4~21_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_3~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_3~9_sumout\))) # (\Div0|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[45]~72_combout\)) ) + ( !\Add2~1_combout\ ) + ( \Div0|auto_generated|divider|divider|op_4~18\ ))
-- \Div0|auto_generated|divider|divider|op_4~22\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_3~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_3~9_sumout\))) # (\Div0|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[45]~72_combout\)) ) + ( !\Add2~1_combout\ ) + ( \Div0|auto_generated|divider|divider|op_4~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[45]~72_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\,
	dataf => \ALT_INV_Add2~1_combout\,
	cin => \Div0|auto_generated|divider|divider|op_4~18\,
	sumout => \Div0|auto_generated|divider|divider|op_4~21_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_4~22\);

\Div0|auto_generated|divider|divider|op_4~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_4~25_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_3~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_3~13_sumout\))) # (\Div0|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[46]~77_combout\)) ) + ( !\Add2~2_combout\ ) + ( \Div0|auto_generated|divider|divider|op_4~22\ ))
-- \Div0|auto_generated|divider|divider|op_4~26\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_3~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_3~13_sumout\))) # (\Div0|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[46]~77_combout\)) ) + ( !\Add2~2_combout\ ) + ( \Div0|auto_generated|divider|divider|op_4~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[46]~77_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\,
	dataf => \ALT_INV_Add2~2_combout\,
	cin => \Div0|auto_generated|divider|divider|op_4~22\,
	sumout => \Div0|auto_generated|divider|divider|op_4~25_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_4~26\);

\Div0|auto_generated|divider|divider|op_4~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_4~10_cout\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_3~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_3~17_sumout\)))) # (\Div0|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[47]~82_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[47]~79_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_4~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[47]~79_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[47]~82_combout\,
	cin => \Div0|auto_generated|divider|divider|op_4~26\,
	cout => \Div0|auto_generated|divider|divider|op_4~10_cout\);

\Div0|auto_generated|divider|divider|op_4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_4~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_4~10_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|op_4~10_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_4~1_sumout\);

\average~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \average~19_combout\ = (!\state~q\ & ((!\Div0|auto_generated|divider|divider|op_4~1_sumout\))) # (\state~q\ & (!\Div1|auto_generated|divider|divider|op_5~1_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110010011100100111001001110010011100100111001001110010011100100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_state~q\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \average~19_combout\);

\average[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_NEW~input_o\,
	d => \average~19_combout\,
	ena => \RESETN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => average(19));

\Div1|auto_generated|divider|divider|op_5~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_5~53_sumout\ = SUM(( average(19) ) + ( VCC ) + ( !VCC ))
-- \Div1|auto_generated|divider|divider|op_5~54\ = CARRY(( average(19) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_average(19),
	cin => GND,
	sumout => \Div1|auto_generated|divider|divider|op_5~53_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_5~54\);

\Div1|auto_generated|divider|divider|op_5~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_5~49_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_4~5_sumout\ & ((\Div1|auto_generated|divider|divider|op_4~49_sumout\))) # (\Div1|auto_generated|divider|divider|op_4~5_sumout\ & (average(20))) ) + ( 
-- VCC ) + ( \Div1|auto_generated|divider|divider|op_5~54\ ))
-- \Div1|auto_generated|divider|divider|op_5~50\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_4~5_sumout\ & ((\Div1|auto_generated|divider|divider|op_4~49_sumout\))) # (\Div1|auto_generated|divider|divider|op_4~5_sumout\ & (average(20))) ) + ( VCC ) + 
-- ( \Div1|auto_generated|divider|divider|op_5~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_average(20),
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_4~49_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_5~54\,
	sumout => \Div1|auto_generated|divider|divider|op_5~49_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_5~50\);

\Div1|auto_generated|divider|divider|op_5~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_5~45_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[353]~389_combout\ ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_5~50\ ))
-- \Div1|auto_generated|divider|divider|op_5~46\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[353]~389_combout\ ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_5~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[353]~389_combout\,
	cin => \Div1|auto_generated|divider|divider|op_5~50\,
	sumout => \Div1|auto_generated|divider|divider|op_5~45_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_5~46\);

\Div1|auto_generated|divider|divider|op_5~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_5~41_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_4~5_sumout\ & (((\Div1|auto_generated|divider|divider|op_4~41_sumout\)))) # (\Div1|auto_generated|divider|divider|op_4~5_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[321]~387_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[321]~386_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_5~46\ ))
-- \Div1|auto_generated|divider|divider|op_5~42\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_4~5_sumout\ & (((\Div1|auto_generated|divider|divider|op_4~41_sumout\)))) # (\Div1|auto_generated|divider|divider|op_4~5_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[321]~387_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[321]~386_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_5~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[321]~386_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_4~41_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[321]~387_combout\,
	cin => \Div1|auto_generated|divider|divider|op_5~46\,
	sumout => \Div1|auto_generated|divider|divider|op_5~41_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_5~42\);

\Div1|auto_generated|divider|divider|op_5~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_5~37_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[355]~326_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_5~42\ ))
-- \Div1|auto_generated|divider|divider|op_5~38\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[355]~326_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_5~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[355]~326_combout\,
	cin => \Div1|auto_generated|divider|divider|op_5~42\,
	sumout => \Div1|auto_generated|divider|divider|op_5~37_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_5~38\);

\Div1|auto_generated|divider|divider|op_5~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_5~33_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_4~5_sumout\ & (((\Div1|auto_generated|divider|divider|op_4~33_sumout\)))) # (\Div1|auto_generated|divider|divider|op_4~5_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[323]~323_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[323]~322_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_5~38\ ))
-- \Div1|auto_generated|divider|divider|op_5~34\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_4~5_sumout\ & (((\Div1|auto_generated|divider|divider|op_4~33_sumout\)))) # (\Div1|auto_generated|divider|divider|op_4~5_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[323]~323_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[323]~322_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_5~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[323]~322_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_4~33_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[323]~323_combout\,
	cin => \Div1|auto_generated|divider|divider|op_5~38\,
	sumout => \Div1|auto_generated|divider|divider|op_5~33_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_5~34\);

\Div1|auto_generated|divider|divider|op_5~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_5~29_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[357]~257_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_5~34\ ))
-- \Div1|auto_generated|divider|divider|op_5~30\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[357]~257_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_5~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[357]~257_combout\,
	cin => \Div1|auto_generated|divider|divider|op_5~34\,
	sumout => \Div1|auto_generated|divider|divider|op_5~29_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_5~30\);

\Div1|auto_generated|divider|divider|op_5~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_5~25_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_4~5_sumout\ & (((\Div1|auto_generated|divider|divider|op_4~25_sumout\)))) # (\Div1|auto_generated|divider|divider|op_4~5_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[325]~251_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[325]~250_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_5~30\ ))
-- \Div1|auto_generated|divider|divider|op_5~26\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_4~5_sumout\ & (((\Div1|auto_generated|divider|divider|op_4~25_sumout\)))) # (\Div1|auto_generated|divider|divider|op_4~5_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[325]~251_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[325]~250_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_5~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[325]~250_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[325]~251_combout\,
	cin => \Div1|auto_generated|divider|divider|op_5~30\,
	sumout => \Div1|auto_generated|divider|divider|op_5~25_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_5~26\);

\Div1|auto_generated|divider|divider|op_5~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_5~21_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[359]~182_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_5~26\ ))
-- \Div1|auto_generated|divider|divider|op_5~22\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[359]~182_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_5~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[359]~182_combout\,
	cin => \Div1|auto_generated|divider|divider|op_5~26\,
	sumout => \Div1|auto_generated|divider|divider|op_5~21_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_5~22\);

\Div1|auto_generated|divider|divider|op_5~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_5~17_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_4~5_sumout\ & (((\Div1|auto_generated|divider|divider|op_4~17_sumout\)))) # (\Div1|auto_generated|divider|divider|op_4~5_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[327]~173_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[327]~172_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_5~22\ ))
-- \Div1|auto_generated|divider|divider|op_5~18\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_4~5_sumout\ & (((\Div1|auto_generated|divider|divider|op_4~17_sumout\)))) # (\Div1|auto_generated|divider|divider|op_4~5_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[327]~173_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[327]~172_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_5~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[327]~172_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[327]~173_combout\,
	cin => \Div1|auto_generated|divider|divider|op_5~22\,
	sumout => \Div1|auto_generated|divider|divider|op_5~17_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_5~18\);

\Div1|auto_generated|divider|divider|op_5~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_5~13_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[361]~101_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_5~18\ ))
-- \Div1|auto_generated|divider|divider|op_5~14\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[361]~101_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_5~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[361]~101_combout\,
	cin => \Div1|auto_generated|divider|divider|op_5~18\,
	sumout => \Div1|auto_generated|divider|divider|op_5~13_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_5~14\);

\Div1|auto_generated|divider|divider|op_5~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_5~9_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_4~5_sumout\ & (((\Div1|auto_generated|divider|divider|op_4~9_sumout\)))) # (\Div1|auto_generated|divider|divider|op_4~5_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[329]~91_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[329]~90_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_5~14\ ))
-- \Div1|auto_generated|divider|divider|op_5~10\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_4~5_sumout\ & (((\Div1|auto_generated|divider|divider|op_4~9_sumout\)))) # (\Div1|auto_generated|divider|divider|op_4~5_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[329]~91_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[329]~90_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_5~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[329]~90_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[329]~91_combout\,
	cin => \Div1|auto_generated|divider|divider|op_5~14\,
	sumout => \Div1|auto_generated|divider|divider|op_5~9_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_5~10\);

\Div1|auto_generated|divider|divider|op_5~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_5~5_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_4~5_sumout\ & (((\Div1|auto_generated|divider|divider|op_4~1_sumout\)))) # (\Div1|auto_generated|divider|divider|op_4~5_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[330]~34_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[330]~19_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_5~10\ ))
-- \Div1|auto_generated|divider|divider|op_5~6\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_4~5_sumout\ & (((\Div1|auto_generated|divider|divider|op_4~1_sumout\)))) # (\Div1|auto_generated|divider|divider|op_4~5_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[330]~34_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[330]~19_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_5~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[330]~19_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[330]~34_combout\,
	cin => \Div1|auto_generated|divider|divider|op_5~10\,
	sumout => \Div1|auto_generated|divider|divider|op_5~5_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_5~6\);

\Div1|auto_generated|divider|divider|op_5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_5~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_5~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|op_5~6\,
	sumout => \Div1|auto_generated|divider|divider|op_5~1_sumout\);

\Div1|auto_generated|divider|divider|StageOut[363]~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[363]~35_combout\ = (\Div1|auto_generated|divider|divider|op_4~5_sumout\ & ((\Div1|auto_generated|divider|divider|StageOut[330]~34_combout\) # (\Div1|auto_generated|divider|divider|StageOut[330]~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010100010101000101010001010100010101000101010001010100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[330]~19_combout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[330]~34_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[363]~35_combout\);

\Div1|auto_generated|divider|divider|StageOut[395]~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[395]~62_combout\ = ( \Div1|auto_generated|divider|divider|op_5~9_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_5~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_4~5_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_4~9_sumout\))) # (\Div1|auto_generated|divider|divider|op_4~5_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[329]~61_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_5~9_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_5~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_4~5_sumout\ & ((\Div1|auto_generated|divider|divider|op_4~9_sumout\))) # (\Div1|auto_generated|divider|divider|op_4~5_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[329]~61_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[329]~61_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[395]~62_combout\);

\Div1|auto_generated|divider|divider|StageOut[361]~128\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[361]~128_combout\ = (!\Div1|auto_generated|divider|divider|op_4~5_sumout\ & \Div1|auto_generated|divider|divider|op_4~13_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[361]~128_combout\);

\Div1|auto_generated|divider|divider|StageOut[361]~129\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[361]~129_combout\ = (\Div1|auto_generated|divider|divider|op_4~5_sumout\ & ((!\Div1|auto_generated|divider|divider|op_3~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_3~13_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_3~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[295]~100_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[295]~100_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[361]~129_combout\);

\Div1|auto_generated|divider|divider|StageOut[393]~144\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[393]~144_combout\ = ( \Div1|auto_generated|divider|divider|op_5~17_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_5~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_4~5_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_4~17_sumout\))) # (\Div1|auto_generated|divider|divider|op_4~5_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[327]~143_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_5~17_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_5~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_4~5_sumout\ & ((\Div1|auto_generated|divider|divider|op_4~17_sumout\))) # (\Div1|auto_generated|divider|divider|op_4~5_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[327]~143_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[327]~143_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[393]~144_combout\);

\Div1|auto_generated|divider|divider|StageOut[359]~209\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[359]~209_combout\ = (!\Div1|auto_generated|divider|divider|op_4~5_sumout\ & \Div1|auto_generated|divider|divider|op_4~21_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[359]~209_combout\);

\Div1|auto_generated|divider|divider|StageOut[359]~210\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[359]~210_combout\ = (\Div1|auto_generated|divider|divider|op_4~5_sumout\ & ((!\Div1|auto_generated|divider|divider|op_3~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_3~21_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_3~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[293]~181_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[293]~181_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[359]~210_combout\);

\Div1|auto_generated|divider|divider|StageOut[391]~222\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[391]~222_combout\ = ( \Div1|auto_generated|divider|divider|op_5~25_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_5~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_4~5_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_4~25_sumout\))) # (\Div1|auto_generated|divider|divider|op_4~5_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[325]~221_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_5~25_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_5~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_4~5_sumout\ & ((\Div1|auto_generated|divider|divider|op_4~25_sumout\))) # (\Div1|auto_generated|divider|divider|op_4~5_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[325]~221_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[325]~221_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[391]~222_combout\);

\Div1|auto_generated|divider|divider|StageOut[357]~284\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[357]~284_combout\ = (!\Div1|auto_generated|divider|divider|op_4~5_sumout\ & \Div1|auto_generated|divider|divider|op_4~29_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_4~29_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[357]~284_combout\);

\Div1|auto_generated|divider|divider|StageOut[357]~285\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[357]~285_combout\ = (\Div1|auto_generated|divider|divider|op_4~5_sumout\ & ((!\Div1|auto_generated|divider|divider|op_3~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_3~29_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_3~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[291]~256_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[291]~256_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_3~29_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[357]~285_combout\);

\Div1|auto_generated|divider|divider|StageOut[389]~294\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[389]~294_combout\ = ( \Div1|auto_generated|divider|divider|op_5~33_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_5~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_4~5_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_4~33_sumout\))) # (\Div1|auto_generated|divider|divider|op_4~5_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[323]~293_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_5~33_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_5~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_4~5_sumout\ & ((\Div1|auto_generated|divider|divider|op_4~33_sumout\))) # (\Div1|auto_generated|divider|divider|op_4~5_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[323]~293_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[323]~293_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_4~33_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_5~33_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[389]~294_combout\);

\Div1|auto_generated|divider|divider|StageOut[355]~353\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[355]~353_combout\ = (!\Div1|auto_generated|divider|divider|op_4~5_sumout\ & \Div1|auto_generated|divider|divider|op_4~37_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_4~37_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[355]~353_combout\);

\Div1|auto_generated|divider|divider|StageOut[355]~354\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[355]~354_combout\ = (\Div1|auto_generated|divider|divider|op_4~5_sumout\ & ((!\Div1|auto_generated|divider|divider|op_3~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_3~37_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_3~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[289]~325_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[289]~325_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_3~37_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[355]~354_combout\);

\Div1|auto_generated|divider|divider|StageOut[387]~358\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[387]~358_combout\ = ( \Div1|auto_generated|divider|divider|op_5~41_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_5~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_4~5_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_4~41_sumout\))) # (\Div1|auto_generated|divider|divider|op_4~5_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[321]~357_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_5~41_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_5~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_4~5_sumout\ & ((\Div1|auto_generated|divider|divider|op_4~41_sumout\))) # (\Div1|auto_generated|divider|divider|op_4~5_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[321]~357_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[321]~357_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_4~41_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_5~41_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[387]~358_combout\);

\Div1|auto_generated|divider|divider|StageOut[353]~416\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[353]~416_combout\ = (!\Div1|auto_generated|divider|divider|op_4~5_sumout\ & \Div1|auto_generated|divider|divider|op_4~45_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_4~45_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[353]~416_combout\);

\Div1|auto_generated|divider|divider|StageOut[353]~417\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[353]~417_combout\ = (\Div1|auto_generated|divider|divider|op_4~5_sumout\ & ((!\Div1|auto_generated|divider|divider|op_3~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_3~45_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_3~1_sumout\ & (average(21)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_average(21),
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_3~45_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[353]~417_combout\);

\Div1|auto_generated|divider|divider|StageOut[385]~418\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[385]~418_combout\ = ( \Div1|auto_generated|divider|divider|op_5~49_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_5~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_4~5_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_4~49_sumout\))) # (\Div1|auto_generated|divider|divider|op_4~5_sumout\ & (average(20)))) ) ) # ( !\Div1|auto_generated|divider|divider|op_5~49_sumout\ & ( (\Div1|auto_generated|divider|divider|op_5~1_sumout\ & 
-- ((!\Div1|auto_generated|divider|divider|op_4~5_sumout\ & ((\Div1|auto_generated|divider|divider|op_4~49_sumout\))) # (\Div1|auto_generated|divider|divider|op_4~5_sumout\ & (average(20))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_average(20),
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_4~49_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_5~49_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[385]~418_combout\);

\Div1|auto_generated|divider|divider|op_6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_6~1_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_5~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_5~5_sumout\)))) # (\Div1|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[363]~35_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[363]~18_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_6~10\ ))
-- \Div1|auto_generated|divider|divider|op_6~2\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_5~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_5~5_sumout\)))) # (\Div1|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[363]~35_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[363]~18_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_6~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[363]~18_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[363]~35_combout\,
	cin => \Div1|auto_generated|divider|divider|op_6~10\,
	sumout => \Div1|auto_generated|divider|divider|op_6~1_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_6~2\);

\Div1|auto_generated|divider|divider|op_6~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_6~5_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_6~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|op_6~2\,
	sumout => \Div1|auto_generated|divider|divider|op_6~5_sumout\);

\Div0|auto_generated|divider|divider|StageOut[52]~75\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[52]~75_combout\ = (!\Div0|auto_generated|divider|divider|op_3~1_sumout\ & \Div0|auto_generated|divider|divider|op_3~13_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[52]~75_combout\);

\Div0|auto_generated|divider|divider|StageOut[52]~78\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[52]~78_combout\ = (\Div0|auto_generated|divider|divider|op_3~1_sumout\ & \Div0|auto_generated|divider|divider|StageOut[46]~77_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[46]~77_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[52]~78_combout\);

\Div0|auto_generated|divider|divider|StageOut[51]~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[51]~73_combout\ = (!\Div0|auto_generated|divider|divider|op_3~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_3~9_sumout\))) # (\Div0|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[45]~72_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[45]~72_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[51]~73_combout\);

\Div0|auto_generated|divider|divider|StageOut[50]~68\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[50]~68_combout\ = (!\Div0|auto_generated|divider|divider|op_3~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_3~5_sumout\))) # (\Div0|auto_generated|divider|divider|op_3~1_sumout\ & (average(20)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_average(20),
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[50]~68_combout\);

\Div0|auto_generated|divider|divider|op_5~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_5~18_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div0|auto_generated|divider|divider|op_5~18_cout\);

\Div0|auto_generated|divider|divider|op_5~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_5~5_sumout\ = SUM(( average(18) ) + ( last_index(0) ) + ( \Div0|auto_generated|divider|divider|op_5~18_cout\ ))
-- \Div0|auto_generated|divider|divider|op_5~6\ = CARRY(( average(18) ) + ( last_index(0) ) + ( \Div0|auto_generated|divider|divider|op_5~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_average(18),
	dataf => ALT_INV_last_index(0),
	cin => \Div0|auto_generated|divider|divider|op_5~18_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_5~5_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_5~6\);

\Div0|auto_generated|divider|divider|op_5~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_5~9_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_4~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_4~5_sumout\))) # (\Div0|auto_generated|divider|divider|op_4~1_sumout\ & (average(19))) ) + ( 
-- !last_index(0) $ (last_index(1)) ) + ( \Div0|auto_generated|divider|divider|op_5~6\ ))
-- \Div0|auto_generated|divider|divider|op_5~10\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_4~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_4~5_sumout\))) # (\Div0|auto_generated|divider|divider|op_4~1_sumout\ & (average(19))) ) + ( 
-- !last_index(0) $ (last_index(1)) ) + ( \Div0|auto_generated|divider|divider|op_5~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011111111000000000000000000000001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => ALT_INV_average(19),
	datac => ALT_INV_last_index(0),
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	dataf => ALT_INV_last_index(1),
	cin => \Div0|auto_generated|divider|divider|op_5~6\,
	sumout => \Div0|auto_generated|divider|divider|op_5~9_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_5~10\);

\Div0|auto_generated|divider|divider|op_5~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_5~21_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_4~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_4~17_sumout\))) # (\Div0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[50]~68_combout\)) ) + ( !\Add2~1_combout\ ) + ( \Div0|auto_generated|divider|divider|op_5~10\ ))
-- \Div0|auto_generated|divider|divider|op_5~22\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_4~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_4~17_sumout\))) # (\Div0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[50]~68_combout\)) ) + ( !\Add2~1_combout\ ) + ( \Div0|auto_generated|divider|divider|op_5~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[50]~68_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\,
	dataf => \ALT_INV_Add2~1_combout\,
	cin => \Div0|auto_generated|divider|divider|op_5~10\,
	sumout => \Div0|auto_generated|divider|divider|op_5~21_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_5~22\);

\Div0|auto_generated|divider|divider|op_5~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_5~25_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_4~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_4~21_sumout\))) # (\Div0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[51]~73_combout\)) ) + ( !\Add2~2_combout\ ) + ( \Div0|auto_generated|divider|divider|op_5~22\ ))
-- \Div0|auto_generated|divider|divider|op_5~26\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_4~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_4~21_sumout\))) # (\Div0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[51]~73_combout\)) ) + ( !\Add2~2_combout\ ) + ( \Div0|auto_generated|divider|divider|op_5~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[51]~73_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\,
	dataf => \ALT_INV_Add2~2_combout\,
	cin => \Div0|auto_generated|divider|divider|op_5~22\,
	sumout => \Div0|auto_generated|divider|divider|op_5~25_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_5~26\);

\Div0|auto_generated|divider|divider|op_5~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_5~14_cout\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_4~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_4~25_sumout\)))) # (\Div0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[52]~78_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[52]~75_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_5~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[52]~75_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[52]~78_combout\,
	cin => \Div0|auto_generated|divider|divider|op_5~26\,
	cout => \Div0|auto_generated|divider|divider|op_5~14_cout\);

\Div0|auto_generated|divider|divider|op_5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_5~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_5~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|op_5~14_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_5~1_sumout\);

\average~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \average~18_combout\ = (!\state~q\ & ((!\Div0|auto_generated|divider|divider|op_5~1_sumout\))) # (\state~q\ & (!\Div1|auto_generated|divider|divider|op_6~5_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110010011100100111001001110010011100100111001001110010011100100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_state~q\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \average~18_combout\);

\average[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_NEW~input_o\,
	d => \average~18_combout\,
	ena => \RESETN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => average(18));

\Div1|auto_generated|divider|divider|op_6~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_6~57_sumout\ = SUM(( average(18) ) + ( VCC ) + ( !VCC ))
-- \Div1|auto_generated|divider|divider|op_6~58\ = CARRY(( average(18) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_average(18),
	cin => GND,
	sumout => \Div1|auto_generated|divider|divider|op_6~57_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_6~58\);

\Div1|auto_generated|divider|divider|op_6~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_6~53_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_5~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_5~53_sumout\))) # (\Div1|auto_generated|divider|divider|op_5~1_sumout\ & (average(19))) ) + ( 
-- VCC ) + ( \Div1|auto_generated|divider|divider|op_6~58\ ))
-- \Div1|auto_generated|divider|divider|op_6~54\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_5~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_5~53_sumout\))) # (\Div1|auto_generated|divider|divider|op_5~1_sumout\ & (average(19))) ) + ( VCC ) + 
-- ( \Div1|auto_generated|divider|divider|op_6~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_average(19),
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_5~53_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_6~58\,
	sumout => \Div1|auto_generated|divider|divider|op_6~53_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_6~54\);

\Div1|auto_generated|divider|divider|op_6~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_6~49_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[385]~418_combout\ ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_6~54\ ))
-- \Div1|auto_generated|divider|divider|op_6~50\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[385]~418_combout\ ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_6~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[385]~418_combout\,
	cin => \Div1|auto_generated|divider|divider|op_6~54\,
	sumout => \Div1|auto_generated|divider|divider|op_6~49_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_6~50\);

\Div1|auto_generated|divider|divider|op_6~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_6~45_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_5~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_5~45_sumout\)))) # (\Div1|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[353]~417_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[353]~416_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_6~50\ ))
-- \Div1|auto_generated|divider|divider|op_6~46\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_5~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_5~45_sumout\)))) # (\Div1|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[353]~417_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[353]~416_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_6~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[353]~416_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_5~45_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[353]~417_combout\,
	cin => \Div1|auto_generated|divider|divider|op_6~50\,
	sumout => \Div1|auto_generated|divider|divider|op_6~45_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_6~46\);

\Div1|auto_generated|divider|divider|op_6~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_6~41_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[387]~358_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_6~46\ ))
-- \Div1|auto_generated|divider|divider|op_6~42\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[387]~358_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_6~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[387]~358_combout\,
	cin => \Div1|auto_generated|divider|divider|op_6~46\,
	sumout => \Div1|auto_generated|divider|divider|op_6~41_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_6~42\);

\Div1|auto_generated|divider|divider|op_6~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_6~37_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_5~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_5~37_sumout\)))) # (\Div1|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[355]~354_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[355]~353_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_6~42\ ))
-- \Div1|auto_generated|divider|divider|op_6~38\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_5~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_5~37_sumout\)))) # (\Div1|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[355]~354_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[355]~353_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_6~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[355]~353_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_5~37_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[355]~354_combout\,
	cin => \Div1|auto_generated|divider|divider|op_6~42\,
	sumout => \Div1|auto_generated|divider|divider|op_6~37_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_6~38\);

\Div1|auto_generated|divider|divider|op_6~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_6~33_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[389]~294_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_6~38\ ))
-- \Div1|auto_generated|divider|divider|op_6~34\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[389]~294_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_6~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[389]~294_combout\,
	cin => \Div1|auto_generated|divider|divider|op_6~38\,
	sumout => \Div1|auto_generated|divider|divider|op_6~33_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_6~34\);

\Div1|auto_generated|divider|divider|op_6~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_6~29_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_5~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_5~29_sumout\)))) # (\Div1|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[357]~285_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[357]~284_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_6~34\ ))
-- \Div1|auto_generated|divider|divider|op_6~30\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_5~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_5~29_sumout\)))) # (\Div1|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[357]~285_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[357]~284_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_6~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[357]~284_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_5~29_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[357]~285_combout\,
	cin => \Div1|auto_generated|divider|divider|op_6~34\,
	sumout => \Div1|auto_generated|divider|divider|op_6~29_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_6~30\);

\Div1|auto_generated|divider|divider|op_6~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_6~25_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[391]~222_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_6~30\ ))
-- \Div1|auto_generated|divider|divider|op_6~26\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[391]~222_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_6~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[391]~222_combout\,
	cin => \Div1|auto_generated|divider|divider|op_6~30\,
	sumout => \Div1|auto_generated|divider|divider|op_6~25_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_6~26\);

\Div1|auto_generated|divider|divider|op_6~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_6~21_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_5~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_5~21_sumout\)))) # (\Div1|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[359]~210_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[359]~209_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_6~26\ ))
-- \Div1|auto_generated|divider|divider|op_6~22\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_5~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_5~21_sumout\)))) # (\Div1|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[359]~210_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[359]~209_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_6~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[359]~209_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[359]~210_combout\,
	cin => \Div1|auto_generated|divider|divider|op_6~26\,
	sumout => \Div1|auto_generated|divider|divider|op_6~21_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_6~22\);

\Div1|auto_generated|divider|divider|op_6~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_6~17_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[393]~144_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_6~22\ ))
-- \Div1|auto_generated|divider|divider|op_6~18\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[393]~144_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_6~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[393]~144_combout\,
	cin => \Div1|auto_generated|divider|divider|op_6~22\,
	sumout => \Div1|auto_generated|divider|divider|op_6~17_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_6~18\);

\Div1|auto_generated|divider|divider|op_6~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_6~13_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_5~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_5~13_sumout\)))) # (\Div1|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[361]~129_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[361]~128_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_6~18\ ))
-- \Div1|auto_generated|divider|divider|op_6~14\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_5~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_5~13_sumout\)))) # (\Div1|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[361]~129_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[361]~128_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_6~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[361]~128_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[361]~129_combout\,
	cin => \Div1|auto_generated|divider|divider|op_6~18\,
	sumout => \Div1|auto_generated|divider|divider|op_6~13_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_6~14\);

\Div1|auto_generated|divider|divider|op_6~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_6~9_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[395]~62_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_6~14\ ))
-- \Div1|auto_generated|divider|divider|op_6~10\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[395]~62_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_6~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[395]~62_combout\,
	cin => \Div1|auto_generated|divider|divider|op_6~14\,
	sumout => \Div1|auto_generated|divider|divider|op_6~9_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_6~10\);

\Div1|auto_generated|divider|divider|StageOut[429]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[429]~16_combout\ = (\Div1|auto_generated|divider|divider|op_6~1_sumout\ & !\Div1|auto_generated|divider|divider|op_6~5_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[429]~16_combout\);

\Div1|auto_generated|divider|divider|StageOut[396]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[396]~17_combout\ = (!\Div1|auto_generated|divider|divider|op_5~1_sumout\ & \Div1|auto_generated|divider|divider|op_5~5_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[396]~17_combout\);

\Div1|auto_generated|divider|divider|StageOut[396]~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[396]~36_combout\ = (\Div1|auto_generated|divider|divider|op_5~1_sumout\ & ((\Div1|auto_generated|divider|divider|StageOut[363]~35_combout\) # (\Div1|auto_generated|divider|divider|StageOut[363]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001100010011000100110001001100010011000100110001001100010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[363]~18_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[363]~35_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[396]~36_combout\);

\Div1|auto_generated|divider|divider|StageOut[395]~88\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[395]~88_combout\ = (!\Div1|auto_generated|divider|divider|op_5~1_sumout\ & \Div1|auto_generated|divider|divider|op_5~9_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[395]~88_combout\);

\Div1|auto_generated|divider|divider|StageOut[395]~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[395]~89_combout\ = (\Div1|auto_generated|divider|divider|op_5~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_4~5_sumout\ & ((\Div1|auto_generated|divider|divider|op_4~9_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_4~5_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[329]~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[329]~61_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[395]~89_combout\);

\Div1|auto_generated|divider|divider|StageOut[427]~102\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[427]~102_combout\ = ( \Div1|auto_generated|divider|divider|op_6~13_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_6~5_sumout\) # ((!\Div1|auto_generated|divider|divider|op_5~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_5~13_sumout\))) # (\Div1|auto_generated|divider|divider|op_5~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[361]~101_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_6~13_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_6~5_sumout\ & ((!\Div1|auto_generated|divider|divider|op_5~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_5~13_sumout\))) # (\Div1|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[361]~101_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[361]~101_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[427]~102_combout\);

\Div1|auto_generated|divider|divider|StageOut[393]~170\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[393]~170_combout\ = (!\Div1|auto_generated|divider|divider|op_5~1_sumout\ & \Div1|auto_generated|divider|divider|op_5~17_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[393]~170_combout\);

\Div1|auto_generated|divider|divider|StageOut[393]~171\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[393]~171_combout\ = (\Div1|auto_generated|divider|divider|op_5~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_4~5_sumout\ & ((\Div1|auto_generated|divider|divider|op_4~17_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_4~5_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[327]~143_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[327]~143_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[393]~171_combout\);

\Div1|auto_generated|divider|divider|StageOut[425]~183\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[425]~183_combout\ = ( \Div1|auto_generated|divider|divider|op_6~21_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_6~5_sumout\) # ((!\Div1|auto_generated|divider|divider|op_5~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_5~21_sumout\))) # (\Div1|auto_generated|divider|divider|op_5~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[359]~182_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_6~21_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_6~5_sumout\ & ((!\Div1|auto_generated|divider|divider|op_5~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_5~21_sumout\))) # (\Div1|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[359]~182_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[359]~182_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[425]~183_combout\);

\Div1|auto_generated|divider|divider|StageOut[391]~248\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[391]~248_combout\ = (!\Div1|auto_generated|divider|divider|op_5~1_sumout\ & \Div1|auto_generated|divider|divider|op_5~25_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[391]~248_combout\);

\Div1|auto_generated|divider|divider|StageOut[391]~249\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[391]~249_combout\ = (\Div1|auto_generated|divider|divider|op_5~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_4~5_sumout\ & ((\Div1|auto_generated|divider|divider|op_4~25_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_4~5_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[325]~221_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[325]~221_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[391]~249_combout\);

\Div1|auto_generated|divider|divider|StageOut[423]~258\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[423]~258_combout\ = ( \Div1|auto_generated|divider|divider|op_6~29_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_6~5_sumout\) # ((!\Div1|auto_generated|divider|divider|op_5~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_5~29_sumout\))) # (\Div1|auto_generated|divider|divider|op_5~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[357]~257_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_6~29_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_6~5_sumout\ & ((!\Div1|auto_generated|divider|divider|op_5~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_5~29_sumout\))) # (\Div1|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[357]~257_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[357]~257_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_5~29_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_6~29_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[423]~258_combout\);

\Div1|auto_generated|divider|divider|StageOut[389]~320\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[389]~320_combout\ = (!\Div1|auto_generated|divider|divider|op_5~1_sumout\ & \Div1|auto_generated|divider|divider|op_5~33_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_5~33_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[389]~320_combout\);

\Div1|auto_generated|divider|divider|StageOut[389]~321\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[389]~321_combout\ = (\Div1|auto_generated|divider|divider|op_5~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_4~5_sumout\ & ((\Div1|auto_generated|divider|divider|op_4~33_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_4~5_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[323]~293_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[323]~293_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_4~33_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[389]~321_combout\);

\Div1|auto_generated|divider|divider|StageOut[421]~327\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[421]~327_combout\ = ( \Div1|auto_generated|divider|divider|op_6~37_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_6~5_sumout\) # ((!\Div1|auto_generated|divider|divider|op_5~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_5~37_sumout\))) # (\Div1|auto_generated|divider|divider|op_5~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[355]~326_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_6~37_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_6~5_sumout\ & ((!\Div1|auto_generated|divider|divider|op_5~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_5~37_sumout\))) # (\Div1|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[355]~326_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[355]~326_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_5~37_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_6~37_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[421]~327_combout\);

\Div1|auto_generated|divider|divider|StageOut[387]~384\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[387]~384_combout\ = (!\Div1|auto_generated|divider|divider|op_5~1_sumout\ & \Div1|auto_generated|divider|divider|op_5~41_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_5~41_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[387]~384_combout\);

\Div1|auto_generated|divider|divider|StageOut[387]~385\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[387]~385_combout\ = (\Div1|auto_generated|divider|divider|op_5~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_4~5_sumout\ & ((\Div1|auto_generated|divider|divider|op_4~41_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_4~5_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[321]~357_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[321]~357_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_4~41_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[387]~385_combout\);

\Div1|auto_generated|divider|divider|StageOut[419]~390\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[419]~390_combout\ = ( \Div1|auto_generated|divider|divider|op_6~45_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_6~5_sumout\) # ((!\Div1|auto_generated|divider|divider|op_5~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_5~45_sumout\))) # (\Div1|auto_generated|divider|divider|op_5~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[353]~389_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_6~45_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_6~5_sumout\ & ((!\Div1|auto_generated|divider|divider|op_5~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_5~45_sumout\))) # (\Div1|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[353]~389_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[353]~389_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_5~45_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_6~45_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[419]~390_combout\);

\Div1|auto_generated|divider|divider|StageOut[385]~444\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[385]~444_combout\ = (!\Div1|auto_generated|divider|divider|op_5~1_sumout\ & \Div1|auto_generated|divider|divider|op_5~49_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_5~49_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[385]~444_combout\);

\Div1|auto_generated|divider|divider|StageOut[385]~445\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[385]~445_combout\ = (\Div1|auto_generated|divider|divider|op_5~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_4~5_sumout\ & ((\Div1|auto_generated|divider|divider|op_4~49_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_4~5_sumout\ & (average(20)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_average(20),
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_4~49_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[385]~445_combout\);

\Div1|auto_generated|divider|divider|StageOut[417]~447\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[417]~447_combout\ = ( \Div1|auto_generated|divider|divider|op_6~53_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_6~5_sumout\) # ((!\Div1|auto_generated|divider|divider|op_5~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_5~53_sumout\))) # (\Div1|auto_generated|divider|divider|op_5~1_sumout\ & (average(19)))) ) ) # ( !\Div1|auto_generated|divider|divider|op_6~53_sumout\ & ( (\Div1|auto_generated|divider|divider|op_6~5_sumout\ & 
-- ((!\Div1|auto_generated|divider|divider|op_5~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_5~53_sumout\))) # (\Div1|auto_generated|divider|divider|op_5~1_sumout\ & (average(19))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_average(19),
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_5~53_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_6~53_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[417]~447_combout\);

\Div0|auto_generated|divider|divider|StageOut[57]~71\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[57]~71_combout\ = (!\Div0|auto_generated|divider|divider|op_4~1_sumout\ & \Div0|auto_generated|divider|divider|op_4~21_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[57]~71_combout\);

\Div0|auto_generated|divider|divider|StageOut[57]~74\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[57]~74_combout\ = (\Div0|auto_generated|divider|divider|op_4~1_sumout\ & \Div0|auto_generated|divider|divider|StageOut[51]~73_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[51]~73_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[57]~74_combout\);

\Div0|auto_generated|divider|divider|StageOut[56]~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[56]~69_combout\ = (!\Div0|auto_generated|divider|divider|op_4~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_4~17_sumout\))) # (\Div0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[50]~68_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[50]~68_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[56]~69_combout\);

\Div0|auto_generated|divider|divider|StageOut[55]~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[55]~61_combout\ = (!\Div0|auto_generated|divider|divider|op_4~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_4~5_sumout\))) # (\Div0|auto_generated|divider|divider|op_4~1_sumout\ & (average(19)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_average(19),
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[55]~61_combout\);

\Div0|auto_generated|divider|divider|op_6~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_6~22_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div0|auto_generated|divider|divider|op_6~22_cout\);

\Div0|auto_generated|divider|divider|op_6~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_6~5_sumout\ = SUM(( average(17) ) + ( last_index(0) ) + ( \Div0|auto_generated|divider|divider|op_6~22_cout\ ))
-- \Div0|auto_generated|divider|divider|op_6~6\ = CARRY(( average(17) ) + ( last_index(0) ) + ( \Div0|auto_generated|divider|divider|op_6~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_average(17),
	dataf => ALT_INV_last_index(0),
	cin => \Div0|auto_generated|divider|divider|op_6~22_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_6~5_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_6~6\);

\Div0|auto_generated|divider|divider|op_6~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_6~9_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_5~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_5~5_sumout\))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout\ & (average(18))) ) + ( 
-- !last_index(0) $ (last_index(1)) ) + ( \Div0|auto_generated|divider|divider|op_6~6\ ))
-- \Div0|auto_generated|divider|divider|op_6~10\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_5~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_5~5_sumout\))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout\ & (average(18))) ) + ( 
-- !last_index(0) $ (last_index(1)) ) + ( \Div0|auto_generated|divider|divider|op_6~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011111111000000000000000000000001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => ALT_INV_average(18),
	datac => ALT_INV_last_index(0),
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\,
	dataf => ALT_INV_last_index(1),
	cin => \Div0|auto_generated|divider|divider|op_6~6\,
	sumout => \Div0|auto_generated|divider|divider|op_6~9_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_6~10\);

\Div0|auto_generated|divider|divider|op_6~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_6~13_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_5~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_5~9_sumout\))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[55]~61_combout\)) ) + ( !\Add2~1_combout\ ) + ( \Div0|auto_generated|divider|divider|op_6~10\ ))
-- \Div0|auto_generated|divider|divider|op_6~14\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_5~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_5~9_sumout\))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[55]~61_combout\)) ) + ( !\Add2~1_combout\ ) + ( \Div0|auto_generated|divider|divider|op_6~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[55]~61_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\,
	dataf => \ALT_INV_Add2~1_combout\,
	cin => \Div0|auto_generated|divider|divider|op_6~10\,
	sumout => \Div0|auto_generated|divider|divider|op_6~13_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_6~14\);

\Div0|auto_generated|divider|divider|op_6~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_6~25_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_5~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_5~21_sumout\))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[56]~69_combout\)) ) + ( !\Add2~2_combout\ ) + ( \Div0|auto_generated|divider|divider|op_6~14\ ))
-- \Div0|auto_generated|divider|divider|op_6~26\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_5~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_5~21_sumout\))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[56]~69_combout\)) ) + ( !\Add2~2_combout\ ) + ( \Div0|auto_generated|divider|divider|op_6~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[56]~69_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\,
	dataf => \ALT_INV_Add2~2_combout\,
	cin => \Div0|auto_generated|divider|divider|op_6~14\,
	sumout => \Div0|auto_generated|divider|divider|op_6~25_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_6~26\);

\Div0|auto_generated|divider|divider|op_6~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_6~18_cout\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_5~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_5~25_sumout\)))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[57]~74_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[57]~71_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_6~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[57]~71_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[57]~74_combout\,
	cin => \Div0|auto_generated|divider|divider|op_6~26\,
	cout => \Div0|auto_generated|divider|divider|op_6~18_cout\);

\Div0|auto_generated|divider|divider|op_6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_6~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_6~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|op_6~18_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_6~1_sumout\);

\average~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \average~17_combout\ = (!\state~q\ & ((!\Div0|auto_generated|divider|divider|op_6~1_sumout\))) # (\state~q\ & (!\Div1|auto_generated|divider|divider|op_7~1_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110010011100100111001001110010011100100111001001110010011100100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_state~q\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \average~17_combout\);

\average[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_NEW~input_o\,
	d => \average~17_combout\,
	ena => \RESETN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => average(17));

\Div1|auto_generated|divider|divider|op_7~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_7~61_sumout\ = SUM(( average(17) ) + ( VCC ) + ( !VCC ))
-- \Div1|auto_generated|divider|divider|op_7~62\ = CARRY(( average(17) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_average(17),
	cin => GND,
	sumout => \Div1|auto_generated|divider|divider|op_7~61_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_7~62\);

\Div1|auto_generated|divider|divider|op_7~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_7~57_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_6~5_sumout\ & ((\Div1|auto_generated|divider|divider|op_6~57_sumout\))) # (\Div1|auto_generated|divider|divider|op_6~5_sumout\ & (average(18))) ) + ( 
-- VCC ) + ( \Div1|auto_generated|divider|divider|op_7~62\ ))
-- \Div1|auto_generated|divider|divider|op_7~58\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_6~5_sumout\ & ((\Div1|auto_generated|divider|divider|op_6~57_sumout\))) # (\Div1|auto_generated|divider|divider|op_6~5_sumout\ & (average(18))) ) + ( VCC ) + 
-- ( \Div1|auto_generated|divider|divider|op_7~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_average(18),
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_6~57_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_7~62\,
	sumout => \Div1|auto_generated|divider|divider|op_7~57_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_7~58\);

\Div1|auto_generated|divider|divider|op_7~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_7~53_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[417]~447_combout\ ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_7~58\ ))
-- \Div1|auto_generated|divider|divider|op_7~54\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[417]~447_combout\ ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_7~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[417]~447_combout\,
	cin => \Div1|auto_generated|divider|divider|op_7~58\,
	sumout => \Div1|auto_generated|divider|divider|op_7~53_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_7~54\);

\Div1|auto_generated|divider|divider|op_7~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_7~49_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_6~5_sumout\ & (((\Div1|auto_generated|divider|divider|op_6~49_sumout\)))) # (\Div1|auto_generated|divider|divider|op_6~5_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[385]~445_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[385]~444_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_7~54\ ))
-- \Div1|auto_generated|divider|divider|op_7~50\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_6~5_sumout\ & (((\Div1|auto_generated|divider|divider|op_6~49_sumout\)))) # (\Div1|auto_generated|divider|divider|op_6~5_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[385]~445_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[385]~444_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_7~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[385]~444_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_6~49_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[385]~445_combout\,
	cin => \Div1|auto_generated|divider|divider|op_7~54\,
	sumout => \Div1|auto_generated|divider|divider|op_7~49_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_7~50\);

\Div1|auto_generated|divider|divider|op_7~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_7~45_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[419]~390_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_7~50\ ))
-- \Div1|auto_generated|divider|divider|op_7~46\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[419]~390_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_7~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[419]~390_combout\,
	cin => \Div1|auto_generated|divider|divider|op_7~50\,
	sumout => \Div1|auto_generated|divider|divider|op_7~45_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_7~46\);

\Div1|auto_generated|divider|divider|op_7~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_7~41_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_6~5_sumout\ & (((\Div1|auto_generated|divider|divider|op_6~41_sumout\)))) # (\Div1|auto_generated|divider|divider|op_6~5_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[387]~385_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[387]~384_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_7~46\ ))
-- \Div1|auto_generated|divider|divider|op_7~42\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_6~5_sumout\ & (((\Div1|auto_generated|divider|divider|op_6~41_sumout\)))) # (\Div1|auto_generated|divider|divider|op_6~5_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[387]~385_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[387]~384_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_7~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[387]~384_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_6~41_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[387]~385_combout\,
	cin => \Div1|auto_generated|divider|divider|op_7~46\,
	sumout => \Div1|auto_generated|divider|divider|op_7~41_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_7~42\);

\Div1|auto_generated|divider|divider|op_7~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_7~37_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[421]~327_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_7~42\ ))
-- \Div1|auto_generated|divider|divider|op_7~38\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[421]~327_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_7~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[421]~327_combout\,
	cin => \Div1|auto_generated|divider|divider|op_7~42\,
	sumout => \Div1|auto_generated|divider|divider|op_7~37_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_7~38\);

\Div1|auto_generated|divider|divider|op_7~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_7~33_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_6~5_sumout\ & (((\Div1|auto_generated|divider|divider|op_6~33_sumout\)))) # (\Div1|auto_generated|divider|divider|op_6~5_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[389]~321_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[389]~320_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_7~38\ ))
-- \Div1|auto_generated|divider|divider|op_7~34\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_6~5_sumout\ & (((\Div1|auto_generated|divider|divider|op_6~33_sumout\)))) # (\Div1|auto_generated|divider|divider|op_6~5_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[389]~321_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[389]~320_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_7~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[389]~320_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_6~33_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[389]~321_combout\,
	cin => \Div1|auto_generated|divider|divider|op_7~38\,
	sumout => \Div1|auto_generated|divider|divider|op_7~33_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_7~34\);

\Div1|auto_generated|divider|divider|op_7~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_7~29_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[423]~258_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_7~34\ ))
-- \Div1|auto_generated|divider|divider|op_7~30\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[423]~258_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_7~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[423]~258_combout\,
	cin => \Div1|auto_generated|divider|divider|op_7~34\,
	sumout => \Div1|auto_generated|divider|divider|op_7~29_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_7~30\);

\Div1|auto_generated|divider|divider|op_7~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_7~25_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_6~5_sumout\ & (((\Div1|auto_generated|divider|divider|op_6~25_sumout\)))) # (\Div1|auto_generated|divider|divider|op_6~5_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[391]~249_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[391]~248_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_7~30\ ))
-- \Div1|auto_generated|divider|divider|op_7~26\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_6~5_sumout\ & (((\Div1|auto_generated|divider|divider|op_6~25_sumout\)))) # (\Div1|auto_generated|divider|divider|op_6~5_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[391]~249_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[391]~248_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_7~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[391]~248_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[391]~249_combout\,
	cin => \Div1|auto_generated|divider|divider|op_7~30\,
	sumout => \Div1|auto_generated|divider|divider|op_7~25_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_7~26\);

\Div1|auto_generated|divider|divider|op_7~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_7~21_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[425]~183_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_7~26\ ))
-- \Div1|auto_generated|divider|divider|op_7~22\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[425]~183_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_7~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[425]~183_combout\,
	cin => \Div1|auto_generated|divider|divider|op_7~26\,
	sumout => \Div1|auto_generated|divider|divider|op_7~21_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_7~22\);

\Div1|auto_generated|divider|divider|op_7~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_7~17_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_6~5_sumout\ & (((\Div1|auto_generated|divider|divider|op_6~17_sumout\)))) # (\Div1|auto_generated|divider|divider|op_6~5_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[393]~171_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[393]~170_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_7~22\ ))
-- \Div1|auto_generated|divider|divider|op_7~18\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_6~5_sumout\ & (((\Div1|auto_generated|divider|divider|op_6~17_sumout\)))) # (\Div1|auto_generated|divider|divider|op_6~5_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[393]~171_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[393]~170_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_7~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[393]~170_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[393]~171_combout\,
	cin => \Div1|auto_generated|divider|divider|op_7~22\,
	sumout => \Div1|auto_generated|divider|divider|op_7~17_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_7~18\);

\Div1|auto_generated|divider|divider|op_7~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_7~13_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[427]~102_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_7~18\ ))
-- \Div1|auto_generated|divider|divider|op_7~14\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[427]~102_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_7~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[427]~102_combout\,
	cin => \Div1|auto_generated|divider|divider|op_7~18\,
	sumout => \Div1|auto_generated|divider|divider|op_7~13_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_7~14\);

\Div1|auto_generated|divider|divider|op_7~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_7~9_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_6~5_sumout\ & (((\Div1|auto_generated|divider|divider|op_6~9_sumout\)))) # (\Div1|auto_generated|divider|divider|op_6~5_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[395]~89_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[395]~88_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_7~14\ ))
-- \Div1|auto_generated|divider|divider|op_7~10\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_6~5_sumout\ & (((\Div1|auto_generated|divider|divider|op_6~9_sumout\)))) # (\Div1|auto_generated|divider|divider|op_6~5_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[395]~89_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[395]~88_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_7~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[395]~88_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[395]~89_combout\,
	cin => \Div1|auto_generated|divider|divider|op_7~14\,
	sumout => \Div1|auto_generated|divider|divider|op_7~9_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_7~10\);

\Div1|auto_generated|divider|divider|op_7~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_7~5_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_6~5_sumout\ & (((\Div1|auto_generated|divider|divider|op_6~1_sumout\)))) # (\Div1|auto_generated|divider|divider|op_6~5_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[396]~36_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[396]~17_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_7~10\ ))
-- \Div1|auto_generated|divider|divider|op_7~6\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_6~5_sumout\ & (((\Div1|auto_generated|divider|divider|op_6~1_sumout\)))) # (\Div1|auto_generated|divider|divider|op_6~5_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[396]~36_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[396]~17_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_7~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[396]~17_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[396]~36_combout\,
	cin => \Div1|auto_generated|divider|divider|op_7~10\,
	sumout => \Div1|auto_generated|divider|divider|op_7~5_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_7~6\);

\Div1|auto_generated|divider|divider|op_7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_7~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_7~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|op_7~6\,
	sumout => \Div1|auto_generated|divider|divider|op_7~1_sumout\);

\Div1|auto_generated|divider|divider|StageOut[429]~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[429]~37_combout\ = (\Div1|auto_generated|divider|divider|op_6~5_sumout\ & ((\Div1|auto_generated|divider|divider|StageOut[396]~36_combout\) # (\Div1|auto_generated|divider|divider|StageOut[396]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010100010101000101010001010100010101000101010001010100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[396]~17_combout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[396]~36_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[429]~37_combout\);

\Div1|auto_generated|divider|divider|StageOut[461]~63\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[461]~63_combout\ = ( \Div1|auto_generated|divider|divider|op_7~9_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_7~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_6~5_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_6~9_sumout\))) # (\Div1|auto_generated|divider|divider|op_6~5_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[395]~62_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_7~9_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_7~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_6~5_sumout\ & ((\Div1|auto_generated|divider|divider|op_6~9_sumout\))) # (\Div1|auto_generated|divider|divider|op_6~5_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[395]~62_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[395]~62_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[461]~63_combout\);

\Div1|auto_generated|divider|divider|StageOut[427]~126\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[427]~126_combout\ = (!\Div1|auto_generated|divider|divider|op_6~5_sumout\ & \Div1|auto_generated|divider|divider|op_6~13_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[427]~126_combout\);

\Div1|auto_generated|divider|divider|StageOut[427]~127\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[427]~127_combout\ = (\Div1|auto_generated|divider|divider|op_6~5_sumout\ & ((!\Div1|auto_generated|divider|divider|op_5~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_5~13_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_5~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[361]~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[361]~101_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[427]~127_combout\);

\Div1|auto_generated|divider|divider|StageOut[459]~145\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[459]~145_combout\ = ( \Div1|auto_generated|divider|divider|op_7~17_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_7~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_6~5_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_6~17_sumout\))) # (\Div1|auto_generated|divider|divider|op_6~5_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[393]~144_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_7~17_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_7~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_6~5_sumout\ & ((\Div1|auto_generated|divider|divider|op_6~17_sumout\))) # (\Div1|auto_generated|divider|divider|op_6~5_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[393]~144_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[393]~144_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[459]~145_combout\);

\Div1|auto_generated|divider|divider|StageOut[425]~207\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[425]~207_combout\ = (!\Div1|auto_generated|divider|divider|op_6~5_sumout\ & \Div1|auto_generated|divider|divider|op_6~21_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[425]~207_combout\);

\Div1|auto_generated|divider|divider|StageOut[425]~208\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[425]~208_combout\ = (\Div1|auto_generated|divider|divider|op_6~5_sumout\ & ((!\Div1|auto_generated|divider|divider|op_5~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_5~21_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_5~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[359]~182_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[359]~182_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[425]~208_combout\);

\Div1|auto_generated|divider|divider|StageOut[457]~223\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[457]~223_combout\ = ( \Div1|auto_generated|divider|divider|op_7~25_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_7~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_6~5_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_6~25_sumout\))) # (\Div1|auto_generated|divider|divider|op_6~5_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[391]~222_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_7~25_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_7~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_6~5_sumout\ & ((\Div1|auto_generated|divider|divider|op_6~25_sumout\))) # (\Div1|auto_generated|divider|divider|op_6~5_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[391]~222_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[391]~222_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[457]~223_combout\);

\Div1|auto_generated|divider|divider|StageOut[423]~282\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[423]~282_combout\ = (!\Div1|auto_generated|divider|divider|op_6~5_sumout\ & \Div1|auto_generated|divider|divider|op_6~29_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_6~29_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[423]~282_combout\);

\Div1|auto_generated|divider|divider|StageOut[423]~283\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[423]~283_combout\ = (\Div1|auto_generated|divider|divider|op_6~5_sumout\ & ((!\Div1|auto_generated|divider|divider|op_5~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_5~29_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_5~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[357]~257_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[357]~257_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_5~29_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[423]~283_combout\);

\Div1|auto_generated|divider|divider|StageOut[455]~295\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[455]~295_combout\ = ( \Div1|auto_generated|divider|divider|op_7~33_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_7~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_6~5_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_6~33_sumout\))) # (\Div1|auto_generated|divider|divider|op_6~5_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[389]~294_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_7~33_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_7~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_6~5_sumout\ & ((\Div1|auto_generated|divider|divider|op_6~33_sumout\))) # (\Div1|auto_generated|divider|divider|op_6~5_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[389]~294_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[389]~294_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_6~33_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_7~33_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[455]~295_combout\);

\Div1|auto_generated|divider|divider|StageOut[421]~351\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[421]~351_combout\ = (!\Div1|auto_generated|divider|divider|op_6~5_sumout\ & \Div1|auto_generated|divider|divider|op_6~37_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_6~37_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[421]~351_combout\);

\Div1|auto_generated|divider|divider|StageOut[421]~352\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[421]~352_combout\ = (\Div1|auto_generated|divider|divider|op_6~5_sumout\ & ((!\Div1|auto_generated|divider|divider|op_5~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_5~37_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_5~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[355]~326_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[355]~326_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_5~37_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[421]~352_combout\);

\Div1|auto_generated|divider|divider|StageOut[453]~359\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[453]~359_combout\ = ( \Div1|auto_generated|divider|divider|op_7~41_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_7~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_6~5_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_6~41_sumout\))) # (\Div1|auto_generated|divider|divider|op_6~5_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[387]~358_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_7~41_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_7~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_6~5_sumout\ & ((\Div1|auto_generated|divider|divider|op_6~41_sumout\))) # (\Div1|auto_generated|divider|divider|op_6~5_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[387]~358_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[387]~358_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_6~41_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_7~41_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[453]~359_combout\);

\Div1|auto_generated|divider|divider|StageOut[419]~414\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[419]~414_combout\ = (!\Div1|auto_generated|divider|divider|op_6~5_sumout\ & \Div1|auto_generated|divider|divider|op_6~45_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_6~45_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[419]~414_combout\);

\Div1|auto_generated|divider|divider|StageOut[419]~415\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[419]~415_combout\ = (\Div1|auto_generated|divider|divider|op_6~5_sumout\ & ((!\Div1|auto_generated|divider|divider|op_5~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_5~45_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_5~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[353]~389_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[353]~389_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_5~45_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[419]~415_combout\);

\Div1|auto_generated|divider|divider|StageOut[451]~419\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[451]~419_combout\ = ( \Div1|auto_generated|divider|divider|op_7~49_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_7~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_6~5_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_6~49_sumout\))) # (\Div1|auto_generated|divider|divider|op_6~5_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[385]~418_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_7~49_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_7~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_6~5_sumout\ & ((\Div1|auto_generated|divider|divider|op_6~49_sumout\))) # (\Div1|auto_generated|divider|divider|op_6~5_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[385]~418_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[385]~418_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_6~49_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_7~49_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[451]~419_combout\);

\Div1|auto_generated|divider|divider|StageOut[417]~471\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[417]~471_combout\ = (!\Div1|auto_generated|divider|divider|op_6~5_sumout\ & \Div1|auto_generated|divider|divider|op_6~53_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_6~53_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[417]~471_combout\);

\Div1|auto_generated|divider|divider|StageOut[417]~472\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[417]~472_combout\ = (\Div1|auto_generated|divider|divider|op_6~5_sumout\ & ((!\Div1|auto_generated|divider|divider|op_5~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_5~53_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_5~1_sumout\ & (average(19)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_average(19),
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_5~53_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[417]~472_combout\);

\Div1|auto_generated|divider|divider|StageOut[449]~473\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[449]~473_combout\ = ( \Div1|auto_generated|divider|divider|op_7~57_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_7~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_6~5_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_6~57_sumout\))) # (\Div1|auto_generated|divider|divider|op_6~5_sumout\ & (average(18)))) ) ) # ( !\Div1|auto_generated|divider|divider|op_7~57_sumout\ & ( (\Div1|auto_generated|divider|divider|op_7~1_sumout\ & 
-- ((!\Div1|auto_generated|divider|divider|op_6~5_sumout\ & ((\Div1|auto_generated|divider|divider|op_6~57_sumout\))) # (\Div1|auto_generated|divider|divider|op_6~5_sumout\ & (average(18))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_average(18),
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_6~57_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_7~57_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[449]~473_combout\);

\Div1|auto_generated|divider|divider|op_8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_8~1_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_7~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_7~5_sumout\)))) # (\Div1|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[429]~37_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[429]~16_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_8~10\ ))
-- \Div1|auto_generated|divider|divider|op_8~2\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_7~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_7~5_sumout\)))) # (\Div1|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[429]~37_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[429]~16_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_8~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[429]~16_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_7~5_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[429]~37_combout\,
	cin => \Div1|auto_generated|divider|divider|op_8~10\,
	sumout => \Div1|auto_generated|divider|divider|op_8~1_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_8~2\);

\Div1|auto_generated|divider|divider|op_8~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_8~5_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_8~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|op_8~2\,
	sumout => \Div1|auto_generated|divider|divider|op_8~5_sumout\);

\Div0|auto_generated|divider|divider|StageOut[62]~67\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[62]~67_combout\ = (!\Div0|auto_generated|divider|divider|op_5~1_sumout\ & \Div0|auto_generated|divider|divider|op_5~21_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[62]~67_combout\);

\Div0|auto_generated|divider|divider|StageOut[62]~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[62]~70_combout\ = (\Div0|auto_generated|divider|divider|op_5~1_sumout\ & \Div0|auto_generated|divider|divider|StageOut[56]~69_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[56]~69_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[62]~70_combout\);

\Div0|auto_generated|divider|divider|StageOut[61]~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[61]~62_combout\ = (!\Div0|auto_generated|divider|divider|op_5~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_5~9_sumout\))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[55]~61_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[55]~61_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[61]~62_combout\);

\Div0|auto_generated|divider|divider|StageOut[60]~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[60]~57_combout\ = (!\Div0|auto_generated|divider|divider|op_5~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_5~5_sumout\))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout\ & (average(18)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_average(18),
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[60]~57_combout\);

\Div0|auto_generated|divider|divider|op_7~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_7~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div0|auto_generated|divider|divider|op_7~26_cout\);

\Div0|auto_generated|divider|divider|op_7~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_7~5_sumout\ = SUM(( average(16) ) + ( last_index(0) ) + ( \Div0|auto_generated|divider|divider|op_7~26_cout\ ))
-- \Div0|auto_generated|divider|divider|op_7~6\ = CARRY(( average(16) ) + ( last_index(0) ) + ( \Div0|auto_generated|divider|divider|op_7~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_average(16),
	dataf => ALT_INV_last_index(0),
	cin => \Div0|auto_generated|divider|divider|op_7~26_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_7~5_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_7~6\);

\Div0|auto_generated|divider|divider|op_7~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_7~9_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_6~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_6~5_sumout\))) # (\Div0|auto_generated|divider|divider|op_6~1_sumout\ & (average(17))) ) + ( 
-- !last_index(0) $ (last_index(1)) ) + ( \Div0|auto_generated|divider|divider|op_7~6\ ))
-- \Div0|auto_generated|divider|divider|op_7~10\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_6~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_6~5_sumout\))) # (\Div0|auto_generated|divider|divider|op_6~1_sumout\ & (average(17))) ) + ( 
-- !last_index(0) $ (last_index(1)) ) + ( \Div0|auto_generated|divider|divider|op_7~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011111111000000000000000000000001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datab => ALT_INV_average(17),
	datac => ALT_INV_last_index(0),
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	dataf => ALT_INV_last_index(1),
	cin => \Div0|auto_generated|divider|divider|op_7~6\,
	sumout => \Div0|auto_generated|divider|divider|op_7~9_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_7~10\);

\Div0|auto_generated|divider|divider|op_7~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_7~13_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_6~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_6~9_sumout\))) # (\Div0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[60]~57_combout\)) ) + ( !\Add2~1_combout\ ) + ( \Div0|auto_generated|divider|divider|op_7~10\ ))
-- \Div0|auto_generated|divider|divider|op_7~14\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_6~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_6~9_sumout\))) # (\Div0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[60]~57_combout\)) ) + ( !\Add2~1_combout\ ) + ( \Div0|auto_generated|divider|divider|op_7~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[60]~57_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\,
	dataf => \ALT_INV_Add2~1_combout\,
	cin => \Div0|auto_generated|divider|divider|op_7~10\,
	sumout => \Div0|auto_generated|divider|divider|op_7~13_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_7~14\);

\Div0|auto_generated|divider|divider|op_7~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_7~17_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_6~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_6~13_sumout\))) # (\Div0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[61]~62_combout\)) ) + ( !\Add2~2_combout\ ) + ( \Div0|auto_generated|divider|divider|op_7~14\ ))
-- \Div0|auto_generated|divider|divider|op_7~18\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_6~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_6~13_sumout\))) # (\Div0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[61]~62_combout\)) ) + ( !\Add2~2_combout\ ) + ( \Div0|auto_generated|divider|divider|op_7~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[61]~62_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\,
	dataf => \ALT_INV_Add2~2_combout\,
	cin => \Div0|auto_generated|divider|divider|op_7~14\,
	sumout => \Div0|auto_generated|divider|divider|op_7~17_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_7~18\);

\Div0|auto_generated|divider|divider|op_7~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_7~22_cout\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_6~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_6~25_sumout\)))) # (\Div0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[62]~70_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[62]~67_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_7~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[62]~67_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[62]~70_combout\,
	cin => \Div0|auto_generated|divider|divider|op_7~18\,
	cout => \Div0|auto_generated|divider|divider|op_7~22_cout\);

\Div0|auto_generated|divider|divider|op_7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_7~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_7~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|op_7~22_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_7~1_sumout\);

\average~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \average~16_combout\ = (!\state~q\ & ((!\Div0|auto_generated|divider|divider|op_7~1_sumout\))) # (\state~q\ & (!\Div1|auto_generated|divider|divider|op_8~5_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110010011100100111001001110010011100100111001001110010011100100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_state~q\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \average~16_combout\);

\average[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_NEW~input_o\,
	d => \average~16_combout\,
	ena => \RESETN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => average(16));

\Div1|auto_generated|divider|divider|op_8~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_8~65_sumout\ = SUM(( average(16) ) + ( VCC ) + ( !VCC ))
-- \Div1|auto_generated|divider|divider|op_8~66\ = CARRY(( average(16) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_average(16),
	cin => GND,
	sumout => \Div1|auto_generated|divider|divider|op_8~65_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_8~66\);

\Div1|auto_generated|divider|divider|op_8~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_8~61_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_7~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_7~61_sumout\))) # (\Div1|auto_generated|divider|divider|op_7~1_sumout\ & (average(17))) ) + ( 
-- VCC ) + ( \Div1|auto_generated|divider|divider|op_8~66\ ))
-- \Div1|auto_generated|divider|divider|op_8~62\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_7~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_7~61_sumout\))) # (\Div1|auto_generated|divider|divider|op_7~1_sumout\ & (average(17))) ) + ( VCC ) + 
-- ( \Div1|auto_generated|divider|divider|op_8~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_average(17),
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_7~61_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_8~66\,
	sumout => \Div1|auto_generated|divider|divider|op_8~61_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_8~62\);

\Div1|auto_generated|divider|divider|op_8~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_8~57_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[449]~473_combout\ ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_8~62\ ))
-- \Div1|auto_generated|divider|divider|op_8~58\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[449]~473_combout\ ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_8~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[449]~473_combout\,
	cin => \Div1|auto_generated|divider|divider|op_8~62\,
	sumout => \Div1|auto_generated|divider|divider|op_8~57_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_8~58\);

\Div1|auto_generated|divider|divider|op_8~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_8~53_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_7~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_7~53_sumout\)))) # (\Div1|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[417]~472_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[417]~471_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_8~58\ ))
-- \Div1|auto_generated|divider|divider|op_8~54\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_7~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_7~53_sumout\)))) # (\Div1|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[417]~472_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[417]~471_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_8~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[417]~471_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_7~53_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[417]~472_combout\,
	cin => \Div1|auto_generated|divider|divider|op_8~58\,
	sumout => \Div1|auto_generated|divider|divider|op_8~53_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_8~54\);

\Div1|auto_generated|divider|divider|op_8~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_8~49_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[451]~419_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_8~54\ ))
-- \Div1|auto_generated|divider|divider|op_8~50\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[451]~419_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_8~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[451]~419_combout\,
	cin => \Div1|auto_generated|divider|divider|op_8~54\,
	sumout => \Div1|auto_generated|divider|divider|op_8~49_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_8~50\);

\Div1|auto_generated|divider|divider|op_8~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_8~45_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_7~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_7~45_sumout\)))) # (\Div1|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[419]~415_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[419]~414_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_8~50\ ))
-- \Div1|auto_generated|divider|divider|op_8~46\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_7~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_7~45_sumout\)))) # (\Div1|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[419]~415_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[419]~414_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_8~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[419]~414_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_7~45_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[419]~415_combout\,
	cin => \Div1|auto_generated|divider|divider|op_8~50\,
	sumout => \Div1|auto_generated|divider|divider|op_8~45_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_8~46\);

\Div1|auto_generated|divider|divider|op_8~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_8~41_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[453]~359_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_8~46\ ))
-- \Div1|auto_generated|divider|divider|op_8~42\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[453]~359_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_8~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[453]~359_combout\,
	cin => \Div1|auto_generated|divider|divider|op_8~46\,
	sumout => \Div1|auto_generated|divider|divider|op_8~41_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_8~42\);

\Div1|auto_generated|divider|divider|op_8~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_8~37_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_7~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_7~37_sumout\)))) # (\Div1|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[421]~352_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[421]~351_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_8~42\ ))
-- \Div1|auto_generated|divider|divider|op_8~38\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_7~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_7~37_sumout\)))) # (\Div1|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[421]~352_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[421]~351_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_8~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[421]~351_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_7~37_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[421]~352_combout\,
	cin => \Div1|auto_generated|divider|divider|op_8~42\,
	sumout => \Div1|auto_generated|divider|divider|op_8~37_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_8~38\);

\Div1|auto_generated|divider|divider|op_8~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_8~33_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[455]~295_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_8~38\ ))
-- \Div1|auto_generated|divider|divider|op_8~34\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[455]~295_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_8~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[455]~295_combout\,
	cin => \Div1|auto_generated|divider|divider|op_8~38\,
	sumout => \Div1|auto_generated|divider|divider|op_8~33_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_8~34\);

\Div1|auto_generated|divider|divider|op_8~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_8~29_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_7~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_7~29_sumout\)))) # (\Div1|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[423]~283_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[423]~282_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_8~34\ ))
-- \Div1|auto_generated|divider|divider|op_8~30\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_7~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_7~29_sumout\)))) # (\Div1|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[423]~283_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[423]~282_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_8~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[423]~282_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_7~29_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[423]~283_combout\,
	cin => \Div1|auto_generated|divider|divider|op_8~34\,
	sumout => \Div1|auto_generated|divider|divider|op_8~29_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_8~30\);

\Div1|auto_generated|divider|divider|op_8~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_8~25_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[457]~223_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_8~30\ ))
-- \Div1|auto_generated|divider|divider|op_8~26\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[457]~223_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_8~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[457]~223_combout\,
	cin => \Div1|auto_generated|divider|divider|op_8~30\,
	sumout => \Div1|auto_generated|divider|divider|op_8~25_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_8~26\);

\Div1|auto_generated|divider|divider|op_8~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_8~21_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_7~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_7~21_sumout\)))) # (\Div1|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[425]~208_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[425]~207_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_8~26\ ))
-- \Div1|auto_generated|divider|divider|op_8~22\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_7~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_7~21_sumout\)))) # (\Div1|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[425]~208_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[425]~207_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_8~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[425]~207_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[425]~208_combout\,
	cin => \Div1|auto_generated|divider|divider|op_8~26\,
	sumout => \Div1|auto_generated|divider|divider|op_8~21_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_8~22\);

\Div1|auto_generated|divider|divider|op_8~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_8~17_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[459]~145_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_8~22\ ))
-- \Div1|auto_generated|divider|divider|op_8~18\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[459]~145_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_8~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[459]~145_combout\,
	cin => \Div1|auto_generated|divider|divider|op_8~22\,
	sumout => \Div1|auto_generated|divider|divider|op_8~17_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_8~18\);

\Div1|auto_generated|divider|divider|op_8~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_8~13_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_7~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_7~13_sumout\)))) # (\Div1|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[427]~127_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[427]~126_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_8~18\ ))
-- \Div1|auto_generated|divider|divider|op_8~14\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_7~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_7~13_sumout\)))) # (\Div1|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[427]~127_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[427]~126_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_8~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[427]~126_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[427]~127_combout\,
	cin => \Div1|auto_generated|divider|divider|op_8~18\,
	sumout => \Div1|auto_generated|divider|divider|op_8~13_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_8~14\);

\Div1|auto_generated|divider|divider|op_8~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_8~9_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[461]~63_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_8~14\ ))
-- \Div1|auto_generated|divider|divider|op_8~10\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[461]~63_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_8~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[461]~63_combout\,
	cin => \Div1|auto_generated|divider|divider|op_8~14\,
	sumout => \Div1|auto_generated|divider|divider|op_8~9_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_8~10\);

\Div1|auto_generated|divider|divider|StageOut[495]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[495]~14_combout\ = (\Div1|auto_generated|divider|divider|op_8~1_sumout\ & !\Div1|auto_generated|divider|divider|op_8~5_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[495]~14_combout\);

\Div1|auto_generated|divider|divider|StageOut[462]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[462]~15_combout\ = (!\Div1|auto_generated|divider|divider|op_7~1_sumout\ & \Div1|auto_generated|divider|divider|op_7~5_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_7~5_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[462]~15_combout\);

\Div1|auto_generated|divider|divider|StageOut[462]~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[462]~38_combout\ = (\Div1|auto_generated|divider|divider|op_7~1_sumout\ & ((\Div1|auto_generated|divider|divider|StageOut[429]~37_combout\) # (\Div1|auto_generated|divider|divider|StageOut[429]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001100010011000100110001001100010011000100110001001100010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[429]~16_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[429]~37_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[462]~38_combout\);

\Div1|auto_generated|divider|divider|StageOut[461]~86\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[461]~86_combout\ = (!\Div1|auto_generated|divider|divider|op_7~1_sumout\ & \Div1|auto_generated|divider|divider|op_7~9_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[461]~86_combout\);

\Div1|auto_generated|divider|divider|StageOut[461]~87\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[461]~87_combout\ = (\Div1|auto_generated|divider|divider|op_7~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_6~5_sumout\ & ((\Div1|auto_generated|divider|divider|op_6~9_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_6~5_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[395]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[395]~62_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[461]~87_combout\);

\Div1|auto_generated|divider|divider|StageOut[493]~103\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[493]~103_combout\ = ( \Div1|auto_generated|divider|divider|op_8~13_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_8~5_sumout\) # ((!\Div1|auto_generated|divider|divider|op_7~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_7~13_sumout\))) # (\Div1|auto_generated|divider|divider|op_7~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[427]~102_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_8~13_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_8~5_sumout\ & ((!\Div1|auto_generated|divider|divider|op_7~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_7~13_sumout\))) # (\Div1|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[427]~102_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[427]~102_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[493]~103_combout\);

\Div1|auto_generated|divider|divider|StageOut[459]~168\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[459]~168_combout\ = (!\Div1|auto_generated|divider|divider|op_7~1_sumout\ & \Div1|auto_generated|divider|divider|op_7~17_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[459]~168_combout\);

\Div1|auto_generated|divider|divider|StageOut[459]~169\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[459]~169_combout\ = (\Div1|auto_generated|divider|divider|op_7~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_6~5_sumout\ & ((\Div1|auto_generated|divider|divider|op_6~17_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_6~5_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[393]~144_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[393]~144_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[459]~169_combout\);

\Div1|auto_generated|divider|divider|StageOut[491]~184\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[491]~184_combout\ = ( \Div1|auto_generated|divider|divider|op_8~21_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_8~5_sumout\) # ((!\Div1|auto_generated|divider|divider|op_7~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_7~21_sumout\))) # (\Div1|auto_generated|divider|divider|op_7~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[425]~183_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_8~21_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_8~5_sumout\ & ((!\Div1|auto_generated|divider|divider|op_7~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_7~21_sumout\))) # (\Div1|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[425]~183_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[425]~183_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_8~21_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[491]~184_combout\);

\Div1|auto_generated|divider|divider|StageOut[457]~246\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[457]~246_combout\ = (!\Div1|auto_generated|divider|divider|op_7~1_sumout\ & \Div1|auto_generated|divider|divider|op_7~25_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[457]~246_combout\);

\Div1|auto_generated|divider|divider|StageOut[457]~247\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[457]~247_combout\ = (\Div1|auto_generated|divider|divider|op_7~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_6~5_sumout\ & ((\Div1|auto_generated|divider|divider|op_6~25_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_6~5_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[391]~222_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[391]~222_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[457]~247_combout\);

\Div1|auto_generated|divider|divider|StageOut[489]~259\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[489]~259_combout\ = ( \Div1|auto_generated|divider|divider|op_8~29_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_8~5_sumout\) # ((!\Div1|auto_generated|divider|divider|op_7~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_7~29_sumout\))) # (\Div1|auto_generated|divider|divider|op_7~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[423]~258_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_8~29_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_8~5_sumout\ & ((!\Div1|auto_generated|divider|divider|op_7~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_7~29_sumout\))) # (\Div1|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[423]~258_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[423]~258_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_7~29_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_8~29_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[489]~259_combout\);

\Div1|auto_generated|divider|divider|StageOut[455]~318\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[455]~318_combout\ = (!\Div1|auto_generated|divider|divider|op_7~1_sumout\ & \Div1|auto_generated|divider|divider|op_7~33_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_7~33_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[455]~318_combout\);

\Div1|auto_generated|divider|divider|StageOut[455]~319\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[455]~319_combout\ = (\Div1|auto_generated|divider|divider|op_7~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_6~5_sumout\ & ((\Div1|auto_generated|divider|divider|op_6~33_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_6~5_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[389]~294_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[389]~294_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_6~33_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[455]~319_combout\);

\Div1|auto_generated|divider|divider|StageOut[487]~328\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[487]~328_combout\ = ( \Div1|auto_generated|divider|divider|op_8~37_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_8~5_sumout\) # ((!\Div1|auto_generated|divider|divider|op_7~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_7~37_sumout\))) # (\Div1|auto_generated|divider|divider|op_7~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[421]~327_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_8~37_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_8~5_sumout\ & ((!\Div1|auto_generated|divider|divider|op_7~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_7~37_sumout\))) # (\Div1|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[421]~327_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[421]~327_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_7~37_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_8~37_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[487]~328_combout\);

\Div1|auto_generated|divider|divider|StageOut[453]~382\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[453]~382_combout\ = (!\Div1|auto_generated|divider|divider|op_7~1_sumout\ & \Div1|auto_generated|divider|divider|op_7~41_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_7~41_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[453]~382_combout\);

\Div1|auto_generated|divider|divider|StageOut[453]~383\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[453]~383_combout\ = (\Div1|auto_generated|divider|divider|op_7~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_6~5_sumout\ & ((\Div1|auto_generated|divider|divider|op_6~41_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_6~5_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[387]~358_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[387]~358_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_6~41_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[453]~383_combout\);

\Div1|auto_generated|divider|divider|StageOut[485]~391\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[485]~391_combout\ = ( \Div1|auto_generated|divider|divider|op_8~45_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_8~5_sumout\) # ((!\Div1|auto_generated|divider|divider|op_7~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_7~45_sumout\))) # (\Div1|auto_generated|divider|divider|op_7~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[419]~390_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_8~45_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_8~5_sumout\ & ((!\Div1|auto_generated|divider|divider|op_7~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_7~45_sumout\))) # (\Div1|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[419]~390_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[419]~390_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_7~45_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_8~45_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[485]~391_combout\);

\Div1|auto_generated|divider|divider|StageOut[451]~442\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[451]~442_combout\ = (!\Div1|auto_generated|divider|divider|op_7~1_sumout\ & \Div1|auto_generated|divider|divider|op_7~49_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_7~49_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[451]~442_combout\);

\Div1|auto_generated|divider|divider|StageOut[451]~443\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[451]~443_combout\ = (\Div1|auto_generated|divider|divider|op_7~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_6~5_sumout\ & ((\Div1|auto_generated|divider|divider|op_6~49_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_6~5_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[385]~418_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[385]~418_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_6~49_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[451]~443_combout\);

\Div1|auto_generated|divider|divider|StageOut[483]~448\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[483]~448_combout\ = ( \Div1|auto_generated|divider|divider|op_8~53_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_8~5_sumout\) # ((!\Div1|auto_generated|divider|divider|op_7~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_7~53_sumout\))) # (\Div1|auto_generated|divider|divider|op_7~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[417]~447_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_8~53_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_8~5_sumout\ & ((!\Div1|auto_generated|divider|divider|op_7~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_7~53_sumout\))) # (\Div1|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[417]~447_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[417]~447_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_7~53_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_8~53_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[483]~448_combout\);

\Div1|auto_generated|divider|divider|StageOut[449]~496\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[449]~496_combout\ = (!\Div1|auto_generated|divider|divider|op_7~1_sumout\ & \Div1|auto_generated|divider|divider|op_7~57_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_7~57_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[449]~496_combout\);

\Div1|auto_generated|divider|divider|StageOut[449]~497\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[449]~497_combout\ = (\Div1|auto_generated|divider|divider|op_7~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_6~5_sumout\ & ((\Div1|auto_generated|divider|divider|op_6~57_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_6~5_sumout\ & (average(18)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_average(18),
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_6~57_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[449]~497_combout\);

\Div1|auto_generated|divider|divider|StageOut[481]~499\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[481]~499_combout\ = ( \Div1|auto_generated|divider|divider|op_8~61_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_8~5_sumout\) # ((!\Div1|auto_generated|divider|divider|op_7~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_7~61_sumout\))) # (\Div1|auto_generated|divider|divider|op_7~1_sumout\ & (average(17)))) ) ) # ( !\Div1|auto_generated|divider|divider|op_8~61_sumout\ & ( (\Div1|auto_generated|divider|divider|op_8~5_sumout\ & 
-- ((!\Div1|auto_generated|divider|divider|op_7~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_7~61_sumout\))) # (\Div1|auto_generated|divider|divider|op_7~1_sumout\ & (average(17))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_average(17),
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_7~61_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_8~61_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[481]~499_combout\);

\Div0|auto_generated|divider|divider|StageOut[67]~60\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[67]~60_combout\ = (!\Div0|auto_generated|divider|divider|op_6~1_sumout\ & \Div0|auto_generated|divider|divider|op_6~13_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[67]~60_combout\);

\Div0|auto_generated|divider|divider|StageOut[67]~63\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[67]~63_combout\ = (\Div0|auto_generated|divider|divider|op_6~1_sumout\ & \Div0|auto_generated|divider|divider|StageOut[61]~62_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[61]~62_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[67]~63_combout\);

\Div0|auto_generated|divider|divider|StageOut[66]~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[66]~58_combout\ = (!\Div0|auto_generated|divider|divider|op_6~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_6~9_sumout\))) # (\Div0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[60]~57_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[60]~57_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[66]~58_combout\);

\Div0|auto_generated|divider|divider|StageOut[65]~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[65]~53_combout\ = (!\Div0|auto_generated|divider|divider|op_6~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_6~5_sumout\))) # (\Div0|auto_generated|divider|divider|op_6~1_sumout\ & (average(17)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_average(17),
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[65]~53_combout\);

\Div0|auto_generated|divider|divider|op_8~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_8~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div0|auto_generated|divider|divider|op_8~26_cout\);

\Div0|auto_generated|divider|divider|op_8~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_8~9_sumout\ = SUM(( average(15) ) + ( last_index(0) ) + ( \Div0|auto_generated|divider|divider|op_8~26_cout\ ))
-- \Div0|auto_generated|divider|divider|op_8~10\ = CARRY(( average(15) ) + ( last_index(0) ) + ( \Div0|auto_generated|divider|divider|op_8~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_average(15),
	dataf => ALT_INV_last_index(0),
	cin => \Div0|auto_generated|divider|divider|op_8~26_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_8~9_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_8~10\);

\Div0|auto_generated|divider|divider|op_8~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_8~13_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_7~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_7~5_sumout\))) # (\Div0|auto_generated|divider|divider|op_7~1_sumout\ & (average(16))) ) + ( 
-- !last_index(0) $ (last_index(1)) ) + ( \Div0|auto_generated|divider|divider|op_8~10\ ))
-- \Div0|auto_generated|divider|divider|op_8~14\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_7~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_7~5_sumout\))) # (\Div0|auto_generated|divider|divider|op_7~1_sumout\ & (average(16))) ) + ( 
-- !last_index(0) $ (last_index(1)) ) + ( \Div0|auto_generated|divider|divider|op_8~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011111111000000000000000000000001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datab => ALT_INV_average(16),
	datac => ALT_INV_last_index(0),
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_7~5_sumout\,
	dataf => ALT_INV_last_index(1),
	cin => \Div0|auto_generated|divider|divider|op_8~10\,
	sumout => \Div0|auto_generated|divider|divider|op_8~13_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_8~14\);

\Div0|auto_generated|divider|divider|op_8~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_8~17_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_7~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_7~9_sumout\))) # (\Div0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[65]~53_combout\)) ) + ( !\Add2~1_combout\ ) + ( \Div0|auto_generated|divider|divider|op_8~14\ ))
-- \Div0|auto_generated|divider|divider|op_8~18\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_7~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_7~9_sumout\))) # (\Div0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[65]~53_combout\)) ) + ( !\Add2~1_combout\ ) + ( \Div0|auto_generated|divider|divider|op_8~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[65]~53_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\,
	dataf => \ALT_INV_Add2~1_combout\,
	cin => \Div0|auto_generated|divider|divider|op_8~14\,
	sumout => \Div0|auto_generated|divider|divider|op_8~17_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_8~18\);

\Div0|auto_generated|divider|divider|op_8~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_8~21_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_7~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_7~13_sumout\))) # (\Div0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[66]~58_combout\)) ) + ( !\Add2~2_combout\ ) + ( \Div0|auto_generated|divider|divider|op_8~18\ ))
-- \Div0|auto_generated|divider|divider|op_8~22\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_7~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_7~13_sumout\))) # (\Div0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[66]~58_combout\)) ) + ( !\Add2~2_combout\ ) + ( \Div0|auto_generated|divider|divider|op_8~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[66]~58_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\,
	dataf => \ALT_INV_Add2~2_combout\,
	cin => \Div0|auto_generated|divider|divider|op_8~18\,
	sumout => \Div0|auto_generated|divider|divider|op_8~21_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_8~22\);

\Div0|auto_generated|divider|divider|op_8~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_8~6_cout\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_7~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_7~17_sumout\)))) # (\Div0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[67]~63_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[67]~60_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_8~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[67]~60_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[67]~63_combout\,
	cin => \Div0|auto_generated|divider|divider|op_8~22\,
	cout => \Div0|auto_generated|divider|divider|op_8~6_cout\);

\Div0|auto_generated|divider|divider|op_8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_8~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_8~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|op_8~6_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_8~1_sumout\);

\average~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \average~15_combout\ = (!\state~q\ & ((!\Div0|auto_generated|divider|divider|op_8~1_sumout\))) # (\state~q\ & (!\Div1|auto_generated|divider|divider|op_9~1_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110010011100100111001001110010011100100111001001110010011100100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_state~q\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \average~15_combout\);

\average[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_NEW~input_o\,
	d => \average~15_combout\,
	ena => \RESETN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => average(15));

\Div1|auto_generated|divider|divider|op_9~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_9~69_sumout\ = SUM(( average(15) ) + ( VCC ) + ( !VCC ))
-- \Div1|auto_generated|divider|divider|op_9~70\ = CARRY(( average(15) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_average(15),
	cin => GND,
	sumout => \Div1|auto_generated|divider|divider|op_9~69_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_9~70\);

\Div1|auto_generated|divider|divider|op_9~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_9~65_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_8~5_sumout\ & ((\Div1|auto_generated|divider|divider|op_8~65_sumout\))) # (\Div1|auto_generated|divider|divider|op_8~5_sumout\ & (average(16))) ) + ( 
-- VCC ) + ( \Div1|auto_generated|divider|divider|op_9~70\ ))
-- \Div1|auto_generated|divider|divider|op_9~66\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_8~5_sumout\ & ((\Div1|auto_generated|divider|divider|op_8~65_sumout\))) # (\Div1|auto_generated|divider|divider|op_8~5_sumout\ & (average(16))) ) + ( VCC ) + 
-- ( \Div1|auto_generated|divider|divider|op_9~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_average(16),
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_8~65_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_9~70\,
	sumout => \Div1|auto_generated|divider|divider|op_9~65_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_9~66\);

\Div1|auto_generated|divider|divider|op_9~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_9~61_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[481]~499_combout\ ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_9~66\ ))
-- \Div1|auto_generated|divider|divider|op_9~62\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[481]~499_combout\ ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_9~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[481]~499_combout\,
	cin => \Div1|auto_generated|divider|divider|op_9~66\,
	sumout => \Div1|auto_generated|divider|divider|op_9~61_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_9~62\);

\Div1|auto_generated|divider|divider|op_9~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_9~57_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_8~5_sumout\ & (((\Div1|auto_generated|divider|divider|op_8~57_sumout\)))) # (\Div1|auto_generated|divider|divider|op_8~5_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[449]~497_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[449]~496_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_9~62\ ))
-- \Div1|auto_generated|divider|divider|op_9~58\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_8~5_sumout\ & (((\Div1|auto_generated|divider|divider|op_8~57_sumout\)))) # (\Div1|auto_generated|divider|divider|op_8~5_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[449]~497_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[449]~496_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_9~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[449]~496_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_8~57_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[449]~497_combout\,
	cin => \Div1|auto_generated|divider|divider|op_9~62\,
	sumout => \Div1|auto_generated|divider|divider|op_9~57_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_9~58\);

\Div1|auto_generated|divider|divider|op_9~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_9~53_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[483]~448_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_9~58\ ))
-- \Div1|auto_generated|divider|divider|op_9~54\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[483]~448_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_9~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[483]~448_combout\,
	cin => \Div1|auto_generated|divider|divider|op_9~58\,
	sumout => \Div1|auto_generated|divider|divider|op_9~53_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_9~54\);

\Div1|auto_generated|divider|divider|op_9~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_9~49_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_8~5_sumout\ & (((\Div1|auto_generated|divider|divider|op_8~49_sumout\)))) # (\Div1|auto_generated|divider|divider|op_8~5_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[451]~443_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[451]~442_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_9~54\ ))
-- \Div1|auto_generated|divider|divider|op_9~50\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_8~5_sumout\ & (((\Div1|auto_generated|divider|divider|op_8~49_sumout\)))) # (\Div1|auto_generated|divider|divider|op_8~5_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[451]~443_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[451]~442_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_9~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[451]~442_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_8~49_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[451]~443_combout\,
	cin => \Div1|auto_generated|divider|divider|op_9~54\,
	sumout => \Div1|auto_generated|divider|divider|op_9~49_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_9~50\);

\Div1|auto_generated|divider|divider|op_9~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_9~45_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[485]~391_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_9~50\ ))
-- \Div1|auto_generated|divider|divider|op_9~46\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[485]~391_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_9~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[485]~391_combout\,
	cin => \Div1|auto_generated|divider|divider|op_9~50\,
	sumout => \Div1|auto_generated|divider|divider|op_9~45_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_9~46\);

\Div1|auto_generated|divider|divider|op_9~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_9~41_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_8~5_sumout\ & (((\Div1|auto_generated|divider|divider|op_8~41_sumout\)))) # (\Div1|auto_generated|divider|divider|op_8~5_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[453]~383_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[453]~382_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_9~46\ ))
-- \Div1|auto_generated|divider|divider|op_9~42\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_8~5_sumout\ & (((\Div1|auto_generated|divider|divider|op_8~41_sumout\)))) # (\Div1|auto_generated|divider|divider|op_8~5_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[453]~383_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[453]~382_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_9~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[453]~382_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_8~41_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[453]~383_combout\,
	cin => \Div1|auto_generated|divider|divider|op_9~46\,
	sumout => \Div1|auto_generated|divider|divider|op_9~41_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_9~42\);

\Div1|auto_generated|divider|divider|op_9~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_9~37_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[487]~328_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_9~42\ ))
-- \Div1|auto_generated|divider|divider|op_9~38\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[487]~328_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_9~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[487]~328_combout\,
	cin => \Div1|auto_generated|divider|divider|op_9~42\,
	sumout => \Div1|auto_generated|divider|divider|op_9~37_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_9~38\);

\Div1|auto_generated|divider|divider|op_9~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_9~33_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_8~5_sumout\ & (((\Div1|auto_generated|divider|divider|op_8~33_sumout\)))) # (\Div1|auto_generated|divider|divider|op_8~5_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[455]~319_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[455]~318_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_9~38\ ))
-- \Div1|auto_generated|divider|divider|op_9~34\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_8~5_sumout\ & (((\Div1|auto_generated|divider|divider|op_8~33_sumout\)))) # (\Div1|auto_generated|divider|divider|op_8~5_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[455]~319_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[455]~318_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_9~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[455]~318_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_8~33_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[455]~319_combout\,
	cin => \Div1|auto_generated|divider|divider|op_9~38\,
	sumout => \Div1|auto_generated|divider|divider|op_9~33_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_9~34\);

\Div1|auto_generated|divider|divider|op_9~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_9~29_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[489]~259_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_9~34\ ))
-- \Div1|auto_generated|divider|divider|op_9~30\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[489]~259_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_9~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[489]~259_combout\,
	cin => \Div1|auto_generated|divider|divider|op_9~34\,
	sumout => \Div1|auto_generated|divider|divider|op_9~29_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_9~30\);

\Div1|auto_generated|divider|divider|op_9~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_9~25_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_8~5_sumout\ & (((\Div1|auto_generated|divider|divider|op_8~25_sumout\)))) # (\Div1|auto_generated|divider|divider|op_8~5_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[457]~247_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[457]~246_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_9~30\ ))
-- \Div1|auto_generated|divider|divider|op_9~26\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_8~5_sumout\ & (((\Div1|auto_generated|divider|divider|op_8~25_sumout\)))) # (\Div1|auto_generated|divider|divider|op_8~5_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[457]~247_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[457]~246_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_9~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[457]~246_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_8~25_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[457]~247_combout\,
	cin => \Div1|auto_generated|divider|divider|op_9~30\,
	sumout => \Div1|auto_generated|divider|divider|op_9~25_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_9~26\);

\Div1|auto_generated|divider|divider|op_9~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_9~21_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[491]~184_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_9~26\ ))
-- \Div1|auto_generated|divider|divider|op_9~22\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[491]~184_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_9~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[491]~184_combout\,
	cin => \Div1|auto_generated|divider|divider|op_9~26\,
	sumout => \Div1|auto_generated|divider|divider|op_9~21_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_9~22\);

\Div1|auto_generated|divider|divider|op_9~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_9~17_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_8~5_sumout\ & (((\Div1|auto_generated|divider|divider|op_8~17_sumout\)))) # (\Div1|auto_generated|divider|divider|op_8~5_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[459]~169_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[459]~168_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_9~22\ ))
-- \Div1|auto_generated|divider|divider|op_9~18\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_8~5_sumout\ & (((\Div1|auto_generated|divider|divider|op_8~17_sumout\)))) # (\Div1|auto_generated|divider|divider|op_8~5_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[459]~169_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[459]~168_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_9~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[459]~168_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[459]~169_combout\,
	cin => \Div1|auto_generated|divider|divider|op_9~22\,
	sumout => \Div1|auto_generated|divider|divider|op_9~17_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_9~18\);

\Div1|auto_generated|divider|divider|op_9~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_9~13_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[493]~103_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_9~18\ ))
-- \Div1|auto_generated|divider|divider|op_9~14\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[493]~103_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_9~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[493]~103_combout\,
	cin => \Div1|auto_generated|divider|divider|op_9~18\,
	sumout => \Div1|auto_generated|divider|divider|op_9~13_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_9~14\);

\Div1|auto_generated|divider|divider|op_9~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_9~9_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_8~5_sumout\ & (((\Div1|auto_generated|divider|divider|op_8~9_sumout\)))) # (\Div1|auto_generated|divider|divider|op_8~5_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[461]~87_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[461]~86_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_9~14\ ))
-- \Div1|auto_generated|divider|divider|op_9~10\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_8~5_sumout\ & (((\Div1|auto_generated|divider|divider|op_8~9_sumout\)))) # (\Div1|auto_generated|divider|divider|op_8~5_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[461]~87_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[461]~86_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_9~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[461]~86_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[461]~87_combout\,
	cin => \Div1|auto_generated|divider|divider|op_9~14\,
	sumout => \Div1|auto_generated|divider|divider|op_9~9_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_9~10\);

\Div1|auto_generated|divider|divider|op_9~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_9~5_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_8~5_sumout\ & (((\Div1|auto_generated|divider|divider|op_8~1_sumout\)))) # (\Div1|auto_generated|divider|divider|op_8~5_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[462]~38_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[462]~15_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_9~10\ ))
-- \Div1|auto_generated|divider|divider|op_9~6\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_8~5_sumout\ & (((\Div1|auto_generated|divider|divider|op_8~1_sumout\)))) # (\Div1|auto_generated|divider|divider|op_8~5_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[462]~38_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[462]~15_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_9~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[462]~15_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[462]~38_combout\,
	cin => \Div1|auto_generated|divider|divider|op_9~10\,
	sumout => \Div1|auto_generated|divider|divider|op_9~5_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_9~6\);

\Div1|auto_generated|divider|divider|op_9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_9~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_9~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|op_9~6\,
	sumout => \Div1|auto_generated|divider|divider|op_9~1_sumout\);

\Div1|auto_generated|divider|divider|StageOut[495]~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[495]~39_combout\ = (\Div1|auto_generated|divider|divider|op_8~5_sumout\ & ((\Div1|auto_generated|divider|divider|StageOut[462]~38_combout\) # (\Div1|auto_generated|divider|divider|StageOut[462]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010100010101000101010001010100010101000101010001010100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[462]~15_combout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[462]~38_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[495]~39_combout\);

\Div1|auto_generated|divider|divider|StageOut[527]~64\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[527]~64_combout\ = ( \Div1|auto_generated|divider|divider|op_9~9_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_9~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_8~5_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_8~9_sumout\))) # (\Div1|auto_generated|divider|divider|op_8~5_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[461]~63_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_9~9_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_9~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_8~5_sumout\ & ((\Div1|auto_generated|divider|divider|op_8~9_sumout\))) # (\Div1|auto_generated|divider|divider|op_8~5_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[461]~63_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[461]~63_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[527]~64_combout\);

\Div1|auto_generated|divider|divider|StageOut[493]~124\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[493]~124_combout\ = (!\Div1|auto_generated|divider|divider|op_8~5_sumout\ & \Div1|auto_generated|divider|divider|op_8~13_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[493]~124_combout\);

\Div1|auto_generated|divider|divider|StageOut[493]~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[493]~125_combout\ = (\Div1|auto_generated|divider|divider|op_8~5_sumout\ & ((!\Div1|auto_generated|divider|divider|op_7~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_7~13_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_7~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[427]~102_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[427]~102_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[493]~125_combout\);

\Div1|auto_generated|divider|divider|StageOut[525]~146\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[525]~146_combout\ = ( \Div1|auto_generated|divider|divider|op_9~17_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_9~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_8~5_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_8~17_sumout\))) # (\Div1|auto_generated|divider|divider|op_8~5_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[459]~145_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_9~17_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_9~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_8~5_sumout\ & ((\Div1|auto_generated|divider|divider|op_8~17_sumout\))) # (\Div1|auto_generated|divider|divider|op_8~5_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[459]~145_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[459]~145_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_9~17_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[525]~146_combout\);

\Div1|auto_generated|divider|divider|StageOut[491]~205\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[491]~205_combout\ = (!\Div1|auto_generated|divider|divider|op_8~5_sumout\ & \Div1|auto_generated|divider|divider|op_8~21_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_8~21_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[491]~205_combout\);

\Div1|auto_generated|divider|divider|StageOut[491]~206\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[491]~206_combout\ = (\Div1|auto_generated|divider|divider|op_8~5_sumout\ & ((!\Div1|auto_generated|divider|divider|op_7~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_7~21_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_7~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[425]~183_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[425]~183_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[491]~206_combout\);

\Div1|auto_generated|divider|divider|StageOut[523]~224\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[523]~224_combout\ = ( \Div1|auto_generated|divider|divider|op_9~25_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_9~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_8~5_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_8~25_sumout\))) # (\Div1|auto_generated|divider|divider|op_8~5_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[457]~223_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_9~25_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_9~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_8~5_sumout\ & ((\Div1|auto_generated|divider|divider|op_8~25_sumout\))) # (\Div1|auto_generated|divider|divider|op_8~5_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[457]~223_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[457]~223_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_8~25_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_9~25_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[523]~224_combout\);

\Div1|auto_generated|divider|divider|StageOut[489]~280\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[489]~280_combout\ = (!\Div1|auto_generated|divider|divider|op_8~5_sumout\ & \Div1|auto_generated|divider|divider|op_8~29_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_8~29_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[489]~280_combout\);

\Div1|auto_generated|divider|divider|StageOut[489]~281\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[489]~281_combout\ = (\Div1|auto_generated|divider|divider|op_8~5_sumout\ & ((!\Div1|auto_generated|divider|divider|op_7~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_7~29_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_7~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[423]~258_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[423]~258_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_7~29_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[489]~281_combout\);

\Div1|auto_generated|divider|divider|StageOut[521]~296\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[521]~296_combout\ = ( \Div1|auto_generated|divider|divider|op_9~33_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_9~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_8~5_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_8~33_sumout\))) # (\Div1|auto_generated|divider|divider|op_8~5_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[455]~295_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_9~33_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_9~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_8~5_sumout\ & ((\Div1|auto_generated|divider|divider|op_8~33_sumout\))) # (\Div1|auto_generated|divider|divider|op_8~5_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[455]~295_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[455]~295_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_8~33_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_9~33_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[521]~296_combout\);

\Div1|auto_generated|divider|divider|StageOut[487]~349\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[487]~349_combout\ = (!\Div1|auto_generated|divider|divider|op_8~5_sumout\ & \Div1|auto_generated|divider|divider|op_8~37_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_8~37_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[487]~349_combout\);

\Div1|auto_generated|divider|divider|StageOut[487]~350\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[487]~350_combout\ = (\Div1|auto_generated|divider|divider|op_8~5_sumout\ & ((!\Div1|auto_generated|divider|divider|op_7~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_7~37_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_7~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[421]~327_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[421]~327_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_7~37_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[487]~350_combout\);

\Div1|auto_generated|divider|divider|StageOut[519]~360\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[519]~360_combout\ = ( \Div1|auto_generated|divider|divider|op_9~41_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_9~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_8~5_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_8~41_sumout\))) # (\Div1|auto_generated|divider|divider|op_8~5_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[453]~359_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_9~41_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_9~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_8~5_sumout\ & ((\Div1|auto_generated|divider|divider|op_8~41_sumout\))) # (\Div1|auto_generated|divider|divider|op_8~5_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[453]~359_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[453]~359_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_8~41_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_9~41_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[519]~360_combout\);

\Div1|auto_generated|divider|divider|StageOut[485]~412\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[485]~412_combout\ = (!\Div1|auto_generated|divider|divider|op_8~5_sumout\ & \Div1|auto_generated|divider|divider|op_8~45_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_8~45_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[485]~412_combout\);

\Div1|auto_generated|divider|divider|StageOut[485]~413\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[485]~413_combout\ = (\Div1|auto_generated|divider|divider|op_8~5_sumout\ & ((!\Div1|auto_generated|divider|divider|op_7~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_7~45_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_7~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[419]~390_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[419]~390_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_7~45_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[485]~413_combout\);

\Div1|auto_generated|divider|divider|StageOut[517]~420\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[517]~420_combout\ = ( \Div1|auto_generated|divider|divider|op_9~49_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_9~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_8~5_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_8~49_sumout\))) # (\Div1|auto_generated|divider|divider|op_8~5_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[451]~419_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_9~49_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_9~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_8~5_sumout\ & ((\Div1|auto_generated|divider|divider|op_8~49_sumout\))) # (\Div1|auto_generated|divider|divider|op_8~5_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[451]~419_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[451]~419_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_8~49_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_9~49_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[517]~420_combout\);

\Div1|auto_generated|divider|divider|StageOut[483]~469\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[483]~469_combout\ = (!\Div1|auto_generated|divider|divider|op_8~5_sumout\ & \Div1|auto_generated|divider|divider|op_8~53_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_8~53_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[483]~469_combout\);

\Div1|auto_generated|divider|divider|StageOut[483]~470\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[483]~470_combout\ = (\Div1|auto_generated|divider|divider|op_8~5_sumout\ & ((!\Div1|auto_generated|divider|divider|op_7~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_7~53_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_7~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[417]~447_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[417]~447_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_7~53_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[483]~470_combout\);

\Div1|auto_generated|divider|divider|StageOut[515]~474\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[515]~474_combout\ = ( \Div1|auto_generated|divider|divider|op_9~57_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_9~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_8~5_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_8~57_sumout\))) # (\Div1|auto_generated|divider|divider|op_8~5_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[449]~473_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_9~57_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_9~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_8~5_sumout\ & ((\Div1|auto_generated|divider|divider|op_8~57_sumout\))) # (\Div1|auto_generated|divider|divider|op_8~5_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[449]~473_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[449]~473_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_8~57_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_9~57_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[515]~474_combout\);

\Div1|auto_generated|divider|divider|StageOut[481]~520\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[481]~520_combout\ = (!\Div1|auto_generated|divider|divider|op_8~5_sumout\ & \Div1|auto_generated|divider|divider|op_8~61_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_8~61_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[481]~520_combout\);

\Div1|auto_generated|divider|divider|StageOut[481]~521\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[481]~521_combout\ = (\Div1|auto_generated|divider|divider|op_8~5_sumout\ & ((!\Div1|auto_generated|divider|divider|op_7~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_7~61_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_7~1_sumout\ & (average(17)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_average(17),
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_7~61_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[481]~521_combout\);

\Div1|auto_generated|divider|divider|StageOut[513]~522\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[513]~522_combout\ = ( \Div1|auto_generated|divider|divider|op_9~65_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_9~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_8~5_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_8~65_sumout\))) # (\Div1|auto_generated|divider|divider|op_8~5_sumout\ & (average(16)))) ) ) # ( !\Div1|auto_generated|divider|divider|op_9~65_sumout\ & ( (\Div1|auto_generated|divider|divider|op_9~1_sumout\ & 
-- ((!\Div1|auto_generated|divider|divider|op_8~5_sumout\ & ((\Div1|auto_generated|divider|divider|op_8~65_sumout\))) # (\Div1|auto_generated|divider|divider|op_8~5_sumout\ & (average(16))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_average(16),
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_8~65_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_9~65_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[513]~522_combout\);

\Div1|auto_generated|divider|divider|op_10~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_10~5_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_9~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_9~5_sumout\)))) # (\Div1|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[495]~39_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[495]~14_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_10~10\ ))
-- \Div1|auto_generated|divider|divider|op_10~6\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_9~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_9~5_sumout\)))) # (\Div1|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[495]~39_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[495]~14_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_10~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[495]~14_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_9~5_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[495]~39_combout\,
	cin => \Div1|auto_generated|divider|divider|op_10~10\,
	sumout => \Div1|auto_generated|divider|divider|op_10~5_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_10~6\);

\Div1|auto_generated|divider|divider|op_10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_10~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_10~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|op_10~6\,
	sumout => \Div1|auto_generated|divider|divider|op_10~1_sumout\);

\Div0|auto_generated|divider|divider|StageOut[72]~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[72]~56_combout\ = (!\Div0|auto_generated|divider|divider|op_7~1_sumout\ & \Div0|auto_generated|divider|divider|op_7~13_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[72]~56_combout\);

\Div0|auto_generated|divider|divider|StageOut[72]~59\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[72]~59_combout\ = (\Div0|auto_generated|divider|divider|op_7~1_sumout\ & \Div0|auto_generated|divider|divider|StageOut[66]~58_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[66]~58_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[72]~59_combout\);

\Div0|auto_generated|divider|divider|StageOut[71]~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[71]~54_combout\ = (!\Div0|auto_generated|divider|divider|op_7~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_7~9_sumout\))) # (\Div0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[65]~53_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[65]~53_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[71]~54_combout\);

\Div0|auto_generated|divider|divider|StageOut[70]~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[70]~49_combout\ = (!\Div0|auto_generated|divider|divider|op_7~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_7~5_sumout\))) # (\Div0|auto_generated|divider|divider|op_7~1_sumout\ & (average(16)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_average(16),
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_7~5_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[70]~49_combout\);

\Div0|auto_generated|divider|divider|op_9~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_9~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div0|auto_generated|divider|divider|op_9~26_cout\);

\Div0|auto_generated|divider|divider|op_9~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_9~9_sumout\ = SUM(( average(14) ) + ( last_index(0) ) + ( \Div0|auto_generated|divider|divider|op_9~26_cout\ ))
-- \Div0|auto_generated|divider|divider|op_9~10\ = CARRY(( average(14) ) + ( last_index(0) ) + ( \Div0|auto_generated|divider|divider|op_9~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_average(14),
	dataf => ALT_INV_last_index(0),
	cin => \Div0|auto_generated|divider|divider|op_9~26_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_9~9_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_9~10\);

\Div0|auto_generated|divider|divider|op_9~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_9~13_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_8~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_8~9_sumout\))) # (\Div0|auto_generated|divider|divider|op_8~1_sumout\ & (average(15))) ) + ( 
-- !last_index(0) $ (last_index(1)) ) + ( \Div0|auto_generated|divider|divider|op_9~10\ ))
-- \Div0|auto_generated|divider|divider|op_9~14\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_8~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_8~9_sumout\))) # (\Div0|auto_generated|divider|divider|op_8~1_sumout\ & (average(15))) ) + ( 
-- !last_index(0) $ (last_index(1)) ) + ( \Div0|auto_generated|divider|divider|op_9~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011111111000000000000000000000001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datab => ALT_INV_average(15),
	datac => ALT_INV_last_index(0),
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\,
	dataf => ALT_INV_last_index(1),
	cin => \Div0|auto_generated|divider|divider|op_9~10\,
	sumout => \Div0|auto_generated|divider|divider|op_9~13_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_9~14\);

\Div0|auto_generated|divider|divider|op_9~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_9~17_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_8~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_8~13_sumout\))) # (\Div0|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[70]~49_combout\)) ) + ( !\Add2~1_combout\ ) + ( \Div0|auto_generated|divider|divider|op_9~14\ ))
-- \Div0|auto_generated|divider|divider|op_9~18\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_8~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_8~13_sumout\))) # (\Div0|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[70]~49_combout\)) ) + ( !\Add2~1_combout\ ) + ( \Div0|auto_generated|divider|divider|op_9~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[70]~49_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\,
	dataf => \ALT_INV_Add2~1_combout\,
	cin => \Div0|auto_generated|divider|divider|op_9~14\,
	sumout => \Div0|auto_generated|divider|divider|op_9~17_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_9~18\);

\Div0|auto_generated|divider|divider|op_9~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_9~21_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_8~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_8~17_sumout\))) # (\Div0|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[71]~54_combout\)) ) + ( !\Add2~2_combout\ ) + ( \Div0|auto_generated|divider|divider|op_9~18\ ))
-- \Div0|auto_generated|divider|divider|op_9~22\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_8~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_8~17_sumout\))) # (\Div0|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[71]~54_combout\)) ) + ( !\Add2~2_combout\ ) + ( \Div0|auto_generated|divider|divider|op_9~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[71]~54_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\,
	dataf => \ALT_INV_Add2~2_combout\,
	cin => \Div0|auto_generated|divider|divider|op_9~18\,
	sumout => \Div0|auto_generated|divider|divider|op_9~21_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_9~22\);

\Div0|auto_generated|divider|divider|op_9~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_9~6_cout\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_8~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_8~21_sumout\)))) # (\Div0|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[72]~59_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[72]~56_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_9~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[72]~56_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_8~21_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[72]~59_combout\,
	cin => \Div0|auto_generated|divider|divider|op_9~22\,
	cout => \Div0|auto_generated|divider|divider|op_9~6_cout\);

\Div0|auto_generated|divider|divider|op_9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_9~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_9~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|op_9~6_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_9~1_sumout\);

\average~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \average~14_combout\ = (!\state~q\ & ((!\Div0|auto_generated|divider|divider|op_9~1_sumout\))) # (\state~q\ & (!\Div1|auto_generated|divider|divider|op_10~1_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110010011100100111001001110010011100100111001001110010011100100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_state~q\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \average~14_combout\);

\average[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_NEW~input_o\,
	d => \average~14_combout\,
	ena => \RESETN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => average(14));

\Div1|auto_generated|divider|divider|op_10~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_10~73_sumout\ = SUM(( average(14) ) + ( VCC ) + ( !VCC ))
-- \Div1|auto_generated|divider|divider|op_10~74\ = CARRY(( average(14) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_average(14),
	cin => GND,
	sumout => \Div1|auto_generated|divider|divider|op_10~73_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_10~74\);

\Div1|auto_generated|divider|divider|op_10~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_10~69_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_9~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_9~69_sumout\))) # (\Div1|auto_generated|divider|divider|op_9~1_sumout\ & (average(15))) ) + ( 
-- VCC ) + ( \Div1|auto_generated|divider|divider|op_10~74\ ))
-- \Div1|auto_generated|divider|divider|op_10~70\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_9~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_9~69_sumout\))) # (\Div1|auto_generated|divider|divider|op_9~1_sumout\ & (average(15))) ) + ( VCC ) 
-- + ( \Div1|auto_generated|divider|divider|op_10~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_average(15),
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_9~69_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_10~74\,
	sumout => \Div1|auto_generated|divider|divider|op_10~69_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_10~70\);

\Div1|auto_generated|divider|divider|op_10~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_10~65_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[513]~522_combout\ ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_10~70\ ))
-- \Div1|auto_generated|divider|divider|op_10~66\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[513]~522_combout\ ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_10~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[513]~522_combout\,
	cin => \Div1|auto_generated|divider|divider|op_10~70\,
	sumout => \Div1|auto_generated|divider|divider|op_10~65_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_10~66\);

\Div1|auto_generated|divider|divider|op_10~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_10~61_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_9~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_9~61_sumout\)))) # (\Div1|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[481]~521_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[481]~520_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_10~66\ ))
-- \Div1|auto_generated|divider|divider|op_10~62\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_9~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_9~61_sumout\)))) # (\Div1|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[481]~521_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[481]~520_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_10~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[481]~520_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_9~61_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[481]~521_combout\,
	cin => \Div1|auto_generated|divider|divider|op_10~66\,
	sumout => \Div1|auto_generated|divider|divider|op_10~61_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_10~62\);

\Div1|auto_generated|divider|divider|op_10~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_10~57_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[515]~474_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_10~62\ ))
-- \Div1|auto_generated|divider|divider|op_10~58\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[515]~474_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_10~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[515]~474_combout\,
	cin => \Div1|auto_generated|divider|divider|op_10~62\,
	sumout => \Div1|auto_generated|divider|divider|op_10~57_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_10~58\);

\Div1|auto_generated|divider|divider|op_10~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_10~53_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_9~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_9~53_sumout\)))) # (\Div1|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[483]~470_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[483]~469_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_10~58\ ))
-- \Div1|auto_generated|divider|divider|op_10~54\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_9~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_9~53_sumout\)))) # (\Div1|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[483]~470_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[483]~469_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_10~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[483]~469_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_9~53_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[483]~470_combout\,
	cin => \Div1|auto_generated|divider|divider|op_10~58\,
	sumout => \Div1|auto_generated|divider|divider|op_10~53_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_10~54\);

\Div1|auto_generated|divider|divider|op_10~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_10~49_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[517]~420_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_10~54\ ))
-- \Div1|auto_generated|divider|divider|op_10~50\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[517]~420_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_10~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[517]~420_combout\,
	cin => \Div1|auto_generated|divider|divider|op_10~54\,
	sumout => \Div1|auto_generated|divider|divider|op_10~49_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_10~50\);

\Div1|auto_generated|divider|divider|op_10~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_10~45_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_9~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_9~45_sumout\)))) # (\Div1|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[485]~413_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[485]~412_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_10~50\ ))
-- \Div1|auto_generated|divider|divider|op_10~46\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_9~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_9~45_sumout\)))) # (\Div1|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[485]~413_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[485]~412_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_10~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[485]~412_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_9~45_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[485]~413_combout\,
	cin => \Div1|auto_generated|divider|divider|op_10~50\,
	sumout => \Div1|auto_generated|divider|divider|op_10~45_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_10~46\);

\Div1|auto_generated|divider|divider|op_10~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_10~41_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[519]~360_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_10~46\ ))
-- \Div1|auto_generated|divider|divider|op_10~42\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[519]~360_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_10~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[519]~360_combout\,
	cin => \Div1|auto_generated|divider|divider|op_10~46\,
	sumout => \Div1|auto_generated|divider|divider|op_10~41_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_10~42\);

\Div1|auto_generated|divider|divider|op_10~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_10~37_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_9~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_9~37_sumout\)))) # (\Div1|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[487]~350_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[487]~349_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_10~42\ ))
-- \Div1|auto_generated|divider|divider|op_10~38\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_9~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_9~37_sumout\)))) # (\Div1|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[487]~350_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[487]~349_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_10~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[487]~349_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_9~37_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[487]~350_combout\,
	cin => \Div1|auto_generated|divider|divider|op_10~42\,
	sumout => \Div1|auto_generated|divider|divider|op_10~37_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_10~38\);

\Div1|auto_generated|divider|divider|op_10~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_10~33_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[521]~296_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_10~38\ ))
-- \Div1|auto_generated|divider|divider|op_10~34\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[521]~296_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_10~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[521]~296_combout\,
	cin => \Div1|auto_generated|divider|divider|op_10~38\,
	sumout => \Div1|auto_generated|divider|divider|op_10~33_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_10~34\);

\Div1|auto_generated|divider|divider|op_10~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_10~29_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_9~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_9~29_sumout\)))) # (\Div1|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[489]~281_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[489]~280_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_10~34\ ))
-- \Div1|auto_generated|divider|divider|op_10~30\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_9~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_9~29_sumout\)))) # (\Div1|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[489]~281_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[489]~280_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_10~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[489]~280_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_9~29_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[489]~281_combout\,
	cin => \Div1|auto_generated|divider|divider|op_10~34\,
	sumout => \Div1|auto_generated|divider|divider|op_10~29_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_10~30\);

\Div1|auto_generated|divider|divider|op_10~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_10~25_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[523]~224_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_10~30\ ))
-- \Div1|auto_generated|divider|divider|op_10~26\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[523]~224_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_10~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[523]~224_combout\,
	cin => \Div1|auto_generated|divider|divider|op_10~30\,
	sumout => \Div1|auto_generated|divider|divider|op_10~25_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_10~26\);

\Div1|auto_generated|divider|divider|op_10~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_10~21_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_9~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_9~21_sumout\)))) # (\Div1|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[491]~206_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[491]~205_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_10~26\ ))
-- \Div1|auto_generated|divider|divider|op_10~22\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_9~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_9~21_sumout\)))) # (\Div1|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[491]~206_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[491]~205_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_10~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[491]~205_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_9~21_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[491]~206_combout\,
	cin => \Div1|auto_generated|divider|divider|op_10~26\,
	sumout => \Div1|auto_generated|divider|divider|op_10~21_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_10~22\);

\Div1|auto_generated|divider|divider|op_10~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_10~17_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[525]~146_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_10~22\ ))
-- \Div1|auto_generated|divider|divider|op_10~18\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[525]~146_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_10~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[525]~146_combout\,
	cin => \Div1|auto_generated|divider|divider|op_10~22\,
	sumout => \Div1|auto_generated|divider|divider|op_10~17_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_10~18\);

\Div1|auto_generated|divider|divider|op_10~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_10~13_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_9~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_9~13_sumout\)))) # (\Div1|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[493]~125_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[493]~124_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_10~18\ ))
-- \Div1|auto_generated|divider|divider|op_10~14\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_9~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_9~13_sumout\)))) # (\Div1|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[493]~125_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[493]~124_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_10~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[493]~124_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[493]~125_combout\,
	cin => \Div1|auto_generated|divider|divider|op_10~18\,
	sumout => \Div1|auto_generated|divider|divider|op_10~13_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_10~14\);

\Div1|auto_generated|divider|divider|op_10~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_10~9_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[527]~64_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_10~14\ ))
-- \Div1|auto_generated|divider|divider|op_10~10\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[527]~64_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_10~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[527]~64_combout\,
	cin => \Div1|auto_generated|divider|divider|op_10~14\,
	sumout => \Div1|auto_generated|divider|divider|op_10~9_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_10~10\);

\Div1|auto_generated|divider|divider|StageOut[561]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[561]~12_combout\ = (\Div1|auto_generated|divider|divider|op_10~5_sumout\ & !\Div1|auto_generated|divider|divider|op_10~1_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_10~5_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[561]~12_combout\);

\Div1|auto_generated|divider|divider|StageOut[528]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[528]~13_combout\ = (!\Div1|auto_generated|divider|divider|op_9~1_sumout\ & \Div1|auto_generated|divider|divider|op_9~5_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_9~5_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[528]~13_combout\);

\Div1|auto_generated|divider|divider|StageOut[528]~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[528]~40_combout\ = (\Div1|auto_generated|divider|divider|op_9~1_sumout\ & ((\Div1|auto_generated|divider|divider|StageOut[495]~39_combout\) # (\Div1|auto_generated|divider|divider|StageOut[495]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001100010011000100110001001100010011000100110001001100010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[495]~14_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[495]~39_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[528]~40_combout\);

\Div1|auto_generated|divider|divider|StageOut[527]~84\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[527]~84_combout\ = (!\Div1|auto_generated|divider|divider|op_9~1_sumout\ & \Div1|auto_generated|divider|divider|op_9~9_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[527]~84_combout\);

\Div1|auto_generated|divider|divider|StageOut[527]~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[527]~85_combout\ = (\Div1|auto_generated|divider|divider|op_9~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_8~5_sumout\ & ((\Div1|auto_generated|divider|divider|op_8~9_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_8~5_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[461]~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[461]~63_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[527]~85_combout\);

\Div1|auto_generated|divider|divider|StageOut[559]~104\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[559]~104_combout\ = ( \Div1|auto_generated|divider|divider|op_10~13_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_10~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_9~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_9~13_sumout\))) # (\Div1|auto_generated|divider|divider|op_9~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[493]~103_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_10~13_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_10~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_9~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_9~13_sumout\))) # (\Div1|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[493]~103_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[493]~103_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[559]~104_combout\);

\Div1|auto_generated|divider|divider|StageOut[525]~166\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[525]~166_combout\ = (!\Div1|auto_generated|divider|divider|op_9~1_sumout\ & \Div1|auto_generated|divider|divider|op_9~17_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_9~17_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[525]~166_combout\);

\Div1|auto_generated|divider|divider|StageOut[525]~167\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[525]~167_combout\ = (\Div1|auto_generated|divider|divider|op_9~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_8~5_sumout\ & ((\Div1|auto_generated|divider|divider|op_8~17_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_8~5_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[459]~145_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[459]~145_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[525]~167_combout\);

\Div1|auto_generated|divider|divider|StageOut[557]~185\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[557]~185_combout\ = ( \Div1|auto_generated|divider|divider|op_10~21_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_10~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_9~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_9~21_sumout\))) # (\Div1|auto_generated|divider|divider|op_9~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[491]~184_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_10~21_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_10~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_9~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_9~21_sumout\))) # (\Div1|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[491]~184_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[491]~184_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_9~21_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_10~21_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[557]~185_combout\);

\Div1|auto_generated|divider|divider|StageOut[523]~244\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[523]~244_combout\ = (!\Div1|auto_generated|divider|divider|op_9~1_sumout\ & \Div1|auto_generated|divider|divider|op_9~25_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_9~25_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[523]~244_combout\);

\Div1|auto_generated|divider|divider|StageOut[523]~245\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[523]~245_combout\ = (\Div1|auto_generated|divider|divider|op_9~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_8~5_sumout\ & ((\Div1|auto_generated|divider|divider|op_8~25_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_8~5_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[457]~223_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[457]~223_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_8~25_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[523]~245_combout\);

\Div1|auto_generated|divider|divider|StageOut[555]~260\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[555]~260_combout\ = ( \Div1|auto_generated|divider|divider|op_10~29_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_10~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_9~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_9~29_sumout\))) # (\Div1|auto_generated|divider|divider|op_9~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[489]~259_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_10~29_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_10~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_9~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_9~29_sumout\))) # (\Div1|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[489]~259_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[489]~259_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_9~29_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_10~29_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[555]~260_combout\);

\Div1|auto_generated|divider|divider|StageOut[521]~316\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[521]~316_combout\ = (!\Div1|auto_generated|divider|divider|op_9~1_sumout\ & \Div1|auto_generated|divider|divider|op_9~33_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_9~33_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[521]~316_combout\);

\Div1|auto_generated|divider|divider|StageOut[521]~317\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[521]~317_combout\ = (\Div1|auto_generated|divider|divider|op_9~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_8~5_sumout\ & ((\Div1|auto_generated|divider|divider|op_8~33_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_8~5_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[455]~295_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[455]~295_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_8~33_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[521]~317_combout\);

\Div1|auto_generated|divider|divider|StageOut[553]~329\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[553]~329_combout\ = ( \Div1|auto_generated|divider|divider|op_10~37_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_10~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_9~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_9~37_sumout\))) # (\Div1|auto_generated|divider|divider|op_9~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[487]~328_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_10~37_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_10~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_9~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_9~37_sumout\))) # (\Div1|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[487]~328_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[487]~328_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_9~37_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_10~37_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[553]~329_combout\);

\Div1|auto_generated|divider|divider|StageOut[519]~380\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[519]~380_combout\ = (!\Div1|auto_generated|divider|divider|op_9~1_sumout\ & \Div1|auto_generated|divider|divider|op_9~41_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_9~41_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[519]~380_combout\);

\Div1|auto_generated|divider|divider|StageOut[519]~381\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[519]~381_combout\ = (\Div1|auto_generated|divider|divider|op_9~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_8~5_sumout\ & ((\Div1|auto_generated|divider|divider|op_8~41_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_8~5_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[453]~359_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[453]~359_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_8~41_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[519]~381_combout\);

\Div1|auto_generated|divider|divider|StageOut[551]~392\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[551]~392_combout\ = ( \Div1|auto_generated|divider|divider|op_10~45_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_10~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_9~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_9~45_sumout\))) # (\Div1|auto_generated|divider|divider|op_9~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[485]~391_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_10~45_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_10~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_9~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_9~45_sumout\))) # (\Div1|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[485]~391_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[485]~391_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_9~45_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_10~45_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[551]~392_combout\);

\Div1|auto_generated|divider|divider|StageOut[517]~440\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[517]~440_combout\ = (!\Div1|auto_generated|divider|divider|op_9~1_sumout\ & \Div1|auto_generated|divider|divider|op_9~49_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_9~49_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[517]~440_combout\);

\Div1|auto_generated|divider|divider|StageOut[517]~441\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[517]~441_combout\ = (\Div1|auto_generated|divider|divider|op_9~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_8~5_sumout\ & ((\Div1|auto_generated|divider|divider|op_8~49_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_8~5_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[451]~419_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[451]~419_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_8~49_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[517]~441_combout\);

\Div1|auto_generated|divider|divider|StageOut[549]~449\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[549]~449_combout\ = ( \Div1|auto_generated|divider|divider|op_10~53_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_10~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_9~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_9~53_sumout\))) # (\Div1|auto_generated|divider|divider|op_9~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[483]~448_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_10~53_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_10~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_9~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_9~53_sumout\))) # (\Div1|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[483]~448_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[483]~448_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_9~53_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_10~53_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[549]~449_combout\);

\Div1|auto_generated|divider|divider|StageOut[515]~494\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[515]~494_combout\ = (!\Div1|auto_generated|divider|divider|op_9~1_sumout\ & \Div1|auto_generated|divider|divider|op_9~57_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_9~57_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[515]~494_combout\);

\Div1|auto_generated|divider|divider|StageOut[515]~495\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[515]~495_combout\ = (\Div1|auto_generated|divider|divider|op_9~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_8~5_sumout\ & ((\Div1|auto_generated|divider|divider|op_8~57_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_8~5_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[449]~473_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[449]~473_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_8~57_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[515]~495_combout\);

\Div1|auto_generated|divider|divider|StageOut[547]~500\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[547]~500_combout\ = ( \Div1|auto_generated|divider|divider|op_10~61_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_10~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_9~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_9~61_sumout\))) # (\Div1|auto_generated|divider|divider|op_9~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[481]~499_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_10~61_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_10~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_9~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_9~61_sumout\))) # (\Div1|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[481]~499_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[481]~499_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_9~61_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_10~61_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[547]~500_combout\);

\Div1|auto_generated|divider|divider|StageOut[513]~542\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[513]~542_combout\ = (!\Div1|auto_generated|divider|divider|op_9~1_sumout\ & \Div1|auto_generated|divider|divider|op_9~65_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_9~65_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[513]~542_combout\);

\Div1|auto_generated|divider|divider|StageOut[513]~543\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[513]~543_combout\ = (\Div1|auto_generated|divider|divider|op_9~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_8~5_sumout\ & ((\Div1|auto_generated|divider|divider|op_8~65_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_8~5_sumout\ & (average(16)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_average(16),
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_8~65_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[513]~543_combout\);

\Div1|auto_generated|divider|divider|StageOut[545]~545\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[545]~545_combout\ = ( \Div1|auto_generated|divider|divider|op_10~69_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_10~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_9~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_9~69_sumout\))) # (\Div1|auto_generated|divider|divider|op_9~1_sumout\ & (average(15)))) ) ) # ( !\Div1|auto_generated|divider|divider|op_10~69_sumout\ & ( (\Div1|auto_generated|divider|divider|op_10~1_sumout\ & 
-- ((!\Div1|auto_generated|divider|divider|op_9~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_9~69_sumout\))) # (\Div1|auto_generated|divider|divider|op_9~1_sumout\ & (average(15))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_average(15),
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_9~69_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_10~69_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[545]~545_combout\);

\Div0|auto_generated|divider|divider|StageOut[77]~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[77]~52_combout\ = (!\Div0|auto_generated|divider|divider|op_8~1_sumout\ & \Div0|auto_generated|divider|divider|op_8~17_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[77]~52_combout\);

\Div0|auto_generated|divider|divider|StageOut[77]~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[77]~55_combout\ = (\Div0|auto_generated|divider|divider|op_8~1_sumout\ & \Div0|auto_generated|divider|divider|StageOut[71]~54_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[71]~54_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[77]~55_combout\);

\Div0|auto_generated|divider|divider|StageOut[76]~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[76]~50_combout\ = (!\Div0|auto_generated|divider|divider|op_8~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_8~13_sumout\))) # (\Div0|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[70]~49_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[70]~49_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[76]~50_combout\);

\Div0|auto_generated|divider|divider|StageOut[75]~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[75]~45_combout\ = (!\Div0|auto_generated|divider|divider|op_8~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_8~9_sumout\))) # (\Div0|auto_generated|divider|divider|op_8~1_sumout\ & (average(15)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_average(15),
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[75]~45_combout\);

\Div0|auto_generated|divider|divider|op_10~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_10~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div0|auto_generated|divider|divider|op_10~26_cout\);

\Div0|auto_generated|divider|divider|op_10~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_10~9_sumout\ = SUM(( average(13) ) + ( last_index(0) ) + ( \Div0|auto_generated|divider|divider|op_10~26_cout\ ))
-- \Div0|auto_generated|divider|divider|op_10~10\ = CARRY(( average(13) ) + ( last_index(0) ) + ( \Div0|auto_generated|divider|divider|op_10~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_average(13),
	dataf => ALT_INV_last_index(0),
	cin => \Div0|auto_generated|divider|divider|op_10~26_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_10~9_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_10~10\);

\Div0|auto_generated|divider|divider|op_10~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_10~13_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_9~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_9~9_sumout\))) # (\Div0|auto_generated|divider|divider|op_9~1_sumout\ & (average(14))) ) + ( 
-- !last_index(0) $ (last_index(1)) ) + ( \Div0|auto_generated|divider|divider|op_10~10\ ))
-- \Div0|auto_generated|divider|divider|op_10~14\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_9~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_9~9_sumout\))) # (\Div0|auto_generated|divider|divider|op_9~1_sumout\ & (average(14))) ) + ( 
-- !last_index(0) $ (last_index(1)) ) + ( \Div0|auto_generated|divider|divider|op_10~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011111111000000000000000000000001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datab => ALT_INV_average(14),
	datac => ALT_INV_last_index(0),
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\,
	dataf => ALT_INV_last_index(1),
	cin => \Div0|auto_generated|divider|divider|op_10~10\,
	sumout => \Div0|auto_generated|divider|divider|op_10~13_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_10~14\);

\Div0|auto_generated|divider|divider|op_10~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_10~17_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_9~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_9~13_sumout\))) # (\Div0|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[75]~45_combout\)) ) + ( !\Add2~1_combout\ ) + ( \Div0|auto_generated|divider|divider|op_10~14\ ))
-- \Div0|auto_generated|divider|divider|op_10~18\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_9~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_9~13_sumout\))) # (\Div0|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[75]~45_combout\)) ) + ( !\Add2~1_combout\ ) + ( \Div0|auto_generated|divider|divider|op_10~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[75]~45_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\,
	dataf => \ALT_INV_Add2~1_combout\,
	cin => \Div0|auto_generated|divider|divider|op_10~14\,
	sumout => \Div0|auto_generated|divider|divider|op_10~17_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_10~18\);

\Div0|auto_generated|divider|divider|op_10~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_10~21_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_9~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_9~17_sumout\))) # (\Div0|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[76]~50_combout\)) ) + ( !\Add2~2_combout\ ) + ( \Div0|auto_generated|divider|divider|op_10~18\ ))
-- \Div0|auto_generated|divider|divider|op_10~22\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_9~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_9~17_sumout\))) # (\Div0|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[76]~50_combout\)) ) + ( !\Add2~2_combout\ ) + ( \Div0|auto_generated|divider|divider|op_10~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[76]~50_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_9~17_sumout\,
	dataf => \ALT_INV_Add2~2_combout\,
	cin => \Div0|auto_generated|divider|divider|op_10~18\,
	sumout => \Div0|auto_generated|divider|divider|op_10~21_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_10~22\);

\Div0|auto_generated|divider|divider|op_10~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_10~6_cout\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_9~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_9~21_sumout\)))) # (\Div0|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[77]~55_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[77]~52_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_10~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[77]~52_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_9~21_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[77]~55_combout\,
	cin => \Div0|auto_generated|divider|divider|op_10~22\,
	cout => \Div0|auto_generated|divider|divider|op_10~6_cout\);

\Div0|auto_generated|divider|divider|op_10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_10~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_10~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|op_10~6_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_10~1_sumout\);

\average~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \average~13_combout\ = (!\state~q\ & ((!\Div0|auto_generated|divider|divider|op_10~1_sumout\))) # (\state~q\ & (!\Div1|auto_generated|divider|divider|op_11~1_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110010011100100111001001110010011100100111001001110010011100100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_state~q\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \average~13_combout\);

\average[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_NEW~input_o\,
	d => \average~13_combout\,
	ena => \RESETN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => average(13));

\Div1|auto_generated|divider|divider|op_11~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_11~77_sumout\ = SUM(( average(13) ) + ( VCC ) + ( !VCC ))
-- \Div1|auto_generated|divider|divider|op_11~78\ = CARRY(( average(13) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_average(13),
	cin => GND,
	sumout => \Div1|auto_generated|divider|divider|op_11~77_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_11~78\);

\Div1|auto_generated|divider|divider|op_11~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_11~73_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_10~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_10~73_sumout\))) # (\Div1|auto_generated|divider|divider|op_10~1_sumout\ & (average(14))) ) + 
-- ( VCC ) + ( \Div1|auto_generated|divider|divider|op_11~78\ ))
-- \Div1|auto_generated|divider|divider|op_11~74\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_10~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_10~73_sumout\))) # (\Div1|auto_generated|divider|divider|op_10~1_sumout\ & (average(14))) ) + ( VCC 
-- ) + ( \Div1|auto_generated|divider|divider|op_11~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_average(14),
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_10~73_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_11~78\,
	sumout => \Div1|auto_generated|divider|divider|op_11~73_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_11~74\);

\Div1|auto_generated|divider|divider|op_11~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_11~69_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[545]~545_combout\ ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_11~74\ ))
-- \Div1|auto_generated|divider|divider|op_11~70\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[545]~545_combout\ ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_11~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[545]~545_combout\,
	cin => \Div1|auto_generated|divider|divider|op_11~74\,
	sumout => \Div1|auto_generated|divider|divider|op_11~69_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_11~70\);

\Div1|auto_generated|divider|divider|op_11~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_11~65_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_10~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_10~65_sumout\)))) # (\Div1|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[513]~543_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[513]~542_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_11~70\ ))
-- \Div1|auto_generated|divider|divider|op_11~66\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_10~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_10~65_sumout\)))) # (\Div1|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[513]~543_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[513]~542_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_11~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[513]~542_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_10~65_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[513]~543_combout\,
	cin => \Div1|auto_generated|divider|divider|op_11~70\,
	sumout => \Div1|auto_generated|divider|divider|op_11~65_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_11~66\);

\Div1|auto_generated|divider|divider|op_11~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_11~61_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[547]~500_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_11~66\ ))
-- \Div1|auto_generated|divider|divider|op_11~62\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[547]~500_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_11~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[547]~500_combout\,
	cin => \Div1|auto_generated|divider|divider|op_11~66\,
	sumout => \Div1|auto_generated|divider|divider|op_11~61_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_11~62\);

\Div1|auto_generated|divider|divider|op_11~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_11~57_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_10~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_10~57_sumout\)))) # (\Div1|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[515]~495_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[515]~494_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_11~62\ ))
-- \Div1|auto_generated|divider|divider|op_11~58\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_10~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_10~57_sumout\)))) # (\Div1|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[515]~495_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[515]~494_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_11~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[515]~494_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_10~57_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[515]~495_combout\,
	cin => \Div1|auto_generated|divider|divider|op_11~62\,
	sumout => \Div1|auto_generated|divider|divider|op_11~57_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_11~58\);

\Div1|auto_generated|divider|divider|op_11~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_11~53_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[549]~449_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_11~58\ ))
-- \Div1|auto_generated|divider|divider|op_11~54\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[549]~449_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_11~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[549]~449_combout\,
	cin => \Div1|auto_generated|divider|divider|op_11~58\,
	sumout => \Div1|auto_generated|divider|divider|op_11~53_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_11~54\);

\Div1|auto_generated|divider|divider|op_11~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_11~49_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_10~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_10~49_sumout\)))) # (\Div1|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[517]~441_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[517]~440_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_11~54\ ))
-- \Div1|auto_generated|divider|divider|op_11~50\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_10~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_10~49_sumout\)))) # (\Div1|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[517]~441_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[517]~440_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_11~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[517]~440_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_10~49_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[517]~441_combout\,
	cin => \Div1|auto_generated|divider|divider|op_11~54\,
	sumout => \Div1|auto_generated|divider|divider|op_11~49_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_11~50\);

\Div1|auto_generated|divider|divider|op_11~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_11~45_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[551]~392_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_11~50\ ))
-- \Div1|auto_generated|divider|divider|op_11~46\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[551]~392_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_11~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[551]~392_combout\,
	cin => \Div1|auto_generated|divider|divider|op_11~50\,
	sumout => \Div1|auto_generated|divider|divider|op_11~45_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_11~46\);

\Div1|auto_generated|divider|divider|op_11~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_11~41_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_10~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_10~41_sumout\)))) # (\Div1|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[519]~381_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[519]~380_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_11~46\ ))
-- \Div1|auto_generated|divider|divider|op_11~42\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_10~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_10~41_sumout\)))) # (\Div1|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[519]~381_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[519]~380_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_11~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[519]~380_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_10~41_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[519]~381_combout\,
	cin => \Div1|auto_generated|divider|divider|op_11~46\,
	sumout => \Div1|auto_generated|divider|divider|op_11~41_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_11~42\);

\Div1|auto_generated|divider|divider|op_11~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_11~37_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[553]~329_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_11~42\ ))
-- \Div1|auto_generated|divider|divider|op_11~38\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[553]~329_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_11~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[553]~329_combout\,
	cin => \Div1|auto_generated|divider|divider|op_11~42\,
	sumout => \Div1|auto_generated|divider|divider|op_11~37_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_11~38\);

\Div1|auto_generated|divider|divider|op_11~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_11~33_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_10~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_10~33_sumout\)))) # (\Div1|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[521]~317_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[521]~316_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_11~38\ ))
-- \Div1|auto_generated|divider|divider|op_11~34\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_10~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_10~33_sumout\)))) # (\Div1|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[521]~317_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[521]~316_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_11~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[521]~316_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_10~33_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[521]~317_combout\,
	cin => \Div1|auto_generated|divider|divider|op_11~38\,
	sumout => \Div1|auto_generated|divider|divider|op_11~33_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_11~34\);

\Div1|auto_generated|divider|divider|op_11~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_11~29_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[555]~260_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_11~34\ ))
-- \Div1|auto_generated|divider|divider|op_11~30\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[555]~260_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_11~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[555]~260_combout\,
	cin => \Div1|auto_generated|divider|divider|op_11~34\,
	sumout => \Div1|auto_generated|divider|divider|op_11~29_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_11~30\);

\Div1|auto_generated|divider|divider|op_11~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_11~25_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_10~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_10~25_sumout\)))) # (\Div1|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[523]~245_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[523]~244_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_11~30\ ))
-- \Div1|auto_generated|divider|divider|op_11~26\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_10~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_10~25_sumout\)))) # (\Div1|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[523]~245_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[523]~244_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_11~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[523]~244_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_10~25_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[523]~245_combout\,
	cin => \Div1|auto_generated|divider|divider|op_11~30\,
	sumout => \Div1|auto_generated|divider|divider|op_11~25_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_11~26\);

\Div1|auto_generated|divider|divider|op_11~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_11~21_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[557]~185_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_11~26\ ))
-- \Div1|auto_generated|divider|divider|op_11~22\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[557]~185_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_11~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[557]~185_combout\,
	cin => \Div1|auto_generated|divider|divider|op_11~26\,
	sumout => \Div1|auto_generated|divider|divider|op_11~21_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_11~22\);

\Div1|auto_generated|divider|divider|op_11~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_11~17_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_10~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_10~17_sumout\)))) # (\Div1|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[525]~167_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[525]~166_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_11~22\ ))
-- \Div1|auto_generated|divider|divider|op_11~18\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_10~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_10~17_sumout\)))) # (\Div1|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[525]~167_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[525]~166_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_11~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[525]~166_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[525]~167_combout\,
	cin => \Div1|auto_generated|divider|divider|op_11~22\,
	sumout => \Div1|auto_generated|divider|divider|op_11~17_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_11~18\);

\Div1|auto_generated|divider|divider|op_11~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_11~13_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[559]~104_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_11~18\ ))
-- \Div1|auto_generated|divider|divider|op_11~14\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[559]~104_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_11~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[559]~104_combout\,
	cin => \Div1|auto_generated|divider|divider|op_11~18\,
	sumout => \Div1|auto_generated|divider|divider|op_11~13_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_11~14\);

\Div1|auto_generated|divider|divider|op_11~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_11~9_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_10~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_10~9_sumout\)))) # (\Div1|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[527]~85_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[527]~84_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_11~14\ ))
-- \Div1|auto_generated|divider|divider|op_11~10\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_10~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_10~9_sumout\)))) # (\Div1|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[527]~85_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[527]~84_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_11~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[527]~84_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[527]~85_combout\,
	cin => \Div1|auto_generated|divider|divider|op_11~14\,
	sumout => \Div1|auto_generated|divider|divider|op_11~9_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_11~10\);

\Div1|auto_generated|divider|divider|op_11~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_11~5_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_10~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_10~5_sumout\)))) # (\Div1|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[528]~40_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[528]~13_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_11~10\ ))
-- \Div1|auto_generated|divider|divider|op_11~6\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_10~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_10~5_sumout\)))) # (\Div1|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[528]~40_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[528]~13_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_11~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[528]~13_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_10~5_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[528]~40_combout\,
	cin => \Div1|auto_generated|divider|divider|op_11~10\,
	sumout => \Div1|auto_generated|divider|divider|op_11~5_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_11~6\);

\Div1|auto_generated|divider|divider|op_11~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_11~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_11~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|op_11~6\,
	sumout => \Div1|auto_generated|divider|divider|op_11~1_sumout\);

\Div1|auto_generated|divider|divider|StageOut[561]~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[561]~41_combout\ = (\Div1|auto_generated|divider|divider|op_10~1_sumout\ & ((\Div1|auto_generated|divider|divider|StageOut[528]~40_combout\) # (\Div1|auto_generated|divider|divider|StageOut[528]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010100010101000101010001010100010101000101010001010100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[528]~13_combout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[528]~40_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[561]~41_combout\);

\Div1|auto_generated|divider|divider|StageOut[593]~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[593]~65_combout\ = ( \Div1|auto_generated|divider|divider|op_11~9_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_11~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_10~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_10~9_sumout\))) # (\Div1|auto_generated|divider|divider|op_10~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[527]~64_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_11~9_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_11~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_10~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_10~9_sumout\))) # (\Div1|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[527]~64_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[527]~64_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_11~9_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[593]~65_combout\);

\Div1|auto_generated|divider|divider|StageOut[559]~122\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[559]~122_combout\ = (!\Div1|auto_generated|divider|divider|op_10~1_sumout\ & \Div1|auto_generated|divider|divider|op_10~13_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[559]~122_combout\);

\Div1|auto_generated|divider|divider|StageOut[559]~123\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[559]~123_combout\ = (\Div1|auto_generated|divider|divider|op_10~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_9~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_9~13_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_9~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[493]~103_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[493]~103_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[559]~123_combout\);

\Div1|auto_generated|divider|divider|StageOut[591]~147\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[591]~147_combout\ = ( \Div1|auto_generated|divider|divider|op_11~17_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_11~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_10~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_10~17_sumout\))) # (\Div1|auto_generated|divider|divider|op_10~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[525]~146_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_11~17_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_11~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_10~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_10~17_sumout\))) # (\Div1|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[525]~146_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[525]~146_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_11~17_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[591]~147_combout\);

\Div1|auto_generated|divider|divider|StageOut[557]~203\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[557]~203_combout\ = (!\Div1|auto_generated|divider|divider|op_10~1_sumout\ & \Div1|auto_generated|divider|divider|op_10~21_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_10~21_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[557]~203_combout\);

\Div1|auto_generated|divider|divider|StageOut[557]~204\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[557]~204_combout\ = (\Div1|auto_generated|divider|divider|op_10~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_9~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_9~21_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_9~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[491]~184_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[491]~184_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_9~21_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[557]~204_combout\);

\Div1|auto_generated|divider|divider|StageOut[589]~225\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[589]~225_combout\ = ( \Div1|auto_generated|divider|divider|op_11~25_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_11~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_10~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_10~25_sumout\))) # (\Div1|auto_generated|divider|divider|op_10~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[523]~224_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_11~25_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_11~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_10~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_10~25_sumout\))) # (\Div1|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[523]~224_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[523]~224_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_10~25_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_11~25_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[589]~225_combout\);

\Div1|auto_generated|divider|divider|StageOut[555]~278\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[555]~278_combout\ = (!\Div1|auto_generated|divider|divider|op_10~1_sumout\ & \Div1|auto_generated|divider|divider|op_10~29_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_10~29_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[555]~278_combout\);

\Div1|auto_generated|divider|divider|StageOut[555]~279\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[555]~279_combout\ = (\Div1|auto_generated|divider|divider|op_10~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_9~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_9~29_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_9~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[489]~259_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[489]~259_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_9~29_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[555]~279_combout\);

\Div1|auto_generated|divider|divider|StageOut[587]~297\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[587]~297_combout\ = ( \Div1|auto_generated|divider|divider|op_11~33_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_11~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_10~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_10~33_sumout\))) # (\Div1|auto_generated|divider|divider|op_10~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[521]~296_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_11~33_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_11~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_10~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_10~33_sumout\))) # (\Div1|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[521]~296_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[521]~296_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_10~33_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_11~33_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[587]~297_combout\);

\Div1|auto_generated|divider|divider|StageOut[553]~347\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[553]~347_combout\ = (!\Div1|auto_generated|divider|divider|op_10~1_sumout\ & \Div1|auto_generated|divider|divider|op_10~37_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_10~37_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[553]~347_combout\);

\Div1|auto_generated|divider|divider|StageOut[553]~348\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[553]~348_combout\ = (\Div1|auto_generated|divider|divider|op_10~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_9~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_9~37_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_9~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[487]~328_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[487]~328_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_9~37_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[553]~348_combout\);

\Div1|auto_generated|divider|divider|StageOut[585]~361\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[585]~361_combout\ = ( \Div1|auto_generated|divider|divider|op_11~41_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_11~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_10~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_10~41_sumout\))) # (\Div1|auto_generated|divider|divider|op_10~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[519]~360_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_11~41_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_11~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_10~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_10~41_sumout\))) # (\Div1|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[519]~360_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[519]~360_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_10~41_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_11~41_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[585]~361_combout\);

\Div1|auto_generated|divider|divider|StageOut[551]~410\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[551]~410_combout\ = (!\Div1|auto_generated|divider|divider|op_10~1_sumout\ & \Div1|auto_generated|divider|divider|op_10~45_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_10~45_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[551]~410_combout\);

\Div1|auto_generated|divider|divider|StageOut[551]~411\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[551]~411_combout\ = (\Div1|auto_generated|divider|divider|op_10~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_9~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_9~45_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_9~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[485]~391_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[485]~391_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_9~45_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[551]~411_combout\);

\Div1|auto_generated|divider|divider|StageOut[583]~421\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[583]~421_combout\ = ( \Div1|auto_generated|divider|divider|op_11~49_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_11~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_10~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_10~49_sumout\))) # (\Div1|auto_generated|divider|divider|op_10~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[517]~420_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_11~49_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_11~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_10~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_10~49_sumout\))) # (\Div1|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[517]~420_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[517]~420_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_10~49_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_11~49_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[583]~421_combout\);

\Div1|auto_generated|divider|divider|StageOut[549]~467\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[549]~467_combout\ = (!\Div1|auto_generated|divider|divider|op_10~1_sumout\ & \Div1|auto_generated|divider|divider|op_10~53_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_10~53_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[549]~467_combout\);

\Div1|auto_generated|divider|divider|StageOut[549]~468\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[549]~468_combout\ = (\Div1|auto_generated|divider|divider|op_10~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_9~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_9~53_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_9~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[483]~448_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[483]~448_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_9~53_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[549]~468_combout\);

\Div1|auto_generated|divider|divider|StageOut[581]~475\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[581]~475_combout\ = ( \Div1|auto_generated|divider|divider|op_11~57_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_11~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_10~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_10~57_sumout\))) # (\Div1|auto_generated|divider|divider|op_10~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[515]~474_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_11~57_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_11~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_10~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_10~57_sumout\))) # (\Div1|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[515]~474_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[515]~474_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_10~57_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_11~57_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[581]~475_combout\);

\Div1|auto_generated|divider|divider|StageOut[547]~518\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[547]~518_combout\ = (!\Div1|auto_generated|divider|divider|op_10~1_sumout\ & \Div1|auto_generated|divider|divider|op_10~61_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_10~61_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[547]~518_combout\);

\Div1|auto_generated|divider|divider|StageOut[547]~519\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[547]~519_combout\ = (\Div1|auto_generated|divider|divider|op_10~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_9~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_9~61_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_9~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[481]~499_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[481]~499_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_9~61_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[547]~519_combout\);

\Div1|auto_generated|divider|divider|StageOut[579]~523\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[579]~523_combout\ = ( \Div1|auto_generated|divider|divider|op_11~65_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_11~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_10~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_10~65_sumout\))) # (\Div1|auto_generated|divider|divider|op_10~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[513]~522_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_11~65_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_11~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_10~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_10~65_sumout\))) # (\Div1|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[513]~522_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[513]~522_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_10~65_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_11~65_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[579]~523_combout\);

\Div1|auto_generated|divider|divider|StageOut[545]~563\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[545]~563_combout\ = (!\Div1|auto_generated|divider|divider|op_10~1_sumout\ & \Div1|auto_generated|divider|divider|op_10~69_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_10~69_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[545]~563_combout\);

\Div1|auto_generated|divider|divider|StageOut[545]~564\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[545]~564_combout\ = (\Div1|auto_generated|divider|divider|op_10~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_9~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_9~69_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_9~1_sumout\ & (average(15)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_average(15),
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_9~69_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[545]~564_combout\);

\Div1|auto_generated|divider|divider|StageOut[577]~565\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[577]~565_combout\ = ( \Div1|auto_generated|divider|divider|op_11~73_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_11~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_10~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_10~73_sumout\))) # (\Div1|auto_generated|divider|divider|op_10~1_sumout\ & (average(14)))) ) ) # ( !\Div1|auto_generated|divider|divider|op_11~73_sumout\ & ( (\Div1|auto_generated|divider|divider|op_11~1_sumout\ & 
-- ((!\Div1|auto_generated|divider|divider|op_10~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_10~73_sumout\))) # (\Div1|auto_generated|divider|divider|op_10~1_sumout\ & (average(14))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_average(14),
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_10~73_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_11~73_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[577]~565_combout\);

\Div1|auto_generated|divider|divider|op_12~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_12~5_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_11~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_11~5_sumout\)))) # (\Div1|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[561]~41_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[561]~12_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_12~10\ ))
-- \Div1|auto_generated|divider|divider|op_12~6\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_11~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_11~5_sumout\)))) # (\Div1|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[561]~41_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[561]~12_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_12~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[561]~12_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_11~5_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[561]~41_combout\,
	cin => \Div1|auto_generated|divider|divider|op_12~10\,
	sumout => \Div1|auto_generated|divider|divider|op_12~5_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_12~6\);

\Div1|auto_generated|divider|divider|op_12~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_12~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_12~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|op_12~6\,
	sumout => \Div1|auto_generated|divider|divider|op_12~1_sumout\);

\Div0|auto_generated|divider|divider|StageOut[82]~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[82]~48_combout\ = (!\Div0|auto_generated|divider|divider|op_9~1_sumout\ & \Div0|auto_generated|divider|divider|op_9~17_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_9~17_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[82]~48_combout\);

\Div0|auto_generated|divider|divider|StageOut[82]~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[82]~51_combout\ = (\Div0|auto_generated|divider|divider|op_9~1_sumout\ & \Div0|auto_generated|divider|divider|StageOut[76]~50_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[76]~50_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[82]~51_combout\);

\Div0|auto_generated|divider|divider|StageOut[81]~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[81]~46_combout\ = (!\Div0|auto_generated|divider|divider|op_9~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_9~13_sumout\))) # (\Div0|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[75]~45_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[75]~45_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[81]~46_combout\);

\Div0|auto_generated|divider|divider|StageOut[80]~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[80]~41_combout\ = (!\Div0|auto_generated|divider|divider|op_9~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_9~9_sumout\))) # (\Div0|auto_generated|divider|divider|op_9~1_sumout\ & (average(14)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_average(14),
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[80]~41_combout\);

\Div0|auto_generated|divider|divider|op_11~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_11~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div0|auto_generated|divider|divider|op_11~26_cout\);

\Div0|auto_generated|divider|divider|op_11~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_11~9_sumout\ = SUM(( average(12) ) + ( last_index(0) ) + ( \Div0|auto_generated|divider|divider|op_11~26_cout\ ))
-- \Div0|auto_generated|divider|divider|op_11~10\ = CARRY(( average(12) ) + ( last_index(0) ) + ( \Div0|auto_generated|divider|divider|op_11~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_average(12),
	dataf => ALT_INV_last_index(0),
	cin => \Div0|auto_generated|divider|divider|op_11~26_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_11~9_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_11~10\);

\Div0|auto_generated|divider|divider|op_11~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_11~13_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_10~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_10~9_sumout\))) # (\Div0|auto_generated|divider|divider|op_10~1_sumout\ & (average(13))) ) + ( 
-- !last_index(0) $ (last_index(1)) ) + ( \Div0|auto_generated|divider|divider|op_11~10\ ))
-- \Div0|auto_generated|divider|divider|op_11~14\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_10~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_10~9_sumout\))) # (\Div0|auto_generated|divider|divider|op_10~1_sumout\ & (average(13))) ) + ( 
-- !last_index(0) $ (last_index(1)) ) + ( \Div0|auto_generated|divider|divider|op_11~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011111111000000000000000000000001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datab => ALT_INV_average(13),
	datac => ALT_INV_last_index(0),
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\,
	dataf => ALT_INV_last_index(1),
	cin => \Div0|auto_generated|divider|divider|op_11~10\,
	sumout => \Div0|auto_generated|divider|divider|op_11~13_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_11~14\);

\Div0|auto_generated|divider|divider|op_11~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_11~17_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_10~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_10~13_sumout\))) # (\Div0|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[80]~41_combout\)) ) + ( !\Add2~1_combout\ ) + ( \Div0|auto_generated|divider|divider|op_11~14\ ))
-- \Div0|auto_generated|divider|divider|op_11~18\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_10~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_10~13_sumout\))) # (\Div0|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[80]~41_combout\)) ) + ( !\Add2~1_combout\ ) + ( \Div0|auto_generated|divider|divider|op_11~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[80]~41_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\,
	dataf => \ALT_INV_Add2~1_combout\,
	cin => \Div0|auto_generated|divider|divider|op_11~14\,
	sumout => \Div0|auto_generated|divider|divider|op_11~17_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_11~18\);

\Div0|auto_generated|divider|divider|op_11~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_11~21_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_10~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_10~17_sumout\))) # (\Div0|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[81]~46_combout\)) ) + ( !\Add2~2_combout\ ) + ( \Div0|auto_generated|divider|divider|op_11~18\ ))
-- \Div0|auto_generated|divider|divider|op_11~22\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_10~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_10~17_sumout\))) # (\Div0|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[81]~46_combout\)) ) + ( !\Add2~2_combout\ ) + ( \Div0|auto_generated|divider|divider|op_11~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[81]~46_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\,
	dataf => \ALT_INV_Add2~2_combout\,
	cin => \Div0|auto_generated|divider|divider|op_11~18\,
	sumout => \Div0|auto_generated|divider|divider|op_11~21_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_11~22\);

\Div0|auto_generated|divider|divider|op_11~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_11~6_cout\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_10~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_10~21_sumout\)))) # (\Div0|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[82]~51_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[82]~48_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_11~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[82]~48_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_10~21_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[82]~51_combout\,
	cin => \Div0|auto_generated|divider|divider|op_11~22\,
	cout => \Div0|auto_generated|divider|divider|op_11~6_cout\);

\Div0|auto_generated|divider|divider|op_11~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_11~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_11~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|op_11~6_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_11~1_sumout\);

\average~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \average~12_combout\ = (!\state~q\ & ((!\Div0|auto_generated|divider|divider|op_11~1_sumout\))) # (\state~q\ & (!\Div1|auto_generated|divider|divider|op_12~1_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110010011100100111001001110010011100100111001001110010011100100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_state~q\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	combout => \average~12_combout\);

\average[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_NEW~input_o\,
	d => \average~12_combout\,
	ena => \RESETN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => average(12));

\Div1|auto_generated|divider|divider|op_12~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_12~81_sumout\ = SUM(( average(12) ) + ( VCC ) + ( !VCC ))
-- \Div1|auto_generated|divider|divider|op_12~82\ = CARRY(( average(12) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_average(12),
	cin => GND,
	sumout => \Div1|auto_generated|divider|divider|op_12~81_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_12~82\);

\Div1|auto_generated|divider|divider|op_12~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_12~77_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_11~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_11~77_sumout\))) # (\Div1|auto_generated|divider|divider|op_11~1_sumout\ & (average(13))) ) + 
-- ( VCC ) + ( \Div1|auto_generated|divider|divider|op_12~82\ ))
-- \Div1|auto_generated|divider|divider|op_12~78\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_11~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_11~77_sumout\))) # (\Div1|auto_generated|divider|divider|op_11~1_sumout\ & (average(13))) ) + ( VCC 
-- ) + ( \Div1|auto_generated|divider|divider|op_12~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_average(13),
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_11~77_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_12~82\,
	sumout => \Div1|auto_generated|divider|divider|op_12~77_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_12~78\);

\Div1|auto_generated|divider|divider|op_12~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_12~73_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[577]~565_combout\ ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_12~78\ ))
-- \Div1|auto_generated|divider|divider|op_12~74\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[577]~565_combout\ ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_12~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[577]~565_combout\,
	cin => \Div1|auto_generated|divider|divider|op_12~78\,
	sumout => \Div1|auto_generated|divider|divider|op_12~73_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_12~74\);

\Div1|auto_generated|divider|divider|op_12~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_12~69_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_11~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_11~69_sumout\)))) # (\Div1|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[545]~564_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[545]~563_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_12~74\ ))
-- \Div1|auto_generated|divider|divider|op_12~70\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_11~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_11~69_sumout\)))) # (\Div1|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[545]~564_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[545]~563_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_12~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[545]~563_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_11~69_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[545]~564_combout\,
	cin => \Div1|auto_generated|divider|divider|op_12~74\,
	sumout => \Div1|auto_generated|divider|divider|op_12~69_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_12~70\);

\Div1|auto_generated|divider|divider|op_12~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_12~65_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[579]~523_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_12~70\ ))
-- \Div1|auto_generated|divider|divider|op_12~66\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[579]~523_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_12~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[579]~523_combout\,
	cin => \Div1|auto_generated|divider|divider|op_12~70\,
	sumout => \Div1|auto_generated|divider|divider|op_12~65_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_12~66\);

\Div1|auto_generated|divider|divider|op_12~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_12~61_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_11~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_11~61_sumout\)))) # (\Div1|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[547]~519_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[547]~518_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_12~66\ ))
-- \Div1|auto_generated|divider|divider|op_12~62\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_11~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_11~61_sumout\)))) # (\Div1|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[547]~519_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[547]~518_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_12~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[547]~518_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_11~61_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[547]~519_combout\,
	cin => \Div1|auto_generated|divider|divider|op_12~66\,
	sumout => \Div1|auto_generated|divider|divider|op_12~61_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_12~62\);

\Div1|auto_generated|divider|divider|op_12~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_12~57_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[581]~475_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_12~62\ ))
-- \Div1|auto_generated|divider|divider|op_12~58\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[581]~475_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_12~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[581]~475_combout\,
	cin => \Div1|auto_generated|divider|divider|op_12~62\,
	sumout => \Div1|auto_generated|divider|divider|op_12~57_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_12~58\);

\Div1|auto_generated|divider|divider|op_12~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_12~53_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_11~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_11~53_sumout\)))) # (\Div1|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[549]~468_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[549]~467_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_12~58\ ))
-- \Div1|auto_generated|divider|divider|op_12~54\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_11~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_11~53_sumout\)))) # (\Div1|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[549]~468_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[549]~467_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_12~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[549]~467_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_11~53_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[549]~468_combout\,
	cin => \Div1|auto_generated|divider|divider|op_12~58\,
	sumout => \Div1|auto_generated|divider|divider|op_12~53_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_12~54\);

\Div1|auto_generated|divider|divider|op_12~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_12~49_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[583]~421_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_12~54\ ))
-- \Div1|auto_generated|divider|divider|op_12~50\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[583]~421_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_12~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[583]~421_combout\,
	cin => \Div1|auto_generated|divider|divider|op_12~54\,
	sumout => \Div1|auto_generated|divider|divider|op_12~49_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_12~50\);

\Div1|auto_generated|divider|divider|op_12~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_12~45_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_11~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_11~45_sumout\)))) # (\Div1|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[551]~411_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[551]~410_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_12~50\ ))
-- \Div1|auto_generated|divider|divider|op_12~46\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_11~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_11~45_sumout\)))) # (\Div1|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[551]~411_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[551]~410_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_12~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[551]~410_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_11~45_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[551]~411_combout\,
	cin => \Div1|auto_generated|divider|divider|op_12~50\,
	sumout => \Div1|auto_generated|divider|divider|op_12~45_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_12~46\);

\Div1|auto_generated|divider|divider|op_12~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_12~41_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[585]~361_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_12~46\ ))
-- \Div1|auto_generated|divider|divider|op_12~42\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[585]~361_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_12~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[585]~361_combout\,
	cin => \Div1|auto_generated|divider|divider|op_12~46\,
	sumout => \Div1|auto_generated|divider|divider|op_12~41_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_12~42\);

\Div1|auto_generated|divider|divider|op_12~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_12~37_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_11~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_11~37_sumout\)))) # (\Div1|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[553]~348_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[553]~347_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_12~42\ ))
-- \Div1|auto_generated|divider|divider|op_12~38\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_11~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_11~37_sumout\)))) # (\Div1|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[553]~348_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[553]~347_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_12~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[553]~347_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_11~37_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[553]~348_combout\,
	cin => \Div1|auto_generated|divider|divider|op_12~42\,
	sumout => \Div1|auto_generated|divider|divider|op_12~37_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_12~38\);

\Div1|auto_generated|divider|divider|op_12~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_12~33_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[587]~297_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_12~38\ ))
-- \Div1|auto_generated|divider|divider|op_12~34\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[587]~297_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_12~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[587]~297_combout\,
	cin => \Div1|auto_generated|divider|divider|op_12~38\,
	sumout => \Div1|auto_generated|divider|divider|op_12~33_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_12~34\);

\Div1|auto_generated|divider|divider|op_12~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_12~29_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_11~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_11~29_sumout\)))) # (\Div1|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[555]~279_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[555]~278_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_12~34\ ))
-- \Div1|auto_generated|divider|divider|op_12~30\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_11~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_11~29_sumout\)))) # (\Div1|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[555]~279_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[555]~278_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_12~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[555]~278_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_11~29_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[555]~279_combout\,
	cin => \Div1|auto_generated|divider|divider|op_12~34\,
	sumout => \Div1|auto_generated|divider|divider|op_12~29_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_12~30\);

\Div1|auto_generated|divider|divider|op_12~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_12~25_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[589]~225_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_12~30\ ))
-- \Div1|auto_generated|divider|divider|op_12~26\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[589]~225_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_12~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[589]~225_combout\,
	cin => \Div1|auto_generated|divider|divider|op_12~30\,
	sumout => \Div1|auto_generated|divider|divider|op_12~25_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_12~26\);

\Div1|auto_generated|divider|divider|op_12~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_12~21_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_11~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_11~21_sumout\)))) # (\Div1|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[557]~204_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[557]~203_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_12~26\ ))
-- \Div1|auto_generated|divider|divider|op_12~22\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_11~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_11~21_sumout\)))) # (\Div1|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[557]~204_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[557]~203_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_12~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[557]~203_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_11~21_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[557]~204_combout\,
	cin => \Div1|auto_generated|divider|divider|op_12~26\,
	sumout => \Div1|auto_generated|divider|divider|op_12~21_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_12~22\);

\Div1|auto_generated|divider|divider|op_12~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_12~17_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[591]~147_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_12~22\ ))
-- \Div1|auto_generated|divider|divider|op_12~18\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[591]~147_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_12~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[591]~147_combout\,
	cin => \Div1|auto_generated|divider|divider|op_12~22\,
	sumout => \Div1|auto_generated|divider|divider|op_12~17_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_12~18\);

\Div1|auto_generated|divider|divider|op_12~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_12~13_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_11~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_11~13_sumout\)))) # (\Div1|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[559]~123_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[559]~122_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_12~18\ ))
-- \Div1|auto_generated|divider|divider|op_12~14\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_11~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_11~13_sumout\)))) # (\Div1|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[559]~123_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[559]~122_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_12~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[559]~122_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_11~13_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[559]~123_combout\,
	cin => \Div1|auto_generated|divider|divider|op_12~18\,
	sumout => \Div1|auto_generated|divider|divider|op_12~13_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_12~14\);

\Div1|auto_generated|divider|divider|op_12~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_12~9_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[593]~65_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_12~14\ ))
-- \Div1|auto_generated|divider|divider|op_12~10\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[593]~65_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_12~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[593]~65_combout\,
	cin => \Div1|auto_generated|divider|divider|op_12~14\,
	sumout => \Div1|auto_generated|divider|divider|op_12~9_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_12~10\);

\Div1|auto_generated|divider|divider|StageOut[627]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[627]~10_combout\ = (\Div1|auto_generated|divider|divider|op_12~5_sumout\ & !\Div1|auto_generated|divider|divider|op_12~1_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_12~5_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[627]~10_combout\);

\Div1|auto_generated|divider|divider|StageOut[594]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[594]~11_combout\ = (!\Div1|auto_generated|divider|divider|op_11~1_sumout\ & \Div1|auto_generated|divider|divider|op_11~5_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_11~5_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[594]~11_combout\);

\Div1|auto_generated|divider|divider|StageOut[594]~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[594]~42_combout\ = (\Div1|auto_generated|divider|divider|op_11~1_sumout\ & ((\Div1|auto_generated|divider|divider|StageOut[561]~41_combout\) # (\Div1|auto_generated|divider|divider|StageOut[561]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001100010011000100110001001100010011000100110001001100010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[561]~12_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[561]~41_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[594]~42_combout\);

\Div1|auto_generated|divider|divider|StageOut[593]~82\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[593]~82_combout\ = (!\Div1|auto_generated|divider|divider|op_11~1_sumout\ & \Div1|auto_generated|divider|divider|op_11~9_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_11~9_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[593]~82_combout\);

\Div1|auto_generated|divider|divider|StageOut[593]~83\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[593]~83_combout\ = (\Div1|auto_generated|divider|divider|op_11~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_10~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_10~9_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_10~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[527]~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[527]~64_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[593]~83_combout\);

\Div1|auto_generated|divider|divider|StageOut[625]~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[625]~105_combout\ = ( \Div1|auto_generated|divider|divider|op_12~13_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_12~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_11~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_11~13_sumout\))) # (\Div1|auto_generated|divider|divider|op_11~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[559]~104_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_12~13_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_12~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_11~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_11~13_sumout\))) # (\Div1|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[559]~104_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[559]~104_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_11~13_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_12~13_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[625]~105_combout\);

\Div1|auto_generated|divider|divider|StageOut[591]~164\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[591]~164_combout\ = (!\Div1|auto_generated|divider|divider|op_11~1_sumout\ & \Div1|auto_generated|divider|divider|op_11~17_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_11~17_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[591]~164_combout\);

\Div1|auto_generated|divider|divider|StageOut[591]~165\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[591]~165_combout\ = (\Div1|auto_generated|divider|divider|op_11~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_10~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_10~17_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_10~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[525]~146_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[525]~146_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[591]~165_combout\);

\Div1|auto_generated|divider|divider|StageOut[623]~186\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[623]~186_combout\ = ( \Div1|auto_generated|divider|divider|op_12~21_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_12~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_11~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_11~21_sumout\))) # (\Div1|auto_generated|divider|divider|op_11~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[557]~185_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_12~21_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_12~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_11~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_11~21_sumout\))) # (\Div1|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[557]~185_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[557]~185_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_11~21_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_12~21_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[623]~186_combout\);

\Div1|auto_generated|divider|divider|StageOut[589]~242\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[589]~242_combout\ = (!\Div1|auto_generated|divider|divider|op_11~1_sumout\ & \Div1|auto_generated|divider|divider|op_11~25_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_11~25_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[589]~242_combout\);

\Div1|auto_generated|divider|divider|StageOut[589]~243\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[589]~243_combout\ = (\Div1|auto_generated|divider|divider|op_11~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_10~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_10~25_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_10~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[523]~224_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[523]~224_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_10~25_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[589]~243_combout\);

\Div1|auto_generated|divider|divider|StageOut[621]~261\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[621]~261_combout\ = ( \Div1|auto_generated|divider|divider|op_12~29_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_12~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_11~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_11~29_sumout\))) # (\Div1|auto_generated|divider|divider|op_11~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[555]~260_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_12~29_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_12~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_11~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_11~29_sumout\))) # (\Div1|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[555]~260_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[555]~260_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_11~29_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_12~29_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[621]~261_combout\);

\Div1|auto_generated|divider|divider|StageOut[587]~314\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[587]~314_combout\ = (!\Div1|auto_generated|divider|divider|op_11~1_sumout\ & \Div1|auto_generated|divider|divider|op_11~33_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_11~33_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[587]~314_combout\);

\Div1|auto_generated|divider|divider|StageOut[587]~315\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[587]~315_combout\ = (\Div1|auto_generated|divider|divider|op_11~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_10~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_10~33_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_10~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[521]~296_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[521]~296_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_10~33_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[587]~315_combout\);

\Div1|auto_generated|divider|divider|StageOut[619]~330\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[619]~330_combout\ = ( \Div1|auto_generated|divider|divider|op_12~37_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_12~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_11~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_11~37_sumout\))) # (\Div1|auto_generated|divider|divider|op_11~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[553]~329_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_12~37_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_12~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_11~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_11~37_sumout\))) # (\Div1|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[553]~329_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[553]~329_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_11~37_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_12~37_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[619]~330_combout\);

\Div1|auto_generated|divider|divider|StageOut[585]~378\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[585]~378_combout\ = (!\Div1|auto_generated|divider|divider|op_11~1_sumout\ & \Div1|auto_generated|divider|divider|op_11~41_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_11~41_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[585]~378_combout\);

\Div1|auto_generated|divider|divider|StageOut[585]~379\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[585]~379_combout\ = (\Div1|auto_generated|divider|divider|op_11~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_10~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_10~41_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_10~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[519]~360_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[519]~360_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_10~41_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[585]~379_combout\);

\Div1|auto_generated|divider|divider|StageOut[617]~393\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[617]~393_combout\ = ( \Div1|auto_generated|divider|divider|op_12~45_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_12~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_11~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_11~45_sumout\))) # (\Div1|auto_generated|divider|divider|op_11~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[551]~392_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_12~45_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_12~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_11~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_11~45_sumout\))) # (\Div1|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[551]~392_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[551]~392_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_11~45_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_12~45_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[617]~393_combout\);

\Div1|auto_generated|divider|divider|StageOut[583]~438\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[583]~438_combout\ = (!\Div1|auto_generated|divider|divider|op_11~1_sumout\ & \Div1|auto_generated|divider|divider|op_11~49_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_11~49_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[583]~438_combout\);

\Div1|auto_generated|divider|divider|StageOut[583]~439\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[583]~439_combout\ = (\Div1|auto_generated|divider|divider|op_11~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_10~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_10~49_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_10~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[517]~420_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[517]~420_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_10~49_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[583]~439_combout\);

\Div1|auto_generated|divider|divider|StageOut[615]~450\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[615]~450_combout\ = ( \Div1|auto_generated|divider|divider|op_12~53_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_12~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_11~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_11~53_sumout\))) # (\Div1|auto_generated|divider|divider|op_11~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[549]~449_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_12~53_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_12~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_11~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_11~53_sumout\))) # (\Div1|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[549]~449_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[549]~449_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_11~53_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_12~53_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[615]~450_combout\);

\Div1|auto_generated|divider|divider|StageOut[581]~492\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[581]~492_combout\ = (!\Div1|auto_generated|divider|divider|op_11~1_sumout\ & \Div1|auto_generated|divider|divider|op_11~57_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_11~57_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[581]~492_combout\);

\Div1|auto_generated|divider|divider|StageOut[581]~493\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[581]~493_combout\ = (\Div1|auto_generated|divider|divider|op_11~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_10~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_10~57_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_10~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[515]~474_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[515]~474_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_10~57_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[581]~493_combout\);

\Div1|auto_generated|divider|divider|StageOut[613]~501\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[613]~501_combout\ = ( \Div1|auto_generated|divider|divider|op_12~61_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_12~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_11~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_11~61_sumout\))) # (\Div1|auto_generated|divider|divider|op_11~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[547]~500_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_12~61_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_12~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_11~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_11~61_sumout\))) # (\Div1|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[547]~500_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[547]~500_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_11~61_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_12~61_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[613]~501_combout\);

\Div1|auto_generated|divider|divider|StageOut[579]~540\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[579]~540_combout\ = (!\Div1|auto_generated|divider|divider|op_11~1_sumout\ & \Div1|auto_generated|divider|divider|op_11~65_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_11~65_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[579]~540_combout\);

\Div1|auto_generated|divider|divider|StageOut[579]~541\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[579]~541_combout\ = (\Div1|auto_generated|divider|divider|op_11~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_10~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_10~65_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_10~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[513]~522_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[513]~522_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_10~65_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[579]~541_combout\);

\Div1|auto_generated|divider|divider|StageOut[611]~546\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[611]~546_combout\ = ( \Div1|auto_generated|divider|divider|op_12~69_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_12~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_11~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_11~69_sumout\))) # (\Div1|auto_generated|divider|divider|op_11~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[545]~545_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_12~69_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_12~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_11~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_11~69_sumout\))) # (\Div1|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[545]~545_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[545]~545_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_11~69_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_12~69_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[611]~546_combout\);

\Div1|auto_generated|divider|divider|StageOut[577]~582\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[577]~582_combout\ = (!\Div1|auto_generated|divider|divider|op_11~1_sumout\ & \Div1|auto_generated|divider|divider|op_11~73_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_11~73_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[577]~582_combout\);

\Div1|auto_generated|divider|divider|StageOut[577]~583\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[577]~583_combout\ = (\Div1|auto_generated|divider|divider|op_11~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_10~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_10~73_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_10~1_sumout\ & (average(14)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_average(14),
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_10~73_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[577]~583_combout\);

\Div1|auto_generated|divider|divider|StageOut[609]~585\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[609]~585_combout\ = ( \Div1|auto_generated|divider|divider|op_12~77_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_12~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_11~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_11~77_sumout\))) # (\Div1|auto_generated|divider|divider|op_11~1_sumout\ & (average(13)))) ) ) # ( !\Div1|auto_generated|divider|divider|op_12~77_sumout\ & ( (\Div1|auto_generated|divider|divider|op_12~1_sumout\ & 
-- ((!\Div1|auto_generated|divider|divider|op_11~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_11~77_sumout\))) # (\Div1|auto_generated|divider|divider|op_11~1_sumout\ & (average(13))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_average(13),
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_11~77_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_12~77_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[609]~585_combout\);

\Div0|auto_generated|divider|divider|StageOut[87]~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[87]~44_combout\ = (!\Div0|auto_generated|divider|divider|op_10~1_sumout\ & \Div0|auto_generated|divider|divider|op_10~17_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[87]~44_combout\);

\Div0|auto_generated|divider|divider|StageOut[87]~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[87]~47_combout\ = (\Div0|auto_generated|divider|divider|op_10~1_sumout\ & \Div0|auto_generated|divider|divider|StageOut[81]~46_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[81]~46_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[87]~47_combout\);

\Div0|auto_generated|divider|divider|StageOut[86]~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[86]~42_combout\ = (!\Div0|auto_generated|divider|divider|op_10~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_10~13_sumout\))) # (\Div0|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[80]~41_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[80]~41_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[86]~42_combout\);

\Div0|auto_generated|divider|divider|StageOut[85]~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[85]~37_combout\ = (!\Div0|auto_generated|divider|divider|op_10~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_10~9_sumout\))) # (\Div0|auto_generated|divider|divider|op_10~1_sumout\ & (average(13)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_average(13),
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[85]~37_combout\);

\Div0|auto_generated|divider|divider|op_12~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_12~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div0|auto_generated|divider|divider|op_12~26_cout\);

\Div0|auto_generated|divider|divider|op_12~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_12~9_sumout\ = SUM(( average(11) ) + ( last_index(0) ) + ( \Div0|auto_generated|divider|divider|op_12~26_cout\ ))
-- \Div0|auto_generated|divider|divider|op_12~10\ = CARRY(( average(11) ) + ( last_index(0) ) + ( \Div0|auto_generated|divider|divider|op_12~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_average(11),
	dataf => ALT_INV_last_index(0),
	cin => \Div0|auto_generated|divider|divider|op_12~26_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_12~9_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_12~10\);

\Div0|auto_generated|divider|divider|op_12~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_12~13_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_11~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_11~9_sumout\))) # (\Div0|auto_generated|divider|divider|op_11~1_sumout\ & (average(12))) ) + ( 
-- !last_index(0) $ (last_index(1)) ) + ( \Div0|auto_generated|divider|divider|op_12~10\ ))
-- \Div0|auto_generated|divider|divider|op_12~14\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_11~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_11~9_sumout\))) # (\Div0|auto_generated|divider|divider|op_11~1_sumout\ & (average(12))) ) + ( 
-- !last_index(0) $ (last_index(1)) ) + ( \Div0|auto_generated|divider|divider|op_12~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011111111000000000000000000000001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datab => ALT_INV_average(12),
	datac => ALT_INV_last_index(0),
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_11~9_sumout\,
	dataf => ALT_INV_last_index(1),
	cin => \Div0|auto_generated|divider|divider|op_12~10\,
	sumout => \Div0|auto_generated|divider|divider|op_12~13_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_12~14\);

\Div0|auto_generated|divider|divider|op_12~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_12~17_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_11~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_11~13_sumout\))) # (\Div0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[85]~37_combout\)) ) + ( !\Add2~1_combout\ ) + ( \Div0|auto_generated|divider|divider|op_12~14\ ))
-- \Div0|auto_generated|divider|divider|op_12~18\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_11~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_11~13_sumout\))) # (\Div0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[85]~37_combout\)) ) + ( !\Add2~1_combout\ ) + ( \Div0|auto_generated|divider|divider|op_12~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[85]~37_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_11~13_sumout\,
	dataf => \ALT_INV_Add2~1_combout\,
	cin => \Div0|auto_generated|divider|divider|op_12~14\,
	sumout => \Div0|auto_generated|divider|divider|op_12~17_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_12~18\);

\Div0|auto_generated|divider|divider|op_12~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_12~21_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_11~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_11~17_sumout\))) # (\Div0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[86]~42_combout\)) ) + ( !\Add2~2_combout\ ) + ( \Div0|auto_generated|divider|divider|op_12~18\ ))
-- \Div0|auto_generated|divider|divider|op_12~22\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_11~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_11~17_sumout\))) # (\Div0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[86]~42_combout\)) ) + ( !\Add2~2_combout\ ) + ( \Div0|auto_generated|divider|divider|op_12~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[86]~42_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_11~17_sumout\,
	dataf => \ALT_INV_Add2~2_combout\,
	cin => \Div0|auto_generated|divider|divider|op_12~18\,
	sumout => \Div0|auto_generated|divider|divider|op_12~21_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_12~22\);

\Div0|auto_generated|divider|divider|op_12~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_12~6_cout\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_11~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_11~21_sumout\)))) # (\Div0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[87]~47_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[87]~44_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_12~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[87]~44_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_11~21_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[87]~47_combout\,
	cin => \Div0|auto_generated|divider|divider|op_12~22\,
	cout => \Div0|auto_generated|divider|divider|op_12~6_cout\);

\Div0|auto_generated|divider|divider|op_12~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_12~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_12~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|op_12~6_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_12~1_sumout\);

\average~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \average~11_combout\ = (!\state~q\ & ((!\Div0|auto_generated|divider|divider|op_12~1_sumout\))) # (\state~q\ & (!\Div1|auto_generated|divider|divider|op_14~1_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110010011100100111001001110010011100100111001001110010011100100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_state~q\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \average~11_combout\);

\average[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_NEW~input_o\,
	d => \average~11_combout\,
	ena => \RESETN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => average(11));

\Div1|auto_generated|divider|divider|op_14~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_14~85_sumout\ = SUM(( average(11) ) + ( VCC ) + ( !VCC ))
-- \Div1|auto_generated|divider|divider|op_14~86\ = CARRY(( average(11) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_average(11),
	cin => GND,
	sumout => \Div1|auto_generated|divider|divider|op_14~85_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_14~86\);

\Div1|auto_generated|divider|divider|op_14~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_14~81_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_12~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_12~81_sumout\))) # (\Div1|auto_generated|divider|divider|op_12~1_sumout\ & (average(12))) ) + 
-- ( VCC ) + ( \Div1|auto_generated|divider|divider|op_14~86\ ))
-- \Div1|auto_generated|divider|divider|op_14~82\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_12~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_12~81_sumout\))) # (\Div1|auto_generated|divider|divider|op_12~1_sumout\ & (average(12))) ) + ( VCC 
-- ) + ( \Div1|auto_generated|divider|divider|op_14~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_average(12),
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_12~81_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_14~86\,
	sumout => \Div1|auto_generated|divider|divider|op_14~81_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_14~82\);

\Div1|auto_generated|divider|divider|op_14~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_14~77_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[609]~585_combout\ ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_14~82\ ))
-- \Div1|auto_generated|divider|divider|op_14~78\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[609]~585_combout\ ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_14~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[609]~585_combout\,
	cin => \Div1|auto_generated|divider|divider|op_14~82\,
	sumout => \Div1|auto_generated|divider|divider|op_14~77_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_14~78\);

\Div1|auto_generated|divider|divider|op_14~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_14~73_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_12~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_12~73_sumout\)))) # (\Div1|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[577]~583_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[577]~582_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_14~78\ ))
-- \Div1|auto_generated|divider|divider|op_14~74\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_12~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_12~73_sumout\)))) # (\Div1|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[577]~583_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[577]~582_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_14~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[577]~582_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_12~73_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[577]~583_combout\,
	cin => \Div1|auto_generated|divider|divider|op_14~78\,
	sumout => \Div1|auto_generated|divider|divider|op_14~73_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_14~74\);

\Div1|auto_generated|divider|divider|op_14~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_14~69_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[611]~546_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_14~74\ ))
-- \Div1|auto_generated|divider|divider|op_14~70\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[611]~546_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_14~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[611]~546_combout\,
	cin => \Div1|auto_generated|divider|divider|op_14~74\,
	sumout => \Div1|auto_generated|divider|divider|op_14~69_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_14~70\);

\Div1|auto_generated|divider|divider|op_14~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_14~65_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_12~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_12~65_sumout\)))) # (\Div1|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[579]~541_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[579]~540_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_14~70\ ))
-- \Div1|auto_generated|divider|divider|op_14~66\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_12~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_12~65_sumout\)))) # (\Div1|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[579]~541_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[579]~540_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_14~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[579]~540_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_12~65_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[579]~541_combout\,
	cin => \Div1|auto_generated|divider|divider|op_14~70\,
	sumout => \Div1|auto_generated|divider|divider|op_14~65_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_14~66\);

\Div1|auto_generated|divider|divider|op_14~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_14~61_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[613]~501_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_14~66\ ))
-- \Div1|auto_generated|divider|divider|op_14~62\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[613]~501_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_14~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[613]~501_combout\,
	cin => \Div1|auto_generated|divider|divider|op_14~66\,
	sumout => \Div1|auto_generated|divider|divider|op_14~61_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_14~62\);

\Div1|auto_generated|divider|divider|op_14~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_14~57_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_12~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_12~57_sumout\)))) # (\Div1|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[581]~493_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[581]~492_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_14~62\ ))
-- \Div1|auto_generated|divider|divider|op_14~58\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_12~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_12~57_sumout\)))) # (\Div1|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[581]~493_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[581]~492_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_14~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[581]~492_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_12~57_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[581]~493_combout\,
	cin => \Div1|auto_generated|divider|divider|op_14~62\,
	sumout => \Div1|auto_generated|divider|divider|op_14~57_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_14~58\);

\Div1|auto_generated|divider|divider|op_14~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_14~53_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[615]~450_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_14~58\ ))
-- \Div1|auto_generated|divider|divider|op_14~54\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[615]~450_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_14~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[615]~450_combout\,
	cin => \Div1|auto_generated|divider|divider|op_14~58\,
	sumout => \Div1|auto_generated|divider|divider|op_14~53_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_14~54\);

\Div1|auto_generated|divider|divider|op_14~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_14~49_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_12~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_12~49_sumout\)))) # (\Div1|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[583]~439_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[583]~438_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_14~54\ ))
-- \Div1|auto_generated|divider|divider|op_14~50\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_12~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_12~49_sumout\)))) # (\Div1|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[583]~439_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[583]~438_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_14~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[583]~438_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_12~49_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[583]~439_combout\,
	cin => \Div1|auto_generated|divider|divider|op_14~54\,
	sumout => \Div1|auto_generated|divider|divider|op_14~49_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_14~50\);

\Div1|auto_generated|divider|divider|op_14~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_14~45_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[617]~393_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_14~50\ ))
-- \Div1|auto_generated|divider|divider|op_14~46\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[617]~393_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_14~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[617]~393_combout\,
	cin => \Div1|auto_generated|divider|divider|op_14~50\,
	sumout => \Div1|auto_generated|divider|divider|op_14~45_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_14~46\);

\Div1|auto_generated|divider|divider|op_14~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_14~41_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_12~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_12~41_sumout\)))) # (\Div1|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[585]~379_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[585]~378_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_14~46\ ))
-- \Div1|auto_generated|divider|divider|op_14~42\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_12~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_12~41_sumout\)))) # (\Div1|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[585]~379_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[585]~378_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_14~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[585]~378_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_12~41_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[585]~379_combout\,
	cin => \Div1|auto_generated|divider|divider|op_14~46\,
	sumout => \Div1|auto_generated|divider|divider|op_14~41_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_14~42\);

\Div1|auto_generated|divider|divider|op_14~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_14~37_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[619]~330_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_14~42\ ))
-- \Div1|auto_generated|divider|divider|op_14~38\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[619]~330_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_14~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[619]~330_combout\,
	cin => \Div1|auto_generated|divider|divider|op_14~42\,
	sumout => \Div1|auto_generated|divider|divider|op_14~37_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_14~38\);

\Div1|auto_generated|divider|divider|op_14~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_14~33_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_12~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_12~33_sumout\)))) # (\Div1|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[587]~315_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[587]~314_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_14~38\ ))
-- \Div1|auto_generated|divider|divider|op_14~34\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_12~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_12~33_sumout\)))) # (\Div1|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[587]~315_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[587]~314_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_14~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[587]~314_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_12~33_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[587]~315_combout\,
	cin => \Div1|auto_generated|divider|divider|op_14~38\,
	sumout => \Div1|auto_generated|divider|divider|op_14~33_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_14~34\);

\Div1|auto_generated|divider|divider|op_14~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_14~29_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[621]~261_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_14~34\ ))
-- \Div1|auto_generated|divider|divider|op_14~30\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[621]~261_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_14~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[621]~261_combout\,
	cin => \Div1|auto_generated|divider|divider|op_14~34\,
	sumout => \Div1|auto_generated|divider|divider|op_14~29_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_14~30\);

\Div1|auto_generated|divider|divider|op_14~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_14~25_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_12~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_12~25_sumout\)))) # (\Div1|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[589]~243_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[589]~242_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_14~30\ ))
-- \Div1|auto_generated|divider|divider|op_14~26\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_12~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_12~25_sumout\)))) # (\Div1|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[589]~243_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[589]~242_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_14~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[589]~242_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_12~25_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[589]~243_combout\,
	cin => \Div1|auto_generated|divider|divider|op_14~30\,
	sumout => \Div1|auto_generated|divider|divider|op_14~25_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_14~26\);

\Div1|auto_generated|divider|divider|op_14~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_14~21_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[623]~186_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_14~26\ ))
-- \Div1|auto_generated|divider|divider|op_14~22\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[623]~186_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_14~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[623]~186_combout\,
	cin => \Div1|auto_generated|divider|divider|op_14~26\,
	sumout => \Div1|auto_generated|divider|divider|op_14~21_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_14~22\);

\Div1|auto_generated|divider|divider|op_14~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_14~17_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_12~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_12~17_sumout\)))) # (\Div1|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[591]~165_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[591]~164_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_14~22\ ))
-- \Div1|auto_generated|divider|divider|op_14~18\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_12~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_12~17_sumout\)))) # (\Div1|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[591]~165_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[591]~164_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_14~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[591]~164_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_12~17_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[591]~165_combout\,
	cin => \Div1|auto_generated|divider|divider|op_14~22\,
	sumout => \Div1|auto_generated|divider|divider|op_14~17_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_14~18\);

\Div1|auto_generated|divider|divider|op_14~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_14~13_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[625]~105_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_14~18\ ))
-- \Div1|auto_generated|divider|divider|op_14~14\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[625]~105_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_14~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[625]~105_combout\,
	cin => \Div1|auto_generated|divider|divider|op_14~18\,
	sumout => \Div1|auto_generated|divider|divider|op_14~13_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_14~14\);

\Div1|auto_generated|divider|divider|op_14~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_14~9_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_12~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_12~9_sumout\)))) # (\Div1|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[593]~83_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[593]~82_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_14~14\ ))
-- \Div1|auto_generated|divider|divider|op_14~10\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_12~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_12~9_sumout\)))) # (\Div1|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[593]~83_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[593]~82_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_14~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[593]~82_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_12~9_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[593]~83_combout\,
	cin => \Div1|auto_generated|divider|divider|op_14~14\,
	sumout => \Div1|auto_generated|divider|divider|op_14~9_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_14~10\);

\Div1|auto_generated|divider|divider|op_14~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_14~5_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_12~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_12~5_sumout\)))) # (\Div1|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[594]~42_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[594]~11_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_14~10\ ))
-- \Div1|auto_generated|divider|divider|op_14~6\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_12~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_12~5_sumout\)))) # (\Div1|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[594]~42_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[594]~11_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_14~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[594]~11_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_12~5_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[594]~42_combout\,
	cin => \Div1|auto_generated|divider|divider|op_14~10\,
	sumout => \Div1|auto_generated|divider|divider|op_14~5_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_14~6\);

\Div1|auto_generated|divider|divider|op_14~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_14~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_14~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|op_14~6\,
	sumout => \Div1|auto_generated|divider|divider|op_14~1_sumout\);

\Div1|auto_generated|divider|divider|StageOut[627]~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[627]~43_combout\ = (\Div1|auto_generated|divider|divider|op_12~1_sumout\ & ((\Div1|auto_generated|divider|divider|StageOut[594]~42_combout\) # (\Div1|auto_generated|divider|divider|StageOut[594]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010100010101000101010001010100010101000101010001010100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[594]~11_combout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[594]~42_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[627]~43_combout\);

\Div1|auto_generated|divider|divider|StageOut[659]~66\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[659]~66_combout\ = ( \Div1|auto_generated|divider|divider|op_14~9_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_14~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_12~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_12~9_sumout\))) # (\Div1|auto_generated|divider|divider|op_12~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[593]~65_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_14~9_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_14~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_12~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_12~9_sumout\))) # (\Div1|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[593]~65_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[593]~65_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_12~9_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[659]~66_combout\);

\Div1|auto_generated|divider|divider|StageOut[625]~120\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[625]~120_combout\ = (!\Div1|auto_generated|divider|divider|op_12~1_sumout\ & \Div1|auto_generated|divider|divider|op_12~13_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_12~13_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[625]~120_combout\);

\Div1|auto_generated|divider|divider|StageOut[625]~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[625]~121_combout\ = (\Div1|auto_generated|divider|divider|op_12~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_11~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_11~13_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_11~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[559]~104_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[559]~104_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_11~13_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[625]~121_combout\);

\Div1|auto_generated|divider|divider|StageOut[657]~148\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[657]~148_combout\ = ( \Div1|auto_generated|divider|divider|op_14~17_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_14~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_12~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_12~17_sumout\))) # (\Div1|auto_generated|divider|divider|op_12~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[591]~147_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_14~17_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_14~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_12~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_12~17_sumout\))) # (\Div1|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[591]~147_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[591]~147_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_12~17_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_14~17_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[657]~148_combout\);

\Div1|auto_generated|divider|divider|StageOut[623]~201\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[623]~201_combout\ = (!\Div1|auto_generated|divider|divider|op_12~1_sumout\ & \Div1|auto_generated|divider|divider|op_12~21_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_12~21_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[623]~201_combout\);

\Div1|auto_generated|divider|divider|StageOut[623]~202\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[623]~202_combout\ = (\Div1|auto_generated|divider|divider|op_12~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_11~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_11~21_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_11~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[557]~185_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[557]~185_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_11~21_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[623]~202_combout\);

\Div1|auto_generated|divider|divider|StageOut[655]~226\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[655]~226_combout\ = ( \Div1|auto_generated|divider|divider|op_14~25_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_14~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_12~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_12~25_sumout\))) # (\Div1|auto_generated|divider|divider|op_12~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[589]~225_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_14~25_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_14~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_12~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_12~25_sumout\))) # (\Div1|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[589]~225_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[589]~225_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_12~25_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_14~25_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[655]~226_combout\);

\Div1|auto_generated|divider|divider|StageOut[621]~276\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[621]~276_combout\ = (!\Div1|auto_generated|divider|divider|op_12~1_sumout\ & \Div1|auto_generated|divider|divider|op_12~29_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_12~29_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[621]~276_combout\);

\Div1|auto_generated|divider|divider|StageOut[621]~277\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[621]~277_combout\ = (\Div1|auto_generated|divider|divider|op_12~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_11~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_11~29_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_11~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[555]~260_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[555]~260_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_11~29_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[621]~277_combout\);

\Div1|auto_generated|divider|divider|StageOut[653]~298\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[653]~298_combout\ = ( \Div1|auto_generated|divider|divider|op_14~33_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_14~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_12~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_12~33_sumout\))) # (\Div1|auto_generated|divider|divider|op_12~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[587]~297_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_14~33_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_14~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_12~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_12~33_sumout\))) # (\Div1|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[587]~297_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[587]~297_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_12~33_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_14~33_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[653]~298_combout\);

\Div1|auto_generated|divider|divider|StageOut[619]~345\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[619]~345_combout\ = (!\Div1|auto_generated|divider|divider|op_12~1_sumout\ & \Div1|auto_generated|divider|divider|op_12~37_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_12~37_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[619]~345_combout\);

\Div1|auto_generated|divider|divider|StageOut[619]~346\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[619]~346_combout\ = (\Div1|auto_generated|divider|divider|op_12~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_11~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_11~37_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_11~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[553]~329_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[553]~329_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_11~37_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[619]~346_combout\);

\Div1|auto_generated|divider|divider|StageOut[651]~362\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[651]~362_combout\ = ( \Div1|auto_generated|divider|divider|op_14~41_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_14~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_12~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_12~41_sumout\))) # (\Div1|auto_generated|divider|divider|op_12~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[585]~361_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_14~41_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_14~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_12~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_12~41_sumout\))) # (\Div1|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[585]~361_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[585]~361_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_12~41_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_14~41_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[651]~362_combout\);

\Div1|auto_generated|divider|divider|StageOut[617]~408\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[617]~408_combout\ = (!\Div1|auto_generated|divider|divider|op_12~1_sumout\ & \Div1|auto_generated|divider|divider|op_12~45_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_12~45_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[617]~408_combout\);

\Div1|auto_generated|divider|divider|StageOut[617]~409\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[617]~409_combout\ = (\Div1|auto_generated|divider|divider|op_12~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_11~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_11~45_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_11~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[551]~392_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[551]~392_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_11~45_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[617]~409_combout\);

\Div1|auto_generated|divider|divider|StageOut[649]~422\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[649]~422_combout\ = ( \Div1|auto_generated|divider|divider|op_14~49_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_14~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_12~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_12~49_sumout\))) # (\Div1|auto_generated|divider|divider|op_12~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[583]~421_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_14~49_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_14~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_12~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_12~49_sumout\))) # (\Div1|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[583]~421_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[583]~421_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_12~49_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_14~49_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[649]~422_combout\);

\Div1|auto_generated|divider|divider|StageOut[615]~465\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[615]~465_combout\ = (!\Div1|auto_generated|divider|divider|op_12~1_sumout\ & \Div1|auto_generated|divider|divider|op_12~53_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_12~53_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[615]~465_combout\);

\Div1|auto_generated|divider|divider|StageOut[615]~466\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[615]~466_combout\ = (\Div1|auto_generated|divider|divider|op_12~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_11~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_11~53_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_11~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[549]~449_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[549]~449_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_11~53_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[615]~466_combout\);

\Div1|auto_generated|divider|divider|StageOut[647]~476\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[647]~476_combout\ = ( \Div1|auto_generated|divider|divider|op_14~57_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_14~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_12~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_12~57_sumout\))) # (\Div1|auto_generated|divider|divider|op_12~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[581]~475_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_14~57_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_14~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_12~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_12~57_sumout\))) # (\Div1|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[581]~475_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[581]~475_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_12~57_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_14~57_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[647]~476_combout\);

\Div1|auto_generated|divider|divider|StageOut[613]~516\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[613]~516_combout\ = (!\Div1|auto_generated|divider|divider|op_12~1_sumout\ & \Div1|auto_generated|divider|divider|op_12~61_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_12~61_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[613]~516_combout\);

\Div1|auto_generated|divider|divider|StageOut[613]~517\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[613]~517_combout\ = (\Div1|auto_generated|divider|divider|op_12~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_11~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_11~61_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_11~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[547]~500_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[547]~500_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_11~61_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[613]~517_combout\);

\Div1|auto_generated|divider|divider|StageOut[645]~524\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[645]~524_combout\ = ( \Div1|auto_generated|divider|divider|op_14~65_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_14~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_12~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_12~65_sumout\))) # (\Div1|auto_generated|divider|divider|op_12~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[579]~523_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_14~65_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_14~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_12~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_12~65_sumout\))) # (\Div1|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[579]~523_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[579]~523_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_12~65_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_14~65_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[645]~524_combout\);

\Div1|auto_generated|divider|divider|StageOut[611]~561\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[611]~561_combout\ = (!\Div1|auto_generated|divider|divider|op_12~1_sumout\ & \Div1|auto_generated|divider|divider|op_12~69_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_12~69_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[611]~561_combout\);

\Div1|auto_generated|divider|divider|StageOut[611]~562\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[611]~562_combout\ = (\Div1|auto_generated|divider|divider|op_12~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_11~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_11~69_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_11~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[545]~545_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[545]~545_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_11~69_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[611]~562_combout\);

\Div1|auto_generated|divider|divider|StageOut[643]~566\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[643]~566_combout\ = ( \Div1|auto_generated|divider|divider|op_14~73_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_14~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_12~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_12~73_sumout\))) # (\Div1|auto_generated|divider|divider|op_12~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[577]~565_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_14~73_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_14~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_12~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_12~73_sumout\))) # (\Div1|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[577]~565_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[577]~565_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_12~73_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_14~73_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[643]~566_combout\);

\Div1|auto_generated|divider|divider|StageOut[609]~600\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[609]~600_combout\ = (!\Div1|auto_generated|divider|divider|op_12~1_sumout\ & \Div1|auto_generated|divider|divider|op_12~77_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_12~77_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[609]~600_combout\);

\Div1|auto_generated|divider|divider|StageOut[609]~601\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[609]~601_combout\ = (\Div1|auto_generated|divider|divider|op_12~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_11~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_11~77_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_11~1_sumout\ & (average(13)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_average(13),
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_11~77_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[609]~601_combout\);

\Div1|auto_generated|divider|divider|StageOut[641]~602\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[641]~602_combout\ = ( \Div1|auto_generated|divider|divider|op_14~81_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_14~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_12~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_12~81_sumout\))) # (\Div1|auto_generated|divider|divider|op_12~1_sumout\ & (average(12)))) ) ) # ( !\Div1|auto_generated|divider|divider|op_14~81_sumout\ & ( (\Div1|auto_generated|divider|divider|op_14~1_sumout\ & 
-- ((!\Div1|auto_generated|divider|divider|op_12~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_12~81_sumout\))) # (\Div1|auto_generated|divider|divider|op_12~1_sumout\ & (average(12))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_average(12),
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_12~81_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_14~81_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[641]~602_combout\);

\Div1|auto_generated|divider|divider|op_15~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_15~5_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_14~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_14~5_sumout\)))) # (\Div1|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[627]~43_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[627]~10_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_15~10\ ))
-- \Div1|auto_generated|divider|divider|op_15~6\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_14~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_14~5_sumout\)))) # (\Div1|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[627]~43_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[627]~10_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_15~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[627]~10_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_14~5_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[627]~43_combout\,
	cin => \Div1|auto_generated|divider|divider|op_15~10\,
	sumout => \Div1|auto_generated|divider|divider|op_15~5_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_15~6\);

\Div1|auto_generated|divider|divider|op_15~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_15~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_15~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|op_15~6\,
	sumout => \Div1|auto_generated|divider|divider|op_15~1_sumout\);

\Div0|auto_generated|divider|divider|StageOut[92]~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[92]~40_combout\ = (!\Div0|auto_generated|divider|divider|op_11~1_sumout\ & \Div0|auto_generated|divider|divider|op_11~17_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_11~17_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[92]~40_combout\);

\Div0|auto_generated|divider|divider|StageOut[92]~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[92]~43_combout\ = (\Div0|auto_generated|divider|divider|op_11~1_sumout\ & \Div0|auto_generated|divider|divider|StageOut[86]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[86]~42_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[92]~43_combout\);

\Div0|auto_generated|divider|divider|StageOut[91]~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[91]~38_combout\ = (!\Div0|auto_generated|divider|divider|op_11~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_11~13_sumout\))) # (\Div0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[85]~37_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[85]~37_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_11~13_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[91]~38_combout\);

\Div0|auto_generated|divider|divider|StageOut[90]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[90]~33_combout\ = (!\Div0|auto_generated|divider|divider|op_11~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_11~9_sumout\))) # (\Div0|auto_generated|divider|divider|op_11~1_sumout\ & (average(12)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_average(12),
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_11~9_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[90]~33_combout\);

\Div0|auto_generated|divider|divider|op_14~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_14~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div0|auto_generated|divider|divider|op_14~26_cout\);

\Div0|auto_generated|divider|divider|op_14~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_14~9_sumout\ = SUM(( average(10) ) + ( last_index(0) ) + ( \Div0|auto_generated|divider|divider|op_14~26_cout\ ))
-- \Div0|auto_generated|divider|divider|op_14~10\ = CARRY(( average(10) ) + ( last_index(0) ) + ( \Div0|auto_generated|divider|divider|op_14~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_average(10),
	dataf => ALT_INV_last_index(0),
	cin => \Div0|auto_generated|divider|divider|op_14~26_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_14~9_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_14~10\);

\Div0|auto_generated|divider|divider|op_14~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_14~13_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_12~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_12~9_sumout\))) # (\Div0|auto_generated|divider|divider|op_12~1_sumout\ & (average(11))) ) + ( 
-- !last_index(0) $ (last_index(1)) ) + ( \Div0|auto_generated|divider|divider|op_14~10\ ))
-- \Div0|auto_generated|divider|divider|op_14~14\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_12~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_12~9_sumout\))) # (\Div0|auto_generated|divider|divider|op_12~1_sumout\ & (average(11))) ) + ( 
-- !last_index(0) $ (last_index(1)) ) + ( \Div0|auto_generated|divider|divider|op_14~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011111111000000000000000000000001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datab => ALT_INV_average(11),
	datac => ALT_INV_last_index(0),
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_12~9_sumout\,
	dataf => ALT_INV_last_index(1),
	cin => \Div0|auto_generated|divider|divider|op_14~10\,
	sumout => \Div0|auto_generated|divider|divider|op_14~13_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_14~14\);

\Div0|auto_generated|divider|divider|op_14~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_14~17_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_12~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_12~13_sumout\))) # (\Div0|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[90]~33_combout\)) ) + ( !\Add2~1_combout\ ) + ( \Div0|auto_generated|divider|divider|op_14~14\ ))
-- \Div0|auto_generated|divider|divider|op_14~18\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_12~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_12~13_sumout\))) # (\Div0|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[90]~33_combout\)) ) + ( !\Add2~1_combout\ ) + ( \Div0|auto_generated|divider|divider|op_14~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[90]~33_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_12~13_sumout\,
	dataf => \ALT_INV_Add2~1_combout\,
	cin => \Div0|auto_generated|divider|divider|op_14~14\,
	sumout => \Div0|auto_generated|divider|divider|op_14~17_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_14~18\);

\Div0|auto_generated|divider|divider|op_14~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_14~21_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_12~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_12~17_sumout\))) # (\Div0|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[91]~38_combout\)) ) + ( !\Add2~2_combout\ ) + ( \Div0|auto_generated|divider|divider|op_14~18\ ))
-- \Div0|auto_generated|divider|divider|op_14~22\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_12~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_12~17_sumout\))) # (\Div0|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[91]~38_combout\)) ) + ( !\Add2~2_combout\ ) + ( \Div0|auto_generated|divider|divider|op_14~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[91]~38_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_12~17_sumout\,
	dataf => \ALT_INV_Add2~2_combout\,
	cin => \Div0|auto_generated|divider|divider|op_14~18\,
	sumout => \Div0|auto_generated|divider|divider|op_14~21_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_14~22\);

\Div0|auto_generated|divider|divider|op_14~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_14~6_cout\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_12~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_12~21_sumout\)))) # (\Div0|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[92]~43_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[92]~40_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_14~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[92]~40_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_12~21_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[92]~43_combout\,
	cin => \Div0|auto_generated|divider|divider|op_14~22\,
	cout => \Div0|auto_generated|divider|divider|op_14~6_cout\);

\Div0|auto_generated|divider|divider|op_14~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_14~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_14~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|op_14~6_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_14~1_sumout\);

\average~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \average~10_combout\ = (!\state~q\ & ((!\Div0|auto_generated|divider|divider|op_14~1_sumout\))) # (\state~q\ & (!\Div1|auto_generated|divider|divider|op_15~1_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110010011100100111001001110010011100100111001001110010011100100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_state~q\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \average~10_combout\);

\average[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_NEW~input_o\,
	d => \average~10_combout\,
	ena => \RESETN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => average(10));

\Div1|auto_generated|divider|divider|op_15~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_15~89_sumout\ = SUM(( average(10) ) + ( VCC ) + ( !VCC ))
-- \Div1|auto_generated|divider|divider|op_15~90\ = CARRY(( average(10) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_average(10),
	cin => GND,
	sumout => \Div1|auto_generated|divider|divider|op_15~89_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_15~90\);

\Div1|auto_generated|divider|divider|op_15~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_15~85_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_14~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_14~85_sumout\))) # (\Div1|auto_generated|divider|divider|op_14~1_sumout\ & (average(11))) ) + 
-- ( VCC ) + ( \Div1|auto_generated|divider|divider|op_15~90\ ))
-- \Div1|auto_generated|divider|divider|op_15~86\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_14~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_14~85_sumout\))) # (\Div1|auto_generated|divider|divider|op_14~1_sumout\ & (average(11))) ) + ( VCC 
-- ) + ( \Div1|auto_generated|divider|divider|op_15~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_average(11),
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_14~85_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_15~90\,
	sumout => \Div1|auto_generated|divider|divider|op_15~85_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_15~86\);

\Div1|auto_generated|divider|divider|op_15~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_15~81_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[641]~602_combout\ ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_15~86\ ))
-- \Div1|auto_generated|divider|divider|op_15~82\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[641]~602_combout\ ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_15~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[641]~602_combout\,
	cin => \Div1|auto_generated|divider|divider|op_15~86\,
	sumout => \Div1|auto_generated|divider|divider|op_15~81_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_15~82\);

\Div1|auto_generated|divider|divider|op_15~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_15~77_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_14~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_14~77_sumout\)))) # (\Div1|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[609]~601_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[609]~600_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_15~82\ ))
-- \Div1|auto_generated|divider|divider|op_15~78\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_14~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_14~77_sumout\)))) # (\Div1|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[609]~601_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[609]~600_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_15~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[609]~600_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_14~77_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[609]~601_combout\,
	cin => \Div1|auto_generated|divider|divider|op_15~82\,
	sumout => \Div1|auto_generated|divider|divider|op_15~77_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_15~78\);

\Div1|auto_generated|divider|divider|op_15~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_15~73_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[643]~566_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_15~78\ ))
-- \Div1|auto_generated|divider|divider|op_15~74\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[643]~566_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_15~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[643]~566_combout\,
	cin => \Div1|auto_generated|divider|divider|op_15~78\,
	sumout => \Div1|auto_generated|divider|divider|op_15~73_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_15~74\);

\Div1|auto_generated|divider|divider|op_15~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_15~69_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_14~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_14~69_sumout\)))) # (\Div1|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[611]~562_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[611]~561_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_15~74\ ))
-- \Div1|auto_generated|divider|divider|op_15~70\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_14~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_14~69_sumout\)))) # (\Div1|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[611]~562_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[611]~561_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_15~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[611]~561_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_14~69_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[611]~562_combout\,
	cin => \Div1|auto_generated|divider|divider|op_15~74\,
	sumout => \Div1|auto_generated|divider|divider|op_15~69_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_15~70\);

\Div1|auto_generated|divider|divider|op_15~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_15~65_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[645]~524_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_15~70\ ))
-- \Div1|auto_generated|divider|divider|op_15~66\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[645]~524_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_15~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[645]~524_combout\,
	cin => \Div1|auto_generated|divider|divider|op_15~70\,
	sumout => \Div1|auto_generated|divider|divider|op_15~65_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_15~66\);

\Div1|auto_generated|divider|divider|op_15~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_15~61_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_14~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_14~61_sumout\)))) # (\Div1|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[613]~517_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[613]~516_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_15~66\ ))
-- \Div1|auto_generated|divider|divider|op_15~62\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_14~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_14~61_sumout\)))) # (\Div1|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[613]~517_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[613]~516_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_15~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[613]~516_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_14~61_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[613]~517_combout\,
	cin => \Div1|auto_generated|divider|divider|op_15~66\,
	sumout => \Div1|auto_generated|divider|divider|op_15~61_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_15~62\);

\Div1|auto_generated|divider|divider|op_15~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_15~57_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[647]~476_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_15~62\ ))
-- \Div1|auto_generated|divider|divider|op_15~58\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[647]~476_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_15~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[647]~476_combout\,
	cin => \Div1|auto_generated|divider|divider|op_15~62\,
	sumout => \Div1|auto_generated|divider|divider|op_15~57_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_15~58\);

\Div1|auto_generated|divider|divider|op_15~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_15~53_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_14~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_14~53_sumout\)))) # (\Div1|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[615]~466_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[615]~465_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_15~58\ ))
-- \Div1|auto_generated|divider|divider|op_15~54\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_14~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_14~53_sumout\)))) # (\Div1|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[615]~466_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[615]~465_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_15~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[615]~465_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_14~53_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[615]~466_combout\,
	cin => \Div1|auto_generated|divider|divider|op_15~58\,
	sumout => \Div1|auto_generated|divider|divider|op_15~53_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_15~54\);

\Div1|auto_generated|divider|divider|op_15~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_15~49_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[649]~422_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_15~54\ ))
-- \Div1|auto_generated|divider|divider|op_15~50\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[649]~422_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_15~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[649]~422_combout\,
	cin => \Div1|auto_generated|divider|divider|op_15~54\,
	sumout => \Div1|auto_generated|divider|divider|op_15~49_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_15~50\);

\Div1|auto_generated|divider|divider|op_15~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_15~45_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_14~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_14~45_sumout\)))) # (\Div1|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[617]~409_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[617]~408_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_15~50\ ))
-- \Div1|auto_generated|divider|divider|op_15~46\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_14~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_14~45_sumout\)))) # (\Div1|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[617]~409_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[617]~408_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_15~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[617]~408_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_14~45_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[617]~409_combout\,
	cin => \Div1|auto_generated|divider|divider|op_15~50\,
	sumout => \Div1|auto_generated|divider|divider|op_15~45_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_15~46\);

\Div1|auto_generated|divider|divider|op_15~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_15~41_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[651]~362_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_15~46\ ))
-- \Div1|auto_generated|divider|divider|op_15~42\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[651]~362_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_15~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[651]~362_combout\,
	cin => \Div1|auto_generated|divider|divider|op_15~46\,
	sumout => \Div1|auto_generated|divider|divider|op_15~41_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_15~42\);

\Div1|auto_generated|divider|divider|op_15~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_15~37_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_14~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_14~37_sumout\)))) # (\Div1|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[619]~346_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[619]~345_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_15~42\ ))
-- \Div1|auto_generated|divider|divider|op_15~38\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_14~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_14~37_sumout\)))) # (\Div1|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[619]~346_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[619]~345_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_15~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[619]~345_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_14~37_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[619]~346_combout\,
	cin => \Div1|auto_generated|divider|divider|op_15~42\,
	sumout => \Div1|auto_generated|divider|divider|op_15~37_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_15~38\);

\Div1|auto_generated|divider|divider|op_15~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_15~33_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[653]~298_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_15~38\ ))
-- \Div1|auto_generated|divider|divider|op_15~34\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[653]~298_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_15~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[653]~298_combout\,
	cin => \Div1|auto_generated|divider|divider|op_15~38\,
	sumout => \Div1|auto_generated|divider|divider|op_15~33_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_15~34\);

\Div1|auto_generated|divider|divider|op_15~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_15~29_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_14~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_14~29_sumout\)))) # (\Div1|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[621]~277_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[621]~276_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_15~34\ ))
-- \Div1|auto_generated|divider|divider|op_15~30\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_14~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_14~29_sumout\)))) # (\Div1|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[621]~277_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[621]~276_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_15~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[621]~276_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_14~29_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[621]~277_combout\,
	cin => \Div1|auto_generated|divider|divider|op_15~34\,
	sumout => \Div1|auto_generated|divider|divider|op_15~29_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_15~30\);

\Div1|auto_generated|divider|divider|op_15~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_15~25_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[655]~226_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_15~30\ ))
-- \Div1|auto_generated|divider|divider|op_15~26\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[655]~226_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_15~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[655]~226_combout\,
	cin => \Div1|auto_generated|divider|divider|op_15~30\,
	sumout => \Div1|auto_generated|divider|divider|op_15~25_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_15~26\);

\Div1|auto_generated|divider|divider|op_15~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_15~21_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_14~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_14~21_sumout\)))) # (\Div1|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[623]~202_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[623]~201_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_15~26\ ))
-- \Div1|auto_generated|divider|divider|op_15~22\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_14~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_14~21_sumout\)))) # (\Div1|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[623]~202_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[623]~201_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_15~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[623]~201_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_14~21_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[623]~202_combout\,
	cin => \Div1|auto_generated|divider|divider|op_15~26\,
	sumout => \Div1|auto_generated|divider|divider|op_15~21_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_15~22\);

\Div1|auto_generated|divider|divider|op_15~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_15~17_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[657]~148_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_15~22\ ))
-- \Div1|auto_generated|divider|divider|op_15~18\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[657]~148_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_15~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[657]~148_combout\,
	cin => \Div1|auto_generated|divider|divider|op_15~22\,
	sumout => \Div1|auto_generated|divider|divider|op_15~17_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_15~18\);

\Div1|auto_generated|divider|divider|op_15~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_15~13_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_14~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_14~13_sumout\)))) # (\Div1|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[625]~121_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[625]~120_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_15~18\ ))
-- \Div1|auto_generated|divider|divider|op_15~14\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_14~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_14~13_sumout\)))) # (\Div1|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[625]~121_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[625]~120_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_15~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[625]~120_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[625]~121_combout\,
	cin => \Div1|auto_generated|divider|divider|op_15~18\,
	sumout => \Div1|auto_generated|divider|divider|op_15~13_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_15~14\);

\Div1|auto_generated|divider|divider|op_15~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_15~9_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[659]~66_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_15~14\ ))
-- \Div1|auto_generated|divider|divider|op_15~10\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[659]~66_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_15~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[659]~66_combout\,
	cin => \Div1|auto_generated|divider|divider|op_15~14\,
	sumout => \Div1|auto_generated|divider|divider|op_15~9_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_15~10\);

\Div1|auto_generated|divider|divider|StageOut[693]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[693]~8_combout\ = (\Div1|auto_generated|divider|divider|op_15~5_sumout\ & !\Div1|auto_generated|divider|divider|op_15~1_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_15~5_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[693]~8_combout\);

\Div1|auto_generated|divider|divider|StageOut[660]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[660]~9_combout\ = (!\Div1|auto_generated|divider|divider|op_14~1_sumout\ & \Div1|auto_generated|divider|divider|op_14~5_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_14~5_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[660]~9_combout\);

\Div1|auto_generated|divider|divider|StageOut[660]~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[660]~44_combout\ = (\Div1|auto_generated|divider|divider|op_14~1_sumout\ & ((\Div1|auto_generated|divider|divider|StageOut[627]~43_combout\) # (\Div1|auto_generated|divider|divider|StageOut[627]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001100010011000100110001001100010011000100110001001100010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[627]~10_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[627]~43_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[660]~44_combout\);

\Div1|auto_generated|divider|divider|StageOut[659]~80\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[659]~80_combout\ = (!\Div1|auto_generated|divider|divider|op_14~1_sumout\ & \Div1|auto_generated|divider|divider|op_14~9_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[659]~80_combout\);

\Div1|auto_generated|divider|divider|StageOut[659]~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[659]~81_combout\ = (\Div1|auto_generated|divider|divider|op_14~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_12~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_12~9_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_12~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[593]~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[593]~65_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_12~9_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[659]~81_combout\);

\Div1|auto_generated|divider|divider|StageOut[691]~106\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[691]~106_combout\ = ( \Div1|auto_generated|divider|divider|op_15~13_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_15~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_14~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_14~13_sumout\))) # (\Div1|auto_generated|divider|divider|op_14~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[625]~105_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_15~13_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_15~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_14~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_14~13_sumout\))) # (\Div1|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[625]~105_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[625]~105_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_15~13_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[691]~106_combout\);

\Div1|auto_generated|divider|divider|StageOut[657]~162\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[657]~162_combout\ = (!\Div1|auto_generated|divider|divider|op_14~1_sumout\ & \Div1|auto_generated|divider|divider|op_14~17_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_14~17_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[657]~162_combout\);

\Div1|auto_generated|divider|divider|StageOut[657]~163\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[657]~163_combout\ = (\Div1|auto_generated|divider|divider|op_14~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_12~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_12~17_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_12~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[591]~147_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[591]~147_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_12~17_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[657]~163_combout\);

\Div1|auto_generated|divider|divider|StageOut[689]~187\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[689]~187_combout\ = ( \Div1|auto_generated|divider|divider|op_15~21_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_15~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_14~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_14~21_sumout\))) # (\Div1|auto_generated|divider|divider|op_14~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[623]~186_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_15~21_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_15~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_14~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_14~21_sumout\))) # (\Div1|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[623]~186_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[623]~186_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_14~21_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_15~21_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[689]~187_combout\);

\Div1|auto_generated|divider|divider|StageOut[655]~240\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[655]~240_combout\ = (!\Div1|auto_generated|divider|divider|op_14~1_sumout\ & \Div1|auto_generated|divider|divider|op_14~25_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_14~25_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[655]~240_combout\);

\Div1|auto_generated|divider|divider|StageOut[655]~241\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[655]~241_combout\ = (\Div1|auto_generated|divider|divider|op_14~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_12~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_12~25_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_12~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[589]~225_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[589]~225_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_12~25_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[655]~241_combout\);

\Div1|auto_generated|divider|divider|StageOut[687]~262\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[687]~262_combout\ = ( \Div1|auto_generated|divider|divider|op_15~29_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_15~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_14~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_14~29_sumout\))) # (\Div1|auto_generated|divider|divider|op_14~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[621]~261_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_15~29_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_15~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_14~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_14~29_sumout\))) # (\Div1|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[621]~261_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[621]~261_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_14~29_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_15~29_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[687]~262_combout\);

\Div1|auto_generated|divider|divider|StageOut[653]~312\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[653]~312_combout\ = (!\Div1|auto_generated|divider|divider|op_14~1_sumout\ & \Div1|auto_generated|divider|divider|op_14~33_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_14~33_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[653]~312_combout\);

\Div1|auto_generated|divider|divider|StageOut[653]~313\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[653]~313_combout\ = (\Div1|auto_generated|divider|divider|op_14~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_12~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_12~33_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_12~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[587]~297_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[587]~297_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_12~33_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[653]~313_combout\);

\Div1|auto_generated|divider|divider|StageOut[685]~331\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[685]~331_combout\ = ( \Div1|auto_generated|divider|divider|op_15~37_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_15~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_14~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_14~37_sumout\))) # (\Div1|auto_generated|divider|divider|op_14~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[619]~330_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_15~37_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_15~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_14~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_14~37_sumout\))) # (\Div1|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[619]~330_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[619]~330_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_14~37_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_15~37_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[685]~331_combout\);

\Div1|auto_generated|divider|divider|StageOut[651]~376\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[651]~376_combout\ = (!\Div1|auto_generated|divider|divider|op_14~1_sumout\ & \Div1|auto_generated|divider|divider|op_14~41_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_14~41_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[651]~376_combout\);

\Div1|auto_generated|divider|divider|StageOut[651]~377\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[651]~377_combout\ = (\Div1|auto_generated|divider|divider|op_14~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_12~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_12~41_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_12~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[585]~361_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[585]~361_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_12~41_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[651]~377_combout\);

\Div1|auto_generated|divider|divider|StageOut[683]~394\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[683]~394_combout\ = ( \Div1|auto_generated|divider|divider|op_15~45_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_15~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_14~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_14~45_sumout\))) # (\Div1|auto_generated|divider|divider|op_14~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[617]~393_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_15~45_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_15~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_14~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_14~45_sumout\))) # (\Div1|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[617]~393_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[617]~393_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_14~45_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_15~45_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[683]~394_combout\);

\Div1|auto_generated|divider|divider|StageOut[649]~436\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[649]~436_combout\ = (!\Div1|auto_generated|divider|divider|op_14~1_sumout\ & \Div1|auto_generated|divider|divider|op_14~49_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_14~49_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[649]~436_combout\);

\Div1|auto_generated|divider|divider|StageOut[649]~437\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[649]~437_combout\ = (\Div1|auto_generated|divider|divider|op_14~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_12~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_12~49_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_12~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[583]~421_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[583]~421_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_12~49_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[649]~437_combout\);

\Div1|auto_generated|divider|divider|StageOut[681]~451\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[681]~451_combout\ = ( \Div1|auto_generated|divider|divider|op_15~53_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_15~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_14~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_14~53_sumout\))) # (\Div1|auto_generated|divider|divider|op_14~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[615]~450_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_15~53_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_15~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_14~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_14~53_sumout\))) # (\Div1|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[615]~450_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[615]~450_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_14~53_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_15~53_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[681]~451_combout\);

\Div1|auto_generated|divider|divider|StageOut[647]~490\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[647]~490_combout\ = (!\Div1|auto_generated|divider|divider|op_14~1_sumout\ & \Div1|auto_generated|divider|divider|op_14~57_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_14~57_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[647]~490_combout\);

\Div1|auto_generated|divider|divider|StageOut[647]~491\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[647]~491_combout\ = (\Div1|auto_generated|divider|divider|op_14~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_12~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_12~57_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_12~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[581]~475_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[581]~475_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_12~57_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[647]~491_combout\);

\Div1|auto_generated|divider|divider|StageOut[679]~502\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[679]~502_combout\ = ( \Div1|auto_generated|divider|divider|op_15~61_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_15~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_14~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_14~61_sumout\))) # (\Div1|auto_generated|divider|divider|op_14~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[613]~501_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_15~61_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_15~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_14~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_14~61_sumout\))) # (\Div1|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[613]~501_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[613]~501_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_14~61_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_15~61_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[679]~502_combout\);

\Div1|auto_generated|divider|divider|StageOut[645]~538\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[645]~538_combout\ = (!\Div1|auto_generated|divider|divider|op_14~1_sumout\ & \Div1|auto_generated|divider|divider|op_14~65_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_14~65_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[645]~538_combout\);

\Div1|auto_generated|divider|divider|StageOut[645]~539\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[645]~539_combout\ = (\Div1|auto_generated|divider|divider|op_14~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_12~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_12~65_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_12~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[579]~523_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[579]~523_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_12~65_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[645]~539_combout\);

\Div1|auto_generated|divider|divider|StageOut[677]~547\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[677]~547_combout\ = ( \Div1|auto_generated|divider|divider|op_15~69_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_15~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_14~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_14~69_sumout\))) # (\Div1|auto_generated|divider|divider|op_14~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[611]~546_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_15~69_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_15~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_14~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_14~69_sumout\))) # (\Div1|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[611]~546_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[611]~546_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_14~69_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_15~69_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[677]~547_combout\);

\Div1|auto_generated|divider|divider|StageOut[643]~580\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[643]~580_combout\ = (!\Div1|auto_generated|divider|divider|op_14~1_sumout\ & \Div1|auto_generated|divider|divider|op_14~73_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_14~73_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[643]~580_combout\);

\Div1|auto_generated|divider|divider|StageOut[643]~581\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[643]~581_combout\ = (\Div1|auto_generated|divider|divider|op_14~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_12~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_12~73_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_12~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[577]~565_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[577]~565_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_12~73_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[643]~581_combout\);

\Div1|auto_generated|divider|divider|StageOut[675]~586\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[675]~586_combout\ = ( \Div1|auto_generated|divider|divider|op_15~77_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_15~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_14~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_14~77_sumout\))) # (\Div1|auto_generated|divider|divider|op_14~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[609]~585_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_15~77_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_15~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_14~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_14~77_sumout\))) # (\Div1|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[609]~585_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[609]~585_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_14~77_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_15~77_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[675]~586_combout\);

\Div1|auto_generated|divider|divider|StageOut[641]~616\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[641]~616_combout\ = (!\Div1|auto_generated|divider|divider|op_14~1_sumout\ & \Div1|auto_generated|divider|divider|op_14~81_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_14~81_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[641]~616_combout\);

\Div1|auto_generated|divider|divider|StageOut[641]~617\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[641]~617_combout\ = (\Div1|auto_generated|divider|divider|op_14~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_12~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_12~81_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_12~1_sumout\ & (average(12)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_average(12),
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_12~81_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[641]~617_combout\);

\Div1|auto_generated|divider|divider|StageOut[673]~619\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[673]~619_combout\ = ( \Div1|auto_generated|divider|divider|op_15~85_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_15~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_14~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_14~85_sumout\))) # (\Div1|auto_generated|divider|divider|op_14~1_sumout\ & (average(11)))) ) ) # ( !\Div1|auto_generated|divider|divider|op_15~85_sumout\ & ( (\Div1|auto_generated|divider|divider|op_15~1_sumout\ & 
-- ((!\Div1|auto_generated|divider|divider|op_14~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_14~85_sumout\))) # (\Div1|auto_generated|divider|divider|op_14~1_sumout\ & (average(11))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_average(11),
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_14~85_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_15~85_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[673]~619_combout\);

\Div0|auto_generated|divider|divider|StageOut[97]~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[97]~36_combout\ = (!\Div0|auto_generated|divider|divider|op_12~1_sumout\ & \Div0|auto_generated|divider|divider|op_12~17_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_12~17_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[97]~36_combout\);

\Div0|auto_generated|divider|divider|StageOut[97]~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[97]~39_combout\ = (\Div0|auto_generated|divider|divider|op_12~1_sumout\ & \Div0|auto_generated|divider|divider|StageOut[91]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[91]~38_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[97]~39_combout\);

\Div0|auto_generated|divider|divider|StageOut[96]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[96]~34_combout\ = (!\Div0|auto_generated|divider|divider|op_12~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_12~13_sumout\))) # (\Div0|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[90]~33_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[90]~33_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_12~13_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[96]~34_combout\);

\Div0|auto_generated|divider|divider|StageOut[95]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[95]~29_combout\ = (!\Div0|auto_generated|divider|divider|op_12~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_12~9_sumout\))) # (\Div0|auto_generated|divider|divider|op_12~1_sumout\ & (average(11)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_average(11),
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_12~9_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[95]~29_combout\);

\Div0|auto_generated|divider|divider|op_15~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_15~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div0|auto_generated|divider|divider|op_15~26_cout\);

\Div0|auto_generated|divider|divider|op_15~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_15~9_sumout\ = SUM(( average(9) ) + ( last_index(0) ) + ( \Div0|auto_generated|divider|divider|op_15~26_cout\ ))
-- \Div0|auto_generated|divider|divider|op_15~10\ = CARRY(( average(9) ) + ( last_index(0) ) + ( \Div0|auto_generated|divider|divider|op_15~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_average(9),
	dataf => ALT_INV_last_index(0),
	cin => \Div0|auto_generated|divider|divider|op_15~26_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_15~9_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_15~10\);

\Div0|auto_generated|divider|divider|op_15~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_15~13_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_14~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_14~9_sumout\))) # (\Div0|auto_generated|divider|divider|op_14~1_sumout\ & (average(10))) ) + ( 
-- !last_index(0) $ (last_index(1)) ) + ( \Div0|auto_generated|divider|divider|op_15~10\ ))
-- \Div0|auto_generated|divider|divider|op_15~14\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_14~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_14~9_sumout\))) # (\Div0|auto_generated|divider|divider|op_14~1_sumout\ & (average(10))) ) + ( 
-- !last_index(0) $ (last_index(1)) ) + ( \Div0|auto_generated|divider|divider|op_15~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011111111000000000000000000000001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datab => ALT_INV_average(10),
	datac => ALT_INV_last_index(0),
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\,
	dataf => ALT_INV_last_index(1),
	cin => \Div0|auto_generated|divider|divider|op_15~10\,
	sumout => \Div0|auto_generated|divider|divider|op_15~13_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_15~14\);

\Div0|auto_generated|divider|divider|op_15~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_15~17_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_14~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_14~13_sumout\))) # (\Div0|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[95]~29_combout\)) ) + ( !\Add2~1_combout\ ) + ( \Div0|auto_generated|divider|divider|op_15~14\ ))
-- \Div0|auto_generated|divider|divider|op_15~18\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_14~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_14~13_sumout\))) # (\Div0|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[95]~29_combout\)) ) + ( !\Add2~1_combout\ ) + ( \Div0|auto_generated|divider|divider|op_15~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[95]~29_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\,
	dataf => \ALT_INV_Add2~1_combout\,
	cin => \Div0|auto_generated|divider|divider|op_15~14\,
	sumout => \Div0|auto_generated|divider|divider|op_15~17_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_15~18\);

\Div0|auto_generated|divider|divider|op_15~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_15~21_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_14~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_14~17_sumout\))) # (\Div0|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[96]~34_combout\)) ) + ( !\Add2~2_combout\ ) + ( \Div0|auto_generated|divider|divider|op_15~18\ ))
-- \Div0|auto_generated|divider|divider|op_15~22\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_14~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_14~17_sumout\))) # (\Div0|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[96]~34_combout\)) ) + ( !\Add2~2_combout\ ) + ( \Div0|auto_generated|divider|divider|op_15~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[96]~34_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_14~17_sumout\,
	dataf => \ALT_INV_Add2~2_combout\,
	cin => \Div0|auto_generated|divider|divider|op_15~18\,
	sumout => \Div0|auto_generated|divider|divider|op_15~21_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_15~22\);

\Div0|auto_generated|divider|divider|op_15~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_15~6_cout\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_14~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_14~21_sumout\)))) # (\Div0|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[97]~39_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[97]~36_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_15~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[97]~36_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_14~21_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[97]~39_combout\,
	cin => \Div0|auto_generated|divider|divider|op_15~22\,
	cout => \Div0|auto_generated|divider|divider|op_15~6_cout\);

\Div0|auto_generated|divider|divider|op_15~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_15~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_15~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|op_15~6_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_15~1_sumout\);

\average~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \average~9_combout\ = (!\state~q\ & ((!\Div0|auto_generated|divider|divider|op_15~1_sumout\))) # (\state~q\ & (!\Div1|auto_generated|divider|divider|op_16~1_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110010011100100111001001110010011100100111001001110010011100100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_state~q\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	combout => \average~9_combout\);

\average[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_NEW~input_o\,
	d => \average~9_combout\,
	ena => \RESETN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => average(9));

\Div1|auto_generated|divider|divider|op_16~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_16~93_sumout\ = SUM(( average(9) ) + ( VCC ) + ( !VCC ))
-- \Div1|auto_generated|divider|divider|op_16~94\ = CARRY(( average(9) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_average(9),
	cin => GND,
	sumout => \Div1|auto_generated|divider|divider|op_16~93_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_16~94\);

\Div1|auto_generated|divider|divider|op_16~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_16~89_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_15~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_15~89_sumout\))) # (\Div1|auto_generated|divider|divider|op_15~1_sumout\ & (average(10))) ) + 
-- ( VCC ) + ( \Div1|auto_generated|divider|divider|op_16~94\ ))
-- \Div1|auto_generated|divider|divider|op_16~90\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_15~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_15~89_sumout\))) # (\Div1|auto_generated|divider|divider|op_15~1_sumout\ & (average(10))) ) + ( VCC 
-- ) + ( \Div1|auto_generated|divider|divider|op_16~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_average(10),
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_15~89_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_16~94\,
	sumout => \Div1|auto_generated|divider|divider|op_16~89_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_16~90\);

\Div1|auto_generated|divider|divider|op_16~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_16~85_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[673]~619_combout\ ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_16~90\ ))
-- \Div1|auto_generated|divider|divider|op_16~86\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[673]~619_combout\ ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_16~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[673]~619_combout\,
	cin => \Div1|auto_generated|divider|divider|op_16~90\,
	sumout => \Div1|auto_generated|divider|divider|op_16~85_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_16~86\);

\Div1|auto_generated|divider|divider|op_16~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_16~81_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_15~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_15~81_sumout\)))) # (\Div1|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[641]~617_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[641]~616_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_16~86\ ))
-- \Div1|auto_generated|divider|divider|op_16~82\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_15~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_15~81_sumout\)))) # (\Div1|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[641]~617_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[641]~616_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_16~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[641]~616_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_15~81_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[641]~617_combout\,
	cin => \Div1|auto_generated|divider|divider|op_16~86\,
	sumout => \Div1|auto_generated|divider|divider|op_16~81_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_16~82\);

\Div1|auto_generated|divider|divider|op_16~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_16~77_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[675]~586_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_16~82\ ))
-- \Div1|auto_generated|divider|divider|op_16~78\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[675]~586_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_16~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[675]~586_combout\,
	cin => \Div1|auto_generated|divider|divider|op_16~82\,
	sumout => \Div1|auto_generated|divider|divider|op_16~77_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_16~78\);

\Div1|auto_generated|divider|divider|op_16~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_16~73_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_15~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_15~73_sumout\)))) # (\Div1|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[643]~581_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[643]~580_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_16~78\ ))
-- \Div1|auto_generated|divider|divider|op_16~74\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_15~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_15~73_sumout\)))) # (\Div1|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[643]~581_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[643]~580_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_16~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[643]~580_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_15~73_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[643]~581_combout\,
	cin => \Div1|auto_generated|divider|divider|op_16~78\,
	sumout => \Div1|auto_generated|divider|divider|op_16~73_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_16~74\);

\Div1|auto_generated|divider|divider|op_16~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_16~69_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[677]~547_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_16~74\ ))
-- \Div1|auto_generated|divider|divider|op_16~70\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[677]~547_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_16~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[677]~547_combout\,
	cin => \Div1|auto_generated|divider|divider|op_16~74\,
	sumout => \Div1|auto_generated|divider|divider|op_16~69_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_16~70\);

\Div1|auto_generated|divider|divider|op_16~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_16~65_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_15~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_15~65_sumout\)))) # (\Div1|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[645]~539_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[645]~538_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_16~70\ ))
-- \Div1|auto_generated|divider|divider|op_16~66\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_15~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_15~65_sumout\)))) # (\Div1|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[645]~539_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[645]~538_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_16~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[645]~538_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_15~65_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[645]~539_combout\,
	cin => \Div1|auto_generated|divider|divider|op_16~70\,
	sumout => \Div1|auto_generated|divider|divider|op_16~65_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_16~66\);

\Div1|auto_generated|divider|divider|op_16~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_16~61_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[679]~502_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_16~66\ ))
-- \Div1|auto_generated|divider|divider|op_16~62\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[679]~502_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_16~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[679]~502_combout\,
	cin => \Div1|auto_generated|divider|divider|op_16~66\,
	sumout => \Div1|auto_generated|divider|divider|op_16~61_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_16~62\);

\Div1|auto_generated|divider|divider|op_16~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_16~57_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_15~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_15~57_sumout\)))) # (\Div1|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[647]~491_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[647]~490_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_16~62\ ))
-- \Div1|auto_generated|divider|divider|op_16~58\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_15~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_15~57_sumout\)))) # (\Div1|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[647]~491_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[647]~490_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_16~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[647]~490_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_15~57_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[647]~491_combout\,
	cin => \Div1|auto_generated|divider|divider|op_16~62\,
	sumout => \Div1|auto_generated|divider|divider|op_16~57_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_16~58\);

\Div1|auto_generated|divider|divider|op_16~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_16~53_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[681]~451_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_16~58\ ))
-- \Div1|auto_generated|divider|divider|op_16~54\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[681]~451_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_16~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[681]~451_combout\,
	cin => \Div1|auto_generated|divider|divider|op_16~58\,
	sumout => \Div1|auto_generated|divider|divider|op_16~53_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_16~54\);

\Div1|auto_generated|divider|divider|op_16~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_16~49_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_15~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_15~49_sumout\)))) # (\Div1|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[649]~437_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[649]~436_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_16~54\ ))
-- \Div1|auto_generated|divider|divider|op_16~50\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_15~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_15~49_sumout\)))) # (\Div1|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[649]~437_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[649]~436_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_16~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[649]~436_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_15~49_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[649]~437_combout\,
	cin => \Div1|auto_generated|divider|divider|op_16~54\,
	sumout => \Div1|auto_generated|divider|divider|op_16~49_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_16~50\);

\Div1|auto_generated|divider|divider|op_16~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_16~45_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[683]~394_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_16~50\ ))
-- \Div1|auto_generated|divider|divider|op_16~46\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[683]~394_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_16~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[683]~394_combout\,
	cin => \Div1|auto_generated|divider|divider|op_16~50\,
	sumout => \Div1|auto_generated|divider|divider|op_16~45_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_16~46\);

\Div1|auto_generated|divider|divider|op_16~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_16~41_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_15~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_15~41_sumout\)))) # (\Div1|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[651]~377_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[651]~376_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_16~46\ ))
-- \Div1|auto_generated|divider|divider|op_16~42\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_15~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_15~41_sumout\)))) # (\Div1|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[651]~377_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[651]~376_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_16~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[651]~376_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_15~41_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[651]~377_combout\,
	cin => \Div1|auto_generated|divider|divider|op_16~46\,
	sumout => \Div1|auto_generated|divider|divider|op_16~41_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_16~42\);

\Div1|auto_generated|divider|divider|op_16~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_16~37_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[685]~331_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_16~42\ ))
-- \Div1|auto_generated|divider|divider|op_16~38\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[685]~331_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_16~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[685]~331_combout\,
	cin => \Div1|auto_generated|divider|divider|op_16~42\,
	sumout => \Div1|auto_generated|divider|divider|op_16~37_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_16~38\);

\Div1|auto_generated|divider|divider|op_16~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_16~33_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_15~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_15~33_sumout\)))) # (\Div1|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[653]~313_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[653]~312_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_16~38\ ))
-- \Div1|auto_generated|divider|divider|op_16~34\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_15~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_15~33_sumout\)))) # (\Div1|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[653]~313_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[653]~312_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_16~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[653]~312_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_15~33_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[653]~313_combout\,
	cin => \Div1|auto_generated|divider|divider|op_16~38\,
	sumout => \Div1|auto_generated|divider|divider|op_16~33_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_16~34\);

\Div1|auto_generated|divider|divider|op_16~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_16~29_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[687]~262_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_16~34\ ))
-- \Div1|auto_generated|divider|divider|op_16~30\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[687]~262_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_16~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[687]~262_combout\,
	cin => \Div1|auto_generated|divider|divider|op_16~34\,
	sumout => \Div1|auto_generated|divider|divider|op_16~29_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_16~30\);

\Div1|auto_generated|divider|divider|op_16~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_16~25_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_15~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_15~25_sumout\)))) # (\Div1|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[655]~241_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[655]~240_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_16~30\ ))
-- \Div1|auto_generated|divider|divider|op_16~26\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_15~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_15~25_sumout\)))) # (\Div1|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[655]~241_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[655]~240_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_16~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[655]~240_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_15~25_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[655]~241_combout\,
	cin => \Div1|auto_generated|divider|divider|op_16~30\,
	sumout => \Div1|auto_generated|divider|divider|op_16~25_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_16~26\);

\Div1|auto_generated|divider|divider|op_16~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_16~21_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[689]~187_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_16~26\ ))
-- \Div1|auto_generated|divider|divider|op_16~22\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[689]~187_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_16~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[689]~187_combout\,
	cin => \Div1|auto_generated|divider|divider|op_16~26\,
	sumout => \Div1|auto_generated|divider|divider|op_16~21_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_16~22\);

\Div1|auto_generated|divider|divider|op_16~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_16~17_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_15~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_15~17_sumout\)))) # (\Div1|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[657]~163_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[657]~162_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_16~22\ ))
-- \Div1|auto_generated|divider|divider|op_16~18\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_15~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_15~17_sumout\)))) # (\Div1|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[657]~163_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[657]~162_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_16~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[657]~162_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_15~17_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[657]~163_combout\,
	cin => \Div1|auto_generated|divider|divider|op_16~22\,
	sumout => \Div1|auto_generated|divider|divider|op_16~17_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_16~18\);

\Div1|auto_generated|divider|divider|op_16~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_16~13_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[691]~106_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_16~18\ ))
-- \Div1|auto_generated|divider|divider|op_16~14\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[691]~106_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_16~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[691]~106_combout\,
	cin => \Div1|auto_generated|divider|divider|op_16~18\,
	sumout => \Div1|auto_generated|divider|divider|op_16~13_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_16~14\);

\Div1|auto_generated|divider|divider|op_16~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_16~9_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_15~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_15~9_sumout\)))) # (\Div1|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[659]~81_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[659]~80_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_16~14\ ))
-- \Div1|auto_generated|divider|divider|op_16~10\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_15~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_15~9_sumout\)))) # (\Div1|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[659]~81_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[659]~80_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_16~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[659]~80_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_15~9_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[659]~81_combout\,
	cin => \Div1|auto_generated|divider|divider|op_16~14\,
	sumout => \Div1|auto_generated|divider|divider|op_16~9_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_16~10\);

\Div1|auto_generated|divider|divider|op_16~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_16~5_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_15~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_15~5_sumout\)))) # (\Div1|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[660]~44_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[660]~9_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_16~10\ ))
-- \Div1|auto_generated|divider|divider|op_16~6\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_15~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_15~5_sumout\)))) # (\Div1|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[660]~44_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[660]~9_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_16~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[660]~9_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_15~5_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[660]~44_combout\,
	cin => \Div1|auto_generated|divider|divider|op_16~10\,
	sumout => \Div1|auto_generated|divider|divider|op_16~5_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_16~6\);

\Div1|auto_generated|divider|divider|op_16~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_16~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_16~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|op_16~6\,
	sumout => \Div1|auto_generated|divider|divider|op_16~1_sumout\);

\Div1|auto_generated|divider|divider|StageOut[693]~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[693]~45_combout\ = (\Div1|auto_generated|divider|divider|op_15~1_sumout\ & ((\Div1|auto_generated|divider|divider|StageOut[660]~44_combout\) # (\Div1|auto_generated|divider|divider|StageOut[660]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010100010101000101010001010100010101000101010001010100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[660]~9_combout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[660]~44_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[693]~45_combout\);

\Div1|auto_generated|divider|divider|StageOut[725]~67\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[725]~67_combout\ = ( \Div1|auto_generated|divider|divider|op_16~9_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_16~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_15~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_15~9_sumout\))) # (\Div1|auto_generated|divider|divider|op_15~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[659]~66_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_16~9_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_16~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_15~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_15~9_sumout\))) # (\Div1|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[659]~66_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[659]~66_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_15~9_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_16~9_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[725]~67_combout\);

\Div1|auto_generated|divider|divider|StageOut[691]~118\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[691]~118_combout\ = (!\Div1|auto_generated|divider|divider|op_15~1_sumout\ & \Div1|auto_generated|divider|divider|op_15~13_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_15~13_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[691]~118_combout\);

\Div1|auto_generated|divider|divider|StageOut[691]~119\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[691]~119_combout\ = (\Div1|auto_generated|divider|divider|op_15~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_14~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_14~13_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_14~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[625]~105_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[625]~105_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[691]~119_combout\);

\Div1|auto_generated|divider|divider|StageOut[723]~149\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[723]~149_combout\ = ( \Div1|auto_generated|divider|divider|op_16~17_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_16~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_15~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_15~17_sumout\))) # (\Div1|auto_generated|divider|divider|op_15~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[657]~148_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_16~17_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_16~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_15~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_15~17_sumout\))) # (\Div1|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[657]~148_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[657]~148_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_15~17_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_16~17_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[723]~149_combout\);

\Div1|auto_generated|divider|divider|StageOut[689]~199\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[689]~199_combout\ = (!\Div1|auto_generated|divider|divider|op_15~1_sumout\ & \Div1|auto_generated|divider|divider|op_15~21_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_15~21_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[689]~199_combout\);

\Div1|auto_generated|divider|divider|StageOut[689]~200\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[689]~200_combout\ = (\Div1|auto_generated|divider|divider|op_15~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_14~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_14~21_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_14~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[623]~186_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[623]~186_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_14~21_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[689]~200_combout\);

\Div1|auto_generated|divider|divider|StageOut[721]~227\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[721]~227_combout\ = ( \Div1|auto_generated|divider|divider|op_16~25_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_16~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_15~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_15~25_sumout\))) # (\Div1|auto_generated|divider|divider|op_15~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[655]~226_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_16~25_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_16~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_15~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_15~25_sumout\))) # (\Div1|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[655]~226_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[655]~226_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_15~25_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_16~25_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[721]~227_combout\);

\Div1|auto_generated|divider|divider|StageOut[687]~274\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[687]~274_combout\ = (!\Div1|auto_generated|divider|divider|op_15~1_sumout\ & \Div1|auto_generated|divider|divider|op_15~29_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_15~29_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[687]~274_combout\);

\Div1|auto_generated|divider|divider|StageOut[687]~275\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[687]~275_combout\ = (\Div1|auto_generated|divider|divider|op_15~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_14~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_14~29_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_14~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[621]~261_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[621]~261_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_14~29_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[687]~275_combout\);

\Div1|auto_generated|divider|divider|StageOut[719]~299\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[719]~299_combout\ = ( \Div1|auto_generated|divider|divider|op_16~33_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_16~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_15~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_15~33_sumout\))) # (\Div1|auto_generated|divider|divider|op_15~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[653]~298_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_16~33_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_16~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_15~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_15~33_sumout\))) # (\Div1|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[653]~298_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[653]~298_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_15~33_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_16~33_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[719]~299_combout\);

\Div1|auto_generated|divider|divider|StageOut[685]~343\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[685]~343_combout\ = (!\Div1|auto_generated|divider|divider|op_15~1_sumout\ & \Div1|auto_generated|divider|divider|op_15~37_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_15~37_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[685]~343_combout\);

\Div1|auto_generated|divider|divider|StageOut[685]~344\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[685]~344_combout\ = (\Div1|auto_generated|divider|divider|op_15~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_14~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_14~37_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_14~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[619]~330_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[619]~330_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_14~37_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[685]~344_combout\);

\Div1|auto_generated|divider|divider|StageOut[717]~363\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[717]~363_combout\ = ( \Div1|auto_generated|divider|divider|op_16~41_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_16~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_15~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_15~41_sumout\))) # (\Div1|auto_generated|divider|divider|op_15~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[651]~362_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_16~41_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_16~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_15~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_15~41_sumout\))) # (\Div1|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[651]~362_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[651]~362_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_15~41_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_16~41_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[717]~363_combout\);

\Div1|auto_generated|divider|divider|StageOut[683]~406\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[683]~406_combout\ = (!\Div1|auto_generated|divider|divider|op_15~1_sumout\ & \Div1|auto_generated|divider|divider|op_15~45_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_15~45_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[683]~406_combout\);

\Div1|auto_generated|divider|divider|StageOut[683]~407\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[683]~407_combout\ = (\Div1|auto_generated|divider|divider|op_15~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_14~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_14~45_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_14~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[617]~393_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[617]~393_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_14~45_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[683]~407_combout\);

\Div1|auto_generated|divider|divider|StageOut[715]~423\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[715]~423_combout\ = ( \Div1|auto_generated|divider|divider|op_16~49_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_16~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_15~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_15~49_sumout\))) # (\Div1|auto_generated|divider|divider|op_15~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[649]~422_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_16~49_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_16~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_15~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_15~49_sumout\))) # (\Div1|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[649]~422_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[649]~422_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_15~49_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_16~49_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[715]~423_combout\);

\Div1|auto_generated|divider|divider|StageOut[681]~463\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[681]~463_combout\ = (!\Div1|auto_generated|divider|divider|op_15~1_sumout\ & \Div1|auto_generated|divider|divider|op_15~53_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_15~53_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[681]~463_combout\);

\Div1|auto_generated|divider|divider|StageOut[681]~464\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[681]~464_combout\ = (\Div1|auto_generated|divider|divider|op_15~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_14~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_14~53_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_14~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[615]~450_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[615]~450_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_14~53_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[681]~464_combout\);

\Div1|auto_generated|divider|divider|StageOut[713]~477\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[713]~477_combout\ = ( \Div1|auto_generated|divider|divider|op_16~57_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_16~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_15~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_15~57_sumout\))) # (\Div1|auto_generated|divider|divider|op_15~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[647]~476_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_16~57_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_16~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_15~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_15~57_sumout\))) # (\Div1|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[647]~476_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[647]~476_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_15~57_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_16~57_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[713]~477_combout\);

\Div1|auto_generated|divider|divider|StageOut[679]~514\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[679]~514_combout\ = (!\Div1|auto_generated|divider|divider|op_15~1_sumout\ & \Div1|auto_generated|divider|divider|op_15~61_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_15~61_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[679]~514_combout\);

\Div1|auto_generated|divider|divider|StageOut[679]~515\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[679]~515_combout\ = (\Div1|auto_generated|divider|divider|op_15~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_14~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_14~61_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_14~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[613]~501_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[613]~501_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_14~61_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[679]~515_combout\);

\Div1|auto_generated|divider|divider|StageOut[711]~525\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[711]~525_combout\ = ( \Div1|auto_generated|divider|divider|op_16~65_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_16~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_15~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_15~65_sumout\))) # (\Div1|auto_generated|divider|divider|op_15~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[645]~524_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_16~65_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_16~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_15~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_15~65_sumout\))) # (\Div1|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[645]~524_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[645]~524_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_15~65_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_16~65_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[711]~525_combout\);

\Div1|auto_generated|divider|divider|StageOut[677]~559\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[677]~559_combout\ = (!\Div1|auto_generated|divider|divider|op_15~1_sumout\ & \Div1|auto_generated|divider|divider|op_15~69_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_15~69_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[677]~559_combout\);

\Div1|auto_generated|divider|divider|StageOut[677]~560\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[677]~560_combout\ = (\Div1|auto_generated|divider|divider|op_15~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_14~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_14~69_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_14~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[611]~546_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[611]~546_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_14~69_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[677]~560_combout\);

\Div1|auto_generated|divider|divider|StageOut[709]~567\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[709]~567_combout\ = ( \Div1|auto_generated|divider|divider|op_16~73_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_16~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_15~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_15~73_sumout\))) # (\Div1|auto_generated|divider|divider|op_15~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[643]~566_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_16~73_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_16~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_15~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_15~73_sumout\))) # (\Div1|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[643]~566_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[643]~566_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_15~73_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_16~73_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[709]~567_combout\);

\Div1|auto_generated|divider|divider|StageOut[675]~598\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[675]~598_combout\ = (!\Div1|auto_generated|divider|divider|op_15~1_sumout\ & \Div1|auto_generated|divider|divider|op_15~77_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_15~77_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[675]~598_combout\);

\Div1|auto_generated|divider|divider|StageOut[675]~599\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[675]~599_combout\ = (\Div1|auto_generated|divider|divider|op_15~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_14~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_14~77_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_14~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[609]~585_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[609]~585_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_14~77_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[675]~599_combout\);

\Div1|auto_generated|divider|divider|StageOut[707]~603\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[707]~603_combout\ = ( \Div1|auto_generated|divider|divider|op_16~81_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_16~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_15~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_15~81_sumout\))) # (\Div1|auto_generated|divider|divider|op_15~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[641]~602_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_16~81_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_16~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_15~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_15~81_sumout\))) # (\Div1|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[641]~602_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[641]~602_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_15~81_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_16~81_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[707]~603_combout\);

\Div1|auto_generated|divider|divider|StageOut[673]~631\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[673]~631_combout\ = (!\Div1|auto_generated|divider|divider|op_15~1_sumout\ & \Div1|auto_generated|divider|divider|op_15~85_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_15~85_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[673]~631_combout\);

\Div1|auto_generated|divider|divider|StageOut[673]~632\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[673]~632_combout\ = (\Div1|auto_generated|divider|divider|op_15~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_14~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_14~85_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_14~1_sumout\ & (average(11)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_average(11),
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_14~85_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[673]~632_combout\);

\Div1|auto_generated|divider|divider|StageOut[705]~633\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[705]~633_combout\ = ( \Div1|auto_generated|divider|divider|op_16~89_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_16~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_15~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_15~89_sumout\))) # (\Div1|auto_generated|divider|divider|op_15~1_sumout\ & (average(10)))) ) ) # ( !\Div1|auto_generated|divider|divider|op_16~89_sumout\ & ( (\Div1|auto_generated|divider|divider|op_16~1_sumout\ & 
-- ((!\Div1|auto_generated|divider|divider|op_15~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_15~89_sumout\))) # (\Div1|auto_generated|divider|divider|op_15~1_sumout\ & (average(10))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_average(10),
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_15~89_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_16~89_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[705]~633_combout\);

\Div1|auto_generated|divider|divider|op_17~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_17~5_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_16~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_16~5_sumout\)))) # (\Div1|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[693]~45_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[693]~8_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_17~10\ ))
-- \Div1|auto_generated|divider|divider|op_17~6\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_16~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_16~5_sumout\)))) # (\Div1|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[693]~45_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[693]~8_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_17~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[693]~8_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_16~5_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[693]~45_combout\,
	cin => \Div1|auto_generated|divider|divider|op_17~10\,
	sumout => \Div1|auto_generated|divider|divider|op_17~5_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_17~6\);

\Div1|auto_generated|divider|divider|op_17~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_17~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_17~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|op_17~6\,
	sumout => \Div1|auto_generated|divider|divider|op_17~1_sumout\);

\Div0|auto_generated|divider|divider|StageOut[102]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[102]~32_combout\ = (!\Div0|auto_generated|divider|divider|op_14~1_sumout\ & \Div0|auto_generated|divider|divider|op_14~17_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_14~17_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[102]~32_combout\);

\Div0|auto_generated|divider|divider|StageOut[102]~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[102]~35_combout\ = (\Div0|auto_generated|divider|divider|op_14~1_sumout\ & \Div0|auto_generated|divider|divider|StageOut[96]~34_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[96]~34_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[102]~35_combout\);

\Div0|auto_generated|divider|divider|StageOut[101]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[101]~30_combout\ = (!\Div0|auto_generated|divider|divider|op_14~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_14~13_sumout\))) # (\Div0|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[95]~29_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[95]~29_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[101]~30_combout\);

\Div0|auto_generated|divider|divider|StageOut[100]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[100]~25_combout\ = (!\Div0|auto_generated|divider|divider|op_14~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_14~9_sumout\))) # (\Div0|auto_generated|divider|divider|op_14~1_sumout\ & (average(10)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_average(10),
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[100]~25_combout\);

\Div0|auto_generated|divider|divider|op_16~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_16~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div0|auto_generated|divider|divider|op_16~26_cout\);

\Div0|auto_generated|divider|divider|op_16~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_16~9_sumout\ = SUM(( average(8) ) + ( last_index(0) ) + ( \Div0|auto_generated|divider|divider|op_16~26_cout\ ))
-- \Div0|auto_generated|divider|divider|op_16~10\ = CARRY(( average(8) ) + ( last_index(0) ) + ( \Div0|auto_generated|divider|divider|op_16~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_average(8),
	dataf => ALT_INV_last_index(0),
	cin => \Div0|auto_generated|divider|divider|op_16~26_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_16~9_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_16~10\);

\Div0|auto_generated|divider|divider|op_16~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_16~13_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_15~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_15~9_sumout\))) # (\Div0|auto_generated|divider|divider|op_15~1_sumout\ & (average(9))) ) + ( 
-- !last_index(0) $ (last_index(1)) ) + ( \Div0|auto_generated|divider|divider|op_16~10\ ))
-- \Div0|auto_generated|divider|divider|op_16~14\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_15~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_15~9_sumout\))) # (\Div0|auto_generated|divider|divider|op_15~1_sumout\ & (average(9))) ) + ( 
-- !last_index(0) $ (last_index(1)) ) + ( \Div0|auto_generated|divider|divider|op_16~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011111111000000000000000000000001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datab => ALT_INV_average(9),
	datac => ALT_INV_last_index(0),
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_15~9_sumout\,
	dataf => ALT_INV_last_index(1),
	cin => \Div0|auto_generated|divider|divider|op_16~10\,
	sumout => \Div0|auto_generated|divider|divider|op_16~13_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_16~14\);

\Div0|auto_generated|divider|divider|op_16~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_16~17_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_15~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_15~13_sumout\))) # (\Div0|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[100]~25_combout\)) ) + ( !\Add2~1_combout\ ) + ( \Div0|auto_generated|divider|divider|op_16~14\ ))
-- \Div0|auto_generated|divider|divider|op_16~18\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_15~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_15~13_sumout\))) # (\Div0|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[100]~25_combout\)) ) + ( !\Add2~1_combout\ ) + ( \Div0|auto_generated|divider|divider|op_16~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[100]~25_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_15~13_sumout\,
	dataf => \ALT_INV_Add2~1_combout\,
	cin => \Div0|auto_generated|divider|divider|op_16~14\,
	sumout => \Div0|auto_generated|divider|divider|op_16~17_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_16~18\);

\Div0|auto_generated|divider|divider|op_16~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_16~21_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_15~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_15~17_sumout\))) # (\Div0|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[101]~30_combout\)) ) + ( !\Add2~2_combout\ ) + ( \Div0|auto_generated|divider|divider|op_16~18\ ))
-- \Div0|auto_generated|divider|divider|op_16~22\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_15~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_15~17_sumout\))) # (\Div0|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[101]~30_combout\)) ) + ( !\Add2~2_combout\ ) + ( \Div0|auto_generated|divider|divider|op_16~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[101]~30_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_15~17_sumout\,
	dataf => \ALT_INV_Add2~2_combout\,
	cin => \Div0|auto_generated|divider|divider|op_16~18\,
	sumout => \Div0|auto_generated|divider|divider|op_16~21_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_16~22\);

\Div0|auto_generated|divider|divider|op_16~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_16~6_cout\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_15~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_15~21_sumout\)))) # (\Div0|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[102]~35_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[102]~32_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_16~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[102]~32_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_15~21_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[102]~35_combout\,
	cin => \Div0|auto_generated|divider|divider|op_16~22\,
	cout => \Div0|auto_generated|divider|divider|op_16~6_cout\);

\Div0|auto_generated|divider|divider|op_16~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_16~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_16~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|op_16~6_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_16~1_sumout\);

\average~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \average~8_combout\ = (!\state~q\ & ((!\Div0|auto_generated|divider|divider|op_16~1_sumout\))) # (\state~q\ & (!\Div1|auto_generated|divider|divider|op_17~1_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110010011100100111001001110010011100100111001001110010011100100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_state~q\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	combout => \average~8_combout\);

\average[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_NEW~input_o\,
	d => \average~8_combout\,
	ena => \RESETN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => average(8));

\Div1|auto_generated|divider|divider|op_17~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_17~97_sumout\ = SUM(( average(8) ) + ( VCC ) + ( !VCC ))
-- \Div1|auto_generated|divider|divider|op_17~98\ = CARRY(( average(8) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_average(8),
	cin => GND,
	sumout => \Div1|auto_generated|divider|divider|op_17~97_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_17~98\);

\Div1|auto_generated|divider|divider|op_17~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_17~93_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_16~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_16~93_sumout\))) # (\Div1|auto_generated|divider|divider|op_16~1_sumout\ & (average(9))) ) + ( 
-- VCC ) + ( \Div1|auto_generated|divider|divider|op_17~98\ ))
-- \Div1|auto_generated|divider|divider|op_17~94\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_16~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_16~93_sumout\))) # (\Div1|auto_generated|divider|divider|op_16~1_sumout\ & (average(9))) ) + ( VCC 
-- ) + ( \Div1|auto_generated|divider|divider|op_17~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_average(9),
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_16~93_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_17~98\,
	sumout => \Div1|auto_generated|divider|divider|op_17~93_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_17~94\);

\Div1|auto_generated|divider|divider|op_17~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_17~89_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[705]~633_combout\ ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_17~94\ ))
-- \Div1|auto_generated|divider|divider|op_17~90\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[705]~633_combout\ ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_17~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[705]~633_combout\,
	cin => \Div1|auto_generated|divider|divider|op_17~94\,
	sumout => \Div1|auto_generated|divider|divider|op_17~89_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_17~90\);

\Div1|auto_generated|divider|divider|op_17~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_17~85_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_16~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_16~85_sumout\)))) # (\Div1|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[673]~632_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[673]~631_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_17~90\ ))
-- \Div1|auto_generated|divider|divider|op_17~86\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_16~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_16~85_sumout\)))) # (\Div1|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[673]~632_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[673]~631_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_17~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[673]~631_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_16~85_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[673]~632_combout\,
	cin => \Div1|auto_generated|divider|divider|op_17~90\,
	sumout => \Div1|auto_generated|divider|divider|op_17~85_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_17~86\);

\Div1|auto_generated|divider|divider|op_17~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_17~81_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[707]~603_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_17~86\ ))
-- \Div1|auto_generated|divider|divider|op_17~82\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[707]~603_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_17~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[707]~603_combout\,
	cin => \Div1|auto_generated|divider|divider|op_17~86\,
	sumout => \Div1|auto_generated|divider|divider|op_17~81_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_17~82\);

\Div1|auto_generated|divider|divider|op_17~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_17~77_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_16~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_16~77_sumout\)))) # (\Div1|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[675]~599_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[675]~598_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_17~82\ ))
-- \Div1|auto_generated|divider|divider|op_17~78\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_16~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_16~77_sumout\)))) # (\Div1|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[675]~599_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[675]~598_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_17~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[675]~598_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_16~77_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[675]~599_combout\,
	cin => \Div1|auto_generated|divider|divider|op_17~82\,
	sumout => \Div1|auto_generated|divider|divider|op_17~77_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_17~78\);

\Div1|auto_generated|divider|divider|op_17~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_17~73_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[709]~567_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_17~78\ ))
-- \Div1|auto_generated|divider|divider|op_17~74\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[709]~567_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_17~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[709]~567_combout\,
	cin => \Div1|auto_generated|divider|divider|op_17~78\,
	sumout => \Div1|auto_generated|divider|divider|op_17~73_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_17~74\);

\Div1|auto_generated|divider|divider|op_17~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_17~69_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_16~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_16~69_sumout\)))) # (\Div1|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[677]~560_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[677]~559_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_17~74\ ))
-- \Div1|auto_generated|divider|divider|op_17~70\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_16~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_16~69_sumout\)))) # (\Div1|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[677]~560_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[677]~559_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_17~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[677]~559_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_16~69_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[677]~560_combout\,
	cin => \Div1|auto_generated|divider|divider|op_17~74\,
	sumout => \Div1|auto_generated|divider|divider|op_17~69_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_17~70\);

\Div1|auto_generated|divider|divider|op_17~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_17~65_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[711]~525_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_17~70\ ))
-- \Div1|auto_generated|divider|divider|op_17~66\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[711]~525_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_17~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[711]~525_combout\,
	cin => \Div1|auto_generated|divider|divider|op_17~70\,
	sumout => \Div1|auto_generated|divider|divider|op_17~65_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_17~66\);

\Div1|auto_generated|divider|divider|op_17~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_17~61_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_16~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_16~61_sumout\)))) # (\Div1|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[679]~515_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[679]~514_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_17~66\ ))
-- \Div1|auto_generated|divider|divider|op_17~62\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_16~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_16~61_sumout\)))) # (\Div1|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[679]~515_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[679]~514_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_17~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[679]~514_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_16~61_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[679]~515_combout\,
	cin => \Div1|auto_generated|divider|divider|op_17~66\,
	sumout => \Div1|auto_generated|divider|divider|op_17~61_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_17~62\);

\Div1|auto_generated|divider|divider|op_17~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_17~57_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[713]~477_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_17~62\ ))
-- \Div1|auto_generated|divider|divider|op_17~58\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[713]~477_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_17~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[713]~477_combout\,
	cin => \Div1|auto_generated|divider|divider|op_17~62\,
	sumout => \Div1|auto_generated|divider|divider|op_17~57_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_17~58\);

\Div1|auto_generated|divider|divider|op_17~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_17~53_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_16~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_16~53_sumout\)))) # (\Div1|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[681]~464_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[681]~463_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_17~58\ ))
-- \Div1|auto_generated|divider|divider|op_17~54\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_16~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_16~53_sumout\)))) # (\Div1|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[681]~464_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[681]~463_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_17~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[681]~463_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_16~53_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[681]~464_combout\,
	cin => \Div1|auto_generated|divider|divider|op_17~58\,
	sumout => \Div1|auto_generated|divider|divider|op_17~53_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_17~54\);

\Div1|auto_generated|divider|divider|op_17~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_17~49_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[715]~423_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_17~54\ ))
-- \Div1|auto_generated|divider|divider|op_17~50\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[715]~423_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_17~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[715]~423_combout\,
	cin => \Div1|auto_generated|divider|divider|op_17~54\,
	sumout => \Div1|auto_generated|divider|divider|op_17~49_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_17~50\);

\Div1|auto_generated|divider|divider|op_17~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_17~45_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_16~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_16~45_sumout\)))) # (\Div1|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[683]~407_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[683]~406_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_17~50\ ))
-- \Div1|auto_generated|divider|divider|op_17~46\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_16~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_16~45_sumout\)))) # (\Div1|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[683]~407_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[683]~406_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_17~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[683]~406_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_16~45_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[683]~407_combout\,
	cin => \Div1|auto_generated|divider|divider|op_17~50\,
	sumout => \Div1|auto_generated|divider|divider|op_17~45_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_17~46\);

\Div1|auto_generated|divider|divider|op_17~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_17~41_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[717]~363_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_17~46\ ))
-- \Div1|auto_generated|divider|divider|op_17~42\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[717]~363_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_17~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[717]~363_combout\,
	cin => \Div1|auto_generated|divider|divider|op_17~46\,
	sumout => \Div1|auto_generated|divider|divider|op_17~41_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_17~42\);

\Div1|auto_generated|divider|divider|op_17~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_17~37_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_16~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_16~37_sumout\)))) # (\Div1|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[685]~344_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[685]~343_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_17~42\ ))
-- \Div1|auto_generated|divider|divider|op_17~38\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_16~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_16~37_sumout\)))) # (\Div1|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[685]~344_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[685]~343_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_17~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[685]~343_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_16~37_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[685]~344_combout\,
	cin => \Div1|auto_generated|divider|divider|op_17~42\,
	sumout => \Div1|auto_generated|divider|divider|op_17~37_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_17~38\);

\Div1|auto_generated|divider|divider|op_17~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_17~33_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[719]~299_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_17~38\ ))
-- \Div1|auto_generated|divider|divider|op_17~34\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[719]~299_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_17~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[719]~299_combout\,
	cin => \Div1|auto_generated|divider|divider|op_17~38\,
	sumout => \Div1|auto_generated|divider|divider|op_17~33_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_17~34\);

\Div1|auto_generated|divider|divider|op_17~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_17~29_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_16~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_16~29_sumout\)))) # (\Div1|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[687]~275_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[687]~274_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_17~34\ ))
-- \Div1|auto_generated|divider|divider|op_17~30\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_16~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_16~29_sumout\)))) # (\Div1|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[687]~275_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[687]~274_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_17~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[687]~274_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_16~29_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[687]~275_combout\,
	cin => \Div1|auto_generated|divider|divider|op_17~34\,
	sumout => \Div1|auto_generated|divider|divider|op_17~29_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_17~30\);

\Div1|auto_generated|divider|divider|op_17~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_17~25_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[721]~227_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_17~30\ ))
-- \Div1|auto_generated|divider|divider|op_17~26\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[721]~227_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_17~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[721]~227_combout\,
	cin => \Div1|auto_generated|divider|divider|op_17~30\,
	sumout => \Div1|auto_generated|divider|divider|op_17~25_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_17~26\);

\Div1|auto_generated|divider|divider|op_17~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_17~21_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_16~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_16~21_sumout\)))) # (\Div1|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[689]~200_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[689]~199_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_17~26\ ))
-- \Div1|auto_generated|divider|divider|op_17~22\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_16~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_16~21_sumout\)))) # (\Div1|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[689]~200_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[689]~199_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_17~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[689]~199_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_16~21_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[689]~200_combout\,
	cin => \Div1|auto_generated|divider|divider|op_17~26\,
	sumout => \Div1|auto_generated|divider|divider|op_17~21_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_17~22\);

\Div1|auto_generated|divider|divider|op_17~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_17~17_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[723]~149_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_17~22\ ))
-- \Div1|auto_generated|divider|divider|op_17~18\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[723]~149_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_17~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[723]~149_combout\,
	cin => \Div1|auto_generated|divider|divider|op_17~22\,
	sumout => \Div1|auto_generated|divider|divider|op_17~17_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_17~18\);

\Div1|auto_generated|divider|divider|op_17~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_17~13_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_16~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_16~13_sumout\)))) # (\Div1|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[691]~119_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[691]~118_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_17~18\ ))
-- \Div1|auto_generated|divider|divider|op_17~14\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_16~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_16~13_sumout\)))) # (\Div1|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[691]~119_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[691]~118_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_17~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[691]~118_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_16~13_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[691]~119_combout\,
	cin => \Div1|auto_generated|divider|divider|op_17~18\,
	sumout => \Div1|auto_generated|divider|divider|op_17~13_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_17~14\);

\Div1|auto_generated|divider|divider|op_17~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_17~9_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[725]~67_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_17~14\ ))
-- \Div1|auto_generated|divider|divider|op_17~10\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[725]~67_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_17~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[725]~67_combout\,
	cin => \Div1|auto_generated|divider|divider|op_17~14\,
	sumout => \Div1|auto_generated|divider|divider|op_17~9_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_17~10\);

\Div1|auto_generated|divider|divider|StageOut[759]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[759]~6_combout\ = (\Div1|auto_generated|divider|divider|op_17~5_sumout\ & !\Div1|auto_generated|divider|divider|op_17~1_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_17~5_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[759]~6_combout\);

\Div1|auto_generated|divider|divider|StageOut[726]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[726]~7_combout\ = (!\Div1|auto_generated|divider|divider|op_16~1_sumout\ & \Div1|auto_generated|divider|divider|op_16~5_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_16~5_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[726]~7_combout\);

\Div1|auto_generated|divider|divider|StageOut[726]~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[726]~46_combout\ = (\Div1|auto_generated|divider|divider|op_16~1_sumout\ & ((\Div1|auto_generated|divider|divider|StageOut[693]~45_combout\) # (\Div1|auto_generated|divider|divider|StageOut[693]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001100010011000100110001001100010011000100110001001100010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[693]~8_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[693]~45_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[726]~46_combout\);

\Div1|auto_generated|divider|divider|StageOut[725]~78\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[725]~78_combout\ = (!\Div1|auto_generated|divider|divider|op_16~1_sumout\ & \Div1|auto_generated|divider|divider|op_16~9_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_16~9_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[725]~78_combout\);

\Div1|auto_generated|divider|divider|StageOut[725]~79\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[725]~79_combout\ = (\Div1|auto_generated|divider|divider|op_16~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_15~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_15~9_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_15~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[659]~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[659]~66_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_15~9_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[725]~79_combout\);

\Div1|auto_generated|divider|divider|StageOut[757]~107\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[757]~107_combout\ = ( \Div1|auto_generated|divider|divider|op_17~13_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_17~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_16~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_16~13_sumout\))) # (\Div1|auto_generated|divider|divider|op_16~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[691]~106_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_17~13_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_17~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_16~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_16~13_sumout\))) # (\Div1|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[691]~106_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[691]~106_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_16~13_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_17~13_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[757]~107_combout\);

\Div1|auto_generated|divider|divider|StageOut[723]~160\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[723]~160_combout\ = (!\Div1|auto_generated|divider|divider|op_16~1_sumout\ & \Div1|auto_generated|divider|divider|op_16~17_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_16~17_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[723]~160_combout\);

\Div1|auto_generated|divider|divider|StageOut[723]~161\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[723]~161_combout\ = (\Div1|auto_generated|divider|divider|op_16~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_15~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_15~17_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_15~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[657]~148_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[657]~148_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_15~17_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[723]~161_combout\);

\Div1|auto_generated|divider|divider|StageOut[755]~188\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[755]~188_combout\ = ( \Div1|auto_generated|divider|divider|op_17~21_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_17~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_16~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_16~21_sumout\))) # (\Div1|auto_generated|divider|divider|op_16~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[689]~187_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_17~21_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_17~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_16~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_16~21_sumout\))) # (\Div1|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[689]~187_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[689]~187_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_16~21_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_17~21_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[755]~188_combout\);

\Div1|auto_generated|divider|divider|StageOut[721]~238\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[721]~238_combout\ = (!\Div1|auto_generated|divider|divider|op_16~1_sumout\ & \Div1|auto_generated|divider|divider|op_16~25_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_16~25_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[721]~238_combout\);

\Div1|auto_generated|divider|divider|StageOut[721]~239\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[721]~239_combout\ = (\Div1|auto_generated|divider|divider|op_16~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_15~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_15~25_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_15~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[655]~226_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[655]~226_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_15~25_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[721]~239_combout\);

\Div1|auto_generated|divider|divider|StageOut[753]~263\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[753]~263_combout\ = ( \Div1|auto_generated|divider|divider|op_17~29_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_17~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_16~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_16~29_sumout\))) # (\Div1|auto_generated|divider|divider|op_16~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[687]~262_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_17~29_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_17~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_16~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_16~29_sumout\))) # (\Div1|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[687]~262_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[687]~262_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_16~29_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_17~29_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[753]~263_combout\);

\Div1|auto_generated|divider|divider|StageOut[719]~310\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[719]~310_combout\ = (!\Div1|auto_generated|divider|divider|op_16~1_sumout\ & \Div1|auto_generated|divider|divider|op_16~33_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_16~33_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[719]~310_combout\);

\Div1|auto_generated|divider|divider|StageOut[719]~311\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[719]~311_combout\ = (\Div1|auto_generated|divider|divider|op_16~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_15~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_15~33_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_15~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[653]~298_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[653]~298_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_15~33_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[719]~311_combout\);

\Div1|auto_generated|divider|divider|StageOut[751]~332\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[751]~332_combout\ = ( \Div1|auto_generated|divider|divider|op_17~37_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_17~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_16~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_16~37_sumout\))) # (\Div1|auto_generated|divider|divider|op_16~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[685]~331_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_17~37_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_17~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_16~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_16~37_sumout\))) # (\Div1|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[685]~331_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[685]~331_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_16~37_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_17~37_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[751]~332_combout\);

\Div1|auto_generated|divider|divider|StageOut[717]~374\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[717]~374_combout\ = (!\Div1|auto_generated|divider|divider|op_16~1_sumout\ & \Div1|auto_generated|divider|divider|op_16~41_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_16~41_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[717]~374_combout\);

\Div1|auto_generated|divider|divider|StageOut[717]~375\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[717]~375_combout\ = (\Div1|auto_generated|divider|divider|op_16~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_15~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_15~41_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_15~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[651]~362_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[651]~362_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_15~41_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[717]~375_combout\);

\Div1|auto_generated|divider|divider|StageOut[749]~395\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[749]~395_combout\ = ( \Div1|auto_generated|divider|divider|op_17~45_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_17~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_16~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_16~45_sumout\))) # (\Div1|auto_generated|divider|divider|op_16~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[683]~394_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_17~45_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_17~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_16~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_16~45_sumout\))) # (\Div1|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[683]~394_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[683]~394_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_16~45_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_17~45_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[749]~395_combout\);

\Div1|auto_generated|divider|divider|StageOut[715]~434\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[715]~434_combout\ = (!\Div1|auto_generated|divider|divider|op_16~1_sumout\ & \Div1|auto_generated|divider|divider|op_16~49_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_16~49_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[715]~434_combout\);

\Div1|auto_generated|divider|divider|StageOut[715]~435\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[715]~435_combout\ = (\Div1|auto_generated|divider|divider|op_16~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_15~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_15~49_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_15~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[649]~422_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[649]~422_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_15~49_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[715]~435_combout\);

\Div1|auto_generated|divider|divider|StageOut[747]~452\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[747]~452_combout\ = ( \Div1|auto_generated|divider|divider|op_17~53_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_17~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_16~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_16~53_sumout\))) # (\Div1|auto_generated|divider|divider|op_16~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[681]~451_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_17~53_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_17~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_16~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_16~53_sumout\))) # (\Div1|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[681]~451_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[681]~451_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_16~53_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_17~53_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[747]~452_combout\);

\Div1|auto_generated|divider|divider|StageOut[713]~488\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[713]~488_combout\ = (!\Div1|auto_generated|divider|divider|op_16~1_sumout\ & \Div1|auto_generated|divider|divider|op_16~57_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_16~57_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[713]~488_combout\);

\Div1|auto_generated|divider|divider|StageOut[713]~489\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[713]~489_combout\ = (\Div1|auto_generated|divider|divider|op_16~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_15~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_15~57_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_15~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[647]~476_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[647]~476_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_15~57_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[713]~489_combout\);

\Div1|auto_generated|divider|divider|StageOut[745]~503\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[745]~503_combout\ = ( \Div1|auto_generated|divider|divider|op_17~61_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_17~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_16~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_16~61_sumout\))) # (\Div1|auto_generated|divider|divider|op_16~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[679]~502_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_17~61_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_17~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_16~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_16~61_sumout\))) # (\Div1|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[679]~502_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[679]~502_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_16~61_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_17~61_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[745]~503_combout\);

\Div1|auto_generated|divider|divider|StageOut[711]~536\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[711]~536_combout\ = (!\Div1|auto_generated|divider|divider|op_16~1_sumout\ & \Div1|auto_generated|divider|divider|op_16~65_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_16~65_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[711]~536_combout\);

\Div1|auto_generated|divider|divider|StageOut[711]~537\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[711]~537_combout\ = (\Div1|auto_generated|divider|divider|op_16~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_15~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_15~65_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_15~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[645]~524_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[645]~524_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_15~65_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[711]~537_combout\);

\Div1|auto_generated|divider|divider|StageOut[743]~548\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[743]~548_combout\ = ( \Div1|auto_generated|divider|divider|op_17~69_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_17~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_16~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_16~69_sumout\))) # (\Div1|auto_generated|divider|divider|op_16~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[677]~547_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_17~69_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_17~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_16~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_16~69_sumout\))) # (\Div1|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[677]~547_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[677]~547_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_16~69_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_17~69_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[743]~548_combout\);

\Div1|auto_generated|divider|divider|StageOut[709]~578\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[709]~578_combout\ = (!\Div1|auto_generated|divider|divider|op_16~1_sumout\ & \Div1|auto_generated|divider|divider|op_16~73_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_16~73_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[709]~578_combout\);

\Div1|auto_generated|divider|divider|StageOut[709]~579\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[709]~579_combout\ = (\Div1|auto_generated|divider|divider|op_16~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_15~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_15~73_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_15~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[643]~566_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[643]~566_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_15~73_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[709]~579_combout\);

\Div1|auto_generated|divider|divider|StageOut[741]~587\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[741]~587_combout\ = ( \Div1|auto_generated|divider|divider|op_17~77_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_17~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_16~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_16~77_sumout\))) # (\Div1|auto_generated|divider|divider|op_16~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[675]~586_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_17~77_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_17~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_16~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_16~77_sumout\))) # (\Div1|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[675]~586_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[675]~586_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_16~77_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_17~77_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[741]~587_combout\);

\Div1|auto_generated|divider|divider|StageOut[707]~614\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[707]~614_combout\ = (!\Div1|auto_generated|divider|divider|op_16~1_sumout\ & \Div1|auto_generated|divider|divider|op_16~81_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_16~81_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[707]~614_combout\);

\Div1|auto_generated|divider|divider|StageOut[707]~615\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[707]~615_combout\ = (\Div1|auto_generated|divider|divider|op_16~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_15~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_15~81_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_15~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[641]~602_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[641]~602_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_15~81_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[707]~615_combout\);

\Div1|auto_generated|divider|divider|StageOut[739]~620\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[739]~620_combout\ = ( \Div1|auto_generated|divider|divider|op_17~85_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_17~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_16~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_16~85_sumout\))) # (\Div1|auto_generated|divider|divider|op_16~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[673]~619_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_17~85_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_17~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_16~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_16~85_sumout\))) # (\Div1|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[673]~619_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[673]~619_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_16~85_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_17~85_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[739]~620_combout\);

\Div1|auto_generated|divider|divider|StageOut[705]~644\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[705]~644_combout\ = (!\Div1|auto_generated|divider|divider|op_16~1_sumout\ & \Div1|auto_generated|divider|divider|op_16~89_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_16~89_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[705]~644_combout\);

\Div1|auto_generated|divider|divider|StageOut[705]~645\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[705]~645_combout\ = (\Div1|auto_generated|divider|divider|op_16~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_15~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_15~89_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_15~1_sumout\ & (average(10)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_average(10),
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_15~89_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[705]~645_combout\);

\Div1|auto_generated|divider|divider|StageOut[737]~647\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[737]~647_combout\ = ( \Div1|auto_generated|divider|divider|op_17~93_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_17~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_16~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_16~93_sumout\))) # (\Div1|auto_generated|divider|divider|op_16~1_sumout\ & (average(9)))) ) ) # ( !\Div1|auto_generated|divider|divider|op_17~93_sumout\ & ( (\Div1|auto_generated|divider|divider|op_17~1_sumout\ & 
-- ((!\Div1|auto_generated|divider|divider|op_16~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_16~93_sumout\))) # (\Div1|auto_generated|divider|divider|op_16~1_sumout\ & (average(9))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_average(9),
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_16~93_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_17~93_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[737]~647_combout\);

\Div0|auto_generated|divider|divider|StageOut[107]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[107]~28_combout\ = (!\Div0|auto_generated|divider|divider|op_15~1_sumout\ & \Div0|auto_generated|divider|divider|op_15~17_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_15~17_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[107]~28_combout\);

\Div0|auto_generated|divider|divider|StageOut[107]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[107]~31_combout\ = (\Div0|auto_generated|divider|divider|op_15~1_sumout\ & \Div0|auto_generated|divider|divider|StageOut[101]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[101]~30_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[107]~31_combout\);

\Div0|auto_generated|divider|divider|StageOut[106]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[106]~26_combout\ = (!\Div0|auto_generated|divider|divider|op_15~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_15~13_sumout\))) # (\Div0|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[100]~25_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[100]~25_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_15~13_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[106]~26_combout\);

\Div0|auto_generated|divider|divider|StageOut[105]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[105]~21_combout\ = (!\Div0|auto_generated|divider|divider|op_15~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_15~9_sumout\))) # (\Div0|auto_generated|divider|divider|op_15~1_sumout\ & (average(9)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_average(9),
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_15~9_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[105]~21_combout\);

\Div0|auto_generated|divider|divider|op_17~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_17~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div0|auto_generated|divider|divider|op_17~26_cout\);

\Div0|auto_generated|divider|divider|op_17~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_17~9_sumout\ = SUM(( average(7) ) + ( last_index(0) ) + ( \Div0|auto_generated|divider|divider|op_17~26_cout\ ))
-- \Div0|auto_generated|divider|divider|op_17~10\ = CARRY(( average(7) ) + ( last_index(0) ) + ( \Div0|auto_generated|divider|divider|op_17~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_average(7),
	dataf => ALT_INV_last_index(0),
	cin => \Div0|auto_generated|divider|divider|op_17~26_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_17~9_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_17~10\);

\Div0|auto_generated|divider|divider|op_17~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_17~13_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_16~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_16~9_sumout\))) # (\Div0|auto_generated|divider|divider|op_16~1_sumout\ & (average(8))) ) + ( 
-- !last_index(0) $ (last_index(1)) ) + ( \Div0|auto_generated|divider|divider|op_17~10\ ))
-- \Div0|auto_generated|divider|divider|op_17~14\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_16~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_16~9_sumout\))) # (\Div0|auto_generated|divider|divider|op_16~1_sumout\ & (average(8))) ) + ( 
-- !last_index(0) $ (last_index(1)) ) + ( \Div0|auto_generated|divider|divider|op_17~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011111111000000000000000000000001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datab => ALT_INV_average(8),
	datac => ALT_INV_last_index(0),
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_16~9_sumout\,
	dataf => ALT_INV_last_index(1),
	cin => \Div0|auto_generated|divider|divider|op_17~10\,
	sumout => \Div0|auto_generated|divider|divider|op_17~13_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_17~14\);

\Div0|auto_generated|divider|divider|op_17~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_17~17_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_16~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_16~13_sumout\))) # (\Div0|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[105]~21_combout\)) ) + ( !\Add2~1_combout\ ) + ( \Div0|auto_generated|divider|divider|op_17~14\ ))
-- \Div0|auto_generated|divider|divider|op_17~18\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_16~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_16~13_sumout\))) # (\Div0|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[105]~21_combout\)) ) + ( !\Add2~1_combout\ ) + ( \Div0|auto_generated|divider|divider|op_17~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[105]~21_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_16~13_sumout\,
	dataf => \ALT_INV_Add2~1_combout\,
	cin => \Div0|auto_generated|divider|divider|op_17~14\,
	sumout => \Div0|auto_generated|divider|divider|op_17~17_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_17~18\);

\Div0|auto_generated|divider|divider|op_17~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_17~21_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_16~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_16~17_sumout\))) # (\Div0|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[106]~26_combout\)) ) + ( !\Add2~2_combout\ ) + ( \Div0|auto_generated|divider|divider|op_17~18\ ))
-- \Div0|auto_generated|divider|divider|op_17~22\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_16~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_16~17_sumout\))) # (\Div0|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[106]~26_combout\)) ) + ( !\Add2~2_combout\ ) + ( \Div0|auto_generated|divider|divider|op_17~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[106]~26_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_16~17_sumout\,
	dataf => \ALT_INV_Add2~2_combout\,
	cin => \Div0|auto_generated|divider|divider|op_17~18\,
	sumout => \Div0|auto_generated|divider|divider|op_17~21_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_17~22\);

\Div0|auto_generated|divider|divider|op_17~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_17~6_cout\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_16~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_16~21_sumout\)))) # (\Div0|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[107]~31_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[107]~28_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_17~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[107]~28_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_16~21_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[107]~31_combout\,
	cin => \Div0|auto_generated|divider|divider|op_17~22\,
	cout => \Div0|auto_generated|divider|divider|op_17~6_cout\);

\Div0|auto_generated|divider|divider|op_17~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_17~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_17~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|op_17~6_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_17~1_sumout\);

\average~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \average~7_combout\ = (!\state~q\ & ((!\Div0|auto_generated|divider|divider|op_17~1_sumout\))) # (\state~q\ & (!\Div1|auto_generated|divider|divider|op_18~1_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110010011100100111001001110010011100100111001001110010011100100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_state~q\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	combout => \average~7_combout\);

\average[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_NEW~input_o\,
	d => \average~7_combout\,
	ena => \RESETN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => average(7));

\Div1|auto_generated|divider|divider|op_18~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_18~101_sumout\ = SUM(( average(7) ) + ( VCC ) + ( !VCC ))
-- \Div1|auto_generated|divider|divider|op_18~102\ = CARRY(( average(7) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_average(7),
	cin => GND,
	sumout => \Div1|auto_generated|divider|divider|op_18~101_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_18~102\);

\Div1|auto_generated|divider|divider|op_18~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_18~97_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_17~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_17~97_sumout\))) # (\Div1|auto_generated|divider|divider|op_17~1_sumout\ & (average(8))) ) + ( 
-- VCC ) + ( \Div1|auto_generated|divider|divider|op_18~102\ ))
-- \Div1|auto_generated|divider|divider|op_18~98\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_17~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_17~97_sumout\))) # (\Div1|auto_generated|divider|divider|op_17~1_sumout\ & (average(8))) ) + ( VCC 
-- ) + ( \Div1|auto_generated|divider|divider|op_18~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_average(8),
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_17~97_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_18~102\,
	sumout => \Div1|auto_generated|divider|divider|op_18~97_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_18~98\);

\Div1|auto_generated|divider|divider|op_18~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_18~93_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[737]~647_combout\ ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_18~98\ ))
-- \Div1|auto_generated|divider|divider|op_18~94\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[737]~647_combout\ ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_18~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[737]~647_combout\,
	cin => \Div1|auto_generated|divider|divider|op_18~98\,
	sumout => \Div1|auto_generated|divider|divider|op_18~93_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_18~94\);

\Div1|auto_generated|divider|divider|op_18~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_18~89_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_17~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_17~89_sumout\)))) # (\Div1|auto_generated|divider|divider|op_17~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[705]~645_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[705]~644_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_18~94\ ))
-- \Div1|auto_generated|divider|divider|op_18~90\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_17~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_17~89_sumout\)))) # (\Div1|auto_generated|divider|divider|op_17~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[705]~645_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[705]~644_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_18~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[705]~644_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_17~89_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[705]~645_combout\,
	cin => \Div1|auto_generated|divider|divider|op_18~94\,
	sumout => \Div1|auto_generated|divider|divider|op_18~89_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_18~90\);

\Div1|auto_generated|divider|divider|op_18~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_18~85_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[739]~620_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_18~90\ ))
-- \Div1|auto_generated|divider|divider|op_18~86\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[739]~620_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_18~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[739]~620_combout\,
	cin => \Div1|auto_generated|divider|divider|op_18~90\,
	sumout => \Div1|auto_generated|divider|divider|op_18~85_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_18~86\);

\Div1|auto_generated|divider|divider|op_18~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_18~81_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_17~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_17~81_sumout\)))) # (\Div1|auto_generated|divider|divider|op_17~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[707]~615_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[707]~614_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_18~86\ ))
-- \Div1|auto_generated|divider|divider|op_18~82\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_17~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_17~81_sumout\)))) # (\Div1|auto_generated|divider|divider|op_17~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[707]~615_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[707]~614_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_18~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[707]~614_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_17~81_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[707]~615_combout\,
	cin => \Div1|auto_generated|divider|divider|op_18~86\,
	sumout => \Div1|auto_generated|divider|divider|op_18~81_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_18~82\);

\Div1|auto_generated|divider|divider|op_18~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_18~77_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[741]~587_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_18~82\ ))
-- \Div1|auto_generated|divider|divider|op_18~78\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[741]~587_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_18~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[741]~587_combout\,
	cin => \Div1|auto_generated|divider|divider|op_18~82\,
	sumout => \Div1|auto_generated|divider|divider|op_18~77_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_18~78\);

\Div1|auto_generated|divider|divider|op_18~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_18~73_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_17~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_17~73_sumout\)))) # (\Div1|auto_generated|divider|divider|op_17~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[709]~579_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[709]~578_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_18~78\ ))
-- \Div1|auto_generated|divider|divider|op_18~74\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_17~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_17~73_sumout\)))) # (\Div1|auto_generated|divider|divider|op_17~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[709]~579_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[709]~578_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_18~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[709]~578_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_17~73_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[709]~579_combout\,
	cin => \Div1|auto_generated|divider|divider|op_18~78\,
	sumout => \Div1|auto_generated|divider|divider|op_18~73_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_18~74\);

\Div1|auto_generated|divider|divider|op_18~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_18~69_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[743]~548_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_18~74\ ))
-- \Div1|auto_generated|divider|divider|op_18~70\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[743]~548_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_18~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[743]~548_combout\,
	cin => \Div1|auto_generated|divider|divider|op_18~74\,
	sumout => \Div1|auto_generated|divider|divider|op_18~69_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_18~70\);

\Div1|auto_generated|divider|divider|op_18~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_18~65_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_17~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_17~65_sumout\)))) # (\Div1|auto_generated|divider|divider|op_17~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[711]~537_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[711]~536_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_18~70\ ))
-- \Div1|auto_generated|divider|divider|op_18~66\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_17~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_17~65_sumout\)))) # (\Div1|auto_generated|divider|divider|op_17~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[711]~537_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[711]~536_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_18~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[711]~536_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_17~65_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[711]~537_combout\,
	cin => \Div1|auto_generated|divider|divider|op_18~70\,
	sumout => \Div1|auto_generated|divider|divider|op_18~65_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_18~66\);

\Div1|auto_generated|divider|divider|op_18~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_18~61_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[745]~503_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_18~66\ ))
-- \Div1|auto_generated|divider|divider|op_18~62\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[745]~503_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_18~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[745]~503_combout\,
	cin => \Div1|auto_generated|divider|divider|op_18~66\,
	sumout => \Div1|auto_generated|divider|divider|op_18~61_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_18~62\);

\Div1|auto_generated|divider|divider|op_18~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_18~57_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_17~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_17~57_sumout\)))) # (\Div1|auto_generated|divider|divider|op_17~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[713]~489_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[713]~488_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_18~62\ ))
-- \Div1|auto_generated|divider|divider|op_18~58\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_17~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_17~57_sumout\)))) # (\Div1|auto_generated|divider|divider|op_17~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[713]~489_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[713]~488_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_18~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[713]~488_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_17~57_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[713]~489_combout\,
	cin => \Div1|auto_generated|divider|divider|op_18~62\,
	sumout => \Div1|auto_generated|divider|divider|op_18~57_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_18~58\);

\Div1|auto_generated|divider|divider|op_18~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_18~53_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[747]~452_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_18~58\ ))
-- \Div1|auto_generated|divider|divider|op_18~54\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[747]~452_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_18~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[747]~452_combout\,
	cin => \Div1|auto_generated|divider|divider|op_18~58\,
	sumout => \Div1|auto_generated|divider|divider|op_18~53_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_18~54\);

\Div1|auto_generated|divider|divider|op_18~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_18~49_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_17~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_17~49_sumout\)))) # (\Div1|auto_generated|divider|divider|op_17~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[715]~435_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[715]~434_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_18~54\ ))
-- \Div1|auto_generated|divider|divider|op_18~50\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_17~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_17~49_sumout\)))) # (\Div1|auto_generated|divider|divider|op_17~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[715]~435_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[715]~434_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_18~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[715]~434_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_17~49_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[715]~435_combout\,
	cin => \Div1|auto_generated|divider|divider|op_18~54\,
	sumout => \Div1|auto_generated|divider|divider|op_18~49_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_18~50\);

\Div1|auto_generated|divider|divider|op_18~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_18~45_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[749]~395_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_18~50\ ))
-- \Div1|auto_generated|divider|divider|op_18~46\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[749]~395_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_18~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[749]~395_combout\,
	cin => \Div1|auto_generated|divider|divider|op_18~50\,
	sumout => \Div1|auto_generated|divider|divider|op_18~45_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_18~46\);

\Div1|auto_generated|divider|divider|op_18~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_18~41_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_17~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_17~41_sumout\)))) # (\Div1|auto_generated|divider|divider|op_17~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[717]~375_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[717]~374_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_18~46\ ))
-- \Div1|auto_generated|divider|divider|op_18~42\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_17~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_17~41_sumout\)))) # (\Div1|auto_generated|divider|divider|op_17~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[717]~375_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[717]~374_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_18~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[717]~374_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_17~41_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[717]~375_combout\,
	cin => \Div1|auto_generated|divider|divider|op_18~46\,
	sumout => \Div1|auto_generated|divider|divider|op_18~41_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_18~42\);

\Div1|auto_generated|divider|divider|op_18~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_18~37_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[751]~332_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_18~42\ ))
-- \Div1|auto_generated|divider|divider|op_18~38\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[751]~332_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_18~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[751]~332_combout\,
	cin => \Div1|auto_generated|divider|divider|op_18~42\,
	sumout => \Div1|auto_generated|divider|divider|op_18~37_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_18~38\);

\Div1|auto_generated|divider|divider|op_18~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_18~33_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_17~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_17~33_sumout\)))) # (\Div1|auto_generated|divider|divider|op_17~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[719]~311_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[719]~310_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_18~38\ ))
-- \Div1|auto_generated|divider|divider|op_18~34\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_17~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_17~33_sumout\)))) # (\Div1|auto_generated|divider|divider|op_17~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[719]~311_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[719]~310_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_18~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[719]~310_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_17~33_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[719]~311_combout\,
	cin => \Div1|auto_generated|divider|divider|op_18~38\,
	sumout => \Div1|auto_generated|divider|divider|op_18~33_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_18~34\);

\Div1|auto_generated|divider|divider|op_18~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_18~29_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[753]~263_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_18~34\ ))
-- \Div1|auto_generated|divider|divider|op_18~30\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[753]~263_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_18~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[753]~263_combout\,
	cin => \Div1|auto_generated|divider|divider|op_18~34\,
	sumout => \Div1|auto_generated|divider|divider|op_18~29_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_18~30\);

\Div1|auto_generated|divider|divider|op_18~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_18~25_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_17~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_17~25_sumout\)))) # (\Div1|auto_generated|divider|divider|op_17~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[721]~239_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[721]~238_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_18~30\ ))
-- \Div1|auto_generated|divider|divider|op_18~26\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_17~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_17~25_sumout\)))) # (\Div1|auto_generated|divider|divider|op_17~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[721]~239_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[721]~238_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_18~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[721]~238_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_17~25_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[721]~239_combout\,
	cin => \Div1|auto_generated|divider|divider|op_18~30\,
	sumout => \Div1|auto_generated|divider|divider|op_18~25_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_18~26\);

\Div1|auto_generated|divider|divider|op_18~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_18~21_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[755]~188_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_18~26\ ))
-- \Div1|auto_generated|divider|divider|op_18~22\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[755]~188_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_18~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[755]~188_combout\,
	cin => \Div1|auto_generated|divider|divider|op_18~26\,
	sumout => \Div1|auto_generated|divider|divider|op_18~21_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_18~22\);

\Div1|auto_generated|divider|divider|op_18~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_18~17_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_17~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_17~17_sumout\)))) # (\Div1|auto_generated|divider|divider|op_17~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[723]~161_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[723]~160_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_18~22\ ))
-- \Div1|auto_generated|divider|divider|op_18~18\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_17~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_17~17_sumout\)))) # (\Div1|auto_generated|divider|divider|op_17~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[723]~161_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[723]~160_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_18~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[723]~160_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_17~17_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[723]~161_combout\,
	cin => \Div1|auto_generated|divider|divider|op_18~22\,
	sumout => \Div1|auto_generated|divider|divider|op_18~17_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_18~18\);

\Div1|auto_generated|divider|divider|op_18~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_18~13_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[757]~107_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_18~18\ ))
-- \Div1|auto_generated|divider|divider|op_18~14\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[757]~107_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_18~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[757]~107_combout\,
	cin => \Div1|auto_generated|divider|divider|op_18~18\,
	sumout => \Div1|auto_generated|divider|divider|op_18~13_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_18~14\);

\Div1|auto_generated|divider|divider|op_18~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_18~9_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_17~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_17~9_sumout\)))) # (\Div1|auto_generated|divider|divider|op_17~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[725]~79_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[725]~78_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_18~14\ ))
-- \Div1|auto_generated|divider|divider|op_18~10\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_17~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_17~9_sumout\)))) # (\Div1|auto_generated|divider|divider|op_17~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[725]~79_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[725]~78_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_18~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[725]~78_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_17~9_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[725]~79_combout\,
	cin => \Div1|auto_generated|divider|divider|op_18~14\,
	sumout => \Div1|auto_generated|divider|divider|op_18~9_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_18~10\);

\Div1|auto_generated|divider|divider|op_18~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_18~5_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_17~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_17~5_sumout\)))) # (\Div1|auto_generated|divider|divider|op_17~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[726]~46_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[726]~7_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_18~10\ ))
-- \Div1|auto_generated|divider|divider|op_18~6\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_17~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_17~5_sumout\)))) # (\Div1|auto_generated|divider|divider|op_17~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[726]~46_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[726]~7_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_18~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[726]~7_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_17~5_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[726]~46_combout\,
	cin => \Div1|auto_generated|divider|divider|op_18~10\,
	sumout => \Div1|auto_generated|divider|divider|op_18~5_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_18~6\);

\Div1|auto_generated|divider|divider|op_18~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_18~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_18~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|op_18~6\,
	sumout => \Div1|auto_generated|divider|divider|op_18~1_sumout\);

\Div1|auto_generated|divider|divider|StageOut[759]~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[759]~47_combout\ = (\Div1|auto_generated|divider|divider|op_17~1_sumout\ & ((\Div1|auto_generated|divider|divider|StageOut[726]~46_combout\) # (\Div1|auto_generated|divider|divider|StageOut[726]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010100010101000101010001010100010101000101010001010100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[726]~7_combout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[726]~46_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[759]~47_combout\);

\Div1|auto_generated|divider|divider|StageOut[791]~68\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[791]~68_combout\ = ( \Div1|auto_generated|divider|divider|op_18~9_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_18~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_17~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_17~9_sumout\))) # (\Div1|auto_generated|divider|divider|op_17~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[725]~67_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_18~9_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_18~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_17~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_17~9_sumout\))) # (\Div1|auto_generated|divider|divider|op_17~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[725]~67_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[725]~67_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_17~9_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_18~9_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[791]~68_combout\);

\Div1|auto_generated|divider|divider|StageOut[757]~116\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[757]~116_combout\ = (!\Div1|auto_generated|divider|divider|op_17~1_sumout\ & \Div1|auto_generated|divider|divider|op_17~13_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_17~13_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[757]~116_combout\);

\Div1|auto_generated|divider|divider|StageOut[757]~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[757]~117_combout\ = (\Div1|auto_generated|divider|divider|op_17~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_16~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_16~13_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_16~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[691]~106_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[691]~106_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_16~13_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[757]~117_combout\);

\Div1|auto_generated|divider|divider|StageOut[789]~150\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[789]~150_combout\ = ( \Div1|auto_generated|divider|divider|op_18~17_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_18~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_17~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_17~17_sumout\))) # (\Div1|auto_generated|divider|divider|op_17~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[723]~149_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_18~17_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_18~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_17~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_17~17_sumout\))) # (\Div1|auto_generated|divider|divider|op_17~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[723]~149_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[723]~149_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_17~17_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_18~17_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[789]~150_combout\);

\Div1|auto_generated|divider|divider|StageOut[755]~197\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[755]~197_combout\ = (!\Div1|auto_generated|divider|divider|op_17~1_sumout\ & \Div1|auto_generated|divider|divider|op_17~21_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_17~21_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[755]~197_combout\);

\Div1|auto_generated|divider|divider|StageOut[755]~198\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[755]~198_combout\ = (\Div1|auto_generated|divider|divider|op_17~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_16~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_16~21_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_16~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[689]~187_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[689]~187_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_16~21_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[755]~198_combout\);

\Div1|auto_generated|divider|divider|StageOut[787]~228\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[787]~228_combout\ = ( \Div1|auto_generated|divider|divider|op_18~25_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_18~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_17~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_17~25_sumout\))) # (\Div1|auto_generated|divider|divider|op_17~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[721]~227_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_18~25_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_18~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_17~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_17~25_sumout\))) # (\Div1|auto_generated|divider|divider|op_17~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[721]~227_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[721]~227_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_17~25_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_18~25_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[787]~228_combout\);

\Div1|auto_generated|divider|divider|StageOut[753]~272\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[753]~272_combout\ = (!\Div1|auto_generated|divider|divider|op_17~1_sumout\ & \Div1|auto_generated|divider|divider|op_17~29_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_17~29_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[753]~272_combout\);

\Div1|auto_generated|divider|divider|StageOut[753]~273\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[753]~273_combout\ = (\Div1|auto_generated|divider|divider|op_17~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_16~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_16~29_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_16~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[687]~262_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[687]~262_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_16~29_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[753]~273_combout\);

\Div1|auto_generated|divider|divider|StageOut[785]~300\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[785]~300_combout\ = ( \Div1|auto_generated|divider|divider|op_18~33_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_18~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_17~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_17~33_sumout\))) # (\Div1|auto_generated|divider|divider|op_17~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[719]~299_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_18~33_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_18~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_17~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_17~33_sumout\))) # (\Div1|auto_generated|divider|divider|op_17~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[719]~299_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[719]~299_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_17~33_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_18~33_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[785]~300_combout\);

\Div1|auto_generated|divider|divider|StageOut[751]~341\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[751]~341_combout\ = (!\Div1|auto_generated|divider|divider|op_17~1_sumout\ & \Div1|auto_generated|divider|divider|op_17~37_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_17~37_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[751]~341_combout\);

\Div1|auto_generated|divider|divider|StageOut[751]~342\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[751]~342_combout\ = (\Div1|auto_generated|divider|divider|op_17~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_16~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_16~37_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_16~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[685]~331_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[685]~331_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_16~37_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[751]~342_combout\);

\Div1|auto_generated|divider|divider|StageOut[783]~364\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[783]~364_combout\ = ( \Div1|auto_generated|divider|divider|op_18~41_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_18~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_17~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_17~41_sumout\))) # (\Div1|auto_generated|divider|divider|op_17~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[717]~363_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_18~41_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_18~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_17~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_17~41_sumout\))) # (\Div1|auto_generated|divider|divider|op_17~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[717]~363_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[717]~363_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_17~41_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_18~41_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[783]~364_combout\);

\Div1|auto_generated|divider|divider|StageOut[749]~404\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[749]~404_combout\ = (!\Div1|auto_generated|divider|divider|op_17~1_sumout\ & \Div1|auto_generated|divider|divider|op_17~45_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_17~45_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[749]~404_combout\);

\Div1|auto_generated|divider|divider|StageOut[749]~405\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[749]~405_combout\ = (\Div1|auto_generated|divider|divider|op_17~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_16~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_16~45_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_16~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[683]~394_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[683]~394_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_16~45_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[749]~405_combout\);

\Div1|auto_generated|divider|divider|StageOut[781]~424\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[781]~424_combout\ = ( \Div1|auto_generated|divider|divider|op_18~49_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_18~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_17~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_17~49_sumout\))) # (\Div1|auto_generated|divider|divider|op_17~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[715]~423_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_18~49_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_18~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_17~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_17~49_sumout\))) # (\Div1|auto_generated|divider|divider|op_17~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[715]~423_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[715]~423_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_17~49_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_18~49_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[781]~424_combout\);

\Div1|auto_generated|divider|divider|StageOut[747]~461\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[747]~461_combout\ = (!\Div1|auto_generated|divider|divider|op_17~1_sumout\ & \Div1|auto_generated|divider|divider|op_17~53_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_17~53_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[747]~461_combout\);

\Div1|auto_generated|divider|divider|StageOut[747]~462\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[747]~462_combout\ = (\Div1|auto_generated|divider|divider|op_17~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_16~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_16~53_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_16~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[681]~451_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[681]~451_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_16~53_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[747]~462_combout\);

\Div1|auto_generated|divider|divider|StageOut[779]~478\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[779]~478_combout\ = ( \Div1|auto_generated|divider|divider|op_18~57_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_18~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_17~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_17~57_sumout\))) # (\Div1|auto_generated|divider|divider|op_17~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[713]~477_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_18~57_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_18~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_17~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_17~57_sumout\))) # (\Div1|auto_generated|divider|divider|op_17~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[713]~477_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[713]~477_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_17~57_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_18~57_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[779]~478_combout\);

\Div1|auto_generated|divider|divider|StageOut[745]~512\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[745]~512_combout\ = (!\Div1|auto_generated|divider|divider|op_17~1_sumout\ & \Div1|auto_generated|divider|divider|op_17~61_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_17~61_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[745]~512_combout\);

\Div1|auto_generated|divider|divider|StageOut[745]~513\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[745]~513_combout\ = (\Div1|auto_generated|divider|divider|op_17~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_16~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_16~61_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_16~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[679]~502_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[679]~502_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_16~61_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[745]~513_combout\);

\Div1|auto_generated|divider|divider|StageOut[777]~526\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[777]~526_combout\ = ( \Div1|auto_generated|divider|divider|op_18~65_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_18~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_17~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_17~65_sumout\))) # (\Div1|auto_generated|divider|divider|op_17~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[711]~525_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_18~65_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_18~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_17~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_17~65_sumout\))) # (\Div1|auto_generated|divider|divider|op_17~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[711]~525_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[711]~525_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_17~65_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_18~65_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[777]~526_combout\);

\Div1|auto_generated|divider|divider|StageOut[743]~557\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[743]~557_combout\ = (!\Div1|auto_generated|divider|divider|op_17~1_sumout\ & \Div1|auto_generated|divider|divider|op_17~69_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_17~69_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[743]~557_combout\);

\Div1|auto_generated|divider|divider|StageOut[743]~558\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[743]~558_combout\ = (\Div1|auto_generated|divider|divider|op_17~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_16~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_16~69_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_16~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[677]~547_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[677]~547_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_16~69_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[743]~558_combout\);

\Div1|auto_generated|divider|divider|StageOut[775]~568\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[775]~568_combout\ = ( \Div1|auto_generated|divider|divider|op_18~73_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_18~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_17~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_17~73_sumout\))) # (\Div1|auto_generated|divider|divider|op_17~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[709]~567_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_18~73_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_18~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_17~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_17~73_sumout\))) # (\Div1|auto_generated|divider|divider|op_17~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[709]~567_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[709]~567_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_17~73_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_18~73_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[775]~568_combout\);

\Div1|auto_generated|divider|divider|StageOut[741]~596\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[741]~596_combout\ = (!\Div1|auto_generated|divider|divider|op_17~1_sumout\ & \Div1|auto_generated|divider|divider|op_17~77_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_17~77_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[741]~596_combout\);

\Div1|auto_generated|divider|divider|StageOut[741]~597\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[741]~597_combout\ = (\Div1|auto_generated|divider|divider|op_17~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_16~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_16~77_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_16~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[675]~586_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[675]~586_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_16~77_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[741]~597_combout\);

\Div1|auto_generated|divider|divider|StageOut[773]~604\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[773]~604_combout\ = ( \Div1|auto_generated|divider|divider|op_18~81_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_18~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_17~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_17~81_sumout\))) # (\Div1|auto_generated|divider|divider|op_17~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[707]~603_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_18~81_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_18~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_17~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_17~81_sumout\))) # (\Div1|auto_generated|divider|divider|op_17~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[707]~603_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[707]~603_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_17~81_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_18~81_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[773]~604_combout\);

\Div1|auto_generated|divider|divider|StageOut[739]~629\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[739]~629_combout\ = (!\Div1|auto_generated|divider|divider|op_17~1_sumout\ & \Div1|auto_generated|divider|divider|op_17~85_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_17~85_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[739]~629_combout\);

\Div1|auto_generated|divider|divider|StageOut[739]~630\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[739]~630_combout\ = (\Div1|auto_generated|divider|divider|op_17~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_16~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_16~85_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_16~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[673]~619_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[673]~619_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_16~85_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[739]~630_combout\);

\Div1|auto_generated|divider|divider|StageOut[771]~634\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[771]~634_combout\ = ( \Div1|auto_generated|divider|divider|op_18~89_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_18~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_17~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_17~89_sumout\))) # (\Div1|auto_generated|divider|divider|op_17~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[705]~633_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_18~89_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_18~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_17~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_17~89_sumout\))) # (\Div1|auto_generated|divider|divider|op_17~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[705]~633_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[705]~633_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_17~89_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_18~89_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[771]~634_combout\);

\Div1|auto_generated|divider|divider|StageOut[737]~656\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[737]~656_combout\ = (!\Div1|auto_generated|divider|divider|op_17~1_sumout\ & \Div1|auto_generated|divider|divider|op_17~93_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_17~93_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[737]~656_combout\);

\Div1|auto_generated|divider|divider|StageOut[737]~657\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[737]~657_combout\ = (\Div1|auto_generated|divider|divider|op_17~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_16~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_16~93_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_16~1_sumout\ & (average(9)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_average(9),
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_16~93_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[737]~657_combout\);

\Div1|auto_generated|divider|divider|StageOut[769]~658\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[769]~658_combout\ = ( \Div1|auto_generated|divider|divider|op_18~97_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_18~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_17~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_17~97_sumout\))) # (\Div1|auto_generated|divider|divider|op_17~1_sumout\ & (average(8)))) ) ) # ( !\Div1|auto_generated|divider|divider|op_18~97_sumout\ & ( (\Div1|auto_generated|divider|divider|op_18~1_sumout\ & 
-- ((!\Div1|auto_generated|divider|divider|op_17~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_17~97_sumout\))) # (\Div1|auto_generated|divider|divider|op_17~1_sumout\ & (average(8))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_average(8),
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_17~97_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_18~97_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[769]~658_combout\);

\Div1|auto_generated|divider|divider|op_19~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_19~5_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_18~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_18~5_sumout\)))) # (\Div1|auto_generated|divider|divider|op_18~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[759]~47_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[759]~6_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_19~10\ ))
-- \Div1|auto_generated|divider|divider|op_19~6\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_18~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_18~5_sumout\)))) # (\Div1|auto_generated|divider|divider|op_18~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[759]~47_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[759]~6_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_19~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[759]~6_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_18~5_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[759]~47_combout\,
	cin => \Div1|auto_generated|divider|divider|op_19~10\,
	sumout => \Div1|auto_generated|divider|divider|op_19~5_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_19~6\);

\Div1|auto_generated|divider|divider|op_19~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_19~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_19~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|op_19~6\,
	sumout => \Div1|auto_generated|divider|divider|op_19~1_sumout\);

\Div0|auto_generated|divider|divider|StageOut[112]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[112]~24_combout\ = (!\Div0|auto_generated|divider|divider|op_16~1_sumout\ & \Div0|auto_generated|divider|divider|op_16~17_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_16~17_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[112]~24_combout\);

\Div0|auto_generated|divider|divider|StageOut[112]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[112]~27_combout\ = (\Div0|auto_generated|divider|divider|op_16~1_sumout\ & \Div0|auto_generated|divider|divider|StageOut[106]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[106]~26_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[112]~27_combout\);

\Div0|auto_generated|divider|divider|StageOut[111]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[111]~22_combout\ = (!\Div0|auto_generated|divider|divider|op_16~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_16~13_sumout\))) # (\Div0|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[105]~21_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[105]~21_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_16~13_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[111]~22_combout\);

\Div0|auto_generated|divider|divider|StageOut[110]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[110]~17_combout\ = (!\Div0|auto_generated|divider|divider|op_16~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_16~9_sumout\))) # (\Div0|auto_generated|divider|divider|op_16~1_sumout\ & (average(8)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_average(8),
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_16~9_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[110]~17_combout\);

\Div0|auto_generated|divider|divider|op_18~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_18~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div0|auto_generated|divider|divider|op_18~26_cout\);

\Div0|auto_generated|divider|divider|op_18~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_18~9_sumout\ = SUM(( average(6) ) + ( last_index(0) ) + ( \Div0|auto_generated|divider|divider|op_18~26_cout\ ))
-- \Div0|auto_generated|divider|divider|op_18~10\ = CARRY(( average(6) ) + ( last_index(0) ) + ( \Div0|auto_generated|divider|divider|op_18~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_average(6),
	dataf => ALT_INV_last_index(0),
	cin => \Div0|auto_generated|divider|divider|op_18~26_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_18~9_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_18~10\);

\Div0|auto_generated|divider|divider|op_18~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_18~13_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_17~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_17~9_sumout\))) # (\Div0|auto_generated|divider|divider|op_17~1_sumout\ & (average(7))) ) + ( 
-- !last_index(0) $ (last_index(1)) ) + ( \Div0|auto_generated|divider|divider|op_18~10\ ))
-- \Div0|auto_generated|divider|divider|op_18~14\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_17~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_17~9_sumout\))) # (\Div0|auto_generated|divider|divider|op_17~1_sumout\ & (average(7))) ) + ( 
-- !last_index(0) $ (last_index(1)) ) + ( \Div0|auto_generated|divider|divider|op_18~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011111111000000000000000000000001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datab => ALT_INV_average(7),
	datac => ALT_INV_last_index(0),
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_17~9_sumout\,
	dataf => ALT_INV_last_index(1),
	cin => \Div0|auto_generated|divider|divider|op_18~10\,
	sumout => \Div0|auto_generated|divider|divider|op_18~13_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_18~14\);

\Div0|auto_generated|divider|divider|op_18~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_18~17_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_17~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_17~13_sumout\))) # (\Div0|auto_generated|divider|divider|op_17~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[110]~17_combout\)) ) + ( !\Add2~1_combout\ ) + ( \Div0|auto_generated|divider|divider|op_18~14\ ))
-- \Div0|auto_generated|divider|divider|op_18~18\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_17~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_17~13_sumout\))) # (\Div0|auto_generated|divider|divider|op_17~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[110]~17_combout\)) ) + ( !\Add2~1_combout\ ) + ( \Div0|auto_generated|divider|divider|op_18~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[110]~17_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_17~13_sumout\,
	dataf => \ALT_INV_Add2~1_combout\,
	cin => \Div0|auto_generated|divider|divider|op_18~14\,
	sumout => \Div0|auto_generated|divider|divider|op_18~17_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_18~18\);

\Div0|auto_generated|divider|divider|op_18~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_18~21_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_17~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_17~17_sumout\))) # (\Div0|auto_generated|divider|divider|op_17~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[111]~22_combout\)) ) + ( !\Add2~2_combout\ ) + ( \Div0|auto_generated|divider|divider|op_18~18\ ))
-- \Div0|auto_generated|divider|divider|op_18~22\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_17~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_17~17_sumout\))) # (\Div0|auto_generated|divider|divider|op_17~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[111]~22_combout\)) ) + ( !\Add2~2_combout\ ) + ( \Div0|auto_generated|divider|divider|op_18~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[111]~22_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_17~17_sumout\,
	dataf => \ALT_INV_Add2~2_combout\,
	cin => \Div0|auto_generated|divider|divider|op_18~18\,
	sumout => \Div0|auto_generated|divider|divider|op_18~21_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_18~22\);

\Div0|auto_generated|divider|divider|op_18~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_18~6_cout\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_17~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_17~21_sumout\)))) # (\Div0|auto_generated|divider|divider|op_17~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[112]~27_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[112]~24_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_18~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[112]~24_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_17~21_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[112]~27_combout\,
	cin => \Div0|auto_generated|divider|divider|op_18~22\,
	cout => \Div0|auto_generated|divider|divider|op_18~6_cout\);

\Div0|auto_generated|divider|divider|op_18~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_18~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_18~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|op_18~6_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_18~1_sumout\);

\average~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \average~6_combout\ = (!\state~q\ & ((!\Div0|auto_generated|divider|divider|op_18~1_sumout\))) # (\state~q\ & (!\Div1|auto_generated|divider|divider|op_19~1_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110010011100100111001001110010011100100111001001110010011100100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_state~q\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	combout => \average~6_combout\);

\average[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_NEW~input_o\,
	d => \average~6_combout\,
	ena => \RESETN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => average(6));

\Div1|auto_generated|divider|divider|op_19~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_19~105_sumout\ = SUM(( average(6) ) + ( VCC ) + ( !VCC ))
-- \Div1|auto_generated|divider|divider|op_19~106\ = CARRY(( average(6) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_average(6),
	cin => GND,
	sumout => \Div1|auto_generated|divider|divider|op_19~105_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_19~106\);

\Div1|auto_generated|divider|divider|op_19~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_19~101_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_18~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_18~101_sumout\))) # (\Div1|auto_generated|divider|divider|op_18~1_sumout\ & (average(7))) ) + 
-- ( VCC ) + ( \Div1|auto_generated|divider|divider|op_19~106\ ))
-- \Div1|auto_generated|divider|divider|op_19~102\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_18~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_18~101_sumout\))) # (\Div1|auto_generated|divider|divider|op_18~1_sumout\ & (average(7))) ) + ( 
-- VCC ) + ( \Div1|auto_generated|divider|divider|op_19~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_average(7),
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_18~101_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_19~106\,
	sumout => \Div1|auto_generated|divider|divider|op_19~101_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_19~102\);

\Div1|auto_generated|divider|divider|op_19~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_19~97_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[769]~658_combout\ ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_19~102\ ))
-- \Div1|auto_generated|divider|divider|op_19~98\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[769]~658_combout\ ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_19~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[769]~658_combout\,
	cin => \Div1|auto_generated|divider|divider|op_19~102\,
	sumout => \Div1|auto_generated|divider|divider|op_19~97_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_19~98\);

\Div1|auto_generated|divider|divider|op_19~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_19~93_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_18~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_18~93_sumout\)))) # (\Div1|auto_generated|divider|divider|op_18~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[737]~657_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[737]~656_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_19~98\ ))
-- \Div1|auto_generated|divider|divider|op_19~94\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_18~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_18~93_sumout\)))) # (\Div1|auto_generated|divider|divider|op_18~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[737]~657_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[737]~656_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_19~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[737]~656_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_18~93_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[737]~657_combout\,
	cin => \Div1|auto_generated|divider|divider|op_19~98\,
	sumout => \Div1|auto_generated|divider|divider|op_19~93_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_19~94\);

\Div1|auto_generated|divider|divider|op_19~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_19~89_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[771]~634_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_19~94\ ))
-- \Div1|auto_generated|divider|divider|op_19~90\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[771]~634_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_19~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[771]~634_combout\,
	cin => \Div1|auto_generated|divider|divider|op_19~94\,
	sumout => \Div1|auto_generated|divider|divider|op_19~89_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_19~90\);

\Div1|auto_generated|divider|divider|op_19~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_19~85_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_18~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_18~85_sumout\)))) # (\Div1|auto_generated|divider|divider|op_18~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[739]~630_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[739]~629_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_19~90\ ))
-- \Div1|auto_generated|divider|divider|op_19~86\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_18~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_18~85_sumout\)))) # (\Div1|auto_generated|divider|divider|op_18~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[739]~630_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[739]~629_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_19~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[739]~629_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_18~85_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[739]~630_combout\,
	cin => \Div1|auto_generated|divider|divider|op_19~90\,
	sumout => \Div1|auto_generated|divider|divider|op_19~85_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_19~86\);

\Div1|auto_generated|divider|divider|op_19~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_19~81_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[773]~604_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_19~86\ ))
-- \Div1|auto_generated|divider|divider|op_19~82\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[773]~604_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_19~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[773]~604_combout\,
	cin => \Div1|auto_generated|divider|divider|op_19~86\,
	sumout => \Div1|auto_generated|divider|divider|op_19~81_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_19~82\);

\Div1|auto_generated|divider|divider|op_19~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_19~77_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_18~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_18~77_sumout\)))) # (\Div1|auto_generated|divider|divider|op_18~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[741]~597_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[741]~596_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_19~82\ ))
-- \Div1|auto_generated|divider|divider|op_19~78\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_18~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_18~77_sumout\)))) # (\Div1|auto_generated|divider|divider|op_18~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[741]~597_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[741]~596_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_19~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[741]~596_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_18~77_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[741]~597_combout\,
	cin => \Div1|auto_generated|divider|divider|op_19~82\,
	sumout => \Div1|auto_generated|divider|divider|op_19~77_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_19~78\);

\Div1|auto_generated|divider|divider|op_19~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_19~73_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[775]~568_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_19~78\ ))
-- \Div1|auto_generated|divider|divider|op_19~74\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[775]~568_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_19~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[775]~568_combout\,
	cin => \Div1|auto_generated|divider|divider|op_19~78\,
	sumout => \Div1|auto_generated|divider|divider|op_19~73_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_19~74\);

\Div1|auto_generated|divider|divider|op_19~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_19~69_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_18~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_18~69_sumout\)))) # (\Div1|auto_generated|divider|divider|op_18~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[743]~558_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[743]~557_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_19~74\ ))
-- \Div1|auto_generated|divider|divider|op_19~70\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_18~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_18~69_sumout\)))) # (\Div1|auto_generated|divider|divider|op_18~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[743]~558_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[743]~557_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_19~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[743]~557_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_18~69_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[743]~558_combout\,
	cin => \Div1|auto_generated|divider|divider|op_19~74\,
	sumout => \Div1|auto_generated|divider|divider|op_19~69_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_19~70\);

\Div1|auto_generated|divider|divider|op_19~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_19~65_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[777]~526_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_19~70\ ))
-- \Div1|auto_generated|divider|divider|op_19~66\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[777]~526_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_19~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[777]~526_combout\,
	cin => \Div1|auto_generated|divider|divider|op_19~70\,
	sumout => \Div1|auto_generated|divider|divider|op_19~65_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_19~66\);

\Div1|auto_generated|divider|divider|op_19~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_19~61_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_18~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_18~61_sumout\)))) # (\Div1|auto_generated|divider|divider|op_18~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[745]~513_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[745]~512_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_19~66\ ))
-- \Div1|auto_generated|divider|divider|op_19~62\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_18~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_18~61_sumout\)))) # (\Div1|auto_generated|divider|divider|op_18~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[745]~513_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[745]~512_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_19~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[745]~512_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_18~61_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[745]~513_combout\,
	cin => \Div1|auto_generated|divider|divider|op_19~66\,
	sumout => \Div1|auto_generated|divider|divider|op_19~61_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_19~62\);

\Div1|auto_generated|divider|divider|op_19~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_19~57_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[779]~478_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_19~62\ ))
-- \Div1|auto_generated|divider|divider|op_19~58\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[779]~478_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_19~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[779]~478_combout\,
	cin => \Div1|auto_generated|divider|divider|op_19~62\,
	sumout => \Div1|auto_generated|divider|divider|op_19~57_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_19~58\);

\Div1|auto_generated|divider|divider|op_19~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_19~53_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_18~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_18~53_sumout\)))) # (\Div1|auto_generated|divider|divider|op_18~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[747]~462_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[747]~461_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_19~58\ ))
-- \Div1|auto_generated|divider|divider|op_19~54\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_18~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_18~53_sumout\)))) # (\Div1|auto_generated|divider|divider|op_18~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[747]~462_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[747]~461_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_19~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[747]~461_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_18~53_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[747]~462_combout\,
	cin => \Div1|auto_generated|divider|divider|op_19~58\,
	sumout => \Div1|auto_generated|divider|divider|op_19~53_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_19~54\);

\Div1|auto_generated|divider|divider|op_19~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_19~49_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[781]~424_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_19~54\ ))
-- \Div1|auto_generated|divider|divider|op_19~50\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[781]~424_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_19~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[781]~424_combout\,
	cin => \Div1|auto_generated|divider|divider|op_19~54\,
	sumout => \Div1|auto_generated|divider|divider|op_19~49_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_19~50\);

\Div1|auto_generated|divider|divider|op_19~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_19~45_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_18~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_18~45_sumout\)))) # (\Div1|auto_generated|divider|divider|op_18~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[749]~405_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[749]~404_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_19~50\ ))
-- \Div1|auto_generated|divider|divider|op_19~46\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_18~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_18~45_sumout\)))) # (\Div1|auto_generated|divider|divider|op_18~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[749]~405_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[749]~404_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_19~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[749]~404_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_18~45_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[749]~405_combout\,
	cin => \Div1|auto_generated|divider|divider|op_19~50\,
	sumout => \Div1|auto_generated|divider|divider|op_19~45_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_19~46\);

\Div1|auto_generated|divider|divider|op_19~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_19~41_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[783]~364_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_19~46\ ))
-- \Div1|auto_generated|divider|divider|op_19~42\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[783]~364_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_19~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[783]~364_combout\,
	cin => \Div1|auto_generated|divider|divider|op_19~46\,
	sumout => \Div1|auto_generated|divider|divider|op_19~41_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_19~42\);

\Div1|auto_generated|divider|divider|op_19~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_19~37_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_18~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_18~37_sumout\)))) # (\Div1|auto_generated|divider|divider|op_18~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[751]~342_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[751]~341_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_19~42\ ))
-- \Div1|auto_generated|divider|divider|op_19~38\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_18~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_18~37_sumout\)))) # (\Div1|auto_generated|divider|divider|op_18~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[751]~342_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[751]~341_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_19~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[751]~341_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_18~37_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[751]~342_combout\,
	cin => \Div1|auto_generated|divider|divider|op_19~42\,
	sumout => \Div1|auto_generated|divider|divider|op_19~37_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_19~38\);

\Div1|auto_generated|divider|divider|op_19~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_19~33_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[785]~300_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_19~38\ ))
-- \Div1|auto_generated|divider|divider|op_19~34\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[785]~300_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_19~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[785]~300_combout\,
	cin => \Div1|auto_generated|divider|divider|op_19~38\,
	sumout => \Div1|auto_generated|divider|divider|op_19~33_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_19~34\);

\Div1|auto_generated|divider|divider|op_19~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_19~29_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_18~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_18~29_sumout\)))) # (\Div1|auto_generated|divider|divider|op_18~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[753]~273_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[753]~272_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_19~34\ ))
-- \Div1|auto_generated|divider|divider|op_19~30\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_18~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_18~29_sumout\)))) # (\Div1|auto_generated|divider|divider|op_18~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[753]~273_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[753]~272_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_19~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[753]~272_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_18~29_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[753]~273_combout\,
	cin => \Div1|auto_generated|divider|divider|op_19~34\,
	sumout => \Div1|auto_generated|divider|divider|op_19~29_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_19~30\);

\Div1|auto_generated|divider|divider|op_19~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_19~25_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[787]~228_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_19~30\ ))
-- \Div1|auto_generated|divider|divider|op_19~26\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[787]~228_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_19~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[787]~228_combout\,
	cin => \Div1|auto_generated|divider|divider|op_19~30\,
	sumout => \Div1|auto_generated|divider|divider|op_19~25_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_19~26\);

\Div1|auto_generated|divider|divider|op_19~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_19~21_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_18~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_18~21_sumout\)))) # (\Div1|auto_generated|divider|divider|op_18~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[755]~198_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[755]~197_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_19~26\ ))
-- \Div1|auto_generated|divider|divider|op_19~22\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_18~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_18~21_sumout\)))) # (\Div1|auto_generated|divider|divider|op_18~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[755]~198_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[755]~197_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_19~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[755]~197_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_18~21_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[755]~198_combout\,
	cin => \Div1|auto_generated|divider|divider|op_19~26\,
	sumout => \Div1|auto_generated|divider|divider|op_19~21_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_19~22\);

\Div1|auto_generated|divider|divider|op_19~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_19~17_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[789]~150_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_19~22\ ))
-- \Div1|auto_generated|divider|divider|op_19~18\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[789]~150_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_19~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[789]~150_combout\,
	cin => \Div1|auto_generated|divider|divider|op_19~22\,
	sumout => \Div1|auto_generated|divider|divider|op_19~17_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_19~18\);

\Div1|auto_generated|divider|divider|op_19~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_19~13_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_18~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_18~13_sumout\)))) # (\Div1|auto_generated|divider|divider|op_18~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[757]~117_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[757]~116_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_19~18\ ))
-- \Div1|auto_generated|divider|divider|op_19~14\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_18~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_18~13_sumout\)))) # (\Div1|auto_generated|divider|divider|op_18~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[757]~117_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[757]~116_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_19~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[757]~116_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_18~13_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[757]~117_combout\,
	cin => \Div1|auto_generated|divider|divider|op_19~18\,
	sumout => \Div1|auto_generated|divider|divider|op_19~13_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_19~14\);

\Div1|auto_generated|divider|divider|op_19~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_19~9_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[791]~68_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_19~14\ ))
-- \Div1|auto_generated|divider|divider|op_19~10\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[791]~68_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_19~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[791]~68_combout\,
	cin => \Div1|auto_generated|divider|divider|op_19~14\,
	sumout => \Div1|auto_generated|divider|divider|op_19~9_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_19~10\);

\Div1|auto_generated|divider|divider|StageOut[825]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[825]~4_combout\ = (\Div1|auto_generated|divider|divider|op_19~5_sumout\ & !\Div1|auto_generated|divider|divider|op_19~1_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_19~5_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[825]~4_combout\);

\Div1|auto_generated|divider|divider|StageOut[792]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[792]~5_combout\ = (!\Div1|auto_generated|divider|divider|op_18~1_sumout\ & \Div1|auto_generated|divider|divider|op_18~5_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_18~5_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[792]~5_combout\);

\Div1|auto_generated|divider|divider|StageOut[792]~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[792]~48_combout\ = (\Div1|auto_generated|divider|divider|op_18~1_sumout\ & ((\Div1|auto_generated|divider|divider|StageOut[759]~47_combout\) # (\Div1|auto_generated|divider|divider|StageOut[759]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001100010011000100110001001100010011000100110001001100010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[759]~6_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[759]~47_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[792]~48_combout\);

\Div1|auto_generated|divider|divider|StageOut[791]~76\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[791]~76_combout\ = (!\Div1|auto_generated|divider|divider|op_18~1_sumout\ & \Div1|auto_generated|divider|divider|op_18~9_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_18~9_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[791]~76_combout\);

\Div1|auto_generated|divider|divider|StageOut[791]~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[791]~77_combout\ = (\Div1|auto_generated|divider|divider|op_18~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_17~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_17~9_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_17~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[725]~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[725]~67_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_17~9_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[791]~77_combout\);

\Div1|auto_generated|divider|divider|StageOut[823]~108\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[823]~108_combout\ = ( \Div1|auto_generated|divider|divider|op_19~13_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_19~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_18~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_18~13_sumout\))) # (\Div1|auto_generated|divider|divider|op_18~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[757]~107_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_19~13_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_19~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_18~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_18~13_sumout\))) # (\Div1|auto_generated|divider|divider|op_18~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[757]~107_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[757]~107_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_18~13_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_19~13_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[823]~108_combout\);

\Div1|auto_generated|divider|divider|StageOut[789]~158\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[789]~158_combout\ = (!\Div1|auto_generated|divider|divider|op_18~1_sumout\ & \Div1|auto_generated|divider|divider|op_18~17_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_18~17_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[789]~158_combout\);

\Div1|auto_generated|divider|divider|StageOut[789]~159\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[789]~159_combout\ = (\Div1|auto_generated|divider|divider|op_18~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_17~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_17~17_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_17~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[723]~149_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[723]~149_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_17~17_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[789]~159_combout\);

\Div1|auto_generated|divider|divider|StageOut[821]~189\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[821]~189_combout\ = ( \Div1|auto_generated|divider|divider|op_19~21_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_19~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_18~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_18~21_sumout\))) # (\Div1|auto_generated|divider|divider|op_18~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[755]~188_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_19~21_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_19~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_18~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_18~21_sumout\))) # (\Div1|auto_generated|divider|divider|op_18~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[755]~188_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[755]~188_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_18~21_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_19~21_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[821]~189_combout\);

\Div1|auto_generated|divider|divider|StageOut[787]~236\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[787]~236_combout\ = (!\Div1|auto_generated|divider|divider|op_18~1_sumout\ & \Div1|auto_generated|divider|divider|op_18~25_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_18~25_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[787]~236_combout\);

\Div1|auto_generated|divider|divider|StageOut[787]~237\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[787]~237_combout\ = (\Div1|auto_generated|divider|divider|op_18~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_17~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_17~25_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_17~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[721]~227_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[721]~227_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_17~25_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[787]~237_combout\);

\Div1|auto_generated|divider|divider|StageOut[819]~264\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[819]~264_combout\ = ( \Div1|auto_generated|divider|divider|op_19~29_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_19~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_18~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_18~29_sumout\))) # (\Div1|auto_generated|divider|divider|op_18~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[753]~263_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_19~29_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_19~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_18~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_18~29_sumout\))) # (\Div1|auto_generated|divider|divider|op_18~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[753]~263_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[753]~263_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_18~29_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_19~29_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[819]~264_combout\);

\Div1|auto_generated|divider|divider|StageOut[785]~308\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[785]~308_combout\ = (!\Div1|auto_generated|divider|divider|op_18~1_sumout\ & \Div1|auto_generated|divider|divider|op_18~33_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_18~33_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[785]~308_combout\);

\Div1|auto_generated|divider|divider|StageOut[785]~309\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[785]~309_combout\ = (\Div1|auto_generated|divider|divider|op_18~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_17~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_17~33_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_17~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[719]~299_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[719]~299_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_17~33_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[785]~309_combout\);

\Div1|auto_generated|divider|divider|StageOut[817]~333\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[817]~333_combout\ = ( \Div1|auto_generated|divider|divider|op_19~37_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_19~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_18~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_18~37_sumout\))) # (\Div1|auto_generated|divider|divider|op_18~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[751]~332_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_19~37_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_19~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_18~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_18~37_sumout\))) # (\Div1|auto_generated|divider|divider|op_18~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[751]~332_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[751]~332_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_18~37_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_19~37_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[817]~333_combout\);

\Div1|auto_generated|divider|divider|StageOut[783]~372\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[783]~372_combout\ = (!\Div1|auto_generated|divider|divider|op_18~1_sumout\ & \Div1|auto_generated|divider|divider|op_18~41_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_18~41_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[783]~372_combout\);

\Div1|auto_generated|divider|divider|StageOut[783]~373\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[783]~373_combout\ = (\Div1|auto_generated|divider|divider|op_18~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_17~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_17~41_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_17~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[717]~363_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[717]~363_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_17~41_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[783]~373_combout\);

\Div1|auto_generated|divider|divider|StageOut[815]~396\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[815]~396_combout\ = ( \Div1|auto_generated|divider|divider|op_19~45_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_19~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_18~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_18~45_sumout\))) # (\Div1|auto_generated|divider|divider|op_18~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[749]~395_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_19~45_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_19~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_18~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_18~45_sumout\))) # (\Div1|auto_generated|divider|divider|op_18~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[749]~395_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[749]~395_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_18~45_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_19~45_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[815]~396_combout\);

\Div1|auto_generated|divider|divider|StageOut[781]~432\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[781]~432_combout\ = (!\Div1|auto_generated|divider|divider|op_18~1_sumout\ & \Div1|auto_generated|divider|divider|op_18~49_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_18~49_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[781]~432_combout\);

\Div1|auto_generated|divider|divider|StageOut[781]~433\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[781]~433_combout\ = (\Div1|auto_generated|divider|divider|op_18~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_17~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_17~49_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_17~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[715]~423_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[715]~423_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_17~49_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[781]~433_combout\);

\Div1|auto_generated|divider|divider|StageOut[813]~453\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[813]~453_combout\ = ( \Div1|auto_generated|divider|divider|op_19~53_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_19~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_18~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_18~53_sumout\))) # (\Div1|auto_generated|divider|divider|op_18~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[747]~452_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_19~53_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_19~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_18~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_18~53_sumout\))) # (\Div1|auto_generated|divider|divider|op_18~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[747]~452_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[747]~452_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_18~53_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_19~53_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[813]~453_combout\);

\Div1|auto_generated|divider|divider|StageOut[779]~486\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[779]~486_combout\ = (!\Div1|auto_generated|divider|divider|op_18~1_sumout\ & \Div1|auto_generated|divider|divider|op_18~57_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_18~57_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[779]~486_combout\);

\Div1|auto_generated|divider|divider|StageOut[779]~487\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[779]~487_combout\ = (\Div1|auto_generated|divider|divider|op_18~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_17~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_17~57_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_17~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[713]~477_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[713]~477_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_17~57_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[779]~487_combout\);

\Div1|auto_generated|divider|divider|StageOut[811]~504\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[811]~504_combout\ = ( \Div1|auto_generated|divider|divider|op_19~61_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_19~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_18~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_18~61_sumout\))) # (\Div1|auto_generated|divider|divider|op_18~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[745]~503_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_19~61_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_19~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_18~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_18~61_sumout\))) # (\Div1|auto_generated|divider|divider|op_18~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[745]~503_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[745]~503_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_18~61_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_19~61_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[811]~504_combout\);

\Div1|auto_generated|divider|divider|StageOut[777]~534\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[777]~534_combout\ = (!\Div1|auto_generated|divider|divider|op_18~1_sumout\ & \Div1|auto_generated|divider|divider|op_18~65_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_18~65_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[777]~534_combout\);

\Div1|auto_generated|divider|divider|StageOut[777]~535\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[777]~535_combout\ = (\Div1|auto_generated|divider|divider|op_18~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_17~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_17~65_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_17~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[711]~525_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[711]~525_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_17~65_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[777]~535_combout\);

\Div1|auto_generated|divider|divider|StageOut[809]~549\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[809]~549_combout\ = ( \Div1|auto_generated|divider|divider|op_19~69_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_19~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_18~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_18~69_sumout\))) # (\Div1|auto_generated|divider|divider|op_18~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[743]~548_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_19~69_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_19~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_18~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_18~69_sumout\))) # (\Div1|auto_generated|divider|divider|op_18~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[743]~548_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[743]~548_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_18~69_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_19~69_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[809]~549_combout\);

\Div1|auto_generated|divider|divider|StageOut[775]~576\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[775]~576_combout\ = (!\Div1|auto_generated|divider|divider|op_18~1_sumout\ & \Div1|auto_generated|divider|divider|op_18~73_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_18~73_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[775]~576_combout\);

\Div1|auto_generated|divider|divider|StageOut[775]~577\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[775]~577_combout\ = (\Div1|auto_generated|divider|divider|op_18~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_17~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_17~73_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_17~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[709]~567_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[709]~567_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_17~73_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[775]~577_combout\);

\Div1|auto_generated|divider|divider|StageOut[807]~588\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[807]~588_combout\ = ( \Div1|auto_generated|divider|divider|op_19~77_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_19~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_18~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_18~77_sumout\))) # (\Div1|auto_generated|divider|divider|op_18~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[741]~587_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_19~77_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_19~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_18~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_18~77_sumout\))) # (\Div1|auto_generated|divider|divider|op_18~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[741]~587_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[741]~587_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_18~77_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_19~77_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[807]~588_combout\);

\Div1|auto_generated|divider|divider|StageOut[773]~612\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[773]~612_combout\ = (!\Div1|auto_generated|divider|divider|op_18~1_sumout\ & \Div1|auto_generated|divider|divider|op_18~81_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_18~81_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[773]~612_combout\);

\Div1|auto_generated|divider|divider|StageOut[773]~613\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[773]~613_combout\ = (\Div1|auto_generated|divider|divider|op_18~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_17~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_17~81_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_17~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[707]~603_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[707]~603_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_17~81_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[773]~613_combout\);

\Div1|auto_generated|divider|divider|StageOut[805]~621\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[805]~621_combout\ = ( \Div1|auto_generated|divider|divider|op_19~85_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_19~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_18~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_18~85_sumout\))) # (\Div1|auto_generated|divider|divider|op_18~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[739]~620_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_19~85_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_19~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_18~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_18~85_sumout\))) # (\Div1|auto_generated|divider|divider|op_18~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[739]~620_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[739]~620_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_18~85_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_19~85_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[805]~621_combout\);

\Div1|auto_generated|divider|divider|StageOut[771]~642\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[771]~642_combout\ = (!\Div1|auto_generated|divider|divider|op_18~1_sumout\ & \Div1|auto_generated|divider|divider|op_18~89_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_18~89_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[771]~642_combout\);

\Div1|auto_generated|divider|divider|StageOut[771]~643\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[771]~643_combout\ = (\Div1|auto_generated|divider|divider|op_18~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_17~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_17~89_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_17~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[705]~633_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[705]~633_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_17~89_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[771]~643_combout\);

\Div1|auto_generated|divider|divider|StageOut[803]~648\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[803]~648_combout\ = ( \Div1|auto_generated|divider|divider|op_19~93_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_19~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_18~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_18~93_sumout\))) # (\Div1|auto_generated|divider|divider|op_18~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[737]~647_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_19~93_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_19~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_18~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_18~93_sumout\))) # (\Div1|auto_generated|divider|divider|op_18~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[737]~647_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[737]~647_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_18~93_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_19~93_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[803]~648_combout\);

\Div1|auto_generated|divider|divider|StageOut[769]~666\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[769]~666_combout\ = (!\Div1|auto_generated|divider|divider|op_18~1_sumout\ & \Div1|auto_generated|divider|divider|op_18~97_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_18~97_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[769]~666_combout\);

\Div1|auto_generated|divider|divider|StageOut[769]~667\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[769]~667_combout\ = (\Div1|auto_generated|divider|divider|op_18~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_17~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_17~97_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_17~1_sumout\ & (average(8)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_average(8),
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_17~97_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[769]~667_combout\);

\Div1|auto_generated|divider|divider|StageOut[801]~669\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[801]~669_combout\ = ( \Div1|auto_generated|divider|divider|op_19~101_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_19~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_18~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_18~101_sumout\))) # (\Div1|auto_generated|divider|divider|op_18~1_sumout\ & (average(7)))) ) ) # ( !\Div1|auto_generated|divider|divider|op_19~101_sumout\ & ( (\Div1|auto_generated|divider|divider|op_19~1_sumout\ 
-- & ((!\Div1|auto_generated|divider|divider|op_18~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_18~101_sumout\))) # (\Div1|auto_generated|divider|divider|op_18~1_sumout\ & (average(7))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_average(7),
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_18~101_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_19~101_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[801]~669_combout\);

\Div0|auto_generated|divider|divider|StageOut[117]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[117]~20_combout\ = (!\Div0|auto_generated|divider|divider|op_17~1_sumout\ & \Div0|auto_generated|divider|divider|op_17~17_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_17~17_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[117]~20_combout\);

\Div0|auto_generated|divider|divider|StageOut[117]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[117]~23_combout\ = (\Div0|auto_generated|divider|divider|op_17~1_sumout\ & \Div0|auto_generated|divider|divider|StageOut[111]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[111]~22_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[117]~23_combout\);

\Div0|auto_generated|divider|divider|StageOut[116]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[116]~18_combout\ = (!\Div0|auto_generated|divider|divider|op_17~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_17~13_sumout\))) # (\Div0|auto_generated|divider|divider|op_17~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[110]~17_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[110]~17_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_17~13_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[116]~18_combout\);

\Div0|auto_generated|divider|divider|StageOut[115]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[115]~13_combout\ = (!\Div0|auto_generated|divider|divider|op_17~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_17~9_sumout\))) # (\Div0|auto_generated|divider|divider|op_17~1_sumout\ & (average(7)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_average(7),
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_17~9_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[115]~13_combout\);

\Div0|auto_generated|divider|divider|op_19~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_19~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div0|auto_generated|divider|divider|op_19~26_cout\);

\Div0|auto_generated|divider|divider|op_19~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_19~9_sumout\ = SUM(( average(5) ) + ( last_index(0) ) + ( \Div0|auto_generated|divider|divider|op_19~26_cout\ ))
-- \Div0|auto_generated|divider|divider|op_19~10\ = CARRY(( average(5) ) + ( last_index(0) ) + ( \Div0|auto_generated|divider|divider|op_19~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_average(5),
	dataf => ALT_INV_last_index(0),
	cin => \Div0|auto_generated|divider|divider|op_19~26_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_19~9_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_19~10\);

\Div0|auto_generated|divider|divider|op_19~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_19~13_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_18~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_18~9_sumout\))) # (\Div0|auto_generated|divider|divider|op_18~1_sumout\ & (average(6))) ) + ( 
-- !last_index(0) $ (last_index(1)) ) + ( \Div0|auto_generated|divider|divider|op_19~10\ ))
-- \Div0|auto_generated|divider|divider|op_19~14\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_18~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_18~9_sumout\))) # (\Div0|auto_generated|divider|divider|op_18~1_sumout\ & (average(6))) ) + ( 
-- !last_index(0) $ (last_index(1)) ) + ( \Div0|auto_generated|divider|divider|op_19~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011111111000000000000000000000001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datab => ALT_INV_average(6),
	datac => ALT_INV_last_index(0),
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_18~9_sumout\,
	dataf => ALT_INV_last_index(1),
	cin => \Div0|auto_generated|divider|divider|op_19~10\,
	sumout => \Div0|auto_generated|divider|divider|op_19~13_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_19~14\);

\Div0|auto_generated|divider|divider|op_19~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_19~17_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_18~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_18~13_sumout\))) # (\Div0|auto_generated|divider|divider|op_18~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[115]~13_combout\)) ) + ( !\Add2~1_combout\ ) + ( \Div0|auto_generated|divider|divider|op_19~14\ ))
-- \Div0|auto_generated|divider|divider|op_19~18\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_18~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_18~13_sumout\))) # (\Div0|auto_generated|divider|divider|op_18~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[115]~13_combout\)) ) + ( !\Add2~1_combout\ ) + ( \Div0|auto_generated|divider|divider|op_19~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[115]~13_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_18~13_sumout\,
	dataf => \ALT_INV_Add2~1_combout\,
	cin => \Div0|auto_generated|divider|divider|op_19~14\,
	sumout => \Div0|auto_generated|divider|divider|op_19~17_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_19~18\);

\Div0|auto_generated|divider|divider|op_19~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_19~21_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_18~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_18~17_sumout\))) # (\Div0|auto_generated|divider|divider|op_18~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[116]~18_combout\)) ) + ( !\Add2~2_combout\ ) + ( \Div0|auto_generated|divider|divider|op_19~18\ ))
-- \Div0|auto_generated|divider|divider|op_19~22\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_18~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_18~17_sumout\))) # (\Div0|auto_generated|divider|divider|op_18~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[116]~18_combout\)) ) + ( !\Add2~2_combout\ ) + ( \Div0|auto_generated|divider|divider|op_19~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[116]~18_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_18~17_sumout\,
	dataf => \ALT_INV_Add2~2_combout\,
	cin => \Div0|auto_generated|divider|divider|op_19~18\,
	sumout => \Div0|auto_generated|divider|divider|op_19~21_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_19~22\);

\Div0|auto_generated|divider|divider|op_19~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_19~6_cout\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_18~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_18~21_sumout\)))) # (\Div0|auto_generated|divider|divider|op_18~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[117]~23_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[117]~20_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_19~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[117]~20_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_18~21_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[117]~23_combout\,
	cin => \Div0|auto_generated|divider|divider|op_19~22\,
	cout => \Div0|auto_generated|divider|divider|op_19~6_cout\);

\Div0|auto_generated|divider|divider|op_19~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_19~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_19~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|op_19~6_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_19~1_sumout\);

\average~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \average~5_combout\ = (!\state~q\ & ((!\Div0|auto_generated|divider|divider|op_19~1_sumout\))) # (\state~q\ & (!\Div1|auto_generated|divider|divider|op_20~1_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110010011100100111001001110010011100100111001001110010011100100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_state~q\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	combout => \average~5_combout\);

\average[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_NEW~input_o\,
	d => \average~5_combout\,
	ena => \RESETN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => average(5));

\Div1|auto_generated|divider|divider|op_20~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_20~109_sumout\ = SUM(( average(5) ) + ( VCC ) + ( !VCC ))
-- \Div1|auto_generated|divider|divider|op_20~110\ = CARRY(( average(5) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_average(5),
	cin => GND,
	sumout => \Div1|auto_generated|divider|divider|op_20~109_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_20~110\);

\Div1|auto_generated|divider|divider|op_20~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_20~105_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_19~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_19~105_sumout\))) # (\Div1|auto_generated|divider|divider|op_19~1_sumout\ & (average(6))) ) + 
-- ( VCC ) + ( \Div1|auto_generated|divider|divider|op_20~110\ ))
-- \Div1|auto_generated|divider|divider|op_20~106\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_19~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_19~105_sumout\))) # (\Div1|auto_generated|divider|divider|op_19~1_sumout\ & (average(6))) ) + ( 
-- VCC ) + ( \Div1|auto_generated|divider|divider|op_20~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_average(6),
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_19~105_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_20~110\,
	sumout => \Div1|auto_generated|divider|divider|op_20~105_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_20~106\);

\Div1|auto_generated|divider|divider|op_20~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_20~101_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[801]~669_combout\ ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_20~106\ ))
-- \Div1|auto_generated|divider|divider|op_20~102\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[801]~669_combout\ ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_20~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[801]~669_combout\,
	cin => \Div1|auto_generated|divider|divider|op_20~106\,
	sumout => \Div1|auto_generated|divider|divider|op_20~101_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_20~102\);

\Div1|auto_generated|divider|divider|op_20~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_20~97_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_19~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_19~97_sumout\)))) # (\Div1|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[769]~667_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[769]~666_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_20~102\ ))
-- \Div1|auto_generated|divider|divider|op_20~98\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_19~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_19~97_sumout\)))) # (\Div1|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[769]~667_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[769]~666_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_20~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[769]~666_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_19~97_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[769]~667_combout\,
	cin => \Div1|auto_generated|divider|divider|op_20~102\,
	sumout => \Div1|auto_generated|divider|divider|op_20~97_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_20~98\);

\Div1|auto_generated|divider|divider|op_20~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_20~93_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[803]~648_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_20~98\ ))
-- \Div1|auto_generated|divider|divider|op_20~94\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[803]~648_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_20~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[803]~648_combout\,
	cin => \Div1|auto_generated|divider|divider|op_20~98\,
	sumout => \Div1|auto_generated|divider|divider|op_20~93_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_20~94\);

\Div1|auto_generated|divider|divider|op_20~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_20~89_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_19~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_19~89_sumout\)))) # (\Div1|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[771]~643_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[771]~642_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_20~94\ ))
-- \Div1|auto_generated|divider|divider|op_20~90\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_19~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_19~89_sumout\)))) # (\Div1|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[771]~643_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[771]~642_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_20~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[771]~642_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_19~89_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[771]~643_combout\,
	cin => \Div1|auto_generated|divider|divider|op_20~94\,
	sumout => \Div1|auto_generated|divider|divider|op_20~89_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_20~90\);

\Div1|auto_generated|divider|divider|op_20~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_20~85_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[805]~621_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_20~90\ ))
-- \Div1|auto_generated|divider|divider|op_20~86\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[805]~621_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_20~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[805]~621_combout\,
	cin => \Div1|auto_generated|divider|divider|op_20~90\,
	sumout => \Div1|auto_generated|divider|divider|op_20~85_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_20~86\);

\Div1|auto_generated|divider|divider|op_20~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_20~81_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_19~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_19~81_sumout\)))) # (\Div1|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[773]~613_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[773]~612_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_20~86\ ))
-- \Div1|auto_generated|divider|divider|op_20~82\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_19~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_19~81_sumout\)))) # (\Div1|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[773]~613_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[773]~612_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_20~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[773]~612_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_19~81_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[773]~613_combout\,
	cin => \Div1|auto_generated|divider|divider|op_20~86\,
	sumout => \Div1|auto_generated|divider|divider|op_20~81_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_20~82\);

\Div1|auto_generated|divider|divider|op_20~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_20~77_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[807]~588_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_20~82\ ))
-- \Div1|auto_generated|divider|divider|op_20~78\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[807]~588_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_20~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[807]~588_combout\,
	cin => \Div1|auto_generated|divider|divider|op_20~82\,
	sumout => \Div1|auto_generated|divider|divider|op_20~77_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_20~78\);

\Div1|auto_generated|divider|divider|op_20~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_20~73_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_19~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_19~73_sumout\)))) # (\Div1|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[775]~577_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[775]~576_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_20~78\ ))
-- \Div1|auto_generated|divider|divider|op_20~74\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_19~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_19~73_sumout\)))) # (\Div1|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[775]~577_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[775]~576_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_20~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[775]~576_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_19~73_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[775]~577_combout\,
	cin => \Div1|auto_generated|divider|divider|op_20~78\,
	sumout => \Div1|auto_generated|divider|divider|op_20~73_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_20~74\);

\Div1|auto_generated|divider|divider|op_20~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_20~69_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[809]~549_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_20~74\ ))
-- \Div1|auto_generated|divider|divider|op_20~70\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[809]~549_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_20~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[809]~549_combout\,
	cin => \Div1|auto_generated|divider|divider|op_20~74\,
	sumout => \Div1|auto_generated|divider|divider|op_20~69_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_20~70\);

\Div1|auto_generated|divider|divider|op_20~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_20~65_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_19~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_19~65_sumout\)))) # (\Div1|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[777]~535_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[777]~534_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_20~70\ ))
-- \Div1|auto_generated|divider|divider|op_20~66\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_19~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_19~65_sumout\)))) # (\Div1|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[777]~535_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[777]~534_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_20~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[777]~534_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_19~65_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[777]~535_combout\,
	cin => \Div1|auto_generated|divider|divider|op_20~70\,
	sumout => \Div1|auto_generated|divider|divider|op_20~65_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_20~66\);

\Div1|auto_generated|divider|divider|op_20~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_20~61_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[811]~504_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_20~66\ ))
-- \Div1|auto_generated|divider|divider|op_20~62\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[811]~504_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_20~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[811]~504_combout\,
	cin => \Div1|auto_generated|divider|divider|op_20~66\,
	sumout => \Div1|auto_generated|divider|divider|op_20~61_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_20~62\);

\Div1|auto_generated|divider|divider|op_20~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_20~57_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_19~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_19~57_sumout\)))) # (\Div1|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[779]~487_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[779]~486_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_20~62\ ))
-- \Div1|auto_generated|divider|divider|op_20~58\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_19~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_19~57_sumout\)))) # (\Div1|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[779]~487_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[779]~486_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_20~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[779]~486_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_19~57_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[779]~487_combout\,
	cin => \Div1|auto_generated|divider|divider|op_20~62\,
	sumout => \Div1|auto_generated|divider|divider|op_20~57_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_20~58\);

\Div1|auto_generated|divider|divider|op_20~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_20~53_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[813]~453_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_20~58\ ))
-- \Div1|auto_generated|divider|divider|op_20~54\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[813]~453_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_20~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[813]~453_combout\,
	cin => \Div1|auto_generated|divider|divider|op_20~58\,
	sumout => \Div1|auto_generated|divider|divider|op_20~53_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_20~54\);

\Div1|auto_generated|divider|divider|op_20~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_20~49_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_19~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_19~49_sumout\)))) # (\Div1|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[781]~433_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[781]~432_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_20~54\ ))
-- \Div1|auto_generated|divider|divider|op_20~50\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_19~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_19~49_sumout\)))) # (\Div1|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[781]~433_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[781]~432_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_20~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[781]~432_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_19~49_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[781]~433_combout\,
	cin => \Div1|auto_generated|divider|divider|op_20~54\,
	sumout => \Div1|auto_generated|divider|divider|op_20~49_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_20~50\);

\Div1|auto_generated|divider|divider|op_20~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_20~45_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[815]~396_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_20~50\ ))
-- \Div1|auto_generated|divider|divider|op_20~46\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[815]~396_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_20~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[815]~396_combout\,
	cin => \Div1|auto_generated|divider|divider|op_20~50\,
	sumout => \Div1|auto_generated|divider|divider|op_20~45_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_20~46\);

\Div1|auto_generated|divider|divider|op_20~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_20~41_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_19~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_19~41_sumout\)))) # (\Div1|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[783]~373_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[783]~372_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_20~46\ ))
-- \Div1|auto_generated|divider|divider|op_20~42\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_19~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_19~41_sumout\)))) # (\Div1|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[783]~373_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[783]~372_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_20~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[783]~372_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_19~41_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[783]~373_combout\,
	cin => \Div1|auto_generated|divider|divider|op_20~46\,
	sumout => \Div1|auto_generated|divider|divider|op_20~41_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_20~42\);

\Div1|auto_generated|divider|divider|op_20~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_20~37_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[817]~333_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_20~42\ ))
-- \Div1|auto_generated|divider|divider|op_20~38\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[817]~333_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_20~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[817]~333_combout\,
	cin => \Div1|auto_generated|divider|divider|op_20~42\,
	sumout => \Div1|auto_generated|divider|divider|op_20~37_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_20~38\);

\Div1|auto_generated|divider|divider|op_20~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_20~33_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_19~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_19~33_sumout\)))) # (\Div1|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[785]~309_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[785]~308_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_20~38\ ))
-- \Div1|auto_generated|divider|divider|op_20~34\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_19~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_19~33_sumout\)))) # (\Div1|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[785]~309_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[785]~308_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_20~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[785]~308_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_19~33_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[785]~309_combout\,
	cin => \Div1|auto_generated|divider|divider|op_20~38\,
	sumout => \Div1|auto_generated|divider|divider|op_20~33_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_20~34\);

\Div1|auto_generated|divider|divider|op_20~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_20~29_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[819]~264_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_20~34\ ))
-- \Div1|auto_generated|divider|divider|op_20~30\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[819]~264_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_20~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[819]~264_combout\,
	cin => \Div1|auto_generated|divider|divider|op_20~34\,
	sumout => \Div1|auto_generated|divider|divider|op_20~29_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_20~30\);

\Div1|auto_generated|divider|divider|op_20~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_20~25_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_19~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_19~25_sumout\)))) # (\Div1|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[787]~237_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[787]~236_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_20~30\ ))
-- \Div1|auto_generated|divider|divider|op_20~26\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_19~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_19~25_sumout\)))) # (\Div1|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[787]~237_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[787]~236_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_20~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[787]~236_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_19~25_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[787]~237_combout\,
	cin => \Div1|auto_generated|divider|divider|op_20~30\,
	sumout => \Div1|auto_generated|divider|divider|op_20~25_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_20~26\);

\Div1|auto_generated|divider|divider|op_20~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_20~21_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[821]~189_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_20~26\ ))
-- \Div1|auto_generated|divider|divider|op_20~22\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[821]~189_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_20~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[821]~189_combout\,
	cin => \Div1|auto_generated|divider|divider|op_20~26\,
	sumout => \Div1|auto_generated|divider|divider|op_20~21_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_20~22\);

\Div1|auto_generated|divider|divider|op_20~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_20~17_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_19~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_19~17_sumout\)))) # (\Div1|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[789]~159_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[789]~158_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_20~22\ ))
-- \Div1|auto_generated|divider|divider|op_20~18\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_19~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_19~17_sumout\)))) # (\Div1|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[789]~159_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[789]~158_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_20~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[789]~158_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_19~17_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[789]~159_combout\,
	cin => \Div1|auto_generated|divider|divider|op_20~22\,
	sumout => \Div1|auto_generated|divider|divider|op_20~17_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_20~18\);

\Div1|auto_generated|divider|divider|op_20~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_20~13_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[823]~108_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_20~18\ ))
-- \Div1|auto_generated|divider|divider|op_20~14\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[823]~108_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_20~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[823]~108_combout\,
	cin => \Div1|auto_generated|divider|divider|op_20~18\,
	sumout => \Div1|auto_generated|divider|divider|op_20~13_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_20~14\);

\Div1|auto_generated|divider|divider|op_20~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_20~9_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_19~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_19~9_sumout\)))) # (\Div1|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[791]~77_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[791]~76_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_20~14\ ))
-- \Div1|auto_generated|divider|divider|op_20~10\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_19~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_19~9_sumout\)))) # (\Div1|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[791]~77_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[791]~76_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_20~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[791]~76_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_19~9_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[791]~77_combout\,
	cin => \Div1|auto_generated|divider|divider|op_20~14\,
	sumout => \Div1|auto_generated|divider|divider|op_20~9_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_20~10\);

\Div1|auto_generated|divider|divider|op_20~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_20~5_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_19~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_19~5_sumout\)))) # (\Div1|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[792]~48_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[792]~5_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_20~10\ ))
-- \Div1|auto_generated|divider|divider|op_20~6\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_19~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_19~5_sumout\)))) # (\Div1|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[792]~48_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[792]~5_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_20~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[792]~5_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_19~5_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[792]~48_combout\,
	cin => \Div1|auto_generated|divider|divider|op_20~10\,
	sumout => \Div1|auto_generated|divider|divider|op_20~5_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_20~6\);

\Div1|auto_generated|divider|divider|op_20~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_20~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_20~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|op_20~6\,
	sumout => \Div1|auto_generated|divider|divider|op_20~1_sumout\);

\Div1|auto_generated|divider|divider|StageOut[825]~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[825]~49_combout\ = (\Div1|auto_generated|divider|divider|op_19~1_sumout\ & ((\Div1|auto_generated|divider|divider|StageOut[792]~48_combout\) # (\Div1|auto_generated|divider|divider|StageOut[792]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010100010101000101010001010100010101000101010001010100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[792]~5_combout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[792]~48_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[825]~49_combout\);

\Div1|auto_generated|divider|divider|StageOut[857]~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[857]~69_combout\ = ( \Div1|auto_generated|divider|divider|op_20~9_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_20~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_19~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_19~9_sumout\))) # (\Div1|auto_generated|divider|divider|op_19~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[791]~68_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_20~9_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_20~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_19~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_19~9_sumout\))) # (\Div1|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[791]~68_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[791]~68_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_19~9_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_20~9_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[857]~69_combout\);

\Div1|auto_generated|divider|divider|StageOut[823]~114\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[823]~114_combout\ = (!\Div1|auto_generated|divider|divider|op_19~1_sumout\ & \Div1|auto_generated|divider|divider|op_19~13_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_19~13_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[823]~114_combout\);

\Div1|auto_generated|divider|divider|StageOut[823]~115\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[823]~115_combout\ = (\Div1|auto_generated|divider|divider|op_19~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_18~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_18~13_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_18~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[757]~107_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[757]~107_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_18~13_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[823]~115_combout\);

\Div1|auto_generated|divider|divider|StageOut[855]~151\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[855]~151_combout\ = ( \Div1|auto_generated|divider|divider|op_20~17_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_20~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_19~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_19~17_sumout\))) # (\Div1|auto_generated|divider|divider|op_19~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[789]~150_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_20~17_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_20~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_19~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_19~17_sumout\))) # (\Div1|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[789]~150_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[789]~150_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_19~17_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_20~17_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[855]~151_combout\);

\Div1|auto_generated|divider|divider|StageOut[821]~195\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[821]~195_combout\ = (!\Div1|auto_generated|divider|divider|op_19~1_sumout\ & \Div1|auto_generated|divider|divider|op_19~21_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_19~21_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[821]~195_combout\);

\Div1|auto_generated|divider|divider|StageOut[821]~196\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[821]~196_combout\ = (\Div1|auto_generated|divider|divider|op_19~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_18~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_18~21_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_18~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[755]~188_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[755]~188_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_18~21_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[821]~196_combout\);

\Div1|auto_generated|divider|divider|StageOut[853]~229\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[853]~229_combout\ = ( \Div1|auto_generated|divider|divider|op_20~25_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_20~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_19~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_19~25_sumout\))) # (\Div1|auto_generated|divider|divider|op_19~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[787]~228_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_20~25_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_20~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_19~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_19~25_sumout\))) # (\Div1|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[787]~228_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[787]~228_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_19~25_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_20~25_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[853]~229_combout\);

\Div1|auto_generated|divider|divider|StageOut[819]~270\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[819]~270_combout\ = (!\Div1|auto_generated|divider|divider|op_19~1_sumout\ & \Div1|auto_generated|divider|divider|op_19~29_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_19~29_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[819]~270_combout\);

\Div1|auto_generated|divider|divider|StageOut[819]~271\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[819]~271_combout\ = (\Div1|auto_generated|divider|divider|op_19~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_18~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_18~29_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_18~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[753]~263_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[753]~263_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_18~29_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[819]~271_combout\);

\Div1|auto_generated|divider|divider|StageOut[851]~301\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[851]~301_combout\ = ( \Div1|auto_generated|divider|divider|op_20~33_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_20~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_19~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_19~33_sumout\))) # (\Div1|auto_generated|divider|divider|op_19~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[785]~300_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_20~33_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_20~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_19~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_19~33_sumout\))) # (\Div1|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[785]~300_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[785]~300_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_19~33_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_20~33_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[851]~301_combout\);

\Div1|auto_generated|divider|divider|StageOut[817]~339\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[817]~339_combout\ = (!\Div1|auto_generated|divider|divider|op_19~1_sumout\ & \Div1|auto_generated|divider|divider|op_19~37_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_19~37_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[817]~339_combout\);

\Div1|auto_generated|divider|divider|StageOut[817]~340\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[817]~340_combout\ = (\Div1|auto_generated|divider|divider|op_19~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_18~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_18~37_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_18~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[751]~332_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[751]~332_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_18~37_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[817]~340_combout\);

\Div1|auto_generated|divider|divider|StageOut[849]~365\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[849]~365_combout\ = ( \Div1|auto_generated|divider|divider|op_20~41_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_20~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_19~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_19~41_sumout\))) # (\Div1|auto_generated|divider|divider|op_19~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[783]~364_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_20~41_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_20~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_19~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_19~41_sumout\))) # (\Div1|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[783]~364_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[783]~364_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_19~41_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_20~41_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[849]~365_combout\);

\Div1|auto_generated|divider|divider|StageOut[815]~402\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[815]~402_combout\ = (!\Div1|auto_generated|divider|divider|op_19~1_sumout\ & \Div1|auto_generated|divider|divider|op_19~45_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_19~45_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[815]~402_combout\);

\Div1|auto_generated|divider|divider|StageOut[815]~403\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[815]~403_combout\ = (\Div1|auto_generated|divider|divider|op_19~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_18~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_18~45_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_18~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[749]~395_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[749]~395_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_18~45_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[815]~403_combout\);

\Div1|auto_generated|divider|divider|StageOut[847]~425\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[847]~425_combout\ = ( \Div1|auto_generated|divider|divider|op_20~49_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_20~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_19~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_19~49_sumout\))) # (\Div1|auto_generated|divider|divider|op_19~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[781]~424_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_20~49_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_20~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_19~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_19~49_sumout\))) # (\Div1|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[781]~424_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[781]~424_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_19~49_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_20~49_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[847]~425_combout\);

\Div1|auto_generated|divider|divider|StageOut[813]~459\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[813]~459_combout\ = (!\Div1|auto_generated|divider|divider|op_19~1_sumout\ & \Div1|auto_generated|divider|divider|op_19~53_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_19~53_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[813]~459_combout\);

\Div1|auto_generated|divider|divider|StageOut[813]~460\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[813]~460_combout\ = (\Div1|auto_generated|divider|divider|op_19~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_18~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_18~53_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_18~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[747]~452_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[747]~452_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_18~53_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[813]~460_combout\);

\Div1|auto_generated|divider|divider|StageOut[845]~479\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[845]~479_combout\ = ( \Div1|auto_generated|divider|divider|op_20~57_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_20~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_19~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_19~57_sumout\))) # (\Div1|auto_generated|divider|divider|op_19~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[779]~478_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_20~57_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_20~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_19~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_19~57_sumout\))) # (\Div1|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[779]~478_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[779]~478_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_19~57_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_20~57_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[845]~479_combout\);

\Div1|auto_generated|divider|divider|StageOut[811]~510\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[811]~510_combout\ = (!\Div1|auto_generated|divider|divider|op_19~1_sumout\ & \Div1|auto_generated|divider|divider|op_19~61_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_19~61_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[811]~510_combout\);

\Div1|auto_generated|divider|divider|StageOut[811]~511\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[811]~511_combout\ = (\Div1|auto_generated|divider|divider|op_19~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_18~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_18~61_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_18~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[745]~503_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[745]~503_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_18~61_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[811]~511_combout\);

\Div1|auto_generated|divider|divider|StageOut[843]~527\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[843]~527_combout\ = ( \Div1|auto_generated|divider|divider|op_20~65_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_20~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_19~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_19~65_sumout\))) # (\Div1|auto_generated|divider|divider|op_19~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[777]~526_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_20~65_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_20~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_19~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_19~65_sumout\))) # (\Div1|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[777]~526_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[777]~526_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_19~65_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_20~65_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[843]~527_combout\);

\Div1|auto_generated|divider|divider|StageOut[809]~555\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[809]~555_combout\ = (!\Div1|auto_generated|divider|divider|op_19~1_sumout\ & \Div1|auto_generated|divider|divider|op_19~69_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_19~69_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[809]~555_combout\);

\Div1|auto_generated|divider|divider|StageOut[809]~556\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[809]~556_combout\ = (\Div1|auto_generated|divider|divider|op_19~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_18~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_18~69_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_18~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[743]~548_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[743]~548_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_18~69_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[809]~556_combout\);

\Div1|auto_generated|divider|divider|StageOut[841]~569\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[841]~569_combout\ = ( \Div1|auto_generated|divider|divider|op_20~73_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_20~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_19~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_19~73_sumout\))) # (\Div1|auto_generated|divider|divider|op_19~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[775]~568_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_20~73_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_20~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_19~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_19~73_sumout\))) # (\Div1|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[775]~568_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[775]~568_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_19~73_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_20~73_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[841]~569_combout\);

\Div1|auto_generated|divider|divider|StageOut[807]~594\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[807]~594_combout\ = (!\Div1|auto_generated|divider|divider|op_19~1_sumout\ & \Div1|auto_generated|divider|divider|op_19~77_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_19~77_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[807]~594_combout\);

\Div1|auto_generated|divider|divider|StageOut[807]~595\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[807]~595_combout\ = (\Div1|auto_generated|divider|divider|op_19~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_18~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_18~77_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_18~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[741]~587_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[741]~587_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_18~77_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[807]~595_combout\);

\Div1|auto_generated|divider|divider|StageOut[839]~605\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[839]~605_combout\ = ( \Div1|auto_generated|divider|divider|op_20~81_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_20~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_19~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_19~81_sumout\))) # (\Div1|auto_generated|divider|divider|op_19~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[773]~604_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_20~81_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_20~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_19~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_19~81_sumout\))) # (\Div1|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[773]~604_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[773]~604_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_19~81_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_20~81_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[839]~605_combout\);

\Div1|auto_generated|divider|divider|StageOut[805]~627\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[805]~627_combout\ = (!\Div1|auto_generated|divider|divider|op_19~1_sumout\ & \Div1|auto_generated|divider|divider|op_19~85_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_19~85_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[805]~627_combout\);

\Div1|auto_generated|divider|divider|StageOut[805]~628\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[805]~628_combout\ = (\Div1|auto_generated|divider|divider|op_19~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_18~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_18~85_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_18~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[739]~620_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[739]~620_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_18~85_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[805]~628_combout\);

\Div1|auto_generated|divider|divider|StageOut[837]~635\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[837]~635_combout\ = ( \Div1|auto_generated|divider|divider|op_20~89_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_20~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_19~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_19~89_sumout\))) # (\Div1|auto_generated|divider|divider|op_19~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[771]~634_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_20~89_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_20~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_19~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_19~89_sumout\))) # (\Div1|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[771]~634_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[771]~634_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_19~89_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_20~89_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[837]~635_combout\);

\Div1|auto_generated|divider|divider|StageOut[803]~654\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[803]~654_combout\ = (!\Div1|auto_generated|divider|divider|op_19~1_sumout\ & \Div1|auto_generated|divider|divider|op_19~93_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_19~93_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[803]~654_combout\);

\Div1|auto_generated|divider|divider|StageOut[803]~655\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[803]~655_combout\ = (\Div1|auto_generated|divider|divider|op_19~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_18~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_18~93_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_18~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[737]~647_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[737]~647_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_18~93_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[803]~655_combout\);

\Div1|auto_generated|divider|divider|StageOut[835]~659\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[835]~659_combout\ = ( \Div1|auto_generated|divider|divider|op_20~97_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_20~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_19~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_19~97_sumout\))) # (\Div1|auto_generated|divider|divider|op_19~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[769]~658_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_20~97_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_20~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_19~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_19~97_sumout\))) # (\Div1|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[769]~658_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[769]~658_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_19~97_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_20~97_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[835]~659_combout\);

\Div1|auto_generated|divider|divider|StageOut[801]~675\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[801]~675_combout\ = (!\Div1|auto_generated|divider|divider|op_19~1_sumout\ & \Div1|auto_generated|divider|divider|op_19~101_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_19~101_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[801]~675_combout\);

\Div1|auto_generated|divider|divider|StageOut[801]~676\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[801]~676_combout\ = (\Div1|auto_generated|divider|divider|op_19~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_18~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_18~101_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_18~1_sumout\ & (average(7)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_average(7),
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_18~101_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[801]~676_combout\);

\Div1|auto_generated|divider|divider|StageOut[833]~677\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[833]~677_combout\ = ( \Div1|auto_generated|divider|divider|op_20~105_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_20~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_19~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_19~105_sumout\))) # (\Div1|auto_generated|divider|divider|op_19~1_sumout\ & (average(6)))) ) ) # ( !\Div1|auto_generated|divider|divider|op_20~105_sumout\ & ( (\Div1|auto_generated|divider|divider|op_20~1_sumout\ 
-- & ((!\Div1|auto_generated|divider|divider|op_19~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_19~105_sumout\))) # (\Div1|auto_generated|divider|divider|op_19~1_sumout\ & (average(6))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_average(6),
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_19~105_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_20~105_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[833]~677_combout\);

\Div1|auto_generated|divider|divider|op_21~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_21~5_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_20~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_20~5_sumout\)))) # (\Div1|auto_generated|divider|divider|op_20~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[825]~49_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[825]~4_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_21~10\ ))
-- \Div1|auto_generated|divider|divider|op_21~6\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_20~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_20~5_sumout\)))) # (\Div1|auto_generated|divider|divider|op_20~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[825]~49_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[825]~4_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_21~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[825]~4_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_20~5_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[825]~49_combout\,
	cin => \Div1|auto_generated|divider|divider|op_21~10\,
	sumout => \Div1|auto_generated|divider|divider|op_21~5_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_21~6\);

\Div1|auto_generated|divider|divider|op_21~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_21~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_21~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|op_21~6\,
	sumout => \Div1|auto_generated|divider|divider|op_21~1_sumout\);

\Div0|auto_generated|divider|divider|StageOut[122]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[122]~16_combout\ = (!\Div0|auto_generated|divider|divider|op_18~1_sumout\ & \Div0|auto_generated|divider|divider|op_18~17_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_18~17_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[122]~16_combout\);

\Div0|auto_generated|divider|divider|StageOut[122]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[122]~19_combout\ = (\Div0|auto_generated|divider|divider|op_18~1_sumout\ & \Div0|auto_generated|divider|divider|StageOut[116]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[116]~18_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[122]~19_combout\);

\Div0|auto_generated|divider|divider|StageOut[121]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[121]~14_combout\ = (!\Div0|auto_generated|divider|divider|op_18~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_18~13_sumout\))) # (\Div0|auto_generated|divider|divider|op_18~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[115]~13_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[115]~13_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_18~13_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[121]~14_combout\);

\Div0|auto_generated|divider|divider|StageOut[120]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[120]~9_combout\ = (!\Div0|auto_generated|divider|divider|op_18~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_18~9_sumout\))) # (\Div0|auto_generated|divider|divider|op_18~1_sumout\ & (average(6)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_average(6),
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_18~9_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[120]~9_combout\);

\Div0|auto_generated|divider|divider|op_20~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_20~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div0|auto_generated|divider|divider|op_20~26_cout\);

\Div0|auto_generated|divider|divider|op_20~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_20~9_sumout\ = SUM(( average(4) ) + ( last_index(0) ) + ( \Div0|auto_generated|divider|divider|op_20~26_cout\ ))
-- \Div0|auto_generated|divider|divider|op_20~10\ = CARRY(( average(4) ) + ( last_index(0) ) + ( \Div0|auto_generated|divider|divider|op_20~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_average(4),
	dataf => ALT_INV_last_index(0),
	cin => \Div0|auto_generated|divider|divider|op_20~26_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_20~9_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_20~10\);

\Div0|auto_generated|divider|divider|op_20~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_20~13_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_19~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_19~9_sumout\))) # (\Div0|auto_generated|divider|divider|op_19~1_sumout\ & (average(5))) ) + ( 
-- !last_index(0) $ (last_index(1)) ) + ( \Div0|auto_generated|divider|divider|op_20~10\ ))
-- \Div0|auto_generated|divider|divider|op_20~14\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_19~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_19~9_sumout\))) # (\Div0|auto_generated|divider|divider|op_19~1_sumout\ & (average(5))) ) + ( 
-- !last_index(0) $ (last_index(1)) ) + ( \Div0|auto_generated|divider|divider|op_20~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011111111000000000000000000000001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datab => ALT_INV_average(5),
	datac => ALT_INV_last_index(0),
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_19~9_sumout\,
	dataf => ALT_INV_last_index(1),
	cin => \Div0|auto_generated|divider|divider|op_20~10\,
	sumout => \Div0|auto_generated|divider|divider|op_20~13_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_20~14\);

\Div0|auto_generated|divider|divider|op_20~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_20~17_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_19~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_19~13_sumout\))) # (\Div0|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[120]~9_combout\)) ) + ( !\Add2~1_combout\ ) + ( \Div0|auto_generated|divider|divider|op_20~14\ ))
-- \Div0|auto_generated|divider|divider|op_20~18\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_19~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_19~13_sumout\))) # (\Div0|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[120]~9_combout\)) ) + ( !\Add2~1_combout\ ) + ( \Div0|auto_generated|divider|divider|op_20~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[120]~9_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_19~13_sumout\,
	dataf => \ALT_INV_Add2~1_combout\,
	cin => \Div0|auto_generated|divider|divider|op_20~14\,
	sumout => \Div0|auto_generated|divider|divider|op_20~17_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_20~18\);

\Div0|auto_generated|divider|divider|op_20~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_20~21_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_19~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_19~17_sumout\))) # (\Div0|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[121]~14_combout\)) ) + ( !\Add2~2_combout\ ) + ( \Div0|auto_generated|divider|divider|op_20~18\ ))
-- \Div0|auto_generated|divider|divider|op_20~22\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_19~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_19~17_sumout\))) # (\Div0|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[121]~14_combout\)) ) + ( !\Add2~2_combout\ ) + ( \Div0|auto_generated|divider|divider|op_20~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[121]~14_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_19~17_sumout\,
	dataf => \ALT_INV_Add2~2_combout\,
	cin => \Div0|auto_generated|divider|divider|op_20~18\,
	sumout => \Div0|auto_generated|divider|divider|op_20~21_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_20~22\);

\Div0|auto_generated|divider|divider|op_20~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_20~6_cout\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_19~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_19~21_sumout\)))) # (\Div0|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[122]~19_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[122]~16_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_20~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[122]~16_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_19~21_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[122]~19_combout\,
	cin => \Div0|auto_generated|divider|divider|op_20~22\,
	cout => \Div0|auto_generated|divider|divider|op_20~6_cout\);

\Div0|auto_generated|divider|divider|op_20~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_20~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_20~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|op_20~6_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_20~1_sumout\);

\average~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \average~4_combout\ = (!\state~q\ & ((!\Div0|auto_generated|divider|divider|op_20~1_sumout\))) # (\state~q\ & (!\Div1|auto_generated|divider|divider|op_21~1_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110010011100100111001001110010011100100111001001110010011100100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_state~q\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	combout => \average~4_combout\);

\average[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_NEW~input_o\,
	d => \average~4_combout\,
	ena => \RESETN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => average(4));

\Div1|auto_generated|divider|divider|op_21~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_21~113_sumout\ = SUM(( average(4) ) + ( VCC ) + ( !VCC ))
-- \Div1|auto_generated|divider|divider|op_21~114\ = CARRY(( average(4) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_average(4),
	cin => GND,
	sumout => \Div1|auto_generated|divider|divider|op_21~113_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_21~114\);

\Div1|auto_generated|divider|divider|op_21~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_21~109_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_20~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_20~109_sumout\))) # (\Div1|auto_generated|divider|divider|op_20~1_sumout\ & (average(5))) ) + 
-- ( VCC ) + ( \Div1|auto_generated|divider|divider|op_21~114\ ))
-- \Div1|auto_generated|divider|divider|op_21~110\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_20~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_20~109_sumout\))) # (\Div1|auto_generated|divider|divider|op_20~1_sumout\ & (average(5))) ) + ( 
-- VCC ) + ( \Div1|auto_generated|divider|divider|op_21~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_average(5),
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_20~109_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_21~114\,
	sumout => \Div1|auto_generated|divider|divider|op_21~109_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_21~110\);

\Div1|auto_generated|divider|divider|op_21~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_21~105_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[833]~677_combout\ ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_21~110\ ))
-- \Div1|auto_generated|divider|divider|op_21~106\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[833]~677_combout\ ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_21~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[833]~677_combout\,
	cin => \Div1|auto_generated|divider|divider|op_21~110\,
	sumout => \Div1|auto_generated|divider|divider|op_21~105_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_21~106\);

\Div1|auto_generated|divider|divider|op_21~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_21~101_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_20~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_20~101_sumout\)))) # (\Div1|auto_generated|divider|divider|op_20~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[801]~676_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[801]~675_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_21~106\ ))
-- \Div1|auto_generated|divider|divider|op_21~102\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_20~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_20~101_sumout\)))) # (\Div1|auto_generated|divider|divider|op_20~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[801]~676_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[801]~675_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_21~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[801]~675_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_20~101_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[801]~676_combout\,
	cin => \Div1|auto_generated|divider|divider|op_21~106\,
	sumout => \Div1|auto_generated|divider|divider|op_21~101_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_21~102\);

\Div1|auto_generated|divider|divider|op_21~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_21~97_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[835]~659_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_21~102\ ))
-- \Div1|auto_generated|divider|divider|op_21~98\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[835]~659_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_21~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[835]~659_combout\,
	cin => \Div1|auto_generated|divider|divider|op_21~102\,
	sumout => \Div1|auto_generated|divider|divider|op_21~97_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_21~98\);

\Div1|auto_generated|divider|divider|op_21~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_21~93_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_20~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_20~93_sumout\)))) # (\Div1|auto_generated|divider|divider|op_20~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[803]~655_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[803]~654_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_21~98\ ))
-- \Div1|auto_generated|divider|divider|op_21~94\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_20~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_20~93_sumout\)))) # (\Div1|auto_generated|divider|divider|op_20~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[803]~655_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[803]~654_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_21~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[803]~654_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_20~93_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[803]~655_combout\,
	cin => \Div1|auto_generated|divider|divider|op_21~98\,
	sumout => \Div1|auto_generated|divider|divider|op_21~93_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_21~94\);

\Div1|auto_generated|divider|divider|op_21~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_21~89_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[837]~635_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_21~94\ ))
-- \Div1|auto_generated|divider|divider|op_21~90\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[837]~635_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_21~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[837]~635_combout\,
	cin => \Div1|auto_generated|divider|divider|op_21~94\,
	sumout => \Div1|auto_generated|divider|divider|op_21~89_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_21~90\);

\Div1|auto_generated|divider|divider|op_21~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_21~85_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_20~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_20~85_sumout\)))) # (\Div1|auto_generated|divider|divider|op_20~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[805]~628_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[805]~627_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_21~90\ ))
-- \Div1|auto_generated|divider|divider|op_21~86\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_20~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_20~85_sumout\)))) # (\Div1|auto_generated|divider|divider|op_20~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[805]~628_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[805]~627_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_21~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[805]~627_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_20~85_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[805]~628_combout\,
	cin => \Div1|auto_generated|divider|divider|op_21~90\,
	sumout => \Div1|auto_generated|divider|divider|op_21~85_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_21~86\);

\Div1|auto_generated|divider|divider|op_21~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_21~81_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[839]~605_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_21~86\ ))
-- \Div1|auto_generated|divider|divider|op_21~82\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[839]~605_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_21~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[839]~605_combout\,
	cin => \Div1|auto_generated|divider|divider|op_21~86\,
	sumout => \Div1|auto_generated|divider|divider|op_21~81_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_21~82\);

\Div1|auto_generated|divider|divider|op_21~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_21~77_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_20~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_20~77_sumout\)))) # (\Div1|auto_generated|divider|divider|op_20~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[807]~595_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[807]~594_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_21~82\ ))
-- \Div1|auto_generated|divider|divider|op_21~78\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_20~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_20~77_sumout\)))) # (\Div1|auto_generated|divider|divider|op_20~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[807]~595_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[807]~594_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_21~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[807]~594_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_20~77_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[807]~595_combout\,
	cin => \Div1|auto_generated|divider|divider|op_21~82\,
	sumout => \Div1|auto_generated|divider|divider|op_21~77_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_21~78\);

\Div1|auto_generated|divider|divider|op_21~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_21~73_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[841]~569_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_21~78\ ))
-- \Div1|auto_generated|divider|divider|op_21~74\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[841]~569_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_21~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[841]~569_combout\,
	cin => \Div1|auto_generated|divider|divider|op_21~78\,
	sumout => \Div1|auto_generated|divider|divider|op_21~73_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_21~74\);

\Div1|auto_generated|divider|divider|op_21~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_21~69_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_20~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_20~69_sumout\)))) # (\Div1|auto_generated|divider|divider|op_20~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[809]~556_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[809]~555_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_21~74\ ))
-- \Div1|auto_generated|divider|divider|op_21~70\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_20~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_20~69_sumout\)))) # (\Div1|auto_generated|divider|divider|op_20~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[809]~556_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[809]~555_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_21~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[809]~555_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_20~69_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[809]~556_combout\,
	cin => \Div1|auto_generated|divider|divider|op_21~74\,
	sumout => \Div1|auto_generated|divider|divider|op_21~69_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_21~70\);

\Div1|auto_generated|divider|divider|op_21~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_21~65_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[843]~527_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_21~70\ ))
-- \Div1|auto_generated|divider|divider|op_21~66\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[843]~527_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_21~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[843]~527_combout\,
	cin => \Div1|auto_generated|divider|divider|op_21~70\,
	sumout => \Div1|auto_generated|divider|divider|op_21~65_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_21~66\);

\Div1|auto_generated|divider|divider|op_21~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_21~61_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_20~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_20~61_sumout\)))) # (\Div1|auto_generated|divider|divider|op_20~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[811]~511_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[811]~510_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_21~66\ ))
-- \Div1|auto_generated|divider|divider|op_21~62\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_20~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_20~61_sumout\)))) # (\Div1|auto_generated|divider|divider|op_20~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[811]~511_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[811]~510_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_21~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[811]~510_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_20~61_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[811]~511_combout\,
	cin => \Div1|auto_generated|divider|divider|op_21~66\,
	sumout => \Div1|auto_generated|divider|divider|op_21~61_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_21~62\);

\Div1|auto_generated|divider|divider|op_21~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_21~57_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[845]~479_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_21~62\ ))
-- \Div1|auto_generated|divider|divider|op_21~58\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[845]~479_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_21~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[845]~479_combout\,
	cin => \Div1|auto_generated|divider|divider|op_21~62\,
	sumout => \Div1|auto_generated|divider|divider|op_21~57_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_21~58\);

\Div1|auto_generated|divider|divider|op_21~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_21~53_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_20~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_20~53_sumout\)))) # (\Div1|auto_generated|divider|divider|op_20~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[813]~460_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[813]~459_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_21~58\ ))
-- \Div1|auto_generated|divider|divider|op_21~54\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_20~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_20~53_sumout\)))) # (\Div1|auto_generated|divider|divider|op_20~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[813]~460_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[813]~459_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_21~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[813]~459_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_20~53_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[813]~460_combout\,
	cin => \Div1|auto_generated|divider|divider|op_21~58\,
	sumout => \Div1|auto_generated|divider|divider|op_21~53_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_21~54\);

\Div1|auto_generated|divider|divider|op_21~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_21~49_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[847]~425_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_21~54\ ))
-- \Div1|auto_generated|divider|divider|op_21~50\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[847]~425_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_21~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[847]~425_combout\,
	cin => \Div1|auto_generated|divider|divider|op_21~54\,
	sumout => \Div1|auto_generated|divider|divider|op_21~49_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_21~50\);

\Div1|auto_generated|divider|divider|op_21~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_21~45_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_20~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_20~45_sumout\)))) # (\Div1|auto_generated|divider|divider|op_20~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[815]~403_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[815]~402_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_21~50\ ))
-- \Div1|auto_generated|divider|divider|op_21~46\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_20~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_20~45_sumout\)))) # (\Div1|auto_generated|divider|divider|op_20~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[815]~403_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[815]~402_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_21~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[815]~402_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_20~45_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[815]~403_combout\,
	cin => \Div1|auto_generated|divider|divider|op_21~50\,
	sumout => \Div1|auto_generated|divider|divider|op_21~45_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_21~46\);

\Div1|auto_generated|divider|divider|op_21~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_21~41_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[849]~365_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_21~46\ ))
-- \Div1|auto_generated|divider|divider|op_21~42\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[849]~365_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_21~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[849]~365_combout\,
	cin => \Div1|auto_generated|divider|divider|op_21~46\,
	sumout => \Div1|auto_generated|divider|divider|op_21~41_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_21~42\);

\Div1|auto_generated|divider|divider|op_21~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_21~37_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_20~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_20~37_sumout\)))) # (\Div1|auto_generated|divider|divider|op_20~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[817]~340_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[817]~339_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_21~42\ ))
-- \Div1|auto_generated|divider|divider|op_21~38\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_20~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_20~37_sumout\)))) # (\Div1|auto_generated|divider|divider|op_20~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[817]~340_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[817]~339_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_21~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[817]~339_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_20~37_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[817]~340_combout\,
	cin => \Div1|auto_generated|divider|divider|op_21~42\,
	sumout => \Div1|auto_generated|divider|divider|op_21~37_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_21~38\);

\Div1|auto_generated|divider|divider|op_21~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_21~33_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[851]~301_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_21~38\ ))
-- \Div1|auto_generated|divider|divider|op_21~34\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[851]~301_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_21~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[851]~301_combout\,
	cin => \Div1|auto_generated|divider|divider|op_21~38\,
	sumout => \Div1|auto_generated|divider|divider|op_21~33_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_21~34\);

\Div1|auto_generated|divider|divider|op_21~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_21~29_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_20~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_20~29_sumout\)))) # (\Div1|auto_generated|divider|divider|op_20~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[819]~271_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[819]~270_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_21~34\ ))
-- \Div1|auto_generated|divider|divider|op_21~30\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_20~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_20~29_sumout\)))) # (\Div1|auto_generated|divider|divider|op_20~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[819]~271_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[819]~270_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_21~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[819]~270_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_20~29_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[819]~271_combout\,
	cin => \Div1|auto_generated|divider|divider|op_21~34\,
	sumout => \Div1|auto_generated|divider|divider|op_21~29_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_21~30\);

\Div1|auto_generated|divider|divider|op_21~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_21~25_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[853]~229_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_21~30\ ))
-- \Div1|auto_generated|divider|divider|op_21~26\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[853]~229_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_21~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[853]~229_combout\,
	cin => \Div1|auto_generated|divider|divider|op_21~30\,
	sumout => \Div1|auto_generated|divider|divider|op_21~25_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_21~26\);

\Div1|auto_generated|divider|divider|op_21~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_21~21_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_20~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_20~21_sumout\)))) # (\Div1|auto_generated|divider|divider|op_20~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[821]~196_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[821]~195_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_21~26\ ))
-- \Div1|auto_generated|divider|divider|op_21~22\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_20~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_20~21_sumout\)))) # (\Div1|auto_generated|divider|divider|op_20~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[821]~196_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[821]~195_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_21~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[821]~195_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_20~21_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[821]~196_combout\,
	cin => \Div1|auto_generated|divider|divider|op_21~26\,
	sumout => \Div1|auto_generated|divider|divider|op_21~21_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_21~22\);

\Div1|auto_generated|divider|divider|op_21~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_21~17_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[855]~151_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_21~22\ ))
-- \Div1|auto_generated|divider|divider|op_21~18\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[855]~151_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_21~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[855]~151_combout\,
	cin => \Div1|auto_generated|divider|divider|op_21~22\,
	sumout => \Div1|auto_generated|divider|divider|op_21~17_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_21~18\);

\Div1|auto_generated|divider|divider|op_21~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_21~13_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_20~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_20~13_sumout\)))) # (\Div1|auto_generated|divider|divider|op_20~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[823]~115_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[823]~114_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_21~18\ ))
-- \Div1|auto_generated|divider|divider|op_21~14\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_20~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_20~13_sumout\)))) # (\Div1|auto_generated|divider|divider|op_20~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[823]~115_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[823]~114_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_21~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[823]~114_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_20~13_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[823]~115_combout\,
	cin => \Div1|auto_generated|divider|divider|op_21~18\,
	sumout => \Div1|auto_generated|divider|divider|op_21~13_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_21~14\);

\Div1|auto_generated|divider|divider|op_21~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_21~9_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[857]~69_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_21~14\ ))
-- \Div1|auto_generated|divider|divider|op_21~10\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[857]~69_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_21~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[857]~69_combout\,
	cin => \Div1|auto_generated|divider|divider|op_21~14\,
	sumout => \Div1|auto_generated|divider|divider|op_21~9_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_21~10\);

\Div1|auto_generated|divider|divider|StageOut[891]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[891]~2_combout\ = (\Div1|auto_generated|divider|divider|op_21~5_sumout\ & !\Div1|auto_generated|divider|divider|op_21~1_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_21~5_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[891]~2_combout\);

\Div1|auto_generated|divider|divider|StageOut[858]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[858]~3_combout\ = (!\Div1|auto_generated|divider|divider|op_20~1_sumout\ & \Div1|auto_generated|divider|divider|op_20~5_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_20~5_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[858]~3_combout\);

\Div1|auto_generated|divider|divider|StageOut[858]~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[858]~50_combout\ = (\Div1|auto_generated|divider|divider|op_20~1_sumout\ & ((\Div1|auto_generated|divider|divider|StageOut[825]~49_combout\) # (\Div1|auto_generated|divider|divider|StageOut[825]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001100010011000100110001001100010011000100110001001100010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[825]~4_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[825]~49_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[858]~50_combout\);

\Div1|auto_generated|divider|divider|StageOut[857]~74\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[857]~74_combout\ = (!\Div1|auto_generated|divider|divider|op_20~1_sumout\ & \Div1|auto_generated|divider|divider|op_20~9_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_20~9_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[857]~74_combout\);

\Div1|auto_generated|divider|divider|StageOut[857]~75\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[857]~75_combout\ = (\Div1|auto_generated|divider|divider|op_20~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_19~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_19~9_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_19~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[791]~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[791]~68_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_19~9_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[857]~75_combout\);

\Div1|auto_generated|divider|divider|StageOut[889]~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[889]~109_combout\ = ( \Div1|auto_generated|divider|divider|op_21~13_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_21~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_20~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_20~13_sumout\))) # (\Div1|auto_generated|divider|divider|op_20~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[823]~108_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_21~13_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_21~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_20~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_20~13_sumout\))) # (\Div1|auto_generated|divider|divider|op_20~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[823]~108_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[823]~108_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_20~13_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_21~13_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[889]~109_combout\);

\Div1|auto_generated|divider|divider|StageOut[855]~156\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[855]~156_combout\ = (!\Div1|auto_generated|divider|divider|op_20~1_sumout\ & \Div1|auto_generated|divider|divider|op_20~17_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_20~17_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[855]~156_combout\);

\Div1|auto_generated|divider|divider|StageOut[855]~157\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[855]~157_combout\ = (\Div1|auto_generated|divider|divider|op_20~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_19~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_19~17_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_19~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[789]~150_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[789]~150_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_19~17_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[855]~157_combout\);

\Div1|auto_generated|divider|divider|StageOut[887]~190\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[887]~190_combout\ = ( \Div1|auto_generated|divider|divider|op_21~21_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_21~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_20~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_20~21_sumout\))) # (\Div1|auto_generated|divider|divider|op_20~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[821]~189_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_21~21_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_21~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_20~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_20~21_sumout\))) # (\Div1|auto_generated|divider|divider|op_20~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[821]~189_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[821]~189_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_20~21_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_21~21_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[887]~190_combout\);

\Div1|auto_generated|divider|divider|StageOut[853]~234\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[853]~234_combout\ = (!\Div1|auto_generated|divider|divider|op_20~1_sumout\ & \Div1|auto_generated|divider|divider|op_20~25_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_20~25_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[853]~234_combout\);

\Div1|auto_generated|divider|divider|StageOut[853]~235\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[853]~235_combout\ = (\Div1|auto_generated|divider|divider|op_20~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_19~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_19~25_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_19~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[787]~228_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[787]~228_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_19~25_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[853]~235_combout\);

\Div1|auto_generated|divider|divider|StageOut[885]~265\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[885]~265_combout\ = ( \Div1|auto_generated|divider|divider|op_21~29_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_21~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_20~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_20~29_sumout\))) # (\Div1|auto_generated|divider|divider|op_20~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[819]~264_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_21~29_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_21~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_20~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_20~29_sumout\))) # (\Div1|auto_generated|divider|divider|op_20~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[819]~264_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[819]~264_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_20~29_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_21~29_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[885]~265_combout\);

\Div1|auto_generated|divider|divider|StageOut[851]~306\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[851]~306_combout\ = (!\Div1|auto_generated|divider|divider|op_20~1_sumout\ & \Div1|auto_generated|divider|divider|op_20~33_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_20~33_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[851]~306_combout\);

\Div1|auto_generated|divider|divider|StageOut[851]~307\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[851]~307_combout\ = (\Div1|auto_generated|divider|divider|op_20~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_19~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_19~33_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_19~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[785]~300_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[785]~300_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_19~33_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[851]~307_combout\);

\Div1|auto_generated|divider|divider|StageOut[883]~334\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[883]~334_combout\ = ( \Div1|auto_generated|divider|divider|op_21~37_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_21~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_20~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_20~37_sumout\))) # (\Div1|auto_generated|divider|divider|op_20~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[817]~333_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_21~37_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_21~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_20~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_20~37_sumout\))) # (\Div1|auto_generated|divider|divider|op_20~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[817]~333_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[817]~333_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_20~37_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_21~37_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[883]~334_combout\);

\Div1|auto_generated|divider|divider|StageOut[849]~370\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[849]~370_combout\ = (!\Div1|auto_generated|divider|divider|op_20~1_sumout\ & \Div1|auto_generated|divider|divider|op_20~41_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_20~41_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[849]~370_combout\);

\Div1|auto_generated|divider|divider|StageOut[849]~371\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[849]~371_combout\ = (\Div1|auto_generated|divider|divider|op_20~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_19~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_19~41_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_19~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[783]~364_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[783]~364_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_19~41_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[849]~371_combout\);

\Div1|auto_generated|divider|divider|StageOut[881]~397\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[881]~397_combout\ = ( \Div1|auto_generated|divider|divider|op_21~45_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_21~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_20~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_20~45_sumout\))) # (\Div1|auto_generated|divider|divider|op_20~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[815]~396_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_21~45_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_21~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_20~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_20~45_sumout\))) # (\Div1|auto_generated|divider|divider|op_20~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[815]~396_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[815]~396_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_20~45_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_21~45_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[881]~397_combout\);

\Div1|auto_generated|divider|divider|StageOut[847]~430\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[847]~430_combout\ = (!\Div1|auto_generated|divider|divider|op_20~1_sumout\ & \Div1|auto_generated|divider|divider|op_20~49_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_20~49_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[847]~430_combout\);

\Div1|auto_generated|divider|divider|StageOut[847]~431\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[847]~431_combout\ = (\Div1|auto_generated|divider|divider|op_20~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_19~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_19~49_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_19~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[781]~424_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[781]~424_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_19~49_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[847]~431_combout\);

\Div1|auto_generated|divider|divider|StageOut[879]~454\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[879]~454_combout\ = ( \Div1|auto_generated|divider|divider|op_21~53_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_21~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_20~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_20~53_sumout\))) # (\Div1|auto_generated|divider|divider|op_20~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[813]~453_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_21~53_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_21~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_20~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_20~53_sumout\))) # (\Div1|auto_generated|divider|divider|op_20~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[813]~453_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[813]~453_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_20~53_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_21~53_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[879]~454_combout\);

\Div1|auto_generated|divider|divider|StageOut[845]~484\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[845]~484_combout\ = (!\Div1|auto_generated|divider|divider|op_20~1_sumout\ & \Div1|auto_generated|divider|divider|op_20~57_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_20~57_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[845]~484_combout\);

\Div1|auto_generated|divider|divider|StageOut[845]~485\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[845]~485_combout\ = (\Div1|auto_generated|divider|divider|op_20~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_19~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_19~57_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_19~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[779]~478_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[779]~478_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_19~57_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[845]~485_combout\);

\Div1|auto_generated|divider|divider|StageOut[877]~505\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[877]~505_combout\ = ( \Div1|auto_generated|divider|divider|op_21~61_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_21~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_20~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_20~61_sumout\))) # (\Div1|auto_generated|divider|divider|op_20~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[811]~504_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_21~61_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_21~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_20~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_20~61_sumout\))) # (\Div1|auto_generated|divider|divider|op_20~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[811]~504_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[811]~504_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_20~61_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_21~61_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[877]~505_combout\);

\Div1|auto_generated|divider|divider|StageOut[843]~532\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[843]~532_combout\ = (!\Div1|auto_generated|divider|divider|op_20~1_sumout\ & \Div1|auto_generated|divider|divider|op_20~65_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_20~65_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[843]~532_combout\);

\Div1|auto_generated|divider|divider|StageOut[843]~533\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[843]~533_combout\ = (\Div1|auto_generated|divider|divider|op_20~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_19~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_19~65_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_19~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[777]~526_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[777]~526_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_19~65_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[843]~533_combout\);

\Div1|auto_generated|divider|divider|StageOut[875]~550\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[875]~550_combout\ = ( \Div1|auto_generated|divider|divider|op_21~69_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_21~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_20~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_20~69_sumout\))) # (\Div1|auto_generated|divider|divider|op_20~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[809]~549_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_21~69_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_21~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_20~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_20~69_sumout\))) # (\Div1|auto_generated|divider|divider|op_20~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[809]~549_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[809]~549_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_20~69_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_21~69_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[875]~550_combout\);

\Div1|auto_generated|divider|divider|StageOut[841]~574\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[841]~574_combout\ = (!\Div1|auto_generated|divider|divider|op_20~1_sumout\ & \Div1|auto_generated|divider|divider|op_20~73_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_20~73_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[841]~574_combout\);

\Div1|auto_generated|divider|divider|StageOut[841]~575\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[841]~575_combout\ = (\Div1|auto_generated|divider|divider|op_20~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_19~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_19~73_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_19~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[775]~568_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[775]~568_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_19~73_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[841]~575_combout\);

\Div1|auto_generated|divider|divider|StageOut[873]~589\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[873]~589_combout\ = ( \Div1|auto_generated|divider|divider|op_21~77_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_21~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_20~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_20~77_sumout\))) # (\Div1|auto_generated|divider|divider|op_20~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[807]~588_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_21~77_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_21~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_20~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_20~77_sumout\))) # (\Div1|auto_generated|divider|divider|op_20~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[807]~588_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[807]~588_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_20~77_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_21~77_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[873]~589_combout\);

\Div1|auto_generated|divider|divider|StageOut[839]~610\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[839]~610_combout\ = (!\Div1|auto_generated|divider|divider|op_20~1_sumout\ & \Div1|auto_generated|divider|divider|op_20~81_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_20~81_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[839]~610_combout\);

\Div1|auto_generated|divider|divider|StageOut[839]~611\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[839]~611_combout\ = (\Div1|auto_generated|divider|divider|op_20~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_19~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_19~81_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_19~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[773]~604_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[773]~604_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_19~81_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[839]~611_combout\);

\Div1|auto_generated|divider|divider|StageOut[871]~622\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[871]~622_combout\ = ( \Div1|auto_generated|divider|divider|op_21~85_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_21~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_20~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_20~85_sumout\))) # (\Div1|auto_generated|divider|divider|op_20~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[805]~621_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_21~85_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_21~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_20~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_20~85_sumout\))) # (\Div1|auto_generated|divider|divider|op_20~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[805]~621_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[805]~621_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_20~85_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_21~85_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[871]~622_combout\);

\Div1|auto_generated|divider|divider|StageOut[837]~640\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[837]~640_combout\ = (!\Div1|auto_generated|divider|divider|op_20~1_sumout\ & \Div1|auto_generated|divider|divider|op_20~89_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_20~89_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[837]~640_combout\);

\Div1|auto_generated|divider|divider|StageOut[837]~641\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[837]~641_combout\ = (\Div1|auto_generated|divider|divider|op_20~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_19~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_19~89_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_19~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[771]~634_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[771]~634_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_19~89_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[837]~641_combout\);

\Div1|auto_generated|divider|divider|StageOut[869]~649\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[869]~649_combout\ = ( \Div1|auto_generated|divider|divider|op_21~93_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_21~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_20~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_20~93_sumout\))) # (\Div1|auto_generated|divider|divider|op_20~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[803]~648_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_21~93_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_21~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_20~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_20~93_sumout\))) # (\Div1|auto_generated|divider|divider|op_20~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[803]~648_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[803]~648_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_20~93_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_21~93_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[869]~649_combout\);

\Div1|auto_generated|divider|divider|StageOut[835]~664\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[835]~664_combout\ = (!\Div1|auto_generated|divider|divider|op_20~1_sumout\ & \Div1|auto_generated|divider|divider|op_20~97_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_20~97_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[835]~664_combout\);

\Div1|auto_generated|divider|divider|StageOut[835]~665\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[835]~665_combout\ = (\Div1|auto_generated|divider|divider|op_20~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_19~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_19~97_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_19~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[769]~658_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[769]~658_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_19~97_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[835]~665_combout\);

\Div1|auto_generated|divider|divider|StageOut[867]~670\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[867]~670_combout\ = ( \Div1|auto_generated|divider|divider|op_21~101_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_21~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_20~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_20~101_sumout\))) # (\Div1|auto_generated|divider|divider|op_20~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[801]~669_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_21~101_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_21~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_20~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_20~101_sumout\))) # (\Div1|auto_generated|divider|divider|op_20~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[801]~669_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[801]~669_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_20~101_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_21~101_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[867]~670_combout\);

\Div1|auto_generated|divider|divider|StageOut[833]~682\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[833]~682_combout\ = (!\Div1|auto_generated|divider|divider|op_20~1_sumout\ & \Div1|auto_generated|divider|divider|op_20~105_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_20~105_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[833]~682_combout\);

\Div1|auto_generated|divider|divider|StageOut[833]~683\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[833]~683_combout\ = (\Div1|auto_generated|divider|divider|op_20~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_19~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_19~105_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_19~1_sumout\ & (average(6)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_average(6),
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_19~105_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[833]~683_combout\);

\Div1|auto_generated|divider|divider|StageOut[865]~685\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[865]~685_combout\ = ( \Div1|auto_generated|divider|divider|op_21~109_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_21~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_20~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_20~109_sumout\))) # (\Div1|auto_generated|divider|divider|op_20~1_sumout\ & (average(5)))) ) ) # ( !\Div1|auto_generated|divider|divider|op_21~109_sumout\ & ( (\Div1|auto_generated|divider|divider|op_21~1_sumout\ 
-- & ((!\Div1|auto_generated|divider|divider|op_20~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_20~109_sumout\))) # (\Div1|auto_generated|divider|divider|op_20~1_sumout\ & (average(5))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_average(5),
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_20~109_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_21~109_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[865]~685_combout\);

\Div0|auto_generated|divider|divider|StageOut[127]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[127]~12_combout\ = (!\Div0|auto_generated|divider|divider|op_19~1_sumout\ & \Div0|auto_generated|divider|divider|op_19~17_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_19~17_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[127]~12_combout\);

\Div0|auto_generated|divider|divider|StageOut[127]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[127]~15_combout\ = (\Div0|auto_generated|divider|divider|op_19~1_sumout\ & \Div0|auto_generated|divider|divider|StageOut[121]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[121]~14_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[127]~15_combout\);

\Div0|auto_generated|divider|divider|StageOut[126]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[126]~10_combout\ = (!\Div0|auto_generated|divider|divider|op_19~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_19~13_sumout\))) # (\Div0|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[120]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[120]~9_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_19~13_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[126]~10_combout\);

\Div0|auto_generated|divider|divider|StageOut[125]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[125]~5_combout\ = (!\Div0|auto_generated|divider|divider|op_19~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_19~9_sumout\))) # (\Div0|auto_generated|divider|divider|op_19~1_sumout\ & (average(5)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_average(5),
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_19~9_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[125]~5_combout\);

\Div0|auto_generated|divider|divider|op_21~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_21~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div0|auto_generated|divider|divider|op_21~26_cout\);

\Div0|auto_generated|divider|divider|op_21~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_21~21_sumout\ = SUM(( average(3) ) + ( last_index(0) ) + ( \Div0|auto_generated|divider|divider|op_21~26_cout\ ))
-- \Div0|auto_generated|divider|divider|op_21~22\ = CARRY(( average(3) ) + ( last_index(0) ) + ( \Div0|auto_generated|divider|divider|op_21~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_average(3),
	dataf => ALT_INV_last_index(0),
	cin => \Div0|auto_generated|divider|divider|op_21~26_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_21~21_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_21~22\);

\Div0|auto_generated|divider|divider|op_21~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_21~9_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_20~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_20~9_sumout\))) # (\Div0|auto_generated|divider|divider|op_20~1_sumout\ & (average(4))) ) + ( 
-- !last_index(0) $ (last_index(1)) ) + ( \Div0|auto_generated|divider|divider|op_21~22\ ))
-- \Div0|auto_generated|divider|divider|op_21~10\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_20~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_20~9_sumout\))) # (\Div0|auto_generated|divider|divider|op_20~1_sumout\ & (average(4))) ) + ( 
-- !last_index(0) $ (last_index(1)) ) + ( \Div0|auto_generated|divider|divider|op_21~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011111111000000000000000000000001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datab => ALT_INV_average(4),
	datac => ALT_INV_last_index(0),
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_20~9_sumout\,
	dataf => ALT_INV_last_index(1),
	cin => \Div0|auto_generated|divider|divider|op_21~22\,
	sumout => \Div0|auto_generated|divider|divider|op_21~9_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_21~10\);

\Div0|auto_generated|divider|divider|op_21~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_21~13_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_20~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_20~13_sumout\))) # (\Div0|auto_generated|divider|divider|op_20~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[125]~5_combout\)) ) + ( !\Add2~1_combout\ ) + ( \Div0|auto_generated|divider|divider|op_21~10\ ))
-- \Div0|auto_generated|divider|divider|op_21~14\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_20~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_20~13_sumout\))) # (\Div0|auto_generated|divider|divider|op_20~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[125]~5_combout\)) ) + ( !\Add2~1_combout\ ) + ( \Div0|auto_generated|divider|divider|op_21~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[125]~5_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_20~13_sumout\,
	dataf => \ALT_INV_Add2~1_combout\,
	cin => \Div0|auto_generated|divider|divider|op_21~10\,
	sumout => \Div0|auto_generated|divider|divider|op_21~13_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_21~14\);

\Div0|auto_generated|divider|divider|op_21~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_21~17_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_20~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_20~17_sumout\))) # (\Div0|auto_generated|divider|divider|op_20~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[126]~10_combout\)) ) + ( !\Add2~2_combout\ ) + ( \Div0|auto_generated|divider|divider|op_21~14\ ))
-- \Div0|auto_generated|divider|divider|op_21~18\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_20~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_20~17_sumout\))) # (\Div0|auto_generated|divider|divider|op_20~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[126]~10_combout\)) ) + ( !\Add2~2_combout\ ) + ( \Div0|auto_generated|divider|divider|op_21~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[126]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_20~17_sumout\,
	dataf => \ALT_INV_Add2~2_combout\,
	cin => \Div0|auto_generated|divider|divider|op_21~14\,
	sumout => \Div0|auto_generated|divider|divider|op_21~17_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_21~18\);

\Div0|auto_generated|divider|divider|op_21~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_21~6_cout\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_20~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_20~21_sumout\)))) # (\Div0|auto_generated|divider|divider|op_20~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[127]~15_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[127]~12_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_21~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[127]~12_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_20~21_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[127]~15_combout\,
	cin => \Div0|auto_generated|divider|divider|op_21~18\,
	cout => \Div0|auto_generated|divider|divider|op_21~6_cout\);

\Div0|auto_generated|divider|divider|op_21~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_21~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_21~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|op_21~6_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_21~1_sumout\);

\average~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \average~3_combout\ = (!\state~q\ & ((!\Div0|auto_generated|divider|divider|op_21~1_sumout\))) # (\state~q\ & (!\Div1|auto_generated|divider|divider|op_22~1_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110010011100100111001001110010011100100111001001110010011100100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_state~q\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	combout => \average~3_combout\);

\average[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_NEW~input_o\,
	d => \average~3_combout\,
	ena => \RESETN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => average(3));

\Div1|auto_generated|divider|divider|op_22~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_22~117_sumout\ = SUM(( average(3) ) + ( VCC ) + ( !VCC ))
-- \Div1|auto_generated|divider|divider|op_22~118\ = CARRY(( average(3) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_average(3),
	cin => GND,
	sumout => \Div1|auto_generated|divider|divider|op_22~117_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_22~118\);

\Div1|auto_generated|divider|divider|op_22~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_22~113_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_21~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_21~113_sumout\))) # (\Div1|auto_generated|divider|divider|op_21~1_sumout\ & (average(4))) ) + 
-- ( VCC ) + ( \Div1|auto_generated|divider|divider|op_22~118\ ))
-- \Div1|auto_generated|divider|divider|op_22~114\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_21~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_21~113_sumout\))) # (\Div1|auto_generated|divider|divider|op_21~1_sumout\ & (average(4))) ) + ( 
-- VCC ) + ( \Div1|auto_generated|divider|divider|op_22~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_average(4),
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_21~113_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_22~118\,
	sumout => \Div1|auto_generated|divider|divider|op_22~113_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_22~114\);

\Div1|auto_generated|divider|divider|op_22~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_22~109_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[865]~685_combout\ ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_22~114\ ))
-- \Div1|auto_generated|divider|divider|op_22~110\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[865]~685_combout\ ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_22~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[865]~685_combout\,
	cin => \Div1|auto_generated|divider|divider|op_22~114\,
	sumout => \Div1|auto_generated|divider|divider|op_22~109_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_22~110\);

\Div1|auto_generated|divider|divider|op_22~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_22~105_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_21~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_21~105_sumout\)))) # (\Div1|auto_generated|divider|divider|op_21~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[833]~683_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[833]~682_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_22~110\ ))
-- \Div1|auto_generated|divider|divider|op_22~106\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_21~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_21~105_sumout\)))) # (\Div1|auto_generated|divider|divider|op_21~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[833]~683_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[833]~682_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_22~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[833]~682_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_21~105_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[833]~683_combout\,
	cin => \Div1|auto_generated|divider|divider|op_22~110\,
	sumout => \Div1|auto_generated|divider|divider|op_22~105_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_22~106\);

\Div1|auto_generated|divider|divider|op_22~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_22~101_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[867]~670_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_22~106\ ))
-- \Div1|auto_generated|divider|divider|op_22~102\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[867]~670_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_22~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[867]~670_combout\,
	cin => \Div1|auto_generated|divider|divider|op_22~106\,
	sumout => \Div1|auto_generated|divider|divider|op_22~101_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_22~102\);

\Div1|auto_generated|divider|divider|op_22~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_22~97_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_21~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_21~97_sumout\)))) # (\Div1|auto_generated|divider|divider|op_21~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[835]~665_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[835]~664_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_22~102\ ))
-- \Div1|auto_generated|divider|divider|op_22~98\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_21~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_21~97_sumout\)))) # (\Div1|auto_generated|divider|divider|op_21~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[835]~665_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[835]~664_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_22~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[835]~664_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_21~97_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[835]~665_combout\,
	cin => \Div1|auto_generated|divider|divider|op_22~102\,
	sumout => \Div1|auto_generated|divider|divider|op_22~97_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_22~98\);

\Div1|auto_generated|divider|divider|op_22~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_22~93_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[869]~649_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_22~98\ ))
-- \Div1|auto_generated|divider|divider|op_22~94\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[869]~649_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_22~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[869]~649_combout\,
	cin => \Div1|auto_generated|divider|divider|op_22~98\,
	sumout => \Div1|auto_generated|divider|divider|op_22~93_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_22~94\);

\Div1|auto_generated|divider|divider|op_22~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_22~89_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_21~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_21~89_sumout\)))) # (\Div1|auto_generated|divider|divider|op_21~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[837]~641_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[837]~640_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_22~94\ ))
-- \Div1|auto_generated|divider|divider|op_22~90\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_21~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_21~89_sumout\)))) # (\Div1|auto_generated|divider|divider|op_21~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[837]~641_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[837]~640_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_22~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[837]~640_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_21~89_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[837]~641_combout\,
	cin => \Div1|auto_generated|divider|divider|op_22~94\,
	sumout => \Div1|auto_generated|divider|divider|op_22~89_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_22~90\);

\Div1|auto_generated|divider|divider|op_22~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_22~85_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[871]~622_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_22~90\ ))
-- \Div1|auto_generated|divider|divider|op_22~86\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[871]~622_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_22~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[871]~622_combout\,
	cin => \Div1|auto_generated|divider|divider|op_22~90\,
	sumout => \Div1|auto_generated|divider|divider|op_22~85_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_22~86\);

\Div1|auto_generated|divider|divider|op_22~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_22~81_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_21~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_21~81_sumout\)))) # (\Div1|auto_generated|divider|divider|op_21~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[839]~611_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[839]~610_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_22~86\ ))
-- \Div1|auto_generated|divider|divider|op_22~82\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_21~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_21~81_sumout\)))) # (\Div1|auto_generated|divider|divider|op_21~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[839]~611_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[839]~610_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_22~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[839]~610_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_21~81_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[839]~611_combout\,
	cin => \Div1|auto_generated|divider|divider|op_22~86\,
	sumout => \Div1|auto_generated|divider|divider|op_22~81_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_22~82\);

\Div1|auto_generated|divider|divider|op_22~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_22~77_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[873]~589_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_22~82\ ))
-- \Div1|auto_generated|divider|divider|op_22~78\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[873]~589_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_22~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[873]~589_combout\,
	cin => \Div1|auto_generated|divider|divider|op_22~82\,
	sumout => \Div1|auto_generated|divider|divider|op_22~77_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_22~78\);

\Div1|auto_generated|divider|divider|op_22~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_22~73_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_21~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_21~73_sumout\)))) # (\Div1|auto_generated|divider|divider|op_21~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[841]~575_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[841]~574_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_22~78\ ))
-- \Div1|auto_generated|divider|divider|op_22~74\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_21~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_21~73_sumout\)))) # (\Div1|auto_generated|divider|divider|op_21~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[841]~575_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[841]~574_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_22~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[841]~574_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_21~73_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[841]~575_combout\,
	cin => \Div1|auto_generated|divider|divider|op_22~78\,
	sumout => \Div1|auto_generated|divider|divider|op_22~73_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_22~74\);

\Div1|auto_generated|divider|divider|op_22~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_22~69_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[875]~550_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_22~74\ ))
-- \Div1|auto_generated|divider|divider|op_22~70\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[875]~550_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_22~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[875]~550_combout\,
	cin => \Div1|auto_generated|divider|divider|op_22~74\,
	sumout => \Div1|auto_generated|divider|divider|op_22~69_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_22~70\);

\Div1|auto_generated|divider|divider|op_22~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_22~65_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_21~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_21~65_sumout\)))) # (\Div1|auto_generated|divider|divider|op_21~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[843]~533_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[843]~532_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_22~70\ ))
-- \Div1|auto_generated|divider|divider|op_22~66\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_21~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_21~65_sumout\)))) # (\Div1|auto_generated|divider|divider|op_21~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[843]~533_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[843]~532_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_22~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[843]~532_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_21~65_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[843]~533_combout\,
	cin => \Div1|auto_generated|divider|divider|op_22~70\,
	sumout => \Div1|auto_generated|divider|divider|op_22~65_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_22~66\);

\Div1|auto_generated|divider|divider|op_22~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_22~61_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[877]~505_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_22~66\ ))
-- \Div1|auto_generated|divider|divider|op_22~62\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[877]~505_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_22~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[877]~505_combout\,
	cin => \Div1|auto_generated|divider|divider|op_22~66\,
	sumout => \Div1|auto_generated|divider|divider|op_22~61_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_22~62\);

\Div1|auto_generated|divider|divider|op_22~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_22~57_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_21~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_21~57_sumout\)))) # (\Div1|auto_generated|divider|divider|op_21~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[845]~485_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[845]~484_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_22~62\ ))
-- \Div1|auto_generated|divider|divider|op_22~58\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_21~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_21~57_sumout\)))) # (\Div1|auto_generated|divider|divider|op_21~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[845]~485_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[845]~484_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_22~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[845]~484_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_21~57_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[845]~485_combout\,
	cin => \Div1|auto_generated|divider|divider|op_22~62\,
	sumout => \Div1|auto_generated|divider|divider|op_22~57_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_22~58\);

\Div1|auto_generated|divider|divider|op_22~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_22~53_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[879]~454_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_22~58\ ))
-- \Div1|auto_generated|divider|divider|op_22~54\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[879]~454_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_22~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[879]~454_combout\,
	cin => \Div1|auto_generated|divider|divider|op_22~58\,
	sumout => \Div1|auto_generated|divider|divider|op_22~53_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_22~54\);

\Div1|auto_generated|divider|divider|op_22~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_22~49_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_21~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_21~49_sumout\)))) # (\Div1|auto_generated|divider|divider|op_21~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[847]~431_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[847]~430_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_22~54\ ))
-- \Div1|auto_generated|divider|divider|op_22~50\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_21~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_21~49_sumout\)))) # (\Div1|auto_generated|divider|divider|op_21~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[847]~431_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[847]~430_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_22~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[847]~430_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_21~49_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[847]~431_combout\,
	cin => \Div1|auto_generated|divider|divider|op_22~54\,
	sumout => \Div1|auto_generated|divider|divider|op_22~49_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_22~50\);

\Div1|auto_generated|divider|divider|op_22~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_22~45_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[881]~397_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_22~50\ ))
-- \Div1|auto_generated|divider|divider|op_22~46\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[881]~397_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_22~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[881]~397_combout\,
	cin => \Div1|auto_generated|divider|divider|op_22~50\,
	sumout => \Div1|auto_generated|divider|divider|op_22~45_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_22~46\);

\Div1|auto_generated|divider|divider|op_22~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_22~41_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_21~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_21~41_sumout\)))) # (\Div1|auto_generated|divider|divider|op_21~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[849]~371_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[849]~370_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_22~46\ ))
-- \Div1|auto_generated|divider|divider|op_22~42\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_21~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_21~41_sumout\)))) # (\Div1|auto_generated|divider|divider|op_21~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[849]~371_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[849]~370_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_22~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[849]~370_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_21~41_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[849]~371_combout\,
	cin => \Div1|auto_generated|divider|divider|op_22~46\,
	sumout => \Div1|auto_generated|divider|divider|op_22~41_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_22~42\);

\Div1|auto_generated|divider|divider|op_22~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_22~37_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[883]~334_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_22~42\ ))
-- \Div1|auto_generated|divider|divider|op_22~38\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[883]~334_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_22~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[883]~334_combout\,
	cin => \Div1|auto_generated|divider|divider|op_22~42\,
	sumout => \Div1|auto_generated|divider|divider|op_22~37_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_22~38\);

\Div1|auto_generated|divider|divider|op_22~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_22~33_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_21~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_21~33_sumout\)))) # (\Div1|auto_generated|divider|divider|op_21~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[851]~307_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[851]~306_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_22~38\ ))
-- \Div1|auto_generated|divider|divider|op_22~34\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_21~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_21~33_sumout\)))) # (\Div1|auto_generated|divider|divider|op_21~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[851]~307_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[851]~306_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_22~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[851]~306_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_21~33_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[851]~307_combout\,
	cin => \Div1|auto_generated|divider|divider|op_22~38\,
	sumout => \Div1|auto_generated|divider|divider|op_22~33_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_22~34\);

\Div1|auto_generated|divider|divider|op_22~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_22~29_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[885]~265_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_22~34\ ))
-- \Div1|auto_generated|divider|divider|op_22~30\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[885]~265_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_22~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[885]~265_combout\,
	cin => \Div1|auto_generated|divider|divider|op_22~34\,
	sumout => \Div1|auto_generated|divider|divider|op_22~29_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_22~30\);

\Div1|auto_generated|divider|divider|op_22~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_22~25_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_21~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_21~25_sumout\)))) # (\Div1|auto_generated|divider|divider|op_21~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[853]~235_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[853]~234_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_22~30\ ))
-- \Div1|auto_generated|divider|divider|op_22~26\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_21~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_21~25_sumout\)))) # (\Div1|auto_generated|divider|divider|op_21~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[853]~235_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[853]~234_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_22~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[853]~234_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_21~25_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[853]~235_combout\,
	cin => \Div1|auto_generated|divider|divider|op_22~30\,
	sumout => \Div1|auto_generated|divider|divider|op_22~25_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_22~26\);

\Div1|auto_generated|divider|divider|op_22~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_22~21_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[887]~190_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_22~26\ ))
-- \Div1|auto_generated|divider|divider|op_22~22\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[887]~190_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_22~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[887]~190_combout\,
	cin => \Div1|auto_generated|divider|divider|op_22~26\,
	sumout => \Div1|auto_generated|divider|divider|op_22~21_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_22~22\);

\Div1|auto_generated|divider|divider|op_22~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_22~17_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_21~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_21~17_sumout\)))) # (\Div1|auto_generated|divider|divider|op_21~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[855]~157_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[855]~156_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_22~22\ ))
-- \Div1|auto_generated|divider|divider|op_22~18\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_21~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_21~17_sumout\)))) # (\Div1|auto_generated|divider|divider|op_21~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[855]~157_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[855]~156_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_22~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[855]~156_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_21~17_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[855]~157_combout\,
	cin => \Div1|auto_generated|divider|divider|op_22~22\,
	sumout => \Div1|auto_generated|divider|divider|op_22~17_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_22~18\);

\Div1|auto_generated|divider|divider|op_22~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_22~13_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[889]~109_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_22~18\ ))
-- \Div1|auto_generated|divider|divider|op_22~14\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[889]~109_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_22~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[889]~109_combout\,
	cin => \Div1|auto_generated|divider|divider|op_22~18\,
	sumout => \Div1|auto_generated|divider|divider|op_22~13_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_22~14\);

\Div1|auto_generated|divider|divider|op_22~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_22~9_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_21~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_21~9_sumout\)))) # (\Div1|auto_generated|divider|divider|op_21~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[857]~75_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[857]~74_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_22~14\ ))
-- \Div1|auto_generated|divider|divider|op_22~10\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_21~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_21~9_sumout\)))) # (\Div1|auto_generated|divider|divider|op_21~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[857]~75_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[857]~74_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_22~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[857]~74_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_21~9_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[857]~75_combout\,
	cin => \Div1|auto_generated|divider|divider|op_22~14\,
	sumout => \Div1|auto_generated|divider|divider|op_22~9_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_22~10\);

\Div1|auto_generated|divider|divider|op_22~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_22~5_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_21~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_21~5_sumout\)))) # (\Div1|auto_generated|divider|divider|op_21~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[858]~50_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[858]~3_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_22~10\ ))
-- \Div1|auto_generated|divider|divider|op_22~6\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_21~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_21~5_sumout\)))) # (\Div1|auto_generated|divider|divider|op_21~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[858]~50_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[858]~3_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_22~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[858]~3_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_21~5_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[858]~50_combout\,
	cin => \Div1|auto_generated|divider|divider|op_22~10\,
	sumout => \Div1|auto_generated|divider|divider|op_22~5_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_22~6\);

\Div1|auto_generated|divider|divider|op_22~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_22~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_22~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|op_22~6\,
	sumout => \Div1|auto_generated|divider|divider|op_22~1_sumout\);

\Div1|auto_generated|divider|divider|StageOut[891]~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[891]~51_combout\ = (\Div1|auto_generated|divider|divider|op_21~1_sumout\ & ((\Div1|auto_generated|divider|divider|StageOut[858]~50_combout\) # (\Div1|auto_generated|divider|divider|StageOut[858]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010100010101000101010001010100010101000101010001010100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[858]~3_combout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[858]~50_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[891]~51_combout\);

\Div1|auto_generated|divider|divider|StageOut[923]~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[923]~70_combout\ = ( \Div1|auto_generated|divider|divider|op_22~9_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_22~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_21~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_21~9_sumout\))) # (\Div1|auto_generated|divider|divider|op_21~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[857]~69_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_22~9_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_22~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_21~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_21~9_sumout\))) # (\Div1|auto_generated|divider|divider|op_21~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[857]~69_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[857]~69_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_21~9_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_22~9_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[923]~70_combout\);

\Div1|auto_generated|divider|divider|StageOut[889]~112\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[889]~112_combout\ = (!\Div1|auto_generated|divider|divider|op_21~1_sumout\ & \Div1|auto_generated|divider|divider|op_21~13_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_21~13_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[889]~112_combout\);

\Div1|auto_generated|divider|divider|StageOut[889]~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[889]~113_combout\ = (\Div1|auto_generated|divider|divider|op_21~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_20~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_20~13_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_20~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[823]~108_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[823]~108_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_20~13_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[889]~113_combout\);

\Div1|auto_generated|divider|divider|StageOut[921]~152\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[921]~152_combout\ = ( \Div1|auto_generated|divider|divider|op_22~17_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_22~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_21~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_21~17_sumout\))) # (\Div1|auto_generated|divider|divider|op_21~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[855]~151_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_22~17_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_22~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_21~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_21~17_sumout\))) # (\Div1|auto_generated|divider|divider|op_21~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[855]~151_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[855]~151_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_21~17_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_22~17_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[921]~152_combout\);

\Div1|auto_generated|divider|divider|StageOut[887]~193\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[887]~193_combout\ = (!\Div1|auto_generated|divider|divider|op_21~1_sumout\ & \Div1|auto_generated|divider|divider|op_21~21_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_21~21_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[887]~193_combout\);

\Div1|auto_generated|divider|divider|StageOut[887]~194\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[887]~194_combout\ = (\Div1|auto_generated|divider|divider|op_21~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_20~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_20~21_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_20~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[821]~189_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[821]~189_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_20~21_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[887]~194_combout\);

\Div1|auto_generated|divider|divider|StageOut[919]~230\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[919]~230_combout\ = ( \Div1|auto_generated|divider|divider|op_22~25_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_22~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_21~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_21~25_sumout\))) # (\Div1|auto_generated|divider|divider|op_21~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[853]~229_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_22~25_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_22~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_21~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_21~25_sumout\))) # (\Div1|auto_generated|divider|divider|op_21~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[853]~229_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[853]~229_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_21~25_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_22~25_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[919]~230_combout\);

\Div1|auto_generated|divider|divider|StageOut[885]~268\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[885]~268_combout\ = (!\Div1|auto_generated|divider|divider|op_21~1_sumout\ & \Div1|auto_generated|divider|divider|op_21~29_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_21~29_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[885]~268_combout\);

\Div1|auto_generated|divider|divider|StageOut[885]~269\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[885]~269_combout\ = (\Div1|auto_generated|divider|divider|op_21~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_20~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_20~29_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_20~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[819]~264_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[819]~264_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_20~29_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[885]~269_combout\);

\Div1|auto_generated|divider|divider|StageOut[917]~302\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[917]~302_combout\ = ( \Div1|auto_generated|divider|divider|op_22~33_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_22~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_21~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_21~33_sumout\))) # (\Div1|auto_generated|divider|divider|op_21~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[851]~301_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_22~33_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_22~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_21~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_21~33_sumout\))) # (\Div1|auto_generated|divider|divider|op_21~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[851]~301_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[851]~301_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_21~33_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_22~33_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[917]~302_combout\);

\Div1|auto_generated|divider|divider|StageOut[883]~337\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[883]~337_combout\ = (!\Div1|auto_generated|divider|divider|op_21~1_sumout\ & \Div1|auto_generated|divider|divider|op_21~37_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_21~37_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[883]~337_combout\);

\Div1|auto_generated|divider|divider|StageOut[883]~338\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[883]~338_combout\ = (\Div1|auto_generated|divider|divider|op_21~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_20~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_20~37_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_20~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[817]~333_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[817]~333_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_20~37_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[883]~338_combout\);

\Div1|auto_generated|divider|divider|StageOut[915]~366\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[915]~366_combout\ = ( \Div1|auto_generated|divider|divider|op_22~41_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_22~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_21~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_21~41_sumout\))) # (\Div1|auto_generated|divider|divider|op_21~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[849]~365_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_22~41_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_22~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_21~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_21~41_sumout\))) # (\Div1|auto_generated|divider|divider|op_21~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[849]~365_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[849]~365_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_21~41_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_22~41_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[915]~366_combout\);

\Div1|auto_generated|divider|divider|StageOut[881]~400\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[881]~400_combout\ = (!\Div1|auto_generated|divider|divider|op_21~1_sumout\ & \Div1|auto_generated|divider|divider|op_21~45_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_21~45_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[881]~400_combout\);

\Div1|auto_generated|divider|divider|StageOut[881]~401\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[881]~401_combout\ = (\Div1|auto_generated|divider|divider|op_21~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_20~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_20~45_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_20~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[815]~396_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[815]~396_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_20~45_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[881]~401_combout\);

\Div1|auto_generated|divider|divider|StageOut[913]~426\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[913]~426_combout\ = ( \Div1|auto_generated|divider|divider|op_22~49_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_22~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_21~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_21~49_sumout\))) # (\Div1|auto_generated|divider|divider|op_21~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[847]~425_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_22~49_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_22~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_21~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_21~49_sumout\))) # (\Div1|auto_generated|divider|divider|op_21~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[847]~425_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[847]~425_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_21~49_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_22~49_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[913]~426_combout\);

\Div1|auto_generated|divider|divider|StageOut[879]~457\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[879]~457_combout\ = (!\Div1|auto_generated|divider|divider|op_21~1_sumout\ & \Div1|auto_generated|divider|divider|op_21~53_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_21~53_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[879]~457_combout\);

\Div1|auto_generated|divider|divider|StageOut[879]~458\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[879]~458_combout\ = (\Div1|auto_generated|divider|divider|op_21~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_20~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_20~53_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_20~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[813]~453_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[813]~453_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_20~53_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[879]~458_combout\);

\Div1|auto_generated|divider|divider|StageOut[911]~480\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[911]~480_combout\ = ( \Div1|auto_generated|divider|divider|op_22~57_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_22~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_21~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_21~57_sumout\))) # (\Div1|auto_generated|divider|divider|op_21~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[845]~479_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_22~57_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_22~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_21~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_21~57_sumout\))) # (\Div1|auto_generated|divider|divider|op_21~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[845]~479_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[845]~479_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_21~57_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_22~57_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[911]~480_combout\);

\Div1|auto_generated|divider|divider|StageOut[877]~508\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[877]~508_combout\ = (!\Div1|auto_generated|divider|divider|op_21~1_sumout\ & \Div1|auto_generated|divider|divider|op_21~61_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_21~61_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[877]~508_combout\);

\Div1|auto_generated|divider|divider|StageOut[877]~509\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[877]~509_combout\ = (\Div1|auto_generated|divider|divider|op_21~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_20~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_20~61_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_20~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[811]~504_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[811]~504_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_20~61_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[877]~509_combout\);

\Div1|auto_generated|divider|divider|StageOut[909]~528\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[909]~528_combout\ = ( \Div1|auto_generated|divider|divider|op_22~65_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_22~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_21~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_21~65_sumout\))) # (\Div1|auto_generated|divider|divider|op_21~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[843]~527_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_22~65_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_22~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_21~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_21~65_sumout\))) # (\Div1|auto_generated|divider|divider|op_21~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[843]~527_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[843]~527_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_21~65_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_22~65_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[909]~528_combout\);

\Div1|auto_generated|divider|divider|StageOut[875]~553\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[875]~553_combout\ = (!\Div1|auto_generated|divider|divider|op_21~1_sumout\ & \Div1|auto_generated|divider|divider|op_21~69_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_21~69_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[875]~553_combout\);

\Div1|auto_generated|divider|divider|StageOut[875]~554\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[875]~554_combout\ = (\Div1|auto_generated|divider|divider|op_21~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_20~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_20~69_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_20~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[809]~549_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[809]~549_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_20~69_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[875]~554_combout\);

\Div1|auto_generated|divider|divider|StageOut[907]~570\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[907]~570_combout\ = ( \Div1|auto_generated|divider|divider|op_22~73_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_22~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_21~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_21~73_sumout\))) # (\Div1|auto_generated|divider|divider|op_21~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[841]~569_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_22~73_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_22~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_21~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_21~73_sumout\))) # (\Div1|auto_generated|divider|divider|op_21~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[841]~569_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[841]~569_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_21~73_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_22~73_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[907]~570_combout\);

\Div1|auto_generated|divider|divider|StageOut[873]~592\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[873]~592_combout\ = (!\Div1|auto_generated|divider|divider|op_21~1_sumout\ & \Div1|auto_generated|divider|divider|op_21~77_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_21~77_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[873]~592_combout\);

\Div1|auto_generated|divider|divider|StageOut[873]~593\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[873]~593_combout\ = (\Div1|auto_generated|divider|divider|op_21~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_20~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_20~77_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_20~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[807]~588_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[807]~588_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_20~77_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[873]~593_combout\);

\Div1|auto_generated|divider|divider|StageOut[905]~606\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[905]~606_combout\ = ( \Div1|auto_generated|divider|divider|op_22~81_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_22~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_21~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_21~81_sumout\))) # (\Div1|auto_generated|divider|divider|op_21~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[839]~605_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_22~81_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_22~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_21~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_21~81_sumout\))) # (\Div1|auto_generated|divider|divider|op_21~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[839]~605_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[839]~605_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_21~81_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_22~81_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[905]~606_combout\);

\Div1|auto_generated|divider|divider|StageOut[871]~625\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[871]~625_combout\ = (!\Div1|auto_generated|divider|divider|op_21~1_sumout\ & \Div1|auto_generated|divider|divider|op_21~85_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_21~85_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[871]~625_combout\);

\Div1|auto_generated|divider|divider|StageOut[871]~626\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[871]~626_combout\ = (\Div1|auto_generated|divider|divider|op_21~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_20~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_20~85_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_20~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[805]~621_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[805]~621_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_20~85_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[871]~626_combout\);

\Div1|auto_generated|divider|divider|StageOut[903]~636\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[903]~636_combout\ = ( \Div1|auto_generated|divider|divider|op_22~89_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_22~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_21~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_21~89_sumout\))) # (\Div1|auto_generated|divider|divider|op_21~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[837]~635_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_22~89_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_22~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_21~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_21~89_sumout\))) # (\Div1|auto_generated|divider|divider|op_21~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[837]~635_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[837]~635_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_21~89_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_22~89_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[903]~636_combout\);

\Div1|auto_generated|divider|divider|StageOut[869]~652\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[869]~652_combout\ = (!\Div1|auto_generated|divider|divider|op_21~1_sumout\ & \Div1|auto_generated|divider|divider|op_21~93_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_21~93_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[869]~652_combout\);

\Div1|auto_generated|divider|divider|StageOut[869]~653\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[869]~653_combout\ = (\Div1|auto_generated|divider|divider|op_21~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_20~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_20~93_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_20~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[803]~648_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[803]~648_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_20~93_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[869]~653_combout\);

\Div1|auto_generated|divider|divider|StageOut[901]~660\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[901]~660_combout\ = ( \Div1|auto_generated|divider|divider|op_22~97_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_22~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_21~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_21~97_sumout\))) # (\Div1|auto_generated|divider|divider|op_21~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[835]~659_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_22~97_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_22~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_21~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_21~97_sumout\))) # (\Div1|auto_generated|divider|divider|op_21~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[835]~659_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[835]~659_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_21~97_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_22~97_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[901]~660_combout\);

\Div1|auto_generated|divider|divider|StageOut[867]~673\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[867]~673_combout\ = (!\Div1|auto_generated|divider|divider|op_21~1_sumout\ & \Div1|auto_generated|divider|divider|op_21~101_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_21~101_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[867]~673_combout\);

\Div1|auto_generated|divider|divider|StageOut[867]~674\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[867]~674_combout\ = (\Div1|auto_generated|divider|divider|op_21~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_20~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_20~101_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_20~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[801]~669_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[801]~669_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_20~101_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[867]~674_combout\);

\Div1|auto_generated|divider|divider|StageOut[899]~678\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[899]~678_combout\ = ( \Div1|auto_generated|divider|divider|op_22~105_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_22~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_21~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_21~105_sumout\))) # (\Div1|auto_generated|divider|divider|op_21~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[833]~677_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_22~105_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_22~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_21~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_21~105_sumout\))) # (\Div1|auto_generated|divider|divider|op_21~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[833]~677_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[833]~677_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_21~105_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_22~105_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[899]~678_combout\);

\Div1|auto_generated|divider|divider|StageOut[865]~688\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[865]~688_combout\ = (!\Div1|auto_generated|divider|divider|op_21~1_sumout\ & \Div1|auto_generated|divider|divider|op_21~109_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_21~109_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[865]~688_combout\);

\Div1|auto_generated|divider|divider|StageOut[865]~689\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[865]~689_combout\ = (\Div1|auto_generated|divider|divider|op_21~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_20~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_20~109_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_20~1_sumout\ & (average(5)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_average(5),
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_20~109_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[865]~689_combout\);

\Div1|auto_generated|divider|divider|StageOut[897]~690\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[897]~690_combout\ = ( \Div1|auto_generated|divider|divider|op_22~113_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_22~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_21~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_21~113_sumout\))) # (\Div1|auto_generated|divider|divider|op_21~1_sumout\ & (average(4)))) ) ) # ( !\Div1|auto_generated|divider|divider|op_22~113_sumout\ & ( (\Div1|auto_generated|divider|divider|op_22~1_sumout\ 
-- & ((!\Div1|auto_generated|divider|divider|op_21~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_21~113_sumout\))) # (\Div1|auto_generated|divider|divider|op_21~1_sumout\ & (average(4))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_average(4),
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_21~113_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_22~113_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[897]~690_combout\);

\Div1|auto_generated|divider|divider|op_23~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_23~5_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_22~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_22~5_sumout\)))) # (\Div1|auto_generated|divider|divider|op_22~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[891]~51_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[891]~2_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_23~10\ ))
-- \Div1|auto_generated|divider|divider|op_23~6\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_22~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_22~5_sumout\)))) # (\Div1|auto_generated|divider|divider|op_22~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[891]~51_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[891]~2_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_23~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[891]~2_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_22~5_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[891]~51_combout\,
	cin => \Div1|auto_generated|divider|divider|op_23~10\,
	sumout => \Div1|auto_generated|divider|divider|op_23~5_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_23~6\);

\Div1|auto_generated|divider|divider|op_23~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_23~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_23~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|op_23~6\,
	sumout => \Div1|auto_generated|divider|divider|op_23~1_sumout\);

\Div0|auto_generated|divider|divider|StageOut[132]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[132]~8_combout\ = (!\Div0|auto_generated|divider|divider|op_20~1_sumout\ & \Div0|auto_generated|divider|divider|op_20~17_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_20~17_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[132]~8_combout\);

\Div0|auto_generated|divider|divider|StageOut[132]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[132]~11_combout\ = (\Div0|auto_generated|divider|divider|op_20~1_sumout\ & \Div0|auto_generated|divider|divider|StageOut[126]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[126]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[132]~11_combout\);

\Div0|auto_generated|divider|divider|StageOut[131]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[131]~6_combout\ = (!\Div0|auto_generated|divider|divider|op_20~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_20~13_sumout\))) # (\Div0|auto_generated|divider|divider|op_20~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[125]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[125]~5_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_20~13_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[131]~6_combout\);

\Div0|auto_generated|divider|divider|StageOut[130]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[130]~1_combout\ = (!\Div0|auto_generated|divider|divider|op_20~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_20~9_sumout\))) # (\Div0|auto_generated|divider|divider|op_20~1_sumout\ & (average(4)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_average(4),
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_20~9_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[130]~1_combout\);

\Div0|auto_generated|divider|divider|op_22~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_22~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div0|auto_generated|divider|divider|op_22~26_cout\);

\Div0|auto_generated|divider|divider|op_22~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_22~21_sumout\ = SUM(( average(2) ) + ( last_index(0) ) + ( \Div0|auto_generated|divider|divider|op_22~26_cout\ ))
-- \Div0|auto_generated|divider|divider|op_22~22\ = CARRY(( average(2) ) + ( last_index(0) ) + ( \Div0|auto_generated|divider|divider|op_22~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_average(2),
	dataf => ALT_INV_last_index(0),
	cin => \Div0|auto_generated|divider|divider|op_22~26_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_22~21_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_22~22\);

\Div0|auto_generated|divider|divider|op_22~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_22~17_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_21~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_21~21_sumout\))) # (\Div0|auto_generated|divider|divider|op_21~1_sumout\ & (average(3))) ) + ( 
-- !last_index(0) $ (last_index(1)) ) + ( \Div0|auto_generated|divider|divider|op_22~22\ ))
-- \Div0|auto_generated|divider|divider|op_22~18\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_21~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_21~21_sumout\))) # (\Div0|auto_generated|divider|divider|op_21~1_sumout\ & (average(3))) ) + ( 
-- !last_index(0) $ (last_index(1)) ) + ( \Div0|auto_generated|divider|divider|op_22~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011111111000000000000000000000001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datab => ALT_INV_average(3),
	datac => ALT_INV_last_index(0),
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_21~21_sumout\,
	dataf => ALT_INV_last_index(1),
	cin => \Div0|auto_generated|divider|divider|op_22~22\,
	sumout => \Div0|auto_generated|divider|divider|op_22~17_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_22~18\);

\Div0|auto_generated|divider|divider|op_22~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_22~9_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_21~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_21~9_sumout\))) # (\Div0|auto_generated|divider|divider|op_21~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[130]~1_combout\)) ) + ( !\Add2~1_combout\ ) + ( \Div0|auto_generated|divider|divider|op_22~18\ ))
-- \Div0|auto_generated|divider|divider|op_22~10\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_21~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_21~9_sumout\))) # (\Div0|auto_generated|divider|divider|op_21~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[130]~1_combout\)) ) + ( !\Add2~1_combout\ ) + ( \Div0|auto_generated|divider|divider|op_22~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[130]~1_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_21~9_sumout\,
	dataf => \ALT_INV_Add2~1_combout\,
	cin => \Div0|auto_generated|divider|divider|op_22~18\,
	sumout => \Div0|auto_generated|divider|divider|op_22~9_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_22~10\);

\Div0|auto_generated|divider|divider|op_22~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_22~13_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_21~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_21~13_sumout\))) # (\Div0|auto_generated|divider|divider|op_21~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[131]~6_combout\)) ) + ( !\Add2~2_combout\ ) + ( \Div0|auto_generated|divider|divider|op_22~10\ ))
-- \Div0|auto_generated|divider|divider|op_22~14\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_21~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_21~13_sumout\))) # (\Div0|auto_generated|divider|divider|op_21~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[131]~6_combout\)) ) + ( !\Add2~2_combout\ ) + ( \Div0|auto_generated|divider|divider|op_22~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[131]~6_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_21~13_sumout\,
	dataf => \ALT_INV_Add2~2_combout\,
	cin => \Div0|auto_generated|divider|divider|op_22~10\,
	sumout => \Div0|auto_generated|divider|divider|op_22~13_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_22~14\);

\Div0|auto_generated|divider|divider|op_22~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_22~6_cout\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_21~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_21~17_sumout\)))) # (\Div0|auto_generated|divider|divider|op_21~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[132]~11_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[132]~8_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_22~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[132]~8_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_21~17_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[132]~11_combout\,
	cin => \Div0|auto_generated|divider|divider|op_22~14\,
	cout => \Div0|auto_generated|divider|divider|op_22~6_cout\);

\Div0|auto_generated|divider|divider|op_22~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_22~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_22~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|op_22~6_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_22~1_sumout\);

\average~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \average~2_combout\ = (!\state~q\ & ((!\Div0|auto_generated|divider|divider|op_22~1_sumout\))) # (\state~q\ & (!\Div1|auto_generated|divider|divider|op_23~1_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110010011100100111001001110010011100100111001001110010011100100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_state~q\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	combout => \average~2_combout\);

\average[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_NEW~input_o\,
	d => \average~2_combout\,
	ena => \RESETN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => average(2));

\Div1|auto_generated|divider|divider|op_23~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_23~121_sumout\ = SUM(( average(2) ) + ( VCC ) + ( !VCC ))
-- \Div1|auto_generated|divider|divider|op_23~122\ = CARRY(( average(2) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_average(2),
	cin => GND,
	sumout => \Div1|auto_generated|divider|divider|op_23~121_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_23~122\);

\Div1|auto_generated|divider|divider|op_23~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_23~117_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_22~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_22~117_sumout\))) # (\Div1|auto_generated|divider|divider|op_22~1_sumout\ & (average(3))) ) + 
-- ( VCC ) + ( \Div1|auto_generated|divider|divider|op_23~122\ ))
-- \Div1|auto_generated|divider|divider|op_23~118\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_22~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_22~117_sumout\))) # (\Div1|auto_generated|divider|divider|op_22~1_sumout\ & (average(3))) ) + ( 
-- VCC ) + ( \Div1|auto_generated|divider|divider|op_23~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_average(3),
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_22~117_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_23~122\,
	sumout => \Div1|auto_generated|divider|divider|op_23~117_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_23~118\);

\Div1|auto_generated|divider|divider|op_23~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_23~113_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[897]~690_combout\ ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_23~118\ ))
-- \Div1|auto_generated|divider|divider|op_23~114\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[897]~690_combout\ ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_23~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[897]~690_combout\,
	cin => \Div1|auto_generated|divider|divider|op_23~118\,
	sumout => \Div1|auto_generated|divider|divider|op_23~113_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_23~114\);

\Div1|auto_generated|divider|divider|op_23~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_23~109_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_22~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_22~109_sumout\)))) # (\Div1|auto_generated|divider|divider|op_22~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[865]~689_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[865]~688_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_23~114\ ))
-- \Div1|auto_generated|divider|divider|op_23~110\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_22~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_22~109_sumout\)))) # (\Div1|auto_generated|divider|divider|op_22~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[865]~689_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[865]~688_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_23~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[865]~688_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_22~109_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[865]~689_combout\,
	cin => \Div1|auto_generated|divider|divider|op_23~114\,
	sumout => \Div1|auto_generated|divider|divider|op_23~109_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_23~110\);

\Div1|auto_generated|divider|divider|op_23~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_23~105_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[899]~678_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_23~110\ ))
-- \Div1|auto_generated|divider|divider|op_23~106\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[899]~678_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_23~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[899]~678_combout\,
	cin => \Div1|auto_generated|divider|divider|op_23~110\,
	sumout => \Div1|auto_generated|divider|divider|op_23~105_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_23~106\);

\Div1|auto_generated|divider|divider|op_23~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_23~101_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_22~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_22~101_sumout\)))) # (\Div1|auto_generated|divider|divider|op_22~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[867]~674_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[867]~673_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_23~106\ ))
-- \Div1|auto_generated|divider|divider|op_23~102\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_22~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_22~101_sumout\)))) # (\Div1|auto_generated|divider|divider|op_22~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[867]~674_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[867]~673_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_23~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[867]~673_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_22~101_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[867]~674_combout\,
	cin => \Div1|auto_generated|divider|divider|op_23~106\,
	sumout => \Div1|auto_generated|divider|divider|op_23~101_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_23~102\);

\Div1|auto_generated|divider|divider|op_23~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_23~97_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[901]~660_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_23~102\ ))
-- \Div1|auto_generated|divider|divider|op_23~98\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[901]~660_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_23~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[901]~660_combout\,
	cin => \Div1|auto_generated|divider|divider|op_23~102\,
	sumout => \Div1|auto_generated|divider|divider|op_23~97_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_23~98\);

\Div1|auto_generated|divider|divider|op_23~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_23~93_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_22~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_22~93_sumout\)))) # (\Div1|auto_generated|divider|divider|op_22~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[869]~653_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[869]~652_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_23~98\ ))
-- \Div1|auto_generated|divider|divider|op_23~94\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_22~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_22~93_sumout\)))) # (\Div1|auto_generated|divider|divider|op_22~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[869]~653_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[869]~652_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_23~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[869]~652_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_22~93_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[869]~653_combout\,
	cin => \Div1|auto_generated|divider|divider|op_23~98\,
	sumout => \Div1|auto_generated|divider|divider|op_23~93_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_23~94\);

\Div1|auto_generated|divider|divider|op_23~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_23~89_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[903]~636_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_23~94\ ))
-- \Div1|auto_generated|divider|divider|op_23~90\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[903]~636_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_23~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[903]~636_combout\,
	cin => \Div1|auto_generated|divider|divider|op_23~94\,
	sumout => \Div1|auto_generated|divider|divider|op_23~89_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_23~90\);

\Div1|auto_generated|divider|divider|op_23~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_23~85_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_22~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_22~85_sumout\)))) # (\Div1|auto_generated|divider|divider|op_22~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[871]~626_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[871]~625_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_23~90\ ))
-- \Div1|auto_generated|divider|divider|op_23~86\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_22~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_22~85_sumout\)))) # (\Div1|auto_generated|divider|divider|op_22~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[871]~626_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[871]~625_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_23~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[871]~625_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_22~85_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[871]~626_combout\,
	cin => \Div1|auto_generated|divider|divider|op_23~90\,
	sumout => \Div1|auto_generated|divider|divider|op_23~85_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_23~86\);

\Div1|auto_generated|divider|divider|op_23~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_23~81_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[905]~606_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_23~86\ ))
-- \Div1|auto_generated|divider|divider|op_23~82\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[905]~606_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_23~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[905]~606_combout\,
	cin => \Div1|auto_generated|divider|divider|op_23~86\,
	sumout => \Div1|auto_generated|divider|divider|op_23~81_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_23~82\);

\Div1|auto_generated|divider|divider|op_23~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_23~77_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_22~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_22~77_sumout\)))) # (\Div1|auto_generated|divider|divider|op_22~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[873]~593_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[873]~592_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_23~82\ ))
-- \Div1|auto_generated|divider|divider|op_23~78\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_22~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_22~77_sumout\)))) # (\Div1|auto_generated|divider|divider|op_22~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[873]~593_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[873]~592_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_23~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[873]~592_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_22~77_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[873]~593_combout\,
	cin => \Div1|auto_generated|divider|divider|op_23~82\,
	sumout => \Div1|auto_generated|divider|divider|op_23~77_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_23~78\);

\Div1|auto_generated|divider|divider|op_23~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_23~73_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[907]~570_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_23~78\ ))
-- \Div1|auto_generated|divider|divider|op_23~74\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[907]~570_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_23~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[907]~570_combout\,
	cin => \Div1|auto_generated|divider|divider|op_23~78\,
	sumout => \Div1|auto_generated|divider|divider|op_23~73_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_23~74\);

\Div1|auto_generated|divider|divider|op_23~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_23~69_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_22~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_22~69_sumout\)))) # (\Div1|auto_generated|divider|divider|op_22~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[875]~554_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[875]~553_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_23~74\ ))
-- \Div1|auto_generated|divider|divider|op_23~70\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_22~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_22~69_sumout\)))) # (\Div1|auto_generated|divider|divider|op_22~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[875]~554_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[875]~553_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_23~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[875]~553_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_22~69_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[875]~554_combout\,
	cin => \Div1|auto_generated|divider|divider|op_23~74\,
	sumout => \Div1|auto_generated|divider|divider|op_23~69_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_23~70\);

\Div1|auto_generated|divider|divider|op_23~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_23~65_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[909]~528_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_23~70\ ))
-- \Div1|auto_generated|divider|divider|op_23~66\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[909]~528_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_23~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[909]~528_combout\,
	cin => \Div1|auto_generated|divider|divider|op_23~70\,
	sumout => \Div1|auto_generated|divider|divider|op_23~65_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_23~66\);

\Div1|auto_generated|divider|divider|op_23~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_23~61_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_22~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_22~61_sumout\)))) # (\Div1|auto_generated|divider|divider|op_22~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[877]~509_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[877]~508_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_23~66\ ))
-- \Div1|auto_generated|divider|divider|op_23~62\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_22~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_22~61_sumout\)))) # (\Div1|auto_generated|divider|divider|op_22~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[877]~509_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[877]~508_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_23~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[877]~508_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_22~61_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[877]~509_combout\,
	cin => \Div1|auto_generated|divider|divider|op_23~66\,
	sumout => \Div1|auto_generated|divider|divider|op_23~61_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_23~62\);

\Div1|auto_generated|divider|divider|op_23~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_23~57_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[911]~480_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_23~62\ ))
-- \Div1|auto_generated|divider|divider|op_23~58\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[911]~480_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_23~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[911]~480_combout\,
	cin => \Div1|auto_generated|divider|divider|op_23~62\,
	sumout => \Div1|auto_generated|divider|divider|op_23~57_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_23~58\);

\Div1|auto_generated|divider|divider|op_23~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_23~53_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_22~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_22~53_sumout\)))) # (\Div1|auto_generated|divider|divider|op_22~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[879]~458_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[879]~457_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_23~58\ ))
-- \Div1|auto_generated|divider|divider|op_23~54\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_22~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_22~53_sumout\)))) # (\Div1|auto_generated|divider|divider|op_22~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[879]~458_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[879]~457_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_23~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[879]~457_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_22~53_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[879]~458_combout\,
	cin => \Div1|auto_generated|divider|divider|op_23~58\,
	sumout => \Div1|auto_generated|divider|divider|op_23~53_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_23~54\);

\Div1|auto_generated|divider|divider|op_23~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_23~49_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[913]~426_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_23~54\ ))
-- \Div1|auto_generated|divider|divider|op_23~50\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[913]~426_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_23~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[913]~426_combout\,
	cin => \Div1|auto_generated|divider|divider|op_23~54\,
	sumout => \Div1|auto_generated|divider|divider|op_23~49_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_23~50\);

\Div1|auto_generated|divider|divider|op_23~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_23~45_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_22~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_22~45_sumout\)))) # (\Div1|auto_generated|divider|divider|op_22~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[881]~401_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[881]~400_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_23~50\ ))
-- \Div1|auto_generated|divider|divider|op_23~46\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_22~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_22~45_sumout\)))) # (\Div1|auto_generated|divider|divider|op_22~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[881]~401_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[881]~400_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_23~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[881]~400_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_22~45_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[881]~401_combout\,
	cin => \Div1|auto_generated|divider|divider|op_23~50\,
	sumout => \Div1|auto_generated|divider|divider|op_23~45_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_23~46\);

\Div1|auto_generated|divider|divider|op_23~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_23~41_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[915]~366_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_23~46\ ))
-- \Div1|auto_generated|divider|divider|op_23~42\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[915]~366_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_23~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[915]~366_combout\,
	cin => \Div1|auto_generated|divider|divider|op_23~46\,
	sumout => \Div1|auto_generated|divider|divider|op_23~41_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_23~42\);

\Div1|auto_generated|divider|divider|op_23~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_23~37_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_22~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_22~37_sumout\)))) # (\Div1|auto_generated|divider|divider|op_22~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[883]~338_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[883]~337_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_23~42\ ))
-- \Div1|auto_generated|divider|divider|op_23~38\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_22~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_22~37_sumout\)))) # (\Div1|auto_generated|divider|divider|op_22~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[883]~338_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[883]~337_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_23~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[883]~337_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_22~37_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[883]~338_combout\,
	cin => \Div1|auto_generated|divider|divider|op_23~42\,
	sumout => \Div1|auto_generated|divider|divider|op_23~37_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_23~38\);

\Div1|auto_generated|divider|divider|op_23~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_23~33_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[917]~302_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_23~38\ ))
-- \Div1|auto_generated|divider|divider|op_23~34\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[917]~302_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_23~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[917]~302_combout\,
	cin => \Div1|auto_generated|divider|divider|op_23~38\,
	sumout => \Div1|auto_generated|divider|divider|op_23~33_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_23~34\);

\Div1|auto_generated|divider|divider|op_23~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_23~29_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_22~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_22~29_sumout\)))) # (\Div1|auto_generated|divider|divider|op_22~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[885]~269_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[885]~268_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_23~34\ ))
-- \Div1|auto_generated|divider|divider|op_23~30\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_22~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_22~29_sumout\)))) # (\Div1|auto_generated|divider|divider|op_22~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[885]~269_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[885]~268_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_23~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[885]~268_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_22~29_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[885]~269_combout\,
	cin => \Div1|auto_generated|divider|divider|op_23~34\,
	sumout => \Div1|auto_generated|divider|divider|op_23~29_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_23~30\);

\Div1|auto_generated|divider|divider|op_23~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_23~25_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[919]~230_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_23~30\ ))
-- \Div1|auto_generated|divider|divider|op_23~26\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[919]~230_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_23~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[919]~230_combout\,
	cin => \Div1|auto_generated|divider|divider|op_23~30\,
	sumout => \Div1|auto_generated|divider|divider|op_23~25_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_23~26\);

\Div1|auto_generated|divider|divider|op_23~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_23~21_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_22~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_22~21_sumout\)))) # (\Div1|auto_generated|divider|divider|op_22~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[887]~194_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[887]~193_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_23~26\ ))
-- \Div1|auto_generated|divider|divider|op_23~22\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_22~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_22~21_sumout\)))) # (\Div1|auto_generated|divider|divider|op_22~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[887]~194_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[887]~193_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_23~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[887]~193_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_22~21_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[887]~194_combout\,
	cin => \Div1|auto_generated|divider|divider|op_23~26\,
	sumout => \Div1|auto_generated|divider|divider|op_23~21_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_23~22\);

\Div1|auto_generated|divider|divider|op_23~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_23~17_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[921]~152_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_23~22\ ))
-- \Div1|auto_generated|divider|divider|op_23~18\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[921]~152_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_23~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[921]~152_combout\,
	cin => \Div1|auto_generated|divider|divider|op_23~22\,
	sumout => \Div1|auto_generated|divider|divider|op_23~17_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_23~18\);

\Div1|auto_generated|divider|divider|op_23~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_23~13_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_22~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_22~13_sumout\)))) # (\Div1|auto_generated|divider|divider|op_22~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[889]~113_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[889]~112_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_23~18\ ))
-- \Div1|auto_generated|divider|divider|op_23~14\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_22~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_22~13_sumout\)))) # (\Div1|auto_generated|divider|divider|op_22~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[889]~113_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[889]~112_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_23~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[889]~112_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_22~13_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[889]~113_combout\,
	cin => \Div1|auto_generated|divider|divider|op_23~18\,
	sumout => \Div1|auto_generated|divider|divider|op_23~13_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_23~14\);

\Div1|auto_generated|divider|divider|op_23~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_23~9_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[923]~70_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_23~14\ ))
-- \Div1|auto_generated|divider|divider|op_23~10\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[923]~70_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_23~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[923]~70_combout\,
	cin => \Div1|auto_generated|divider|divider|op_23~14\,
	sumout => \Div1|auto_generated|divider|divider|op_23~9_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_23~10\);

\Div1|auto_generated|divider|divider|StageOut[957]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[957]~0_combout\ = (\Div1|auto_generated|divider|divider|op_23~5_sumout\ & !\Div1|auto_generated|divider|divider|op_23~1_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_23~5_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[957]~0_combout\);

\Div1|auto_generated|divider|divider|StageOut[924]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[924]~1_combout\ = (!\Div1|auto_generated|divider|divider|op_22~1_sumout\ & \Div1|auto_generated|divider|divider|op_22~5_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_22~5_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[924]~1_combout\);

\Div1|auto_generated|divider|divider|StageOut[924]~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[924]~52_combout\ = (\Div1|auto_generated|divider|divider|op_22~1_sumout\ & ((\Div1|auto_generated|divider|divider|StageOut[891]~51_combout\) # (\Div1|auto_generated|divider|divider|StageOut[891]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001100010011000100110001001100010011000100110001001100010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[891]~2_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[891]~51_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[924]~52_combout\);

\Div1|auto_generated|divider|divider|StageOut[923]~72\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[923]~72_combout\ = (!\Div1|auto_generated|divider|divider|op_22~1_sumout\ & \Div1|auto_generated|divider|divider|op_22~9_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_22~9_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[923]~72_combout\);

\Div1|auto_generated|divider|divider|StageOut[923]~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[923]~73_combout\ = (\Div1|auto_generated|divider|divider|op_22~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_21~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_21~9_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_21~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[857]~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[857]~69_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_21~9_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[923]~73_combout\);

\Div1|auto_generated|divider|divider|StageOut[955]~111\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[955]~111_combout\ = ( \Div1|auto_generated|divider|divider|op_23~13_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_23~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_22~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_22~13_sumout\))) # (\Div1|auto_generated|divider|divider|op_22~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[889]~109_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_23~13_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_23~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_22~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_22~13_sumout\))) # (\Div1|auto_generated|divider|divider|op_22~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[889]~109_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[889]~109_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_22~13_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_23~13_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[955]~111_combout\);

\Div1|auto_generated|divider|divider|StageOut[921]~154\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[921]~154_combout\ = (!\Div1|auto_generated|divider|divider|op_22~1_sumout\ & \Div1|auto_generated|divider|divider|op_22~17_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_22~17_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[921]~154_combout\);

\Div1|auto_generated|divider|divider|StageOut[921]~155\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[921]~155_combout\ = (\Div1|auto_generated|divider|divider|op_22~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_21~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_21~17_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_21~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[855]~151_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[855]~151_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_21~17_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[921]~155_combout\);

\Div1|auto_generated|divider|divider|StageOut[953]~192\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[953]~192_combout\ = ( \Div1|auto_generated|divider|divider|op_23~21_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_23~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_22~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_22~21_sumout\))) # (\Div1|auto_generated|divider|divider|op_22~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[887]~190_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_23~21_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_23~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_22~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_22~21_sumout\))) # (\Div1|auto_generated|divider|divider|op_22~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[887]~190_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[887]~190_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_22~21_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_23~21_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[953]~192_combout\);

\Div1|auto_generated|divider|divider|StageOut[919]~232\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[919]~232_combout\ = (!\Div1|auto_generated|divider|divider|op_22~1_sumout\ & \Div1|auto_generated|divider|divider|op_22~25_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_22~25_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[919]~232_combout\);

\Div1|auto_generated|divider|divider|StageOut[919]~233\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[919]~233_combout\ = (\Div1|auto_generated|divider|divider|op_22~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_21~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_21~25_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_21~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[853]~229_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[853]~229_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_21~25_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[919]~233_combout\);

\Div1|auto_generated|divider|divider|StageOut[951]~267\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[951]~267_combout\ = ( \Div1|auto_generated|divider|divider|op_23~29_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_23~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_22~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_22~29_sumout\))) # (\Div1|auto_generated|divider|divider|op_22~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[885]~265_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_23~29_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_23~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_22~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_22~29_sumout\))) # (\Div1|auto_generated|divider|divider|op_22~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[885]~265_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[885]~265_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_22~29_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_23~29_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[951]~267_combout\);

\Div1|auto_generated|divider|divider|StageOut[917]~304\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[917]~304_combout\ = (!\Div1|auto_generated|divider|divider|op_22~1_sumout\ & \Div1|auto_generated|divider|divider|op_22~33_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_22~33_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[917]~304_combout\);

\Div1|auto_generated|divider|divider|StageOut[917]~305\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[917]~305_combout\ = (\Div1|auto_generated|divider|divider|op_22~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_21~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_21~33_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_21~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[851]~301_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[851]~301_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_21~33_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[917]~305_combout\);

\Div1|auto_generated|divider|divider|StageOut[949]~336\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[949]~336_combout\ = ( \Div1|auto_generated|divider|divider|op_23~37_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_23~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_22~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_22~37_sumout\))) # (\Div1|auto_generated|divider|divider|op_22~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[883]~334_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_23~37_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_23~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_22~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_22~37_sumout\))) # (\Div1|auto_generated|divider|divider|op_22~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[883]~334_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[883]~334_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_22~37_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_23~37_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[949]~336_combout\);

\Div1|auto_generated|divider|divider|StageOut[915]~368\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[915]~368_combout\ = (!\Div1|auto_generated|divider|divider|op_22~1_sumout\ & \Div1|auto_generated|divider|divider|op_22~41_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_22~41_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[915]~368_combout\);

\Div1|auto_generated|divider|divider|StageOut[915]~369\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[915]~369_combout\ = (\Div1|auto_generated|divider|divider|op_22~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_21~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_21~41_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_21~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[849]~365_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[849]~365_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_21~41_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[915]~369_combout\);

\Div1|auto_generated|divider|divider|StageOut[947]~399\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[947]~399_combout\ = ( \Div1|auto_generated|divider|divider|op_23~45_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_23~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_22~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_22~45_sumout\))) # (\Div1|auto_generated|divider|divider|op_22~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[881]~397_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_23~45_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_23~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_22~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_22~45_sumout\))) # (\Div1|auto_generated|divider|divider|op_22~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[881]~397_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[881]~397_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_22~45_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_23~45_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[947]~399_combout\);

\Div1|auto_generated|divider|divider|StageOut[913]~428\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[913]~428_combout\ = (!\Div1|auto_generated|divider|divider|op_22~1_sumout\ & \Div1|auto_generated|divider|divider|op_22~49_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_22~49_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[913]~428_combout\);

\Div1|auto_generated|divider|divider|StageOut[913]~429\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[913]~429_combout\ = (\Div1|auto_generated|divider|divider|op_22~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_21~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_21~49_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_21~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[847]~425_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[847]~425_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_21~49_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[913]~429_combout\);

\Div1|auto_generated|divider|divider|StageOut[945]~456\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[945]~456_combout\ = ( \Div1|auto_generated|divider|divider|op_23~53_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_23~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_22~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_22~53_sumout\))) # (\Div1|auto_generated|divider|divider|op_22~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[879]~454_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_23~53_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_23~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_22~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_22~53_sumout\))) # (\Div1|auto_generated|divider|divider|op_22~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[879]~454_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[879]~454_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_22~53_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_23~53_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[945]~456_combout\);

\Div1|auto_generated|divider|divider|StageOut[911]~482\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[911]~482_combout\ = (!\Div1|auto_generated|divider|divider|op_22~1_sumout\ & \Div1|auto_generated|divider|divider|op_22~57_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_22~57_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[911]~482_combout\);

\Div1|auto_generated|divider|divider|StageOut[911]~483\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[911]~483_combout\ = (\Div1|auto_generated|divider|divider|op_22~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_21~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_21~57_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_21~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[845]~479_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[845]~479_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_21~57_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[911]~483_combout\);

\Div1|auto_generated|divider|divider|StageOut[943]~507\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[943]~507_combout\ = ( \Div1|auto_generated|divider|divider|op_23~61_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_23~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_22~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_22~61_sumout\))) # (\Div1|auto_generated|divider|divider|op_22~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[877]~505_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_23~61_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_23~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_22~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_22~61_sumout\))) # (\Div1|auto_generated|divider|divider|op_22~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[877]~505_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[877]~505_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_22~61_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_23~61_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[943]~507_combout\);

\Div1|auto_generated|divider|divider|StageOut[909]~530\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[909]~530_combout\ = (!\Div1|auto_generated|divider|divider|op_22~1_sumout\ & \Div1|auto_generated|divider|divider|op_22~65_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_22~65_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[909]~530_combout\);

\Div1|auto_generated|divider|divider|StageOut[909]~531\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[909]~531_combout\ = (\Div1|auto_generated|divider|divider|op_22~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_21~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_21~65_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_21~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[843]~527_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[843]~527_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_21~65_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[909]~531_combout\);

\Div1|auto_generated|divider|divider|StageOut[941]~552\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[941]~552_combout\ = ( \Div1|auto_generated|divider|divider|op_23~69_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_23~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_22~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_22~69_sumout\))) # (\Div1|auto_generated|divider|divider|op_22~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[875]~550_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_23~69_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_23~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_22~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_22~69_sumout\))) # (\Div1|auto_generated|divider|divider|op_22~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[875]~550_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[875]~550_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_22~69_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_23~69_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[941]~552_combout\);

\Div1|auto_generated|divider|divider|StageOut[907]~572\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[907]~572_combout\ = (!\Div1|auto_generated|divider|divider|op_22~1_sumout\ & \Div1|auto_generated|divider|divider|op_22~73_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_22~73_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[907]~572_combout\);

\Div1|auto_generated|divider|divider|StageOut[907]~573\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[907]~573_combout\ = (\Div1|auto_generated|divider|divider|op_22~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_21~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_21~73_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_21~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[841]~569_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[841]~569_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_21~73_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[907]~573_combout\);

\Div1|auto_generated|divider|divider|StageOut[939]~591\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[939]~591_combout\ = ( \Div1|auto_generated|divider|divider|op_23~77_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_23~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_22~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_22~77_sumout\))) # (\Div1|auto_generated|divider|divider|op_22~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[873]~589_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_23~77_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_23~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_22~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_22~77_sumout\))) # (\Div1|auto_generated|divider|divider|op_22~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[873]~589_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[873]~589_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_22~77_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_23~77_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[939]~591_combout\);

\Div1|auto_generated|divider|divider|StageOut[905]~608\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[905]~608_combout\ = (!\Div1|auto_generated|divider|divider|op_22~1_sumout\ & \Div1|auto_generated|divider|divider|op_22~81_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_22~81_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[905]~608_combout\);

\Div1|auto_generated|divider|divider|StageOut[905]~609\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[905]~609_combout\ = (\Div1|auto_generated|divider|divider|op_22~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_21~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_21~81_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_21~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[839]~605_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[839]~605_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_21~81_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[905]~609_combout\);

\Div1|auto_generated|divider|divider|StageOut[937]~624\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[937]~624_combout\ = ( \Div1|auto_generated|divider|divider|op_23~85_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_23~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_22~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_22~85_sumout\))) # (\Div1|auto_generated|divider|divider|op_22~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[871]~622_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_23~85_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_23~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_22~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_22~85_sumout\))) # (\Div1|auto_generated|divider|divider|op_22~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[871]~622_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[871]~622_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_22~85_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_23~85_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[937]~624_combout\);

\Div1|auto_generated|divider|divider|StageOut[903]~638\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[903]~638_combout\ = (!\Div1|auto_generated|divider|divider|op_22~1_sumout\ & \Div1|auto_generated|divider|divider|op_22~89_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_22~89_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[903]~638_combout\);

\Div1|auto_generated|divider|divider|StageOut[903]~639\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[903]~639_combout\ = (\Div1|auto_generated|divider|divider|op_22~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_21~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_21~89_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_21~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[837]~635_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[837]~635_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_21~89_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[903]~639_combout\);

\Div1|auto_generated|divider|divider|StageOut[935]~651\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[935]~651_combout\ = ( \Div1|auto_generated|divider|divider|op_23~93_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_23~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_22~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_22~93_sumout\))) # (\Div1|auto_generated|divider|divider|op_22~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[869]~649_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_23~93_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_23~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_22~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_22~93_sumout\))) # (\Div1|auto_generated|divider|divider|op_22~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[869]~649_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[869]~649_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_22~93_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_23~93_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[935]~651_combout\);

\Div1|auto_generated|divider|divider|StageOut[901]~662\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[901]~662_combout\ = (!\Div1|auto_generated|divider|divider|op_22~1_sumout\ & \Div1|auto_generated|divider|divider|op_22~97_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_22~97_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[901]~662_combout\);

\Div1|auto_generated|divider|divider|StageOut[901]~663\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[901]~663_combout\ = (\Div1|auto_generated|divider|divider|op_22~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_21~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_21~97_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_21~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[835]~659_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[835]~659_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_21~97_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[901]~663_combout\);

\Div1|auto_generated|divider|divider|StageOut[933]~672\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[933]~672_combout\ = ( \Div1|auto_generated|divider|divider|op_23~101_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_23~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_22~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_22~101_sumout\))) # (\Div1|auto_generated|divider|divider|op_22~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[867]~670_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_23~101_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_23~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_22~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_22~101_sumout\))) # (\Div1|auto_generated|divider|divider|op_22~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[867]~670_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[867]~670_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_22~101_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_23~101_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[933]~672_combout\);

\Div1|auto_generated|divider|divider|StageOut[899]~680\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[899]~680_combout\ = (!\Div1|auto_generated|divider|divider|op_22~1_sumout\ & \Div1|auto_generated|divider|divider|op_22~105_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_22~105_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[899]~680_combout\);

\Div1|auto_generated|divider|divider|StageOut[899]~681\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[899]~681_combout\ = (\Div1|auto_generated|divider|divider|op_22~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_21~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_21~105_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_21~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[833]~677_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[833]~677_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_21~105_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[899]~681_combout\);

\Div1|auto_generated|divider|divider|StageOut[931]~687\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[931]~687_combout\ = ( \Div1|auto_generated|divider|divider|op_23~109_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_23~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_22~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_22~109_sumout\))) # (\Div1|auto_generated|divider|divider|op_22~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[865]~685_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_23~109_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_23~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_22~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_22~109_sumout\))) # (\Div1|auto_generated|divider|divider|op_22~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[865]~685_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[865]~685_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_22~109_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_23~109_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[931]~687_combout\);

\Div1|auto_generated|divider|divider|StageOut[897]~692\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[897]~692_combout\ = (!\Div1|auto_generated|divider|divider|op_22~1_sumout\ & \Div1|auto_generated|divider|divider|op_22~113_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_22~113_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[897]~692_combout\);

\Div1|auto_generated|divider|divider|StageOut[897]~693\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[897]~693_combout\ = (\Div1|auto_generated|divider|divider|op_22~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_21~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_21~113_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_21~1_sumout\ & (average(4)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_average(4),
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_21~113_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[897]~693_combout\);

\Div1|auto_generated|divider|divider|StageOut[929]~696\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[929]~696_combout\ = ( \Div1|auto_generated|divider|divider|op_23~117_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_23~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_22~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_22~117_sumout\))) # (\Div1|auto_generated|divider|divider|op_22~1_sumout\ & (average(3)))) ) ) # ( !\Div1|auto_generated|divider|divider|op_23~117_sumout\ & ( (\Div1|auto_generated|divider|divider|op_23~1_sumout\ 
-- & ((!\Div1|auto_generated|divider|divider|op_22~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_22~117_sumout\))) # (\Div1|auto_generated|divider|divider|op_22~1_sumout\ & (average(3))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_average(3),
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_22~117_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_23~117_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[929]~696_combout\);

\Div0|auto_generated|divider|divider|StageOut[137]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[137]~4_combout\ = (!\Div0|auto_generated|divider|divider|op_21~1_sumout\ & \Div0|auto_generated|divider|divider|op_21~13_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_21~13_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[137]~4_combout\);

\Div0|auto_generated|divider|divider|StageOut[137]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[137]~7_combout\ = (\Div0|auto_generated|divider|divider|op_21~1_sumout\ & \Div0|auto_generated|divider|divider|StageOut[131]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[131]~6_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[137]~7_combout\);

\Div0|auto_generated|divider|divider|StageOut[136]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[136]~2_combout\ = (!\Div0|auto_generated|divider|divider|op_21~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_21~9_sumout\))) # (\Div0|auto_generated|divider|divider|op_21~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[130]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[130]~1_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_21~9_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[136]~2_combout\);

\Div0|auto_generated|divider|divider|StageOut[135]~64\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[135]~64_combout\ = (!\Div0|auto_generated|divider|divider|op_21~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_21~21_sumout\))) # (\Div0|auto_generated|divider|divider|op_21~1_sumout\ & (average(3)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_average(3),
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_21~21_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[135]~64_combout\);

\Div0|auto_generated|divider|divider|op_23~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_23~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div0|auto_generated|divider|divider|op_23~26_cout\);

\Div0|auto_generated|divider|divider|op_23~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_23~21_sumout\ = SUM(( average(1) ) + ( last_index(0) ) + ( \Div0|auto_generated|divider|divider|op_23~26_cout\ ))
-- \Div0|auto_generated|divider|divider|op_23~22\ = CARRY(( average(1) ) + ( last_index(0) ) + ( \Div0|auto_generated|divider|divider|op_23~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_average(1),
	dataf => ALT_INV_last_index(0),
	cin => \Div0|auto_generated|divider|divider|op_23~26_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_23~21_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_23~22\);

\Div0|auto_generated|divider|divider|op_23~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_23~17_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_22~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_22~21_sumout\))) # (\Div0|auto_generated|divider|divider|op_22~1_sumout\ & (average(2))) ) + ( 
-- !last_index(0) $ (last_index(1)) ) + ( \Div0|auto_generated|divider|divider|op_23~22\ ))
-- \Div0|auto_generated|divider|divider|op_23~18\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_22~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_22~21_sumout\))) # (\Div0|auto_generated|divider|divider|op_22~1_sumout\ & (average(2))) ) + ( 
-- !last_index(0) $ (last_index(1)) ) + ( \Div0|auto_generated|divider|divider|op_23~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011111111000000000000000000000001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datab => ALT_INV_average(2),
	datac => ALT_INV_last_index(0),
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_22~21_sumout\,
	dataf => ALT_INV_last_index(1),
	cin => \Div0|auto_generated|divider|divider|op_23~22\,
	sumout => \Div0|auto_generated|divider|divider|op_23~17_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_23~18\);

\Div0|auto_generated|divider|divider|op_23~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_23~13_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_22~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_22~17_sumout\))) # (\Div0|auto_generated|divider|divider|op_22~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[135]~64_combout\)) ) + ( !\Add2~1_combout\ ) + ( \Div0|auto_generated|divider|divider|op_23~18\ ))
-- \Div0|auto_generated|divider|divider|op_23~14\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_22~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_22~17_sumout\))) # (\Div0|auto_generated|divider|divider|op_22~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[135]~64_combout\)) ) + ( !\Add2~1_combout\ ) + ( \Div0|auto_generated|divider|divider|op_23~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[135]~64_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_22~17_sumout\,
	dataf => \ALT_INV_Add2~1_combout\,
	cin => \Div0|auto_generated|divider|divider|op_23~18\,
	sumout => \Div0|auto_generated|divider|divider|op_23~13_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_23~14\);

\Div0|auto_generated|divider|divider|op_23~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_23~9_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_22~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_22~9_sumout\))) # (\Div0|auto_generated|divider|divider|op_22~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[136]~2_combout\)) ) + ( !\Add2~2_combout\ ) + ( \Div0|auto_generated|divider|divider|op_23~14\ ))
-- \Div0|auto_generated|divider|divider|op_23~10\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_22~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_22~9_sumout\))) # (\Div0|auto_generated|divider|divider|op_22~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[136]~2_combout\)) ) + ( !\Add2~2_combout\ ) + ( \Div0|auto_generated|divider|divider|op_23~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[136]~2_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_22~9_sumout\,
	dataf => \ALT_INV_Add2~2_combout\,
	cin => \Div0|auto_generated|divider|divider|op_23~14\,
	sumout => \Div0|auto_generated|divider|divider|op_23~9_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_23~10\);

\Div0|auto_generated|divider|divider|op_23~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_23~6_cout\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_22~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_22~13_sumout\)))) # (\Div0|auto_generated|divider|divider|op_22~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[137]~7_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[137]~4_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_23~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[137]~4_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_22~13_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[137]~7_combout\,
	cin => \Div0|auto_generated|divider|divider|op_23~10\,
	cout => \Div0|auto_generated|divider|divider|op_23~6_cout\);

\Div0|auto_generated|divider|divider|op_23~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_23~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_23~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|op_23~6_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_23~1_sumout\);

\average~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \average~1_combout\ = (!\state~q\ & ((!\Div0|auto_generated|divider|divider|op_23~1_sumout\))) # (\state~q\ & (!\Div1|auto_generated|divider|divider|op_25~1_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110010011100100111001001110010011100100111001001110010011100100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_state~q\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_25~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	combout => \average~1_combout\);

\average[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_NEW~input_o\,
	d => \average~1_combout\,
	ena => \RESETN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => average(1));

\Div1|auto_generated|divider|divider|op_25~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_25~125_sumout\ = SUM(( average(1) ) + ( VCC ) + ( !VCC ))
-- \Div1|auto_generated|divider|divider|op_25~126\ = CARRY(( average(1) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_average(1),
	cin => GND,
	sumout => \Div1|auto_generated|divider|divider|op_25~125_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_25~126\);

\Div1|auto_generated|divider|divider|op_25~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_25~121_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_23~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_23~121_sumout\))) # (\Div1|auto_generated|divider|divider|op_23~1_sumout\ & (average(2))) ) + 
-- ( VCC ) + ( \Div1|auto_generated|divider|divider|op_25~126\ ))
-- \Div1|auto_generated|divider|divider|op_25~122\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_23~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_23~121_sumout\))) # (\Div1|auto_generated|divider|divider|op_23~1_sumout\ & (average(2))) ) + ( 
-- VCC ) + ( \Div1|auto_generated|divider|divider|op_25~126\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_average(2),
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_23~121_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_25~126\,
	sumout => \Div1|auto_generated|divider|divider|op_25~121_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_25~122\);

\Div1|auto_generated|divider|divider|op_25~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_25~117_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[929]~696_combout\ ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_25~122\ ))
-- \Div1|auto_generated|divider|divider|op_25~118\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[929]~696_combout\ ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_25~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[929]~696_combout\,
	cin => \Div1|auto_generated|divider|divider|op_25~122\,
	sumout => \Div1|auto_generated|divider|divider|op_25~117_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_25~118\);

\Div1|auto_generated|divider|divider|op_25~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_25~113_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_23~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_23~113_sumout\)))) # (\Div1|auto_generated|divider|divider|op_23~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[897]~693_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[897]~692_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_25~118\ ))
-- \Div1|auto_generated|divider|divider|op_25~114\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_23~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_23~113_sumout\)))) # (\Div1|auto_generated|divider|divider|op_23~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[897]~693_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[897]~692_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_25~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[897]~692_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_23~113_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[897]~693_combout\,
	cin => \Div1|auto_generated|divider|divider|op_25~118\,
	sumout => \Div1|auto_generated|divider|divider|op_25~113_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_25~114\);

\Div1|auto_generated|divider|divider|op_25~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_25~109_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[931]~687_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_25~114\ ))
-- \Div1|auto_generated|divider|divider|op_25~110\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[931]~687_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_25~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[931]~687_combout\,
	cin => \Div1|auto_generated|divider|divider|op_25~114\,
	sumout => \Div1|auto_generated|divider|divider|op_25~109_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_25~110\);

\Div1|auto_generated|divider|divider|op_25~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_25~105_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_23~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_23~105_sumout\)))) # (\Div1|auto_generated|divider|divider|op_23~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[899]~681_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[899]~680_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_25~110\ ))
-- \Div1|auto_generated|divider|divider|op_25~106\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_23~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_23~105_sumout\)))) # (\Div1|auto_generated|divider|divider|op_23~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[899]~681_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[899]~680_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_25~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[899]~680_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_23~105_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[899]~681_combout\,
	cin => \Div1|auto_generated|divider|divider|op_25~110\,
	sumout => \Div1|auto_generated|divider|divider|op_25~105_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_25~106\);

\Div1|auto_generated|divider|divider|op_25~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_25~101_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[933]~672_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_25~106\ ))
-- \Div1|auto_generated|divider|divider|op_25~102\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[933]~672_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_25~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[933]~672_combout\,
	cin => \Div1|auto_generated|divider|divider|op_25~106\,
	sumout => \Div1|auto_generated|divider|divider|op_25~101_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_25~102\);

\Div1|auto_generated|divider|divider|op_25~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_25~97_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_23~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_23~97_sumout\)))) # (\Div1|auto_generated|divider|divider|op_23~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[901]~663_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[901]~662_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_25~102\ ))
-- \Div1|auto_generated|divider|divider|op_25~98\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_23~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_23~97_sumout\)))) # (\Div1|auto_generated|divider|divider|op_23~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[901]~663_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[901]~662_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_25~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[901]~662_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_23~97_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[901]~663_combout\,
	cin => \Div1|auto_generated|divider|divider|op_25~102\,
	sumout => \Div1|auto_generated|divider|divider|op_25~97_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_25~98\);

\Div1|auto_generated|divider|divider|op_25~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_25~93_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[935]~651_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_25~98\ ))
-- \Div1|auto_generated|divider|divider|op_25~94\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[935]~651_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_25~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[935]~651_combout\,
	cin => \Div1|auto_generated|divider|divider|op_25~98\,
	sumout => \Div1|auto_generated|divider|divider|op_25~93_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_25~94\);

\Div1|auto_generated|divider|divider|op_25~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_25~89_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_23~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_23~89_sumout\)))) # (\Div1|auto_generated|divider|divider|op_23~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[903]~639_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[903]~638_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_25~94\ ))
-- \Div1|auto_generated|divider|divider|op_25~90\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_23~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_23~89_sumout\)))) # (\Div1|auto_generated|divider|divider|op_23~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[903]~639_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[903]~638_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_25~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[903]~638_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_23~89_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[903]~639_combout\,
	cin => \Div1|auto_generated|divider|divider|op_25~94\,
	sumout => \Div1|auto_generated|divider|divider|op_25~89_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_25~90\);

\Div1|auto_generated|divider|divider|op_25~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_25~85_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[937]~624_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_25~90\ ))
-- \Div1|auto_generated|divider|divider|op_25~86\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[937]~624_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_25~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[937]~624_combout\,
	cin => \Div1|auto_generated|divider|divider|op_25~90\,
	sumout => \Div1|auto_generated|divider|divider|op_25~85_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_25~86\);

\Div1|auto_generated|divider|divider|op_25~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_25~81_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_23~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_23~81_sumout\)))) # (\Div1|auto_generated|divider|divider|op_23~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[905]~609_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[905]~608_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_25~86\ ))
-- \Div1|auto_generated|divider|divider|op_25~82\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_23~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_23~81_sumout\)))) # (\Div1|auto_generated|divider|divider|op_23~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[905]~609_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[905]~608_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_25~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[905]~608_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_23~81_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[905]~609_combout\,
	cin => \Div1|auto_generated|divider|divider|op_25~86\,
	sumout => \Div1|auto_generated|divider|divider|op_25~81_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_25~82\);

\Div1|auto_generated|divider|divider|op_25~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_25~77_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[939]~591_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_25~82\ ))
-- \Div1|auto_generated|divider|divider|op_25~78\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[939]~591_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_25~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[939]~591_combout\,
	cin => \Div1|auto_generated|divider|divider|op_25~82\,
	sumout => \Div1|auto_generated|divider|divider|op_25~77_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_25~78\);

\Div1|auto_generated|divider|divider|op_25~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_25~73_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_23~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_23~73_sumout\)))) # (\Div1|auto_generated|divider|divider|op_23~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[907]~573_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[907]~572_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_25~78\ ))
-- \Div1|auto_generated|divider|divider|op_25~74\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_23~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_23~73_sumout\)))) # (\Div1|auto_generated|divider|divider|op_23~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[907]~573_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[907]~572_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_25~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[907]~572_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_23~73_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[907]~573_combout\,
	cin => \Div1|auto_generated|divider|divider|op_25~78\,
	sumout => \Div1|auto_generated|divider|divider|op_25~73_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_25~74\);

\Div1|auto_generated|divider|divider|op_25~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_25~69_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[941]~552_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_25~74\ ))
-- \Div1|auto_generated|divider|divider|op_25~70\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[941]~552_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_25~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[941]~552_combout\,
	cin => \Div1|auto_generated|divider|divider|op_25~74\,
	sumout => \Div1|auto_generated|divider|divider|op_25~69_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_25~70\);

\Div1|auto_generated|divider|divider|op_25~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_25~65_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_23~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_23~65_sumout\)))) # (\Div1|auto_generated|divider|divider|op_23~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[909]~531_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[909]~530_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_25~70\ ))
-- \Div1|auto_generated|divider|divider|op_25~66\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_23~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_23~65_sumout\)))) # (\Div1|auto_generated|divider|divider|op_23~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[909]~531_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[909]~530_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_25~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[909]~530_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_23~65_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[909]~531_combout\,
	cin => \Div1|auto_generated|divider|divider|op_25~70\,
	sumout => \Div1|auto_generated|divider|divider|op_25~65_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_25~66\);

\Div1|auto_generated|divider|divider|op_25~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_25~61_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[943]~507_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_25~66\ ))
-- \Div1|auto_generated|divider|divider|op_25~62\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[943]~507_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_25~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[943]~507_combout\,
	cin => \Div1|auto_generated|divider|divider|op_25~66\,
	sumout => \Div1|auto_generated|divider|divider|op_25~61_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_25~62\);

\Div1|auto_generated|divider|divider|op_25~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_25~57_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_23~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_23~57_sumout\)))) # (\Div1|auto_generated|divider|divider|op_23~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[911]~483_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[911]~482_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_25~62\ ))
-- \Div1|auto_generated|divider|divider|op_25~58\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_23~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_23~57_sumout\)))) # (\Div1|auto_generated|divider|divider|op_23~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[911]~483_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[911]~482_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_25~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[911]~482_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_23~57_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[911]~483_combout\,
	cin => \Div1|auto_generated|divider|divider|op_25~62\,
	sumout => \Div1|auto_generated|divider|divider|op_25~57_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_25~58\);

\Div1|auto_generated|divider|divider|op_25~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_25~53_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[945]~456_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_25~58\ ))
-- \Div1|auto_generated|divider|divider|op_25~54\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[945]~456_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_25~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[945]~456_combout\,
	cin => \Div1|auto_generated|divider|divider|op_25~58\,
	sumout => \Div1|auto_generated|divider|divider|op_25~53_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_25~54\);

\Div1|auto_generated|divider|divider|op_25~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_25~49_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_23~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_23~49_sumout\)))) # (\Div1|auto_generated|divider|divider|op_23~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[913]~429_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[913]~428_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_25~54\ ))
-- \Div1|auto_generated|divider|divider|op_25~50\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_23~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_23~49_sumout\)))) # (\Div1|auto_generated|divider|divider|op_23~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[913]~429_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[913]~428_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_25~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[913]~428_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_23~49_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[913]~429_combout\,
	cin => \Div1|auto_generated|divider|divider|op_25~54\,
	sumout => \Div1|auto_generated|divider|divider|op_25~49_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_25~50\);

\Div1|auto_generated|divider|divider|op_25~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_25~45_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[947]~399_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_25~50\ ))
-- \Div1|auto_generated|divider|divider|op_25~46\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[947]~399_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_25~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[947]~399_combout\,
	cin => \Div1|auto_generated|divider|divider|op_25~50\,
	sumout => \Div1|auto_generated|divider|divider|op_25~45_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_25~46\);

\Div1|auto_generated|divider|divider|op_25~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_25~41_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_23~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_23~41_sumout\)))) # (\Div1|auto_generated|divider|divider|op_23~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[915]~369_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[915]~368_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_25~46\ ))
-- \Div1|auto_generated|divider|divider|op_25~42\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_23~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_23~41_sumout\)))) # (\Div1|auto_generated|divider|divider|op_23~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[915]~369_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[915]~368_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_25~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[915]~368_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_23~41_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[915]~369_combout\,
	cin => \Div1|auto_generated|divider|divider|op_25~46\,
	sumout => \Div1|auto_generated|divider|divider|op_25~41_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_25~42\);

\Div1|auto_generated|divider|divider|op_25~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_25~37_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[949]~336_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_25~42\ ))
-- \Div1|auto_generated|divider|divider|op_25~38\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[949]~336_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_25~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[949]~336_combout\,
	cin => \Div1|auto_generated|divider|divider|op_25~42\,
	sumout => \Div1|auto_generated|divider|divider|op_25~37_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_25~38\);

\Div1|auto_generated|divider|divider|op_25~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_25~33_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_23~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_23~33_sumout\)))) # (\Div1|auto_generated|divider|divider|op_23~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[917]~305_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[917]~304_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_25~38\ ))
-- \Div1|auto_generated|divider|divider|op_25~34\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_23~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_23~33_sumout\)))) # (\Div1|auto_generated|divider|divider|op_23~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[917]~305_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[917]~304_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_25~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[917]~304_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_23~33_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[917]~305_combout\,
	cin => \Div1|auto_generated|divider|divider|op_25~38\,
	sumout => \Div1|auto_generated|divider|divider|op_25~33_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_25~34\);

\Div1|auto_generated|divider|divider|op_25~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_25~29_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[951]~267_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_25~34\ ))
-- \Div1|auto_generated|divider|divider|op_25~30\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[951]~267_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_25~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[951]~267_combout\,
	cin => \Div1|auto_generated|divider|divider|op_25~34\,
	sumout => \Div1|auto_generated|divider|divider|op_25~29_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_25~30\);

\Div1|auto_generated|divider|divider|op_25~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_25~25_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_23~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_23~25_sumout\)))) # (\Div1|auto_generated|divider|divider|op_23~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[919]~233_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[919]~232_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_25~30\ ))
-- \Div1|auto_generated|divider|divider|op_25~26\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_23~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_23~25_sumout\)))) # (\Div1|auto_generated|divider|divider|op_23~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[919]~233_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[919]~232_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_25~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[919]~232_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_23~25_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[919]~233_combout\,
	cin => \Div1|auto_generated|divider|divider|op_25~30\,
	sumout => \Div1|auto_generated|divider|divider|op_25~25_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_25~26\);

\Div1|auto_generated|divider|divider|op_25~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_25~21_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[953]~192_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_25~26\ ))
-- \Div1|auto_generated|divider|divider|op_25~22\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[953]~192_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_25~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[953]~192_combout\,
	cin => \Div1|auto_generated|divider|divider|op_25~26\,
	sumout => \Div1|auto_generated|divider|divider|op_25~21_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_25~22\);

\Div1|auto_generated|divider|divider|op_25~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_25~17_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_23~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_23~17_sumout\)))) # (\Div1|auto_generated|divider|divider|op_23~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[921]~155_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[921]~154_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_25~22\ ))
-- \Div1|auto_generated|divider|divider|op_25~18\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_23~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_23~17_sumout\)))) # (\Div1|auto_generated|divider|divider|op_23~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[921]~155_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[921]~154_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_25~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[921]~154_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_23~17_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[921]~155_combout\,
	cin => \Div1|auto_generated|divider|divider|op_25~22\,
	sumout => \Div1|auto_generated|divider|divider|op_25~17_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_25~18\);

\Div1|auto_generated|divider|divider|op_25~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_25~13_sumout\ = SUM(( \Div1|auto_generated|divider|divider|StageOut[955]~111_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_25~18\ ))
-- \Div1|auto_generated|divider|divider|op_25~14\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[955]~111_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_25~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[955]~111_combout\,
	cin => \Div1|auto_generated|divider|divider|op_25~18\,
	sumout => \Div1|auto_generated|divider|divider|op_25~13_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_25~14\);

\Div1|auto_generated|divider|divider|op_25~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_25~9_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_23~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_23~9_sumout\)))) # (\Div1|auto_generated|divider|divider|op_23~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[923]~73_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[923]~72_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_25~14\ ))
-- \Div1|auto_generated|divider|divider|op_25~10\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_23~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_23~9_sumout\)))) # (\Div1|auto_generated|divider|divider|op_23~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[923]~73_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[923]~72_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_25~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[923]~72_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_23~9_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[923]~73_combout\,
	cin => \Div1|auto_generated|divider|divider|op_25~14\,
	sumout => \Div1|auto_generated|divider|divider|op_25~9_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_25~10\);

\Div1|auto_generated|divider|divider|op_25~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_25~5_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_23~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_23~5_sumout\)))) # (\Div1|auto_generated|divider|divider|op_23~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[924]~52_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[924]~1_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_25~10\ ))
-- \Div1|auto_generated|divider|divider|op_25~6\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_23~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_23~5_sumout\)))) # (\Div1|auto_generated|divider|divider|op_23~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[924]~52_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[924]~1_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_25~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[924]~1_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_23~5_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[924]~52_combout\,
	cin => \Div1|auto_generated|divider|divider|op_25~10\,
	sumout => \Div1|auto_generated|divider|divider|op_25~5_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_25~6\);

\Div1|auto_generated|divider|divider|op_25~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_25~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_25~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|op_25~6\,
	sumout => \Div1|auto_generated|divider|divider|op_25~1_sumout\);

\Div1|auto_generated|divider|divider|StageOut[957]~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[957]~53_combout\ = (\Div1|auto_generated|divider|divider|op_23~1_sumout\ & ((\Div1|auto_generated|divider|divider|StageOut[924]~52_combout\) # (\Div1|auto_generated|divider|divider|StageOut[924]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010100010101000101010001010100010101000101010001010100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[924]~1_combout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[924]~52_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[957]~53_combout\);

\Div1|auto_generated|divider|divider|StageOut[989]~71\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[989]~71_combout\ = ( \Div1|auto_generated|divider|divider|op_25~9_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_25~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_23~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_23~9_sumout\))) # (\Div1|auto_generated|divider|divider|op_23~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[923]~70_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_25~9_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_25~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_23~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_23~9_sumout\))) # (\Div1|auto_generated|divider|divider|op_23~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[923]~70_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[923]~70_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_23~9_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_25~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_25~9_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[989]~71_combout\);

\Div1|auto_generated|divider|divider|StageOut[955]~96\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[955]~96_combout\ = (!\Div1|auto_generated|divider|divider|op_23~1_sumout\ & \Div1|auto_generated|divider|divider|op_23~13_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_23~13_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[955]~96_combout\);

\Div1|auto_generated|divider|divider|StageOut[955]~110\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[955]~110_combout\ = (\Div1|auto_generated|divider|divider|op_23~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_22~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_22~13_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_22~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[889]~109_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[889]~109_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_22~13_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[955]~110_combout\);

\Div1|auto_generated|divider|divider|StageOut[987]~153\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[987]~153_combout\ = ( \Div1|auto_generated|divider|divider|op_25~17_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_25~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_23~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_23~17_sumout\))) # (\Div1|auto_generated|divider|divider|op_23~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[921]~152_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_25~17_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_25~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_23~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_23~17_sumout\))) # (\Div1|auto_generated|divider|divider|op_23~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[921]~152_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[921]~152_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_23~17_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_25~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_25~17_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[987]~153_combout\);

\Div1|auto_generated|divider|divider|StageOut[953]~178\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[953]~178_combout\ = (!\Div1|auto_generated|divider|divider|op_23~1_sumout\ & \Div1|auto_generated|divider|divider|op_23~21_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_23~21_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[953]~178_combout\);

\Div1|auto_generated|divider|divider|StageOut[953]~191\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[953]~191_combout\ = (\Div1|auto_generated|divider|divider|op_23~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_22~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_22~21_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_22~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[887]~190_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[887]~190_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_22~21_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[953]~191_combout\);

\Div1|auto_generated|divider|divider|StageOut[985]~231\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[985]~231_combout\ = ( \Div1|auto_generated|divider|divider|op_25~25_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_25~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_23~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_23~25_sumout\))) # (\Div1|auto_generated|divider|divider|op_23~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[919]~230_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_25~25_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_25~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_23~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_23~25_sumout\))) # (\Div1|auto_generated|divider|divider|op_23~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[919]~230_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[919]~230_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_23~25_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_25~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_25~25_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[985]~231_combout\);

\Div1|auto_generated|divider|divider|StageOut[951]~254\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[951]~254_combout\ = (!\Div1|auto_generated|divider|divider|op_23~1_sumout\ & \Div1|auto_generated|divider|divider|op_23~29_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_23~29_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[951]~254_combout\);

\Div1|auto_generated|divider|divider|StageOut[951]~266\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[951]~266_combout\ = (\Div1|auto_generated|divider|divider|op_23~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_22~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_22~29_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_22~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[885]~265_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[885]~265_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_22~29_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[951]~266_combout\);

\Div1|auto_generated|divider|divider|StageOut[983]~303\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[983]~303_combout\ = ( \Div1|auto_generated|divider|divider|op_25~33_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_25~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_23~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_23~33_sumout\))) # (\Div1|auto_generated|divider|divider|op_23~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[917]~302_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_25~33_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_25~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_23~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_23~33_sumout\))) # (\Div1|auto_generated|divider|divider|op_23~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[917]~302_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[917]~302_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_23~33_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_25~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_25~33_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[983]~303_combout\);

\Div1|auto_generated|divider|divider|StageOut[949]~324\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[949]~324_combout\ = (!\Div1|auto_generated|divider|divider|op_23~1_sumout\ & \Div1|auto_generated|divider|divider|op_23~37_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_23~37_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[949]~324_combout\);

\Div1|auto_generated|divider|divider|StageOut[949]~335\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[949]~335_combout\ = (\Div1|auto_generated|divider|divider|op_23~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_22~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_22~37_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_22~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[883]~334_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[883]~334_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_22~37_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[949]~335_combout\);

\Div1|auto_generated|divider|divider|StageOut[981]~367\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[981]~367_combout\ = ( \Div1|auto_generated|divider|divider|op_25~41_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_25~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_23~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_23~41_sumout\))) # (\Div1|auto_generated|divider|divider|op_23~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[915]~366_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_25~41_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_25~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_23~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_23~41_sumout\))) # (\Div1|auto_generated|divider|divider|op_23~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[915]~366_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[915]~366_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_23~41_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_25~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_25~41_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[981]~367_combout\);

\Div1|auto_generated|divider|divider|StageOut[947]~388\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[947]~388_combout\ = (!\Div1|auto_generated|divider|divider|op_23~1_sumout\ & \Div1|auto_generated|divider|divider|op_23~45_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_23~45_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[947]~388_combout\);

\Div1|auto_generated|divider|divider|StageOut[947]~398\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[947]~398_combout\ = (\Div1|auto_generated|divider|divider|op_23~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_22~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_22~45_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_22~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[881]~397_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[881]~397_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_22~45_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[947]~398_combout\);

\Div1|auto_generated|divider|divider|StageOut[979]~427\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[979]~427_combout\ = ( \Div1|auto_generated|divider|divider|op_25~49_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_25~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_23~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_23~49_sumout\))) # (\Div1|auto_generated|divider|divider|op_23~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[913]~426_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_25~49_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_25~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_23~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_23~49_sumout\))) # (\Div1|auto_generated|divider|divider|op_23~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[913]~426_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[913]~426_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_23~49_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_25~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_25~49_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[979]~427_combout\);

\Div1|auto_generated|divider|divider|StageOut[945]~446\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[945]~446_combout\ = (!\Div1|auto_generated|divider|divider|op_23~1_sumout\ & \Div1|auto_generated|divider|divider|op_23~53_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_23~53_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[945]~446_combout\);

\Div1|auto_generated|divider|divider|StageOut[945]~455\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[945]~455_combout\ = (\Div1|auto_generated|divider|divider|op_23~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_22~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_22~53_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_22~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[879]~454_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[879]~454_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_22~53_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[945]~455_combout\);

\Div1|auto_generated|divider|divider|StageOut[977]~481\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[977]~481_combout\ = ( \Div1|auto_generated|divider|divider|op_25~57_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_25~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_23~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_23~57_sumout\))) # (\Div1|auto_generated|divider|divider|op_23~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[911]~480_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_25~57_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_25~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_23~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_23~57_sumout\))) # (\Div1|auto_generated|divider|divider|op_23~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[911]~480_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[911]~480_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_23~57_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_25~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_25~57_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[977]~481_combout\);

\Div1|auto_generated|divider|divider|StageOut[943]~498\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[943]~498_combout\ = (!\Div1|auto_generated|divider|divider|op_23~1_sumout\ & \Div1|auto_generated|divider|divider|op_23~61_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_23~61_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[943]~498_combout\);

\Div1|auto_generated|divider|divider|StageOut[943]~506\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[943]~506_combout\ = (\Div1|auto_generated|divider|divider|op_23~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_22~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_22~61_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_22~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[877]~505_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[877]~505_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_22~61_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[943]~506_combout\);

\Div1|auto_generated|divider|divider|StageOut[975]~529\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[975]~529_combout\ = ( \Div1|auto_generated|divider|divider|op_25~65_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_25~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_23~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_23~65_sumout\))) # (\Div1|auto_generated|divider|divider|op_23~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[909]~528_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_25~65_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_25~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_23~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_23~65_sumout\))) # (\Div1|auto_generated|divider|divider|op_23~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[909]~528_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[909]~528_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_23~65_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_25~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_25~65_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[975]~529_combout\);

\Div1|auto_generated|divider|divider|StageOut[941]~544\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[941]~544_combout\ = (!\Div1|auto_generated|divider|divider|op_23~1_sumout\ & \Div1|auto_generated|divider|divider|op_23~69_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_23~69_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[941]~544_combout\);

\Div1|auto_generated|divider|divider|StageOut[941]~551\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[941]~551_combout\ = (\Div1|auto_generated|divider|divider|op_23~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_22~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_22~69_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_22~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[875]~550_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[875]~550_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_22~69_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[941]~551_combout\);

\Div1|auto_generated|divider|divider|StageOut[973]~571\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[973]~571_combout\ = ( \Div1|auto_generated|divider|divider|op_25~73_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_25~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_23~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_23~73_sumout\))) # (\Div1|auto_generated|divider|divider|op_23~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[907]~570_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_25~73_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_25~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_23~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_23~73_sumout\))) # (\Div1|auto_generated|divider|divider|op_23~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[907]~570_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[907]~570_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_23~73_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_25~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_25~73_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[973]~571_combout\);

\Div1|auto_generated|divider|divider|StageOut[939]~584\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[939]~584_combout\ = (!\Div1|auto_generated|divider|divider|op_23~1_sumout\ & \Div1|auto_generated|divider|divider|op_23~77_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_23~77_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[939]~584_combout\);

\Div1|auto_generated|divider|divider|StageOut[939]~590\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[939]~590_combout\ = (\Div1|auto_generated|divider|divider|op_23~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_22~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_22~77_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_22~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[873]~589_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[873]~589_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_22~77_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[939]~590_combout\);

\Div1|auto_generated|divider|divider|StageOut[971]~607\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[971]~607_combout\ = ( \Div1|auto_generated|divider|divider|op_25~81_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_25~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_23~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_23~81_sumout\))) # (\Div1|auto_generated|divider|divider|op_23~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[905]~606_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_25~81_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_25~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_23~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_23~81_sumout\))) # (\Div1|auto_generated|divider|divider|op_23~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[905]~606_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[905]~606_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_23~81_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_25~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_25~81_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[971]~607_combout\);

\Div1|auto_generated|divider|divider|StageOut[937]~618\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[937]~618_combout\ = (!\Div1|auto_generated|divider|divider|op_23~1_sumout\ & \Div1|auto_generated|divider|divider|op_23~85_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_23~85_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[937]~618_combout\);

\Div1|auto_generated|divider|divider|StageOut[937]~623\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[937]~623_combout\ = (\Div1|auto_generated|divider|divider|op_23~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_22~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_22~85_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_22~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[871]~622_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[871]~622_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_22~85_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[937]~623_combout\);

\Div1|auto_generated|divider|divider|StageOut[969]~637\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[969]~637_combout\ = ( \Div1|auto_generated|divider|divider|op_25~89_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_25~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_23~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_23~89_sumout\))) # (\Div1|auto_generated|divider|divider|op_23~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[903]~636_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_25~89_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_25~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_23~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_23~89_sumout\))) # (\Div1|auto_generated|divider|divider|op_23~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[903]~636_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[903]~636_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_23~89_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_25~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_25~89_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[969]~637_combout\);

\Div1|auto_generated|divider|divider|StageOut[935]~646\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[935]~646_combout\ = (!\Div1|auto_generated|divider|divider|op_23~1_sumout\ & \Div1|auto_generated|divider|divider|op_23~93_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_23~93_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[935]~646_combout\);

\Div1|auto_generated|divider|divider|StageOut[935]~650\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[935]~650_combout\ = (\Div1|auto_generated|divider|divider|op_23~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_22~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_22~93_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_22~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[869]~649_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[869]~649_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_22~93_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[935]~650_combout\);

\Div1|auto_generated|divider|divider|StageOut[967]~661\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[967]~661_combout\ = ( \Div1|auto_generated|divider|divider|op_25~97_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_25~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_23~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_23~97_sumout\))) # (\Div1|auto_generated|divider|divider|op_23~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[901]~660_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_25~97_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_25~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_23~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_23~97_sumout\))) # (\Div1|auto_generated|divider|divider|op_23~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[901]~660_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[901]~660_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_23~97_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_25~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_25~97_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[967]~661_combout\);

\Div1|auto_generated|divider|divider|StageOut[933]~668\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[933]~668_combout\ = (!\Div1|auto_generated|divider|divider|op_23~1_sumout\ & \Div1|auto_generated|divider|divider|op_23~101_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_23~101_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[933]~668_combout\);

\Div1|auto_generated|divider|divider|StageOut[933]~671\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[933]~671_combout\ = (\Div1|auto_generated|divider|divider|op_23~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_22~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_22~101_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_22~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[867]~670_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[867]~670_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_22~101_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[933]~671_combout\);

\Div1|auto_generated|divider|divider|StageOut[965]~679\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[965]~679_combout\ = ( \Div1|auto_generated|divider|divider|op_25~105_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_25~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_23~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_23~105_sumout\))) # (\Div1|auto_generated|divider|divider|op_23~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[899]~678_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_25~105_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_25~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_23~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_23~105_sumout\))) # (\Div1|auto_generated|divider|divider|op_23~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[899]~678_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[899]~678_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_23~105_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_25~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_25~105_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[965]~679_combout\);

\Div1|auto_generated|divider|divider|StageOut[931]~684\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[931]~684_combout\ = (!\Div1|auto_generated|divider|divider|op_23~1_sumout\ & \Div1|auto_generated|divider|divider|op_23~109_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_23~109_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[931]~684_combout\);

\Div1|auto_generated|divider|divider|StageOut[931]~686\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[931]~686_combout\ = (\Div1|auto_generated|divider|divider|op_23~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_22~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_22~109_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_22~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[865]~685_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[865]~685_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_22~109_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[931]~686_combout\);

\Div1|auto_generated|divider|divider|StageOut[963]~691\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[963]~691_combout\ = ( \Div1|auto_generated|divider|divider|op_25~113_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_25~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_23~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_23~113_sumout\))) # (\Div1|auto_generated|divider|divider|op_23~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[897]~690_combout\))) ) ) # ( !\Div1|auto_generated|divider|divider|op_25~113_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_25~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_23~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_23~113_sumout\))) # (\Div1|auto_generated|divider|divider|op_23~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[897]~690_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[897]~690_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_23~113_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_25~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_25~113_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[963]~691_combout\);

\Div1|auto_generated|divider|divider|StageOut[929]~694\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[929]~694_combout\ = (!\Div1|auto_generated|divider|divider|op_23~1_sumout\ & \Div1|auto_generated|divider|divider|op_23~117_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_23~117_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[929]~694_combout\);

\Div1|auto_generated|divider|divider|StageOut[929]~695\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[929]~695_combout\ = (\Div1|auto_generated|divider|divider|op_23~1_sumout\ & ((!\Div1|auto_generated|divider|divider|op_22~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_22~117_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|op_22~1_sumout\ & (average(3)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_average(3),
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_22~117_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[929]~695_combout\);

\Div1|auto_generated|divider|divider|StageOut[961]~697\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[961]~697_combout\ = ( \Div1|auto_generated|divider|divider|op_25~121_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_25~1_sumout\) # ((!\Div1|auto_generated|divider|divider|op_23~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|op_23~121_sumout\))) # (\Div1|auto_generated|divider|divider|op_23~1_sumout\ & (average(2)))) ) ) # ( !\Div1|auto_generated|divider|divider|op_25~121_sumout\ & ( (\Div1|auto_generated|divider|divider|op_25~1_sumout\ 
-- & ((!\Div1|auto_generated|divider|divider|op_23~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_23~121_sumout\))) # (\Div1|auto_generated|divider|divider|op_23~1_sumout\ & (average(2))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101111111110001110100000000000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_average(2),
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_23~121_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_25~1_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_25~121_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[961]~697_combout\);

\Div1|auto_generated|divider|divider|op_26~130\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_26~130_cout\ = CARRY(( average(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_average(0),
	cin => GND,
	cout => \Div1|auto_generated|divider|divider|op_26~130_cout\);

\Div1|auto_generated|divider|divider|op_26~126\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_26~126_cout\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_25~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_25~125_sumout\))) # (\Div1|auto_generated|divider|divider|op_25~1_sumout\ & (average(1))) ) + 
-- ( VCC ) + ( \Div1|auto_generated|divider|divider|op_26~130_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_average(1),
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_25~1_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_25~125_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_26~130_cout\,
	cout => \Div1|auto_generated|divider|divider|op_26~126_cout\);

\Div1|auto_generated|divider|divider|op_26~122\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_26~122_cout\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[961]~697_combout\ ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_26~126_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[961]~697_combout\,
	cin => \Div1|auto_generated|divider|divider|op_26~126_cout\,
	cout => \Div1|auto_generated|divider|divider|op_26~122_cout\);

\Div1|auto_generated|divider|divider|op_26~118\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_26~118_cout\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_25~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_25~117_sumout\)))) # (\Div1|auto_generated|divider|divider|op_25~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[929]~695_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[929]~694_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_26~122_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[929]~694_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_25~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_25~117_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[929]~695_combout\,
	cin => \Div1|auto_generated|divider|divider|op_26~122_cout\,
	cout => \Div1|auto_generated|divider|divider|op_26~118_cout\);

\Div1|auto_generated|divider|divider|op_26~114\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_26~114_cout\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[963]~691_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_26~118_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[963]~691_combout\,
	cin => \Div1|auto_generated|divider|divider|op_26~118_cout\,
	cout => \Div1|auto_generated|divider|divider|op_26~114_cout\);

\Div1|auto_generated|divider|divider|op_26~110\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_26~110_cout\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_25~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_25~109_sumout\)))) # (\Div1|auto_generated|divider|divider|op_25~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[931]~686_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[931]~684_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_26~114_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[931]~684_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_25~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_25~109_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[931]~686_combout\,
	cin => \Div1|auto_generated|divider|divider|op_26~114_cout\,
	cout => \Div1|auto_generated|divider|divider|op_26~110_cout\);

\Div1|auto_generated|divider|divider|op_26~106\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_26~106_cout\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[965]~679_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_26~110_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[965]~679_combout\,
	cin => \Div1|auto_generated|divider|divider|op_26~110_cout\,
	cout => \Div1|auto_generated|divider|divider|op_26~106_cout\);

\Div1|auto_generated|divider|divider|op_26~102\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_26~102_cout\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_25~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_25~101_sumout\)))) # (\Div1|auto_generated|divider|divider|op_25~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[933]~671_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[933]~668_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_26~106_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[933]~668_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_25~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_25~101_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[933]~671_combout\,
	cin => \Div1|auto_generated|divider|divider|op_26~106_cout\,
	cout => \Div1|auto_generated|divider|divider|op_26~102_cout\);

\Div1|auto_generated|divider|divider|op_26~98\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_26~98_cout\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[967]~661_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_26~102_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[967]~661_combout\,
	cin => \Div1|auto_generated|divider|divider|op_26~102_cout\,
	cout => \Div1|auto_generated|divider|divider|op_26~98_cout\);

\Div1|auto_generated|divider|divider|op_26~94\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_26~94_cout\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_25~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_25~93_sumout\)))) # (\Div1|auto_generated|divider|divider|op_25~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[935]~650_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[935]~646_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_26~98_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[935]~646_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_25~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_25~93_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[935]~650_combout\,
	cin => \Div1|auto_generated|divider|divider|op_26~98_cout\,
	cout => \Div1|auto_generated|divider|divider|op_26~94_cout\);

\Div1|auto_generated|divider|divider|op_26~90\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_26~90_cout\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[969]~637_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_26~94_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[969]~637_combout\,
	cin => \Div1|auto_generated|divider|divider|op_26~94_cout\,
	cout => \Div1|auto_generated|divider|divider|op_26~90_cout\);

\Div1|auto_generated|divider|divider|op_26~86\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_26~86_cout\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_25~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_25~85_sumout\)))) # (\Div1|auto_generated|divider|divider|op_25~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[937]~623_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[937]~618_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_26~90_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[937]~618_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_25~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_25~85_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[937]~623_combout\,
	cin => \Div1|auto_generated|divider|divider|op_26~90_cout\,
	cout => \Div1|auto_generated|divider|divider|op_26~86_cout\);

\Div1|auto_generated|divider|divider|op_26~82\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_26~82_cout\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[971]~607_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_26~86_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[971]~607_combout\,
	cin => \Div1|auto_generated|divider|divider|op_26~86_cout\,
	cout => \Div1|auto_generated|divider|divider|op_26~82_cout\);

\Div1|auto_generated|divider|divider|op_26~78\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_26~78_cout\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_25~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_25~77_sumout\)))) # (\Div1|auto_generated|divider|divider|op_25~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[939]~590_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[939]~584_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_26~82_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[939]~584_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_25~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_25~77_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[939]~590_combout\,
	cin => \Div1|auto_generated|divider|divider|op_26~82_cout\,
	cout => \Div1|auto_generated|divider|divider|op_26~78_cout\);

\Div1|auto_generated|divider|divider|op_26~74\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_26~74_cout\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[973]~571_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_26~78_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[973]~571_combout\,
	cin => \Div1|auto_generated|divider|divider|op_26~78_cout\,
	cout => \Div1|auto_generated|divider|divider|op_26~74_cout\);

\Div1|auto_generated|divider|divider|op_26~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_26~70_cout\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_25~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_25~69_sumout\)))) # (\Div1|auto_generated|divider|divider|op_25~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[941]~551_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[941]~544_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_26~74_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[941]~544_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_25~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_25~69_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[941]~551_combout\,
	cin => \Div1|auto_generated|divider|divider|op_26~74_cout\,
	cout => \Div1|auto_generated|divider|divider|op_26~70_cout\);

\Div1|auto_generated|divider|divider|op_26~66\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_26~66_cout\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[975]~529_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_26~70_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[975]~529_combout\,
	cin => \Div1|auto_generated|divider|divider|op_26~70_cout\,
	cout => \Div1|auto_generated|divider|divider|op_26~66_cout\);

\Div1|auto_generated|divider|divider|op_26~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_26~62_cout\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_25~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_25~61_sumout\)))) # (\Div1|auto_generated|divider|divider|op_25~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[943]~506_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[943]~498_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_26~66_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[943]~498_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_25~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_25~61_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[943]~506_combout\,
	cin => \Div1|auto_generated|divider|divider|op_26~66_cout\,
	cout => \Div1|auto_generated|divider|divider|op_26~62_cout\);

\Div1|auto_generated|divider|divider|op_26~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_26~58_cout\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[977]~481_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_26~62_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[977]~481_combout\,
	cin => \Div1|auto_generated|divider|divider|op_26~62_cout\,
	cout => \Div1|auto_generated|divider|divider|op_26~58_cout\);

\Div1|auto_generated|divider|divider|op_26~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_26~54_cout\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_25~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_25~53_sumout\)))) # (\Div1|auto_generated|divider|divider|op_25~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[945]~455_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[945]~446_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_26~58_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[945]~446_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_25~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_25~53_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[945]~455_combout\,
	cin => \Div1|auto_generated|divider|divider|op_26~58_cout\,
	cout => \Div1|auto_generated|divider|divider|op_26~54_cout\);

\Div1|auto_generated|divider|divider|op_26~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_26~50_cout\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[979]~427_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_26~54_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[979]~427_combout\,
	cin => \Div1|auto_generated|divider|divider|op_26~54_cout\,
	cout => \Div1|auto_generated|divider|divider|op_26~50_cout\);

\Div1|auto_generated|divider|divider|op_26~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_26~46_cout\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_25~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_25~45_sumout\)))) # (\Div1|auto_generated|divider|divider|op_25~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[947]~398_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[947]~388_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_26~50_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[947]~388_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_25~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_25~45_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[947]~398_combout\,
	cin => \Div1|auto_generated|divider|divider|op_26~50_cout\,
	cout => \Div1|auto_generated|divider|divider|op_26~46_cout\);

\Div1|auto_generated|divider|divider|op_26~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_26~42_cout\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[981]~367_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_26~46_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[981]~367_combout\,
	cin => \Div1|auto_generated|divider|divider|op_26~46_cout\,
	cout => \Div1|auto_generated|divider|divider|op_26~42_cout\);

\Div1|auto_generated|divider|divider|op_26~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_26~38_cout\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_25~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_25~37_sumout\)))) # (\Div1|auto_generated|divider|divider|op_25~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[949]~335_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[949]~324_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_26~42_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[949]~324_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_25~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_25~37_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[949]~335_combout\,
	cin => \Div1|auto_generated|divider|divider|op_26~42_cout\,
	cout => \Div1|auto_generated|divider|divider|op_26~38_cout\);

\Div1|auto_generated|divider|divider|op_26~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_26~34_cout\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[983]~303_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_26~38_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[983]~303_combout\,
	cin => \Div1|auto_generated|divider|divider|op_26~38_cout\,
	cout => \Div1|auto_generated|divider|divider|op_26~34_cout\);

\Div1|auto_generated|divider|divider|op_26~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_26~30_cout\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_25~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_25~29_sumout\)))) # (\Div1|auto_generated|divider|divider|op_25~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[951]~266_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[951]~254_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_26~34_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[951]~254_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_25~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_25~29_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[951]~266_combout\,
	cin => \Div1|auto_generated|divider|divider|op_26~34_cout\,
	cout => \Div1|auto_generated|divider|divider|op_26~30_cout\);

\Div1|auto_generated|divider|divider|op_26~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_26~26_cout\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[985]~231_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_26~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[985]~231_combout\,
	cin => \Div1|auto_generated|divider|divider|op_26~30_cout\,
	cout => \Div1|auto_generated|divider|divider|op_26~26_cout\);

\Div1|auto_generated|divider|divider|op_26~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_26~22_cout\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_25~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_25~21_sumout\)))) # (\Div1|auto_generated|divider|divider|op_25~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[953]~191_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[953]~178_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_26~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[953]~178_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_25~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_25~21_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[953]~191_combout\,
	cin => \Div1|auto_generated|divider|divider|op_26~26_cout\,
	cout => \Div1|auto_generated|divider|divider|op_26~22_cout\);

\Div1|auto_generated|divider|divider|op_26~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_26~18_cout\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[987]~153_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_26~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[987]~153_combout\,
	cin => \Div1|auto_generated|divider|divider|op_26~22_cout\,
	cout => \Div1|auto_generated|divider|divider|op_26~18_cout\);

\Div1|auto_generated|divider|divider|op_26~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_26~14_cout\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_25~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_25~13_sumout\)))) # (\Div1|auto_generated|divider|divider|op_25~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[955]~110_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[955]~96_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_26~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[955]~96_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_25~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_25~13_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[955]~110_combout\,
	cin => \Div1|auto_generated|divider|divider|op_26~18_cout\,
	cout => \Div1|auto_generated|divider|divider|op_26~14_cout\);

\Div1|auto_generated|divider|divider|op_26~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_26~10_cout\ = CARRY(( \Div1|auto_generated|divider|divider|StageOut[989]~71_combout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_26~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[989]~71_combout\,
	cin => \Div1|auto_generated|divider|divider|op_26~14_cout\,
	cout => \Div1|auto_generated|divider|divider|op_26~10_cout\);

\Div1|auto_generated|divider|divider|op_26~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_26~6_cout\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_25~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_25~5_sumout\)))) # (\Div1|auto_generated|divider|divider|op_25~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[957]~53_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[957]~0_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_26~10_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[957]~0_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_25~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_25~5_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[957]~53_combout\,
	cin => \Div1|auto_generated|divider|divider|op_26~10_cout\,
	cout => \Div1|auto_generated|divider|divider|op_26~6_cout\);

\Div1|auto_generated|divider|divider|op_26~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_26~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_26~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|op_26~6_cout\,
	sumout => \Div1|auto_generated|divider|divider|op_26~1_sumout\);

\Div0|auto_generated|divider|divider|StageOut[142]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[142]~0_combout\ = (!\Div0|auto_generated|divider|divider|op_22~1_sumout\ & \Div0|auto_generated|divider|divider|op_22~9_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_22~9_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[142]~0_combout\);

\Div0|auto_generated|divider|divider|StageOut[142]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[142]~3_combout\ = (\Div0|auto_generated|divider|divider|op_22~1_sumout\ & \Div0|auto_generated|divider|divider|StageOut[136]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[136]~2_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[142]~3_combout\);

\Div0|auto_generated|divider|divider|StageOut[141]~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[141]~65_combout\ = (!\Div0|auto_generated|divider|divider|op_22~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_22~17_sumout\))) # (\Div0|auto_generated|divider|divider|op_22~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[135]~64_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[135]~64_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_22~17_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[141]~65_combout\);

\Div0|auto_generated|divider|divider|StageOut[140]~66\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[140]~66_combout\ = (!\Div0|auto_generated|divider|divider|op_22~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_22~21_sumout\))) # (\Div0|auto_generated|divider|divider|op_22~1_sumout\ & (average(2)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_average(2),
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_22~21_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[140]~66_combout\);

\Div0|auto_generated|divider|divider|op_25~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_25~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div0|auto_generated|divider|divider|op_25~26_cout\);

\Div0|auto_generated|divider|divider|op_25~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_25~22_cout\ = CARRY(( average(0) ) + ( last_index(0) ) + ( \Div0|auto_generated|divider|divider|op_25~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_average(0),
	dataf => ALT_INV_last_index(0),
	cin => \Div0|auto_generated|divider|divider|op_25~26_cout\,
	cout => \Div0|auto_generated|divider|divider|op_25~22_cout\);

\Div0|auto_generated|divider|divider|op_25~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_25~18_cout\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_23~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_23~21_sumout\))) # (\Div0|auto_generated|divider|divider|op_23~1_sumout\ & (average(1))) ) + ( 
-- !last_index(0) $ (last_index(1)) ) + ( \Div0|auto_generated|divider|divider|op_25~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011111111000000000000000000000001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datab => ALT_INV_average(1),
	datac => ALT_INV_last_index(0),
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_23~21_sumout\,
	dataf => ALT_INV_last_index(1),
	cin => \Div0|auto_generated|divider|divider|op_25~22_cout\,
	cout => \Div0|auto_generated|divider|divider|op_25~18_cout\);

\Div0|auto_generated|divider|divider|op_25~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_25~14_cout\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_23~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_23~17_sumout\))) # (\Div0|auto_generated|divider|divider|op_23~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[140]~66_combout\)) ) + ( !\Add2~1_combout\ ) + ( \Div0|auto_generated|divider|divider|op_25~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[140]~66_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_23~17_sumout\,
	dataf => \ALT_INV_Add2~1_combout\,
	cin => \Div0|auto_generated|divider|divider|op_25~18_cout\,
	cout => \Div0|auto_generated|divider|divider|op_25~14_cout\);

\Div0|auto_generated|divider|divider|op_25~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_25~10_cout\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_23~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_23~13_sumout\))) # (\Div0|auto_generated|divider|divider|op_23~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[141]~65_combout\)) ) + ( !\Add2~2_combout\ ) + ( \Div0|auto_generated|divider|divider|op_25~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[141]~65_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_23~13_sumout\,
	dataf => \ALT_INV_Add2~2_combout\,
	cin => \Div0|auto_generated|divider|divider|op_25~14_cout\,
	cout => \Div0|auto_generated|divider|divider|op_25~10_cout\);

\Div0|auto_generated|divider|divider|op_25~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_25~6_cout\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_23~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_23~9_sumout\)))) # (\Div0|auto_generated|divider|divider|op_23~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[142]~3_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[142]~0_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_25~10_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[142]~0_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_23~9_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[142]~3_combout\,
	cin => \Div0|auto_generated|divider|divider|op_25~10_cout\,
	cout => \Div0|auto_generated|divider|divider|op_25~6_cout\);

\Div0|auto_generated|divider|divider|op_25~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_25~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_25~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|op_25~6_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_25~1_sumout\);

\average~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \average~0_combout\ = (!\state~q\ & ((!\Div0|auto_generated|divider|divider|op_25~1_sumout\))) # (\state~q\ & (!\Div1|auto_generated|divider|divider|op_26~1_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110010011100100111001001110010011100100111001001110010011100100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_state~q\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_26~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_25~1_sumout\,
	combout => \average~0_combout\);

\average[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_NEW~input_o\,
	d => \average~0_combout\,
	ena => \RESETN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => average(0));

\output_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CS~input_o\,
	d => average(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => output_data(0));

\IO_WRITE~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IO_WRITE,
	o => \IO_WRITE~input_o\);

out_en : cyclonev_lcell_comb
-- Equation(s):
-- \out_en~combout\ = (\CS~input_o\ & !\IO_WRITE~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_CS~input_o\,
	datab => \ALT_INV_IO_WRITE~input_o\,
	combout => \out_en~combout\);

\output_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CS~input_o\,
	d => average(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => output_data(1));

\output_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CS~input_o\,
	d => average(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => output_data(2));

\output_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CS~input_o\,
	d => average(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => output_data(3));

\output_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CS~input_o\,
	d => average(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => output_data(4));

\output_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CS~input_o\,
	d => average(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => output_data(5));

\output_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CS~input_o\,
	d => average(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => output_data(6));

\output_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CS~input_o\,
	d => average(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => output_data(7));

\output_data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CS~input_o\,
	d => average(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => output_data(8));

\output_data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CS~input_o\,
	d => average(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => output_data(9));

\output_data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CS~input_o\,
	d => average(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => output_data(10));

\output_data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CS~input_o\,
	d => average(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => output_data(11));

\output_data[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CS~input_o\,
	d => average(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => output_data(12));

\output_data[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CS~input_o\,
	d => average(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => output_data(13));

\output_data[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CS~input_o\,
	d => average(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => output_data(14));

\output_data[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CS~input_o\,
	d => average(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => output_data(15));

\last[0]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_NEW~input_o\,
	d => last_index(0),
	ena => \last_index[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \last[0]~reg0_q\);

\last[1]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_NEW~input_o\,
	d => last_index(1),
	ena => \last_index[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \last[1]~reg0_q\);

\last[2]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_NEW~input_o\,
	d => last_index(2),
	ena => \last_index[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \last[2]~reg0_q\);

\next_i[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \next_i[0]~1_combout\ = ( \next_i[0]~1_combout\ & ( \RESETN~input_o\ ) ) # ( \next_i[0]~1_combout\ & ( !\RESETN~input_o\ & ( !next_index(0) ) ) ) # ( !\next_i[0]~1_combout\ & ( !\RESETN~input_o\ & ( !next_index(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_next_index(0),
	datae => \ALT_INV_next_i[0]~1_combout\,
	dataf => \ALT_INV_RESETN~input_o\,
	combout => \next_i[0]~1_combout\);

\next_i[0]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \next_i[0]~3_combout\ = !next_index(0) $ (\next_i[0]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001100110011001100110011001100110011001100110011001100110011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_next_index(0),
	datab => \ALT_INV_next_i[0]~1_combout\,
	combout => \next_i[0]~3_combout\);

\next_i[0]~reg0_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_NEW~input_o\,
	d => \next_i[0]~3_combout\,
	clrn => \RESETN~input_o\,
	ena => \ALT_INV_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \next_i[0]~reg0_emulated_q\);

\next_i[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \next_i[0]~2_combout\ = (!\RESETN~input_o\ & (((!next_index(0))))) # (\RESETN~input_o\ & (!\next_i[0]~reg0_emulated_q\ $ ((!\next_i[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111011000000110111101100000011011110110000001101111011000000110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_next_i[0]~reg0_emulated_q\,
	datab => \ALT_INV_next_i[0]~1_combout\,
	datac => \ALT_INV_RESETN~input_o\,
	datad => ALT_INV_next_index(0),
	combout => \next_i[0]~2_combout\);

\next_i[1]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \next_i[1]~5_combout\ = ( \next_i[1]~5_combout\ & ( \RESETN~input_o\ ) ) # ( \next_i[1]~5_combout\ & ( !\RESETN~input_o\ & ( !next_index(1) ) ) ) # ( !\next_i[1]~5_combout\ & ( !\RESETN~input_o\ & ( !next_index(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_next_index(1),
	datae => \ALT_INV_next_i[1]~5_combout\,
	dataf => \ALT_INV_RESETN~input_o\,
	combout => \next_i[1]~5_combout\);

\next_i[1]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \next_i[1]~7_combout\ = !next_index(1) $ (\next_i[1]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001100110011001100110011001100110011001100110011001100110011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_next_index(1),
	datab => \ALT_INV_next_i[1]~5_combout\,
	combout => \next_i[1]~7_combout\);

\next_i[1]~reg0_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_NEW~input_o\,
	d => \next_i[1]~7_combout\,
	clrn => \RESETN~input_o\,
	ena => \ALT_INV_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \next_i[1]~reg0_emulated_q\);

\next_i[1]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \next_i[1]~6_combout\ = (!\RESETN~input_o\ & (((!next_index(1))))) # (\RESETN~input_o\ & (!\next_i[1]~reg0_emulated_q\ $ ((!\next_i[1]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111011000000110111101100000011011110110000001101111011000000110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_next_i[1]~reg0_emulated_q\,
	datab => \ALT_INV_next_i[1]~5_combout\,
	datac => \ALT_INV_RESETN~input_o\,
	datad => ALT_INV_next_index(1),
	combout => \next_i[1]~6_combout\);

\next_i[2]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \next_i[2]~9_combout\ = ( \next_i[2]~9_combout\ & ( \RESETN~input_o\ ) ) # ( \next_i[2]~9_combout\ & ( !\RESETN~input_o\ & ( next_index(2) ) ) ) # ( !\next_i[2]~9_combout\ & ( !\RESETN~input_o\ & ( next_index(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_next_index(2),
	datae => \ALT_INV_next_i[2]~9_combout\,
	dataf => \ALT_INV_RESETN~input_o\,
	combout => \next_i[2]~9_combout\);

\next_i[2]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \next_i[2]~11_combout\ = !next_index(2) $ (!\next_i[2]~9_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_next_index(2),
	datab => \ALT_INV_next_i[2]~9_combout\,
	combout => \next_i[2]~11_combout\);

\next_i[2]~reg0_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_NEW~input_o\,
	d => \next_i[2]~11_combout\,
	clrn => \RESETN~input_o\,
	ena => \ALT_INV_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \next_i[2]~reg0_emulated_q\);

\next_i[2]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \next_i[2]~10_combout\ = (!\RESETN~input_o\ & (((next_index(2))))) # (\RESETN~input_o\ & (!\next_i[2]~reg0_emulated_q\ $ ((!\next_i[2]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011011110110000001101111011000000110111101100000011011110110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_next_i[2]~reg0_emulated_q\,
	datab => \ALT_INV_next_i[2]~9_combout\,
	datac => \ALT_INV_RESETN~input_o\,
	datad => ALT_INV_next_index(2),
	combout => \next_i[2]~10_combout\);

\SYS_CLK~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SYS_CLK,
	o => \SYS_CLK~input_o\);

\AUD_DATA[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_AUD_DATA(0),
	o => \AUD_DATA[0]~input_o\);

\AUD_DATA[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_AUD_DATA(1),
	o => \AUD_DATA[1]~input_o\);

\AUD_DATA[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_AUD_DATA(2),
	o => \AUD_DATA[2]~input_o\);

\AUD_DATA[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_AUD_DATA(3),
	o => \AUD_DATA[3]~input_o\);

\AUD_DATA[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_AUD_DATA(4),
	o => \AUD_DATA[4]~input_o\);

\AUD_DATA[5]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_AUD_DATA(5),
	o => \AUD_DATA[5]~input_o\);

\AUD_DATA[6]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_AUD_DATA(6),
	o => \AUD_DATA[6]~input_o\);

\AUD_DATA[7]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_AUD_DATA(7),
	o => \AUD_DATA[7]~input_o\);

\AUD_DATA[8]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_AUD_DATA(8),
	o => \AUD_DATA[8]~input_o\);

\AUD_DATA[9]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_AUD_DATA(9),
	o => \AUD_DATA[9]~input_o\);

\AUD_DATA[10]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_AUD_DATA(10),
	o => \AUD_DATA[10]~input_o\);

\AUD_DATA[11]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_AUD_DATA(11),
	o => \AUD_DATA[11]~input_o\);

\AUD_DATA[12]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_AUD_DATA(12),
	o => \AUD_DATA[12]~input_o\);

\AUD_DATA[13]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_AUD_DATA(13),
	o => \AUD_DATA[13]~input_o\);

\AUD_DATA[14]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_AUD_DATA(14),
	o => \AUD_DATA[14]~input_o\);

\AUD_DATA[15]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_AUD_DATA(15),
	o => \AUD_DATA[15]~input_o\);

\IO_DATA[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => IO_DATA(0),
	o => \IO_DATA[0]~input_o\);

\IO_DATA[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => IO_DATA(1),
	o => \IO_DATA[1]~input_o\);

\IO_DATA[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => IO_DATA(2),
	o => \IO_DATA[2]~input_o\);

\IO_DATA[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => IO_DATA(3),
	o => \IO_DATA[3]~input_o\);

\IO_DATA[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => IO_DATA(4),
	o => \IO_DATA[4]~input_o\);

\IO_DATA[5]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => IO_DATA(5),
	o => \IO_DATA[5]~input_o\);

\IO_DATA[6]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => IO_DATA(6),
	o => \IO_DATA[6]~input_o\);

\IO_DATA[7]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => IO_DATA(7),
	o => \IO_DATA[7]~input_o\);

\IO_DATA[8]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => IO_DATA(8),
	o => \IO_DATA[8]~input_o\);

\IO_DATA[9]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => IO_DATA(9),
	o => \IO_DATA[9]~input_o\);

\IO_DATA[10]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => IO_DATA(10),
	o => \IO_DATA[10]~input_o\);

\IO_DATA[11]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => IO_DATA(11),
	o => \IO_DATA[11]~input_o\);

\IO_DATA[12]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => IO_DATA(12),
	o => \IO_DATA[12]~input_o\);

\IO_DATA[13]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => IO_DATA(13),
	o => \IO_DATA[13]~input_o\);

\IO_DATA[14]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => IO_DATA(14),
	o => \IO_DATA[14]~input_o\);

\IO_DATA[15]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => IO_DATA(15),
	o => \IO_DATA[15]~input_o\);

ww_avg(0) <= \avg[0]~output_o\;

ww_avg(1) <= \avg[1]~output_o\;

ww_avg(2) <= \avg[2]~output_o\;

ww_avg(3) <= \avg[3]~output_o\;

ww_avg(4) <= \avg[4]~output_o\;

ww_avg(5) <= \avg[5]~output_o\;

ww_avg(6) <= \avg[6]~output_o\;

ww_avg(7) <= \avg[7]~output_o\;

ww_avg(8) <= \avg[8]~output_o\;

ww_avg(9) <= \avg[9]~output_o\;

ww_avg(10) <= \avg[10]~output_o\;

ww_avg(11) <= \avg[11]~output_o\;

ww_avg(12) <= \avg[12]~output_o\;

ww_avg(13) <= \avg[13]~output_o\;

ww_avg(14) <= \avg[14]~output_o\;

ww_avg(15) <= \avg[15]~output_o\;

ww_last(0) <= \last[0]~output_o\;

ww_last(1) <= \last[1]~output_o\;

ww_last(2) <= \last[2]~output_o\;

ww_last(3) <= \last[3]~output_o\;

ww_last(4) <= \last[4]~output_o\;

ww_last(5) <= \last[5]~output_o\;

ww_last(6) <= \last[6]~output_o\;

ww_last(7) <= \last[7]~output_o\;

ww_last(8) <= \last[8]~output_o\;

ww_last(9) <= \last[9]~output_o\;

ww_last(10) <= \last[10]~output_o\;

ww_last(11) <= \last[11]~output_o\;

ww_last(12) <= \last[12]~output_o\;

ww_last(13) <= \last[13]~output_o\;

ww_last(14) <= \last[14]~output_o\;

ww_last(15) <= \last[15]~output_o\;

ww_next_i(0) <= \next_i[0]~output_o\;

ww_next_i(1) <= \next_i[1]~output_o\;

ww_next_i(2) <= \next_i[2]~output_o\;

ww_next_i(3) <= \next_i[3]~output_o\;

ww_next_i(4) <= \next_i[4]~output_o\;

ww_next_i(5) <= \next_i[5]~output_o\;

ww_next_i(6) <= \next_i[6]~output_o\;

ww_next_i(7) <= \next_i[7]~output_o\;

ww_next_i(8) <= \next_i[8]~output_o\;

ww_next_i(9) <= \next_i[9]~output_o\;

ww_next_i(10) <= \next_i[10]~output_o\;

ww_next_i(11) <= \next_i[11]~output_o\;

ww_next_i(12) <= \next_i[12]~output_o\;

ww_next_i(13) <= \next_i[13]~output_o\;

ww_next_i(14) <= \next_i[14]~output_o\;

ww_next_i(15) <= \next_i[15]~output_o\;

IO_DATA(0) <= \IO_DATA[0]~output_o\;

IO_DATA(1) <= \IO_DATA[1]~output_o\;

IO_DATA(2) <= \IO_DATA[2]~output_o\;

IO_DATA(3) <= \IO_DATA[3]~output_o\;

IO_DATA(4) <= \IO_DATA[4]~output_o\;

IO_DATA(5) <= \IO_DATA[5]~output_o\;

IO_DATA(6) <= \IO_DATA[6]~output_o\;

IO_DATA(7) <= \IO_DATA[7]~output_o\;

IO_DATA(8) <= \IO_DATA[8]~output_o\;

IO_DATA(9) <= \IO_DATA[9]~output_o\;

IO_DATA(10) <= \IO_DATA[10]~output_o\;

IO_DATA(11) <= \IO_DATA[11]~output_o\;

IO_DATA(12) <= \IO_DATA[12]~output_o\;

IO_DATA(13) <= \IO_DATA[13]~output_o\;

IO_DATA(14) <= \IO_DATA[14]~output_o\;

IO_DATA(15) <= \IO_DATA[15]~output_o\;
END structure;


