<profile>

<section name = "Vitis HLS Report for 'matmul_Pipeline_VITIS_LOOP_45_7'" level="0">
<item name = "Date">Mon Apr  8 23:46:07 2024
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">dma_ps</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7ev-ffvc1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 2.741 ns, 2.80 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">18, 18, 0.180 us, 0.180 us, 18, 18, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_45_7">16, 16, 1, 1, 1, 16, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 2196, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 171, -</column>
<column name="Register">-, -, 519, -, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln45_fu_502_p2">+, 0, 0, 12, 5, 1</column>
<column name="icmp_ln45_fu_496_p2">icmp, 0, 0, 13, 5, 6</column>
<column name="lshr_ln48_fu_524_p2">lshr, 0, 0, 2171, 512, 512</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_j">9, 2, 5, 10</column>
<column name="empty_40_fu_130">9, 2, 32, 64</column>
<column name="empty_41_fu_134">9, 2, 32, 64</column>
<column name="empty_42_fu_138">9, 2, 32, 64</column>
<column name="empty_43_fu_142">9, 2, 32, 64</column>
<column name="empty_44_fu_146">9, 2, 32, 64</column>
<column name="empty_45_fu_150">9, 2, 32, 64</column>
<column name="empty_46_fu_154">9, 2, 32, 64</column>
<column name="empty_47_fu_158">9, 2, 32, 64</column>
<column name="empty_48_fu_162">9, 2, 32, 64</column>
<column name="empty_49_fu_166">9, 2, 32, 64</column>
<column name="empty_50_fu_170">9, 2, 32, 64</column>
<column name="empty_51_fu_174">9, 2, 32, 64</column>
<column name="empty_52_fu_178">9, 2, 32, 64</column>
<column name="empty_53_fu_182">9, 2, 32, 64</column>
<column name="empty_54_fu_186">9, 2, 32, 64</column>
<column name="empty_55_fu_190">9, 2, 32, 64</column>
<column name="j_1_fu_126">9, 2, 5, 10</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="empty_40_fu_130">32, 0, 32, 0</column>
<column name="empty_41_fu_134">32, 0, 32, 0</column>
<column name="empty_42_fu_138">32, 0, 32, 0</column>
<column name="empty_43_fu_142">32, 0, 32, 0</column>
<column name="empty_44_fu_146">32, 0, 32, 0</column>
<column name="empty_45_fu_150">32, 0, 32, 0</column>
<column name="empty_46_fu_154">32, 0, 32, 0</column>
<column name="empty_47_fu_158">32, 0, 32, 0</column>
<column name="empty_48_fu_162">32, 0, 32, 0</column>
<column name="empty_49_fu_166">32, 0, 32, 0</column>
<column name="empty_50_fu_170">32, 0, 32, 0</column>
<column name="empty_51_fu_174">32, 0, 32, 0</column>
<column name="empty_52_fu_178">32, 0, 32, 0</column>
<column name="empty_53_fu_182">32, 0, 32, 0</column>
<column name="empty_54_fu_186">32, 0, 32, 0</column>
<column name="empty_55_fu_190">32, 0, 32, 0</column>
<column name="j_1_fu_126">5, 0, 5, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, matmul_Pipeline_VITIS_LOOP_45_7, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, matmul_Pipeline_VITIS_LOOP_45_7, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, matmul_Pipeline_VITIS_LOOP_45_7, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, matmul_Pipeline_VITIS_LOOP_45_7, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, matmul_Pipeline_VITIS_LOOP_45_7, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, matmul_Pipeline_VITIS_LOOP_45_7, return value</column>
<column name="empty_16">in, 32, ap_none, empty_16, scalar</column>
<column name="empty_17">in, 32, ap_none, empty_17, scalar</column>
<column name="empty_18">in, 32, ap_none, empty_18, scalar</column>
<column name="empty_19">in, 32, ap_none, empty_19, scalar</column>
<column name="empty_20">in, 32, ap_none, empty_20, scalar</column>
<column name="empty_21">in, 32, ap_none, empty_21, scalar</column>
<column name="empty_22">in, 32, ap_none, empty_22, scalar</column>
<column name="empty_23">in, 32, ap_none, empty_23, scalar</column>
<column name="empty_24">in, 32, ap_none, empty_24, scalar</column>
<column name="empty_25">in, 32, ap_none, empty_25, scalar</column>
<column name="empty_26">in, 32, ap_none, empty_26, scalar</column>
<column name="empty_27">in, 32, ap_none, empty_27, scalar</column>
<column name="empty_28">in, 32, ap_none, empty_28, scalar</column>
<column name="empty_29">in, 32, ap_none, empty_29, scalar</column>
<column name="empty_30">in, 32, ap_none, empty_30, scalar</column>
<column name="empty">in, 32, ap_none, empty, scalar</column>
<column name="mem_load_1">in, 512, ap_none, mem_load_1, scalar</column>
<column name="p_out">out, 32, ap_vld, p_out, pointer</column>
<column name="p_out_ap_vld">out, 1, ap_vld, p_out, pointer</column>
<column name="p_out1">out, 32, ap_vld, p_out1, pointer</column>
<column name="p_out1_ap_vld">out, 1, ap_vld, p_out1, pointer</column>
<column name="p_out2">out, 32, ap_vld, p_out2, pointer</column>
<column name="p_out2_ap_vld">out, 1, ap_vld, p_out2, pointer</column>
<column name="p_out3">out, 32, ap_vld, p_out3, pointer</column>
<column name="p_out3_ap_vld">out, 1, ap_vld, p_out3, pointer</column>
<column name="p_out4">out, 32, ap_vld, p_out4, pointer</column>
<column name="p_out4_ap_vld">out, 1, ap_vld, p_out4, pointer</column>
<column name="p_out5">out, 32, ap_vld, p_out5, pointer</column>
<column name="p_out5_ap_vld">out, 1, ap_vld, p_out5, pointer</column>
<column name="p_out6">out, 32, ap_vld, p_out6, pointer</column>
<column name="p_out6_ap_vld">out, 1, ap_vld, p_out6, pointer</column>
<column name="p_out7">out, 32, ap_vld, p_out7, pointer</column>
<column name="p_out7_ap_vld">out, 1, ap_vld, p_out7, pointer</column>
<column name="p_out8">out, 32, ap_vld, p_out8, pointer</column>
<column name="p_out8_ap_vld">out, 1, ap_vld, p_out8, pointer</column>
<column name="p_out9">out, 32, ap_vld, p_out9, pointer</column>
<column name="p_out9_ap_vld">out, 1, ap_vld, p_out9, pointer</column>
<column name="p_out10">out, 32, ap_vld, p_out10, pointer</column>
<column name="p_out10_ap_vld">out, 1, ap_vld, p_out10, pointer</column>
<column name="p_out11">out, 32, ap_vld, p_out11, pointer</column>
<column name="p_out11_ap_vld">out, 1, ap_vld, p_out11, pointer</column>
<column name="p_out12">out, 32, ap_vld, p_out12, pointer</column>
<column name="p_out12_ap_vld">out, 1, ap_vld, p_out12, pointer</column>
<column name="p_out13">out, 32, ap_vld, p_out13, pointer</column>
<column name="p_out13_ap_vld">out, 1, ap_vld, p_out13, pointer</column>
<column name="p_out14">out, 32, ap_vld, p_out14, pointer</column>
<column name="p_out14_ap_vld">out, 1, ap_vld, p_out14, pointer</column>
<column name="p_out15">out, 32, ap_vld, p_out15, pointer</column>
<column name="p_out15_ap_vld">out, 1, ap_vld, p_out15, pointer</column>
</table>
</item>
</section>
</profile>
