// ==============================================================
// Generated by Vitis HLS v2025.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module top_kernel_top_kernel_Pipeline_VITIS_LOOP_110_2_VITIS_LOOP_111_3 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_A_0_AWVALID,
        m_axi_A_0_AWREADY,
        m_axi_A_0_AWADDR,
        m_axi_A_0_AWID,
        m_axi_A_0_AWLEN,
        m_axi_A_0_AWSIZE,
        m_axi_A_0_AWBURST,
        m_axi_A_0_AWLOCK,
        m_axi_A_0_AWCACHE,
        m_axi_A_0_AWPROT,
        m_axi_A_0_AWQOS,
        m_axi_A_0_AWREGION,
        m_axi_A_0_AWUSER,
        m_axi_A_0_WVALID,
        m_axi_A_0_WREADY,
        m_axi_A_0_WDATA,
        m_axi_A_0_WSTRB,
        m_axi_A_0_WLAST,
        m_axi_A_0_WID,
        m_axi_A_0_WUSER,
        m_axi_A_0_ARVALID,
        m_axi_A_0_ARREADY,
        m_axi_A_0_ARADDR,
        m_axi_A_0_ARID,
        m_axi_A_0_ARLEN,
        m_axi_A_0_ARSIZE,
        m_axi_A_0_ARBURST,
        m_axi_A_0_ARLOCK,
        m_axi_A_0_ARCACHE,
        m_axi_A_0_ARPROT,
        m_axi_A_0_ARQOS,
        m_axi_A_0_ARREGION,
        m_axi_A_0_ARUSER,
        m_axi_A_0_RVALID,
        m_axi_A_0_RREADY,
        m_axi_A_0_RDATA,
        m_axi_A_0_RLAST,
        m_axi_A_0_RID,
        m_axi_A_0_RFIFONUM,
        m_axi_A_0_RUSER,
        m_axi_A_0_RRESP,
        m_axi_A_0_BVALID,
        m_axi_A_0_BREADY,
        m_axi_A_0_BRESP,
        m_axi_A_0_BID,
        m_axi_A_0_BUSER,
        sext_ln110,
        A_1_address0,
        A_1_ce0,
        A_1_we0,
        A_1_d0,
        A_2_address0,
        A_2_ce0,
        A_2_we0,
        A_2_d0,
        A_3_address0,
        A_3_ce0,
        A_3_we0,
        A_3_d0,
        A_4_address0,
        A_4_ce0,
        A_4_we0,
        A_4_d0,
        A_5_address0,
        A_5_ce0,
        A_5_we0,
        A_5_d0,
        A_6_address0,
        A_6_ce0,
        A_6_we0,
        A_6_d0,
        A_7_address0,
        A_7_ce0,
        A_7_we0,
        A_7_d0,
        A_8_address0,
        A_8_ce0,
        A_8_we0,
        A_8_d0,
        A_9_address0,
        A_9_ce0,
        A_9_we0,
        A_9_d0,
        A_10_address0,
        A_10_ce0,
        A_10_we0,
        A_10_d0,
        A_11_address0,
        A_11_ce0,
        A_11_we0,
        A_11_d0,
        A_12_address0,
        A_12_ce0,
        A_12_we0,
        A_12_d0,
        A_13_address0,
        A_13_ce0,
        A_13_we0,
        A_13_d0,
        A_14_address0,
        A_14_ce0,
        A_14_we0,
        A_14_d0,
        A_15_address0,
        A_15_ce0,
        A_15_we0,
        A_15_d0,
        A_16_address0,
        A_16_ce0,
        A_16_we0,
        A_16_d0,
        A_17_address0,
        A_17_ce0,
        A_17_we0,
        A_17_d0,
        A_18_address0,
        A_18_ce0,
        A_18_we0,
        A_18_d0,
        A_19_address0,
        A_19_ce0,
        A_19_we0,
        A_19_d0,
        A_20_address0,
        A_20_ce0,
        A_20_we0,
        A_20_d0,
        A_21_address0,
        A_21_ce0,
        A_21_we0,
        A_21_d0,
        A_22_address0,
        A_22_ce0,
        A_22_we0,
        A_22_d0,
        A_23_address0,
        A_23_ce0,
        A_23_we0,
        A_23_d0,
        A_24_address0,
        A_24_ce0,
        A_24_we0,
        A_24_d0,
        A_25_address0,
        A_25_ce0,
        A_25_we0,
        A_25_d0,
        A_26_address0,
        A_26_ce0,
        A_26_we0,
        A_26_d0,
        A_27_address0,
        A_27_ce0,
        A_27_we0,
        A_27_d0,
        A_28_address0,
        A_28_ce0,
        A_28_we0,
        A_28_d0,
        A_29_address0,
        A_29_ce0,
        A_29_we0,
        A_29_d0,
        A_30_address0,
        A_30_ce0,
        A_30_we0,
        A_30_d0,
        A_31_address0,
        A_31_ce0,
        A_31_we0,
        A_31_d0,
        A_32_address0,
        A_32_ce0,
        A_32_we0,
        A_32_d0
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_A_0_AWVALID;
input   m_axi_A_0_AWREADY;
output  [63:0] m_axi_A_0_AWADDR;
output  [0:0] m_axi_A_0_AWID;
output  [31:0] m_axi_A_0_AWLEN;
output  [2:0] m_axi_A_0_AWSIZE;
output  [1:0] m_axi_A_0_AWBURST;
output  [1:0] m_axi_A_0_AWLOCK;
output  [3:0] m_axi_A_0_AWCACHE;
output  [2:0] m_axi_A_0_AWPROT;
output  [3:0] m_axi_A_0_AWQOS;
output  [3:0] m_axi_A_0_AWREGION;
output  [0:0] m_axi_A_0_AWUSER;
output   m_axi_A_0_WVALID;
input   m_axi_A_0_WREADY;
output  [31:0] m_axi_A_0_WDATA;
output  [3:0] m_axi_A_0_WSTRB;
output   m_axi_A_0_WLAST;
output  [0:0] m_axi_A_0_WID;
output  [0:0] m_axi_A_0_WUSER;
output   m_axi_A_0_ARVALID;
input   m_axi_A_0_ARREADY;
output  [63:0] m_axi_A_0_ARADDR;
output  [0:0] m_axi_A_0_ARID;
output  [31:0] m_axi_A_0_ARLEN;
output  [2:0] m_axi_A_0_ARSIZE;
output  [1:0] m_axi_A_0_ARBURST;
output  [1:0] m_axi_A_0_ARLOCK;
output  [3:0] m_axi_A_0_ARCACHE;
output  [2:0] m_axi_A_0_ARPROT;
output  [3:0] m_axi_A_0_ARQOS;
output  [3:0] m_axi_A_0_ARREGION;
output  [0:0] m_axi_A_0_ARUSER;
input   m_axi_A_0_RVALID;
output   m_axi_A_0_RREADY;
input  [31:0] m_axi_A_0_RDATA;
input   m_axi_A_0_RLAST;
input  [0:0] m_axi_A_0_RID;
input  [8:0] m_axi_A_0_RFIFONUM;
input  [0:0] m_axi_A_0_RUSER;
input  [1:0] m_axi_A_0_RRESP;
input   m_axi_A_0_BVALID;
output   m_axi_A_0_BREADY;
input  [1:0] m_axi_A_0_BRESP;
input  [0:0] m_axi_A_0_BID;
input  [0:0] m_axi_A_0_BUSER;
input  [61:0] sext_ln110;
output  [8:0] A_1_address0;
output   A_1_ce0;
output   A_1_we0;
output  [23:0] A_1_d0;
output  [8:0] A_2_address0;
output   A_2_ce0;
output   A_2_we0;
output  [23:0] A_2_d0;
output  [8:0] A_3_address0;
output   A_3_ce0;
output   A_3_we0;
output  [23:0] A_3_d0;
output  [8:0] A_4_address0;
output   A_4_ce0;
output   A_4_we0;
output  [23:0] A_4_d0;
output  [8:0] A_5_address0;
output   A_5_ce0;
output   A_5_we0;
output  [23:0] A_5_d0;
output  [8:0] A_6_address0;
output   A_6_ce0;
output   A_6_we0;
output  [23:0] A_6_d0;
output  [8:0] A_7_address0;
output   A_7_ce0;
output   A_7_we0;
output  [23:0] A_7_d0;
output  [8:0] A_8_address0;
output   A_8_ce0;
output   A_8_we0;
output  [23:0] A_8_d0;
output  [8:0] A_9_address0;
output   A_9_ce0;
output   A_9_we0;
output  [23:0] A_9_d0;
output  [8:0] A_10_address0;
output   A_10_ce0;
output   A_10_we0;
output  [23:0] A_10_d0;
output  [8:0] A_11_address0;
output   A_11_ce0;
output   A_11_we0;
output  [23:0] A_11_d0;
output  [8:0] A_12_address0;
output   A_12_ce0;
output   A_12_we0;
output  [23:0] A_12_d0;
output  [8:0] A_13_address0;
output   A_13_ce0;
output   A_13_we0;
output  [23:0] A_13_d0;
output  [8:0] A_14_address0;
output   A_14_ce0;
output   A_14_we0;
output  [23:0] A_14_d0;
output  [8:0] A_15_address0;
output   A_15_ce0;
output   A_15_we0;
output  [23:0] A_15_d0;
output  [8:0] A_16_address0;
output   A_16_ce0;
output   A_16_we0;
output  [23:0] A_16_d0;
output  [8:0] A_17_address0;
output   A_17_ce0;
output   A_17_we0;
output  [23:0] A_17_d0;
output  [8:0] A_18_address0;
output   A_18_ce0;
output   A_18_we0;
output  [23:0] A_18_d0;
output  [8:0] A_19_address0;
output   A_19_ce0;
output   A_19_we0;
output  [23:0] A_19_d0;
output  [8:0] A_20_address0;
output   A_20_ce0;
output   A_20_we0;
output  [23:0] A_20_d0;
output  [8:0] A_21_address0;
output   A_21_ce0;
output   A_21_we0;
output  [23:0] A_21_d0;
output  [8:0] A_22_address0;
output   A_22_ce0;
output   A_22_we0;
output  [23:0] A_22_d0;
output  [8:0] A_23_address0;
output   A_23_ce0;
output   A_23_we0;
output  [23:0] A_23_d0;
output  [8:0] A_24_address0;
output   A_24_ce0;
output   A_24_we0;
output  [23:0] A_24_d0;
output  [8:0] A_25_address0;
output   A_25_ce0;
output   A_25_we0;
output  [23:0] A_25_d0;
output  [8:0] A_26_address0;
output   A_26_ce0;
output   A_26_we0;
output  [23:0] A_26_d0;
output  [8:0] A_27_address0;
output   A_27_ce0;
output   A_27_we0;
output  [23:0] A_27_d0;
output  [8:0] A_28_address0;
output   A_28_ce0;
output   A_28_we0;
output  [23:0] A_28_d0;
output  [8:0] A_29_address0;
output   A_29_ce0;
output   A_29_we0;
output  [23:0] A_29_d0;
output  [8:0] A_30_address0;
output   A_30_ce0;
output   A_30_we0;
output  [23:0] A_30_d0;
output  [8:0] A_31_address0;
output   A_31_ce0;
output   A_31_we0;
output  [23:0] A_31_d0;
output  [8:0] A_32_address0;
output   A_32_ce0;
output   A_32_we0;
output  [23:0] A_32_d0;

reg ap_idle;
reg m_axi_A_0_RREADY;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln110_fu_656_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    A_blk_n_R;
wire    ap_block_pp0_stage0_grp1;
reg    ap_block_pp0_stage0_11001_grp1;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] trunc_ln110_fu_713_p1;
reg   [0:0] trunc_ln110_reg_834;
wire    ap_block_pp0_stage0_11001_grp0;
reg    ap_block_pp0_stage0_subdone_grp0_done_reg;
wire    ap_block_pp0_stage0_subdone_grp0;
wire   [3:0] trunc_ln111_fu_717_p1;
reg   [3:0] trunc_ln111_reg_838;
reg   [1:0] lshr_ln1_reg_842;
reg   [6:0] tmp_115_reg_847;
wire   [23:0] trunc_ln113_fu_742_p1;
reg   [23:0] trunc_ln113_reg_852;
wire   [63:0] zext_ln113_fu_768_p1;
wire    ap_block_pp0_stage0_grp0;
reg   [6:0] j_1_fu_162;
wire   [6:0] add_ln111_fu_746_p2;
wire    ap_loop_init;
reg   [8:0] i_fu_166;
wire   [8:0] select_ln110_1_fu_705_p3;
reg   [14:0] indvar_flatten_fu_170;
wire   [14:0] add_ln110_1_fu_662_p2;
reg   [14:0] ap_sig_allocacmp_indvar_flatten_load;
wire    ap_block_pp0_stage0;
reg    A_15_we0_local;
reg    A_15_ce0_local;
reg    A_14_we0_local;
reg    A_14_ce0_local;
reg    A_13_we0_local;
reg    A_13_ce0_local;
reg    A_12_we0_local;
reg    A_12_ce0_local;
reg    A_11_we0_local;
reg    A_11_ce0_local;
reg    A_10_we0_local;
reg    A_10_ce0_local;
reg    A_9_we0_local;
reg    A_9_ce0_local;
reg    A_8_we0_local;
reg    A_8_ce0_local;
reg    A_7_we0_local;
reg    A_7_ce0_local;
reg    A_6_we0_local;
reg    A_6_ce0_local;
reg    A_5_we0_local;
reg    A_5_ce0_local;
reg    A_4_we0_local;
reg    A_4_ce0_local;
reg    A_3_we0_local;
reg    A_3_ce0_local;
reg    A_2_we0_local;
reg    A_2_ce0_local;
reg    A_1_we0_local;
reg    A_1_ce0_local;
reg    A_16_we0_local;
reg    A_16_ce0_local;
reg    A_31_we0_local;
reg    A_31_ce0_local;
reg    A_30_we0_local;
reg    A_30_ce0_local;
reg    A_29_we0_local;
reg    A_29_ce0_local;
reg    A_28_we0_local;
reg    A_28_ce0_local;
reg    A_27_we0_local;
reg    A_27_ce0_local;
reg    A_26_we0_local;
reg    A_26_ce0_local;
reg    A_25_we0_local;
reg    A_25_ce0_local;
reg    A_24_we0_local;
reg    A_24_ce0_local;
reg    A_23_we0_local;
reg    A_23_ce0_local;
reg    A_22_we0_local;
reg    A_22_ce0_local;
reg    A_21_we0_local;
reg    A_21_ce0_local;
reg    A_20_we0_local;
reg    A_20_ce0_local;
reg    A_19_we0_local;
reg    A_19_ce0_local;
reg    A_18_we0_local;
reg    A_18_ce0_local;
reg    A_17_we0_local;
reg    A_17_ce0_local;
reg    A_32_we0_local;
reg    A_32_ce0_local;
wire   [0:0] icmp_ln111_fu_691_p2;
wire   [8:0] add_ln110_fu_685_p2;
wire   [6:0] select_ln110_fu_697_p3;
wire   [8:0] tmp_116_fu_762_p3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
reg    ap_condition_358;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp0_done_reg = 1'b0;
#0 j_1_fu_162 = 7'd0;
#0 i_fu_166 = 9'd0;
#0 indvar_flatten_fu_170 = 15'd0;
#0 ap_done_reg = 1'b0;
end

top_kernel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp0)) begin
            ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_358)) begin
        if ((ap_loop_init == 1'b1)) begin
            i_fu_166 <= 9'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            i_fu_166 <= select_ln110_1_fu_705_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln110_fu_656_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            indvar_flatten_fu_170 <= add_ln110_1_fu_662_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_170 <= 15'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_358)) begin
        if ((ap_loop_init == 1'b1)) begin
            j_1_fu_162 <= 7'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            j_1_fu_162 <= add_ln111_fu_746_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lshr_ln1_reg_842 <= {{select_ln110_fu_697_p3[5:4]}};
        tmp_115_reg_847 <= {{select_ln110_1_fu_705_p3[7:1]}};
        trunc_ln110_reg_834 <= trunc_ln110_fu_713_p1;
        trunc_ln111_reg_838 <= trunc_ln111_fu_717_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        trunc_ln113_reg_852 <= trunc_ln113_fu_742_p1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_10_ce0_local = 1'b1;
    end else begin
        A_10_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (trunc_ln111_reg_838 == 4'd9) & (trunc_ln110_reg_834 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_10_we0_local = 1'b1;
    end else begin
        A_10_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_11_ce0_local = 1'b1;
    end else begin
        A_11_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (trunc_ln111_reg_838 == 4'd10) & (trunc_ln110_reg_834 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_11_we0_local = 1'b1;
    end else begin
        A_11_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_12_ce0_local = 1'b1;
    end else begin
        A_12_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (trunc_ln111_reg_838 == 4'd11) & (trunc_ln110_reg_834 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_12_we0_local = 1'b1;
    end else begin
        A_12_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_13_ce0_local = 1'b1;
    end else begin
        A_13_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (trunc_ln111_reg_838 == 4'd12) & (trunc_ln110_reg_834 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_13_we0_local = 1'b1;
    end else begin
        A_13_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_14_ce0_local = 1'b1;
    end else begin
        A_14_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (trunc_ln111_reg_838 == 4'd13) & (trunc_ln110_reg_834 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_14_we0_local = 1'b1;
    end else begin
        A_14_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_15_ce0_local = 1'b1;
    end else begin
        A_15_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (trunc_ln111_reg_838 == 4'd14) & (trunc_ln110_reg_834 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_15_we0_local = 1'b1;
    end else begin
        A_15_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_16_ce0_local = 1'b1;
    end else begin
        A_16_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (trunc_ln111_reg_838 == 4'd15) & (trunc_ln110_reg_834 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_16_we0_local = 1'b1;
    end else begin
        A_16_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_17_ce0_local = 1'b1;
    end else begin
        A_17_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (trunc_ln111_reg_838 == 4'd0) & (trunc_ln110_reg_834 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_17_we0_local = 1'b1;
    end else begin
        A_17_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_18_ce0_local = 1'b1;
    end else begin
        A_18_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (trunc_ln111_reg_838 == 4'd1) & (trunc_ln110_reg_834 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_18_we0_local = 1'b1;
    end else begin
        A_18_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_19_ce0_local = 1'b1;
    end else begin
        A_19_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (trunc_ln111_reg_838 == 4'd2) & (trunc_ln110_reg_834 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_19_we0_local = 1'b1;
    end else begin
        A_19_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_1_ce0_local = 1'b1;
    end else begin
        A_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (trunc_ln111_reg_838 == 4'd0) & (trunc_ln110_reg_834 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_1_we0_local = 1'b1;
    end else begin
        A_1_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_20_ce0_local = 1'b1;
    end else begin
        A_20_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (trunc_ln111_reg_838 == 4'd3) & (trunc_ln110_reg_834 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_20_we0_local = 1'b1;
    end else begin
        A_20_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_21_ce0_local = 1'b1;
    end else begin
        A_21_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (trunc_ln111_reg_838 == 4'd4) & (trunc_ln110_reg_834 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_21_we0_local = 1'b1;
    end else begin
        A_21_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_22_ce0_local = 1'b1;
    end else begin
        A_22_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (trunc_ln111_reg_838 == 4'd5) & (trunc_ln110_reg_834 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_22_we0_local = 1'b1;
    end else begin
        A_22_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_23_ce0_local = 1'b1;
    end else begin
        A_23_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (trunc_ln111_reg_838 == 4'd6) & (trunc_ln110_reg_834 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_23_we0_local = 1'b1;
    end else begin
        A_23_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_24_ce0_local = 1'b1;
    end else begin
        A_24_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (trunc_ln111_reg_838 == 4'd7) & (trunc_ln110_reg_834 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_24_we0_local = 1'b1;
    end else begin
        A_24_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_25_ce0_local = 1'b1;
    end else begin
        A_25_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (trunc_ln111_reg_838 == 4'd8) & (trunc_ln110_reg_834 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_25_we0_local = 1'b1;
    end else begin
        A_25_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_26_ce0_local = 1'b1;
    end else begin
        A_26_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (trunc_ln111_reg_838 == 4'd9) & (trunc_ln110_reg_834 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_26_we0_local = 1'b1;
    end else begin
        A_26_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_27_ce0_local = 1'b1;
    end else begin
        A_27_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (trunc_ln111_reg_838 == 4'd10) & (trunc_ln110_reg_834 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_27_we0_local = 1'b1;
    end else begin
        A_27_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_28_ce0_local = 1'b1;
    end else begin
        A_28_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (trunc_ln111_reg_838 == 4'd11) & (trunc_ln110_reg_834 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_28_we0_local = 1'b1;
    end else begin
        A_28_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_29_ce0_local = 1'b1;
    end else begin
        A_29_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (trunc_ln111_reg_838 == 4'd12) & (trunc_ln110_reg_834 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_29_we0_local = 1'b1;
    end else begin
        A_29_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_2_ce0_local = 1'b1;
    end else begin
        A_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (trunc_ln111_reg_838 == 4'd1) & (trunc_ln110_reg_834 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_2_we0_local = 1'b1;
    end else begin
        A_2_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_30_ce0_local = 1'b1;
    end else begin
        A_30_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (trunc_ln111_reg_838 == 4'd13) & (trunc_ln110_reg_834 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_30_we0_local = 1'b1;
    end else begin
        A_30_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_31_ce0_local = 1'b1;
    end else begin
        A_31_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (trunc_ln111_reg_838 == 4'd14) & (trunc_ln110_reg_834 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_31_we0_local = 1'b1;
    end else begin
        A_31_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_32_ce0_local = 1'b1;
    end else begin
        A_32_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (trunc_ln111_reg_838 == 4'd15) & (trunc_ln110_reg_834 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_32_we0_local = 1'b1;
    end else begin
        A_32_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_3_ce0_local = 1'b1;
    end else begin
        A_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (trunc_ln111_reg_838 == 4'd2) & (trunc_ln110_reg_834 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_3_we0_local = 1'b1;
    end else begin
        A_3_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_4_ce0_local = 1'b1;
    end else begin
        A_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (trunc_ln111_reg_838 == 4'd3) & (trunc_ln110_reg_834 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_4_we0_local = 1'b1;
    end else begin
        A_4_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_ce0_local = 1'b1;
    end else begin
        A_5_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (trunc_ln111_reg_838 == 4'd4) & (trunc_ln110_reg_834 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_5_we0_local = 1'b1;
    end else begin
        A_5_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_6_ce0_local = 1'b1;
    end else begin
        A_6_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (trunc_ln111_reg_838 == 4'd5) & (trunc_ln110_reg_834 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_6_we0_local = 1'b1;
    end else begin
        A_6_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_7_ce0_local = 1'b1;
    end else begin
        A_7_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (trunc_ln111_reg_838 == 4'd6) & (trunc_ln110_reg_834 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_7_we0_local = 1'b1;
    end else begin
        A_7_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_8_ce0_local = 1'b1;
    end else begin
        A_8_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (trunc_ln111_reg_838 == 4'd7) & (trunc_ln110_reg_834 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_8_we0_local = 1'b1;
    end else begin
        A_8_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_9_ce0_local = 1'b1;
    end else begin
        A_9_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (trunc_ln111_reg_838 == 4'd8) & (trunc_ln110_reg_834 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        A_9_we0_local = 1'b1;
    end else begin
        A_9_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_blk_n_R = m_axi_A_0_RVALID;
    end else begin
        A_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln110_fu_656_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten_load = 15'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_170;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        m_axi_A_0_RREADY = 1'b1;
    end else begin
        m_axi_A_0_RREADY = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign A_10_address0 = zext_ln113_fu_768_p1;

assign A_10_ce0 = A_10_ce0_local;

assign A_10_d0 = trunc_ln113_reg_852;

assign A_10_we0 = A_10_we0_local;

assign A_11_address0 = zext_ln113_fu_768_p1;

assign A_11_ce0 = A_11_ce0_local;

assign A_11_d0 = trunc_ln113_reg_852;

assign A_11_we0 = A_11_we0_local;

assign A_12_address0 = zext_ln113_fu_768_p1;

assign A_12_ce0 = A_12_ce0_local;

assign A_12_d0 = trunc_ln113_reg_852;

assign A_12_we0 = A_12_we0_local;

assign A_13_address0 = zext_ln113_fu_768_p1;

assign A_13_ce0 = A_13_ce0_local;

assign A_13_d0 = trunc_ln113_reg_852;

assign A_13_we0 = A_13_we0_local;

assign A_14_address0 = zext_ln113_fu_768_p1;

assign A_14_ce0 = A_14_ce0_local;

assign A_14_d0 = trunc_ln113_reg_852;

assign A_14_we0 = A_14_we0_local;

assign A_15_address0 = zext_ln113_fu_768_p1;

assign A_15_ce0 = A_15_ce0_local;

assign A_15_d0 = trunc_ln113_reg_852;

assign A_15_we0 = A_15_we0_local;

assign A_16_address0 = zext_ln113_fu_768_p1;

assign A_16_ce0 = A_16_ce0_local;

assign A_16_d0 = trunc_ln113_reg_852;

assign A_16_we0 = A_16_we0_local;

assign A_17_address0 = zext_ln113_fu_768_p1;

assign A_17_ce0 = A_17_ce0_local;

assign A_17_d0 = trunc_ln113_reg_852;

assign A_17_we0 = A_17_we0_local;

assign A_18_address0 = zext_ln113_fu_768_p1;

assign A_18_ce0 = A_18_ce0_local;

assign A_18_d0 = trunc_ln113_reg_852;

assign A_18_we0 = A_18_we0_local;

assign A_19_address0 = zext_ln113_fu_768_p1;

assign A_19_ce0 = A_19_ce0_local;

assign A_19_d0 = trunc_ln113_reg_852;

assign A_19_we0 = A_19_we0_local;

assign A_1_address0 = zext_ln113_fu_768_p1;

assign A_1_ce0 = A_1_ce0_local;

assign A_1_d0 = trunc_ln113_reg_852;

assign A_1_we0 = A_1_we0_local;

assign A_20_address0 = zext_ln113_fu_768_p1;

assign A_20_ce0 = A_20_ce0_local;

assign A_20_d0 = trunc_ln113_reg_852;

assign A_20_we0 = A_20_we0_local;

assign A_21_address0 = zext_ln113_fu_768_p1;

assign A_21_ce0 = A_21_ce0_local;

assign A_21_d0 = trunc_ln113_reg_852;

assign A_21_we0 = A_21_we0_local;

assign A_22_address0 = zext_ln113_fu_768_p1;

assign A_22_ce0 = A_22_ce0_local;

assign A_22_d0 = trunc_ln113_reg_852;

assign A_22_we0 = A_22_we0_local;

assign A_23_address0 = zext_ln113_fu_768_p1;

assign A_23_ce0 = A_23_ce0_local;

assign A_23_d0 = trunc_ln113_reg_852;

assign A_23_we0 = A_23_we0_local;

assign A_24_address0 = zext_ln113_fu_768_p1;

assign A_24_ce0 = A_24_ce0_local;

assign A_24_d0 = trunc_ln113_reg_852;

assign A_24_we0 = A_24_we0_local;

assign A_25_address0 = zext_ln113_fu_768_p1;

assign A_25_ce0 = A_25_ce0_local;

assign A_25_d0 = trunc_ln113_reg_852;

assign A_25_we0 = A_25_we0_local;

assign A_26_address0 = zext_ln113_fu_768_p1;

assign A_26_ce0 = A_26_ce0_local;

assign A_26_d0 = trunc_ln113_reg_852;

assign A_26_we0 = A_26_we0_local;

assign A_27_address0 = zext_ln113_fu_768_p1;

assign A_27_ce0 = A_27_ce0_local;

assign A_27_d0 = trunc_ln113_reg_852;

assign A_27_we0 = A_27_we0_local;

assign A_28_address0 = zext_ln113_fu_768_p1;

assign A_28_ce0 = A_28_ce0_local;

assign A_28_d0 = trunc_ln113_reg_852;

assign A_28_we0 = A_28_we0_local;

assign A_29_address0 = zext_ln113_fu_768_p1;

assign A_29_ce0 = A_29_ce0_local;

assign A_29_d0 = trunc_ln113_reg_852;

assign A_29_we0 = A_29_we0_local;

assign A_2_address0 = zext_ln113_fu_768_p1;

assign A_2_ce0 = A_2_ce0_local;

assign A_2_d0 = trunc_ln113_reg_852;

assign A_2_we0 = A_2_we0_local;

assign A_30_address0 = zext_ln113_fu_768_p1;

assign A_30_ce0 = A_30_ce0_local;

assign A_30_d0 = trunc_ln113_reg_852;

assign A_30_we0 = A_30_we0_local;

assign A_31_address0 = zext_ln113_fu_768_p1;

assign A_31_ce0 = A_31_ce0_local;

assign A_31_d0 = trunc_ln113_reg_852;

assign A_31_we0 = A_31_we0_local;

assign A_32_address0 = zext_ln113_fu_768_p1;

assign A_32_ce0 = A_32_ce0_local;

assign A_32_d0 = trunc_ln113_reg_852;

assign A_32_we0 = A_32_we0_local;

assign A_3_address0 = zext_ln113_fu_768_p1;

assign A_3_ce0 = A_3_ce0_local;

assign A_3_d0 = trunc_ln113_reg_852;

assign A_3_we0 = A_3_we0_local;

assign A_4_address0 = zext_ln113_fu_768_p1;

assign A_4_ce0 = A_4_ce0_local;

assign A_4_d0 = trunc_ln113_reg_852;

assign A_4_we0 = A_4_we0_local;

assign A_5_address0 = zext_ln113_fu_768_p1;

assign A_5_ce0 = A_5_ce0_local;

assign A_5_d0 = trunc_ln113_reg_852;

assign A_5_we0 = A_5_we0_local;

assign A_6_address0 = zext_ln113_fu_768_p1;

assign A_6_ce0 = A_6_ce0_local;

assign A_6_d0 = trunc_ln113_reg_852;

assign A_6_we0 = A_6_we0_local;

assign A_7_address0 = zext_ln113_fu_768_p1;

assign A_7_ce0 = A_7_ce0_local;

assign A_7_d0 = trunc_ln113_reg_852;

assign A_7_we0 = A_7_we0_local;

assign A_8_address0 = zext_ln113_fu_768_p1;

assign A_8_ce0 = A_8_ce0_local;

assign A_8_d0 = trunc_ln113_reg_852;

assign A_8_we0 = A_8_we0_local;

assign A_9_address0 = zext_ln113_fu_768_p1;

assign A_9_ce0 = A_9_ce0_local;

assign A_9_d0 = trunc_ln113_reg_852;

assign A_9_we0 = A_9_we0_local;

assign add_ln110_1_fu_662_p2 = (ap_sig_allocacmp_indvar_flatten_load + 15'd1);

assign add_ln110_fu_685_p2 = (i_fu_166 + 9'd1);

assign add_ln111_fu_746_p2 = (select_ln110_fu_697_p3 + 7'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((m_axi_A_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_pp0_stage0_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001_grp1 = ((m_axi_A_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_pp0_stage0_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_grp1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((m_axi_A_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_pp0_stage0_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_358 = ((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign icmp_ln110_fu_656_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 15'd16384) ? 1'b1 : 1'b0);

assign icmp_ln111_fu_691_p2 = ((j_1_fu_162 == 7'd64) ? 1'b1 : 1'b0);

assign m_axi_A_0_ARADDR = 64'd0;

assign m_axi_A_0_ARBURST = 2'd0;

assign m_axi_A_0_ARCACHE = 4'd0;

assign m_axi_A_0_ARID = 1'd0;

assign m_axi_A_0_ARLEN = 32'd0;

assign m_axi_A_0_ARLOCK = 2'd0;

assign m_axi_A_0_ARPROT = 3'd0;

assign m_axi_A_0_ARQOS = 4'd0;

assign m_axi_A_0_ARREGION = 4'd0;

assign m_axi_A_0_ARSIZE = 3'd0;

assign m_axi_A_0_ARUSER = 1'd0;

assign m_axi_A_0_ARVALID = 1'b0;

assign m_axi_A_0_AWADDR = 64'd0;

assign m_axi_A_0_AWBURST = 2'd0;

assign m_axi_A_0_AWCACHE = 4'd0;

assign m_axi_A_0_AWID = 1'd0;

assign m_axi_A_0_AWLEN = 32'd0;

assign m_axi_A_0_AWLOCK = 2'd0;

assign m_axi_A_0_AWPROT = 3'd0;

assign m_axi_A_0_AWQOS = 4'd0;

assign m_axi_A_0_AWREGION = 4'd0;

assign m_axi_A_0_AWSIZE = 3'd0;

assign m_axi_A_0_AWUSER = 1'd0;

assign m_axi_A_0_AWVALID = 1'b0;

assign m_axi_A_0_BREADY = 1'b0;

assign m_axi_A_0_WDATA = 32'd0;

assign m_axi_A_0_WID = 1'd0;

assign m_axi_A_0_WLAST = 1'b0;

assign m_axi_A_0_WSTRB = 4'd0;

assign m_axi_A_0_WUSER = 1'd0;

assign m_axi_A_0_WVALID = 1'b0;

assign select_ln110_1_fu_705_p3 = ((icmp_ln111_fu_691_p2[0:0] == 1'b1) ? add_ln110_fu_685_p2 : i_fu_166);

assign select_ln110_fu_697_p3 = ((icmp_ln111_fu_691_p2[0:0] == 1'b1) ? 7'd0 : j_1_fu_162);

assign tmp_116_fu_762_p3 = {{tmp_115_reg_847}, {lshr_ln1_reg_842}};

assign trunc_ln110_fu_713_p1 = select_ln110_1_fu_705_p3[0:0];

assign trunc_ln111_fu_717_p1 = select_ln110_fu_697_p3[3:0];

assign trunc_ln113_fu_742_p1 = m_axi_A_0_RDATA[23:0];

assign zext_ln113_fu_768_p1 = tmp_116_fu_762_p3;

endmodule //top_kernel_top_kernel_Pipeline_VITIS_LOOP_110_2_VITIS_LOOP_111_3
