[hls]

clock=15.0
clock_uncertainty=10%
flow_target=vivado
syn.file=lz4_compress_test.cpp
syn.file_cflags=lz4_compress_test.cpp,-I/home/yuxuan/FPGA/data_compression/L1/include/hw
syn.top=lz4CompressEngineRun
tb.file=lz4_compress_test.cpp
tb.file_cflags=lz4_compress_test.cpp,-I/home/yuxuan/FPGA/data_compression/L1/include/hw

syn.compile.pragma_strict_mode=1
cosim.disable_dependency_check=true
csim.argv=/home/yuxuan/FPGA/data_compression/L1/tests/lz4_compress/sample.txt /home/yuxuan/FPGA/data_compression/L1/tests/lz4_compress/sample.txt.encoded

cosim.argv=/home/yuxuan/FPGA/data_compression/L1/tests/lz4_compress/sample.txt /home/yuxuan/FPGA/data_compression/L1/tests/lz4_compress/sample.txt.encoded



vivado.flow=impl
vivado.rtl=verilog


