
008_PLL_HSI_CONFIG.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000259c  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000150  080026a8  080026a8  000126a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080027f8  080027f8  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  080027f8  080027f8  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  080027f8  080027f8  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080027f8  080027f8  000127f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080027fc  080027fc  000127fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08002800  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000070  20000070  08002870  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000e0  08002870  000200e0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   000078ca  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001660  00000000  00000000  00027963  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000688  00000000  00000000  00028fc8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000005d0  00000000  00000000  00029650  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00014764  00000000  00000000  00029c20  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00005c36  00000000  00000000  0003e384  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0006b30c  00000000  00000000  00043fba  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000af2c6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002028  00000000  00000000  000af344  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000070 	.word	0x20000070
 8000128:	00000000 	.word	0x00000000
 800012c:	08002690 	.word	0x08002690

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000074 	.word	0x20000074
 8000148:	08002690 	.word	0x08002690

0800014c <__io_putchar>:
/*prototipo de funciones*/
void SystemClock_Config(void);
void UART1_Init(void);

int __io_putchar(int ch)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b084      	sub	sp, #16
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
	uint8_t c;
	c = ch & 0x00FF;
 8000154:	687b      	ldr	r3, [r7, #4]
 8000156:	b2db      	uxtb	r3, r3
 8000158:	73fb      	strb	r3, [r7, #15]
	HAL_UART_Transmit(&huart1, &c, 1, 10);
 800015a:	f107 010f 	add.w	r1, r7, #15
 800015e:	230a      	movs	r3, #10
 8000160:	2201      	movs	r2, #1
 8000162:	4804      	ldr	r0, [pc, #16]	; (8000174 <__io_putchar+0x28>)
 8000164:	f001 f953 	bl	800140e <HAL_UART_Transmit>
	return ch;
 8000168:	687b      	ldr	r3, [r7, #4]
}
 800016a:	4618      	mov	r0, r3
 800016c:	3710      	adds	r7, #16
 800016e:	46bd      	mov	sp, r7
 8000170:	bd80      	pop	{r7, pc}
 8000172:	bf00      	nop
 8000174:	20000098 	.word	0x20000098

08000178 <_write>:

int _write(int file,char *ptr, int len)
{
 8000178:	b580      	push	{r7, lr}
 800017a:	b086      	sub	sp, #24
 800017c:	af00      	add	r7, sp, #0
 800017e:	60f8      	str	r0, [r7, #12]
 8000180:	60b9      	str	r1, [r7, #8]
 8000182:	607a      	str	r2, [r7, #4]
	int DataIdx;
	for(DataIdx= 0; DataIdx< len; DataIdx++)
 8000184:	2300      	movs	r3, #0
 8000186:	617b      	str	r3, [r7, #20]
 8000188:	e009      	b.n	800019e <_write+0x26>
	{
		__io_putchar(*ptr++);
 800018a:	68bb      	ldr	r3, [r7, #8]
 800018c:	1c5a      	adds	r2, r3, #1
 800018e:	60ba      	str	r2, [r7, #8]
 8000190:	781b      	ldrb	r3, [r3, #0]
 8000192:	4618      	mov	r0, r3
 8000194:	f7ff ffda 	bl	800014c <__io_putchar>
	for(DataIdx= 0; DataIdx< len; DataIdx++)
 8000198:	697b      	ldr	r3, [r7, #20]
 800019a:	3301      	adds	r3, #1
 800019c:	617b      	str	r3, [r7, #20]
 800019e:	697a      	ldr	r2, [r7, #20]
 80001a0:	687b      	ldr	r3, [r7, #4]
 80001a2:	429a      	cmp	r2, r3
 80001a4:	dbf1      	blt.n	800018a <_write+0x12>
	}
	return len;
 80001a6:	687b      	ldr	r3, [r7, #4]
}
 80001a8:	4618      	mov	r0, r3
 80001aa:	3718      	adds	r7, #24
 80001ac:	46bd      	mov	sp, r7
 80001ae:	bd80      	pop	{r7, pc}

080001b0 <main>:

/*funcion pricipal*/
int main(void){
 80001b0:	b580      	push	{r7, lr}
 80001b2:	af00      	add	r7, sp, #0
	HAL_Init();
 80001b4:	f000 fa22 	bl	80005fc <HAL_Init>
	SystemClock_Config();
 80001b8:	f000 f832 	bl	8000220 <SystemClock_Config>
	UART1_Init();
 80001bc:	f000 f872 	bl	80002a4 <UART1_Init>

	printf("CONFIGURACION EXITOSA\r\n");
 80001c0:	4811      	ldr	r0, [pc, #68]	; (8000208 <main+0x58>)
 80001c2:	f001 fb87 	bl	80018d4 <puts>

	printf("\nSE IMPRIMEN LOS VALORES DE LOS RELOJES\r\n");
 80001c6:	4811      	ldr	r0, [pc, #68]	; (800020c <main+0x5c>)
 80001c8:	f001 fb84 	bl	80018d4 <puts>
	printf("SYSCLOK->%ld\r\n",HAL_RCC_GetSysClockFreq());
 80001cc:	f001 f820 	bl	8001210 <HAL_RCC_GetSysClockFreq>
 80001d0:	4603      	mov	r3, r0
 80001d2:	4619      	mov	r1, r3
 80001d4:	480e      	ldr	r0, [pc, #56]	; (8000210 <main+0x60>)
 80001d6:	f001 fb09 	bl	80017ec <iprintf>
	printf("HBCLCOK->%ld\r\n",HAL_RCC_GetHCLKFreq());
 80001da:	f001 f87b 	bl	80012d4 <HAL_RCC_GetHCLKFreq>
 80001de:	4603      	mov	r3, r0
 80001e0:	4619      	mov	r1, r3
 80001e2:	480c      	ldr	r0, [pc, #48]	; (8000214 <main+0x64>)
 80001e4:	f001 fb02 	bl	80017ec <iprintf>
	printf("APB1CLOCK->%ld\r\n",HAL_RCC_GetPCLK1Freq());
 80001e8:	f001 f87e 	bl	80012e8 <HAL_RCC_GetPCLK1Freq>
 80001ec:	4603      	mov	r3, r0
 80001ee:	4619      	mov	r1, r3
 80001f0:	4809      	ldr	r0, [pc, #36]	; (8000218 <main+0x68>)
 80001f2:	f001 fafb 	bl	80017ec <iprintf>
	printf("APB2CLOCK->%ld\r\n",HAL_RCC_GetPCLK2Freq());
 80001f6:	f001 f88b 	bl	8001310 <HAL_RCC_GetPCLK2Freq>
 80001fa:	4603      	mov	r3, r0
 80001fc:	4619      	mov	r1, r3
 80001fe:	4807      	ldr	r0, [pc, #28]	; (800021c <main+0x6c>)
 8000200:	f001 faf4 	bl	80017ec <iprintf>
	while(1){
 8000204:	e7fe      	b.n	8000204 <main+0x54>
 8000206:	bf00      	nop
 8000208:	080026a8 	.word	0x080026a8
 800020c:	080026c0 	.word	0x080026c0
 8000210:	080026ec 	.word	0x080026ec
 8000214:	080026fc 	.word	0x080026fc
 8000218:	0800270c 	.word	0x0800270c
 800021c:	08002720 	.word	0x08002720

08000220 <SystemClock_Config>:

	}
}
//implementacion de la funcion que configura el reloj
void SystemClock_Config(void){
 8000220:	b580      	push	{r7, lr}
 8000222:	b090      	sub	sp, #64	; 0x40
 8000224:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef osc_init = {0};
 8000226:	f107 0318 	add.w	r3, r7, #24
 800022a:	2228      	movs	r2, #40	; 0x28
 800022c:	2100      	movs	r1, #0
 800022e:	4618      	mov	r0, r3
 8000230:	f001 fad4 	bl	80017dc <memset>
	RCC_ClkInitTypeDef clk_init = {0};
 8000234:	1d3b      	adds	r3, r7, #4
 8000236:	2200      	movs	r2, #0
 8000238:	601a      	str	r2, [r3, #0]
 800023a:	605a      	str	r2, [r3, #4]
 800023c:	609a      	str	r2, [r3, #8]
 800023e:	60da      	str	r2, [r3, #12]
 8000240:	611a      	str	r2, [r3, #16]
	//se inicializa los parametros de configuracion del reloj
	osc_init.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000242:	2302      	movs	r3, #2
 8000244:	61bb      	str	r3, [r7, #24]
	osc_init.HSIState = RCC_HSI_ON;
 8000246:	2301      	movs	r3, #1
 8000248:	62bb      	str	r3, [r7, #40]	; 0x28
	osc_init.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800024a:	2310      	movs	r3, #16
 800024c:	62fb      	str	r3, [r7, #44]	; 0x2c
	osc_init.PLL.PLLState = RCC_PLL_ON;
 800024e:	2302      	movs	r3, #2
 8000250:	637b      	str	r3, [r7, #52]	; 0x34
	osc_init.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8000252:	2300      	movs	r3, #0
 8000254:	63bb      	str	r3, [r7, #56]	; 0x38
	osc_init.PLL.PLLMUL = RCC_PLL_MUL16;
 8000256:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 800025a:	63fb      	str	r3, [r7, #60]	; 0x3c

	if(HAL_RCC_OscConfig(&osc_init)!=HAL_OK){
 800025c:	f107 0318 	add.w	r3, r7, #24
 8000260:	4618      	mov	r0, r3
 8000262:	f000 fc6b 	bl	8000b3c <HAL_RCC_OscConfig>
 8000266:	4603      	mov	r3, r0
 8000268:	2b00      	cmp	r3, #0
 800026a:	d001      	beq.n	8000270 <SystemClock_Config+0x50>
		Error_Handler();
 800026c:	f000 f844 	bl	80002f8 <Error_Handler>
	}
	clk_init.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK|\
 8000270:	230f      	movs	r3, #15
 8000272:	607b      	str	r3, [r7, #4]
							 RCC_CLOCKTYPE_PCLK1| RCC_CLOCKTYPE_PCLK2;
	clk_init.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000274:	2302      	movs	r3, #2
 8000276:	60bb      	str	r3, [r7, #8]
	clk_init.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000278:	2300      	movs	r3, #0
 800027a:	60fb      	str	r3, [r7, #12]
	clk_init.APB1CLKDivider = RCC_HCLK_DIV2;
 800027c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000280:	613b      	str	r3, [r7, #16]
	clk_init.APB2CLKDivider = RCC_HCLK_DIV2;
 8000282:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000286:	617b      	str	r3, [r7, #20]
	if(HAL_RCC_ClockConfig(&clk_init, FLASH_ACR_LATENCY_1)!=HAL_OK){
 8000288:	1d3b      	adds	r3, r7, #4
 800028a:	2102      	movs	r1, #2
 800028c:	4618      	mov	r0, r3
 800028e:	f000 fed5 	bl	800103c <HAL_RCC_ClockConfig>
 8000292:	4603      	mov	r3, r0
 8000294:	2b00      	cmp	r3, #0
 8000296:	d001      	beq.n	800029c <SystemClock_Config+0x7c>
		Error_Handler();
 8000298:	f000 f82e 	bl	80002f8 <Error_Handler>
	}
	/*HAL_SYSTICK_CLKSourceConfig(HAL_RCC_GetSysClockFreq()/1000);
	HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);*/
}
 800029c:	bf00      	nop
 800029e:	3740      	adds	r7, #64	; 0x40
 80002a0:	46bd      	mov	sp, r7
 80002a2:	bd80      	pop	{r7, pc}

080002a4 <UART1_Init>:
void UART1_Init(void)
{
 80002a4:	b580      	push	{r7, lr}
 80002a6:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 80002a8:	4b11      	ldr	r3, [pc, #68]	; (80002f0 <UART1_Init+0x4c>)
 80002aa:	4a12      	ldr	r2, [pc, #72]	; (80002f4 <UART1_Init+0x50>)
 80002ac:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80002ae:	4b10      	ldr	r3, [pc, #64]	; (80002f0 <UART1_Init+0x4c>)
 80002b0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80002b4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80002b6:	4b0e      	ldr	r3, [pc, #56]	; (80002f0 <UART1_Init+0x4c>)
 80002b8:	2200      	movs	r2, #0
 80002ba:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80002bc:	4b0c      	ldr	r3, [pc, #48]	; (80002f0 <UART1_Init+0x4c>)
 80002be:	2200      	movs	r2, #0
 80002c0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80002c2:	4b0b      	ldr	r3, [pc, #44]	; (80002f0 <UART1_Init+0x4c>)
 80002c4:	2200      	movs	r2, #0
 80002c6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80002c8:	4b09      	ldr	r3, [pc, #36]	; (80002f0 <UART1_Init+0x4c>)
 80002ca:	220c      	movs	r2, #12
 80002cc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80002ce:	4b08      	ldr	r3, [pc, #32]	; (80002f0 <UART1_Init+0x4c>)
 80002d0:	2200      	movs	r2, #0
 80002d2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80002d4:	4b06      	ldr	r3, [pc, #24]	; (80002f0 <UART1_Init+0x4c>)
 80002d6:	2200      	movs	r2, #0
 80002d8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80002da:	4805      	ldr	r0, [pc, #20]	; (80002f0 <UART1_Init+0x4c>)
 80002dc:	f001 f84a 	bl	8001374 <HAL_UART_Init>
 80002e0:	4603      	mov	r3, r0
 80002e2:	2b00      	cmp	r3, #0
 80002e4:	d001      	beq.n	80002ea <UART1_Init+0x46>
  {
    Error_Handler();
 80002e6:	f000 f807 	bl	80002f8 <Error_Handler>
  }

}
 80002ea:	bf00      	nop
 80002ec:	bd80      	pop	{r7, pc}
 80002ee:	bf00      	nop
 80002f0:	20000098 	.word	0x20000098
 80002f4:	40013800 	.word	0x40013800

080002f8 <Error_Handler>:
void Error_Handler(void)
{
 80002f8:	b480      	push	{r7}
 80002fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80002fc:	bf00      	nop
 80002fe:	46bd      	mov	sp, r7
 8000300:	bc80      	pop	{r7}
 8000302:	4770      	bx	lr

08000304 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000304:	b480      	push	{r7}
 8000306:	b085      	sub	sp, #20
 8000308:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800030a:	4b15      	ldr	r3, [pc, #84]	; (8000360 <HAL_MspInit+0x5c>)
 800030c:	699b      	ldr	r3, [r3, #24]
 800030e:	4a14      	ldr	r2, [pc, #80]	; (8000360 <HAL_MspInit+0x5c>)
 8000310:	f043 0301 	orr.w	r3, r3, #1
 8000314:	6193      	str	r3, [r2, #24]
 8000316:	4b12      	ldr	r3, [pc, #72]	; (8000360 <HAL_MspInit+0x5c>)
 8000318:	699b      	ldr	r3, [r3, #24]
 800031a:	f003 0301 	and.w	r3, r3, #1
 800031e:	60bb      	str	r3, [r7, #8]
 8000320:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000322:	4b0f      	ldr	r3, [pc, #60]	; (8000360 <HAL_MspInit+0x5c>)
 8000324:	69db      	ldr	r3, [r3, #28]
 8000326:	4a0e      	ldr	r2, [pc, #56]	; (8000360 <HAL_MspInit+0x5c>)
 8000328:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800032c:	61d3      	str	r3, [r2, #28]
 800032e:	4b0c      	ldr	r3, [pc, #48]	; (8000360 <HAL_MspInit+0x5c>)
 8000330:	69db      	ldr	r3, [r3, #28]
 8000332:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000336:	607b      	str	r3, [r7, #4]
 8000338:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800033a:	4b0a      	ldr	r3, [pc, #40]	; (8000364 <HAL_MspInit+0x60>)
 800033c:	685b      	ldr	r3, [r3, #4]
 800033e:	60fb      	str	r3, [r7, #12]
 8000340:	68fb      	ldr	r3, [r7, #12]
 8000342:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000346:	60fb      	str	r3, [r7, #12]
 8000348:	68fb      	ldr	r3, [r7, #12]
 800034a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800034e:	60fb      	str	r3, [r7, #12]
 8000350:	4a04      	ldr	r2, [pc, #16]	; (8000364 <HAL_MspInit+0x60>)
 8000352:	68fb      	ldr	r3, [r7, #12]
 8000354:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000356:	bf00      	nop
 8000358:	3714      	adds	r7, #20
 800035a:	46bd      	mov	sp, r7
 800035c:	bc80      	pop	{r7}
 800035e:	4770      	bx	lr
 8000360:	40021000 	.word	0x40021000
 8000364:	40010000 	.word	0x40010000

08000368 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000368:	b580      	push	{r7, lr}
 800036a:	b088      	sub	sp, #32
 800036c:	af00      	add	r7, sp, #0
 800036e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000370:	f107 0310 	add.w	r3, r7, #16
 8000374:	2200      	movs	r2, #0
 8000376:	601a      	str	r2, [r3, #0]
 8000378:	605a      	str	r2, [r3, #4]
 800037a:	609a      	str	r2, [r3, #8]
 800037c:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 800037e:	687b      	ldr	r3, [r7, #4]
 8000380:	681b      	ldr	r3, [r3, #0]
 8000382:	4a1c      	ldr	r2, [pc, #112]	; (80003f4 <HAL_UART_MspInit+0x8c>)
 8000384:	4293      	cmp	r3, r2
 8000386:	d131      	bne.n	80003ec <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000388:	4b1b      	ldr	r3, [pc, #108]	; (80003f8 <HAL_UART_MspInit+0x90>)
 800038a:	699b      	ldr	r3, [r3, #24]
 800038c:	4a1a      	ldr	r2, [pc, #104]	; (80003f8 <HAL_UART_MspInit+0x90>)
 800038e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000392:	6193      	str	r3, [r2, #24]
 8000394:	4b18      	ldr	r3, [pc, #96]	; (80003f8 <HAL_UART_MspInit+0x90>)
 8000396:	699b      	ldr	r3, [r3, #24]
 8000398:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800039c:	60fb      	str	r3, [r7, #12]
 800039e:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80003a0:	4b15      	ldr	r3, [pc, #84]	; (80003f8 <HAL_UART_MspInit+0x90>)
 80003a2:	699b      	ldr	r3, [r3, #24]
 80003a4:	4a14      	ldr	r2, [pc, #80]	; (80003f8 <HAL_UART_MspInit+0x90>)
 80003a6:	f043 0304 	orr.w	r3, r3, #4
 80003aa:	6193      	str	r3, [r2, #24]
 80003ac:	4b12      	ldr	r3, [pc, #72]	; (80003f8 <HAL_UART_MspInit+0x90>)
 80003ae:	699b      	ldr	r3, [r3, #24]
 80003b0:	f003 0304 	and.w	r3, r3, #4
 80003b4:	60bb      	str	r3, [r7, #8]
 80003b6:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80003b8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80003bc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80003be:	2302      	movs	r3, #2
 80003c0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80003c2:	2303      	movs	r3, #3
 80003c4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80003c6:	f107 0310 	add.w	r3, r7, #16
 80003ca:	4619      	mov	r1, r3
 80003cc:	480b      	ldr	r0, [pc, #44]	; (80003fc <HAL_UART_MspInit+0x94>)
 80003ce:	f000 fa5b 	bl	8000888 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80003d2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80003d6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80003d8:	2300      	movs	r3, #0
 80003da:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003dc:	2300      	movs	r3, #0
 80003de:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80003e0:	f107 0310 	add.w	r3, r7, #16
 80003e4:	4619      	mov	r1, r3
 80003e6:	4805      	ldr	r0, [pc, #20]	; (80003fc <HAL_UART_MspInit+0x94>)
 80003e8:	f000 fa4e 	bl	8000888 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80003ec:	bf00      	nop
 80003ee:	3720      	adds	r7, #32
 80003f0:	46bd      	mov	sp, r7
 80003f2:	bd80      	pop	{r7, pc}
 80003f4:	40013800 	.word	0x40013800
 80003f8:	40021000 	.word	0x40021000
 80003fc:	40010800 	.word	0x40010800

08000400 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000400:	b480      	push	{r7}
 8000402:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000404:	bf00      	nop
 8000406:	46bd      	mov	sp, r7
 8000408:	bc80      	pop	{r7}
 800040a:	4770      	bx	lr

0800040c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800040c:	b480      	push	{r7}
 800040e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000410:	e7fe      	b.n	8000410 <HardFault_Handler+0x4>

08000412 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000412:	b480      	push	{r7}
 8000414:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000416:	e7fe      	b.n	8000416 <MemManage_Handler+0x4>

08000418 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000418:	b480      	push	{r7}
 800041a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800041c:	e7fe      	b.n	800041c <BusFault_Handler+0x4>

0800041e <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800041e:	b480      	push	{r7}
 8000420:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000422:	e7fe      	b.n	8000422 <UsageFault_Handler+0x4>

08000424 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000424:	b480      	push	{r7}
 8000426:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000428:	bf00      	nop
 800042a:	46bd      	mov	sp, r7
 800042c:	bc80      	pop	{r7}
 800042e:	4770      	bx	lr

08000430 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000430:	b480      	push	{r7}
 8000432:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000434:	bf00      	nop
 8000436:	46bd      	mov	sp, r7
 8000438:	bc80      	pop	{r7}
 800043a:	4770      	bx	lr

0800043c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800043c:	b480      	push	{r7}
 800043e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000440:	bf00      	nop
 8000442:	46bd      	mov	sp, r7
 8000444:	bc80      	pop	{r7}
 8000446:	4770      	bx	lr

08000448 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000448:	b580      	push	{r7, lr}
 800044a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800044c:	f000 f91c 	bl	8000688 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000450:	bf00      	nop
 8000452:	bd80      	pop	{r7, pc}

08000454 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000454:	b580      	push	{r7, lr}
 8000456:	b086      	sub	sp, #24
 8000458:	af00      	add	r7, sp, #0
 800045a:	60f8      	str	r0, [r7, #12]
 800045c:	60b9      	str	r1, [r7, #8]
 800045e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000460:	2300      	movs	r3, #0
 8000462:	617b      	str	r3, [r7, #20]
 8000464:	e00a      	b.n	800047c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000466:	f3af 8000 	nop.w
 800046a:	4601      	mov	r1, r0
 800046c:	68bb      	ldr	r3, [r7, #8]
 800046e:	1c5a      	adds	r2, r3, #1
 8000470:	60ba      	str	r2, [r7, #8]
 8000472:	b2ca      	uxtb	r2, r1
 8000474:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000476:	697b      	ldr	r3, [r7, #20]
 8000478:	3301      	adds	r3, #1
 800047a:	617b      	str	r3, [r7, #20]
 800047c:	697a      	ldr	r2, [r7, #20]
 800047e:	687b      	ldr	r3, [r7, #4]
 8000480:	429a      	cmp	r2, r3
 8000482:	dbf0      	blt.n	8000466 <_read+0x12>
	}

return len;
 8000484:	687b      	ldr	r3, [r7, #4]
}
 8000486:	4618      	mov	r0, r3
 8000488:	3718      	adds	r7, #24
 800048a:	46bd      	mov	sp, r7
 800048c:	bd80      	pop	{r7, pc}

0800048e <_close>:
	}
	return len;
}

int _close(int file)
{
 800048e:	b480      	push	{r7}
 8000490:	b083      	sub	sp, #12
 8000492:	af00      	add	r7, sp, #0
 8000494:	6078      	str	r0, [r7, #4]
	return -1;
 8000496:	f04f 33ff 	mov.w	r3, #4294967295
}
 800049a:	4618      	mov	r0, r3
 800049c:	370c      	adds	r7, #12
 800049e:	46bd      	mov	sp, r7
 80004a0:	bc80      	pop	{r7}
 80004a2:	4770      	bx	lr

080004a4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80004a4:	b480      	push	{r7}
 80004a6:	b083      	sub	sp, #12
 80004a8:	af00      	add	r7, sp, #0
 80004aa:	6078      	str	r0, [r7, #4]
 80004ac:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80004ae:	683b      	ldr	r3, [r7, #0]
 80004b0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80004b4:	605a      	str	r2, [r3, #4]
	return 0;
 80004b6:	2300      	movs	r3, #0
}
 80004b8:	4618      	mov	r0, r3
 80004ba:	370c      	adds	r7, #12
 80004bc:	46bd      	mov	sp, r7
 80004be:	bc80      	pop	{r7}
 80004c0:	4770      	bx	lr

080004c2 <_isatty>:

int _isatty(int file)
{
 80004c2:	b480      	push	{r7}
 80004c4:	b083      	sub	sp, #12
 80004c6:	af00      	add	r7, sp, #0
 80004c8:	6078      	str	r0, [r7, #4]
	return 1;
 80004ca:	2301      	movs	r3, #1
}
 80004cc:	4618      	mov	r0, r3
 80004ce:	370c      	adds	r7, #12
 80004d0:	46bd      	mov	sp, r7
 80004d2:	bc80      	pop	{r7}
 80004d4:	4770      	bx	lr

080004d6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80004d6:	b480      	push	{r7}
 80004d8:	b085      	sub	sp, #20
 80004da:	af00      	add	r7, sp, #0
 80004dc:	60f8      	str	r0, [r7, #12]
 80004de:	60b9      	str	r1, [r7, #8]
 80004e0:	607a      	str	r2, [r7, #4]
	return 0;
 80004e2:	2300      	movs	r3, #0
}
 80004e4:	4618      	mov	r0, r3
 80004e6:	3714      	adds	r7, #20
 80004e8:	46bd      	mov	sp, r7
 80004ea:	bc80      	pop	{r7}
 80004ec:	4770      	bx	lr
	...

080004f0 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 80004f0:	b580      	push	{r7, lr}
 80004f2:	b084      	sub	sp, #16
 80004f4:	af00      	add	r7, sp, #0
 80004f6:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80004f8:	4b11      	ldr	r3, [pc, #68]	; (8000540 <_sbrk+0x50>)
 80004fa:	681b      	ldr	r3, [r3, #0]
 80004fc:	2b00      	cmp	r3, #0
 80004fe:	d102      	bne.n	8000506 <_sbrk+0x16>
		heap_end = &end;
 8000500:	4b0f      	ldr	r3, [pc, #60]	; (8000540 <_sbrk+0x50>)
 8000502:	4a10      	ldr	r2, [pc, #64]	; (8000544 <_sbrk+0x54>)
 8000504:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8000506:	4b0e      	ldr	r3, [pc, #56]	; (8000540 <_sbrk+0x50>)
 8000508:	681b      	ldr	r3, [r3, #0]
 800050a:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 800050c:	4b0c      	ldr	r3, [pc, #48]	; (8000540 <_sbrk+0x50>)
 800050e:	681a      	ldr	r2, [r3, #0]
 8000510:	687b      	ldr	r3, [r7, #4]
 8000512:	4413      	add	r3, r2
 8000514:	466a      	mov	r2, sp
 8000516:	4293      	cmp	r3, r2
 8000518:	d907      	bls.n	800052a <_sbrk+0x3a>
	{
		errno = ENOMEM;
 800051a:	f001 f935 	bl	8001788 <__errno>
 800051e:	4602      	mov	r2, r0
 8000520:	230c      	movs	r3, #12
 8000522:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8000524:	f04f 33ff 	mov.w	r3, #4294967295
 8000528:	e006      	b.n	8000538 <_sbrk+0x48>
	}

	heap_end += incr;
 800052a:	4b05      	ldr	r3, [pc, #20]	; (8000540 <_sbrk+0x50>)
 800052c:	681a      	ldr	r2, [r3, #0]
 800052e:	687b      	ldr	r3, [r7, #4]
 8000530:	4413      	add	r3, r2
 8000532:	4a03      	ldr	r2, [pc, #12]	; (8000540 <_sbrk+0x50>)
 8000534:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8000536:	68fb      	ldr	r3, [r7, #12]
}
 8000538:	4618      	mov	r0, r3
 800053a:	3710      	adds	r7, #16
 800053c:	46bd      	mov	sp, r7
 800053e:	bd80      	pop	{r7, pc}
 8000540:	2000008c 	.word	0x2000008c
 8000544:	200000e0 	.word	0x200000e0

08000548 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000548:	b480      	push	{r7}
 800054a:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 800054c:	4b15      	ldr	r3, [pc, #84]	; (80005a4 <SystemInit+0x5c>)
 800054e:	681b      	ldr	r3, [r3, #0]
 8000550:	4a14      	ldr	r2, [pc, #80]	; (80005a4 <SystemInit+0x5c>)
 8000552:	f043 0301 	orr.w	r3, r3, #1
 8000556:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8000558:	4b12      	ldr	r3, [pc, #72]	; (80005a4 <SystemInit+0x5c>)
 800055a:	685a      	ldr	r2, [r3, #4]
 800055c:	4911      	ldr	r1, [pc, #68]	; (80005a4 <SystemInit+0x5c>)
 800055e:	4b12      	ldr	r3, [pc, #72]	; (80005a8 <SystemInit+0x60>)
 8000560:	4013      	ands	r3, r2
 8000562:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8000564:	4b0f      	ldr	r3, [pc, #60]	; (80005a4 <SystemInit+0x5c>)
 8000566:	681b      	ldr	r3, [r3, #0]
 8000568:	4a0e      	ldr	r2, [pc, #56]	; (80005a4 <SystemInit+0x5c>)
 800056a:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800056e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000572:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000574:	4b0b      	ldr	r3, [pc, #44]	; (80005a4 <SystemInit+0x5c>)
 8000576:	681b      	ldr	r3, [r3, #0]
 8000578:	4a0a      	ldr	r2, [pc, #40]	; (80005a4 <SystemInit+0x5c>)
 800057a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800057e:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8000580:	4b08      	ldr	r3, [pc, #32]	; (80005a4 <SystemInit+0x5c>)
 8000582:	685b      	ldr	r3, [r3, #4]
 8000584:	4a07      	ldr	r2, [pc, #28]	; (80005a4 <SystemInit+0x5c>)
 8000586:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 800058a:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 800058c:	4b05      	ldr	r3, [pc, #20]	; (80005a4 <SystemInit+0x5c>)
 800058e:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8000592:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8000594:	4b05      	ldr	r3, [pc, #20]	; (80005ac <SystemInit+0x64>)
 8000596:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800059a:	609a      	str	r2, [r3, #8]
#endif 
}
 800059c:	bf00      	nop
 800059e:	46bd      	mov	sp, r7
 80005a0:	bc80      	pop	{r7}
 80005a2:	4770      	bx	lr
 80005a4:	40021000 	.word	0x40021000
 80005a8:	f8ff0000 	.word	0xf8ff0000
 80005ac:	e000ed00 	.word	0xe000ed00

080005b0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80005b0:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80005b2:	e003      	b.n	80005bc <LoopCopyDataInit>

080005b4 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80005b4:	4b0b      	ldr	r3, [pc, #44]	; (80005e4 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 80005b6:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80005b8:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80005ba:	3104      	adds	r1, #4

080005bc <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80005bc:	480a      	ldr	r0, [pc, #40]	; (80005e8 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 80005be:	4b0b      	ldr	r3, [pc, #44]	; (80005ec <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 80005c0:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80005c2:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80005c4:	d3f6      	bcc.n	80005b4 <CopyDataInit>
  ldr r2, =_sbss
 80005c6:	4a0a      	ldr	r2, [pc, #40]	; (80005f0 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 80005c8:	e002      	b.n	80005d0 <LoopFillZerobss>

080005ca <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80005ca:	2300      	movs	r3, #0
  str r3, [r2], #4
 80005cc:	f842 3b04 	str.w	r3, [r2], #4

080005d0 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80005d0:	4b08      	ldr	r3, [pc, #32]	; (80005f4 <LoopFillZerobss+0x24>)
  cmp r2, r3
 80005d2:	429a      	cmp	r2, r3
  bcc FillZerobss
 80005d4:	d3f9      	bcc.n	80005ca <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80005d6:	f7ff ffb7 	bl	8000548 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80005da:	f001 f8db 	bl	8001794 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80005de:	f7ff fde7 	bl	80001b0 <main>
  bx lr
 80005e2:	4770      	bx	lr
  ldr r3, =_sidata
 80005e4:	08002800 	.word	0x08002800
  ldr r0, =_sdata
 80005e8:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80005ec:	20000070 	.word	0x20000070
  ldr r2, =_sbss
 80005f0:	20000070 	.word	0x20000070
  ldr r3, = _ebss
 80005f4:	200000e0 	.word	0x200000e0

080005f8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80005f8:	e7fe      	b.n	80005f8 <ADC1_2_IRQHandler>
	...

080005fc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80005fc:	b580      	push	{r7, lr}
 80005fe:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000600:	4b08      	ldr	r3, [pc, #32]	; (8000624 <HAL_Init+0x28>)
 8000602:	681b      	ldr	r3, [r3, #0]
 8000604:	4a07      	ldr	r2, [pc, #28]	; (8000624 <HAL_Init+0x28>)
 8000606:	f043 0310 	orr.w	r3, r3, #16
 800060a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800060c:	2003      	movs	r0, #3
 800060e:	f000 f907 	bl	8000820 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000612:	2000      	movs	r0, #0
 8000614:	f000 f808 	bl	8000628 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000618:	f7ff fe74 	bl	8000304 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800061c:	2300      	movs	r3, #0
}
 800061e:	4618      	mov	r0, r3
 8000620:	bd80      	pop	{r7, pc}
 8000622:	bf00      	nop
 8000624:	40022000 	.word	0x40022000

08000628 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000628:	b580      	push	{r7, lr}
 800062a:	b082      	sub	sp, #8
 800062c:	af00      	add	r7, sp, #0
 800062e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000630:	4b12      	ldr	r3, [pc, #72]	; (800067c <HAL_InitTick+0x54>)
 8000632:	681a      	ldr	r2, [r3, #0]
 8000634:	4b12      	ldr	r3, [pc, #72]	; (8000680 <HAL_InitTick+0x58>)
 8000636:	781b      	ldrb	r3, [r3, #0]
 8000638:	4619      	mov	r1, r3
 800063a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800063e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000642:	fbb2 f3f3 	udiv	r3, r2, r3
 8000646:	4618      	mov	r0, r3
 8000648:	f000 f911 	bl	800086e <HAL_SYSTICK_Config>
 800064c:	4603      	mov	r3, r0
 800064e:	2b00      	cmp	r3, #0
 8000650:	d001      	beq.n	8000656 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000652:	2301      	movs	r3, #1
 8000654:	e00e      	b.n	8000674 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000656:	687b      	ldr	r3, [r7, #4]
 8000658:	2b0f      	cmp	r3, #15
 800065a:	d80a      	bhi.n	8000672 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800065c:	2200      	movs	r2, #0
 800065e:	6879      	ldr	r1, [r7, #4]
 8000660:	f04f 30ff 	mov.w	r0, #4294967295
 8000664:	f000 f8e7 	bl	8000836 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000668:	4a06      	ldr	r2, [pc, #24]	; (8000684 <HAL_InitTick+0x5c>)
 800066a:	687b      	ldr	r3, [r7, #4]
 800066c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800066e:	2300      	movs	r3, #0
 8000670:	e000      	b.n	8000674 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000672:	2301      	movs	r3, #1
}
 8000674:	4618      	mov	r0, r3
 8000676:	3708      	adds	r7, #8
 8000678:	46bd      	mov	sp, r7
 800067a:	bd80      	pop	{r7, pc}
 800067c:	20000000 	.word	0x20000000
 8000680:	20000008 	.word	0x20000008
 8000684:	20000004 	.word	0x20000004

08000688 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000688:	b480      	push	{r7}
 800068a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800068c:	4b05      	ldr	r3, [pc, #20]	; (80006a4 <HAL_IncTick+0x1c>)
 800068e:	781b      	ldrb	r3, [r3, #0]
 8000690:	461a      	mov	r2, r3
 8000692:	4b05      	ldr	r3, [pc, #20]	; (80006a8 <HAL_IncTick+0x20>)
 8000694:	681b      	ldr	r3, [r3, #0]
 8000696:	4413      	add	r3, r2
 8000698:	4a03      	ldr	r2, [pc, #12]	; (80006a8 <HAL_IncTick+0x20>)
 800069a:	6013      	str	r3, [r2, #0]
}
 800069c:	bf00      	nop
 800069e:	46bd      	mov	sp, r7
 80006a0:	bc80      	pop	{r7}
 80006a2:	4770      	bx	lr
 80006a4:	20000008 	.word	0x20000008
 80006a8:	200000d8 	.word	0x200000d8

080006ac <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80006ac:	b480      	push	{r7}
 80006ae:	af00      	add	r7, sp, #0
  return uwTick;
 80006b0:	4b02      	ldr	r3, [pc, #8]	; (80006bc <HAL_GetTick+0x10>)
 80006b2:	681b      	ldr	r3, [r3, #0]
}
 80006b4:	4618      	mov	r0, r3
 80006b6:	46bd      	mov	sp, r7
 80006b8:	bc80      	pop	{r7}
 80006ba:	4770      	bx	lr
 80006bc:	200000d8 	.word	0x200000d8

080006c0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80006c0:	b480      	push	{r7}
 80006c2:	b085      	sub	sp, #20
 80006c4:	af00      	add	r7, sp, #0
 80006c6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80006c8:	687b      	ldr	r3, [r7, #4]
 80006ca:	f003 0307 	and.w	r3, r3, #7
 80006ce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80006d0:	4b0c      	ldr	r3, [pc, #48]	; (8000704 <__NVIC_SetPriorityGrouping+0x44>)
 80006d2:	68db      	ldr	r3, [r3, #12]
 80006d4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80006d6:	68ba      	ldr	r2, [r7, #8]
 80006d8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80006dc:	4013      	ands	r3, r2
 80006de:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80006e0:	68fb      	ldr	r3, [r7, #12]
 80006e2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80006e4:	68bb      	ldr	r3, [r7, #8]
 80006e6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80006e8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80006ec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80006f0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80006f2:	4a04      	ldr	r2, [pc, #16]	; (8000704 <__NVIC_SetPriorityGrouping+0x44>)
 80006f4:	68bb      	ldr	r3, [r7, #8]
 80006f6:	60d3      	str	r3, [r2, #12]
}
 80006f8:	bf00      	nop
 80006fa:	3714      	adds	r7, #20
 80006fc:	46bd      	mov	sp, r7
 80006fe:	bc80      	pop	{r7}
 8000700:	4770      	bx	lr
 8000702:	bf00      	nop
 8000704:	e000ed00 	.word	0xe000ed00

08000708 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000708:	b480      	push	{r7}
 800070a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800070c:	4b04      	ldr	r3, [pc, #16]	; (8000720 <__NVIC_GetPriorityGrouping+0x18>)
 800070e:	68db      	ldr	r3, [r3, #12]
 8000710:	0a1b      	lsrs	r3, r3, #8
 8000712:	f003 0307 	and.w	r3, r3, #7
}
 8000716:	4618      	mov	r0, r3
 8000718:	46bd      	mov	sp, r7
 800071a:	bc80      	pop	{r7}
 800071c:	4770      	bx	lr
 800071e:	bf00      	nop
 8000720:	e000ed00 	.word	0xe000ed00

08000724 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000724:	b480      	push	{r7}
 8000726:	b083      	sub	sp, #12
 8000728:	af00      	add	r7, sp, #0
 800072a:	4603      	mov	r3, r0
 800072c:	6039      	str	r1, [r7, #0]
 800072e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000730:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000734:	2b00      	cmp	r3, #0
 8000736:	db0a      	blt.n	800074e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000738:	683b      	ldr	r3, [r7, #0]
 800073a:	b2da      	uxtb	r2, r3
 800073c:	490c      	ldr	r1, [pc, #48]	; (8000770 <__NVIC_SetPriority+0x4c>)
 800073e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000742:	0112      	lsls	r2, r2, #4
 8000744:	b2d2      	uxtb	r2, r2
 8000746:	440b      	add	r3, r1
 8000748:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800074c:	e00a      	b.n	8000764 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800074e:	683b      	ldr	r3, [r7, #0]
 8000750:	b2da      	uxtb	r2, r3
 8000752:	4908      	ldr	r1, [pc, #32]	; (8000774 <__NVIC_SetPriority+0x50>)
 8000754:	79fb      	ldrb	r3, [r7, #7]
 8000756:	f003 030f 	and.w	r3, r3, #15
 800075a:	3b04      	subs	r3, #4
 800075c:	0112      	lsls	r2, r2, #4
 800075e:	b2d2      	uxtb	r2, r2
 8000760:	440b      	add	r3, r1
 8000762:	761a      	strb	r2, [r3, #24]
}
 8000764:	bf00      	nop
 8000766:	370c      	adds	r7, #12
 8000768:	46bd      	mov	sp, r7
 800076a:	bc80      	pop	{r7}
 800076c:	4770      	bx	lr
 800076e:	bf00      	nop
 8000770:	e000e100 	.word	0xe000e100
 8000774:	e000ed00 	.word	0xe000ed00

08000778 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000778:	b480      	push	{r7}
 800077a:	b089      	sub	sp, #36	; 0x24
 800077c:	af00      	add	r7, sp, #0
 800077e:	60f8      	str	r0, [r7, #12]
 8000780:	60b9      	str	r1, [r7, #8]
 8000782:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000784:	68fb      	ldr	r3, [r7, #12]
 8000786:	f003 0307 	and.w	r3, r3, #7
 800078a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800078c:	69fb      	ldr	r3, [r7, #28]
 800078e:	f1c3 0307 	rsb	r3, r3, #7
 8000792:	2b04      	cmp	r3, #4
 8000794:	bf28      	it	cs
 8000796:	2304      	movcs	r3, #4
 8000798:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800079a:	69fb      	ldr	r3, [r7, #28]
 800079c:	3304      	adds	r3, #4
 800079e:	2b06      	cmp	r3, #6
 80007a0:	d902      	bls.n	80007a8 <NVIC_EncodePriority+0x30>
 80007a2:	69fb      	ldr	r3, [r7, #28]
 80007a4:	3b03      	subs	r3, #3
 80007a6:	e000      	b.n	80007aa <NVIC_EncodePriority+0x32>
 80007a8:	2300      	movs	r3, #0
 80007aa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80007ac:	f04f 32ff 	mov.w	r2, #4294967295
 80007b0:	69bb      	ldr	r3, [r7, #24]
 80007b2:	fa02 f303 	lsl.w	r3, r2, r3
 80007b6:	43da      	mvns	r2, r3
 80007b8:	68bb      	ldr	r3, [r7, #8]
 80007ba:	401a      	ands	r2, r3
 80007bc:	697b      	ldr	r3, [r7, #20]
 80007be:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80007c0:	f04f 31ff 	mov.w	r1, #4294967295
 80007c4:	697b      	ldr	r3, [r7, #20]
 80007c6:	fa01 f303 	lsl.w	r3, r1, r3
 80007ca:	43d9      	mvns	r1, r3
 80007cc:	687b      	ldr	r3, [r7, #4]
 80007ce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80007d0:	4313      	orrs	r3, r2
         );
}
 80007d2:	4618      	mov	r0, r3
 80007d4:	3724      	adds	r7, #36	; 0x24
 80007d6:	46bd      	mov	sp, r7
 80007d8:	bc80      	pop	{r7}
 80007da:	4770      	bx	lr

080007dc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80007dc:	b580      	push	{r7, lr}
 80007de:	b082      	sub	sp, #8
 80007e0:	af00      	add	r7, sp, #0
 80007e2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80007e4:	687b      	ldr	r3, [r7, #4]
 80007e6:	3b01      	subs	r3, #1
 80007e8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80007ec:	d301      	bcc.n	80007f2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80007ee:	2301      	movs	r3, #1
 80007f0:	e00f      	b.n	8000812 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80007f2:	4a0a      	ldr	r2, [pc, #40]	; (800081c <SysTick_Config+0x40>)
 80007f4:	687b      	ldr	r3, [r7, #4]
 80007f6:	3b01      	subs	r3, #1
 80007f8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80007fa:	210f      	movs	r1, #15
 80007fc:	f04f 30ff 	mov.w	r0, #4294967295
 8000800:	f7ff ff90 	bl	8000724 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000804:	4b05      	ldr	r3, [pc, #20]	; (800081c <SysTick_Config+0x40>)
 8000806:	2200      	movs	r2, #0
 8000808:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800080a:	4b04      	ldr	r3, [pc, #16]	; (800081c <SysTick_Config+0x40>)
 800080c:	2207      	movs	r2, #7
 800080e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000810:	2300      	movs	r3, #0
}
 8000812:	4618      	mov	r0, r3
 8000814:	3708      	adds	r7, #8
 8000816:	46bd      	mov	sp, r7
 8000818:	bd80      	pop	{r7, pc}
 800081a:	bf00      	nop
 800081c:	e000e010 	.word	0xe000e010

08000820 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000820:	b580      	push	{r7, lr}
 8000822:	b082      	sub	sp, #8
 8000824:	af00      	add	r7, sp, #0
 8000826:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000828:	6878      	ldr	r0, [r7, #4]
 800082a:	f7ff ff49 	bl	80006c0 <__NVIC_SetPriorityGrouping>
}
 800082e:	bf00      	nop
 8000830:	3708      	adds	r7, #8
 8000832:	46bd      	mov	sp, r7
 8000834:	bd80      	pop	{r7, pc}

08000836 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000836:	b580      	push	{r7, lr}
 8000838:	b086      	sub	sp, #24
 800083a:	af00      	add	r7, sp, #0
 800083c:	4603      	mov	r3, r0
 800083e:	60b9      	str	r1, [r7, #8]
 8000840:	607a      	str	r2, [r7, #4]
 8000842:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000844:	2300      	movs	r3, #0
 8000846:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000848:	f7ff ff5e 	bl	8000708 <__NVIC_GetPriorityGrouping>
 800084c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800084e:	687a      	ldr	r2, [r7, #4]
 8000850:	68b9      	ldr	r1, [r7, #8]
 8000852:	6978      	ldr	r0, [r7, #20]
 8000854:	f7ff ff90 	bl	8000778 <NVIC_EncodePriority>
 8000858:	4602      	mov	r2, r0
 800085a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800085e:	4611      	mov	r1, r2
 8000860:	4618      	mov	r0, r3
 8000862:	f7ff ff5f 	bl	8000724 <__NVIC_SetPriority>
}
 8000866:	bf00      	nop
 8000868:	3718      	adds	r7, #24
 800086a:	46bd      	mov	sp, r7
 800086c:	bd80      	pop	{r7, pc}

0800086e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800086e:	b580      	push	{r7, lr}
 8000870:	b082      	sub	sp, #8
 8000872:	af00      	add	r7, sp, #0
 8000874:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000876:	6878      	ldr	r0, [r7, #4]
 8000878:	f7ff ffb0 	bl	80007dc <SysTick_Config>
 800087c:	4603      	mov	r3, r0
}
 800087e:	4618      	mov	r0, r3
 8000880:	3708      	adds	r7, #8
 8000882:	46bd      	mov	sp, r7
 8000884:	bd80      	pop	{r7, pc}
	...

08000888 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000888:	b480      	push	{r7}
 800088a:	b08b      	sub	sp, #44	; 0x2c
 800088c:	af00      	add	r7, sp, #0
 800088e:	6078      	str	r0, [r7, #4]
 8000890:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000892:	2300      	movs	r3, #0
 8000894:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000896:	2300      	movs	r3, #0
 8000898:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800089a:	e127      	b.n	8000aec <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800089c:	2201      	movs	r2, #1
 800089e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80008a0:	fa02 f303 	lsl.w	r3, r2, r3
 80008a4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80008a6:	683b      	ldr	r3, [r7, #0]
 80008a8:	681b      	ldr	r3, [r3, #0]
 80008aa:	69fa      	ldr	r2, [r7, #28]
 80008ac:	4013      	ands	r3, r2
 80008ae:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80008b0:	69ba      	ldr	r2, [r7, #24]
 80008b2:	69fb      	ldr	r3, [r7, #28]
 80008b4:	429a      	cmp	r2, r3
 80008b6:	f040 8116 	bne.w	8000ae6 <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80008ba:	683b      	ldr	r3, [r7, #0]
 80008bc:	685b      	ldr	r3, [r3, #4]
 80008be:	2b12      	cmp	r3, #18
 80008c0:	d034      	beq.n	800092c <HAL_GPIO_Init+0xa4>
 80008c2:	2b12      	cmp	r3, #18
 80008c4:	d80d      	bhi.n	80008e2 <HAL_GPIO_Init+0x5a>
 80008c6:	2b02      	cmp	r3, #2
 80008c8:	d02b      	beq.n	8000922 <HAL_GPIO_Init+0x9a>
 80008ca:	2b02      	cmp	r3, #2
 80008cc:	d804      	bhi.n	80008d8 <HAL_GPIO_Init+0x50>
 80008ce:	2b00      	cmp	r3, #0
 80008d0:	d031      	beq.n	8000936 <HAL_GPIO_Init+0xae>
 80008d2:	2b01      	cmp	r3, #1
 80008d4:	d01c      	beq.n	8000910 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80008d6:	e048      	b.n	800096a <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80008d8:	2b03      	cmp	r3, #3
 80008da:	d043      	beq.n	8000964 <HAL_GPIO_Init+0xdc>
 80008dc:	2b11      	cmp	r3, #17
 80008de:	d01b      	beq.n	8000918 <HAL_GPIO_Init+0x90>
          break;
 80008e0:	e043      	b.n	800096a <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80008e2:	4a89      	ldr	r2, [pc, #548]	; (8000b08 <HAL_GPIO_Init+0x280>)
 80008e4:	4293      	cmp	r3, r2
 80008e6:	d026      	beq.n	8000936 <HAL_GPIO_Init+0xae>
 80008e8:	4a87      	ldr	r2, [pc, #540]	; (8000b08 <HAL_GPIO_Init+0x280>)
 80008ea:	4293      	cmp	r3, r2
 80008ec:	d806      	bhi.n	80008fc <HAL_GPIO_Init+0x74>
 80008ee:	4a87      	ldr	r2, [pc, #540]	; (8000b0c <HAL_GPIO_Init+0x284>)
 80008f0:	4293      	cmp	r3, r2
 80008f2:	d020      	beq.n	8000936 <HAL_GPIO_Init+0xae>
 80008f4:	4a86      	ldr	r2, [pc, #536]	; (8000b10 <HAL_GPIO_Init+0x288>)
 80008f6:	4293      	cmp	r3, r2
 80008f8:	d01d      	beq.n	8000936 <HAL_GPIO_Init+0xae>
          break;
 80008fa:	e036      	b.n	800096a <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80008fc:	4a85      	ldr	r2, [pc, #532]	; (8000b14 <HAL_GPIO_Init+0x28c>)
 80008fe:	4293      	cmp	r3, r2
 8000900:	d019      	beq.n	8000936 <HAL_GPIO_Init+0xae>
 8000902:	4a85      	ldr	r2, [pc, #532]	; (8000b18 <HAL_GPIO_Init+0x290>)
 8000904:	4293      	cmp	r3, r2
 8000906:	d016      	beq.n	8000936 <HAL_GPIO_Init+0xae>
 8000908:	4a84      	ldr	r2, [pc, #528]	; (8000b1c <HAL_GPIO_Init+0x294>)
 800090a:	4293      	cmp	r3, r2
 800090c:	d013      	beq.n	8000936 <HAL_GPIO_Init+0xae>
          break;
 800090e:	e02c      	b.n	800096a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000910:	683b      	ldr	r3, [r7, #0]
 8000912:	68db      	ldr	r3, [r3, #12]
 8000914:	623b      	str	r3, [r7, #32]
          break;
 8000916:	e028      	b.n	800096a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000918:	683b      	ldr	r3, [r7, #0]
 800091a:	68db      	ldr	r3, [r3, #12]
 800091c:	3304      	adds	r3, #4
 800091e:	623b      	str	r3, [r7, #32]
          break;
 8000920:	e023      	b.n	800096a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000922:	683b      	ldr	r3, [r7, #0]
 8000924:	68db      	ldr	r3, [r3, #12]
 8000926:	3308      	adds	r3, #8
 8000928:	623b      	str	r3, [r7, #32]
          break;
 800092a:	e01e      	b.n	800096a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800092c:	683b      	ldr	r3, [r7, #0]
 800092e:	68db      	ldr	r3, [r3, #12]
 8000930:	330c      	adds	r3, #12
 8000932:	623b      	str	r3, [r7, #32]
          break;
 8000934:	e019      	b.n	800096a <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000936:	683b      	ldr	r3, [r7, #0]
 8000938:	689b      	ldr	r3, [r3, #8]
 800093a:	2b00      	cmp	r3, #0
 800093c:	d102      	bne.n	8000944 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800093e:	2304      	movs	r3, #4
 8000940:	623b      	str	r3, [r7, #32]
          break;
 8000942:	e012      	b.n	800096a <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000944:	683b      	ldr	r3, [r7, #0]
 8000946:	689b      	ldr	r3, [r3, #8]
 8000948:	2b01      	cmp	r3, #1
 800094a:	d105      	bne.n	8000958 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800094c:	2308      	movs	r3, #8
 800094e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000950:	687b      	ldr	r3, [r7, #4]
 8000952:	69fa      	ldr	r2, [r7, #28]
 8000954:	611a      	str	r2, [r3, #16]
          break;
 8000956:	e008      	b.n	800096a <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000958:	2308      	movs	r3, #8
 800095a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800095c:	687b      	ldr	r3, [r7, #4]
 800095e:	69fa      	ldr	r2, [r7, #28]
 8000960:	615a      	str	r2, [r3, #20]
          break;
 8000962:	e002      	b.n	800096a <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000964:	2300      	movs	r3, #0
 8000966:	623b      	str	r3, [r7, #32]
          break;
 8000968:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800096a:	69bb      	ldr	r3, [r7, #24]
 800096c:	2bff      	cmp	r3, #255	; 0xff
 800096e:	d801      	bhi.n	8000974 <HAL_GPIO_Init+0xec>
 8000970:	687b      	ldr	r3, [r7, #4]
 8000972:	e001      	b.n	8000978 <HAL_GPIO_Init+0xf0>
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	3304      	adds	r3, #4
 8000978:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800097a:	69bb      	ldr	r3, [r7, #24]
 800097c:	2bff      	cmp	r3, #255	; 0xff
 800097e:	d802      	bhi.n	8000986 <HAL_GPIO_Init+0xfe>
 8000980:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000982:	009b      	lsls	r3, r3, #2
 8000984:	e002      	b.n	800098c <HAL_GPIO_Init+0x104>
 8000986:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000988:	3b08      	subs	r3, #8
 800098a:	009b      	lsls	r3, r3, #2
 800098c:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800098e:	697b      	ldr	r3, [r7, #20]
 8000990:	681a      	ldr	r2, [r3, #0]
 8000992:	210f      	movs	r1, #15
 8000994:	693b      	ldr	r3, [r7, #16]
 8000996:	fa01 f303 	lsl.w	r3, r1, r3
 800099a:	43db      	mvns	r3, r3
 800099c:	401a      	ands	r2, r3
 800099e:	6a39      	ldr	r1, [r7, #32]
 80009a0:	693b      	ldr	r3, [r7, #16]
 80009a2:	fa01 f303 	lsl.w	r3, r1, r3
 80009a6:	431a      	orrs	r2, r3
 80009a8:	697b      	ldr	r3, [r7, #20]
 80009aa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80009ac:	683b      	ldr	r3, [r7, #0]
 80009ae:	685b      	ldr	r3, [r3, #4]
 80009b0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80009b4:	2b00      	cmp	r3, #0
 80009b6:	f000 8096 	beq.w	8000ae6 <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80009ba:	4b59      	ldr	r3, [pc, #356]	; (8000b20 <HAL_GPIO_Init+0x298>)
 80009bc:	699b      	ldr	r3, [r3, #24]
 80009be:	4a58      	ldr	r2, [pc, #352]	; (8000b20 <HAL_GPIO_Init+0x298>)
 80009c0:	f043 0301 	orr.w	r3, r3, #1
 80009c4:	6193      	str	r3, [r2, #24]
 80009c6:	4b56      	ldr	r3, [pc, #344]	; (8000b20 <HAL_GPIO_Init+0x298>)
 80009c8:	699b      	ldr	r3, [r3, #24]
 80009ca:	f003 0301 	and.w	r3, r3, #1
 80009ce:	60bb      	str	r3, [r7, #8]
 80009d0:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80009d2:	4a54      	ldr	r2, [pc, #336]	; (8000b24 <HAL_GPIO_Init+0x29c>)
 80009d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009d6:	089b      	lsrs	r3, r3, #2
 80009d8:	3302      	adds	r3, #2
 80009da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80009de:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80009e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009e2:	f003 0303 	and.w	r3, r3, #3
 80009e6:	009b      	lsls	r3, r3, #2
 80009e8:	220f      	movs	r2, #15
 80009ea:	fa02 f303 	lsl.w	r3, r2, r3
 80009ee:	43db      	mvns	r3, r3
 80009f0:	68fa      	ldr	r2, [r7, #12]
 80009f2:	4013      	ands	r3, r2
 80009f4:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80009f6:	687b      	ldr	r3, [r7, #4]
 80009f8:	4a4b      	ldr	r2, [pc, #300]	; (8000b28 <HAL_GPIO_Init+0x2a0>)
 80009fa:	4293      	cmp	r3, r2
 80009fc:	d013      	beq.n	8000a26 <HAL_GPIO_Init+0x19e>
 80009fe:	687b      	ldr	r3, [r7, #4]
 8000a00:	4a4a      	ldr	r2, [pc, #296]	; (8000b2c <HAL_GPIO_Init+0x2a4>)
 8000a02:	4293      	cmp	r3, r2
 8000a04:	d00d      	beq.n	8000a22 <HAL_GPIO_Init+0x19a>
 8000a06:	687b      	ldr	r3, [r7, #4]
 8000a08:	4a49      	ldr	r2, [pc, #292]	; (8000b30 <HAL_GPIO_Init+0x2a8>)
 8000a0a:	4293      	cmp	r3, r2
 8000a0c:	d007      	beq.n	8000a1e <HAL_GPIO_Init+0x196>
 8000a0e:	687b      	ldr	r3, [r7, #4]
 8000a10:	4a48      	ldr	r2, [pc, #288]	; (8000b34 <HAL_GPIO_Init+0x2ac>)
 8000a12:	4293      	cmp	r3, r2
 8000a14:	d101      	bne.n	8000a1a <HAL_GPIO_Init+0x192>
 8000a16:	2303      	movs	r3, #3
 8000a18:	e006      	b.n	8000a28 <HAL_GPIO_Init+0x1a0>
 8000a1a:	2304      	movs	r3, #4
 8000a1c:	e004      	b.n	8000a28 <HAL_GPIO_Init+0x1a0>
 8000a1e:	2302      	movs	r3, #2
 8000a20:	e002      	b.n	8000a28 <HAL_GPIO_Init+0x1a0>
 8000a22:	2301      	movs	r3, #1
 8000a24:	e000      	b.n	8000a28 <HAL_GPIO_Init+0x1a0>
 8000a26:	2300      	movs	r3, #0
 8000a28:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000a2a:	f002 0203 	and.w	r2, r2, #3
 8000a2e:	0092      	lsls	r2, r2, #2
 8000a30:	4093      	lsls	r3, r2
 8000a32:	68fa      	ldr	r2, [r7, #12]
 8000a34:	4313      	orrs	r3, r2
 8000a36:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000a38:	493a      	ldr	r1, [pc, #232]	; (8000b24 <HAL_GPIO_Init+0x29c>)
 8000a3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a3c:	089b      	lsrs	r3, r3, #2
 8000a3e:	3302      	adds	r3, #2
 8000a40:	68fa      	ldr	r2, [r7, #12]
 8000a42:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000a46:	683b      	ldr	r3, [r7, #0]
 8000a48:	685b      	ldr	r3, [r3, #4]
 8000a4a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000a4e:	2b00      	cmp	r3, #0
 8000a50:	d006      	beq.n	8000a60 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000a52:	4b39      	ldr	r3, [pc, #228]	; (8000b38 <HAL_GPIO_Init+0x2b0>)
 8000a54:	681a      	ldr	r2, [r3, #0]
 8000a56:	4938      	ldr	r1, [pc, #224]	; (8000b38 <HAL_GPIO_Init+0x2b0>)
 8000a58:	69bb      	ldr	r3, [r7, #24]
 8000a5a:	4313      	orrs	r3, r2
 8000a5c:	600b      	str	r3, [r1, #0]
 8000a5e:	e006      	b.n	8000a6e <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000a60:	4b35      	ldr	r3, [pc, #212]	; (8000b38 <HAL_GPIO_Init+0x2b0>)
 8000a62:	681a      	ldr	r2, [r3, #0]
 8000a64:	69bb      	ldr	r3, [r7, #24]
 8000a66:	43db      	mvns	r3, r3
 8000a68:	4933      	ldr	r1, [pc, #204]	; (8000b38 <HAL_GPIO_Init+0x2b0>)
 8000a6a:	4013      	ands	r3, r2
 8000a6c:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000a6e:	683b      	ldr	r3, [r7, #0]
 8000a70:	685b      	ldr	r3, [r3, #4]
 8000a72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000a76:	2b00      	cmp	r3, #0
 8000a78:	d006      	beq.n	8000a88 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000a7a:	4b2f      	ldr	r3, [pc, #188]	; (8000b38 <HAL_GPIO_Init+0x2b0>)
 8000a7c:	685a      	ldr	r2, [r3, #4]
 8000a7e:	492e      	ldr	r1, [pc, #184]	; (8000b38 <HAL_GPIO_Init+0x2b0>)
 8000a80:	69bb      	ldr	r3, [r7, #24]
 8000a82:	4313      	orrs	r3, r2
 8000a84:	604b      	str	r3, [r1, #4]
 8000a86:	e006      	b.n	8000a96 <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000a88:	4b2b      	ldr	r3, [pc, #172]	; (8000b38 <HAL_GPIO_Init+0x2b0>)
 8000a8a:	685a      	ldr	r2, [r3, #4]
 8000a8c:	69bb      	ldr	r3, [r7, #24]
 8000a8e:	43db      	mvns	r3, r3
 8000a90:	4929      	ldr	r1, [pc, #164]	; (8000b38 <HAL_GPIO_Init+0x2b0>)
 8000a92:	4013      	ands	r3, r2
 8000a94:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000a96:	683b      	ldr	r3, [r7, #0]
 8000a98:	685b      	ldr	r3, [r3, #4]
 8000a9a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000a9e:	2b00      	cmp	r3, #0
 8000aa0:	d006      	beq.n	8000ab0 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000aa2:	4b25      	ldr	r3, [pc, #148]	; (8000b38 <HAL_GPIO_Init+0x2b0>)
 8000aa4:	689a      	ldr	r2, [r3, #8]
 8000aa6:	4924      	ldr	r1, [pc, #144]	; (8000b38 <HAL_GPIO_Init+0x2b0>)
 8000aa8:	69bb      	ldr	r3, [r7, #24]
 8000aaa:	4313      	orrs	r3, r2
 8000aac:	608b      	str	r3, [r1, #8]
 8000aae:	e006      	b.n	8000abe <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000ab0:	4b21      	ldr	r3, [pc, #132]	; (8000b38 <HAL_GPIO_Init+0x2b0>)
 8000ab2:	689a      	ldr	r2, [r3, #8]
 8000ab4:	69bb      	ldr	r3, [r7, #24]
 8000ab6:	43db      	mvns	r3, r3
 8000ab8:	491f      	ldr	r1, [pc, #124]	; (8000b38 <HAL_GPIO_Init+0x2b0>)
 8000aba:	4013      	ands	r3, r2
 8000abc:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000abe:	683b      	ldr	r3, [r7, #0]
 8000ac0:	685b      	ldr	r3, [r3, #4]
 8000ac2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000ac6:	2b00      	cmp	r3, #0
 8000ac8:	d006      	beq.n	8000ad8 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000aca:	4b1b      	ldr	r3, [pc, #108]	; (8000b38 <HAL_GPIO_Init+0x2b0>)
 8000acc:	68da      	ldr	r2, [r3, #12]
 8000ace:	491a      	ldr	r1, [pc, #104]	; (8000b38 <HAL_GPIO_Init+0x2b0>)
 8000ad0:	69bb      	ldr	r3, [r7, #24]
 8000ad2:	4313      	orrs	r3, r2
 8000ad4:	60cb      	str	r3, [r1, #12]
 8000ad6:	e006      	b.n	8000ae6 <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000ad8:	4b17      	ldr	r3, [pc, #92]	; (8000b38 <HAL_GPIO_Init+0x2b0>)
 8000ada:	68da      	ldr	r2, [r3, #12]
 8000adc:	69bb      	ldr	r3, [r7, #24]
 8000ade:	43db      	mvns	r3, r3
 8000ae0:	4915      	ldr	r1, [pc, #84]	; (8000b38 <HAL_GPIO_Init+0x2b0>)
 8000ae2:	4013      	ands	r3, r2
 8000ae4:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8000ae6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ae8:	3301      	adds	r3, #1
 8000aea:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000aec:	683b      	ldr	r3, [r7, #0]
 8000aee:	681a      	ldr	r2, [r3, #0]
 8000af0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000af2:	fa22 f303 	lsr.w	r3, r2, r3
 8000af6:	2b00      	cmp	r3, #0
 8000af8:	f47f aed0 	bne.w	800089c <HAL_GPIO_Init+0x14>
  }
}
 8000afc:	bf00      	nop
 8000afe:	372c      	adds	r7, #44	; 0x2c
 8000b00:	46bd      	mov	sp, r7
 8000b02:	bc80      	pop	{r7}
 8000b04:	4770      	bx	lr
 8000b06:	bf00      	nop
 8000b08:	10210000 	.word	0x10210000
 8000b0c:	10110000 	.word	0x10110000
 8000b10:	10120000 	.word	0x10120000
 8000b14:	10310000 	.word	0x10310000
 8000b18:	10320000 	.word	0x10320000
 8000b1c:	10220000 	.word	0x10220000
 8000b20:	40021000 	.word	0x40021000
 8000b24:	40010000 	.word	0x40010000
 8000b28:	40010800 	.word	0x40010800
 8000b2c:	40010c00 	.word	0x40010c00
 8000b30:	40011000 	.word	0x40011000
 8000b34:	40011400 	.word	0x40011400
 8000b38:	40010400 	.word	0x40010400

08000b3c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	b086      	sub	sp, #24
 8000b40:	af00      	add	r7, sp, #0
 8000b42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	2b00      	cmp	r3, #0
 8000b48:	d101      	bne.n	8000b4e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000b4a:	2301      	movs	r3, #1
 8000b4c:	e26c      	b.n	8001028 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	681b      	ldr	r3, [r3, #0]
 8000b52:	f003 0301 	and.w	r3, r3, #1
 8000b56:	2b00      	cmp	r3, #0
 8000b58:	f000 8087 	beq.w	8000c6a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000b5c:	4b92      	ldr	r3, [pc, #584]	; (8000da8 <HAL_RCC_OscConfig+0x26c>)
 8000b5e:	685b      	ldr	r3, [r3, #4]
 8000b60:	f003 030c 	and.w	r3, r3, #12
 8000b64:	2b04      	cmp	r3, #4
 8000b66:	d00c      	beq.n	8000b82 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000b68:	4b8f      	ldr	r3, [pc, #572]	; (8000da8 <HAL_RCC_OscConfig+0x26c>)
 8000b6a:	685b      	ldr	r3, [r3, #4]
 8000b6c:	f003 030c 	and.w	r3, r3, #12
 8000b70:	2b08      	cmp	r3, #8
 8000b72:	d112      	bne.n	8000b9a <HAL_RCC_OscConfig+0x5e>
 8000b74:	4b8c      	ldr	r3, [pc, #560]	; (8000da8 <HAL_RCC_OscConfig+0x26c>)
 8000b76:	685b      	ldr	r3, [r3, #4]
 8000b78:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000b7c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000b80:	d10b      	bne.n	8000b9a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000b82:	4b89      	ldr	r3, [pc, #548]	; (8000da8 <HAL_RCC_OscConfig+0x26c>)
 8000b84:	681b      	ldr	r3, [r3, #0]
 8000b86:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b8a:	2b00      	cmp	r3, #0
 8000b8c:	d06c      	beq.n	8000c68 <HAL_RCC_OscConfig+0x12c>
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	685b      	ldr	r3, [r3, #4]
 8000b92:	2b00      	cmp	r3, #0
 8000b94:	d168      	bne.n	8000c68 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000b96:	2301      	movs	r3, #1
 8000b98:	e246      	b.n	8001028 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	685b      	ldr	r3, [r3, #4]
 8000b9e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000ba2:	d106      	bne.n	8000bb2 <HAL_RCC_OscConfig+0x76>
 8000ba4:	4b80      	ldr	r3, [pc, #512]	; (8000da8 <HAL_RCC_OscConfig+0x26c>)
 8000ba6:	681b      	ldr	r3, [r3, #0]
 8000ba8:	4a7f      	ldr	r2, [pc, #508]	; (8000da8 <HAL_RCC_OscConfig+0x26c>)
 8000baa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000bae:	6013      	str	r3, [r2, #0]
 8000bb0:	e02e      	b.n	8000c10 <HAL_RCC_OscConfig+0xd4>
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	685b      	ldr	r3, [r3, #4]
 8000bb6:	2b00      	cmp	r3, #0
 8000bb8:	d10c      	bne.n	8000bd4 <HAL_RCC_OscConfig+0x98>
 8000bba:	4b7b      	ldr	r3, [pc, #492]	; (8000da8 <HAL_RCC_OscConfig+0x26c>)
 8000bbc:	681b      	ldr	r3, [r3, #0]
 8000bbe:	4a7a      	ldr	r2, [pc, #488]	; (8000da8 <HAL_RCC_OscConfig+0x26c>)
 8000bc0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000bc4:	6013      	str	r3, [r2, #0]
 8000bc6:	4b78      	ldr	r3, [pc, #480]	; (8000da8 <HAL_RCC_OscConfig+0x26c>)
 8000bc8:	681b      	ldr	r3, [r3, #0]
 8000bca:	4a77      	ldr	r2, [pc, #476]	; (8000da8 <HAL_RCC_OscConfig+0x26c>)
 8000bcc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000bd0:	6013      	str	r3, [r2, #0]
 8000bd2:	e01d      	b.n	8000c10 <HAL_RCC_OscConfig+0xd4>
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	685b      	ldr	r3, [r3, #4]
 8000bd8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000bdc:	d10c      	bne.n	8000bf8 <HAL_RCC_OscConfig+0xbc>
 8000bde:	4b72      	ldr	r3, [pc, #456]	; (8000da8 <HAL_RCC_OscConfig+0x26c>)
 8000be0:	681b      	ldr	r3, [r3, #0]
 8000be2:	4a71      	ldr	r2, [pc, #452]	; (8000da8 <HAL_RCC_OscConfig+0x26c>)
 8000be4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000be8:	6013      	str	r3, [r2, #0]
 8000bea:	4b6f      	ldr	r3, [pc, #444]	; (8000da8 <HAL_RCC_OscConfig+0x26c>)
 8000bec:	681b      	ldr	r3, [r3, #0]
 8000bee:	4a6e      	ldr	r2, [pc, #440]	; (8000da8 <HAL_RCC_OscConfig+0x26c>)
 8000bf0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000bf4:	6013      	str	r3, [r2, #0]
 8000bf6:	e00b      	b.n	8000c10 <HAL_RCC_OscConfig+0xd4>
 8000bf8:	4b6b      	ldr	r3, [pc, #428]	; (8000da8 <HAL_RCC_OscConfig+0x26c>)
 8000bfa:	681b      	ldr	r3, [r3, #0]
 8000bfc:	4a6a      	ldr	r2, [pc, #424]	; (8000da8 <HAL_RCC_OscConfig+0x26c>)
 8000bfe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000c02:	6013      	str	r3, [r2, #0]
 8000c04:	4b68      	ldr	r3, [pc, #416]	; (8000da8 <HAL_RCC_OscConfig+0x26c>)
 8000c06:	681b      	ldr	r3, [r3, #0]
 8000c08:	4a67      	ldr	r2, [pc, #412]	; (8000da8 <HAL_RCC_OscConfig+0x26c>)
 8000c0a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000c0e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	685b      	ldr	r3, [r3, #4]
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	d013      	beq.n	8000c40 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c18:	f7ff fd48 	bl	80006ac <HAL_GetTick>
 8000c1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000c1e:	e008      	b.n	8000c32 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000c20:	f7ff fd44 	bl	80006ac <HAL_GetTick>
 8000c24:	4602      	mov	r2, r0
 8000c26:	693b      	ldr	r3, [r7, #16]
 8000c28:	1ad3      	subs	r3, r2, r3
 8000c2a:	2b64      	cmp	r3, #100	; 0x64
 8000c2c:	d901      	bls.n	8000c32 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000c2e:	2303      	movs	r3, #3
 8000c30:	e1fa      	b.n	8001028 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000c32:	4b5d      	ldr	r3, [pc, #372]	; (8000da8 <HAL_RCC_OscConfig+0x26c>)
 8000c34:	681b      	ldr	r3, [r3, #0]
 8000c36:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c3a:	2b00      	cmp	r3, #0
 8000c3c:	d0f0      	beq.n	8000c20 <HAL_RCC_OscConfig+0xe4>
 8000c3e:	e014      	b.n	8000c6a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c40:	f7ff fd34 	bl	80006ac <HAL_GetTick>
 8000c44:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000c46:	e008      	b.n	8000c5a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000c48:	f7ff fd30 	bl	80006ac <HAL_GetTick>
 8000c4c:	4602      	mov	r2, r0
 8000c4e:	693b      	ldr	r3, [r7, #16]
 8000c50:	1ad3      	subs	r3, r2, r3
 8000c52:	2b64      	cmp	r3, #100	; 0x64
 8000c54:	d901      	bls.n	8000c5a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000c56:	2303      	movs	r3, #3
 8000c58:	e1e6      	b.n	8001028 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000c5a:	4b53      	ldr	r3, [pc, #332]	; (8000da8 <HAL_RCC_OscConfig+0x26c>)
 8000c5c:	681b      	ldr	r3, [r3, #0]
 8000c5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c62:	2b00      	cmp	r3, #0
 8000c64:	d1f0      	bne.n	8000c48 <HAL_RCC_OscConfig+0x10c>
 8000c66:	e000      	b.n	8000c6a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000c68:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	681b      	ldr	r3, [r3, #0]
 8000c6e:	f003 0302 	and.w	r3, r3, #2
 8000c72:	2b00      	cmp	r3, #0
 8000c74:	d063      	beq.n	8000d3e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000c76:	4b4c      	ldr	r3, [pc, #304]	; (8000da8 <HAL_RCC_OscConfig+0x26c>)
 8000c78:	685b      	ldr	r3, [r3, #4]
 8000c7a:	f003 030c 	and.w	r3, r3, #12
 8000c7e:	2b00      	cmp	r3, #0
 8000c80:	d00b      	beq.n	8000c9a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000c82:	4b49      	ldr	r3, [pc, #292]	; (8000da8 <HAL_RCC_OscConfig+0x26c>)
 8000c84:	685b      	ldr	r3, [r3, #4]
 8000c86:	f003 030c 	and.w	r3, r3, #12
 8000c8a:	2b08      	cmp	r3, #8
 8000c8c:	d11c      	bne.n	8000cc8 <HAL_RCC_OscConfig+0x18c>
 8000c8e:	4b46      	ldr	r3, [pc, #280]	; (8000da8 <HAL_RCC_OscConfig+0x26c>)
 8000c90:	685b      	ldr	r3, [r3, #4]
 8000c92:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000c96:	2b00      	cmp	r3, #0
 8000c98:	d116      	bne.n	8000cc8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000c9a:	4b43      	ldr	r3, [pc, #268]	; (8000da8 <HAL_RCC_OscConfig+0x26c>)
 8000c9c:	681b      	ldr	r3, [r3, #0]
 8000c9e:	f003 0302 	and.w	r3, r3, #2
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	d005      	beq.n	8000cb2 <HAL_RCC_OscConfig+0x176>
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	691b      	ldr	r3, [r3, #16]
 8000caa:	2b01      	cmp	r3, #1
 8000cac:	d001      	beq.n	8000cb2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000cae:	2301      	movs	r3, #1
 8000cb0:	e1ba      	b.n	8001028 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000cb2:	4b3d      	ldr	r3, [pc, #244]	; (8000da8 <HAL_RCC_OscConfig+0x26c>)
 8000cb4:	681b      	ldr	r3, [r3, #0]
 8000cb6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	695b      	ldr	r3, [r3, #20]
 8000cbe:	00db      	lsls	r3, r3, #3
 8000cc0:	4939      	ldr	r1, [pc, #228]	; (8000da8 <HAL_RCC_OscConfig+0x26c>)
 8000cc2:	4313      	orrs	r3, r2
 8000cc4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000cc6:	e03a      	b.n	8000d3e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	691b      	ldr	r3, [r3, #16]
 8000ccc:	2b00      	cmp	r3, #0
 8000cce:	d020      	beq.n	8000d12 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000cd0:	4b36      	ldr	r3, [pc, #216]	; (8000dac <HAL_RCC_OscConfig+0x270>)
 8000cd2:	2201      	movs	r2, #1
 8000cd4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000cd6:	f7ff fce9 	bl	80006ac <HAL_GetTick>
 8000cda:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000cdc:	e008      	b.n	8000cf0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000cde:	f7ff fce5 	bl	80006ac <HAL_GetTick>
 8000ce2:	4602      	mov	r2, r0
 8000ce4:	693b      	ldr	r3, [r7, #16]
 8000ce6:	1ad3      	subs	r3, r2, r3
 8000ce8:	2b02      	cmp	r3, #2
 8000cea:	d901      	bls.n	8000cf0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000cec:	2303      	movs	r3, #3
 8000cee:	e19b      	b.n	8001028 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000cf0:	4b2d      	ldr	r3, [pc, #180]	; (8000da8 <HAL_RCC_OscConfig+0x26c>)
 8000cf2:	681b      	ldr	r3, [r3, #0]
 8000cf4:	f003 0302 	and.w	r3, r3, #2
 8000cf8:	2b00      	cmp	r3, #0
 8000cfa:	d0f0      	beq.n	8000cde <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000cfc:	4b2a      	ldr	r3, [pc, #168]	; (8000da8 <HAL_RCC_OscConfig+0x26c>)
 8000cfe:	681b      	ldr	r3, [r3, #0]
 8000d00:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	695b      	ldr	r3, [r3, #20]
 8000d08:	00db      	lsls	r3, r3, #3
 8000d0a:	4927      	ldr	r1, [pc, #156]	; (8000da8 <HAL_RCC_OscConfig+0x26c>)
 8000d0c:	4313      	orrs	r3, r2
 8000d0e:	600b      	str	r3, [r1, #0]
 8000d10:	e015      	b.n	8000d3e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000d12:	4b26      	ldr	r3, [pc, #152]	; (8000dac <HAL_RCC_OscConfig+0x270>)
 8000d14:	2200      	movs	r2, #0
 8000d16:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d18:	f7ff fcc8 	bl	80006ac <HAL_GetTick>
 8000d1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000d1e:	e008      	b.n	8000d32 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000d20:	f7ff fcc4 	bl	80006ac <HAL_GetTick>
 8000d24:	4602      	mov	r2, r0
 8000d26:	693b      	ldr	r3, [r7, #16]
 8000d28:	1ad3      	subs	r3, r2, r3
 8000d2a:	2b02      	cmp	r3, #2
 8000d2c:	d901      	bls.n	8000d32 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000d2e:	2303      	movs	r3, #3
 8000d30:	e17a      	b.n	8001028 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000d32:	4b1d      	ldr	r3, [pc, #116]	; (8000da8 <HAL_RCC_OscConfig+0x26c>)
 8000d34:	681b      	ldr	r3, [r3, #0]
 8000d36:	f003 0302 	and.w	r3, r3, #2
 8000d3a:	2b00      	cmp	r3, #0
 8000d3c:	d1f0      	bne.n	8000d20 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	681b      	ldr	r3, [r3, #0]
 8000d42:	f003 0308 	and.w	r3, r3, #8
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	d03a      	beq.n	8000dc0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	699b      	ldr	r3, [r3, #24]
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	d019      	beq.n	8000d86 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000d52:	4b17      	ldr	r3, [pc, #92]	; (8000db0 <HAL_RCC_OscConfig+0x274>)
 8000d54:	2201      	movs	r2, #1
 8000d56:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000d58:	f7ff fca8 	bl	80006ac <HAL_GetTick>
 8000d5c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000d5e:	e008      	b.n	8000d72 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000d60:	f7ff fca4 	bl	80006ac <HAL_GetTick>
 8000d64:	4602      	mov	r2, r0
 8000d66:	693b      	ldr	r3, [r7, #16]
 8000d68:	1ad3      	subs	r3, r2, r3
 8000d6a:	2b02      	cmp	r3, #2
 8000d6c:	d901      	bls.n	8000d72 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8000d6e:	2303      	movs	r3, #3
 8000d70:	e15a      	b.n	8001028 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000d72:	4b0d      	ldr	r3, [pc, #52]	; (8000da8 <HAL_RCC_OscConfig+0x26c>)
 8000d74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d76:	f003 0302 	and.w	r3, r3, #2
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	d0f0      	beq.n	8000d60 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8000d7e:	2001      	movs	r0, #1
 8000d80:	f000 fada 	bl	8001338 <RCC_Delay>
 8000d84:	e01c      	b.n	8000dc0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000d86:	4b0a      	ldr	r3, [pc, #40]	; (8000db0 <HAL_RCC_OscConfig+0x274>)
 8000d88:	2200      	movs	r2, #0
 8000d8a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000d8c:	f7ff fc8e 	bl	80006ac <HAL_GetTick>
 8000d90:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000d92:	e00f      	b.n	8000db4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000d94:	f7ff fc8a 	bl	80006ac <HAL_GetTick>
 8000d98:	4602      	mov	r2, r0
 8000d9a:	693b      	ldr	r3, [r7, #16]
 8000d9c:	1ad3      	subs	r3, r2, r3
 8000d9e:	2b02      	cmp	r3, #2
 8000da0:	d908      	bls.n	8000db4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8000da2:	2303      	movs	r3, #3
 8000da4:	e140      	b.n	8001028 <HAL_RCC_OscConfig+0x4ec>
 8000da6:	bf00      	nop
 8000da8:	40021000 	.word	0x40021000
 8000dac:	42420000 	.word	0x42420000
 8000db0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000db4:	4b9e      	ldr	r3, [pc, #632]	; (8001030 <HAL_RCC_OscConfig+0x4f4>)
 8000db6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000db8:	f003 0302 	and.w	r3, r3, #2
 8000dbc:	2b00      	cmp	r3, #0
 8000dbe:	d1e9      	bne.n	8000d94 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	681b      	ldr	r3, [r3, #0]
 8000dc4:	f003 0304 	and.w	r3, r3, #4
 8000dc8:	2b00      	cmp	r3, #0
 8000dca:	f000 80a6 	beq.w	8000f1a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000dce:	2300      	movs	r3, #0
 8000dd0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000dd2:	4b97      	ldr	r3, [pc, #604]	; (8001030 <HAL_RCC_OscConfig+0x4f4>)
 8000dd4:	69db      	ldr	r3, [r3, #28]
 8000dd6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000dda:	2b00      	cmp	r3, #0
 8000ddc:	d10d      	bne.n	8000dfa <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000dde:	4b94      	ldr	r3, [pc, #592]	; (8001030 <HAL_RCC_OscConfig+0x4f4>)
 8000de0:	69db      	ldr	r3, [r3, #28]
 8000de2:	4a93      	ldr	r2, [pc, #588]	; (8001030 <HAL_RCC_OscConfig+0x4f4>)
 8000de4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000de8:	61d3      	str	r3, [r2, #28]
 8000dea:	4b91      	ldr	r3, [pc, #580]	; (8001030 <HAL_RCC_OscConfig+0x4f4>)
 8000dec:	69db      	ldr	r3, [r3, #28]
 8000dee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000df2:	60bb      	str	r3, [r7, #8]
 8000df4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000df6:	2301      	movs	r3, #1
 8000df8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000dfa:	4b8e      	ldr	r3, [pc, #568]	; (8001034 <HAL_RCC_OscConfig+0x4f8>)
 8000dfc:	681b      	ldr	r3, [r3, #0]
 8000dfe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d118      	bne.n	8000e38 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000e06:	4b8b      	ldr	r3, [pc, #556]	; (8001034 <HAL_RCC_OscConfig+0x4f8>)
 8000e08:	681b      	ldr	r3, [r3, #0]
 8000e0a:	4a8a      	ldr	r2, [pc, #552]	; (8001034 <HAL_RCC_OscConfig+0x4f8>)
 8000e0c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000e10:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000e12:	f7ff fc4b 	bl	80006ac <HAL_GetTick>
 8000e16:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000e18:	e008      	b.n	8000e2c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000e1a:	f7ff fc47 	bl	80006ac <HAL_GetTick>
 8000e1e:	4602      	mov	r2, r0
 8000e20:	693b      	ldr	r3, [r7, #16]
 8000e22:	1ad3      	subs	r3, r2, r3
 8000e24:	2b64      	cmp	r3, #100	; 0x64
 8000e26:	d901      	bls.n	8000e2c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8000e28:	2303      	movs	r3, #3
 8000e2a:	e0fd      	b.n	8001028 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000e2c:	4b81      	ldr	r3, [pc, #516]	; (8001034 <HAL_RCC_OscConfig+0x4f8>)
 8000e2e:	681b      	ldr	r3, [r3, #0]
 8000e30:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000e34:	2b00      	cmp	r3, #0
 8000e36:	d0f0      	beq.n	8000e1a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	68db      	ldr	r3, [r3, #12]
 8000e3c:	2b01      	cmp	r3, #1
 8000e3e:	d106      	bne.n	8000e4e <HAL_RCC_OscConfig+0x312>
 8000e40:	4b7b      	ldr	r3, [pc, #492]	; (8001030 <HAL_RCC_OscConfig+0x4f4>)
 8000e42:	6a1b      	ldr	r3, [r3, #32]
 8000e44:	4a7a      	ldr	r2, [pc, #488]	; (8001030 <HAL_RCC_OscConfig+0x4f4>)
 8000e46:	f043 0301 	orr.w	r3, r3, #1
 8000e4a:	6213      	str	r3, [r2, #32]
 8000e4c:	e02d      	b.n	8000eaa <HAL_RCC_OscConfig+0x36e>
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	68db      	ldr	r3, [r3, #12]
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	d10c      	bne.n	8000e70 <HAL_RCC_OscConfig+0x334>
 8000e56:	4b76      	ldr	r3, [pc, #472]	; (8001030 <HAL_RCC_OscConfig+0x4f4>)
 8000e58:	6a1b      	ldr	r3, [r3, #32]
 8000e5a:	4a75      	ldr	r2, [pc, #468]	; (8001030 <HAL_RCC_OscConfig+0x4f4>)
 8000e5c:	f023 0301 	bic.w	r3, r3, #1
 8000e60:	6213      	str	r3, [r2, #32]
 8000e62:	4b73      	ldr	r3, [pc, #460]	; (8001030 <HAL_RCC_OscConfig+0x4f4>)
 8000e64:	6a1b      	ldr	r3, [r3, #32]
 8000e66:	4a72      	ldr	r2, [pc, #456]	; (8001030 <HAL_RCC_OscConfig+0x4f4>)
 8000e68:	f023 0304 	bic.w	r3, r3, #4
 8000e6c:	6213      	str	r3, [r2, #32]
 8000e6e:	e01c      	b.n	8000eaa <HAL_RCC_OscConfig+0x36e>
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	68db      	ldr	r3, [r3, #12]
 8000e74:	2b05      	cmp	r3, #5
 8000e76:	d10c      	bne.n	8000e92 <HAL_RCC_OscConfig+0x356>
 8000e78:	4b6d      	ldr	r3, [pc, #436]	; (8001030 <HAL_RCC_OscConfig+0x4f4>)
 8000e7a:	6a1b      	ldr	r3, [r3, #32]
 8000e7c:	4a6c      	ldr	r2, [pc, #432]	; (8001030 <HAL_RCC_OscConfig+0x4f4>)
 8000e7e:	f043 0304 	orr.w	r3, r3, #4
 8000e82:	6213      	str	r3, [r2, #32]
 8000e84:	4b6a      	ldr	r3, [pc, #424]	; (8001030 <HAL_RCC_OscConfig+0x4f4>)
 8000e86:	6a1b      	ldr	r3, [r3, #32]
 8000e88:	4a69      	ldr	r2, [pc, #420]	; (8001030 <HAL_RCC_OscConfig+0x4f4>)
 8000e8a:	f043 0301 	orr.w	r3, r3, #1
 8000e8e:	6213      	str	r3, [r2, #32]
 8000e90:	e00b      	b.n	8000eaa <HAL_RCC_OscConfig+0x36e>
 8000e92:	4b67      	ldr	r3, [pc, #412]	; (8001030 <HAL_RCC_OscConfig+0x4f4>)
 8000e94:	6a1b      	ldr	r3, [r3, #32]
 8000e96:	4a66      	ldr	r2, [pc, #408]	; (8001030 <HAL_RCC_OscConfig+0x4f4>)
 8000e98:	f023 0301 	bic.w	r3, r3, #1
 8000e9c:	6213      	str	r3, [r2, #32]
 8000e9e:	4b64      	ldr	r3, [pc, #400]	; (8001030 <HAL_RCC_OscConfig+0x4f4>)
 8000ea0:	6a1b      	ldr	r3, [r3, #32]
 8000ea2:	4a63      	ldr	r2, [pc, #396]	; (8001030 <HAL_RCC_OscConfig+0x4f4>)
 8000ea4:	f023 0304 	bic.w	r3, r3, #4
 8000ea8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	68db      	ldr	r3, [r3, #12]
 8000eae:	2b00      	cmp	r3, #0
 8000eb0:	d015      	beq.n	8000ede <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000eb2:	f7ff fbfb 	bl	80006ac <HAL_GetTick>
 8000eb6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000eb8:	e00a      	b.n	8000ed0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000eba:	f7ff fbf7 	bl	80006ac <HAL_GetTick>
 8000ebe:	4602      	mov	r2, r0
 8000ec0:	693b      	ldr	r3, [r7, #16]
 8000ec2:	1ad3      	subs	r3, r2, r3
 8000ec4:	f241 3288 	movw	r2, #5000	; 0x1388
 8000ec8:	4293      	cmp	r3, r2
 8000eca:	d901      	bls.n	8000ed0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8000ecc:	2303      	movs	r3, #3
 8000ece:	e0ab      	b.n	8001028 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000ed0:	4b57      	ldr	r3, [pc, #348]	; (8001030 <HAL_RCC_OscConfig+0x4f4>)
 8000ed2:	6a1b      	ldr	r3, [r3, #32]
 8000ed4:	f003 0302 	and.w	r3, r3, #2
 8000ed8:	2b00      	cmp	r3, #0
 8000eda:	d0ee      	beq.n	8000eba <HAL_RCC_OscConfig+0x37e>
 8000edc:	e014      	b.n	8000f08 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000ede:	f7ff fbe5 	bl	80006ac <HAL_GetTick>
 8000ee2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000ee4:	e00a      	b.n	8000efc <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000ee6:	f7ff fbe1 	bl	80006ac <HAL_GetTick>
 8000eea:	4602      	mov	r2, r0
 8000eec:	693b      	ldr	r3, [r7, #16]
 8000eee:	1ad3      	subs	r3, r2, r3
 8000ef0:	f241 3288 	movw	r2, #5000	; 0x1388
 8000ef4:	4293      	cmp	r3, r2
 8000ef6:	d901      	bls.n	8000efc <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8000ef8:	2303      	movs	r3, #3
 8000efa:	e095      	b.n	8001028 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000efc:	4b4c      	ldr	r3, [pc, #304]	; (8001030 <HAL_RCC_OscConfig+0x4f4>)
 8000efe:	6a1b      	ldr	r3, [r3, #32]
 8000f00:	f003 0302 	and.w	r3, r3, #2
 8000f04:	2b00      	cmp	r3, #0
 8000f06:	d1ee      	bne.n	8000ee6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8000f08:	7dfb      	ldrb	r3, [r7, #23]
 8000f0a:	2b01      	cmp	r3, #1
 8000f0c:	d105      	bne.n	8000f1a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000f0e:	4b48      	ldr	r3, [pc, #288]	; (8001030 <HAL_RCC_OscConfig+0x4f4>)
 8000f10:	69db      	ldr	r3, [r3, #28]
 8000f12:	4a47      	ldr	r2, [pc, #284]	; (8001030 <HAL_RCC_OscConfig+0x4f4>)
 8000f14:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000f18:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	69db      	ldr	r3, [r3, #28]
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	f000 8081 	beq.w	8001026 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000f24:	4b42      	ldr	r3, [pc, #264]	; (8001030 <HAL_RCC_OscConfig+0x4f4>)
 8000f26:	685b      	ldr	r3, [r3, #4]
 8000f28:	f003 030c 	and.w	r3, r3, #12
 8000f2c:	2b08      	cmp	r3, #8
 8000f2e:	d061      	beq.n	8000ff4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	69db      	ldr	r3, [r3, #28]
 8000f34:	2b02      	cmp	r3, #2
 8000f36:	d146      	bne.n	8000fc6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000f38:	4b3f      	ldr	r3, [pc, #252]	; (8001038 <HAL_RCC_OscConfig+0x4fc>)
 8000f3a:	2200      	movs	r2, #0
 8000f3c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f3e:	f7ff fbb5 	bl	80006ac <HAL_GetTick>
 8000f42:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000f44:	e008      	b.n	8000f58 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000f46:	f7ff fbb1 	bl	80006ac <HAL_GetTick>
 8000f4a:	4602      	mov	r2, r0
 8000f4c:	693b      	ldr	r3, [r7, #16]
 8000f4e:	1ad3      	subs	r3, r2, r3
 8000f50:	2b02      	cmp	r3, #2
 8000f52:	d901      	bls.n	8000f58 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8000f54:	2303      	movs	r3, #3
 8000f56:	e067      	b.n	8001028 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000f58:	4b35      	ldr	r3, [pc, #212]	; (8001030 <HAL_RCC_OscConfig+0x4f4>)
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000f60:	2b00      	cmp	r3, #0
 8000f62:	d1f0      	bne.n	8000f46 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	6a1b      	ldr	r3, [r3, #32]
 8000f68:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000f6c:	d108      	bne.n	8000f80 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000f6e:	4b30      	ldr	r3, [pc, #192]	; (8001030 <HAL_RCC_OscConfig+0x4f4>)
 8000f70:	685b      	ldr	r3, [r3, #4]
 8000f72:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	689b      	ldr	r3, [r3, #8]
 8000f7a:	492d      	ldr	r1, [pc, #180]	; (8001030 <HAL_RCC_OscConfig+0x4f4>)
 8000f7c:	4313      	orrs	r3, r2
 8000f7e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000f80:	4b2b      	ldr	r3, [pc, #172]	; (8001030 <HAL_RCC_OscConfig+0x4f4>)
 8000f82:	685b      	ldr	r3, [r3, #4]
 8000f84:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	6a19      	ldr	r1, [r3, #32]
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f90:	430b      	orrs	r3, r1
 8000f92:	4927      	ldr	r1, [pc, #156]	; (8001030 <HAL_RCC_OscConfig+0x4f4>)
 8000f94:	4313      	orrs	r3, r2
 8000f96:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000f98:	4b27      	ldr	r3, [pc, #156]	; (8001038 <HAL_RCC_OscConfig+0x4fc>)
 8000f9a:	2201      	movs	r2, #1
 8000f9c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f9e:	f7ff fb85 	bl	80006ac <HAL_GetTick>
 8000fa2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000fa4:	e008      	b.n	8000fb8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000fa6:	f7ff fb81 	bl	80006ac <HAL_GetTick>
 8000faa:	4602      	mov	r2, r0
 8000fac:	693b      	ldr	r3, [r7, #16]
 8000fae:	1ad3      	subs	r3, r2, r3
 8000fb0:	2b02      	cmp	r3, #2
 8000fb2:	d901      	bls.n	8000fb8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8000fb4:	2303      	movs	r3, #3
 8000fb6:	e037      	b.n	8001028 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000fb8:	4b1d      	ldr	r3, [pc, #116]	; (8001030 <HAL_RCC_OscConfig+0x4f4>)
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	d0f0      	beq.n	8000fa6 <HAL_RCC_OscConfig+0x46a>
 8000fc4:	e02f      	b.n	8001026 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000fc6:	4b1c      	ldr	r3, [pc, #112]	; (8001038 <HAL_RCC_OscConfig+0x4fc>)
 8000fc8:	2200      	movs	r2, #0
 8000fca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fcc:	f7ff fb6e 	bl	80006ac <HAL_GetTick>
 8000fd0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000fd2:	e008      	b.n	8000fe6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000fd4:	f7ff fb6a 	bl	80006ac <HAL_GetTick>
 8000fd8:	4602      	mov	r2, r0
 8000fda:	693b      	ldr	r3, [r7, #16]
 8000fdc:	1ad3      	subs	r3, r2, r3
 8000fde:	2b02      	cmp	r3, #2
 8000fe0:	d901      	bls.n	8000fe6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8000fe2:	2303      	movs	r3, #3
 8000fe4:	e020      	b.n	8001028 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000fe6:	4b12      	ldr	r3, [pc, #72]	; (8001030 <HAL_RCC_OscConfig+0x4f4>)
 8000fe8:	681b      	ldr	r3, [r3, #0]
 8000fea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d1f0      	bne.n	8000fd4 <HAL_RCC_OscConfig+0x498>
 8000ff2:	e018      	b.n	8001026 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	69db      	ldr	r3, [r3, #28]
 8000ff8:	2b01      	cmp	r3, #1
 8000ffa:	d101      	bne.n	8001000 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8000ffc:	2301      	movs	r3, #1
 8000ffe:	e013      	b.n	8001028 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001000:	4b0b      	ldr	r3, [pc, #44]	; (8001030 <HAL_RCC_OscConfig+0x4f4>)
 8001002:	685b      	ldr	r3, [r3, #4]
 8001004:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001006:	68fb      	ldr	r3, [r7, #12]
 8001008:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	6a1b      	ldr	r3, [r3, #32]
 8001010:	429a      	cmp	r2, r3
 8001012:	d106      	bne.n	8001022 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001014:	68fb      	ldr	r3, [r7, #12]
 8001016:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800101e:	429a      	cmp	r2, r3
 8001020:	d001      	beq.n	8001026 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8001022:	2301      	movs	r3, #1
 8001024:	e000      	b.n	8001028 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8001026:	2300      	movs	r3, #0
}
 8001028:	4618      	mov	r0, r3
 800102a:	3718      	adds	r7, #24
 800102c:	46bd      	mov	sp, r7
 800102e:	bd80      	pop	{r7, pc}
 8001030:	40021000 	.word	0x40021000
 8001034:	40007000 	.word	0x40007000
 8001038:	42420060 	.word	0x42420060

0800103c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800103c:	b580      	push	{r7, lr}
 800103e:	b084      	sub	sp, #16
 8001040:	af00      	add	r7, sp, #0
 8001042:	6078      	str	r0, [r7, #4]
 8001044:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	2b00      	cmp	r3, #0
 800104a:	d101      	bne.n	8001050 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800104c:	2301      	movs	r3, #1
 800104e:	e0d0      	b.n	80011f2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001050:	4b6a      	ldr	r3, [pc, #424]	; (80011fc <HAL_RCC_ClockConfig+0x1c0>)
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	f003 0307 	and.w	r3, r3, #7
 8001058:	683a      	ldr	r2, [r7, #0]
 800105a:	429a      	cmp	r2, r3
 800105c:	d910      	bls.n	8001080 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800105e:	4b67      	ldr	r3, [pc, #412]	; (80011fc <HAL_RCC_ClockConfig+0x1c0>)
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	f023 0207 	bic.w	r2, r3, #7
 8001066:	4965      	ldr	r1, [pc, #404]	; (80011fc <HAL_RCC_ClockConfig+0x1c0>)
 8001068:	683b      	ldr	r3, [r7, #0]
 800106a:	4313      	orrs	r3, r2
 800106c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800106e:	4b63      	ldr	r3, [pc, #396]	; (80011fc <HAL_RCC_ClockConfig+0x1c0>)
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	f003 0307 	and.w	r3, r3, #7
 8001076:	683a      	ldr	r2, [r7, #0]
 8001078:	429a      	cmp	r2, r3
 800107a:	d001      	beq.n	8001080 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800107c:	2301      	movs	r3, #1
 800107e:	e0b8      	b.n	80011f2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	f003 0302 	and.w	r3, r3, #2
 8001088:	2b00      	cmp	r3, #0
 800108a:	d020      	beq.n	80010ce <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	f003 0304 	and.w	r3, r3, #4
 8001094:	2b00      	cmp	r3, #0
 8001096:	d005      	beq.n	80010a4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001098:	4b59      	ldr	r3, [pc, #356]	; (8001200 <HAL_RCC_ClockConfig+0x1c4>)
 800109a:	685b      	ldr	r3, [r3, #4]
 800109c:	4a58      	ldr	r2, [pc, #352]	; (8001200 <HAL_RCC_ClockConfig+0x1c4>)
 800109e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80010a2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	f003 0308 	and.w	r3, r3, #8
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d005      	beq.n	80010bc <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80010b0:	4b53      	ldr	r3, [pc, #332]	; (8001200 <HAL_RCC_ClockConfig+0x1c4>)
 80010b2:	685b      	ldr	r3, [r3, #4]
 80010b4:	4a52      	ldr	r2, [pc, #328]	; (8001200 <HAL_RCC_ClockConfig+0x1c4>)
 80010b6:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80010ba:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80010bc:	4b50      	ldr	r3, [pc, #320]	; (8001200 <HAL_RCC_ClockConfig+0x1c4>)
 80010be:	685b      	ldr	r3, [r3, #4]
 80010c0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	689b      	ldr	r3, [r3, #8]
 80010c8:	494d      	ldr	r1, [pc, #308]	; (8001200 <HAL_RCC_ClockConfig+0x1c4>)
 80010ca:	4313      	orrs	r3, r2
 80010cc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	f003 0301 	and.w	r3, r3, #1
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d040      	beq.n	800115c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	685b      	ldr	r3, [r3, #4]
 80010de:	2b01      	cmp	r3, #1
 80010e0:	d107      	bne.n	80010f2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80010e2:	4b47      	ldr	r3, [pc, #284]	; (8001200 <HAL_RCC_ClockConfig+0x1c4>)
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d115      	bne.n	800111a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80010ee:	2301      	movs	r3, #1
 80010f0:	e07f      	b.n	80011f2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	685b      	ldr	r3, [r3, #4]
 80010f6:	2b02      	cmp	r3, #2
 80010f8:	d107      	bne.n	800110a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80010fa:	4b41      	ldr	r3, [pc, #260]	; (8001200 <HAL_RCC_ClockConfig+0x1c4>)
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001102:	2b00      	cmp	r3, #0
 8001104:	d109      	bne.n	800111a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001106:	2301      	movs	r3, #1
 8001108:	e073      	b.n	80011f2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800110a:	4b3d      	ldr	r3, [pc, #244]	; (8001200 <HAL_RCC_ClockConfig+0x1c4>)
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	f003 0302 	and.w	r3, r3, #2
 8001112:	2b00      	cmp	r3, #0
 8001114:	d101      	bne.n	800111a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001116:	2301      	movs	r3, #1
 8001118:	e06b      	b.n	80011f2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800111a:	4b39      	ldr	r3, [pc, #228]	; (8001200 <HAL_RCC_ClockConfig+0x1c4>)
 800111c:	685b      	ldr	r3, [r3, #4]
 800111e:	f023 0203 	bic.w	r2, r3, #3
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	685b      	ldr	r3, [r3, #4]
 8001126:	4936      	ldr	r1, [pc, #216]	; (8001200 <HAL_RCC_ClockConfig+0x1c4>)
 8001128:	4313      	orrs	r3, r2
 800112a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800112c:	f7ff fabe 	bl	80006ac <HAL_GetTick>
 8001130:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001132:	e00a      	b.n	800114a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001134:	f7ff faba 	bl	80006ac <HAL_GetTick>
 8001138:	4602      	mov	r2, r0
 800113a:	68fb      	ldr	r3, [r7, #12]
 800113c:	1ad3      	subs	r3, r2, r3
 800113e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001142:	4293      	cmp	r3, r2
 8001144:	d901      	bls.n	800114a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001146:	2303      	movs	r3, #3
 8001148:	e053      	b.n	80011f2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800114a:	4b2d      	ldr	r3, [pc, #180]	; (8001200 <HAL_RCC_ClockConfig+0x1c4>)
 800114c:	685b      	ldr	r3, [r3, #4]
 800114e:	f003 020c 	and.w	r2, r3, #12
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	685b      	ldr	r3, [r3, #4]
 8001156:	009b      	lsls	r3, r3, #2
 8001158:	429a      	cmp	r2, r3
 800115a:	d1eb      	bne.n	8001134 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800115c:	4b27      	ldr	r3, [pc, #156]	; (80011fc <HAL_RCC_ClockConfig+0x1c0>)
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	f003 0307 	and.w	r3, r3, #7
 8001164:	683a      	ldr	r2, [r7, #0]
 8001166:	429a      	cmp	r2, r3
 8001168:	d210      	bcs.n	800118c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800116a:	4b24      	ldr	r3, [pc, #144]	; (80011fc <HAL_RCC_ClockConfig+0x1c0>)
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	f023 0207 	bic.w	r2, r3, #7
 8001172:	4922      	ldr	r1, [pc, #136]	; (80011fc <HAL_RCC_ClockConfig+0x1c0>)
 8001174:	683b      	ldr	r3, [r7, #0]
 8001176:	4313      	orrs	r3, r2
 8001178:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800117a:	4b20      	ldr	r3, [pc, #128]	; (80011fc <HAL_RCC_ClockConfig+0x1c0>)
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	f003 0307 	and.w	r3, r3, #7
 8001182:	683a      	ldr	r2, [r7, #0]
 8001184:	429a      	cmp	r2, r3
 8001186:	d001      	beq.n	800118c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001188:	2301      	movs	r3, #1
 800118a:	e032      	b.n	80011f2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	f003 0304 	and.w	r3, r3, #4
 8001194:	2b00      	cmp	r3, #0
 8001196:	d008      	beq.n	80011aa <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001198:	4b19      	ldr	r3, [pc, #100]	; (8001200 <HAL_RCC_ClockConfig+0x1c4>)
 800119a:	685b      	ldr	r3, [r3, #4]
 800119c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	68db      	ldr	r3, [r3, #12]
 80011a4:	4916      	ldr	r1, [pc, #88]	; (8001200 <HAL_RCC_ClockConfig+0x1c4>)
 80011a6:	4313      	orrs	r3, r2
 80011a8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	f003 0308 	and.w	r3, r3, #8
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d009      	beq.n	80011ca <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80011b6:	4b12      	ldr	r3, [pc, #72]	; (8001200 <HAL_RCC_ClockConfig+0x1c4>)
 80011b8:	685b      	ldr	r3, [r3, #4]
 80011ba:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	691b      	ldr	r3, [r3, #16]
 80011c2:	00db      	lsls	r3, r3, #3
 80011c4:	490e      	ldr	r1, [pc, #56]	; (8001200 <HAL_RCC_ClockConfig+0x1c4>)
 80011c6:	4313      	orrs	r3, r2
 80011c8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80011ca:	f000 f821 	bl	8001210 <HAL_RCC_GetSysClockFreq>
 80011ce:	4601      	mov	r1, r0
 80011d0:	4b0b      	ldr	r3, [pc, #44]	; (8001200 <HAL_RCC_ClockConfig+0x1c4>)
 80011d2:	685b      	ldr	r3, [r3, #4]
 80011d4:	091b      	lsrs	r3, r3, #4
 80011d6:	f003 030f 	and.w	r3, r3, #15
 80011da:	4a0a      	ldr	r2, [pc, #40]	; (8001204 <HAL_RCC_ClockConfig+0x1c8>)
 80011dc:	5cd3      	ldrb	r3, [r2, r3]
 80011de:	fa21 f303 	lsr.w	r3, r1, r3
 80011e2:	4a09      	ldr	r2, [pc, #36]	; (8001208 <HAL_RCC_ClockConfig+0x1cc>)
 80011e4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80011e6:	4b09      	ldr	r3, [pc, #36]	; (800120c <HAL_RCC_ClockConfig+0x1d0>)
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	4618      	mov	r0, r3
 80011ec:	f7ff fa1c 	bl	8000628 <HAL_InitTick>

  return HAL_OK;
 80011f0:	2300      	movs	r3, #0
}
 80011f2:	4618      	mov	r0, r3
 80011f4:	3710      	adds	r7, #16
 80011f6:	46bd      	mov	sp, r7
 80011f8:	bd80      	pop	{r7, pc}
 80011fa:	bf00      	nop
 80011fc:	40022000 	.word	0x40022000
 8001200:	40021000 	.word	0x40021000
 8001204:	08002748 	.word	0x08002748
 8001208:	20000000 	.word	0x20000000
 800120c:	20000004 	.word	0x20000004

08001210 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001210:	b490      	push	{r4, r7}
 8001212:	b08a      	sub	sp, #40	; 0x28
 8001214:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001216:	4b2a      	ldr	r3, [pc, #168]	; (80012c0 <HAL_RCC_GetSysClockFreq+0xb0>)
 8001218:	1d3c      	adds	r4, r7, #4
 800121a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800121c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001220:	4b28      	ldr	r3, [pc, #160]	; (80012c4 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001222:	881b      	ldrh	r3, [r3, #0]
 8001224:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001226:	2300      	movs	r3, #0
 8001228:	61fb      	str	r3, [r7, #28]
 800122a:	2300      	movs	r3, #0
 800122c:	61bb      	str	r3, [r7, #24]
 800122e:	2300      	movs	r3, #0
 8001230:	627b      	str	r3, [r7, #36]	; 0x24
 8001232:	2300      	movs	r3, #0
 8001234:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001236:	2300      	movs	r3, #0
 8001238:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800123a:	4b23      	ldr	r3, [pc, #140]	; (80012c8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800123c:	685b      	ldr	r3, [r3, #4]
 800123e:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001240:	69fb      	ldr	r3, [r7, #28]
 8001242:	f003 030c 	and.w	r3, r3, #12
 8001246:	2b04      	cmp	r3, #4
 8001248:	d002      	beq.n	8001250 <HAL_RCC_GetSysClockFreq+0x40>
 800124a:	2b08      	cmp	r3, #8
 800124c:	d003      	beq.n	8001256 <HAL_RCC_GetSysClockFreq+0x46>
 800124e:	e02d      	b.n	80012ac <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001250:	4b1e      	ldr	r3, [pc, #120]	; (80012cc <HAL_RCC_GetSysClockFreq+0xbc>)
 8001252:	623b      	str	r3, [r7, #32]
      break;
 8001254:	e02d      	b.n	80012b2 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001256:	69fb      	ldr	r3, [r7, #28]
 8001258:	0c9b      	lsrs	r3, r3, #18
 800125a:	f003 030f 	and.w	r3, r3, #15
 800125e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001262:	4413      	add	r3, r2
 8001264:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001268:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800126a:	69fb      	ldr	r3, [r7, #28]
 800126c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001270:	2b00      	cmp	r3, #0
 8001272:	d013      	beq.n	800129c <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001274:	4b14      	ldr	r3, [pc, #80]	; (80012c8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001276:	685b      	ldr	r3, [r3, #4]
 8001278:	0c5b      	lsrs	r3, r3, #17
 800127a:	f003 0301 	and.w	r3, r3, #1
 800127e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001282:	4413      	add	r3, r2
 8001284:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001288:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800128a:	697b      	ldr	r3, [r7, #20]
 800128c:	4a0f      	ldr	r2, [pc, #60]	; (80012cc <HAL_RCC_GetSysClockFreq+0xbc>)
 800128e:	fb02 f203 	mul.w	r2, r2, r3
 8001292:	69bb      	ldr	r3, [r7, #24]
 8001294:	fbb2 f3f3 	udiv	r3, r2, r3
 8001298:	627b      	str	r3, [r7, #36]	; 0x24
 800129a:	e004      	b.n	80012a6 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800129c:	697b      	ldr	r3, [r7, #20]
 800129e:	4a0c      	ldr	r2, [pc, #48]	; (80012d0 <HAL_RCC_GetSysClockFreq+0xc0>)
 80012a0:	fb02 f303 	mul.w	r3, r2, r3
 80012a4:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80012a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012a8:	623b      	str	r3, [r7, #32]
      break;
 80012aa:	e002      	b.n	80012b2 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80012ac:	4b07      	ldr	r3, [pc, #28]	; (80012cc <HAL_RCC_GetSysClockFreq+0xbc>)
 80012ae:	623b      	str	r3, [r7, #32]
      break;
 80012b0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80012b2:	6a3b      	ldr	r3, [r7, #32]
}
 80012b4:	4618      	mov	r0, r3
 80012b6:	3728      	adds	r7, #40	; 0x28
 80012b8:	46bd      	mov	sp, r7
 80012ba:	bc90      	pop	{r4, r7}
 80012bc:	4770      	bx	lr
 80012be:	bf00      	nop
 80012c0:	08002734 	.word	0x08002734
 80012c4:	08002744 	.word	0x08002744
 80012c8:	40021000 	.word	0x40021000
 80012cc:	007a1200 	.word	0x007a1200
 80012d0:	003d0900 	.word	0x003d0900

080012d4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80012d4:	b480      	push	{r7}
 80012d6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80012d8:	4b02      	ldr	r3, [pc, #8]	; (80012e4 <HAL_RCC_GetHCLKFreq+0x10>)
 80012da:	681b      	ldr	r3, [r3, #0]
}
 80012dc:	4618      	mov	r0, r3
 80012de:	46bd      	mov	sp, r7
 80012e0:	bc80      	pop	{r7}
 80012e2:	4770      	bx	lr
 80012e4:	20000000 	.word	0x20000000

080012e8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80012ec:	f7ff fff2 	bl	80012d4 <HAL_RCC_GetHCLKFreq>
 80012f0:	4601      	mov	r1, r0
 80012f2:	4b05      	ldr	r3, [pc, #20]	; (8001308 <HAL_RCC_GetPCLK1Freq+0x20>)
 80012f4:	685b      	ldr	r3, [r3, #4]
 80012f6:	0a1b      	lsrs	r3, r3, #8
 80012f8:	f003 0307 	and.w	r3, r3, #7
 80012fc:	4a03      	ldr	r2, [pc, #12]	; (800130c <HAL_RCC_GetPCLK1Freq+0x24>)
 80012fe:	5cd3      	ldrb	r3, [r2, r3]
 8001300:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001304:	4618      	mov	r0, r3
 8001306:	bd80      	pop	{r7, pc}
 8001308:	40021000 	.word	0x40021000
 800130c:	08002758 	.word	0x08002758

08001310 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001310:	b580      	push	{r7, lr}
 8001312:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001314:	f7ff ffde 	bl	80012d4 <HAL_RCC_GetHCLKFreq>
 8001318:	4601      	mov	r1, r0
 800131a:	4b05      	ldr	r3, [pc, #20]	; (8001330 <HAL_RCC_GetPCLK2Freq+0x20>)
 800131c:	685b      	ldr	r3, [r3, #4]
 800131e:	0adb      	lsrs	r3, r3, #11
 8001320:	f003 0307 	and.w	r3, r3, #7
 8001324:	4a03      	ldr	r2, [pc, #12]	; (8001334 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001326:	5cd3      	ldrb	r3, [r2, r3]
 8001328:	fa21 f303 	lsr.w	r3, r1, r3
}
 800132c:	4618      	mov	r0, r3
 800132e:	bd80      	pop	{r7, pc}
 8001330:	40021000 	.word	0x40021000
 8001334:	08002758 	.word	0x08002758

08001338 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001338:	b480      	push	{r7}
 800133a:	b085      	sub	sp, #20
 800133c:	af00      	add	r7, sp, #0
 800133e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001340:	4b0a      	ldr	r3, [pc, #40]	; (800136c <RCC_Delay+0x34>)
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	4a0a      	ldr	r2, [pc, #40]	; (8001370 <RCC_Delay+0x38>)
 8001346:	fba2 2303 	umull	r2, r3, r2, r3
 800134a:	0a5b      	lsrs	r3, r3, #9
 800134c:	687a      	ldr	r2, [r7, #4]
 800134e:	fb02 f303 	mul.w	r3, r2, r3
 8001352:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001354:	bf00      	nop
  }
  while (Delay --);
 8001356:	68fb      	ldr	r3, [r7, #12]
 8001358:	1e5a      	subs	r2, r3, #1
 800135a:	60fa      	str	r2, [r7, #12]
 800135c:	2b00      	cmp	r3, #0
 800135e:	d1f9      	bne.n	8001354 <RCC_Delay+0x1c>
}
 8001360:	bf00      	nop
 8001362:	3714      	adds	r7, #20
 8001364:	46bd      	mov	sp, r7
 8001366:	bc80      	pop	{r7}
 8001368:	4770      	bx	lr
 800136a:	bf00      	nop
 800136c:	20000000 	.word	0x20000000
 8001370:	10624dd3 	.word	0x10624dd3

08001374 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001374:	b580      	push	{r7, lr}
 8001376:	b082      	sub	sp, #8
 8001378:	af00      	add	r7, sp, #0
 800137a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	2b00      	cmp	r3, #0
 8001380:	d101      	bne.n	8001386 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001382:	2301      	movs	r3, #1
 8001384:	e03f      	b.n	8001406 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800138c:	b2db      	uxtb	r3, r3
 800138e:	2b00      	cmp	r3, #0
 8001390:	d106      	bne.n	80013a0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	2200      	movs	r2, #0
 8001396:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800139a:	6878      	ldr	r0, [r7, #4]
 800139c:	f7fe ffe4 	bl	8000368 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	2224      	movs	r2, #36	; 0x24
 80013a4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	68da      	ldr	r2, [r3, #12]
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80013b6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80013b8:	6878      	ldr	r0, [r7, #4]
 80013ba:	f000 f90b 	bl	80015d4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	691a      	ldr	r2, [r3, #16]
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80013cc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	695a      	ldr	r2, [r3, #20]
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80013dc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	68da      	ldr	r2, [r3, #12]
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80013ec:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	2200      	movs	r2, #0
 80013f2:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	2220      	movs	r2, #32
 80013f8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	2220      	movs	r2, #32
 8001400:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8001404:	2300      	movs	r3, #0
}
 8001406:	4618      	mov	r0, r3
 8001408:	3708      	adds	r7, #8
 800140a:	46bd      	mov	sp, r7
 800140c:	bd80      	pop	{r7, pc}

0800140e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800140e:	b580      	push	{r7, lr}
 8001410:	b088      	sub	sp, #32
 8001412:	af02      	add	r7, sp, #8
 8001414:	60f8      	str	r0, [r7, #12]
 8001416:	60b9      	str	r1, [r7, #8]
 8001418:	603b      	str	r3, [r7, #0]
 800141a:	4613      	mov	r3, r2
 800141c:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 800141e:	2300      	movs	r3, #0
 8001420:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001422:	68fb      	ldr	r3, [r7, #12]
 8001424:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001428:	b2db      	uxtb	r3, r3
 800142a:	2b20      	cmp	r3, #32
 800142c:	f040 8083 	bne.w	8001536 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8001430:	68bb      	ldr	r3, [r7, #8]
 8001432:	2b00      	cmp	r3, #0
 8001434:	d002      	beq.n	800143c <HAL_UART_Transmit+0x2e>
 8001436:	88fb      	ldrh	r3, [r7, #6]
 8001438:	2b00      	cmp	r3, #0
 800143a:	d101      	bne.n	8001440 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 800143c:	2301      	movs	r3, #1
 800143e:	e07b      	b.n	8001538 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001440:	68fb      	ldr	r3, [r7, #12]
 8001442:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001446:	2b01      	cmp	r3, #1
 8001448:	d101      	bne.n	800144e <HAL_UART_Transmit+0x40>
 800144a:	2302      	movs	r3, #2
 800144c:	e074      	b.n	8001538 <HAL_UART_Transmit+0x12a>
 800144e:	68fb      	ldr	r3, [r7, #12]
 8001450:	2201      	movs	r2, #1
 8001452:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001456:	68fb      	ldr	r3, [r7, #12]
 8001458:	2200      	movs	r2, #0
 800145a:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800145c:	68fb      	ldr	r3, [r7, #12]
 800145e:	2221      	movs	r2, #33	; 0x21
 8001460:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8001464:	f7ff f922 	bl	80006ac <HAL_GetTick>
 8001468:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800146a:	68fb      	ldr	r3, [r7, #12]
 800146c:	88fa      	ldrh	r2, [r7, #6]
 800146e:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8001470:	68fb      	ldr	r3, [r7, #12]
 8001472:	88fa      	ldrh	r2, [r7, #6]
 8001474:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8001476:	e042      	b.n	80014fe <HAL_UART_Transmit+0xf0>
    {
      huart->TxXferCount--;
 8001478:	68fb      	ldr	r3, [r7, #12]
 800147a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800147c:	b29b      	uxth	r3, r3
 800147e:	3b01      	subs	r3, #1
 8001480:	b29a      	uxth	r2, r3
 8001482:	68fb      	ldr	r3, [r7, #12]
 8001484:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001486:	68fb      	ldr	r3, [r7, #12]
 8001488:	689b      	ldr	r3, [r3, #8]
 800148a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800148e:	d122      	bne.n	80014d6 <HAL_UART_Transmit+0xc8>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001490:	683b      	ldr	r3, [r7, #0]
 8001492:	9300      	str	r3, [sp, #0]
 8001494:	697b      	ldr	r3, [r7, #20]
 8001496:	2200      	movs	r2, #0
 8001498:	2180      	movs	r1, #128	; 0x80
 800149a:	68f8      	ldr	r0, [r7, #12]
 800149c:	f000 f850 	bl	8001540 <UART_WaitOnFlagUntilTimeout>
 80014a0:	4603      	mov	r3, r0
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d001      	beq.n	80014aa <HAL_UART_Transmit+0x9c>
        {
          return HAL_TIMEOUT;
 80014a6:	2303      	movs	r3, #3
 80014a8:	e046      	b.n	8001538 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 80014aa:	68bb      	ldr	r3, [r7, #8]
 80014ac:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 80014ae:	693b      	ldr	r3, [r7, #16]
 80014b0:	881b      	ldrh	r3, [r3, #0]
 80014b2:	461a      	mov	r2, r3
 80014b4:	68fb      	ldr	r3, [r7, #12]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80014bc:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 80014be:	68fb      	ldr	r3, [r7, #12]
 80014c0:	691b      	ldr	r3, [r3, #16]
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d103      	bne.n	80014ce <HAL_UART_Transmit+0xc0>
        {
          pData += 2U;
 80014c6:	68bb      	ldr	r3, [r7, #8]
 80014c8:	3302      	adds	r3, #2
 80014ca:	60bb      	str	r3, [r7, #8]
 80014cc:	e017      	b.n	80014fe <HAL_UART_Transmit+0xf0>
        }
        else
        {
          pData += 1U;
 80014ce:	68bb      	ldr	r3, [r7, #8]
 80014d0:	3301      	adds	r3, #1
 80014d2:	60bb      	str	r3, [r7, #8]
 80014d4:	e013      	b.n	80014fe <HAL_UART_Transmit+0xf0>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80014d6:	683b      	ldr	r3, [r7, #0]
 80014d8:	9300      	str	r3, [sp, #0]
 80014da:	697b      	ldr	r3, [r7, #20]
 80014dc:	2200      	movs	r2, #0
 80014de:	2180      	movs	r1, #128	; 0x80
 80014e0:	68f8      	ldr	r0, [r7, #12]
 80014e2:	f000 f82d 	bl	8001540 <UART_WaitOnFlagUntilTimeout>
 80014e6:	4603      	mov	r3, r0
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d001      	beq.n	80014f0 <HAL_UART_Transmit+0xe2>
        {
          return HAL_TIMEOUT;
 80014ec:	2303      	movs	r3, #3
 80014ee:	e023      	b.n	8001538 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 80014f0:	68bb      	ldr	r3, [r7, #8]
 80014f2:	1c5a      	adds	r2, r3, #1
 80014f4:	60ba      	str	r2, [r7, #8]
 80014f6:	781a      	ldrb	r2, [r3, #0]
 80014f8:	68fb      	ldr	r3, [r7, #12]
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 80014fe:	68fb      	ldr	r3, [r7, #12]
 8001500:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001502:	b29b      	uxth	r3, r3
 8001504:	2b00      	cmp	r3, #0
 8001506:	d1b7      	bne.n	8001478 <HAL_UART_Transmit+0x6a>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001508:	683b      	ldr	r3, [r7, #0]
 800150a:	9300      	str	r3, [sp, #0]
 800150c:	697b      	ldr	r3, [r7, #20]
 800150e:	2200      	movs	r2, #0
 8001510:	2140      	movs	r1, #64	; 0x40
 8001512:	68f8      	ldr	r0, [r7, #12]
 8001514:	f000 f814 	bl	8001540 <UART_WaitOnFlagUntilTimeout>
 8001518:	4603      	mov	r3, r0
 800151a:	2b00      	cmp	r3, #0
 800151c:	d001      	beq.n	8001522 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 800151e:	2303      	movs	r3, #3
 8001520:	e00a      	b.n	8001538 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001522:	68fb      	ldr	r3, [r7, #12]
 8001524:	2220      	movs	r2, #32
 8001526:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800152a:	68fb      	ldr	r3, [r7, #12]
 800152c:	2200      	movs	r2, #0
 800152e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 8001532:	2300      	movs	r3, #0
 8001534:	e000      	b.n	8001538 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8001536:	2302      	movs	r3, #2
  }
}
 8001538:	4618      	mov	r0, r3
 800153a:	3718      	adds	r7, #24
 800153c:	46bd      	mov	sp, r7
 800153e:	bd80      	pop	{r7, pc}

08001540 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	b084      	sub	sp, #16
 8001544:	af00      	add	r7, sp, #0
 8001546:	60f8      	str	r0, [r7, #12]
 8001548:	60b9      	str	r1, [r7, #8]
 800154a:	603b      	str	r3, [r7, #0]
 800154c:	4613      	mov	r3, r2
 800154e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001550:	e02c      	b.n	80015ac <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001552:	69bb      	ldr	r3, [r7, #24]
 8001554:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001558:	d028      	beq.n	80015ac <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800155a:	69bb      	ldr	r3, [r7, #24]
 800155c:	2b00      	cmp	r3, #0
 800155e:	d007      	beq.n	8001570 <UART_WaitOnFlagUntilTimeout+0x30>
 8001560:	f7ff f8a4 	bl	80006ac <HAL_GetTick>
 8001564:	4602      	mov	r2, r0
 8001566:	683b      	ldr	r3, [r7, #0]
 8001568:	1ad3      	subs	r3, r2, r3
 800156a:	69ba      	ldr	r2, [r7, #24]
 800156c:	429a      	cmp	r2, r3
 800156e:	d21d      	bcs.n	80015ac <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001570:	68fb      	ldr	r3, [r7, #12]
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	68da      	ldr	r2, [r3, #12]
 8001576:	68fb      	ldr	r3, [r7, #12]
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800157e:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001580:	68fb      	ldr	r3, [r7, #12]
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	695a      	ldr	r2, [r3, #20]
 8001586:	68fb      	ldr	r3, [r7, #12]
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	f022 0201 	bic.w	r2, r2, #1
 800158e:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8001590:	68fb      	ldr	r3, [r7, #12]
 8001592:	2220      	movs	r2, #32
 8001594:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8001598:	68fb      	ldr	r3, [r7, #12]
 800159a:	2220      	movs	r2, #32
 800159c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80015a0:	68fb      	ldr	r3, [r7, #12]
 80015a2:	2200      	movs	r2, #0
 80015a4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 80015a8:	2303      	movs	r3, #3
 80015aa:	e00f      	b.n	80015cc <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80015ac:	68fb      	ldr	r3, [r7, #12]
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	681a      	ldr	r2, [r3, #0]
 80015b2:	68bb      	ldr	r3, [r7, #8]
 80015b4:	4013      	ands	r3, r2
 80015b6:	68ba      	ldr	r2, [r7, #8]
 80015b8:	429a      	cmp	r2, r3
 80015ba:	bf0c      	ite	eq
 80015bc:	2301      	moveq	r3, #1
 80015be:	2300      	movne	r3, #0
 80015c0:	b2db      	uxtb	r3, r3
 80015c2:	461a      	mov	r2, r3
 80015c4:	79fb      	ldrb	r3, [r7, #7]
 80015c6:	429a      	cmp	r2, r3
 80015c8:	d0c3      	beq.n	8001552 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80015ca:	2300      	movs	r3, #0
}
 80015cc:	4618      	mov	r0, r3
 80015ce:	3710      	adds	r7, #16
 80015d0:	46bd      	mov	sp, r7
 80015d2:	bd80      	pop	{r7, pc}

080015d4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	b084      	sub	sp, #16
 80015d8:	af00      	add	r7, sp, #0
 80015da:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	691b      	ldr	r3, [r3, #16]
 80015e2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	68da      	ldr	r2, [r3, #12]
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	430a      	orrs	r2, r1
 80015f0:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	689a      	ldr	r2, [r3, #8]
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	691b      	ldr	r3, [r3, #16]
 80015fa:	431a      	orrs	r2, r3
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	695b      	ldr	r3, [r3, #20]
 8001600:	4313      	orrs	r3, r2
 8001602:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	68db      	ldr	r3, [r3, #12]
 800160a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800160e:	f023 030c 	bic.w	r3, r3, #12
 8001612:	687a      	ldr	r2, [r7, #4]
 8001614:	6812      	ldr	r2, [r2, #0]
 8001616:	68f9      	ldr	r1, [r7, #12]
 8001618:	430b      	orrs	r3, r1
 800161a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	695b      	ldr	r3, [r3, #20]
 8001622:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	699a      	ldr	r2, [r3, #24]
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	430a      	orrs	r2, r1
 8001630:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	4a52      	ldr	r2, [pc, #328]	; (8001780 <UART_SetConfig+0x1ac>)
 8001638:	4293      	cmp	r3, r2
 800163a:	d14e      	bne.n	80016da <UART_SetConfig+0x106>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800163c:	f7ff fe68 	bl	8001310 <HAL_RCC_GetPCLK2Freq>
 8001640:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8001642:	68ba      	ldr	r2, [r7, #8]
 8001644:	4613      	mov	r3, r2
 8001646:	009b      	lsls	r3, r3, #2
 8001648:	4413      	add	r3, r2
 800164a:	009a      	lsls	r2, r3, #2
 800164c:	441a      	add	r2, r3
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	685b      	ldr	r3, [r3, #4]
 8001652:	009b      	lsls	r3, r3, #2
 8001654:	fbb2 f3f3 	udiv	r3, r2, r3
 8001658:	4a4a      	ldr	r2, [pc, #296]	; (8001784 <UART_SetConfig+0x1b0>)
 800165a:	fba2 2303 	umull	r2, r3, r2, r3
 800165e:	095b      	lsrs	r3, r3, #5
 8001660:	0119      	lsls	r1, r3, #4
 8001662:	68ba      	ldr	r2, [r7, #8]
 8001664:	4613      	mov	r3, r2
 8001666:	009b      	lsls	r3, r3, #2
 8001668:	4413      	add	r3, r2
 800166a:	009a      	lsls	r2, r3, #2
 800166c:	441a      	add	r2, r3
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	685b      	ldr	r3, [r3, #4]
 8001672:	009b      	lsls	r3, r3, #2
 8001674:	fbb2 f2f3 	udiv	r2, r2, r3
 8001678:	4b42      	ldr	r3, [pc, #264]	; (8001784 <UART_SetConfig+0x1b0>)
 800167a:	fba3 0302 	umull	r0, r3, r3, r2
 800167e:	095b      	lsrs	r3, r3, #5
 8001680:	2064      	movs	r0, #100	; 0x64
 8001682:	fb00 f303 	mul.w	r3, r0, r3
 8001686:	1ad3      	subs	r3, r2, r3
 8001688:	011b      	lsls	r3, r3, #4
 800168a:	3332      	adds	r3, #50	; 0x32
 800168c:	4a3d      	ldr	r2, [pc, #244]	; (8001784 <UART_SetConfig+0x1b0>)
 800168e:	fba2 2303 	umull	r2, r3, r2, r3
 8001692:	095b      	lsrs	r3, r3, #5
 8001694:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001698:	4419      	add	r1, r3
 800169a:	68ba      	ldr	r2, [r7, #8]
 800169c:	4613      	mov	r3, r2
 800169e:	009b      	lsls	r3, r3, #2
 80016a0:	4413      	add	r3, r2
 80016a2:	009a      	lsls	r2, r3, #2
 80016a4:	441a      	add	r2, r3
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	685b      	ldr	r3, [r3, #4]
 80016aa:	009b      	lsls	r3, r3, #2
 80016ac:	fbb2 f2f3 	udiv	r2, r2, r3
 80016b0:	4b34      	ldr	r3, [pc, #208]	; (8001784 <UART_SetConfig+0x1b0>)
 80016b2:	fba3 0302 	umull	r0, r3, r3, r2
 80016b6:	095b      	lsrs	r3, r3, #5
 80016b8:	2064      	movs	r0, #100	; 0x64
 80016ba:	fb00 f303 	mul.w	r3, r0, r3
 80016be:	1ad3      	subs	r3, r2, r3
 80016c0:	011b      	lsls	r3, r3, #4
 80016c2:	3332      	adds	r3, #50	; 0x32
 80016c4:	4a2f      	ldr	r2, [pc, #188]	; (8001784 <UART_SetConfig+0x1b0>)
 80016c6:	fba2 2303 	umull	r2, r3, r2, r3
 80016ca:	095b      	lsrs	r3, r3, #5
 80016cc:	f003 020f 	and.w	r2, r3, #15
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	440a      	add	r2, r1
 80016d6:	609a      	str	r2, [r3, #8]
  {
    pclk = HAL_RCC_GetPCLK1Freq();
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 80016d8:	e04d      	b.n	8001776 <UART_SetConfig+0x1a2>
    pclk = HAL_RCC_GetPCLK1Freq();
 80016da:	f7ff fe05 	bl	80012e8 <HAL_RCC_GetPCLK1Freq>
 80016de:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80016e0:	68ba      	ldr	r2, [r7, #8]
 80016e2:	4613      	mov	r3, r2
 80016e4:	009b      	lsls	r3, r3, #2
 80016e6:	4413      	add	r3, r2
 80016e8:	009a      	lsls	r2, r3, #2
 80016ea:	441a      	add	r2, r3
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	685b      	ldr	r3, [r3, #4]
 80016f0:	009b      	lsls	r3, r3, #2
 80016f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80016f6:	4a23      	ldr	r2, [pc, #140]	; (8001784 <UART_SetConfig+0x1b0>)
 80016f8:	fba2 2303 	umull	r2, r3, r2, r3
 80016fc:	095b      	lsrs	r3, r3, #5
 80016fe:	0119      	lsls	r1, r3, #4
 8001700:	68ba      	ldr	r2, [r7, #8]
 8001702:	4613      	mov	r3, r2
 8001704:	009b      	lsls	r3, r3, #2
 8001706:	4413      	add	r3, r2
 8001708:	009a      	lsls	r2, r3, #2
 800170a:	441a      	add	r2, r3
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	685b      	ldr	r3, [r3, #4]
 8001710:	009b      	lsls	r3, r3, #2
 8001712:	fbb2 f2f3 	udiv	r2, r2, r3
 8001716:	4b1b      	ldr	r3, [pc, #108]	; (8001784 <UART_SetConfig+0x1b0>)
 8001718:	fba3 0302 	umull	r0, r3, r3, r2
 800171c:	095b      	lsrs	r3, r3, #5
 800171e:	2064      	movs	r0, #100	; 0x64
 8001720:	fb00 f303 	mul.w	r3, r0, r3
 8001724:	1ad3      	subs	r3, r2, r3
 8001726:	011b      	lsls	r3, r3, #4
 8001728:	3332      	adds	r3, #50	; 0x32
 800172a:	4a16      	ldr	r2, [pc, #88]	; (8001784 <UART_SetConfig+0x1b0>)
 800172c:	fba2 2303 	umull	r2, r3, r2, r3
 8001730:	095b      	lsrs	r3, r3, #5
 8001732:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001736:	4419      	add	r1, r3
 8001738:	68ba      	ldr	r2, [r7, #8]
 800173a:	4613      	mov	r3, r2
 800173c:	009b      	lsls	r3, r3, #2
 800173e:	4413      	add	r3, r2
 8001740:	009a      	lsls	r2, r3, #2
 8001742:	441a      	add	r2, r3
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	685b      	ldr	r3, [r3, #4]
 8001748:	009b      	lsls	r3, r3, #2
 800174a:	fbb2 f2f3 	udiv	r2, r2, r3
 800174e:	4b0d      	ldr	r3, [pc, #52]	; (8001784 <UART_SetConfig+0x1b0>)
 8001750:	fba3 0302 	umull	r0, r3, r3, r2
 8001754:	095b      	lsrs	r3, r3, #5
 8001756:	2064      	movs	r0, #100	; 0x64
 8001758:	fb00 f303 	mul.w	r3, r0, r3
 800175c:	1ad3      	subs	r3, r2, r3
 800175e:	011b      	lsls	r3, r3, #4
 8001760:	3332      	adds	r3, #50	; 0x32
 8001762:	4a08      	ldr	r2, [pc, #32]	; (8001784 <UART_SetConfig+0x1b0>)
 8001764:	fba2 2303 	umull	r2, r3, r2, r3
 8001768:	095b      	lsrs	r3, r3, #5
 800176a:	f003 020f 	and.w	r2, r3, #15
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	440a      	add	r2, r1
 8001774:	609a      	str	r2, [r3, #8]
}
 8001776:	bf00      	nop
 8001778:	3710      	adds	r7, #16
 800177a:	46bd      	mov	sp, r7
 800177c:	bd80      	pop	{r7, pc}
 800177e:	bf00      	nop
 8001780:	40013800 	.word	0x40013800
 8001784:	51eb851f 	.word	0x51eb851f

08001788 <__errno>:
 8001788:	4b01      	ldr	r3, [pc, #4]	; (8001790 <__errno+0x8>)
 800178a:	6818      	ldr	r0, [r3, #0]
 800178c:	4770      	bx	lr
 800178e:	bf00      	nop
 8001790:	2000000c 	.word	0x2000000c

08001794 <__libc_init_array>:
 8001794:	b570      	push	{r4, r5, r6, lr}
 8001796:	2500      	movs	r5, #0
 8001798:	4e0c      	ldr	r6, [pc, #48]	; (80017cc <__libc_init_array+0x38>)
 800179a:	4c0d      	ldr	r4, [pc, #52]	; (80017d0 <__libc_init_array+0x3c>)
 800179c:	1ba4      	subs	r4, r4, r6
 800179e:	10a4      	asrs	r4, r4, #2
 80017a0:	42a5      	cmp	r5, r4
 80017a2:	d109      	bne.n	80017b8 <__libc_init_array+0x24>
 80017a4:	f000 ff74 	bl	8002690 <_init>
 80017a8:	2500      	movs	r5, #0
 80017aa:	4e0a      	ldr	r6, [pc, #40]	; (80017d4 <__libc_init_array+0x40>)
 80017ac:	4c0a      	ldr	r4, [pc, #40]	; (80017d8 <__libc_init_array+0x44>)
 80017ae:	1ba4      	subs	r4, r4, r6
 80017b0:	10a4      	asrs	r4, r4, #2
 80017b2:	42a5      	cmp	r5, r4
 80017b4:	d105      	bne.n	80017c2 <__libc_init_array+0x2e>
 80017b6:	bd70      	pop	{r4, r5, r6, pc}
 80017b8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80017bc:	4798      	blx	r3
 80017be:	3501      	adds	r5, #1
 80017c0:	e7ee      	b.n	80017a0 <__libc_init_array+0xc>
 80017c2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80017c6:	4798      	blx	r3
 80017c8:	3501      	adds	r5, #1
 80017ca:	e7f2      	b.n	80017b2 <__libc_init_array+0x1e>
 80017cc:	080027f8 	.word	0x080027f8
 80017d0:	080027f8 	.word	0x080027f8
 80017d4:	080027f8 	.word	0x080027f8
 80017d8:	080027fc 	.word	0x080027fc

080017dc <memset>:
 80017dc:	4603      	mov	r3, r0
 80017de:	4402      	add	r2, r0
 80017e0:	4293      	cmp	r3, r2
 80017e2:	d100      	bne.n	80017e6 <memset+0xa>
 80017e4:	4770      	bx	lr
 80017e6:	f803 1b01 	strb.w	r1, [r3], #1
 80017ea:	e7f9      	b.n	80017e0 <memset+0x4>

080017ec <iprintf>:
 80017ec:	b40f      	push	{r0, r1, r2, r3}
 80017ee:	4b0a      	ldr	r3, [pc, #40]	; (8001818 <iprintf+0x2c>)
 80017f0:	b513      	push	{r0, r1, r4, lr}
 80017f2:	681c      	ldr	r4, [r3, #0]
 80017f4:	b124      	cbz	r4, 8001800 <iprintf+0x14>
 80017f6:	69a3      	ldr	r3, [r4, #24]
 80017f8:	b913      	cbnz	r3, 8001800 <iprintf+0x14>
 80017fa:	4620      	mov	r0, r4
 80017fc:	f000 fa22 	bl	8001c44 <__sinit>
 8001800:	ab05      	add	r3, sp, #20
 8001802:	9a04      	ldr	r2, [sp, #16]
 8001804:	68a1      	ldr	r1, [r4, #8]
 8001806:	4620      	mov	r0, r4
 8001808:	9301      	str	r3, [sp, #4]
 800180a:	f000 fbd7 	bl	8001fbc <_vfiprintf_r>
 800180e:	b002      	add	sp, #8
 8001810:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001814:	b004      	add	sp, #16
 8001816:	4770      	bx	lr
 8001818:	2000000c 	.word	0x2000000c

0800181c <_puts_r>:
 800181c:	b570      	push	{r4, r5, r6, lr}
 800181e:	460e      	mov	r6, r1
 8001820:	4605      	mov	r5, r0
 8001822:	b118      	cbz	r0, 800182c <_puts_r+0x10>
 8001824:	6983      	ldr	r3, [r0, #24]
 8001826:	b90b      	cbnz	r3, 800182c <_puts_r+0x10>
 8001828:	f000 fa0c 	bl	8001c44 <__sinit>
 800182c:	69ab      	ldr	r3, [r5, #24]
 800182e:	68ac      	ldr	r4, [r5, #8]
 8001830:	b913      	cbnz	r3, 8001838 <_puts_r+0x1c>
 8001832:	4628      	mov	r0, r5
 8001834:	f000 fa06 	bl	8001c44 <__sinit>
 8001838:	4b23      	ldr	r3, [pc, #140]	; (80018c8 <_puts_r+0xac>)
 800183a:	429c      	cmp	r4, r3
 800183c:	d117      	bne.n	800186e <_puts_r+0x52>
 800183e:	686c      	ldr	r4, [r5, #4]
 8001840:	89a3      	ldrh	r3, [r4, #12]
 8001842:	071b      	lsls	r3, r3, #28
 8001844:	d51d      	bpl.n	8001882 <_puts_r+0x66>
 8001846:	6923      	ldr	r3, [r4, #16]
 8001848:	b1db      	cbz	r3, 8001882 <_puts_r+0x66>
 800184a:	3e01      	subs	r6, #1
 800184c:	68a3      	ldr	r3, [r4, #8]
 800184e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8001852:	3b01      	subs	r3, #1
 8001854:	60a3      	str	r3, [r4, #8]
 8001856:	b9e9      	cbnz	r1, 8001894 <_puts_r+0x78>
 8001858:	2b00      	cmp	r3, #0
 800185a:	da2e      	bge.n	80018ba <_puts_r+0x9e>
 800185c:	4622      	mov	r2, r4
 800185e:	210a      	movs	r1, #10
 8001860:	4628      	mov	r0, r5
 8001862:	f000 f83f 	bl	80018e4 <__swbuf_r>
 8001866:	3001      	adds	r0, #1
 8001868:	d011      	beq.n	800188e <_puts_r+0x72>
 800186a:	200a      	movs	r0, #10
 800186c:	e011      	b.n	8001892 <_puts_r+0x76>
 800186e:	4b17      	ldr	r3, [pc, #92]	; (80018cc <_puts_r+0xb0>)
 8001870:	429c      	cmp	r4, r3
 8001872:	d101      	bne.n	8001878 <_puts_r+0x5c>
 8001874:	68ac      	ldr	r4, [r5, #8]
 8001876:	e7e3      	b.n	8001840 <_puts_r+0x24>
 8001878:	4b15      	ldr	r3, [pc, #84]	; (80018d0 <_puts_r+0xb4>)
 800187a:	429c      	cmp	r4, r3
 800187c:	bf08      	it	eq
 800187e:	68ec      	ldreq	r4, [r5, #12]
 8001880:	e7de      	b.n	8001840 <_puts_r+0x24>
 8001882:	4621      	mov	r1, r4
 8001884:	4628      	mov	r0, r5
 8001886:	f000 f87f 	bl	8001988 <__swsetup_r>
 800188a:	2800      	cmp	r0, #0
 800188c:	d0dd      	beq.n	800184a <_puts_r+0x2e>
 800188e:	f04f 30ff 	mov.w	r0, #4294967295
 8001892:	bd70      	pop	{r4, r5, r6, pc}
 8001894:	2b00      	cmp	r3, #0
 8001896:	da04      	bge.n	80018a2 <_puts_r+0x86>
 8001898:	69a2      	ldr	r2, [r4, #24]
 800189a:	429a      	cmp	r2, r3
 800189c:	dc06      	bgt.n	80018ac <_puts_r+0x90>
 800189e:	290a      	cmp	r1, #10
 80018a0:	d004      	beq.n	80018ac <_puts_r+0x90>
 80018a2:	6823      	ldr	r3, [r4, #0]
 80018a4:	1c5a      	adds	r2, r3, #1
 80018a6:	6022      	str	r2, [r4, #0]
 80018a8:	7019      	strb	r1, [r3, #0]
 80018aa:	e7cf      	b.n	800184c <_puts_r+0x30>
 80018ac:	4622      	mov	r2, r4
 80018ae:	4628      	mov	r0, r5
 80018b0:	f000 f818 	bl	80018e4 <__swbuf_r>
 80018b4:	3001      	adds	r0, #1
 80018b6:	d1c9      	bne.n	800184c <_puts_r+0x30>
 80018b8:	e7e9      	b.n	800188e <_puts_r+0x72>
 80018ba:	200a      	movs	r0, #10
 80018bc:	6823      	ldr	r3, [r4, #0]
 80018be:	1c5a      	adds	r2, r3, #1
 80018c0:	6022      	str	r2, [r4, #0]
 80018c2:	7018      	strb	r0, [r3, #0]
 80018c4:	e7e5      	b.n	8001892 <_puts_r+0x76>
 80018c6:	bf00      	nop
 80018c8:	08002784 	.word	0x08002784
 80018cc:	080027a4 	.word	0x080027a4
 80018d0:	08002764 	.word	0x08002764

080018d4 <puts>:
 80018d4:	4b02      	ldr	r3, [pc, #8]	; (80018e0 <puts+0xc>)
 80018d6:	4601      	mov	r1, r0
 80018d8:	6818      	ldr	r0, [r3, #0]
 80018da:	f7ff bf9f 	b.w	800181c <_puts_r>
 80018de:	bf00      	nop
 80018e0:	2000000c 	.word	0x2000000c

080018e4 <__swbuf_r>:
 80018e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80018e6:	460e      	mov	r6, r1
 80018e8:	4614      	mov	r4, r2
 80018ea:	4605      	mov	r5, r0
 80018ec:	b118      	cbz	r0, 80018f6 <__swbuf_r+0x12>
 80018ee:	6983      	ldr	r3, [r0, #24]
 80018f0:	b90b      	cbnz	r3, 80018f6 <__swbuf_r+0x12>
 80018f2:	f000 f9a7 	bl	8001c44 <__sinit>
 80018f6:	4b21      	ldr	r3, [pc, #132]	; (800197c <__swbuf_r+0x98>)
 80018f8:	429c      	cmp	r4, r3
 80018fa:	d12a      	bne.n	8001952 <__swbuf_r+0x6e>
 80018fc:	686c      	ldr	r4, [r5, #4]
 80018fe:	69a3      	ldr	r3, [r4, #24]
 8001900:	60a3      	str	r3, [r4, #8]
 8001902:	89a3      	ldrh	r3, [r4, #12]
 8001904:	071a      	lsls	r2, r3, #28
 8001906:	d52e      	bpl.n	8001966 <__swbuf_r+0x82>
 8001908:	6923      	ldr	r3, [r4, #16]
 800190a:	b363      	cbz	r3, 8001966 <__swbuf_r+0x82>
 800190c:	6923      	ldr	r3, [r4, #16]
 800190e:	6820      	ldr	r0, [r4, #0]
 8001910:	b2f6      	uxtb	r6, r6
 8001912:	1ac0      	subs	r0, r0, r3
 8001914:	6963      	ldr	r3, [r4, #20]
 8001916:	4637      	mov	r7, r6
 8001918:	4283      	cmp	r3, r0
 800191a:	dc04      	bgt.n	8001926 <__swbuf_r+0x42>
 800191c:	4621      	mov	r1, r4
 800191e:	4628      	mov	r0, r5
 8001920:	f000 f926 	bl	8001b70 <_fflush_r>
 8001924:	bb28      	cbnz	r0, 8001972 <__swbuf_r+0x8e>
 8001926:	68a3      	ldr	r3, [r4, #8]
 8001928:	3001      	adds	r0, #1
 800192a:	3b01      	subs	r3, #1
 800192c:	60a3      	str	r3, [r4, #8]
 800192e:	6823      	ldr	r3, [r4, #0]
 8001930:	1c5a      	adds	r2, r3, #1
 8001932:	6022      	str	r2, [r4, #0]
 8001934:	701e      	strb	r6, [r3, #0]
 8001936:	6963      	ldr	r3, [r4, #20]
 8001938:	4283      	cmp	r3, r0
 800193a:	d004      	beq.n	8001946 <__swbuf_r+0x62>
 800193c:	89a3      	ldrh	r3, [r4, #12]
 800193e:	07db      	lsls	r3, r3, #31
 8001940:	d519      	bpl.n	8001976 <__swbuf_r+0x92>
 8001942:	2e0a      	cmp	r6, #10
 8001944:	d117      	bne.n	8001976 <__swbuf_r+0x92>
 8001946:	4621      	mov	r1, r4
 8001948:	4628      	mov	r0, r5
 800194a:	f000 f911 	bl	8001b70 <_fflush_r>
 800194e:	b190      	cbz	r0, 8001976 <__swbuf_r+0x92>
 8001950:	e00f      	b.n	8001972 <__swbuf_r+0x8e>
 8001952:	4b0b      	ldr	r3, [pc, #44]	; (8001980 <__swbuf_r+0x9c>)
 8001954:	429c      	cmp	r4, r3
 8001956:	d101      	bne.n	800195c <__swbuf_r+0x78>
 8001958:	68ac      	ldr	r4, [r5, #8]
 800195a:	e7d0      	b.n	80018fe <__swbuf_r+0x1a>
 800195c:	4b09      	ldr	r3, [pc, #36]	; (8001984 <__swbuf_r+0xa0>)
 800195e:	429c      	cmp	r4, r3
 8001960:	bf08      	it	eq
 8001962:	68ec      	ldreq	r4, [r5, #12]
 8001964:	e7cb      	b.n	80018fe <__swbuf_r+0x1a>
 8001966:	4621      	mov	r1, r4
 8001968:	4628      	mov	r0, r5
 800196a:	f000 f80d 	bl	8001988 <__swsetup_r>
 800196e:	2800      	cmp	r0, #0
 8001970:	d0cc      	beq.n	800190c <__swbuf_r+0x28>
 8001972:	f04f 37ff 	mov.w	r7, #4294967295
 8001976:	4638      	mov	r0, r7
 8001978:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800197a:	bf00      	nop
 800197c:	08002784 	.word	0x08002784
 8001980:	080027a4 	.word	0x080027a4
 8001984:	08002764 	.word	0x08002764

08001988 <__swsetup_r>:
 8001988:	4b32      	ldr	r3, [pc, #200]	; (8001a54 <__swsetup_r+0xcc>)
 800198a:	b570      	push	{r4, r5, r6, lr}
 800198c:	681d      	ldr	r5, [r3, #0]
 800198e:	4606      	mov	r6, r0
 8001990:	460c      	mov	r4, r1
 8001992:	b125      	cbz	r5, 800199e <__swsetup_r+0x16>
 8001994:	69ab      	ldr	r3, [r5, #24]
 8001996:	b913      	cbnz	r3, 800199e <__swsetup_r+0x16>
 8001998:	4628      	mov	r0, r5
 800199a:	f000 f953 	bl	8001c44 <__sinit>
 800199e:	4b2e      	ldr	r3, [pc, #184]	; (8001a58 <__swsetup_r+0xd0>)
 80019a0:	429c      	cmp	r4, r3
 80019a2:	d10f      	bne.n	80019c4 <__swsetup_r+0x3c>
 80019a4:	686c      	ldr	r4, [r5, #4]
 80019a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80019aa:	b29a      	uxth	r2, r3
 80019ac:	0715      	lsls	r5, r2, #28
 80019ae:	d42c      	bmi.n	8001a0a <__swsetup_r+0x82>
 80019b0:	06d0      	lsls	r0, r2, #27
 80019b2:	d411      	bmi.n	80019d8 <__swsetup_r+0x50>
 80019b4:	2209      	movs	r2, #9
 80019b6:	6032      	str	r2, [r6, #0]
 80019b8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80019bc:	81a3      	strh	r3, [r4, #12]
 80019be:	f04f 30ff 	mov.w	r0, #4294967295
 80019c2:	e03e      	b.n	8001a42 <__swsetup_r+0xba>
 80019c4:	4b25      	ldr	r3, [pc, #148]	; (8001a5c <__swsetup_r+0xd4>)
 80019c6:	429c      	cmp	r4, r3
 80019c8:	d101      	bne.n	80019ce <__swsetup_r+0x46>
 80019ca:	68ac      	ldr	r4, [r5, #8]
 80019cc:	e7eb      	b.n	80019a6 <__swsetup_r+0x1e>
 80019ce:	4b24      	ldr	r3, [pc, #144]	; (8001a60 <__swsetup_r+0xd8>)
 80019d0:	429c      	cmp	r4, r3
 80019d2:	bf08      	it	eq
 80019d4:	68ec      	ldreq	r4, [r5, #12]
 80019d6:	e7e6      	b.n	80019a6 <__swsetup_r+0x1e>
 80019d8:	0751      	lsls	r1, r2, #29
 80019da:	d512      	bpl.n	8001a02 <__swsetup_r+0x7a>
 80019dc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80019de:	b141      	cbz	r1, 80019f2 <__swsetup_r+0x6a>
 80019e0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80019e4:	4299      	cmp	r1, r3
 80019e6:	d002      	beq.n	80019ee <__swsetup_r+0x66>
 80019e8:	4630      	mov	r0, r6
 80019ea:	f000 fa19 	bl	8001e20 <_free_r>
 80019ee:	2300      	movs	r3, #0
 80019f0:	6363      	str	r3, [r4, #52]	; 0x34
 80019f2:	89a3      	ldrh	r3, [r4, #12]
 80019f4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80019f8:	81a3      	strh	r3, [r4, #12]
 80019fa:	2300      	movs	r3, #0
 80019fc:	6063      	str	r3, [r4, #4]
 80019fe:	6923      	ldr	r3, [r4, #16]
 8001a00:	6023      	str	r3, [r4, #0]
 8001a02:	89a3      	ldrh	r3, [r4, #12]
 8001a04:	f043 0308 	orr.w	r3, r3, #8
 8001a08:	81a3      	strh	r3, [r4, #12]
 8001a0a:	6923      	ldr	r3, [r4, #16]
 8001a0c:	b94b      	cbnz	r3, 8001a22 <__swsetup_r+0x9a>
 8001a0e:	89a3      	ldrh	r3, [r4, #12]
 8001a10:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8001a14:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001a18:	d003      	beq.n	8001a22 <__swsetup_r+0x9a>
 8001a1a:	4621      	mov	r1, r4
 8001a1c:	4630      	mov	r0, r6
 8001a1e:	f000 f9bf 	bl	8001da0 <__smakebuf_r>
 8001a22:	89a2      	ldrh	r2, [r4, #12]
 8001a24:	f012 0301 	ands.w	r3, r2, #1
 8001a28:	d00c      	beq.n	8001a44 <__swsetup_r+0xbc>
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	60a3      	str	r3, [r4, #8]
 8001a2e:	6963      	ldr	r3, [r4, #20]
 8001a30:	425b      	negs	r3, r3
 8001a32:	61a3      	str	r3, [r4, #24]
 8001a34:	6923      	ldr	r3, [r4, #16]
 8001a36:	b953      	cbnz	r3, 8001a4e <__swsetup_r+0xc6>
 8001a38:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8001a3c:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8001a40:	d1ba      	bne.n	80019b8 <__swsetup_r+0x30>
 8001a42:	bd70      	pop	{r4, r5, r6, pc}
 8001a44:	0792      	lsls	r2, r2, #30
 8001a46:	bf58      	it	pl
 8001a48:	6963      	ldrpl	r3, [r4, #20]
 8001a4a:	60a3      	str	r3, [r4, #8]
 8001a4c:	e7f2      	b.n	8001a34 <__swsetup_r+0xac>
 8001a4e:	2000      	movs	r0, #0
 8001a50:	e7f7      	b.n	8001a42 <__swsetup_r+0xba>
 8001a52:	bf00      	nop
 8001a54:	2000000c 	.word	0x2000000c
 8001a58:	08002784 	.word	0x08002784
 8001a5c:	080027a4 	.word	0x080027a4
 8001a60:	08002764 	.word	0x08002764

08001a64 <__sflush_r>:
 8001a64:	898a      	ldrh	r2, [r1, #12]
 8001a66:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001a6a:	4605      	mov	r5, r0
 8001a6c:	0710      	lsls	r0, r2, #28
 8001a6e:	460c      	mov	r4, r1
 8001a70:	d458      	bmi.n	8001b24 <__sflush_r+0xc0>
 8001a72:	684b      	ldr	r3, [r1, #4]
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	dc05      	bgt.n	8001a84 <__sflush_r+0x20>
 8001a78:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	dc02      	bgt.n	8001a84 <__sflush_r+0x20>
 8001a7e:	2000      	movs	r0, #0
 8001a80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001a84:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8001a86:	2e00      	cmp	r6, #0
 8001a88:	d0f9      	beq.n	8001a7e <__sflush_r+0x1a>
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8001a90:	682f      	ldr	r7, [r5, #0]
 8001a92:	6a21      	ldr	r1, [r4, #32]
 8001a94:	602b      	str	r3, [r5, #0]
 8001a96:	d032      	beq.n	8001afe <__sflush_r+0x9a>
 8001a98:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8001a9a:	89a3      	ldrh	r3, [r4, #12]
 8001a9c:	075a      	lsls	r2, r3, #29
 8001a9e:	d505      	bpl.n	8001aac <__sflush_r+0x48>
 8001aa0:	6863      	ldr	r3, [r4, #4]
 8001aa2:	1ac0      	subs	r0, r0, r3
 8001aa4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8001aa6:	b10b      	cbz	r3, 8001aac <__sflush_r+0x48>
 8001aa8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001aaa:	1ac0      	subs	r0, r0, r3
 8001aac:	2300      	movs	r3, #0
 8001aae:	4602      	mov	r2, r0
 8001ab0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8001ab2:	6a21      	ldr	r1, [r4, #32]
 8001ab4:	4628      	mov	r0, r5
 8001ab6:	47b0      	blx	r6
 8001ab8:	1c43      	adds	r3, r0, #1
 8001aba:	89a3      	ldrh	r3, [r4, #12]
 8001abc:	d106      	bne.n	8001acc <__sflush_r+0x68>
 8001abe:	6829      	ldr	r1, [r5, #0]
 8001ac0:	291d      	cmp	r1, #29
 8001ac2:	d848      	bhi.n	8001b56 <__sflush_r+0xf2>
 8001ac4:	4a29      	ldr	r2, [pc, #164]	; (8001b6c <__sflush_r+0x108>)
 8001ac6:	40ca      	lsrs	r2, r1
 8001ac8:	07d6      	lsls	r6, r2, #31
 8001aca:	d544      	bpl.n	8001b56 <__sflush_r+0xf2>
 8001acc:	2200      	movs	r2, #0
 8001ace:	6062      	str	r2, [r4, #4]
 8001ad0:	6922      	ldr	r2, [r4, #16]
 8001ad2:	04d9      	lsls	r1, r3, #19
 8001ad4:	6022      	str	r2, [r4, #0]
 8001ad6:	d504      	bpl.n	8001ae2 <__sflush_r+0x7e>
 8001ad8:	1c42      	adds	r2, r0, #1
 8001ada:	d101      	bne.n	8001ae0 <__sflush_r+0x7c>
 8001adc:	682b      	ldr	r3, [r5, #0]
 8001ade:	b903      	cbnz	r3, 8001ae2 <__sflush_r+0x7e>
 8001ae0:	6560      	str	r0, [r4, #84]	; 0x54
 8001ae2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8001ae4:	602f      	str	r7, [r5, #0]
 8001ae6:	2900      	cmp	r1, #0
 8001ae8:	d0c9      	beq.n	8001a7e <__sflush_r+0x1a>
 8001aea:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8001aee:	4299      	cmp	r1, r3
 8001af0:	d002      	beq.n	8001af8 <__sflush_r+0x94>
 8001af2:	4628      	mov	r0, r5
 8001af4:	f000 f994 	bl	8001e20 <_free_r>
 8001af8:	2000      	movs	r0, #0
 8001afa:	6360      	str	r0, [r4, #52]	; 0x34
 8001afc:	e7c0      	b.n	8001a80 <__sflush_r+0x1c>
 8001afe:	2301      	movs	r3, #1
 8001b00:	4628      	mov	r0, r5
 8001b02:	47b0      	blx	r6
 8001b04:	1c41      	adds	r1, r0, #1
 8001b06:	d1c8      	bne.n	8001a9a <__sflush_r+0x36>
 8001b08:	682b      	ldr	r3, [r5, #0]
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d0c5      	beq.n	8001a9a <__sflush_r+0x36>
 8001b0e:	2b1d      	cmp	r3, #29
 8001b10:	d001      	beq.n	8001b16 <__sflush_r+0xb2>
 8001b12:	2b16      	cmp	r3, #22
 8001b14:	d101      	bne.n	8001b1a <__sflush_r+0xb6>
 8001b16:	602f      	str	r7, [r5, #0]
 8001b18:	e7b1      	b.n	8001a7e <__sflush_r+0x1a>
 8001b1a:	89a3      	ldrh	r3, [r4, #12]
 8001b1c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001b20:	81a3      	strh	r3, [r4, #12]
 8001b22:	e7ad      	b.n	8001a80 <__sflush_r+0x1c>
 8001b24:	690f      	ldr	r7, [r1, #16]
 8001b26:	2f00      	cmp	r7, #0
 8001b28:	d0a9      	beq.n	8001a7e <__sflush_r+0x1a>
 8001b2a:	0793      	lsls	r3, r2, #30
 8001b2c:	bf18      	it	ne
 8001b2e:	2300      	movne	r3, #0
 8001b30:	680e      	ldr	r6, [r1, #0]
 8001b32:	bf08      	it	eq
 8001b34:	694b      	ldreq	r3, [r1, #20]
 8001b36:	eba6 0807 	sub.w	r8, r6, r7
 8001b3a:	600f      	str	r7, [r1, #0]
 8001b3c:	608b      	str	r3, [r1, #8]
 8001b3e:	f1b8 0f00 	cmp.w	r8, #0
 8001b42:	dd9c      	ble.n	8001a7e <__sflush_r+0x1a>
 8001b44:	4643      	mov	r3, r8
 8001b46:	463a      	mov	r2, r7
 8001b48:	6a21      	ldr	r1, [r4, #32]
 8001b4a:	4628      	mov	r0, r5
 8001b4c:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8001b4e:	47b0      	blx	r6
 8001b50:	2800      	cmp	r0, #0
 8001b52:	dc06      	bgt.n	8001b62 <__sflush_r+0xfe>
 8001b54:	89a3      	ldrh	r3, [r4, #12]
 8001b56:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001b5a:	81a3      	strh	r3, [r4, #12]
 8001b5c:	f04f 30ff 	mov.w	r0, #4294967295
 8001b60:	e78e      	b.n	8001a80 <__sflush_r+0x1c>
 8001b62:	4407      	add	r7, r0
 8001b64:	eba8 0800 	sub.w	r8, r8, r0
 8001b68:	e7e9      	b.n	8001b3e <__sflush_r+0xda>
 8001b6a:	bf00      	nop
 8001b6c:	20400001 	.word	0x20400001

08001b70 <_fflush_r>:
 8001b70:	b538      	push	{r3, r4, r5, lr}
 8001b72:	690b      	ldr	r3, [r1, #16]
 8001b74:	4605      	mov	r5, r0
 8001b76:	460c      	mov	r4, r1
 8001b78:	b1db      	cbz	r3, 8001bb2 <_fflush_r+0x42>
 8001b7a:	b118      	cbz	r0, 8001b84 <_fflush_r+0x14>
 8001b7c:	6983      	ldr	r3, [r0, #24]
 8001b7e:	b90b      	cbnz	r3, 8001b84 <_fflush_r+0x14>
 8001b80:	f000 f860 	bl	8001c44 <__sinit>
 8001b84:	4b0c      	ldr	r3, [pc, #48]	; (8001bb8 <_fflush_r+0x48>)
 8001b86:	429c      	cmp	r4, r3
 8001b88:	d109      	bne.n	8001b9e <_fflush_r+0x2e>
 8001b8a:	686c      	ldr	r4, [r5, #4]
 8001b8c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8001b90:	b17b      	cbz	r3, 8001bb2 <_fflush_r+0x42>
 8001b92:	4621      	mov	r1, r4
 8001b94:	4628      	mov	r0, r5
 8001b96:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001b9a:	f7ff bf63 	b.w	8001a64 <__sflush_r>
 8001b9e:	4b07      	ldr	r3, [pc, #28]	; (8001bbc <_fflush_r+0x4c>)
 8001ba0:	429c      	cmp	r4, r3
 8001ba2:	d101      	bne.n	8001ba8 <_fflush_r+0x38>
 8001ba4:	68ac      	ldr	r4, [r5, #8]
 8001ba6:	e7f1      	b.n	8001b8c <_fflush_r+0x1c>
 8001ba8:	4b05      	ldr	r3, [pc, #20]	; (8001bc0 <_fflush_r+0x50>)
 8001baa:	429c      	cmp	r4, r3
 8001bac:	bf08      	it	eq
 8001bae:	68ec      	ldreq	r4, [r5, #12]
 8001bb0:	e7ec      	b.n	8001b8c <_fflush_r+0x1c>
 8001bb2:	2000      	movs	r0, #0
 8001bb4:	bd38      	pop	{r3, r4, r5, pc}
 8001bb6:	bf00      	nop
 8001bb8:	08002784 	.word	0x08002784
 8001bbc:	080027a4 	.word	0x080027a4
 8001bc0:	08002764 	.word	0x08002764

08001bc4 <std>:
 8001bc4:	2300      	movs	r3, #0
 8001bc6:	b510      	push	{r4, lr}
 8001bc8:	4604      	mov	r4, r0
 8001bca:	e9c0 3300 	strd	r3, r3, [r0]
 8001bce:	6083      	str	r3, [r0, #8]
 8001bd0:	8181      	strh	r1, [r0, #12]
 8001bd2:	6643      	str	r3, [r0, #100]	; 0x64
 8001bd4:	81c2      	strh	r2, [r0, #14]
 8001bd6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8001bda:	6183      	str	r3, [r0, #24]
 8001bdc:	4619      	mov	r1, r3
 8001bde:	2208      	movs	r2, #8
 8001be0:	305c      	adds	r0, #92	; 0x5c
 8001be2:	f7ff fdfb 	bl	80017dc <memset>
 8001be6:	4b05      	ldr	r3, [pc, #20]	; (8001bfc <std+0x38>)
 8001be8:	6224      	str	r4, [r4, #32]
 8001bea:	6263      	str	r3, [r4, #36]	; 0x24
 8001bec:	4b04      	ldr	r3, [pc, #16]	; (8001c00 <std+0x3c>)
 8001bee:	62a3      	str	r3, [r4, #40]	; 0x28
 8001bf0:	4b04      	ldr	r3, [pc, #16]	; (8001c04 <std+0x40>)
 8001bf2:	62e3      	str	r3, [r4, #44]	; 0x2c
 8001bf4:	4b04      	ldr	r3, [pc, #16]	; (8001c08 <std+0x44>)
 8001bf6:	6323      	str	r3, [r4, #48]	; 0x30
 8001bf8:	bd10      	pop	{r4, pc}
 8001bfa:	bf00      	nop
 8001bfc:	08002519 	.word	0x08002519
 8001c00:	0800253b 	.word	0x0800253b
 8001c04:	08002573 	.word	0x08002573
 8001c08:	08002597 	.word	0x08002597

08001c0c <_cleanup_r>:
 8001c0c:	4901      	ldr	r1, [pc, #4]	; (8001c14 <_cleanup_r+0x8>)
 8001c0e:	f000 b885 	b.w	8001d1c <_fwalk_reent>
 8001c12:	bf00      	nop
 8001c14:	08001b71 	.word	0x08001b71

08001c18 <__sfmoreglue>:
 8001c18:	b570      	push	{r4, r5, r6, lr}
 8001c1a:	2568      	movs	r5, #104	; 0x68
 8001c1c:	1e4a      	subs	r2, r1, #1
 8001c1e:	4355      	muls	r5, r2
 8001c20:	460e      	mov	r6, r1
 8001c22:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8001c26:	f000 f947 	bl	8001eb8 <_malloc_r>
 8001c2a:	4604      	mov	r4, r0
 8001c2c:	b140      	cbz	r0, 8001c40 <__sfmoreglue+0x28>
 8001c2e:	2100      	movs	r1, #0
 8001c30:	e9c0 1600 	strd	r1, r6, [r0]
 8001c34:	300c      	adds	r0, #12
 8001c36:	60a0      	str	r0, [r4, #8]
 8001c38:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8001c3c:	f7ff fdce 	bl	80017dc <memset>
 8001c40:	4620      	mov	r0, r4
 8001c42:	bd70      	pop	{r4, r5, r6, pc}

08001c44 <__sinit>:
 8001c44:	6983      	ldr	r3, [r0, #24]
 8001c46:	b510      	push	{r4, lr}
 8001c48:	4604      	mov	r4, r0
 8001c4a:	bb33      	cbnz	r3, 8001c9a <__sinit+0x56>
 8001c4c:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8001c50:	6503      	str	r3, [r0, #80]	; 0x50
 8001c52:	4b12      	ldr	r3, [pc, #72]	; (8001c9c <__sinit+0x58>)
 8001c54:	4a12      	ldr	r2, [pc, #72]	; (8001ca0 <__sinit+0x5c>)
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	6282      	str	r2, [r0, #40]	; 0x28
 8001c5a:	4298      	cmp	r0, r3
 8001c5c:	bf04      	itt	eq
 8001c5e:	2301      	moveq	r3, #1
 8001c60:	6183      	streq	r3, [r0, #24]
 8001c62:	f000 f81f 	bl	8001ca4 <__sfp>
 8001c66:	6060      	str	r0, [r4, #4]
 8001c68:	4620      	mov	r0, r4
 8001c6a:	f000 f81b 	bl	8001ca4 <__sfp>
 8001c6e:	60a0      	str	r0, [r4, #8]
 8001c70:	4620      	mov	r0, r4
 8001c72:	f000 f817 	bl	8001ca4 <__sfp>
 8001c76:	2200      	movs	r2, #0
 8001c78:	60e0      	str	r0, [r4, #12]
 8001c7a:	2104      	movs	r1, #4
 8001c7c:	6860      	ldr	r0, [r4, #4]
 8001c7e:	f7ff ffa1 	bl	8001bc4 <std>
 8001c82:	2201      	movs	r2, #1
 8001c84:	2109      	movs	r1, #9
 8001c86:	68a0      	ldr	r0, [r4, #8]
 8001c88:	f7ff ff9c 	bl	8001bc4 <std>
 8001c8c:	2202      	movs	r2, #2
 8001c8e:	2112      	movs	r1, #18
 8001c90:	68e0      	ldr	r0, [r4, #12]
 8001c92:	f7ff ff97 	bl	8001bc4 <std>
 8001c96:	2301      	movs	r3, #1
 8001c98:	61a3      	str	r3, [r4, #24]
 8001c9a:	bd10      	pop	{r4, pc}
 8001c9c:	08002760 	.word	0x08002760
 8001ca0:	08001c0d 	.word	0x08001c0d

08001ca4 <__sfp>:
 8001ca4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001ca6:	4b1b      	ldr	r3, [pc, #108]	; (8001d14 <__sfp+0x70>)
 8001ca8:	4607      	mov	r7, r0
 8001caa:	681e      	ldr	r6, [r3, #0]
 8001cac:	69b3      	ldr	r3, [r6, #24]
 8001cae:	b913      	cbnz	r3, 8001cb6 <__sfp+0x12>
 8001cb0:	4630      	mov	r0, r6
 8001cb2:	f7ff ffc7 	bl	8001c44 <__sinit>
 8001cb6:	3648      	adds	r6, #72	; 0x48
 8001cb8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8001cbc:	3b01      	subs	r3, #1
 8001cbe:	d503      	bpl.n	8001cc8 <__sfp+0x24>
 8001cc0:	6833      	ldr	r3, [r6, #0]
 8001cc2:	b133      	cbz	r3, 8001cd2 <__sfp+0x2e>
 8001cc4:	6836      	ldr	r6, [r6, #0]
 8001cc6:	e7f7      	b.n	8001cb8 <__sfp+0x14>
 8001cc8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8001ccc:	b16d      	cbz	r5, 8001cea <__sfp+0x46>
 8001cce:	3468      	adds	r4, #104	; 0x68
 8001cd0:	e7f4      	b.n	8001cbc <__sfp+0x18>
 8001cd2:	2104      	movs	r1, #4
 8001cd4:	4638      	mov	r0, r7
 8001cd6:	f7ff ff9f 	bl	8001c18 <__sfmoreglue>
 8001cda:	6030      	str	r0, [r6, #0]
 8001cdc:	2800      	cmp	r0, #0
 8001cde:	d1f1      	bne.n	8001cc4 <__sfp+0x20>
 8001ce0:	230c      	movs	r3, #12
 8001ce2:	4604      	mov	r4, r0
 8001ce4:	603b      	str	r3, [r7, #0]
 8001ce6:	4620      	mov	r0, r4
 8001ce8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001cea:	4b0b      	ldr	r3, [pc, #44]	; (8001d18 <__sfp+0x74>)
 8001cec:	6665      	str	r5, [r4, #100]	; 0x64
 8001cee:	e9c4 5500 	strd	r5, r5, [r4]
 8001cf2:	60a5      	str	r5, [r4, #8]
 8001cf4:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8001cf8:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8001cfc:	2208      	movs	r2, #8
 8001cfe:	4629      	mov	r1, r5
 8001d00:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8001d04:	f7ff fd6a 	bl	80017dc <memset>
 8001d08:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8001d0c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8001d10:	e7e9      	b.n	8001ce6 <__sfp+0x42>
 8001d12:	bf00      	nop
 8001d14:	08002760 	.word	0x08002760
 8001d18:	ffff0001 	.word	0xffff0001

08001d1c <_fwalk_reent>:
 8001d1c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001d20:	4680      	mov	r8, r0
 8001d22:	4689      	mov	r9, r1
 8001d24:	2600      	movs	r6, #0
 8001d26:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8001d2a:	b914      	cbnz	r4, 8001d32 <_fwalk_reent+0x16>
 8001d2c:	4630      	mov	r0, r6
 8001d2e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8001d32:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8001d36:	3f01      	subs	r7, #1
 8001d38:	d501      	bpl.n	8001d3e <_fwalk_reent+0x22>
 8001d3a:	6824      	ldr	r4, [r4, #0]
 8001d3c:	e7f5      	b.n	8001d2a <_fwalk_reent+0xe>
 8001d3e:	89ab      	ldrh	r3, [r5, #12]
 8001d40:	2b01      	cmp	r3, #1
 8001d42:	d907      	bls.n	8001d54 <_fwalk_reent+0x38>
 8001d44:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8001d48:	3301      	adds	r3, #1
 8001d4a:	d003      	beq.n	8001d54 <_fwalk_reent+0x38>
 8001d4c:	4629      	mov	r1, r5
 8001d4e:	4640      	mov	r0, r8
 8001d50:	47c8      	blx	r9
 8001d52:	4306      	orrs	r6, r0
 8001d54:	3568      	adds	r5, #104	; 0x68
 8001d56:	e7ee      	b.n	8001d36 <_fwalk_reent+0x1a>

08001d58 <__swhatbuf_r>:
 8001d58:	b570      	push	{r4, r5, r6, lr}
 8001d5a:	460e      	mov	r6, r1
 8001d5c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001d60:	b096      	sub	sp, #88	; 0x58
 8001d62:	2900      	cmp	r1, #0
 8001d64:	4614      	mov	r4, r2
 8001d66:	461d      	mov	r5, r3
 8001d68:	da07      	bge.n	8001d7a <__swhatbuf_r+0x22>
 8001d6a:	2300      	movs	r3, #0
 8001d6c:	602b      	str	r3, [r5, #0]
 8001d6e:	89b3      	ldrh	r3, [r6, #12]
 8001d70:	061a      	lsls	r2, r3, #24
 8001d72:	d410      	bmi.n	8001d96 <__swhatbuf_r+0x3e>
 8001d74:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001d78:	e00e      	b.n	8001d98 <__swhatbuf_r+0x40>
 8001d7a:	466a      	mov	r2, sp
 8001d7c:	f000 fc32 	bl	80025e4 <_fstat_r>
 8001d80:	2800      	cmp	r0, #0
 8001d82:	dbf2      	blt.n	8001d6a <__swhatbuf_r+0x12>
 8001d84:	9a01      	ldr	r2, [sp, #4]
 8001d86:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8001d8a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8001d8e:	425a      	negs	r2, r3
 8001d90:	415a      	adcs	r2, r3
 8001d92:	602a      	str	r2, [r5, #0]
 8001d94:	e7ee      	b.n	8001d74 <__swhatbuf_r+0x1c>
 8001d96:	2340      	movs	r3, #64	; 0x40
 8001d98:	2000      	movs	r0, #0
 8001d9a:	6023      	str	r3, [r4, #0]
 8001d9c:	b016      	add	sp, #88	; 0x58
 8001d9e:	bd70      	pop	{r4, r5, r6, pc}

08001da0 <__smakebuf_r>:
 8001da0:	898b      	ldrh	r3, [r1, #12]
 8001da2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8001da4:	079d      	lsls	r5, r3, #30
 8001da6:	4606      	mov	r6, r0
 8001da8:	460c      	mov	r4, r1
 8001daa:	d507      	bpl.n	8001dbc <__smakebuf_r+0x1c>
 8001dac:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8001db0:	6023      	str	r3, [r4, #0]
 8001db2:	6123      	str	r3, [r4, #16]
 8001db4:	2301      	movs	r3, #1
 8001db6:	6163      	str	r3, [r4, #20]
 8001db8:	b002      	add	sp, #8
 8001dba:	bd70      	pop	{r4, r5, r6, pc}
 8001dbc:	ab01      	add	r3, sp, #4
 8001dbe:	466a      	mov	r2, sp
 8001dc0:	f7ff ffca 	bl	8001d58 <__swhatbuf_r>
 8001dc4:	9900      	ldr	r1, [sp, #0]
 8001dc6:	4605      	mov	r5, r0
 8001dc8:	4630      	mov	r0, r6
 8001dca:	f000 f875 	bl	8001eb8 <_malloc_r>
 8001dce:	b948      	cbnz	r0, 8001de4 <__smakebuf_r+0x44>
 8001dd0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8001dd4:	059a      	lsls	r2, r3, #22
 8001dd6:	d4ef      	bmi.n	8001db8 <__smakebuf_r+0x18>
 8001dd8:	f023 0303 	bic.w	r3, r3, #3
 8001ddc:	f043 0302 	orr.w	r3, r3, #2
 8001de0:	81a3      	strh	r3, [r4, #12]
 8001de2:	e7e3      	b.n	8001dac <__smakebuf_r+0xc>
 8001de4:	4b0d      	ldr	r3, [pc, #52]	; (8001e1c <__smakebuf_r+0x7c>)
 8001de6:	62b3      	str	r3, [r6, #40]	; 0x28
 8001de8:	89a3      	ldrh	r3, [r4, #12]
 8001dea:	6020      	str	r0, [r4, #0]
 8001dec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001df0:	81a3      	strh	r3, [r4, #12]
 8001df2:	9b00      	ldr	r3, [sp, #0]
 8001df4:	6120      	str	r0, [r4, #16]
 8001df6:	6163      	str	r3, [r4, #20]
 8001df8:	9b01      	ldr	r3, [sp, #4]
 8001dfa:	b15b      	cbz	r3, 8001e14 <__smakebuf_r+0x74>
 8001dfc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8001e00:	4630      	mov	r0, r6
 8001e02:	f000 fc01 	bl	8002608 <_isatty_r>
 8001e06:	b128      	cbz	r0, 8001e14 <__smakebuf_r+0x74>
 8001e08:	89a3      	ldrh	r3, [r4, #12]
 8001e0a:	f023 0303 	bic.w	r3, r3, #3
 8001e0e:	f043 0301 	orr.w	r3, r3, #1
 8001e12:	81a3      	strh	r3, [r4, #12]
 8001e14:	89a3      	ldrh	r3, [r4, #12]
 8001e16:	431d      	orrs	r5, r3
 8001e18:	81a5      	strh	r5, [r4, #12]
 8001e1a:	e7cd      	b.n	8001db8 <__smakebuf_r+0x18>
 8001e1c:	08001c0d 	.word	0x08001c0d

08001e20 <_free_r>:
 8001e20:	b538      	push	{r3, r4, r5, lr}
 8001e22:	4605      	mov	r5, r0
 8001e24:	2900      	cmp	r1, #0
 8001e26:	d043      	beq.n	8001eb0 <_free_r+0x90>
 8001e28:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001e2c:	1f0c      	subs	r4, r1, #4
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	bfb8      	it	lt
 8001e32:	18e4      	addlt	r4, r4, r3
 8001e34:	f000 fc18 	bl	8002668 <__malloc_lock>
 8001e38:	4a1e      	ldr	r2, [pc, #120]	; (8001eb4 <_free_r+0x94>)
 8001e3a:	6813      	ldr	r3, [r2, #0]
 8001e3c:	4610      	mov	r0, r2
 8001e3e:	b933      	cbnz	r3, 8001e4e <_free_r+0x2e>
 8001e40:	6063      	str	r3, [r4, #4]
 8001e42:	6014      	str	r4, [r2, #0]
 8001e44:	4628      	mov	r0, r5
 8001e46:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001e4a:	f000 bc0e 	b.w	800266a <__malloc_unlock>
 8001e4e:	42a3      	cmp	r3, r4
 8001e50:	d90b      	bls.n	8001e6a <_free_r+0x4a>
 8001e52:	6821      	ldr	r1, [r4, #0]
 8001e54:	1862      	adds	r2, r4, r1
 8001e56:	4293      	cmp	r3, r2
 8001e58:	bf01      	itttt	eq
 8001e5a:	681a      	ldreq	r2, [r3, #0]
 8001e5c:	685b      	ldreq	r3, [r3, #4]
 8001e5e:	1852      	addeq	r2, r2, r1
 8001e60:	6022      	streq	r2, [r4, #0]
 8001e62:	6063      	str	r3, [r4, #4]
 8001e64:	6004      	str	r4, [r0, #0]
 8001e66:	e7ed      	b.n	8001e44 <_free_r+0x24>
 8001e68:	4613      	mov	r3, r2
 8001e6a:	685a      	ldr	r2, [r3, #4]
 8001e6c:	b10a      	cbz	r2, 8001e72 <_free_r+0x52>
 8001e6e:	42a2      	cmp	r2, r4
 8001e70:	d9fa      	bls.n	8001e68 <_free_r+0x48>
 8001e72:	6819      	ldr	r1, [r3, #0]
 8001e74:	1858      	adds	r0, r3, r1
 8001e76:	42a0      	cmp	r0, r4
 8001e78:	d10b      	bne.n	8001e92 <_free_r+0x72>
 8001e7a:	6820      	ldr	r0, [r4, #0]
 8001e7c:	4401      	add	r1, r0
 8001e7e:	1858      	adds	r0, r3, r1
 8001e80:	4282      	cmp	r2, r0
 8001e82:	6019      	str	r1, [r3, #0]
 8001e84:	d1de      	bne.n	8001e44 <_free_r+0x24>
 8001e86:	6810      	ldr	r0, [r2, #0]
 8001e88:	6852      	ldr	r2, [r2, #4]
 8001e8a:	4401      	add	r1, r0
 8001e8c:	6019      	str	r1, [r3, #0]
 8001e8e:	605a      	str	r2, [r3, #4]
 8001e90:	e7d8      	b.n	8001e44 <_free_r+0x24>
 8001e92:	d902      	bls.n	8001e9a <_free_r+0x7a>
 8001e94:	230c      	movs	r3, #12
 8001e96:	602b      	str	r3, [r5, #0]
 8001e98:	e7d4      	b.n	8001e44 <_free_r+0x24>
 8001e9a:	6820      	ldr	r0, [r4, #0]
 8001e9c:	1821      	adds	r1, r4, r0
 8001e9e:	428a      	cmp	r2, r1
 8001ea0:	bf01      	itttt	eq
 8001ea2:	6811      	ldreq	r1, [r2, #0]
 8001ea4:	6852      	ldreq	r2, [r2, #4]
 8001ea6:	1809      	addeq	r1, r1, r0
 8001ea8:	6021      	streq	r1, [r4, #0]
 8001eaa:	6062      	str	r2, [r4, #4]
 8001eac:	605c      	str	r4, [r3, #4]
 8001eae:	e7c9      	b.n	8001e44 <_free_r+0x24>
 8001eb0:	bd38      	pop	{r3, r4, r5, pc}
 8001eb2:	bf00      	nop
 8001eb4:	20000090 	.word	0x20000090

08001eb8 <_malloc_r>:
 8001eb8:	b570      	push	{r4, r5, r6, lr}
 8001eba:	1ccd      	adds	r5, r1, #3
 8001ebc:	f025 0503 	bic.w	r5, r5, #3
 8001ec0:	3508      	adds	r5, #8
 8001ec2:	2d0c      	cmp	r5, #12
 8001ec4:	bf38      	it	cc
 8001ec6:	250c      	movcc	r5, #12
 8001ec8:	2d00      	cmp	r5, #0
 8001eca:	4606      	mov	r6, r0
 8001ecc:	db01      	blt.n	8001ed2 <_malloc_r+0x1a>
 8001ece:	42a9      	cmp	r1, r5
 8001ed0:	d903      	bls.n	8001eda <_malloc_r+0x22>
 8001ed2:	230c      	movs	r3, #12
 8001ed4:	6033      	str	r3, [r6, #0]
 8001ed6:	2000      	movs	r0, #0
 8001ed8:	bd70      	pop	{r4, r5, r6, pc}
 8001eda:	f000 fbc5 	bl	8002668 <__malloc_lock>
 8001ede:	4a21      	ldr	r2, [pc, #132]	; (8001f64 <_malloc_r+0xac>)
 8001ee0:	6814      	ldr	r4, [r2, #0]
 8001ee2:	4621      	mov	r1, r4
 8001ee4:	b991      	cbnz	r1, 8001f0c <_malloc_r+0x54>
 8001ee6:	4c20      	ldr	r4, [pc, #128]	; (8001f68 <_malloc_r+0xb0>)
 8001ee8:	6823      	ldr	r3, [r4, #0]
 8001eea:	b91b      	cbnz	r3, 8001ef4 <_malloc_r+0x3c>
 8001eec:	4630      	mov	r0, r6
 8001eee:	f000 fb03 	bl	80024f8 <_sbrk_r>
 8001ef2:	6020      	str	r0, [r4, #0]
 8001ef4:	4629      	mov	r1, r5
 8001ef6:	4630      	mov	r0, r6
 8001ef8:	f000 fafe 	bl	80024f8 <_sbrk_r>
 8001efc:	1c43      	adds	r3, r0, #1
 8001efe:	d124      	bne.n	8001f4a <_malloc_r+0x92>
 8001f00:	230c      	movs	r3, #12
 8001f02:	4630      	mov	r0, r6
 8001f04:	6033      	str	r3, [r6, #0]
 8001f06:	f000 fbb0 	bl	800266a <__malloc_unlock>
 8001f0a:	e7e4      	b.n	8001ed6 <_malloc_r+0x1e>
 8001f0c:	680b      	ldr	r3, [r1, #0]
 8001f0e:	1b5b      	subs	r3, r3, r5
 8001f10:	d418      	bmi.n	8001f44 <_malloc_r+0x8c>
 8001f12:	2b0b      	cmp	r3, #11
 8001f14:	d90f      	bls.n	8001f36 <_malloc_r+0x7e>
 8001f16:	600b      	str	r3, [r1, #0]
 8001f18:	18cc      	adds	r4, r1, r3
 8001f1a:	50cd      	str	r5, [r1, r3]
 8001f1c:	4630      	mov	r0, r6
 8001f1e:	f000 fba4 	bl	800266a <__malloc_unlock>
 8001f22:	f104 000b 	add.w	r0, r4, #11
 8001f26:	1d23      	adds	r3, r4, #4
 8001f28:	f020 0007 	bic.w	r0, r0, #7
 8001f2c:	1ac3      	subs	r3, r0, r3
 8001f2e:	d0d3      	beq.n	8001ed8 <_malloc_r+0x20>
 8001f30:	425a      	negs	r2, r3
 8001f32:	50e2      	str	r2, [r4, r3]
 8001f34:	e7d0      	b.n	8001ed8 <_malloc_r+0x20>
 8001f36:	684b      	ldr	r3, [r1, #4]
 8001f38:	428c      	cmp	r4, r1
 8001f3a:	bf16      	itet	ne
 8001f3c:	6063      	strne	r3, [r4, #4]
 8001f3e:	6013      	streq	r3, [r2, #0]
 8001f40:	460c      	movne	r4, r1
 8001f42:	e7eb      	b.n	8001f1c <_malloc_r+0x64>
 8001f44:	460c      	mov	r4, r1
 8001f46:	6849      	ldr	r1, [r1, #4]
 8001f48:	e7cc      	b.n	8001ee4 <_malloc_r+0x2c>
 8001f4a:	1cc4      	adds	r4, r0, #3
 8001f4c:	f024 0403 	bic.w	r4, r4, #3
 8001f50:	42a0      	cmp	r0, r4
 8001f52:	d005      	beq.n	8001f60 <_malloc_r+0xa8>
 8001f54:	1a21      	subs	r1, r4, r0
 8001f56:	4630      	mov	r0, r6
 8001f58:	f000 face 	bl	80024f8 <_sbrk_r>
 8001f5c:	3001      	adds	r0, #1
 8001f5e:	d0cf      	beq.n	8001f00 <_malloc_r+0x48>
 8001f60:	6025      	str	r5, [r4, #0]
 8001f62:	e7db      	b.n	8001f1c <_malloc_r+0x64>
 8001f64:	20000090 	.word	0x20000090
 8001f68:	20000094 	.word	0x20000094

08001f6c <__sfputc_r>:
 8001f6c:	6893      	ldr	r3, [r2, #8]
 8001f6e:	b410      	push	{r4}
 8001f70:	3b01      	subs	r3, #1
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	6093      	str	r3, [r2, #8]
 8001f76:	da07      	bge.n	8001f88 <__sfputc_r+0x1c>
 8001f78:	6994      	ldr	r4, [r2, #24]
 8001f7a:	42a3      	cmp	r3, r4
 8001f7c:	db01      	blt.n	8001f82 <__sfputc_r+0x16>
 8001f7e:	290a      	cmp	r1, #10
 8001f80:	d102      	bne.n	8001f88 <__sfputc_r+0x1c>
 8001f82:	bc10      	pop	{r4}
 8001f84:	f7ff bcae 	b.w	80018e4 <__swbuf_r>
 8001f88:	6813      	ldr	r3, [r2, #0]
 8001f8a:	1c58      	adds	r0, r3, #1
 8001f8c:	6010      	str	r0, [r2, #0]
 8001f8e:	7019      	strb	r1, [r3, #0]
 8001f90:	4608      	mov	r0, r1
 8001f92:	bc10      	pop	{r4}
 8001f94:	4770      	bx	lr

08001f96 <__sfputs_r>:
 8001f96:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001f98:	4606      	mov	r6, r0
 8001f9a:	460f      	mov	r7, r1
 8001f9c:	4614      	mov	r4, r2
 8001f9e:	18d5      	adds	r5, r2, r3
 8001fa0:	42ac      	cmp	r4, r5
 8001fa2:	d101      	bne.n	8001fa8 <__sfputs_r+0x12>
 8001fa4:	2000      	movs	r0, #0
 8001fa6:	e007      	b.n	8001fb8 <__sfputs_r+0x22>
 8001fa8:	463a      	mov	r2, r7
 8001faa:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001fae:	4630      	mov	r0, r6
 8001fb0:	f7ff ffdc 	bl	8001f6c <__sfputc_r>
 8001fb4:	1c43      	adds	r3, r0, #1
 8001fb6:	d1f3      	bne.n	8001fa0 <__sfputs_r+0xa>
 8001fb8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08001fbc <_vfiprintf_r>:
 8001fbc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001fc0:	460c      	mov	r4, r1
 8001fc2:	b09d      	sub	sp, #116	; 0x74
 8001fc4:	4617      	mov	r7, r2
 8001fc6:	461d      	mov	r5, r3
 8001fc8:	4606      	mov	r6, r0
 8001fca:	b118      	cbz	r0, 8001fd4 <_vfiprintf_r+0x18>
 8001fcc:	6983      	ldr	r3, [r0, #24]
 8001fce:	b90b      	cbnz	r3, 8001fd4 <_vfiprintf_r+0x18>
 8001fd0:	f7ff fe38 	bl	8001c44 <__sinit>
 8001fd4:	4b7c      	ldr	r3, [pc, #496]	; (80021c8 <_vfiprintf_r+0x20c>)
 8001fd6:	429c      	cmp	r4, r3
 8001fd8:	d158      	bne.n	800208c <_vfiprintf_r+0xd0>
 8001fda:	6874      	ldr	r4, [r6, #4]
 8001fdc:	89a3      	ldrh	r3, [r4, #12]
 8001fde:	0718      	lsls	r0, r3, #28
 8001fe0:	d55e      	bpl.n	80020a0 <_vfiprintf_r+0xe4>
 8001fe2:	6923      	ldr	r3, [r4, #16]
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d05b      	beq.n	80020a0 <_vfiprintf_r+0xe4>
 8001fe8:	2300      	movs	r3, #0
 8001fea:	9309      	str	r3, [sp, #36]	; 0x24
 8001fec:	2320      	movs	r3, #32
 8001fee:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8001ff2:	2330      	movs	r3, #48	; 0x30
 8001ff4:	f04f 0b01 	mov.w	fp, #1
 8001ff8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8001ffc:	9503      	str	r5, [sp, #12]
 8001ffe:	46b8      	mov	r8, r7
 8002000:	4645      	mov	r5, r8
 8002002:	f815 3b01 	ldrb.w	r3, [r5], #1
 8002006:	b10b      	cbz	r3, 800200c <_vfiprintf_r+0x50>
 8002008:	2b25      	cmp	r3, #37	; 0x25
 800200a:	d154      	bne.n	80020b6 <_vfiprintf_r+0xfa>
 800200c:	ebb8 0a07 	subs.w	sl, r8, r7
 8002010:	d00b      	beq.n	800202a <_vfiprintf_r+0x6e>
 8002012:	4653      	mov	r3, sl
 8002014:	463a      	mov	r2, r7
 8002016:	4621      	mov	r1, r4
 8002018:	4630      	mov	r0, r6
 800201a:	f7ff ffbc 	bl	8001f96 <__sfputs_r>
 800201e:	3001      	adds	r0, #1
 8002020:	f000 80c2 	beq.w	80021a8 <_vfiprintf_r+0x1ec>
 8002024:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002026:	4453      	add	r3, sl
 8002028:	9309      	str	r3, [sp, #36]	; 0x24
 800202a:	f898 3000 	ldrb.w	r3, [r8]
 800202e:	2b00      	cmp	r3, #0
 8002030:	f000 80ba 	beq.w	80021a8 <_vfiprintf_r+0x1ec>
 8002034:	2300      	movs	r3, #0
 8002036:	f04f 32ff 	mov.w	r2, #4294967295
 800203a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800203e:	9304      	str	r3, [sp, #16]
 8002040:	9307      	str	r3, [sp, #28]
 8002042:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002046:	931a      	str	r3, [sp, #104]	; 0x68
 8002048:	46a8      	mov	r8, r5
 800204a:	2205      	movs	r2, #5
 800204c:	f818 1b01 	ldrb.w	r1, [r8], #1
 8002050:	485e      	ldr	r0, [pc, #376]	; (80021cc <_vfiprintf_r+0x210>)
 8002052:	f000 fafb 	bl	800264c <memchr>
 8002056:	9b04      	ldr	r3, [sp, #16]
 8002058:	bb78      	cbnz	r0, 80020ba <_vfiprintf_r+0xfe>
 800205a:	06d9      	lsls	r1, r3, #27
 800205c:	bf44      	itt	mi
 800205e:	2220      	movmi	r2, #32
 8002060:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8002064:	071a      	lsls	r2, r3, #28
 8002066:	bf44      	itt	mi
 8002068:	222b      	movmi	r2, #43	; 0x2b
 800206a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800206e:	782a      	ldrb	r2, [r5, #0]
 8002070:	2a2a      	cmp	r2, #42	; 0x2a
 8002072:	d02a      	beq.n	80020ca <_vfiprintf_r+0x10e>
 8002074:	46a8      	mov	r8, r5
 8002076:	2000      	movs	r0, #0
 8002078:	250a      	movs	r5, #10
 800207a:	9a07      	ldr	r2, [sp, #28]
 800207c:	4641      	mov	r1, r8
 800207e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002082:	3b30      	subs	r3, #48	; 0x30
 8002084:	2b09      	cmp	r3, #9
 8002086:	d969      	bls.n	800215c <_vfiprintf_r+0x1a0>
 8002088:	b360      	cbz	r0, 80020e4 <_vfiprintf_r+0x128>
 800208a:	e024      	b.n	80020d6 <_vfiprintf_r+0x11a>
 800208c:	4b50      	ldr	r3, [pc, #320]	; (80021d0 <_vfiprintf_r+0x214>)
 800208e:	429c      	cmp	r4, r3
 8002090:	d101      	bne.n	8002096 <_vfiprintf_r+0xda>
 8002092:	68b4      	ldr	r4, [r6, #8]
 8002094:	e7a2      	b.n	8001fdc <_vfiprintf_r+0x20>
 8002096:	4b4f      	ldr	r3, [pc, #316]	; (80021d4 <_vfiprintf_r+0x218>)
 8002098:	429c      	cmp	r4, r3
 800209a:	bf08      	it	eq
 800209c:	68f4      	ldreq	r4, [r6, #12]
 800209e:	e79d      	b.n	8001fdc <_vfiprintf_r+0x20>
 80020a0:	4621      	mov	r1, r4
 80020a2:	4630      	mov	r0, r6
 80020a4:	f7ff fc70 	bl	8001988 <__swsetup_r>
 80020a8:	2800      	cmp	r0, #0
 80020aa:	d09d      	beq.n	8001fe8 <_vfiprintf_r+0x2c>
 80020ac:	f04f 30ff 	mov.w	r0, #4294967295
 80020b0:	b01d      	add	sp, #116	; 0x74
 80020b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80020b6:	46a8      	mov	r8, r5
 80020b8:	e7a2      	b.n	8002000 <_vfiprintf_r+0x44>
 80020ba:	4a44      	ldr	r2, [pc, #272]	; (80021cc <_vfiprintf_r+0x210>)
 80020bc:	4645      	mov	r5, r8
 80020be:	1a80      	subs	r0, r0, r2
 80020c0:	fa0b f000 	lsl.w	r0, fp, r0
 80020c4:	4318      	orrs	r0, r3
 80020c6:	9004      	str	r0, [sp, #16]
 80020c8:	e7be      	b.n	8002048 <_vfiprintf_r+0x8c>
 80020ca:	9a03      	ldr	r2, [sp, #12]
 80020cc:	1d11      	adds	r1, r2, #4
 80020ce:	6812      	ldr	r2, [r2, #0]
 80020d0:	9103      	str	r1, [sp, #12]
 80020d2:	2a00      	cmp	r2, #0
 80020d4:	db01      	blt.n	80020da <_vfiprintf_r+0x11e>
 80020d6:	9207      	str	r2, [sp, #28]
 80020d8:	e004      	b.n	80020e4 <_vfiprintf_r+0x128>
 80020da:	4252      	negs	r2, r2
 80020dc:	f043 0302 	orr.w	r3, r3, #2
 80020e0:	9207      	str	r2, [sp, #28]
 80020e2:	9304      	str	r3, [sp, #16]
 80020e4:	f898 3000 	ldrb.w	r3, [r8]
 80020e8:	2b2e      	cmp	r3, #46	; 0x2e
 80020ea:	d10e      	bne.n	800210a <_vfiprintf_r+0x14e>
 80020ec:	f898 3001 	ldrb.w	r3, [r8, #1]
 80020f0:	2b2a      	cmp	r3, #42	; 0x2a
 80020f2:	d138      	bne.n	8002166 <_vfiprintf_r+0x1aa>
 80020f4:	9b03      	ldr	r3, [sp, #12]
 80020f6:	f108 0802 	add.w	r8, r8, #2
 80020fa:	1d1a      	adds	r2, r3, #4
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	9203      	str	r2, [sp, #12]
 8002100:	2b00      	cmp	r3, #0
 8002102:	bfb8      	it	lt
 8002104:	f04f 33ff 	movlt.w	r3, #4294967295
 8002108:	9305      	str	r3, [sp, #20]
 800210a:	4d33      	ldr	r5, [pc, #204]	; (80021d8 <_vfiprintf_r+0x21c>)
 800210c:	2203      	movs	r2, #3
 800210e:	f898 1000 	ldrb.w	r1, [r8]
 8002112:	4628      	mov	r0, r5
 8002114:	f000 fa9a 	bl	800264c <memchr>
 8002118:	b140      	cbz	r0, 800212c <_vfiprintf_r+0x170>
 800211a:	2340      	movs	r3, #64	; 0x40
 800211c:	1b40      	subs	r0, r0, r5
 800211e:	fa03 f000 	lsl.w	r0, r3, r0
 8002122:	9b04      	ldr	r3, [sp, #16]
 8002124:	f108 0801 	add.w	r8, r8, #1
 8002128:	4303      	orrs	r3, r0
 800212a:	9304      	str	r3, [sp, #16]
 800212c:	f898 1000 	ldrb.w	r1, [r8]
 8002130:	2206      	movs	r2, #6
 8002132:	482a      	ldr	r0, [pc, #168]	; (80021dc <_vfiprintf_r+0x220>)
 8002134:	f108 0701 	add.w	r7, r8, #1
 8002138:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800213c:	f000 fa86 	bl	800264c <memchr>
 8002140:	2800      	cmp	r0, #0
 8002142:	d037      	beq.n	80021b4 <_vfiprintf_r+0x1f8>
 8002144:	4b26      	ldr	r3, [pc, #152]	; (80021e0 <_vfiprintf_r+0x224>)
 8002146:	bb1b      	cbnz	r3, 8002190 <_vfiprintf_r+0x1d4>
 8002148:	9b03      	ldr	r3, [sp, #12]
 800214a:	3307      	adds	r3, #7
 800214c:	f023 0307 	bic.w	r3, r3, #7
 8002150:	3308      	adds	r3, #8
 8002152:	9303      	str	r3, [sp, #12]
 8002154:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002156:	444b      	add	r3, r9
 8002158:	9309      	str	r3, [sp, #36]	; 0x24
 800215a:	e750      	b.n	8001ffe <_vfiprintf_r+0x42>
 800215c:	fb05 3202 	mla	r2, r5, r2, r3
 8002160:	2001      	movs	r0, #1
 8002162:	4688      	mov	r8, r1
 8002164:	e78a      	b.n	800207c <_vfiprintf_r+0xc0>
 8002166:	2300      	movs	r3, #0
 8002168:	250a      	movs	r5, #10
 800216a:	4619      	mov	r1, r3
 800216c:	f108 0801 	add.w	r8, r8, #1
 8002170:	9305      	str	r3, [sp, #20]
 8002172:	4640      	mov	r0, r8
 8002174:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002178:	3a30      	subs	r2, #48	; 0x30
 800217a:	2a09      	cmp	r2, #9
 800217c:	d903      	bls.n	8002186 <_vfiprintf_r+0x1ca>
 800217e:	2b00      	cmp	r3, #0
 8002180:	d0c3      	beq.n	800210a <_vfiprintf_r+0x14e>
 8002182:	9105      	str	r1, [sp, #20]
 8002184:	e7c1      	b.n	800210a <_vfiprintf_r+0x14e>
 8002186:	fb05 2101 	mla	r1, r5, r1, r2
 800218a:	2301      	movs	r3, #1
 800218c:	4680      	mov	r8, r0
 800218e:	e7f0      	b.n	8002172 <_vfiprintf_r+0x1b6>
 8002190:	ab03      	add	r3, sp, #12
 8002192:	9300      	str	r3, [sp, #0]
 8002194:	4622      	mov	r2, r4
 8002196:	4b13      	ldr	r3, [pc, #76]	; (80021e4 <_vfiprintf_r+0x228>)
 8002198:	a904      	add	r1, sp, #16
 800219a:	4630      	mov	r0, r6
 800219c:	f3af 8000 	nop.w
 80021a0:	f1b0 3fff 	cmp.w	r0, #4294967295
 80021a4:	4681      	mov	r9, r0
 80021a6:	d1d5      	bne.n	8002154 <_vfiprintf_r+0x198>
 80021a8:	89a3      	ldrh	r3, [r4, #12]
 80021aa:	065b      	lsls	r3, r3, #25
 80021ac:	f53f af7e 	bmi.w	80020ac <_vfiprintf_r+0xf0>
 80021b0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80021b2:	e77d      	b.n	80020b0 <_vfiprintf_r+0xf4>
 80021b4:	ab03      	add	r3, sp, #12
 80021b6:	9300      	str	r3, [sp, #0]
 80021b8:	4622      	mov	r2, r4
 80021ba:	4b0a      	ldr	r3, [pc, #40]	; (80021e4 <_vfiprintf_r+0x228>)
 80021bc:	a904      	add	r1, sp, #16
 80021be:	4630      	mov	r0, r6
 80021c0:	f000 f888 	bl	80022d4 <_printf_i>
 80021c4:	e7ec      	b.n	80021a0 <_vfiprintf_r+0x1e4>
 80021c6:	bf00      	nop
 80021c8:	08002784 	.word	0x08002784
 80021cc:	080027c4 	.word	0x080027c4
 80021d0:	080027a4 	.word	0x080027a4
 80021d4:	08002764 	.word	0x08002764
 80021d8:	080027ca 	.word	0x080027ca
 80021dc:	080027ce 	.word	0x080027ce
 80021e0:	00000000 	.word	0x00000000
 80021e4:	08001f97 	.word	0x08001f97

080021e8 <_printf_common>:
 80021e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80021ec:	4691      	mov	r9, r2
 80021ee:	461f      	mov	r7, r3
 80021f0:	688a      	ldr	r2, [r1, #8]
 80021f2:	690b      	ldr	r3, [r1, #16]
 80021f4:	4606      	mov	r6, r0
 80021f6:	4293      	cmp	r3, r2
 80021f8:	bfb8      	it	lt
 80021fa:	4613      	movlt	r3, r2
 80021fc:	f8c9 3000 	str.w	r3, [r9]
 8002200:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002204:	460c      	mov	r4, r1
 8002206:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800220a:	b112      	cbz	r2, 8002212 <_printf_common+0x2a>
 800220c:	3301      	adds	r3, #1
 800220e:	f8c9 3000 	str.w	r3, [r9]
 8002212:	6823      	ldr	r3, [r4, #0]
 8002214:	0699      	lsls	r1, r3, #26
 8002216:	bf42      	ittt	mi
 8002218:	f8d9 3000 	ldrmi.w	r3, [r9]
 800221c:	3302      	addmi	r3, #2
 800221e:	f8c9 3000 	strmi.w	r3, [r9]
 8002222:	6825      	ldr	r5, [r4, #0]
 8002224:	f015 0506 	ands.w	r5, r5, #6
 8002228:	d107      	bne.n	800223a <_printf_common+0x52>
 800222a:	f104 0a19 	add.w	sl, r4, #25
 800222e:	68e3      	ldr	r3, [r4, #12]
 8002230:	f8d9 2000 	ldr.w	r2, [r9]
 8002234:	1a9b      	subs	r3, r3, r2
 8002236:	42ab      	cmp	r3, r5
 8002238:	dc29      	bgt.n	800228e <_printf_common+0xa6>
 800223a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800223e:	6822      	ldr	r2, [r4, #0]
 8002240:	3300      	adds	r3, #0
 8002242:	bf18      	it	ne
 8002244:	2301      	movne	r3, #1
 8002246:	0692      	lsls	r2, r2, #26
 8002248:	d42e      	bmi.n	80022a8 <_printf_common+0xc0>
 800224a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800224e:	4639      	mov	r1, r7
 8002250:	4630      	mov	r0, r6
 8002252:	47c0      	blx	r8
 8002254:	3001      	adds	r0, #1
 8002256:	d021      	beq.n	800229c <_printf_common+0xb4>
 8002258:	6823      	ldr	r3, [r4, #0]
 800225a:	68e5      	ldr	r5, [r4, #12]
 800225c:	f003 0306 	and.w	r3, r3, #6
 8002260:	2b04      	cmp	r3, #4
 8002262:	bf18      	it	ne
 8002264:	2500      	movne	r5, #0
 8002266:	f8d9 2000 	ldr.w	r2, [r9]
 800226a:	f04f 0900 	mov.w	r9, #0
 800226e:	bf08      	it	eq
 8002270:	1aad      	subeq	r5, r5, r2
 8002272:	68a3      	ldr	r3, [r4, #8]
 8002274:	6922      	ldr	r2, [r4, #16]
 8002276:	bf08      	it	eq
 8002278:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800227c:	4293      	cmp	r3, r2
 800227e:	bfc4      	itt	gt
 8002280:	1a9b      	subgt	r3, r3, r2
 8002282:	18ed      	addgt	r5, r5, r3
 8002284:	341a      	adds	r4, #26
 8002286:	454d      	cmp	r5, r9
 8002288:	d11a      	bne.n	80022c0 <_printf_common+0xd8>
 800228a:	2000      	movs	r0, #0
 800228c:	e008      	b.n	80022a0 <_printf_common+0xb8>
 800228e:	2301      	movs	r3, #1
 8002290:	4652      	mov	r2, sl
 8002292:	4639      	mov	r1, r7
 8002294:	4630      	mov	r0, r6
 8002296:	47c0      	blx	r8
 8002298:	3001      	adds	r0, #1
 800229a:	d103      	bne.n	80022a4 <_printf_common+0xbc>
 800229c:	f04f 30ff 	mov.w	r0, #4294967295
 80022a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80022a4:	3501      	adds	r5, #1
 80022a6:	e7c2      	b.n	800222e <_printf_common+0x46>
 80022a8:	2030      	movs	r0, #48	; 0x30
 80022aa:	18e1      	adds	r1, r4, r3
 80022ac:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80022b0:	1c5a      	adds	r2, r3, #1
 80022b2:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80022b6:	4422      	add	r2, r4
 80022b8:	3302      	adds	r3, #2
 80022ba:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80022be:	e7c4      	b.n	800224a <_printf_common+0x62>
 80022c0:	2301      	movs	r3, #1
 80022c2:	4622      	mov	r2, r4
 80022c4:	4639      	mov	r1, r7
 80022c6:	4630      	mov	r0, r6
 80022c8:	47c0      	blx	r8
 80022ca:	3001      	adds	r0, #1
 80022cc:	d0e6      	beq.n	800229c <_printf_common+0xb4>
 80022ce:	f109 0901 	add.w	r9, r9, #1
 80022d2:	e7d8      	b.n	8002286 <_printf_common+0x9e>

080022d4 <_printf_i>:
 80022d4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80022d8:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80022dc:	460c      	mov	r4, r1
 80022de:	7e09      	ldrb	r1, [r1, #24]
 80022e0:	b085      	sub	sp, #20
 80022e2:	296e      	cmp	r1, #110	; 0x6e
 80022e4:	4617      	mov	r7, r2
 80022e6:	4606      	mov	r6, r0
 80022e8:	4698      	mov	r8, r3
 80022ea:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80022ec:	f000 80b3 	beq.w	8002456 <_printf_i+0x182>
 80022f0:	d822      	bhi.n	8002338 <_printf_i+0x64>
 80022f2:	2963      	cmp	r1, #99	; 0x63
 80022f4:	d036      	beq.n	8002364 <_printf_i+0x90>
 80022f6:	d80a      	bhi.n	800230e <_printf_i+0x3a>
 80022f8:	2900      	cmp	r1, #0
 80022fa:	f000 80b9 	beq.w	8002470 <_printf_i+0x19c>
 80022fe:	2958      	cmp	r1, #88	; 0x58
 8002300:	f000 8083 	beq.w	800240a <_printf_i+0x136>
 8002304:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002308:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800230c:	e032      	b.n	8002374 <_printf_i+0xa0>
 800230e:	2964      	cmp	r1, #100	; 0x64
 8002310:	d001      	beq.n	8002316 <_printf_i+0x42>
 8002312:	2969      	cmp	r1, #105	; 0x69
 8002314:	d1f6      	bne.n	8002304 <_printf_i+0x30>
 8002316:	6820      	ldr	r0, [r4, #0]
 8002318:	6813      	ldr	r3, [r2, #0]
 800231a:	0605      	lsls	r5, r0, #24
 800231c:	f103 0104 	add.w	r1, r3, #4
 8002320:	d52a      	bpl.n	8002378 <_printf_i+0xa4>
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	6011      	str	r1, [r2, #0]
 8002326:	2b00      	cmp	r3, #0
 8002328:	da03      	bge.n	8002332 <_printf_i+0x5e>
 800232a:	222d      	movs	r2, #45	; 0x2d
 800232c:	425b      	negs	r3, r3
 800232e:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8002332:	486f      	ldr	r0, [pc, #444]	; (80024f0 <_printf_i+0x21c>)
 8002334:	220a      	movs	r2, #10
 8002336:	e039      	b.n	80023ac <_printf_i+0xd8>
 8002338:	2973      	cmp	r1, #115	; 0x73
 800233a:	f000 809d 	beq.w	8002478 <_printf_i+0x1a4>
 800233e:	d808      	bhi.n	8002352 <_printf_i+0x7e>
 8002340:	296f      	cmp	r1, #111	; 0x6f
 8002342:	d020      	beq.n	8002386 <_printf_i+0xb2>
 8002344:	2970      	cmp	r1, #112	; 0x70
 8002346:	d1dd      	bne.n	8002304 <_printf_i+0x30>
 8002348:	6823      	ldr	r3, [r4, #0]
 800234a:	f043 0320 	orr.w	r3, r3, #32
 800234e:	6023      	str	r3, [r4, #0]
 8002350:	e003      	b.n	800235a <_printf_i+0x86>
 8002352:	2975      	cmp	r1, #117	; 0x75
 8002354:	d017      	beq.n	8002386 <_printf_i+0xb2>
 8002356:	2978      	cmp	r1, #120	; 0x78
 8002358:	d1d4      	bne.n	8002304 <_printf_i+0x30>
 800235a:	2378      	movs	r3, #120	; 0x78
 800235c:	4865      	ldr	r0, [pc, #404]	; (80024f4 <_printf_i+0x220>)
 800235e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8002362:	e055      	b.n	8002410 <_printf_i+0x13c>
 8002364:	6813      	ldr	r3, [r2, #0]
 8002366:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800236a:	1d19      	adds	r1, r3, #4
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	6011      	str	r1, [r2, #0]
 8002370:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002374:	2301      	movs	r3, #1
 8002376:	e08c      	b.n	8002492 <_printf_i+0x1be>
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	f010 0f40 	tst.w	r0, #64	; 0x40
 800237e:	6011      	str	r1, [r2, #0]
 8002380:	bf18      	it	ne
 8002382:	b21b      	sxthne	r3, r3
 8002384:	e7cf      	b.n	8002326 <_printf_i+0x52>
 8002386:	6813      	ldr	r3, [r2, #0]
 8002388:	6825      	ldr	r5, [r4, #0]
 800238a:	1d18      	adds	r0, r3, #4
 800238c:	6010      	str	r0, [r2, #0]
 800238e:	0628      	lsls	r0, r5, #24
 8002390:	d501      	bpl.n	8002396 <_printf_i+0xc2>
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	e002      	b.n	800239c <_printf_i+0xc8>
 8002396:	0668      	lsls	r0, r5, #25
 8002398:	d5fb      	bpl.n	8002392 <_printf_i+0xbe>
 800239a:	881b      	ldrh	r3, [r3, #0]
 800239c:	296f      	cmp	r1, #111	; 0x6f
 800239e:	bf14      	ite	ne
 80023a0:	220a      	movne	r2, #10
 80023a2:	2208      	moveq	r2, #8
 80023a4:	4852      	ldr	r0, [pc, #328]	; (80024f0 <_printf_i+0x21c>)
 80023a6:	2100      	movs	r1, #0
 80023a8:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80023ac:	6865      	ldr	r5, [r4, #4]
 80023ae:	2d00      	cmp	r5, #0
 80023b0:	60a5      	str	r5, [r4, #8]
 80023b2:	f2c0 8095 	blt.w	80024e0 <_printf_i+0x20c>
 80023b6:	6821      	ldr	r1, [r4, #0]
 80023b8:	f021 0104 	bic.w	r1, r1, #4
 80023bc:	6021      	str	r1, [r4, #0]
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d13d      	bne.n	800243e <_printf_i+0x16a>
 80023c2:	2d00      	cmp	r5, #0
 80023c4:	f040 808e 	bne.w	80024e4 <_printf_i+0x210>
 80023c8:	4665      	mov	r5, ip
 80023ca:	2a08      	cmp	r2, #8
 80023cc:	d10b      	bne.n	80023e6 <_printf_i+0x112>
 80023ce:	6823      	ldr	r3, [r4, #0]
 80023d0:	07db      	lsls	r3, r3, #31
 80023d2:	d508      	bpl.n	80023e6 <_printf_i+0x112>
 80023d4:	6923      	ldr	r3, [r4, #16]
 80023d6:	6862      	ldr	r2, [r4, #4]
 80023d8:	429a      	cmp	r2, r3
 80023da:	bfde      	ittt	le
 80023dc:	2330      	movle	r3, #48	; 0x30
 80023de:	f805 3c01 	strble.w	r3, [r5, #-1]
 80023e2:	f105 35ff 	addle.w	r5, r5, #4294967295
 80023e6:	ebac 0305 	sub.w	r3, ip, r5
 80023ea:	6123      	str	r3, [r4, #16]
 80023ec:	f8cd 8000 	str.w	r8, [sp]
 80023f0:	463b      	mov	r3, r7
 80023f2:	aa03      	add	r2, sp, #12
 80023f4:	4621      	mov	r1, r4
 80023f6:	4630      	mov	r0, r6
 80023f8:	f7ff fef6 	bl	80021e8 <_printf_common>
 80023fc:	3001      	adds	r0, #1
 80023fe:	d14d      	bne.n	800249c <_printf_i+0x1c8>
 8002400:	f04f 30ff 	mov.w	r0, #4294967295
 8002404:	b005      	add	sp, #20
 8002406:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800240a:	4839      	ldr	r0, [pc, #228]	; (80024f0 <_printf_i+0x21c>)
 800240c:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8002410:	6813      	ldr	r3, [r2, #0]
 8002412:	6821      	ldr	r1, [r4, #0]
 8002414:	1d1d      	adds	r5, r3, #4
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	6015      	str	r5, [r2, #0]
 800241a:	060a      	lsls	r2, r1, #24
 800241c:	d50b      	bpl.n	8002436 <_printf_i+0x162>
 800241e:	07ca      	lsls	r2, r1, #31
 8002420:	bf44      	itt	mi
 8002422:	f041 0120 	orrmi.w	r1, r1, #32
 8002426:	6021      	strmi	r1, [r4, #0]
 8002428:	b91b      	cbnz	r3, 8002432 <_printf_i+0x15e>
 800242a:	6822      	ldr	r2, [r4, #0]
 800242c:	f022 0220 	bic.w	r2, r2, #32
 8002430:	6022      	str	r2, [r4, #0]
 8002432:	2210      	movs	r2, #16
 8002434:	e7b7      	b.n	80023a6 <_printf_i+0xd2>
 8002436:	064d      	lsls	r5, r1, #25
 8002438:	bf48      	it	mi
 800243a:	b29b      	uxthmi	r3, r3
 800243c:	e7ef      	b.n	800241e <_printf_i+0x14a>
 800243e:	4665      	mov	r5, ip
 8002440:	fbb3 f1f2 	udiv	r1, r3, r2
 8002444:	fb02 3311 	mls	r3, r2, r1, r3
 8002448:	5cc3      	ldrb	r3, [r0, r3]
 800244a:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800244e:	460b      	mov	r3, r1
 8002450:	2900      	cmp	r1, #0
 8002452:	d1f5      	bne.n	8002440 <_printf_i+0x16c>
 8002454:	e7b9      	b.n	80023ca <_printf_i+0xf6>
 8002456:	6813      	ldr	r3, [r2, #0]
 8002458:	6825      	ldr	r5, [r4, #0]
 800245a:	1d18      	adds	r0, r3, #4
 800245c:	6961      	ldr	r1, [r4, #20]
 800245e:	6010      	str	r0, [r2, #0]
 8002460:	0628      	lsls	r0, r5, #24
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	d501      	bpl.n	800246a <_printf_i+0x196>
 8002466:	6019      	str	r1, [r3, #0]
 8002468:	e002      	b.n	8002470 <_printf_i+0x19c>
 800246a:	066a      	lsls	r2, r5, #25
 800246c:	d5fb      	bpl.n	8002466 <_printf_i+0x192>
 800246e:	8019      	strh	r1, [r3, #0]
 8002470:	2300      	movs	r3, #0
 8002472:	4665      	mov	r5, ip
 8002474:	6123      	str	r3, [r4, #16]
 8002476:	e7b9      	b.n	80023ec <_printf_i+0x118>
 8002478:	6813      	ldr	r3, [r2, #0]
 800247a:	1d19      	adds	r1, r3, #4
 800247c:	6011      	str	r1, [r2, #0]
 800247e:	681d      	ldr	r5, [r3, #0]
 8002480:	6862      	ldr	r2, [r4, #4]
 8002482:	2100      	movs	r1, #0
 8002484:	4628      	mov	r0, r5
 8002486:	f000 f8e1 	bl	800264c <memchr>
 800248a:	b108      	cbz	r0, 8002490 <_printf_i+0x1bc>
 800248c:	1b40      	subs	r0, r0, r5
 800248e:	6060      	str	r0, [r4, #4]
 8002490:	6863      	ldr	r3, [r4, #4]
 8002492:	6123      	str	r3, [r4, #16]
 8002494:	2300      	movs	r3, #0
 8002496:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800249a:	e7a7      	b.n	80023ec <_printf_i+0x118>
 800249c:	6923      	ldr	r3, [r4, #16]
 800249e:	462a      	mov	r2, r5
 80024a0:	4639      	mov	r1, r7
 80024a2:	4630      	mov	r0, r6
 80024a4:	47c0      	blx	r8
 80024a6:	3001      	adds	r0, #1
 80024a8:	d0aa      	beq.n	8002400 <_printf_i+0x12c>
 80024aa:	6823      	ldr	r3, [r4, #0]
 80024ac:	079b      	lsls	r3, r3, #30
 80024ae:	d413      	bmi.n	80024d8 <_printf_i+0x204>
 80024b0:	68e0      	ldr	r0, [r4, #12]
 80024b2:	9b03      	ldr	r3, [sp, #12]
 80024b4:	4298      	cmp	r0, r3
 80024b6:	bfb8      	it	lt
 80024b8:	4618      	movlt	r0, r3
 80024ba:	e7a3      	b.n	8002404 <_printf_i+0x130>
 80024bc:	2301      	movs	r3, #1
 80024be:	464a      	mov	r2, r9
 80024c0:	4639      	mov	r1, r7
 80024c2:	4630      	mov	r0, r6
 80024c4:	47c0      	blx	r8
 80024c6:	3001      	adds	r0, #1
 80024c8:	d09a      	beq.n	8002400 <_printf_i+0x12c>
 80024ca:	3501      	adds	r5, #1
 80024cc:	68e3      	ldr	r3, [r4, #12]
 80024ce:	9a03      	ldr	r2, [sp, #12]
 80024d0:	1a9b      	subs	r3, r3, r2
 80024d2:	42ab      	cmp	r3, r5
 80024d4:	dcf2      	bgt.n	80024bc <_printf_i+0x1e8>
 80024d6:	e7eb      	b.n	80024b0 <_printf_i+0x1dc>
 80024d8:	2500      	movs	r5, #0
 80024da:	f104 0919 	add.w	r9, r4, #25
 80024de:	e7f5      	b.n	80024cc <_printf_i+0x1f8>
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d1ac      	bne.n	800243e <_printf_i+0x16a>
 80024e4:	7803      	ldrb	r3, [r0, #0]
 80024e6:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80024ea:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80024ee:	e76c      	b.n	80023ca <_printf_i+0xf6>
 80024f0:	080027d5 	.word	0x080027d5
 80024f4:	080027e6 	.word	0x080027e6

080024f8 <_sbrk_r>:
 80024f8:	b538      	push	{r3, r4, r5, lr}
 80024fa:	2300      	movs	r3, #0
 80024fc:	4c05      	ldr	r4, [pc, #20]	; (8002514 <_sbrk_r+0x1c>)
 80024fe:	4605      	mov	r5, r0
 8002500:	4608      	mov	r0, r1
 8002502:	6023      	str	r3, [r4, #0]
 8002504:	f7fd fff4 	bl	80004f0 <_sbrk>
 8002508:	1c43      	adds	r3, r0, #1
 800250a:	d102      	bne.n	8002512 <_sbrk_r+0x1a>
 800250c:	6823      	ldr	r3, [r4, #0]
 800250e:	b103      	cbz	r3, 8002512 <_sbrk_r+0x1a>
 8002510:	602b      	str	r3, [r5, #0]
 8002512:	bd38      	pop	{r3, r4, r5, pc}
 8002514:	200000dc 	.word	0x200000dc

08002518 <__sread>:
 8002518:	b510      	push	{r4, lr}
 800251a:	460c      	mov	r4, r1
 800251c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002520:	f000 f8a4 	bl	800266c <_read_r>
 8002524:	2800      	cmp	r0, #0
 8002526:	bfab      	itete	ge
 8002528:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800252a:	89a3      	ldrhlt	r3, [r4, #12]
 800252c:	181b      	addge	r3, r3, r0
 800252e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8002532:	bfac      	ite	ge
 8002534:	6563      	strge	r3, [r4, #84]	; 0x54
 8002536:	81a3      	strhlt	r3, [r4, #12]
 8002538:	bd10      	pop	{r4, pc}

0800253a <__swrite>:
 800253a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800253e:	461f      	mov	r7, r3
 8002540:	898b      	ldrh	r3, [r1, #12]
 8002542:	4605      	mov	r5, r0
 8002544:	05db      	lsls	r3, r3, #23
 8002546:	460c      	mov	r4, r1
 8002548:	4616      	mov	r6, r2
 800254a:	d505      	bpl.n	8002558 <__swrite+0x1e>
 800254c:	2302      	movs	r3, #2
 800254e:	2200      	movs	r2, #0
 8002550:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002554:	f000 f868 	bl	8002628 <_lseek_r>
 8002558:	89a3      	ldrh	r3, [r4, #12]
 800255a:	4632      	mov	r2, r6
 800255c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002560:	81a3      	strh	r3, [r4, #12]
 8002562:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002566:	463b      	mov	r3, r7
 8002568:	4628      	mov	r0, r5
 800256a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800256e:	f000 b817 	b.w	80025a0 <_write_r>

08002572 <__sseek>:
 8002572:	b510      	push	{r4, lr}
 8002574:	460c      	mov	r4, r1
 8002576:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800257a:	f000 f855 	bl	8002628 <_lseek_r>
 800257e:	1c43      	adds	r3, r0, #1
 8002580:	89a3      	ldrh	r3, [r4, #12]
 8002582:	bf15      	itete	ne
 8002584:	6560      	strne	r0, [r4, #84]	; 0x54
 8002586:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800258a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800258e:	81a3      	strheq	r3, [r4, #12]
 8002590:	bf18      	it	ne
 8002592:	81a3      	strhne	r3, [r4, #12]
 8002594:	bd10      	pop	{r4, pc}

08002596 <__sclose>:
 8002596:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800259a:	f000 b813 	b.w	80025c4 <_close_r>
	...

080025a0 <_write_r>:
 80025a0:	b538      	push	{r3, r4, r5, lr}
 80025a2:	4605      	mov	r5, r0
 80025a4:	4608      	mov	r0, r1
 80025a6:	4611      	mov	r1, r2
 80025a8:	2200      	movs	r2, #0
 80025aa:	4c05      	ldr	r4, [pc, #20]	; (80025c0 <_write_r+0x20>)
 80025ac:	6022      	str	r2, [r4, #0]
 80025ae:	461a      	mov	r2, r3
 80025b0:	f7fd fde2 	bl	8000178 <_write>
 80025b4:	1c43      	adds	r3, r0, #1
 80025b6:	d102      	bne.n	80025be <_write_r+0x1e>
 80025b8:	6823      	ldr	r3, [r4, #0]
 80025ba:	b103      	cbz	r3, 80025be <_write_r+0x1e>
 80025bc:	602b      	str	r3, [r5, #0]
 80025be:	bd38      	pop	{r3, r4, r5, pc}
 80025c0:	200000dc 	.word	0x200000dc

080025c4 <_close_r>:
 80025c4:	b538      	push	{r3, r4, r5, lr}
 80025c6:	2300      	movs	r3, #0
 80025c8:	4c05      	ldr	r4, [pc, #20]	; (80025e0 <_close_r+0x1c>)
 80025ca:	4605      	mov	r5, r0
 80025cc:	4608      	mov	r0, r1
 80025ce:	6023      	str	r3, [r4, #0]
 80025d0:	f7fd ff5d 	bl	800048e <_close>
 80025d4:	1c43      	adds	r3, r0, #1
 80025d6:	d102      	bne.n	80025de <_close_r+0x1a>
 80025d8:	6823      	ldr	r3, [r4, #0]
 80025da:	b103      	cbz	r3, 80025de <_close_r+0x1a>
 80025dc:	602b      	str	r3, [r5, #0]
 80025de:	bd38      	pop	{r3, r4, r5, pc}
 80025e0:	200000dc 	.word	0x200000dc

080025e4 <_fstat_r>:
 80025e4:	b538      	push	{r3, r4, r5, lr}
 80025e6:	2300      	movs	r3, #0
 80025e8:	4c06      	ldr	r4, [pc, #24]	; (8002604 <_fstat_r+0x20>)
 80025ea:	4605      	mov	r5, r0
 80025ec:	4608      	mov	r0, r1
 80025ee:	4611      	mov	r1, r2
 80025f0:	6023      	str	r3, [r4, #0]
 80025f2:	f7fd ff57 	bl	80004a4 <_fstat>
 80025f6:	1c43      	adds	r3, r0, #1
 80025f8:	d102      	bne.n	8002600 <_fstat_r+0x1c>
 80025fa:	6823      	ldr	r3, [r4, #0]
 80025fc:	b103      	cbz	r3, 8002600 <_fstat_r+0x1c>
 80025fe:	602b      	str	r3, [r5, #0]
 8002600:	bd38      	pop	{r3, r4, r5, pc}
 8002602:	bf00      	nop
 8002604:	200000dc 	.word	0x200000dc

08002608 <_isatty_r>:
 8002608:	b538      	push	{r3, r4, r5, lr}
 800260a:	2300      	movs	r3, #0
 800260c:	4c05      	ldr	r4, [pc, #20]	; (8002624 <_isatty_r+0x1c>)
 800260e:	4605      	mov	r5, r0
 8002610:	4608      	mov	r0, r1
 8002612:	6023      	str	r3, [r4, #0]
 8002614:	f7fd ff55 	bl	80004c2 <_isatty>
 8002618:	1c43      	adds	r3, r0, #1
 800261a:	d102      	bne.n	8002622 <_isatty_r+0x1a>
 800261c:	6823      	ldr	r3, [r4, #0]
 800261e:	b103      	cbz	r3, 8002622 <_isatty_r+0x1a>
 8002620:	602b      	str	r3, [r5, #0]
 8002622:	bd38      	pop	{r3, r4, r5, pc}
 8002624:	200000dc 	.word	0x200000dc

08002628 <_lseek_r>:
 8002628:	b538      	push	{r3, r4, r5, lr}
 800262a:	4605      	mov	r5, r0
 800262c:	4608      	mov	r0, r1
 800262e:	4611      	mov	r1, r2
 8002630:	2200      	movs	r2, #0
 8002632:	4c05      	ldr	r4, [pc, #20]	; (8002648 <_lseek_r+0x20>)
 8002634:	6022      	str	r2, [r4, #0]
 8002636:	461a      	mov	r2, r3
 8002638:	f7fd ff4d 	bl	80004d6 <_lseek>
 800263c:	1c43      	adds	r3, r0, #1
 800263e:	d102      	bne.n	8002646 <_lseek_r+0x1e>
 8002640:	6823      	ldr	r3, [r4, #0]
 8002642:	b103      	cbz	r3, 8002646 <_lseek_r+0x1e>
 8002644:	602b      	str	r3, [r5, #0]
 8002646:	bd38      	pop	{r3, r4, r5, pc}
 8002648:	200000dc 	.word	0x200000dc

0800264c <memchr>:
 800264c:	b510      	push	{r4, lr}
 800264e:	b2c9      	uxtb	r1, r1
 8002650:	4402      	add	r2, r0
 8002652:	4290      	cmp	r0, r2
 8002654:	4603      	mov	r3, r0
 8002656:	d101      	bne.n	800265c <memchr+0x10>
 8002658:	2300      	movs	r3, #0
 800265a:	e003      	b.n	8002664 <memchr+0x18>
 800265c:	781c      	ldrb	r4, [r3, #0]
 800265e:	3001      	adds	r0, #1
 8002660:	428c      	cmp	r4, r1
 8002662:	d1f6      	bne.n	8002652 <memchr+0x6>
 8002664:	4618      	mov	r0, r3
 8002666:	bd10      	pop	{r4, pc}

08002668 <__malloc_lock>:
 8002668:	4770      	bx	lr

0800266a <__malloc_unlock>:
 800266a:	4770      	bx	lr

0800266c <_read_r>:
 800266c:	b538      	push	{r3, r4, r5, lr}
 800266e:	4605      	mov	r5, r0
 8002670:	4608      	mov	r0, r1
 8002672:	4611      	mov	r1, r2
 8002674:	2200      	movs	r2, #0
 8002676:	4c05      	ldr	r4, [pc, #20]	; (800268c <_read_r+0x20>)
 8002678:	6022      	str	r2, [r4, #0]
 800267a:	461a      	mov	r2, r3
 800267c:	f7fd feea 	bl	8000454 <_read>
 8002680:	1c43      	adds	r3, r0, #1
 8002682:	d102      	bne.n	800268a <_read_r+0x1e>
 8002684:	6823      	ldr	r3, [r4, #0]
 8002686:	b103      	cbz	r3, 800268a <_read_r+0x1e>
 8002688:	602b      	str	r3, [r5, #0]
 800268a:	bd38      	pop	{r3, r4, r5, pc}
 800268c:	200000dc 	.word	0x200000dc

08002690 <_init>:
 8002690:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002692:	bf00      	nop
 8002694:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002696:	bc08      	pop	{r3}
 8002698:	469e      	mov	lr, r3
 800269a:	4770      	bx	lr

0800269c <_fini>:
 800269c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800269e:	bf00      	nop
 80026a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80026a2:	bc08      	pop	{r3}
 80026a4:	469e      	mov	lr, r3
 80026a6:	4770      	bx	lr
