============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.21 - 15.20-s010_1
  Generated on:           Apr 07 2016  04:52:51 pm
  Module:                 DSP
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: VIOLATED (-328 ps) Setup Check with Pin ALUFF/q_reg[15]/clk->d
          Group: C2C
     Startpoint: (R) DECFF/q_reg[33]/clk
          Clock: (R) clk
       Endpoint: (R) ALUFF/q_reg[15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     191                  
       Uncertainty:-     200                  
     Required Time:=    4609                  
      Launch Clock:-       0                  
         Data Path:-    4937                  
             Slack:=    -328                  

#----------------------------------------------------------------------------------------------------------
#          Timing Point           Flags     Arc    Edge       Cell         Fanout Load Trans Delay Arrival 
#                                                                                 (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------------
  DECFF/q_reg[33]/clk             -       -        R     (arrival)            202    -     0     -       0 
  DECFF/q_reg[33]/q               (u)     clk->q   R     unmapped_d_flop       57  9.6     0   339     339 
  alu/qmult0/mul_153_37/g82/z     (u)     in_1->z  F     unmapped_xor2         17 18.7     0   248     587 
  alu/qmult0/mul_153_37/g84/z     (u)     in_0->z  R     unmapped_not           1  1.2     0    33     620 
  alu/qmult0/mul_153_37/g85/z     (u)     in_0->z  R     unmapped_and2         16 19.2     0   159     779 
  alu/qmult0/mul_153_37/g144/z    (u)     in_1->z  F     unmapped_nand2         1  1.1     0    68     847 
  alu/qmult0/mul_153_37/g145/z    (u)     in_1->z  R     unmapped_nand2         3  3.6     0    92     939 
  alu/qmult0/mul_153_37/g979/z    (u)     in_0->z  R     unmapped_xor2          1  1.2     0   155    1094 
  alu/qmult0/mul_153_37/g980/z    (u)     in_0->z  R     unmapped_xor2          3  3.6     0   178    1272 
  alu/qmult0/mul_153_37/g1001/z   (u)     in_1->z  F     unmapped_nand2         1  1.1     0    68    1341 
  alu/qmult0/mul_153_37/g1002/z   (u)     in_2->z  R     unmapped_nand3         3  3.6     0   147    1487 
  alu/qmult0/mul_153_37/g1049/z   (u)     in_1->z  F     unmapped_nand2         1  1.1     0    68    1556 
  alu/qmult0/mul_153_37/g1050/z   (u)     in_2->z  R     unmapped_nand3         3  3.6     0   147    1702 
  alu/qmult0/mul_153_37/g1089/z   (u)     in_1->z  R     unmapped_xor2          1  1.2     0   155    1857 
  alu/qmult0/mul_153_37/g1090/z   (u)     in_0->z  R     unmapped_xor2          2  2.4     0   168    2025 
  alu/qmult0/mul_153_37/g1362/z   (u)     in_1->z  F     unmapped_nor2          3  3.3     0    92    2116 
  alu/qmult0/mul_153_37/g1419/z   (u)     in_1->z  R     unmapped_nor2          1  1.2     0    68    2185 
  alu/qmult0/mul_153_37/g1421/z   (u)     in_0->z  F     unmapped_nor2          3  3.3     0    92    2277 
  alu/qmult0/mul_153_37/g1484/z   (u)     in_0->z  R     unmapped_nor2          1  1.2     0    68    2345 
  alu/qmult0/mul_153_37/g1486/z   (u)     in_0->z  F     unmapped_nor2          5  5.5     0   111    2457 
  alu/qmult0/mul_153_37/g1549/z   (u)     in_1->z  R     unmapped_nor2          1  1.2     0    68    2525 
  alu/qmult0/mul_153_37/g1551/z   (u)     in_0->z  F     unmapped_nor2          6  6.6     0   118    2643 
  alu/qmult0/mul_153_37/g1582/z   (u)     in_0->z  R     unmapped_nor2          1  1.2     0    68    2712 
  alu/qmult0/mul_153_37/g1584/z   (u)     in_0->z  F     unmapped_nor2          1  1.1     0    68    2780 
  alu/qmult0/mul_153_37/g1625/z   (u)     in_0->z  R     unmapped_nand2         1  1.2     0    68    2849 
  alu/qmult0/mul_153_37/g1700/z   (u)     in_0->z  R     unmapped_xnor2         2  2.4     0   168    3016 
  alu/mux_37_25_g5/z              (u)     data1->z R     unmapped_bmux3         5  6.0     0   198    3214 
  alu/qadd0/g484/z                (u)     in_0->z  F     unmapped_xor2          5  5.5     0   198    3412 
  alu/qadd0/g337/z                (u)     in_0->z  R     unmapped_not           4  4.8     0    66    3478 
  alu/qadd0/g425/z                (u)     in_1->z  R     unmapped_xor2          1  1.2     0   155    3633 
  alu/qadd0/g443/z                (u)     in_1->z  F     unmapped_xor2          1  1.1     0   155    3788 
  alu/qadd0/g449/z                (u)     in_3->z  R     unmapped_nand4         1  1.2     0   180    3968 
  alu/qadd0/g451/z                (u)     in_2->z  F     unmapped_nor4          1  1.1     0   180    4148 
  alu/qadd0/g453/z                (u)     in_1->z  F     unmapped_complex3      1  1.1     0   137    4285 
  alu/qadd0/g310/z                (u)     in_0->z  R     unmapped_nor3          2  2.4     0   136    4421 
  alu/qadd0/mux_res_183_14_g294/z (u)     sel1->z  R     unmapped_mux6          1  1.2     0   179    4599 
  alu/mux_Y_57_10_g315/z          (u)     data1->z R     unmapped_mux22         1  1.2     0   338    4937 
  ALUFF/q_reg[15]/d               -       -        R     unmapped_d_flop        1    -     -     0    4937 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 2: VIOLATED (-46 ps) Setup Check with Pin ALUFF/q_reg[14]/clk->d
          Group: C2C
     Startpoint: (R) DECFF/q_reg[33]/clk
          Clock: (R) clk
       Endpoint: (R) ALUFF/q_reg[14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     191                  
       Uncertainty:-     200                  
     Required Time:=    4609                  
      Launch Clock:-       0                  
         Data Path:-    4656                  
             Slack:=     -46                  

#----------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                       (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------------------
  DECFF/q_reg[33]/clk                     -       -        R     (arrival)          202    -     0     -       0 
  DECFF/q_reg[33]/q                       (u)     clk->q   R     unmapped_d_flop     57  9.6     0   339     339 
  alu/qmult0/mul_153_37/g82/z             (u)     in_1->z  F     unmapped_xor2       17 18.7     0   248     587 
  alu/qmult0/mul_153_37/g84/z             (u)     in_0->z  R     unmapped_not         1  1.2     0    33     620 
  alu/qmult0/mul_153_37/g85/z             (u)     in_0->z  R     unmapped_and2       16 19.2     0   159     779 
  alu/qmult0/mul_153_37/g144/z            (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68     847 
  alu/qmult0/mul_153_37/g145/z            (u)     in_1->z  R     unmapped_nand2       3  3.6     0    92     939 
  alu/qmult0/mul_153_37/g979/z            (u)     in_0->z  R     unmapped_xor2        1  1.2     0   155    1094 
  alu/qmult0/mul_153_37/g980/z            (u)     in_0->z  R     unmapped_xor2        3  3.6     0   178    1272 
  alu/qmult0/mul_153_37/g1001/z           (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68    1341 
  alu/qmult0/mul_153_37/g1002/z           (u)     in_2->z  R     unmapped_nand3       3  3.6     0   147    1487 
  alu/qmult0/mul_153_37/g1049/z           (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68    1556 
  alu/qmult0/mul_153_37/g1050/z           (u)     in_2->z  R     unmapped_nand3       3  3.6     0   147    1702 
  alu/qmult0/mul_153_37/g1089/z           (u)     in_1->z  R     unmapped_xor2        1  1.2     0   155    1857 
  alu/qmult0/mul_153_37/g1090/z           (u)     in_0->z  R     unmapped_xor2        2  2.4     0   168    2025 
  alu/qmult0/mul_153_37/g1362/z           (u)     in_1->z  F     unmapped_nor2        3  3.3     0    92    2116 
  alu/qmult0/mul_153_37/g1419/z           (u)     in_1->z  R     unmapped_nor2        1  1.2     0    68    2185 
  alu/qmult0/mul_153_37/g1421/z           (u)     in_0->z  F     unmapped_nor2        3  3.3     0    92    2277 
  alu/qmult0/mul_153_37/g1484/z           (u)     in_0->z  R     unmapped_nor2        1  1.2     0    68    2345 
  alu/qmult0/mul_153_37/g1486/z           (u)     in_0->z  F     unmapped_nor2        5  5.5     0   111    2457 
  alu/qmult0/mul_153_37/g1549/z           (u)     in_1->z  R     unmapped_nor2        1  1.2     0    68    2525 
  alu/qmult0/mul_153_37/g1551/z           (u)     in_0->z  F     unmapped_nor2        6  6.6     0   118    2643 
  alu/qmult0/mul_153_37/g1582/z           (u)     in_0->z  R     unmapped_nor2        1  1.2     0    68    2712 
  alu/qmult0/mul_153_37/g1584/z           (u)     in_0->z  F     unmapped_nor2        1  1.1     0    68    2780 
  alu/qmult0/mul_153_37/g1625/z           (u)     in_0->z  R     unmapped_nand2       1  1.2     0    68    2849 
  alu/qmult0/mul_153_37/g1700/z           (u)     in_0->z  R     unmapped_xnor2       2  2.4     0   168    3016 
  alu/mux_37_25_g5/z                      (u)     data1->z R     unmapped_bmux3       5  6.0     0   198    3214 
  alu/qadd0/g484/z                        (u)     in_0->z  R     unmapped_xor2        5  6.0     0   198    3412 
  alu/qadd0/final_adder_sub_192_28/g26/z  (u)     in_1->z  F     unmapped_nor2        3  3.3     0    92    3504 
  alu/qadd0/final_adder_sub_192_28/g56/z  (u)     in_1->z  R     unmapped_nor2        2  2.4     0    81    3585 
  alu/qadd0/final_adder_sub_192_28/g81/z  (u)     in_0->z  F     unmapped_not         1  1.1     0    33    3618 
  alu/qadd0/final_adder_sub_192_28/g82/z  (u)     in_1->z  R     unmapped_nor2        1  1.2     0    68    3687 
  alu/qadd0/final_adder_sub_192_28/g84/z  (u)     in_0->z  F     unmapped_nor2        3  3.3     0    92    3778 
  alu/qadd0/final_adder_sub_192_28/g107/z (u)     in_0->z  R     unmapped_nor2        1  1.2     0    68    3847 
  alu/qadd0/final_adder_sub_192_28/g109/z (u)     in_0->z  F     unmapped_nor2        1  1.1     0    68    3915 
  alu/qadd0/final_adder_sub_192_28/g129/z (u)     in_0->z  R     unmapped_nand2       1  1.2     0    68    3984 
  alu/qadd0/final_adder_sub_192_28/g166/z (u)     in_0->z  R     unmapped_xnor2       1  1.2     0   155    4139 
  alu/qadd0/mux_res_183_14_g258/z         (u)     data1->z R     unmapped_mux6        1  1.2     0   179    4317 
  alu/mux_Y_57_10_g326/z                  (u)     data1->z R     unmapped_mux22       1  1.2     0   338    4656 
  ALUFF/q_reg[14]/d                       -       -        R     unmapped_d_flop      1    -     -     0    4656 
#----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 3: VIOLATED (-46 ps) Setup Check with Pin ALUFF/q_reg[13]/clk->d
          Group: C2C
     Startpoint: (R) DECFF/q_reg[33]/clk
          Clock: (R) clk
       Endpoint: (R) ALUFF/q_reg[13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     191                  
       Uncertainty:-     200                  
     Required Time:=    4609                  
      Launch Clock:-       0                  
         Data Path:-    4656                  
             Slack:=     -46                  

#----------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                       (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------------------
  DECFF/q_reg[33]/clk                     -       -        R     (arrival)          202    -     0     -       0 
  DECFF/q_reg[33]/q                       (u)     clk->q   R     unmapped_d_flop     57  9.6     0   339     339 
  alu/qmult0/mul_153_37/g82/z             (u)     in_1->z  F     unmapped_xor2       17 18.7     0   248     587 
  alu/qmult0/mul_153_37/g84/z             (u)     in_0->z  R     unmapped_not         1  1.2     0    33     620 
  alu/qmult0/mul_153_37/g85/z             (u)     in_0->z  R     unmapped_and2       16 19.2     0   159     779 
  alu/qmult0/mul_153_37/g144/z            (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68     847 
  alu/qmult0/mul_153_37/g145/z            (u)     in_1->z  R     unmapped_nand2       3  3.6     0    92     939 
  alu/qmult0/mul_153_37/g979/z            (u)     in_0->z  R     unmapped_xor2        1  1.2     0   155    1094 
  alu/qmult0/mul_153_37/g980/z            (u)     in_0->z  R     unmapped_xor2        3  3.6     0   178    1272 
  alu/qmult0/mul_153_37/g1001/z           (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68    1341 
  alu/qmult0/mul_153_37/g1002/z           (u)     in_2->z  R     unmapped_nand3       3  3.6     0   147    1487 
  alu/qmult0/mul_153_37/g1049/z           (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68    1556 
  alu/qmult0/mul_153_37/g1050/z           (u)     in_2->z  R     unmapped_nand3       3  3.6     0   147    1702 
  alu/qmult0/mul_153_37/g1089/z           (u)     in_1->z  R     unmapped_xor2        1  1.2     0   155    1857 
  alu/qmult0/mul_153_37/g1090/z           (u)     in_0->z  R     unmapped_xor2        2  2.4     0   168    2025 
  alu/qmult0/mul_153_37/g1362/z           (u)     in_1->z  F     unmapped_nor2        3  3.3     0    92    2116 
  alu/qmult0/mul_153_37/g1419/z           (u)     in_1->z  R     unmapped_nor2        1  1.2     0    68    2185 
  alu/qmult0/mul_153_37/g1421/z           (u)     in_0->z  F     unmapped_nor2        3  3.3     0    92    2277 
  alu/qmult0/mul_153_37/g1484/z           (u)     in_0->z  R     unmapped_nor2        1  1.2     0    68    2345 
  alu/qmult0/mul_153_37/g1486/z           (u)     in_0->z  F     unmapped_nor2        5  5.5     0   111    2457 
  alu/qmult0/mul_153_37/g1549/z           (u)     in_1->z  R     unmapped_nor2        1  1.2     0    68    2525 
  alu/qmult0/mul_153_37/g1551/z           (u)     in_0->z  F     unmapped_nor2        6  6.6     0   118    2643 
  alu/qmult0/mul_153_37/g1582/z           (u)     in_0->z  R     unmapped_nor2        1  1.2     0    68    2712 
  alu/qmult0/mul_153_37/g1584/z           (u)     in_0->z  F     unmapped_nor2        1  1.1     0    68    2780 
  alu/qmult0/mul_153_37/g1625/z           (u)     in_0->z  R     unmapped_nand2       1  1.2     0    68    2849 
  alu/qmult0/mul_153_37/g1700/z           (u)     in_0->z  R     unmapped_xnor2       2  2.4     0   168    3016 
  alu/mux_37_25_g5/z                      (u)     data1->z R     unmapped_bmux3       5  6.0     0   198    3214 
  alu/qadd0/g484/z                        (u)     in_0->z  R     unmapped_xor2        5  6.0     0   198    3412 
  alu/qadd0/final_adder_sub_192_28/g26/z  (u)     in_1->z  F     unmapped_nor2        3  3.3     0    92    3504 
  alu/qadd0/final_adder_sub_192_28/g56/z  (u)     in_1->z  R     unmapped_nor2        2  2.4     0    81    3585 
  alu/qadd0/final_adder_sub_192_28/g81/z  (u)     in_0->z  F     unmapped_not         1  1.1     0    33    3618 
  alu/qadd0/final_adder_sub_192_28/g82/z  (u)     in_1->z  R     unmapped_nor2        1  1.2     0    68    3687 
  alu/qadd0/final_adder_sub_192_28/g84/z  (u)     in_0->z  F     unmapped_nor2        3  3.3     0    92    3778 
  alu/qadd0/final_adder_sub_192_28/g102/z (u)     in_1->z  R     unmapped_nor2        1  1.2     0    68    3847 
  alu/qadd0/final_adder_sub_192_28/g104/z (u)     in_0->z  F     unmapped_nor2        1  1.1     0    68    3915 
  alu/qadd0/final_adder_sub_192_28/g127/z (u)     in_0->z  R     unmapped_nand2       1  1.2     0    68    3984 
  alu/qadd0/final_adder_sub_192_28/g164/z (u)     in_0->z  R     unmapped_xnor2       1  1.2     0   155    4139 
  alu/qadd0/mux_res_183_14_g261/z         (u)     data1->z R     unmapped_mux6        1  1.2     0   179    4317 
  alu/mux_Y_57_10_g337/z                  (u)     data1->z R     unmapped_mux22       1  1.2     0   338    4656 
  ALUFF/q_reg[13]/d                       -       -        R     unmapped_d_flop      1    -     -     0    4656 
#----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 4: MET (9 ps) Setup Check with Pin regFile/mem_reg[9][9]/clk->d
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[74]/clk
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[9][9]/d
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     268                  
       Uncertainty:-     200                  
     Required Time:=    2032                  
      Launch Clock:-       0                  
         Data Path:-    2023                  
             Slack:=       9                  

#--------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                 (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------------------------------
  ALUFF/q_reg[74]/clk                               -       -        R     (arrival)          202    -     0     -       0 
  ALUFF/q_reg[74]/q                                 (u)     clk->q   F     unmapped_d_flop      3  3.3     0   257     257 
  dspMemoryLogic/g304/z                             (u)     in_0->z  R     unmapped_not         2  2.4     0    46     303 
  dspMemoryLogic/g313/z                             (u)     in_2->z  F     unmapped_nor3       18 19.8     0   218     521 
  dspMemoryLogic/g314/z                             (u)     in_0->z  R     unmapped_not         1  1.2     0    33     554 
  dspMemoryLogic/g319/z                             (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68     623 
  dspMemoryLogic/mux_regFile_write_en_105_11_g193/z (u)     data2->z F     unmapped_mux6       49  7.7     0   277     900 
  regFile/g2593/z                                   (u)     in_0->z  R     unmapped_not        36 43.2     0   163    1063 
  regFile/g2667/z                                   (u)     in_2->z  F     unmapped_nand3       8  8.8     0   183    1246 
  regFile/g161/z                                    (u)     in_1->z  R     unmapped_nor2       16 19.2     0   159    1404 
  regFile/mux_mem[0]_56_10_g2016/z                  (u)     sel31->z R     unmapped_mux66      32 38.4     0   619    2023 
  regFile/mem_reg[9][9]/d                           -       -        R     unmapped_d_flop     32    -     -     0    2023 
#--------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 5: MET (43 ps) Setup Check with Pin ALUFF/q_reg[9]/clk->d
          Group: C2C
     Startpoint: (R) DECFF/q_reg[44]/clk
          Clock: (R) clk
       Endpoint: (R) ALUFF/q_reg[9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     191                  
       Uncertainty:-     200                  
     Required Time:=    4609                  
      Launch Clock:-       0                  
         Data Path:-    4566                  
             Slack:=      43                  

#----------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                       (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------------------
  DECFF/q_reg[44]/clk                     -       -        R     (arrival)          202    -     0     -       0 
  DECFF/q_reg[44]/q                       (u)     clk->q   R     unmapped_d_flop     24 28.8     0   342     342 
  alu/qmult0/mul_153_37/g487/z            (u)     in_0->z  F     unmapped_xor2       17 18.7     0   248     589 
  alu/qmult0/mul_153_37/g489/z            (u)     in_0->z  R     unmapped_not         1  1.2     0    33     622 
  alu/qmult0/mul_153_37/g490/z            (u)     in_0->z  R     unmapped_and2       16 19.2     0   159     781 
  alu/qmult0/mul_153_37/g505/z            (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68     850 
  alu/qmult0/mul_153_37/g506/z            (u)     in_1->z  R     unmapped_nand2       3  3.6     0    92     941 
  alu/qmult0/mul_153_37/g953/z            (u)     in_1->z  R     unmapped_xor2        1  1.2     0   155    1096 
  alu/qmult0/mul_153_37/g954/z            (u)     in_0->z  R     unmapped_xor2        3  3.6     0   178    1274 
  alu/qmult0/mul_153_37/g965/z            (u)     in_1->z  R     unmapped_xor2        1  1.2     0   155    1429 
  alu/qmult0/mul_153_37/g966/z            (u)     in_0->z  R     unmapped_xor2        3  3.6     0   178    1607 
  alu/qmult0/mul_153_37/g971/z            (u)     in_1->z  R     unmapped_xor2        1  1.2     0   155    1762 
  alu/qmult0/mul_153_37/g972/z            (u)     in_0->z  R     unmapped_xor2        2  2.4     0   168    1930 
  alu/qmult0/mul_153_37/g1356/z           (u)     in_1->z  F     unmapped_nor2        3  3.3     0    92    2022 
  alu/qmult0/mul_153_37/g1418/z           (u)     in_0->z  R     unmapped_nor2        2  2.4     0    81    2103 
  alu/qmult0/mul_153_37/g1473/z           (u)     in_0->z  F     unmapped_not         1  1.1     0    33    2136 
  alu/qmult0/mul_153_37/g1474/z           (u)     in_1->z  R     unmapped_nor2        1  1.2     0    68    2204 
  alu/qmult0/mul_153_37/g1476/z           (u)     in_0->z  F     unmapped_nor2        1  1.1     0    68    2273 
  alu/qmult0/mul_153_37/g1533/z           (u)     in_0->z  R     unmapped_not         1  1.2     0    33    2306 
  alu/qmult0/mul_153_37/g1534/z           (u)     in_1->z  F     unmapped_nor2        1  1.1     0    68    2375 
  alu/qmult0/mul_153_37/g1575/z           (u)     in_0->z  R     unmapped_nand2      14 16.8     0   151    2526 
  alu/qmult0/mul_153_37/g1604/z           (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68    2594 
  alu/qmult0/mul_153_37/g1605/z           (u)     in_1->z  R     unmapped_nand2       1  1.2     0    68    2663 
  alu/qmult0/mul_153_37/g1679/z           (u)     in_0->z  R     unmapped_xnor2       2  2.4     0   168    2830 
  alu/mux_37_25_g13/z                     (u)     data1->z R     unmapped_bmux3       5  6.0     0   198    3028 
  alu/qadd0/g37/z                         (u)     in_0->z  R     unmapped_xor2        5  6.0     0   198    3226 
  alu/qadd0/final_adder_sub_192_28/g10/z  (u)     in_1->z  F     unmapped_nor2        3  3.3     0    92    3318 
  alu/qadd0/final_adder_sub_192_28/g40/z  (u)     in_1->z  R     unmapped_nor2        1  1.2     0    68    3386 
  alu/qadd0/final_adder_sub_192_28/g64/z  (u)     in_0->z  F     unmapped_nand2       1  1.1     0    68    3455 
  alu/qadd0/final_adder_sub_192_28/g65/z  (u)     in_1->z  R     unmapped_nand2       5  6.0     0   111    3566 
  alu/qadd0/final_adder_sub_192_28/g100/z (u)     in_0->z  F     unmapped_nand2       1  1.1     0    68    3634 
  alu/qadd0/final_adder_sub_192_28/g101/z (u)     in_1->z  R     unmapped_nand2       7  8.4     0   123    3758 
  alu/qadd0/final_adder_sub_192_28/g116/z (u)     in_0->z  F     unmapped_nand2       1  1.1     0    68    3826 
  alu/qadd0/final_adder_sub_192_28/g117/z (u)     in_1->z  R     unmapped_nand2       1  1.2     0    68    3895 
  alu/qadd0/final_adder_sub_192_28/g153/z (u)     in_0->z  R     unmapped_xnor2       1  1.2     0   155    4050 
  alu/qadd0/mux_res_183_14_g273/z         (u)     data1->z R     unmapped_mux6        1  1.2     0   179    4228 
  alu/mux_Y_57_10_g381/z                  (u)     data1->z R     unmapped_mux22       1  1.2     0   338    4566 
  ALUFF/q_reg[9]/d                        -       -        R     unmapped_d_flop      1    -     -     0    4566 
#----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 6: MET (43 ps) Setup Check with Pin ALUFF/q_reg[12]/clk->d
          Group: C2C
     Startpoint: (R) DECFF/q_reg[44]/clk
          Clock: (R) clk
       Endpoint: (R) ALUFF/q_reg[12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     191                  
       Uncertainty:-     200                  
     Required Time:=    4609                  
      Launch Clock:-       0                  
         Data Path:-    4566                  
             Slack:=      43                  

#----------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                       (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------------------
  DECFF/q_reg[44]/clk                     -       -        R     (arrival)          202    -     0     -       0 
  DECFF/q_reg[44]/q                       (u)     clk->q   R     unmapped_d_flop     24 28.8     0   342     342 
  alu/qmult0/mul_153_37/g487/z            (u)     in_0->z  F     unmapped_xor2       17 18.7     0   248     589 
  alu/qmult0/mul_153_37/g489/z            (u)     in_0->z  R     unmapped_not         1  1.2     0    33     622 
  alu/qmult0/mul_153_37/g490/z            (u)     in_0->z  R     unmapped_and2       16 19.2     0   159     781 
  alu/qmult0/mul_153_37/g505/z            (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68     850 
  alu/qmult0/mul_153_37/g506/z            (u)     in_1->z  R     unmapped_nand2       3  3.6     0    92     941 
  alu/qmult0/mul_153_37/g953/z            (u)     in_1->z  R     unmapped_xor2        1  1.2     0   155    1096 
  alu/qmult0/mul_153_37/g954/z            (u)     in_0->z  R     unmapped_xor2        3  3.6     0   178    1274 
  alu/qmult0/mul_153_37/g965/z            (u)     in_1->z  R     unmapped_xor2        1  1.2     0   155    1429 
  alu/qmult0/mul_153_37/g966/z            (u)     in_0->z  R     unmapped_xor2        3  3.6     0   178    1607 
  alu/qmult0/mul_153_37/g971/z            (u)     in_1->z  R     unmapped_xor2        1  1.2     0   155    1762 
  alu/qmult0/mul_153_37/g972/z            (u)     in_0->z  R     unmapped_xor2        2  2.4     0   168    1930 
  alu/qmult0/mul_153_37/g1356/z           (u)     in_1->z  F     unmapped_nor2        3  3.3     0    92    2022 
  alu/qmult0/mul_153_37/g1418/z           (u)     in_0->z  R     unmapped_nor2        2  2.4     0    81    2103 
  alu/qmult0/mul_153_37/g1473/z           (u)     in_0->z  F     unmapped_not         1  1.1     0    33    2136 
  alu/qmult0/mul_153_37/g1474/z           (u)     in_1->z  R     unmapped_nor2        1  1.2     0    68    2204 
  alu/qmult0/mul_153_37/g1476/z           (u)     in_0->z  F     unmapped_nor2        1  1.1     0    68    2273 
  alu/qmult0/mul_153_37/g1533/z           (u)     in_0->z  R     unmapped_not         1  1.2     0    33    2306 
  alu/qmult0/mul_153_37/g1534/z           (u)     in_1->z  F     unmapped_nor2        1  1.1     0    68    2375 
  alu/qmult0/mul_153_37/g1575/z           (u)     in_0->z  R     unmapped_nand2      14 16.8     0   151    2526 
  alu/qmult0/mul_153_37/g1604/z           (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68    2594 
  alu/qmult0/mul_153_37/g1605/z           (u)     in_1->z  R     unmapped_nand2       1  1.2     0    68    2663 
  alu/qmult0/mul_153_37/g1679/z           (u)     in_0->z  R     unmapped_xnor2       2  2.4     0   168    2830 
  alu/mux_37_25_g13/z                     (u)     data1->z R     unmapped_bmux3       5  6.0     0   198    3028 
  alu/qadd0/g37/z                         (u)     in_0->z  R     unmapped_xor2        5  6.0     0   198    3226 
  alu/qadd0/final_adder_sub_192_28/g10/z  (u)     in_1->z  F     unmapped_nor2        3  3.3     0    92    3318 
  alu/qadd0/final_adder_sub_192_28/g40/z  (u)     in_1->z  R     unmapped_nor2        1  1.2     0    68    3386 
  alu/qadd0/final_adder_sub_192_28/g64/z  (u)     in_0->z  F     unmapped_nand2       1  1.1     0    68    3455 
  alu/qadd0/final_adder_sub_192_28/g65/z  (u)     in_1->z  R     unmapped_nand2       5  6.0     0   111    3566 
  alu/qadd0/final_adder_sub_192_28/g100/z (u)     in_0->z  F     unmapped_nand2       1  1.1     0    68    3634 
  alu/qadd0/final_adder_sub_192_28/g101/z (u)     in_1->z  R     unmapped_nand2       7  8.4     0   123    3758 
  alu/qadd0/final_adder_sub_192_28/g124/z (u)     in_0->z  F     unmapped_nand2       1  1.1     0    68    3826 
  alu/qadd0/final_adder_sub_192_28/g125/z (u)     in_1->z  R     unmapped_nand2       1  1.2     0    68    3895 
  alu/qadd0/final_adder_sub_192_28/g161/z (u)     in_0->z  R     unmapped_xnor2       1  1.2     0   155    4050 
  alu/qadd0/mux_res_183_14_g264/z         (u)     data1->z R     unmapped_mux6        1  1.2     0   179    4228 
  alu/mux_Y_57_10_g348/z                  (u)     data1->z R     unmapped_mux22       1  1.2     0   338    4566 
  ALUFF/q_reg[12]/d                       -       -        R     unmapped_d_flop      1    -     -     0    4566 
#----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 7: MET (43 ps) Setup Check with Pin ALUFF/q_reg[11]/clk->d
          Group: C2C
     Startpoint: (R) DECFF/q_reg[44]/clk
          Clock: (R) clk
       Endpoint: (R) ALUFF/q_reg[11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     191                  
       Uncertainty:-     200                  
     Required Time:=    4609                  
      Launch Clock:-       0                  
         Data Path:-    4566                  
             Slack:=      43                  

#----------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                       (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------------------
  DECFF/q_reg[44]/clk                     -       -        R     (arrival)          202    -     0     -       0 
  DECFF/q_reg[44]/q                       (u)     clk->q   R     unmapped_d_flop     24 28.8     0   342     342 
  alu/qmult0/mul_153_37/g487/z            (u)     in_0->z  F     unmapped_xor2       17 18.7     0   248     589 
  alu/qmult0/mul_153_37/g489/z            (u)     in_0->z  R     unmapped_not         1  1.2     0    33     622 
  alu/qmult0/mul_153_37/g490/z            (u)     in_0->z  R     unmapped_and2       16 19.2     0   159     781 
  alu/qmult0/mul_153_37/g505/z            (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68     850 
  alu/qmult0/mul_153_37/g506/z            (u)     in_1->z  R     unmapped_nand2       3  3.6     0    92     941 
  alu/qmult0/mul_153_37/g953/z            (u)     in_1->z  R     unmapped_xor2        1  1.2     0   155    1096 
  alu/qmult0/mul_153_37/g954/z            (u)     in_0->z  R     unmapped_xor2        3  3.6     0   178    1274 
  alu/qmult0/mul_153_37/g965/z            (u)     in_1->z  R     unmapped_xor2        1  1.2     0   155    1429 
  alu/qmult0/mul_153_37/g966/z            (u)     in_0->z  R     unmapped_xor2        3  3.6     0   178    1607 
  alu/qmult0/mul_153_37/g971/z            (u)     in_1->z  R     unmapped_xor2        1  1.2     0   155    1762 
  alu/qmult0/mul_153_37/g972/z            (u)     in_0->z  R     unmapped_xor2        2  2.4     0   168    1930 
  alu/qmult0/mul_153_37/g1356/z           (u)     in_1->z  F     unmapped_nor2        3  3.3     0    92    2022 
  alu/qmult0/mul_153_37/g1418/z           (u)     in_0->z  R     unmapped_nor2        2  2.4     0    81    2103 
  alu/qmult0/mul_153_37/g1473/z           (u)     in_0->z  F     unmapped_not         1  1.1     0    33    2136 
  alu/qmult0/mul_153_37/g1474/z           (u)     in_1->z  R     unmapped_nor2        1  1.2     0    68    2204 
  alu/qmult0/mul_153_37/g1476/z           (u)     in_0->z  F     unmapped_nor2        1  1.1     0    68    2273 
  alu/qmult0/mul_153_37/g1533/z           (u)     in_0->z  R     unmapped_not         1  1.2     0    33    2306 
  alu/qmult0/mul_153_37/g1534/z           (u)     in_1->z  F     unmapped_nor2        1  1.1     0    68    2375 
  alu/qmult0/mul_153_37/g1575/z           (u)     in_0->z  R     unmapped_nand2      14 16.8     0   151    2526 
  alu/qmult0/mul_153_37/g1604/z           (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68    2594 
  alu/qmult0/mul_153_37/g1605/z           (u)     in_1->z  R     unmapped_nand2       1  1.2     0    68    2663 
  alu/qmult0/mul_153_37/g1679/z           (u)     in_0->z  R     unmapped_xnor2       2  2.4     0   168    2830 
  alu/mux_37_25_g13/z                     (u)     data1->z R     unmapped_bmux3       5  6.0     0   198    3028 
  alu/qadd0/g37/z                         (u)     in_0->z  R     unmapped_xor2        5  6.0     0   198    3226 
  alu/qadd0/final_adder_sub_192_28/g10/z  (u)     in_1->z  F     unmapped_nor2        3  3.3     0    92    3318 
  alu/qadd0/final_adder_sub_192_28/g40/z  (u)     in_1->z  R     unmapped_nor2        1  1.2     0    68    3386 
  alu/qadd0/final_adder_sub_192_28/g64/z  (u)     in_0->z  F     unmapped_nand2       1  1.1     0    68    3455 
  alu/qadd0/final_adder_sub_192_28/g65/z  (u)     in_1->z  R     unmapped_nand2       5  6.0     0   111    3566 
  alu/qadd0/final_adder_sub_192_28/g100/z (u)     in_0->z  F     unmapped_nand2       1  1.1     0    68    3634 
  alu/qadd0/final_adder_sub_192_28/g101/z (u)     in_1->z  R     unmapped_nand2       7  8.4     0   123    3758 
  alu/qadd0/final_adder_sub_192_28/g121/z (u)     in_0->z  F     unmapped_nand2       1  1.1     0    68    3826 
  alu/qadd0/final_adder_sub_192_28/g122/z (u)     in_1->z  R     unmapped_nand2       1  1.2     0    68    3895 
  alu/qadd0/final_adder_sub_192_28/g158/z (u)     in_0->z  R     unmapped_xnor2       1  1.2     0   155    4050 
  alu/qadd0/mux_res_183_14_g267/z         (u)     data1->z R     unmapped_mux6        1  1.2     0   179    4228 
  alu/mux_Y_57_10_g359/z                  (u)     data1->z R     unmapped_mux22       1  1.2     0   338    4566 
  ALUFF/q_reg[11]/d                       -       -        R     unmapped_d_flop      1    -     -     0    4566 
#----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 8: MET (43 ps) Setup Check with Pin ALUFF/q_reg[10]/clk->d
          Group: C2C
     Startpoint: (R) DECFF/q_reg[44]/clk
          Clock: (R) clk
       Endpoint: (R) ALUFF/q_reg[10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     191                  
       Uncertainty:-     200                  
     Required Time:=    4609                  
      Launch Clock:-       0                  
         Data Path:-    4566                  
             Slack:=      43                  

#----------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                       (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------------------
  DECFF/q_reg[44]/clk                     -       -        R     (arrival)          202    -     0     -       0 
  DECFF/q_reg[44]/q                       (u)     clk->q   R     unmapped_d_flop     24 28.8     0   342     342 
  alu/qmult0/mul_153_37/g487/z            (u)     in_0->z  F     unmapped_xor2       17 18.7     0   248     589 
  alu/qmult0/mul_153_37/g489/z            (u)     in_0->z  R     unmapped_not         1  1.2     0    33     622 
  alu/qmult0/mul_153_37/g490/z            (u)     in_0->z  R     unmapped_and2       16 19.2     0   159     781 
  alu/qmult0/mul_153_37/g505/z            (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68     850 
  alu/qmult0/mul_153_37/g506/z            (u)     in_1->z  R     unmapped_nand2       3  3.6     0    92     941 
  alu/qmult0/mul_153_37/g953/z            (u)     in_1->z  R     unmapped_xor2        1  1.2     0   155    1096 
  alu/qmult0/mul_153_37/g954/z            (u)     in_0->z  R     unmapped_xor2        3  3.6     0   178    1274 
  alu/qmult0/mul_153_37/g965/z            (u)     in_1->z  R     unmapped_xor2        1  1.2     0   155    1429 
  alu/qmult0/mul_153_37/g966/z            (u)     in_0->z  R     unmapped_xor2        3  3.6     0   178    1607 
  alu/qmult0/mul_153_37/g971/z            (u)     in_1->z  R     unmapped_xor2        1  1.2     0   155    1762 
  alu/qmult0/mul_153_37/g972/z            (u)     in_0->z  R     unmapped_xor2        2  2.4     0   168    1930 
  alu/qmult0/mul_153_37/g1356/z           (u)     in_1->z  F     unmapped_nor2        3  3.3     0    92    2022 
  alu/qmult0/mul_153_37/g1418/z           (u)     in_0->z  R     unmapped_nor2        2  2.4     0    81    2103 
  alu/qmult0/mul_153_37/g1473/z           (u)     in_0->z  F     unmapped_not         1  1.1     0    33    2136 
  alu/qmult0/mul_153_37/g1474/z           (u)     in_1->z  R     unmapped_nor2        1  1.2     0    68    2204 
  alu/qmult0/mul_153_37/g1476/z           (u)     in_0->z  F     unmapped_nor2        1  1.1     0    68    2273 
  alu/qmult0/mul_153_37/g1533/z           (u)     in_0->z  R     unmapped_not         1  1.2     0    33    2306 
  alu/qmult0/mul_153_37/g1534/z           (u)     in_1->z  F     unmapped_nor2        1  1.1     0    68    2375 
  alu/qmult0/mul_153_37/g1575/z           (u)     in_0->z  R     unmapped_nand2      14 16.8     0   151    2526 
  alu/qmult0/mul_153_37/g1604/z           (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68    2594 
  alu/qmult0/mul_153_37/g1605/z           (u)     in_1->z  R     unmapped_nand2       1  1.2     0    68    2663 
  alu/qmult0/mul_153_37/g1679/z           (u)     in_0->z  R     unmapped_xnor2       2  2.4     0   168    2830 
  alu/mux_37_25_g13/z                     (u)     data1->z R     unmapped_bmux3       5  6.0     0   198    3028 
  alu/qadd0/g37/z                         (u)     in_0->z  R     unmapped_xor2        5  6.0     0   198    3226 
  alu/qadd0/final_adder_sub_192_28/g10/z  (u)     in_1->z  F     unmapped_nor2        3  3.3     0    92    3318 
  alu/qadd0/final_adder_sub_192_28/g40/z  (u)     in_1->z  R     unmapped_nor2        1  1.2     0    68    3386 
  alu/qadd0/final_adder_sub_192_28/g64/z  (u)     in_0->z  F     unmapped_nand2       1  1.1     0    68    3455 
  alu/qadd0/final_adder_sub_192_28/g65/z  (u)     in_1->z  R     unmapped_nand2       5  6.0     0   111    3566 
  alu/qadd0/final_adder_sub_192_28/g100/z (u)     in_0->z  F     unmapped_nand2       1  1.1     0    68    3634 
  alu/qadd0/final_adder_sub_192_28/g101/z (u)     in_1->z  R     unmapped_nand2       7  8.4     0   123    3758 
  alu/qadd0/final_adder_sub_192_28/g118/z (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68    3826 
  alu/qadd0/final_adder_sub_192_28/g119/z (u)     in_1->z  R     unmapped_nand2       1  1.2     0    68    3895 
  alu/qadd0/final_adder_sub_192_28/g155/z (u)     in_0->z  R     unmapped_xnor2       1  1.2     0   155    4050 
  alu/qadd0/mux_res_183_14_g270/z         (u)     data1->z R     unmapped_mux6        1  1.2     0   179    4228 
  alu/mux_Y_57_10_g370/z                  (u)     data1->z R     unmapped_mux22       1  1.2     0   338    4566 
  ALUFF/q_reg[10]/d                       -       -        R     unmapped_d_flop      1    -     -     0    4566 
#----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 9: MET (49 ps) Setup Check with Pin ALUFF/q_reg[8]/clk->d
          Group: C2C
     Startpoint: (R) DECFF/q_reg[33]/clk
          Clock: (R) clk
       Endpoint: (R) ALUFF/q_reg[8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     191                  
       Uncertainty:-     200                  
     Required Time:=    4609                  
      Launch Clock:-       0                  
         Data Path:-    4560                  
             Slack:=      49                  

#--------------------------------------------------------------------------------------------------------
#          Timing Point           Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                               (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------------
  DECFF/q_reg[33]/clk             -       -        R     (arrival)          202    -     0     -       0 
  DECFF/q_reg[33]/q               (u)     clk->q   R     unmapped_d_flop     57  9.6     0   339     339 
  alu/qmult0/mul_153_37/g82/z     (u)     in_1->z  F     unmapped_xor2       17 18.7     0   248     587 
  alu/qmult0/mul_153_37/g84/z     (u)     in_0->z  R     unmapped_not         1  1.2     0    33     620 
  alu/qmult0/mul_153_37/g85/z     (u)     in_0->z  R     unmapped_and2       16 19.2     0   159     779 
  alu/qmult0/mul_153_37/g144/z    (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68     847 
  alu/qmult0/mul_153_37/g145/z    (u)     in_1->z  R     unmapped_nand2       3  3.6     0    92     939 
  alu/qmult0/mul_153_37/g979/z    (u)     in_0->z  R     unmapped_xor2        1  1.2     0   155    1094 
  alu/qmult0/mul_153_37/g980/z    (u)     in_0->z  R     unmapped_xor2        3  3.6     0   178    1272 
  alu/qmult0/mul_153_37/g1001/z   (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68    1341 
  alu/qmult0/mul_153_37/g1002/z   (u)     in_2->z  R     unmapped_nand3       3  3.6     0   147    1487 
  alu/qmult0/mul_153_37/g1049/z   (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68    1556 
  alu/qmult0/mul_153_37/g1050/z   (u)     in_2->z  R     unmapped_nand3       3  3.6     0   147    1702 
  alu/qmult0/mul_153_37/g1089/z   (u)     in_1->z  R     unmapped_xor2        1  1.2     0   155    1857 
  alu/qmult0/mul_153_37/g1090/z   (u)     in_0->z  R     unmapped_xor2        2  2.4     0   168    2025 
  alu/qmult0/mul_153_37/g1362/z   (u)     in_1->z  F     unmapped_nor2        3  3.3     0    92    2116 
  alu/qmult0/mul_153_37/g1419/z   (u)     in_1->z  R     unmapped_nor2        1  1.2     0    68    2185 
  alu/qmult0/mul_153_37/g1421/z   (u)     in_0->z  F     unmapped_nor2        3  3.3     0    92    2277 
  alu/qmult0/mul_153_37/g1484/z   (u)     in_0->z  R     unmapped_nor2        1  1.2     0    68    2345 
  alu/qmult0/mul_153_37/g1486/z   (u)     in_0->z  F     unmapped_nor2        5  5.5     0   111    2457 
  alu/qmult0/mul_153_37/g1549/z   (u)     in_1->z  R     unmapped_nor2        1  1.2     0    68    2525 
  alu/qmult0/mul_153_37/g1551/z   (u)     in_0->z  F     unmapped_nor2        6  6.6     0   118    2643 
  alu/qmult0/mul_153_37/g1582/z   (u)     in_0->z  R     unmapped_nor2        1  1.2     0    68    2712 
  alu/qmult0/mul_153_37/g1584/z   (u)     in_0->z  F     unmapped_nor2        1  1.1     0    68    2780 
  alu/qmult0/mul_153_37/g1625/z   (u)     in_0->z  R     unmapped_nand2       1  1.2     0    68    2849 
  alu/qmult0/mul_153_37/g1700/z   (u)     in_0->z  F     unmapped_xnor2       2  2.2     0   168    3016 
  alu/mux_37_25_g5/z              (u)     data1->z F     unmapped_bmux3       5  5.5     0   198    3214 
  alu/qadd0/g5/z                  (u)     in_0->z  R     unmapped_not         3  3.6     0    56    3271 
  alu/qadd0/g42/z                 (u)     in_1->z  F     unmapped_nor2        2  2.2     0    81    3352 
  alu/qadd0/g72/z                 (u)     in_1->z  R     unmapped_nor2        2  2.4     0    81    3433 
  alu/qadd0/g97/z                 (u)     in_0->z  F     unmapped_not         1  1.1     0    33    3466 
  alu/qadd0/g98/z                 (u)     in_1->z  R     unmapped_nor2        1  1.2     0    68    3535 
  alu/qadd0/g100/z                (u)     in_0->z  F     unmapped_nor2        1  1.1     0    68    3603 
  alu/qadd0/g127/z                (u)     in_1->z  R     unmapped_nor2        1  1.2     0    68    3672 
  alu/qadd0/g129/z                (u)     in_0->z  F     unmapped_nor2        1  1.1     0    68    3740 
  alu/qadd0/g147/z                (u)     in_0->z  R     unmapped_nand2       3  3.6     0    92    3832 
  alu/qadd0/g17/z                 (u)     in_0->z  F     unmapped_not         3  3.3     0    56    3888 
  alu/qadd0/g1/z                  (u)     in_0->z  R     unmapped_nor2       15 18.0     0   155    4044 
  alu/qadd0/mux_res_183_14_g276/z (u)     sel0->z  R     unmapped_mux6        1  1.2     0   179    4222 
  alu/mux_Y_57_10_g392/z          (u)     data1->z R     unmapped_mux22       1  1.2     0   338    4560 
  ALUFF/q_reg[8]/d                -       -        R     unmapped_d_flop      1    -     -     0    4560 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 10: MET (49 ps) Setup Check with Pin ALUFF/q_reg[7]/clk->d
          Group: C2C
     Startpoint: (R) DECFF/q_reg[33]/clk
          Clock: (R) clk
       Endpoint: (R) ALUFF/q_reg[7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     191                  
       Uncertainty:-     200                  
     Required Time:=    4609                  
      Launch Clock:-       0                  
         Data Path:-    4560                  
             Slack:=      49                  

#--------------------------------------------------------------------------------------------------------
#          Timing Point           Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                               (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------------
  DECFF/q_reg[33]/clk             -       -        R     (arrival)          202    -     0     -       0 
  DECFF/q_reg[33]/q               (u)     clk->q   R     unmapped_d_flop     57  9.6     0   339     339 
  alu/qmult0/mul_153_37/g82/z     (u)     in_1->z  F     unmapped_xor2       17 18.7     0   248     587 
  alu/qmult0/mul_153_37/g84/z     (u)     in_0->z  R     unmapped_not         1  1.2     0    33     620 
  alu/qmult0/mul_153_37/g85/z     (u)     in_0->z  R     unmapped_and2       16 19.2     0   159     779 
  alu/qmult0/mul_153_37/g144/z    (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68     847 
  alu/qmult0/mul_153_37/g145/z    (u)     in_1->z  R     unmapped_nand2       3  3.6     0    92     939 
  alu/qmult0/mul_153_37/g979/z    (u)     in_0->z  R     unmapped_xor2        1  1.2     0   155    1094 
  alu/qmult0/mul_153_37/g980/z    (u)     in_0->z  R     unmapped_xor2        3  3.6     0   178    1272 
  alu/qmult0/mul_153_37/g1001/z   (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68    1341 
  alu/qmult0/mul_153_37/g1002/z   (u)     in_2->z  R     unmapped_nand3       3  3.6     0   147    1487 
  alu/qmult0/mul_153_37/g1049/z   (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68    1556 
  alu/qmult0/mul_153_37/g1050/z   (u)     in_2->z  R     unmapped_nand3       3  3.6     0   147    1702 
  alu/qmult0/mul_153_37/g1089/z   (u)     in_1->z  R     unmapped_xor2        1  1.2     0   155    1857 
  alu/qmult0/mul_153_37/g1090/z   (u)     in_0->z  R     unmapped_xor2        2  2.4     0   168    2025 
  alu/qmult0/mul_153_37/g1362/z   (u)     in_1->z  F     unmapped_nor2        3  3.3     0    92    2116 
  alu/qmult0/mul_153_37/g1419/z   (u)     in_1->z  R     unmapped_nor2        1  1.2     0    68    2185 
  alu/qmult0/mul_153_37/g1421/z   (u)     in_0->z  F     unmapped_nor2        3  3.3     0    92    2277 
  alu/qmult0/mul_153_37/g1484/z   (u)     in_0->z  R     unmapped_nor2        1  1.2     0    68    2345 
  alu/qmult0/mul_153_37/g1486/z   (u)     in_0->z  F     unmapped_nor2        5  5.5     0   111    2457 
  alu/qmult0/mul_153_37/g1549/z   (u)     in_1->z  R     unmapped_nor2        1  1.2     0    68    2525 
  alu/qmult0/mul_153_37/g1551/z   (u)     in_0->z  F     unmapped_nor2        6  6.6     0   118    2643 
  alu/qmult0/mul_153_37/g1582/z   (u)     in_0->z  R     unmapped_nor2        1  1.2     0    68    2712 
  alu/qmult0/mul_153_37/g1584/z   (u)     in_0->z  F     unmapped_nor2        1  1.1     0    68    2780 
  alu/qmult0/mul_153_37/g1625/z   (u)     in_0->z  R     unmapped_nand2       1  1.2     0    68    2849 
  alu/qmult0/mul_153_37/g1700/z   (u)     in_0->z  F     unmapped_xnor2       2  2.2     0   168    3016 
  alu/mux_37_25_g5/z              (u)     data1->z F     unmapped_bmux3       5  5.5     0   198    3214 
  alu/qadd0/g5/z                  (u)     in_0->z  R     unmapped_not         3  3.6     0    56    3271 
  alu/qadd0/g42/z                 (u)     in_1->z  F     unmapped_nor2        2  2.2     0    81    3352 
  alu/qadd0/g72/z                 (u)     in_1->z  R     unmapped_nor2        2  2.4     0    81    3433 
  alu/qadd0/g97/z                 (u)     in_0->z  F     unmapped_not         1  1.1     0    33    3466 
  alu/qadd0/g98/z                 (u)     in_1->z  R     unmapped_nor2        1  1.2     0    68    3535 
  alu/qadd0/g100/z                (u)     in_0->z  F     unmapped_nor2        1  1.1     0    68    3603 
  alu/qadd0/g127/z                (u)     in_1->z  R     unmapped_nor2        1  1.2     0    68    3672 
  alu/qadd0/g129/z                (u)     in_0->z  F     unmapped_nor2        1  1.1     0    68    3740 
  alu/qadd0/g147/z                (u)     in_0->z  R     unmapped_nand2       3  3.6     0    92    3832 
  alu/qadd0/g17/z                 (u)     in_0->z  F     unmapped_not         3  3.3     0    56    3888 
  alu/qadd0/g1/z                  (u)     in_0->z  R     unmapped_nor2       15 18.0     0   155    4044 
  alu/qadd0/mux_res_183_14_g279/z (u)     sel0->z  R     unmapped_mux6        1  1.2     0   179    4222 
  alu/mux_Y_57_10_g403/z          (u)     data1->z R     unmapped_mux22       1  1.2     0   338    4560 
  ALUFF/q_reg[7]/d                -       -        R     unmapped_d_flop      1    -     -     0    4560 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 11: MET (49 ps) Setup Check with Pin ALUFF/q_reg[6]/clk->d
          Group: C2C
     Startpoint: (R) DECFF/q_reg[33]/clk
          Clock: (R) clk
       Endpoint: (R) ALUFF/q_reg[6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     191                  
       Uncertainty:-     200                  
     Required Time:=    4609                  
      Launch Clock:-       0                  
         Data Path:-    4560                  
             Slack:=      49                  

#--------------------------------------------------------------------------------------------------------
#          Timing Point           Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                               (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------------
  DECFF/q_reg[33]/clk             -       -        R     (arrival)          202    -     0     -       0 
  DECFF/q_reg[33]/q               (u)     clk->q   R     unmapped_d_flop     57  9.6     0   339     339 
  alu/qmult0/mul_153_37/g82/z     (u)     in_1->z  F     unmapped_xor2       17 18.7     0   248     587 
  alu/qmult0/mul_153_37/g84/z     (u)     in_0->z  R     unmapped_not         1  1.2     0    33     620 
  alu/qmult0/mul_153_37/g85/z     (u)     in_0->z  R     unmapped_and2       16 19.2     0   159     779 
  alu/qmult0/mul_153_37/g144/z    (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68     847 
  alu/qmult0/mul_153_37/g145/z    (u)     in_1->z  R     unmapped_nand2       3  3.6     0    92     939 
  alu/qmult0/mul_153_37/g979/z    (u)     in_0->z  R     unmapped_xor2        1  1.2     0   155    1094 
  alu/qmult0/mul_153_37/g980/z    (u)     in_0->z  R     unmapped_xor2        3  3.6     0   178    1272 
  alu/qmult0/mul_153_37/g1001/z   (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68    1341 
  alu/qmult0/mul_153_37/g1002/z   (u)     in_2->z  R     unmapped_nand3       3  3.6     0   147    1487 
  alu/qmult0/mul_153_37/g1049/z   (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68    1556 
  alu/qmult0/mul_153_37/g1050/z   (u)     in_2->z  R     unmapped_nand3       3  3.6     0   147    1702 
  alu/qmult0/mul_153_37/g1089/z   (u)     in_1->z  R     unmapped_xor2        1  1.2     0   155    1857 
  alu/qmult0/mul_153_37/g1090/z   (u)     in_0->z  R     unmapped_xor2        2  2.4     0   168    2025 
  alu/qmult0/mul_153_37/g1362/z   (u)     in_1->z  F     unmapped_nor2        3  3.3     0    92    2116 
  alu/qmult0/mul_153_37/g1419/z   (u)     in_1->z  R     unmapped_nor2        1  1.2     0    68    2185 
  alu/qmult0/mul_153_37/g1421/z   (u)     in_0->z  F     unmapped_nor2        3  3.3     0    92    2277 
  alu/qmult0/mul_153_37/g1484/z   (u)     in_0->z  R     unmapped_nor2        1  1.2     0    68    2345 
  alu/qmult0/mul_153_37/g1486/z   (u)     in_0->z  F     unmapped_nor2        5  5.5     0   111    2457 
  alu/qmult0/mul_153_37/g1549/z   (u)     in_1->z  R     unmapped_nor2        1  1.2     0    68    2525 
  alu/qmult0/mul_153_37/g1551/z   (u)     in_0->z  F     unmapped_nor2        6  6.6     0   118    2643 
  alu/qmult0/mul_153_37/g1582/z   (u)     in_0->z  R     unmapped_nor2        1  1.2     0    68    2712 
  alu/qmult0/mul_153_37/g1584/z   (u)     in_0->z  F     unmapped_nor2        1  1.1     0    68    2780 
  alu/qmult0/mul_153_37/g1625/z   (u)     in_0->z  R     unmapped_nand2       1  1.2     0    68    2849 
  alu/qmult0/mul_153_37/g1700/z   (u)     in_0->z  F     unmapped_xnor2       2  2.2     0   168    3016 
  alu/mux_37_25_g5/z              (u)     data1->z F     unmapped_bmux3       5  5.5     0   198    3214 
  alu/qadd0/g5/z                  (u)     in_0->z  R     unmapped_not         3  3.6     0    56    3271 
  alu/qadd0/g42/z                 (u)     in_1->z  F     unmapped_nor2        2  2.2     0    81    3352 
  alu/qadd0/g72/z                 (u)     in_1->z  R     unmapped_nor2        2  2.4     0    81    3433 
  alu/qadd0/g97/z                 (u)     in_0->z  F     unmapped_not         1  1.1     0    33    3466 
  alu/qadd0/g98/z                 (u)     in_1->z  R     unmapped_nor2        1  1.2     0    68    3535 
  alu/qadd0/g100/z                (u)     in_0->z  F     unmapped_nor2        1  1.1     0    68    3603 
  alu/qadd0/g127/z                (u)     in_1->z  R     unmapped_nor2        1  1.2     0    68    3672 
  alu/qadd0/g129/z                (u)     in_0->z  F     unmapped_nor2        1  1.1     0    68    3740 
  alu/qadd0/g147/z                (u)     in_0->z  R     unmapped_nand2       3  3.6     0    92    3832 
  alu/qadd0/g17/z                 (u)     in_0->z  F     unmapped_not         3  3.3     0    56    3888 
  alu/qadd0/g1/z                  (u)     in_0->z  R     unmapped_nor2       15 18.0     0   155    4044 
  alu/qadd0/mux_res_183_14_g282/z (u)     sel0->z  R     unmapped_mux6        1  1.2     0   179    4222 
  alu/mux_Y_57_10_g414/z          (u)     data1->z R     unmapped_mux22       1  1.2     0   338    4560 
  ALUFF/q_reg[6]/d                -       -        R     unmapped_d_flop      1    -     -     0    4560 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 12: MET (49 ps) Setup Check with Pin ALUFF/q_reg[5]/clk->d
          Group: C2C
     Startpoint: (R) DECFF/q_reg[33]/clk
          Clock: (R) clk
       Endpoint: (R) ALUFF/q_reg[5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     191                  
       Uncertainty:-     200                  
     Required Time:=    4609                  
      Launch Clock:-       0                  
         Data Path:-    4560                  
             Slack:=      49                  

#--------------------------------------------------------------------------------------------------------
#          Timing Point           Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                               (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------------
  DECFF/q_reg[33]/clk             -       -        R     (arrival)          202    -     0     -       0 
  DECFF/q_reg[33]/q               (u)     clk->q   R     unmapped_d_flop     57  9.6     0   339     339 
  alu/qmult0/mul_153_37/g82/z     (u)     in_1->z  F     unmapped_xor2       17 18.7     0   248     587 
  alu/qmult0/mul_153_37/g84/z     (u)     in_0->z  R     unmapped_not         1  1.2     0    33     620 
  alu/qmult0/mul_153_37/g85/z     (u)     in_0->z  R     unmapped_and2       16 19.2     0   159     779 
  alu/qmult0/mul_153_37/g144/z    (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68     847 
  alu/qmult0/mul_153_37/g145/z    (u)     in_1->z  R     unmapped_nand2       3  3.6     0    92     939 
  alu/qmult0/mul_153_37/g979/z    (u)     in_0->z  R     unmapped_xor2        1  1.2     0   155    1094 
  alu/qmult0/mul_153_37/g980/z    (u)     in_0->z  R     unmapped_xor2        3  3.6     0   178    1272 
  alu/qmult0/mul_153_37/g1001/z   (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68    1341 
  alu/qmult0/mul_153_37/g1002/z   (u)     in_2->z  R     unmapped_nand3       3  3.6     0   147    1487 
  alu/qmult0/mul_153_37/g1049/z   (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68    1556 
  alu/qmult0/mul_153_37/g1050/z   (u)     in_2->z  R     unmapped_nand3       3  3.6     0   147    1702 
  alu/qmult0/mul_153_37/g1089/z   (u)     in_1->z  R     unmapped_xor2        1  1.2     0   155    1857 
  alu/qmult0/mul_153_37/g1090/z   (u)     in_0->z  R     unmapped_xor2        2  2.4     0   168    2025 
  alu/qmult0/mul_153_37/g1362/z   (u)     in_1->z  F     unmapped_nor2        3  3.3     0    92    2116 
  alu/qmult0/mul_153_37/g1419/z   (u)     in_1->z  R     unmapped_nor2        1  1.2     0    68    2185 
  alu/qmult0/mul_153_37/g1421/z   (u)     in_0->z  F     unmapped_nor2        3  3.3     0    92    2277 
  alu/qmult0/mul_153_37/g1484/z   (u)     in_0->z  R     unmapped_nor2        1  1.2     0    68    2345 
  alu/qmult0/mul_153_37/g1486/z   (u)     in_0->z  F     unmapped_nor2        5  5.5     0   111    2457 
  alu/qmult0/mul_153_37/g1549/z   (u)     in_1->z  R     unmapped_nor2        1  1.2     0    68    2525 
  alu/qmult0/mul_153_37/g1551/z   (u)     in_0->z  F     unmapped_nor2        6  6.6     0   118    2643 
  alu/qmult0/mul_153_37/g1582/z   (u)     in_0->z  R     unmapped_nor2        1  1.2     0    68    2712 
  alu/qmult0/mul_153_37/g1584/z   (u)     in_0->z  F     unmapped_nor2        1  1.1     0    68    2780 
  alu/qmult0/mul_153_37/g1625/z   (u)     in_0->z  R     unmapped_nand2       1  1.2     0    68    2849 
  alu/qmult0/mul_153_37/g1700/z   (u)     in_0->z  F     unmapped_xnor2       2  2.2     0   168    3016 
  alu/mux_37_25_g5/z              (u)     data1->z F     unmapped_bmux3       5  5.5     0   198    3214 
  alu/qadd0/g5/z                  (u)     in_0->z  R     unmapped_not         3  3.6     0    56    3271 
  alu/qadd0/g42/z                 (u)     in_1->z  F     unmapped_nor2        2  2.2     0    81    3352 
  alu/qadd0/g72/z                 (u)     in_1->z  R     unmapped_nor2        2  2.4     0    81    3433 
  alu/qadd0/g97/z                 (u)     in_0->z  F     unmapped_not         1  1.1     0    33    3466 
  alu/qadd0/g98/z                 (u)     in_1->z  R     unmapped_nor2        1  1.2     0    68    3535 
  alu/qadd0/g100/z                (u)     in_0->z  F     unmapped_nor2        1  1.1     0    68    3603 
  alu/qadd0/g127/z                (u)     in_1->z  R     unmapped_nor2        1  1.2     0    68    3672 
  alu/qadd0/g129/z                (u)     in_0->z  F     unmapped_nor2        1  1.1     0    68    3740 
  alu/qadd0/g147/z                (u)     in_0->z  R     unmapped_nand2       3  3.6     0    92    3832 
  alu/qadd0/g17/z                 (u)     in_0->z  F     unmapped_not         3  3.3     0    56    3888 
  alu/qadd0/g1/z                  (u)     in_0->z  R     unmapped_nor2       15 18.0     0   155    4044 
  alu/qadd0/mux_res_183_14_g285/z (u)     sel0->z  R     unmapped_mux6        1  1.2     0   179    4222 
  alu/mux_Y_57_10_g425/z          (u)     data1->z R     unmapped_mux22       1  1.2     0   338    4560 
  ALUFF/q_reg[5]/d                -       -        R     unmapped_d_flop      1    -     -     0    4560 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 13: MET (49 ps) Setup Check with Pin ALUFF/q_reg[4]/clk->d
          Group: C2C
     Startpoint: (R) DECFF/q_reg[33]/clk
          Clock: (R) clk
       Endpoint: (R) ALUFF/q_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     191                  
       Uncertainty:-     200                  
     Required Time:=    4609                  
      Launch Clock:-       0                  
         Data Path:-    4560                  
             Slack:=      49                  

#--------------------------------------------------------------------------------------------------------
#          Timing Point           Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                               (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------------
  DECFF/q_reg[33]/clk             -       -        R     (arrival)          202    -     0     -       0 
  DECFF/q_reg[33]/q               (u)     clk->q   R     unmapped_d_flop     57  9.6     0   339     339 
  alu/qmult0/mul_153_37/g82/z     (u)     in_1->z  F     unmapped_xor2       17 18.7     0   248     587 
  alu/qmult0/mul_153_37/g84/z     (u)     in_0->z  R     unmapped_not         1  1.2     0    33     620 
  alu/qmult0/mul_153_37/g85/z     (u)     in_0->z  R     unmapped_and2       16 19.2     0   159     779 
  alu/qmult0/mul_153_37/g144/z    (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68     847 
  alu/qmult0/mul_153_37/g145/z    (u)     in_1->z  R     unmapped_nand2       3  3.6     0    92     939 
  alu/qmult0/mul_153_37/g979/z    (u)     in_0->z  R     unmapped_xor2        1  1.2     0   155    1094 
  alu/qmult0/mul_153_37/g980/z    (u)     in_0->z  R     unmapped_xor2        3  3.6     0   178    1272 
  alu/qmult0/mul_153_37/g1001/z   (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68    1341 
  alu/qmult0/mul_153_37/g1002/z   (u)     in_2->z  R     unmapped_nand3       3  3.6     0   147    1487 
  alu/qmult0/mul_153_37/g1049/z   (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68    1556 
  alu/qmult0/mul_153_37/g1050/z   (u)     in_2->z  R     unmapped_nand3       3  3.6     0   147    1702 
  alu/qmult0/mul_153_37/g1089/z   (u)     in_1->z  R     unmapped_xor2        1  1.2     0   155    1857 
  alu/qmult0/mul_153_37/g1090/z   (u)     in_0->z  R     unmapped_xor2        2  2.4     0   168    2025 
  alu/qmult0/mul_153_37/g1362/z   (u)     in_1->z  F     unmapped_nor2        3  3.3     0    92    2116 
  alu/qmult0/mul_153_37/g1419/z   (u)     in_1->z  R     unmapped_nor2        1  1.2     0    68    2185 
  alu/qmult0/mul_153_37/g1421/z   (u)     in_0->z  F     unmapped_nor2        3  3.3     0    92    2277 
  alu/qmult0/mul_153_37/g1484/z   (u)     in_0->z  R     unmapped_nor2        1  1.2     0    68    2345 
  alu/qmult0/mul_153_37/g1486/z   (u)     in_0->z  F     unmapped_nor2        5  5.5     0   111    2457 
  alu/qmult0/mul_153_37/g1549/z   (u)     in_1->z  R     unmapped_nor2        1  1.2     0    68    2525 
  alu/qmult0/mul_153_37/g1551/z   (u)     in_0->z  F     unmapped_nor2        6  6.6     0   118    2643 
  alu/qmult0/mul_153_37/g1582/z   (u)     in_0->z  R     unmapped_nor2        1  1.2     0    68    2712 
  alu/qmult0/mul_153_37/g1584/z   (u)     in_0->z  F     unmapped_nor2        1  1.1     0    68    2780 
  alu/qmult0/mul_153_37/g1625/z   (u)     in_0->z  R     unmapped_nand2       1  1.2     0    68    2849 
  alu/qmult0/mul_153_37/g1700/z   (u)     in_0->z  F     unmapped_xnor2       2  2.2     0   168    3016 
  alu/mux_37_25_g5/z              (u)     data1->z F     unmapped_bmux3       5  5.5     0   198    3214 
  alu/qadd0/g5/z                  (u)     in_0->z  R     unmapped_not         3  3.6     0    56    3271 
  alu/qadd0/g42/z                 (u)     in_1->z  F     unmapped_nor2        2  2.2     0    81    3352 
  alu/qadd0/g72/z                 (u)     in_1->z  R     unmapped_nor2        2  2.4     0    81    3433 
  alu/qadd0/g97/z                 (u)     in_0->z  F     unmapped_not         1  1.1     0    33    3466 
  alu/qadd0/g98/z                 (u)     in_1->z  R     unmapped_nor2        1  1.2     0    68    3535 
  alu/qadd0/g100/z                (u)     in_0->z  F     unmapped_nor2        1  1.1     0    68    3603 
  alu/qadd0/g127/z                (u)     in_1->z  R     unmapped_nor2        1  1.2     0    68    3672 
  alu/qadd0/g129/z                (u)     in_0->z  F     unmapped_nor2        1  1.1     0    68    3740 
  alu/qadd0/g147/z                (u)     in_0->z  R     unmapped_nand2       3  3.6     0    92    3832 
  alu/qadd0/g17/z                 (u)     in_0->z  F     unmapped_not         3  3.3     0    56    3888 
  alu/qadd0/g1/z                  (u)     in_0->z  R     unmapped_nor2       15 18.0     0   155    4044 
  alu/qadd0/mux_res_183_14_g288/z (u)     sel0->z  R     unmapped_mux6        1  1.2     0   179    4222 
  alu/mux_Y_57_10_g436/z          (u)     data1->z R     unmapped_mux22       1  1.2     0   338    4560 
  ALUFF/q_reg[4]/d                -       -        R     unmapped_d_flop      1    -     -     0    4560 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 14: MET (49 ps) Setup Check with Pin ALUFF/q_reg[3]/clk->d
          Group: C2C
     Startpoint: (R) DECFF/q_reg[33]/clk
          Clock: (R) clk
       Endpoint: (R) ALUFF/q_reg[3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     191                  
       Uncertainty:-     200                  
     Required Time:=    4609                  
      Launch Clock:-       0                  
         Data Path:-    4560                  
             Slack:=      49                  

#--------------------------------------------------------------------------------------------------------
#          Timing Point           Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                               (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------------
  DECFF/q_reg[33]/clk             -       -        R     (arrival)          202    -     0     -       0 
  DECFF/q_reg[33]/q               (u)     clk->q   R     unmapped_d_flop     57  9.6     0   339     339 
  alu/qmult0/mul_153_37/g82/z     (u)     in_1->z  F     unmapped_xor2       17 18.7     0   248     587 
  alu/qmult0/mul_153_37/g84/z     (u)     in_0->z  R     unmapped_not         1  1.2     0    33     620 
  alu/qmult0/mul_153_37/g85/z     (u)     in_0->z  R     unmapped_and2       16 19.2     0   159     779 
  alu/qmult0/mul_153_37/g144/z    (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68     847 
  alu/qmult0/mul_153_37/g145/z    (u)     in_1->z  R     unmapped_nand2       3  3.6     0    92     939 
  alu/qmult0/mul_153_37/g979/z    (u)     in_0->z  R     unmapped_xor2        1  1.2     0   155    1094 
  alu/qmult0/mul_153_37/g980/z    (u)     in_0->z  R     unmapped_xor2        3  3.6     0   178    1272 
  alu/qmult0/mul_153_37/g1001/z   (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68    1341 
  alu/qmult0/mul_153_37/g1002/z   (u)     in_2->z  R     unmapped_nand3       3  3.6     0   147    1487 
  alu/qmult0/mul_153_37/g1049/z   (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68    1556 
  alu/qmult0/mul_153_37/g1050/z   (u)     in_2->z  R     unmapped_nand3       3  3.6     0   147    1702 
  alu/qmult0/mul_153_37/g1089/z   (u)     in_1->z  R     unmapped_xor2        1  1.2     0   155    1857 
  alu/qmult0/mul_153_37/g1090/z   (u)     in_0->z  R     unmapped_xor2        2  2.4     0   168    2025 
  alu/qmult0/mul_153_37/g1362/z   (u)     in_1->z  F     unmapped_nor2        3  3.3     0    92    2116 
  alu/qmult0/mul_153_37/g1419/z   (u)     in_1->z  R     unmapped_nor2        1  1.2     0    68    2185 
  alu/qmult0/mul_153_37/g1421/z   (u)     in_0->z  F     unmapped_nor2        3  3.3     0    92    2277 
  alu/qmult0/mul_153_37/g1484/z   (u)     in_0->z  R     unmapped_nor2        1  1.2     0    68    2345 
  alu/qmult0/mul_153_37/g1486/z   (u)     in_0->z  F     unmapped_nor2        5  5.5     0   111    2457 
  alu/qmult0/mul_153_37/g1549/z   (u)     in_1->z  R     unmapped_nor2        1  1.2     0    68    2525 
  alu/qmult0/mul_153_37/g1551/z   (u)     in_0->z  F     unmapped_nor2        6  6.6     0   118    2643 
  alu/qmult0/mul_153_37/g1582/z   (u)     in_0->z  R     unmapped_nor2        1  1.2     0    68    2712 
  alu/qmult0/mul_153_37/g1584/z   (u)     in_0->z  F     unmapped_nor2        1  1.1     0    68    2780 
  alu/qmult0/mul_153_37/g1625/z   (u)     in_0->z  R     unmapped_nand2       1  1.2     0    68    2849 
  alu/qmult0/mul_153_37/g1700/z   (u)     in_0->z  F     unmapped_xnor2       2  2.2     0   168    3016 
  alu/mux_37_25_g5/z              (u)     data1->z F     unmapped_bmux3       5  5.5     0   198    3214 
  alu/qadd0/g5/z                  (u)     in_0->z  R     unmapped_not         3  3.6     0    56    3271 
  alu/qadd0/g42/z                 (u)     in_1->z  F     unmapped_nor2        2  2.2     0    81    3352 
  alu/qadd0/g72/z                 (u)     in_1->z  R     unmapped_nor2        2  2.4     0    81    3433 
  alu/qadd0/g97/z                 (u)     in_0->z  F     unmapped_not         1  1.1     0    33    3466 
  alu/qadd0/g98/z                 (u)     in_1->z  R     unmapped_nor2        1  1.2     0    68    3535 
  alu/qadd0/g100/z                (u)     in_0->z  F     unmapped_nor2        1  1.1     0    68    3603 
  alu/qadd0/g127/z                (u)     in_1->z  R     unmapped_nor2        1  1.2     0    68    3672 
  alu/qadd0/g129/z                (u)     in_0->z  F     unmapped_nor2        1  1.1     0    68    3740 
  alu/qadd0/g147/z                (u)     in_0->z  R     unmapped_nand2       3  3.6     0    92    3832 
  alu/qadd0/g17/z                 (u)     in_0->z  F     unmapped_not         3  3.3     0    56    3888 
  alu/qadd0/g1/z                  (u)     in_0->z  R     unmapped_nor2       15 18.0     0   155    4044 
  alu/qadd0/mux_res_183_14_g291/z (u)     sel0->z  R     unmapped_mux6        1  1.2     0   179    4222 
  alu/mux_Y_57_10_g447/z          (u)     data1->z R     unmapped_mux22       1  1.2     0   338    4560 
  ALUFF/q_reg[3]/d                -       -        R     unmapped_d_flop      1    -     -     0    4560 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 15: MET (49 ps) Setup Check with Pin ALUFF/q_reg[2]/clk->d
          Group: C2C
     Startpoint: (R) DECFF/q_reg[33]/clk
          Clock: (R) clk
       Endpoint: (R) ALUFF/q_reg[2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     191                  
       Uncertainty:-     200                  
     Required Time:=    4609                  
      Launch Clock:-       0                  
         Data Path:-    4560                  
             Slack:=      49                  

#--------------------------------------------------------------------------------------------------------
#          Timing Point           Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                               (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------------
  DECFF/q_reg[33]/clk             -       -        R     (arrival)          202    -     0     -       0 
  DECFF/q_reg[33]/q               (u)     clk->q   R     unmapped_d_flop     57  9.6     0   339     339 
  alu/qmult0/mul_153_37/g82/z     (u)     in_1->z  F     unmapped_xor2       17 18.7     0   248     587 
  alu/qmult0/mul_153_37/g84/z     (u)     in_0->z  R     unmapped_not         1  1.2     0    33     620 
  alu/qmult0/mul_153_37/g85/z     (u)     in_0->z  R     unmapped_and2       16 19.2     0   159     779 
  alu/qmult0/mul_153_37/g144/z    (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68     847 
  alu/qmult0/mul_153_37/g145/z    (u)     in_1->z  R     unmapped_nand2       3  3.6     0    92     939 
  alu/qmult0/mul_153_37/g979/z    (u)     in_0->z  R     unmapped_xor2        1  1.2     0   155    1094 
  alu/qmult0/mul_153_37/g980/z    (u)     in_0->z  R     unmapped_xor2        3  3.6     0   178    1272 
  alu/qmult0/mul_153_37/g1001/z   (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68    1341 
  alu/qmult0/mul_153_37/g1002/z   (u)     in_2->z  R     unmapped_nand3       3  3.6     0   147    1487 
  alu/qmult0/mul_153_37/g1049/z   (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68    1556 
  alu/qmult0/mul_153_37/g1050/z   (u)     in_2->z  R     unmapped_nand3       3  3.6     0   147    1702 
  alu/qmult0/mul_153_37/g1089/z   (u)     in_1->z  R     unmapped_xor2        1  1.2     0   155    1857 
  alu/qmult0/mul_153_37/g1090/z   (u)     in_0->z  R     unmapped_xor2        2  2.4     0   168    2025 
  alu/qmult0/mul_153_37/g1362/z   (u)     in_1->z  F     unmapped_nor2        3  3.3     0    92    2116 
  alu/qmult0/mul_153_37/g1419/z   (u)     in_1->z  R     unmapped_nor2        1  1.2     0    68    2185 
  alu/qmult0/mul_153_37/g1421/z   (u)     in_0->z  F     unmapped_nor2        3  3.3     0    92    2277 
  alu/qmult0/mul_153_37/g1484/z   (u)     in_0->z  R     unmapped_nor2        1  1.2     0    68    2345 
  alu/qmult0/mul_153_37/g1486/z   (u)     in_0->z  F     unmapped_nor2        5  5.5     0   111    2457 
  alu/qmult0/mul_153_37/g1549/z   (u)     in_1->z  R     unmapped_nor2        1  1.2     0    68    2525 
  alu/qmult0/mul_153_37/g1551/z   (u)     in_0->z  F     unmapped_nor2        6  6.6     0   118    2643 
  alu/qmult0/mul_153_37/g1582/z   (u)     in_0->z  R     unmapped_nor2        1  1.2     0    68    2712 
  alu/qmult0/mul_153_37/g1584/z   (u)     in_0->z  F     unmapped_nor2        1  1.1     0    68    2780 
  alu/qmult0/mul_153_37/g1625/z   (u)     in_0->z  R     unmapped_nand2       1  1.2     0    68    2849 
  alu/qmult0/mul_153_37/g1700/z   (u)     in_0->z  F     unmapped_xnor2       2  2.2     0   168    3016 
  alu/mux_37_25_g5/z              (u)     data1->z F     unmapped_bmux3       5  5.5     0   198    3214 
  alu/qadd0/g5/z                  (u)     in_0->z  R     unmapped_not         3  3.6     0    56    3271 
  alu/qadd0/g42/z                 (u)     in_1->z  F     unmapped_nor2        2  2.2     0    81    3352 
  alu/qadd0/g72/z                 (u)     in_1->z  R     unmapped_nor2        2  2.4     0    81    3433 
  alu/qadd0/g97/z                 (u)     in_0->z  F     unmapped_not         1  1.1     0    33    3466 
  alu/qadd0/g98/z                 (u)     in_1->z  R     unmapped_nor2        1  1.2     0    68    3535 
  alu/qadd0/g100/z                (u)     in_0->z  F     unmapped_nor2        1  1.1     0    68    3603 
  alu/qadd0/g127/z                (u)     in_1->z  R     unmapped_nor2        1  1.2     0    68    3672 
  alu/qadd0/g129/z                (u)     in_0->z  F     unmapped_nor2        1  1.1     0    68    3740 
  alu/qadd0/g147/z                (u)     in_0->z  R     unmapped_nand2       3  3.6     0    92    3832 
  alu/qadd0/g17/z                 (u)     in_0->z  F     unmapped_not         3  3.3     0    56    3888 
  alu/qadd0/g1/z                  (u)     in_0->z  R     unmapped_nor2       15 18.0     0   155    4044 
  alu/qadd0/mux_res_183_14_g249/z (u)     sel0->z  R     unmapped_mux6        1  1.2     0   179    4222 
  alu/mux_Y_57_10_g458/z          (u)     data1->z R     unmapped_mux22       1  1.2     0   338    4560 
  ALUFF/q_reg[2]/d                -       -        R     unmapped_d_flop      1    -     -     0    4560 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 16: MET (49 ps) Setup Check with Pin ALUFF/q_reg[1]/clk->d
          Group: C2C
     Startpoint: (R) DECFF/q_reg[33]/clk
          Clock: (R) clk
       Endpoint: (R) ALUFF/q_reg[1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     191                  
       Uncertainty:-     200                  
     Required Time:=    4609                  
      Launch Clock:-       0                  
         Data Path:-    4560                  
             Slack:=      49                  

#--------------------------------------------------------------------------------------------------------
#          Timing Point           Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                               (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------------
  DECFF/q_reg[33]/clk             -       -        R     (arrival)          202    -     0     -       0 
  DECFF/q_reg[33]/q               (u)     clk->q   R     unmapped_d_flop     57  9.6     0   339     339 
  alu/qmult0/mul_153_37/g82/z     (u)     in_1->z  F     unmapped_xor2       17 18.7     0   248     587 
  alu/qmult0/mul_153_37/g84/z     (u)     in_0->z  R     unmapped_not         1  1.2     0    33     620 
  alu/qmult0/mul_153_37/g85/z     (u)     in_0->z  R     unmapped_and2       16 19.2     0   159     779 
  alu/qmult0/mul_153_37/g144/z    (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68     847 
  alu/qmult0/mul_153_37/g145/z    (u)     in_1->z  R     unmapped_nand2       3  3.6     0    92     939 
  alu/qmult0/mul_153_37/g979/z    (u)     in_0->z  R     unmapped_xor2        1  1.2     0   155    1094 
  alu/qmult0/mul_153_37/g980/z    (u)     in_0->z  R     unmapped_xor2        3  3.6     0   178    1272 
  alu/qmult0/mul_153_37/g1001/z   (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68    1341 
  alu/qmult0/mul_153_37/g1002/z   (u)     in_2->z  R     unmapped_nand3       3  3.6     0   147    1487 
  alu/qmult0/mul_153_37/g1049/z   (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68    1556 
  alu/qmult0/mul_153_37/g1050/z   (u)     in_2->z  R     unmapped_nand3       3  3.6     0   147    1702 
  alu/qmult0/mul_153_37/g1089/z   (u)     in_1->z  R     unmapped_xor2        1  1.2     0   155    1857 
  alu/qmult0/mul_153_37/g1090/z   (u)     in_0->z  R     unmapped_xor2        2  2.4     0   168    2025 
  alu/qmult0/mul_153_37/g1362/z   (u)     in_1->z  F     unmapped_nor2        3  3.3     0    92    2116 
  alu/qmult0/mul_153_37/g1419/z   (u)     in_1->z  R     unmapped_nor2        1  1.2     0    68    2185 
  alu/qmult0/mul_153_37/g1421/z   (u)     in_0->z  F     unmapped_nor2        3  3.3     0    92    2277 
  alu/qmult0/mul_153_37/g1484/z   (u)     in_0->z  R     unmapped_nor2        1  1.2     0    68    2345 
  alu/qmult0/mul_153_37/g1486/z   (u)     in_0->z  F     unmapped_nor2        5  5.5     0   111    2457 
  alu/qmult0/mul_153_37/g1549/z   (u)     in_1->z  R     unmapped_nor2        1  1.2     0    68    2525 
  alu/qmult0/mul_153_37/g1551/z   (u)     in_0->z  F     unmapped_nor2        6  6.6     0   118    2643 
  alu/qmult0/mul_153_37/g1582/z   (u)     in_0->z  R     unmapped_nor2        1  1.2     0    68    2712 
  alu/qmult0/mul_153_37/g1584/z   (u)     in_0->z  F     unmapped_nor2        1  1.1     0    68    2780 
  alu/qmult0/mul_153_37/g1625/z   (u)     in_0->z  R     unmapped_nand2       1  1.2     0    68    2849 
  alu/qmult0/mul_153_37/g1700/z   (u)     in_0->z  F     unmapped_xnor2       2  2.2     0   168    3016 
  alu/mux_37_25_g5/z              (u)     data1->z F     unmapped_bmux3       5  5.5     0   198    3214 
  alu/qadd0/g5/z                  (u)     in_0->z  R     unmapped_not         3  3.6     0    56    3271 
  alu/qadd0/g42/z                 (u)     in_1->z  F     unmapped_nor2        2  2.2     0    81    3352 
  alu/qadd0/g72/z                 (u)     in_1->z  R     unmapped_nor2        2  2.4     0    81    3433 
  alu/qadd0/g97/z                 (u)     in_0->z  F     unmapped_not         1  1.1     0    33    3466 
  alu/qadd0/g98/z                 (u)     in_1->z  R     unmapped_nor2        1  1.2     0    68    3535 
  alu/qadd0/g100/z                (u)     in_0->z  F     unmapped_nor2        1  1.1     0    68    3603 
  alu/qadd0/g127/z                (u)     in_1->z  R     unmapped_nor2        1  1.2     0    68    3672 
  alu/qadd0/g129/z                (u)     in_0->z  F     unmapped_nor2        1  1.1     0    68    3740 
  alu/qadd0/g147/z                (u)     in_0->z  R     unmapped_nand2       3  3.6     0    92    3832 
  alu/qadd0/g17/z                 (u)     in_0->z  F     unmapped_not         3  3.3     0    56    3888 
  alu/qadd0/g1/z                  (u)     in_0->z  R     unmapped_nor2       15 18.0     0   155    4044 
  alu/qadd0/mux_res_183_14_g252/z (u)     sel0->z  R     unmapped_mux6        1  1.2     0   179    4222 
  alu/mux_Y_57_10_g469/z          (u)     data1->z R     unmapped_mux22       1  1.2     0   338    4560 
  ALUFF/q_reg[1]/d                -       -        R     unmapped_d_flop      1    -     -     0    4560 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 17: MET (49 ps) Setup Check with Pin ALUFF/q_reg[0]/clk->d
          Group: C2C
     Startpoint: (R) DECFF/q_reg[33]/clk
          Clock: (R) clk
       Endpoint: (R) ALUFF/q_reg[0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     191                  
       Uncertainty:-     200                  
     Required Time:=    4609                  
      Launch Clock:-       0                  
         Data Path:-    4560                  
             Slack:=      49                  

#--------------------------------------------------------------------------------------------------------
#          Timing Point           Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                               (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------------
  DECFF/q_reg[33]/clk             -       -        R     (arrival)          202    -     0     -       0 
  DECFF/q_reg[33]/q               (u)     clk->q   R     unmapped_d_flop     57  9.6     0   339     339 
  alu/qmult0/mul_153_37/g82/z     (u)     in_1->z  F     unmapped_xor2       17 18.7     0   248     587 
  alu/qmult0/mul_153_37/g84/z     (u)     in_0->z  R     unmapped_not         1  1.2     0    33     620 
  alu/qmult0/mul_153_37/g85/z     (u)     in_0->z  R     unmapped_and2       16 19.2     0   159     779 
  alu/qmult0/mul_153_37/g144/z    (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68     847 
  alu/qmult0/mul_153_37/g145/z    (u)     in_1->z  R     unmapped_nand2       3  3.6     0    92     939 
  alu/qmult0/mul_153_37/g979/z    (u)     in_0->z  R     unmapped_xor2        1  1.2     0   155    1094 
  alu/qmult0/mul_153_37/g980/z    (u)     in_0->z  R     unmapped_xor2        3  3.6     0   178    1272 
  alu/qmult0/mul_153_37/g1001/z   (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68    1341 
  alu/qmult0/mul_153_37/g1002/z   (u)     in_2->z  R     unmapped_nand3       3  3.6     0   147    1487 
  alu/qmult0/mul_153_37/g1049/z   (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68    1556 
  alu/qmult0/mul_153_37/g1050/z   (u)     in_2->z  R     unmapped_nand3       3  3.6     0   147    1702 
  alu/qmult0/mul_153_37/g1089/z   (u)     in_1->z  R     unmapped_xor2        1  1.2     0   155    1857 
  alu/qmult0/mul_153_37/g1090/z   (u)     in_0->z  R     unmapped_xor2        2  2.4     0   168    2025 
  alu/qmult0/mul_153_37/g1362/z   (u)     in_1->z  F     unmapped_nor2        3  3.3     0    92    2116 
  alu/qmult0/mul_153_37/g1419/z   (u)     in_1->z  R     unmapped_nor2        1  1.2     0    68    2185 
  alu/qmult0/mul_153_37/g1421/z   (u)     in_0->z  F     unmapped_nor2        3  3.3     0    92    2277 
  alu/qmult0/mul_153_37/g1484/z   (u)     in_0->z  R     unmapped_nor2        1  1.2     0    68    2345 
  alu/qmult0/mul_153_37/g1486/z   (u)     in_0->z  F     unmapped_nor2        5  5.5     0   111    2457 
  alu/qmult0/mul_153_37/g1549/z   (u)     in_1->z  R     unmapped_nor2        1  1.2     0    68    2525 
  alu/qmult0/mul_153_37/g1551/z   (u)     in_0->z  F     unmapped_nor2        6  6.6     0   118    2643 
  alu/qmult0/mul_153_37/g1582/z   (u)     in_0->z  R     unmapped_nor2        1  1.2     0    68    2712 
  alu/qmult0/mul_153_37/g1584/z   (u)     in_0->z  F     unmapped_nor2        1  1.1     0    68    2780 
  alu/qmult0/mul_153_37/g1625/z   (u)     in_0->z  R     unmapped_nand2       1  1.2     0    68    2849 
  alu/qmult0/mul_153_37/g1700/z   (u)     in_0->z  F     unmapped_xnor2       2  2.2     0   168    3016 
  alu/mux_37_25_g5/z              (u)     data1->z F     unmapped_bmux3       5  5.5     0   198    3214 
  alu/qadd0/g5/z                  (u)     in_0->z  R     unmapped_not         3  3.6     0    56    3271 
  alu/qadd0/g42/z                 (u)     in_1->z  F     unmapped_nor2        2  2.2     0    81    3352 
  alu/qadd0/g72/z                 (u)     in_1->z  R     unmapped_nor2        2  2.4     0    81    3433 
  alu/qadd0/g97/z                 (u)     in_0->z  F     unmapped_not         1  1.1     0    33    3466 
  alu/qadd0/g98/z                 (u)     in_1->z  R     unmapped_nor2        1  1.2     0    68    3535 
  alu/qadd0/g100/z                (u)     in_0->z  F     unmapped_nor2        1  1.1     0    68    3603 
  alu/qadd0/g127/z                (u)     in_1->z  R     unmapped_nor2        1  1.2     0    68    3672 
  alu/qadd0/g129/z                (u)     in_0->z  F     unmapped_nor2        1  1.1     0    68    3740 
  alu/qadd0/g147/z                (u)     in_0->z  R     unmapped_nand2       3  3.6     0    92    3832 
  alu/qadd0/g17/z                 (u)     in_0->z  F     unmapped_not         3  3.3     0    56    3888 
  alu/qadd0/g1/z                  (u)     in_0->z  R     unmapped_nor2       15 18.0     0   155    4044 
  alu/qadd0/mux_res_183_14_g255/z (u)     sel0->z  R     unmapped_mux6        1  1.2     0   179    4222 
  alu/mux_Y_57_10_g480/z          (u)     data1->z R     unmapped_mux22       1  1.2     0   338    4560 
  ALUFF/q_reg[0]/d                -       -        R     unmapped_d_flop      1    -     -     0    4560 
#--------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 18: MET (163 ps) Setup Check with Pin regFile/mem_reg[9][8]/clk->d
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[74]/clk
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[9][8]/d
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     114                  
       Uncertainty:-     200                  
     Required Time:=    2186                  
      Launch Clock:-       0                  
         Data Path:-    2023                  
             Slack:=     163                  

#--------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                 (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------------------------------
  ALUFF/q_reg[74]/clk                               -       -        R     (arrival)          202    -     0     -       0 
  ALUFF/q_reg[74]/q                                 (u)     clk->q   F     unmapped_d_flop      3  3.3     0   257     257 
  dspMemoryLogic/g304/z                             (u)     in_0->z  R     unmapped_not         2  2.4     0    46     303 
  dspMemoryLogic/g313/z                             (u)     in_2->z  F     unmapped_nor3       18 19.8     0   218     521 
  dspMemoryLogic/g314/z                             (u)     in_0->z  R     unmapped_not         1  1.2     0    33     554 
  dspMemoryLogic/g319/z                             (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68     623 
  dspMemoryLogic/mux_regFile_write_en_105_11_g193/z (u)     data2->z F     unmapped_mux6       49  7.7     0   277     900 
  regFile/g2593/z                                   (u)     in_0->z  R     unmapped_not        36 43.2     0   163    1063 
  regFile/g2667/z                                   (u)     in_2->z  F     unmapped_nand3       8  8.8     0   183    1246 
  regFile/g161/z                                    (u)     in_1->z  R     unmapped_nor2       16 19.2     0   159    1404 
  regFile/mux_mem[0]_56_10_g2051/z                  (u)     sel31->z R     unmapped_mux66      32 38.4     0   619    2023 
  regFile/mem_reg[9][8]/d                           -       -        R     unmapped_d_flop     32    -     -     0    2023 
#--------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 19: MET (163 ps) Setup Check with Pin regFile/mem_reg[9][7]/clk->d
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[74]/clk
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[9][7]/d
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     114                  
       Uncertainty:-     200                  
     Required Time:=    2186                  
      Launch Clock:-       0                  
         Data Path:-    2023                  
             Slack:=     163                  

#--------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                 (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------------------------------
  ALUFF/q_reg[74]/clk                               -       -        R     (arrival)          202    -     0     -       0 
  ALUFF/q_reg[74]/q                                 (u)     clk->q   F     unmapped_d_flop      3  3.3     0   257     257 
  dspMemoryLogic/g304/z                             (u)     in_0->z  R     unmapped_not         2  2.4     0    46     303 
  dspMemoryLogic/g313/z                             (u)     in_2->z  F     unmapped_nor3       18 19.8     0   218     521 
  dspMemoryLogic/g314/z                             (u)     in_0->z  R     unmapped_not         1  1.2     0    33     554 
  dspMemoryLogic/g319/z                             (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68     623 
  dspMemoryLogic/mux_regFile_write_en_105_11_g193/z (u)     data2->z F     unmapped_mux6       49  7.7     0   277     900 
  regFile/g2593/z                                   (u)     in_0->z  R     unmapped_not        36 43.2     0   163    1063 
  regFile/g2667/z                                   (u)     in_2->z  F     unmapped_nand3       8  8.8     0   183    1246 
  regFile/g161/z                                    (u)     in_1->z  R     unmapped_nor2       16 19.2     0   159    1404 
  regFile/mux_mem[0]_56_10_g2085/z                  (u)     sel31->z R     unmapped_mux66      32 38.4     0   619    2023 
  regFile/mem_reg[9][7]/d                           -       -        R     unmapped_d_flop     32    -     -     0    2023 
#--------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 20: MET (163 ps) Setup Check with Pin regFile/mem_reg[9][6]/clk->d
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[74]/clk
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[9][6]/d
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     114                  
       Uncertainty:-     200                  
     Required Time:=    2186                  
      Launch Clock:-       0                  
         Data Path:-    2023                  
             Slack:=     163                  

#--------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                 (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------------------------------
  ALUFF/q_reg[74]/clk                               -       -        R     (arrival)          202    -     0     -       0 
  ALUFF/q_reg[74]/q                                 (u)     clk->q   F     unmapped_d_flop      3  3.3     0   257     257 
  dspMemoryLogic/g304/z                             (u)     in_0->z  R     unmapped_not         2  2.4     0    46     303 
  dspMemoryLogic/g313/z                             (u)     in_2->z  F     unmapped_nor3       18 19.8     0   218     521 
  dspMemoryLogic/g314/z                             (u)     in_0->z  R     unmapped_not         1  1.2     0    33     554 
  dspMemoryLogic/g319/z                             (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68     623 
  dspMemoryLogic/mux_regFile_write_en_105_11_g193/z (u)     data2->z F     unmapped_mux6       49  7.7     0   277     900 
  regFile/g2593/z                                   (u)     in_0->z  R     unmapped_not        36 43.2     0   163    1063 
  regFile/g2667/z                                   (u)     in_2->z  F     unmapped_nand3       8  8.8     0   183    1246 
  regFile/g161/z                                    (u)     in_1->z  R     unmapped_nor2       16 19.2     0   159    1404 
  regFile/mux_mem[0]_56_10_g1602/z                  (u)     sel31->z R     unmapped_mux66      32 38.4     0   619    2023 
  regFile/mem_reg[9][6]/d                           -       -        R     unmapped_d_flop     32    -     -     0    2023 
#--------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 21: MET (163 ps) Setup Check with Pin regFile/mem_reg[9][5]/clk->d
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[74]/clk
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[9][5]/d
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     114                  
       Uncertainty:-     200                  
     Required Time:=    2186                  
      Launch Clock:-       0                  
         Data Path:-    2023                  
             Slack:=     163                  

#--------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                 (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------------------------------
  ALUFF/q_reg[74]/clk                               -       -        R     (arrival)          202    -     0     -       0 
  ALUFF/q_reg[74]/q                                 (u)     clk->q   F     unmapped_d_flop      3  3.3     0   257     257 
  dspMemoryLogic/g304/z                             (u)     in_0->z  R     unmapped_not         2  2.4     0    46     303 
  dspMemoryLogic/g313/z                             (u)     in_2->z  F     unmapped_nor3       18 19.8     0   218     521 
  dspMemoryLogic/g314/z                             (u)     in_0->z  R     unmapped_not         1  1.2     0    33     554 
  dspMemoryLogic/g319/z                             (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68     623 
  dspMemoryLogic/mux_regFile_write_en_105_11_g193/z (u)     data2->z F     unmapped_mux6       49  7.7     0   277     900 
  regFile/g2593/z                                   (u)     in_0->z  R     unmapped_not        36 43.2     0   163    1063 
  regFile/g2667/z                                   (u)     in_2->z  F     unmapped_nand3       8  8.8     0   183    1246 
  regFile/g161/z                                    (u)     in_1->z  R     unmapped_nor2       16 19.2     0   159    1404 
  regFile/mux_mem[0]_56_10_g1637/z                  (u)     sel31->z R     unmapped_mux66      32 38.4     0   619    2023 
  regFile/mem_reg[9][5]/d                           -       -        R     unmapped_d_flop     32    -     -     0    2023 
#--------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 22: MET (163 ps) Setup Check with Pin regFile/mem_reg[9][4]/clk->d
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[74]/clk
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[9][4]/d
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     114                  
       Uncertainty:-     200                  
     Required Time:=    2186                  
      Launch Clock:-       0                  
         Data Path:-    2023                  
             Slack:=     163                  

#--------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                 (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------------------------------
  ALUFF/q_reg[74]/clk                               -       -        R     (arrival)          202    -     0     -       0 
  ALUFF/q_reg[74]/q                                 (u)     clk->q   F     unmapped_d_flop      3  3.3     0   257     257 
  dspMemoryLogic/g304/z                             (u)     in_0->z  R     unmapped_not         2  2.4     0    46     303 
  dspMemoryLogic/g313/z                             (u)     in_2->z  F     unmapped_nor3       18 19.8     0   218     521 
  dspMemoryLogic/g314/z                             (u)     in_0->z  R     unmapped_not         1  1.2     0    33     554 
  dspMemoryLogic/g319/z                             (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68     623 
  dspMemoryLogic/mux_regFile_write_en_105_11_g193/z (u)     data2->z F     unmapped_mux6       49  7.7     0   277     900 
  regFile/g2593/z                                   (u)     in_0->z  R     unmapped_not        36 43.2     0   163    1063 
  regFile/g2667/z                                   (u)     in_2->z  F     unmapped_nand3       8  8.8     0   183    1246 
  regFile/g161/z                                    (u)     in_1->z  R     unmapped_nor2       16 19.2     0   159    1404 
  regFile/mux_mem[0]_56_10_g1671/z                  (u)     sel31->z R     unmapped_mux66      32 38.4     0   619    2023 
  regFile/mem_reg[9][4]/d                           -       -        R     unmapped_d_flop     32    -     -     0    2023 
#--------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 23: MET (163 ps) Setup Check with Pin regFile/mem_reg[9][3]/clk->d
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[74]/clk
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[9][3]/d
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     114                  
       Uncertainty:-     200                  
     Required Time:=    2186                  
      Launch Clock:-       0                  
         Data Path:-    2023                  
             Slack:=     163                  

#--------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                 (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------------------------------
  ALUFF/q_reg[74]/clk                               -       -        R     (arrival)          202    -     0     -       0 
  ALUFF/q_reg[74]/q                                 (u)     clk->q   F     unmapped_d_flop      3  3.3     0   257     257 
  dspMemoryLogic/g304/z                             (u)     in_0->z  R     unmapped_not         2  2.4     0    46     303 
  dspMemoryLogic/g313/z                             (u)     in_2->z  F     unmapped_nor3       18 19.8     0   218     521 
  dspMemoryLogic/g314/z                             (u)     in_0->z  R     unmapped_not         1  1.2     0    33     554 
  dspMemoryLogic/g319/z                             (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68     623 
  dspMemoryLogic/mux_regFile_write_en_105_11_g193/z (u)     data2->z F     unmapped_mux6       49  7.7     0   277     900 
  regFile/g2593/z                                   (u)     in_0->z  R     unmapped_not        36 43.2     0   163    1063 
  regFile/g2667/z                                   (u)     in_2->z  F     unmapped_nand3       8  8.8     0   183    1246 
  regFile/g161/z                                    (u)     in_1->z  R     unmapped_nor2       16 19.2     0   159    1404 
  regFile/mux_mem[0]_56_10_g1706/z                  (u)     sel31->z R     unmapped_mux66      32 38.4     0   619    2023 
  regFile/mem_reg[9][3]/d                           -       -        R     unmapped_d_flop     32    -     -     0    2023 
#--------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 24: MET (163 ps) Setup Check with Pin regFile/mem_reg[9][2]/clk->d
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[74]/clk
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[9][2]/d
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     114                  
       Uncertainty:-     200                  
     Required Time:=    2186                  
      Launch Clock:-       0                  
         Data Path:-    2023                  
             Slack:=     163                  

#--------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                 (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------------------------------
  ALUFF/q_reg[74]/clk                               -       -        R     (arrival)          202    -     0     -       0 
  ALUFF/q_reg[74]/q                                 (u)     clk->q   F     unmapped_d_flop      3  3.3     0   257     257 
  dspMemoryLogic/g304/z                             (u)     in_0->z  R     unmapped_not         2  2.4     0    46     303 
  dspMemoryLogic/g313/z                             (u)     in_2->z  F     unmapped_nor3       18 19.8     0   218     521 
  dspMemoryLogic/g314/z                             (u)     in_0->z  R     unmapped_not         1  1.2     0    33     554 
  dspMemoryLogic/g319/z                             (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68     623 
  dspMemoryLogic/mux_regFile_write_en_105_11_g193/z (u)     data2->z F     unmapped_mux6       49  7.7     0   277     900 
  regFile/g2593/z                                   (u)     in_0->z  R     unmapped_not        36 43.2     0   163    1063 
  regFile/g2667/z                                   (u)     in_2->z  F     unmapped_nand3       8  8.8     0   183    1246 
  regFile/g161/z                                    (u)     in_1->z  R     unmapped_nor2       16 19.2     0   159    1404 
  regFile/mux_mem[0]_56_10_g1740/z                  (u)     sel31->z R     unmapped_mux66      32 38.4     0   619    2023 
  regFile/mem_reg[9][2]/d                           -       -        R     unmapped_d_flop     32    -     -     0    2023 
#--------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 25: MET (163 ps) Setup Check with Pin regFile/mem_reg[9][1]/clk->d
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[74]/clk
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[9][1]/d
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     114                  
       Uncertainty:-     200                  
     Required Time:=    2186                  
      Launch Clock:-       0                  
         Data Path:-    2023                  
             Slack:=     163                  

#--------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                 (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------------------------------
  ALUFF/q_reg[74]/clk                               -       -        R     (arrival)          202    -     0     -       0 
  ALUFF/q_reg[74]/q                                 (u)     clk->q   F     unmapped_d_flop      3  3.3     0   257     257 
  dspMemoryLogic/g304/z                             (u)     in_0->z  R     unmapped_not         2  2.4     0    46     303 
  dspMemoryLogic/g313/z                             (u)     in_2->z  F     unmapped_nor3       18 19.8     0   218     521 
  dspMemoryLogic/g314/z                             (u)     in_0->z  R     unmapped_not         1  1.2     0    33     554 
  dspMemoryLogic/g319/z                             (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68     623 
  dspMemoryLogic/mux_regFile_write_en_105_11_g193/z (u)     data2->z F     unmapped_mux6       49  7.7     0   277     900 
  regFile/g2593/z                                   (u)     in_0->z  R     unmapped_not        36 43.2     0   163    1063 
  regFile/g2667/z                                   (u)     in_2->z  F     unmapped_nand3       8  8.8     0   183    1246 
  regFile/g161/z                                    (u)     in_1->z  R     unmapped_nor2       16 19.2     0   159    1404 
  regFile/mux_mem[0]_56_10_g1775/z                  (u)     sel31->z R     unmapped_mux66      32 38.4     0   619    2023 
  regFile/mem_reg[9][1]/d                           -       -        R     unmapped_d_flop     32    -     -     0    2023 
#--------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 26: MET (163 ps) Setup Check with Pin regFile/mem_reg[9][15]/clk->d
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[74]/clk
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[9][15]/d
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     114                  
       Uncertainty:-     200                  
     Required Time:=    2186                  
      Launch Clock:-       0                  
         Data Path:-    2023                  
             Slack:=     163                  

#--------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                 (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------------------------------
  ALUFF/q_reg[74]/clk                               -       -        R     (arrival)          202    -     0     -       0 
  ALUFF/q_reg[74]/q                                 (u)     clk->q   F     unmapped_d_flop      3  3.3     0   257     257 
  dspMemoryLogic/g304/z                             (u)     in_0->z  R     unmapped_not         2  2.4     0    46     303 
  dspMemoryLogic/g313/z                             (u)     in_2->z  F     unmapped_nor3       18 19.8     0   218     521 
  dspMemoryLogic/g314/z                             (u)     in_0->z  R     unmapped_not         1  1.2     0    33     554 
  dspMemoryLogic/g319/z                             (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68     623 
  dspMemoryLogic/mux_regFile_write_en_105_11_g193/z (u)     data2->z F     unmapped_mux6       49  7.7     0   277     900 
  regFile/g2593/z                                   (u)     in_0->z  R     unmapped_not        36 43.2     0   163    1063 
  regFile/g2667/z                                   (u)     in_2->z  F     unmapped_nand3       8  8.8     0   183    1246 
  regFile/g161/z                                    (u)     in_1->z  R     unmapped_nor2       16 19.2     0   159    1404 
  regFile/mux_mem[0]_56_10_g1568/z                  (u)     sel31->z R     unmapped_mux66      32 38.4     0   619    2023 
  regFile/mem_reg[9][15]/d                          -       -        R     unmapped_d_flop     32    -     -     0    2023 
#--------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 27: MET (163 ps) Setup Check with Pin regFile/mem_reg[9][14]/clk->d
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[74]/clk
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[9][14]/d
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     114                  
       Uncertainty:-     200                  
     Required Time:=    2186                  
      Launch Clock:-       0                  
         Data Path:-    2023                  
             Slack:=     163                  

#--------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                 (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------------------------------
  ALUFF/q_reg[74]/clk                               -       -        R     (arrival)          202    -     0     -       0 
  ALUFF/q_reg[74]/q                                 (u)     clk->q   F     unmapped_d_flop      3  3.3     0   257     257 
  dspMemoryLogic/g304/z                             (u)     in_0->z  R     unmapped_not         2  2.4     0    46     303 
  dspMemoryLogic/g313/z                             (u)     in_2->z  F     unmapped_nor3       18 19.8     0   218     521 
  dspMemoryLogic/g314/z                             (u)     in_0->z  R     unmapped_not         1  1.2     0    33     554 
  dspMemoryLogic/g319/z                             (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68     623 
  dspMemoryLogic/mux_regFile_write_en_105_11_g193/z (u)     data2->z F     unmapped_mux6       49  7.7     0   277     900 
  regFile/g2593/z                                   (u)     in_0->z  R     unmapped_not        36 43.2     0   163    1063 
  regFile/g2667/z                                   (u)     in_2->z  F     unmapped_nand3       8  8.8     0   183    1246 
  regFile/g161/z                                    (u)     in_1->z  R     unmapped_nor2       16 19.2     0   159    1404 
  regFile/mux_mem[0]_56_10_g1844/z                  (u)     sel31->z R     unmapped_mux66      32 38.4     0   619    2023 
  regFile/mem_reg[9][14]/d                          -       -        R     unmapped_d_flop     32    -     -     0    2023 
#--------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 28: MET (163 ps) Setup Check with Pin regFile/mem_reg[9][13]/clk->d
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[74]/clk
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[9][13]/d
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     114                  
       Uncertainty:-     200                  
     Required Time:=    2186                  
      Launch Clock:-       0                  
         Data Path:-    2023                  
             Slack:=     163                  

#--------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                 (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------------------------------
  ALUFF/q_reg[74]/clk                               -       -        R     (arrival)          202    -     0     -       0 
  ALUFF/q_reg[74]/q                                 (u)     clk->q   F     unmapped_d_flop      3  3.3     0   257     257 
  dspMemoryLogic/g304/z                             (u)     in_0->z  R     unmapped_not         2  2.4     0    46     303 
  dspMemoryLogic/g313/z                             (u)     in_2->z  F     unmapped_nor3       18 19.8     0   218     521 
  dspMemoryLogic/g314/z                             (u)     in_0->z  R     unmapped_not         1  1.2     0    33     554 
  dspMemoryLogic/g319/z                             (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68     623 
  dspMemoryLogic/mux_regFile_write_en_105_11_g193/z (u)     data2->z F     unmapped_mux6       49  7.7     0   277     900 
  regFile/g2593/z                                   (u)     in_0->z  R     unmapped_not        36 43.2     0   163    1063 
  regFile/g2667/z                                   (u)     in_2->z  F     unmapped_nand3       8  8.8     0   183    1246 
  regFile/g161/z                                    (u)     in_1->z  R     unmapped_nor2       16 19.2     0   159    1404 
  regFile/mux_mem[0]_56_10_g1878/z                  (u)     sel31->z R     unmapped_mux66      32 38.4     0   619    2023 
  regFile/mem_reg[9][13]/d                          -       -        R     unmapped_d_flop     32    -     -     0    2023 
#--------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 29: MET (163 ps) Setup Check with Pin regFile/mem_reg[9][12]/clk->d
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[74]/clk
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[9][12]/d
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     114                  
       Uncertainty:-     200                  
     Required Time:=    2186                  
      Launch Clock:-       0                  
         Data Path:-    2023                  
             Slack:=     163                  

#--------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                 (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------------------------------
  ALUFF/q_reg[74]/clk                               -       -        R     (arrival)          202    -     0     -       0 
  ALUFF/q_reg[74]/q                                 (u)     clk->q   F     unmapped_d_flop      3  3.3     0   257     257 
  dspMemoryLogic/g304/z                             (u)     in_0->z  R     unmapped_not         2  2.4     0    46     303 
  dspMemoryLogic/g313/z                             (u)     in_2->z  F     unmapped_nor3       18 19.8     0   218     521 
  dspMemoryLogic/g314/z                             (u)     in_0->z  R     unmapped_not         1  1.2     0    33     554 
  dspMemoryLogic/g319/z                             (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68     623 
  dspMemoryLogic/mux_regFile_write_en_105_11_g193/z (u)     data2->z F     unmapped_mux6       49  7.7     0   277     900 
  regFile/g2593/z                                   (u)     in_0->z  R     unmapped_not        36 43.2     0   163    1063 
  regFile/g2667/z                                   (u)     in_2->z  F     unmapped_nand3       8  8.8     0   183    1246 
  regFile/g161/z                                    (u)     in_1->z  R     unmapped_nor2       16 19.2     0   159    1404 
  regFile/mux_mem[0]_56_10_g1913/z                  (u)     sel31->z R     unmapped_mux66      32 38.4     0   619    2023 
  regFile/mem_reg[9][12]/d                          -       -        R     unmapped_d_flop     32    -     -     0    2023 
#--------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 30: MET (163 ps) Setup Check with Pin regFile/mem_reg[9][11]/clk->d
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[74]/clk
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[9][11]/d
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     114                  
       Uncertainty:-     200                  
     Required Time:=    2186                  
      Launch Clock:-       0                  
         Data Path:-    2023                  
             Slack:=     163                  

#--------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                 (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------------------------------
  ALUFF/q_reg[74]/clk                               -       -        R     (arrival)          202    -     0     -       0 
  ALUFF/q_reg[74]/q                                 (u)     clk->q   F     unmapped_d_flop      3  3.3     0   257     257 
  dspMemoryLogic/g304/z                             (u)     in_0->z  R     unmapped_not         2  2.4     0    46     303 
  dspMemoryLogic/g313/z                             (u)     in_2->z  F     unmapped_nor3       18 19.8     0   218     521 
  dspMemoryLogic/g314/z                             (u)     in_0->z  R     unmapped_not         1  1.2     0    33     554 
  dspMemoryLogic/g319/z                             (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68     623 
  dspMemoryLogic/mux_regFile_write_en_105_11_g193/z (u)     data2->z F     unmapped_mux6       49  7.7     0   277     900 
  regFile/g2593/z                                   (u)     in_0->z  R     unmapped_not        36 43.2     0   163    1063 
  regFile/g2667/z                                   (u)     in_2->z  F     unmapped_nand3       8  8.8     0   183    1246 
  regFile/g161/z                                    (u)     in_1->z  R     unmapped_nor2       16 19.2     0   159    1404 
  regFile/mux_mem[0]_56_10_g1947/z                  (u)     sel31->z R     unmapped_mux66      32 38.4     0   619    2023 
  regFile/mem_reg[9][11]/d                          -       -        R     unmapped_d_flop     32    -     -     0    2023 
#--------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 31: MET (163 ps) Setup Check with Pin regFile/mem_reg[9][10]/clk->d
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[74]/clk
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[9][10]/d
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     114                  
       Uncertainty:-     200                  
     Required Time:=    2186                  
      Launch Clock:-       0                  
         Data Path:-    2023                  
             Slack:=     163                  

#--------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                 (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------------------------------
  ALUFF/q_reg[74]/clk                               -       -        R     (arrival)          202    -     0     -       0 
  ALUFF/q_reg[74]/q                                 (u)     clk->q   F     unmapped_d_flop      3  3.3     0   257     257 
  dspMemoryLogic/g304/z                             (u)     in_0->z  R     unmapped_not         2  2.4     0    46     303 
  dspMemoryLogic/g313/z                             (u)     in_2->z  F     unmapped_nor3       18 19.8     0   218     521 
  dspMemoryLogic/g314/z                             (u)     in_0->z  R     unmapped_not         1  1.2     0    33     554 
  dspMemoryLogic/g319/z                             (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68     623 
  dspMemoryLogic/mux_regFile_write_en_105_11_g193/z (u)     data2->z F     unmapped_mux6       49  7.7     0   277     900 
  regFile/g2593/z                                   (u)     in_0->z  R     unmapped_not        36 43.2     0   163    1063 
  regFile/g2667/z                                   (u)     in_2->z  F     unmapped_nand3       8  8.8     0   183    1246 
  regFile/g161/z                                    (u)     in_1->z  R     unmapped_nor2       16 19.2     0   159    1404 
  regFile/mux_mem[0]_56_10_g1982/z                  (u)     sel31->z R     unmapped_mux66      32 38.4     0   619    2023 
  regFile/mem_reg[9][10]/d                          -       -        R     unmapped_d_flop     32    -     -     0    2023 
#--------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 32: MET (163 ps) Setup Check with Pin regFile/mem_reg[9][0]/clk->d
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[74]/clk
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[9][0]/d
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     114                  
       Uncertainty:-     200                  
     Required Time:=    2186                  
      Launch Clock:-       0                  
         Data Path:-    2023                  
             Slack:=     163                  

#--------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                 (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------------------------------
  ALUFF/q_reg[74]/clk                               -       -        R     (arrival)          202    -     0     -       0 
  ALUFF/q_reg[74]/q                                 (u)     clk->q   F     unmapped_d_flop      3  3.3     0   257     257 
  dspMemoryLogic/g304/z                             (u)     in_0->z  R     unmapped_not         2  2.4     0    46     303 
  dspMemoryLogic/g313/z                             (u)     in_2->z  F     unmapped_nor3       18 19.8     0   218     521 
  dspMemoryLogic/g314/z                             (u)     in_0->z  R     unmapped_not         1  1.2     0    33     554 
  dspMemoryLogic/g319/z                             (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68     623 
  dspMemoryLogic/mux_regFile_write_en_105_11_g193/z (u)     data2->z F     unmapped_mux6       49  7.7     0   277     900 
  regFile/g2593/z                                   (u)     in_0->z  R     unmapped_not        36 43.2     0   163    1063 
  regFile/g2667/z                                   (u)     in_2->z  F     unmapped_nand3       8  8.8     0   183    1246 
  regFile/g161/z                                    (u)     in_1->z  R     unmapped_nor2       16 19.2     0   159    1404 
  regFile/mux_mem[0]_56_10_g1809/z                  (u)     sel31->z R     unmapped_mux66      32 38.4     0   619    2023 
  regFile/mem_reg[9][0]/d                           -       -        R     unmapped_d_flop     32    -     -     0    2023 
#--------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 33: MET (163 ps) Setup Check with Pin regFile/mem_reg[8][9]/clk->d
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[74]/clk
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[8][9]/d
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     114                  
       Uncertainty:-     200                  
     Required Time:=    2186                  
      Launch Clock:-       0                  
         Data Path:-    2023                  
             Slack:=     163                  

#--------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                 (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------------------------------
  ALUFF/q_reg[74]/clk                               -       -        R     (arrival)          202    -     0     -       0 
  ALUFF/q_reg[74]/q                                 (u)     clk->q   F     unmapped_d_flop      3  3.3     0   257     257 
  dspMemoryLogic/g304/z                             (u)     in_0->z  R     unmapped_not         2  2.4     0    46     303 
  dspMemoryLogic/g313/z                             (u)     in_2->z  F     unmapped_nor3       18 19.8     0   218     521 
  dspMemoryLogic/g314/z                             (u)     in_0->z  R     unmapped_not         1  1.2     0    33     554 
  dspMemoryLogic/g319/z                             (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68     623 
  dspMemoryLogic/mux_regFile_write_en_105_11_g193/z (u)     data2->z F     unmapped_mux6       49  7.7     0   277     900 
  regFile/g2593/z                                   (u)     in_0->z  R     unmapped_not        36 43.2     0   163    1063 
  regFile/g2667/z                                   (u)     in_2->z  F     unmapped_nand3       8  8.8     0   183    1246 
  regFile/g161/z                                    (u)     in_1->z  R     unmapped_nor2       16 19.2     0   159    1404 
  regFile/mux_mem[0]_56_10_g2016/z                  (u)     sel31->z R     unmapped_mux66      32 38.4     0   619    2023 
  regFile/mem_reg[8][9]/d                           -       -        R     unmapped_d_flop     32    -     -     0    2023 
#--------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 34: MET (163 ps) Setup Check with Pin regFile/mem_reg[8][8]/clk->d
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[74]/clk
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[8][8]/d
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     114                  
       Uncertainty:-     200                  
     Required Time:=    2186                  
      Launch Clock:-       0                  
         Data Path:-    2023                  
             Slack:=     163                  

#--------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                 (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------------------------------
  ALUFF/q_reg[74]/clk                               -       -        R     (arrival)          202    -     0     -       0 
  ALUFF/q_reg[74]/q                                 (u)     clk->q   F     unmapped_d_flop      3  3.3     0   257     257 
  dspMemoryLogic/g304/z                             (u)     in_0->z  R     unmapped_not         2  2.4     0    46     303 
  dspMemoryLogic/g313/z                             (u)     in_2->z  F     unmapped_nor3       18 19.8     0   218     521 
  dspMemoryLogic/g314/z                             (u)     in_0->z  R     unmapped_not         1  1.2     0    33     554 
  dspMemoryLogic/g319/z                             (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68     623 
  dspMemoryLogic/mux_regFile_write_en_105_11_g193/z (u)     data2->z F     unmapped_mux6       49  7.7     0   277     900 
  regFile/g2593/z                                   (u)     in_0->z  R     unmapped_not        36 43.2     0   163    1063 
  regFile/g2667/z                                   (u)     in_2->z  F     unmapped_nand3       8  8.8     0   183    1246 
  regFile/g161/z                                    (u)     in_1->z  R     unmapped_nor2       16 19.2     0   159    1404 
  regFile/mux_mem[0]_56_10_g2051/z                  (u)     sel31->z R     unmapped_mux66      32 38.4     0   619    2023 
  regFile/mem_reg[8][8]/d                           -       -        R     unmapped_d_flop     32    -     -     0    2023 
#--------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 35: MET (163 ps) Setup Check with Pin regFile/mem_reg[8][7]/clk->d
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[74]/clk
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[8][7]/d
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     114                  
       Uncertainty:-     200                  
     Required Time:=    2186                  
      Launch Clock:-       0                  
         Data Path:-    2023                  
             Slack:=     163                  

#--------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                 (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------------------------------
  ALUFF/q_reg[74]/clk                               -       -        R     (arrival)          202    -     0     -       0 
  ALUFF/q_reg[74]/q                                 (u)     clk->q   F     unmapped_d_flop      3  3.3     0   257     257 
  dspMemoryLogic/g304/z                             (u)     in_0->z  R     unmapped_not         2  2.4     0    46     303 
  dspMemoryLogic/g313/z                             (u)     in_2->z  F     unmapped_nor3       18 19.8     0   218     521 
  dspMemoryLogic/g314/z                             (u)     in_0->z  R     unmapped_not         1  1.2     0    33     554 
  dspMemoryLogic/g319/z                             (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68     623 
  dspMemoryLogic/mux_regFile_write_en_105_11_g193/z (u)     data2->z F     unmapped_mux6       49  7.7     0   277     900 
  regFile/g2593/z                                   (u)     in_0->z  R     unmapped_not        36 43.2     0   163    1063 
  regFile/g2667/z                                   (u)     in_2->z  F     unmapped_nand3       8  8.8     0   183    1246 
  regFile/g161/z                                    (u)     in_1->z  R     unmapped_nor2       16 19.2     0   159    1404 
  regFile/mux_mem[0]_56_10_g2085/z                  (u)     sel31->z R     unmapped_mux66      32 38.4     0   619    2023 
  regFile/mem_reg[8][7]/d                           -       -        R     unmapped_d_flop     32    -     -     0    2023 
#--------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 36: MET (163 ps) Setup Check with Pin regFile/mem_reg[8][6]/clk->d
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[74]/clk
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[8][6]/d
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     114                  
       Uncertainty:-     200                  
     Required Time:=    2186                  
      Launch Clock:-       0                  
         Data Path:-    2023                  
             Slack:=     163                  

#--------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                 (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------------------------------
  ALUFF/q_reg[74]/clk                               -       -        R     (arrival)          202    -     0     -       0 
  ALUFF/q_reg[74]/q                                 (u)     clk->q   F     unmapped_d_flop      3  3.3     0   257     257 
  dspMemoryLogic/g304/z                             (u)     in_0->z  R     unmapped_not         2  2.4     0    46     303 
  dspMemoryLogic/g313/z                             (u)     in_2->z  F     unmapped_nor3       18 19.8     0   218     521 
  dspMemoryLogic/g314/z                             (u)     in_0->z  R     unmapped_not         1  1.2     0    33     554 
  dspMemoryLogic/g319/z                             (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68     623 
  dspMemoryLogic/mux_regFile_write_en_105_11_g193/z (u)     data2->z F     unmapped_mux6       49  7.7     0   277     900 
  regFile/g2593/z                                   (u)     in_0->z  R     unmapped_not        36 43.2     0   163    1063 
  regFile/g2667/z                                   (u)     in_2->z  F     unmapped_nand3       8  8.8     0   183    1246 
  regFile/g161/z                                    (u)     in_1->z  R     unmapped_nor2       16 19.2     0   159    1404 
  regFile/mux_mem[0]_56_10_g1602/z                  (u)     sel31->z R     unmapped_mux66      32 38.4     0   619    2023 
  regFile/mem_reg[8][6]/d                           -       -        R     unmapped_d_flop     32    -     -     0    2023 
#--------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 37: MET (163 ps) Setup Check with Pin regFile/mem_reg[8][5]/clk->d
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[74]/clk
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[8][5]/d
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     114                  
       Uncertainty:-     200                  
     Required Time:=    2186                  
      Launch Clock:-       0                  
         Data Path:-    2023                  
             Slack:=     163                  

#--------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                 (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------------------------------
  ALUFF/q_reg[74]/clk                               -       -        R     (arrival)          202    -     0     -       0 
  ALUFF/q_reg[74]/q                                 (u)     clk->q   F     unmapped_d_flop      3  3.3     0   257     257 
  dspMemoryLogic/g304/z                             (u)     in_0->z  R     unmapped_not         2  2.4     0    46     303 
  dspMemoryLogic/g313/z                             (u)     in_2->z  F     unmapped_nor3       18 19.8     0   218     521 
  dspMemoryLogic/g314/z                             (u)     in_0->z  R     unmapped_not         1  1.2     0    33     554 
  dspMemoryLogic/g319/z                             (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68     623 
  dspMemoryLogic/mux_regFile_write_en_105_11_g193/z (u)     data2->z F     unmapped_mux6       49  7.7     0   277     900 
  regFile/g2593/z                                   (u)     in_0->z  R     unmapped_not        36 43.2     0   163    1063 
  regFile/g2667/z                                   (u)     in_2->z  F     unmapped_nand3       8  8.8     0   183    1246 
  regFile/g161/z                                    (u)     in_1->z  R     unmapped_nor2       16 19.2     0   159    1404 
  regFile/mux_mem[0]_56_10_g1637/z                  (u)     sel31->z R     unmapped_mux66      32 38.4     0   619    2023 
  regFile/mem_reg[8][5]/d                           -       -        R     unmapped_d_flop     32    -     -     0    2023 
#--------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 38: MET (163 ps) Setup Check with Pin regFile/mem_reg[8][4]/clk->d
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[74]/clk
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[8][4]/d
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     114                  
       Uncertainty:-     200                  
     Required Time:=    2186                  
      Launch Clock:-       0                  
         Data Path:-    2023                  
             Slack:=     163                  

#--------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                 (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------------------------------
  ALUFF/q_reg[74]/clk                               -       -        R     (arrival)          202    -     0     -       0 
  ALUFF/q_reg[74]/q                                 (u)     clk->q   F     unmapped_d_flop      3  3.3     0   257     257 
  dspMemoryLogic/g304/z                             (u)     in_0->z  R     unmapped_not         2  2.4     0    46     303 
  dspMemoryLogic/g313/z                             (u)     in_2->z  F     unmapped_nor3       18 19.8     0   218     521 
  dspMemoryLogic/g314/z                             (u)     in_0->z  R     unmapped_not         1  1.2     0    33     554 
  dspMemoryLogic/g319/z                             (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68     623 
  dspMemoryLogic/mux_regFile_write_en_105_11_g193/z (u)     data2->z F     unmapped_mux6       49  7.7     0   277     900 
  regFile/g2593/z                                   (u)     in_0->z  R     unmapped_not        36 43.2     0   163    1063 
  regFile/g2667/z                                   (u)     in_2->z  F     unmapped_nand3       8  8.8     0   183    1246 
  regFile/g161/z                                    (u)     in_1->z  R     unmapped_nor2       16 19.2     0   159    1404 
  regFile/mux_mem[0]_56_10_g1671/z                  (u)     sel31->z R     unmapped_mux66      32 38.4     0   619    2023 
  regFile/mem_reg[8][4]/d                           -       -        R     unmapped_d_flop     32    -     -     0    2023 
#--------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 39: MET (163 ps) Setup Check with Pin regFile/mem_reg[8][3]/clk->d
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[74]/clk
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[8][3]/d
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     114                  
       Uncertainty:-     200                  
     Required Time:=    2186                  
      Launch Clock:-       0                  
         Data Path:-    2023                  
             Slack:=     163                  

#--------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                 (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------------------------------
  ALUFF/q_reg[74]/clk                               -       -        R     (arrival)          202    -     0     -       0 
  ALUFF/q_reg[74]/q                                 (u)     clk->q   F     unmapped_d_flop      3  3.3     0   257     257 
  dspMemoryLogic/g304/z                             (u)     in_0->z  R     unmapped_not         2  2.4     0    46     303 
  dspMemoryLogic/g313/z                             (u)     in_2->z  F     unmapped_nor3       18 19.8     0   218     521 
  dspMemoryLogic/g314/z                             (u)     in_0->z  R     unmapped_not         1  1.2     0    33     554 
  dspMemoryLogic/g319/z                             (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68     623 
  dspMemoryLogic/mux_regFile_write_en_105_11_g193/z (u)     data2->z F     unmapped_mux6       49  7.7     0   277     900 
  regFile/g2593/z                                   (u)     in_0->z  R     unmapped_not        36 43.2     0   163    1063 
  regFile/g2667/z                                   (u)     in_2->z  F     unmapped_nand3       8  8.8     0   183    1246 
  regFile/g161/z                                    (u)     in_1->z  R     unmapped_nor2       16 19.2     0   159    1404 
  regFile/mux_mem[0]_56_10_g1706/z                  (u)     sel31->z R     unmapped_mux66      32 38.4     0   619    2023 
  regFile/mem_reg[8][3]/d                           -       -        R     unmapped_d_flop     32    -     -     0    2023 
#--------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 40: MET (163 ps) Setup Check with Pin regFile/mem_reg[8][2]/clk->d
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[74]/clk
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[8][2]/d
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     114                  
       Uncertainty:-     200                  
     Required Time:=    2186                  
      Launch Clock:-       0                  
         Data Path:-    2023                  
             Slack:=     163                  

#--------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                 (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------------------------------
  ALUFF/q_reg[74]/clk                               -       -        R     (arrival)          202    -     0     -       0 
  ALUFF/q_reg[74]/q                                 (u)     clk->q   F     unmapped_d_flop      3  3.3     0   257     257 
  dspMemoryLogic/g304/z                             (u)     in_0->z  R     unmapped_not         2  2.4     0    46     303 
  dspMemoryLogic/g313/z                             (u)     in_2->z  F     unmapped_nor3       18 19.8     0   218     521 
  dspMemoryLogic/g314/z                             (u)     in_0->z  R     unmapped_not         1  1.2     0    33     554 
  dspMemoryLogic/g319/z                             (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68     623 
  dspMemoryLogic/mux_regFile_write_en_105_11_g193/z (u)     data2->z F     unmapped_mux6       49  7.7     0   277     900 
  regFile/g2593/z                                   (u)     in_0->z  R     unmapped_not        36 43.2     0   163    1063 
  regFile/g2667/z                                   (u)     in_2->z  F     unmapped_nand3       8  8.8     0   183    1246 
  regFile/g161/z                                    (u)     in_1->z  R     unmapped_nor2       16 19.2     0   159    1404 
  regFile/mux_mem[0]_56_10_g1740/z                  (u)     sel31->z R     unmapped_mux66      32 38.4     0   619    2023 
  regFile/mem_reg[8][2]/d                           -       -        R     unmapped_d_flop     32    -     -     0    2023 
#--------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 41: MET (163 ps) Setup Check with Pin regFile/mem_reg[8][1]/clk->d
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[74]/clk
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[8][1]/d
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     114                  
       Uncertainty:-     200                  
     Required Time:=    2186                  
      Launch Clock:-       0                  
         Data Path:-    2023                  
             Slack:=     163                  

#--------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                 (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------------------------------
  ALUFF/q_reg[74]/clk                               -       -        R     (arrival)          202    -     0     -       0 
  ALUFF/q_reg[74]/q                                 (u)     clk->q   F     unmapped_d_flop      3  3.3     0   257     257 
  dspMemoryLogic/g304/z                             (u)     in_0->z  R     unmapped_not         2  2.4     0    46     303 
  dspMemoryLogic/g313/z                             (u)     in_2->z  F     unmapped_nor3       18 19.8     0   218     521 
  dspMemoryLogic/g314/z                             (u)     in_0->z  R     unmapped_not         1  1.2     0    33     554 
  dspMemoryLogic/g319/z                             (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68     623 
  dspMemoryLogic/mux_regFile_write_en_105_11_g193/z (u)     data2->z F     unmapped_mux6       49  7.7     0   277     900 
  regFile/g2593/z                                   (u)     in_0->z  R     unmapped_not        36 43.2     0   163    1063 
  regFile/g2667/z                                   (u)     in_2->z  F     unmapped_nand3       8  8.8     0   183    1246 
  regFile/g161/z                                    (u)     in_1->z  R     unmapped_nor2       16 19.2     0   159    1404 
  regFile/mux_mem[0]_56_10_g1775/z                  (u)     sel31->z R     unmapped_mux66      32 38.4     0   619    2023 
  regFile/mem_reg[8][1]/d                           -       -        R     unmapped_d_flop     32    -     -     0    2023 
#--------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 42: MET (163 ps) Setup Check with Pin regFile/mem_reg[8][15]/clk->d
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[74]/clk
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[8][15]/d
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     114                  
       Uncertainty:-     200                  
     Required Time:=    2186                  
      Launch Clock:-       0                  
         Data Path:-    2023                  
             Slack:=     163                  

#--------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                 (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------------------------------
  ALUFF/q_reg[74]/clk                               -       -        R     (arrival)          202    -     0     -       0 
  ALUFF/q_reg[74]/q                                 (u)     clk->q   F     unmapped_d_flop      3  3.3     0   257     257 
  dspMemoryLogic/g304/z                             (u)     in_0->z  R     unmapped_not         2  2.4     0    46     303 
  dspMemoryLogic/g313/z                             (u)     in_2->z  F     unmapped_nor3       18 19.8     0   218     521 
  dspMemoryLogic/g314/z                             (u)     in_0->z  R     unmapped_not         1  1.2     0    33     554 
  dspMemoryLogic/g319/z                             (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68     623 
  dspMemoryLogic/mux_regFile_write_en_105_11_g193/z (u)     data2->z F     unmapped_mux6       49  7.7     0   277     900 
  regFile/g2593/z                                   (u)     in_0->z  R     unmapped_not        36 43.2     0   163    1063 
  regFile/g2667/z                                   (u)     in_2->z  F     unmapped_nand3       8  8.8     0   183    1246 
  regFile/g161/z                                    (u)     in_1->z  R     unmapped_nor2       16 19.2     0   159    1404 
  regFile/mux_mem[0]_56_10_g1568/z                  (u)     sel31->z R     unmapped_mux66      32 38.4     0   619    2023 
  regFile/mem_reg[8][15]/d                          -       -        R     unmapped_d_flop     32    -     -     0    2023 
#--------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 43: MET (163 ps) Setup Check with Pin regFile/mem_reg[8][14]/clk->d
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[74]/clk
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[8][14]/d
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     114                  
       Uncertainty:-     200                  
     Required Time:=    2186                  
      Launch Clock:-       0                  
         Data Path:-    2023                  
             Slack:=     163                  

#--------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                 (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------------------------------
  ALUFF/q_reg[74]/clk                               -       -        R     (arrival)          202    -     0     -       0 
  ALUFF/q_reg[74]/q                                 (u)     clk->q   F     unmapped_d_flop      3  3.3     0   257     257 
  dspMemoryLogic/g304/z                             (u)     in_0->z  R     unmapped_not         2  2.4     0    46     303 
  dspMemoryLogic/g313/z                             (u)     in_2->z  F     unmapped_nor3       18 19.8     0   218     521 
  dspMemoryLogic/g314/z                             (u)     in_0->z  R     unmapped_not         1  1.2     0    33     554 
  dspMemoryLogic/g319/z                             (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68     623 
  dspMemoryLogic/mux_regFile_write_en_105_11_g193/z (u)     data2->z F     unmapped_mux6       49  7.7     0   277     900 
  regFile/g2593/z                                   (u)     in_0->z  R     unmapped_not        36 43.2     0   163    1063 
  regFile/g2667/z                                   (u)     in_2->z  F     unmapped_nand3       8  8.8     0   183    1246 
  regFile/g161/z                                    (u)     in_1->z  R     unmapped_nor2       16 19.2     0   159    1404 
  regFile/mux_mem[0]_56_10_g1844/z                  (u)     sel31->z R     unmapped_mux66      32 38.4     0   619    2023 
  regFile/mem_reg[8][14]/d                          -       -        R     unmapped_d_flop     32    -     -     0    2023 
#--------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 44: MET (163 ps) Setup Check with Pin regFile/mem_reg[8][13]/clk->d
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[74]/clk
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[8][13]/d
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     114                  
       Uncertainty:-     200                  
     Required Time:=    2186                  
      Launch Clock:-       0                  
         Data Path:-    2023                  
             Slack:=     163                  

#--------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                 (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------------------------------
  ALUFF/q_reg[74]/clk                               -       -        R     (arrival)          202    -     0     -       0 
  ALUFF/q_reg[74]/q                                 (u)     clk->q   F     unmapped_d_flop      3  3.3     0   257     257 
  dspMemoryLogic/g304/z                             (u)     in_0->z  R     unmapped_not         2  2.4     0    46     303 
  dspMemoryLogic/g313/z                             (u)     in_2->z  F     unmapped_nor3       18 19.8     0   218     521 
  dspMemoryLogic/g314/z                             (u)     in_0->z  R     unmapped_not         1  1.2     0    33     554 
  dspMemoryLogic/g319/z                             (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68     623 
  dspMemoryLogic/mux_regFile_write_en_105_11_g193/z (u)     data2->z F     unmapped_mux6       49  7.7     0   277     900 
  regFile/g2593/z                                   (u)     in_0->z  R     unmapped_not        36 43.2     0   163    1063 
  regFile/g2667/z                                   (u)     in_2->z  F     unmapped_nand3       8  8.8     0   183    1246 
  regFile/g161/z                                    (u)     in_1->z  R     unmapped_nor2       16 19.2     0   159    1404 
  regFile/mux_mem[0]_56_10_g1878/z                  (u)     sel31->z R     unmapped_mux66      32 38.4     0   619    2023 
  regFile/mem_reg[8][13]/d                          -       -        R     unmapped_d_flop     32    -     -     0    2023 
#--------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 45: MET (163 ps) Setup Check with Pin regFile/mem_reg[8][12]/clk->d
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[74]/clk
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[8][12]/d
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     114                  
       Uncertainty:-     200                  
     Required Time:=    2186                  
      Launch Clock:-       0                  
         Data Path:-    2023                  
             Slack:=     163                  

#--------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                 (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------------------------------
  ALUFF/q_reg[74]/clk                               -       -        R     (arrival)          202    -     0     -       0 
  ALUFF/q_reg[74]/q                                 (u)     clk->q   F     unmapped_d_flop      3  3.3     0   257     257 
  dspMemoryLogic/g304/z                             (u)     in_0->z  R     unmapped_not         2  2.4     0    46     303 
  dspMemoryLogic/g313/z                             (u)     in_2->z  F     unmapped_nor3       18 19.8     0   218     521 
  dspMemoryLogic/g314/z                             (u)     in_0->z  R     unmapped_not         1  1.2     0    33     554 
  dspMemoryLogic/g319/z                             (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68     623 
  dspMemoryLogic/mux_regFile_write_en_105_11_g193/z (u)     data2->z F     unmapped_mux6       49  7.7     0   277     900 
  regFile/g2593/z                                   (u)     in_0->z  R     unmapped_not        36 43.2     0   163    1063 
  regFile/g2667/z                                   (u)     in_2->z  F     unmapped_nand3       8  8.8     0   183    1246 
  regFile/g161/z                                    (u)     in_1->z  R     unmapped_nor2       16 19.2     0   159    1404 
  regFile/mux_mem[0]_56_10_g1913/z                  (u)     sel31->z R     unmapped_mux66      32 38.4     0   619    2023 
  regFile/mem_reg[8][12]/d                          -       -        R     unmapped_d_flop     32    -     -     0    2023 
#--------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 46: MET (163 ps) Setup Check with Pin regFile/mem_reg[8][11]/clk->d
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[74]/clk
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[8][11]/d
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     114                  
       Uncertainty:-     200                  
     Required Time:=    2186                  
      Launch Clock:-       0                  
         Data Path:-    2023                  
             Slack:=     163                  

#--------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                 (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------------------------------
  ALUFF/q_reg[74]/clk                               -       -        R     (arrival)          202    -     0     -       0 
  ALUFF/q_reg[74]/q                                 (u)     clk->q   F     unmapped_d_flop      3  3.3     0   257     257 
  dspMemoryLogic/g304/z                             (u)     in_0->z  R     unmapped_not         2  2.4     0    46     303 
  dspMemoryLogic/g313/z                             (u)     in_2->z  F     unmapped_nor3       18 19.8     0   218     521 
  dspMemoryLogic/g314/z                             (u)     in_0->z  R     unmapped_not         1  1.2     0    33     554 
  dspMemoryLogic/g319/z                             (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68     623 
  dspMemoryLogic/mux_regFile_write_en_105_11_g193/z (u)     data2->z F     unmapped_mux6       49  7.7     0   277     900 
  regFile/g2593/z                                   (u)     in_0->z  R     unmapped_not        36 43.2     0   163    1063 
  regFile/g2667/z                                   (u)     in_2->z  F     unmapped_nand3       8  8.8     0   183    1246 
  regFile/g161/z                                    (u)     in_1->z  R     unmapped_nor2       16 19.2     0   159    1404 
  regFile/mux_mem[0]_56_10_g1947/z                  (u)     sel31->z R     unmapped_mux66      32 38.4     0   619    2023 
  regFile/mem_reg[8][11]/d                          -       -        R     unmapped_d_flop     32    -     -     0    2023 
#--------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 47: MET (163 ps) Setup Check with Pin regFile/mem_reg[8][10]/clk->d
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[74]/clk
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[8][10]/d
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     114                  
       Uncertainty:-     200                  
     Required Time:=    2186                  
      Launch Clock:-       0                  
         Data Path:-    2023                  
             Slack:=     163                  

#--------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                 (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------------------------------
  ALUFF/q_reg[74]/clk                               -       -        R     (arrival)          202    -     0     -       0 
  ALUFF/q_reg[74]/q                                 (u)     clk->q   F     unmapped_d_flop      3  3.3     0   257     257 
  dspMemoryLogic/g304/z                             (u)     in_0->z  R     unmapped_not         2  2.4     0    46     303 
  dspMemoryLogic/g313/z                             (u)     in_2->z  F     unmapped_nor3       18 19.8     0   218     521 
  dspMemoryLogic/g314/z                             (u)     in_0->z  R     unmapped_not         1  1.2     0    33     554 
  dspMemoryLogic/g319/z                             (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68     623 
  dspMemoryLogic/mux_regFile_write_en_105_11_g193/z (u)     data2->z F     unmapped_mux6       49  7.7     0   277     900 
  regFile/g2593/z                                   (u)     in_0->z  R     unmapped_not        36 43.2     0   163    1063 
  regFile/g2667/z                                   (u)     in_2->z  F     unmapped_nand3       8  8.8     0   183    1246 
  regFile/g161/z                                    (u)     in_1->z  R     unmapped_nor2       16 19.2     0   159    1404 
  regFile/mux_mem[0]_56_10_g1982/z                  (u)     sel31->z R     unmapped_mux66      32 38.4     0   619    2023 
  regFile/mem_reg[8][10]/d                          -       -        R     unmapped_d_flop     32    -     -     0    2023 
#--------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 48: MET (163 ps) Setup Check with Pin regFile/mem_reg[8][0]/clk->d
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[74]/clk
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[8][0]/d
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     114                  
       Uncertainty:-     200                  
     Required Time:=    2186                  
      Launch Clock:-       0                  
         Data Path:-    2023                  
             Slack:=     163                  

#--------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                 (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------------------------------
  ALUFF/q_reg[74]/clk                               -       -        R     (arrival)          202    -     0     -       0 
  ALUFF/q_reg[74]/q                                 (u)     clk->q   F     unmapped_d_flop      3  3.3     0   257     257 
  dspMemoryLogic/g304/z                             (u)     in_0->z  R     unmapped_not         2  2.4     0    46     303 
  dspMemoryLogic/g313/z                             (u)     in_2->z  F     unmapped_nor3       18 19.8     0   218     521 
  dspMemoryLogic/g314/z                             (u)     in_0->z  R     unmapped_not         1  1.2     0    33     554 
  dspMemoryLogic/g319/z                             (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68     623 
  dspMemoryLogic/mux_regFile_write_en_105_11_g193/z (u)     data2->z F     unmapped_mux6       49  7.7     0   277     900 
  regFile/g2593/z                                   (u)     in_0->z  R     unmapped_not        36 43.2     0   163    1063 
  regFile/g2667/z                                   (u)     in_2->z  F     unmapped_nand3       8  8.8     0   183    1246 
  regFile/g161/z                                    (u)     in_1->z  R     unmapped_nor2       16 19.2     0   159    1404 
  regFile/mux_mem[0]_56_10_g1809/z                  (u)     sel31->z R     unmapped_mux66      32 38.4     0   619    2023 
  regFile/mem_reg[8][0]/d                           -       -        R     unmapped_d_flop     32    -     -     0    2023 
#--------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 49: MET (163 ps) Setup Check with Pin regFile/mem_reg[7][9]/clk->d
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[74]/clk
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[7][9]/d
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     114                  
       Uncertainty:-     200                  
     Required Time:=    2186                  
      Launch Clock:-       0                  
         Data Path:-    2023                  
             Slack:=     163                  

#--------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                 (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------------------------------
  ALUFF/q_reg[74]/clk                               -       -        R     (arrival)          202    -     0     -       0 
  ALUFF/q_reg[74]/q                                 (u)     clk->q   F     unmapped_d_flop      3  3.3     0   257     257 
  dspMemoryLogic/g304/z                             (u)     in_0->z  R     unmapped_not         2  2.4     0    46     303 
  dspMemoryLogic/g313/z                             (u)     in_2->z  F     unmapped_nor3       18 19.8     0   218     521 
  dspMemoryLogic/g314/z                             (u)     in_0->z  R     unmapped_not         1  1.2     0    33     554 
  dspMemoryLogic/g319/z                             (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68     623 
  dspMemoryLogic/mux_regFile_write_en_105_11_g193/z (u)     data2->z F     unmapped_mux6       49  7.7     0   277     900 
  regFile/g2593/z                                   (u)     in_0->z  R     unmapped_not        36 43.2     0   163    1063 
  regFile/g2667/z                                   (u)     in_2->z  F     unmapped_nand3       8  8.8     0   183    1246 
  regFile/g161/z                                    (u)     in_1->z  R     unmapped_nor2       16 19.2     0   159    1404 
  regFile/mux_mem[0]_56_10_g2016/z                  (u)     sel31->z R     unmapped_mux66      32 38.4     0   619    2023 
  regFile/mem_reg[7][9]/d                           -       -        R     unmapped_d_flop     32    -     -     0    2023 
#--------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 50: MET (163 ps) Setup Check with Pin regFile/mem_reg[7][8]/clk->d
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[74]/clk
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[7][8]/d
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     114                  
       Uncertainty:-     200                  
     Required Time:=    2186                  
      Launch Clock:-       0                  
         Data Path:-    2023                  
             Slack:=     163                  

#--------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                 (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------------------------------
  ALUFF/q_reg[74]/clk                               -       -        R     (arrival)          202    -     0     -       0 
  ALUFF/q_reg[74]/q                                 (u)     clk->q   F     unmapped_d_flop      3  3.3     0   257     257 
  dspMemoryLogic/g304/z                             (u)     in_0->z  R     unmapped_not         2  2.4     0    46     303 
  dspMemoryLogic/g313/z                             (u)     in_2->z  F     unmapped_nor3       18 19.8     0   218     521 
  dspMemoryLogic/g314/z                             (u)     in_0->z  R     unmapped_not         1  1.2     0    33     554 
  dspMemoryLogic/g319/z                             (u)     in_1->z  F     unmapped_nand2       1  1.1     0    68     623 
  dspMemoryLogic/mux_regFile_write_en_105_11_g193/z (u)     data2->z F     unmapped_mux6       49  7.7     0   277     900 
  regFile/g2593/z                                   (u)     in_0->z  R     unmapped_not        36 43.2     0   163    1063 
  regFile/g2667/z                                   (u)     in_2->z  F     unmapped_nand3       8  8.8     0   183    1246 
  regFile/g161/z                                    (u)     in_1->z  R     unmapped_nor2       16 19.2     0   159    1404 
  regFile/mux_mem[0]_56_10_g2051/z                  (u)     sel31->z R     unmapped_mux66      32 38.4     0   619    2023 
  regFile/mem_reg[7][8]/d                           -       -        R     unmapped_d_flop     32    -     -     0    2023 
#--------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

