############################################################
## This file is generated automatically by Vivado HLS.
## Please DO NOT edit it.
## Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
############################################################
set_directive_pipeline "dense_layer3/dense_layer3_outer_loop"
set_directive_pipeline "avg_pooling_layer1/avg_pooling_layer1_2_loop"
set_directive_pipeline "avg_pooling_layer2/avg_pooling_layer2_2_loop"
set_directive_pipeline "flattening_layer/flattening_layer_2_loop"
set_directive_pipeline "dense_layer1/dense_layer1_outer_loop"
set_directive_pipeline "dense_layer2/dense_layer2_outer_loop"
