{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1572394775317 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572394775328 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 29 21:19:35 2019 " "Processing started: Tue Oct 29 21:19:35 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572394775328 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572394775328 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off relogioDigital -c relogioDigital " "Command: quartus_map --read_settings_files=on --write_settings_files=off relogioDigital -c relogioDigital" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572394775328 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1572394777226 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1572394777226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux_4x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file demux_4x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux_4x8-behavior " "Found design unit 1: demux_4x8-behavior" {  } { { "demux_4x8.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/demux_4x8.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572394795781 ""} { "Info" "ISGN_ENTITY_NAME" "1 demux_4x8 " "Found entity 1: demux_4x8" {  } { { "demux_4x8.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/demux_4x8.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572394795781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572394795781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relogiodigital.vhd 2 1 " "Found 2 design units, including 1 entities, in source file relogiodigital.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RelogioDigital-structural " "Found design unit 1: RelogioDigital-structural" {  } { { "RelogioDigital.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/RelogioDigital.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572394795797 ""} { "Info" "ISGN_ENTITY_NAME" "1 RelogioDigital " "Found entity 1: RelogioDigital" {  } { { "RelogioDigital.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/RelogioDigital.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572394795797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572394795797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controladorenable.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controladorenable.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controladorEnable-behavior " "Found design unit 1: controladorEnable-behavior" {  } { { "controladorEnable.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/controladorEnable.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572394795811 ""} { "Info" "ISGN_ENTITY_NAME" "1 controladorEnable " "Found entity 1: controladorEnable" {  } { { "controladorEnable.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/controladorEnable.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572394795811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572394795811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multplex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multplex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multplex-behavior " "Found design unit 1: multplex-behavior" {  } { { "multplex.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/multplex.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572394795826 ""} { "Info" "ISGN_ENTITY_NAME" "1 multplex " "Found entity 1: multplex" {  } { { "multplex.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/multplex.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572394795826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572394795826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador-behavior " "Found design unit 1: comparador-behavior" {  } { { "comparador.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/comparador.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572394795842 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador " "Found entity 1: comparador" {  } { { "comparador.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/comparador.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572394795842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572394795842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controladorcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controladorcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controladorCounter-behavior " "Found design unit 1: controladorCounter-behavior" {  } { { "controladorCounter.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/controladorCounter.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572394795858 ""} { "Info" "ISGN_ENTITY_NAME" "1 controladorCounter " "Found entity 1: controladorCounter" {  } { { "controladorCounter.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/controladorCounter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572394795858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572394795858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decod.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decod-structural " "Found design unit 1: decod-structural" {  } { { "decod.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/decod.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572394795872 ""} { "Info" "ISGN_ENTITY_NAME" "1 decod " "Found entity 1: decod" {  } { { "decod.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/decod.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572394795872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572394795872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bittobitvector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bittobitvector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bittobitvector-structural " "Found design unit 1: bittobitvector-structural" {  } { { "bittobitvector.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/bittobitvector.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572394795889 ""} { "Info" "ISGN_ENTITY_NAME" "1 bittobitvector " "Found entity 1: bittobitvector" {  } { { "bittobitvector.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/bittobitvector.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572394795889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572394795889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitvectortobit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bitvectortobit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bitvectortobit-structural " "Found design unit 1: bitvectortobit-structural" {  } { { "bitvectortobit.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/bitvectortobit.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572394795901 ""} { "Info" "ISGN_ENTITY_NAME" "1 bitvectortobit " "Found entity 1: bitvectortobit" {  } { { "bitvectortobit.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/bitvectortobit.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572394795901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572394795901 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RelogioDigital " "Elaborating entity \"RelogioDigital\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1572394796075 ""}
{ "Warning" "WSGN_SEARCH_FILE" "codteclado.vhd 2 1 " "Using design file codteclado.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 codTeclado-structural " "Found design unit 1: codTeclado-structural" {  } { { "codteclado.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/codteclado.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572394796133 ""} { "Info" "ISGN_ENTITY_NAME" "1 codTeclado " "Found entity 1: codTeclado" {  } { { "codteclado.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/codteclado.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572394796133 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1572394796133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "codTeclado codTeclado:ct " "Elaborating entity \"codTeclado\" for hierarchy \"codTeclado:ct\"" {  } { { "RelogioDigital.vhd" "ct" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/RelogioDigital.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572394796142 ""}
{ "Warning" "WSGN_SEARCH_FILE" "demux.vhd 2 1 " "Using design file demux.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux-structural " "Found design unit 1: demux-structural" {  } { { "demux.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/demux.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572394796207 ""} { "Info" "ISGN_ENTITY_NAME" "1 demux " "Found entity 1: demux" {  } { { "demux.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/demux.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572394796207 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1572394796207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux demux:dm " "Elaborating entity \"demux\" for hierarchy \"demux:dm\"" {  } { { "RelogioDigital.vhd" "dm" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/RelogioDigital.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572394796215 ""}
{ "Warning" "WSGN_SEARCH_FILE" "demux_1x4.vhd 2 1 " "Using design file demux_1x4.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux_1x4-structural " "Found design unit 1: demux_1x4-structural" {  } { { "demux_1x4.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/demux_1x4.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572394796281 ""} { "Info" "ISGN_ENTITY_NAME" "1 demux_1x4 " "Found entity 1: demux_1x4" {  } { { "demux_1x4.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/demux_1x4.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572394796281 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1572394796281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux_1x4 demux:dm\|demux_1x4:d1 " "Elaborating entity \"demux_1x4\" for hierarchy \"demux:dm\|demux_1x4:d1\"" {  } { { "demux.vhd" "d1" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/demux.vhd" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572394796287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controladorEnable controladorEnable:ce " "Elaborating entity \"controladorEnable\" for hierarchy \"controladorEnable:ce\"" {  } { { "RelogioDigital.vhd" "ce" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/RelogioDigital.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572394796323 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "E1 controladorEnable.vhd(51) " "VHDL Process Statement warning at controladorEnable.vhd(51): signal \"E1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controladorEnable.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/controladorEnable.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572394796328 "|RelogioDigital|controladorEnable:ce"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "E2 controladorEnable.vhd(57) " "VHDL Process Statement warning at controladorEnable.vhd(57): signal \"E2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controladorEnable.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/controladorEnable.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572394796328 "|RelogioDigital|controladorEnable:ce"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "E1 controladorEnable.vhd(57) " "VHDL Process Statement warning at controladorEnable.vhd(57): signal \"E1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controladorEnable.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/controladorEnable.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572394796328 "|RelogioDigital|controladorEnable:ce"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "E3 controladorEnable.vhd(63) " "VHDL Process Statement warning at controladorEnable.vhd(63): signal \"E3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controladorEnable.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/controladorEnable.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572394796328 "|RelogioDigital|controladorEnable:ce"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "E4 controladorEnable.vhd(63) " "VHDL Process Statement warning at controladorEnable.vhd(63): signal \"E4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controladorEnable.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/controladorEnable.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572394796328 "|RelogioDigital|controladorEnable:ce"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "E2 controladorEnable.vhd(63) " "VHDL Process Statement warning at controladorEnable.vhd(63): signal \"E2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controladorEnable.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/controladorEnable.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572394796328 "|RelogioDigital|controladorEnable:ce"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "E1 controladorEnable.vhd(63) " "VHDL Process Statement warning at controladorEnable.vhd(63): signal \"E1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controladorEnable.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/controladorEnable.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572394796328 "|RelogioDigital|controladorEnable:ce"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "E3 controladorEnable.vhd(65) " "VHDL Process Statement warning at controladorEnable.vhd(65): signal \"E3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controladorEnable.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/controladorEnable.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572394796328 "|RelogioDigital|controladorEnable:ce"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "E4 controladorEnable.vhd(65) " "VHDL Process Statement warning at controladorEnable.vhd(65): signal \"E4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controladorEnable.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/controladorEnable.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572394796328 "|RelogioDigital|controladorEnable:ce"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "E2 controladorEnable.vhd(65) " "VHDL Process Statement warning at controladorEnable.vhd(65): signal \"E2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controladorEnable.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/controladorEnable.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572394796328 "|RelogioDigital|controladorEnable:ce"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "E1 controladorEnable.vhd(65) " "VHDL Process Statement warning at controladorEnable.vhd(65): signal \"E1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controladorEnable.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/controladorEnable.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572394796328 "|RelogioDigital|controladorEnable:ce"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "C controladorEnable.vhd(10) " "VHDL Process Statement warning at controladorEnable.vhd(10): inferring latch(es) for signal or variable \"C\", which holds its previous value in one or more paths through the process" {  } { { "controladorEnable.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/controladorEnable.vhd" 10 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1572394796328 "|RelogioDigital|controladorEnable:ce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[0\] controladorEnable.vhd(10) " "Inferred latch for \"C\[0\]\" at controladorEnable.vhd(10)" {  } { { "controladorEnable.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/controladorEnable.vhd" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572394796330 "|RelogioDigital|controladorEnable:ce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[1\] controladorEnable.vhd(10) " "Inferred latch for \"C\[1\]\" at controladorEnable.vhd(10)" {  } { { "controladorEnable.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/controladorEnable.vhd" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572394796330 "|RelogioDigital|controladorEnable:ce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[2\] controladorEnable.vhd(10) " "Inferred latch for \"C\[2\]\" at controladorEnable.vhd(10)" {  } { { "controladorEnable.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/controladorEnable.vhd" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572394796330 "|RelogioDigital|controladorEnable:ce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[3\] controladorEnable.vhd(10) " "Inferred latch for \"C\[3\]\" at controladorEnable.vhd(10)" {  } { { "controladorEnable.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/controladorEnable.vhd" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572394796330 "|RelogioDigital|controladorEnable:ce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[4\] controladorEnable.vhd(10) " "Inferred latch for \"C\[4\]\" at controladorEnable.vhd(10)" {  } { { "controladorEnable.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/controladorEnable.vhd" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572394796330 "|RelogioDigital|controladorEnable:ce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[5\] controladorEnable.vhd(10) " "Inferred latch for \"C\[5\]\" at controladorEnable.vhd(10)" {  } { { "controladorEnable.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/controladorEnable.vhd" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572394796330 "|RelogioDigital|controladorEnable:ce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[6\] controladorEnable.vhd(10) " "Inferred latch for \"C\[6\]\" at controladorEnable.vhd(10)" {  } { { "controladorEnable.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/controladorEnable.vhd" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572394796330 "|RelogioDigital|controladorEnable:ce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[7\] controladorEnable.vhd(10) " "Inferred latch for \"C\[7\]\" at controladorEnable.vhd(10)" {  } { { "controladorEnable.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/controladorEnable.vhd" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572394796330 "|RelogioDigital|controladorEnable:ce"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux_4x8 demux_4x8:dm2_1 " "Elaborating entity \"demux_4x8\" for hierarchy \"demux_4x8:dm2_1\"" {  } { { "RelogioDigital.vhd" "dm2_1" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/RelogioDigital.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572394796330 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "E demux_4x8.vhd(11) " "VHDL Process Statement warning at demux_4x8.vhd(11): signal \"E\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "demux_4x8.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/demux_4x8.vhd" 11 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572394796336 "|RelogioDigital|demux_4x8:dm2_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "E demux_4x8.vhd(15) " "VHDL Process Statement warning at demux_4x8.vhd(15): signal \"E\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "demux_4x8.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/demux_4x8.vhd" 15 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572394796336 "|RelogioDigital|demux_4x8:dm2_1"}
{ "Warning" "WSGN_SEARCH_FILE" "counter_wbits.vhd 2 1 " "Using design file counter_wbits.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_Wbits-arch_1 " "Found design unit 1: counter_Wbits-arch_1" {  } { { "counter_wbits.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/counter_wbits.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572394796400 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_Wbits " "Found entity 1: counter_Wbits" {  } { { "counter_wbits.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/counter_wbits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572394796400 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1572394796400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_Wbits counter_Wbits:c1 " "Elaborating entity \"counter_Wbits\" for hierarchy \"counter_Wbits:c1\"" {  } { { "RelogioDigital.vhd" "c1" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/RelogioDigital.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572394796407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controladorCounter controladorCounter:ctrl " "Elaborating entity \"controladorCounter\" for hierarchy \"controladorCounter:ctrl\"" {  } { { "RelogioDigital.vhd" "ctrl" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/RelogioDigital.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572394796445 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk controladorCounter.vhd(13) " "VHDL Process Statement warning at controladorCounter.vhd(13): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controladorCounter.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/controladorCounter.vhd" 13 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572394796447 "|RelogioDigital|controladorCounter:ctrl"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "E controladorCounter.vhd(11) " "VHDL Process Statement warning at controladorCounter.vhd(11): inferring latch(es) for signal or variable \"E\", which holds its previous value in one or more paths through the process" {  } { { "controladorCounter.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/controladorCounter.vhd" 11 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1572394796447 "|RelogioDigital|controladorCounter:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E\[0\] controladorCounter.vhd(11) " "Inferred latch for \"E\[0\]\" at controladorCounter.vhd(11)" {  } { { "controladorCounter.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/controladorCounter.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572394796448 "|RelogioDigital|controladorCounter:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E\[1\] controladorCounter.vhd(11) " "Inferred latch for \"E\[1\]\" at controladorCounter.vhd(11)" {  } { { "controladorCounter.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/controladorCounter.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572394796449 "|RelogioDigital|controladorCounter:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E\[2\] controladorCounter.vhd(11) " "Inferred latch for \"E\[2\]\" at controladorCounter.vhd(11)" {  } { { "controladorCounter.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/controladorCounter.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572394796449 "|RelogioDigital|controladorCounter:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E\[3\] controladorCounter.vhd(11) " "Inferred latch for \"E\[3\]\" at controladorCounter.vhd(11)" {  } { { "controladorCounter.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/controladorCounter.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572394796449 "|RelogioDigital|controladorCounter:ctrl"}
{ "Warning" "WSGN_SEARCH_FILE" "reg_pp_wbits.vhd 2 1 " "Using design file reg_pp_wbits.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_pp_Wbits-arch_1 " "Found design unit 1: reg_pp_Wbits-arch_1" {  } { { "reg_pp_wbits.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/reg_pp_wbits.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572394796511 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_pp_Wbits " "Found entity 1: reg_pp_Wbits" {  } { { "reg_pp_wbits.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/reg_pp_wbits.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572394796511 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1572394796511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pp_Wbits reg_pp_Wbits:r1 " "Elaborating entity \"reg_pp_Wbits\" for hierarchy \"reg_pp_Wbits:r1\"" {  } { { "RelogioDigital.vhd" "r1" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/RelogioDigital.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572394796515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multplex multplex:mt1 " "Elaborating entity \"multplex\" for hierarchy \"multplex:mt1\"" {  } { { "RelogioDigital.vhd" "mt1" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/RelogioDigital.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572394796558 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A multplex.vhd(11) " "VHDL Process Statement warning at multplex.vhd(11): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "multplex.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/multplex.vhd" 11 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572394796559 "|RelogioDigital|multplex:mt1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B multplex.vhd(13) " "VHDL Process Statement warning at multplex.vhd(13): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "multplex.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/multplex.vhd" 13 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572394796559 "|RelogioDigital|multplex:mt1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador comparador:comp " "Elaborating entity \"comparador\" for hierarchy \"comparador:comp\"" {  } { { "RelogioDigital.vhd" "comp" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/RelogioDigital.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572394796580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod decod:dc1 " "Elaborating entity \"decod\" for hierarchy \"decod:dc1\"" {  } { { "RelogioDigital.vhd" "dc1" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/RelogioDigital.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572394796593 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controladorEnable:ce\|C\[1\] " "LATCH primitive \"controladorEnable:ce\|C\[1\]\" is permanently enabled" {  } { { "controladorEnable.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/controladorEnable.vhd" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572394797662 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controladorEnable:ce\|C\[3\] " "LATCH primitive \"controladorEnable:ce\|C\[3\]\" is permanently enabled" {  } { { "controladorEnable.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/controladorEnable.vhd" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572394797662 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controladorEnable:ce\|C\[5\] " "LATCH primitive \"controladorEnable:ce\|C\[5\]\" is permanently enabled" {  } { { "controladorEnable.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/controladorEnable.vhd" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572394797662 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1572394797983 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1572394798263 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1572394799366 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572394799366 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "teclas\[0\] " "No output dependent on input pin \"teclas\[0\]\"" {  } { { "RelogioDigital.vhd" "" { Text "C:/Users/marti/OneDrive/Documentos/Circuitos-Logicos/RelogioDigital.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572394799609 "|RelogioDigital|teclas[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1572394799609 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "171 " "Implemented 171 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1572394799610 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1572394799610 ""} { "Info" "ICUT_CUT_TM_LCELLS" "127 " "Implemented 127 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1572394799610 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1572394799610 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4856 " "Peak virtual memory: 4856 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572394799788 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 29 21:19:59 2019 " "Processing ended: Tue Oct 29 21:19:59 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572394799788 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572394799788 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572394799788 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1572394799788 ""}
