```
module top_module(
    input clk,
    input reset,
    input ena,
    output reg pm,
    output reg [7:0] hh,
    output reg [7:0] mm,
    output reg [7:0] ss
); 

    reg [5:0] seconds_count;
    reg [5:0] minutes_count;
    reg [3:0] hours_count;

    always @(posedge clk or posedge reset) begin
        if (reset) begin
            hh <= 8'd1; // Reset to 12:00 AM
            mm <= 8'd0;
            ss <= 8'd0;
            pm <= 0;
            seconds_count <= 0;
            minutes_count <= 0;
            hours_count <= 0;
        end else if (ena) begin
            if (seconds_count < 59) begin
                seconds_count <= seconds_count + 1;
            end else begin
                seconds_count <= 0;
                if (minutes_count < 59) begin
                    minutes_count <= minutes_count + 1;
                end else begin
                    minutes_count <= 0;
                    if (hours_count < 11) begin
                        hours_count <= hours_count + 1;
                    end else if (hours_count == 11) begin
                        hours_count <= 0;
                        pm <= ~pm; // Toggle PM/AM
                    end
                end
            end
            
            // BCD conversion
            hh <= {4'd0, hours_count + 1}; // 12-hour format correction
            mm <= {4'd0, minutes_count};
            ss <= {4'd0, seconds_count};
        end
    end

endmodule
```