{
  "design": {
    "design_info": {
      "boundary_crc": "0x379529DF84F3F1FE",
      "device": "xc7a100tcsg324-1",
      "name": "mic_i2s",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.2",
      "validated": "true"
    },
    "design_tree": {
      "i2s_transceiver_0": "",
      "mic_reset_0": "",
      "pwm_decode_0": ""
    },
    "ports": {
      "clk_audio": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "mic_i2s_clk_audio",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "12280700"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "i2s_din": {
        "direction": "I"
      },
      "i2s_dout": {
        "direction": "O"
      },
      "i2s_sclk": {
        "direction": "O"
      },
      "i2s_wclk": {
        "direction": "O"
      },
      "m_clk": {
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "mic_i2s_clk_audio",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "12280700",
            "value_src": "user_prop"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default_prop"
          }
        }
      },
      "m_data": {
        "direction": "I"
      },
      "m_lrsel": {
        "direction": "O"
      },
      "reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      }
    },
    "components": {
      "i2s_transceiver_0": {
        "vlnv": "xilinx.com:module_ref:i2s_transceiver:1.0",
        "xci_name": "mic_i2s_i2s_transceiver_0_0",
        "xci_path": "ip\\mic_i2s_i2s_transceiver_0_0\\mic_i2s_i2s_transceiver_0_0.xci",
        "inst_hier_path": "i2s_transceiver_0",
        "parameters": {
          "d_width": {
            "value": "8"
          },
          "mclk_sclk_ratio": {
            "value": "4"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "i2s_transceiver",
          "boundary_crc": "0x0"
        },
        "ports": {
          "reset_n": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "const_prop"
              }
            }
          },
          "mclk": {
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "12280700",
                "value_src": "user_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default_prop"
              },
              "CLK_DOMAIN": {
                "value": "mic_i2s_clk_audio",
                "value_src": "default_prop"
              }
            }
          },
          "sclk": {
            "direction": "O"
          },
          "ws": {
            "direction": "O"
          },
          "sd_tx": {
            "direction": "O"
          },
          "sd_rx": {
            "direction": "I"
          },
          "l_data_tx": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "r_data_tx": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "l_data_rx": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "r_data_rx": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      },
      "mic_reset_0": {
        "vlnv": "xilinx.com:module_ref:mic_reset:1.0",
        "xci_name": "mic_i2s_mic_reset_0_0",
        "xci_path": "ip\\mic_i2s_mic_reset_0_0\\mic_i2s_mic_reset_0_0.xci",
        "inst_hier_path": "mic_reset_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "mic_reset",
          "boundary_crc": "0x0"
        },
        "ports": {
          "resetn": {
            "type": "rst",
            "direction": "O",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "reset": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_HIGH",
                "value_src": "constant"
              }
            }
          },
          "clk_audio": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "resetn",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "12280700",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "mic_i2s_clk_audio",
                "value_src": "default_prop"
              }
            }
          }
        }
      },
      "pwm_decode_0": {
        "vlnv": "xilinx.com:module_ref:pwm_decode:1.0",
        "xci_name": "mic_i2s_pwm_decode_0_0",
        "xci_path": "ip\\mic_i2s_pwm_decode_0_0\\mic_i2s_pwm_decode_0_0.xci",
        "inst_hier_path": "pwm_decode_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "pwm_decode",
          "boundary_crc": "0x0"
        },
        "ports": {
          "l": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "r": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "lrsel": {
            "direction": "O"
          },
          "data": {
            "direction": "I"
          },
          "lrclk": {
            "direction": "I"
          },
          "mclk": {
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "12280700",
                "value_src": "user_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default_prop"
              },
              "CLK_DOMAIN": {
                "value": "mic_i2s_clk_audio",
                "value_src": "default_prop"
              }
            }
          }
        }
      }
    },
    "nets": {
      "clk_audio_1": {
        "ports": [
          "clk_audio",
          "m_clk",
          "i2s_transceiver_0/mclk",
          "mic_reset_0/clk_audio",
          "pwm_decode_0/mclk"
        ]
      },
      "i2s_din_1": {
        "ports": [
          "i2s_din",
          "i2s_transceiver_0/sd_rx"
        ]
      },
      "i2s_transceiver_0_sclk": {
        "ports": [
          "i2s_transceiver_0/sclk",
          "i2s_sclk"
        ]
      },
      "i2s_transceiver_0_sd_tx": {
        "ports": [
          "i2s_transceiver_0/sd_tx",
          "i2s_dout"
        ]
      },
      "i2s_transceiver_0_ws": {
        "ports": [
          "i2s_transceiver_0/ws",
          "i2s_wclk",
          "pwm_decode_0/lrclk"
        ]
      },
      "m_data_1": {
        "ports": [
          "m_data",
          "pwm_decode_0/data"
        ]
      },
      "pwm_decode_0_l": {
        "ports": [
          "pwm_decode_0/l",
          "i2s_transceiver_0/l_data_tx"
        ]
      },
      "pwm_decode_0_lrsel": {
        "ports": [
          "pwm_decode_0/lrsel",
          "m_lrsel"
        ]
      },
      "pwm_decode_0_r": {
        "ports": [
          "pwm_decode_0/r",
          "i2s_transceiver_0/r_data_tx"
        ]
      },
      "reset_1": {
        "ports": [
          "reset",
          "mic_reset_0/reset"
        ]
      },
      "util_vector_logic_0_Res": {
        "ports": [
          "mic_reset_0/resetn",
          "i2s_transceiver_0/reset_n"
        ]
      }
    }
  }
}