<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2023.01.24.09:25:28"
 outputDirectory="C:/FDAS_PI17/FDAS_AGILEX_BLD_PI16_DDR_3_CONV_7_HSUM_1/Projects/SKA/altera/quartus/22.2/pcie_hip/ip/PCIE_HIP_FDAS/PCIE_HIP_FDAS_mm_rd_transparent_3/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Agilex"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="AGFB014R24B2E2V"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="2"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLOCK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLOCK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLOCK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_M0_ADDRESS_MAP"
     type="AddressMap"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_M0_ADDRESS_WIDTH"
     type="AddressWidthType"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="clock" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="reset" kind="reset" start="0">
   <property name="associatedClock" value="clock" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port name="reset" direction="input" role="reset" width="1" />
  </interface>
  <interface name="s0" kind="avalon" start="0">
   <property name="addressAlignment" value="DYNAMIC" />
   <property name="addressGroup" value="0" />
   <property name="addressSpan" value="4294967296" />
   <property name="addressUnits" value="WORDS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="bitsPerSymbol" value="8" />
   <property name="bridgedAddressOffset" value="0" />
   <property name="bridgesToMaster" value="" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="explicitAddressSpan" value="0" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isFlash" value="false" />
   <property name="isMemoryDevice" value="false" />
   <property name="isNonVolatileStorage" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maximumPendingReadTransactions" value="32" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumReadLatency" value="1" />
   <property name="minimumResponseLatency" value="1" />
   <property name="minimumUninterruptedRunLength" value="1" />
   <property name="prSafe" value="false" />
   <property name="printableDevice" value="false" />
   <property name="readLatency" value="0" />
   <property name="readWaitStates" value="1" />
   <property name="readWaitTime" value="1" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="transparentBridge" value="false" />
   <property name="waitrequestAllowance" value="0" />
   <property name="wellBehavedWaitrequest" value="false" />
   <property name="writeLatency" value="0" />
   <property name="writeWaitStates" value="0" />
   <property name="writeWaitTime" value="0" />
   <port name="s0_waitrequest" direction="output" role="waitrequest" width="1" />
   <port name="s0_readdata" direction="output" role="readdata" width="512" />
   <port
       name="s0_readdatavalid"
       direction="output"
       role="readdatavalid"
       width="1" />
   <port name="s0_response" direction="output" role="response" width="2" />
   <port name="s0_burstcount" direction="input" role="burstcount" width="4" />
   <port name="s0_address" direction="input" role="address" width="26" />
   <port name="s0_read" direction="input" role="read" width="1" />
  </interface>
  <interface name="m0" kind="avalon" start="1">
   <property name="adaptsTo" value="" />
   <property name="addressGroup" value="0" />
   <property name="addressUnits" value="WORDS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset" />
   <property name="bitsPerSymbol" value="8" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="dBSBigEndian" value="false" />
   <property name="doStreamReads" value="false" />
   <property name="doStreamWrites" value="false" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isAsynchronous" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isReadable" value="false" />
   <property name="isWriteable" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maxAddressWidth" value="32" />
   <property name="maximumPendingReadTransactions" value="32" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumReadLatency" value="1" />
   <property name="minimumResponseLatency" value="1" />
   <property name="prSafe" value="false" />
   <property name="readLatency" value="0" />
   <property name="readWaitTime" value="1" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="waitrequestAllowance" value="0" />
   <property name="writeWaitTime" value="0" />
   <port name="m0_waitrequest" direction="input" role="waitrequest" width="1" />
   <port name="m0_readdata" direction="input" role="readdata" width="512" />
   <port
       name="m0_readdatavalid"
       direction="input"
       role="readdatavalid"
       width="1" />
   <port name="m0_response" direction="input" role="response" width="2" />
   <port name="m0_burstcount" direction="output" role="burstcount" width="4" />
   <port name="m0_address" direction="output" role="address" width="26" />
   <port name="m0_read" direction="output" role="read" width="1" />
  </interface>
 </perimeter>
 <entity
   kind="PCIE_HIP_FDAS_mm_rd_transparent_3"
   version="1.0"
   name="PCIE_HIP_FDAS_mm_rd_transparent_3">
  <parameter name="AUTO_CLOCK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_CLOCK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_CLOCK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="0" />
  <parameter name="AUTO_DEVICE" value="AGFB014R24B2E2V" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex" />
  <parameter name="AUTO_M0_ADDRESS_MAP" value="" />
  <parameter name="AUTO_M0_ADDRESS_WIDTH" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <generatedFiles>
   <file
       path="C:\FDAS_PI17\FDAS_AGILEX_BLD_PI16_DDR_3_CONV_7_HSUM_1\Projects\SKA\altera\quartus\22.2\pcie_hip\ip\PCIE_HIP_FDAS\PCIE_HIP_FDAS_mm_rd_transparent_3\synth\PCIE_HIP_FDAS_mm_rd_transparent_3.vhd"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\FDAS_PI17\FDAS_AGILEX_BLD_PI16_DDR_3_CONV_7_HSUM_1\Projects\SKA\altera\quartus\22.2\pcie_hip\ip\PCIE_HIP_FDAS\PCIE_HIP_FDAS_mm_rd_transparent_3\synth\PCIE_HIP_FDAS_mm_rd_transparent_3.vhd"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/FDAS_PI17/FDAS_AGILEX_BLD_PI16_DDR_3_CONV_7_HSUM_1/Projects/SKA/altera/quartus/22.2/pcie_hip/ip/PCIE_HIP_FDAS/PCIE_HIP_FDAS_mm_rd_transparent_3.ip" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/FDAS_PI17/FDAS_AGILEX_BLD_PI16_DDR_3_CONV_7_HSUM_1/Projects/SKA/altera/quartus/22.2/pcie_hip/mm_rd_transparent_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Info" culprit="PCIE_HIP_FDAS_mm_rd_transparent_3">"Generating: PCIE_HIP_FDAS_mm_rd_transparent_3"</message>
   <message level="Info" culprit="PCIE_HIP_FDAS_mm_rd_transparent_3">"Generating: mm_rd_transparent"</message>
  </messages>
 </entity>
 <entity kind="mm_rd_transparent" version="1.0" name="mm_rd_transparent">
  <generatedFiles>
   <file
       path="C:\FDAS_PI17\FDAS_AGILEX_BLD_PI16_DDR_3_CONV_7_HSUM_1\Projects\SKA\altera\quartus\22.2\pcie_hip\ip\PCIE_HIP_FDAS\PCIE_HIP_FDAS_mm_rd_transparent_3\mm_rd_transparent_10\synth\mm_rd_transparent.vhd"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:\FDAS_PI17\FDAS_AGILEX_BLD_PI16_DDR_3_CONV_7_HSUM_1\Projects\SKA\altera\quartus\22.2\pcie_hip\ip\PCIE_HIP_FDAS\PCIE_HIP_FDAS_mm_rd_transparent_3\mm_rd_transparent_10\synth\mm_rd_transparent_synth.vhd"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\FDAS_PI17\FDAS_AGILEX_BLD_PI16_DDR_3_CONV_7_HSUM_1\Projects\SKA\altera\quartus\22.2\pcie_hip\ip\PCIE_HIP_FDAS\PCIE_HIP_FDAS_mm_rd_transparent_3\mm_rd_transparent_10\synth\mm_rd_transparent.vhd"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:\FDAS_PI17\FDAS_AGILEX_BLD_PI16_DDR_3_CONV_7_HSUM_1\Projects\SKA\altera\quartus\22.2\pcie_hip\ip\PCIE_HIP_FDAS\PCIE_HIP_FDAS_mm_rd_transparent_3\mm_rd_transparent_10\synth\mm_rd_transparent_synth.vhd"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/FDAS_PI17/FDAS_AGILEX_BLD_PI16_DDR_3_CONV_7_HSUM_1/Projects/SKA/altera/quartus/22.2/pcie_hip/mm_rd_transparent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="PCIE_HIP_FDAS_mm_rd_transparent_3"
     as="mm_rd_transparent_3" />
  <messages>
   <message level="Info" culprit="PCIE_HIP_FDAS_mm_rd_transparent_3">"Generating: mm_rd_transparent"</message>
  </messages>
 </entity>
</deploy>
