
flight_controller.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bbe0  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000d78  0800bd80  0800bd80  0000cd80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800caf8  0800caf8  0000e06c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800caf8  0800caf8  0000daf8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800cb00  0800cb00  0000e06c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800cb00  0800cb00  0000db00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800cb04  0800cb04  0000db04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  0800cb08  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000042fc  20000070  0800cb74  0000e070  2**3
                  ALLOC
 10 ._user_heap_stack 00000a04  2000436c  0800cb74  0000e36c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000e06c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001d540  00000000  00000000  0000e09c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005251  00000000  00000000  0002b5dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000019e0  00000000  00000000  00030830  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000013f2  00000000  00000000  00032210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001d0f7  00000000  00000000  00033602  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00028ef6  00000000  00000000  000506f9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a3ea2  00000000  00000000  000795ef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0011d491  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000074a8  00000000  00000000  0011d4d4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000087  00000000  00000000  0012497c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000070 	.word	0x20000070
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800bd68 	.word	0x0800bd68

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000074 	.word	0x20000074
 80001dc:	0800bd68 	.word	0x0800bd68

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__aeabi_d2uiz>:
 8000a1c:	004a      	lsls	r2, r1, #1
 8000a1e:	d211      	bcs.n	8000a44 <__aeabi_d2uiz+0x28>
 8000a20:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a24:	d211      	bcs.n	8000a4a <__aeabi_d2uiz+0x2e>
 8000a26:	d50d      	bpl.n	8000a44 <__aeabi_d2uiz+0x28>
 8000a28:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a2c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a30:	d40e      	bmi.n	8000a50 <__aeabi_d2uiz+0x34>
 8000a32:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a36:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a3a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a3e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a42:	4770      	bx	lr
 8000a44:	f04f 0000 	mov.w	r0, #0
 8000a48:	4770      	bx	lr
 8000a4a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a4e:	d102      	bne.n	8000a56 <__aeabi_d2uiz+0x3a>
 8000a50:	f04f 30ff 	mov.w	r0, #4294967295
 8000a54:	4770      	bx	lr
 8000a56:	f04f 0000 	mov.w	r0, #0
 8000a5a:	4770      	bx	lr

08000a5c <__aeabi_d2f>:
 8000a5c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a60:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000a64:	bf24      	itt	cs
 8000a66:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a6a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a6e:	d90d      	bls.n	8000a8c <__aeabi_d2f+0x30>
 8000a70:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000a74:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a78:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a7c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000a80:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a84:	bf08      	it	eq
 8000a86:	f020 0001 	biceq.w	r0, r0, #1
 8000a8a:	4770      	bx	lr
 8000a8c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000a90:	d121      	bne.n	8000ad6 <__aeabi_d2f+0x7a>
 8000a92:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000a96:	bfbc      	itt	lt
 8000a98:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000a9c:	4770      	bxlt	lr
 8000a9e:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000aa2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000aa6:	f1c2 0218 	rsb	r2, r2, #24
 8000aaa:	f1c2 0c20 	rsb	ip, r2, #32
 8000aae:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ab2:	fa20 f002 	lsr.w	r0, r0, r2
 8000ab6:	bf18      	it	ne
 8000ab8:	f040 0001 	orrne.w	r0, r0, #1
 8000abc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ac0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ac4:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ac8:	ea40 000c 	orr.w	r0, r0, ip
 8000acc:	fa23 f302 	lsr.w	r3, r3, r2
 8000ad0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ad4:	e7cc      	b.n	8000a70 <__aeabi_d2f+0x14>
 8000ad6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ada:	d107      	bne.n	8000aec <__aeabi_d2f+0x90>
 8000adc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000ae0:	bf1e      	ittt	ne
 8000ae2:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000ae6:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000aea:	4770      	bxne	lr
 8000aec:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000af0:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000af4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000af8:	4770      	bx	lr
 8000afa:	bf00      	nop

08000afc <__aeabi_uldivmod>:
 8000afc:	b953      	cbnz	r3, 8000b14 <__aeabi_uldivmod+0x18>
 8000afe:	b94a      	cbnz	r2, 8000b14 <__aeabi_uldivmod+0x18>
 8000b00:	2900      	cmp	r1, #0
 8000b02:	bf08      	it	eq
 8000b04:	2800      	cmpeq	r0, #0
 8000b06:	bf1c      	itt	ne
 8000b08:	f04f 31ff 	movne.w	r1, #4294967295
 8000b0c:	f04f 30ff 	movne.w	r0, #4294967295
 8000b10:	f000 b988 	b.w	8000e24 <__aeabi_idiv0>
 8000b14:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b18:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b1c:	f000 f806 	bl	8000b2c <__udivmoddi4>
 8000b20:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b24:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b28:	b004      	add	sp, #16
 8000b2a:	4770      	bx	lr

08000b2c <__udivmoddi4>:
 8000b2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b30:	9d08      	ldr	r5, [sp, #32]
 8000b32:	468e      	mov	lr, r1
 8000b34:	4604      	mov	r4, r0
 8000b36:	4688      	mov	r8, r1
 8000b38:	2b00      	cmp	r3, #0
 8000b3a:	d14a      	bne.n	8000bd2 <__udivmoddi4+0xa6>
 8000b3c:	428a      	cmp	r2, r1
 8000b3e:	4617      	mov	r7, r2
 8000b40:	d962      	bls.n	8000c08 <__udivmoddi4+0xdc>
 8000b42:	fab2 f682 	clz	r6, r2
 8000b46:	b14e      	cbz	r6, 8000b5c <__udivmoddi4+0x30>
 8000b48:	f1c6 0320 	rsb	r3, r6, #32
 8000b4c:	fa01 f806 	lsl.w	r8, r1, r6
 8000b50:	fa20 f303 	lsr.w	r3, r0, r3
 8000b54:	40b7      	lsls	r7, r6
 8000b56:	ea43 0808 	orr.w	r8, r3, r8
 8000b5a:	40b4      	lsls	r4, r6
 8000b5c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000b60:	fa1f fc87 	uxth.w	ip, r7
 8000b64:	fbb8 f1fe 	udiv	r1, r8, lr
 8000b68:	0c23      	lsrs	r3, r4, #16
 8000b6a:	fb0e 8811 	mls	r8, lr, r1, r8
 8000b6e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000b72:	fb01 f20c 	mul.w	r2, r1, ip
 8000b76:	429a      	cmp	r2, r3
 8000b78:	d909      	bls.n	8000b8e <__udivmoddi4+0x62>
 8000b7a:	18fb      	adds	r3, r7, r3
 8000b7c:	f101 30ff 	add.w	r0, r1, #4294967295
 8000b80:	f080 80ea 	bcs.w	8000d58 <__udivmoddi4+0x22c>
 8000b84:	429a      	cmp	r2, r3
 8000b86:	f240 80e7 	bls.w	8000d58 <__udivmoddi4+0x22c>
 8000b8a:	3902      	subs	r1, #2
 8000b8c:	443b      	add	r3, r7
 8000b8e:	1a9a      	subs	r2, r3, r2
 8000b90:	b2a3      	uxth	r3, r4
 8000b92:	fbb2 f0fe 	udiv	r0, r2, lr
 8000b96:	fb0e 2210 	mls	r2, lr, r0, r2
 8000b9a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000b9e:	fb00 fc0c 	mul.w	ip, r0, ip
 8000ba2:	459c      	cmp	ip, r3
 8000ba4:	d909      	bls.n	8000bba <__udivmoddi4+0x8e>
 8000ba6:	18fb      	adds	r3, r7, r3
 8000ba8:	f100 32ff 	add.w	r2, r0, #4294967295
 8000bac:	f080 80d6 	bcs.w	8000d5c <__udivmoddi4+0x230>
 8000bb0:	459c      	cmp	ip, r3
 8000bb2:	f240 80d3 	bls.w	8000d5c <__udivmoddi4+0x230>
 8000bb6:	443b      	add	r3, r7
 8000bb8:	3802      	subs	r0, #2
 8000bba:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000bbe:	eba3 030c 	sub.w	r3, r3, ip
 8000bc2:	2100      	movs	r1, #0
 8000bc4:	b11d      	cbz	r5, 8000bce <__udivmoddi4+0xa2>
 8000bc6:	40f3      	lsrs	r3, r6
 8000bc8:	2200      	movs	r2, #0
 8000bca:	e9c5 3200 	strd	r3, r2, [r5]
 8000bce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bd2:	428b      	cmp	r3, r1
 8000bd4:	d905      	bls.n	8000be2 <__udivmoddi4+0xb6>
 8000bd6:	b10d      	cbz	r5, 8000bdc <__udivmoddi4+0xb0>
 8000bd8:	e9c5 0100 	strd	r0, r1, [r5]
 8000bdc:	2100      	movs	r1, #0
 8000bde:	4608      	mov	r0, r1
 8000be0:	e7f5      	b.n	8000bce <__udivmoddi4+0xa2>
 8000be2:	fab3 f183 	clz	r1, r3
 8000be6:	2900      	cmp	r1, #0
 8000be8:	d146      	bne.n	8000c78 <__udivmoddi4+0x14c>
 8000bea:	4573      	cmp	r3, lr
 8000bec:	d302      	bcc.n	8000bf4 <__udivmoddi4+0xc8>
 8000bee:	4282      	cmp	r2, r0
 8000bf0:	f200 8105 	bhi.w	8000dfe <__udivmoddi4+0x2d2>
 8000bf4:	1a84      	subs	r4, r0, r2
 8000bf6:	eb6e 0203 	sbc.w	r2, lr, r3
 8000bfa:	2001      	movs	r0, #1
 8000bfc:	4690      	mov	r8, r2
 8000bfe:	2d00      	cmp	r5, #0
 8000c00:	d0e5      	beq.n	8000bce <__udivmoddi4+0xa2>
 8000c02:	e9c5 4800 	strd	r4, r8, [r5]
 8000c06:	e7e2      	b.n	8000bce <__udivmoddi4+0xa2>
 8000c08:	2a00      	cmp	r2, #0
 8000c0a:	f000 8090 	beq.w	8000d2e <__udivmoddi4+0x202>
 8000c0e:	fab2 f682 	clz	r6, r2
 8000c12:	2e00      	cmp	r6, #0
 8000c14:	f040 80a4 	bne.w	8000d60 <__udivmoddi4+0x234>
 8000c18:	1a8a      	subs	r2, r1, r2
 8000c1a:	0c03      	lsrs	r3, r0, #16
 8000c1c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c20:	b280      	uxth	r0, r0
 8000c22:	b2bc      	uxth	r4, r7
 8000c24:	2101      	movs	r1, #1
 8000c26:	fbb2 fcfe 	udiv	ip, r2, lr
 8000c2a:	fb0e 221c 	mls	r2, lr, ip, r2
 8000c2e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c32:	fb04 f20c 	mul.w	r2, r4, ip
 8000c36:	429a      	cmp	r2, r3
 8000c38:	d907      	bls.n	8000c4a <__udivmoddi4+0x11e>
 8000c3a:	18fb      	adds	r3, r7, r3
 8000c3c:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000c40:	d202      	bcs.n	8000c48 <__udivmoddi4+0x11c>
 8000c42:	429a      	cmp	r2, r3
 8000c44:	f200 80e0 	bhi.w	8000e08 <__udivmoddi4+0x2dc>
 8000c48:	46c4      	mov	ip, r8
 8000c4a:	1a9b      	subs	r3, r3, r2
 8000c4c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000c50:	fb0e 3312 	mls	r3, lr, r2, r3
 8000c54:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000c58:	fb02 f404 	mul.w	r4, r2, r4
 8000c5c:	429c      	cmp	r4, r3
 8000c5e:	d907      	bls.n	8000c70 <__udivmoddi4+0x144>
 8000c60:	18fb      	adds	r3, r7, r3
 8000c62:	f102 30ff 	add.w	r0, r2, #4294967295
 8000c66:	d202      	bcs.n	8000c6e <__udivmoddi4+0x142>
 8000c68:	429c      	cmp	r4, r3
 8000c6a:	f200 80ca 	bhi.w	8000e02 <__udivmoddi4+0x2d6>
 8000c6e:	4602      	mov	r2, r0
 8000c70:	1b1b      	subs	r3, r3, r4
 8000c72:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000c76:	e7a5      	b.n	8000bc4 <__udivmoddi4+0x98>
 8000c78:	f1c1 0620 	rsb	r6, r1, #32
 8000c7c:	408b      	lsls	r3, r1
 8000c7e:	fa22 f706 	lsr.w	r7, r2, r6
 8000c82:	431f      	orrs	r7, r3
 8000c84:	fa0e f401 	lsl.w	r4, lr, r1
 8000c88:	fa20 f306 	lsr.w	r3, r0, r6
 8000c8c:	fa2e fe06 	lsr.w	lr, lr, r6
 8000c90:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000c94:	4323      	orrs	r3, r4
 8000c96:	fa00 f801 	lsl.w	r8, r0, r1
 8000c9a:	fa1f fc87 	uxth.w	ip, r7
 8000c9e:	fbbe f0f9 	udiv	r0, lr, r9
 8000ca2:	0c1c      	lsrs	r4, r3, #16
 8000ca4:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ca8:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000cac:	fb00 fe0c 	mul.w	lr, r0, ip
 8000cb0:	45a6      	cmp	lr, r4
 8000cb2:	fa02 f201 	lsl.w	r2, r2, r1
 8000cb6:	d909      	bls.n	8000ccc <__udivmoddi4+0x1a0>
 8000cb8:	193c      	adds	r4, r7, r4
 8000cba:	f100 3aff 	add.w	sl, r0, #4294967295
 8000cbe:	f080 809c 	bcs.w	8000dfa <__udivmoddi4+0x2ce>
 8000cc2:	45a6      	cmp	lr, r4
 8000cc4:	f240 8099 	bls.w	8000dfa <__udivmoddi4+0x2ce>
 8000cc8:	3802      	subs	r0, #2
 8000cca:	443c      	add	r4, r7
 8000ccc:	eba4 040e 	sub.w	r4, r4, lr
 8000cd0:	fa1f fe83 	uxth.w	lr, r3
 8000cd4:	fbb4 f3f9 	udiv	r3, r4, r9
 8000cd8:	fb09 4413 	mls	r4, r9, r3, r4
 8000cdc:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ce0:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ce4:	45a4      	cmp	ip, r4
 8000ce6:	d908      	bls.n	8000cfa <__udivmoddi4+0x1ce>
 8000ce8:	193c      	adds	r4, r7, r4
 8000cea:	f103 3eff 	add.w	lr, r3, #4294967295
 8000cee:	f080 8082 	bcs.w	8000df6 <__udivmoddi4+0x2ca>
 8000cf2:	45a4      	cmp	ip, r4
 8000cf4:	d97f      	bls.n	8000df6 <__udivmoddi4+0x2ca>
 8000cf6:	3b02      	subs	r3, #2
 8000cf8:	443c      	add	r4, r7
 8000cfa:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000cfe:	eba4 040c 	sub.w	r4, r4, ip
 8000d02:	fba0 ec02 	umull	lr, ip, r0, r2
 8000d06:	4564      	cmp	r4, ip
 8000d08:	4673      	mov	r3, lr
 8000d0a:	46e1      	mov	r9, ip
 8000d0c:	d362      	bcc.n	8000dd4 <__udivmoddi4+0x2a8>
 8000d0e:	d05f      	beq.n	8000dd0 <__udivmoddi4+0x2a4>
 8000d10:	b15d      	cbz	r5, 8000d2a <__udivmoddi4+0x1fe>
 8000d12:	ebb8 0203 	subs.w	r2, r8, r3
 8000d16:	eb64 0409 	sbc.w	r4, r4, r9
 8000d1a:	fa04 f606 	lsl.w	r6, r4, r6
 8000d1e:	fa22 f301 	lsr.w	r3, r2, r1
 8000d22:	431e      	orrs	r6, r3
 8000d24:	40cc      	lsrs	r4, r1
 8000d26:	e9c5 6400 	strd	r6, r4, [r5]
 8000d2a:	2100      	movs	r1, #0
 8000d2c:	e74f      	b.n	8000bce <__udivmoddi4+0xa2>
 8000d2e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000d32:	0c01      	lsrs	r1, r0, #16
 8000d34:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000d38:	b280      	uxth	r0, r0
 8000d3a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000d3e:	463b      	mov	r3, r7
 8000d40:	4638      	mov	r0, r7
 8000d42:	463c      	mov	r4, r7
 8000d44:	46b8      	mov	r8, r7
 8000d46:	46be      	mov	lr, r7
 8000d48:	2620      	movs	r6, #32
 8000d4a:	fbb1 f1f7 	udiv	r1, r1, r7
 8000d4e:	eba2 0208 	sub.w	r2, r2, r8
 8000d52:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000d56:	e766      	b.n	8000c26 <__udivmoddi4+0xfa>
 8000d58:	4601      	mov	r1, r0
 8000d5a:	e718      	b.n	8000b8e <__udivmoddi4+0x62>
 8000d5c:	4610      	mov	r0, r2
 8000d5e:	e72c      	b.n	8000bba <__udivmoddi4+0x8e>
 8000d60:	f1c6 0220 	rsb	r2, r6, #32
 8000d64:	fa2e f302 	lsr.w	r3, lr, r2
 8000d68:	40b7      	lsls	r7, r6
 8000d6a:	40b1      	lsls	r1, r6
 8000d6c:	fa20 f202 	lsr.w	r2, r0, r2
 8000d70:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d74:	430a      	orrs	r2, r1
 8000d76:	fbb3 f8fe 	udiv	r8, r3, lr
 8000d7a:	b2bc      	uxth	r4, r7
 8000d7c:	fb0e 3318 	mls	r3, lr, r8, r3
 8000d80:	0c11      	lsrs	r1, r2, #16
 8000d82:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d86:	fb08 f904 	mul.w	r9, r8, r4
 8000d8a:	40b0      	lsls	r0, r6
 8000d8c:	4589      	cmp	r9, r1
 8000d8e:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000d92:	b280      	uxth	r0, r0
 8000d94:	d93e      	bls.n	8000e14 <__udivmoddi4+0x2e8>
 8000d96:	1879      	adds	r1, r7, r1
 8000d98:	f108 3cff 	add.w	ip, r8, #4294967295
 8000d9c:	d201      	bcs.n	8000da2 <__udivmoddi4+0x276>
 8000d9e:	4589      	cmp	r9, r1
 8000da0:	d81f      	bhi.n	8000de2 <__udivmoddi4+0x2b6>
 8000da2:	eba1 0109 	sub.w	r1, r1, r9
 8000da6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000daa:	fb09 f804 	mul.w	r8, r9, r4
 8000dae:	fb0e 1119 	mls	r1, lr, r9, r1
 8000db2:	b292      	uxth	r2, r2
 8000db4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000db8:	4542      	cmp	r2, r8
 8000dba:	d229      	bcs.n	8000e10 <__udivmoddi4+0x2e4>
 8000dbc:	18ba      	adds	r2, r7, r2
 8000dbe:	f109 31ff 	add.w	r1, r9, #4294967295
 8000dc2:	d2c4      	bcs.n	8000d4e <__udivmoddi4+0x222>
 8000dc4:	4542      	cmp	r2, r8
 8000dc6:	d2c2      	bcs.n	8000d4e <__udivmoddi4+0x222>
 8000dc8:	f1a9 0102 	sub.w	r1, r9, #2
 8000dcc:	443a      	add	r2, r7
 8000dce:	e7be      	b.n	8000d4e <__udivmoddi4+0x222>
 8000dd0:	45f0      	cmp	r8, lr
 8000dd2:	d29d      	bcs.n	8000d10 <__udivmoddi4+0x1e4>
 8000dd4:	ebbe 0302 	subs.w	r3, lr, r2
 8000dd8:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ddc:	3801      	subs	r0, #1
 8000dde:	46e1      	mov	r9, ip
 8000de0:	e796      	b.n	8000d10 <__udivmoddi4+0x1e4>
 8000de2:	eba7 0909 	sub.w	r9, r7, r9
 8000de6:	4449      	add	r1, r9
 8000de8:	f1a8 0c02 	sub.w	ip, r8, #2
 8000dec:	fbb1 f9fe 	udiv	r9, r1, lr
 8000df0:	fb09 f804 	mul.w	r8, r9, r4
 8000df4:	e7db      	b.n	8000dae <__udivmoddi4+0x282>
 8000df6:	4673      	mov	r3, lr
 8000df8:	e77f      	b.n	8000cfa <__udivmoddi4+0x1ce>
 8000dfa:	4650      	mov	r0, sl
 8000dfc:	e766      	b.n	8000ccc <__udivmoddi4+0x1a0>
 8000dfe:	4608      	mov	r0, r1
 8000e00:	e6fd      	b.n	8000bfe <__udivmoddi4+0xd2>
 8000e02:	443b      	add	r3, r7
 8000e04:	3a02      	subs	r2, #2
 8000e06:	e733      	b.n	8000c70 <__udivmoddi4+0x144>
 8000e08:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e0c:	443b      	add	r3, r7
 8000e0e:	e71c      	b.n	8000c4a <__udivmoddi4+0x11e>
 8000e10:	4649      	mov	r1, r9
 8000e12:	e79c      	b.n	8000d4e <__udivmoddi4+0x222>
 8000e14:	eba1 0109 	sub.w	r1, r1, r9
 8000e18:	46c4      	mov	ip, r8
 8000e1a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e1e:	fb09 f804 	mul.w	r8, r9, r4
 8000e22:	e7c4      	b.n	8000dae <__udivmoddi4+0x282>

08000e24 <__aeabi_idiv0>:
 8000e24:	4770      	bx	lr
 8000e26:	bf00      	nop

08000e28 <_write>:
#include "modules/attitude/attitude.h"

#include "app.h"

int _write(int file, char *p, int len)
{
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	b084      	sub	sp, #16
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	60f8      	str	r0, [r7, #12]
 8000e30:	60b9      	str	r1, [r7, #8]
 8000e32:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t*)p, len, HAL_MAX_DELAY);
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	b29a      	uxth	r2, r3
 8000e38:	f04f 33ff 	mov.w	r3, #4294967295
 8000e3c:	68b9      	ldr	r1, [r7, #8]
 8000e3e:	4804      	ldr	r0, [pc, #16]	@ (8000e50 <_write+0x28>)
 8000e40:	f008 feb6 	bl	8009bb0 <HAL_UART_Transmit>
	return len;
 8000e44:	687b      	ldr	r3, [r7, #4]
}
 8000e46:	4618      	mov	r0, r3
 8000e48:	3710      	adds	r7, #16
 8000e4a:	46bd      	mov	sp, r7
 8000e4c:	bd80      	pop	{r7, pc}
 8000e4e:	bf00      	nop
 8000e50:	20003f04 	.word	0x20003f04

08000e54 <setup>:

bool setup()
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	af00      	add	r7, sp, #0

	if (!trcivr_init()) {
 8000e58:	f001 faa2 	bl	80023a0 <trcivr_init>
 8000e5c:	4603      	mov	r3, r0
 8000e5e:	f083 0301 	eor.w	r3, r3, #1
 8000e62:	b2db      	uxtb	r3, r3
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	d001      	beq.n	8000e6c <setup+0x18>
		return false;
 8000e68:	2300      	movs	r3, #0
 8000e6a:	e028      	b.n	8000ebe <setup+0x6a>
	}

	if (!battery_init()) {
 8000e6c:	f000 f888 	bl	8000f80 <battery_init>
 8000e70:	4603      	mov	r3, r0
 8000e72:	f083 0301 	eor.w	r3, r3, #1
 8000e76:	b2db      	uxtb	r3, r3
 8000e78:	2b00      	cmp	r3, #0
 8000e7a:	d001      	beq.n	8000e80 <setup+0x2c>
		return false;
 8000e7c:	2300      	movs	r3, #0
 8000e7e:	e01e      	b.n	8000ebe <setup+0x6a>
	}

	if (!consur_init()) {
 8000e80:	f000 f954 	bl	800112c <consur_init>
 8000e84:	4603      	mov	r3, r0
 8000e86:	f083 0301 	eor.w	r3, r3, #1
 8000e8a:	b2db      	uxtb	r3, r3
 8000e8c:	2b00      	cmp	r3, #0
 8000e8e:	d001      	beq.n	8000e94 <setup+0x40>
		return false;
 8000e90:	2300      	movs	r3, #0
 8000e92:	e014      	b.n	8000ebe <setup+0x6a>
	}

	if (!imu_init()) {
 8000e94:	f001 f8e6 	bl	8002064 <imu_init>
 8000e98:	4603      	mov	r3, r0
 8000e9a:	f083 0301 	eor.w	r3, r3, #1
 8000e9e:	b2db      	uxtb	r3, r3
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	d001      	beq.n	8000ea8 <setup+0x54>
		return false;
 8000ea4:	2300      	movs	r3, #0
 8000ea6:	e00a      	b.n	8000ebe <setup+0x6a>
	}

	if (!gnss_init()) {
 8000ea8:	f000 fb72 	bl	8001590 <gnss_init>
 8000eac:	4603      	mov	r3, r0
 8000eae:	f083 0301 	eor.w	r3, r3, #1
 8000eb2:	b2db      	uxtb	r3, r3
 8000eb4:	2b00      	cmp	r3, #0
 8000eb6:	d001      	beq.n	8000ebc <setup+0x68>
		return false;
 8000eb8:	2300      	movs	r3, #0
 8000eba:	e000      	b.n	8000ebe <setup+0x6a>
	}

	return true;
 8000ebc:	2301      	movs	r3, #1
}
 8000ebe:	4618      	mov	r0, r3
 8000ec0:	bd80      	pop	{r7, pc}

08000ec2 <loop>:

void loop(void)
{
 8000ec2:	b580      	push	{r7, lr}
 8000ec4:	af00      	add	r7, sp, #0
	trcivr_loop();
 8000ec6:	f001 fa81 	bl	80023cc <trcivr_loop>
	consur_loop();
 8000eca:	f000 fab3 	bl	8001434 <consur_loop>
	battery_loop();
 8000ece:	f000 f8d9 	bl	8001084 <battery_loop>
	imu_loop();
 8000ed2:	f001 f8d6 	bl	8002082 <imu_loop>
	gnss_loop();
 8000ed6:	f000 fb6a 	bl	80015ae <gnss_loop>
}
 8000eda:	bf00      	nop
 8000edc:	bd80      	pop	{r7, pc}

08000ede <HAL_UART_RxCpltCallback>:



void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000ede:	b580      	push	{r7, lr}
 8000ee0:	b082      	sub	sp, #8
 8000ee2:	af00      	add	r7, sp, #0
 8000ee4:	6078      	str	r0, [r7, #4]
	trcivr_uart_rx_cplt_callback(huart);
 8000ee6:	6878      	ldr	r0, [r7, #4]
 8000ee8:	f001 fa78 	bl	80023dc <trcivr_uart_rx_cplt_callback>
	gnss_uart_rx_cplt_callback(huart);
 8000eec:	6878      	ldr	r0, [r7, #4]
 8000eee:	f000 fb64 	bl	80015ba <gnss_uart_rx_cplt_callback>

}
 8000ef2:	bf00      	nop
 8000ef4:	3708      	adds	r7, #8
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	bd80      	pop	{r7, pc}

08000efa <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8000efa:	b480      	push	{r7}
 8000efc:	b083      	sub	sp, #12
 8000efe:	af00      	add	r7, sp, #0
 8000f00:	6078      	str	r0, [r7, #4]
}
 8000f02:	bf00      	nop
 8000f04:	370c      	adds	r7, #12
 8000f06:	46bd      	mov	sp, r7
 8000f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f0c:	4770      	bx	lr
	...

08000f10 <crsf_get_len>:

	return frame->frame[CRSF_IDX_SYNC];
}

static inline uint8_t crsf_get_len(const struct crsf_frame* frame)
{
 8000f10:	b580      	push	{r7, lr}
 8000f12:	b082      	sub	sp, #8
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	6078      	str	r0, [r7, #4]
	assert(frame);
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	2b00      	cmp	r3, #0
 8000f1c:	d105      	bne.n	8000f2a <crsf_get_len+0x1a>
 8000f1e:	4b06      	ldr	r3, [pc, #24]	@ (8000f38 <crsf_get_len+0x28>)
 8000f20:	4a06      	ldr	r2, [pc, #24]	@ (8000f3c <crsf_get_len+0x2c>)
 8000f22:	21ba      	movs	r1, #186	@ 0xba
 8000f24:	4806      	ldr	r0, [pc, #24]	@ (8000f40 <crsf_get_len+0x30>)
 8000f26:	f009 fc95 	bl	800a854 <__assert_func>

	return frame->frame[CRSF_IDX_LEN];
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	785b      	ldrb	r3, [r3, #1]
}
 8000f2e:	4618      	mov	r0, r3
 8000f30:	3708      	adds	r7, #8
 8000f32:	46bd      	mov	sp, r7
 8000f34:	bd80      	pop	{r7, pc}
 8000f36:	bf00      	nop
 8000f38:	0800bd80 	.word	0x0800bd80
 8000f3c:	0800c574 	.word	0x0800c574
 8000f40:	0800bd88 	.word	0x0800bd88

08000f44 <crsf_get_frame_length>:
	return frame->frame[CRSF_IDX_CRC(crsf_get_len(frame))];
}


static inline uint8_t crsf_get_frame_length(const struct crsf_frame* frame)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b082      	sub	sp, #8
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	6078      	str	r0, [r7, #4]
	assert(frame);
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d105      	bne.n	8000f5e <crsf_get_frame_length+0x1a>
 8000f52:	4b08      	ldr	r3, [pc, #32]	@ (8000f74 <crsf_get_frame_length+0x30>)
 8000f54:	4a08      	ldr	r2, [pc, #32]	@ (8000f78 <crsf_get_frame_length+0x34>)
 8000f56:	21e0      	movs	r1, #224	@ 0xe0
 8000f58:	4808      	ldr	r0, [pc, #32]	@ (8000f7c <crsf_get_frame_length+0x38>)
 8000f5a:	f009 fc7b 	bl	800a854 <__assert_func>

	return crsf_get_len(frame) + CRSF_LEN_SYNC + CRSF_LEN_LEN;
 8000f5e:	6878      	ldr	r0, [r7, #4]
 8000f60:	f7ff ffd6 	bl	8000f10 <crsf_get_len>
 8000f64:	4603      	mov	r3, r0
 8000f66:	3302      	adds	r3, #2
 8000f68:	b2db      	uxtb	r3, r3
}
 8000f6a:	4618      	mov	r0, r3
 8000f6c:	3708      	adds	r7, #8
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	bd80      	pop	{r7, pc}
 8000f72:	bf00      	nop
 8000f74:	0800bd80 	.word	0x0800bd80
 8000f78:	0800c55c 	.word	0x0800c55c
 8000f7c:	0800bd88 	.word	0x0800bd88

08000f80 <battery_init>:
static uint32_t s_adc1_values_lsb[ADC1_CNT_CHANNEL + 1];	// last one's for vrefint

static float s_adc1_voltages_v[ADC1_CNT_CHANNEL];

bool battery_init()
{
 8000f80:	b580      	push	{r7, lr}
 8000f82:	af00      	add	r7, sp, #0

	if (HAL_ADC_Start_DMA(&hadc1, s_adc1_values_lsb, ADC1_CNT_CHANNEL+1) != HAL_OK) {
 8000f84:	2203      	movs	r2, #3
 8000f86:	490c      	ldr	r1, [pc, #48]	@ (8000fb8 <battery_init+0x38>)
 8000f88:	480c      	ldr	r0, [pc, #48]	@ (8000fbc <battery_init+0x3c>)
 8000f8a:	f005 fb93 	bl	80066b4 <HAL_ADC_Start_DMA>
 8000f8e:	4603      	mov	r3, r0
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	d001      	beq.n	8000f98 <battery_init+0x18>
		return false;
 8000f94:	2300      	movs	r3, #0
 8000f96:	e00d      	b.n	8000fb4 <battery_init+0x34>
	}

	if (!msgbox_get(TRCIVR_MSGBOX_NAME_CRSF_TX, TRCIVR_MSGBOX_NAMELEN_CRSF_TX, &s_crsf_tx_msgbox_id)) {
 8000f98:	4a09      	ldr	r2, [pc, #36]	@ (8000fc0 <battery_init+0x40>)
 8000f9a:	2107      	movs	r1, #7
 8000f9c:	4809      	ldr	r0, [pc, #36]	@ (8000fc4 <battery_init+0x44>)
 8000f9e:	f004 f815 	bl	8004fcc <msgbox_get>
 8000fa2:	4603      	mov	r3, r0
 8000fa4:	f083 0301 	eor.w	r3, r3, #1
 8000fa8:	b2db      	uxtb	r3, r3
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	d001      	beq.n	8000fb2 <battery_init+0x32>
		return false;
 8000fae:	2300      	movs	r3, #0
 8000fb0:	e000      	b.n	8000fb4 <battery_init+0x34>
	}

	return true;
 8000fb2:	2301      	movs	r3, #1
}
 8000fb4:	4618      	mov	r0, r3
 8000fb6:	bd80      	pop	{r7, pc}
 8000fb8:	20000090 	.word	0x20000090
 8000fbc:	20003c8c 	.word	0x20003c8c
 8000fc0:	2000008c 	.word	0x2000008c
 8000fc4:	0800bdf8 	.word	0x0800bdf8

08000fc8 <battery_read_voltage>:


static void battery_read_voltage()
{
 8000fc8:	b480      	push	{r7}
 8000fca:	b083      	sub	sp, #12
 8000fcc:	af00      	add	r7, sp, #0
	float vrefplus_mv = (float)VREFINT_CAL_VREF * (float)(*VREFINT_CAL_ADDR) / (float)s_adc1_values_lsb[ADC1_CNT_CHANNEL];	// battery_adc1_values[ADC1_CNT_CHANNEL] = vrefint data
 8000fce:	4b26      	ldr	r3, [pc, #152]	@ (8001068 <battery_read_voltage+0xa0>)
 8000fd0:	881b      	ldrh	r3, [r3, #0]
 8000fd2:	ee07 3a90 	vmov	s15, r3
 8000fd6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000fda:	ed9f 7a24 	vldr	s14, [pc, #144]	@ 800106c <battery_read_voltage+0xa4>
 8000fde:	ee67 6a87 	vmul.f32	s13, s15, s14
 8000fe2:	4b23      	ldr	r3, [pc, #140]	@ (8001070 <battery_read_voltage+0xa8>)
 8000fe4:	689b      	ldr	r3, [r3, #8]
 8000fe6:	ee07 3a90 	vmov	s15, r3
 8000fea:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000fee:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000ff2:	edc7 7a01 	vstr	s15, [r7, #4]

	s_adc1_voltages_v[0] = ((float)s_adc1_values_lsb[0]/ADC1_FULLSCALE) * (vrefplus_mv/1000.0f) * ADC1_VOLTAGESCALE_CH4;
 8000ff6:	4b1e      	ldr	r3, [pc, #120]	@ (8001070 <battery_read_voltage+0xa8>)
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	ee07 3a90 	vmov	s15, r3
 8000ffe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001002:	eddf 6a1c 	vldr	s13, [pc, #112]	@ 8001074 <battery_read_voltage+0xac>
 8001006:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800100a:	edd7 6a01 	vldr	s13, [r7, #4]
 800100e:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 8001078 <battery_read_voltage+0xb0>
 8001012:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8001016:	ee67 7a27 	vmul.f32	s15, s14, s15
 800101a:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 800107c <battery_read_voltage+0xb4>
 800101e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001022:	4b17      	ldr	r3, [pc, #92]	@ (8001080 <battery_read_voltage+0xb8>)
 8001024:	edc3 7a00 	vstr	s15, [r3]
	s_adc1_voltages_v[1] = ((float)s_adc1_values_lsb[1]/ADC1_FULLSCALE) * (vrefplus_mv/1000.0f) * ADC1_VOLTAGESCALE_CH7;
 8001028:	4b11      	ldr	r3, [pc, #68]	@ (8001070 <battery_read_voltage+0xa8>)
 800102a:	685b      	ldr	r3, [r3, #4]
 800102c:	ee07 3a90 	vmov	s15, r3
 8001030:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001034:	eddf 6a0f 	vldr	s13, [pc, #60]	@ 8001074 <battery_read_voltage+0xac>
 8001038:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800103c:	edd7 6a01 	vldr	s13, [r7, #4]
 8001040:	ed9f 6a0d 	vldr	s12, [pc, #52]	@ 8001078 <battery_read_voltage+0xb0>
 8001044:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8001048:	ee67 7a27 	vmul.f32	s15, s14, s15
 800104c:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 800107c <battery_read_voltage+0xb4>
 8001050:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001054:	4b0a      	ldr	r3, [pc, #40]	@ (8001080 <battery_read_voltage+0xb8>)
 8001056:	edc3 7a01 	vstr	s15, [r3, #4]

}
 800105a:	bf00      	nop
 800105c:	370c      	adds	r7, #12
 800105e:	46bd      	mov	sp, r7
 8001060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001064:	4770      	bx	lr
 8001066:	bf00      	nop
 8001068:	1fff7a2a 	.word	0x1fff7a2a
 800106c:	454e4000 	.word	0x454e4000
 8001070:	20000090 	.word	0x20000090
 8001074:	457ff000 	.word	0x457ff000
 8001078:	447a0000 	.word	0x447a0000
 800107c:	40b66666 	.word	0x40b66666
 8001080:	2000009c 	.word	0x2000009c

08001084 <battery_loop>:

void battery_loop()
{
 8001084:	b5b0      	push	{r4, r5, r7, lr}
 8001086:	b092      	sub	sp, #72	@ 0x48
 8001088:	af00      	add	r7, sp, #0
	battery_read_voltage();
 800108a:	f7ff ff9d 	bl	8000fc8 <battery_read_voltage>
	struct crsf_frame frame = {0,};
 800108e:	4b23      	ldr	r3, [pc, #140]	@ (800111c <battery_loop+0x98>)
 8001090:	1d3c      	adds	r4, r7, #4
 8001092:	461d      	mov	r5, r3
 8001094:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001096:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001098:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800109a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800109c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800109e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80010a0:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80010a4:	c407      	stmia	r4!, {r0, r1, r2}
 80010a6:	8023      	strh	r3, [r4, #0]


	uint16_t fc_mv = (uint16_t)(s_adc1_voltages_v[0]*1000.0f);
 80010a8:	4b1d      	ldr	r3, [pc, #116]	@ (8001120 <battery_loop+0x9c>)
 80010aa:	edd3 7a00 	vldr	s15, [r3]
 80010ae:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8001124 <battery_loop+0xa0>
 80010b2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80010b6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80010ba:	ee17 3a90 	vmov	r3, s15
 80010be:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
	uint16_t esc_mv = (uint16_t)(s_adc1_voltages_v[1]*1000.0f);
 80010c2:	4b17      	ldr	r3, [pc, #92]	@ (8001120 <battery_loop+0x9c>)
 80010c4:	edd3 7a01 	vldr	s15, [r3, #4]
 80010c8:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 8001124 <battery_loop+0xa0>
 80010cc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80010d0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80010d4:	ee17 3a90 	vmov	r3, s15
 80010d8:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44

	uint16_t tmp[2] = {fc_mv, esc_mv};
 80010dc:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80010e0:	803b      	strh	r3, [r7, #0]
 80010e2:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 80010e6:	807b      	strh	r3, [r7, #2]

	crsf_framing_voltages(&frame, 128, tmp, 2);
 80010e8:	463a      	mov	r2, r7
 80010ea:	1d38      	adds	r0, r7, #4
 80010ec:	2302      	movs	r3, #2
 80010ee:	2180      	movs	r1, #128	@ 0x80
 80010f0:	f002 fe56 	bl	8003da0 <crsf_framing_voltages>
	uint8_t len = crsf_get_frame_length(&frame);
 80010f4:	1d3b      	adds	r3, r7, #4
 80010f6:	4618      	mov	r0, r3
 80010f8:	f7ff ff24 	bl	8000f44 <crsf_get_frame_length>
 80010fc:	4603      	mov	r3, r0
 80010fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
	msgbox_publish(s_crsf_tx_msgbox_id, frame.frame, len);
 8001102:	4b09      	ldr	r3, [pc, #36]	@ (8001128 <battery_loop+0xa4>)
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	f897 2043 	ldrb.w	r2, [r7, #67]	@ 0x43
 800110a:	1d39      	adds	r1, r7, #4
 800110c:	4618      	mov	r0, r3
 800110e:	f003 ff7b 	bl	8005008 <msgbox_publish>



}
 8001112:	bf00      	nop
 8001114:	3748      	adds	r7, #72	@ 0x48
 8001116:	46bd      	mov	sp, r7
 8001118:	bdb0      	pop	{r4, r5, r7, pc}
 800111a:	bf00      	nop
 800111c:	0800be00 	.word	0x0800be00
 8001120:	2000009c 	.word	0x2000009c
 8001124:	447a0000 	.word	0x447a0000
 8001128:	2000008c 	.word	0x2000008c

0800112c <consur_init>:
static struct crsf_frame_queue s_crsf_frame_queue;
static bool s_is_frame_updated = false;
static void crsf_rx_msgbox_callback(uint8_t msg[], uint8_t msg_len);

bool consur_init()
{
 800112c:	b580      	push	{r7, lr}
 800112e:	b086      	sub	sp, #24
 8001130:	af04      	add	r7, sp, #16
	bool ret = false;
 8001132:	2300      	movs	r3, #0
 8001134:	71fb      	strb	r3, [r7, #7]

	servo_init(&s_bldc_left_mot, &htim1, TIM_CHANNEL_1, 172, 1811, 500, 1000);
 8001136:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800113a:	9302      	str	r3, [sp, #8]
 800113c:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8001140:	9301      	str	r3, [sp, #4]
 8001142:	f240 7313 	movw	r3, #1811	@ 0x713
 8001146:	9300      	str	r3, [sp, #0]
 8001148:	23ac      	movs	r3, #172	@ 0xac
 800114a:	2200      	movs	r2, #0
 800114c:	4996      	ldr	r1, [pc, #600]	@ (80013a8 <consur_init+0x27c>)
 800114e:	4897      	ldr	r0, [pc, #604]	@ (80013ac <consur_init+0x280>)
 8001150:	f001 fdc6 	bl	8002ce0 <servo_init>
	servo_init(&s_bldc_right_mot, &htim1, TIM_CHANNEL_2, 172, 1811, 500, 1000);
 8001154:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001158:	9302      	str	r3, [sp, #8]
 800115a:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 800115e:	9301      	str	r3, [sp, #4]
 8001160:	f240 7313 	movw	r3, #1811	@ 0x713
 8001164:	9300      	str	r3, [sp, #0]
 8001166:	23ac      	movs	r3, #172	@ 0xac
 8001168:	2204      	movs	r2, #4
 800116a:	498f      	ldr	r1, [pc, #572]	@ (80013a8 <consur_init+0x27c>)
 800116c:	4890      	ldr	r0, [pc, #576]	@ (80013b0 <consur_init+0x284>)
 800116e:	f001 fdb7 	bl	8002ce0 <servo_init>
	servo_init(&s_servo_left_ail, &htim3, TIM_CHANNEL_4, 172, 1811, 500, 1000);
 8001172:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001176:	9302      	str	r3, [sp, #8]
 8001178:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 800117c:	9301      	str	r3, [sp, #4]
 800117e:	f240 7313 	movw	r3, #1811	@ 0x713
 8001182:	9300      	str	r3, [sp, #0]
 8001184:	23ac      	movs	r3, #172	@ 0xac
 8001186:	220c      	movs	r2, #12
 8001188:	498a      	ldr	r1, [pc, #552]	@ (80013b4 <consur_init+0x288>)
 800118a:	488b      	ldr	r0, [pc, #556]	@ (80013b8 <consur_init+0x28c>)
 800118c:	f001 fda8 	bl	8002ce0 <servo_init>
	servo_init(&s_servo_right_ail, &htim4, TIM_CHANNEL_2, 172, 1811, 500, 1000);
 8001190:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001194:	9302      	str	r3, [sp, #8]
 8001196:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 800119a:	9301      	str	r3, [sp, #4]
 800119c:	f240 7313 	movw	r3, #1811	@ 0x713
 80011a0:	9300      	str	r3, [sp, #0]
 80011a2:	23ac      	movs	r3, #172	@ 0xac
 80011a4:	2204      	movs	r2, #4
 80011a6:	4985      	ldr	r1, [pc, #532]	@ (80013bc <consur_init+0x290>)
 80011a8:	4885      	ldr	r0, [pc, #532]	@ (80013c0 <consur_init+0x294>)
 80011aa:	f001 fd99 	bl	8002ce0 <servo_init>
	servo_init(&s_servo_ele, &htim3, TIM_CHANNEL_2, 172, 1811, 250, 1250);
 80011ae:	f240 43e2 	movw	r3, #1250	@ 0x4e2
 80011b2:	9302      	str	r3, [sp, #8]
 80011b4:	23fa      	movs	r3, #250	@ 0xfa
 80011b6:	9301      	str	r3, [sp, #4]
 80011b8:	f240 7313 	movw	r3, #1811	@ 0x713
 80011bc:	9300      	str	r3, [sp, #0]
 80011be:	23ac      	movs	r3, #172	@ 0xac
 80011c0:	2204      	movs	r2, #4
 80011c2:	497c      	ldr	r1, [pc, #496]	@ (80013b4 <consur_init+0x288>)
 80011c4:	487f      	ldr	r0, [pc, #508]	@ (80013c4 <consur_init+0x298>)
 80011c6:	f001 fd8b 	bl	8002ce0 <servo_init>
	servo_init(&s_servo_rud, &htim4, TIM_CHANNEL_1, 172, 1811, 250, 1250);
 80011ca:	f240 43e2 	movw	r3, #1250	@ 0x4e2
 80011ce:	9302      	str	r3, [sp, #8]
 80011d0:	23fa      	movs	r3, #250	@ 0xfa
 80011d2:	9301      	str	r3, [sp, #4]
 80011d4:	f240 7313 	movw	r3, #1811	@ 0x713
 80011d8:	9300      	str	r3, [sp, #0]
 80011da:	23ac      	movs	r3, #172	@ 0xac
 80011dc:	2200      	movs	r2, #0
 80011de:	4977      	ldr	r1, [pc, #476]	@ (80013bc <consur_init+0x290>)
 80011e0:	4879      	ldr	r0, [pc, #484]	@ (80013c8 <consur_init+0x29c>)
 80011e2:	f001 fd7d 	bl	8002ce0 <servo_init>
	servo_init(&s_servo_lan, &htim3, TIM_CHANNEL_1, 172, 1811, 500, 1000);
 80011e6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80011ea:	9302      	str	r3, [sp, #8]
 80011ec:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80011f0:	9301      	str	r3, [sp, #4]
 80011f2:	f240 7313 	movw	r3, #1811	@ 0x713
 80011f6:	9300      	str	r3, [sp, #0]
 80011f8:	23ac      	movs	r3, #172	@ 0xac
 80011fa:	2200      	movs	r2, #0
 80011fc:	496d      	ldr	r1, [pc, #436]	@ (80013b4 <consur_init+0x288>)
 80011fe:	4873      	ldr	r0, [pc, #460]	@ (80013cc <consur_init+0x2a0>)
 8001200:	f001 fd6e 	bl	8002ce0 <servo_init>
	servo_init(&s_servo_left_flap, &htim2, TIM_CHANNEL_2, 172, 1811, 250, 1250);
 8001204:	f240 43e2 	movw	r3, #1250	@ 0x4e2
 8001208:	9302      	str	r3, [sp, #8]
 800120a:	23fa      	movs	r3, #250	@ 0xfa
 800120c:	9301      	str	r3, [sp, #4]
 800120e:	f240 7313 	movw	r3, #1811	@ 0x713
 8001212:	9300      	str	r3, [sp, #0]
 8001214:	23ac      	movs	r3, #172	@ 0xac
 8001216:	2204      	movs	r2, #4
 8001218:	496d      	ldr	r1, [pc, #436]	@ (80013d0 <consur_init+0x2a4>)
 800121a:	486e      	ldr	r0, [pc, #440]	@ (80013d4 <consur_init+0x2a8>)
 800121c:	f001 fd60 	bl	8002ce0 <servo_init>
	servo_init(&s_servo_right_flap, &htim3, TIM_CHANNEL_3, 172, 1811, 250, 1250);
 8001220:	f240 43e2 	movw	r3, #1250	@ 0x4e2
 8001224:	9302      	str	r3, [sp, #8]
 8001226:	23fa      	movs	r3, #250	@ 0xfa
 8001228:	9301      	str	r3, [sp, #4]
 800122a:	f240 7313 	movw	r3, #1811	@ 0x713
 800122e:	9300      	str	r3, [sp, #0]
 8001230:	23ac      	movs	r3, #172	@ 0xac
 8001232:	2208      	movs	r2, #8
 8001234:	495f      	ldr	r1, [pc, #380]	@ (80013b4 <consur_init+0x288>)
 8001236:	4868      	ldr	r0, [pc, #416]	@ (80013d8 <consur_init+0x2ac>)
 8001238:	f001 fd52 	bl	8002ce0 <servo_init>

	ret = servo_write(&s_servo_left_ail, 922);
 800123c:	f240 319a 	movw	r1, #922	@ 0x39a
 8001240:	485d      	ldr	r0, [pc, #372]	@ (80013b8 <consur_init+0x28c>)
 8001242:	f001 fd95 	bl	8002d70 <servo_write>
 8001246:	4603      	mov	r3, r0
 8001248:	71fb      	strb	r3, [r7, #7]
	if (!ret) {
 800124a:	79fb      	ldrb	r3, [r7, #7]
 800124c:	f083 0301 	eor.w	r3, r3, #1
 8001250:	b2db      	uxtb	r3, r3
 8001252:	2b00      	cmp	r3, #0
 8001254:	d001      	beq.n	800125a <consur_init+0x12e>
		return false;
 8001256:	2300      	movs	r3, #0
 8001258:	e0a2      	b.n	80013a0 <consur_init+0x274>
	}
	ret = servo_write(&s_servo_right_ail, 922);
 800125a:	f240 319a 	movw	r1, #922	@ 0x39a
 800125e:	4858      	ldr	r0, [pc, #352]	@ (80013c0 <consur_init+0x294>)
 8001260:	f001 fd86 	bl	8002d70 <servo_write>
 8001264:	4603      	mov	r3, r0
 8001266:	71fb      	strb	r3, [r7, #7]
	if (!ret) {
 8001268:	79fb      	ldrb	r3, [r7, #7]
 800126a:	f083 0301 	eor.w	r3, r3, #1
 800126e:	b2db      	uxtb	r3, r3
 8001270:	2b00      	cmp	r3, #0
 8001272:	d001      	beq.n	8001278 <consur_init+0x14c>
		return false;
 8001274:	2300      	movs	r3, #0
 8001276:	e093      	b.n	80013a0 <consur_init+0x274>
	}
	ret = servo_write(&s_servo_ele, 922);
 8001278:	f240 319a 	movw	r1, #922	@ 0x39a
 800127c:	4851      	ldr	r0, [pc, #324]	@ (80013c4 <consur_init+0x298>)
 800127e:	f001 fd77 	bl	8002d70 <servo_write>
 8001282:	4603      	mov	r3, r0
 8001284:	71fb      	strb	r3, [r7, #7]
	if (!ret) {
 8001286:	79fb      	ldrb	r3, [r7, #7]
 8001288:	f083 0301 	eor.w	r3, r3, #1
 800128c:	b2db      	uxtb	r3, r3
 800128e:	2b00      	cmp	r3, #0
 8001290:	d001      	beq.n	8001296 <consur_init+0x16a>
		return false;
 8001292:	2300      	movs	r3, #0
 8001294:	e084      	b.n	80013a0 <consur_init+0x274>
	}
	ret = servo_write(&s_servo_rud, 992);
 8001296:	f44f 7178 	mov.w	r1, #992	@ 0x3e0
 800129a:	484b      	ldr	r0, [pc, #300]	@ (80013c8 <consur_init+0x29c>)
 800129c:	f001 fd68 	bl	8002d70 <servo_write>
 80012a0:	4603      	mov	r3, r0
 80012a2:	71fb      	strb	r3, [r7, #7]
	if (!ret) {
 80012a4:	79fb      	ldrb	r3, [r7, #7]
 80012a6:	f083 0301 	eor.w	r3, r3, #1
 80012aa:	b2db      	uxtb	r3, r3
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d001      	beq.n	80012b4 <consur_init+0x188>
		return false;
 80012b0:	2300      	movs	r3, #0
 80012b2:	e075      	b.n	80013a0 <consur_init+0x274>
	}
	ret = servo_write(&s_bldc_left_mot, 174);
 80012b4:	21ae      	movs	r1, #174	@ 0xae
 80012b6:	483d      	ldr	r0, [pc, #244]	@ (80013ac <consur_init+0x280>)
 80012b8:	f001 fd5a 	bl	8002d70 <servo_write>
 80012bc:	4603      	mov	r3, r0
 80012be:	71fb      	strb	r3, [r7, #7]
	if (!ret) {
 80012c0:	79fb      	ldrb	r3, [r7, #7]
 80012c2:	f083 0301 	eor.w	r3, r3, #1
 80012c6:	b2db      	uxtb	r3, r3
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d001      	beq.n	80012d0 <consur_init+0x1a4>
		return false;
 80012cc:	2300      	movs	r3, #0
 80012ce:	e067      	b.n	80013a0 <consur_init+0x274>
	}
	ret = servo_write(&s_bldc_right_mot, 174);
 80012d0:	21ae      	movs	r1, #174	@ 0xae
 80012d2:	4837      	ldr	r0, [pc, #220]	@ (80013b0 <consur_init+0x284>)
 80012d4:	f001 fd4c 	bl	8002d70 <servo_write>
 80012d8:	4603      	mov	r3, r0
 80012da:	71fb      	strb	r3, [r7, #7]
	if (!ret) {
 80012dc:	79fb      	ldrb	r3, [r7, #7]
 80012de:	f083 0301 	eor.w	r3, r3, #1
 80012e2:	b2db      	uxtb	r3, r3
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d001      	beq.n	80012ec <consur_init+0x1c0>
		return false;
 80012e8:	2300      	movs	r3, #0
 80012ea:	e059      	b.n	80013a0 <consur_init+0x274>
	}
	ret = servo_write(&s_servo_lan, 922);
 80012ec:	f240 319a 	movw	r1, #922	@ 0x39a
 80012f0:	4836      	ldr	r0, [pc, #216]	@ (80013cc <consur_init+0x2a0>)
 80012f2:	f001 fd3d 	bl	8002d70 <servo_write>
 80012f6:	4603      	mov	r3, r0
 80012f8:	71fb      	strb	r3, [r7, #7]
	if (!ret) {
 80012fa:	79fb      	ldrb	r3, [r7, #7]
 80012fc:	f083 0301 	eor.w	r3, r3, #1
 8001300:	b2db      	uxtb	r3, r3
 8001302:	2b00      	cmp	r3, #0
 8001304:	d001      	beq.n	800130a <consur_init+0x1de>
		return false;
 8001306:	2300      	movs	r3, #0
 8001308:	e04a      	b.n	80013a0 <consur_init+0x274>
	}
	ret = servo_write(&s_servo_left_flap, 922);
 800130a:	f240 319a 	movw	r1, #922	@ 0x39a
 800130e:	4831      	ldr	r0, [pc, #196]	@ (80013d4 <consur_init+0x2a8>)
 8001310:	f001 fd2e 	bl	8002d70 <servo_write>
 8001314:	4603      	mov	r3, r0
 8001316:	71fb      	strb	r3, [r7, #7]
	if (!ret) {
 8001318:	79fb      	ldrb	r3, [r7, #7]
 800131a:	f083 0301 	eor.w	r3, r3, #1
 800131e:	b2db      	uxtb	r3, r3
 8001320:	2b00      	cmp	r3, #0
 8001322:	d001      	beq.n	8001328 <consur_init+0x1fc>
		return false;
 8001324:	2300      	movs	r3, #0
 8001326:	e03b      	b.n	80013a0 <consur_init+0x274>
	}
	ret = servo_write(&s_servo_right_flap, 922);
 8001328:	f240 319a 	movw	r1, #922	@ 0x39a
 800132c:	482a      	ldr	r0, [pc, #168]	@ (80013d8 <consur_init+0x2ac>)
 800132e:	f001 fd1f 	bl	8002d70 <servo_write>
 8001332:	4603      	mov	r3, r0
 8001334:	71fb      	strb	r3, [r7, #7]
	if (!ret) {
 8001336:	79fb      	ldrb	r3, [r7, #7]
 8001338:	f083 0301 	eor.w	r3, r3, #1
 800133c:	b2db      	uxtb	r3, r3
 800133e:	2b00      	cmp	r3, #0
 8001340:	d001      	beq.n	8001346 <consur_init+0x21a>
		return false;
 8001342:	2300      	movs	r3, #0
 8001344:	e02c      	b.n	80013a0 <consur_init+0x274>
	}

	ret = crsf_init_frame_queue(&s_crsf_frame_queue);
 8001346:	4825      	ldr	r0, [pc, #148]	@ (80013dc <consur_init+0x2b0>)
 8001348:	f002 fe2e 	bl	8003fa8 <crsf_init_frame_queue>
 800134c:	4603      	mov	r3, r0
 800134e:	71fb      	strb	r3, [r7, #7]
	if (!ret) {
 8001350:	79fb      	ldrb	r3, [r7, #7]
 8001352:	f083 0301 	eor.w	r3, r3, #1
 8001356:	b2db      	uxtb	r3, r3
 8001358:	2b00      	cmp	r3, #0
 800135a:	d001      	beq.n	8001360 <consur_init+0x234>
		return false;
 800135c:	2300      	movs	r3, #0
 800135e:	e01f      	b.n	80013a0 <consur_init+0x274>
	}

	ret = msgbox_get(TRCIVR_MSGBOX_NAME_CRSF_RX, TRCIVR_MSGBOX_NAMELEN_CRSF_RX, &s_rx_crsf_msgbox_id);
 8001360:	4a1f      	ldr	r2, [pc, #124]	@ (80013e0 <consur_init+0x2b4>)
 8001362:	2107      	movs	r1, #7
 8001364:	481f      	ldr	r0, [pc, #124]	@ (80013e4 <consur_init+0x2b8>)
 8001366:	f003 fe31 	bl	8004fcc <msgbox_get>
 800136a:	4603      	mov	r3, r0
 800136c:	71fb      	strb	r3, [r7, #7]
	if (!ret) {
 800136e:	79fb      	ldrb	r3, [r7, #7]
 8001370:	f083 0301 	eor.w	r3, r3, #1
 8001374:	b2db      	uxtb	r3, r3
 8001376:	2b00      	cmp	r3, #0
 8001378:	d001      	beq.n	800137e <consur_init+0x252>
		return false;
 800137a:	2300      	movs	r3, #0
 800137c:	e010      	b.n	80013a0 <consur_init+0x274>
	}

	ret = msgbox_subscribe(s_rx_crsf_msgbox_id, crsf_rx_msgbox_callback);
 800137e:	4b18      	ldr	r3, [pc, #96]	@ (80013e0 <consur_init+0x2b4>)
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	4919      	ldr	r1, [pc, #100]	@ (80013e8 <consur_init+0x2bc>)
 8001384:	4618      	mov	r0, r3
 8001386:	f003 fe99 	bl	80050bc <msgbox_subscribe>
 800138a:	4603      	mov	r3, r0
 800138c:	71fb      	strb	r3, [r7, #7]
	if (!ret) {
 800138e:	79fb      	ldrb	r3, [r7, #7]
 8001390:	f083 0301 	eor.w	r3, r3, #1
 8001394:	b2db      	uxtb	r3, r3
 8001396:	2b00      	cmp	r3, #0
 8001398:	d001      	beq.n	800139e <consur_init+0x272>
		return false;
 800139a:	2300      	movs	r3, #0
 800139c:	e000      	b.n	80013a0 <consur_init+0x274>
	}

	return ret;
 800139e:	79fb      	ldrb	r3, [r7, #7]

}
 80013a0:	4618      	mov	r0, r3
 80013a2:	3708      	adds	r7, #8
 80013a4:	46bd      	mov	sp, r7
 80013a6:	bd80      	pop	{r7, pc}
 80013a8:	20003de4 	.word	0x20003de4
 80013ac:	200000a4 	.word	0x200000a4
 80013b0:	200000bc 	.word	0x200000bc
 80013b4:	20003e74 	.word	0x20003e74
 80013b8:	200000d4 	.word	0x200000d4
 80013bc:	20003ebc 	.word	0x20003ebc
 80013c0:	200000ec 	.word	0x200000ec
 80013c4:	20000104 	.word	0x20000104
 80013c8:	2000011c 	.word	0x2000011c
 80013cc:	20000134 	.word	0x20000134
 80013d0:	20003e2c 	.word	0x20003e2c
 80013d4:	2000014c 	.word	0x2000014c
 80013d8:	20000164 	.word	0x20000164
 80013dc:	20000180 	.word	0x20000180
 80013e0:	2000017c 	.word	0x2000017c
 80013e4:	0800be40 	.word	0x0800be40
 80013e8:	080013ed 	.word	0x080013ed

080013ec <crsf_rx_msgbox_callback>:

// msgbox_callback_fp
static void crsf_rx_msgbox_callback(uint8_t msg[], uint8_t msg_len)
{
 80013ec:	b5b0      	push	{r4, r5, r7, lr}
 80013ee:	b086      	sub	sp, #24
 80013f0:	af02      	add	r7, sp, #8
 80013f2:	6078      	str	r0, [r7, #4]
 80013f4:	460b      	mov	r3, r1
 80013f6:	70fb      	strb	r3, [r7, #3]
	uint64_t read_len = 0;
 80013f8:	f04f 0200 	mov.w	r2, #0
 80013fc:	f04f 0300 	mov.w	r3, #0
 8001400:	e9c7 2302 	strd	r2, r3, [r7, #8]
	crsf_parse_frames(&s_crsf_frame_queue, msg, msg_len, &read_len);
 8001404:	78fb      	ldrb	r3, [r7, #3]
 8001406:	2200      	movs	r2, #0
 8001408:	461c      	mov	r4, r3
 800140a:	4615      	mov	r5, r2
 800140c:	f107 0308 	add.w	r3, r7, #8
 8001410:	9300      	str	r3, [sp, #0]
 8001412:	4622      	mov	r2, r4
 8001414:	462b      	mov	r3, r5
 8001416:	6879      	ldr	r1, [r7, #4]
 8001418:	4804      	ldr	r0, [pc, #16]	@ (800142c <crsf_rx_msgbox_callback+0x40>)
 800141a:	f002 ff0b 	bl	8004234 <crsf_parse_frames>
	s_is_frame_updated = true;
 800141e:	4b04      	ldr	r3, [pc, #16]	@ (8001430 <crsf_rx_msgbox_callback+0x44>)
 8001420:	2201      	movs	r2, #1
 8001422:	701a      	strb	r2, [r3, #0]

}
 8001424:	bf00      	nop
 8001426:	3710      	adds	r7, #16
 8001428:	46bd      	mov	sp, r7
 800142a:	bdb0      	pop	{r4, r5, r7, pc}
 800142c:	20000180 	.word	0x20000180
 8001430:	20000db0 	.word	0x20000db0

08001434 <consur_loop>:

void consur_loop()
{
 8001434:	b5b0      	push	{r4, r5, r7, lr}
 8001436:	b096      	sub	sp, #88	@ 0x58
 8001438:	af00      	add	r7, sp, #0
	if (!s_is_frame_updated) {
 800143a:	4b4b      	ldr	r3, [pc, #300]	@ (8001568 <consur_loop+0x134>)
 800143c:	781b      	ldrb	r3, [r3, #0]
 800143e:	f083 0301 	eor.w	r3, r3, #1
 8001442:	b2db      	uxtb	r3, r3
 8001444:	2b00      	cmp	r3, #0
 8001446:	f040 808b 	bne.w	8001560 <consur_loop+0x12c>
		return;
	}

	s_is_frame_updated = false;
 800144a:	4b47      	ldr	r3, [pc, #284]	@ (8001568 <consur_loop+0x134>)
 800144c:	2200      	movs	r2, #0
 800144e:	701a      	strb	r2, [r3, #0]

	struct crsf_frame frame = {0,};
 8001450:	4b46      	ldr	r3, [pc, #280]	@ (800156c <consur_loop+0x138>)
 8001452:	f107 0418 	add.w	r4, r7, #24
 8001456:	461d      	mov	r5, r3
 8001458:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800145a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800145c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800145e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001460:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001462:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001464:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001468:	c407      	stmia	r4!, {r0, r1, r2}
 800146a:	8023      	strh	r3, [r4, #0]
	struct crsf_rc_channels rc_channels = {0,};
 800146c:	463b      	mov	r3, r7
 800146e:	2200      	movs	r2, #0
 8001470:	601a      	str	r2, [r3, #0]
 8001472:	605a      	str	r2, [r3, #4]
 8001474:	609a      	str	r2, [r3, #8]
 8001476:	60da      	str	r2, [r3, #12]
 8001478:	611a      	str	r2, [r3, #16]
 800147a:	829a      	strh	r2, [r3, #20]

	while (crsf_pop_frame_queue(&s_crsf_frame_queue, &frame)) {
 800147c:	e066      	b.n	800154c <consur_loop+0x118>

		if (!crsf_parse_rc_channels(&frame, &rc_channels)) {
 800147e:	463a      	mov	r2, r7
 8001480:	f107 0318 	add.w	r3, r7, #24
 8001484:	4611      	mov	r1, r2
 8001486:	4618      	mov	r0, r3
 8001488:	f002 fabc 	bl	8003a04 <crsf_parse_rc_channels>
 800148c:	4603      	mov	r3, r0
 800148e:	f083 0301 	eor.w	r3, r3, #1
 8001492:	b2db      	uxtb	r3, r3
 8001494:	2b00      	cmp	r3, #0
 8001496:	d158      	bne.n	800154a <consur_loop+0x116>
			continue;
		}

		servo_write(&s_bldc_left_mot, rc_channels.chan1);
 8001498:	883b      	ldrh	r3, [r7, #0]
 800149a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800149e:	b29b      	uxth	r3, r3
 80014a0:	4619      	mov	r1, r3
 80014a2:	4833      	ldr	r0, [pc, #204]	@ (8001570 <consur_loop+0x13c>)
 80014a4:	f001 fc64 	bl	8002d70 <servo_write>
		servo_write(&s_bldc_right_mot, rc_channels.chan1);
 80014a8:	883b      	ldrh	r3, [r7, #0]
 80014aa:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80014ae:	b29b      	uxth	r3, r3
 80014b0:	4619      	mov	r1, r3
 80014b2:	4830      	ldr	r0, [pc, #192]	@ (8001574 <consur_loop+0x140>)
 80014b4:	f001 fc5c 	bl	8002d70 <servo_write>

		servo_write(&s_servo_ele, 1811 - rc_channels.chan3 + 172);
 80014b8:	887b      	ldrh	r3, [r7, #2]
 80014ba:	099b      	lsrs	r3, r3, #6
 80014bc:	b29b      	uxth	r3, r3
 80014be:	793a      	ldrb	r2, [r7, #4]
 80014c0:	f002 0201 	and.w	r2, r2, #1
 80014c4:	0292      	lsls	r2, r2, #10
 80014c6:	4313      	orrs	r3, r2
 80014c8:	b29b      	uxth	r3, r3
 80014ca:	f5c3 63f7 	rsb	r3, r3, #1976	@ 0x7b8
 80014ce:	3307      	adds	r3, #7
 80014d0:	4619      	mov	r1, r3
 80014d2:	4829      	ldr	r0, [pc, #164]	@ (8001578 <consur_loop+0x144>)
 80014d4:	f001 fc4c 	bl	8002d70 <servo_write>
		servo_write(&s_servo_left_ail, 1811 - rc_channels.chan2 +172 + 65);
 80014d8:	683b      	ldr	r3, [r7, #0]
 80014da:	f3c3 23ca 	ubfx	r3, r3, #11, #11
 80014de:	b29b      	uxth	r3, r3
 80014e0:	f5c3 6300 	rsb	r3, r3, #2048	@ 0x800
 80014e4:	4619      	mov	r1, r3
 80014e6:	4825      	ldr	r0, [pc, #148]	@ (800157c <consur_loop+0x148>)
 80014e8:	f001 fc42 	bl	8002d70 <servo_write>
		servo_write(&s_servo_right_ail, 1811-rc_channels.chan2+172+150);
 80014ec:	683b      	ldr	r3, [r7, #0]
 80014ee:	f3c3 23ca 	ubfx	r3, r3, #11, #11
 80014f2:	b29b      	uxth	r3, r3
 80014f4:	f5c3 6305 	rsb	r3, r3, #2128	@ 0x850
 80014f8:	3305      	adds	r3, #5
 80014fa:	4619      	mov	r1, r3
 80014fc:	4820      	ldr	r0, [pc, #128]	@ (8001580 <consur_loop+0x14c>)
 80014fe:	f001 fc37 	bl	8002d70 <servo_write>

		servo_write(&s_servo_rud, rc_channels.chan4);
 8001502:	88bb      	ldrh	r3, [r7, #4]
 8001504:	f3c3 034a 	ubfx	r3, r3, #1, #11
 8001508:	b29b      	uxth	r3, r3
 800150a:	4619      	mov	r1, r3
 800150c:	481d      	ldr	r0, [pc, #116]	@ (8001584 <consur_loop+0x150>)
 800150e:	f001 fc2f 	bl	8002d70 <servo_write>

		if (rc_channels.chan5 == 191) {
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	f3c3 330a 	ubfx	r3, r3, #12, #11
 8001518:	b29b      	uxth	r3, r3
 800151a:	2bbf      	cmp	r3, #191	@ 0xbf
 800151c:	d108      	bne.n	8001530 <consur_loop+0xfc>
			servo_write(&s_servo_lan, rc_channels.chan4);
 800151e:	88bb      	ldrh	r3, [r7, #4]
 8001520:	f3c3 034a 	ubfx	r3, r3, #1, #11
 8001524:	b29b      	uxth	r3, r3
 8001526:	4619      	mov	r1, r3
 8001528:	4817      	ldr	r0, [pc, #92]	@ (8001588 <consur_loop+0x154>)
 800152a:	f001 fc21 	bl	8002d70 <servo_write>
 800152e:	e00d      	b.n	800154c <consur_loop+0x118>
		} else if (rc_channels.chan5 == 1792) {
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	f3c3 330a 	ubfx	r3, r3, #12, #11
 8001536:	b29b      	uxth	r3, r3
 8001538:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800153c:	d106      	bne.n	800154c <consur_loop+0x118>
			servo_write(&s_servo_lan, 922);
 800153e:	f240 319a 	movw	r1, #922	@ 0x39a
 8001542:	4811      	ldr	r0, [pc, #68]	@ (8001588 <consur_loop+0x154>)
 8001544:	f001 fc14 	bl	8002d70 <servo_write>
 8001548:	e000      	b.n	800154c <consur_loop+0x118>
			continue;
 800154a:	bf00      	nop
	while (crsf_pop_frame_queue(&s_crsf_frame_queue, &frame)) {
 800154c:	f107 0318 	add.w	r3, r7, #24
 8001550:	4619      	mov	r1, r3
 8001552:	480e      	ldr	r0, [pc, #56]	@ (800158c <consur_loop+0x158>)
 8001554:	f002 fdee 	bl	8004134 <crsf_pop_frame_queue>
 8001558:	4603      	mov	r3, r0
 800155a:	2b00      	cmp	r3, #0
 800155c:	d18f      	bne.n	800147e <consur_loop+0x4a>
 800155e:	e000      	b.n	8001562 <consur_loop+0x12e>
		return;
 8001560:	bf00      	nop
		}

	}

}
 8001562:	3758      	adds	r7, #88	@ 0x58
 8001564:	46bd      	mov	sp, r7
 8001566:	bdb0      	pop	{r4, r5, r7, pc}
 8001568:	20000db0 	.word	0x20000db0
 800156c:	0800be48 	.word	0x0800be48
 8001570:	200000a4 	.word	0x200000a4
 8001574:	200000bc 	.word	0x200000bc
 8001578:	20000104 	.word	0x20000104
 800157c:	200000d4 	.word	0x200000d4
 8001580:	200000ec 	.word	0x200000ec
 8001584:	2000011c 	.word	0x2000011c
 8001588:	20000134 	.word	0x20000134
 800158c:	20000180 	.word	0x20000180

08001590 <gnss_init>:
#include "platform/hal/platform_hal.h"
#include "neom8n/neom8n.h"
#include "gnss.h"

bool gnss_init()
{
 8001590:	b580      	push	{r7, lr}
 8001592:	af00      	add	r7, sp, #0

	if (!neom8n_init()) {
 8001594:	f000 f854 	bl	8001640 <neom8n_init>
 8001598:	4603      	mov	r3, r0
 800159a:	f083 0301 	eor.w	r3, r3, #1
 800159e:	b2db      	uxtb	r3, r3
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d001      	beq.n	80015a8 <gnss_init+0x18>
		return false;
 80015a4:	2300      	movs	r3, #0
 80015a6:	e000      	b.n	80015aa <gnss_init+0x1a>
	}

	return true;
 80015a8:	2301      	movs	r3, #1
}
 80015aa:	4618      	mov	r0, r3
 80015ac:	bd80      	pop	{r7, pc}

080015ae <gnss_loop>:

void gnss_loop()
{
 80015ae:	b580      	push	{r7, lr}
 80015b0:	af00      	add	r7, sp, #0
	neom8n_loop();
 80015b2:	f000 f877 	bl	80016a4 <neom8n_loop>
}
 80015b6:	bf00      	nop
 80015b8:	bd80      	pop	{r7, pc}

080015ba <gnss_uart_rx_cplt_callback>:

void gnss_uart_rx_cplt_callback(UART_HandleTypeDef *huart)
{
 80015ba:	b580      	push	{r7, lr}
 80015bc:	b082      	sub	sp, #8
 80015be:	af00      	add	r7, sp, #0
 80015c0:	6078      	str	r0, [r7, #4]
	neom8n_uart_rx_cplt_callback(huart);
 80015c2:	6878      	ldr	r0, [r7, #4]
 80015c4:	f000 f9ea 	bl	800199c <neom8n_uart_rx_cplt_callback>
}
 80015c8:	bf00      	nop
 80015ca:	3708      	adds	r7, #8
 80015cc:	46bd      	mov	sp, r7
 80015ce:	bd80      	pop	{r7, pc}

080015d0 <crsf_get_len>:

	return frame->frame[CRSF_IDX_SYNC];
}

static inline uint8_t crsf_get_len(const struct crsf_frame* frame)
{
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b082      	sub	sp, #8
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	6078      	str	r0, [r7, #4]
	assert(frame);
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d105      	bne.n	80015ea <crsf_get_len+0x1a>
 80015de:	4b06      	ldr	r3, [pc, #24]	@ (80015f8 <crsf_get_len+0x28>)
 80015e0:	4a06      	ldr	r2, [pc, #24]	@ (80015fc <crsf_get_len+0x2c>)
 80015e2:	21ba      	movs	r1, #186	@ 0xba
 80015e4:	4806      	ldr	r0, [pc, #24]	@ (8001600 <crsf_get_len+0x30>)
 80015e6:	f009 f935 	bl	800a854 <__assert_func>

	return frame->frame[CRSF_IDX_LEN];
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	785b      	ldrb	r3, [r3, #1]
}
 80015ee:	4618      	mov	r0, r3
 80015f0:	3708      	adds	r7, #8
 80015f2:	46bd      	mov	sp, r7
 80015f4:	bd80      	pop	{r7, pc}
 80015f6:	bf00      	nop
 80015f8:	0800be88 	.word	0x0800be88
 80015fc:	0800c59c 	.word	0x0800c59c
 8001600:	0800be90 	.word	0x0800be90

08001604 <crsf_get_frame_length>:
	return frame->frame[CRSF_IDX_CRC(crsf_get_len(frame))];
}


static inline uint8_t crsf_get_frame_length(const struct crsf_frame* frame)
{
 8001604:	b580      	push	{r7, lr}
 8001606:	b082      	sub	sp, #8
 8001608:	af00      	add	r7, sp, #0
 800160a:	6078      	str	r0, [r7, #4]
	assert(frame);
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	2b00      	cmp	r3, #0
 8001610:	d105      	bne.n	800161e <crsf_get_frame_length+0x1a>
 8001612:	4b08      	ldr	r3, [pc, #32]	@ (8001634 <crsf_get_frame_length+0x30>)
 8001614:	4a08      	ldr	r2, [pc, #32]	@ (8001638 <crsf_get_frame_length+0x34>)
 8001616:	21e0      	movs	r1, #224	@ 0xe0
 8001618:	4808      	ldr	r0, [pc, #32]	@ (800163c <crsf_get_frame_length+0x38>)
 800161a:	f009 f91b 	bl	800a854 <__assert_func>

	return crsf_get_len(frame) + CRSF_LEN_SYNC + CRSF_LEN_LEN;
 800161e:	6878      	ldr	r0, [r7, #4]
 8001620:	f7ff ffd6 	bl	80015d0 <crsf_get_len>
 8001624:	4603      	mov	r3, r0
 8001626:	3302      	adds	r3, #2
 8001628:	b2db      	uxtb	r3, r3
}
 800162a:	4618      	mov	r0, r3
 800162c:	3708      	adds	r7, #8
 800162e:	46bd      	mov	sp, r7
 8001630:	bd80      	pop	{r7, pc}
 8001632:	bf00      	nop
 8001634:	0800be88 	.word	0x0800be88
 8001638:	0800c584 	.word	0x0800c584
 800163c:	0800be90 	.word	0x0800be90

08001640 <neom8n_init>:
static struct ubx_frame_queue s_neom8n_ubx_frame_queue;
static struct hmc5883l s_compass;


bool neom8n_init()
{
 8001640:	b580      	push	{r7, lr}
 8001642:	af00      	add	r7, sp, #0
	if (!ubx_init_frame_queue(&s_neom8n_ubx_frame_queue)) {
 8001644:	4812      	ldr	r0, [pc, #72]	@ (8001690 <neom8n_init+0x50>)
 8001646:	f003 f9e3 	bl	8004a10 <ubx_init_frame_queue>
 800164a:	4603      	mov	r3, r0
 800164c:	f083 0301 	eor.w	r3, r3, #1
 8001650:	b2db      	uxtb	r3, r3
 8001652:	2b00      	cmp	r3, #0
 8001654:	d001      	beq.n	800165a <neom8n_init+0x1a>
		return false;
 8001656:	2300      	movs	r3, #0
 8001658:	e018      	b.n	800168c <neom8n_init+0x4c>
//
//	if (!hmc5883l_init(&s_compass, &hi2c1)) {
//		return false;
//	}

	if (!msgbox_get(TRCIVR_MSGBOX_NAME_CRSF_TX, TRCIVR_MSGBOX_NAMELEN_CRSF_TX, &s_crsf_tx_msgbox_id)) {
 800165a:	4a0e      	ldr	r2, [pc, #56]	@ (8001694 <neom8n_init+0x54>)
 800165c:	2107      	movs	r1, #7
 800165e:	480e      	ldr	r0, [pc, #56]	@ (8001698 <neom8n_init+0x58>)
 8001660:	f003 fcb4 	bl	8004fcc <msgbox_get>
 8001664:	4603      	mov	r3, r0
 8001666:	f083 0301 	eor.w	r3, r3, #1
 800166a:	b2db      	uxtb	r3, r3
 800166c:	2b00      	cmp	r3, #0
 800166e:	d001      	beq.n	8001674 <neom8n_init+0x34>
		return false;
 8001670:	2300      	movs	r3, #0
 8001672:	e00b      	b.n	800168c <neom8n_init+0x4c>
	}

	if (HAL_UART_Receive_DMA(s_neom8n_huart, s_uart_rx_buf, NEOM8N_LEN_RXBUF) != HAL_OK) {
 8001674:	4b09      	ldr	r3, [pc, #36]	@ (800169c <neom8n_init+0x5c>)
 8001676:	2296      	movs	r2, #150	@ 0x96
 8001678:	4909      	ldr	r1, [pc, #36]	@ (80016a0 <neom8n_init+0x60>)
 800167a:	4618      	mov	r0, r3
 800167c:	f008 fb23 	bl	8009cc6 <HAL_UART_Receive_DMA>
 8001680:	4603      	mov	r3, r0
 8001682:	2b00      	cmp	r3, #0
 8001684:	d001      	beq.n	800168a <neom8n_init+0x4a>
		return false;
 8001686:	2300      	movs	r3, #0
 8001688:	e000      	b.n	800168c <neom8n_init+0x4c>
	}

	return true;
 800168a:	2301      	movs	r3, #1
}
 800168c:	4618      	mov	r0, r3
 800168e:	bd80      	pop	{r7, pc}
 8001690:	20000e54 	.word	0x20000e54
 8001694:	20000e4c 	.word	0x20000e4c
 8001698:	0800bef8 	.word	0x0800bef8
 800169c:	20003f94 	.word	0x20003f94
 80016a0:	20000db4 	.word	0x20000db4

080016a4 <neom8n_loop>:


static float heading_deg = 0;

void neom8n_loop()
{
 80016a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80016a8:	b0ce      	sub	sp, #312	@ 0x138
 80016aa:	af08      	add	r7, sp, #32
	if (!s_is_uart_rx_buf_full) {
 80016ac:	4baf      	ldr	r3, [pc, #700]	@ (800196c <neom8n_loop+0x2c8>)
 80016ae:	781b      	ldrb	r3, [r3, #0]
 80016b0:	f083 0301 	eor.w	r3, r3, #1
 80016b4:	b2db      	uxtb	r3, r3
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	f040 8151 	bne.w	800195e <neom8n_loop+0x2ba>
		return;
	}
	s_is_uart_rx_buf_full = false;
 80016bc:	4bab      	ldr	r3, [pc, #684]	@ (800196c <neom8n_loop+0x2c8>)
 80016be:	2200      	movs	r2, #0
 80016c0:	701a      	strb	r2, [r3, #0]

	struct ubx_frame ubx_frame = {0,};
 80016c2:	4aab      	ldr	r2, [pc, #684]	@ (8001970 <neom8n_loop+0x2cc>)
 80016c4:	f107 03a8 	add.w	r3, r7, #168	@ 0xa8
 80016c8:	4611      	mov	r1, r2
 80016ca:	2264      	movs	r2, #100	@ 0x64
 80016cc:	4618      	mov	r0, r3
 80016ce:	f009 fa96 	bl	800abfe <memcpy>
	struct ubx_nav_pvt nav_pvt_frame = {0,};
 80016d2:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80016d6:	225c      	movs	r2, #92	@ 0x5c
 80016d8:	2100      	movs	r1, #0
 80016da:	4618      	mov	r0, r3
 80016dc:	f009 f9ef 	bl	800aabe <memset>

	int16_t x_lsb, y_lsb, z_lsb;
	float x_mgauss = 0, y_mgauss = 0, z_mgauss = 0;
 80016e0:	f04f 0300 	mov.w	r3, #0
 80016e4:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 80016e8:	f04f 0300 	mov.w	r3, #0
 80016ec:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 80016f0:	f04f 0300 	mov.w	r3, #0
 80016f4:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c

	struct crsf_frame crsf_frame = {0,};
 80016f8:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80016fc:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001700:	4a9c      	ldr	r2, [pc, #624]	@ (8001974 <neom8n_loop+0x2d0>)
 8001702:	461c      	mov	r4, r3
 8001704:	4615      	mov	r5, r2
 8001706:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001708:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800170a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800170c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800170e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001710:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001712:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001716:	c407      	stmia	r4!, {r0, r1, r2}
 8001718:	8023      	strh	r3, [r4, #0]

	uint16_t read_len = 0;
 800171a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800171e:	f5a3 7387 	sub.w	r3, r3, #270	@ 0x10e
 8001722:	2200      	movs	r2, #0
 8001724:	801a      	strh	r2, [r3, #0]
//			HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
//		}
//	}


	ubx_parse_frames(&s_neom8n_ubx_frame_queue, s_uart_rx_buf, NEOM8N_LEN_RXBUF, &read_len);
 8001726:	f107 030a 	add.w	r3, r7, #10
 800172a:	2296      	movs	r2, #150	@ 0x96
 800172c:	4992      	ldr	r1, [pc, #584]	@ (8001978 <neom8n_loop+0x2d4>)
 800172e:	4893      	ldr	r0, [pc, #588]	@ (800197c <neom8n_loop+0x2d8>)
 8001730:	f003 fa2e 	bl	8004b90 <ubx_parse_frames>
	while (ubx_pop_frame_queue(&s_neom8n_ubx_frame_queue, &ubx_frame)) {
 8001734:	e102      	b.n	800193c <neom8n_loop+0x298>

		if (!ubx_parse_nav_pvt(&ubx_frame, &nav_pvt_frame)) {
 8001736:	f107 024c 	add.w	r2, r7, #76	@ 0x4c
 800173a:	f107 03a8 	add.w	r3, r7, #168	@ 0xa8
 800173e:	4611      	mov	r1, r2
 8001740:	4618      	mov	r0, r3
 8001742:	f003 f87d 	bl	8004840 <ubx_parse_nav_pvt>
 8001746:	4603      	mov	r3, r0
 8001748:	f083 0301 	eor.w	r3, r3, #1
 800174c:	b2db      	uxtb	r3, r3
 800174e:	2b00      	cmp	r3, #0
 8001750:	f040 80f3 	bne.w	800193a <neom8n_loop+0x296>
			continue;
		}
		crsf_framing_gps(&crsf_frame, nav_pvt_frame.latitude_100ndeg, nav_pvt_frame.longitude_100ndeg, (nav_pvt_frame.groundspeed_mmps)/(25.0f/9.0f), heading_deg*100.0f, (nav_pvt_frame.alti_ellipsoid_mm)/1000.0, nav_pvt_frame.satellite);
 8001754:	6ebd      	ldr	r5, [r7, #104]	@ 0x68
 8001756:	6e7e      	ldr	r6, [r7, #100]	@ 0x64
 8001758:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800175c:	ee07 3a90 	vmov	s15, r3
 8001760:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001764:	eddf 6a86 	vldr	s13, [pc, #536]	@ 8001980 <neom8n_loop+0x2dc>
 8001768:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800176c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001770:	ee17 3a90 	vmov	r3, s15
 8001774:	fa1f f883 	uxth.w	r8, r3
 8001778:	4b82      	ldr	r3, [pc, #520]	@ (8001984 <neom8n_loop+0x2e0>)
 800177a:	edd3 7a00 	vldr	s15, [r3]
 800177e:	ed9f 7a82 	vldr	s14, [pc, #520]	@ 8001988 <neom8n_loop+0x2e4>
 8001782:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001786:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800178a:	ee17 3a90 	vmov	r3, s15
 800178e:	b29c      	uxth	r4, r3
 8001790:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001792:	4618      	mov	r0, r3
 8001794:	f7fe fec6 	bl	8000524 <__aeabi_i2d>
 8001798:	f04f 0200 	mov.w	r2, #0
 800179c:	4b7b      	ldr	r3, [pc, #492]	@ (800198c <neom8n_loop+0x2e8>)
 800179e:	f7ff f855 	bl	800084c <__aeabi_ddiv>
 80017a2:	4602      	mov	r2, r0
 80017a4:	460b      	mov	r3, r1
 80017a6:	4610      	mov	r0, r2
 80017a8:	4619      	mov	r1, r3
 80017aa:	f7ff f937 	bl	8000a1c <__aeabi_d2uiz>
 80017ae:	4603      	mov	r3, r0
 80017b0:	b29b      	uxth	r3, r3
 80017b2:	f897 2063 	ldrb.w	r2, [r7, #99]	@ 0x63
 80017b6:	f107 000c 	add.w	r0, r7, #12
 80017ba:	9202      	str	r2, [sp, #8]
 80017bc:	9301      	str	r3, [sp, #4]
 80017be:	9400      	str	r4, [sp, #0]
 80017c0:	4643      	mov	r3, r8
 80017c2:	4632      	mov	r2, r6
 80017c4:	4629      	mov	r1, r5
 80017c6:	f002 f967 	bl	8003a98 <crsf_framing_gps>
		msgbox_publish(s_crsf_tx_msgbox_id, crsf_frame.frame, crsf_get_frame_length(&crsf_frame));
 80017ca:	4b71      	ldr	r3, [pc, #452]	@ (8001990 <neom8n_loop+0x2ec>)
 80017cc:	681c      	ldr	r4, [r3, #0]
 80017ce:	f107 030c 	add.w	r3, r7, #12
 80017d2:	4618      	mov	r0, r3
 80017d4:	f7ff ff16 	bl	8001604 <crsf_get_frame_length>
 80017d8:	4603      	mov	r3, r0
 80017da:	461a      	mov	r2, r3
 80017dc:	f107 030c 	add.w	r3, r7, #12
 80017e0:	4619      	mov	r1, r3
 80017e2:	4620      	mov	r0, r4
 80017e4:	f003 fc10 	bl	8005008 <msgbox_publish>

		crsf_framing_gps_ex(&crsf_frame, nav_pvt_frame.gnss_fix_type, nav_pvt_frame.northward_velocity_mmps/10.0f, nav_pvt_frame.eastward_velocity_mmps/10.0f, nav_pvt_frame.down_velocity_mmps/-10.0f, 0, 0, nav_pvt_frame.alti_ellipsoid_mm/1000.0f, nav_pvt_frame.horizontal_accuracy_mm/10.0f, nav_pvt_frame.vertical_accuracy_mm/10.0f, 0, 0);
 80017e8:	f897 5060 	ldrb.w	r5, [r7, #96]	@ 0x60
 80017ec:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80017ee:	ee07 3a90 	vmov	s15, r3
 80017f2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80017f6:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 80017fa:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80017fe:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001802:	ee17 3a90 	vmov	r3, s15
 8001806:	b21e      	sxth	r6, r3
 8001808:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800180c:	ee07 3a90 	vmov	s15, r3
 8001810:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001814:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 8001818:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800181c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001820:	ee17 3a90 	vmov	r3, s15
 8001824:	fa0f fc83 	sxth.w	ip, r3
 8001828:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800182c:	ee07 3a90 	vmov	s15, r3
 8001830:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001834:	eefa 6a04 	vmov.f32	s13, #164	@ 0xc1200000 -10.0
 8001838:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800183c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001840:	ee17 3a90 	vmov	r3, s15
 8001844:	b21b      	sxth	r3, r3
 8001846:	607b      	str	r3, [r7, #4]
 8001848:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800184a:	ee07 2a90 	vmov	s15, r2
 800184e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001852:	eddf 6a50 	vldr	s13, [pc, #320]	@ 8001994 <neom8n_loop+0x2f0>
 8001856:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800185a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800185e:	ee17 2a90 	vmov	r2, s15
 8001862:	b212      	sxth	r2, r2
 8001864:	6f79      	ldr	r1, [r7, #116]	@ 0x74
 8001866:	ee07 1a90 	vmov	s15, r1
 800186a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800186e:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 8001872:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001876:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800187a:	ee17 1a90 	vmov	r1, s15
 800187e:	b209      	sxth	r1, r1
 8001880:	6fb8      	ldr	r0, [r7, #120]	@ 0x78
 8001882:	ee07 0a90 	vmov	s15, r0
 8001886:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800188a:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 800188e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001892:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001896:	ee17 0a90 	vmov	r0, s15
 800189a:	b200      	sxth	r0, r0
 800189c:	f107 040c 	add.w	r4, r7, #12
 80018a0:	2300      	movs	r3, #0
 80018a2:	9307      	str	r3, [sp, #28]
 80018a4:	2300      	movs	r3, #0
 80018a6:	9306      	str	r3, [sp, #24]
 80018a8:	9005      	str	r0, [sp, #20]
 80018aa:	9104      	str	r1, [sp, #16]
 80018ac:	9203      	str	r2, [sp, #12]
 80018ae:	2200      	movs	r2, #0
 80018b0:	9202      	str	r2, [sp, #8]
 80018b2:	2200      	movs	r2, #0
 80018b4:	9201      	str	r2, [sp, #4]
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	9300      	str	r3, [sp, #0]
 80018ba:	4663      	mov	r3, ip
 80018bc:	4632      	mov	r2, r6
 80018be:	4629      	mov	r1, r5
 80018c0:	4620      	mov	r0, r4
 80018c2:	f002 f943 	bl	8003b4c <crsf_framing_gps_ex>
		msgbox_publish(s_crsf_tx_msgbox_id, crsf_frame.frame, crsf_get_frame_length(&crsf_frame));
 80018c6:	4b32      	ldr	r3, [pc, #200]	@ (8001990 <neom8n_loop+0x2ec>)
 80018c8:	681c      	ldr	r4, [r3, #0]
 80018ca:	f107 030c 	add.w	r3, r7, #12
 80018ce:	4618      	mov	r0, r3
 80018d0:	f7ff fe98 	bl	8001604 <crsf_get_frame_length>
 80018d4:	4603      	mov	r3, r0
 80018d6:	461a      	mov	r2, r3
 80018d8:	f107 030c 	add.w	r3, r7, #12
 80018dc:	4619      	mov	r1, r3
 80018de:	4620      	mov	r0, r4
 80018e0:	f003 fb92 	bl	8005008 <msgbox_publish>

		crsf_framing_gps_time(&crsf_frame, nav_pvt_frame.year, nav_pvt_frame.month, nav_pvt_frame.day, nav_pvt_frame.hour, nav_pvt_frame.minuate, nav_pvt_frame.second, 0);
 80018e4:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 80018e8:	b21c      	sxth	r4, r3
 80018ea:	f897 5052 	ldrb.w	r5, [r7, #82]	@ 0x52
 80018ee:	f897 6053 	ldrb.w	r6, [r7, #83]	@ 0x53
 80018f2:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 80018f6:	607b      	str	r3, [r7, #4]
 80018f8:	f897 2055 	ldrb.w	r2, [r7, #85]	@ 0x55
 80018fc:	f897 1056 	ldrb.w	r1, [r7, #86]	@ 0x56
 8001900:	f107 000c 	add.w	r0, r7, #12
 8001904:	2300      	movs	r3, #0
 8001906:	9303      	str	r3, [sp, #12]
 8001908:	9102      	str	r1, [sp, #8]
 800190a:	9201      	str	r2, [sp, #4]
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	9300      	str	r3, [sp, #0]
 8001910:	4633      	mov	r3, r6
 8001912:	462a      	mov	r2, r5
 8001914:	4621      	mov	r1, r4
 8001916:	f002 f99b 	bl	8003c50 <crsf_framing_gps_time>
		msgbox_publish(s_crsf_tx_msgbox_id, crsf_frame.frame, crsf_get_frame_length(&crsf_frame));
 800191a:	4b1d      	ldr	r3, [pc, #116]	@ (8001990 <neom8n_loop+0x2ec>)
 800191c:	681c      	ldr	r4, [r3, #0]
 800191e:	f107 030c 	add.w	r3, r7, #12
 8001922:	4618      	mov	r0, r3
 8001924:	f7ff fe6e 	bl	8001604 <crsf_get_frame_length>
 8001928:	4603      	mov	r3, r0
 800192a:	461a      	mov	r2, r3
 800192c:	f107 030c 	add.w	r3, r7, #12
 8001930:	4619      	mov	r1, r3
 8001932:	4620      	mov	r0, r4
 8001934:	f003 fb68 	bl	8005008 <msgbox_publish>
 8001938:	e000      	b.n	800193c <neom8n_loop+0x298>
			continue;
 800193a:	bf00      	nop
	while (ubx_pop_frame_queue(&s_neom8n_ubx_frame_queue, &ubx_frame)) {
 800193c:	f107 03a8 	add.w	r3, r7, #168	@ 0xa8
 8001940:	4619      	mov	r1, r3
 8001942:	480e      	ldr	r0, [pc, #56]	@ (800197c <neom8n_loop+0x2d8>)
 8001944:	f003 f8d2 	bl	8004aec <ubx_pop_frame_queue>
 8001948:	4603      	mov	r3, r0
 800194a:	2b00      	cmp	r3, #0
 800194c:	f47f aef3 	bne.w	8001736 <neom8n_loop+0x92>

	}

	HAL_UART_Receive_DMA(s_neom8n_huart, s_uart_rx_buf, NEOM8N_LEN_RXBUF);
 8001950:	4b11      	ldr	r3, [pc, #68]	@ (8001998 <neom8n_loop+0x2f4>)
 8001952:	2296      	movs	r2, #150	@ 0x96
 8001954:	4908      	ldr	r1, [pc, #32]	@ (8001978 <neom8n_loop+0x2d4>)
 8001956:	4618      	mov	r0, r3
 8001958:	f008 f9b5 	bl	8009cc6 <HAL_UART_Receive_DMA>
 800195c:	e000      	b.n	8001960 <neom8n_loop+0x2bc>
		return;
 800195e:	bf00      	nop

}
 8001960:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 8001964:	46bd      	mov	sp, r7
 8001966:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800196a:	bf00      	nop
 800196c:	20000e50 	.word	0x20000e50
 8001970:	0800bf00 	.word	0x0800bf00
 8001974:	0800bf64 	.word	0x0800bf64
 8001978:	20000db4 	.word	0x20000db4
 800197c:	20000e54 	.word	0x20000e54
 8001980:	4031c71c 	.word	0x4031c71c
 8001984:	20000f20 	.word	0x20000f20
 8001988:	42c80000 	.word	0x42c80000
 800198c:	408f4000 	.word	0x408f4000
 8001990:	20000e4c 	.word	0x20000e4c
 8001994:	447a0000 	.word	0x447a0000
 8001998:	20003f94 	.word	0x20003f94

0800199c <neom8n_uart_rx_cplt_callback>:




void neom8n_uart_rx_cplt_callback(UART_HandleTypeDef *huart)
{
 800199c:	b480      	push	{r7}
 800199e:	b083      	sub	sp, #12
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	6078      	str	r0, [r7, #4]
	if (huart->Instance == s_neom8n_huart->Instance) {
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	681a      	ldr	r2, [r3, #0]
 80019a8:	4b06      	ldr	r3, [pc, #24]	@ (80019c4 <neom8n_uart_rx_cplt_callback+0x28>)
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	429a      	cmp	r2, r3
 80019ae:	d102      	bne.n	80019b6 <neom8n_uart_rx_cplt_callback+0x1a>
		s_is_uart_rx_buf_full = true;
 80019b0:	4b05      	ldr	r3, [pc, #20]	@ (80019c8 <neom8n_uart_rx_cplt_callback+0x2c>)
 80019b2:	2201      	movs	r2, #1
 80019b4:	701a      	strb	r2, [r3, #0]
	}

}
 80019b6:	bf00      	nop
 80019b8:	370c      	adds	r7, #12
 80019ba:	46bd      	mov	sp, r7
 80019bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c0:	4770      	bx	lr
 80019c2:	bf00      	nop
 80019c4:	20003f94 	.word	0x20003f94
 80019c8:	20000e50 	.word	0x20000e50

080019cc <crsf_get_len>:
{
 80019cc:	b580      	push	{r7, lr}
 80019ce:	b082      	sub	sp, #8
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	6078      	str	r0, [r7, #4]
	assert(frame);
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d105      	bne.n	80019e6 <crsf_get_len+0x1a>
 80019da:	4b06      	ldr	r3, [pc, #24]	@ (80019f4 <crsf_get_len+0x28>)
 80019dc:	4a06      	ldr	r2, [pc, #24]	@ (80019f8 <crsf_get_len+0x2c>)
 80019de:	21ba      	movs	r1, #186	@ 0xba
 80019e0:	4806      	ldr	r0, [pc, #24]	@ (80019fc <crsf_get_len+0x30>)
 80019e2:	f008 ff37 	bl	800a854 <__assert_func>
	return frame->frame[CRSF_IDX_LEN];
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	785b      	ldrb	r3, [r3, #1]
}
 80019ea:	4618      	mov	r0, r3
 80019ec:	3708      	adds	r7, #8
 80019ee:	46bd      	mov	sp, r7
 80019f0:	bd80      	pop	{r7, pc}
 80019f2:	bf00      	nop
 80019f4:	0800bfa4 	.word	0x0800bfa4
 80019f8:	0800c5c4 	.word	0x0800c5c4
 80019fc:	0800bfac 	.word	0x0800bfac

08001a00 <crsf_get_frame_length>:
{
 8001a00:	b580      	push	{r7, lr}
 8001a02:	b082      	sub	sp, #8
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	6078      	str	r0, [r7, #4]
	assert(frame);
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d105      	bne.n	8001a1a <crsf_get_frame_length+0x1a>
 8001a0e:	4b08      	ldr	r3, [pc, #32]	@ (8001a30 <crsf_get_frame_length+0x30>)
 8001a10:	4a08      	ldr	r2, [pc, #32]	@ (8001a34 <crsf_get_frame_length+0x34>)
 8001a12:	21e0      	movs	r1, #224	@ 0xe0
 8001a14:	4808      	ldr	r0, [pc, #32]	@ (8001a38 <crsf_get_frame_length+0x38>)
 8001a16:	f008 ff1d 	bl	800a854 <__assert_func>
	return crsf_get_len(frame) + CRSF_LEN_SYNC + CRSF_LEN_LEN;
 8001a1a:	6878      	ldr	r0, [r7, #4]
 8001a1c:	f7ff ffd6 	bl	80019cc <crsf_get_len>
 8001a20:	4603      	mov	r3, r0
 8001a22:	3302      	adds	r3, #2
 8001a24:	b2db      	uxtb	r3, r3
}
 8001a26:	4618      	mov	r0, r3
 8001a28:	3708      	adds	r7, #8
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	bd80      	pop	{r7, pc}
 8001a2e:	bf00      	nop
 8001a30:	0800bfa4 	.word	0x0800bfa4
 8001a34:	0800c5ac 	.word	0x0800c5ac
 8001a38:	0800bfac 	.word	0x0800bfac
 8001a3c:	00000000 	.word	0x00000000

08001a40 <DEG_TO_RAD>:
#include <math.h>

#define RADIAN (180.0f/M_PI)

static inline float DEG_TO_RAD(float degree)
{
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b082      	sub	sp, #8
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	ed87 0a01 	vstr	s0, [r7, #4]
	return degree / RADIAN;
 8001a4a:	6878      	ldr	r0, [r7, #4]
 8001a4c:	f7fe fd7c 	bl	8000548 <__aeabi_f2d>
 8001a50:	a309      	add	r3, pc, #36	@ (adr r3, 8001a78 <DEG_TO_RAD+0x38>)
 8001a52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a56:	f7fe fef9 	bl	800084c <__aeabi_ddiv>
 8001a5a:	4602      	mov	r2, r0
 8001a5c:	460b      	mov	r3, r1
 8001a5e:	4610      	mov	r0, r2
 8001a60:	4619      	mov	r1, r3
 8001a62:	f7fe fffb 	bl	8000a5c <__aeabi_d2f>
 8001a66:	4603      	mov	r3, r0
 8001a68:	ee07 3a90 	vmov	s15, r3
}
 8001a6c:	eeb0 0a67 	vmov.f32	s0, s15
 8001a70:	3708      	adds	r7, #8
 8001a72:	46bd      	mov	sp, r7
 8001a74:	bd80      	pop	{r7, pc}
 8001a76:	bf00      	nop
 8001a78:	1a63c1f8 	.word	0x1a63c1f8
 8001a7c:	404ca5dc 	.word	0x404ca5dc

08001a80 <map>:
static struct compfilter s_comfilter;

static uint32_t s_tx_crsf_msgbox_id;

float map(float x, float min_in, float max_in, float min_out, float max_out)
{
 8001a80:	b480      	push	{r7}
 8001a82:	b087      	sub	sp, #28
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	ed87 0a05 	vstr	s0, [r7, #20]
 8001a8a:	edc7 0a04 	vstr	s1, [r7, #16]
 8001a8e:	ed87 1a03 	vstr	s2, [r7, #12]
 8001a92:	edc7 1a02 	vstr	s3, [r7, #8]
 8001a96:	ed87 2a01 	vstr	s4, [r7, #4]
	return (x - min_in) * (max_out - min_out) / (max_in - min_in) + min_out;
 8001a9a:	ed97 7a05 	vldr	s14, [r7, #20]
 8001a9e:	edd7 7a04 	vldr	s15, [r7, #16]
 8001aa2:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001aa6:	edd7 6a01 	vldr	s13, [r7, #4]
 8001aaa:	edd7 7a02 	vldr	s15, [r7, #8]
 8001aae:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8001ab2:	ee67 6a27 	vmul.f32	s13, s14, s15
 8001ab6:	ed97 7a03 	vldr	s14, [r7, #12]
 8001aba:	edd7 7a04 	vldr	s15, [r7, #16]
 8001abe:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001ac2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001ac6:	edd7 7a02 	vldr	s15, [r7, #8]
 8001aca:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 8001ace:	eeb0 0a67 	vmov.f32	s0, s15
 8001ad2:	371c      	adds	r7, #28
 8001ad4:	46bd      	mov	sp, r7
 8001ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ada:	4770      	bx	lr

08001adc <app_icm20602_init>:

bool app_icm20602_init()
{
 8001adc:	b580      	push	{r7, lr}
 8001ade:	b082      	sub	sp, #8
 8001ae0:	af02      	add	r7, sp, #8
	if (!icm20602_init(&s_icm20602, &hspi2, ICM20602_CS_GPIO_Port, ICM20602_CS_Pin, ICM20602_INT_GPIO_Port, ICM20602_INT_Pin, 4000.0/65536.0, 32.0/65536.0, 0.996)) {
 8001ae2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001ae6:	9301      	str	r3, [sp, #4]
 8001ae8:	4b4d      	ldr	r3, [pc, #308]	@ (8001c20 <app_icm20602_init+0x144>)
 8001aea:	9300      	str	r3, [sp, #0]
 8001aec:	ed9f 1a4d 	vldr	s2, [pc, #308]	@ 8001c24 <app_icm20602_init+0x148>
 8001af0:	eddf 0a4d 	vldr	s1, [pc, #308]	@ 8001c28 <app_icm20602_init+0x14c>
 8001af4:	ed9f 0a4d 	vldr	s0, [pc, #308]	@ 8001c2c <app_icm20602_init+0x150>
 8001af8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001afc:	4a48      	ldr	r2, [pc, #288]	@ (8001c20 <app_icm20602_init+0x144>)
 8001afe:	494c      	ldr	r1, [pc, #304]	@ (8001c30 <app_icm20602_init+0x154>)
 8001b00:	484c      	ldr	r0, [pc, #304]	@ (8001c34 <app_icm20602_init+0x158>)
 8001b02:	f000 fda9 	bl	8002658 <icm20602_init>
 8001b06:	4603      	mov	r3, r0
 8001b08:	f083 0301 	eor.w	r3, r3, #1
 8001b0c:	b2db      	uxtb	r3, r3
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d001      	beq.n	8001b16 <app_icm20602_init+0x3a>
		return false;
 8001b12:	2300      	movs	r3, #0
 8001b14:	e080      	b.n	8001c18 <app_icm20602_init+0x13c>
	}
	HAL_Delay(50);
 8001b16:	2032      	movs	r0, #50	@ 0x32
 8001b18:	f004 fd64 	bl	80065e4 <HAL_Delay>

	// PWR_MGMT_2 0x6C
	//	ret = icm20602_write_spi_byte(&s_icm20602, ICM20602_REG_PWR_MGMT_2, 0x38); // Disable Acc(bit5:3-111), Enable Gyro(bit2:0-000)
	if (!icm20602_write_spi_byte(&s_icm20602, ICM20602_REG_PWR_MGMT_2, 0x00)) {
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	216c      	movs	r1, #108	@ 0x6c
 8001b20:	4844      	ldr	r0, [pc, #272]	@ (8001c34 <app_icm20602_init+0x158>)
 8001b22:	f000 fd85 	bl	8002630 <icm20602_write_spi_byte>
 8001b26:	4603      	mov	r3, r0
 8001b28:	f083 0301 	eor.w	r3, r3, #1
 8001b2c:	b2db      	uxtb	r3, r3
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d001      	beq.n	8001b36 <app_icm20602_init+0x5a>
		return false;
 8001b32:	2300      	movs	r3, #0
 8001b34:	e070      	b.n	8001c18 <app_icm20602_init+0x13c>
	}

	// set sample rate to 1000Hz and apply a software filter
	if (!icm20602_write_spi_byte(&s_icm20602, ICM20602_REG_SMPLRT_DIV, 0x00)) {
 8001b36:	2200      	movs	r2, #0
 8001b38:	2119      	movs	r1, #25
 8001b3a:	483e      	ldr	r0, [pc, #248]	@ (8001c34 <app_icm20602_init+0x158>)
 8001b3c:	f000 fd78 	bl	8002630 <icm20602_write_spi_byte>
 8001b40:	4603      	mov	r3, r0
 8001b42:	f083 0301 	eor.w	r3, r3, #1
 8001b46:	b2db      	uxtb	r3, r3
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d001      	beq.n	8001b50 <app_icm20602_init+0x74>
		return false;
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	e063      	b.n	8001c18 <app_icm20602_init+0x13c>
	}
	HAL_Delay(50);
 8001b50:	2032      	movs	r0, #50	@ 0x32
 8001b52:	f004 fd47 	bl	80065e4 <HAL_Delay>

	// Gyro DLPF Config
	//icm20602_write_spi_byte(CONFIG, 0x00); // Gyro LPF fc 250Hz(bit2:0-000)
	// Gyro LPF fc 20Hz(bit2:0-100) at 1kHz sample rate
	if (!icm20602_write_spi_byte(&s_icm20602, ICM20602_REG_CONFIG, 0x05)) {
 8001b56:	2205      	movs	r2, #5
 8001b58:	211a      	movs	r1, #26
 8001b5a:	4836      	ldr	r0, [pc, #216]	@ (8001c34 <app_icm20602_init+0x158>)
 8001b5c:	f000 fd68 	bl	8002630 <icm20602_write_spi_byte>
 8001b60:	4603      	mov	r3, r0
 8001b62:	f083 0301 	eor.w	r3, r3, #1
 8001b66:	b2db      	uxtb	r3, r3
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d001      	beq.n	8001b70 <app_icm20602_init+0x94>
		return false;
 8001b6c:	2300      	movs	r3, #0
 8001b6e:	e053      	b.n	8001c18 <app_icm20602_init+0x13c>
	}
	HAL_Delay(50);
 8001b70:	2032      	movs	r0, #50	@ 0x32
 8001b72:	f004 fd37 	bl	80065e4 <HAL_Delay>

	// GYRO_CONFIG 0x1B
	// +- 2000dps
	if (!icm20602_write_spi_byte(&s_icm20602, ICM20602_REG_GYRO_CONFIG, 0x18)) {
 8001b76:	2218      	movs	r2, #24
 8001b78:	211b      	movs	r1, #27
 8001b7a:	482e      	ldr	r0, [pc, #184]	@ (8001c34 <app_icm20602_init+0x158>)
 8001b7c:	f000 fd58 	bl	8002630 <icm20602_write_spi_byte>
 8001b80:	4603      	mov	r3, r0
 8001b82:	f083 0301 	eor.w	r3, r3, #1
 8001b86:	b2db      	uxtb	r3, r3
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d001      	beq.n	8001b90 <app_icm20602_init+0xb4>
		return false;
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	e043      	b.n	8001c18 <app_icm20602_init+0x13c>
	}
	HAL_Delay(50);
 8001b90:	2032      	movs	r0, #50	@ 0x32
 8001b92:	f004 fd27 	bl	80065e4 <HAL_Delay>

	// ACCEL_CONFIG 0x1C
	// Acc sensitivity +-16g
	if (!icm20602_write_spi_byte(&s_icm20602, ICM20602_REG_ACCEL_CONFIG, 0x18)) {
 8001b96:	2218      	movs	r2, #24
 8001b98:	211c      	movs	r1, #28
 8001b9a:	4826      	ldr	r0, [pc, #152]	@ (8001c34 <app_icm20602_init+0x158>)
 8001b9c:	f000 fd48 	bl	8002630 <icm20602_write_spi_byte>
 8001ba0:	4603      	mov	r3, r0
 8001ba2:	f083 0301 	eor.w	r3, r3, #1
 8001ba6:	b2db      	uxtb	r3, r3
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d001      	beq.n	8001bb0 <app_icm20602_init+0xd4>
		return false;
 8001bac:	2300      	movs	r3, #0
 8001bae:	e033      	b.n	8001c18 <app_icm20602_init+0x13c>
	}
	HAL_Delay(50);
 8001bb0:	2032      	movs	r0, #50	@ 0x32
 8001bb2:	f004 fd17 	bl	80065e4 <HAL_Delay>

	// ACCEL_CONFIG2 0x1D
	// Acc FCHOICE 1kHz(bit3-0), DLPF fc 44.8Hz(bit2:0-011)
	if (!icm20602_write_spi_byte(&s_icm20602, ICM20602_REG_ACCEL_CONFIG2, 0x03)) {
 8001bb6:	2203      	movs	r2, #3
 8001bb8:	211d      	movs	r1, #29
 8001bba:	481e      	ldr	r0, [pc, #120]	@ (8001c34 <app_icm20602_init+0x158>)
 8001bbc:	f000 fd38 	bl	8002630 <icm20602_write_spi_byte>
 8001bc0:	4603      	mov	r3, r0
 8001bc2:	f083 0301 	eor.w	r3, r3, #1
 8001bc6:	b2db      	uxtb	r3, r3
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d001      	beq.n	8001bd0 <app_icm20602_init+0xf4>
		return false;
 8001bcc:	2300      	movs	r3, #0
 8001bce:	e023      	b.n	8001c18 <app_icm20602_init+0x13c>
	}
	HAL_Delay(50);
 8001bd0:	2032      	movs	r0, #50	@ 0x32
 8001bd2:	f004 fd07 	bl	80065e4 <HAL_Delay>

	if (!icm20602_calibrate_gyro(&s_icm20602)) {
 8001bd6:	4817      	ldr	r0, [pc, #92]	@ (8001c34 <app_icm20602_init+0x158>)
 8001bd8:	f000 ff84 	bl	8002ae4 <icm20602_calibrate_gyro>
 8001bdc:	4603      	mov	r3, r0
 8001bde:	f083 0301 	eor.w	r3, r3, #1
 8001be2:	b2db      	uxtb	r3, r3
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d001      	beq.n	8001bec <app_icm20602_init+0x110>
		return false;
 8001be8:	2300      	movs	r3, #0
 8001bea:	e015      	b.n	8001c18 <app_icm20602_init+0x13c>
	}
	HAL_Delay(50);
 8001bec:	2032      	movs	r0, #50	@ 0x32
 8001bee:	f004 fcf9 	bl	80065e4 <HAL_Delay>


	if (!msgbox_get(TRCIVR_MSGBOX_NAME_CRSF_TX, TRCIVR_MSGBOX_NAMELEN_CRSF_TX, &s_tx_crsf_msgbox_id)) {
 8001bf2:	4a11      	ldr	r2, [pc, #68]	@ (8001c38 <app_icm20602_init+0x15c>)
 8001bf4:	2107      	movs	r1, #7
 8001bf6:	4811      	ldr	r0, [pc, #68]	@ (8001c3c <app_icm20602_init+0x160>)
 8001bf8:	f003 f9e8 	bl	8004fcc <msgbox_get>
 8001bfc:	4603      	mov	r3, r0
 8001bfe:	f083 0301 	eor.w	r3, r3, #1
 8001c02:	b2db      	uxtb	r3, r3
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d001      	beq.n	8001c0c <app_icm20602_init+0x130>
		return false;
 8001c08:	2300      	movs	r3, #0
 8001c0a:	e005      	b.n	8001c18 <app_icm20602_init+0x13c>
	}

	compfilter_init(&s_comfilter, 0.06);
 8001c0c:	ed9f 0a0c 	vldr	s0, [pc, #48]	@ 8001c40 <app_icm20602_init+0x164>
 8001c10:	480c      	ldr	r0, [pc, #48]	@ (8001c44 <app_icm20602_init+0x168>)
 8001c12:	f001 f8f7 	bl	8002e04 <compfilter_init>

	return true;
 8001c16:	2301      	movs	r3, #1
}
 8001c18:	4618      	mov	r0, r3
 8001c1a:	46bd      	mov	sp, r7
 8001c1c:	bd80      	pop	{r7, pc}
 8001c1e:	bf00      	nop
 8001c20:	40020400 	.word	0x40020400
 8001c24:	3f7ef9db 	.word	0x3f7ef9db
 8001c28:	3a000000 	.word	0x3a000000
 8001c2c:	3d7a0000 	.word	0x3d7a0000
 8001c30:	20003d88 	.word	0x20003d88
 8001c34:	20000f24 	.word	0x20000f24
 8001c38:	20000f64 	.word	0x20000f64
 8001c3c:	0800c014 	.word	0x0800c014
 8001c40:	3d75c28f 	.word	0x3d75c28f
 8001c44:	20000f40 	.word	0x20000f40

08001c48 <app_icm20602_loop>:

static float s_x_accel_g, s_y_accel_g, s_z_accel_g;
static float s_x_gyro_dps, s_y_gyro_dps, s_z_gyro_dps;

void app_icm20602_loop()
{
 8001c48:	b5b0      	push	{r4, r5, r7, lr}
 8001c4a:	b094      	sub	sp, #80	@ 0x50
 8001c4c:	af04      	add	r7, sp, #16
	if (icm20602_is_data_ready(&s_icm20602)) {
 8001c4e:	48d2      	ldr	r0, [pc, #840]	@ (8001f98 <app_icm20602_loop+0x350>)
 8001c50:	f000 feca 	bl	80029e8 <icm20602_is_data_ready>
 8001c54:	4603      	mov	r3, r0
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	f000 81ef 	beq.w	800203a <app_icm20602_loop+0x3f2>
		struct crsf_frame frame = {0,};
 8001c5c:	4bcf      	ldr	r3, [pc, #828]	@ (8001f9c <app_icm20602_loop+0x354>)
 8001c5e:	463c      	mov	r4, r7
 8001c60:	461d      	mov	r5, r3
 8001c62:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001c64:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001c66:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001c68:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001c6a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001c6c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001c6e:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001c72:	c407      	stmia	r4!, {r0, r1, r2}
 8001c74:	8023      	strh	r3, [r4, #0]

		icm20602_get_accel_gyro_lsb(&s_icm20602, &s_x_accel_lsb, &s_y_accel_lsb, &s_z_accel_lsb, &s_x_gyro_lsb, &s_y_gyro_lsb, &s_z_gyro_lsb);
 8001c76:	4bca      	ldr	r3, [pc, #808]	@ (8001fa0 <app_icm20602_loop+0x358>)
 8001c78:	9302      	str	r3, [sp, #8]
 8001c7a:	4bca      	ldr	r3, [pc, #808]	@ (8001fa4 <app_icm20602_loop+0x35c>)
 8001c7c:	9301      	str	r3, [sp, #4]
 8001c7e:	4bca      	ldr	r3, [pc, #808]	@ (8001fa8 <app_icm20602_loop+0x360>)
 8001c80:	9300      	str	r3, [sp, #0]
 8001c82:	4bca      	ldr	r3, [pc, #808]	@ (8001fac <app_icm20602_loop+0x364>)
 8001c84:	4aca      	ldr	r2, [pc, #808]	@ (8001fb0 <app_icm20602_loop+0x368>)
 8001c86:	49cb      	ldr	r1, [pc, #812]	@ (8001fb4 <app_icm20602_loop+0x36c>)
 8001c88:	48c3      	ldr	r0, [pc, #780]	@ (8001f98 <app_icm20602_loop+0x350>)
 8001c8a:	f000 fda7 	bl	80027dc <icm20602_get_accel_gyro_lsb>
		icm20602_parse_accel(&s_icm20602, s_x_accel_lsb, s_y_accel_lsb, s_z_accel_lsb, &s_x_accel_g, &s_y_accel_g, &s_z_accel_g);
 8001c8e:	4bc9      	ldr	r3, [pc, #804]	@ (8001fb4 <app_icm20602_loop+0x36c>)
 8001c90:	f9b3 1000 	ldrsh.w	r1, [r3]
 8001c94:	4bc6      	ldr	r3, [pc, #792]	@ (8001fb0 <app_icm20602_loop+0x368>)
 8001c96:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001c9a:	4bc4      	ldr	r3, [pc, #784]	@ (8001fac <app_icm20602_loop+0x364>)
 8001c9c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001ca0:	48c5      	ldr	r0, [pc, #788]	@ (8001fb8 <app_icm20602_loop+0x370>)
 8001ca2:	9002      	str	r0, [sp, #8]
 8001ca4:	48c5      	ldr	r0, [pc, #788]	@ (8001fbc <app_icm20602_loop+0x374>)
 8001ca6:	9001      	str	r0, [sp, #4]
 8001ca8:	48c5      	ldr	r0, [pc, #788]	@ (8001fc0 <app_icm20602_loop+0x378>)
 8001caa:	9000      	str	r0, [sp, #0]
 8001cac:	48ba      	ldr	r0, [pc, #744]	@ (8001f98 <app_icm20602_loop+0x350>)
 8001cae:	f000 ffbd 	bl	8002c2c <icm20602_parse_accel>
		icm20602_parse_gyro(&s_icm20602, s_x_gyro_lsb, s_y_gyro_lsb, s_z_gyro_lsb, &s_x_gyro_dps, &s_y_gyro_dps, &s_z_gyro_dps);
 8001cb2:	4bbd      	ldr	r3, [pc, #756]	@ (8001fa8 <app_icm20602_loop+0x360>)
 8001cb4:	f9b3 1000 	ldrsh.w	r1, [r3]
 8001cb8:	4bba      	ldr	r3, [pc, #744]	@ (8001fa4 <app_icm20602_loop+0x35c>)
 8001cba:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001cbe:	4bb8      	ldr	r3, [pc, #736]	@ (8001fa0 <app_icm20602_loop+0x358>)
 8001cc0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001cc4:	48bf      	ldr	r0, [pc, #764]	@ (8001fc4 <app_icm20602_loop+0x37c>)
 8001cc6:	9002      	str	r0, [sp, #8]
 8001cc8:	48bf      	ldr	r0, [pc, #764]	@ (8001fc8 <app_icm20602_loop+0x380>)
 8001cca:	9001      	str	r0, [sp, #4]
 8001ccc:	48bf      	ldr	r0, [pc, #764]	@ (8001fcc <app_icm20602_loop+0x384>)
 8001cce:	9000      	str	r0, [sp, #0]
 8001cd0:	48b1      	ldr	r0, [pc, #708]	@ (8001f98 <app_icm20602_loop+0x350>)
 8001cd2:	f000 ff5f 	bl	8002b94 <icm20602_parse_gyro>

		compfilter_calc_angle(&s_comfilter, s_x_accel_g, s_y_accel_g, s_z_accel_g, s_x_gyro_dps, s_y_gyro_dps, s_z_gyro_dps);
 8001cd6:	4bba      	ldr	r3, [pc, #744]	@ (8001fc0 <app_icm20602_loop+0x378>)
 8001cd8:	edd3 7a00 	vldr	s15, [r3]
 8001cdc:	4bb7      	ldr	r3, [pc, #732]	@ (8001fbc <app_icm20602_loop+0x374>)
 8001cde:	ed93 7a00 	vldr	s14, [r3]
 8001ce2:	4bb5      	ldr	r3, [pc, #724]	@ (8001fb8 <app_icm20602_loop+0x370>)
 8001ce4:	edd3 6a00 	vldr	s13, [r3]
 8001ce8:	4bb8      	ldr	r3, [pc, #736]	@ (8001fcc <app_icm20602_loop+0x384>)
 8001cea:	ed93 6a00 	vldr	s12, [r3]
 8001cee:	4bb6      	ldr	r3, [pc, #728]	@ (8001fc8 <app_icm20602_loop+0x380>)
 8001cf0:	edd3 5a00 	vldr	s11, [r3]
 8001cf4:	4bb3      	ldr	r3, [pc, #716]	@ (8001fc4 <app_icm20602_loop+0x37c>)
 8001cf6:	ed93 5a00 	vldr	s10, [r3]
 8001cfa:	eef0 2a45 	vmov.f32	s5, s10
 8001cfe:	eeb0 2a65 	vmov.f32	s4, s11
 8001d02:	eef0 1a46 	vmov.f32	s3, s12
 8001d06:	eeb0 1a66 	vmov.f32	s2, s13
 8001d0a:	eef0 0a47 	vmov.f32	s1, s14
 8001d0e:	eeb0 0a67 	vmov.f32	s0, s15
 8001d12:	48af      	ldr	r0, [pc, #700]	@ (8001fd0 <app_icm20602_loop+0x388>)
 8001d14:	f001 f898 	bl	8002e48 <compfilter_calc_angle>

		s_x_accel_g = map(s_x_accel_g, -16, 16, 16, -16);
 8001d18:	4ba9      	ldr	r3, [pc, #676]	@ (8001fc0 <app_icm20602_loop+0x378>)
 8001d1a:	edd3 7a00 	vldr	s15, [r3]
 8001d1e:	eebb 2a00 	vmov.f32	s4, #176	@ 0xc1800000 -16.0
 8001d22:	eef3 1a00 	vmov.f32	s3, #48	@ 0x41800000  16.0
 8001d26:	eeb3 1a00 	vmov.f32	s2, #48	@ 0x41800000  16.0
 8001d2a:	eefb 0a00 	vmov.f32	s1, #176	@ 0xc1800000 -16.0
 8001d2e:	eeb0 0a67 	vmov.f32	s0, s15
 8001d32:	f7ff fea5 	bl	8001a80 <map>
 8001d36:	eef0 7a40 	vmov.f32	s15, s0
 8001d3a:	4ba1      	ldr	r3, [pc, #644]	@ (8001fc0 <app_icm20602_loop+0x378>)
 8001d3c:	edc3 7a00 	vstr	s15, [r3]
		s_y_accel_g = map(s_y_accel_g, -16, 16, 16, -16);
 8001d40:	4b9e      	ldr	r3, [pc, #632]	@ (8001fbc <app_icm20602_loop+0x374>)
 8001d42:	edd3 7a00 	vldr	s15, [r3]
 8001d46:	eebb 2a00 	vmov.f32	s4, #176	@ 0xc1800000 -16.0
 8001d4a:	eef3 1a00 	vmov.f32	s3, #48	@ 0x41800000  16.0
 8001d4e:	eeb3 1a00 	vmov.f32	s2, #48	@ 0x41800000  16.0
 8001d52:	eefb 0a00 	vmov.f32	s1, #176	@ 0xc1800000 -16.0
 8001d56:	eeb0 0a67 	vmov.f32	s0, s15
 8001d5a:	f7ff fe91 	bl	8001a80 <map>
 8001d5e:	eef0 7a40 	vmov.f32	s15, s0
 8001d62:	4b96      	ldr	r3, [pc, #600]	@ (8001fbc <app_icm20602_loop+0x374>)
 8001d64:	edc3 7a00 	vstr	s15, [r3]
		s_z_accel_g = map(s_z_accel_g, -16, 16, 16, -16);
 8001d68:	4b93      	ldr	r3, [pc, #588]	@ (8001fb8 <app_icm20602_loop+0x370>)
 8001d6a:	edd3 7a00 	vldr	s15, [r3]
 8001d6e:	eebb 2a00 	vmov.f32	s4, #176	@ 0xc1800000 -16.0
 8001d72:	eef3 1a00 	vmov.f32	s3, #48	@ 0x41800000  16.0
 8001d76:	eeb3 1a00 	vmov.f32	s2, #48	@ 0x41800000  16.0
 8001d7a:	eefb 0a00 	vmov.f32	s1, #176	@ 0xc1800000 -16.0
 8001d7e:	eeb0 0a67 	vmov.f32	s0, s15
 8001d82:	f7ff fe7d 	bl	8001a80 <map>
 8001d86:	eef0 7a40 	vmov.f32	s15, s0
 8001d8a:	4b8b      	ldr	r3, [pc, #556]	@ (8001fb8 <app_icm20602_loop+0x370>)
 8001d8c:	edc3 7a00 	vstr	s15, [r3]

		s_x_gyro_dps = map(s_x_gyro_dps, -2000, 2000, 2000, -2000);
 8001d90:	4b8e      	ldr	r3, [pc, #568]	@ (8001fcc <app_icm20602_loop+0x384>)
 8001d92:	edd3 7a00 	vldr	s15, [r3]
 8001d96:	ed9f 2a8f 	vldr	s4, [pc, #572]	@ 8001fd4 <app_icm20602_loop+0x38c>
 8001d9a:	eddf 1a8f 	vldr	s3, [pc, #572]	@ 8001fd8 <app_icm20602_loop+0x390>
 8001d9e:	ed9f 1a8e 	vldr	s2, [pc, #568]	@ 8001fd8 <app_icm20602_loop+0x390>
 8001da2:	eddf 0a8c 	vldr	s1, [pc, #560]	@ 8001fd4 <app_icm20602_loop+0x38c>
 8001da6:	eeb0 0a67 	vmov.f32	s0, s15
 8001daa:	f7ff fe69 	bl	8001a80 <map>
 8001dae:	eef0 7a40 	vmov.f32	s15, s0
 8001db2:	4b86      	ldr	r3, [pc, #536]	@ (8001fcc <app_icm20602_loop+0x384>)
 8001db4:	edc3 7a00 	vstr	s15, [r3]
		s_y_gyro_dps = map(s_y_gyro_dps, -2000, 2000, 2000, -2000);
 8001db8:	4b83      	ldr	r3, [pc, #524]	@ (8001fc8 <app_icm20602_loop+0x380>)
 8001dba:	edd3 7a00 	vldr	s15, [r3]
 8001dbe:	ed9f 2a85 	vldr	s4, [pc, #532]	@ 8001fd4 <app_icm20602_loop+0x38c>
 8001dc2:	eddf 1a85 	vldr	s3, [pc, #532]	@ 8001fd8 <app_icm20602_loop+0x390>
 8001dc6:	ed9f 1a84 	vldr	s2, [pc, #528]	@ 8001fd8 <app_icm20602_loop+0x390>
 8001dca:	eddf 0a82 	vldr	s1, [pc, #520]	@ 8001fd4 <app_icm20602_loop+0x38c>
 8001dce:	eeb0 0a67 	vmov.f32	s0, s15
 8001dd2:	f7ff fe55 	bl	8001a80 <map>
 8001dd6:	eef0 7a40 	vmov.f32	s15, s0
 8001dda:	4b7b      	ldr	r3, [pc, #492]	@ (8001fc8 <app_icm20602_loop+0x380>)
 8001ddc:	edc3 7a00 	vstr	s15, [r3]
		s_z_gyro_dps = map(s_z_gyro_dps, -2000, 2000, 2000, -2000);
 8001de0:	4b78      	ldr	r3, [pc, #480]	@ (8001fc4 <app_icm20602_loop+0x37c>)
 8001de2:	edd3 7a00 	vldr	s15, [r3]
 8001de6:	ed9f 2a7b 	vldr	s4, [pc, #492]	@ 8001fd4 <app_icm20602_loop+0x38c>
 8001dea:	eddf 1a7b 	vldr	s3, [pc, #492]	@ 8001fd8 <app_icm20602_loop+0x390>
 8001dee:	ed9f 1a7a 	vldr	s2, [pc, #488]	@ 8001fd8 <app_icm20602_loop+0x390>
 8001df2:	eddf 0a78 	vldr	s1, [pc, #480]	@ 8001fd4 <app_icm20602_loop+0x38c>
 8001df6:	eeb0 0a67 	vmov.f32	s0, s15
 8001dfa:	f7ff fe41 	bl	8001a80 <map>
 8001dfe:	eef0 7a40 	vmov.f32	s15, s0
 8001e02:	4b70      	ldr	r3, [pc, #448]	@ (8001fc4 <app_icm20602_loop+0x37c>)
 8001e04:	edc3 7a00 	vstr	s15, [r3]

		s_comfilter.pitch_deg = map(s_comfilter.pitch_deg, -180, 180, 180, -180);
 8001e08:	4b71      	ldr	r3, [pc, #452]	@ (8001fd0 <app_icm20602_loop+0x388>)
 8001e0a:	edd3 7a02 	vldr	s15, [r3, #8]
 8001e0e:	ed9f 2a73 	vldr	s4, [pc, #460]	@ 8001fdc <app_icm20602_loop+0x394>
 8001e12:	eddf 1a73 	vldr	s3, [pc, #460]	@ 8001fe0 <app_icm20602_loop+0x398>
 8001e16:	ed9f 1a72 	vldr	s2, [pc, #456]	@ 8001fe0 <app_icm20602_loop+0x398>
 8001e1a:	eddf 0a70 	vldr	s1, [pc, #448]	@ 8001fdc <app_icm20602_loop+0x394>
 8001e1e:	eeb0 0a67 	vmov.f32	s0, s15
 8001e22:	f7ff fe2d 	bl	8001a80 <map>
 8001e26:	eef0 7a40 	vmov.f32	s15, s0
 8001e2a:	4b69      	ldr	r3, [pc, #420]	@ (8001fd0 <app_icm20602_loop+0x388>)
 8001e2c:	edc3 7a02 	vstr	s15, [r3, #8]
		s_comfilter.roll_deg= map(s_comfilter.roll_deg, -180, 180, 180, -180);
 8001e30:	4b67      	ldr	r3, [pc, #412]	@ (8001fd0 <app_icm20602_loop+0x388>)
 8001e32:	edd3 7a03 	vldr	s15, [r3, #12]
 8001e36:	ed9f 2a69 	vldr	s4, [pc, #420]	@ 8001fdc <app_icm20602_loop+0x394>
 8001e3a:	eddf 1a69 	vldr	s3, [pc, #420]	@ 8001fe0 <app_icm20602_loop+0x398>
 8001e3e:	ed9f 1a68 	vldr	s2, [pc, #416]	@ 8001fe0 <app_icm20602_loop+0x398>
 8001e42:	eddf 0a66 	vldr	s1, [pc, #408]	@ 8001fdc <app_icm20602_loop+0x394>
 8001e46:	eeb0 0a67 	vmov.f32	s0, s15
 8001e4a:	f7ff fe19 	bl	8001a80 <map>
 8001e4e:	eef0 7a40 	vmov.f32	s15, s0
 8001e52:	4b5f      	ldr	r3, [pc, #380]	@ (8001fd0 <app_icm20602_loop+0x388>)
 8001e54:	edc3 7a03 	vstr	s15, [r3, #12]
		s_comfilter.yaw_deg = map(s_comfilter.yaw_deg, -180, 180, 180, -180);
 8001e58:	4b5d      	ldr	r3, [pc, #372]	@ (8001fd0 <app_icm20602_loop+0x388>)
 8001e5a:	edd3 7a04 	vldr	s15, [r3, #16]
 8001e5e:	ed9f 2a5f 	vldr	s4, [pc, #380]	@ 8001fdc <app_icm20602_loop+0x394>
 8001e62:	eddf 1a5f 	vldr	s3, [pc, #380]	@ 8001fe0 <app_icm20602_loop+0x398>
 8001e66:	ed9f 1a5e 	vldr	s2, [pc, #376]	@ 8001fe0 <app_icm20602_loop+0x398>
 8001e6a:	eddf 0a5c 	vldr	s1, [pc, #368]	@ 8001fdc <app_icm20602_loop+0x394>
 8001e6e:	eeb0 0a67 	vmov.f32	s0, s15
 8001e72:	f7ff fe05 	bl	8001a80 <map>
 8001e76:	eef0 7a40 	vmov.f32	s15, s0
 8001e7a:	4b55      	ldr	r3, [pc, #340]	@ (8001fd0 <app_icm20602_loop+0x388>)
 8001e7c:	edc3 7a04 	vstr	s15, [r3, #16]

		crsf_framing_attitude(&frame, (int16_t)(DEG_TO_RAD(s_comfilter.pitch_deg)*10000.0f), (int16_t)(DEG_TO_RAD(s_comfilter.roll_deg)*10000.0f), (int16_t)(DEG_TO_RAD(s_comfilter.yaw_deg)*10000.0f));
 8001e80:	4b53      	ldr	r3, [pc, #332]	@ (8001fd0 <app_icm20602_loop+0x388>)
 8001e82:	edd3 7a02 	vldr	s15, [r3, #8]
 8001e86:	eeb0 0a67 	vmov.f32	s0, s15
 8001e8a:	f7ff fdd9 	bl	8001a40 <DEG_TO_RAD>
 8001e8e:	eef0 7a40 	vmov.f32	s15, s0
 8001e92:	ed9f 7a54 	vldr	s14, [pc, #336]	@ 8001fe4 <app_icm20602_loop+0x39c>
 8001e96:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001e9a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001e9e:	ee17 3a90 	vmov	r3, s15
 8001ea2:	b21c      	sxth	r4, r3
 8001ea4:	4b4a      	ldr	r3, [pc, #296]	@ (8001fd0 <app_icm20602_loop+0x388>)
 8001ea6:	edd3 7a03 	vldr	s15, [r3, #12]
 8001eaa:	eeb0 0a67 	vmov.f32	s0, s15
 8001eae:	f7ff fdc7 	bl	8001a40 <DEG_TO_RAD>
 8001eb2:	eef0 7a40 	vmov.f32	s15, s0
 8001eb6:	ed9f 7a4b 	vldr	s14, [pc, #300]	@ 8001fe4 <app_icm20602_loop+0x39c>
 8001eba:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001ebe:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001ec2:	ee17 3a90 	vmov	r3, s15
 8001ec6:	b21d      	sxth	r5, r3
 8001ec8:	4b41      	ldr	r3, [pc, #260]	@ (8001fd0 <app_icm20602_loop+0x388>)
 8001eca:	edd3 7a04 	vldr	s15, [r3, #16]
 8001ece:	eeb0 0a67 	vmov.f32	s0, s15
 8001ed2:	f7ff fdb5 	bl	8001a40 <DEG_TO_RAD>
 8001ed6:	eef0 7a40 	vmov.f32	s15, s0
 8001eda:	ed9f 7a42 	vldr	s14, [pc, #264]	@ 8001fe4 <app_icm20602_loop+0x39c>
 8001ede:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001ee2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001ee6:	ee17 3a90 	vmov	r3, s15
 8001eea:	b21b      	sxth	r3, r3
 8001eec:	4638      	mov	r0, r7
 8001eee:	462a      	mov	r2, r5
 8001ef0:	4621      	mov	r1, r4
 8001ef2:	f001 ff09 	bl	8003d08 <crsf_framing_attitude>
		msgbox_publish(s_tx_crsf_msgbox_id, frame.frame, crsf_get_frame_length(&frame));
 8001ef6:	4b3c      	ldr	r3, [pc, #240]	@ (8001fe8 <app_icm20602_loop+0x3a0>)
 8001ef8:	681c      	ldr	r4, [r3, #0]
 8001efa:	463b      	mov	r3, r7
 8001efc:	4618      	mov	r0, r3
 8001efe:	f7ff fd7f 	bl	8001a00 <crsf_get_frame_length>
 8001f02:	4603      	mov	r3, r0
 8001f04:	461a      	mov	r2, r3
 8001f06:	463b      	mov	r3, r7
 8001f08:	4619      	mov	r1, r3
 8001f0a:	4620      	mov	r0, r4
 8001f0c:	f003 f87c 	bl	8005008 <msgbox_publish>
		crsf_framing_rate(&frame, (int16_t)(s_x_gyro_dps*10.0f), (int16_t)(s_y_gyro_dps*10.0f), (int16_t)(s_z_gyro_dps*10.0f));
 8001f10:	4b2e      	ldr	r3, [pc, #184]	@ (8001fcc <app_icm20602_loop+0x384>)
 8001f12:	edd3 7a00 	vldr	s15, [r3]
 8001f16:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8001f1a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001f1e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001f22:	ee17 3a90 	vmov	r3, s15
 8001f26:	b219      	sxth	r1, r3
 8001f28:	4b27      	ldr	r3, [pc, #156]	@ (8001fc8 <app_icm20602_loop+0x380>)
 8001f2a:	edd3 7a00 	vldr	s15, [r3]
 8001f2e:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8001f32:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001f36:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001f3a:	ee17 3a90 	vmov	r3, s15
 8001f3e:	b21a      	sxth	r2, r3
 8001f40:	4b20      	ldr	r3, [pc, #128]	@ (8001fc4 <app_icm20602_loop+0x37c>)
 8001f42:	edd3 7a00 	vldr	s15, [r3]
 8001f46:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8001f4a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001f4e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001f52:	ee17 3a90 	vmov	r3, s15
 8001f56:	b21b      	sxth	r3, r3
 8001f58:	4638      	mov	r0, r7
 8001f5a:	f001 ff8d 	bl	8003e78 <crsf_framing_rate>
		msgbox_publish(s_tx_crsf_msgbox_id, frame.frame, crsf_get_frame_length(&frame));
 8001f5e:	4b22      	ldr	r3, [pc, #136]	@ (8001fe8 <app_icm20602_loop+0x3a0>)
 8001f60:	681c      	ldr	r4, [r3, #0]
 8001f62:	463b      	mov	r3, r7
 8001f64:	4618      	mov	r0, r3
 8001f66:	f7ff fd4b 	bl	8001a00 <crsf_get_frame_length>
 8001f6a:	4603      	mov	r3, r0
 8001f6c:	461a      	mov	r2, r3
 8001f6e:	463b      	mov	r3, r7
 8001f70:	4619      	mov	r1, r3
 8001f72:	4620      	mov	r0, r4
 8001f74:	f003 f848 	bl	8005008 <msgbox_publish>
		crsf_framing_accel(&frame, (int16_t)(s_x_accel_g*1000.0f), (int16_t)(s_y_accel_g*1000.0f), (int16_t)(s_z_accel_g*1000.0f));
 8001f78:	4b11      	ldr	r3, [pc, #68]	@ (8001fc0 <app_icm20602_loop+0x378>)
 8001f7a:	edd3 7a00 	vldr	s15, [r3]
 8001f7e:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 8001fec <app_icm20602_loop+0x3a4>
 8001f82:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001f86:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001f8a:	ee17 3a90 	vmov	r3, s15
 8001f8e:	b219      	sxth	r1, r3
 8001f90:	4b0a      	ldr	r3, [pc, #40]	@ (8001fbc <app_icm20602_loop+0x374>)
 8001f92:	edd3 7a00 	vldr	s15, [r3]
 8001f96:	e02b      	b.n	8001ff0 <app_icm20602_loop+0x3a8>
 8001f98:	20000f24 	.word	0x20000f24
 8001f9c:	0800c01c 	.word	0x0800c01c
 8001fa0:	20000f72 	.word	0x20000f72
 8001fa4:	20000f70 	.word	0x20000f70
 8001fa8:	20000f6e 	.word	0x20000f6e
 8001fac:	20000f6c 	.word	0x20000f6c
 8001fb0:	20000f6a 	.word	0x20000f6a
 8001fb4:	20000f68 	.word	0x20000f68
 8001fb8:	20000f7c 	.word	0x20000f7c
 8001fbc:	20000f78 	.word	0x20000f78
 8001fc0:	20000f74 	.word	0x20000f74
 8001fc4:	20000f88 	.word	0x20000f88
 8001fc8:	20000f84 	.word	0x20000f84
 8001fcc:	20000f80 	.word	0x20000f80
 8001fd0:	20000f40 	.word	0x20000f40
 8001fd4:	c4fa0000 	.word	0xc4fa0000
 8001fd8:	44fa0000 	.word	0x44fa0000
 8001fdc:	c3340000 	.word	0xc3340000
 8001fe0:	43340000 	.word	0x43340000
 8001fe4:	461c4000 	.word	0x461c4000
 8001fe8:	20000f64 	.word	0x20000f64
 8001fec:	447a0000 	.word	0x447a0000
 8001ff0:	ed1f 7a02 	vldr	s14, [pc, #-8]	@ 8001fec <app_icm20602_loop+0x3a4>
 8001ff4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001ff8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001ffc:	ee17 3a90 	vmov	r3, s15
 8002000:	b21a      	sxth	r2, r3
 8002002:	4b10      	ldr	r3, [pc, #64]	@ (8002044 <app_icm20602_loop+0x3fc>)
 8002004:	edd3 7a00 	vldr	s15, [r3]
 8002008:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 8002048 <app_icm20602_loop+0x400>
 800200c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002010:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002014:	ee17 3a90 	vmov	r3, s15
 8002018:	b21b      	sxth	r3, r3
 800201a:	4638      	mov	r0, r7
 800201c:	f001 ff78 	bl	8003f10 <crsf_framing_accel>
		msgbox_publish(s_tx_crsf_msgbox_id, frame.frame, crsf_get_frame_length(&frame));
 8002020:	4b0a      	ldr	r3, [pc, #40]	@ (800204c <app_icm20602_loop+0x404>)
 8002022:	681c      	ldr	r4, [r3, #0]
 8002024:	463b      	mov	r3, r7
 8002026:	4618      	mov	r0, r3
 8002028:	f7ff fcea 	bl	8001a00 <crsf_get_frame_length>
 800202c:	4603      	mov	r3, r0
 800202e:	461a      	mov	r2, r3
 8002030:	463b      	mov	r3, r7
 8002032:	4619      	mov	r1, r3
 8002034:	4620      	mov	r0, r4
 8002036:	f002 ffe7 	bl	8005008 <msgbox_publish>
	}
}
 800203a:	bf00      	nop
 800203c:	3740      	adds	r7, #64	@ 0x40
 800203e:	46bd      	mov	sp, r7
 8002040:	bdb0      	pop	{r4, r5, r7, pc}
 8002042:	bf00      	nop
 8002044:	20000f7c 	.word	0x20000f7c
 8002048:	447a0000 	.word	0x447a0000
 800204c:	20000f64 	.word	0x20000f64

08002050 <app_icm20602_irq_handler>:

void app_icm20602_irq_handler()
{
 8002050:	b580      	push	{r7, lr}
 8002052:	af00      	add	r7, sp, #0
	icm20602_irq_handler(&s_icm20602);
 8002054:	4802      	ldr	r0, [pc, #8]	@ (8002060 <app_icm20602_irq_handler+0x10>)
 8002056:	f000 fcdb 	bl	8002a10 <icm20602_irq_handler>
}
 800205a:	bf00      	nop
 800205c:	bd80      	pop	{r7, pc}
 800205e:	bf00      	nop
 8002060:	20000f24 	.word	0x20000f24

08002064 <imu_init>:
#include "icm20602/icm20602.h"
#include "imu.h"


bool imu_init()
{
 8002064:	b580      	push	{r7, lr}
 8002066:	af00      	add	r7, sp, #0
	if (!app_icm20602_init()) {
 8002068:	f7ff fd38 	bl	8001adc <app_icm20602_init>
 800206c:	4603      	mov	r3, r0
 800206e:	f083 0301 	eor.w	r3, r3, #1
 8002072:	b2db      	uxtb	r3, r3
 8002074:	2b00      	cmp	r3, #0
 8002076:	d001      	beq.n	800207c <imu_init+0x18>
		return false;
 8002078:	2300      	movs	r3, #0
 800207a:	e000      	b.n	800207e <imu_init+0x1a>
	}

	return true;
 800207c:	2301      	movs	r3, #1
}
 800207e:	4618      	mov	r0, r3
 8002080:	bd80      	pop	{r7, pc}

08002082 <imu_loop>:

void imu_loop()
{
 8002082:	b580      	push	{r7, lr}
 8002084:	af00      	add	r7, sp, #0
	app_icm20602_loop();
 8002086:	f7ff fddf 	bl	8001c48 <app_icm20602_loop>
}
 800208a:	bf00      	nop
 800208c:	bd80      	pop	{r7, pc}
	...

08002090 <crsf_get_len>:
{
 8002090:	b580      	push	{r7, lr}
 8002092:	b082      	sub	sp, #8
 8002094:	af00      	add	r7, sp, #0
 8002096:	6078      	str	r0, [r7, #4]
	assert(frame);
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	2b00      	cmp	r3, #0
 800209c:	d105      	bne.n	80020aa <crsf_get_len+0x1a>
 800209e:	4b06      	ldr	r3, [pc, #24]	@ (80020b8 <crsf_get_len+0x28>)
 80020a0:	4a06      	ldr	r2, [pc, #24]	@ (80020bc <crsf_get_len+0x2c>)
 80020a2:	21ba      	movs	r1, #186	@ 0xba
 80020a4:	4806      	ldr	r0, [pc, #24]	@ (80020c0 <crsf_get_len+0x30>)
 80020a6:	f008 fbd5 	bl	800a854 <__assert_func>
	return frame->frame[CRSF_IDX_LEN];
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	785b      	ldrb	r3, [r3, #1]
}
 80020ae:	4618      	mov	r0, r3
 80020b0:	3708      	adds	r7, #8
 80020b2:	46bd      	mov	sp, r7
 80020b4:	bd80      	pop	{r7, pc}
 80020b6:	bf00      	nop
 80020b8:	0800c05c 	.word	0x0800c05c
 80020bc:	0800c5ec 	.word	0x0800c5ec
 80020c0:	0800c064 	.word	0x0800c064

080020c4 <crsf_get_frame_length>:
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	b082      	sub	sp, #8
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	6078      	str	r0, [r7, #4]
	assert(frame);
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d105      	bne.n	80020de <crsf_get_frame_length+0x1a>
 80020d2:	4b08      	ldr	r3, [pc, #32]	@ (80020f4 <crsf_get_frame_length+0x30>)
 80020d4:	4a08      	ldr	r2, [pc, #32]	@ (80020f8 <crsf_get_frame_length+0x34>)
 80020d6:	21e0      	movs	r1, #224	@ 0xe0
 80020d8:	4808      	ldr	r0, [pc, #32]	@ (80020fc <crsf_get_frame_length+0x38>)
 80020da:	f008 fbbb 	bl	800a854 <__assert_func>
	return crsf_get_len(frame) + CRSF_LEN_SYNC + CRSF_LEN_LEN;
 80020de:	6878      	ldr	r0, [r7, #4]
 80020e0:	f7ff ffd6 	bl	8002090 <crsf_get_len>
 80020e4:	4603      	mov	r3, r0
 80020e6:	3302      	adds	r3, #2
 80020e8:	b2db      	uxtb	r3, r3
}
 80020ea:	4618      	mov	r0, r3
 80020ec:	3708      	adds	r7, #8
 80020ee:	46bd      	mov	sp, r7
 80020f0:	bd80      	pop	{r7, pc}
 80020f2:	bf00      	nop
 80020f4:	0800c05c 	.word	0x0800c05c
 80020f8:	0800c5d4 	.word	0x0800c5d4
 80020fc:	0800c064 	.word	0x0800c064

08002100 <rp3_init>:
static struct crsf_frame_queue s_crsf_tx_queue;

static void crsf_tx_msgbox_callback(uint8_t msg[], uint8_t msg_len);

bool rp3_init()
{
 8002100:	b580      	push	{r7, lr}
 8002102:	b082      	sub	sp, #8
 8002104:	af00      	add	r7, sp, #0
	bool ret = false;
 8002106:	2300      	movs	r3, #0
 8002108:	71fb      	strb	r3, [r7, #7]
	HAL_StatusTypeDef status = HAL_ERROR;
 800210a:	2301      	movs	r3, #1
 800210c:	71bb      	strb	r3, [r7, #6]

	ret = crsf_init_frame_queue(&s_crsf_rx_queue);
 800210e:	482d      	ldr	r0, [pc, #180]	@ (80021c4 <rp3_init+0xc4>)
 8002110:	f001 ff4a 	bl	8003fa8 <crsf_init_frame_queue>
 8002114:	4603      	mov	r3, r0
 8002116:	71fb      	strb	r3, [r7, #7]
	if (!ret) {
 8002118:	79fb      	ldrb	r3, [r7, #7]
 800211a:	f083 0301 	eor.w	r3, r3, #1
 800211e:	b2db      	uxtb	r3, r3
 8002120:	2b00      	cmp	r3, #0
 8002122:	d001      	beq.n	8002128 <rp3_init+0x28>
		return false;
 8002124:	2300      	movs	r3, #0
 8002126:	e049      	b.n	80021bc <rp3_init+0xbc>
	}

	ret = crsf_init_frame_queue(&s_crsf_tx_queue);
 8002128:	4827      	ldr	r0, [pc, #156]	@ (80021c8 <rp3_init+0xc8>)
 800212a:	f001 ff3d 	bl	8003fa8 <crsf_init_frame_queue>
 800212e:	4603      	mov	r3, r0
 8002130:	71fb      	strb	r3, [r7, #7]
	if (!ret) {
 8002132:	79fb      	ldrb	r3, [r7, #7]
 8002134:	f083 0301 	eor.w	r3, r3, #1
 8002138:	b2db      	uxtb	r3, r3
 800213a:	2b00      	cmp	r3, #0
 800213c:	d001      	beq.n	8002142 <rp3_init+0x42>
		return false;
 800213e:	2300      	movs	r3, #0
 8002140:	e03c      	b.n	80021bc <rp3_init+0xbc>
	}

	ret = msgbox_get(TRCIVR_MSGBOX_NAME_CRSF_RX, TRCIVR_MSGBOX_NAMELEN_CRSF_RX, &s_crsf_rx_msgbox_id);
 8002142:	4a22      	ldr	r2, [pc, #136]	@ (80021cc <rp3_init+0xcc>)
 8002144:	2107      	movs	r1, #7
 8002146:	4822      	ldr	r0, [pc, #136]	@ (80021d0 <rp3_init+0xd0>)
 8002148:	f002 ff40 	bl	8004fcc <msgbox_get>
 800214c:	4603      	mov	r3, r0
 800214e:	71fb      	strb	r3, [r7, #7]
	if (!ret) {
 8002150:	79fb      	ldrb	r3, [r7, #7]
 8002152:	f083 0301 	eor.w	r3, r3, #1
 8002156:	b2db      	uxtb	r3, r3
 8002158:	2b00      	cmp	r3, #0
 800215a:	d001      	beq.n	8002160 <rp3_init+0x60>
		return false;
 800215c:	2300      	movs	r3, #0
 800215e:	e02d      	b.n	80021bc <rp3_init+0xbc>
	}

	ret = msgbox_get(TRCIVR_MSGBOX_NAME_CRSF_TX, TRCIVR_MSGBOX_NAMELEN_CRSF_TX, &s_crsf_tx_msgbox_id);
 8002160:	4a1c      	ldr	r2, [pc, #112]	@ (80021d4 <rp3_init+0xd4>)
 8002162:	2107      	movs	r1, #7
 8002164:	481c      	ldr	r0, [pc, #112]	@ (80021d8 <rp3_init+0xd8>)
 8002166:	f002 ff31 	bl	8004fcc <msgbox_get>
 800216a:	4603      	mov	r3, r0
 800216c:	71fb      	strb	r3, [r7, #7]
	if (!ret) {
 800216e:	79fb      	ldrb	r3, [r7, #7]
 8002170:	f083 0301 	eor.w	r3, r3, #1
 8002174:	b2db      	uxtb	r3, r3
 8002176:	2b00      	cmp	r3, #0
 8002178:	d001      	beq.n	800217e <rp3_init+0x7e>
		return false;
 800217a:	2300      	movs	r3, #0
 800217c:	e01e      	b.n	80021bc <rp3_init+0xbc>
	}

	ret = msgbox_subscribe(s_crsf_tx_msgbox_id, crsf_tx_msgbox_callback);
 800217e:	4b15      	ldr	r3, [pc, #84]	@ (80021d4 <rp3_init+0xd4>)
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	4916      	ldr	r1, [pc, #88]	@ (80021dc <rp3_init+0xdc>)
 8002184:	4618      	mov	r0, r3
 8002186:	f002 ff99 	bl	80050bc <msgbox_subscribe>
 800218a:	4603      	mov	r3, r0
 800218c:	71fb      	strb	r3, [r7, #7]
	if (!ret) {
 800218e:	79fb      	ldrb	r3, [r7, #7]
 8002190:	f083 0301 	eor.w	r3, r3, #1
 8002194:	b2db      	uxtb	r3, r3
 8002196:	2b00      	cmp	r3, #0
 8002198:	d001      	beq.n	800219e <rp3_init+0x9e>
		return false;
 800219a:	2300      	movs	r3, #0
 800219c:	e00e      	b.n	80021bc <rp3_init+0xbc>
	}

	status = HAL_UART_Receive_DMA(s_huart, s_uart_rx_buf, UART_LEN_RXBUF);
 800219e:	4b10      	ldr	r3, [pc, #64]	@ (80021e0 <rp3_init+0xe0>)
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	223e      	movs	r2, #62	@ 0x3e
 80021a4:	490f      	ldr	r1, [pc, #60]	@ (80021e4 <rp3_init+0xe4>)
 80021a6:	4618      	mov	r0, r3
 80021a8:	f007 fd8d 	bl	8009cc6 <HAL_UART_Receive_DMA>
 80021ac:	4603      	mov	r3, r0
 80021ae:	71bb      	strb	r3, [r7, #6]
	if (status != HAL_OK) {
 80021b0:	79bb      	ldrb	r3, [r7, #6]
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d001      	beq.n	80021ba <rp3_init+0xba>
		return false;
 80021b6:	2300      	movs	r3, #0
 80021b8:	e000      	b.n	80021bc <rp3_init+0xbc>
	}
	return true;
 80021ba:	2301      	movs	r3, #1
}
 80021bc:	4618      	mov	r0, r3
 80021be:	3708      	adds	r7, #8
 80021c0:	46bd      	mov	sp, r7
 80021c2:	bd80      	pop	{r7, pc}
 80021c4:	20000fd8 	.word	0x20000fd8
 80021c8:	20001c08 	.word	0x20001c08
 80021cc:	20000fcc 	.word	0x20000fcc
 80021d0:	0800c0d4 	.word	0x0800c0d4
 80021d4:	20000fd0 	.word	0x20000fd0
 80021d8:	0800c0dc 	.word	0x0800c0dc
 80021dc:	080021e9 	.word	0x080021e9
 80021e0:	20000000 	.word	0x20000000
 80021e4:	20000f8c 	.word	0x20000f8c

080021e8 <crsf_tx_msgbox_callback>:


// msgbox_callback_fp
static void crsf_tx_msgbox_callback(uint8_t msg[], uint8_t msg_len)
{
 80021e8:	b5b0      	push	{r4, r5, r7, lr}
 80021ea:	b086      	sub	sp, #24
 80021ec:	af02      	add	r7, sp, #8
 80021ee:	6078      	str	r0, [r7, #4]
 80021f0:	460b      	mov	r3, r1
 80021f2:	70fb      	strb	r3, [r7, #3]
	uint64_t read_len = 0;
 80021f4:	f04f 0200 	mov.w	r2, #0
 80021f8:	f04f 0300 	mov.w	r3, #0
 80021fc:	e9c7 2302 	strd	r2, r3, [r7, #8]
	crsf_parse_frames(&s_crsf_tx_queue, msg, msg_len, &read_len);
 8002200:	78fb      	ldrb	r3, [r7, #3]
 8002202:	2200      	movs	r2, #0
 8002204:	461c      	mov	r4, r3
 8002206:	4615      	mov	r5, r2
 8002208:	f107 0308 	add.w	r3, r7, #8
 800220c:	9300      	str	r3, [sp, #0]
 800220e:	4622      	mov	r2, r4
 8002210:	462b      	mov	r3, r5
 8002212:	6879      	ldr	r1, [r7, #4]
 8002214:	4803      	ldr	r0, [pc, #12]	@ (8002224 <crsf_tx_msgbox_callback+0x3c>)
 8002216:	f002 f80d 	bl	8004234 <crsf_parse_frames>
}
 800221a:	bf00      	nop
 800221c:	3710      	adds	r7, #16
 800221e:	46bd      	mov	sp, r7
 8002220:	bdb0      	pop	{r4, r5, r7, pc}
 8002222:	bf00      	nop
 8002224:	20001c08 	.word	0x20001c08

08002228 <rp3_flush_tx>:

void rp3_flush_tx()
{
 8002228:	b5b0      	push	{r4, r5, r7, lr}
 800222a:	b090      	sub	sp, #64	@ 0x40
 800222c:	af00      	add	r7, sp, #0

	struct crsf_frame frame = {0,};
 800222e:	4b13      	ldr	r3, [pc, #76]	@ (800227c <rp3_flush_tx+0x54>)
 8002230:	463c      	mov	r4, r7
 8002232:	461d      	mov	r5, r3
 8002234:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002236:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002238:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800223a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800223c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800223e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002240:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8002244:	c407      	stmia	r4!, {r0, r1, r2}
 8002246:	8023      	strh	r3, [r4, #0]

	while (crsf_pop_frame_queue(&s_crsf_tx_queue, &frame)) {
 8002248:	e00a      	b.n	8002260 <rp3_flush_tx+0x38>

		//		HAL_UART_Transmit(s_huart, frame.frame, (uint16_t)crsf_get_frame_length(&frame), 200);
		HAL_UART_Transmit(&huart1, frame.frame, (uint16_t)crsf_get_frame_length(&frame), 200);
 800224a:	463b      	mov	r3, r7
 800224c:	4618      	mov	r0, r3
 800224e:	f7ff ff39 	bl	80020c4 <crsf_get_frame_length>
 8002252:	4603      	mov	r3, r0
 8002254:	461a      	mov	r2, r3
 8002256:	4639      	mov	r1, r7
 8002258:	23c8      	movs	r3, #200	@ 0xc8
 800225a:	4809      	ldr	r0, [pc, #36]	@ (8002280 <rp3_flush_tx+0x58>)
 800225c:	f007 fca8 	bl	8009bb0 <HAL_UART_Transmit>
	while (crsf_pop_frame_queue(&s_crsf_tx_queue, &frame)) {
 8002260:	463b      	mov	r3, r7
 8002262:	4619      	mov	r1, r3
 8002264:	4807      	ldr	r0, [pc, #28]	@ (8002284 <rp3_flush_tx+0x5c>)
 8002266:	f001 ff65 	bl	8004134 <crsf_pop_frame_queue>
 800226a:	4603      	mov	r3, r0
 800226c:	2b00      	cmp	r3, #0
 800226e:	d1ec      	bne.n	800224a <rp3_flush_tx+0x22>
	}
}
 8002270:	bf00      	nop
 8002272:	bf00      	nop
 8002274:	3740      	adds	r7, #64	@ 0x40
 8002276:	46bd      	mov	sp, r7
 8002278:	bdb0      	pop	{r4, r5, r7, pc}
 800227a:	bf00      	nop
 800227c:	0800c0e4 	.word	0x0800c0e4
 8002280:	20003f04 	.word	0x20003f04
 8002284:	20001c08 	.word	0x20001c08

08002288 <rp3_flush_rx>:

void rp3_flush_rx()
{
 8002288:	b5b0      	push	{r4, r5, r7, lr}
 800228a:	b096      	sub	sp, #88	@ 0x58
 800228c:	af02      	add	r7, sp, #8
	if (!s_is_uart_rx_buf_full) {
 800228e:	4b2e      	ldr	r3, [pc, #184]	@ (8002348 <rp3_flush_rx+0xc0>)
 8002290:	781b      	ldrb	r3, [r3, #0]
 8002292:	f083 0301 	eor.w	r3, r3, #1
 8002296:	b2db      	uxtb	r3, r3
 8002298:	2b00      	cmp	r3, #0
 800229a:	d151      	bne.n	8002340 <rp3_flush_rx+0xb8>
		return;
	}

	s_is_uart_rx_buf_full = false;
 800229c:	4b2a      	ldr	r3, [pc, #168]	@ (8002348 <rp3_flush_rx+0xc0>)
 800229e:	2200      	movs	r2, #0
 80022a0:	701a      	strb	r2, [r3, #0]

	uint64_t read_len = 0;
 80022a2:	f04f 0200 	mov.w	r2, #0
 80022a6:	f04f 0300 	mov.w	r3, #0
 80022aa:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
	crsf_parse_frames(&s_crsf_rx_queue, s_uart_rx_buf, UART_LEN_RXBUF, &read_len);
 80022ae:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80022b2:	9300      	str	r3, [sp, #0]
 80022b4:	f04f 023e 	mov.w	r2, #62	@ 0x3e
 80022b8:	f04f 0300 	mov.w	r3, #0
 80022bc:	4923      	ldr	r1, [pc, #140]	@ (800234c <rp3_flush_rx+0xc4>)
 80022be:	4824      	ldr	r0, [pc, #144]	@ (8002350 <rp3_flush_rx+0xc8>)
 80022c0:	f001 ffb8 	bl	8004234 <crsf_parse_frames>

	struct crsf_frame frame = {0,};
 80022c4:	4b23      	ldr	r3, [pc, #140]	@ (8002354 <rp3_flush_rx+0xcc>)
 80022c6:	463c      	mov	r4, r7
 80022c8:	461d      	mov	r5, r3
 80022ca:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80022cc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80022ce:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80022d0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80022d2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80022d4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80022d6:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80022da:	c407      	stmia	r4!, {r0, r1, r2}
 80022dc:	8023      	strh	r3, [r4, #0]
	bool ret = false;
 80022de:	2300      	movs	r3, #0
 80022e0:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

	while (true) {
		ret = crsf_pop_frame_queue(&s_crsf_rx_queue, &frame);
 80022e4:	463b      	mov	r3, r7
 80022e6:	4619      	mov	r1, r3
 80022e8:	4819      	ldr	r0, [pc, #100]	@ (8002350 <rp3_flush_rx+0xc8>)
 80022ea:	f001 ff23 	bl	8004134 <crsf_pop_frame_queue>
 80022ee:	4603      	mov	r3, r0
 80022f0:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
		if (!ret) {
 80022f4:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80022f8:	f083 0301 	eor.w	r3, r3, #1
 80022fc:	b2db      	uxtb	r3, r3
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d10d      	bne.n	800231e <rp3_flush_rx+0x96>
			break;
		}
		msgbox_publish(s_crsf_rx_msgbox_id, frame.frame, crsf_get_frame_length(&frame));
 8002302:	4b15      	ldr	r3, [pc, #84]	@ (8002358 <rp3_flush_rx+0xd0>)
 8002304:	681c      	ldr	r4, [r3, #0]
 8002306:	463b      	mov	r3, r7
 8002308:	4618      	mov	r0, r3
 800230a:	f7ff fedb 	bl	80020c4 <crsf_get_frame_length>
 800230e:	4603      	mov	r3, r0
 8002310:	461a      	mov	r2, r3
 8002312:	463b      	mov	r3, r7
 8002314:	4619      	mov	r1, r3
 8002316:	4620      	mov	r0, r4
 8002318:	f002 fe76 	bl	8005008 <msgbox_publish>
		ret = crsf_pop_frame_queue(&s_crsf_rx_queue, &frame);
 800231c:	e7e2      	b.n	80022e4 <rp3_flush_rx+0x5c>
			break;
 800231e:	bf00      	nop
	}

	if (HAL_UART_Receive_DMA(s_huart, s_uart_rx_buf, UART_LEN_RXBUF) != HAL_OK) {
 8002320:	4b0e      	ldr	r3, [pc, #56]	@ (800235c <rp3_flush_rx+0xd4>)
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	223e      	movs	r2, #62	@ 0x3e
 8002326:	4909      	ldr	r1, [pc, #36]	@ (800234c <rp3_flush_rx+0xc4>)
 8002328:	4618      	mov	r0, r3
 800232a:	f007 fccc 	bl	8009cc6 <HAL_UART_Receive_DMA>
 800232e:	4603      	mov	r3, r0
 8002330:	2b00      	cmp	r3, #0
 8002332:	d006      	beq.n	8002342 <rp3_flush_rx+0xba>
		assert(false);
 8002334:	4b0a      	ldr	r3, [pc, #40]	@ (8002360 <rp3_flush_rx+0xd8>)
 8002336:	4a0b      	ldr	r2, [pc, #44]	@ (8002364 <rp3_flush_rx+0xdc>)
 8002338:	216c      	movs	r1, #108	@ 0x6c
 800233a:	480b      	ldr	r0, [pc, #44]	@ (8002368 <rp3_flush_rx+0xe0>)
 800233c:	f008 fa8a 	bl	800a854 <__assert_func>
		return;
 8002340:	bf00      	nop
		return;
	}

}
 8002342:	3750      	adds	r7, #80	@ 0x50
 8002344:	46bd      	mov	sp, r7
 8002346:	bdb0      	pop	{r4, r5, r7, pc}
 8002348:	20000fca 	.word	0x20000fca
 800234c:	20000f8c 	.word	0x20000f8c
 8002350:	20000fd8 	.word	0x20000fd8
 8002354:	0800c0e4 	.word	0x0800c0e4
 8002358:	20000fcc 	.word	0x20000fcc
 800235c:	20000000 	.word	0x20000000
 8002360:	0800c124 	.word	0x0800c124
 8002364:	0800c5fc 	.word	0x0800c5fc
 8002368:	0800c12c 	.word	0x0800c12c

0800236c <rp3_uart_rx_cplt_callback>:

void rp3_uart_rx_cplt_callback(UART_HandleTypeDef *huart)
{
 800236c:	b480      	push	{r7}
 800236e:	b083      	sub	sp, #12
 8002370:	af00      	add	r7, sp, #0
 8002372:	6078      	str	r0, [r7, #4]
	if (huart->Instance != s_huart->Instance) {
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681a      	ldr	r2, [r3, #0]
 8002378:	4b07      	ldr	r3, [pc, #28]	@ (8002398 <rp3_uart_rx_cplt_callback+0x2c>)
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	429a      	cmp	r2, r3
 8002380:	d103      	bne.n	800238a <rp3_uart_rx_cplt_callback+0x1e>
		return;
	}
	s_is_uart_rx_buf_full = true;
 8002382:	4b06      	ldr	r3, [pc, #24]	@ (800239c <rp3_uart_rx_cplt_callback+0x30>)
 8002384:	2201      	movs	r2, #1
 8002386:	701a      	strb	r2, [r3, #0]
 8002388:	e000      	b.n	800238c <rp3_uart_rx_cplt_callback+0x20>
		return;
 800238a:	bf00      	nop
}
 800238c:	370c      	adds	r7, #12
 800238e:	46bd      	mov	sp, r7
 8002390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002394:	4770      	bx	lr
 8002396:	bf00      	nop
 8002398:	20000000 	.word	0x20000000
 800239c:	20000fca 	.word	0x20000fca

080023a0 <trcivr_init>:
#include "rtt24/rtt24.h"
#include "tranceiver.h"


bool trcivr_init()
{
 80023a0:	b580      	push	{r7, lr}
 80023a2:	b082      	sub	sp, #8
 80023a4:	af00      	add	r7, sp, #0
	bool ret = false;
 80023a6:	2300      	movs	r3, #0
 80023a8:	71fb      	strb	r3, [r7, #7]

	ret = rp3_init();
 80023aa:	f7ff fea9 	bl	8002100 <rp3_init>
 80023ae:	4603      	mov	r3, r0
 80023b0:	71fb      	strb	r3, [r7, #7]
	if (!ret ) {
 80023b2:	79fb      	ldrb	r3, [r7, #7]
 80023b4:	f083 0301 	eor.w	r3, r3, #1
 80023b8:	b2db      	uxtb	r3, r3
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d001      	beq.n	80023c2 <trcivr_init+0x22>
		return false;
 80023be:	2300      	movs	r3, #0
 80023c0:	e000      	b.n	80023c4 <trcivr_init+0x24>
	}

	return true;
 80023c2:	2301      	movs	r3, #1
}
 80023c4:	4618      	mov	r0, r3
 80023c6:	3708      	adds	r7, #8
 80023c8:	46bd      	mov	sp, r7
 80023ca:	bd80      	pop	{r7, pc}

080023cc <trcivr_loop>:

void trcivr_loop()
{
 80023cc:	b580      	push	{r7, lr}
 80023ce:	af00      	add	r7, sp, #0
	rp3_flush_rx();
 80023d0:	f7ff ff5a 	bl	8002288 <rp3_flush_rx>
	rp3_flush_tx();
 80023d4:	f7ff ff28 	bl	8002228 <rp3_flush_tx>
}
 80023d8:	bf00      	nop
 80023da:	bd80      	pop	{r7, pc}

080023dc <trcivr_uart_rx_cplt_callback>:

void trcivr_uart_rx_cplt_callback(UART_HandleTypeDef *huart)
{
 80023dc:	b580      	push	{r7, lr}
 80023de:	b082      	sub	sp, #8
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	6078      	str	r0, [r7, #4]
	rp3_uart_rx_cplt_callback(huart);
 80023e4:	6878      	ldr	r0, [r7, #4]
 80023e6:	f7ff ffc1 	bl	800236c <rp3_uart_rx_cplt_callback>


}
 80023ea:	bf00      	nop
 80023ec:	3708      	adds	r7, #8
 80023ee:	46bd      	mov	sp, r7
 80023f0:	bd80      	pop	{r7, pc}
	...

080023f4 <en_cs>:

#include <assert.h>
#include "icm20602_driver.h"

static void en_cs(struct icm20602 *imu)
{
 80023f4:	b580      	push	{r7, lr}
 80023f6:	b082      	sub	sp, #8
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	6078      	str	r0, [r7, #4]
	assert(imu);
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d105      	bne.n	800240e <en_cs+0x1a>
 8002402:	4b09      	ldr	r3, [pc, #36]	@ (8002428 <en_cs+0x34>)
 8002404:	4a09      	ldr	r2, [pc, #36]	@ (800242c <en_cs+0x38>)
 8002406:	210e      	movs	r1, #14
 8002408:	4809      	ldr	r0, [pc, #36]	@ (8002430 <en_cs+0x3c>)
 800240a:	f008 fa23 	bl	800a854 <__assert_func>

	HAL_GPIO_WritePin(imu->cs_port, imu->cs_pin, GPIO_PIN_RESET);
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	6858      	ldr	r0, [r3, #4]
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	891b      	ldrh	r3, [r3, #8]
 8002416:	2200      	movs	r2, #0
 8002418:	4619      	mov	r1, r3
 800241a:	f005 fb13 	bl	8007a44 <HAL_GPIO_WritePin>
}
 800241e:	bf00      	nop
 8002420:	3708      	adds	r7, #8
 8002422:	46bd      	mov	sp, r7
 8002424:	bd80      	pop	{r7, pc}
 8002426:	bf00      	nop
 8002428:	0800c158 	.word	0x0800c158
 800242c:	0800c60c 	.word	0x0800c60c
 8002430:	0800c15c 	.word	0x0800c15c

08002434 <dis_cs>:

static void dis_cs(struct icm20602 *imu)
{
 8002434:	b580      	push	{r7, lr}
 8002436:	b082      	sub	sp, #8
 8002438:	af00      	add	r7, sp, #0
 800243a:	6078      	str	r0, [r7, #4]
	assert(imu);
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	2b00      	cmp	r3, #0
 8002440:	d105      	bne.n	800244e <dis_cs+0x1a>
 8002442:	4b09      	ldr	r3, [pc, #36]	@ (8002468 <dis_cs+0x34>)
 8002444:	4a09      	ldr	r2, [pc, #36]	@ (800246c <dis_cs+0x38>)
 8002446:	2115      	movs	r1, #21
 8002448:	4809      	ldr	r0, [pc, #36]	@ (8002470 <dis_cs+0x3c>)
 800244a:	f008 fa03 	bl	800a854 <__assert_func>

	HAL_GPIO_WritePin(imu->cs_port, imu->cs_pin, GPIO_PIN_SET);
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	6858      	ldr	r0, [r3, #4]
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	891b      	ldrh	r3, [r3, #8]
 8002456:	2201      	movs	r2, #1
 8002458:	4619      	mov	r1, r3
 800245a:	f005 faf3 	bl	8007a44 <HAL_GPIO_WritePin>
}
 800245e:	bf00      	nop
 8002460:	3708      	adds	r7, #8
 8002462:	46bd      	mov	sp, r7
 8002464:	bd80      	pop	{r7, pc}
 8002466:	bf00      	nop
 8002468:	0800c158 	.word	0x0800c158
 800246c:	0800c614 	.word	0x0800c614
 8002470:	0800c15c 	.word	0x0800c15c

08002474 <icm20602_read_spi>:

static bool icm20602_read_spi(struct icm20602 *imu, uint8_t reg, uint8_t *buf, uint8_t size)
{
 8002474:	b580      	push	{r7, lr}
 8002476:	b086      	sub	sp, #24
 8002478:	af00      	add	r7, sp, #0
 800247a:	60f8      	str	r0, [r7, #12]
 800247c:	607a      	str	r2, [r7, #4]
 800247e:	461a      	mov	r2, r3
 8002480:	460b      	mov	r3, r1
 8002482:	72fb      	strb	r3, [r7, #11]
 8002484:	4613      	mov	r3, r2
 8002486:	72bb      	strb	r3, [r7, #10]
	assert(imu);
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	2b00      	cmp	r3, #0
 800248c:	d105      	bne.n	800249a <icm20602_read_spi+0x26>
 800248e:	4b27      	ldr	r3, [pc, #156]	@ (800252c <icm20602_read_spi+0xb8>)
 8002490:	4a27      	ldr	r2, [pc, #156]	@ (8002530 <icm20602_read_spi+0xbc>)
 8002492:	211c      	movs	r1, #28
 8002494:	4827      	ldr	r0, [pc, #156]	@ (8002534 <icm20602_read_spi+0xc0>)
 8002496:	f008 f9dd 	bl	800a854 <__assert_func>
	assert(buf);
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	2b00      	cmp	r3, #0
 800249e:	d105      	bne.n	80024ac <icm20602_read_spi+0x38>
 80024a0:	4b25      	ldr	r3, [pc, #148]	@ (8002538 <icm20602_read_spi+0xc4>)
 80024a2:	4a23      	ldr	r2, [pc, #140]	@ (8002530 <icm20602_read_spi+0xbc>)
 80024a4:	211d      	movs	r1, #29
 80024a6:	4823      	ldr	r0, [pc, #140]	@ (8002534 <icm20602_read_spi+0xc0>)
 80024a8:	f008 f9d4 	bl	800a854 <__assert_func>
	assert(size != 0);
 80024ac:	7abb      	ldrb	r3, [r7, #10]
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d105      	bne.n	80024be <icm20602_read_spi+0x4a>
 80024b2:	4b22      	ldr	r3, [pc, #136]	@ (800253c <icm20602_read_spi+0xc8>)
 80024b4:	4a1e      	ldr	r2, [pc, #120]	@ (8002530 <icm20602_read_spi+0xbc>)
 80024b6:	211e      	movs	r1, #30
 80024b8:	481e      	ldr	r0, [pc, #120]	@ (8002534 <icm20602_read_spi+0xc0>)
 80024ba:	f008 f9cb 	bl	800a854 <__assert_func>

	HAL_StatusTypeDef spi_status;
	reg |= 0x80;
 80024be:	7afb      	ldrb	r3, [r7, #11]
 80024c0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80024c4:	b2db      	uxtb	r3, r3
 80024c6:	72fb      	strb	r3, [r7, #11]

	en_cs(imu);
 80024c8:	68f8      	ldr	r0, [r7, #12]
 80024ca:	f7ff ff93 	bl	80023f4 <en_cs>
	spi_status = HAL_SPI_Transmit(imu->hspi, &reg, 1, 500);
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	6818      	ldr	r0, [r3, #0]
 80024d2:	f107 010b 	add.w	r1, r7, #11
 80024d6:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80024da:	2201      	movs	r2, #1
 80024dc:	f006 f915 	bl	800870a <HAL_SPI_Transmit>
 80024e0:	4603      	mov	r3, r0
 80024e2:	75fb      	strb	r3, [r7, #23]
	if (spi_status != HAL_OK) {
 80024e4:	7dfb      	ldrb	r3, [r7, #23]
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d004      	beq.n	80024f4 <icm20602_read_spi+0x80>
		dis_cs(imu);
 80024ea:	68f8      	ldr	r0, [r7, #12]
 80024ec:	f7ff ffa2 	bl	8002434 <dis_cs>
		return 0;
 80024f0:	2300      	movs	r3, #0
 80024f2:	e016      	b.n	8002522 <icm20602_read_spi+0xae>
	}

	spi_status = HAL_SPI_Receive(imu->hspi, buf, size, 2000);
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	6818      	ldr	r0, [r3, #0]
 80024f8:	7abb      	ldrb	r3, [r7, #10]
 80024fa:	b29a      	uxth	r2, r3
 80024fc:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8002500:	6879      	ldr	r1, [r7, #4]
 8002502:	f006 fa46 	bl	8008992 <HAL_SPI_Receive>
 8002506:	4603      	mov	r3, r0
 8002508:	75fb      	strb	r3, [r7, #23]
	if (spi_status != HAL_OK) {
 800250a:	7dfb      	ldrb	r3, [r7, #23]
 800250c:	2b00      	cmp	r3, #0
 800250e:	d004      	beq.n	800251a <icm20602_read_spi+0xa6>
		dis_cs(imu);
 8002510:	68f8      	ldr	r0, [r7, #12]
 8002512:	f7ff ff8f 	bl	8002434 <dis_cs>
		return 0;
 8002516:	2300      	movs	r3, #0
 8002518:	e003      	b.n	8002522 <icm20602_read_spi+0xae>
	}

	dis_cs(imu);
 800251a:	68f8      	ldr	r0, [r7, #12]
 800251c:	f7ff ff8a 	bl	8002434 <dis_cs>

	return true;
 8002520:	2301      	movs	r3, #1
}
 8002522:	4618      	mov	r0, r3
 8002524:	3718      	adds	r7, #24
 8002526:	46bd      	mov	sp, r7
 8002528:	bd80      	pop	{r7, pc}
 800252a:	bf00      	nop
 800252c:	0800c158 	.word	0x0800c158
 8002530:	0800c61c 	.word	0x0800c61c
 8002534:	0800c15c 	.word	0x0800c15c
 8002538:	0800c188 	.word	0x0800c188
 800253c:	0800c18c 	.word	0x0800c18c

08002540 <icm20602_write_spi>:

static bool icm20602_write_spi(struct icm20602 *imu, uint8_t reg, const uint8_t *buf, uint8_t size)
{
 8002540:	b580      	push	{r7, lr}
 8002542:	b086      	sub	sp, #24
 8002544:	af00      	add	r7, sp, #0
 8002546:	60f8      	str	r0, [r7, #12]
 8002548:	607a      	str	r2, [r7, #4]
 800254a:	461a      	mov	r2, r3
 800254c:	460b      	mov	r3, r1
 800254e:	72fb      	strb	r3, [r7, #11]
 8002550:	4613      	mov	r3, r2
 8002552:	72bb      	strb	r3, [r7, #10]
	assert(imu);
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	2b00      	cmp	r3, #0
 8002558:	d105      	bne.n	8002566 <icm20602_write_spi+0x26>
 800255a:	4b27      	ldr	r3, [pc, #156]	@ (80025f8 <icm20602_write_spi+0xb8>)
 800255c:	4a27      	ldr	r2, [pc, #156]	@ (80025fc <icm20602_write_spi+0xbc>)
 800255e:	2137      	movs	r1, #55	@ 0x37
 8002560:	4827      	ldr	r0, [pc, #156]	@ (8002600 <icm20602_write_spi+0xc0>)
 8002562:	f008 f977 	bl	800a854 <__assert_func>
	assert(buf);
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	2b00      	cmp	r3, #0
 800256a:	d105      	bne.n	8002578 <icm20602_write_spi+0x38>
 800256c:	4b25      	ldr	r3, [pc, #148]	@ (8002604 <icm20602_write_spi+0xc4>)
 800256e:	4a23      	ldr	r2, [pc, #140]	@ (80025fc <icm20602_write_spi+0xbc>)
 8002570:	2138      	movs	r1, #56	@ 0x38
 8002572:	4823      	ldr	r0, [pc, #140]	@ (8002600 <icm20602_write_spi+0xc0>)
 8002574:	f008 f96e 	bl	800a854 <__assert_func>
	assert(size != 0);
 8002578:	7abb      	ldrb	r3, [r7, #10]
 800257a:	2b00      	cmp	r3, #0
 800257c:	d105      	bne.n	800258a <icm20602_write_spi+0x4a>
 800257e:	4b22      	ldr	r3, [pc, #136]	@ (8002608 <icm20602_write_spi+0xc8>)
 8002580:	4a1e      	ldr	r2, [pc, #120]	@ (80025fc <icm20602_write_spi+0xbc>)
 8002582:	2139      	movs	r1, #57	@ 0x39
 8002584:	481e      	ldr	r0, [pc, #120]	@ (8002600 <icm20602_write_spi+0xc0>)
 8002586:	f008 f965 	bl	800a854 <__assert_func>

	HAL_StatusTypeDef spi_status;
	reg &= 0x7f;
 800258a:	7afb      	ldrb	r3, [r7, #11]
 800258c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002590:	b2db      	uxtb	r3, r3
 8002592:	72fb      	strb	r3, [r7, #11]

	en_cs(imu);
 8002594:	68f8      	ldr	r0, [r7, #12]
 8002596:	f7ff ff2d 	bl	80023f4 <en_cs>
	spi_status = HAL_SPI_Transmit(imu->hspi, &reg, 1, 500);
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	6818      	ldr	r0, [r3, #0]
 800259e:	f107 010b 	add.w	r1, r7, #11
 80025a2:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80025a6:	2201      	movs	r2, #1
 80025a8:	f006 f8af 	bl	800870a <HAL_SPI_Transmit>
 80025ac:	4603      	mov	r3, r0
 80025ae:	75fb      	strb	r3, [r7, #23]
	if (spi_status != HAL_OK) {
 80025b0:	7dfb      	ldrb	r3, [r7, #23]
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d004      	beq.n	80025c0 <icm20602_write_spi+0x80>
		dis_cs(imu);
 80025b6:	68f8      	ldr	r0, [r7, #12]
 80025b8:	f7ff ff3c 	bl	8002434 <dis_cs>
		return 0;
 80025bc:	2300      	movs	r3, #0
 80025be:	e016      	b.n	80025ee <icm20602_write_spi+0xae>
	}

	spi_status = HAL_SPI_Transmit(imu->hspi, buf, size, 2000);
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	6818      	ldr	r0, [r3, #0]
 80025c4:	7abb      	ldrb	r3, [r7, #10]
 80025c6:	b29a      	uxth	r2, r3
 80025c8:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80025cc:	6879      	ldr	r1, [r7, #4]
 80025ce:	f006 f89c 	bl	800870a <HAL_SPI_Transmit>
 80025d2:	4603      	mov	r3, r0
 80025d4:	75fb      	strb	r3, [r7, #23]
	if (spi_status != HAL_OK) {
 80025d6:	7dfb      	ldrb	r3, [r7, #23]
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d004      	beq.n	80025e6 <icm20602_write_spi+0xa6>
		dis_cs(imu);
 80025dc:	68f8      	ldr	r0, [r7, #12]
 80025de:	f7ff ff29 	bl	8002434 <dis_cs>
		return 0;
 80025e2:	2300      	movs	r3, #0
 80025e4:	e003      	b.n	80025ee <icm20602_write_spi+0xae>
	}

	dis_cs(imu);
 80025e6:	68f8      	ldr	r0, [r7, #12]
 80025e8:	f7ff ff24 	bl	8002434 <dis_cs>

	return true;
 80025ec:	2301      	movs	r3, #1
}
 80025ee:	4618      	mov	r0, r3
 80025f0:	3718      	adds	r7, #24
 80025f2:	46bd      	mov	sp, r7
 80025f4:	bd80      	pop	{r7, pc}
 80025f6:	bf00      	nop
 80025f8:	0800c158 	.word	0x0800c158
 80025fc:	0800c630 	.word	0x0800c630
 8002600:	0800c15c 	.word	0x0800c15c
 8002604:	0800c188 	.word	0x0800c188
 8002608:	0800c18c 	.word	0x0800c18c

0800260c <icm20602_read_spi_byte>:

/*static*/ bool icm20602_read_spi_byte(struct icm20602 *imu, uint8_t reg, uint8_t *buf)
{
 800260c:	b580      	push	{r7, lr}
 800260e:	b084      	sub	sp, #16
 8002610:	af00      	add	r7, sp, #0
 8002612:	60f8      	str	r0, [r7, #12]
 8002614:	460b      	mov	r3, r1
 8002616:	607a      	str	r2, [r7, #4]
 8002618:	72fb      	strb	r3, [r7, #11]
	return icm20602_read_spi(imu, reg, buf, 1);
 800261a:	7af9      	ldrb	r1, [r7, #11]
 800261c:	2301      	movs	r3, #1
 800261e:	687a      	ldr	r2, [r7, #4]
 8002620:	68f8      	ldr	r0, [r7, #12]
 8002622:	f7ff ff27 	bl	8002474 <icm20602_read_spi>
 8002626:	4603      	mov	r3, r0
}
 8002628:	4618      	mov	r0, r3
 800262a:	3710      	adds	r7, #16
 800262c:	46bd      	mov	sp, r7
 800262e:	bd80      	pop	{r7, pc}

08002630 <icm20602_write_spi_byte>:

/*static*/ bool icm20602_write_spi_byte(struct icm20602 *imu, uint8_t reg, uint8_t buf)
{
 8002630:	b580      	push	{r7, lr}
 8002632:	b082      	sub	sp, #8
 8002634:	af00      	add	r7, sp, #0
 8002636:	6078      	str	r0, [r7, #4]
 8002638:	460b      	mov	r3, r1
 800263a:	70fb      	strb	r3, [r7, #3]
 800263c:	4613      	mov	r3, r2
 800263e:	70bb      	strb	r3, [r7, #2]
	return icm20602_write_spi(imu, reg, &buf, 1);
 8002640:	1cba      	adds	r2, r7, #2
 8002642:	78f9      	ldrb	r1, [r7, #3]
 8002644:	2301      	movs	r3, #1
 8002646:	6878      	ldr	r0, [r7, #4]
 8002648:	f7ff ff7a 	bl	8002540 <icm20602_write_spi>
 800264c:	4603      	mov	r3, r0
}
 800264e:	4618      	mov	r0, r3
 8002650:	3708      	adds	r7, #8
 8002652:	46bd      	mov	sp, r7
 8002654:	bd80      	pop	{r7, pc}
	...

08002658 <icm20602_init>:

bool icm20602_init(struct icm20602 *imu, SPI_HandleTypeDef *hspi, GPIO_TypeDef *cs_port, uint16_t cs_pin, GPIO_TypeDef *int_port, uint16_t int_pin, float degree_per_lsb, float g_per_lsb, float compfilter_alpha)
{
 8002658:	b580      	push	{r7, lr}
 800265a:	b08a      	sub	sp, #40	@ 0x28
 800265c:	af00      	add	r7, sp, #0
 800265e:	61f8      	str	r0, [r7, #28]
 8002660:	61b9      	str	r1, [r7, #24]
 8002662:	617a      	str	r2, [r7, #20]
 8002664:	ed87 0a03 	vstr	s0, [r7, #12]
 8002668:	edc7 0a02 	vstr	s1, [r7, #8]
 800266c:	ed87 1a01 	vstr	s2, [r7, #4]
 8002670:	827b      	strh	r3, [r7, #18]
	assert(imu);
 8002672:	69fb      	ldr	r3, [r7, #28]
 8002674:	2b00      	cmp	r3, #0
 8002676:	d105      	bne.n	8002684 <icm20602_init+0x2c>
 8002678:	4b52      	ldr	r3, [pc, #328]	@ (80027c4 <icm20602_init+0x16c>)
 800267a:	4a53      	ldr	r2, [pc, #332]	@ (80027c8 <icm20602_init+0x170>)
 800267c:	215c      	movs	r1, #92	@ 0x5c
 800267e:	4853      	ldr	r0, [pc, #332]	@ (80027cc <icm20602_init+0x174>)
 8002680:	f008 f8e8 	bl	800a854 <__assert_func>
	assert(hspi);
 8002684:	69bb      	ldr	r3, [r7, #24]
 8002686:	2b00      	cmp	r3, #0
 8002688:	d105      	bne.n	8002696 <icm20602_init+0x3e>
 800268a:	4b51      	ldr	r3, [pc, #324]	@ (80027d0 <icm20602_init+0x178>)
 800268c:	4a4e      	ldr	r2, [pc, #312]	@ (80027c8 <icm20602_init+0x170>)
 800268e:	215d      	movs	r1, #93	@ 0x5d
 8002690:	484e      	ldr	r0, [pc, #312]	@ (80027cc <icm20602_init+0x174>)
 8002692:	f008 f8df 	bl	800a854 <__assert_func>
	assert(cs_port);
 8002696:	697b      	ldr	r3, [r7, #20]
 8002698:	2b00      	cmp	r3, #0
 800269a:	d105      	bne.n	80026a8 <icm20602_init+0x50>
 800269c:	4b4d      	ldr	r3, [pc, #308]	@ (80027d4 <icm20602_init+0x17c>)
 800269e:	4a4a      	ldr	r2, [pc, #296]	@ (80027c8 <icm20602_init+0x170>)
 80026a0:	215e      	movs	r1, #94	@ 0x5e
 80026a2:	484a      	ldr	r0, [pc, #296]	@ (80027cc <icm20602_init+0x174>)
 80026a4:	f008 f8d6 	bl	800a854 <__assert_func>
	assert(int_port);
 80026a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d105      	bne.n	80026ba <icm20602_init+0x62>
 80026ae:	4b4a      	ldr	r3, [pc, #296]	@ (80027d8 <icm20602_init+0x180>)
 80026b0:	4a45      	ldr	r2, [pc, #276]	@ (80027c8 <icm20602_init+0x170>)
 80026b2:	215f      	movs	r1, #95	@ 0x5f
 80026b4:	4845      	ldr	r0, [pc, #276]	@ (80027cc <icm20602_init+0x174>)
 80026b6:	f008 f8cd 	bl	800a854 <__assert_func>

	dis_cs(imu);
 80026ba:	69f8      	ldr	r0, [r7, #28]
 80026bc:	f7ff feba 	bl	8002434 <dis_cs>

	imu->hspi = hspi;
 80026c0:	69fb      	ldr	r3, [r7, #28]
 80026c2:	69ba      	ldr	r2, [r7, #24]
 80026c4:	601a      	str	r2, [r3, #0]
	imu->cs_port = cs_port;
 80026c6:	69fb      	ldr	r3, [r7, #28]
 80026c8:	697a      	ldr	r2, [r7, #20]
 80026ca:	605a      	str	r2, [r3, #4]
	imu->cs_pin = cs_pin;
 80026cc:	69fb      	ldr	r3, [r7, #28]
 80026ce:	8a7a      	ldrh	r2, [r7, #18]
 80026d0:	811a      	strh	r2, [r3, #8]
	imu->int_port = int_port;
 80026d2:	69fb      	ldr	r3, [r7, #28]
 80026d4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80026d6:	60da      	str	r2, [r3, #12]
	imu->int_pin = int_pin;
 80026d8:	69fb      	ldr	r3, [r7, #28]
 80026da:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 80026dc:	821a      	strh	r2, [r3, #16]

	imu->degree_per_lsb = degree_per_lsb;
 80026de:	69fb      	ldr	r3, [r7, #28]
 80026e0:	68fa      	ldr	r2, [r7, #12]
 80026e2:	615a      	str	r2, [r3, #20]
	imu->g_per_lsb = g_per_lsb;
 80026e4:	69fb      	ldr	r3, [r7, #28]
 80026e6:	68ba      	ldr	r2, [r7, #8]
 80026e8:	619a      	str	r2, [r3, #24]

	bool tmp = false;
 80026ea:	2300      	movs	r3, #0
 80026ec:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	uint8_t who_am_i = 0;
 80026f0:	2300      	movs	r3, #0
 80026f2:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
	for (uint8_t i = 0; i < 5; i++) {
 80026f6:	2300      	movs	r3, #0
 80026f8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80026fc:	e01c      	b.n	8002738 <icm20602_init+0xe0>
		tmp = icm20602_read_spi_byte(imu, ICM20602_REG_WHO_AM_I, &who_am_i);
 80026fe:	f107 0325 	add.w	r3, r7, #37	@ 0x25
 8002702:	461a      	mov	r2, r3
 8002704:	2175      	movs	r1, #117	@ 0x75
 8002706:	69f8      	ldr	r0, [r7, #28]
 8002708:	f7ff ff80 	bl	800260c <icm20602_read_spi_byte>
 800270c:	4603      	mov	r3, r0
 800270e:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
		if (who_am_i == 0x12 && tmp) {
 8002712:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8002716:	2b12      	cmp	r3, #18
 8002718:	d103      	bne.n	8002722 <icm20602_init+0xca>
 800271a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800271e:	2b00      	cmp	r3, #0
 8002720:	d10e      	bne.n	8002740 <icm20602_init+0xe8>
			break;
		} else if (i == 4) {
 8002722:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002726:	2b04      	cmp	r3, #4
 8002728:	d101      	bne.n	800272e <icm20602_init+0xd6>
			return false;
 800272a:	2300      	movs	r3, #0
 800272c:	e045      	b.n	80027ba <icm20602_init+0x162>
	for (uint8_t i = 0; i < 5; i++) {
 800272e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002732:	3301      	adds	r3, #1
 8002734:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8002738:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800273c:	2b04      	cmp	r3, #4
 800273e:	d9de      	bls.n	80026fe <icm20602_init+0xa6>
		}
	}

	// PWR_MGMT_1 0x6B
	tmp = icm20602_write_spi_byte(imu, ICM20602_REG_PWR_MGMT_1, 0x80); //Reset ICM20602
 8002740:	2280      	movs	r2, #128	@ 0x80
 8002742:	216b      	movs	r1, #107	@ 0x6b
 8002744:	69f8      	ldr	r0, [r7, #28]
 8002746:	f7ff ff73 	bl	8002630 <icm20602_write_spi_byte>
 800274a:	4603      	mov	r3, r0
 800274c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	HAL_Delay(50);
 8002750:	2032      	movs	r0, #50	@ 0x32
 8002752:	f003 ff47 	bl	80065e4 <HAL_Delay>
	if (!tmp) {
 8002756:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800275a:	f083 0301 	eor.w	r3, r3, #1
 800275e:	b2db      	uxtb	r3, r3
 8002760:	2b00      	cmp	r3, #0
 8002762:	d001      	beq.n	8002768 <icm20602_init+0x110>
		return false;
 8002764:	2300      	movs	r3, #0
 8002766:	e028      	b.n	80027ba <icm20602_init+0x162>
	}

	// PWR_MGMT_1 0x6B
	tmp = icm20602_write_spi_byte(imu, ICM20602_REG_PWR_MGMT_1, 0x01); // Enable Temperature sensor(bit4-0), Use PLL(bit2:0-01)
 8002768:	2201      	movs	r2, #1
 800276a:	216b      	movs	r1, #107	@ 0x6b
 800276c:	69f8      	ldr	r0, [r7, #28]
 800276e:	f7ff ff5f 	bl	8002630 <icm20602_write_spi_byte>
 8002772:	4603      	mov	r3, r0
 8002774:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	HAL_Delay(50);
 8002778:	2032      	movs	r0, #50	@ 0x32
 800277a:	f003 ff33 	bl	80065e4 <HAL_Delay>
	if (!tmp) {
 800277e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8002782:	f083 0301 	eor.w	r3, r3, #1
 8002786:	b2db      	uxtb	r3, r3
 8002788:	2b00      	cmp	r3, #0
 800278a:	d001      	beq.n	8002790 <icm20602_init+0x138>
		return false;
 800278c:	2300      	movs	r3, #0
 800278e:	e014      	b.n	80027ba <icm20602_init+0x162>
	}

	tmp = icm20602_write_spi_byte(imu, ICM20602_REG_INT_ENABLE, 0x01); // Enable DRDY Interrupt
 8002790:	2201      	movs	r2, #1
 8002792:	2138      	movs	r1, #56	@ 0x38
 8002794:	69f8      	ldr	r0, [r7, #28]
 8002796:	f7ff ff4b 	bl	8002630 <icm20602_write_spi_byte>
 800279a:	4603      	mov	r3, r0
 800279c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	HAL_Delay(50);
 80027a0:	2032      	movs	r0, #50	@ 0x32
 80027a2:	f003 ff1f 	bl	80065e4 <HAL_Delay>
	if (!tmp) {
 80027a6:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80027aa:	f083 0301 	eor.w	r3, r3, #1
 80027ae:	b2db      	uxtb	r3, r3
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d001      	beq.n	80027b8 <icm20602_init+0x160>
		return false;
 80027b4:	2300      	movs	r3, #0
 80027b6:	e000      	b.n	80027ba <icm20602_init+0x162>
	}

	return true;
 80027b8:	2301      	movs	r3, #1
}
 80027ba:	4618      	mov	r0, r3
 80027bc:	3728      	adds	r7, #40	@ 0x28
 80027be:	46bd      	mov	sp, r7
 80027c0:	bd80      	pop	{r7, pc}
 80027c2:	bf00      	nop
 80027c4:	0800c158 	.word	0x0800c158
 80027c8:	0800c644 	.word	0x0800c644
 80027cc:	0800c15c 	.word	0x0800c15c
 80027d0:	0800c198 	.word	0x0800c198
 80027d4:	0800c1a0 	.word	0x0800c1a0
 80027d8:	0800c1a8 	.word	0x0800c1a8

080027dc <icm20602_get_accel_gyro_lsb>:

bool icm20602_get_accel_gyro_lsb(struct icm20602 *imu, int16_t *x_accel_lsb, int16_t *y_accel_lsb, int16_t *z_accel_lsb, int16_t *x_gyro_lsb, int16_t *y_gyro_lsb, int16_t *z_gyro_lsb)
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	b088      	sub	sp, #32
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	60f8      	str	r0, [r7, #12]
 80027e4:	60b9      	str	r1, [r7, #8]
 80027e6:	607a      	str	r2, [r7, #4]
 80027e8:	603b      	str	r3, [r7, #0]
	assert(x_accel_lsb);
 80027ea:	68bb      	ldr	r3, [r7, #8]
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d105      	bne.n	80027fc <icm20602_get_accel_gyro_lsb+0x20>
 80027f0:	4b42      	ldr	r3, [pc, #264]	@ (80028fc <icm20602_get_accel_gyro_lsb+0x120>)
 80027f2:	4a43      	ldr	r2, [pc, #268]	@ (8002900 <icm20602_get_accel_gyro_lsb+0x124>)
 80027f4:	2190      	movs	r1, #144	@ 0x90
 80027f6:	4843      	ldr	r0, [pc, #268]	@ (8002904 <icm20602_get_accel_gyro_lsb+0x128>)
 80027f8:	f008 f82c 	bl	800a854 <__assert_func>
	assert(y_accel_lsb);
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d105      	bne.n	800280e <icm20602_get_accel_gyro_lsb+0x32>
 8002802:	4b41      	ldr	r3, [pc, #260]	@ (8002908 <icm20602_get_accel_gyro_lsb+0x12c>)
 8002804:	4a3e      	ldr	r2, [pc, #248]	@ (8002900 <icm20602_get_accel_gyro_lsb+0x124>)
 8002806:	2191      	movs	r1, #145	@ 0x91
 8002808:	483e      	ldr	r0, [pc, #248]	@ (8002904 <icm20602_get_accel_gyro_lsb+0x128>)
 800280a:	f008 f823 	bl	800a854 <__assert_func>
	assert(z_accel_lsb);
 800280e:	683b      	ldr	r3, [r7, #0]
 8002810:	2b00      	cmp	r3, #0
 8002812:	d105      	bne.n	8002820 <icm20602_get_accel_gyro_lsb+0x44>
 8002814:	4b3d      	ldr	r3, [pc, #244]	@ (800290c <icm20602_get_accel_gyro_lsb+0x130>)
 8002816:	4a3a      	ldr	r2, [pc, #232]	@ (8002900 <icm20602_get_accel_gyro_lsb+0x124>)
 8002818:	2192      	movs	r1, #146	@ 0x92
 800281a:	483a      	ldr	r0, [pc, #232]	@ (8002904 <icm20602_get_accel_gyro_lsb+0x128>)
 800281c:	f008 f81a 	bl	800a854 <__assert_func>
	assert(x_gyro_lsb);
 8002820:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002822:	2b00      	cmp	r3, #0
 8002824:	d105      	bne.n	8002832 <icm20602_get_accel_gyro_lsb+0x56>
 8002826:	4b3a      	ldr	r3, [pc, #232]	@ (8002910 <icm20602_get_accel_gyro_lsb+0x134>)
 8002828:	4a35      	ldr	r2, [pc, #212]	@ (8002900 <icm20602_get_accel_gyro_lsb+0x124>)
 800282a:	2193      	movs	r1, #147	@ 0x93
 800282c:	4835      	ldr	r0, [pc, #212]	@ (8002904 <icm20602_get_accel_gyro_lsb+0x128>)
 800282e:	f008 f811 	bl	800a854 <__assert_func>
	assert(y_gyro_lsb);
 8002832:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002834:	2b00      	cmp	r3, #0
 8002836:	d105      	bne.n	8002844 <icm20602_get_accel_gyro_lsb+0x68>
 8002838:	4b36      	ldr	r3, [pc, #216]	@ (8002914 <icm20602_get_accel_gyro_lsb+0x138>)
 800283a:	4a31      	ldr	r2, [pc, #196]	@ (8002900 <icm20602_get_accel_gyro_lsb+0x124>)
 800283c:	2194      	movs	r1, #148	@ 0x94
 800283e:	4831      	ldr	r0, [pc, #196]	@ (8002904 <icm20602_get_accel_gyro_lsb+0x128>)
 8002840:	f008 f808 	bl	800a854 <__assert_func>
	assert(z_gyro_lsb);
 8002844:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002846:	2b00      	cmp	r3, #0
 8002848:	d105      	bne.n	8002856 <icm20602_get_accel_gyro_lsb+0x7a>
 800284a:	4b33      	ldr	r3, [pc, #204]	@ (8002918 <icm20602_get_accel_gyro_lsb+0x13c>)
 800284c:	4a2c      	ldr	r2, [pc, #176]	@ (8002900 <icm20602_get_accel_gyro_lsb+0x124>)
 800284e:	2195      	movs	r1, #149	@ 0x95
 8002850:	482c      	ldr	r0, [pc, #176]	@ (8002904 <icm20602_get_accel_gyro_lsb+0x128>)
 8002852:	f007 ffff 	bl	800a854 <__assert_func>

	bool ret;
	uint8_t data[14];

	ret = icm20602_read_spi(imu, ICM20602_REG_ACCEL_XOUT_H, data, 14);
 8002856:	f107 0210 	add.w	r2, r7, #16
 800285a:	230e      	movs	r3, #14
 800285c:	213b      	movs	r1, #59	@ 0x3b
 800285e:	68f8      	ldr	r0, [r7, #12]
 8002860:	f7ff fe08 	bl	8002474 <icm20602_read_spi>
 8002864:	4603      	mov	r3, r0
 8002866:	77fb      	strb	r3, [r7, #31]
	if (!ret) {
 8002868:	7ffb      	ldrb	r3, [r7, #31]
 800286a:	f083 0301 	eor.w	r3, r3, #1
 800286e:	b2db      	uxtb	r3, r3
 8002870:	2b00      	cmp	r3, #0
 8002872:	d001      	beq.n	8002878 <icm20602_get_accel_gyro_lsb+0x9c>
		return ret;
 8002874:	7ffb      	ldrb	r3, [r7, #31]
 8002876:	e03c      	b.n	80028f2 <icm20602_get_accel_gyro_lsb+0x116>
	}

	*x_accel_lsb = ((data[0] << 8) | data[1]);
 8002878:	7c3b      	ldrb	r3, [r7, #16]
 800287a:	b21b      	sxth	r3, r3
 800287c:	021b      	lsls	r3, r3, #8
 800287e:	b21a      	sxth	r2, r3
 8002880:	7c7b      	ldrb	r3, [r7, #17]
 8002882:	b21b      	sxth	r3, r3
 8002884:	4313      	orrs	r3, r2
 8002886:	b21a      	sxth	r2, r3
 8002888:	68bb      	ldr	r3, [r7, #8]
 800288a:	801a      	strh	r2, [r3, #0]
	*y_accel_lsb = ((data[2] << 8) | data[3]);
 800288c:	7cbb      	ldrb	r3, [r7, #18]
 800288e:	b21b      	sxth	r3, r3
 8002890:	021b      	lsls	r3, r3, #8
 8002892:	b21a      	sxth	r2, r3
 8002894:	7cfb      	ldrb	r3, [r7, #19]
 8002896:	b21b      	sxth	r3, r3
 8002898:	4313      	orrs	r3, r2
 800289a:	b21a      	sxth	r2, r3
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	801a      	strh	r2, [r3, #0]
	*z_accel_lsb = ((data[4] << 8) | data[5]);
 80028a0:	7d3b      	ldrb	r3, [r7, #20]
 80028a2:	b21b      	sxth	r3, r3
 80028a4:	021b      	lsls	r3, r3, #8
 80028a6:	b21a      	sxth	r2, r3
 80028a8:	7d7b      	ldrb	r3, [r7, #21]
 80028aa:	b21b      	sxth	r3, r3
 80028ac:	4313      	orrs	r3, r2
 80028ae:	b21a      	sxth	r2, r3
 80028b0:	683b      	ldr	r3, [r7, #0]
 80028b2:	801a      	strh	r2, [r3, #0]

	*x_gyro_lsb = ((data[8] << 8) | data[9]);
 80028b4:	7e3b      	ldrb	r3, [r7, #24]
 80028b6:	b21b      	sxth	r3, r3
 80028b8:	021b      	lsls	r3, r3, #8
 80028ba:	b21a      	sxth	r2, r3
 80028bc:	7e7b      	ldrb	r3, [r7, #25]
 80028be:	b21b      	sxth	r3, r3
 80028c0:	4313      	orrs	r3, r2
 80028c2:	b21a      	sxth	r2, r3
 80028c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80028c6:	801a      	strh	r2, [r3, #0]
	*y_gyro_lsb = ((data[10] << 8) | data[11]);
 80028c8:	7ebb      	ldrb	r3, [r7, #26]
 80028ca:	b21b      	sxth	r3, r3
 80028cc:	021b      	lsls	r3, r3, #8
 80028ce:	b21a      	sxth	r2, r3
 80028d0:	7efb      	ldrb	r3, [r7, #27]
 80028d2:	b21b      	sxth	r3, r3
 80028d4:	4313      	orrs	r3, r2
 80028d6:	b21a      	sxth	r2, r3
 80028d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80028da:	801a      	strh	r2, [r3, #0]
	*z_gyro_lsb = ((data[12] << 8) | data[13]);
 80028dc:	7f3b      	ldrb	r3, [r7, #28]
 80028de:	b21b      	sxth	r3, r3
 80028e0:	021b      	lsls	r3, r3, #8
 80028e2:	b21a      	sxth	r2, r3
 80028e4:	7f7b      	ldrb	r3, [r7, #29]
 80028e6:	b21b      	sxth	r3, r3
 80028e8:	4313      	orrs	r3, r2
 80028ea:	b21a      	sxth	r2, r3
 80028ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80028ee:	801a      	strh	r2, [r3, #0]

	return ret;
 80028f0:	7ffb      	ldrb	r3, [r7, #31]
}
 80028f2:	4618      	mov	r0, r3
 80028f4:	3720      	adds	r7, #32
 80028f6:	46bd      	mov	sp, r7
 80028f8:	bd80      	pop	{r7, pc}
 80028fa:	bf00      	nop
 80028fc:	0800c1b4 	.word	0x0800c1b4
 8002900:	0800c654 	.word	0x0800c654
 8002904:	0800c15c 	.word	0x0800c15c
 8002908:	0800c1c0 	.word	0x0800c1c0
 800290c:	0800c1cc 	.word	0x0800c1cc
 8002910:	0800c1d8 	.word	0x0800c1d8
 8002914:	0800c1e4 	.word	0x0800c1e4
 8002918:	0800c1f0 	.word	0x0800c1f0

0800291c <icm20602_get_accel_lsb>:

	return ret;
}

bool icm20602_get_accel_lsb(struct icm20602 *imu, int16_t *x_accel_lsb, int16_t *y_accel_lsb, int16_t *z_accel_lsb)
{
 800291c:	b580      	push	{r7, lr}
 800291e:	b086      	sub	sp, #24
 8002920:	af00      	add	r7, sp, #0
 8002922:	60f8      	str	r0, [r7, #12]
 8002924:	60b9      	str	r1, [r7, #8]
 8002926:	607a      	str	r2, [r7, #4]
 8002928:	603b      	str	r3, [r7, #0]
	assert(x_accel_lsb);
 800292a:	68bb      	ldr	r3, [r7, #8]
 800292c:	2b00      	cmp	r3, #0
 800292e:	d105      	bne.n	800293c <icm20602_get_accel_lsb+0x20>
 8002930:	4b28      	ldr	r3, [pc, #160]	@ (80029d4 <icm20602_get_accel_lsb+0xb8>)
 8002932:	4a29      	ldr	r2, [pc, #164]	@ (80029d8 <icm20602_get_accel_lsb+0xbc>)
 8002934:	21c0      	movs	r1, #192	@ 0xc0
 8002936:	4829      	ldr	r0, [pc, #164]	@ (80029dc <icm20602_get_accel_lsb+0xc0>)
 8002938:	f007 ff8c 	bl	800a854 <__assert_func>
	assert(y_accel_lsb);
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	2b00      	cmp	r3, #0
 8002940:	d105      	bne.n	800294e <icm20602_get_accel_lsb+0x32>
 8002942:	4b27      	ldr	r3, [pc, #156]	@ (80029e0 <icm20602_get_accel_lsb+0xc4>)
 8002944:	4a24      	ldr	r2, [pc, #144]	@ (80029d8 <icm20602_get_accel_lsb+0xbc>)
 8002946:	21c1      	movs	r1, #193	@ 0xc1
 8002948:	4824      	ldr	r0, [pc, #144]	@ (80029dc <icm20602_get_accel_lsb+0xc0>)
 800294a:	f007 ff83 	bl	800a854 <__assert_func>
	assert(z_accel_lsb);
 800294e:	683b      	ldr	r3, [r7, #0]
 8002950:	2b00      	cmp	r3, #0
 8002952:	d105      	bne.n	8002960 <icm20602_get_accel_lsb+0x44>
 8002954:	4b23      	ldr	r3, [pc, #140]	@ (80029e4 <icm20602_get_accel_lsb+0xc8>)
 8002956:	4a20      	ldr	r2, [pc, #128]	@ (80029d8 <icm20602_get_accel_lsb+0xbc>)
 8002958:	21c2      	movs	r1, #194	@ 0xc2
 800295a:	4820      	ldr	r0, [pc, #128]	@ (80029dc <icm20602_get_accel_lsb+0xc0>)
 800295c:	f007 ff7a 	bl	800a854 <__assert_func>

	bool ret;
	uint8_t data[6] ={0,};
 8002960:	f107 0310 	add.w	r3, r7, #16
 8002964:	2200      	movs	r2, #0
 8002966:	601a      	str	r2, [r3, #0]
 8002968:	809a      	strh	r2, [r3, #4]

	ret = icm20602_read_spi(imu, ICM20602_REG_ACCEL_XOUT_H, data, 6);
 800296a:	f107 0210 	add.w	r2, r7, #16
 800296e:	2306      	movs	r3, #6
 8002970:	213b      	movs	r1, #59	@ 0x3b
 8002972:	68f8      	ldr	r0, [r7, #12]
 8002974:	f7ff fd7e 	bl	8002474 <icm20602_read_spi>
 8002978:	4603      	mov	r3, r0
 800297a:	75fb      	strb	r3, [r7, #23]
	if (!ret) {
 800297c:	7dfb      	ldrb	r3, [r7, #23]
 800297e:	f083 0301 	eor.w	r3, r3, #1
 8002982:	b2db      	uxtb	r3, r3
 8002984:	2b00      	cmp	r3, #0
 8002986:	d001      	beq.n	800298c <icm20602_get_accel_lsb+0x70>
		return ret;
 8002988:	7dfb      	ldrb	r3, [r7, #23]
 800298a:	e01e      	b.n	80029ca <icm20602_get_accel_lsb+0xae>
	}

	*x_accel_lsb = ((data[0] << 8) | data[1]);
 800298c:	7c3b      	ldrb	r3, [r7, #16]
 800298e:	b21b      	sxth	r3, r3
 8002990:	021b      	lsls	r3, r3, #8
 8002992:	b21a      	sxth	r2, r3
 8002994:	7c7b      	ldrb	r3, [r7, #17]
 8002996:	b21b      	sxth	r3, r3
 8002998:	4313      	orrs	r3, r2
 800299a:	b21a      	sxth	r2, r3
 800299c:	68bb      	ldr	r3, [r7, #8]
 800299e:	801a      	strh	r2, [r3, #0]
	*y_accel_lsb = ((data[2] << 8) | data[3]);
 80029a0:	7cbb      	ldrb	r3, [r7, #18]
 80029a2:	b21b      	sxth	r3, r3
 80029a4:	021b      	lsls	r3, r3, #8
 80029a6:	b21a      	sxth	r2, r3
 80029a8:	7cfb      	ldrb	r3, [r7, #19]
 80029aa:	b21b      	sxth	r3, r3
 80029ac:	4313      	orrs	r3, r2
 80029ae:	b21a      	sxth	r2, r3
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	801a      	strh	r2, [r3, #0]
	*z_accel_lsb = ((data[4] << 8) | data[5]);
 80029b4:	7d3b      	ldrb	r3, [r7, #20]
 80029b6:	b21b      	sxth	r3, r3
 80029b8:	021b      	lsls	r3, r3, #8
 80029ba:	b21a      	sxth	r2, r3
 80029bc:	7d7b      	ldrb	r3, [r7, #21]
 80029be:	b21b      	sxth	r3, r3
 80029c0:	4313      	orrs	r3, r2
 80029c2:	b21a      	sxth	r2, r3
 80029c4:	683b      	ldr	r3, [r7, #0]
 80029c6:	801a      	strh	r2, [r3, #0]

	return ret;
 80029c8:	7dfb      	ldrb	r3, [r7, #23]
}
 80029ca:	4618      	mov	r0, r3
 80029cc:	3718      	adds	r7, #24
 80029ce:	46bd      	mov	sp, r7
 80029d0:	bd80      	pop	{r7, pc}
 80029d2:	bf00      	nop
 80029d4:	0800c1b4 	.word	0x0800c1b4
 80029d8:	0800c670 	.word	0x0800c670
 80029dc:	0800c15c 	.word	0x0800c15c
 80029e0:	0800c1c0 	.word	0x0800c1c0
 80029e4:	0800c1cc 	.word	0x0800c1cc

080029e8 <icm20602_is_data_ready>:
//
//	return true;
//}

bool icm20602_is_data_ready(struct icm20602 *imu)
{
 80029e8:	b480      	push	{r7}
 80029ea:	b085      	sub	sp, #20
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	6078      	str	r0, [r7, #4]
	bool ret = imu->is_data_ready = true;
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	2201      	movs	r2, #1
 80029f4:	749a      	strb	r2, [r3, #18]
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	7c9b      	ldrb	r3, [r3, #18]
 80029fa:	73fb      	strb	r3, [r7, #15]
	imu->is_data_ready = false;
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	2200      	movs	r2, #0
 8002a00:	749a      	strb	r2, [r3, #18]
	return ret;
 8002a02:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a04:	4618      	mov	r0, r3
 8002a06:	3714      	adds	r7, #20
 8002a08:	46bd      	mov	sp, r7
 8002a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a0e:	4770      	bx	lr

08002a10 <icm20602_irq_handler>:


// exti
void icm20602_irq_handler(struct icm20602 *imu)
{
 8002a10:	b480      	push	{r7}
 8002a12:	b083      	sub	sp, #12
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	6078      	str	r0, [r7, #4]
	imu->is_data_ready = true;
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	2201      	movs	r2, #1
 8002a1c:	749a      	strb	r2, [r3, #18]
}
 8002a1e:	bf00      	nop
 8002a20:	370c      	adds	r7, #12
 8002a22:	46bd      	mov	sp, r7
 8002a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a28:	4770      	bx	lr

08002a2a <icm20602_remove_gyro_bias_lsb>:

bool icm20602_remove_gyro_bias_lsb(struct icm20602 *imu, int16_t x_bias_lsb, int16_t y_bias_lsb, int16_t z_bias_lsb)
{
 8002a2a:	b580      	push	{r7, lr}
 8002a2c:	b084      	sub	sp, #16
 8002a2e:	af00      	add	r7, sp, #0
 8002a30:	60f8      	str	r0, [r7, #12]
 8002a32:	4608      	mov	r0, r1
 8002a34:	4611      	mov	r1, r2
 8002a36:	461a      	mov	r2, r3
 8002a38:	4603      	mov	r3, r0
 8002a3a:	817b      	strh	r3, [r7, #10]
 8002a3c:	460b      	mov	r3, r1
 8002a3e:	813b      	strh	r3, [r7, #8]
 8002a40:	4613      	mov	r3, r2
 8002a42:	80fb      	strh	r3, [r7, #6]
	icm20602_write_spi_byte(imu, ICM20602_REG_XG_OFFS_USRH, (x_bias_lsb * -2) >> 8);	// gyro_lsb x offset high byte
 8002a44:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8002a48:	4613      	mov	r3, r2
 8002a4a:	07db      	lsls	r3, r3, #31
 8002a4c:	1a9b      	subs	r3, r3, r2
 8002a4e:	005b      	lsls	r3, r3, #1
 8002a50:	121b      	asrs	r3, r3, #8
 8002a52:	b2db      	uxtb	r3, r3
 8002a54:	461a      	mov	r2, r3
 8002a56:	2113      	movs	r1, #19
 8002a58:	68f8      	ldr	r0, [r7, #12]
 8002a5a:	f7ff fde9 	bl	8002630 <icm20602_write_spi_byte>
	icm20602_write_spi_byte(imu, ICM20602_REG_XG_OFFS_USRL, x_bias_lsb * -2);	// gyro_lsb x offset low byte
 8002a5e:	897b      	ldrh	r3, [r7, #10]
 8002a60:	b2db      	uxtb	r3, r3
 8002a62:	461a      	mov	r2, r3
 8002a64:	01d2      	lsls	r2, r2, #7
 8002a66:	1ad3      	subs	r3, r2, r3
 8002a68:	005b      	lsls	r3, r3, #1
 8002a6a:	b2db      	uxtb	r3, r3
 8002a6c:	461a      	mov	r2, r3
 8002a6e:	2114      	movs	r1, #20
 8002a70:	68f8      	ldr	r0, [r7, #12]
 8002a72:	f7ff fddd 	bl	8002630 <icm20602_write_spi_byte>

	icm20602_write_spi_byte(imu, ICM20602_REG_YG_OFFS_USRH, (y_bias_lsb * -2) >> 8);	// gyro_lsb y offset high byte
 8002a76:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8002a7a:	4613      	mov	r3, r2
 8002a7c:	07db      	lsls	r3, r3, #31
 8002a7e:	1a9b      	subs	r3, r3, r2
 8002a80:	005b      	lsls	r3, r3, #1
 8002a82:	121b      	asrs	r3, r3, #8
 8002a84:	b2db      	uxtb	r3, r3
 8002a86:	461a      	mov	r2, r3
 8002a88:	2115      	movs	r1, #21
 8002a8a:	68f8      	ldr	r0, [r7, #12]
 8002a8c:	f7ff fdd0 	bl	8002630 <icm20602_write_spi_byte>
	icm20602_write_spi_byte(imu, ICM20602_REG_YG_OFFS_USRL, y_bias_lsb * -2);	// gyro_lsb y offset low byte
 8002a90:	893b      	ldrh	r3, [r7, #8]
 8002a92:	b2db      	uxtb	r3, r3
 8002a94:	461a      	mov	r2, r3
 8002a96:	01d2      	lsls	r2, r2, #7
 8002a98:	1ad3      	subs	r3, r2, r3
 8002a9a:	005b      	lsls	r3, r3, #1
 8002a9c:	b2db      	uxtb	r3, r3
 8002a9e:	461a      	mov	r2, r3
 8002aa0:	2116      	movs	r1, #22
 8002aa2:	68f8      	ldr	r0, [r7, #12]
 8002aa4:	f7ff fdc4 	bl	8002630 <icm20602_write_spi_byte>

	icm20602_write_spi_byte(imu, ICM20602_REG_ZG_OFFS_USRH, (z_bias_lsb * -2) >> 8);	// gyro_lsb z offset high byte
 8002aa8:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8002aac:	4613      	mov	r3, r2
 8002aae:	07db      	lsls	r3, r3, #31
 8002ab0:	1a9b      	subs	r3, r3, r2
 8002ab2:	005b      	lsls	r3, r3, #1
 8002ab4:	121b      	asrs	r3, r3, #8
 8002ab6:	b2db      	uxtb	r3, r3
 8002ab8:	461a      	mov	r2, r3
 8002aba:	2117      	movs	r1, #23
 8002abc:	68f8      	ldr	r0, [r7, #12]
 8002abe:	f7ff fdb7 	bl	8002630 <icm20602_write_spi_byte>
	icm20602_write_spi_byte(imu, ICM20602_REG_ZG_OFFS_USRL, z_bias_lsb * -2);	// gyro_lsb z offset low byte
 8002ac2:	88fb      	ldrh	r3, [r7, #6]
 8002ac4:	b2db      	uxtb	r3, r3
 8002ac6:	461a      	mov	r2, r3
 8002ac8:	01d2      	lsls	r2, r2, #7
 8002aca:	1ad3      	subs	r3, r2, r3
 8002acc:	005b      	lsls	r3, r3, #1
 8002ace:	b2db      	uxtb	r3, r3
 8002ad0:	461a      	mov	r2, r3
 8002ad2:	2118      	movs	r1, #24
 8002ad4:	68f8      	ldr	r0, [r7, #12]
 8002ad6:	f7ff fdab 	bl	8002630 <icm20602_write_spi_byte>

	return true;
 8002ada:	2301      	movs	r3, #1
}
 8002adc:	4618      	mov	r0, r3
 8002ade:	3710      	adds	r7, #16
 8002ae0:	46bd      	mov	sp, r7
 8002ae2:	bd80      	pop	{r7, pc}

08002ae4 <icm20602_calibrate_gyro>:
	return true;
}


bool icm20602_calibrate_gyro(struct icm20602 *imu)
{
 8002ae4:	b580      	push	{r7, lr}
 8002ae6:	b088      	sub	sp, #32
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	6078      	str	r0, [r7, #4]
//			bias_gyro_lsb[j] += tmp_bias[j];
//			bias_gyro_lsb[j] *= ((i-1) / i);	//int16_t   0   0 .
//		}
//	}

	for (int i = 0; i < 1000; i++) {
 8002aec:	2300      	movs	r3, #0
 8002aee:	617b      	str	r3, [r7, #20]
 8002af0:	e020      	b.n	8002b34 <icm20602_calibrate_gyro+0x50>
		icm20602_get_accel_lsb(imu, &tmp_x_gyro_bias_lsb, &tmp_y_gyro_bias_lsb, &tmp_z_gyro_bias_lsb);
 8002af2:	f107 030e 	add.w	r3, r7, #14
 8002af6:	f107 0210 	add.w	r2, r7, #16
 8002afa:	f107 0112 	add.w	r1, r7, #18
 8002afe:	6878      	ldr	r0, [r7, #4]
 8002b00:	f7ff ff0c 	bl	800291c <icm20602_get_accel_lsb>
		x_gyro_bias_lsb += tmp_x_gyro_bias_lsb;
 8002b04:	8bfa      	ldrh	r2, [r7, #30]
 8002b06:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8002b0a:	b29b      	uxth	r3, r3
 8002b0c:	4413      	add	r3, r2
 8002b0e:	b29b      	uxth	r3, r3
 8002b10:	83fb      	strh	r3, [r7, #30]
		y_gyro_bias_lsb += tmp_y_gyro_bias_lsb;
 8002b12:	8bba      	ldrh	r2, [r7, #28]
 8002b14:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8002b18:	b29b      	uxth	r3, r3
 8002b1a:	4413      	add	r3, r2
 8002b1c:	b29b      	uxth	r3, r3
 8002b1e:	83bb      	strh	r3, [r7, #28]
		z_gyro_bias_lsb += tmp_z_gyro_bias_lsb;
 8002b20:	8b7a      	ldrh	r2, [r7, #26]
 8002b22:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002b26:	b29b      	uxth	r3, r3
 8002b28:	4413      	add	r3, r2
 8002b2a:	b29b      	uxth	r3, r3
 8002b2c:	837b      	strh	r3, [r7, #26]
	for (int i = 0; i < 1000; i++) {
 8002b2e:	697b      	ldr	r3, [r7, #20]
 8002b30:	3301      	adds	r3, #1
 8002b32:	617b      	str	r3, [r7, #20]
 8002b34:	697b      	ldr	r3, [r7, #20]
 8002b36:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002b3a:	dbda      	blt.n	8002af2 <icm20602_calibrate_gyro+0xe>
	}

	x_gyro_bias_lsb /= 1000;
 8002b3c:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8002b40:	4a13      	ldr	r2, [pc, #76]	@ (8002b90 <icm20602_calibrate_gyro+0xac>)
 8002b42:	fb82 1203 	smull	r1, r2, r2, r3
 8002b46:	1192      	asrs	r2, r2, #6
 8002b48:	17db      	asrs	r3, r3, #31
 8002b4a:	1ad3      	subs	r3, r2, r3
 8002b4c:	83fb      	strh	r3, [r7, #30]
	y_gyro_bias_lsb /= 1000;
 8002b4e:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8002b52:	4a0f      	ldr	r2, [pc, #60]	@ (8002b90 <icm20602_calibrate_gyro+0xac>)
 8002b54:	fb82 1203 	smull	r1, r2, r2, r3
 8002b58:	1192      	asrs	r2, r2, #6
 8002b5a:	17db      	asrs	r3, r3, #31
 8002b5c:	1ad3      	subs	r3, r2, r3
 8002b5e:	83bb      	strh	r3, [r7, #28]
	z_gyro_bias_lsb /= 1000;
 8002b60:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8002b64:	4a0a      	ldr	r2, [pc, #40]	@ (8002b90 <icm20602_calibrate_gyro+0xac>)
 8002b66:	fb82 1203 	smull	r1, r2, r2, r3
 8002b6a:	1192      	asrs	r2, r2, #6
 8002b6c:	17db      	asrs	r3, r3, #31
 8002b6e:	1ad3      	subs	r3, r2, r3
 8002b70:	837b      	strh	r3, [r7, #26]

	return icm20602_remove_gyro_bias_lsb(imu, x_gyro_bias_lsb, y_gyro_bias_lsb, z_gyro_bias_lsb);
 8002b72:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8002b76:	f9b7 201c 	ldrsh.w	r2, [r7, #28]
 8002b7a:	f9b7 101e 	ldrsh.w	r1, [r7, #30]
 8002b7e:	6878      	ldr	r0, [r7, #4]
 8002b80:	f7ff ff53 	bl	8002a2a <icm20602_remove_gyro_bias_lsb>
 8002b84:	4603      	mov	r3, r0
}
 8002b86:	4618      	mov	r0, r3
 8002b88:	3720      	adds	r7, #32
 8002b8a:	46bd      	mov	sp, r7
 8002b8c:	bd80      	pop	{r7, pc}
 8002b8e:	bf00      	nop
 8002b90:	10624dd3 	.word	0x10624dd3

08002b94 <icm20602_parse_gyro>:
}

//	calculate

void icm20602_parse_gyro(const struct icm20602 *imu, int16_t x_gyro_lsb, int16_t y_gyro_lsb, int16_t z_gyro_lsb, float *x_gyro_dps, float *y_gyro_dps, float *z_gyro_dps)
{
 8002b94:	b580      	push	{r7, lr}
 8002b96:	b084      	sub	sp, #16
 8002b98:	af00      	add	r7, sp, #0
 8002b9a:	60f8      	str	r0, [r7, #12]
 8002b9c:	4608      	mov	r0, r1
 8002b9e:	4611      	mov	r1, r2
 8002ba0:	461a      	mov	r2, r3
 8002ba2:	4603      	mov	r3, r0
 8002ba4:	817b      	strh	r3, [r7, #10]
 8002ba6:	460b      	mov	r3, r1
 8002ba8:	813b      	strh	r3, [r7, #8]
 8002baa:	4613      	mov	r3, r2
 8002bac:	80fb      	strh	r3, [r7, #6]
	assert(imu);
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d106      	bne.n	8002bc2 <icm20602_parse_gyro+0x2e>
 8002bb4:	4b1a      	ldr	r3, [pc, #104]	@ (8002c20 <icm20602_parse_gyro+0x8c>)
 8002bb6:	4a1b      	ldr	r2, [pc, #108]	@ (8002c24 <icm20602_parse_gyro+0x90>)
 8002bb8:	f240 1151 	movw	r1, #337	@ 0x151
 8002bbc:	481a      	ldr	r0, [pc, #104]	@ (8002c28 <icm20602_parse_gyro+0x94>)
 8002bbe:	f007 fe49 	bl	800a854 <__assert_func>


	*x_gyro_dps = x_gyro_lsb * imu->degree_per_lsb;
 8002bc2:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002bc6:	ee07 3a90 	vmov	s15, r3
 8002bca:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	edd3 7a05 	vldr	s15, [r3, #20]
 8002bd4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002bd8:	69bb      	ldr	r3, [r7, #24]
 8002bda:	edc3 7a00 	vstr	s15, [r3]
	*y_gyro_dps = y_gyro_lsb * imu->degree_per_lsb;
 8002bde:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8002be2:	ee07 3a90 	vmov	s15, r3
 8002be6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	edd3 7a05 	vldr	s15, [r3, #20]
 8002bf0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002bf4:	69fb      	ldr	r3, [r7, #28]
 8002bf6:	edc3 7a00 	vstr	s15, [r3]
	*z_gyro_dps = z_gyro_lsb * imu->degree_per_lsb;
 8002bfa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002bfe:	ee07 3a90 	vmov	s15, r3
 8002c02:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	edd3 7a05 	vldr	s15, [r3, #20]
 8002c0c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002c10:	6a3b      	ldr	r3, [r7, #32]
 8002c12:	edc3 7a00 	vstr	s15, [r3]

}
 8002c16:	bf00      	nop
 8002c18:	3710      	adds	r7, #16
 8002c1a:	46bd      	mov	sp, r7
 8002c1c:	bd80      	pop	{r7, pc}
 8002c1e:	bf00      	nop
 8002c20:	0800c158 	.word	0x0800c158
 8002c24:	0800c688 	.word	0x0800c688
 8002c28:	0800c15c 	.word	0x0800c15c

08002c2c <icm20602_parse_accel>:

void icm20602_parse_accel(const struct icm20602 *imu, int16_t x_accel_lsb, int16_t y_accel_lsb, int16_t z_accel_lsb, float *x_accel_g, float *y_accel_g, float *z_accel_g)
{
 8002c2c:	b480      	push	{r7}
 8002c2e:	b085      	sub	sp, #20
 8002c30:	af00      	add	r7, sp, #0
 8002c32:	60f8      	str	r0, [r7, #12]
 8002c34:	4608      	mov	r0, r1
 8002c36:	4611      	mov	r1, r2
 8002c38:	461a      	mov	r2, r3
 8002c3a:	4603      	mov	r3, r0
 8002c3c:	817b      	strh	r3, [r7, #10]
 8002c3e:	460b      	mov	r3, r1
 8002c40:	813b      	strh	r3, [r7, #8]
 8002c42:	4613      	mov	r3, r2
 8002c44:	80fb      	strh	r3, [r7, #6]
	*x_accel_g = x_accel_lsb * imu->g_per_lsb;
 8002c46:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002c4a:	ee07 3a90 	vmov	s15, r3
 8002c4e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	edd3 7a06 	vldr	s15, [r3, #24]
 8002c58:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002c5c:	69bb      	ldr	r3, [r7, #24]
 8002c5e:	edc3 7a00 	vstr	s15, [r3]
	*y_accel_g = y_accel_lsb * imu->g_per_lsb;
 8002c62:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8002c66:	ee07 3a90 	vmov	s15, r3
 8002c6a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	edd3 7a06 	vldr	s15, [r3, #24]
 8002c74:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002c78:	69fb      	ldr	r3, [r7, #28]
 8002c7a:	edc3 7a00 	vstr	s15, [r3]
	*z_accel_g = z_accel_lsb * imu->g_per_lsb;
 8002c7e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002c82:	ee07 3a90 	vmov	s15, r3
 8002c86:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	edd3 7a06 	vldr	s15, [r3, #24]
 8002c90:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002c94:	6a3b      	ldr	r3, [r7, #32]
 8002c96:	edc3 7a00 	vstr	s15, [r3]

}
 8002c9a:	bf00      	nop
 8002c9c:	3714      	adds	r7, #20
 8002c9e:	46bd      	mov	sp, r7
 8002ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca4:	4770      	bx	lr

08002ca6 <map>:

#include <assert.h>
#include "servo.h"

static uint32_t map(uint32_t x, uint32_t min_in, uint32_t max_in, uint32_t min_out, uint32_t max_out)
{
 8002ca6:	b480      	push	{r7}
 8002ca8:	b085      	sub	sp, #20
 8002caa:	af00      	add	r7, sp, #0
 8002cac:	60f8      	str	r0, [r7, #12]
 8002cae:	60b9      	str	r1, [r7, #8]
 8002cb0:	607a      	str	r2, [r7, #4]
 8002cb2:	603b      	str	r3, [r7, #0]
  return (x - min_in) * (max_out - min_out) / (max_in - min_in) + min_out;
 8002cb4:	68fa      	ldr	r2, [r7, #12]
 8002cb6:	68bb      	ldr	r3, [r7, #8]
 8002cb8:	1ad3      	subs	r3, r2, r3
 8002cba:	69b9      	ldr	r1, [r7, #24]
 8002cbc:	683a      	ldr	r2, [r7, #0]
 8002cbe:	1a8a      	subs	r2, r1, r2
 8002cc0:	fb03 f202 	mul.w	r2, r3, r2
 8002cc4:	6879      	ldr	r1, [r7, #4]
 8002cc6:	68bb      	ldr	r3, [r7, #8]
 8002cc8:	1acb      	subs	r3, r1, r3
 8002cca:	fbb2 f2f3 	udiv	r2, r2, r3
 8002cce:	683b      	ldr	r3, [r7, #0]
 8002cd0:	4413      	add	r3, r2
}
 8002cd2:	4618      	mov	r0, r3
 8002cd4:	3714      	adds	r7, #20
 8002cd6:	46bd      	mov	sp, r7
 8002cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cdc:	4770      	bx	lr
	...

08002ce0 <servo_init>:

bool servo_init(struct servo *servo, TIM_HandleTypeDef *htim, uint32_t channel, uint32_t min_input, uint32_t max_input, uint32_t min_ccr, uint32_t max_ccr)
{
 8002ce0:	b580      	push	{r7, lr}
 8002ce2:	b086      	sub	sp, #24
 8002ce4:	af00      	add	r7, sp, #0
 8002ce6:	60f8      	str	r0, [r7, #12]
 8002ce8:	60b9      	str	r1, [r7, #8]
 8002cea:	607a      	str	r2, [r7, #4]
 8002cec:	603b      	str	r3, [r7, #0]
	assert(servo);
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d105      	bne.n	8002d00 <servo_init+0x20>
 8002cf4:	4b1a      	ldr	r3, [pc, #104]	@ (8002d60 <servo_init+0x80>)
 8002cf6:	4a1b      	ldr	r2, [pc, #108]	@ (8002d64 <servo_init+0x84>)
 8002cf8:	2112      	movs	r1, #18
 8002cfa:	481b      	ldr	r0, [pc, #108]	@ (8002d68 <servo_init+0x88>)
 8002cfc:	f007 fdaa 	bl	800a854 <__assert_func>
	assert(htim);
 8002d00:	68bb      	ldr	r3, [r7, #8]
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d105      	bne.n	8002d12 <servo_init+0x32>
 8002d06:	4b19      	ldr	r3, [pc, #100]	@ (8002d6c <servo_init+0x8c>)
 8002d08:	4a16      	ldr	r2, [pc, #88]	@ (8002d64 <servo_init+0x84>)
 8002d0a:	2113      	movs	r1, #19
 8002d0c:	4816      	ldr	r0, [pc, #88]	@ (8002d68 <servo_init+0x88>)
 8002d0e:	f007 fda1 	bl	800a854 <__assert_func>

	servo->htim = htim;
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	68ba      	ldr	r2, [r7, #8]
 8002d16:	601a      	str	r2, [r3, #0]
	servo->channel = channel;
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	687a      	ldr	r2, [r7, #4]
 8002d1c:	605a      	str	r2, [r3, #4]

	servo->min_input = min_input;
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	683a      	ldr	r2, [r7, #0]
 8002d22:	609a      	str	r2, [r3, #8]
	servo->max_input = max_input;
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	6a3a      	ldr	r2, [r7, #32]
 8002d28:	60da      	str	r2, [r3, #12]

	servo->min_ccr = min_ccr;
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002d2e:	611a      	str	r2, [r3, #16]
	servo->max_ccr = max_ccr;
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002d34:	615a      	str	r2, [r3, #20]

	HAL_StatusTypeDef status = HAL_TIM_PWM_Start(servo->htim, servo->channel);
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	681a      	ldr	r2, [r3, #0]
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	685b      	ldr	r3, [r3, #4]
 8002d3e:	4619      	mov	r1, r3
 8002d40:	4610      	mov	r0, r2
 8002d42:	f006 fa7b 	bl	800923c <HAL_TIM_PWM_Start>
 8002d46:	4603      	mov	r3, r0
 8002d48:	75fb      	strb	r3, [r7, #23]
	if (status != HAL_OK) {
 8002d4a:	7dfb      	ldrb	r3, [r7, #23]
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d001      	beq.n	8002d54 <servo_init+0x74>
		return false;
 8002d50:	2300      	movs	r3, #0
 8002d52:	e000      	b.n	8002d56 <servo_init+0x76>
	}

	return true;
 8002d54:	2301      	movs	r3, #1
}
 8002d56:	4618      	mov	r0, r3
 8002d58:	3718      	adds	r7, #24
 8002d5a:	46bd      	mov	sp, r7
 8002d5c:	bd80      	pop	{r7, pc}
 8002d5e:	bf00      	nop
 8002d60:	0800c1fc 	.word	0x0800c1fc
 8002d64:	0800c69c 	.word	0x0800c69c
 8002d68:	0800c204 	.word	0x0800c204
 8002d6c:	0800c224 	.word	0x0800c224

08002d70 <servo_write>:

bool servo_write(struct servo *servo, uint32_t input)
{
 8002d70:	b580      	push	{r7, lr}
 8002d72:	b086      	sub	sp, #24
 8002d74:	af02      	add	r7, sp, #8
 8002d76:	6078      	str	r0, [r7, #4]
 8002d78:	6039      	str	r1, [r7, #0]
	assert(servo);
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d105      	bne.n	8002d8c <servo_write+0x1c>
 8002d80:	4b1d      	ldr	r3, [pc, #116]	@ (8002df8 <servo_write+0x88>)
 8002d82:	4a1e      	ldr	r2, [pc, #120]	@ (8002dfc <servo_write+0x8c>)
 8002d84:	2128      	movs	r1, #40	@ 0x28
 8002d86:	481e      	ldr	r0, [pc, #120]	@ (8002e00 <servo_write+0x90>)
 8002d88:	f007 fd64 	bl	800a854 <__assert_func>

	uint32_t ccr = map(input, servo->min_input, servo->max_input, servo->min_ccr, servo->max_ccr);
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	6899      	ldr	r1, [r3, #8]
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	68da      	ldr	r2, [r3, #12]
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	6918      	ldr	r0, [r3, #16]
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	695b      	ldr	r3, [r3, #20]
 8002d9c:	9300      	str	r3, [sp, #0]
 8002d9e:	4603      	mov	r3, r0
 8002da0:	6838      	ldr	r0, [r7, #0]
 8002da2:	f7ff ff80 	bl	8002ca6 <map>
 8002da6:	60f8      	str	r0, [r7, #12]

	__HAL_TIM_SET_COMPARE(servo->htim, servo->channel, ccr);
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	685b      	ldr	r3, [r3, #4]
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d105      	bne.n	8002dbc <servo_write+0x4c>
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	68fa      	ldr	r2, [r7, #12]
 8002db8:	635a      	str	r2, [r3, #52]	@ 0x34
 8002dba:	e018      	b.n	8002dee <servo_write+0x7e>
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	685b      	ldr	r3, [r3, #4]
 8002dc0:	2b04      	cmp	r3, #4
 8002dc2:	d105      	bne.n	8002dd0 <servo_write+0x60>
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	681a      	ldr	r2, [r3, #0]
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	6393      	str	r3, [r2, #56]	@ 0x38
 8002dce:	e00e      	b.n	8002dee <servo_write+0x7e>
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	685b      	ldr	r3, [r3, #4]
 8002dd4:	2b08      	cmp	r3, #8
 8002dd6:	d105      	bne.n	8002de4 <servo_write+0x74>
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	681a      	ldr	r2, [r3, #0]
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8002de2:	e004      	b.n	8002dee <servo_write+0x7e>
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	681a      	ldr	r2, [r3, #0]
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	6413      	str	r3, [r2, #64]	@ 0x40

	return true;
 8002dee:	2301      	movs	r3, #1
}
 8002df0:	4618      	mov	r0, r3
 8002df2:	3710      	adds	r7, #16
 8002df4:	46bd      	mov	sp, r7
 8002df6:	bd80      	pop	{r7, pc}
 8002df8:	0800c1fc 	.word	0x0800c1fc
 8002dfc:	0800c6a8 	.word	0x0800c6a8
 8002e00:	0800c204 	.word	0x0800c204

08002e04 <compfilter_init>:
#include "platform/hal/platform_hal.h"

#define DEG_TO_RAD (3.1415926535f / 180.0f)
#define RAD_TO_DEG (180.0f / 3.1415926535f)

void compfilter_init(struct compfilter *cmpf, float beta) {
 8002e04:	b480      	push	{r7}
 8002e06:	b083      	sub	sp, #12
 8002e08:	af00      	add	r7, sp, #0
 8002e0a:	6078      	str	r0, [r7, #4]
 8002e0c:	ed87 0a00 	vstr	s0, [r7]
    cmpf->beta = beta;
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	683a      	ldr	r2, [r7, #0]
 8002e14:	601a      	str	r2, [r3, #0]
    cmpf->q0 = 1.0f; cmpf->q1 = 0.0f; cmpf->q2 = 0.0f; cmpf->q3 = 0.0f;
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8002e1c:	615a      	str	r2, [r3, #20]
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	f04f 0200 	mov.w	r2, #0
 8002e24:	619a      	str	r2, [r3, #24]
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	f04f 0200 	mov.w	r2, #0
 8002e2c:	61da      	str	r2, [r3, #28]
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	f04f 0200 	mov.w	r2, #0
 8002e34:	621a      	str	r2, [r3, #32]
    cmpf->prev_time_ms = 0;
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	2200      	movs	r2, #0
 8002e3a:	605a      	str	r2, [r3, #4]
}
 8002e3c:	bf00      	nop
 8002e3e:	370c      	adds	r7, #12
 8002e40:	46bd      	mov	sp, r7
 8002e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e46:	4770      	bx	lr

08002e48 <compfilter_calc_angle>:

bool compfilter_calc_angle(struct compfilter *cmpf, float ax, float ay, float az, float gx, float gy, float gz) {
 8002e48:	b580      	push	{r7, lr}
 8002e4a:	b0a2      	sub	sp, #136	@ 0x88
 8002e4c:	af00      	add	r7, sp, #0
 8002e4e:	61f8      	str	r0, [r7, #28]
 8002e50:	ed87 0a06 	vstr	s0, [r7, #24]
 8002e54:	edc7 0a05 	vstr	s1, [r7, #20]
 8002e58:	ed87 1a04 	vstr	s2, [r7, #16]
 8002e5c:	edc7 1a03 	vstr	s3, [r7, #12]
 8002e60:	ed87 2a02 	vstr	s4, [r7, #8]
 8002e64:	edc7 2a01 	vstr	s5, [r7, #4]
    uint32_t now = HAL_GetTick();
 8002e68:	f003 fbb0 	bl	80065cc <HAL_GetTick>
 8002e6c:	6778      	str	r0, [r7, #116]	@ 0x74
    if (cmpf->prev_time_ms == 0) {
 8002e6e:	69fb      	ldr	r3, [r7, #28]
 8002e70:	685b      	ldr	r3, [r3, #4]
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d104      	bne.n	8002e80 <compfilter_calc_angle+0x38>
        cmpf->prev_time_ms = now;
 8002e76:	69fb      	ldr	r3, [r7, #28]
 8002e78:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8002e7a:	605a      	str	r2, [r3, #4]
        return false;
 8002e7c:	2300      	movs	r3, #0
 8002e7e:	e341      	b.n	8003504 <compfilter_calc_angle+0x6bc>
    }
    float dt = (float)(now - cmpf->prev_time_ms) / 1000.0f;
 8002e80:	69fb      	ldr	r3, [r7, #28]
 8002e82:	685b      	ldr	r3, [r3, #4]
 8002e84:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8002e86:	1ad3      	subs	r3, r2, r3
 8002e88:	ee07 3a90 	vmov	s15, r3
 8002e8c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002e90:	eddf 6a25 	vldr	s13, [pc, #148]	@ 8002f28 <compfilter_calc_angle+0xe0>
 8002e94:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002e98:	edc7 7a1c 	vstr	s15, [r7, #112]	@ 0x70
    if (dt <= 0.0f) return false;
 8002e9c:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
 8002ea0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002ea4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ea8:	d801      	bhi.n	8002eae <compfilter_calc_angle+0x66>
 8002eaa:	2300      	movs	r3, #0
 8002eac:	e32a      	b.n	8003504 <compfilter_calc_angle+0x6bc>
    cmpf->prev_time_ms = now;
 8002eae:	69fb      	ldr	r3, [r7, #28]
 8002eb0:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8002eb2:	605a      	str	r2, [r3, #4]

    // 1.    
    gx *= DEG_TO_RAD;
 8002eb4:	edd7 7a03 	vldr	s15, [r7, #12]
 8002eb8:	ed9f 7a1c 	vldr	s14, [pc, #112]	@ 8002f2c <compfilter_calc_angle+0xe4>
 8002ebc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002ec0:	edc7 7a03 	vstr	s15, [r7, #12]
    gy *= DEG_TO_RAD;
 8002ec4:	edd7 7a02 	vldr	s15, [r7, #8]
 8002ec8:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8002f2c <compfilter_calc_angle+0xe4>
 8002ecc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002ed0:	edc7 7a02 	vstr	s15, [r7, #8]
    gz *= DEG_TO_RAD;
 8002ed4:	edd7 7a01 	vldr	s15, [r7, #4]
 8002ed8:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 8002f2c <compfilter_calc_angle+0xe4>
 8002edc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002ee0:	edc7 7a01 	vstr	s15, [r7, #4]

    float norm = sqrtf(ax*ax + ay*ay + az*az);
 8002ee4:	edd7 7a06 	vldr	s15, [r7, #24]
 8002ee8:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8002eec:	edd7 7a05 	vldr	s15, [r7, #20]
 8002ef0:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002ef4:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002ef8:	edd7 7a04 	vldr	s15, [r7, #16]
 8002efc:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002f00:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f04:	eeb0 0a67 	vmov.f32	s0, s15
 8002f08:	f008 fca6 	bl	800b858 <sqrtf>
 8002f0c:	ed87 0a1b 	vstr	s0, [r7, #108]	@ 0x6c
    if (norm < 0.0001f) return false; // Zero-g 
 8002f10:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 8002f14:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 8002f30 <compfilter_calc_angle+0xe8>
 8002f18:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002f1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f20:	d508      	bpl.n	8002f34 <compfilter_calc_angle+0xec>
 8002f22:	2300      	movs	r3, #0
 8002f24:	e2ee      	b.n	8003504 <compfilter_calc_angle+0x6bc>
 8002f26:	bf00      	nop
 8002f28:	447a0000 	.word	0x447a0000
 8002f2c:	3c8efa35 	.word	0x3c8efa35
 8002f30:	38d1b717 	.word	0x38d1b717
    ax /= norm; ay /= norm; az /= norm;
 8002f34:	edd7 6a06 	vldr	s13, [r7, #24]
 8002f38:	ed97 7a1b 	vldr	s14, [r7, #108]	@ 0x6c
 8002f3c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002f40:	edc7 7a06 	vstr	s15, [r7, #24]
 8002f44:	edd7 6a05 	vldr	s13, [r7, #20]
 8002f48:	ed97 7a1b 	vldr	s14, [r7, #108]	@ 0x6c
 8002f4c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002f50:	edc7 7a05 	vstr	s15, [r7, #20]
 8002f54:	edd7 6a04 	vldr	s13, [r7, #16]
 8002f58:	ed97 7a1b 	vldr	s14, [r7, #108]	@ 0x6c
 8002f5c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002f60:	edc7 7a04 	vstr	s15, [r7, #16]

    // []    .
    // : float tx = ax; ax = ay; ay = tx;

    // 2. Madgwick  (  )
    float q0 = cmpf->q0, q1 = cmpf->q1, q2 = cmpf->q2, q3 = cmpf->q3;
 8002f64:	69fb      	ldr	r3, [r7, #28]
 8002f66:	695b      	ldr	r3, [r3, #20]
 8002f68:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002f6a:	69fb      	ldr	r3, [r7, #28]
 8002f6c:	699b      	ldr	r3, [r3, #24]
 8002f6e:	667b      	str	r3, [r7, #100]	@ 0x64
 8002f70:	69fb      	ldr	r3, [r7, #28]
 8002f72:	69db      	ldr	r3, [r3, #28]
 8002f74:	663b      	str	r3, [r7, #96]	@ 0x60
 8002f76:	69fb      	ldr	r3, [r7, #28]
 8002f78:	6a1b      	ldr	r3, [r3, #32]
 8002f7a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    float _2q0 = 2.0f * q0;
 8002f7c:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 8002f80:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002f84:	edc7 7a16 	vstr	s15, [r7, #88]	@ 0x58
    float _2q1 = 2.0f * q1;
 8002f88:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 8002f8c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002f90:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54
    float _2q2 = 2.0f * q2;
 8002f94:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8002f98:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002f9c:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50
    float _2q3 = 2.0f * q3;
 8002fa0:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8002fa4:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002fa8:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c
//    float _4q0 = 4.0f * q0;
    float _4q1 = 4.0f * q1;
 8002fac:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 8002fb0:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8002fb4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002fb8:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
    float _4q2 = 4.0f * q2;
 8002fbc:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8002fc0:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8002fc4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002fc8:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
//    float q1q1 = q1 * q1;
//    float q2q2 = q2 * q2;
//    float q3q3 = q3 * q3;

    // Gradient objective function: f(q, a) = q*g*q' - a
    float f1 = _2q1 * q3 - _2q0 * q2 - ax;
 8002fcc:	ed97 7a15 	vldr	s14, [r7, #84]	@ 0x54
 8002fd0:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8002fd4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002fd8:	edd7 6a16 	vldr	s13, [r7, #88]	@ 0x58
 8002fdc:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8002fe0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002fe4:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002fe8:	edd7 7a06 	vldr	s15, [r7, #24]
 8002fec:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002ff0:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
    float f2 = _2q0 * q1 + _2q2 * q3 - ay;
 8002ff4:	ed97 7a16 	vldr	s14, [r7, #88]	@ 0x58
 8002ff8:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 8002ffc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003000:	edd7 6a14 	vldr	s13, [r7, #80]	@ 0x50
 8003004:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8003008:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800300c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003010:	edd7 7a05 	vldr	s15, [r7, #20]
 8003014:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003018:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
    float f3 = 1.0f - _2q1 * q1 - _2q2 * q2 - az;
 800301c:	ed97 7a15 	vldr	s14, [r7, #84]	@ 0x54
 8003020:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 8003024:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003028:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800302c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003030:	edd7 6a14 	vldr	s13, [r7, #80]	@ 0x50
 8003034:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8003038:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800303c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003040:	edd7 7a04 	vldr	s15, [r7, #16]
 8003044:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003048:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38

    // Jacobian: J^T * f
    float s0 = -_2q2 * f1 + _2q1 * f2;
 800304c:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 8003050:	eeb1 7a67 	vneg.f32	s14, s15
 8003054:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8003058:	ee27 7a27 	vmul.f32	s14, s14, s15
 800305c:	edd7 6a15 	vldr	s13, [r7, #84]	@ 0x54
 8003060:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8003064:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003068:	ee77 7a27 	vadd.f32	s15, s14, s15
 800306c:	edc7 7a21 	vstr	s15, [r7, #132]	@ 0x84
    float s1 =  _2q3 * f1 + _2q0 * f2 - _4q1 * f3;
 8003070:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8003074:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8003078:	ee27 7a27 	vmul.f32	s14, s14, s15
 800307c:	edd7 6a16 	vldr	s13, [r7, #88]	@ 0x58
 8003080:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8003084:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003088:	ee37 7a27 	vadd.f32	s14, s14, s15
 800308c:	edd7 6a12 	vldr	s13, [r7, #72]	@ 0x48
 8003090:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8003094:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003098:	ee77 7a67 	vsub.f32	s15, s14, s15
 800309c:	edc7 7a20 	vstr	s15, [r7, #128]	@ 0x80
    float s2 = -_2q0 * f1 + _2q3 * f2 - _4q2 * f3;
 80030a0:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 80030a4:	eeb1 7a67 	vneg.f32	s14, s15
 80030a8:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 80030ac:	ee27 7a27 	vmul.f32	s14, s14, s15
 80030b0:	edd7 6a13 	vldr	s13, [r7, #76]	@ 0x4c
 80030b4:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 80030b8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80030bc:	ee37 7a27 	vadd.f32	s14, s14, s15
 80030c0:	edd7 6a11 	vldr	s13, [r7, #68]	@ 0x44
 80030c4:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 80030c8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80030cc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80030d0:	edc7 7a1f 	vstr	s15, [r7, #124]	@ 0x7c
    float s3 =  _2q1 * f1 + _2q2 * f2;
 80030d4:	ed97 7a15 	vldr	s14, [r7, #84]	@ 0x54
 80030d8:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 80030dc:	ee27 7a27 	vmul.f32	s14, s14, s15
 80030e0:	edd7 6a14 	vldr	s13, [r7, #80]	@ 0x50
 80030e4:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 80030e8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80030ec:	ee77 7a27 	vadd.f32	s15, s14, s15
 80030f0:	edc7 7a1e 	vstr	s15, [r7, #120]	@ 0x78

    // Gradient 
    norm = sqrtf(s0*s0 + s1*s1 + s2*s2 + s3*s3);
 80030f4:	edd7 7a21 	vldr	s15, [r7, #132]	@ 0x84
 80030f8:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80030fc:	edd7 7a20 	vldr	s15, [r7, #128]	@ 0x80
 8003100:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8003104:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003108:	edd7 7a1f 	vldr	s15, [r7, #124]	@ 0x7c
 800310c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8003110:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003114:	edd7 7a1e 	vldr	s15, [r7, #120]	@ 0x78
 8003118:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800311c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003120:	eeb0 0a67 	vmov.f32	s0, s15
 8003124:	f008 fb98 	bl	800b858 <sqrtf>
 8003128:	ed87 0a1b 	vstr	s0, [r7, #108]	@ 0x6c
    if (norm > 0.0001f) {
 800312c:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 8003130:	ed1f 7a81 	vldr	s14, [pc, #-516]	@ 8002f30 <compfilter_calc_angle+0xe8>
 8003134:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003138:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800313c:	dd1f      	ble.n	800317e <compfilter_calc_angle+0x336>
        s0 /= norm; s1 /= norm; s2 /= norm; s3 /= norm;
 800313e:	edd7 6a21 	vldr	s13, [r7, #132]	@ 0x84
 8003142:	ed97 7a1b 	vldr	s14, [r7, #108]	@ 0x6c
 8003146:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800314a:	edc7 7a21 	vstr	s15, [r7, #132]	@ 0x84
 800314e:	edd7 6a20 	vldr	s13, [r7, #128]	@ 0x80
 8003152:	ed97 7a1b 	vldr	s14, [r7, #108]	@ 0x6c
 8003156:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800315a:	edc7 7a20 	vstr	s15, [r7, #128]	@ 0x80
 800315e:	edd7 6a1f 	vldr	s13, [r7, #124]	@ 0x7c
 8003162:	ed97 7a1b 	vldr	s14, [r7, #108]	@ 0x6c
 8003166:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800316a:	edc7 7a1f 	vstr	s15, [r7, #124]	@ 0x7c
 800316e:	edd7 6a1e 	vldr	s13, [r7, #120]	@ 0x78
 8003172:	ed97 7a1b 	vldr	s14, [r7, #108]	@ 0x6c
 8003176:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800317a:	edc7 7a1e 	vstr	s15, [r7, #120]	@ 0x78
    }

    //     + Beta() 
    float qDot0 = 0.5f * (-q1 * gx - q2 * gy - q3 * gz) - cmpf->beta * s0;
 800317e:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 8003182:	eeb1 7a67 	vneg.f32	s14, s15
 8003186:	edd7 7a03 	vldr	s15, [r7, #12]
 800318a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800318e:	edd7 6a18 	vldr	s13, [r7, #96]	@ 0x60
 8003192:	edd7 7a02 	vldr	s15, [r7, #8]
 8003196:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800319a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800319e:	edd7 6a17 	vldr	s13, [r7, #92]	@ 0x5c
 80031a2:	edd7 7a01 	vldr	s15, [r7, #4]
 80031a6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80031aa:	ee77 7a67 	vsub.f32	s15, s14, s15
 80031ae:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80031b2:	ee27 7a87 	vmul.f32	s14, s15, s14
 80031b6:	69fb      	ldr	r3, [r7, #28]
 80031b8:	edd3 6a00 	vldr	s13, [r3]
 80031bc:	edd7 7a21 	vldr	s15, [r7, #132]	@ 0x84
 80031c0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80031c4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80031c8:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
    float qDot1 = 0.5f * ( q0 * gx + q2 * gz - q3 * gy) - cmpf->beta * s1;
 80031cc:	ed97 7a1a 	vldr	s14, [r7, #104]	@ 0x68
 80031d0:	edd7 7a03 	vldr	s15, [r7, #12]
 80031d4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80031d8:	edd7 6a18 	vldr	s13, [r7, #96]	@ 0x60
 80031dc:	edd7 7a01 	vldr	s15, [r7, #4]
 80031e0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80031e4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80031e8:	edd7 6a17 	vldr	s13, [r7, #92]	@ 0x5c
 80031ec:	edd7 7a02 	vldr	s15, [r7, #8]
 80031f0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80031f4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80031f8:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80031fc:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003200:	69fb      	ldr	r3, [r7, #28]
 8003202:	edd3 6a00 	vldr	s13, [r3]
 8003206:	edd7 7a20 	vldr	s15, [r7, #128]	@ 0x80
 800320a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800320e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003212:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
    float qDot2 = 0.5f * ( q0 * gy - q1 * gz + q3 * gx) - cmpf->beta * s2;
 8003216:	ed97 7a1a 	vldr	s14, [r7, #104]	@ 0x68
 800321a:	edd7 7a02 	vldr	s15, [r7, #8]
 800321e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003222:	edd7 6a19 	vldr	s13, [r7, #100]	@ 0x64
 8003226:	edd7 7a01 	vldr	s15, [r7, #4]
 800322a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800322e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003232:	edd7 6a17 	vldr	s13, [r7, #92]	@ 0x5c
 8003236:	edd7 7a03 	vldr	s15, [r7, #12]
 800323a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800323e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003242:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8003246:	ee27 7a87 	vmul.f32	s14, s15, s14
 800324a:	69fb      	ldr	r3, [r7, #28]
 800324c:	edd3 6a00 	vldr	s13, [r3]
 8003250:	edd7 7a1f 	vldr	s15, [r7, #124]	@ 0x7c
 8003254:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003258:	ee77 7a67 	vsub.f32	s15, s14, s15
 800325c:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
    float qDot3 = 0.5f * ( q0 * gz + q1 * gy - q2 * gx) - cmpf->beta * s3;
 8003260:	ed97 7a1a 	vldr	s14, [r7, #104]	@ 0x68
 8003264:	edd7 7a01 	vldr	s15, [r7, #4]
 8003268:	ee27 7a27 	vmul.f32	s14, s14, s15
 800326c:	edd7 6a19 	vldr	s13, [r7, #100]	@ 0x64
 8003270:	edd7 7a02 	vldr	s15, [r7, #8]
 8003274:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003278:	ee37 7a27 	vadd.f32	s14, s14, s15
 800327c:	edd7 6a18 	vldr	s13, [r7, #96]	@ 0x60
 8003280:	edd7 7a03 	vldr	s15, [r7, #12]
 8003284:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003288:	ee77 7a67 	vsub.f32	s15, s14, s15
 800328c:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8003290:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003294:	69fb      	ldr	r3, [r7, #28]
 8003296:	edd3 6a00 	vldr	s13, [r3]
 800329a:	edd7 7a1e 	vldr	s15, [r7, #120]	@ 0x78
 800329e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80032a2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80032a6:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28

    //   
    cmpf->q0 += qDot0 * dt;
 80032aa:	69fb      	ldr	r3, [r7, #28]
 80032ac:	ed93 7a05 	vldr	s14, [r3, #20]
 80032b0:	edd7 6a0d 	vldr	s13, [r7, #52]	@ 0x34
 80032b4:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
 80032b8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80032bc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80032c0:	69fb      	ldr	r3, [r7, #28]
 80032c2:	edc3 7a05 	vstr	s15, [r3, #20]
    cmpf->q1 += qDot1 * dt;
 80032c6:	69fb      	ldr	r3, [r7, #28]
 80032c8:	ed93 7a06 	vldr	s14, [r3, #24]
 80032cc:	edd7 6a0c 	vldr	s13, [r7, #48]	@ 0x30
 80032d0:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
 80032d4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80032d8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80032dc:	69fb      	ldr	r3, [r7, #28]
 80032de:	edc3 7a06 	vstr	s15, [r3, #24]
    cmpf->q2 += qDot2 * dt;
 80032e2:	69fb      	ldr	r3, [r7, #28]
 80032e4:	ed93 7a07 	vldr	s14, [r3, #28]
 80032e8:	edd7 6a0b 	vldr	s13, [r7, #44]	@ 0x2c
 80032ec:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
 80032f0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80032f4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80032f8:	69fb      	ldr	r3, [r7, #28]
 80032fa:	edc3 7a07 	vstr	s15, [r3, #28]
    cmpf->q3 += qDot3 * dt;
 80032fe:	69fb      	ldr	r3, [r7, #28]
 8003300:	ed93 7a08 	vldr	s14, [r3, #32]
 8003304:	edd7 6a0a 	vldr	s13, [r7, #40]	@ 0x28
 8003308:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
 800330c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003310:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003314:	69fb      	ldr	r3, [r7, #28]
 8003316:	edc3 7a08 	vstr	s15, [r3, #32]

    norm = sqrtf(cmpf->q0*cmpf->q0 + cmpf->q1*cmpf->q1 + cmpf->q2*cmpf->q2 + cmpf->q3*cmpf->q3);
 800331a:	69fb      	ldr	r3, [r7, #28]
 800331c:	ed93 7a05 	vldr	s14, [r3, #20]
 8003320:	69fb      	ldr	r3, [r7, #28]
 8003322:	edd3 7a05 	vldr	s15, [r3, #20]
 8003326:	ee27 7a27 	vmul.f32	s14, s14, s15
 800332a:	69fb      	ldr	r3, [r7, #28]
 800332c:	edd3 6a06 	vldr	s13, [r3, #24]
 8003330:	69fb      	ldr	r3, [r7, #28]
 8003332:	edd3 7a06 	vldr	s15, [r3, #24]
 8003336:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800333a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800333e:	69fb      	ldr	r3, [r7, #28]
 8003340:	edd3 6a07 	vldr	s13, [r3, #28]
 8003344:	69fb      	ldr	r3, [r7, #28]
 8003346:	edd3 7a07 	vldr	s15, [r3, #28]
 800334a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800334e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003352:	69fb      	ldr	r3, [r7, #28]
 8003354:	edd3 6a08 	vldr	s13, [r3, #32]
 8003358:	69fb      	ldr	r3, [r7, #28]
 800335a:	edd3 7a08 	vldr	s15, [r3, #32]
 800335e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003362:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003366:	eeb0 0a67 	vmov.f32	s0, s15
 800336a:	f008 fa75 	bl	800b858 <sqrtf>
 800336e:	ed87 0a1b 	vstr	s0, [r7, #108]	@ 0x6c
    cmpf->q0 /= norm; cmpf->q1 /= norm; cmpf->q2 /= norm; cmpf->q3 /= norm;
 8003372:	69fb      	ldr	r3, [r7, #28]
 8003374:	edd3 6a05 	vldr	s13, [r3, #20]
 8003378:	ed97 7a1b 	vldr	s14, [r7, #108]	@ 0x6c
 800337c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003380:	69fb      	ldr	r3, [r7, #28]
 8003382:	edc3 7a05 	vstr	s15, [r3, #20]
 8003386:	69fb      	ldr	r3, [r7, #28]
 8003388:	edd3 6a06 	vldr	s13, [r3, #24]
 800338c:	ed97 7a1b 	vldr	s14, [r7, #108]	@ 0x6c
 8003390:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003394:	69fb      	ldr	r3, [r7, #28]
 8003396:	edc3 7a06 	vstr	s15, [r3, #24]
 800339a:	69fb      	ldr	r3, [r7, #28]
 800339c:	edd3 6a07 	vldr	s13, [r3, #28]
 80033a0:	ed97 7a1b 	vldr	s14, [r7, #108]	@ 0x6c
 80033a4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80033a8:	69fb      	ldr	r3, [r7, #28]
 80033aa:	edc3 7a07 	vstr	s15, [r3, #28]
 80033ae:	69fb      	ldr	r3, [r7, #28]
 80033b0:	edd3 6a08 	vldr	s13, [r3, #32]
 80033b4:	ed97 7a1b 	vldr	s14, [r7, #108]	@ 0x6c
 80033b8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80033bc:	69fb      	ldr	r3, [r7, #28]
 80033be:	edc3 7a08 	vstr	s15, [r3, #32]

    // 3.    ( NED  )
    q0 = cmpf->q0; q1 = cmpf->q1; q2 = cmpf->q2; q3 = cmpf->q3;
 80033c2:	69fb      	ldr	r3, [r7, #28]
 80033c4:	695b      	ldr	r3, [r3, #20]
 80033c6:	66bb      	str	r3, [r7, #104]	@ 0x68
 80033c8:	69fb      	ldr	r3, [r7, #28]
 80033ca:	699b      	ldr	r3, [r3, #24]
 80033cc:	667b      	str	r3, [r7, #100]	@ 0x64
 80033ce:	69fb      	ldr	r3, [r7, #28]
 80033d0:	69db      	ldr	r3, [r3, #28]
 80033d2:	663b      	str	r3, [r7, #96]	@ 0x60
 80033d4:	69fb      	ldr	r3, [r7, #28]
 80033d6:	6a1b      	ldr	r3, [r3, #32]
 80033d8:	65fb      	str	r3, [r7, #92]	@ 0x5c

    // Roll (x-axis rotation)
    cmpf->roll_deg = atan2f(2.0f * (q0 * q1 + q2 * q3), 1.0f - 2.0f * (q1 * q1 + q2 * q2)) * RAD_TO_DEG;
 80033da:	ed97 7a1a 	vldr	s14, [r7, #104]	@ 0x68
 80033de:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 80033e2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80033e6:	edd7 6a18 	vldr	s13, [r7, #96]	@ 0x60
 80033ea:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 80033ee:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80033f2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80033f6:	ee77 6aa7 	vadd.f32	s13, s15, s15
 80033fa:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 80033fe:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8003402:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8003406:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800340a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800340e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8003412:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003416:	ee77 7a67 	vsub.f32	s15, s14, s15
 800341a:	eef0 0a67 	vmov.f32	s1, s15
 800341e:	eeb0 0a66 	vmov.f32	s0, s13
 8003422:	f008 fa17 	bl	800b854 <atan2f>
 8003426:	eef0 7a40 	vmov.f32	s15, s0
 800342a:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 800350c <compfilter_calc_angle+0x6c4>
 800342e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003432:	69fb      	ldr	r3, [r7, #28]
 8003434:	edc3 7a03 	vstr	s15, [r3, #12]

    // Pitch (y-axis rotation)
    float sinp = 2.0f * (q0 * q2 - q3 * q1);
 8003438:	ed97 7a1a 	vldr	s14, [r7, #104]	@ 0x68
 800343c:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8003440:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003444:	edd7 6a17 	vldr	s13, [r7, #92]	@ 0x5c
 8003448:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 800344c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003450:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003454:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8003458:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
    if (fabsf(sinp) >= 1.0f)
 800345c:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8003460:	eef0 7ae7 	vabs.f32	s15, s15
 8003464:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003468:	eef4 7ac7 	vcmpe.f32	s15, s14
 800346c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003470:	db0b      	blt.n	800348a <compfilter_calc_angle+0x642>
        cmpf->pitch_deg = copysignf(90.0f, sinp);
 8003472:	edd7 0a09 	vldr	s1, [r7, #36]	@ 0x24
 8003476:	ed9f 0a26 	vldr	s0, [pc, #152]	@ 8003510 <compfilter_calc_angle+0x6c8>
 800347a:	f007 fbce 	bl	800ac1a <copysignf>
 800347e:	eef0 7a40 	vmov.f32	s15, s0
 8003482:	69fb      	ldr	r3, [r7, #28]
 8003484:	edc3 7a02 	vstr	s15, [r3, #8]
 8003488:	e00c      	b.n	80034a4 <compfilter_calc_angle+0x65c>
    else
        cmpf->pitch_deg = asinf(sinp) * RAD_TO_DEG;
 800348a:	ed97 0a09 	vldr	s0, [r7, #36]	@ 0x24
 800348e:	f008 f9b5 	bl	800b7fc <asinf>
 8003492:	eef0 7a40 	vmov.f32	s15, s0
 8003496:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 800350c <compfilter_calc_angle+0x6c4>
 800349a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800349e:	69fb      	ldr	r3, [r7, #28]
 80034a0:	edc3 7a02 	vstr	s15, [r3, #8]

    // Yaw (z-axis rotation)
    cmpf->yaw_deg = atan2f(2.0f * (q0 * q3 + q1 * q2), 1.0f - 2.0f * (q2 * q2 + q3 * q3)) * RAD_TO_DEG;
 80034a4:	ed97 7a1a 	vldr	s14, [r7, #104]	@ 0x68
 80034a8:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 80034ac:	ee27 7a27 	vmul.f32	s14, s14, s15
 80034b0:	edd7 6a19 	vldr	s13, [r7, #100]	@ 0x64
 80034b4:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 80034b8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80034bc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80034c0:	ee77 6aa7 	vadd.f32	s13, s15, s15
 80034c4:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 80034c8:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80034cc:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 80034d0:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80034d4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80034d8:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80034dc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80034e0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80034e4:	eef0 0a67 	vmov.f32	s1, s15
 80034e8:	eeb0 0a66 	vmov.f32	s0, s13
 80034ec:	f008 f9b2 	bl	800b854 <atan2f>
 80034f0:	eef0 7a40 	vmov.f32	s15, s0
 80034f4:	ed9f 7a05 	vldr	s14, [pc, #20]	@ 800350c <compfilter_calc_angle+0x6c4>
 80034f8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80034fc:	69fb      	ldr	r3, [r7, #28]
 80034fe:	edc3 7a04 	vstr	s15, [r3, #16]

    return true;
 8003502:	2301      	movs	r3, #1
}
 8003504:	4618      	mov	r0, r3
 8003506:	3788      	adds	r7, #136	@ 0x88
 8003508:	46bd      	mov	sp, r7
 800350a:	bd80      	pop	{r7, pc}
 800350c:	42652ee0 	.word	0x42652ee0
 8003510:	42b40000 	.word	0x42b40000

08003514 <crsf_get_len>:

	return frame->frame[CRSF_IDX_SYNC];
}

static inline uint8_t crsf_get_len(const struct crsf_frame* frame)
{
 8003514:	b580      	push	{r7, lr}
 8003516:	b082      	sub	sp, #8
 8003518:	af00      	add	r7, sp, #0
 800351a:	6078      	str	r0, [r7, #4]
	assert(frame);
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	2b00      	cmp	r3, #0
 8003520:	d105      	bne.n	800352e <crsf_get_len+0x1a>
 8003522:	4b06      	ldr	r3, [pc, #24]	@ (800353c <crsf_get_len+0x28>)
 8003524:	4a06      	ldr	r2, [pc, #24]	@ (8003540 <crsf_get_len+0x2c>)
 8003526:	21ba      	movs	r1, #186	@ 0xba
 8003528:	4806      	ldr	r0, [pc, #24]	@ (8003544 <crsf_get_len+0x30>)
 800352a:	f007 f993 	bl	800a854 <__assert_func>

	return frame->frame[CRSF_IDX_LEN];
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	785b      	ldrb	r3, [r3, #1]
}
 8003532:	4618      	mov	r0, r3
 8003534:	3708      	adds	r7, #8
 8003536:	46bd      	mov	sp, r7
 8003538:	bd80      	pop	{r7, pc}
 800353a:	bf00      	nop
 800353c:	0800c22c 	.word	0x0800c22c
 8003540:	0800c710 	.word	0x0800c710
 8003544:	0800c234 	.word	0x0800c234

08003548 <crsf_get_payload_length>:

static inline uint8_t crsf_get_payload_length(const struct crsf_frame* frame)
{
 8003548:	b580      	push	{r7, lr}
 800354a:	b082      	sub	sp, #8
 800354c:	af00      	add	r7, sp, #0
 800354e:	6078      	str	r0, [r7, #4]
	assert(frame);
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	2b00      	cmp	r3, #0
 8003554:	d105      	bne.n	8003562 <crsf_get_payload_length+0x1a>
 8003556:	4b08      	ldr	r3, [pc, #32]	@ (8003578 <crsf_get_payload_length+0x30>)
 8003558:	4a08      	ldr	r2, [pc, #32]	@ (800357c <crsf_get_payload_length+0x34>)
 800355a:	21c1      	movs	r1, #193	@ 0xc1
 800355c:	4808      	ldr	r0, [pc, #32]	@ (8003580 <crsf_get_payload_length+0x38>)
 800355e:	f007 f979 	bl	800a854 <__assert_func>

	return crsf_get_len(frame) - (CRSF_LEN_SYNC + CRSF_LEN_LEN);
 8003562:	6878      	ldr	r0, [r7, #4]
 8003564:	f7ff ffd6 	bl	8003514 <crsf_get_len>
 8003568:	4603      	mov	r3, r0
 800356a:	3b02      	subs	r3, #2
 800356c:	b2db      	uxtb	r3, r3
}
 800356e:	4618      	mov	r0, r3
 8003570:	3708      	adds	r7, #8
 8003572:	46bd      	mov	sp, r7
 8003574:	bd80      	pop	{r7, pc}
 8003576:	bf00      	nop
 8003578:	0800c22c 	.word	0x0800c22c
 800357c:	0800c6f8 	.word	0x0800c6f8
 8003580:	0800c234 	.word	0x0800c234

08003584 <crsf_get_type>:

static inline enum crsf_type crsf_get_type(const struct crsf_frame* frame)
{
 8003584:	b580      	push	{r7, lr}
 8003586:	b082      	sub	sp, #8
 8003588:	af00      	add	r7, sp, #0
 800358a:	6078      	str	r0, [r7, #4]
	assert(frame);
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	2b00      	cmp	r3, #0
 8003590:	d105      	bne.n	800359e <crsf_get_type+0x1a>
 8003592:	4b06      	ldr	r3, [pc, #24]	@ (80035ac <crsf_get_type+0x28>)
 8003594:	4a06      	ldr	r2, [pc, #24]	@ (80035b0 <crsf_get_type+0x2c>)
 8003596:	21c8      	movs	r1, #200	@ 0xc8
 8003598:	4806      	ldr	r0, [pc, #24]	@ (80035b4 <crsf_get_type+0x30>)
 800359a:	f007 f95b 	bl	800a854 <__assert_func>

	return (enum crsf_type)frame->frame[CRSF_IDX_TYPE];
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	789b      	ldrb	r3, [r3, #2]
}
 80035a2:	4618      	mov	r0, r3
 80035a4:	3708      	adds	r7, #8
 80035a6:	46bd      	mov	sp, r7
 80035a8:	bd80      	pop	{r7, pc}
 80035aa:	bf00      	nop
 80035ac:	0800c22c 	.word	0x0800c22c
 80035b0:	0800c774 	.word	0x0800c774
 80035b4:	0800c234 	.word	0x0800c234

080035b8 <crsf_get_frame_length>:
	return frame->frame[CRSF_IDX_CRC(crsf_get_len(frame))];
}


static inline uint8_t crsf_get_frame_length(const struct crsf_frame* frame)
{
 80035b8:	b580      	push	{r7, lr}
 80035ba:	b082      	sub	sp, #8
 80035bc:	af00      	add	r7, sp, #0
 80035be:	6078      	str	r0, [r7, #4]
	assert(frame);
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d105      	bne.n	80035d2 <crsf_get_frame_length+0x1a>
 80035c6:	4b08      	ldr	r3, [pc, #32]	@ (80035e8 <crsf_get_frame_length+0x30>)
 80035c8:	4a08      	ldr	r2, [pc, #32]	@ (80035ec <crsf_get_frame_length+0x34>)
 80035ca:	21e0      	movs	r1, #224	@ 0xe0
 80035cc:	4808      	ldr	r0, [pc, #32]	@ (80035f0 <crsf_get_frame_length+0x38>)
 80035ce:	f007 f941 	bl	800a854 <__assert_func>

	return crsf_get_len(frame) + CRSF_LEN_SYNC + CRSF_LEN_LEN;
 80035d2:	6878      	ldr	r0, [r7, #4]
 80035d4:	f7ff ff9e 	bl	8003514 <crsf_get_len>
 80035d8:	4603      	mov	r3, r0
 80035da:	3302      	adds	r3, #2
 80035dc:	b2db      	uxtb	r3, r3
}
 80035de:	4618      	mov	r0, r3
 80035e0:	3708      	adds	r7, #8
 80035e2:	46bd      	mov	sp, r7
 80035e4:	bd80      	pop	{r7, pc}
 80035e6:	bf00      	nop
 80035e8:	0800c22c 	.word	0x0800c22c
 80035ec:	0800c75c 	.word	0x0800c75c
 80035f0:	0800c234 	.word	0x0800c234

080035f4 <u16_to_buf_big_endian>:
{
	return (uint16_t)buf[1] | (uint16_t)(buf[0] << 8);
}

static void u16_to_buf_big_endian(uint8_t* buf, uint16_t value)
{
 80035f4:	b480      	push	{r7}
 80035f6:	b083      	sub	sp, #12
 80035f8:	af00      	add	r7, sp, #0
 80035fa:	6078      	str	r0, [r7, #4]
 80035fc:	460b      	mov	r3, r1
 80035fe:	807b      	strh	r3, [r7, #2]
	buf[0] = value >> 8;
 8003600:	887b      	ldrh	r3, [r7, #2]
 8003602:	0a1b      	lsrs	r3, r3, #8
 8003604:	b29b      	uxth	r3, r3
 8003606:	b2da      	uxtb	r2, r3
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	701a      	strb	r2, [r3, #0]
	buf[1] = value & 0xff;
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	3301      	adds	r3, #1
 8003610:	887a      	ldrh	r2, [r7, #2]
 8003612:	b2d2      	uxtb	r2, r2
 8003614:	701a      	strb	r2, [r3, #0]
}
 8003616:	bf00      	nop
 8003618:	370c      	adds	r7, #12
 800361a:	46bd      	mov	sp, r7
 800361c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003620:	4770      	bx	lr

08003622 <u32_to_buf_big_endian>:
	buf[1] = (value >> 8) & 0xff;
	buf[2] = value & 0xff;
}

static void u32_to_buf_big_endian(uint8_t* buf, int32_t value)
{
 8003622:	b480      	push	{r7}
 8003624:	b083      	sub	sp, #12
 8003626:	af00      	add	r7, sp, #0
 8003628:	6078      	str	r0, [r7, #4]
 800362a:	6039      	str	r1, [r7, #0]
	buf[0] = value >> 24;
 800362c:	683b      	ldr	r3, [r7, #0]
 800362e:	161b      	asrs	r3, r3, #24
 8003630:	b2da      	uxtb	r2, r3
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	701a      	strb	r2, [r3, #0]
	buf[1] = (value >> 16) & 0xff;
 8003636:	683b      	ldr	r3, [r7, #0]
 8003638:	141a      	asrs	r2, r3, #16
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	3301      	adds	r3, #1
 800363e:	b2d2      	uxtb	r2, r2
 8003640:	701a      	strb	r2, [r3, #0]
	buf[2] = (value >> 8) & 0xff;
 8003642:	683b      	ldr	r3, [r7, #0]
 8003644:	121a      	asrs	r2, r3, #8
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	3302      	adds	r3, #2
 800364a:	b2d2      	uxtb	r2, r2
 800364c:	701a      	strb	r2, [r3, #0]
	buf[3] = value & 0xff;
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	3303      	adds	r3, #3
 8003652:	683a      	ldr	r2, [r7, #0]
 8003654:	b2d2      	uxtb	r2, r2
 8003656:	701a      	strb	r2, [r3, #0]
}
 8003658:	bf00      	nop
 800365a:	370c      	adds	r7, #12
 800365c:	46bd      	mov	sp, r7
 800365e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003662:	4770      	bx	lr

08003664 <crsf_set_sync>:

static void crsf_set_sync(struct crsf_frame* frame, uint8_t sync)
{
 8003664:	b580      	push	{r7, lr}
 8003666:	b082      	sub	sp, #8
 8003668:	af00      	add	r7, sp, #0
 800366a:	6078      	str	r0, [r7, #4]
 800366c:	460b      	mov	r3, r1
 800366e:	70fb      	strb	r3, [r7, #3]
	assert(frame);
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	2b00      	cmp	r3, #0
 8003674:	d105      	bne.n	8003682 <crsf_set_sync+0x1e>
 8003676:	4b06      	ldr	r3, [pc, #24]	@ (8003690 <crsf_set_sync+0x2c>)
 8003678:	4a06      	ldr	r2, [pc, #24]	@ (8003694 <crsf_set_sync+0x30>)
 800367a:	213a      	movs	r1, #58	@ 0x3a
 800367c:	4806      	ldr	r0, [pc, #24]	@ (8003698 <crsf_set_sync+0x34>)
 800367e:	f007 f8e9 	bl	800a854 <__assert_func>

	frame->frame[CRSF_IDX_SYNC] = sync;
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	78fa      	ldrb	r2, [r7, #3]
 8003686:	701a      	strb	r2, [r3, #0]
}
 8003688:	bf00      	nop
 800368a:	3708      	adds	r7, #8
 800368c:	46bd      	mov	sp, r7
 800368e:	bd80      	pop	{r7, pc}
 8003690:	0800c22c 	.word	0x0800c22c
 8003694:	0800c6b4 	.word	0x0800c6b4
 8003698:	0800c258 	.word	0x0800c258

0800369c <crsf_set_len>:

static void crsf_set_len(struct crsf_frame* frame, uint8_t len)
{
 800369c:	b580      	push	{r7, lr}
 800369e:	b082      	sub	sp, #8
 80036a0:	af00      	add	r7, sp, #0
 80036a2:	6078      	str	r0, [r7, #4]
 80036a4:	460b      	mov	r3, r1
 80036a6:	70fb      	strb	r3, [r7, #3]
	assert(frame);
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d105      	bne.n	80036ba <crsf_set_len+0x1e>
 80036ae:	4b06      	ldr	r3, [pc, #24]	@ (80036c8 <crsf_set_len+0x2c>)
 80036b0:	4a06      	ldr	r2, [pc, #24]	@ (80036cc <crsf_set_len+0x30>)
 80036b2:	2141      	movs	r1, #65	@ 0x41
 80036b4:	4806      	ldr	r0, [pc, #24]	@ (80036d0 <crsf_set_len+0x34>)
 80036b6:	f007 f8cd 	bl	800a854 <__assert_func>

	frame->frame[CRSF_IDX_LEN] = len;
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	78fa      	ldrb	r2, [r7, #3]
 80036be:	705a      	strb	r2, [r3, #1]
}
 80036c0:	bf00      	nop
 80036c2:	3708      	adds	r7, #8
 80036c4:	46bd      	mov	sp, r7
 80036c6:	bd80      	pop	{r7, pc}
 80036c8:	0800c22c 	.word	0x0800c22c
 80036cc:	0800c6c4 	.word	0x0800c6c4
 80036d0:	0800c258 	.word	0x0800c258

080036d4 <crsf_set_type>:

static void crsf_set_type(struct crsf_frame* frame, enum crsf_type type)
{
 80036d4:	b580      	push	{r7, lr}
 80036d6:	b082      	sub	sp, #8
 80036d8:	af00      	add	r7, sp, #0
 80036da:	6078      	str	r0, [r7, #4]
 80036dc:	460b      	mov	r3, r1
 80036de:	70fb      	strb	r3, [r7, #3]
	assert(frame);
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d105      	bne.n	80036f2 <crsf_set_type+0x1e>
 80036e6:	4b06      	ldr	r3, [pc, #24]	@ (8003700 <crsf_set_type+0x2c>)
 80036e8:	4a06      	ldr	r2, [pc, #24]	@ (8003704 <crsf_set_type+0x30>)
 80036ea:	2148      	movs	r1, #72	@ 0x48
 80036ec:	4806      	ldr	r0, [pc, #24]	@ (8003708 <crsf_set_type+0x34>)
 80036ee:	f007 f8b1 	bl	800a854 <__assert_func>

	frame->frame[CRSF_IDX_TYPE] = (uint8_t)type;
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	78fa      	ldrb	r2, [r7, #3]
 80036f6:	709a      	strb	r2, [r3, #2]
}
 80036f8:	bf00      	nop
 80036fa:	3708      	adds	r7, #8
 80036fc:	46bd      	mov	sp, r7
 80036fe:	bd80      	pop	{r7, pc}
 8003700:	0800c22c 	.word	0x0800c22c
 8003704:	0800c6d4 	.word	0x0800c6d4
 8003708:	0800c258 	.word	0x0800c258

0800370c <crsf_set_payload>:

static void crsf_set_payload(struct crsf_frame* frame, const uint8_t payload[])
{
 800370c:	b580      	push	{r7, lr}
 800370e:	b084      	sub	sp, #16
 8003710:	af00      	add	r7, sp, #0
 8003712:	6078      	str	r0, [r7, #4]
 8003714:	6039      	str	r1, [r7, #0]
	assert(frame);
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	2b00      	cmp	r3, #0
 800371a:	d105      	bne.n	8003728 <crsf_set_payload+0x1c>
 800371c:	4b10      	ldr	r3, [pc, #64]	@ (8003760 <crsf_set_payload+0x54>)
 800371e:	4a11      	ldr	r2, [pc, #68]	@ (8003764 <crsf_set_payload+0x58>)
 8003720:	214f      	movs	r1, #79	@ 0x4f
 8003722:	4811      	ldr	r0, [pc, #68]	@ (8003768 <crsf_set_payload+0x5c>)
 8003724:	f007 f896 	bl	800a854 <__assert_func>

	for (uint8_t i = 0; i < crsf_get_payload_length(frame); i++) {
 8003728:	2300      	movs	r3, #0
 800372a:	73fb      	strb	r3, [r7, #15]
 800372c:	e00a      	b.n	8003744 <crsf_set_payload+0x38>
		frame->frame[CRSF_IDX_PAYLOAD + i] = payload[i];
 800372e:	7bfb      	ldrb	r3, [r7, #15]
 8003730:	683a      	ldr	r2, [r7, #0]
 8003732:	441a      	add	r2, r3
 8003734:	7bfb      	ldrb	r3, [r7, #15]
 8003736:	3303      	adds	r3, #3
 8003738:	7811      	ldrb	r1, [r2, #0]
 800373a:	687a      	ldr	r2, [r7, #4]
 800373c:	54d1      	strb	r1, [r2, r3]
	for (uint8_t i = 0; i < crsf_get_payload_length(frame); i++) {
 800373e:	7bfb      	ldrb	r3, [r7, #15]
 8003740:	3301      	adds	r3, #1
 8003742:	73fb      	strb	r3, [r7, #15]
 8003744:	6878      	ldr	r0, [r7, #4]
 8003746:	f7ff feff 	bl	8003548 <crsf_get_payload_length>
 800374a:	4603      	mov	r3, r0
 800374c:	461a      	mov	r2, r3
 800374e:	7bfb      	ldrb	r3, [r7, #15]
 8003750:	4293      	cmp	r3, r2
 8003752:	d3ec      	bcc.n	800372e <crsf_set_payload+0x22>
	}
}
 8003754:	bf00      	nop
 8003756:	bf00      	nop
 8003758:	3710      	adds	r7, #16
 800375a:	46bd      	mov	sp, r7
 800375c:	bd80      	pop	{r7, pc}
 800375e:	bf00      	nop
 8003760:	0800c22c 	.word	0x0800c22c
 8003764:	0800c6e4 	.word	0x0800c6e4
 8003768:	0800c258 	.word	0x0800c258

0800376c <crsf_set_crc>:

static void crsf_set_crc(struct crsf_frame* frame, uint8_t crc)
{
 800376c:	b580      	push	{r7, lr}
 800376e:	b082      	sub	sp, #8
 8003770:	af00      	add	r7, sp, #0
 8003772:	6078      	str	r0, [r7, #4]
 8003774:	460b      	mov	r3, r1
 8003776:	70fb      	strb	r3, [r7, #3]
	assert(frame);
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	2b00      	cmp	r3, #0
 800377c:	d105      	bne.n	800378a <crsf_set_crc+0x1e>
 800377e:	4b09      	ldr	r3, [pc, #36]	@ (80037a4 <crsf_set_crc+0x38>)
 8003780:	4a09      	ldr	r2, [pc, #36]	@ (80037a8 <crsf_set_crc+0x3c>)
 8003782:	2158      	movs	r1, #88	@ 0x58
 8003784:	4809      	ldr	r0, [pc, #36]	@ (80037ac <crsf_set_crc+0x40>)
 8003786:	f007 f865 	bl	800a854 <__assert_func>

	frame->frame[CRSF_IDX_CRC(crsf_get_len(frame))] = crc;
 800378a:	6878      	ldr	r0, [r7, #4]
 800378c:	f7ff fec2 	bl	8003514 <crsf_get_len>
 8003790:	4603      	mov	r3, r0
 8003792:	3301      	adds	r3, #1
 8003794:	687a      	ldr	r2, [r7, #4]
 8003796:	78f9      	ldrb	r1, [r7, #3]
 8003798:	54d1      	strb	r1, [r2, r3]
}
 800379a:	bf00      	nop
 800379c:	3708      	adds	r7, #8
 800379e:	46bd      	mov	sp, r7
 80037a0:	bd80      	pop	{r7, pc}
 80037a2:	bf00      	nop
 80037a4:	0800c22c 	.word	0x0800c22c
 80037a8:	0800c720 	.word	0x0800c720
 80037ac:	0800c258 	.word	0x0800c258

080037b0 <crsf_crc8_dvbs2>:

static uint8_t crsf_crc8_dvbs2(uint8_t crc, uint8_t val)
{
 80037b0:	b480      	push	{r7}
 80037b2:	b085      	sub	sp, #20
 80037b4:	af00      	add	r7, sp, #0
 80037b6:	4603      	mov	r3, r0
 80037b8:	460a      	mov	r2, r1
 80037ba:	71fb      	strb	r3, [r7, #7]
 80037bc:	4613      	mov	r3, r2
 80037be:	71bb      	strb	r3, [r7, #6]
	crc ^= val;
 80037c0:	79fa      	ldrb	r2, [r7, #7]
 80037c2:	79bb      	ldrb	r3, [r7, #6]
 80037c4:	4053      	eors	r3, r2
 80037c6:	71fb      	strb	r3, [r7, #7]
	for (int j = 0; j < 8; j++) {
 80037c8:	2300      	movs	r3, #0
 80037ca:	60fb      	str	r3, [r7, #12]
 80037cc:	e013      	b.n	80037f6 <crsf_crc8_dvbs2+0x46>
		if (crc & 0x80) {
 80037ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	da09      	bge.n	80037ea <crsf_crc8_dvbs2+0x3a>
			crc = (crc << 1) ^ 0xD5;
 80037d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037da:	005b      	lsls	r3, r3, #1
 80037dc:	b25b      	sxtb	r3, r3
 80037de:	f083 032a 	eor.w	r3, r3, #42	@ 0x2a
 80037e2:	43db      	mvns	r3, r3
 80037e4:	b25b      	sxtb	r3, r3
 80037e6:	71fb      	strb	r3, [r7, #7]
 80037e8:	e002      	b.n	80037f0 <crsf_crc8_dvbs2+0x40>

		}
		else {
			crc <<= 1;
 80037ea:	79fb      	ldrb	r3, [r7, #7]
 80037ec:	005b      	lsls	r3, r3, #1
 80037ee:	71fb      	strb	r3, [r7, #7]
	for (int j = 0; j < 8; j++) {
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	3301      	adds	r3, #1
 80037f4:	60fb      	str	r3, [r7, #12]
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	2b07      	cmp	r3, #7
 80037fa:	dde8      	ble.n	80037ce <crsf_crc8_dvbs2+0x1e>
		}
	}
	return crc;
 80037fc:	79fb      	ldrb	r3, [r7, #7]
}
 80037fe:	4618      	mov	r0, r3
 8003800:	3714      	adds	r7, #20
 8003802:	46bd      	mov	sp, r7
 8003804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003808:	4770      	bx	lr
	...

0800380c <crsf_calc_crc8_buf>:

uint8_t crsf_calc_crc8_buf(const uint8_t* buf, uint8_t len)
{
 800380c:	b580      	push	{r7, lr}
 800380e:	b084      	sub	sp, #16
 8003810:	af00      	add	r7, sp, #0
 8003812:	6078      	str	r0, [r7, #4]
 8003814:	460b      	mov	r3, r1
 8003816:	70fb      	strb	r3, [r7, #3]
	assert(buf);
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	2b00      	cmp	r3, #0
 800381c:	d105      	bne.n	800382a <crsf_calc_crc8_buf+0x1e>
 800381e:	4b11      	ldr	r3, [pc, #68]	@ (8003864 <crsf_calc_crc8_buf+0x58>)
 8003820:	4a11      	ldr	r2, [pc, #68]	@ (8003868 <crsf_calc_crc8_buf+0x5c>)
 8003822:	216e      	movs	r1, #110	@ 0x6e
 8003824:	4811      	ldr	r0, [pc, #68]	@ (800386c <crsf_calc_crc8_buf+0x60>)
 8003826:	f007 f815 	bl	800a854 <__assert_func>

	uint8_t crc = 0;
 800382a:	2300      	movs	r3, #0
 800382c:	73fb      	strb	r3, [r7, #15]
	for (uint8_t i = CRSF_IDX_TYPE; i < len - CRSF_LEN_CRC; i++) {
 800382e:	2302      	movs	r3, #2
 8003830:	73bb      	strb	r3, [r7, #14]
 8003832:	e00d      	b.n	8003850 <crsf_calc_crc8_buf+0x44>
		crc = crsf_crc8_dvbs2(crc, buf[i]);
 8003834:	7bbb      	ldrb	r3, [r7, #14]
 8003836:	687a      	ldr	r2, [r7, #4]
 8003838:	4413      	add	r3, r2
 800383a:	781a      	ldrb	r2, [r3, #0]
 800383c:	7bfb      	ldrb	r3, [r7, #15]
 800383e:	4611      	mov	r1, r2
 8003840:	4618      	mov	r0, r3
 8003842:	f7ff ffb5 	bl	80037b0 <crsf_crc8_dvbs2>
 8003846:	4603      	mov	r3, r0
 8003848:	73fb      	strb	r3, [r7, #15]
	for (uint8_t i = CRSF_IDX_TYPE; i < len - CRSF_LEN_CRC; i++) {
 800384a:	7bbb      	ldrb	r3, [r7, #14]
 800384c:	3301      	adds	r3, #1
 800384e:	73bb      	strb	r3, [r7, #14]
 8003850:	7bba      	ldrb	r2, [r7, #14]
 8003852:	78fb      	ldrb	r3, [r7, #3]
 8003854:	3b01      	subs	r3, #1
 8003856:	429a      	cmp	r2, r3
 8003858:	dbec      	blt.n	8003834 <crsf_calc_crc8_buf+0x28>
	}

	return crc;
 800385a:	7bfb      	ldrb	r3, [r7, #15]
}
 800385c:	4618      	mov	r0, r3
 800385e:	3710      	adds	r7, #16
 8003860:	46bd      	mov	sp, r7
 8003862:	bd80      	pop	{r7, pc}
 8003864:	0800c27c 	.word	0x0800c27c
 8003868:	0800c730 	.word	0x0800c730
 800386c:	0800c258 	.word	0x0800c258

08003870 <crsf_calc_crc8_frame>:

uint8_t crsf_calc_crc8_frame(const struct crsf_frame* frame)
{
 8003870:	b580      	push	{r7, lr}
 8003872:	b084      	sub	sp, #16
 8003874:	af00      	add	r7, sp, #0
 8003876:	6078      	str	r0, [r7, #4]
	assert(frame);
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	2b00      	cmp	r3, #0
 800387c:	d105      	bne.n	800388a <crsf_calc_crc8_frame+0x1a>
 800387e:	4b12      	ldr	r3, [pc, #72]	@ (80038c8 <crsf_calc_crc8_frame+0x58>)
 8003880:	4a12      	ldr	r2, [pc, #72]	@ (80038cc <crsf_calc_crc8_frame+0x5c>)
 8003882:	217a      	movs	r1, #122	@ 0x7a
 8003884:	4812      	ldr	r0, [pc, #72]	@ (80038d0 <crsf_calc_crc8_frame+0x60>)
 8003886:	f006 ffe5 	bl	800a854 <__assert_func>

	uint8_t crc = 0;
 800388a:	2300      	movs	r3, #0
 800388c:	73fb      	strb	r3, [r7, #15]
	for (uint8_t i = CRSF_IDX_TYPE; i < CRSF_IDX_CRC(crsf_get_len(frame)); i++) {
 800388e:	2302      	movs	r3, #2
 8003890:	73bb      	strb	r3, [r7, #14]
 8003892:	e00c      	b.n	80038ae <crsf_calc_crc8_frame+0x3e>
		crc = crsf_crc8_dvbs2(crc, frame->frame[i]);
 8003894:	7bbb      	ldrb	r3, [r7, #14]
 8003896:	687a      	ldr	r2, [r7, #4]
 8003898:	5cd2      	ldrb	r2, [r2, r3]
 800389a:	7bfb      	ldrb	r3, [r7, #15]
 800389c:	4611      	mov	r1, r2
 800389e:	4618      	mov	r0, r3
 80038a0:	f7ff ff86 	bl	80037b0 <crsf_crc8_dvbs2>
 80038a4:	4603      	mov	r3, r0
 80038a6:	73fb      	strb	r3, [r7, #15]
	for (uint8_t i = CRSF_IDX_TYPE; i < CRSF_IDX_CRC(crsf_get_len(frame)); i++) {
 80038a8:	7bbb      	ldrb	r3, [r7, #14]
 80038aa:	3301      	adds	r3, #1
 80038ac:	73bb      	strb	r3, [r7, #14]
 80038ae:	6878      	ldr	r0, [r7, #4]
 80038b0:	f7ff fe30 	bl	8003514 <crsf_get_len>
 80038b4:	4603      	mov	r3, r0
 80038b6:	461a      	mov	r2, r3
 80038b8:	7bbb      	ldrb	r3, [r7, #14]
 80038ba:	4293      	cmp	r3, r2
 80038bc:	d9ea      	bls.n	8003894 <crsf_calc_crc8_frame+0x24>
	}

	return crc;
 80038be:	7bfb      	ldrb	r3, [r7, #15]
}
 80038c0:	4618      	mov	r0, r3
 80038c2:	3710      	adds	r7, #16
 80038c4:	46bd      	mov	sp, r7
 80038c6:	bd80      	pop	{r7, pc}
 80038c8:	0800c22c 	.word	0x0800c22c
 80038cc:	0800c744 	.word	0x0800c744
 80038d0:	0800c258 	.word	0x0800c258

080038d4 <crsf_parse_frame>:

bool crsf_parse_frame(struct crsf_frame* frame, const uint8_t* buf, uint64_t buf_len, uint64_t* read_len)
{
 80038d4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80038d8:	b088      	sub	sp, #32
 80038da:	af00      	add	r7, sp, #0
 80038dc:	60f8      	str	r0, [r7, #12]
 80038de:	60b9      	str	r1, [r7, #8]
 80038e0:	e9c7 2300 	strd	r2, r3, [r7]
	if (buf_len < CRSF_LEN_METADATA) {
 80038e4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80038e8:	2a04      	cmp	r2, #4
 80038ea:	f173 0300 	sbcs.w	r3, r3, #0
 80038ee:	d206      	bcs.n	80038fe <crsf_parse_frame+0x2a>
		*read_len = buf_len;
 80038f0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80038f2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80038f6:	e9c1 2300 	strd	r2, r3, [r1]
		return false;
 80038fa:	2300      	movs	r3, #0
 80038fc:	e07d      	b.n	80039fa <crsf_parse_frame+0x126>
	}
	if (buf[0] != CRSF_SYNC_CHAR) {
 80038fe:	68bb      	ldr	r3, [r7, #8]
 8003900:	781b      	ldrb	r3, [r3, #0]
 8003902:	2bc8      	cmp	r3, #200	@ 0xc8
 8003904:	d008      	beq.n	8003918 <crsf_parse_frame+0x44>
		*read_len = 1;
 8003906:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003908:	f04f 0201 	mov.w	r2, #1
 800390c:	f04f 0300 	mov.w	r3, #0
 8003910:	e9c1 2300 	strd	r2, r3, [r1]
		return false;
 8003914:	2300      	movs	r3, #0
 8003916:	e070      	b.n	80039fa <crsf_parse_frame+0x126>
	}
	crsf_set_sync(frame, buf[0]);
 8003918:	68bb      	ldr	r3, [r7, #8]
 800391a:	781b      	ldrb	r3, [r3, #0]
 800391c:	4619      	mov	r1, r3
 800391e:	68f8      	ldr	r0, [r7, #12]
 8003920:	f7ff fea0 	bl	8003664 <crsf_set_sync>
	if (buf[1] < 2) {
 8003924:	68bb      	ldr	r3, [r7, #8]
 8003926:	3301      	adds	r3, #1
 8003928:	781b      	ldrb	r3, [r3, #0]
 800392a:	2b01      	cmp	r3, #1
 800392c:	d808      	bhi.n	8003940 <crsf_parse_frame+0x6c>
		*read_len = 2;
 800392e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003930:	f04f 0202 	mov.w	r2, #2
 8003934:	f04f 0300 	mov.w	r3, #0
 8003938:	e9c1 2300 	strd	r2, r3, [r1]
		return false;
 800393c:	2300      	movs	r3, #0
 800393e:	e05c      	b.n	80039fa <crsf_parse_frame+0x126>
	}
	if (buf_len < buf[1] + 2 || CRSF_PLDLEN_MAX + 2 < buf[1]) {
 8003940:	68bb      	ldr	r3, [r7, #8]
 8003942:	3301      	adds	r3, #1
 8003944:	781b      	ldrb	r3, [r3, #0]
 8003946:	3302      	adds	r3, #2
 8003948:	17da      	asrs	r2, r3, #31
 800394a:	461c      	mov	r4, r3
 800394c:	4615      	mov	r5, r2
 800394e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003952:	42a2      	cmp	r2, r4
 8003954:	41ab      	sbcs	r3, r5
 8003956:	d304      	bcc.n	8003962 <crsf_parse_frame+0x8e>
 8003958:	68bb      	ldr	r3, [r7, #8]
 800395a:	3301      	adds	r3, #1
 800395c:	781b      	ldrb	r3, [r3, #0]
 800395e:	2b3e      	cmp	r3, #62	@ 0x3e
 8003960:	d906      	bls.n	8003970 <crsf_parse_frame+0x9c>
		*read_len = buf_len;
 8003962:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003964:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003968:	e9c1 2300 	strd	r2, r3, [r1]
		return false;
 800396c:	2300      	movs	r3, #0
 800396e:	e044      	b.n	80039fa <crsf_parse_frame+0x126>
	}

	crsf_set_len(frame, buf[CRSF_IDX_LEN]);
 8003970:	68bb      	ldr	r3, [r7, #8]
 8003972:	3301      	adds	r3, #1
 8003974:	781b      	ldrb	r3, [r3, #0]
 8003976:	4619      	mov	r1, r3
 8003978:	68f8      	ldr	r0, [r7, #12]
 800397a:	f7ff fe8f 	bl	800369c <crsf_set_len>
	crsf_set_type(frame, (enum crsf_type)buf[CRSF_IDX_TYPE]);
 800397e:	68bb      	ldr	r3, [r7, #8]
 8003980:	3302      	adds	r3, #2
 8003982:	781b      	ldrb	r3, [r3, #0]
 8003984:	4619      	mov	r1, r3
 8003986:	68f8      	ldr	r0, [r7, #12]
 8003988:	f7ff fea4 	bl	80036d4 <crsf_set_type>
	uint64_t len = crsf_get_len(frame);
 800398c:	68f8      	ldr	r0, [r7, #12]
 800398e:	f7ff fdc1 	bl	8003514 <crsf_get_len>
 8003992:	4603      	mov	r3, r0
 8003994:	b2db      	uxtb	r3, r3
 8003996:	2200      	movs	r2, #0
 8003998:	469a      	mov	sl, r3
 800399a:	4693      	mov	fp, r2
 800399c:	e9c7 ab06 	strd	sl, fp, [r7, #24]
	uint8_t crc_idx = CRSF_IDX_CRC(len);
 80039a0:	7e3b      	ldrb	r3, [r7, #24]
 80039a2:	3301      	adds	r3, #1
 80039a4:	75fb      	strb	r3, [r7, #23]

	uint8_t crc = crsf_calc_crc8_buf(buf, crsf_get_frame_length(frame));
 80039a6:	68f8      	ldr	r0, [r7, #12]
 80039a8:	f7ff fe06 	bl	80035b8 <crsf_get_frame_length>
 80039ac:	4603      	mov	r3, r0
 80039ae:	4619      	mov	r1, r3
 80039b0:	68b8      	ldr	r0, [r7, #8]
 80039b2:	f7ff ff2b 	bl	800380c <crsf_calc_crc8_buf>
 80039b6:	4603      	mov	r3, r0
 80039b8:	75bb      	strb	r3, [r7, #22]
	*read_len = crsf_get_frame_length(frame);
 80039ba:	68f8      	ldr	r0, [r7, #12]
 80039bc:	f7ff fdfc 	bl	80035b8 <crsf_get_frame_length>
 80039c0:	4603      	mov	r3, r0
 80039c2:	b2db      	uxtb	r3, r3
 80039c4:	2200      	movs	r2, #0
 80039c6:	4698      	mov	r8, r3
 80039c8:	4691      	mov	r9, r2
 80039ca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80039cc:	e9c3 8900 	strd	r8, r9, [r3]

	if (buf[crc_idx] != crc) {
 80039d0:	7dfb      	ldrb	r3, [r7, #23]
 80039d2:	68ba      	ldr	r2, [r7, #8]
 80039d4:	4413      	add	r3, r2
 80039d6:	781b      	ldrb	r3, [r3, #0]
 80039d8:	7dba      	ldrb	r2, [r7, #22]
 80039da:	429a      	cmp	r2, r3
 80039dc:	d001      	beq.n	80039e2 <crsf_parse_frame+0x10e>
		return false;
 80039de:	2300      	movs	r3, #0
 80039e0:	e00b      	b.n	80039fa <crsf_parse_frame+0x126>
	}
	crsf_set_crc(frame, crc);
 80039e2:	7dbb      	ldrb	r3, [r7, #22]
 80039e4:	4619      	mov	r1, r3
 80039e6:	68f8      	ldr	r0, [r7, #12]
 80039e8:	f7ff fec0 	bl	800376c <crsf_set_crc>

	crsf_set_payload(frame, buf + CRSF_IDX_PAYLOAD);
 80039ec:	68bb      	ldr	r3, [r7, #8]
 80039ee:	3303      	adds	r3, #3
 80039f0:	4619      	mov	r1, r3
 80039f2:	68f8      	ldr	r0, [r7, #12]
 80039f4:	f7ff fe8a 	bl	800370c <crsf_set_payload>

	return true;
 80039f8:	2301      	movs	r3, #1
}
 80039fa:	4618      	mov	r0, r3
 80039fc:	3720      	adds	r7, #32
 80039fe:	46bd      	mov	sp, r7
 8003a00:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08003a04 <crsf_parse_rc_channels>:

	return true;
}

bool crsf_parse_rc_channels(const struct crsf_frame* frame, struct crsf_rc_channels* rc_channels)
{
 8003a04:	b5b0      	push	{r4, r5, r7, lr}
 8003a06:	b084      	sub	sp, #16
 8003a08:	af00      	add	r7, sp, #0
 8003a0a:	6078      	str	r0, [r7, #4]
 8003a0c:	6039      	str	r1, [r7, #0]
	assert(frame);
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d106      	bne.n	8003a22 <crsf_parse_rc_channels+0x1e>
 8003a14:	4b1c      	ldr	r3, [pc, #112]	@ (8003a88 <crsf_parse_rc_channels+0x84>)
 8003a16:	4a1d      	ldr	r2, [pc, #116]	@ (8003a8c <crsf_parse_rc_channels+0x88>)
 8003a18:	f44f 718a 	mov.w	r1, #276	@ 0x114
 8003a1c:	481c      	ldr	r0, [pc, #112]	@ (8003a90 <crsf_parse_rc_channels+0x8c>)
 8003a1e:	f006 ff19 	bl	800a854 <__assert_func>
	assert(rc_channels);
 8003a22:	683b      	ldr	r3, [r7, #0]
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d106      	bne.n	8003a36 <crsf_parse_rc_channels+0x32>
 8003a28:	4b1a      	ldr	r3, [pc, #104]	@ (8003a94 <crsf_parse_rc_channels+0x90>)
 8003a2a:	4a18      	ldr	r2, [pc, #96]	@ (8003a8c <crsf_parse_rc_channels+0x88>)
 8003a2c:	f240 1115 	movw	r1, #277	@ 0x115
 8003a30:	4817      	ldr	r0, [pc, #92]	@ (8003a90 <crsf_parse_rc_channels+0x8c>)
 8003a32:	f006 ff0f 	bl	800a854 <__assert_func>

	if (crsf_get_type(frame) != CRSF_TYPE_RC_CHANNELS) {
 8003a36:	6878      	ldr	r0, [r7, #4]
 8003a38:	f7ff fda4 	bl	8003584 <crsf_get_type>
 8003a3c:	4603      	mov	r3, r0
 8003a3e:	2b16      	cmp	r3, #22
 8003a40:	d001      	beq.n	8003a46 <crsf_parse_rc_channels+0x42>
		return false;
 8003a42:	2300      	movs	r3, #0
 8003a44:	e01b      	b.n	8003a7e <crsf_parse_rc_channels+0x7a>
	}

	if (crsf_get_payload_length(frame) != CRSF_PLDLEN_RC_CHANNELS) {
 8003a46:	6878      	ldr	r0, [r7, #4]
 8003a48:	f7ff fd7e 	bl	8003548 <crsf_get_payload_length>
 8003a4c:	4603      	mov	r3, r0
 8003a4e:	2b16      	cmp	r3, #22
 8003a50:	d001      	beq.n	8003a56 <crsf_parse_rc_channels+0x52>
		return false;
 8003a52:	2300      	movs	r3, #0
 8003a54:	e013      	b.n	8003a7e <crsf_parse_rc_channels+0x7a>
	}

	const uint8_t* const payload = frame->frame + CRSF_IDX_PAYLOAD;
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	3303      	adds	r3, #3
 8003a5a:	60fb      	str	r3, [r7, #12]

	const struct crsf_rc_channels* tmp = (struct crsf_rc_channels*)(payload);
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	60bb      	str	r3, [r7, #8]
	*rc_channels = *tmp;
 8003a60:	683b      	ldr	r3, [r7, #0]
 8003a62:	68ba      	ldr	r2, [r7, #8]
 8003a64:	6811      	ldr	r1, [r2, #0]
 8003a66:	6855      	ldr	r5, [r2, #4]
 8003a68:	6894      	ldr	r4, [r2, #8]
 8003a6a:	68d0      	ldr	r0, [r2, #12]
 8003a6c:	6019      	str	r1, [r3, #0]
 8003a6e:	605d      	str	r5, [r3, #4]
 8003a70:	609c      	str	r4, [r3, #8]
 8003a72:	60d8      	str	r0, [r3, #12]
 8003a74:	6911      	ldr	r1, [r2, #16]
 8003a76:	6119      	str	r1, [r3, #16]
 8003a78:	8a92      	ldrh	r2, [r2, #20]
 8003a7a:	829a      	strh	r2, [r3, #20]

	return true;
 8003a7c:	2301      	movs	r3, #1
}
 8003a7e:	4618      	mov	r0, r3
 8003a80:	3710      	adds	r7, #16
 8003a82:	46bd      	mov	sp, r7
 8003a84:	bdb0      	pop	{r4, r5, r7, pc}
 8003a86:	bf00      	nop
 8003a88:	0800c22c 	.word	0x0800c22c
 8003a8c:	0800c784 	.word	0x0800c784
 8003a90:	0800c258 	.word	0x0800c258
 8003a94:	0800c2a4 	.word	0x0800c2a4

08003a98 <crsf_framing_gps>:



void crsf_framing_gps(struct crsf_frame* frame, int32_t latitude_100ndeg, int32_t longitude_100ndeg,
		uint16_t groundspeed_damph, uint16_t heading_cdeg, uint16_t alttude_m, uint8_t satellites)
{
 8003a98:	b580      	push	{r7, lr}
 8003a9a:	b086      	sub	sp, #24
 8003a9c:	af00      	add	r7, sp, #0
 8003a9e:	60f8      	str	r0, [r7, #12]
 8003aa0:	60b9      	str	r1, [r7, #8]
 8003aa2:	607a      	str	r2, [r7, #4]
 8003aa4:	807b      	strh	r3, [r7, #2]
	assert(frame);
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d106      	bne.n	8003aba <crsf_framing_gps+0x22>
 8003aac:	4b24      	ldr	r3, [pc, #144]	@ (8003b40 <crsf_framing_gps+0xa8>)
 8003aae:	4a25      	ldr	r2, [pc, #148]	@ (8003b44 <crsf_framing_gps+0xac>)
 8003ab0:	f44f 71cc 	mov.w	r1, #408	@ 0x198
 8003ab4:	4824      	ldr	r0, [pc, #144]	@ (8003b48 <crsf_framing_gps+0xb0>)
 8003ab6:	f006 fecd 	bl	800a854 <__assert_func>

	crsf_set_sync(frame, CRSF_SYNC_CHAR);
 8003aba:	21c8      	movs	r1, #200	@ 0xc8
 8003abc:	68f8      	ldr	r0, [r7, #12]
 8003abe:	f7ff fdd1 	bl	8003664 <crsf_set_sync>
	crsf_set_len(frame, CRSF_PLDLEN_GPS + CRSF_LEN_TYPE + CRSF_LEN_CRC);
 8003ac2:	2111      	movs	r1, #17
 8003ac4:	68f8      	ldr	r0, [r7, #12]
 8003ac6:	f7ff fde9 	bl	800369c <crsf_set_len>
	crsf_set_type(frame, CRSF_TYPE_GPS);
 8003aca:	2102      	movs	r1, #2
 8003acc:	68f8      	ldr	r0, [r7, #12]
 8003ace:	f7ff fe01 	bl	80036d4 <crsf_set_type>

	uint8_t* const payload = frame->frame + CRSF_IDX_PAYLOAD;
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	3303      	adds	r3, #3
 8003ad6:	617b      	str	r3, [r7, #20]

	u32_to_buf_big_endian(payload, latitude_100ndeg);
 8003ad8:	68b9      	ldr	r1, [r7, #8]
 8003ada:	6978      	ldr	r0, [r7, #20]
 8003adc:	f7ff fda1 	bl	8003622 <u32_to_buf_big_endian>
	u32_to_buf_big_endian(payload + 4, longitude_100ndeg);
 8003ae0:	697b      	ldr	r3, [r7, #20]
 8003ae2:	3304      	adds	r3, #4
 8003ae4:	6879      	ldr	r1, [r7, #4]
 8003ae6:	4618      	mov	r0, r3
 8003ae8:	f7ff fd9b 	bl	8003622 <u32_to_buf_big_endian>
	u16_to_buf_big_endian(payload + 8, groundspeed_damph);
 8003aec:	697b      	ldr	r3, [r7, #20]
 8003aee:	3308      	adds	r3, #8
 8003af0:	887a      	ldrh	r2, [r7, #2]
 8003af2:	4611      	mov	r1, r2
 8003af4:	4618      	mov	r0, r3
 8003af6:	f7ff fd7d 	bl	80035f4 <u16_to_buf_big_endian>
	u16_to_buf_big_endian(payload + 10, heading_cdeg);
 8003afa:	697b      	ldr	r3, [r7, #20]
 8003afc:	330a      	adds	r3, #10
 8003afe:	8c3a      	ldrh	r2, [r7, #32]
 8003b00:	4611      	mov	r1, r2
 8003b02:	4618      	mov	r0, r3
 8003b04:	f7ff fd76 	bl	80035f4 <u16_to_buf_big_endian>
	u16_to_buf_big_endian(payload + 12, alttude_m + 1000);
 8003b08:	697b      	ldr	r3, [r7, #20]
 8003b0a:	f103 020c 	add.w	r2, r3, #12
 8003b0e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003b10:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8003b14:	b29b      	uxth	r3, r3
 8003b16:	4619      	mov	r1, r3
 8003b18:	4610      	mov	r0, r2
 8003b1a:	f7ff fd6b 	bl	80035f4 <u16_to_buf_big_endian>
	payload[14] = satellites;
 8003b1e:	697b      	ldr	r3, [r7, #20]
 8003b20:	330e      	adds	r3, #14
 8003b22:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8003b26:	701a      	strb	r2, [r3, #0]

	crsf_set_crc(frame, crsf_calc_crc8_frame(frame));
 8003b28:	68f8      	ldr	r0, [r7, #12]
 8003b2a:	f7ff fea1 	bl	8003870 <crsf_calc_crc8_frame>
 8003b2e:	4603      	mov	r3, r0
 8003b30:	4619      	mov	r1, r3
 8003b32:	68f8      	ldr	r0, [r7, #12]
 8003b34:	f7ff fe1a 	bl	800376c <crsf_set_crc>
}
 8003b38:	bf00      	nop
 8003b3a:	3718      	adds	r7, #24
 8003b3c:	46bd      	mov	sp, r7
 8003b3e:	bd80      	pop	{r7, pc}
 8003b40:	0800c22c 	.word	0x0800c22c
 8003b44:	0800c79c 	.word	0x0800c79c
 8003b48:	0800c258 	.word	0x0800c258

08003b4c <crsf_framing_gps_ex>:

void crsf_framing_gps_ex(struct crsf_frame* frame, uint8_t fix_type, int16_t northward_velocity_cmps, int16_t eastward_velocity_cmps,
		int16_t vertical_velocity_cmps, int16_t horizontal_velocity_accuracy_cmps, int16_t track_accuracy_deg, int16_t alt_ellipsoid_m,
		int16_t horizontal_accuracy_cm, int16_t vertical_accuracy_cm, uint8_t horizontal_dop_deci, uint8_t vertical_dop_deci)
{
 8003b4c:	b580      	push	{r7, lr}
 8003b4e:	b086      	sub	sp, #24
 8003b50:	af00      	add	r7, sp, #0
 8003b52:	60f8      	str	r0, [r7, #12]
 8003b54:	4608      	mov	r0, r1
 8003b56:	4611      	mov	r1, r2
 8003b58:	461a      	mov	r2, r3
 8003b5a:	4603      	mov	r3, r0
 8003b5c:	72fb      	strb	r3, [r7, #11]
 8003b5e:	460b      	mov	r3, r1
 8003b60:	813b      	strh	r3, [r7, #8]
 8003b62:	4613      	mov	r3, r2
 8003b64:	80fb      	strh	r3, [r7, #6]
	assert(frame);
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d106      	bne.n	8003b7a <crsf_framing_gps_ex+0x2e>
 8003b6c:	4b35      	ldr	r3, [pc, #212]	@ (8003c44 <crsf_framing_gps_ex+0xf8>)
 8003b6e:	4a36      	ldr	r2, [pc, #216]	@ (8003c48 <crsf_framing_gps_ex+0xfc>)
 8003b70:	f44f 71d7 	mov.w	r1, #430	@ 0x1ae
 8003b74:	4835      	ldr	r0, [pc, #212]	@ (8003c4c <crsf_framing_gps_ex+0x100>)
 8003b76:	f006 fe6d 	bl	800a854 <__assert_func>

	crsf_set_sync(frame, CRSF_SYNC_CHAR);
 8003b7a:	21c8      	movs	r1, #200	@ 0xc8
 8003b7c:	68f8      	ldr	r0, [r7, #12]
 8003b7e:	f7ff fd71 	bl	8003664 <crsf_set_sync>
	crsf_set_len(frame, CRSF_PLDLEN_GPS_EX + CRSF_LEN_TYPE + CRSF_LEN_CRC);
 8003b82:	2116      	movs	r1, #22
 8003b84:	68f8      	ldr	r0, [r7, #12]
 8003b86:	f7ff fd89 	bl	800369c <crsf_set_len>
	crsf_set_type(frame, CRSF_TYPE_GPS_EX);
 8003b8a:	2106      	movs	r1, #6
 8003b8c:	68f8      	ldr	r0, [r7, #12]
 8003b8e:	f7ff fda1 	bl	80036d4 <crsf_set_type>

	uint8_t* const payload = frame->frame + CRSF_IDX_PAYLOAD;
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	3303      	adds	r3, #3
 8003b96:	617b      	str	r3, [r7, #20]

	payload[0] = fix_type;
 8003b98:	697b      	ldr	r3, [r7, #20]
 8003b9a:	7afa      	ldrb	r2, [r7, #11]
 8003b9c:	701a      	strb	r2, [r3, #0]
	u16_to_buf_big_endian(payload + 1, northward_velocity_cmps);
 8003b9e:	697b      	ldr	r3, [r7, #20]
 8003ba0:	3301      	adds	r3, #1
 8003ba2:	893a      	ldrh	r2, [r7, #8]
 8003ba4:	4611      	mov	r1, r2
 8003ba6:	4618      	mov	r0, r3
 8003ba8:	f7ff fd24 	bl	80035f4 <u16_to_buf_big_endian>
	u16_to_buf_big_endian(payload + 3, eastward_velocity_cmps);
 8003bac:	697b      	ldr	r3, [r7, #20]
 8003bae:	3303      	adds	r3, #3
 8003bb0:	88fa      	ldrh	r2, [r7, #6]
 8003bb2:	4611      	mov	r1, r2
 8003bb4:	4618      	mov	r0, r3
 8003bb6:	f7ff fd1d 	bl	80035f4 <u16_to_buf_big_endian>
	u16_to_buf_big_endian(payload + 5, vertical_velocity_cmps);
 8003bba:	697b      	ldr	r3, [r7, #20]
 8003bbc:	3305      	adds	r3, #5
 8003bbe:	8c3a      	ldrh	r2, [r7, #32]
 8003bc0:	4611      	mov	r1, r2
 8003bc2:	4618      	mov	r0, r3
 8003bc4:	f7ff fd16 	bl	80035f4 <u16_to_buf_big_endian>
	u16_to_buf_big_endian(payload + 7, horizontal_velocity_accuracy_cmps);
 8003bc8:	697b      	ldr	r3, [r7, #20]
 8003bca:	3307      	adds	r3, #7
 8003bcc:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003bce:	4611      	mov	r1, r2
 8003bd0:	4618      	mov	r0, r3
 8003bd2:	f7ff fd0f 	bl	80035f4 <u16_to_buf_big_endian>
	u16_to_buf_big_endian(payload + 9, track_accuracy_deg);
 8003bd6:	697b      	ldr	r3, [r7, #20]
 8003bd8:	3309      	adds	r3, #9
 8003bda:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8003bdc:	4611      	mov	r1, r2
 8003bde:	4618      	mov	r0, r3
 8003be0:	f7ff fd08 	bl	80035f4 <u16_to_buf_big_endian>
	u16_to_buf_big_endian(payload + 11, alt_ellipsoid_m);
 8003be4:	697b      	ldr	r3, [r7, #20]
 8003be6:	330b      	adds	r3, #11
 8003be8:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 8003bea:	4611      	mov	r1, r2
 8003bec:	4618      	mov	r0, r3
 8003bee:	f7ff fd01 	bl	80035f4 <u16_to_buf_big_endian>
	u16_to_buf_big_endian(payload + 13, horizontal_accuracy_cm);
 8003bf2:	697b      	ldr	r3, [r7, #20]
 8003bf4:	330d      	adds	r3, #13
 8003bf6:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 8003bf8:	4611      	mov	r1, r2
 8003bfa:	4618      	mov	r0, r3
 8003bfc:	f7ff fcfa 	bl	80035f4 <u16_to_buf_big_endian>
	u16_to_buf_big_endian(payload + 15, vertical_accuracy_cm);
 8003c00:	697b      	ldr	r3, [r7, #20]
 8003c02:	330f      	adds	r3, #15
 8003c04:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8003c06:	4611      	mov	r1, r2
 8003c08:	4618      	mov	r0, r3
 8003c0a:	f7ff fcf3 	bl	80035f4 <u16_to_buf_big_endian>
	payload[17] = 0;
 8003c0e:	697b      	ldr	r3, [r7, #20]
 8003c10:	3311      	adds	r3, #17
 8003c12:	2200      	movs	r2, #0
 8003c14:	701a      	strb	r2, [r3, #0]
	payload[18] = horizontal_dop_deci;
 8003c16:	697b      	ldr	r3, [r7, #20]
 8003c18:	3312      	adds	r3, #18
 8003c1a:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8003c1e:	701a      	strb	r2, [r3, #0]
	payload[19] = vertical_dop_deci;
 8003c20:	697b      	ldr	r3, [r7, #20]
 8003c22:	3313      	adds	r3, #19
 8003c24:	f897 203c 	ldrb.w	r2, [r7, #60]	@ 0x3c
 8003c28:	701a      	strb	r2, [r3, #0]

	crsf_set_crc(frame, crsf_calc_crc8_frame(frame));
 8003c2a:	68f8      	ldr	r0, [r7, #12]
 8003c2c:	f7ff fe20 	bl	8003870 <crsf_calc_crc8_frame>
 8003c30:	4603      	mov	r3, r0
 8003c32:	4619      	mov	r1, r3
 8003c34:	68f8      	ldr	r0, [r7, #12]
 8003c36:	f7ff fd99 	bl	800376c <crsf_set_crc>
}
 8003c3a:	bf00      	nop
 8003c3c:	3718      	adds	r7, #24
 8003c3e:	46bd      	mov	sp, r7
 8003c40:	bd80      	pop	{r7, pc}
 8003c42:	bf00      	nop
 8003c44:	0800c22c 	.word	0x0800c22c
 8003c48:	0800c7b0 	.word	0x0800c7b0
 8003c4c:	0800c258 	.word	0x0800c258

08003c50 <crsf_framing_gps_time>:

void crsf_framing_gps_time(struct crsf_frame* frame, int16_t year, uint8_t month, uint8_t day, uint8_t hour, uint8_t minuate, uint8_t second, uint8_t millisecond)
{
 8003c50:	b580      	push	{r7, lr}
 8003c52:	b084      	sub	sp, #16
 8003c54:	af00      	add	r7, sp, #0
 8003c56:	6078      	str	r0, [r7, #4]
 8003c58:	4608      	mov	r0, r1
 8003c5a:	4611      	mov	r1, r2
 8003c5c:	461a      	mov	r2, r3
 8003c5e:	4603      	mov	r3, r0
 8003c60:	807b      	strh	r3, [r7, #2]
 8003c62:	460b      	mov	r3, r1
 8003c64:	707b      	strb	r3, [r7, #1]
 8003c66:	4613      	mov	r3, r2
 8003c68:	703b      	strb	r3, [r7, #0]
	assert(frame);
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d106      	bne.n	8003c7e <crsf_framing_gps_time+0x2e>
 8003c70:	4b22      	ldr	r3, [pc, #136]	@ (8003cfc <crsf_framing_gps_time+0xac>)
 8003c72:	4a23      	ldr	r2, [pc, #140]	@ (8003d00 <crsf_framing_gps_time+0xb0>)
 8003c74:	f44f 71e4 	mov.w	r1, #456	@ 0x1c8
 8003c78:	4822      	ldr	r0, [pc, #136]	@ (8003d04 <crsf_framing_gps_time+0xb4>)
 8003c7a:	f006 fdeb 	bl	800a854 <__assert_func>

	crsf_set_sync(frame, CRSF_SYNC_CHAR);
 8003c7e:	21c8      	movs	r1, #200	@ 0xc8
 8003c80:	6878      	ldr	r0, [r7, #4]
 8003c82:	f7ff fcef 	bl	8003664 <crsf_set_sync>
	crsf_set_len(frame, CRSF_PLDLEN_GPS_TIME + CRSF_LEN_TYPE + CRSF_LEN_CRC);
 8003c86:	210b      	movs	r1, #11
 8003c88:	6878      	ldr	r0, [r7, #4]
 8003c8a:	f7ff fd07 	bl	800369c <crsf_set_len>
	crsf_set_type(frame, CRSF_TYPE_GPS_TIME);
 8003c8e:	2103      	movs	r1, #3
 8003c90:	6878      	ldr	r0, [r7, #4]
 8003c92:	f7ff fd1f 	bl	80036d4 <crsf_set_type>

	uint8_t* const payload = frame->frame + CRSF_IDX_PAYLOAD;
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	3303      	adds	r3, #3
 8003c9a:	60fb      	str	r3, [r7, #12]


	u16_to_buf_big_endian(payload, year);
 8003c9c:	887b      	ldrh	r3, [r7, #2]
 8003c9e:	4619      	mov	r1, r3
 8003ca0:	68f8      	ldr	r0, [r7, #12]
 8003ca2:	f7ff fca7 	bl	80035f4 <u16_to_buf_big_endian>
	payload[2] = month;
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	3302      	adds	r3, #2
 8003caa:	787a      	ldrb	r2, [r7, #1]
 8003cac:	701a      	strb	r2, [r3, #0]
	payload[3] = day;
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	3303      	adds	r3, #3
 8003cb2:	783a      	ldrb	r2, [r7, #0]
 8003cb4:	701a      	strb	r2, [r3, #0]
	payload[4] = hour;
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	3304      	adds	r3, #4
 8003cba:	7e3a      	ldrb	r2, [r7, #24]
 8003cbc:	701a      	strb	r2, [r3, #0]
	payload[5] = minuate;
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	3305      	adds	r3, #5
 8003cc2:	7f3a      	ldrb	r2, [r7, #28]
 8003cc4:	701a      	strb	r2, [r3, #0]
	payload[6] = second;
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	3306      	adds	r3, #6
 8003cca:	f897 2020 	ldrb.w	r2, [r7, #32]
 8003cce:	701a      	strb	r2, [r3, #0]
	u16_to_buf_big_endian(payload + 7, millisecond);
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	3307      	adds	r3, #7
 8003cd4:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 8003cd8:	b292      	uxth	r2, r2
 8003cda:	4611      	mov	r1, r2
 8003cdc:	4618      	mov	r0, r3
 8003cde:	f7ff fc89 	bl	80035f4 <u16_to_buf_big_endian>

	crsf_set_crc(frame, crsf_calc_crc8_frame(frame));
 8003ce2:	6878      	ldr	r0, [r7, #4]
 8003ce4:	f7ff fdc4 	bl	8003870 <crsf_calc_crc8_frame>
 8003ce8:	4603      	mov	r3, r0
 8003cea:	4619      	mov	r1, r3
 8003cec:	6878      	ldr	r0, [r7, #4]
 8003cee:	f7ff fd3d 	bl	800376c <crsf_set_crc>
}
 8003cf2:	bf00      	nop
 8003cf4:	3710      	adds	r7, #16
 8003cf6:	46bd      	mov	sp, r7
 8003cf8:	bd80      	pop	{r7, pc}
 8003cfa:	bf00      	nop
 8003cfc:	0800c22c 	.word	0x0800c22c
 8003d00:	0800c7c4 	.word	0x0800c7c4
 8003d04:	0800c258 	.word	0x0800c258

08003d08 <crsf_framing_attitude>:

void crsf_framing_attitude(struct crsf_frame* frame, int16_t pitch_angle_100urad, int16_t roll_angle_100urad, int16_t yaw_angle_100urad)
{
 8003d08:	b580      	push	{r7, lr}
 8003d0a:	b086      	sub	sp, #24
 8003d0c:	af00      	add	r7, sp, #0
 8003d0e:	60f8      	str	r0, [r7, #12]
 8003d10:	4608      	mov	r0, r1
 8003d12:	4611      	mov	r1, r2
 8003d14:	461a      	mov	r2, r3
 8003d16:	4603      	mov	r3, r0
 8003d18:	817b      	strh	r3, [r7, #10]
 8003d1a:	460b      	mov	r3, r1
 8003d1c:	813b      	strh	r3, [r7, #8]
 8003d1e:	4613      	mov	r3, r2
 8003d20:	80fb      	strh	r3, [r7, #6]
	assert(frame);
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d106      	bne.n	8003d36 <crsf_framing_attitude+0x2e>
 8003d28:	4b1a      	ldr	r3, [pc, #104]	@ (8003d94 <crsf_framing_attitude+0x8c>)
 8003d2a:	4a1b      	ldr	r2, [pc, #108]	@ (8003d98 <crsf_framing_attitude+0x90>)
 8003d2c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8003d30:	481a      	ldr	r0, [pc, #104]	@ (8003d9c <crsf_framing_attitude+0x94>)
 8003d32:	f006 fd8f 	bl	800a854 <__assert_func>

	crsf_set_sync(frame, CRSF_SYNC_CHAR);
 8003d36:	21c8      	movs	r1, #200	@ 0xc8
 8003d38:	68f8      	ldr	r0, [r7, #12]
 8003d3a:	f7ff fc93 	bl	8003664 <crsf_set_sync>
	crsf_set_len(frame, CRSF_PLDLEN_ATTITUDE + CRSF_LEN_TYPE + CRSF_LEN_CRC);
 8003d3e:	2108      	movs	r1, #8
 8003d40:	68f8      	ldr	r0, [r7, #12]
 8003d42:	f7ff fcab 	bl	800369c <crsf_set_len>
	crsf_set_type(frame, CRSF_TYPE_ATTITUDE);
 8003d46:	211e      	movs	r1, #30
 8003d48:	68f8      	ldr	r0, [r7, #12]
 8003d4a:	f7ff fcc3 	bl	80036d4 <crsf_set_type>

	uint8_t* const payload = frame->frame + CRSF_IDX_PAYLOAD;
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	3303      	adds	r3, #3
 8003d52:	617b      	str	r3, [r7, #20]


	u16_to_buf_big_endian(payload, pitch_angle_100urad);
 8003d54:	897b      	ldrh	r3, [r7, #10]
 8003d56:	4619      	mov	r1, r3
 8003d58:	6978      	ldr	r0, [r7, #20]
 8003d5a:	f7ff fc4b 	bl	80035f4 <u16_to_buf_big_endian>
	u16_to_buf_big_endian(payload + 2, roll_angle_100urad);
 8003d5e:	697b      	ldr	r3, [r7, #20]
 8003d60:	3302      	adds	r3, #2
 8003d62:	893a      	ldrh	r2, [r7, #8]
 8003d64:	4611      	mov	r1, r2
 8003d66:	4618      	mov	r0, r3
 8003d68:	f7ff fc44 	bl	80035f4 <u16_to_buf_big_endian>
	u16_to_buf_big_endian(payload + 4, yaw_angle_100urad);
 8003d6c:	697b      	ldr	r3, [r7, #20]
 8003d6e:	3304      	adds	r3, #4
 8003d70:	88fa      	ldrh	r2, [r7, #6]
 8003d72:	4611      	mov	r1, r2
 8003d74:	4618      	mov	r0, r3
 8003d76:	f7ff fc3d 	bl	80035f4 <u16_to_buf_big_endian>

	crsf_set_crc(frame, crsf_calc_crc8_frame(frame));
 8003d7a:	68f8      	ldr	r0, [r7, #12]
 8003d7c:	f7ff fd78 	bl	8003870 <crsf_calc_crc8_frame>
 8003d80:	4603      	mov	r3, r0
 8003d82:	4619      	mov	r1, r3
 8003d84:	68f8      	ldr	r0, [r7, #12]
 8003d86:	f7ff fcf1 	bl	800376c <crsf_set_crc>
}
 8003d8a:	bf00      	nop
 8003d8c:	3718      	adds	r7, #24
 8003d8e:	46bd      	mov	sp, r7
 8003d90:	bd80      	pop	{r7, pc}
 8003d92:	bf00      	nop
 8003d94:	0800c22c 	.word	0x0800c22c
 8003d98:	0800c7dc 	.word	0x0800c7dc
 8003d9c:	0800c258 	.word	0x0800c258

08003da0 <crsf_framing_voltages>:

	crsf_set_crc(frame, crsf_calc_crc8_frame(frame));
}

void crsf_framing_voltages(struct crsf_frame* frame, uint8_t voltage_src_id, uint16_t voltages_mv[], uint8_t voltages_len)
{
 8003da0:	b580      	push	{r7, lr}
 8003da2:	b086      	sub	sp, #24
 8003da4:	af00      	add	r7, sp, #0
 8003da6:	60f8      	str	r0, [r7, #12]
 8003da8:	607a      	str	r2, [r7, #4]
 8003daa:	461a      	mov	r2, r3
 8003dac:	460b      	mov	r3, r1
 8003dae:	72fb      	strb	r3, [r7, #11]
 8003db0:	4613      	mov	r3, r2
 8003db2:	72bb      	strb	r3, [r7, #10]
	assert(frame);
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d106      	bne.n	8003dc8 <crsf_framing_voltages+0x28>
 8003dba:	4b2a      	ldr	r3, [pc, #168]	@ (8003e64 <crsf_framing_voltages+0xc4>)
 8003dbc:	4a2a      	ldr	r2, [pc, #168]	@ (8003e68 <crsf_framing_voltages+0xc8>)
 8003dbe:	f240 2121 	movw	r1, #545	@ 0x221
 8003dc2:	482a      	ldr	r0, [pc, #168]	@ (8003e6c <crsf_framing_voltages+0xcc>)
 8003dc4:	f006 fd46 	bl	800a854 <__assert_func>
	assert(voltages_mv);
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d106      	bne.n	8003ddc <crsf_framing_voltages+0x3c>
 8003dce:	4b28      	ldr	r3, [pc, #160]	@ (8003e70 <crsf_framing_voltages+0xd0>)
 8003dd0:	4a25      	ldr	r2, [pc, #148]	@ (8003e68 <crsf_framing_voltages+0xc8>)
 8003dd2:	f240 2122 	movw	r1, #546	@ 0x222
 8003dd6:	4825      	ldr	r0, [pc, #148]	@ (8003e6c <crsf_framing_voltages+0xcc>)
 8003dd8:	f006 fd3c 	bl	800a854 <__assert_func>
	assert(voltages_len <= CRSF_VOLTAGESLEN_MAX);
 8003ddc:	7abb      	ldrb	r3, [r7, #10]
 8003dde:	2b1d      	cmp	r3, #29
 8003de0:	d906      	bls.n	8003df0 <crsf_framing_voltages+0x50>
 8003de2:	4b24      	ldr	r3, [pc, #144]	@ (8003e74 <crsf_framing_voltages+0xd4>)
 8003de4:	4a20      	ldr	r2, [pc, #128]	@ (8003e68 <crsf_framing_voltages+0xc8>)
 8003de6:	f240 2123 	movw	r1, #547	@ 0x223
 8003dea:	4820      	ldr	r0, [pc, #128]	@ (8003e6c <crsf_framing_voltages+0xcc>)
 8003dec:	f006 fd32 	bl	800a854 <__assert_func>

	crsf_set_sync(frame, CRSF_SYNC_CHAR);
 8003df0:	21c8      	movs	r1, #200	@ 0xc8
 8003df2:	68f8      	ldr	r0, [r7, #12]
 8003df4:	f7ff fc36 	bl	8003664 <crsf_set_sync>
	crsf_set_len(frame, CRSF_PLDLEN_VOLTAGES(voltages_len) + CRSF_LEN_TYPE + CRSF_LEN_CRC);
 8003df8:	7abb      	ldrb	r3, [r7, #10]
 8003dfa:	005b      	lsls	r3, r3, #1
 8003dfc:	b2db      	uxtb	r3, r3
 8003dfe:	3303      	adds	r3, #3
 8003e00:	b2db      	uxtb	r3, r3
 8003e02:	4619      	mov	r1, r3
 8003e04:	68f8      	ldr	r0, [r7, #12]
 8003e06:	f7ff fc49 	bl	800369c <crsf_set_len>
	crsf_set_type(frame, CRSF_TYPE_VOLTAGES);
 8003e0a:	210e      	movs	r1, #14
 8003e0c:	68f8      	ldr	r0, [r7, #12]
 8003e0e:	f7ff fc61 	bl	80036d4 <crsf_set_type>

	uint8_t* const payload = frame->frame + CRSF_IDX_PAYLOAD;
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	3303      	adds	r3, #3
 8003e16:	613b      	str	r3, [r7, #16]

	payload[0] = voltage_src_id;
 8003e18:	693b      	ldr	r3, [r7, #16]
 8003e1a:	7afa      	ldrb	r2, [r7, #11]
 8003e1c:	701a      	strb	r2, [r3, #0]
	uint8_t voltages_idx;
	for (voltages_idx = 0; voltages_idx < voltages_len; voltages_idx++) {
 8003e1e:	2300      	movs	r3, #0
 8003e20:	75fb      	strb	r3, [r7, #23]
 8003e22:	e00f      	b.n	8003e44 <crsf_framing_voltages+0xa4>
		u16_to_buf_big_endian(payload + 1 + (voltages_idx * 2), voltages_mv[voltages_idx]);
 8003e24:	7dfb      	ldrb	r3, [r7, #23]
 8003e26:	005b      	lsls	r3, r3, #1
 8003e28:	3301      	adds	r3, #1
 8003e2a:	693a      	ldr	r2, [r7, #16]
 8003e2c:	18d0      	adds	r0, r2, r3
 8003e2e:	7dfb      	ldrb	r3, [r7, #23]
 8003e30:	005b      	lsls	r3, r3, #1
 8003e32:	687a      	ldr	r2, [r7, #4]
 8003e34:	4413      	add	r3, r2
 8003e36:	881b      	ldrh	r3, [r3, #0]
 8003e38:	4619      	mov	r1, r3
 8003e3a:	f7ff fbdb 	bl	80035f4 <u16_to_buf_big_endian>
	for (voltages_idx = 0; voltages_idx < voltages_len; voltages_idx++) {
 8003e3e:	7dfb      	ldrb	r3, [r7, #23]
 8003e40:	3301      	adds	r3, #1
 8003e42:	75fb      	strb	r3, [r7, #23]
 8003e44:	7dfa      	ldrb	r2, [r7, #23]
 8003e46:	7abb      	ldrb	r3, [r7, #10]
 8003e48:	429a      	cmp	r2, r3
 8003e4a:	d3eb      	bcc.n	8003e24 <crsf_framing_voltages+0x84>
	}

	crsf_set_crc(frame, crsf_calc_crc8_frame(frame));
 8003e4c:	68f8      	ldr	r0, [r7, #12]
 8003e4e:	f7ff fd0f 	bl	8003870 <crsf_calc_crc8_frame>
 8003e52:	4603      	mov	r3, r0
 8003e54:	4619      	mov	r1, r3
 8003e56:	68f8      	ldr	r0, [r7, #12]
 8003e58:	f7ff fc88 	bl	800376c <crsf_set_crc>
}
 8003e5c:	bf00      	nop
 8003e5e:	3718      	adds	r7, #24
 8003e60:	46bd      	mov	sp, r7
 8003e62:	bd80      	pop	{r7, pc}
 8003e64:	0800c22c 	.word	0x0800c22c
 8003e68:	0800c7f4 	.word	0x0800c7f4
 8003e6c:	0800c258 	.word	0x0800c258
 8003e70:	0800c2e0 	.word	0x0800c2e0
 8003e74:	0800c2ec 	.word	0x0800c2ec

08003e78 <crsf_framing_rate>:

	crsf_set_crc(frame, crsf_calc_crc8_frame(frame));
}

void crsf_framing_rate(struct crsf_frame* frame, int16_t pitch_rate_dgegps, int16_t roll_rate_ddegps, int16_t yaw_rate_ddegps)
{
 8003e78:	b580      	push	{r7, lr}
 8003e7a:	b086      	sub	sp, #24
 8003e7c:	af00      	add	r7, sp, #0
 8003e7e:	60f8      	str	r0, [r7, #12]
 8003e80:	4608      	mov	r0, r1
 8003e82:	4611      	mov	r1, r2
 8003e84:	461a      	mov	r2, r3
 8003e86:	4603      	mov	r3, r0
 8003e88:	817b      	strh	r3, [r7, #10]
 8003e8a:	460b      	mov	r3, r1
 8003e8c:	813b      	strh	r3, [r7, #8]
 8003e8e:	4613      	mov	r3, r2
 8003e90:	80fb      	strh	r3, [r7, #6]
	assert(frame);
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d106      	bne.n	8003ea6 <crsf_framing_rate+0x2e>
 8003e98:	4b1a      	ldr	r3, [pc, #104]	@ (8003f04 <crsf_framing_rate+0x8c>)
 8003e9a:	4a1b      	ldr	r2, [pc, #108]	@ (8003f08 <crsf_framing_rate+0x90>)
 8003e9c:	f240 214b 	movw	r1, #587	@ 0x24b
 8003ea0:	481a      	ldr	r0, [pc, #104]	@ (8003f0c <crsf_framing_rate+0x94>)
 8003ea2:	f006 fcd7 	bl	800a854 <__assert_func>

	crsf_set_sync(frame, CRSF_SYNC_CHAR);
 8003ea6:	21c8      	movs	r1, #200	@ 0xc8
 8003ea8:	68f8      	ldr	r0, [r7, #12]
 8003eaa:	f7ff fbdb 	bl	8003664 <crsf_set_sync>
	crsf_set_len(frame, CRSF_PLDLEN_RATE + CRSF_LEN_TYPE + CRSF_LEN_CRC);
 8003eae:	2108      	movs	r1, #8
 8003eb0:	68f8      	ldr	r0, [r7, #12]
 8003eb2:	f7ff fbf3 	bl	800369c <crsf_set_len>
	crsf_set_type(frame, CRSF_TYPE_RATE);
 8003eb6:	2130      	movs	r1, #48	@ 0x30
 8003eb8:	68f8      	ldr	r0, [r7, #12]
 8003eba:	f7ff fc0b 	bl	80036d4 <crsf_set_type>

	uint8_t* const payload = frame->frame + CRSF_IDX_PAYLOAD;
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	3303      	adds	r3, #3
 8003ec2:	617b      	str	r3, [r7, #20]

	u16_to_buf_big_endian(payload, pitch_rate_dgegps);
 8003ec4:	897b      	ldrh	r3, [r7, #10]
 8003ec6:	4619      	mov	r1, r3
 8003ec8:	6978      	ldr	r0, [r7, #20]
 8003eca:	f7ff fb93 	bl	80035f4 <u16_to_buf_big_endian>
	u16_to_buf_big_endian(payload + 2, roll_rate_ddegps);
 8003ece:	697b      	ldr	r3, [r7, #20]
 8003ed0:	3302      	adds	r3, #2
 8003ed2:	893a      	ldrh	r2, [r7, #8]
 8003ed4:	4611      	mov	r1, r2
 8003ed6:	4618      	mov	r0, r3
 8003ed8:	f7ff fb8c 	bl	80035f4 <u16_to_buf_big_endian>
	u16_to_buf_big_endian(payload + 4, yaw_rate_ddegps);
 8003edc:	697b      	ldr	r3, [r7, #20]
 8003ede:	3304      	adds	r3, #4
 8003ee0:	88fa      	ldrh	r2, [r7, #6]
 8003ee2:	4611      	mov	r1, r2
 8003ee4:	4618      	mov	r0, r3
 8003ee6:	f7ff fb85 	bl	80035f4 <u16_to_buf_big_endian>

	crsf_set_crc(frame, crsf_calc_crc8_frame(frame));
 8003eea:	68f8      	ldr	r0, [r7, #12]
 8003eec:	f7ff fcc0 	bl	8003870 <crsf_calc_crc8_frame>
 8003ef0:	4603      	mov	r3, r0
 8003ef2:	4619      	mov	r1, r3
 8003ef4:	68f8      	ldr	r0, [r7, #12]
 8003ef6:	f7ff fc39 	bl	800376c <crsf_set_crc>
}
 8003efa:	bf00      	nop
 8003efc:	3718      	adds	r7, #24
 8003efe:	46bd      	mov	sp, r7
 8003f00:	bd80      	pop	{r7, pc}
 8003f02:	bf00      	nop
 8003f04:	0800c22c 	.word	0x0800c22c
 8003f08:	0800c80c 	.word	0x0800c80c
 8003f0c:	0800c258 	.word	0x0800c258

08003f10 <crsf_framing_accel>:



void crsf_framing_accel(struct crsf_frame* frame, int16_t lateral_accel_mg, int16_t longitudinal_accel_mg, int16_t vertical_accel_mg)
{
 8003f10:	b580      	push	{r7, lr}
 8003f12:	b086      	sub	sp, #24
 8003f14:	af00      	add	r7, sp, #0
 8003f16:	60f8      	str	r0, [r7, #12]
 8003f18:	4608      	mov	r0, r1
 8003f1a:	4611      	mov	r1, r2
 8003f1c:	461a      	mov	r2, r3
 8003f1e:	4603      	mov	r3, r0
 8003f20:	817b      	strh	r3, [r7, #10]
 8003f22:	460b      	mov	r3, r1
 8003f24:	813b      	strh	r3, [r7, #8]
 8003f26:	4613      	mov	r3, r2
 8003f28:	80fb      	strh	r3, [r7, #6]
	assert(frame);
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d106      	bne.n	8003f3e <crsf_framing_accel+0x2e>
 8003f30:	4b1a      	ldr	r3, [pc, #104]	@ (8003f9c <crsf_framing_accel+0x8c>)
 8003f32:	4a1b      	ldr	r2, [pc, #108]	@ (8003fa0 <crsf_framing_accel+0x90>)
 8003f34:	f240 215e 	movw	r1, #606	@ 0x25e
 8003f38:	481a      	ldr	r0, [pc, #104]	@ (8003fa4 <crsf_framing_accel+0x94>)
 8003f3a:	f006 fc8b 	bl	800a854 <__assert_func>

	crsf_set_sync(frame, CRSF_SYNC_CHAR);
 8003f3e:	21c8      	movs	r1, #200	@ 0xc8
 8003f40:	68f8      	ldr	r0, [r7, #12]
 8003f42:	f7ff fb8f 	bl	8003664 <crsf_set_sync>
	crsf_set_len(frame, CRSF_PLDLEN_ACCEL + CRSF_LEN_TYPE + CRSF_LEN_CRC);
 8003f46:	2108      	movs	r1, #8
 8003f48:	68f8      	ldr	r0, [r7, #12]
 8003f4a:	f7ff fba7 	bl	800369c <crsf_set_len>
	crsf_set_type(frame, CRSF_TYPE_ACCEL);
 8003f4e:	2131      	movs	r1, #49	@ 0x31
 8003f50:	68f8      	ldr	r0, [r7, #12]
 8003f52:	f7ff fbbf 	bl	80036d4 <crsf_set_type>

	uint8_t* const payload = frame->frame + CRSF_IDX_PAYLOAD;
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	3303      	adds	r3, #3
 8003f5a:	617b      	str	r3, [r7, #20]

	u16_to_buf_big_endian(payload, lateral_accel_mg);
 8003f5c:	897b      	ldrh	r3, [r7, #10]
 8003f5e:	4619      	mov	r1, r3
 8003f60:	6978      	ldr	r0, [r7, #20]
 8003f62:	f7ff fb47 	bl	80035f4 <u16_to_buf_big_endian>
	u16_to_buf_big_endian(payload + 2, longitudinal_accel_mg);
 8003f66:	697b      	ldr	r3, [r7, #20]
 8003f68:	3302      	adds	r3, #2
 8003f6a:	893a      	ldrh	r2, [r7, #8]
 8003f6c:	4611      	mov	r1, r2
 8003f6e:	4618      	mov	r0, r3
 8003f70:	f7ff fb40 	bl	80035f4 <u16_to_buf_big_endian>
	u16_to_buf_big_endian(payload + 4, vertical_accel_mg);
 8003f74:	697b      	ldr	r3, [r7, #20]
 8003f76:	3304      	adds	r3, #4
 8003f78:	88fa      	ldrh	r2, [r7, #6]
 8003f7a:	4611      	mov	r1, r2
 8003f7c:	4618      	mov	r0, r3
 8003f7e:	f7ff fb39 	bl	80035f4 <u16_to_buf_big_endian>

	crsf_set_crc(frame, crsf_calc_crc8_frame(frame));
 8003f82:	68f8      	ldr	r0, [r7, #12]
 8003f84:	f7ff fc74 	bl	8003870 <crsf_calc_crc8_frame>
 8003f88:	4603      	mov	r3, r0
 8003f8a:	4619      	mov	r1, r3
 8003f8c:	68f8      	ldr	r0, [r7, #12]
 8003f8e:	f7ff fbed 	bl	800376c <crsf_set_crc>
}
 8003f92:	bf00      	nop
 8003f94:	3718      	adds	r7, #24
 8003f96:	46bd      	mov	sp, r7
 8003f98:	bd80      	pop	{r7, pc}
 8003f9a:	bf00      	nop
 8003f9c:	0800c22c 	.word	0x0800c22c
 8003fa0:	0800c820 	.word	0x0800c820
 8003fa4:	0800c258 	.word	0x0800c258

08003fa8 <crsf_init_frame_queue>:




bool crsf_init_frame_queue(struct crsf_frame_queue *queue)
{
 8003fa8:	b480      	push	{r7}
 8003faa:	b083      	sub	sp, #12
 8003fac:	af00      	add	r7, sp, #0
 8003fae:	6078      	str	r0, [r7, #4]
//	assert(queue);

	queue->cnt = 0;
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	f503 6343 	add.w	r3, r3, #3120	@ 0xc30
 8003fb6:	4619      	mov	r1, r3
 8003fb8:	f04f 0200 	mov.w	r2, #0
 8003fbc:	f04f 0300 	mov.w	r3, #0
 8003fc0:	e941 2302 	strd	r2, r3, [r1, #-8]
	queue->head = 0;
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	f503 6342 	add.w	r3, r3, #3104	@ 0xc20
 8003fca:	4619      	mov	r1, r3
 8003fcc:	f04f 0200 	mov.w	r2, #0
 8003fd0:	f04f 0300 	mov.w	r3, #0
 8003fd4:	e9c1 2300 	strd	r2, r3, [r1]

	return true;
 8003fd8:	2301      	movs	r3, #1
}
 8003fda:	4618      	mov	r0, r3
 8003fdc:	370c      	adds	r7, #12
 8003fde:	46bd      	mov	sp, r7
 8003fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe4:	4770      	bx	lr
	...

08003fe8 <crsf_push_frame_queue>:

bool crsf_push_frame_queue(struct crsf_frame_queue *queue, const struct crsf_frame *frame)
{
 8003fe8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003fec:	b087      	sub	sp, #28
 8003fee:	af00      	add	r7, sp, #0
 8003ff0:	60f8      	str	r0, [r7, #12]
 8003ff2:	60b9      	str	r1, [r7, #8]
	assert(queue);
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d105      	bne.n	8004006 <crsf_push_frame_queue+0x1e>
 8003ffa:	4b4a      	ldr	r3, [pc, #296]	@ (8004124 <crsf_push_frame_queue+0x13c>)
 8003ffc:	4a4a      	ldr	r2, [pc, #296]	@ (8004128 <crsf_push_frame_queue+0x140>)
 8003ffe:	211a      	movs	r1, #26
 8004000:	484a      	ldr	r0, [pc, #296]	@ (800412c <crsf_push_frame_queue+0x144>)
 8004002:	f006 fc27 	bl	800a854 <__assert_func>
	assert(queue->cnt <= CRSF_FRAMESLEN_MAX);
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	f503 6343 	add.w	r3, r3, #3120	@ 0xc30
 800400c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8004010:	2a33      	cmp	r2, #51	@ 0x33
 8004012:	f173 0300 	sbcs.w	r3, r3, #0
 8004016:	d305      	bcc.n	8004024 <crsf_push_frame_queue+0x3c>
 8004018:	4b45      	ldr	r3, [pc, #276]	@ (8004130 <crsf_push_frame_queue+0x148>)
 800401a:	4a43      	ldr	r2, [pc, #268]	@ (8004128 <crsf_push_frame_queue+0x140>)
 800401c:	211b      	movs	r1, #27
 800401e:	4843      	ldr	r0, [pc, #268]	@ (800412c <crsf_push_frame_queue+0x144>)
 8004020:	f006 fc18 	bl	800a854 <__assert_func>

	if (queue->cnt == CRSF_FRAMESLEN_MAX) {
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	f503 6343 	add.w	r3, r3, #3120	@ 0xc30
 800402a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800402e:	f1a2 0132 	sub.w	r1, r2, #50	@ 0x32
 8004032:	430b      	orrs	r3, r1
 8004034:	d124      	bne.n	8004080 <crsf_push_frame_queue+0x98>
		queue->head = (queue->head+1) % CRSF_FRAMESLEN_MAX;
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	f503 6342 	add.w	r3, r3, #3104	@ 0xc20
 800403c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004040:	1c51      	adds	r1, r2, #1
 8004042:	6039      	str	r1, [r7, #0]
 8004044:	f143 0300 	adc.w	r3, r3, #0
 8004048:	607b      	str	r3, [r7, #4]
 800404a:	f04f 0232 	mov.w	r2, #50	@ 0x32
 800404e:	f04f 0300 	mov.w	r3, #0
 8004052:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004056:	f7fc fd51 	bl	8000afc <__aeabi_uldivmod>
 800405a:	68f9      	ldr	r1, [r7, #12]
 800405c:	f501 6142 	add.w	r1, r1, #3104	@ 0xc20
 8004060:	e9c1 2300 	strd	r2, r3, [r1]
		queue->cnt -= 1;
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	f503 6343 	add.w	r3, r3, #3120	@ 0xc30
 800406a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800406e:	f112 38ff 	adds.w	r8, r2, #4294967295
 8004072:	f143 39ff 	adc.w	r9, r3, #4294967295
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	f503 6343 	add.w	r3, r3, #3120	@ 0xc30
 800407c:	e943 8902 	strd	r8, r9, [r3, #-8]
	}

	struct crsf_frame *const dest = queue->frames + (queue->head + queue->cnt) % CRSF_FRAMESLEN_MAX;
 8004080:	68fe      	ldr	r6, [r7, #12]
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	f503 6342 	add.w	r3, r3, #3104	@ 0xc20
 8004088:	e9d3 0100 	ldrd	r0, r1, [r3]
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	f503 6343 	add.w	r3, r3, #3120	@ 0xc30
 8004092:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8004096:	eb10 0a02 	adds.w	sl, r0, r2
 800409a:	eb41 0b03 	adc.w	fp, r1, r3
 800409e:	f04f 0232 	mov.w	r2, #50	@ 0x32
 80040a2:	f04f 0300 	mov.w	r3, #0
 80040a6:	4650      	mov	r0, sl
 80040a8:	4659      	mov	r1, fp
 80040aa:	f7fc fd27 	bl	8000afc <__aeabi_uldivmod>
 80040ae:	4613      	mov	r3, r2
 80040b0:	015b      	lsls	r3, r3, #5
 80040b2:	1a9b      	subs	r3, r3, r2
 80040b4:	005b      	lsls	r3, r3, #1
 80040b6:	4433      	add	r3, r6
 80040b8:	617b      	str	r3, [r7, #20]
	*dest = *frame;
 80040ba:	697a      	ldr	r2, [r7, #20]
 80040bc:	68bb      	ldr	r3, [r7, #8]
 80040be:	4610      	mov	r0, r2
 80040c0:	f103 0630 	add.w	r6, r3, #48	@ 0x30
 80040c4:	4602      	mov	r2, r0
 80040c6:	4619      	mov	r1, r3
 80040c8:	f8d1 8000 	ldr.w	r8, [r1]
 80040cc:	f8d1 e004 	ldr.w	lr, [r1, #4]
 80040d0:	f8d1 c008 	ldr.w	ip, [r1, #8]
 80040d4:	68c9      	ldr	r1, [r1, #12]
 80040d6:	f8c2 8000 	str.w	r8, [r2]
 80040da:	f8c2 e004 	str.w	lr, [r2, #4]
 80040de:	f8c2 c008 	str.w	ip, [r2, #8]
 80040e2:	60d1      	str	r1, [r2, #12]
 80040e4:	3310      	adds	r3, #16
 80040e6:	3010      	adds	r0, #16
 80040e8:	42b3      	cmp	r3, r6
 80040ea:	d1eb      	bne.n	80040c4 <crsf_push_frame_queue+0xdc>
 80040ec:	4602      	mov	r2, r0
 80040ee:	681e      	ldr	r6, [r3, #0]
 80040f0:	6858      	ldr	r0, [r3, #4]
 80040f2:	6899      	ldr	r1, [r3, #8]
 80040f4:	6016      	str	r6, [r2, #0]
 80040f6:	6050      	str	r0, [r2, #4]
 80040f8:	6091      	str	r1, [r2, #8]
 80040fa:	899b      	ldrh	r3, [r3, #12]
 80040fc:	8193      	strh	r3, [r2, #12]
	queue->cnt += 1;
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	f503 6343 	add.w	r3, r3, #3120	@ 0xc30
 8004104:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8004108:	1c54      	adds	r4, r2, #1
 800410a:	f143 0500 	adc.w	r5, r3, #0
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	f503 6343 	add.w	r3, r3, #3120	@ 0xc30
 8004114:	e943 4502 	strd	r4, r5, [r3, #-8]

	return true;
 8004118:	2301      	movs	r3, #1
}
 800411a:	4618      	mov	r0, r3
 800411c:	371c      	adds	r7, #28
 800411e:	46bd      	mov	sp, r7
 8004120:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004124:	0800c340 	.word	0x0800c340
 8004128:	0800c834 	.word	0x0800c834
 800412c:	0800c348 	.word	0x0800c348
 8004130:	0800c37c 	.word	0x0800c37c

08004134 <crsf_pop_frame_queue>:

bool crsf_pop_frame_queue(struct crsf_frame_queue *queue, struct crsf_frame *frame)
{
 8004134:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004138:	b084      	sub	sp, #16
 800413a:	af00      	add	r7, sp, #0
 800413c:	6078      	str	r0, [r7, #4]
 800413e:	6039      	str	r1, [r7, #0]
	assert(queue);
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	2b00      	cmp	r3, #0
 8004144:	d105      	bne.n	8004152 <crsf_pop_frame_queue+0x1e>
 8004146:	4b37      	ldr	r3, [pc, #220]	@ (8004224 <crsf_pop_frame_queue+0xf0>)
 8004148:	4a37      	ldr	r2, [pc, #220]	@ (8004228 <crsf_pop_frame_queue+0xf4>)
 800414a:	212b      	movs	r1, #43	@ 0x2b
 800414c:	4837      	ldr	r0, [pc, #220]	@ (800422c <crsf_pop_frame_queue+0xf8>)
 800414e:	f006 fb81 	bl	800a854 <__assert_func>
	assert(frame);
 8004152:	683b      	ldr	r3, [r7, #0]
 8004154:	2b00      	cmp	r3, #0
 8004156:	d105      	bne.n	8004164 <crsf_pop_frame_queue+0x30>
 8004158:	4b35      	ldr	r3, [pc, #212]	@ (8004230 <crsf_pop_frame_queue+0xfc>)
 800415a:	4a33      	ldr	r2, [pc, #204]	@ (8004228 <crsf_pop_frame_queue+0xf4>)
 800415c:	212c      	movs	r1, #44	@ 0x2c
 800415e:	4833      	ldr	r0, [pc, #204]	@ (800422c <crsf_pop_frame_queue+0xf8>)
 8004160:	f006 fb78 	bl	800a854 <__assert_func>

	if (queue->cnt == 0) {
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	f503 6343 	add.w	r3, r3, #3120	@ 0xc30
 800416a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800416e:	4313      	orrs	r3, r2
 8004170:	d101      	bne.n	8004176 <crsf_pop_frame_queue+0x42>
		return false;
 8004172:	2300      	movs	r3, #0
 8004174:	e051      	b.n	800421a <crsf_pop_frame_queue+0xe6>
	}

	struct crsf_frame *src = &(queue->frames[queue->head]);
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	f503 6342 	add.w	r3, r3, #3104	@ 0xc20
 800417c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004180:	4613      	mov	r3, r2
 8004182:	015b      	lsls	r3, r3, #5
 8004184:	1a9b      	subs	r3, r3, r2
 8004186:	005b      	lsls	r3, r3, #1
 8004188:	687a      	ldr	r2, [r7, #4]
 800418a:	4413      	add	r3, r2
 800418c:	60fb      	str	r3, [r7, #12]
	*frame = *src;
 800418e:	683a      	ldr	r2, [r7, #0]
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	4610      	mov	r0, r2
 8004194:	f103 0630 	add.w	r6, r3, #48	@ 0x30
 8004198:	4602      	mov	r2, r0
 800419a:	4619      	mov	r1, r3
 800419c:	f8d1 a000 	ldr.w	sl, [r1]
 80041a0:	f8d1 e004 	ldr.w	lr, [r1, #4]
 80041a4:	f8d1 c008 	ldr.w	ip, [r1, #8]
 80041a8:	68c9      	ldr	r1, [r1, #12]
 80041aa:	f8c2 a000 	str.w	sl, [r2]
 80041ae:	f8c2 e004 	str.w	lr, [r2, #4]
 80041b2:	f8c2 c008 	str.w	ip, [r2, #8]
 80041b6:	60d1      	str	r1, [r2, #12]
 80041b8:	3310      	adds	r3, #16
 80041ba:	3010      	adds	r0, #16
 80041bc:	42b3      	cmp	r3, r6
 80041be:	d1eb      	bne.n	8004198 <crsf_pop_frame_queue+0x64>
 80041c0:	4602      	mov	r2, r0
 80041c2:	681e      	ldr	r6, [r3, #0]
 80041c4:	6858      	ldr	r0, [r3, #4]
 80041c6:	6899      	ldr	r1, [r3, #8]
 80041c8:	6016      	str	r6, [r2, #0]
 80041ca:	6050      	str	r0, [r2, #4]
 80041cc:	6091      	str	r1, [r2, #8]
 80041ce:	899b      	ldrh	r3, [r3, #12]
 80041d0:	8193      	strh	r3, [r2, #12]
	queue->cnt -= 1;
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	f503 6343 	add.w	r3, r3, #3120	@ 0xc30
 80041d8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80041dc:	1e54      	subs	r4, r2, #1
 80041de:	f143 35ff 	adc.w	r5, r3, #4294967295
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	f503 6343 	add.w	r3, r3, #3120	@ 0xc30
 80041e8:	e943 4502 	strd	r4, r5, [r3, #-8]
	queue->head = (queue->head + 1) % CRSF_FRAMESLEN_MAX;
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	f503 6342 	add.w	r3, r3, #3104	@ 0xc20
 80041f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041f6:	f112 0801 	adds.w	r8, r2, #1
 80041fa:	f143 0900 	adc.w	r9, r3, #0
 80041fe:	f04f 0232 	mov.w	r2, #50	@ 0x32
 8004202:	f04f 0300 	mov.w	r3, #0
 8004206:	4640      	mov	r0, r8
 8004208:	4649      	mov	r1, r9
 800420a:	f7fc fc77 	bl	8000afc <__aeabi_uldivmod>
 800420e:	6879      	ldr	r1, [r7, #4]
 8004210:	f501 6142 	add.w	r1, r1, #3104	@ 0xc20
 8004214:	e9c1 2300 	strd	r2, r3, [r1]

	return true;
 8004218:	2301      	movs	r3, #1
}
 800421a:	4618      	mov	r0, r3
 800421c:	3710      	adds	r7, #16
 800421e:	46bd      	mov	sp, r7
 8004220:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004224:	0800c340 	.word	0x0800c340
 8004228:	0800c84c 	.word	0x0800c84c
 800422c:	0800c348 	.word	0x0800c348
 8004230:	0800c3a0 	.word	0x0800c3a0

08004234 <crsf_parse_frames>:

	return true;
}

void crsf_parse_frames(struct crsf_frame_queue *queue, const uint8_t buf[],
                       uint64_t buf_len, uint64_t *read_len) {
 8004234:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004238:	b09b      	sub	sp, #108	@ 0x6c
 800423a:	af02      	add	r7, sp, #8
 800423c:	60f8      	str	r0, [r7, #12]
 800423e:	60b9      	str	r1, [r7, #8]
 8004240:	e9c7 2300 	strd	r2, r3, [r7]
	assert(queue);
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	2b00      	cmp	r3, #0
 8004248:	d105      	bne.n	8004256 <crsf_parse_frames+0x22>
 800424a:	4b33      	ldr	r3, [pc, #204]	@ (8004318 <crsf_parse_frames+0xe4>)
 800424c:	4a33      	ldr	r2, [pc, #204]	@ (800431c <crsf_parse_frames+0xe8>)
 800424e:	2146      	movs	r1, #70	@ 0x46
 8004250:	4833      	ldr	r0, [pc, #204]	@ (8004320 <crsf_parse_frames+0xec>)
 8004252:	f006 faff 	bl	800a854 <__assert_func>
	assert(buf);
 8004256:	68bb      	ldr	r3, [r7, #8]
 8004258:	2b00      	cmp	r3, #0
 800425a:	d105      	bne.n	8004268 <crsf_parse_frames+0x34>
 800425c:	4b31      	ldr	r3, [pc, #196]	@ (8004324 <crsf_parse_frames+0xf0>)
 800425e:	4a2f      	ldr	r2, [pc, #188]	@ (800431c <crsf_parse_frames+0xe8>)
 8004260:	2147      	movs	r1, #71	@ 0x47
 8004262:	482f      	ldr	r0, [pc, #188]	@ (8004320 <crsf_parse_frames+0xec>)
 8004264:	f006 faf6 	bl	800a854 <__assert_func>
	assert(read_len);
 8004268:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800426c:	2b00      	cmp	r3, #0
 800426e:	d105      	bne.n	800427c <crsf_parse_frames+0x48>
 8004270:	4b2d      	ldr	r3, [pc, #180]	@ (8004328 <crsf_parse_frames+0xf4>)
 8004272:	4a2a      	ldr	r2, [pc, #168]	@ (800431c <crsf_parse_frames+0xe8>)
 8004274:	2148      	movs	r1, #72	@ 0x48
 8004276:	482a      	ldr	r0, [pc, #168]	@ (8004320 <crsf_parse_frames+0xec>)
 8004278:	f006 faec 	bl	800a854 <__assert_func>
	struct crsf_frame frame;
	uint64_t tmp_read_cnt;
	uint64_t total_read_cnt;
	bool is_parse_success;

	for (total_read_cnt=0; total_read_cnt<buf_len; /*intentionally do nothing*/) {
 800427c:	f04f 0200 	mov.w	r2, #0
 8004280:	f04f 0300 	mov.w	r3, #0
 8004284:	e9c7 2316 	strd	r2, r3, [r7, #88]	@ 0x58
 8004288:	e030      	b.n	80042ec <crsf_parse_frames+0xb8>
		is_parse_success = crsf_parse_frame(&frame, buf + total_read_cnt, buf_len - total_read_cnt, &tmp_read_cnt);
 800428a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800428c:	68ba      	ldr	r2, [r7, #8]
 800428e:	18d6      	adds	r6, r2, r3
 8004290:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004294:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004298:	ebb0 0802 	subs.w	r8, r0, r2
 800429c:	eb61 0903 	sbc.w	r9, r1, r3
 80042a0:	f107 0018 	add.w	r0, r7, #24
 80042a4:	f107 0310 	add.w	r3, r7, #16
 80042a8:	9300      	str	r3, [sp, #0]
 80042aa:	4642      	mov	r2, r8
 80042ac:	464b      	mov	r3, r9
 80042ae:	4631      	mov	r1, r6
 80042b0:	f7ff fb10 	bl	80038d4 <crsf_parse_frame>
 80042b4:	4603      	mov	r3, r0
 80042b6:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		total_read_cnt += tmp_read_cnt;
 80042ba:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80042be:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	@ 0x58
 80042c2:	1884      	adds	r4, r0, r2
 80042c4:	eb41 0503 	adc.w	r5, r1, r3
 80042c8:	e9c7 4516 	strd	r4, r5, [r7, #88]	@ 0x58
		if (is_parse_success) {
 80042cc:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d00b      	beq.n	80042ec <crsf_parse_frames+0xb8>
			if (!crsf_push_frame_queue(queue, &frame)) {
 80042d4:	f107 0318 	add.w	r3, r7, #24
 80042d8:	4619      	mov	r1, r3
 80042da:	68f8      	ldr	r0, [r7, #12]
 80042dc:	f7ff fe84 	bl	8003fe8 <crsf_push_frame_queue>
 80042e0:	4603      	mov	r3, r0
 80042e2:	f083 0301 	eor.w	r3, r3, #1
 80042e6:	b2db      	uxtb	r3, r3
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d108      	bne.n	80042fe <crsf_parse_frames+0xca>
	for (total_read_cnt=0; total_read_cnt<buf_len; /*intentionally do nothing*/) {
 80042ec:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	@ 0x58
 80042f0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80042f4:	4290      	cmp	r0, r2
 80042f6:	eb71 0303 	sbcs.w	r3, r1, r3
 80042fa:	d3c6      	bcc.n	800428a <crsf_parse_frames+0x56>
 80042fc:	e000      	b.n	8004300 <crsf_parse_frames+0xcc>
				break;
 80042fe:	bf00      	nop
			}
		}
	}

	*read_len = total_read_cnt;
 8004300:	f8d7 1080 	ldr.w	r1, [r7, #128]	@ 0x80
 8004304:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004308:	e9c1 2300 	strd	r2, r3, [r1]
}
 800430c:	bf00      	nop
 800430e:	3764      	adds	r7, #100	@ 0x64
 8004310:	46bd      	mov	sp, r7
 8004312:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004316:	bf00      	nop
 8004318:	0800c340 	.word	0x0800c340
 800431c:	0800c864 	.word	0x0800c864
 8004320:	0800c348 	.word	0x0800c348
 8004324:	0800c3a8 	.word	0x0800c3a8
 8004328:	0800c3ac 	.word	0x0800c3ac

0800432c <ubx_get_class>:
	assert (frame);
	return frame->frame[UBX_IDX_SYNC_B];
}

static inline uint8_t ubx_get_class(const struct ubx_frame *frame)
{
 800432c:	b580      	push	{r7, lr}
 800432e:	b082      	sub	sp, #8
 8004330:	af00      	add	r7, sp, #0
 8004332:	6078      	str	r0, [r7, #4]
	assert (frame);
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	2b00      	cmp	r3, #0
 8004338:	d105      	bne.n	8004346 <ubx_get_class+0x1a>
 800433a:	4b06      	ldr	r3, [pc, #24]	@ (8004354 <ubx_get_class+0x28>)
 800433c:	4a06      	ldr	r2, [pc, #24]	@ (8004358 <ubx_get_class+0x2c>)
 800433e:	217f      	movs	r1, #127	@ 0x7f
 8004340:	4806      	ldr	r0, [pc, #24]	@ (800435c <ubx_get_class+0x30>)
 8004342:	f006 fa87 	bl	800a854 <__assert_func>
	return frame->frame[UBX_IDX_CLASS];
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	789b      	ldrb	r3, [r3, #2]
}
 800434a:	4618      	mov	r0, r3
 800434c:	3708      	adds	r7, #8
 800434e:	46bd      	mov	sp, r7
 8004350:	bd80      	pop	{r7, pc}
 8004352:	bf00      	nop
 8004354:	0800c3b8 	.word	0x0800c3b8
 8004358:	0800c93c 	.word	0x0800c93c
 800435c:	0800c3c0 	.word	0x0800c3c0

08004360 <ubx_get_id>:

static inline uint8_t ubx_get_id(const struct ubx_frame *frame)
{
 8004360:	b580      	push	{r7, lr}
 8004362:	b082      	sub	sp, #8
 8004364:	af00      	add	r7, sp, #0
 8004366:	6078      	str	r0, [r7, #4]
	assert (frame);
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	2b00      	cmp	r3, #0
 800436c:	d105      	bne.n	800437a <ubx_get_id+0x1a>
 800436e:	4b06      	ldr	r3, [pc, #24]	@ (8004388 <ubx_get_id+0x28>)
 8004370:	4a06      	ldr	r2, [pc, #24]	@ (800438c <ubx_get_id+0x2c>)
 8004372:	2185      	movs	r1, #133	@ 0x85
 8004374:	4806      	ldr	r0, [pc, #24]	@ (8004390 <ubx_get_id+0x30>)
 8004376:	f006 fa6d 	bl	800a854 <__assert_func>
	return frame->frame[UBX_IDX_ID];
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	78db      	ldrb	r3, [r3, #3]
}
 800437e:	4618      	mov	r0, r3
 8004380:	3708      	adds	r7, #8
 8004382:	46bd      	mov	sp, r7
 8004384:	bd80      	pop	{r7, pc}
 8004386:	bf00      	nop
 8004388:	0800c3b8 	.word	0x0800c3b8
 800438c:	0800c94c 	.word	0x0800c94c
 8004390:	0800c3c0 	.word	0x0800c3c0

08004394 <ubx_get_len>:

static inline uint16_t ubx_get_len(const struct ubx_frame *frame)
{
 8004394:	b580      	push	{r7, lr}
 8004396:	b084      	sub	sp, #16
 8004398:	af00      	add	r7, sp, #0
 800439a:	6078      	str	r0, [r7, #4]
	assert (frame);
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d105      	bne.n	80043ae <ubx_get_len+0x1a>
 80043a2:	4b08      	ldr	r3, [pc, #32]	@ (80043c4 <ubx_get_len+0x30>)
 80043a4:	4a08      	ldr	r2, [pc, #32]	@ (80043c8 <ubx_get_len+0x34>)
 80043a6:	218b      	movs	r1, #139	@ 0x8b
 80043a8:	4808      	ldr	r0, [pc, #32]	@ (80043cc <ubx_get_len+0x38>)
 80043aa:	f006 fa53 	bl	800a854 <__assert_func>

	uint16_t *ptr = (uint16_t*)&(frame->frame[UBX_IDX_LEN]);
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	3304      	adds	r3, #4
 80043b2:	60fb      	str	r3, [r7, #12]
	uint16_t len = *ptr;
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	881b      	ldrh	r3, [r3, #0]
 80043b8:	817b      	strh	r3, [r7, #10]
	return len;
 80043ba:	897b      	ldrh	r3, [r7, #10]
}
 80043bc:	4618      	mov	r0, r3
 80043be:	3710      	adds	r7, #16
 80043c0:	46bd      	mov	sp, r7
 80043c2:	bd80      	pop	{r7, pc}
 80043c4:	0800c3b8 	.word	0x0800c3b8
 80043c8:	0800c8d0 	.word	0x0800c8d0
 80043cc:	0800c3c0 	.word	0x0800c3c0

080043d0 <ubx_get_frame_length>:
	assert (frame);
	return frame->frame[UBX_IDX_CK_B(ubx_get_len(frame))];
}

static inline uint16_t ubx_get_frame_length(const struct ubx_frame *frame)
{
 80043d0:	b580      	push	{r7, lr}
 80043d2:	b082      	sub	sp, #8
 80043d4:	af00      	add	r7, sp, #0
 80043d6:	6078      	str	r0, [r7, #4]
	assert(frame);
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d105      	bne.n	80043ea <ubx_get_frame_length+0x1a>
 80043de:	4b08      	ldr	r3, [pc, #32]	@ (8004400 <ubx_get_frame_length+0x30>)
 80043e0:	4a08      	ldr	r2, [pc, #32]	@ (8004404 <ubx_get_frame_length+0x34>)
 80043e2:	21ab      	movs	r1, #171	@ 0xab
 80043e4:	4808      	ldr	r0, [pc, #32]	@ (8004408 <ubx_get_frame_length+0x38>)
 80043e6:	f006 fa35 	bl	800a854 <__assert_func>
	return ubx_get_len(frame) + UBX_LEN_SYNC_A + UBX_LEN_SYNC_B + UBX_LEN_CLASS + UBX_LEN_ID + UBX_LEN_LEN + UBX_LEN_CK_A + UBX_LEN_CK_B;
 80043ea:	6878      	ldr	r0, [r7, #4]
 80043ec:	f7ff ffd2 	bl	8004394 <ubx_get_len>
 80043f0:	4603      	mov	r3, r0
 80043f2:	3308      	adds	r3, #8
 80043f4:	b29b      	uxth	r3, r3
}
 80043f6:	4618      	mov	r0, r3
 80043f8:	3708      	adds	r7, #8
 80043fa:	46bd      	mov	sp, r7
 80043fc:	bd80      	pop	{r7, pc}
 80043fe:	bf00      	nop
 8004400:	0800c3b8 	.word	0x0800c3b8
 8004404:	0800c924 	.word	0x0800c924
 8004408:	0800c3c0 	.word	0x0800c3c0

0800440c <ubx_checksum>:
{
	return buf[1] | (buf[0] << 8);
}

static void ubx_checksum(uint8_t *ck_a, uint8_t *ck_b, uint8_t val)
{
 800440c:	b480      	push	{r7}
 800440e:	b085      	sub	sp, #20
 8004410:	af00      	add	r7, sp, #0
 8004412:	60f8      	str	r0, [r7, #12]
 8004414:	60b9      	str	r1, [r7, #8]
 8004416:	4613      	mov	r3, r2
 8004418:	71fb      	strb	r3, [r7, #7]
	*ck_a = *ck_a + val;
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	781a      	ldrb	r2, [r3, #0]
 800441e:	79fb      	ldrb	r3, [r7, #7]
 8004420:	4413      	add	r3, r2
 8004422:	b2da      	uxtb	r2, r3
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	701a      	strb	r2, [r3, #0]
	*ck_b = *ck_b + *ck_a;
 8004428:	68bb      	ldr	r3, [r7, #8]
 800442a:	781a      	ldrb	r2, [r3, #0]
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	781b      	ldrb	r3, [r3, #0]
 8004430:	4413      	add	r3, r2
 8004432:	b2da      	uxtb	r2, r3
 8004434:	68bb      	ldr	r3, [r7, #8]
 8004436:	701a      	strb	r2, [r3, #0]
}
 8004438:	bf00      	nop
 800443a:	3714      	adds	r7, #20
 800443c:	46bd      	mov	sp, r7
 800443e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004442:	4770      	bx	lr

08004444 <ubx_set_sync_a>:

static void ubx_set_sync_a(struct ubx_frame *frame, uint8_t sync_a)
{
 8004444:	b580      	push	{r7, lr}
 8004446:	b082      	sub	sp, #8
 8004448:	af00      	add	r7, sp, #0
 800444a:	6078      	str	r0, [r7, #4]
 800444c:	460b      	mov	r3, r1
 800444e:	70fb      	strb	r3, [r7, #3]
	assert(frame);
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	2b00      	cmp	r3, #0
 8004454:	d105      	bne.n	8004462 <ubx_set_sync_a+0x1e>
 8004456:	4b06      	ldr	r3, [pc, #24]	@ (8004470 <ubx_set_sync_a+0x2c>)
 8004458:	4a06      	ldr	r2, [pc, #24]	@ (8004474 <ubx_set_sync_a+0x30>)
 800445a:	2122      	movs	r1, #34	@ 0x22
 800445c:	4806      	ldr	r0, [pc, #24]	@ (8004478 <ubx_set_sync_a+0x34>)
 800445e:	f006 f9f9 	bl	800a854 <__assert_func>

	frame->frame[UBX_IDX_SYNC_A] = sync_a;
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	78fa      	ldrb	r2, [r7, #3]
 8004466:	701a      	strb	r2, [r3, #0]

}
 8004468:	bf00      	nop
 800446a:	3708      	adds	r7, #8
 800446c:	46bd      	mov	sp, r7
 800446e:	bd80      	pop	{r7, pc}
 8004470:	0800c3b8 	.word	0x0800c3b8
 8004474:	0800c878 	.word	0x0800c878
 8004478:	0800c3e0 	.word	0x0800c3e0

0800447c <ubx_set_sync_b>:

static void ubx_set_sync_b(struct ubx_frame *frame, uint8_t sync_b)
{
 800447c:	b580      	push	{r7, lr}
 800447e:	b082      	sub	sp, #8
 8004480:	af00      	add	r7, sp, #0
 8004482:	6078      	str	r0, [r7, #4]
 8004484:	460b      	mov	r3, r1
 8004486:	70fb      	strb	r3, [r7, #3]
	assert(frame);
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	2b00      	cmp	r3, #0
 800448c:	d105      	bne.n	800449a <ubx_set_sync_b+0x1e>
 800448e:	4b06      	ldr	r3, [pc, #24]	@ (80044a8 <ubx_set_sync_b+0x2c>)
 8004490:	4a06      	ldr	r2, [pc, #24]	@ (80044ac <ubx_set_sync_b+0x30>)
 8004492:	212a      	movs	r1, #42	@ 0x2a
 8004494:	4806      	ldr	r0, [pc, #24]	@ (80044b0 <ubx_set_sync_b+0x34>)
 8004496:	f006 f9dd 	bl	800a854 <__assert_func>

	frame->frame[UBX_IDX_SYNC_B] = sync_b;
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	78fa      	ldrb	r2, [r7, #3]
 800449e:	705a      	strb	r2, [r3, #1]

}
 80044a0:	bf00      	nop
 80044a2:	3708      	adds	r7, #8
 80044a4:	46bd      	mov	sp, r7
 80044a6:	bd80      	pop	{r7, pc}
 80044a8:	0800c3b8 	.word	0x0800c3b8
 80044ac:	0800c888 	.word	0x0800c888
 80044b0:	0800c3e0 	.word	0x0800c3e0

080044b4 <ubx_set_class>:

static void ubx_set_class(struct ubx_frame *frame, enum ubx_class class)
{
 80044b4:	b580      	push	{r7, lr}
 80044b6:	b082      	sub	sp, #8
 80044b8:	af00      	add	r7, sp, #0
 80044ba:	6078      	str	r0, [r7, #4]
 80044bc:	460b      	mov	r3, r1
 80044be:	70fb      	strb	r3, [r7, #3]
	assert(frame);
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d105      	bne.n	80044d2 <ubx_set_class+0x1e>
 80044c6:	4b06      	ldr	r3, [pc, #24]	@ (80044e0 <ubx_set_class+0x2c>)
 80044c8:	4a06      	ldr	r2, [pc, #24]	@ (80044e4 <ubx_set_class+0x30>)
 80044ca:	2132      	movs	r1, #50	@ 0x32
 80044cc:	4806      	ldr	r0, [pc, #24]	@ (80044e8 <ubx_set_class+0x34>)
 80044ce:	f006 f9c1 	bl	800a854 <__assert_func>
	frame->frame[UBX_IDX_CLASS] = (uint8_t)class;
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	78fa      	ldrb	r2, [r7, #3]
 80044d6:	709a      	strb	r2, [r3, #2]

}
 80044d8:	bf00      	nop
 80044da:	3708      	adds	r7, #8
 80044dc:	46bd      	mov	sp, r7
 80044de:	bd80      	pop	{r7, pc}
 80044e0:	0800c3b8 	.word	0x0800c3b8
 80044e4:	0800c898 	.word	0x0800c898
 80044e8:	0800c3e0 	.word	0x0800c3e0

080044ec <ubx_set_id>:

static void ubx_set_id(struct ubx_frame *frame, enum ubx_id id)
{
 80044ec:	b580      	push	{r7, lr}
 80044ee:	b082      	sub	sp, #8
 80044f0:	af00      	add	r7, sp, #0
 80044f2:	6078      	str	r0, [r7, #4]
 80044f4:	460b      	mov	r3, r1
 80044f6:	70fb      	strb	r3, [r7, #3]
	assert(frame);
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d105      	bne.n	800450a <ubx_set_id+0x1e>
 80044fe:	4b06      	ldr	r3, [pc, #24]	@ (8004518 <ubx_set_id+0x2c>)
 8004500:	4a06      	ldr	r2, [pc, #24]	@ (800451c <ubx_set_id+0x30>)
 8004502:	2139      	movs	r1, #57	@ 0x39
 8004504:	4806      	ldr	r0, [pc, #24]	@ (8004520 <ubx_set_id+0x34>)
 8004506:	f006 f9a5 	bl	800a854 <__assert_func>

	frame->frame[UBX_IDX_ID] = (uint8_t)id;
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	78fa      	ldrb	r2, [r7, #3]
 800450e:	70da      	strb	r2, [r3, #3]

}
 8004510:	bf00      	nop
 8004512:	3708      	adds	r7, #8
 8004514:	46bd      	mov	sp, r7
 8004516:	bd80      	pop	{r7, pc}
 8004518:	0800c3b8 	.word	0x0800c3b8
 800451c:	0800c8a8 	.word	0x0800c8a8
 8004520:	0800c3e0 	.word	0x0800c3e0

08004524 <ubx_set_len>:

static void ubx_set_len(struct ubx_frame *frame, uint16_t len)
{
 8004524:	b580      	push	{r7, lr}
 8004526:	b084      	sub	sp, #16
 8004528:	af00      	add	r7, sp, #0
 800452a:	6078      	str	r0, [r7, #4]
 800452c:	460b      	mov	r3, r1
 800452e:	807b      	strh	r3, [r7, #2]
	assert(frame);
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	2b00      	cmp	r3, #0
 8004534:	d105      	bne.n	8004542 <ubx_set_len+0x1e>
 8004536:	4b08      	ldr	r3, [pc, #32]	@ (8004558 <ubx_set_len+0x34>)
 8004538:	4a08      	ldr	r2, [pc, #32]	@ (800455c <ubx_set_len+0x38>)
 800453a:	2141      	movs	r1, #65	@ 0x41
 800453c:	4808      	ldr	r0, [pc, #32]	@ (8004560 <ubx_set_len+0x3c>)
 800453e:	f006 f989 	bl	800a854 <__assert_func>

	uint16_t *ptr = (uint16_t*)&(frame->frame[UBX_IDX_LEN]);
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	3304      	adds	r3, #4
 8004546:	60fb      	str	r3, [r7, #12]
	*ptr = len;
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	887a      	ldrh	r2, [r7, #2]
 800454c:	801a      	strh	r2, [r3, #0]
}
 800454e:	bf00      	nop
 8004550:	3710      	adds	r7, #16
 8004552:	46bd      	mov	sp, r7
 8004554:	bd80      	pop	{r7, pc}
 8004556:	bf00      	nop
 8004558:	0800c3b8 	.word	0x0800c3b8
 800455c:	0800c8b4 	.word	0x0800c8b4
 8004560:	0800c3e0 	.word	0x0800c3e0

08004564 <ubx_set_payload>:

static void ubx_set_payload(struct ubx_frame *frame, const uint8_t payload[], uint16_t payload_len)
{
 8004564:	b580      	push	{r7, lr}
 8004566:	b086      	sub	sp, #24
 8004568:	af00      	add	r7, sp, #0
 800456a:	60f8      	str	r0, [r7, #12]
 800456c:	60b9      	str	r1, [r7, #8]
 800456e:	4613      	mov	r3, r2
 8004570:	80fb      	strh	r3, [r7, #6]
	assert(frame);
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	2b00      	cmp	r3, #0
 8004576:	d105      	bne.n	8004584 <ubx_set_payload+0x20>
 8004578:	4b10      	ldr	r3, [pc, #64]	@ (80045bc <ubx_set_payload+0x58>)
 800457a:	4a11      	ldr	r2, [pc, #68]	@ (80045c0 <ubx_set_payload+0x5c>)
 800457c:	2149      	movs	r1, #73	@ 0x49
 800457e:	4811      	ldr	r0, [pc, #68]	@ (80045c4 <ubx_set_payload+0x60>)
 8004580:	f006 f968 	bl	800a854 <__assert_func>

	for (uint16_t i=0; i<ubx_get_len(frame); i++) {
 8004584:	2300      	movs	r3, #0
 8004586:	82fb      	strh	r3, [r7, #22]
 8004588:	e00a      	b.n	80045a0 <ubx_set_payload+0x3c>
		 frame->frame[UBX_IDX_PAYLOAD+i] = payload[i];
 800458a:	8afb      	ldrh	r3, [r7, #22]
 800458c:	68ba      	ldr	r2, [r7, #8]
 800458e:	441a      	add	r2, r3
 8004590:	8afb      	ldrh	r3, [r7, #22]
 8004592:	3306      	adds	r3, #6
 8004594:	7811      	ldrb	r1, [r2, #0]
 8004596:	68fa      	ldr	r2, [r7, #12]
 8004598:	54d1      	strb	r1, [r2, r3]
	for (uint16_t i=0; i<ubx_get_len(frame); i++) {
 800459a:	8afb      	ldrh	r3, [r7, #22]
 800459c:	3301      	adds	r3, #1
 800459e:	82fb      	strh	r3, [r7, #22]
 80045a0:	68f8      	ldr	r0, [r7, #12]
 80045a2:	f7ff fef7 	bl	8004394 <ubx_get_len>
 80045a6:	4603      	mov	r3, r0
 80045a8:	461a      	mov	r2, r3
 80045aa:	8afb      	ldrh	r3, [r7, #22]
 80045ac:	4293      	cmp	r3, r2
 80045ae:	d3ec      	bcc.n	800458a <ubx_set_payload+0x26>
	}
}
 80045b0:	bf00      	nop
 80045b2:	bf00      	nop
 80045b4:	3718      	adds	r7, #24
 80045b6:	46bd      	mov	sp, r7
 80045b8:	bd80      	pop	{r7, pc}
 80045ba:	bf00      	nop
 80045bc:	0800c3b8 	.word	0x0800c3b8
 80045c0:	0800c8c0 	.word	0x0800c8c0
 80045c4:	0800c3e0 	.word	0x0800c3e0

080045c8 <ubx_set_ck_a>:

static void ubx_set_ck_a(struct ubx_frame *frame, uint8_t ck_a)
{
 80045c8:	b580      	push	{r7, lr}
 80045ca:	b082      	sub	sp, #8
 80045cc:	af00      	add	r7, sp, #0
 80045ce:	6078      	str	r0, [r7, #4]
 80045d0:	460b      	mov	r3, r1
 80045d2:	70fb      	strb	r3, [r7, #3]
	assert(frame);
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d105      	bne.n	80045e6 <ubx_set_ck_a+0x1e>
 80045da:	4b09      	ldr	r3, [pc, #36]	@ (8004600 <ubx_set_ck_a+0x38>)
 80045dc:	4a09      	ldr	r2, [pc, #36]	@ (8004604 <ubx_set_ck_a+0x3c>)
 80045de:	2152      	movs	r1, #82	@ 0x52
 80045e0:	4809      	ldr	r0, [pc, #36]	@ (8004608 <ubx_set_ck_a+0x40>)
 80045e2:	f006 f937 	bl	800a854 <__assert_func>
	frame->frame[UBX_IDX_CK_A(ubx_get_len(frame))] = ck_a;
 80045e6:	6878      	ldr	r0, [r7, #4]
 80045e8:	f7ff fed4 	bl	8004394 <ubx_get_len>
 80045ec:	4603      	mov	r3, r0
 80045ee:	3306      	adds	r3, #6
 80045f0:	687a      	ldr	r2, [r7, #4]
 80045f2:	78f9      	ldrb	r1, [r7, #3]
 80045f4:	54d1      	strb	r1, [r2, r3]
}
 80045f6:	bf00      	nop
 80045f8:	3708      	adds	r7, #8
 80045fa:	46bd      	mov	sp, r7
 80045fc:	bd80      	pop	{r7, pc}
 80045fe:	bf00      	nop
 8004600:	0800c3b8 	.word	0x0800c3b8
 8004604:	0800c8dc 	.word	0x0800c8dc
 8004608:	0800c3e0 	.word	0x0800c3e0

0800460c <ubx_set_ck_b>:

static void ubx_set_ck_b(struct ubx_frame *frame, uint8_t ck_b)
{
 800460c:	b580      	push	{r7, lr}
 800460e:	b082      	sub	sp, #8
 8004610:	af00      	add	r7, sp, #0
 8004612:	6078      	str	r0, [r7, #4]
 8004614:	460b      	mov	r3, r1
 8004616:	70fb      	strb	r3, [r7, #3]
	assert(frame);
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	2b00      	cmp	r3, #0
 800461c:	d105      	bne.n	800462a <ubx_set_ck_b+0x1e>
 800461e:	4b09      	ldr	r3, [pc, #36]	@ (8004644 <ubx_set_ck_b+0x38>)
 8004620:	4a09      	ldr	r2, [pc, #36]	@ (8004648 <ubx_set_ck_b+0x3c>)
 8004622:	2158      	movs	r1, #88	@ 0x58
 8004624:	4809      	ldr	r0, [pc, #36]	@ (800464c <ubx_set_ck_b+0x40>)
 8004626:	f006 f915 	bl	800a854 <__assert_func>
	frame->frame[UBX_IDX_CK_B(ubx_get_len(frame))] = ck_b;
 800462a:	6878      	ldr	r0, [r7, #4]
 800462c:	f7ff feb2 	bl	8004394 <ubx_get_len>
 8004630:	4603      	mov	r3, r0
 8004632:	3307      	adds	r3, #7
 8004634:	687a      	ldr	r2, [r7, #4]
 8004636:	78f9      	ldrb	r1, [r7, #3]
 8004638:	54d1      	strb	r1, [r2, r3]

}
 800463a:	bf00      	nop
 800463c:	3708      	adds	r7, #8
 800463e:	46bd      	mov	sp, r7
 8004640:	bd80      	pop	{r7, pc}
 8004642:	bf00      	nop
 8004644:	0800c3b8 	.word	0x0800c3b8
 8004648:	0800c8ec 	.word	0x0800c8ec
 800464c:	0800c3e0 	.word	0x0800c3e0

08004650 <ubx_calc_checksum_buf>:


void ubx_calc_checksum_buf(const uint8_t *buf, uint16_t buf_len, uint8_t *ck_a, uint8_t *ck_b)
{
 8004650:	b580      	push	{r7, lr}
 8004652:	b086      	sub	sp, #24
 8004654:	af00      	add	r7, sp, #0
 8004656:	60f8      	str	r0, [r7, #12]
 8004658:	607a      	str	r2, [r7, #4]
 800465a:	603b      	str	r3, [r7, #0]
 800465c:	460b      	mov	r3, r1
 800465e:	817b      	strh	r3, [r7, #10]
	assert(buf);
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	2b00      	cmp	r3, #0
 8004664:	d105      	bne.n	8004672 <ubx_calc_checksum_buf+0x22>
 8004666:	4b1b      	ldr	r3, [pc, #108]	@ (80046d4 <ubx_calc_checksum_buf+0x84>)
 8004668:	4a1b      	ldr	r2, [pc, #108]	@ (80046d8 <ubx_calc_checksum_buf+0x88>)
 800466a:	2160      	movs	r1, #96	@ 0x60
 800466c:	481b      	ldr	r0, [pc, #108]	@ (80046dc <ubx_calc_checksum_buf+0x8c>)
 800466e:	f006 f8f1 	bl	800a854 <__assert_func>
	assert(ck_a);
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	2b00      	cmp	r3, #0
 8004676:	d105      	bne.n	8004684 <ubx_calc_checksum_buf+0x34>
 8004678:	4b19      	ldr	r3, [pc, #100]	@ (80046e0 <ubx_calc_checksum_buf+0x90>)
 800467a:	4a17      	ldr	r2, [pc, #92]	@ (80046d8 <ubx_calc_checksum_buf+0x88>)
 800467c:	2161      	movs	r1, #97	@ 0x61
 800467e:	4817      	ldr	r0, [pc, #92]	@ (80046dc <ubx_calc_checksum_buf+0x8c>)
 8004680:	f006 f8e8 	bl	800a854 <__assert_func>
	assert(ck_b);
 8004684:	683b      	ldr	r3, [r7, #0]
 8004686:	2b00      	cmp	r3, #0
 8004688:	d105      	bne.n	8004696 <ubx_calc_checksum_buf+0x46>
 800468a:	4b16      	ldr	r3, [pc, #88]	@ (80046e4 <ubx_calc_checksum_buf+0x94>)
 800468c:	4a12      	ldr	r2, [pc, #72]	@ (80046d8 <ubx_calc_checksum_buf+0x88>)
 800468e:	2162      	movs	r1, #98	@ 0x62
 8004690:	4812      	ldr	r0, [pc, #72]	@ (80046dc <ubx_calc_checksum_buf+0x8c>)
 8004692:	f006 f8df 	bl	800a854 <__assert_func>

	*ck_a = 0;
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	2200      	movs	r2, #0
 800469a:	701a      	strb	r2, [r3, #0]
	*ck_b = 0;
 800469c:	683b      	ldr	r3, [r7, #0]
 800469e:	2200      	movs	r2, #0
 80046a0:	701a      	strb	r2, [r3, #0]

	for (uint16_t i=2; i < buf_len-2; i++) {
 80046a2:	2302      	movs	r3, #2
 80046a4:	82fb      	strh	r3, [r7, #22]
 80046a6:	e00b      	b.n	80046c0 <ubx_calc_checksum_buf+0x70>
		ubx_checksum(ck_a, ck_b, buf[i]);
 80046a8:	8afb      	ldrh	r3, [r7, #22]
 80046aa:	68fa      	ldr	r2, [r7, #12]
 80046ac:	4413      	add	r3, r2
 80046ae:	781b      	ldrb	r3, [r3, #0]
 80046b0:	461a      	mov	r2, r3
 80046b2:	6839      	ldr	r1, [r7, #0]
 80046b4:	6878      	ldr	r0, [r7, #4]
 80046b6:	f7ff fea9 	bl	800440c <ubx_checksum>
	for (uint16_t i=2; i < buf_len-2; i++) {
 80046ba:	8afb      	ldrh	r3, [r7, #22]
 80046bc:	3301      	adds	r3, #1
 80046be:	82fb      	strh	r3, [r7, #22]
 80046c0:	8afa      	ldrh	r2, [r7, #22]
 80046c2:	897b      	ldrh	r3, [r7, #10]
 80046c4:	3b02      	subs	r3, #2
 80046c6:	429a      	cmp	r2, r3
 80046c8:	dbee      	blt.n	80046a8 <ubx_calc_checksum_buf+0x58>
	}
}
 80046ca:	bf00      	nop
 80046cc:	bf00      	nop
 80046ce:	3718      	adds	r7, #24
 80046d0:	46bd      	mov	sp, r7
 80046d2:	bd80      	pop	{r7, pc}
 80046d4:	0800c400 	.word	0x0800c400
 80046d8:	0800c8fc 	.word	0x0800c8fc
 80046dc:	0800c3e0 	.word	0x0800c3e0
 80046e0:	0800c404 	.word	0x0800c404
 80046e4:	0800c40c 	.word	0x0800c40c

080046e8 <ubx_parse_frame>:
	}
}


bool ubx_parse_frame(struct ubx_frame *frame, const uint8_t *buf, uint16_t buf_len, uint16_t *read_len)
{
 80046e8:	b580      	push	{r7, lr}
 80046ea:	b086      	sub	sp, #24
 80046ec:	af00      	add	r7, sp, #0
 80046ee:	60f8      	str	r0, [r7, #12]
 80046f0:	60b9      	str	r1, [r7, #8]
 80046f2:	603b      	str	r3, [r7, #0]
 80046f4:	4613      	mov	r3, r2
 80046f6:	80fb      	strh	r3, [r7, #6]
	assert(frame);
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d105      	bne.n	800470a <ubx_parse_frame+0x22>
 80046fe:	4b4c      	ldr	r3, [pc, #304]	@ (8004830 <ubx_parse_frame+0x148>)
 8004700:	4a4c      	ldr	r2, [pc, #304]	@ (8004834 <ubx_parse_frame+0x14c>)
 8004702:	2180      	movs	r1, #128	@ 0x80
 8004704:	484c      	ldr	r0, [pc, #304]	@ (8004838 <ubx_parse_frame+0x150>)
 8004706:	f006 f8a5 	bl	800a854 <__assert_func>
	assert(buf);
 800470a:	68bb      	ldr	r3, [r7, #8]
 800470c:	2b00      	cmp	r3, #0
 800470e:	d105      	bne.n	800471c <ubx_parse_frame+0x34>
 8004710:	4b4a      	ldr	r3, [pc, #296]	@ (800483c <ubx_parse_frame+0x154>)
 8004712:	4a48      	ldr	r2, [pc, #288]	@ (8004834 <ubx_parse_frame+0x14c>)
 8004714:	2181      	movs	r1, #129	@ 0x81
 8004716:	4848      	ldr	r0, [pc, #288]	@ (8004838 <ubx_parse_frame+0x150>)
 8004718:	f006 f89c 	bl	800a854 <__assert_func>

	if (buf_len < UBX_LEN_METADATA) {
 800471c:	88fb      	ldrh	r3, [r7, #6]
 800471e:	2b07      	cmp	r3, #7
 8004720:	d804      	bhi.n	800472c <ubx_parse_frame+0x44>
		*read_len = buf_len;
 8004722:	683b      	ldr	r3, [r7, #0]
 8004724:	88fa      	ldrh	r2, [r7, #6]
 8004726:	801a      	strh	r2, [r3, #0]
		return false;
 8004728:	2300      	movs	r3, #0
 800472a:	e07c      	b.n	8004826 <ubx_parse_frame+0x13e>
	}

	if (buf[0] != UBX_SYNC_A) {
 800472c:	68bb      	ldr	r3, [r7, #8]
 800472e:	781b      	ldrb	r3, [r3, #0]
 8004730:	2bb5      	cmp	r3, #181	@ 0xb5
 8004732:	d004      	beq.n	800473e <ubx_parse_frame+0x56>
		*read_len = 1;
 8004734:	683b      	ldr	r3, [r7, #0]
 8004736:	2201      	movs	r2, #1
 8004738:	801a      	strh	r2, [r3, #0]
		return false;
 800473a:	2300      	movs	r3, #0
 800473c:	e073      	b.n	8004826 <ubx_parse_frame+0x13e>
	}

	if (buf[1] != UBX_SYNC_B) {
 800473e:	68bb      	ldr	r3, [r7, #8]
 8004740:	3301      	adds	r3, #1
 8004742:	781b      	ldrb	r3, [r3, #0]
 8004744:	2b62      	cmp	r3, #98	@ 0x62
 8004746:	d004      	beq.n	8004752 <ubx_parse_frame+0x6a>
		*read_len = 2;
 8004748:	683b      	ldr	r3, [r7, #0]
 800474a:	2202      	movs	r2, #2
 800474c:	801a      	strh	r2, [r3, #0]
		return false;
 800474e:	2300      	movs	r3, #0
 8004750:	e069      	b.n	8004826 <ubx_parse_frame+0x13e>
	}

	ubx_set_sync_a(frame, buf[UBX_IDX_SYNC_A]);
 8004752:	68bb      	ldr	r3, [r7, #8]
 8004754:	781b      	ldrb	r3, [r3, #0]
 8004756:	4619      	mov	r1, r3
 8004758:	68f8      	ldr	r0, [r7, #12]
 800475a:	f7ff fe73 	bl	8004444 <ubx_set_sync_a>
	ubx_set_sync_b(frame, buf[UBX_IDX_SYNC_B]);
 800475e:	68bb      	ldr	r3, [r7, #8]
 8004760:	3301      	adds	r3, #1
 8004762:	781b      	ldrb	r3, [r3, #0]
 8004764:	4619      	mov	r1, r3
 8004766:	68f8      	ldr	r0, [r7, #12]
 8004768:	f7ff fe88 	bl	800447c <ubx_set_sync_b>
	ubx_set_class(frame, buf[UBX_IDX_CLASS]);
 800476c:	68bb      	ldr	r3, [r7, #8]
 800476e:	3302      	adds	r3, #2
 8004770:	781b      	ldrb	r3, [r3, #0]
 8004772:	4619      	mov	r1, r3
 8004774:	68f8      	ldr	r0, [r7, #12]
 8004776:	f7ff fe9d 	bl	80044b4 <ubx_set_class>
	ubx_set_id(frame, buf[UBX_IDX_ID]);
 800477a:	68bb      	ldr	r3, [r7, #8]
 800477c:	3303      	adds	r3, #3
 800477e:	781b      	ldrb	r3, [r3, #0]
 8004780:	4619      	mov	r1, r3
 8004782:	68f8      	ldr	r0, [r7, #12]
 8004784:	f7ff feb2 	bl	80044ec <ubx_set_id>

	uint16_t *len = (uint16_t*)(&buf[UBX_IDX_LEN]);
 8004788:	68bb      	ldr	r3, [r7, #8]
 800478a:	3304      	adds	r3, #4
 800478c:	617b      	str	r3, [r7, #20]

	if (buf_len < *len+UBX_LEN_METADATA || *len > UBX_PLDLEN_MAX) {
 800478e:	697b      	ldr	r3, [r7, #20]
 8004790:	881b      	ldrh	r3, [r3, #0]
 8004792:	1dda      	adds	r2, r3, #7
 8004794:	88fb      	ldrh	r3, [r7, #6]
 8004796:	429a      	cmp	r2, r3
 8004798:	da03      	bge.n	80047a2 <ubx_parse_frame+0xba>
 800479a:	697b      	ldr	r3, [r7, #20]
 800479c:	881b      	ldrh	r3, [r3, #0]
 800479e:	2ba4      	cmp	r3, #164	@ 0xa4
 80047a0:	d904      	bls.n	80047ac <ubx_parse_frame+0xc4>
		*read_len = buf_len;
 80047a2:	683b      	ldr	r3, [r7, #0]
 80047a4:	88fa      	ldrh	r2, [r7, #6]
 80047a6:	801a      	strh	r2, [r3, #0]
		return false;
 80047a8:	2300      	movs	r3, #0
 80047aa:	e03c      	b.n	8004826 <ubx_parse_frame+0x13e>
	}

	ubx_set_len(frame, *len);
 80047ac:	697b      	ldr	r3, [r7, #20]
 80047ae:	881b      	ldrh	r3, [r3, #0]
 80047b0:	4619      	mov	r1, r3
 80047b2:	68f8      	ldr	r0, [r7, #12]
 80047b4:	f7ff feb6 	bl	8004524 <ubx_set_len>

	uint8_t ck_a = 0, ck_b = 0;
 80047b8:	2300      	movs	r3, #0
 80047ba:	74fb      	strb	r3, [r7, #19]
 80047bc:	2300      	movs	r3, #0
 80047be:	74bb      	strb	r3, [r7, #18]
	ubx_calc_checksum_buf(buf, ubx_get_frame_length(frame), &ck_a, &ck_b);
 80047c0:	68f8      	ldr	r0, [r7, #12]
 80047c2:	f7ff fe05 	bl	80043d0 <ubx_get_frame_length>
 80047c6:	4603      	mov	r3, r0
 80047c8:	4619      	mov	r1, r3
 80047ca:	f107 0312 	add.w	r3, r7, #18
 80047ce:	f107 0213 	add.w	r2, r7, #19
 80047d2:	68b8      	ldr	r0, [r7, #8]
 80047d4:	f7ff ff3c 	bl	8004650 <ubx_calc_checksum_buf>
	if (ck_a != buf[UBX_IDX_CK_A(*len)] || ck_b != buf[UBX_IDX_CK_B(*len)]) {
 80047d8:	697b      	ldr	r3, [r7, #20]
 80047da:	881b      	ldrh	r3, [r3, #0]
 80047dc:	3306      	adds	r3, #6
 80047de:	68ba      	ldr	r2, [r7, #8]
 80047e0:	4413      	add	r3, r2
 80047e2:	781a      	ldrb	r2, [r3, #0]
 80047e4:	7cfb      	ldrb	r3, [r7, #19]
 80047e6:	429a      	cmp	r2, r3
 80047e8:	d108      	bne.n	80047fc <ubx_parse_frame+0x114>
 80047ea:	697b      	ldr	r3, [r7, #20]
 80047ec:	881b      	ldrh	r3, [r3, #0]
 80047ee:	3307      	adds	r3, #7
 80047f0:	68ba      	ldr	r2, [r7, #8]
 80047f2:	4413      	add	r3, r2
 80047f4:	781a      	ldrb	r2, [r3, #0]
 80047f6:	7cbb      	ldrb	r3, [r7, #18]
 80047f8:	429a      	cmp	r2, r3
 80047fa:	d001      	beq.n	8004800 <ubx_parse_frame+0x118>
		return false;
 80047fc:	2300      	movs	r3, #0
 80047fe:	e012      	b.n	8004826 <ubx_parse_frame+0x13e>
	}

	ubx_set_ck_a(frame, ck_a);
 8004800:	7cfb      	ldrb	r3, [r7, #19]
 8004802:	4619      	mov	r1, r3
 8004804:	68f8      	ldr	r0, [r7, #12]
 8004806:	f7ff fedf 	bl	80045c8 <ubx_set_ck_a>
	ubx_set_ck_b(frame, ck_b);
 800480a:	7cbb      	ldrb	r3, [r7, #18]
 800480c:	4619      	mov	r1, r3
 800480e:	68f8      	ldr	r0, [r7, #12]
 8004810:	f7ff fefc 	bl	800460c <ubx_set_ck_b>

	ubx_set_payload(frame, &buf[UBX_IDX_PAYLOAD], *len);
 8004814:	68bb      	ldr	r3, [r7, #8]
 8004816:	1d99      	adds	r1, r3, #6
 8004818:	697b      	ldr	r3, [r7, #20]
 800481a:	881b      	ldrh	r3, [r3, #0]
 800481c:	461a      	mov	r2, r3
 800481e:	68f8      	ldr	r0, [r7, #12]
 8004820:	f7ff fea0 	bl	8004564 <ubx_set_payload>

	return true;
 8004824:	2301      	movs	r3, #1
}
 8004826:	4618      	mov	r0, r3
 8004828:	3718      	adds	r7, #24
 800482a:	46bd      	mov	sp, r7
 800482c:	bd80      	pop	{r7, pc}
 800482e:	bf00      	nop
 8004830:	0800c3b8 	.word	0x0800c3b8
 8004834:	0800c914 	.word	0x0800c914
 8004838:	0800c3e0 	.word	0x0800c3e0
 800483c:	0800c400 	.word	0x0800c400

08004840 <ubx_parse_nav_pvt>:

	return true;
}

bool ubx_parse_nav_pvt(struct ubx_frame *frame, struct ubx_nav_pvt *nav_pvt)
{
 8004840:	b580      	push	{r7, lr}
 8004842:	b084      	sub	sp, #16
 8004844:	af00      	add	r7, sp, #0
 8004846:	6078      	str	r0, [r7, #4]
 8004848:	6039      	str	r1, [r7, #0]
	assert(frame);
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	2b00      	cmp	r3, #0
 800484e:	d105      	bne.n	800485c <ubx_parse_nav_pvt+0x1c>
 8004850:	4b6b      	ldr	r3, [pc, #428]	@ (8004a00 <ubx_parse_nav_pvt+0x1c0>)
 8004852:	4a6c      	ldr	r2, [pc, #432]	@ (8004a04 <ubx_parse_nav_pvt+0x1c4>)
 8004854:	21cc      	movs	r1, #204	@ 0xcc
 8004856:	486c      	ldr	r0, [pc, #432]	@ (8004a08 <ubx_parse_nav_pvt+0x1c8>)
 8004858:	f005 fffc 	bl	800a854 <__assert_func>
	assert(nav_pvt);
 800485c:	683b      	ldr	r3, [r7, #0]
 800485e:	2b00      	cmp	r3, #0
 8004860:	d105      	bne.n	800486e <ubx_parse_nav_pvt+0x2e>
 8004862:	4b6a      	ldr	r3, [pc, #424]	@ (8004a0c <ubx_parse_nav_pvt+0x1cc>)
 8004864:	4a67      	ldr	r2, [pc, #412]	@ (8004a04 <ubx_parse_nav_pvt+0x1c4>)
 8004866:	21cd      	movs	r1, #205	@ 0xcd
 8004868:	4867      	ldr	r0, [pc, #412]	@ (8004a08 <ubx_parse_nav_pvt+0x1c8>)
 800486a:	f005 fff3 	bl	800a854 <__assert_func>

	if (ubx_get_class(frame) != UBX_CLASS_NAV || ubx_get_id(frame) != UBX_ID_PVT) {
 800486e:	6878      	ldr	r0, [r7, #4]
 8004870:	f7ff fd5c 	bl	800432c <ubx_get_class>
 8004874:	4603      	mov	r3, r0
 8004876:	2b01      	cmp	r3, #1
 8004878:	d105      	bne.n	8004886 <ubx_parse_nav_pvt+0x46>
 800487a:	6878      	ldr	r0, [r7, #4]
 800487c:	f7ff fd70 	bl	8004360 <ubx_get_id>
 8004880:	4603      	mov	r3, r0
 8004882:	2b07      	cmp	r3, #7
 8004884:	d001      	beq.n	800488a <ubx_parse_nav_pvt+0x4a>
		return false;
 8004886:	2300      	movs	r3, #0
 8004888:	e0b5      	b.n	80049f6 <ubx_parse_nav_pvt+0x1b6>
	}

	if (ubx_get_len(frame) != UBX_PLDLEN_NAV_PVT) {
 800488a:	6878      	ldr	r0, [r7, #4]
 800488c:	f7ff fd82 	bl	8004394 <ubx_get_len>
 8004890:	4603      	mov	r3, r0
 8004892:	2b5c      	cmp	r3, #92	@ 0x5c
 8004894:	d001      	beq.n	800489a <ubx_parse_nav_pvt+0x5a>
		return false;
 8004896:	2300      	movs	r3, #0
 8004898:	e0ad      	b.n	80049f6 <ubx_parse_nav_pvt+0x1b6>
	}

	const uint8_t *payload = &(frame->frame[UBX_IDX_PAYLOAD]);
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	3306      	adds	r3, #6
 800489e:	60fb      	str	r3, [r7, #12]

	nav_pvt->tow_ms = *((uint32_t*)(payload));
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	681a      	ldr	r2, [r3, #0]
 80048a4:	683b      	ldr	r3, [r7, #0]
 80048a6:	601a      	str	r2, [r3, #0]
	nav_pvt->year = *((uint16_t*)(payload+4));
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	889a      	ldrh	r2, [r3, #4]
 80048ac:	683b      	ldr	r3, [r7, #0]
 80048ae:	809a      	strh	r2, [r3, #4]
	nav_pvt->month = payload[6];
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	3306      	adds	r3, #6
 80048b4:	781a      	ldrb	r2, [r3, #0]
 80048b6:	683b      	ldr	r3, [r7, #0]
 80048b8:	719a      	strb	r2, [r3, #6]
	nav_pvt->day = payload[12];
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	330c      	adds	r3, #12
 80048be:	781a      	ldrb	r2, [r3, #0]
 80048c0:	683b      	ldr	r3, [r7, #0]
 80048c2:	71da      	strb	r2, [r3, #7]
	nav_pvt->hour = payload[8];
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	3308      	adds	r3, #8
 80048c8:	781a      	ldrb	r2, [r3, #0]
 80048ca:	683b      	ldr	r3, [r7, #0]
 80048cc:	721a      	strb	r2, [r3, #8]
	nav_pvt->minuate = payload[9];
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	3309      	adds	r3, #9
 80048d2:	781a      	ldrb	r2, [r3, #0]
 80048d4:	683b      	ldr	r3, [r7, #0]
 80048d6:	725a      	strb	r2, [r3, #9]
	nav_pvt->second = payload[10];
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	330a      	adds	r3, #10
 80048dc:	781a      	ldrb	r2, [r3, #0]
 80048de:	683b      	ldr	r3, [r7, #0]
 80048e0:	729a      	strb	r2, [r3, #10]
	nav_pvt->valid = payload[11];
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	330b      	adds	r3, #11
 80048e6:	781a      	ldrb	r2, [r3, #0]
 80048e8:	683b      	ldr	r3, [r7, #0]
 80048ea:	72da      	strb	r2, [r3, #11]
	nav_pvt->time_accuracy_ns = *((uint32_t*)(payload+12));
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	68da      	ldr	r2, [r3, #12]
 80048f0:	683b      	ldr	r3, [r7, #0]
 80048f2:	60da      	str	r2, [r3, #12]
	nav_pvt->fraction_of_second_ns = *((int32_t*)(payload+16));
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	691a      	ldr	r2, [r3, #16]
 80048f8:	683b      	ldr	r3, [r7, #0]
 80048fa:	611a      	str	r2, [r3, #16]
	nav_pvt->gnss_fix_type = payload[20];
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	3314      	adds	r3, #20
 8004900:	781a      	ldrb	r2, [r3, #0]
 8004902:	683b      	ldr	r3, [r7, #0]
 8004904:	751a      	strb	r2, [r3, #20]
	nav_pvt->flags = payload[21];
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	3315      	adds	r3, #21
 800490a:	781a      	ldrb	r2, [r3, #0]
 800490c:	683b      	ldr	r3, [r7, #0]
 800490e:	755a      	strb	r2, [r3, #21]
	nav_pvt->flags2 = payload[22];
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	3316      	adds	r3, #22
 8004914:	781a      	ldrb	r2, [r3, #0]
 8004916:	683b      	ldr	r3, [r7, #0]
 8004918:	759a      	strb	r2, [r3, #22]
	nav_pvt->satellite = payload[23];
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	3317      	adds	r3, #23
 800491e:	781a      	ldrb	r2, [r3, #0]
 8004920:	683b      	ldr	r3, [r7, #0]
 8004922:	75da      	strb	r2, [r3, #23]
	nav_pvt->longitude_100ndeg = *((int32_t*)(payload+24));
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	699a      	ldr	r2, [r3, #24]
 8004928:	683b      	ldr	r3, [r7, #0]
 800492a:	619a      	str	r2, [r3, #24]
	nav_pvt->latitude_100ndeg = *((int32_t*)(payload+28));
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	69da      	ldr	r2, [r3, #28]
 8004930:	683b      	ldr	r3, [r7, #0]
 8004932:	61da      	str	r2, [r3, #28]
	nav_pvt->alti_ellipsoid_mm = *((int32_t*)(payload+32));
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	6a1a      	ldr	r2, [r3, #32]
 8004938:	683b      	ldr	r3, [r7, #0]
 800493a:	621a      	str	r2, [r3, #32]
	nav_pvt->alti_msl_mm = *((int32_t*)(payload+36));
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004940:	683b      	ldr	r3, [r7, #0]
 8004942:	625a      	str	r2, [r3, #36]	@ 0x24
	nav_pvt->horizontal_accuracy_mm = *((uint32_t*)(payload+40));
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004948:	683b      	ldr	r3, [r7, #0]
 800494a:	629a      	str	r2, [r3, #40]	@ 0x28
	nav_pvt->vertical_accuracy_mm = *((uint32_t*)(payload+44));
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004950:	683b      	ldr	r3, [r7, #0]
 8004952:	62da      	str	r2, [r3, #44]	@ 0x2c
	nav_pvt->northward_velocity_mmps = *((int32_t*)(payload+48));
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004958:	683b      	ldr	r3, [r7, #0]
 800495a:	631a      	str	r2, [r3, #48]	@ 0x30
	nav_pvt->eastward_velocity_mmps = *((int32_t*)(payload+52));
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004960:	683b      	ldr	r3, [r7, #0]
 8004962:	635a      	str	r2, [r3, #52]	@ 0x34
	nav_pvt->down_velocity_mmps = *((int32_t*)(payload+56));
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004968:	683b      	ldr	r3, [r7, #0]
 800496a:	639a      	str	r2, [r3, #56]	@ 0x38
	nav_pvt->groundspeed_mmps = *((int32_t*)(payload+60));
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004970:	683b      	ldr	r3, [r7, #0]
 8004972:	63da      	str	r2, [r3, #60]	@ 0x3c
	nav_pvt->heading_of_motion_10udeg = *((int32_t*)(payload+64));
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004978:	683b      	ldr	r3, [r7, #0]
 800497a:	641a      	str	r2, [r3, #64]	@ 0x40
	nav_pvt->velocity_accuracy_mmps = *((uint32_t*)(payload+68));
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004980:	683b      	ldr	r3, [r7, #0]
 8004982:	645a      	str	r2, [r3, #68]	@ 0x44
	nav_pvt->heading_accuracy_10udeg = *((uint32_t*)(payload+72));
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004988:	683b      	ldr	r3, [r7, #0]
 800498a:	649a      	str	r2, [r3, #72]	@ 0x48
	nav_pvt->position_dop_centi = *((uint16_t*)(payload+76));
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	f8b3 204c 	ldrh.w	r2, [r3, #76]	@ 0x4c
 8004992:	683b      	ldr	r3, [r7, #0]
 8004994:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
	nav_pvt->flags3 = *((uint16_t*)(payload+78));
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	f8b3 204e 	ldrh.w	r2, [r3, #78]	@ 0x4e
 800499e:	683b      	ldr	r3, [r7, #0]
 80049a0:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
	nav_pvt->reserved1 = payload[80];
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	3350      	adds	r3, #80	@ 0x50
 80049a8:	781a      	ldrb	r2, [r3, #0]
 80049aa:	683b      	ldr	r3, [r7, #0]
 80049ac:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
	nav_pvt->reserved2 = payload[81];
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	3351      	adds	r3, #81	@ 0x51
 80049b4:	781a      	ldrb	r2, [r3, #0]
 80049b6:	683b      	ldr	r3, [r7, #0]
 80049b8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
	nav_pvt->reserved3 = payload[82];
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	3352      	adds	r3, #82	@ 0x52
 80049c0:	781a      	ldrb	r2, [r3, #0]
 80049c2:	683b      	ldr	r3, [r7, #0]
 80049c4:	f883 2052 	strb.w	r2, [r3, #82]	@ 0x52
	nav_pvt->reserved4 = payload[83];
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	3353      	adds	r3, #83	@ 0x53
 80049cc:	781a      	ldrb	r2, [r3, #0]
 80049ce:	683b      	ldr	r3, [r7, #0]
 80049d0:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
	nav_pvt->heading_of_vehicle_10udeg = *((int32_t*)(payload+84));
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80049d8:	683b      	ldr	r3, [r7, #0]
 80049da:	655a      	str	r2, [r3, #84]	@ 0x54
	nav_pvt->magnetic_declination_cdeg = *((int16_t*)(payload+88));
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	f9b3 2058 	ldrsh.w	r2, [r3, #88]	@ 0x58
 80049e2:	683b      	ldr	r3, [r7, #0]
 80049e4:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
	nav_pvt->magnetic_declination_accuracy_cdeg = *((uint16_t*)(payload+90));
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	f8b3 205a 	ldrh.w	r2, [r3, #90]	@ 0x5a
 80049ee:	683b      	ldr	r3, [r7, #0]
 80049f0:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

	return true;
 80049f4:	2301      	movs	r3, #1
}
 80049f6:	4618      	mov	r0, r3
 80049f8:	3710      	adds	r7, #16
 80049fa:	46bd      	mov	sp, r7
 80049fc:	bd80      	pop	{r7, pc}
 80049fe:	bf00      	nop
 8004a00:	0800c3b8 	.word	0x0800c3b8
 8004a04:	0800c958 	.word	0x0800c958
 8004a08:	0800c3e0 	.word	0x0800c3e0
 8004a0c:	0800c420 	.word	0x0800c420

08004a10 <ubx_init_frame_queue>:

#include "ubx_frame_queue.h"


bool ubx_init_frame_queue(struct ubx_frame_queue *queue)
{
 8004a10:	b580      	push	{r7, lr}
 8004a12:	b082      	sub	sp, #8
 8004a14:	af00      	add	r7, sp, #0
 8004a16:	6078      	str	r0, [r7, #4]
	assert(queue);
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d105      	bne.n	8004a2a <ubx_init_frame_queue+0x1a>
 8004a1e:	4b09      	ldr	r3, [pc, #36]	@ (8004a44 <ubx_init_frame_queue+0x34>)
 8004a20:	4a09      	ldr	r2, [pc, #36]	@ (8004a48 <ubx_init_frame_queue+0x38>)
 8004a22:	210d      	movs	r1, #13
 8004a24:	4809      	ldr	r0, [pc, #36]	@ (8004a4c <ubx_init_frame_queue+0x3c>)
 8004a26:	f005 ff15 	bl	800a854 <__assert_func>

	queue->head = 0;
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	2200      	movs	r2, #0
 8004a2e:	f883 20c8 	strb.w	r2, [r3, #200]	@ 0xc8
	queue->len = 0;
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	2200      	movs	r2, #0
 8004a36:	f883 20c9 	strb.w	r2, [r3, #201]	@ 0xc9

	return true;
 8004a3a:	2301      	movs	r3, #1
}
 8004a3c:	4618      	mov	r0, r3
 8004a3e:	3708      	adds	r7, #8
 8004a40:	46bd      	mov	sp, r7
 8004a42:	bd80      	pop	{r7, pc}
 8004a44:	0800c428 	.word	0x0800c428
 8004a48:	0800c96c 	.word	0x0800c96c
 8004a4c:	0800c430 	.word	0x0800c430

08004a50 <ubx_push_frame_queue>:

bool ubx_push_frame_queue(struct ubx_frame_queue *queue, const struct ubx_frame *frame)
{
 8004a50:	b580      	push	{r7, lr}
 8004a52:	b084      	sub	sp, #16
 8004a54:	af00      	add	r7, sp, #0
 8004a56:	6078      	str	r0, [r7, #4]
 8004a58:	6039      	str	r1, [r7, #0]
	assert(queue);
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d105      	bne.n	8004a6c <ubx_push_frame_queue+0x1c>
 8004a60:	4b1e      	ldr	r3, [pc, #120]	@ (8004adc <ubx_push_frame_queue+0x8c>)
 8004a62:	4a1f      	ldr	r2, [pc, #124]	@ (8004ae0 <ubx_push_frame_queue+0x90>)
 8004a64:	2117      	movs	r1, #23
 8004a66:	481f      	ldr	r0, [pc, #124]	@ (8004ae4 <ubx_push_frame_queue+0x94>)
 8004a68:	f005 fef4 	bl	800a854 <__assert_func>
	assert(queue->len <= UBX_FRAMESLEN_MAX);
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	f893 30c9 	ldrb.w	r3, [r3, #201]	@ 0xc9
 8004a72:	2b02      	cmp	r3, #2
 8004a74:	d905      	bls.n	8004a82 <ubx_push_frame_queue+0x32>
 8004a76:	4b1c      	ldr	r3, [pc, #112]	@ (8004ae8 <ubx_push_frame_queue+0x98>)
 8004a78:	4a19      	ldr	r2, [pc, #100]	@ (8004ae0 <ubx_push_frame_queue+0x90>)
 8004a7a:	2118      	movs	r1, #24
 8004a7c:	4819      	ldr	r0, [pc, #100]	@ (8004ae4 <ubx_push_frame_queue+0x94>)
 8004a7e:	f005 fee9 	bl	800a854 <__assert_func>

	if (queue->len == UBX_FRAMESLEN_MAX) {
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	f893 30c9 	ldrb.w	r3, [r3, #201]	@ 0xc9
 8004a88:	2b02      	cmp	r3, #2
 8004a8a:	d101      	bne.n	8004a90 <ubx_push_frame_queue+0x40>
		return false;
 8004a8c:	2300      	movs	r3, #0
 8004a8e:	e020      	b.n	8004ad2 <ubx_push_frame_queue+0x82>
	}

	struct ubx_frame *const dest = queue->frames + (queue->head + queue->len) % UBX_FRAMESLEN_MAX;
 8004a90:	687a      	ldr	r2, [r7, #4]
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	f893 10c8 	ldrb.w	r1, [r3, #200]	@ 0xc8
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	f893 30c9 	ldrb.w	r3, [r3, #201]	@ 0xc9
 8004a9e:	440b      	add	r3, r1
 8004aa0:	b2db      	uxtb	r3, r3
 8004aa2:	f003 0301 	and.w	r3, r3, #1
 8004aa6:	2164      	movs	r1, #100	@ 0x64
 8004aa8:	fb01 f303 	mul.w	r3, r1, r3
 8004aac:	4413      	add	r3, r2
 8004aae:	60fb      	str	r3, [r7, #12]
	*dest = *frame;
 8004ab0:	68fa      	ldr	r2, [r7, #12]
 8004ab2:	683b      	ldr	r3, [r7, #0]
 8004ab4:	4610      	mov	r0, r2
 8004ab6:	4619      	mov	r1, r3
 8004ab8:	2364      	movs	r3, #100	@ 0x64
 8004aba:	461a      	mov	r2, r3
 8004abc:	f006 f89f 	bl	800abfe <memcpy>
	queue->len += 1;
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	f893 30c9 	ldrb.w	r3, [r3, #201]	@ 0xc9
 8004ac6:	3301      	adds	r3, #1
 8004ac8:	b2da      	uxtb	r2, r3
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	f883 20c9 	strb.w	r2, [r3, #201]	@ 0xc9

	return true;
 8004ad0:	2301      	movs	r3, #1
}
 8004ad2:	4618      	mov	r0, r3
 8004ad4:	3710      	adds	r7, #16
 8004ad6:	46bd      	mov	sp, r7
 8004ad8:	bd80      	pop	{r7, pc}
 8004ada:	bf00      	nop
 8004adc:	0800c428 	.word	0x0800c428
 8004ae0:	0800c984 	.word	0x0800c984
 8004ae4:	0800c430 	.word	0x0800c430
 8004ae8:	0800c464 	.word	0x0800c464

08004aec <ubx_pop_frame_queue>:

bool ubx_pop_frame_queue(struct ubx_frame_queue *queue, struct ubx_frame *frame)
{
 8004aec:	b580      	push	{r7, lr}
 8004aee:	b084      	sub	sp, #16
 8004af0:	af00      	add	r7, sp, #0
 8004af2:	6078      	str	r0, [r7, #4]
 8004af4:	6039      	str	r1, [r7, #0]
	assert(queue);
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d105      	bne.n	8004b08 <ubx_pop_frame_queue+0x1c>
 8004afc:	4b20      	ldr	r3, [pc, #128]	@ (8004b80 <ubx_pop_frame_queue+0x94>)
 8004afe:	4a21      	ldr	r2, [pc, #132]	@ (8004b84 <ubx_pop_frame_queue+0x98>)
 8004b00:	2127      	movs	r1, #39	@ 0x27
 8004b02:	4821      	ldr	r0, [pc, #132]	@ (8004b88 <ubx_pop_frame_queue+0x9c>)
 8004b04:	f005 fea6 	bl	800a854 <__assert_func>
	assert(frame);
 8004b08:	683b      	ldr	r3, [r7, #0]
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d105      	bne.n	8004b1a <ubx_pop_frame_queue+0x2e>
 8004b0e:	4b1f      	ldr	r3, [pc, #124]	@ (8004b8c <ubx_pop_frame_queue+0xa0>)
 8004b10:	4a1c      	ldr	r2, [pc, #112]	@ (8004b84 <ubx_pop_frame_queue+0x98>)
 8004b12:	2128      	movs	r1, #40	@ 0x28
 8004b14:	481c      	ldr	r0, [pc, #112]	@ (8004b88 <ubx_pop_frame_queue+0x9c>)
 8004b16:	f005 fe9d 	bl	800a854 <__assert_func>

	if (queue->len == 0) {
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	f893 30c9 	ldrb.w	r3, [r3, #201]	@ 0xc9
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d101      	bne.n	8004b28 <ubx_pop_frame_queue+0x3c>
		return false;
 8004b24:	2300      	movs	r3, #0
 8004b26:	e027      	b.n	8004b78 <ubx_pop_frame_queue+0x8c>
	}

	struct ubx_frame *src = &(queue->frames[queue->head]);
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	f893 30c8 	ldrb.w	r3, [r3, #200]	@ 0xc8
 8004b2e:	461a      	mov	r2, r3
 8004b30:	2364      	movs	r3, #100	@ 0x64
 8004b32:	fb02 f303 	mul.w	r3, r2, r3
 8004b36:	687a      	ldr	r2, [r7, #4]
 8004b38:	4413      	add	r3, r2
 8004b3a:	60fb      	str	r3, [r7, #12]
	*frame = *src;
 8004b3c:	683a      	ldr	r2, [r7, #0]
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	4610      	mov	r0, r2
 8004b42:	4619      	mov	r1, r3
 8004b44:	2364      	movs	r3, #100	@ 0x64
 8004b46:	461a      	mov	r2, r3
 8004b48:	f006 f859 	bl	800abfe <memcpy>
	queue->len -= 1;
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	f893 30c9 	ldrb.w	r3, [r3, #201]	@ 0xc9
 8004b52:	3b01      	subs	r3, #1
 8004b54:	b2da      	uxtb	r2, r3
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	f883 20c9 	strb.w	r2, [r3, #201]	@ 0xc9
	queue->head = (queue->head + 1) % UBX_FRAMESLEN_MAX;
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	f893 30c8 	ldrb.w	r3, [r3, #200]	@ 0xc8
 8004b62:	3301      	adds	r3, #1
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	f003 0301 	and.w	r3, r3, #1
 8004b6a:	bfb8      	it	lt
 8004b6c:	425b      	neglt	r3, r3
 8004b6e:	b2da      	uxtb	r2, r3
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	f883 20c8 	strb.w	r2, [r3, #200]	@ 0xc8

	return true;
 8004b76:	2301      	movs	r3, #1
}
 8004b78:	4618      	mov	r0, r3
 8004b7a:	3710      	adds	r7, #16
 8004b7c:	46bd      	mov	sp, r7
 8004b7e:	bd80      	pop	{r7, pc}
 8004b80:	0800c428 	.word	0x0800c428
 8004b84:	0800c99c 	.word	0x0800c99c
 8004b88:	0800c430 	.word	0x0800c430
 8004b8c:	0800c484 	.word	0x0800c484

08004b90 <ubx_parse_frames>:

	return true;
}

void ubx_parse_frames(struct ubx_frame_queue *queue, uint8_t *buf, uint16_t buf_len, uint16_t *read_len)
{
 8004b90:	b580      	push	{r7, lr}
 8004b92:	b0a0      	sub	sp, #128	@ 0x80
 8004b94:	af00      	add	r7, sp, #0
 8004b96:	60f8      	str	r0, [r7, #12]
 8004b98:	60b9      	str	r1, [r7, #8]
 8004b9a:	603b      	str	r3, [r7, #0]
 8004b9c:	4613      	mov	r3, r2
 8004b9e:	80fb      	strh	r3, [r7, #6]
	assert(queue);
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d105      	bne.n	8004bb2 <ubx_parse_frames+0x22>
 8004ba6:	4b29      	ldr	r3, [pc, #164]	@ (8004c4c <ubx_parse_frames+0xbc>)
 8004ba8:	4a29      	ldr	r2, [pc, #164]	@ (8004c50 <ubx_parse_frames+0xc0>)
 8004baa:	2142      	movs	r1, #66	@ 0x42
 8004bac:	4829      	ldr	r0, [pc, #164]	@ (8004c54 <ubx_parse_frames+0xc4>)
 8004bae:	f005 fe51 	bl	800a854 <__assert_func>
	assert(buf);
 8004bb2:	68bb      	ldr	r3, [r7, #8]
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d105      	bne.n	8004bc4 <ubx_parse_frames+0x34>
 8004bb8:	4b27      	ldr	r3, [pc, #156]	@ (8004c58 <ubx_parse_frames+0xc8>)
 8004bba:	4a25      	ldr	r2, [pc, #148]	@ (8004c50 <ubx_parse_frames+0xc0>)
 8004bbc:	2143      	movs	r1, #67	@ 0x43
 8004bbe:	4825      	ldr	r0, [pc, #148]	@ (8004c54 <ubx_parse_frames+0xc4>)
 8004bc0:	f005 fe48 	bl	800a854 <__assert_func>
	assert(read_len);
 8004bc4:	683b      	ldr	r3, [r7, #0]
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d105      	bne.n	8004bd6 <ubx_parse_frames+0x46>
 8004bca:	4b24      	ldr	r3, [pc, #144]	@ (8004c5c <ubx_parse_frames+0xcc>)
 8004bcc:	4a20      	ldr	r2, [pc, #128]	@ (8004c50 <ubx_parse_frames+0xc0>)
 8004bce:	2144      	movs	r1, #68	@ 0x44
 8004bd0:	4820      	ldr	r0, [pc, #128]	@ (8004c54 <ubx_parse_frames+0xc4>)
 8004bd2:	f005 fe3f 	bl	800a854 <__assert_func>
	struct ubx_frame frame;
	uint16_t tmp_read_len;
	uint16_t total_read_len;
	bool is_parse_success;

	for (total_read_len=0; total_read_len<buf_len; /*intentionally do nothing*/) {
 8004bd6:	2300      	movs	r3, #0
 8004bd8:	f8a7 307e 	strh.w	r3, [r7, #126]	@ 0x7e
 8004bdc:	e027      	b.n	8004c2e <ubx_parse_frames+0x9e>
		is_parse_success = ubx_parse_frame(&frame, buf + total_read_len, buf_len - total_read_len, &tmp_read_len);
 8004bde:	f8b7 307e 	ldrh.w	r3, [r7, #126]	@ 0x7e
 8004be2:	68ba      	ldr	r2, [r7, #8]
 8004be4:	18d1      	adds	r1, r2, r3
 8004be6:	88fa      	ldrh	r2, [r7, #6]
 8004be8:	f8b7 307e 	ldrh.w	r3, [r7, #126]	@ 0x7e
 8004bec:	1ad3      	subs	r3, r2, r3
 8004bee:	b29a      	uxth	r2, r3
 8004bf0:	f107 0316 	add.w	r3, r7, #22
 8004bf4:	f107 0018 	add.w	r0, r7, #24
 8004bf8:	f7ff fd76 	bl	80046e8 <ubx_parse_frame>
 8004bfc:	4603      	mov	r3, r0
 8004bfe:	f887 307d 	strb.w	r3, [r7, #125]	@ 0x7d

		total_read_len += tmp_read_len;
 8004c02:	8afa      	ldrh	r2, [r7, #22]
 8004c04:	f8b7 307e 	ldrh.w	r3, [r7, #126]	@ 0x7e
 8004c08:	4413      	add	r3, r2
 8004c0a:	f8a7 307e 	strh.w	r3, [r7, #126]	@ 0x7e
		if (is_parse_success) {
 8004c0e:	f897 307d 	ldrb.w	r3, [r7, #125]	@ 0x7d
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d00b      	beq.n	8004c2e <ubx_parse_frames+0x9e>
			if (!ubx_push_frame_queue(queue, &frame)) {
 8004c16:	f107 0318 	add.w	r3, r7, #24
 8004c1a:	4619      	mov	r1, r3
 8004c1c:	68f8      	ldr	r0, [r7, #12]
 8004c1e:	f7ff ff17 	bl	8004a50 <ubx_push_frame_queue>
 8004c22:	4603      	mov	r3, r0
 8004c24:	f083 0301 	eor.w	r3, r3, #1
 8004c28:	b2db      	uxtb	r3, r3
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d105      	bne.n	8004c3a <ubx_parse_frames+0xaa>
	for (total_read_len=0; total_read_len<buf_len; /*intentionally do nothing*/) {
 8004c2e:	f8b7 207e 	ldrh.w	r2, [r7, #126]	@ 0x7e
 8004c32:	88fb      	ldrh	r3, [r7, #6]
 8004c34:	429a      	cmp	r2, r3
 8004c36:	d3d2      	bcc.n	8004bde <ubx_parse_frames+0x4e>
 8004c38:	e000      	b.n	8004c3c <ubx_parse_frames+0xac>
				break;
 8004c3a:	bf00      	nop
			}
		}
	}
	*read_len = total_read_len;
 8004c3c:	683b      	ldr	r3, [r7, #0]
 8004c3e:	f8b7 207e 	ldrh.w	r2, [r7, #126]	@ 0x7e
 8004c42:	801a      	strh	r2, [r3, #0]
}
 8004c44:	bf00      	nop
 8004c46:	3780      	adds	r7, #128	@ 0x80
 8004c48:	46bd      	mov	sp, r7
 8004c4a:	bd80      	pop	{r7, pc}
 8004c4c:	0800c428 	.word	0x0800c428
 8004c50:	0800c9b0 	.word	0x0800c9b0
 8004c54:	0800c430 	.word	0x0800c430
 8004c58:	0800c48c 	.word	0x0800c48c
 8004c5c:	0800c490 	.word	0x0800c490

08004c60 <main>:
#include "main.h"



int main()
{
 8004c60:	b580      	push	{r7, lr}
 8004c62:	b082      	sub	sp, #8
 8004c64:	af00      	add	r7, sp, #0
	platform_hal_init();
 8004c66:	f005 fd67 	bl	800a738 <platform_hal_init>
	if (!setup()) {
 8004c6a:	f7fc f8f3 	bl	8000e54 <setup>
 8004c6e:	4603      	mov	r3, r0
 8004c70:	f083 0301 	eor.w	r3, r3, #1
 8004c74:	b2db      	uxtb	r3, r3
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d002      	beq.n	8004c80 <main+0x20>

		return -1;
 8004c7a:	f04f 33ff 	mov.w	r3, #4294967295
 8004c7e:	e008      	b.n	8004c92 <main+0x32>
	}
	int i=0;
 8004c80:	2300      	movs	r3, #0
 8004c82:	607b      	str	r3, [r7, #4]

	for (;;) {
		i++;
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	3301      	adds	r3, #1
 8004c88:	607b      	str	r3, [r7, #4]
		loop();
 8004c8a:	f7fc f91a 	bl	8000ec2 <loop>
		i++;
 8004c8e:	bf00      	nop
 8004c90:	e7f8      	b.n	8004c84 <main+0x24>

	}

	return 0;
}
 8004c92:	4618      	mov	r0, r3
 8004c94:	3708      	adds	r7, #8
 8004c96:	46bd      	mov	sp, r7
 8004c98:	bd80      	pop	{r7, pc}
	...

08004c9c <msgbox_hash>:

static struct msgbox s_msgboxes[MSGBOX_CNT_MAX];
static int s_msgboxes_len = 0;

static uint32_t msgbox_hash(uint32_t hash, char val)
{
 8004c9c:	b480      	push	{r7}
 8004c9e:	b083      	sub	sp, #12
 8004ca0:	af00      	add	r7, sp, #0
 8004ca2:	6078      	str	r0, [r7, #4]
 8004ca4:	460b      	mov	r3, r1
 8004ca6:	70fb      	strb	r3, [r7, #3]
	return (hash*31 + val) % MSGBOX_CNT_MAX;
 8004ca8:	687a      	ldr	r2, [r7, #4]
 8004caa:	4613      	mov	r3, r2
 8004cac:	015b      	lsls	r3, r3, #5
 8004cae:	1a9a      	subs	r2, r3, r2
 8004cb0:	78fb      	ldrb	r3, [r7, #3]
 8004cb2:	441a      	add	r2, r3
 8004cb4:	4b06      	ldr	r3, [pc, #24]	@ (8004cd0 <msgbox_hash+0x34>)
 8004cb6:	fba3 1302 	umull	r1, r3, r3, r2
 8004cba:	091b      	lsrs	r3, r3, #4
 8004cbc:	2132      	movs	r1, #50	@ 0x32
 8004cbe:	fb01 f303 	mul.w	r3, r1, r3
 8004cc2:	1ad3      	subs	r3, r2, r3
}
 8004cc4:	4618      	mov	r0, r3
 8004cc6:	370c      	adds	r7, #12
 8004cc8:	46bd      	mov	sp, r7
 8004cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cce:	4770      	bx	lr
 8004cd0:	51eb851f 	.word	0x51eb851f

08004cd4 <msgbox_hash_name>:

static uint32_t msgbox_hash_name(const char msgbox_name[], uint8_t msgbox_name_len)
{
 8004cd4:	b580      	push	{r7, lr}
 8004cd6:	b084      	sub	sp, #16
 8004cd8:	af00      	add	r7, sp, #0
 8004cda:	6078      	str	r0, [r7, #4]
 8004cdc:	460b      	mov	r3, r1
 8004cde:	70fb      	strb	r3, [r7, #3]
	assert(msgbox_name);
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d105      	bne.n	8004cf2 <msgbox_hash_name+0x1e>
 8004ce6:	4b14      	ldr	r3, [pc, #80]	@ (8004d38 <msgbox_hash_name+0x64>)
 8004ce8:	4a14      	ldr	r2, [pc, #80]	@ (8004d3c <msgbox_hash_name+0x68>)
 8004cea:	2128      	movs	r1, #40	@ 0x28
 8004cec:	4814      	ldr	r0, [pc, #80]	@ (8004d40 <msgbox_hash_name+0x6c>)
 8004cee:	f005 fdb1 	bl	800a854 <__assert_func>
	assert(msgbox_name_len <= MSGBOX_NAMELEN_MAX);
 8004cf2:	78fb      	ldrb	r3, [r7, #3]
 8004cf4:	2b14      	cmp	r3, #20
 8004cf6:	d905      	bls.n	8004d04 <msgbox_hash_name+0x30>
 8004cf8:	4b12      	ldr	r3, [pc, #72]	@ (8004d44 <msgbox_hash_name+0x70>)
 8004cfa:	4a10      	ldr	r2, [pc, #64]	@ (8004d3c <msgbox_hash_name+0x68>)
 8004cfc:	2129      	movs	r1, #41	@ 0x29
 8004cfe:	4810      	ldr	r0, [pc, #64]	@ (8004d40 <msgbox_hash_name+0x6c>)
 8004d00:	f005 fda8 	bl	800a854 <__assert_func>

	uint32_t msgbox_id = 0xD2;
 8004d04:	23d2      	movs	r3, #210	@ 0xd2
 8004d06:	60fb      	str	r3, [r7, #12]
	for (uint8_t i=0; i<msgbox_name_len; i++) {
 8004d08:	2300      	movs	r3, #0
 8004d0a:	72fb      	strb	r3, [r7, #11]
 8004d0c:	e00b      	b.n	8004d26 <msgbox_hash_name+0x52>
		msgbox_id = msgbox_hash(msgbox_id, msgbox_name[i]);
 8004d0e:	7afb      	ldrb	r3, [r7, #11]
 8004d10:	687a      	ldr	r2, [r7, #4]
 8004d12:	4413      	add	r3, r2
 8004d14:	781b      	ldrb	r3, [r3, #0]
 8004d16:	4619      	mov	r1, r3
 8004d18:	68f8      	ldr	r0, [r7, #12]
 8004d1a:	f7ff ffbf 	bl	8004c9c <msgbox_hash>
 8004d1e:	60f8      	str	r0, [r7, #12]
	for (uint8_t i=0; i<msgbox_name_len; i++) {
 8004d20:	7afb      	ldrb	r3, [r7, #11]
 8004d22:	3301      	adds	r3, #1
 8004d24:	72fb      	strb	r3, [r7, #11]
 8004d26:	7afa      	ldrb	r2, [r7, #11]
 8004d28:	78fb      	ldrb	r3, [r7, #3]
 8004d2a:	429a      	cmp	r2, r3
 8004d2c:	d3ef      	bcc.n	8004d0e <msgbox_hash_name+0x3a>
	}

	return msgbox_id;
 8004d2e:	68fb      	ldr	r3, [r7, #12]
}
 8004d30:	4618      	mov	r0, r3
 8004d32:	3710      	adds	r7, #16
 8004d34:	46bd      	mov	sp, r7
 8004d36:	bd80      	pop	{r7, pc}
 8004d38:	0800c49c 	.word	0x0800c49c
 8004d3c:	0800c9c4 	.word	0x0800c9c4
 8004d40:	0800c4a8 	.word	0x0800c4a8
 8004d44:	0800c4cc 	.word	0x0800c4cc

08004d48 <msgbox_find_id>:

static bool msgbox_find_id(const char msgbox_name[], uint8_t msgbox_name_len, uint32_t *msgbox_id)
{
 8004d48:	b580      	push	{r7, lr}
 8004d4a:	b088      	sub	sp, #32
 8004d4c:	af00      	add	r7, sp, #0
 8004d4e:	60f8      	str	r0, [r7, #12]
 8004d50:	460b      	mov	r3, r1
 8004d52:	607a      	str	r2, [r7, #4]
 8004d54:	72fb      	strb	r3, [r7, #11]
	assert(msgbox_name);
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d105      	bne.n	8004d68 <msgbox_find_id+0x20>
 8004d5c:	4b30      	ldr	r3, [pc, #192]	@ (8004e20 <msgbox_find_id+0xd8>)
 8004d5e:	4a31      	ldr	r2, [pc, #196]	@ (8004e24 <msgbox_find_id+0xdc>)
 8004d60:	2135      	movs	r1, #53	@ 0x35
 8004d62:	4831      	ldr	r0, [pc, #196]	@ (8004e28 <msgbox_find_id+0xe0>)
 8004d64:	f005 fd76 	bl	800a854 <__assert_func>
	assert(msgbox_name_len <= MSGBOX_NAMELEN_MAX);
 8004d68:	7afb      	ldrb	r3, [r7, #11]
 8004d6a:	2b14      	cmp	r3, #20
 8004d6c:	d905      	bls.n	8004d7a <msgbox_find_id+0x32>
 8004d6e:	4b2f      	ldr	r3, [pc, #188]	@ (8004e2c <msgbox_find_id+0xe4>)
 8004d70:	4a2c      	ldr	r2, [pc, #176]	@ (8004e24 <msgbox_find_id+0xdc>)
 8004d72:	2136      	movs	r1, #54	@ 0x36
 8004d74:	482c      	ldr	r0, [pc, #176]	@ (8004e28 <msgbox_find_id+0xe0>)
 8004d76:	f005 fd6d 	bl	800a854 <__assert_func>
	assert(msgbox_id);
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d105      	bne.n	8004d8c <msgbox_find_id+0x44>
 8004d80:	4b2b      	ldr	r3, [pc, #172]	@ (8004e30 <msgbox_find_id+0xe8>)
 8004d82:	4a28      	ldr	r2, [pc, #160]	@ (8004e24 <msgbox_find_id+0xdc>)
 8004d84:	2137      	movs	r1, #55	@ 0x37
 8004d86:	4828      	ldr	r0, [pc, #160]	@ (8004e28 <msgbox_find_id+0xe0>)
 8004d88:	f005 fd64 	bl	800a854 <__assert_func>

	if (s_msgboxes_len == 0) {
 8004d8c:	4b29      	ldr	r3, [pc, #164]	@ (8004e34 <msgbox_find_id+0xec>)
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d101      	bne.n	8004d98 <msgbox_find_id+0x50>
		return false;
 8004d94:	2300      	movs	r3, #0
 8004d96:	e03e      	b.n	8004e16 <msgbox_find_id+0xce>
	}

	int tmp_msgbox_id = msgbox_hash_name(msgbox_name, msgbox_name_len);
 8004d98:	7afb      	ldrb	r3, [r7, #11]
 8004d9a:	4619      	mov	r1, r3
 8004d9c:	68f8      	ldr	r0, [r7, #12]
 8004d9e:	f7ff ff99 	bl	8004cd4 <msgbox_hash_name>
 8004da2:	4603      	mov	r3, r0
 8004da4:	61fb      	str	r3, [r7, #28]

	struct msgbox *mb = NULL;
 8004da6:	2300      	movs	r3, #0
 8004da8:	617b      	str	r3, [r7, #20]
	for (uint32_t i=0; i<MSGBOX_CNT_MAX; i++) {
 8004daa:	2300      	movs	r3, #0
 8004dac:	61bb      	str	r3, [r7, #24]
 8004dae:	e02e      	b.n	8004e0e <msgbox_find_id+0xc6>
		mb = &s_msgboxes[tmp_msgbox_id];
 8004db0:	69fb      	ldr	r3, [r7, #28]
 8004db2:	2268      	movs	r2, #104	@ 0x68
 8004db4:	fb02 f303 	mul.w	r3, r2, r3
 8004db8:	4a1f      	ldr	r2, [pc, #124]	@ (8004e38 <msgbox_find_id+0xf0>)
 8004dba:	4413      	add	r3, r2
 8004dbc:	617b      	str	r3, [r7, #20]
		if (mb->using &&
 8004dbe:	697b      	ldr	r3, [r7, #20]
 8004dc0:	781b      	ldrb	r3, [r3, #0]
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d013      	beq.n	8004dee <msgbox_find_id+0xa6>
			mb->name_len == msgbox_name_len &&
 8004dc6:	697b      	ldr	r3, [r7, #20]
 8004dc8:	7d5b      	ldrb	r3, [r3, #21]
		if (mb->using &&
 8004dca:	7afa      	ldrb	r2, [r7, #11]
 8004dcc:	429a      	cmp	r2, r3
 8004dce:	d10e      	bne.n	8004dee <msgbox_find_id+0xa6>
			strncmp(msgbox_name, mb->name, msgbox_name_len) == 0) {
 8004dd0:	697b      	ldr	r3, [r7, #20]
 8004dd2:	3301      	adds	r3, #1
 8004dd4:	7afa      	ldrb	r2, [r7, #11]
 8004dd6:	4619      	mov	r1, r3
 8004dd8:	68f8      	ldr	r0, [r7, #12]
 8004dda:	f005 fe78 	bl	800aace <strncmp>
 8004dde:	4603      	mov	r3, r0
			mb->name_len == msgbox_name_len &&
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d104      	bne.n	8004dee <msgbox_find_id+0xa6>
			*msgbox_id = tmp_msgbox_id;
 8004de4:	69fa      	ldr	r2, [r7, #28]
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	601a      	str	r2, [r3, #0]
			return true;
 8004dea:	2301      	movs	r3, #1
 8004dec:	e013      	b.n	8004e16 <msgbox_find_id+0xce>
		}
		tmp_msgbox_id = (tmp_msgbox_id+1) % MSGBOX_CNT_MAX;
 8004dee:	69fb      	ldr	r3, [r7, #28]
 8004df0:	3301      	adds	r3, #1
 8004df2:	4a12      	ldr	r2, [pc, #72]	@ (8004e3c <msgbox_find_id+0xf4>)
 8004df4:	fb82 1203 	smull	r1, r2, r2, r3
 8004df8:	1111      	asrs	r1, r2, #4
 8004dfa:	17da      	asrs	r2, r3, #31
 8004dfc:	1a8a      	subs	r2, r1, r2
 8004dfe:	2132      	movs	r1, #50	@ 0x32
 8004e00:	fb01 f202 	mul.w	r2, r1, r2
 8004e04:	1a9b      	subs	r3, r3, r2
 8004e06:	61fb      	str	r3, [r7, #28]
	for (uint32_t i=0; i<MSGBOX_CNT_MAX; i++) {
 8004e08:	69bb      	ldr	r3, [r7, #24]
 8004e0a:	3301      	adds	r3, #1
 8004e0c:	61bb      	str	r3, [r7, #24]
 8004e0e:	69bb      	ldr	r3, [r7, #24]
 8004e10:	2b31      	cmp	r3, #49	@ 0x31
 8004e12:	d9cd      	bls.n	8004db0 <msgbox_find_id+0x68>
	}
	return false;
 8004e14:	2300      	movs	r3, #0
}
 8004e16:	4618      	mov	r0, r3
 8004e18:	3720      	adds	r7, #32
 8004e1a:	46bd      	mov	sp, r7
 8004e1c:	bd80      	pop	{r7, pc}
 8004e1e:	bf00      	nop
 8004e20:	0800c49c 	.word	0x0800c49c
 8004e24:	0800c9d8 	.word	0x0800c9d8
 8004e28:	0800c4a8 	.word	0x0800c4a8
 8004e2c:	0800c4cc 	.word	0x0800c4cc
 8004e30:	0800c4f4 	.word	0x0800c4f4
 8004e34:	20003c88 	.word	0x20003c88
 8004e38:	20002838 	.word	0x20002838
 8004e3c:	51eb851f 	.word	0x51eb851f

08004e40 <msgbox_find_new_id>:

static bool msgbox_find_new_id(const char msgbox_name[], uint8_t msgbox_name_len, uint32_t *msgbox_id)
{
 8004e40:	b580      	push	{r7, lr}
 8004e42:	b086      	sub	sp, #24
 8004e44:	af00      	add	r7, sp, #0
 8004e46:	60f8      	str	r0, [r7, #12]
 8004e48:	460b      	mov	r3, r1
 8004e4a:	607a      	str	r2, [r7, #4]
 8004e4c:	72fb      	strb	r3, [r7, #11]

	assert(msgbox_id);
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d105      	bne.n	8004e60 <msgbox_find_new_id+0x20>
 8004e54:	4b1f      	ldr	r3, [pc, #124]	@ (8004ed4 <msgbox_find_new_id+0x94>)
 8004e56:	4a20      	ldr	r2, [pc, #128]	@ (8004ed8 <msgbox_find_new_id+0x98>)
 8004e58:	2150      	movs	r1, #80	@ 0x50
 8004e5a:	4820      	ldr	r0, [pc, #128]	@ (8004edc <msgbox_find_new_id+0x9c>)
 8004e5c:	f005 fcfa 	bl	800a854 <__assert_func>

	if (s_msgboxes_len == MSGBOX_CNT_MAX) {
 8004e60:	4b1f      	ldr	r3, [pc, #124]	@ (8004ee0 <msgbox_find_new_id+0xa0>)
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	2b32      	cmp	r3, #50	@ 0x32
 8004e66:	d101      	bne.n	8004e6c <msgbox_find_new_id+0x2c>
		return false;
 8004e68:	2300      	movs	r3, #0
 8004e6a:	e02e      	b.n	8004eca <msgbox_find_new_id+0x8a>
	}

	int tmp_msgbox_id = msgbox_hash_name(msgbox_name, msgbox_name_len);
 8004e6c:	7afb      	ldrb	r3, [r7, #11]
 8004e6e:	4619      	mov	r1, r3
 8004e70:	68f8      	ldr	r0, [r7, #12]
 8004e72:	f7ff ff2f 	bl	8004cd4 <msgbox_hash_name>
 8004e76:	4603      	mov	r3, r0
 8004e78:	617b      	str	r3, [r7, #20]

	for (uint32_t i=0; i<MSGBOX_CNT_MAX; i++) {
 8004e7a:	2300      	movs	r3, #0
 8004e7c:	613b      	str	r3, [r7, #16]
 8004e7e:	e020      	b.n	8004ec2 <msgbox_find_new_id+0x82>
		if (!s_msgboxes[tmp_msgbox_id].using) {
 8004e80:	4a18      	ldr	r2, [pc, #96]	@ (8004ee4 <msgbox_find_new_id+0xa4>)
 8004e82:	697b      	ldr	r3, [r7, #20]
 8004e84:	2168      	movs	r1, #104	@ 0x68
 8004e86:	fb01 f303 	mul.w	r3, r1, r3
 8004e8a:	4413      	add	r3, r2
 8004e8c:	781b      	ldrb	r3, [r3, #0]
 8004e8e:	f083 0301 	eor.w	r3, r3, #1
 8004e92:	b2db      	uxtb	r3, r3
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d004      	beq.n	8004ea2 <msgbox_find_new_id+0x62>
			*msgbox_id = tmp_msgbox_id;
 8004e98:	697a      	ldr	r2, [r7, #20]
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	601a      	str	r2, [r3, #0]
			return true;
 8004e9e:	2301      	movs	r3, #1
 8004ea0:	e013      	b.n	8004eca <msgbox_find_new_id+0x8a>
		}
		tmp_msgbox_id = (tmp_msgbox_id+1) % MSGBOX_CNT_MAX;
 8004ea2:	697b      	ldr	r3, [r7, #20]
 8004ea4:	3301      	adds	r3, #1
 8004ea6:	4a10      	ldr	r2, [pc, #64]	@ (8004ee8 <msgbox_find_new_id+0xa8>)
 8004ea8:	fb82 1203 	smull	r1, r2, r2, r3
 8004eac:	1111      	asrs	r1, r2, #4
 8004eae:	17da      	asrs	r2, r3, #31
 8004eb0:	1a8a      	subs	r2, r1, r2
 8004eb2:	2132      	movs	r1, #50	@ 0x32
 8004eb4:	fb01 f202 	mul.w	r2, r1, r2
 8004eb8:	1a9b      	subs	r3, r3, r2
 8004eba:	617b      	str	r3, [r7, #20]
	for (uint32_t i=0; i<MSGBOX_CNT_MAX; i++) {
 8004ebc:	693b      	ldr	r3, [r7, #16]
 8004ebe:	3301      	adds	r3, #1
 8004ec0:	613b      	str	r3, [r7, #16]
 8004ec2:	693b      	ldr	r3, [r7, #16]
 8004ec4:	2b31      	cmp	r3, #49	@ 0x31
 8004ec6:	d9db      	bls.n	8004e80 <msgbox_find_new_id+0x40>
	}

	return false;
 8004ec8:	2300      	movs	r3, #0
}
 8004eca:	4618      	mov	r0, r3
 8004ecc:	3718      	adds	r7, #24
 8004ece:	46bd      	mov	sp, r7
 8004ed0:	bd80      	pop	{r7, pc}
 8004ed2:	bf00      	nop
 8004ed4:	0800c4f4 	.word	0x0800c4f4
 8004ed8:	0800c9e8 	.word	0x0800c9e8
 8004edc:	0800c4a8 	.word	0x0800c4a8
 8004ee0:	20003c88 	.word	0x20003c88
 8004ee4:	20002838 	.word	0x20002838
 8004ee8:	51eb851f 	.word	0x51eb851f

08004eec <msgbox_create>:

static bool msgbox_create(const char msgbox_name[], uint8_t msgbox_name_len, uint32_t *msgbox_id)
{
 8004eec:	b580      	push	{r7, lr}
 8004eee:	b086      	sub	sp, #24
 8004ef0:	af00      	add	r7, sp, #0
 8004ef2:	60f8      	str	r0, [r7, #12]
 8004ef4:	460b      	mov	r3, r1
 8004ef6:	607a      	str	r2, [r7, #4]
 8004ef8:	72fb      	strb	r3, [r7, #11]
	assert(msgbox_name);
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d105      	bne.n	8004f0c <msgbox_create+0x20>
 8004f00:	4b2b      	ldr	r3, [pc, #172]	@ (8004fb0 <msgbox_create+0xc4>)
 8004f02:	4a2c      	ldr	r2, [pc, #176]	@ (8004fb4 <msgbox_create+0xc8>)
 8004f04:	2165      	movs	r1, #101	@ 0x65
 8004f06:	482c      	ldr	r0, [pc, #176]	@ (8004fb8 <msgbox_create+0xcc>)
 8004f08:	f005 fca4 	bl	800a854 <__assert_func>
	assert(msgbox_name_len<=MSGBOX_NAMELEN_MAX);
 8004f0c:	7afb      	ldrb	r3, [r7, #11]
 8004f0e:	2b14      	cmp	r3, #20
 8004f10:	d905      	bls.n	8004f1e <msgbox_create+0x32>
 8004f12:	4b2a      	ldr	r3, [pc, #168]	@ (8004fbc <msgbox_create+0xd0>)
 8004f14:	4a27      	ldr	r2, [pc, #156]	@ (8004fb4 <msgbox_create+0xc8>)
 8004f16:	2166      	movs	r1, #102	@ 0x66
 8004f18:	4827      	ldr	r0, [pc, #156]	@ (8004fb8 <msgbox_create+0xcc>)
 8004f1a:	f005 fc9b 	bl	800a854 <__assert_func>
	assert(msgbox_id);
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d105      	bne.n	8004f30 <msgbox_create+0x44>
 8004f24:	4b26      	ldr	r3, [pc, #152]	@ (8004fc0 <msgbox_create+0xd4>)
 8004f26:	4a23      	ldr	r2, [pc, #140]	@ (8004fb4 <msgbox_create+0xc8>)
 8004f28:	2167      	movs	r1, #103	@ 0x67
 8004f2a:	4823      	ldr	r0, [pc, #140]	@ (8004fb8 <msgbox_create+0xcc>)
 8004f2c:	f005 fc92 	bl	800a854 <__assert_func>

	if (!msgbox_find_new_id(msgbox_name, msgbox_name_len, msgbox_id)) {
 8004f30:	7afb      	ldrb	r3, [r7, #11]
 8004f32:	687a      	ldr	r2, [r7, #4]
 8004f34:	4619      	mov	r1, r3
 8004f36:	68f8      	ldr	r0, [r7, #12]
 8004f38:	f7ff ff82 	bl	8004e40 <msgbox_find_new_id>
 8004f3c:	4603      	mov	r3, r0
 8004f3e:	f083 0301 	eor.w	r3, r3, #1
 8004f42:	b2db      	uxtb	r3, r3
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	d001      	beq.n	8004f4c <msgbox_create+0x60>
		return false;
 8004f48:	2300      	movs	r3, #0
 8004f4a:	e02c      	b.n	8004fa6 <msgbox_create+0xba>
	}
	struct msgbox *mb = &s_msgboxes[*msgbox_id];
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	2268      	movs	r2, #104	@ 0x68
 8004f52:	fb02 f303 	mul.w	r3, r2, r3
 8004f56:	4a1b      	ldr	r2, [pc, #108]	@ (8004fc4 <msgbox_create+0xd8>)
 8004f58:	4413      	add	r3, r2
 8004f5a:	613b      	str	r3, [r7, #16]

	strncpy(mb->name, msgbox_name, msgbox_name_len);
 8004f5c:	693b      	ldr	r3, [r7, #16]
 8004f5e:	3301      	adds	r3, #1
 8004f60:	7afa      	ldrb	r2, [r7, #11]
 8004f62:	68f9      	ldr	r1, [r7, #12]
 8004f64:	4618      	mov	r0, r3
 8004f66:	f005 fdc4 	bl	800aaf2 <strncpy>
	mb->name_len = msgbox_name_len;
 8004f6a:	693b      	ldr	r3, [r7, #16]
 8004f6c:	7afa      	ldrb	r2, [r7, #11]
 8004f6e:	755a      	strb	r2, [r3, #21]
	mb->subs_cnt = 0;
 8004f70:	693b      	ldr	r3, [r7, #16]
 8004f72:	2200      	movs	r2, #0
 8004f74:	759a      	strb	r2, [r3, #22]
	mb->using = true;
 8004f76:	693b      	ldr	r3, [r7, #16]
 8004f78:	2201      	movs	r2, #1
 8004f7a:	701a      	strb	r2, [r3, #0]
	for (uint8_t i=0; i<MSGBOX_SUBCNT_MAX; i++) {
 8004f7c:	2300      	movs	r3, #0
 8004f7e:	75fb      	strb	r3, [r7, #23]
 8004f80:	e008      	b.n	8004f94 <msgbox_create+0xa8>
		mb->callbacks[i] = NULL;
 8004f82:	7dfa      	ldrb	r2, [r7, #23]
 8004f84:	693b      	ldr	r3, [r7, #16]
 8004f86:	3206      	adds	r2, #6
 8004f88:	2100      	movs	r1, #0
 8004f8a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	for (uint8_t i=0; i<MSGBOX_SUBCNT_MAX; i++) {
 8004f8e:	7dfb      	ldrb	r3, [r7, #23]
 8004f90:	3301      	adds	r3, #1
 8004f92:	75fb      	strb	r3, [r7, #23]
 8004f94:	7dfb      	ldrb	r3, [r7, #23]
 8004f96:	2b13      	cmp	r3, #19
 8004f98:	d9f3      	bls.n	8004f82 <msgbox_create+0x96>
	}
	s_msgboxes_len += 1;
 8004f9a:	4b0b      	ldr	r3, [pc, #44]	@ (8004fc8 <msgbox_create+0xdc>)
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	3301      	adds	r3, #1
 8004fa0:	4a09      	ldr	r2, [pc, #36]	@ (8004fc8 <msgbox_create+0xdc>)
 8004fa2:	6013      	str	r3, [r2, #0]

	return true;
 8004fa4:	2301      	movs	r3, #1
}
 8004fa6:	4618      	mov	r0, r3
 8004fa8:	3718      	adds	r7, #24
 8004faa:	46bd      	mov	sp, r7
 8004fac:	bd80      	pop	{r7, pc}
 8004fae:	bf00      	nop
 8004fb0:	0800c49c 	.word	0x0800c49c
 8004fb4:	0800c9fc 	.word	0x0800c9fc
 8004fb8:	0800c4a8 	.word	0x0800c4a8
 8004fbc:	0800c500 	.word	0x0800c500
 8004fc0:	0800c4f4 	.word	0x0800c4f4
 8004fc4:	20002838 	.word	0x20002838
 8004fc8:	20003c88 	.word	0x20003c88

08004fcc <msgbox_get>:

	s_msgboxes_len -= 1;
}

bool msgbox_get(const char msgbox_name[], uint8_t msgbox_name_len, uint32_t *msgbox_id)
{
 8004fcc:	b580      	push	{r7, lr}
 8004fce:	b084      	sub	sp, #16
 8004fd0:	af00      	add	r7, sp, #0
 8004fd2:	60f8      	str	r0, [r7, #12]
 8004fd4:	460b      	mov	r3, r1
 8004fd6:	607a      	str	r2, [r7, #4]
 8004fd8:	72fb      	strb	r3, [r7, #11]
	if (msgbox_find_id(msgbox_name, msgbox_name_len, msgbox_id)) {
 8004fda:	7afb      	ldrb	r3, [r7, #11]
 8004fdc:	687a      	ldr	r2, [r7, #4]
 8004fde:	4619      	mov	r1, r3
 8004fe0:	68f8      	ldr	r0, [r7, #12]
 8004fe2:	f7ff feb1 	bl	8004d48 <msgbox_find_id>
 8004fe6:	4603      	mov	r3, r0
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d001      	beq.n	8004ff0 <msgbox_get+0x24>
		return true;
 8004fec:	2301      	movs	r3, #1
 8004fee:	e006      	b.n	8004ffe <msgbox_get+0x32>
	}
	return msgbox_create(msgbox_name, msgbox_name_len, msgbox_id);
 8004ff0:	7afb      	ldrb	r3, [r7, #11]
 8004ff2:	687a      	ldr	r2, [r7, #4]
 8004ff4:	4619      	mov	r1, r3
 8004ff6:	68f8      	ldr	r0, [r7, #12]
 8004ff8:	f7ff ff78 	bl	8004eec <msgbox_create>
 8004ffc:	4603      	mov	r3, r0
}
 8004ffe:	4618      	mov	r0, r3
 8005000:	3710      	adds	r7, #16
 8005002:	46bd      	mov	sp, r7
 8005004:	bd80      	pop	{r7, pc}
	...

08005008 <msgbox_publish>:
{
	msgbox_destroy(msgbox_id);
}

bool msgbox_publish(uint32_t msgbox_id, uint8_t msg[], uint8_t msg_len)
{
 8005008:	b580      	push	{r7, lr}
 800500a:	b088      	sub	sp, #32
 800500c:	af00      	add	r7, sp, #0
 800500e:	60f8      	str	r0, [r7, #12]
 8005010:	60b9      	str	r1, [r7, #8]
 8005012:	4613      	mov	r3, r2
 8005014:	71fb      	strb	r3, [r7, #7]
	assert(msgbox_id < MSGBOX_CNT_MAX);
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	2b31      	cmp	r3, #49	@ 0x31
 800501a:	d905      	bls.n	8005028 <msgbox_publish+0x20>
 800501c:	4b22      	ldr	r3, [pc, #136]	@ (80050a8 <msgbox_publish+0xa0>)
 800501e:	4a23      	ldr	r2, [pc, #140]	@ (80050ac <msgbox_publish+0xa4>)
 8005020:	219c      	movs	r1, #156	@ 0x9c
 8005022:	4823      	ldr	r0, [pc, #140]	@ (80050b0 <msgbox_publish+0xa8>)
 8005024:	f005 fc16 	bl	800a854 <__assert_func>
	assert(msg);
 8005028:	68bb      	ldr	r3, [r7, #8]
 800502a:	2b00      	cmp	r3, #0
 800502c:	d105      	bne.n	800503a <msgbox_publish+0x32>
 800502e:	4b21      	ldr	r3, [pc, #132]	@ (80050b4 <msgbox_publish+0xac>)
 8005030:	4a1e      	ldr	r2, [pc, #120]	@ (80050ac <msgbox_publish+0xa4>)
 8005032:	219d      	movs	r1, #157	@ 0x9d
 8005034:	481e      	ldr	r0, [pc, #120]	@ (80050b0 <msgbox_publish+0xa8>)
 8005036:	f005 fc0d 	bl	800a854 <__assert_func>

	if (!msg_len) {
 800503a:	79fb      	ldrb	r3, [r7, #7]
 800503c:	2b00      	cmp	r3, #0
 800503e:	d101      	bne.n	8005044 <msgbox_publish+0x3c>
		return true;
 8005040:	2301      	movs	r3, #1
 8005042:	e02d      	b.n	80050a0 <msgbox_publish+0x98>
	}

	struct msgbox *mb = &s_msgboxes[msgbox_id];
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	2268      	movs	r2, #104	@ 0x68
 8005048:	fb02 f303 	mul.w	r3, r2, r3
 800504c:	4a1a      	ldr	r2, [pc, #104]	@ (80050b8 <msgbox_publish+0xb0>)
 800504e:	4413      	add	r3, r2
 8005050:	61bb      	str	r3, [r7, #24]
	if (!mb->using) {
 8005052:	69bb      	ldr	r3, [r7, #24]
 8005054:	781b      	ldrb	r3, [r3, #0]
 8005056:	f083 0301 	eor.w	r3, r3, #1
 800505a:	b2db      	uxtb	r3, r3
 800505c:	2b00      	cmp	r3, #0
 800505e:	d001      	beq.n	8005064 <msgbox_publish+0x5c>
		return false;
 8005060:	2300      	movs	r3, #0
 8005062:	e01d      	b.n	80050a0 <msgbox_publish+0x98>
	}
	if (mb->subs_cnt == 0) {
 8005064:	69bb      	ldr	r3, [r7, #24]
 8005066:	7d9b      	ldrb	r3, [r3, #22]
 8005068:	2b00      	cmp	r3, #0
 800506a:	d101      	bne.n	8005070 <msgbox_publish+0x68>
		return true;
 800506c:	2301      	movs	r3, #1
 800506e:	e017      	b.n	80050a0 <msgbox_publish+0x98>
	}

	msgbox_callback_fp *callbacks = mb->callbacks;
 8005070:	69bb      	ldr	r3, [r7, #24]
 8005072:	3318      	adds	r3, #24
 8005074:	617b      	str	r3, [r7, #20]
	for (uint8_t i=0; i<mb->subs_cnt; i++) {
 8005076:	2300      	movs	r3, #0
 8005078:	77fb      	strb	r3, [r7, #31]
 800507a:	e00b      	b.n	8005094 <msgbox_publish+0x8c>
		callbacks[i](msg, msg_len);
 800507c:	7ffb      	ldrb	r3, [r7, #31]
 800507e:	009b      	lsls	r3, r3, #2
 8005080:	697a      	ldr	r2, [r7, #20]
 8005082:	4413      	add	r3, r2
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	79fa      	ldrb	r2, [r7, #7]
 8005088:	4611      	mov	r1, r2
 800508a:	68b8      	ldr	r0, [r7, #8]
 800508c:	4798      	blx	r3
	for (uint8_t i=0; i<mb->subs_cnt; i++) {
 800508e:	7ffb      	ldrb	r3, [r7, #31]
 8005090:	3301      	adds	r3, #1
 8005092:	77fb      	strb	r3, [r7, #31]
 8005094:	69bb      	ldr	r3, [r7, #24]
 8005096:	7d9b      	ldrb	r3, [r3, #22]
 8005098:	7ffa      	ldrb	r2, [r7, #31]
 800509a:	429a      	cmp	r2, r3
 800509c:	d3ee      	bcc.n	800507c <msgbox_publish+0x74>
	}

	return true;
 800509e:	2301      	movs	r3, #1
}
 80050a0:	4618      	mov	r0, r3
 80050a2:	3720      	adds	r7, #32
 80050a4:	46bd      	mov	sp, r7
 80050a6:	bd80      	pop	{r7, pc}
 80050a8:	0800c524 	.word	0x0800c524
 80050ac:	0800ca0c 	.word	0x0800ca0c
 80050b0:	0800c4a8 	.word	0x0800c4a8
 80050b4:	0800c54c 	.word	0x0800c54c
 80050b8:	20002838 	.word	0x20002838

080050bc <msgbox_subscribe>:

bool msgbox_subscribe(uint32_t msgbox_id, msgbox_callback_fp callback)
{
 80050bc:	b580      	push	{r7, lr}
 80050be:	b084      	sub	sp, #16
 80050c0:	af00      	add	r7, sp, #0
 80050c2:	6078      	str	r0, [r7, #4]
 80050c4:	6039      	str	r1, [r7, #0]
	assert(msgbox_id < MSGBOX_CNT_MAX);
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	2b31      	cmp	r3, #49	@ 0x31
 80050ca:	d905      	bls.n	80050d8 <msgbox_subscribe+0x1c>
 80050cc:	4b1b      	ldr	r3, [pc, #108]	@ (800513c <msgbox_subscribe+0x80>)
 80050ce:	4a1c      	ldr	r2, [pc, #112]	@ (8005140 <msgbox_subscribe+0x84>)
 80050d0:	21b5      	movs	r1, #181	@ 0xb5
 80050d2:	481c      	ldr	r0, [pc, #112]	@ (8005144 <msgbox_subscribe+0x88>)
 80050d4:	f005 fbbe 	bl	800a854 <__assert_func>
	assert(callback);
 80050d8:	683b      	ldr	r3, [r7, #0]
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d105      	bne.n	80050ea <msgbox_subscribe+0x2e>
 80050de:	4b1a      	ldr	r3, [pc, #104]	@ (8005148 <msgbox_subscribe+0x8c>)
 80050e0:	4a17      	ldr	r2, [pc, #92]	@ (8005140 <msgbox_subscribe+0x84>)
 80050e2:	21b6      	movs	r1, #182	@ 0xb6
 80050e4:	4817      	ldr	r0, [pc, #92]	@ (8005144 <msgbox_subscribe+0x88>)
 80050e6:	f005 fbb5 	bl	800a854 <__assert_func>

	struct msgbox *mb = &s_msgboxes[msgbox_id];
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	2268      	movs	r2, #104	@ 0x68
 80050ee:	fb02 f303 	mul.w	r3, r2, r3
 80050f2:	4a16      	ldr	r2, [pc, #88]	@ (800514c <msgbox_subscribe+0x90>)
 80050f4:	4413      	add	r3, r2
 80050f6:	60fb      	str	r3, [r7, #12]

	if (!mb->using) {
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	781b      	ldrb	r3, [r3, #0]
 80050fc:	f083 0301 	eor.w	r3, r3, #1
 8005100:	b2db      	uxtb	r3, r3
 8005102:	2b00      	cmp	r3, #0
 8005104:	d001      	beq.n	800510a <msgbox_subscribe+0x4e>
		return false;
 8005106:	2300      	movs	r3, #0
 8005108:	e014      	b.n	8005134 <msgbox_subscribe+0x78>
	}

	if (mb->subs_cnt == MSGBOX_SUBCNT_MAX) {
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	7d9b      	ldrb	r3, [r3, #22]
 800510e:	2b14      	cmp	r3, #20
 8005110:	d101      	bne.n	8005116 <msgbox_subscribe+0x5a>
		return false;
 8005112:	2300      	movs	r3, #0
 8005114:	e00e      	b.n	8005134 <msgbox_subscribe+0x78>
	}

	mb->callbacks[mb->subs_cnt] = callback;
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	7d9b      	ldrb	r3, [r3, #22]
 800511a:	461a      	mov	r2, r3
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	3206      	adds	r2, #6
 8005120:	6839      	ldr	r1, [r7, #0]
 8005122:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	mb->subs_cnt++;
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	7d9b      	ldrb	r3, [r3, #22]
 800512a:	3301      	adds	r3, #1
 800512c:	b2da      	uxtb	r2, r3
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	759a      	strb	r2, [r3, #22]

	return true;
 8005132:	2301      	movs	r3, #1
}
 8005134:	4618      	mov	r0, r3
 8005136:	3710      	adds	r7, #16
 8005138:	46bd      	mov	sp, r7
 800513a:	bd80      	pop	{r7, pc}
 800513c:	0800c524 	.word	0x0800c524
 8005140:	0800ca1c 	.word	0x0800ca1c
 8005144:	0800c4a8 	.word	0x0800c4a8
 8005148:	0800c550 	.word	0x0800c550
 800514c:	20002838 	.word	0x20002838

08005150 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8005150:	b580      	push	{r7, lr}
 8005152:	b084      	sub	sp, #16
 8005154:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8005156:	463b      	mov	r3, r7
 8005158:	2200      	movs	r2, #0
 800515a:	601a      	str	r2, [r3, #0]
 800515c:	605a      	str	r2, [r3, #4]
 800515e:	609a      	str	r2, [r3, #8]
 8005160:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8005162:	4b2f      	ldr	r3, [pc, #188]	@ (8005220 <MX_ADC1_Init+0xd0>)
 8005164:	4a2f      	ldr	r2, [pc, #188]	@ (8005224 <MX_ADC1_Init+0xd4>)
 8005166:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8005168:	4b2d      	ldr	r3, [pc, #180]	@ (8005220 <MX_ADC1_Init+0xd0>)
 800516a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800516e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8005170:	4b2b      	ldr	r3, [pc, #172]	@ (8005220 <MX_ADC1_Init+0xd0>)
 8005172:	2200      	movs	r2, #0
 8005174:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8005176:	4b2a      	ldr	r3, [pc, #168]	@ (8005220 <MX_ADC1_Init+0xd0>)
 8005178:	2201      	movs	r2, #1
 800517a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800517c:	4b28      	ldr	r3, [pc, #160]	@ (8005220 <MX_ADC1_Init+0xd0>)
 800517e:	2201      	movs	r2, #1
 8005180:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8005182:	4b27      	ldr	r3, [pc, #156]	@ (8005220 <MX_ADC1_Init+0xd0>)
 8005184:	2200      	movs	r2, #0
 8005186:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800518a:	4b25      	ldr	r3, [pc, #148]	@ (8005220 <MX_ADC1_Init+0xd0>)
 800518c:	2200      	movs	r2, #0
 800518e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8005190:	4b23      	ldr	r3, [pc, #140]	@ (8005220 <MX_ADC1_Init+0xd0>)
 8005192:	4a25      	ldr	r2, [pc, #148]	@ (8005228 <MX_ADC1_Init+0xd8>)
 8005194:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8005196:	4b22      	ldr	r3, [pc, #136]	@ (8005220 <MX_ADC1_Init+0xd0>)
 8005198:	2200      	movs	r2, #0
 800519a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 3;
 800519c:	4b20      	ldr	r3, [pc, #128]	@ (8005220 <MX_ADC1_Init+0xd0>)
 800519e:	2203      	movs	r2, #3
 80051a0:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80051a2:	4b1f      	ldr	r3, [pc, #124]	@ (8005220 <MX_ADC1_Init+0xd0>)
 80051a4:	2201      	movs	r2, #1
 80051a6:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80051aa:	4b1d      	ldr	r3, [pc, #116]	@ (8005220 <MX_ADC1_Init+0xd0>)
 80051ac:	2201      	movs	r2, #1
 80051ae:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80051b0:	481b      	ldr	r0, [pc, #108]	@ (8005220 <MX_ADC1_Init+0xd0>)
 80051b2:	f001 fa3b 	bl	800662c <HAL_ADC_Init>
 80051b6:	4603      	mov	r3, r0
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d001      	beq.n	80051c0 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80051bc:	f005 fb44 	bl	800a848 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 80051c0:	2304      	movs	r3, #4
 80051c2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80051c4:	2301      	movs	r3, #1
 80051c6:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 80051c8:	2307      	movs	r3, #7
 80051ca:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80051cc:	463b      	mov	r3, r7
 80051ce:	4619      	mov	r1, r3
 80051d0:	4813      	ldr	r0, [pc, #76]	@ (8005220 <MX_ADC1_Init+0xd0>)
 80051d2:	f001 fb81 	bl	80068d8 <HAL_ADC_ConfigChannel>
 80051d6:	4603      	mov	r3, r0
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d001      	beq.n	80051e0 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80051dc:	f005 fb34 	bl	800a848 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 80051e0:	2307      	movs	r3, #7
 80051e2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 80051e4:	2302      	movs	r3, #2
 80051e6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80051e8:	463b      	mov	r3, r7
 80051ea:	4619      	mov	r1, r3
 80051ec:	480c      	ldr	r0, [pc, #48]	@ (8005220 <MX_ADC1_Init+0xd0>)
 80051ee:	f001 fb73 	bl	80068d8 <HAL_ADC_ConfigChannel>
 80051f2:	4603      	mov	r3, r0
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d001      	beq.n	80051fc <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 80051f8:	f005 fb26 	bl	800a848 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 80051fc:	2311      	movs	r3, #17
 80051fe:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8005200:	2303      	movs	r3, #3
 8005202:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005204:	463b      	mov	r3, r7
 8005206:	4619      	mov	r1, r3
 8005208:	4805      	ldr	r0, [pc, #20]	@ (8005220 <MX_ADC1_Init+0xd0>)
 800520a:	f001 fb65 	bl	80068d8 <HAL_ADC_ConfigChannel>
 800520e:	4603      	mov	r3, r0
 8005210:	2b00      	cmp	r3, #0
 8005212:	d001      	beq.n	8005218 <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 8005214:	f005 fb18 	bl	800a848 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8005218:	bf00      	nop
 800521a:	3710      	adds	r7, #16
 800521c:	46bd      	mov	sp, r7
 800521e:	bd80      	pop	{r7, pc}
 8005220:	20003c8c 	.word	0x20003c8c
 8005224:	40012000 	.word	0x40012000
 8005228:	0f000001 	.word	0x0f000001

0800522c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800522c:	b580      	push	{r7, lr}
 800522e:	b08a      	sub	sp, #40	@ 0x28
 8005230:	af00      	add	r7, sp, #0
 8005232:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005234:	f107 0314 	add.w	r3, r7, #20
 8005238:	2200      	movs	r2, #0
 800523a:	601a      	str	r2, [r3, #0]
 800523c:	605a      	str	r2, [r3, #4]
 800523e:	609a      	str	r2, [r3, #8]
 8005240:	60da      	str	r2, [r3, #12]
 8005242:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	4a2f      	ldr	r2, [pc, #188]	@ (8005308 <HAL_ADC_MspInit+0xdc>)
 800524a:	4293      	cmp	r3, r2
 800524c:	d157      	bne.n	80052fe <HAL_ADC_MspInit+0xd2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800524e:	2300      	movs	r3, #0
 8005250:	613b      	str	r3, [r7, #16]
 8005252:	4b2e      	ldr	r3, [pc, #184]	@ (800530c <HAL_ADC_MspInit+0xe0>)
 8005254:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005256:	4a2d      	ldr	r2, [pc, #180]	@ (800530c <HAL_ADC_MspInit+0xe0>)
 8005258:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800525c:	6453      	str	r3, [r2, #68]	@ 0x44
 800525e:	4b2b      	ldr	r3, [pc, #172]	@ (800530c <HAL_ADC_MspInit+0xe0>)
 8005260:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005262:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005266:	613b      	str	r3, [r7, #16]
 8005268:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800526a:	2300      	movs	r3, #0
 800526c:	60fb      	str	r3, [r7, #12]
 800526e:	4b27      	ldr	r3, [pc, #156]	@ (800530c <HAL_ADC_MspInit+0xe0>)
 8005270:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005272:	4a26      	ldr	r2, [pc, #152]	@ (800530c <HAL_ADC_MspInit+0xe0>)
 8005274:	f043 0301 	orr.w	r3, r3, #1
 8005278:	6313      	str	r3, [r2, #48]	@ 0x30
 800527a:	4b24      	ldr	r3, [pc, #144]	@ (800530c <HAL_ADC_MspInit+0xe0>)
 800527c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800527e:	f003 0301 	and.w	r3, r3, #1
 8005282:	60fb      	str	r3, [r7, #12]
 8005284:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA4     ------> ADC1_IN4
    PA7     ------> ADC1_IN7
    */
    GPIO_InitStruct.Pin = EXBAT2_Pin|EXBAT1_Pin;
 8005286:	2390      	movs	r3, #144	@ 0x90
 8005288:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800528a:	2303      	movs	r3, #3
 800528c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800528e:	2300      	movs	r3, #0
 8005290:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005292:	f107 0314 	add.w	r3, r7, #20
 8005296:	4619      	mov	r1, r3
 8005298:	481d      	ldr	r0, [pc, #116]	@ (8005310 <HAL_ADC_MspInit+0xe4>)
 800529a:	f002 fa4f 	bl	800773c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800529e:	4b1d      	ldr	r3, [pc, #116]	@ (8005314 <HAL_ADC_MspInit+0xe8>)
 80052a0:	4a1d      	ldr	r2, [pc, #116]	@ (8005318 <HAL_ADC_MspInit+0xec>)
 80052a2:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 80052a4:	4b1b      	ldr	r3, [pc, #108]	@ (8005314 <HAL_ADC_MspInit+0xe8>)
 80052a6:	2200      	movs	r2, #0
 80052a8:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80052aa:	4b1a      	ldr	r3, [pc, #104]	@ (8005314 <HAL_ADC_MspInit+0xe8>)
 80052ac:	2200      	movs	r2, #0
 80052ae:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80052b0:	4b18      	ldr	r3, [pc, #96]	@ (8005314 <HAL_ADC_MspInit+0xe8>)
 80052b2:	2200      	movs	r2, #0
 80052b4:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80052b6:	4b17      	ldr	r3, [pc, #92]	@ (8005314 <HAL_ADC_MspInit+0xe8>)
 80052b8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80052bc:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80052be:	4b15      	ldr	r3, [pc, #84]	@ (8005314 <HAL_ADC_MspInit+0xe8>)
 80052c0:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80052c4:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80052c6:	4b13      	ldr	r3, [pc, #76]	@ (8005314 <HAL_ADC_MspInit+0xe8>)
 80052c8:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80052cc:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80052ce:	4b11      	ldr	r3, [pc, #68]	@ (8005314 <HAL_ADC_MspInit+0xe8>)
 80052d0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80052d4:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80052d6:	4b0f      	ldr	r3, [pc, #60]	@ (8005314 <HAL_ADC_MspInit+0xe8>)
 80052d8:	2200      	movs	r2, #0
 80052da:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80052dc:	4b0d      	ldr	r3, [pc, #52]	@ (8005314 <HAL_ADC_MspInit+0xe8>)
 80052de:	2200      	movs	r2, #0
 80052e0:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80052e2:	480c      	ldr	r0, [pc, #48]	@ (8005314 <HAL_ADC_MspInit+0xe8>)
 80052e4:	f001 feba 	bl	800705c <HAL_DMA_Init>
 80052e8:	4603      	mov	r3, r0
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d001      	beq.n	80052f2 <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 80052ee:	f005 faab 	bl	800a848 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	4a07      	ldr	r2, [pc, #28]	@ (8005314 <HAL_ADC_MspInit+0xe8>)
 80052f6:	639a      	str	r2, [r3, #56]	@ 0x38
 80052f8:	4a06      	ldr	r2, [pc, #24]	@ (8005314 <HAL_ADC_MspInit+0xe8>)
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80052fe:	bf00      	nop
 8005300:	3728      	adds	r7, #40	@ 0x28
 8005302:	46bd      	mov	sp, r7
 8005304:	bd80      	pop	{r7, pc}
 8005306:	bf00      	nop
 8005308:	40012000 	.word	0x40012000
 800530c:	40023800 	.word	0x40023800
 8005310:	40020000 	.word	0x40020000
 8005314:	20003cd4 	.word	0x20003cd4
 8005318:	40026410 	.word	0x40026410

0800531c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 800531c:	b580      	push	{r7, lr}
 800531e:	b082      	sub	sp, #8
 8005320:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8005322:	2300      	movs	r3, #0
 8005324:	607b      	str	r3, [r7, #4]
 8005326:	4b2b      	ldr	r3, [pc, #172]	@ (80053d4 <MX_DMA_Init+0xb8>)
 8005328:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800532a:	4a2a      	ldr	r2, [pc, #168]	@ (80053d4 <MX_DMA_Init+0xb8>)
 800532c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8005330:	6313      	str	r3, [r2, #48]	@ 0x30
 8005332:	4b28      	ldr	r3, [pc, #160]	@ (80053d4 <MX_DMA_Init+0xb8>)
 8005334:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005336:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800533a:	607b      	str	r3, [r7, #4]
 800533c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 800533e:	2300      	movs	r3, #0
 8005340:	603b      	str	r3, [r7, #0]
 8005342:	4b24      	ldr	r3, [pc, #144]	@ (80053d4 <MX_DMA_Init+0xb8>)
 8005344:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005346:	4a23      	ldr	r2, [pc, #140]	@ (80053d4 <MX_DMA_Init+0xb8>)
 8005348:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800534c:	6313      	str	r3, [r2, #48]	@ 0x30
 800534e:	4b21      	ldr	r3, [pc, #132]	@ (80053d4 <MX_DMA_Init+0xb8>)
 8005350:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005352:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005356:	603b      	str	r3, [r7, #0]
 8005358:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 800535a:	2200      	movs	r2, #0
 800535c:	2100      	movs	r1, #0
 800535e:	2010      	movs	r0, #16
 8005360:	f001 fe45 	bl	8006fee <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8005364:	2010      	movs	r0, #16
 8005366:	f001 fe5e 	bl	8007026 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 800536a:	2200      	movs	r2, #0
 800536c:	2100      	movs	r1, #0
 800536e:	2011      	movs	r0, #17
 8005370:	f001 fe3d 	bl	8006fee <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8005374:	2011      	movs	r0, #17
 8005376:	f001 fe56 	bl	8007026 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800537a:	2200      	movs	r2, #0
 800537c:	2100      	movs	r1, #0
 800537e:	2038      	movs	r0, #56	@ 0x38
 8005380:	f001 fe35 	bl	8006fee <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8005384:	2038      	movs	r0, #56	@ 0x38
 8005386:	f001 fe4e 	bl	8007026 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 800538a:	2200      	movs	r2, #0
 800538c:	2100      	movs	r1, #0
 800538e:	2039      	movs	r0, #57	@ 0x39
 8005390:	f001 fe2d 	bl	8006fee <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8005394:	2039      	movs	r0, #57	@ 0x39
 8005396:	f001 fe46 	bl	8007026 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 800539a:	2200      	movs	r2, #0
 800539c:	2100      	movs	r1, #0
 800539e:	203a      	movs	r0, #58	@ 0x3a
 80053a0:	f001 fe25 	bl	8006fee <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 80053a4:	203a      	movs	r0, #58	@ 0x3a
 80053a6:	f001 fe3e 	bl	8007026 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 80053aa:	2200      	movs	r2, #0
 80053ac:	2100      	movs	r1, #0
 80053ae:	2045      	movs	r0, #69	@ 0x45
 80053b0:	f001 fe1d 	bl	8006fee <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 80053b4:	2045      	movs	r0, #69	@ 0x45
 80053b6:	f001 fe36 	bl	8007026 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 0, 0);
 80053ba:	2200      	movs	r2, #0
 80053bc:	2100      	movs	r1, #0
 80053be:	2046      	movs	r0, #70	@ 0x46
 80053c0:	f001 fe15 	bl	8006fee <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 80053c4:	2046      	movs	r0, #70	@ 0x46
 80053c6:	f001 fe2e 	bl	8007026 <HAL_NVIC_EnableIRQ>

}
 80053ca:	bf00      	nop
 80053cc:	3708      	adds	r7, #8
 80053ce:	46bd      	mov	sp, r7
 80053d0:	bd80      	pop	{r7, pc}
 80053d2:	bf00      	nop
 80053d4:	40023800 	.word	0x40023800

080053d8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80053d8:	b580      	push	{r7, lr}
 80053da:	b08a      	sub	sp, #40	@ 0x28
 80053dc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80053de:	f107 0314 	add.w	r3, r7, #20
 80053e2:	2200      	movs	r2, #0
 80053e4:	601a      	str	r2, [r3, #0]
 80053e6:	605a      	str	r2, [r3, #4]
 80053e8:	609a      	str	r2, [r3, #8]
 80053ea:	60da      	str	r2, [r3, #12]
 80053ec:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80053ee:	2300      	movs	r3, #0
 80053f0:	613b      	str	r3, [r7, #16]
 80053f2:	4b51      	ldr	r3, [pc, #324]	@ (8005538 <MX_GPIO_Init+0x160>)
 80053f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053f6:	4a50      	ldr	r2, [pc, #320]	@ (8005538 <MX_GPIO_Init+0x160>)
 80053f8:	f043 0304 	orr.w	r3, r3, #4
 80053fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80053fe:	4b4e      	ldr	r3, [pc, #312]	@ (8005538 <MX_GPIO_Init+0x160>)
 8005400:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005402:	f003 0304 	and.w	r3, r3, #4
 8005406:	613b      	str	r3, [r7, #16]
 8005408:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800540a:	2300      	movs	r3, #0
 800540c:	60fb      	str	r3, [r7, #12]
 800540e:	4b4a      	ldr	r3, [pc, #296]	@ (8005538 <MX_GPIO_Init+0x160>)
 8005410:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005412:	4a49      	ldr	r2, [pc, #292]	@ (8005538 <MX_GPIO_Init+0x160>)
 8005414:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005418:	6313      	str	r3, [r2, #48]	@ 0x30
 800541a:	4b47      	ldr	r3, [pc, #284]	@ (8005538 <MX_GPIO_Init+0x160>)
 800541c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800541e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005422:	60fb      	str	r3, [r7, #12]
 8005424:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8005426:	2300      	movs	r3, #0
 8005428:	60bb      	str	r3, [r7, #8]
 800542a:	4b43      	ldr	r3, [pc, #268]	@ (8005538 <MX_GPIO_Init+0x160>)
 800542c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800542e:	4a42      	ldr	r2, [pc, #264]	@ (8005538 <MX_GPIO_Init+0x160>)
 8005430:	f043 0301 	orr.w	r3, r3, #1
 8005434:	6313      	str	r3, [r2, #48]	@ 0x30
 8005436:	4b40      	ldr	r3, [pc, #256]	@ (8005538 <MX_GPIO_Init+0x160>)
 8005438:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800543a:	f003 0301 	and.w	r3, r3, #1
 800543e:	60bb      	str	r3, [r7, #8]
 8005440:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8005442:	2300      	movs	r3, #0
 8005444:	607b      	str	r3, [r7, #4]
 8005446:	4b3c      	ldr	r3, [pc, #240]	@ (8005538 <MX_GPIO_Init+0x160>)
 8005448:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800544a:	4a3b      	ldr	r2, [pc, #236]	@ (8005538 <MX_GPIO_Init+0x160>)
 800544c:	f043 0302 	orr.w	r3, r3, #2
 8005450:	6313      	str	r3, [r2, #48]	@ 0x30
 8005452:	4b39      	ldr	r3, [pc, #228]	@ (8005538 <MX_GPIO_Init+0x160>)
 8005454:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005456:	f003 0302 	and.w	r3, r3, #2
 800545a:	607b      	str	r3, [r7, #4]
 800545c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DEBUG_LED_GPIO_Port, DEBUG_LED_Pin, GPIO_PIN_SET);
 800545e:	2201      	movs	r2, #1
 8005460:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8005464:	4835      	ldr	r0, [pc, #212]	@ (800553c <MX_GPIO_Init+0x164>)
 8005466:	f002 faed 	bl	8007a44 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, BNO08X_WAKE_Pin|BNO08X_CS_Pin, GPIO_PIN_SET);
 800546a:	2201      	movs	r2, #1
 800546c:	2122      	movs	r1, #34	@ 0x22
 800546e:	4834      	ldr	r0, [pc, #208]	@ (8005540 <MX_GPIO_Init+0x168>)
 8005470:	f002 fae8 	bl	8007a44 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, BNO08X_NRST_Pin|ICM20602_CS_Pin, GPIO_PIN_SET);
 8005474:	2201      	movs	r2, #1
 8005476:	f242 0104 	movw	r1, #8196	@ 0x2004
 800547a:	4832      	ldr	r0, [pc, #200]	@ (8005544 <MX_GPIO_Init+0x16c>)
 800547c:	f002 fae2 	bl	8007a44 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : DEBUG_LED_Pin */
  GPIO_InitStruct.Pin = DEBUG_LED_Pin;
 8005480:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8005484:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005486:	2301      	movs	r3, #1
 8005488:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800548a:	2300      	movs	r3, #0
 800548c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800548e:	2300      	movs	r3, #0
 8005490:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(DEBUG_LED_GPIO_Port, &GPIO_InitStruct);
 8005492:	f107 0314 	add.w	r3, r7, #20
 8005496:	4619      	mov	r1, r3
 8005498:	4828      	ldr	r0, [pc, #160]	@ (800553c <MX_GPIO_Init+0x164>)
 800549a:	f002 f94f 	bl	800773c <HAL_GPIO_Init>

  /*Configure GPIO pins : BNO08X_WAKE_Pin BNO08X_CS_Pin */
  GPIO_InitStruct.Pin = BNO08X_WAKE_Pin|BNO08X_CS_Pin;
 800549e:	2322      	movs	r3, #34	@ 0x22
 80054a0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80054a2:	2301      	movs	r3, #1
 80054a4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80054a6:	2300      	movs	r3, #0
 80054a8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80054aa:	2302      	movs	r3, #2
 80054ac:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80054ae:	f107 0314 	add.w	r3, r7, #20
 80054b2:	4619      	mov	r1, r3
 80054b4:	4822      	ldr	r0, [pc, #136]	@ (8005540 <MX_GPIO_Init+0x168>)
 80054b6:	f002 f941 	bl	800773c <HAL_GPIO_Init>

  /*Configure GPIO pin : BNO08X_INT_Pin */
  GPIO_InitStruct.Pin = BNO08X_INT_Pin;
 80054ba:	2340      	movs	r3, #64	@ 0x40
 80054bc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80054be:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80054c2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80054c4:	2300      	movs	r3, #0
 80054c6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BNO08X_INT_GPIO_Port, &GPIO_InitStruct);
 80054c8:	f107 0314 	add.w	r3, r7, #20
 80054cc:	4619      	mov	r1, r3
 80054ce:	481c      	ldr	r0, [pc, #112]	@ (8005540 <MX_GPIO_Init+0x168>)
 80054d0:	f002 f934 	bl	800773c <HAL_GPIO_Init>

  /*Configure GPIO pins : BNO08X_NRST_Pin ICM20602_CS_Pin */
  GPIO_InitStruct.Pin = BNO08X_NRST_Pin|ICM20602_CS_Pin;
 80054d4:	f242 0304 	movw	r3, #8196	@ 0x2004
 80054d8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80054da:	2301      	movs	r3, #1
 80054dc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80054de:	2300      	movs	r3, #0
 80054e0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80054e2:	2302      	movs	r3, #2
 80054e4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80054e6:	f107 0314 	add.w	r3, r7, #20
 80054ea:	4619      	mov	r1, r3
 80054ec:	4815      	ldr	r0, [pc, #84]	@ (8005544 <MX_GPIO_Init+0x16c>)
 80054ee:	f002 f925 	bl	800773c <HAL_GPIO_Init>

  /*Configure GPIO pin : ICM20602_INT_Pin */
  GPIO_InitStruct.Pin = ICM20602_INT_Pin;
 80054f2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80054f6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80054f8:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80054fc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80054fe:	2300      	movs	r3, #0
 8005500:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ICM20602_INT_GPIO_Port, &GPIO_InitStruct);
 8005502:	f107 0314 	add.w	r3, r7, #20
 8005506:	4619      	mov	r1, r3
 8005508:	480e      	ldr	r0, [pc, #56]	@ (8005544 <MX_GPIO_Init+0x16c>)
 800550a:	f002 f917 	bl	800773c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 800550e:	2200      	movs	r2, #0
 8005510:	2100      	movs	r1, #0
 8005512:	2017      	movs	r0, #23
 8005514:	f001 fd6b 	bl	8006fee <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8005518:	2017      	movs	r0, #23
 800551a:	f001 fd84 	bl	8007026 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800551e:	2200      	movs	r2, #0
 8005520:	2100      	movs	r1, #0
 8005522:	2028      	movs	r0, #40	@ 0x28
 8005524:	f001 fd63 	bl	8006fee <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8005528:	2028      	movs	r0, #40	@ 0x28
 800552a:	f001 fd7c 	bl	8007026 <HAL_NVIC_EnableIRQ>

}
 800552e:	bf00      	nop
 8005530:	3728      	adds	r7, #40	@ 0x28
 8005532:	46bd      	mov	sp, r7
 8005534:	bd80      	pop	{r7, pc}
 8005536:	bf00      	nop
 8005538:	40023800 	.word	0x40023800
 800553c:	40020800 	.word	0x40020800
 8005540:	40020000 	.word	0x40020000
 8005544:	40020400 	.word	0x40020400

08005548 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8005548:	b580      	push	{r7, lr}
 800554a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800554c:	4b12      	ldr	r3, [pc, #72]	@ (8005598 <MX_I2C1_Init+0x50>)
 800554e:	4a13      	ldr	r2, [pc, #76]	@ (800559c <MX_I2C1_Init+0x54>)
 8005550:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8005552:	4b11      	ldr	r3, [pc, #68]	@ (8005598 <MX_I2C1_Init+0x50>)
 8005554:	4a12      	ldr	r2, [pc, #72]	@ (80055a0 <MX_I2C1_Init+0x58>)
 8005556:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8005558:	4b0f      	ldr	r3, [pc, #60]	@ (8005598 <MX_I2C1_Init+0x50>)
 800555a:	2200      	movs	r2, #0
 800555c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800555e:	4b0e      	ldr	r3, [pc, #56]	@ (8005598 <MX_I2C1_Init+0x50>)
 8005560:	2200      	movs	r2, #0
 8005562:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8005564:	4b0c      	ldr	r3, [pc, #48]	@ (8005598 <MX_I2C1_Init+0x50>)
 8005566:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800556a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800556c:	4b0a      	ldr	r3, [pc, #40]	@ (8005598 <MX_I2C1_Init+0x50>)
 800556e:	2200      	movs	r2, #0
 8005570:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8005572:	4b09      	ldr	r3, [pc, #36]	@ (8005598 <MX_I2C1_Init+0x50>)
 8005574:	2200      	movs	r2, #0
 8005576:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8005578:	4b07      	ldr	r3, [pc, #28]	@ (8005598 <MX_I2C1_Init+0x50>)
 800557a:	2200      	movs	r2, #0
 800557c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800557e:	4b06      	ldr	r3, [pc, #24]	@ (8005598 <MX_I2C1_Init+0x50>)
 8005580:	2200      	movs	r2, #0
 8005582:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8005584:	4804      	ldr	r0, [pc, #16]	@ (8005598 <MX_I2C1_Init+0x50>)
 8005586:	f002 fa9b 	bl	8007ac0 <HAL_I2C_Init>
 800558a:	4603      	mov	r3, r0
 800558c:	2b00      	cmp	r3, #0
 800558e:	d001      	beq.n	8005594 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8005590:	f005 f95a 	bl	800a848 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8005594:	bf00      	nop
 8005596:	bd80      	pop	{r7, pc}
 8005598:	20003d34 	.word	0x20003d34
 800559c:	40005400 	.word	0x40005400
 80055a0:	000186a0 	.word	0x000186a0

080055a4 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80055a4:	b580      	push	{r7, lr}
 80055a6:	b08a      	sub	sp, #40	@ 0x28
 80055a8:	af00      	add	r7, sp, #0
 80055aa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80055ac:	f107 0314 	add.w	r3, r7, #20
 80055b0:	2200      	movs	r2, #0
 80055b2:	601a      	str	r2, [r3, #0]
 80055b4:	605a      	str	r2, [r3, #4]
 80055b6:	609a      	str	r2, [r3, #8]
 80055b8:	60da      	str	r2, [r3, #12]
 80055ba:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	4a19      	ldr	r2, [pc, #100]	@ (8005628 <HAL_I2C_MspInit+0x84>)
 80055c2:	4293      	cmp	r3, r2
 80055c4:	d12c      	bne.n	8005620 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80055c6:	2300      	movs	r3, #0
 80055c8:	613b      	str	r3, [r7, #16]
 80055ca:	4b18      	ldr	r3, [pc, #96]	@ (800562c <HAL_I2C_MspInit+0x88>)
 80055cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055ce:	4a17      	ldr	r2, [pc, #92]	@ (800562c <HAL_I2C_MspInit+0x88>)
 80055d0:	f043 0302 	orr.w	r3, r3, #2
 80055d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80055d6:	4b15      	ldr	r3, [pc, #84]	@ (800562c <HAL_I2C_MspInit+0x88>)
 80055d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055da:	f003 0302 	and.w	r3, r3, #2
 80055de:	613b      	str	r3, [r7, #16]
 80055e0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80055e2:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80055e6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80055e8:	2312      	movs	r3, #18
 80055ea:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80055ec:	2300      	movs	r3, #0
 80055ee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80055f0:	2303      	movs	r3, #3
 80055f2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80055f4:	2304      	movs	r3, #4
 80055f6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80055f8:	f107 0314 	add.w	r3, r7, #20
 80055fc:	4619      	mov	r1, r3
 80055fe:	480c      	ldr	r0, [pc, #48]	@ (8005630 <HAL_I2C_MspInit+0x8c>)
 8005600:	f002 f89c 	bl	800773c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8005604:	2300      	movs	r3, #0
 8005606:	60fb      	str	r3, [r7, #12]
 8005608:	4b08      	ldr	r3, [pc, #32]	@ (800562c <HAL_I2C_MspInit+0x88>)
 800560a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800560c:	4a07      	ldr	r2, [pc, #28]	@ (800562c <HAL_I2C_MspInit+0x88>)
 800560e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8005612:	6413      	str	r3, [r2, #64]	@ 0x40
 8005614:	4b05      	ldr	r3, [pc, #20]	@ (800562c <HAL_I2C_MspInit+0x88>)
 8005616:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005618:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800561c:	60fb      	str	r3, [r7, #12]
 800561e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8005620:	bf00      	nop
 8005622:	3728      	adds	r7, #40	@ 0x28
 8005624:	46bd      	mov	sp, r7
 8005626:	bd80      	pop	{r7, pc}
 8005628:	40005400 	.word	0x40005400
 800562c:	40023800 	.word	0x40023800
 8005630:	40020400 	.word	0x40020400

08005634 <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8005634:	b580      	push	{r7, lr}
 8005636:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8005638:	4b17      	ldr	r3, [pc, #92]	@ (8005698 <MX_SPI2_Init+0x64>)
 800563a:	4a18      	ldr	r2, [pc, #96]	@ (800569c <MX_SPI2_Init+0x68>)
 800563c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800563e:	4b16      	ldr	r3, [pc, #88]	@ (8005698 <MX_SPI2_Init+0x64>)
 8005640:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8005644:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8005646:	4b14      	ldr	r3, [pc, #80]	@ (8005698 <MX_SPI2_Init+0x64>)
 8005648:	2200      	movs	r2, #0
 800564a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800564c:	4b12      	ldr	r3, [pc, #72]	@ (8005698 <MX_SPI2_Init+0x64>)
 800564e:	2200      	movs	r2, #0
 8005650:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8005652:	4b11      	ldr	r3, [pc, #68]	@ (8005698 <MX_SPI2_Init+0x64>)
 8005654:	2202      	movs	r2, #2
 8005656:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8005658:	4b0f      	ldr	r3, [pc, #60]	@ (8005698 <MX_SPI2_Init+0x64>)
 800565a:	2201      	movs	r2, #1
 800565c:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800565e:	4b0e      	ldr	r3, [pc, #56]	@ (8005698 <MX_SPI2_Init+0x64>)
 8005660:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005664:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8005666:	4b0c      	ldr	r3, [pc, #48]	@ (8005698 <MX_SPI2_Init+0x64>)
 8005668:	2210      	movs	r2, #16
 800566a:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800566c:	4b0a      	ldr	r3, [pc, #40]	@ (8005698 <MX_SPI2_Init+0x64>)
 800566e:	2200      	movs	r2, #0
 8005670:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8005672:	4b09      	ldr	r3, [pc, #36]	@ (8005698 <MX_SPI2_Init+0x64>)
 8005674:	2200      	movs	r2, #0
 8005676:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005678:	4b07      	ldr	r3, [pc, #28]	@ (8005698 <MX_SPI2_Init+0x64>)
 800567a:	2200      	movs	r2, #0
 800567c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 800567e:	4b06      	ldr	r3, [pc, #24]	@ (8005698 <MX_SPI2_Init+0x64>)
 8005680:	220a      	movs	r2, #10
 8005682:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8005684:	4804      	ldr	r0, [pc, #16]	@ (8005698 <MX_SPI2_Init+0x64>)
 8005686:	f002 ffb7 	bl	80085f8 <HAL_SPI_Init>
 800568a:	4603      	mov	r3, r0
 800568c:	2b00      	cmp	r3, #0
 800568e:	d001      	beq.n	8005694 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8005690:	f005 f8da 	bl	800a848 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8005694:	bf00      	nop
 8005696:	bd80      	pop	{r7, pc}
 8005698:	20003d88 	.word	0x20003d88
 800569c:	40003800 	.word	0x40003800

080056a0 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80056a0:	b580      	push	{r7, lr}
 80056a2:	b08a      	sub	sp, #40	@ 0x28
 80056a4:	af00      	add	r7, sp, #0
 80056a6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80056a8:	f107 0314 	add.w	r3, r7, #20
 80056ac:	2200      	movs	r2, #0
 80056ae:	601a      	str	r2, [r3, #0]
 80056b0:	605a      	str	r2, [r3, #4]
 80056b2:	609a      	str	r2, [r3, #8]
 80056b4:	60da      	str	r2, [r3, #12]
 80056b6:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	4a19      	ldr	r2, [pc, #100]	@ (8005724 <HAL_SPI_MspInit+0x84>)
 80056be:	4293      	cmp	r3, r2
 80056c0:	d12c      	bne.n	800571c <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80056c2:	2300      	movs	r3, #0
 80056c4:	613b      	str	r3, [r7, #16]
 80056c6:	4b18      	ldr	r3, [pc, #96]	@ (8005728 <HAL_SPI_MspInit+0x88>)
 80056c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056ca:	4a17      	ldr	r2, [pc, #92]	@ (8005728 <HAL_SPI_MspInit+0x88>)
 80056cc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80056d0:	6413      	str	r3, [r2, #64]	@ 0x40
 80056d2:	4b15      	ldr	r3, [pc, #84]	@ (8005728 <HAL_SPI_MspInit+0x88>)
 80056d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056d6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80056da:	613b      	str	r3, [r7, #16]
 80056dc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80056de:	2300      	movs	r3, #0
 80056e0:	60fb      	str	r3, [r7, #12]
 80056e2:	4b11      	ldr	r3, [pc, #68]	@ (8005728 <HAL_SPI_MspInit+0x88>)
 80056e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80056e6:	4a10      	ldr	r2, [pc, #64]	@ (8005728 <HAL_SPI_MspInit+0x88>)
 80056e8:	f043 0302 	orr.w	r3, r3, #2
 80056ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80056ee:	4b0e      	ldr	r3, [pc, #56]	@ (8005728 <HAL_SPI_MspInit+0x88>)
 80056f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80056f2:	f003 0302 	and.w	r3, r3, #2
 80056f6:	60fb      	str	r3, [r7, #12]
 80056f8:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB10     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_14|GPIO_PIN_15;
 80056fa:	f44f 4344 	mov.w	r3, #50176	@ 0xc400
 80056fe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005700:	2302      	movs	r3, #2
 8005702:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005704:	2300      	movs	r3, #0
 8005706:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005708:	2303      	movs	r3, #3
 800570a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800570c:	2305      	movs	r3, #5
 800570e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005710:	f107 0314 	add.w	r3, r7, #20
 8005714:	4619      	mov	r1, r3
 8005716:	4805      	ldr	r0, [pc, #20]	@ (800572c <HAL_SPI_MspInit+0x8c>)
 8005718:	f002 f810 	bl	800773c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 800571c:	bf00      	nop
 800571e:	3728      	adds	r7, #40	@ 0x28
 8005720:	46bd      	mov	sp, r7
 8005722:	bd80      	pop	{r7, pc}
 8005724:	40003800 	.word	0x40003800
 8005728:	40023800 	.word	0x40023800
 800572c:	40020400 	.word	0x40020400

08005730 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005730:	b480      	push	{r7}
 8005732:	b083      	sub	sp, #12
 8005734:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005736:	2300      	movs	r3, #0
 8005738:	607b      	str	r3, [r7, #4]
 800573a:	4b10      	ldr	r3, [pc, #64]	@ (800577c <HAL_MspInit+0x4c>)
 800573c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800573e:	4a0f      	ldr	r2, [pc, #60]	@ (800577c <HAL_MspInit+0x4c>)
 8005740:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005744:	6453      	str	r3, [r2, #68]	@ 0x44
 8005746:	4b0d      	ldr	r3, [pc, #52]	@ (800577c <HAL_MspInit+0x4c>)
 8005748:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800574a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800574e:	607b      	str	r3, [r7, #4]
 8005750:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8005752:	2300      	movs	r3, #0
 8005754:	603b      	str	r3, [r7, #0]
 8005756:	4b09      	ldr	r3, [pc, #36]	@ (800577c <HAL_MspInit+0x4c>)
 8005758:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800575a:	4a08      	ldr	r2, [pc, #32]	@ (800577c <HAL_MspInit+0x4c>)
 800575c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005760:	6413      	str	r3, [r2, #64]	@ 0x40
 8005762:	4b06      	ldr	r3, [pc, #24]	@ (800577c <HAL_MspInit+0x4c>)
 8005764:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005766:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800576a:	603b      	str	r3, [r7, #0]
 800576c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800576e:	bf00      	nop
 8005770:	370c      	adds	r7, #12
 8005772:	46bd      	mov	sp, r7
 8005774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005778:	4770      	bx	lr
 800577a:	bf00      	nop
 800577c:	40023800 	.word	0x40023800

08005780 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005780:	b480      	push	{r7}
 8005782:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8005784:	bf00      	nop
 8005786:	e7fd      	b.n	8005784 <NMI_Handler+0x4>

08005788 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005788:	b480      	push	{r7}
 800578a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800578c:	bf00      	nop
 800578e:	e7fd      	b.n	800578c <HardFault_Handler+0x4>

08005790 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005790:	b480      	push	{r7}
 8005792:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005794:	bf00      	nop
 8005796:	e7fd      	b.n	8005794 <MemManage_Handler+0x4>

08005798 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005798:	b480      	push	{r7}
 800579a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800579c:	bf00      	nop
 800579e:	e7fd      	b.n	800579c <BusFault_Handler+0x4>

080057a0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80057a0:	b480      	push	{r7}
 80057a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80057a4:	bf00      	nop
 80057a6:	e7fd      	b.n	80057a4 <UsageFault_Handler+0x4>

080057a8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80057a8:	b480      	push	{r7}
 80057aa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80057ac:	bf00      	nop
 80057ae:	46bd      	mov	sp, r7
 80057b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057b4:	4770      	bx	lr

080057b6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80057b6:	b480      	push	{r7}
 80057b8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80057ba:	bf00      	nop
 80057bc:	46bd      	mov	sp, r7
 80057be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057c2:	4770      	bx	lr

080057c4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80057c4:	b480      	push	{r7}
 80057c6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80057c8:	bf00      	nop
 80057ca:	46bd      	mov	sp, r7
 80057cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d0:	4770      	bx	lr

080057d2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80057d2:	b580      	push	{r7, lr}
 80057d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80057d6:	f000 fee5 	bl	80065a4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80057da:	bf00      	nop
 80057dc:	bd80      	pop	{r7, pc}
	...

080057e0 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 80057e0:	b580      	push	{r7, lr}
 80057e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80057e4:	4802      	ldr	r0, [pc, #8]	@ (80057f0 <DMA1_Stream5_IRQHandler+0x10>)
 80057e6:	f001 fd3f 	bl	8007268 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 80057ea:	bf00      	nop
 80057ec:	bd80      	pop	{r7, pc}
 80057ee:	bf00      	nop
 80057f0:	200040fc 	.word	0x200040fc

080057f4 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 80057f4:	b580      	push	{r7, lr}
 80057f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 80057f8:	4802      	ldr	r0, [pc, #8]	@ (8005804 <DMA1_Stream6_IRQHandler+0x10>)
 80057fa:	f001 fd35 	bl	8007268 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 80057fe:	bf00      	nop
 8005800:	bd80      	pop	{r7, pc}
 8005802:	bf00      	nop
 8005804:	2000409c 	.word	0x2000409c

08005808 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8005808:	b580      	push	{r7, lr}
 800580a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BNO08X_INT_Pin);
 800580c:	2040      	movs	r0, #64	@ 0x40
 800580e:	f002 f933 	bl	8007a78 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8005812:	bf00      	nop
 8005814:	bd80      	pop	{r7, pc}

08005816 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8005816:	b580      	push	{r7, lr}
 8005818:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ICM20602_INT_Pin);
 800581a:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 800581e:	f002 f92b 	bl	8007a78 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */
  app_icm20602_irq_handler();
 8005822:	f7fc fc15 	bl	8002050 <app_icm20602_irq_handler>
  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8005826:	bf00      	nop
 8005828:	bd80      	pop	{r7, pc}
	...

0800582c <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 800582c:	b580      	push	{r7, lr}
 800582e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8005830:	4802      	ldr	r0, [pc, #8]	@ (800583c <DMA2_Stream0_IRQHandler+0x10>)
 8005832:	f001 fd19 	bl	8007268 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8005836:	bf00      	nop
 8005838:	bd80      	pop	{r7, pc}
 800583a:	bf00      	nop
 800583c:	20003cd4 	.word	0x20003cd4

08005840 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8005840:	b580      	push	{r7, lr}
 8005842:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 8005844:	4802      	ldr	r0, [pc, #8]	@ (8005850 <DMA2_Stream1_IRQHandler+0x10>)
 8005846:	f001 fd0f 	bl	8007268 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 800584a:	bf00      	nop
 800584c:	bd80      	pop	{r7, pc}
 800584e:	bf00      	nop
 8005850:	2000415c 	.word	0x2000415c

08005854 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8005854:	b580      	push	{r7, lr}
 8005856:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8005858:	4802      	ldr	r0, [pc, #8]	@ (8005864 <DMA2_Stream2_IRQHandler+0x10>)
 800585a:	f001 fd05 	bl	8007268 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 800585e:	bf00      	nop
 8005860:	bd80      	pop	{r7, pc}
 8005862:	bf00      	nop
 8005864:	20003fdc 	.word	0x20003fdc

08005868 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8005868:	b580      	push	{r7, lr}
 800586a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_tx);
 800586c:	4802      	ldr	r0, [pc, #8]	@ (8005878 <DMA2_Stream6_IRQHandler+0x10>)
 800586e:	f001 fcfb 	bl	8007268 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 8005872:	bf00      	nop
 8005874:	bd80      	pop	{r7, pc}
 8005876:	bf00      	nop
 8005878:	200041bc 	.word	0x200041bc

0800587c <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 800587c:	b580      	push	{r7, lr}
 800587e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8005880:	4802      	ldr	r0, [pc, #8]	@ (800588c <DMA2_Stream7_IRQHandler+0x10>)
 8005882:	f001 fcf1 	bl	8007268 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 8005886:	bf00      	nop
 8005888:	bd80      	pop	{r7, pc}
 800588a:	bf00      	nop
 800588c:	2000403c 	.word	0x2000403c

08005890 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8005890:	b480      	push	{r7}
 8005892:	af00      	add	r7, sp, #0
  return 1;
 8005894:	2301      	movs	r3, #1
}
 8005896:	4618      	mov	r0, r3
 8005898:	46bd      	mov	sp, r7
 800589a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800589e:	4770      	bx	lr

080058a0 <_kill>:

int _kill(int pid, int sig)
{
 80058a0:	b580      	push	{r7, lr}
 80058a2:	b082      	sub	sp, #8
 80058a4:	af00      	add	r7, sp, #0
 80058a6:	6078      	str	r0, [r7, #4]
 80058a8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80058aa:	f005 f97b 	bl	800aba4 <__errno>
 80058ae:	4603      	mov	r3, r0
 80058b0:	2216      	movs	r2, #22
 80058b2:	601a      	str	r2, [r3, #0]
  return -1;
 80058b4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80058b8:	4618      	mov	r0, r3
 80058ba:	3708      	adds	r7, #8
 80058bc:	46bd      	mov	sp, r7
 80058be:	bd80      	pop	{r7, pc}

080058c0 <_exit>:

void _exit (int status)
{
 80058c0:	b580      	push	{r7, lr}
 80058c2:	b082      	sub	sp, #8
 80058c4:	af00      	add	r7, sp, #0
 80058c6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80058c8:	f04f 31ff 	mov.w	r1, #4294967295
 80058cc:	6878      	ldr	r0, [r7, #4]
 80058ce:	f7ff ffe7 	bl	80058a0 <_kill>
  while (1) {}    /* Make sure we hang here */
 80058d2:	bf00      	nop
 80058d4:	e7fd      	b.n	80058d2 <_exit+0x12>

080058d6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80058d6:	b580      	push	{r7, lr}
 80058d8:	b086      	sub	sp, #24
 80058da:	af00      	add	r7, sp, #0
 80058dc:	60f8      	str	r0, [r7, #12]
 80058de:	60b9      	str	r1, [r7, #8]
 80058e0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80058e2:	2300      	movs	r3, #0
 80058e4:	617b      	str	r3, [r7, #20]
 80058e6:	e00a      	b.n	80058fe <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80058e8:	f3af 8000 	nop.w
 80058ec:	4601      	mov	r1, r0
 80058ee:	68bb      	ldr	r3, [r7, #8]
 80058f0:	1c5a      	adds	r2, r3, #1
 80058f2:	60ba      	str	r2, [r7, #8]
 80058f4:	b2ca      	uxtb	r2, r1
 80058f6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80058f8:	697b      	ldr	r3, [r7, #20]
 80058fa:	3301      	adds	r3, #1
 80058fc:	617b      	str	r3, [r7, #20]
 80058fe:	697a      	ldr	r2, [r7, #20]
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	429a      	cmp	r2, r3
 8005904:	dbf0      	blt.n	80058e8 <_read+0x12>
  }

  return len;
 8005906:	687b      	ldr	r3, [r7, #4]
}
 8005908:	4618      	mov	r0, r3
 800590a:	3718      	adds	r7, #24
 800590c:	46bd      	mov	sp, r7
 800590e:	bd80      	pop	{r7, pc}

08005910 <_close>:
  }
  return len;
}

int _close(int file)
{
 8005910:	b480      	push	{r7}
 8005912:	b083      	sub	sp, #12
 8005914:	af00      	add	r7, sp, #0
 8005916:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8005918:	f04f 33ff 	mov.w	r3, #4294967295
}
 800591c:	4618      	mov	r0, r3
 800591e:	370c      	adds	r7, #12
 8005920:	46bd      	mov	sp, r7
 8005922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005926:	4770      	bx	lr

08005928 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8005928:	b480      	push	{r7}
 800592a:	b083      	sub	sp, #12
 800592c:	af00      	add	r7, sp, #0
 800592e:	6078      	str	r0, [r7, #4]
 8005930:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8005932:	683b      	ldr	r3, [r7, #0]
 8005934:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8005938:	605a      	str	r2, [r3, #4]
  return 0;
 800593a:	2300      	movs	r3, #0
}
 800593c:	4618      	mov	r0, r3
 800593e:	370c      	adds	r7, #12
 8005940:	46bd      	mov	sp, r7
 8005942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005946:	4770      	bx	lr

08005948 <_isatty>:

int _isatty(int file)
{
 8005948:	b480      	push	{r7}
 800594a:	b083      	sub	sp, #12
 800594c:	af00      	add	r7, sp, #0
 800594e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8005950:	2301      	movs	r3, #1
}
 8005952:	4618      	mov	r0, r3
 8005954:	370c      	adds	r7, #12
 8005956:	46bd      	mov	sp, r7
 8005958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800595c:	4770      	bx	lr

0800595e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800595e:	b480      	push	{r7}
 8005960:	b085      	sub	sp, #20
 8005962:	af00      	add	r7, sp, #0
 8005964:	60f8      	str	r0, [r7, #12]
 8005966:	60b9      	str	r1, [r7, #8]
 8005968:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800596a:	2300      	movs	r3, #0
}
 800596c:	4618      	mov	r0, r3
 800596e:	3714      	adds	r7, #20
 8005970:	46bd      	mov	sp, r7
 8005972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005976:	4770      	bx	lr

08005978 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005978:	b580      	push	{r7, lr}
 800597a:	b086      	sub	sp, #24
 800597c:	af00      	add	r7, sp, #0
 800597e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005980:	4a14      	ldr	r2, [pc, #80]	@ (80059d4 <_sbrk+0x5c>)
 8005982:	4b15      	ldr	r3, [pc, #84]	@ (80059d8 <_sbrk+0x60>)
 8005984:	1ad3      	subs	r3, r2, r3
 8005986:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005988:	697b      	ldr	r3, [r7, #20]
 800598a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800598c:	4b13      	ldr	r3, [pc, #76]	@ (80059dc <_sbrk+0x64>)
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	2b00      	cmp	r3, #0
 8005992:	d102      	bne.n	800599a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8005994:	4b11      	ldr	r3, [pc, #68]	@ (80059dc <_sbrk+0x64>)
 8005996:	4a12      	ldr	r2, [pc, #72]	@ (80059e0 <_sbrk+0x68>)
 8005998:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800599a:	4b10      	ldr	r3, [pc, #64]	@ (80059dc <_sbrk+0x64>)
 800599c:	681a      	ldr	r2, [r3, #0]
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	4413      	add	r3, r2
 80059a2:	693a      	ldr	r2, [r7, #16]
 80059a4:	429a      	cmp	r2, r3
 80059a6:	d207      	bcs.n	80059b8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80059a8:	f005 f8fc 	bl	800aba4 <__errno>
 80059ac:	4603      	mov	r3, r0
 80059ae:	220c      	movs	r2, #12
 80059b0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80059b2:	f04f 33ff 	mov.w	r3, #4294967295
 80059b6:	e009      	b.n	80059cc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80059b8:	4b08      	ldr	r3, [pc, #32]	@ (80059dc <_sbrk+0x64>)
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80059be:	4b07      	ldr	r3, [pc, #28]	@ (80059dc <_sbrk+0x64>)
 80059c0:	681a      	ldr	r2, [r3, #0]
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	4413      	add	r3, r2
 80059c6:	4a05      	ldr	r2, [pc, #20]	@ (80059dc <_sbrk+0x64>)
 80059c8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80059ca:	68fb      	ldr	r3, [r7, #12]
}
 80059cc:	4618      	mov	r0, r3
 80059ce:	3718      	adds	r7, #24
 80059d0:	46bd      	mov	sp, r7
 80059d2:	bd80      	pop	{r7, pc}
 80059d4:	20020000 	.word	0x20020000
 80059d8:	00000800 	.word	0x00000800
 80059dc:	20003de0 	.word	0x20003de0
 80059e0:	20004370 	.word	0x20004370

080059e4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80059e4:	b480      	push	{r7}
 80059e6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80059e8:	4b06      	ldr	r3, [pc, #24]	@ (8005a04 <SystemInit+0x20>)
 80059ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80059ee:	4a05      	ldr	r2, [pc, #20]	@ (8005a04 <SystemInit+0x20>)
 80059f0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80059f4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80059f8:	bf00      	nop
 80059fa:	46bd      	mov	sp, r7
 80059fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a00:	4770      	bx	lr
 8005a02:	bf00      	nop
 8005a04:	e000ed00 	.word	0xe000ed00

08005a08 <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8005a08:	b580      	push	{r7, lr}
 8005a0a:	b092      	sub	sp, #72	@ 0x48
 8005a0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005a0e:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8005a12:	2200      	movs	r2, #0
 8005a14:	601a      	str	r2, [r3, #0]
 8005a16:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005a18:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005a1c:	2200      	movs	r2, #0
 8005a1e:	601a      	str	r2, [r3, #0]
 8005a20:	605a      	str	r2, [r3, #4]
 8005a22:	609a      	str	r2, [r3, #8]
 8005a24:	60da      	str	r2, [r3, #12]
 8005a26:	611a      	str	r2, [r3, #16]
 8005a28:	615a      	str	r2, [r3, #20]
 8005a2a:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8005a2c:	1d3b      	adds	r3, r7, #4
 8005a2e:	2220      	movs	r2, #32
 8005a30:	2100      	movs	r1, #0
 8005a32:	4618      	mov	r0, r3
 8005a34:	f005 f843 	bl	800aabe <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8005a38:	4b3a      	ldr	r3, [pc, #232]	@ (8005b24 <MX_TIM1_Init+0x11c>)
 8005a3a:	4a3b      	ldr	r2, [pc, #236]	@ (8005b28 <MX_TIM1_Init+0x120>)
 8005a3c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 180-1;
 8005a3e:	4b39      	ldr	r3, [pc, #228]	@ (8005b24 <MX_TIM1_Init+0x11c>)
 8005a40:	22b3      	movs	r2, #179	@ 0xb3
 8005a42:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005a44:	4b37      	ldr	r3, [pc, #220]	@ (8005b24 <MX_TIM1_Init+0x11c>)
 8005a46:	2200      	movs	r2, #0
 8005a48:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 10000-1;
 8005a4a:	4b36      	ldr	r3, [pc, #216]	@ (8005b24 <MX_TIM1_Init+0x11c>)
 8005a4c:	f242 720f 	movw	r2, #9999	@ 0x270f
 8005a50:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005a52:	4b34      	ldr	r3, [pc, #208]	@ (8005b24 <MX_TIM1_Init+0x11c>)
 8005a54:	2200      	movs	r2, #0
 8005a56:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8005a58:	4b32      	ldr	r3, [pc, #200]	@ (8005b24 <MX_TIM1_Init+0x11c>)
 8005a5a:	2200      	movs	r2, #0
 8005a5c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005a5e:	4b31      	ldr	r3, [pc, #196]	@ (8005b24 <MX_TIM1_Init+0x11c>)
 8005a60:	2200      	movs	r2, #0
 8005a62:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8005a64:	482f      	ldr	r0, [pc, #188]	@ (8005b24 <MX_TIM1_Init+0x11c>)
 8005a66:	f003 fb99 	bl	800919c <HAL_TIM_PWM_Init>
 8005a6a:	4603      	mov	r3, r0
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	d001      	beq.n	8005a74 <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 8005a70:	f004 feea 	bl	800a848 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005a74:	2300      	movs	r3, #0
 8005a76:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005a78:	2300      	movs	r3, #0
 8005a7a:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8005a7c:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8005a80:	4619      	mov	r1, r3
 8005a82:	4828      	ldr	r0, [pc, #160]	@ (8005b24 <MX_TIM1_Init+0x11c>)
 8005a84:	f003 ff84 	bl	8009990 <HAL_TIMEx_MasterConfigSynchronization>
 8005a88:	4603      	mov	r3, r0
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d001      	beq.n	8005a92 <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 8005a8e:	f004 fedb 	bl	800a848 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 8005a92:	2370      	movs	r3, #112	@ 0x70
 8005a94:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8005a96:	2300      	movs	r3, #0
 8005a98:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005a9a:	2300      	movs	r3, #0
 8005a9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8005a9e:	2300      	movs	r3, #0
 8005aa0:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005aa2:	2300      	movs	r3, #0
 8005aa4:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8005aa6:	2300      	movs	r3, #0
 8005aa8:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8005aaa:	2300      	movs	r3, #0
 8005aac:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8005aae:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005ab2:	2200      	movs	r2, #0
 8005ab4:	4619      	mov	r1, r3
 8005ab6:	481b      	ldr	r0, [pc, #108]	@ (8005b24 <MX_TIM1_Init+0x11c>)
 8005ab8:	f003 fc70 	bl	800939c <HAL_TIM_PWM_ConfigChannel>
 8005abc:	4603      	mov	r3, r0
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d001      	beq.n	8005ac6 <MX_TIM1_Init+0xbe>
  {
    Error_Handler();
 8005ac2:	f004 fec1 	bl	800a848 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005ac6:	2360      	movs	r3, #96	@ 0x60
 8005ac8:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8005aca:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005ace:	2204      	movs	r2, #4
 8005ad0:	4619      	mov	r1, r3
 8005ad2:	4814      	ldr	r0, [pc, #80]	@ (8005b24 <MX_TIM1_Init+0x11c>)
 8005ad4:	f003 fc62 	bl	800939c <HAL_TIM_PWM_ConfigChannel>
 8005ad8:	4603      	mov	r3, r0
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d001      	beq.n	8005ae2 <MX_TIM1_Init+0xda>
  {
    Error_Handler();
 8005ade:	f004 feb3 	bl	800a848 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8005ae2:	2300      	movs	r3, #0
 8005ae4:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8005ae6:	2300      	movs	r3, #0
 8005ae8:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8005aea:	2300      	movs	r3, #0
 8005aec:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8005aee:	2300      	movs	r3, #0
 8005af0:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8005af2:	2300      	movs	r3, #0
 8005af4:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8005af6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8005afa:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8005afc:	2300      	movs	r3, #0
 8005afe:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8005b00:	1d3b      	adds	r3, r7, #4
 8005b02:	4619      	mov	r1, r3
 8005b04:	4807      	ldr	r0, [pc, #28]	@ (8005b24 <MX_TIM1_Init+0x11c>)
 8005b06:	f003 ffb1 	bl	8009a6c <HAL_TIMEx_ConfigBreakDeadTime>
 8005b0a:	4603      	mov	r3, r0
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d001      	beq.n	8005b14 <MX_TIM1_Init+0x10c>
  {
    Error_Handler();
 8005b10:	f004 fe9a 	bl	800a848 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8005b14:	4803      	ldr	r0, [pc, #12]	@ (8005b24 <MX_TIM1_Init+0x11c>)
 8005b16:	f000 f9a1 	bl	8005e5c <HAL_TIM_MspPostInit>

}
 8005b1a:	bf00      	nop
 8005b1c:	3748      	adds	r7, #72	@ 0x48
 8005b1e:	46bd      	mov	sp, r7
 8005b20:	bd80      	pop	{r7, pc}
 8005b22:	bf00      	nop
 8005b24:	20003de4 	.word	0x20003de4
 8005b28:	40010000 	.word	0x40010000

08005b2c <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8005b2c:	b580      	push	{r7, lr}
 8005b2e:	b08a      	sub	sp, #40	@ 0x28
 8005b30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005b32:	f107 0320 	add.w	r3, r7, #32
 8005b36:	2200      	movs	r2, #0
 8005b38:	601a      	str	r2, [r3, #0]
 8005b3a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005b3c:	1d3b      	adds	r3, r7, #4
 8005b3e:	2200      	movs	r2, #0
 8005b40:	601a      	str	r2, [r3, #0]
 8005b42:	605a      	str	r2, [r3, #4]
 8005b44:	609a      	str	r2, [r3, #8]
 8005b46:	60da      	str	r2, [r3, #12]
 8005b48:	611a      	str	r2, [r3, #16]
 8005b4a:	615a      	str	r2, [r3, #20]
 8005b4c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8005b4e:	4b22      	ldr	r3, [pc, #136]	@ (8005bd8 <MX_TIM2_Init+0xac>)
 8005b50:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8005b54:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 180-1;
 8005b56:	4b20      	ldr	r3, [pc, #128]	@ (8005bd8 <MX_TIM2_Init+0xac>)
 8005b58:	22b3      	movs	r2, #179	@ 0xb3
 8005b5a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005b5c:	4b1e      	ldr	r3, [pc, #120]	@ (8005bd8 <MX_TIM2_Init+0xac>)
 8005b5e:	2200      	movs	r2, #0
 8005b60:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10000-1;
 8005b62:	4b1d      	ldr	r3, [pc, #116]	@ (8005bd8 <MX_TIM2_Init+0xac>)
 8005b64:	f242 720f 	movw	r2, #9999	@ 0x270f
 8005b68:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005b6a:	4b1b      	ldr	r3, [pc, #108]	@ (8005bd8 <MX_TIM2_Init+0xac>)
 8005b6c:	2200      	movs	r2, #0
 8005b6e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005b70:	4b19      	ldr	r3, [pc, #100]	@ (8005bd8 <MX_TIM2_Init+0xac>)
 8005b72:	2200      	movs	r2, #0
 8005b74:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8005b76:	4818      	ldr	r0, [pc, #96]	@ (8005bd8 <MX_TIM2_Init+0xac>)
 8005b78:	f003 fb10 	bl	800919c <HAL_TIM_PWM_Init>
 8005b7c:	4603      	mov	r3, r0
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d001      	beq.n	8005b86 <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8005b82:	f004 fe61 	bl	800a848 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005b86:	2300      	movs	r3, #0
 8005b88:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005b8a:	2300      	movs	r3, #0
 8005b8c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8005b8e:	f107 0320 	add.w	r3, r7, #32
 8005b92:	4619      	mov	r1, r3
 8005b94:	4810      	ldr	r0, [pc, #64]	@ (8005bd8 <MX_TIM2_Init+0xac>)
 8005b96:	f003 fefb 	bl	8009990 <HAL_TIMEx_MasterConfigSynchronization>
 8005b9a:	4603      	mov	r3, r0
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d001      	beq.n	8005ba4 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8005ba0:	f004 fe52 	bl	800a848 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 8005ba4:	2370      	movs	r3, #112	@ 0x70
 8005ba6:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8005ba8:	2300      	movs	r3, #0
 8005baa:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005bac:	2300      	movs	r3, #0
 8005bae:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005bb0:	2300      	movs	r3, #0
 8005bb2:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8005bb4:	1d3b      	adds	r3, r7, #4
 8005bb6:	2204      	movs	r2, #4
 8005bb8:	4619      	mov	r1, r3
 8005bba:	4807      	ldr	r0, [pc, #28]	@ (8005bd8 <MX_TIM2_Init+0xac>)
 8005bbc:	f003 fbee 	bl	800939c <HAL_TIM_PWM_ConfigChannel>
 8005bc0:	4603      	mov	r3, r0
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d001      	beq.n	8005bca <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 8005bc6:	f004 fe3f 	bl	800a848 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8005bca:	4803      	ldr	r0, [pc, #12]	@ (8005bd8 <MX_TIM2_Init+0xac>)
 8005bcc:	f000 f946 	bl	8005e5c <HAL_TIM_MspPostInit>

}
 8005bd0:	bf00      	nop
 8005bd2:	3728      	adds	r7, #40	@ 0x28
 8005bd4:	46bd      	mov	sp, r7
 8005bd6:	bd80      	pop	{r7, pc}
 8005bd8:	20003e2c 	.word	0x20003e2c

08005bdc <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8005bdc:	b580      	push	{r7, lr}
 8005bde:	b08a      	sub	sp, #40	@ 0x28
 8005be0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005be2:	f107 0320 	add.w	r3, r7, #32
 8005be6:	2200      	movs	r2, #0
 8005be8:	601a      	str	r2, [r3, #0]
 8005bea:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005bec:	1d3b      	adds	r3, r7, #4
 8005bee:	2200      	movs	r2, #0
 8005bf0:	601a      	str	r2, [r3, #0]
 8005bf2:	605a      	str	r2, [r3, #4]
 8005bf4:	609a      	str	r2, [r3, #8]
 8005bf6:	60da      	str	r2, [r3, #12]
 8005bf8:	611a      	str	r2, [r3, #16]
 8005bfa:	615a      	str	r2, [r3, #20]
 8005bfc:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8005bfe:	4b32      	ldr	r3, [pc, #200]	@ (8005cc8 <MX_TIM3_Init+0xec>)
 8005c00:	4a32      	ldr	r2, [pc, #200]	@ (8005ccc <MX_TIM3_Init+0xf0>)
 8005c02:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 180-1;
 8005c04:	4b30      	ldr	r3, [pc, #192]	@ (8005cc8 <MX_TIM3_Init+0xec>)
 8005c06:	22b3      	movs	r2, #179	@ 0xb3
 8005c08:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005c0a:	4b2f      	ldr	r3, [pc, #188]	@ (8005cc8 <MX_TIM3_Init+0xec>)
 8005c0c:	2200      	movs	r2, #0
 8005c0e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 10000-1;
 8005c10:	4b2d      	ldr	r3, [pc, #180]	@ (8005cc8 <MX_TIM3_Init+0xec>)
 8005c12:	f242 720f 	movw	r2, #9999	@ 0x270f
 8005c16:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005c18:	4b2b      	ldr	r3, [pc, #172]	@ (8005cc8 <MX_TIM3_Init+0xec>)
 8005c1a:	2200      	movs	r2, #0
 8005c1c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005c1e:	4b2a      	ldr	r3, [pc, #168]	@ (8005cc8 <MX_TIM3_Init+0xec>)
 8005c20:	2200      	movs	r2, #0
 8005c22:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8005c24:	4828      	ldr	r0, [pc, #160]	@ (8005cc8 <MX_TIM3_Init+0xec>)
 8005c26:	f003 fab9 	bl	800919c <HAL_TIM_PWM_Init>
 8005c2a:	4603      	mov	r3, r0
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d001      	beq.n	8005c34 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8005c30:	f004 fe0a 	bl	800a848 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005c34:	2300      	movs	r3, #0
 8005c36:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005c38:	2300      	movs	r3, #0
 8005c3a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8005c3c:	f107 0320 	add.w	r3, r7, #32
 8005c40:	4619      	mov	r1, r3
 8005c42:	4821      	ldr	r0, [pc, #132]	@ (8005cc8 <MX_TIM3_Init+0xec>)
 8005c44:	f003 fea4 	bl	8009990 <HAL_TIMEx_MasterConfigSynchronization>
 8005c48:	4603      	mov	r3, r0
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d001      	beq.n	8005c52 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8005c4e:	f004 fdfb 	bl	800a848 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 8005c52:	2370      	movs	r3, #112	@ 0x70
 8005c54:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8005c56:	2300      	movs	r3, #0
 8005c58:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005c5a:	2300      	movs	r3, #0
 8005c5c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005c5e:	2300      	movs	r3, #0
 8005c60:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8005c62:	1d3b      	adds	r3, r7, #4
 8005c64:	2200      	movs	r2, #0
 8005c66:	4619      	mov	r1, r3
 8005c68:	4817      	ldr	r0, [pc, #92]	@ (8005cc8 <MX_TIM3_Init+0xec>)
 8005c6a:	f003 fb97 	bl	800939c <HAL_TIM_PWM_ConfigChannel>
 8005c6e:	4603      	mov	r3, r0
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d001      	beq.n	8005c78 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8005c74:	f004 fde8 	bl	800a848 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8005c78:	1d3b      	adds	r3, r7, #4
 8005c7a:	2204      	movs	r2, #4
 8005c7c:	4619      	mov	r1, r3
 8005c7e:	4812      	ldr	r0, [pc, #72]	@ (8005cc8 <MX_TIM3_Init+0xec>)
 8005c80:	f003 fb8c 	bl	800939c <HAL_TIM_PWM_ConfigChannel>
 8005c84:	4603      	mov	r3, r0
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d001      	beq.n	8005c8e <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8005c8a:	f004 fddd 	bl	800a848 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8005c8e:	1d3b      	adds	r3, r7, #4
 8005c90:	2208      	movs	r2, #8
 8005c92:	4619      	mov	r1, r3
 8005c94:	480c      	ldr	r0, [pc, #48]	@ (8005cc8 <MX_TIM3_Init+0xec>)
 8005c96:	f003 fb81 	bl	800939c <HAL_TIM_PWM_ConfigChannel>
 8005c9a:	4603      	mov	r3, r0
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	d001      	beq.n	8005ca4 <MX_TIM3_Init+0xc8>
  {
    Error_Handler();
 8005ca0:	f004 fdd2 	bl	800a848 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8005ca4:	1d3b      	adds	r3, r7, #4
 8005ca6:	220c      	movs	r2, #12
 8005ca8:	4619      	mov	r1, r3
 8005caa:	4807      	ldr	r0, [pc, #28]	@ (8005cc8 <MX_TIM3_Init+0xec>)
 8005cac:	f003 fb76 	bl	800939c <HAL_TIM_PWM_ConfigChannel>
 8005cb0:	4603      	mov	r3, r0
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	d001      	beq.n	8005cba <MX_TIM3_Init+0xde>
  {
    Error_Handler();
 8005cb6:	f004 fdc7 	bl	800a848 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8005cba:	4803      	ldr	r0, [pc, #12]	@ (8005cc8 <MX_TIM3_Init+0xec>)
 8005cbc:	f000 f8ce 	bl	8005e5c <HAL_TIM_MspPostInit>

}
 8005cc0:	bf00      	nop
 8005cc2:	3728      	adds	r7, #40	@ 0x28
 8005cc4:	46bd      	mov	sp, r7
 8005cc6:	bd80      	pop	{r7, pc}
 8005cc8:	20003e74 	.word	0x20003e74
 8005ccc:	40000400 	.word	0x40000400

08005cd0 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8005cd0:	b580      	push	{r7, lr}
 8005cd2:	b08a      	sub	sp, #40	@ 0x28
 8005cd4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005cd6:	f107 0320 	add.w	r3, r7, #32
 8005cda:	2200      	movs	r2, #0
 8005cdc:	601a      	str	r2, [r3, #0]
 8005cde:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005ce0:	1d3b      	adds	r3, r7, #4
 8005ce2:	2200      	movs	r2, #0
 8005ce4:	601a      	str	r2, [r3, #0]
 8005ce6:	605a      	str	r2, [r3, #4]
 8005ce8:	609a      	str	r2, [r3, #8]
 8005cea:	60da      	str	r2, [r3, #12]
 8005cec:	611a      	str	r2, [r3, #16]
 8005cee:	615a      	str	r2, [r3, #20]
 8005cf0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8005cf2:	4b27      	ldr	r3, [pc, #156]	@ (8005d90 <MX_TIM4_Init+0xc0>)
 8005cf4:	4a27      	ldr	r2, [pc, #156]	@ (8005d94 <MX_TIM4_Init+0xc4>)
 8005cf6:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 180-1;
 8005cf8:	4b25      	ldr	r3, [pc, #148]	@ (8005d90 <MX_TIM4_Init+0xc0>)
 8005cfa:	22b3      	movs	r2, #179	@ 0xb3
 8005cfc:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005cfe:	4b24      	ldr	r3, [pc, #144]	@ (8005d90 <MX_TIM4_Init+0xc0>)
 8005d00:	2200      	movs	r2, #0
 8005d02:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 10000-1;
 8005d04:	4b22      	ldr	r3, [pc, #136]	@ (8005d90 <MX_TIM4_Init+0xc0>)
 8005d06:	f242 720f 	movw	r2, #9999	@ 0x270f
 8005d0a:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005d0c:	4b20      	ldr	r3, [pc, #128]	@ (8005d90 <MX_TIM4_Init+0xc0>)
 8005d0e:	2200      	movs	r2, #0
 8005d10:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005d12:	4b1f      	ldr	r3, [pc, #124]	@ (8005d90 <MX_TIM4_Init+0xc0>)
 8005d14:	2200      	movs	r2, #0
 8005d16:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8005d18:	481d      	ldr	r0, [pc, #116]	@ (8005d90 <MX_TIM4_Init+0xc0>)
 8005d1a:	f003 fa3f 	bl	800919c <HAL_TIM_PWM_Init>
 8005d1e:	4603      	mov	r3, r0
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d001      	beq.n	8005d28 <MX_TIM4_Init+0x58>
  {
    Error_Handler();
 8005d24:	f004 fd90 	bl	800a848 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005d28:	2300      	movs	r3, #0
 8005d2a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005d2c:	2300      	movs	r3, #0
 8005d2e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8005d30:	f107 0320 	add.w	r3, r7, #32
 8005d34:	4619      	mov	r1, r3
 8005d36:	4816      	ldr	r0, [pc, #88]	@ (8005d90 <MX_TIM4_Init+0xc0>)
 8005d38:	f003 fe2a 	bl	8009990 <HAL_TIMEx_MasterConfigSynchronization>
 8005d3c:	4603      	mov	r3, r0
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d001      	beq.n	8005d46 <MX_TIM4_Init+0x76>
  {
    Error_Handler();
 8005d42:	f004 fd81 	bl	800a848 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 8005d46:	2370      	movs	r3, #112	@ 0x70
 8005d48:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8005d4a:	2300      	movs	r3, #0
 8005d4c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005d4e:	2300      	movs	r3, #0
 8005d50:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005d52:	2300      	movs	r3, #0
 8005d54:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8005d56:	1d3b      	adds	r3, r7, #4
 8005d58:	2200      	movs	r2, #0
 8005d5a:	4619      	mov	r1, r3
 8005d5c:	480c      	ldr	r0, [pc, #48]	@ (8005d90 <MX_TIM4_Init+0xc0>)
 8005d5e:	f003 fb1d 	bl	800939c <HAL_TIM_PWM_ConfigChannel>
 8005d62:	4603      	mov	r3, r0
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d001      	beq.n	8005d6c <MX_TIM4_Init+0x9c>
  {
    Error_Handler();
 8005d68:	f004 fd6e 	bl	800a848 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8005d6c:	1d3b      	adds	r3, r7, #4
 8005d6e:	2204      	movs	r2, #4
 8005d70:	4619      	mov	r1, r3
 8005d72:	4807      	ldr	r0, [pc, #28]	@ (8005d90 <MX_TIM4_Init+0xc0>)
 8005d74:	f003 fb12 	bl	800939c <HAL_TIM_PWM_ConfigChannel>
 8005d78:	4603      	mov	r3, r0
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d001      	beq.n	8005d82 <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 8005d7e:	f004 fd63 	bl	800a848 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8005d82:	4803      	ldr	r0, [pc, #12]	@ (8005d90 <MX_TIM4_Init+0xc0>)
 8005d84:	f000 f86a 	bl	8005e5c <HAL_TIM_MspPostInit>

}
 8005d88:	bf00      	nop
 8005d8a:	3728      	adds	r7, #40	@ 0x28
 8005d8c:	46bd      	mov	sp, r7
 8005d8e:	bd80      	pop	{r7, pc}
 8005d90:	20003ebc 	.word	0x20003ebc
 8005d94:	40000800 	.word	0x40000800

08005d98 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8005d98:	b480      	push	{r7}
 8005d9a:	b087      	sub	sp, #28
 8005d9c:	af00      	add	r7, sp, #0
 8005d9e:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	4a29      	ldr	r2, [pc, #164]	@ (8005e4c <HAL_TIM_PWM_MspInit+0xb4>)
 8005da6:	4293      	cmp	r3, r2
 8005da8:	d10e      	bne.n	8005dc8 <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8005daa:	2300      	movs	r3, #0
 8005dac:	617b      	str	r3, [r7, #20]
 8005dae:	4b28      	ldr	r3, [pc, #160]	@ (8005e50 <HAL_TIM_PWM_MspInit+0xb8>)
 8005db0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005db2:	4a27      	ldr	r2, [pc, #156]	@ (8005e50 <HAL_TIM_PWM_MspInit+0xb8>)
 8005db4:	f043 0301 	orr.w	r3, r3, #1
 8005db8:	6453      	str	r3, [r2, #68]	@ 0x44
 8005dba:	4b25      	ldr	r3, [pc, #148]	@ (8005e50 <HAL_TIM_PWM_MspInit+0xb8>)
 8005dbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005dbe:	f003 0301 	and.w	r3, r3, #1
 8005dc2:	617b      	str	r3, [r7, #20]
 8005dc4:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_TIM4_CLK_ENABLE();
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8005dc6:	e03a      	b.n	8005e3e <HAL_TIM_PWM_MspInit+0xa6>
  else if(tim_pwmHandle->Instance==TIM2)
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005dd0:	d10e      	bne.n	8005df0 <HAL_TIM_PWM_MspInit+0x58>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8005dd2:	2300      	movs	r3, #0
 8005dd4:	613b      	str	r3, [r7, #16]
 8005dd6:	4b1e      	ldr	r3, [pc, #120]	@ (8005e50 <HAL_TIM_PWM_MspInit+0xb8>)
 8005dd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005dda:	4a1d      	ldr	r2, [pc, #116]	@ (8005e50 <HAL_TIM_PWM_MspInit+0xb8>)
 8005ddc:	f043 0301 	orr.w	r3, r3, #1
 8005de0:	6413      	str	r3, [r2, #64]	@ 0x40
 8005de2:	4b1b      	ldr	r3, [pc, #108]	@ (8005e50 <HAL_TIM_PWM_MspInit+0xb8>)
 8005de4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005de6:	f003 0301 	and.w	r3, r3, #1
 8005dea:	613b      	str	r3, [r7, #16]
 8005dec:	693b      	ldr	r3, [r7, #16]
}
 8005dee:	e026      	b.n	8005e3e <HAL_TIM_PWM_MspInit+0xa6>
  else if(tim_pwmHandle->Instance==TIM3)
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	4a17      	ldr	r2, [pc, #92]	@ (8005e54 <HAL_TIM_PWM_MspInit+0xbc>)
 8005df6:	4293      	cmp	r3, r2
 8005df8:	d10e      	bne.n	8005e18 <HAL_TIM_PWM_MspInit+0x80>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8005dfa:	2300      	movs	r3, #0
 8005dfc:	60fb      	str	r3, [r7, #12]
 8005dfe:	4b14      	ldr	r3, [pc, #80]	@ (8005e50 <HAL_TIM_PWM_MspInit+0xb8>)
 8005e00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e02:	4a13      	ldr	r2, [pc, #76]	@ (8005e50 <HAL_TIM_PWM_MspInit+0xb8>)
 8005e04:	f043 0302 	orr.w	r3, r3, #2
 8005e08:	6413      	str	r3, [r2, #64]	@ 0x40
 8005e0a:	4b11      	ldr	r3, [pc, #68]	@ (8005e50 <HAL_TIM_PWM_MspInit+0xb8>)
 8005e0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e0e:	f003 0302 	and.w	r3, r3, #2
 8005e12:	60fb      	str	r3, [r7, #12]
 8005e14:	68fb      	ldr	r3, [r7, #12]
}
 8005e16:	e012      	b.n	8005e3e <HAL_TIM_PWM_MspInit+0xa6>
  else if(tim_pwmHandle->Instance==TIM4)
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	4a0e      	ldr	r2, [pc, #56]	@ (8005e58 <HAL_TIM_PWM_MspInit+0xc0>)
 8005e1e:	4293      	cmp	r3, r2
 8005e20:	d10d      	bne.n	8005e3e <HAL_TIM_PWM_MspInit+0xa6>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8005e22:	2300      	movs	r3, #0
 8005e24:	60bb      	str	r3, [r7, #8]
 8005e26:	4b0a      	ldr	r3, [pc, #40]	@ (8005e50 <HAL_TIM_PWM_MspInit+0xb8>)
 8005e28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e2a:	4a09      	ldr	r2, [pc, #36]	@ (8005e50 <HAL_TIM_PWM_MspInit+0xb8>)
 8005e2c:	f043 0304 	orr.w	r3, r3, #4
 8005e30:	6413      	str	r3, [r2, #64]	@ 0x40
 8005e32:	4b07      	ldr	r3, [pc, #28]	@ (8005e50 <HAL_TIM_PWM_MspInit+0xb8>)
 8005e34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e36:	f003 0304 	and.w	r3, r3, #4
 8005e3a:	60bb      	str	r3, [r7, #8]
 8005e3c:	68bb      	ldr	r3, [r7, #8]
}
 8005e3e:	bf00      	nop
 8005e40:	371c      	adds	r7, #28
 8005e42:	46bd      	mov	sp, r7
 8005e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e48:	4770      	bx	lr
 8005e4a:	bf00      	nop
 8005e4c:	40010000 	.word	0x40010000
 8005e50:	40023800 	.word	0x40023800
 8005e54:	40000400 	.word	0x40000400
 8005e58:	40000800 	.word	0x40000800

08005e5c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8005e5c:	b580      	push	{r7, lr}
 8005e5e:	b08c      	sub	sp, #48	@ 0x30
 8005e60:	af00      	add	r7, sp, #0
 8005e62:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005e64:	f107 031c 	add.w	r3, r7, #28
 8005e68:	2200      	movs	r2, #0
 8005e6a:	601a      	str	r2, [r3, #0]
 8005e6c:	605a      	str	r2, [r3, #4]
 8005e6e:	609a      	str	r2, [r3, #8]
 8005e70:	60da      	str	r2, [r3, #12]
 8005e72:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	4a48      	ldr	r2, [pc, #288]	@ (8005f9c <HAL_TIM_MspPostInit+0x140>)
 8005e7a:	4293      	cmp	r3, r2
 8005e7c:	d11f      	bne.n	8005ebe <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005e7e:	2300      	movs	r3, #0
 8005e80:	61bb      	str	r3, [r7, #24]
 8005e82:	4b47      	ldr	r3, [pc, #284]	@ (8005fa0 <HAL_TIM_MspPostInit+0x144>)
 8005e84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e86:	4a46      	ldr	r2, [pc, #280]	@ (8005fa0 <HAL_TIM_MspPostInit+0x144>)
 8005e88:	f043 0301 	orr.w	r3, r3, #1
 8005e8c:	6313      	str	r3, [r2, #48]	@ 0x30
 8005e8e:	4b44      	ldr	r3, [pc, #272]	@ (8005fa0 <HAL_TIM_MspPostInit+0x144>)
 8005e90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e92:	f003 0301 	and.w	r3, r3, #1
 8005e96:	61bb      	str	r3, [r7, #24]
 8005e98:	69bb      	ldr	r3, [r7, #24]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = BLDC_MOT_L_Pin|BLDC_MOT_R_Pin;
 8005e9a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8005e9e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005ea0:	2302      	movs	r3, #2
 8005ea2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005ea4:	2300      	movs	r3, #0
 8005ea6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005ea8:	2300      	movs	r3, #0
 8005eaa:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8005eac:	2301      	movs	r3, #1
 8005eae:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005eb0:	f107 031c 	add.w	r3, r7, #28
 8005eb4:	4619      	mov	r1, r3
 8005eb6:	483b      	ldr	r0, [pc, #236]	@ (8005fa4 <HAL_TIM_MspPostInit+0x148>)
 8005eb8:	f001 fc40 	bl	800773c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8005ebc:	e06a      	b.n	8005f94 <HAL_TIM_MspPostInit+0x138>
  else if(timHandle->Instance==TIM2)
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005ec6:	d11e      	bne.n	8005f06 <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005ec8:	2300      	movs	r3, #0
 8005eca:	617b      	str	r3, [r7, #20]
 8005ecc:	4b34      	ldr	r3, [pc, #208]	@ (8005fa0 <HAL_TIM_MspPostInit+0x144>)
 8005ece:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ed0:	4a33      	ldr	r2, [pc, #204]	@ (8005fa0 <HAL_TIM_MspPostInit+0x144>)
 8005ed2:	f043 0302 	orr.w	r3, r3, #2
 8005ed6:	6313      	str	r3, [r2, #48]	@ 0x30
 8005ed8:	4b31      	ldr	r3, [pc, #196]	@ (8005fa0 <HAL_TIM_MspPostInit+0x144>)
 8005eda:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005edc:	f003 0302 	and.w	r3, r3, #2
 8005ee0:	617b      	str	r3, [r7, #20]
 8005ee2:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = SERVO_FLAP_L_Pin;
 8005ee4:	2308      	movs	r3, #8
 8005ee6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005ee8:	2302      	movs	r3, #2
 8005eea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005eec:	2300      	movs	r3, #0
 8005eee:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005ef0:	2300      	movs	r3, #0
 8005ef2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8005ef4:	2301      	movs	r3, #1
 8005ef6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(SERVO_FLAP_L_GPIO_Port, &GPIO_InitStruct);
 8005ef8:	f107 031c 	add.w	r3, r7, #28
 8005efc:	4619      	mov	r1, r3
 8005efe:	482a      	ldr	r0, [pc, #168]	@ (8005fa8 <HAL_TIM_MspPostInit+0x14c>)
 8005f00:	f001 fc1c 	bl	800773c <HAL_GPIO_Init>
}
 8005f04:	e046      	b.n	8005f94 <HAL_TIM_MspPostInit+0x138>
  else if(timHandle->Instance==TIM3)
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	4a28      	ldr	r2, [pc, #160]	@ (8005fac <HAL_TIM_MspPostInit+0x150>)
 8005f0c:	4293      	cmp	r3, r2
 8005f0e:	d11e      	bne.n	8005f4e <HAL_TIM_MspPostInit+0xf2>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005f10:	2300      	movs	r3, #0
 8005f12:	613b      	str	r3, [r7, #16]
 8005f14:	4b22      	ldr	r3, [pc, #136]	@ (8005fa0 <HAL_TIM_MspPostInit+0x144>)
 8005f16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f18:	4a21      	ldr	r2, [pc, #132]	@ (8005fa0 <HAL_TIM_MspPostInit+0x144>)
 8005f1a:	f043 0302 	orr.w	r3, r3, #2
 8005f1e:	6313      	str	r3, [r2, #48]	@ 0x30
 8005f20:	4b1f      	ldr	r3, [pc, #124]	@ (8005fa0 <HAL_TIM_MspPostInit+0x144>)
 8005f22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f24:	f003 0302 	and.w	r3, r3, #2
 8005f28:	613b      	str	r3, [r7, #16]
 8005f2a:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = SERVO_FLAP_R_Pin|SERVO_AIL_L_Pin|SERVO_LAN_Pin|SERVO_ELE_Pin;
 8005f2c:	2333      	movs	r3, #51	@ 0x33
 8005f2e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005f30:	2302      	movs	r3, #2
 8005f32:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005f34:	2300      	movs	r3, #0
 8005f36:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005f38:	2300      	movs	r3, #0
 8005f3a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8005f3c:	2302      	movs	r3, #2
 8005f3e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005f40:	f107 031c 	add.w	r3, r7, #28
 8005f44:	4619      	mov	r1, r3
 8005f46:	4818      	ldr	r0, [pc, #96]	@ (8005fa8 <HAL_TIM_MspPostInit+0x14c>)
 8005f48:	f001 fbf8 	bl	800773c <HAL_GPIO_Init>
}
 8005f4c:	e022      	b.n	8005f94 <HAL_TIM_MspPostInit+0x138>
  else if(timHandle->Instance==TIM4)
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	4a17      	ldr	r2, [pc, #92]	@ (8005fb0 <HAL_TIM_MspPostInit+0x154>)
 8005f54:	4293      	cmp	r3, r2
 8005f56:	d11d      	bne.n	8005f94 <HAL_TIM_MspPostInit+0x138>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005f58:	2300      	movs	r3, #0
 8005f5a:	60fb      	str	r3, [r7, #12]
 8005f5c:	4b10      	ldr	r3, [pc, #64]	@ (8005fa0 <HAL_TIM_MspPostInit+0x144>)
 8005f5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f60:	4a0f      	ldr	r2, [pc, #60]	@ (8005fa0 <HAL_TIM_MspPostInit+0x144>)
 8005f62:	f043 0302 	orr.w	r3, r3, #2
 8005f66:	6313      	str	r3, [r2, #48]	@ 0x30
 8005f68:	4b0d      	ldr	r3, [pc, #52]	@ (8005fa0 <HAL_TIM_MspPostInit+0x144>)
 8005f6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f6c:	f003 0302 	and.w	r3, r3, #2
 8005f70:	60fb      	str	r3, [r7, #12]
 8005f72:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = SERVO_RUD_Pin|SERVO_AIL_R_Pin;
 8005f74:	23c0      	movs	r3, #192	@ 0xc0
 8005f76:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005f78:	2302      	movs	r3, #2
 8005f7a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005f7c:	2300      	movs	r3, #0
 8005f7e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005f80:	2300      	movs	r3, #0
 8005f82:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8005f84:	2302      	movs	r3, #2
 8005f86:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005f88:	f107 031c 	add.w	r3, r7, #28
 8005f8c:	4619      	mov	r1, r3
 8005f8e:	4806      	ldr	r0, [pc, #24]	@ (8005fa8 <HAL_TIM_MspPostInit+0x14c>)
 8005f90:	f001 fbd4 	bl	800773c <HAL_GPIO_Init>
}
 8005f94:	bf00      	nop
 8005f96:	3730      	adds	r7, #48	@ 0x30
 8005f98:	46bd      	mov	sp, r7
 8005f9a:	bd80      	pop	{r7, pc}
 8005f9c:	40010000 	.word	0x40010000
 8005fa0:	40023800 	.word	0x40023800
 8005fa4:	40020000 	.word	0x40020000
 8005fa8:	40020400 	.word	0x40020400
 8005fac:	40000400 	.word	0x40000400
 8005fb0:	40000800 	.word	0x40000800

08005fb4 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart6_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8005fb4:	b580      	push	{r7, lr}
 8005fb6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8005fb8:	4b11      	ldr	r3, [pc, #68]	@ (8006000 <MX_USART1_UART_Init+0x4c>)
 8005fba:	4a12      	ldr	r2, [pc, #72]	@ (8006004 <MX_USART1_UART_Init+0x50>)
 8005fbc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8005fbe:	4b10      	ldr	r3, [pc, #64]	@ (8006000 <MX_USART1_UART_Init+0x4c>)
 8005fc0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8005fc4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8005fc6:	4b0e      	ldr	r3, [pc, #56]	@ (8006000 <MX_USART1_UART_Init+0x4c>)
 8005fc8:	2200      	movs	r2, #0
 8005fca:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8005fcc:	4b0c      	ldr	r3, [pc, #48]	@ (8006000 <MX_USART1_UART_Init+0x4c>)
 8005fce:	2200      	movs	r2, #0
 8005fd0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8005fd2:	4b0b      	ldr	r3, [pc, #44]	@ (8006000 <MX_USART1_UART_Init+0x4c>)
 8005fd4:	2200      	movs	r2, #0
 8005fd6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8005fd8:	4b09      	ldr	r3, [pc, #36]	@ (8006000 <MX_USART1_UART_Init+0x4c>)
 8005fda:	220c      	movs	r2, #12
 8005fdc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005fde:	4b08      	ldr	r3, [pc, #32]	@ (8006000 <MX_USART1_UART_Init+0x4c>)
 8005fe0:	2200      	movs	r2, #0
 8005fe2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8005fe4:	4b06      	ldr	r3, [pc, #24]	@ (8006000 <MX_USART1_UART_Init+0x4c>)
 8005fe6:	2200      	movs	r2, #0
 8005fe8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8005fea:	4805      	ldr	r0, [pc, #20]	@ (8006000 <MX_USART1_UART_Init+0x4c>)
 8005fec:	f003 fd90 	bl	8009b10 <HAL_UART_Init>
 8005ff0:	4603      	mov	r3, r0
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d001      	beq.n	8005ffa <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8005ff6:	f004 fc27 	bl	800a848 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8005ffa:	bf00      	nop
 8005ffc:	bd80      	pop	{r7, pc}
 8005ffe:	bf00      	nop
 8006000:	20003f04 	.word	0x20003f04
 8006004:	40011000 	.word	0x40011000

08006008 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8006008:	b580      	push	{r7, lr}
 800600a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800600c:	4b10      	ldr	r3, [pc, #64]	@ (8006050 <MX_USART2_UART_Init+0x48>)
 800600e:	4a11      	ldr	r2, [pc, #68]	@ (8006054 <MX_USART2_UART_Init+0x4c>)
 8006010:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 416666;
 8006012:	4b0f      	ldr	r3, [pc, #60]	@ (8006050 <MX_USART2_UART_Init+0x48>)
 8006014:	4a10      	ldr	r2, [pc, #64]	@ (8006058 <MX_USART2_UART_Init+0x50>)
 8006016:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8006018:	4b0d      	ldr	r3, [pc, #52]	@ (8006050 <MX_USART2_UART_Init+0x48>)
 800601a:	2200      	movs	r2, #0
 800601c:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800601e:	4b0c      	ldr	r3, [pc, #48]	@ (8006050 <MX_USART2_UART_Init+0x48>)
 8006020:	2200      	movs	r2, #0
 8006022:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8006024:	4b0a      	ldr	r3, [pc, #40]	@ (8006050 <MX_USART2_UART_Init+0x48>)
 8006026:	2200      	movs	r2, #0
 8006028:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800602a:	4b09      	ldr	r3, [pc, #36]	@ (8006050 <MX_USART2_UART_Init+0x48>)
 800602c:	220c      	movs	r2, #12
 800602e:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8006030:	4b07      	ldr	r3, [pc, #28]	@ (8006050 <MX_USART2_UART_Init+0x48>)
 8006032:	2200      	movs	r2, #0
 8006034:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8006036:	4b06      	ldr	r3, [pc, #24]	@ (8006050 <MX_USART2_UART_Init+0x48>)
 8006038:	2200      	movs	r2, #0
 800603a:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800603c:	4804      	ldr	r0, [pc, #16]	@ (8006050 <MX_USART2_UART_Init+0x48>)
 800603e:	f003 fd67 	bl	8009b10 <HAL_UART_Init>
 8006042:	4603      	mov	r3, r0
 8006044:	2b00      	cmp	r3, #0
 8006046:	d001      	beq.n	800604c <MX_USART2_UART_Init+0x44>
  {
    Error_Handler();
 8006048:	f004 fbfe 	bl	800a848 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800604c:	bf00      	nop
 800604e:	bd80      	pop	{r7, pc}
 8006050:	20003f4c 	.word	0x20003f4c
 8006054:	40004400 	.word	0x40004400
 8006058:	00065b9a 	.word	0x00065b9a

0800605c <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 800605c:	b580      	push	{r7, lr}
 800605e:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8006060:	4b11      	ldr	r3, [pc, #68]	@ (80060a8 <MX_USART6_UART_Init+0x4c>)
 8006062:	4a12      	ldr	r2, [pc, #72]	@ (80060ac <MX_USART6_UART_Init+0x50>)
 8006064:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 38400;
 8006066:	4b10      	ldr	r3, [pc, #64]	@ (80060a8 <MX_USART6_UART_Init+0x4c>)
 8006068:	f44f 4216 	mov.w	r2, #38400	@ 0x9600
 800606c:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 800606e:	4b0e      	ldr	r3, [pc, #56]	@ (80060a8 <MX_USART6_UART_Init+0x4c>)
 8006070:	2200      	movs	r2, #0
 8006072:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8006074:	4b0c      	ldr	r3, [pc, #48]	@ (80060a8 <MX_USART6_UART_Init+0x4c>)
 8006076:	2200      	movs	r2, #0
 8006078:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 800607a:	4b0b      	ldr	r3, [pc, #44]	@ (80060a8 <MX_USART6_UART_Init+0x4c>)
 800607c:	2200      	movs	r2, #0
 800607e:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8006080:	4b09      	ldr	r3, [pc, #36]	@ (80060a8 <MX_USART6_UART_Init+0x4c>)
 8006082:	220c      	movs	r2, #12
 8006084:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8006086:	4b08      	ldr	r3, [pc, #32]	@ (80060a8 <MX_USART6_UART_Init+0x4c>)
 8006088:	2200      	movs	r2, #0
 800608a:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 800608c:	4b06      	ldr	r3, [pc, #24]	@ (80060a8 <MX_USART6_UART_Init+0x4c>)
 800608e:	2200      	movs	r2, #0
 8006090:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8006092:	4805      	ldr	r0, [pc, #20]	@ (80060a8 <MX_USART6_UART_Init+0x4c>)
 8006094:	f003 fd3c 	bl	8009b10 <HAL_UART_Init>
 8006098:	4603      	mov	r3, r0
 800609a:	2b00      	cmp	r3, #0
 800609c:	d001      	beq.n	80060a2 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 800609e:	f004 fbd3 	bl	800a848 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 80060a2:	bf00      	nop
 80060a4:	bd80      	pop	{r7, pc}
 80060a6:	bf00      	nop
 80060a8:	20003f94 	.word	0x20003f94
 80060ac:	40011400 	.word	0x40011400

080060b0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80060b0:	b580      	push	{r7, lr}
 80060b2:	b08e      	sub	sp, #56	@ 0x38
 80060b4:	af00      	add	r7, sp, #0
 80060b6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80060b8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80060bc:	2200      	movs	r2, #0
 80060be:	601a      	str	r2, [r3, #0]
 80060c0:	605a      	str	r2, [r3, #4]
 80060c2:	609a      	str	r2, [r3, #8]
 80060c4:	60da      	str	r2, [r3, #12]
 80060c6:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	4a96      	ldr	r2, [pc, #600]	@ (8006328 <HAL_UART_MspInit+0x278>)
 80060ce:	4293      	cmp	r3, r2
 80060d0:	f040 8092 	bne.w	80061f8 <HAL_UART_MspInit+0x148>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80060d4:	2300      	movs	r3, #0
 80060d6:	623b      	str	r3, [r7, #32]
 80060d8:	4b94      	ldr	r3, [pc, #592]	@ (800632c <HAL_UART_MspInit+0x27c>)
 80060da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80060dc:	4a93      	ldr	r2, [pc, #588]	@ (800632c <HAL_UART_MspInit+0x27c>)
 80060de:	f043 0310 	orr.w	r3, r3, #16
 80060e2:	6453      	str	r3, [r2, #68]	@ 0x44
 80060e4:	4b91      	ldr	r3, [pc, #580]	@ (800632c <HAL_UART_MspInit+0x27c>)
 80060e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80060e8:	f003 0310 	and.w	r3, r3, #16
 80060ec:	623b      	str	r3, [r7, #32]
 80060ee:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80060f0:	2300      	movs	r3, #0
 80060f2:	61fb      	str	r3, [r7, #28]
 80060f4:	4b8d      	ldr	r3, [pc, #564]	@ (800632c <HAL_UART_MspInit+0x27c>)
 80060f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80060f8:	4a8c      	ldr	r2, [pc, #560]	@ (800632c <HAL_UART_MspInit+0x27c>)
 80060fa:	f043 0301 	orr.w	r3, r3, #1
 80060fe:	6313      	str	r3, [r2, #48]	@ 0x30
 8006100:	4b8a      	ldr	r3, [pc, #552]	@ (800632c <HAL_UART_MspInit+0x27c>)
 8006102:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006104:	f003 0301 	and.w	r3, r3, #1
 8006108:	61fb      	str	r3, [r7, #28]
 800610a:	69fb      	ldr	r3, [r7, #28]
    /**USART1 GPIO Configuration
    PA10     ------> USART1_RX
    PA15     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = TLM_RX_Pin|TLM_TX_Pin;
 800610c:	f44f 4304 	mov.w	r3, #33792	@ 0x8400
 8006110:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006112:	2302      	movs	r3, #2
 8006114:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006116:	2300      	movs	r3, #0
 8006118:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800611a:	2303      	movs	r3, #3
 800611c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800611e:	2307      	movs	r3, #7
 8006120:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006122:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006126:	4619      	mov	r1, r3
 8006128:	4881      	ldr	r0, [pc, #516]	@ (8006330 <HAL_UART_MspInit+0x280>)
 800612a:	f001 fb07 	bl	800773c <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 800612e:	4b81      	ldr	r3, [pc, #516]	@ (8006334 <HAL_UART_MspInit+0x284>)
 8006130:	4a81      	ldr	r2, [pc, #516]	@ (8006338 <HAL_UART_MspInit+0x288>)
 8006132:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8006134:	4b7f      	ldr	r3, [pc, #508]	@ (8006334 <HAL_UART_MspInit+0x284>)
 8006136:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800613a:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800613c:	4b7d      	ldr	r3, [pc, #500]	@ (8006334 <HAL_UART_MspInit+0x284>)
 800613e:	2200      	movs	r2, #0
 8006140:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8006142:	4b7c      	ldr	r3, [pc, #496]	@ (8006334 <HAL_UART_MspInit+0x284>)
 8006144:	2200      	movs	r2, #0
 8006146:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8006148:	4b7a      	ldr	r3, [pc, #488]	@ (8006334 <HAL_UART_MspInit+0x284>)
 800614a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800614e:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8006150:	4b78      	ldr	r3, [pc, #480]	@ (8006334 <HAL_UART_MspInit+0x284>)
 8006152:	2200      	movs	r2, #0
 8006154:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8006156:	4b77      	ldr	r3, [pc, #476]	@ (8006334 <HAL_UART_MspInit+0x284>)
 8006158:	2200      	movs	r2, #0
 800615a:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 800615c:	4b75      	ldr	r3, [pc, #468]	@ (8006334 <HAL_UART_MspInit+0x284>)
 800615e:	2200      	movs	r2, #0
 8006160:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8006162:	4b74      	ldr	r3, [pc, #464]	@ (8006334 <HAL_UART_MspInit+0x284>)
 8006164:	2200      	movs	r2, #0
 8006166:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8006168:	4b72      	ldr	r3, [pc, #456]	@ (8006334 <HAL_UART_MspInit+0x284>)
 800616a:	2200      	movs	r2, #0
 800616c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 800616e:	4871      	ldr	r0, [pc, #452]	@ (8006334 <HAL_UART_MspInit+0x284>)
 8006170:	f000 ff74 	bl	800705c <HAL_DMA_Init>
 8006174:	4603      	mov	r3, r0
 8006176:	2b00      	cmp	r3, #0
 8006178:	d001      	beq.n	800617e <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 800617a:	f004 fb65 	bl	800a848 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	4a6c      	ldr	r2, [pc, #432]	@ (8006334 <HAL_UART_MspInit+0x284>)
 8006182:	63da      	str	r2, [r3, #60]	@ 0x3c
 8006184:	4a6b      	ldr	r2, [pc, #428]	@ (8006334 <HAL_UART_MspInit+0x284>)
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream7;
 800618a:	4b6c      	ldr	r3, [pc, #432]	@ (800633c <HAL_UART_MspInit+0x28c>)
 800618c:	4a6c      	ldr	r2, [pc, #432]	@ (8006340 <HAL_UART_MspInit+0x290>)
 800618e:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 8006190:	4b6a      	ldr	r3, [pc, #424]	@ (800633c <HAL_UART_MspInit+0x28c>)
 8006192:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8006196:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8006198:	4b68      	ldr	r3, [pc, #416]	@ (800633c <HAL_UART_MspInit+0x28c>)
 800619a:	2240      	movs	r2, #64	@ 0x40
 800619c:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800619e:	4b67      	ldr	r3, [pc, #412]	@ (800633c <HAL_UART_MspInit+0x28c>)
 80061a0:	2200      	movs	r2, #0
 80061a2:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80061a4:	4b65      	ldr	r3, [pc, #404]	@ (800633c <HAL_UART_MspInit+0x28c>)
 80061a6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80061aa:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80061ac:	4b63      	ldr	r3, [pc, #396]	@ (800633c <HAL_UART_MspInit+0x28c>)
 80061ae:	2200      	movs	r2, #0
 80061b0:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80061b2:	4b62      	ldr	r3, [pc, #392]	@ (800633c <HAL_UART_MspInit+0x28c>)
 80061b4:	2200      	movs	r2, #0
 80061b6:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 80061b8:	4b60      	ldr	r3, [pc, #384]	@ (800633c <HAL_UART_MspInit+0x28c>)
 80061ba:	2200      	movs	r2, #0
 80061bc:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80061be:	4b5f      	ldr	r3, [pc, #380]	@ (800633c <HAL_UART_MspInit+0x28c>)
 80061c0:	2200      	movs	r2, #0
 80061c2:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80061c4:	4b5d      	ldr	r3, [pc, #372]	@ (800633c <HAL_UART_MspInit+0x28c>)
 80061c6:	2200      	movs	r2, #0
 80061c8:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 80061ca:	485c      	ldr	r0, [pc, #368]	@ (800633c <HAL_UART_MspInit+0x28c>)
 80061cc:	f000 ff46 	bl	800705c <HAL_DMA_Init>
 80061d0:	4603      	mov	r3, r0
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d001      	beq.n	80061da <HAL_UART_MspInit+0x12a>
    {
      Error_Handler();
 80061d6:	f004 fb37 	bl	800a848 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	4a57      	ldr	r2, [pc, #348]	@ (800633c <HAL_UART_MspInit+0x28c>)
 80061de:	639a      	str	r2, [r3, #56]	@ 0x38
 80061e0:	4a56      	ldr	r2, [pc, #344]	@ (800633c <HAL_UART_MspInit+0x28c>)
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80061e6:	2200      	movs	r2, #0
 80061e8:	2100      	movs	r1, #0
 80061ea:	2025      	movs	r0, #37	@ 0x25
 80061ec:	f000 feff 	bl	8006fee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80061f0:	2025      	movs	r0, #37	@ 0x25
 80061f2:	f000 ff18 	bl	8007026 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 80061f6:	e146      	b.n	8006486 <HAL_UART_MspInit+0x3d6>
  else if(uartHandle->Instance==USART2)
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	4a51      	ldr	r2, [pc, #324]	@ (8006344 <HAL_UART_MspInit+0x294>)
 80061fe:	4293      	cmp	r3, r2
 8006200:	f040 80aa 	bne.w	8006358 <HAL_UART_MspInit+0x2a8>
    __HAL_RCC_USART2_CLK_ENABLE();
 8006204:	2300      	movs	r3, #0
 8006206:	61bb      	str	r3, [r7, #24]
 8006208:	4b48      	ldr	r3, [pc, #288]	@ (800632c <HAL_UART_MspInit+0x27c>)
 800620a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800620c:	4a47      	ldr	r2, [pc, #284]	@ (800632c <HAL_UART_MspInit+0x27c>)
 800620e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006212:	6413      	str	r3, [r2, #64]	@ 0x40
 8006214:	4b45      	ldr	r3, [pc, #276]	@ (800632c <HAL_UART_MspInit+0x27c>)
 8006216:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006218:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800621c:	61bb      	str	r3, [r7, #24]
 800621e:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006220:	2300      	movs	r3, #0
 8006222:	617b      	str	r3, [r7, #20]
 8006224:	4b41      	ldr	r3, [pc, #260]	@ (800632c <HAL_UART_MspInit+0x27c>)
 8006226:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006228:	4a40      	ldr	r2, [pc, #256]	@ (800632c <HAL_UART_MspInit+0x27c>)
 800622a:	f043 0301 	orr.w	r3, r3, #1
 800622e:	6313      	str	r3, [r2, #48]	@ 0x30
 8006230:	4b3e      	ldr	r3, [pc, #248]	@ (800632c <HAL_UART_MspInit+0x27c>)
 8006232:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006234:	f003 0301 	and.w	r3, r3, #1
 8006238:	617b      	str	r3, [r7, #20]
 800623a:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = RECEIVER_TX_Pin|RECEIVER_RX_Pin;
 800623c:	230c      	movs	r3, #12
 800623e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006240:	2302      	movs	r3, #2
 8006242:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006244:	2300      	movs	r3, #0
 8006246:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006248:	2303      	movs	r3, #3
 800624a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800624c:	2307      	movs	r3, #7
 800624e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006250:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006254:	4619      	mov	r1, r3
 8006256:	4836      	ldr	r0, [pc, #216]	@ (8006330 <HAL_UART_MspInit+0x280>)
 8006258:	f001 fa70 	bl	800773c <HAL_GPIO_Init>
    hdma_usart2_tx.Instance = DMA1_Stream6;
 800625c:	4b3a      	ldr	r3, [pc, #232]	@ (8006348 <HAL_UART_MspInit+0x298>)
 800625e:	4a3b      	ldr	r2, [pc, #236]	@ (800634c <HAL_UART_MspInit+0x29c>)
 8006260:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 8006262:	4b39      	ldr	r3, [pc, #228]	@ (8006348 <HAL_UART_MspInit+0x298>)
 8006264:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8006268:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800626a:	4b37      	ldr	r3, [pc, #220]	@ (8006348 <HAL_UART_MspInit+0x298>)
 800626c:	2240      	movs	r2, #64	@ 0x40
 800626e:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8006270:	4b35      	ldr	r3, [pc, #212]	@ (8006348 <HAL_UART_MspInit+0x298>)
 8006272:	2200      	movs	r2, #0
 8006274:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8006276:	4b34      	ldr	r3, [pc, #208]	@ (8006348 <HAL_UART_MspInit+0x298>)
 8006278:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800627c:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800627e:	4b32      	ldr	r3, [pc, #200]	@ (8006348 <HAL_UART_MspInit+0x298>)
 8006280:	2200      	movs	r2, #0
 8006282:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8006284:	4b30      	ldr	r3, [pc, #192]	@ (8006348 <HAL_UART_MspInit+0x298>)
 8006286:	2200      	movs	r2, #0
 8006288:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 800628a:	4b2f      	ldr	r3, [pc, #188]	@ (8006348 <HAL_UART_MspInit+0x298>)
 800628c:	2200      	movs	r2, #0
 800628e:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8006290:	4b2d      	ldr	r3, [pc, #180]	@ (8006348 <HAL_UART_MspInit+0x298>)
 8006292:	2200      	movs	r2, #0
 8006294:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8006296:	4b2c      	ldr	r3, [pc, #176]	@ (8006348 <HAL_UART_MspInit+0x298>)
 8006298:	2200      	movs	r2, #0
 800629a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 800629c:	482a      	ldr	r0, [pc, #168]	@ (8006348 <HAL_UART_MspInit+0x298>)
 800629e:	f000 fedd 	bl	800705c <HAL_DMA_Init>
 80062a2:	4603      	mov	r3, r0
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d001      	beq.n	80062ac <HAL_UART_MspInit+0x1fc>
      Error_Handler();
 80062a8:	f004 face 	bl	800a848 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	4a26      	ldr	r2, [pc, #152]	@ (8006348 <HAL_UART_MspInit+0x298>)
 80062b0:	639a      	str	r2, [r3, #56]	@ 0x38
 80062b2:	4a25      	ldr	r2, [pc, #148]	@ (8006348 <HAL_UART_MspInit+0x298>)
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_usart2_rx.Instance = DMA1_Stream5;
 80062b8:	4b25      	ldr	r3, [pc, #148]	@ (8006350 <HAL_UART_MspInit+0x2a0>)
 80062ba:	4a26      	ldr	r2, [pc, #152]	@ (8006354 <HAL_UART_MspInit+0x2a4>)
 80062bc:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 80062be:	4b24      	ldr	r3, [pc, #144]	@ (8006350 <HAL_UART_MspInit+0x2a0>)
 80062c0:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80062c4:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80062c6:	4b22      	ldr	r3, [pc, #136]	@ (8006350 <HAL_UART_MspInit+0x2a0>)
 80062c8:	2200      	movs	r2, #0
 80062ca:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80062cc:	4b20      	ldr	r3, [pc, #128]	@ (8006350 <HAL_UART_MspInit+0x2a0>)
 80062ce:	2200      	movs	r2, #0
 80062d0:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80062d2:	4b1f      	ldr	r3, [pc, #124]	@ (8006350 <HAL_UART_MspInit+0x2a0>)
 80062d4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80062d8:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80062da:	4b1d      	ldr	r3, [pc, #116]	@ (8006350 <HAL_UART_MspInit+0x2a0>)
 80062dc:	2200      	movs	r2, #0
 80062de:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80062e0:	4b1b      	ldr	r3, [pc, #108]	@ (8006350 <HAL_UART_MspInit+0x2a0>)
 80062e2:	2200      	movs	r2, #0
 80062e4:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 80062e6:	4b1a      	ldr	r3, [pc, #104]	@ (8006350 <HAL_UART_MspInit+0x2a0>)
 80062e8:	2200      	movs	r2, #0
 80062ea:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80062ec:	4b18      	ldr	r3, [pc, #96]	@ (8006350 <HAL_UART_MspInit+0x2a0>)
 80062ee:	2200      	movs	r2, #0
 80062f0:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80062f2:	4b17      	ldr	r3, [pc, #92]	@ (8006350 <HAL_UART_MspInit+0x2a0>)
 80062f4:	2200      	movs	r2, #0
 80062f6:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80062f8:	4815      	ldr	r0, [pc, #84]	@ (8006350 <HAL_UART_MspInit+0x2a0>)
 80062fa:	f000 feaf 	bl	800705c <HAL_DMA_Init>
 80062fe:	4603      	mov	r3, r0
 8006300:	2b00      	cmp	r3, #0
 8006302:	d001      	beq.n	8006308 <HAL_UART_MspInit+0x258>
      Error_Handler();
 8006304:	f004 faa0 	bl	800a848 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	4a11      	ldr	r2, [pc, #68]	@ (8006350 <HAL_UART_MspInit+0x2a0>)
 800630c:	63da      	str	r2, [r3, #60]	@ 0x3c
 800630e:	4a10      	ldr	r2, [pc, #64]	@ (8006350 <HAL_UART_MspInit+0x2a0>)
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8006314:	2200      	movs	r2, #0
 8006316:	2100      	movs	r1, #0
 8006318:	2026      	movs	r0, #38	@ 0x26
 800631a:	f000 fe68 	bl	8006fee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800631e:	2026      	movs	r0, #38	@ 0x26
 8006320:	f000 fe81 	bl	8007026 <HAL_NVIC_EnableIRQ>
}
 8006324:	e0af      	b.n	8006486 <HAL_UART_MspInit+0x3d6>
 8006326:	bf00      	nop
 8006328:	40011000 	.word	0x40011000
 800632c:	40023800 	.word	0x40023800
 8006330:	40020000 	.word	0x40020000
 8006334:	20003fdc 	.word	0x20003fdc
 8006338:	40026440 	.word	0x40026440
 800633c:	2000403c 	.word	0x2000403c
 8006340:	400264b8 	.word	0x400264b8
 8006344:	40004400 	.word	0x40004400
 8006348:	2000409c 	.word	0x2000409c
 800634c:	400260a0 	.word	0x400260a0
 8006350:	200040fc 	.word	0x200040fc
 8006354:	40026088 	.word	0x40026088
  else if(uartHandle->Instance==USART6)
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	4a4c      	ldr	r2, [pc, #304]	@ (8006490 <HAL_UART_MspInit+0x3e0>)
 800635e:	4293      	cmp	r3, r2
 8006360:	f040 8091 	bne.w	8006486 <HAL_UART_MspInit+0x3d6>
    __HAL_RCC_USART6_CLK_ENABLE();
 8006364:	2300      	movs	r3, #0
 8006366:	613b      	str	r3, [r7, #16]
 8006368:	4b4a      	ldr	r3, [pc, #296]	@ (8006494 <HAL_UART_MspInit+0x3e4>)
 800636a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800636c:	4a49      	ldr	r2, [pc, #292]	@ (8006494 <HAL_UART_MspInit+0x3e4>)
 800636e:	f043 0320 	orr.w	r3, r3, #32
 8006372:	6453      	str	r3, [r2, #68]	@ 0x44
 8006374:	4b47      	ldr	r3, [pc, #284]	@ (8006494 <HAL_UART_MspInit+0x3e4>)
 8006376:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006378:	f003 0320 	and.w	r3, r3, #32
 800637c:	613b      	str	r3, [r7, #16]
 800637e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006380:	2300      	movs	r3, #0
 8006382:	60fb      	str	r3, [r7, #12]
 8006384:	4b43      	ldr	r3, [pc, #268]	@ (8006494 <HAL_UART_MspInit+0x3e4>)
 8006386:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006388:	4a42      	ldr	r2, [pc, #264]	@ (8006494 <HAL_UART_MspInit+0x3e4>)
 800638a:	f043 0301 	orr.w	r3, r3, #1
 800638e:	6313      	str	r3, [r2, #48]	@ 0x30
 8006390:	4b40      	ldr	r3, [pc, #256]	@ (8006494 <HAL_UART_MspInit+0x3e4>)
 8006392:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006394:	f003 0301 	and.w	r3, r3, #1
 8006398:	60fb      	str	r3, [r7, #12]
 800639a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = NEOM8N_TX_Pin|NEOM8N_RX_Pin;
 800639c:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80063a0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80063a2:	2302      	movs	r3, #2
 80063a4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80063a6:	2300      	movs	r3, #0
 80063a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80063aa:	2303      	movs	r3, #3
 80063ac:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 80063ae:	2308      	movs	r3, #8
 80063b0:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80063b2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80063b6:	4619      	mov	r1, r3
 80063b8:	4837      	ldr	r0, [pc, #220]	@ (8006498 <HAL_UART_MspInit+0x3e8>)
 80063ba:	f001 f9bf 	bl	800773c <HAL_GPIO_Init>
    hdma_usart6_rx.Instance = DMA2_Stream1;
 80063be:	4b37      	ldr	r3, [pc, #220]	@ (800649c <HAL_UART_MspInit+0x3ec>)
 80063c0:	4a37      	ldr	r2, [pc, #220]	@ (80064a0 <HAL_UART_MspInit+0x3f0>)
 80063c2:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 80063c4:	4b35      	ldr	r3, [pc, #212]	@ (800649c <HAL_UART_MspInit+0x3ec>)
 80063c6:	f04f 6220 	mov.w	r2, #167772160	@ 0xa000000
 80063ca:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80063cc:	4b33      	ldr	r3, [pc, #204]	@ (800649c <HAL_UART_MspInit+0x3ec>)
 80063ce:	2200      	movs	r2, #0
 80063d0:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80063d2:	4b32      	ldr	r3, [pc, #200]	@ (800649c <HAL_UART_MspInit+0x3ec>)
 80063d4:	2200      	movs	r2, #0
 80063d6:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 80063d8:	4b30      	ldr	r3, [pc, #192]	@ (800649c <HAL_UART_MspInit+0x3ec>)
 80063da:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80063de:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80063e0:	4b2e      	ldr	r3, [pc, #184]	@ (800649c <HAL_UART_MspInit+0x3ec>)
 80063e2:	2200      	movs	r2, #0
 80063e4:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80063e6:	4b2d      	ldr	r3, [pc, #180]	@ (800649c <HAL_UART_MspInit+0x3ec>)
 80063e8:	2200      	movs	r2, #0
 80063ea:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_NORMAL;
 80063ec:	4b2b      	ldr	r3, [pc, #172]	@ (800649c <HAL_UART_MspInit+0x3ec>)
 80063ee:	2200      	movs	r2, #0
 80063f0:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_LOW;
 80063f2:	4b2a      	ldr	r3, [pc, #168]	@ (800649c <HAL_UART_MspInit+0x3ec>)
 80063f4:	2200      	movs	r2, #0
 80063f6:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80063f8:	4b28      	ldr	r3, [pc, #160]	@ (800649c <HAL_UART_MspInit+0x3ec>)
 80063fa:	2200      	movs	r2, #0
 80063fc:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 80063fe:	4827      	ldr	r0, [pc, #156]	@ (800649c <HAL_UART_MspInit+0x3ec>)
 8006400:	f000 fe2c 	bl	800705c <HAL_DMA_Init>
 8006404:	4603      	mov	r3, r0
 8006406:	2b00      	cmp	r3, #0
 8006408:	d001      	beq.n	800640e <HAL_UART_MspInit+0x35e>
      Error_Handler();
 800640a:	f004 fa1d 	bl	800a848 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart6_rx);
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	4a22      	ldr	r2, [pc, #136]	@ (800649c <HAL_UART_MspInit+0x3ec>)
 8006412:	63da      	str	r2, [r3, #60]	@ 0x3c
 8006414:	4a21      	ldr	r2, [pc, #132]	@ (800649c <HAL_UART_MspInit+0x3ec>)
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_usart6_tx.Instance = DMA2_Stream6;
 800641a:	4b22      	ldr	r3, [pc, #136]	@ (80064a4 <HAL_UART_MspInit+0x3f4>)
 800641c:	4a22      	ldr	r2, [pc, #136]	@ (80064a8 <HAL_UART_MspInit+0x3f8>)
 800641e:	601a      	str	r2, [r3, #0]
    hdma_usart6_tx.Init.Channel = DMA_CHANNEL_5;
 8006420:	4b20      	ldr	r3, [pc, #128]	@ (80064a4 <HAL_UART_MspInit+0x3f4>)
 8006422:	f04f 6220 	mov.w	r2, #167772160	@ 0xa000000
 8006426:	605a      	str	r2, [r3, #4]
    hdma_usart6_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8006428:	4b1e      	ldr	r3, [pc, #120]	@ (80064a4 <HAL_UART_MspInit+0x3f4>)
 800642a:	2240      	movs	r2, #64	@ 0x40
 800642c:	609a      	str	r2, [r3, #8]
    hdma_usart6_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800642e:	4b1d      	ldr	r3, [pc, #116]	@ (80064a4 <HAL_UART_MspInit+0x3f4>)
 8006430:	2200      	movs	r2, #0
 8006432:	60da      	str	r2, [r3, #12]
    hdma_usart6_tx.Init.MemInc = DMA_MINC_ENABLE;
 8006434:	4b1b      	ldr	r3, [pc, #108]	@ (80064a4 <HAL_UART_MspInit+0x3f4>)
 8006436:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800643a:	611a      	str	r2, [r3, #16]
    hdma_usart6_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800643c:	4b19      	ldr	r3, [pc, #100]	@ (80064a4 <HAL_UART_MspInit+0x3f4>)
 800643e:	2200      	movs	r2, #0
 8006440:	615a      	str	r2, [r3, #20]
    hdma_usart6_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8006442:	4b18      	ldr	r3, [pc, #96]	@ (80064a4 <HAL_UART_MspInit+0x3f4>)
 8006444:	2200      	movs	r2, #0
 8006446:	619a      	str	r2, [r3, #24]
    hdma_usart6_tx.Init.Mode = DMA_NORMAL;
 8006448:	4b16      	ldr	r3, [pc, #88]	@ (80064a4 <HAL_UART_MspInit+0x3f4>)
 800644a:	2200      	movs	r2, #0
 800644c:	61da      	str	r2, [r3, #28]
    hdma_usart6_tx.Init.Priority = DMA_PRIORITY_LOW;
 800644e:	4b15      	ldr	r3, [pc, #84]	@ (80064a4 <HAL_UART_MspInit+0x3f4>)
 8006450:	2200      	movs	r2, #0
 8006452:	621a      	str	r2, [r3, #32]
    hdma_usart6_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8006454:	4b13      	ldr	r3, [pc, #76]	@ (80064a4 <HAL_UART_MspInit+0x3f4>)
 8006456:	2200      	movs	r2, #0
 8006458:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart6_tx) != HAL_OK)
 800645a:	4812      	ldr	r0, [pc, #72]	@ (80064a4 <HAL_UART_MspInit+0x3f4>)
 800645c:	f000 fdfe 	bl	800705c <HAL_DMA_Init>
 8006460:	4603      	mov	r3, r0
 8006462:	2b00      	cmp	r3, #0
 8006464:	d001      	beq.n	800646a <HAL_UART_MspInit+0x3ba>
      Error_Handler();
 8006466:	f004 f9ef 	bl	800a848 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart6_tx);
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	4a0d      	ldr	r2, [pc, #52]	@ (80064a4 <HAL_UART_MspInit+0x3f4>)
 800646e:	639a      	str	r2, [r3, #56]	@ 0x38
 8006470:	4a0c      	ldr	r2, [pc, #48]	@ (80064a4 <HAL_UART_MspInit+0x3f4>)
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 8006476:	2200      	movs	r2, #0
 8006478:	2100      	movs	r1, #0
 800647a:	2047      	movs	r0, #71	@ 0x47
 800647c:	f000 fdb7 	bl	8006fee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8006480:	2047      	movs	r0, #71	@ 0x47
 8006482:	f000 fdd0 	bl	8007026 <HAL_NVIC_EnableIRQ>
}
 8006486:	bf00      	nop
 8006488:	3738      	adds	r7, #56	@ 0x38
 800648a:	46bd      	mov	sp, r7
 800648c:	bd80      	pop	{r7, pc}
 800648e:	bf00      	nop
 8006490:	40011400 	.word	0x40011400
 8006494:	40023800 	.word	0x40023800
 8006498:	40020000 	.word	0x40020000
 800649c:	2000415c 	.word	0x2000415c
 80064a0:	40026428 	.word	0x40026428
 80064a4:	200041bc 	.word	0x200041bc
 80064a8:	400264a0 	.word	0x400264a0

080064ac <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80064ac:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80064e4 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80064b0:	f7ff fa98 	bl	80059e4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80064b4:	480c      	ldr	r0, [pc, #48]	@ (80064e8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80064b6:	490d      	ldr	r1, [pc, #52]	@ (80064ec <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80064b8:	4a0d      	ldr	r2, [pc, #52]	@ (80064f0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80064ba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80064bc:	e002      	b.n	80064c4 <LoopCopyDataInit>

080064be <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80064be:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80064c0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80064c2:	3304      	adds	r3, #4

080064c4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80064c4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80064c6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80064c8:	d3f9      	bcc.n	80064be <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80064ca:	4a0a      	ldr	r2, [pc, #40]	@ (80064f4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80064cc:	4c0a      	ldr	r4, [pc, #40]	@ (80064f8 <LoopFillZerobss+0x22>)
  movs r3, #0
 80064ce:	2300      	movs	r3, #0
  b LoopFillZerobss
 80064d0:	e001      	b.n	80064d6 <LoopFillZerobss>

080064d2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80064d2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80064d4:	3204      	adds	r2, #4

080064d6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80064d6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80064d8:	d3fb      	bcc.n	80064d2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80064da:	f004 fb69 	bl	800abb0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80064de:	f7fe fbbf 	bl	8004c60 <main>
  bx  lr    
 80064e2:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80064e4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80064e8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80064ec:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 80064f0:	0800cb08 	.word	0x0800cb08
  ldr r2, =_sbss
 80064f4:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 80064f8:	2000436c 	.word	0x2000436c

080064fc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80064fc:	e7fe      	b.n	80064fc <ADC_IRQHandler>
	...

08006500 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8006500:	b580      	push	{r7, lr}
 8006502:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8006504:	4b0e      	ldr	r3, [pc, #56]	@ (8006540 <HAL_Init+0x40>)
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	4a0d      	ldr	r2, [pc, #52]	@ (8006540 <HAL_Init+0x40>)
 800650a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800650e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8006510:	4b0b      	ldr	r3, [pc, #44]	@ (8006540 <HAL_Init+0x40>)
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	4a0a      	ldr	r2, [pc, #40]	@ (8006540 <HAL_Init+0x40>)
 8006516:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800651a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800651c:	4b08      	ldr	r3, [pc, #32]	@ (8006540 <HAL_Init+0x40>)
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	4a07      	ldr	r2, [pc, #28]	@ (8006540 <HAL_Init+0x40>)
 8006522:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006526:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8006528:	2003      	movs	r0, #3
 800652a:	f000 fd55 	bl	8006fd8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800652e:	200f      	movs	r0, #15
 8006530:	f000 f808 	bl	8006544 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8006534:	f7ff f8fc 	bl	8005730 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8006538:	2300      	movs	r3, #0
}
 800653a:	4618      	mov	r0, r3
 800653c:	bd80      	pop	{r7, pc}
 800653e:	bf00      	nop
 8006540:	40023c00 	.word	0x40023c00

08006544 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8006544:	b580      	push	{r7, lr}
 8006546:	b082      	sub	sp, #8
 8006548:	af00      	add	r7, sp, #0
 800654a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800654c:	4b12      	ldr	r3, [pc, #72]	@ (8006598 <HAL_InitTick+0x54>)
 800654e:	681a      	ldr	r2, [r3, #0]
 8006550:	4b12      	ldr	r3, [pc, #72]	@ (800659c <HAL_InitTick+0x58>)
 8006552:	781b      	ldrb	r3, [r3, #0]
 8006554:	4619      	mov	r1, r3
 8006556:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800655a:	fbb3 f3f1 	udiv	r3, r3, r1
 800655e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006562:	4618      	mov	r0, r3
 8006564:	f000 fd6d 	bl	8007042 <HAL_SYSTICK_Config>
 8006568:	4603      	mov	r3, r0
 800656a:	2b00      	cmp	r3, #0
 800656c:	d001      	beq.n	8006572 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800656e:	2301      	movs	r3, #1
 8006570:	e00e      	b.n	8006590 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	2b0f      	cmp	r3, #15
 8006576:	d80a      	bhi.n	800658e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8006578:	2200      	movs	r2, #0
 800657a:	6879      	ldr	r1, [r7, #4]
 800657c:	f04f 30ff 	mov.w	r0, #4294967295
 8006580:	f000 fd35 	bl	8006fee <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8006584:	4a06      	ldr	r2, [pc, #24]	@ (80065a0 <HAL_InitTick+0x5c>)
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800658a:	2300      	movs	r3, #0
 800658c:	e000      	b.n	8006590 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800658e:	2301      	movs	r3, #1
}
 8006590:	4618      	mov	r0, r3
 8006592:	3708      	adds	r7, #8
 8006594:	46bd      	mov	sp, r7
 8006596:	bd80      	pop	{r7, pc}
 8006598:	20000004 	.word	0x20000004
 800659c:	2000000c 	.word	0x2000000c
 80065a0:	20000008 	.word	0x20000008

080065a4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80065a4:	b480      	push	{r7}
 80065a6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80065a8:	4b06      	ldr	r3, [pc, #24]	@ (80065c4 <HAL_IncTick+0x20>)
 80065aa:	781b      	ldrb	r3, [r3, #0]
 80065ac:	461a      	mov	r2, r3
 80065ae:	4b06      	ldr	r3, [pc, #24]	@ (80065c8 <HAL_IncTick+0x24>)
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	4413      	add	r3, r2
 80065b4:	4a04      	ldr	r2, [pc, #16]	@ (80065c8 <HAL_IncTick+0x24>)
 80065b6:	6013      	str	r3, [r2, #0]
}
 80065b8:	bf00      	nop
 80065ba:	46bd      	mov	sp, r7
 80065bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065c0:	4770      	bx	lr
 80065c2:	bf00      	nop
 80065c4:	2000000c 	.word	0x2000000c
 80065c8:	2000421c 	.word	0x2000421c

080065cc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80065cc:	b480      	push	{r7}
 80065ce:	af00      	add	r7, sp, #0
  return uwTick;
 80065d0:	4b03      	ldr	r3, [pc, #12]	@ (80065e0 <HAL_GetTick+0x14>)
 80065d2:	681b      	ldr	r3, [r3, #0]
}
 80065d4:	4618      	mov	r0, r3
 80065d6:	46bd      	mov	sp, r7
 80065d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065dc:	4770      	bx	lr
 80065de:	bf00      	nop
 80065e0:	2000421c 	.word	0x2000421c

080065e4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80065e4:	b580      	push	{r7, lr}
 80065e6:	b084      	sub	sp, #16
 80065e8:	af00      	add	r7, sp, #0
 80065ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80065ec:	f7ff ffee 	bl	80065cc <HAL_GetTick>
 80065f0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80065fc:	d005      	beq.n	800660a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80065fe:	4b0a      	ldr	r3, [pc, #40]	@ (8006628 <HAL_Delay+0x44>)
 8006600:	781b      	ldrb	r3, [r3, #0]
 8006602:	461a      	mov	r2, r3
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	4413      	add	r3, r2
 8006608:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800660a:	bf00      	nop
 800660c:	f7ff ffde 	bl	80065cc <HAL_GetTick>
 8006610:	4602      	mov	r2, r0
 8006612:	68bb      	ldr	r3, [r7, #8]
 8006614:	1ad3      	subs	r3, r2, r3
 8006616:	68fa      	ldr	r2, [r7, #12]
 8006618:	429a      	cmp	r2, r3
 800661a:	d8f7      	bhi.n	800660c <HAL_Delay+0x28>
  {
  }
}
 800661c:	bf00      	nop
 800661e:	bf00      	nop
 8006620:	3710      	adds	r7, #16
 8006622:	46bd      	mov	sp, r7
 8006624:	bd80      	pop	{r7, pc}
 8006626:	bf00      	nop
 8006628:	2000000c 	.word	0x2000000c

0800662c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800662c:	b580      	push	{r7, lr}
 800662e:	b084      	sub	sp, #16
 8006630:	af00      	add	r7, sp, #0
 8006632:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006634:	2300      	movs	r3, #0
 8006636:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	2b00      	cmp	r3, #0
 800663c:	d101      	bne.n	8006642 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800663e:	2301      	movs	r3, #1
 8006640:	e033      	b.n	80066aa <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006646:	2b00      	cmp	r3, #0
 8006648:	d109      	bne.n	800665e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800664a:	6878      	ldr	r0, [r7, #4]
 800664c:	f7fe fdee 	bl	800522c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	2200      	movs	r2, #0
 8006654:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	2200      	movs	r2, #0
 800665a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006662:	f003 0310 	and.w	r3, r3, #16
 8006666:	2b00      	cmp	r3, #0
 8006668:	d118      	bne.n	800669c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800666e:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8006672:	f023 0302 	bic.w	r3, r3, #2
 8006676:	f043 0202 	orr.w	r2, r3, #2
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 800667e:	6878      	ldr	r0, [r7, #4]
 8006680:	f000 fa5c 	bl	8006b3c <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	2200      	movs	r2, #0
 8006688:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800668e:	f023 0303 	bic.w	r3, r3, #3
 8006692:	f043 0201 	orr.w	r2, r3, #1
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	641a      	str	r2, [r3, #64]	@ 0x40
 800669a:	e001      	b.n	80066a0 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800669c:	2301      	movs	r3, #1
 800669e:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	2200      	movs	r2, #0
 80066a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80066a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80066aa:	4618      	mov	r0, r3
 80066ac:	3710      	adds	r7, #16
 80066ae:	46bd      	mov	sp, r7
 80066b0:	bd80      	pop	{r7, pc}
	...

080066b4 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80066b4:	b580      	push	{r7, lr}
 80066b6:	b088      	sub	sp, #32
 80066b8:	af00      	add	r7, sp, #0
 80066ba:	60f8      	str	r0, [r7, #12]
 80066bc:	60b9      	str	r1, [r7, #8]
 80066be:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 80066c0:	2300      	movs	r3, #0
 80066c2:	617b      	str	r3, [r7, #20]
  ADC_Common_TypeDef *tmpADC_Common;
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80066c4:	2300      	movs	r3, #0
 80066c6:	77fb      	strb	r3, [r7, #31]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80066ce:	2b01      	cmp	r3, #1
 80066d0:	d101      	bne.n	80066d6 <HAL_ADC_Start_DMA+0x22>
 80066d2:	2302      	movs	r3, #2
 80066d4:	e0d0      	b.n	8006878 <HAL_ADC_Start_DMA+0x1c4>
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	2201      	movs	r2, #1
 80066da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	689b      	ldr	r3, [r3, #8]
 80066e4:	f003 0301 	and.w	r3, r3, #1
 80066e8:	2b01      	cmp	r3, #1
 80066ea:	d018      	beq.n	800671e <HAL_ADC_Start_DMA+0x6a>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	689a      	ldr	r2, [r3, #8]
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	f042 0201 	orr.w	r2, r2, #1
 80066fa:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80066fc:	4b60      	ldr	r3, [pc, #384]	@ (8006880 <HAL_ADC_Start_DMA+0x1cc>)
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	4a60      	ldr	r2, [pc, #384]	@ (8006884 <HAL_ADC_Start_DMA+0x1d0>)
 8006702:	fba2 2303 	umull	r2, r3, r2, r3
 8006706:	0c9a      	lsrs	r2, r3, #18
 8006708:	4613      	mov	r3, r2
 800670a:	005b      	lsls	r3, r3, #1
 800670c:	4413      	add	r3, r2
 800670e:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 8006710:	e002      	b.n	8006718 <HAL_ADC_Start_DMA+0x64>
    {
      counter--;
 8006712:	697b      	ldr	r3, [r7, #20]
 8006714:	3b01      	subs	r3, #1
 8006716:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 8006718:	697b      	ldr	r3, [r7, #20]
 800671a:	2b00      	cmp	r3, #0
 800671c:	d1f9      	bne.n	8006712 <HAL_ADC_Start_DMA+0x5e>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	689b      	ldr	r3, [r3, #8]
 8006724:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006728:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800672c:	d107      	bne.n	800673e <HAL_ADC_Start_DMA+0x8a>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	689a      	ldr	r2, [r3, #8]
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800673c:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	689b      	ldr	r3, [r3, #8]
 8006744:	f003 0301 	and.w	r3, r3, #1
 8006748:	2b01      	cmp	r3, #1
 800674a:	f040 8088 	bne.w	800685e <HAL_ADC_Start_DMA+0x1aa>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006752:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8006756:	f023 0301 	bic.w	r3, r3, #1
 800675a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	685b      	ldr	r3, [r3, #4]
 8006768:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800676c:	2b00      	cmp	r3, #0
 800676e:	d007      	beq.n	8006780 <HAL_ADC_Start_DMA+0xcc>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006774:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8006778:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006784:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006788:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800678c:	d106      	bne.n	800679c <HAL_ADC_Start_DMA+0xe8>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006792:	f023 0206 	bic.w	r2, r3, #6
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	645a      	str	r2, [r3, #68]	@ 0x44
 800679a:	e002      	b.n	80067a2 <HAL_ADC_Start_DMA+0xee>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	2200      	movs	r2, #0
 80067a0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	2200      	movs	r2, #0
 80067a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80067aa:	4b37      	ldr	r3, [pc, #220]	@ (8006888 <HAL_ADC_Start_DMA+0x1d4>)
 80067ac:	61bb      	str	r3, [r7, #24]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067b2:	4a36      	ldr	r2, [pc, #216]	@ (800688c <HAL_ADC_Start_DMA+0x1d8>)
 80067b4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067ba:	4a35      	ldr	r2, [pc, #212]	@ (8006890 <HAL_ADC_Start_DMA+0x1dc>)
 80067bc:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067c2:	4a34      	ldr	r2, [pc, #208]	@ (8006894 <HAL_ADC_Start_DMA+0x1e0>)
 80067c4:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 80067ce:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	685a      	ldr	r2, [r3, #4]
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 80067de:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	689a      	ldr	r2, [r3, #8]
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80067ee:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	334c      	adds	r3, #76	@ 0x4c
 80067fa:	4619      	mov	r1, r3
 80067fc:	68ba      	ldr	r2, [r7, #8]
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	f000 fcda 	bl	80071b8 <HAL_DMA_Start_IT>
 8006804:	4603      	mov	r3, r0
 8006806:	77fb      	strb	r3, [r7, #31]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8006808:	69bb      	ldr	r3, [r7, #24]
 800680a:	685b      	ldr	r3, [r3, #4]
 800680c:	f003 031f 	and.w	r3, r3, #31
 8006810:	2b00      	cmp	r3, #0
 8006812:	d10f      	bne.n	8006834 <HAL_ADC_Start_DMA+0x180>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	689b      	ldr	r3, [r3, #8]
 800681a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800681e:	2b00      	cmp	r3, #0
 8006820:	d129      	bne.n	8006876 <HAL_ADC_Start_DMA+0x1c2>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	689a      	ldr	r2, [r3, #8]
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8006830:	609a      	str	r2, [r3, #8]
 8006832:	e020      	b.n	8006876 <HAL_ADC_Start_DMA+0x1c2>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	4a17      	ldr	r2, [pc, #92]	@ (8006898 <HAL_ADC_Start_DMA+0x1e4>)
 800683a:	4293      	cmp	r3, r2
 800683c:	d11b      	bne.n	8006876 <HAL_ADC_Start_DMA+0x1c2>
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	689b      	ldr	r3, [r3, #8]
 8006844:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8006848:	2b00      	cmp	r3, #0
 800684a:	d114      	bne.n	8006876 <HAL_ADC_Start_DMA+0x1c2>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	689a      	ldr	r2, [r3, #8]
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800685a:	609a      	str	r2, [r3, #8]
 800685c:	e00b      	b.n	8006876 <HAL_ADC_Start_DMA+0x1c2>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006862:	f043 0210 	orr.w	r2, r3, #16
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800686e:	f043 0201 	orr.w	r2, r3, #1
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return tmp_hal_status;
 8006876:	7ffb      	ldrb	r3, [r7, #31]
}
 8006878:	4618      	mov	r0, r3
 800687a:	3720      	adds	r7, #32
 800687c:	46bd      	mov	sp, r7
 800687e:	bd80      	pop	{r7, pc}
 8006880:	20000004 	.word	0x20000004
 8006884:	431bde83 	.word	0x431bde83
 8006888:	40012300 	.word	0x40012300
 800688c:	08006d35 	.word	0x08006d35
 8006890:	08006def 	.word	0x08006def
 8006894:	08006e0b 	.word	0x08006e0b
 8006898:	40012000 	.word	0x40012000

0800689c <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800689c:	b480      	push	{r7}
 800689e:	b083      	sub	sp, #12
 80068a0:	af00      	add	r7, sp, #0
 80068a2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 80068a4:	bf00      	nop
 80068a6:	370c      	adds	r7, #12
 80068a8:	46bd      	mov	sp, r7
 80068aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ae:	4770      	bx	lr

080068b0 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 80068b0:	b480      	push	{r7}
 80068b2:	b083      	sub	sp, #12
 80068b4:	af00      	add	r7, sp, #0
 80068b6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 80068b8:	bf00      	nop
 80068ba:	370c      	adds	r7, #12
 80068bc:	46bd      	mov	sp, r7
 80068be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068c2:	4770      	bx	lr

080068c4 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80068c4:	b480      	push	{r7}
 80068c6:	b083      	sub	sp, #12
 80068c8:	af00      	add	r7, sp, #0
 80068ca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80068cc:	bf00      	nop
 80068ce:	370c      	adds	r7, #12
 80068d0:	46bd      	mov	sp, r7
 80068d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068d6:	4770      	bx	lr

080068d8 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80068d8:	b480      	push	{r7}
 80068da:	b085      	sub	sp, #20
 80068dc:	af00      	add	r7, sp, #0
 80068de:	6078      	str	r0, [r7, #4]
 80068e0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80068e2:	2300      	movs	r3, #0
 80068e4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80068ec:	2b01      	cmp	r3, #1
 80068ee:	d101      	bne.n	80068f4 <HAL_ADC_ConfigChannel+0x1c>
 80068f0:	2302      	movs	r3, #2
 80068f2:	e113      	b.n	8006b1c <HAL_ADC_ConfigChannel+0x244>
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	2201      	movs	r2, #1
 80068f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80068fc:	683b      	ldr	r3, [r7, #0]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	2b09      	cmp	r3, #9
 8006902:	d925      	bls.n	8006950 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	68d9      	ldr	r1, [r3, #12]
 800690a:	683b      	ldr	r3, [r7, #0]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	b29b      	uxth	r3, r3
 8006910:	461a      	mov	r2, r3
 8006912:	4613      	mov	r3, r2
 8006914:	005b      	lsls	r3, r3, #1
 8006916:	4413      	add	r3, r2
 8006918:	3b1e      	subs	r3, #30
 800691a:	2207      	movs	r2, #7
 800691c:	fa02 f303 	lsl.w	r3, r2, r3
 8006920:	43da      	mvns	r2, r3
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	400a      	ands	r2, r1
 8006928:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	68d9      	ldr	r1, [r3, #12]
 8006930:	683b      	ldr	r3, [r7, #0]
 8006932:	689a      	ldr	r2, [r3, #8]
 8006934:	683b      	ldr	r3, [r7, #0]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	b29b      	uxth	r3, r3
 800693a:	4618      	mov	r0, r3
 800693c:	4603      	mov	r3, r0
 800693e:	005b      	lsls	r3, r3, #1
 8006940:	4403      	add	r3, r0
 8006942:	3b1e      	subs	r3, #30
 8006944:	409a      	lsls	r2, r3
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	430a      	orrs	r2, r1
 800694c:	60da      	str	r2, [r3, #12]
 800694e:	e022      	b.n	8006996 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	6919      	ldr	r1, [r3, #16]
 8006956:	683b      	ldr	r3, [r7, #0]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	b29b      	uxth	r3, r3
 800695c:	461a      	mov	r2, r3
 800695e:	4613      	mov	r3, r2
 8006960:	005b      	lsls	r3, r3, #1
 8006962:	4413      	add	r3, r2
 8006964:	2207      	movs	r2, #7
 8006966:	fa02 f303 	lsl.w	r3, r2, r3
 800696a:	43da      	mvns	r2, r3
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	400a      	ands	r2, r1
 8006972:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	6919      	ldr	r1, [r3, #16]
 800697a:	683b      	ldr	r3, [r7, #0]
 800697c:	689a      	ldr	r2, [r3, #8]
 800697e:	683b      	ldr	r3, [r7, #0]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	b29b      	uxth	r3, r3
 8006984:	4618      	mov	r0, r3
 8006986:	4603      	mov	r3, r0
 8006988:	005b      	lsls	r3, r3, #1
 800698a:	4403      	add	r3, r0
 800698c:	409a      	lsls	r2, r3
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	430a      	orrs	r2, r1
 8006994:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8006996:	683b      	ldr	r3, [r7, #0]
 8006998:	685b      	ldr	r3, [r3, #4]
 800699a:	2b06      	cmp	r3, #6
 800699c:	d824      	bhi.n	80069e8 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80069a4:	683b      	ldr	r3, [r7, #0]
 80069a6:	685a      	ldr	r2, [r3, #4]
 80069a8:	4613      	mov	r3, r2
 80069aa:	009b      	lsls	r3, r3, #2
 80069ac:	4413      	add	r3, r2
 80069ae:	3b05      	subs	r3, #5
 80069b0:	221f      	movs	r2, #31
 80069b2:	fa02 f303 	lsl.w	r3, r2, r3
 80069b6:	43da      	mvns	r2, r3
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	400a      	ands	r2, r1
 80069be:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80069c6:	683b      	ldr	r3, [r7, #0]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	b29b      	uxth	r3, r3
 80069cc:	4618      	mov	r0, r3
 80069ce:	683b      	ldr	r3, [r7, #0]
 80069d0:	685a      	ldr	r2, [r3, #4]
 80069d2:	4613      	mov	r3, r2
 80069d4:	009b      	lsls	r3, r3, #2
 80069d6:	4413      	add	r3, r2
 80069d8:	3b05      	subs	r3, #5
 80069da:	fa00 f203 	lsl.w	r2, r0, r3
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	430a      	orrs	r2, r1
 80069e4:	635a      	str	r2, [r3, #52]	@ 0x34
 80069e6:	e04c      	b.n	8006a82 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80069e8:	683b      	ldr	r3, [r7, #0]
 80069ea:	685b      	ldr	r3, [r3, #4]
 80069ec:	2b0c      	cmp	r3, #12
 80069ee:	d824      	bhi.n	8006a3a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80069f6:	683b      	ldr	r3, [r7, #0]
 80069f8:	685a      	ldr	r2, [r3, #4]
 80069fa:	4613      	mov	r3, r2
 80069fc:	009b      	lsls	r3, r3, #2
 80069fe:	4413      	add	r3, r2
 8006a00:	3b23      	subs	r3, #35	@ 0x23
 8006a02:	221f      	movs	r2, #31
 8006a04:	fa02 f303 	lsl.w	r3, r2, r3
 8006a08:	43da      	mvns	r2, r3
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	400a      	ands	r2, r1
 8006a10:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8006a18:	683b      	ldr	r3, [r7, #0]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	b29b      	uxth	r3, r3
 8006a1e:	4618      	mov	r0, r3
 8006a20:	683b      	ldr	r3, [r7, #0]
 8006a22:	685a      	ldr	r2, [r3, #4]
 8006a24:	4613      	mov	r3, r2
 8006a26:	009b      	lsls	r3, r3, #2
 8006a28:	4413      	add	r3, r2
 8006a2a:	3b23      	subs	r3, #35	@ 0x23
 8006a2c:	fa00 f203 	lsl.w	r2, r0, r3
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	430a      	orrs	r2, r1
 8006a36:	631a      	str	r2, [r3, #48]	@ 0x30
 8006a38:	e023      	b.n	8006a82 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8006a40:	683b      	ldr	r3, [r7, #0]
 8006a42:	685a      	ldr	r2, [r3, #4]
 8006a44:	4613      	mov	r3, r2
 8006a46:	009b      	lsls	r3, r3, #2
 8006a48:	4413      	add	r3, r2
 8006a4a:	3b41      	subs	r3, #65	@ 0x41
 8006a4c:	221f      	movs	r2, #31
 8006a4e:	fa02 f303 	lsl.w	r3, r2, r3
 8006a52:	43da      	mvns	r2, r3
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	400a      	ands	r2, r1
 8006a5a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8006a62:	683b      	ldr	r3, [r7, #0]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	b29b      	uxth	r3, r3
 8006a68:	4618      	mov	r0, r3
 8006a6a:	683b      	ldr	r3, [r7, #0]
 8006a6c:	685a      	ldr	r2, [r3, #4]
 8006a6e:	4613      	mov	r3, r2
 8006a70:	009b      	lsls	r3, r3, #2
 8006a72:	4413      	add	r3, r2
 8006a74:	3b41      	subs	r3, #65	@ 0x41
 8006a76:	fa00 f203 	lsl.w	r2, r0, r3
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	430a      	orrs	r2, r1
 8006a80:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8006a82:	4b29      	ldr	r3, [pc, #164]	@ (8006b28 <HAL_ADC_ConfigChannel+0x250>)
 8006a84:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	4a28      	ldr	r2, [pc, #160]	@ (8006b2c <HAL_ADC_ConfigChannel+0x254>)
 8006a8c:	4293      	cmp	r3, r2
 8006a8e:	d10f      	bne.n	8006ab0 <HAL_ADC_ConfigChannel+0x1d8>
 8006a90:	683b      	ldr	r3, [r7, #0]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	2b12      	cmp	r3, #18
 8006a96:	d10b      	bne.n	8006ab0 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	685b      	ldr	r3, [r3, #4]
 8006a9c:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	685b      	ldr	r3, [r3, #4]
 8006aa8:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	4a1d      	ldr	r2, [pc, #116]	@ (8006b2c <HAL_ADC_ConfigChannel+0x254>)
 8006ab6:	4293      	cmp	r3, r2
 8006ab8:	d12b      	bne.n	8006b12 <HAL_ADC_ConfigChannel+0x23a>
 8006aba:	683b      	ldr	r3, [r7, #0]
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	4a1c      	ldr	r2, [pc, #112]	@ (8006b30 <HAL_ADC_ConfigChannel+0x258>)
 8006ac0:	4293      	cmp	r3, r2
 8006ac2:	d003      	beq.n	8006acc <HAL_ADC_ConfigChannel+0x1f4>
 8006ac4:	683b      	ldr	r3, [r7, #0]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	2b11      	cmp	r3, #17
 8006aca:	d122      	bne.n	8006b12 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	685b      	ldr	r3, [r3, #4]
 8006ad0:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	685b      	ldr	r3, [r3, #4]
 8006adc:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8006ae4:	683b      	ldr	r3, [r7, #0]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	4a11      	ldr	r2, [pc, #68]	@ (8006b30 <HAL_ADC_ConfigChannel+0x258>)
 8006aea:	4293      	cmp	r3, r2
 8006aec:	d111      	bne.n	8006b12 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8006aee:	4b11      	ldr	r3, [pc, #68]	@ (8006b34 <HAL_ADC_ConfigChannel+0x25c>)
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	4a11      	ldr	r2, [pc, #68]	@ (8006b38 <HAL_ADC_ConfigChannel+0x260>)
 8006af4:	fba2 2303 	umull	r2, r3, r2, r3
 8006af8:	0c9a      	lsrs	r2, r3, #18
 8006afa:	4613      	mov	r3, r2
 8006afc:	009b      	lsls	r3, r3, #2
 8006afe:	4413      	add	r3, r2
 8006b00:	005b      	lsls	r3, r3, #1
 8006b02:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8006b04:	e002      	b.n	8006b0c <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8006b06:	68bb      	ldr	r3, [r7, #8]
 8006b08:	3b01      	subs	r3, #1
 8006b0a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8006b0c:	68bb      	ldr	r3, [r7, #8]
 8006b0e:	2b00      	cmp	r3, #0
 8006b10:	d1f9      	bne.n	8006b06 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	2200      	movs	r2, #0
 8006b16:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8006b1a:	2300      	movs	r3, #0
}
 8006b1c:	4618      	mov	r0, r3
 8006b1e:	3714      	adds	r7, #20
 8006b20:	46bd      	mov	sp, r7
 8006b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b26:	4770      	bx	lr
 8006b28:	40012300 	.word	0x40012300
 8006b2c:	40012000 	.word	0x40012000
 8006b30:	10000012 	.word	0x10000012
 8006b34:	20000004 	.word	0x20000004
 8006b38:	431bde83 	.word	0x431bde83

08006b3c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8006b3c:	b480      	push	{r7}
 8006b3e:	b085      	sub	sp, #20
 8006b40:	af00      	add	r7, sp, #0
 8006b42:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8006b44:	4b79      	ldr	r3, [pc, #484]	@ (8006d2c <ADC_Init+0x1f0>)
 8006b46:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	685b      	ldr	r3, [r3, #4]
 8006b4c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	685a      	ldr	r2, [r3, #4]
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	685b      	ldr	r3, [r3, #4]
 8006b5c:	431a      	orrs	r2, r3
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	685a      	ldr	r2, [r3, #4]
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006b70:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	6859      	ldr	r1, [r3, #4]
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	691b      	ldr	r3, [r3, #16]
 8006b7c:	021a      	lsls	r2, r3, #8
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	430a      	orrs	r2, r1
 8006b84:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	685a      	ldr	r2, [r3, #4]
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8006b94:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	6859      	ldr	r1, [r3, #4]
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	689a      	ldr	r2, [r3, #8]
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	430a      	orrs	r2, r1
 8006ba6:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	689a      	ldr	r2, [r3, #8]
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006bb6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	6899      	ldr	r1, [r3, #8]
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	68da      	ldr	r2, [r3, #12]
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	430a      	orrs	r2, r1
 8006bc8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006bce:	4a58      	ldr	r2, [pc, #352]	@ (8006d30 <ADC_Init+0x1f4>)
 8006bd0:	4293      	cmp	r3, r2
 8006bd2:	d022      	beq.n	8006c1a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	689a      	ldr	r2, [r3, #8]
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8006be2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	6899      	ldr	r1, [r3, #8]
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	430a      	orrs	r2, r1
 8006bf4:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	689a      	ldr	r2, [r3, #8]
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8006c04:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	6899      	ldr	r1, [r3, #8]
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	430a      	orrs	r2, r1
 8006c16:	609a      	str	r2, [r3, #8]
 8006c18:	e00f      	b.n	8006c3a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	689a      	ldr	r2, [r3, #8]
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8006c28:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	689a      	ldr	r2, [r3, #8]
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8006c38:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	689a      	ldr	r2, [r3, #8]
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	f022 0202 	bic.w	r2, r2, #2
 8006c48:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	6899      	ldr	r1, [r3, #8]
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	7e1b      	ldrb	r3, [r3, #24]
 8006c54:	005a      	lsls	r2, r3, #1
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	430a      	orrs	r2, r1
 8006c5c:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d01b      	beq.n	8006ca0 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	685a      	ldr	r2, [r3, #4]
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006c76:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	685a      	ldr	r2, [r3, #4]
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8006c86:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	6859      	ldr	r1, [r3, #4]
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c92:	3b01      	subs	r3, #1
 8006c94:	035a      	lsls	r2, r3, #13
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	430a      	orrs	r2, r1
 8006c9c:	605a      	str	r2, [r3, #4]
 8006c9e:	e007      	b.n	8006cb0 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	685a      	ldr	r2, [r3, #4]
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006cae:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8006cbe:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	69db      	ldr	r3, [r3, #28]
 8006cca:	3b01      	subs	r3, #1
 8006ccc:	051a      	lsls	r2, r3, #20
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	430a      	orrs	r2, r1
 8006cd4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	689a      	ldr	r2, [r3, #8]
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8006ce4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	6899      	ldr	r1, [r3, #8]
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8006cf2:	025a      	lsls	r2, r3, #9
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	430a      	orrs	r2, r1
 8006cfa:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	689a      	ldr	r2, [r3, #8]
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006d0a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	6899      	ldr	r1, [r3, #8]
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	695b      	ldr	r3, [r3, #20]
 8006d16:	029a      	lsls	r2, r3, #10
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	430a      	orrs	r2, r1
 8006d1e:	609a      	str	r2, [r3, #8]
}
 8006d20:	bf00      	nop
 8006d22:	3714      	adds	r7, #20
 8006d24:	46bd      	mov	sp, r7
 8006d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d2a:	4770      	bx	lr
 8006d2c:	40012300 	.word	0x40012300
 8006d30:	0f000001 	.word	0x0f000001

08006d34 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8006d34:	b580      	push	{r7, lr}
 8006d36:	b084      	sub	sp, #16
 8006d38:	af00      	add	r7, sp, #0
 8006d3a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d40:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d46:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	d13c      	bne.n	8006dc8 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d52:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	689b      	ldr	r3, [r3, #8]
 8006d60:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	d12b      	bne.n	8006dc0 <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	d127      	bne.n	8006dc0 <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d76:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d006      	beq.n	8006d8c <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	689b      	ldr	r3, [r3, #8]
 8006d84:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	d119      	bne.n	8006dc0 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	685a      	ldr	r2, [r3, #4]
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	f022 0220 	bic.w	r2, r2, #32
 8006d9a:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006da0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006dac:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006db0:	2b00      	cmp	r3, #0
 8006db2:	d105      	bne.n	8006dc0 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006db8:	f043 0201 	orr.w	r2, r3, #1
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8006dc0:	68f8      	ldr	r0, [r7, #12]
 8006dc2:	f7ff fd6b 	bl	800689c <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8006dc6:	e00e      	b.n	8006de6 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006dcc:	f003 0310 	and.w	r3, r3, #16
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	d003      	beq.n	8006ddc <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8006dd4:	68f8      	ldr	r0, [r7, #12]
 8006dd6:	f7ff fd75 	bl	80068c4 <HAL_ADC_ErrorCallback>
}
 8006dda:	e004      	b.n	8006de6 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006de0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006de2:	6878      	ldr	r0, [r7, #4]
 8006de4:	4798      	blx	r3
}
 8006de6:	bf00      	nop
 8006de8:	3710      	adds	r7, #16
 8006dea:	46bd      	mov	sp, r7
 8006dec:	bd80      	pop	{r7, pc}

08006dee <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8006dee:	b580      	push	{r7, lr}
 8006df0:	b084      	sub	sp, #16
 8006df2:	af00      	add	r7, sp, #0
 8006df4:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006dfa:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8006dfc:	68f8      	ldr	r0, [r7, #12]
 8006dfe:	f7ff fd57 	bl	80068b0 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8006e02:	bf00      	nop
 8006e04:	3710      	adds	r7, #16
 8006e06:	46bd      	mov	sp, r7
 8006e08:	bd80      	pop	{r7, pc}

08006e0a <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8006e0a:	b580      	push	{r7, lr}
 8006e0c:	b084      	sub	sp, #16
 8006e0e:	af00      	add	r7, sp, #0
 8006e10:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e16:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	2240      	movs	r2, #64	@ 0x40
 8006e1c:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006e22:	f043 0204 	orr.w	r2, r3, #4
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8006e2a:	68f8      	ldr	r0, [r7, #12]
 8006e2c:	f7ff fd4a 	bl	80068c4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8006e30:	bf00      	nop
 8006e32:	3710      	adds	r7, #16
 8006e34:	46bd      	mov	sp, r7
 8006e36:	bd80      	pop	{r7, pc}

08006e38 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006e38:	b480      	push	{r7}
 8006e3a:	b085      	sub	sp, #20
 8006e3c:	af00      	add	r7, sp, #0
 8006e3e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	f003 0307 	and.w	r3, r3, #7
 8006e46:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006e48:	4b0c      	ldr	r3, [pc, #48]	@ (8006e7c <__NVIC_SetPriorityGrouping+0x44>)
 8006e4a:	68db      	ldr	r3, [r3, #12]
 8006e4c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006e4e:	68ba      	ldr	r2, [r7, #8]
 8006e50:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8006e54:	4013      	ands	r3, r2
 8006e56:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006e5c:	68bb      	ldr	r3, [r7, #8]
 8006e5e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006e60:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8006e64:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006e68:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006e6a:	4a04      	ldr	r2, [pc, #16]	@ (8006e7c <__NVIC_SetPriorityGrouping+0x44>)
 8006e6c:	68bb      	ldr	r3, [r7, #8]
 8006e6e:	60d3      	str	r3, [r2, #12]
}
 8006e70:	bf00      	nop
 8006e72:	3714      	adds	r7, #20
 8006e74:	46bd      	mov	sp, r7
 8006e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e7a:	4770      	bx	lr
 8006e7c:	e000ed00 	.word	0xe000ed00

08006e80 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8006e80:	b480      	push	{r7}
 8006e82:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006e84:	4b04      	ldr	r3, [pc, #16]	@ (8006e98 <__NVIC_GetPriorityGrouping+0x18>)
 8006e86:	68db      	ldr	r3, [r3, #12]
 8006e88:	0a1b      	lsrs	r3, r3, #8
 8006e8a:	f003 0307 	and.w	r3, r3, #7
}
 8006e8e:	4618      	mov	r0, r3
 8006e90:	46bd      	mov	sp, r7
 8006e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e96:	4770      	bx	lr
 8006e98:	e000ed00 	.word	0xe000ed00

08006e9c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006e9c:	b480      	push	{r7}
 8006e9e:	b083      	sub	sp, #12
 8006ea0:	af00      	add	r7, sp, #0
 8006ea2:	4603      	mov	r3, r0
 8006ea4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006ea6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	db0b      	blt.n	8006ec6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006eae:	79fb      	ldrb	r3, [r7, #7]
 8006eb0:	f003 021f 	and.w	r2, r3, #31
 8006eb4:	4907      	ldr	r1, [pc, #28]	@ (8006ed4 <__NVIC_EnableIRQ+0x38>)
 8006eb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006eba:	095b      	lsrs	r3, r3, #5
 8006ebc:	2001      	movs	r0, #1
 8006ebe:	fa00 f202 	lsl.w	r2, r0, r2
 8006ec2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8006ec6:	bf00      	nop
 8006ec8:	370c      	adds	r7, #12
 8006eca:	46bd      	mov	sp, r7
 8006ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ed0:	4770      	bx	lr
 8006ed2:	bf00      	nop
 8006ed4:	e000e100 	.word	0xe000e100

08006ed8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006ed8:	b480      	push	{r7}
 8006eda:	b083      	sub	sp, #12
 8006edc:	af00      	add	r7, sp, #0
 8006ede:	4603      	mov	r3, r0
 8006ee0:	6039      	str	r1, [r7, #0]
 8006ee2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006ee4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006ee8:	2b00      	cmp	r3, #0
 8006eea:	db0a      	blt.n	8006f02 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006eec:	683b      	ldr	r3, [r7, #0]
 8006eee:	b2da      	uxtb	r2, r3
 8006ef0:	490c      	ldr	r1, [pc, #48]	@ (8006f24 <__NVIC_SetPriority+0x4c>)
 8006ef2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006ef6:	0112      	lsls	r2, r2, #4
 8006ef8:	b2d2      	uxtb	r2, r2
 8006efa:	440b      	add	r3, r1
 8006efc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006f00:	e00a      	b.n	8006f18 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006f02:	683b      	ldr	r3, [r7, #0]
 8006f04:	b2da      	uxtb	r2, r3
 8006f06:	4908      	ldr	r1, [pc, #32]	@ (8006f28 <__NVIC_SetPriority+0x50>)
 8006f08:	79fb      	ldrb	r3, [r7, #7]
 8006f0a:	f003 030f 	and.w	r3, r3, #15
 8006f0e:	3b04      	subs	r3, #4
 8006f10:	0112      	lsls	r2, r2, #4
 8006f12:	b2d2      	uxtb	r2, r2
 8006f14:	440b      	add	r3, r1
 8006f16:	761a      	strb	r2, [r3, #24]
}
 8006f18:	bf00      	nop
 8006f1a:	370c      	adds	r7, #12
 8006f1c:	46bd      	mov	sp, r7
 8006f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f22:	4770      	bx	lr
 8006f24:	e000e100 	.word	0xe000e100
 8006f28:	e000ed00 	.word	0xe000ed00

08006f2c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006f2c:	b480      	push	{r7}
 8006f2e:	b089      	sub	sp, #36	@ 0x24
 8006f30:	af00      	add	r7, sp, #0
 8006f32:	60f8      	str	r0, [r7, #12]
 8006f34:	60b9      	str	r1, [r7, #8]
 8006f36:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	f003 0307 	and.w	r3, r3, #7
 8006f3e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006f40:	69fb      	ldr	r3, [r7, #28]
 8006f42:	f1c3 0307 	rsb	r3, r3, #7
 8006f46:	2b04      	cmp	r3, #4
 8006f48:	bf28      	it	cs
 8006f4a:	2304      	movcs	r3, #4
 8006f4c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006f4e:	69fb      	ldr	r3, [r7, #28]
 8006f50:	3304      	adds	r3, #4
 8006f52:	2b06      	cmp	r3, #6
 8006f54:	d902      	bls.n	8006f5c <NVIC_EncodePriority+0x30>
 8006f56:	69fb      	ldr	r3, [r7, #28]
 8006f58:	3b03      	subs	r3, #3
 8006f5a:	e000      	b.n	8006f5e <NVIC_EncodePriority+0x32>
 8006f5c:	2300      	movs	r3, #0
 8006f5e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006f60:	f04f 32ff 	mov.w	r2, #4294967295
 8006f64:	69bb      	ldr	r3, [r7, #24]
 8006f66:	fa02 f303 	lsl.w	r3, r2, r3
 8006f6a:	43da      	mvns	r2, r3
 8006f6c:	68bb      	ldr	r3, [r7, #8]
 8006f6e:	401a      	ands	r2, r3
 8006f70:	697b      	ldr	r3, [r7, #20]
 8006f72:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006f74:	f04f 31ff 	mov.w	r1, #4294967295
 8006f78:	697b      	ldr	r3, [r7, #20]
 8006f7a:	fa01 f303 	lsl.w	r3, r1, r3
 8006f7e:	43d9      	mvns	r1, r3
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006f84:	4313      	orrs	r3, r2
         );
}
 8006f86:	4618      	mov	r0, r3
 8006f88:	3724      	adds	r7, #36	@ 0x24
 8006f8a:	46bd      	mov	sp, r7
 8006f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f90:	4770      	bx	lr
	...

08006f94 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006f94:	b580      	push	{r7, lr}
 8006f96:	b082      	sub	sp, #8
 8006f98:	af00      	add	r7, sp, #0
 8006f9a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	3b01      	subs	r3, #1
 8006fa0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006fa4:	d301      	bcc.n	8006faa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8006fa6:	2301      	movs	r3, #1
 8006fa8:	e00f      	b.n	8006fca <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006faa:	4a0a      	ldr	r2, [pc, #40]	@ (8006fd4 <SysTick_Config+0x40>)
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	3b01      	subs	r3, #1
 8006fb0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8006fb2:	210f      	movs	r1, #15
 8006fb4:	f04f 30ff 	mov.w	r0, #4294967295
 8006fb8:	f7ff ff8e 	bl	8006ed8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006fbc:	4b05      	ldr	r3, [pc, #20]	@ (8006fd4 <SysTick_Config+0x40>)
 8006fbe:	2200      	movs	r2, #0
 8006fc0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006fc2:	4b04      	ldr	r3, [pc, #16]	@ (8006fd4 <SysTick_Config+0x40>)
 8006fc4:	2207      	movs	r2, #7
 8006fc6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006fc8:	2300      	movs	r3, #0
}
 8006fca:	4618      	mov	r0, r3
 8006fcc:	3708      	adds	r7, #8
 8006fce:	46bd      	mov	sp, r7
 8006fd0:	bd80      	pop	{r7, pc}
 8006fd2:	bf00      	nop
 8006fd4:	e000e010 	.word	0xe000e010

08006fd8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006fd8:	b580      	push	{r7, lr}
 8006fda:	b082      	sub	sp, #8
 8006fdc:	af00      	add	r7, sp, #0
 8006fde:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006fe0:	6878      	ldr	r0, [r7, #4]
 8006fe2:	f7ff ff29 	bl	8006e38 <__NVIC_SetPriorityGrouping>
}
 8006fe6:	bf00      	nop
 8006fe8:	3708      	adds	r7, #8
 8006fea:	46bd      	mov	sp, r7
 8006fec:	bd80      	pop	{r7, pc}

08006fee <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8006fee:	b580      	push	{r7, lr}
 8006ff0:	b086      	sub	sp, #24
 8006ff2:	af00      	add	r7, sp, #0
 8006ff4:	4603      	mov	r3, r0
 8006ff6:	60b9      	str	r1, [r7, #8]
 8006ff8:	607a      	str	r2, [r7, #4]
 8006ffa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8006ffc:	2300      	movs	r3, #0
 8006ffe:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8007000:	f7ff ff3e 	bl	8006e80 <__NVIC_GetPriorityGrouping>
 8007004:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8007006:	687a      	ldr	r2, [r7, #4]
 8007008:	68b9      	ldr	r1, [r7, #8]
 800700a:	6978      	ldr	r0, [r7, #20]
 800700c:	f7ff ff8e 	bl	8006f2c <NVIC_EncodePriority>
 8007010:	4602      	mov	r2, r0
 8007012:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007016:	4611      	mov	r1, r2
 8007018:	4618      	mov	r0, r3
 800701a:	f7ff ff5d 	bl	8006ed8 <__NVIC_SetPriority>
}
 800701e:	bf00      	nop
 8007020:	3718      	adds	r7, #24
 8007022:	46bd      	mov	sp, r7
 8007024:	bd80      	pop	{r7, pc}

08007026 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007026:	b580      	push	{r7, lr}
 8007028:	b082      	sub	sp, #8
 800702a:	af00      	add	r7, sp, #0
 800702c:	4603      	mov	r3, r0
 800702e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8007030:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007034:	4618      	mov	r0, r3
 8007036:	f7ff ff31 	bl	8006e9c <__NVIC_EnableIRQ>
}
 800703a:	bf00      	nop
 800703c:	3708      	adds	r7, #8
 800703e:	46bd      	mov	sp, r7
 8007040:	bd80      	pop	{r7, pc}

08007042 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8007042:	b580      	push	{r7, lr}
 8007044:	b082      	sub	sp, #8
 8007046:	af00      	add	r7, sp, #0
 8007048:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800704a:	6878      	ldr	r0, [r7, #4]
 800704c:	f7ff ffa2 	bl	8006f94 <SysTick_Config>
 8007050:	4603      	mov	r3, r0
}
 8007052:	4618      	mov	r0, r3
 8007054:	3708      	adds	r7, #8
 8007056:	46bd      	mov	sp, r7
 8007058:	bd80      	pop	{r7, pc}
	...

0800705c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800705c:	b580      	push	{r7, lr}
 800705e:	b086      	sub	sp, #24
 8007060:	af00      	add	r7, sp, #0
 8007062:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8007064:	2300      	movs	r3, #0
 8007066:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8007068:	f7ff fab0 	bl	80065cc <HAL_GetTick>
 800706c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	2b00      	cmp	r3, #0
 8007072:	d101      	bne.n	8007078 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8007074:	2301      	movs	r3, #1
 8007076:	e099      	b.n	80071ac <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	2202      	movs	r2, #2
 800707c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	2200      	movs	r2, #0
 8007084:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	681a      	ldr	r2, [r3, #0]
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	f022 0201 	bic.w	r2, r2, #1
 8007096:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8007098:	e00f      	b.n	80070ba <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800709a:	f7ff fa97 	bl	80065cc <HAL_GetTick>
 800709e:	4602      	mov	r2, r0
 80070a0:	693b      	ldr	r3, [r7, #16]
 80070a2:	1ad3      	subs	r3, r2, r3
 80070a4:	2b05      	cmp	r3, #5
 80070a6:	d908      	bls.n	80070ba <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	2220      	movs	r2, #32
 80070ac:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	2203      	movs	r2, #3
 80070b2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80070b6:	2303      	movs	r3, #3
 80070b8:	e078      	b.n	80071ac <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	f003 0301 	and.w	r3, r3, #1
 80070c4:	2b00      	cmp	r3, #0
 80070c6:	d1e8      	bne.n	800709a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80070d0:	697a      	ldr	r2, [r7, #20]
 80070d2:	4b38      	ldr	r3, [pc, #224]	@ (80071b4 <HAL_DMA_Init+0x158>)
 80070d4:	4013      	ands	r3, r2
 80070d6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	685a      	ldr	r2, [r3, #4]
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	689b      	ldr	r3, [r3, #8]
 80070e0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80070e6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	691b      	ldr	r3, [r3, #16]
 80070ec:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80070f2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	699b      	ldr	r3, [r3, #24]
 80070f8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80070fe:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	6a1b      	ldr	r3, [r3, #32]
 8007104:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8007106:	697a      	ldr	r2, [r7, #20]
 8007108:	4313      	orrs	r3, r2
 800710a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007110:	2b04      	cmp	r3, #4
 8007112:	d107      	bne.n	8007124 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800711c:	4313      	orrs	r3, r2
 800711e:	697a      	ldr	r2, [r7, #20]
 8007120:	4313      	orrs	r3, r2
 8007122:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	697a      	ldr	r2, [r7, #20]
 800712a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	695b      	ldr	r3, [r3, #20]
 8007132:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8007134:	697b      	ldr	r3, [r7, #20]
 8007136:	f023 0307 	bic.w	r3, r3, #7
 800713a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007140:	697a      	ldr	r2, [r7, #20]
 8007142:	4313      	orrs	r3, r2
 8007144:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800714a:	2b04      	cmp	r3, #4
 800714c:	d117      	bne.n	800717e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007152:	697a      	ldr	r2, [r7, #20]
 8007154:	4313      	orrs	r3, r2
 8007156:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800715c:	2b00      	cmp	r3, #0
 800715e:	d00e      	beq.n	800717e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8007160:	6878      	ldr	r0, [r7, #4]
 8007162:	f000 fa6f 	bl	8007644 <DMA_CheckFifoParam>
 8007166:	4603      	mov	r3, r0
 8007168:	2b00      	cmp	r3, #0
 800716a:	d008      	beq.n	800717e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	2240      	movs	r2, #64	@ 0x40
 8007170:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	2201      	movs	r2, #1
 8007176:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800717a:	2301      	movs	r3, #1
 800717c:	e016      	b.n	80071ac <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	697a      	ldr	r2, [r7, #20]
 8007184:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8007186:	6878      	ldr	r0, [r7, #4]
 8007188:	f000 fa26 	bl	80075d8 <DMA_CalcBaseAndBitshift>
 800718c:	4603      	mov	r3, r0
 800718e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007194:	223f      	movs	r2, #63	@ 0x3f
 8007196:	409a      	lsls	r2, r3
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	2200      	movs	r2, #0
 80071a0:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	2201      	movs	r2, #1
 80071a6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80071aa:	2300      	movs	r3, #0
}
 80071ac:	4618      	mov	r0, r3
 80071ae:	3718      	adds	r7, #24
 80071b0:	46bd      	mov	sp, r7
 80071b2:	bd80      	pop	{r7, pc}
 80071b4:	f010803f 	.word	0xf010803f

080071b8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80071b8:	b580      	push	{r7, lr}
 80071ba:	b086      	sub	sp, #24
 80071bc:	af00      	add	r7, sp, #0
 80071be:	60f8      	str	r0, [r7, #12]
 80071c0:	60b9      	str	r1, [r7, #8]
 80071c2:	607a      	str	r2, [r7, #4]
 80071c4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80071c6:	2300      	movs	r3, #0
 80071c8:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80071ca:	68fb      	ldr	r3, [r7, #12]
 80071cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80071ce:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80071d6:	2b01      	cmp	r3, #1
 80071d8:	d101      	bne.n	80071de <HAL_DMA_Start_IT+0x26>
 80071da:	2302      	movs	r3, #2
 80071dc:	e040      	b.n	8007260 <HAL_DMA_Start_IT+0xa8>
 80071de:	68fb      	ldr	r3, [r7, #12]
 80071e0:	2201      	movs	r2, #1
 80071e2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80071e6:	68fb      	ldr	r3, [r7, #12]
 80071e8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80071ec:	b2db      	uxtb	r3, r3
 80071ee:	2b01      	cmp	r3, #1
 80071f0:	d12f      	bne.n	8007252 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	2202      	movs	r2, #2
 80071f6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	2200      	movs	r2, #0
 80071fe:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8007200:	683b      	ldr	r3, [r7, #0]
 8007202:	687a      	ldr	r2, [r7, #4]
 8007204:	68b9      	ldr	r1, [r7, #8]
 8007206:	68f8      	ldr	r0, [r7, #12]
 8007208:	f000 f9b8 	bl	800757c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007210:	223f      	movs	r2, #63	@ 0x3f
 8007212:	409a      	lsls	r2, r3
 8007214:	693b      	ldr	r3, [r7, #16]
 8007216:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	681a      	ldr	r2, [r3, #0]
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	f042 0216 	orr.w	r2, r2, #22
 8007226:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800722c:	2b00      	cmp	r3, #0
 800722e:	d007      	beq.n	8007240 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	681a      	ldr	r2, [r3, #0]
 8007236:	68fb      	ldr	r3, [r7, #12]
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	f042 0208 	orr.w	r2, r2, #8
 800723e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8007240:	68fb      	ldr	r3, [r7, #12]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	681a      	ldr	r2, [r3, #0]
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	f042 0201 	orr.w	r2, r2, #1
 800724e:	601a      	str	r2, [r3, #0]
 8007250:	e005      	b.n	800725e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	2200      	movs	r2, #0
 8007256:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800725a:	2302      	movs	r3, #2
 800725c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800725e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007260:	4618      	mov	r0, r3
 8007262:	3718      	adds	r7, #24
 8007264:	46bd      	mov	sp, r7
 8007266:	bd80      	pop	{r7, pc}

08007268 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8007268:	b580      	push	{r7, lr}
 800726a:	b086      	sub	sp, #24
 800726c:	af00      	add	r7, sp, #0
 800726e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8007270:	2300      	movs	r3, #0
 8007272:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8007274:	4b8e      	ldr	r3, [pc, #568]	@ (80074b0 <HAL_DMA_IRQHandler+0x248>)
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	4a8e      	ldr	r2, [pc, #568]	@ (80074b4 <HAL_DMA_IRQHandler+0x24c>)
 800727a:	fba2 2303 	umull	r2, r3, r2, r3
 800727e:	0a9b      	lsrs	r3, r3, #10
 8007280:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007286:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8007288:	693b      	ldr	r3, [r7, #16]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007292:	2208      	movs	r2, #8
 8007294:	409a      	lsls	r2, r3
 8007296:	68fb      	ldr	r3, [r7, #12]
 8007298:	4013      	ands	r3, r2
 800729a:	2b00      	cmp	r3, #0
 800729c:	d01a      	beq.n	80072d4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	f003 0304 	and.w	r3, r3, #4
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	d013      	beq.n	80072d4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	681a      	ldr	r2, [r3, #0]
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	f022 0204 	bic.w	r2, r2, #4
 80072ba:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80072c0:	2208      	movs	r2, #8
 80072c2:	409a      	lsls	r2, r3
 80072c4:	693b      	ldr	r3, [r7, #16]
 80072c6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80072cc:	f043 0201 	orr.w	r2, r3, #1
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80072d8:	2201      	movs	r2, #1
 80072da:	409a      	lsls	r2, r3
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	4013      	ands	r3, r2
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	d012      	beq.n	800730a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	695b      	ldr	r3, [r3, #20]
 80072ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	d00b      	beq.n	800730a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80072f6:	2201      	movs	r2, #1
 80072f8:	409a      	lsls	r2, r3
 80072fa:	693b      	ldr	r3, [r7, #16]
 80072fc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007302:	f043 0202 	orr.w	r2, r3, #2
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800730e:	2204      	movs	r2, #4
 8007310:	409a      	lsls	r2, r3
 8007312:	68fb      	ldr	r3, [r7, #12]
 8007314:	4013      	ands	r3, r2
 8007316:	2b00      	cmp	r3, #0
 8007318:	d012      	beq.n	8007340 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	f003 0302 	and.w	r3, r3, #2
 8007324:	2b00      	cmp	r3, #0
 8007326:	d00b      	beq.n	8007340 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800732c:	2204      	movs	r2, #4
 800732e:	409a      	lsls	r2, r3
 8007330:	693b      	ldr	r3, [r7, #16]
 8007332:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007338:	f043 0204 	orr.w	r2, r3, #4
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007344:	2210      	movs	r2, #16
 8007346:	409a      	lsls	r2, r3
 8007348:	68fb      	ldr	r3, [r7, #12]
 800734a:	4013      	ands	r3, r2
 800734c:	2b00      	cmp	r3, #0
 800734e:	d043      	beq.n	80073d8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	f003 0308 	and.w	r3, r3, #8
 800735a:	2b00      	cmp	r3, #0
 800735c:	d03c      	beq.n	80073d8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007362:	2210      	movs	r2, #16
 8007364:	409a      	lsls	r2, r3
 8007366:	693b      	ldr	r3, [r7, #16]
 8007368:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007374:	2b00      	cmp	r3, #0
 8007376:	d018      	beq.n	80073aa <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007382:	2b00      	cmp	r3, #0
 8007384:	d108      	bne.n	8007398 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800738a:	2b00      	cmp	r3, #0
 800738c:	d024      	beq.n	80073d8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007392:	6878      	ldr	r0, [r7, #4]
 8007394:	4798      	blx	r3
 8007396:	e01f      	b.n	80073d8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800739c:	2b00      	cmp	r3, #0
 800739e:	d01b      	beq.n	80073d8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80073a4:	6878      	ldr	r0, [r7, #4]
 80073a6:	4798      	blx	r3
 80073a8:	e016      	b.n	80073d8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80073b4:	2b00      	cmp	r3, #0
 80073b6:	d107      	bne.n	80073c8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	681a      	ldr	r2, [r3, #0]
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	f022 0208 	bic.w	r2, r2, #8
 80073c6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80073cc:	2b00      	cmp	r3, #0
 80073ce:	d003      	beq.n	80073d8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80073d4:	6878      	ldr	r0, [r7, #4]
 80073d6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80073dc:	2220      	movs	r2, #32
 80073de:	409a      	lsls	r2, r3
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	4013      	ands	r3, r2
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	f000 808f 	beq.w	8007508 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	f003 0310 	and.w	r3, r3, #16
 80073f4:	2b00      	cmp	r3, #0
 80073f6:	f000 8087 	beq.w	8007508 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80073fe:	2220      	movs	r2, #32
 8007400:	409a      	lsls	r2, r3
 8007402:	693b      	ldr	r3, [r7, #16]
 8007404:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800740c:	b2db      	uxtb	r3, r3
 800740e:	2b05      	cmp	r3, #5
 8007410:	d136      	bne.n	8007480 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	681a      	ldr	r2, [r3, #0]
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	f022 0216 	bic.w	r2, r2, #22
 8007420:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	695a      	ldr	r2, [r3, #20]
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007430:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007436:	2b00      	cmp	r3, #0
 8007438:	d103      	bne.n	8007442 <HAL_DMA_IRQHandler+0x1da>
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800743e:	2b00      	cmp	r3, #0
 8007440:	d007      	beq.n	8007452 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	681a      	ldr	r2, [r3, #0]
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	f022 0208 	bic.w	r2, r2, #8
 8007450:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007456:	223f      	movs	r2, #63	@ 0x3f
 8007458:	409a      	lsls	r2, r3
 800745a:	693b      	ldr	r3, [r7, #16]
 800745c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	2201      	movs	r2, #1
 8007462:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	2200      	movs	r2, #0
 800746a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007472:	2b00      	cmp	r3, #0
 8007474:	d07e      	beq.n	8007574 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800747a:	6878      	ldr	r0, [r7, #4]
 800747c:	4798      	blx	r3
        }
        return;
 800747e:	e079      	b.n	8007574 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800748a:	2b00      	cmp	r3, #0
 800748c:	d01d      	beq.n	80074ca <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007498:	2b00      	cmp	r3, #0
 800749a:	d10d      	bne.n	80074b8 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80074a0:	2b00      	cmp	r3, #0
 80074a2:	d031      	beq.n	8007508 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80074a8:	6878      	ldr	r0, [r7, #4]
 80074aa:	4798      	blx	r3
 80074ac:	e02c      	b.n	8007508 <HAL_DMA_IRQHandler+0x2a0>
 80074ae:	bf00      	nop
 80074b0:	20000004 	.word	0x20000004
 80074b4:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80074bc:	2b00      	cmp	r3, #0
 80074be:	d023      	beq.n	8007508 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80074c4:	6878      	ldr	r0, [r7, #4]
 80074c6:	4798      	blx	r3
 80074c8:	e01e      	b.n	8007508 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	d10f      	bne.n	80074f8 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	681a      	ldr	r2, [r3, #0]
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	f022 0210 	bic.w	r2, r2, #16
 80074e6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	2201      	movs	r2, #1
 80074ec:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	2200      	movs	r2, #0
 80074f4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	d003      	beq.n	8007508 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007504:	6878      	ldr	r0, [r7, #4]
 8007506:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800750c:	2b00      	cmp	r3, #0
 800750e:	d032      	beq.n	8007576 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007514:	f003 0301 	and.w	r3, r3, #1
 8007518:	2b00      	cmp	r3, #0
 800751a:	d022      	beq.n	8007562 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	2205      	movs	r2, #5
 8007520:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	681a      	ldr	r2, [r3, #0]
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	f022 0201 	bic.w	r2, r2, #1
 8007532:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8007534:	68bb      	ldr	r3, [r7, #8]
 8007536:	3301      	adds	r3, #1
 8007538:	60bb      	str	r3, [r7, #8]
 800753a:	697a      	ldr	r2, [r7, #20]
 800753c:	429a      	cmp	r2, r3
 800753e:	d307      	bcc.n	8007550 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	f003 0301 	and.w	r3, r3, #1
 800754a:	2b00      	cmp	r3, #0
 800754c:	d1f2      	bne.n	8007534 <HAL_DMA_IRQHandler+0x2cc>
 800754e:	e000      	b.n	8007552 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8007550:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	2201      	movs	r2, #1
 8007556:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	2200      	movs	r2, #0
 800755e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007566:	2b00      	cmp	r3, #0
 8007568:	d005      	beq.n	8007576 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800756e:	6878      	ldr	r0, [r7, #4]
 8007570:	4798      	blx	r3
 8007572:	e000      	b.n	8007576 <HAL_DMA_IRQHandler+0x30e>
        return;
 8007574:	bf00      	nop
    }
  }
}
 8007576:	3718      	adds	r7, #24
 8007578:	46bd      	mov	sp, r7
 800757a:	bd80      	pop	{r7, pc}

0800757c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800757c:	b480      	push	{r7}
 800757e:	b085      	sub	sp, #20
 8007580:	af00      	add	r7, sp, #0
 8007582:	60f8      	str	r0, [r7, #12]
 8007584:	60b9      	str	r1, [r7, #8]
 8007586:	607a      	str	r2, [r7, #4]
 8007588:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	681a      	ldr	r2, [r3, #0]
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8007598:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800759a:	68fb      	ldr	r3, [r7, #12]
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	683a      	ldr	r2, [r7, #0]
 80075a0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	689b      	ldr	r3, [r3, #8]
 80075a6:	2b40      	cmp	r3, #64	@ 0x40
 80075a8:	d108      	bne.n	80075bc <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80075aa:	68fb      	ldr	r3, [r7, #12]
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	687a      	ldr	r2, [r7, #4]
 80075b0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80075b2:	68fb      	ldr	r3, [r7, #12]
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	68ba      	ldr	r2, [r7, #8]
 80075b8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80075ba:	e007      	b.n	80075cc <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	68ba      	ldr	r2, [r7, #8]
 80075c2:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80075c4:	68fb      	ldr	r3, [r7, #12]
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	687a      	ldr	r2, [r7, #4]
 80075ca:	60da      	str	r2, [r3, #12]
}
 80075cc:	bf00      	nop
 80075ce:	3714      	adds	r7, #20
 80075d0:	46bd      	mov	sp, r7
 80075d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075d6:	4770      	bx	lr

080075d8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80075d8:	b480      	push	{r7}
 80075da:	b085      	sub	sp, #20
 80075dc:	af00      	add	r7, sp, #0
 80075de:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	b2db      	uxtb	r3, r3
 80075e6:	3b10      	subs	r3, #16
 80075e8:	4a14      	ldr	r2, [pc, #80]	@ (800763c <DMA_CalcBaseAndBitshift+0x64>)
 80075ea:	fba2 2303 	umull	r2, r3, r2, r3
 80075ee:	091b      	lsrs	r3, r3, #4
 80075f0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80075f2:	4a13      	ldr	r2, [pc, #76]	@ (8007640 <DMA_CalcBaseAndBitshift+0x68>)
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	4413      	add	r3, r2
 80075f8:	781b      	ldrb	r3, [r3, #0]
 80075fa:	461a      	mov	r2, r3
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	2b03      	cmp	r3, #3
 8007604:	d909      	bls.n	800761a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800760e:	f023 0303 	bic.w	r3, r3, #3
 8007612:	1d1a      	adds	r2, r3, #4
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	659a      	str	r2, [r3, #88]	@ 0x58
 8007618:	e007      	b.n	800762a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8007622:	f023 0303 	bic.w	r3, r3, #3
 8007626:	687a      	ldr	r2, [r7, #4]
 8007628:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800762e:	4618      	mov	r0, r3
 8007630:	3714      	adds	r7, #20
 8007632:	46bd      	mov	sp, r7
 8007634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007638:	4770      	bx	lr
 800763a:	bf00      	nop
 800763c:	aaaaaaab 	.word	0xaaaaaaab
 8007640:	0800ca48 	.word	0x0800ca48

08007644 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8007644:	b480      	push	{r7}
 8007646:	b085      	sub	sp, #20
 8007648:	af00      	add	r7, sp, #0
 800764a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800764c:	2300      	movs	r3, #0
 800764e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007654:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	699b      	ldr	r3, [r3, #24]
 800765a:	2b00      	cmp	r3, #0
 800765c:	d11f      	bne.n	800769e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800765e:	68bb      	ldr	r3, [r7, #8]
 8007660:	2b03      	cmp	r3, #3
 8007662:	d856      	bhi.n	8007712 <DMA_CheckFifoParam+0xce>
 8007664:	a201      	add	r2, pc, #4	@ (adr r2, 800766c <DMA_CheckFifoParam+0x28>)
 8007666:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800766a:	bf00      	nop
 800766c:	0800767d 	.word	0x0800767d
 8007670:	0800768f 	.word	0x0800768f
 8007674:	0800767d 	.word	0x0800767d
 8007678:	08007713 	.word	0x08007713
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007680:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007684:	2b00      	cmp	r3, #0
 8007686:	d046      	beq.n	8007716 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8007688:	2301      	movs	r3, #1
 800768a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800768c:	e043      	b.n	8007716 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007692:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8007696:	d140      	bne.n	800771a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8007698:	2301      	movs	r3, #1
 800769a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800769c:	e03d      	b.n	800771a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	699b      	ldr	r3, [r3, #24]
 80076a2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80076a6:	d121      	bne.n	80076ec <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80076a8:	68bb      	ldr	r3, [r7, #8]
 80076aa:	2b03      	cmp	r3, #3
 80076ac:	d837      	bhi.n	800771e <DMA_CheckFifoParam+0xda>
 80076ae:	a201      	add	r2, pc, #4	@ (adr r2, 80076b4 <DMA_CheckFifoParam+0x70>)
 80076b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80076b4:	080076c5 	.word	0x080076c5
 80076b8:	080076cb 	.word	0x080076cb
 80076bc:	080076c5 	.word	0x080076c5
 80076c0:	080076dd 	.word	0x080076dd
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80076c4:	2301      	movs	r3, #1
 80076c6:	73fb      	strb	r3, [r7, #15]
      break;
 80076c8:	e030      	b.n	800772c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80076ce:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80076d2:	2b00      	cmp	r3, #0
 80076d4:	d025      	beq.n	8007722 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80076d6:	2301      	movs	r3, #1
 80076d8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80076da:	e022      	b.n	8007722 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80076e0:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80076e4:	d11f      	bne.n	8007726 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80076e6:	2301      	movs	r3, #1
 80076e8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80076ea:	e01c      	b.n	8007726 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80076ec:	68bb      	ldr	r3, [r7, #8]
 80076ee:	2b02      	cmp	r3, #2
 80076f0:	d903      	bls.n	80076fa <DMA_CheckFifoParam+0xb6>
 80076f2:	68bb      	ldr	r3, [r7, #8]
 80076f4:	2b03      	cmp	r3, #3
 80076f6:	d003      	beq.n	8007700 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80076f8:	e018      	b.n	800772c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80076fa:	2301      	movs	r3, #1
 80076fc:	73fb      	strb	r3, [r7, #15]
      break;
 80076fe:	e015      	b.n	800772c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007704:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007708:	2b00      	cmp	r3, #0
 800770a:	d00e      	beq.n	800772a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800770c:	2301      	movs	r3, #1
 800770e:	73fb      	strb	r3, [r7, #15]
      break;
 8007710:	e00b      	b.n	800772a <DMA_CheckFifoParam+0xe6>
      break;
 8007712:	bf00      	nop
 8007714:	e00a      	b.n	800772c <DMA_CheckFifoParam+0xe8>
      break;
 8007716:	bf00      	nop
 8007718:	e008      	b.n	800772c <DMA_CheckFifoParam+0xe8>
      break;
 800771a:	bf00      	nop
 800771c:	e006      	b.n	800772c <DMA_CheckFifoParam+0xe8>
      break;
 800771e:	bf00      	nop
 8007720:	e004      	b.n	800772c <DMA_CheckFifoParam+0xe8>
      break;
 8007722:	bf00      	nop
 8007724:	e002      	b.n	800772c <DMA_CheckFifoParam+0xe8>
      break;   
 8007726:	bf00      	nop
 8007728:	e000      	b.n	800772c <DMA_CheckFifoParam+0xe8>
      break;
 800772a:	bf00      	nop
    }
  } 
  
  return status; 
 800772c:	7bfb      	ldrb	r3, [r7, #15]
}
 800772e:	4618      	mov	r0, r3
 8007730:	3714      	adds	r7, #20
 8007732:	46bd      	mov	sp, r7
 8007734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007738:	4770      	bx	lr
 800773a:	bf00      	nop

0800773c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800773c:	b480      	push	{r7}
 800773e:	b089      	sub	sp, #36	@ 0x24
 8007740:	af00      	add	r7, sp, #0
 8007742:	6078      	str	r0, [r7, #4]
 8007744:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8007746:	2300      	movs	r3, #0
 8007748:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800774a:	2300      	movs	r3, #0
 800774c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800774e:	2300      	movs	r3, #0
 8007750:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8007752:	2300      	movs	r3, #0
 8007754:	61fb      	str	r3, [r7, #28]
 8007756:	e159      	b.n	8007a0c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8007758:	2201      	movs	r2, #1
 800775a:	69fb      	ldr	r3, [r7, #28]
 800775c:	fa02 f303 	lsl.w	r3, r2, r3
 8007760:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8007762:	683b      	ldr	r3, [r7, #0]
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	697a      	ldr	r2, [r7, #20]
 8007768:	4013      	ands	r3, r2
 800776a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800776c:	693a      	ldr	r2, [r7, #16]
 800776e:	697b      	ldr	r3, [r7, #20]
 8007770:	429a      	cmp	r2, r3
 8007772:	f040 8148 	bne.w	8007a06 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8007776:	683b      	ldr	r3, [r7, #0]
 8007778:	685b      	ldr	r3, [r3, #4]
 800777a:	f003 0303 	and.w	r3, r3, #3
 800777e:	2b01      	cmp	r3, #1
 8007780:	d005      	beq.n	800778e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007782:	683b      	ldr	r3, [r7, #0]
 8007784:	685b      	ldr	r3, [r3, #4]
 8007786:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800778a:	2b02      	cmp	r3, #2
 800778c:	d130      	bne.n	80077f0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	689b      	ldr	r3, [r3, #8]
 8007792:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8007794:	69fb      	ldr	r3, [r7, #28]
 8007796:	005b      	lsls	r3, r3, #1
 8007798:	2203      	movs	r2, #3
 800779a:	fa02 f303 	lsl.w	r3, r2, r3
 800779e:	43db      	mvns	r3, r3
 80077a0:	69ba      	ldr	r2, [r7, #24]
 80077a2:	4013      	ands	r3, r2
 80077a4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80077a6:	683b      	ldr	r3, [r7, #0]
 80077a8:	68da      	ldr	r2, [r3, #12]
 80077aa:	69fb      	ldr	r3, [r7, #28]
 80077ac:	005b      	lsls	r3, r3, #1
 80077ae:	fa02 f303 	lsl.w	r3, r2, r3
 80077b2:	69ba      	ldr	r2, [r7, #24]
 80077b4:	4313      	orrs	r3, r2
 80077b6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	69ba      	ldr	r2, [r7, #24]
 80077bc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	685b      	ldr	r3, [r3, #4]
 80077c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80077c4:	2201      	movs	r2, #1
 80077c6:	69fb      	ldr	r3, [r7, #28]
 80077c8:	fa02 f303 	lsl.w	r3, r2, r3
 80077cc:	43db      	mvns	r3, r3
 80077ce:	69ba      	ldr	r2, [r7, #24]
 80077d0:	4013      	ands	r3, r2
 80077d2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80077d4:	683b      	ldr	r3, [r7, #0]
 80077d6:	685b      	ldr	r3, [r3, #4]
 80077d8:	091b      	lsrs	r3, r3, #4
 80077da:	f003 0201 	and.w	r2, r3, #1
 80077de:	69fb      	ldr	r3, [r7, #28]
 80077e0:	fa02 f303 	lsl.w	r3, r2, r3
 80077e4:	69ba      	ldr	r2, [r7, #24]
 80077e6:	4313      	orrs	r3, r2
 80077e8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	69ba      	ldr	r2, [r7, #24]
 80077ee:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80077f0:	683b      	ldr	r3, [r7, #0]
 80077f2:	685b      	ldr	r3, [r3, #4]
 80077f4:	f003 0303 	and.w	r3, r3, #3
 80077f8:	2b03      	cmp	r3, #3
 80077fa:	d017      	beq.n	800782c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	68db      	ldr	r3, [r3, #12]
 8007800:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8007802:	69fb      	ldr	r3, [r7, #28]
 8007804:	005b      	lsls	r3, r3, #1
 8007806:	2203      	movs	r2, #3
 8007808:	fa02 f303 	lsl.w	r3, r2, r3
 800780c:	43db      	mvns	r3, r3
 800780e:	69ba      	ldr	r2, [r7, #24]
 8007810:	4013      	ands	r3, r2
 8007812:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007814:	683b      	ldr	r3, [r7, #0]
 8007816:	689a      	ldr	r2, [r3, #8]
 8007818:	69fb      	ldr	r3, [r7, #28]
 800781a:	005b      	lsls	r3, r3, #1
 800781c:	fa02 f303 	lsl.w	r3, r2, r3
 8007820:	69ba      	ldr	r2, [r7, #24]
 8007822:	4313      	orrs	r3, r2
 8007824:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	69ba      	ldr	r2, [r7, #24]
 800782a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800782c:	683b      	ldr	r3, [r7, #0]
 800782e:	685b      	ldr	r3, [r3, #4]
 8007830:	f003 0303 	and.w	r3, r3, #3
 8007834:	2b02      	cmp	r3, #2
 8007836:	d123      	bne.n	8007880 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8007838:	69fb      	ldr	r3, [r7, #28]
 800783a:	08da      	lsrs	r2, r3, #3
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	3208      	adds	r2, #8
 8007840:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007844:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8007846:	69fb      	ldr	r3, [r7, #28]
 8007848:	f003 0307 	and.w	r3, r3, #7
 800784c:	009b      	lsls	r3, r3, #2
 800784e:	220f      	movs	r2, #15
 8007850:	fa02 f303 	lsl.w	r3, r2, r3
 8007854:	43db      	mvns	r3, r3
 8007856:	69ba      	ldr	r2, [r7, #24]
 8007858:	4013      	ands	r3, r2
 800785a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800785c:	683b      	ldr	r3, [r7, #0]
 800785e:	691a      	ldr	r2, [r3, #16]
 8007860:	69fb      	ldr	r3, [r7, #28]
 8007862:	f003 0307 	and.w	r3, r3, #7
 8007866:	009b      	lsls	r3, r3, #2
 8007868:	fa02 f303 	lsl.w	r3, r2, r3
 800786c:	69ba      	ldr	r2, [r7, #24]
 800786e:	4313      	orrs	r3, r2
 8007870:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8007872:	69fb      	ldr	r3, [r7, #28]
 8007874:	08da      	lsrs	r2, r3, #3
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	3208      	adds	r2, #8
 800787a:	69b9      	ldr	r1, [r7, #24]
 800787c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8007886:	69fb      	ldr	r3, [r7, #28]
 8007888:	005b      	lsls	r3, r3, #1
 800788a:	2203      	movs	r2, #3
 800788c:	fa02 f303 	lsl.w	r3, r2, r3
 8007890:	43db      	mvns	r3, r3
 8007892:	69ba      	ldr	r2, [r7, #24]
 8007894:	4013      	ands	r3, r2
 8007896:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8007898:	683b      	ldr	r3, [r7, #0]
 800789a:	685b      	ldr	r3, [r3, #4]
 800789c:	f003 0203 	and.w	r2, r3, #3
 80078a0:	69fb      	ldr	r3, [r7, #28]
 80078a2:	005b      	lsls	r3, r3, #1
 80078a4:	fa02 f303 	lsl.w	r3, r2, r3
 80078a8:	69ba      	ldr	r2, [r7, #24]
 80078aa:	4313      	orrs	r3, r2
 80078ac:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	69ba      	ldr	r2, [r7, #24]
 80078b2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80078b4:	683b      	ldr	r3, [r7, #0]
 80078b6:	685b      	ldr	r3, [r3, #4]
 80078b8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80078bc:	2b00      	cmp	r3, #0
 80078be:	f000 80a2 	beq.w	8007a06 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80078c2:	2300      	movs	r3, #0
 80078c4:	60fb      	str	r3, [r7, #12]
 80078c6:	4b57      	ldr	r3, [pc, #348]	@ (8007a24 <HAL_GPIO_Init+0x2e8>)
 80078c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80078ca:	4a56      	ldr	r2, [pc, #344]	@ (8007a24 <HAL_GPIO_Init+0x2e8>)
 80078cc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80078d0:	6453      	str	r3, [r2, #68]	@ 0x44
 80078d2:	4b54      	ldr	r3, [pc, #336]	@ (8007a24 <HAL_GPIO_Init+0x2e8>)
 80078d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80078d6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80078da:	60fb      	str	r3, [r7, #12]
 80078dc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80078de:	4a52      	ldr	r2, [pc, #328]	@ (8007a28 <HAL_GPIO_Init+0x2ec>)
 80078e0:	69fb      	ldr	r3, [r7, #28]
 80078e2:	089b      	lsrs	r3, r3, #2
 80078e4:	3302      	adds	r3, #2
 80078e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80078ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80078ec:	69fb      	ldr	r3, [r7, #28]
 80078ee:	f003 0303 	and.w	r3, r3, #3
 80078f2:	009b      	lsls	r3, r3, #2
 80078f4:	220f      	movs	r2, #15
 80078f6:	fa02 f303 	lsl.w	r3, r2, r3
 80078fa:	43db      	mvns	r3, r3
 80078fc:	69ba      	ldr	r2, [r7, #24]
 80078fe:	4013      	ands	r3, r2
 8007900:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	4a49      	ldr	r2, [pc, #292]	@ (8007a2c <HAL_GPIO_Init+0x2f0>)
 8007906:	4293      	cmp	r3, r2
 8007908:	d019      	beq.n	800793e <HAL_GPIO_Init+0x202>
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	4a48      	ldr	r2, [pc, #288]	@ (8007a30 <HAL_GPIO_Init+0x2f4>)
 800790e:	4293      	cmp	r3, r2
 8007910:	d013      	beq.n	800793a <HAL_GPIO_Init+0x1fe>
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	4a47      	ldr	r2, [pc, #284]	@ (8007a34 <HAL_GPIO_Init+0x2f8>)
 8007916:	4293      	cmp	r3, r2
 8007918:	d00d      	beq.n	8007936 <HAL_GPIO_Init+0x1fa>
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	4a46      	ldr	r2, [pc, #280]	@ (8007a38 <HAL_GPIO_Init+0x2fc>)
 800791e:	4293      	cmp	r3, r2
 8007920:	d007      	beq.n	8007932 <HAL_GPIO_Init+0x1f6>
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	4a45      	ldr	r2, [pc, #276]	@ (8007a3c <HAL_GPIO_Init+0x300>)
 8007926:	4293      	cmp	r3, r2
 8007928:	d101      	bne.n	800792e <HAL_GPIO_Init+0x1f2>
 800792a:	2304      	movs	r3, #4
 800792c:	e008      	b.n	8007940 <HAL_GPIO_Init+0x204>
 800792e:	2307      	movs	r3, #7
 8007930:	e006      	b.n	8007940 <HAL_GPIO_Init+0x204>
 8007932:	2303      	movs	r3, #3
 8007934:	e004      	b.n	8007940 <HAL_GPIO_Init+0x204>
 8007936:	2302      	movs	r3, #2
 8007938:	e002      	b.n	8007940 <HAL_GPIO_Init+0x204>
 800793a:	2301      	movs	r3, #1
 800793c:	e000      	b.n	8007940 <HAL_GPIO_Init+0x204>
 800793e:	2300      	movs	r3, #0
 8007940:	69fa      	ldr	r2, [r7, #28]
 8007942:	f002 0203 	and.w	r2, r2, #3
 8007946:	0092      	lsls	r2, r2, #2
 8007948:	4093      	lsls	r3, r2
 800794a:	69ba      	ldr	r2, [r7, #24]
 800794c:	4313      	orrs	r3, r2
 800794e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8007950:	4935      	ldr	r1, [pc, #212]	@ (8007a28 <HAL_GPIO_Init+0x2ec>)
 8007952:	69fb      	ldr	r3, [r7, #28]
 8007954:	089b      	lsrs	r3, r3, #2
 8007956:	3302      	adds	r3, #2
 8007958:	69ba      	ldr	r2, [r7, #24]
 800795a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800795e:	4b38      	ldr	r3, [pc, #224]	@ (8007a40 <HAL_GPIO_Init+0x304>)
 8007960:	689b      	ldr	r3, [r3, #8]
 8007962:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007964:	693b      	ldr	r3, [r7, #16]
 8007966:	43db      	mvns	r3, r3
 8007968:	69ba      	ldr	r2, [r7, #24]
 800796a:	4013      	ands	r3, r2
 800796c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800796e:	683b      	ldr	r3, [r7, #0]
 8007970:	685b      	ldr	r3, [r3, #4]
 8007972:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007976:	2b00      	cmp	r3, #0
 8007978:	d003      	beq.n	8007982 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800797a:	69ba      	ldr	r2, [r7, #24]
 800797c:	693b      	ldr	r3, [r7, #16]
 800797e:	4313      	orrs	r3, r2
 8007980:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8007982:	4a2f      	ldr	r2, [pc, #188]	@ (8007a40 <HAL_GPIO_Init+0x304>)
 8007984:	69bb      	ldr	r3, [r7, #24]
 8007986:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8007988:	4b2d      	ldr	r3, [pc, #180]	@ (8007a40 <HAL_GPIO_Init+0x304>)
 800798a:	68db      	ldr	r3, [r3, #12]
 800798c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800798e:	693b      	ldr	r3, [r7, #16]
 8007990:	43db      	mvns	r3, r3
 8007992:	69ba      	ldr	r2, [r7, #24]
 8007994:	4013      	ands	r3, r2
 8007996:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8007998:	683b      	ldr	r3, [r7, #0]
 800799a:	685b      	ldr	r3, [r3, #4]
 800799c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80079a0:	2b00      	cmp	r3, #0
 80079a2:	d003      	beq.n	80079ac <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80079a4:	69ba      	ldr	r2, [r7, #24]
 80079a6:	693b      	ldr	r3, [r7, #16]
 80079a8:	4313      	orrs	r3, r2
 80079aa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80079ac:	4a24      	ldr	r2, [pc, #144]	@ (8007a40 <HAL_GPIO_Init+0x304>)
 80079ae:	69bb      	ldr	r3, [r7, #24]
 80079b0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80079b2:	4b23      	ldr	r3, [pc, #140]	@ (8007a40 <HAL_GPIO_Init+0x304>)
 80079b4:	685b      	ldr	r3, [r3, #4]
 80079b6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80079b8:	693b      	ldr	r3, [r7, #16]
 80079ba:	43db      	mvns	r3, r3
 80079bc:	69ba      	ldr	r2, [r7, #24]
 80079be:	4013      	ands	r3, r2
 80079c0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80079c2:	683b      	ldr	r3, [r7, #0]
 80079c4:	685b      	ldr	r3, [r3, #4]
 80079c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80079ca:	2b00      	cmp	r3, #0
 80079cc:	d003      	beq.n	80079d6 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80079ce:	69ba      	ldr	r2, [r7, #24]
 80079d0:	693b      	ldr	r3, [r7, #16]
 80079d2:	4313      	orrs	r3, r2
 80079d4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80079d6:	4a1a      	ldr	r2, [pc, #104]	@ (8007a40 <HAL_GPIO_Init+0x304>)
 80079d8:	69bb      	ldr	r3, [r7, #24]
 80079da:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80079dc:	4b18      	ldr	r3, [pc, #96]	@ (8007a40 <HAL_GPIO_Init+0x304>)
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80079e2:	693b      	ldr	r3, [r7, #16]
 80079e4:	43db      	mvns	r3, r3
 80079e6:	69ba      	ldr	r2, [r7, #24]
 80079e8:	4013      	ands	r3, r2
 80079ea:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80079ec:	683b      	ldr	r3, [r7, #0]
 80079ee:	685b      	ldr	r3, [r3, #4]
 80079f0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80079f4:	2b00      	cmp	r3, #0
 80079f6:	d003      	beq.n	8007a00 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80079f8:	69ba      	ldr	r2, [r7, #24]
 80079fa:	693b      	ldr	r3, [r7, #16]
 80079fc:	4313      	orrs	r3, r2
 80079fe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8007a00:	4a0f      	ldr	r2, [pc, #60]	@ (8007a40 <HAL_GPIO_Init+0x304>)
 8007a02:	69bb      	ldr	r3, [r7, #24]
 8007a04:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8007a06:	69fb      	ldr	r3, [r7, #28]
 8007a08:	3301      	adds	r3, #1
 8007a0a:	61fb      	str	r3, [r7, #28]
 8007a0c:	69fb      	ldr	r3, [r7, #28]
 8007a0e:	2b0f      	cmp	r3, #15
 8007a10:	f67f aea2 	bls.w	8007758 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8007a14:	bf00      	nop
 8007a16:	bf00      	nop
 8007a18:	3724      	adds	r7, #36	@ 0x24
 8007a1a:	46bd      	mov	sp, r7
 8007a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a20:	4770      	bx	lr
 8007a22:	bf00      	nop
 8007a24:	40023800 	.word	0x40023800
 8007a28:	40013800 	.word	0x40013800
 8007a2c:	40020000 	.word	0x40020000
 8007a30:	40020400 	.word	0x40020400
 8007a34:	40020800 	.word	0x40020800
 8007a38:	40020c00 	.word	0x40020c00
 8007a3c:	40021000 	.word	0x40021000
 8007a40:	40013c00 	.word	0x40013c00

08007a44 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007a44:	b480      	push	{r7}
 8007a46:	b083      	sub	sp, #12
 8007a48:	af00      	add	r7, sp, #0
 8007a4a:	6078      	str	r0, [r7, #4]
 8007a4c:	460b      	mov	r3, r1
 8007a4e:	807b      	strh	r3, [r7, #2]
 8007a50:	4613      	mov	r3, r2
 8007a52:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8007a54:	787b      	ldrb	r3, [r7, #1]
 8007a56:	2b00      	cmp	r3, #0
 8007a58:	d003      	beq.n	8007a62 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8007a5a:	887a      	ldrh	r2, [r7, #2]
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8007a60:	e003      	b.n	8007a6a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8007a62:	887b      	ldrh	r3, [r7, #2]
 8007a64:	041a      	lsls	r2, r3, #16
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	619a      	str	r2, [r3, #24]
}
 8007a6a:	bf00      	nop
 8007a6c:	370c      	adds	r7, #12
 8007a6e:	46bd      	mov	sp, r7
 8007a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a74:	4770      	bx	lr
	...

08007a78 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8007a78:	b580      	push	{r7, lr}
 8007a7a:	b082      	sub	sp, #8
 8007a7c:	af00      	add	r7, sp, #0
 8007a7e:	4603      	mov	r3, r0
 8007a80:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8007a82:	4b08      	ldr	r3, [pc, #32]	@ (8007aa4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8007a84:	695a      	ldr	r2, [r3, #20]
 8007a86:	88fb      	ldrh	r3, [r7, #6]
 8007a88:	4013      	ands	r3, r2
 8007a8a:	2b00      	cmp	r3, #0
 8007a8c:	d006      	beq.n	8007a9c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8007a8e:	4a05      	ldr	r2, [pc, #20]	@ (8007aa4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8007a90:	88fb      	ldrh	r3, [r7, #6]
 8007a92:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8007a94:	88fb      	ldrh	r3, [r7, #6]
 8007a96:	4618      	mov	r0, r3
 8007a98:	f000 f806 	bl	8007aa8 <HAL_GPIO_EXTI_Callback>
  }
}
 8007a9c:	bf00      	nop
 8007a9e:	3708      	adds	r7, #8
 8007aa0:	46bd      	mov	sp, r7
 8007aa2:	bd80      	pop	{r7, pc}
 8007aa4:	40013c00 	.word	0x40013c00

08007aa8 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8007aa8:	b480      	push	{r7}
 8007aaa:	b083      	sub	sp, #12
 8007aac:	af00      	add	r7, sp, #0
 8007aae:	4603      	mov	r3, r0
 8007ab0:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8007ab2:	bf00      	nop
 8007ab4:	370c      	adds	r7, #12
 8007ab6:	46bd      	mov	sp, r7
 8007ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007abc:	4770      	bx	lr
	...

08007ac0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8007ac0:	b580      	push	{r7, lr}
 8007ac2:	b084      	sub	sp, #16
 8007ac4:	af00      	add	r7, sp, #0
 8007ac6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	2b00      	cmp	r3, #0
 8007acc:	d101      	bne.n	8007ad2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8007ace:	2301      	movs	r3, #1
 8007ad0:	e12b      	b.n	8007d2a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007ad8:	b2db      	uxtb	r3, r3
 8007ada:	2b00      	cmp	r3, #0
 8007adc:	d106      	bne.n	8007aec <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	2200      	movs	r2, #0
 8007ae2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8007ae6:	6878      	ldr	r0, [r7, #4]
 8007ae8:	f7fd fd5c 	bl	80055a4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	2224      	movs	r2, #36	@ 0x24
 8007af0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	681a      	ldr	r2, [r3, #0]
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	f022 0201 	bic.w	r2, r2, #1
 8007b02:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	681a      	ldr	r2, [r3, #0]
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007b12:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	681b      	ldr	r3, [r3, #0]
 8007b18:	681a      	ldr	r2, [r3, #0]
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007b22:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8007b24:	f000 fd40 	bl	80085a8 <HAL_RCC_GetPCLK1Freq>
 8007b28:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	685b      	ldr	r3, [r3, #4]
 8007b2e:	4a81      	ldr	r2, [pc, #516]	@ (8007d34 <HAL_I2C_Init+0x274>)
 8007b30:	4293      	cmp	r3, r2
 8007b32:	d807      	bhi.n	8007b44 <HAL_I2C_Init+0x84>
 8007b34:	68fb      	ldr	r3, [r7, #12]
 8007b36:	4a80      	ldr	r2, [pc, #512]	@ (8007d38 <HAL_I2C_Init+0x278>)
 8007b38:	4293      	cmp	r3, r2
 8007b3a:	bf94      	ite	ls
 8007b3c:	2301      	movls	r3, #1
 8007b3e:	2300      	movhi	r3, #0
 8007b40:	b2db      	uxtb	r3, r3
 8007b42:	e006      	b.n	8007b52 <HAL_I2C_Init+0x92>
 8007b44:	68fb      	ldr	r3, [r7, #12]
 8007b46:	4a7d      	ldr	r2, [pc, #500]	@ (8007d3c <HAL_I2C_Init+0x27c>)
 8007b48:	4293      	cmp	r3, r2
 8007b4a:	bf94      	ite	ls
 8007b4c:	2301      	movls	r3, #1
 8007b4e:	2300      	movhi	r3, #0
 8007b50:	b2db      	uxtb	r3, r3
 8007b52:	2b00      	cmp	r3, #0
 8007b54:	d001      	beq.n	8007b5a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8007b56:	2301      	movs	r3, #1
 8007b58:	e0e7      	b.n	8007d2a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8007b5a:	68fb      	ldr	r3, [r7, #12]
 8007b5c:	4a78      	ldr	r2, [pc, #480]	@ (8007d40 <HAL_I2C_Init+0x280>)
 8007b5e:	fba2 2303 	umull	r2, r3, r2, r3
 8007b62:	0c9b      	lsrs	r3, r3, #18
 8007b64:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	685b      	ldr	r3, [r3, #4]
 8007b6c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	681b      	ldr	r3, [r3, #0]
 8007b74:	68ba      	ldr	r2, [r7, #8]
 8007b76:	430a      	orrs	r2, r1
 8007b78:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	681b      	ldr	r3, [r3, #0]
 8007b7e:	6a1b      	ldr	r3, [r3, #32]
 8007b80:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	685b      	ldr	r3, [r3, #4]
 8007b88:	4a6a      	ldr	r2, [pc, #424]	@ (8007d34 <HAL_I2C_Init+0x274>)
 8007b8a:	4293      	cmp	r3, r2
 8007b8c:	d802      	bhi.n	8007b94 <HAL_I2C_Init+0xd4>
 8007b8e:	68bb      	ldr	r3, [r7, #8]
 8007b90:	3301      	adds	r3, #1
 8007b92:	e009      	b.n	8007ba8 <HAL_I2C_Init+0xe8>
 8007b94:	68bb      	ldr	r3, [r7, #8]
 8007b96:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8007b9a:	fb02 f303 	mul.w	r3, r2, r3
 8007b9e:	4a69      	ldr	r2, [pc, #420]	@ (8007d44 <HAL_I2C_Init+0x284>)
 8007ba0:	fba2 2303 	umull	r2, r3, r2, r3
 8007ba4:	099b      	lsrs	r3, r3, #6
 8007ba6:	3301      	adds	r3, #1
 8007ba8:	687a      	ldr	r2, [r7, #4]
 8007baa:	6812      	ldr	r2, [r2, #0]
 8007bac:	430b      	orrs	r3, r1
 8007bae:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	69db      	ldr	r3, [r3, #28]
 8007bb6:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8007bba:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	685b      	ldr	r3, [r3, #4]
 8007bc2:	495c      	ldr	r1, [pc, #368]	@ (8007d34 <HAL_I2C_Init+0x274>)
 8007bc4:	428b      	cmp	r3, r1
 8007bc6:	d819      	bhi.n	8007bfc <HAL_I2C_Init+0x13c>
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	1e59      	subs	r1, r3, #1
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	685b      	ldr	r3, [r3, #4]
 8007bd0:	005b      	lsls	r3, r3, #1
 8007bd2:	fbb1 f3f3 	udiv	r3, r1, r3
 8007bd6:	1c59      	adds	r1, r3, #1
 8007bd8:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8007bdc:	400b      	ands	r3, r1
 8007bde:	2b00      	cmp	r3, #0
 8007be0:	d00a      	beq.n	8007bf8 <HAL_I2C_Init+0x138>
 8007be2:	68fb      	ldr	r3, [r7, #12]
 8007be4:	1e59      	subs	r1, r3, #1
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	685b      	ldr	r3, [r3, #4]
 8007bea:	005b      	lsls	r3, r3, #1
 8007bec:	fbb1 f3f3 	udiv	r3, r1, r3
 8007bf0:	3301      	adds	r3, #1
 8007bf2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007bf6:	e051      	b.n	8007c9c <HAL_I2C_Init+0x1dc>
 8007bf8:	2304      	movs	r3, #4
 8007bfa:	e04f      	b.n	8007c9c <HAL_I2C_Init+0x1dc>
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	689b      	ldr	r3, [r3, #8]
 8007c00:	2b00      	cmp	r3, #0
 8007c02:	d111      	bne.n	8007c28 <HAL_I2C_Init+0x168>
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	1e58      	subs	r0, r3, #1
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	6859      	ldr	r1, [r3, #4]
 8007c0c:	460b      	mov	r3, r1
 8007c0e:	005b      	lsls	r3, r3, #1
 8007c10:	440b      	add	r3, r1
 8007c12:	fbb0 f3f3 	udiv	r3, r0, r3
 8007c16:	3301      	adds	r3, #1
 8007c18:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007c1c:	2b00      	cmp	r3, #0
 8007c1e:	bf0c      	ite	eq
 8007c20:	2301      	moveq	r3, #1
 8007c22:	2300      	movne	r3, #0
 8007c24:	b2db      	uxtb	r3, r3
 8007c26:	e012      	b.n	8007c4e <HAL_I2C_Init+0x18e>
 8007c28:	68fb      	ldr	r3, [r7, #12]
 8007c2a:	1e58      	subs	r0, r3, #1
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	6859      	ldr	r1, [r3, #4]
 8007c30:	460b      	mov	r3, r1
 8007c32:	009b      	lsls	r3, r3, #2
 8007c34:	440b      	add	r3, r1
 8007c36:	0099      	lsls	r1, r3, #2
 8007c38:	440b      	add	r3, r1
 8007c3a:	fbb0 f3f3 	udiv	r3, r0, r3
 8007c3e:	3301      	adds	r3, #1
 8007c40:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007c44:	2b00      	cmp	r3, #0
 8007c46:	bf0c      	ite	eq
 8007c48:	2301      	moveq	r3, #1
 8007c4a:	2300      	movne	r3, #0
 8007c4c:	b2db      	uxtb	r3, r3
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	d001      	beq.n	8007c56 <HAL_I2C_Init+0x196>
 8007c52:	2301      	movs	r3, #1
 8007c54:	e022      	b.n	8007c9c <HAL_I2C_Init+0x1dc>
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	689b      	ldr	r3, [r3, #8]
 8007c5a:	2b00      	cmp	r3, #0
 8007c5c:	d10e      	bne.n	8007c7c <HAL_I2C_Init+0x1bc>
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	1e58      	subs	r0, r3, #1
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	6859      	ldr	r1, [r3, #4]
 8007c66:	460b      	mov	r3, r1
 8007c68:	005b      	lsls	r3, r3, #1
 8007c6a:	440b      	add	r3, r1
 8007c6c:	fbb0 f3f3 	udiv	r3, r0, r3
 8007c70:	3301      	adds	r3, #1
 8007c72:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007c76:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007c7a:	e00f      	b.n	8007c9c <HAL_I2C_Init+0x1dc>
 8007c7c:	68fb      	ldr	r3, [r7, #12]
 8007c7e:	1e58      	subs	r0, r3, #1
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	6859      	ldr	r1, [r3, #4]
 8007c84:	460b      	mov	r3, r1
 8007c86:	009b      	lsls	r3, r3, #2
 8007c88:	440b      	add	r3, r1
 8007c8a:	0099      	lsls	r1, r3, #2
 8007c8c:	440b      	add	r3, r1
 8007c8e:	fbb0 f3f3 	udiv	r3, r0, r3
 8007c92:	3301      	adds	r3, #1
 8007c94:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007c98:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007c9c:	6879      	ldr	r1, [r7, #4]
 8007c9e:	6809      	ldr	r1, [r1, #0]
 8007ca0:	4313      	orrs	r3, r2
 8007ca2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	69da      	ldr	r2, [r3, #28]
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	6a1b      	ldr	r3, [r3, #32]
 8007cb6:	431a      	orrs	r2, r3
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	430a      	orrs	r2, r1
 8007cbe:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	689b      	ldr	r3, [r3, #8]
 8007cc6:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8007cca:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8007cce:	687a      	ldr	r2, [r7, #4]
 8007cd0:	6911      	ldr	r1, [r2, #16]
 8007cd2:	687a      	ldr	r2, [r7, #4]
 8007cd4:	68d2      	ldr	r2, [r2, #12]
 8007cd6:	4311      	orrs	r1, r2
 8007cd8:	687a      	ldr	r2, [r7, #4]
 8007cda:	6812      	ldr	r2, [r2, #0]
 8007cdc:	430b      	orrs	r3, r1
 8007cde:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	68db      	ldr	r3, [r3, #12]
 8007ce6:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	695a      	ldr	r2, [r3, #20]
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	699b      	ldr	r3, [r3, #24]
 8007cf2:	431a      	orrs	r2, r3
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	430a      	orrs	r2, r1
 8007cfa:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	681a      	ldr	r2, [r3, #0]
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	f042 0201 	orr.w	r2, r2, #1
 8007d0a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	2200      	movs	r2, #0
 8007d10:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	2220      	movs	r2, #32
 8007d16:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	2200      	movs	r2, #0
 8007d1e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	2200      	movs	r2, #0
 8007d24:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8007d28:	2300      	movs	r3, #0
}
 8007d2a:	4618      	mov	r0, r3
 8007d2c:	3710      	adds	r7, #16
 8007d2e:	46bd      	mov	sp, r7
 8007d30:	bd80      	pop	{r7, pc}
 8007d32:	bf00      	nop
 8007d34:	000186a0 	.word	0x000186a0
 8007d38:	001e847f 	.word	0x001e847f
 8007d3c:	003d08ff 	.word	0x003d08ff
 8007d40:	431bde83 	.word	0x431bde83
 8007d44:	10624dd3 	.word	0x10624dd3

08007d48 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007d48:	b580      	push	{r7, lr}
 8007d4a:	b086      	sub	sp, #24
 8007d4c:	af00      	add	r7, sp, #0
 8007d4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	2b00      	cmp	r3, #0
 8007d54:	d101      	bne.n	8007d5a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007d56:	2301      	movs	r3, #1
 8007d58:	e267      	b.n	800822a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	f003 0301 	and.w	r3, r3, #1
 8007d62:	2b00      	cmp	r3, #0
 8007d64:	d075      	beq.n	8007e52 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8007d66:	4b88      	ldr	r3, [pc, #544]	@ (8007f88 <HAL_RCC_OscConfig+0x240>)
 8007d68:	689b      	ldr	r3, [r3, #8]
 8007d6a:	f003 030c 	and.w	r3, r3, #12
 8007d6e:	2b04      	cmp	r3, #4
 8007d70:	d00c      	beq.n	8007d8c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007d72:	4b85      	ldr	r3, [pc, #532]	@ (8007f88 <HAL_RCC_OscConfig+0x240>)
 8007d74:	689b      	ldr	r3, [r3, #8]
 8007d76:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8007d7a:	2b08      	cmp	r3, #8
 8007d7c:	d112      	bne.n	8007da4 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007d7e:	4b82      	ldr	r3, [pc, #520]	@ (8007f88 <HAL_RCC_OscConfig+0x240>)
 8007d80:	685b      	ldr	r3, [r3, #4]
 8007d82:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007d86:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007d8a:	d10b      	bne.n	8007da4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007d8c:	4b7e      	ldr	r3, [pc, #504]	@ (8007f88 <HAL_RCC_OscConfig+0x240>)
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007d94:	2b00      	cmp	r3, #0
 8007d96:	d05b      	beq.n	8007e50 <HAL_RCC_OscConfig+0x108>
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	685b      	ldr	r3, [r3, #4]
 8007d9c:	2b00      	cmp	r3, #0
 8007d9e:	d157      	bne.n	8007e50 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8007da0:	2301      	movs	r3, #1
 8007da2:	e242      	b.n	800822a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	685b      	ldr	r3, [r3, #4]
 8007da8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007dac:	d106      	bne.n	8007dbc <HAL_RCC_OscConfig+0x74>
 8007dae:	4b76      	ldr	r3, [pc, #472]	@ (8007f88 <HAL_RCC_OscConfig+0x240>)
 8007db0:	681b      	ldr	r3, [r3, #0]
 8007db2:	4a75      	ldr	r2, [pc, #468]	@ (8007f88 <HAL_RCC_OscConfig+0x240>)
 8007db4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007db8:	6013      	str	r3, [r2, #0]
 8007dba:	e01d      	b.n	8007df8 <HAL_RCC_OscConfig+0xb0>
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	685b      	ldr	r3, [r3, #4]
 8007dc0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007dc4:	d10c      	bne.n	8007de0 <HAL_RCC_OscConfig+0x98>
 8007dc6:	4b70      	ldr	r3, [pc, #448]	@ (8007f88 <HAL_RCC_OscConfig+0x240>)
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	4a6f      	ldr	r2, [pc, #444]	@ (8007f88 <HAL_RCC_OscConfig+0x240>)
 8007dcc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007dd0:	6013      	str	r3, [r2, #0]
 8007dd2:	4b6d      	ldr	r3, [pc, #436]	@ (8007f88 <HAL_RCC_OscConfig+0x240>)
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	4a6c      	ldr	r2, [pc, #432]	@ (8007f88 <HAL_RCC_OscConfig+0x240>)
 8007dd8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007ddc:	6013      	str	r3, [r2, #0]
 8007dde:	e00b      	b.n	8007df8 <HAL_RCC_OscConfig+0xb0>
 8007de0:	4b69      	ldr	r3, [pc, #420]	@ (8007f88 <HAL_RCC_OscConfig+0x240>)
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	4a68      	ldr	r2, [pc, #416]	@ (8007f88 <HAL_RCC_OscConfig+0x240>)
 8007de6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007dea:	6013      	str	r3, [r2, #0]
 8007dec:	4b66      	ldr	r3, [pc, #408]	@ (8007f88 <HAL_RCC_OscConfig+0x240>)
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	4a65      	ldr	r2, [pc, #404]	@ (8007f88 <HAL_RCC_OscConfig+0x240>)
 8007df2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007df6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	685b      	ldr	r3, [r3, #4]
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	d013      	beq.n	8007e28 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007e00:	f7fe fbe4 	bl	80065cc <HAL_GetTick>
 8007e04:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007e06:	e008      	b.n	8007e1a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007e08:	f7fe fbe0 	bl	80065cc <HAL_GetTick>
 8007e0c:	4602      	mov	r2, r0
 8007e0e:	693b      	ldr	r3, [r7, #16]
 8007e10:	1ad3      	subs	r3, r2, r3
 8007e12:	2b64      	cmp	r3, #100	@ 0x64
 8007e14:	d901      	bls.n	8007e1a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8007e16:	2303      	movs	r3, #3
 8007e18:	e207      	b.n	800822a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007e1a:	4b5b      	ldr	r3, [pc, #364]	@ (8007f88 <HAL_RCC_OscConfig+0x240>)
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007e22:	2b00      	cmp	r3, #0
 8007e24:	d0f0      	beq.n	8007e08 <HAL_RCC_OscConfig+0xc0>
 8007e26:	e014      	b.n	8007e52 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007e28:	f7fe fbd0 	bl	80065cc <HAL_GetTick>
 8007e2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007e2e:	e008      	b.n	8007e42 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007e30:	f7fe fbcc 	bl	80065cc <HAL_GetTick>
 8007e34:	4602      	mov	r2, r0
 8007e36:	693b      	ldr	r3, [r7, #16]
 8007e38:	1ad3      	subs	r3, r2, r3
 8007e3a:	2b64      	cmp	r3, #100	@ 0x64
 8007e3c:	d901      	bls.n	8007e42 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8007e3e:	2303      	movs	r3, #3
 8007e40:	e1f3      	b.n	800822a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007e42:	4b51      	ldr	r3, [pc, #324]	@ (8007f88 <HAL_RCC_OscConfig+0x240>)
 8007e44:	681b      	ldr	r3, [r3, #0]
 8007e46:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	d1f0      	bne.n	8007e30 <HAL_RCC_OscConfig+0xe8>
 8007e4e:	e000      	b.n	8007e52 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007e50:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	681b      	ldr	r3, [r3, #0]
 8007e56:	f003 0302 	and.w	r3, r3, #2
 8007e5a:	2b00      	cmp	r3, #0
 8007e5c:	d063      	beq.n	8007f26 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8007e5e:	4b4a      	ldr	r3, [pc, #296]	@ (8007f88 <HAL_RCC_OscConfig+0x240>)
 8007e60:	689b      	ldr	r3, [r3, #8]
 8007e62:	f003 030c 	and.w	r3, r3, #12
 8007e66:	2b00      	cmp	r3, #0
 8007e68:	d00b      	beq.n	8007e82 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007e6a:	4b47      	ldr	r3, [pc, #284]	@ (8007f88 <HAL_RCC_OscConfig+0x240>)
 8007e6c:	689b      	ldr	r3, [r3, #8]
 8007e6e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8007e72:	2b08      	cmp	r3, #8
 8007e74:	d11c      	bne.n	8007eb0 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007e76:	4b44      	ldr	r3, [pc, #272]	@ (8007f88 <HAL_RCC_OscConfig+0x240>)
 8007e78:	685b      	ldr	r3, [r3, #4]
 8007e7a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007e7e:	2b00      	cmp	r3, #0
 8007e80:	d116      	bne.n	8007eb0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007e82:	4b41      	ldr	r3, [pc, #260]	@ (8007f88 <HAL_RCC_OscConfig+0x240>)
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	f003 0302 	and.w	r3, r3, #2
 8007e8a:	2b00      	cmp	r3, #0
 8007e8c:	d005      	beq.n	8007e9a <HAL_RCC_OscConfig+0x152>
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	68db      	ldr	r3, [r3, #12]
 8007e92:	2b01      	cmp	r3, #1
 8007e94:	d001      	beq.n	8007e9a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8007e96:	2301      	movs	r3, #1
 8007e98:	e1c7      	b.n	800822a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007e9a:	4b3b      	ldr	r3, [pc, #236]	@ (8007f88 <HAL_RCC_OscConfig+0x240>)
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	691b      	ldr	r3, [r3, #16]
 8007ea6:	00db      	lsls	r3, r3, #3
 8007ea8:	4937      	ldr	r1, [pc, #220]	@ (8007f88 <HAL_RCC_OscConfig+0x240>)
 8007eaa:	4313      	orrs	r3, r2
 8007eac:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007eae:	e03a      	b.n	8007f26 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	68db      	ldr	r3, [r3, #12]
 8007eb4:	2b00      	cmp	r3, #0
 8007eb6:	d020      	beq.n	8007efa <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007eb8:	4b34      	ldr	r3, [pc, #208]	@ (8007f8c <HAL_RCC_OscConfig+0x244>)
 8007eba:	2201      	movs	r2, #1
 8007ebc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007ebe:	f7fe fb85 	bl	80065cc <HAL_GetTick>
 8007ec2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007ec4:	e008      	b.n	8007ed8 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007ec6:	f7fe fb81 	bl	80065cc <HAL_GetTick>
 8007eca:	4602      	mov	r2, r0
 8007ecc:	693b      	ldr	r3, [r7, #16]
 8007ece:	1ad3      	subs	r3, r2, r3
 8007ed0:	2b02      	cmp	r3, #2
 8007ed2:	d901      	bls.n	8007ed8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8007ed4:	2303      	movs	r3, #3
 8007ed6:	e1a8      	b.n	800822a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007ed8:	4b2b      	ldr	r3, [pc, #172]	@ (8007f88 <HAL_RCC_OscConfig+0x240>)
 8007eda:	681b      	ldr	r3, [r3, #0]
 8007edc:	f003 0302 	and.w	r3, r3, #2
 8007ee0:	2b00      	cmp	r3, #0
 8007ee2:	d0f0      	beq.n	8007ec6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007ee4:	4b28      	ldr	r3, [pc, #160]	@ (8007f88 <HAL_RCC_OscConfig+0x240>)
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	691b      	ldr	r3, [r3, #16]
 8007ef0:	00db      	lsls	r3, r3, #3
 8007ef2:	4925      	ldr	r1, [pc, #148]	@ (8007f88 <HAL_RCC_OscConfig+0x240>)
 8007ef4:	4313      	orrs	r3, r2
 8007ef6:	600b      	str	r3, [r1, #0]
 8007ef8:	e015      	b.n	8007f26 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007efa:	4b24      	ldr	r3, [pc, #144]	@ (8007f8c <HAL_RCC_OscConfig+0x244>)
 8007efc:	2200      	movs	r2, #0
 8007efe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007f00:	f7fe fb64 	bl	80065cc <HAL_GetTick>
 8007f04:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007f06:	e008      	b.n	8007f1a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007f08:	f7fe fb60 	bl	80065cc <HAL_GetTick>
 8007f0c:	4602      	mov	r2, r0
 8007f0e:	693b      	ldr	r3, [r7, #16]
 8007f10:	1ad3      	subs	r3, r2, r3
 8007f12:	2b02      	cmp	r3, #2
 8007f14:	d901      	bls.n	8007f1a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8007f16:	2303      	movs	r3, #3
 8007f18:	e187      	b.n	800822a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007f1a:	4b1b      	ldr	r3, [pc, #108]	@ (8007f88 <HAL_RCC_OscConfig+0x240>)
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	f003 0302 	and.w	r3, r3, #2
 8007f22:	2b00      	cmp	r3, #0
 8007f24:	d1f0      	bne.n	8007f08 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	f003 0308 	and.w	r3, r3, #8
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	d036      	beq.n	8007fa0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	695b      	ldr	r3, [r3, #20]
 8007f36:	2b00      	cmp	r3, #0
 8007f38:	d016      	beq.n	8007f68 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007f3a:	4b15      	ldr	r3, [pc, #84]	@ (8007f90 <HAL_RCC_OscConfig+0x248>)
 8007f3c:	2201      	movs	r2, #1
 8007f3e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007f40:	f7fe fb44 	bl	80065cc <HAL_GetTick>
 8007f44:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007f46:	e008      	b.n	8007f5a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007f48:	f7fe fb40 	bl	80065cc <HAL_GetTick>
 8007f4c:	4602      	mov	r2, r0
 8007f4e:	693b      	ldr	r3, [r7, #16]
 8007f50:	1ad3      	subs	r3, r2, r3
 8007f52:	2b02      	cmp	r3, #2
 8007f54:	d901      	bls.n	8007f5a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8007f56:	2303      	movs	r3, #3
 8007f58:	e167      	b.n	800822a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007f5a:	4b0b      	ldr	r3, [pc, #44]	@ (8007f88 <HAL_RCC_OscConfig+0x240>)
 8007f5c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007f5e:	f003 0302 	and.w	r3, r3, #2
 8007f62:	2b00      	cmp	r3, #0
 8007f64:	d0f0      	beq.n	8007f48 <HAL_RCC_OscConfig+0x200>
 8007f66:	e01b      	b.n	8007fa0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007f68:	4b09      	ldr	r3, [pc, #36]	@ (8007f90 <HAL_RCC_OscConfig+0x248>)
 8007f6a:	2200      	movs	r2, #0
 8007f6c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007f6e:	f7fe fb2d 	bl	80065cc <HAL_GetTick>
 8007f72:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007f74:	e00e      	b.n	8007f94 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007f76:	f7fe fb29 	bl	80065cc <HAL_GetTick>
 8007f7a:	4602      	mov	r2, r0
 8007f7c:	693b      	ldr	r3, [r7, #16]
 8007f7e:	1ad3      	subs	r3, r2, r3
 8007f80:	2b02      	cmp	r3, #2
 8007f82:	d907      	bls.n	8007f94 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8007f84:	2303      	movs	r3, #3
 8007f86:	e150      	b.n	800822a <HAL_RCC_OscConfig+0x4e2>
 8007f88:	40023800 	.word	0x40023800
 8007f8c:	42470000 	.word	0x42470000
 8007f90:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007f94:	4b88      	ldr	r3, [pc, #544]	@ (80081b8 <HAL_RCC_OscConfig+0x470>)
 8007f96:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007f98:	f003 0302 	and.w	r3, r3, #2
 8007f9c:	2b00      	cmp	r3, #0
 8007f9e:	d1ea      	bne.n	8007f76 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	f003 0304 	and.w	r3, r3, #4
 8007fa8:	2b00      	cmp	r3, #0
 8007faa:	f000 8097 	beq.w	80080dc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007fae:	2300      	movs	r3, #0
 8007fb0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007fb2:	4b81      	ldr	r3, [pc, #516]	@ (80081b8 <HAL_RCC_OscConfig+0x470>)
 8007fb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007fb6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007fba:	2b00      	cmp	r3, #0
 8007fbc:	d10f      	bne.n	8007fde <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007fbe:	2300      	movs	r3, #0
 8007fc0:	60bb      	str	r3, [r7, #8]
 8007fc2:	4b7d      	ldr	r3, [pc, #500]	@ (80081b8 <HAL_RCC_OscConfig+0x470>)
 8007fc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007fc6:	4a7c      	ldr	r2, [pc, #496]	@ (80081b8 <HAL_RCC_OscConfig+0x470>)
 8007fc8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007fcc:	6413      	str	r3, [r2, #64]	@ 0x40
 8007fce:	4b7a      	ldr	r3, [pc, #488]	@ (80081b8 <HAL_RCC_OscConfig+0x470>)
 8007fd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007fd2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007fd6:	60bb      	str	r3, [r7, #8]
 8007fd8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007fda:	2301      	movs	r3, #1
 8007fdc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007fde:	4b77      	ldr	r3, [pc, #476]	@ (80081bc <HAL_RCC_OscConfig+0x474>)
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	d118      	bne.n	800801c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007fea:	4b74      	ldr	r3, [pc, #464]	@ (80081bc <HAL_RCC_OscConfig+0x474>)
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	4a73      	ldr	r2, [pc, #460]	@ (80081bc <HAL_RCC_OscConfig+0x474>)
 8007ff0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007ff4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007ff6:	f7fe fae9 	bl	80065cc <HAL_GetTick>
 8007ffa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007ffc:	e008      	b.n	8008010 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007ffe:	f7fe fae5 	bl	80065cc <HAL_GetTick>
 8008002:	4602      	mov	r2, r0
 8008004:	693b      	ldr	r3, [r7, #16]
 8008006:	1ad3      	subs	r3, r2, r3
 8008008:	2b02      	cmp	r3, #2
 800800a:	d901      	bls.n	8008010 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800800c:	2303      	movs	r3, #3
 800800e:	e10c      	b.n	800822a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008010:	4b6a      	ldr	r3, [pc, #424]	@ (80081bc <HAL_RCC_OscConfig+0x474>)
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008018:	2b00      	cmp	r3, #0
 800801a:	d0f0      	beq.n	8007ffe <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	689b      	ldr	r3, [r3, #8]
 8008020:	2b01      	cmp	r3, #1
 8008022:	d106      	bne.n	8008032 <HAL_RCC_OscConfig+0x2ea>
 8008024:	4b64      	ldr	r3, [pc, #400]	@ (80081b8 <HAL_RCC_OscConfig+0x470>)
 8008026:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008028:	4a63      	ldr	r2, [pc, #396]	@ (80081b8 <HAL_RCC_OscConfig+0x470>)
 800802a:	f043 0301 	orr.w	r3, r3, #1
 800802e:	6713      	str	r3, [r2, #112]	@ 0x70
 8008030:	e01c      	b.n	800806c <HAL_RCC_OscConfig+0x324>
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	689b      	ldr	r3, [r3, #8]
 8008036:	2b05      	cmp	r3, #5
 8008038:	d10c      	bne.n	8008054 <HAL_RCC_OscConfig+0x30c>
 800803a:	4b5f      	ldr	r3, [pc, #380]	@ (80081b8 <HAL_RCC_OscConfig+0x470>)
 800803c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800803e:	4a5e      	ldr	r2, [pc, #376]	@ (80081b8 <HAL_RCC_OscConfig+0x470>)
 8008040:	f043 0304 	orr.w	r3, r3, #4
 8008044:	6713      	str	r3, [r2, #112]	@ 0x70
 8008046:	4b5c      	ldr	r3, [pc, #368]	@ (80081b8 <HAL_RCC_OscConfig+0x470>)
 8008048:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800804a:	4a5b      	ldr	r2, [pc, #364]	@ (80081b8 <HAL_RCC_OscConfig+0x470>)
 800804c:	f043 0301 	orr.w	r3, r3, #1
 8008050:	6713      	str	r3, [r2, #112]	@ 0x70
 8008052:	e00b      	b.n	800806c <HAL_RCC_OscConfig+0x324>
 8008054:	4b58      	ldr	r3, [pc, #352]	@ (80081b8 <HAL_RCC_OscConfig+0x470>)
 8008056:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008058:	4a57      	ldr	r2, [pc, #348]	@ (80081b8 <HAL_RCC_OscConfig+0x470>)
 800805a:	f023 0301 	bic.w	r3, r3, #1
 800805e:	6713      	str	r3, [r2, #112]	@ 0x70
 8008060:	4b55      	ldr	r3, [pc, #340]	@ (80081b8 <HAL_RCC_OscConfig+0x470>)
 8008062:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008064:	4a54      	ldr	r2, [pc, #336]	@ (80081b8 <HAL_RCC_OscConfig+0x470>)
 8008066:	f023 0304 	bic.w	r3, r3, #4
 800806a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	689b      	ldr	r3, [r3, #8]
 8008070:	2b00      	cmp	r3, #0
 8008072:	d015      	beq.n	80080a0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008074:	f7fe faaa 	bl	80065cc <HAL_GetTick>
 8008078:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800807a:	e00a      	b.n	8008092 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800807c:	f7fe faa6 	bl	80065cc <HAL_GetTick>
 8008080:	4602      	mov	r2, r0
 8008082:	693b      	ldr	r3, [r7, #16]
 8008084:	1ad3      	subs	r3, r2, r3
 8008086:	f241 3288 	movw	r2, #5000	@ 0x1388
 800808a:	4293      	cmp	r3, r2
 800808c:	d901      	bls.n	8008092 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800808e:	2303      	movs	r3, #3
 8008090:	e0cb      	b.n	800822a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008092:	4b49      	ldr	r3, [pc, #292]	@ (80081b8 <HAL_RCC_OscConfig+0x470>)
 8008094:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008096:	f003 0302 	and.w	r3, r3, #2
 800809a:	2b00      	cmp	r3, #0
 800809c:	d0ee      	beq.n	800807c <HAL_RCC_OscConfig+0x334>
 800809e:	e014      	b.n	80080ca <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80080a0:	f7fe fa94 	bl	80065cc <HAL_GetTick>
 80080a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80080a6:	e00a      	b.n	80080be <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80080a8:	f7fe fa90 	bl	80065cc <HAL_GetTick>
 80080ac:	4602      	mov	r2, r0
 80080ae:	693b      	ldr	r3, [r7, #16]
 80080b0:	1ad3      	subs	r3, r2, r3
 80080b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80080b6:	4293      	cmp	r3, r2
 80080b8:	d901      	bls.n	80080be <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80080ba:	2303      	movs	r3, #3
 80080bc:	e0b5      	b.n	800822a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80080be:	4b3e      	ldr	r3, [pc, #248]	@ (80081b8 <HAL_RCC_OscConfig+0x470>)
 80080c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80080c2:	f003 0302 	and.w	r3, r3, #2
 80080c6:	2b00      	cmp	r3, #0
 80080c8:	d1ee      	bne.n	80080a8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80080ca:	7dfb      	ldrb	r3, [r7, #23]
 80080cc:	2b01      	cmp	r3, #1
 80080ce:	d105      	bne.n	80080dc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80080d0:	4b39      	ldr	r3, [pc, #228]	@ (80081b8 <HAL_RCC_OscConfig+0x470>)
 80080d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80080d4:	4a38      	ldr	r2, [pc, #224]	@ (80081b8 <HAL_RCC_OscConfig+0x470>)
 80080d6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80080da:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	699b      	ldr	r3, [r3, #24]
 80080e0:	2b00      	cmp	r3, #0
 80080e2:	f000 80a1 	beq.w	8008228 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80080e6:	4b34      	ldr	r3, [pc, #208]	@ (80081b8 <HAL_RCC_OscConfig+0x470>)
 80080e8:	689b      	ldr	r3, [r3, #8]
 80080ea:	f003 030c 	and.w	r3, r3, #12
 80080ee:	2b08      	cmp	r3, #8
 80080f0:	d05c      	beq.n	80081ac <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	699b      	ldr	r3, [r3, #24]
 80080f6:	2b02      	cmp	r3, #2
 80080f8:	d141      	bne.n	800817e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80080fa:	4b31      	ldr	r3, [pc, #196]	@ (80081c0 <HAL_RCC_OscConfig+0x478>)
 80080fc:	2200      	movs	r2, #0
 80080fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008100:	f7fe fa64 	bl	80065cc <HAL_GetTick>
 8008104:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008106:	e008      	b.n	800811a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008108:	f7fe fa60 	bl	80065cc <HAL_GetTick>
 800810c:	4602      	mov	r2, r0
 800810e:	693b      	ldr	r3, [r7, #16]
 8008110:	1ad3      	subs	r3, r2, r3
 8008112:	2b02      	cmp	r3, #2
 8008114:	d901      	bls.n	800811a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8008116:	2303      	movs	r3, #3
 8008118:	e087      	b.n	800822a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800811a:	4b27      	ldr	r3, [pc, #156]	@ (80081b8 <HAL_RCC_OscConfig+0x470>)
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008122:	2b00      	cmp	r3, #0
 8008124:	d1f0      	bne.n	8008108 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	69da      	ldr	r2, [r3, #28]
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	6a1b      	ldr	r3, [r3, #32]
 800812e:	431a      	orrs	r2, r3
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008134:	019b      	lsls	r3, r3, #6
 8008136:	431a      	orrs	r2, r3
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800813c:	085b      	lsrs	r3, r3, #1
 800813e:	3b01      	subs	r3, #1
 8008140:	041b      	lsls	r3, r3, #16
 8008142:	431a      	orrs	r2, r3
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008148:	061b      	lsls	r3, r3, #24
 800814a:	491b      	ldr	r1, [pc, #108]	@ (80081b8 <HAL_RCC_OscConfig+0x470>)
 800814c:	4313      	orrs	r3, r2
 800814e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008150:	4b1b      	ldr	r3, [pc, #108]	@ (80081c0 <HAL_RCC_OscConfig+0x478>)
 8008152:	2201      	movs	r2, #1
 8008154:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008156:	f7fe fa39 	bl	80065cc <HAL_GetTick>
 800815a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800815c:	e008      	b.n	8008170 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800815e:	f7fe fa35 	bl	80065cc <HAL_GetTick>
 8008162:	4602      	mov	r2, r0
 8008164:	693b      	ldr	r3, [r7, #16]
 8008166:	1ad3      	subs	r3, r2, r3
 8008168:	2b02      	cmp	r3, #2
 800816a:	d901      	bls.n	8008170 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800816c:	2303      	movs	r3, #3
 800816e:	e05c      	b.n	800822a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008170:	4b11      	ldr	r3, [pc, #68]	@ (80081b8 <HAL_RCC_OscConfig+0x470>)
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008178:	2b00      	cmp	r3, #0
 800817a:	d0f0      	beq.n	800815e <HAL_RCC_OscConfig+0x416>
 800817c:	e054      	b.n	8008228 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800817e:	4b10      	ldr	r3, [pc, #64]	@ (80081c0 <HAL_RCC_OscConfig+0x478>)
 8008180:	2200      	movs	r2, #0
 8008182:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008184:	f7fe fa22 	bl	80065cc <HAL_GetTick>
 8008188:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800818a:	e008      	b.n	800819e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800818c:	f7fe fa1e 	bl	80065cc <HAL_GetTick>
 8008190:	4602      	mov	r2, r0
 8008192:	693b      	ldr	r3, [r7, #16]
 8008194:	1ad3      	subs	r3, r2, r3
 8008196:	2b02      	cmp	r3, #2
 8008198:	d901      	bls.n	800819e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800819a:	2303      	movs	r3, #3
 800819c:	e045      	b.n	800822a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800819e:	4b06      	ldr	r3, [pc, #24]	@ (80081b8 <HAL_RCC_OscConfig+0x470>)
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80081a6:	2b00      	cmp	r3, #0
 80081a8:	d1f0      	bne.n	800818c <HAL_RCC_OscConfig+0x444>
 80081aa:	e03d      	b.n	8008228 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	699b      	ldr	r3, [r3, #24]
 80081b0:	2b01      	cmp	r3, #1
 80081b2:	d107      	bne.n	80081c4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80081b4:	2301      	movs	r3, #1
 80081b6:	e038      	b.n	800822a <HAL_RCC_OscConfig+0x4e2>
 80081b8:	40023800 	.word	0x40023800
 80081bc:	40007000 	.word	0x40007000
 80081c0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80081c4:	4b1b      	ldr	r3, [pc, #108]	@ (8008234 <HAL_RCC_OscConfig+0x4ec>)
 80081c6:	685b      	ldr	r3, [r3, #4]
 80081c8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	699b      	ldr	r3, [r3, #24]
 80081ce:	2b01      	cmp	r3, #1
 80081d0:	d028      	beq.n	8008224 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80081d2:	68fb      	ldr	r3, [r7, #12]
 80081d4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80081dc:	429a      	cmp	r2, r3
 80081de:	d121      	bne.n	8008224 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80081ea:	429a      	cmp	r2, r3
 80081ec:	d11a      	bne.n	8008224 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80081ee:	68fa      	ldr	r2, [r7, #12]
 80081f0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80081f4:	4013      	ands	r3, r2
 80081f6:	687a      	ldr	r2, [r7, #4]
 80081f8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80081fa:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80081fc:	4293      	cmp	r3, r2
 80081fe:	d111      	bne.n	8008224 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8008200:	68fb      	ldr	r3, [r7, #12]
 8008202:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800820a:	085b      	lsrs	r3, r3, #1
 800820c:	3b01      	subs	r3, #1
 800820e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8008210:	429a      	cmp	r2, r3
 8008212:	d107      	bne.n	8008224 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8008214:	68fb      	ldr	r3, [r7, #12]
 8008216:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800821e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8008220:	429a      	cmp	r2, r3
 8008222:	d001      	beq.n	8008228 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8008224:	2301      	movs	r3, #1
 8008226:	e000      	b.n	800822a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8008228:	2300      	movs	r3, #0
}
 800822a:	4618      	mov	r0, r3
 800822c:	3718      	adds	r7, #24
 800822e:	46bd      	mov	sp, r7
 8008230:	bd80      	pop	{r7, pc}
 8008232:	bf00      	nop
 8008234:	40023800 	.word	0x40023800

08008238 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008238:	b580      	push	{r7, lr}
 800823a:	b084      	sub	sp, #16
 800823c:	af00      	add	r7, sp, #0
 800823e:	6078      	str	r0, [r7, #4]
 8008240:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	2b00      	cmp	r3, #0
 8008246:	d101      	bne.n	800824c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008248:	2301      	movs	r3, #1
 800824a:	e0cc      	b.n	80083e6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800824c:	4b68      	ldr	r3, [pc, #416]	@ (80083f0 <HAL_RCC_ClockConfig+0x1b8>)
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	f003 0307 	and.w	r3, r3, #7
 8008254:	683a      	ldr	r2, [r7, #0]
 8008256:	429a      	cmp	r2, r3
 8008258:	d90c      	bls.n	8008274 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800825a:	4b65      	ldr	r3, [pc, #404]	@ (80083f0 <HAL_RCC_ClockConfig+0x1b8>)
 800825c:	683a      	ldr	r2, [r7, #0]
 800825e:	b2d2      	uxtb	r2, r2
 8008260:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008262:	4b63      	ldr	r3, [pc, #396]	@ (80083f0 <HAL_RCC_ClockConfig+0x1b8>)
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	f003 0307 	and.w	r3, r3, #7
 800826a:	683a      	ldr	r2, [r7, #0]
 800826c:	429a      	cmp	r2, r3
 800826e:	d001      	beq.n	8008274 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8008270:	2301      	movs	r3, #1
 8008272:	e0b8      	b.n	80083e6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	f003 0302 	and.w	r3, r3, #2
 800827c:	2b00      	cmp	r3, #0
 800827e:	d020      	beq.n	80082c2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	f003 0304 	and.w	r3, r3, #4
 8008288:	2b00      	cmp	r3, #0
 800828a:	d005      	beq.n	8008298 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800828c:	4b59      	ldr	r3, [pc, #356]	@ (80083f4 <HAL_RCC_ClockConfig+0x1bc>)
 800828e:	689b      	ldr	r3, [r3, #8]
 8008290:	4a58      	ldr	r2, [pc, #352]	@ (80083f4 <HAL_RCC_ClockConfig+0x1bc>)
 8008292:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8008296:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	681b      	ldr	r3, [r3, #0]
 800829c:	f003 0308 	and.w	r3, r3, #8
 80082a0:	2b00      	cmp	r3, #0
 80082a2:	d005      	beq.n	80082b0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80082a4:	4b53      	ldr	r3, [pc, #332]	@ (80083f4 <HAL_RCC_ClockConfig+0x1bc>)
 80082a6:	689b      	ldr	r3, [r3, #8]
 80082a8:	4a52      	ldr	r2, [pc, #328]	@ (80083f4 <HAL_RCC_ClockConfig+0x1bc>)
 80082aa:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80082ae:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80082b0:	4b50      	ldr	r3, [pc, #320]	@ (80083f4 <HAL_RCC_ClockConfig+0x1bc>)
 80082b2:	689b      	ldr	r3, [r3, #8]
 80082b4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	689b      	ldr	r3, [r3, #8]
 80082bc:	494d      	ldr	r1, [pc, #308]	@ (80083f4 <HAL_RCC_ClockConfig+0x1bc>)
 80082be:	4313      	orrs	r3, r2
 80082c0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	681b      	ldr	r3, [r3, #0]
 80082c6:	f003 0301 	and.w	r3, r3, #1
 80082ca:	2b00      	cmp	r3, #0
 80082cc:	d044      	beq.n	8008358 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	685b      	ldr	r3, [r3, #4]
 80082d2:	2b01      	cmp	r3, #1
 80082d4:	d107      	bne.n	80082e6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80082d6:	4b47      	ldr	r3, [pc, #284]	@ (80083f4 <HAL_RCC_ClockConfig+0x1bc>)
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80082de:	2b00      	cmp	r3, #0
 80082e0:	d119      	bne.n	8008316 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80082e2:	2301      	movs	r3, #1
 80082e4:	e07f      	b.n	80083e6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	685b      	ldr	r3, [r3, #4]
 80082ea:	2b02      	cmp	r3, #2
 80082ec:	d003      	beq.n	80082f6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80082f2:	2b03      	cmp	r3, #3
 80082f4:	d107      	bne.n	8008306 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80082f6:	4b3f      	ldr	r3, [pc, #252]	@ (80083f4 <HAL_RCC_ClockConfig+0x1bc>)
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80082fe:	2b00      	cmp	r3, #0
 8008300:	d109      	bne.n	8008316 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008302:	2301      	movs	r3, #1
 8008304:	e06f      	b.n	80083e6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008306:	4b3b      	ldr	r3, [pc, #236]	@ (80083f4 <HAL_RCC_ClockConfig+0x1bc>)
 8008308:	681b      	ldr	r3, [r3, #0]
 800830a:	f003 0302 	and.w	r3, r3, #2
 800830e:	2b00      	cmp	r3, #0
 8008310:	d101      	bne.n	8008316 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008312:	2301      	movs	r3, #1
 8008314:	e067      	b.n	80083e6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8008316:	4b37      	ldr	r3, [pc, #220]	@ (80083f4 <HAL_RCC_ClockConfig+0x1bc>)
 8008318:	689b      	ldr	r3, [r3, #8]
 800831a:	f023 0203 	bic.w	r2, r3, #3
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	685b      	ldr	r3, [r3, #4]
 8008322:	4934      	ldr	r1, [pc, #208]	@ (80083f4 <HAL_RCC_ClockConfig+0x1bc>)
 8008324:	4313      	orrs	r3, r2
 8008326:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8008328:	f7fe f950 	bl	80065cc <HAL_GetTick>
 800832c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800832e:	e00a      	b.n	8008346 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008330:	f7fe f94c 	bl	80065cc <HAL_GetTick>
 8008334:	4602      	mov	r2, r0
 8008336:	68fb      	ldr	r3, [r7, #12]
 8008338:	1ad3      	subs	r3, r2, r3
 800833a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800833e:	4293      	cmp	r3, r2
 8008340:	d901      	bls.n	8008346 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8008342:	2303      	movs	r3, #3
 8008344:	e04f      	b.n	80083e6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008346:	4b2b      	ldr	r3, [pc, #172]	@ (80083f4 <HAL_RCC_ClockConfig+0x1bc>)
 8008348:	689b      	ldr	r3, [r3, #8]
 800834a:	f003 020c 	and.w	r2, r3, #12
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	685b      	ldr	r3, [r3, #4]
 8008352:	009b      	lsls	r3, r3, #2
 8008354:	429a      	cmp	r2, r3
 8008356:	d1eb      	bne.n	8008330 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8008358:	4b25      	ldr	r3, [pc, #148]	@ (80083f0 <HAL_RCC_ClockConfig+0x1b8>)
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	f003 0307 	and.w	r3, r3, #7
 8008360:	683a      	ldr	r2, [r7, #0]
 8008362:	429a      	cmp	r2, r3
 8008364:	d20c      	bcs.n	8008380 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008366:	4b22      	ldr	r3, [pc, #136]	@ (80083f0 <HAL_RCC_ClockConfig+0x1b8>)
 8008368:	683a      	ldr	r2, [r7, #0]
 800836a:	b2d2      	uxtb	r2, r2
 800836c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800836e:	4b20      	ldr	r3, [pc, #128]	@ (80083f0 <HAL_RCC_ClockConfig+0x1b8>)
 8008370:	681b      	ldr	r3, [r3, #0]
 8008372:	f003 0307 	and.w	r3, r3, #7
 8008376:	683a      	ldr	r2, [r7, #0]
 8008378:	429a      	cmp	r2, r3
 800837a:	d001      	beq.n	8008380 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800837c:	2301      	movs	r3, #1
 800837e:	e032      	b.n	80083e6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	f003 0304 	and.w	r3, r3, #4
 8008388:	2b00      	cmp	r3, #0
 800838a:	d008      	beq.n	800839e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800838c:	4b19      	ldr	r3, [pc, #100]	@ (80083f4 <HAL_RCC_ClockConfig+0x1bc>)
 800838e:	689b      	ldr	r3, [r3, #8]
 8008390:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	68db      	ldr	r3, [r3, #12]
 8008398:	4916      	ldr	r1, [pc, #88]	@ (80083f4 <HAL_RCC_ClockConfig+0x1bc>)
 800839a:	4313      	orrs	r3, r2
 800839c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	681b      	ldr	r3, [r3, #0]
 80083a2:	f003 0308 	and.w	r3, r3, #8
 80083a6:	2b00      	cmp	r3, #0
 80083a8:	d009      	beq.n	80083be <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80083aa:	4b12      	ldr	r3, [pc, #72]	@ (80083f4 <HAL_RCC_ClockConfig+0x1bc>)
 80083ac:	689b      	ldr	r3, [r3, #8]
 80083ae:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	691b      	ldr	r3, [r3, #16]
 80083b6:	00db      	lsls	r3, r3, #3
 80083b8:	490e      	ldr	r1, [pc, #56]	@ (80083f4 <HAL_RCC_ClockConfig+0x1bc>)
 80083ba:	4313      	orrs	r3, r2
 80083bc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80083be:	f000 f821 	bl	8008404 <HAL_RCC_GetSysClockFreq>
 80083c2:	4602      	mov	r2, r0
 80083c4:	4b0b      	ldr	r3, [pc, #44]	@ (80083f4 <HAL_RCC_ClockConfig+0x1bc>)
 80083c6:	689b      	ldr	r3, [r3, #8]
 80083c8:	091b      	lsrs	r3, r3, #4
 80083ca:	f003 030f 	and.w	r3, r3, #15
 80083ce:	490a      	ldr	r1, [pc, #40]	@ (80083f8 <HAL_RCC_ClockConfig+0x1c0>)
 80083d0:	5ccb      	ldrb	r3, [r1, r3]
 80083d2:	fa22 f303 	lsr.w	r3, r2, r3
 80083d6:	4a09      	ldr	r2, [pc, #36]	@ (80083fc <HAL_RCC_ClockConfig+0x1c4>)
 80083d8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80083da:	4b09      	ldr	r3, [pc, #36]	@ (8008400 <HAL_RCC_ClockConfig+0x1c8>)
 80083dc:	681b      	ldr	r3, [r3, #0]
 80083de:	4618      	mov	r0, r3
 80083e0:	f7fe f8b0 	bl	8006544 <HAL_InitTick>

  return HAL_OK;
 80083e4:	2300      	movs	r3, #0
}
 80083e6:	4618      	mov	r0, r3
 80083e8:	3710      	adds	r7, #16
 80083ea:	46bd      	mov	sp, r7
 80083ec:	bd80      	pop	{r7, pc}
 80083ee:	bf00      	nop
 80083f0:	40023c00 	.word	0x40023c00
 80083f4:	40023800 	.word	0x40023800
 80083f8:	0800ca30 	.word	0x0800ca30
 80083fc:	20000004 	.word	0x20000004
 8008400:	20000008 	.word	0x20000008

08008404 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008404:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008408:	b090      	sub	sp, #64	@ 0x40
 800840a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800840c:	2300      	movs	r3, #0
 800840e:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8008410:	2300      	movs	r3, #0
 8008412:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8008414:	2300      	movs	r3, #0
 8008416:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8008418:	2300      	movs	r3, #0
 800841a:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800841c:	4b59      	ldr	r3, [pc, #356]	@ (8008584 <HAL_RCC_GetSysClockFreq+0x180>)
 800841e:	689b      	ldr	r3, [r3, #8]
 8008420:	f003 030c 	and.w	r3, r3, #12
 8008424:	2b08      	cmp	r3, #8
 8008426:	d00d      	beq.n	8008444 <HAL_RCC_GetSysClockFreq+0x40>
 8008428:	2b08      	cmp	r3, #8
 800842a:	f200 80a1 	bhi.w	8008570 <HAL_RCC_GetSysClockFreq+0x16c>
 800842e:	2b00      	cmp	r3, #0
 8008430:	d002      	beq.n	8008438 <HAL_RCC_GetSysClockFreq+0x34>
 8008432:	2b04      	cmp	r3, #4
 8008434:	d003      	beq.n	800843e <HAL_RCC_GetSysClockFreq+0x3a>
 8008436:	e09b      	b.n	8008570 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8008438:	4b53      	ldr	r3, [pc, #332]	@ (8008588 <HAL_RCC_GetSysClockFreq+0x184>)
 800843a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800843c:	e09b      	b.n	8008576 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800843e:	4b53      	ldr	r3, [pc, #332]	@ (800858c <HAL_RCC_GetSysClockFreq+0x188>)
 8008440:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8008442:	e098      	b.n	8008576 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8008444:	4b4f      	ldr	r3, [pc, #316]	@ (8008584 <HAL_RCC_GetSysClockFreq+0x180>)
 8008446:	685b      	ldr	r3, [r3, #4]
 8008448:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800844c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800844e:	4b4d      	ldr	r3, [pc, #308]	@ (8008584 <HAL_RCC_GetSysClockFreq+0x180>)
 8008450:	685b      	ldr	r3, [r3, #4]
 8008452:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008456:	2b00      	cmp	r3, #0
 8008458:	d028      	beq.n	80084ac <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800845a:	4b4a      	ldr	r3, [pc, #296]	@ (8008584 <HAL_RCC_GetSysClockFreq+0x180>)
 800845c:	685b      	ldr	r3, [r3, #4]
 800845e:	099b      	lsrs	r3, r3, #6
 8008460:	2200      	movs	r2, #0
 8008462:	623b      	str	r3, [r7, #32]
 8008464:	627a      	str	r2, [r7, #36]	@ 0x24
 8008466:	6a3b      	ldr	r3, [r7, #32]
 8008468:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800846c:	2100      	movs	r1, #0
 800846e:	4b47      	ldr	r3, [pc, #284]	@ (800858c <HAL_RCC_GetSysClockFreq+0x188>)
 8008470:	fb03 f201 	mul.w	r2, r3, r1
 8008474:	2300      	movs	r3, #0
 8008476:	fb00 f303 	mul.w	r3, r0, r3
 800847a:	4413      	add	r3, r2
 800847c:	4a43      	ldr	r2, [pc, #268]	@ (800858c <HAL_RCC_GetSysClockFreq+0x188>)
 800847e:	fba0 1202 	umull	r1, r2, r0, r2
 8008482:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008484:	460a      	mov	r2, r1
 8008486:	62ba      	str	r2, [r7, #40]	@ 0x28
 8008488:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800848a:	4413      	add	r3, r2
 800848c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800848e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008490:	2200      	movs	r2, #0
 8008492:	61bb      	str	r3, [r7, #24]
 8008494:	61fa      	str	r2, [r7, #28]
 8008496:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800849a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800849e:	f7f8 fb2d 	bl	8000afc <__aeabi_uldivmod>
 80084a2:	4602      	mov	r2, r0
 80084a4:	460b      	mov	r3, r1
 80084a6:	4613      	mov	r3, r2
 80084a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80084aa:	e053      	b.n	8008554 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80084ac:	4b35      	ldr	r3, [pc, #212]	@ (8008584 <HAL_RCC_GetSysClockFreq+0x180>)
 80084ae:	685b      	ldr	r3, [r3, #4]
 80084b0:	099b      	lsrs	r3, r3, #6
 80084b2:	2200      	movs	r2, #0
 80084b4:	613b      	str	r3, [r7, #16]
 80084b6:	617a      	str	r2, [r7, #20]
 80084b8:	693b      	ldr	r3, [r7, #16]
 80084ba:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80084be:	f04f 0b00 	mov.w	fp, #0
 80084c2:	4652      	mov	r2, sl
 80084c4:	465b      	mov	r3, fp
 80084c6:	f04f 0000 	mov.w	r0, #0
 80084ca:	f04f 0100 	mov.w	r1, #0
 80084ce:	0159      	lsls	r1, r3, #5
 80084d0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80084d4:	0150      	lsls	r0, r2, #5
 80084d6:	4602      	mov	r2, r0
 80084d8:	460b      	mov	r3, r1
 80084da:	ebb2 080a 	subs.w	r8, r2, sl
 80084de:	eb63 090b 	sbc.w	r9, r3, fp
 80084e2:	f04f 0200 	mov.w	r2, #0
 80084e6:	f04f 0300 	mov.w	r3, #0
 80084ea:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80084ee:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80084f2:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80084f6:	ebb2 0408 	subs.w	r4, r2, r8
 80084fa:	eb63 0509 	sbc.w	r5, r3, r9
 80084fe:	f04f 0200 	mov.w	r2, #0
 8008502:	f04f 0300 	mov.w	r3, #0
 8008506:	00eb      	lsls	r3, r5, #3
 8008508:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800850c:	00e2      	lsls	r2, r4, #3
 800850e:	4614      	mov	r4, r2
 8008510:	461d      	mov	r5, r3
 8008512:	eb14 030a 	adds.w	r3, r4, sl
 8008516:	603b      	str	r3, [r7, #0]
 8008518:	eb45 030b 	adc.w	r3, r5, fp
 800851c:	607b      	str	r3, [r7, #4]
 800851e:	f04f 0200 	mov.w	r2, #0
 8008522:	f04f 0300 	mov.w	r3, #0
 8008526:	e9d7 4500 	ldrd	r4, r5, [r7]
 800852a:	4629      	mov	r1, r5
 800852c:	028b      	lsls	r3, r1, #10
 800852e:	4621      	mov	r1, r4
 8008530:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8008534:	4621      	mov	r1, r4
 8008536:	028a      	lsls	r2, r1, #10
 8008538:	4610      	mov	r0, r2
 800853a:	4619      	mov	r1, r3
 800853c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800853e:	2200      	movs	r2, #0
 8008540:	60bb      	str	r3, [r7, #8]
 8008542:	60fa      	str	r2, [r7, #12]
 8008544:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008548:	f7f8 fad8 	bl	8000afc <__aeabi_uldivmod>
 800854c:	4602      	mov	r2, r0
 800854e:	460b      	mov	r3, r1
 8008550:	4613      	mov	r3, r2
 8008552:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8008554:	4b0b      	ldr	r3, [pc, #44]	@ (8008584 <HAL_RCC_GetSysClockFreq+0x180>)
 8008556:	685b      	ldr	r3, [r3, #4]
 8008558:	0c1b      	lsrs	r3, r3, #16
 800855a:	f003 0303 	and.w	r3, r3, #3
 800855e:	3301      	adds	r3, #1
 8008560:	005b      	lsls	r3, r3, #1
 8008562:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8008564:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8008566:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008568:	fbb2 f3f3 	udiv	r3, r2, r3
 800856c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800856e:	e002      	b.n	8008576 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8008570:	4b05      	ldr	r3, [pc, #20]	@ (8008588 <HAL_RCC_GetSysClockFreq+0x184>)
 8008572:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8008574:	bf00      	nop
    }
  }
  return sysclockfreq;
 8008576:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8008578:	4618      	mov	r0, r3
 800857a:	3740      	adds	r7, #64	@ 0x40
 800857c:	46bd      	mov	sp, r7
 800857e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008582:	bf00      	nop
 8008584:	40023800 	.word	0x40023800
 8008588:	00f42400 	.word	0x00f42400
 800858c:	017d7840 	.word	0x017d7840

08008590 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008590:	b480      	push	{r7}
 8008592:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008594:	4b03      	ldr	r3, [pc, #12]	@ (80085a4 <HAL_RCC_GetHCLKFreq+0x14>)
 8008596:	681b      	ldr	r3, [r3, #0]
}
 8008598:	4618      	mov	r0, r3
 800859a:	46bd      	mov	sp, r7
 800859c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085a0:	4770      	bx	lr
 80085a2:	bf00      	nop
 80085a4:	20000004 	.word	0x20000004

080085a8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80085a8:	b580      	push	{r7, lr}
 80085aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80085ac:	f7ff fff0 	bl	8008590 <HAL_RCC_GetHCLKFreq>
 80085b0:	4602      	mov	r2, r0
 80085b2:	4b05      	ldr	r3, [pc, #20]	@ (80085c8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80085b4:	689b      	ldr	r3, [r3, #8]
 80085b6:	0a9b      	lsrs	r3, r3, #10
 80085b8:	f003 0307 	and.w	r3, r3, #7
 80085bc:	4903      	ldr	r1, [pc, #12]	@ (80085cc <HAL_RCC_GetPCLK1Freq+0x24>)
 80085be:	5ccb      	ldrb	r3, [r1, r3]
 80085c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80085c4:	4618      	mov	r0, r3
 80085c6:	bd80      	pop	{r7, pc}
 80085c8:	40023800 	.word	0x40023800
 80085cc:	0800ca40 	.word	0x0800ca40

080085d0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80085d0:	b580      	push	{r7, lr}
 80085d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80085d4:	f7ff ffdc 	bl	8008590 <HAL_RCC_GetHCLKFreq>
 80085d8:	4602      	mov	r2, r0
 80085da:	4b05      	ldr	r3, [pc, #20]	@ (80085f0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80085dc:	689b      	ldr	r3, [r3, #8]
 80085de:	0b5b      	lsrs	r3, r3, #13
 80085e0:	f003 0307 	and.w	r3, r3, #7
 80085e4:	4903      	ldr	r1, [pc, #12]	@ (80085f4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80085e6:	5ccb      	ldrb	r3, [r1, r3]
 80085e8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80085ec:	4618      	mov	r0, r3
 80085ee:	bd80      	pop	{r7, pc}
 80085f0:	40023800 	.word	0x40023800
 80085f4:	0800ca40 	.word	0x0800ca40

080085f8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80085f8:	b580      	push	{r7, lr}
 80085fa:	b082      	sub	sp, #8
 80085fc:	af00      	add	r7, sp, #0
 80085fe:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	2b00      	cmp	r3, #0
 8008604:	d101      	bne.n	800860a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8008606:	2301      	movs	r3, #1
 8008608:	e07b      	b.n	8008702 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800860e:	2b00      	cmp	r3, #0
 8008610:	d108      	bne.n	8008624 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	685b      	ldr	r3, [r3, #4]
 8008616:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800861a:	d009      	beq.n	8008630 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	2200      	movs	r2, #0
 8008620:	61da      	str	r2, [r3, #28]
 8008622:	e005      	b.n	8008630 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	2200      	movs	r2, #0
 8008628:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	2200      	movs	r2, #0
 800862e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	2200      	movs	r2, #0
 8008634:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800863c:	b2db      	uxtb	r3, r3
 800863e:	2b00      	cmp	r3, #0
 8008640:	d106      	bne.n	8008650 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	2200      	movs	r2, #0
 8008646:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800864a:	6878      	ldr	r0, [r7, #4]
 800864c:	f7fd f828 	bl	80056a0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	2202      	movs	r2, #2
 8008654:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	681b      	ldr	r3, [r3, #0]
 800865c:	681a      	ldr	r2, [r3, #0]
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008666:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	685b      	ldr	r3, [r3, #4]
 800866c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	689b      	ldr	r3, [r3, #8]
 8008674:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8008678:	431a      	orrs	r2, r3
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	68db      	ldr	r3, [r3, #12]
 800867e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008682:	431a      	orrs	r2, r3
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	691b      	ldr	r3, [r3, #16]
 8008688:	f003 0302 	and.w	r3, r3, #2
 800868c:	431a      	orrs	r2, r3
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	695b      	ldr	r3, [r3, #20]
 8008692:	f003 0301 	and.w	r3, r3, #1
 8008696:	431a      	orrs	r2, r3
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	699b      	ldr	r3, [r3, #24]
 800869c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80086a0:	431a      	orrs	r2, r3
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	69db      	ldr	r3, [r3, #28]
 80086a6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80086aa:	431a      	orrs	r2, r3
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	6a1b      	ldr	r3, [r3, #32]
 80086b0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80086b4:	ea42 0103 	orr.w	r1, r2, r3
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80086bc:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	681b      	ldr	r3, [r3, #0]
 80086c4:	430a      	orrs	r2, r1
 80086c6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	699b      	ldr	r3, [r3, #24]
 80086cc:	0c1b      	lsrs	r3, r3, #16
 80086ce:	f003 0104 	and.w	r1, r3, #4
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80086d6:	f003 0210 	and.w	r2, r3, #16
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	430a      	orrs	r2, r1
 80086e0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	681b      	ldr	r3, [r3, #0]
 80086e6:	69da      	ldr	r2, [r3, #28]
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80086f0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	2200      	movs	r2, #0
 80086f6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	2201      	movs	r2, #1
 80086fc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8008700:	2300      	movs	r3, #0
}
 8008702:	4618      	mov	r0, r3
 8008704:	3708      	adds	r7, #8
 8008706:	46bd      	mov	sp, r7
 8008708:	bd80      	pop	{r7, pc}

0800870a <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800870a:	b580      	push	{r7, lr}
 800870c:	b088      	sub	sp, #32
 800870e:	af00      	add	r7, sp, #0
 8008710:	60f8      	str	r0, [r7, #12]
 8008712:	60b9      	str	r1, [r7, #8]
 8008714:	603b      	str	r3, [r7, #0]
 8008716:	4613      	mov	r3, r2
 8008718:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800871a:	f7fd ff57 	bl	80065cc <HAL_GetTick>
 800871e:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8008720:	88fb      	ldrh	r3, [r7, #6]
 8008722:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8008724:	68fb      	ldr	r3, [r7, #12]
 8008726:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800872a:	b2db      	uxtb	r3, r3
 800872c:	2b01      	cmp	r3, #1
 800872e:	d001      	beq.n	8008734 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8008730:	2302      	movs	r3, #2
 8008732:	e12a      	b.n	800898a <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8008734:	68bb      	ldr	r3, [r7, #8]
 8008736:	2b00      	cmp	r3, #0
 8008738:	d002      	beq.n	8008740 <HAL_SPI_Transmit+0x36>
 800873a:	88fb      	ldrh	r3, [r7, #6]
 800873c:	2b00      	cmp	r3, #0
 800873e:	d101      	bne.n	8008744 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8008740:	2301      	movs	r3, #1
 8008742:	e122      	b.n	800898a <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008744:	68fb      	ldr	r3, [r7, #12]
 8008746:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800874a:	2b01      	cmp	r3, #1
 800874c:	d101      	bne.n	8008752 <HAL_SPI_Transmit+0x48>
 800874e:	2302      	movs	r3, #2
 8008750:	e11b      	b.n	800898a <HAL_SPI_Transmit+0x280>
 8008752:	68fb      	ldr	r3, [r7, #12]
 8008754:	2201      	movs	r2, #1
 8008756:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800875a:	68fb      	ldr	r3, [r7, #12]
 800875c:	2203      	movs	r2, #3
 800875e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008762:	68fb      	ldr	r3, [r7, #12]
 8008764:	2200      	movs	r2, #0
 8008766:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8008768:	68fb      	ldr	r3, [r7, #12]
 800876a:	68ba      	ldr	r2, [r7, #8]
 800876c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800876e:	68fb      	ldr	r3, [r7, #12]
 8008770:	88fa      	ldrh	r2, [r7, #6]
 8008772:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8008774:	68fb      	ldr	r3, [r7, #12]
 8008776:	88fa      	ldrh	r2, [r7, #6]
 8008778:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800877a:	68fb      	ldr	r3, [r7, #12]
 800877c:	2200      	movs	r2, #0
 800877e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8008780:	68fb      	ldr	r3, [r7, #12]
 8008782:	2200      	movs	r2, #0
 8008784:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8008786:	68fb      	ldr	r3, [r7, #12]
 8008788:	2200      	movs	r2, #0
 800878a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 800878c:	68fb      	ldr	r3, [r7, #12]
 800878e:	2200      	movs	r2, #0
 8008790:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8008792:	68fb      	ldr	r3, [r7, #12]
 8008794:	2200      	movs	r2, #0
 8008796:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008798:	68fb      	ldr	r3, [r7, #12]
 800879a:	689b      	ldr	r3, [r3, #8]
 800879c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80087a0:	d10f      	bne.n	80087c2 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80087a2:	68fb      	ldr	r3, [r7, #12]
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	681a      	ldr	r2, [r3, #0]
 80087a8:	68fb      	ldr	r3, [r7, #12]
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80087b0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80087b2:	68fb      	ldr	r3, [r7, #12]
 80087b4:	681b      	ldr	r3, [r3, #0]
 80087b6:	681a      	ldr	r2, [r3, #0]
 80087b8:	68fb      	ldr	r3, [r7, #12]
 80087ba:	681b      	ldr	r3, [r3, #0]
 80087bc:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80087c0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80087c2:	68fb      	ldr	r3, [r7, #12]
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	681b      	ldr	r3, [r3, #0]
 80087c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80087cc:	2b40      	cmp	r3, #64	@ 0x40
 80087ce:	d007      	beq.n	80087e0 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80087d0:	68fb      	ldr	r3, [r7, #12]
 80087d2:	681b      	ldr	r3, [r3, #0]
 80087d4:	681a      	ldr	r2, [r3, #0]
 80087d6:	68fb      	ldr	r3, [r7, #12]
 80087d8:	681b      	ldr	r3, [r3, #0]
 80087da:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80087de:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80087e0:	68fb      	ldr	r3, [r7, #12]
 80087e2:	68db      	ldr	r3, [r3, #12]
 80087e4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80087e8:	d152      	bne.n	8008890 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80087ea:	68fb      	ldr	r3, [r7, #12]
 80087ec:	685b      	ldr	r3, [r3, #4]
 80087ee:	2b00      	cmp	r3, #0
 80087f0:	d002      	beq.n	80087f8 <HAL_SPI_Transmit+0xee>
 80087f2:	8b7b      	ldrh	r3, [r7, #26]
 80087f4:	2b01      	cmp	r3, #1
 80087f6:	d145      	bne.n	8008884 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80087f8:	68fb      	ldr	r3, [r7, #12]
 80087fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80087fc:	881a      	ldrh	r2, [r3, #0]
 80087fe:	68fb      	ldr	r3, [r7, #12]
 8008800:	681b      	ldr	r3, [r3, #0]
 8008802:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008804:	68fb      	ldr	r3, [r7, #12]
 8008806:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008808:	1c9a      	adds	r2, r3, #2
 800880a:	68fb      	ldr	r3, [r7, #12]
 800880c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800880e:	68fb      	ldr	r3, [r7, #12]
 8008810:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008812:	b29b      	uxth	r3, r3
 8008814:	3b01      	subs	r3, #1
 8008816:	b29a      	uxth	r2, r3
 8008818:	68fb      	ldr	r3, [r7, #12]
 800881a:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800881c:	e032      	b.n	8008884 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800881e:	68fb      	ldr	r3, [r7, #12]
 8008820:	681b      	ldr	r3, [r3, #0]
 8008822:	689b      	ldr	r3, [r3, #8]
 8008824:	f003 0302 	and.w	r3, r3, #2
 8008828:	2b02      	cmp	r3, #2
 800882a:	d112      	bne.n	8008852 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800882c:	68fb      	ldr	r3, [r7, #12]
 800882e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008830:	881a      	ldrh	r2, [r3, #0]
 8008832:	68fb      	ldr	r3, [r7, #12]
 8008834:	681b      	ldr	r3, [r3, #0]
 8008836:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008838:	68fb      	ldr	r3, [r7, #12]
 800883a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800883c:	1c9a      	adds	r2, r3, #2
 800883e:	68fb      	ldr	r3, [r7, #12]
 8008840:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8008842:	68fb      	ldr	r3, [r7, #12]
 8008844:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008846:	b29b      	uxth	r3, r3
 8008848:	3b01      	subs	r3, #1
 800884a:	b29a      	uxth	r2, r3
 800884c:	68fb      	ldr	r3, [r7, #12]
 800884e:	86da      	strh	r2, [r3, #54]	@ 0x36
 8008850:	e018      	b.n	8008884 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008852:	f7fd febb 	bl	80065cc <HAL_GetTick>
 8008856:	4602      	mov	r2, r0
 8008858:	69fb      	ldr	r3, [r7, #28]
 800885a:	1ad3      	subs	r3, r2, r3
 800885c:	683a      	ldr	r2, [r7, #0]
 800885e:	429a      	cmp	r2, r3
 8008860:	d803      	bhi.n	800886a <HAL_SPI_Transmit+0x160>
 8008862:	683b      	ldr	r3, [r7, #0]
 8008864:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008868:	d102      	bne.n	8008870 <HAL_SPI_Transmit+0x166>
 800886a:	683b      	ldr	r3, [r7, #0]
 800886c:	2b00      	cmp	r3, #0
 800886e:	d109      	bne.n	8008884 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8008870:	68fb      	ldr	r3, [r7, #12]
 8008872:	2201      	movs	r2, #1
 8008874:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8008878:	68fb      	ldr	r3, [r7, #12]
 800887a:	2200      	movs	r2, #0
 800887c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8008880:	2303      	movs	r3, #3
 8008882:	e082      	b.n	800898a <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8008884:	68fb      	ldr	r3, [r7, #12]
 8008886:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008888:	b29b      	uxth	r3, r3
 800888a:	2b00      	cmp	r3, #0
 800888c:	d1c7      	bne.n	800881e <HAL_SPI_Transmit+0x114>
 800888e:	e053      	b.n	8008938 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008890:	68fb      	ldr	r3, [r7, #12]
 8008892:	685b      	ldr	r3, [r3, #4]
 8008894:	2b00      	cmp	r3, #0
 8008896:	d002      	beq.n	800889e <HAL_SPI_Transmit+0x194>
 8008898:	8b7b      	ldrh	r3, [r7, #26]
 800889a:	2b01      	cmp	r3, #1
 800889c:	d147      	bne.n	800892e <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800889e:	68fb      	ldr	r3, [r7, #12]
 80088a0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80088a2:	68fb      	ldr	r3, [r7, #12]
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	330c      	adds	r3, #12
 80088a8:	7812      	ldrb	r2, [r2, #0]
 80088aa:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80088ac:	68fb      	ldr	r3, [r7, #12]
 80088ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80088b0:	1c5a      	adds	r2, r3, #1
 80088b2:	68fb      	ldr	r3, [r7, #12]
 80088b4:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80088b6:	68fb      	ldr	r3, [r7, #12]
 80088b8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80088ba:	b29b      	uxth	r3, r3
 80088bc:	3b01      	subs	r3, #1
 80088be:	b29a      	uxth	r2, r3
 80088c0:	68fb      	ldr	r3, [r7, #12]
 80088c2:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 80088c4:	e033      	b.n	800892e <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80088c6:	68fb      	ldr	r3, [r7, #12]
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	689b      	ldr	r3, [r3, #8]
 80088cc:	f003 0302 	and.w	r3, r3, #2
 80088d0:	2b02      	cmp	r3, #2
 80088d2:	d113      	bne.n	80088fc <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80088d4:	68fb      	ldr	r3, [r7, #12]
 80088d6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80088d8:	68fb      	ldr	r3, [r7, #12]
 80088da:	681b      	ldr	r3, [r3, #0]
 80088dc:	330c      	adds	r3, #12
 80088de:	7812      	ldrb	r2, [r2, #0]
 80088e0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80088e2:	68fb      	ldr	r3, [r7, #12]
 80088e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80088e6:	1c5a      	adds	r2, r3, #1
 80088e8:	68fb      	ldr	r3, [r7, #12]
 80088ea:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80088ec:	68fb      	ldr	r3, [r7, #12]
 80088ee:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80088f0:	b29b      	uxth	r3, r3
 80088f2:	3b01      	subs	r3, #1
 80088f4:	b29a      	uxth	r2, r3
 80088f6:	68fb      	ldr	r3, [r7, #12]
 80088f8:	86da      	strh	r2, [r3, #54]	@ 0x36
 80088fa:	e018      	b.n	800892e <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80088fc:	f7fd fe66 	bl	80065cc <HAL_GetTick>
 8008900:	4602      	mov	r2, r0
 8008902:	69fb      	ldr	r3, [r7, #28]
 8008904:	1ad3      	subs	r3, r2, r3
 8008906:	683a      	ldr	r2, [r7, #0]
 8008908:	429a      	cmp	r2, r3
 800890a:	d803      	bhi.n	8008914 <HAL_SPI_Transmit+0x20a>
 800890c:	683b      	ldr	r3, [r7, #0]
 800890e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008912:	d102      	bne.n	800891a <HAL_SPI_Transmit+0x210>
 8008914:	683b      	ldr	r3, [r7, #0]
 8008916:	2b00      	cmp	r3, #0
 8008918:	d109      	bne.n	800892e <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800891a:	68fb      	ldr	r3, [r7, #12]
 800891c:	2201      	movs	r2, #1
 800891e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8008922:	68fb      	ldr	r3, [r7, #12]
 8008924:	2200      	movs	r2, #0
 8008926:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800892a:	2303      	movs	r3, #3
 800892c:	e02d      	b.n	800898a <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800892e:	68fb      	ldr	r3, [r7, #12]
 8008930:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008932:	b29b      	uxth	r3, r3
 8008934:	2b00      	cmp	r3, #0
 8008936:	d1c6      	bne.n	80088c6 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008938:	69fa      	ldr	r2, [r7, #28]
 800893a:	6839      	ldr	r1, [r7, #0]
 800893c:	68f8      	ldr	r0, [r7, #12]
 800893e:	f000 fbd9 	bl	80090f4 <SPI_EndRxTxTransaction>
 8008942:	4603      	mov	r3, r0
 8008944:	2b00      	cmp	r3, #0
 8008946:	d002      	beq.n	800894e <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008948:	68fb      	ldr	r3, [r7, #12]
 800894a:	2220      	movs	r2, #32
 800894c:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800894e:	68fb      	ldr	r3, [r7, #12]
 8008950:	689b      	ldr	r3, [r3, #8]
 8008952:	2b00      	cmp	r3, #0
 8008954:	d10a      	bne.n	800896c <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008956:	2300      	movs	r3, #0
 8008958:	617b      	str	r3, [r7, #20]
 800895a:	68fb      	ldr	r3, [r7, #12]
 800895c:	681b      	ldr	r3, [r3, #0]
 800895e:	68db      	ldr	r3, [r3, #12]
 8008960:	617b      	str	r3, [r7, #20]
 8008962:	68fb      	ldr	r3, [r7, #12]
 8008964:	681b      	ldr	r3, [r3, #0]
 8008966:	689b      	ldr	r3, [r3, #8]
 8008968:	617b      	str	r3, [r7, #20]
 800896a:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800896c:	68fb      	ldr	r3, [r7, #12]
 800896e:	2201      	movs	r2, #1
 8008970:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8008974:	68fb      	ldr	r3, [r7, #12]
 8008976:	2200      	movs	r2, #0
 8008978:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800897c:	68fb      	ldr	r3, [r7, #12]
 800897e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008980:	2b00      	cmp	r3, #0
 8008982:	d001      	beq.n	8008988 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8008984:	2301      	movs	r3, #1
 8008986:	e000      	b.n	800898a <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8008988:	2300      	movs	r3, #0
  }
}
 800898a:	4618      	mov	r0, r3
 800898c:	3720      	adds	r7, #32
 800898e:	46bd      	mov	sp, r7
 8008990:	bd80      	pop	{r7, pc}

08008992 <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008992:	b580      	push	{r7, lr}
 8008994:	b088      	sub	sp, #32
 8008996:	af02      	add	r7, sp, #8
 8008998:	60f8      	str	r0, [r7, #12]
 800899a:	60b9      	str	r1, [r7, #8]
 800899c:	603b      	str	r3, [r7, #0]
 800899e:	4613      	mov	r3, r2
 80089a0:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 80089a2:	68fb      	ldr	r3, [r7, #12]
 80089a4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80089a8:	b2db      	uxtb	r3, r3
 80089aa:	2b01      	cmp	r3, #1
 80089ac:	d001      	beq.n	80089b2 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 80089ae:	2302      	movs	r3, #2
 80089b0:	e104      	b.n	8008bbc <HAL_SPI_Receive+0x22a>
  }

  if ((pData == NULL) || (Size == 0U))
 80089b2:	68bb      	ldr	r3, [r7, #8]
 80089b4:	2b00      	cmp	r3, #0
 80089b6:	d002      	beq.n	80089be <HAL_SPI_Receive+0x2c>
 80089b8:	88fb      	ldrh	r3, [r7, #6]
 80089ba:	2b00      	cmp	r3, #0
 80089bc:	d101      	bne.n	80089c2 <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 80089be:	2301      	movs	r3, #1
 80089c0:	e0fc      	b.n	8008bbc <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80089c2:	68fb      	ldr	r3, [r7, #12]
 80089c4:	685b      	ldr	r3, [r3, #4]
 80089c6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80089ca:	d112      	bne.n	80089f2 <HAL_SPI_Receive+0x60>
 80089cc:	68fb      	ldr	r3, [r7, #12]
 80089ce:	689b      	ldr	r3, [r3, #8]
 80089d0:	2b00      	cmp	r3, #0
 80089d2:	d10e      	bne.n	80089f2 <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80089d4:	68fb      	ldr	r3, [r7, #12]
 80089d6:	2204      	movs	r2, #4
 80089d8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80089dc:	88fa      	ldrh	r2, [r7, #6]
 80089de:	683b      	ldr	r3, [r7, #0]
 80089e0:	9300      	str	r3, [sp, #0]
 80089e2:	4613      	mov	r3, r2
 80089e4:	68ba      	ldr	r2, [r7, #8]
 80089e6:	68b9      	ldr	r1, [r7, #8]
 80089e8:	68f8      	ldr	r0, [r7, #12]
 80089ea:	f000 f8eb 	bl	8008bc4 <HAL_SPI_TransmitReceive>
 80089ee:	4603      	mov	r3, r0
 80089f0:	e0e4      	b.n	8008bbc <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80089f2:	f7fd fdeb 	bl	80065cc <HAL_GetTick>
 80089f6:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 80089f8:	68fb      	ldr	r3, [r7, #12]
 80089fa:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80089fe:	2b01      	cmp	r3, #1
 8008a00:	d101      	bne.n	8008a06 <HAL_SPI_Receive+0x74>
 8008a02:	2302      	movs	r3, #2
 8008a04:	e0da      	b.n	8008bbc <HAL_SPI_Receive+0x22a>
 8008a06:	68fb      	ldr	r3, [r7, #12]
 8008a08:	2201      	movs	r2, #1
 8008a0a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8008a0e:	68fb      	ldr	r3, [r7, #12]
 8008a10:	2204      	movs	r2, #4
 8008a12:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008a16:	68fb      	ldr	r3, [r7, #12]
 8008a18:	2200      	movs	r2, #0
 8008a1a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8008a1c:	68fb      	ldr	r3, [r7, #12]
 8008a1e:	68ba      	ldr	r2, [r7, #8]
 8008a20:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8008a22:	68fb      	ldr	r3, [r7, #12]
 8008a24:	88fa      	ldrh	r2, [r7, #6]
 8008a26:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8008a28:	68fb      	ldr	r3, [r7, #12]
 8008a2a:	88fa      	ldrh	r2, [r7, #6]
 8008a2c:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8008a2e:	68fb      	ldr	r3, [r7, #12]
 8008a30:	2200      	movs	r2, #0
 8008a32:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8008a34:	68fb      	ldr	r3, [r7, #12]
 8008a36:	2200      	movs	r2, #0
 8008a38:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8008a3a:	68fb      	ldr	r3, [r7, #12]
 8008a3c:	2200      	movs	r2, #0
 8008a3e:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8008a40:	68fb      	ldr	r3, [r7, #12]
 8008a42:	2200      	movs	r2, #0
 8008a44:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8008a46:	68fb      	ldr	r3, [r7, #12]
 8008a48:	2200      	movs	r2, #0
 8008a4a:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008a4c:	68fb      	ldr	r3, [r7, #12]
 8008a4e:	689b      	ldr	r3, [r3, #8]
 8008a50:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008a54:	d10f      	bne.n	8008a76 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8008a56:	68fb      	ldr	r3, [r7, #12]
 8008a58:	681b      	ldr	r3, [r3, #0]
 8008a5a:	681a      	ldr	r2, [r3, #0]
 8008a5c:	68fb      	ldr	r3, [r7, #12]
 8008a5e:	681b      	ldr	r3, [r3, #0]
 8008a60:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008a64:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8008a66:	68fb      	ldr	r3, [r7, #12]
 8008a68:	681b      	ldr	r3, [r3, #0]
 8008a6a:	681a      	ldr	r2, [r3, #0]
 8008a6c:	68fb      	ldr	r3, [r7, #12]
 8008a6e:	681b      	ldr	r3, [r3, #0]
 8008a70:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8008a74:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008a76:	68fb      	ldr	r3, [r7, #12]
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	681b      	ldr	r3, [r3, #0]
 8008a7c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008a80:	2b40      	cmp	r3, #64	@ 0x40
 8008a82:	d007      	beq.n	8008a94 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008a84:	68fb      	ldr	r3, [r7, #12]
 8008a86:	681b      	ldr	r3, [r3, #0]
 8008a88:	681a      	ldr	r2, [r3, #0]
 8008a8a:	68fb      	ldr	r3, [r7, #12]
 8008a8c:	681b      	ldr	r3, [r3, #0]
 8008a8e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008a92:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8008a94:	68fb      	ldr	r3, [r7, #12]
 8008a96:	68db      	ldr	r3, [r3, #12]
 8008a98:	2b00      	cmp	r3, #0
 8008a9a:	d170      	bne.n	8008b7e <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8008a9c:	e035      	b.n	8008b0a <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8008a9e:	68fb      	ldr	r3, [r7, #12]
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	689b      	ldr	r3, [r3, #8]
 8008aa4:	f003 0301 	and.w	r3, r3, #1
 8008aa8:	2b01      	cmp	r3, #1
 8008aaa:	d115      	bne.n	8008ad8 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8008aac:	68fb      	ldr	r3, [r7, #12]
 8008aae:	681b      	ldr	r3, [r3, #0]
 8008ab0:	f103 020c 	add.w	r2, r3, #12
 8008ab4:	68fb      	ldr	r3, [r7, #12]
 8008ab6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008ab8:	7812      	ldrb	r2, [r2, #0]
 8008aba:	b2d2      	uxtb	r2, r2
 8008abc:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8008abe:	68fb      	ldr	r3, [r7, #12]
 8008ac0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008ac2:	1c5a      	adds	r2, r3, #1
 8008ac4:	68fb      	ldr	r3, [r7, #12]
 8008ac6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8008ac8:	68fb      	ldr	r3, [r7, #12]
 8008aca:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008acc:	b29b      	uxth	r3, r3
 8008ace:	3b01      	subs	r3, #1
 8008ad0:	b29a      	uxth	r2, r3
 8008ad2:	68fb      	ldr	r3, [r7, #12]
 8008ad4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8008ad6:	e018      	b.n	8008b0a <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008ad8:	f7fd fd78 	bl	80065cc <HAL_GetTick>
 8008adc:	4602      	mov	r2, r0
 8008ade:	697b      	ldr	r3, [r7, #20]
 8008ae0:	1ad3      	subs	r3, r2, r3
 8008ae2:	683a      	ldr	r2, [r7, #0]
 8008ae4:	429a      	cmp	r2, r3
 8008ae6:	d803      	bhi.n	8008af0 <HAL_SPI_Receive+0x15e>
 8008ae8:	683b      	ldr	r3, [r7, #0]
 8008aea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008aee:	d102      	bne.n	8008af6 <HAL_SPI_Receive+0x164>
 8008af0:	683b      	ldr	r3, [r7, #0]
 8008af2:	2b00      	cmp	r3, #0
 8008af4:	d109      	bne.n	8008b0a <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8008af6:	68fb      	ldr	r3, [r7, #12]
 8008af8:	2201      	movs	r2, #1
 8008afa:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8008afe:	68fb      	ldr	r3, [r7, #12]
 8008b00:	2200      	movs	r2, #0
 8008b02:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8008b06:	2303      	movs	r3, #3
 8008b08:	e058      	b.n	8008bbc <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8008b0a:	68fb      	ldr	r3, [r7, #12]
 8008b0c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008b0e:	b29b      	uxth	r3, r3
 8008b10:	2b00      	cmp	r3, #0
 8008b12:	d1c4      	bne.n	8008a9e <HAL_SPI_Receive+0x10c>
 8008b14:	e038      	b.n	8008b88 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8008b16:	68fb      	ldr	r3, [r7, #12]
 8008b18:	681b      	ldr	r3, [r3, #0]
 8008b1a:	689b      	ldr	r3, [r3, #8]
 8008b1c:	f003 0301 	and.w	r3, r3, #1
 8008b20:	2b01      	cmp	r3, #1
 8008b22:	d113      	bne.n	8008b4c <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008b24:	68fb      	ldr	r3, [r7, #12]
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	68da      	ldr	r2, [r3, #12]
 8008b2a:	68fb      	ldr	r3, [r7, #12]
 8008b2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008b2e:	b292      	uxth	r2, r2
 8008b30:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008b32:	68fb      	ldr	r3, [r7, #12]
 8008b34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008b36:	1c9a      	adds	r2, r3, #2
 8008b38:	68fb      	ldr	r3, [r7, #12]
 8008b3a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8008b3c:	68fb      	ldr	r3, [r7, #12]
 8008b3e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008b40:	b29b      	uxth	r3, r3
 8008b42:	3b01      	subs	r3, #1
 8008b44:	b29a      	uxth	r2, r3
 8008b46:	68fb      	ldr	r3, [r7, #12]
 8008b48:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8008b4a:	e018      	b.n	8008b7e <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008b4c:	f7fd fd3e 	bl	80065cc <HAL_GetTick>
 8008b50:	4602      	mov	r2, r0
 8008b52:	697b      	ldr	r3, [r7, #20]
 8008b54:	1ad3      	subs	r3, r2, r3
 8008b56:	683a      	ldr	r2, [r7, #0]
 8008b58:	429a      	cmp	r2, r3
 8008b5a:	d803      	bhi.n	8008b64 <HAL_SPI_Receive+0x1d2>
 8008b5c:	683b      	ldr	r3, [r7, #0]
 8008b5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008b62:	d102      	bne.n	8008b6a <HAL_SPI_Receive+0x1d8>
 8008b64:	683b      	ldr	r3, [r7, #0]
 8008b66:	2b00      	cmp	r3, #0
 8008b68:	d109      	bne.n	8008b7e <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8008b6a:	68fb      	ldr	r3, [r7, #12]
 8008b6c:	2201      	movs	r2, #1
 8008b6e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8008b72:	68fb      	ldr	r3, [r7, #12]
 8008b74:	2200      	movs	r2, #0
 8008b76:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8008b7a:	2303      	movs	r3, #3
 8008b7c:	e01e      	b.n	8008bbc <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8008b7e:	68fb      	ldr	r3, [r7, #12]
 8008b80:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008b82:	b29b      	uxth	r3, r3
 8008b84:	2b00      	cmp	r3, #0
 8008b86:	d1c6      	bne.n	8008b16 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008b88:	697a      	ldr	r2, [r7, #20]
 8008b8a:	6839      	ldr	r1, [r7, #0]
 8008b8c:	68f8      	ldr	r0, [r7, #12]
 8008b8e:	f000 fa4b 	bl	8009028 <SPI_EndRxTransaction>
 8008b92:	4603      	mov	r3, r0
 8008b94:	2b00      	cmp	r3, #0
 8008b96:	d002      	beq.n	8008b9e <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008b98:	68fb      	ldr	r3, [r7, #12]
 8008b9a:	2220      	movs	r2, #32
 8008b9c:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8008b9e:	68fb      	ldr	r3, [r7, #12]
 8008ba0:	2201      	movs	r2, #1
 8008ba2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8008ba6:	68fb      	ldr	r3, [r7, #12]
 8008ba8:	2200      	movs	r2, #0
 8008baa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008bae:	68fb      	ldr	r3, [r7, #12]
 8008bb0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008bb2:	2b00      	cmp	r3, #0
 8008bb4:	d001      	beq.n	8008bba <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8008bb6:	2301      	movs	r3, #1
 8008bb8:	e000      	b.n	8008bbc <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8008bba:	2300      	movs	r3, #0
  }
}
 8008bbc:	4618      	mov	r0, r3
 8008bbe:	3718      	adds	r7, #24
 8008bc0:	46bd      	mov	sp, r7
 8008bc2:	bd80      	pop	{r7, pc}

08008bc4 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8008bc4:	b580      	push	{r7, lr}
 8008bc6:	b08a      	sub	sp, #40	@ 0x28
 8008bc8:	af00      	add	r7, sp, #0
 8008bca:	60f8      	str	r0, [r7, #12]
 8008bcc:	60b9      	str	r1, [r7, #8]
 8008bce:	607a      	str	r2, [r7, #4]
 8008bd0:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8008bd2:	2301      	movs	r3, #1
 8008bd4:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008bd6:	f7fd fcf9 	bl	80065cc <HAL_GetTick>
 8008bda:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8008bdc:	68fb      	ldr	r3, [r7, #12]
 8008bde:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8008be2:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8008be4:	68fb      	ldr	r3, [r7, #12]
 8008be6:	685b      	ldr	r3, [r3, #4]
 8008be8:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8008bea:	887b      	ldrh	r3, [r7, #2]
 8008bec:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8008bee:	7ffb      	ldrb	r3, [r7, #31]
 8008bf0:	2b01      	cmp	r3, #1
 8008bf2:	d00c      	beq.n	8008c0e <HAL_SPI_TransmitReceive+0x4a>
 8008bf4:	69bb      	ldr	r3, [r7, #24]
 8008bf6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008bfa:	d106      	bne.n	8008c0a <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8008bfc:	68fb      	ldr	r3, [r7, #12]
 8008bfe:	689b      	ldr	r3, [r3, #8]
 8008c00:	2b00      	cmp	r3, #0
 8008c02:	d102      	bne.n	8008c0a <HAL_SPI_TransmitReceive+0x46>
 8008c04:	7ffb      	ldrb	r3, [r7, #31]
 8008c06:	2b04      	cmp	r3, #4
 8008c08:	d001      	beq.n	8008c0e <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8008c0a:	2302      	movs	r3, #2
 8008c0c:	e17f      	b.n	8008f0e <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8008c0e:	68bb      	ldr	r3, [r7, #8]
 8008c10:	2b00      	cmp	r3, #0
 8008c12:	d005      	beq.n	8008c20 <HAL_SPI_TransmitReceive+0x5c>
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	2b00      	cmp	r3, #0
 8008c18:	d002      	beq.n	8008c20 <HAL_SPI_TransmitReceive+0x5c>
 8008c1a:	887b      	ldrh	r3, [r7, #2]
 8008c1c:	2b00      	cmp	r3, #0
 8008c1e:	d101      	bne.n	8008c24 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8008c20:	2301      	movs	r3, #1
 8008c22:	e174      	b.n	8008f0e <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008c24:	68fb      	ldr	r3, [r7, #12]
 8008c26:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8008c2a:	2b01      	cmp	r3, #1
 8008c2c:	d101      	bne.n	8008c32 <HAL_SPI_TransmitReceive+0x6e>
 8008c2e:	2302      	movs	r3, #2
 8008c30:	e16d      	b.n	8008f0e <HAL_SPI_TransmitReceive+0x34a>
 8008c32:	68fb      	ldr	r3, [r7, #12]
 8008c34:	2201      	movs	r2, #1
 8008c36:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8008c3a:	68fb      	ldr	r3, [r7, #12]
 8008c3c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8008c40:	b2db      	uxtb	r3, r3
 8008c42:	2b04      	cmp	r3, #4
 8008c44:	d003      	beq.n	8008c4e <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8008c46:	68fb      	ldr	r3, [r7, #12]
 8008c48:	2205      	movs	r2, #5
 8008c4a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008c4e:	68fb      	ldr	r3, [r7, #12]
 8008c50:	2200      	movs	r2, #0
 8008c52:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8008c54:	68fb      	ldr	r3, [r7, #12]
 8008c56:	687a      	ldr	r2, [r7, #4]
 8008c58:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8008c5a:	68fb      	ldr	r3, [r7, #12]
 8008c5c:	887a      	ldrh	r2, [r7, #2]
 8008c5e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8008c60:	68fb      	ldr	r3, [r7, #12]
 8008c62:	887a      	ldrh	r2, [r7, #2]
 8008c64:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8008c66:	68fb      	ldr	r3, [r7, #12]
 8008c68:	68ba      	ldr	r2, [r7, #8]
 8008c6a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8008c6c:	68fb      	ldr	r3, [r7, #12]
 8008c6e:	887a      	ldrh	r2, [r7, #2]
 8008c70:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8008c72:	68fb      	ldr	r3, [r7, #12]
 8008c74:	887a      	ldrh	r2, [r7, #2]
 8008c76:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8008c78:	68fb      	ldr	r3, [r7, #12]
 8008c7a:	2200      	movs	r2, #0
 8008c7c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8008c7e:	68fb      	ldr	r3, [r7, #12]
 8008c80:	2200      	movs	r2, #0
 8008c82:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008c84:	68fb      	ldr	r3, [r7, #12]
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	681b      	ldr	r3, [r3, #0]
 8008c8a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008c8e:	2b40      	cmp	r3, #64	@ 0x40
 8008c90:	d007      	beq.n	8008ca2 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008c92:	68fb      	ldr	r3, [r7, #12]
 8008c94:	681b      	ldr	r3, [r3, #0]
 8008c96:	681a      	ldr	r2, [r3, #0]
 8008c98:	68fb      	ldr	r3, [r7, #12]
 8008c9a:	681b      	ldr	r3, [r3, #0]
 8008c9c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008ca0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8008ca2:	68fb      	ldr	r3, [r7, #12]
 8008ca4:	68db      	ldr	r3, [r3, #12]
 8008ca6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008caa:	d17e      	bne.n	8008daa <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008cac:	68fb      	ldr	r3, [r7, #12]
 8008cae:	685b      	ldr	r3, [r3, #4]
 8008cb0:	2b00      	cmp	r3, #0
 8008cb2:	d002      	beq.n	8008cba <HAL_SPI_TransmitReceive+0xf6>
 8008cb4:	8afb      	ldrh	r3, [r7, #22]
 8008cb6:	2b01      	cmp	r3, #1
 8008cb8:	d16c      	bne.n	8008d94 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008cba:	68fb      	ldr	r3, [r7, #12]
 8008cbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008cbe:	881a      	ldrh	r2, [r3, #0]
 8008cc0:	68fb      	ldr	r3, [r7, #12]
 8008cc2:	681b      	ldr	r3, [r3, #0]
 8008cc4:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008cc6:	68fb      	ldr	r3, [r7, #12]
 8008cc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008cca:	1c9a      	adds	r2, r3, #2
 8008ccc:	68fb      	ldr	r3, [r7, #12]
 8008cce:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8008cd0:	68fb      	ldr	r3, [r7, #12]
 8008cd2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008cd4:	b29b      	uxth	r3, r3
 8008cd6:	3b01      	subs	r3, #1
 8008cd8:	b29a      	uxth	r2, r3
 8008cda:	68fb      	ldr	r3, [r7, #12]
 8008cdc:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008cde:	e059      	b.n	8008d94 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008ce0:	68fb      	ldr	r3, [r7, #12]
 8008ce2:	681b      	ldr	r3, [r3, #0]
 8008ce4:	689b      	ldr	r3, [r3, #8]
 8008ce6:	f003 0302 	and.w	r3, r3, #2
 8008cea:	2b02      	cmp	r3, #2
 8008cec:	d11b      	bne.n	8008d26 <HAL_SPI_TransmitReceive+0x162>
 8008cee:	68fb      	ldr	r3, [r7, #12]
 8008cf0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008cf2:	b29b      	uxth	r3, r3
 8008cf4:	2b00      	cmp	r3, #0
 8008cf6:	d016      	beq.n	8008d26 <HAL_SPI_TransmitReceive+0x162>
 8008cf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008cfa:	2b01      	cmp	r3, #1
 8008cfc:	d113      	bne.n	8008d26 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008cfe:	68fb      	ldr	r3, [r7, #12]
 8008d00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008d02:	881a      	ldrh	r2, [r3, #0]
 8008d04:	68fb      	ldr	r3, [r7, #12]
 8008d06:	681b      	ldr	r3, [r3, #0]
 8008d08:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008d0a:	68fb      	ldr	r3, [r7, #12]
 8008d0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008d0e:	1c9a      	adds	r2, r3, #2
 8008d10:	68fb      	ldr	r3, [r7, #12]
 8008d12:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8008d14:	68fb      	ldr	r3, [r7, #12]
 8008d16:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008d18:	b29b      	uxth	r3, r3
 8008d1a:	3b01      	subs	r3, #1
 8008d1c:	b29a      	uxth	r2, r3
 8008d1e:	68fb      	ldr	r3, [r7, #12]
 8008d20:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008d22:	2300      	movs	r3, #0
 8008d24:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008d26:	68fb      	ldr	r3, [r7, #12]
 8008d28:	681b      	ldr	r3, [r3, #0]
 8008d2a:	689b      	ldr	r3, [r3, #8]
 8008d2c:	f003 0301 	and.w	r3, r3, #1
 8008d30:	2b01      	cmp	r3, #1
 8008d32:	d119      	bne.n	8008d68 <HAL_SPI_TransmitReceive+0x1a4>
 8008d34:	68fb      	ldr	r3, [r7, #12]
 8008d36:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008d38:	b29b      	uxth	r3, r3
 8008d3a:	2b00      	cmp	r3, #0
 8008d3c:	d014      	beq.n	8008d68 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008d3e:	68fb      	ldr	r3, [r7, #12]
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	68da      	ldr	r2, [r3, #12]
 8008d44:	68fb      	ldr	r3, [r7, #12]
 8008d46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008d48:	b292      	uxth	r2, r2
 8008d4a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008d4c:	68fb      	ldr	r3, [r7, #12]
 8008d4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008d50:	1c9a      	adds	r2, r3, #2
 8008d52:	68fb      	ldr	r3, [r7, #12]
 8008d54:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8008d56:	68fb      	ldr	r3, [r7, #12]
 8008d58:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008d5a:	b29b      	uxth	r3, r3
 8008d5c:	3b01      	subs	r3, #1
 8008d5e:	b29a      	uxth	r2, r3
 8008d60:	68fb      	ldr	r3, [r7, #12]
 8008d62:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008d64:	2301      	movs	r3, #1
 8008d66:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8008d68:	f7fd fc30 	bl	80065cc <HAL_GetTick>
 8008d6c:	4602      	mov	r2, r0
 8008d6e:	6a3b      	ldr	r3, [r7, #32]
 8008d70:	1ad3      	subs	r3, r2, r3
 8008d72:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008d74:	429a      	cmp	r2, r3
 8008d76:	d80d      	bhi.n	8008d94 <HAL_SPI_TransmitReceive+0x1d0>
 8008d78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008d7e:	d009      	beq.n	8008d94 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8008d80:	68fb      	ldr	r3, [r7, #12]
 8008d82:	2201      	movs	r2, #1
 8008d84:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8008d88:	68fb      	ldr	r3, [r7, #12]
 8008d8a:	2200      	movs	r2, #0
 8008d8c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8008d90:	2303      	movs	r3, #3
 8008d92:	e0bc      	b.n	8008f0e <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008d94:	68fb      	ldr	r3, [r7, #12]
 8008d96:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008d98:	b29b      	uxth	r3, r3
 8008d9a:	2b00      	cmp	r3, #0
 8008d9c:	d1a0      	bne.n	8008ce0 <HAL_SPI_TransmitReceive+0x11c>
 8008d9e:	68fb      	ldr	r3, [r7, #12]
 8008da0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008da2:	b29b      	uxth	r3, r3
 8008da4:	2b00      	cmp	r3, #0
 8008da6:	d19b      	bne.n	8008ce0 <HAL_SPI_TransmitReceive+0x11c>
 8008da8:	e082      	b.n	8008eb0 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008daa:	68fb      	ldr	r3, [r7, #12]
 8008dac:	685b      	ldr	r3, [r3, #4]
 8008dae:	2b00      	cmp	r3, #0
 8008db0:	d002      	beq.n	8008db8 <HAL_SPI_TransmitReceive+0x1f4>
 8008db2:	8afb      	ldrh	r3, [r7, #22]
 8008db4:	2b01      	cmp	r3, #1
 8008db6:	d171      	bne.n	8008e9c <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8008db8:	68fb      	ldr	r3, [r7, #12]
 8008dba:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008dbc:	68fb      	ldr	r3, [r7, #12]
 8008dbe:	681b      	ldr	r3, [r3, #0]
 8008dc0:	330c      	adds	r3, #12
 8008dc2:	7812      	ldrb	r2, [r2, #0]
 8008dc4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8008dc6:	68fb      	ldr	r3, [r7, #12]
 8008dc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008dca:	1c5a      	adds	r2, r3, #1
 8008dcc:	68fb      	ldr	r3, [r7, #12]
 8008dce:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8008dd0:	68fb      	ldr	r3, [r7, #12]
 8008dd2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008dd4:	b29b      	uxth	r3, r3
 8008dd6:	3b01      	subs	r3, #1
 8008dd8:	b29a      	uxth	r2, r3
 8008dda:	68fb      	ldr	r3, [r7, #12]
 8008ddc:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008dde:	e05d      	b.n	8008e9c <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008de0:	68fb      	ldr	r3, [r7, #12]
 8008de2:	681b      	ldr	r3, [r3, #0]
 8008de4:	689b      	ldr	r3, [r3, #8]
 8008de6:	f003 0302 	and.w	r3, r3, #2
 8008dea:	2b02      	cmp	r3, #2
 8008dec:	d11c      	bne.n	8008e28 <HAL_SPI_TransmitReceive+0x264>
 8008dee:	68fb      	ldr	r3, [r7, #12]
 8008df0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008df2:	b29b      	uxth	r3, r3
 8008df4:	2b00      	cmp	r3, #0
 8008df6:	d017      	beq.n	8008e28 <HAL_SPI_TransmitReceive+0x264>
 8008df8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008dfa:	2b01      	cmp	r3, #1
 8008dfc:	d114      	bne.n	8008e28 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8008dfe:	68fb      	ldr	r3, [r7, #12]
 8008e00:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008e02:	68fb      	ldr	r3, [r7, #12]
 8008e04:	681b      	ldr	r3, [r3, #0]
 8008e06:	330c      	adds	r3, #12
 8008e08:	7812      	ldrb	r2, [r2, #0]
 8008e0a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8008e0c:	68fb      	ldr	r3, [r7, #12]
 8008e0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008e10:	1c5a      	adds	r2, r3, #1
 8008e12:	68fb      	ldr	r3, [r7, #12]
 8008e14:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8008e16:	68fb      	ldr	r3, [r7, #12]
 8008e18:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008e1a:	b29b      	uxth	r3, r3
 8008e1c:	3b01      	subs	r3, #1
 8008e1e:	b29a      	uxth	r2, r3
 8008e20:	68fb      	ldr	r3, [r7, #12]
 8008e22:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008e24:	2300      	movs	r3, #0
 8008e26:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008e28:	68fb      	ldr	r3, [r7, #12]
 8008e2a:	681b      	ldr	r3, [r3, #0]
 8008e2c:	689b      	ldr	r3, [r3, #8]
 8008e2e:	f003 0301 	and.w	r3, r3, #1
 8008e32:	2b01      	cmp	r3, #1
 8008e34:	d119      	bne.n	8008e6a <HAL_SPI_TransmitReceive+0x2a6>
 8008e36:	68fb      	ldr	r3, [r7, #12]
 8008e38:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008e3a:	b29b      	uxth	r3, r3
 8008e3c:	2b00      	cmp	r3, #0
 8008e3e:	d014      	beq.n	8008e6a <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8008e40:	68fb      	ldr	r3, [r7, #12]
 8008e42:	681b      	ldr	r3, [r3, #0]
 8008e44:	68da      	ldr	r2, [r3, #12]
 8008e46:	68fb      	ldr	r3, [r7, #12]
 8008e48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008e4a:	b2d2      	uxtb	r2, r2
 8008e4c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8008e4e:	68fb      	ldr	r3, [r7, #12]
 8008e50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008e52:	1c5a      	adds	r2, r3, #1
 8008e54:	68fb      	ldr	r3, [r7, #12]
 8008e56:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8008e58:	68fb      	ldr	r3, [r7, #12]
 8008e5a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008e5c:	b29b      	uxth	r3, r3
 8008e5e:	3b01      	subs	r3, #1
 8008e60:	b29a      	uxth	r2, r3
 8008e62:	68fb      	ldr	r3, [r7, #12]
 8008e64:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008e66:	2301      	movs	r3, #1
 8008e68:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8008e6a:	f7fd fbaf 	bl	80065cc <HAL_GetTick>
 8008e6e:	4602      	mov	r2, r0
 8008e70:	6a3b      	ldr	r3, [r7, #32]
 8008e72:	1ad3      	subs	r3, r2, r3
 8008e74:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008e76:	429a      	cmp	r2, r3
 8008e78:	d803      	bhi.n	8008e82 <HAL_SPI_TransmitReceive+0x2be>
 8008e7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008e80:	d102      	bne.n	8008e88 <HAL_SPI_TransmitReceive+0x2c4>
 8008e82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e84:	2b00      	cmp	r3, #0
 8008e86:	d109      	bne.n	8008e9c <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8008e88:	68fb      	ldr	r3, [r7, #12]
 8008e8a:	2201      	movs	r2, #1
 8008e8c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8008e90:	68fb      	ldr	r3, [r7, #12]
 8008e92:	2200      	movs	r2, #0
 8008e94:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8008e98:	2303      	movs	r3, #3
 8008e9a:	e038      	b.n	8008f0e <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008e9c:	68fb      	ldr	r3, [r7, #12]
 8008e9e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008ea0:	b29b      	uxth	r3, r3
 8008ea2:	2b00      	cmp	r3, #0
 8008ea4:	d19c      	bne.n	8008de0 <HAL_SPI_TransmitReceive+0x21c>
 8008ea6:	68fb      	ldr	r3, [r7, #12]
 8008ea8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008eaa:	b29b      	uxth	r3, r3
 8008eac:	2b00      	cmp	r3, #0
 8008eae:	d197      	bne.n	8008de0 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008eb0:	6a3a      	ldr	r2, [r7, #32]
 8008eb2:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008eb4:	68f8      	ldr	r0, [r7, #12]
 8008eb6:	f000 f91d 	bl	80090f4 <SPI_EndRxTxTransaction>
 8008eba:	4603      	mov	r3, r0
 8008ebc:	2b00      	cmp	r3, #0
 8008ebe:	d008      	beq.n	8008ed2 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008ec0:	68fb      	ldr	r3, [r7, #12]
 8008ec2:	2220      	movs	r2, #32
 8008ec4:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8008ec6:	68fb      	ldr	r3, [r7, #12]
 8008ec8:	2200      	movs	r2, #0
 8008eca:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8008ece:	2301      	movs	r3, #1
 8008ed0:	e01d      	b.n	8008f0e <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008ed2:	68fb      	ldr	r3, [r7, #12]
 8008ed4:	689b      	ldr	r3, [r3, #8]
 8008ed6:	2b00      	cmp	r3, #0
 8008ed8:	d10a      	bne.n	8008ef0 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008eda:	2300      	movs	r3, #0
 8008edc:	613b      	str	r3, [r7, #16]
 8008ede:	68fb      	ldr	r3, [r7, #12]
 8008ee0:	681b      	ldr	r3, [r3, #0]
 8008ee2:	68db      	ldr	r3, [r3, #12]
 8008ee4:	613b      	str	r3, [r7, #16]
 8008ee6:	68fb      	ldr	r3, [r7, #12]
 8008ee8:	681b      	ldr	r3, [r3, #0]
 8008eea:	689b      	ldr	r3, [r3, #8]
 8008eec:	613b      	str	r3, [r7, #16]
 8008eee:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8008ef0:	68fb      	ldr	r3, [r7, #12]
 8008ef2:	2201      	movs	r2, #1
 8008ef4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8008ef8:	68fb      	ldr	r3, [r7, #12]
 8008efa:	2200      	movs	r2, #0
 8008efc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008f00:	68fb      	ldr	r3, [r7, #12]
 8008f02:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008f04:	2b00      	cmp	r3, #0
 8008f06:	d001      	beq.n	8008f0c <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8008f08:	2301      	movs	r3, #1
 8008f0a:	e000      	b.n	8008f0e <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8008f0c:	2300      	movs	r3, #0
  }
}
 8008f0e:	4618      	mov	r0, r3
 8008f10:	3728      	adds	r7, #40	@ 0x28
 8008f12:	46bd      	mov	sp, r7
 8008f14:	bd80      	pop	{r7, pc}
	...

08008f18 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008f18:	b580      	push	{r7, lr}
 8008f1a:	b088      	sub	sp, #32
 8008f1c:	af00      	add	r7, sp, #0
 8008f1e:	60f8      	str	r0, [r7, #12]
 8008f20:	60b9      	str	r1, [r7, #8]
 8008f22:	603b      	str	r3, [r7, #0]
 8008f24:	4613      	mov	r3, r2
 8008f26:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8008f28:	f7fd fb50 	bl	80065cc <HAL_GetTick>
 8008f2c:	4602      	mov	r2, r0
 8008f2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f30:	1a9b      	subs	r3, r3, r2
 8008f32:	683a      	ldr	r2, [r7, #0]
 8008f34:	4413      	add	r3, r2
 8008f36:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8008f38:	f7fd fb48 	bl	80065cc <HAL_GetTick>
 8008f3c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8008f3e:	4b39      	ldr	r3, [pc, #228]	@ (8009024 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	015b      	lsls	r3, r3, #5
 8008f44:	0d1b      	lsrs	r3, r3, #20
 8008f46:	69fa      	ldr	r2, [r7, #28]
 8008f48:	fb02 f303 	mul.w	r3, r2, r3
 8008f4c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008f4e:	e055      	b.n	8008ffc <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8008f50:	683b      	ldr	r3, [r7, #0]
 8008f52:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008f56:	d051      	beq.n	8008ffc <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008f58:	f7fd fb38 	bl	80065cc <HAL_GetTick>
 8008f5c:	4602      	mov	r2, r0
 8008f5e:	69bb      	ldr	r3, [r7, #24]
 8008f60:	1ad3      	subs	r3, r2, r3
 8008f62:	69fa      	ldr	r2, [r7, #28]
 8008f64:	429a      	cmp	r2, r3
 8008f66:	d902      	bls.n	8008f6e <SPI_WaitFlagStateUntilTimeout+0x56>
 8008f68:	69fb      	ldr	r3, [r7, #28]
 8008f6a:	2b00      	cmp	r3, #0
 8008f6c:	d13d      	bne.n	8008fea <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008f6e:	68fb      	ldr	r3, [r7, #12]
 8008f70:	681b      	ldr	r3, [r3, #0]
 8008f72:	685a      	ldr	r2, [r3, #4]
 8008f74:	68fb      	ldr	r3, [r7, #12]
 8008f76:	681b      	ldr	r3, [r3, #0]
 8008f78:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8008f7c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008f7e:	68fb      	ldr	r3, [r7, #12]
 8008f80:	685b      	ldr	r3, [r3, #4]
 8008f82:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008f86:	d111      	bne.n	8008fac <SPI_WaitFlagStateUntilTimeout+0x94>
 8008f88:	68fb      	ldr	r3, [r7, #12]
 8008f8a:	689b      	ldr	r3, [r3, #8]
 8008f8c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008f90:	d004      	beq.n	8008f9c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008f92:	68fb      	ldr	r3, [r7, #12]
 8008f94:	689b      	ldr	r3, [r3, #8]
 8008f96:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008f9a:	d107      	bne.n	8008fac <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008f9c:	68fb      	ldr	r3, [r7, #12]
 8008f9e:	681b      	ldr	r3, [r3, #0]
 8008fa0:	681a      	ldr	r2, [r3, #0]
 8008fa2:	68fb      	ldr	r3, [r7, #12]
 8008fa4:	681b      	ldr	r3, [r3, #0]
 8008fa6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008faa:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008fac:	68fb      	ldr	r3, [r7, #12]
 8008fae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008fb0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008fb4:	d10f      	bne.n	8008fd6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8008fb6:	68fb      	ldr	r3, [r7, #12]
 8008fb8:	681b      	ldr	r3, [r3, #0]
 8008fba:	681a      	ldr	r2, [r3, #0]
 8008fbc:	68fb      	ldr	r3, [r7, #12]
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008fc4:	601a      	str	r2, [r3, #0]
 8008fc6:	68fb      	ldr	r3, [r7, #12]
 8008fc8:	681b      	ldr	r3, [r3, #0]
 8008fca:	681a      	ldr	r2, [r3, #0]
 8008fcc:	68fb      	ldr	r3, [r7, #12]
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008fd4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008fd6:	68fb      	ldr	r3, [r7, #12]
 8008fd8:	2201      	movs	r2, #1
 8008fda:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008fde:	68fb      	ldr	r3, [r7, #12]
 8008fe0:	2200      	movs	r2, #0
 8008fe2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8008fe6:	2303      	movs	r3, #3
 8008fe8:	e018      	b.n	800901c <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8008fea:	697b      	ldr	r3, [r7, #20]
 8008fec:	2b00      	cmp	r3, #0
 8008fee:	d102      	bne.n	8008ff6 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8008ff0:	2300      	movs	r3, #0
 8008ff2:	61fb      	str	r3, [r7, #28]
 8008ff4:	e002      	b.n	8008ffc <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8008ff6:	697b      	ldr	r3, [r7, #20]
 8008ff8:	3b01      	subs	r3, #1
 8008ffa:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008ffc:	68fb      	ldr	r3, [r7, #12]
 8008ffe:	681b      	ldr	r3, [r3, #0]
 8009000:	689a      	ldr	r2, [r3, #8]
 8009002:	68bb      	ldr	r3, [r7, #8]
 8009004:	4013      	ands	r3, r2
 8009006:	68ba      	ldr	r2, [r7, #8]
 8009008:	429a      	cmp	r2, r3
 800900a:	bf0c      	ite	eq
 800900c:	2301      	moveq	r3, #1
 800900e:	2300      	movne	r3, #0
 8009010:	b2db      	uxtb	r3, r3
 8009012:	461a      	mov	r2, r3
 8009014:	79fb      	ldrb	r3, [r7, #7]
 8009016:	429a      	cmp	r2, r3
 8009018:	d19a      	bne.n	8008f50 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 800901a:	2300      	movs	r3, #0
}
 800901c:	4618      	mov	r0, r3
 800901e:	3720      	adds	r7, #32
 8009020:	46bd      	mov	sp, r7
 8009022:	bd80      	pop	{r7, pc}
 8009024:	20000004 	.word	0x20000004

08009028 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8009028:	b580      	push	{r7, lr}
 800902a:	b086      	sub	sp, #24
 800902c:	af02      	add	r7, sp, #8
 800902e:	60f8      	str	r0, [r7, #12]
 8009030:	60b9      	str	r1, [r7, #8]
 8009032:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009034:	68fb      	ldr	r3, [r7, #12]
 8009036:	685b      	ldr	r3, [r3, #4]
 8009038:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800903c:	d111      	bne.n	8009062 <SPI_EndRxTransaction+0x3a>
 800903e:	68fb      	ldr	r3, [r7, #12]
 8009040:	689b      	ldr	r3, [r3, #8]
 8009042:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009046:	d004      	beq.n	8009052 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009048:	68fb      	ldr	r3, [r7, #12]
 800904a:	689b      	ldr	r3, [r3, #8]
 800904c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009050:	d107      	bne.n	8009062 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8009052:	68fb      	ldr	r3, [r7, #12]
 8009054:	681b      	ldr	r3, [r3, #0]
 8009056:	681a      	ldr	r2, [r3, #0]
 8009058:	68fb      	ldr	r3, [r7, #12]
 800905a:	681b      	ldr	r3, [r3, #0]
 800905c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009060:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009062:	68fb      	ldr	r3, [r7, #12]
 8009064:	685b      	ldr	r3, [r3, #4]
 8009066:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800906a:	d12a      	bne.n	80090c2 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800906c:	68fb      	ldr	r3, [r7, #12]
 800906e:	689b      	ldr	r3, [r3, #8]
 8009070:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009074:	d012      	beq.n	800909c <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	9300      	str	r3, [sp, #0]
 800907a:	68bb      	ldr	r3, [r7, #8]
 800907c:	2200      	movs	r2, #0
 800907e:	2180      	movs	r1, #128	@ 0x80
 8009080:	68f8      	ldr	r0, [r7, #12]
 8009082:	f7ff ff49 	bl	8008f18 <SPI_WaitFlagStateUntilTimeout>
 8009086:	4603      	mov	r3, r0
 8009088:	2b00      	cmp	r3, #0
 800908a:	d02d      	beq.n	80090e8 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800908c:	68fb      	ldr	r3, [r7, #12]
 800908e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009090:	f043 0220 	orr.w	r2, r3, #32
 8009094:	68fb      	ldr	r3, [r7, #12]
 8009096:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8009098:	2303      	movs	r3, #3
 800909a:	e026      	b.n	80090ea <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	9300      	str	r3, [sp, #0]
 80090a0:	68bb      	ldr	r3, [r7, #8]
 80090a2:	2200      	movs	r2, #0
 80090a4:	2101      	movs	r1, #1
 80090a6:	68f8      	ldr	r0, [r7, #12]
 80090a8:	f7ff ff36 	bl	8008f18 <SPI_WaitFlagStateUntilTimeout>
 80090ac:	4603      	mov	r3, r0
 80090ae:	2b00      	cmp	r3, #0
 80090b0:	d01a      	beq.n	80090e8 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80090b2:	68fb      	ldr	r3, [r7, #12]
 80090b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80090b6:	f043 0220 	orr.w	r2, r3, #32
 80090ba:	68fb      	ldr	r3, [r7, #12]
 80090bc:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 80090be:	2303      	movs	r3, #3
 80090c0:	e013      	b.n	80090ea <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	9300      	str	r3, [sp, #0]
 80090c6:	68bb      	ldr	r3, [r7, #8]
 80090c8:	2200      	movs	r2, #0
 80090ca:	2101      	movs	r1, #1
 80090cc:	68f8      	ldr	r0, [r7, #12]
 80090ce:	f7ff ff23 	bl	8008f18 <SPI_WaitFlagStateUntilTimeout>
 80090d2:	4603      	mov	r3, r0
 80090d4:	2b00      	cmp	r3, #0
 80090d6:	d007      	beq.n	80090e8 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80090d8:	68fb      	ldr	r3, [r7, #12]
 80090da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80090dc:	f043 0220 	orr.w	r2, r3, #32
 80090e0:	68fb      	ldr	r3, [r7, #12]
 80090e2:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80090e4:	2303      	movs	r3, #3
 80090e6:	e000      	b.n	80090ea <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 80090e8:	2300      	movs	r3, #0
}
 80090ea:	4618      	mov	r0, r3
 80090ec:	3710      	adds	r7, #16
 80090ee:	46bd      	mov	sp, r7
 80090f0:	bd80      	pop	{r7, pc}
	...

080090f4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80090f4:	b580      	push	{r7, lr}
 80090f6:	b088      	sub	sp, #32
 80090f8:	af02      	add	r7, sp, #8
 80090fa:	60f8      	str	r0, [r7, #12]
 80090fc:	60b9      	str	r1, [r7, #8]
 80090fe:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	9300      	str	r3, [sp, #0]
 8009104:	68bb      	ldr	r3, [r7, #8]
 8009106:	2201      	movs	r2, #1
 8009108:	2102      	movs	r1, #2
 800910a:	68f8      	ldr	r0, [r7, #12]
 800910c:	f7ff ff04 	bl	8008f18 <SPI_WaitFlagStateUntilTimeout>
 8009110:	4603      	mov	r3, r0
 8009112:	2b00      	cmp	r3, #0
 8009114:	d007      	beq.n	8009126 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009116:	68fb      	ldr	r3, [r7, #12]
 8009118:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800911a:	f043 0220 	orr.w	r2, r3, #32
 800911e:	68fb      	ldr	r3, [r7, #12]
 8009120:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8009122:	2303      	movs	r3, #3
 8009124:	e032      	b.n	800918c <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8009126:	4b1b      	ldr	r3, [pc, #108]	@ (8009194 <SPI_EndRxTxTransaction+0xa0>)
 8009128:	681b      	ldr	r3, [r3, #0]
 800912a:	4a1b      	ldr	r2, [pc, #108]	@ (8009198 <SPI_EndRxTxTransaction+0xa4>)
 800912c:	fba2 2303 	umull	r2, r3, r2, r3
 8009130:	0d5b      	lsrs	r3, r3, #21
 8009132:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8009136:	fb02 f303 	mul.w	r3, r2, r3
 800913a:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800913c:	68fb      	ldr	r3, [r7, #12]
 800913e:	685b      	ldr	r3, [r3, #4]
 8009140:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009144:	d112      	bne.n	800916c <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	9300      	str	r3, [sp, #0]
 800914a:	68bb      	ldr	r3, [r7, #8]
 800914c:	2200      	movs	r2, #0
 800914e:	2180      	movs	r1, #128	@ 0x80
 8009150:	68f8      	ldr	r0, [r7, #12]
 8009152:	f7ff fee1 	bl	8008f18 <SPI_WaitFlagStateUntilTimeout>
 8009156:	4603      	mov	r3, r0
 8009158:	2b00      	cmp	r3, #0
 800915a:	d016      	beq.n	800918a <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800915c:	68fb      	ldr	r3, [r7, #12]
 800915e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009160:	f043 0220 	orr.w	r2, r3, #32
 8009164:	68fb      	ldr	r3, [r7, #12]
 8009166:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8009168:	2303      	movs	r3, #3
 800916a:	e00f      	b.n	800918c <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800916c:	697b      	ldr	r3, [r7, #20]
 800916e:	2b00      	cmp	r3, #0
 8009170:	d00a      	beq.n	8009188 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8009172:	697b      	ldr	r3, [r7, #20]
 8009174:	3b01      	subs	r3, #1
 8009176:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8009178:	68fb      	ldr	r3, [r7, #12]
 800917a:	681b      	ldr	r3, [r3, #0]
 800917c:	689b      	ldr	r3, [r3, #8]
 800917e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009182:	2b80      	cmp	r3, #128	@ 0x80
 8009184:	d0f2      	beq.n	800916c <SPI_EndRxTxTransaction+0x78>
 8009186:	e000      	b.n	800918a <SPI_EndRxTxTransaction+0x96>
        break;
 8009188:	bf00      	nop
  }

  return HAL_OK;
 800918a:	2300      	movs	r3, #0
}
 800918c:	4618      	mov	r0, r3
 800918e:	3718      	adds	r7, #24
 8009190:	46bd      	mov	sp, r7
 8009192:	bd80      	pop	{r7, pc}
 8009194:	20000004 	.word	0x20000004
 8009198:	165e9f81 	.word	0x165e9f81

0800919c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800919c:	b580      	push	{r7, lr}
 800919e:	b082      	sub	sp, #8
 80091a0:	af00      	add	r7, sp, #0
 80091a2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	2b00      	cmp	r3, #0
 80091a8:	d101      	bne.n	80091ae <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80091aa:	2301      	movs	r3, #1
 80091ac:	e041      	b.n	8009232 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80091b4:	b2db      	uxtb	r3, r3
 80091b6:	2b00      	cmp	r3, #0
 80091b8:	d106      	bne.n	80091c8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	2200      	movs	r2, #0
 80091be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80091c2:	6878      	ldr	r0, [r7, #4]
 80091c4:	f7fc fde8 	bl	8005d98 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	2202      	movs	r2, #2
 80091cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	681a      	ldr	r2, [r3, #0]
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	3304      	adds	r3, #4
 80091d8:	4619      	mov	r1, r3
 80091da:	4610      	mov	r0, r2
 80091dc:	f000 f9a0 	bl	8009520 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	2201      	movs	r2, #1
 80091e4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	2201      	movs	r2, #1
 80091ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	2201      	movs	r2, #1
 80091f4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	2201      	movs	r2, #1
 80091fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	2201      	movs	r2, #1
 8009204:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	2201      	movs	r2, #1
 800920c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	2201      	movs	r2, #1
 8009214:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	2201      	movs	r2, #1
 800921c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	2201      	movs	r2, #1
 8009224:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	2201      	movs	r2, #1
 800922c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009230:	2300      	movs	r3, #0
}
 8009232:	4618      	mov	r0, r3
 8009234:	3708      	adds	r7, #8
 8009236:	46bd      	mov	sp, r7
 8009238:	bd80      	pop	{r7, pc}
	...

0800923c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800923c:	b580      	push	{r7, lr}
 800923e:	b084      	sub	sp, #16
 8009240:	af00      	add	r7, sp, #0
 8009242:	6078      	str	r0, [r7, #4]
 8009244:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8009246:	683b      	ldr	r3, [r7, #0]
 8009248:	2b00      	cmp	r3, #0
 800924a:	d109      	bne.n	8009260 <HAL_TIM_PWM_Start+0x24>
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8009252:	b2db      	uxtb	r3, r3
 8009254:	2b01      	cmp	r3, #1
 8009256:	bf14      	ite	ne
 8009258:	2301      	movne	r3, #1
 800925a:	2300      	moveq	r3, #0
 800925c:	b2db      	uxtb	r3, r3
 800925e:	e022      	b.n	80092a6 <HAL_TIM_PWM_Start+0x6a>
 8009260:	683b      	ldr	r3, [r7, #0]
 8009262:	2b04      	cmp	r3, #4
 8009264:	d109      	bne.n	800927a <HAL_TIM_PWM_Start+0x3e>
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800926c:	b2db      	uxtb	r3, r3
 800926e:	2b01      	cmp	r3, #1
 8009270:	bf14      	ite	ne
 8009272:	2301      	movne	r3, #1
 8009274:	2300      	moveq	r3, #0
 8009276:	b2db      	uxtb	r3, r3
 8009278:	e015      	b.n	80092a6 <HAL_TIM_PWM_Start+0x6a>
 800927a:	683b      	ldr	r3, [r7, #0]
 800927c:	2b08      	cmp	r3, #8
 800927e:	d109      	bne.n	8009294 <HAL_TIM_PWM_Start+0x58>
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009286:	b2db      	uxtb	r3, r3
 8009288:	2b01      	cmp	r3, #1
 800928a:	bf14      	ite	ne
 800928c:	2301      	movne	r3, #1
 800928e:	2300      	moveq	r3, #0
 8009290:	b2db      	uxtb	r3, r3
 8009292:	e008      	b.n	80092a6 <HAL_TIM_PWM_Start+0x6a>
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800929a:	b2db      	uxtb	r3, r3
 800929c:	2b01      	cmp	r3, #1
 800929e:	bf14      	ite	ne
 80092a0:	2301      	movne	r3, #1
 80092a2:	2300      	moveq	r3, #0
 80092a4:	b2db      	uxtb	r3, r3
 80092a6:	2b00      	cmp	r3, #0
 80092a8:	d001      	beq.n	80092ae <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80092aa:	2301      	movs	r3, #1
 80092ac:	e068      	b.n	8009380 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80092ae:	683b      	ldr	r3, [r7, #0]
 80092b0:	2b00      	cmp	r3, #0
 80092b2:	d104      	bne.n	80092be <HAL_TIM_PWM_Start+0x82>
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	2202      	movs	r2, #2
 80092b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80092bc:	e013      	b.n	80092e6 <HAL_TIM_PWM_Start+0xaa>
 80092be:	683b      	ldr	r3, [r7, #0]
 80092c0:	2b04      	cmp	r3, #4
 80092c2:	d104      	bne.n	80092ce <HAL_TIM_PWM_Start+0x92>
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	2202      	movs	r2, #2
 80092c8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80092cc:	e00b      	b.n	80092e6 <HAL_TIM_PWM_Start+0xaa>
 80092ce:	683b      	ldr	r3, [r7, #0]
 80092d0:	2b08      	cmp	r3, #8
 80092d2:	d104      	bne.n	80092de <HAL_TIM_PWM_Start+0xa2>
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	2202      	movs	r2, #2
 80092d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80092dc:	e003      	b.n	80092e6 <HAL_TIM_PWM_Start+0xaa>
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	2202      	movs	r2, #2
 80092e2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	681b      	ldr	r3, [r3, #0]
 80092ea:	2201      	movs	r2, #1
 80092ec:	6839      	ldr	r1, [r7, #0]
 80092ee:	4618      	mov	r0, r3
 80092f0:	f000 fb28 	bl	8009944 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	681b      	ldr	r3, [r3, #0]
 80092f8:	4a23      	ldr	r2, [pc, #140]	@ (8009388 <HAL_TIM_PWM_Start+0x14c>)
 80092fa:	4293      	cmp	r3, r2
 80092fc:	d107      	bne.n	800930e <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	681b      	ldr	r3, [r3, #0]
 8009302:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	681b      	ldr	r3, [r3, #0]
 8009308:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800930c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	681b      	ldr	r3, [r3, #0]
 8009312:	4a1d      	ldr	r2, [pc, #116]	@ (8009388 <HAL_TIM_PWM_Start+0x14c>)
 8009314:	4293      	cmp	r3, r2
 8009316:	d018      	beq.n	800934a <HAL_TIM_PWM_Start+0x10e>
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	681b      	ldr	r3, [r3, #0]
 800931c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009320:	d013      	beq.n	800934a <HAL_TIM_PWM_Start+0x10e>
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	681b      	ldr	r3, [r3, #0]
 8009326:	4a19      	ldr	r2, [pc, #100]	@ (800938c <HAL_TIM_PWM_Start+0x150>)
 8009328:	4293      	cmp	r3, r2
 800932a:	d00e      	beq.n	800934a <HAL_TIM_PWM_Start+0x10e>
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	681b      	ldr	r3, [r3, #0]
 8009330:	4a17      	ldr	r2, [pc, #92]	@ (8009390 <HAL_TIM_PWM_Start+0x154>)
 8009332:	4293      	cmp	r3, r2
 8009334:	d009      	beq.n	800934a <HAL_TIM_PWM_Start+0x10e>
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	681b      	ldr	r3, [r3, #0]
 800933a:	4a16      	ldr	r2, [pc, #88]	@ (8009394 <HAL_TIM_PWM_Start+0x158>)
 800933c:	4293      	cmp	r3, r2
 800933e:	d004      	beq.n	800934a <HAL_TIM_PWM_Start+0x10e>
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	681b      	ldr	r3, [r3, #0]
 8009344:	4a14      	ldr	r2, [pc, #80]	@ (8009398 <HAL_TIM_PWM_Start+0x15c>)
 8009346:	4293      	cmp	r3, r2
 8009348:	d111      	bne.n	800936e <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	681b      	ldr	r3, [r3, #0]
 800934e:	689b      	ldr	r3, [r3, #8]
 8009350:	f003 0307 	and.w	r3, r3, #7
 8009354:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009356:	68fb      	ldr	r3, [r7, #12]
 8009358:	2b06      	cmp	r3, #6
 800935a:	d010      	beq.n	800937e <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	681b      	ldr	r3, [r3, #0]
 8009360:	681a      	ldr	r2, [r3, #0]
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	681b      	ldr	r3, [r3, #0]
 8009366:	f042 0201 	orr.w	r2, r2, #1
 800936a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800936c:	e007      	b.n	800937e <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	681b      	ldr	r3, [r3, #0]
 8009372:	681a      	ldr	r2, [r3, #0]
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	681b      	ldr	r3, [r3, #0]
 8009378:	f042 0201 	orr.w	r2, r2, #1
 800937c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800937e:	2300      	movs	r3, #0
}
 8009380:	4618      	mov	r0, r3
 8009382:	3710      	adds	r7, #16
 8009384:	46bd      	mov	sp, r7
 8009386:	bd80      	pop	{r7, pc}
 8009388:	40010000 	.word	0x40010000
 800938c:	40000400 	.word	0x40000400
 8009390:	40000800 	.word	0x40000800
 8009394:	40000c00 	.word	0x40000c00
 8009398:	40014000 	.word	0x40014000

0800939c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800939c:	b580      	push	{r7, lr}
 800939e:	b086      	sub	sp, #24
 80093a0:	af00      	add	r7, sp, #0
 80093a2:	60f8      	str	r0, [r7, #12]
 80093a4:	60b9      	str	r1, [r7, #8]
 80093a6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80093a8:	2300      	movs	r3, #0
 80093aa:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80093ac:	68fb      	ldr	r3, [r7, #12]
 80093ae:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80093b2:	2b01      	cmp	r3, #1
 80093b4:	d101      	bne.n	80093ba <HAL_TIM_PWM_ConfigChannel+0x1e>
 80093b6:	2302      	movs	r3, #2
 80093b8:	e0ae      	b.n	8009518 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80093ba:	68fb      	ldr	r3, [r7, #12]
 80093bc:	2201      	movs	r2, #1
 80093be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	2b0c      	cmp	r3, #12
 80093c6:	f200 809f 	bhi.w	8009508 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80093ca:	a201      	add	r2, pc, #4	@ (adr r2, 80093d0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80093cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80093d0:	08009405 	.word	0x08009405
 80093d4:	08009509 	.word	0x08009509
 80093d8:	08009509 	.word	0x08009509
 80093dc:	08009509 	.word	0x08009509
 80093e0:	08009445 	.word	0x08009445
 80093e4:	08009509 	.word	0x08009509
 80093e8:	08009509 	.word	0x08009509
 80093ec:	08009509 	.word	0x08009509
 80093f0:	08009487 	.word	0x08009487
 80093f4:	08009509 	.word	0x08009509
 80093f8:	08009509 	.word	0x08009509
 80093fc:	08009509 	.word	0x08009509
 8009400:	080094c7 	.word	0x080094c7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009404:	68fb      	ldr	r3, [r7, #12]
 8009406:	681b      	ldr	r3, [r3, #0]
 8009408:	68b9      	ldr	r1, [r7, #8]
 800940a:	4618      	mov	r0, r3
 800940c:	f000 f90e 	bl	800962c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8009410:	68fb      	ldr	r3, [r7, #12]
 8009412:	681b      	ldr	r3, [r3, #0]
 8009414:	699a      	ldr	r2, [r3, #24]
 8009416:	68fb      	ldr	r3, [r7, #12]
 8009418:	681b      	ldr	r3, [r3, #0]
 800941a:	f042 0208 	orr.w	r2, r2, #8
 800941e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8009420:	68fb      	ldr	r3, [r7, #12]
 8009422:	681b      	ldr	r3, [r3, #0]
 8009424:	699a      	ldr	r2, [r3, #24]
 8009426:	68fb      	ldr	r3, [r7, #12]
 8009428:	681b      	ldr	r3, [r3, #0]
 800942a:	f022 0204 	bic.w	r2, r2, #4
 800942e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009430:	68fb      	ldr	r3, [r7, #12]
 8009432:	681b      	ldr	r3, [r3, #0]
 8009434:	6999      	ldr	r1, [r3, #24]
 8009436:	68bb      	ldr	r3, [r7, #8]
 8009438:	691a      	ldr	r2, [r3, #16]
 800943a:	68fb      	ldr	r3, [r7, #12]
 800943c:	681b      	ldr	r3, [r3, #0]
 800943e:	430a      	orrs	r2, r1
 8009440:	619a      	str	r2, [r3, #24]
      break;
 8009442:	e064      	b.n	800950e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009444:	68fb      	ldr	r3, [r7, #12]
 8009446:	681b      	ldr	r3, [r3, #0]
 8009448:	68b9      	ldr	r1, [r7, #8]
 800944a:	4618      	mov	r0, r3
 800944c:	f000 f954 	bl	80096f8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8009450:	68fb      	ldr	r3, [r7, #12]
 8009452:	681b      	ldr	r3, [r3, #0]
 8009454:	699a      	ldr	r2, [r3, #24]
 8009456:	68fb      	ldr	r3, [r7, #12]
 8009458:	681b      	ldr	r3, [r3, #0]
 800945a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800945e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8009460:	68fb      	ldr	r3, [r7, #12]
 8009462:	681b      	ldr	r3, [r3, #0]
 8009464:	699a      	ldr	r2, [r3, #24]
 8009466:	68fb      	ldr	r3, [r7, #12]
 8009468:	681b      	ldr	r3, [r3, #0]
 800946a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800946e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8009470:	68fb      	ldr	r3, [r7, #12]
 8009472:	681b      	ldr	r3, [r3, #0]
 8009474:	6999      	ldr	r1, [r3, #24]
 8009476:	68bb      	ldr	r3, [r7, #8]
 8009478:	691b      	ldr	r3, [r3, #16]
 800947a:	021a      	lsls	r2, r3, #8
 800947c:	68fb      	ldr	r3, [r7, #12]
 800947e:	681b      	ldr	r3, [r3, #0]
 8009480:	430a      	orrs	r2, r1
 8009482:	619a      	str	r2, [r3, #24]
      break;
 8009484:	e043      	b.n	800950e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8009486:	68fb      	ldr	r3, [r7, #12]
 8009488:	681b      	ldr	r3, [r3, #0]
 800948a:	68b9      	ldr	r1, [r7, #8]
 800948c:	4618      	mov	r0, r3
 800948e:	f000 f99f 	bl	80097d0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8009492:	68fb      	ldr	r3, [r7, #12]
 8009494:	681b      	ldr	r3, [r3, #0]
 8009496:	69da      	ldr	r2, [r3, #28]
 8009498:	68fb      	ldr	r3, [r7, #12]
 800949a:	681b      	ldr	r3, [r3, #0]
 800949c:	f042 0208 	orr.w	r2, r2, #8
 80094a0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80094a2:	68fb      	ldr	r3, [r7, #12]
 80094a4:	681b      	ldr	r3, [r3, #0]
 80094a6:	69da      	ldr	r2, [r3, #28]
 80094a8:	68fb      	ldr	r3, [r7, #12]
 80094aa:	681b      	ldr	r3, [r3, #0]
 80094ac:	f022 0204 	bic.w	r2, r2, #4
 80094b0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80094b2:	68fb      	ldr	r3, [r7, #12]
 80094b4:	681b      	ldr	r3, [r3, #0]
 80094b6:	69d9      	ldr	r1, [r3, #28]
 80094b8:	68bb      	ldr	r3, [r7, #8]
 80094ba:	691a      	ldr	r2, [r3, #16]
 80094bc:	68fb      	ldr	r3, [r7, #12]
 80094be:	681b      	ldr	r3, [r3, #0]
 80094c0:	430a      	orrs	r2, r1
 80094c2:	61da      	str	r2, [r3, #28]
      break;
 80094c4:	e023      	b.n	800950e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80094c6:	68fb      	ldr	r3, [r7, #12]
 80094c8:	681b      	ldr	r3, [r3, #0]
 80094ca:	68b9      	ldr	r1, [r7, #8]
 80094cc:	4618      	mov	r0, r3
 80094ce:	f000 f9e9 	bl	80098a4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80094d2:	68fb      	ldr	r3, [r7, #12]
 80094d4:	681b      	ldr	r3, [r3, #0]
 80094d6:	69da      	ldr	r2, [r3, #28]
 80094d8:	68fb      	ldr	r3, [r7, #12]
 80094da:	681b      	ldr	r3, [r3, #0]
 80094dc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80094e0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80094e2:	68fb      	ldr	r3, [r7, #12]
 80094e4:	681b      	ldr	r3, [r3, #0]
 80094e6:	69da      	ldr	r2, [r3, #28]
 80094e8:	68fb      	ldr	r3, [r7, #12]
 80094ea:	681b      	ldr	r3, [r3, #0]
 80094ec:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80094f0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80094f2:	68fb      	ldr	r3, [r7, #12]
 80094f4:	681b      	ldr	r3, [r3, #0]
 80094f6:	69d9      	ldr	r1, [r3, #28]
 80094f8:	68bb      	ldr	r3, [r7, #8]
 80094fa:	691b      	ldr	r3, [r3, #16]
 80094fc:	021a      	lsls	r2, r3, #8
 80094fe:	68fb      	ldr	r3, [r7, #12]
 8009500:	681b      	ldr	r3, [r3, #0]
 8009502:	430a      	orrs	r2, r1
 8009504:	61da      	str	r2, [r3, #28]
      break;
 8009506:	e002      	b.n	800950e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8009508:	2301      	movs	r3, #1
 800950a:	75fb      	strb	r3, [r7, #23]
      break;
 800950c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800950e:	68fb      	ldr	r3, [r7, #12]
 8009510:	2200      	movs	r2, #0
 8009512:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8009516:	7dfb      	ldrb	r3, [r7, #23]
}
 8009518:	4618      	mov	r0, r3
 800951a:	3718      	adds	r7, #24
 800951c:	46bd      	mov	sp, r7
 800951e:	bd80      	pop	{r7, pc}

08009520 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8009520:	b480      	push	{r7}
 8009522:	b085      	sub	sp, #20
 8009524:	af00      	add	r7, sp, #0
 8009526:	6078      	str	r0, [r7, #4]
 8009528:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	681b      	ldr	r3, [r3, #0]
 800952e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	4a37      	ldr	r2, [pc, #220]	@ (8009610 <TIM_Base_SetConfig+0xf0>)
 8009534:	4293      	cmp	r3, r2
 8009536:	d00f      	beq.n	8009558 <TIM_Base_SetConfig+0x38>
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800953e:	d00b      	beq.n	8009558 <TIM_Base_SetConfig+0x38>
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	4a34      	ldr	r2, [pc, #208]	@ (8009614 <TIM_Base_SetConfig+0xf4>)
 8009544:	4293      	cmp	r3, r2
 8009546:	d007      	beq.n	8009558 <TIM_Base_SetConfig+0x38>
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	4a33      	ldr	r2, [pc, #204]	@ (8009618 <TIM_Base_SetConfig+0xf8>)
 800954c:	4293      	cmp	r3, r2
 800954e:	d003      	beq.n	8009558 <TIM_Base_SetConfig+0x38>
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	4a32      	ldr	r2, [pc, #200]	@ (800961c <TIM_Base_SetConfig+0xfc>)
 8009554:	4293      	cmp	r3, r2
 8009556:	d108      	bne.n	800956a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009558:	68fb      	ldr	r3, [r7, #12]
 800955a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800955e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009560:	683b      	ldr	r3, [r7, #0]
 8009562:	685b      	ldr	r3, [r3, #4]
 8009564:	68fa      	ldr	r2, [r7, #12]
 8009566:	4313      	orrs	r3, r2
 8009568:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	4a28      	ldr	r2, [pc, #160]	@ (8009610 <TIM_Base_SetConfig+0xf0>)
 800956e:	4293      	cmp	r3, r2
 8009570:	d01b      	beq.n	80095aa <TIM_Base_SetConfig+0x8a>
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009578:	d017      	beq.n	80095aa <TIM_Base_SetConfig+0x8a>
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	4a25      	ldr	r2, [pc, #148]	@ (8009614 <TIM_Base_SetConfig+0xf4>)
 800957e:	4293      	cmp	r3, r2
 8009580:	d013      	beq.n	80095aa <TIM_Base_SetConfig+0x8a>
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	4a24      	ldr	r2, [pc, #144]	@ (8009618 <TIM_Base_SetConfig+0xf8>)
 8009586:	4293      	cmp	r3, r2
 8009588:	d00f      	beq.n	80095aa <TIM_Base_SetConfig+0x8a>
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	4a23      	ldr	r2, [pc, #140]	@ (800961c <TIM_Base_SetConfig+0xfc>)
 800958e:	4293      	cmp	r3, r2
 8009590:	d00b      	beq.n	80095aa <TIM_Base_SetConfig+0x8a>
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	4a22      	ldr	r2, [pc, #136]	@ (8009620 <TIM_Base_SetConfig+0x100>)
 8009596:	4293      	cmp	r3, r2
 8009598:	d007      	beq.n	80095aa <TIM_Base_SetConfig+0x8a>
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	4a21      	ldr	r2, [pc, #132]	@ (8009624 <TIM_Base_SetConfig+0x104>)
 800959e:	4293      	cmp	r3, r2
 80095a0:	d003      	beq.n	80095aa <TIM_Base_SetConfig+0x8a>
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	4a20      	ldr	r2, [pc, #128]	@ (8009628 <TIM_Base_SetConfig+0x108>)
 80095a6:	4293      	cmp	r3, r2
 80095a8:	d108      	bne.n	80095bc <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80095aa:	68fb      	ldr	r3, [r7, #12]
 80095ac:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80095b0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80095b2:	683b      	ldr	r3, [r7, #0]
 80095b4:	68db      	ldr	r3, [r3, #12]
 80095b6:	68fa      	ldr	r2, [r7, #12]
 80095b8:	4313      	orrs	r3, r2
 80095ba:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80095bc:	68fb      	ldr	r3, [r7, #12]
 80095be:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80095c2:	683b      	ldr	r3, [r7, #0]
 80095c4:	695b      	ldr	r3, [r3, #20]
 80095c6:	4313      	orrs	r3, r2
 80095c8:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80095ca:	683b      	ldr	r3, [r7, #0]
 80095cc:	689a      	ldr	r2, [r3, #8]
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80095d2:	683b      	ldr	r3, [r7, #0]
 80095d4:	681a      	ldr	r2, [r3, #0]
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	4a0c      	ldr	r2, [pc, #48]	@ (8009610 <TIM_Base_SetConfig+0xf0>)
 80095de:	4293      	cmp	r3, r2
 80095e0:	d103      	bne.n	80095ea <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80095e2:	683b      	ldr	r3, [r7, #0]
 80095e4:	691a      	ldr	r2, [r3, #16]
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	681b      	ldr	r3, [r3, #0]
 80095ee:	f043 0204 	orr.w	r2, r3, #4
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	2201      	movs	r2, #1
 80095fa:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	68fa      	ldr	r2, [r7, #12]
 8009600:	601a      	str	r2, [r3, #0]
}
 8009602:	bf00      	nop
 8009604:	3714      	adds	r7, #20
 8009606:	46bd      	mov	sp, r7
 8009608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800960c:	4770      	bx	lr
 800960e:	bf00      	nop
 8009610:	40010000 	.word	0x40010000
 8009614:	40000400 	.word	0x40000400
 8009618:	40000800 	.word	0x40000800
 800961c:	40000c00 	.word	0x40000c00
 8009620:	40014000 	.word	0x40014000
 8009624:	40014400 	.word	0x40014400
 8009628:	40014800 	.word	0x40014800

0800962c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800962c:	b480      	push	{r7}
 800962e:	b087      	sub	sp, #28
 8009630:	af00      	add	r7, sp, #0
 8009632:	6078      	str	r0, [r7, #4]
 8009634:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	6a1b      	ldr	r3, [r3, #32]
 800963a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	6a1b      	ldr	r3, [r3, #32]
 8009640:	f023 0201 	bic.w	r2, r3, #1
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	685b      	ldr	r3, [r3, #4]
 800964c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	699b      	ldr	r3, [r3, #24]
 8009652:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8009654:	68fb      	ldr	r3, [r7, #12]
 8009656:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800965a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800965c:	68fb      	ldr	r3, [r7, #12]
 800965e:	f023 0303 	bic.w	r3, r3, #3
 8009662:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009664:	683b      	ldr	r3, [r7, #0]
 8009666:	681b      	ldr	r3, [r3, #0]
 8009668:	68fa      	ldr	r2, [r7, #12]
 800966a:	4313      	orrs	r3, r2
 800966c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800966e:	697b      	ldr	r3, [r7, #20]
 8009670:	f023 0302 	bic.w	r3, r3, #2
 8009674:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8009676:	683b      	ldr	r3, [r7, #0]
 8009678:	689b      	ldr	r3, [r3, #8]
 800967a:	697a      	ldr	r2, [r7, #20]
 800967c:	4313      	orrs	r3, r2
 800967e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	4a1c      	ldr	r2, [pc, #112]	@ (80096f4 <TIM_OC1_SetConfig+0xc8>)
 8009684:	4293      	cmp	r3, r2
 8009686:	d10c      	bne.n	80096a2 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8009688:	697b      	ldr	r3, [r7, #20]
 800968a:	f023 0308 	bic.w	r3, r3, #8
 800968e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8009690:	683b      	ldr	r3, [r7, #0]
 8009692:	68db      	ldr	r3, [r3, #12]
 8009694:	697a      	ldr	r2, [r7, #20]
 8009696:	4313      	orrs	r3, r2
 8009698:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800969a:	697b      	ldr	r3, [r7, #20]
 800969c:	f023 0304 	bic.w	r3, r3, #4
 80096a0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80096a2:	687b      	ldr	r3, [r7, #4]
 80096a4:	4a13      	ldr	r2, [pc, #76]	@ (80096f4 <TIM_OC1_SetConfig+0xc8>)
 80096a6:	4293      	cmp	r3, r2
 80096a8:	d111      	bne.n	80096ce <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80096aa:	693b      	ldr	r3, [r7, #16]
 80096ac:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80096b0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80096b2:	693b      	ldr	r3, [r7, #16]
 80096b4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80096b8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80096ba:	683b      	ldr	r3, [r7, #0]
 80096bc:	695b      	ldr	r3, [r3, #20]
 80096be:	693a      	ldr	r2, [r7, #16]
 80096c0:	4313      	orrs	r3, r2
 80096c2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80096c4:	683b      	ldr	r3, [r7, #0]
 80096c6:	699b      	ldr	r3, [r3, #24]
 80096c8:	693a      	ldr	r2, [r7, #16]
 80096ca:	4313      	orrs	r3, r2
 80096cc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	693a      	ldr	r2, [r7, #16]
 80096d2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	68fa      	ldr	r2, [r7, #12]
 80096d8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80096da:	683b      	ldr	r3, [r7, #0]
 80096dc:	685a      	ldr	r2, [r3, #4]
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	697a      	ldr	r2, [r7, #20]
 80096e6:	621a      	str	r2, [r3, #32]
}
 80096e8:	bf00      	nop
 80096ea:	371c      	adds	r7, #28
 80096ec:	46bd      	mov	sp, r7
 80096ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096f2:	4770      	bx	lr
 80096f4:	40010000 	.word	0x40010000

080096f8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80096f8:	b480      	push	{r7}
 80096fa:	b087      	sub	sp, #28
 80096fc:	af00      	add	r7, sp, #0
 80096fe:	6078      	str	r0, [r7, #4]
 8009700:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	6a1b      	ldr	r3, [r3, #32]
 8009706:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	6a1b      	ldr	r3, [r3, #32]
 800970c:	f023 0210 	bic.w	r2, r3, #16
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	685b      	ldr	r3, [r3, #4]
 8009718:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	699b      	ldr	r3, [r3, #24]
 800971e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009720:	68fb      	ldr	r3, [r7, #12]
 8009722:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009726:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009728:	68fb      	ldr	r3, [r7, #12]
 800972a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800972e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009730:	683b      	ldr	r3, [r7, #0]
 8009732:	681b      	ldr	r3, [r3, #0]
 8009734:	021b      	lsls	r3, r3, #8
 8009736:	68fa      	ldr	r2, [r7, #12]
 8009738:	4313      	orrs	r3, r2
 800973a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800973c:	697b      	ldr	r3, [r7, #20]
 800973e:	f023 0320 	bic.w	r3, r3, #32
 8009742:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009744:	683b      	ldr	r3, [r7, #0]
 8009746:	689b      	ldr	r3, [r3, #8]
 8009748:	011b      	lsls	r3, r3, #4
 800974a:	697a      	ldr	r2, [r7, #20]
 800974c:	4313      	orrs	r3, r2
 800974e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	4a1e      	ldr	r2, [pc, #120]	@ (80097cc <TIM_OC2_SetConfig+0xd4>)
 8009754:	4293      	cmp	r3, r2
 8009756:	d10d      	bne.n	8009774 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009758:	697b      	ldr	r3, [r7, #20]
 800975a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800975e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8009760:	683b      	ldr	r3, [r7, #0]
 8009762:	68db      	ldr	r3, [r3, #12]
 8009764:	011b      	lsls	r3, r3, #4
 8009766:	697a      	ldr	r2, [r7, #20]
 8009768:	4313      	orrs	r3, r2
 800976a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800976c:	697b      	ldr	r3, [r7, #20]
 800976e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009772:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	4a15      	ldr	r2, [pc, #84]	@ (80097cc <TIM_OC2_SetConfig+0xd4>)
 8009778:	4293      	cmp	r3, r2
 800977a:	d113      	bne.n	80097a4 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800977c:	693b      	ldr	r3, [r7, #16]
 800977e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8009782:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009784:	693b      	ldr	r3, [r7, #16]
 8009786:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800978a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800978c:	683b      	ldr	r3, [r7, #0]
 800978e:	695b      	ldr	r3, [r3, #20]
 8009790:	009b      	lsls	r3, r3, #2
 8009792:	693a      	ldr	r2, [r7, #16]
 8009794:	4313      	orrs	r3, r2
 8009796:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009798:	683b      	ldr	r3, [r7, #0]
 800979a:	699b      	ldr	r3, [r3, #24]
 800979c:	009b      	lsls	r3, r3, #2
 800979e:	693a      	ldr	r2, [r7, #16]
 80097a0:	4313      	orrs	r3, r2
 80097a2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	693a      	ldr	r2, [r7, #16]
 80097a8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	68fa      	ldr	r2, [r7, #12]
 80097ae:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80097b0:	683b      	ldr	r3, [r7, #0]
 80097b2:	685a      	ldr	r2, [r3, #4]
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	697a      	ldr	r2, [r7, #20]
 80097bc:	621a      	str	r2, [r3, #32]
}
 80097be:	bf00      	nop
 80097c0:	371c      	adds	r7, #28
 80097c2:	46bd      	mov	sp, r7
 80097c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097c8:	4770      	bx	lr
 80097ca:	bf00      	nop
 80097cc:	40010000 	.word	0x40010000

080097d0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80097d0:	b480      	push	{r7}
 80097d2:	b087      	sub	sp, #28
 80097d4:	af00      	add	r7, sp, #0
 80097d6:	6078      	str	r0, [r7, #4]
 80097d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	6a1b      	ldr	r3, [r3, #32]
 80097de:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	6a1b      	ldr	r3, [r3, #32]
 80097e4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	685b      	ldr	r3, [r3, #4]
 80097f0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	69db      	ldr	r3, [r3, #28]
 80097f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80097f8:	68fb      	ldr	r3, [r7, #12]
 80097fa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80097fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009800:	68fb      	ldr	r3, [r7, #12]
 8009802:	f023 0303 	bic.w	r3, r3, #3
 8009806:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009808:	683b      	ldr	r3, [r7, #0]
 800980a:	681b      	ldr	r3, [r3, #0]
 800980c:	68fa      	ldr	r2, [r7, #12]
 800980e:	4313      	orrs	r3, r2
 8009810:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8009812:	697b      	ldr	r3, [r7, #20]
 8009814:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8009818:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800981a:	683b      	ldr	r3, [r7, #0]
 800981c:	689b      	ldr	r3, [r3, #8]
 800981e:	021b      	lsls	r3, r3, #8
 8009820:	697a      	ldr	r2, [r7, #20]
 8009822:	4313      	orrs	r3, r2
 8009824:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	4a1d      	ldr	r2, [pc, #116]	@ (80098a0 <TIM_OC3_SetConfig+0xd0>)
 800982a:	4293      	cmp	r3, r2
 800982c:	d10d      	bne.n	800984a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800982e:	697b      	ldr	r3, [r7, #20]
 8009830:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8009834:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8009836:	683b      	ldr	r3, [r7, #0]
 8009838:	68db      	ldr	r3, [r3, #12]
 800983a:	021b      	lsls	r3, r3, #8
 800983c:	697a      	ldr	r2, [r7, #20]
 800983e:	4313      	orrs	r3, r2
 8009840:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8009842:	697b      	ldr	r3, [r7, #20]
 8009844:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8009848:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	4a14      	ldr	r2, [pc, #80]	@ (80098a0 <TIM_OC3_SetConfig+0xd0>)
 800984e:	4293      	cmp	r3, r2
 8009850:	d113      	bne.n	800987a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8009852:	693b      	ldr	r3, [r7, #16]
 8009854:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009858:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800985a:	693b      	ldr	r3, [r7, #16]
 800985c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8009860:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8009862:	683b      	ldr	r3, [r7, #0]
 8009864:	695b      	ldr	r3, [r3, #20]
 8009866:	011b      	lsls	r3, r3, #4
 8009868:	693a      	ldr	r2, [r7, #16]
 800986a:	4313      	orrs	r3, r2
 800986c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800986e:	683b      	ldr	r3, [r7, #0]
 8009870:	699b      	ldr	r3, [r3, #24]
 8009872:	011b      	lsls	r3, r3, #4
 8009874:	693a      	ldr	r2, [r7, #16]
 8009876:	4313      	orrs	r3, r2
 8009878:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	693a      	ldr	r2, [r7, #16]
 800987e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	68fa      	ldr	r2, [r7, #12]
 8009884:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8009886:	683b      	ldr	r3, [r7, #0]
 8009888:	685a      	ldr	r2, [r3, #4]
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	697a      	ldr	r2, [r7, #20]
 8009892:	621a      	str	r2, [r3, #32]
}
 8009894:	bf00      	nop
 8009896:	371c      	adds	r7, #28
 8009898:	46bd      	mov	sp, r7
 800989a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800989e:	4770      	bx	lr
 80098a0:	40010000 	.word	0x40010000

080098a4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80098a4:	b480      	push	{r7}
 80098a6:	b087      	sub	sp, #28
 80098a8:	af00      	add	r7, sp, #0
 80098aa:	6078      	str	r0, [r7, #4]
 80098ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	6a1b      	ldr	r3, [r3, #32]
 80098b2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	6a1b      	ldr	r3, [r3, #32]
 80098b8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	685b      	ldr	r3, [r3, #4]
 80098c4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	69db      	ldr	r3, [r3, #28]
 80098ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80098cc:	68fb      	ldr	r3, [r7, #12]
 80098ce:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80098d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80098d4:	68fb      	ldr	r3, [r7, #12]
 80098d6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80098da:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80098dc:	683b      	ldr	r3, [r7, #0]
 80098de:	681b      	ldr	r3, [r3, #0]
 80098e0:	021b      	lsls	r3, r3, #8
 80098e2:	68fa      	ldr	r2, [r7, #12]
 80098e4:	4313      	orrs	r3, r2
 80098e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80098e8:	693b      	ldr	r3, [r7, #16]
 80098ea:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80098ee:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80098f0:	683b      	ldr	r3, [r7, #0]
 80098f2:	689b      	ldr	r3, [r3, #8]
 80098f4:	031b      	lsls	r3, r3, #12
 80098f6:	693a      	ldr	r2, [r7, #16]
 80098f8:	4313      	orrs	r3, r2
 80098fa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	4a10      	ldr	r2, [pc, #64]	@ (8009940 <TIM_OC4_SetConfig+0x9c>)
 8009900:	4293      	cmp	r3, r2
 8009902:	d109      	bne.n	8009918 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009904:	697b      	ldr	r3, [r7, #20]
 8009906:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800990a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800990c:	683b      	ldr	r3, [r7, #0]
 800990e:	695b      	ldr	r3, [r3, #20]
 8009910:	019b      	lsls	r3, r3, #6
 8009912:	697a      	ldr	r2, [r7, #20]
 8009914:	4313      	orrs	r3, r2
 8009916:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	697a      	ldr	r2, [r7, #20]
 800991c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	68fa      	ldr	r2, [r7, #12]
 8009922:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009924:	683b      	ldr	r3, [r7, #0]
 8009926:	685a      	ldr	r2, [r3, #4]
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	693a      	ldr	r2, [r7, #16]
 8009930:	621a      	str	r2, [r3, #32]
}
 8009932:	bf00      	nop
 8009934:	371c      	adds	r7, #28
 8009936:	46bd      	mov	sp, r7
 8009938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800993c:	4770      	bx	lr
 800993e:	bf00      	nop
 8009940:	40010000 	.word	0x40010000

08009944 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8009944:	b480      	push	{r7}
 8009946:	b087      	sub	sp, #28
 8009948:	af00      	add	r7, sp, #0
 800994a:	60f8      	str	r0, [r7, #12]
 800994c:	60b9      	str	r1, [r7, #8]
 800994e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009950:	68bb      	ldr	r3, [r7, #8]
 8009952:	f003 031f 	and.w	r3, r3, #31
 8009956:	2201      	movs	r2, #1
 8009958:	fa02 f303 	lsl.w	r3, r2, r3
 800995c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800995e:	68fb      	ldr	r3, [r7, #12]
 8009960:	6a1a      	ldr	r2, [r3, #32]
 8009962:	697b      	ldr	r3, [r7, #20]
 8009964:	43db      	mvns	r3, r3
 8009966:	401a      	ands	r2, r3
 8009968:	68fb      	ldr	r3, [r7, #12]
 800996a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800996c:	68fb      	ldr	r3, [r7, #12]
 800996e:	6a1a      	ldr	r2, [r3, #32]
 8009970:	68bb      	ldr	r3, [r7, #8]
 8009972:	f003 031f 	and.w	r3, r3, #31
 8009976:	6879      	ldr	r1, [r7, #4]
 8009978:	fa01 f303 	lsl.w	r3, r1, r3
 800997c:	431a      	orrs	r2, r3
 800997e:	68fb      	ldr	r3, [r7, #12]
 8009980:	621a      	str	r2, [r3, #32]
}
 8009982:	bf00      	nop
 8009984:	371c      	adds	r7, #28
 8009986:	46bd      	mov	sp, r7
 8009988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800998c:	4770      	bx	lr
	...

08009990 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009990:	b480      	push	{r7}
 8009992:	b085      	sub	sp, #20
 8009994:	af00      	add	r7, sp, #0
 8009996:	6078      	str	r0, [r7, #4]
 8009998:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80099a0:	2b01      	cmp	r3, #1
 80099a2:	d101      	bne.n	80099a8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80099a4:	2302      	movs	r3, #2
 80099a6:	e050      	b.n	8009a4a <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	2201      	movs	r2, #1
 80099ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	2202      	movs	r2, #2
 80099b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	681b      	ldr	r3, [r3, #0]
 80099bc:	685b      	ldr	r3, [r3, #4]
 80099be:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	681b      	ldr	r3, [r3, #0]
 80099c4:	689b      	ldr	r3, [r3, #8]
 80099c6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80099c8:	68fb      	ldr	r3, [r7, #12]
 80099ca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80099ce:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80099d0:	683b      	ldr	r3, [r7, #0]
 80099d2:	681b      	ldr	r3, [r3, #0]
 80099d4:	68fa      	ldr	r2, [r7, #12]
 80099d6:	4313      	orrs	r3, r2
 80099d8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	681b      	ldr	r3, [r3, #0]
 80099de:	68fa      	ldr	r2, [r7, #12]
 80099e0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80099e2:	687b      	ldr	r3, [r7, #4]
 80099e4:	681b      	ldr	r3, [r3, #0]
 80099e6:	4a1c      	ldr	r2, [pc, #112]	@ (8009a58 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80099e8:	4293      	cmp	r3, r2
 80099ea:	d018      	beq.n	8009a1e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	681b      	ldr	r3, [r3, #0]
 80099f0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80099f4:	d013      	beq.n	8009a1e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	681b      	ldr	r3, [r3, #0]
 80099fa:	4a18      	ldr	r2, [pc, #96]	@ (8009a5c <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80099fc:	4293      	cmp	r3, r2
 80099fe:	d00e      	beq.n	8009a1e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	681b      	ldr	r3, [r3, #0]
 8009a04:	4a16      	ldr	r2, [pc, #88]	@ (8009a60 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8009a06:	4293      	cmp	r3, r2
 8009a08:	d009      	beq.n	8009a1e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	681b      	ldr	r3, [r3, #0]
 8009a0e:	4a15      	ldr	r2, [pc, #84]	@ (8009a64 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8009a10:	4293      	cmp	r3, r2
 8009a12:	d004      	beq.n	8009a1e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	681b      	ldr	r3, [r3, #0]
 8009a18:	4a13      	ldr	r2, [pc, #76]	@ (8009a68 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8009a1a:	4293      	cmp	r3, r2
 8009a1c:	d10c      	bne.n	8009a38 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009a1e:	68bb      	ldr	r3, [r7, #8]
 8009a20:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009a24:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009a26:	683b      	ldr	r3, [r7, #0]
 8009a28:	685b      	ldr	r3, [r3, #4]
 8009a2a:	68ba      	ldr	r2, [r7, #8]
 8009a2c:	4313      	orrs	r3, r2
 8009a2e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	681b      	ldr	r3, [r3, #0]
 8009a34:	68ba      	ldr	r2, [r7, #8]
 8009a36:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	2201      	movs	r2, #1
 8009a3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	2200      	movs	r2, #0
 8009a44:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8009a48:	2300      	movs	r3, #0
}
 8009a4a:	4618      	mov	r0, r3
 8009a4c:	3714      	adds	r7, #20
 8009a4e:	46bd      	mov	sp, r7
 8009a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a54:	4770      	bx	lr
 8009a56:	bf00      	nop
 8009a58:	40010000 	.word	0x40010000
 8009a5c:	40000400 	.word	0x40000400
 8009a60:	40000800 	.word	0x40000800
 8009a64:	40000c00 	.word	0x40000c00
 8009a68:	40014000 	.word	0x40014000

08009a6c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8009a6c:	b480      	push	{r7}
 8009a6e:	b085      	sub	sp, #20
 8009a70:	af00      	add	r7, sp, #0
 8009a72:	6078      	str	r0, [r7, #4]
 8009a74:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8009a76:	2300      	movs	r3, #0
 8009a78:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8009a7a:	687b      	ldr	r3, [r7, #4]
 8009a7c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009a80:	2b01      	cmp	r3, #1
 8009a82:	d101      	bne.n	8009a88 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8009a84:	2302      	movs	r3, #2
 8009a86:	e03d      	b.n	8009b04 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	2201      	movs	r2, #1
 8009a8c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8009a90:	68fb      	ldr	r3, [r7, #12]
 8009a92:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8009a96:	683b      	ldr	r3, [r7, #0]
 8009a98:	68db      	ldr	r3, [r3, #12]
 8009a9a:	4313      	orrs	r3, r2
 8009a9c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8009a9e:	68fb      	ldr	r3, [r7, #12]
 8009aa0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8009aa4:	683b      	ldr	r3, [r7, #0]
 8009aa6:	689b      	ldr	r3, [r3, #8]
 8009aa8:	4313      	orrs	r3, r2
 8009aaa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8009aac:	68fb      	ldr	r3, [r7, #12]
 8009aae:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8009ab2:	683b      	ldr	r3, [r7, #0]
 8009ab4:	685b      	ldr	r3, [r3, #4]
 8009ab6:	4313      	orrs	r3, r2
 8009ab8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8009aba:	68fb      	ldr	r3, [r7, #12]
 8009abc:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8009ac0:	683b      	ldr	r3, [r7, #0]
 8009ac2:	681b      	ldr	r3, [r3, #0]
 8009ac4:	4313      	orrs	r3, r2
 8009ac6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8009ac8:	68fb      	ldr	r3, [r7, #12]
 8009aca:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8009ace:	683b      	ldr	r3, [r7, #0]
 8009ad0:	691b      	ldr	r3, [r3, #16]
 8009ad2:	4313      	orrs	r3, r2
 8009ad4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8009ad6:	68fb      	ldr	r3, [r7, #12]
 8009ad8:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8009adc:	683b      	ldr	r3, [r7, #0]
 8009ade:	695b      	ldr	r3, [r3, #20]
 8009ae0:	4313      	orrs	r3, r2
 8009ae2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8009ae4:	68fb      	ldr	r3, [r7, #12]
 8009ae6:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8009aea:	683b      	ldr	r3, [r7, #0]
 8009aec:	69db      	ldr	r3, [r3, #28]
 8009aee:	4313      	orrs	r3, r2
 8009af0:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	681b      	ldr	r3, [r3, #0]
 8009af6:	68fa      	ldr	r2, [r7, #12]
 8009af8:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	2200      	movs	r2, #0
 8009afe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8009b02:	2300      	movs	r3, #0
}
 8009b04:	4618      	mov	r0, r3
 8009b06:	3714      	adds	r7, #20
 8009b08:	46bd      	mov	sp, r7
 8009b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b0e:	4770      	bx	lr

08009b10 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009b10:	b580      	push	{r7, lr}
 8009b12:	b082      	sub	sp, #8
 8009b14:	af00      	add	r7, sp, #0
 8009b16:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	2b00      	cmp	r3, #0
 8009b1c:	d101      	bne.n	8009b22 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009b1e:	2301      	movs	r3, #1
 8009b20:	e042      	b.n	8009ba8 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009b28:	b2db      	uxtb	r3, r3
 8009b2a:	2b00      	cmp	r3, #0
 8009b2c:	d106      	bne.n	8009b3c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	2200      	movs	r2, #0
 8009b32:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009b36:	6878      	ldr	r0, [r7, #4]
 8009b38:	f7fc faba 	bl	80060b0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	2224      	movs	r2, #36	@ 0x24
 8009b40:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	681b      	ldr	r3, [r3, #0]
 8009b48:	68da      	ldr	r2, [r3, #12]
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	681b      	ldr	r3, [r3, #0]
 8009b4e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8009b52:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8009b54:	6878      	ldr	r0, [r7, #4]
 8009b56:	f000 fb7b 	bl	800a250 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009b5a:	687b      	ldr	r3, [r7, #4]
 8009b5c:	681b      	ldr	r3, [r3, #0]
 8009b5e:	691a      	ldr	r2, [r3, #16]
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	681b      	ldr	r3, [r3, #0]
 8009b64:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8009b68:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	681b      	ldr	r3, [r3, #0]
 8009b6e:	695a      	ldr	r2, [r3, #20]
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	681b      	ldr	r3, [r3, #0]
 8009b74:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8009b78:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	681b      	ldr	r3, [r3, #0]
 8009b7e:	68da      	ldr	r2, [r3, #12]
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	681b      	ldr	r3, [r3, #0]
 8009b84:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8009b88:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	2200      	movs	r2, #0
 8009b8e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	2220      	movs	r2, #32
 8009b94:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	2220      	movs	r2, #32
 8009b9c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	2200      	movs	r2, #0
 8009ba4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8009ba6:	2300      	movs	r3, #0
}
 8009ba8:	4618      	mov	r0, r3
 8009baa:	3708      	adds	r7, #8
 8009bac:	46bd      	mov	sp, r7
 8009bae:	bd80      	pop	{r7, pc}

08009bb0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009bb0:	b580      	push	{r7, lr}
 8009bb2:	b08a      	sub	sp, #40	@ 0x28
 8009bb4:	af02      	add	r7, sp, #8
 8009bb6:	60f8      	str	r0, [r7, #12]
 8009bb8:	60b9      	str	r1, [r7, #8]
 8009bba:	603b      	str	r3, [r7, #0]
 8009bbc:	4613      	mov	r3, r2
 8009bbe:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8009bc0:	2300      	movs	r3, #0
 8009bc2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009bc4:	68fb      	ldr	r3, [r7, #12]
 8009bc6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009bca:	b2db      	uxtb	r3, r3
 8009bcc:	2b20      	cmp	r3, #32
 8009bce:	d175      	bne.n	8009cbc <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8009bd0:	68bb      	ldr	r3, [r7, #8]
 8009bd2:	2b00      	cmp	r3, #0
 8009bd4:	d002      	beq.n	8009bdc <HAL_UART_Transmit+0x2c>
 8009bd6:	88fb      	ldrh	r3, [r7, #6]
 8009bd8:	2b00      	cmp	r3, #0
 8009bda:	d101      	bne.n	8009be0 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8009bdc:	2301      	movs	r3, #1
 8009bde:	e06e      	b.n	8009cbe <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009be0:	68fb      	ldr	r3, [r7, #12]
 8009be2:	2200      	movs	r2, #0
 8009be4:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009be6:	68fb      	ldr	r3, [r7, #12]
 8009be8:	2221      	movs	r2, #33	@ 0x21
 8009bea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009bee:	f7fc fced 	bl	80065cc <HAL_GetTick>
 8009bf2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8009bf4:	68fb      	ldr	r3, [r7, #12]
 8009bf6:	88fa      	ldrh	r2, [r7, #6]
 8009bf8:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8009bfa:	68fb      	ldr	r3, [r7, #12]
 8009bfc:	88fa      	ldrh	r2, [r7, #6]
 8009bfe:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009c00:	68fb      	ldr	r3, [r7, #12]
 8009c02:	689b      	ldr	r3, [r3, #8]
 8009c04:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009c08:	d108      	bne.n	8009c1c <HAL_UART_Transmit+0x6c>
 8009c0a:	68fb      	ldr	r3, [r7, #12]
 8009c0c:	691b      	ldr	r3, [r3, #16]
 8009c0e:	2b00      	cmp	r3, #0
 8009c10:	d104      	bne.n	8009c1c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8009c12:	2300      	movs	r3, #0
 8009c14:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8009c16:	68bb      	ldr	r3, [r7, #8]
 8009c18:	61bb      	str	r3, [r7, #24]
 8009c1a:	e003      	b.n	8009c24 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8009c1c:	68bb      	ldr	r3, [r7, #8]
 8009c1e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009c20:	2300      	movs	r3, #0
 8009c22:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8009c24:	e02e      	b.n	8009c84 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009c26:	683b      	ldr	r3, [r7, #0]
 8009c28:	9300      	str	r3, [sp, #0]
 8009c2a:	697b      	ldr	r3, [r7, #20]
 8009c2c:	2200      	movs	r2, #0
 8009c2e:	2180      	movs	r1, #128	@ 0x80
 8009c30:	68f8      	ldr	r0, [r7, #12]
 8009c32:	f000 f981 	bl	8009f38 <UART_WaitOnFlagUntilTimeout>
 8009c36:	4603      	mov	r3, r0
 8009c38:	2b00      	cmp	r3, #0
 8009c3a:	d005      	beq.n	8009c48 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8009c3c:	68fb      	ldr	r3, [r7, #12]
 8009c3e:	2220      	movs	r2, #32
 8009c40:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8009c44:	2303      	movs	r3, #3
 8009c46:	e03a      	b.n	8009cbe <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8009c48:	69fb      	ldr	r3, [r7, #28]
 8009c4a:	2b00      	cmp	r3, #0
 8009c4c:	d10b      	bne.n	8009c66 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8009c4e:	69bb      	ldr	r3, [r7, #24]
 8009c50:	881b      	ldrh	r3, [r3, #0]
 8009c52:	461a      	mov	r2, r3
 8009c54:	68fb      	ldr	r3, [r7, #12]
 8009c56:	681b      	ldr	r3, [r3, #0]
 8009c58:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009c5c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8009c5e:	69bb      	ldr	r3, [r7, #24]
 8009c60:	3302      	adds	r3, #2
 8009c62:	61bb      	str	r3, [r7, #24]
 8009c64:	e007      	b.n	8009c76 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8009c66:	69fb      	ldr	r3, [r7, #28]
 8009c68:	781a      	ldrb	r2, [r3, #0]
 8009c6a:	68fb      	ldr	r3, [r7, #12]
 8009c6c:	681b      	ldr	r3, [r3, #0]
 8009c6e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8009c70:	69fb      	ldr	r3, [r7, #28]
 8009c72:	3301      	adds	r3, #1
 8009c74:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8009c76:	68fb      	ldr	r3, [r7, #12]
 8009c78:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8009c7a:	b29b      	uxth	r3, r3
 8009c7c:	3b01      	subs	r3, #1
 8009c7e:	b29a      	uxth	r2, r3
 8009c80:	68fb      	ldr	r3, [r7, #12]
 8009c82:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8009c84:	68fb      	ldr	r3, [r7, #12]
 8009c86:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8009c88:	b29b      	uxth	r3, r3
 8009c8a:	2b00      	cmp	r3, #0
 8009c8c:	d1cb      	bne.n	8009c26 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009c8e:	683b      	ldr	r3, [r7, #0]
 8009c90:	9300      	str	r3, [sp, #0]
 8009c92:	697b      	ldr	r3, [r7, #20]
 8009c94:	2200      	movs	r2, #0
 8009c96:	2140      	movs	r1, #64	@ 0x40
 8009c98:	68f8      	ldr	r0, [r7, #12]
 8009c9a:	f000 f94d 	bl	8009f38 <UART_WaitOnFlagUntilTimeout>
 8009c9e:	4603      	mov	r3, r0
 8009ca0:	2b00      	cmp	r3, #0
 8009ca2:	d005      	beq.n	8009cb0 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8009ca4:	68fb      	ldr	r3, [r7, #12]
 8009ca6:	2220      	movs	r2, #32
 8009ca8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8009cac:	2303      	movs	r3, #3
 8009cae:	e006      	b.n	8009cbe <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009cb0:	68fb      	ldr	r3, [r7, #12]
 8009cb2:	2220      	movs	r2, #32
 8009cb4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8009cb8:	2300      	movs	r3, #0
 8009cba:	e000      	b.n	8009cbe <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8009cbc:	2302      	movs	r3, #2
  }
}
 8009cbe:	4618      	mov	r0, r3
 8009cc0:	3720      	adds	r7, #32
 8009cc2:	46bd      	mov	sp, r7
 8009cc4:	bd80      	pop	{r7, pc}

08009cc6 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009cc6:	b580      	push	{r7, lr}
 8009cc8:	b084      	sub	sp, #16
 8009cca:	af00      	add	r7, sp, #0
 8009ccc:	60f8      	str	r0, [r7, #12]
 8009cce:	60b9      	str	r1, [r7, #8]
 8009cd0:	4613      	mov	r3, r2
 8009cd2:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8009cd4:	68fb      	ldr	r3, [r7, #12]
 8009cd6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009cda:	b2db      	uxtb	r3, r3
 8009cdc:	2b20      	cmp	r3, #32
 8009cde:	d112      	bne.n	8009d06 <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8009ce0:	68bb      	ldr	r3, [r7, #8]
 8009ce2:	2b00      	cmp	r3, #0
 8009ce4:	d002      	beq.n	8009cec <HAL_UART_Receive_DMA+0x26>
 8009ce6:	88fb      	ldrh	r3, [r7, #6]
 8009ce8:	2b00      	cmp	r3, #0
 8009cea:	d101      	bne.n	8009cf0 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8009cec:	2301      	movs	r3, #1
 8009cee:	e00b      	b.n	8009d08 <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009cf0:	68fb      	ldr	r3, [r7, #12]
 8009cf2:	2200      	movs	r2, #0
 8009cf4:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8009cf6:	88fb      	ldrh	r3, [r7, #6]
 8009cf8:	461a      	mov	r2, r3
 8009cfa:	68b9      	ldr	r1, [r7, #8]
 8009cfc:	68f8      	ldr	r0, [r7, #12]
 8009cfe:	f000 f975 	bl	8009fec <UART_Start_Receive_DMA>
 8009d02:	4603      	mov	r3, r0
 8009d04:	e000      	b.n	8009d08 <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 8009d06:	2302      	movs	r3, #2
  }
}
 8009d08:	4618      	mov	r0, r3
 8009d0a:	3710      	adds	r7, #16
 8009d0c:	46bd      	mov	sp, r7
 8009d0e:	bd80      	pop	{r7, pc}

08009d10 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8009d10:	b480      	push	{r7}
 8009d12:	b083      	sub	sp, #12
 8009d14:	af00      	add	r7, sp, #0
 8009d16:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8009d18:	bf00      	nop
 8009d1a:	370c      	adds	r7, #12
 8009d1c:	46bd      	mov	sp, r7
 8009d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d22:	4770      	bx	lr

08009d24 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8009d24:	b480      	push	{r7}
 8009d26:	b083      	sub	sp, #12
 8009d28:	af00      	add	r7, sp, #0
 8009d2a:	6078      	str	r0, [r7, #4]
 8009d2c:	460b      	mov	r3, r1
 8009d2e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8009d30:	bf00      	nop
 8009d32:	370c      	adds	r7, #12
 8009d34:	46bd      	mov	sp, r7
 8009d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d3a:	4770      	bx	lr

08009d3c <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8009d3c:	b580      	push	{r7, lr}
 8009d3e:	b09c      	sub	sp, #112	@ 0x70
 8009d40:	af00      	add	r7, sp, #0
 8009d42:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009d48:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	681b      	ldr	r3, [r3, #0]
 8009d4e:	681b      	ldr	r3, [r3, #0]
 8009d50:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009d54:	2b00      	cmp	r3, #0
 8009d56:	d172      	bne.n	8009e3e <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8009d58:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009d5a:	2200      	movs	r2, #0
 8009d5c:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009d5e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009d60:	681b      	ldr	r3, [r3, #0]
 8009d62:	330c      	adds	r3, #12
 8009d64:	64fb      	str	r3, [r7, #76]	@ 0x4c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d66:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009d68:	e853 3f00 	ldrex	r3, [r3]
 8009d6c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009d6e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009d70:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009d74:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009d76:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009d78:	681b      	ldr	r3, [r3, #0]
 8009d7a:	330c      	adds	r3, #12
 8009d7c:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8009d7e:	65ba      	str	r2, [r7, #88]	@ 0x58
 8009d80:	657b      	str	r3, [r7, #84]	@ 0x54
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d82:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009d84:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009d86:	e841 2300 	strex	r3, r2, [r1]
 8009d8a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009d8c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009d8e:	2b00      	cmp	r3, #0
 8009d90:	d1e5      	bne.n	8009d5e <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009d92:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009d94:	681b      	ldr	r3, [r3, #0]
 8009d96:	3314      	adds	r3, #20
 8009d98:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009d9c:	e853 3f00 	ldrex	r3, [r3]
 8009da0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009da2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009da4:	f023 0301 	bic.w	r3, r3, #1
 8009da8:	667b      	str	r3, [r7, #100]	@ 0x64
 8009daa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009dac:	681b      	ldr	r3, [r3, #0]
 8009dae:	3314      	adds	r3, #20
 8009db0:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8009db2:	647a      	str	r2, [r7, #68]	@ 0x44
 8009db4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009db6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009db8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009dba:	e841 2300 	strex	r3, r2, [r1]
 8009dbe:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009dc0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009dc2:	2b00      	cmp	r3, #0
 8009dc4:	d1e5      	bne.n	8009d92 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009dc6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009dc8:	681b      	ldr	r3, [r3, #0]
 8009dca:	3314      	adds	r3, #20
 8009dcc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009dce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009dd0:	e853 3f00 	ldrex	r3, [r3]
 8009dd4:	623b      	str	r3, [r7, #32]
   return(result);
 8009dd6:	6a3b      	ldr	r3, [r7, #32]
 8009dd8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009ddc:	663b      	str	r3, [r7, #96]	@ 0x60
 8009dde:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009de0:	681b      	ldr	r3, [r3, #0]
 8009de2:	3314      	adds	r3, #20
 8009de4:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8009de6:	633a      	str	r2, [r7, #48]	@ 0x30
 8009de8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009dea:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009dec:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009dee:	e841 2300 	strex	r3, r2, [r1]
 8009df2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009df4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009df6:	2b00      	cmp	r3, #0
 8009df8:	d1e5      	bne.n	8009dc6 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8009dfa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009dfc:	2220      	movs	r2, #32
 8009dfe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009e02:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009e04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009e06:	2b01      	cmp	r3, #1
 8009e08:	d119      	bne.n	8009e3e <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009e0a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009e0c:	681b      	ldr	r3, [r3, #0]
 8009e0e:	330c      	adds	r3, #12
 8009e10:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e12:	693b      	ldr	r3, [r7, #16]
 8009e14:	e853 3f00 	ldrex	r3, [r3]
 8009e18:	60fb      	str	r3, [r7, #12]
   return(result);
 8009e1a:	68fb      	ldr	r3, [r7, #12]
 8009e1c:	f023 0310 	bic.w	r3, r3, #16
 8009e20:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009e22:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009e24:	681b      	ldr	r3, [r3, #0]
 8009e26:	330c      	adds	r3, #12
 8009e28:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8009e2a:	61fa      	str	r2, [r7, #28]
 8009e2c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e2e:	69b9      	ldr	r1, [r7, #24]
 8009e30:	69fa      	ldr	r2, [r7, #28]
 8009e32:	e841 2300 	strex	r3, r2, [r1]
 8009e36:	617b      	str	r3, [r7, #20]
   return(result);
 8009e38:	697b      	ldr	r3, [r7, #20]
 8009e3a:	2b00      	cmp	r3, #0
 8009e3c:	d1e5      	bne.n	8009e0a <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009e3e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009e40:	2200      	movs	r2, #0
 8009e42:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009e44:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009e46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009e48:	2b01      	cmp	r3, #1
 8009e4a:	d106      	bne.n	8009e5a <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009e4c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009e4e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009e50:	4619      	mov	r1, r3
 8009e52:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8009e54:	f7ff ff66 	bl	8009d24 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009e58:	e002      	b.n	8009e60 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8009e5a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8009e5c:	f7f7 f83f 	bl	8000ede <HAL_UART_RxCpltCallback>
}
 8009e60:	bf00      	nop
 8009e62:	3770      	adds	r7, #112	@ 0x70
 8009e64:	46bd      	mov	sp, r7
 8009e66:	bd80      	pop	{r7, pc}

08009e68 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009e68:	b580      	push	{r7, lr}
 8009e6a:	b084      	sub	sp, #16
 8009e6c:	af00      	add	r7, sp, #0
 8009e6e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009e74:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8009e76:	68fb      	ldr	r3, [r7, #12]
 8009e78:	2201      	movs	r2, #1
 8009e7a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009e7c:	68fb      	ldr	r3, [r7, #12]
 8009e7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009e80:	2b01      	cmp	r3, #1
 8009e82:	d108      	bne.n	8009e96 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8009e84:	68fb      	ldr	r3, [r7, #12]
 8009e86:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009e88:	085b      	lsrs	r3, r3, #1
 8009e8a:	b29b      	uxth	r3, r3
 8009e8c:	4619      	mov	r1, r3
 8009e8e:	68f8      	ldr	r0, [r7, #12]
 8009e90:	f7ff ff48 	bl	8009d24 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009e94:	e002      	b.n	8009e9c <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8009e96:	68f8      	ldr	r0, [r7, #12]
 8009e98:	f7ff ff3a 	bl	8009d10 <HAL_UART_RxHalfCpltCallback>
}
 8009e9c:	bf00      	nop
 8009e9e:	3710      	adds	r7, #16
 8009ea0:	46bd      	mov	sp, r7
 8009ea2:	bd80      	pop	{r7, pc}

08009ea4 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8009ea4:	b580      	push	{r7, lr}
 8009ea6:	b084      	sub	sp, #16
 8009ea8:	af00      	add	r7, sp, #0
 8009eaa:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8009eac:	2300      	movs	r3, #0
 8009eae:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009eb4:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8009eb6:	68bb      	ldr	r3, [r7, #8]
 8009eb8:	681b      	ldr	r3, [r3, #0]
 8009eba:	695b      	ldr	r3, [r3, #20]
 8009ebc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009ec0:	2b80      	cmp	r3, #128	@ 0x80
 8009ec2:	bf0c      	ite	eq
 8009ec4:	2301      	moveq	r3, #1
 8009ec6:	2300      	movne	r3, #0
 8009ec8:	b2db      	uxtb	r3, r3
 8009eca:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8009ecc:	68bb      	ldr	r3, [r7, #8]
 8009ece:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009ed2:	b2db      	uxtb	r3, r3
 8009ed4:	2b21      	cmp	r3, #33	@ 0x21
 8009ed6:	d108      	bne.n	8009eea <UART_DMAError+0x46>
 8009ed8:	68fb      	ldr	r3, [r7, #12]
 8009eda:	2b00      	cmp	r3, #0
 8009edc:	d005      	beq.n	8009eea <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8009ede:	68bb      	ldr	r3, [r7, #8]
 8009ee0:	2200      	movs	r2, #0
 8009ee2:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8009ee4:	68b8      	ldr	r0, [r7, #8]
 8009ee6:	f000 f927 	bl	800a138 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8009eea:	68bb      	ldr	r3, [r7, #8]
 8009eec:	681b      	ldr	r3, [r3, #0]
 8009eee:	695b      	ldr	r3, [r3, #20]
 8009ef0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009ef4:	2b40      	cmp	r3, #64	@ 0x40
 8009ef6:	bf0c      	ite	eq
 8009ef8:	2301      	moveq	r3, #1
 8009efa:	2300      	movne	r3, #0
 8009efc:	b2db      	uxtb	r3, r3
 8009efe:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8009f00:	68bb      	ldr	r3, [r7, #8]
 8009f02:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009f06:	b2db      	uxtb	r3, r3
 8009f08:	2b22      	cmp	r3, #34	@ 0x22
 8009f0a:	d108      	bne.n	8009f1e <UART_DMAError+0x7a>
 8009f0c:	68fb      	ldr	r3, [r7, #12]
 8009f0e:	2b00      	cmp	r3, #0
 8009f10:	d005      	beq.n	8009f1e <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8009f12:	68bb      	ldr	r3, [r7, #8]
 8009f14:	2200      	movs	r2, #0
 8009f16:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8009f18:	68b8      	ldr	r0, [r7, #8]
 8009f1a:	f000 f935 	bl	800a188 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8009f1e:	68bb      	ldr	r3, [r7, #8]
 8009f20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009f22:	f043 0210 	orr.w	r2, r3, #16
 8009f26:	68bb      	ldr	r3, [r7, #8]
 8009f28:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009f2a:	68b8      	ldr	r0, [r7, #8]
 8009f2c:	f7f6 ffe5 	bl	8000efa <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009f30:	bf00      	nop
 8009f32:	3710      	adds	r7, #16
 8009f34:	46bd      	mov	sp, r7
 8009f36:	bd80      	pop	{r7, pc}

08009f38 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8009f38:	b580      	push	{r7, lr}
 8009f3a:	b086      	sub	sp, #24
 8009f3c:	af00      	add	r7, sp, #0
 8009f3e:	60f8      	str	r0, [r7, #12]
 8009f40:	60b9      	str	r1, [r7, #8]
 8009f42:	603b      	str	r3, [r7, #0]
 8009f44:	4613      	mov	r3, r2
 8009f46:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009f48:	e03b      	b.n	8009fc2 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009f4a:	6a3b      	ldr	r3, [r7, #32]
 8009f4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009f50:	d037      	beq.n	8009fc2 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009f52:	f7fc fb3b 	bl	80065cc <HAL_GetTick>
 8009f56:	4602      	mov	r2, r0
 8009f58:	683b      	ldr	r3, [r7, #0]
 8009f5a:	1ad3      	subs	r3, r2, r3
 8009f5c:	6a3a      	ldr	r2, [r7, #32]
 8009f5e:	429a      	cmp	r2, r3
 8009f60:	d302      	bcc.n	8009f68 <UART_WaitOnFlagUntilTimeout+0x30>
 8009f62:	6a3b      	ldr	r3, [r7, #32]
 8009f64:	2b00      	cmp	r3, #0
 8009f66:	d101      	bne.n	8009f6c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8009f68:	2303      	movs	r3, #3
 8009f6a:	e03a      	b.n	8009fe2 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009f6c:	68fb      	ldr	r3, [r7, #12]
 8009f6e:	681b      	ldr	r3, [r3, #0]
 8009f70:	68db      	ldr	r3, [r3, #12]
 8009f72:	f003 0304 	and.w	r3, r3, #4
 8009f76:	2b00      	cmp	r3, #0
 8009f78:	d023      	beq.n	8009fc2 <UART_WaitOnFlagUntilTimeout+0x8a>
 8009f7a:	68bb      	ldr	r3, [r7, #8]
 8009f7c:	2b80      	cmp	r3, #128	@ 0x80
 8009f7e:	d020      	beq.n	8009fc2 <UART_WaitOnFlagUntilTimeout+0x8a>
 8009f80:	68bb      	ldr	r3, [r7, #8]
 8009f82:	2b40      	cmp	r3, #64	@ 0x40
 8009f84:	d01d      	beq.n	8009fc2 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8009f86:	68fb      	ldr	r3, [r7, #12]
 8009f88:	681b      	ldr	r3, [r3, #0]
 8009f8a:	681b      	ldr	r3, [r3, #0]
 8009f8c:	f003 0308 	and.w	r3, r3, #8
 8009f90:	2b08      	cmp	r3, #8
 8009f92:	d116      	bne.n	8009fc2 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8009f94:	2300      	movs	r3, #0
 8009f96:	617b      	str	r3, [r7, #20]
 8009f98:	68fb      	ldr	r3, [r7, #12]
 8009f9a:	681b      	ldr	r3, [r3, #0]
 8009f9c:	681b      	ldr	r3, [r3, #0]
 8009f9e:	617b      	str	r3, [r7, #20]
 8009fa0:	68fb      	ldr	r3, [r7, #12]
 8009fa2:	681b      	ldr	r3, [r3, #0]
 8009fa4:	685b      	ldr	r3, [r3, #4]
 8009fa6:	617b      	str	r3, [r7, #20]
 8009fa8:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009faa:	68f8      	ldr	r0, [r7, #12]
 8009fac:	f000 f8ec 	bl	800a188 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8009fb0:	68fb      	ldr	r3, [r7, #12]
 8009fb2:	2208      	movs	r2, #8
 8009fb4:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009fb6:	68fb      	ldr	r3, [r7, #12]
 8009fb8:	2200      	movs	r2, #0
 8009fba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8009fbe:	2301      	movs	r3, #1
 8009fc0:	e00f      	b.n	8009fe2 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009fc2:	68fb      	ldr	r3, [r7, #12]
 8009fc4:	681b      	ldr	r3, [r3, #0]
 8009fc6:	681a      	ldr	r2, [r3, #0]
 8009fc8:	68bb      	ldr	r3, [r7, #8]
 8009fca:	4013      	ands	r3, r2
 8009fcc:	68ba      	ldr	r2, [r7, #8]
 8009fce:	429a      	cmp	r2, r3
 8009fd0:	bf0c      	ite	eq
 8009fd2:	2301      	moveq	r3, #1
 8009fd4:	2300      	movne	r3, #0
 8009fd6:	b2db      	uxtb	r3, r3
 8009fd8:	461a      	mov	r2, r3
 8009fda:	79fb      	ldrb	r3, [r7, #7]
 8009fdc:	429a      	cmp	r2, r3
 8009fde:	d0b4      	beq.n	8009f4a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009fe0:	2300      	movs	r3, #0
}
 8009fe2:	4618      	mov	r0, r3
 8009fe4:	3718      	adds	r7, #24
 8009fe6:	46bd      	mov	sp, r7
 8009fe8:	bd80      	pop	{r7, pc}
	...

08009fec <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009fec:	b580      	push	{r7, lr}
 8009fee:	b098      	sub	sp, #96	@ 0x60
 8009ff0:	af00      	add	r7, sp, #0
 8009ff2:	60f8      	str	r0, [r7, #12]
 8009ff4:	60b9      	str	r1, [r7, #8]
 8009ff6:	4613      	mov	r3, r2
 8009ff8:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8009ffa:	68ba      	ldr	r2, [r7, #8]
 8009ffc:	68fb      	ldr	r3, [r7, #12]
 8009ffe:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800a000:	68fb      	ldr	r3, [r7, #12]
 800a002:	88fa      	ldrh	r2, [r7, #6]
 800a004:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a006:	68fb      	ldr	r3, [r7, #12]
 800a008:	2200      	movs	r2, #0
 800a00a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800a00c:	68fb      	ldr	r3, [r7, #12]
 800a00e:	2222      	movs	r2, #34	@ 0x22
 800a010:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800a014:	68fb      	ldr	r3, [r7, #12]
 800a016:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a018:	4a44      	ldr	r2, [pc, #272]	@ (800a12c <UART_Start_Receive_DMA+0x140>)
 800a01a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800a01c:	68fb      	ldr	r3, [r7, #12]
 800a01e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a020:	4a43      	ldr	r2, [pc, #268]	@ (800a130 <UART_Start_Receive_DMA+0x144>)
 800a022:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 800a024:	68fb      	ldr	r3, [r7, #12]
 800a026:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a028:	4a42      	ldr	r2, [pc, #264]	@ (800a134 <UART_Start_Receive_DMA+0x148>)
 800a02a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 800a02c:	68fb      	ldr	r3, [r7, #12]
 800a02e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a030:	2200      	movs	r2, #0
 800a032:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 800a034:	f107 0308 	add.w	r3, r7, #8
 800a038:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 800a03a:	68fb      	ldr	r3, [r7, #12]
 800a03c:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800a03e:	68fb      	ldr	r3, [r7, #12]
 800a040:	681b      	ldr	r3, [r3, #0]
 800a042:	3304      	adds	r3, #4
 800a044:	4619      	mov	r1, r3
 800a046:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a048:	681a      	ldr	r2, [r3, #0]
 800a04a:	88fb      	ldrh	r3, [r7, #6]
 800a04c:	f7fd f8b4 	bl	80071b8 <HAL_DMA_Start_IT>
 800a050:	4603      	mov	r3, r0
 800a052:	2b00      	cmp	r3, #0
 800a054:	d008      	beq.n	800a068 <UART_Start_Receive_DMA+0x7c>
  {
    /* Set error code to DMA */
    huart->ErrorCode = HAL_UART_ERROR_DMA;
 800a056:	68fb      	ldr	r3, [r7, #12]
 800a058:	2210      	movs	r2, #16
 800a05a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Restore huart->RxState to ready */
    huart->RxState = HAL_UART_STATE_READY;
 800a05c:	68fb      	ldr	r3, [r7, #12]
 800a05e:	2220      	movs	r2, #32
 800a060:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_ERROR;
 800a064:	2301      	movs	r3, #1
 800a066:	e05d      	b.n	800a124 <UART_Start_Receive_DMA+0x138>
  }
  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 800a068:	2300      	movs	r3, #0
 800a06a:	613b      	str	r3, [r7, #16]
 800a06c:	68fb      	ldr	r3, [r7, #12]
 800a06e:	681b      	ldr	r3, [r3, #0]
 800a070:	681b      	ldr	r3, [r3, #0]
 800a072:	613b      	str	r3, [r7, #16]
 800a074:	68fb      	ldr	r3, [r7, #12]
 800a076:	681b      	ldr	r3, [r3, #0]
 800a078:	685b      	ldr	r3, [r3, #4]
 800a07a:	613b      	str	r3, [r7, #16]
 800a07c:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 800a07e:	68fb      	ldr	r3, [r7, #12]
 800a080:	691b      	ldr	r3, [r3, #16]
 800a082:	2b00      	cmp	r3, #0
 800a084:	d019      	beq.n	800a0ba <UART_Start_Receive_DMA+0xce>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a086:	68fb      	ldr	r3, [r7, #12]
 800a088:	681b      	ldr	r3, [r3, #0]
 800a08a:	330c      	adds	r3, #12
 800a08c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a08e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a090:	e853 3f00 	ldrex	r3, [r3]
 800a094:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a096:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a098:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a09c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a09e:	68fb      	ldr	r3, [r7, #12]
 800a0a0:	681b      	ldr	r3, [r3, #0]
 800a0a2:	330c      	adds	r3, #12
 800a0a4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800a0a6:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800a0a8:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a0aa:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800a0ac:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800a0ae:	e841 2300 	strex	r3, r2, [r1]
 800a0b2:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800a0b4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a0b6:	2b00      	cmp	r3, #0
 800a0b8:	d1e5      	bne.n	800a086 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a0ba:	68fb      	ldr	r3, [r7, #12]
 800a0bc:	681b      	ldr	r3, [r3, #0]
 800a0be:	3314      	adds	r3, #20
 800a0c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a0c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a0c4:	e853 3f00 	ldrex	r3, [r3]
 800a0c8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a0ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a0cc:	f043 0301 	orr.w	r3, r3, #1
 800a0d0:	657b      	str	r3, [r7, #84]	@ 0x54
 800a0d2:	68fb      	ldr	r3, [r7, #12]
 800a0d4:	681b      	ldr	r3, [r3, #0]
 800a0d6:	3314      	adds	r3, #20
 800a0d8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800a0da:	63ba      	str	r2, [r7, #56]	@ 0x38
 800a0dc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a0de:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800a0e0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a0e2:	e841 2300 	strex	r3, r2, [r1]
 800a0e6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a0e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0ea:	2b00      	cmp	r3, #0
 800a0ec:	d1e5      	bne.n	800a0ba <UART_Start_Receive_DMA+0xce>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a0ee:	68fb      	ldr	r3, [r7, #12]
 800a0f0:	681b      	ldr	r3, [r3, #0]
 800a0f2:	3314      	adds	r3, #20
 800a0f4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a0f6:	69bb      	ldr	r3, [r7, #24]
 800a0f8:	e853 3f00 	ldrex	r3, [r3]
 800a0fc:	617b      	str	r3, [r7, #20]
   return(result);
 800a0fe:	697b      	ldr	r3, [r7, #20]
 800a100:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a104:	653b      	str	r3, [r7, #80]	@ 0x50
 800a106:	68fb      	ldr	r3, [r7, #12]
 800a108:	681b      	ldr	r3, [r3, #0]
 800a10a:	3314      	adds	r3, #20
 800a10c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800a10e:	627a      	str	r2, [r7, #36]	@ 0x24
 800a110:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a112:	6a39      	ldr	r1, [r7, #32]
 800a114:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a116:	e841 2300 	strex	r3, r2, [r1]
 800a11a:	61fb      	str	r3, [r7, #28]
   return(result);
 800a11c:	69fb      	ldr	r3, [r7, #28]
 800a11e:	2b00      	cmp	r3, #0
 800a120:	d1e5      	bne.n	800a0ee <UART_Start_Receive_DMA+0x102>

  return HAL_OK;
 800a122:	2300      	movs	r3, #0
}
 800a124:	4618      	mov	r0, r3
 800a126:	3760      	adds	r7, #96	@ 0x60
 800a128:	46bd      	mov	sp, r7
 800a12a:	bd80      	pop	{r7, pc}
 800a12c:	08009d3d 	.word	0x08009d3d
 800a130:	08009e69 	.word	0x08009e69
 800a134:	08009ea5 	.word	0x08009ea5

0800a138 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800a138:	b480      	push	{r7}
 800a13a:	b089      	sub	sp, #36	@ 0x24
 800a13c:	af00      	add	r7, sp, #0
 800a13e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800a140:	687b      	ldr	r3, [r7, #4]
 800a142:	681b      	ldr	r3, [r3, #0]
 800a144:	330c      	adds	r3, #12
 800a146:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a148:	68fb      	ldr	r3, [r7, #12]
 800a14a:	e853 3f00 	ldrex	r3, [r3]
 800a14e:	60bb      	str	r3, [r7, #8]
   return(result);
 800a150:	68bb      	ldr	r3, [r7, #8]
 800a152:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800a156:	61fb      	str	r3, [r7, #28]
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	681b      	ldr	r3, [r3, #0]
 800a15c:	330c      	adds	r3, #12
 800a15e:	69fa      	ldr	r2, [r7, #28]
 800a160:	61ba      	str	r2, [r7, #24]
 800a162:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a164:	6979      	ldr	r1, [r7, #20]
 800a166:	69ba      	ldr	r2, [r7, #24]
 800a168:	e841 2300 	strex	r3, r2, [r1]
 800a16c:	613b      	str	r3, [r7, #16]
   return(result);
 800a16e:	693b      	ldr	r3, [r7, #16]
 800a170:	2b00      	cmp	r3, #0
 800a172:	d1e5      	bne.n	800a140 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	2220      	movs	r2, #32
 800a178:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 800a17c:	bf00      	nop
 800a17e:	3724      	adds	r7, #36	@ 0x24
 800a180:	46bd      	mov	sp, r7
 800a182:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a186:	4770      	bx	lr

0800a188 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a188:	b480      	push	{r7}
 800a18a:	b095      	sub	sp, #84	@ 0x54
 800a18c:	af00      	add	r7, sp, #0
 800a18e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a190:	687b      	ldr	r3, [r7, #4]
 800a192:	681b      	ldr	r3, [r3, #0]
 800a194:	330c      	adds	r3, #12
 800a196:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a198:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a19a:	e853 3f00 	ldrex	r3, [r3]
 800a19e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a1a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a1a2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a1a6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	681b      	ldr	r3, [r3, #0]
 800a1ac:	330c      	adds	r3, #12
 800a1ae:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800a1b0:	643a      	str	r2, [r7, #64]	@ 0x40
 800a1b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1b4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a1b6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a1b8:	e841 2300 	strex	r3, r2, [r1]
 800a1bc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a1be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a1c0:	2b00      	cmp	r3, #0
 800a1c2:	d1e5      	bne.n	800a190 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	681b      	ldr	r3, [r3, #0]
 800a1c8:	3314      	adds	r3, #20
 800a1ca:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a1cc:	6a3b      	ldr	r3, [r7, #32]
 800a1ce:	e853 3f00 	ldrex	r3, [r3]
 800a1d2:	61fb      	str	r3, [r7, #28]
   return(result);
 800a1d4:	69fb      	ldr	r3, [r7, #28]
 800a1d6:	f023 0301 	bic.w	r3, r3, #1
 800a1da:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	681b      	ldr	r3, [r3, #0]
 800a1e0:	3314      	adds	r3, #20
 800a1e2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a1e4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a1e6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1e8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a1ea:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a1ec:	e841 2300 	strex	r3, r2, [r1]
 800a1f0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a1f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1f4:	2b00      	cmp	r3, #0
 800a1f6:	d1e5      	bne.n	800a1c4 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a1fc:	2b01      	cmp	r3, #1
 800a1fe:	d119      	bne.n	800a234 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	681b      	ldr	r3, [r3, #0]
 800a204:	330c      	adds	r3, #12
 800a206:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a208:	68fb      	ldr	r3, [r7, #12]
 800a20a:	e853 3f00 	ldrex	r3, [r3]
 800a20e:	60bb      	str	r3, [r7, #8]
   return(result);
 800a210:	68bb      	ldr	r3, [r7, #8]
 800a212:	f023 0310 	bic.w	r3, r3, #16
 800a216:	647b      	str	r3, [r7, #68]	@ 0x44
 800a218:	687b      	ldr	r3, [r7, #4]
 800a21a:	681b      	ldr	r3, [r3, #0]
 800a21c:	330c      	adds	r3, #12
 800a21e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a220:	61ba      	str	r2, [r7, #24]
 800a222:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a224:	6979      	ldr	r1, [r7, #20]
 800a226:	69ba      	ldr	r2, [r7, #24]
 800a228:	e841 2300 	strex	r3, r2, [r1]
 800a22c:	613b      	str	r3, [r7, #16]
   return(result);
 800a22e:	693b      	ldr	r3, [r7, #16]
 800a230:	2b00      	cmp	r3, #0
 800a232:	d1e5      	bne.n	800a200 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	2220      	movs	r2, #32
 800a238:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	2200      	movs	r2, #0
 800a240:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800a242:	bf00      	nop
 800a244:	3754      	adds	r7, #84	@ 0x54
 800a246:	46bd      	mov	sp, r7
 800a248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a24c:	4770      	bx	lr
	...

0800a250 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a250:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a254:	b0c0      	sub	sp, #256	@ 0x100
 800a256:	af00      	add	r7, sp, #0
 800a258:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a25c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a260:	681b      	ldr	r3, [r3, #0]
 800a262:	691b      	ldr	r3, [r3, #16]
 800a264:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800a268:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a26c:	68d9      	ldr	r1, [r3, #12]
 800a26e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a272:	681a      	ldr	r2, [r3, #0]
 800a274:	ea40 0301 	orr.w	r3, r0, r1
 800a278:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800a27a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a27e:	689a      	ldr	r2, [r3, #8]
 800a280:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a284:	691b      	ldr	r3, [r3, #16]
 800a286:	431a      	orrs	r2, r3
 800a288:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a28c:	695b      	ldr	r3, [r3, #20]
 800a28e:	431a      	orrs	r2, r3
 800a290:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a294:	69db      	ldr	r3, [r3, #28]
 800a296:	4313      	orrs	r3, r2
 800a298:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800a29c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a2a0:	681b      	ldr	r3, [r3, #0]
 800a2a2:	68db      	ldr	r3, [r3, #12]
 800a2a4:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800a2a8:	f021 010c 	bic.w	r1, r1, #12
 800a2ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a2b0:	681a      	ldr	r2, [r3, #0]
 800a2b2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800a2b6:	430b      	orrs	r3, r1
 800a2b8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800a2ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a2be:	681b      	ldr	r3, [r3, #0]
 800a2c0:	695b      	ldr	r3, [r3, #20]
 800a2c2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800a2c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a2ca:	6999      	ldr	r1, [r3, #24]
 800a2cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a2d0:	681a      	ldr	r2, [r3, #0]
 800a2d2:	ea40 0301 	orr.w	r3, r0, r1
 800a2d6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800a2d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a2dc:	681a      	ldr	r2, [r3, #0]
 800a2de:	4b8f      	ldr	r3, [pc, #572]	@ (800a51c <UART_SetConfig+0x2cc>)
 800a2e0:	429a      	cmp	r2, r3
 800a2e2:	d005      	beq.n	800a2f0 <UART_SetConfig+0xa0>
 800a2e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a2e8:	681a      	ldr	r2, [r3, #0]
 800a2ea:	4b8d      	ldr	r3, [pc, #564]	@ (800a520 <UART_SetConfig+0x2d0>)
 800a2ec:	429a      	cmp	r2, r3
 800a2ee:	d104      	bne.n	800a2fa <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800a2f0:	f7fe f96e 	bl	80085d0 <HAL_RCC_GetPCLK2Freq>
 800a2f4:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800a2f8:	e003      	b.n	800a302 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800a2fa:	f7fe f955 	bl	80085a8 <HAL_RCC_GetPCLK1Freq>
 800a2fe:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a302:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a306:	69db      	ldr	r3, [r3, #28]
 800a308:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a30c:	f040 810c 	bne.w	800a528 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800a310:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a314:	2200      	movs	r2, #0
 800a316:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800a31a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800a31e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800a322:	4622      	mov	r2, r4
 800a324:	462b      	mov	r3, r5
 800a326:	1891      	adds	r1, r2, r2
 800a328:	65b9      	str	r1, [r7, #88]	@ 0x58
 800a32a:	415b      	adcs	r3, r3
 800a32c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a32e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800a332:	4621      	mov	r1, r4
 800a334:	eb12 0801 	adds.w	r8, r2, r1
 800a338:	4629      	mov	r1, r5
 800a33a:	eb43 0901 	adc.w	r9, r3, r1
 800a33e:	f04f 0200 	mov.w	r2, #0
 800a342:	f04f 0300 	mov.w	r3, #0
 800a346:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800a34a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800a34e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800a352:	4690      	mov	r8, r2
 800a354:	4699      	mov	r9, r3
 800a356:	4623      	mov	r3, r4
 800a358:	eb18 0303 	adds.w	r3, r8, r3
 800a35c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800a360:	462b      	mov	r3, r5
 800a362:	eb49 0303 	adc.w	r3, r9, r3
 800a366:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800a36a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a36e:	685b      	ldr	r3, [r3, #4]
 800a370:	2200      	movs	r2, #0
 800a372:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800a376:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800a37a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800a37e:	460b      	mov	r3, r1
 800a380:	18db      	adds	r3, r3, r3
 800a382:	653b      	str	r3, [r7, #80]	@ 0x50
 800a384:	4613      	mov	r3, r2
 800a386:	eb42 0303 	adc.w	r3, r2, r3
 800a38a:	657b      	str	r3, [r7, #84]	@ 0x54
 800a38c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800a390:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800a394:	f7f6 fbb2 	bl	8000afc <__aeabi_uldivmod>
 800a398:	4602      	mov	r2, r0
 800a39a:	460b      	mov	r3, r1
 800a39c:	4b61      	ldr	r3, [pc, #388]	@ (800a524 <UART_SetConfig+0x2d4>)
 800a39e:	fba3 2302 	umull	r2, r3, r3, r2
 800a3a2:	095b      	lsrs	r3, r3, #5
 800a3a4:	011c      	lsls	r4, r3, #4
 800a3a6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a3aa:	2200      	movs	r2, #0
 800a3ac:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800a3b0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800a3b4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800a3b8:	4642      	mov	r2, r8
 800a3ba:	464b      	mov	r3, r9
 800a3bc:	1891      	adds	r1, r2, r2
 800a3be:	64b9      	str	r1, [r7, #72]	@ 0x48
 800a3c0:	415b      	adcs	r3, r3
 800a3c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a3c4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800a3c8:	4641      	mov	r1, r8
 800a3ca:	eb12 0a01 	adds.w	sl, r2, r1
 800a3ce:	4649      	mov	r1, r9
 800a3d0:	eb43 0b01 	adc.w	fp, r3, r1
 800a3d4:	f04f 0200 	mov.w	r2, #0
 800a3d8:	f04f 0300 	mov.w	r3, #0
 800a3dc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800a3e0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800a3e4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a3e8:	4692      	mov	sl, r2
 800a3ea:	469b      	mov	fp, r3
 800a3ec:	4643      	mov	r3, r8
 800a3ee:	eb1a 0303 	adds.w	r3, sl, r3
 800a3f2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800a3f6:	464b      	mov	r3, r9
 800a3f8:	eb4b 0303 	adc.w	r3, fp, r3
 800a3fc:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800a400:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a404:	685b      	ldr	r3, [r3, #4]
 800a406:	2200      	movs	r2, #0
 800a408:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800a40c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800a410:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800a414:	460b      	mov	r3, r1
 800a416:	18db      	adds	r3, r3, r3
 800a418:	643b      	str	r3, [r7, #64]	@ 0x40
 800a41a:	4613      	mov	r3, r2
 800a41c:	eb42 0303 	adc.w	r3, r2, r3
 800a420:	647b      	str	r3, [r7, #68]	@ 0x44
 800a422:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800a426:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800a42a:	f7f6 fb67 	bl	8000afc <__aeabi_uldivmod>
 800a42e:	4602      	mov	r2, r0
 800a430:	460b      	mov	r3, r1
 800a432:	4611      	mov	r1, r2
 800a434:	4b3b      	ldr	r3, [pc, #236]	@ (800a524 <UART_SetConfig+0x2d4>)
 800a436:	fba3 2301 	umull	r2, r3, r3, r1
 800a43a:	095b      	lsrs	r3, r3, #5
 800a43c:	2264      	movs	r2, #100	@ 0x64
 800a43e:	fb02 f303 	mul.w	r3, r2, r3
 800a442:	1acb      	subs	r3, r1, r3
 800a444:	00db      	lsls	r3, r3, #3
 800a446:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800a44a:	4b36      	ldr	r3, [pc, #216]	@ (800a524 <UART_SetConfig+0x2d4>)
 800a44c:	fba3 2302 	umull	r2, r3, r3, r2
 800a450:	095b      	lsrs	r3, r3, #5
 800a452:	005b      	lsls	r3, r3, #1
 800a454:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800a458:	441c      	add	r4, r3
 800a45a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a45e:	2200      	movs	r2, #0
 800a460:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800a464:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800a468:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800a46c:	4642      	mov	r2, r8
 800a46e:	464b      	mov	r3, r9
 800a470:	1891      	adds	r1, r2, r2
 800a472:	63b9      	str	r1, [r7, #56]	@ 0x38
 800a474:	415b      	adcs	r3, r3
 800a476:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a478:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800a47c:	4641      	mov	r1, r8
 800a47e:	1851      	adds	r1, r2, r1
 800a480:	6339      	str	r1, [r7, #48]	@ 0x30
 800a482:	4649      	mov	r1, r9
 800a484:	414b      	adcs	r3, r1
 800a486:	637b      	str	r3, [r7, #52]	@ 0x34
 800a488:	f04f 0200 	mov.w	r2, #0
 800a48c:	f04f 0300 	mov.w	r3, #0
 800a490:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800a494:	4659      	mov	r1, fp
 800a496:	00cb      	lsls	r3, r1, #3
 800a498:	4651      	mov	r1, sl
 800a49a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a49e:	4651      	mov	r1, sl
 800a4a0:	00ca      	lsls	r2, r1, #3
 800a4a2:	4610      	mov	r0, r2
 800a4a4:	4619      	mov	r1, r3
 800a4a6:	4603      	mov	r3, r0
 800a4a8:	4642      	mov	r2, r8
 800a4aa:	189b      	adds	r3, r3, r2
 800a4ac:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800a4b0:	464b      	mov	r3, r9
 800a4b2:	460a      	mov	r2, r1
 800a4b4:	eb42 0303 	adc.w	r3, r2, r3
 800a4b8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800a4bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a4c0:	685b      	ldr	r3, [r3, #4]
 800a4c2:	2200      	movs	r2, #0
 800a4c4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800a4c8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800a4cc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800a4d0:	460b      	mov	r3, r1
 800a4d2:	18db      	adds	r3, r3, r3
 800a4d4:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a4d6:	4613      	mov	r3, r2
 800a4d8:	eb42 0303 	adc.w	r3, r2, r3
 800a4dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a4de:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800a4e2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800a4e6:	f7f6 fb09 	bl	8000afc <__aeabi_uldivmod>
 800a4ea:	4602      	mov	r2, r0
 800a4ec:	460b      	mov	r3, r1
 800a4ee:	4b0d      	ldr	r3, [pc, #52]	@ (800a524 <UART_SetConfig+0x2d4>)
 800a4f0:	fba3 1302 	umull	r1, r3, r3, r2
 800a4f4:	095b      	lsrs	r3, r3, #5
 800a4f6:	2164      	movs	r1, #100	@ 0x64
 800a4f8:	fb01 f303 	mul.w	r3, r1, r3
 800a4fc:	1ad3      	subs	r3, r2, r3
 800a4fe:	00db      	lsls	r3, r3, #3
 800a500:	3332      	adds	r3, #50	@ 0x32
 800a502:	4a08      	ldr	r2, [pc, #32]	@ (800a524 <UART_SetConfig+0x2d4>)
 800a504:	fba2 2303 	umull	r2, r3, r2, r3
 800a508:	095b      	lsrs	r3, r3, #5
 800a50a:	f003 0207 	and.w	r2, r3, #7
 800a50e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a512:	681b      	ldr	r3, [r3, #0]
 800a514:	4422      	add	r2, r4
 800a516:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800a518:	e106      	b.n	800a728 <UART_SetConfig+0x4d8>
 800a51a:	bf00      	nop
 800a51c:	40011000 	.word	0x40011000
 800a520:	40011400 	.word	0x40011400
 800a524:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800a528:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a52c:	2200      	movs	r2, #0
 800a52e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800a532:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800a536:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800a53a:	4642      	mov	r2, r8
 800a53c:	464b      	mov	r3, r9
 800a53e:	1891      	adds	r1, r2, r2
 800a540:	6239      	str	r1, [r7, #32]
 800a542:	415b      	adcs	r3, r3
 800a544:	627b      	str	r3, [r7, #36]	@ 0x24
 800a546:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800a54a:	4641      	mov	r1, r8
 800a54c:	1854      	adds	r4, r2, r1
 800a54e:	4649      	mov	r1, r9
 800a550:	eb43 0501 	adc.w	r5, r3, r1
 800a554:	f04f 0200 	mov.w	r2, #0
 800a558:	f04f 0300 	mov.w	r3, #0
 800a55c:	00eb      	lsls	r3, r5, #3
 800a55e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800a562:	00e2      	lsls	r2, r4, #3
 800a564:	4614      	mov	r4, r2
 800a566:	461d      	mov	r5, r3
 800a568:	4643      	mov	r3, r8
 800a56a:	18e3      	adds	r3, r4, r3
 800a56c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800a570:	464b      	mov	r3, r9
 800a572:	eb45 0303 	adc.w	r3, r5, r3
 800a576:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800a57a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a57e:	685b      	ldr	r3, [r3, #4]
 800a580:	2200      	movs	r2, #0
 800a582:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800a586:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800a58a:	f04f 0200 	mov.w	r2, #0
 800a58e:	f04f 0300 	mov.w	r3, #0
 800a592:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800a596:	4629      	mov	r1, r5
 800a598:	008b      	lsls	r3, r1, #2
 800a59a:	4621      	mov	r1, r4
 800a59c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a5a0:	4621      	mov	r1, r4
 800a5a2:	008a      	lsls	r2, r1, #2
 800a5a4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800a5a8:	f7f6 faa8 	bl	8000afc <__aeabi_uldivmod>
 800a5ac:	4602      	mov	r2, r0
 800a5ae:	460b      	mov	r3, r1
 800a5b0:	4b60      	ldr	r3, [pc, #384]	@ (800a734 <UART_SetConfig+0x4e4>)
 800a5b2:	fba3 2302 	umull	r2, r3, r3, r2
 800a5b6:	095b      	lsrs	r3, r3, #5
 800a5b8:	011c      	lsls	r4, r3, #4
 800a5ba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a5be:	2200      	movs	r2, #0
 800a5c0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800a5c4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800a5c8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800a5cc:	4642      	mov	r2, r8
 800a5ce:	464b      	mov	r3, r9
 800a5d0:	1891      	adds	r1, r2, r2
 800a5d2:	61b9      	str	r1, [r7, #24]
 800a5d4:	415b      	adcs	r3, r3
 800a5d6:	61fb      	str	r3, [r7, #28]
 800a5d8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800a5dc:	4641      	mov	r1, r8
 800a5de:	1851      	adds	r1, r2, r1
 800a5e0:	6139      	str	r1, [r7, #16]
 800a5e2:	4649      	mov	r1, r9
 800a5e4:	414b      	adcs	r3, r1
 800a5e6:	617b      	str	r3, [r7, #20]
 800a5e8:	f04f 0200 	mov.w	r2, #0
 800a5ec:	f04f 0300 	mov.w	r3, #0
 800a5f0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800a5f4:	4659      	mov	r1, fp
 800a5f6:	00cb      	lsls	r3, r1, #3
 800a5f8:	4651      	mov	r1, sl
 800a5fa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a5fe:	4651      	mov	r1, sl
 800a600:	00ca      	lsls	r2, r1, #3
 800a602:	4610      	mov	r0, r2
 800a604:	4619      	mov	r1, r3
 800a606:	4603      	mov	r3, r0
 800a608:	4642      	mov	r2, r8
 800a60a:	189b      	adds	r3, r3, r2
 800a60c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800a610:	464b      	mov	r3, r9
 800a612:	460a      	mov	r2, r1
 800a614:	eb42 0303 	adc.w	r3, r2, r3
 800a618:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800a61c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a620:	685b      	ldr	r3, [r3, #4]
 800a622:	2200      	movs	r2, #0
 800a624:	67bb      	str	r3, [r7, #120]	@ 0x78
 800a626:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800a628:	f04f 0200 	mov.w	r2, #0
 800a62c:	f04f 0300 	mov.w	r3, #0
 800a630:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800a634:	4649      	mov	r1, r9
 800a636:	008b      	lsls	r3, r1, #2
 800a638:	4641      	mov	r1, r8
 800a63a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a63e:	4641      	mov	r1, r8
 800a640:	008a      	lsls	r2, r1, #2
 800a642:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800a646:	f7f6 fa59 	bl	8000afc <__aeabi_uldivmod>
 800a64a:	4602      	mov	r2, r0
 800a64c:	460b      	mov	r3, r1
 800a64e:	4611      	mov	r1, r2
 800a650:	4b38      	ldr	r3, [pc, #224]	@ (800a734 <UART_SetConfig+0x4e4>)
 800a652:	fba3 2301 	umull	r2, r3, r3, r1
 800a656:	095b      	lsrs	r3, r3, #5
 800a658:	2264      	movs	r2, #100	@ 0x64
 800a65a:	fb02 f303 	mul.w	r3, r2, r3
 800a65e:	1acb      	subs	r3, r1, r3
 800a660:	011b      	lsls	r3, r3, #4
 800a662:	3332      	adds	r3, #50	@ 0x32
 800a664:	4a33      	ldr	r2, [pc, #204]	@ (800a734 <UART_SetConfig+0x4e4>)
 800a666:	fba2 2303 	umull	r2, r3, r2, r3
 800a66a:	095b      	lsrs	r3, r3, #5
 800a66c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800a670:	441c      	add	r4, r3
 800a672:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a676:	2200      	movs	r2, #0
 800a678:	673b      	str	r3, [r7, #112]	@ 0x70
 800a67a:	677a      	str	r2, [r7, #116]	@ 0x74
 800a67c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800a680:	4642      	mov	r2, r8
 800a682:	464b      	mov	r3, r9
 800a684:	1891      	adds	r1, r2, r2
 800a686:	60b9      	str	r1, [r7, #8]
 800a688:	415b      	adcs	r3, r3
 800a68a:	60fb      	str	r3, [r7, #12]
 800a68c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800a690:	4641      	mov	r1, r8
 800a692:	1851      	adds	r1, r2, r1
 800a694:	6039      	str	r1, [r7, #0]
 800a696:	4649      	mov	r1, r9
 800a698:	414b      	adcs	r3, r1
 800a69a:	607b      	str	r3, [r7, #4]
 800a69c:	f04f 0200 	mov.w	r2, #0
 800a6a0:	f04f 0300 	mov.w	r3, #0
 800a6a4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800a6a8:	4659      	mov	r1, fp
 800a6aa:	00cb      	lsls	r3, r1, #3
 800a6ac:	4651      	mov	r1, sl
 800a6ae:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a6b2:	4651      	mov	r1, sl
 800a6b4:	00ca      	lsls	r2, r1, #3
 800a6b6:	4610      	mov	r0, r2
 800a6b8:	4619      	mov	r1, r3
 800a6ba:	4603      	mov	r3, r0
 800a6bc:	4642      	mov	r2, r8
 800a6be:	189b      	adds	r3, r3, r2
 800a6c0:	66bb      	str	r3, [r7, #104]	@ 0x68
 800a6c2:	464b      	mov	r3, r9
 800a6c4:	460a      	mov	r2, r1
 800a6c6:	eb42 0303 	adc.w	r3, r2, r3
 800a6ca:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800a6cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a6d0:	685b      	ldr	r3, [r3, #4]
 800a6d2:	2200      	movs	r2, #0
 800a6d4:	663b      	str	r3, [r7, #96]	@ 0x60
 800a6d6:	667a      	str	r2, [r7, #100]	@ 0x64
 800a6d8:	f04f 0200 	mov.w	r2, #0
 800a6dc:	f04f 0300 	mov.w	r3, #0
 800a6e0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800a6e4:	4649      	mov	r1, r9
 800a6e6:	008b      	lsls	r3, r1, #2
 800a6e8:	4641      	mov	r1, r8
 800a6ea:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a6ee:	4641      	mov	r1, r8
 800a6f0:	008a      	lsls	r2, r1, #2
 800a6f2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800a6f6:	f7f6 fa01 	bl	8000afc <__aeabi_uldivmod>
 800a6fa:	4602      	mov	r2, r0
 800a6fc:	460b      	mov	r3, r1
 800a6fe:	4b0d      	ldr	r3, [pc, #52]	@ (800a734 <UART_SetConfig+0x4e4>)
 800a700:	fba3 1302 	umull	r1, r3, r3, r2
 800a704:	095b      	lsrs	r3, r3, #5
 800a706:	2164      	movs	r1, #100	@ 0x64
 800a708:	fb01 f303 	mul.w	r3, r1, r3
 800a70c:	1ad3      	subs	r3, r2, r3
 800a70e:	011b      	lsls	r3, r3, #4
 800a710:	3332      	adds	r3, #50	@ 0x32
 800a712:	4a08      	ldr	r2, [pc, #32]	@ (800a734 <UART_SetConfig+0x4e4>)
 800a714:	fba2 2303 	umull	r2, r3, r2, r3
 800a718:	095b      	lsrs	r3, r3, #5
 800a71a:	f003 020f 	and.w	r2, r3, #15
 800a71e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a722:	681b      	ldr	r3, [r3, #0]
 800a724:	4422      	add	r2, r4
 800a726:	609a      	str	r2, [r3, #8]
}
 800a728:	bf00      	nop
 800a72a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800a72e:	46bd      	mov	sp, r7
 800a730:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a734:	51eb851f 	.word	0x51eb851f

0800a738 <platform_hal_init>:
#include "platform_hal.h"

void SystemClock_Config(void);

void platform_hal_init(void)
{
 800a738:	b580      	push	{r7, lr}
 800a73a:	af00      	add	r7, sp, #0
	HAL_Init();
 800a73c:	f7fb fee0 	bl	8006500 <HAL_Init>
	SystemClock_Config();
 800a740:	f000 f81a 	bl	800a778 <SystemClock_Config>

	MX_GPIO_Init();
 800a744:	f7fa fe48 	bl	80053d8 <MX_GPIO_Init>
	MX_DMA_Init();
 800a748:	f7fa fde8 	bl	800531c <MX_DMA_Init>
	MX_TIM1_Init();
 800a74c:	f7fb f95c 	bl	8005a08 <MX_TIM1_Init>
	MX_TIM2_Init();
 800a750:	f7fb f9ec 	bl	8005b2c <MX_TIM2_Init>
	MX_SPI2_Init();
 800a754:	f7fa ff6e 	bl	8005634 <MX_SPI2_Init>
	MX_USART1_UART_Init();
 800a758:	f7fb fc2c 	bl	8005fb4 <MX_USART1_UART_Init>
	MX_USART6_UART_Init();
 800a75c:	f7fb fc7e 	bl	800605c <MX_USART6_UART_Init>
	MX_TIM4_Init();
 800a760:	f7fb fab6 	bl	8005cd0 <MX_TIM4_Init>
	MX_TIM3_Init();
 800a764:	f7fb fa3a 	bl	8005bdc <MX_TIM3_Init>
	MX_USART2_UART_Init();
 800a768:	f7fb fc4e 	bl	8006008 <MX_USART2_UART_Init>
	MX_ADC1_Init();
 800a76c:	f7fa fcf0 	bl	8005150 <MX_ADC1_Init>
	MX_I2C1_Init();
 800a770:	f7fa feea 	bl	8005548 <MX_I2C1_Init>

}
 800a774:	bf00      	nop
 800a776:	bd80      	pop	{r7, pc}

0800a778 <SystemClock_Config>:


void SystemClock_Config(void)
{
 800a778:	b580      	push	{r7, lr}
 800a77a:	b094      	sub	sp, #80	@ 0x50
 800a77c:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800a77e:	f107 0320 	add.w	r3, r7, #32
 800a782:	2230      	movs	r2, #48	@ 0x30
 800a784:	2100      	movs	r1, #0
 800a786:	4618      	mov	r0, r3
 800a788:	f000 f999 	bl	800aabe <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800a78c:	f107 030c 	add.w	r3, r7, #12
 800a790:	2200      	movs	r2, #0
 800a792:	601a      	str	r2, [r3, #0]
 800a794:	605a      	str	r2, [r3, #4]
 800a796:	609a      	str	r2, [r3, #8]
 800a798:	60da      	str	r2, [r3, #12]
 800a79a:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 800a79c:	2300      	movs	r3, #0
 800a79e:	60bb      	str	r3, [r7, #8]
 800a7a0:	4b27      	ldr	r3, [pc, #156]	@ (800a840 <SystemClock_Config+0xc8>)
 800a7a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a7a4:	4a26      	ldr	r2, [pc, #152]	@ (800a840 <SystemClock_Config+0xc8>)
 800a7a6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a7aa:	6413      	str	r3, [r2, #64]	@ 0x40
 800a7ac:	4b24      	ldr	r3, [pc, #144]	@ (800a840 <SystemClock_Config+0xc8>)
 800a7ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a7b0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a7b4:	60bb      	str	r3, [r7, #8]
 800a7b6:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800a7b8:	2300      	movs	r3, #0
 800a7ba:	607b      	str	r3, [r7, #4]
 800a7bc:	4b21      	ldr	r3, [pc, #132]	@ (800a844 <SystemClock_Config+0xcc>)
 800a7be:	681b      	ldr	r3, [r3, #0]
 800a7c0:	4a20      	ldr	r2, [pc, #128]	@ (800a844 <SystemClock_Config+0xcc>)
 800a7c2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800a7c6:	6013      	str	r3, [r2, #0]
 800a7c8:	4b1e      	ldr	r3, [pc, #120]	@ (800a844 <SystemClock_Config+0xcc>)
 800a7ca:	681b      	ldr	r3, [r3, #0]
 800a7cc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800a7d0:	607b      	str	r3, [r7, #4]
 800a7d2:	687b      	ldr	r3, [r7, #4]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800a7d4:	2301      	movs	r3, #1
 800a7d6:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800a7d8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800a7dc:	627b      	str	r3, [r7, #36]	@ 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800a7de:	2302      	movs	r3, #2
 800a7e0:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800a7e2:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800a7e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLM = 15;
 800a7e8:	230f      	movs	r3, #15
 800a7ea:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLN = 108;
 800a7ec:	236c      	movs	r3, #108	@ 0x6c
 800a7ee:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800a7f0:	2302      	movs	r3, #2
 800a7f2:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLQ = 4;
 800a7f4:	2304      	movs	r3, #4
 800a7f6:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800a7f8:	f107 0320 	add.w	r3, r7, #32
 800a7fc:	4618      	mov	r0, r3
 800a7fe:	f7fd faa3 	bl	8007d48 <HAL_RCC_OscConfig>
 800a802:	4603      	mov	r3, r0
 800a804:	2b00      	cmp	r3, #0
 800a806:	d001      	beq.n	800a80c <SystemClock_Config+0x94>
	{
		Error_Handler();
 800a808:	f000 f81e 	bl	800a848 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800a80c:	230f      	movs	r3, #15
 800a80e:	60fb      	str	r3, [r7, #12]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800a810:	2302      	movs	r3, #2
 800a812:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800a814:	2300      	movs	r3, #0
 800a816:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800a818:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a81c:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800a81e:	2300      	movs	r3, #0
 800a820:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800a822:	f107 030c 	add.w	r3, r7, #12
 800a826:	2102      	movs	r1, #2
 800a828:	4618      	mov	r0, r3
 800a82a:	f7fd fd05 	bl	8008238 <HAL_RCC_ClockConfig>
 800a82e:	4603      	mov	r3, r0
 800a830:	2b00      	cmp	r3, #0
 800a832:	d001      	beq.n	800a838 <SystemClock_Config+0xc0>
	{
		Error_Handler();
 800a834:	f000 f808 	bl	800a848 <Error_Handler>
	}
}
 800a838:	bf00      	nop
 800a83a:	3750      	adds	r7, #80	@ 0x50
 800a83c:	46bd      	mov	sp, r7
 800a83e:	bd80      	pop	{r7, pc}
 800a840:	40023800 	.word	0x40023800
 800a844:	40007000 	.word	0x40007000

0800a848 <Error_Handler>:

void Error_Handler(void)
{
 800a848:	b480      	push	{r7}
 800a84a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800a84c:	b672      	cpsid	i
}
 800a84e:	bf00      	nop
	__disable_irq();
	while (1);
 800a850:	bf00      	nop
 800a852:	e7fd      	b.n	800a850 <Error_Handler+0x8>

0800a854 <__assert_func>:
 800a854:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a856:	4614      	mov	r4, r2
 800a858:	461a      	mov	r2, r3
 800a85a:	4b09      	ldr	r3, [pc, #36]	@ (800a880 <__assert_func+0x2c>)
 800a85c:	681b      	ldr	r3, [r3, #0]
 800a85e:	4605      	mov	r5, r0
 800a860:	68d8      	ldr	r0, [r3, #12]
 800a862:	b14c      	cbz	r4, 800a878 <__assert_func+0x24>
 800a864:	4b07      	ldr	r3, [pc, #28]	@ (800a884 <__assert_func+0x30>)
 800a866:	9100      	str	r1, [sp, #0]
 800a868:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a86c:	4906      	ldr	r1, [pc, #24]	@ (800a888 <__assert_func+0x34>)
 800a86e:	462b      	mov	r3, r5
 800a870:	f000 f8b2 	bl	800a9d8 <fiprintf>
 800a874:	f000 f9dc 	bl	800ac30 <abort>
 800a878:	4b04      	ldr	r3, [pc, #16]	@ (800a88c <__assert_func+0x38>)
 800a87a:	461c      	mov	r4, r3
 800a87c:	e7f3      	b.n	800a866 <__assert_func+0x12>
 800a87e:	bf00      	nop
 800a880:	2000001c 	.word	0x2000001c
 800a884:	0800ca50 	.word	0x0800ca50
 800a888:	0800ca5d 	.word	0x0800ca5d
 800a88c:	0800ca8b 	.word	0x0800ca8b

0800a890 <std>:
 800a890:	2300      	movs	r3, #0
 800a892:	b510      	push	{r4, lr}
 800a894:	4604      	mov	r4, r0
 800a896:	e9c0 3300 	strd	r3, r3, [r0]
 800a89a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a89e:	6083      	str	r3, [r0, #8]
 800a8a0:	8181      	strh	r1, [r0, #12]
 800a8a2:	6643      	str	r3, [r0, #100]	@ 0x64
 800a8a4:	81c2      	strh	r2, [r0, #14]
 800a8a6:	6183      	str	r3, [r0, #24]
 800a8a8:	4619      	mov	r1, r3
 800a8aa:	2208      	movs	r2, #8
 800a8ac:	305c      	adds	r0, #92	@ 0x5c
 800a8ae:	f000 f906 	bl	800aabe <memset>
 800a8b2:	4b0d      	ldr	r3, [pc, #52]	@ (800a8e8 <std+0x58>)
 800a8b4:	6263      	str	r3, [r4, #36]	@ 0x24
 800a8b6:	4b0d      	ldr	r3, [pc, #52]	@ (800a8ec <std+0x5c>)
 800a8b8:	62a3      	str	r3, [r4, #40]	@ 0x28
 800a8ba:	4b0d      	ldr	r3, [pc, #52]	@ (800a8f0 <std+0x60>)
 800a8bc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800a8be:	4b0d      	ldr	r3, [pc, #52]	@ (800a8f4 <std+0x64>)
 800a8c0:	6323      	str	r3, [r4, #48]	@ 0x30
 800a8c2:	4b0d      	ldr	r3, [pc, #52]	@ (800a8f8 <std+0x68>)
 800a8c4:	6224      	str	r4, [r4, #32]
 800a8c6:	429c      	cmp	r4, r3
 800a8c8:	d006      	beq.n	800a8d8 <std+0x48>
 800a8ca:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800a8ce:	4294      	cmp	r4, r2
 800a8d0:	d002      	beq.n	800a8d8 <std+0x48>
 800a8d2:	33d0      	adds	r3, #208	@ 0xd0
 800a8d4:	429c      	cmp	r4, r3
 800a8d6:	d105      	bne.n	800a8e4 <std+0x54>
 800a8d8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800a8dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a8e0:	f000 b98a 	b.w	800abf8 <__retarget_lock_init_recursive>
 800a8e4:	bd10      	pop	{r4, pc}
 800a8e6:	bf00      	nop
 800a8e8:	0800aa39 	.word	0x0800aa39
 800a8ec:	0800aa5b 	.word	0x0800aa5b
 800a8f0:	0800aa93 	.word	0x0800aa93
 800a8f4:	0800aab7 	.word	0x0800aab7
 800a8f8:	20004220 	.word	0x20004220

0800a8fc <stdio_exit_handler>:
 800a8fc:	4a02      	ldr	r2, [pc, #8]	@ (800a908 <stdio_exit_handler+0xc>)
 800a8fe:	4903      	ldr	r1, [pc, #12]	@ (800a90c <stdio_exit_handler+0x10>)
 800a900:	4803      	ldr	r0, [pc, #12]	@ (800a910 <stdio_exit_handler+0x14>)
 800a902:	f000 b87b 	b.w	800a9fc <_fwalk_sglue>
 800a906:	bf00      	nop
 800a908:	20000010 	.word	0x20000010
 800a90c:	0800b4d5 	.word	0x0800b4d5
 800a910:	20000020 	.word	0x20000020

0800a914 <cleanup_stdio>:
 800a914:	6841      	ldr	r1, [r0, #4]
 800a916:	4b0c      	ldr	r3, [pc, #48]	@ (800a948 <cleanup_stdio+0x34>)
 800a918:	4299      	cmp	r1, r3
 800a91a:	b510      	push	{r4, lr}
 800a91c:	4604      	mov	r4, r0
 800a91e:	d001      	beq.n	800a924 <cleanup_stdio+0x10>
 800a920:	f000 fdd8 	bl	800b4d4 <_fflush_r>
 800a924:	68a1      	ldr	r1, [r4, #8]
 800a926:	4b09      	ldr	r3, [pc, #36]	@ (800a94c <cleanup_stdio+0x38>)
 800a928:	4299      	cmp	r1, r3
 800a92a:	d002      	beq.n	800a932 <cleanup_stdio+0x1e>
 800a92c:	4620      	mov	r0, r4
 800a92e:	f000 fdd1 	bl	800b4d4 <_fflush_r>
 800a932:	68e1      	ldr	r1, [r4, #12]
 800a934:	4b06      	ldr	r3, [pc, #24]	@ (800a950 <cleanup_stdio+0x3c>)
 800a936:	4299      	cmp	r1, r3
 800a938:	d004      	beq.n	800a944 <cleanup_stdio+0x30>
 800a93a:	4620      	mov	r0, r4
 800a93c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a940:	f000 bdc8 	b.w	800b4d4 <_fflush_r>
 800a944:	bd10      	pop	{r4, pc}
 800a946:	bf00      	nop
 800a948:	20004220 	.word	0x20004220
 800a94c:	20004288 	.word	0x20004288
 800a950:	200042f0 	.word	0x200042f0

0800a954 <global_stdio_init.part.0>:
 800a954:	b510      	push	{r4, lr}
 800a956:	4b0b      	ldr	r3, [pc, #44]	@ (800a984 <global_stdio_init.part.0+0x30>)
 800a958:	4c0b      	ldr	r4, [pc, #44]	@ (800a988 <global_stdio_init.part.0+0x34>)
 800a95a:	4a0c      	ldr	r2, [pc, #48]	@ (800a98c <global_stdio_init.part.0+0x38>)
 800a95c:	601a      	str	r2, [r3, #0]
 800a95e:	4620      	mov	r0, r4
 800a960:	2200      	movs	r2, #0
 800a962:	2104      	movs	r1, #4
 800a964:	f7ff ff94 	bl	800a890 <std>
 800a968:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800a96c:	2201      	movs	r2, #1
 800a96e:	2109      	movs	r1, #9
 800a970:	f7ff ff8e 	bl	800a890 <std>
 800a974:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800a978:	2202      	movs	r2, #2
 800a97a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a97e:	2112      	movs	r1, #18
 800a980:	f7ff bf86 	b.w	800a890 <std>
 800a984:	20004358 	.word	0x20004358
 800a988:	20004220 	.word	0x20004220
 800a98c:	0800a8fd 	.word	0x0800a8fd

0800a990 <__sfp_lock_acquire>:
 800a990:	4801      	ldr	r0, [pc, #4]	@ (800a998 <__sfp_lock_acquire+0x8>)
 800a992:	f000 b932 	b.w	800abfa <__retarget_lock_acquire_recursive>
 800a996:	bf00      	nop
 800a998:	20004361 	.word	0x20004361

0800a99c <__sfp_lock_release>:
 800a99c:	4801      	ldr	r0, [pc, #4]	@ (800a9a4 <__sfp_lock_release+0x8>)
 800a99e:	f000 b92d 	b.w	800abfc <__retarget_lock_release_recursive>
 800a9a2:	bf00      	nop
 800a9a4:	20004361 	.word	0x20004361

0800a9a8 <__sinit>:
 800a9a8:	b510      	push	{r4, lr}
 800a9aa:	4604      	mov	r4, r0
 800a9ac:	f7ff fff0 	bl	800a990 <__sfp_lock_acquire>
 800a9b0:	6a23      	ldr	r3, [r4, #32]
 800a9b2:	b11b      	cbz	r3, 800a9bc <__sinit+0x14>
 800a9b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a9b8:	f7ff bff0 	b.w	800a99c <__sfp_lock_release>
 800a9bc:	4b04      	ldr	r3, [pc, #16]	@ (800a9d0 <__sinit+0x28>)
 800a9be:	6223      	str	r3, [r4, #32]
 800a9c0:	4b04      	ldr	r3, [pc, #16]	@ (800a9d4 <__sinit+0x2c>)
 800a9c2:	681b      	ldr	r3, [r3, #0]
 800a9c4:	2b00      	cmp	r3, #0
 800a9c6:	d1f5      	bne.n	800a9b4 <__sinit+0xc>
 800a9c8:	f7ff ffc4 	bl	800a954 <global_stdio_init.part.0>
 800a9cc:	e7f2      	b.n	800a9b4 <__sinit+0xc>
 800a9ce:	bf00      	nop
 800a9d0:	0800a915 	.word	0x0800a915
 800a9d4:	20004358 	.word	0x20004358

0800a9d8 <fiprintf>:
 800a9d8:	b40e      	push	{r1, r2, r3}
 800a9da:	b503      	push	{r0, r1, lr}
 800a9dc:	4601      	mov	r1, r0
 800a9de:	ab03      	add	r3, sp, #12
 800a9e0:	4805      	ldr	r0, [pc, #20]	@ (800a9f8 <fiprintf+0x20>)
 800a9e2:	f853 2b04 	ldr.w	r2, [r3], #4
 800a9e6:	6800      	ldr	r0, [r0, #0]
 800a9e8:	9301      	str	r3, [sp, #4]
 800a9ea:	f000 fa4b 	bl	800ae84 <_vfiprintf_r>
 800a9ee:	b002      	add	sp, #8
 800a9f0:	f85d eb04 	ldr.w	lr, [sp], #4
 800a9f4:	b003      	add	sp, #12
 800a9f6:	4770      	bx	lr
 800a9f8:	2000001c 	.word	0x2000001c

0800a9fc <_fwalk_sglue>:
 800a9fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800aa00:	4607      	mov	r7, r0
 800aa02:	4688      	mov	r8, r1
 800aa04:	4614      	mov	r4, r2
 800aa06:	2600      	movs	r6, #0
 800aa08:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800aa0c:	f1b9 0901 	subs.w	r9, r9, #1
 800aa10:	d505      	bpl.n	800aa1e <_fwalk_sglue+0x22>
 800aa12:	6824      	ldr	r4, [r4, #0]
 800aa14:	2c00      	cmp	r4, #0
 800aa16:	d1f7      	bne.n	800aa08 <_fwalk_sglue+0xc>
 800aa18:	4630      	mov	r0, r6
 800aa1a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800aa1e:	89ab      	ldrh	r3, [r5, #12]
 800aa20:	2b01      	cmp	r3, #1
 800aa22:	d907      	bls.n	800aa34 <_fwalk_sglue+0x38>
 800aa24:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800aa28:	3301      	adds	r3, #1
 800aa2a:	d003      	beq.n	800aa34 <_fwalk_sglue+0x38>
 800aa2c:	4629      	mov	r1, r5
 800aa2e:	4638      	mov	r0, r7
 800aa30:	47c0      	blx	r8
 800aa32:	4306      	orrs	r6, r0
 800aa34:	3568      	adds	r5, #104	@ 0x68
 800aa36:	e7e9      	b.n	800aa0c <_fwalk_sglue+0x10>

0800aa38 <__sread>:
 800aa38:	b510      	push	{r4, lr}
 800aa3a:	460c      	mov	r4, r1
 800aa3c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aa40:	f000 f88c 	bl	800ab5c <_read_r>
 800aa44:	2800      	cmp	r0, #0
 800aa46:	bfab      	itete	ge
 800aa48:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800aa4a:	89a3      	ldrhlt	r3, [r4, #12]
 800aa4c:	181b      	addge	r3, r3, r0
 800aa4e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800aa52:	bfac      	ite	ge
 800aa54:	6563      	strge	r3, [r4, #84]	@ 0x54
 800aa56:	81a3      	strhlt	r3, [r4, #12]
 800aa58:	bd10      	pop	{r4, pc}

0800aa5a <__swrite>:
 800aa5a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aa5e:	461f      	mov	r7, r3
 800aa60:	898b      	ldrh	r3, [r1, #12]
 800aa62:	05db      	lsls	r3, r3, #23
 800aa64:	4605      	mov	r5, r0
 800aa66:	460c      	mov	r4, r1
 800aa68:	4616      	mov	r6, r2
 800aa6a:	d505      	bpl.n	800aa78 <__swrite+0x1e>
 800aa6c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aa70:	2302      	movs	r3, #2
 800aa72:	2200      	movs	r2, #0
 800aa74:	f000 f860 	bl	800ab38 <_lseek_r>
 800aa78:	89a3      	ldrh	r3, [r4, #12]
 800aa7a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800aa7e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800aa82:	81a3      	strh	r3, [r4, #12]
 800aa84:	4632      	mov	r2, r6
 800aa86:	463b      	mov	r3, r7
 800aa88:	4628      	mov	r0, r5
 800aa8a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800aa8e:	f000 b877 	b.w	800ab80 <_write_r>

0800aa92 <__sseek>:
 800aa92:	b510      	push	{r4, lr}
 800aa94:	460c      	mov	r4, r1
 800aa96:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aa9a:	f000 f84d 	bl	800ab38 <_lseek_r>
 800aa9e:	1c43      	adds	r3, r0, #1
 800aaa0:	89a3      	ldrh	r3, [r4, #12]
 800aaa2:	bf15      	itete	ne
 800aaa4:	6560      	strne	r0, [r4, #84]	@ 0x54
 800aaa6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800aaaa:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800aaae:	81a3      	strheq	r3, [r4, #12]
 800aab0:	bf18      	it	ne
 800aab2:	81a3      	strhne	r3, [r4, #12]
 800aab4:	bd10      	pop	{r4, pc}

0800aab6 <__sclose>:
 800aab6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aaba:	f000 b82d 	b.w	800ab18 <_close_r>

0800aabe <memset>:
 800aabe:	4402      	add	r2, r0
 800aac0:	4603      	mov	r3, r0
 800aac2:	4293      	cmp	r3, r2
 800aac4:	d100      	bne.n	800aac8 <memset+0xa>
 800aac6:	4770      	bx	lr
 800aac8:	f803 1b01 	strb.w	r1, [r3], #1
 800aacc:	e7f9      	b.n	800aac2 <memset+0x4>

0800aace <strncmp>:
 800aace:	b510      	push	{r4, lr}
 800aad0:	b16a      	cbz	r2, 800aaee <strncmp+0x20>
 800aad2:	3901      	subs	r1, #1
 800aad4:	1884      	adds	r4, r0, r2
 800aad6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800aada:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800aade:	429a      	cmp	r2, r3
 800aae0:	d103      	bne.n	800aaea <strncmp+0x1c>
 800aae2:	42a0      	cmp	r0, r4
 800aae4:	d001      	beq.n	800aaea <strncmp+0x1c>
 800aae6:	2a00      	cmp	r2, #0
 800aae8:	d1f5      	bne.n	800aad6 <strncmp+0x8>
 800aaea:	1ad0      	subs	r0, r2, r3
 800aaec:	bd10      	pop	{r4, pc}
 800aaee:	4610      	mov	r0, r2
 800aaf0:	e7fc      	b.n	800aaec <strncmp+0x1e>

0800aaf2 <strncpy>:
 800aaf2:	b510      	push	{r4, lr}
 800aaf4:	3901      	subs	r1, #1
 800aaf6:	4603      	mov	r3, r0
 800aaf8:	b132      	cbz	r2, 800ab08 <strncpy+0x16>
 800aafa:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800aafe:	f803 4b01 	strb.w	r4, [r3], #1
 800ab02:	3a01      	subs	r2, #1
 800ab04:	2c00      	cmp	r4, #0
 800ab06:	d1f7      	bne.n	800aaf8 <strncpy+0x6>
 800ab08:	441a      	add	r2, r3
 800ab0a:	2100      	movs	r1, #0
 800ab0c:	4293      	cmp	r3, r2
 800ab0e:	d100      	bne.n	800ab12 <strncpy+0x20>
 800ab10:	bd10      	pop	{r4, pc}
 800ab12:	f803 1b01 	strb.w	r1, [r3], #1
 800ab16:	e7f9      	b.n	800ab0c <strncpy+0x1a>

0800ab18 <_close_r>:
 800ab18:	b538      	push	{r3, r4, r5, lr}
 800ab1a:	4d06      	ldr	r5, [pc, #24]	@ (800ab34 <_close_r+0x1c>)
 800ab1c:	2300      	movs	r3, #0
 800ab1e:	4604      	mov	r4, r0
 800ab20:	4608      	mov	r0, r1
 800ab22:	602b      	str	r3, [r5, #0]
 800ab24:	f7fa fef4 	bl	8005910 <_close>
 800ab28:	1c43      	adds	r3, r0, #1
 800ab2a:	d102      	bne.n	800ab32 <_close_r+0x1a>
 800ab2c:	682b      	ldr	r3, [r5, #0]
 800ab2e:	b103      	cbz	r3, 800ab32 <_close_r+0x1a>
 800ab30:	6023      	str	r3, [r4, #0]
 800ab32:	bd38      	pop	{r3, r4, r5, pc}
 800ab34:	2000435c 	.word	0x2000435c

0800ab38 <_lseek_r>:
 800ab38:	b538      	push	{r3, r4, r5, lr}
 800ab3a:	4d07      	ldr	r5, [pc, #28]	@ (800ab58 <_lseek_r+0x20>)
 800ab3c:	4604      	mov	r4, r0
 800ab3e:	4608      	mov	r0, r1
 800ab40:	4611      	mov	r1, r2
 800ab42:	2200      	movs	r2, #0
 800ab44:	602a      	str	r2, [r5, #0]
 800ab46:	461a      	mov	r2, r3
 800ab48:	f7fa ff09 	bl	800595e <_lseek>
 800ab4c:	1c43      	adds	r3, r0, #1
 800ab4e:	d102      	bne.n	800ab56 <_lseek_r+0x1e>
 800ab50:	682b      	ldr	r3, [r5, #0]
 800ab52:	b103      	cbz	r3, 800ab56 <_lseek_r+0x1e>
 800ab54:	6023      	str	r3, [r4, #0]
 800ab56:	bd38      	pop	{r3, r4, r5, pc}
 800ab58:	2000435c 	.word	0x2000435c

0800ab5c <_read_r>:
 800ab5c:	b538      	push	{r3, r4, r5, lr}
 800ab5e:	4d07      	ldr	r5, [pc, #28]	@ (800ab7c <_read_r+0x20>)
 800ab60:	4604      	mov	r4, r0
 800ab62:	4608      	mov	r0, r1
 800ab64:	4611      	mov	r1, r2
 800ab66:	2200      	movs	r2, #0
 800ab68:	602a      	str	r2, [r5, #0]
 800ab6a:	461a      	mov	r2, r3
 800ab6c:	f7fa feb3 	bl	80058d6 <_read>
 800ab70:	1c43      	adds	r3, r0, #1
 800ab72:	d102      	bne.n	800ab7a <_read_r+0x1e>
 800ab74:	682b      	ldr	r3, [r5, #0]
 800ab76:	b103      	cbz	r3, 800ab7a <_read_r+0x1e>
 800ab78:	6023      	str	r3, [r4, #0]
 800ab7a:	bd38      	pop	{r3, r4, r5, pc}
 800ab7c:	2000435c 	.word	0x2000435c

0800ab80 <_write_r>:
 800ab80:	b538      	push	{r3, r4, r5, lr}
 800ab82:	4d07      	ldr	r5, [pc, #28]	@ (800aba0 <_write_r+0x20>)
 800ab84:	4604      	mov	r4, r0
 800ab86:	4608      	mov	r0, r1
 800ab88:	4611      	mov	r1, r2
 800ab8a:	2200      	movs	r2, #0
 800ab8c:	602a      	str	r2, [r5, #0]
 800ab8e:	461a      	mov	r2, r3
 800ab90:	f7f6 f94a 	bl	8000e28 <_write>
 800ab94:	1c43      	adds	r3, r0, #1
 800ab96:	d102      	bne.n	800ab9e <_write_r+0x1e>
 800ab98:	682b      	ldr	r3, [r5, #0]
 800ab9a:	b103      	cbz	r3, 800ab9e <_write_r+0x1e>
 800ab9c:	6023      	str	r3, [r4, #0]
 800ab9e:	bd38      	pop	{r3, r4, r5, pc}
 800aba0:	2000435c 	.word	0x2000435c

0800aba4 <__errno>:
 800aba4:	4b01      	ldr	r3, [pc, #4]	@ (800abac <__errno+0x8>)
 800aba6:	6818      	ldr	r0, [r3, #0]
 800aba8:	4770      	bx	lr
 800abaa:	bf00      	nop
 800abac:	2000001c 	.word	0x2000001c

0800abb0 <__libc_init_array>:
 800abb0:	b570      	push	{r4, r5, r6, lr}
 800abb2:	4d0d      	ldr	r5, [pc, #52]	@ (800abe8 <__libc_init_array+0x38>)
 800abb4:	4c0d      	ldr	r4, [pc, #52]	@ (800abec <__libc_init_array+0x3c>)
 800abb6:	1b64      	subs	r4, r4, r5
 800abb8:	10a4      	asrs	r4, r4, #2
 800abba:	2600      	movs	r6, #0
 800abbc:	42a6      	cmp	r6, r4
 800abbe:	d109      	bne.n	800abd4 <__libc_init_array+0x24>
 800abc0:	4d0b      	ldr	r5, [pc, #44]	@ (800abf0 <__libc_init_array+0x40>)
 800abc2:	4c0c      	ldr	r4, [pc, #48]	@ (800abf4 <__libc_init_array+0x44>)
 800abc4:	f001 f8d0 	bl	800bd68 <_init>
 800abc8:	1b64      	subs	r4, r4, r5
 800abca:	10a4      	asrs	r4, r4, #2
 800abcc:	2600      	movs	r6, #0
 800abce:	42a6      	cmp	r6, r4
 800abd0:	d105      	bne.n	800abde <__libc_init_array+0x2e>
 800abd2:	bd70      	pop	{r4, r5, r6, pc}
 800abd4:	f855 3b04 	ldr.w	r3, [r5], #4
 800abd8:	4798      	blx	r3
 800abda:	3601      	adds	r6, #1
 800abdc:	e7ee      	b.n	800abbc <__libc_init_array+0xc>
 800abde:	f855 3b04 	ldr.w	r3, [r5], #4
 800abe2:	4798      	blx	r3
 800abe4:	3601      	adds	r6, #1
 800abe6:	e7f2      	b.n	800abce <__libc_init_array+0x1e>
 800abe8:	0800cb00 	.word	0x0800cb00
 800abec:	0800cb00 	.word	0x0800cb00
 800abf0:	0800cb00 	.word	0x0800cb00
 800abf4:	0800cb04 	.word	0x0800cb04

0800abf8 <__retarget_lock_init_recursive>:
 800abf8:	4770      	bx	lr

0800abfa <__retarget_lock_acquire_recursive>:
 800abfa:	4770      	bx	lr

0800abfc <__retarget_lock_release_recursive>:
 800abfc:	4770      	bx	lr

0800abfe <memcpy>:
 800abfe:	440a      	add	r2, r1
 800ac00:	4291      	cmp	r1, r2
 800ac02:	f100 33ff 	add.w	r3, r0, #4294967295
 800ac06:	d100      	bne.n	800ac0a <memcpy+0xc>
 800ac08:	4770      	bx	lr
 800ac0a:	b510      	push	{r4, lr}
 800ac0c:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ac10:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ac14:	4291      	cmp	r1, r2
 800ac16:	d1f9      	bne.n	800ac0c <memcpy+0xe>
 800ac18:	bd10      	pop	{r4, pc}

0800ac1a <copysignf>:
 800ac1a:	ee10 2a10 	vmov	r2, s0
 800ac1e:	ee10 3a90 	vmov	r3, s1
 800ac22:	f362 031e 	bfi	r3, r2, #0, #31
 800ac26:	ee00 3a90 	vmov	s1, r3
 800ac2a:	eeb0 0a60 	vmov.f32	s0, s1
 800ac2e:	4770      	bx	lr

0800ac30 <abort>:
 800ac30:	b508      	push	{r3, lr}
 800ac32:	2006      	movs	r0, #6
 800ac34:	f000 fd32 	bl	800b69c <raise>
 800ac38:	2001      	movs	r0, #1
 800ac3a:	f7fa fe41 	bl	80058c0 <_exit>
	...

0800ac40 <_free_r>:
 800ac40:	b538      	push	{r3, r4, r5, lr}
 800ac42:	4605      	mov	r5, r0
 800ac44:	2900      	cmp	r1, #0
 800ac46:	d041      	beq.n	800accc <_free_r+0x8c>
 800ac48:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ac4c:	1f0c      	subs	r4, r1, #4
 800ac4e:	2b00      	cmp	r3, #0
 800ac50:	bfb8      	it	lt
 800ac52:	18e4      	addlt	r4, r4, r3
 800ac54:	f000 f8e0 	bl	800ae18 <__malloc_lock>
 800ac58:	4a1d      	ldr	r2, [pc, #116]	@ (800acd0 <_free_r+0x90>)
 800ac5a:	6813      	ldr	r3, [r2, #0]
 800ac5c:	b933      	cbnz	r3, 800ac6c <_free_r+0x2c>
 800ac5e:	6063      	str	r3, [r4, #4]
 800ac60:	6014      	str	r4, [r2, #0]
 800ac62:	4628      	mov	r0, r5
 800ac64:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ac68:	f000 b8dc 	b.w	800ae24 <__malloc_unlock>
 800ac6c:	42a3      	cmp	r3, r4
 800ac6e:	d908      	bls.n	800ac82 <_free_r+0x42>
 800ac70:	6820      	ldr	r0, [r4, #0]
 800ac72:	1821      	adds	r1, r4, r0
 800ac74:	428b      	cmp	r3, r1
 800ac76:	bf01      	itttt	eq
 800ac78:	6819      	ldreq	r1, [r3, #0]
 800ac7a:	685b      	ldreq	r3, [r3, #4]
 800ac7c:	1809      	addeq	r1, r1, r0
 800ac7e:	6021      	streq	r1, [r4, #0]
 800ac80:	e7ed      	b.n	800ac5e <_free_r+0x1e>
 800ac82:	461a      	mov	r2, r3
 800ac84:	685b      	ldr	r3, [r3, #4]
 800ac86:	b10b      	cbz	r3, 800ac8c <_free_r+0x4c>
 800ac88:	42a3      	cmp	r3, r4
 800ac8a:	d9fa      	bls.n	800ac82 <_free_r+0x42>
 800ac8c:	6811      	ldr	r1, [r2, #0]
 800ac8e:	1850      	adds	r0, r2, r1
 800ac90:	42a0      	cmp	r0, r4
 800ac92:	d10b      	bne.n	800acac <_free_r+0x6c>
 800ac94:	6820      	ldr	r0, [r4, #0]
 800ac96:	4401      	add	r1, r0
 800ac98:	1850      	adds	r0, r2, r1
 800ac9a:	4283      	cmp	r3, r0
 800ac9c:	6011      	str	r1, [r2, #0]
 800ac9e:	d1e0      	bne.n	800ac62 <_free_r+0x22>
 800aca0:	6818      	ldr	r0, [r3, #0]
 800aca2:	685b      	ldr	r3, [r3, #4]
 800aca4:	6053      	str	r3, [r2, #4]
 800aca6:	4408      	add	r0, r1
 800aca8:	6010      	str	r0, [r2, #0]
 800acaa:	e7da      	b.n	800ac62 <_free_r+0x22>
 800acac:	d902      	bls.n	800acb4 <_free_r+0x74>
 800acae:	230c      	movs	r3, #12
 800acb0:	602b      	str	r3, [r5, #0]
 800acb2:	e7d6      	b.n	800ac62 <_free_r+0x22>
 800acb4:	6820      	ldr	r0, [r4, #0]
 800acb6:	1821      	adds	r1, r4, r0
 800acb8:	428b      	cmp	r3, r1
 800acba:	bf04      	itt	eq
 800acbc:	6819      	ldreq	r1, [r3, #0]
 800acbe:	685b      	ldreq	r3, [r3, #4]
 800acc0:	6063      	str	r3, [r4, #4]
 800acc2:	bf04      	itt	eq
 800acc4:	1809      	addeq	r1, r1, r0
 800acc6:	6021      	streq	r1, [r4, #0]
 800acc8:	6054      	str	r4, [r2, #4]
 800acca:	e7ca      	b.n	800ac62 <_free_r+0x22>
 800accc:	bd38      	pop	{r3, r4, r5, pc}
 800acce:	bf00      	nop
 800acd0:	20004368 	.word	0x20004368

0800acd4 <sbrk_aligned>:
 800acd4:	b570      	push	{r4, r5, r6, lr}
 800acd6:	4e0f      	ldr	r6, [pc, #60]	@ (800ad14 <sbrk_aligned+0x40>)
 800acd8:	460c      	mov	r4, r1
 800acda:	6831      	ldr	r1, [r6, #0]
 800acdc:	4605      	mov	r5, r0
 800acde:	b911      	cbnz	r1, 800ace6 <sbrk_aligned+0x12>
 800ace0:	f000 fcf8 	bl	800b6d4 <_sbrk_r>
 800ace4:	6030      	str	r0, [r6, #0]
 800ace6:	4621      	mov	r1, r4
 800ace8:	4628      	mov	r0, r5
 800acea:	f000 fcf3 	bl	800b6d4 <_sbrk_r>
 800acee:	1c43      	adds	r3, r0, #1
 800acf0:	d103      	bne.n	800acfa <sbrk_aligned+0x26>
 800acf2:	f04f 34ff 	mov.w	r4, #4294967295
 800acf6:	4620      	mov	r0, r4
 800acf8:	bd70      	pop	{r4, r5, r6, pc}
 800acfa:	1cc4      	adds	r4, r0, #3
 800acfc:	f024 0403 	bic.w	r4, r4, #3
 800ad00:	42a0      	cmp	r0, r4
 800ad02:	d0f8      	beq.n	800acf6 <sbrk_aligned+0x22>
 800ad04:	1a21      	subs	r1, r4, r0
 800ad06:	4628      	mov	r0, r5
 800ad08:	f000 fce4 	bl	800b6d4 <_sbrk_r>
 800ad0c:	3001      	adds	r0, #1
 800ad0e:	d1f2      	bne.n	800acf6 <sbrk_aligned+0x22>
 800ad10:	e7ef      	b.n	800acf2 <sbrk_aligned+0x1e>
 800ad12:	bf00      	nop
 800ad14:	20004364 	.word	0x20004364

0800ad18 <_malloc_r>:
 800ad18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ad1c:	1ccd      	adds	r5, r1, #3
 800ad1e:	f025 0503 	bic.w	r5, r5, #3
 800ad22:	3508      	adds	r5, #8
 800ad24:	2d0c      	cmp	r5, #12
 800ad26:	bf38      	it	cc
 800ad28:	250c      	movcc	r5, #12
 800ad2a:	2d00      	cmp	r5, #0
 800ad2c:	4606      	mov	r6, r0
 800ad2e:	db01      	blt.n	800ad34 <_malloc_r+0x1c>
 800ad30:	42a9      	cmp	r1, r5
 800ad32:	d904      	bls.n	800ad3e <_malloc_r+0x26>
 800ad34:	230c      	movs	r3, #12
 800ad36:	6033      	str	r3, [r6, #0]
 800ad38:	2000      	movs	r0, #0
 800ad3a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ad3e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800ae14 <_malloc_r+0xfc>
 800ad42:	f000 f869 	bl	800ae18 <__malloc_lock>
 800ad46:	f8d8 3000 	ldr.w	r3, [r8]
 800ad4a:	461c      	mov	r4, r3
 800ad4c:	bb44      	cbnz	r4, 800ada0 <_malloc_r+0x88>
 800ad4e:	4629      	mov	r1, r5
 800ad50:	4630      	mov	r0, r6
 800ad52:	f7ff ffbf 	bl	800acd4 <sbrk_aligned>
 800ad56:	1c43      	adds	r3, r0, #1
 800ad58:	4604      	mov	r4, r0
 800ad5a:	d158      	bne.n	800ae0e <_malloc_r+0xf6>
 800ad5c:	f8d8 4000 	ldr.w	r4, [r8]
 800ad60:	4627      	mov	r7, r4
 800ad62:	2f00      	cmp	r7, #0
 800ad64:	d143      	bne.n	800adee <_malloc_r+0xd6>
 800ad66:	2c00      	cmp	r4, #0
 800ad68:	d04b      	beq.n	800ae02 <_malloc_r+0xea>
 800ad6a:	6823      	ldr	r3, [r4, #0]
 800ad6c:	4639      	mov	r1, r7
 800ad6e:	4630      	mov	r0, r6
 800ad70:	eb04 0903 	add.w	r9, r4, r3
 800ad74:	f000 fcae 	bl	800b6d4 <_sbrk_r>
 800ad78:	4581      	cmp	r9, r0
 800ad7a:	d142      	bne.n	800ae02 <_malloc_r+0xea>
 800ad7c:	6821      	ldr	r1, [r4, #0]
 800ad7e:	1a6d      	subs	r5, r5, r1
 800ad80:	4629      	mov	r1, r5
 800ad82:	4630      	mov	r0, r6
 800ad84:	f7ff ffa6 	bl	800acd4 <sbrk_aligned>
 800ad88:	3001      	adds	r0, #1
 800ad8a:	d03a      	beq.n	800ae02 <_malloc_r+0xea>
 800ad8c:	6823      	ldr	r3, [r4, #0]
 800ad8e:	442b      	add	r3, r5
 800ad90:	6023      	str	r3, [r4, #0]
 800ad92:	f8d8 3000 	ldr.w	r3, [r8]
 800ad96:	685a      	ldr	r2, [r3, #4]
 800ad98:	bb62      	cbnz	r2, 800adf4 <_malloc_r+0xdc>
 800ad9a:	f8c8 7000 	str.w	r7, [r8]
 800ad9e:	e00f      	b.n	800adc0 <_malloc_r+0xa8>
 800ada0:	6822      	ldr	r2, [r4, #0]
 800ada2:	1b52      	subs	r2, r2, r5
 800ada4:	d420      	bmi.n	800ade8 <_malloc_r+0xd0>
 800ada6:	2a0b      	cmp	r2, #11
 800ada8:	d917      	bls.n	800adda <_malloc_r+0xc2>
 800adaa:	1961      	adds	r1, r4, r5
 800adac:	42a3      	cmp	r3, r4
 800adae:	6025      	str	r5, [r4, #0]
 800adb0:	bf18      	it	ne
 800adb2:	6059      	strne	r1, [r3, #4]
 800adb4:	6863      	ldr	r3, [r4, #4]
 800adb6:	bf08      	it	eq
 800adb8:	f8c8 1000 	streq.w	r1, [r8]
 800adbc:	5162      	str	r2, [r4, r5]
 800adbe:	604b      	str	r3, [r1, #4]
 800adc0:	4630      	mov	r0, r6
 800adc2:	f000 f82f 	bl	800ae24 <__malloc_unlock>
 800adc6:	f104 000b 	add.w	r0, r4, #11
 800adca:	1d23      	adds	r3, r4, #4
 800adcc:	f020 0007 	bic.w	r0, r0, #7
 800add0:	1ac2      	subs	r2, r0, r3
 800add2:	bf1c      	itt	ne
 800add4:	1a1b      	subne	r3, r3, r0
 800add6:	50a3      	strne	r3, [r4, r2]
 800add8:	e7af      	b.n	800ad3a <_malloc_r+0x22>
 800adda:	6862      	ldr	r2, [r4, #4]
 800addc:	42a3      	cmp	r3, r4
 800adde:	bf0c      	ite	eq
 800ade0:	f8c8 2000 	streq.w	r2, [r8]
 800ade4:	605a      	strne	r2, [r3, #4]
 800ade6:	e7eb      	b.n	800adc0 <_malloc_r+0xa8>
 800ade8:	4623      	mov	r3, r4
 800adea:	6864      	ldr	r4, [r4, #4]
 800adec:	e7ae      	b.n	800ad4c <_malloc_r+0x34>
 800adee:	463c      	mov	r4, r7
 800adf0:	687f      	ldr	r7, [r7, #4]
 800adf2:	e7b6      	b.n	800ad62 <_malloc_r+0x4a>
 800adf4:	461a      	mov	r2, r3
 800adf6:	685b      	ldr	r3, [r3, #4]
 800adf8:	42a3      	cmp	r3, r4
 800adfa:	d1fb      	bne.n	800adf4 <_malloc_r+0xdc>
 800adfc:	2300      	movs	r3, #0
 800adfe:	6053      	str	r3, [r2, #4]
 800ae00:	e7de      	b.n	800adc0 <_malloc_r+0xa8>
 800ae02:	230c      	movs	r3, #12
 800ae04:	6033      	str	r3, [r6, #0]
 800ae06:	4630      	mov	r0, r6
 800ae08:	f000 f80c 	bl	800ae24 <__malloc_unlock>
 800ae0c:	e794      	b.n	800ad38 <_malloc_r+0x20>
 800ae0e:	6005      	str	r5, [r0, #0]
 800ae10:	e7d6      	b.n	800adc0 <_malloc_r+0xa8>
 800ae12:	bf00      	nop
 800ae14:	20004368 	.word	0x20004368

0800ae18 <__malloc_lock>:
 800ae18:	4801      	ldr	r0, [pc, #4]	@ (800ae20 <__malloc_lock+0x8>)
 800ae1a:	f7ff beee 	b.w	800abfa <__retarget_lock_acquire_recursive>
 800ae1e:	bf00      	nop
 800ae20:	20004360 	.word	0x20004360

0800ae24 <__malloc_unlock>:
 800ae24:	4801      	ldr	r0, [pc, #4]	@ (800ae2c <__malloc_unlock+0x8>)
 800ae26:	f7ff bee9 	b.w	800abfc <__retarget_lock_release_recursive>
 800ae2a:	bf00      	nop
 800ae2c:	20004360 	.word	0x20004360

0800ae30 <__sfputc_r>:
 800ae30:	6893      	ldr	r3, [r2, #8]
 800ae32:	3b01      	subs	r3, #1
 800ae34:	2b00      	cmp	r3, #0
 800ae36:	b410      	push	{r4}
 800ae38:	6093      	str	r3, [r2, #8]
 800ae3a:	da08      	bge.n	800ae4e <__sfputc_r+0x1e>
 800ae3c:	6994      	ldr	r4, [r2, #24]
 800ae3e:	42a3      	cmp	r3, r4
 800ae40:	db01      	blt.n	800ae46 <__sfputc_r+0x16>
 800ae42:	290a      	cmp	r1, #10
 800ae44:	d103      	bne.n	800ae4e <__sfputc_r+0x1e>
 800ae46:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ae4a:	f000 bb6b 	b.w	800b524 <__swbuf_r>
 800ae4e:	6813      	ldr	r3, [r2, #0]
 800ae50:	1c58      	adds	r0, r3, #1
 800ae52:	6010      	str	r0, [r2, #0]
 800ae54:	7019      	strb	r1, [r3, #0]
 800ae56:	4608      	mov	r0, r1
 800ae58:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ae5c:	4770      	bx	lr

0800ae5e <__sfputs_r>:
 800ae5e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ae60:	4606      	mov	r6, r0
 800ae62:	460f      	mov	r7, r1
 800ae64:	4614      	mov	r4, r2
 800ae66:	18d5      	adds	r5, r2, r3
 800ae68:	42ac      	cmp	r4, r5
 800ae6a:	d101      	bne.n	800ae70 <__sfputs_r+0x12>
 800ae6c:	2000      	movs	r0, #0
 800ae6e:	e007      	b.n	800ae80 <__sfputs_r+0x22>
 800ae70:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ae74:	463a      	mov	r2, r7
 800ae76:	4630      	mov	r0, r6
 800ae78:	f7ff ffda 	bl	800ae30 <__sfputc_r>
 800ae7c:	1c43      	adds	r3, r0, #1
 800ae7e:	d1f3      	bne.n	800ae68 <__sfputs_r+0xa>
 800ae80:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800ae84 <_vfiprintf_r>:
 800ae84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae88:	460d      	mov	r5, r1
 800ae8a:	b09d      	sub	sp, #116	@ 0x74
 800ae8c:	4614      	mov	r4, r2
 800ae8e:	4698      	mov	r8, r3
 800ae90:	4606      	mov	r6, r0
 800ae92:	b118      	cbz	r0, 800ae9c <_vfiprintf_r+0x18>
 800ae94:	6a03      	ldr	r3, [r0, #32]
 800ae96:	b90b      	cbnz	r3, 800ae9c <_vfiprintf_r+0x18>
 800ae98:	f7ff fd86 	bl	800a9a8 <__sinit>
 800ae9c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ae9e:	07d9      	lsls	r1, r3, #31
 800aea0:	d405      	bmi.n	800aeae <_vfiprintf_r+0x2a>
 800aea2:	89ab      	ldrh	r3, [r5, #12]
 800aea4:	059a      	lsls	r2, r3, #22
 800aea6:	d402      	bmi.n	800aeae <_vfiprintf_r+0x2a>
 800aea8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800aeaa:	f7ff fea6 	bl	800abfa <__retarget_lock_acquire_recursive>
 800aeae:	89ab      	ldrh	r3, [r5, #12]
 800aeb0:	071b      	lsls	r3, r3, #28
 800aeb2:	d501      	bpl.n	800aeb8 <_vfiprintf_r+0x34>
 800aeb4:	692b      	ldr	r3, [r5, #16]
 800aeb6:	b99b      	cbnz	r3, 800aee0 <_vfiprintf_r+0x5c>
 800aeb8:	4629      	mov	r1, r5
 800aeba:	4630      	mov	r0, r6
 800aebc:	f000 fb70 	bl	800b5a0 <__swsetup_r>
 800aec0:	b170      	cbz	r0, 800aee0 <_vfiprintf_r+0x5c>
 800aec2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800aec4:	07dc      	lsls	r4, r3, #31
 800aec6:	d504      	bpl.n	800aed2 <_vfiprintf_r+0x4e>
 800aec8:	f04f 30ff 	mov.w	r0, #4294967295
 800aecc:	b01d      	add	sp, #116	@ 0x74
 800aece:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aed2:	89ab      	ldrh	r3, [r5, #12]
 800aed4:	0598      	lsls	r0, r3, #22
 800aed6:	d4f7      	bmi.n	800aec8 <_vfiprintf_r+0x44>
 800aed8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800aeda:	f7ff fe8f 	bl	800abfc <__retarget_lock_release_recursive>
 800aede:	e7f3      	b.n	800aec8 <_vfiprintf_r+0x44>
 800aee0:	2300      	movs	r3, #0
 800aee2:	9309      	str	r3, [sp, #36]	@ 0x24
 800aee4:	2320      	movs	r3, #32
 800aee6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800aeea:	f8cd 800c 	str.w	r8, [sp, #12]
 800aeee:	2330      	movs	r3, #48	@ 0x30
 800aef0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800b0a0 <_vfiprintf_r+0x21c>
 800aef4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800aef8:	f04f 0901 	mov.w	r9, #1
 800aefc:	4623      	mov	r3, r4
 800aefe:	469a      	mov	sl, r3
 800af00:	f813 2b01 	ldrb.w	r2, [r3], #1
 800af04:	b10a      	cbz	r2, 800af0a <_vfiprintf_r+0x86>
 800af06:	2a25      	cmp	r2, #37	@ 0x25
 800af08:	d1f9      	bne.n	800aefe <_vfiprintf_r+0x7a>
 800af0a:	ebba 0b04 	subs.w	fp, sl, r4
 800af0e:	d00b      	beq.n	800af28 <_vfiprintf_r+0xa4>
 800af10:	465b      	mov	r3, fp
 800af12:	4622      	mov	r2, r4
 800af14:	4629      	mov	r1, r5
 800af16:	4630      	mov	r0, r6
 800af18:	f7ff ffa1 	bl	800ae5e <__sfputs_r>
 800af1c:	3001      	adds	r0, #1
 800af1e:	f000 80a7 	beq.w	800b070 <_vfiprintf_r+0x1ec>
 800af22:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800af24:	445a      	add	r2, fp
 800af26:	9209      	str	r2, [sp, #36]	@ 0x24
 800af28:	f89a 3000 	ldrb.w	r3, [sl]
 800af2c:	2b00      	cmp	r3, #0
 800af2e:	f000 809f 	beq.w	800b070 <_vfiprintf_r+0x1ec>
 800af32:	2300      	movs	r3, #0
 800af34:	f04f 32ff 	mov.w	r2, #4294967295
 800af38:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800af3c:	f10a 0a01 	add.w	sl, sl, #1
 800af40:	9304      	str	r3, [sp, #16]
 800af42:	9307      	str	r3, [sp, #28]
 800af44:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800af48:	931a      	str	r3, [sp, #104]	@ 0x68
 800af4a:	4654      	mov	r4, sl
 800af4c:	2205      	movs	r2, #5
 800af4e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800af52:	4853      	ldr	r0, [pc, #332]	@ (800b0a0 <_vfiprintf_r+0x21c>)
 800af54:	f7f5 f944 	bl	80001e0 <memchr>
 800af58:	9a04      	ldr	r2, [sp, #16]
 800af5a:	b9d8      	cbnz	r0, 800af94 <_vfiprintf_r+0x110>
 800af5c:	06d1      	lsls	r1, r2, #27
 800af5e:	bf44      	itt	mi
 800af60:	2320      	movmi	r3, #32
 800af62:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800af66:	0713      	lsls	r3, r2, #28
 800af68:	bf44      	itt	mi
 800af6a:	232b      	movmi	r3, #43	@ 0x2b
 800af6c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800af70:	f89a 3000 	ldrb.w	r3, [sl]
 800af74:	2b2a      	cmp	r3, #42	@ 0x2a
 800af76:	d015      	beq.n	800afa4 <_vfiprintf_r+0x120>
 800af78:	9a07      	ldr	r2, [sp, #28]
 800af7a:	4654      	mov	r4, sl
 800af7c:	2000      	movs	r0, #0
 800af7e:	f04f 0c0a 	mov.w	ip, #10
 800af82:	4621      	mov	r1, r4
 800af84:	f811 3b01 	ldrb.w	r3, [r1], #1
 800af88:	3b30      	subs	r3, #48	@ 0x30
 800af8a:	2b09      	cmp	r3, #9
 800af8c:	d94b      	bls.n	800b026 <_vfiprintf_r+0x1a2>
 800af8e:	b1b0      	cbz	r0, 800afbe <_vfiprintf_r+0x13a>
 800af90:	9207      	str	r2, [sp, #28]
 800af92:	e014      	b.n	800afbe <_vfiprintf_r+0x13a>
 800af94:	eba0 0308 	sub.w	r3, r0, r8
 800af98:	fa09 f303 	lsl.w	r3, r9, r3
 800af9c:	4313      	orrs	r3, r2
 800af9e:	9304      	str	r3, [sp, #16]
 800afa0:	46a2      	mov	sl, r4
 800afa2:	e7d2      	b.n	800af4a <_vfiprintf_r+0xc6>
 800afa4:	9b03      	ldr	r3, [sp, #12]
 800afa6:	1d19      	adds	r1, r3, #4
 800afa8:	681b      	ldr	r3, [r3, #0]
 800afaa:	9103      	str	r1, [sp, #12]
 800afac:	2b00      	cmp	r3, #0
 800afae:	bfbb      	ittet	lt
 800afb0:	425b      	neglt	r3, r3
 800afb2:	f042 0202 	orrlt.w	r2, r2, #2
 800afb6:	9307      	strge	r3, [sp, #28]
 800afb8:	9307      	strlt	r3, [sp, #28]
 800afba:	bfb8      	it	lt
 800afbc:	9204      	strlt	r2, [sp, #16]
 800afbe:	7823      	ldrb	r3, [r4, #0]
 800afc0:	2b2e      	cmp	r3, #46	@ 0x2e
 800afc2:	d10a      	bne.n	800afda <_vfiprintf_r+0x156>
 800afc4:	7863      	ldrb	r3, [r4, #1]
 800afc6:	2b2a      	cmp	r3, #42	@ 0x2a
 800afc8:	d132      	bne.n	800b030 <_vfiprintf_r+0x1ac>
 800afca:	9b03      	ldr	r3, [sp, #12]
 800afcc:	1d1a      	adds	r2, r3, #4
 800afce:	681b      	ldr	r3, [r3, #0]
 800afd0:	9203      	str	r2, [sp, #12]
 800afd2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800afd6:	3402      	adds	r4, #2
 800afd8:	9305      	str	r3, [sp, #20]
 800afda:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800b0b0 <_vfiprintf_r+0x22c>
 800afde:	7821      	ldrb	r1, [r4, #0]
 800afe0:	2203      	movs	r2, #3
 800afe2:	4650      	mov	r0, sl
 800afe4:	f7f5 f8fc 	bl	80001e0 <memchr>
 800afe8:	b138      	cbz	r0, 800affa <_vfiprintf_r+0x176>
 800afea:	9b04      	ldr	r3, [sp, #16]
 800afec:	eba0 000a 	sub.w	r0, r0, sl
 800aff0:	2240      	movs	r2, #64	@ 0x40
 800aff2:	4082      	lsls	r2, r0
 800aff4:	4313      	orrs	r3, r2
 800aff6:	3401      	adds	r4, #1
 800aff8:	9304      	str	r3, [sp, #16]
 800affa:	f814 1b01 	ldrb.w	r1, [r4], #1
 800affe:	4829      	ldr	r0, [pc, #164]	@ (800b0a4 <_vfiprintf_r+0x220>)
 800b000:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b004:	2206      	movs	r2, #6
 800b006:	f7f5 f8eb 	bl	80001e0 <memchr>
 800b00a:	2800      	cmp	r0, #0
 800b00c:	d03f      	beq.n	800b08e <_vfiprintf_r+0x20a>
 800b00e:	4b26      	ldr	r3, [pc, #152]	@ (800b0a8 <_vfiprintf_r+0x224>)
 800b010:	bb1b      	cbnz	r3, 800b05a <_vfiprintf_r+0x1d6>
 800b012:	9b03      	ldr	r3, [sp, #12]
 800b014:	3307      	adds	r3, #7
 800b016:	f023 0307 	bic.w	r3, r3, #7
 800b01a:	3308      	adds	r3, #8
 800b01c:	9303      	str	r3, [sp, #12]
 800b01e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b020:	443b      	add	r3, r7
 800b022:	9309      	str	r3, [sp, #36]	@ 0x24
 800b024:	e76a      	b.n	800aefc <_vfiprintf_r+0x78>
 800b026:	fb0c 3202 	mla	r2, ip, r2, r3
 800b02a:	460c      	mov	r4, r1
 800b02c:	2001      	movs	r0, #1
 800b02e:	e7a8      	b.n	800af82 <_vfiprintf_r+0xfe>
 800b030:	2300      	movs	r3, #0
 800b032:	3401      	adds	r4, #1
 800b034:	9305      	str	r3, [sp, #20]
 800b036:	4619      	mov	r1, r3
 800b038:	f04f 0c0a 	mov.w	ip, #10
 800b03c:	4620      	mov	r0, r4
 800b03e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b042:	3a30      	subs	r2, #48	@ 0x30
 800b044:	2a09      	cmp	r2, #9
 800b046:	d903      	bls.n	800b050 <_vfiprintf_r+0x1cc>
 800b048:	2b00      	cmp	r3, #0
 800b04a:	d0c6      	beq.n	800afda <_vfiprintf_r+0x156>
 800b04c:	9105      	str	r1, [sp, #20]
 800b04e:	e7c4      	b.n	800afda <_vfiprintf_r+0x156>
 800b050:	fb0c 2101 	mla	r1, ip, r1, r2
 800b054:	4604      	mov	r4, r0
 800b056:	2301      	movs	r3, #1
 800b058:	e7f0      	b.n	800b03c <_vfiprintf_r+0x1b8>
 800b05a:	ab03      	add	r3, sp, #12
 800b05c:	9300      	str	r3, [sp, #0]
 800b05e:	462a      	mov	r2, r5
 800b060:	4b12      	ldr	r3, [pc, #72]	@ (800b0ac <_vfiprintf_r+0x228>)
 800b062:	a904      	add	r1, sp, #16
 800b064:	4630      	mov	r0, r6
 800b066:	f3af 8000 	nop.w
 800b06a:	4607      	mov	r7, r0
 800b06c:	1c78      	adds	r0, r7, #1
 800b06e:	d1d6      	bne.n	800b01e <_vfiprintf_r+0x19a>
 800b070:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b072:	07d9      	lsls	r1, r3, #31
 800b074:	d405      	bmi.n	800b082 <_vfiprintf_r+0x1fe>
 800b076:	89ab      	ldrh	r3, [r5, #12]
 800b078:	059a      	lsls	r2, r3, #22
 800b07a:	d402      	bmi.n	800b082 <_vfiprintf_r+0x1fe>
 800b07c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b07e:	f7ff fdbd 	bl	800abfc <__retarget_lock_release_recursive>
 800b082:	89ab      	ldrh	r3, [r5, #12]
 800b084:	065b      	lsls	r3, r3, #25
 800b086:	f53f af1f 	bmi.w	800aec8 <_vfiprintf_r+0x44>
 800b08a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b08c:	e71e      	b.n	800aecc <_vfiprintf_r+0x48>
 800b08e:	ab03      	add	r3, sp, #12
 800b090:	9300      	str	r3, [sp, #0]
 800b092:	462a      	mov	r2, r5
 800b094:	4b05      	ldr	r3, [pc, #20]	@ (800b0ac <_vfiprintf_r+0x228>)
 800b096:	a904      	add	r1, sp, #16
 800b098:	4630      	mov	r0, r6
 800b09a:	f000 f879 	bl	800b190 <_printf_i>
 800b09e:	e7e4      	b.n	800b06a <_vfiprintf_r+0x1e6>
 800b0a0:	0800ca8c 	.word	0x0800ca8c
 800b0a4:	0800ca96 	.word	0x0800ca96
 800b0a8:	00000000 	.word	0x00000000
 800b0ac:	0800ae5f 	.word	0x0800ae5f
 800b0b0:	0800ca92 	.word	0x0800ca92

0800b0b4 <_printf_common>:
 800b0b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b0b8:	4616      	mov	r6, r2
 800b0ba:	4698      	mov	r8, r3
 800b0bc:	688a      	ldr	r2, [r1, #8]
 800b0be:	690b      	ldr	r3, [r1, #16]
 800b0c0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b0c4:	4293      	cmp	r3, r2
 800b0c6:	bfb8      	it	lt
 800b0c8:	4613      	movlt	r3, r2
 800b0ca:	6033      	str	r3, [r6, #0]
 800b0cc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800b0d0:	4607      	mov	r7, r0
 800b0d2:	460c      	mov	r4, r1
 800b0d4:	b10a      	cbz	r2, 800b0da <_printf_common+0x26>
 800b0d6:	3301      	adds	r3, #1
 800b0d8:	6033      	str	r3, [r6, #0]
 800b0da:	6823      	ldr	r3, [r4, #0]
 800b0dc:	0699      	lsls	r1, r3, #26
 800b0de:	bf42      	ittt	mi
 800b0e0:	6833      	ldrmi	r3, [r6, #0]
 800b0e2:	3302      	addmi	r3, #2
 800b0e4:	6033      	strmi	r3, [r6, #0]
 800b0e6:	6825      	ldr	r5, [r4, #0]
 800b0e8:	f015 0506 	ands.w	r5, r5, #6
 800b0ec:	d106      	bne.n	800b0fc <_printf_common+0x48>
 800b0ee:	f104 0a19 	add.w	sl, r4, #25
 800b0f2:	68e3      	ldr	r3, [r4, #12]
 800b0f4:	6832      	ldr	r2, [r6, #0]
 800b0f6:	1a9b      	subs	r3, r3, r2
 800b0f8:	42ab      	cmp	r3, r5
 800b0fa:	dc26      	bgt.n	800b14a <_printf_common+0x96>
 800b0fc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b100:	6822      	ldr	r2, [r4, #0]
 800b102:	3b00      	subs	r3, #0
 800b104:	bf18      	it	ne
 800b106:	2301      	movne	r3, #1
 800b108:	0692      	lsls	r2, r2, #26
 800b10a:	d42b      	bmi.n	800b164 <_printf_common+0xb0>
 800b10c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800b110:	4641      	mov	r1, r8
 800b112:	4638      	mov	r0, r7
 800b114:	47c8      	blx	r9
 800b116:	3001      	adds	r0, #1
 800b118:	d01e      	beq.n	800b158 <_printf_common+0xa4>
 800b11a:	6823      	ldr	r3, [r4, #0]
 800b11c:	6922      	ldr	r2, [r4, #16]
 800b11e:	f003 0306 	and.w	r3, r3, #6
 800b122:	2b04      	cmp	r3, #4
 800b124:	bf02      	ittt	eq
 800b126:	68e5      	ldreq	r5, [r4, #12]
 800b128:	6833      	ldreq	r3, [r6, #0]
 800b12a:	1aed      	subeq	r5, r5, r3
 800b12c:	68a3      	ldr	r3, [r4, #8]
 800b12e:	bf0c      	ite	eq
 800b130:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b134:	2500      	movne	r5, #0
 800b136:	4293      	cmp	r3, r2
 800b138:	bfc4      	itt	gt
 800b13a:	1a9b      	subgt	r3, r3, r2
 800b13c:	18ed      	addgt	r5, r5, r3
 800b13e:	2600      	movs	r6, #0
 800b140:	341a      	adds	r4, #26
 800b142:	42b5      	cmp	r5, r6
 800b144:	d11a      	bne.n	800b17c <_printf_common+0xc8>
 800b146:	2000      	movs	r0, #0
 800b148:	e008      	b.n	800b15c <_printf_common+0xa8>
 800b14a:	2301      	movs	r3, #1
 800b14c:	4652      	mov	r2, sl
 800b14e:	4641      	mov	r1, r8
 800b150:	4638      	mov	r0, r7
 800b152:	47c8      	blx	r9
 800b154:	3001      	adds	r0, #1
 800b156:	d103      	bne.n	800b160 <_printf_common+0xac>
 800b158:	f04f 30ff 	mov.w	r0, #4294967295
 800b15c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b160:	3501      	adds	r5, #1
 800b162:	e7c6      	b.n	800b0f2 <_printf_common+0x3e>
 800b164:	18e1      	adds	r1, r4, r3
 800b166:	1c5a      	adds	r2, r3, #1
 800b168:	2030      	movs	r0, #48	@ 0x30
 800b16a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b16e:	4422      	add	r2, r4
 800b170:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b174:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b178:	3302      	adds	r3, #2
 800b17a:	e7c7      	b.n	800b10c <_printf_common+0x58>
 800b17c:	2301      	movs	r3, #1
 800b17e:	4622      	mov	r2, r4
 800b180:	4641      	mov	r1, r8
 800b182:	4638      	mov	r0, r7
 800b184:	47c8      	blx	r9
 800b186:	3001      	adds	r0, #1
 800b188:	d0e6      	beq.n	800b158 <_printf_common+0xa4>
 800b18a:	3601      	adds	r6, #1
 800b18c:	e7d9      	b.n	800b142 <_printf_common+0x8e>
	...

0800b190 <_printf_i>:
 800b190:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b194:	7e0f      	ldrb	r7, [r1, #24]
 800b196:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b198:	2f78      	cmp	r7, #120	@ 0x78
 800b19a:	4691      	mov	r9, r2
 800b19c:	4680      	mov	r8, r0
 800b19e:	460c      	mov	r4, r1
 800b1a0:	469a      	mov	sl, r3
 800b1a2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b1a6:	d807      	bhi.n	800b1b8 <_printf_i+0x28>
 800b1a8:	2f62      	cmp	r7, #98	@ 0x62
 800b1aa:	d80a      	bhi.n	800b1c2 <_printf_i+0x32>
 800b1ac:	2f00      	cmp	r7, #0
 800b1ae:	f000 80d1 	beq.w	800b354 <_printf_i+0x1c4>
 800b1b2:	2f58      	cmp	r7, #88	@ 0x58
 800b1b4:	f000 80b8 	beq.w	800b328 <_printf_i+0x198>
 800b1b8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b1bc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800b1c0:	e03a      	b.n	800b238 <_printf_i+0xa8>
 800b1c2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800b1c6:	2b15      	cmp	r3, #21
 800b1c8:	d8f6      	bhi.n	800b1b8 <_printf_i+0x28>
 800b1ca:	a101      	add	r1, pc, #4	@ (adr r1, 800b1d0 <_printf_i+0x40>)
 800b1cc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b1d0:	0800b229 	.word	0x0800b229
 800b1d4:	0800b23d 	.word	0x0800b23d
 800b1d8:	0800b1b9 	.word	0x0800b1b9
 800b1dc:	0800b1b9 	.word	0x0800b1b9
 800b1e0:	0800b1b9 	.word	0x0800b1b9
 800b1e4:	0800b1b9 	.word	0x0800b1b9
 800b1e8:	0800b23d 	.word	0x0800b23d
 800b1ec:	0800b1b9 	.word	0x0800b1b9
 800b1f0:	0800b1b9 	.word	0x0800b1b9
 800b1f4:	0800b1b9 	.word	0x0800b1b9
 800b1f8:	0800b1b9 	.word	0x0800b1b9
 800b1fc:	0800b33b 	.word	0x0800b33b
 800b200:	0800b267 	.word	0x0800b267
 800b204:	0800b2f5 	.word	0x0800b2f5
 800b208:	0800b1b9 	.word	0x0800b1b9
 800b20c:	0800b1b9 	.word	0x0800b1b9
 800b210:	0800b35d 	.word	0x0800b35d
 800b214:	0800b1b9 	.word	0x0800b1b9
 800b218:	0800b267 	.word	0x0800b267
 800b21c:	0800b1b9 	.word	0x0800b1b9
 800b220:	0800b1b9 	.word	0x0800b1b9
 800b224:	0800b2fd 	.word	0x0800b2fd
 800b228:	6833      	ldr	r3, [r6, #0]
 800b22a:	1d1a      	adds	r2, r3, #4
 800b22c:	681b      	ldr	r3, [r3, #0]
 800b22e:	6032      	str	r2, [r6, #0]
 800b230:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b234:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b238:	2301      	movs	r3, #1
 800b23a:	e09c      	b.n	800b376 <_printf_i+0x1e6>
 800b23c:	6833      	ldr	r3, [r6, #0]
 800b23e:	6820      	ldr	r0, [r4, #0]
 800b240:	1d19      	adds	r1, r3, #4
 800b242:	6031      	str	r1, [r6, #0]
 800b244:	0606      	lsls	r6, r0, #24
 800b246:	d501      	bpl.n	800b24c <_printf_i+0xbc>
 800b248:	681d      	ldr	r5, [r3, #0]
 800b24a:	e003      	b.n	800b254 <_printf_i+0xc4>
 800b24c:	0645      	lsls	r5, r0, #25
 800b24e:	d5fb      	bpl.n	800b248 <_printf_i+0xb8>
 800b250:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b254:	2d00      	cmp	r5, #0
 800b256:	da03      	bge.n	800b260 <_printf_i+0xd0>
 800b258:	232d      	movs	r3, #45	@ 0x2d
 800b25a:	426d      	negs	r5, r5
 800b25c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b260:	4858      	ldr	r0, [pc, #352]	@ (800b3c4 <_printf_i+0x234>)
 800b262:	230a      	movs	r3, #10
 800b264:	e011      	b.n	800b28a <_printf_i+0xfa>
 800b266:	6821      	ldr	r1, [r4, #0]
 800b268:	6833      	ldr	r3, [r6, #0]
 800b26a:	0608      	lsls	r0, r1, #24
 800b26c:	f853 5b04 	ldr.w	r5, [r3], #4
 800b270:	d402      	bmi.n	800b278 <_printf_i+0xe8>
 800b272:	0649      	lsls	r1, r1, #25
 800b274:	bf48      	it	mi
 800b276:	b2ad      	uxthmi	r5, r5
 800b278:	2f6f      	cmp	r7, #111	@ 0x6f
 800b27a:	4852      	ldr	r0, [pc, #328]	@ (800b3c4 <_printf_i+0x234>)
 800b27c:	6033      	str	r3, [r6, #0]
 800b27e:	bf14      	ite	ne
 800b280:	230a      	movne	r3, #10
 800b282:	2308      	moveq	r3, #8
 800b284:	2100      	movs	r1, #0
 800b286:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b28a:	6866      	ldr	r6, [r4, #4]
 800b28c:	60a6      	str	r6, [r4, #8]
 800b28e:	2e00      	cmp	r6, #0
 800b290:	db05      	blt.n	800b29e <_printf_i+0x10e>
 800b292:	6821      	ldr	r1, [r4, #0]
 800b294:	432e      	orrs	r6, r5
 800b296:	f021 0104 	bic.w	r1, r1, #4
 800b29a:	6021      	str	r1, [r4, #0]
 800b29c:	d04b      	beq.n	800b336 <_printf_i+0x1a6>
 800b29e:	4616      	mov	r6, r2
 800b2a0:	fbb5 f1f3 	udiv	r1, r5, r3
 800b2a4:	fb03 5711 	mls	r7, r3, r1, r5
 800b2a8:	5dc7      	ldrb	r7, [r0, r7]
 800b2aa:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b2ae:	462f      	mov	r7, r5
 800b2b0:	42bb      	cmp	r3, r7
 800b2b2:	460d      	mov	r5, r1
 800b2b4:	d9f4      	bls.n	800b2a0 <_printf_i+0x110>
 800b2b6:	2b08      	cmp	r3, #8
 800b2b8:	d10b      	bne.n	800b2d2 <_printf_i+0x142>
 800b2ba:	6823      	ldr	r3, [r4, #0]
 800b2bc:	07df      	lsls	r7, r3, #31
 800b2be:	d508      	bpl.n	800b2d2 <_printf_i+0x142>
 800b2c0:	6923      	ldr	r3, [r4, #16]
 800b2c2:	6861      	ldr	r1, [r4, #4]
 800b2c4:	4299      	cmp	r1, r3
 800b2c6:	bfde      	ittt	le
 800b2c8:	2330      	movle	r3, #48	@ 0x30
 800b2ca:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b2ce:	f106 36ff 	addle.w	r6, r6, #4294967295
 800b2d2:	1b92      	subs	r2, r2, r6
 800b2d4:	6122      	str	r2, [r4, #16]
 800b2d6:	f8cd a000 	str.w	sl, [sp]
 800b2da:	464b      	mov	r3, r9
 800b2dc:	aa03      	add	r2, sp, #12
 800b2de:	4621      	mov	r1, r4
 800b2e0:	4640      	mov	r0, r8
 800b2e2:	f7ff fee7 	bl	800b0b4 <_printf_common>
 800b2e6:	3001      	adds	r0, #1
 800b2e8:	d14a      	bne.n	800b380 <_printf_i+0x1f0>
 800b2ea:	f04f 30ff 	mov.w	r0, #4294967295
 800b2ee:	b004      	add	sp, #16
 800b2f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b2f4:	6823      	ldr	r3, [r4, #0]
 800b2f6:	f043 0320 	orr.w	r3, r3, #32
 800b2fa:	6023      	str	r3, [r4, #0]
 800b2fc:	4832      	ldr	r0, [pc, #200]	@ (800b3c8 <_printf_i+0x238>)
 800b2fe:	2778      	movs	r7, #120	@ 0x78
 800b300:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b304:	6823      	ldr	r3, [r4, #0]
 800b306:	6831      	ldr	r1, [r6, #0]
 800b308:	061f      	lsls	r7, r3, #24
 800b30a:	f851 5b04 	ldr.w	r5, [r1], #4
 800b30e:	d402      	bmi.n	800b316 <_printf_i+0x186>
 800b310:	065f      	lsls	r7, r3, #25
 800b312:	bf48      	it	mi
 800b314:	b2ad      	uxthmi	r5, r5
 800b316:	6031      	str	r1, [r6, #0]
 800b318:	07d9      	lsls	r1, r3, #31
 800b31a:	bf44      	itt	mi
 800b31c:	f043 0320 	orrmi.w	r3, r3, #32
 800b320:	6023      	strmi	r3, [r4, #0]
 800b322:	b11d      	cbz	r5, 800b32c <_printf_i+0x19c>
 800b324:	2310      	movs	r3, #16
 800b326:	e7ad      	b.n	800b284 <_printf_i+0xf4>
 800b328:	4826      	ldr	r0, [pc, #152]	@ (800b3c4 <_printf_i+0x234>)
 800b32a:	e7e9      	b.n	800b300 <_printf_i+0x170>
 800b32c:	6823      	ldr	r3, [r4, #0]
 800b32e:	f023 0320 	bic.w	r3, r3, #32
 800b332:	6023      	str	r3, [r4, #0]
 800b334:	e7f6      	b.n	800b324 <_printf_i+0x194>
 800b336:	4616      	mov	r6, r2
 800b338:	e7bd      	b.n	800b2b6 <_printf_i+0x126>
 800b33a:	6833      	ldr	r3, [r6, #0]
 800b33c:	6825      	ldr	r5, [r4, #0]
 800b33e:	6961      	ldr	r1, [r4, #20]
 800b340:	1d18      	adds	r0, r3, #4
 800b342:	6030      	str	r0, [r6, #0]
 800b344:	062e      	lsls	r6, r5, #24
 800b346:	681b      	ldr	r3, [r3, #0]
 800b348:	d501      	bpl.n	800b34e <_printf_i+0x1be>
 800b34a:	6019      	str	r1, [r3, #0]
 800b34c:	e002      	b.n	800b354 <_printf_i+0x1c4>
 800b34e:	0668      	lsls	r0, r5, #25
 800b350:	d5fb      	bpl.n	800b34a <_printf_i+0x1ba>
 800b352:	8019      	strh	r1, [r3, #0]
 800b354:	2300      	movs	r3, #0
 800b356:	6123      	str	r3, [r4, #16]
 800b358:	4616      	mov	r6, r2
 800b35a:	e7bc      	b.n	800b2d6 <_printf_i+0x146>
 800b35c:	6833      	ldr	r3, [r6, #0]
 800b35e:	1d1a      	adds	r2, r3, #4
 800b360:	6032      	str	r2, [r6, #0]
 800b362:	681e      	ldr	r6, [r3, #0]
 800b364:	6862      	ldr	r2, [r4, #4]
 800b366:	2100      	movs	r1, #0
 800b368:	4630      	mov	r0, r6
 800b36a:	f7f4 ff39 	bl	80001e0 <memchr>
 800b36e:	b108      	cbz	r0, 800b374 <_printf_i+0x1e4>
 800b370:	1b80      	subs	r0, r0, r6
 800b372:	6060      	str	r0, [r4, #4]
 800b374:	6863      	ldr	r3, [r4, #4]
 800b376:	6123      	str	r3, [r4, #16]
 800b378:	2300      	movs	r3, #0
 800b37a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b37e:	e7aa      	b.n	800b2d6 <_printf_i+0x146>
 800b380:	6923      	ldr	r3, [r4, #16]
 800b382:	4632      	mov	r2, r6
 800b384:	4649      	mov	r1, r9
 800b386:	4640      	mov	r0, r8
 800b388:	47d0      	blx	sl
 800b38a:	3001      	adds	r0, #1
 800b38c:	d0ad      	beq.n	800b2ea <_printf_i+0x15a>
 800b38e:	6823      	ldr	r3, [r4, #0]
 800b390:	079b      	lsls	r3, r3, #30
 800b392:	d413      	bmi.n	800b3bc <_printf_i+0x22c>
 800b394:	68e0      	ldr	r0, [r4, #12]
 800b396:	9b03      	ldr	r3, [sp, #12]
 800b398:	4298      	cmp	r0, r3
 800b39a:	bfb8      	it	lt
 800b39c:	4618      	movlt	r0, r3
 800b39e:	e7a6      	b.n	800b2ee <_printf_i+0x15e>
 800b3a0:	2301      	movs	r3, #1
 800b3a2:	4632      	mov	r2, r6
 800b3a4:	4649      	mov	r1, r9
 800b3a6:	4640      	mov	r0, r8
 800b3a8:	47d0      	blx	sl
 800b3aa:	3001      	adds	r0, #1
 800b3ac:	d09d      	beq.n	800b2ea <_printf_i+0x15a>
 800b3ae:	3501      	adds	r5, #1
 800b3b0:	68e3      	ldr	r3, [r4, #12]
 800b3b2:	9903      	ldr	r1, [sp, #12]
 800b3b4:	1a5b      	subs	r3, r3, r1
 800b3b6:	42ab      	cmp	r3, r5
 800b3b8:	dcf2      	bgt.n	800b3a0 <_printf_i+0x210>
 800b3ba:	e7eb      	b.n	800b394 <_printf_i+0x204>
 800b3bc:	2500      	movs	r5, #0
 800b3be:	f104 0619 	add.w	r6, r4, #25
 800b3c2:	e7f5      	b.n	800b3b0 <_printf_i+0x220>
 800b3c4:	0800ca9d 	.word	0x0800ca9d
 800b3c8:	0800caae 	.word	0x0800caae

0800b3cc <__sflush_r>:
 800b3cc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b3d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b3d4:	0716      	lsls	r6, r2, #28
 800b3d6:	4605      	mov	r5, r0
 800b3d8:	460c      	mov	r4, r1
 800b3da:	d454      	bmi.n	800b486 <__sflush_r+0xba>
 800b3dc:	684b      	ldr	r3, [r1, #4]
 800b3de:	2b00      	cmp	r3, #0
 800b3e0:	dc02      	bgt.n	800b3e8 <__sflush_r+0x1c>
 800b3e2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800b3e4:	2b00      	cmp	r3, #0
 800b3e6:	dd48      	ble.n	800b47a <__sflush_r+0xae>
 800b3e8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b3ea:	2e00      	cmp	r6, #0
 800b3ec:	d045      	beq.n	800b47a <__sflush_r+0xae>
 800b3ee:	2300      	movs	r3, #0
 800b3f0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800b3f4:	682f      	ldr	r7, [r5, #0]
 800b3f6:	6a21      	ldr	r1, [r4, #32]
 800b3f8:	602b      	str	r3, [r5, #0]
 800b3fa:	d030      	beq.n	800b45e <__sflush_r+0x92>
 800b3fc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800b3fe:	89a3      	ldrh	r3, [r4, #12]
 800b400:	0759      	lsls	r1, r3, #29
 800b402:	d505      	bpl.n	800b410 <__sflush_r+0x44>
 800b404:	6863      	ldr	r3, [r4, #4]
 800b406:	1ad2      	subs	r2, r2, r3
 800b408:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b40a:	b10b      	cbz	r3, 800b410 <__sflush_r+0x44>
 800b40c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800b40e:	1ad2      	subs	r2, r2, r3
 800b410:	2300      	movs	r3, #0
 800b412:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b414:	6a21      	ldr	r1, [r4, #32]
 800b416:	4628      	mov	r0, r5
 800b418:	47b0      	blx	r6
 800b41a:	1c43      	adds	r3, r0, #1
 800b41c:	89a3      	ldrh	r3, [r4, #12]
 800b41e:	d106      	bne.n	800b42e <__sflush_r+0x62>
 800b420:	6829      	ldr	r1, [r5, #0]
 800b422:	291d      	cmp	r1, #29
 800b424:	d82b      	bhi.n	800b47e <__sflush_r+0xb2>
 800b426:	4a2a      	ldr	r2, [pc, #168]	@ (800b4d0 <__sflush_r+0x104>)
 800b428:	40ca      	lsrs	r2, r1
 800b42a:	07d6      	lsls	r6, r2, #31
 800b42c:	d527      	bpl.n	800b47e <__sflush_r+0xb2>
 800b42e:	2200      	movs	r2, #0
 800b430:	6062      	str	r2, [r4, #4]
 800b432:	04d9      	lsls	r1, r3, #19
 800b434:	6922      	ldr	r2, [r4, #16]
 800b436:	6022      	str	r2, [r4, #0]
 800b438:	d504      	bpl.n	800b444 <__sflush_r+0x78>
 800b43a:	1c42      	adds	r2, r0, #1
 800b43c:	d101      	bne.n	800b442 <__sflush_r+0x76>
 800b43e:	682b      	ldr	r3, [r5, #0]
 800b440:	b903      	cbnz	r3, 800b444 <__sflush_r+0x78>
 800b442:	6560      	str	r0, [r4, #84]	@ 0x54
 800b444:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b446:	602f      	str	r7, [r5, #0]
 800b448:	b1b9      	cbz	r1, 800b47a <__sflush_r+0xae>
 800b44a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b44e:	4299      	cmp	r1, r3
 800b450:	d002      	beq.n	800b458 <__sflush_r+0x8c>
 800b452:	4628      	mov	r0, r5
 800b454:	f7ff fbf4 	bl	800ac40 <_free_r>
 800b458:	2300      	movs	r3, #0
 800b45a:	6363      	str	r3, [r4, #52]	@ 0x34
 800b45c:	e00d      	b.n	800b47a <__sflush_r+0xae>
 800b45e:	2301      	movs	r3, #1
 800b460:	4628      	mov	r0, r5
 800b462:	47b0      	blx	r6
 800b464:	4602      	mov	r2, r0
 800b466:	1c50      	adds	r0, r2, #1
 800b468:	d1c9      	bne.n	800b3fe <__sflush_r+0x32>
 800b46a:	682b      	ldr	r3, [r5, #0]
 800b46c:	2b00      	cmp	r3, #0
 800b46e:	d0c6      	beq.n	800b3fe <__sflush_r+0x32>
 800b470:	2b1d      	cmp	r3, #29
 800b472:	d001      	beq.n	800b478 <__sflush_r+0xac>
 800b474:	2b16      	cmp	r3, #22
 800b476:	d11e      	bne.n	800b4b6 <__sflush_r+0xea>
 800b478:	602f      	str	r7, [r5, #0]
 800b47a:	2000      	movs	r0, #0
 800b47c:	e022      	b.n	800b4c4 <__sflush_r+0xf8>
 800b47e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b482:	b21b      	sxth	r3, r3
 800b484:	e01b      	b.n	800b4be <__sflush_r+0xf2>
 800b486:	690f      	ldr	r7, [r1, #16]
 800b488:	2f00      	cmp	r7, #0
 800b48a:	d0f6      	beq.n	800b47a <__sflush_r+0xae>
 800b48c:	0793      	lsls	r3, r2, #30
 800b48e:	680e      	ldr	r6, [r1, #0]
 800b490:	bf08      	it	eq
 800b492:	694b      	ldreq	r3, [r1, #20]
 800b494:	600f      	str	r7, [r1, #0]
 800b496:	bf18      	it	ne
 800b498:	2300      	movne	r3, #0
 800b49a:	eba6 0807 	sub.w	r8, r6, r7
 800b49e:	608b      	str	r3, [r1, #8]
 800b4a0:	f1b8 0f00 	cmp.w	r8, #0
 800b4a4:	dde9      	ble.n	800b47a <__sflush_r+0xae>
 800b4a6:	6a21      	ldr	r1, [r4, #32]
 800b4a8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800b4aa:	4643      	mov	r3, r8
 800b4ac:	463a      	mov	r2, r7
 800b4ae:	4628      	mov	r0, r5
 800b4b0:	47b0      	blx	r6
 800b4b2:	2800      	cmp	r0, #0
 800b4b4:	dc08      	bgt.n	800b4c8 <__sflush_r+0xfc>
 800b4b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b4ba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b4be:	81a3      	strh	r3, [r4, #12]
 800b4c0:	f04f 30ff 	mov.w	r0, #4294967295
 800b4c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b4c8:	4407      	add	r7, r0
 800b4ca:	eba8 0800 	sub.w	r8, r8, r0
 800b4ce:	e7e7      	b.n	800b4a0 <__sflush_r+0xd4>
 800b4d0:	20400001 	.word	0x20400001

0800b4d4 <_fflush_r>:
 800b4d4:	b538      	push	{r3, r4, r5, lr}
 800b4d6:	690b      	ldr	r3, [r1, #16]
 800b4d8:	4605      	mov	r5, r0
 800b4da:	460c      	mov	r4, r1
 800b4dc:	b913      	cbnz	r3, 800b4e4 <_fflush_r+0x10>
 800b4de:	2500      	movs	r5, #0
 800b4e0:	4628      	mov	r0, r5
 800b4e2:	bd38      	pop	{r3, r4, r5, pc}
 800b4e4:	b118      	cbz	r0, 800b4ee <_fflush_r+0x1a>
 800b4e6:	6a03      	ldr	r3, [r0, #32]
 800b4e8:	b90b      	cbnz	r3, 800b4ee <_fflush_r+0x1a>
 800b4ea:	f7ff fa5d 	bl	800a9a8 <__sinit>
 800b4ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b4f2:	2b00      	cmp	r3, #0
 800b4f4:	d0f3      	beq.n	800b4de <_fflush_r+0xa>
 800b4f6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800b4f8:	07d0      	lsls	r0, r2, #31
 800b4fa:	d404      	bmi.n	800b506 <_fflush_r+0x32>
 800b4fc:	0599      	lsls	r1, r3, #22
 800b4fe:	d402      	bmi.n	800b506 <_fflush_r+0x32>
 800b500:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b502:	f7ff fb7a 	bl	800abfa <__retarget_lock_acquire_recursive>
 800b506:	4628      	mov	r0, r5
 800b508:	4621      	mov	r1, r4
 800b50a:	f7ff ff5f 	bl	800b3cc <__sflush_r>
 800b50e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b510:	07da      	lsls	r2, r3, #31
 800b512:	4605      	mov	r5, r0
 800b514:	d4e4      	bmi.n	800b4e0 <_fflush_r+0xc>
 800b516:	89a3      	ldrh	r3, [r4, #12]
 800b518:	059b      	lsls	r3, r3, #22
 800b51a:	d4e1      	bmi.n	800b4e0 <_fflush_r+0xc>
 800b51c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b51e:	f7ff fb6d 	bl	800abfc <__retarget_lock_release_recursive>
 800b522:	e7dd      	b.n	800b4e0 <_fflush_r+0xc>

0800b524 <__swbuf_r>:
 800b524:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b526:	460e      	mov	r6, r1
 800b528:	4614      	mov	r4, r2
 800b52a:	4605      	mov	r5, r0
 800b52c:	b118      	cbz	r0, 800b536 <__swbuf_r+0x12>
 800b52e:	6a03      	ldr	r3, [r0, #32]
 800b530:	b90b      	cbnz	r3, 800b536 <__swbuf_r+0x12>
 800b532:	f7ff fa39 	bl	800a9a8 <__sinit>
 800b536:	69a3      	ldr	r3, [r4, #24]
 800b538:	60a3      	str	r3, [r4, #8]
 800b53a:	89a3      	ldrh	r3, [r4, #12]
 800b53c:	071a      	lsls	r2, r3, #28
 800b53e:	d501      	bpl.n	800b544 <__swbuf_r+0x20>
 800b540:	6923      	ldr	r3, [r4, #16]
 800b542:	b943      	cbnz	r3, 800b556 <__swbuf_r+0x32>
 800b544:	4621      	mov	r1, r4
 800b546:	4628      	mov	r0, r5
 800b548:	f000 f82a 	bl	800b5a0 <__swsetup_r>
 800b54c:	b118      	cbz	r0, 800b556 <__swbuf_r+0x32>
 800b54e:	f04f 37ff 	mov.w	r7, #4294967295
 800b552:	4638      	mov	r0, r7
 800b554:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b556:	6823      	ldr	r3, [r4, #0]
 800b558:	6922      	ldr	r2, [r4, #16]
 800b55a:	1a98      	subs	r0, r3, r2
 800b55c:	6963      	ldr	r3, [r4, #20]
 800b55e:	b2f6      	uxtb	r6, r6
 800b560:	4283      	cmp	r3, r0
 800b562:	4637      	mov	r7, r6
 800b564:	dc05      	bgt.n	800b572 <__swbuf_r+0x4e>
 800b566:	4621      	mov	r1, r4
 800b568:	4628      	mov	r0, r5
 800b56a:	f7ff ffb3 	bl	800b4d4 <_fflush_r>
 800b56e:	2800      	cmp	r0, #0
 800b570:	d1ed      	bne.n	800b54e <__swbuf_r+0x2a>
 800b572:	68a3      	ldr	r3, [r4, #8]
 800b574:	3b01      	subs	r3, #1
 800b576:	60a3      	str	r3, [r4, #8]
 800b578:	6823      	ldr	r3, [r4, #0]
 800b57a:	1c5a      	adds	r2, r3, #1
 800b57c:	6022      	str	r2, [r4, #0]
 800b57e:	701e      	strb	r6, [r3, #0]
 800b580:	6962      	ldr	r2, [r4, #20]
 800b582:	1c43      	adds	r3, r0, #1
 800b584:	429a      	cmp	r2, r3
 800b586:	d004      	beq.n	800b592 <__swbuf_r+0x6e>
 800b588:	89a3      	ldrh	r3, [r4, #12]
 800b58a:	07db      	lsls	r3, r3, #31
 800b58c:	d5e1      	bpl.n	800b552 <__swbuf_r+0x2e>
 800b58e:	2e0a      	cmp	r6, #10
 800b590:	d1df      	bne.n	800b552 <__swbuf_r+0x2e>
 800b592:	4621      	mov	r1, r4
 800b594:	4628      	mov	r0, r5
 800b596:	f7ff ff9d 	bl	800b4d4 <_fflush_r>
 800b59a:	2800      	cmp	r0, #0
 800b59c:	d0d9      	beq.n	800b552 <__swbuf_r+0x2e>
 800b59e:	e7d6      	b.n	800b54e <__swbuf_r+0x2a>

0800b5a0 <__swsetup_r>:
 800b5a0:	b538      	push	{r3, r4, r5, lr}
 800b5a2:	4b29      	ldr	r3, [pc, #164]	@ (800b648 <__swsetup_r+0xa8>)
 800b5a4:	4605      	mov	r5, r0
 800b5a6:	6818      	ldr	r0, [r3, #0]
 800b5a8:	460c      	mov	r4, r1
 800b5aa:	b118      	cbz	r0, 800b5b4 <__swsetup_r+0x14>
 800b5ac:	6a03      	ldr	r3, [r0, #32]
 800b5ae:	b90b      	cbnz	r3, 800b5b4 <__swsetup_r+0x14>
 800b5b0:	f7ff f9fa 	bl	800a9a8 <__sinit>
 800b5b4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b5b8:	0719      	lsls	r1, r3, #28
 800b5ba:	d422      	bmi.n	800b602 <__swsetup_r+0x62>
 800b5bc:	06da      	lsls	r2, r3, #27
 800b5be:	d407      	bmi.n	800b5d0 <__swsetup_r+0x30>
 800b5c0:	2209      	movs	r2, #9
 800b5c2:	602a      	str	r2, [r5, #0]
 800b5c4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b5c8:	81a3      	strh	r3, [r4, #12]
 800b5ca:	f04f 30ff 	mov.w	r0, #4294967295
 800b5ce:	e033      	b.n	800b638 <__swsetup_r+0x98>
 800b5d0:	0758      	lsls	r0, r3, #29
 800b5d2:	d512      	bpl.n	800b5fa <__swsetup_r+0x5a>
 800b5d4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b5d6:	b141      	cbz	r1, 800b5ea <__swsetup_r+0x4a>
 800b5d8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b5dc:	4299      	cmp	r1, r3
 800b5de:	d002      	beq.n	800b5e6 <__swsetup_r+0x46>
 800b5e0:	4628      	mov	r0, r5
 800b5e2:	f7ff fb2d 	bl	800ac40 <_free_r>
 800b5e6:	2300      	movs	r3, #0
 800b5e8:	6363      	str	r3, [r4, #52]	@ 0x34
 800b5ea:	89a3      	ldrh	r3, [r4, #12]
 800b5ec:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800b5f0:	81a3      	strh	r3, [r4, #12]
 800b5f2:	2300      	movs	r3, #0
 800b5f4:	6063      	str	r3, [r4, #4]
 800b5f6:	6923      	ldr	r3, [r4, #16]
 800b5f8:	6023      	str	r3, [r4, #0]
 800b5fa:	89a3      	ldrh	r3, [r4, #12]
 800b5fc:	f043 0308 	orr.w	r3, r3, #8
 800b600:	81a3      	strh	r3, [r4, #12]
 800b602:	6923      	ldr	r3, [r4, #16]
 800b604:	b94b      	cbnz	r3, 800b61a <__swsetup_r+0x7a>
 800b606:	89a3      	ldrh	r3, [r4, #12]
 800b608:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800b60c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b610:	d003      	beq.n	800b61a <__swsetup_r+0x7a>
 800b612:	4621      	mov	r1, r4
 800b614:	4628      	mov	r0, r5
 800b616:	f000 f893 	bl	800b740 <__smakebuf_r>
 800b61a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b61e:	f013 0201 	ands.w	r2, r3, #1
 800b622:	d00a      	beq.n	800b63a <__swsetup_r+0x9a>
 800b624:	2200      	movs	r2, #0
 800b626:	60a2      	str	r2, [r4, #8]
 800b628:	6962      	ldr	r2, [r4, #20]
 800b62a:	4252      	negs	r2, r2
 800b62c:	61a2      	str	r2, [r4, #24]
 800b62e:	6922      	ldr	r2, [r4, #16]
 800b630:	b942      	cbnz	r2, 800b644 <__swsetup_r+0xa4>
 800b632:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800b636:	d1c5      	bne.n	800b5c4 <__swsetup_r+0x24>
 800b638:	bd38      	pop	{r3, r4, r5, pc}
 800b63a:	0799      	lsls	r1, r3, #30
 800b63c:	bf58      	it	pl
 800b63e:	6962      	ldrpl	r2, [r4, #20]
 800b640:	60a2      	str	r2, [r4, #8]
 800b642:	e7f4      	b.n	800b62e <__swsetup_r+0x8e>
 800b644:	2000      	movs	r0, #0
 800b646:	e7f7      	b.n	800b638 <__swsetup_r+0x98>
 800b648:	2000001c 	.word	0x2000001c

0800b64c <_raise_r>:
 800b64c:	291f      	cmp	r1, #31
 800b64e:	b538      	push	{r3, r4, r5, lr}
 800b650:	4605      	mov	r5, r0
 800b652:	460c      	mov	r4, r1
 800b654:	d904      	bls.n	800b660 <_raise_r+0x14>
 800b656:	2316      	movs	r3, #22
 800b658:	6003      	str	r3, [r0, #0]
 800b65a:	f04f 30ff 	mov.w	r0, #4294967295
 800b65e:	bd38      	pop	{r3, r4, r5, pc}
 800b660:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800b662:	b112      	cbz	r2, 800b66a <_raise_r+0x1e>
 800b664:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b668:	b94b      	cbnz	r3, 800b67e <_raise_r+0x32>
 800b66a:	4628      	mov	r0, r5
 800b66c:	f000 f830 	bl	800b6d0 <_getpid_r>
 800b670:	4622      	mov	r2, r4
 800b672:	4601      	mov	r1, r0
 800b674:	4628      	mov	r0, r5
 800b676:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b67a:	f000 b817 	b.w	800b6ac <_kill_r>
 800b67e:	2b01      	cmp	r3, #1
 800b680:	d00a      	beq.n	800b698 <_raise_r+0x4c>
 800b682:	1c59      	adds	r1, r3, #1
 800b684:	d103      	bne.n	800b68e <_raise_r+0x42>
 800b686:	2316      	movs	r3, #22
 800b688:	6003      	str	r3, [r0, #0]
 800b68a:	2001      	movs	r0, #1
 800b68c:	e7e7      	b.n	800b65e <_raise_r+0x12>
 800b68e:	2100      	movs	r1, #0
 800b690:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800b694:	4620      	mov	r0, r4
 800b696:	4798      	blx	r3
 800b698:	2000      	movs	r0, #0
 800b69a:	e7e0      	b.n	800b65e <_raise_r+0x12>

0800b69c <raise>:
 800b69c:	4b02      	ldr	r3, [pc, #8]	@ (800b6a8 <raise+0xc>)
 800b69e:	4601      	mov	r1, r0
 800b6a0:	6818      	ldr	r0, [r3, #0]
 800b6a2:	f7ff bfd3 	b.w	800b64c <_raise_r>
 800b6a6:	bf00      	nop
 800b6a8:	2000001c 	.word	0x2000001c

0800b6ac <_kill_r>:
 800b6ac:	b538      	push	{r3, r4, r5, lr}
 800b6ae:	4d07      	ldr	r5, [pc, #28]	@ (800b6cc <_kill_r+0x20>)
 800b6b0:	2300      	movs	r3, #0
 800b6b2:	4604      	mov	r4, r0
 800b6b4:	4608      	mov	r0, r1
 800b6b6:	4611      	mov	r1, r2
 800b6b8:	602b      	str	r3, [r5, #0]
 800b6ba:	f7fa f8f1 	bl	80058a0 <_kill>
 800b6be:	1c43      	adds	r3, r0, #1
 800b6c0:	d102      	bne.n	800b6c8 <_kill_r+0x1c>
 800b6c2:	682b      	ldr	r3, [r5, #0]
 800b6c4:	b103      	cbz	r3, 800b6c8 <_kill_r+0x1c>
 800b6c6:	6023      	str	r3, [r4, #0]
 800b6c8:	bd38      	pop	{r3, r4, r5, pc}
 800b6ca:	bf00      	nop
 800b6cc:	2000435c 	.word	0x2000435c

0800b6d0 <_getpid_r>:
 800b6d0:	f7fa b8de 	b.w	8005890 <_getpid>

0800b6d4 <_sbrk_r>:
 800b6d4:	b538      	push	{r3, r4, r5, lr}
 800b6d6:	4d06      	ldr	r5, [pc, #24]	@ (800b6f0 <_sbrk_r+0x1c>)
 800b6d8:	2300      	movs	r3, #0
 800b6da:	4604      	mov	r4, r0
 800b6dc:	4608      	mov	r0, r1
 800b6de:	602b      	str	r3, [r5, #0]
 800b6e0:	f7fa f94a 	bl	8005978 <_sbrk>
 800b6e4:	1c43      	adds	r3, r0, #1
 800b6e6:	d102      	bne.n	800b6ee <_sbrk_r+0x1a>
 800b6e8:	682b      	ldr	r3, [r5, #0]
 800b6ea:	b103      	cbz	r3, 800b6ee <_sbrk_r+0x1a>
 800b6ec:	6023      	str	r3, [r4, #0]
 800b6ee:	bd38      	pop	{r3, r4, r5, pc}
 800b6f0:	2000435c 	.word	0x2000435c

0800b6f4 <__swhatbuf_r>:
 800b6f4:	b570      	push	{r4, r5, r6, lr}
 800b6f6:	460c      	mov	r4, r1
 800b6f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b6fc:	2900      	cmp	r1, #0
 800b6fe:	b096      	sub	sp, #88	@ 0x58
 800b700:	4615      	mov	r5, r2
 800b702:	461e      	mov	r6, r3
 800b704:	da0d      	bge.n	800b722 <__swhatbuf_r+0x2e>
 800b706:	89a3      	ldrh	r3, [r4, #12]
 800b708:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800b70c:	f04f 0100 	mov.w	r1, #0
 800b710:	bf14      	ite	ne
 800b712:	2340      	movne	r3, #64	@ 0x40
 800b714:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800b718:	2000      	movs	r0, #0
 800b71a:	6031      	str	r1, [r6, #0]
 800b71c:	602b      	str	r3, [r5, #0]
 800b71e:	b016      	add	sp, #88	@ 0x58
 800b720:	bd70      	pop	{r4, r5, r6, pc}
 800b722:	466a      	mov	r2, sp
 800b724:	f000 f848 	bl	800b7b8 <_fstat_r>
 800b728:	2800      	cmp	r0, #0
 800b72a:	dbec      	blt.n	800b706 <__swhatbuf_r+0x12>
 800b72c:	9901      	ldr	r1, [sp, #4]
 800b72e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800b732:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800b736:	4259      	negs	r1, r3
 800b738:	4159      	adcs	r1, r3
 800b73a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b73e:	e7eb      	b.n	800b718 <__swhatbuf_r+0x24>

0800b740 <__smakebuf_r>:
 800b740:	898b      	ldrh	r3, [r1, #12]
 800b742:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b744:	079d      	lsls	r5, r3, #30
 800b746:	4606      	mov	r6, r0
 800b748:	460c      	mov	r4, r1
 800b74a:	d507      	bpl.n	800b75c <__smakebuf_r+0x1c>
 800b74c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800b750:	6023      	str	r3, [r4, #0]
 800b752:	6123      	str	r3, [r4, #16]
 800b754:	2301      	movs	r3, #1
 800b756:	6163      	str	r3, [r4, #20]
 800b758:	b003      	add	sp, #12
 800b75a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b75c:	ab01      	add	r3, sp, #4
 800b75e:	466a      	mov	r2, sp
 800b760:	f7ff ffc8 	bl	800b6f4 <__swhatbuf_r>
 800b764:	9f00      	ldr	r7, [sp, #0]
 800b766:	4605      	mov	r5, r0
 800b768:	4639      	mov	r1, r7
 800b76a:	4630      	mov	r0, r6
 800b76c:	f7ff fad4 	bl	800ad18 <_malloc_r>
 800b770:	b948      	cbnz	r0, 800b786 <__smakebuf_r+0x46>
 800b772:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b776:	059a      	lsls	r2, r3, #22
 800b778:	d4ee      	bmi.n	800b758 <__smakebuf_r+0x18>
 800b77a:	f023 0303 	bic.w	r3, r3, #3
 800b77e:	f043 0302 	orr.w	r3, r3, #2
 800b782:	81a3      	strh	r3, [r4, #12]
 800b784:	e7e2      	b.n	800b74c <__smakebuf_r+0xc>
 800b786:	89a3      	ldrh	r3, [r4, #12]
 800b788:	6020      	str	r0, [r4, #0]
 800b78a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b78e:	81a3      	strh	r3, [r4, #12]
 800b790:	9b01      	ldr	r3, [sp, #4]
 800b792:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800b796:	b15b      	cbz	r3, 800b7b0 <__smakebuf_r+0x70>
 800b798:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b79c:	4630      	mov	r0, r6
 800b79e:	f000 f81d 	bl	800b7dc <_isatty_r>
 800b7a2:	b128      	cbz	r0, 800b7b0 <__smakebuf_r+0x70>
 800b7a4:	89a3      	ldrh	r3, [r4, #12]
 800b7a6:	f023 0303 	bic.w	r3, r3, #3
 800b7aa:	f043 0301 	orr.w	r3, r3, #1
 800b7ae:	81a3      	strh	r3, [r4, #12]
 800b7b0:	89a3      	ldrh	r3, [r4, #12]
 800b7b2:	431d      	orrs	r5, r3
 800b7b4:	81a5      	strh	r5, [r4, #12]
 800b7b6:	e7cf      	b.n	800b758 <__smakebuf_r+0x18>

0800b7b8 <_fstat_r>:
 800b7b8:	b538      	push	{r3, r4, r5, lr}
 800b7ba:	4d07      	ldr	r5, [pc, #28]	@ (800b7d8 <_fstat_r+0x20>)
 800b7bc:	2300      	movs	r3, #0
 800b7be:	4604      	mov	r4, r0
 800b7c0:	4608      	mov	r0, r1
 800b7c2:	4611      	mov	r1, r2
 800b7c4:	602b      	str	r3, [r5, #0]
 800b7c6:	f7fa f8af 	bl	8005928 <_fstat>
 800b7ca:	1c43      	adds	r3, r0, #1
 800b7cc:	d102      	bne.n	800b7d4 <_fstat_r+0x1c>
 800b7ce:	682b      	ldr	r3, [r5, #0]
 800b7d0:	b103      	cbz	r3, 800b7d4 <_fstat_r+0x1c>
 800b7d2:	6023      	str	r3, [r4, #0]
 800b7d4:	bd38      	pop	{r3, r4, r5, pc}
 800b7d6:	bf00      	nop
 800b7d8:	2000435c 	.word	0x2000435c

0800b7dc <_isatty_r>:
 800b7dc:	b538      	push	{r3, r4, r5, lr}
 800b7de:	4d06      	ldr	r5, [pc, #24]	@ (800b7f8 <_isatty_r+0x1c>)
 800b7e0:	2300      	movs	r3, #0
 800b7e2:	4604      	mov	r4, r0
 800b7e4:	4608      	mov	r0, r1
 800b7e6:	602b      	str	r3, [r5, #0]
 800b7e8:	f7fa f8ae 	bl	8005948 <_isatty>
 800b7ec:	1c43      	adds	r3, r0, #1
 800b7ee:	d102      	bne.n	800b7f6 <_isatty_r+0x1a>
 800b7f0:	682b      	ldr	r3, [r5, #0]
 800b7f2:	b103      	cbz	r3, 800b7f6 <_isatty_r+0x1a>
 800b7f4:	6023      	str	r3, [r4, #0]
 800b7f6:	bd38      	pop	{r3, r4, r5, pc}
 800b7f8:	2000435c 	.word	0x2000435c

0800b7fc <asinf>:
 800b7fc:	b508      	push	{r3, lr}
 800b7fe:	ed2d 8b02 	vpush	{d8}
 800b802:	eeb0 8a40 	vmov.f32	s16, s0
 800b806:	f000 f857 	bl	800b8b8 <__ieee754_asinf>
 800b80a:	eeb4 8a48 	vcmp.f32	s16, s16
 800b80e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b812:	eef0 8a40 	vmov.f32	s17, s0
 800b816:	d615      	bvs.n	800b844 <asinf+0x48>
 800b818:	eeb0 0a48 	vmov.f32	s0, s16
 800b81c:	f000 f83a 	bl	800b894 <fabsf>
 800b820:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800b824:	eeb4 0ae7 	vcmpe.f32	s0, s15
 800b828:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b82c:	dd0a      	ble.n	800b844 <asinf+0x48>
 800b82e:	f7ff f9b9 	bl	800aba4 <__errno>
 800b832:	ecbd 8b02 	vpop	{d8}
 800b836:	2321      	movs	r3, #33	@ 0x21
 800b838:	6003      	str	r3, [r0, #0]
 800b83a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800b83e:	4804      	ldr	r0, [pc, #16]	@ (800b850 <asinf+0x54>)
 800b840:	f000 b830 	b.w	800b8a4 <nanf>
 800b844:	eeb0 0a68 	vmov.f32	s0, s17
 800b848:	ecbd 8b02 	vpop	{d8}
 800b84c:	bd08      	pop	{r3, pc}
 800b84e:	bf00      	nop
 800b850:	0800ca8b 	.word	0x0800ca8b

0800b854 <atan2f>:
 800b854:	f000 b914 	b.w	800ba80 <__ieee754_atan2f>

0800b858 <sqrtf>:
 800b858:	b508      	push	{r3, lr}
 800b85a:	ed2d 8b02 	vpush	{d8}
 800b85e:	eeb0 8a40 	vmov.f32	s16, s0
 800b862:	f000 f825 	bl	800b8b0 <__ieee754_sqrtf>
 800b866:	eeb4 8a48 	vcmp.f32	s16, s16
 800b86a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b86e:	d60c      	bvs.n	800b88a <sqrtf+0x32>
 800b870:	eddf 8a07 	vldr	s17, [pc, #28]	@ 800b890 <sqrtf+0x38>
 800b874:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800b878:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b87c:	d505      	bpl.n	800b88a <sqrtf+0x32>
 800b87e:	f7ff f991 	bl	800aba4 <__errno>
 800b882:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800b886:	2321      	movs	r3, #33	@ 0x21
 800b888:	6003      	str	r3, [r0, #0]
 800b88a:	ecbd 8b02 	vpop	{d8}
 800b88e:	bd08      	pop	{r3, pc}
 800b890:	00000000 	.word	0x00000000

0800b894 <fabsf>:
 800b894:	ee10 3a10 	vmov	r3, s0
 800b898:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b89c:	ee00 3a10 	vmov	s0, r3
 800b8a0:	4770      	bx	lr
	...

0800b8a4 <nanf>:
 800b8a4:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800b8ac <nanf+0x8>
 800b8a8:	4770      	bx	lr
 800b8aa:	bf00      	nop
 800b8ac:	7fc00000 	.word	0x7fc00000

0800b8b0 <__ieee754_sqrtf>:
 800b8b0:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800b8b4:	4770      	bx	lr
	...

0800b8b8 <__ieee754_asinf>:
 800b8b8:	b538      	push	{r3, r4, r5, lr}
 800b8ba:	ee10 5a10 	vmov	r5, s0
 800b8be:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 800b8c2:	f1b4 5f7e 	cmp.w	r4, #1065353216	@ 0x3f800000
 800b8c6:	ed2d 8b04 	vpush	{d8-d9}
 800b8ca:	d10c      	bne.n	800b8e6 <__ieee754_asinf+0x2e>
 800b8cc:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 800ba40 <__ieee754_asinf+0x188>
 800b8d0:	ed9f 7a5c 	vldr	s14, [pc, #368]	@ 800ba44 <__ieee754_asinf+0x18c>
 800b8d4:	ee60 7a27 	vmul.f32	s15, s0, s15
 800b8d8:	eee0 7a07 	vfma.f32	s15, s0, s14
 800b8dc:	eeb0 0a67 	vmov.f32	s0, s15
 800b8e0:	ecbd 8b04 	vpop	{d8-d9}
 800b8e4:	bd38      	pop	{r3, r4, r5, pc}
 800b8e6:	d904      	bls.n	800b8f2 <__ieee754_asinf+0x3a>
 800b8e8:	ee70 7a40 	vsub.f32	s15, s0, s0
 800b8ec:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 800b8f0:	e7f6      	b.n	800b8e0 <__ieee754_asinf+0x28>
 800b8f2:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 800b8f6:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 800b8fa:	d20b      	bcs.n	800b914 <__ieee754_asinf+0x5c>
 800b8fc:	f1b4 5f48 	cmp.w	r4, #838860800	@ 0x32000000
 800b900:	d252      	bcs.n	800b9a8 <__ieee754_asinf+0xf0>
 800b902:	eddf 7a51 	vldr	s15, [pc, #324]	@ 800ba48 <__ieee754_asinf+0x190>
 800b906:	ee70 7a27 	vadd.f32	s15, s0, s15
 800b90a:	eef4 7ae8 	vcmpe.f32	s15, s17
 800b90e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b912:	dce5      	bgt.n	800b8e0 <__ieee754_asinf+0x28>
 800b914:	f7ff ffbe 	bl	800b894 <fabsf>
 800b918:	ee38 8ac0 	vsub.f32	s16, s17, s0
 800b91c:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800b920:	ee28 8a27 	vmul.f32	s16, s16, s15
 800b924:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 800ba4c <__ieee754_asinf+0x194>
 800b928:	eddf 7a49 	vldr	s15, [pc, #292]	@ 800ba50 <__ieee754_asinf+0x198>
 800b92c:	ed9f 9a49 	vldr	s18, [pc, #292]	@ 800ba54 <__ieee754_asinf+0x19c>
 800b930:	eea8 7a27 	vfma.f32	s14, s16, s15
 800b934:	eddf 7a48 	vldr	s15, [pc, #288]	@ 800ba58 <__ieee754_asinf+0x1a0>
 800b938:	eee7 7a08 	vfma.f32	s15, s14, s16
 800b93c:	ed9f 7a47 	vldr	s14, [pc, #284]	@ 800ba5c <__ieee754_asinf+0x1a4>
 800b940:	eea7 7a88 	vfma.f32	s14, s15, s16
 800b944:	eddf 7a46 	vldr	s15, [pc, #280]	@ 800ba60 <__ieee754_asinf+0x1a8>
 800b948:	eee7 7a08 	vfma.f32	s15, s14, s16
 800b94c:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 800ba64 <__ieee754_asinf+0x1ac>
 800b950:	eea7 9a88 	vfma.f32	s18, s15, s16
 800b954:	eddf 7a44 	vldr	s15, [pc, #272]	@ 800ba68 <__ieee754_asinf+0x1b0>
 800b958:	eee8 7a07 	vfma.f32	s15, s16, s14
 800b95c:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 800ba6c <__ieee754_asinf+0x1b4>
 800b960:	eea7 7a88 	vfma.f32	s14, s15, s16
 800b964:	eddf 7a42 	vldr	s15, [pc, #264]	@ 800ba70 <__ieee754_asinf+0x1b8>
 800b968:	eee7 7a08 	vfma.f32	s15, s14, s16
 800b96c:	eeb0 0a48 	vmov.f32	s0, s16
 800b970:	eee7 8a88 	vfma.f32	s17, s15, s16
 800b974:	f7ff ff9c 	bl	800b8b0 <__ieee754_sqrtf>
 800b978:	4b3e      	ldr	r3, [pc, #248]	@ (800ba74 <__ieee754_asinf+0x1bc>)
 800b97a:	ee29 9a08 	vmul.f32	s18, s18, s16
 800b97e:	429c      	cmp	r4, r3
 800b980:	ee89 6a28 	vdiv.f32	s12, s18, s17
 800b984:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800b988:	d93d      	bls.n	800ba06 <__ieee754_asinf+0x14e>
 800b98a:	eea0 0a06 	vfma.f32	s0, s0, s12
 800b98e:	eddf 7a3a 	vldr	s15, [pc, #232]	@ 800ba78 <__ieee754_asinf+0x1c0>
 800b992:	eee0 7a26 	vfma.f32	s15, s0, s13
 800b996:	ed9f 0a2b 	vldr	s0, [pc, #172]	@ 800ba44 <__ieee754_asinf+0x18c>
 800b99a:	ee30 0a67 	vsub.f32	s0, s0, s15
 800b99e:	2d00      	cmp	r5, #0
 800b9a0:	bfd8      	it	le
 800b9a2:	eeb1 0a40 	vnegle.f32	s0, s0
 800b9a6:	e79b      	b.n	800b8e0 <__ieee754_asinf+0x28>
 800b9a8:	ee60 7a00 	vmul.f32	s15, s0, s0
 800b9ac:	eddf 6a28 	vldr	s13, [pc, #160]	@ 800ba50 <__ieee754_asinf+0x198>
 800b9b0:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 800ba4c <__ieee754_asinf+0x194>
 800b9b4:	ed9f 6a2b 	vldr	s12, [pc, #172]	@ 800ba64 <__ieee754_asinf+0x1ac>
 800b9b8:	eea7 7aa6 	vfma.f32	s14, s15, s13
 800b9bc:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800ba58 <__ieee754_asinf+0x1a0>
 800b9c0:	eee7 6a27 	vfma.f32	s13, s14, s15
 800b9c4:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 800ba5c <__ieee754_asinf+0x1a4>
 800b9c8:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800b9cc:	eddf 6a24 	vldr	s13, [pc, #144]	@ 800ba60 <__ieee754_asinf+0x1a8>
 800b9d0:	eee7 6a27 	vfma.f32	s13, s14, s15
 800b9d4:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 800ba54 <__ieee754_asinf+0x19c>
 800b9d8:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800b9dc:	eddf 6a22 	vldr	s13, [pc, #136]	@ 800ba68 <__ieee754_asinf+0x1b0>
 800b9e0:	eee7 6a86 	vfma.f32	s13, s15, s12
 800b9e4:	ed9f 6a21 	vldr	s12, [pc, #132]	@ 800ba6c <__ieee754_asinf+0x1b4>
 800b9e8:	eea6 6aa7 	vfma.f32	s12, s13, s15
 800b9ec:	eddf 6a20 	vldr	s13, [pc, #128]	@ 800ba70 <__ieee754_asinf+0x1b8>
 800b9f0:	eee6 6a27 	vfma.f32	s13, s12, s15
 800b9f4:	ee27 7a27 	vmul.f32	s14, s14, s15
 800b9f8:	eee6 8aa7 	vfma.f32	s17, s13, s15
 800b9fc:	eec7 7a28 	vdiv.f32	s15, s14, s17
 800ba00:	eea0 0a27 	vfma.f32	s0, s0, s15
 800ba04:	e76c      	b.n	800b8e0 <__ieee754_asinf+0x28>
 800ba06:	ee10 3a10 	vmov	r3, s0
 800ba0a:	f36f 030b 	bfc	r3, #0, #12
 800ba0e:	ee07 3a10 	vmov	s14, r3
 800ba12:	eea7 8a47 	vfms.f32	s16, s14, s14
 800ba16:	ee70 5a00 	vadd.f32	s11, s0, s0
 800ba1a:	ee30 0a07 	vadd.f32	s0, s0, s14
 800ba1e:	eddf 7a08 	vldr	s15, [pc, #32]	@ 800ba40 <__ieee754_asinf+0x188>
 800ba22:	ee88 5a00 	vdiv.f32	s10, s16, s0
 800ba26:	ed9f 0a15 	vldr	s0, [pc, #84]	@ 800ba7c <__ieee754_asinf+0x1c4>
 800ba2a:	eee5 7a66 	vfms.f32	s15, s10, s13
 800ba2e:	eed5 7a86 	vfnms.f32	s15, s11, s12
 800ba32:	eeb0 6a40 	vmov.f32	s12, s0
 800ba36:	eea7 6a66 	vfms.f32	s12, s14, s13
 800ba3a:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800ba3e:	e7ac      	b.n	800b99a <__ieee754_asinf+0xe2>
 800ba40:	b33bbd2e 	.word	0xb33bbd2e
 800ba44:	3fc90fdb 	.word	0x3fc90fdb
 800ba48:	7149f2ca 	.word	0x7149f2ca
 800ba4c:	3a4f7f04 	.word	0x3a4f7f04
 800ba50:	3811ef08 	.word	0x3811ef08
 800ba54:	3e2aaaab 	.word	0x3e2aaaab
 800ba58:	bd241146 	.word	0xbd241146
 800ba5c:	3e4e0aa8 	.word	0x3e4e0aa8
 800ba60:	bea6b090 	.word	0xbea6b090
 800ba64:	3d9dc62e 	.word	0x3d9dc62e
 800ba68:	bf303361 	.word	0xbf303361
 800ba6c:	4001572d 	.word	0x4001572d
 800ba70:	c019d139 	.word	0xc019d139
 800ba74:	3f799999 	.word	0x3f799999
 800ba78:	333bbd2e 	.word	0x333bbd2e
 800ba7c:	3f490fdb 	.word	0x3f490fdb

0800ba80 <__ieee754_atan2f>:
 800ba80:	ee10 2a90 	vmov	r2, s1
 800ba84:	f022 4100 	bic.w	r1, r2, #2147483648	@ 0x80000000
 800ba88:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800ba8c:	b510      	push	{r4, lr}
 800ba8e:	eef0 7a40 	vmov.f32	s15, s0
 800ba92:	d806      	bhi.n	800baa2 <__ieee754_atan2f+0x22>
 800ba94:	ee10 0a10 	vmov	r0, s0
 800ba98:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 800ba9c:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800baa0:	d904      	bls.n	800baac <__ieee754_atan2f+0x2c>
 800baa2:	ee77 7aa0 	vadd.f32	s15, s15, s1
 800baa6:	eeb0 0a67 	vmov.f32	s0, s15
 800baaa:	bd10      	pop	{r4, pc}
 800baac:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 800bab0:	d103      	bne.n	800baba <__ieee754_atan2f+0x3a>
 800bab2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bab6:	f000 b883 	b.w	800bbc0 <atanf>
 800baba:	1794      	asrs	r4, r2, #30
 800babc:	f004 0402 	and.w	r4, r4, #2
 800bac0:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 800bac4:	b943      	cbnz	r3, 800bad8 <__ieee754_atan2f+0x58>
 800bac6:	2c02      	cmp	r4, #2
 800bac8:	d05e      	beq.n	800bb88 <__ieee754_atan2f+0x108>
 800baca:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 800bb9c <__ieee754_atan2f+0x11c>
 800bace:	2c03      	cmp	r4, #3
 800bad0:	bf08      	it	eq
 800bad2:	eef0 7a47 	vmoveq.f32	s15, s14
 800bad6:	e7e6      	b.n	800baa6 <__ieee754_atan2f+0x26>
 800bad8:	b941      	cbnz	r1, 800baec <__ieee754_atan2f+0x6c>
 800bada:	eddf 7a31 	vldr	s15, [pc, #196]	@ 800bba0 <__ieee754_atan2f+0x120>
 800bade:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 800bba4 <__ieee754_atan2f+0x124>
 800bae2:	2800      	cmp	r0, #0
 800bae4:	bfa8      	it	ge
 800bae6:	eef0 7a47 	vmovge.f32	s15, s14
 800baea:	e7dc      	b.n	800baa6 <__ieee754_atan2f+0x26>
 800baec:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800baf0:	d110      	bne.n	800bb14 <__ieee754_atan2f+0x94>
 800baf2:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800baf6:	f104 34ff 	add.w	r4, r4, #4294967295
 800bafa:	d107      	bne.n	800bb0c <__ieee754_atan2f+0x8c>
 800bafc:	2c02      	cmp	r4, #2
 800bafe:	d846      	bhi.n	800bb8e <__ieee754_atan2f+0x10e>
 800bb00:	4b29      	ldr	r3, [pc, #164]	@ (800bba8 <__ieee754_atan2f+0x128>)
 800bb02:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800bb06:	edd3 7a00 	vldr	s15, [r3]
 800bb0a:	e7cc      	b.n	800baa6 <__ieee754_atan2f+0x26>
 800bb0c:	2c02      	cmp	r4, #2
 800bb0e:	d841      	bhi.n	800bb94 <__ieee754_atan2f+0x114>
 800bb10:	4b26      	ldr	r3, [pc, #152]	@ (800bbac <__ieee754_atan2f+0x12c>)
 800bb12:	e7f6      	b.n	800bb02 <__ieee754_atan2f+0x82>
 800bb14:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800bb18:	d0df      	beq.n	800bada <__ieee754_atan2f+0x5a>
 800bb1a:	1a5b      	subs	r3, r3, r1
 800bb1c:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 800bb20:	ea4f 51e3 	mov.w	r1, r3, asr #23
 800bb24:	da1a      	bge.n	800bb5c <__ieee754_atan2f+0xdc>
 800bb26:	2a00      	cmp	r2, #0
 800bb28:	da01      	bge.n	800bb2e <__ieee754_atan2f+0xae>
 800bb2a:	313c      	adds	r1, #60	@ 0x3c
 800bb2c:	db19      	blt.n	800bb62 <__ieee754_atan2f+0xe2>
 800bb2e:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 800bb32:	f7ff feaf 	bl	800b894 <fabsf>
 800bb36:	f000 f843 	bl	800bbc0 <atanf>
 800bb3a:	eef0 7a40 	vmov.f32	s15, s0
 800bb3e:	2c01      	cmp	r4, #1
 800bb40:	d012      	beq.n	800bb68 <__ieee754_atan2f+0xe8>
 800bb42:	2c02      	cmp	r4, #2
 800bb44:	d017      	beq.n	800bb76 <__ieee754_atan2f+0xf6>
 800bb46:	2c00      	cmp	r4, #0
 800bb48:	d0ad      	beq.n	800baa6 <__ieee754_atan2f+0x26>
 800bb4a:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 800bbb0 <__ieee754_atan2f+0x130>
 800bb4e:	ee77 7a87 	vadd.f32	s15, s15, s14
 800bb52:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 800bbb4 <__ieee754_atan2f+0x134>
 800bb56:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800bb5a:	e7a4      	b.n	800baa6 <__ieee754_atan2f+0x26>
 800bb5c:	eddf 7a11 	vldr	s15, [pc, #68]	@ 800bba4 <__ieee754_atan2f+0x124>
 800bb60:	e7ed      	b.n	800bb3e <__ieee754_atan2f+0xbe>
 800bb62:	eddf 7a15 	vldr	s15, [pc, #84]	@ 800bbb8 <__ieee754_atan2f+0x138>
 800bb66:	e7ea      	b.n	800bb3e <__ieee754_atan2f+0xbe>
 800bb68:	ee17 3a90 	vmov	r3, s15
 800bb6c:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800bb70:	ee07 3a90 	vmov	s15, r3
 800bb74:	e797      	b.n	800baa6 <__ieee754_atan2f+0x26>
 800bb76:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 800bbb0 <__ieee754_atan2f+0x130>
 800bb7a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800bb7e:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 800bbb4 <__ieee754_atan2f+0x134>
 800bb82:	ee77 7a67 	vsub.f32	s15, s14, s15
 800bb86:	e78e      	b.n	800baa6 <__ieee754_atan2f+0x26>
 800bb88:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 800bbb4 <__ieee754_atan2f+0x134>
 800bb8c:	e78b      	b.n	800baa6 <__ieee754_atan2f+0x26>
 800bb8e:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 800bbbc <__ieee754_atan2f+0x13c>
 800bb92:	e788      	b.n	800baa6 <__ieee754_atan2f+0x26>
 800bb94:	eddf 7a08 	vldr	s15, [pc, #32]	@ 800bbb8 <__ieee754_atan2f+0x138>
 800bb98:	e785      	b.n	800baa6 <__ieee754_atan2f+0x26>
 800bb9a:	bf00      	nop
 800bb9c:	c0490fdb 	.word	0xc0490fdb
 800bba0:	bfc90fdb 	.word	0xbfc90fdb
 800bba4:	3fc90fdb 	.word	0x3fc90fdb
 800bba8:	0800cacc 	.word	0x0800cacc
 800bbac:	0800cac0 	.word	0x0800cac0
 800bbb0:	33bbbd2e 	.word	0x33bbbd2e
 800bbb4:	40490fdb 	.word	0x40490fdb
 800bbb8:	00000000 	.word	0x00000000
 800bbbc:	3f490fdb 	.word	0x3f490fdb

0800bbc0 <atanf>:
 800bbc0:	b538      	push	{r3, r4, r5, lr}
 800bbc2:	ee10 5a10 	vmov	r5, s0
 800bbc6:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 800bbca:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 800bbce:	eef0 7a40 	vmov.f32	s15, s0
 800bbd2:	d310      	bcc.n	800bbf6 <atanf+0x36>
 800bbd4:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 800bbd8:	d904      	bls.n	800bbe4 <atanf+0x24>
 800bbda:	ee70 7a00 	vadd.f32	s15, s0, s0
 800bbde:	eeb0 0a67 	vmov.f32	s0, s15
 800bbe2:	bd38      	pop	{r3, r4, r5, pc}
 800bbe4:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 800bd1c <atanf+0x15c>
 800bbe8:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 800bd20 <atanf+0x160>
 800bbec:	2d00      	cmp	r5, #0
 800bbee:	bfc8      	it	gt
 800bbf0:	eef0 7a47 	vmovgt.f32	s15, s14
 800bbf4:	e7f3      	b.n	800bbde <atanf+0x1e>
 800bbf6:	4b4b      	ldr	r3, [pc, #300]	@ (800bd24 <atanf+0x164>)
 800bbf8:	429c      	cmp	r4, r3
 800bbfa:	d810      	bhi.n	800bc1e <atanf+0x5e>
 800bbfc:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 800bc00:	d20a      	bcs.n	800bc18 <atanf+0x58>
 800bc02:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 800bd28 <atanf+0x168>
 800bc06:	ee30 7a07 	vadd.f32	s14, s0, s14
 800bc0a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800bc0e:	eeb4 7ae6 	vcmpe.f32	s14, s13
 800bc12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bc16:	dce2      	bgt.n	800bbde <atanf+0x1e>
 800bc18:	f04f 33ff 	mov.w	r3, #4294967295
 800bc1c:	e013      	b.n	800bc46 <atanf+0x86>
 800bc1e:	f7ff fe39 	bl	800b894 <fabsf>
 800bc22:	4b42      	ldr	r3, [pc, #264]	@ (800bd2c <atanf+0x16c>)
 800bc24:	429c      	cmp	r4, r3
 800bc26:	d84f      	bhi.n	800bcc8 <atanf+0x108>
 800bc28:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 800bc2c:	429c      	cmp	r4, r3
 800bc2e:	d841      	bhi.n	800bcb4 <atanf+0xf4>
 800bc30:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 800bc34:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800bc38:	eea0 7a27 	vfma.f32	s14, s0, s15
 800bc3c:	2300      	movs	r3, #0
 800bc3e:	ee30 0a27 	vadd.f32	s0, s0, s15
 800bc42:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800bc46:	1c5a      	adds	r2, r3, #1
 800bc48:	ee27 6aa7 	vmul.f32	s12, s15, s15
 800bc4c:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 800bd30 <atanf+0x170>
 800bc50:	eddf 5a38 	vldr	s11, [pc, #224]	@ 800bd34 <atanf+0x174>
 800bc54:	ed9f 5a38 	vldr	s10, [pc, #224]	@ 800bd38 <atanf+0x178>
 800bc58:	ee66 6a06 	vmul.f32	s13, s12, s12
 800bc5c:	eee6 5a87 	vfma.f32	s11, s13, s14
 800bc60:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 800bd3c <atanf+0x17c>
 800bc64:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800bc68:	eddf 5a35 	vldr	s11, [pc, #212]	@ 800bd40 <atanf+0x180>
 800bc6c:	eee7 5a26 	vfma.f32	s11, s14, s13
 800bc70:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 800bd44 <atanf+0x184>
 800bc74:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800bc78:	eddf 5a33 	vldr	s11, [pc, #204]	@ 800bd48 <atanf+0x188>
 800bc7c:	eee7 5a26 	vfma.f32	s11, s14, s13
 800bc80:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 800bd4c <atanf+0x18c>
 800bc84:	eea6 5a87 	vfma.f32	s10, s13, s14
 800bc88:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 800bd50 <atanf+0x190>
 800bc8c:	eea5 7a26 	vfma.f32	s14, s10, s13
 800bc90:	ed9f 5a30 	vldr	s10, [pc, #192]	@ 800bd54 <atanf+0x194>
 800bc94:	eea7 5a26 	vfma.f32	s10, s14, s13
 800bc98:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 800bd58 <atanf+0x198>
 800bc9c:	eea5 7a26 	vfma.f32	s14, s10, s13
 800bca0:	ee27 7a26 	vmul.f32	s14, s14, s13
 800bca4:	eea5 7a86 	vfma.f32	s14, s11, s12
 800bca8:	ee27 7a87 	vmul.f32	s14, s15, s14
 800bcac:	d121      	bne.n	800bcf2 <atanf+0x132>
 800bcae:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800bcb2:	e794      	b.n	800bbde <atanf+0x1e>
 800bcb4:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800bcb8:	ee30 7a67 	vsub.f32	s14, s0, s15
 800bcbc:	ee30 0a27 	vadd.f32	s0, s0, s15
 800bcc0:	2301      	movs	r3, #1
 800bcc2:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800bcc6:	e7be      	b.n	800bc46 <atanf+0x86>
 800bcc8:	4b24      	ldr	r3, [pc, #144]	@ (800bd5c <atanf+0x19c>)
 800bcca:	429c      	cmp	r4, r3
 800bccc:	d80b      	bhi.n	800bce6 <atanf+0x126>
 800bcce:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 800bcd2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800bcd6:	eea0 7a27 	vfma.f32	s14, s0, s15
 800bcda:	2302      	movs	r3, #2
 800bcdc:	ee70 6a67 	vsub.f32	s13, s0, s15
 800bce0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800bce4:	e7af      	b.n	800bc46 <atanf+0x86>
 800bce6:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800bcea:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800bcee:	2303      	movs	r3, #3
 800bcf0:	e7a9      	b.n	800bc46 <atanf+0x86>
 800bcf2:	4a1b      	ldr	r2, [pc, #108]	@ (800bd60 <atanf+0x1a0>)
 800bcf4:	491b      	ldr	r1, [pc, #108]	@ (800bd64 <atanf+0x1a4>)
 800bcf6:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800bcfa:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 800bcfe:	edd3 6a00 	vldr	s13, [r3]
 800bd02:	ee37 7a66 	vsub.f32	s14, s14, s13
 800bd06:	2d00      	cmp	r5, #0
 800bd08:	ee37 7a67 	vsub.f32	s14, s14, s15
 800bd0c:	edd2 7a00 	vldr	s15, [r2]
 800bd10:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800bd14:	bfb8      	it	lt
 800bd16:	eef1 7a67 	vneglt.f32	s15, s15
 800bd1a:	e760      	b.n	800bbde <atanf+0x1e>
 800bd1c:	bfc90fdb 	.word	0xbfc90fdb
 800bd20:	3fc90fdb 	.word	0x3fc90fdb
 800bd24:	3edfffff 	.word	0x3edfffff
 800bd28:	7149f2ca 	.word	0x7149f2ca
 800bd2c:	3f97ffff 	.word	0x3f97ffff
 800bd30:	3c8569d7 	.word	0x3c8569d7
 800bd34:	3d4bda59 	.word	0x3d4bda59
 800bd38:	bd6ef16b 	.word	0xbd6ef16b
 800bd3c:	3d886b35 	.word	0x3d886b35
 800bd40:	3dba2e6e 	.word	0x3dba2e6e
 800bd44:	3e124925 	.word	0x3e124925
 800bd48:	3eaaaaab 	.word	0x3eaaaaab
 800bd4c:	bd15a221 	.word	0xbd15a221
 800bd50:	bd9d8795 	.word	0xbd9d8795
 800bd54:	bde38e38 	.word	0xbde38e38
 800bd58:	be4ccccd 	.word	0xbe4ccccd
 800bd5c:	401bffff 	.word	0x401bffff
 800bd60:	0800cae8 	.word	0x0800cae8
 800bd64:	0800cad8 	.word	0x0800cad8

0800bd68 <_init>:
 800bd68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bd6a:	bf00      	nop
 800bd6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bd6e:	bc08      	pop	{r3}
 800bd70:	469e      	mov	lr, r3
 800bd72:	4770      	bx	lr

0800bd74 <_fini>:
 800bd74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bd76:	bf00      	nop
 800bd78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bd7a:	bc08      	pop	{r3}
 800bd7c:	469e      	mov	lr, r3
 800bd7e:	4770      	bx	lr
