|Z80_FPGA
FPGA_OUT_A1 <= S100_A1.DB_MAX_OUTPUT_PORT_TYPE
FPGA_IN_BOARD_RESET- => Microcomputer:inst.n_reset
FPGA_IN_BOARD_RESET- => inst336.ACLR
FPGA_IN_BOARD_RESET- => inst93.PRESET
FPGA_IN_BOARD_RESET- => inst272.ACLR
FPGA_IN_BOARD_RESET- => inst274.ACLR
FPGA_IN_BOARD_RESET- => inst514.ACLR
FPGA_IN_BOARD_RESET- => inst124.CLK
FPGA_IN_BOARD_RESET- => inst170[7].ACLR
FPGA_IN_BOARD_RESET- => inst170[6].ACLR
FPGA_IN_BOARD_RESET- => inst170[5].ACLR
FPGA_IN_BOARD_RESET- => inst170[4].ACLR
FPGA_IN_BOARD_RESET- => inst170[3].ACLR
FPGA_IN_BOARD_RESET- => inst170[2].ACLR
FPGA_IN_BOARD_RESET- => inst170[1].ACLR
FPGA_IN_BOARD_RESET- => inst170[0].ACLR
FPGA_IN_BOARD_RESET- => inst49.IN0
FPGA_IN_BOARD_RESET- => inst153.IN1
FPGA_IN_BOARD_RESET- => inst158[7].ACLR
FPGA_IN_BOARD_RESET- => inst158[6].ACLR
FPGA_IN_BOARD_RESET- => inst158[5].ACLR
FPGA_IN_BOARD_RESET- => inst158[4].ACLR
FPGA_IN_BOARD_RESET- => inst158[3].ACLR
FPGA_IN_BOARD_RESET- => inst158[2].ACLR
FPGA_IN_BOARD_RESET- => inst158[1].ACLR
FPGA_IN_BOARD_RESET- => inst158[0].ACLR
FPGA_IN_BOARD_RESET- => inst241.IN0
FPGA_IN_BOARD_RESET- => inst243[7].ACLR
FPGA_IN_BOARD_RESET- => inst243[6].ACLR
FPGA_IN_BOARD_RESET- => inst243[5].ACLR
FPGA_IN_BOARD_RESET- => inst243[4].ACLR
FPGA_IN_BOARD_RESET- => inst243[3].ACLR
FPGA_IN_BOARD_RESET- => inst243[2].ACLR
FPGA_IN_BOARD_RESET- => inst243[1].ACLR
FPGA_IN_BOARD_RESET- => inst243[0].ACLR
FPGA_IN_BOARD_RESET- => inst253[7].ACLR
FPGA_IN_BOARD_RESET- => inst253[6].ACLR
FPGA_IN_BOARD_RESET- => inst253[5].ACLR
FPGA_IN_BOARD_RESET- => inst253[4].ACLR
FPGA_IN_BOARD_RESET- => inst253[3].ACLR
FPGA_IN_BOARD_RESET- => inst253[2].ACLR
FPGA_IN_BOARD_RESET- => inst253[1].ACLR
FPGA_IN_BOARD_RESET- => inst253[0].ACLR
FPGA_IN_BOARD_RESET- => inst325[2].ACLR
FPGA_IN_BOARD_RESET- => inst325[1].ACLR
FPGA_IN_BOARD_RESET- => inst325[0].ACLR
FPGA_IN_BOARD_RESET- => inst195.ACLR
FPGA_IN_BOARD_RESET- => inst197.ACLR
FPGA_IN_BOARD_RESET- => inst194.ACLR
FPGA_IN_BOARD_RESET- => inst196.ACLR
FPGA_IN_BOARD_RESET- => inst200.ACLR
FPGA_IN_BOARD_RESET- => inst198.ACLR
FPGA_IN_BOARD_RESET- => inst201.ACLR
FPGA_IN_BOARD_RESET- => inst199.ACLR
FPGA_IN_BOARD_RESET- => inst183.ACLR
FPGA_IN_BOARD_RESET- => inst185.ACLR
FPGA_IN_BOARD_RESET- => inst182.ACLR
FPGA_IN_BOARD_RESET- => inst184.ACLR
FPGA_IN_BOARD_RESET- => inst208.ACLR
FPGA_IN_BOARD_RESET- => inst186.ACLR
FPGA_IN_BOARD_RESET- => inst209.ACLR
FPGA_IN_BOARD_RESET- => inst188.ACLR
FPGA_IN_BOARD_RESET- => inst351.ACLR
FPGA_IN_BOARD_RESET- => inst160.IN0
FPGA_IN_BOARD_RESET- => inst143.CLK
FPGA_IN_BOARD_RESET- => inst403.ACLR
FPGA_IN_BOARD_RESET- => spi_16bit_master:inst347.reset_n
FPGA_IN_BOARD_RESET- => inst391.IN1
FPGA_IN_BOARD_RESET- => inst381.IN1
FPGA_IN_BOARD_RESET- => inst422.ACLR
FPGA_IN_BOARD_RESET- => inst423.ACLR
FPGA_IN_BOARD_RESET- => inst424.ACLR
FPGA_IN_BOARD_RESET- => inst425.ACLR
FPGA_IN_BOARD_RESET- => inst426.ACLR
FPGA_IN_BOARD_RESET- => inst427.ACLR
FPGA_IN_BOARD_RESET- => inst429.ACLR
FPGA_IN_BOARD_RESET- => inst428.ACLR
FPGA_IN_BOARD_RESET- => inst432.ACLR
FPGA_IN_BOARD_RESET- => inst433.ACLR
FPGA_IN_BOARD_RESET- => inst434.ACLR
FPGA_IN_BOARD_RESET- => inst435.ACLR
FPGA_IN_BOARD_RESET- => inst436.ACLR
FPGA_IN_BOARD_RESET- => inst437.ACLR
FPGA_IN_BOARD_RESET- => inst438.ACLR
FPGA_IN_BOARD_RESET- => inst439.ACLR
FPGA_IN_BOARD_RESET- => inst405.ACLR
FPGA_IN_BOARD_RESET- => inst402.ACLR
FPGA_IN_BOARD_RESET- => inst404.ACLR
FPGA_IN_BOARD_RESET- => inst408.ACLR
FPGA_IN_BOARD_RESET- => inst406.ACLR
FPGA_IN_BOARD_RESET- => inst409.ACLR
FPGA_IN_BOARD_RESET- => inst407.ACLR
FPGA_IN_BOARD_RESET- => inst411.ACLR
FPGA_IN_BOARD_RESET- => inst483.ACLR
FPGA_IN_BOARD_RESET- => inst478.ACLR
FPGA_IN_BOARD_RESET- => spi_master:inst490.reset_n
FPGA_IN_BOARD_RESET- => inst522.IN1
FPGA_IN_BOARD_RESET- => inst507.IN1
FPGA_IN_BOARD_RESET- => inst495.ACLR
FPGA_IN_BOARD_RESET- => inst496.ACLR
FPGA_IN_BOARD_RESET- => inst497.ACLR
FPGA_IN_BOARD_RESET- => inst498.ACLR
FPGA_IN_BOARD_RESET- => inst499.ACLR
FPGA_IN_BOARD_RESET- => inst501.ACLR
FPGA_IN_BOARD_RESET- => inst500.ACLR
FPGA_IN_BOARD_RESET- => inst502.ACLR
FPGA_IN_BOARD_RESET- => inst485.ACLR
FPGA_IN_BOARD_RESET- => inst482.ACLR
FPGA_IN_BOARD_RESET- => inst484.ACLR
FPGA_IN_BOARD_RESET- => inst488.ACLR
FPGA_IN_BOARD_RESET- => inst486.ACLR
FPGA_IN_BOARD_RESET- => inst489.ACLR
FPGA_IN_BOARD_RESET- => inst487.ACLR
FPGA_IN_BOARD_RESET- => inst471.ACLR
FPGA_IN_BOARD_RESET- => inst476.ACLR
FPGA_IN_BOARD_RESET- => inst508.PRESET
FPGA_IN_BOARD_RESET- => inst480.ACLR
FPGA_IN_BOARD_RESET- => inst509.PRESET
FPGA_IN_BOARD_RESET- => inst339.ACLR
FPGA_IN_BOARD_RESET- => inst277[6].ACLR
FPGA_IN_BOARD_RESET- => inst277[5].ACLR
FPGA_IN_BOARD_RESET- => inst277[4].ACLR
FPGA_IN_BOARD_RESET- => inst277[3].ACLR
FPGA_IN_BOARD_RESET- => inst277[2].ACLR
FPGA_IN_BOARD_RESET- => inst277[1].ACLR
FPGA_IN_BOARD_RESET- => inst277[0].ACLR
FPGA_IN_BOARD_RESET- => inst266.ACLR
FPGA_IN_BOARD_RESET- => inst364.IN0
FPGA_IN_BOARD_RESET- => inst166.IN1
FPGA_IN_BOARD_RESET- => inst334.ACLR
FPGA_IN_BOARD_RESET- => inst397.ACLR
DIP0 => inst167.IN0
DIP0 => 74373:inst18.D8
FPGA_IN_SDSB- => inst178.IN0
FPGA_IN_SDSB- => inst177.IN0
FPGA_IN_SDSB- => inst283.IN0
FPGA_IN_SDSB- => inst281.IN0
FPGA_IN_SDSB- => inst88.IN0
FPGA_IN_SDSB- => inst100.IN0
FPGA_IN_SDSB- => inst101.IN0
FPGA_IN_SDSB- => inst107.IN0
FPGA_IN_CDSB- => inst86.IN0
FPGA_IN_CDSB- => inst87.IN0
FPGA_IN_INT- => 74244:inst71.2A4
CLK_50 => PLL01_50:inst4.inclk0
CLK_50 => uart:inst8.clk
CLK_50 => ps2_keyboard_to_ascii:inst162.clk
FPGA_IN_XRDY => inst3.IN0
FPGA_IN_RDY => inst3.IN1
FPGA_IN_ENABLE_INTA => inst458.IN0
FPGA_IN_ENABLE_INTA => inst459.IN1
RTC_INT => 74373:inst376.D3
FPGA_IN_INT_B- => 74373:inst376.D6
FPGA_IN_INT_A- => 74373:inst376.D7
FPGA_IN_INT_D- => 74373:inst376.D4
FPGA_IN_INT_C- => 74373:inst376.D5
FPGA_IN_pHOLD- => inst292.DATAIN
FPGA_IN_pHOLD- => inst109.IN1
USB_RX => uart:inst8.rx
FPGA_IN_DI0 => inst125.DATAIN
FPGA_BI_D0 <> inst45
FPGA_IN_PS2_CLK => ps2_keyboard_to_ascii:inst162.ps2_clk
FPGA_IN_PS2_DATA => ps2_keyboard_to_ascii:inst162.ps2_data
FPGA_IN_PRN_BUSY => 74244:inst335.1A2
FPGA_IN_PRN_ACK => inst143.ACLR
FPGA_IN_PRN_ACK => inst166.IN0
RTC_SPI_SO => spi_16bit_master:inst347.miso
DIP7 => 74373:inst18.D1
DIP5 => 74373:inst18.D3
DIP2 => 74373:inst18.D6
DIP1 => 74373:inst18.D7
DIP6 => 74373:inst18.D2
DIP4 => 74373:inst18.D4
DIP3 => 74373:inst18.D5
SD_DO => spi_master:inst490.miso
SD_DO => LED_4.DATAIN
FPGA_IN_DI1 => inst126.DATAIN
FPGA_BI_D1 <> inst47
FPGA_IN_DI2 => inst127.DATAIN
FPGA_BI_D2 <> inst134
FPGA_IN_DI3 => inst128.DATAIN
FPGA_BI_D3 <> inst136
FPGA_IN_DI4 => inst129.DATAIN
FPGA_BI_D4 <> inst140
FPGA_IN_DI5 => inst130.DATAIN
FPGA_BI_D5 <> inst145
FPGA_IN_DI6 => inst131.DATAIN
FPGA_BI_D6 <> inst150
FPGA_IN_DI7 => inst132.DATAIN
FPGA_BI_D7 <> inst155
FPGA_OUT_A2 <= S100_A2.DB_MAX_OUTPUT_PORT_TYPE
FPGA_OUT_A3 <= S100_A3.DB_MAX_OUTPUT_PORT_TYPE
FPGA_OUT_A4 <= S100_A4.DB_MAX_OUTPUT_PORT_TYPE
FPGA_OUT_A5 <= S100_A5.DB_MAX_OUTPUT_PORT_TYPE
FPGA_OUT_A6 <= S100_A6.DB_MAX_OUTPUT_PORT_TYPE
FPGA_OUT_A7 <= S100_A7.DB_MAX_OUTPUT_PORT_TYPE
FPGA_OUT_A16 <= S100_A16.DB_MAX_OUTPUT_PORT_TYPE
FPGA_OUT_A17 <= S100_A17.DB_MAX_OUTPUT_PORT_TYPE
FPGA_OUT_A18 <= S100_A18.DB_MAX_OUTPUT_PORT_TYPE
FPGA_OUT_A19 <= S100_A19.DB_MAX_OUTPUT_PORT_TYPE
FPGA_OUT_CPU_CLK <= inst66.DB_MAX_OUTPUT_PORT_TYPE
FPGA_OUT_sINTA <= OUT_sINTA.DB_MAX_OUTPUT_PORT_TYPE
FPGA_OUT_sM1 <= OUT_sM1.DB_MAX_OUTPUT_PORT_TYPE
FPGA_OUT_sWO- <= OUT_sWO-.DB_MAX_OUTPUT_PORT_TYPE
FPGA_OUT_sMEMR <= OUT_sMEMR.DB_MAX_OUTPUT_PORT_TYPE
FPGA_OUT_sINP <= OUT_sINP.DB_MAX_OUTPUT_PORT_TYPE
FPGA_OUT_sOUT <= OUT_sOUT.DB_MAX_OUTPUT_PORT_TYPE
FPGA_OUT_sHLTA <= OUT_sHLTA.DB_MAX_OUTPUT_PORT_TYPE
FPGA_OUT_pDBIN <= OUT_pDBIN.DB_MAX_OUTPUT_PORT_TYPE
FPGA_OUT_pWR- <= OUT_pWR-.DB_MAX_OUTPUT_PORT_TYPE
FPGA_OUT_MWRT <= OUT_MWRT.DB_MAX_OUTPUT_PORT_TYPE
FPGA_OUT_2mHz_CLOCK <= 74244:inst71.2Y2
FPGA_OUT_PHI <= 74244:inst71.2Y1
FPGA_OUT_pSYNC <= 74244:inst71.1Y2
FPGA_OUT_pSTVAL- <= 74244:inst71.1Y3
FPGA_OUT_RAM_WR- <= inst74.DB_MAX_OUTPUT_PORT_TYPE
FPGA_OUT_RAM_OE- <= inst99.DB_MAX_OUTPUT_PORT_TYPE
FPGA_OUT_DO0 <= inst23.DB_MAX_OUTPUT_PORT_TYPE
FPGA_OUT_DO1 <= inst24.DB_MAX_OUTPUT_PORT_TYPE
FPGA_OUT_DO2 <= inst25.DB_MAX_OUTPUT_PORT_TYPE
FPGA_OUT_DO3 <= inst26.DB_MAX_OUTPUT_PORT_TYPE
FPGA_OUT_DO4 <= inst27.DB_MAX_OUTPUT_PORT_TYPE
FPGA_OUT_DO5 <= inst28.DB_MAX_OUTPUT_PORT_TYPE
FPGA_OUT_DO6 <= inst38.DB_MAX_OUTPUT_PORT_TYPE
FPGA_OUT_DO7 <= inst39.DB_MAX_OUTPUT_PORT_TYPE
FPGA_OUT_A0 <= S100_A0.DB_MAX_OUTPUT_PORT_TYPE
FPGA_OUT_A8 <= S100_A8.DB_MAX_OUTPUT_PORT_TYPE
FPGA_OUT_A9 <= S100_A9.DB_MAX_OUTPUT_PORT_TYPE
FPGA_OUT_A11 <= S100_A11.DB_MAX_OUTPUT_PORT_TYPE
FPGA_OUT_A10 <= S100_A10.DB_MAX_OUTPUT_PORT_TYPE
FPGA_OUT_A12 <= S100_A12.DB_MAX_OUTPUT_PORT_TYPE
FPGA_OUT_A13 <= S100_A13.DB_MAX_OUTPUT_PORT_TYPE
FPGA_OUT_A14 <= S100_A14.DB_MAX_OUTPUT_PORT_TYPE
FPGA_OUT_A15 <= S100_A15.DB_MAX_OUTPUT_PORT_TYPE
FPGA_OUT_STATUS_DISABLE <= inst112.DB_MAX_OUTPUT_PORT_TYPE
FPGA_OUT_pHLDA <= inst113.DB_MAX_OUTPUT_PORT_TYPE
FPGA_OUT_CTL_DISABLE <= inst110.DB_MAX_OUTPUT_PORT_TYPE
FPGA_OUT_CTL_OE- <= inst87.DB_MAX_OUTPUT_PORT_TYPE
FPGA_OUT_STATUS_OE- <= inst88.DB_MAX_OUTPUT_PORT_TYPE
FPGA_ADD_OE- <= inst100.DB_MAX_OUTPUT_PORT_TYPE
FPGA_OUT_DO_OE- <= inst101.DB_MAX_OUTPUT_PORT_TYPE
FPGA_OUT_DI_OE- <= inst107.DB_MAX_OUTPUT_PORT_TYPE
FPGA_OUT_RAM_CS- <= <GND>
FPGA_OUT_RAM_A17 <= <GND>
FPGA_OUT_RAM_A18 <= <GND>
FPGA_OUT_RAM_A16 <= inst268.DB_MAX_OUTPUT_PORT_TYPE
USB_TX <= SERIAL_DATA_TO_USB_PORT.DB_MAX_OUTPUT_PORT_TYPE
F_BAR0 <= inst212.DB_MAX_OUTPUT_PORT_TYPE
F_BAR1 <= inst214.DB_MAX_OUTPUT_PORT_TYPE
F_BAR2 <= inst215.DB_MAX_OUTPUT_PORT_TYPE
F_BAR3 <= inst216.DB_MAX_OUTPUT_PORT_TYPE
F_BAR4 <= inst219.DB_MAX_OUTPUT_PORT_TYPE
F_BAR5 <= inst221.DB_MAX_OUTPUT_PORT_TYPE
F_BAR6 <= inst220.DB_MAX_OUTPUT_PORT_TYPE
F_BAR7 <= inst222.DB_MAX_OUTPUT_PORT_TYPE
USB_TX_BUSY_LED <= inst15.DB_MAX_OUTPUT_PORT_TYPE
USB_RX_BUSY_LED <= inst22.DB_MAX_OUTPUT_PORT_TYPE
5V_OUT_IDE_PORTS_RD- <= inst228.DB_MAX_OUTPUT_PORT_TYPE
5V_OUT_IDE_PORTS_WR- <= inst229.DB_MAX_OUTPUT_PORT_TYPE
VGA_R <= vga80x40:inst7.R
VGA_G <= vga80x40:inst7.G
VGA_B <= vga80x40:inst7.B
HSync <= vga80x40:inst7.hsync
VSync <= vga80x40:inst7.vsync
BUZZER <= inst344.DB_MAX_OUTPUT_PORT_TYPE
F_BOARD_ACTIVE- <= inst346.DB_MAX_OUTPUT_PORT_TYPE
FPGA_OUT_PRN_0 <= inst231.DB_MAX_OUTPUT_PORT_TYPE
FPGA_OUT_PRN_1 <= inst233.DB_MAX_OUTPUT_PORT_TYPE
FPGA_OUT_PRN_2 <= inst234.DB_MAX_OUTPUT_PORT_TYPE
FPGA_OUT_PRN_3 <= inst249.DB_MAX_OUTPUT_PORT_TYPE
FPGA_OUT_PRN_4 <= inst251.DB_MAX_OUTPUT_PORT_TYPE
FPGA_OUT_PRN_5 <= inst262.DB_MAX_OUTPUT_PORT_TYPE
FPGA_OUT_PRN_6 <= inst276.DB_MAX_OUTPUT_PORT_TYPE
FPGA_OUT_PRN_7 <= inst279.DB_MAX_OUTPUT_PORT_TYPE
FPGA_OUT_PRN_STROBE <= inst334.DB_MAX_OUTPUT_PORT_TYPE
PRN_ACK_LED <= inst143.DB_MAX_OUTPUT_PORT_TYPE
FPGA_OUT_PHANTOM <= inst148.DB_MAX_OUTPUT_PORT_TYPE
S100_PHANTOM_LED <= inst322.DB_MAX_OUTPUT_PORT_TYPE
RTC_CS <= inst397.DB_MAX_OUTPUT_PORT_TYPE
RTC_SPI_SI <= spi_16bit_master:inst347.mosi
RTC_SPI_CLK <= SPI_MASTER_CLK.DB_MAX_OUTPUT_PORT_TYPE
SD_CMD <= spi_master:inst490.mosi
SD_CLK <= spi_master:inst490.sclk
LED_4 <= SD_DO.DB_MAX_OUTPUT_PORT_TYPE
LED_1 <= inst510.DB_MAX_OUTPUT_PORT_TYPE
DIAG_LED <= inst478.DB_MAX_OUTPUT_PORT_TYPE
SD_CS_B- <= inst509.DB_MAX_OUTPUT_PORT_TYPE
FPGA_OUT_SPARE1 <= LOCAL_SD_SPI_CLK.DB_MAX_OUTPUT_PORT_TYPE
SD_CS_A- <= inst508.DB_MAX_OUTPUT_PORT_TYPE
FPGA_OUT_IDE_RD- <= inst225.DB_MAX_OUTPUT_PORT_TYPE
FPGA_OUT_IDE_WR- <= inst224.DB_MAX_OUTPUT_PORT_TYPE
FPGA_OUT_8255_SEL- <= inst227.DB_MAX_OUTPUT_PORT_TYPE
FPGA_OUT_HIGH_ROM_LED- <= inst14.DB_MAX_OUTPUT_PORT_TYPE
FPGA_OUT_LOW_ROM_LED- <= inst9.DB_MAX_OUTPUT_PORT_TYPE
FPGA_OUT_HIGH_RAM_LED- <= inst270.DB_MAX_OUTPUT_PORT_TYPE
LED_2 <= inst508.DB_MAX_OUTPUT_PORT_TYPE
LED_3 <= inst509.DB_MAX_OUTPUT_PORT_TYPE
P1 <= inst506.DB_MAX_OUTPUT_PORT_TYPE
P17 <= inst517.DB_MAX_OUTPUT_PORT_TYPE
P32 <= spi_master:inst490.sclk
P33 <= SD_CARD_BUSY.DB_MAX_OUTPUT_PORT_TYPE


|Z80_FPGA|74373:inst115
Q8 <= 74.DB_MAX_OUTPUT_PORT_TYPE
D8 => 19.DATAIN
G => 19.LATCH_ENABLE
G => 18.LATCH_ENABLE
G => 17.LATCH_ENABLE
G => 16.LATCH_ENABLE
G => 15.LATCH_ENABLE
G => 14.LATCH_ENABLE
G => 13.LATCH_ENABLE
G => 12.LATCH_ENABLE
OEN => 1.IN0
Q7 <= 73.DB_MAX_OUTPUT_PORT_TYPE
D7 => 18.DATAIN
Q6 <= 72.DB_MAX_OUTPUT_PORT_TYPE
D6 => 17.DATAIN
Q5 <= 71.DB_MAX_OUTPUT_PORT_TYPE
D5 => 16.DATAIN
Q4 <= 70.DB_MAX_OUTPUT_PORT_TYPE
D4 => 15.DATAIN
Q3 <= 69.DB_MAX_OUTPUT_PORT_TYPE
D3 => 14.DATAIN
Q2 <= 68.DB_MAX_OUTPUT_PORT_TYPE
D2 => 13.DATAIN
Q1 <= 67.DB_MAX_OUTPUT_PORT_TYPE
D1 => 12.DATAIN


|Z80_FPGA|Microcomputer:inst
n_reset => t80s:cpu1.RESET_n
clk => cpuClock.CLK
clk => cpuClkCount[0].CLK
clk => cpuClkCount[1].CLK
clk => cpuClkCount[2].CLK
clk => cpuClkCount[3].CLK
clk => cpuClkCount[4].CLK
clk => cpuClkCount[5].CLK
n_wr <= t80s:cpu1.WR_n
n_rd <= t80s:cpu1.RD_n
n_mreq <= t80s:cpu1.MREQ_n
n_iorq <= t80s:cpu1.IORQ_n
address[0] <= t80s:cpu1.A[0]
address[1] <= t80s:cpu1.A[1]
address[2] <= t80s:cpu1.A[2]
address[3] <= t80s:cpu1.A[3]
address[4] <= t80s:cpu1.A[4]
address[5] <= t80s:cpu1.A[5]
address[6] <= t80s:cpu1.A[6]
address[7] <= t80s:cpu1.A[7]
address[8] <= t80s:cpu1.A[8]
address[9] <= t80s:cpu1.A[9]
address[10] <= t80s:cpu1.A[10]
address[11] <= t80s:cpu1.A[11]
address[12] <= t80s:cpu1.A[12]
address[13] <= t80s:cpu1.A[13]
address[14] <= t80s:cpu1.A[14]
address[15] <= t80s:cpu1.A[15]
dataOut[0] <= t80s:cpu1.DO[0]
dataOut[1] <= t80s:cpu1.DO[1]
dataOut[2] <= t80s:cpu1.DO[2]
dataOut[3] <= t80s:cpu1.DO[3]
dataOut[4] <= t80s:cpu1.DO[4]
dataOut[5] <= t80s:cpu1.DO[5]
dataOut[6] <= t80s:cpu1.DO[6]
dataOut[7] <= t80s:cpu1.DO[7]
dataIn[0] => t80s:cpu1.DI[0]
dataIn[1] => t80s:cpu1.DI[1]
dataIn[2] => t80s:cpu1.DI[2]
dataIn[3] => t80s:cpu1.DI[3]
dataIn[4] => t80s:cpu1.DI[4]
dataIn[5] => t80s:cpu1.DI[5]
dataIn[6] => t80s:cpu1.DI[6]
dataIn[7] => t80s:cpu1.DI[7]
n_wait => t80s:cpu1.WAIT_n
n_int => t80s:cpu1.INT_n
n_nmi => t80s:cpu1.NMI_n
n_busrq => t80s:cpu1.BUSRQ_n
n_busak <= t80s:cpu1.BUSAK_n
n_halt <= t80s:cpu1.HALT_n
n_rfsh <= t80s:cpu1.RFSH_n
n_m1 <= t80s:cpu1.M1_n
clkcpu <= cpuClock.DB_MAX_OUTPUT_PORT_TYPE


|Z80_FPGA|Microcomputer:inst|T80s:cpu1
RESET_n => T80:u0.RESET_n
RESET_n => DI_Reg[0].ACLR
RESET_n => DI_Reg[1].ACLR
RESET_n => DI_Reg[2].ACLR
RESET_n => DI_Reg[3].ACLR
RESET_n => DI_Reg[4].ACLR
RESET_n => DI_Reg[5].ACLR
RESET_n => DI_Reg[6].ACLR
RESET_n => DI_Reg[7].ACLR
RESET_n => MREQ_n~reg0.PRESET
RESET_n => IORQ_n~reg0.PRESET
RESET_n => WR_n~reg0.PRESET
RESET_n => RD_n~reg0.PRESET
CLK => T80:u0.CLK_n
CLK => DI_Reg[0].CLK
CLK => DI_Reg[1].CLK
CLK => DI_Reg[2].CLK
CLK => DI_Reg[3].CLK
CLK => DI_Reg[4].CLK
CLK => DI_Reg[5].CLK
CLK => DI_Reg[6].CLK
CLK => DI_Reg[7].CLK
CLK => MREQ_n~reg0.CLK
CLK => IORQ_n~reg0.CLK
CLK => WR_n~reg0.CLK
CLK => RD_n~reg0.CLK
CEN => T80:u0.CEN
CEN => DI_Reg[0].ENA
CEN => RD_n~reg0.ENA
CEN => WR_n~reg0.ENA
CEN => IORQ_n~reg0.ENA
CEN => MREQ_n~reg0.ENA
CEN => DI_Reg[7].ENA
CEN => DI_Reg[6].ENA
CEN => DI_Reg[5].ENA
CEN => DI_Reg[4].ENA
CEN => DI_Reg[3].ENA
CEN => DI_Reg[2].ENA
CEN => DI_Reg[1].ENA
WAIT_n => process_0.IN1
WAIT_n => T80:u0.WAIT_n
WAIT_n => process_0.IN1
INT_n => T80:u0.INT_n
NMI_n => T80:u0.NMI_n
BUSRQ_n => T80:u0.BUSRQ_n
M1_n <= T80:u0.M1_n
MREQ_n <= MREQ_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
IORQ_n <= IORQ_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_n <= RD_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
WR_n <= WR_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
RFSH_n <= T80:u0.RFSH_n
HALT_n <= T80:u0.HALT_n
BUSAK_n <= T80:u0.BUSAK_n
OUT0 => T80:u0.out0
A[0] <= T80:u0.A[0]
A[1] <= T80:u0.A[1]
A[2] <= T80:u0.A[2]
A[3] <= T80:u0.A[3]
A[4] <= T80:u0.A[4]
A[5] <= T80:u0.A[5]
A[6] <= T80:u0.A[6]
A[7] <= T80:u0.A[7]
A[8] <= T80:u0.A[8]
A[9] <= T80:u0.A[9]
A[10] <= T80:u0.A[10]
A[11] <= T80:u0.A[11]
A[12] <= T80:u0.A[12]
A[13] <= T80:u0.A[13]
A[14] <= T80:u0.A[14]
A[15] <= T80:u0.A[15]
DI[0] => DI_Reg.DATAB
DI[0] => T80:u0.DInst[0]
DI[1] => DI_Reg.DATAB
DI[1] => T80:u0.DInst[1]
DI[2] => DI_Reg.DATAB
DI[2] => T80:u0.DInst[2]
DI[3] => DI_Reg.DATAB
DI[3] => T80:u0.DInst[3]
DI[4] => DI_Reg.DATAB
DI[4] => T80:u0.DInst[4]
DI[5] => DI_Reg.DATAB
DI[5] => T80:u0.DInst[5]
DI[6] => DI_Reg.DATAB
DI[6] => T80:u0.DInst[6]
DI[7] => DI_Reg.DATAB
DI[7] => T80:u0.DInst[7]
DO[0] <= T80:u0.DO[0]
DO[1] <= T80:u0.DO[1]
DO[2] <= T80:u0.DO[2]
DO[3] <= T80:u0.DO[3]
DO[4] <= T80:u0.DO[4]
DO[5] <= T80:u0.DO[5]
DO[6] <= T80:u0.DO[6]
DO[7] <= T80:u0.DO[7]


|Z80_FPGA|Microcomputer:inst|T80s:cpu1|T80:u0
RESET_n => BUSAK_n.IN1
RESET_n => I_RXDD.ACLR
RESET_n => XY_Ind.ACLR
RESET_n => PreserveC_r.ACLR
RESET_n => Save_ALU_r.ACLR
RESET_n => ALU_Op_r[0].ACLR
RESET_n => ALU_Op_r[1].ACLR
RESET_n => ALU_Op_r[2].ACLR
RESET_n => ALU_Op_r[3].ACLR
RESET_n => Z16_r.ACLR
RESET_n => BTR_r.ACLR
RESET_n => Arith16_r.ACLR
RESET_n => Read_To_Reg_r[0].ACLR
RESET_n => Read_To_Reg_r[1].ACLR
RESET_n => Read_To_Reg_r[2].ACLR
RESET_n => Read_To_Reg_r[3].ACLR
RESET_n => Read_To_Reg_r[4].ACLR
RESET_n => Alternate.ACLR
RESET_n => SP[0].PRESET
RESET_n => SP[1].PRESET
RESET_n => SP[2].PRESET
RESET_n => SP[3].PRESET
RESET_n => SP[4].PRESET
RESET_n => SP[5].PRESET
RESET_n => SP[6].PRESET
RESET_n => SP[7].PRESET
RESET_n => SP[8].PRESET
RESET_n => SP[9].PRESET
RESET_n => SP[10].PRESET
RESET_n => SP[11].PRESET
RESET_n => SP[12].PRESET
RESET_n => SP[13].PRESET
RESET_n => SP[14].PRESET
RESET_n => SP[15].PRESET
RESET_n => R[0].ACLR
RESET_n => R[1].ACLR
RESET_n => R[2].ACLR
RESET_n => R[3].ACLR
RESET_n => R[4].ACLR
RESET_n => R[5].ACLR
RESET_n => R[6].ACLR
RESET_n => R[7].ACLR
RESET_n => I[0].ACLR
RESET_n => I[1].ACLR
RESET_n => I[2].ACLR
RESET_n => I[3].ACLR
RESET_n => I[4].ACLR
RESET_n => I[5].ACLR
RESET_n => I[6].ACLR
RESET_n => I[7].ACLR
RESET_n => Fp[0].PRESET
RESET_n => Fp[1].PRESET
RESET_n => Fp[2].PRESET
RESET_n => Fp[3].PRESET
RESET_n => Fp[4].PRESET
RESET_n => Fp[5].PRESET
RESET_n => Fp[6].PRESET
RESET_n => Fp[7].PRESET
RESET_n => Ap[0].PRESET
RESET_n => Ap[1].PRESET
RESET_n => Ap[2].PRESET
RESET_n => Ap[3].PRESET
RESET_n => Ap[4].PRESET
RESET_n => Ap[5].PRESET
RESET_n => Ap[6].PRESET
RESET_n => Ap[7].PRESET
RESET_n => F[0].PRESET
RESET_n => F[1].PRESET
RESET_n => F[2].PRESET
RESET_n => F[3].PRESET
RESET_n => F[4].PRESET
RESET_n => F[5].PRESET
RESET_n => F[6].PRESET
RESET_n => F[7].PRESET
RESET_n => ACC[0].PRESET
RESET_n => ACC[1].PRESET
RESET_n => ACC[2].PRESET
RESET_n => ACC[3].PRESET
RESET_n => ACC[4].PRESET
RESET_n => ACC[5].PRESET
RESET_n => ACC[6].PRESET
RESET_n => ACC[7].PRESET
RESET_n => DO[0]~reg0.ACLR
RESET_n => DO[1]~reg0.ACLR
RESET_n => DO[2]~reg0.ACLR
RESET_n => DO[3]~reg0.ACLR
RESET_n => DO[4]~reg0.ACLR
RESET_n => DO[5]~reg0.ACLR
RESET_n => DO[6]~reg0.ACLR
RESET_n => DO[7]~reg0.ACLR
RESET_n => MCycles[0].ACLR
RESET_n => MCycles[1].ACLR
RESET_n => MCycles[2].ACLR
RESET_n => IStatus[0].ACLR
RESET_n => IStatus[1].ACLR
RESET_n => XY_State[0].ACLR
RESET_n => XY_State[1].ACLR
RESET_n => ISet[0].ACLR
RESET_n => ISet[1].ACLR
RESET_n => IR[0].ACLR
RESET_n => IR[1].ACLR
RESET_n => IR[2].ACLR
RESET_n => IR[3].ACLR
RESET_n => IR[4].ACLR
RESET_n => IR[5].ACLR
RESET_n => IR[6].ACLR
RESET_n => IR[7].ACLR
RESET_n => WZ[0].ACLR
RESET_n => WZ[1].ACLR
RESET_n => WZ[2].ACLR
RESET_n => WZ[3].ACLR
RESET_n => WZ[4].ACLR
RESET_n => WZ[5].ACLR
RESET_n => WZ[6].ACLR
RESET_n => WZ[7].ACLR
RESET_n => WZ[8].ACLR
RESET_n => WZ[9].ACLR
RESET_n => WZ[10].ACLR
RESET_n => WZ[11].ACLR
RESET_n => WZ[12].ACLR
RESET_n => WZ[13].ACLR
RESET_n => WZ[14].ACLR
RESET_n => WZ[15].ACLR
RESET_n => A[0]~reg0.ACLR
RESET_n => A[1]~reg0.ACLR
RESET_n => A[2]~reg0.ACLR
RESET_n => A[3]~reg0.ACLR
RESET_n => A[4]~reg0.ACLR
RESET_n => A[5]~reg0.ACLR
RESET_n => A[6]~reg0.ACLR
RESET_n => A[7]~reg0.ACLR
RESET_n => A[8]~reg0.ACLR
RESET_n => A[9]~reg0.ACLR
RESET_n => A[10]~reg0.ACLR
RESET_n => A[11]~reg0.ACLR
RESET_n => A[12]~reg0.ACLR
RESET_n => A[13]~reg0.ACLR
RESET_n => A[14]~reg0.ACLR
RESET_n => A[15]~reg0.ACLR
RESET_n => PC[0].ACLR
RESET_n => PC[1].ACLR
RESET_n => PC[2].ACLR
RESET_n => PC[3].ACLR
RESET_n => PC[4].ACLR
RESET_n => PC[5].ACLR
RESET_n => PC[6].ACLR
RESET_n => PC[7].ACLR
RESET_n => PC[8].ACLR
RESET_n => PC[9].ACLR
RESET_n => PC[10].ACLR
RESET_n => PC[11].ACLR
RESET_n => PC[12].ACLR
RESET_n => PC[13].ACLR
RESET_n => PC[14].ACLR
RESET_n => PC[15].ACLR
RESET_n => NMI_s.ACLR
RESET_n => M1_n~reg0.PRESET
RESET_n => Auto_Wait_t2.ACLR
RESET_n => Auto_Wait_t1.ACLR
RESET_n => No_BTR.ACLR
RESET_n => IntE_FF2.ACLR
RESET_n => IntE_FF1.ACLR
RESET_n => IntCycle.ACLR
RESET_n => NMICycle.ACLR
RESET_n => Halt_FF.ACLR
RESET_n => Pre_XY_F_M[0].ACLR
RESET_n => Pre_XY_F_M[1].ACLR
RESET_n => Pre_XY_F_M[2].ACLR
RESET_n => TState[0].ACLR
RESET_n => TState[1].ACLR
RESET_n => TState[2].ACLR
RESET_n => MCycle[0].PRESET
RESET_n => MCycle[1].ACLR
RESET_n => MCycle[2].ACLR
RESET_n => RFSH_n~reg0.PRESET
RESET_n => BusAck.ENA
RESET_n => OldNMI_n.ENA
RESET_n => BusReq_s.ENA
CLK_n => T80_Reg:Regs.Clk
CLK_n => BusAck.CLK
CLK_n => BusReq_s.CLK
CLK_n => NMI_s.CLK
CLK_n => M1_n~reg0.CLK
CLK_n => Auto_Wait_t2.CLK
CLK_n => Auto_Wait_t1.CLK
CLK_n => No_BTR.CLK
CLK_n => IntE_FF2.CLK
CLK_n => IntE_FF1.CLK
CLK_n => IntCycle.CLK
CLK_n => NMICycle.CLK
CLK_n => Halt_FF.CLK
CLK_n => Pre_XY_F_M[0].CLK
CLK_n => Pre_XY_F_M[1].CLK
CLK_n => Pre_XY_F_M[2].CLK
CLK_n => TState[0].CLK
CLK_n => TState[1].CLK
CLK_n => TState[2].CLK
CLK_n => MCycle[0].CLK
CLK_n => MCycle[1].CLK
CLK_n => MCycle[2].CLK
CLK_n => OldNMI_n.CLK
CLK_n => RFSH_n~reg0.CLK
CLK_n => BusA[0].CLK
CLK_n => BusA[1].CLK
CLK_n => BusA[2].CLK
CLK_n => BusA[3].CLK
CLK_n => BusA[4].CLK
CLK_n => BusA[5].CLK
CLK_n => BusA[6].CLK
CLK_n => BusA[7].CLK
CLK_n => BusB[0].CLK
CLK_n => BusB[1].CLK
CLK_n => BusB[2].CLK
CLK_n => BusB[3].CLK
CLK_n => BusB[4].CLK
CLK_n => BusB[5].CLK
CLK_n => BusB[6].CLK
CLK_n => BusB[7].CLK
CLK_n => RegBusA_r[0].CLK
CLK_n => RegBusA_r[1].CLK
CLK_n => RegBusA_r[2].CLK
CLK_n => RegBusA_r[3].CLK
CLK_n => RegBusA_r[4].CLK
CLK_n => RegBusA_r[5].CLK
CLK_n => RegBusA_r[6].CLK
CLK_n => RegBusA_r[7].CLK
CLK_n => RegBusA_r[8].CLK
CLK_n => RegBusA_r[9].CLK
CLK_n => RegBusA_r[10].CLK
CLK_n => RegBusA_r[11].CLK
CLK_n => RegBusA_r[12].CLK
CLK_n => RegBusA_r[13].CLK
CLK_n => RegBusA_r[14].CLK
CLK_n => RegBusA_r[15].CLK
CLK_n => IncDecZ.CLK
CLK_n => RegAddrC[0].CLK
CLK_n => RegAddrC[1].CLK
CLK_n => RegAddrC[2].CLK
CLK_n => RegAddrB_r[0].CLK
CLK_n => RegAddrB_r[1].CLK
CLK_n => RegAddrB_r[2].CLK
CLK_n => RegAddrA_r[0].CLK
CLK_n => RegAddrA_r[1].CLK
CLK_n => RegAddrA_r[2].CLK
CLK_n => MULU_Fakt1[0].CLK
CLK_n => MULU_Fakt1[1].CLK
CLK_n => MULU_Fakt1[2].CLK
CLK_n => MULU_Fakt1[3].CLK
CLK_n => MULU_Fakt1[4].CLK
CLK_n => MULU_Fakt1[5].CLK
CLK_n => MULU_Fakt1[6].CLK
CLK_n => MULU_Fakt1[7].CLK
CLK_n => MULU_Fakt1[8].CLK
CLK_n => MULU_Fakt1[9].CLK
CLK_n => MULU_Fakt1[10].CLK
CLK_n => MULU_Fakt1[11].CLK
CLK_n => MULU_Fakt1[12].CLK
CLK_n => MULU_Fakt1[13].CLK
CLK_n => MULU_Fakt1[14].CLK
CLK_n => MULU_Fakt1[15].CLK
CLK_n => MULU_Prod32[0].CLK
CLK_n => MULU_Prod32[1].CLK
CLK_n => MULU_Prod32[2].CLK
CLK_n => MULU_Prod32[3].CLK
CLK_n => MULU_Prod32[4].CLK
CLK_n => MULU_Prod32[5].CLK
CLK_n => MULU_Prod32[6].CLK
CLK_n => MULU_Prod32[7].CLK
CLK_n => MULU_Prod32[8].CLK
CLK_n => MULU_Prod32[9].CLK
CLK_n => MULU_Prod32[10].CLK
CLK_n => MULU_Prod32[11].CLK
CLK_n => MULU_Prod32[12].CLK
CLK_n => MULU_Prod32[13].CLK
CLK_n => MULU_Prod32[14].CLK
CLK_n => MULU_Prod32[15].CLK
CLK_n => MULU_Prod32[16].CLK
CLK_n => MULU_Prod32[17].CLK
CLK_n => MULU_Prod32[18].CLK
CLK_n => MULU_Prod32[19].CLK
CLK_n => MULU_Prod32[20].CLK
CLK_n => MULU_Prod32[21].CLK
CLK_n => MULU_Prod32[22].CLK
CLK_n => MULU_Prod32[23].CLK
CLK_n => MULU_Prod32[24].CLK
CLK_n => MULU_Prod32[25].CLK
CLK_n => MULU_Prod32[26].CLK
CLK_n => MULU_Prod32[27].CLK
CLK_n => MULU_Prod32[28].CLK
CLK_n => MULU_Prod32[29].CLK
CLK_n => MULU_Prod32[30].CLK
CLK_n => MULU_Prod32[31].CLK
CLK_n => I_RXDD.CLK
CLK_n => XY_Ind.CLK
CLK_n => PreserveC_r.CLK
CLK_n => Save_ALU_r.CLK
CLK_n => ALU_Op_r[0].CLK
CLK_n => ALU_Op_r[1].CLK
CLK_n => ALU_Op_r[2].CLK
CLK_n => ALU_Op_r[3].CLK
CLK_n => Z16_r.CLK
CLK_n => BTR_r.CLK
CLK_n => Arith16_r.CLK
CLK_n => Read_To_Reg_r[0].CLK
CLK_n => Read_To_Reg_r[1].CLK
CLK_n => Read_To_Reg_r[2].CLK
CLK_n => Read_To_Reg_r[3].CLK
CLK_n => Read_To_Reg_r[4].CLK
CLK_n => Alternate.CLK
CLK_n => SP[0].CLK
CLK_n => SP[1].CLK
CLK_n => SP[2].CLK
CLK_n => SP[3].CLK
CLK_n => SP[4].CLK
CLK_n => SP[5].CLK
CLK_n => SP[6].CLK
CLK_n => SP[7].CLK
CLK_n => SP[8].CLK
CLK_n => SP[9].CLK
CLK_n => SP[10].CLK
CLK_n => SP[11].CLK
CLK_n => SP[12].CLK
CLK_n => SP[13].CLK
CLK_n => SP[14].CLK
CLK_n => SP[15].CLK
CLK_n => R[0].CLK
CLK_n => R[1].CLK
CLK_n => R[2].CLK
CLK_n => R[3].CLK
CLK_n => R[4].CLK
CLK_n => R[5].CLK
CLK_n => R[6].CLK
CLK_n => R[7].CLK
CLK_n => I[0].CLK
CLK_n => I[1].CLK
CLK_n => I[2].CLK
CLK_n => I[3].CLK
CLK_n => I[4].CLK
CLK_n => I[5].CLK
CLK_n => I[6].CLK
CLK_n => I[7].CLK
CLK_n => Fp[0].CLK
CLK_n => Fp[1].CLK
CLK_n => Fp[2].CLK
CLK_n => Fp[3].CLK
CLK_n => Fp[4].CLK
CLK_n => Fp[5].CLK
CLK_n => Fp[6].CLK
CLK_n => Fp[7].CLK
CLK_n => Ap[0].CLK
CLK_n => Ap[1].CLK
CLK_n => Ap[2].CLK
CLK_n => Ap[3].CLK
CLK_n => Ap[4].CLK
CLK_n => Ap[5].CLK
CLK_n => Ap[6].CLK
CLK_n => Ap[7].CLK
CLK_n => F[0].CLK
CLK_n => F[1].CLK
CLK_n => F[2].CLK
CLK_n => F[3].CLK
CLK_n => F[4].CLK
CLK_n => F[5].CLK
CLK_n => F[6].CLK
CLK_n => F[7].CLK
CLK_n => ACC[0].CLK
CLK_n => ACC[1].CLK
CLK_n => ACC[2].CLK
CLK_n => ACC[3].CLK
CLK_n => ACC[4].CLK
CLK_n => ACC[5].CLK
CLK_n => ACC[6].CLK
CLK_n => ACC[7].CLK
CLK_n => DO[0]~reg0.CLK
CLK_n => DO[1]~reg0.CLK
CLK_n => DO[2]~reg0.CLK
CLK_n => DO[3]~reg0.CLK
CLK_n => DO[4]~reg0.CLK
CLK_n => DO[5]~reg0.CLK
CLK_n => DO[6]~reg0.CLK
CLK_n => DO[7]~reg0.CLK
CLK_n => MCycles[0].CLK
CLK_n => MCycles[1].CLK
CLK_n => MCycles[2].CLK
CLK_n => IStatus[0].CLK
CLK_n => IStatus[1].CLK
CLK_n => XY_State[0].CLK
CLK_n => XY_State[1].CLK
CLK_n => ISet[0].CLK
CLK_n => ISet[1].CLK
CLK_n => IR[0].CLK
CLK_n => IR[1].CLK
CLK_n => IR[2].CLK
CLK_n => IR[3].CLK
CLK_n => IR[4].CLK
CLK_n => IR[5].CLK
CLK_n => IR[6].CLK
CLK_n => IR[7].CLK
CLK_n => WZ[0].CLK
CLK_n => WZ[1].CLK
CLK_n => WZ[2].CLK
CLK_n => WZ[3].CLK
CLK_n => WZ[4].CLK
CLK_n => WZ[5].CLK
CLK_n => WZ[6].CLK
CLK_n => WZ[7].CLK
CLK_n => WZ[8].CLK
CLK_n => WZ[9].CLK
CLK_n => WZ[10].CLK
CLK_n => WZ[11].CLK
CLK_n => WZ[12].CLK
CLK_n => WZ[13].CLK
CLK_n => WZ[14].CLK
CLK_n => WZ[15].CLK
CLK_n => A[0]~reg0.CLK
CLK_n => A[1]~reg0.CLK
CLK_n => A[2]~reg0.CLK
CLK_n => A[3]~reg0.CLK
CLK_n => A[4]~reg0.CLK
CLK_n => A[5]~reg0.CLK
CLK_n => A[6]~reg0.CLK
CLK_n => A[7]~reg0.CLK
CLK_n => A[8]~reg0.CLK
CLK_n => A[9]~reg0.CLK
CLK_n => A[10]~reg0.CLK
CLK_n => A[11]~reg0.CLK
CLK_n => A[12]~reg0.CLK
CLK_n => A[13]~reg0.CLK
CLK_n => A[14]~reg0.CLK
CLK_n => A[15]~reg0.CLK
CLK_n => PC[0].CLK
CLK_n => PC[1].CLK
CLK_n => PC[2].CLK
CLK_n => PC[3].CLK
CLK_n => PC[4].CLK
CLK_n => PC[5].CLK
CLK_n => PC[6].CLK
CLK_n => PC[7].CLK
CLK_n => PC[8].CLK
CLK_n => PC[9].CLK
CLK_n => PC[10].CLK
CLK_n => PC[11].CLK
CLK_n => PC[12].CLK
CLK_n => PC[13].CLK
CLK_n => PC[14].CLK
CLK_n => PC[15].CLK
CEN => ClkEn.IN1
CEN => process_6.IN0
CEN => BusReq_s.OUTPUTSELECT
CEN => Auto_Wait_t2.OUTPUTSELECT
CEN => Auto_Wait_t1.OUTPUTSELECT
CEN => No_BTR.OUTPUTSELECT
CEN => IntE_FF1.OUTPUTSELECT
CEN => IntE_FF2.OUTPUTSELECT
CEN => Halt_FF.OUTPUTSELECT
CEN => M1_n.OUTPUTSELECT
CEN => BusAck.OUTPUTSELECT
CEN => TState.OUTPUTSELECT
CEN => TState.OUTPUTSELECT
CEN => TState.OUTPUTSELECT
CEN => MCycle.OUTPUTSELECT
CEN => MCycle.OUTPUTSELECT
CEN => MCycle.OUTPUTSELECT
CEN => Pre_XY_F_M.OUTPUTSELECT
CEN => Pre_XY_F_M.OUTPUTSELECT
CEN => Pre_XY_F_M.OUTPUTSELECT
CEN => IntCycle.OUTPUTSELECT
CEN => NMICycle.OUTPUTSELECT
CEN => NMI_s.OUTPUTSELECT
WAIT_n => process_6.IN1
WAIT_n => process_7.IN1
WAIT_n => Really_Wait.IN1
INT_n => process_7.IN1
NMI_n => OldNMI_n.DATAA
NMI_n => process_7.IN1
BUSRQ_n => BusReq_s.DATAB
M1_n <= M1_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
IORQ <= T80_MCode:mcode.IORQ
NoRead <= T80_MCode:mcode.NoRead
Write <= T80_MCode:mcode.Write
RFSH_n <= RFSH_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
HALT_n <= Halt_FF.DB_MAX_OUTPUT_PORT_TYPE
BUSAK_n <= BUSAK_n.DB_MAX_OUTPUT_PORT_TYPE
A[0] <= A[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[1] <= A[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[2] <= A[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[3] <= A[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[4] <= A[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[5] <= A[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[6] <= A[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[7] <= A[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[8] <= A[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[9] <= A[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[10] <= A[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[11] <= A[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[12] <= A[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[13] <= A[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[14] <= A[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[15] <= A[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DInst[0] => IR.DATAA
DInst[0] => WZ.DATAB
DInst[0] => IR.DATAB
DInst[1] => IR.DATAA
DInst[1] => WZ.DATAB
DInst[1] => IR.DATAB
DInst[2] => IR.DATAA
DInst[2] => WZ.DATAB
DInst[2] => IR.DATAB
DInst[3] => IR.DATAA
DInst[3] => WZ.DATAB
DInst[3] => IR.DATAB
DInst[4] => IR.DATAA
DInst[4] => WZ.DATAB
DInst[4] => IR.DATAB
DInst[5] => IR.DATAA
DInst[5] => WZ.DATAB
DInst[5] => IR.DATAB
DInst[6] => IR.DATAA
DInst[6] => WZ.DATAB
DInst[6] => IR.DATAB
DInst[7] => IR.DATAA
DInst[7] => WZ.DATAB
DInst[7] => IR.DATAB
DI[0] => Save_Mux.DATAB
DI[0] => Add3.IN32
DI[0] => A.DATAA
DI[0] => Mux15.IN7
DI[0] => A.DATAB
DI[0] => PC.DATAB
DI[0] => Add8.IN16
DI[0] => Add9.IN32
DI[0] => Add12.IN32
DI[0] => WZ.DATAB
DI[0] => WZ.DATAB
DI[0] => Equal26.IN15
DI[0] => F.IN0
DI[0] => Mux111.IN15
DI[0] => Mux119.IN15
DI[0] => BusA.DATAB
DI[0] => BusB.DATAB
DI[1] => Save_Mux.DATAB
DI[1] => Add3.IN31
DI[1] => A.DATAA
DI[1] => Mux14.IN7
DI[1] => A.DATAB
DI[1] => PC.DATAB
DI[1] => Add8.IN15
DI[1] => Add9.IN31
DI[1] => Add12.IN31
DI[1] => WZ.DATAB
DI[1] => WZ.DATAB
DI[1] => Equal26.IN14
DI[1] => F.IN1
DI[1] => Mux110.IN15
DI[1] => Mux118.IN15
DI[1] => BusA.DATAB
DI[1] => BusB.DATAB
DI[2] => Save_Mux.DATAB
DI[2] => Add3.IN30
DI[2] => A.DATAA
DI[2] => Mux13.IN7
DI[2] => A.DATAB
DI[2] => PC.DATAB
DI[2] => Add8.IN14
DI[2] => Add9.IN30
DI[2] => Add12.IN30
DI[2] => WZ.DATAB
DI[2] => WZ.DATAB
DI[2] => Equal26.IN13
DI[2] => F.IN1
DI[2] => Mux109.IN15
DI[2] => Mux117.IN15
DI[2] => BusA.DATAB
DI[2] => BusB.DATAB
DI[3] => Save_Mux.DATAB
DI[3] => Add3.IN29
DI[3] => A.DATAA
DI[3] => Mux12.IN7
DI[3] => A.DATAB
DI[3] => PC.DATAB
DI[3] => Add8.IN13
DI[3] => Add9.IN29
DI[3] => Add12.IN29
DI[3] => WZ.DATAB
DI[3] => WZ.DATAB
DI[3] => Equal26.IN12
DI[3] => F.IN1
DI[3] => F.DATAB
DI[3] => Mux108.IN15
DI[3] => Mux116.IN15
DI[3] => BusA.DATAB
DI[3] => BusB.DATAB
DI[4] => Save_Mux.DATAB
DI[4] => Add3.IN28
DI[4] => A.DATAA
DI[4] => Mux11.IN7
DI[4] => A.DATAB
DI[4] => PC.DATAB
DI[4] => Add8.IN12
DI[4] => Add9.IN28
DI[4] => Add12.IN28
DI[4] => WZ.DATAB
DI[4] => WZ.DATAB
DI[4] => Equal26.IN11
DI[4] => F.IN1
DI[4] => Mux107.IN15
DI[4] => Mux115.IN15
DI[4] => BusA.DATAB
DI[4] => BusB.DATAB
DI[5] => Save_Mux.DATAB
DI[5] => Add3.IN27
DI[5] => A.DATAA
DI[5] => Mux10.IN7
DI[5] => A.DATAB
DI[5] => PC.DATAB
DI[5] => Add8.IN11
DI[5] => Add9.IN27
DI[5] => Add12.IN27
DI[5] => WZ.DATAB
DI[5] => WZ.DATAB
DI[5] => Equal26.IN10
DI[5] => F.IN1
DI[5] => F.DATAB
DI[5] => Mux106.IN15
DI[5] => Mux114.IN15
DI[5] => BusA.DATAB
DI[5] => BusB.DATAB
DI[6] => Save_Mux.DATAB
DI[6] => Add3.IN26
DI[6] => A.DATAA
DI[6] => Mux9.IN7
DI[6] => A.DATAB
DI[6] => PC.DATAB
DI[6] => Add8.IN10
DI[6] => Add9.IN26
DI[6] => Add12.IN26
DI[6] => WZ.DATAB
DI[6] => WZ.DATAB
DI[6] => Equal26.IN9
DI[6] => F.IN1
DI[6] => Mux105.IN15
DI[6] => Mux113.IN15
DI[6] => BusA.DATAB
DI[6] => BusB.DATAB
DI[7] => Save_Mux.DATAB
DI[7] => Add3.IN25
DI[7] => A.DATAA
DI[7] => Mux8.IN7
DI[7] => A.DATAB
DI[7] => PC.DATAB
DI[7] => Add8.IN9
DI[7] => F.DATAB
DI[7] => Add9.IN17
DI[7] => Add9.IN18
DI[7] => Add9.IN19
DI[7] => Add9.IN20
DI[7] => Add9.IN21
DI[7] => Add9.IN22
DI[7] => Add9.IN23
DI[7] => Add9.IN24
DI[7] => Add9.IN25
DI[7] => Add12.IN17
DI[7] => Add12.IN18
DI[7] => Add12.IN19
DI[7] => Add12.IN20
DI[7] => Add12.IN21
DI[7] => Add12.IN22
DI[7] => Add12.IN23
DI[7] => Add12.IN24
DI[7] => Add12.IN25
DI[7] => WZ.DATAB
DI[7] => WZ.DATAB
DI[7] => Equal26.IN8
DI[7] => F.IN1
DI[7] => F.DATAB
DI[7] => Mux104.IN15
DI[7] => Mux112.IN15
DI[7] => BusA.DATAB
DI[7] => BusB.DATAB
DO[0] <= DO[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO[1] <= DO[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO[2] <= DO[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO[3] <= DO[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO[4] <= DO[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO[5] <= DO[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO[6] <= DO[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO[7] <= DO[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MC[0] <= MCycle[0].DB_MAX_OUTPUT_PORT_TYPE
MC[1] <= MCycle[1].DB_MAX_OUTPUT_PORT_TYPE
MC[2] <= MCycle[2].DB_MAX_OUTPUT_PORT_TYPE
TS[0] <= TState[0].DB_MAX_OUTPUT_PORT_TYPE
TS[1] <= TState[1].DB_MAX_OUTPUT_PORT_TYPE
TS[2] <= TState[2].DB_MAX_OUTPUT_PORT_TYPE
IntCycle_n <= IntCycle.DB_MAX_OUTPUT_PORT_TYPE
IntE <= IntE_FF1.DB_MAX_OUTPUT_PORT_TYPE
Stop <= T80_MCode:mcode.I_DJNZ
R800_mode => T80_MCode:mcode.R800_mode
out0 => process_5.IN1
REG[0] <= ACC[0].DB_MAX_OUTPUT_PORT_TYPE
REG[1] <= ACC[1].DB_MAX_OUTPUT_PORT_TYPE
REG[2] <= ACC[2].DB_MAX_OUTPUT_PORT_TYPE
REG[3] <= ACC[3].DB_MAX_OUTPUT_PORT_TYPE
REG[4] <= ACC[4].DB_MAX_OUTPUT_PORT_TYPE
REG[5] <= ACC[5].DB_MAX_OUTPUT_PORT_TYPE
REG[6] <= ACC[6].DB_MAX_OUTPUT_PORT_TYPE
REG[7] <= ACC[7].DB_MAX_OUTPUT_PORT_TYPE
REG[8] <= F[0].DB_MAX_OUTPUT_PORT_TYPE
REG[9] <= F[1].DB_MAX_OUTPUT_PORT_TYPE
REG[10] <= F[2].DB_MAX_OUTPUT_PORT_TYPE
REG[11] <= F[3].DB_MAX_OUTPUT_PORT_TYPE
REG[12] <= F[4].DB_MAX_OUTPUT_PORT_TYPE
REG[13] <= F[5].DB_MAX_OUTPUT_PORT_TYPE
REG[14] <= F[6].DB_MAX_OUTPUT_PORT_TYPE
REG[15] <= F[7].DB_MAX_OUTPUT_PORT_TYPE
REG[16] <= Ap[0].DB_MAX_OUTPUT_PORT_TYPE
REG[17] <= Ap[1].DB_MAX_OUTPUT_PORT_TYPE
REG[18] <= Ap[2].DB_MAX_OUTPUT_PORT_TYPE
REG[19] <= Ap[3].DB_MAX_OUTPUT_PORT_TYPE
REG[20] <= Ap[4].DB_MAX_OUTPUT_PORT_TYPE
REG[21] <= Ap[5].DB_MAX_OUTPUT_PORT_TYPE
REG[22] <= Ap[6].DB_MAX_OUTPUT_PORT_TYPE
REG[23] <= Ap[7].DB_MAX_OUTPUT_PORT_TYPE
REG[24] <= Fp[0].DB_MAX_OUTPUT_PORT_TYPE
REG[25] <= Fp[1].DB_MAX_OUTPUT_PORT_TYPE
REG[26] <= Fp[2].DB_MAX_OUTPUT_PORT_TYPE
REG[27] <= Fp[3].DB_MAX_OUTPUT_PORT_TYPE
REG[28] <= Fp[4].DB_MAX_OUTPUT_PORT_TYPE
REG[29] <= Fp[5].DB_MAX_OUTPUT_PORT_TYPE
REG[30] <= Fp[6].DB_MAX_OUTPUT_PORT_TYPE
REG[31] <= Fp[7].DB_MAX_OUTPUT_PORT_TYPE
REG[32] <= I[0].DB_MAX_OUTPUT_PORT_TYPE
REG[33] <= I[1].DB_MAX_OUTPUT_PORT_TYPE
REG[34] <= I[2].DB_MAX_OUTPUT_PORT_TYPE
REG[35] <= I[3].DB_MAX_OUTPUT_PORT_TYPE
REG[36] <= I[4].DB_MAX_OUTPUT_PORT_TYPE
REG[37] <= I[5].DB_MAX_OUTPUT_PORT_TYPE
REG[38] <= I[6].DB_MAX_OUTPUT_PORT_TYPE
REG[39] <= I[7].DB_MAX_OUTPUT_PORT_TYPE
REG[40] <= R[0].DB_MAX_OUTPUT_PORT_TYPE
REG[41] <= R[1].DB_MAX_OUTPUT_PORT_TYPE
REG[42] <= R[2].DB_MAX_OUTPUT_PORT_TYPE
REG[43] <= R[3].DB_MAX_OUTPUT_PORT_TYPE
REG[44] <= R[4].DB_MAX_OUTPUT_PORT_TYPE
REG[45] <= R[5].DB_MAX_OUTPUT_PORT_TYPE
REG[46] <= R[6].DB_MAX_OUTPUT_PORT_TYPE
REG[47] <= R[7].DB_MAX_OUTPUT_PORT_TYPE
REG[48] <= SP[0].DB_MAX_OUTPUT_PORT_TYPE
REG[49] <= SP[1].DB_MAX_OUTPUT_PORT_TYPE
REG[50] <= SP[2].DB_MAX_OUTPUT_PORT_TYPE
REG[51] <= SP[3].DB_MAX_OUTPUT_PORT_TYPE
REG[52] <= SP[4].DB_MAX_OUTPUT_PORT_TYPE
REG[53] <= SP[5].DB_MAX_OUTPUT_PORT_TYPE
REG[54] <= SP[6].DB_MAX_OUTPUT_PORT_TYPE
REG[55] <= SP[7].DB_MAX_OUTPUT_PORT_TYPE
REG[56] <= SP[8].DB_MAX_OUTPUT_PORT_TYPE
REG[57] <= SP[9].DB_MAX_OUTPUT_PORT_TYPE
REG[58] <= SP[10].DB_MAX_OUTPUT_PORT_TYPE
REG[59] <= SP[11].DB_MAX_OUTPUT_PORT_TYPE
REG[60] <= SP[12].DB_MAX_OUTPUT_PORT_TYPE
REG[61] <= SP[13].DB_MAX_OUTPUT_PORT_TYPE
REG[62] <= SP[14].DB_MAX_OUTPUT_PORT_TYPE
REG[63] <= SP[15].DB_MAX_OUTPUT_PORT_TYPE
REG[64] <= PC[0].DB_MAX_OUTPUT_PORT_TYPE
REG[65] <= PC[1].DB_MAX_OUTPUT_PORT_TYPE
REG[66] <= PC[2].DB_MAX_OUTPUT_PORT_TYPE
REG[67] <= PC[3].DB_MAX_OUTPUT_PORT_TYPE
REG[68] <= PC[4].DB_MAX_OUTPUT_PORT_TYPE
REG[69] <= PC[5].DB_MAX_OUTPUT_PORT_TYPE
REG[70] <= PC[6].DB_MAX_OUTPUT_PORT_TYPE
REG[71] <= PC[7].DB_MAX_OUTPUT_PORT_TYPE
REG[72] <= PC[8].DB_MAX_OUTPUT_PORT_TYPE
REG[73] <= PC[9].DB_MAX_OUTPUT_PORT_TYPE
REG[74] <= PC[10].DB_MAX_OUTPUT_PORT_TYPE
REG[75] <= PC[11].DB_MAX_OUTPUT_PORT_TYPE
REG[76] <= PC[12].DB_MAX_OUTPUT_PORT_TYPE
REG[77] <= PC[13].DB_MAX_OUTPUT_PORT_TYPE
REG[78] <= PC[14].DB_MAX_OUTPUT_PORT_TYPE
REG[79] <= PC[15].DB_MAX_OUTPUT_PORT_TYPE
REG[80] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[81] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[82] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[83] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[84] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[85] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[86] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[87] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[88] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[89] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[90] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[91] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[92] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[93] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[94] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[95] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[96] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[97] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[98] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[99] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[100] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[101] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[102] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[103] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[104] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[105] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[106] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[107] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[108] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[109] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[110] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[111] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[112] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[113] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[114] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[115] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[116] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[117] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[118] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[119] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[120] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[121] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[122] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[123] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[124] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[125] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[126] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[127] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[128] <= T80_Reg:Regs.DOR[48]
REG[129] <= T80_Reg:Regs.DOR[49]
REG[130] <= T80_Reg:Regs.DOR[50]
REG[131] <= T80_Reg:Regs.DOR[51]
REG[132] <= T80_Reg:Regs.DOR[52]
REG[133] <= T80_Reg:Regs.DOR[53]
REG[134] <= T80_Reg:Regs.DOR[54]
REG[135] <= T80_Reg:Regs.DOR[55]
REG[136] <= T80_Reg:Regs.DOR[56]
REG[137] <= T80_Reg:Regs.DOR[57]
REG[138] <= T80_Reg:Regs.DOR[58]
REG[139] <= T80_Reg:Regs.DOR[59]
REG[140] <= T80_Reg:Regs.DOR[60]
REG[141] <= T80_Reg:Regs.DOR[61]
REG[142] <= T80_Reg:Regs.DOR[62]
REG[143] <= T80_Reg:Regs.DOR[63]
REG[144] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[145] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[146] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[147] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[148] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[149] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[150] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[151] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[152] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[153] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[154] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[155] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[156] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[157] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[158] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[159] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[160] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[161] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[162] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[163] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[164] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[165] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[166] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[167] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[168] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[169] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[170] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[171] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[172] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[173] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[174] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[175] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[176] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[177] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[178] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[179] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[180] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[181] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[182] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[183] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[184] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[185] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[186] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[187] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[188] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[189] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[190] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[191] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[192] <= T80_Reg:Regs.DOR[112]
REG[193] <= T80_Reg:Regs.DOR[113]
REG[194] <= T80_Reg:Regs.DOR[114]
REG[195] <= T80_Reg:Regs.DOR[115]
REG[196] <= T80_Reg:Regs.DOR[116]
REG[197] <= T80_Reg:Regs.DOR[117]
REG[198] <= T80_Reg:Regs.DOR[118]
REG[199] <= T80_Reg:Regs.DOR[119]
REG[200] <= T80_Reg:Regs.DOR[120]
REG[201] <= T80_Reg:Regs.DOR[121]
REG[202] <= T80_Reg:Regs.DOR[122]
REG[203] <= T80_Reg:Regs.DOR[123]
REG[204] <= T80_Reg:Regs.DOR[124]
REG[205] <= T80_Reg:Regs.DOR[125]
REG[206] <= T80_Reg:Regs.DOR[126]
REG[207] <= T80_Reg:Regs.DOR[127]
REG[208] <= IStatus[0].DB_MAX_OUTPUT_PORT_TYPE
REG[209] <= IStatus[1].DB_MAX_OUTPUT_PORT_TYPE
REG[210] <= IntE_FF1.DB_MAX_OUTPUT_PORT_TYPE
REG[211] <= IntE_FF2.DB_MAX_OUTPUT_PORT_TYPE
DIRSet => ACC.OUTPUTSELECT
DIRSet => ACC.OUTPUTSELECT
DIRSet => ACC.OUTPUTSELECT
DIRSet => ACC.OUTPUTSELECT
DIRSet => ACC.OUTPUTSELECT
DIRSet => ACC.OUTPUTSELECT
DIRSet => ACC.OUTPUTSELECT
DIRSet => ACC.OUTPUTSELECT
DIRSet => F.OUTPUTSELECT
DIRSet => F.OUTPUTSELECT
DIRSet => F.OUTPUTSELECT
DIRSet => F.OUTPUTSELECT
DIRSet => F.OUTPUTSELECT
DIRSet => F.OUTPUTSELECT
DIRSet => F.OUTPUTSELECT
DIRSet => F.OUTPUTSELECT
DIRSet => Ap.OUTPUTSELECT
DIRSet => Ap.OUTPUTSELECT
DIRSet => Ap.OUTPUTSELECT
DIRSet => Ap.OUTPUTSELECT
DIRSet => Ap.OUTPUTSELECT
DIRSet => Ap.OUTPUTSELECT
DIRSet => Ap.OUTPUTSELECT
DIRSet => Ap.OUTPUTSELECT
DIRSet => Fp.OUTPUTSELECT
DIRSet => Fp.OUTPUTSELECT
DIRSet => Fp.OUTPUTSELECT
DIRSet => Fp.OUTPUTSELECT
DIRSet => Fp.OUTPUTSELECT
DIRSet => Fp.OUTPUTSELECT
DIRSet => Fp.OUTPUTSELECT
DIRSet => Fp.OUTPUTSELECT
DIRSet => I.OUTPUTSELECT
DIRSet => I.OUTPUTSELECT
DIRSet => I.OUTPUTSELECT
DIRSet => I.OUTPUTSELECT
DIRSet => I.OUTPUTSELECT
DIRSet => I.OUTPUTSELECT
DIRSet => I.OUTPUTSELECT
DIRSet => I.OUTPUTSELECT
DIRSet => R.OUTPUTSELECT
DIRSet => R.OUTPUTSELECT
DIRSet => R.OUTPUTSELECT
DIRSet => R.OUTPUTSELECT
DIRSet => R.OUTPUTSELECT
DIRSet => R.OUTPUTSELECT
DIRSet => R.OUTPUTSELECT
DIRSet => R.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => IStatus.OUTPUTSELECT
DIRSet => IStatus.OUTPUTSELECT
DIRSet => IntE_FF2.OUTPUTSELECT
DIRSet => IntE_FF1.OUTPUTSELECT
DIRSet => OldNMI_n.OUTPUTSELECT
DIRSet => BusReq_s.OUTPUTSELECT
DIRSet => BusAck.OUTPUTSELECT
DIRSet => T80_Reg:Regs.DIRSet
DIRSet => process_6.IN1
DIRSet => WZ[15].ENA
DIRSet => WZ[14].ENA
DIRSet => WZ[13].ENA
DIRSet => WZ[12].ENA
DIRSet => WZ[11].ENA
DIRSet => WZ[10].ENA
DIRSet => WZ[9].ENA
DIRSet => WZ[8].ENA
DIRSet => WZ[7].ENA
DIRSet => WZ[6].ENA
DIRSet => WZ[5].ENA
DIRSet => WZ[4].ENA
DIRSet => WZ[3].ENA
DIRSet => WZ[2].ENA
DIRSet => WZ[1].ENA
DIRSet => WZ[0].ENA
DIRSet => IR[7].ENA
DIRSet => IR[6].ENA
DIRSet => IR[5].ENA
DIRSet => IR[4].ENA
DIRSet => IR[3].ENA
DIRSet => IR[2].ENA
DIRSet => IR[1].ENA
DIRSet => IR[0].ENA
DIRSet => ISet[1].ENA
DIRSet => ISet[0].ENA
DIRSet => XY_State[1].ENA
DIRSet => XY_State[0].ENA
DIRSet => MCycles[2].ENA
DIRSet => MCycles[1].ENA
DIRSet => MCycles[0].ENA
DIRSet => DO[7]~reg0.ENA
DIRSet => DO[6]~reg0.ENA
DIRSet => DO[5]~reg0.ENA
DIRSet => DO[4]~reg0.ENA
DIRSet => DO[3]~reg0.ENA
DIRSet => DO[2]~reg0.ENA
DIRSet => DO[1]~reg0.ENA
DIRSet => DO[0]~reg0.ENA
DIRSet => Alternate.ENA
DIRSet => Read_To_Reg_r[4].ENA
DIRSet => Read_To_Reg_r[3].ENA
DIRSet => Read_To_Reg_r[2].ENA
DIRSet => Read_To_Reg_r[1].ENA
DIRSet => Read_To_Reg_r[0].ENA
DIRSet => Arith16_r.ENA
DIRSet => BTR_r.ENA
DIRSet => Z16_r.ENA
DIRSet => ALU_Op_r[3].ENA
DIRSet => ALU_Op_r[2].ENA
DIRSet => ALU_Op_r[1].ENA
DIRSet => ALU_Op_r[0].ENA
DIRSet => Save_ALU_r.ENA
DIRSet => PreserveC_r.ENA
DIRSet => XY_Ind.ENA
DIRSet => I_RXDD.ENA
DIRSet => MCycle[2].ENA
DIRSet => MCycle[1].ENA
DIRSet => MCycle[0].ENA
DIRSet => TState[2].ENA
DIRSet => TState[1].ENA
DIRSet => TState[0].ENA
DIRSet => Pre_XY_F_M[2].ENA
DIRSet => Pre_XY_F_M[1].ENA
DIRSet => Pre_XY_F_M[0].ENA
DIRSet => Halt_FF.ENA
DIRSet => NMICycle.ENA
DIRSet => IntCycle.ENA
DIRSet => No_BTR.ENA
DIRSet => Auto_Wait_t1.ENA
DIRSet => Auto_Wait_t2.ENA
DIRSet => M1_n~reg0.ENA
DIRSet => NMI_s.ENA
DIR[0] => ACC.DATAB
DIR[1] => ACC.DATAB
DIR[2] => ACC.DATAB
DIR[3] => ACC.DATAB
DIR[4] => ACC.DATAB
DIR[5] => ACC.DATAB
DIR[6] => ACC.DATAB
DIR[7] => ACC.DATAB
DIR[8] => F.DATAB
DIR[9] => F.DATAB
DIR[10] => F.DATAB
DIR[11] => F.DATAB
DIR[12] => F.DATAB
DIR[13] => F.DATAB
DIR[14] => F.DATAB
DIR[15] => F.DATAB
DIR[16] => Ap.DATAB
DIR[17] => Ap.DATAB
DIR[18] => Ap.DATAB
DIR[19] => Ap.DATAB
DIR[20] => Ap.DATAB
DIR[21] => Ap.DATAB
DIR[22] => Ap.DATAB
DIR[23] => Ap.DATAB
DIR[24] => Fp.DATAB
DIR[25] => Fp.DATAB
DIR[26] => Fp.DATAB
DIR[27] => Fp.DATAB
DIR[28] => Fp.DATAB
DIR[29] => Fp.DATAB
DIR[30] => Fp.DATAB
DIR[31] => Fp.DATAB
DIR[32] => I.DATAB
DIR[33] => I.DATAB
DIR[34] => I.DATAB
DIR[35] => I.DATAB
DIR[36] => I.DATAB
DIR[37] => I.DATAB
DIR[38] => I.DATAB
DIR[39] => I.DATAB
DIR[40] => R.DATAB
DIR[41] => R.DATAB
DIR[42] => R.DATAB
DIR[43] => R.DATAB
DIR[44] => R.DATAB
DIR[45] => R.DATAB
DIR[46] => R.DATAB
DIR[47] => R.DATAB
DIR[48] => SP.DATAB
DIR[49] => SP.DATAB
DIR[50] => SP.DATAB
DIR[51] => SP.DATAB
DIR[52] => SP.DATAB
DIR[53] => SP.DATAB
DIR[54] => SP.DATAB
DIR[55] => SP.DATAB
DIR[56] => SP.DATAB
DIR[57] => SP.DATAB
DIR[58] => SP.DATAB
DIR[59] => SP.DATAB
DIR[60] => SP.DATAB
DIR[61] => SP.DATAB
DIR[62] => SP.DATAB
DIR[63] => SP.DATAB
DIR[64] => PC.DATAB
DIR[64] => A.DATAB
DIR[65] => PC.DATAB
DIR[65] => A.DATAB
DIR[66] => PC.DATAB
DIR[66] => A.DATAB
DIR[67] => PC.DATAB
DIR[67] => A.DATAB
DIR[68] => PC.DATAB
DIR[68] => A.DATAB
DIR[69] => PC.DATAB
DIR[69] => A.DATAB
DIR[70] => PC.DATAB
DIR[70] => A.DATAB
DIR[71] => PC.DATAB
DIR[71] => A.DATAB
DIR[72] => PC.DATAB
DIR[72] => A.DATAB
DIR[73] => PC.DATAB
DIR[73] => A.DATAB
DIR[74] => PC.DATAB
DIR[74] => A.DATAB
DIR[75] => PC.DATAB
DIR[75] => A.DATAB
DIR[76] => PC.DATAB
DIR[76] => A.DATAB
DIR[77] => PC.DATAB
DIR[77] => A.DATAB
DIR[78] => PC.DATAB
DIR[78] => A.DATAB
DIR[79] => PC.DATAB
DIR[79] => A.DATAB
DIR[80] => T80_Reg:Regs.DIR[0]
DIR[81] => T80_Reg:Regs.DIR[1]
DIR[82] => T80_Reg:Regs.DIR[2]
DIR[83] => T80_Reg:Regs.DIR[3]
DIR[84] => T80_Reg:Regs.DIR[4]
DIR[85] => T80_Reg:Regs.DIR[5]
DIR[86] => T80_Reg:Regs.DIR[6]
DIR[87] => T80_Reg:Regs.DIR[7]
DIR[88] => T80_Reg:Regs.DIR[8]
DIR[89] => T80_Reg:Regs.DIR[9]
DIR[90] => T80_Reg:Regs.DIR[10]
DIR[91] => T80_Reg:Regs.DIR[11]
DIR[92] => T80_Reg:Regs.DIR[12]
DIR[93] => T80_Reg:Regs.DIR[13]
DIR[94] => T80_Reg:Regs.DIR[14]
DIR[95] => T80_Reg:Regs.DIR[15]
DIR[96] => T80_Reg:Regs.DIR[16]
DIR[97] => T80_Reg:Regs.DIR[17]
DIR[98] => T80_Reg:Regs.DIR[18]
DIR[99] => T80_Reg:Regs.DIR[19]
DIR[100] => T80_Reg:Regs.DIR[20]
DIR[101] => T80_Reg:Regs.DIR[21]
DIR[102] => T80_Reg:Regs.DIR[22]
DIR[103] => T80_Reg:Regs.DIR[23]
DIR[104] => T80_Reg:Regs.DIR[24]
DIR[105] => T80_Reg:Regs.DIR[25]
DIR[106] => T80_Reg:Regs.DIR[26]
DIR[107] => T80_Reg:Regs.DIR[27]
DIR[108] => T80_Reg:Regs.DIR[28]
DIR[109] => T80_Reg:Regs.DIR[29]
DIR[110] => T80_Reg:Regs.DIR[30]
DIR[111] => T80_Reg:Regs.DIR[31]
DIR[112] => T80_Reg:Regs.DIR[32]
DIR[113] => T80_Reg:Regs.DIR[33]
DIR[114] => T80_Reg:Regs.DIR[34]
DIR[115] => T80_Reg:Regs.DIR[35]
DIR[116] => T80_Reg:Regs.DIR[36]
DIR[117] => T80_Reg:Regs.DIR[37]
DIR[118] => T80_Reg:Regs.DIR[38]
DIR[119] => T80_Reg:Regs.DIR[39]
DIR[120] => T80_Reg:Regs.DIR[40]
DIR[121] => T80_Reg:Regs.DIR[41]
DIR[122] => T80_Reg:Regs.DIR[42]
DIR[123] => T80_Reg:Regs.DIR[43]
DIR[124] => T80_Reg:Regs.DIR[44]
DIR[125] => T80_Reg:Regs.DIR[45]
DIR[126] => T80_Reg:Regs.DIR[46]
DIR[127] => T80_Reg:Regs.DIR[47]
DIR[128] => T80_Reg:Regs.DIR[48]
DIR[129] => T80_Reg:Regs.DIR[49]
DIR[130] => T80_Reg:Regs.DIR[50]
DIR[131] => T80_Reg:Regs.DIR[51]
DIR[132] => T80_Reg:Regs.DIR[52]
DIR[133] => T80_Reg:Regs.DIR[53]
DIR[134] => T80_Reg:Regs.DIR[54]
DIR[135] => T80_Reg:Regs.DIR[55]
DIR[136] => T80_Reg:Regs.DIR[56]
DIR[137] => T80_Reg:Regs.DIR[57]
DIR[138] => T80_Reg:Regs.DIR[58]
DIR[139] => T80_Reg:Regs.DIR[59]
DIR[140] => T80_Reg:Regs.DIR[60]
DIR[141] => T80_Reg:Regs.DIR[61]
DIR[142] => T80_Reg:Regs.DIR[62]
DIR[143] => T80_Reg:Regs.DIR[63]
DIR[144] => T80_Reg:Regs.DIR[64]
DIR[145] => T80_Reg:Regs.DIR[65]
DIR[146] => T80_Reg:Regs.DIR[66]
DIR[147] => T80_Reg:Regs.DIR[67]
DIR[148] => T80_Reg:Regs.DIR[68]
DIR[149] => T80_Reg:Regs.DIR[69]
DIR[150] => T80_Reg:Regs.DIR[70]
DIR[151] => T80_Reg:Regs.DIR[71]
DIR[152] => T80_Reg:Regs.DIR[72]
DIR[153] => T80_Reg:Regs.DIR[73]
DIR[154] => T80_Reg:Regs.DIR[74]
DIR[155] => T80_Reg:Regs.DIR[75]
DIR[156] => T80_Reg:Regs.DIR[76]
DIR[157] => T80_Reg:Regs.DIR[77]
DIR[158] => T80_Reg:Regs.DIR[78]
DIR[159] => T80_Reg:Regs.DIR[79]
DIR[160] => T80_Reg:Regs.DIR[80]
DIR[161] => T80_Reg:Regs.DIR[81]
DIR[162] => T80_Reg:Regs.DIR[82]
DIR[163] => T80_Reg:Regs.DIR[83]
DIR[164] => T80_Reg:Regs.DIR[84]
DIR[165] => T80_Reg:Regs.DIR[85]
DIR[166] => T80_Reg:Regs.DIR[86]
DIR[167] => T80_Reg:Regs.DIR[87]
DIR[168] => T80_Reg:Regs.DIR[88]
DIR[169] => T80_Reg:Regs.DIR[89]
DIR[170] => T80_Reg:Regs.DIR[90]
DIR[171] => T80_Reg:Regs.DIR[91]
DIR[172] => T80_Reg:Regs.DIR[92]
DIR[173] => T80_Reg:Regs.DIR[93]
DIR[174] => T80_Reg:Regs.DIR[94]
DIR[175] => T80_Reg:Regs.DIR[95]
DIR[176] => T80_Reg:Regs.DIR[96]
DIR[177] => T80_Reg:Regs.DIR[97]
DIR[178] => T80_Reg:Regs.DIR[98]
DIR[179] => T80_Reg:Regs.DIR[99]
DIR[180] => T80_Reg:Regs.DIR[100]
DIR[181] => T80_Reg:Regs.DIR[101]
DIR[182] => T80_Reg:Regs.DIR[102]
DIR[183] => T80_Reg:Regs.DIR[103]
DIR[184] => T80_Reg:Regs.DIR[104]
DIR[185] => T80_Reg:Regs.DIR[105]
DIR[186] => T80_Reg:Regs.DIR[106]
DIR[187] => T80_Reg:Regs.DIR[107]
DIR[188] => T80_Reg:Regs.DIR[108]
DIR[189] => T80_Reg:Regs.DIR[109]
DIR[190] => T80_Reg:Regs.DIR[110]
DIR[191] => T80_Reg:Regs.DIR[111]
DIR[192] => T80_Reg:Regs.DIR[112]
DIR[193] => T80_Reg:Regs.DIR[113]
DIR[194] => T80_Reg:Regs.DIR[114]
DIR[195] => T80_Reg:Regs.DIR[115]
DIR[196] => T80_Reg:Regs.DIR[116]
DIR[197] => T80_Reg:Regs.DIR[117]
DIR[198] => T80_Reg:Regs.DIR[118]
DIR[199] => T80_Reg:Regs.DIR[119]
DIR[200] => T80_Reg:Regs.DIR[120]
DIR[201] => T80_Reg:Regs.DIR[121]
DIR[202] => T80_Reg:Regs.DIR[122]
DIR[203] => T80_Reg:Regs.DIR[123]
DIR[204] => T80_Reg:Regs.DIR[124]
DIR[205] => T80_Reg:Regs.DIR[125]
DIR[206] => T80_Reg:Regs.DIR[126]
DIR[207] => T80_Reg:Regs.DIR[127]
DIR[208] => IStatus.DATAB
DIR[209] => IStatus.DATAB
DIR[210] => IntE_FF1.DATAB
DIR[211] => IntE_FF2.DATAB


|Z80_FPGA|Microcomputer:inst|T80s:cpu1|T80:u0|T80_MCode:mcode
IR[0] => Mux5.IN7
IR[0] => Mux26.IN7
IR[0] => Set_BusB_To.DATAB
IR[0] => Mux60.IN263
IR[0] => Mux61.IN263
IR[0] => Mux62.IN263
IR[0] => Mux63.IN158
IR[0] => Mux63.IN159
IR[0] => Mux63.IN160
IR[0] => Mux63.IN161
IR[0] => Mux63.IN162
IR[0] => Mux63.IN163
IR[0] => Mux63.IN164
IR[0] => Mux63.IN165
IR[0] => Mux63.IN166
IR[0] => Mux63.IN167
IR[0] => Mux63.IN168
IR[0] => Mux63.IN169
IR[0] => Mux63.IN170
IR[0] => Mux63.IN171
IR[0] => Mux63.IN172
IR[0] => Mux63.IN173
IR[0] => Mux63.IN174
IR[0] => Mux63.IN175
IR[0] => Mux63.IN176
IR[0] => Mux63.IN177
IR[0] => Mux63.IN178
IR[0] => Mux63.IN179
IR[0] => Mux63.IN180
IR[0] => Mux63.IN181
IR[0] => Mux63.IN182
IR[0] => Mux63.IN183
IR[0] => Mux63.IN184
IR[0] => Mux63.IN185
IR[0] => Mux63.IN186
IR[0] => Mux63.IN187
IR[0] => Mux63.IN188
IR[0] => Mux63.IN189
IR[0] => Mux63.IN190
IR[0] => Mux63.IN191
IR[0] => Mux63.IN192
IR[0] => Mux63.IN193
IR[0] => Mux63.IN194
IR[0] => Mux63.IN195
IR[0] => Mux63.IN196
IR[0] => Mux63.IN197
IR[0] => Mux63.IN198
IR[0] => Mux63.IN199
IR[0] => Mux63.IN200
IR[0] => Mux63.IN201
IR[0] => Mux63.IN202
IR[0] => Mux63.IN203
IR[0] => Mux63.IN204
IR[0] => Mux63.IN205
IR[0] => Mux63.IN206
IR[0] => Mux63.IN207
IR[0] => Mux63.IN208
IR[0] => Mux63.IN209
IR[0] => Mux63.IN210
IR[0] => Mux63.IN211
IR[0] => Mux63.IN212
IR[0] => Mux63.IN213
IR[0] => Mux63.IN214
IR[0] => Mux63.IN215
IR[0] => Mux63.IN216
IR[0] => Mux63.IN217
IR[0] => Mux63.IN218
IR[0] => Mux63.IN219
IR[0] => Mux63.IN220
IR[0] => Mux63.IN221
IR[0] => Mux63.IN222
IR[0] => Mux63.IN223
IR[0] => Mux63.IN224
IR[0] => Mux63.IN225
IR[0] => Mux63.IN226
IR[0] => Mux63.IN227
IR[0] => Mux63.IN228
IR[0] => Mux63.IN229
IR[0] => Mux63.IN230
IR[0] => Mux63.IN231
IR[0] => Mux63.IN232
IR[0] => Mux63.IN233
IR[0] => Mux63.IN234
IR[0] => Mux63.IN235
IR[0] => Mux63.IN236
IR[0] => Mux63.IN237
IR[0] => Mux63.IN238
IR[0] => Mux63.IN239
IR[0] => Mux63.IN240
IR[0] => Mux63.IN241
IR[0] => Mux63.IN242
IR[0] => Mux63.IN243
IR[0] => Mux63.IN244
IR[0] => Mux63.IN245
IR[0] => Mux63.IN246
IR[0] => Mux63.IN247
IR[0] => Mux63.IN248
IR[0] => Mux63.IN249
IR[0] => Mux63.IN250
IR[0] => Mux63.IN251
IR[0] => Mux63.IN252
IR[0] => Mux63.IN253
IR[0] => Mux63.IN254
IR[0] => Mux63.IN255
IR[0] => Mux63.IN256
IR[0] => Mux63.IN257
IR[0] => Mux63.IN258
IR[0] => Mux63.IN259
IR[0] => Mux63.IN260
IR[0] => Mux63.IN261
IR[0] => Mux63.IN262
IR[0] => Mux63.IN263
IR[0] => Mux64.IN263
IR[0] => Mux65.IN69
IR[0] => Mux66.IN263
IR[0] => Mux67.IN263
IR[0] => Mux68.IN263
IR[0] => Mux69.IN263
IR[0] => Mux70.IN263
IR[0] => Mux71.IN262
IR[0] => Mux72.IN263
IR[0] => Mux73.IN263
IR[0] => Mux74.IN263
IR[0] => Mux75.IN263
IR[0] => Mux76.IN263
IR[0] => Mux77.IN263
IR[0] => Mux78.IN263
IR[0] => Mux79.IN263
IR[0] => Mux80.IN263
IR[0] => Mux81.IN69
IR[0] => Mux82.IN263
IR[0] => Mux83.IN263
IR[0] => Mux84.IN263
IR[0] => Mux85.IN263
IR[0] => Mux86.IN263
IR[0] => Mux87.IN263
IR[0] => Mux88.IN263
IR[0] => Mux89.IN263
IR[0] => Mux90.IN263
IR[0] => Mux91.IN263
IR[0] => Mux92.IN263
IR[0] => Mux93.IN263
IR[0] => Mux94.IN263
IR[0] => Mux95.IN263
IR[0] => Mux96.IN263
IR[0] => Mux97.IN263
IR[0] => Mux98.IN263
IR[0] => Mux99.IN263
IR[0] => Mux100.IN263
IR[0] => Mux101.IN263
IR[0] => Mux102.IN263
IR[0] => Mux103.IN263
IR[0] => Mux104.IN263
IR[0] => Mux105.IN263
IR[0] => Mux106.IN263
IR[0] => Mux107.IN263
IR[0] => Mux108.IN263
IR[0] => Mux109.IN263
IR[0] => Mux110.IN263
IR[0] => Mux111.IN69
IR[0] => Mux112.IN69
IR[0] => Mux113.IN263
IR[0] => Mux114.IN263
IR[0] => Mux115.IN263
IR[0] => Mux116.IN263
IR[0] => Mux117.IN36
IR[0] => Mux118.IN263
IR[0] => Mux119.IN263
IR[0] => Mux120.IN263
IR[0] => Mux123.IN36
IR[0] => Mux124.IN36
IR[0] => Mux125.IN36
IR[0] => Mux126.IN36
IR[0] => Mux127.IN36
IR[0] => Mux128.IN36
IR[0] => Mux129.IN36
IR[0] => Mux130.IN36
IR[0] => Mux131.IN36
IR[0] => Mux132.IN36
IR[0] => Mux133.IN36
IR[0] => Mux134.IN36
IR[0] => Mux135.IN36
IR[0] => Mux201.IN69
IR[0] => Mux202.IN134
IR[0] => Mux203.IN134
IR[0] => Mux204.IN263
IR[0] => Mux205.IN263
IR[0] => Mux206.IN263
IR[0] => Mux207.IN134
IR[0] => Mux208.IN257
IR[0] => Mux209.IN263
IR[0] => Mux210.IN69
IR[0] => Mux211.IN69
IR[0] => Mux212.IN263
IR[0] => Mux213.IN69
IR[0] => Mux214.IN263
IR[0] => Mux215.IN69
IR[0] => Mux216.IN263
IR[0] => Mux217.IN69
IR[0] => Mux218.IN263
IR[0] => Mux219.IN263
IR[0] => Mux220.IN263
IR[0] => Mux221.IN69
IR[0] => Mux222.IN263
IR[0] => Mux223.IN263
IR[0] => Mux224.IN263
IR[0] => Mux225.IN134
IR[0] => Mux226.IN263
IR[0] => Mux227.IN69
IR[0] => Mux228.IN69
IR[0] => Mux229.IN69
IR[0] => Mux230.IN69
IR[0] => Mux231.IN263
IR[0] => Mux232.IN263
IR[0] => Mux233.IN263
IR[0] => Mux234.IN263
IR[0] => Mux235.IN69
IR[0] => Mux236.IN263
IR[0] => Mux237.IN263
IR[0] => Mux238.IN263
IR[0] => Mux239.IN69
IR[0] => Mux240.IN69
IR[0] => Mux241.IN36
IR[0] => Mux242.IN134
IR[0] => Mux243.IN134
IR[0] => Mux244.IN134
IR[0] => Mux245.IN134
IR[0] => Mux246.IN263
IR[0] => Mux247.IN263
IR[0] => Mux248.IN36
IR[0] => Mux249.IN69
IR[0] => Mux250.IN36
IR[0] => Mux251.IN69
IR[0] => Mux252.IN69
IR[0] => Mux253.IN263
IR[0] => Mux257.IN3
IR[0] => Mux262.IN3
IR[0] => Set_BusB_To.DATAB
IR[0] => Equal6.IN4
IR[0] => Equal8.IN7
IR[1] => Mux4.IN7
IR[1] => Mux25.IN7
IR[1] => Set_BusB_To.DATAB
IR[1] => Mux60.IN262
IR[1] => Mux61.IN262
IR[1] => Mux62.IN157
IR[1] => Mux62.IN158
IR[1] => Mux62.IN159
IR[1] => Mux62.IN160
IR[1] => Mux62.IN161
IR[1] => Mux62.IN162
IR[1] => Mux62.IN163
IR[1] => Mux62.IN164
IR[1] => Mux62.IN165
IR[1] => Mux62.IN166
IR[1] => Mux62.IN167
IR[1] => Mux62.IN168
IR[1] => Mux62.IN169
IR[1] => Mux62.IN170
IR[1] => Mux62.IN171
IR[1] => Mux62.IN172
IR[1] => Mux62.IN173
IR[1] => Mux62.IN174
IR[1] => Mux62.IN175
IR[1] => Mux62.IN176
IR[1] => Mux62.IN177
IR[1] => Mux62.IN178
IR[1] => Mux62.IN179
IR[1] => Mux62.IN180
IR[1] => Mux62.IN181
IR[1] => Mux62.IN182
IR[1] => Mux62.IN183
IR[1] => Mux62.IN184
IR[1] => Mux62.IN185
IR[1] => Mux62.IN186
IR[1] => Mux62.IN187
IR[1] => Mux62.IN188
IR[1] => Mux62.IN189
IR[1] => Mux62.IN190
IR[1] => Mux62.IN191
IR[1] => Mux62.IN192
IR[1] => Mux62.IN193
IR[1] => Mux62.IN194
IR[1] => Mux62.IN195
IR[1] => Mux62.IN196
IR[1] => Mux62.IN197
IR[1] => Mux62.IN198
IR[1] => Mux62.IN199
IR[1] => Mux62.IN200
IR[1] => Mux62.IN201
IR[1] => Mux62.IN202
IR[1] => Mux62.IN203
IR[1] => Mux62.IN204
IR[1] => Mux62.IN205
IR[1] => Mux62.IN206
IR[1] => Mux62.IN207
IR[1] => Mux62.IN208
IR[1] => Mux62.IN209
IR[1] => Mux62.IN210
IR[1] => Mux62.IN211
IR[1] => Mux62.IN212
IR[1] => Mux62.IN213
IR[1] => Mux62.IN214
IR[1] => Mux62.IN215
IR[1] => Mux62.IN216
IR[1] => Mux62.IN217
IR[1] => Mux62.IN218
IR[1] => Mux62.IN219
IR[1] => Mux62.IN220
IR[1] => Mux62.IN221
IR[1] => Mux62.IN222
IR[1] => Mux62.IN223
IR[1] => Mux62.IN224
IR[1] => Mux62.IN225
IR[1] => Mux62.IN226
IR[1] => Mux62.IN227
IR[1] => Mux62.IN228
IR[1] => Mux62.IN229
IR[1] => Mux62.IN230
IR[1] => Mux62.IN231
IR[1] => Mux62.IN232
IR[1] => Mux62.IN233
IR[1] => Mux62.IN234
IR[1] => Mux62.IN235
IR[1] => Mux62.IN236
IR[1] => Mux62.IN237
IR[1] => Mux62.IN238
IR[1] => Mux62.IN239
IR[1] => Mux62.IN240
IR[1] => Mux62.IN241
IR[1] => Mux62.IN242
IR[1] => Mux62.IN243
IR[1] => Mux62.IN244
IR[1] => Mux62.IN245
IR[1] => Mux62.IN246
IR[1] => Mux62.IN247
IR[1] => Mux62.IN248
IR[1] => Mux62.IN249
IR[1] => Mux62.IN250
IR[1] => Mux62.IN251
IR[1] => Mux62.IN252
IR[1] => Mux62.IN253
IR[1] => Mux62.IN254
IR[1] => Mux62.IN255
IR[1] => Mux62.IN256
IR[1] => Mux62.IN257
IR[1] => Mux62.IN258
IR[1] => Mux62.IN259
IR[1] => Mux62.IN260
IR[1] => Mux62.IN261
IR[1] => Mux62.IN262
IR[1] => Mux63.IN157
IR[1] => Mux64.IN262
IR[1] => Mux65.IN68
IR[1] => Mux66.IN262
IR[1] => Mux67.IN262
IR[1] => Mux68.IN262
IR[1] => Mux69.IN262
IR[1] => Mux70.IN262
IR[1] => Mux71.IN261
IR[1] => Mux72.IN262
IR[1] => Mux73.IN262
IR[1] => Mux74.IN262
IR[1] => Mux75.IN262
IR[1] => Mux76.IN262
IR[1] => Mux77.IN262
IR[1] => Mux78.IN262
IR[1] => Mux79.IN262
IR[1] => Mux80.IN262
IR[1] => Mux81.IN68
IR[1] => Mux82.IN262
IR[1] => Mux83.IN262
IR[1] => Mux84.IN262
IR[1] => Mux85.IN262
IR[1] => Mux86.IN262
IR[1] => Mux87.IN262
IR[1] => Mux88.IN262
IR[1] => Mux89.IN262
IR[1] => Mux90.IN262
IR[1] => Mux91.IN262
IR[1] => Mux92.IN262
IR[1] => Mux93.IN262
IR[1] => Mux94.IN262
IR[1] => Mux95.IN262
IR[1] => Mux96.IN262
IR[1] => Mux97.IN262
IR[1] => Mux98.IN262
IR[1] => Mux99.IN262
IR[1] => Mux100.IN262
IR[1] => Mux101.IN262
IR[1] => Mux102.IN262
IR[1] => Mux103.IN262
IR[1] => Mux104.IN262
IR[1] => Mux105.IN262
IR[1] => Mux106.IN262
IR[1] => Mux107.IN262
IR[1] => Mux108.IN262
IR[1] => Mux109.IN262
IR[1] => Mux110.IN262
IR[1] => Mux111.IN68
IR[1] => Mux112.IN68
IR[1] => Mux113.IN262
IR[1] => Mux114.IN262
IR[1] => Mux115.IN262
IR[1] => Mux116.IN262
IR[1] => Mux117.IN35
IR[1] => Mux118.IN262
IR[1] => Mux119.IN262
IR[1] => Mux120.IN262
IR[1] => Mux123.IN35
IR[1] => Mux124.IN35
IR[1] => Mux125.IN35
IR[1] => Mux126.IN35
IR[1] => Mux127.IN35
IR[1] => Mux128.IN35
IR[1] => Mux129.IN35
IR[1] => Mux130.IN35
IR[1] => Mux131.IN35
IR[1] => Mux132.IN35
IR[1] => Mux133.IN35
IR[1] => Mux134.IN35
IR[1] => Mux135.IN35
IR[1] => Mux201.IN68
IR[1] => Mux202.IN133
IR[1] => Mux203.IN133
IR[1] => Mux204.IN262
IR[1] => Mux205.IN262
IR[1] => Mux206.IN262
IR[1] => Mux207.IN133
IR[1] => Mux208.IN256
IR[1] => Mux209.IN262
IR[1] => Mux210.IN68
IR[1] => Mux211.IN68
IR[1] => Mux212.IN262
IR[1] => Mux213.IN68
IR[1] => Mux214.IN262
IR[1] => Mux215.IN68
IR[1] => Mux216.IN262
IR[1] => Mux217.IN68
IR[1] => Mux218.IN262
IR[1] => Mux219.IN262
IR[1] => Mux220.IN262
IR[1] => Mux221.IN68
IR[1] => Mux222.IN262
IR[1] => Mux223.IN262
IR[1] => Mux224.IN262
IR[1] => Mux225.IN133
IR[1] => Mux226.IN262
IR[1] => Mux227.IN68
IR[1] => Mux228.IN68
IR[1] => Mux229.IN68
IR[1] => Mux230.IN68
IR[1] => Mux231.IN262
IR[1] => Mux232.IN262
IR[1] => Mux233.IN262
IR[1] => Mux234.IN262
IR[1] => Mux235.IN68
IR[1] => Mux236.IN262
IR[1] => Mux237.IN262
IR[1] => Mux238.IN262
IR[1] => Mux239.IN68
IR[1] => Mux240.IN68
IR[1] => Mux241.IN35
IR[1] => Mux242.IN133
IR[1] => Mux243.IN133
IR[1] => Mux244.IN133
IR[1] => Mux245.IN133
IR[1] => Mux246.IN262
IR[1] => Mux247.IN262
IR[1] => Mux248.IN35
IR[1] => Mux249.IN68
IR[1] => Mux250.IN35
IR[1] => Mux251.IN68
IR[1] => Mux252.IN68
IR[1] => Mux253.IN262
IR[1] => Mux256.IN3
IR[1] => Mux261.IN3
IR[1] => Set_BusB_To.DATAB
IR[1] => Equal6.IN3
IR[1] => Equal8.IN3
IR[2] => Mux3.IN7
IR[2] => Mux24.IN7
IR[2] => Set_BusB_To.DATAB
IR[2] => Mux60.IN261
IR[2] => Mux61.IN156
IR[2] => Mux61.IN157
IR[2] => Mux61.IN158
IR[2] => Mux61.IN159
IR[2] => Mux61.IN160
IR[2] => Mux61.IN161
IR[2] => Mux61.IN162
IR[2] => Mux61.IN163
IR[2] => Mux61.IN164
IR[2] => Mux61.IN165
IR[2] => Mux61.IN166
IR[2] => Mux61.IN167
IR[2] => Mux61.IN168
IR[2] => Mux61.IN169
IR[2] => Mux61.IN170
IR[2] => Mux61.IN171
IR[2] => Mux61.IN172
IR[2] => Mux61.IN173
IR[2] => Mux61.IN174
IR[2] => Mux61.IN175
IR[2] => Mux61.IN176
IR[2] => Mux61.IN177
IR[2] => Mux61.IN178
IR[2] => Mux61.IN179
IR[2] => Mux61.IN180
IR[2] => Mux61.IN181
IR[2] => Mux61.IN182
IR[2] => Mux61.IN183
IR[2] => Mux61.IN184
IR[2] => Mux61.IN185
IR[2] => Mux61.IN186
IR[2] => Mux61.IN187
IR[2] => Mux61.IN188
IR[2] => Mux61.IN189
IR[2] => Mux61.IN190
IR[2] => Mux61.IN191
IR[2] => Mux61.IN192
IR[2] => Mux61.IN193
IR[2] => Mux61.IN194
IR[2] => Mux61.IN195
IR[2] => Mux61.IN196
IR[2] => Mux61.IN197
IR[2] => Mux61.IN198
IR[2] => Mux61.IN199
IR[2] => Mux61.IN200
IR[2] => Mux61.IN201
IR[2] => Mux61.IN202
IR[2] => Mux61.IN203
IR[2] => Mux61.IN204
IR[2] => Mux61.IN205
IR[2] => Mux61.IN206
IR[2] => Mux61.IN207
IR[2] => Mux61.IN208
IR[2] => Mux61.IN209
IR[2] => Mux61.IN210
IR[2] => Mux61.IN211
IR[2] => Mux61.IN212
IR[2] => Mux61.IN213
IR[2] => Mux61.IN214
IR[2] => Mux61.IN215
IR[2] => Mux61.IN216
IR[2] => Mux61.IN217
IR[2] => Mux61.IN218
IR[2] => Mux61.IN219
IR[2] => Mux61.IN220
IR[2] => Mux61.IN221
IR[2] => Mux61.IN222
IR[2] => Mux61.IN223
IR[2] => Mux61.IN224
IR[2] => Mux61.IN225
IR[2] => Mux61.IN226
IR[2] => Mux61.IN227
IR[2] => Mux61.IN228
IR[2] => Mux61.IN229
IR[2] => Mux61.IN230
IR[2] => Mux61.IN231
IR[2] => Mux61.IN232
IR[2] => Mux61.IN233
IR[2] => Mux61.IN234
IR[2] => Mux61.IN235
IR[2] => Mux61.IN236
IR[2] => Mux61.IN237
IR[2] => Mux61.IN238
IR[2] => Mux61.IN239
IR[2] => Mux61.IN240
IR[2] => Mux61.IN241
IR[2] => Mux61.IN242
IR[2] => Mux61.IN243
IR[2] => Mux61.IN244
IR[2] => Mux61.IN245
IR[2] => Mux61.IN246
IR[2] => Mux61.IN247
IR[2] => Mux61.IN248
IR[2] => Mux61.IN249
IR[2] => Mux61.IN250
IR[2] => Mux61.IN251
IR[2] => Mux61.IN252
IR[2] => Mux61.IN253
IR[2] => Mux61.IN254
IR[2] => Mux61.IN255
IR[2] => Mux61.IN256
IR[2] => Mux61.IN257
IR[2] => Mux61.IN258
IR[2] => Mux61.IN259
IR[2] => Mux61.IN260
IR[2] => Mux61.IN261
IR[2] => Mux62.IN156
IR[2] => Mux63.IN156
IR[2] => Mux64.IN261
IR[2] => Mux65.IN67
IR[2] => Mux66.IN261
IR[2] => Mux67.IN261
IR[2] => Mux68.IN261
IR[2] => Mux69.IN261
IR[2] => Mux70.IN261
IR[2] => Mux71.IN260
IR[2] => Mux72.IN261
IR[2] => Mux73.IN261
IR[2] => Mux74.IN261
IR[2] => Mux75.IN261
IR[2] => Mux76.IN261
IR[2] => Mux77.IN261
IR[2] => Mux78.IN261
IR[2] => Mux79.IN261
IR[2] => Mux80.IN261
IR[2] => Mux81.IN67
IR[2] => Mux82.IN261
IR[2] => Mux83.IN261
IR[2] => Mux84.IN261
IR[2] => Mux85.IN261
IR[2] => Mux86.IN261
IR[2] => Mux87.IN261
IR[2] => Mux88.IN261
IR[2] => Mux89.IN261
IR[2] => Mux90.IN261
IR[2] => Mux91.IN261
IR[2] => Mux92.IN261
IR[2] => Mux93.IN261
IR[2] => Mux94.IN261
IR[2] => Mux95.IN261
IR[2] => Mux96.IN261
IR[2] => Mux97.IN261
IR[2] => Mux98.IN261
IR[2] => Mux99.IN261
IR[2] => Mux100.IN261
IR[2] => Mux101.IN261
IR[2] => Mux102.IN261
IR[2] => Mux103.IN261
IR[2] => Mux104.IN261
IR[2] => Mux105.IN261
IR[2] => Mux106.IN261
IR[2] => Mux107.IN261
IR[2] => Mux108.IN261
IR[2] => Mux109.IN261
IR[2] => Mux110.IN261
IR[2] => Mux111.IN67
IR[2] => Mux112.IN67
IR[2] => Mux113.IN261
IR[2] => Mux114.IN261
IR[2] => Mux115.IN261
IR[2] => Mux116.IN261
IR[2] => Mux117.IN34
IR[2] => Mux118.IN261
IR[2] => Mux119.IN261
IR[2] => Mux120.IN261
IR[2] => Mux123.IN34
IR[2] => Mux124.IN34
IR[2] => Mux125.IN34
IR[2] => Mux126.IN34
IR[2] => Mux127.IN34
IR[2] => Mux128.IN34
IR[2] => Mux129.IN34
IR[2] => Mux130.IN34
IR[2] => Mux131.IN34
IR[2] => Mux132.IN34
IR[2] => Mux133.IN34
IR[2] => Mux134.IN34
IR[2] => Mux135.IN34
IR[2] => Mux201.IN67
IR[2] => Mux202.IN132
IR[2] => Mux203.IN132
IR[2] => Mux204.IN261
IR[2] => Mux205.IN261
IR[2] => Mux206.IN261
IR[2] => Mux207.IN132
IR[2] => Mux208.IN255
IR[2] => Mux209.IN261
IR[2] => Mux210.IN67
IR[2] => Mux211.IN67
IR[2] => Mux212.IN261
IR[2] => Mux213.IN67
IR[2] => Mux214.IN261
IR[2] => Mux215.IN67
IR[2] => Mux216.IN261
IR[2] => Mux217.IN67
IR[2] => Mux218.IN261
IR[2] => Mux219.IN261
IR[2] => Mux220.IN261
IR[2] => Mux221.IN67
IR[2] => Mux222.IN261
IR[2] => Mux223.IN261
IR[2] => Mux224.IN261
IR[2] => Mux225.IN132
IR[2] => Mux226.IN261
IR[2] => Mux227.IN67
IR[2] => Mux228.IN67
IR[2] => Mux229.IN67
IR[2] => Mux230.IN67
IR[2] => Mux231.IN261
IR[2] => Mux232.IN261
IR[2] => Mux233.IN261
IR[2] => Mux234.IN261
IR[2] => Mux235.IN67
IR[2] => Mux236.IN261
IR[2] => Mux237.IN261
IR[2] => Mux238.IN261
IR[2] => Mux239.IN67
IR[2] => Mux240.IN67
IR[2] => Mux241.IN34
IR[2] => Mux242.IN132
IR[2] => Mux243.IN132
IR[2] => Mux244.IN132
IR[2] => Mux245.IN132
IR[2] => Mux246.IN261
IR[2] => Mux247.IN261
IR[2] => Mux248.IN34
IR[2] => Mux249.IN67
IR[2] => Mux250.IN34
IR[2] => Mux251.IN67
IR[2] => Mux252.IN67
IR[2] => Mux253.IN261
IR[2] => Mux255.IN3
IR[2] => Mux260.IN3
IR[2] => Set_BusB_To.DATAB
IR[2] => Equal6.IN7
IR[2] => Equal8.IN2
IR[3] => Mux2.IN7
IR[3] => Mux29.IN2
IR[3] => Mux29.IN3
IR[3] => Mux29.IN4
IR[3] => Mux29.IN5
IR[3] => Mux29.IN6
IR[3] => Mux29.IN7
IR[3] => Mux44.IN6
IR[3] => Mux60.IN260
IR[3] => Mux61.IN155
IR[3] => Mux62.IN155
IR[3] => Mux63.IN155
IR[3] => Mux64.IN260
IR[3] => Mux65.IN66
IR[3] => Mux66.IN260
IR[3] => Mux67.IN260
IR[3] => Mux68.IN197
IR[3] => Mux68.IN198
IR[3] => Mux68.IN199
IR[3] => Mux68.IN200
IR[3] => Mux68.IN201
IR[3] => Mux68.IN202
IR[3] => Mux68.IN203
IR[3] => Mux68.IN204
IR[3] => Mux68.IN205
IR[3] => Mux68.IN206
IR[3] => Mux68.IN207
IR[3] => Mux68.IN208
IR[3] => Mux68.IN209
IR[3] => Mux68.IN210
IR[3] => Mux68.IN211
IR[3] => Mux68.IN212
IR[3] => Mux68.IN213
IR[3] => Mux68.IN214
IR[3] => Mux68.IN215
IR[3] => Mux68.IN216
IR[3] => Mux68.IN217
IR[3] => Mux68.IN218
IR[3] => Mux68.IN219
IR[3] => Mux68.IN220
IR[3] => Mux68.IN221
IR[3] => Mux68.IN222
IR[3] => Mux68.IN223
IR[3] => Mux68.IN224
IR[3] => Mux68.IN225
IR[3] => Mux68.IN226
IR[3] => Mux68.IN227
IR[3] => Mux68.IN228
IR[3] => Mux68.IN229
IR[3] => Mux68.IN230
IR[3] => Mux68.IN231
IR[3] => Mux68.IN232
IR[3] => Mux68.IN233
IR[3] => Mux68.IN234
IR[3] => Mux68.IN235
IR[3] => Mux68.IN236
IR[3] => Mux68.IN237
IR[3] => Mux68.IN238
IR[3] => Mux68.IN239
IR[3] => Mux68.IN240
IR[3] => Mux68.IN241
IR[3] => Mux68.IN242
IR[3] => Mux68.IN243
IR[3] => Mux68.IN244
IR[3] => Mux68.IN245
IR[3] => Mux68.IN246
IR[3] => Mux68.IN247
IR[3] => Mux68.IN248
IR[3] => Mux68.IN249
IR[3] => Mux68.IN250
IR[3] => Mux68.IN251
IR[3] => Mux68.IN252
IR[3] => Mux68.IN253
IR[3] => Mux68.IN254
IR[3] => Mux68.IN255
IR[3] => Mux68.IN256
IR[3] => Mux68.IN257
IR[3] => Mux68.IN258
IR[3] => Mux68.IN259
IR[3] => Mux68.IN260
IR[3] => Mux69.IN260
IR[3] => Mux70.IN260
IR[3] => Mux71.IN259
IR[3] => Mux72.IN260
IR[3] => Mux73.IN260
IR[3] => Mux74.IN260
IR[3] => Mux75.IN260
IR[3] => Mux76.IN260
IR[3] => Mux77.IN260
IR[3] => Mux78.IN260
IR[3] => Mux79.IN260
IR[3] => Mux80.IN260
IR[3] => Mux81.IN66
IR[3] => Mux82.IN260
IR[3] => Mux83.IN260
IR[3] => Mux84.IN260
IR[3] => Mux85.IN260
IR[3] => Mux86.IN260
IR[3] => Mux87.IN260
IR[3] => Mux88.IN260
IR[3] => Mux89.IN260
IR[3] => Mux90.IN260
IR[3] => Mux91.IN260
IR[3] => Mux92.IN260
IR[3] => Mux93.IN260
IR[3] => Mux94.IN260
IR[3] => Mux95.IN260
IR[3] => Mux96.IN260
IR[3] => Mux97.IN260
IR[3] => Mux98.IN260
IR[3] => Mux99.IN260
IR[3] => Mux100.IN260
IR[3] => Mux101.IN30
IR[3] => Mux101.IN31
IR[3] => Mux101.IN32
IR[3] => Mux101.IN33
IR[3] => Mux101.IN34
IR[3] => Mux101.IN35
IR[3] => Mux101.IN36
IR[3] => Mux101.IN37
IR[3] => Mux101.IN38
IR[3] => Mux101.IN39
IR[3] => Mux101.IN40
IR[3] => Mux101.IN41
IR[3] => Mux101.IN42
IR[3] => Mux101.IN43
IR[3] => Mux101.IN44
IR[3] => Mux101.IN45
IR[3] => Mux101.IN46
IR[3] => Mux101.IN47
IR[3] => Mux101.IN48
IR[3] => Mux101.IN49
IR[3] => Mux101.IN50
IR[3] => Mux101.IN51
IR[3] => Mux101.IN52
IR[3] => Mux101.IN53
IR[3] => Mux101.IN54
IR[3] => Mux101.IN55
IR[3] => Mux101.IN56
IR[3] => Mux101.IN57
IR[3] => Mux101.IN58
IR[3] => Mux101.IN59
IR[3] => Mux101.IN60
IR[3] => Mux101.IN61
IR[3] => Mux101.IN62
IR[3] => Mux101.IN63
IR[3] => Mux101.IN64
IR[3] => Mux101.IN65
IR[3] => Mux101.IN66
IR[3] => Mux101.IN67
IR[3] => Mux101.IN68
IR[3] => Mux101.IN69
IR[3] => Mux101.IN70
IR[3] => Mux101.IN71
IR[3] => Mux101.IN72
IR[3] => Mux101.IN73
IR[3] => Mux101.IN74
IR[3] => Mux101.IN75
IR[3] => Mux101.IN76
IR[3] => Mux101.IN77
IR[3] => Mux101.IN78
IR[3] => Mux101.IN79
IR[3] => Mux101.IN80
IR[3] => Mux101.IN81
IR[3] => Mux101.IN82
IR[3] => Mux101.IN83
IR[3] => Mux101.IN84
IR[3] => Mux101.IN85
IR[3] => Mux101.IN86
IR[3] => Mux101.IN87
IR[3] => Mux101.IN88
IR[3] => Mux101.IN89
IR[3] => Mux101.IN90
IR[3] => Mux101.IN91
IR[3] => Mux101.IN92
IR[3] => Mux101.IN93
IR[3] => Mux101.IN94
IR[3] => Mux101.IN95
IR[3] => Mux101.IN96
IR[3] => Mux101.IN97
IR[3] => Mux101.IN98
IR[3] => Mux101.IN99
IR[3] => Mux101.IN100
IR[3] => Mux101.IN101
IR[3] => Mux101.IN102
IR[3] => Mux101.IN103
IR[3] => Mux101.IN104
IR[3] => Mux101.IN105
IR[3] => Mux101.IN106
IR[3] => Mux101.IN107
IR[3] => Mux101.IN108
IR[3] => Mux101.IN109
IR[3] => Mux101.IN110
IR[3] => Mux101.IN111
IR[3] => Mux101.IN112
IR[3] => Mux101.IN113
IR[3] => Mux101.IN114
IR[3] => Mux101.IN115
IR[3] => Mux101.IN116
IR[3] => Mux101.IN117
IR[3] => Mux101.IN118
IR[3] => Mux101.IN119
IR[3] => Mux101.IN120
IR[3] => Mux101.IN121
IR[3] => Mux101.IN122
IR[3] => Mux101.IN123
IR[3] => Mux101.IN124
IR[3] => Mux101.IN125
IR[3] => Mux101.IN126
IR[3] => Mux101.IN127
IR[3] => Mux101.IN128
IR[3] => Mux101.IN129
IR[3] => Mux101.IN130
IR[3] => Mux101.IN131
IR[3] => Mux101.IN132
IR[3] => Mux101.IN133
IR[3] => Mux101.IN134
IR[3] => Mux101.IN135
IR[3] => Mux101.IN136
IR[3] => Mux101.IN137
IR[3] => Mux101.IN138
IR[3] => Mux101.IN139
IR[3] => Mux101.IN140
IR[3] => Mux101.IN141
IR[3] => Mux101.IN142
IR[3] => Mux101.IN143
IR[3] => Mux101.IN144
IR[3] => Mux101.IN145
IR[3] => Mux101.IN146
IR[3] => Mux101.IN147
IR[3] => Mux101.IN148
IR[3] => Mux101.IN149
IR[3] => Mux101.IN150
IR[3] => Mux101.IN151
IR[3] => Mux101.IN152
IR[3] => Mux101.IN153
IR[3] => Mux101.IN154
IR[3] => Mux101.IN155
IR[3] => Mux101.IN156
IR[3] => Mux101.IN157
IR[3] => Mux101.IN158
IR[3] => Mux101.IN159
IR[3] => Mux101.IN160
IR[3] => Mux101.IN161
IR[3] => Mux101.IN162
IR[3] => Mux101.IN163
IR[3] => Mux101.IN164
IR[3] => Mux101.IN165
IR[3] => Mux101.IN166
IR[3] => Mux101.IN167
IR[3] => Mux101.IN168
IR[3] => Mux101.IN169
IR[3] => Mux101.IN170
IR[3] => Mux101.IN171
IR[3] => Mux101.IN172
IR[3] => Mux101.IN173
IR[3] => Mux101.IN174
IR[3] => Mux101.IN175
IR[3] => Mux101.IN176
IR[3] => Mux101.IN177
IR[3] => Mux101.IN178
IR[3] => Mux101.IN179
IR[3] => Mux101.IN180
IR[3] => Mux101.IN181
IR[3] => Mux101.IN182
IR[3] => Mux101.IN183
IR[3] => Mux101.IN184
IR[3] => Mux101.IN185
IR[3] => Mux101.IN186
IR[3] => Mux101.IN187
IR[3] => Mux101.IN188
IR[3] => Mux101.IN189
IR[3] => Mux101.IN190
IR[3] => Mux101.IN191
IR[3] => Mux101.IN192
IR[3] => Mux101.IN193
IR[3] => Mux101.IN194
IR[3] => Mux101.IN195
IR[3] => Mux101.IN196
IR[3] => Mux101.IN197
IR[3] => Mux101.IN198
IR[3] => Mux101.IN199
IR[3] => Mux101.IN200
IR[3] => Mux101.IN201
IR[3] => Mux101.IN202
IR[3] => Mux101.IN203
IR[3] => Mux101.IN204
IR[3] => Mux101.IN205
IR[3] => Mux101.IN206
IR[3] => Mux101.IN207
IR[3] => Mux101.IN208
IR[3] => Mux101.IN209
IR[3] => Mux101.IN210
IR[3] => Mux101.IN211
IR[3] => Mux101.IN212
IR[3] => Mux101.IN213
IR[3] => Mux101.IN214
IR[3] => Mux101.IN215
IR[3] => Mux101.IN216
IR[3] => Mux101.IN217
IR[3] => Mux101.IN218
IR[3] => Mux101.IN219
IR[3] => Mux101.IN220
IR[3] => Mux101.IN221
IR[3] => Mux101.IN222
IR[3] => Mux101.IN223
IR[3] => Mux101.IN224
IR[3] => Mux101.IN225
IR[3] => Mux101.IN226
IR[3] => Mux101.IN227
IR[3] => Mux101.IN228
IR[3] => Mux101.IN229
IR[3] => Mux101.IN230
IR[3] => Mux101.IN231
IR[3] => Mux101.IN232
IR[3] => Mux101.IN233
IR[3] => Mux101.IN234
IR[3] => Mux101.IN235
IR[3] => Mux101.IN236
IR[3] => Mux101.IN237
IR[3] => Mux101.IN238
IR[3] => Mux101.IN239
IR[3] => Mux101.IN240
IR[3] => Mux101.IN241
IR[3] => Mux101.IN242
IR[3] => Mux101.IN243
IR[3] => Mux101.IN244
IR[3] => Mux101.IN245
IR[3] => Mux101.IN246
IR[3] => Mux101.IN247
IR[3] => Mux101.IN248
IR[3] => Mux101.IN249
IR[3] => Mux101.IN250
IR[3] => Mux101.IN251
IR[3] => Mux101.IN252
IR[3] => Mux101.IN253
IR[3] => Mux101.IN254
IR[3] => Mux101.IN255
IR[3] => Mux101.IN256
IR[3] => Mux101.IN257
IR[3] => Mux101.IN258
IR[3] => Mux101.IN259
IR[3] => Mux101.IN260
IR[3] => Mux102.IN260
IR[3] => Mux103.IN260
IR[3] => Mux104.IN260
IR[3] => Mux105.IN260
IR[3] => Mux106.IN260
IR[3] => Mux107.IN260
IR[3] => Mux108.IN260
IR[3] => Mux109.IN260
IR[3] => Mux110.IN260
IR[3] => Mux111.IN66
IR[3] => Mux113.IN260
IR[3] => Mux114.IN260
IR[3] => Mux115.IN260
IR[3] => Mux116.IN260
IR[3] => Mux118.IN260
IR[3] => Mux119.IN260
IR[3] => Mux120.IN260
IR[3] => ALU_Op.DATAA
IR[3] => ALU_Op.DATAA
IR[3] => Mux146.IN6
IR[3] => Mux146.IN7
IR[3] => Mux150.IN1
IR[3] => Mux150.IN2
IR[3] => Mux150.IN3
IR[3] => Mux150.IN4
IR[3] => Mux150.IN5
IR[3] => Mux150.IN6
IR[3] => Mux150.IN7
IR[3] => Mux152.IN7
IR[3] => Mux155.IN1
IR[3] => Mux155.IN2
IR[3] => Mux155.IN3
IR[3] => Mux155.IN4
IR[3] => Mux155.IN5
IR[3] => Mux155.IN6
IR[3] => Mux155.IN7
IR[3] => Mux165.IN1
IR[3] => Mux165.IN2
IR[3] => Mux165.IN3
IR[3] => Set_BusA_To.DATAB
IR[3] => Mux181.IN3
IR[3] => Mux189.IN1
IR[3] => Mux189.IN2
IR[3] => Mux189.IN3
IR[3] => Mux189.IN4
IR[3] => Mux189.IN5
IR[3] => Mux189.IN6
IR[3] => Mux189.IN7
IR[3] => Mux190.IN3
IR[3] => Mux194.IN7
IR[3] => Mux203.IN131
IR[3] => Mux204.IN260
IR[3] => Mux205.IN260
IR[3] => Mux206.IN260
IR[3] => Mux208.IN254
IR[3] => Mux209.IN260
IR[3] => Mux210.IN66
IR[3] => Mux211.IN66
IR[3] => Mux212.IN260
IR[3] => Mux214.IN260
IR[3] => Mux215.IN66
IR[3] => Mux216.IN260
IR[3] => Mux217.IN66
IR[3] => Mux218.IN260
IR[3] => Mux219.IN260
IR[3] => Mux220.IN260
IR[3] => Mux221.IN66
IR[3] => Mux222.IN260
IR[3] => Mux223.IN260
IR[3] => Mux224.IN260
IR[3] => Mux225.IN131
IR[3] => Mux226.IN260
IR[3] => Mux231.IN260
IR[3] => Mux232.IN260
IR[3] => Mux233.IN260
IR[3] => Mux234.IN38
IR[3] => Mux234.IN39
IR[3] => Mux234.IN40
IR[3] => Mux234.IN41
IR[3] => Mux234.IN42
IR[3] => Mux234.IN43
IR[3] => Mux234.IN44
IR[3] => Mux234.IN45
IR[3] => Mux234.IN46
IR[3] => Mux234.IN47
IR[3] => Mux234.IN48
IR[3] => Mux234.IN49
IR[3] => Mux234.IN50
IR[3] => Mux234.IN51
IR[3] => Mux234.IN52
IR[3] => Mux234.IN53
IR[3] => Mux234.IN54
IR[3] => Mux234.IN55
IR[3] => Mux234.IN56
IR[3] => Mux234.IN57
IR[3] => Mux234.IN58
IR[3] => Mux234.IN59
IR[3] => Mux234.IN60
IR[3] => Mux234.IN61
IR[3] => Mux234.IN62
IR[3] => Mux234.IN63
IR[3] => Mux234.IN64
IR[3] => Mux234.IN65
IR[3] => Mux234.IN66
IR[3] => Mux234.IN67
IR[3] => Mux234.IN68
IR[3] => Mux234.IN69
IR[3] => Mux234.IN70
IR[3] => Mux234.IN71
IR[3] => Mux234.IN72
IR[3] => Mux234.IN73
IR[3] => Mux234.IN74
IR[3] => Mux234.IN75
IR[3] => Mux234.IN76
IR[3] => Mux234.IN77
IR[3] => Mux234.IN78
IR[3] => Mux234.IN79
IR[3] => Mux234.IN80
IR[3] => Mux234.IN81
IR[3] => Mux234.IN82
IR[3] => Mux234.IN83
IR[3] => Mux234.IN84
IR[3] => Mux234.IN85
IR[3] => Mux234.IN86
IR[3] => Mux234.IN87
IR[3] => Mux234.IN88
IR[3] => Mux234.IN89
IR[3] => Mux234.IN90
IR[3] => Mux234.IN91
IR[3] => Mux234.IN92
IR[3] => Mux234.IN93
IR[3] => Mux234.IN94
IR[3] => Mux234.IN95
IR[3] => Mux234.IN96
IR[3] => Mux234.IN97
IR[3] => Mux234.IN98
IR[3] => Mux234.IN99
IR[3] => Mux234.IN100
IR[3] => Mux234.IN101
IR[3] => Mux234.IN102
IR[3] => Mux234.IN103
IR[3] => Mux234.IN104
IR[3] => Mux234.IN105
IR[3] => Mux234.IN106
IR[3] => Mux234.IN107
IR[3] => Mux234.IN108
IR[3] => Mux234.IN109
IR[3] => Mux234.IN110
IR[3] => Mux234.IN111
IR[3] => Mux234.IN112
IR[3] => Mux234.IN113
IR[3] => Mux234.IN114
IR[3] => Mux234.IN115
IR[3] => Mux234.IN116
IR[3] => Mux234.IN117
IR[3] => Mux234.IN118
IR[3] => Mux234.IN119
IR[3] => Mux234.IN120
IR[3] => Mux234.IN121
IR[3] => Mux234.IN122
IR[3] => Mux234.IN123
IR[3] => Mux234.IN124
IR[3] => Mux234.IN125
IR[3] => Mux234.IN126
IR[3] => Mux234.IN127
IR[3] => Mux234.IN128
IR[3] => Mux234.IN129
IR[3] => Mux234.IN130
IR[3] => Mux234.IN131
IR[3] => Mux234.IN132
IR[3] => Mux234.IN133
IR[3] => Mux234.IN134
IR[3] => Mux234.IN135
IR[3] => Mux234.IN136
IR[3] => Mux234.IN137
IR[3] => Mux234.IN138
IR[3] => Mux234.IN139
IR[3] => Mux234.IN140
IR[3] => Mux234.IN141
IR[3] => Mux234.IN142
IR[3] => Mux234.IN143
IR[3] => Mux234.IN144
IR[3] => Mux234.IN145
IR[3] => Mux234.IN146
IR[3] => Mux234.IN147
IR[3] => Mux234.IN148
IR[3] => Mux234.IN149
IR[3] => Mux234.IN150
IR[3] => Mux234.IN151
IR[3] => Mux234.IN152
IR[3] => Mux234.IN153
IR[3] => Mux234.IN154
IR[3] => Mux234.IN155
IR[3] => Mux234.IN156
IR[3] => Mux234.IN157
IR[3] => Mux234.IN158
IR[3] => Mux234.IN159
IR[3] => Mux234.IN160
IR[3] => Mux234.IN161
IR[3] => Mux234.IN162
IR[3] => Mux234.IN163
IR[3] => Mux234.IN164
IR[3] => Mux234.IN165
IR[3] => Mux234.IN166
IR[3] => Mux234.IN167
IR[3] => Mux234.IN168
IR[3] => Mux234.IN169
IR[3] => Mux234.IN170
IR[3] => Mux234.IN171
IR[3] => Mux234.IN172
IR[3] => Mux234.IN173
IR[3] => Mux234.IN174
IR[3] => Mux234.IN175
IR[3] => Mux234.IN176
IR[3] => Mux234.IN177
IR[3] => Mux234.IN178
IR[3] => Mux234.IN179
IR[3] => Mux234.IN180
IR[3] => Mux234.IN181
IR[3] => Mux234.IN182
IR[3] => Mux234.IN183
IR[3] => Mux234.IN184
IR[3] => Mux234.IN185
IR[3] => Mux234.IN186
IR[3] => Mux234.IN187
IR[3] => Mux234.IN188
IR[3] => Mux234.IN189
IR[3] => Mux234.IN190
IR[3] => Mux234.IN191
IR[3] => Mux234.IN192
IR[3] => Mux234.IN193
IR[3] => Mux234.IN194
IR[3] => Mux234.IN195
IR[3] => Mux234.IN196
IR[3] => Mux234.IN197
IR[3] => Mux234.IN198
IR[3] => Mux234.IN199
IR[3] => Mux234.IN200
IR[3] => Mux234.IN201
IR[3] => Mux234.IN202
IR[3] => Mux234.IN203
IR[3] => Mux234.IN204
IR[3] => Mux234.IN205
IR[3] => Mux234.IN206
IR[3] => Mux234.IN207
IR[3] => Mux234.IN208
IR[3] => Mux234.IN209
IR[3] => Mux234.IN210
IR[3] => Mux234.IN211
IR[3] => Mux234.IN212
IR[3] => Mux234.IN213
IR[3] => Mux234.IN214
IR[3] => Mux234.IN215
IR[3] => Mux234.IN216
IR[3] => Mux234.IN217
IR[3] => Mux234.IN218
IR[3] => Mux234.IN219
IR[3] => Mux234.IN220
IR[3] => Mux234.IN221
IR[3] => Mux234.IN222
IR[3] => Mux234.IN223
IR[3] => Mux234.IN224
IR[3] => Mux234.IN225
IR[3] => Mux234.IN226
IR[3] => Mux234.IN227
IR[3] => Mux234.IN228
IR[3] => Mux234.IN229
IR[3] => Mux234.IN230
IR[3] => Mux234.IN231
IR[3] => Mux234.IN232
IR[3] => Mux234.IN233
IR[3] => Mux234.IN234
IR[3] => Mux234.IN235
IR[3] => Mux234.IN236
IR[3] => Mux234.IN237
IR[3] => Mux234.IN238
IR[3] => Mux234.IN239
IR[3] => Mux234.IN240
IR[3] => Mux234.IN241
IR[3] => Mux234.IN242
IR[3] => Mux234.IN243
IR[3] => Mux234.IN244
IR[3] => Mux234.IN245
IR[3] => Mux234.IN246
IR[3] => Mux234.IN247
IR[3] => Mux234.IN248
IR[3] => Mux234.IN249
IR[3] => Mux234.IN250
IR[3] => Mux234.IN251
IR[3] => Mux234.IN252
IR[3] => Mux234.IN253
IR[3] => Mux234.IN254
IR[3] => Mux234.IN255
IR[3] => Mux234.IN256
IR[3] => Mux234.IN257
IR[3] => Mux234.IN258
IR[3] => Mux234.IN259
IR[3] => Mux234.IN260
IR[3] => Mux236.IN260
IR[3] => Mux237.IN260
IR[3] => Mux238.IN260
IR[3] => Mux242.IN131
IR[3] => Mux243.IN131
IR[3] => Mux244.IN131
IR[3] => Mux245.IN131
IR[3] => Mux246.IN260
IR[3] => Mux247.IN260
IR[3] => Mux253.IN260
IR[3] => Equal4.IN2
IR[3] => Equal6.IN2
IR[3] => Equal8.IN6
IR[4] => Mux1.IN7
IR[4] => Set_BusA_To.DATAA
IR[4] => Mux44.IN5
IR[4] => Mux60.IN259
IR[4] => Mux61.IN154
IR[4] => Mux62.IN154
IR[4] => Mux63.IN154
IR[4] => Mux64.IN259
IR[4] => Mux66.IN259
IR[4] => Mux67.IN196
IR[4] => Mux67.IN197
IR[4] => Mux67.IN198
IR[4] => Mux67.IN199
IR[4] => Mux67.IN200
IR[4] => Mux67.IN201
IR[4] => Mux67.IN202
IR[4] => Mux67.IN203
IR[4] => Mux67.IN204
IR[4] => Mux67.IN205
IR[4] => Mux67.IN206
IR[4] => Mux67.IN207
IR[4] => Mux67.IN208
IR[4] => Mux67.IN209
IR[4] => Mux67.IN210
IR[4] => Mux67.IN211
IR[4] => Mux67.IN212
IR[4] => Mux67.IN213
IR[4] => Mux67.IN214
IR[4] => Mux67.IN215
IR[4] => Mux67.IN216
IR[4] => Mux67.IN217
IR[4] => Mux67.IN218
IR[4] => Mux67.IN219
IR[4] => Mux67.IN220
IR[4] => Mux67.IN221
IR[4] => Mux67.IN222
IR[4] => Mux67.IN223
IR[4] => Mux67.IN224
IR[4] => Mux67.IN225
IR[4] => Mux67.IN226
IR[4] => Mux67.IN227
IR[4] => Mux67.IN228
IR[4] => Mux67.IN229
IR[4] => Mux67.IN230
IR[4] => Mux67.IN231
IR[4] => Mux67.IN232
IR[4] => Mux67.IN233
IR[4] => Mux67.IN234
IR[4] => Mux67.IN235
IR[4] => Mux67.IN236
IR[4] => Mux67.IN237
IR[4] => Mux67.IN238
IR[4] => Mux67.IN239
IR[4] => Mux67.IN240
IR[4] => Mux67.IN241
IR[4] => Mux67.IN242
IR[4] => Mux67.IN243
IR[4] => Mux67.IN244
IR[4] => Mux67.IN245
IR[4] => Mux67.IN246
IR[4] => Mux67.IN247
IR[4] => Mux67.IN248
IR[4] => Mux67.IN249
IR[4] => Mux67.IN250
IR[4] => Mux67.IN251
IR[4] => Mux67.IN252
IR[4] => Mux67.IN253
IR[4] => Mux67.IN254
IR[4] => Mux67.IN255
IR[4] => Mux67.IN256
IR[4] => Mux67.IN257
IR[4] => Mux67.IN258
IR[4] => Mux67.IN259
IR[4] => Mux68.IN196
IR[4] => Mux69.IN259
IR[4] => Mux70.IN259
IR[4] => Mux71.IN258
IR[4] => Mux72.IN259
IR[4] => Mux73.IN259
IR[4] => Mux74.IN259
IR[4] => Mux75.IN259
IR[4] => Mux76.IN259
IR[4] => Mux77.IN259
IR[4] => Mux78.IN259
IR[4] => Mux79.IN259
IR[4] => Mux80.IN259
IR[4] => Mux82.IN259
IR[4] => Mux83.IN259
IR[4] => Mux84.IN259
IR[4] => Mux85.IN259
IR[4] => Mux86.IN259
IR[4] => Mux87.IN259
IR[4] => Mux88.IN259
IR[4] => Mux89.IN259
IR[4] => Mux90.IN259
IR[4] => Mux91.IN251
IR[4] => Mux91.IN252
IR[4] => Mux91.IN253
IR[4] => Mux91.IN254
IR[4] => Mux91.IN255
IR[4] => Mux91.IN256
IR[4] => Mux91.IN257
IR[4] => Mux91.IN258
IR[4] => Mux91.IN259
IR[4] => Mux92.IN259
IR[4] => Mux93.IN259
IR[4] => Mux94.IN259
IR[4] => Mux95.IN259
IR[4] => Mux96.IN259
IR[4] => Mux97.IN259
IR[4] => Mux98.IN259
IR[4] => Mux99.IN259
IR[4] => Mux100.IN29
IR[4] => Mux100.IN30
IR[4] => Mux100.IN31
IR[4] => Mux100.IN32
IR[4] => Mux100.IN33
IR[4] => Mux100.IN34
IR[4] => Mux100.IN35
IR[4] => Mux100.IN36
IR[4] => Mux100.IN37
IR[4] => Mux100.IN38
IR[4] => Mux100.IN39
IR[4] => Mux100.IN40
IR[4] => Mux100.IN41
IR[4] => Mux100.IN42
IR[4] => Mux100.IN43
IR[4] => Mux100.IN44
IR[4] => Mux100.IN45
IR[4] => Mux100.IN46
IR[4] => Mux100.IN47
IR[4] => Mux100.IN48
IR[4] => Mux100.IN49
IR[4] => Mux100.IN50
IR[4] => Mux100.IN51
IR[4] => Mux100.IN52
IR[4] => Mux100.IN53
IR[4] => Mux100.IN54
IR[4] => Mux100.IN55
IR[4] => Mux100.IN56
IR[4] => Mux100.IN57
IR[4] => Mux100.IN58
IR[4] => Mux100.IN59
IR[4] => Mux100.IN60
IR[4] => Mux100.IN61
IR[4] => Mux100.IN62
IR[4] => Mux100.IN63
IR[4] => Mux100.IN64
IR[4] => Mux100.IN65
IR[4] => Mux100.IN66
IR[4] => Mux100.IN67
IR[4] => Mux100.IN68
IR[4] => Mux100.IN69
IR[4] => Mux100.IN70
IR[4] => Mux100.IN71
IR[4] => Mux100.IN72
IR[4] => Mux100.IN73
IR[4] => Mux100.IN74
IR[4] => Mux100.IN75
IR[4] => Mux100.IN76
IR[4] => Mux100.IN77
IR[4] => Mux100.IN78
IR[4] => Mux100.IN79
IR[4] => Mux100.IN80
IR[4] => Mux100.IN81
IR[4] => Mux100.IN82
IR[4] => Mux100.IN83
IR[4] => Mux100.IN84
IR[4] => Mux100.IN85
IR[4] => Mux100.IN86
IR[4] => Mux100.IN87
IR[4] => Mux100.IN88
IR[4] => Mux100.IN89
IR[4] => Mux100.IN90
IR[4] => Mux100.IN91
IR[4] => Mux100.IN92
IR[4] => Mux100.IN93
IR[4] => Mux100.IN94
IR[4] => Mux100.IN95
IR[4] => Mux100.IN96
IR[4] => Mux100.IN97
IR[4] => Mux100.IN98
IR[4] => Mux100.IN99
IR[4] => Mux100.IN100
IR[4] => Mux100.IN101
IR[4] => Mux100.IN102
IR[4] => Mux100.IN103
IR[4] => Mux100.IN104
IR[4] => Mux100.IN105
IR[4] => Mux100.IN106
IR[4] => Mux100.IN107
IR[4] => Mux100.IN108
IR[4] => Mux100.IN109
IR[4] => Mux100.IN110
IR[4] => Mux100.IN111
IR[4] => Mux100.IN112
IR[4] => Mux100.IN113
IR[4] => Mux100.IN114
IR[4] => Mux100.IN115
IR[4] => Mux100.IN116
IR[4] => Mux100.IN117
IR[4] => Mux100.IN118
IR[4] => Mux100.IN119
IR[4] => Mux100.IN120
IR[4] => Mux100.IN121
IR[4] => Mux100.IN122
IR[4] => Mux100.IN123
IR[4] => Mux100.IN124
IR[4] => Mux100.IN125
IR[4] => Mux100.IN126
IR[4] => Mux100.IN127
IR[4] => Mux100.IN128
IR[4] => Mux100.IN129
IR[4] => Mux100.IN130
IR[4] => Mux100.IN131
IR[4] => Mux100.IN132
IR[4] => Mux100.IN133
IR[4] => Mux100.IN134
IR[4] => Mux100.IN135
IR[4] => Mux100.IN136
IR[4] => Mux100.IN137
IR[4] => Mux100.IN138
IR[4] => Mux100.IN139
IR[4] => Mux100.IN140
IR[4] => Mux100.IN141
IR[4] => Mux100.IN142
IR[4] => Mux100.IN143
IR[4] => Mux100.IN144
IR[4] => Mux100.IN145
IR[4] => Mux100.IN146
IR[4] => Mux100.IN147
IR[4] => Mux100.IN148
IR[4] => Mux100.IN149
IR[4] => Mux100.IN150
IR[4] => Mux100.IN151
IR[4] => Mux100.IN152
IR[4] => Mux100.IN153
IR[4] => Mux100.IN154
IR[4] => Mux100.IN155
IR[4] => Mux100.IN156
IR[4] => Mux100.IN157
IR[4] => Mux100.IN158
IR[4] => Mux100.IN159
IR[4] => Mux100.IN160
IR[4] => Mux100.IN161
IR[4] => Mux100.IN162
IR[4] => Mux100.IN163
IR[4] => Mux100.IN164
IR[4] => Mux100.IN165
IR[4] => Mux100.IN166
IR[4] => Mux100.IN167
IR[4] => Mux100.IN168
IR[4] => Mux100.IN169
IR[4] => Mux100.IN170
IR[4] => Mux100.IN171
IR[4] => Mux100.IN172
IR[4] => Mux100.IN173
IR[4] => Mux100.IN174
IR[4] => Mux100.IN175
IR[4] => Mux100.IN176
IR[4] => Mux100.IN177
IR[4] => Mux100.IN178
IR[4] => Mux100.IN179
IR[4] => Mux100.IN180
IR[4] => Mux100.IN181
IR[4] => Mux100.IN182
IR[4] => Mux100.IN183
IR[4] => Mux100.IN184
IR[4] => Mux100.IN185
IR[4] => Mux100.IN186
IR[4] => Mux100.IN187
IR[4] => Mux100.IN188
IR[4] => Mux100.IN189
IR[4] => Mux100.IN190
IR[4] => Mux100.IN191
IR[4] => Mux100.IN192
IR[4] => Mux100.IN193
IR[4] => Mux100.IN194
IR[4] => Mux100.IN195
IR[4] => Mux100.IN196
IR[4] => Mux100.IN197
IR[4] => Mux100.IN198
IR[4] => Mux100.IN199
IR[4] => Mux100.IN200
IR[4] => Mux100.IN201
IR[4] => Mux100.IN202
IR[4] => Mux100.IN203
IR[4] => Mux100.IN204
IR[4] => Mux100.IN205
IR[4] => Mux100.IN206
IR[4] => Mux100.IN207
IR[4] => Mux100.IN208
IR[4] => Mux100.IN209
IR[4] => Mux100.IN210
IR[4] => Mux100.IN211
IR[4] => Mux100.IN212
IR[4] => Mux100.IN213
IR[4] => Mux100.IN214
IR[4] => Mux100.IN215
IR[4] => Mux100.IN216
IR[4] => Mux100.IN217
IR[4] => Mux100.IN218
IR[4] => Mux100.IN219
IR[4] => Mux100.IN220
IR[4] => Mux100.IN221
IR[4] => Mux100.IN222
IR[4] => Mux100.IN223
IR[4] => Mux100.IN224
IR[4] => Mux100.IN225
IR[4] => Mux100.IN226
IR[4] => Mux100.IN227
IR[4] => Mux100.IN228
IR[4] => Mux100.IN229
IR[4] => Mux100.IN230
IR[4] => Mux100.IN231
IR[4] => Mux100.IN232
IR[4] => Mux100.IN233
IR[4] => Mux100.IN234
IR[4] => Mux100.IN235
IR[4] => Mux100.IN236
IR[4] => Mux100.IN237
IR[4] => Mux100.IN238
IR[4] => Mux100.IN239
IR[4] => Mux100.IN240
IR[4] => Mux100.IN241
IR[4] => Mux100.IN242
IR[4] => Mux100.IN243
IR[4] => Mux100.IN244
IR[4] => Mux100.IN245
IR[4] => Mux100.IN246
IR[4] => Mux100.IN247
IR[4] => Mux100.IN248
IR[4] => Mux100.IN249
IR[4] => Mux100.IN250
IR[4] => Mux100.IN251
IR[4] => Mux100.IN252
IR[4] => Mux100.IN253
IR[4] => Mux100.IN254
IR[4] => Mux100.IN255
IR[4] => Mux100.IN256
IR[4] => Mux100.IN257
IR[4] => Mux100.IN258
IR[4] => Mux100.IN259
IR[4] => Mux101.IN29
IR[4] => Mux102.IN259
IR[4] => Mux103.IN259
IR[4] => Mux104.IN259
IR[4] => Mux105.IN259
IR[4] => Mux106.IN259
IR[4] => Mux107.IN259
IR[4] => Mux108.IN259
IR[4] => Mux109.IN259
IR[4] => Mux110.IN259
IR[4] => Mux113.IN259
IR[4] => Mux114.IN259
IR[4] => Mux115.IN259
IR[4] => Mux116.IN259
IR[4] => Mux118.IN259
IR[4] => Mux119.IN259
IR[4] => Mux120.IN259
IR[4] => ALU_Op.DATAA
IR[4] => ALU_Op.DATAA
IR[4] => Set_BusA_To.DATAA
IR[4] => Mux149.IN1
IR[4] => Mux149.IN2
IR[4] => Mux149.IN3
IR[4] => Mux149.IN4
IR[4] => Mux149.IN5
IR[4] => Mux149.IN6
IR[4] => Mux149.IN7
IR[4] => Mux154.IN1
IR[4] => Mux154.IN2
IR[4] => Mux154.IN3
IR[4] => Mux154.IN4
IR[4] => Mux154.IN5
IR[4] => Mux154.IN6
IR[4] => Mux154.IN7
IR[4] => Mux159.IN5
IR[4] => Mux160.IN5
IR[4] => Mux161.IN5
IR[4] => Mux162.IN2
IR[4] => Mux162.IN3
IR[4] => Mux162.IN4
IR[4] => Mux162.IN5
IR[4] => Mux164.IN1
IR[4] => Mux164.IN2
IR[4] => Mux164.IN3
IR[4] => Mux171.IN1
IR[4] => Mux171.IN2
IR[4] => Mux171.IN3
IR[4] => Set_BusA_To.DATAB
IR[4] => Mux188.IN1
IR[4] => Mux188.IN2
IR[4] => Mux188.IN3
IR[4] => Mux188.IN4
IR[4] => Mux188.IN5
IR[4] => Mux188.IN6
IR[4] => Mux188.IN7
IR[4] => Mux193.IN7
IR[4] => Mux202.IN131
IR[4] => Mux204.IN259
IR[4] => Mux205.IN259
IR[4] => Mux206.IN259
IR[4] => Mux207.IN131
IR[4] => Mux208.IN253
IR[4] => Mux209.IN259
IR[4] => Mux212.IN259
IR[4] => Mux214.IN259
IR[4] => Mux216.IN259
IR[4] => Mux218.IN259
IR[4] => Mux219.IN259
IR[4] => Mux220.IN259
IR[4] => Mux222.IN259
IR[4] => Mux223.IN259
IR[4] => Mux224.IN259
IR[4] => Mux226.IN259
IR[4] => Mux231.IN259
IR[4] => Mux232.IN259
IR[4] => Mux233.IN37
IR[4] => Mux233.IN38
IR[4] => Mux233.IN39
IR[4] => Mux233.IN40
IR[4] => Mux233.IN41
IR[4] => Mux233.IN42
IR[4] => Mux233.IN43
IR[4] => Mux233.IN44
IR[4] => Mux233.IN45
IR[4] => Mux233.IN46
IR[4] => Mux233.IN47
IR[4] => Mux233.IN48
IR[4] => Mux233.IN49
IR[4] => Mux233.IN50
IR[4] => Mux233.IN51
IR[4] => Mux233.IN52
IR[4] => Mux233.IN53
IR[4] => Mux233.IN54
IR[4] => Mux233.IN55
IR[4] => Mux233.IN56
IR[4] => Mux233.IN57
IR[4] => Mux233.IN58
IR[4] => Mux233.IN59
IR[4] => Mux233.IN60
IR[4] => Mux233.IN61
IR[4] => Mux233.IN62
IR[4] => Mux233.IN63
IR[4] => Mux233.IN64
IR[4] => Mux233.IN65
IR[4] => Mux233.IN66
IR[4] => Mux233.IN67
IR[4] => Mux233.IN68
IR[4] => Mux233.IN69
IR[4] => Mux233.IN70
IR[4] => Mux233.IN71
IR[4] => Mux233.IN72
IR[4] => Mux233.IN73
IR[4] => Mux233.IN74
IR[4] => Mux233.IN75
IR[4] => Mux233.IN76
IR[4] => Mux233.IN77
IR[4] => Mux233.IN78
IR[4] => Mux233.IN79
IR[4] => Mux233.IN80
IR[4] => Mux233.IN81
IR[4] => Mux233.IN82
IR[4] => Mux233.IN83
IR[4] => Mux233.IN84
IR[4] => Mux233.IN85
IR[4] => Mux233.IN86
IR[4] => Mux233.IN87
IR[4] => Mux233.IN88
IR[4] => Mux233.IN89
IR[4] => Mux233.IN90
IR[4] => Mux233.IN91
IR[4] => Mux233.IN92
IR[4] => Mux233.IN93
IR[4] => Mux233.IN94
IR[4] => Mux233.IN95
IR[4] => Mux233.IN96
IR[4] => Mux233.IN97
IR[4] => Mux233.IN98
IR[4] => Mux233.IN99
IR[4] => Mux233.IN100
IR[4] => Mux233.IN101
IR[4] => Mux233.IN102
IR[4] => Mux233.IN103
IR[4] => Mux233.IN104
IR[4] => Mux233.IN105
IR[4] => Mux233.IN106
IR[4] => Mux233.IN107
IR[4] => Mux233.IN108
IR[4] => Mux233.IN109
IR[4] => Mux233.IN110
IR[4] => Mux233.IN111
IR[4] => Mux233.IN112
IR[4] => Mux233.IN113
IR[4] => Mux233.IN114
IR[4] => Mux233.IN115
IR[4] => Mux233.IN116
IR[4] => Mux233.IN117
IR[4] => Mux233.IN118
IR[4] => Mux233.IN119
IR[4] => Mux233.IN120
IR[4] => Mux233.IN121
IR[4] => Mux233.IN122
IR[4] => Mux233.IN123
IR[4] => Mux233.IN124
IR[4] => Mux233.IN125
IR[4] => Mux233.IN126
IR[4] => Mux233.IN127
IR[4] => Mux233.IN128
IR[4] => Mux233.IN129
IR[4] => Mux233.IN130
IR[4] => Mux233.IN131
IR[4] => Mux233.IN132
IR[4] => Mux233.IN133
IR[4] => Mux233.IN134
IR[4] => Mux233.IN135
IR[4] => Mux233.IN136
IR[4] => Mux233.IN137
IR[4] => Mux233.IN138
IR[4] => Mux233.IN139
IR[4] => Mux233.IN140
IR[4] => Mux233.IN141
IR[4] => Mux233.IN142
IR[4] => Mux233.IN143
IR[4] => Mux233.IN144
IR[4] => Mux233.IN145
IR[4] => Mux233.IN146
IR[4] => Mux233.IN147
IR[4] => Mux233.IN148
IR[4] => Mux233.IN149
IR[4] => Mux233.IN150
IR[4] => Mux233.IN151
IR[4] => Mux233.IN152
IR[4] => Mux233.IN153
IR[4] => Mux233.IN154
IR[4] => Mux233.IN155
IR[4] => Mux233.IN156
IR[4] => Mux233.IN157
IR[4] => Mux233.IN158
IR[4] => Mux233.IN159
IR[4] => Mux233.IN160
IR[4] => Mux233.IN161
IR[4] => Mux233.IN162
IR[4] => Mux233.IN163
IR[4] => Mux233.IN164
IR[4] => Mux233.IN165
IR[4] => Mux233.IN166
IR[4] => Mux233.IN167
IR[4] => Mux233.IN168
IR[4] => Mux233.IN169
IR[4] => Mux233.IN170
IR[4] => Mux233.IN171
IR[4] => Mux233.IN172
IR[4] => Mux233.IN173
IR[4] => Mux233.IN174
IR[4] => Mux233.IN175
IR[4] => Mux233.IN176
IR[4] => Mux233.IN177
IR[4] => Mux233.IN178
IR[4] => Mux233.IN179
IR[4] => Mux233.IN180
IR[4] => Mux233.IN181
IR[4] => Mux233.IN182
IR[4] => Mux233.IN183
IR[4] => Mux233.IN184
IR[4] => Mux233.IN185
IR[4] => Mux233.IN186
IR[4] => Mux233.IN187
IR[4] => Mux233.IN188
IR[4] => Mux233.IN189
IR[4] => Mux233.IN190
IR[4] => Mux233.IN191
IR[4] => Mux233.IN192
IR[4] => Mux233.IN193
IR[4] => Mux233.IN194
IR[4] => Mux233.IN195
IR[4] => Mux233.IN196
IR[4] => Mux233.IN197
IR[4] => Mux233.IN198
IR[4] => Mux233.IN199
IR[4] => Mux233.IN200
IR[4] => Mux233.IN201
IR[4] => Mux233.IN202
IR[4] => Mux233.IN203
IR[4] => Mux233.IN204
IR[4] => Mux233.IN205
IR[4] => Mux233.IN206
IR[4] => Mux233.IN207
IR[4] => Mux233.IN208
IR[4] => Mux233.IN209
IR[4] => Mux233.IN210
IR[4] => Mux233.IN211
IR[4] => Mux233.IN212
IR[4] => Mux233.IN213
IR[4] => Mux233.IN214
IR[4] => Mux233.IN215
IR[4] => Mux233.IN216
IR[4] => Mux233.IN217
IR[4] => Mux233.IN218
IR[4] => Mux233.IN219
IR[4] => Mux233.IN220
IR[4] => Mux233.IN221
IR[4] => Mux233.IN222
IR[4] => Mux233.IN223
IR[4] => Mux233.IN224
IR[4] => Mux233.IN225
IR[4] => Mux233.IN226
IR[4] => Mux233.IN227
IR[4] => Mux233.IN228
IR[4] => Mux233.IN229
IR[4] => Mux233.IN230
IR[4] => Mux233.IN231
IR[4] => Mux233.IN232
IR[4] => Mux233.IN233
IR[4] => Mux233.IN234
IR[4] => Mux233.IN235
IR[4] => Mux233.IN236
IR[4] => Mux233.IN237
IR[4] => Mux233.IN238
IR[4] => Mux233.IN239
IR[4] => Mux233.IN240
IR[4] => Mux233.IN241
IR[4] => Mux233.IN242
IR[4] => Mux233.IN243
IR[4] => Mux233.IN244
IR[4] => Mux233.IN245
IR[4] => Mux233.IN246
IR[4] => Mux233.IN247
IR[4] => Mux233.IN248
IR[4] => Mux233.IN249
IR[4] => Mux233.IN250
IR[4] => Mux233.IN251
IR[4] => Mux233.IN252
IR[4] => Mux233.IN253
IR[4] => Mux233.IN254
IR[4] => Mux233.IN255
IR[4] => Mux233.IN256
IR[4] => Mux233.IN257
IR[4] => Mux233.IN258
IR[4] => Mux233.IN259
IR[4] => Mux234.IN37
IR[4] => Mux236.IN259
IR[4] => Mux237.IN259
IR[4] => Mux238.IN259
IR[4] => Mux242.IN130
IR[4] => Mux243.IN130
IR[4] => Mux246.IN259
IR[4] => Mux247.IN259
IR[4] => Mux253.IN259
IR[4] => Equal3.IN1
IR[4] => Equal4.IN1
IR[4] => Equal6.IN6
IR[4] => Equal8.IN1
IR[5] => Mux0.IN7
IR[5] => Set_BusA_To.DATAA
IR[5] => Mux44.IN4
IR[5] => Mux60.IN258
IR[5] => Mux61.IN153
IR[5] => Mux62.IN153
IR[5] => Mux63.IN153
IR[5] => Mux64.IN258
IR[5] => Mux66.IN195
IR[5] => Mux66.IN196
IR[5] => Mux66.IN197
IR[5] => Mux66.IN198
IR[5] => Mux66.IN199
IR[5] => Mux66.IN200
IR[5] => Mux66.IN201
IR[5] => Mux66.IN202
IR[5] => Mux66.IN203
IR[5] => Mux66.IN204
IR[5] => Mux66.IN205
IR[5] => Mux66.IN206
IR[5] => Mux66.IN207
IR[5] => Mux66.IN208
IR[5] => Mux66.IN209
IR[5] => Mux66.IN210
IR[5] => Mux66.IN211
IR[5] => Mux66.IN212
IR[5] => Mux66.IN213
IR[5] => Mux66.IN214
IR[5] => Mux66.IN215
IR[5] => Mux66.IN216
IR[5] => Mux66.IN217
IR[5] => Mux66.IN218
IR[5] => Mux66.IN219
IR[5] => Mux66.IN220
IR[5] => Mux66.IN221
IR[5] => Mux66.IN222
IR[5] => Mux66.IN223
IR[5] => Mux66.IN224
IR[5] => Mux66.IN225
IR[5] => Mux66.IN226
IR[5] => Mux66.IN227
IR[5] => Mux66.IN228
IR[5] => Mux66.IN229
IR[5] => Mux66.IN230
IR[5] => Mux66.IN231
IR[5] => Mux66.IN232
IR[5] => Mux66.IN233
IR[5] => Mux66.IN234
IR[5] => Mux66.IN235
IR[5] => Mux66.IN236
IR[5] => Mux66.IN237
IR[5] => Mux66.IN238
IR[5] => Mux66.IN239
IR[5] => Mux66.IN240
IR[5] => Mux66.IN241
IR[5] => Mux66.IN242
IR[5] => Mux66.IN243
IR[5] => Mux66.IN244
IR[5] => Mux66.IN245
IR[5] => Mux66.IN246
IR[5] => Mux66.IN247
IR[5] => Mux66.IN248
IR[5] => Mux66.IN249
IR[5] => Mux66.IN250
IR[5] => Mux66.IN251
IR[5] => Mux66.IN252
IR[5] => Mux66.IN253
IR[5] => Mux66.IN254
IR[5] => Mux66.IN255
IR[5] => Mux66.IN256
IR[5] => Mux66.IN257
IR[5] => Mux66.IN258
IR[5] => Mux67.IN195
IR[5] => Mux68.IN195
IR[5] => Mux69.IN258
IR[5] => Mux70.IN258
IR[5] => Mux71.IN257
IR[5] => Mux72.IN258
IR[5] => Mux73.IN258
IR[5] => Mux74.IN258
IR[5] => Mux75.IN258
IR[5] => Mux76.IN258
IR[5] => Mux77.IN258
IR[5] => Mux78.IN258
IR[5] => Mux79.IN258
IR[5] => Mux80.IN258
IR[5] => Mux82.IN258
IR[5] => Mux83.IN258
IR[5] => Mux84.IN258
IR[5] => Mux85.IN258
IR[5] => Mux86.IN258
IR[5] => Mux87.IN258
IR[5] => Mux88.IN258
IR[5] => Mux89.IN258
IR[5] => Mux90.IN250
IR[5] => Mux90.IN251
IR[5] => Mux90.IN252
IR[5] => Mux90.IN253
IR[5] => Mux90.IN254
IR[5] => Mux90.IN255
IR[5] => Mux90.IN256
IR[5] => Mux90.IN257
IR[5] => Mux90.IN258
IR[5] => Mux91.IN250
IR[5] => Mux92.IN258
IR[5] => Mux93.IN258
IR[5] => Mux94.IN258
IR[5] => Mux95.IN258
IR[5] => Mux96.IN258
IR[5] => Mux97.IN258
IR[5] => Mux98.IN258
IR[5] => Mux99.IN28
IR[5] => Mux99.IN29
IR[5] => Mux99.IN30
IR[5] => Mux99.IN31
IR[5] => Mux99.IN32
IR[5] => Mux99.IN33
IR[5] => Mux99.IN34
IR[5] => Mux99.IN35
IR[5] => Mux99.IN36
IR[5] => Mux99.IN37
IR[5] => Mux99.IN38
IR[5] => Mux99.IN39
IR[5] => Mux99.IN40
IR[5] => Mux99.IN41
IR[5] => Mux99.IN42
IR[5] => Mux99.IN43
IR[5] => Mux99.IN44
IR[5] => Mux99.IN45
IR[5] => Mux99.IN46
IR[5] => Mux99.IN47
IR[5] => Mux99.IN48
IR[5] => Mux99.IN49
IR[5] => Mux99.IN50
IR[5] => Mux99.IN51
IR[5] => Mux99.IN52
IR[5] => Mux99.IN53
IR[5] => Mux99.IN54
IR[5] => Mux99.IN55
IR[5] => Mux99.IN56
IR[5] => Mux99.IN57
IR[5] => Mux99.IN58
IR[5] => Mux99.IN59
IR[5] => Mux99.IN60
IR[5] => Mux99.IN61
IR[5] => Mux99.IN62
IR[5] => Mux99.IN63
IR[5] => Mux99.IN64
IR[5] => Mux99.IN65
IR[5] => Mux99.IN66
IR[5] => Mux99.IN67
IR[5] => Mux99.IN68
IR[5] => Mux99.IN69
IR[5] => Mux99.IN70
IR[5] => Mux99.IN71
IR[5] => Mux99.IN72
IR[5] => Mux99.IN73
IR[5] => Mux99.IN74
IR[5] => Mux99.IN75
IR[5] => Mux99.IN76
IR[5] => Mux99.IN77
IR[5] => Mux99.IN78
IR[5] => Mux99.IN79
IR[5] => Mux99.IN80
IR[5] => Mux99.IN81
IR[5] => Mux99.IN82
IR[5] => Mux99.IN83
IR[5] => Mux99.IN84
IR[5] => Mux99.IN85
IR[5] => Mux99.IN86
IR[5] => Mux99.IN87
IR[5] => Mux99.IN88
IR[5] => Mux99.IN89
IR[5] => Mux99.IN90
IR[5] => Mux99.IN91
IR[5] => Mux99.IN92
IR[5] => Mux99.IN93
IR[5] => Mux99.IN94
IR[5] => Mux99.IN95
IR[5] => Mux99.IN96
IR[5] => Mux99.IN97
IR[5] => Mux99.IN98
IR[5] => Mux99.IN99
IR[5] => Mux99.IN100
IR[5] => Mux99.IN101
IR[5] => Mux99.IN102
IR[5] => Mux99.IN103
IR[5] => Mux99.IN104
IR[5] => Mux99.IN105
IR[5] => Mux99.IN106
IR[5] => Mux99.IN107
IR[5] => Mux99.IN108
IR[5] => Mux99.IN109
IR[5] => Mux99.IN110
IR[5] => Mux99.IN111
IR[5] => Mux99.IN112
IR[5] => Mux99.IN113
IR[5] => Mux99.IN114
IR[5] => Mux99.IN115
IR[5] => Mux99.IN116
IR[5] => Mux99.IN117
IR[5] => Mux99.IN118
IR[5] => Mux99.IN119
IR[5] => Mux99.IN120
IR[5] => Mux99.IN121
IR[5] => Mux99.IN122
IR[5] => Mux99.IN123
IR[5] => Mux99.IN124
IR[5] => Mux99.IN125
IR[5] => Mux99.IN126
IR[5] => Mux99.IN127
IR[5] => Mux99.IN128
IR[5] => Mux99.IN129
IR[5] => Mux99.IN130
IR[5] => Mux99.IN131
IR[5] => Mux99.IN132
IR[5] => Mux99.IN133
IR[5] => Mux99.IN134
IR[5] => Mux99.IN135
IR[5] => Mux99.IN136
IR[5] => Mux99.IN137
IR[5] => Mux99.IN138
IR[5] => Mux99.IN139
IR[5] => Mux99.IN140
IR[5] => Mux99.IN141
IR[5] => Mux99.IN142
IR[5] => Mux99.IN143
IR[5] => Mux99.IN144
IR[5] => Mux99.IN145
IR[5] => Mux99.IN146
IR[5] => Mux99.IN147
IR[5] => Mux99.IN148
IR[5] => Mux99.IN149
IR[5] => Mux99.IN150
IR[5] => Mux99.IN151
IR[5] => Mux99.IN152
IR[5] => Mux99.IN153
IR[5] => Mux99.IN154
IR[5] => Mux99.IN155
IR[5] => Mux99.IN156
IR[5] => Mux99.IN157
IR[5] => Mux99.IN158
IR[5] => Mux99.IN159
IR[5] => Mux99.IN160
IR[5] => Mux99.IN161
IR[5] => Mux99.IN162
IR[5] => Mux99.IN163
IR[5] => Mux99.IN164
IR[5] => Mux99.IN165
IR[5] => Mux99.IN166
IR[5] => Mux99.IN167
IR[5] => Mux99.IN168
IR[5] => Mux99.IN169
IR[5] => Mux99.IN170
IR[5] => Mux99.IN171
IR[5] => Mux99.IN172
IR[5] => Mux99.IN173
IR[5] => Mux99.IN174
IR[5] => Mux99.IN175
IR[5] => Mux99.IN176
IR[5] => Mux99.IN177
IR[5] => Mux99.IN178
IR[5] => Mux99.IN179
IR[5] => Mux99.IN180
IR[5] => Mux99.IN181
IR[5] => Mux99.IN182
IR[5] => Mux99.IN183
IR[5] => Mux99.IN184
IR[5] => Mux99.IN185
IR[5] => Mux99.IN186
IR[5] => Mux99.IN187
IR[5] => Mux99.IN188
IR[5] => Mux99.IN189
IR[5] => Mux99.IN190
IR[5] => Mux99.IN191
IR[5] => Mux99.IN192
IR[5] => Mux99.IN193
IR[5] => Mux99.IN194
IR[5] => Mux99.IN195
IR[5] => Mux99.IN196
IR[5] => Mux99.IN197
IR[5] => Mux99.IN198
IR[5] => Mux99.IN199
IR[5] => Mux99.IN200
IR[5] => Mux99.IN201
IR[5] => Mux99.IN202
IR[5] => Mux99.IN203
IR[5] => Mux99.IN204
IR[5] => Mux99.IN205
IR[5] => Mux99.IN206
IR[5] => Mux99.IN207
IR[5] => Mux99.IN208
IR[5] => Mux99.IN209
IR[5] => Mux99.IN210
IR[5] => Mux99.IN211
IR[5] => Mux99.IN212
IR[5] => Mux99.IN213
IR[5] => Mux99.IN214
IR[5] => Mux99.IN215
IR[5] => Mux99.IN216
IR[5] => Mux99.IN217
IR[5] => Mux99.IN218
IR[5] => Mux99.IN219
IR[5] => Mux99.IN220
IR[5] => Mux99.IN221
IR[5] => Mux99.IN222
IR[5] => Mux99.IN223
IR[5] => Mux99.IN224
IR[5] => Mux99.IN225
IR[5] => Mux99.IN226
IR[5] => Mux99.IN227
IR[5] => Mux99.IN228
IR[5] => Mux99.IN229
IR[5] => Mux99.IN230
IR[5] => Mux99.IN231
IR[5] => Mux99.IN232
IR[5] => Mux99.IN233
IR[5] => Mux99.IN234
IR[5] => Mux99.IN235
IR[5] => Mux99.IN236
IR[5] => Mux99.IN237
IR[5] => Mux99.IN238
IR[5] => Mux99.IN239
IR[5] => Mux99.IN240
IR[5] => Mux99.IN241
IR[5] => Mux99.IN242
IR[5] => Mux99.IN243
IR[5] => Mux99.IN244
IR[5] => Mux99.IN245
IR[5] => Mux99.IN246
IR[5] => Mux99.IN247
IR[5] => Mux99.IN248
IR[5] => Mux99.IN249
IR[5] => Mux99.IN250
IR[5] => Mux99.IN251
IR[5] => Mux99.IN252
IR[5] => Mux99.IN253
IR[5] => Mux99.IN254
IR[5] => Mux99.IN255
IR[5] => Mux99.IN256
IR[5] => Mux99.IN257
IR[5] => Mux99.IN258
IR[5] => Mux100.IN28
IR[5] => Mux101.IN28
IR[5] => Mux102.IN258
IR[5] => Mux103.IN258
IR[5] => Mux104.IN258
IR[5] => Mux105.IN258
IR[5] => Mux106.IN258
IR[5] => Mux107.IN258
IR[5] => Mux108.IN258
IR[5] => Mux109.IN258
IR[5] => Mux110.IN258
IR[5] => Mux112.IN66
IR[5] => Mux113.IN258
IR[5] => Mux114.IN258
IR[5] => Mux115.IN258
IR[5] => Mux116.IN258
IR[5] => Mux118.IN258
IR[5] => Mux119.IN258
IR[5] => Mux120.IN258
IR[5] => ALU_Op.DATAA
IR[5] => Set_BusA_To.DATAA
IR[5] => Mux148.IN1
IR[5] => Mux148.IN2
IR[5] => Mux148.IN3
IR[5] => Mux148.IN4
IR[5] => Mux148.IN5
IR[5] => Mux148.IN6
IR[5] => Mux148.IN7
IR[5] => Mux153.IN1
IR[5] => Mux153.IN2
IR[5] => Mux153.IN3
IR[5] => Mux153.IN4
IR[5] => Mux153.IN5
IR[5] => Mux153.IN6
IR[5] => Mux153.IN7
IR[5] => Mux159.IN4
IR[5] => Mux160.IN4
IR[5] => Mux161.IN1
IR[5] => Mux161.IN2
IR[5] => Mux161.IN3
IR[5] => Mux161.IN4
IR[5] => Mux162.IN1
IR[5] => Mux163.IN1
IR[5] => Mux163.IN2
IR[5] => Mux163.IN3
IR[5] => Set_BusA_To.DATAB
IR[5] => Mux187.IN1
IR[5] => Mux187.IN2
IR[5] => Mux187.IN3
IR[5] => Mux187.IN4
IR[5] => Mux187.IN5
IR[5] => Mux187.IN6
IR[5] => Mux187.IN7
IR[5] => Mux192.IN7
IR[5] => Mux201.IN66
IR[5] => Mux202.IN130
IR[5] => Mux203.IN130
IR[5] => Mux204.IN258
IR[5] => Mux205.IN258
IR[5] => Mux206.IN258
IR[5] => Mux207.IN130
IR[5] => Mux208.IN252
IR[5] => Mux209.IN258
IR[5] => Mux212.IN258
IR[5] => Mux213.IN66
IR[5] => Mux214.IN258
IR[5] => Mux216.IN258
IR[5] => Mux218.IN258
IR[5] => Mux219.IN258
IR[5] => Mux220.IN258
IR[5] => Mux222.IN258
IR[5] => Mux223.IN258
IR[5] => Mux224.IN258
IR[5] => Mux225.IN130
IR[5] => Mux226.IN258
IR[5] => Mux227.IN66
IR[5] => Mux228.IN66
IR[5] => Mux229.IN66
IR[5] => Mux230.IN66
IR[5] => Mux231.IN258
IR[5] => Mux232.IN36
IR[5] => Mux232.IN37
IR[5] => Mux232.IN38
IR[5] => Mux232.IN39
IR[5] => Mux232.IN40
IR[5] => Mux232.IN41
IR[5] => Mux232.IN42
IR[5] => Mux232.IN43
IR[5] => Mux232.IN44
IR[5] => Mux232.IN45
IR[5] => Mux232.IN46
IR[5] => Mux232.IN47
IR[5] => Mux232.IN48
IR[5] => Mux232.IN49
IR[5] => Mux232.IN50
IR[5] => Mux232.IN51
IR[5] => Mux232.IN52
IR[5] => Mux232.IN53
IR[5] => Mux232.IN54
IR[5] => Mux232.IN55
IR[5] => Mux232.IN56
IR[5] => Mux232.IN57
IR[5] => Mux232.IN58
IR[5] => Mux232.IN59
IR[5] => Mux232.IN60
IR[5] => Mux232.IN61
IR[5] => Mux232.IN62
IR[5] => Mux232.IN63
IR[5] => Mux232.IN64
IR[5] => Mux232.IN65
IR[5] => Mux232.IN66
IR[5] => Mux232.IN67
IR[5] => Mux232.IN68
IR[5] => Mux232.IN69
IR[5] => Mux232.IN70
IR[5] => Mux232.IN71
IR[5] => Mux232.IN72
IR[5] => Mux232.IN73
IR[5] => Mux232.IN74
IR[5] => Mux232.IN75
IR[5] => Mux232.IN76
IR[5] => Mux232.IN77
IR[5] => Mux232.IN78
IR[5] => Mux232.IN79
IR[5] => Mux232.IN80
IR[5] => Mux232.IN81
IR[5] => Mux232.IN82
IR[5] => Mux232.IN83
IR[5] => Mux232.IN84
IR[5] => Mux232.IN85
IR[5] => Mux232.IN86
IR[5] => Mux232.IN87
IR[5] => Mux232.IN88
IR[5] => Mux232.IN89
IR[5] => Mux232.IN90
IR[5] => Mux232.IN91
IR[5] => Mux232.IN92
IR[5] => Mux232.IN93
IR[5] => Mux232.IN94
IR[5] => Mux232.IN95
IR[5] => Mux232.IN96
IR[5] => Mux232.IN97
IR[5] => Mux232.IN98
IR[5] => Mux232.IN99
IR[5] => Mux232.IN100
IR[5] => Mux232.IN101
IR[5] => Mux232.IN102
IR[5] => Mux232.IN103
IR[5] => Mux232.IN104
IR[5] => Mux232.IN105
IR[5] => Mux232.IN106
IR[5] => Mux232.IN107
IR[5] => Mux232.IN108
IR[5] => Mux232.IN109
IR[5] => Mux232.IN110
IR[5] => Mux232.IN111
IR[5] => Mux232.IN112
IR[5] => Mux232.IN113
IR[5] => Mux232.IN114
IR[5] => Mux232.IN115
IR[5] => Mux232.IN116
IR[5] => Mux232.IN117
IR[5] => Mux232.IN118
IR[5] => Mux232.IN119
IR[5] => Mux232.IN120
IR[5] => Mux232.IN121
IR[5] => Mux232.IN122
IR[5] => Mux232.IN123
IR[5] => Mux232.IN124
IR[5] => Mux232.IN125
IR[5] => Mux232.IN126
IR[5] => Mux232.IN127
IR[5] => Mux232.IN128
IR[5] => Mux232.IN129
IR[5] => Mux232.IN130
IR[5] => Mux232.IN131
IR[5] => Mux232.IN132
IR[5] => Mux232.IN133
IR[5] => Mux232.IN134
IR[5] => Mux232.IN135
IR[5] => Mux232.IN136
IR[5] => Mux232.IN137
IR[5] => Mux232.IN138
IR[5] => Mux232.IN139
IR[5] => Mux232.IN140
IR[5] => Mux232.IN141
IR[5] => Mux232.IN142
IR[5] => Mux232.IN143
IR[5] => Mux232.IN144
IR[5] => Mux232.IN145
IR[5] => Mux232.IN146
IR[5] => Mux232.IN147
IR[5] => Mux232.IN148
IR[5] => Mux232.IN149
IR[5] => Mux232.IN150
IR[5] => Mux232.IN151
IR[5] => Mux232.IN152
IR[5] => Mux232.IN153
IR[5] => Mux232.IN154
IR[5] => Mux232.IN155
IR[5] => Mux232.IN156
IR[5] => Mux232.IN157
IR[5] => Mux232.IN158
IR[5] => Mux232.IN159
IR[5] => Mux232.IN160
IR[5] => Mux232.IN161
IR[5] => Mux232.IN162
IR[5] => Mux232.IN163
IR[5] => Mux232.IN164
IR[5] => Mux232.IN165
IR[5] => Mux232.IN166
IR[5] => Mux232.IN167
IR[5] => Mux232.IN168
IR[5] => Mux232.IN169
IR[5] => Mux232.IN170
IR[5] => Mux232.IN171
IR[5] => Mux232.IN172
IR[5] => Mux232.IN173
IR[5] => Mux232.IN174
IR[5] => Mux232.IN175
IR[5] => Mux232.IN176
IR[5] => Mux232.IN177
IR[5] => Mux232.IN178
IR[5] => Mux232.IN179
IR[5] => Mux232.IN180
IR[5] => Mux232.IN181
IR[5] => Mux232.IN182
IR[5] => Mux232.IN183
IR[5] => Mux232.IN184
IR[5] => Mux232.IN185
IR[5] => Mux232.IN186
IR[5] => Mux232.IN187
IR[5] => Mux232.IN188
IR[5] => Mux232.IN189
IR[5] => Mux232.IN190
IR[5] => Mux232.IN191
IR[5] => Mux232.IN192
IR[5] => Mux232.IN193
IR[5] => Mux232.IN194
IR[5] => Mux232.IN195
IR[5] => Mux232.IN196
IR[5] => Mux232.IN197
IR[5] => Mux232.IN198
IR[5] => Mux232.IN199
IR[5] => Mux232.IN200
IR[5] => Mux232.IN201
IR[5] => Mux232.IN202
IR[5] => Mux232.IN203
IR[5] => Mux232.IN204
IR[5] => Mux232.IN205
IR[5] => Mux232.IN206
IR[5] => Mux232.IN207
IR[5] => Mux232.IN208
IR[5] => Mux232.IN209
IR[5] => Mux232.IN210
IR[5] => Mux232.IN211
IR[5] => Mux232.IN212
IR[5] => Mux232.IN213
IR[5] => Mux232.IN214
IR[5] => Mux232.IN215
IR[5] => Mux232.IN216
IR[5] => Mux232.IN217
IR[5] => Mux232.IN218
IR[5] => Mux232.IN219
IR[5] => Mux232.IN220
IR[5] => Mux232.IN221
IR[5] => Mux232.IN222
IR[5] => Mux232.IN223
IR[5] => Mux232.IN224
IR[5] => Mux232.IN225
IR[5] => Mux232.IN226
IR[5] => Mux232.IN227
IR[5] => Mux232.IN228
IR[5] => Mux232.IN229
IR[5] => Mux232.IN230
IR[5] => Mux232.IN231
IR[5] => Mux232.IN232
IR[5] => Mux232.IN233
IR[5] => Mux232.IN234
IR[5] => Mux232.IN235
IR[5] => Mux232.IN236
IR[5] => Mux232.IN237
IR[5] => Mux232.IN238
IR[5] => Mux232.IN239
IR[5] => Mux232.IN240
IR[5] => Mux232.IN241
IR[5] => Mux232.IN242
IR[5] => Mux232.IN243
IR[5] => Mux232.IN244
IR[5] => Mux232.IN245
IR[5] => Mux232.IN246
IR[5] => Mux232.IN247
IR[5] => Mux232.IN248
IR[5] => Mux232.IN249
IR[5] => Mux232.IN250
IR[5] => Mux232.IN251
IR[5] => Mux232.IN252
IR[5] => Mux232.IN253
IR[5] => Mux232.IN254
IR[5] => Mux232.IN255
IR[5] => Mux232.IN256
IR[5] => Mux232.IN257
IR[5] => Mux232.IN258
IR[5] => Mux233.IN36
IR[5] => Mux234.IN36
IR[5] => Mux235.IN66
IR[5] => Mux236.IN258
IR[5] => Mux237.IN258
IR[5] => Mux238.IN258
IR[5] => Mux239.IN66
IR[5] => Mux240.IN66
IR[5] => Mux244.IN130
IR[5] => Mux245.IN130
IR[5] => Mux246.IN258
IR[5] => Mux247.IN258
IR[5] => Mux249.IN66
IR[5] => Mux251.IN66
IR[5] => Mux252.IN66
IR[5] => Mux253.IN258
IR[5] => Equal3.IN0
IR[5] => Equal4.IN0
IR[5] => Equal6.IN5
IR[5] => Equal8.IN0
IR[6] => Mux60.IN257
IR[6] => Mux61.IN152
IR[6] => Mux62.IN152
IR[6] => Mux63.IN152
IR[6] => Mux64.IN257
IR[6] => Mux65.IN65
IR[6] => Mux66.IN194
IR[6] => Mux67.IN194
IR[6] => Mux68.IN194
IR[6] => Mux69.IN257
IR[6] => Mux70.IN257
IR[6] => Mux71.IN256
IR[6] => Mux72.IN257
IR[6] => Mux73.IN257
IR[6] => Mux74.IN257
IR[6] => Mux75.IN257
IR[6] => Mux76.IN257
IR[6] => Mux77.IN257
IR[6] => Mux78.IN257
IR[6] => Mux79.IN257
IR[6] => Mux80.IN257
IR[6] => Mux81.IN65
IR[6] => Mux82.IN257
IR[6] => Mux83.IN257
IR[6] => Mux84.IN257
IR[6] => Mux85.IN257
IR[6] => Mux86.IN257
IR[6] => Mux87.IN257
IR[6] => Mux88.IN257
IR[6] => Mux89.IN257
IR[6] => Mux90.IN249
IR[6] => Mux91.IN249
IR[6] => Mux92.IN257
IR[6] => Mux93.IN257
IR[6] => Mux94.IN257
IR[6] => Mux95.IN257
IR[6] => Mux96.IN257
IR[6] => Mux97.IN257
IR[6] => Mux98.IN257
IR[6] => Mux99.IN27
IR[6] => Mux100.IN27
IR[6] => Mux101.IN27
IR[6] => Mux102.IN257
IR[6] => Mux103.IN257
IR[6] => Mux104.IN257
IR[6] => Mux105.IN257
IR[6] => Mux106.IN257
IR[6] => Mux107.IN257
IR[6] => Mux108.IN257
IR[6] => Mux109.IN257
IR[6] => Mux110.IN257
IR[6] => Mux111.IN65
IR[6] => Mux112.IN65
IR[6] => Mux113.IN257
IR[6] => Mux114.IN257
IR[6] => Mux115.IN257
IR[6] => Mux116.IN257
IR[6] => Mux117.IN33
IR[6] => Mux118.IN257
IR[6] => Mux119.IN257
IR[6] => Mux120.IN257
IR[6] => Mux123.IN33
IR[6] => Mux124.IN33
IR[6] => Mux125.IN33
IR[6] => Mux126.IN33
IR[6] => Mux127.IN33
IR[6] => Mux128.IN33
IR[6] => Mux129.IN33
IR[6] => Mux130.IN33
IR[6] => Mux131.IN33
IR[6] => Mux132.IN33
IR[6] => Mux133.IN33
IR[6] => Mux134.IN33
IR[6] => Mux135.IN33
IR[6] => Mux201.IN65
IR[6] => Mux202.IN129
IR[6] => Mux203.IN129
IR[6] => Mux204.IN257
IR[6] => Mux205.IN257
IR[6] => Mux206.IN257
IR[6] => Mux207.IN129
IR[6] => Mux208.IN251
IR[6] => Mux209.IN257
IR[6] => Mux210.IN65
IR[6] => Mux211.IN65
IR[6] => Mux212.IN257
IR[6] => Mux213.IN65
IR[6] => Mux214.IN257
IR[6] => Mux215.IN65
IR[6] => Mux216.IN257
IR[6] => Mux217.IN65
IR[6] => Mux218.IN257
IR[6] => Mux219.IN257
IR[6] => Mux220.IN257
IR[6] => Mux221.IN65
IR[6] => Mux222.IN257
IR[6] => Mux223.IN257
IR[6] => Mux224.IN257
IR[6] => Mux225.IN129
IR[6] => Mux226.IN257
IR[6] => Mux227.IN65
IR[6] => Mux228.IN65
IR[6] => Mux229.IN65
IR[6] => Mux230.IN65
IR[6] => Mux231.IN257
IR[6] => Mux232.IN35
IR[6] => Mux233.IN35
IR[6] => Mux234.IN35
IR[6] => Mux235.IN65
IR[6] => Mux236.IN257
IR[6] => Mux237.IN257
IR[6] => Mux238.IN257
IR[6] => Mux239.IN65
IR[6] => Mux240.IN65
IR[6] => Mux241.IN33
IR[6] => Mux242.IN129
IR[6] => Mux243.IN129
IR[6] => Mux244.IN129
IR[6] => Mux245.IN129
IR[6] => Mux246.IN257
IR[6] => Mux247.IN257
IR[6] => Mux248.IN33
IR[6] => Mux249.IN65
IR[6] => Mux250.IN33
IR[6] => Mux251.IN65
IR[6] => Mux252.IN65
IR[6] => Mux253.IN257
IR[6] => Equal6.IN1
IR[6] => Equal8.IN5
IR[7] => Mux60.IN256
IR[7] => Mux61.IN151
IR[7] => Mux62.IN151
IR[7] => Mux63.IN151
IR[7] => Mux64.IN256
IR[7] => Mux65.IN64
IR[7] => Mux66.IN193
IR[7] => Mux67.IN193
IR[7] => Mux68.IN193
IR[7] => Mux69.IN256
IR[7] => Mux70.IN256
IR[7] => Mux71.IN255
IR[7] => Mux72.IN256
IR[7] => Mux73.IN256
IR[7] => Mux74.IN256
IR[7] => Mux75.IN256
IR[7] => Mux76.IN256
IR[7] => Mux77.IN256
IR[7] => Mux78.IN256
IR[7] => Mux79.IN256
IR[7] => Mux80.IN256
IR[7] => Mux81.IN64
IR[7] => Mux82.IN256
IR[7] => Mux83.IN256
IR[7] => Mux84.IN256
IR[7] => Mux85.IN256
IR[7] => Mux86.IN256
IR[7] => Mux87.IN256
IR[7] => Mux88.IN256
IR[7] => Mux89.IN256
IR[7] => Mux90.IN248
IR[7] => Mux91.IN248
IR[7] => Mux92.IN256
IR[7] => Mux93.IN256
IR[7] => Mux94.IN256
IR[7] => Mux95.IN256
IR[7] => Mux96.IN256
IR[7] => Mux97.IN256
IR[7] => Mux98.IN256
IR[7] => Mux99.IN26
IR[7] => Mux100.IN26
IR[7] => Mux101.IN26
IR[7] => Mux102.IN256
IR[7] => Mux103.IN256
IR[7] => Mux104.IN256
IR[7] => Mux105.IN256
IR[7] => Mux106.IN256
IR[7] => Mux107.IN256
IR[7] => Mux108.IN256
IR[7] => Mux109.IN256
IR[7] => Mux110.IN256
IR[7] => Mux111.IN64
IR[7] => Mux112.IN64
IR[7] => Mux113.IN256
IR[7] => Mux114.IN256
IR[7] => Mux115.IN256
IR[7] => Mux116.IN256
IR[7] => Mux117.IN32
IR[7] => Mux118.IN256
IR[7] => Mux119.IN256
IR[7] => Mux120.IN256
IR[7] => Mux123.IN32
IR[7] => Mux124.IN32
IR[7] => Mux125.IN32
IR[7] => Mux126.IN32
IR[7] => Mux127.IN32
IR[7] => Mux128.IN32
IR[7] => Mux129.IN32
IR[7] => Mux130.IN32
IR[7] => Mux131.IN32
IR[7] => Mux132.IN32
IR[7] => Mux133.IN32
IR[7] => Mux134.IN32
IR[7] => Mux135.IN32
IR[7] => Mux201.IN64
IR[7] => Mux202.IN128
IR[7] => Mux203.IN128
IR[7] => Mux204.IN256
IR[7] => Mux205.IN256
IR[7] => Mux206.IN256
IR[7] => Mux207.IN128
IR[7] => Mux208.IN250
IR[7] => Mux209.IN256
IR[7] => Mux210.IN64
IR[7] => Mux211.IN64
IR[7] => Mux212.IN256
IR[7] => Mux213.IN64
IR[7] => Mux214.IN256
IR[7] => Mux215.IN64
IR[7] => Mux216.IN256
IR[7] => Mux217.IN64
IR[7] => Mux218.IN256
IR[7] => Mux219.IN256
IR[7] => Mux220.IN256
IR[7] => Mux221.IN64
IR[7] => Mux222.IN256
IR[7] => Mux223.IN256
IR[7] => Mux224.IN256
IR[7] => Mux225.IN128
IR[7] => Mux226.IN256
IR[7] => Mux227.IN64
IR[7] => Mux228.IN64
IR[7] => Mux229.IN64
IR[7] => Mux230.IN64
IR[7] => Mux231.IN256
IR[7] => Mux232.IN34
IR[7] => Mux233.IN34
IR[7] => Mux234.IN34
IR[7] => Mux235.IN64
IR[7] => Mux236.IN256
IR[7] => Mux237.IN256
IR[7] => Mux238.IN256
IR[7] => Mux239.IN64
IR[7] => Mux240.IN64
IR[7] => Mux241.IN32
IR[7] => Mux242.IN128
IR[7] => Mux243.IN128
IR[7] => Mux244.IN128
IR[7] => Mux245.IN128
IR[7] => Mux246.IN256
IR[7] => Mux247.IN256
IR[7] => Mux248.IN32
IR[7] => Mux249.IN64
IR[7] => Mux250.IN32
IR[7] => Mux251.IN64
IR[7] => Mux252.IN64
IR[7] => Mux253.IN256
IR[7] => Equal6.IN0
IR[7] => Equal8.IN4
ISet[0] => Mux254.IN5
ISet[0] => Mux255.IN5
ISet[0] => Mux256.IN5
ISet[0] => Mux257.IN5
ISet[0] => Mux258.IN5
ISet[0] => Mux259.IN5
ISet[0] => Mux260.IN5
ISet[0] => Mux261.IN5
ISet[0] => Mux262.IN5
ISet[0] => Mux263.IN5
ISet[0] => Mux264.IN5
ISet[0] => Mux265.IN5
ISet[0] => Mux266.IN5
ISet[0] => Mux267.IN5
ISet[0] => Mux268.IN5
ISet[0] => Mux269.IN5
ISet[0] => Mux270.IN5
ISet[0] => Mux271.IN5
ISet[0] => Mux272.IN5
ISet[0] => Mux273.IN5
ISet[0] => Mux274.IN5
ISet[0] => Mux275.IN5
ISet[0] => Mux276.IN5
ISet[0] => Mux277.IN5
ISet[0] => Mux278.IN5
ISet[0] => Mux279.IN5
ISet[0] => Mux280.IN5
ISet[0] => Mux281.IN5
ISet[0] => Mux282.IN5
ISet[0] => Mux283.IN5
ISet[0] => Mux284.IN5
ISet[0] => Mux285.IN5
ISet[0] => Mux286.IN5
ISet[0] => Mux287.IN5
ISet[0] => Mux288.IN5
ISet[0] => Mux289.IN5
ISet[0] => Mux290.IN5
ISet[0] => Mux291.IN5
ISet[0] => Mux292.IN5
ISet[0] => Mux293.IN5
ISet[0] => Mux294.IN5
ISet[0] => Mux295.IN5
ISet[0] => Mux296.IN5
ISet[0] => Mux297.IN5
ISet[0] => Mux298.IN5
ISet[0] => Mux299.IN5
ISet[0] => Mux300.IN5
ISet[0] => Mux301.IN5
ISet[0] => Mux302.IN5
ISet[0] => Mux303.IN5
ISet[0] => Mux304.IN5
ISet[0] => Mux305.IN5
ISet[0] => Mux306.IN5
ISet[0] => Mux307.IN5
ISet[0] => Mux308.IN5
ISet[0] => Mux309.IN5
ISet[0] => Mux310.IN5
ISet[0] => Mux311.IN5
ISet[0] => Mux312.IN5
ISet[0] => Mux313.IN5
ISet[0] => Mux314.IN5
ISet[0] => Mux315.IN5
ISet[0] => Equal9.IN0
ISet[1] => Mux254.IN4
ISet[1] => Mux255.IN4
ISet[1] => Mux256.IN4
ISet[1] => Mux257.IN4
ISet[1] => Mux258.IN4
ISet[1] => Mux259.IN4
ISet[1] => Mux260.IN4
ISet[1] => Mux261.IN4
ISet[1] => Mux262.IN4
ISet[1] => Mux263.IN4
ISet[1] => Mux264.IN4
ISet[1] => Mux265.IN4
ISet[1] => Mux266.IN4
ISet[1] => Mux267.IN4
ISet[1] => Mux268.IN4
ISet[1] => Mux269.IN4
ISet[1] => Mux270.IN4
ISet[1] => Mux271.IN4
ISet[1] => Mux272.IN4
ISet[1] => Mux273.IN4
ISet[1] => Mux274.IN4
ISet[1] => Mux275.IN4
ISet[1] => Mux276.IN4
ISet[1] => Mux277.IN4
ISet[1] => Mux278.IN4
ISet[1] => Mux279.IN4
ISet[1] => Mux280.IN4
ISet[1] => Mux281.IN4
ISet[1] => Mux282.IN4
ISet[1] => Mux283.IN4
ISet[1] => Mux284.IN4
ISet[1] => Mux285.IN4
ISet[1] => Mux286.IN4
ISet[1] => Mux287.IN4
ISet[1] => Mux288.IN4
ISet[1] => Mux289.IN4
ISet[1] => Mux290.IN4
ISet[1] => Mux291.IN4
ISet[1] => Mux292.IN4
ISet[1] => Mux293.IN4
ISet[1] => Mux294.IN4
ISet[1] => Mux295.IN4
ISet[1] => Mux296.IN4
ISet[1] => Mux297.IN4
ISet[1] => Mux298.IN4
ISet[1] => Mux299.IN4
ISet[1] => Mux300.IN4
ISet[1] => Mux301.IN4
ISet[1] => Mux302.IN4
ISet[1] => Mux303.IN4
ISet[1] => Mux304.IN4
ISet[1] => Mux305.IN4
ISet[1] => Mux306.IN4
ISet[1] => Mux307.IN4
ISet[1] => Mux308.IN4
ISet[1] => Mux309.IN4
ISet[1] => Mux310.IN4
ISet[1] => Mux311.IN4
ISet[1] => Mux312.IN4
ISet[1] => Mux313.IN4
ISet[1] => Mux314.IN4
ISet[1] => Mux315.IN4
ISet[1] => Special_LD.OUTPUTSELECT
ISet[1] => Special_LD.OUTPUTSELECT
ISet[1] => Special_LD.OUTPUTSELECT
ISet[1] => I_BT.OUTPUTSELECT
ISet[1] => I_BC.OUTPUTSELECT
ISet[1] => IMode.OUTPUTSELECT
ISet[1] => IMode.OUTPUTSELECT
ISet[1] => I_RLD.OUTPUTSELECT
ISet[1] => I_RRD.OUTPUTSELECT
ISet[1] => I_RETN.OUTPUTSELECT
ISet[1] => I_INRC.OUTPUTSELECT
ISet[1] => I_BTR.OUTPUTSELECT
ISet[1] => I_MULUB.OUTPUTSELECT
ISet[1] => I_MULU.OUTPUTSELECT
ISet[1] => Equal9.IN1
MCycle[0] => Mux0.IN10
MCycle[0] => Mux1.IN10
MCycle[0] => Mux2.IN10
MCycle[0] => Mux3.IN10
MCycle[0] => Mux4.IN10
MCycle[0] => Mux5.IN10
MCycle[0] => Mux6.IN10
MCycle[0] => Mux7.IN10
MCycle[0] => Mux8.IN10
MCycle[0] => Mux9.IN10
MCycle[0] => Mux10.IN10
MCycle[0] => Mux11.IN10
MCycle[0] => Mux12.IN10
MCycle[0] => Mux13.IN10
MCycle[0] => Mux14.IN10
MCycle[0] => Mux15.IN10
MCycle[0] => Mux16.IN10
MCycle[0] => Mux17.IN10
MCycle[0] => Mux18.IN10
MCycle[0] => Mux19.IN10
MCycle[0] => Mux20.IN10
MCycle[0] => Mux21.IN10
MCycle[0] => Mux22.IN10
MCycle[0] => Mux23.IN10
MCycle[0] => Mux24.IN10
MCycle[0] => Mux25.IN10
MCycle[0] => Mux26.IN10
MCycle[0] => Mux27.IN10
MCycle[0] => Mux28.IN10
MCycle[0] => Mux29.IN10
MCycle[0] => Mux30.IN9
MCycle[0] => Mux31.IN9
MCycle[0] => Mux32.IN10
MCycle[0] => Mux33.IN10
MCycle[0] => Mux34.IN10
MCycle[0] => Mux35.IN9
MCycle[0] => Mux36.IN9
MCycle[0] => Mux37.IN10
MCycle[0] => Mux38.IN10
MCycle[0] => Mux39.IN5
MCycle[0] => Mux40.IN5
MCycle[0] => Mux41.IN5
MCycle[0] => Mux42.IN10
MCycle[0] => Mux43.IN10
MCycle[0] => Mux45.IN10
MCycle[0] => Mux46.IN10
MCycle[0] => Mux47.IN10
MCycle[0] => Mux48.IN10
MCycle[0] => Mux49.IN10
MCycle[0] => Mux50.IN10
MCycle[0] => Mux51.IN10
MCycle[0] => Mux52.IN10
MCycle[0] => Mux53.IN10
MCycle[0] => Mux54.IN10
MCycle[0] => Mux55.IN10
MCycle[0] => Mux56.IN10
MCycle[0] => Mux57.IN10
MCycle[0] => Mux58.IN10
MCycle[0] => Mux59.IN10
MCycle[0] => Mux121.IN10
MCycle[0] => Mux122.IN10
MCycle[0] => Mux138.IN10
MCycle[0] => Mux139.IN10
MCycle[0] => Mux140.IN10
MCycle[0] => Mux141.IN10
MCycle[0] => Mux142.IN10
MCycle[0] => Mux143.IN10
MCycle[0] => Mux144.IN10
MCycle[0] => Mux145.IN10
MCycle[0] => Mux146.IN10
MCycle[0] => Mux147.IN10
MCycle[0] => Mux148.IN10
MCycle[0] => Mux149.IN10
MCycle[0] => Mux150.IN10
MCycle[0] => Mux151.IN10
MCycle[0] => Mux152.IN10
MCycle[0] => Mux153.IN10
MCycle[0] => Mux154.IN10
MCycle[0] => Mux155.IN10
MCycle[0] => Mux156.IN10
MCycle[0] => Mux157.IN10
MCycle[0] => Mux158.IN10
MCycle[0] => Mux166.IN10
MCycle[0] => Mux167.IN10
MCycle[0] => Mux168.IN10
MCycle[0] => Mux169.IN10
MCycle[0] => Mux170.IN10
MCycle[0] => Mux172.IN5
MCycle[0] => Mux173.IN10
MCycle[0] => Mux174.IN10
MCycle[0] => Mux175.IN10
MCycle[0] => Mux176.IN10
MCycle[0] => Mux177.IN10
MCycle[0] => Mux178.IN10
MCycle[0] => Mux179.IN10
MCycle[0] => Mux180.IN10
MCycle[0] => Mux181.IN5
MCycle[0] => Mux182.IN10
MCycle[0] => Mux183.IN10
MCycle[0] => Mux184.IN10
MCycle[0] => Mux185.IN10
MCycle[0] => Mux186.IN10
MCycle[0] => Mux187.IN10
MCycle[0] => Mux188.IN10
MCycle[0] => Mux189.IN10
MCycle[0] => Mux191.IN10
MCycle[0] => Mux192.IN10
MCycle[0] => Mux193.IN10
MCycle[0] => Mux194.IN10
MCycle[0] => Mux195.IN10
MCycle[0] => Mux196.IN10
MCycle[0] => Mux197.IN10
MCycle[0] => Mux198.IN10
MCycle[0] => Mux199.IN10
MCycle[0] => Mux200.IN10
MCycle[0] => Equal0.IN0
MCycle[0] => Equal1.IN2
MCycle[0] => Equal5.IN2
MCycle[0] => Equal7.IN2
MCycle[1] => Mux0.IN9
MCycle[1] => Mux1.IN9
MCycle[1] => Mux2.IN9
MCycle[1] => Mux3.IN9
MCycle[1] => Mux4.IN9
MCycle[1] => Mux5.IN9
MCycle[1] => Mux6.IN9
MCycle[1] => Mux7.IN9
MCycle[1] => Mux8.IN9
MCycle[1] => Mux9.IN9
MCycle[1] => Mux10.IN9
MCycle[1] => Mux11.IN9
MCycle[1] => Mux12.IN9
MCycle[1] => Mux13.IN9
MCycle[1] => Mux14.IN9
MCycle[1] => Mux15.IN9
MCycle[1] => Mux16.IN9
MCycle[1] => Mux17.IN9
MCycle[1] => Mux18.IN9
MCycle[1] => Mux19.IN9
MCycle[1] => Mux20.IN9
MCycle[1] => Mux21.IN9
MCycle[1] => Mux22.IN9
MCycle[1] => Mux23.IN9
MCycle[1] => Mux24.IN9
MCycle[1] => Mux25.IN9
MCycle[1] => Mux26.IN9
MCycle[1] => Mux27.IN9
MCycle[1] => Mux28.IN9
MCycle[1] => Mux29.IN9
MCycle[1] => Mux30.IN8
MCycle[1] => Mux31.IN8
MCycle[1] => Mux32.IN9
MCycle[1] => Mux33.IN9
MCycle[1] => Mux34.IN9
MCycle[1] => Mux35.IN8
MCycle[1] => Mux36.IN8
MCycle[1] => Mux37.IN9
MCycle[1] => Mux38.IN9
MCycle[1] => Mux42.IN9
MCycle[1] => Mux43.IN9
MCycle[1] => Mux45.IN9
MCycle[1] => Mux46.IN9
MCycle[1] => Mux47.IN9
MCycle[1] => Mux48.IN9
MCycle[1] => Mux49.IN9
MCycle[1] => Mux50.IN9
MCycle[1] => Mux51.IN9
MCycle[1] => Mux52.IN9
MCycle[1] => Mux53.IN9
MCycle[1] => Mux54.IN9
MCycle[1] => Mux55.IN9
MCycle[1] => Mux56.IN9
MCycle[1] => Mux57.IN9
MCycle[1] => Mux58.IN9
MCycle[1] => Mux59.IN9
MCycle[1] => Mux121.IN9
MCycle[1] => Mux122.IN9
MCycle[1] => Mux136.IN5
MCycle[1] => Mux137.IN5
MCycle[1] => Mux138.IN9
MCycle[1] => Mux139.IN9
MCycle[1] => Mux140.IN9
MCycle[1] => Mux141.IN9
MCycle[1] => Mux142.IN9
MCycle[1] => Mux143.IN9
MCycle[1] => Mux144.IN9
MCycle[1] => Mux145.IN9
MCycle[1] => Mux146.IN9
MCycle[1] => Mux147.IN9
MCycle[1] => Mux148.IN9
MCycle[1] => Mux149.IN9
MCycle[1] => Mux150.IN9
MCycle[1] => Mux151.IN9
MCycle[1] => Mux152.IN9
MCycle[1] => Mux153.IN9
MCycle[1] => Mux154.IN9
MCycle[1] => Mux155.IN9
MCycle[1] => Mux156.IN9
MCycle[1] => Mux157.IN9
MCycle[1] => Mux158.IN9
MCycle[1] => Mux163.IN5
MCycle[1] => Mux164.IN5
MCycle[1] => Mux165.IN5
MCycle[1] => Mux166.IN9
MCycle[1] => Mux167.IN9
MCycle[1] => Mux168.IN9
MCycle[1] => Mux169.IN9
MCycle[1] => Mux170.IN9
MCycle[1] => Mux171.IN5
MCycle[1] => Mux173.IN9
MCycle[1] => Mux174.IN9
MCycle[1] => Mux175.IN9
MCycle[1] => Mux176.IN9
MCycle[1] => Mux177.IN9
MCycle[1] => Mux178.IN9
MCycle[1] => Mux179.IN9
MCycle[1] => Mux180.IN9
MCycle[1] => Mux182.IN9
MCycle[1] => Mux183.IN9
MCycle[1] => Mux184.IN9
MCycle[1] => Mux185.IN9
MCycle[1] => Mux186.IN9
MCycle[1] => Mux187.IN9
MCycle[1] => Mux188.IN9
MCycle[1] => Mux189.IN9
MCycle[1] => Mux190.IN5
MCycle[1] => Mux191.IN9
MCycle[1] => Mux192.IN9
MCycle[1] => Mux193.IN9
MCycle[1] => Mux194.IN9
MCycle[1] => Mux195.IN9
MCycle[1] => Mux196.IN9
MCycle[1] => Mux197.IN9
MCycle[1] => Mux198.IN9
MCycle[1] => Mux199.IN9
MCycle[1] => Mux200.IN9
MCycle[1] => Equal0.IN2
MCycle[1] => Equal1.IN0
MCycle[1] => Equal5.IN1
MCycle[1] => Equal7.IN1
MCycle[2] => Mux0.IN8
MCycle[2] => Mux1.IN8
MCycle[2] => Mux2.IN8
MCycle[2] => Mux3.IN8
MCycle[2] => Mux4.IN8
MCycle[2] => Mux5.IN8
MCycle[2] => Mux6.IN8
MCycle[2] => Mux7.IN8
MCycle[2] => Mux8.IN8
MCycle[2] => Mux9.IN8
MCycle[2] => Mux10.IN8
MCycle[2] => Mux11.IN8
MCycle[2] => Mux12.IN8
MCycle[2] => Mux13.IN8
MCycle[2] => Mux14.IN8
MCycle[2] => Mux15.IN8
MCycle[2] => Mux16.IN8
MCycle[2] => Mux17.IN8
MCycle[2] => Mux18.IN8
MCycle[2] => Mux19.IN8
MCycle[2] => Mux20.IN8
MCycle[2] => Mux21.IN8
MCycle[2] => Mux22.IN8
MCycle[2] => Mux23.IN8
MCycle[2] => Mux24.IN8
MCycle[2] => Mux25.IN8
MCycle[2] => Mux26.IN8
MCycle[2] => Mux27.IN8
MCycle[2] => Mux28.IN8
MCycle[2] => Mux29.IN8
MCycle[2] => Mux30.IN7
MCycle[2] => Mux31.IN7
MCycle[2] => Mux32.IN8
MCycle[2] => Mux33.IN8
MCycle[2] => Mux34.IN8
MCycle[2] => Mux35.IN7
MCycle[2] => Mux36.IN7
MCycle[2] => Mux37.IN8
MCycle[2] => Mux38.IN8
MCycle[2] => Mux39.IN4
MCycle[2] => Mux40.IN4
MCycle[2] => Mux41.IN4
MCycle[2] => Mux42.IN8
MCycle[2] => Mux43.IN8
MCycle[2] => Mux45.IN8
MCycle[2] => Mux46.IN8
MCycle[2] => Mux47.IN8
MCycle[2] => Mux48.IN8
MCycle[2] => Mux49.IN8
MCycle[2] => Mux50.IN8
MCycle[2] => Mux51.IN8
MCycle[2] => Mux52.IN8
MCycle[2] => Mux53.IN8
MCycle[2] => Mux54.IN8
MCycle[2] => Mux55.IN8
MCycle[2] => Mux56.IN8
MCycle[2] => Mux57.IN8
MCycle[2] => Mux58.IN8
MCycle[2] => Mux59.IN8
MCycle[2] => Mux121.IN8
MCycle[2] => Mux122.IN8
MCycle[2] => Mux136.IN4
MCycle[2] => Mux137.IN4
MCycle[2] => Mux138.IN8
MCycle[2] => Mux139.IN8
MCycle[2] => Mux140.IN8
MCycle[2] => Mux141.IN8
MCycle[2] => Mux142.IN8
MCycle[2] => Mux143.IN8
MCycle[2] => Mux144.IN8
MCycle[2] => Mux145.IN8
MCycle[2] => Mux146.IN8
MCycle[2] => Mux147.IN8
MCycle[2] => Mux148.IN8
MCycle[2] => Mux149.IN8
MCycle[2] => Mux150.IN8
MCycle[2] => Mux151.IN8
MCycle[2] => Mux152.IN8
MCycle[2] => Mux153.IN8
MCycle[2] => Mux154.IN8
MCycle[2] => Mux155.IN8
MCycle[2] => Mux156.IN8
MCycle[2] => Mux157.IN8
MCycle[2] => Mux158.IN8
MCycle[2] => Mux163.IN4
MCycle[2] => Mux164.IN4
MCycle[2] => Mux165.IN4
MCycle[2] => Mux166.IN8
MCycle[2] => Mux167.IN8
MCycle[2] => Mux168.IN8
MCycle[2] => Mux169.IN8
MCycle[2] => Mux170.IN8
MCycle[2] => Mux171.IN4
MCycle[2] => Mux172.IN4
MCycle[2] => Mux173.IN8
MCycle[2] => Mux174.IN8
MCycle[2] => Mux175.IN8
MCycle[2] => Mux176.IN8
MCycle[2] => Mux177.IN8
MCycle[2] => Mux178.IN8
MCycle[2] => Mux179.IN8
MCycle[2] => Mux180.IN8
MCycle[2] => Mux181.IN4
MCycle[2] => Mux182.IN8
MCycle[2] => Mux183.IN8
MCycle[2] => Mux184.IN8
MCycle[2] => Mux185.IN8
MCycle[2] => Mux186.IN8
MCycle[2] => Mux187.IN8
MCycle[2] => Mux188.IN8
MCycle[2] => Mux189.IN8
MCycle[2] => Mux190.IN4
MCycle[2] => Mux191.IN8
MCycle[2] => Mux192.IN8
MCycle[2] => Mux193.IN8
MCycle[2] => Mux194.IN8
MCycle[2] => Mux195.IN8
MCycle[2] => Mux196.IN8
MCycle[2] => Mux197.IN8
MCycle[2] => Mux198.IN8
MCycle[2] => Mux199.IN8
MCycle[2] => Mux200.IN8
MCycle[2] => Equal0.IN1
MCycle[2] => Equal1.IN1
MCycle[2] => Equal5.IN0
MCycle[2] => Equal7.IN0
F[0] => Mux30.IN10
F[0] => Mux31.IN10
F[0] => Mux44.IN10
F[0] => Mux44.IN1
F[0] => Mux33.IN7
F[0] => Mux34.IN7
F[1] => ~NO_FANOUT~
F[2] => Mux44.IN9
F[2] => Mux44.IN2
F[3] => ~NO_FANOUT~
F[4] => ~NO_FANOUT~
F[5] => ~NO_FANOUT~
F[6] => Mux35.IN10
F[6] => Mux36.IN10
F[6] => Mux44.IN8
F[6] => Mux44.IN0
F[6] => Mux37.IN7
F[6] => Mux38.IN7
F[7] => Mux44.IN7
F[7] => Mux44.IN3
NMICycle => MCycles.OUTPUTSELECT
NMICycle => TStates.OUTPUTSELECT
NMICycle => TStates.OUTPUTSELECT
NMICycle => TStates.OUTPUTSELECT
NMICycle => IncDec_16.OUTPUTSELECT
NMICycle => Set_Addr_To.OUTPUTSELECT
NMICycle => Set_BusB_To.OUTPUTSELECT
NMICycle => Write.OUTPUTSELECT
NMICycle => Inc_PC.OUTPUTSELECT
NMICycle => Jump.OUTPUTSELECT
NMICycle => Mux71.IN263
IntCycle => MCycles.DATAA
IntCycle => TStates.OUTPUTSELECT
IntCycle => TStates.OUTPUTSELECT
IntCycle => TStates.OUTPUTSELECT
IntCycle => IncDec_16.OUTPUTSELECT
IntCycle => Set_Addr_To.OUTPUTSELECT
IntCycle => Set_BusB_To.OUTPUTSELECT
IntCycle => Write.OUTPUTSELECT
IntCycle => Inc_PC.OUTPUTSELECT
IntCycle => Jump.OUTPUTSELECT
XY_State[0] => Equal2.IN1
XY_State[1] => Equal2.IN0
MCycles[0] <= Mux266.DB_MAX_OUTPUT_PORT_TYPE
MCycles[1] <= Mux265.DB_MAX_OUTPUT_PORT_TYPE
MCycles[2] <= Mux264.DB_MAX_OUTPUT_PORT_TYPE
TStates[0] <= TStates.DB_MAX_OUTPUT_PORT_TYPE
TStates[1] <= TStates.DB_MAX_OUTPUT_PORT_TYPE
TStates[2] <= TStates.DB_MAX_OUTPUT_PORT_TYPE
Prefix[0] <= Mux314.DB_MAX_OUTPUT_PORT_TYPE
Prefix[1] <= Mux313.DB_MAX_OUTPUT_PORT_TYPE
Inc_PC <= Inc_PC.DB_MAX_OUTPUT_PORT_TYPE
Inc_WZ <= Mux277.DB_MAX_OUTPUT_PORT_TYPE
IncDec_16[0] <= Mux285.DB_MAX_OUTPUT_PORT_TYPE
IncDec_16[1] <= Mux284.DB_MAX_OUTPUT_PORT_TYPE
IncDec_16[2] <= Mux283.DB_MAX_OUTPUT_PORT_TYPE
IncDec_16[3] <= Mux282.DB_MAX_OUTPUT_PORT_TYPE
Read_To_Reg <= Mux263.DB_MAX_OUTPUT_PORT_TYPE
Read_To_Acc <= Mux272.DB_MAX_OUTPUT_PORT_TYPE
Set_BusA_To[0] <= Mux262.DB_MAX_OUTPUT_PORT_TYPE
Set_BusA_To[1] <= Mux261.DB_MAX_OUTPUT_PORT_TYPE
Set_BusA_To[2] <= Mux260.DB_MAX_OUTPUT_PORT_TYPE
Set_BusA_To[3] <= Mux259.DB_MAX_OUTPUT_PORT_TYPE
Set_BusB_To[0] <= Set_BusB_To.DB_MAX_OUTPUT_PORT_TYPE
Set_BusB_To[1] <= Set_BusB_To.DB_MAX_OUTPUT_PORT_TYPE
Set_BusB_To[2] <= Set_BusB_To.DB_MAX_OUTPUT_PORT_TYPE
Set_BusB_To[3] <= Set_BusB_To.DB_MAX_OUTPUT_PORT_TYPE
ALU_Op[0] <= Mux295.DB_MAX_OUTPUT_PORT_TYPE
ALU_Op[1] <= Mux294.DB_MAX_OUTPUT_PORT_TYPE
ALU_Op[2] <= Mux293.DB_MAX_OUTPUT_PORT_TYPE
ALU_Op[3] <= Mux292.DB_MAX_OUTPUT_PORT_TYPE
Save_ALU <= Mux290.DB_MAX_OUTPUT_PORT_TYPE
Rot_Akku <= Mux306.DB_MAX_OUTPUT_PORT_TYPE
PreserveC <= Mux291.DB_MAX_OUTPUT_PORT_TYPE
Arith16 <= Mux305.DB_MAX_OUTPUT_PORT_TYPE
Set_Addr_To[0] <= Set_Addr_To.DB_MAX_OUTPUT_PORT_TYPE
Set_Addr_To[1] <= Set_Addr_To.DB_MAX_OUTPUT_PORT_TYPE
Set_Addr_To[2] <= Set_Addr_To.DB_MAX_OUTPUT_PORT_TYPE
IORQ <= Mux312.DB_MAX_OUTPUT_PORT_TYPE
Jump <= Mux299.DB_MAX_OUTPUT_PORT_TYPE
JumpE <= Mux307.DB_MAX_OUTPUT_PORT_TYPE
JumpXY <= Mux308.DB_MAX_OUTPUT_PORT_TYPE
Call <= Mux310.DB_MAX_OUTPUT_PORT_TYPE
RstP <= Mux311.DB_MAX_OUTPUT_PORT_TYPE
LDZ <= Mux273.DB_MAX_OUTPUT_PORT_TYPE
LDW <= Mux276.DB_MAX_OUTPUT_PORT_TYPE
LDSPHL <= Mux281.DB_MAX_OUTPUT_PORT_TYPE
LDHLSP <= <GND>
ADDSPdd <= <GND>
Special_LD[0] <= Special_LD.DB_MAX_OUTPUT_PORT_TYPE
Special_LD[1] <= Special_LD.DB_MAX_OUTPUT_PORT_TYPE
Special_LD[2] <= Special_LD.DB_MAX_OUTPUT_PORT_TYPE
ExchangeDH <= Mux286.DB_MAX_OUTPUT_PORT_TYPE
ExchangeRp <= Mux258.DB_MAX_OUTPUT_PORT_TYPE
ExchangeAF <= Mux287.DB_MAX_OUTPUT_PORT_TYPE
ExchangeRS <= Mux288.DB_MAX_OUTPUT_PORT_TYPE
ExchangeWH <= Mux289.DB_MAX_OUTPUT_PORT_TYPE
I_DJNZ <= Mux309.DB_MAX_OUTPUT_PORT_TYPE
I_CPL <= Mux296.DB_MAX_OUTPUT_PORT_TYPE
I_CCF <= Mux297.DB_MAX_OUTPUT_PORT_TYPE
I_SCF <= Mux298.DB_MAX_OUTPUT_PORT_TYPE
I_RETN <= I_RETN.DB_MAX_OUTPUT_PORT_TYPE
I_BT <= I_BT.DB_MAX_OUTPUT_PORT_TYPE
I_BC <= I_BC.DB_MAX_OUTPUT_PORT_TYPE
I_BTR <= I_BTR.DB_MAX_OUTPUT_PORT_TYPE
I_RLD <= I_RLD.DB_MAX_OUTPUT_PORT_TYPE
I_RRD <= I_RRD.DB_MAX_OUTPUT_PORT_TYPE
I_INRC <= I_INRC.DB_MAX_OUTPUT_PORT_TYPE
I_MULUB <= I_MULUB.DB_MAX_OUTPUT_PORT_TYPE
I_MULU <= I_MULU.DB_MAX_OUTPUT_PORT_TYPE
SetWZ[0] <= Mux275.DB_MAX_OUTPUT_PORT_TYPE
SetWZ[1] <= Mux274.DB_MAX_OUTPUT_PORT_TYPE
SetDI <= Mux301.DB_MAX_OUTPUT_PORT_TYPE
SetEI <= Mux302.DB_MAX_OUTPUT_PORT_TYPE
IMode[0] <= IMode.DB_MAX_OUTPUT_PORT_TYPE
IMode[1] <= IMode.DB_MAX_OUTPUT_PORT_TYPE
Halt <= Mux300.DB_MAX_OUTPUT_PORT_TYPE
NoRead <= NoRead.DB_MAX_OUTPUT_PORT_TYPE
Write <= Mux271.DB_MAX_OUTPUT_PORT_TYPE
R800_mode => I_MULUB.OUTPUTSELECT
R800_mode => Set_BusB_To.OUTPUTSELECT
R800_mode => Set_BusB_To.OUTPUTSELECT
R800_mode => Set_BusB_To.OUTPUTSELECT
R800_mode => Set_BusA_To.OUTPUTSELECT
R800_mode => Set_BusB_To.OUTPUTSELECT
R800_mode => Set_BusB_To.OUTPUTSELECT
R800_mode => Set_BusB_To.OUTPUTSELECT
R800_mode => Set_BusA_To.OUTPUTSELECT
R800_mode => TStates.OUTPUTSELECT
R800_mode => TStates.OUTPUTSELECT
R800_mode => TStates.OUTPUTSELECT
R800_mode => Mux208.IN258
R800_mode => Mux208.IN259
R800_mode => Mux208.IN260
R800_mode => Mux208.IN261
R800_mode => Mux208.IN262
R800_mode => Mux208.IN263
R800_mode => Mux209.IN250
R800_mode => Mux209.IN251
R800_mode => Mux209.IN252
R800_mode => Mux209.IN253
R800_mode => Mux209.IN254
R800_mode => Mux209.IN255
No_PC <= No_PC.DB_MAX_OUTPUT_PORT_TYPE
XYbit_undoc <= Mux315.DB_MAX_OUTPUT_PORT_TYPE


|Z80_FPGA|Microcomputer:inst|T80s:cpu1|T80:u0|T80_ALU:alu
Arith16 => F_Out.OUTPUTSELECT
Arith16 => F_Out.OUTPUTSELECT
Arith16 => F_Out.OUTPUTSELECT
Z16 => F_Out.OUTPUTSELECT
WZ[0] => ~NO_FANOUT~
WZ[1] => ~NO_FANOUT~
WZ[2] => ~NO_FANOUT~
WZ[3] => ~NO_FANOUT~
WZ[4] => ~NO_FANOUT~
WZ[5] => ~NO_FANOUT~
WZ[6] => ~NO_FANOUT~
WZ[7] => ~NO_FANOUT~
WZ[8] => ~NO_FANOUT~
WZ[9] => ~NO_FANOUT~
WZ[10] => ~NO_FANOUT~
WZ[11] => F_Out.DATAB
WZ[12] => ~NO_FANOUT~
WZ[13] => F_Out.DATAB
WZ[14] => ~NO_FANOUT~
WZ[15] => ~NO_FANOUT~
XY_State[0] => Equal6.IN1
XY_State[1] => Equal6.IN0
ALU_Op[0] => UseCarry.IN0
ALU_Op[0] => Mux8.IN5
ALU_Op[0] => Mux9.IN5
ALU_Op[0] => Mux10.IN5
ALU_Op[0] => Mux11.IN5
ALU_Op[0] => Mux12.IN5
ALU_Op[0] => Mux13.IN5
ALU_Op[0] => Mux14.IN5
ALU_Op[0] => Mux15.IN5
ALU_Op[0] => Mux16.IN8
ALU_Op[0] => Mux17.IN2
ALU_Op[0] => Mux18.IN10
ALU_Op[0] => Mux19.IN8
ALU_Op[0] => Mux20.IN10
ALU_Op[0] => Q_t.OUTPUTSELECT
ALU_Op[0] => Q_t.OUTPUTSELECT
ALU_Op[0] => Q_t.OUTPUTSELECT
ALU_Op[0] => Q_t.OUTPUTSELECT
ALU_Op[0] => Mux23.IN13
ALU_Op[0] => Mux24.IN16
ALU_Op[0] => Mux25.IN13
ALU_Op[0] => Mux26.IN16
ALU_Op[0] => Mux27.IN15
ALU_Op[0] => Mux28.IN16
ALU_Op[0] => Mux29.IN15
ALU_Op[0] => Mux30.IN13
ALU_Op[0] => Mux31.IN16
ALU_Op[0] => Mux32.IN16
ALU_Op[0] => Mux33.IN16
ALU_Op[0] => Mux34.IN16
ALU_Op[0] => Mux35.IN18
ALU_Op[0] => Mux36.IN18
ALU_Op[0] => Mux37.IN18
ALU_Op[0] => Mux38.IN18
ALU_Op[0] => Equal0.IN2
ALU_Op[1] => comb.IN1
ALU_Op[1] => B_i.OUTPUTSELECT
ALU_Op[1] => B_i.OUTPUTSELECT
ALU_Op[1] => B_i.OUTPUTSELECT
ALU_Op[1] => B_i.OUTPUTSELECT
ALU_Op[1] => B_i.OUTPUTSELECT
ALU_Op[1] => B_i.OUTPUTSELECT
ALU_Op[1] => B_i.OUTPUTSELECT
ALU_Op[1] => B_i.OUTPUTSELECT
ALU_Op[1] => Mux8.IN4
ALU_Op[1] => Mux9.IN4
ALU_Op[1] => Mux10.IN4
ALU_Op[1] => Mux11.IN4
ALU_Op[1] => Mux12.IN4
ALU_Op[1] => Mux13.IN4
ALU_Op[1] => Mux14.IN4
ALU_Op[1] => Mux15.IN4
ALU_Op[1] => Mux16.IN7
ALU_Op[1] => Mux17.IN1
ALU_Op[1] => Mux18.IN9
ALU_Op[1] => Mux19.IN7
ALU_Op[1] => Mux20.IN9
ALU_Op[1] => Mux23.IN12
ALU_Op[1] => Mux24.IN15
ALU_Op[1] => Mux25.IN12
ALU_Op[1] => Mux26.IN15
ALU_Op[1] => Mux27.IN14
ALU_Op[1] => Mux28.IN15
ALU_Op[1] => Mux29.IN14
ALU_Op[1] => Mux30.IN12
ALU_Op[1] => Mux31.IN15
ALU_Op[1] => Mux32.IN15
ALU_Op[1] => Mux33.IN15
ALU_Op[1] => Mux34.IN15
ALU_Op[1] => Mux35.IN17
ALU_Op[1] => Mux36.IN17
ALU_Op[1] => Mux37.IN17
ALU_Op[1] => Mux38.IN17
ALU_Op[1] => Equal0.IN1
ALU_Op[2] => Mux8.IN3
ALU_Op[2] => Mux9.IN3
ALU_Op[2] => Mux10.IN3
ALU_Op[2] => Mux11.IN3
ALU_Op[2] => Mux12.IN3
ALU_Op[2] => Mux13.IN3
ALU_Op[2] => Mux14.IN3
ALU_Op[2] => Mux15.IN3
ALU_Op[2] => Mux16.IN6
ALU_Op[2] => Mux17.IN0
ALU_Op[2] => Mux18.IN8
ALU_Op[2] => Mux19.IN6
ALU_Op[2] => Mux20.IN8
ALU_Op[2] => Mux23.IN11
ALU_Op[2] => Mux24.IN14
ALU_Op[2] => Mux25.IN11
ALU_Op[2] => Mux26.IN14
ALU_Op[2] => Mux27.IN13
ALU_Op[2] => Mux28.IN14
ALU_Op[2] => Mux29.IN13
ALU_Op[2] => Mux30.IN11
ALU_Op[2] => Mux31.IN14
ALU_Op[2] => Mux32.IN14
ALU_Op[2] => Mux33.IN14
ALU_Op[2] => Mux34.IN14
ALU_Op[2] => Mux35.IN16
ALU_Op[2] => Mux36.IN16
ALU_Op[2] => Mux37.IN16
ALU_Op[2] => Mux38.IN16
ALU_Op[2] => UseCarry.IN1
ALU_Op[2] => Equal0.IN0
ALU_Op[3] => Mux23.IN10
ALU_Op[3] => Mux24.IN13
ALU_Op[3] => Mux25.IN10
ALU_Op[3] => Mux26.IN13
ALU_Op[3] => Mux27.IN12
ALU_Op[3] => Mux28.IN13
ALU_Op[3] => Mux29.IN12
ALU_Op[3] => Mux30.IN10
ALU_Op[3] => Mux31.IN13
ALU_Op[3] => Mux32.IN13
ALU_Op[3] => Mux33.IN13
ALU_Op[3] => Mux34.IN13
ALU_Op[3] => Mux35.IN15
ALU_Op[3] => Mux36.IN15
ALU_Op[3] => Mux37.IN15
ALU_Op[3] => Mux38.IN15
Rot_Akku => ~NO_FANOUT~
IR[0] => Equal5.IN0
IR[1] => Equal5.IN2
IR[2] => Equal5.IN1
IR[3] => Mux0.IN10
IR[3] => Mux1.IN10
IR[3] => Mux2.IN10
IR[3] => Mux3.IN10
IR[3] => Mux4.IN10
IR[3] => Mux5.IN10
IR[3] => Mux6.IN10
IR[3] => Mux7.IN10
IR[3] => Mux21.IN3
IR[3] => Q_t.OUTPUTSELECT
IR[3] => Q_t.OUTPUTSELECT
IR[3] => Q_t.OUTPUTSELECT
IR[3] => Q_t.OUTPUTSELECT
IR[3] => Q_t.OUTPUTSELECT
IR[3] => Q_t.OUTPUTSELECT
IR[3] => Mux22.IN4
IR[3] => F_Out.OUTPUTSELECT
IR[4] => Mux0.IN9
IR[4] => Mux1.IN9
IR[4] => Mux2.IN9
IR[4] => Mux3.IN9
IR[4] => Mux4.IN9
IR[4] => Mux5.IN9
IR[4] => Mux6.IN9
IR[4] => Mux7.IN9
IR[4] => Mux21.IN2
IR[4] => Mux22.IN3
IR[5] => Mux0.IN8
IR[5] => Mux1.IN8
IR[5] => Mux2.IN8
IR[5] => Mux3.IN8
IR[5] => Mux4.IN8
IR[5] => Mux5.IN8
IR[5] => Mux6.IN8
IR[5] => Mux7.IN8
IR[5] => Mux21.IN1
IR[5] => Mux22.IN2
ISet[0] => Equal8.IN1
ISet[1] => Equal8.IN0
BusA[0] => Add0.IN10
BusA[0] => Q_t.IN0
BusA[0] => Q_t.IN0
BusA[0] => Q_t.IN0
BusA[0] => LessThan1.IN8
BusA[0] => LessThan2.IN8
BusA[0] => LessThan3.IN16
BusA[0] => Equal2.IN8
BusA[0] => F_Out.IN1
BusA[0] => Mux21.IN9
BusA[0] => Q_t.DATAA
BusA[0] => F_Out.DATAB
BusA[0] => Mux38.IN19
BusA[1] => Add0.IN9
BusA[1] => Q_t.IN0
BusA[1] => Q_t.IN0
BusA[1] => Q_t.IN0
BusA[1] => Add3.IN14
BusA[1] => DAA_Q.DATAA
BusA[1] => LessThan1.IN7
BusA[1] => LessThan2.IN7
BusA[1] => Add5.IN14
BusA[1] => DAA_Q.DATAA
BusA[1] => LessThan3.IN15
BusA[1] => Q_t.DATAA
BusA[1] => Mux22.IN6
BusA[1] => Mux22.IN7
BusA[1] => Mux22.IN8
BusA[1] => Mux22.IN9
BusA[2] => Add0.IN8
BusA[2] => Q_t.IN0
BusA[2] => Q_t.IN0
BusA[2] => Q_t.IN0
BusA[2] => Add3.IN13
BusA[2] => DAA_Q.DATAA
BusA[2] => LessThan1.IN6
BusA[2] => LessThan2.IN6
BusA[2] => Add5.IN13
BusA[2] => DAA_Q.DATAA
BusA[2] => LessThan3.IN14
BusA[2] => Q_t.DATAA
BusA[2] => Q_t.DATAB
BusA[3] => Add0.IN7
BusA[3] => Q_t.IN0
BusA[3] => Q_t.IN0
BusA[3] => Q_t.IN0
BusA[3] => Add3.IN12
BusA[3] => DAA_Q.DATAA
BusA[3] => LessThan1.IN5
BusA[3] => LessThan2.IN5
BusA[3] => Add5.IN12
BusA[3] => DAA_Q.DATAA
BusA[3] => LessThan3.IN13
BusA[3] => Q_t.DATAA
BusA[3] => Q_t.DATAB
BusA[4] => Add1.IN7
BusA[4] => Q_t.IN0
BusA[4] => Q_t.IN0
BusA[4] => Q_t.IN0
BusA[4] => Add3.IN11
BusA[4] => DAA_Q.DATAA
BusA[4] => Add5.IN11
BusA[4] => DAA_Q.DATAA
BusA[4] => LessThan3.IN12
BusA[4] => F_Out.IN1
BusA[4] => Q_t.DATAA
BusA[4] => Q_t.DATAB
BusA[4] => Mux34.IN17
BusA[4] => Mux34.IN18
BusA[4] => Equal3.IN3
BusA[5] => Add1.IN6
BusA[5] => Q_t.IN0
BusA[5] => Q_t.IN0
BusA[5] => Q_t.IN0
BusA[5] => Add3.IN10
BusA[5] => DAA_Q.DATAA
BusA[5] => Add5.IN10
BusA[5] => DAA_Q.DATAA
BusA[5] => LessThan3.IN11
BusA[5] => F_Out.IN1
BusA[5] => Q_t.DATAA
BusA[5] => Q_t.DATAB
BusA[5] => Mux25.IN14
BusA[5] => Mux25.IN15
BusA[5] => Mux33.IN17
BusA[5] => Mux33.IN18
BusA[5] => Equal3.IN2
BusA[6] => Add1.IN5
BusA[6] => Q_t.IN0
BusA[6] => Q_t.IN0
BusA[6] => Q_t.IN0
BusA[6] => Add3.IN9
BusA[6] => DAA_Q.DATAA
BusA[6] => Add5.IN9
BusA[6] => DAA_Q.DATAA
BusA[6] => LessThan3.IN10
BusA[6] => F_Out.IN1
BusA[6] => Mux21.IN5
BusA[6] => Mux21.IN6
BusA[6] => Mux21.IN7
BusA[6] => Mux21.IN8
BusA[6] => Q_t.DATAB
BusA[6] => Mux32.IN17
BusA[6] => Mux32.IN18
BusA[6] => Equal3.IN1
BusA[7] => Add2.IN3
BusA[7] => Q_t.IN0
BusA[7] => Q_t.IN0
BusA[7] => Q_t.IN0
BusA[7] => Add3.IN8
BusA[7] => DAA_Q.DATAA
BusA[7] => Add5.IN8
BusA[7] => DAA_Q.DATAA
BusA[7] => LessThan3.IN9
BusA[7] => F_Out.IN1
BusA[7] => Mux21.IN4
BusA[7] => Q_t.DATAB
BusA[7] => Mux22.IN5
BusA[7] => F_Out.DATAA
BusA[7] => Mux23.IN14
BusA[7] => Mux23.IN15
BusA[7] => Mux31.IN17
BusA[7] => Mux31.IN18
BusA[7] => Equal3.IN0
BusB[0] => B_i.DATAA
BusB[0] => Q_t.IN1
BusB[0] => Q_t.IN1
BusB[0] => Q_t.IN1
BusB[0] => Q_t.DATAA
BusB[0] => Q_t.IN1
BusB[0] => Q_t.IN1
BusB[0] => Q_t.IN1
BusB[0] => B_i.DATAB
BusB[1] => B_i.DATAA
BusB[1] => Q_t.IN1
BusB[1] => Q_t.IN1
BusB[1] => Q_t.IN1
BusB[1] => Q_t.DATAA
BusB[1] => Q_t.IN1
BusB[1] => Q_t.IN1
BusB[1] => Q_t.IN1
BusB[1] => B_i.DATAB
BusB[2] => B_i.DATAA
BusB[2] => Q_t.IN1
BusB[2] => Q_t.IN1
BusB[2] => Q_t.IN1
BusB[2] => Q_t.DATAA
BusB[2] => Q_t.IN1
BusB[2] => Q_t.IN1
BusB[2] => Q_t.IN1
BusB[2] => B_i.DATAB
BusB[3] => B_i.DATAA
BusB[3] => Q_t.IN1
BusB[3] => Q_t.IN1
BusB[3] => Q_t.IN1
BusB[3] => F_Out.DATAB
BusB[3] => Q_t.DATAA
BusB[3] => Q_t.IN1
BusB[3] => F_Out.DATAA
BusB[3] => Q_t.IN1
BusB[3] => Q_t.IN1
BusB[3] => B_i.DATAB
BusB[4] => B_i.DATAA
BusB[4] => Q_t.IN1
BusB[4] => Q_t.IN1
BusB[4] => Q_t.IN1
BusB[4] => Q_t.DATAB
BusB[4] => Q_t.IN1
BusB[4] => Q_t.IN1
BusB[4] => Q_t.IN1
BusB[4] => B_i.DATAB
BusB[5] => B_i.DATAA
BusB[5] => Q_t.IN1
BusB[5] => Q_t.IN1
BusB[5] => Q_t.IN1
BusB[5] => F_Out.DATAB
BusB[5] => Q_t.DATAB
BusB[5] => Q_t.IN1
BusB[5] => F_Out.DATAA
BusB[5] => Q_t.IN1
BusB[5] => Q_t.IN1
BusB[5] => B_i.DATAB
BusB[6] => B_i.DATAA
BusB[6] => Q_t.IN1
BusB[6] => Q_t.IN1
BusB[6] => Q_t.IN1
BusB[6] => Q_t.DATAB
BusB[6] => Q_t.IN1
BusB[6] => Q_t.IN1
BusB[6] => Q_t.IN1
BusB[6] => B_i.DATAB
BusB[7] => B_i.DATAA
BusB[7] => Q_t.IN1
BusB[7] => Q_t.IN1
BusB[7] => Q_t.IN1
BusB[7] => Q_t.DATAB
BusB[7] => Q_t.IN1
BusB[7] => Q_t.IN1
BusB[7] => Q_t.IN1
BusB[7] => B_i.DATAB
F_In[0] => comb.IN1
F_In[0] => process_1.IN1
F_In[0] => process_1.IN1
F_In[0] => F_Out.IN1
F_In[0] => Mux21.IN10
F_In[0] => Mux22.IN10
F_In[0] => Mux30.IN14
F_In[0] => Mux30.IN15
F_In[0] => Mux30.IN16
F_In[0] => Mux30.IN17
F_In[0] => Mux30.IN18
F_In[0] => Mux30.IN19
F_In[1] => Mux29.IN16
F_In[1] => Mux29.IN17
F_In[1] => Mux29.IN18
F_In[1] => Mux29.IN19
F_In[1] => F_Out.OUTPUTSELECT
F_In[1] => DAA_Q[8].OUTPUTSELECT
F_In[1] => DAA_Q[7].OUTPUTSELECT
F_In[1] => DAA_Q[6].OUTPUTSELECT
F_In[1] => DAA_Q[5].OUTPUTSELECT
F_In[1] => DAA_Q[4].OUTPUTSELECT
F_In[1] => DAA_Q[3].OUTPUTSELECT
F_In[1] => DAA_Q[2].OUTPUTSELECT
F_In[1] => DAA_Q[1].OUTPUTSELECT
F_In[2] => Mux17.IN3
F_In[2] => Mux17.IN4
F_In[2] => Mux17.IN5
F_In[2] => F_Out.DATAB
F_In[2] => F_Out.DATAB
F_In[2] => Mux28.IN17
F_In[2] => Mux28.IN18
F_In[2] => Mux28.IN19
F_In[3] => Mux27.IN16
F_In[3] => Mux27.IN17
F_In[3] => Mux27.IN18
F_In[4] => F_Out.DATAA
F_In[4] => process_1.IN1
F_In[4] => F_Out.DATAA
F_In[4] => F_Out.DATAA
F_In[4] => Mux26.IN17
F_In[4] => Mux26.IN18
F_In[4] => Mux26.IN19
F_In[5] => Mux25.IN16
F_In[5] => Mux25.IN17
F_In[5] => Mux25.IN18
F_In[6] => F_Out.DATAB
F_In[6] => F_Out.DATAB
F_In[6] => F_Out.DATAB
F_In[6] => Mux24.IN17
F_In[6] => Mux24.IN18
F_In[6] => Mux24.IN19
F_In[7] => F_Out.DATAB
F_In[7] => F_Out.DATAB
F_In[7] => Mux23.IN16
F_In[7] => Mux23.IN17
F_In[7] => Mux23.IN18
Q[0] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
F_Out[0] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
F_Out[1] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
F_Out[2] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
F_Out[3] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
F_Out[4] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
F_Out[5] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
F_Out[6] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
F_Out[7] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE


|Z80_FPGA|Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs
Clk => RegsH[7][0].CLK
Clk => RegsH[7][1].CLK
Clk => RegsH[7][2].CLK
Clk => RegsH[7][3].CLK
Clk => RegsH[7][4].CLK
Clk => RegsH[7][5].CLK
Clk => RegsH[7][6].CLK
Clk => RegsH[7][7].CLK
Clk => RegsH[6][0].CLK
Clk => RegsH[6][1].CLK
Clk => RegsH[6][2].CLK
Clk => RegsH[6][3].CLK
Clk => RegsH[6][4].CLK
Clk => RegsH[6][5].CLK
Clk => RegsH[6][6].CLK
Clk => RegsH[6][7].CLK
Clk => RegsH[5][0].CLK
Clk => RegsH[5][1].CLK
Clk => RegsH[5][2].CLK
Clk => RegsH[5][3].CLK
Clk => RegsH[5][4].CLK
Clk => RegsH[5][5].CLK
Clk => RegsH[5][6].CLK
Clk => RegsH[5][7].CLK
Clk => RegsH[4][0].CLK
Clk => RegsH[4][1].CLK
Clk => RegsH[4][2].CLK
Clk => RegsH[4][3].CLK
Clk => RegsH[4][4].CLK
Clk => RegsH[4][5].CLK
Clk => RegsH[4][6].CLK
Clk => RegsH[4][7].CLK
Clk => RegsH[3][0].CLK
Clk => RegsH[3][1].CLK
Clk => RegsH[3][2].CLK
Clk => RegsH[3][3].CLK
Clk => RegsH[3][4].CLK
Clk => RegsH[3][5].CLK
Clk => RegsH[3][6].CLK
Clk => RegsH[3][7].CLK
Clk => RegsH[2][0].CLK
Clk => RegsH[2][1].CLK
Clk => RegsH[2][2].CLK
Clk => RegsH[2][3].CLK
Clk => RegsH[2][4].CLK
Clk => RegsH[2][5].CLK
Clk => RegsH[2][6].CLK
Clk => RegsH[2][7].CLK
Clk => RegsH[1][0].CLK
Clk => RegsH[1][1].CLK
Clk => RegsH[1][2].CLK
Clk => RegsH[1][3].CLK
Clk => RegsH[1][4].CLK
Clk => RegsH[1][5].CLK
Clk => RegsH[1][6].CLK
Clk => RegsH[1][7].CLK
Clk => RegsH[0][0].CLK
Clk => RegsH[0][1].CLK
Clk => RegsH[0][2].CLK
Clk => RegsH[0][3].CLK
Clk => RegsH[0][4].CLK
Clk => RegsH[0][5].CLK
Clk => RegsH[0][6].CLK
Clk => RegsH[0][7].CLK
Clk => RegsL[7][0].CLK
Clk => RegsL[7][1].CLK
Clk => RegsL[7][2].CLK
Clk => RegsL[7][3].CLK
Clk => RegsL[7][4].CLK
Clk => RegsL[7][5].CLK
Clk => RegsL[7][6].CLK
Clk => RegsL[7][7].CLK
Clk => RegsL[6][0].CLK
Clk => RegsL[6][1].CLK
Clk => RegsL[6][2].CLK
Clk => RegsL[6][3].CLK
Clk => RegsL[6][4].CLK
Clk => RegsL[6][5].CLK
Clk => RegsL[6][6].CLK
Clk => RegsL[6][7].CLK
Clk => RegsL[5][0].CLK
Clk => RegsL[5][1].CLK
Clk => RegsL[5][2].CLK
Clk => RegsL[5][3].CLK
Clk => RegsL[5][4].CLK
Clk => RegsL[5][5].CLK
Clk => RegsL[5][6].CLK
Clk => RegsL[5][7].CLK
Clk => RegsL[4][0].CLK
Clk => RegsL[4][1].CLK
Clk => RegsL[4][2].CLK
Clk => RegsL[4][3].CLK
Clk => RegsL[4][4].CLK
Clk => RegsL[4][5].CLK
Clk => RegsL[4][6].CLK
Clk => RegsL[4][7].CLK
Clk => RegsL[3][0].CLK
Clk => RegsL[3][1].CLK
Clk => RegsL[3][2].CLK
Clk => RegsL[3][3].CLK
Clk => RegsL[3][4].CLK
Clk => RegsL[3][5].CLK
Clk => RegsL[3][6].CLK
Clk => RegsL[3][7].CLK
Clk => RegsL[2][0].CLK
Clk => RegsL[2][1].CLK
Clk => RegsL[2][2].CLK
Clk => RegsL[2][3].CLK
Clk => RegsL[2][4].CLK
Clk => RegsL[2][5].CLK
Clk => RegsL[2][6].CLK
Clk => RegsL[2][7].CLK
Clk => RegsL[1][0].CLK
Clk => RegsL[1][1].CLK
Clk => RegsL[1][2].CLK
Clk => RegsL[1][3].CLK
Clk => RegsL[1][4].CLK
Clk => RegsL[1][5].CLK
Clk => RegsL[1][6].CLK
Clk => RegsL[1][7].CLK
Clk => RegsL[0][0].CLK
Clk => RegsL[0][1].CLK
Clk => RegsL[0][2].CLK
Clk => RegsL[0][3].CLK
Clk => RegsL[0][4].CLK
Clk => RegsL[0][5].CLK
Clk => RegsL[0][6].CLK
Clk => RegsL[0][7].CLK
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
AddrA[0] => Decoder0.IN2
AddrA[0] => Mux0.IN2
AddrA[0] => Mux1.IN2
AddrA[0] => Mux2.IN2
AddrA[0] => Mux3.IN2
AddrA[0] => Mux4.IN2
AddrA[0] => Mux5.IN2
AddrA[0] => Mux6.IN2
AddrA[0] => Mux7.IN2
AddrA[0] => Mux8.IN2
AddrA[0] => Mux9.IN2
AddrA[0] => Mux10.IN2
AddrA[0] => Mux11.IN2
AddrA[0] => Mux12.IN2
AddrA[0] => Mux13.IN2
AddrA[0] => Mux14.IN2
AddrA[0] => Mux15.IN2
AddrA[1] => Decoder0.IN1
AddrA[1] => Mux0.IN1
AddrA[1] => Mux1.IN1
AddrA[1] => Mux2.IN1
AddrA[1] => Mux3.IN1
AddrA[1] => Mux4.IN1
AddrA[1] => Mux5.IN1
AddrA[1] => Mux6.IN1
AddrA[1] => Mux7.IN1
AddrA[1] => Mux8.IN1
AddrA[1] => Mux9.IN1
AddrA[1] => Mux10.IN1
AddrA[1] => Mux11.IN1
AddrA[1] => Mux12.IN1
AddrA[1] => Mux13.IN1
AddrA[1] => Mux14.IN1
AddrA[1] => Mux15.IN1
AddrA[2] => Decoder0.IN0
AddrA[2] => Mux0.IN0
AddrA[2] => Mux1.IN0
AddrA[2] => Mux2.IN0
AddrA[2] => Mux3.IN0
AddrA[2] => Mux4.IN0
AddrA[2] => Mux5.IN0
AddrA[2] => Mux6.IN0
AddrA[2] => Mux7.IN0
AddrA[2] => Mux8.IN0
AddrA[2] => Mux9.IN0
AddrA[2] => Mux10.IN0
AddrA[2] => Mux11.IN0
AddrA[2] => Mux12.IN0
AddrA[2] => Mux13.IN0
AddrA[2] => Mux14.IN0
AddrA[2] => Mux15.IN0
AddrB[0] => Mux16.IN2
AddrB[0] => Mux17.IN2
AddrB[0] => Mux18.IN2
AddrB[0] => Mux19.IN2
AddrB[0] => Mux20.IN2
AddrB[0] => Mux21.IN2
AddrB[0] => Mux22.IN2
AddrB[0] => Mux23.IN2
AddrB[0] => Mux24.IN2
AddrB[0] => Mux25.IN2
AddrB[0] => Mux26.IN2
AddrB[0] => Mux27.IN2
AddrB[0] => Mux28.IN2
AddrB[0] => Mux29.IN2
AddrB[0] => Mux30.IN2
AddrB[0] => Mux31.IN2
AddrB[1] => Mux16.IN1
AddrB[1] => Mux17.IN1
AddrB[1] => Mux18.IN1
AddrB[1] => Mux19.IN1
AddrB[1] => Mux20.IN1
AddrB[1] => Mux21.IN1
AddrB[1] => Mux22.IN1
AddrB[1] => Mux23.IN1
AddrB[1] => Mux24.IN1
AddrB[1] => Mux25.IN1
AddrB[1] => Mux26.IN1
AddrB[1] => Mux27.IN1
AddrB[1] => Mux28.IN1
AddrB[1] => Mux29.IN1
AddrB[1] => Mux30.IN1
AddrB[1] => Mux31.IN1
AddrB[2] => Mux16.IN0
AddrB[2] => Mux17.IN0
AddrB[2] => Mux18.IN0
AddrB[2] => Mux19.IN0
AddrB[2] => Mux20.IN0
AddrB[2] => Mux21.IN0
AddrB[2] => Mux22.IN0
AddrB[2] => Mux23.IN0
AddrB[2] => Mux24.IN0
AddrB[2] => Mux25.IN0
AddrB[2] => Mux26.IN0
AddrB[2] => Mux27.IN0
AddrB[2] => Mux28.IN0
AddrB[2] => Mux29.IN0
AddrB[2] => Mux30.IN0
AddrB[2] => Mux31.IN0
AddrC[0] => Mux32.IN2
AddrC[0] => Mux33.IN2
AddrC[0] => Mux34.IN2
AddrC[0] => Mux35.IN2
AddrC[0] => Mux36.IN2
AddrC[0] => Mux37.IN2
AddrC[0] => Mux38.IN2
AddrC[0] => Mux39.IN2
AddrC[0] => Mux40.IN2
AddrC[0] => Mux41.IN2
AddrC[0] => Mux42.IN2
AddrC[0] => Mux43.IN2
AddrC[0] => Mux44.IN2
AddrC[0] => Mux45.IN2
AddrC[0] => Mux46.IN2
AddrC[0] => Mux47.IN2
AddrC[1] => Mux32.IN1
AddrC[1] => Mux33.IN1
AddrC[1] => Mux34.IN1
AddrC[1] => Mux35.IN1
AddrC[1] => Mux36.IN1
AddrC[1] => Mux37.IN1
AddrC[1] => Mux38.IN1
AddrC[1] => Mux39.IN1
AddrC[1] => Mux40.IN1
AddrC[1] => Mux41.IN1
AddrC[1] => Mux42.IN1
AddrC[1] => Mux43.IN1
AddrC[1] => Mux44.IN1
AddrC[1] => Mux45.IN1
AddrC[1] => Mux46.IN1
AddrC[1] => Mux47.IN1
AddrC[2] => Mux32.IN0
AddrC[2] => Mux33.IN0
AddrC[2] => Mux34.IN0
AddrC[2] => Mux35.IN0
AddrC[2] => Mux36.IN0
AddrC[2] => Mux37.IN0
AddrC[2] => Mux38.IN0
AddrC[2] => Mux39.IN0
AddrC[2] => Mux40.IN0
AddrC[2] => Mux41.IN0
AddrC[2] => Mux42.IN0
AddrC[2] => Mux43.IN0
AddrC[2] => Mux44.IN0
AddrC[2] => Mux45.IN0
AddrC[2] => Mux46.IN0
AddrC[2] => Mux47.IN0
DIH[0] => RegsH.DATAB
DIH[0] => RegsH.DATAB
DIH[0] => RegsH.DATAB
DIH[0] => RegsH.DATAB
DIH[0] => RegsH.DATAB
DIH[0] => RegsH.DATAB
DIH[0] => RegsH.DATAB
DIH[0] => RegsH.DATAB
DIH[1] => RegsH.DATAB
DIH[1] => RegsH.DATAB
DIH[1] => RegsH.DATAB
DIH[1] => RegsH.DATAB
DIH[1] => RegsH.DATAB
DIH[1] => RegsH.DATAB
DIH[1] => RegsH.DATAB
DIH[1] => RegsH.DATAB
DIH[2] => RegsH.DATAB
DIH[2] => RegsH.DATAB
DIH[2] => RegsH.DATAB
DIH[2] => RegsH.DATAB
DIH[2] => RegsH.DATAB
DIH[2] => RegsH.DATAB
DIH[2] => RegsH.DATAB
DIH[2] => RegsH.DATAB
DIH[3] => RegsH.DATAB
DIH[3] => RegsH.DATAB
DIH[3] => RegsH.DATAB
DIH[3] => RegsH.DATAB
DIH[3] => RegsH.DATAB
DIH[3] => RegsH.DATAB
DIH[3] => RegsH.DATAB
DIH[3] => RegsH.DATAB
DIH[4] => RegsH.DATAB
DIH[4] => RegsH.DATAB
DIH[4] => RegsH.DATAB
DIH[4] => RegsH.DATAB
DIH[4] => RegsH.DATAB
DIH[4] => RegsH.DATAB
DIH[4] => RegsH.DATAB
DIH[4] => RegsH.DATAB
DIH[5] => RegsH.DATAB
DIH[5] => RegsH.DATAB
DIH[5] => RegsH.DATAB
DIH[5] => RegsH.DATAB
DIH[5] => RegsH.DATAB
DIH[5] => RegsH.DATAB
DIH[5] => RegsH.DATAB
DIH[5] => RegsH.DATAB
DIH[6] => RegsH.DATAB
DIH[6] => RegsH.DATAB
DIH[6] => RegsH.DATAB
DIH[6] => RegsH.DATAB
DIH[6] => RegsH.DATAB
DIH[6] => RegsH.DATAB
DIH[6] => RegsH.DATAB
DIH[6] => RegsH.DATAB
DIH[7] => RegsH.DATAB
DIH[7] => RegsH.DATAB
DIH[7] => RegsH.DATAB
DIH[7] => RegsH.DATAB
DIH[7] => RegsH.DATAB
DIH[7] => RegsH.DATAB
DIH[7] => RegsH.DATAB
DIH[7] => RegsH.DATAB
DIL[0] => RegsL.DATAB
DIL[0] => RegsL.DATAB
DIL[0] => RegsL.DATAB
DIL[0] => RegsL.DATAB
DIL[0] => RegsL.DATAB
DIL[0] => RegsL.DATAB
DIL[0] => RegsL.DATAB
DIL[0] => RegsL.DATAB
DIL[1] => RegsL.DATAB
DIL[1] => RegsL.DATAB
DIL[1] => RegsL.DATAB
DIL[1] => RegsL.DATAB
DIL[1] => RegsL.DATAB
DIL[1] => RegsL.DATAB
DIL[1] => RegsL.DATAB
DIL[1] => RegsL.DATAB
DIL[2] => RegsL.DATAB
DIL[2] => RegsL.DATAB
DIL[2] => RegsL.DATAB
DIL[2] => RegsL.DATAB
DIL[2] => RegsL.DATAB
DIL[2] => RegsL.DATAB
DIL[2] => RegsL.DATAB
DIL[2] => RegsL.DATAB
DIL[3] => RegsL.DATAB
DIL[3] => RegsL.DATAB
DIL[3] => RegsL.DATAB
DIL[3] => RegsL.DATAB
DIL[3] => RegsL.DATAB
DIL[3] => RegsL.DATAB
DIL[3] => RegsL.DATAB
DIL[3] => RegsL.DATAB
DIL[4] => RegsL.DATAB
DIL[4] => RegsL.DATAB
DIL[4] => RegsL.DATAB
DIL[4] => RegsL.DATAB
DIL[4] => RegsL.DATAB
DIL[4] => RegsL.DATAB
DIL[4] => RegsL.DATAB
DIL[4] => RegsL.DATAB
DIL[5] => RegsL.DATAB
DIL[5] => RegsL.DATAB
DIL[5] => RegsL.DATAB
DIL[5] => RegsL.DATAB
DIL[5] => RegsL.DATAB
DIL[5] => RegsL.DATAB
DIL[5] => RegsL.DATAB
DIL[5] => RegsL.DATAB
DIL[6] => RegsL.DATAB
DIL[6] => RegsL.DATAB
DIL[6] => RegsL.DATAB
DIL[6] => RegsL.DATAB
DIL[6] => RegsL.DATAB
DIL[6] => RegsL.DATAB
DIL[6] => RegsL.DATAB
DIL[6] => RegsL.DATAB
DIL[7] => RegsL.DATAB
DIL[7] => RegsL.DATAB
DIL[7] => RegsL.DATAB
DIL[7] => RegsL.DATAB
DIL[7] => RegsL.DATAB
DIL[7] => RegsL.DATAB
DIL[7] => RegsL.DATAB
DIL[7] => RegsL.DATAB
DOAH[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
DOAH[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
DOAH[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
DOAH[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
DOAH[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
DOAH[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
DOAH[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
DOAH[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
DOAL[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
DOAL[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
DOAL[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
DOAL[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
DOAL[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
DOAL[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
DOAL[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
DOAL[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
DOBH[0] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
DOBH[1] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
DOBH[2] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
DOBH[3] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
DOBH[4] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
DOBH[5] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
DOBH[6] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
DOBH[7] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
DOBL[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
DOBL[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
DOBL[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
DOBL[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
DOBL[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
DOBL[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
DOBL[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
DOBL[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
DOCH[0] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
DOCH[1] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
DOCH[2] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
DOCH[3] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
DOCH[4] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
DOCH[5] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
DOCH[6] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
DOCH[7] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
DOCL[0] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
DOCL[1] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
DOCL[2] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
DOCL[3] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
DOCL[4] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
DOCL[5] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
DOCL[6] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
DOCL[7] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
DOR[0] <= RegsL[0][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[1] <= RegsL[0][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[2] <= RegsL[0][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[3] <= RegsL[0][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[4] <= RegsL[0][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[5] <= RegsL[0][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[6] <= RegsL[0][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[7] <= RegsL[0][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[8] <= RegsH[0][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[9] <= RegsH[0][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[10] <= RegsH[0][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[11] <= RegsH[0][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[12] <= RegsH[0][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[13] <= RegsH[0][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[14] <= RegsH[0][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[15] <= RegsH[0][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[16] <= RegsL[1][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[17] <= RegsL[1][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[18] <= RegsL[1][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[19] <= RegsL[1][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[20] <= RegsL[1][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[21] <= RegsL[1][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[22] <= RegsL[1][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[23] <= RegsL[1][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[24] <= RegsH[1][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[25] <= RegsH[1][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[26] <= RegsH[1][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[27] <= RegsH[1][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[28] <= RegsH[1][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[29] <= RegsH[1][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[30] <= RegsH[1][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[31] <= RegsH[1][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[32] <= RegsL[2][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[33] <= RegsL[2][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[34] <= RegsL[2][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[35] <= RegsL[2][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[36] <= RegsL[2][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[37] <= RegsL[2][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[38] <= RegsL[2][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[39] <= RegsL[2][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[40] <= RegsH[2][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[41] <= RegsH[2][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[42] <= RegsH[2][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[43] <= RegsH[2][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[44] <= RegsH[2][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[45] <= RegsH[2][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[46] <= RegsH[2][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[47] <= RegsH[2][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[48] <= RegsL[3][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[49] <= RegsL[3][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[50] <= RegsL[3][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[51] <= RegsL[3][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[52] <= RegsL[3][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[53] <= RegsL[3][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[54] <= RegsL[3][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[55] <= RegsL[3][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[56] <= RegsH[3][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[57] <= RegsH[3][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[58] <= RegsH[3][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[59] <= RegsH[3][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[60] <= RegsH[3][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[61] <= RegsH[3][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[62] <= RegsH[3][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[63] <= RegsH[3][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[64] <= RegsL[4][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[65] <= RegsL[4][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[66] <= RegsL[4][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[67] <= RegsL[4][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[68] <= RegsL[4][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[69] <= RegsL[4][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[70] <= RegsL[4][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[71] <= RegsL[4][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[72] <= RegsH[4][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[73] <= RegsH[4][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[74] <= RegsH[4][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[75] <= RegsH[4][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[76] <= RegsH[4][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[77] <= RegsH[4][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[78] <= RegsH[4][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[79] <= RegsH[4][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[80] <= RegsL[5][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[81] <= RegsL[5][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[82] <= RegsL[5][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[83] <= RegsL[5][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[84] <= RegsL[5][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[85] <= RegsL[5][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[86] <= RegsL[5][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[87] <= RegsL[5][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[88] <= RegsH[5][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[89] <= RegsH[5][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[90] <= RegsH[5][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[91] <= RegsH[5][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[92] <= RegsH[5][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[93] <= RegsH[5][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[94] <= RegsH[5][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[95] <= RegsH[5][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[96] <= RegsL[6][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[97] <= RegsL[6][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[98] <= RegsL[6][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[99] <= RegsL[6][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[100] <= RegsL[6][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[101] <= RegsL[6][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[102] <= RegsL[6][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[103] <= RegsL[6][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[104] <= RegsH[6][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[105] <= RegsH[6][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[106] <= RegsH[6][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[107] <= RegsH[6][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[108] <= RegsH[6][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[109] <= RegsH[6][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[110] <= RegsH[6][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[111] <= RegsH[6][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[112] <= RegsL[7][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[113] <= RegsL[7][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[114] <= RegsL[7][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[115] <= RegsL[7][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[116] <= RegsL[7][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[117] <= RegsL[7][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[118] <= RegsL[7][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[119] <= RegsL[7][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[120] <= RegsH[7][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[121] <= RegsH[7][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[122] <= RegsH[7][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[123] <= RegsH[7][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[124] <= RegsH[7][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[125] <= RegsH[7][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[126] <= RegsH[7][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[127] <= RegsH[7][7].DB_MAX_OUTPUT_PORT_TYPE
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIR[0] => RegsL.DATAB
DIR[1] => RegsL.DATAB
DIR[2] => RegsL.DATAB
DIR[3] => RegsL.DATAB
DIR[4] => RegsL.DATAB
DIR[5] => RegsL.DATAB
DIR[6] => RegsL.DATAB
DIR[7] => RegsL.DATAB
DIR[8] => RegsH.DATAB
DIR[9] => RegsH.DATAB
DIR[10] => RegsH.DATAB
DIR[11] => RegsH.DATAB
DIR[12] => RegsH.DATAB
DIR[13] => RegsH.DATAB
DIR[14] => RegsH.DATAB
DIR[15] => RegsH.DATAB
DIR[16] => RegsL.DATAB
DIR[17] => RegsL.DATAB
DIR[18] => RegsL.DATAB
DIR[19] => RegsL.DATAB
DIR[20] => RegsL.DATAB
DIR[21] => RegsL.DATAB
DIR[22] => RegsL.DATAB
DIR[23] => RegsL.DATAB
DIR[24] => RegsH.DATAB
DIR[25] => RegsH.DATAB
DIR[26] => RegsH.DATAB
DIR[27] => RegsH.DATAB
DIR[28] => RegsH.DATAB
DIR[29] => RegsH.DATAB
DIR[30] => RegsH.DATAB
DIR[31] => RegsH.DATAB
DIR[32] => RegsL.DATAB
DIR[33] => RegsL.DATAB
DIR[34] => RegsL.DATAB
DIR[35] => RegsL.DATAB
DIR[36] => RegsL.DATAB
DIR[37] => RegsL.DATAB
DIR[38] => RegsL.DATAB
DIR[39] => RegsL.DATAB
DIR[40] => RegsH.DATAB
DIR[41] => RegsH.DATAB
DIR[42] => RegsH.DATAB
DIR[43] => RegsH.DATAB
DIR[44] => RegsH.DATAB
DIR[45] => RegsH.DATAB
DIR[46] => RegsH.DATAB
DIR[47] => RegsH.DATAB
DIR[48] => RegsL.DATAB
DIR[49] => RegsL.DATAB
DIR[50] => RegsL.DATAB
DIR[51] => RegsL.DATAB
DIR[52] => RegsL.DATAB
DIR[53] => RegsL.DATAB
DIR[54] => RegsL.DATAB
DIR[55] => RegsL.DATAB
DIR[56] => RegsH.DATAB
DIR[57] => RegsH.DATAB
DIR[58] => RegsH.DATAB
DIR[59] => RegsH.DATAB
DIR[60] => RegsH.DATAB
DIR[61] => RegsH.DATAB
DIR[62] => RegsH.DATAB
DIR[63] => RegsH.DATAB
DIR[64] => RegsL.DATAB
DIR[65] => RegsL.DATAB
DIR[66] => RegsL.DATAB
DIR[67] => RegsL.DATAB
DIR[68] => RegsL.DATAB
DIR[69] => RegsL.DATAB
DIR[70] => RegsL.DATAB
DIR[71] => RegsL.DATAB
DIR[72] => RegsH.DATAB
DIR[73] => RegsH.DATAB
DIR[74] => RegsH.DATAB
DIR[75] => RegsH.DATAB
DIR[76] => RegsH.DATAB
DIR[77] => RegsH.DATAB
DIR[78] => RegsH.DATAB
DIR[79] => RegsH.DATAB
DIR[80] => RegsL.DATAB
DIR[81] => RegsL.DATAB
DIR[82] => RegsL.DATAB
DIR[83] => RegsL.DATAB
DIR[84] => RegsL.DATAB
DIR[85] => RegsL.DATAB
DIR[86] => RegsL.DATAB
DIR[87] => RegsL.DATAB
DIR[88] => RegsH.DATAB
DIR[89] => RegsH.DATAB
DIR[90] => RegsH.DATAB
DIR[91] => RegsH.DATAB
DIR[92] => RegsH.DATAB
DIR[93] => RegsH.DATAB
DIR[94] => RegsH.DATAB
DIR[95] => RegsH.DATAB
DIR[96] => RegsL.DATAB
DIR[97] => RegsL.DATAB
DIR[98] => RegsL.DATAB
DIR[99] => RegsL.DATAB
DIR[100] => RegsL.DATAB
DIR[101] => RegsL.DATAB
DIR[102] => RegsL.DATAB
DIR[103] => RegsL.DATAB
DIR[104] => RegsH.DATAB
DIR[105] => RegsH.DATAB
DIR[106] => RegsH.DATAB
DIR[107] => RegsH.DATAB
DIR[108] => RegsH.DATAB
DIR[109] => RegsH.DATAB
DIR[110] => RegsH.DATAB
DIR[111] => RegsH.DATAB
DIR[112] => RegsL.DATAB
DIR[113] => RegsL.DATAB
DIR[114] => RegsL.DATAB
DIR[115] => RegsL.DATAB
DIR[116] => RegsL.DATAB
DIR[117] => RegsL.DATAB
DIR[118] => RegsL.DATAB
DIR[119] => RegsL.DATAB
DIR[120] => RegsH.DATAB
DIR[121] => RegsH.DATAB
DIR[122] => RegsH.DATAB
DIR[123] => RegsH.DATAB
DIR[124] => RegsH.DATAB
DIR[125] => RegsH.DATAB
DIR[126] => RegsH.DATAB
DIR[127] => RegsH.DATAB


|Z80_FPGA|21mux:inst287
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Z80_FPGA|74373:inst59
Q8 <= 74.DB_MAX_OUTPUT_PORT_TYPE
D8 => 19.DATAIN
G => 19.LATCH_ENABLE
G => 18.LATCH_ENABLE
G => 17.LATCH_ENABLE
G => 16.LATCH_ENABLE
G => 15.LATCH_ENABLE
G => 14.LATCH_ENABLE
G => 13.LATCH_ENABLE
G => 12.LATCH_ENABLE
OEN => 1.IN0
Q7 <= 73.DB_MAX_OUTPUT_PORT_TYPE
D7 => 18.DATAIN
Q6 <= 72.DB_MAX_OUTPUT_PORT_TYPE
D6 => 17.DATAIN
Q5 <= 71.DB_MAX_OUTPUT_PORT_TYPE
D5 => 16.DATAIN
Q4 <= 70.DB_MAX_OUTPUT_PORT_TYPE
D4 => 15.DATAIN
Q3 <= 69.DB_MAX_OUTPUT_PORT_TYPE
D3 => 14.DATAIN
Q2 <= 68.DB_MAX_OUTPUT_PORT_TYPE
D2 => 13.DATAIN
Q1 <= 67.DB_MAX_OUTPUT_PORT_TYPE
D1 => 12.DATAIN


|Z80_FPGA|74244:inst71
2Y4 <= 26.DB_MAX_OUTPUT_PORT_TYPE
2A4 => 26.DATAIN
2GN => 33.IN0
2Y3 <= 27.DB_MAX_OUTPUT_PORT_TYPE
2A3 => 27.DATAIN
2Y2 <= 31.DB_MAX_OUTPUT_PORT_TYPE
2A2 => 31.DATAIN
2Y1 <= 36.DB_MAX_OUTPUT_PORT_TYPE
2A1 => 36.DATAIN
1Y1 <= 1.DB_MAX_OUTPUT_PORT_TYPE
1A1 => 1.DATAIN
1GN => 4.IN0
1Y2 <= 6.DB_MAX_OUTPUT_PORT_TYPE
1A2 => 6.DATAIN
1Y3 <= 10.DB_MAX_OUTPUT_PORT_TYPE
1A3 => 10.DATAIN
1Y4 <= 11.DB_MAX_OUTPUT_PORT_TYPE
1A4 => 11.DATAIN


|Z80_FPGA|PLL01_50:inst4
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
c2 <= altpll:altpll_component.clk
c3 <= altpll:altpll_component.clk


|Z80_FPGA|PLL01_50:inst4|altpll:altpll_component
inclk[0] => PLL01_50_altpll:auto_generated.inclk[0]
inclk[1] => PLL01_50_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|Z80_FPGA|PLL01_50:inst4|altpll:altpll_component|PLL01_50_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|Z80_FPGA|74138:inst217
Y7N <= 22.DB_MAX_OUTPUT_PORT_TYPE
G1 => 8.IN0
G2BN => 1.IN1
G2AN => 1.IN2
B => 10.IN0
A => 9.IN0
C => 11.IN0
Y6N <= 21.DB_MAX_OUTPUT_PORT_TYPE
Y5N <= 20.DB_MAX_OUTPUT_PORT_TYPE
Y4N <= 19.DB_MAX_OUTPUT_PORT_TYPE
Y3N <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y2N <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y1N <= 16.DB_MAX_OUTPUT_PORT_TYPE
Y0N <= 15.DB_MAX_OUTPUT_PORT_TYPE


|Z80_FPGA|74684:inst176
EQUALN <= 41.DB_MAX_OUTPUT_PORT_TYPE
P6 => 6.IN0
Q6 => 5.IN0
P5 => 11.IN0
Q5 => 12.IN0
P4 => 23.IN0
Q4 => 21.IN0
P7 => 3.IN0
Q7 => 4.IN0
P3 => 20.IN0
Q3 => 18.IN0
P2 => 15.IN0
Q2 => 14.IN0
P1 => 31.IN0
Q1 => 29.IN0
P0 => 28.IN0
Q0 => 26.IN0
P_GR_QN <= 60.DB_MAX_OUTPUT_PORT_TYPE


|Z80_FPGA|74165:inst103
QHN <= 110.DB_MAX_OUTPUT_PORT_TYPE
H => 96.IN0
STLD => 106.IN0
CLK => 98.CLK
CLK => 93.CLK
CLK => 84.CLK
CLK => 79.CLK
CLK => 70.CLK
CLK => 65.CLK
CLK => 37.CLK
CLK => 38.CLK
G => 95.IN0
F => 82.IN0
E => 81.IN0
D => 68.IN0
C => 67.IN0
B => 111.IN0
A => 29.IN0
SER => 55.IN0
CLKIH => 107.IN0
CLKIH => 57.IN0
CLKIH => 58.IN0
CLKIH => 63.IN0
CLKIH => 72.IN0
CLKIH => 77.IN0
CLKIH => 86.IN0
CLKIH => 91.IN0
CLKIH => 100.IN0
QH <= 98.DB_MAX_OUTPUT_PORT_TYPE


|Z80_FPGA|74165:inst121
QHN <= 110.DB_MAX_OUTPUT_PORT_TYPE
H => 96.IN0
STLD => 106.IN0
CLK => 98.CLK
CLK => 93.CLK
CLK => 84.CLK
CLK => 79.CLK
CLK => 70.CLK
CLK => 65.CLK
CLK => 37.CLK
CLK => 38.CLK
G => 95.IN0
F => 82.IN0
E => 81.IN0
D => 68.IN0
C => 67.IN0
B => 111.IN0
A => 29.IN0
SER => 55.IN0
CLKIH => 107.IN0
CLKIH => 57.IN0
CLKIH => 58.IN0
CLKIH => 63.IN0
CLKIH => 72.IN0
CLKIH => 77.IN0
CLKIH => 86.IN0
CLKIH => 91.IN0
CLKIH => 100.IN0
QH <= 98.DB_MAX_OUTPUT_PORT_TYPE


|Z80_FPGA|74684:inst149
EQUALN <= 41.DB_MAX_OUTPUT_PORT_TYPE
P6 => 6.IN0
Q6 => 5.IN0
P5 => 11.IN0
Q5 => 12.IN0
P4 => 23.IN0
Q4 => 21.IN0
P7 => 3.IN0
Q7 => 4.IN0
P3 => 20.IN0
Q3 => 18.IN0
P2 => 15.IN0
Q2 => 14.IN0
P1 => 31.IN0
Q1 => 29.IN0
P0 => 28.IN0
Q0 => 26.IN0
P_GR_QN <= 60.DB_MAX_OUTPUT_PORT_TYPE


|Z80_FPGA|74157:inst168
Y4 <= 25.DB_MAX_OUTPUT_PORT_TYPE
A4 => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B4 => 21.IN0
Y3 <= 24.DB_MAX_OUTPUT_PORT_TYPE
A3 => 18.IN0
B3 => 19.IN0
Y2 <= 23.DB_MAX_OUTPUT_PORT_TYPE
A2 => 16.IN0
B2 => 17.IN0
Y1 <= 22.DB_MAX_OUTPUT_PORT_TYPE
A1 => 14.IN0
B1 => 15.IN0


|Z80_FPGA|74373:inst116
Q8 <= 74.DB_MAX_OUTPUT_PORT_TYPE
D8 => 19.DATAIN
G => 19.LATCH_ENABLE
G => 18.LATCH_ENABLE
G => 17.LATCH_ENABLE
G => 16.LATCH_ENABLE
G => 15.LATCH_ENABLE
G => 14.LATCH_ENABLE
G => 13.LATCH_ENABLE
G => 12.LATCH_ENABLE
OEN => 1.IN0
Q7 <= 73.DB_MAX_OUTPUT_PORT_TYPE
D7 => 18.DATAIN
Q6 <= 72.DB_MAX_OUTPUT_PORT_TYPE
D6 => 17.DATAIN
Q5 <= 71.DB_MAX_OUTPUT_PORT_TYPE
D5 => 16.DATAIN
Q4 <= 70.DB_MAX_OUTPUT_PORT_TYPE
D4 => 15.DATAIN
Q3 <= 69.DB_MAX_OUTPUT_PORT_TYPE
D3 => 14.DATAIN
Q2 <= 68.DB_MAX_OUTPUT_PORT_TYPE
D2 => 13.DATAIN
Q1 <= 67.DB_MAX_OUTPUT_PORT_TYPE
D1 => 12.DATAIN


|Z80_FPGA|74148:inst375
EON <= 83.DB_MAX_OUTPUT_PORT_TYPE
1N => 83.IN0
1N => 103.IN0
2N => 83.IN1
2N => 55.IN0
3N => 83.IN2
3N => 57.IN0
0N => 83.IN3
4N => 83.IN4
4N => 62.IN0
5N => 83.IN5
5N => 106.IN0
6N => 83.IN6
6N => 104.IN0
7N => 107.IN0
7N => 105.IN0
EIN => 65.IN0
GSN <= 84.DB_MAX_OUTPUT_PORT_TYPE
A0N <= 8.DB_MAX_OUTPUT_PORT_TYPE
A1N <= 109.DB_MAX_OUTPUT_PORT_TYPE
A2N <= 9.DB_MAX_OUTPUT_PORT_TYPE


|Z80_FPGA|74373:inst376
Q8 <= 74.DB_MAX_OUTPUT_PORT_TYPE
D8 => 19.DATAIN
G => 19.LATCH_ENABLE
G => 18.LATCH_ENABLE
G => 17.LATCH_ENABLE
G => 16.LATCH_ENABLE
G => 15.LATCH_ENABLE
G => 14.LATCH_ENABLE
G => 13.LATCH_ENABLE
G => 12.LATCH_ENABLE
OEN => 1.IN0
Q7 <= 73.DB_MAX_OUTPUT_PORT_TYPE
D7 => 18.DATAIN
Q6 <= 72.DB_MAX_OUTPUT_PORT_TYPE
D6 => 17.DATAIN
Q5 <= 71.DB_MAX_OUTPUT_PORT_TYPE
D5 => 16.DATAIN
Q4 <= 70.DB_MAX_OUTPUT_PORT_TYPE
D4 => 15.DATAIN
Q3 <= 69.DB_MAX_OUTPUT_PORT_TYPE
D3 => 14.DATAIN
Q2 <= 68.DB_MAX_OUTPUT_PORT_TYPE
D2 => 13.DATAIN
Q1 <= 67.DB_MAX_OUTPUT_PORT_TYPE
D1 => 12.DATAIN


|Z80_FPGA|FPGA_ROM_16K:inst44
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|Z80_FPGA|FPGA_ROM_16K:inst44|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_3jc1:auto_generated.address_a[0]
address_a[1] => altsyncram_3jc1:auto_generated.address_a[1]
address_a[2] => altsyncram_3jc1:auto_generated.address_a[2]
address_a[3] => altsyncram_3jc1:auto_generated.address_a[3]
address_a[4] => altsyncram_3jc1:auto_generated.address_a[4]
address_a[5] => altsyncram_3jc1:auto_generated.address_a[5]
address_a[6] => altsyncram_3jc1:auto_generated.address_a[6]
address_a[7] => altsyncram_3jc1:auto_generated.address_a[7]
address_a[8] => altsyncram_3jc1:auto_generated.address_a[8]
address_a[9] => altsyncram_3jc1:auto_generated.address_a[9]
address_a[10] => altsyncram_3jc1:auto_generated.address_a[10]
address_a[11] => altsyncram_3jc1:auto_generated.address_a[11]
address_a[12] => altsyncram_3jc1:auto_generated.address_a[12]
address_a[13] => altsyncram_3jc1:auto_generated.address_a[13]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_3jc1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_3jc1:auto_generated.q_a[0]
q_a[1] <= altsyncram_3jc1:auto_generated.q_a[1]
q_a[2] <= altsyncram_3jc1:auto_generated.q_a[2]
q_a[3] <= altsyncram_3jc1:auto_generated.q_a[3]
q_a[4] <= altsyncram_3jc1:auto_generated.q_a[4]
q_a[5] <= altsyncram_3jc1:auto_generated.q_a[5]
q_a[6] <= altsyncram_3jc1:auto_generated.q_a[6]
q_a[7] <= altsyncram_3jc1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Z80_FPGA|FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_c8a:rden_decode.data[0]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => address_reg_a[0].CLK
q_a[0] <= mux_3nb:mux2.result[0]
q_a[1] <= mux_3nb:mux2.result[1]
q_a[2] <= mux_3nb:mux2.result[2]
q_a[3] <= mux_3nb:mux2.result[3]
q_a[4] <= mux_3nb:mux2.result[4]
q_a[5] <= mux_3nb:mux2.result[5]
q_a[6] <= mux_3nb:mux2.result[6]
q_a[7] <= mux_3nb:mux2.result[7]


|Z80_FPGA|FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|decode_c8a:rden_decode
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|Z80_FPGA|FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_3jc1:auto_generated|mux_3nb:mux2
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[0].IN1
data[9] => result_node[1].IN1
data[10] => result_node[2].IN1
data[11] => result_node[3].IN1
data[12] => result_node[4].IN1
data[13] => result_node[5].IN1
data[14] => result_node[6].IN1
data[15] => result_node[7].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Z80_FPGA|74157:inst53
Y4 <= 25.DB_MAX_OUTPUT_PORT_TYPE
A4 => 20.IN0
GN => 12.IN0
GN => 13.IN0
SEL => 12.IN1
SEL => 1.IN0
B4 => 21.IN0
Y3 <= 24.DB_MAX_OUTPUT_PORT_TYPE
A3 => 18.IN0
B3 => 19.IN0
Y2 <= 23.DB_MAX_OUTPUT_PORT_TYPE
A2 => 16.IN0
B2 => 17.IN0
Y1 <= 22.DB_MAX_OUTPUT_PORT_TYPE
A1 => 14.IN0
B1 => 15.IN0


|Z80_FPGA|uart:inst8
clk => tx_bits_remaining[0].CLK
clk => tx_bits_remaining[1].CLK
clk => tx_bits_remaining[2].CLK
clk => tx_bits_remaining[3].CLK
clk => tx_out.CLK
clk => tx_data[0].CLK
clk => tx_data[1].CLK
clk => tx_data[2].CLK
clk => tx_data[3].CLK
clk => tx_data[4].CLK
clk => tx_data[5].CLK
clk => tx_data[6].CLK
clk => tx_data[7].CLK
clk => rx_data[0].CLK
clk => rx_data[1].CLK
clk => rx_data[2].CLK
clk => rx_data[3].CLK
clk => rx_data[4].CLK
clk => rx_data[5].CLK
clk => rx_data[6].CLK
clk => rx_data[7].CLK
clk => rx_bits_remaining[0].CLK
clk => rx_bits_remaining[1].CLK
clk => rx_bits_remaining[2].CLK
clk => rx_bits_remaining[3].CLK
clk => tx_countdown[0].CLK
clk => tx_countdown[1].CLK
clk => tx_countdown[2].CLK
clk => tx_countdown[3].CLK
clk => tx_countdown[4].CLK
clk => tx_countdown[5].CLK
clk => tx_clk_divider[0].CLK
clk => tx_clk_divider[1].CLK
clk => tx_clk_divider[2].CLK
clk => tx_clk_divider[3].CLK
clk => tx_clk_divider[4].CLK
clk => tx_clk_divider[5].CLK
clk => tx_clk_divider[6].CLK
clk => tx_clk_divider[7].CLK
clk => tx_clk_divider[8].CLK
clk => tx_clk_divider[9].CLK
clk => tx_clk_divider[10].CLK
clk => rx_countdown[0].CLK
clk => rx_countdown[1].CLK
clk => rx_countdown[2].CLK
clk => rx_countdown[3].CLK
clk => rx_countdown[4].CLK
clk => rx_countdown[5].CLK
clk => rx_clk_divider[0].CLK
clk => rx_clk_divider[1].CLK
clk => rx_clk_divider[2].CLK
clk => rx_clk_divider[3].CLK
clk => rx_clk_divider[4].CLK
clk => rx_clk_divider[5].CLK
clk => rx_clk_divider[6].CLK
clk => rx_clk_divider[7].CLK
clk => rx_clk_divider[8].CLK
clk => rx_clk_divider[9].CLK
clk => rx_clk_divider[10].CLK
clk => my_recv_state.CLK
clk => tx_state~3.DATAIN
clk => recv_state~5.DATAIN
rst => recv_state.OUTPUTSELECT
rst => recv_state.OUTPUTSELECT
rst => recv_state.OUTPUTSELECT
rst => recv_state.OUTPUTSELECT
rst => recv_state.OUTPUTSELECT
rst => recv_state.OUTPUTSELECT
rst => recv_state.OUTPUTSELECT
rst => tx_state.OUTPUTSELECT
rst => tx_state.OUTPUTSELECT
rst => tx_state.OUTPUTSELECT
rst => my_recv_state.OUTPUTSELECT
rx => rx_data.DATAB
rx => recv_state.DATAB
rx => recv_state.DATAB
rx => rx_clk_divider.OUTPUTSELECT
rx => rx_clk_divider.OUTPUTSELECT
rx => rx_clk_divider.OUTPUTSELECT
rx => rx_clk_divider.OUTPUTSELECT
rx => rx_clk_divider.OUTPUTSELECT
rx => rx_clk_divider.OUTPUTSELECT
rx => rx_clk_divider.OUTPUTSELECT
rx => rx_clk_divider.OUTPUTSELECT
rx => rx_clk_divider.OUTPUTSELECT
rx => rx_clk_divider.OUTPUTSELECT
rx => rx_clk_divider.OUTPUTSELECT
rx => rx_countdown.OUTPUTSELECT
rx => rx_countdown.OUTPUTSELECT
rx => rx_countdown.OUTPUTSELECT
rx => rx_countdown.OUTPUTSELECT
rx => rx_countdown.OUTPUTSELECT
rx => rx_countdown.OUTPUTSELECT
rx => recv_state.OUTPUTSELECT
rx => recv_state.OUTPUTSELECT
rx => recv_state.OUTPUTSELECT
rx => recv_state.OUTPUTSELECT
rx => recv_state.OUTPUTSELECT
rx => recv_state.OUTPUTSELECT
rx => recv_state.OUTPUTSELECT
rx => rx_countdown.OUTPUTSELECT
rx => rx_countdown.OUTPUTSELECT
rx => rx_bits_remaining.OUTPUTSELECT
rx => rx_bits_remaining.OUTPUTSELECT
rx => rx_bits_remaining.OUTPUTSELECT
rx => rx_bits_remaining.OUTPUTSELECT
rx => recv_state.DATAB
rx => recv_state.DATAB
tx <= tx_out.DB_MAX_OUTPUT_PORT_TYPE
transmit => tx_data.OUTPUTSELECT
transmit => tx_data.OUTPUTSELECT
transmit => tx_data.OUTPUTSELECT
transmit => tx_data.OUTPUTSELECT
transmit => tx_data.OUTPUTSELECT
transmit => tx_data.OUTPUTSELECT
transmit => tx_data.OUTPUTSELECT
transmit => tx_data.OUTPUTSELECT
transmit => tx_clk_divider.OUTPUTSELECT
transmit => tx_clk_divider.OUTPUTSELECT
transmit => tx_clk_divider.OUTPUTSELECT
transmit => tx_clk_divider.OUTPUTSELECT
transmit => tx_clk_divider.OUTPUTSELECT
transmit => tx_clk_divider.OUTPUTSELECT
transmit => tx_clk_divider.OUTPUTSELECT
transmit => tx_clk_divider.OUTPUTSELECT
transmit => tx_clk_divider.OUTPUTSELECT
transmit => tx_clk_divider.OUTPUTSELECT
transmit => tx_clk_divider.OUTPUTSELECT
transmit => tx_countdown.OUTPUTSELECT
transmit => tx_countdown.OUTPUTSELECT
transmit => tx_countdown.OUTPUTSELECT
transmit => tx_countdown.OUTPUTSELECT
transmit => tx_countdown.OUTPUTSELECT
transmit => tx_countdown.OUTPUTSELECT
transmit => tx_out.OUTPUTSELECT
transmit => tx_bits_remaining.OUTPUTSELECT
transmit => tx_bits_remaining.OUTPUTSELECT
transmit => tx_bits_remaining.OUTPUTSELECT
transmit => tx_bits_remaining.OUTPUTSELECT
transmit => tx_state.OUTPUTSELECT
transmit => tx_state.OUTPUTSELECT
transmit => tx_state.OUTPUTSELECT
tx_byte[0] => tx_data.DATAB
tx_byte[1] => tx_data.DATAB
tx_byte[2] => tx_data.DATAB
tx_byte[3] => tx_data.DATAB
tx_byte[4] => tx_data.DATAB
tx_byte[5] => tx_data.DATAB
tx_byte[6] => tx_data.DATAB
tx_byte[7] => tx_data.DATAB
received <= received.DB_MAX_OUTPUT_PORT_TYPE
rx_byte[0] <= rx_data[0].DB_MAX_OUTPUT_PORT_TYPE
rx_byte[1] <= rx_data[1].DB_MAX_OUTPUT_PORT_TYPE
rx_byte[2] <= rx_data[2].DB_MAX_OUTPUT_PORT_TYPE
rx_byte[3] <= rx_data[3].DB_MAX_OUTPUT_PORT_TYPE
rx_byte[4] <= rx_data[4].DB_MAX_OUTPUT_PORT_TYPE
rx_byte[5] <= rx_data[5].DB_MAX_OUTPUT_PORT_TYPE
rx_byte[6] <= rx_data[6].DB_MAX_OUTPUT_PORT_TYPE
rx_byte[7] <= rx_data[7].DB_MAX_OUTPUT_PORT_TYPE
is_receiving <= is_receiving.DB_MAX_OUTPUT_PORT_TYPE
is_transmitting <= is_transmitting.DB_MAX_OUTPUT_PORT_TYPE
recv_error <= recv_error.DB_MAX_OUTPUT_PORT_TYPE
data_ready <= my_recv_state.DB_MAX_OUTPUT_PORT_TYPE
data_read => my_recv_state.OUTPUTSELECT


|Z80_FPGA|74164:inst37
QA <= 3.DB_MAX_OUTPUT_PORT_TYPE
CLRN => 3.ACLR
CLRN => 4.ACLR
CLRN => 5.ACLR
CLRN => 6.ACLR
CLRN => 7.ACLR
CLRN => 8.ACLR
CLRN => 9.ACLR
CLRN => 10.ACLR
CLK => 3.CLK
CLK => 4.CLK
CLK => 5.CLK
CLK => 6.CLK
CLK => 7.CLK
CLK => 8.CLK
CLK => 9.CLK
CLK => 10.CLK
A => 2.IN0
B => 2.IN1
QB <= 4.DB_MAX_OUTPUT_PORT_TYPE
QC <= 5.DB_MAX_OUTPUT_PORT_TYPE
QD <= 6.DB_MAX_OUTPUT_PORT_TYPE
QE <= 7.DB_MAX_OUTPUT_PORT_TYPE
QF <= 8.DB_MAX_OUTPUT_PORT_TYPE
QG <= 9.DB_MAX_OUTPUT_PORT_TYPE
QH <= 10.DB_MAX_OUTPUT_PORT_TYPE


|Z80_FPGA|74138:inst16
Y7N <= 22.DB_MAX_OUTPUT_PORT_TYPE
G1 => 8.IN0
G2BN => 1.IN1
G2AN => 1.IN2
B => 10.IN0
A => 9.IN0
C => 11.IN0
Y6N <= 21.DB_MAX_OUTPUT_PORT_TYPE
Y5N <= 20.DB_MAX_OUTPUT_PORT_TYPE
Y4N <= 19.DB_MAX_OUTPUT_PORT_TYPE
Y3N <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y2N <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y1N <= 16.DB_MAX_OUTPUT_PORT_TYPE
Y0N <= 15.DB_MAX_OUTPUT_PORT_TYPE


|Z80_FPGA|74684:inst138
EQUALN <= 41.DB_MAX_OUTPUT_PORT_TYPE
P6 => 6.IN0
Q6 => 5.IN0
P5 => 11.IN0
Q5 => 12.IN0
P4 => 23.IN0
Q4 => 21.IN0
P7 => 3.IN0
Q7 => 4.IN0
P3 => 20.IN0
Q3 => 18.IN0
P2 => 15.IN0
Q2 => 14.IN0
P1 => 31.IN0
Q1 => 29.IN0
P0 => 28.IN0
Q0 => 26.IN0
P_GR_QN <= 60.DB_MAX_OUTPUT_PORT_TYPE


|Z80_FPGA|74373b:inst260
Q8 <= 74.DB_MAX_OUTPUT_PORT_TYPE
D8 => 19.DATAIN
G => 19.LATCH_ENABLE
G => 18.LATCH_ENABLE
G => 17.LATCH_ENABLE
G => 16.LATCH_ENABLE
G => 15.LATCH_ENABLE
G => 14.LATCH_ENABLE
G => 13.LATCH_ENABLE
G => 12.LATCH_ENABLE
OEN => 1.IN0
Q7 <= 73.DB_MAX_OUTPUT_PORT_TYPE
D7 => 18.DATAIN
Q6 <= 72.DB_MAX_OUTPUT_PORT_TYPE
D6 => 17.DATAIN
Q5 <= 71.DB_MAX_OUTPUT_PORT_TYPE
D5 => 16.DATAIN
Q4 <= 70.DB_MAX_OUTPUT_PORT_TYPE
D4 => 15.DATAIN
Q3 <= 69.DB_MAX_OUTPUT_PORT_TYPE
D3 => 14.DATAIN
Q2 <= 68.DB_MAX_OUTPUT_PORT_TYPE
D2 => 13.DATAIN
Q1 <= 67.DB_MAX_OUTPUT_PORT_TYPE
D1 => 12.DATAIN


|Z80_FPGA|74138:inst48
Y7N <= 22.DB_MAX_OUTPUT_PORT_TYPE
G1 => 8.IN0
G2BN => 1.IN1
G2AN => 1.IN2
B => 10.IN0
A => 9.IN0
C => 11.IN0
Y6N <= 21.DB_MAX_OUTPUT_PORT_TYPE
Y5N <= 20.DB_MAX_OUTPUT_PORT_TYPE
Y4N <= 19.DB_MAX_OUTPUT_PORT_TYPE
Y3N <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y2N <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y1N <= 16.DB_MAX_OUTPUT_PORT_TYPE
Y0N <= 15.DB_MAX_OUTPUT_PORT_TYPE


|Z80_FPGA|74684:inst235
EQUALN <= 41.DB_MAX_OUTPUT_PORT_TYPE
P6 => 6.IN0
Q6 => 5.IN0
P5 => 11.IN0
Q5 => 12.IN0
P4 => 23.IN0
Q4 => 21.IN0
P7 => 3.IN0
Q7 => 4.IN0
P3 => 20.IN0
Q3 => 18.IN0
P2 => 15.IN0
Q2 => 14.IN0
P1 => 31.IN0
Q1 => 29.IN0
P0 => 28.IN0
Q0 => 26.IN0
P_GR_QN <= 60.DB_MAX_OUTPUT_PORT_TYPE


|Z80_FPGA|vga80x40:inst7
reset => ctrm:counters:U_HCTR.reset
reset => B~reg0.ACLR
reset => G~reg0.ACLR
reset => R~reg0.ACLR
reset => vsync_int.PRESET
reset => hsync_int.PRESET
reset => ctrm:counters:U_VCTR.reset
reset => ctrm:counters:U_CHRX.reset
reset => ctrm:counters:U_CHRY.reset
reset => ctrm:counters:U_SCRX.reset
reset => ctrm:counters:U_SCRY.reset
reset => losr:U_LOSR.reset
clk25MHz => ctrm:counters:U_HCTR.clk
clk25MHz => \hw_cursor:counter[0].CLK
clk25MHz => \hw_cursor:counter[1].CLK
clk25MHz => \hw_cursor:counter[2].CLK
clk25MHz => \hw_cursor:counter[3].CLK
clk25MHz => \hw_cursor:counter[4].CLK
clk25MHz => \hw_cursor:counter[5].CLK
clk25MHz => \hw_cursor:counter[6].CLK
clk25MHz => \hw_cursor:counter[7].CLK
clk25MHz => \hw_cursor:counter[8].CLK
clk25MHz => \hw_cursor:counter[9].CLK
clk25MHz => \hw_cursor:counter[10].CLK
clk25MHz => \hw_cursor:counter[11].CLK
clk25MHz => \hw_cursor:counter[12].CLK
clk25MHz => \hw_cursor:counter[13].CLK
clk25MHz => \hw_cursor:counter[14].CLK
clk25MHz => \hw_cursor:counter[15].CLK
clk25MHz => \hw_cursor:counter[16].CLK
clk25MHz => \hw_cursor:counter[17].CLK
clk25MHz => \hw_cursor:counter[18].CLK
clk25MHz => \hw_cursor:counter[19].CLK
clk25MHz => \hw_cursor:counter[20].CLK
clk25MHz => \hw_cursor:counter[21].CLK
clk25MHz => \hw_cursor:counter[22].CLK
clk25MHz => B~reg0.CLK
clk25MHz => G~reg0.CLK
clk25MHz => R~reg0.CLK
clk25MHz => vsync_int.CLK
clk25MHz => hsync_int.CLK
clk25MHz => ctrm:counters:U_VCTR.clk
clk25MHz => ctrm:counters:U_CHRX.clk
clk25MHz => ctrm:counters:U_CHRY.clk
clk25MHz => ctrm:counters:U_SCRX.clk
clk25MHz => ctrm:counters:U_SCRY.clk
clk25MHz => losr:U_LOSR.clk
TEXT_A[0] <= ctrm:counters:U_SCRX.do[0]
TEXT_A[1] <= ctrm:counters:U_SCRX.do[1]
TEXT_A[2] <= ctrm:counters:U_SCRX.do[2]
TEXT_A[3] <= ctrm:counters:U_SCRX.do[3]
TEXT_A[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
TEXT_A[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
TEXT_A[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
TEXT_A[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
TEXT_A[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
TEXT_A[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
TEXT_A[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
TEXT_A[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
TEXT_D[0] => Add2.IN16
TEXT_D[0] => Add3.IN18
TEXT_D[1] => Add2.IN14
TEXT_D[1] => Add2.IN15
TEXT_D[2] => Add2.IN12
TEXT_D[2] => Add2.IN13
TEXT_D[3] => Add2.IN10
TEXT_D[3] => Add2.IN11
TEXT_D[4] => Add2.IN8
TEXT_D[4] => Add2.IN9
TEXT_D[5] => Add2.IN6
TEXT_D[5] => Add2.IN7
TEXT_D[6] => Add2.IN4
TEXT_D[6] => Add2.IN5
TEXT_D[7] => Add2.IN2
TEXT_D[7] => Add2.IN3
FONT_A[0] <= ctrm:counters:U_CHRY.do[0]
FONT_A[1] <= ctrm:counters:U_CHRY.do[1]
FONT_A[2] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
FONT_A[3] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
FONT_A[4] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
FONT_A[5] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
FONT_A[6] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
FONT_A[7] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
FONT_A[8] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
FONT_A[9] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
FONT_A[10] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
FONT_A[11] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
FONT_D[0] => losr:U_LOSR.di[0]
FONT_D[1] => losr:U_LOSR.di[1]
FONT_D[2] => losr:U_LOSR.di[2]
FONT_D[3] => losr:U_LOSR.di[3]
FONT_D[4] => losr:U_LOSR.di[4]
FONT_D[5] => losr:U_LOSR.di[5]
FONT_D[6] => losr:U_LOSR.di[6]
FONT_D[7] => losr:U_LOSR.di[7]
ocrx[0] => Equal9.IN13
ocrx[0] => cursor_x[0].DATAIN
ocrx[1] => Equal9.IN12
ocrx[1] => cursor_x[1].DATAIN
ocrx[2] => Equal9.IN11
ocrx[2] => cursor_x[2].DATAIN
ocrx[3] => Equal9.IN10
ocrx[3] => cursor_x[3].DATAIN
ocrx[4] => Equal9.IN9
ocrx[4] => cursor_x[4].DATAIN
ocrx[5] => Equal9.IN8
ocrx[5] => cursor_x[5].DATAIN
ocrx[6] => Equal9.IN7
ocrx[6] => cursor_x[6].DATAIN
ocrx[7] => ~NO_FANOUT~
ocry[0] => Equal8.IN11
ocry[0] => cursor_y[0].DATAIN
ocry[1] => Equal8.IN10
ocry[1] => cursor_y[1].DATAIN
ocry[2] => Equal8.IN9
ocry[2] => cursor_y[2].DATAIN
ocry[3] => Equal8.IN8
ocry[3] => cursor_y[3].DATAIN
ocry[4] => Equal8.IN7
ocry[4] => cursor_y[4].DATAIN
ocry[5] => Equal8.IN6
ocry[5] => cursor_y[5].DATAIN
ocry[6] => ~NO_FANOUT~
ocry[7] => ~NO_FANOUT~
octl[0] => B_int.IN1
octl[1] => G_int.IN1
octl[2] => R_int.IN1
octl[3] => ~NO_FANOUT~
octl[4] => \hw_cursor:yint.OUTPUTSELECT
octl[5] => curen2.IN1
octl[6] => \hw_cursor:curen2.IN1
octl[7] => hsync.IN1
octl[7] => vsync.IN1
R <= R~reg0.DB_MAX_OUTPUT_PORT_TYPE
G <= G~reg0.DB_MAX_OUTPUT_PORT_TYPE
B <= B~reg0.DB_MAX_OUTPUT_PORT_TYPE
hsync <= hsync.DB_MAX_OUTPUT_PORT_TYPE
vsync <= vsync.DB_MAX_OUTPUT_PORT_TYPE
cursor_x[0] <= ocrx[0].DB_MAX_OUTPUT_PORT_TYPE
cursor_x[1] <= ocrx[1].DB_MAX_OUTPUT_PORT_TYPE
cursor_x[2] <= ocrx[2].DB_MAX_OUTPUT_PORT_TYPE
cursor_x[3] <= ocrx[3].DB_MAX_OUTPUT_PORT_TYPE
cursor_x[4] <= ocrx[4].DB_MAX_OUTPUT_PORT_TYPE
cursor_x[5] <= ocrx[5].DB_MAX_OUTPUT_PORT_TYPE
cursor_x[6] <= ocrx[6].DB_MAX_OUTPUT_PORT_TYPE
cursor_y[0] <= ocry[0].DB_MAX_OUTPUT_PORT_TYPE
cursor_y[1] <= ocry[1].DB_MAX_OUTPUT_PORT_TYPE
cursor_y[2] <= ocry[2].DB_MAX_OUTPUT_PORT_TYPE
cursor_y[3] <= ocry[3].DB_MAX_OUTPUT_PORT_TYPE
cursor_y[4] <= ocry[4].DB_MAX_OUTPUT_PORT_TYPE
cursor_y[5] <= ocry[5].DB_MAX_OUTPUT_PORT_TYPE


|Z80_FPGA|vga80x40:inst7|ctrm:\counters:U_HCTR
reset => c[0].ACLR
reset => c[1].ACLR
reset => c[2].ACLR
reset => c[3].ACLR
reset => c[4].ACLR
reset => c[5].ACLR
reset => c[6].ACLR
reset => c[7].ACLR
reset => c[8].ACLR
reset => c[9].ACLR
clk => c[0].CLK
clk => c[1].CLK
clk => c[2].CLK
clk => c[3].CLK
clk => c[4].CLK
clk => c[5].CLK
clk => c[6].CLK
clk => c[7].CLK
clk => c[8].CLK
clk => c[9].CLK
ce => c[9].ENA
ce => c[8].ENA
ce => c[7].ENA
ce => c[6].ENA
ce => c[5].ENA
ce => c[4].ENA
ce => c[3].ENA
ce => c[2].ENA
ce => c[1].ENA
ce => c[0].ENA
rs => c.OUTPUTSELECT
rs => c.OUTPUTSELECT
rs => c.OUTPUTSELECT
rs => c.OUTPUTSELECT
rs => c.OUTPUTSELECT
rs => c.OUTPUTSELECT
rs => c.OUTPUTSELECT
rs => c.OUTPUTSELECT
rs => c.OUTPUTSELECT
rs => c.OUTPUTSELECT
do[0] <= c[0].DB_MAX_OUTPUT_PORT_TYPE
do[1] <= c[1].DB_MAX_OUTPUT_PORT_TYPE
do[2] <= c[2].DB_MAX_OUTPUT_PORT_TYPE
do[3] <= c[3].DB_MAX_OUTPUT_PORT_TYPE
do[4] <= c[4].DB_MAX_OUTPUT_PORT_TYPE
do[5] <= c[5].DB_MAX_OUTPUT_PORT_TYPE
do[6] <= c[6].DB_MAX_OUTPUT_PORT_TYPE
do[7] <= c[7].DB_MAX_OUTPUT_PORT_TYPE
do[8] <= c[8].DB_MAX_OUTPUT_PORT_TYPE
do[9] <= c[9].DB_MAX_OUTPUT_PORT_TYPE


|Z80_FPGA|vga80x40:inst7|ctrm:\counters:U_VCTR
reset => c[0].ACLR
reset => c[1].ACLR
reset => c[2].ACLR
reset => c[3].ACLR
reset => c[4].ACLR
reset => c[5].ACLR
reset => c[6].ACLR
reset => c[7].ACLR
reset => c[8].ACLR
reset => c[9].ACLR
clk => c[0].CLK
clk => c[1].CLK
clk => c[2].CLK
clk => c[3].CLK
clk => c[4].CLK
clk => c[5].CLK
clk => c[6].CLK
clk => c[7].CLK
clk => c[8].CLK
clk => c[9].CLK
ce => c[9].ENA
ce => c[8].ENA
ce => c[7].ENA
ce => c[6].ENA
ce => c[5].ENA
ce => c[4].ENA
ce => c[3].ENA
ce => c[2].ENA
ce => c[1].ENA
ce => c[0].ENA
rs => c.OUTPUTSELECT
rs => c.OUTPUTSELECT
rs => c.OUTPUTSELECT
rs => c.OUTPUTSELECT
rs => c.OUTPUTSELECT
rs => c.OUTPUTSELECT
rs => c.OUTPUTSELECT
rs => c.OUTPUTSELECT
rs => c.OUTPUTSELECT
rs => c.OUTPUTSELECT
do[0] <= c[0].DB_MAX_OUTPUT_PORT_TYPE
do[1] <= c[1].DB_MAX_OUTPUT_PORT_TYPE
do[2] <= c[2].DB_MAX_OUTPUT_PORT_TYPE
do[3] <= c[3].DB_MAX_OUTPUT_PORT_TYPE
do[4] <= c[4].DB_MAX_OUTPUT_PORT_TYPE
do[5] <= c[5].DB_MAX_OUTPUT_PORT_TYPE
do[6] <= c[6].DB_MAX_OUTPUT_PORT_TYPE
do[7] <= c[7].DB_MAX_OUTPUT_PORT_TYPE
do[8] <= c[8].DB_MAX_OUTPUT_PORT_TYPE
do[9] <= c[9].DB_MAX_OUTPUT_PORT_TYPE


|Z80_FPGA|vga80x40:inst7|ctrm:\counters:U_CHRX
reset => c[0].ACLR
reset => c[1].ACLR
reset => c[2].ACLR
clk => c[0].CLK
clk => c[1].CLK
clk => c[2].CLK
ce => c[2].ENA
ce => c[1].ENA
ce => c[0].ENA
rs => c.OUTPUTSELECT
rs => c.OUTPUTSELECT
rs => c.OUTPUTSELECT
do[0] <= c[0].DB_MAX_OUTPUT_PORT_TYPE
do[1] <= c[1].DB_MAX_OUTPUT_PORT_TYPE
do[2] <= c[2].DB_MAX_OUTPUT_PORT_TYPE


|Z80_FPGA|vga80x40:inst7|ctrm:\counters:U_CHRY
reset => c[0].ACLR
reset => c[1].ACLR
reset => c[2].ACLR
reset => c[3].ACLR
clk => c[0].CLK
clk => c[1].CLK
clk => c[2].CLK
clk => c[3].CLK
ce => c[3].ENA
ce => c[2].ENA
ce => c[1].ENA
ce => c[0].ENA
rs => c.OUTPUTSELECT
rs => c.OUTPUTSELECT
rs => c.OUTPUTSELECT
rs => c.OUTPUTSELECT
do[0] <= c[0].DB_MAX_OUTPUT_PORT_TYPE
do[1] <= c[1].DB_MAX_OUTPUT_PORT_TYPE
do[2] <= c[2].DB_MAX_OUTPUT_PORT_TYPE
do[3] <= c[3].DB_MAX_OUTPUT_PORT_TYPE


|Z80_FPGA|vga80x40:inst7|ctrm:\counters:U_SCRX
reset => c[0].ACLR
reset => c[1].ACLR
reset => c[2].ACLR
reset => c[3].ACLR
reset => c[4].ACLR
reset => c[5].ACLR
reset => c[6].ACLR
clk => c[0].CLK
clk => c[1].CLK
clk => c[2].CLK
clk => c[3].CLK
clk => c[4].CLK
clk => c[5].CLK
clk => c[6].CLK
ce => c[6].ENA
ce => c[5].ENA
ce => c[4].ENA
ce => c[3].ENA
ce => c[2].ENA
ce => c[1].ENA
ce => c[0].ENA
rs => c.OUTPUTSELECT
rs => c.OUTPUTSELECT
rs => c.OUTPUTSELECT
rs => c.OUTPUTSELECT
rs => c.OUTPUTSELECT
rs => c.OUTPUTSELECT
rs => c.OUTPUTSELECT
do[0] <= c[0].DB_MAX_OUTPUT_PORT_TYPE
do[1] <= c[1].DB_MAX_OUTPUT_PORT_TYPE
do[2] <= c[2].DB_MAX_OUTPUT_PORT_TYPE
do[3] <= c[3].DB_MAX_OUTPUT_PORT_TYPE
do[4] <= c[4].DB_MAX_OUTPUT_PORT_TYPE
do[5] <= c[5].DB_MAX_OUTPUT_PORT_TYPE
do[6] <= c[6].DB_MAX_OUTPUT_PORT_TYPE


|Z80_FPGA|vga80x40:inst7|ctrm:\counters:U_SCRY
reset => c[0].ACLR
reset => c[1].ACLR
reset => c[2].ACLR
reset => c[3].ACLR
reset => c[4].ACLR
reset => c[5].ACLR
clk => c[0].CLK
clk => c[1].CLK
clk => c[2].CLK
clk => c[3].CLK
clk => c[4].CLK
clk => c[5].CLK
ce => c[5].ENA
ce => c[4].ENA
ce => c[3].ENA
ce => c[2].ENA
ce => c[1].ENA
ce => c[0].ENA
rs => c.OUTPUTSELECT
rs => c.OUTPUTSELECT
rs => c.OUTPUTSELECT
rs => c.OUTPUTSELECT
rs => c.OUTPUTSELECT
rs => c.OUTPUTSELECT
do[0] <= c[0].DB_MAX_OUTPUT_PORT_TYPE
do[1] <= c[1].DB_MAX_OUTPUT_PORT_TYPE
do[2] <= c[2].DB_MAX_OUTPUT_PORT_TYPE
do[3] <= c[3].DB_MAX_OUTPUT_PORT_TYPE
do[4] <= c[4].DB_MAX_OUTPUT_PORT_TYPE
do[5] <= c[5].DB_MAX_OUTPUT_PORT_TYPE


|Z80_FPGA|vga80x40:inst7|losr:U_LOSR
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR
reset => data[3].ACLR
reset => data[4].ACLR
reset => data[5].ACLR
reset => data[6].ACLR
reset => data[7].ACLR
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
ce => data.OUTPUTSELECT
ce => data.OUTPUTSELECT
ce => data.OUTPUTSELECT
ce => data.OUTPUTSELECT
ce => data.OUTPUTSELECT
ce => data.OUTPUTSELECT
ce => data.OUTPUTSELECT
ce => data.OUTPUTSELECT
do <= data[7].DB_MAX_OUTPUT_PORT_TYPE
di[0] => data.DATAB
di[1] => data.DATAB
di[2] => data.DATAB
di[3] => data.DATAB
di[4] => data.DATAB
di[5] => data.DATAB
di[6] => data.DATAB
di[7] => data.DATAB


|Z80_FPGA|FPGA_ROM:inst240
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|Z80_FPGA|FPGA_ROM:inst240|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_b2a1:auto_generated.address_a[0]
address_a[1] => altsyncram_b2a1:auto_generated.address_a[1]
address_a[2] => altsyncram_b2a1:auto_generated.address_a[2]
address_a[3] => altsyncram_b2a1:auto_generated.address_a[3]
address_a[4] => altsyncram_b2a1:auto_generated.address_a[4]
address_a[5] => altsyncram_b2a1:auto_generated.address_a[5]
address_a[6] => altsyncram_b2a1:auto_generated.address_a[6]
address_a[7] => altsyncram_b2a1:auto_generated.address_a[7]
address_a[8] => altsyncram_b2a1:auto_generated.address_a[8]
address_a[9] => altsyncram_b2a1:auto_generated.address_a[9]
address_a[10] => altsyncram_b2a1:auto_generated.address_a[10]
address_a[11] => altsyncram_b2a1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_b2a1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_b2a1:auto_generated.q_a[0]
q_a[1] <= altsyncram_b2a1:auto_generated.q_a[1]
q_a[2] <= altsyncram_b2a1:auto_generated.q_a[2]
q_a[3] <= altsyncram_b2a1:auto_generated.q_a[3]
q_a[4] <= altsyncram_b2a1:auto_generated.q_a[4]
q_a[5] <= altsyncram_b2a1:auto_generated.q_a[5]
q_a[6] <= altsyncram_b2a1:auto_generated.q_a[6]
q_a[7] <= altsyncram_b2a1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Z80_FPGA|FPGA_ROM:inst240|altsyncram:altsyncram_component|altsyncram_b2a1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|Z80_FPGA|Two_Port_RAM:inst271
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_a[7] => address_a[7].IN1
address_a[8] => address_a[8].IN1
address_a[9] => address_a[9].IN1
address_a[10] => address_a[10].IN1
address_a[11] => address_a[11].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
address_b[7] => address_b[7].IN1
address_b[8] => address_b[8].IN1
address_b[9] => address_b[9].IN1
address_b[10] => address_b[10].IN1
address_b[11] => address_b[11].IN1
clock_a => clock_a.IN1
clock_b => clock_b.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b


|Z80_FPGA|Two_Port_RAM:inst271|altsyncram:altsyncram_component
wren_a => altsyncram_i5g2:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_i5g2:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_i5g2:auto_generated.data_a[0]
data_a[1] => altsyncram_i5g2:auto_generated.data_a[1]
data_a[2] => altsyncram_i5g2:auto_generated.data_a[2]
data_a[3] => altsyncram_i5g2:auto_generated.data_a[3]
data_a[4] => altsyncram_i5g2:auto_generated.data_a[4]
data_a[5] => altsyncram_i5g2:auto_generated.data_a[5]
data_a[6] => altsyncram_i5g2:auto_generated.data_a[6]
data_a[7] => altsyncram_i5g2:auto_generated.data_a[7]
data_b[0] => altsyncram_i5g2:auto_generated.data_b[0]
data_b[1] => altsyncram_i5g2:auto_generated.data_b[1]
data_b[2] => altsyncram_i5g2:auto_generated.data_b[2]
data_b[3] => altsyncram_i5g2:auto_generated.data_b[3]
data_b[4] => altsyncram_i5g2:auto_generated.data_b[4]
data_b[5] => altsyncram_i5g2:auto_generated.data_b[5]
data_b[6] => altsyncram_i5g2:auto_generated.data_b[6]
data_b[7] => altsyncram_i5g2:auto_generated.data_b[7]
address_a[0] => altsyncram_i5g2:auto_generated.address_a[0]
address_a[1] => altsyncram_i5g2:auto_generated.address_a[1]
address_a[2] => altsyncram_i5g2:auto_generated.address_a[2]
address_a[3] => altsyncram_i5g2:auto_generated.address_a[3]
address_a[4] => altsyncram_i5g2:auto_generated.address_a[4]
address_a[5] => altsyncram_i5g2:auto_generated.address_a[5]
address_a[6] => altsyncram_i5g2:auto_generated.address_a[6]
address_a[7] => altsyncram_i5g2:auto_generated.address_a[7]
address_a[8] => altsyncram_i5g2:auto_generated.address_a[8]
address_a[9] => altsyncram_i5g2:auto_generated.address_a[9]
address_a[10] => altsyncram_i5g2:auto_generated.address_a[10]
address_a[11] => altsyncram_i5g2:auto_generated.address_a[11]
address_b[0] => altsyncram_i5g2:auto_generated.address_b[0]
address_b[1] => altsyncram_i5g2:auto_generated.address_b[1]
address_b[2] => altsyncram_i5g2:auto_generated.address_b[2]
address_b[3] => altsyncram_i5g2:auto_generated.address_b[3]
address_b[4] => altsyncram_i5g2:auto_generated.address_b[4]
address_b[5] => altsyncram_i5g2:auto_generated.address_b[5]
address_b[6] => altsyncram_i5g2:auto_generated.address_b[6]
address_b[7] => altsyncram_i5g2:auto_generated.address_b[7]
address_b[8] => altsyncram_i5g2:auto_generated.address_b[8]
address_b[9] => altsyncram_i5g2:auto_generated.address_b[9]
address_b[10] => altsyncram_i5g2:auto_generated.address_b[10]
address_b[11] => altsyncram_i5g2:auto_generated.address_b[11]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_i5g2:auto_generated.clock0
clock1 => altsyncram_i5g2:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_i5g2:auto_generated.q_a[0]
q_a[1] <= altsyncram_i5g2:auto_generated.q_a[1]
q_a[2] <= altsyncram_i5g2:auto_generated.q_a[2]
q_a[3] <= altsyncram_i5g2:auto_generated.q_a[3]
q_a[4] <= altsyncram_i5g2:auto_generated.q_a[4]
q_a[5] <= altsyncram_i5g2:auto_generated.q_a[5]
q_a[6] <= altsyncram_i5g2:auto_generated.q_a[6]
q_a[7] <= altsyncram_i5g2:auto_generated.q_a[7]
q_b[0] <= altsyncram_i5g2:auto_generated.q_b[0]
q_b[1] <= altsyncram_i5g2:auto_generated.q_b[1]
q_b[2] <= altsyncram_i5g2:auto_generated.q_b[2]
q_b[3] <= altsyncram_i5g2:auto_generated.q_b[3]
q_b[4] <= altsyncram_i5g2:auto_generated.q_b[4]
q_b[5] <= altsyncram_i5g2:auto_generated.q_b[5]
q_b[6] <= altsyncram_i5g2:auto_generated.q_b[6]
q_b[7] <= altsyncram_i5g2:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Z80_FPGA|Two_Port_RAM:inst271|altsyncram:altsyncram_component|altsyncram_i5g2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE


|Z80_FPGA|74684:inst321
EQUALN <= 41.DB_MAX_OUTPUT_PORT_TYPE
P6 => 6.IN0
Q6 => 5.IN0
P5 => 11.IN0
Q5 => 12.IN0
P4 => 23.IN0
Q4 => 21.IN0
P7 => 3.IN0
Q7 => 4.IN0
P3 => 20.IN0
Q3 => 18.IN0
P2 => 15.IN0
Q2 => 14.IN0
P1 => 31.IN0
Q1 => 29.IN0
P0 => 28.IN0
Q0 => 26.IN0
P_GR_QN <= 60.DB_MAX_OUTPUT_PORT_TYPE


|Z80_FPGA|74373b:inst282
Q8 <= 74.DB_MAX_OUTPUT_PORT_TYPE
D8 => 19.DATAIN
G => 19.LATCH_ENABLE
G => 18.LATCH_ENABLE
G => 17.LATCH_ENABLE
G => 16.LATCH_ENABLE
G => 15.LATCH_ENABLE
G => 14.LATCH_ENABLE
G => 13.LATCH_ENABLE
G => 12.LATCH_ENABLE
OEN => 1.IN0
Q7 <= 73.DB_MAX_OUTPUT_PORT_TYPE
D7 => 18.DATAIN
Q6 <= 72.DB_MAX_OUTPUT_PORT_TYPE
D6 => 17.DATAIN
Q5 <= 71.DB_MAX_OUTPUT_PORT_TYPE
D5 => 16.DATAIN
Q4 <= 70.DB_MAX_OUTPUT_PORT_TYPE
D4 => 15.DATAIN
Q3 <= 69.DB_MAX_OUTPUT_PORT_TYPE
D3 => 14.DATAIN
Q2 <= 68.DB_MAX_OUTPUT_PORT_TYPE
D2 => 13.DATAIN
Q1 <= 67.DB_MAX_OUTPUT_PORT_TYPE
D1 => 12.DATAIN


|Z80_FPGA|74373b:inst280
Q8 <= 74.DB_MAX_OUTPUT_PORT_TYPE
D8 => 19.DATAIN
G => 19.LATCH_ENABLE
G => 18.LATCH_ENABLE
G => 17.LATCH_ENABLE
G => 16.LATCH_ENABLE
G => 15.LATCH_ENABLE
G => 14.LATCH_ENABLE
G => 13.LATCH_ENABLE
G => 12.LATCH_ENABLE
OEN => 1.IN0
Q7 <= 73.DB_MAX_OUTPUT_PORT_TYPE
D7 => 18.DATAIN
Q6 <= 72.DB_MAX_OUTPUT_PORT_TYPE
D6 => 17.DATAIN
Q5 <= 71.DB_MAX_OUTPUT_PORT_TYPE
D5 => 16.DATAIN
Q4 <= 70.DB_MAX_OUTPUT_PORT_TYPE
D4 => 15.DATAIN
Q3 <= 69.DB_MAX_OUTPUT_PORT_TYPE
D3 => 14.DATAIN
Q2 <= 68.DB_MAX_OUTPUT_PORT_TYPE
D2 => 13.DATAIN
Q1 <= 67.DB_MAX_OUTPUT_PORT_TYPE
D1 => 12.DATAIN


|Z80_FPGA|74373b:inst261
Q8 <= 74.DB_MAX_OUTPUT_PORT_TYPE
D8 => 19.DATAIN
G => 19.LATCH_ENABLE
G => 18.LATCH_ENABLE
G => 17.LATCH_ENABLE
G => 16.LATCH_ENABLE
G => 15.LATCH_ENABLE
G => 14.LATCH_ENABLE
G => 13.LATCH_ENABLE
G => 12.LATCH_ENABLE
OEN => 1.IN0
Q7 <= 73.DB_MAX_OUTPUT_PORT_TYPE
D7 => 18.DATAIN
Q6 <= 72.DB_MAX_OUTPUT_PORT_TYPE
D6 => 17.DATAIN
Q5 <= 71.DB_MAX_OUTPUT_PORT_TYPE
D5 => 16.DATAIN
Q4 <= 70.DB_MAX_OUTPUT_PORT_TYPE
D4 => 15.DATAIN
Q3 <= 69.DB_MAX_OUTPUT_PORT_TYPE
D3 => 14.DATAIN
Q2 <= 68.DB_MAX_OUTPUT_PORT_TYPE
D2 => 13.DATAIN
Q1 <= 67.DB_MAX_OUTPUT_PORT_TYPE
D1 => 12.DATAIN


|Z80_FPGA|74373b:inst331
Q8 <= 74.DB_MAX_OUTPUT_PORT_TYPE
D8 => 19.DATAIN
G => 19.LATCH_ENABLE
G => 18.LATCH_ENABLE
G => 17.LATCH_ENABLE
G => 16.LATCH_ENABLE
G => 15.LATCH_ENABLE
G => 14.LATCH_ENABLE
G => 13.LATCH_ENABLE
G => 12.LATCH_ENABLE
OEN => 1.IN0
Q7 <= 73.DB_MAX_OUTPUT_PORT_TYPE
D7 => 18.DATAIN
Q6 <= 72.DB_MAX_OUTPUT_PORT_TYPE
D6 => 17.DATAIN
Q5 <= 71.DB_MAX_OUTPUT_PORT_TYPE
D5 => 16.DATAIN
Q4 <= 70.DB_MAX_OUTPUT_PORT_TYPE
D4 => 15.DATAIN
Q3 <= 69.DB_MAX_OUTPUT_PORT_TYPE
D3 => 14.DATAIN
Q2 <= 68.DB_MAX_OUTPUT_PORT_TYPE
D2 => 13.DATAIN
Q1 <= 67.DB_MAX_OUTPUT_PORT_TYPE
D1 => 12.DATAIN


|Z80_FPGA|74138:inst385
Y7N <= 22.DB_MAX_OUTPUT_PORT_TYPE
G1 => 8.IN0
G2BN => 1.IN1
G2AN => 1.IN2
B => 10.IN0
A => 9.IN0
C => 11.IN0
Y6N <= 21.DB_MAX_OUTPUT_PORT_TYPE
Y5N <= 20.DB_MAX_OUTPUT_PORT_TYPE
Y4N <= 19.DB_MAX_OUTPUT_PORT_TYPE
Y3N <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y2N <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y1N <= 16.DB_MAX_OUTPUT_PORT_TYPE
Y0N <= 15.DB_MAX_OUTPUT_PORT_TYPE


|Z80_FPGA|74684:inst412
EQUALN <= 41.DB_MAX_OUTPUT_PORT_TYPE
P6 => 6.IN0
Q6 => 5.IN0
P5 => 11.IN0
Q5 => 12.IN0
P4 => 23.IN0
Q4 => 21.IN0
P7 => 3.IN0
Q7 => 4.IN0
P3 => 20.IN0
Q3 => 18.IN0
P2 => 15.IN0
Q2 => 14.IN0
P1 => 31.IN0
Q1 => 29.IN0
P0 => 28.IN0
Q0 => 26.IN0
P_GR_QN <= 60.DB_MAX_OUTPUT_PORT_TYPE


|Z80_FPGA|74138:inst333
Y7N <= 22.DB_MAX_OUTPUT_PORT_TYPE
G1 => 8.IN0
G2BN => 1.IN1
G2AN => 1.IN2
B => 10.IN0
A => 9.IN0
C => 11.IN0
Y6N <= 21.DB_MAX_OUTPUT_PORT_TYPE
Y5N <= 20.DB_MAX_OUTPUT_PORT_TYPE
Y4N <= 19.DB_MAX_OUTPUT_PORT_TYPE
Y3N <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y2N <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y1N <= 16.DB_MAX_OUTPUT_PORT_TYPE
Y0N <= 15.DB_MAX_OUTPUT_PORT_TYPE


|Z80_FPGA|74684:inst386
EQUALN <= 41.DB_MAX_OUTPUT_PORT_TYPE
P6 => 6.IN0
Q6 => 5.IN0
P5 => 11.IN0
Q5 => 12.IN0
P4 => 23.IN0
Q4 => 21.IN0
P7 => 3.IN0
Q7 => 4.IN0
P3 => 20.IN0
Q3 => 18.IN0
P2 => 15.IN0
Q2 => 14.IN0
P1 => 31.IN0
Q1 => 29.IN0
P0 => 28.IN0
Q0 => 26.IN0
P_GR_QN <= 60.DB_MAX_OUTPUT_PORT_TYPE


|Z80_FPGA|74244:inst255
2Y4 <= 26.DB_MAX_OUTPUT_PORT_TYPE
2A4 => 26.DATAIN
2GN => 33.IN0
2Y3 <= 27.DB_MAX_OUTPUT_PORT_TYPE
2A3 => 27.DATAIN
2Y2 <= 31.DB_MAX_OUTPUT_PORT_TYPE
2A2 => 31.DATAIN
2Y1 <= 36.DB_MAX_OUTPUT_PORT_TYPE
2A1 => 36.DATAIN
1Y1 <= 1.DB_MAX_OUTPUT_PORT_TYPE
1A1 => 1.DATAIN
1GN => 4.IN0
1Y2 <= 6.DB_MAX_OUTPUT_PORT_TYPE
1A2 => 6.DATAIN
1Y3 <= 10.DB_MAX_OUTPUT_PORT_TYPE
1A3 => 10.DATAIN
1Y4 <= 11.DB_MAX_OUTPUT_PORT_TYPE
1A4 => 11.DATAIN


|Z80_FPGA|74244:inst252
2Y4 <= 26.DB_MAX_OUTPUT_PORT_TYPE
2A4 => 26.DATAIN
2GN => 33.IN0
2Y3 <= 27.DB_MAX_OUTPUT_PORT_TYPE
2A3 => 27.DATAIN
2Y2 <= 31.DB_MAX_OUTPUT_PORT_TYPE
2A2 => 31.DATAIN
2Y1 <= 36.DB_MAX_OUTPUT_PORT_TYPE
2A1 => 36.DATAIN
1Y1 <= 1.DB_MAX_OUTPUT_PORT_TYPE
1A1 => 1.DATAIN
1GN => 4.IN0
1Y2 <= 6.DB_MAX_OUTPUT_PORT_TYPE
1A2 => 6.DATAIN
1Y3 <= 10.DB_MAX_OUTPUT_PORT_TYPE
1A3 => 10.DATAIN
1Y4 <= 11.DB_MAX_OUTPUT_PORT_TYPE
1A4 => 11.DATAIN


|Z80_FPGA|ps2_keyboard_to_ascii:inst162
clk => ps2_keyboard:ps2_keyboard_0.clk
clk => ascii_code[0]~reg0.CLK
clk => ascii_code[1]~reg0.CLK
clk => ascii_code[2]~reg0.CLK
clk => ascii_code[3]~reg0.CLK
clk => ascii_code[4]~reg0.CLK
clk => ascii_code[5]~reg0.CLK
clk => ascii_code[6]~reg0.CLK
clk => shift_r.CLK
clk => shift_l.CLK
clk => control_l.CLK
clk => control_r.CLK
clk => caps_lock.CLK
clk => ascii[0].CLK
clk => ascii[1].CLK
clk => ascii[2].CLK
clk => ascii[3].CLK
clk => ascii[4].CLK
clk => ascii[5].CLK
clk => ascii[6].CLK
clk => ascii[7].CLK
clk => e0_code.CLK
clk => break.CLK
clk => ascii_new~reg0.CLK
clk => prev_ps2_code_new.CLK
clk => state~1.DATAIN
ps2_clk => ps2_keyboard:ps2_keyboard_0.ps2_clk
ps2_data => ps2_keyboard:ps2_keyboard_0.ps2_data
ascii_new <= ascii_new~reg0.DB_MAX_OUTPUT_PORT_TYPE
ascii_code[0] <= ascii_code[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ascii_code[1] <= ascii_code[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ascii_code[2] <= ascii_code[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ascii_code[3] <= ascii_code[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ascii_code[4] <= ascii_code[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ascii_code[5] <= ascii_code[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ascii_code[6] <= ascii_code[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Z80_FPGA|ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0
clk => debounce:debounce_ps2_clk.clk
clk => ps2_code[0]~reg0.CLK
clk => ps2_code[1]~reg0.CLK
clk => ps2_code[2]~reg0.CLK
clk => ps2_code[3]~reg0.CLK
clk => ps2_code[4]~reg0.CLK
clk => ps2_code[5]~reg0.CLK
clk => ps2_code[6]~reg0.CLK
clk => ps2_code[7]~reg0.CLK
clk => ps2_code_new~reg0.CLK
clk => count_idle[0].CLK
clk => count_idle[1].CLK
clk => count_idle[2].CLK
clk => count_idle[3].CLK
clk => count_idle[4].CLK
clk => count_idle[5].CLK
clk => count_idle[6].CLK
clk => count_idle[7].CLK
clk => count_idle[8].CLK
clk => count_idle[9].CLK
clk => count_idle[10].CLK
clk => count_idle[11].CLK
clk => sync_ffs[0].CLK
clk => sync_ffs[1].CLK
clk => debounce:debounce_ps2_data.clk
ps2_clk => sync_ffs[0].DATAIN
ps2_data => sync_ffs[1].DATAIN
ps2_code_new <= ps2_code_new~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_code[0] <= ps2_code[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_code[1] <= ps2_code[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_code[2] <= ps2_code[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_code[3] <= ps2_code[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_code[4] <= ps2_code[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_code[5] <= ps2_code[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_code[6] <= ps2_code[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_code[7] <= ps2_code[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Z80_FPGA|ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk
clk => result~reg0.CLK
clk => counter_out[0].CLK
clk => counter_out[1].CLK
clk => counter_out[2].CLK
clk => counter_out[3].CLK
clk => counter_out[4].CLK
clk => counter_out[5].CLK
clk => counter_out[6].CLK
clk => counter_out[7].CLK
clk => counter_out[8].CLK
clk => flipflops[0].CLK
clk => flipflops[1].CLK
button => flipflops[0].DATAIN
result <= result~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Z80_FPGA|ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data
clk => result~reg0.CLK
clk => counter_out[0].CLK
clk => counter_out[1].CLK
clk => counter_out[2].CLK
clk => counter_out[3].CLK
clk => counter_out[4].CLK
clk => counter_out[5].CLK
clk => counter_out[6].CLK
clk => counter_out[7].CLK
clk => counter_out[8].CLK
clk => flipflops[0].CLK
clk => flipflops[1].CLK
button => flipflops[0].DATAIN
result <= result~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Z80_FPGA|74244:inst335
2Y4 <= 26.DB_MAX_OUTPUT_PORT_TYPE
2A4 => 26.DATAIN
2GN => 33.IN0
2Y3 <= 27.DB_MAX_OUTPUT_PORT_TYPE
2A3 => 27.DATAIN
2Y2 <= 31.DB_MAX_OUTPUT_PORT_TYPE
2A2 => 31.DATAIN
2Y1 <= 36.DB_MAX_OUTPUT_PORT_TYPE
2A1 => 36.DATAIN
1Y1 <= 1.DB_MAX_OUTPUT_PORT_TYPE
1A1 => 1.DATAIN
1GN => 4.IN0
1Y2 <= 6.DB_MAX_OUTPUT_PORT_TYPE
1A2 => 6.DATAIN
1Y3 <= 10.DB_MAX_OUTPUT_PORT_TYPE
1A3 => 10.DATAIN
1Y4 <= 11.DB_MAX_OUTPUT_PORT_TYPE
1A4 => 11.DATAIN


|Z80_FPGA|74244:inst410
2Y4 <= 26.DB_MAX_OUTPUT_PORT_TYPE
2A4 => 26.DATAIN
2GN => 33.IN0
2Y3 <= 27.DB_MAX_OUTPUT_PORT_TYPE
2A3 => 27.DATAIN
2Y2 <= 31.DB_MAX_OUTPUT_PORT_TYPE
2A2 => 31.DATAIN
2Y1 <= 36.DB_MAX_OUTPUT_PORT_TYPE
2A1 => 36.DATAIN
1Y1 <= 1.DB_MAX_OUTPUT_PORT_TYPE
1A1 => 1.DATAIN
1GN => 4.IN0
1Y2 <= 6.DB_MAX_OUTPUT_PORT_TYPE
1A2 => 6.DATAIN
1Y3 <= 10.DB_MAX_OUTPUT_PORT_TYPE
1A3 => 10.DATAIN
1Y4 <= 11.DB_MAX_OUTPUT_PORT_TYPE
1A4 => 11.DATAIN


|Z80_FPGA|spi_16bit_master:inst347
clock => rx_buffer[0].CLK
clock => rx_buffer[1].CLK
clock => rx_buffer[2].CLK
clock => rx_buffer[3].CLK
clock => rx_buffer[4].CLK
clock => rx_buffer[5].CLK
clock => rx_buffer[6].CLK
clock => rx_buffer[7].CLK
clock => rx_buffer[8].CLK
clock => rx_buffer[9].CLK
clock => rx_buffer[10].CLK
clock => rx_buffer[11].CLK
clock => rx_buffer[12].CLK
clock => rx_buffer[13].CLK
clock => rx_buffer[14].CLK
clock => rx_buffer[15].CLK
clock => last_bit_rx[0].CLK
clock => last_bit_rx[1].CLK
clock => last_bit_rx[2].CLK
clock => last_bit_rx[3].CLK
clock => last_bit_rx[4].CLK
clock => last_bit_rx[5].CLK
clock => clk_toggles[0].CLK
clock => clk_toggles[1].CLK
clock => clk_toggles[2].CLK
clock => clk_toggles[3].CLK
clock => clk_toggles[4].CLK
clock => clk_toggles[5].CLK
clock => tx_buffer[0].CLK
clock => tx_buffer[1].CLK
clock => tx_buffer[2].CLK
clock => tx_buffer[3].CLK
clock => tx_buffer[4].CLK
clock => tx_buffer[5].CLK
clock => tx_buffer[6].CLK
clock => tx_buffer[7].CLK
clock => tx_buffer[8].CLK
clock => tx_buffer[9].CLK
clock => tx_buffer[10].CLK
clock => tx_buffer[11].CLK
clock => tx_buffer[12].CLK
clock => tx_buffer[13].CLK
clock => tx_buffer[14].CLK
clock => tx_buffer[15].CLK
clock => assert_data.CLK
clock => sclk~reg0.CLK
clock => count[0].CLK
clock => count[1].CLK
clock => count[2].CLK
clock => count[3].CLK
clock => count[4].CLK
clock => count[5].CLK
clock => count[6].CLK
clock => count[7].CLK
clock => count[8].CLK
clock => count[9].CLK
clock => count[10].CLK
clock => count[11].CLK
clock => count[12].CLK
clock => count[13].CLK
clock => count[14].CLK
clock => count[15].CLK
clock => count[16].CLK
clock => count[17].CLK
clock => count[18].CLK
clock => count[19].CLK
clock => count[20].CLK
clock => count[21].CLK
clock => count[22].CLK
clock => count[23].CLK
clock => count[24].CLK
clock => count[25].CLK
clock => count[26].CLK
clock => count[27].CLK
clock => count[28].CLK
clock => count[29].CLK
clock => count[30].CLK
clock => count[31].CLK
clock => clk_ratio[0].CLK
clock => clk_ratio[1].CLK
clock => clk_ratio[2].CLK
clock => clk_ratio[3].CLK
clock => clk_ratio[4].CLK
clock => clk_ratio[5].CLK
clock => clk_ratio[6].CLK
clock => clk_ratio[7].CLK
clock => clk_ratio[8].CLK
clock => clk_ratio[9].CLK
clock => clk_ratio[10].CLK
clock => clk_ratio[11].CLK
clock => clk_ratio[12].CLK
clock => clk_ratio[13].CLK
clock => clk_ratio[14].CLK
clock => clk_ratio[15].CLK
clock => clk_ratio[16].CLK
clock => clk_ratio[17].CLK
clock => clk_ratio[18].CLK
clock => clk_ratio[19].CLK
clock => clk_ratio[20].CLK
clock => clk_ratio[21].CLK
clock => clk_ratio[22].CLK
clock => clk_ratio[23].CLK
clock => clk_ratio[24].CLK
clock => clk_ratio[25].CLK
clock => clk_ratio[26].CLK
clock => clk_ratio[27].CLK
clock => clk_ratio[28].CLK
clock => clk_ratio[29].CLK
clock => clk_ratio[30].CLK
clock => clk_ratio[31].CLK
clock => slave[0].CLK
clock => slave[1].CLK
clock => continue.CLK
clock => state.CLK
clock => rx_data[0]~reg0.CLK
clock => rx_data[1]~reg0.CLK
clock => rx_data[2]~reg0.CLK
clock => rx_data[3]~reg0.CLK
clock => rx_data[4]~reg0.CLK
clock => rx_data[5]~reg0.CLK
clock => rx_data[6]~reg0.CLK
clock => rx_data[7]~reg0.CLK
clock => rx_data[8]~reg0.CLK
clock => rx_data[9]~reg0.CLK
clock => rx_data[10]~reg0.CLK
clock => rx_data[11]~reg0.CLK
clock => rx_data[12]~reg0.CLK
clock => rx_data[13]~reg0.CLK
clock => rx_data[14]~reg0.CLK
clock => rx_data[15]~reg0.CLK
clock => mosi~reg0.CLK
clock => ss_n[0]~reg0.CLK
clock => ss_n[1]~reg0.CLK
clock => ss_n[2]~reg0.CLK
clock => ss_n[3]~reg0.CLK
clock => busy~reg0.CLK
reset_n => state.ACLR
reset_n => rx_data[0]~reg0.ACLR
reset_n => rx_data[1]~reg0.ACLR
reset_n => rx_data[2]~reg0.ACLR
reset_n => rx_data[3]~reg0.ACLR
reset_n => rx_data[4]~reg0.ACLR
reset_n => rx_data[5]~reg0.ACLR
reset_n => rx_data[6]~reg0.ACLR
reset_n => rx_data[7]~reg0.ACLR
reset_n => rx_data[8]~reg0.ACLR
reset_n => rx_data[9]~reg0.ACLR
reset_n => rx_data[10]~reg0.ACLR
reset_n => rx_data[11]~reg0.ACLR
reset_n => rx_data[12]~reg0.ACLR
reset_n => rx_data[13]~reg0.ACLR
reset_n => rx_data[14]~reg0.ACLR
reset_n => rx_data[15]~reg0.ACLR
reset_n => mosi~reg0.ACLR
reset_n => ss_n[0]~reg0.PRESET
reset_n => ss_n[1]~reg0.PRESET
reset_n => ss_n[2]~reg0.PRESET
reset_n => ss_n[3]~reg0.PRESET
reset_n => busy~reg0.PRESET
reset_n => rx_buffer[0].ENA
reset_n => continue.ENA
reset_n => slave[1].ENA
reset_n => slave[0].ENA
reset_n => clk_ratio[31].ENA
reset_n => clk_ratio[30].ENA
reset_n => clk_ratio[29].ENA
reset_n => clk_ratio[28].ENA
reset_n => clk_ratio[27].ENA
reset_n => clk_ratio[26].ENA
reset_n => clk_ratio[25].ENA
reset_n => clk_ratio[24].ENA
reset_n => clk_ratio[23].ENA
reset_n => clk_ratio[22].ENA
reset_n => clk_ratio[21].ENA
reset_n => clk_ratio[20].ENA
reset_n => clk_ratio[19].ENA
reset_n => clk_ratio[18].ENA
reset_n => clk_ratio[17].ENA
reset_n => clk_ratio[16].ENA
reset_n => clk_ratio[15].ENA
reset_n => clk_ratio[14].ENA
reset_n => clk_ratio[13].ENA
reset_n => clk_ratio[12].ENA
reset_n => clk_ratio[11].ENA
reset_n => clk_ratio[10].ENA
reset_n => clk_ratio[9].ENA
reset_n => clk_ratio[8].ENA
reset_n => clk_ratio[7].ENA
reset_n => clk_ratio[6].ENA
reset_n => clk_ratio[5].ENA
reset_n => clk_ratio[4].ENA
reset_n => clk_ratio[3].ENA
reset_n => clk_ratio[2].ENA
reset_n => clk_ratio[1].ENA
reset_n => clk_ratio[0].ENA
reset_n => count[31].ENA
reset_n => count[30].ENA
reset_n => count[29].ENA
reset_n => count[28].ENA
reset_n => count[27].ENA
reset_n => count[26].ENA
reset_n => count[25].ENA
reset_n => count[24].ENA
reset_n => count[23].ENA
reset_n => count[22].ENA
reset_n => count[21].ENA
reset_n => count[20].ENA
reset_n => count[19].ENA
reset_n => count[18].ENA
reset_n => count[17].ENA
reset_n => count[16].ENA
reset_n => count[15].ENA
reset_n => count[14].ENA
reset_n => count[13].ENA
reset_n => count[12].ENA
reset_n => count[11].ENA
reset_n => count[10].ENA
reset_n => count[9].ENA
reset_n => count[8].ENA
reset_n => count[7].ENA
reset_n => count[6].ENA
reset_n => count[5].ENA
reset_n => count[4].ENA
reset_n => count[3].ENA
reset_n => count[2].ENA
reset_n => count[1].ENA
reset_n => count[0].ENA
reset_n => sclk~reg0.ENA
reset_n => assert_data.ENA
reset_n => tx_buffer[15].ENA
reset_n => tx_buffer[14].ENA
reset_n => tx_buffer[13].ENA
reset_n => tx_buffer[12].ENA
reset_n => tx_buffer[11].ENA
reset_n => tx_buffer[10].ENA
reset_n => tx_buffer[9].ENA
reset_n => tx_buffer[8].ENA
reset_n => tx_buffer[7].ENA
reset_n => tx_buffer[6].ENA
reset_n => tx_buffer[5].ENA
reset_n => tx_buffer[4].ENA
reset_n => tx_buffer[3].ENA
reset_n => tx_buffer[2].ENA
reset_n => tx_buffer[1].ENA
reset_n => tx_buffer[0].ENA
reset_n => clk_toggles[5].ENA
reset_n => clk_toggles[4].ENA
reset_n => clk_toggles[3].ENA
reset_n => clk_toggles[2].ENA
reset_n => clk_toggles[1].ENA
reset_n => clk_toggles[0].ENA
reset_n => last_bit_rx[5].ENA
reset_n => last_bit_rx[4].ENA
reset_n => last_bit_rx[3].ENA
reset_n => last_bit_rx[2].ENA
reset_n => last_bit_rx[1].ENA
reset_n => last_bit_rx[0].ENA
reset_n => rx_buffer[15].ENA
reset_n => rx_buffer[14].ENA
reset_n => rx_buffer[13].ENA
reset_n => rx_buffer[12].ENA
reset_n => rx_buffer[11].ENA
reset_n => rx_buffer[10].ENA
reset_n => rx_buffer[9].ENA
reset_n => rx_buffer[8].ENA
reset_n => rx_buffer[7].ENA
reset_n => rx_buffer[6].ENA
reset_n => rx_buffer[5].ENA
reset_n => rx_buffer[4].ENA
reset_n => rx_buffer[3].ENA
reset_n => rx_buffer[2].ENA
reset_n => rx_buffer[1].ENA
enable => slave.OUTPUTSELECT
enable => slave.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => sclk.OUTPUTSELECT
enable => assert_data.OUTPUTSELECT
enable => tx_buffer.OUTPUTSELECT
enable => tx_buffer.OUTPUTSELECT
enable => tx_buffer.OUTPUTSELECT
enable => tx_buffer.OUTPUTSELECT
enable => tx_buffer.OUTPUTSELECT
enable => tx_buffer.OUTPUTSELECT
enable => tx_buffer.OUTPUTSELECT
enable => tx_buffer.OUTPUTSELECT
enable => tx_buffer.OUTPUTSELECT
enable => tx_buffer.OUTPUTSELECT
enable => tx_buffer.OUTPUTSELECT
enable => tx_buffer.OUTPUTSELECT
enable => tx_buffer.OUTPUTSELECT
enable => tx_buffer.OUTPUTSELECT
enable => tx_buffer.OUTPUTSELECT
enable => tx_buffer.OUTPUTSELECT
enable => clk_toggles.OUTPUTSELECT
enable => clk_toggles.OUTPUTSELECT
enable => clk_toggles.OUTPUTSELECT
enable => clk_toggles.OUTPUTSELECT
enable => clk_toggles.OUTPUTSELECT
enable => clk_toggles.OUTPUTSELECT
enable => last_bit_rx.OUTPUTSELECT
enable => last_bit_rx.OUTPUTSELECT
enable => last_bit_rx.OUTPUTSELECT
enable => last_bit_rx.OUTPUTSELECT
enable => last_bit_rx.OUTPUTSELECT
enable => last_bit_rx.OUTPUTSELECT
enable => busy.DATAB
enable => state.DATAB
cpol => sclk.DATAB
cpha => Add0.IN2
cpha => assert_data.DATAB
cont => process_0.IN1
cont => process_0.IN1
clk_div[0] => clk_ratio.DATAA
clk_div[0] => Equal0.IN31
clk_div[1] => clk_ratio.DATAA
clk_div[1] => Equal0.IN30
clk_div[2] => clk_ratio.DATAA
clk_div[2] => Equal0.IN29
clk_div[3] => clk_ratio.DATAA
clk_div[3] => Equal0.IN28
clk_div[4] => clk_ratio.DATAA
clk_div[4] => Equal0.IN27
clk_div[5] => clk_ratio.DATAA
clk_div[5] => Equal0.IN26
clk_div[6] => clk_ratio.DATAA
clk_div[6] => Equal0.IN25
clk_div[7] => clk_ratio.DATAA
clk_div[7] => Equal0.IN24
clk_div[8] => clk_ratio.DATAA
clk_div[8] => Equal0.IN23
clk_div[9] => clk_ratio.DATAA
clk_div[9] => Equal0.IN22
clk_div[10] => clk_ratio.DATAA
clk_div[10] => Equal0.IN21
clk_div[11] => clk_ratio.DATAA
clk_div[11] => Equal0.IN20
clk_div[12] => clk_ratio.DATAA
clk_div[12] => Equal0.IN19
clk_div[13] => clk_ratio.DATAA
clk_div[13] => Equal0.IN18
clk_div[14] => clk_ratio.DATAA
clk_div[14] => Equal0.IN17
clk_div[15] => clk_ratio.DATAA
clk_div[15] => Equal0.IN16
clk_div[16] => clk_ratio.DATAA
clk_div[16] => Equal0.IN15
clk_div[17] => clk_ratio.DATAA
clk_div[17] => Equal0.IN14
clk_div[18] => clk_ratio.DATAA
clk_div[18] => Equal0.IN13
clk_div[19] => clk_ratio.DATAA
clk_div[19] => Equal0.IN12
clk_div[20] => clk_ratio.DATAA
clk_div[20] => Equal0.IN11
clk_div[21] => clk_ratio.DATAA
clk_div[21] => Equal0.IN10
clk_div[22] => clk_ratio.DATAA
clk_div[22] => Equal0.IN9
clk_div[23] => clk_ratio.DATAA
clk_div[23] => Equal0.IN8
clk_div[24] => clk_ratio.DATAA
clk_div[24] => Equal0.IN7
clk_div[25] => clk_ratio.DATAA
clk_div[25] => Equal0.IN6
clk_div[26] => clk_ratio.DATAA
clk_div[26] => Equal0.IN5
clk_div[27] => clk_ratio.DATAA
clk_div[27] => Equal0.IN4
clk_div[28] => clk_ratio.DATAA
clk_div[28] => Equal0.IN3
clk_div[29] => clk_ratio.DATAA
clk_div[29] => Equal0.IN2
clk_div[30] => clk_ratio.DATAA
clk_div[30] => Equal0.IN1
clk_div[31] => clk_ratio.DATAA
clk_div[31] => Equal0.IN0
addr[0] => LessThan0.IN64
addr[0] => slave.DATAB
addr[1] => LessThan0.IN63
addr[1] => slave.DATAB
addr[2] => LessThan0.IN62
addr[3] => LessThan0.IN61
addr[4] => LessThan0.IN60
addr[5] => LessThan0.IN59
addr[6] => LessThan0.IN58
addr[7] => LessThan0.IN57
addr[8] => LessThan0.IN56
addr[9] => LessThan0.IN55
addr[10] => LessThan0.IN54
addr[11] => LessThan0.IN53
addr[12] => LessThan0.IN52
addr[13] => LessThan0.IN51
addr[14] => LessThan0.IN50
addr[15] => LessThan0.IN49
addr[16] => LessThan0.IN48
addr[17] => LessThan0.IN47
addr[18] => LessThan0.IN46
addr[19] => LessThan0.IN45
addr[20] => LessThan0.IN44
addr[21] => LessThan0.IN43
addr[22] => LessThan0.IN42
addr[23] => LessThan0.IN41
addr[24] => LessThan0.IN40
addr[25] => LessThan0.IN39
addr[26] => LessThan0.IN38
addr[27] => LessThan0.IN37
addr[28] => LessThan0.IN36
addr[29] => LessThan0.IN35
addr[30] => LessThan0.IN34
addr[31] => LessThan0.IN33
tx_data[0] => tx_buffer.DATAB
tx_data[0] => tx_buffer.DATAB
tx_data[1] => tx_buffer.DATAB
tx_data[1] => tx_buffer.DATAB
tx_data[2] => tx_buffer.DATAB
tx_data[2] => tx_buffer.DATAB
tx_data[3] => tx_buffer.DATAB
tx_data[3] => tx_buffer.DATAB
tx_data[4] => tx_buffer.DATAB
tx_data[4] => tx_buffer.DATAB
tx_data[5] => tx_buffer.DATAB
tx_data[5] => tx_buffer.DATAB
tx_data[6] => tx_buffer.DATAB
tx_data[6] => tx_buffer.DATAB
tx_data[7] => tx_buffer.DATAB
tx_data[7] => tx_buffer.DATAB
tx_data[8] => tx_buffer.DATAB
tx_data[8] => tx_buffer.DATAB
tx_data[9] => tx_buffer.DATAB
tx_data[9] => tx_buffer.DATAB
tx_data[10] => tx_buffer.DATAB
tx_data[10] => tx_buffer.DATAB
tx_data[11] => tx_buffer.DATAB
tx_data[11] => tx_buffer.DATAB
tx_data[12] => tx_buffer.DATAB
tx_data[12] => tx_buffer.DATAB
tx_data[13] => tx_buffer.DATAB
tx_data[13] => tx_buffer.DATAB
tx_data[14] => tx_buffer.DATAB
tx_data[14] => tx_buffer.DATAB
tx_data[15] => tx_buffer.DATAB
tx_data[15] => tx_buffer.DATAB
miso => rx_buffer.DATAB
sclk <= sclk~reg0.DB_MAX_OUTPUT_PORT_TYPE
ss_n[0] <= ss_n[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ss_n[1] <= ss_n[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ss_n[2] <= ss_n[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ss_n[3] <= ss_n[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mosi <= mosi~reg0.DB_MAX_OUTPUT_PORT_TYPE
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[0] <= rx_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[1] <= rx_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[2] <= rx_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[3] <= rx_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[4] <= rx_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[5] <= rx_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[6] <= rx_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[7] <= rx_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[8] <= rx_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[9] <= rx_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[10] <= rx_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[11] <= rx_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[12] <= rx_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[13] <= rx_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[14] <= rx_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[15] <= rx_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Z80_FPGA|Counter01_32:inst5
clock => clock.IN1
q[0] <= lpm_counter:LPM_COUNTER_component.q
q[1] <= lpm_counter:LPM_COUNTER_component.q
q[2] <= lpm_counter:LPM_COUNTER_component.q
q[3] <= lpm_counter:LPM_COUNTER_component.q
q[4] <= lpm_counter:LPM_COUNTER_component.q
q[5] <= lpm_counter:LPM_COUNTER_component.q
q[6] <= lpm_counter:LPM_COUNTER_component.q
q[7] <= lpm_counter:LPM_COUNTER_component.q
q[8] <= lpm_counter:LPM_COUNTER_component.q
q[9] <= lpm_counter:LPM_COUNTER_component.q
q[10] <= lpm_counter:LPM_COUNTER_component.q
q[11] <= lpm_counter:LPM_COUNTER_component.q
q[12] <= lpm_counter:LPM_COUNTER_component.q
q[13] <= lpm_counter:LPM_COUNTER_component.q
q[14] <= lpm_counter:LPM_COUNTER_component.q
q[15] <= lpm_counter:LPM_COUNTER_component.q
q[16] <= lpm_counter:LPM_COUNTER_component.q
q[17] <= lpm_counter:LPM_COUNTER_component.q
q[18] <= lpm_counter:LPM_COUNTER_component.q
q[19] <= lpm_counter:LPM_COUNTER_component.q
q[20] <= lpm_counter:LPM_COUNTER_component.q
q[21] <= lpm_counter:LPM_COUNTER_component.q
q[22] <= lpm_counter:LPM_COUNTER_component.q
q[23] <= lpm_counter:LPM_COUNTER_component.q
q[24] <= lpm_counter:LPM_COUNTER_component.q
q[25] <= lpm_counter:LPM_COUNTER_component.q
q[26] <= lpm_counter:LPM_COUNTER_component.q
q[27] <= lpm_counter:LPM_COUNTER_component.q
q[28] <= lpm_counter:LPM_COUNTER_component.q
q[29] <= lpm_counter:LPM_COUNTER_component.q
q[30] <= lpm_counter:LPM_COUNTER_component.q
q[31] <= lpm_counter:LPM_COUNTER_component.q


|Z80_FPGA|Counter01_32:inst5|lpm_counter:LPM_COUNTER_component
clock => cntr_rqh:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
data[13] => ~NO_FANOUT~
data[14] => ~NO_FANOUT~
data[15] => ~NO_FANOUT~
data[16] => ~NO_FANOUT~
data[17] => ~NO_FANOUT~
data[18] => ~NO_FANOUT~
data[19] => ~NO_FANOUT~
data[20] => ~NO_FANOUT~
data[21] => ~NO_FANOUT~
data[22] => ~NO_FANOUT~
data[23] => ~NO_FANOUT~
data[24] => ~NO_FANOUT~
data[25] => ~NO_FANOUT~
data[26] => ~NO_FANOUT~
data[27] => ~NO_FANOUT~
data[28] => ~NO_FANOUT~
data[29] => ~NO_FANOUT~
data[30] => ~NO_FANOUT~
data[31] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_rqh:auto_generated.q[0]
q[1] <= cntr_rqh:auto_generated.q[1]
q[2] <= cntr_rqh:auto_generated.q[2]
q[3] <= cntr_rqh:auto_generated.q[3]
q[4] <= cntr_rqh:auto_generated.q[4]
q[5] <= cntr_rqh:auto_generated.q[5]
q[6] <= cntr_rqh:auto_generated.q[6]
q[7] <= cntr_rqh:auto_generated.q[7]
q[8] <= cntr_rqh:auto_generated.q[8]
q[9] <= cntr_rqh:auto_generated.q[9]
q[10] <= cntr_rqh:auto_generated.q[10]
q[11] <= cntr_rqh:auto_generated.q[11]
q[12] <= cntr_rqh:auto_generated.q[12]
q[13] <= cntr_rqh:auto_generated.q[13]
q[14] <= cntr_rqh:auto_generated.q[14]
q[15] <= cntr_rqh:auto_generated.q[15]
q[16] <= cntr_rqh:auto_generated.q[16]
q[17] <= cntr_rqh:auto_generated.q[17]
q[18] <= cntr_rqh:auto_generated.q[18]
q[19] <= cntr_rqh:auto_generated.q[19]
q[20] <= cntr_rqh:auto_generated.q[20]
q[21] <= cntr_rqh:auto_generated.q[21]
q[22] <= cntr_rqh:auto_generated.q[22]
q[23] <= cntr_rqh:auto_generated.q[23]
q[24] <= cntr_rqh:auto_generated.q[24]
q[25] <= cntr_rqh:auto_generated.q[25]
q[26] <= cntr_rqh:auto_generated.q[26]
q[27] <= cntr_rqh:auto_generated.q[27]
q[28] <= cntr_rqh:auto_generated.q[28]
q[29] <= cntr_rqh:auto_generated.q[29]
q[30] <= cntr_rqh:auto_generated.q[30]
q[31] <= cntr_rqh:auto_generated.q[31]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Z80_FPGA|Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated
clock => counter_reg_bit[31].CLK
clock => counter_reg_bit[30].CLK
clock => counter_reg_bit[29].CLK
clock => counter_reg_bit[28].CLK
clock => counter_reg_bit[27].CLK
clock => counter_reg_bit[26].CLK
clock => counter_reg_bit[25].CLK
clock => counter_reg_bit[24].CLK
clock => counter_reg_bit[23].CLK
clock => counter_reg_bit[22].CLK
clock => counter_reg_bit[21].CLK
clock => counter_reg_bit[20].CLK
clock => counter_reg_bit[19].CLK
clock => counter_reg_bit[18].CLK
clock => counter_reg_bit[17].CLK
clock => counter_reg_bit[16].CLK
clock => counter_reg_bit[15].CLK
clock => counter_reg_bit[14].CLK
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter_reg_bit[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter_reg_bit[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= counter_reg_bit[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= counter_reg_bit[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= counter_reg_bit[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= counter_reg_bit[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= counter_reg_bit[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= counter_reg_bit[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= counter_reg_bit[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= counter_reg_bit[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= counter_reg_bit[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= counter_reg_bit[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= counter_reg_bit[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= counter_reg_bit[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= counter_reg_bit[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= counter_reg_bit[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= counter_reg_bit[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= counter_reg_bit[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= counter_reg_bit[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= counter_reg_bit[31].DB_MAX_OUTPUT_PORT_TYPE


|Z80_FPGA|74244:inst413
2Y4 <= 26.DB_MAX_OUTPUT_PORT_TYPE
2A4 => 26.DATAIN
2GN => 33.IN0
2Y3 <= 27.DB_MAX_OUTPUT_PORT_TYPE
2A3 => 27.DATAIN
2Y2 <= 31.DB_MAX_OUTPUT_PORT_TYPE
2A2 => 31.DATAIN
2Y1 <= 36.DB_MAX_OUTPUT_PORT_TYPE
2A1 => 36.DATAIN
1Y1 <= 1.DB_MAX_OUTPUT_PORT_TYPE
1A1 => 1.DATAIN
1GN => 4.IN0
1Y2 <= 6.DB_MAX_OUTPUT_PORT_TYPE
1A2 => 6.DATAIN
1Y3 <= 10.DB_MAX_OUTPUT_PORT_TYPE
1A3 => 10.DATAIN
1Y4 <= 11.DB_MAX_OUTPUT_PORT_TYPE
1A4 => 11.DATAIN


|Z80_FPGA|74373:inst18
Q8 <= 74.DB_MAX_OUTPUT_PORT_TYPE
D8 => 19.DATAIN
G => 19.LATCH_ENABLE
G => 18.LATCH_ENABLE
G => 17.LATCH_ENABLE
G => 16.LATCH_ENABLE
G => 15.LATCH_ENABLE
G => 14.LATCH_ENABLE
G => 13.LATCH_ENABLE
G => 12.LATCH_ENABLE
OEN => 1.IN0
Q7 <= 73.DB_MAX_OUTPUT_PORT_TYPE
D7 => 18.DATAIN
Q6 <= 72.DB_MAX_OUTPUT_PORT_TYPE
D6 => 17.DATAIN
Q5 <= 71.DB_MAX_OUTPUT_PORT_TYPE
D5 => 16.DATAIN
Q4 <= 70.DB_MAX_OUTPUT_PORT_TYPE
D4 => 15.DATAIN
Q3 <= 69.DB_MAX_OUTPUT_PORT_TYPE
D3 => 14.DATAIN
Q2 <= 68.DB_MAX_OUTPUT_PORT_TYPE
D2 => 13.DATAIN
Q1 <= 67.DB_MAX_OUTPUT_PORT_TYPE
D1 => 12.DATAIN


|Z80_FPGA|74244:inst452
2Y4 <= 26.DB_MAX_OUTPUT_PORT_TYPE
2A4 => 26.DATAIN
2GN => 33.IN0
2Y3 <= 27.DB_MAX_OUTPUT_PORT_TYPE
2A3 => 27.DATAIN
2Y2 <= 31.DB_MAX_OUTPUT_PORT_TYPE
2A2 => 31.DATAIN
2Y1 <= 36.DB_MAX_OUTPUT_PORT_TYPE
2A1 => 36.DATAIN
1Y1 <= 1.DB_MAX_OUTPUT_PORT_TYPE
1A1 => 1.DATAIN
1GN => 4.IN0
1Y2 <= 6.DB_MAX_OUTPUT_PORT_TYPE
1A2 => 6.DATAIN
1Y3 <= 10.DB_MAX_OUTPUT_PORT_TYPE
1A3 => 10.DATAIN
1Y4 <= 11.DB_MAX_OUTPUT_PORT_TYPE
1A4 => 11.DATAIN


|Z80_FPGA|74244:inst469
2Y4 <= 26.DB_MAX_OUTPUT_PORT_TYPE
2A4 => 26.DATAIN
2GN => 33.IN0
2Y3 <= 27.DB_MAX_OUTPUT_PORT_TYPE
2A3 => 27.DATAIN
2Y2 <= 31.DB_MAX_OUTPUT_PORT_TYPE
2A2 => 31.DATAIN
2Y1 <= 36.DB_MAX_OUTPUT_PORT_TYPE
2A1 => 36.DATAIN
1Y1 <= 1.DB_MAX_OUTPUT_PORT_TYPE
1A1 => 1.DATAIN
1GN => 4.IN0
1Y2 <= 6.DB_MAX_OUTPUT_PORT_TYPE
1A2 => 6.DATAIN
1Y3 <= 10.DB_MAX_OUTPUT_PORT_TYPE
1A3 => 10.DATAIN
1Y4 <= 11.DB_MAX_OUTPUT_PORT_TYPE
1A4 => 11.DATAIN


|Z80_FPGA|spi_master:inst490
clock => rx_buffer[0].CLK
clock => rx_buffer[1].CLK
clock => rx_buffer[2].CLK
clock => rx_buffer[3].CLK
clock => rx_buffer[4].CLK
clock => rx_buffer[5].CLK
clock => rx_buffer[6].CLK
clock => rx_buffer[7].CLK
clock => last_bit_rx[0].CLK
clock => last_bit_rx[1].CLK
clock => last_bit_rx[2].CLK
clock => last_bit_rx[3].CLK
clock => last_bit_rx[4].CLK
clock => clk_toggles[0].CLK
clock => clk_toggles[1].CLK
clock => clk_toggles[2].CLK
clock => clk_toggles[3].CLK
clock => clk_toggles[4].CLK
clock => tx_buffer[0].CLK
clock => tx_buffer[1].CLK
clock => tx_buffer[2].CLK
clock => tx_buffer[3].CLK
clock => tx_buffer[4].CLK
clock => tx_buffer[5].CLK
clock => tx_buffer[6].CLK
clock => tx_buffer[7].CLK
clock => assert_data.CLK
clock => sclk~reg0.CLK
clock => count[0].CLK
clock => count[1].CLK
clock => count[2].CLK
clock => count[3].CLK
clock => count[4].CLK
clock => count[5].CLK
clock => count[6].CLK
clock => count[7].CLK
clock => count[8].CLK
clock => count[9].CLK
clock => count[10].CLK
clock => count[11].CLK
clock => count[12].CLK
clock => count[13].CLK
clock => count[14].CLK
clock => count[15].CLK
clock => count[16].CLK
clock => count[17].CLK
clock => count[18].CLK
clock => count[19].CLK
clock => count[20].CLK
clock => count[21].CLK
clock => count[22].CLK
clock => count[23].CLK
clock => count[24].CLK
clock => count[25].CLK
clock => count[26].CLK
clock => count[27].CLK
clock => count[28].CLK
clock => count[29].CLK
clock => count[30].CLK
clock => count[31].CLK
clock => clk_ratio[0].CLK
clock => clk_ratio[1].CLK
clock => clk_ratio[2].CLK
clock => clk_ratio[3].CLK
clock => clk_ratio[4].CLK
clock => clk_ratio[5].CLK
clock => clk_ratio[6].CLK
clock => clk_ratio[7].CLK
clock => clk_ratio[8].CLK
clock => clk_ratio[9].CLK
clock => clk_ratio[10].CLK
clock => clk_ratio[11].CLK
clock => clk_ratio[12].CLK
clock => clk_ratio[13].CLK
clock => clk_ratio[14].CLK
clock => clk_ratio[15].CLK
clock => clk_ratio[16].CLK
clock => clk_ratio[17].CLK
clock => clk_ratio[18].CLK
clock => clk_ratio[19].CLK
clock => clk_ratio[20].CLK
clock => clk_ratio[21].CLK
clock => clk_ratio[22].CLK
clock => clk_ratio[23].CLK
clock => clk_ratio[24].CLK
clock => clk_ratio[25].CLK
clock => clk_ratio[26].CLK
clock => clk_ratio[27].CLK
clock => clk_ratio[28].CLK
clock => clk_ratio[29].CLK
clock => clk_ratio[30].CLK
clock => clk_ratio[31].CLK
clock => slave[0].CLK
clock => continue.CLK
clock => state.CLK
clock => rx_data[0]~reg0.CLK
clock => rx_data[1]~reg0.CLK
clock => rx_data[2]~reg0.CLK
clock => rx_data[3]~reg0.CLK
clock => rx_data[4]~reg0.CLK
clock => rx_data[5]~reg0.CLK
clock => rx_data[6]~reg0.CLK
clock => rx_data[7]~reg0.CLK
clock => mosi~reg0.CLK
clock => mosi~en.CLK
clock => ss_n[0]~reg0.CLK
clock => ss_n[1]~reg0.CLK
clock => busy~reg0.CLK
reset_n => state.ACLR
reset_n => rx_data[0]~reg0.ACLR
reset_n => rx_data[1]~reg0.ACLR
reset_n => rx_data[2]~reg0.ACLR
reset_n => rx_data[3]~reg0.ACLR
reset_n => rx_data[4]~reg0.ACLR
reset_n => rx_data[5]~reg0.ACLR
reset_n => rx_data[6]~reg0.ACLR
reset_n => rx_data[7]~reg0.ACLR
reset_n => mosi~en.ACLR
reset_n => ss_n[0]~reg0.PRESET
reset_n => ss_n[1]~reg0.PRESET
reset_n => busy~reg0.PRESET
reset_n => rx_buffer[0].ENA
reset_n => continue.ENA
reset_n => slave[0].ENA
reset_n => clk_ratio[31].ENA
reset_n => clk_ratio[30].ENA
reset_n => clk_ratio[29].ENA
reset_n => clk_ratio[28].ENA
reset_n => clk_ratio[27].ENA
reset_n => clk_ratio[26].ENA
reset_n => clk_ratio[25].ENA
reset_n => clk_ratio[24].ENA
reset_n => clk_ratio[23].ENA
reset_n => clk_ratio[22].ENA
reset_n => clk_ratio[21].ENA
reset_n => clk_ratio[20].ENA
reset_n => clk_ratio[19].ENA
reset_n => clk_ratio[18].ENA
reset_n => clk_ratio[17].ENA
reset_n => clk_ratio[16].ENA
reset_n => clk_ratio[15].ENA
reset_n => clk_ratio[14].ENA
reset_n => clk_ratio[13].ENA
reset_n => clk_ratio[12].ENA
reset_n => clk_ratio[11].ENA
reset_n => clk_ratio[10].ENA
reset_n => clk_ratio[9].ENA
reset_n => clk_ratio[8].ENA
reset_n => clk_ratio[7].ENA
reset_n => clk_ratio[6].ENA
reset_n => clk_ratio[5].ENA
reset_n => clk_ratio[4].ENA
reset_n => clk_ratio[3].ENA
reset_n => clk_ratio[2].ENA
reset_n => clk_ratio[1].ENA
reset_n => clk_ratio[0].ENA
reset_n => count[31].ENA
reset_n => count[30].ENA
reset_n => count[29].ENA
reset_n => count[28].ENA
reset_n => count[27].ENA
reset_n => count[26].ENA
reset_n => count[25].ENA
reset_n => count[24].ENA
reset_n => count[23].ENA
reset_n => count[22].ENA
reset_n => count[21].ENA
reset_n => count[20].ENA
reset_n => count[19].ENA
reset_n => count[18].ENA
reset_n => count[17].ENA
reset_n => count[16].ENA
reset_n => count[15].ENA
reset_n => count[14].ENA
reset_n => count[13].ENA
reset_n => count[12].ENA
reset_n => count[11].ENA
reset_n => count[10].ENA
reset_n => count[9].ENA
reset_n => count[8].ENA
reset_n => count[7].ENA
reset_n => count[6].ENA
reset_n => count[5].ENA
reset_n => count[4].ENA
reset_n => count[3].ENA
reset_n => count[2].ENA
reset_n => count[1].ENA
reset_n => count[0].ENA
reset_n => sclk~reg0.ENA
reset_n => assert_data.ENA
reset_n => tx_buffer[7].ENA
reset_n => tx_buffer[6].ENA
reset_n => tx_buffer[5].ENA
reset_n => tx_buffer[4].ENA
reset_n => tx_buffer[3].ENA
reset_n => tx_buffer[2].ENA
reset_n => tx_buffer[1].ENA
reset_n => tx_buffer[0].ENA
reset_n => clk_toggles[4].ENA
reset_n => clk_toggles[3].ENA
reset_n => clk_toggles[2].ENA
reset_n => clk_toggles[1].ENA
reset_n => clk_toggles[0].ENA
reset_n => last_bit_rx[4].ENA
reset_n => last_bit_rx[3].ENA
reset_n => last_bit_rx[2].ENA
reset_n => last_bit_rx[1].ENA
reset_n => last_bit_rx[0].ENA
reset_n => rx_buffer[7].ENA
reset_n => rx_buffer[6].ENA
reset_n => rx_buffer[5].ENA
reset_n => rx_buffer[4].ENA
reset_n => rx_buffer[3].ENA
reset_n => rx_buffer[2].ENA
reset_n => rx_buffer[1].ENA
enable => slave.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => clk_ratio.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => count.OUTPUTSELECT
enable => sclk.OUTPUTSELECT
enable => assert_data.OUTPUTSELECT
enable => tx_buffer.OUTPUTSELECT
enable => tx_buffer.OUTPUTSELECT
enable => tx_buffer.OUTPUTSELECT
enable => tx_buffer.OUTPUTSELECT
enable => tx_buffer.OUTPUTSELECT
enable => tx_buffer.OUTPUTSELECT
enable => tx_buffer.OUTPUTSELECT
enable => tx_buffer.OUTPUTSELECT
enable => clk_toggles.OUTPUTSELECT
enable => clk_toggles.OUTPUTSELECT
enable => clk_toggles.OUTPUTSELECT
enable => clk_toggles.OUTPUTSELECT
enable => clk_toggles.OUTPUTSELECT
enable => last_bit_rx.OUTPUTSELECT
enable => last_bit_rx.OUTPUTSELECT
enable => last_bit_rx.OUTPUTSELECT
enable => last_bit_rx.OUTPUTSELECT
enable => last_bit_rx.OUTPUTSELECT
enable => busy.DATAB
enable => state.DATAB
cpol => sclk.DATAB
cpha => Add0.IN2
cpha => assert_data.DATAB
cont => process_0.IN1
cont => process_0.IN1
clk_div[0] => clk_ratio.DATAA
clk_div[0] => Equal0.IN31
clk_div[1] => clk_ratio.DATAA
clk_div[1] => Equal0.IN30
clk_div[2] => clk_ratio.DATAA
clk_div[2] => Equal0.IN29
clk_div[3] => clk_ratio.DATAA
clk_div[3] => Equal0.IN28
clk_div[4] => clk_ratio.DATAA
clk_div[4] => Equal0.IN27
clk_div[5] => clk_ratio.DATAA
clk_div[5] => Equal0.IN26
clk_div[6] => clk_ratio.DATAA
clk_div[6] => Equal0.IN25
clk_div[7] => clk_ratio.DATAA
clk_div[7] => Equal0.IN24
clk_div[8] => clk_ratio.DATAA
clk_div[8] => Equal0.IN23
clk_div[9] => clk_ratio.DATAA
clk_div[9] => Equal0.IN22
clk_div[10] => clk_ratio.DATAA
clk_div[10] => Equal0.IN21
clk_div[11] => clk_ratio.DATAA
clk_div[11] => Equal0.IN20
clk_div[12] => clk_ratio.DATAA
clk_div[12] => Equal0.IN19
clk_div[13] => clk_ratio.DATAA
clk_div[13] => Equal0.IN18
clk_div[14] => clk_ratio.DATAA
clk_div[14] => Equal0.IN17
clk_div[15] => clk_ratio.DATAA
clk_div[15] => Equal0.IN16
clk_div[16] => clk_ratio.DATAA
clk_div[16] => Equal0.IN15
clk_div[17] => clk_ratio.DATAA
clk_div[17] => Equal0.IN14
clk_div[18] => clk_ratio.DATAA
clk_div[18] => Equal0.IN13
clk_div[19] => clk_ratio.DATAA
clk_div[19] => Equal0.IN12
clk_div[20] => clk_ratio.DATAA
clk_div[20] => Equal0.IN11
clk_div[21] => clk_ratio.DATAA
clk_div[21] => Equal0.IN10
clk_div[22] => clk_ratio.DATAA
clk_div[22] => Equal0.IN9
clk_div[23] => clk_ratio.DATAA
clk_div[23] => Equal0.IN8
clk_div[24] => clk_ratio.DATAA
clk_div[24] => Equal0.IN7
clk_div[25] => clk_ratio.DATAA
clk_div[25] => Equal0.IN6
clk_div[26] => clk_ratio.DATAA
clk_div[26] => Equal0.IN5
clk_div[27] => clk_ratio.DATAA
clk_div[27] => Equal0.IN4
clk_div[28] => clk_ratio.DATAA
clk_div[28] => Equal0.IN3
clk_div[29] => clk_ratio.DATAA
clk_div[29] => Equal0.IN2
clk_div[30] => clk_ratio.DATAA
clk_div[30] => Equal0.IN1
clk_div[31] => clk_ratio.DATAA
clk_div[31] => Equal0.IN0
addr[0] => LessThan0.IN64
addr[0] => slave.DATAB
addr[1] => LessThan0.IN63
addr[2] => LessThan0.IN62
addr[3] => LessThan0.IN61
addr[4] => LessThan0.IN60
addr[5] => LessThan0.IN59
addr[6] => LessThan0.IN58
addr[7] => LessThan0.IN57
addr[8] => LessThan0.IN56
addr[9] => LessThan0.IN55
addr[10] => LessThan0.IN54
addr[11] => LessThan0.IN53
addr[12] => LessThan0.IN52
addr[13] => LessThan0.IN51
addr[14] => LessThan0.IN50
addr[15] => LessThan0.IN49
addr[16] => LessThan0.IN48
addr[17] => LessThan0.IN47
addr[18] => LessThan0.IN46
addr[19] => LessThan0.IN45
addr[20] => LessThan0.IN44
addr[21] => LessThan0.IN43
addr[22] => LessThan0.IN42
addr[23] => LessThan0.IN41
addr[24] => LessThan0.IN40
addr[25] => LessThan0.IN39
addr[26] => LessThan0.IN38
addr[27] => LessThan0.IN37
addr[28] => LessThan0.IN36
addr[29] => LessThan0.IN35
addr[30] => LessThan0.IN34
addr[31] => LessThan0.IN33
tx_data[0] => tx_buffer.DATAB
tx_data[0] => tx_buffer.DATAB
tx_data[1] => tx_buffer.DATAB
tx_data[1] => tx_buffer.DATAB
tx_data[2] => tx_buffer.DATAB
tx_data[2] => tx_buffer.DATAB
tx_data[3] => tx_buffer.DATAB
tx_data[3] => tx_buffer.DATAB
tx_data[4] => tx_buffer.DATAB
tx_data[4] => tx_buffer.DATAB
tx_data[5] => tx_buffer.DATAB
tx_data[5] => tx_buffer.DATAB
tx_data[6] => tx_buffer.DATAB
tx_data[6] => tx_buffer.DATAB
tx_data[7] => tx_buffer.DATAB
tx_data[7] => tx_buffer.DATAB
miso => rx_buffer.DATAB
sclk <= sclk~reg0.DB_MAX_OUTPUT_PORT_TYPE
ss_n[0] <= ss_n[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ss_n[1] <= ss_n[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mosi <= mosi.DB_MAX_OUTPUT_PORT_TYPE
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[0] <= rx_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[1] <= rx_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[2] <= rx_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[3] <= rx_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[4] <= rx_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[5] <= rx_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[6] <= rx_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[7] <= rx_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Z80_FPGA|21mux:inst479
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Z80_FPGA|74244:inst472
2Y4 <= 26.DB_MAX_OUTPUT_PORT_TYPE
2A4 => 26.DATAIN
2GN => 33.IN0
2Y3 <= 27.DB_MAX_OUTPUT_PORT_TYPE
2A3 => 27.DATAIN
2Y2 <= 31.DB_MAX_OUTPUT_PORT_TYPE
2A2 => 31.DATAIN
2Y1 <= 36.DB_MAX_OUTPUT_PORT_TYPE
2A1 => 36.DATAIN
1Y1 <= 1.DB_MAX_OUTPUT_PORT_TYPE
1A1 => 1.DATAIN
1GN => 4.IN0
1Y2 <= 6.DB_MAX_OUTPUT_PORT_TYPE
1A2 => 6.DATAIN
1Y3 <= 10.DB_MAX_OUTPUT_PORT_TYPE
1A3 => 10.DATAIN
1Y4 <= 11.DB_MAX_OUTPUT_PORT_TYPE
1A4 => 11.DATAIN


|Z80_FPGA|74373:inst117
Q8 <= 74.DB_MAX_OUTPUT_PORT_TYPE
D8 => 19.DATAIN
G => 19.LATCH_ENABLE
G => 18.LATCH_ENABLE
G => 17.LATCH_ENABLE
G => 16.LATCH_ENABLE
G => 15.LATCH_ENABLE
G => 14.LATCH_ENABLE
G => 13.LATCH_ENABLE
G => 12.LATCH_ENABLE
OEN => 1.IN0
Q7 <= 73.DB_MAX_OUTPUT_PORT_TYPE
D7 => 18.DATAIN
Q6 <= 72.DB_MAX_OUTPUT_PORT_TYPE
D6 => 17.DATAIN
Q5 <= 71.DB_MAX_OUTPUT_PORT_TYPE
D5 => 16.DATAIN
Q4 <= 70.DB_MAX_OUTPUT_PORT_TYPE
D4 => 15.DATAIN
Q3 <= 69.DB_MAX_OUTPUT_PORT_TYPE
D3 => 14.DATAIN
Q2 <= 68.DB_MAX_OUTPUT_PORT_TYPE
D2 => 13.DATAIN
Q1 <= 67.DB_MAX_OUTPUT_PORT_TYPE
D1 => 12.DATAIN


|Z80_FPGA|Counter01_32:inst250
clock => clock.IN1
q[0] <= lpm_counter:LPM_COUNTER_component.q
q[1] <= lpm_counter:LPM_COUNTER_component.q
q[2] <= lpm_counter:LPM_COUNTER_component.q
q[3] <= lpm_counter:LPM_COUNTER_component.q
q[4] <= lpm_counter:LPM_COUNTER_component.q
q[5] <= lpm_counter:LPM_COUNTER_component.q
q[6] <= lpm_counter:LPM_COUNTER_component.q
q[7] <= lpm_counter:LPM_COUNTER_component.q
q[8] <= lpm_counter:LPM_COUNTER_component.q
q[9] <= lpm_counter:LPM_COUNTER_component.q
q[10] <= lpm_counter:LPM_COUNTER_component.q
q[11] <= lpm_counter:LPM_COUNTER_component.q
q[12] <= lpm_counter:LPM_COUNTER_component.q
q[13] <= lpm_counter:LPM_COUNTER_component.q
q[14] <= lpm_counter:LPM_COUNTER_component.q
q[15] <= lpm_counter:LPM_COUNTER_component.q
q[16] <= lpm_counter:LPM_COUNTER_component.q
q[17] <= lpm_counter:LPM_COUNTER_component.q
q[18] <= lpm_counter:LPM_COUNTER_component.q
q[19] <= lpm_counter:LPM_COUNTER_component.q
q[20] <= lpm_counter:LPM_COUNTER_component.q
q[21] <= lpm_counter:LPM_COUNTER_component.q
q[22] <= lpm_counter:LPM_COUNTER_component.q
q[23] <= lpm_counter:LPM_COUNTER_component.q
q[24] <= lpm_counter:LPM_COUNTER_component.q
q[25] <= lpm_counter:LPM_COUNTER_component.q
q[26] <= lpm_counter:LPM_COUNTER_component.q
q[27] <= lpm_counter:LPM_COUNTER_component.q
q[28] <= lpm_counter:LPM_COUNTER_component.q
q[29] <= lpm_counter:LPM_COUNTER_component.q
q[30] <= lpm_counter:LPM_COUNTER_component.q
q[31] <= lpm_counter:LPM_COUNTER_component.q


|Z80_FPGA|Counter01_32:inst250|lpm_counter:LPM_COUNTER_component
clock => cntr_rqh:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
data[13] => ~NO_FANOUT~
data[14] => ~NO_FANOUT~
data[15] => ~NO_FANOUT~
data[16] => ~NO_FANOUT~
data[17] => ~NO_FANOUT~
data[18] => ~NO_FANOUT~
data[19] => ~NO_FANOUT~
data[20] => ~NO_FANOUT~
data[21] => ~NO_FANOUT~
data[22] => ~NO_FANOUT~
data[23] => ~NO_FANOUT~
data[24] => ~NO_FANOUT~
data[25] => ~NO_FANOUT~
data[26] => ~NO_FANOUT~
data[27] => ~NO_FANOUT~
data[28] => ~NO_FANOUT~
data[29] => ~NO_FANOUT~
data[30] => ~NO_FANOUT~
data[31] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_rqh:auto_generated.q[0]
q[1] <= cntr_rqh:auto_generated.q[1]
q[2] <= cntr_rqh:auto_generated.q[2]
q[3] <= cntr_rqh:auto_generated.q[3]
q[4] <= cntr_rqh:auto_generated.q[4]
q[5] <= cntr_rqh:auto_generated.q[5]
q[6] <= cntr_rqh:auto_generated.q[6]
q[7] <= cntr_rqh:auto_generated.q[7]
q[8] <= cntr_rqh:auto_generated.q[8]
q[9] <= cntr_rqh:auto_generated.q[9]
q[10] <= cntr_rqh:auto_generated.q[10]
q[11] <= cntr_rqh:auto_generated.q[11]
q[12] <= cntr_rqh:auto_generated.q[12]
q[13] <= cntr_rqh:auto_generated.q[13]
q[14] <= cntr_rqh:auto_generated.q[14]
q[15] <= cntr_rqh:auto_generated.q[15]
q[16] <= cntr_rqh:auto_generated.q[16]
q[17] <= cntr_rqh:auto_generated.q[17]
q[18] <= cntr_rqh:auto_generated.q[18]
q[19] <= cntr_rqh:auto_generated.q[19]
q[20] <= cntr_rqh:auto_generated.q[20]
q[21] <= cntr_rqh:auto_generated.q[21]
q[22] <= cntr_rqh:auto_generated.q[22]
q[23] <= cntr_rqh:auto_generated.q[23]
q[24] <= cntr_rqh:auto_generated.q[24]
q[25] <= cntr_rqh:auto_generated.q[25]
q[26] <= cntr_rqh:auto_generated.q[26]
q[27] <= cntr_rqh:auto_generated.q[27]
q[28] <= cntr_rqh:auto_generated.q[28]
q[29] <= cntr_rqh:auto_generated.q[29]
q[30] <= cntr_rqh:auto_generated.q[30]
q[31] <= cntr_rqh:auto_generated.q[31]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Z80_FPGA|Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated
clock => counter_reg_bit[31].CLK
clock => counter_reg_bit[30].CLK
clock => counter_reg_bit[29].CLK
clock => counter_reg_bit[28].CLK
clock => counter_reg_bit[27].CLK
clock => counter_reg_bit[26].CLK
clock => counter_reg_bit[25].CLK
clock => counter_reg_bit[24].CLK
clock => counter_reg_bit[23].CLK
clock => counter_reg_bit[22].CLK
clock => counter_reg_bit[21].CLK
clock => counter_reg_bit[20].CLK
clock => counter_reg_bit[19].CLK
clock => counter_reg_bit[18].CLK
clock => counter_reg_bit[17].CLK
clock => counter_reg_bit[16].CLK
clock => counter_reg_bit[15].CLK
clock => counter_reg_bit[14].CLK
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter_reg_bit[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter_reg_bit[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= counter_reg_bit[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= counter_reg_bit[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= counter_reg_bit[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= counter_reg_bit[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= counter_reg_bit[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= counter_reg_bit[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= counter_reg_bit[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= counter_reg_bit[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= counter_reg_bit[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= counter_reg_bit[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= counter_reg_bit[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= counter_reg_bit[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= counter_reg_bit[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= counter_reg_bit[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= counter_reg_bit[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= counter_reg_bit[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= counter_reg_bit[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= counter_reg_bit[31].DB_MAX_OUTPUT_PORT_TYPE


