// Seed: 2577397230
module module_0 (
    output tri id_0,
    input supply0 id_1,
    input supply0 id_2,
    output supply1 id_3,
    input wor id_4,
    input tri0 id_5,
    input wand id_6,
    input wand id_7,
    input wire id_8,
    output uwire id_9,
    input tri1 id_10,
    output tri id_11,
    output wand id_12,
    output tri0 id_13,
    output supply1 id_14,
    input supply0 id_15,
    input uwire id_16,
    output wire id_17,
    input tri id_18,
    input wire id_19,
    output wire id_20,
    input supply1 id_21,
    input supply1 id_22,
    input supply1 id_23,
    output wire id_24,
    output wor id_25,
    input tri1 id_26,
    input tri1 id_27
    , id_29
);
  uwire id_30;
  wire  id_31;
  wire  id_32;
  wire id_33, id_34;
  wire id_35;
  assign id_0 = id_30 - id_27 && 1'b0;
  assign module_1.id_5 = 0;
  id_36(
      1'b0, 1, 1
  );
endmodule
module module_1 (
    input tri id_0,
    output wor id_1,
    output uwire id_2,
    input wand id_3
    , id_12,
    input tri0 id_4,
    output tri id_5,
    input wor id_6,
    input supply1 id_7,
    input tri0 id_8,
    output tri id_9,
    input tri id_10
);
  wire id_13;
  module_0 modCall_1 (
      id_2,
      id_7,
      id_8,
      id_5,
      id_8,
      id_8,
      id_7,
      id_10,
      id_10,
      id_5,
      id_10,
      id_1,
      id_2,
      id_5,
      id_5,
      id_7,
      id_7,
      id_9,
      id_7,
      id_4,
      id_9,
      id_6,
      id_0,
      id_10,
      id_9,
      id_1,
      id_7,
      id_3
  );
endmodule
