<profile>

<section name = "Vivado HLS Report for 'normalize_array_array_ap_fixed_5u_config20_s'" level="0">
<item name = "Date">Sun Nov 14 10:24:38 2021
</item>
<item name = "Version">2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)</item>
<item name = "Project">myproject_prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00, 4.264, 0.62</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">3, 3, 1, 1, function</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 125, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 5, 295, 10, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 108, -</column>
<column name="Register">-, -, 146, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 2, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="myproject_axi_mul_14s_11ns_24_2_1_U2120">myproject_axi_mul_14s_11ns_24_2_1, 0, 1, 59, 2, 0</column>
<column name="myproject_axi_mul_14s_11ns_24_2_1_U2121">myproject_axi_mul_14s_11ns_24_2_1, 0, 1, 59, 2, 0</column>
<column name="myproject_axi_mul_14s_11ns_24_2_1_U2124">myproject_axi_mul_14s_11ns_24_2_1, 0, 1, 59, 2, 0</column>
<column name="myproject_axi_mul_14s_12ns_24_2_1_U2122">myproject_axi_mul_14s_12ns_24_2_1, 0, 1, 59, 2, 0</column>
<column name="myproject_axi_mul_14s_12ns_24_2_1_U2123">myproject_axi_mul_14s_12ns_24_2_1, 0, 1, 59, 2, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln1192_1_fu_385_p2">+, 0, 0, 23, 16, 12</column>
<column name="add_ln1192_2_fu_409_p2">+, 0, 0, 23, 16, 12</column>
<column name="add_ln1192_3_fu_433_p2">+, 0, 0, 23, 16, 14</column>
<column name="add_ln1192_4_fu_457_p2">+, 0, 0, 23, 16, 12</column>
<column name="add_ln1192_fu_361_p2">+, 0, 0, 23, 16, 12</column>
<column name="io_acc_block_signal_op5">and, 0, 0, 2, 1, 1</column>
<column name="io_acc_block_signal_op60">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1_pp0_stage0_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done">9, 2, 1, 2</column>
<column name="data_V_data_0_V_blk_n">9, 2, 1, 2</column>
<column name="data_V_data_1_V_blk_n">9, 2, 1, 2</column>
<column name="data_V_data_2_V_blk_n">9, 2, 1, 2</column>
<column name="data_V_data_3_V_blk_n">9, 2, 1, 2</column>
<column name="data_V_data_4_V_blk_n">9, 2, 1, 2</column>
<column name="real_start">9, 2, 1, 2</column>
<column name="res_V_data_0_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_1_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_2_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_3_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_4_V_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="tmp_3_reg_524">14, 0, 14, 0</column>
<column name="tmp_4_reg_529">14, 0, 14, 0</column>
<column name="tmp_5_reg_534">14, 0, 14, 0</column>
<column name="tmp_6_reg_539">14, 0, 14, 0</column>
<column name="tmp_7_reg_544">14, 0, 14, 0</column>
<column name="tmp_data_V_56_0_reg_474">14, 0, 14, 0</column>
<column name="tmp_data_V_56_1_reg_479">14, 0, 14, 0</column>
<column name="tmp_data_V_56_2_reg_484">14, 0, 14, 0</column>
<column name="tmp_data_V_56_3_reg_489">14, 0, 14, 0</column>
<column name="tmp_data_V_56_4_reg_494">14, 0, 14, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, normalize&lt;array,array&lt;ap_fixed,5u&gt;,config20&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, normalize&lt;array,array&lt;ap_fixed,5u&gt;,config20&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, normalize&lt;array,array&lt;ap_fixed,5u&gt;,config20&gt;, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, normalize&lt;array,array&lt;ap_fixed,5u&gt;,config20&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, normalize&lt;array,array&lt;ap_fixed,5u&gt;,config20&gt;, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, normalize&lt;array,array&lt;ap_fixed,5u&gt;,config20&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, normalize&lt;array,array&lt;ap_fixed,5u&gt;,config20&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, normalize&lt;array,array&lt;ap_fixed,5u&gt;,config20&gt;, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, normalize&lt;array,array&lt;ap_fixed,5u&gt;,config20&gt;, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, normalize&lt;array,array&lt;ap_fixed,5u&gt;,config20&gt;, return value</column>
<column name="data_V_data_0_V_dout">in, 14, ap_fifo, data_V_data_0_V, pointer</column>
<column name="data_V_data_0_V_empty_n">in, 1, ap_fifo, data_V_data_0_V, pointer</column>
<column name="data_V_data_0_V_read">out, 1, ap_fifo, data_V_data_0_V, pointer</column>
<column name="data_V_data_1_V_dout">in, 14, ap_fifo, data_V_data_1_V, pointer</column>
<column name="data_V_data_1_V_empty_n">in, 1, ap_fifo, data_V_data_1_V, pointer</column>
<column name="data_V_data_1_V_read">out, 1, ap_fifo, data_V_data_1_V, pointer</column>
<column name="data_V_data_2_V_dout">in, 14, ap_fifo, data_V_data_2_V, pointer</column>
<column name="data_V_data_2_V_empty_n">in, 1, ap_fifo, data_V_data_2_V, pointer</column>
<column name="data_V_data_2_V_read">out, 1, ap_fifo, data_V_data_2_V, pointer</column>
<column name="data_V_data_3_V_dout">in, 14, ap_fifo, data_V_data_3_V, pointer</column>
<column name="data_V_data_3_V_empty_n">in, 1, ap_fifo, data_V_data_3_V, pointer</column>
<column name="data_V_data_3_V_read">out, 1, ap_fifo, data_V_data_3_V, pointer</column>
<column name="data_V_data_4_V_dout">in, 14, ap_fifo, data_V_data_4_V, pointer</column>
<column name="data_V_data_4_V_empty_n">in, 1, ap_fifo, data_V_data_4_V, pointer</column>
<column name="data_V_data_4_V_read">out, 1, ap_fifo, data_V_data_4_V, pointer</column>
<column name="res_V_data_0_V_din">out, 14, ap_fifo, res_V_data_0_V, pointer</column>
<column name="res_V_data_0_V_full_n">in, 1, ap_fifo, res_V_data_0_V, pointer</column>
<column name="res_V_data_0_V_write">out, 1, ap_fifo, res_V_data_0_V, pointer</column>
<column name="res_V_data_1_V_din">out, 14, ap_fifo, res_V_data_1_V, pointer</column>
<column name="res_V_data_1_V_full_n">in, 1, ap_fifo, res_V_data_1_V, pointer</column>
<column name="res_V_data_1_V_write">out, 1, ap_fifo, res_V_data_1_V, pointer</column>
<column name="res_V_data_2_V_din">out, 14, ap_fifo, res_V_data_2_V, pointer</column>
<column name="res_V_data_2_V_full_n">in, 1, ap_fifo, res_V_data_2_V, pointer</column>
<column name="res_V_data_2_V_write">out, 1, ap_fifo, res_V_data_2_V, pointer</column>
<column name="res_V_data_3_V_din">out, 14, ap_fifo, res_V_data_3_V, pointer</column>
<column name="res_V_data_3_V_full_n">in, 1, ap_fifo, res_V_data_3_V, pointer</column>
<column name="res_V_data_3_V_write">out, 1, ap_fifo, res_V_data_3_V, pointer</column>
<column name="res_V_data_4_V_din">out, 14, ap_fifo, res_V_data_4_V, pointer</column>
<column name="res_V_data_4_V_full_n">in, 1, ap_fifo, res_V_data_4_V, pointer</column>
<column name="res_V_data_4_V_write">out, 1, ap_fifo, res_V_data_4_V, pointer</column>
</table>
</item>
</section>
</profile>
