$date
	Sat Aug 08 20:48:45 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testebench $end
$var wire 1 ! out8 $end
$var wire 1 " out7 $end
$var wire 1 # out6 $end
$var wire 1 $ out5 $end
$var wire 1 % out4 $end
$var wire 1 & out3 $end
$var wire 1 ' out2 $end
$var wire 1 ( out1 $end
$var reg 1 ) p1 $end
$var reg 1 * p10 $end
$var reg 1 + p11 $end
$var reg 1 , p12 $end
$var reg 1 - p13 $end
$var reg 1 . p14 $end
$var reg 1 / p2 $end
$var reg 1 0 p3 $end
$var reg 1 1 p4 $end
$var reg 1 2 p5 $end
$var reg 1 3 p6 $end
$var reg 1 4 p7 $end
$var reg 1 5 p8 $end
$var reg 1 6 p9 $end
$scope module G1 $end
$var wire 1 ) A $end
$var wire 1 / B $end
$var wire 1 0 C $end
$var wire 1 7 NA $end
$var wire 1 8 NB $end
$var wire 1 9 NC $end
$var wire 1 : W1 $end
$var wire 1 ; W2 $end
$var wire 1 < W3 $end
$var wire 1 ( Y $end
$upscope $end
$scope module G2 $end
$var wire 1 ) A $end
$var wire 1 / B $end
$var wire 1 0 C $end
$var wire 1 ' Y $end
$upscope $end
$scope module G3 $end
$var wire 1 1 A $end
$var wire 1 2 B $end
$var wire 1 3 C $end
$var wire 1 4 D $end
$var wire 1 = NA $end
$var wire 1 > NB $end
$var wire 1 ? NC $end
$var wire 1 @ ND $end
$var wire 1 A W1 $end
$var wire 1 B W2 $end
$var wire 1 C W3 $end
$var wire 1 D W4 $end
$var wire 1 E W5 $end
$var wire 1 F W6 $end
$var wire 1 G W7 $end
$var wire 1 H W8 $end
$var wire 1 & Y $end
$upscope $end
$scope module G4 $end
$var wire 1 1 A $end
$var wire 1 2 B $end
$var wire 1 3 C $end
$var wire 1 4 D $end
$var wire 1 I NB $end
$var wire 1 J ND $end
$var wire 1 K W1 $end
$var wire 1 L W2 $end
$var wire 1 M W3 $end
$var wire 1 % Y $end
$upscope $end
$scope module OP1 $end
$var wire 1 5 A $end
$var wire 1 6 B $end
$var wire 1 * C $end
$var wire 1 + D $end
$var wire 1 $ Y $end
$upscope $end
$scope module OP2 $end
$var wire 1 , A $end
$var wire 1 - B $end
$var wire 1 . C $end
$var wire 1 " Y $end
$upscope $end
$scope module OP3 $end
$var wire 1 5 A $end
$var wire 1 6 B $end
$var wire 1 * C $end
$var wire 1 + D $end
$var wire 1 # Y $end
$upscope $end
$scope module OP4 $end
$var wire 1 , A $end
$var wire 1 - B $end
$var wire 1 . C $end
$var wire 1 ! Y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
xM
xL
xK
xJ
xI
xH
xG
xF
xE
xD
xC
xB
xA
x@
x?
x>
x=
x<
x;
x:
x9
x8
x7
x6
x5
x4
x3
x2
x1
x0
x/
x.
x-
x,
x+
x*
x)
x(
x'
x&
x%
x$
x#
x"
x!
$end
#1
1(
1;
1:
19
18
1'
17
0<
00
0/
0)
#2
0(
0:
0;
09
10
#3
1(
1:
19
08
0'
00
1/
#4
0(
0:
09
10
#5
1(
1;
19
18
1'
07
00
0/
1)
#6
0;
09
1<
10
#7
0(
19
0<
08
0'
00
1/
#8
1(
09
1<
10
#9
1%
1&
1K
1A
1@
1J
1?
0B
1>
0C
0D
1I
1=
0E
0F
0G
0H
0L
0M
04
03
02
01
#10
0&
0%
0A
0K
0@
0J
14
#11
1%
1K
1@
1J
0?
04
13
#12
1&
0%
0K
0@
1B
0J
14
#13
0&
1@
1J
1?
0B
0>
0I
04
03
12
#14
1&
0@
1C
0J
14
#15
1&
1D
1@
0C
1J
0?
04
13
#16
0&
0D
0@
0J
14
#17
1%
1K
1@
1J
1?
1>
1I
0=
04
03
02
11
#18
1&
0%
0K
0@
1G
0J
14
#19
1&
1H
1K
1%
1@
0G
1J
0?
1M
04
13
#20
0&
0H
0K
0@
0J
14
#21
1&
1E
1@
1J
1?
0M
0>
0I
1L
04
03
12
#22
0&
0E
0@
0J
14
#23
1@
1J
0?
1M
04
13
#24
1&
0@
1F
0J
14
#25
1$
0#
0+
0*
06
05
#26
0$
1#
1+
#27
0#
0+
1*
#28
1+
#29
1#
0+
0*
16
#30
1+
#31
0+
1*
#32
1+
#33
1$
0#
0+
0*
06
15
#34
1#
1+
#35
0#
0+
1*
#36
1#
1+
#37
1$
0+
0*
16
#38
1+
#39
0+
1*
#40
0$
1+
#41
1!
1"
0.
0-
0,
#42
0!
1.
#43
0"
1!
0.
1-
#44
1"
1.
#45
0!
0.
0-
1,
#46
1.
#47
0"
1!
0.
1-
#48
1"
1.
#49
