Analysis & Synthesis report for CPU
Mon Oct 18 01:24:31 2021
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for imem:my_imem|altsyncram:altsyncram_component|altsyncram_mi91:auto_generated
 15. Source assignments for dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_1eh1:auto_generated
 16. Parameter Settings for User Entity Instance: imem:my_imem|altsyncram:altsyncram_component
 17. Parameter Settings for User Entity Instance: dmem:my_dmem|altsyncram:altsyncram_component
 18. altsyncram Parameter Settings by Entity Instance
 19. Port Connectivity Checks: "processor:my_processor|alu:Alu"
 20. Port Connectivity Checks: "processor:my_processor|control:Control"
 21. Port Connectivity Checks: "processor:my_processor"
 22. Port Connectivity Checks: "dmem:my_dmem"
 23. Post-Synthesis Netlist Statistics for Top Partition
 24. Elapsed Time Per Partition
 25. Analysis & Synthesis Messages
 26. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Oct 18 01:24:31 2021       ;
; Quartus Prime Version              ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                      ; CPU                                         ;
; Top-level Entity Name              ; skeleton                                    ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 2,452                                       ;
;     Total combinational functions  ; 1,492                                       ;
;     Dedicated logic registers      ; 1,006                                       ;
; Total registers                    ; 1006                                        ;
; Total pins                         ; 182                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 131,072                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; skeleton           ; CPU                ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                              ;
+----------------------------------+-----------------+----------------------------------+-----------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                      ; Library ;
+----------------------------------+-----------------+----------------------------------+-----------------------------------------------------------------------------------+---------+
; add_test.mif                     ; yes             ; User Memory Initialization File  ; C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/add_test.mif            ;         ;
; mux_32.v                         ; yes             ; User Verilog HDL File            ; C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/mux_32.v                ;         ;
; alu.v                            ; yes             ; User Verilog HDL File            ; C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/alu.v                   ;         ;
; regfile.v                        ; yes             ; User Verilog HDL File            ; C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v               ;         ;
; skeleton.v                       ; yes             ; User Verilog HDL File            ; C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/skeleton.v              ;         ;
; processor.v                      ; yes             ; User Verilog HDL File            ; C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/processor.v             ;         ;
; imem.v                           ; yes             ; User Wizard-Generated File       ; C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/imem.v                  ;         ;
; dmem.v                           ; yes             ; User Wizard-Generated File       ; C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/dmem.v                  ;         ;
; pc_counter.v                     ; yes             ; User Verilog HDL File            ; C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/pc_counter.v            ;         ;
; frequency_divider_by2.v          ; yes             ; User Verilog HDL File            ; C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/frequency_divider_by2.v ;         ;
; dmem.mif                         ; yes             ; User Memory Initialization File  ; C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/dmem.mif                ;         ;
; control.v                        ; yes             ; User Verilog HDL File            ; C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/control.v               ;         ;
; sign_extension.v                 ; yes             ; User Verilog HDL File            ; C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/sign_extension.v        ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                     ; d:/softwares/quartus/quartus/libraries/megafunctions/altsyncram.tdf               ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                     ; d:/softwares/quartus/quartus/libraries/megafunctions/stratix_ram_block.inc        ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                     ; d:/softwares/quartus/quartus/libraries/megafunctions/lpm_mux.inc                  ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                     ; d:/softwares/quartus/quartus/libraries/megafunctions/lpm_decode.inc               ;         ;
; aglobal160.inc                   ; yes             ; Megafunction                     ; d:/softwares/quartus/quartus/libraries/megafunctions/aglobal160.inc               ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                     ; d:/softwares/quartus/quartus/libraries/megafunctions/a_rdenreg.inc                ;         ;
; altrom.inc                       ; yes             ; Megafunction                     ; d:/softwares/quartus/quartus/libraries/megafunctions/altrom.inc                   ;         ;
; altram.inc                       ; yes             ; Megafunction                     ; d:/softwares/quartus/quartus/libraries/megafunctions/altram.inc                   ;         ;
; altdpram.inc                     ; yes             ; Megafunction                     ; d:/softwares/quartus/quartus/libraries/megafunctions/altdpram.inc                 ;         ;
; db/altsyncram_mi91.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/db/altsyncram_mi91.tdf  ;         ;
; db/altsyncram_1eh1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/db/altsyncram_1eh1.tdf  ;         ;
+----------------------------------+-----------------+----------------------------------+-----------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                          ;
+---------------------------------------------+----------------------------------------+
; Resource                                    ; Usage                                  ;
+---------------------------------------------+----------------------------------------+
; Estimated Total logic elements              ; 2,452                                  ;
;                                             ;                                        ;
; Total combinational functions               ; 1492                                   ;
; Logic element usage by number of LUT inputs ;                                        ;
;     -- 4 input functions                    ; 1362                                   ;
;     -- 3 input functions                    ; 84                                     ;
;     -- <=2 input functions                  ; 46                                     ;
;                                             ;                                        ;
; Logic elements by mode                      ;                                        ;
;     -- normal mode                          ; 1450                                   ;
;     -- arithmetic mode                      ; 42                                     ;
;                                             ;                                        ;
; Total registers                             ; 1006                                   ;
;     -- Dedicated logic registers            ; 1006                                   ;
;     -- I/O registers                        ; 0                                      ;
;                                             ;                                        ;
; I/O pins                                    ; 182                                    ;
; Total memory bits                           ; 131072                                 ;
;                                             ;                                        ;
; Embedded Multiplier 9-bit elements          ; 0                                      ;
;                                             ;                                        ;
; Maximum fan-out node                        ; frequency_divider_by2:frediv_2|out_clk ;
; Maximum fan-out                             ; 1007                                   ;
; Total fan-out                               ; 10593                                  ;
; Average fan-out                             ; 3.66                                   ;
+---------------------------------------------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                  ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------+-----------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                   ; Entity Name           ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------+-----------------------+--------------+
; |skeleton                                 ; 1492 (0)          ; 1006 (0)     ; 131072      ; 0            ; 0       ; 0         ; 182  ; 0            ; |skeleton                                                                             ; skeleton              ; work         ;
;    |frequency_divider_by2:frediv_1|       ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|frequency_divider_by2:frediv_1                                              ; frequency_divider_by2 ; work         ;
;    |frequency_divider_by2:frediv_2|       ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|frequency_divider_by2:frediv_2                                              ; frequency_divider_by2 ; work         ;
;    |imem:my_imem|                         ; 0 (0)             ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|imem:my_imem                                                                ; imem                  ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|imem:my_imem|altsyncram:altsyncram_component                                ; altsyncram            ; work         ;
;          |altsyncram_mi91:auto_generated| ; 0 (0)             ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_mi91:auto_generated ; altsyncram_mi91       ; work         ;
;    |processor:my_processor|               ; 736 (0)           ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor                                                      ; processor             ; work         ;
;       |alu:Alu|                           ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|alu:Alu                                              ; alu                   ; work         ;
;       |control:Control|                   ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|control:Control                                      ; control               ; work         ;
;       |mux_32:Sign_extention_mux_32|      ; 688 (688)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|mux_32:Sign_extention_mux_32                         ; mux_32                ; work         ;
;       |pc_counter:Pc_counter|             ; 12 (12)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|pc_counter:Pc_counter                                ; pc_counter            ; work         ;
;    |regfile:my_regfile|                   ; 754 (754)         ; 992 (992)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile                                                          ; regfile               ; work         ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------+-----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                         ;
+----------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+--------------+
; Name                                                                                   ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF          ;
+----------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+--------------+
; imem:my_imem|altsyncram:altsyncram_component|altsyncram_mi91:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 4096         ; 32           ; --           ; --           ; 131072 ; add_test.mif ;
+----------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+--------------+


+----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                    ;
+--------+--------------+---------+--------------+--------------+------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance        ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------+-----------------+
; Altera ; RAM: 1-PORT  ; 16.0    ; N/A          ; N/A          ; |skeleton|dmem:my_dmem ; dmem.v          ;
; Altera ; ROM: 1-PORT  ; 16.0    ; N/A          ; N/A          ; |skeleton|imem:my_imem ; imem.v          ;
+--------+--------------+---------+--------------+--------------+------------------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                           ;
+----------------------------------------------------+-------------------------------------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal                             ; Free of Timing Hazards ;
+----------------------------------------------------+-------------------------------------------------+------------------------+
; processor:my_processor|control:Control|ALUinB      ; processor:my_processor|control:Control|WideNor0 ; yes                    ;
; Number of user-specified and inferred latches = 1  ;                                                 ;                        ;
+----------------------------------------------------+-------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                   ;
+----------------------------------------+---------------------------------------------+
; Register name                          ; Reason for Removal                          ;
+----------------------------------------+---------------------------------------------+
; regfile:my_regfile|registers[0][0]     ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][1]     ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][2]     ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][3]     ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][4]     ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][5]     ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][6]     ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][7]     ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][8]     ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][9]     ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][10]    ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][11]    ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][12]    ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][13]    ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][14]    ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][15]    ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][16]    ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][17]    ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][18]    ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][19]    ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][20]    ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][21]    ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][22]    ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][23]    ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][24]    ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][25]    ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][26]    ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][27]    ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][28]    ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][29]    ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][30]    ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][31]    ; Stuck at GND due to stuck port clock_enable ;
; Total Number of Removed Registers = 32 ;                                             ;
+----------------------------------------+---------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1006  ;
; Number of registers using Synchronous Clear  ; 12    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 992   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 992   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------+
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |skeleton|regfile:my_regfile|Mux19                                    ;
; 33:1               ; 15 bits   ; 330 LEs       ; 330 LEs              ; 0 LEs                  ; No         ; |skeleton|processor:my_processor|mux_32:Sign_extention_mux_32|out[18] ;
; 33:1               ; 17 bits   ; 374 LEs       ; 374 LEs              ; 0 LEs                  ; No         ; |skeleton|processor:my_processor|mux_32:Sign_extention_mux_32|out[1]  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for imem:my_imem|altsyncram:altsyncram_component|altsyncram_mi91:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_1eh1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: imem:my_imem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; ROM                  ; Untyped                       ;
; WIDTH_A                            ; 32                   ; Signed Integer                ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 1                    ; Untyped                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; add_test.mif         ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_mi91      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dmem:my_dmem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                       ;
; WIDTH_A                            ; 32                   ; Signed Integer                ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 1                    ; Untyped                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; dmem.mif             ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_1eh1      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                         ;
+-------------------------------------------+----------------------------------------------+
; Name                                      ; Value                                        ;
+-------------------------------------------+----------------------------------------------+
; Number of entity instances                ; 2                                            ;
; Entity Instance                           ; imem:my_imem|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                          ;
;     -- WIDTH_A                            ; 32                                           ;
;     -- NUMWORDS_A                         ; 4096                                         ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                       ;
;     -- WIDTH_B                            ; 1                                            ;
;     -- NUMWORDS_B                         ; 1                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ;
; Entity Instance                           ; dmem:my_dmem|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                  ;
;     -- WIDTH_A                            ; 32                                           ;
;     -- NUMWORDS_A                         ; 4096                                         ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                       ;
;     -- WIDTH_B                            ; 1                                            ;
;     -- NUMWORDS_B                         ; 1                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ;
+-------------------------------------------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|alu:Alu"                                                               ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; ctrl_ALUopcode ; Input  ; Info     ; Stuck at GND                                                                        ;
; isNotEqual     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; isLessThan     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; overflow       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|control:Control"                                              ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; BR    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; JP    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; DMwe  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Rwd   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Rdst  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ALUop ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor"                                                                     ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; address_dmem ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wren         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "dmem:my_dmem"             ;
+---------+--------+----------+------------------------+
; Port    ; Type   ; Severity ; Details                ;
+---------+--------+----------+------------------------+
; address ; Input  ; Info     ; Explicitly unconnected ;
; data    ; Input  ; Info     ; Explicitly unconnected ;
; wren    ; Input  ; Info     ; Explicitly unconnected ;
; q       ; Output ; Info     ; Explicitly unconnected ;
+---------+--------+----------+------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 182                         ;
; cycloneiii_ff         ; 1006                        ;
;     ENA CLR           ; 992                         ;
;     SCLR              ; 12                          ;
;     plain             ; 2                           ;
; cycloneiii_io_obuf    ; 32                          ;
; cycloneiii_lcell_comb ; 1496                        ;
;     arith             ; 42                          ;
;         2 data inputs ; 11                          ;
;         3 data inputs ; 31                          ;
;     normal            ; 1454                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 34                          ;
;         3 data inputs ; 53                          ;
;         4 data inputs ; 1362                        ;
; cycloneiii_ram_block  ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 10.10                       ;
; Average LUT depth     ; 7.04                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Mon Oct 18 01:24:21 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file mux_32.v
    Info (12023): Found entity 1: mux_32 File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/mux_32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_2.v
    Info (12023): Found entity 1: mux_2 File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/mux_2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_5.v
    Info (12023): Found entity 1: mux_5 File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/mux_5.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: alu File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/alu.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file regfile.v
    Info (12023): Found entity 1: regfile File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file skeleton.v
    Info (12023): Found entity 1: skeleton File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/skeleton.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file processor.v
    Info (12023): Found entity 1: processor File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/processor.v Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file imem.v
    Info (12023): Found entity 1: imem File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/imem.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file dmem.v
    Info (12023): Found entity 1: dmem File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/dmem.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file test.v
    Info (12023): Found entity 1: test File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/test.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file pc_counter.v
    Info (12023): Found entity 1: pc_counter File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/pc_counter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file frequency_divider_by2.v
    Info (12023): Found entity 1: frequency_divider_by2 File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/frequency_divider_by2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file control.v
    Info (12023): Found entity 1: control File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/control.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sign_extension.v
    Info (12023): Found entity 1: sign_extension File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/sign_extension.v Line: 1
Info (12127): Elaborating entity "skeleton" for the top level hierarchy
Info (12128): Elaborating entity "frequency_divider_by2" for hierarchy "frequency_divider_by2:frediv_1" File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/skeleton.v Line: 32
Info (12128): Elaborating entity "imem" for hierarchy "imem:my_imem" File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/skeleton.v Line: 73
Info (12128): Elaborating entity "altsyncram" for hierarchy "imem:my_imem|altsyncram:altsyncram_component" File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/imem.v Line: 82
Info (12130): Elaborated megafunction instantiation "imem:my_imem|altsyncram:altsyncram_component" File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/imem.v Line: 82
Info (12133): Instantiated megafunction "imem:my_imem|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/imem.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "add_test.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mi91.tdf
    Info (12023): Found entity 1: altsyncram_mi91 File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/db/altsyncram_mi91.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_mi91" for hierarchy "imem:my_imem|altsyncram:altsyncram_component|altsyncram_mi91:auto_generated" File: d:/softwares/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "dmem" for hierarchy "dmem:my_dmem" File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/skeleton.v Line: 88
Info (12128): Elaborating entity "altsyncram" for hierarchy "dmem:my_dmem|altsyncram:altsyncram_component" File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/dmem.v Line: 86
Info (12130): Elaborated megafunction instantiation "dmem:my_dmem|altsyncram:altsyncram_component" File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/dmem.v Line: 86
Info (12133): Instantiated megafunction "dmem:my_dmem|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/dmem.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "dmem.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1eh1.tdf
    Info (12023): Found entity 1: altsyncram_1eh1 File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/db/altsyncram_1eh1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_1eh1" for hierarchy "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_1eh1:auto_generated" File: d:/softwares/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "regfile" for hierarchy "regfile:my_regfile" File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/skeleton.v Line: 106
Info (12128): Elaborating entity "processor" for hierarchy "processor:my_processor" File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/skeleton.v Line: 139
Warning (10034): Output port "address_dmem" at processor.v(88) has no driver File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/processor.v Line: 88
Warning (10034): Output port "data" at processor.v(89) has no driver File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/processor.v Line: 89
Warning (10034): Output port "wren" at processor.v(90) has no driver File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/processor.v Line: 90
Info (12128): Elaborating entity "pc_counter" for hierarchy "processor:my_processor|pc_counter:Pc_counter" File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/processor.v Line: 119
Warning (10230): Verilog HDL assignment warning at pc_counter.v(13): truncated value with size 32 to match size of target (12) File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/pc_counter.v Line: 13
Info (12128): Elaborating entity "control" for hierarchy "processor:my_processor|control:Control" File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/processor.v Line: 126
Warning (10270): Verilog HDL Case Statement warning at control.v(14): incomplete case statement has no default case item File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/control.v Line: 14
Warning (10240): Verilog HDL Always Construct warning at control.v(13): inferring latch(es) for variable "BR", which holds its previous value in one or more paths through the always construct File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/control.v Line: 13
Warning (10240): Verilog HDL Always Construct warning at control.v(13): inferring latch(es) for variable "JP", which holds its previous value in one or more paths through the always construct File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/control.v Line: 13
Warning (10240): Verilog HDL Always Construct warning at control.v(13): inferring latch(es) for variable "DMwe", which holds its previous value in one or more paths through the always construct File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/control.v Line: 13
Warning (10240): Verilog HDL Always Construct warning at control.v(13): inferring latch(es) for variable "Rwd", which holds its previous value in one or more paths through the always construct File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/control.v Line: 13
Warning (10240): Verilog HDL Always Construct warning at control.v(13): inferring latch(es) for variable "ALUop", which holds its previous value in one or more paths through the always construct File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/control.v Line: 13
Warning (10240): Verilog HDL Always Construct warning at control.v(13): inferring latch(es) for variable "ALUinB", which holds its previous value in one or more paths through the always construct File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/control.v Line: 13
Warning (10240): Verilog HDL Always Construct warning at control.v(13): inferring latch(es) for variable "Rdst", which holds its previous value in one or more paths through the always construct File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/control.v Line: 13
Warning (10240): Verilog HDL Always Construct warning at control.v(13): inferring latch(es) for variable "Rwe", which holds its previous value in one or more paths through the always construct File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/control.v Line: 13
Info (10041): Inferred latch for "Rwe" at control.v(13) File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/control.v Line: 13
Info (10041): Inferred latch for "Rdst" at control.v(13) File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/control.v Line: 13
Info (10041): Inferred latch for "ALUinB" at control.v(13) File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/control.v Line: 13
Info (10041): Inferred latch for "ALUop" at control.v(13) File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/control.v Line: 13
Info (10041): Inferred latch for "Rwd" at control.v(13) File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/control.v Line: 13
Info (10041): Inferred latch for "DMwe" at control.v(13) File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/control.v Line: 13
Info (10041): Inferred latch for "JP" at control.v(13) File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/control.v Line: 13
Info (10041): Inferred latch for "BR" at control.v(13) File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/control.v Line: 13
Info (12128): Elaborating entity "sign_extension" for hierarchy "processor:my_processor|sign_extension:Sign_extension" File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/processor.v Line: 146
Info (12128): Elaborating entity "mux_32" for hierarchy "processor:my_processor|mux_32:Sign_extention_mux_32" File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/processor.v Line: 153
Info (12128): Elaborating entity "alu" for hierarchy "processor:my_processor|alu:Alu" File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/processor.v Line: 168
Warning (10270): Verilog HDL Case Statement warning at alu.v(25): incomplete case statement has no default case item File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/alu.v Line: 25
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_1eh1:auto_generated|q_a[0]" File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/db/altsyncram_1eh1.tdf Line: 37
        Warning (14320): Synthesized away node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_1eh1:auto_generated|q_a[1]" File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/db/altsyncram_1eh1.tdf Line: 62
        Warning (14320): Synthesized away node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_1eh1:auto_generated|q_a[2]" File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/db/altsyncram_1eh1.tdf Line: 87
        Warning (14320): Synthesized away node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_1eh1:auto_generated|q_a[3]" File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/db/altsyncram_1eh1.tdf Line: 112
        Warning (14320): Synthesized away node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_1eh1:auto_generated|q_a[4]" File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/db/altsyncram_1eh1.tdf Line: 137
        Warning (14320): Synthesized away node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_1eh1:auto_generated|q_a[5]" File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/db/altsyncram_1eh1.tdf Line: 162
        Warning (14320): Synthesized away node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_1eh1:auto_generated|q_a[6]" File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/db/altsyncram_1eh1.tdf Line: 187
        Warning (14320): Synthesized away node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_1eh1:auto_generated|q_a[7]" File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/db/altsyncram_1eh1.tdf Line: 212
        Warning (14320): Synthesized away node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_1eh1:auto_generated|q_a[8]" File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/db/altsyncram_1eh1.tdf Line: 237
        Warning (14320): Synthesized away node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_1eh1:auto_generated|q_a[9]" File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/db/altsyncram_1eh1.tdf Line: 262
        Warning (14320): Synthesized away node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_1eh1:auto_generated|q_a[10]" File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/db/altsyncram_1eh1.tdf Line: 287
        Warning (14320): Synthesized away node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_1eh1:auto_generated|q_a[11]" File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/db/altsyncram_1eh1.tdf Line: 312
        Warning (14320): Synthesized away node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_1eh1:auto_generated|q_a[12]" File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/db/altsyncram_1eh1.tdf Line: 337
        Warning (14320): Synthesized away node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_1eh1:auto_generated|q_a[13]" File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/db/altsyncram_1eh1.tdf Line: 362
        Warning (14320): Synthesized away node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_1eh1:auto_generated|q_a[14]" File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/db/altsyncram_1eh1.tdf Line: 387
        Warning (14320): Synthesized away node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_1eh1:auto_generated|q_a[15]" File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/db/altsyncram_1eh1.tdf Line: 412
        Warning (14320): Synthesized away node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_1eh1:auto_generated|q_a[16]" File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/db/altsyncram_1eh1.tdf Line: 437
        Warning (14320): Synthesized away node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_1eh1:auto_generated|q_a[17]" File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/db/altsyncram_1eh1.tdf Line: 462
        Warning (14320): Synthesized away node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_1eh1:auto_generated|q_a[18]" File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/db/altsyncram_1eh1.tdf Line: 487
        Warning (14320): Synthesized away node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_1eh1:auto_generated|q_a[19]" File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/db/altsyncram_1eh1.tdf Line: 512
        Warning (14320): Synthesized away node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_1eh1:auto_generated|q_a[20]" File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/db/altsyncram_1eh1.tdf Line: 537
        Warning (14320): Synthesized away node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_1eh1:auto_generated|q_a[21]" File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/db/altsyncram_1eh1.tdf Line: 562
        Warning (14320): Synthesized away node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_1eh1:auto_generated|q_a[22]" File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/db/altsyncram_1eh1.tdf Line: 587
        Warning (14320): Synthesized away node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_1eh1:auto_generated|q_a[23]" File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/db/altsyncram_1eh1.tdf Line: 612
        Warning (14320): Synthesized away node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_1eh1:auto_generated|q_a[24]" File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/db/altsyncram_1eh1.tdf Line: 637
        Warning (14320): Synthesized away node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_1eh1:auto_generated|q_a[25]" File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/db/altsyncram_1eh1.tdf Line: 662
        Warning (14320): Synthesized away node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_1eh1:auto_generated|q_a[26]" File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/db/altsyncram_1eh1.tdf Line: 687
        Warning (14320): Synthesized away node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_1eh1:auto_generated|q_a[27]" File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/db/altsyncram_1eh1.tdf Line: 712
        Warning (14320): Synthesized away node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_1eh1:auto_generated|q_a[28]" File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/db/altsyncram_1eh1.tdf Line: 737
        Warning (14320): Synthesized away node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_1eh1:auto_generated|q_a[29]" File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/db/altsyncram_1eh1.tdf Line: 762
        Warning (14320): Synthesized away node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_1eh1:auto_generated|q_a[30]" File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/db/altsyncram_1eh1.tdf Line: 787
        Warning (14320): Synthesized away node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_1eh1:auto_generated|q_a[31]" File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/db/altsyncram_1eh1.tdf Line: 812
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegB[31]" feeding internal logic into a wire File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v Line: 9
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegB[30]" feeding internal logic into a wire File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v Line: 9
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegB[29]" feeding internal logic into a wire File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v Line: 9
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegB[28]" feeding internal logic into a wire File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v Line: 9
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegB[27]" feeding internal logic into a wire File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v Line: 9
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegB[26]" feeding internal logic into a wire File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v Line: 9
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegB[25]" feeding internal logic into a wire File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v Line: 9
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegB[24]" feeding internal logic into a wire File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v Line: 9
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegB[23]" feeding internal logic into a wire File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v Line: 9
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegB[22]" feeding internal logic into a wire File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v Line: 9
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegB[21]" feeding internal logic into a wire File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v Line: 9
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegB[20]" feeding internal logic into a wire File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v Line: 9
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegB[19]" feeding internal logic into a wire File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v Line: 9
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegB[18]" feeding internal logic into a wire File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v Line: 9
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegB[17]" feeding internal logic into a wire File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v Line: 9
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegB[16]" feeding internal logic into a wire File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v Line: 9
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegB[15]" feeding internal logic into a wire File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v Line: 9
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegB[14]" feeding internal logic into a wire File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v Line: 9
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegB[13]" feeding internal logic into a wire File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v Line: 9
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegB[12]" feeding internal logic into a wire File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v Line: 9
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegB[11]" feeding internal logic into a wire File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v Line: 9
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegB[10]" feeding internal logic into a wire File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v Line: 9
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegB[9]" feeding internal logic into a wire File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v Line: 9
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegB[8]" feeding internal logic into a wire File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v Line: 9
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegB[7]" feeding internal logic into a wire File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v Line: 9
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegB[6]" feeding internal logic into a wire File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v Line: 9
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegB[5]" feeding internal logic into a wire File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v Line: 9
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegB[4]" feeding internal logic into a wire File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v Line: 9
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegB[3]" feeding internal logic into a wire File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v Line: 9
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegB[2]" feeding internal logic into a wire File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v Line: 9
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegB[1]" feeding internal logic into a wire File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v Line: 9
    Warning (13049): Converted tri-state buffer "regfile:my_regfile|data_readRegB[0]" feeding internal logic into a wire File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v Line: 9
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegA[0]" to the node "processor:my_processor|alu:Alu|Add0" into an OR gate File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegA[1]" to the node "processor:my_processor|alu:Alu|Add0" into an OR gate File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegA[2]" to the node "processor:my_processor|alu:Alu|Add0" into an OR gate File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegA[3]" to the node "processor:my_processor|alu:Alu|Add0" into an OR gate File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegA[4]" to the node "processor:my_processor|alu:Alu|Add0" into an OR gate File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegA[5]" to the node "processor:my_processor|alu:Alu|Add0" into an OR gate File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegA[6]" to the node "processor:my_processor|alu:Alu|Add0" into an OR gate File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegA[7]" to the node "processor:my_processor|alu:Alu|Add0" into an OR gate File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegA[8]" to the node "processor:my_processor|alu:Alu|Add0" into an OR gate File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegA[9]" to the node "processor:my_processor|alu:Alu|Add0" into an OR gate File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegA[10]" to the node "processor:my_processor|alu:Alu|Add0" into an OR gate File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegA[11]" to the node "processor:my_processor|alu:Alu|Add0" into an OR gate File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegA[12]" to the node "processor:my_processor|alu:Alu|Add0" into an OR gate File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegA[13]" to the node "processor:my_processor|alu:Alu|Add0" into an OR gate File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegA[14]" to the node "processor:my_processor|alu:Alu|Add0" into an OR gate File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegA[15]" to the node "processor:my_processor|alu:Alu|Add0" into an OR gate File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegA[16]" to the node "processor:my_processor|alu:Alu|Add0" into an OR gate File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegA[17]" to the node "processor:my_processor|alu:Alu|Add0" into an OR gate File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegA[18]" to the node "processor:my_processor|alu:Alu|Add0" into an OR gate File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegA[19]" to the node "processor:my_processor|alu:Alu|Add0" into an OR gate File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegA[20]" to the node "processor:my_processor|alu:Alu|Add0" into an OR gate File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegA[21]" to the node "processor:my_processor|alu:Alu|Add0" into an OR gate File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegA[22]" to the node "processor:my_processor|alu:Alu|Add0" into an OR gate File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegA[23]" to the node "processor:my_processor|alu:Alu|Add0" into an OR gate File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegA[24]" to the node "processor:my_processor|alu:Alu|Add0" into an OR gate File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegA[25]" to the node "processor:my_processor|alu:Alu|Add0" into an OR gate File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegA[26]" to the node "processor:my_processor|alu:Alu|Add0" into an OR gate File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegA[27]" to the node "processor:my_processor|alu:Alu|Add0" into an OR gate File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegA[28]" to the node "processor:my_processor|alu:Alu|Add0" into an OR gate File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegA[29]" to the node "processor:my_processor|alu:Alu|Add0" into an OR gate File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegA[30]" to the node "processor:my_processor|alu:Alu|Add0" into an OR gate File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegA[31]" to the node "processor:my_processor|alu:Alu|Add0" into an OR gate File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v Line: 9
Warning (13012): Latch processor:my_processor|control:Control|ALUinB has unsafe behavior File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/control.v Line: 10
    Warning (13013): Ports D and ENA on the latch are fed by the same signal imem:my_imem|altsyncram:altsyncram_component|altsyncram_mi91:auto_generated|q_a[27] File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/db/altsyncram_mi91.tdf Line: 32
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ctrl_writeEnable_test" is stuck at VCC File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/skeleton.v Line: 50
    Warning (13410): Pin "operandB_test[16]" is stuck at GND File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/skeleton.v Line: 55
    Warning (13410): Pin "operandB_test[17]" is stuck at GND File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/skeleton.v Line: 55
    Warning (13410): Pin "operandB_test[18]" is stuck at GND File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/skeleton.v Line: 55
    Warning (13410): Pin "operandB_test[19]" is stuck at GND File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/skeleton.v Line: 55
    Warning (13410): Pin "operandB_test[20]" is stuck at GND File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/skeleton.v Line: 55
    Warning (13410): Pin "operandB_test[21]" is stuck at GND File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/skeleton.v Line: 55
    Warning (13410): Pin "operandB_test[22]" is stuck at GND File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/skeleton.v Line: 55
    Warning (13410): Pin "operandB_test[23]" is stuck at GND File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/skeleton.v Line: 55
    Warning (13410): Pin "operandB_test[24]" is stuck at GND File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/skeleton.v Line: 55
    Warning (13410): Pin "operandB_test[25]" is stuck at GND File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/skeleton.v Line: 55
    Warning (13410): Pin "operandB_test[26]" is stuck at GND File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/skeleton.v Line: 55
    Warning (13410): Pin "operandB_test[27]" is stuck at GND File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/skeleton.v Line: 55
    Warning (13410): Pin "operandB_test[28]" is stuck at GND File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/skeleton.v Line: 55
    Warning (13410): Pin "operandB_test[29]" is stuck at GND File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/skeleton.v Line: 55
    Warning (13410): Pin "operandB_test[30]" is stuck at GND File: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/skeleton.v Line: 55
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/output_files/CPU.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2698 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 180 output pins
    Info (21061): Implemented 2484 logic cells
    Info (21064): Implemented 32 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 134 warnings
    Info: Peak virtual memory: 5009 megabytes
    Info: Processing ended: Mon Oct 18 01:24:31 2021
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:17


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/output_files/CPU.map.smsg.


