module top_module (
    input clk,
    input d, 
    input ar,   // asynchronous reset
    output q);



    always @(posedge clk or posedge ar) begin
        if (ar) 
            q <= 1'b0;    // async reset
        else 
            q <= d;    // normal D flip-flop
    end

endmodule
