Classic Timing Analyzer report for vga
Sat Nov 27 15:42:32 2010
Quartus II Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Classic Timing Analyzer Deprecation
  3. Timing Analyzer Summary
  4. Timing Analyzer Settings
  5. Clock Settings Summary
  6. Parallel Compilation
  7. Clock Setup: 'clock'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



---------------------------------------
; Classic Timing Analyzer Deprecation ;
---------------------------------------
Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                         ;
+------------------------------+-------+---------------+----------------------------------+--------------+-----------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From         ; To              ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+--------------+-----------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 6.945 ns                         ; reset        ; sig_out[8]      ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 18.959 ns                        ; pixel_pom[0] ; signal_b[4]     ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -3.936 ns                        ; reset        ; ram_address[0]  ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A   ; None          ; 111.93 MHz ( period = 8.934 ns ) ; znak_v[0]    ; ram_address[12] ; clock      ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;              ;                 ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+--------------+-----------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------+-----------------------------------------------------+-------------------+---------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From              ; To                                                                                                            ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------+---------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 111.93 MHz ( period = 8.934 ns )                    ; znak_v[0]         ; ram_address[12]                                                                                               ; clock      ; clock    ; None                        ; None                      ; 4.254 ns                ;
; N/A                                     ; 112.83 MHz ( period = 8.863 ns )                    ; znak_v[0]         ; ram_address[11]                                                                                               ; clock      ; clock    ; None                        ; None                      ; 4.183 ns                ;
; N/A                                     ; 113.74 MHz ( period = 8.792 ns )                    ; znak_v[0]         ; ram_address[10]                                                                                               ; clock      ; clock    ; None                        ; None                      ; 4.112 ns                ;
; N/A                                     ; 114.31 MHz ( period = 8.748 ns )                    ; znak_v[1]         ; ram_address[12]                                                                                               ; clock      ; clock    ; None                        ; None                      ; 4.068 ns                ;
; N/A                                     ; 114.67 MHz ( period = 8.721 ns )                    ; znak_v[0]         ; ram_address[9]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 4.041 ns                ;
; N/A                                     ; 114.82 MHz ( period = 8.709 ns )                    ; znak_v[2]         ; ram_address[12]                                                                                               ; clock      ; clock    ; None                        ; None                      ; 4.029 ns                ;
; N/A                                     ; 115.25 MHz ( period = 8.677 ns )                    ; znak_v[1]         ; ram_address[11]                                                                                               ; clock      ; clock    ; None                        ; None                      ; 3.997 ns                ;
; N/A                                     ; 115.77 MHz ( period = 8.638 ns )                    ; znak_v[2]         ; ram_address[11]                                                                                               ; clock      ; clock    ; None                        ; None                      ; 3.958 ns                ;
; N/A                                     ; 116.25 MHz ( period = 8.602 ns )                    ; znak_v[3]         ; ram_address[12]                                                                                               ; clock      ; clock    ; None                        ; None                      ; 3.922 ns                ;
; N/A                                     ; 116.27 MHz ( period = 8.601 ns )                    ; znak_v[1]         ; ram_address[10]                                                                                               ; clock      ; clock    ; None                        ; None                      ; 3.921 ns                ;
; N/A                                     ; 116.73 MHz ( period = 8.567 ns )                    ; znak_v[2]         ; ram_address[10]                                                                                               ; clock      ; clock    ; None                        ; None                      ; 3.887 ns                ;
; N/A                                     ; 117.22 MHz ( period = 8.531 ns )                    ; znak_v[3]         ; ram_address[11]                                                                                               ; clock      ; clock    ; None                        ; None                      ; 3.851 ns                ;
; N/A                                     ; 117.70 MHz ( period = 8.496 ns )                    ; znak_v[2]         ; ram_address[9]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 3.816 ns                ;
; N/A                                     ; 118.19 MHz ( period = 8.461 ns )                    ; znak_v[4]         ; ram_address[12]                                                                                               ; clock      ; clock    ; None                        ; None                      ; 3.781 ns                ;
; N/A                                     ; 118.27 MHz ( period = 8.455 ns )                    ; znak_v[3]         ; ram_address[10]                                                                                               ; clock      ; clock    ; None                        ; None                      ; 3.775 ns                ;
; N/A                                     ; 119.19 MHz ( period = 8.390 ns )                    ; znak_v[4]         ; ram_address[11]                                                                                               ; clock      ; clock    ; None                        ; None                      ; 3.710 ns                ;
; N/A                                     ; 119.67 MHz ( period = 8.356 ns )                    ; znak_v[5]         ; ram_address[12]                                                                                               ; clock      ; clock    ; None                        ; None                      ; 3.676 ns                ;
; N/A                                     ; 120.41 MHz ( period = 8.305 ns )                    ; znak_v[1]         ; ram_address[9]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 3.625 ns                ;
; N/A                                     ; 120.74 MHz ( period = 8.282 ns )                    ; znak_v[0]         ; ram_address[8]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 3.602 ns                ;
; N/A                                     ; 122.56 MHz ( period = 8.159 ns )                    ; znak_v[3]         ; ram_address[9]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 3.479 ns                ;
; N/A                                     ; 124.05 MHz ( period = 8.061 ns )                    ; znak_v[2]         ; ram_address[8]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 3.381 ns                ;
; N/A                                     ; 124.30 MHz ( period = 8.045 ns )                    ; znak_v[4]         ; ram_address[10]                                                                                               ; clock      ; clock    ; None                        ; None                      ; 3.365 ns                ;
; N/A                                     ; 124.91 MHz ( period = 8.006 ns )                    ; znak_v[5]         ; ram_address[11]                                                                                               ; clock      ; clock    ; None                        ; None                      ; 3.326 ns                ;
; N/A                                     ; 126.65 MHz ( period = 7.896 ns )                    ; znak_v[0]         ; ram_address[7]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 3.216 ns                ;
; N/A                                     ; 127.23 MHz ( period = 7.860 ns )                    ; znak_v[1]         ; ram_address[8]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 3.180 ns                ;
; N/A                                     ; 129.05 MHz ( period = 7.749 ns )                    ; znak_v[4]         ; ram_address[9]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 3.069 ns                ;
; N/A                                     ; 129.62 MHz ( period = 7.715 ns )                    ; znak_v[3]         ; ram_address[8]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 3.035 ns                ;
; N/A                                     ; 130.29 MHz ( period = 7.675 ns )                    ; znak_v[2]         ; ram_address[7]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 2.995 ns                ;
; N/A                                     ; 131.18 MHz ( period = 7.623 ns )                    ; znak_v[5]         ; ram_address[10]                                                                                               ; clock      ; clock    ; None                        ; None                      ; 2.943 ns                ;
; N/A                                     ; 133.17 MHz ( period = 7.509 ns )                    ; znak_v[0]         ; ram_address[6]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 2.829 ns                ;
; N/A                                     ; 133.80 MHz ( period = 7.474 ns )                    ; znak_v[1]         ; ram_address[7]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 2.794 ns                ;
; N/A                                     ; 136.44 MHz ( period = 7.329 ns )                    ; znak_v[3]         ; ram_address[7]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 2.649 ns                ;
; N/A                                     ; 137.21 MHz ( period = 7.288 ns )                    ; znak_v[2]         ; ram_address[6]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 2.608 ns                ;
; N/A                                     ; 137.48 MHz ( period = 7.274 ns )                    ; znak_v[4]         ; ram_address[8]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 2.594 ns                ;
; N/A                                     ; 138.37 MHz ( period = 7.227 ns )                    ; znak_v[5]         ; ram_address[9]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 2.547 ns                ;
; N/A                                     ; 141.46 MHz ( period = 7.069 ns )                    ; radka_pom[1]      ; rom_address[1]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 2.382 ns                ;
; N/A                                     ; 143.60 MHz ( period = 6.964 ns )                    ; radka_pom[2]      ; rom_address[2]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 2.277 ns                ;
; N/A                                     ; 143.60 MHz ( period = 6.964 ns )                    ; znak_v[0]         ; ram_address[5]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 2.284 ns                ;
; N/A                                     ; 143.66 MHz ( period = 6.961 ns )                    ; znak_v[1]         ; ram_address[6]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 2.281 ns                ;
; N/A                                     ; 147.08 MHz ( period = 6.799 ns )                    ; znak_h[4]         ; ram_address[12]                                                                                               ; clock      ; clock    ; None                        ; None                      ; 3.198 ns                ;
; N/A                                     ; 147.58 MHz ( period = 6.776 ns )                    ; znak_h[5]         ; ram_address[12]                                                                                               ; clock      ; clock    ; None                        ; None                      ; 3.175 ns                ;
; N/A                                     ; 148.63 MHz ( period = 6.728 ns )                    ; znak_h[4]         ; ram_address[11]                                                                                               ; clock      ; clock    ; None                        ; None                      ; 3.127 ns                ;
; N/A                                     ; 149.14 MHz ( period = 6.705 ns )                    ; znak_h[5]         ; ram_address[11]                                                                                               ; clock      ; clock    ; None                        ; None                      ; 3.104 ns                ;
; N/A                                     ; 150.22 MHz ( period = 6.657 ns )                    ; znak_h[4]         ; ram_address[10]                                                                                               ; clock      ; clock    ; None                        ; None                      ; 3.056 ns                ;
; N/A                                     ; 150.74 MHz ( period = 6.634 ns )                    ; znak_h[5]         ; ram_address[10]                                                                                               ; clock      ; clock    ; None                        ; None                      ; 3.033 ns                ;
; N/A                                     ; 151.84 MHz ( period = 6.586 ns )                    ; znak_h[4]         ; ram_address[9]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 2.985 ns                ;
; N/A                                     ; 152.09 MHz ( period = 6.575 ns )                    ; znak_v[1]         ; ram_address[5]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 1.895 ns                ;
; N/A                                     ; 152.37 MHz ( period = 6.563 ns )                    ; znak_h[5]         ; ram_address[9]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 2.962 ns                ;
; N/A                                     ; 152.44 MHz ( period = 6.560 ns )                    ; znak_h[7]         ; ram_address[12]                                                                                               ; clock      ; clock    ; None                        ; None                      ; 2.959 ns                ;
; N/A                                     ; 152.70 MHz ( period = 6.549 ns )                    ; znak_v[0]         ; ram_address[4]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 1.869 ns                ;
; N/A                                     ; 154.11 MHz ( period = 6.489 ns )                    ; znak_h[7]         ; ram_address[11]                                                                                               ; clock      ; clock    ; None                        ; None                      ; 2.888 ns                ;
; N/A                                     ; 154.75 MHz ( period = 6.462 ns )                    ; znak_h[6]         ; ram_address[12]                                                                                               ; clock      ; clock    ; None                        ; None                      ; 2.861 ns                ;
; N/A                                     ; 155.59 MHz ( period = 6.427 ns )                    ; znak_h[4]         ; ram_address[8]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 2.826 ns                ;
; N/A                                     ; 155.81 MHz ( period = 6.418 ns )                    ; znak_h[7]         ; ram_address[10]                                                                                               ; clock      ; clock    ; None                        ; None                      ; 2.817 ns                ;
; N/A                                     ; 156.15 MHz ( period = 6.404 ns )                    ; znak_h[5]         ; ram_address[8]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 2.803 ns                ;
; N/A                                     ; 156.47 MHz ( period = 6.391 ns )                    ; znak_h[6]         ; ram_address[11]                                                                                               ; clock      ; clock    ; None                        ; None                      ; 2.790 ns                ;
; N/A                                     ; 157.33 MHz ( period = 6.356 ns )                    ; znak_h[4]         ; ram_address[7]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 2.755 ns                ;
; N/A                                     ; 157.55 MHz ( period = 6.347 ns )                    ; znak_h[7]         ; ram_address[9]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 2.746 ns                ;
; N/A                                     ; 157.93 MHz ( period = 6.332 ns )                    ; znak_h[5]         ; ram_address[7]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 2.731 ns                ;
; N/A                                     ; 158.23 MHz ( period = 6.320 ns )                    ; znak_h[6]         ; ram_address[10]                                                                                               ; clock      ; clock    ; None                        ; None                      ; 2.719 ns                ;
; N/A                                     ; 159.11 MHz ( period = 6.285 ns )                    ; znak_h[4]         ; ram_address[6]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 2.684 ns                ;
; N/A                                     ; 160.03 MHz ( period = 6.249 ns )                    ; znak_h[6]         ; ram_address[9]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 2.648 ns                ;
; N/A                                     ; 164.20 MHz ( period = 6.090 ns )                    ; znak_h[6]         ; ram_address[8]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 2.489 ns                ;
; N/A                                     ; 164.45 MHz ( period = 6.081 ns )                    ; znak_h[1]         ; ram_address[12]                                                                                               ; clock      ; clock    ; None                        ; None                      ; 2.492 ns                ;
; N/A                                     ; 165.70 MHz ( period = 6.035 ns )                    ; znak_h[0]         ; ram_address[12]                                                                                               ; clock      ; clock    ; None                        ; None                      ; 2.446 ns                ;
; N/A                                     ; 166.39 MHz ( period = 6.010 ns )                    ; znak_h[1]         ; ram_address[11]                                                                                               ; clock      ; clock    ; None                        ; None                      ; 2.421 ns                ;
; N/A                                     ; 167.56 MHz ( period = 5.968 ns )                    ; znak_h[2]         ; ram_address[12]                                                                                               ; clock      ; clock    ; None                        ; None                      ; 2.379 ns                ;
; N/A                                     ; 167.67 MHz ( period = 5.964 ns )                    ; znak_h[0]         ; ram_address[11]                                                                                               ; clock      ; clock    ; None                        ; None                      ; 2.375 ns                ;
; N/A                                     ; 168.15 MHz ( period = 5.947 ns )                    ; znak_h[5]         ; ram_address[6]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 2.346 ns                ;
; N/A                                     ; 168.38 MHz ( period = 5.939 ns )                    ; znak_h[1]         ; ram_address[10]                                                                                               ; clock      ; clock    ; None                        ; None                      ; 2.350 ns                ;
; N/A                                     ; 168.80 MHz ( period = 5.924 ns )                    ; znak_h[3]         ; ram_address[12]                                                                                               ; clock      ; clock    ; None                        ; None                      ; 2.335 ns                ;
; N/A                                     ; 169.41 MHz ( period = 5.903 ns )                    ; znak_h[7]         ; ram_address[8]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 2.302 ns                ;
; N/A                                     ; 169.52 MHz ( period = 5.899 ns )                    ; znak_h[4]         ; ram_address[5]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 2.298 ns                ;
; N/A                                     ; 169.58 MHz ( period = 5.897 ns )                    ; znak_h[2]         ; ram_address[11]                                                                                               ; clock      ; clock    ; None                        ; None                      ; 2.308 ns                ;
; N/A                                     ; 169.69 MHz ( period = 5.893 ns )                    ; znak_h[0]         ; ram_address[10]                                                                                               ; clock      ; clock    ; None                        ; None                      ; 2.304 ns                ;
; N/A                                     ; 170.42 MHz ( period = 5.868 ns )                    ; znak_h[1]         ; ram_address[9]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 2.279 ns                ;
; N/A                                     ; 170.85 MHz ( period = 5.853 ns )                    ; znak_h[3]         ; ram_address[11]                                                                                               ; clock      ; clock    ; None                        ; None                      ; 2.264 ns                ;
; N/A                                     ; 171.64 MHz ( period = 5.826 ns )                    ; znak_h[2]         ; ram_address[10]                                                                                               ; clock      ; clock    ; None                        ; None                      ; 2.237 ns                ;
; N/A                                     ; 171.76 MHz ( period = 5.822 ns )                    ; znak_h[0]         ; ram_address[9]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 2.233 ns                ;
; N/A                                     ; 172.95 MHz ( period = 5.782 ns )                    ; znak_h[3]         ; ram_address[10]                                                                                               ; clock      ; clock    ; None                        ; None                      ; 2.193 ns                ;
; N/A                                     ; 173.76 MHz ( period = 5.755 ns )                    ; znak_h[2]         ; ram_address[9]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 2.166 ns                ;
; N/A                                     ; 175.07 MHz ( period = 5.712 ns )                    ; radka_pom[0]      ; rom_address[0]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 1.035 ns                ;
; N/A                                     ; 175.10 MHz ( period = 5.711 ns )                    ; znak_h[3]         ; ram_address[9]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 2.122 ns                ;
; N/A                                     ; 175.16 MHz ( period = 5.709 ns )                    ; znak_h[1]         ; ram_address[8]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 2.120 ns                ;
; N/A                                     ; 175.25 MHz ( period = 5.706 ns )                    ; znak_h[6]         ; ram_address[7]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 2.105 ns                ;
; N/A                                     ; 176.58 MHz ( period = 5.663 ns )                    ; znak_h[0]         ; ram_address[8]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 2.074 ns                ;
; N/A                                     ; 177.37 MHz ( period = 5.638 ns )                    ; znak_h[1]         ; ram_address[7]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 2.049 ns                ;
; N/A                                     ; 178.70 MHz ( period = 5.596 ns )                    ; znak_h[2]         ; ram_address[8]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 2.007 ns                ;
; N/A                                     ; 178.83 MHz ( period = 5.592 ns )                    ; znak_h[0]         ; ram_address[7]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 2.003 ns                ;
; N/A                                     ; 179.63 MHz ( period = 5.567 ns )                    ; znak_h[1]         ; ram_address[6]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 1.978 ns                ;
; N/A                                     ; 179.82 MHz ( period = 5.561 ns )                    ; znak_h[5]         ; ram_address[5]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 1.960 ns                ;
; N/A                                     ; 180.12 MHz ( period = 5.552 ns )                    ; znak_h[3]         ; ram_address[8]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 1.963 ns                ;
; N/A                                     ; 180.44 MHz ( period = 5.542 ns )                    ; vertikal_citac[2] ; vertikal_citac[31]                                                                                            ; clock      ; clock    ; None                        ; None                      ; 5.302 ns                ;
; N/A                                     ; 180.80 MHz ( period = 5.531 ns )                    ; ram_address[0]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_b1c1:auto_generated|ram_block1a4~porta_address_reg0   ; clock      ; clock    ; None                        ; None                      ; 5.313 ns                ;
; N/A                                     ; 181.00 MHz ( period = 5.525 ns )                    ; ram_address[0]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_b1c1:auto_generated|ram_block1a18~porta_address_reg0  ; clock      ; clock    ; None                        ; None                      ; 5.303 ns                ;
; N/A                                     ; 181.00 MHz ( period = 5.525 ns )                    ; znak_h[2]         ; ram_address[7]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 1.936 ns                ;
; N/A                                     ; 181.13 MHz ( period = 5.521 ns )                    ; znak_h[0]         ; ram_address[6]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 1.932 ns                ;
; N/A                                     ; 181.26 MHz ( period = 5.517 ns )                    ; znak_h[7]         ; ram_address[7]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 1.916 ns                ;
; N/A                                     ; 181.95 MHz ( period = 5.496 ns )                    ; znak_h[1]         ; ram_address[5]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 1.907 ns                ;
; N/A                                     ; 182.45 MHz ( period = 5.481 ns )                    ; znak_h[3]         ; ram_address[7]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 1.892 ns                ;
; N/A                                     ; 182.48 MHz ( period = 5.480 ns )                    ; znak_h[4]         ; ram_address[4]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 1.879 ns                ;
; N/A                                     ; 183.35 MHz ( period = 5.454 ns )                    ; znak_h[2]         ; ram_address[6]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 1.865 ns                ;
; N/A                                     ; 183.49 MHz ( period = 5.450 ns )                    ; znak_h[0]         ; ram_address[5]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 1.861 ns                ;
; N/A                                     ; 184.33 MHz ( period = 5.425 ns )                    ; znak_h[1]         ; ram_address[4]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 1.836 ns                ;
; N/A                                     ; 184.84 MHz ( period = 5.410 ns )                    ; znak_h[3]         ; ram_address[6]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 1.821 ns                ;
; N/A                                     ; 185.77 MHz ( period = 5.383 ns )                    ; znak_h[2]         ; ram_address[5]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 1.794 ns                ;
; N/A                                     ; 185.91 MHz ( period = 5.379 ns )                    ; znak_h[0]         ; ram_address[4]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 1.790 ns                ;
; N/A                                     ; 186.78 MHz ( period = 5.354 ns )                    ; znak_h[1]         ; ram_address[3]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 1.765 ns                ;
; N/A                                     ; 187.30 MHz ( period = 5.339 ns )                    ; znak_h[3]         ; ram_address[5]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 1.750 ns                ;
; N/A                                     ; 187.97 MHz ( period = 5.320 ns )                    ; znak_h[6]         ; ram_address[6]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 1.719 ns                ;
; N/A                                     ; 188.25 MHz ( period = 5.312 ns )                    ; znak_h[2]         ; ram_address[4]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 1.723 ns                ;
; N/A                                     ; 188.39 MHz ( period = 5.308 ns )                    ; znak_h[0]         ; ram_address[3]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 1.719 ns                ;
; N/A                                     ; 188.96 MHz ( period = 5.292 ns )                    ; ram_address[3]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_b1c1:auto_generated|ram_block1a4~porta_address_reg3   ; clock      ; clock    ; None                        ; None                      ; 5.074 ns                ;
; N/A                                     ; 189.29 MHz ( period = 5.283 ns )                    ; znak_h[1]         ; ram_address[2]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 1.694 ns                ;
; N/A                                     ; 189.83 MHz ( period = 5.268 ns )                    ; znak_h[3]         ; ram_address[4]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 1.679 ns                ;
; N/A                                     ; 190.48 MHz ( period = 5.250 ns )                    ; ram_address[11]   ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_b1c1:auto_generated|ram_block1a4~porta_address_reg11  ; clock      ; clock    ; None                        ; None                      ; 5.032 ns                ;
; N/A                                     ; 190.66 MHz ( period = 5.245 ns )                    ; ram_address[0]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_b1c1:auto_generated|ram_block1a1~porta_address_reg0   ; clock      ; clock    ; None                        ; None                      ; 5.006 ns                ;
; N/A                                     ; 190.69 MHz ( period = 5.244 ns )                    ; ram_address[11]   ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_b1c1:auto_generated|ram_block1a18~porta_address_reg11 ; clock      ; clock    ; None                        ; None                      ; 5.022 ns                ;
; N/A                                     ; 190.77 MHz ( period = 5.242 ns )                    ; ram_address[0]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_b1c1:auto_generated|ram_block1a9~porta_address_reg0   ; clock      ; clock    ; None                        ; None                      ; 4.995 ns                ;
; N/A                                     ; 190.80 MHz ( period = 5.241 ns )                    ; znak_h[2]         ; ram_address[3]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 1.652 ns                ;
; N/A                                     ; 190.80 MHz ( period = 5.241 ns )                    ; ram_address[11]   ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_b1c1:auto_generated|ram_block1a10~porta_address_reg11 ; clock      ; clock    ; None                        ; None                      ; 5.015 ns                ;
; N/A                                     ; 190.88 MHz ( period = 5.239 ns )                    ; ram_address[0]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_b1c1:auto_generated|ram_block1a10~porta_address_reg0  ; clock      ; clock    ; None                        ; None                      ; 5.013 ns                ;
; N/A                                     ; 190.91 MHz ( period = 5.238 ns )                    ; ram_address[0]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_b1c1:auto_generated|ram_block1a7~porta_address_reg0   ; clock      ; clock    ; None                        ; None                      ; 5.007 ns                ;
; N/A                                     ; 190.95 MHz ( period = 5.237 ns )                    ; znak_h[0]         ; ram_address[2]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 1.648 ns                ;
; N/A                                     ; 192.12 MHz ( period = 5.205 ns )                    ; vertikal_citac[0] ; vertikal_citac[31]                                                                                            ; clock      ; clock    ; None                        ; None                      ; 4.991 ns                ;
; N/A                                     ; 194.78 MHz ( period = 5.134 ns )                    ; pixel_pom[0]      ; znak_h[6]                                                                                                     ; clock      ; clock    ; None                        ; None                      ; 4.929 ns                ;
; N/A                                     ; 195.81 MHz ( period = 5.107 ns )                    ; vertikal_citac[1] ; vertikal_citac[31]                                                                                            ; clock      ; clock    ; None                        ; None                      ; 4.888 ns                ;
; N/A                                     ; 195.96 MHz ( period = 5.103 ns )                    ; vertikal_citac[2] ; vertikal_citac[25]                                                                                            ; clock      ; clock    ; None                        ; None                      ; 4.868 ns                ;
; N/A                                     ; 196.00 MHz ( period = 5.102 ns )                    ; vertikal_citac[2] ; vertikal_citac[30]                                                                                            ; clock      ; clock    ; None                        ; None                      ; 4.874 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; ram_address[8]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_b1c1:auto_generated|ram_block1a4~porta_address_reg8   ; clock      ; clock    ; None                        ; None                      ; 4.858 ns                ;
; N/A                                     ; 198.02 MHz ( period = 5.050 ns )                    ; ram_address[8]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_b1c1:auto_generated|ram_block1a18~porta_address_reg8  ; clock      ; clock    ; None                        ; None                      ; 4.828 ns                ;
; N/A                                     ; 198.53 MHz ( period = 5.037 ns )                    ; ram_address[5]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_b1c1:auto_generated|ram_block1a4~porta_address_reg5   ; clock      ; clock    ; None                        ; None                      ; 4.819 ns                ;
; N/A                                     ; 198.85 MHz ( period = 5.029 ns )                    ; vertikal_citac[2] ; vertikal_citac[27]                                                                                            ; clock      ; clock    ; None                        ; None                      ; 4.794 ns                ;
; N/A                                     ; 198.85 MHz ( period = 5.029 ns )                    ; ram_address[5]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_b1c1:auto_generated|ram_block1a10~porta_address_reg5  ; clock      ; clock    ; None                        ; None                      ; 4.803 ns                ;
; N/A                                     ; 198.93 MHz ( period = 5.027 ns )                    ; ram_address[5]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_b1c1:auto_generated|ram_block1a18~porta_address_reg5  ; clock      ; clock    ; None                        ; None                      ; 4.805 ns                ;
; N/A                                     ; 198.97 MHz ( period = 5.026 ns )                    ; ram_address[3]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_b1c1:auto_generated|ram_block1a10~porta_address_reg3  ; clock      ; clock    ; None                        ; None                      ; 4.800 ns                ;
; N/A                                     ; 199.04 MHz ( period = 5.024 ns )                    ; ram_address[3]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_b1c1:auto_generated|ram_block1a18~porta_address_reg3  ; clock      ; clock    ; None                        ; None                      ; 4.802 ns                ;
; N/A                                     ; 199.08 MHz ( period = 5.023 ns )                    ; vertikal_citac[2] ; vertikal_citac[29]                                                                                            ; clock      ; clock    ; None                        ; None                      ; 4.795 ns                ;
; N/A                                     ; 199.36 MHz ( period = 5.016 ns )                    ; ram_address[5]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_b1c1:auto_generated|ram_block1a7~porta_address_reg5   ; clock      ; clock    ; None                        ; None                      ; 4.785 ns                ;
; N/A                                     ; 199.36 MHz ( period = 5.016 ns )                    ; vertikal_citac[3] ; vertikal_citac[31]                                                                                            ; clock      ; clock    ; None                        ; None                      ; 4.802 ns                ;
; N/A                                     ; 199.84 MHz ( period = 5.004 ns )                    ; ram_address[3]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_b1c1:auto_generated|ram_block1a7~porta_address_reg3   ; clock      ; clock    ; None                        ; None                      ; 4.773 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ram_address[1]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_b1c1:auto_generated|ram_block1a4~porta_address_reg1   ; clock      ; clock    ; None                        ; None                      ; 4.780 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ram_address[3]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_b1c1:auto_generated|ram_block1a1~porta_address_reg3   ; clock      ; clock    ; None                        ; None                      ; 4.748 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ram_address[0]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_b1c1:auto_generated|ram_block1a26~porta_address_reg0  ; clock      ; clock    ; None                        ; None                      ; 4.712 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ram_address[11]   ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_b1c1:auto_generated|ram_block1a1~porta_address_reg11  ; clock      ; clock    ; None                        ; None                      ; 4.712 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ram_address[11]   ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_b1c1:auto_generated|ram_block1a7~porta_address_reg11  ; clock      ; clock    ; None                        ; None                      ; 4.720 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ram_address[11]   ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_b1c1:auto_generated|ram_block1a9~porta_address_reg11  ; clock      ; clock    ; None                        ; None                      ; 4.701 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ram_address[11]   ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_b1c1:auto_generated|ram_block1a26~porta_address_reg11 ; clock      ; clock    ; None                        ; None                      ; 4.692 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ram_address[0]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_b1c1:auto_generated|ram_block1a24~porta_address_reg0  ; clock      ; clock    ; None                        ; None                      ; 4.695 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ram_address[0]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_b1c1:auto_generated|ram_block1a25~porta_address_reg0  ; clock      ; clock    ; None                        ; None                      ; 4.682 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ram_address[0]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_b1c1:auto_generated|ram_block1a8~porta_address_reg0   ; clock      ; clock    ; None                        ; None                      ; 4.673 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ram_address[0]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_b1c1:auto_generated|ram_block1a11~porta_address_reg0  ; clock      ; clock    ; None                        ; None                      ; 4.631 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ram_address[0]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_b1c1:auto_generated|ram_block1a21~porta_address_reg0  ; clock      ; clock    ; None                        ; None                      ; 4.621 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ram_address[0]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_b1c1:auto_generated|ram_block1a17~porta_address_reg0  ; clock      ; clock    ; None                        ; None                      ; 4.610 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ram_address[9]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_b1c1:auto_generated|ram_block1a4~porta_address_reg9   ; clock      ; clock    ; None                        ; None                      ; 4.591 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ram_address[8]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_b1c1:auto_generated|ram_block1a10~porta_address_reg8  ; clock      ; clock    ; None                        ; None                      ; 4.569 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ram_address[9]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_b1c1:auto_generated|ram_block1a18~porta_address_reg9  ; clock      ; clock    ; None                        ; None                      ; 4.568 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ram_address[8]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_b1c1:auto_generated|ram_block1a7~porta_address_reg8   ; clock      ; clock    ; None                        ; None                      ; 4.547 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ram_address[8]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_b1c1:auto_generated|ram_block1a1~porta_address_reg8   ; clock      ; clock    ; None                        ; None                      ; 4.536 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ram_address[5]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_b1c1:auto_generated|ram_block1a9~porta_address_reg5   ; clock      ; clock    ; None                        ; None                      ; 4.483 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ram_address[5]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_b1c1:auto_generated|ram_block1a1~porta_address_reg5   ; clock      ; clock    ; None                        ; None                      ; 4.490 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ram_address[5]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_b1c1:auto_generated|ram_block1a26~porta_address_reg5  ; clock      ; clock    ; None                        ; None                      ; 4.471 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ram_address[1]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_b1c1:auto_generated|ram_block1a18~porta_address_reg1  ; clock      ; clock    ; None                        ; None                      ; 4.497 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ram_address[3]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_b1c1:auto_generated|ram_block1a9~porta_address_reg3   ; clock      ; clock    ; None                        ; None                      ; 4.472 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ram_address[3]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_b1c1:auto_generated|ram_block1a26~porta_address_reg3  ; clock      ; clock    ; None                        ; None                      ; 4.461 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ram_address[1]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_b1c1:auto_generated|ram_block1a10~porta_address_reg1  ; clock      ; clock    ; None                        ; None                      ; 4.488 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ram_address[5]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_b1c1:auto_generated|ram_block1a24~porta_address_reg5  ; clock      ; clock    ; None                        ; None                      ; 4.453 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ram_address[3]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_b1c1:auto_generated|ram_block1a24~porta_address_reg3  ; clock      ; clock    ; None                        ; None                      ; 4.452 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ram_address[1]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_b1c1:auto_generated|ram_block1a7~porta_address_reg1   ; clock      ; clock    ; None                        ; None                      ; 4.464 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ram_address[3]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_b1c1:auto_generated|ram_block1a11~porta_address_reg3  ; clock      ; clock    ; None                        ; None                      ; 4.463 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ram_address[1]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_b1c1:auto_generated|ram_block1a1~porta_address_reg1   ; clock      ; clock    ; None                        ; None                      ; 4.446 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ram_address[3]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_b1c1:auto_generated|ram_block1a27~porta_address_reg3  ; clock      ; clock    ; None                        ; None                      ; 4.444 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ram_address[3]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_b1c1:auto_generated|ram_block1a8~porta_address_reg3   ; clock      ; clock    ; None                        ; None                      ; 4.437 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ram_address[4]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_b1c1:auto_generated|ram_block1a24~porta_address_reg4  ; clock      ; clock    ; None                        ; None                      ; 4.410 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ram_address[11]   ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_b1c1:auto_generated|ram_block1a24~porta_address_reg11 ; clock      ; clock    ; None                        ; None                      ; 4.385 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ram_address[11]   ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_b1c1:auto_generated|ram_block1a25~porta_address_reg11 ; clock      ; clock    ; None                        ; None                      ; 4.378 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ram_address[3]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_b1c1:auto_generated|ram_block1a25~porta_address_reg3  ; clock      ; clock    ; None                        ; None                      ; 4.373 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ram_address[1]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_b1c1:auto_generated|ram_block1a8~porta_address_reg1   ; clock      ; clock    ; None                        ; None                      ; 4.377 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ram_address[11]   ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_b1c1:auto_generated|ram_block1a8~porta_address_reg11  ; clock      ; clock    ; None                        ; None                      ; 4.375 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ram_address[4]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_b1c1:auto_generated|ram_block1a27~porta_address_reg4  ; clock      ; clock    ; None                        ; None                      ; 4.378 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ram_address[0]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_b1c1:auto_generated|ram_block1a27~porta_address_reg0  ; clock      ; clock    ; None                        ; None                      ; 4.371 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ram_address[8]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_b1c1:auto_generated|ram_block1a21~porta_address_reg8  ; clock      ; clock    ; None                        ; None                      ; 4.379 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ram_address[11]   ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_b1c1:auto_generated|ram_block1a27~porta_address_reg11 ; clock      ; clock    ; None                        ; None                      ; 4.356 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ram_address[2]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_b1c1:auto_generated|ram_block1a18~porta_address_reg2  ; clock      ; clock    ; None                        ; None                      ; 4.353 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ram_address[2]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_b1c1:auto_generated|ram_block1a4~porta_address_reg2   ; clock      ; clock    ; None                        ; None                      ; 4.351 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ram_address[3]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_b1c1:auto_generated|ram_block1a17~porta_address_reg3  ; clock      ; clock    ; None                        ; None                      ; 4.348 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ram_address[3]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_b1c1:auto_generated|ram_block1a21~porta_address_reg3  ; clock      ; clock    ; None                        ; None                      ; 4.345 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ram_address[3]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_b1c1:auto_generated|ram_block1a20~porta_address_reg3  ; clock      ; clock    ; None                        ; None                      ; 4.337 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ram_address[0]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_b1c1:auto_generated|ram_block1a6~porta_address_reg0   ; clock      ; clock    ; None                        ; None                      ; 4.315 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ram_address[3]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_b1c1:auto_generated|ram_block1a6~porta_address_reg3   ; clock      ; clock    ; None                        ; None                      ; 4.310 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ram_address[8]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_b1c1:auto_generated|ram_block1a9~porta_address_reg8   ; clock      ; clock    ; None                        ; None                      ; 4.289 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ram_address[0]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_b1c1:auto_generated|ram_block1a20~porta_address_reg0  ; clock      ; clock    ; None                        ; None                      ; 4.310 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ram_address[4]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_b1c1:auto_generated|ram_block1a10~porta_address_reg4  ; clock      ; clock    ; None                        ; None                      ; 4.300 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ram_address[11]   ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_b1c1:auto_generated|ram_block1a21~porta_address_reg11 ; clock      ; clock    ; None                        ; None                      ; 4.308 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ram_address[11]   ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_b1c1:auto_generated|ram_block1a11~porta_address_reg11 ; clock      ; clock    ; None                        ; None                      ; 4.294 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ram_address[4]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_b1c1:auto_generated|ram_block1a18~porta_address_reg4  ; clock      ; clock    ; None                        ; None                      ; 4.301 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ram_address[9]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_b1c1:auto_generated|ram_block1a1~porta_address_reg9   ; clock      ; clock    ; None                        ; None                      ; 4.282 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ram_address[11]   ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_b1c1:auto_generated|ram_block1a17~porta_address_reg11 ; clock      ; clock    ; None                        ; None                      ; 4.297 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ram_address[9]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_b1c1:auto_generated|ram_block1a7~porta_address_reg9   ; clock      ; clock    ; None                        ; None                      ; 4.284 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ram_address[4]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_b1c1:auto_generated|ram_block1a7~porta_address_reg4   ; clock      ; clock    ; None                        ; None                      ; 4.283 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                   ;                                                                                                               ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------+---------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------+
; tsu                                                                    ;
+-------+--------------+------------+-------+-----------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To              ; To Clock ;
+-------+--------------+------------+-------+-----------------+----------+
; N/A   ; None         ; 6.945 ns   ; reset ; sig_out[4]      ; clock    ;
; N/A   ; None         ; 6.945 ns   ; reset ; sig_out[9]      ; clock    ;
; N/A   ; None         ; 6.945 ns   ; reset ; sig_out[11]     ; clock    ;
; N/A   ; None         ; 6.945 ns   ; reset ; sig_out[10]     ; clock    ;
; N/A   ; None         ; 6.945 ns   ; reset ; sig_out[8]      ; clock    ;
; N/A   ; None         ; 6.940 ns   ; reset ; sig_out[6]      ; clock    ;
; N/A   ; None         ; 6.940 ns   ; reset ; sig_out[7]      ; clock    ;
; N/A   ; None         ; 6.940 ns   ; reset ; sig_out[2]      ; clock    ;
; N/A   ; None         ; 6.940 ns   ; reset ; sig_out[1]      ; clock    ;
; N/A   ; None         ; 6.940 ns   ; reset ; sig_out[0]      ; clock    ;
; N/A   ; None         ; 6.940 ns   ; reset ; sig_out[3]      ; clock    ;
; N/A   ; None         ; 6.776 ns   ; reset ; sig_out[5]      ; clock    ;
; N/A   ; None         ; 6.681 ns   ; reset ; sig_out[13]     ; clock    ;
; N/A   ; None         ; 6.681 ns   ; reset ; sig_out[14]     ; clock    ;
; N/A   ; None         ; 6.681 ns   ; reset ; sig_out[15]     ; clock    ;
; N/A   ; None         ; 6.681 ns   ; reset ; sig_out[12]     ; clock    ;
; N/A   ; None         ; 5.868 ns   ; reset ; rom_address[0]  ; clock    ;
; N/A   ; None         ; 5.868 ns   ; reset ; rom_address[1]  ; clock    ;
; N/A   ; None         ; 5.868 ns   ; reset ; rom_address[2]  ; clock    ;
; N/A   ; None         ; 5.868 ns   ; reset ; rom_address[3]  ; clock    ;
; N/A   ; None         ; 5.868 ns   ; reset ; rom_address[4]  ; clock    ;
; N/A   ; None         ; 5.868 ns   ; reset ; rom_address[5]  ; clock    ;
; N/A   ; None         ; 5.868 ns   ; reset ; rom_address[6]  ; clock    ;
; N/A   ; None         ; 5.868 ns   ; reset ; rom_address[7]  ; clock    ;
; N/A   ; None         ; 5.868 ns   ; reset ; rom_address[8]  ; clock    ;
; N/A   ; None         ; 5.868 ns   ; reset ; rom_address[9]  ; clock    ;
; N/A   ; None         ; 5.868 ns   ; reset ; rom_address[10] ; clock    ;
; N/A   ; None         ; 4.669 ns   ; reset ; ram_address[12] ; clock    ;
; N/A   ; None         ; 4.669 ns   ; reset ; ram_address[1]  ; clock    ;
; N/A   ; None         ; 4.669 ns   ; reset ; ram_address[2]  ; clock    ;
; N/A   ; None         ; 4.669 ns   ; reset ; ram_address[3]  ; clock    ;
; N/A   ; None         ; 4.669 ns   ; reset ; ram_address[4]  ; clock    ;
; N/A   ; None         ; 4.669 ns   ; reset ; ram_address[5]  ; clock    ;
; N/A   ; None         ; 4.669 ns   ; reset ; ram_address[6]  ; clock    ;
; N/A   ; None         ; 4.669 ns   ; reset ; ram_address[7]  ; clock    ;
; N/A   ; None         ; 4.669 ns   ; reset ; ram_address[8]  ; clock    ;
; N/A   ; None         ; 4.669 ns   ; reset ; ram_address[9]  ; clock    ;
; N/A   ; None         ; 4.669 ns   ; reset ; ram_address[10] ; clock    ;
; N/A   ; None         ; 4.669 ns   ; reset ; ram_address[11] ; clock    ;
; N/A   ; None         ; 4.166 ns   ; reset ; ram_address[0]  ; clock    ;
+-------+--------------+------------+-------+-----------------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------+-------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From         ; To          ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------+-------------+------------+
; N/A                                     ; None                                                ; 18.959 ns  ; pixel_pom[0] ; signal_b[4] ; clock      ;
; N/A                                     ; None                                                ; 18.949 ns  ; pixel_pom[0] ; signal_b[5] ; clock      ;
; N/A                                     ; None                                                ; 18.931 ns  ; pixel_pom[0] ; signal_b[7] ; clock      ;
; N/A                                     ; None                                                ; 18.931 ns  ; pixel_pom[0] ; signal_b[6] ; clock      ;
; N/A                                     ; None                                                ; 18.718 ns  ; pixel_pom[0] ; signal_r[0] ; clock      ;
; N/A                                     ; None                                                ; 18.677 ns  ; pixel_pom[0] ; signal_b[2] ; clock      ;
; N/A                                     ; None                                                ; 18.667 ns  ; pixel_pom[0] ; signal_b[3] ; clock      ;
; N/A                                     ; None                                                ; 18.595 ns  ; pixel_pom[0] ; signal_r[4] ; clock      ;
; N/A                                     ; None                                                ; 18.595 ns  ; pixel_pom[0] ; signal_r[3] ; clock      ;
; N/A                                     ; None                                                ; 18.585 ns  ; pixel_pom[0] ; signal_r[2] ; clock      ;
; N/A                                     ; None                                                ; 18.585 ns  ; pixel_pom[0] ; signal_r[1] ; clock      ;
; N/A                                     ; None                                                ; 18.525 ns  ; pixel_pom[0] ; signal_r[5] ; clock      ;
; N/A                                     ; None                                                ; 18.515 ns  ; pixel_pom[0] ; signal_r[7] ; clock      ;
; N/A                                     ; None                                                ; 18.505 ns  ; pixel_pom[0] ; signal_r[6] ; clock      ;
; N/A                                     ; None                                                ; 18.435 ns  ; pixel_pom[0] ; signal_b[1] ; clock      ;
; N/A                                     ; None                                                ; 18.435 ns  ; pixel_pom[0] ; signal_b[0] ; clock      ;
; N/A                                     ; None                                                ; 17.767 ns  ; pixel_pom[0] ; signal_g[9] ; clock      ;
; N/A                                     ; None                                                ; 17.680 ns  ; pixel_pom[0] ; signal_g[5] ; clock      ;
; N/A                                     ; None                                                ; 17.680 ns  ; pixel_pom[0] ; signal_g[4] ; clock      ;
; N/A                                     ; None                                                ; 17.674 ns  ; pixel_pom[0] ; signal_g[1] ; clock      ;
; N/A                                     ; None                                                ; 17.674 ns  ; pixel_pom[0] ; signal_g[0] ; clock      ;
; N/A                                     ; None                                                ; 17.660 ns  ; pixel_pom[0] ; signal_g[7] ; clock      ;
; N/A                                     ; None                                                ; 17.660 ns  ; pixel_pom[0] ; signal_g[3] ; clock      ;
; N/A                                     ; None                                                ; 17.660 ns  ; pixel_pom[0] ; signal_g[2] ; clock      ;
; N/A                                     ; None                                                ; 17.650 ns  ; pixel_pom[0] ; signal_r[8] ; clock      ;
; N/A                                     ; None                                                ; 17.640 ns  ; pixel_pom[0] ; signal_g[6] ; clock      ;
; N/A                                     ; None                                                ; 17.411 ns  ; pixel_pom[1] ; signal_b[4] ; clock      ;
; N/A                                     ; None                                                ; 17.401 ns  ; pixel_pom[1] ; signal_b[5] ; clock      ;
; N/A                                     ; None                                                ; 17.383 ns  ; pixel_pom[1] ; signal_b[7] ; clock      ;
; N/A                                     ; None                                                ; 17.383 ns  ; pixel_pom[1] ; signal_b[6] ; clock      ;
; N/A                                     ; None                                                ; 17.281 ns  ; pixel_pom[0] ; signal_r[9] ; clock      ;
; N/A                                     ; None                                                ; 17.180 ns  ; pixel_pom[1] ; signal_r[0] ; clock      ;
; N/A                                     ; None                                                ; 17.129 ns  ; pixel_pom[1] ; signal_b[2] ; clock      ;
; N/A                                     ; None                                                ; 17.119 ns  ; pixel_pom[1] ; signal_b[3] ; clock      ;
; N/A                                     ; None                                                ; 17.092 ns  ; pixel_pom[0] ; signal_b[8] ; clock      ;
; N/A                                     ; None                                                ; 17.090 ns  ; pixel_pom[0] ; signal_b[9] ; clock      ;
; N/A                                     ; None                                                ; 17.057 ns  ; pixel_pom[1] ; signal_r[4] ; clock      ;
; N/A                                     ; None                                                ; 17.057 ns  ; pixel_pom[1] ; signal_r[3] ; clock      ;
; N/A                                     ; None                                                ; 17.047 ns  ; pixel_pom[1] ; signal_r[2] ; clock      ;
; N/A                                     ; None                                                ; 17.047 ns  ; pixel_pom[1] ; signal_r[1] ; clock      ;
; N/A                                     ; None                                                ; 17.037 ns  ; pixel_pom[0] ; signal_g[8] ; clock      ;
; N/A                                     ; None                                                ; 16.987 ns  ; pixel_pom[1] ; signal_r[5] ; clock      ;
; N/A                                     ; None                                                ; 16.977 ns  ; pixel_pom[1] ; signal_r[7] ; clock      ;
; N/A                                     ; None                                                ; 16.967 ns  ; pixel_pom[1] ; signal_r[6] ; clock      ;
; N/A                                     ; None                                                ; 16.887 ns  ; pixel_pom[1] ; signal_b[1] ; clock      ;
; N/A                                     ; None                                                ; 16.887 ns  ; pixel_pom[1] ; signal_b[0] ; clock      ;
; N/A                                     ; None                                                ; 16.335 ns  ; sig_out[4]   ; signal_b[4] ; clock      ;
; N/A                                     ; None                                                ; 16.325 ns  ; sig_out[4]   ; signal_b[5] ; clock      ;
; N/A                                     ; None                                                ; 16.307 ns  ; sig_out[4]   ; signal_b[7] ; clock      ;
; N/A                                     ; None                                                ; 16.307 ns  ; sig_out[4]   ; signal_b[6] ; clock      ;
; N/A                                     ; None                                                ; 16.229 ns  ; pixel_pom[1] ; signal_g[9] ; clock      ;
; N/A                                     ; None                                                ; 16.142 ns  ; pixel_pom[1] ; signal_g[5] ; clock      ;
; N/A                                     ; None                                                ; 16.142 ns  ; pixel_pom[1] ; signal_g[4] ; clock      ;
; N/A                                     ; None                                                ; 16.136 ns  ; pixel_pom[1] ; signal_g[1] ; clock      ;
; N/A                                     ; None                                                ; 16.136 ns  ; pixel_pom[1] ; signal_g[0] ; clock      ;
; N/A                                     ; None                                                ; 16.122 ns  ; pixel_pom[1] ; signal_g[7] ; clock      ;
; N/A                                     ; None                                                ; 16.122 ns  ; pixel_pom[1] ; signal_g[3] ; clock      ;
; N/A                                     ; None                                                ; 16.122 ns  ; pixel_pom[1] ; signal_g[2] ; clock      ;
; N/A                                     ; None                                                ; 16.102 ns  ; pixel_pom[1] ; signal_g[6] ; clock      ;
; N/A                                     ; None                                                ; 16.100 ns  ; pixel_pom[1] ; signal_r[8] ; clock      ;
; N/A                                     ; None                                                ; 16.094 ns  ; sig_out[4]   ; signal_r[0] ; clock      ;
; N/A                                     ; None                                                ; 16.053 ns  ; sig_out[4]   ; signal_b[2] ; clock      ;
; N/A                                     ; None                                                ; 16.043 ns  ; sig_out[4]   ; signal_b[3] ; clock      ;
; N/A                                     ; None                                                ; 15.971 ns  ; sig_out[4]   ; signal_r[4] ; clock      ;
; N/A                                     ; None                                                ; 15.971 ns  ; sig_out[4]   ; signal_r[3] ; clock      ;
; N/A                                     ; None                                                ; 15.961 ns  ; sig_out[4]   ; signal_r[2] ; clock      ;
; N/A                                     ; None                                                ; 15.961 ns  ; sig_out[4]   ; signal_r[1] ; clock      ;
; N/A                                     ; None                                                ; 15.901 ns  ; sig_out[4]   ; signal_r[5] ; clock      ;
; N/A                                     ; None                                                ; 15.891 ns  ; sig_out[4]   ; signal_r[7] ; clock      ;
; N/A                                     ; None                                                ; 15.881 ns  ; sig_out[4]   ; signal_r[6] ; clock      ;
; N/A                                     ; None                                                ; 15.811 ns  ; sig_out[4]   ; signal_b[1] ; clock      ;
; N/A                                     ; None                                                ; 15.811 ns  ; sig_out[4]   ; signal_b[0] ; clock      ;
; N/A                                     ; None                                                ; 15.756 ns  ; h_enable     ; signal_b[4] ; clock      ;
; N/A                                     ; None                                                ; 15.746 ns  ; h_enable     ; signal_b[5] ; clock      ;
; N/A                                     ; None                                                ; 15.743 ns  ; pixel_pom[1] ; signal_r[9] ; clock      ;
; N/A                                     ; None                                                ; 15.732 ns  ; pixel_pom[2] ; signal_b[4] ; clock      ;
; N/A                                     ; None                                                ; 15.728 ns  ; h_enable     ; signal_b[7] ; clock      ;
; N/A                                     ; None                                                ; 15.728 ns  ; h_enable     ; signal_b[6] ; clock      ;
; N/A                                     ; None                                                ; 15.722 ns  ; pixel_pom[2] ; signal_b[5] ; clock      ;
; N/A                                     ; None                                                ; 15.704 ns  ; pixel_pom[2] ; signal_b[7] ; clock      ;
; N/A                                     ; None                                                ; 15.704 ns  ; pixel_pom[2] ; signal_b[6] ; clock      ;
; N/A                                     ; None                                                ; 15.628 ns  ; h_enable     ; signal_r[0] ; clock      ;
; N/A                                     ; None                                                ; 15.554 ns  ; pixel_pom[1] ; signal_b[8] ; clock      ;
; N/A                                     ; None                                                ; 15.552 ns  ; pixel_pom[1] ; signal_b[9] ; clock      ;
; N/A                                     ; None                                                ; 15.505 ns  ; h_enable     ; signal_r[4] ; clock      ;
; N/A                                     ; None                                                ; 15.505 ns  ; h_enable     ; signal_r[3] ; clock      ;
; N/A                                     ; None                                                ; 15.499 ns  ; pixel_pom[1] ; signal_g[8] ; clock      ;
; N/A                                     ; None                                                ; 15.495 ns  ; h_enable     ; signal_r[2] ; clock      ;
; N/A                                     ; None                                                ; 15.495 ns  ; h_enable     ; signal_r[1] ; clock      ;
; N/A                                     ; None                                                ; 15.474 ns  ; h_enable     ; signal_b[2] ; clock      ;
; N/A                                     ; None                                                ; 15.464 ns  ; h_enable     ; signal_b[3] ; clock      ;
; N/A                                     ; None                                                ; 15.450 ns  ; pixel_pom[2] ; signal_b[2] ; clock      ;
; N/A                                     ; None                                                ; 15.440 ns  ; pixel_pom[2] ; signal_b[3] ; clock      ;
; N/A                                     ; None                                                ; 15.435 ns  ; h_enable     ; signal_r[5] ; clock      ;
; N/A                                     ; None                                                ; 15.425 ns  ; h_enable     ; signal_r[7] ; clock      ;
; N/A                                     ; None                                                ; 15.415 ns  ; h_enable     ; signal_r[6] ; clock      ;
; N/A                                     ; None                                                ; 15.274 ns  ; h_enable     ; signal_g[5] ; clock      ;
; N/A                                     ; None                                                ; 15.274 ns  ; h_enable     ; signal_g[4] ; clock      ;
; N/A                                     ; None                                                ; 15.268 ns  ; h_enable     ; signal_g[1] ; clock      ;
; N/A                                     ; None                                                ; 15.268 ns  ; h_enable     ; signal_g[0] ; clock      ;
; N/A                                     ; None                                                ; 15.261 ns  ; h_enable     ; signal_r[9] ; clock      ;
; N/A                                     ; None                                                ; 15.256 ns  ; h_enable     ; signal_r[8] ; clock      ;
; N/A                                     ; None                                                ; 15.254 ns  ; h_enable     ; signal_g[7] ; clock      ;
; N/A                                     ; None                                                ; 15.254 ns  ; h_enable     ; signal_g[3] ; clock      ;
; N/A                                     ; None                                                ; 15.254 ns  ; h_enable     ; signal_g[2] ; clock      ;
; N/A                                     ; None                                                ; 15.234 ns  ; h_enable     ; signal_g[6] ; clock      ;
; N/A                                     ; None                                                ; 15.232 ns  ; h_enable     ; signal_b[1] ; clock      ;
; N/A                                     ; None                                                ; 15.232 ns  ; h_enable     ; signal_b[0] ; clock      ;
; N/A                                     ; None                                                ; 15.220 ns  ; h_enable     ; signal_g[8] ; clock      ;
; N/A                                     ; None                                                ; 15.220 ns  ; pixel_pom[2] ; signal_r[0] ; clock      ;
; N/A                                     ; None                                                ; 15.208 ns  ; pixel_pom[2] ; signal_b[1] ; clock      ;
; N/A                                     ; None                                                ; 15.208 ns  ; pixel_pom[2] ; signal_b[0] ; clock      ;
; N/A                                     ; None                                                ; 15.143 ns  ; sig_out[4]   ; signal_g[9] ; clock      ;
; N/A                                     ; None                                                ; 15.097 ns  ; pixel_pom[2] ; signal_r[4] ; clock      ;
; N/A                                     ; None                                                ; 15.097 ns  ; pixel_pom[2] ; signal_r[3] ; clock      ;
; N/A                                     ; None                                                ; 15.087 ns  ; pixel_pom[2] ; signal_r[2] ; clock      ;
; N/A                                     ; None                                                ; 15.087 ns  ; pixel_pom[2] ; signal_r[1] ; clock      ;
; N/A                                     ; None                                                ; 15.056 ns  ; sig_out[4]   ; signal_g[5] ; clock      ;
; N/A                                     ; None                                                ; 15.056 ns  ; sig_out[4]   ; signal_g[4] ; clock      ;
; N/A                                     ; None                                                ; 15.050 ns  ; sig_out[4]   ; signal_g[1] ; clock      ;
; N/A                                     ; None                                                ; 15.050 ns  ; sig_out[4]   ; signal_g[0] ; clock      ;
; N/A                                     ; None                                                ; 15.036 ns  ; sig_out[4]   ; signal_g[7] ; clock      ;
; N/A                                     ; None                                                ; 15.036 ns  ; sig_out[4]   ; signal_g[3] ; clock      ;
; N/A                                     ; None                                                ; 15.036 ns  ; sig_out[4]   ; signal_g[2] ; clock      ;
; N/A                                     ; None                                                ; 15.028 ns  ; h_enable     ; signal_g[9] ; clock      ;
; N/A                                     ; None                                                ; 15.027 ns  ; pixel_pom[2] ; signal_r[5] ; clock      ;
; N/A                                     ; None                                                ; 15.026 ns  ; sig_out[4]   ; signal_r[8] ; clock      ;
; N/A                                     ; None                                                ; 15.017 ns  ; pixel_pom[2] ; signal_r[7] ; clock      ;
; N/A                                     ; None                                                ; 15.016 ns  ; sig_out[4]   ; signal_g[6] ; clock      ;
; N/A                                     ; None                                                ; 15.007 ns  ; pixel_pom[2] ; signal_r[6] ; clock      ;
; N/A                                     ; None                                                ; 14.657 ns  ; sig_out[4]   ; signal_r[9] ; clock      ;
; N/A                                     ; None                                                ; 14.580 ns  ; h_enable     ; signal_b[8] ; clock      ;
; N/A                                     ; None                                                ; 14.578 ns  ; h_enable     ; signal_b[9] ; clock      ;
; N/A                                     ; None                                                ; 14.468 ns  ; sig_out[4]   ; signal_b[8] ; clock      ;
; N/A                                     ; None                                                ; 14.466 ns  ; sig_out[4]   ; signal_b[9] ; clock      ;
; N/A                                     ; None                                                ; 14.413 ns  ; sig_out[4]   ; signal_g[8] ; clock      ;
; N/A                                     ; None                                                ; 14.400 ns  ; v_enable     ; signal_b[4] ; clock      ;
; N/A                                     ; None                                                ; 14.390 ns  ; v_enable     ; signal_b[5] ; clock      ;
; N/A                                     ; None                                                ; 14.372 ns  ; v_enable     ; signal_b[7] ; clock      ;
; N/A                                     ; None                                                ; 14.372 ns  ; v_enable     ; signal_b[6] ; clock      ;
; N/A                                     ; None                                                ; 14.272 ns  ; v_enable     ; signal_r[0] ; clock      ;
; N/A                                     ; None                                                ; 14.269 ns  ; pixel_pom[2] ; signal_g[9] ; clock      ;
; N/A                                     ; None                                                ; 14.182 ns  ; pixel_pom[2] ; signal_g[5] ; clock      ;
; N/A                                     ; None                                                ; 14.182 ns  ; pixel_pom[2] ; signal_g[4] ; clock      ;
; N/A                                     ; None                                                ; 14.176 ns  ; pixel_pom[2] ; signal_g[1] ; clock      ;
; N/A                                     ; None                                                ; 14.176 ns  ; pixel_pom[2] ; signal_g[0] ; clock      ;
; N/A                                     ; None                                                ; 14.162 ns  ; pixel_pom[2] ; signal_g[7] ; clock      ;
; N/A                                     ; None                                                ; 14.162 ns  ; pixel_pom[2] ; signal_g[3] ; clock      ;
; N/A                                     ; None                                                ; 14.162 ns  ; pixel_pom[2] ; signal_g[2] ; clock      ;
; N/A                                     ; None                                                ; 14.151 ns  ; pixel_pom[2] ; signal_r[8] ; clock      ;
; N/A                                     ; None                                                ; 14.149 ns  ; v_enable     ; signal_r[4] ; clock      ;
; N/A                                     ; None                                                ; 14.149 ns  ; v_enable     ; signal_r[3] ; clock      ;
; N/A                                     ; None                                                ; 14.142 ns  ; pixel_pom[2] ; signal_g[6] ; clock      ;
; N/A                                     ; None                                                ; 14.139 ns  ; v_enable     ; signal_r[2] ; clock      ;
; N/A                                     ; None                                                ; 14.139 ns  ; v_enable     ; signal_r[1] ; clock      ;
; N/A                                     ; None                                                ; 14.118 ns  ; v_enable     ; signal_b[2] ; clock      ;
; N/A                                     ; None                                                ; 14.108 ns  ; v_enable     ; signal_b[3] ; clock      ;
; N/A                                     ; None                                                ; 14.079 ns  ; v_enable     ; signal_r[5] ; clock      ;
; N/A                                     ; None                                                ; 14.069 ns  ; v_enable     ; signal_r[7] ; clock      ;
; N/A                                     ; None                                                ; 14.059 ns  ; v_enable     ; signal_r[6] ; clock      ;
; N/A                                     ; None                                                ; 13.918 ns  ; v_enable     ; signal_g[5] ; clock      ;
; N/A                                     ; None                                                ; 13.918 ns  ; v_enable     ; signal_g[4] ; clock      ;
; N/A                                     ; None                                                ; 13.912 ns  ; v_enable     ; signal_g[1] ; clock      ;
; N/A                                     ; None                                                ; 13.912 ns  ; v_enable     ; signal_g[0] ; clock      ;
; N/A                                     ; None                                                ; 13.905 ns  ; v_enable     ; signal_r[9] ; clock      ;
; N/A                                     ; None                                                ; 13.900 ns  ; v_enable     ; signal_r[8] ; clock      ;
; N/A                                     ; None                                                ; 13.898 ns  ; v_enable     ; signal_g[7] ; clock      ;
; N/A                                     ; None                                                ; 13.898 ns  ; v_enable     ; signal_g[3] ; clock      ;
; N/A                                     ; None                                                ; 13.898 ns  ; v_enable     ; signal_g[2] ; clock      ;
; N/A                                     ; None                                                ; 13.878 ns  ; v_enable     ; signal_g[6] ; clock      ;
; N/A                                     ; None                                                ; 13.876 ns  ; v_enable     ; signal_b[1] ; clock      ;
; N/A                                     ; None                                                ; 13.876 ns  ; v_enable     ; signal_b[0] ; clock      ;
; N/A                                     ; None                                                ; 13.864 ns  ; v_enable     ; signal_g[8] ; clock      ;
; N/A                                     ; None                                                ; 13.783 ns  ; pixel_pom[2] ; signal_r[9] ; clock      ;
; N/A                                     ; None                                                ; 13.672 ns  ; v_enable     ; signal_g[9] ; clock      ;
; N/A                                     ; None                                                ; 13.594 ns  ; pixel_pom[2] ; signal_b[8] ; clock      ;
; N/A                                     ; None                                                ; 13.592 ns  ; pixel_pom[2] ; signal_b[9] ; clock      ;
; N/A                                     ; None                                                ; 13.539 ns  ; pixel_pom[2] ; signal_g[8] ; clock      ;
; N/A                                     ; None                                                ; 13.515 ns  ; sig_out[5]   ; signal_b[4] ; clock      ;
; N/A                                     ; None                                                ; 13.505 ns  ; sig_out[5]   ; signal_b[5] ; clock      ;
; N/A                                     ; None                                                ; 13.487 ns  ; sig_out[5]   ; signal_b[7] ; clock      ;
; N/A                                     ; None                                                ; 13.487 ns  ; sig_out[5]   ; signal_b[6] ; clock      ;
; N/A                                     ; None                                                ; 13.274 ns  ; sig_out[5]   ; signal_r[0] ; clock      ;
; N/A                                     ; None                                                ; 13.233 ns  ; sig_out[5]   ; signal_b[2] ; clock      ;
; N/A                                     ; None                                                ; 13.224 ns  ; v_enable     ; signal_b[8] ; clock      ;
; N/A                                     ; None                                                ; 13.223 ns  ; sig_out[5]   ; signal_b[3] ; clock      ;
; N/A                                     ; None                                                ; 13.222 ns  ; v_enable     ; signal_b[9] ; clock      ;
; N/A                                     ; None                                                ; 13.151 ns  ; sig_out[5]   ; signal_r[4] ; clock      ;
; N/A                                     ; None                                                ; 13.151 ns  ; sig_out[5]   ; signal_r[3] ; clock      ;
; N/A                                     ; None                                                ; 13.141 ns  ; sig_out[5]   ; signal_r[2] ; clock      ;
; N/A                                     ; None                                                ; 13.141 ns  ; sig_out[5]   ; signal_r[1] ; clock      ;
; N/A                                     ; None                                                ; 13.081 ns  ; sig_out[5]   ; signal_r[5] ; clock      ;
; N/A                                     ; None                                                ; 13.071 ns  ; sig_out[5]   ; signal_r[7] ; clock      ;
; N/A                                     ; None                                                ; 13.061 ns  ; sig_out[5]   ; signal_r[6] ; clock      ;
; N/A                                     ; None                                                ; 12.991 ns  ; sig_out[5]   ; signal_b[1] ; clock      ;
; N/A                                     ; None                                                ; 12.991 ns  ; sig_out[5]   ; signal_b[0] ; clock      ;
; N/A                                     ; None                                                ; 12.862 ns  ; v_sync_b     ; v_sync      ; clock      ;
; N/A                                     ; None                                                ; 12.323 ns  ; sig_out[5]   ; signal_g[9] ; clock      ;
; N/A                                     ; None                                                ; 12.236 ns  ; sig_out[5]   ; signal_g[5] ; clock      ;
; N/A                                     ; None                                                ; 12.236 ns  ; sig_out[5]   ; signal_g[4] ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;              ;             ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------+-------------+------------+


+------------------------------------------------------------------------------+
; th                                                                           ;
+---------------+-------------+-----------+-------+-----------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To              ; To Clock ;
+---------------+-------------+-----------+-------+-----------------+----------+
; N/A           ; None        ; -3.936 ns ; reset ; ram_address[0]  ; clock    ;
; N/A           ; None        ; -4.439 ns ; reset ; ram_address[12] ; clock    ;
; N/A           ; None        ; -4.439 ns ; reset ; ram_address[1]  ; clock    ;
; N/A           ; None        ; -4.439 ns ; reset ; ram_address[2]  ; clock    ;
; N/A           ; None        ; -4.439 ns ; reset ; ram_address[3]  ; clock    ;
; N/A           ; None        ; -4.439 ns ; reset ; ram_address[4]  ; clock    ;
; N/A           ; None        ; -4.439 ns ; reset ; ram_address[5]  ; clock    ;
; N/A           ; None        ; -4.439 ns ; reset ; ram_address[6]  ; clock    ;
; N/A           ; None        ; -4.439 ns ; reset ; ram_address[7]  ; clock    ;
; N/A           ; None        ; -4.439 ns ; reset ; ram_address[8]  ; clock    ;
; N/A           ; None        ; -4.439 ns ; reset ; ram_address[9]  ; clock    ;
; N/A           ; None        ; -4.439 ns ; reset ; ram_address[10] ; clock    ;
; N/A           ; None        ; -4.439 ns ; reset ; ram_address[11] ; clock    ;
; N/A           ; None        ; -5.638 ns ; reset ; rom_address[0]  ; clock    ;
; N/A           ; None        ; -5.638 ns ; reset ; rom_address[1]  ; clock    ;
; N/A           ; None        ; -5.638 ns ; reset ; rom_address[2]  ; clock    ;
; N/A           ; None        ; -5.638 ns ; reset ; rom_address[3]  ; clock    ;
; N/A           ; None        ; -5.638 ns ; reset ; rom_address[4]  ; clock    ;
; N/A           ; None        ; -5.638 ns ; reset ; rom_address[5]  ; clock    ;
; N/A           ; None        ; -5.638 ns ; reset ; rom_address[6]  ; clock    ;
; N/A           ; None        ; -5.638 ns ; reset ; rom_address[7]  ; clock    ;
; N/A           ; None        ; -5.638 ns ; reset ; rom_address[8]  ; clock    ;
; N/A           ; None        ; -5.638 ns ; reset ; rom_address[9]  ; clock    ;
; N/A           ; None        ; -5.638 ns ; reset ; rom_address[10] ; clock    ;
; N/A           ; None        ; -6.451 ns ; reset ; sig_out[13]     ; clock    ;
; N/A           ; None        ; -6.451 ns ; reset ; sig_out[14]     ; clock    ;
; N/A           ; None        ; -6.451 ns ; reset ; sig_out[15]     ; clock    ;
; N/A           ; None        ; -6.451 ns ; reset ; sig_out[12]     ; clock    ;
; N/A           ; None        ; -6.546 ns ; reset ; sig_out[5]      ; clock    ;
; N/A           ; None        ; -6.710 ns ; reset ; sig_out[6]      ; clock    ;
; N/A           ; None        ; -6.710 ns ; reset ; sig_out[7]      ; clock    ;
; N/A           ; None        ; -6.710 ns ; reset ; sig_out[2]      ; clock    ;
; N/A           ; None        ; -6.710 ns ; reset ; sig_out[1]      ; clock    ;
; N/A           ; None        ; -6.710 ns ; reset ; sig_out[0]      ; clock    ;
; N/A           ; None        ; -6.710 ns ; reset ; sig_out[3]      ; clock    ;
; N/A           ; None        ; -6.715 ns ; reset ; sig_out[4]      ; clock    ;
; N/A           ; None        ; -6.715 ns ; reset ; sig_out[9]      ; clock    ;
; N/A           ; None        ; -6.715 ns ; reset ; sig_out[11]     ; clock    ;
; N/A           ; None        ; -6.715 ns ; reset ; sig_out[10]     ; clock    ;
; N/A           ; None        ; -6.715 ns ; reset ; sig_out[8]      ; clock    ;
+---------------+-------------+-----------+-------+-----------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat Nov 27 15:42:31 2010
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off vga -c vga --timing_analysis_only
Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents.
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "pixel_clock2" as buffer
    Info: Detected ripple clock "h_sync_b" as buffer
Info: Clock "clock" has Internal fmax of 111.93 MHz between source register "znak_v[0]" and destination register "ram_address[12]" (period= 8.934 ns)
    Info: + Longest register to register delay is 4.254 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X55_Y33_N19; Fanout = 6; REG Node = 'znak_v[0]'
        Info: 2: + IC(0.516 ns) + CELL(0.414 ns) = 0.930 ns; Loc. = LCCOMB_X55_Y33_N2; Fanout = 2; COMB Node = 'Add0~1'
        Info: 3: + IC(0.000 ns) + CELL(0.410 ns) = 1.340 ns; Loc. = LCCOMB_X55_Y33_N4; Fanout = 2; COMB Node = 'Add0~2'
        Info: 4: + IC(0.455 ns) + CELL(0.414 ns) = 2.209 ns; Loc. = LCCOMB_X54_Y33_N6; Fanout = 2; COMB Node = 'Add1~7'
        Info: 5: + IC(0.000 ns) + CELL(0.410 ns) = 2.619 ns; Loc. = LCCOMB_X54_Y33_N8; Fanout = 2; COMB Node = 'Add1~8'
        Info: 6: + IC(0.443 ns) + CELL(0.485 ns) = 3.547 ns; Loc. = LCCOMB_X53_Y33_N14; Fanout = 2; COMB Node = 'ram_address[8]~27'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 3.618 ns; Loc. = LCCOMB_X53_Y33_N16; Fanout = 2; COMB Node = 'ram_address[9]~29'
        Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 3.689 ns; Loc. = LCCOMB_X53_Y33_N18; Fanout = 2; COMB Node = 'ram_address[10]~31'
        Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 3.760 ns; Loc. = LCCOMB_X53_Y33_N20; Fanout = 1; COMB Node = 'ram_address[11]~33'
        Info: 10: + IC(0.000 ns) + CELL(0.410 ns) = 4.170 ns; Loc. = LCCOMB_X53_Y33_N22; Fanout = 1; COMB Node = 'ram_address[12]~34'
        Info: 11: + IC(0.000 ns) + CELL(0.084 ns) = 4.254 ns; Loc. = LCFF_X53_Y33_N23; Fanout = 417; REG Node = 'ram_address[12]'
        Info: Total cell delay = 2.840 ns ( 66.76 % )
        Info: Total interconnect delay = 1.414 ns ( 33.24 % )
    Info: - Smallest clock skew is -4.466 ns
        Info: + Shortest clock path from clock "clock" to destination register is 2.682 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 590; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(1.028 ns) + CELL(0.537 ns) = 2.682 ns; Loc. = LCFF_X53_Y33_N23; Fanout = 417; REG Node = 'ram_address[12]'
            Info: Total cell delay = 1.536 ns ( 57.27 % )
            Info: Total interconnect delay = 1.146 ns ( 42.73 % )
        Info: - Longest clock path from clock "clock" to source register is 7.148 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock'
            Info: 2: + IC(1.951 ns) + CELL(0.787 ns) = 3.737 ns; Loc. = LCFF_X31_Y34_N17; Fanout = 4; REG Node = 'pixel_clock2'
            Info: 3: + IC(0.295 ns) + CELL(0.787 ns) = 4.819 ns; Loc. = LCFF_X31_Y34_N3; Fanout = 5; REG Node = 'h_sync_b'
            Info: 4: + IC(0.771 ns) + CELL(0.000 ns) = 5.590 ns; Loc. = CLKCTRL_G10; Fanout = 47; COMB Node = 'h_sync_b~clkctrl'
            Info: 5: + IC(1.021 ns) + CELL(0.537 ns) = 7.148 ns; Loc. = LCFF_X55_Y33_N19; Fanout = 6; REG Node = 'znak_v[0]'
            Info: Total cell delay = 3.110 ns ( 43.51 % )
            Info: Total interconnect delay = 4.038 ns ( 56.49 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "sig_out[4]" (data pin = "reset", clock pin = "clock") is 6.945 ns
    Info: + Longest pin to register delay is 9.650 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 95; PIN Node = 'reset'
        Info: 2: + IC(6.150 ns) + CELL(0.419 ns) = 7.431 ns; Loc. = LCCOMB_X32_Y33_N4; Fanout = 16; COMB Node = 'sig_out[8]~0'
        Info: 3: + IC(1.559 ns) + CELL(0.660 ns) = 9.650 ns; Loc. = LCFF_X24_Y25_N25; Fanout = 1; REG Node = 'sig_out[4]'
        Info: Total cell delay = 1.941 ns ( 20.11 % )
        Info: Total interconnect delay = 7.709 ns ( 79.89 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clock" to destination register is 2.669 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 590; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.015 ns) + CELL(0.537 ns) = 2.669 ns; Loc. = LCFF_X24_Y25_N25; Fanout = 1; REG Node = 'sig_out[4]'
        Info: Total cell delay = 1.536 ns ( 57.55 % )
        Info: Total interconnect delay = 1.133 ns ( 42.45 % )
Info: tco from clock "clock" to destination pin "signal_b[4]" through register "pixel_pom[0]" is 18.959 ns
    Info: + Longest clock path from clock "clock" to source register is 6.060 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock'
        Info: 2: + IC(1.951 ns) + CELL(0.787 ns) = 3.737 ns; Loc. = LCFF_X31_Y34_N17; Fanout = 4; REG Node = 'pixel_clock2'
        Info: 3: + IC(0.775 ns) + CELL(0.000 ns) = 4.512 ns; Loc. = CLKCTRL_G9; Fanout = 26; COMB Node = 'pixel_clock2~clkctrl'
        Info: 4: + IC(1.011 ns) + CELL(0.537 ns) = 6.060 ns; Loc. = LCFF_X28_Y25_N27; Fanout = 6; REG Node = 'pixel_pom[0]'
        Info: Total cell delay = 2.323 ns ( 38.33 % )
        Info: Total interconnect delay = 3.737 ns ( 61.67 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 12.649 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y25_N27; Fanout = 6; REG Node = 'pixel_pom[0]'
        Info: 2: + IC(1.940 ns) + CELL(0.438 ns) = 2.378 ns; Loc. = LCCOMB_X50_Y33_N26; Fanout = 1; COMB Node = 'Mux0~0'
        Info: 3: + IC(2.424 ns) + CELL(0.438 ns) = 5.240 ns; Loc. = LCCOMB_X25_Y25_N16; Fanout = 5; COMB Node = 'Mux0~1'
        Info: 4: + IC(0.279 ns) + CELL(0.275 ns) = 5.794 ns; Loc. = LCCOMB_X25_Y25_N14; Fanout = 2; COMB Node = 'signal_r~3'
        Info: 5: + IC(0.696 ns) + CELL(0.150 ns) = 6.640 ns; Loc. = LCCOMB_X28_Y25_N12; Fanout = 1; COMB Node = 'signal_b~18'
        Info: 6: + IC(0.243 ns) + CELL(0.150 ns) = 7.033 ns; Loc. = LCCOMB_X28_Y25_N30; Fanout = 1; COMB Node = 'signal_b~19'
        Info: 7: + IC(0.766 ns) + CELL(0.275 ns) = 8.074 ns; Loc. = LCCOMB_X24_Y25_N4; Fanout = 8; COMB Node = 'signal_b~12'
        Info: 8: + IC(1.747 ns) + CELL(2.828 ns) = 12.649 ns; Loc. = PIN_J10; Fanout = 0; PIN Node = 'signal_b[4]'
        Info: Total cell delay = 4.554 ns ( 36.00 % )
        Info: Total interconnect delay = 8.095 ns ( 64.00 % )
Info: th for register "ram_address[0]" (data pin = "reset", clock pin = "clock") is -3.936 ns
    Info: + Longest clock path from clock "clock" to destination register is 2.682 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 590; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.028 ns) + CELL(0.537 ns) = 2.682 ns; Loc. = LCFF_X53_Y33_N25; Fanout = 33; REG Node = 'ram_address[0]'
        Info: Total cell delay = 1.536 ns ( 57.27 % )
        Info: Total interconnect delay = 1.146 ns ( 42.73 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 6.884 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 95; PIN Node = 'reset'
        Info: 2: + IC(5.500 ns) + CELL(0.438 ns) = 6.800 ns; Loc. = LCCOMB_X53_Y33_N24; Fanout = 1; COMB Node = 'ram_address[0]~37'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 6.884 ns; Loc. = LCFF_X53_Y33_N25; Fanout = 33; REG Node = 'ram_address[0]'
        Info: Total cell delay = 1.384 ns ( 20.10 % )
        Info: Total interconnect delay = 5.500 ns ( 79.90 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 206 megabytes
    Info: Processing ended: Sat Nov 27 15:42:32 2010
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


