{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1633355048431 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1633355048431 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 04 10:44:08 2021 " "Processing started: Mon Oct 04 10:44:08 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1633355048431 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1633355048431 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AD7864Drv -c AD7864Drv " "Command: quartus_map --read_settings_files=on --write_settings_files=off AD7864Drv -c AD7864Drv" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1633355048431 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1633355049071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basicfunctions.bdf 1 1 " "Found 1 design units, including 1 entities, in source file basicfunctions.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 basicfunctions " "Found entity 1: basicfunctions" {  } { { "basicfunctions.bdf" "" { Schematic "D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/basicfunctions.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633355049188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633355049188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parallel2serial4onead7265new.v 1 1 " "Found 1 design units, including 1 entities, in source file parallel2serial4onead7265new.v" { { "Info" "ISGN_ENTITY_NAME" "1 Parallel2Serial4OneAD7265New " "Found entity 1: Parallel2Serial4OneAD7265New" {  } { { "Parallel2Serial4OneAD7265New.v" "" { Text "D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/Parallel2Serial4OneAD7265New.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633355049188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633355049188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delaydrv.v 1 1 " "Found 1 design units, including 1 entities, in source file delaydrv.v" { { "Info" "ISGN_ENTITY_NAME" "1 DelayDrv " "Found entity 1: DelayDrv" {  } { { "DelayDrv.v" "" { Text "D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/DelayDrv.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633355049198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633355049198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ad7864drv.v 1 1 " "Found 1 design units, including 1 entities, in source file ad7864drv.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad7864Drv " "Found entity 1: ad7864Drv" {  } { { "ad7864Drv.v" "" { Text "D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/ad7864Drv.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633355049198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633355049198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633355049208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633355049208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.v" "" { Text "D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/testbench.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633355049208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633355049208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter0.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_counter0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter0 " "Found entity 1: lpm_counter0" {  } { { "lpm_counter0.v" "" { Text "D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/lpm_counter0.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633355049218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633355049218 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "basicfunctions " "Elaborating entity \"basicfunctions\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1633355049308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:inst4 " "Elaborating entity \"pll\" for hierarchy \"pll:inst4\"" {  } { { "basicfunctions.bdf" "inst4" { Schematic "D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/basicfunctions.bdf" { { 16 88 328 168 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633355049318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:inst4\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:inst4\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/pll.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633355049408 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:inst4\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:inst4\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/pll.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633355049418 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:inst4\|altpll:altpll_component " "Instantiated megafunction \"pll:inst4\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 25 " "Parameter \"clk0_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633355049418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633355049418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 12 " "Parameter \"clk0_multiply_by\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633355049418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633355049418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633355049418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633355049418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone " "Parameter \"intended_device_family\" = \"Cyclone\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633355049418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633355049418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633355049418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633355049418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633355049418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633355049418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633355049418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633355049418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633355049418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633355049418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633355049418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633355049418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633355049418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633355049418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633355049418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633355049418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633355049418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633355049418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633355049418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633355049418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633355049418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633355049418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633355049418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633355049418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633355049418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633355049418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633355049418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633355049418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633355049418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633355049418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633355049418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633355049418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633355049418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633355049418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633355049418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633355049418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633355049418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633355049418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633355049418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633355049418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633355049418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633355049418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633355049418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633355049418 ""}  } { { "pll.v" "" { Text "D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/pll.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1633355049418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DelayDrv DelayDrv:inst18 " "Elaborating entity \"DelayDrv\" for hierarchy \"DelayDrv:inst18\"" {  } { { "basicfunctions.bdf" "inst18" { Schematic "D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/basicfunctions.bdf" { { 104 1064 1200 184 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633355049428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter0 lpm_counter0:inst5 " "Elaborating entity \"lpm_counter0\" for hierarchy \"lpm_counter0:inst5\"" {  } { { "basicfunctions.bdf" "inst5" { Schematic "D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/basicfunctions.bdf" { { 208 400 544 272 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633355049438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter0:inst5\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter0:inst5\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter0.v" "LPM_COUNTER_component" { Text "D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/lpm_counter0.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633355049508 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter0:inst5\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"lpm_counter0:inst5\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter0.v" "" { Text "D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/lpm_counter0.v" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633355049508 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter0:inst5\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"lpm_counter0:inst5\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633355049508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633355049508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633355049508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 24 " "Parameter \"lpm_width\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633355049508 ""}  } { { "lpm_counter0.v" "" { Text "D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/lpm_counter0.v" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1633355049508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_oeh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_oeh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_oeh " "Found entity 1: cntr_oeh" {  } { { "db/cntr_oeh.tdf" "" { Text "D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/db/cntr_oeh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633355049638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633355049638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_oeh lpm_counter0:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_oeh:auto_generated " "Elaborating entity \"cntr_oeh\" for hierarchy \"lpm_counter0:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_oeh:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633355049638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad7864Drv ad7864Drv:inst13 " "Elaborating entity \"ad7864Drv\" for hierarchy \"ad7864Drv:inst13\"" {  } { { "basicfunctions.bdf" "inst13" { Schematic "D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/basicfunctions.bdf" { { 384 168 384 496 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633355049648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Parallel2Serial4OneAD7265New Parallel2Serial4OneAD7265New:inst17 " "Elaborating entity \"Parallel2Serial4OneAD7265New\" for hierarchy \"Parallel2Serial4OneAD7265New:inst17\"" {  } { { "basicfunctions.bdf" "inst17" { Schematic "D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/basicfunctions.bdf" { { 552 184 368 696 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633355049648 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_cs_bar Parallel2Serial4OneAD7265New.v(127) " "Verilog HDL Always Construct warning at Parallel2Serial4OneAD7265New.v(127): variable \"reg_cs_bar\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Parallel2Serial4OneAD7265New.v" "" { Text "D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/Parallel2Serial4OneAD7265New.v" 127 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1633355049658 "|basicfunctions|Parallel2Serial4OneAD7265New:inst17"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg_cs_bar Parallel2Serial4OneAD7265New.v(125) " "Verilog HDL Always Construct warning at Parallel2Serial4OneAD7265New.v(125): inferring latch(es) for variable \"reg_cs_bar\", which holds its previous value in one or more paths through the always construct" {  } { { "Parallel2Serial4OneAD7265New.v" "" { Text "D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/Parallel2Serial4OneAD7265New.v" 125 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1633355049658 "|basicfunctions|Parallel2Serial4OneAD7265New:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_cs_bar\[0\] Parallel2Serial4OneAD7265New.v(134) " "Inferred latch for \"reg_cs_bar\[0\]\" at Parallel2Serial4OneAD7265New.v(134)" {  } { { "Parallel2Serial4OneAD7265New.v" "" { Text "D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/Parallel2Serial4OneAD7265New.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1633355049658 "|basicfunctions|Parallel2Serial4OneAD7265New:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_cs_bar\[1\] Parallel2Serial4OneAD7265New.v(134) " "Inferred latch for \"reg_cs_bar\[1\]\" at Parallel2Serial4OneAD7265New.v(134)" {  } { { "Parallel2Serial4OneAD7265New.v" "" { Text "D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/Parallel2Serial4OneAD7265New.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1633355049658 "|basicfunctions|Parallel2Serial4OneAD7265New:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_cs_bar\[2\] Parallel2Serial4OneAD7265New.v(134) " "Inferred latch for \"reg_cs_bar\[2\]\" at Parallel2Serial4OneAD7265New.v(134)" {  } { { "Parallel2Serial4OneAD7265New.v" "" { Text "D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/Parallel2Serial4OneAD7265New.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1633355049658 "|basicfunctions|Parallel2Serial4OneAD7265New:inst17"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0 VCC " "Pin \"GPIO0\" is stuck at VCC" {  } { { "basicfunctions.bdf" "" { Schematic "D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/basicfunctions.bdf" { { 376 1056 1232 392 "GPIO0" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633355050388 "|basicfunctions|GPIO0"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO1 VCC " "Pin \"GPIO1\" is stuck at VCC" {  } { { "basicfunctions.bdf" "" { Schematic "D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/basicfunctions.bdf" { { 400 1056 1232 416 "GPIO1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633355050388 "|basicfunctions|GPIO1"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO2 GND " "Pin \"GPIO2\" is stuck at GND" {  } { { "basicfunctions.bdf" "" { Schematic "D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/basicfunctions.bdf" { { 424 1056 1232 440 "GPIO2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633355050388 "|basicfunctions|GPIO2"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO3 GND " "Pin \"GPIO3\" is stuck at GND" {  } { { "basicfunctions.bdf" "" { Schematic "D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/basicfunctions.bdf" { { 448 1056 1232 464 "GPIO3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633355050388 "|basicfunctions|GPIO3"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1633355050388 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1633355050548 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 1 0 1 " "Adding 2 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 1 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1633355050967 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633355050967 ""}
{ "Warning" "WCUT_CUT_YGR_PLL_BAD_FANOUT_CLK3" "clk0 pll:inst4\|altpll:altpll_component\|pll " "Output port clk0 of PLL \"pll:inst4\|altpll:altpll_component\|pll\" feeds an output pin via global clocks -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "pll.v" "" { Text "D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/pll.v" 90 0 0 } } { "basicfunctions.bdf" "" { Schematic "D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/basicfunctions.bdf" { { 16 88 328 168 "inst4" "" } } } }  } 0 15579 "Output port %1!s! of PLL \"%2!s!\" feeds an output pin via global clocks -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Quartus II" 0 -1 1633355051027 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "181 " "Implemented 181 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1633355051067 ""} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Implemented 23 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1633355051067 ""} { "Info" "ICUT_CUT_TM_LCELLS" "139 " "Implemented 139 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1633355051067 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1633355051067 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1633355051067 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4581 " "Peak virtual memory: 4581 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1633355051137 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 04 10:44:11 2021 " "Processing ended: Mon Oct 04 10:44:11 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1633355051137 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1633355051137 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1633355051137 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1633355051137 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1633355052687 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1633355052687 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 04 10:44:11 2021 " "Processing started: Mon Oct 04 10:44:11 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1633355052687 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1633355052687 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off AD7864Drv -c AD7864Drv " "Command: quartus_fit --read_settings_files=off --write_settings_files=off AD7864Drv -c AD7864Drv" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1633355052687 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1633355052867 ""}
{ "Info" "0" "" "Project  = AD7864Drv" {  } {  } 0 0 "Project  = AD7864Drv" 0 0 "Fitter" 0 0 1633355052867 ""}
{ "Info" "0" "" "Revision = AD7864Drv" {  } {  } 0 0 "Revision = AD7864Drv" 0 0 "Fitter" 0 0 1633355052867 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1633355052987 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "AD7864Drv EP1C3T100C8 " "Selected device EP1C3T100C8 for design \"AD7864Drv\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1633355053007 ""}
{ "Info" "ICUT_CUT_YGR_PLL_CAN_ACHIEVE_RATIO_AND_PHASE_SHIFT" "pll:inst4\|altpll:altpll_component\|pll " "Implementing parameter values for PLL \"pll:inst4\|altpll:altpll_component\|pll\"" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:inst4\|altpll:altpll_component\|_clk0 12 25 0 0 " "Implementing clock multiplication of 12, clock division of 25, and phase shift of 0 degrees (0 ps) for pll:inst4\|altpll:altpll_component\|_clk0 port" {  } {  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1633355053097 ""}  } { { "altpll.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "pll.v" "" { Text "D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/pll.v" 90 0 0 } } { "basicfunctions.bdf" "" { Schematic "D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/basicfunctions.bdf" { { 16 88 328 168 "inst4" "" } } } }  } 0 15081 "Implementing parameter values for PLL \"%1!s!\"" 0 0 "Fitter" 0 -1 1633355053097 ""}
{ "Warning" "WCUT_CUT_YGR_PLL_BAD_FANOUT_CLK3" "clk0 pll:inst4\|altpll:altpll_component\|pll " "Output port clk0 of PLL \"pll:inst4\|altpll:altpll_component\|pll\" feeds an output pin via global clocks -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "pll.v" "" { Text "D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/pll.v" 90 0 0 } } { "basicfunctions.bdf" "" { Schematic "D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/basicfunctions.bdf" { { 16 88 328 168 "inst4" "" } } } }  } 0 15579 "Output port %1!s! of PLL \"%2!s!\" feeds an output pin via global clocks -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1633355053137 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1633355053137 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C3T100A8 " "Device EP1C3T100A8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1633355053317 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1633355053317 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 6 " "Pin ~nCSO~ is reserved at location 6" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/" { { 0 { 0 ""} 0 299 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1633355053317 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 17 " "Pin ~ASDO~ is reserved at location 17" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/" { { 0 { 0 ""} 0 300 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1633355053317 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1633355053317 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "TimeQuest Timing Analyzer is analyzing 3 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1633355053387 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "AD7864Drv.sdc " "Synopsys Design Constraints File file not found: 'AD7864Drv.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1633355053387 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1633355053387 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1633355053397 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1633355053407 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1633355053407 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1633355053407 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1633355053497 ""}
{ "Info" "IFYGR_FYGR_GLOBAL_LINES_NEEDED_FOR_TORNADO_DQS" "0 " "DQS I/O pins require 0 global routing resources" {  } {  } 0 186363 "DQS I/O pins require %1!d! global routing resources" 0 0 "Fitter" 0 -1 1633355053497 ""}
{ "Info" "IFYGR_FYGR_PLL_CLK_PROMOTION" "" "Promoted PLL clock signals" { { "Info" "IFYGR_FYGR_PLL_PROMOTE_GCLK_USER" "CLOCKPIN " "Promoted signal \"CLOCKPIN\" to use global clock (user assigned)" {  } { { "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCKPIN" } { 0 "CLOCKPIN" } } } } { "basicfunctions.bdf" "" { Schematic "D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/basicfunctions.bdf" { { 72 -96 80 88 "CLOCKPIN" "" } } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCKPIN } "NODE_NAME" } } { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLOCKPIN } } } { "temporary_test_loc" "" { Generic "D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 186369 "Promoted signal \"%1!s!\" to use global clock (user assigned)" 0 0 "Quartus II" 0 -1 1633355053507 ""} { "Info" "IFYGR_FYGR_PLL_PROMOTE_GCLK_USER" "pll:inst4\|altpll:altpll_component\|_clk0 " "Promoted signal \"pll:inst4\|altpll:altpll_component\|_clk0\" to use global clock (user assigned)" {  } { { "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pll:inst4\|altpll:altpll_component\|_clk0" } } } } { "basicfunctions.bdf" "" { Schematic "D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/basicfunctions.bdf" { { 16 88 328 168 "inst4" "" } } } } { "altpll.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 607 3 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:inst4|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/" { { 0 { 0 ""} 0 205 9224 9983 0}  }  } }  } 0 186369 "Promoted signal \"%1!s!\" to use global clock (user assigned)" 0 0 "Quartus II" 0 -1 1633355053507 ""}  } {  } 0 186365 "Promoted PLL clock signals" 0 0 "Fitter" 0 -1 1633355053507 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "PLL Placement Operation " "Completed PLL Placement Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1633355053507 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "lpm_counter0:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_oeh:auto_generated\|safe_q\[1\] Global clock " "Automatically promoted some destinations of signal \"lpm_counter0:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_oeh:auto_generated\|safe_q\[1\]\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "lpm_counter0:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_oeh:auto_generated\|counter_cella1 " "Destination \"lpm_counter0:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_oeh:auto_generated\|counter_cella1\" may be non-global or may not use global clock" {  } { { "db/cntr_oeh.tdf" "" { Text "D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/db/cntr_oeh.tdf" 226 8 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1633355053517 ""}  } { { "db/cntr_oeh.tdf" "" { Text "D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/db/cntr_oeh.tdf" 226 8 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1633355053517 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "Parallel2Serial4OneAD7265New:inst17\|spi_rdy Global clock " "Automatically promoted some destinations of signal \"Parallel2Serial4OneAD7265New:inst17\|spi_rdy\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Parallel2Serial4OneAD7265New:inst17\|spi_rdy " "Destination \"Parallel2Serial4OneAD7265New:inst17\|spi_rdy\" may be non-global or may not use global clock" {  } { { "Parallel2Serial4OneAD7265New.v" "" { Text "D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/Parallel2Serial4OneAD7265New.v" 30 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1633355053517 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Parallel2Serial4OneAD7265New:inst17\|tmpcnter\[0\] " "Destination \"Parallel2Serial4OneAD7265New:inst17\|tmpcnter\[0\]\" may be non-global or may not use global clock" {  } { { "Parallel2Serial4OneAD7265New.v" "" { Text "D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/Parallel2Serial4OneAD7265New.v" 79 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1633355053517 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Parallel2Serial4OneAD7265New:inst17\|tmpcnter\[1\] " "Destination \"Parallel2Serial4OneAD7265New:inst17\|tmpcnter\[1\]\" may be non-global or may not use global clock" {  } { { "Parallel2Serial4OneAD7265New.v" "" { Text "D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/Parallel2Serial4OneAD7265New.v" 79 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1633355053517 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Parallel2Serial4OneAD7265New:inst17\|tmpcnter\[2\] " "Destination \"Parallel2Serial4OneAD7265New:inst17\|tmpcnter\[2\]\" may be non-global or may not use global clock" {  } { { "Parallel2Serial4OneAD7265New.v" "" { Text "D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/Parallel2Serial4OneAD7265New.v" 79 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1633355053517 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Parallel2Serial4OneAD7265New:inst17\|enable_channel~0 " "Destination \"Parallel2Serial4OneAD7265New:inst17\|enable_channel~0\" may be non-global or may not use global clock" {  } { { "Parallel2Serial4OneAD7265New.v" "" { Text "D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/Parallel2Serial4OneAD7265New.v" 37 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1633355053517 ""}  } { { "Parallel2Serial4OneAD7265New.v" "" { Text "D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/Parallel2Serial4OneAD7265New.v" 30 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1633355053517 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "Parallel2Serial4OneAD7265New:inst17\|rd_bar Global clock " "Automatically promoted some destinations of signal \"Parallel2Serial4OneAD7265New:inst17\|rd_bar\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Parallel2Serial4OneAD7265New:inst17\|rd_bar " "Destination \"Parallel2Serial4OneAD7265New:inst17\|rd_bar\" may be non-global or may not use global clock" {  } { { "Parallel2Serial4OneAD7265New.v" "" { Text "D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/Parallel2Serial4OneAD7265New.v" 20 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1633355053517 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Parallel2Serial4OneAD7265New:inst17\|cs_bar\[3\]~2 " "Destination \"Parallel2Serial4OneAD7265New:inst17\|cs_bar\[3\]~2\" may be non-global or may not use global clock" {  } { { "Parallel2Serial4OneAD7265New.v" "" { Text "D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/Parallel2Serial4OneAD7265New.v" 19 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1633355053517 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Parallel2Serial4OneAD7265New:inst17\|cs_bar\[2\]~3 " "Destination \"Parallel2Serial4OneAD7265New:inst17\|cs_bar\[2\]~3\" may be non-global or may not use global clock" {  } { { "Parallel2Serial4OneAD7265New.v" "" { Text "D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/Parallel2Serial4OneAD7265New.v" 19 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1633355053517 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Parallel2Serial4OneAD7265New:inst17\|cs_bar\[1\]~4 " "Destination \"Parallel2Serial4OneAD7265New:inst17\|cs_bar\[1\]~4\" may be non-global or may not use global clock" {  } { { "Parallel2Serial4OneAD7265New.v" "" { Text "D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/Parallel2Serial4OneAD7265New.v" 19 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1633355053517 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Parallel2Serial4OneAD7265New:inst17\|cs_bar\[0\]~5 " "Destination \"Parallel2Serial4OneAD7265New:inst17\|cs_bar\[0\]~5\" may be non-global or may not use global clock" {  } { { "Parallel2Serial4OneAD7265New.v" "" { Text "D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/Parallel2Serial4OneAD7265New.v" 19 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1633355053517 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "ADC_RD " "Destination \"ADC_RD\" may be non-global or may not use global clock" {  } { { "basicfunctions.bdf" "" { Schematic "D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/basicfunctions.bdf" { { 592 400 576 608 "ADC_RD" "" } } } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1633355053517 ""}  } { { "Parallel2Serial4OneAD7265New.v" "" { Text "D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/Parallel2Serial4OneAD7265New.v" 20 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1633355053517 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1633355053517 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1633355053517 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1633355053537 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1633355053537 ""}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 186391 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "Fitter" 0 -1 1633355053537 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_IO_RAM_PACKING" "" "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" {  } {  } 1 176242 "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1633355053537 ""}
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_RAM_PACKING" "" "Finished moving registers into I/O cells, LUTs, and RAM blocks" {  } {  } 0 176243 "Finished moving registers into I/O cells, LUTs, and RAM blocks" 0 0 "Fitter" 0 -1 1633355053557 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1633355053557 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1633355053587 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1633355053797 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1633355053947 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1633355053967 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1633355054527 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1633355054527 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1633355054557 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X14_Y0 X27_Y14 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X14_Y0 to location X27_Y14" {  } { { "loc" "" { Generic "D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X14_Y0 to location X27_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X14_Y0 to location X27_Y14"} 14 0 14 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1633355054897 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1633355054897 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1633355055237 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1633355055237 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1633355055237 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.53 " "Total time spent on timing analysis during the Fitter is 0.53 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1633355055257 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Completed Fixed Delay Chain Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1633355055267 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1633355055267 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1633355055487 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Completed Auto Delay Chain Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1633355055557 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1633355055557 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/output_files/AD7864Drv.fit.smsg " "Generated suppressed messages file D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/output_files/AD7864Drv.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1633355055687 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4941 " "Peak virtual memory: 4941 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1633355055877 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 04 10:44:15 2021 " "Processing ended: Mon Oct 04 10:44:15 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1633355055877 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1633355055877 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1633355055877 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1633355055877 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1633355057117 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1633355057117 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 04 10:44:16 2021 " "Processing started: Mon Oct 04 10:44:16 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1633355057117 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1633355057117 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off AD7864Drv -c AD7864Drv " "Command: quartus_asm --read_settings_files=off --write_settings_files=off AD7864Drv -c AD7864Drv" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1633355057117 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1633355057707 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4520 " "Peak virtual memory: 4520 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1633355058027 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 04 10:44:18 2021 " "Processing ended: Mon Oct 04 10:44:18 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1633355058027 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1633355058027 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1633355058027 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1633355058027 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1633355058707 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1633355059607 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1633355059617 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 04 10:44:18 2021 " "Processing started: Mon Oct 04 10:44:18 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1633355059617 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1633355059617 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta AD7864Drv -c AD7864Drv " "Command: quartus_sta AD7864Drv -c AD7864Drv" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1633355059617 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1633355059807 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1633355060017 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "TimeQuest Timing Analyzer is analyzing 3 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1633355060167 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "AD7864Drv.sdc " "Synopsys Design Constraints File file not found: 'AD7864Drv.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1633355060197 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1633355060197 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCKPIN CLOCKPIN " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCKPIN CLOCKPIN" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1633355060197 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst4\|altpll_component\|pll\|inclk\[0\]\} -divide_by 25 -multiply_by 12 -duty_cycle 50.00 -name \{inst4\|altpll_component\|pll\|clk\[0\]\} \{inst4\|altpll_component\|pll\|clk\[0\]\} " "create_generated_clock -source \{inst4\|altpll_component\|pll\|inclk\[0\]\} -divide_by 25 -multiply_by 12 -duty_cycle 50.00 -name \{inst4\|altpll_component\|pll\|clk\[0\]\} \{inst4\|altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1633355060197 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1633355060197 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1633355060197 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name lpm_counter0:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_oeh:auto_generated\|safe_q\[1\] lpm_counter0:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_oeh:auto_generated\|safe_q\[1\] " "create_clock -period 1.000 -name lpm_counter0:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_oeh:auto_generated\|safe_q\[1\] lpm_counter0:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_oeh:auto_generated\|safe_q\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1633355060197 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name lpm_counter0:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_oeh:auto_generated\|safe_q\[17\] lpm_counter0:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_oeh:auto_generated\|safe_q\[17\] " "create_clock -period 1.000 -name lpm_counter0:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_oeh:auto_generated\|safe_q\[17\] lpm_counter0:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_oeh:auto_generated\|safe_q\[17\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1633355060197 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name lpm_counter0:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_oeh:auto_generated\|safe_q\[22\] lpm_counter0:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_oeh:auto_generated\|safe_q\[22\] " "create_clock -period 1.000 -name lpm_counter0:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_oeh:auto_generated\|safe_q\[22\] lpm_counter0:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_oeh:auto_generated\|safe_q\[22\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1633355060197 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Parallel2Serial4OneAD7265New:inst17\|rd_bar Parallel2Serial4OneAD7265New:inst17\|rd_bar " "create_clock -period 1.000 -name Parallel2Serial4OneAD7265New:inst17\|rd_bar Parallel2Serial4OneAD7265New:inst17\|rd_bar" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1633355060197 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Parallel2Serial4OneAD7265New:inst17\|spi_rdy Parallel2Serial4OneAD7265New:inst17\|spi_rdy " "create_clock -period 1.000 -name Parallel2Serial4OneAD7265New:inst17\|spi_rdy Parallel2Serial4OneAD7265New:inst17\|spi_rdy" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1633355060197 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Parallel2Serial4OneAD7265New:inst17\|enable_channel Parallel2Serial4OneAD7265New:inst17\|enable_channel " "create_clock -period 1.000 -name Parallel2Serial4OneAD7265New:inst17\|enable_channel Parallel2Serial4OneAD7265New:inst17\|enable_channel" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1633355060197 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1633355060197 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1633355060206 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1633355060246 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.434 " "Worst-case setup slack is -8.434" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633355060256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633355060256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.434      -208.587 inst4\|altpll_component\|pll\|clk\[0\]  " "   -8.434      -208.587 inst4\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633355060256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.923       -31.104 lpm_counter0:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_oeh:auto_generated\|safe_q\[1\]  " "   -3.923       -31.104 lpm_counter0:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_oeh:auto_generated\|safe_q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633355060256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.568        -3.456 Parallel2Serial4OneAD7265New:inst17\|rd_bar  " "   -1.568        -3.456 Parallel2Serial4OneAD7265New:inst17\|rd_bar " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633355060256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.574        -1.690 Parallel2Serial4OneAD7265New:inst17\|spi_rdy  " "   -0.574        -1.690 Parallel2Serial4OneAD7265New:inst17\|spi_rdy " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633355060256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.115        -0.115 Parallel2Serial4OneAD7265New:inst17\|enable_channel  " "   -0.115        -0.115 Parallel2Serial4OneAD7265New:inst17\|enable_channel " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633355060256 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1633355060256 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.323 " "Worst-case hold slack is 0.323" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633355060266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633355060266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.323         0.000 inst4\|altpll_component\|pll\|clk\[0\]  " "    0.323         0.000 inst4\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633355060266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.556         0.000 Parallel2Serial4OneAD7265New:inst17\|rd_bar  " "    0.556         0.000 Parallel2Serial4OneAD7265New:inst17\|rd_bar " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633355060266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.038         0.000 Parallel2Serial4OneAD7265New:inst17\|spi_rdy  " "    1.038         0.000 Parallel2Serial4OneAD7265New:inst17\|spi_rdy " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633355060266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.063         0.000 Parallel2Serial4OneAD7265New:inst17\|enable_channel  " "    1.063         0.000 Parallel2Serial4OneAD7265New:inst17\|enable_channel " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633355060266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.109         0.000 lpm_counter0:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_oeh:auto_generated\|safe_q\[1\]  " "    1.109         0.000 lpm_counter0:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_oeh:auto_generated\|safe_q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633355060266 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1633355060266 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1633355060276 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1633355060286 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.318 " "Worst-case minimum pulse width slack is -1.318" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633355060296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633355060296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.318       -47.448 lpm_counter0:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_oeh:auto_generated\|safe_q\[1\]  " "   -1.318       -47.448 lpm_counter0:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_oeh:auto_generated\|safe_q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633355060296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.318       -13.180 Parallel2Serial4OneAD7265New:inst17\|spi_rdy  " "   -1.318       -13.180 Parallel2Serial4OneAD7265New:inst17\|spi_rdy " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633355060296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.318        -2.636 Parallel2Serial4OneAD7265New:inst17\|enable_channel  " "   -1.318        -2.636 Parallel2Serial4OneAD7265New:inst17\|enable_channel " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633355060296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.318        -2.636 Parallel2Serial4OneAD7265New:inst17\|rd_bar  " "   -1.318        -2.636 Parallel2Serial4OneAD7265New:inst17\|rd_bar " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633355060296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.318        -2.636 lpm_counter0:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_oeh:auto_generated\|safe_q\[17\]  " "   -1.318        -2.636 lpm_counter0:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_oeh:auto_generated\|safe_q\[17\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633355060296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.318        -2.636 lpm_counter0:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_oeh:auto_generated\|safe_q\[22\]  " "   -1.318        -2.636 lpm_counter0:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_oeh:auto_generated\|safe_q\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633355060296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.000         0.000 CLOCKPIN  " "   10.000         0.000 CLOCKPIN " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633355060296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.015         0.000 inst4\|altpll_component\|pll\|clk\[0\]  " "   19.015         0.000 inst4\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633355060296 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1633355060296 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1633355060636 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1633355060676 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1633355060686 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4529 " "Peak virtual memory: 4529 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1633355060796 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 04 10:44:20 2021 " "Processing ended: Mon Oct 04 10:44:20 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1633355060796 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1633355060796 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1633355060796 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1633355060796 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1633355062046 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1633355062046 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 04 10:44:21 2021 " "Processing started: Mon Oct 04 10:44:21 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1633355062046 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1633355062046 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off AD7864Drv -c AD7864Drv " "Command: quartus_eda --read_settings_files=off --write_settings_files=off AD7864Drv -c AD7864Drv" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1633355062046 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1633355064786 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1633355064786 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 04 10:44:24 2021 " "Processing started: Mon Oct 04 10:44:24 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1633355064786 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1633355064786 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda -t d:/altera/13.0sp1/quartus/common/tcl/internal/nativelink/qnativesim.tcl AD7864Drv AD7864Drv --gen_script --called_from_qeda --qsf_sim_tool \"ModelSim-Altera (Verilog)\" --rtl_sim --qsf_is_functional ON --qsf_netlist_output_directory simulation/modelsim --qsf_user_compiled_directory <None> " "Command: quartus_eda -t d:/altera/13.0sp1/quartus/common/tcl/internal/nativelink/qnativesim.tcl AD7864Drv AD7864Drv --gen_script --called_from_qeda --qsf_sim_tool \"ModelSim-Altera (Verilog)\" --rtl_sim --qsf_is_functional ON --qsf_netlist_output_directory simulation/modelsim --qsf_user_compiled_directory <None>" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1633355064786 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "AD7864Drv AD7864Drv --gen_script --called_from_qeda --qsf_sim_tool \{ModelSim-Altera (Verilog)\} --rtl_sim --qsf_is_functional ON --qsf_netlist_output_directory simulation/modelsim --qsf_user_compiled_directory <None> " "Quartus(args): AD7864Drv AD7864Drv --gen_script --called_from_qeda --qsf_sim_tool \{ModelSim-Altera (Verilog)\} --rtl_sim --qsf_is_functional ON --qsf_netlist_output_directory simulation/modelsim --qsf_user_compiled_directory <None>" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Quartus II" 0 -1 1633355064786 ""}
{ "Info" "0" "" "Info: Quartus II has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: Quartus II has detected Verilog design -- Verilog simulation models will be used" 0 0 "Quartus II" 0 0 1633355065126 ""}
{ "Warning" "0" "" "Warning: File AD7864Drv_run_msim_rtl_verilog.do already exists - backing up current file as AD7864Drv_run_msim_rtl_verilog.do.bak11" {  } {  } 0 0 "Warning: File AD7864Drv_run_msim_rtl_verilog.do already exists - backing up current file as AD7864Drv_run_msim_rtl_verilog.do.bak11" 0 0 "Quartus II" 0 0 1633355065136 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/simulation/modelsim/AD7864Drv_run_msim_rtl_verilog.do" {  } { { "D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/simulation/modelsim/AD7864Drv_run_msim_rtl_verilog.do" "0" { Text "D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/simulation/modelsim/AD7864Drv_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/simulation/modelsim/AD7864Drv_run_msim_rtl_verilog.do" 0 0 "Quartus II" 0 0 1633355065186 ""}
{ "Info" "0" "" "Info: tool command file generation was successful" {  } {  } 0 0 "Info: tool command file generation was successful" 0 0 "Quartus II" 0 0 1633355065186 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "d:/altera/13.0sp1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script d:/altera/13.0sp1/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Quartus II" 0 -1 1633355065186 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4470 " "Peak virtual memory: 4470 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1633355065196 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 04 10:44:25 2021 " "Processing ended: Mon Oct 04 10:44:25 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1633355065196 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1633355065196 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1633355065196 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1633355065196 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1633355065786 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1633355066676 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1633355066676 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 04 10:44:26 2021 " "Processing started: Mon Oct 04 10:44:26 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1633355066676 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1633355066676 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda -t d:/altera/13.0sp1/quartus/common/tcl/internal/nativelink/qnativesim.tcl AD7864Drv AD7864Drv --gen_script --called_from_qeda --qsf_sim_tool \"ModelSim-Altera (Verilog)\" --qsf_is_functional ON --qsf_netlist_output_directory simulation/modelsim --qsf_user_compiled_directory <None> " "Command: quartus_eda -t d:/altera/13.0sp1/quartus/common/tcl/internal/nativelink/qnativesim.tcl AD7864Drv AD7864Drv --gen_script --called_from_qeda --qsf_sim_tool \"ModelSim-Altera (Verilog)\" --qsf_is_functional ON --qsf_netlist_output_directory simulation/modelsim --qsf_user_compiled_directory <None>" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1633355066676 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "AD7864Drv AD7864Drv --gen_script --called_from_qeda --qsf_sim_tool \{ModelSim-Altera (Verilog)\} --qsf_is_functional ON --qsf_netlist_output_directory simulation/modelsim --qsf_user_compiled_directory <None> " "Quartus(args): AD7864Drv AD7864Drv --gen_script --called_from_qeda --qsf_sim_tool \{ModelSim-Altera (Verilog)\} --qsf_is_functional ON --qsf_netlist_output_directory simulation/modelsim --qsf_user_compiled_directory <None>" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Quartus II" 0 -1 1633355066676 ""}
{ "Warning" "0" "" "Warning: File AD7864Drv_run_msim_gate_verilog.do already exists - backing up current file as AD7864Drv_run_msim_gate_verilog.do.bak11" {  } {  } 0 0 "Warning: File AD7864Drv_run_msim_gate_verilog.do already exists - backing up current file as AD7864Drv_run_msim_gate_verilog.do.bak11" 0 0 "Quartus II" 0 0 1633355066996 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/simulation/modelsim/AD7864Drv_run_msim_gate_verilog.do" {  } { { "D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/simulation/modelsim/AD7864Drv_run_msim_gate_verilog.do" "0" { Text "D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/simulation/modelsim/AD7864Drv_run_msim_gate_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/simulation/modelsim/AD7864Drv_run_msim_gate_verilog.do" 0 0 "Quartus II" 0 0 1633355067016 ""}
{ "Info" "0" "" "Info: tool command file generation was successful" {  } {  } 0 0 "Info: tool command file generation was successful" 0 0 "Quartus II" 0 0 1633355067016 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "d:/altera/13.0sp1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script d:/altera/13.0sp1/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Quartus II" 0 -1 1633355067016 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4474 " "Peak virtual memory: 4474 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1633355067016 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 04 10:44:27 2021 " "Processing ended: Mon Oct 04 10:44:27 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1633355067016 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1633355067016 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1633355067016 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1633355067016 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "AD7864Drv.vo D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/simulation/modelsim/ simulation " "Generated file AD7864Drv.vo in folder \"D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1633355067586 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4515 " "Peak virtual memory: 4515 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1633355067766 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 04 10:44:27 2021 " "Processing ended: Mon Oct 04 10:44:27 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1633355067766 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1633355067766 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1633355067766 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1633355067766 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 17 s " "Quartus II Full Compilation was successful. 0 errors, 17 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1633355068546 ""}
