<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.2 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/14.2/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 1 -n
3 -fastpaths -xml fpga_top.twx fpga_top.ncd -o fpga_top.twr fpga_top.pcf -ucf
synplicity.ucf

</twCmdLine><twDesign>fpga_top.ncd</twDesign><twDesignPath>fpga_top.ncd</twDesignPath><twPCF>fpga_top.pcf</twPCF><twPcfPath>fpga_top.pcf</twPcfPath><twDevInfo arch="virtex5" pkg="ff1136"><twDevName>xc5vlx110t</twDevName><twSpeedGrade>-1</twSpeedGrade><twSpeedVer>PRODUCTION 1.73 2012-07-09, STEPPING level 0</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC &quot;TS_PHY_RXCLK&quot; = PERIOD &quot;PHY_RXCLK&quot; 7.700 ns HIGH 50.00%;" ScopeName="">TS_PHY_RXCLK = PERIOD TIMEGRP &quot;PHY_RXCLK&quot; 7.7 ns HIGH 50%;</twConstName><twItemCnt>152</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>100</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.372</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD7), 1 path
</twPathRptBanner><twPathRpt anchorID="6"><twConstPath anchorID="7" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.328</twSlack><twSrc BELType="FF">gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/RXdataDelayReg[7]</twSrc><twDest BELType="CPU">gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/v5_emac</twDest><twTotPathDel>7.428</twTotPathDel><twClkSkew dest = "1.598" src = "1.507">-0.091</twClkSkew><twDelConst>7.700</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="24"><twSrc BELType='FF'>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/RXdataDelayReg[7]</twSrc><twDest BELType='CPU'>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/v5_emac</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y189.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/ethRXclock</twSrcClk><twPathDel><twSite>ILOGIC_X0Y189.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/RXdataDelayReg[7]</twComp><twBEL>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/RXdataDelayReg[7]</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0RXD7</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">6.661</twDelInfo><twComp>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/RXdataDelayReg[7]</twComp></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0RXCLK</twSite><twDelType>Tmacdck_RXD</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/v5_emac</twComp><twBEL>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/v5_emac</twBEL></twPathDel><twLogDel>0.767</twLogDel><twRouteDel>6.661</twRouteDel><twTotDel>7.428</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/ethRXclock</twDestClk><twPctLog>10.3</twPctLog><twPctRoute>89.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD2), 1 path
</twPathRptBanner><twPathRpt anchorID="8"><twConstPath anchorID="9" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.364</twSlack><twSrc BELType="FF">gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/RXdataDelayReg[2]</twSrc><twDest BELType="CPU">gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/v5_emac</twDest><twTotPathDel>7.384</twTotPathDel><twClkSkew dest = "1.598" src = "1.515">-0.083</twClkSkew><twDelConst>7.700</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="24"><twSrc BELType='FF'>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/RXdataDelayReg[2]</twSrc><twDest BELType='CPU'>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/v5_emac</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y196.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/ethRXclock</twSrcClk><twPathDel><twSite>ILOGIC_X0Y196.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/RXdataDelayReg[2]</twComp><twBEL>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/RXdataDelayReg[2]</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0RXD2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">6.617</twDelInfo><twComp>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/RXdataDelayReg[2]</twComp></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0RXCLK</twSite><twDelType>Tmacdck_RXD</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/v5_emac</twComp><twBEL>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/v5_emac</twBEL></twPathDel><twLogDel>0.767</twLogDel><twRouteDel>6.617</twRouteDel><twTotDel>7.384</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/ethRXclock</twDestClk><twPctLog>10.4</twPctLog><twPctRoute>89.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD0), 1 path
</twPathRptBanner><twPathRpt anchorID="10"><twConstPath anchorID="11" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.468</twSlack><twSrc BELType="FF">gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/RXdataDelayReg[0]</twSrc><twDest BELType="CPU">gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/v5_emac</twDest><twTotPathDel>7.279</twTotPathDel><twClkSkew dest = "1.598" src = "1.516">-0.082</twClkSkew><twDelConst>7.700</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="24"><twSrc BELType='FF'>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/RXdataDelayReg[0]</twSrc><twDest BELType='CPU'>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/v5_emac</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y198.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/ethRXclock</twSrcClk><twPathDel><twSite>ILOGIC_X0Y198.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/RXdataDelayReg[0]</twComp><twBEL>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/RXdataDelayReg[0]</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0RXD0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">6.512</twDelInfo><twComp>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/RXdataDelayReg[0]</twComp></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0RXCLK</twSite><twDelType>Tmacdck_RXD</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/v5_emac</twComp><twBEL>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/v5_emac</twBEL></twPathDel><twLogDel>0.767</twLogDel><twRouteDel>6.512</twRouteDel><twTotDel>7.279</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/ethRXclock</twDestClk><twPctLog>10.5</twPctLog><twPctRoute>89.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_PHY_RXCLK = PERIOD TIMEGRP &quot;PHY_RXCLK&quot; 7.7 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rxfifo (RAMB36_X4Y24.DIADIL6), 1 path
</twPathRptBanner><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.294</twSlack><twSrc BELType="FF">gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rx_shf_data[6]</twSrc><twDest BELType="RAM">gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rxfifo</twDest><twTotPathDel>0.591</twTotPathDel><twClkSkew dest = "1.774" src = "1.477">-0.297</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rx_shf_data[6]</twSrc><twDest BELType='RAM'>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rxfifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X106Y117.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.700">gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/ethRXclock</twSrcClk><twPathDel><twSite>SLICE_X106Y117.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rx_shf_data[7]</twComp><twBEL>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rx_shf_data[6]</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y24.DIADIL6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.463</twDelInfo><twComp>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rx_shf_data[6]</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X4Y24.CLKBWRCLKL</twSite><twDelType>Trckd_DI</twDelType><twDelInfo twEdge="twFalling">-0.286</twDelInfo><twComp>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rxfifo</twComp><twBEL>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rxfifo</twBEL></twPathDel><twLogDel>0.128</twLogDel><twRouteDel>0.463</twRouteDel><twTotDel>0.591</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/ethRXclock</twDestClk><twPctLog>21.7</twPctLog><twPctRoute>78.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rxfifo (RAMB36_X4Y24.DIPADIPL1), 1 path
</twPathRptBanner><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.394</twSlack><twSrc BELType="FF">gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rx_byte_count[1]</twSrc><twDest BELType="RAM">gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rxfifo</twDest><twTotPathDel>0.586</twTotPathDel><twClkSkew dest = "0.860" src = "0.668">-0.192</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rx_byte_count[1]</twSrc><twDest BELType='RAM'>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rxfifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X107Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.700">gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/ethRXclock</twSrcClk><twPathDel><twSite>SLICE_X107Y121.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rx_byte_count[1]</twComp><twBEL>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rx_byte_count[1]</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y24.DIPADIPL1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.458</twDelInfo><twComp>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rx_byte_count[1]</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X4Y24.CLKBWRCLKL</twSite><twDelType>Trckd_DIP</twDelType><twDelInfo twEdge="twFalling">-0.286</twDelInfo><twComp>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rxfifo</twComp><twBEL>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rxfifo</twBEL></twPathDel><twLogDel>0.128</twLogDel><twRouteDel>0.458</twRouteDel><twTotDel>0.586</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/ethRXclock</twDestClk><twPctLog>21.8</twPctLog><twPctRoute>78.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rxfifo (RAMB36_X4Y24.DIADIL4), 1 path
</twPathRptBanner><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.421</twSlack><twSrc BELType="FF">gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rx_shf_data[4]</twSrc><twDest BELType="RAM">gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rxfifo</twDest><twTotPathDel>0.718</twTotPathDel><twClkSkew dest = "1.774" src = "1.477">-0.297</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rx_shf_data[4]</twSrc><twDest BELType='RAM'>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rxfifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X106Y117.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.700">gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/ethRXclock</twSrcClk><twPathDel><twSite>SLICE_X106Y117.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rx_shf_data[7]</twComp><twBEL>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rx_shf_data[4]</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y24.DIADIL4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.590</twDelInfo><twComp>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rx_shf_data[4]</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X4Y24.CLKBWRCLKL</twSite><twDelType>Trckd_DI</twDelType><twDelInfo twEdge="twFalling">-0.286</twDelInfo><twComp>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rxfifo</twComp><twBEL>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rxfifo</twBEL></twPathDel><twLogDel>0.128</twLogDel><twRouteDel>0.590</twRouteDel><twTotDel>0.718</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.700">gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/ethRXclock</twDestClk><twPctLog>17.8</twPctLog><twPctRoute>82.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="18"><twPinLimitBanner>Component Switching Limit Checks: TS_PHY_RXCLK = PERIOD TIMEGRP &quot;PHY_RXCLK&quot; 7.7 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="19" type="MINPERIOD" name="Trper_WRCLK" slack="5.478" period="7.700" constraintValue="7.700" deviceLimit="2.222" freqLimit="450.045" physResource="gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rxfifo/WRCLK" logResource="gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rxfifo/WRCLK" locationPin="RAMB36_X4Y24.CLKBWRCLKL" clockNet="gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/ethRXclock"/><twPinLimit anchorID="20" type="MINPERIOD" name="Tbgper_I" slack="6.034" period="7.700" constraintValue="7.700" deviceLimit="1.666" freqLimit="600.240" physResource="gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/bufgClientRx/I0" logResource="gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/bufgClientRx/I0" locationPin="BUFGCTRL_X0Y29.I0" clockNet="gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/RXclockDelay"/><twPinLimit anchorID="21" type="MINLOWPULSE" name="Trpw" slack="6.646" period="7.700" constraintValue="3.850" deviceLimit="0.527" physResource="gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rx_byte_count[1]/SR" logResource="gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rx_byte_count[0]/SR" locationPin="SLICE_X107Y121.SR" clockNet="eth_rst"/></twPinLimitRpt></twConst><twConst anchorID="22" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC &quot;TS_clkin_p&quot; = PERIOD &quot;clkin_p&quot; 9.500 ns HIGH 50.00%;" ScopeName="">TS_clkin_p = PERIOD TIMEGRP &quot;clkin_p&quot; 9.5 ns HIGH 50%;</twConstName><twItemCnt>3</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.332</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_rst_dly_0[1] (SLICE_X63Y71.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.200</twSlack><twSrc BELType="FF">gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/dfs_rst_dly_0[2]</twSrc><twDest BELType="FF">gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_rst_dly_0[1]</twDest><twTotPathDel>1.265</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>9.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/dfs_rst_dly_0[2]</twSrc><twDest BELType='FF'>gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_rst_dly_0[1]</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X63Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_p</twSrcClk><twPathDel><twSite>SLICE_X63Y71.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>gen_gclk_rst.gen_clk.genblk47.genblk48.xcv5_gen_clk.dfs_rst_dly_0[1]</twComp><twBEL>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/dfs_rst_dly_0[2]</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y71.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.811</twDelInfo><twComp>gen_eth_dma_master.gigaeth.genblk87.genblk88.macgmii.dfs_rst_dly_0[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y71.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>gen_gclk_rst.gen_clk.genblk47.genblk48.xcv5_gen_clk.dfs_rst_dly_0[1]</twComp><twBEL>gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_rst_dly_0[1]</twBEL></twPathDel><twLogDel>0.454</twLogDel><twRouteDel>0.811</twRouteDel><twTotDel>1.265</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.500">clk_p</twDestClk><twPctLog>35.9</twPctLog><twPctRoute>64.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/dfs_rst_dly_0[2] (SLICE_X63Y71.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.504</twSlack><twSrc BELType="FF">gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_rst_dly[3]</twSrc><twDest BELType="FF">gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/dfs_rst_dly_0[2]</twDest><twTotPathDel>0.909</twTotPathDel><twClkSkew dest = "0.446" src = "0.498">0.052</twClkSkew><twDelConst>9.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_rst_dly[3]</twSrc><twDest BELType='FF'>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/dfs_rst_dly_0[2]</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X62Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_p</twSrcClk><twPathDel><twSite>SLICE_X62Y71.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>gen_gclk_rst.gen_clk.genblk47.genblk48.xcv5_gen_clk.dfs_rst_dly[3]</twComp><twBEL>gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_rst_dly[3]</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y71.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.467</twDelInfo><twComp>gen_gclk_rst.gen_clk.genblk47.genblk48.xcv5_gen_clk.dfs_rst_dly[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y71.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.008</twDelInfo><twComp>gen_gclk_rst.gen_clk.genblk47.genblk48.xcv5_gen_clk.dfs_rst_dly_0[1]</twComp><twBEL>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/dfs_rst_dly_0[2]</twBEL></twPathDel><twLogDel>0.442</twLogDel><twRouteDel>0.467</twRouteDel><twTotDel>0.909</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.500">clk_p</twDestClk><twPctLog>48.6</twPctLog><twPctRoute>51.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/dfs_rst_dly_0[0] (SLICE_X62Y71.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.507</twSlack><twSrc BELType="FF">gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_rst_dly_0[1]</twSrc><twDest BELType="FF">gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/dfs_rst_dly_0[0]</twDest><twTotPathDel>0.942</twTotPathDel><twClkSkew dest = "0.463" src = "0.479">0.016</twClkSkew><twDelConst>9.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_rst_dly_0[1]</twSrc><twDest BELType='FF'>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/dfs_rst_dly_0[0]</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X63Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_p</twSrcClk><twPathDel><twSite>SLICE_X63Y71.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>gen_gclk_rst.gen_clk.genblk47.genblk48.xcv5_gen_clk.dfs_rst_dly_0[1]</twComp><twBEL>gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_rst_dly_0[1]</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y71.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.503</twDelInfo><twComp>gen_gclk_rst.gen_clk.genblk47.genblk48.xcv5_gen_clk.dfs_rst_dly_0[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y71.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.011</twDelInfo><twComp>gen_gclk_rst.gen_clk.genblk47.genblk48.xcv5_gen_clk.dfs_rst_dly[3]</twComp><twBEL>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/dfs_rst_dly_0[0]</twBEL></twPathDel><twLogDel>0.439</twLogDel><twRouteDel>0.503</twRouteDel><twTotDel>0.942</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.500">clk_p</twDestClk><twPctLog>46.6</twPctLog><twPctRoute>53.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clkin_p = PERIOD TIMEGRP &quot;clkin_p&quot; 9.5 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/dfs_rst_dly_0[0] (SLICE_X62Y71.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.594</twSlack><twSrc BELType="FF">gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_rst_dly_0[1]</twSrc><twDest BELType="FF">gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/dfs_rst_dly_0[0]</twDest><twTotPathDel>0.646</twTotPathDel><twClkSkew dest = "0.498" src = "0.446">-0.052</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_rst_dly_0[1]</twSrc><twDest BELType='FF'>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/dfs_rst_dly_0[0]</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X63Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="9.500">clk_p</twSrcClk><twPathDel><twSite>SLICE_X63Y71.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>gen_gclk_rst.gen_clk.genblk47.genblk48.xcv5_gen_clk.dfs_rst_dly_0[1]</twComp><twBEL>gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_rst_dly_0[1]</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y71.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.463</twDelInfo><twComp>gen_gclk_rst.gen_clk.genblk47.genblk48.xcv5_gen_clk.dfs_rst_dly_0[1]</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X62Y71.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>gen_gclk_rst.gen_clk.genblk47.genblk48.xcv5_gen_clk.dfs_rst_dly[3]</twComp><twBEL>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/dfs_rst_dly_0[0]</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.463</twRouteDel><twTotDel>0.646</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.500">clk_p</twDestClk><twPctLog>28.3</twPctLog><twPctRoute>71.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/dfs_rst_dly_0[2] (SLICE_X63Y71.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.598</twSlack><twSrc BELType="FF">gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_rst_dly[3]</twSrc><twDest BELType="FF">gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/dfs_rst_dly_0[2]</twDest><twTotPathDel>0.614</twTotPathDel><twClkSkew dest = "0.479" src = "0.463">-0.016</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_rst_dly[3]</twSrc><twDest BELType='FF'>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/dfs_rst_dly_0[2]</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X62Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="9.500">clk_p</twSrcClk><twPathDel><twSite>SLICE_X62Y71.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>gen_gclk_rst.gen_clk.genblk47.genblk48.xcv5_gen_clk.dfs_rst_dly[3]</twComp><twBEL>gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_rst_dly[3]</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y71.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.429</twDelInfo><twComp>gen_gclk_rst.gen_clk.genblk47.genblk48.xcv5_gen_clk.dfs_rst_dly[3]</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X63Y71.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.229</twDelInfo><twComp>gen_gclk_rst.gen_clk.genblk47.genblk48.xcv5_gen_clk.dfs_rst_dly_0[1]</twComp><twBEL>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/dfs_rst_dly_0[2]</twBEL></twPathDel><twLogDel>0.185</twLogDel><twRouteDel>0.429</twRouteDel><twTotDel>0.614</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.500">clk_p</twDestClk><twPctLog>30.1</twPctLog><twPctRoute>69.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_rst_dly_0[1] (SLICE_X63Y71.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.942</twSlack><twSrc BELType="FF">gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/dfs_rst_dly_0[2]</twSrc><twDest BELType="FF">gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_rst_dly_0[1]</twDest><twTotPathDel>0.942</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/dfs_rst_dly_0[2]</twSrc><twDest BELType='FF'>gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_rst_dly_0[1]</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X63Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="9.500">clk_p</twSrcClk><twPathDel><twSite>SLICE_X63Y71.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>gen_gclk_rst.gen_clk.genblk47.genblk48.xcv5_gen_clk.dfs_rst_dly_0[1]</twComp><twBEL>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/dfs_rst_dly_0[2]</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y71.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.746</twDelInfo><twComp>gen_eth_dma_master.gigaeth.genblk87.genblk88.macgmii.dfs_rst_dly_0[2]</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X63Y71.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.218</twDelInfo><twComp>gen_gclk_rst.gen_clk.genblk47.genblk48.xcv5_gen_clk.dfs_rst_dly_0[1]</twComp><twBEL>gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_rst_dly_0[1]</twBEL></twPathDel><twLogDel>0.196</twLogDel><twRouteDel>0.746</twRouteDel><twTotDel>0.942</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.500">clk_p</twDestClk><twPctLog>20.8</twPctLog><twPctRoute>79.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="35"><twPinLimitBanner>Component Switching Limit Checks: TS_clkin_p = PERIOD TIMEGRP &quot;clkin_p&quot; 9.5 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="36" type="MINPERIOD" name="Tdcmpc" slack="1.168" period="9.500" constraintValue="9.500" deviceLimit="8.332" freqLimit="120.019" physResource="gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/genblk0.genblk1.clk_dfs/DCM_ADV/CLKIN" logResource="gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/genblk0.genblk1.clk_dfs/DCM_ADV/CLKIN" locationPin="DCM_ADV_X0Y0.CLKIN" clockNet="clk_p"/><twPinLimit anchorID="37" type="MINPERIOD" name="Tdcmpco" slack="1.168" period="9.500" constraintValue="9.500" deviceLimit="8.332" freqLimit="120.019" physResource="gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/genblk0.genblk1.clk_dfs/DCM_ADV/CLK0" logResource="gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/genblk0.genblk1.clk_dfs/DCM_ADV/CLK0" locationPin="DCM_ADV_X0Y0.CLK0" clockNet="gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_clk0"/><twPinLimit anchorID="38" type="MINPERIOD" name="Tpllper_CLKOUT" slack="2.556" period="4.222" constraintValue="4.222" deviceLimit="1.666" freqLimit="600.240" physResource="gen_gclk_rst/gen_dram_clk/genblk49.genblk50.genblk51.xcv5_gen_dram_clk_bee3/clkBPLL/PLL_ADV/CLKOUT0" logResource="gen_gclk_rst/gen_dram_clk/genblk49.genblk50.genblk51.xcv5_gen_dram_clk_bee3/clkBPLL/PLL_ADV/CLKOUT0" locationPin="PLL_ADV_X0Y0.CLKOUT0" clockNet="gen_gclk_rst/gen_dram_clk/genblk49.genblk50.genblk51.xcv5_gen_dram_clk_bee3/MCLKx"/></twPinLimitRpt></twConst><twConst anchorID="39" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC &quot;TS_gen_cpu_pcie_interface_ep_pcie_ep0_pcie_blk_SIO_genblk215_genblk216_pcie_gt_wrapper_i_gt_refclk_out_0_&quot; = PERIOD &quot;gen_cpu_pcie_interface_ep_pcie_ep0_pcie_blk_SIO_genblk215_genblk216_pcie_gt_wrapper_i_gt_refclk_out_0_&quot; 10.000 ns HIGH 50.00%;" ScopeName="">TS_gen_cpu_pcie_interface_ep_pcie_ep0_pcie_blk_SIO_genblk215_genblk216_pcie_gt_wrapper_i_gt_refclk_out_0_         = PERIOD TIMEGRP         &quot;gen_cpu_pcie_interface_ep_pcie_ep0_pcie_blk_SIO_genblk215_genblk216_pcie_gt_wrapper_i_gt_refclk_out_0_&quot;         10 ns HIGH 50%;</twConstName><twItemCnt>299</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>87</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.000</twMinPer></twConstHead><twPathRptBanner iPaths="9" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.lock_wait_cntr_7_0[4] (SLICE_X54Y102.CE), 9 paths
</twPathRptBanner><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.068</twSlack><twSrc BELType="FF">gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.lock_wait_cntr_15_8[4]</twSrc><twDest BELType="FF">gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.lock_wait_cntr_7_0[4]</twDest><twTotPathDel>2.894</twTotPathDel><twClkSkew dest = "0.463" src = "0.466">0.003</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.lock_wait_cntr_15_8[4]</twSrc><twDest BELType='FF'>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.lock_wait_cntr_7_0[4]</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X52Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">refclkout_c</twSrcClk><twPathDel><twSite>SLICE_X52Y102.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8[6]</twComp><twBEL>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.lock_wait_cntr_15_8[4]</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y102.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.893</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y102.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/time_elapsed</twComp><twBEL>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.svbl_3022.svbl_3024.un1_use_pll.genblk204.lock_wait_cntr_15_8_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y102.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_3</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y102.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/time_elapsed</twComp><twBEL>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.svbl_3022.svbl_3024.pll_locked_out_r4_lut6_2_o6</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y102.CE</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.662</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r4_lut6_2_O6</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y102.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0[7]</twComp><twBEL>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.lock_wait_cntr_7_0[4]</twBEL></twPathDel><twLogDel>0.888</twLogDel><twRouteDel>2.006</twRouteDel><twTotDel>2.894</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">refclkout_c</twDestClk><twPctLog>30.7</twPctLog><twPctRoute>69.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.361</twSlack><twSrc BELType="FF">gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.lock_wait_cntr_15_8[6]</twSrc><twDest BELType="FF">gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.lock_wait_cntr_7_0[4]</twDest><twTotPathDel>2.601</twTotPathDel><twClkSkew dest = "0.463" src = "0.466">0.003</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.lock_wait_cntr_15_8[6]</twSrc><twDest BELType='FF'>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.lock_wait_cntr_7_0[4]</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X52Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">refclkout_c</twSrcClk><twPathDel><twSite>SLICE_X52Y102.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8[6]</twComp><twBEL>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.lock_wait_cntr_15_8[6]</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y102.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.600</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8[6]</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y102.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/time_elapsed</twComp><twBEL>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.svbl_3022.svbl_3024.un1_use_pll.genblk204.lock_wait_cntr_15_8_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y102.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_3</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y102.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/time_elapsed</twComp><twBEL>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.svbl_3022.svbl_3024.pll_locked_out_r4_lut6_2_o6</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y102.CE</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.662</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r4_lut6_2_O6</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y102.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0[7]</twComp><twBEL>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.lock_wait_cntr_7_0[4]</twBEL></twPathDel><twLogDel>0.888</twLogDel><twRouteDel>1.713</twRouteDel><twTotDel>2.601</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">refclkout_c</twDestClk><twPctLog>34.1</twPctLog><twPctRoute>65.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.432</twSlack><twSrc BELType="FF">gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.lock_wait_cntr_15_8[3]</twSrc><twDest BELType="FF">gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.lock_wait_cntr_7_0[4]</twDest><twTotPathDel>2.530</twTotPathDel><twClkSkew dest = "0.463" src = "0.466">0.003</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.lock_wait_cntr_15_8[3]</twSrc><twDest BELType='FF'>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.lock_wait_cntr_7_0[4]</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X52Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">refclkout_c</twSrcClk><twPathDel><twSite>SLICE_X52Y102.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8[6]</twComp><twBEL>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.lock_wait_cntr_15_8[3]</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y102.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y102.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/time_elapsed</twComp><twBEL>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.svbl_3022.svbl_3024.un1_use_pll.genblk204.lock_wait_cntr_15_8_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y102.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_3</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y102.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/time_elapsed</twComp><twBEL>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.svbl_3022.svbl_3024.pll_locked_out_r4_lut6_2_o6</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y102.CE</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.662</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r4_lut6_2_O6</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y102.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0[7]</twComp><twBEL>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.lock_wait_cntr_7_0[4]</twBEL></twPathDel><twLogDel>0.888</twLogDel><twRouteDel>1.642</twRouteDel><twTotDel>2.530</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">refclkout_c</twDestClk><twPctLog>35.1</twPctLog><twPctRoute>64.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="9" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.lock_wait_cntr_7_0[5] (SLICE_X54Y102.CE), 9 paths
</twPathRptBanner><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.068</twSlack><twSrc BELType="FF">gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.lock_wait_cntr_15_8[4]</twSrc><twDest BELType="FF">gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.lock_wait_cntr_7_0[5]</twDest><twTotPathDel>2.894</twTotPathDel><twClkSkew dest = "0.463" src = "0.466">0.003</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.lock_wait_cntr_15_8[4]</twSrc><twDest BELType='FF'>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.lock_wait_cntr_7_0[5]</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X52Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">refclkout_c</twSrcClk><twPathDel><twSite>SLICE_X52Y102.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8[6]</twComp><twBEL>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.lock_wait_cntr_15_8[4]</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y102.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.893</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y102.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/time_elapsed</twComp><twBEL>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.svbl_3022.svbl_3024.un1_use_pll.genblk204.lock_wait_cntr_15_8_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y102.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_3</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y102.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/time_elapsed</twComp><twBEL>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.svbl_3022.svbl_3024.pll_locked_out_r4_lut6_2_o6</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y102.CE</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.662</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r4_lut6_2_O6</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y102.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0[7]</twComp><twBEL>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.lock_wait_cntr_7_0[5]</twBEL></twPathDel><twLogDel>0.888</twLogDel><twRouteDel>2.006</twRouteDel><twTotDel>2.894</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">refclkout_c</twDestClk><twPctLog>30.7</twPctLog><twPctRoute>69.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.361</twSlack><twSrc BELType="FF">gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.lock_wait_cntr_15_8[6]</twSrc><twDest BELType="FF">gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.lock_wait_cntr_7_0[5]</twDest><twTotPathDel>2.601</twTotPathDel><twClkSkew dest = "0.463" src = "0.466">0.003</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.lock_wait_cntr_15_8[6]</twSrc><twDest BELType='FF'>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.lock_wait_cntr_7_0[5]</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X52Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">refclkout_c</twSrcClk><twPathDel><twSite>SLICE_X52Y102.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8[6]</twComp><twBEL>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.lock_wait_cntr_15_8[6]</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y102.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.600</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8[6]</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y102.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/time_elapsed</twComp><twBEL>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.svbl_3022.svbl_3024.un1_use_pll.genblk204.lock_wait_cntr_15_8_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y102.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_3</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y102.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/time_elapsed</twComp><twBEL>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.svbl_3022.svbl_3024.pll_locked_out_r4_lut6_2_o6</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y102.CE</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.662</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r4_lut6_2_O6</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y102.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0[7]</twComp><twBEL>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.lock_wait_cntr_7_0[5]</twBEL></twPathDel><twLogDel>0.888</twLogDel><twRouteDel>1.713</twRouteDel><twTotDel>2.601</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">refclkout_c</twDestClk><twPctLog>34.1</twPctLog><twPctRoute>65.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.432</twSlack><twSrc BELType="FF">gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.lock_wait_cntr_15_8[3]</twSrc><twDest BELType="FF">gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.lock_wait_cntr_7_0[5]</twDest><twTotPathDel>2.530</twTotPathDel><twClkSkew dest = "0.463" src = "0.466">0.003</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.lock_wait_cntr_15_8[3]</twSrc><twDest BELType='FF'>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.lock_wait_cntr_7_0[5]</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X52Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">refclkout_c</twSrcClk><twPathDel><twSite>SLICE_X52Y102.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8[6]</twComp><twBEL>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.lock_wait_cntr_15_8[3]</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y102.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y102.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/time_elapsed</twComp><twBEL>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.svbl_3022.svbl_3024.un1_use_pll.genblk204.lock_wait_cntr_15_8_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y102.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_3</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y102.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/time_elapsed</twComp><twBEL>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.svbl_3022.svbl_3024.pll_locked_out_r4_lut6_2_o6</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y102.CE</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.662</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r4_lut6_2_O6</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y102.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0[7]</twComp><twBEL>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.lock_wait_cntr_7_0[5]</twBEL></twPathDel><twLogDel>0.888</twLogDel><twRouteDel>1.642</twRouteDel><twTotDel>2.530</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">refclkout_c</twDestClk><twPctLog>35.1</twPctLog><twPctRoute>64.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="9" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.lock_wait_cntr_7_0[6] (SLICE_X54Y102.CE), 9 paths
</twPathRptBanner><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.068</twSlack><twSrc BELType="FF">gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.lock_wait_cntr_15_8[4]</twSrc><twDest BELType="FF">gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.lock_wait_cntr_7_0[6]</twDest><twTotPathDel>2.894</twTotPathDel><twClkSkew dest = "0.463" src = "0.466">0.003</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.lock_wait_cntr_15_8[4]</twSrc><twDest BELType='FF'>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.lock_wait_cntr_7_0[6]</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X52Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">refclkout_c</twSrcClk><twPathDel><twSite>SLICE_X52Y102.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8[6]</twComp><twBEL>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.lock_wait_cntr_15_8[4]</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y102.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.893</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y102.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/time_elapsed</twComp><twBEL>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.svbl_3022.svbl_3024.un1_use_pll.genblk204.lock_wait_cntr_15_8_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y102.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_3</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y102.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/time_elapsed</twComp><twBEL>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.svbl_3022.svbl_3024.pll_locked_out_r4_lut6_2_o6</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y102.CE</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.662</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r4_lut6_2_O6</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y102.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0[7]</twComp><twBEL>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.lock_wait_cntr_7_0[6]</twBEL></twPathDel><twLogDel>0.888</twLogDel><twRouteDel>2.006</twRouteDel><twTotDel>2.894</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">refclkout_c</twDestClk><twPctLog>30.7</twPctLog><twPctRoute>69.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.361</twSlack><twSrc BELType="FF">gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.lock_wait_cntr_15_8[6]</twSrc><twDest BELType="FF">gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.lock_wait_cntr_7_0[6]</twDest><twTotPathDel>2.601</twTotPathDel><twClkSkew dest = "0.463" src = "0.466">0.003</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.lock_wait_cntr_15_8[6]</twSrc><twDest BELType='FF'>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.lock_wait_cntr_7_0[6]</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X52Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">refclkout_c</twSrcClk><twPathDel><twSite>SLICE_X52Y102.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8[6]</twComp><twBEL>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.lock_wait_cntr_15_8[6]</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y102.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.600</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8[6]</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y102.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/time_elapsed</twComp><twBEL>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.svbl_3022.svbl_3024.un1_use_pll.genblk204.lock_wait_cntr_15_8_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y102.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_3</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y102.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/time_elapsed</twComp><twBEL>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.svbl_3022.svbl_3024.pll_locked_out_r4_lut6_2_o6</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y102.CE</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.662</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r4_lut6_2_O6</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y102.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0[7]</twComp><twBEL>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.lock_wait_cntr_7_0[6]</twBEL></twPathDel><twLogDel>0.888</twLogDel><twRouteDel>1.713</twRouteDel><twTotDel>2.601</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">refclkout_c</twDestClk><twPctLog>34.1</twPctLog><twPctRoute>65.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.432</twSlack><twSrc BELType="FF">gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.lock_wait_cntr_15_8[3]</twSrc><twDest BELType="FF">gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.lock_wait_cntr_7_0[6]</twDest><twTotPathDel>2.530</twTotPathDel><twClkSkew dest = "0.463" src = "0.466">0.003</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.lock_wait_cntr_15_8[3]</twSrc><twDest BELType='FF'>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.lock_wait_cntr_7_0[6]</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X52Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">refclkout_c</twSrcClk><twPathDel><twSite>SLICE_X52Y102.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8[6]</twComp><twBEL>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.lock_wait_cntr_15_8[3]</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y102.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y102.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/time_elapsed</twComp><twBEL>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.svbl_3022.svbl_3024.un1_use_pll.genblk204.lock_wait_cntr_15_8_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y102.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_3</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y102.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/time_elapsed</twComp><twBEL>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.svbl_3022.svbl_3024.pll_locked_out_r4_lut6_2_o6</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y102.CE</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.662</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r4_lut6_2_O6</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y102.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0[7]</twComp><twBEL>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.lock_wait_cntr_7_0[6]</twBEL></twPathDel><twLogDel>0.888</twLogDel><twRouteDel>1.642</twRouteDel><twTotDel>2.530</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">refclkout_c</twDestClk><twPctLog>35.1</twPctLog><twPctRoute>64.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_gen_cpu_pcie_interface_ep_pcie_ep0_pcie_blk_SIO_genblk215_genblk216_pcie_gt_wrapper_i_gt_refclk_out_0_
        = PERIOD TIMEGRP
        &quot;gen_cpu_pcie_interface_ep_pcie_ep0_pcie_blk_SIO_genblk215_genblk216_pcie_gt_wrapper_i_gt_refclk_out_0_&quot;
        10 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.pll_locked_out_r (SLICE_X50Y102.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.566</twSlack><twSrc BELType="FF">gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.pll_locked_out_r</twSrc><twDest BELType="FF">gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.pll_locked_out_r</twDest><twTotPathDel>0.566</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.pll_locked_out_r</twSrc><twDest BELType='FF'>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.pll_locked_out_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">refclkout_c</twSrcClk><twPathDel><twSite>SLICE_X50Y102.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/time_elapsed</twComp><twBEL>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.pll_locked_out_r</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y102.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.349</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X50Y102.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.197</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/time_elapsed</twComp><twBEL>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.pll_locked_out_r_RNO</twBEL><twBEL>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.pll_locked_out_r</twBEL></twPathDel><twLogDel>0.217</twLogDel><twRouteDel>0.349</twRouteDel><twTotDel>0.566</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">refclkout_c</twDestClk><twPctLog>38.3</twPctLog><twPctRoute>61.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.time_elapsed (SLICE_X50Y102.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.578</twSlack><twSrc BELType="FF">gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.time_elapsed</twSrc><twDest BELType="FF">gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.time_elapsed</twDest><twTotPathDel>0.578</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.time_elapsed</twSrc><twDest BELType='FF'>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.time_elapsed</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">refclkout_c</twSrcClk><twPathDel><twSite>SLICE_X50Y102.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/time_elapsed</twComp><twBEL>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.time_elapsed</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y102.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.349</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/time_elapsed</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X50Y102.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.185</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/time_elapsed</twComp><twBEL>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.svbl_3022.svbl_3024.pll_locked_out_r4_lut6_2_o5</twBEL><twBEL>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.time_elapsed</twBEL></twPathDel><twLogDel>0.229</twLogDel><twRouteDel>0.349</twRouteDel><twTotDel>0.578</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">refclkout_c</twDestClk><twPctLog>39.6</twPctLog><twPctRoute>60.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.time_elapsed (SLICE_X50Y102.C4), 1 path
</twPathRptBanner><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.676</twSlack><twSrc BELType="FF">gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.lock_wait_cntr_15_8[5]</twSrc><twDest BELType="FF">gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.time_elapsed</twDest><twTotPathDel>0.725</twTotPathDel><twClkSkew dest = "0.483" src = "0.434">-0.049</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.lock_wait_cntr_15_8[5]</twSrc><twDest BELType='FF'>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.time_elapsed</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X52Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">refclkout_c</twSrcClk><twPathDel><twSite>SLICE_X52Y102.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8[6]</twComp><twBEL>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.lock_wait_cntr_15_8[5]</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y102.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.483</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8[5]</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X50Y102.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.191</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/time_elapsed</twComp><twBEL>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.svbl_3022.svbl_3024.pll_locked_out_r4_lut6_2_o5</twBEL><twBEL>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.time_elapsed</twBEL></twPathDel><twLogDel>0.242</twLogDel><twRouteDel>0.483</twRouteDel><twTotDel>0.725</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">refclkout_c</twDestClk><twPctLog>33.4</twPctLog><twPctRoute>66.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="64"><twPinLimitBanner>Component Switching Limit Checks: TS_gen_cpu_pcie_interface_ep_pcie_ep0_pcie_blk_SIO_genblk215_genblk216_pcie_gt_wrapper_i_gt_refclk_out_0_
        = PERIOD TIMEGRP
        &quot;gen_cpu_pcie_interface_ep_pcie_ep0_pcie_blk_SIO_genblk215_genblk216_pcie_gt_wrapper_i_gt_refclk_out_0_&quot;
        10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="65" type="MINPERIOD" name="Tpllper_CLKOUT" slack="2.334" period="4.000" constraintValue="4.000" deviceLimit="1.666" freqLimit="600.240" physResource="gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i/CLKOUT0" logResource="gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i/CLKOUT0" locationPin="PLL_ADV_X0Y5.CLKOUT0" clockNet="gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/clkout0"/><twPinLimit anchorID="66" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.000" period="10.000" constraintValue="5.000" deviceLimit="2.000" physResource="gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i/CLKIN1" logResource="gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i/CLKIN1" locationPin="PLL_ADV_X0Y5.CLKIN1" clockNet="refclkout_c"/><twPinLimit anchorID="67" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.000" period="10.000" constraintValue="5.000" deviceLimit="2.000" physResource="gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i/CLKIN1" logResource="gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i/CLKIN1" locationPin="PLL_ADV_X0Y5.CLKIN1" clockNet="refclkout_c"/></twPinLimitRpt></twConst><twConst anchorID="68" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="TIMESPEC &quot;TS_clkin_p&quot; = PERIOD &quot;clkin_p&quot; 9.500 ns HIGH 50.00%;" ScopeName="">TS_gen_gclk_rst_gen_clk_genblk47_genblk48_xcv5_gen_clk_dfs_clkfx = PERIOD         TIMEGRP         &quot;gen_gclk_rst_gen_clk_genblk47_genblk48_xcv5_gen_clk_dfs_clkfx&quot;         TS_clkin_p / 0.9 HIGH 50%;</twConstName><twItemCnt>3</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.000</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[1] (SLICE_X48Y80.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="69"><twConstPath anchorID="70" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.468</twSlack><twSrc BELType="FF">gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[2]</twSrc><twDest BELType="FF">gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[1]</twDest><twTotPathDel>0.910</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.555</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.283" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.177</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[2]</twSrc><twDest BELType='FF'>gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[1]</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X48Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_clkfx_b</twSrcClk><twPathDel><twSite>SLICE_X48Y80.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[3]</twComp><twBEL>gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[2]</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y80.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.457</twDelInfo><twComp>gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y80.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.018</twDelInfo><twComp>gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[3]</twComp><twBEL>gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[1]</twBEL></twPathDel><twLogDel>0.453</twLogDel><twRouteDel>0.457</twRouteDel><twTotDel>0.910</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.555">gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_clkfx_b</twDestClk><twPctLog>49.8</twPctLog><twPctRoute>50.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly_0[0] (SLICE_X48Y80.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="71"><twConstPath anchorID="72" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.609</twSlack><twSrc BELType="FF">gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[1]</twSrc><twDest BELType="FF">gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly_0[0]</twDest><twTotPathDel>0.769</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.555</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.283" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.177</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[1]</twSrc><twDest BELType='FF'>gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly_0[0]</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X48Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_clkfx_b</twSrcClk><twPathDel><twSite>SLICE_X48Y80.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[3]</twComp><twBEL>gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[1]</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y80.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y80.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.012</twDelInfo><twComp>gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[3]</twComp><twBEL>gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly_0[0]</twBEL></twPathDel><twLogDel>0.459</twLogDel><twRouteDel>0.310</twRouteDel><twTotDel>0.769</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.555">gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_clkfx_b</twDestClk><twPctLog>59.7</twPctLog><twPctRoute>40.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[2] (SLICE_X48Y80.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="73"><twConstPath anchorID="74" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.615</twSlack><twSrc BELType="FF">gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[3]</twSrc><twDest BELType="FF">gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[2]</twDest><twTotPathDel>0.763</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.555</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.283" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.177</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[3]</twSrc><twDest BELType='FF'>gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[2]</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X48Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_clkfx_b</twSrcClk><twPathDel><twSite>SLICE_X48Y80.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[3]</twComp><twBEL>gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[3]</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y80.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.297</twDelInfo><twComp>gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y80.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.005</twDelInfo><twComp>gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[3]</twComp><twBEL>gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[2]</twBEL></twPathDel><twLogDel>0.466</twLogDel><twRouteDel>0.297</twRouteDel><twTotDel>0.763</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.555">gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_clkfx_b</twDestClk><twPctLog>61.1</twPctLog><twPctRoute>38.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_gen_gclk_rst_gen_clk_genblk47_genblk48_xcv5_gen_clk_dfs_clkfx = PERIOD
        TIMEGRP
        &quot;gen_gclk_rst_gen_clk_genblk47_genblk48_xcv5_gen_clk_dfs_clkfx&quot;
        TS_clkin_p / 0.9 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[2] (SLICE_X48Y80.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="75"><twConstPath anchorID="76" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.477</twSlack><twSrc BELType="FF">gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[3]</twSrc><twDest BELType="FF">gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[2]</twDest><twTotPathDel>0.477</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[3]</twSrc><twDest BELType='FF'>gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[2]</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X48Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_clkfx_b</twSrcClk><twPathDel><twSite>SLICE_X48Y80.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[3]</twComp><twBEL>gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[3]</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y80.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.274</twDelInfo><twComp>gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[3]</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y80.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.230</twDelInfo><twComp>gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[3]</twComp><twBEL>gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[2]</twBEL></twPathDel><twLogDel>0.203</twLogDel><twRouteDel>0.274</twRouteDel><twTotDel>0.477</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_clkfx_b</twDestClk><twPctLog>42.6</twPctLog><twPctRoute>57.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly_0[0] (SLICE_X48Y80.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="77"><twConstPath anchorID="78" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.483</twSlack><twSrc BELType="FF">gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[1]</twSrc><twDest BELType="FF">gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly_0[0]</twDest><twTotPathDel>0.483</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[1]</twSrc><twDest BELType='FF'>gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly_0[0]</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X48Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_clkfx_b</twSrcClk><twPathDel><twSite>SLICE_X48Y80.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[3]</twComp><twBEL>gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[1]</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y80.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.286</twDelInfo><twComp>gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[1]</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y80.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.236</twDelInfo><twComp>gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[3]</twComp><twBEL>gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly_0[0]</twBEL></twPathDel><twLogDel>0.197</twLogDel><twRouteDel>0.286</twRouteDel><twTotDel>0.483</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_clkfx_b</twDestClk><twPctLog>40.8</twPctLog><twPctRoute>59.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[1] (SLICE_X48Y80.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="79"><twConstPath anchorID="80" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.612</twSlack><twSrc BELType="FF">gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[2]</twSrc><twDest BELType="FF">gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[1]</twDest><twTotPathDel>0.612</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[2]</twSrc><twDest BELType='FF'>gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[1]</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X48Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_clkfx_b</twSrcClk><twPathDel><twSite>SLICE_X48Y80.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[3]</twComp><twBEL>gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[2]</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y80.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.421</twDelInfo><twComp>gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[2]</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y80.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.242</twDelInfo><twComp>gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[3]</twComp><twBEL>gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[1]</twBEL></twPathDel><twLogDel>0.191</twLogDel><twRouteDel>0.421</twRouteDel><twTotDel>0.612</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_clkfx_b</twDestClk><twPctLog>31.2</twPctLog><twPctRoute>68.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="81"><twPinLimitBanner>Component Switching Limit Checks: TS_gen_gclk_rst_gen_clk_genblk47_genblk48_xcv5_gen_clk_dfs_clkfx = PERIOD
        TIMEGRP
        &quot;gen_gclk_rst_gen_clk_genblk47_genblk48_xcv5_gen_clk_dfs_clkfx&quot;
        TS_clkin_p / 0.9 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="82" type="MINPERIOD" name="Tdcmpco" slack="1.111" period="5.277" constraintValue="5.277" deviceLimit="4.166" freqLimit="240.038" physResource="gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/genblk0.genblk3.clk_dll/DCM_ADV/CLK2X" logResource="gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/genblk0.genblk3.clk_dll/DCM_ADV/CLK2X" locationPin="DCM_ADV_X0Y11.CLK2X" clockNet="gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_clk2x"/><twPinLimit anchorID="83" type="MINPERIOD" name="Tdcmpc" slack="2.223" period="10.555" constraintValue="10.555" deviceLimit="8.332" freqLimit="120.019" physResource="gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/genblk0.genblk3.clk_dll/DCM_ADV/CLKIN" logResource="gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/genblk0.genblk3.clk_dll/DCM_ADV/CLKIN" locationPin="DCM_ADV_X0Y11.CLKIN" clockNet="gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_clkfx_b"/><twPinLimit anchorID="84" type="MINPERIOD" name="Tdcmpco" slack="2.223" period="10.555" constraintValue="10.555" deviceLimit="8.332" freqLimit="120.019" physResource="gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/genblk0.genblk3.clk_dll/DCM_ADV/CLK0" logResource="gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/genblk0.genblk3.clk_dll/DCM_ADV/CLK0" locationPin="DCM_ADV_X0Y11.CLK0" clockNet="gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_clk0"/></twPinLimitRpt></twConst><twConst anchorID="85" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="TIMESPEC &quot;TS_clkin_p&quot; = PERIOD &quot;clkin_p&quot; 9.500 ns HIGH 50.00%;" ScopeName="">TS_gen_gclk_rst_gen_dram_clk_genblk49_genblk50_genblk51_xcv5_gen_dram_clk_bee3_MCLKx         = PERIOD TIMEGRP         &quot;gen_gclk_rst_gen_dram_clk_genblk49_genblk50_genblk51_xcv5_gen_dram_clk_bee3_MCLKx&quot;         TS_clkin_p / 2.25 HIGH 50%;</twConstName><twItemCnt>169</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>165</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.560</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/dqsPad0/DQSenL (OLOGIC_X0Y63.T1), 1 path
</twPathRptBanner><twPathRpt anchorID="86"><twConstPath anchorID="87" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.331</twSlack><twSrc BELType="FF">gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/preDQSenL</twSrc><twDest BELType="FF">gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/dqsPad0/DQSenL</twDest><twTotPathDel>1.723</twTotPathDel><twClkSkew dest = "0.706" src = "0.688">-0.018</twClkSkew><twDelConst>2.111</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.131" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.075</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/preDQSenL</twSrc><twDest BELType='FF'>gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/dqsPad0/DQSenL</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X9Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">bufM</twSrcClk><twPathDel><twSite>SLICE_X9Y36.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/preDQSenL</twComp><twBEL>gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/preDQSenL</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y63.T1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.863</twDelInfo><twComp>gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/preDQSenL</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y63.CLK</twSite><twDelType>Totck</twDelType><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/dqsPad0/dqsOut</twComp><twBEL>gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/dqsPad0/DQSenL</twBEL></twPathDel><twLogDel>0.860</twLogDel><twRouteDel>0.863</twRouteDel><twTotDel>1.723</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="2.111">bufM</twDestClk><twPctLog>49.9</twPctLog><twPctRoute>50.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/dqsPad0/DQSenL/N2 (OLOGIC_X0Y62.T1), 1 path
</twPathRptBanner><twPathRpt anchorID="88"><twConstPath anchorID="89" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.331</twSlack><twSrc BELType="FF">gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/preDQSenL</twSrc><twDest BELType="FF">gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/dqsPad0/DQSenL/N2</twDest><twTotPathDel>1.723</twTotPathDel><twClkSkew dest = "0.706" src = "0.688">-0.018</twClkSkew><twDelConst>2.111</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.131" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.075</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/preDQSenL</twSrc><twDest BELType='FF'>gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/dqsPad0/DQSenL/N2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X9Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">bufM</twSrcClk><twPathDel><twSite>SLICE_X9Y36.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/preDQSenL</twComp><twBEL>gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/preDQSenL</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y62.T1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.863</twDelInfo><twComp>gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/preDQSenL</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y62.CLK</twSite><twDelType>Totck</twDelType><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/dqsPad0/oddr_dqs/N4</twComp><twBEL>gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/dqsPad0/DQSenL/N2</twBEL></twPathDel><twLogDel>0.860</twLogDel><twRouteDel>0.863</twRouteDel><twTotDel>1.723</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="2.111">bufM</twDestClk><twPctLog>49.9</twPctLog><twPctRoute>50.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/dqsPad0/oddr_dqs (OLOGIC_X0Y263.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="90"><twConstPath anchorID="91" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.355</twSlack><twSrc BELType="FF">gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/ChangeDQS</twSrc><twDest BELType="FF">gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/dqsPad0/oddr_dqs</twDest><twTotPathDel>1.716</twTotPathDel><twClkSkew dest = "0.706" src = "0.671">-0.035</twClkSkew><twDelConst>2.111</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.131" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.075</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/ChangeDQS</twSrc><twDest BELType='FF'>gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/dqsPad0/oddr_dqs</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X9Y131.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">bufM</twSrcClk><twPathDel><twSite>SLICE_X9Y131.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/ChangeDQS</twComp><twBEL>gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/ChangeDQS</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y263.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.832</twDelInfo><twComp>gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/ChangeDQS</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y263.CLK</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/dqsPad0/dqsOut</twComp><twBEL>gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/dqsPad0/oddr_dqs</twBEL></twPathDel><twLogDel>0.884</twLogDel><twRouteDel>0.832</twRouteDel><twTotDel>1.716</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="2.111">bufM</twDestClk><twPctLog>51.5</twPctLog><twPctRoute>48.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_gen_gclk_rst_gen_dram_clk_genblk49_genblk50_genblk51_xcv5_gen_dram_clk_bee3_MCLKx
        = PERIOD TIMEGRP
        &quot;gen_gclk_rst_gen_dram_clk_genblk49_genblk50_genblk51_xcv5_gen_dram_clk_bee3_MCLKx&quot;
        TS_clkin_p / 2.25 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_bee3mem/ddr/addrd1[1] (SLICE_X4Y107.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="92"><twConstPath anchorID="93" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.079</twSlack><twSrc BELType="FF">gen_bee3mem/ddr/addr[1]</twSrc><twDest BELType="FF">gen_bee3mem/ddr/addrd1[1]</twDest><twTotPathDel>0.544</twTotPathDel><twClkSkew dest = "3.799" src = "3.537">-0.262</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.150" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.203</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>gen_bee3mem/ddr/addr[1]</twSrc><twDest BELType='FF'>gen_bee3mem/ddr/addrd1[1]</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X7Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">bufc</twSrcClk><twPathDel><twSite>SLICE_X7Y107.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>gen_bee3mem/ddr/addr[3]</twComp><twBEL>gen_bee3mem/ddr/addr[1]</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y107.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.352</twDelInfo><twComp>gen_bee3mem/ddr/addr[1]</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y107.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.222</twDelInfo><twComp>gen_bee3mem/ddr/addrd1[3]</twComp><twBEL>gen_bee3mem/ddr/addrd1_4[1]</twBEL><twBEL>gen_bee3mem/ddr/addrd1[1]</twBEL></twPathDel><twLogDel>0.192</twLogDel><twRouteDel>0.352</twRouteDel><twTotDel>0.544</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">bufM</twDestClk><twPctLog>35.3</twPctLog><twPctRoute>64.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_bee3mem/ddr/addrd1[4] (SLICE_X4Y106.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="94"><twConstPath anchorID="95" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.086</twSlack><twSrc BELType="FF">gen_bee3mem/ddr/addr[4]</twSrc><twDest BELType="FF">gen_bee3mem/ddr/addrd1[4]</twDest><twTotPathDel>0.547</twTotPathDel><twClkSkew dest = "3.803" src = "3.545">-0.258</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.150" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.203</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>gen_bee3mem/ddr/addr[4]</twSrc><twDest BELType='FF'>gen_bee3mem/ddr/addrd1[4]</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X7Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">bufc</twSrcClk><twPathDel><twSite>SLICE_X7Y105.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>gen_bee3mem/ddr/addr[7]</twComp><twBEL>gen_bee3mem/ddr/addr[4]</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y106.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.352</twDelInfo><twComp>gen_bee3mem/ddr/addr[4]</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y106.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>gen_bee3mem/ddr/addrd1[7]</twComp><twBEL>gen_bee3mem/ddr/addrd1_4[4]</twBEL><twBEL>gen_bee3mem/ddr/addrd1[4]</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.352</twRouteDel><twTotDel>0.547</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">bufM</twDestClk><twPctLog>35.6</twPctLog><twPctRoute>64.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_bee3mem/ddr/addrd1[11] (SLICE_X3Y106.D5), 1 path
</twPathRptBanner><twPathRpt anchorID="96"><twConstPath anchorID="97" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.089</twSlack><twSrc BELType="FF">gen_bee3mem/ddr/addr[11]</twSrc><twDest BELType="FF">gen_bee3mem/ddr/addrd1[11]</twDest><twTotPathDel>0.562</twTotPathDel><twClkSkew dest = "3.809" src = "3.539">-0.270</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.150" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.203</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>gen_bee3mem/ddr/addr[11]</twSrc><twDest BELType='FF'>gen_bee3mem/ddr/addrd1[11]</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X5Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">bufc</twSrcClk><twPathDel><twSite>SLICE_X5Y106.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>gen_bee3mem/ddr/addr[11]</twComp><twBEL>gen_bee3mem/ddr/addr[11]</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y106.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.343</twDelInfo><twComp>gen_bee3mem/ddr/addr[11]</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X3Y106.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.195</twDelInfo><twComp>gen_bee3mem/ddr/addrd1[11]</twComp><twBEL>gen_bee3mem/ddr/addrd1_4[11]</twBEL><twBEL>gen_bee3mem/ddr/addrd1[11]</twBEL></twPathDel><twLogDel>0.219</twLogDel><twRouteDel>0.343</twRouteDel><twTotDel>0.562</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">bufM</twDestClk><twPctLog>39.0</twPctLog><twPctRoute>61.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="98"><twPinLimitBanner>Component Switching Limit Checks: TS_gen_gclk_rst_gen_dram_clk_genblk49_genblk50_genblk51_xcv5_gen_dram_clk_bee3_MCLKx
        = PERIOD TIMEGRP
        &quot;gen_gclk_rst_gen_dram_clk_genblk49_genblk50_genblk51_xcv5_gen_dram_clk_bee3_MCLKx&quot;
        TS_clkin_p / 2.25 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="99" type="MINPERIOD" name="Tbgper_I" slack="2.556" period="4.222" constraintValue="4.222" deviceLimit="1.666" freqLimit="600.240" physResource="gen_gclk_rst/gen_dram_clk/genblk49.genblk50.genblk51.xcv5_gen_dram_clk_bee3/bufM/I0" logResource="gen_gclk_rst/gen_dram_clk/genblk49.genblk50.genblk51.xcv5_gen_dram_clk_bee3/bufM/I0" locationPin="BUFGCTRL_X0Y1.I0" clockNet="gen_gclk_rst/gen_dram_clk/genblk49.genblk50.genblk51.xcv5_gen_dram_clk_bee3/MCLKx"/><twPinLimit anchorID="100" type="MINLOWPULSE" name="Trpw" slack="3.168" period="4.222" constraintValue="2.111" deviceLimit="0.527" physResource="gen_gclk_rst/gen_dram_clk/genblk49.genblk50.genblk51.xcv5_gen_dram_clk_bee3/rst0_sync_r[20]/SR" logResource="gen_gclk_rst/gen_dram_clk/genblk49.genblk50.genblk51.xcv5_gen_dram_clk_bee3/rst0_sync_r[17]/SR" locationPin="SLICE_X9Y74.SR" clockNet="gen_gclk_rst/gen_dram_clk/genblk49.genblk50.genblk51.xcv5_gen_dram_clk_bee3/N_1274_i"/><twPinLimit anchorID="101" type="MINHIGHPULSE" name="Trpw" slack="3.168" period="4.222" constraintValue="2.111" deviceLimit="0.527" physResource="gen_gclk_rst/gen_dram_clk/genblk49.genblk50.genblk51.xcv5_gen_dram_clk_bee3/rst0_sync_r[20]/SR" logResource="gen_gclk_rst/gen_dram_clk/genblk49.genblk50.genblk51.xcv5_gen_dram_clk_bee3/rst0_sync_r[17]/SR" locationPin="SLICE_X9Y74.SR" clockNet="gen_gclk_rst/gen_dram_clk/genblk49.genblk50.genblk51.xcv5_gen_dram_clk_bee3/N_1274_i"/></twPinLimitRpt></twConst><twConst anchorID="102" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="TIMESPEC &quot;TS_clkin_p&quot; = PERIOD &quot;clkin_p&quot; 9.500 ns HIGH 50.00%;" ScopeName="">TS_gen_gclk_rst_gen_dram_clk_genblk49_genblk50_genblk51_xcv5_gen_dram_clk_bee3_MCLK90x         = PERIOD TIMEGRP         &quot;gen_gclk_rst_gen_dram_clk_genblk49_genblk50_genblk51_xcv5_gen_dram_clk_bee3_MCLK90x&quot;         TS_clkin_p / 2.25 PHASE 1.05555556 ns HIGH 50%;</twConstName><twItemCnt>10345</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2447</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.045</twMinPer></twConstHead><twPathRptBanner iPaths="83" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/WW[4] (SLICE_X37Y134.C6), 83 paths
</twPathRptBanner><twPathRpt anchorID="103"><twConstPath anchorID="104" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.177</twSlack><twSrc BELType="FF">gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/allGood_1</twSrc><twDest BELType="FF">gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/WW[4]</twDest><twTotPathDel>3.830</twTotPathDel><twClkSkew dest = "0.514" src = "0.654">0.140</twClkSkew><twDelConst>4.222</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.131" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.075</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/allGood_1</twSrc><twDest BELType='FF'>gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/WW[4]</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X21Y126.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.055">bufM90</twSrcClk><twPathDel><twSite>SLICE_X21Y126.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/firstGood</twComp><twBEL>gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/allGood_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y133.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.454</twDelInfo><twComp>gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/allGood_1</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y133.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/State_i_1_RNIQTNG[0]</twComp><twBEL>gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/WW_2_sqmuxa_1_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y133.D5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.276</twDelInfo><twComp>gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/WW_2_sqmuxa_1</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y133.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/State_i_1_RNIQTNG[0]</twComp><twBEL>gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/State_i_1_RNIQTNG[0]</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y133.BX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/State_i_1_RNIQTNG[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y133.COUT</twSite><twDelType>Tbxcy</twDelType><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/un1_WW_cry_3/O</twComp><twBEL>gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/un1_WW_cry_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y134.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/un1_WW_cry_3/O</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y134.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/un1_WW_s_5</twComp><twBEL>gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/un1_WW_s_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y134.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/un1_WW_s_4</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y134.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/WW[5]</twComp><twBEL>gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/WW_RNO[4]</twBEL><twBEL>gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/WW[4]</twBEL></twPathDel><twLogDel>1.302</twLogDel><twRouteDel>2.528</twRouteDel><twTotDel>3.830</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.277">bufM90</twDestClk><twPctLog>34.0</twPctLog><twPctRoute>66.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="105"><twConstPath anchorID="106" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.272</twSlack><twSrc BELType="FF">gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/allGood_1</twSrc><twDest BELType="FF">gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/WW[4]</twDest><twTotPathDel>3.735</twTotPathDel><twClkSkew dest = "0.514" src = "0.654">0.140</twClkSkew><twDelConst>4.222</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.131" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.075</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/allGood_1</twSrc><twDest BELType='FF'>gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/WW[4]</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X21Y126.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.055">bufM90</twSrcClk><twPathDel><twSite>SLICE_X21Y126.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/firstGood</twComp><twBEL>gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/allGood_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y133.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.454</twDelInfo><twComp>gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/allGood_1</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y133.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/State_i_1_RNIQTNG[0]</twComp><twBEL>gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/WW_2_sqmuxa_1_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y133.D5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.276</twDelInfo><twComp>gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/WW_2_sqmuxa_1</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y133.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/State_i_1_RNIQTNG[0]</twComp><twBEL>gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/State_i_1_RNIQTNG[0]</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y133.DX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.344</twDelInfo><twComp>gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/State_i_1_RNIQTNG[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y133.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/un1_WW_cry_3/O</twComp><twBEL>gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/un1_WW_cry_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y134.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/un1_WW_cry_3/O</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y134.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/un1_WW_s_5</twComp><twBEL>gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/un1_WW_s_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y134.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/un1_WW_s_4</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y134.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/WW[5]</twComp><twBEL>gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/WW_RNO[4]</twBEL><twBEL>gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/WW[4]</twBEL></twPathDel><twLogDel>1.200</twLogDel><twRouteDel>2.535</twRouteDel><twTotDel>3.735</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.277">bufM90</twDestClk><twPctLog>32.1</twPctLog><twPctRoute>67.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="107"><twConstPath anchorID="108" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.272</twSlack><twSrc BELType="FF">gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/allGood_1</twSrc><twDest BELType="FF">gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/WW[4]</twDest><twTotPathDel>3.735</twTotPathDel><twClkSkew dest = "0.514" src = "0.654">0.140</twClkSkew><twDelConst>4.222</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.131" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.075</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/allGood_1</twSrc><twDest BELType='FF'>gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/WW[4]</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X21Y126.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.055">bufM90</twSrcClk><twPathDel><twSite>SLICE_X21Y126.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/firstGood</twComp><twBEL>gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/allGood_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y133.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.454</twDelInfo><twComp>gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/allGood_1</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y133.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/State_i_1_RNIQTNG[0]</twComp><twBEL>gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/WW_2_sqmuxa_1_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y133.D5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.276</twDelInfo><twComp>gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/WW_2_sqmuxa_1</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y133.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/State_i_1_RNIQTNG[0]</twComp><twBEL>gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/State_i_1_RNIQTNG[0]</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y133.CX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.344</twDelInfo><twComp>gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/State_i_1_RNIQTNG[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y133.COUT</twSite><twDelType>Tcxcy</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/un1_WW_cry_3/O</twComp><twBEL>gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/un1_WW_cry_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y134.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/un1_WW_cry_3/O</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y134.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/un1_WW_s_5</twComp><twBEL>gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/un1_WW_s_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y134.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/un1_WW_s_4</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y134.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/WW[5]</twComp><twBEL>gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/WW_RNO[4]</twBEL><twBEL>gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/WW[4]</twBEL></twPathDel><twLogDel>1.200</twLogDel><twRouteDel>2.535</twRouteDel><twTotDel>3.735</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.277">bufM90</twDestClk><twPctLog>32.1</twPctLog><twPctRoute>67.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_bee3mem/ddr/Force90_1_0 (SLICE_X2Y65.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="109"><twConstPath anchorID="110" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.199</twSlack><twSrc BELType="FF">gen_bee3mem/ddr/ForceN90</twSrc><twDest BELType="FF">gen_bee3mem/ddr/Force90_1_0</twDest><twTotPathDel>1.764</twTotPathDel><twClkSkew dest = "1.388" src = "1.461">0.073</twClkSkew><twDelConst>2.111</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.131" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.075</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>gen_bee3mem/ddr/ForceN90</twSrc><twDest BELType='FF'>gen_bee3mem/ddr/Force90_1_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X3Y80.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="3.166">bufM90</twSrcClk><twPathDel><twSite>SLICE_X3Y80.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>gen_bee3mem/ddr/ForceN90</twComp><twBEL>gen_bee3mem/ddr/ForceN90</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y65.AX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.327</twDelInfo><twComp>gen_bee3mem/ddr/ForceN90</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y65.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.008</twDelInfo><twComp>gen_bee3mem/ddr/Force90_1_1</twComp><twBEL>gen_bee3mem/ddr/Force90_1_0</twBEL></twPathDel><twLogDel>0.437</twLogDel><twRouteDel>1.327</twRouteDel><twTotDel>1.764</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.277">bufM90</twDestClk><twPctLog>24.8</twPctLog><twPctRoute>75.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_bee3mem/ddr/Force90_1_1 (SLICE_X2Y65.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="111"><twConstPath anchorID="112" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.211</twSlack><twSrc BELType="FF">gen_bee3mem/ddr/ForceN90</twSrc><twDest BELType="FF">gen_bee3mem/ddr/Force90_1_1</twDest><twTotPathDel>1.752</twTotPathDel><twClkSkew dest = "1.388" src = "1.461">0.073</twClkSkew><twDelConst>2.111</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.131" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.075</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>gen_bee3mem/ddr/ForceN90</twSrc><twDest BELType='FF'>gen_bee3mem/ddr/Force90_1_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X3Y80.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="3.166">bufM90</twSrcClk><twPathDel><twSite>SLICE_X3Y80.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>gen_bee3mem/ddr/ForceN90</twComp><twBEL>gen_bee3mem/ddr/ForceN90</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y65.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.318</twDelInfo><twComp>gen_bee3mem/ddr/ForceN90</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y65.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.011</twDelInfo><twComp>gen_bee3mem/ddr/Force90_1_1</twComp><twBEL>gen_bee3mem/ddr/Force90_1_1</twBEL></twPathDel><twLogDel>0.434</twLogDel><twRouteDel>1.318</twRouteDel><twTotDel>1.752</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.277">bufM90</twDestClk><twPctLog>24.8</twPctLog><twPctRoute>75.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_gen_gclk_rst_gen_dram_clk_genblk49_genblk50_genblk51_xcv5_gen_dram_clk_bee3_MCLK90x
        = PERIOD TIMEGRP
        &quot;gen_gclk_rst_gen_dram_clk_genblk49_genblk50_genblk51_xcv5_gen_dram_clk_bee3_MCLK90x&quot;
        TS_clkin_p / 2.25 PHASE 1.05555556 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_bee3mem/ddr/genblk36.bankx[6].ddrBankx/ReadWB_1 (SLICE_X17Y128.B6), 1 path
</twPathRptBanner><twPathRpt anchorID="113"><twConstPath anchorID="114" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.440</twSlack><twSrc BELType="FF">gen_bee3mem/ddr/genblk36.bankx[6].ddrBankx/WBd2</twSrc><twDest BELType="FF">gen_bee3mem/ddr/genblk36.bankx[6].ddrBankx/ReadWB_1</twDest><twTotPathDel>0.499</twTotPathDel><twClkSkew dest = "0.659" src = "0.600">-0.059</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>gen_bee3mem/ddr/genblk36.bankx[6].ddrBankx/WBd2</twSrc><twDest BELType='FF'>gen_bee3mem/ddr/genblk36.bankx[6].ddrBankx/ReadWB_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X21Y128.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.277">bufM90</twSrcClk><twPathDel><twSite>SLICE_X21Y128.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>gen_bee3mem/ddr/genblk36.bankx[6].ddrBankx/WBd2</twComp><twBEL>gen_bee3mem/ddr/genblk36.bankx[6].ddrBankx/WBd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y128.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.281</twDelInfo><twComp>gen_bee3mem/ddr/genblk36.bankx[6].ddrBankx/WBd2</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X17Y128.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.196</twDelInfo><twComp>gen_bee3mem/ddr/genblk36.bankx[6].ddrBankx/ReadWB_2</twComp><twBEL>gen_bee3mem/ddr/genblk36.bankx[6].ddrBankx/ReadWB_1_RNO</twBEL><twBEL>gen_bee3mem/ddr/genblk36.bankx[6].ddrBankx/ReadWB_1</twBEL></twPathDel><twLogDel>0.218</twLogDel><twRouteDel>0.281</twRouteDel><twTotDel>0.499</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.277">bufM90</twDestClk><twPctLog>43.7</twPctLog><twPctRoute>56.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_bee3mem/ddr/genblk36.bankx[6].ddrBankx/ReadWB (SLICE_X19Y128.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="115"><twConstPath anchorID="116" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.440</twSlack><twSrc BELType="FF">gen_bee3mem/ddr/genblk36.bankx[6].ddrBankx/WBd2</twSrc><twDest BELType="FF">gen_bee3mem/ddr/genblk36.bankx[6].ddrBankx/ReadWB</twDest><twTotPathDel>0.491</twTotPathDel><twClkSkew dest = "0.651" src = "0.600">-0.051</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>gen_bee3mem/ddr/genblk36.bankx[6].ddrBankx/WBd2</twSrc><twDest BELType='FF'>gen_bee3mem/ddr/genblk36.bankx[6].ddrBankx/ReadWB</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X21Y128.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.277">bufM90</twSrcClk><twPathDel><twSite>SLICE_X21Y128.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>gen_bee3mem/ddr/genblk36.bankx[6].ddrBankx/WBd2</twComp><twBEL>gen_bee3mem/ddr/genblk36.bankx[6].ddrBankx/WBd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y128.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.274</twDelInfo><twComp>gen_bee3mem/ddr/genblk36.bankx[6].ddrBankx/WBd2</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X19Y128.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.197</twDelInfo><twComp>gen_bee3mem/ddr/genblk36.bankx[6].ddrBankx/ReadWB</twComp><twBEL>gen_bee3mem/ddr/genblk36.bankx[6].ddrBankx/ReadWB_RNO</twBEL><twBEL>gen_bee3mem/ddr/genblk36.bankx[6].ddrBankx/ReadWB</twBEL></twPathDel><twLogDel>0.217</twLogDel><twRouteDel>0.274</twRouteDel><twTotDel>0.491</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.277">bufM90</twDestClk><twPctLog>44.2</twPctLog><twPctRoute>55.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/ReadWB (SLICE_X17Y126.C6), 1 path
</twPathRptBanner><twPathRpt anchorID="117"><twConstPath anchorID="118" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.443</twSlack><twSrc BELType="FF">gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/WBd1</twSrc><twDest BELType="FF">gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/ReadWB</twDest><twTotPathDel>0.498</twTotPathDel><twClkSkew dest = "0.669" src = "0.614">-0.055</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/WBd1</twSrc><twDest BELType='FF'>gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/ReadWB</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X19Y126.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.277">bufM90</twSrcClk><twPathDel><twSite>SLICE_X19Y126.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/WBd2</twComp><twBEL>gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/WBd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y126.C6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.279</twDelInfo><twComp>gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/WBd1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X17Y126.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.195</twDelInfo><twComp>gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/ReadWB</twComp><twBEL>gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/ReadWB_RNO</twBEL><twBEL>gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/ReadWB</twBEL></twPathDel><twLogDel>0.219</twLogDel><twRouteDel>0.279</twRouteDel><twTotDel>0.498</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.277">bufM90</twDestClk><twPctLog>44.0</twPctLog><twPctRoute>56.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="119"><twPinLimitBanner>Component Switching Limit Checks: TS_gen_gclk_rst_gen_dram_clk_genblk49_genblk50_genblk51_xcv5_gen_dram_clk_bee3_MCLK90x
        = PERIOD TIMEGRP
        &quot;gen_gclk_rst_gen_dram_clk_genblk49_genblk50_genblk51_xcv5_gen_dram_clk_bee3_MCLK90x&quot;
        TS_clkin_p / 2.25 PHASE 1.05555556 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="120" type="MINPERIOD" name="Tiodper_C" slack="0.223" period="4.222" constraintValue="4.222" deviceLimit="3.999" freqLimit="250.063" physResource="gen_bee3mem/ddr/genblk36.bankx[3].ddrBankx/genblk28.dq[3].dqx/IDELAY_dq/IODELAY/C" logResource="gen_bee3mem/ddr/genblk36.bankx[3].ddrBankx/genblk28.dq[3].dqx/IDELAY_dq/IODELAY/C" locationPin="IODELAY_X0Y111.C" clockNet="bufM90"/><twPinLimit anchorID="121" type="MINPERIOD" name="Tiodper_C" slack="0.223" period="4.222" constraintValue="4.222" deviceLimit="3.999" freqLimit="250.063" physResource="gen_bee3mem/ddr/genblk36.bankx[4].ddrBankx/genblk28.dq[3].dqx/IDELAY_dq/IODELAY/C" logResource="gen_bee3mem/ddr/genblk36.bankx[4].ddrBankx/genblk28.dq[3].dqx/IDELAY_dq/IODELAY/C" locationPin="IODELAY_X0Y119.C" clockNet="bufM90"/><twPinLimit anchorID="122" type="MINPERIOD" name="Tiodper_C" slack="0.223" period="4.222" constraintValue="4.222" deviceLimit="3.999" freqLimit="250.063" physResource="gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/genblk28.dq[3].dqx/IDELAY_dq/IODELAY/C" logResource="gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/genblk28.dq[3].dqx/IDELAY_dq/IODELAY/C" locationPin="IODELAY_X0Y78.C" clockNet="bufM90"/></twPinLimitRpt></twConst><twConst anchorID="123" twConstType="PERIOD" ><twConstHead uID="7"><twConstName UCFConstName="TIMESPEC &quot;TS_clkin_p&quot; = PERIOD &quot;clkin_p&quot; 9.500 ns HIGH 50.00%;" ScopeName="">TS_gen_gclk_rst_gen_dram_clk_genblk49_genblk50_genblk51_xcv5_gen_dram_clk_bee3_Ph0x         = PERIOD TIMEGRP         &quot;gen_gclk_rst_gen_dram_clk_genblk49_genblk50_genblk51_xcv5_gen_dram_clk_bee3_Ph0x&quot;         TS_clkin_p / 0.5625 HIGH 37.5%;</twConstName><twItemCnt>533519</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>619</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>16.753</twMinPer></twConstHead><twPathRptBanner iPaths="13470" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_bee3mem/TC5x/im/RAMB36_im (RAMB36_X1Y20.ADDRBU9), 13470 paths
</twPathRptBanner><twPathRpt anchorID="124"><twConstPath anchorID="125" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.084</twSlack><twSrc BELType="RAM">gen_bee3mem/TC5x/rfB/RAMB18_rfb</twSrc><twDest BELType="RAM">gen_bee3mem/TC5x/im/RAMB36_im</twDest><twTotPathDel>10.298</twTotPathDel><twClkSkew dest = "1.503" src = "1.583">0.080</twClkSkew><twDelConst>10.555</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.171" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.093</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='RAM'>gen_bee3mem/TC5x/rfB/RAMB18_rfb</twSrc><twDest BELType='RAM'>gen_bee3mem/TC5x/im/RAMB36_im</twDest><twLogLvls>16</twLogLvls><twSrcSite>RAMB36_X0Y18.CLKARDCLKU</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="6.333">p0buf</twSrcClk><twPathDel><twSite>RAMB36_X0Y18.DOADOU6</twSite><twDelType>Trcko_DO</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>gen_bee3mem/TC5x/rfA/RAMB18_rfa</twComp><twBEL>gen_bee3mem/TC5x/rfB/RAMB18_rfb</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y92.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.961</twDelInfo><twComp>gen_bee3mem/TC5x/RFBout[6]</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y92.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>gen_bee3mem/TC5x/rcvReadyd1</twComp><twBEL>gen_bee3mem/TC5x/un8_ALUresult_axb_6</twBEL><twBEL>gen_bee3mem/TC5x/un8_ALUresult_cry_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y93.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_6/O</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y93.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>gen_bee3mem/TC5x/timer_1_[8]</twComp><twBEL>gen_bee3mem/TC5x/un8_ALUresult_cry_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y94.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_10/O</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y94.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_14/O</twComp><twBEL>gen_bee3mem/TC5x/un8_ALUresult_cry_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y95.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_14/O</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y95.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_18/O</twComp><twBEL>gen_bee3mem/TC5x/un8_ALUresult_cry_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y96.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_18/O</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y96.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_22/O</twComp><twBEL>gen_bee3mem/TC5x/un8_ALUresult_cry_22</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y97.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_22/O</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y97.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_26/O</twComp><twBEL>gen_bee3mem/TC5x/un8_ALUresult_cry_26</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y98.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_26/O</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y98.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_30/O</twComp><twBEL>gen_bee3mem/TC5x/un8_ALUresult_cry_30</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y99.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_30/O</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y99.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_34/O</twComp><twBEL>gen_bee3mem/TC5x/un8_ALUresult_cry_34</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y100.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_34/O</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y100.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_s_35</twComp><twBEL>gen_bee3mem/TC5x/un8_ALUresult_s_35</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y98.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_s_35</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y98.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/TC5x/ALUresult_7_0_RNI0FFF1[3]</twComp><twBEL>gen_bee3mem/TC5x/ALUresult_7_0[35]</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y98.A3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.172</twDelInfo><twComp>gen_bee3mem/TC5x/ALUresult_i[35]</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y98.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>af_full_read</twComp><twBEL>gen_bee3mem/TC5x/un9_doSkip_2_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y98.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.154</twDelInfo><twComp>gen_bee3mem/TC5x/un9_doSkip_2_0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y98.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>af_full_read</twComp><twBEL>gen_bee3mem/TC5x/un9_doSkip_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y97.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.878</twDelInfo><twComp>gen_bee3mem/TC5x/un9_doSkip_2</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y97.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/TC5x/PC[4]</twComp><twBEL>gen_bee3mem/TC5x/un1_PC_1_p4_N_7L13_x</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y97.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.385</twDelInfo><twComp>gen_bee3mem/TC5x/un1_PC_1_p4_N_7L13_x/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y97.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/TC5x/PC[4]</twComp><twBEL>gen_bee3mem/TC5x/un1_PC_1_p4_N_9L18</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y97.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>gen_bee3mem/TC5x/un1_PC_1_p4_N_9L18/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y97.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/TC5x/PC[4]</twComp><twBEL>gen_bee3mem/TC5x/un1_PC_1_p4</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y97.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>gen_bee3mem/TC5x/un1_PC_1_p4/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y97.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/TC5x/PC[4]</twComp><twBEL>gen_bee3mem/TC5x/un1_PC_1_axbxc4</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y20.ADDRBU9</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.834</twDelInfo><twComp>gen_bee3mem/TC5x/un1_PC_1_axbxc4</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y20.CLKBWRCLKU</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.347</twDelInfo><twComp>gen_bee3mem/TC5x/im/RAMB36_im</twComp><twBEL>gen_bee3mem/TC5x/im/RAMB36_im</twBEL></twPathDel><twLogDel>4.576</twLogDel><twRouteDel>5.722</twRouteDel><twTotDel>10.298</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.888">p0buf</twDestClk><twPctLog>44.4</twPctLog><twPctRoute>55.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="126"><twConstPath anchorID="127" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.097</twSlack><twSrc BELType="RAM">gen_bee3mem/TC5x/rfB/RAMB18_rfb</twSrc><twDest BELType="RAM">gen_bee3mem/TC5x/im/RAMB36_im</twDest><twTotPathDel>10.285</twTotPathDel><twClkSkew dest = "1.503" src = "1.583">0.080</twClkSkew><twDelConst>10.555</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.171" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.093</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='RAM'>gen_bee3mem/TC5x/rfB/RAMB18_rfb</twSrc><twDest BELType='RAM'>gen_bee3mem/TC5x/im/RAMB36_im</twDest><twLogLvls>12</twLogLvls><twSrcSite>RAMB36_X0Y18.CLKARDCLKU</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="6.333">p0buf</twSrcClk><twPathDel><twSite>RAMB36_X0Y18.DOADOU6</twSite><twDelType>Trcko_DO</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>gen_bee3mem/TC5x/rfA/RAMB18_rfa</twComp><twBEL>gen_bee3mem/TC5x/rfB/RAMB18_rfb</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y92.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.961</twDelInfo><twComp>gen_bee3mem/TC5x/RFBout[6]</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y92.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>gen_bee3mem/TC5x/rcvReadyd1</twComp><twBEL>gen_bee3mem/TC5x/un8_ALUresult_axb_6</twBEL><twBEL>gen_bee3mem/TC5x/un8_ALUresult_cry_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y93.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_6/O</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y93.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>gen_bee3mem/TC5x/timer_1_[8]</twComp><twBEL>gen_bee3mem/TC5x/un8_ALUresult_cry_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y94.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_10/O</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y94.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_14/O</twComp><twBEL>gen_bee3mem/TC5x/un8_ALUresult_cry_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y95.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_14/O</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y95.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_18/O</twComp><twBEL>gen_bee3mem/TC5x/un8_ALUresult_cry_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y94.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_s_18</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y94.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/TC5x/timer_1_[3]</twComp><twBEL>gen_bee3mem/TC5x/ALUresult_7_0_o2[18]</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y98.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.920</twDelInfo><twComp>gen_bee3mem/TC5x/ALUresult_7_0_o2[18]</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y98.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/TC5x/IM_0[5]</twComp><twBEL>gen_bee3mem/TC5x/ALU_1[17]</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y98.A6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.505</twDelInfo><twComp>gen_bee3mem/TC5x/ALU_1[17]</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y98.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>af_full_read</twComp><twBEL>gen_bee3mem/TC5x/un9_doSkip_2_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y98.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.154</twDelInfo><twComp>gen_bee3mem/TC5x/un9_doSkip_2_0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y98.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>af_full_read</twComp><twBEL>gen_bee3mem/TC5x/un9_doSkip_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y97.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.878</twDelInfo><twComp>gen_bee3mem/TC5x/un9_doSkip_2</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y97.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/TC5x/PC[4]</twComp><twBEL>gen_bee3mem/TC5x/un1_PC_1_p4_N_7L13_x</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y97.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.385</twDelInfo><twComp>gen_bee3mem/TC5x/un1_PC_1_p4_N_7L13_x/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y97.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/TC5x/PC[4]</twComp><twBEL>gen_bee3mem/TC5x/un1_PC_1_p4_N_9L18</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y97.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>gen_bee3mem/TC5x/un1_PC_1_p4_N_9L18/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y97.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/TC5x/PC[4]</twComp><twBEL>gen_bee3mem/TC5x/un1_PC_1_p4</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y97.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>gen_bee3mem/TC5x/un1_PC_1_p4/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y97.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/TC5x/PC[4]</twComp><twBEL>gen_bee3mem/TC5x/un1_PC_1_axbxc4</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y20.ADDRBU9</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.834</twDelInfo><twComp>gen_bee3mem/TC5x/un1_PC_1_axbxc4</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y20.CLKBWRCLKU</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.347</twDelInfo><twComp>gen_bee3mem/TC5x/im/RAMB36_im</twComp><twBEL>gen_bee3mem/TC5x/im/RAMB36_im</twBEL></twPathDel><twLogDel>4.281</twLogDel><twRouteDel>6.004</twRouteDel><twTotDel>10.285</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.888">p0buf</twDestClk><twPctLog>41.6</twPctLog><twPctRoute>58.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="128"><twConstPath anchorID="129" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.097</twSlack><twSrc BELType="RAM">gen_bee3mem/TC5x/rfA/RAMB18_rfa</twSrc><twDest BELType="RAM">gen_bee3mem/TC5x/im/RAMB36_im</twDest><twTotPathDel>10.295</twTotPathDel><twClkSkew dest = "1.503" src = "1.573">0.070</twClkSkew><twDelConst>10.555</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.171" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.093</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='RAM'>gen_bee3mem/TC5x/rfA/RAMB18_rfa</twSrc><twDest BELType='RAM'>gen_bee3mem/TC5x/im/RAMB36_im</twDest><twLogLvls>17</twLogLvls><twSrcSite>RAMB36_X0Y18.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="6.333">p0buf</twSrcClk><twPathDel><twSite>RAMB36_X0Y18.DOADOL1</twSite><twDelType>Trcko_DO</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>gen_bee3mem/TC5x/rfA/RAMB18_rfa</twComp><twBEL>gen_bee3mem/TC5x/rfA/RAMB18_rfa</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y91.C3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.823</twDelInfo><twComp>gen_bee3mem/TC5x/RFAout[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y91.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>gen_bee3mem/TC5x/timer_0_[8]</twComp><twBEL>gen_bee3mem/TC5x/un8_ALUresult_axb_1</twBEL><twBEL>gen_bee3mem/TC5x/un8_ALUresult_cry_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y92.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_2/O</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y92.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>gen_bee3mem/TC5x/rcvReadyd1</twComp><twBEL>gen_bee3mem/TC5x/un8_ALUresult_cry_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y93.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_6/O</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y93.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>gen_bee3mem/TC5x/timer_1_[8]</twComp><twBEL>gen_bee3mem/TC5x/un8_ALUresult_cry_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y94.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_10/O</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y94.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_14/O</twComp><twBEL>gen_bee3mem/TC5x/un8_ALUresult_cry_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y95.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_14/O</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y95.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_18/O</twComp><twBEL>gen_bee3mem/TC5x/un8_ALUresult_cry_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y96.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_18/O</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y96.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_22/O</twComp><twBEL>gen_bee3mem/TC5x/un8_ALUresult_cry_22</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y97.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_22/O</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y97.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_26/O</twComp><twBEL>gen_bee3mem/TC5x/un8_ALUresult_cry_26</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y98.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_26/O</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y98.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_30/O</twComp><twBEL>gen_bee3mem/TC5x/un8_ALUresult_cry_30</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y99.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_30/O</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y99.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_34/O</twComp><twBEL>gen_bee3mem/TC5x/un8_ALUresult_cry_34</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y100.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_34/O</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y100.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_s_35</twComp><twBEL>gen_bee3mem/TC5x/un8_ALUresult_s_35</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y98.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_s_35</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y98.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/TC5x/ALUresult_7_0_RNI0FFF1[3]</twComp><twBEL>gen_bee3mem/TC5x/ALUresult_7_0[35]</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y98.A3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.172</twDelInfo><twComp>gen_bee3mem/TC5x/ALUresult_i[35]</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y98.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>af_full_read</twComp><twBEL>gen_bee3mem/TC5x/un9_doSkip_2_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y98.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.154</twDelInfo><twComp>gen_bee3mem/TC5x/un9_doSkip_2_0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y98.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>af_full_read</twComp><twBEL>gen_bee3mem/TC5x/un9_doSkip_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y97.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.878</twDelInfo><twComp>gen_bee3mem/TC5x/un9_doSkip_2</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y97.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/TC5x/PC[4]</twComp><twBEL>gen_bee3mem/TC5x/un1_PC_1_p4_N_7L13_x</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y97.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.385</twDelInfo><twComp>gen_bee3mem/TC5x/un1_PC_1_p4_N_7L13_x/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y97.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/TC5x/PC[4]</twComp><twBEL>gen_bee3mem/TC5x/un1_PC_1_p4_N_9L18</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y97.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>gen_bee3mem/TC5x/un1_PC_1_p4_N_9L18/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y97.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/TC5x/PC[4]</twComp><twBEL>gen_bee3mem/TC5x/un1_PC_1_p4</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y97.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>gen_bee3mem/TC5x/un1_PC_1_p4/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y97.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/TC5x/PC[4]</twComp><twBEL>gen_bee3mem/TC5x/un1_PC_1_axbxc4</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y20.ADDRBU9</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.834</twDelInfo><twComp>gen_bee3mem/TC5x/un1_PC_1_axbxc4</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y20.CLKBWRCLKU</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.347</twDelInfo><twComp>gen_bee3mem/TC5x/im/RAMB36_im</twComp><twBEL>gen_bee3mem/TC5x/im/RAMB36_im</twBEL></twPathDel><twLogDel>4.711</twLogDel><twRouteDel>5.584</twRouteDel><twTotDel>10.295</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.888">p0buf</twDestClk><twPctLog>45.8</twPctLog><twPctRoute>54.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="13470" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_bee3mem/TC5x/im/RAMB36_im (RAMB36_X1Y20.ADDRBL9), 13470 paths
</twPathRptBanner><twPathRpt anchorID="130"><twConstPath anchorID="131" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.087</twSlack><twSrc BELType="RAM">gen_bee3mem/TC5x/rfB/RAMB18_rfb</twSrc><twDest BELType="RAM">gen_bee3mem/TC5x/im/RAMB36_im</twDest><twTotPathDel>10.298</twTotPathDel><twClkSkew dest = "1.506" src = "1.583">0.077</twClkSkew><twDelConst>10.555</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.171" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.093</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='RAM'>gen_bee3mem/TC5x/rfB/RAMB18_rfb</twSrc><twDest BELType='RAM'>gen_bee3mem/TC5x/im/RAMB36_im</twDest><twLogLvls>16</twLogLvls><twSrcSite>RAMB36_X0Y18.CLKARDCLKU</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="6.333">p0buf</twSrcClk><twPathDel><twSite>RAMB36_X0Y18.DOADOU6</twSite><twDelType>Trcko_DO</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>gen_bee3mem/TC5x/rfA/RAMB18_rfa</twComp><twBEL>gen_bee3mem/TC5x/rfB/RAMB18_rfb</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y92.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.961</twDelInfo><twComp>gen_bee3mem/TC5x/RFBout[6]</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y92.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>gen_bee3mem/TC5x/rcvReadyd1</twComp><twBEL>gen_bee3mem/TC5x/un8_ALUresult_axb_6</twBEL><twBEL>gen_bee3mem/TC5x/un8_ALUresult_cry_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y93.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_6/O</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y93.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>gen_bee3mem/TC5x/timer_1_[8]</twComp><twBEL>gen_bee3mem/TC5x/un8_ALUresult_cry_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y94.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_10/O</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y94.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_14/O</twComp><twBEL>gen_bee3mem/TC5x/un8_ALUresult_cry_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y95.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_14/O</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y95.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_18/O</twComp><twBEL>gen_bee3mem/TC5x/un8_ALUresult_cry_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y96.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_18/O</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y96.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_22/O</twComp><twBEL>gen_bee3mem/TC5x/un8_ALUresult_cry_22</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y97.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_22/O</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y97.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_26/O</twComp><twBEL>gen_bee3mem/TC5x/un8_ALUresult_cry_26</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y98.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_26/O</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y98.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_30/O</twComp><twBEL>gen_bee3mem/TC5x/un8_ALUresult_cry_30</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y99.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_30/O</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y99.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_34/O</twComp><twBEL>gen_bee3mem/TC5x/un8_ALUresult_cry_34</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y100.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_34/O</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y100.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_s_35</twComp><twBEL>gen_bee3mem/TC5x/un8_ALUresult_s_35</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y98.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_s_35</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y98.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/TC5x/ALUresult_7_0_RNI0FFF1[3]</twComp><twBEL>gen_bee3mem/TC5x/ALUresult_7_0[35]</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y98.A3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.172</twDelInfo><twComp>gen_bee3mem/TC5x/ALUresult_i[35]</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y98.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>af_full_read</twComp><twBEL>gen_bee3mem/TC5x/un9_doSkip_2_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y98.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.154</twDelInfo><twComp>gen_bee3mem/TC5x/un9_doSkip_2_0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y98.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>af_full_read</twComp><twBEL>gen_bee3mem/TC5x/un9_doSkip_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y97.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.878</twDelInfo><twComp>gen_bee3mem/TC5x/un9_doSkip_2</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y97.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/TC5x/PC[4]</twComp><twBEL>gen_bee3mem/TC5x/un1_PC_1_p4_N_7L13_x</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y97.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.385</twDelInfo><twComp>gen_bee3mem/TC5x/un1_PC_1_p4_N_7L13_x/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y97.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/TC5x/PC[4]</twComp><twBEL>gen_bee3mem/TC5x/un1_PC_1_p4_N_9L18</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y97.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>gen_bee3mem/TC5x/un1_PC_1_p4_N_9L18/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y97.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/TC5x/PC[4]</twComp><twBEL>gen_bee3mem/TC5x/un1_PC_1_p4</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y97.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>gen_bee3mem/TC5x/un1_PC_1_p4/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y97.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/TC5x/PC[4]</twComp><twBEL>gen_bee3mem/TC5x/un1_PC_1_axbxc4</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y20.ADDRBL9</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.834</twDelInfo><twComp>gen_bee3mem/TC5x/un1_PC_1_axbxc4</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y20.CLKBWRCLKL</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.347</twDelInfo><twComp>gen_bee3mem/TC5x/im/RAMB36_im</twComp><twBEL>gen_bee3mem/TC5x/im/RAMB36_im</twBEL></twPathDel><twLogDel>4.576</twLogDel><twRouteDel>5.722</twRouteDel><twTotDel>10.298</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.888">p0buf</twDestClk><twPctLog>44.4</twPctLog><twPctRoute>55.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="132"><twConstPath anchorID="133" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.100</twSlack><twSrc BELType="RAM">gen_bee3mem/TC5x/rfB/RAMB18_rfb</twSrc><twDest BELType="RAM">gen_bee3mem/TC5x/im/RAMB36_im</twDest><twTotPathDel>10.285</twTotPathDel><twClkSkew dest = "1.506" src = "1.583">0.077</twClkSkew><twDelConst>10.555</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.171" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.093</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='RAM'>gen_bee3mem/TC5x/rfB/RAMB18_rfb</twSrc><twDest BELType='RAM'>gen_bee3mem/TC5x/im/RAMB36_im</twDest><twLogLvls>12</twLogLvls><twSrcSite>RAMB36_X0Y18.CLKARDCLKU</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="6.333">p0buf</twSrcClk><twPathDel><twSite>RAMB36_X0Y18.DOADOU6</twSite><twDelType>Trcko_DO</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>gen_bee3mem/TC5x/rfA/RAMB18_rfa</twComp><twBEL>gen_bee3mem/TC5x/rfB/RAMB18_rfb</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y92.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.961</twDelInfo><twComp>gen_bee3mem/TC5x/RFBout[6]</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y92.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>gen_bee3mem/TC5x/rcvReadyd1</twComp><twBEL>gen_bee3mem/TC5x/un8_ALUresult_axb_6</twBEL><twBEL>gen_bee3mem/TC5x/un8_ALUresult_cry_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y93.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_6/O</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y93.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>gen_bee3mem/TC5x/timer_1_[8]</twComp><twBEL>gen_bee3mem/TC5x/un8_ALUresult_cry_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y94.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_10/O</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y94.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_14/O</twComp><twBEL>gen_bee3mem/TC5x/un8_ALUresult_cry_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y95.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_14/O</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y95.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_18/O</twComp><twBEL>gen_bee3mem/TC5x/un8_ALUresult_cry_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y94.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_s_18</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y94.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/TC5x/timer_1_[3]</twComp><twBEL>gen_bee3mem/TC5x/ALUresult_7_0_o2[18]</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y98.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.920</twDelInfo><twComp>gen_bee3mem/TC5x/ALUresult_7_0_o2[18]</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y98.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/TC5x/IM_0[5]</twComp><twBEL>gen_bee3mem/TC5x/ALU_1[17]</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y98.A6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.505</twDelInfo><twComp>gen_bee3mem/TC5x/ALU_1[17]</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y98.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>af_full_read</twComp><twBEL>gen_bee3mem/TC5x/un9_doSkip_2_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y98.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.154</twDelInfo><twComp>gen_bee3mem/TC5x/un9_doSkip_2_0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y98.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>af_full_read</twComp><twBEL>gen_bee3mem/TC5x/un9_doSkip_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y97.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.878</twDelInfo><twComp>gen_bee3mem/TC5x/un9_doSkip_2</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y97.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/TC5x/PC[4]</twComp><twBEL>gen_bee3mem/TC5x/un1_PC_1_p4_N_7L13_x</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y97.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.385</twDelInfo><twComp>gen_bee3mem/TC5x/un1_PC_1_p4_N_7L13_x/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y97.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/TC5x/PC[4]</twComp><twBEL>gen_bee3mem/TC5x/un1_PC_1_p4_N_9L18</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y97.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>gen_bee3mem/TC5x/un1_PC_1_p4_N_9L18/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y97.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/TC5x/PC[4]</twComp><twBEL>gen_bee3mem/TC5x/un1_PC_1_p4</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y97.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>gen_bee3mem/TC5x/un1_PC_1_p4/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y97.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/TC5x/PC[4]</twComp><twBEL>gen_bee3mem/TC5x/un1_PC_1_axbxc4</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y20.ADDRBL9</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.834</twDelInfo><twComp>gen_bee3mem/TC5x/un1_PC_1_axbxc4</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y20.CLKBWRCLKL</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.347</twDelInfo><twComp>gen_bee3mem/TC5x/im/RAMB36_im</twComp><twBEL>gen_bee3mem/TC5x/im/RAMB36_im</twBEL></twPathDel><twLogDel>4.281</twLogDel><twRouteDel>6.004</twRouteDel><twTotDel>10.285</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.888">p0buf</twDestClk><twPctLog>41.6</twPctLog><twPctRoute>58.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="134"><twConstPath anchorID="135" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.100</twSlack><twSrc BELType="RAM">gen_bee3mem/TC5x/rfA/RAMB18_rfa</twSrc><twDest BELType="RAM">gen_bee3mem/TC5x/im/RAMB36_im</twDest><twTotPathDel>10.295</twTotPathDel><twClkSkew dest = "1.506" src = "1.573">0.067</twClkSkew><twDelConst>10.555</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.171" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.093</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='RAM'>gen_bee3mem/TC5x/rfA/RAMB18_rfa</twSrc><twDest BELType='RAM'>gen_bee3mem/TC5x/im/RAMB36_im</twDest><twLogLvls>17</twLogLvls><twSrcSite>RAMB36_X0Y18.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="6.333">p0buf</twSrcClk><twPathDel><twSite>RAMB36_X0Y18.DOADOL1</twSite><twDelType>Trcko_DO</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>gen_bee3mem/TC5x/rfA/RAMB18_rfa</twComp><twBEL>gen_bee3mem/TC5x/rfA/RAMB18_rfa</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y91.C3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.823</twDelInfo><twComp>gen_bee3mem/TC5x/RFAout[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y91.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>gen_bee3mem/TC5x/timer_0_[8]</twComp><twBEL>gen_bee3mem/TC5x/un8_ALUresult_axb_1</twBEL><twBEL>gen_bee3mem/TC5x/un8_ALUresult_cry_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y92.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_2/O</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y92.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>gen_bee3mem/TC5x/rcvReadyd1</twComp><twBEL>gen_bee3mem/TC5x/un8_ALUresult_cry_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y93.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_6/O</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y93.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>gen_bee3mem/TC5x/timer_1_[8]</twComp><twBEL>gen_bee3mem/TC5x/un8_ALUresult_cry_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y94.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_10/O</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y94.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_14/O</twComp><twBEL>gen_bee3mem/TC5x/un8_ALUresult_cry_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y95.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_14/O</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y95.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_18/O</twComp><twBEL>gen_bee3mem/TC5x/un8_ALUresult_cry_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y96.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_18/O</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y96.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_22/O</twComp><twBEL>gen_bee3mem/TC5x/un8_ALUresult_cry_22</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y97.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_22/O</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y97.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_26/O</twComp><twBEL>gen_bee3mem/TC5x/un8_ALUresult_cry_26</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y98.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_26/O</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y98.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_30/O</twComp><twBEL>gen_bee3mem/TC5x/un8_ALUresult_cry_30</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y99.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_30/O</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y99.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_34/O</twComp><twBEL>gen_bee3mem/TC5x/un8_ALUresult_cry_34</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y100.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_34/O</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y100.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_s_35</twComp><twBEL>gen_bee3mem/TC5x/un8_ALUresult_s_35</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y98.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_s_35</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y98.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/TC5x/ALUresult_7_0_RNI0FFF1[3]</twComp><twBEL>gen_bee3mem/TC5x/ALUresult_7_0[35]</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y98.A3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.172</twDelInfo><twComp>gen_bee3mem/TC5x/ALUresult_i[35]</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y98.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>af_full_read</twComp><twBEL>gen_bee3mem/TC5x/un9_doSkip_2_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y98.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.154</twDelInfo><twComp>gen_bee3mem/TC5x/un9_doSkip_2_0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y98.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>af_full_read</twComp><twBEL>gen_bee3mem/TC5x/un9_doSkip_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y97.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.878</twDelInfo><twComp>gen_bee3mem/TC5x/un9_doSkip_2</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y97.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/TC5x/PC[4]</twComp><twBEL>gen_bee3mem/TC5x/un1_PC_1_p4_N_7L13_x</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y97.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.385</twDelInfo><twComp>gen_bee3mem/TC5x/un1_PC_1_p4_N_7L13_x/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y97.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/TC5x/PC[4]</twComp><twBEL>gen_bee3mem/TC5x/un1_PC_1_p4_N_9L18</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y97.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>gen_bee3mem/TC5x/un1_PC_1_p4_N_9L18/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y97.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/TC5x/PC[4]</twComp><twBEL>gen_bee3mem/TC5x/un1_PC_1_p4</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y97.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>gen_bee3mem/TC5x/un1_PC_1_p4/O</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y97.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/TC5x/PC[4]</twComp><twBEL>gen_bee3mem/TC5x/un1_PC_1_axbxc4</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y20.ADDRBL9</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.834</twDelInfo><twComp>gen_bee3mem/TC5x/un1_PC_1_axbxc4</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y20.CLKBWRCLKL</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.347</twDelInfo><twComp>gen_bee3mem/TC5x/im/RAMB36_im</twComp><twBEL>gen_bee3mem/TC5x/im/RAMB36_im</twBEL></twPathDel><twLogDel>4.711</twLogDel><twRouteDel>5.584</twRouteDel><twTotDel>10.295</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.888">p0buf</twDestClk><twPctLog>45.8</twPctLog><twPctRoute>54.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="13763" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_bee3mem/TC5x/im/RAMB36_im (RAMB36_X1Y20.ADDRBU12), 13763 paths
</twPathRptBanner><twPathRpt anchorID="136"><twConstPath anchorID="137" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.112</twSlack><twSrc BELType="RAM">gen_bee3mem/TC5x/rfB/RAMB18_rfb</twSrc><twDest BELType="RAM">gen_bee3mem/TC5x/im/RAMB36_im</twDest><twTotPathDel>10.270</twTotPathDel><twClkSkew dest = "1.503" src = "1.583">0.080</twClkSkew><twDelConst>10.555</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.171" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.093</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='RAM'>gen_bee3mem/TC5x/rfB/RAMB18_rfb</twSrc><twDest BELType='RAM'>gen_bee3mem/TC5x/im/RAMB36_im</twDest><twLogLvls>15</twLogLvls><twSrcSite>RAMB36_X0Y18.CLKARDCLKU</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="6.333">p0buf</twSrcClk><twPathDel><twSite>RAMB36_X0Y18.DOADOU6</twSite><twDelType>Trcko_DO</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>gen_bee3mem/TC5x/rfA/RAMB18_rfa</twComp><twBEL>gen_bee3mem/TC5x/rfB/RAMB18_rfb</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y92.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.961</twDelInfo><twComp>gen_bee3mem/TC5x/RFBout[6]</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y92.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>gen_bee3mem/TC5x/rcvReadyd1</twComp><twBEL>gen_bee3mem/TC5x/un8_ALUresult_axb_6</twBEL><twBEL>gen_bee3mem/TC5x/un8_ALUresult_cry_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y93.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_6/O</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y93.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>gen_bee3mem/TC5x/timer_1_[8]</twComp><twBEL>gen_bee3mem/TC5x/un8_ALUresult_cry_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y94.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_10/O</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y94.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_14/O</twComp><twBEL>gen_bee3mem/TC5x/un8_ALUresult_cry_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y95.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_14/O</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y95.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_18/O</twComp><twBEL>gen_bee3mem/TC5x/un8_ALUresult_cry_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y96.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_18/O</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y96.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_22/O</twComp><twBEL>gen_bee3mem/TC5x/un8_ALUresult_cry_22</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y97.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_22/O</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y97.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_26/O</twComp><twBEL>gen_bee3mem/TC5x/un8_ALUresult_cry_26</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y98.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_26/O</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y98.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_30/O</twComp><twBEL>gen_bee3mem/TC5x/un8_ALUresult_cry_30</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y97.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.695</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_s_29</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y97.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/TC5x/N_1277</twComp><twBEL>gen_bee3mem/TC5x/ALUresult_7_0_0[29]</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y97.B5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.709</twDelInfo><twComp>gen_bee3mem/TC5x/ALUresult_7_0_0[29]</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y97.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/TC5x/N_90</twComp><twBEL>gen_bee3mem/TC5x/ALUresult_7_0_RNI2AOM[20]</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y96.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>gen_bee3mem/TC5x/ALUresult_7_0_RNI2AOM[20]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y96.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/TC5x/IM_0[9]</twComp><twBEL>gen_bee3mem/TC5x/ALUresult_7_0_RNI0LO9D[20]</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y97.D6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.617</twDelInfo><twComp>gen_bee3mem/TC5x/un9_doSkip_6</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y97.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>df_in.data[127]</twComp><twBEL>gen_bee3mem/TC5x/un1_PC_1_ac0_5_N_8L17_N_6L12_N_7L14</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y98.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.549</twDelInfo><twComp>gen_bee3mem/TC5x/un1_PC_1_ac0_5_N_8L17_N_6L12_N_7L14</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y98.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/TC5x/PC[7]</twComp><twBEL>gen_bee3mem/TC5x/un1_PC_1_ac0_5_N_8L17_N_6L12</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y98.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>gen_bee3mem/TC5x/un1_PC_1_ac0_5_N_8L17_N_6L12</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y98.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/TC5x/PC[7]</twComp><twBEL>gen_bee3mem/TC5x/un1_PC_1_ac0_5_N_8L17</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y98.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>gen_bee3mem/TC5x/un1_PC_1_ac0_5_N_8L17/O</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y98.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/TC5x/PC[7]</twComp><twBEL>gen_bee3mem/TC5x/un1_PC_1_ac0_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y98.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.378</twDelInfo><twComp>gen_bee3mem/TC5x/un1_PC_1_c6</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y98.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/TC5x/PC[7]</twComp><twBEL>gen_bee3mem/TC5x/un1_PC_1_axbxc7</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y20.ADDRBU12</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.725</twDelInfo><twComp>gen_bee3mem/TC5x/un1_PC_1_axbxc7</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y20.CLKBWRCLKU</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.347</twDelInfo><twComp>gen_bee3mem/TC5x/im/RAMB36_im</twComp><twBEL>gen_bee3mem/TC5x/im/RAMB36_im</twBEL></twPathDel><twLogDel>4.525</twLogDel><twRouteDel>5.745</twRouteDel><twTotDel>10.270</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.888">p0buf</twDestClk><twPctLog>44.1</twPctLog><twPctRoute>55.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="138"><twConstPath anchorID="139" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.125</twSlack><twSrc BELType="RAM">gen_bee3mem/TC5x/rfA/RAMB18_rfa</twSrc><twDest BELType="RAM">gen_bee3mem/TC5x/im/RAMB36_im</twDest><twTotPathDel>10.267</twTotPathDel><twClkSkew dest = "1.503" src = "1.573">0.070</twClkSkew><twDelConst>10.555</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.171" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.093</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='RAM'>gen_bee3mem/TC5x/rfA/RAMB18_rfa</twSrc><twDest BELType='RAM'>gen_bee3mem/TC5x/im/RAMB36_im</twDest><twLogLvls>16</twLogLvls><twSrcSite>RAMB36_X0Y18.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="6.333">p0buf</twSrcClk><twPathDel><twSite>RAMB36_X0Y18.DOADOL1</twSite><twDelType>Trcko_DO</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>gen_bee3mem/TC5x/rfA/RAMB18_rfa</twComp><twBEL>gen_bee3mem/TC5x/rfA/RAMB18_rfa</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y91.C3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.823</twDelInfo><twComp>gen_bee3mem/TC5x/RFAout[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y91.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>gen_bee3mem/TC5x/timer_0_[8]</twComp><twBEL>gen_bee3mem/TC5x/un8_ALUresult_axb_1</twBEL><twBEL>gen_bee3mem/TC5x/un8_ALUresult_cry_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y92.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_2/O</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y92.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>gen_bee3mem/TC5x/rcvReadyd1</twComp><twBEL>gen_bee3mem/TC5x/un8_ALUresult_cry_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y93.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_6/O</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y93.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>gen_bee3mem/TC5x/timer_1_[8]</twComp><twBEL>gen_bee3mem/TC5x/un8_ALUresult_cry_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y94.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_10/O</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y94.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_14/O</twComp><twBEL>gen_bee3mem/TC5x/un8_ALUresult_cry_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y95.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_14/O</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y95.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_18/O</twComp><twBEL>gen_bee3mem/TC5x/un8_ALUresult_cry_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y96.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_18/O</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y96.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_22/O</twComp><twBEL>gen_bee3mem/TC5x/un8_ALUresult_cry_22</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y97.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_22/O</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y97.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_26/O</twComp><twBEL>gen_bee3mem/TC5x/un8_ALUresult_cry_26</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y98.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_26/O</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y98.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_30/O</twComp><twBEL>gen_bee3mem/TC5x/un8_ALUresult_cry_30</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y97.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.695</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_s_29</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y97.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/TC5x/N_1277</twComp><twBEL>gen_bee3mem/TC5x/ALUresult_7_0_0[29]</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y97.B5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.709</twDelInfo><twComp>gen_bee3mem/TC5x/ALUresult_7_0_0[29]</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y97.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/TC5x/N_90</twComp><twBEL>gen_bee3mem/TC5x/ALUresult_7_0_RNI2AOM[20]</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y96.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>gen_bee3mem/TC5x/ALUresult_7_0_RNI2AOM[20]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y96.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/TC5x/IM_0[9]</twComp><twBEL>gen_bee3mem/TC5x/ALUresult_7_0_RNI0LO9D[20]</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y97.D6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.617</twDelInfo><twComp>gen_bee3mem/TC5x/un9_doSkip_6</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y97.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>df_in.data[127]</twComp><twBEL>gen_bee3mem/TC5x/un1_PC_1_ac0_5_N_8L17_N_6L12_N_7L14</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y98.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.549</twDelInfo><twComp>gen_bee3mem/TC5x/un1_PC_1_ac0_5_N_8L17_N_6L12_N_7L14</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y98.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/TC5x/PC[7]</twComp><twBEL>gen_bee3mem/TC5x/un1_PC_1_ac0_5_N_8L17_N_6L12</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y98.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>gen_bee3mem/TC5x/un1_PC_1_ac0_5_N_8L17_N_6L12</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y98.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/TC5x/PC[7]</twComp><twBEL>gen_bee3mem/TC5x/un1_PC_1_ac0_5_N_8L17</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y98.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>gen_bee3mem/TC5x/un1_PC_1_ac0_5_N_8L17/O</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y98.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/TC5x/PC[7]</twComp><twBEL>gen_bee3mem/TC5x/un1_PC_1_ac0_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y98.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.378</twDelInfo><twComp>gen_bee3mem/TC5x/un1_PC_1_c6</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y98.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/TC5x/PC[7]</twComp><twBEL>gen_bee3mem/TC5x/un1_PC_1_axbxc7</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y20.ADDRBU12</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.725</twDelInfo><twComp>gen_bee3mem/TC5x/un1_PC_1_axbxc7</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y20.CLKBWRCLKU</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.347</twDelInfo><twComp>gen_bee3mem/TC5x/im/RAMB36_im</twComp><twBEL>gen_bee3mem/TC5x/im/RAMB36_im</twBEL></twPathDel><twLogDel>4.660</twLogDel><twRouteDel>5.607</twRouteDel><twTotDel>10.267</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.888">p0buf</twDestClk><twPctLog>45.4</twPctLog><twPctRoute>54.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="140"><twConstPath anchorID="141" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.160</twSlack><twSrc BELType="RAM">gen_bee3mem/TC5x/rfB/RAMB18_rfb</twSrc><twDest BELType="RAM">gen_bee3mem/TC5x/im/RAMB36_im</twDest><twTotPathDel>10.222</twTotPathDel><twClkSkew dest = "1.503" src = "1.583">0.080</twClkSkew><twDelConst>10.555</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.171" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.093</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='RAM'>gen_bee3mem/TC5x/rfB/RAMB18_rfb</twSrc><twDest BELType='RAM'>gen_bee3mem/TC5x/im/RAMB36_im</twDest><twLogLvls>16</twLogLvls><twSrcSite>RAMB36_X0Y18.CLKARDCLKU</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="6.333">p0buf</twSrcClk><twPathDel><twSite>RAMB36_X0Y18.DOADOU2</twSite><twDelType>Trcko_DO</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>gen_bee3mem/TC5x/rfA/RAMB18_rfa</twComp><twBEL>gen_bee3mem/TC5x/rfB/RAMB18_rfb</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y91.D3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.809</twDelInfo><twComp>gen_bee3mem/TC5x/RFBout[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y91.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>gen_bee3mem/TC5x/timer_0_[8]</twComp><twBEL>gen_bee3mem/TC5x/un8_ALUresult_axb_2</twBEL><twBEL>gen_bee3mem/TC5x/un8_ALUresult_cry_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y92.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_2/O</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y92.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>gen_bee3mem/TC5x/rcvReadyd1</twComp><twBEL>gen_bee3mem/TC5x/un8_ALUresult_cry_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y93.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_6/O</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y93.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>gen_bee3mem/TC5x/timer_1_[8]</twComp><twBEL>gen_bee3mem/TC5x/un8_ALUresult_cry_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y94.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_10/O</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y94.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_14/O</twComp><twBEL>gen_bee3mem/TC5x/un8_ALUresult_cry_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y95.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_14/O</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y95.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_18/O</twComp><twBEL>gen_bee3mem/TC5x/un8_ALUresult_cry_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y96.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_18/O</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y96.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_22/O</twComp><twBEL>gen_bee3mem/TC5x/un8_ALUresult_cry_22</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y97.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_22/O</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y97.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_26/O</twComp><twBEL>gen_bee3mem/TC5x/un8_ALUresult_cry_26</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y98.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_26/O</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y98.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_cry_30/O</twComp><twBEL>gen_bee3mem/TC5x/un8_ALUresult_cry_30</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y97.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.695</twDelInfo><twComp>gen_bee3mem/TC5x/un8_ALUresult_s_29</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y97.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/TC5x/N_1277</twComp><twBEL>gen_bee3mem/TC5x/ALUresult_7_0_0[29]</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y97.B5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.709</twDelInfo><twComp>gen_bee3mem/TC5x/ALUresult_7_0_0[29]</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y97.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/TC5x/N_90</twComp><twBEL>gen_bee3mem/TC5x/ALUresult_7_0_RNI2AOM[20]</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y96.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>gen_bee3mem/TC5x/ALUresult_7_0_RNI2AOM[20]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y96.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/TC5x/IM_0[9]</twComp><twBEL>gen_bee3mem/TC5x/ALUresult_7_0_RNI0LO9D[20]</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y97.D6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.617</twDelInfo><twComp>gen_bee3mem/TC5x/un9_doSkip_6</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y97.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>df_in.data[127]</twComp><twBEL>gen_bee3mem/TC5x/un1_PC_1_ac0_5_N_8L17_N_6L12_N_7L14</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y98.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.549</twDelInfo><twComp>gen_bee3mem/TC5x/un1_PC_1_ac0_5_N_8L17_N_6L12_N_7L14</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y98.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/TC5x/PC[7]</twComp><twBEL>gen_bee3mem/TC5x/un1_PC_1_ac0_5_N_8L17_N_6L12</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y98.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>gen_bee3mem/TC5x/un1_PC_1_ac0_5_N_8L17_N_6L12</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y98.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/TC5x/PC[7]</twComp><twBEL>gen_bee3mem/TC5x/un1_PC_1_ac0_5_N_8L17</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y98.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>gen_bee3mem/TC5x/un1_PC_1_ac0_5_N_8L17/O</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y98.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/TC5x/PC[7]</twComp><twBEL>gen_bee3mem/TC5x/un1_PC_1_ac0_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y98.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.378</twDelInfo><twComp>gen_bee3mem/TC5x/un1_PC_1_c6</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y98.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/TC5x/PC[7]</twComp><twBEL>gen_bee3mem/TC5x/un1_PC_1_axbxc7</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y20.ADDRBU12</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.725</twDelInfo><twComp>gen_bee3mem/TC5x/un1_PC_1_axbxc7</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y20.CLKBWRCLKU</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.347</twDelInfo><twComp>gen_bee3mem/TC5x/im/RAMB36_im</twComp><twBEL>gen_bee3mem/TC5x/im/RAMB36_im</twBEL></twPathDel><twLogDel>4.629</twLogDel><twRouteDel>5.593</twRouteDel><twTotDel>10.222</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.888">p0buf</twDestClk><twPctLog>45.3</twPctLog><twPctRoute>54.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_gen_gclk_rst_gen_dram_clk_genblk49_genblk50_genblk51_xcv5_gen_dram_clk_bee3_Ph0x
        = PERIOD TIMEGRP
        &quot;gen_gclk_rst_gen_dram_clk_genblk49_genblk50_genblk51_xcv5_gen_dram_clk_bee3_Ph0x&quot;
        TS_clkin_p / 0.5625 HIGH 37.5%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_bee3mem/TC5x/CalFail (SLICE_X7Y88.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="142"><twConstPath anchorID="143" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.266</twSlack><twSrc BELType="FF">gen_bee3mem/ddr/CalFailed</twSrc><twDest BELType="FF">gen_bee3mem/TC5x/CalFail</twDest><twTotPathDel>0.731</twTotPathDel><twClkSkew dest = "3.698" src = "3.446">-0.252</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.171" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.213</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>gen_bee3mem/ddr/CalFailed</twSrc><twDest BELType='FF'>gen_bee3mem/TC5x/CalFail</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X10Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.888">bufc</twSrcClk><twPathDel><twSite>SLICE_X10Y86.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>gen_bee3mem/CalFailed</twComp><twBEL>gen_bee3mem/ddr/CalFailed</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y88.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.548</twDelInfo><twComp>gen_bee3mem/CalFailed</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X7Y88.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>gen_bee3mem/TC5x/CalFail</twComp><twBEL>gen_bee3mem/TC5x/CalFail</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.548</twRouteDel><twTotDel>0.731</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.888">p0buf</twDestClk><twPctLog>25.0</twPctLog><twPctRoute>75.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_gclk_rst/gen_dram_clk/genblk49.genblk50.genblk51.xcv5_gen_dram_clk_bee3/rst0_sync_TC5_2 (SLICE_X16Y96.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="144"><twConstPath anchorID="145" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.324</twSlack><twSrc BELType="FF">gen_gclk_rst/gen_dram_clk/genblk49.genblk50.genblk51.xcv5_gen_dram_clk_bee3/rst0_sync_r[0]</twSrc><twDest BELType="FF">gen_gclk_rst/gen_dram_clk/genblk49.genblk50.genblk51.xcv5_gen_dram_clk_bee3/rst0_sync_TC5_2</twDest><twTotPathDel>0.772</twTotPathDel><twClkSkew dest = "3.678" src = "3.443">-0.235</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.171" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.213</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>gen_gclk_rst/gen_dram_clk/genblk49.genblk50.genblk51.xcv5_gen_dram_clk_bee3/rst0_sync_r[0]</twSrc><twDest BELType='FF'>gen_gclk_rst/gen_dram_clk/genblk49.genblk50.genblk51.xcv5_gen_dram_clk_bee3/rst0_sync_TC5_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X10Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.888">bufM</twSrcClk><twPathDel><twSite>SLICE_X10Y92.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>rst0_sync_r[0]</twComp><twBEL>gen_gclk_rst/gen_dram_clk/genblk49.genblk50.genblk51.xcv5_gen_dram_clk_bee3/rst0_sync_r[0]</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y96.BX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.600</twDelInfo><twComp>rst0_sync_r[0]</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X16Y96.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.242</twDelInfo><twComp>un1_gen_gclk_rst_1_2[2]</twComp><twBEL>gen_gclk_rst/gen_dram_clk/genblk49.genblk50.genblk51.xcv5_gen_dram_clk_bee3/rst0_sync_TC5_2</twBEL></twPathDel><twLogDel>0.172</twLogDel><twRouteDel>0.600</twRouteDel><twTotDel>0.772</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.888">p0buf</twDestClk><twPctLog>22.3</twPctLog><twPctRoute>77.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_bee3mem/TC5x/receiver/sr[5] (SLICE_X10Y91.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="146"><twConstPath anchorID="147" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.424</twSlack><twSrc BELType="FF">gen_bee3mem/TC5x/receiver/sr[6]</twSrc><twDest BELType="FF">gen_bee3mem/TC5x/receiver/sr[5]</twDest><twTotPathDel>0.503</twTotPathDel><twClkSkew dest = "0.698" src = "0.619">-0.079</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>gen_bee3mem/TC5x/receiver/sr[6]</twSrc><twDest BELType='FF'>gen_bee3mem/TC5x/receiver/sr[5]</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">p0buf</twSrcClk><twPathDel><twSite>SLICE_X13Y91.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>gen_bee3mem/TC5x/rcvReady</twComp><twBEL>gen_bee3mem/TC5x/receiver/sr[6]</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y91.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.284</twDelInfo><twComp>gen_bee3mem/TC5x/sr[6]</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X10Y91.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.195</twDelInfo><twComp>gen_bee3mem/TC5x/sr[5]</twComp><twBEL>gen_bee3mem/TC5x/receiver/sr_4_i[5]</twBEL><twBEL>gen_bee3mem/TC5x/receiver/sr[5]</twBEL></twPathDel><twLogDel>0.219</twLogDel><twRouteDel>0.284</twRouteDel><twTotDel>0.503</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">p0buf</twDestClk><twPctLog>43.5</twPctLog><twPctRoute>56.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="148"><twPinLimitBanner>Component Switching Limit Checks: TS_gen_gclk_rst_gen_dram_clk_genblk49_genblk50_genblk51_xcv5_gen_dram_clk_bee3_Ph0x
        = PERIOD TIMEGRP
        &quot;gen_gclk_rst_gen_dram_clk_genblk49_genblk50_genblk51_xcv5_gen_dram_clk_bee3_Ph0x&quot;
        TS_clkin_p / 0.5625 HIGH 37.5%;</twPinLimitBanner><twPinLimit anchorID="149" type="MINHIGHPULSE" name="Twph" slack="14.221" period="16.888" constraintValue="6.333" deviceLimit="1.000" physResource="gen_bee3mem/TC5x/timer[2]/CLK" logResource="gen_bee3mem/TC5x/timer_I_1/RAM16X2S0/RAM16X1S1/CLK" locationPin="SLICE_X0Y91.CLK" clockNet="p0buf"/><twPinLimit anchorID="150" type="MINHIGHPULSE" name="Twph" slack="14.221" period="16.888" constraintValue="6.333" deviceLimit="1.000" physResource="gen_bee3mem/TC5x/timer[2]/CLK" logResource="gen_bee3mem/TC5x/timer_I_1/RAM16X2S0/RAM16X1S0/CLK" locationPin="SLICE_X0Y91.CLK" clockNet="p0buf"/><twPinLimit anchorID="151" type="MINHIGHPULSE" name="Twph" slack="14.221" period="16.888" constraintValue="6.333" deviceLimit="1.000" physResource="gen_bee3mem/TC5x/timer[4]/CLK" logResource="gen_bee3mem/TC5x/timer_I_5/RAM16X1S1/CLK" locationPin="SLICE_X4Y93.CLK" clockNet="p0buf"/></twPinLimitRpt></twConst><twConst anchorID="152" twConstType="PERIOD" ><twConstHead uID="8"><twConstName UCFConstName="TIMESPEC &quot;TS_clkin_p&quot; = PERIOD &quot;clkin_p&quot; 9.500 ns HIGH 50.00%;" ScopeName="">TS_gen_gclk_rst_gen_dram_clk_genblk49_genblk50_genblk51_xcv5_gen_dram_clk_bee3_CLKx         = PERIOD TIMEGRP         &quot;gen_gclk_rst_gen_dram_clk_genblk49_genblk50_genblk51_xcv5_gen_dram_clk_bee3_CLKx&quot;         TS_clkin_p / 1.125 HIGH 50%;</twConstName><twItemCnt>7396</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>907</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.236</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_bee3mem/ddr/r_RBfull (SLICE_X10Y78.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="153"><twConstPath anchorID="154" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.078</twSlack><twSrc BELType="RAM">gen_bee3mem/ddr/readBuf/RBfifoA/FIFO36_72_EXP</twSrc><twDest BELType="FF">gen_bee3mem/ddr/r_RBfull</twDest><twTotPathDel>2.491</twTotPathDel><twClkSkew dest = "3.458" src = "3.853">0.395</twClkSkew><twDelConst>3.167</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.150" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.203</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='RAM'>gen_bee3mem/ddr/readBuf/RBfifoA/FIFO36_72_EXP</twSrc><twDest BELType='FF'>gen_bee3mem/ddr/r_RBfull</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB36_X0Y12.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.277">bufM90</twSrcClk><twPathDel><twSite>RAMB36_X0Y12.ALMOSTFULL</twSite><twDelType>Trcko_AFULL</twDelType><twDelInfo twEdge="twRising">1.020</twDelInfo><twComp>gen_bee3mem/ddr/readBuf/RBfifoA/FIFO36_72_EXP</twComp><twBEL>gen_bee3mem/ddr/readBuf/RBfifoA/FIFO36_72_EXP</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y78.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.467</twDelInfo><twComp>gen_bee3mem/ddr/RBfullx</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y78.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>gen_bee3mem/ddr/r_RBfull</twComp><twBEL>gen_bee3mem/ddr/r_RBfull</twBEL></twPathDel><twLogDel>1.024</twLogDel><twRouteDel>1.467</twRouteDel><twTotDel>2.491</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.444">bufc</twDestClk><twPctLog>41.1</twPctLog><twPctRoute>58.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="41" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_bee3mem/ddr/OB/valid[13] (SLICE_X10Y109.C1), 41 paths
</twPathRptBanner><twPathRpt anchorID="155"><twConstPath anchorID="156" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.190</twSlack><twSrc BELType="FF">gen_bee3mem/ddr/AFpipe[25]</twSrc><twDest BELType="FF">gen_bee3mem/ddr/OB/valid[13]</twDest><twTotPathDel>7.127</twTotPathDel><twClkSkew dest = "0.646" src = "0.690">0.044</twClkSkew><twDelConst>8.444</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.150" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.083</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>gen_bee3mem/ddr/AFpipe[25]</twSrc><twDest BELType='FF'>gen_bee3mem/ddr/OB/valid[13]</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X8Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">bufc</twSrcClk><twPathDel><twSite>SLICE_X8Y107.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>gen_bee3mem/ddr/AFpipe[24]</twComp><twBEL>gen_bee3mem/ddr/AFpipe[25]</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y104.D1</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">1.283</twDelInfo><twComp>gen_bee3mem/ddr/AFpipe[25]</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y104.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/ddr/act_cnt_1_[2]</twComp><twBEL>gen_bee3mem/ddr/Stall_RNO_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y103.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>gen_bee3mem/ddr/Stall_RNO_0</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y103.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/ddr/faw_win[1][3]</twComp><twBEL>gen_bee3mem/ddr/Stall_RNO</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y104.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>gen_bee3mem/ddr/Stall</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y104.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>gen_bee3mem/ddr/TlrZ</twComp><twBEL>gen_bee3mem/ddr/un1_LoadTread_0_lut6_2_o5</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y104.B1</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.942</twDelInfo><twComp>gen_bee3mem/ddr/StartOp</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y104.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/ddr/TlrZ</twComp><twBEL>gen_bee3mem/ddr/GetNext_RNO</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y107.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.899</twDelInfo><twComp>gen_bee3mem/ddr/GetNext</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y107.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>gen_bee3mem/ddr/OB/N_1917</twComp><twBEL>gen_bee3mem/ddr/WriteAFpipe_lut6_2_o5</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y107.D1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.875</twDelInfo><twComp>gen_bee3mem/ddr/WriteAFpipe_2</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y107.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/ddr/OB/N_1917</twComp><twBEL>gen_bee3mem/ddr/OB/valid_12_f0_0_a2_1[13]</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y109.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>gen_bee3mem/ddr/OB/N_1917</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y109.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>gen_bee3mem/ddr/OB/valid[13]</twComp><twBEL>gen_bee3mem/ddr/OB/valid_RNO[13]</twBEL><twBEL>gen_bee3mem/ddr/OB/valid[13]</twBEL></twPathDel><twLogDel>1.377</twLogDel><twRouteDel>5.750</twRouteDel><twTotDel>7.127</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.444">bufc</twDestClk><twPctLog>19.3</twPctLog><twPctRoute>80.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="157"><twConstPath anchorID="158" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.244</twSlack><twSrc BELType="FF">gen_bee3mem/ddr/OB/numOps[2]</twSrc><twDest BELType="FF">gen_bee3mem/ddr/OB/valid[13]</twDest><twTotPathDel>7.092</twTotPathDel><twClkSkew dest = "0.140" src = "0.165">0.025</twClkSkew><twDelConst>8.444</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.150" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.083</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>gen_bee3mem/ddr/OB/numOps[2]</twSrc><twDest BELType='FF'>gen_bee3mem/ddr/OB/valid[13]</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X10Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">bufc</twSrcClk><twPathDel><twSite>SLICE_X10Y107.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>gen_bee3mem/ddr/numOps[1]</twComp><twBEL>gen_bee3mem/ddr/OB/numOps[2]</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y103.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.346</twDelInfo><twComp>gen_bee3mem/ddr/numOps[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y103.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/ddr/faw_win[1][3]</twComp><twBEL>gen_bee3mem/ddr/Stall_1_i_a2</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y103.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>gen_bee3mem/ddr/N_1716</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y103.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/ddr/faw_win[1][3]</twComp><twBEL>gen_bee3mem/ddr/Stall_RNO</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y104.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>gen_bee3mem/ddr/Stall</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y104.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>gen_bee3mem/ddr/TlrZ</twComp><twBEL>gen_bee3mem/ddr/un1_LoadTread_0_lut6_2_o5</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y104.B1</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.942</twDelInfo><twComp>gen_bee3mem/ddr/StartOp</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y104.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/ddr/TlrZ</twComp><twBEL>gen_bee3mem/ddr/GetNext_RNO</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y107.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.899</twDelInfo><twComp>gen_bee3mem/ddr/GetNext</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y107.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>gen_bee3mem/ddr/OB/N_1917</twComp><twBEL>gen_bee3mem/ddr/WriteAFpipe_lut6_2_o5</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y107.D1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.875</twDelInfo><twComp>gen_bee3mem/ddr/WriteAFpipe_2</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y107.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/ddr/OB/N_1917</twComp><twBEL>gen_bee3mem/ddr/OB/valid_12_f0_0_a2_1[13]</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y109.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>gen_bee3mem/ddr/OB/N_1917</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y109.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>gen_bee3mem/ddr/OB/valid[13]</twComp><twBEL>gen_bee3mem/ddr/OB/valid_RNO[13]</twBEL><twBEL>gen_bee3mem/ddr/OB/valid[13]</twBEL></twPathDel><twLogDel>1.356</twLogDel><twRouteDel>5.736</twRouteDel><twTotDel>7.092</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.444">bufc</twDestClk><twPctLog>19.1</twPctLog><twPctRoute>80.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="159"><twConstPath anchorID="160" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.409</twSlack><twSrc BELType="FF">gen_bee3mem/ddr/AFpipe[25]</twSrc><twDest BELType="FF">gen_bee3mem/ddr/OB/valid[13]</twDest><twTotPathDel>6.908</twTotPathDel><twClkSkew dest = "0.646" src = "0.690">0.044</twClkSkew><twDelConst>8.444</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.150" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.083</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>gen_bee3mem/ddr/AFpipe[25]</twSrc><twDest BELType='FF'>gen_bee3mem/ddr/OB/valid[13]</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X8Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">bufc</twSrcClk><twPathDel><twSite>SLICE_X8Y107.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>gen_bee3mem/ddr/AFpipe[24]</twComp><twBEL>gen_bee3mem/ddr/AFpipe[25]</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y103.A4</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">0.912</twDelInfo><twComp>gen_bee3mem/ddr/AFpipe[25]</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y103.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/ddr/faw_win[1][3]</twComp><twBEL>gen_bee3mem/ddr/Stall_1_i_o2_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y103.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.135</twDelInfo><twComp>gen_bee3mem/ddr/Stall_1_i_o2_0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y103.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/ddr/faw_win[1][3]</twComp><twBEL>gen_bee3mem/ddr/Stall_1_i_a2</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y103.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>gen_bee3mem/ddr/N_1716</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y103.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/ddr/faw_win[1][3]</twComp><twBEL>gen_bee3mem/ddr/Stall_RNO</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y104.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>gen_bee3mem/ddr/Stall</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y104.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>gen_bee3mem/ddr/TlrZ</twComp><twBEL>gen_bee3mem/ddr/un1_LoadTread_0_lut6_2_o5</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y104.B1</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.942</twDelInfo><twComp>gen_bee3mem/ddr/StartOp</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y104.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/ddr/TlrZ</twComp><twBEL>gen_bee3mem/ddr/GetNext_RNO</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y107.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.899</twDelInfo><twComp>gen_bee3mem/ddr/GetNext</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y107.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>gen_bee3mem/ddr/OB/N_1917</twComp><twBEL>gen_bee3mem/ddr/WriteAFpipe_lut6_2_o5</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y107.D1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.875</twDelInfo><twComp>gen_bee3mem/ddr/WriteAFpipe_2</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y107.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/ddr/OB/N_1917</twComp><twBEL>gen_bee3mem/ddr/OB/valid_12_f0_0_a2_1[13]</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y109.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>gen_bee3mem/ddr/OB/N_1917</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y109.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>gen_bee3mem/ddr/OB/valid[13]</twComp><twBEL>gen_bee3mem/ddr/OB/valid_RNO[13]</twBEL><twBEL>gen_bee3mem/ddr/OB/valid[13]</twBEL></twPathDel><twLogDel>1.471</twLogDel><twRouteDel>5.437</twRouteDel><twTotDel>6.908</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.444">bufc</twDestClk><twPctLog>21.3</twPctLog><twPctRoute>78.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="41" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_bee3mem/ddr/OB/valid[6] (SLICE_X13Y108.A1), 41 paths
</twPathRptBanner><twPathRpt anchorID="161"><twConstPath anchorID="162" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.192</twSlack><twSrc BELType="FF">gen_bee3mem/ddr/AFpipe[25]</twSrc><twDest BELType="FF">gen_bee3mem/ddr/OB/valid[6]</twDest><twTotPathDel>7.102</twTotPathDel><twClkSkew dest = "0.623" src = "0.690">0.067</twClkSkew><twDelConst>8.444</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.150" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.083</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>gen_bee3mem/ddr/AFpipe[25]</twSrc><twDest BELType='FF'>gen_bee3mem/ddr/OB/valid[6]</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X8Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">bufc</twSrcClk><twPathDel><twSite>SLICE_X8Y107.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>gen_bee3mem/ddr/AFpipe[24]</twComp><twBEL>gen_bee3mem/ddr/AFpipe[25]</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y104.D1</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">1.283</twDelInfo><twComp>gen_bee3mem/ddr/AFpipe[25]</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y104.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/ddr/act_cnt_1_[2]</twComp><twBEL>gen_bee3mem/ddr/Stall_RNO_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y103.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>gen_bee3mem/ddr/Stall_RNO_0</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y103.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/ddr/faw_win[1][3]</twComp><twBEL>gen_bee3mem/ddr/Stall_RNO</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y104.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>gen_bee3mem/ddr/Stall</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y104.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>gen_bee3mem/ddr/TlrZ</twComp><twBEL>gen_bee3mem/ddr/un1_LoadTread_0_lut6_2_o5</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y104.B1</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.942</twDelInfo><twComp>gen_bee3mem/ddr/StartOp</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y104.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/ddr/TlrZ</twComp><twBEL>gen_bee3mem/ddr/GetNext_RNO</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y107.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.899</twDelInfo><twComp>gen_bee3mem/ddr/GetNext</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y107.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>gen_bee3mem/ddr/OB/N_1917</twComp><twBEL>gen_bee3mem/ddr/WriteAFpipe_lut6_2_o5</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y108.D2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.878</twDelInfo><twComp>gen_bee3mem/ddr/WriteAFpipe_2</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y108.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/ddr/OB/N_1899</twComp><twBEL>gen_bee3mem/ddr/OB/valid_12_f0_0_a2_1[6]</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y108.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.846</twDelInfo><twComp>gen_bee3mem/ddr/OB/N_1899</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y108.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>gen_bee3mem/ddr/OB/valid[7]</twComp><twBEL>gen_bee3mem/ddr/OB/valid_RNO[6]</twBEL><twBEL>gen_bee3mem/ddr/OB/valid[6]</twBEL></twPathDel><twLogDel>1.374</twLogDel><twRouteDel>5.728</twRouteDel><twTotDel>7.102</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.444">bufc</twDestClk><twPctLog>19.3</twPctLog><twPctRoute>80.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="163"><twConstPath anchorID="164" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.207</twSlack><twSrc BELType="FF">gen_bee3mem/ddr/OB/numOps[2]</twSrc><twDest BELType="FF">gen_bee3mem/ddr/OB/valid[6]</twDest><twTotPathDel>7.067</twTotPathDel><twClkSkew dest = "0.623" src = "0.710">0.087</twClkSkew><twDelConst>8.444</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.150" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.083</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>gen_bee3mem/ddr/OB/numOps[2]</twSrc><twDest BELType='FF'>gen_bee3mem/ddr/OB/valid[6]</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X10Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">bufc</twSrcClk><twPathDel><twSite>SLICE_X10Y107.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>gen_bee3mem/ddr/numOps[1]</twComp><twBEL>gen_bee3mem/ddr/OB/numOps[2]</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y103.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.346</twDelInfo><twComp>gen_bee3mem/ddr/numOps[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y103.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/ddr/faw_win[1][3]</twComp><twBEL>gen_bee3mem/ddr/Stall_1_i_a2</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y103.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>gen_bee3mem/ddr/N_1716</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y103.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/ddr/faw_win[1][3]</twComp><twBEL>gen_bee3mem/ddr/Stall_RNO</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y104.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>gen_bee3mem/ddr/Stall</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y104.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>gen_bee3mem/ddr/TlrZ</twComp><twBEL>gen_bee3mem/ddr/un1_LoadTread_0_lut6_2_o5</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y104.B1</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.942</twDelInfo><twComp>gen_bee3mem/ddr/StartOp</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y104.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/ddr/TlrZ</twComp><twBEL>gen_bee3mem/ddr/GetNext_RNO</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y107.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.899</twDelInfo><twComp>gen_bee3mem/ddr/GetNext</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y107.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>gen_bee3mem/ddr/OB/N_1917</twComp><twBEL>gen_bee3mem/ddr/WriteAFpipe_lut6_2_o5</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y108.D2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.878</twDelInfo><twComp>gen_bee3mem/ddr/WriteAFpipe_2</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y108.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/ddr/OB/N_1899</twComp><twBEL>gen_bee3mem/ddr/OB/valid_12_f0_0_a2_1[6]</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y108.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.846</twDelInfo><twComp>gen_bee3mem/ddr/OB/N_1899</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y108.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>gen_bee3mem/ddr/OB/valid[7]</twComp><twBEL>gen_bee3mem/ddr/OB/valid_RNO[6]</twBEL><twBEL>gen_bee3mem/ddr/OB/valid[6]</twBEL></twPathDel><twLogDel>1.353</twLogDel><twRouteDel>5.714</twRouteDel><twTotDel>7.067</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.444">bufc</twDestClk><twPctLog>19.1</twPctLog><twPctRoute>80.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="165"><twConstPath anchorID="166" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.411</twSlack><twSrc BELType="FF">gen_bee3mem/ddr/AFpipe[25]</twSrc><twDest BELType="FF">gen_bee3mem/ddr/OB/valid[6]</twDest><twTotPathDel>6.883</twTotPathDel><twClkSkew dest = "0.623" src = "0.690">0.067</twClkSkew><twDelConst>8.444</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.150" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.083</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>gen_bee3mem/ddr/AFpipe[25]</twSrc><twDest BELType='FF'>gen_bee3mem/ddr/OB/valid[6]</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X8Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">bufc</twSrcClk><twPathDel><twSite>SLICE_X8Y107.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>gen_bee3mem/ddr/AFpipe[24]</twComp><twBEL>gen_bee3mem/ddr/AFpipe[25]</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y103.A4</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">0.912</twDelInfo><twComp>gen_bee3mem/ddr/AFpipe[25]</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y103.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/ddr/faw_win[1][3]</twComp><twBEL>gen_bee3mem/ddr/Stall_1_i_o2_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y103.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.135</twDelInfo><twComp>gen_bee3mem/ddr/Stall_1_i_o2_0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y103.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/ddr/faw_win[1][3]</twComp><twBEL>gen_bee3mem/ddr/Stall_1_i_a2</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y103.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>gen_bee3mem/ddr/N_1716</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y103.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/ddr/faw_win[1][3]</twComp><twBEL>gen_bee3mem/ddr/Stall_RNO</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y104.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>gen_bee3mem/ddr/Stall</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y104.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>gen_bee3mem/ddr/TlrZ</twComp><twBEL>gen_bee3mem/ddr/un1_LoadTread_0_lut6_2_o5</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y104.B1</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.942</twDelInfo><twComp>gen_bee3mem/ddr/StartOp</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y104.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/ddr/TlrZ</twComp><twBEL>gen_bee3mem/ddr/GetNext_RNO</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y107.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.899</twDelInfo><twComp>gen_bee3mem/ddr/GetNext</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y107.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>gen_bee3mem/ddr/OB/N_1917</twComp><twBEL>gen_bee3mem/ddr/WriteAFpipe_lut6_2_o5</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y108.D2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.878</twDelInfo><twComp>gen_bee3mem/ddr/WriteAFpipe_2</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y108.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_bee3mem/ddr/OB/N_1899</twComp><twBEL>gen_bee3mem/ddr/OB/valid_12_f0_0_a2_1[6]</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y108.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.846</twDelInfo><twComp>gen_bee3mem/ddr/OB/N_1899</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y108.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>gen_bee3mem/ddr/OB/valid[7]</twComp><twBEL>gen_bee3mem/ddr/OB/valid_RNO[6]</twBEL><twBEL>gen_bee3mem/ddr/OB/valid[6]</twBEL></twPathDel><twLogDel>1.468</twLogDel><twRouteDel>5.415</twRouteDel><twTotDel>6.883</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.444">bufc</twDestClk><twPctLog>21.3</twPctLog><twPctRoute>78.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_gen_gclk_rst_gen_dram_clk_genblk49_genblk50_genblk51_xcv5_gen_dram_clk_bee3_CLKx
        = PERIOD TIMEGRP
        &quot;gen_gclk_rst_gen_dram_clk_genblk49_genblk50_genblk51_xcv5_gen_dram_clk_bee3_CLKx&quot;
        TS_clkin_p / 1.125 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_bee3mem/ddr/Force0 (SLICE_X6Y81.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="167"><twConstPath anchorID="168" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.003</twSlack><twSrc BELType="FF">gen_bee3mem/TC5x/Force</twSrc><twDest BELType="FF">gen_bee3mem/ddr/Force0</twDest><twTotPathDel>0.496</twTotPathDel><twClkSkew dest = "3.741" src = "3.461">-0.280</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.171" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.213</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>gen_bee3mem/TC5x/Force</twSrc><twDest BELType='FF'>gen_bee3mem/ddr/Force0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">p0buf</twSrcClk><twPathDel><twSite>SLICE_X7Y81.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>gen_bee3mem/Force</twComp><twBEL>gen_bee3mem/TC5x/Force</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y81.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.311</twDelInfo><twComp>gen_bee3mem/Force</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X6Y81.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.229</twDelInfo><twComp>gen_bee3mem/ddr/Force0</twComp><twBEL>gen_bee3mem/ddr/Force0</twBEL></twPathDel><twLogDel>0.185</twLogDel><twRouteDel>0.311</twRouteDel><twTotDel>0.496</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">bufc</twDestClk><twPctLog>37.3</twPctLog><twPctRoute>62.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_bee3mem/ddr/CReset_3 (SLICE_X13Y100.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="169"><twConstPath anchorID="170" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.011</twSlack><twSrc BELType="FF">gen_bee3mem/TC5x/ResetDDR</twSrc><twDest BELType="FF">gen_bee3mem/ddr/CReset_3</twDest><twTotPathDel>0.585</twTotPathDel><twClkSkew dest = "3.800" src = "3.439">-0.361</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.171" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.213</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>gen_bee3mem/TC5x/ResetDDR</twSrc><twDest BELType='FF'>gen_bee3mem/ddr/CReset_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">p0buf</twSrcClk><twPathDel><twSite>SLICE_X13Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>gen_bee3mem/ResetDDR</twComp><twBEL>gen_bee3mem/TC5x/ResetDDR</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y100.C5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.366</twDelInfo><twComp>gen_bee3mem/ResetDDR</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X13Y100.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.195</twDelInfo><twComp>gen_bee3mem/ddr/CReset_4</twComp><twBEL>gen_bee3mem/ddr/CReset_3_RNO</twBEL><twBEL>gen_bee3mem/ddr/CReset_3</twBEL></twPathDel><twLogDel>0.219</twLogDel><twRouteDel>0.366</twRouteDel><twTotDel>0.585</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">bufc</twDestClk><twPctLog>37.4</twPctLog><twPctRoute>62.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_bee3mem/ddr/CReset_4 (SLICE_X13Y100.D5), 1 path
</twPathRptBanner><twPathRpt anchorID="171"><twConstPath anchorID="172" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.015</twSlack><twSrc BELType="FF">gen_bee3mem/TC5x/ResetDDR</twSrc><twDest BELType="FF">gen_bee3mem/ddr/CReset_4</twDest><twTotPathDel>0.589</twTotPathDel><twClkSkew dest = "3.800" src = "3.439">-0.361</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.171" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.213</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>gen_bee3mem/TC5x/ResetDDR</twSrc><twDest BELType='FF'>gen_bee3mem/ddr/CReset_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">p0buf</twSrcClk><twPathDel><twSite>SLICE_X13Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>gen_bee3mem/ResetDDR</twComp><twBEL>gen_bee3mem/TC5x/ResetDDR</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y100.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.370</twDelInfo><twComp>gen_bee3mem/ResetDDR</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X13Y100.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.195</twDelInfo><twComp>gen_bee3mem/ddr/CReset_4</twComp><twBEL>gen_bee3mem/ddr/CReset_4_RNO</twBEL><twBEL>gen_bee3mem/ddr/CReset_4</twBEL></twPathDel><twLogDel>0.219</twLogDel><twRouteDel>0.370</twRouteDel><twTotDel>0.589</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">bufc</twDestClk><twPctLog>37.2</twPctLog><twPctRoute>62.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="173"><twPinLimitBanner>Component Switching Limit Checks: TS_gen_gclk_rst_gen_dram_clk_genblk49_genblk50_genblk51_xcv5_gen_dram_clk_bee3_CLKx
        = PERIOD TIMEGRP
        &quot;gen_gclk_rst_gen_dram_clk_genblk49_genblk50_genblk51_xcv5_gen_dram_clk_bee3_CLKx&quot;
        TS_clkin_p / 1.125 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="174" type="MINPERIOD" name="Trper_RDCLK" slack="6.222" period="8.444" constraintValue="8.444" deviceLimit="2.222" freqLimit="450.045" physResource="gen_bee3mem/ddr/addrFifo/FIFO18_36_inst/RDCLK" logResource="gen_bee3mem/ddr/addrFifo/FIFO18_36_inst/RDCLK" locationPin="RAMB36_X0Y22.CLKARDCLKL" clockNet="bufc"/><twPinLimit anchorID="175" type="MINLOWPULSE" name="Twpl" slack="6.444" period="8.444" constraintValue="4.222" deviceLimit="1.000" physResource="gen_bee3mem/ddr/OB/rowOut[13]/CLK" logResource="gen_bee3mem/ddr/OB/genblk27.rowMem[13].rowElement/rbx/DP/CLK" locationPin="SLICE_X8Y110.CLK" clockNet="bufc"/><twPinLimit anchorID="176" type="MINHIGHPULSE" name="Twph" slack="6.444" period="8.444" constraintValue="4.222" deviceLimit="1.000" physResource="gen_bee3mem/ddr/OB/rowOut[13]/CLK" logResource="gen_bee3mem/ddr/OB/genblk27.rowMem[13].rowElement/rbx/DP/CLK" locationPin="SLICE_X8Y110.CLK" clockNet="bufc"/></twPinLimitRpt></twConst><twConst anchorID="177" twConstType="PERIOD" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">TS_gen_eth_dma_master_gigaeth_genblk87_genblk88_macgmii_dfs_clkfx = PERIOD         TIMEGRP         &quot;gen_eth_dma_master_gigaeth_genblk87_genblk88_macgmii_dfs_clkfx&quot; 7.6         ns HIGH 50%;</twConstName><twItemCnt>440</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>93</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.492</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/GMII_TXD[6] (OLOGIC_X2Y41.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="178"><twConstPath anchorID="179" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.108</twSlack><twSrc BELType="CPU">gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/v5_emac</twSrc><twDest BELType="FF">gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/GMII_TXD[6]</twDest><twTotPathDel>7.173</twTotPathDel><twClkSkew dest = "1.539" src = "1.729">0.190</twClkSkew><twDelConst>7.600</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.187" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.129</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='CPU'>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/v5_emac</twSrc><twDest BELType='FF'>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/GMII_TXD[6]</twDest><twLogLvls>0</twLogLvls><twSrcSite>TEMAC_X0Y0.PHYEMAC0TXGMIIMIICLKIN</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/ethTXclock</twSrcClk><twPathDel><twSite>TEMAC_X0Y0.EMAC0PHYTXD6</twSite><twDelType>Tmaccko_TXD</twDelType><twDelInfo twEdge="twRising">2.200</twDelInfo><twComp>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/v5_emac</twComp><twBEL>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/v5_emac</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y41.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.539</twDelInfo><twComp>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/TXD_FROM_MAC[6]</twComp></twPathDel><twPathDel><twSite>OLOGIC_X2Y41.CLK</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>PHY_TXD_c[6]</twComp><twBEL>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/GMII_TXD[6]</twBEL></twPathDel><twLogDel>2.634</twLogDel><twRouteDel>4.539</twRouteDel><twTotDel>7.173</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.600">gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/ethTXclock</twDestClk><twPctLog>36.7</twPctLog><twPctRoute>63.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/GMII_TXD[2] (OLOGIC_X2Y45.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="180"><twConstPath anchorID="181" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.282</twSlack><twSrc BELType="CPU">gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/v5_emac</twSrc><twDest BELType="FF">gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/GMII_TXD[2]</twDest><twTotPathDel>6.997</twTotPathDel><twClkSkew dest = "1.537" src = "1.729">0.192</twClkSkew><twDelConst>7.600</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.187" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.129</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='CPU'>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/v5_emac</twSrc><twDest BELType='FF'>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/GMII_TXD[2]</twDest><twLogLvls>0</twLogLvls><twSrcSite>TEMAC_X0Y0.PHYEMAC0TXGMIIMIICLKIN</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/ethTXclock</twSrcClk><twPathDel><twSite>TEMAC_X0Y0.EMAC0PHYTXD2</twSite><twDelType>Tmaccko_TXD</twDelType><twDelInfo twEdge="twRising">2.200</twDelInfo><twComp>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/v5_emac</twComp><twBEL>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/v5_emac</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y45.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.363</twDelInfo><twComp>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/TXD_FROM_MAC[2]</twComp></twPathDel><twPathDel><twSite>OLOGIC_X2Y45.CLK</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>PHY_TXD_c[2]</twComp><twBEL>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/GMII_TXD[2]</twBEL></twPathDel><twLogDel>2.634</twLogDel><twRouteDel>4.363</twRouteDel><twTotDel>6.997</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.600">gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/ethTXclock</twDestClk><twPctLog>37.6</twPctLog><twPctRoute>62.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/GMII_TXD[3] (OLOGIC_X2Y44.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="182"><twConstPath anchorID="183" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.287</twSlack><twSrc BELType="CPU">gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/v5_emac</twSrc><twDest BELType="FF">gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/GMII_TXD[3]</twDest><twTotPathDel>6.992</twTotPathDel><twClkSkew dest = "1.537" src = "1.729">0.192</twClkSkew><twDelConst>7.600</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.187" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.129</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='CPU'>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/v5_emac</twSrc><twDest BELType='FF'>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/GMII_TXD[3]</twDest><twLogLvls>0</twLogLvls><twSrcSite>TEMAC_X0Y0.PHYEMAC0TXGMIIMIICLKIN</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/ethTXclock</twSrcClk><twPathDel><twSite>TEMAC_X0Y0.EMAC0PHYTXD3</twSite><twDelType>Tmaccko_TXD</twDelType><twDelInfo twEdge="twRising">2.200</twDelInfo><twComp>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/v5_emac</twComp><twBEL>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/v5_emac</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y44.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.358</twDelInfo><twComp>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/TXD_FROM_MAC[3]</twComp></twPathDel><twPathDel><twSite>OLOGIC_X2Y44.CLK</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>PHY_TXD_c[3]</twComp><twBEL>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/GMII_TXD[3]</twBEL></twPathDel><twLogDel>2.634</twLogDel><twRouteDel>4.358</twRouteDel><twTotDel>6.992</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.600">gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/ethTXclock</twDestClk><twPctLog>37.7</twPctLog><twPctRoute>62.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_gen_eth_dma_master_gigaeth_genblk87_genblk88_macgmii_dfs_clkfx = PERIOD
        TIMEGRP
        &quot;gen_eth_dma_master_gigaeth_genblk87_genblk88_macgmii_dfs_clkfx&quot; 7.6
        ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/tx_byte_count[3] (SLICE_X102Y106.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="184"><twConstPath anchorID="185" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.506</twSlack><twSrc BELType="FF">gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/tx_byte_count[2]</twSrc><twDest BELType="FF">gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/tx_byte_count[3]</twDest><twTotPathDel>0.506</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/tx_byte_count[2]</twSrc><twDest BELType='FF'>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/tx_byte_count[3]</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X102Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.600">gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/ethTXclock</twSrcClk><twPathDel><twSite>SLICE_X102Y106.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/tx_byte_count[3]</twComp><twBEL>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/tx_byte_count[2]</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y106.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.287</twDelInfo><twComp>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/tx_byte_count[2]</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X102Y106.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.195</twDelInfo><twComp>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/tx_byte_count[3]</twComp><twBEL>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/svbl_2167.tx_byte_count_3[3]</twBEL><twBEL>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/tx_byte_count[3]</twBEL></twPathDel><twLogDel>0.219</twLogDel><twRouteDel>0.287</twRouteDel><twTotDel>0.506</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.600">gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/ethTXclock</twDestClk><twPctLog>43.3</twPctLog><twPctRoute>56.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/tx_byte_count[0] (SLICE_X103Y106.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="186"><twConstPath anchorID="187" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.507</twSlack><twSrc BELType="FF">gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/r_tx_state[1]</twSrc><twDest BELType="FF">gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/tx_byte_count[0]</twDest><twTotPathDel>0.495</twTotPathDel><twClkSkew dest = "0.139" src = "0.151">0.012</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/r_tx_state[1]</twSrc><twDest BELType='FF'>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/tx_byte_count[0]</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X102Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.600">gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/ethTXclock</twSrcClk><twPathDel><twSite>SLICE_X102Y107.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/r_tx_state[2]</twComp><twBEL>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/r_tx_state[1]</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y106.A6</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twFalling">0.278</twDelInfo><twComp>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/r_tx_state[1]</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X103Y106.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.197</twDelInfo><twComp>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/tx_byte_count[1]</twComp><twBEL>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/svbl_2167.tx_byte_count_3[0]</twBEL><twBEL>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/tx_byte_count[0]</twBEL></twPathDel><twLogDel>0.217</twLogDel><twRouteDel>0.278</twRouteDel><twTotDel>0.495</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.600">gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/ethTXclock</twDestClk><twPctLog>43.8</twPctLog><twPctRoute>56.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/r_tx_state[3] (SLICE_X103Y107.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="188"><twConstPath anchorID="189" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.509</twSlack><twSrc BELType="FF">gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/r_tx_state[3]</twSrc><twDest BELType="FF">gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/r_tx_state[3]</twDest><twTotPathDel>0.509</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/r_tx_state[3]</twSrc><twDest BELType='FF'>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/r_tx_state[3]</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X103Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.600">gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/ethTXclock</twSrcClk><twPathDel><twSite>SLICE_X103Y107.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/r_tx_state[4]</twComp><twBEL>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/r_tx_state[3]</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y107.A6</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twFalling">0.292</twDelInfo><twComp>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/r_tx_state[3]</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X103Y107.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.197</twDelInfo><twComp>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/r_tx_state[4]</twComp><twBEL>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/r_tx_state_RNO[3]</twBEL><twBEL>gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/r_tx_state[3]</twBEL></twPathDel><twLogDel>0.217</twLogDel><twRouteDel>0.292</twRouteDel><twTotDel>0.509</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.600">gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/ethTXclock</twDestClk><twPctLog>42.6</twPctLog><twPctRoute>57.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="190"><twPinLimitBanner>Component Switching Limit Checks: TS_gen_eth_dma_master_gigaeth_genblk87_genblk88_macgmii_dfs_clkfx = PERIOD
        TIMEGRP
        &quot;gen_eth_dma_master_gigaeth_genblk87_genblk88_macgmii_dfs_clkfx&quot; 7.6
        ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="191" type="MINHIGHPULSE" name="Tospwh" slack="5.200" period="7.600" constraintValue="3.800" deviceLimit="1.200" physResource="PHY_GTXCLK_c/SR" logResource="gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/GMIIoddr/SR" locationPin="OLOGIC_X1Y211.SR" clockNet="eth_rst"/><twPinLimit anchorID="192" type="MINHIGHPULSE" name="Tospwh" slack="5.200" period="7.600" constraintValue="3.800" deviceLimit="1.200" physResource="PHY_TXEN_c/SR" logResource="gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/GMII_TX_EN/SR" locationPin="OLOGIC_X2Y48.SR" clockNet="eth_rst"/><twPinLimit anchorID="193" type="MINHIGHPULSE" name="Tospwh" slack="5.200" period="7.600" constraintValue="3.800" deviceLimit="1.200" physResource="PHY_TXER_c/SR" logResource="gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/GMII_TX_ER/SR" locationPin="OLOGIC_X2Y49.SR" clockNet="eth_rst"/></twPinLimitRpt></twConst><twConst anchorID="194" twConstType="PERIOD" ><twConstHead uID="10"><twConstName UCFConstName="TIMESPEC &quot;TS_gen_cpu_pcie_interface_ep_pcie_ep0_pcie_blk_SIO_genblk215_genblk216_pcie_gt_wrapper_i_gt_refclk_out_0_&quot; = PERIOD &quot;gen_cpu_pcie_interface_ep_pcie_ep0_pcie_blk_SIO_genblk215_genblk216_pcie_gt_wrapper_i_gt_refclk_out_0_&quot; 10.000 ns HIGH 50.00%;" ScopeName="">TS_gen_cpu_pcie_interface_ep_pcie_ep0_pcie_blk_clocking_i_clkout0 = PERIOD         TIMEGRP         &quot;gen_cpu_pcie_interface_ep_pcie_ep0_pcie_blk_clocking_i_clkout0&quot;         TS_gen_cpu_pcie_interface_ep_pcie_ep0_pcie_blk_SIO_genblk215_genblk216_pcie_gt_wrapper_i_gt_refclk_out_0_         / 2.5 HIGH 50%;</twConstName><twItemCnt>995</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>751</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.000</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1 (PCIE_X0Y0.MIMDLLBRDATA31), 1 path
</twPathRptBanner><twPathRpt anchorID="195"><twConstPath anchorID="196" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.039</twSlack><twSrc BELType="RAM">gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/genblk197.generate_sdp.ram_sdp_inst</twSrc><twDest BELType="CPU">gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1</twDest><twTotPathDel>3.952</twTotPathDel><twClkSkew dest = "1.541" src = "1.475">-0.066</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.131" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.075</twClkUncert><twDetPath maxSiteLen="24"><twSrc BELType='RAM'>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/genblk197.generate_sdp.ram_sdp_inst</twSrc><twDest BELType='CPU'>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB36_X3Y13.REGCLKARDRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gen_cpu/pcie_interface/ep/pcie_ep0/core_clk</twSrcClk><twPathDel><twSite>RAMB36_X3Y13.DOADOU15</twSite><twDelType>Trcko_DO</twDelType><twDelInfo twEdge="twRising">0.818</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/genblk197.generate_sdp.ram_sdp_inst</twComp><twBEL>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/genblk197.generate_sdp.ram_sdp_inst</twBEL></twPathDel><twPathDel><twSite>PCIE_X0Y0.MIMDLLBRDATA31</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.213</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/DEBUG[215]</twComp></twPathDel><twPathDel><twSite>PCIE_X0Y0.CRMCORECLK</twSite><twDelType>Tpcidck_DLRETRY</twDelType><twDelInfo twEdge="twRising">-0.079</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1</twComp><twBEL>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1</twBEL></twPathDel><twLogDel>0.739</twLogDel><twRouteDel>3.213</twRouteDel><twTotDel>3.952</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">gen_cpu/pcie_interface/ep/pcie_ep0/core_clk</twDestClk><twPctLog>18.7</twPctLog><twPctRoute>81.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1 (PCIE_X0Y0.MIMDLLBRDATA45), 1 path
</twPathRptBanner><twPathRpt anchorID="197"><twConstPath anchorID="198" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.040</twSlack><twSrc BELType="RAM">gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/genblk197.generate_sdp.ram_sdp_inst</twSrc><twDest BELType="CPU">gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1</twDest><twTotPathDel>3.951</twTotPathDel><twClkSkew dest = "1.541" src = "1.475">-0.066</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.131" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.075</twClkUncert><twDetPath maxSiteLen="24"><twSrc BELType='RAM'>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/genblk197.generate_sdp.ram_sdp_inst</twSrc><twDest BELType='CPU'>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB36_X3Y13.REGCLKARDRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gen_cpu/pcie_interface/ep/pcie_ep0/core_clk</twSrcClk><twPathDel><twSite>RAMB36_X3Y13.DOBDOU6</twSite><twDelType>Trcko_DO</twDelType><twDelInfo twEdge="twRising">0.818</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/genblk197.generate_sdp.ram_sdp_inst</twComp><twBEL>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/genblk197.generate_sdp.ram_sdp_inst</twBEL></twPathDel><twPathDel><twSite>PCIE_X0Y0.MIMDLLBRDATA45</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.146</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/DEBUG[229]</twComp></twPathDel><twPathDel><twSite>PCIE_X0Y0.CRMCORECLK</twSite><twDelType>Tpcidck_DLRETRY</twDelType><twDelInfo twEdge="twRising">-0.013</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1</twComp><twBEL>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1</twBEL></twPathDel><twLogDel>0.805</twLogDel><twRouteDel>3.146</twRouteDel><twTotDel>3.951</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">gen_cpu/pcie_interface/ep/pcie_ep0/core_clk</twDestClk><twPctLog>20.4</twPctLog><twPctRoute>79.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1 (PCIE_X0Y0.MIMDLLBRDATA43), 1 path
</twPathRptBanner><twPathRpt anchorID="199"><twConstPath anchorID="200" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.082</twSlack><twSrc BELType="RAM">gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/genblk197.generate_sdp.ram_sdp_inst</twSrc><twDest BELType="CPU">gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1</twDest><twTotPathDel>3.909</twTotPathDel><twClkSkew dest = "1.541" src = "1.475">-0.066</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.131" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.075</twClkUncert><twDetPath maxSiteLen="24"><twSrc BELType='RAM'>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/genblk197.generate_sdp.ram_sdp_inst</twSrc><twDest BELType='CPU'>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB36_X3Y13.REGCLKARDRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gen_cpu/pcie_interface/ep/pcie_ep0/core_clk</twSrcClk><twPathDel><twSite>RAMB36_X3Y13.DOBDOU5</twSite><twDelType>Trcko_DO</twDelType><twDelInfo twEdge="twRising">0.818</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/genblk197.generate_sdp.ram_sdp_inst</twComp><twBEL>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/genblk197.generate_sdp.ram_sdp_inst</twBEL></twPathDel><twPathDel><twSite>PCIE_X0Y0.MIMDLLBRDATA43</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.062</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/DEBUG[227]</twComp></twPathDel><twPathDel><twSite>PCIE_X0Y0.CRMCORECLK</twSite><twDelType>Tpcidck_DLRETRY</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1</twComp><twBEL>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1</twBEL></twPathDel><twLogDel>0.847</twLogDel><twRouteDel>3.062</twRouteDel><twTotDel>3.909</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">gen_cpu/pcie_interface/ep/pcie_ep0/core_clk</twDestClk><twPctLog>21.7</twPctLog><twPctRoute>78.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_gen_cpu_pcie_interface_ep_pcie_ep0_pcie_blk_clocking_i_clkout0 = PERIOD
        TIMEGRP
        &quot;gen_cpu_pcie_interface_ep_pcie_ep0_pcie_blk_clocking_i_clkout0&quot;
        TS_gen_cpu_pcie_interface_ep_pcie_ep0_pcie_blk_SIO_genblk215_genblk216_pcie_gt_wrapper_i_gt_refclk_out_0_
        / 2.5 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="10" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1 (PCIE_X0Y0.PIPERXVALIDL0), 10 paths
</twPathRptBanner><twPathRpt anchorID="201"><twConstPath anchorID="202" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.104</twSlack><twSrc BELType="FF">gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/prod_fixes_I/pipe_rx_valid_out_ret_1</twSrc><twDest BELType="CPU">gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1</twDest><twTotPathDel>0.422</twTotPathDel><twClkSkew dest = "1.657" src = "1.339">-0.318</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/prod_fixes_I/pipe_rx_valid_out_ret_1</twSrc><twDest BELType='CPU'>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X101Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">gen_cpu/pcie_interface/ep/pcie_ep0/core_clk</twSrcClk><twPathDel><twSite>SLICE_X101Y72.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/prod_fixes_I/dllp_ack_l0_r_reto</twComp><twBEL>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/prod_fixes_I/pipe_rx_valid_out_ret_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y73.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/prod_fixes_I/dllp_ack_l0_r_reto</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y73.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.087</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pipe_rx_valid_out[2]</twComp><twBEL>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/prod_fixes_I/pipe_rx_valid_out_7_f0[0]</twBEL></twPathDel><twPathDel><twSite>PCIE_X0Y0.PIPERXVALIDL0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.631</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/prod_fixes_I/pipe_rx_valid_out_7_f0[0]/O</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>PCIE_X0Y0.CRMCORECLK</twSite><twDelType>Tpcickc_MGT</twDelType><twDelInfo twEdge="twFalling">-1.253</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1</twComp><twBEL>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1</twBEL></twPathDel><twLogDel>-0.752</twLogDel><twRouteDel>1.174</twRouteDel><twTotDel>0.422</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">gen_cpu/pcie_interface/ep/pcie_ep0/core_clk</twDestClk><twPctLog>-178.2</twPctLog><twPctRoute>278.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="203"><twConstPath anchorID="204" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.341</twSlack><twSrc BELType="FF">gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/prod_fixes_I/pipe_rx_valid_out_ret_8</twSrc><twDest BELType="CPU">gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1</twDest><twTotPathDel>0.644</twTotPathDel><twClkSkew dest = "1.657" src = "1.354">-0.303</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/prod_fixes_I/pipe_rx_valid_out_ret_8</twSrc><twDest BELType='CPU'>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X100Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">gen_cpu/pcie_interface/ep/pcie_ep0/core_clk</twSrcClk><twPathDel><twSite>SLICE_X100Y77.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/prod_fixes_I/l0_ltssm_state_d_reto[3]</twComp><twBEL>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/prod_fixes_I/pipe_rx_valid_out_ret_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y73.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.435</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/prod_fixes_I/pipe_rx_valid_out_ret_8</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y73.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pipe_rx_valid_out[2]</twComp><twBEL>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/prod_fixes_I/pipe_rx_valid_out_0_sqmuxa</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y73.A5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.224</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pipe_rx_valid_out[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y73.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.087</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pipe_rx_valid_out[2]</twComp><twBEL>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/prod_fixes_I/pipe_rx_valid_out_7_f0[0]</twBEL></twPathDel><twPathDel><twSite>PCIE_X0Y0.PIPERXVALIDL0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.631</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/prod_fixes_I/pipe_rx_valid_out_7_f0[0]/O</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>PCIE_X0Y0.CRMCORECLK</twSite><twDelType>Tpcickc_MGT</twDelType><twDelInfo twEdge="twFalling">-1.253</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1</twComp><twBEL>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1</twBEL></twPathDel><twLogDel>-0.646</twLogDel><twRouteDel>1.290</twRouteDel><twTotDel>0.644</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">gen_cpu/pcie_interface/ep/pcie_ep0/core_clk</twDestClk><twPctLog>-100.3</twPctLog><twPctRoute>200.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="205"><twConstPath anchorID="206" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.363</twSlack><twSrc BELType="FF">gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/prod_fixes_I/pipe_rx_valid_out_ret_2</twSrc><twDest BELType="CPU">gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1</twDest><twTotPathDel>0.666</twTotPathDel><twClkSkew dest = "1.657" src = "1.354">-0.303</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/prod_fixes_I/pipe_rx_valid_out_ret_2</twSrc><twDest BELType='CPU'>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X100Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">gen_cpu/pcie_interface/ep/pcie_ep0/core_clk</twSrcClk><twPathDel><twSite>SLICE_X100Y77.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/prod_fixes_I/l0_ltssm_state_d_reto[3]</twComp><twBEL>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/prod_fixes_I/pipe_rx_valid_out_ret_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y73.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.768</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/prod_fixes_I/dllp_ack_l04_reto</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y73.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.087</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pipe_rx_valid_out[2]</twComp><twBEL>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/prod_fixes_I/pipe_rx_valid_out_7_f0[0]</twBEL></twPathDel><twPathDel><twSite>PCIE_X0Y0.PIPERXVALIDL0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.631</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/prod_fixes_I/pipe_rx_valid_out_7_f0[0]/O</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>PCIE_X0Y0.CRMCORECLK</twSite><twDelType>Tpcickc_MGT</twDelType><twDelInfo twEdge="twFalling">-1.253</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1</twComp><twBEL>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1</twBEL></twPathDel><twLogDel>-0.733</twLogDel><twRouteDel>1.399</twRouteDel><twTotDel>0.666</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">gen_cpu/pcie_interface/ep/pcie_ep0/core_clk</twDestClk><twPctLog>-110.1</twPctLog><twPctRoute>210.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/SIO/genblk215.genblk216.pcie_gt_wrapper_i/genblk210.GTD[0].GT_i (GTP_DUAL_X0Y4.TXDETECTRX0), 1 path
</twPathRptBanner><twPathRpt anchorID="207"><twConstPath anchorID="208" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.291</twSlack><twSrc BELType="FF">gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/SIO/genblk215.genblk216.pcie_gt_wrapper_i/genblk207.flop[0].tx_detect_rx_loopback</twSrc><twDest BELType="HSIO">gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/SIO/genblk215.genblk216.pcie_gt_wrapper_i/genblk210.GTD[0].GT_i</twDest><twTotPathDel>0.380</twTotPathDel><twClkSkew dest = "0.766" src = "0.677">-0.089</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="25"><twSrc BELType='FF'>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/SIO/genblk215.genblk216.pcie_gt_wrapper_i/genblk207.flop[0].tx_detect_rx_loopback</twSrc><twDest BELType='HSIO'>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/SIO/genblk215.genblk216.pcie_gt_wrapper_i/genblk210.GTD[0].GT_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X106Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">gen_cpu/pcie_interface/ep/pcie_ep0/core_clk</twSrcClk><twPathDel><twSite>SLICE_X106Y89.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/SIO/genblk215.genblk216.pcie_gt_wrapper_i/gt_tx_detect_rx_loopback_reg[0]</twComp><twBEL>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/SIO/genblk215.genblk216.pcie_gt_wrapper_i/genblk207.flop[0].tx_detect_rx_loopback</twBEL></twPathDel><twPathDel><twSite>GTP_DUAL_X0Y4.TXDETECTRX0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">1.893</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/SIO/genblk215.genblk216.pcie_gt_wrapper_i/gt_tx_detect_rx_loopback_reg[0]</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>GTP_DUAL_X0Y4.TXUSRCLK20</twSite><twDelType>Tgtpckc_PCI</twDelType><twDelInfo twEdge="twFalling">-1.927</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/SIO/genblk215.genblk216.pcie_gt_wrapper_i/genblk210.GTD[0].GT_i</twComp><twBEL>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/SIO/genblk215.genblk216.pcie_gt_wrapper_i/genblk210.GTD[0].GT_i</twBEL></twPathDel><twLogDel>-1.513</twLogDel><twRouteDel>1.893</twRouteDel><twTotDel>0.380</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">gen_cpu/pcie_interface/ep/pcie_ep0/core_clk</twDestClk><twPctLog>-398.2</twPctLog><twPctRoute>498.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1 (PCIE_X0Y0.PIPERXSTATUSL02), 3 paths
</twPathRptBanner><twPathRpt anchorID="209"><twConstPath anchorID="210" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.403</twSlack><twSrc BELType="FF">gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pipe_rx_status_q[1]</twSrc><twDest BELType="CPU">gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1</twDest><twTotPathDel>0.665</twTotPathDel><twClkSkew dest = "1.657" src = "1.395">-0.262</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="25"><twSrc BELType='FF'>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pipe_rx_status_q[1]</twSrc><twDest BELType='CPU'>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">gen_cpu/pcie_interface/ep/pcie_ep0/core_clk</twSrcClk><twPathDel><twSite>SLICE_X106Y83.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pipe_rx_status_q[2]</twComp><twBEL>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pipe_rx_status_q[1]</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y80.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.638</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pipe_rx_status_q[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y80.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.220</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pipe_rx_phy_status_q[0]</twComp><twBEL>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pipe_rx_status_mod_i_lut6_2_o5[0]</twBEL></twPathDel><twPathDel><twSite>PCIE_X0Y0.PIPERXSTATUSL02</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.721</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pipe_rx_status_mod[2]</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>PCIE_X0Y0.CRMCORECLK</twSite><twDelType>Tpcickc_MGT</twDelType><twDelInfo twEdge="twFalling">-1.328</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1</twComp><twBEL>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1</twBEL></twPathDel><twLogDel>-0.694</twLogDel><twRouteDel>1.359</twRouteDel><twTotDel>0.665</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">gen_cpu/pcie_interface/ep/pcie_ep0/core_clk</twDestClk><twPctLog>-104.4</twPctLog><twPctRoute>204.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="211"><twConstPath anchorID="212" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.406</twSlack><twSrc BELType="FF">gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pipe_rx_status_q[0]</twSrc><twDest BELType="CPU">gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1</twDest><twTotPathDel>0.668</twTotPathDel><twClkSkew dest = "1.657" src = "1.395">-0.262</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="25"><twSrc BELType='FF'>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pipe_rx_status_q[0]</twSrc><twDest BELType='CPU'>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">gen_cpu/pcie_interface/ep/pcie_ep0/core_clk</twSrcClk><twPathDel><twSite>SLICE_X106Y83.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pipe_rx_status_q[2]</twComp><twBEL>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pipe_rx_status_q[0]</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y80.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.634</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pipe_rx_status_q[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y80.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.227</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pipe_rx_phy_status_q[0]</twComp><twBEL>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pipe_rx_status_mod_i_lut6_2_o5[0]</twBEL></twPathDel><twPathDel><twSite>PCIE_X0Y0.PIPERXSTATUSL02</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.721</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pipe_rx_status_mod[2]</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>PCIE_X0Y0.CRMCORECLK</twSite><twDelType>Tpcickc_MGT</twDelType><twDelInfo twEdge="twFalling">-1.328</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1</twComp><twBEL>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1</twBEL></twPathDel><twLogDel>-0.687</twLogDel><twRouteDel>1.355</twRouteDel><twTotDel>0.668</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">gen_cpu/pcie_interface/ep/pcie_ep0/core_clk</twDestClk><twPctLog>-102.8</twPctLog><twPctRoute>202.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="213"><twConstPath anchorID="214" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.601</twSlack><twSrc BELType="FF">gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pipe_rx_status_q[2]</twSrc><twDest BELType="CPU">gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1</twDest><twTotPathDel>0.863</twTotPathDel><twClkSkew dest = "1.657" src = "1.395">-0.262</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="25"><twSrc BELType='FF'>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pipe_rx_status_q[2]</twSrc><twDest BELType='CPU'>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">gen_cpu/pcie_interface/ep/pcie_ep0/core_clk</twSrcClk><twPathDel><twSite>SLICE_X106Y83.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pipe_rx_status_q[2]</twComp><twBEL>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pipe_rx_status_q[2]</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y80.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.845</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pipe_rx_status_q[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y80.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.211</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pipe_rx_phy_status_q[0]</twComp><twBEL>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pipe_rx_status_mod_i_lut6_2_o5[0]</twBEL></twPathDel><twPathDel><twSite>PCIE_X0Y0.PIPERXSTATUSL02</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.721</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pipe_rx_status_mod[2]</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>PCIE_X0Y0.CRMCORECLK</twSite><twDelType>Tpcickc_MGT</twDelType><twDelInfo twEdge="twFalling">-1.328</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1</twComp><twBEL>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1</twBEL></twPathDel><twLogDel>-0.703</twLogDel><twRouteDel>1.566</twRouteDel><twTotDel>0.863</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">gen_cpu/pcie_interface/ep/pcie_ep0/core_clk</twDestClk><twPctLog>-81.5</twPctLog><twPctRoute>181.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="215"><twPinLimitBanner>Component Switching Limit Checks: TS_gen_cpu_pcie_interface_ep_pcie_ep0_pcie_blk_clocking_i_clkout0 = PERIOD
        TIMEGRP
        &quot;gen_cpu_pcie_interface_ep_pcie_ep0_pcie_blk_clocking_i_clkout0&quot;
        TS_gen_cpu_pcie_interface_ep_pcie_ep0_pcie_blk_SIO_genblk215_genblk216_pcie_gt_wrapper_i_gt_refclk_out_0_
        / 2.5 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="216" type="MINPERIOD" name="Tpciper_CORECLK" slack="0.000" period="4.000" constraintValue="4.000" deviceLimit="4.000" freqLimit="250.000" physResource="gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1/CRMCORECLK" logResource="gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1/CRMCORECLK" locationPin="PCIE_X0Y0.CRMCORECLK" clockNet="gen_cpu/pcie_interface/ep/pcie_ep0/core_clk"/><twPinLimit anchorID="217" type="MINPERIOD" name="Tpciper_CORECLK" slack="0.000" period="4.000" constraintValue="4.000" deviceLimit="4.000" freqLimit="250.000" physResource="gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1/CRMCORECLKDLO" logResource="gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1/CRMCORECLKDLO" locationPin="PCIE_X0Y0.CRMCORECLKDLO" clockNet="gen_cpu/pcie_interface/ep/pcie_ep0/core_clk"/><twPinLimit anchorID="218" type="MINPERIOD" name="Tpciper_CORECLK" slack="0.000" period="4.000" constraintValue="4.000" deviceLimit="4.000" freqLimit="250.000" physResource="gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1/CRMCORECLKRXO" logResource="gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1/CRMCORECLKRXO" locationPin="PCIE_X0Y0.CRMCORECLKRXO" clockNet="gen_cpu/pcie_interface/ep/pcie_ep0/core_clk"/></twPinLimitRpt></twConst><twConst anchorID="219" twConstType="PERIOD" ><twConstHead uID="11"><twConstName UCFConstName="TIMESPEC &quot;TS_gen_cpu_pcie_interface_ep_pcie_ep0_pcie_blk_SIO_genblk215_genblk216_pcie_gt_wrapper_i_gt_refclk_out_0_&quot; = PERIOD &quot;gen_cpu_pcie_interface_ep_pcie_ep0_pcie_blk_SIO_genblk215_genblk216_pcie_gt_wrapper_i_gt_refclk_out_0_&quot; 10.000 ns HIGH 50.00%;" ScopeName="">TS_gen_cpu_pcie_interface_ep_pcie_ep0_pcie_blk_clocking_i_clkout1 = PERIOD         TIMEGRP         &quot;gen_cpu_pcie_interface_ep_pcie_ep0_pcie_blk_clocking_i_clkout1&quot;         TS_gen_cpu_pcie_interface_ep_pcie_ep0_pcie_blk_SIO_genblk215_genblk216_pcie_gt_wrapper_i_gt_refclk_out_0_         / 0.625 HIGH 50%;</twConstName><twItemCnt>67716</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>21694</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>13.916</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d[0] (SLICE_X100Y67.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="220"><twConstPath anchorID="221" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.521</twSlack><twSrc BELType="CPU">gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1</twSrc><twDest BELType="FF">gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d[0]</twDest><twTotPathDel>2.803</twTotPathDel><twClkSkew dest = "3.456" src = "3.919">0.463</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.172" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.213</twClkUncert><twDetPath maxSiteLen="27"><twSrc BELType='CPU'>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1</twSrc><twDest BELType='FF'>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d[0]</twDest><twLogLvls>1</twLogLvls><twSrcSite>PCIE_X0Y0.CRMCORECLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.000">gen_cpu/pcie_interface/ep/pcie_ep0/core_clk</twSrcClk><twPathDel><twSite>PCIE_X0Y0.L0DLLERRORVECTOR0</twSite><twDelType>Tpcicko_CFG</twDelType><twDelInfo twEdge="twRising">1.763</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1</twComp><twBEL>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X100Y67.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.033</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/fe_l0_dll_error_vector[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X100Y67.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d[3]</twComp><twBEL>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d_0_i[0]</twBEL><twBEL>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d[0]</twBEL></twPathDel><twLogDel>1.770</twLogDel><twRouteDel>1.033</twRouteDel><twTotDel>2.803</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">gen_cpu/pcie_interface/trn_clk_c</twDestClk><twPctLog>63.1</twPctLog><twPctRoute>36.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/genblk243.use_reset_logic.reset_i/softreset_wait_for_cpl (SLICE_X107Y63.A1), 1 path
</twPathRptBanner><twPathRpt anchorID="222"><twConstPath anchorID="223" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.586</twSlack><twSrc BELType="CPU">gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1</twSrc><twDest BELType="FF">gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/genblk243.use_reset_logic.reset_i/softreset_wait_for_cpl</twDest><twTotPathDel>2.753</twTotPathDel><twClkSkew dest = "3.471" src = "3.919">0.448</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.172" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.213</twClkUncert><twDetPath maxSiteLen="26"><twSrc BELType='CPU'>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1</twSrc><twDest BELType='FF'>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/genblk243.use_reset_logic.reset_i/softreset_wait_for_cpl</twDest><twLogLvls>1</twLogLvls><twSrcSite>PCIE_X0Y0.CRMCORECLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.000">gen_cpu/pcie_interface/ep/pcie_ep0/core_clk</twSrcClk><twPathDel><twSite>PCIE_X0Y0.CRMPWRSOFTRESETN</twSite><twDelType>Tpcicko_CRM</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1</twComp><twBEL>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y63.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.417</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep_CRMPWRSOFTRESETN</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y63.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/genblk243.use_reset_logic.reset_i/l0statscfgtransmitted_d</twComp><twBEL>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/genblk243.use_reset_logic.reset_i/softreset_wait_for_cpl_e</twBEL><twBEL>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/genblk243.use_reset_logic.reset_i/softreset_wait_for_cpl</twBEL></twPathDel><twLogDel>1.336</twLogDel><twRouteDel>1.417</twRouteDel><twTotDel>2.753</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">gen_cpu/pcie_interface/trn_clk_c</twDestClk><twPctLog>48.5</twPctLog><twPctRoute>51.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d[3] (SLICE_X100Y67.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="224"><twConstPath anchorID="225" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.615</twSlack><twSrc BELType="CPU">gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1</twSrc><twDest BELType="FF">gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d[3]</twDest><twTotPathDel>2.709</twTotPathDel><twClkSkew dest = "3.456" src = "3.919">0.463</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.172" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.213</twClkUncert><twDetPath maxSiteLen="27"><twSrc BELType='CPU'>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1</twSrc><twDest BELType='FF'>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d[3]</twDest><twLogLvls>1</twLogLvls><twSrcSite>PCIE_X0Y0.CRMCORECLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.000">gen_cpu/pcie_interface/ep/pcie_ep0/core_clk</twSrcClk><twPathDel><twSite>PCIE_X0Y0.L0DLLERRORVECTOR3</twSite><twDelType>Tpcicko_CFG</twDelType><twDelInfo twEdge="twRising">1.641</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1</twComp><twBEL>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X100Y67.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.058</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/fe_l0_dll_error_vector[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X100Y67.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d[3]</twComp><twBEL>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d_0_i[3]</twBEL><twBEL>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d[3]</twBEL></twPathDel><twLogDel>1.651</twLogDel><twRouteDel>1.058</twRouteDel><twTotDel>2.709</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">gen_cpu/pcie_interface/trn_clk_c</twDestClk><twPctLog>60.9</twPctLog><twPctRoute>39.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_gen_cpu_pcie_interface_ep_pcie_ep0_pcie_blk_clocking_i_clkout1 = PERIOD
        TIMEGRP
        &quot;gen_cpu_pcie_interface_ep_pcie_ep0_pcie_blk_clocking_i_clkout1&quot;
        TS_gen_cpu_pcie_interface_ep_pcie_ep0_pcie_blk_SIO_genblk215_genblk216_pcie_gt_wrapper_i_gt_refclk_out_0_
        / 0.625 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1 (PCIE_X0Y0.MGMTWDATA24), 1 path
</twPathRptBanner><twPathRpt anchorID="226"><twConstPath anchorID="227" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.074</twSlack><twSrc BELType="FF">gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata[24]</twSrc><twDest BELType="CPU">gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1</twDest><twTotPathDel>0.366</twTotPathDel><twClkSkew dest = "1.657" src = "1.365">-0.292</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21"><twSrc BELType='FF'>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata[24]</twSrc><twDest BELType='CPU'>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X106Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">gen_cpu/pcie_interface/trn_clk_c</twSrcClk><twPathDel><twSite>SLICE_X106Y70.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/bridge_mgmt_wdata[24]</twComp><twBEL>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata[24]</twBEL></twPathDel><twPathDel><twSite>PCIE_X0Y0.MGMTWDATA24</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">1.875</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/bridge_mgmt_wdata[24]</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>PCIE_X0Y0.CRMUSERCLK</twSite><twDelType>Tpcickd_MGMT</twDelType><twDelInfo twEdge="twFalling">-1.923</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1</twComp><twBEL>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1</twBEL></twPathDel><twLogDel>-1.509</twLogDel><twRouteDel>1.875</twRouteDel><twTotDel>0.366</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">gen_cpu/pcie_interface/trn_clk_c</twDestClk><twPctLog>-412.3</twPctLog><twPctRoute>512.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_cpu/pcie_interface/app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem (RAMB36_X1Y11.DIBDIU12), 1 path
</twPathRptBanner><twPathRpt anchorID="228"><twConstPath anchorID="229" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.090</twSlack><twSrc BELType="FF">gen_cpu/pcie_interface/app/PIO/PIO_EP/EP_MEM/post_wr_data[25]</twSrc><twDest BELType="RAM">gen_cpu/pcie_interface/app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem</twDest><twTotPathDel>0.432</twTotPathDel><twClkSkew dest = "1.645" src = "1.303">-0.342</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>gen_cpu/pcie_interface/app/PIO/PIO_EP/EP_MEM/post_wr_data[25]</twSrc><twDest BELType='RAM'>gen_cpu/pcie_interface/app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X27Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">gen_cpu/pcie_interface/trn_clk_c</twSrcClk><twPathDel><twSite>SLICE_X27Y60.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>gen_cpu/pcie_interface/app/PIO/PIO_EP/EP_MEM/post_wr_data[28]</twComp><twBEL>gen_cpu/pcie_interface/app/PIO/PIO_EP/EP_MEM/post_wr_data[25]</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y11.DIBDIU12</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.304</twDelInfo><twComp>gen_cpu/pcie_interface/app/PIO/PIO_EP/EP_MEM/post_wr_data[25]</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X1Y11.CLKBWRCLKU</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.286</twDelInfo><twComp>gen_cpu/pcie_interface/app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem</twComp><twBEL>gen_cpu/pcie_interface/app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem</twBEL></twPathDel><twLogDel>0.128</twLogDel><twRouteDel>0.304</twRouteDel><twTotDel>0.432</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">gen_cpu/pcie_interface/trn_clk_c</twDestClk><twPctLog>29.6</twPctLog><twPctRoute>70.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1 (PCIE_X0Y0.MGMTADDR6), 1 path
</twPathRptBanner><twPathRpt anchorID="230"><twConstPath anchorID="231" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.102</twSlack><twSrc BELType="FF">gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_addr_1[6]</twSrc><twDest BELType="CPU">gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1</twDest><twTotPathDel>0.413</twTotPathDel><twClkSkew dest = "1.657" src = "1.346">-0.311</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="20"><twSrc BELType='FF'>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_addr_1[6]</twSrc><twDest BELType='CPU'>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X104Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">gen_cpu/pcie_interface/trn_clk_c</twSrcClk><twPathDel><twSite>SLICE_X104Y70.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/bridge_mgmt_addr[6]</twComp><twBEL>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_addr_1[6]</twBEL></twPathDel><twPathDel><twSite>PCIE_X0Y0.MGMTADDR6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">1.752</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/bridge_mgmt_addr[6]</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>PCIE_X0Y0.CRMUSERCLK</twSite><twDelType>Tpcickc_MGMT</twDelType><twDelInfo twEdge="twFalling">-1.772</twDelInfo><twComp>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1</twComp><twBEL>gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1</twBEL></twPathDel><twLogDel>-1.339</twLogDel><twRouteDel>1.752</twRouteDel><twTotDel>0.413</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">gen_cpu/pcie_interface/trn_clk_c</twDestClk><twPctLog>-324.2</twPctLog><twPctRoute>424.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="232"><twPinLimitBanner>Component Switching Limit Checks: TS_gen_cpu_pcie_interface_ep_pcie_ep0_pcie_blk_clocking_i_clkout1 = PERIOD
        TIMEGRP
        &quot;gen_cpu_pcie_interface_ep_pcie_ep0_pcie_blk_clocking_i_clkout1&quot;
        TS_gen_cpu_pcie_interface_ep_pcie_ep0_pcie_blk_SIO_genblk215_genblk216_pcie_gt_wrapper_i_gt_refclk_out_0_
        / 0.625 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="233" type="MINPERIOD" name="Tpciper_USERCLK" slack="8.000" period="16.000" constraintValue="16.000" deviceLimit="8.000" freqLimit="125.000" physResource="gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1/CRMUSERCLK" logResource="gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1/CRMUSERCLK" locationPin="PCIE_X0Y0.CRMUSERCLK" clockNet="gen_cpu/pcie_interface/trn_clk_c"/><twPinLimit anchorID="234" type="MINPERIOD" name="Tpciper_USERCLK" slack="8.000" period="16.000" constraintValue="16.000" deviceLimit="8.000" freqLimit="125.000" physResource="gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1/CRMUSERCLKRXO" logResource="gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1/CRMUSERCLKRXO" locationPin="PCIE_X0Y0.CRMUSERCLKRXO" clockNet="gen_cpu/pcie_interface/trn_clk_c"/><twPinLimit anchorID="235" type="MINPERIOD" name="Tpciper_USERCLK" slack="8.000" period="16.000" constraintValue="16.000" deviceLimit="8.000" freqLimit="125.000" physResource="gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1/CRMUSERCLKTXO" logResource="gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1/CRMUSERCLKTXO" locationPin="PCIE_X0Y0.CRMUSERCLKTXO" clockNet="gen_cpu/pcie_interface/trn_clk_c"/></twPinLimitRpt></twConst><twConst anchorID="236" twConstType="PERIOD" ><twConstHead uID="12"><twConstName UCFConstName="" ScopeName="">TS_gen_gclk_rst_gen_clk_genblk47_genblk48_xcv5_gen_clk_dll_clk0 = PERIOD         TIMEGRP &quot;gen_gclk_rst_gen_clk_genblk47_genblk48_xcv5_gen_clk_dll_clk0&quot;         TS_gen_gclk_rst_gen_clk_genblk47_genblk48_xcv5_gen_clk_dfs_clkfx HIGH         50%;</twConstName><twItemCnt>7734678</twItemCnt><twErrCntSetup>16</twErrCntSetup><twErrCntEndPt>16</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>23651</twEndPtCnt><twPathErrCnt>291</twPathErrCnt><twMinPer>11.660</twMinPer></twConstHead><twPathRptBanner iPaths="263" iCriticalPaths="25" sType="EndPoint">Paths for end point gen_cpu/gen_de/regr.ts.inst[15] (SLICE_X54Y111.SR), 263 paths
</twPathRptBanner><twPathRpt anchorID="237"><twConstPath anchorID="238" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.553</twSlack><twSrc BELType="FF">gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/r_walk_stat.valid_1</twSrc><twDest BELType="FF">gen_cpu/gen_de/regr.ts.inst[15]</twDest><twTotPathDel>5.167</twTotPathDel><twClkSkew dest = "3.342" src = "3.629">0.287</twClkSkew><twDelConst>5.278</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.284" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.377</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/r_walk_stat.valid_1</twSrc><twDest BELType='FF'>gen_cpu/gen_de/regr.ts.inst[15]</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X72Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.277">dll_clk2x_buf</twSrcClk><twPathDel><twSite>SLICE_X72Y110.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>gen_cpu/valid_10</twComp><twBEL>gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/r_walk_stat.valid_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y110.B4</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>gen_cpu/gen_immu/valid_1_0</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y110.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/gen_icache/ic_bram/genblk69.genblk70.ic_ram/t_wdata[23]</twComp><twBEL>gen_cpu/gen_immu/un1_icache_de_in.paddr_0_a3</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y110.A5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.452</twDelInfo><twComp>gen_cpu/gen_immu/paddr</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y110.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/valid_10</twComp><twBEL>gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/delr_de.pte.ppn_RNIHI5L[21]</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y111.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.923</twDelInfo><twComp>gen_cpu/ppn_RNIHI5L[21]</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y111.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>gen_cpu/cache_hit</twComp><twBEL>gen_cpu/gen_icache/svbl_968.cache_hit_1_I_66</twBEL><twBEL>gen_cpu/gen_icache/svbl_968.cache_hit_1_I_34</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y112.D6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.713</twDelInfo><twComp>gen_cpu/cache_hit</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y112.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/inst_0[18]</twComp><twBEL>gen_cpu/gen_de/svbl_561.get_regr_0.svbl_558.un65_regr_0_a2_RNIBCOU1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y111.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>gen_cpu/gen_de/un65_regr_0_a2_RNIBCOU1</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y111.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>gen_cpu/inst_0[17]</twComp><twBEL>gen_cpu/gen_de/regr.ts.inst[15]</twBEL></twPathDel><twLogDel>2.027</twLogDel><twRouteDel>3.140</twRouteDel><twTotDel>5.167</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.555">dll_clk0_buf</twDestClk><twPctLog>39.2</twPctLog><twPctRoute>60.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="239"><twConstPath anchorID="240" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.549</twSlack><twSrc BELType="FF">gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/r_walk_stat.valid</twSrc><twDest BELType="FF">gen_cpu/gen_de/regr.ts.inst[15]</twDest><twTotPathDel>5.163</twTotPathDel><twClkSkew dest = "3.342" src = "3.629">0.287</twClkSkew><twDelConst>5.278</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.284" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.377</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/r_walk_stat.valid</twSrc><twDest BELType='FF'>gen_cpu/gen_de/regr.ts.inst[15]</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X72Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.277">dll_clk2x_buf</twSrcClk><twPathDel><twSite>SLICE_X72Y110.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>gen_cpu/valid_10</twComp><twBEL>gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/r_walk_stat.valid</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y109.D5</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>gen_cpu/valid_10</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y109.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.245</twDelInfo><twComp>gen_cpu/l[9]</twComp><twBEL>gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/tlbram2iu.lvl_i_m2_lut6_2_o5[1]</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y110.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>gen_cpu/N_133</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y110.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/valid_10</twComp><twBEL>gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/tlbram2iu.lvl_i_m2_lut6_2_RNIMCDF[1]</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y110.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.636</twDelInfo><twComp>gen_cpu/N_41_i</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y110.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>gen_cpu/gen_icache/svbl_968.cache_hit_1_I_45/O</twComp><twBEL>gen_cpu/gen_icache/svbl_968.cache_hit_1_I_33</twBEL><twBEL>gen_cpu/gen_icache/svbl_968.cache_hit_1_I_45</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y111.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_cpu/gen_icache/svbl_968.cache_hit_1_I_45/O</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y111.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>gen_cpu/cache_hit</twComp><twBEL>gen_cpu/gen_icache/svbl_968.cache_hit_1_I_34</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y112.D6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.713</twDelInfo><twComp>gen_cpu/cache_hit</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y112.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/inst_0[18]</twComp><twBEL>gen_cpu/gen_de/svbl_561.get_regr_0.svbl_558.un65_regr_0_a2_RNIBCOU1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y111.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>gen_cpu/gen_de/un65_regr_0_a2_RNIBCOU1</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y111.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>gen_cpu/inst_0[17]</twComp><twBEL>gen_cpu/gen_de/regr.ts.inst[15]</twBEL></twPathDel><twLogDel>2.204</twLogDel><twRouteDel>2.959</twRouteDel><twTotDel>5.163</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.555">dll_clk0_buf</twDestClk><twPctLog>42.7</twPctLog><twPctRoute>57.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="241"><twConstPath anchorID="242" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.546</twSlack><twSrc BELType="FF">gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/r_walk_stat.valid</twSrc><twDest BELType="FF">gen_cpu/gen_de/regr.ts.inst[15]</twDest><twTotPathDel>5.160</twTotPathDel><twClkSkew dest = "3.342" src = "3.629">0.287</twClkSkew><twDelConst>5.278</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.284" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.377</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/r_walk_stat.valid</twSrc><twDest BELType='FF'>gen_cpu/gen_de/regr.ts.inst[15]</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X72Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.277">dll_clk2x_buf</twSrcClk><twPathDel><twSite>SLICE_X72Y110.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>gen_cpu/valid_10</twComp><twBEL>gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/r_walk_stat.valid</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y109.D5</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>gen_cpu/valid_10</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y109.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/l[9]</twComp><twBEL>gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/tlbram2iu.lvl_i_m2_lut6_2_o6[1]</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y109.A2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.790</twDelInfo><twComp>gen_cpu/lvl_i_m2_lut6_2_O6[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y109.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/gen_immu/lvl[1]</twComp><twBEL>gen_cpu/gen_immu/ppn_6_1_0[15]</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y110.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>gen_cpu/ppn_6_1_0[15]</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y110.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>gen_cpu/gen_icache/svbl_968.cache_hit_1_I_45/O</twComp><twBEL>gen_cpu/gen_icache/svbl_968.cache_hit_1_I_55</twBEL><twBEL>gen_cpu/gen_icache/svbl_968.cache_hit_1_I_45</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y111.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_cpu/gen_icache/svbl_968.cache_hit_1_I_45/O</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y111.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>gen_cpu/cache_hit</twComp><twBEL>gen_cpu/gen_icache/svbl_968.cache_hit_1_I_34</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y112.D6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.713</twDelInfo><twComp>gen_cpu/cache_hit</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y112.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/inst_0[18]</twComp><twBEL>gen_cpu/gen_de/svbl_561.get_regr_0.svbl_558.un65_regr_0_a2_RNIBCOU1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y111.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>gen_cpu/gen_de/un65_regr_0_a2_RNIBCOU1</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y111.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>gen_cpu/inst_0[17]</twComp><twBEL>gen_cpu/gen_de/regr.ts.inst[15]</twBEL></twPathDel><twLogDel>2.022</twLogDel><twRouteDel>3.138</twRouteDel><twTotDel>5.160</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.555">dll_clk0_buf</twDestClk><twPctLog>39.2</twPctLog><twPctRoute>60.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="263" iCriticalPaths="25" sType="EndPoint">Paths for end point gen_cpu/gen_de/regr.ts.inst[16] (SLICE_X54Y111.SR), 263 paths
</twPathRptBanner><twPathRpt anchorID="243"><twConstPath anchorID="244" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.553</twSlack><twSrc BELType="FF">gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/r_walk_stat.valid_1</twSrc><twDest BELType="FF">gen_cpu/gen_de/regr.ts.inst[16]</twDest><twTotPathDel>5.167</twTotPathDel><twClkSkew dest = "3.342" src = "3.629">0.287</twClkSkew><twDelConst>5.278</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.284" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.377</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/r_walk_stat.valid_1</twSrc><twDest BELType='FF'>gen_cpu/gen_de/regr.ts.inst[16]</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X72Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.277">dll_clk2x_buf</twSrcClk><twPathDel><twSite>SLICE_X72Y110.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>gen_cpu/valid_10</twComp><twBEL>gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/r_walk_stat.valid_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y110.B4</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>gen_cpu/gen_immu/valid_1_0</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y110.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/gen_icache/ic_bram/genblk69.genblk70.ic_ram/t_wdata[23]</twComp><twBEL>gen_cpu/gen_immu/un1_icache_de_in.paddr_0_a3</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y110.A5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.452</twDelInfo><twComp>gen_cpu/gen_immu/paddr</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y110.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/valid_10</twComp><twBEL>gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/delr_de.pte.ppn_RNIHI5L[21]</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y111.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.923</twDelInfo><twComp>gen_cpu/ppn_RNIHI5L[21]</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y111.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>gen_cpu/cache_hit</twComp><twBEL>gen_cpu/gen_icache/svbl_968.cache_hit_1_I_66</twBEL><twBEL>gen_cpu/gen_icache/svbl_968.cache_hit_1_I_34</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y112.D6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.713</twDelInfo><twComp>gen_cpu/cache_hit</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y112.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/inst_0[18]</twComp><twBEL>gen_cpu/gen_de/svbl_561.get_regr_0.svbl_558.un65_regr_0_a2_RNIBCOU1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y111.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>gen_cpu/gen_de/un65_regr_0_a2_RNIBCOU1</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y111.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>gen_cpu/inst_0[17]</twComp><twBEL>gen_cpu/gen_de/regr.ts.inst[16]</twBEL></twPathDel><twLogDel>2.027</twLogDel><twRouteDel>3.140</twRouteDel><twTotDel>5.167</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.555">dll_clk0_buf</twDestClk><twPctLog>39.2</twPctLog><twPctRoute>60.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="245"><twConstPath anchorID="246" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.549</twSlack><twSrc BELType="FF">gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/r_walk_stat.valid</twSrc><twDest BELType="FF">gen_cpu/gen_de/regr.ts.inst[16]</twDest><twTotPathDel>5.163</twTotPathDel><twClkSkew dest = "3.342" src = "3.629">0.287</twClkSkew><twDelConst>5.278</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.284" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.377</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/r_walk_stat.valid</twSrc><twDest BELType='FF'>gen_cpu/gen_de/regr.ts.inst[16]</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X72Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.277">dll_clk2x_buf</twSrcClk><twPathDel><twSite>SLICE_X72Y110.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>gen_cpu/valid_10</twComp><twBEL>gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/r_walk_stat.valid</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y109.D5</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>gen_cpu/valid_10</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y109.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.245</twDelInfo><twComp>gen_cpu/l[9]</twComp><twBEL>gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/tlbram2iu.lvl_i_m2_lut6_2_o5[1]</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y110.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>gen_cpu/N_133</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y110.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/valid_10</twComp><twBEL>gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/tlbram2iu.lvl_i_m2_lut6_2_RNIMCDF[1]</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y110.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.636</twDelInfo><twComp>gen_cpu/N_41_i</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y110.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>gen_cpu/gen_icache/svbl_968.cache_hit_1_I_45/O</twComp><twBEL>gen_cpu/gen_icache/svbl_968.cache_hit_1_I_33</twBEL><twBEL>gen_cpu/gen_icache/svbl_968.cache_hit_1_I_45</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y111.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_cpu/gen_icache/svbl_968.cache_hit_1_I_45/O</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y111.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>gen_cpu/cache_hit</twComp><twBEL>gen_cpu/gen_icache/svbl_968.cache_hit_1_I_34</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y112.D6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.713</twDelInfo><twComp>gen_cpu/cache_hit</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y112.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/inst_0[18]</twComp><twBEL>gen_cpu/gen_de/svbl_561.get_regr_0.svbl_558.un65_regr_0_a2_RNIBCOU1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y111.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>gen_cpu/gen_de/un65_regr_0_a2_RNIBCOU1</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y111.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>gen_cpu/inst_0[17]</twComp><twBEL>gen_cpu/gen_de/regr.ts.inst[16]</twBEL></twPathDel><twLogDel>2.204</twLogDel><twRouteDel>2.959</twRouteDel><twTotDel>5.163</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.555">dll_clk0_buf</twDestClk><twPctLog>42.7</twPctLog><twPctRoute>57.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="247"><twConstPath anchorID="248" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.546</twSlack><twSrc BELType="FF">gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/r_walk_stat.valid</twSrc><twDest BELType="FF">gen_cpu/gen_de/regr.ts.inst[16]</twDest><twTotPathDel>5.160</twTotPathDel><twClkSkew dest = "3.342" src = "3.629">0.287</twClkSkew><twDelConst>5.278</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.284" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.377</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/r_walk_stat.valid</twSrc><twDest BELType='FF'>gen_cpu/gen_de/regr.ts.inst[16]</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X72Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.277">dll_clk2x_buf</twSrcClk><twPathDel><twSite>SLICE_X72Y110.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>gen_cpu/valid_10</twComp><twBEL>gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/r_walk_stat.valid</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y109.D5</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>gen_cpu/valid_10</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y109.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/l[9]</twComp><twBEL>gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/tlbram2iu.lvl_i_m2_lut6_2_o6[1]</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y109.A2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.790</twDelInfo><twComp>gen_cpu/lvl_i_m2_lut6_2_O6[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y109.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/gen_immu/lvl[1]</twComp><twBEL>gen_cpu/gen_immu/ppn_6_1_0[15]</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y110.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>gen_cpu/ppn_6_1_0[15]</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y110.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>gen_cpu/gen_icache/svbl_968.cache_hit_1_I_45/O</twComp><twBEL>gen_cpu/gen_icache/svbl_968.cache_hit_1_I_55</twBEL><twBEL>gen_cpu/gen_icache/svbl_968.cache_hit_1_I_45</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y111.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_cpu/gen_icache/svbl_968.cache_hit_1_I_45/O</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y111.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>gen_cpu/cache_hit</twComp><twBEL>gen_cpu/gen_icache/svbl_968.cache_hit_1_I_34</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y112.D6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.713</twDelInfo><twComp>gen_cpu/cache_hit</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y112.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/inst_0[18]</twComp><twBEL>gen_cpu/gen_de/svbl_561.get_regr_0.svbl_558.un65_regr_0_a2_RNIBCOU1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y111.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>gen_cpu/gen_de/un65_regr_0_a2_RNIBCOU1</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y111.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>gen_cpu/inst_0[17]</twComp><twBEL>gen_cpu/gen_de/regr.ts.inst[16]</twBEL></twPathDel><twLogDel>2.022</twLogDel><twRouteDel>3.138</twRouteDel><twTotDel>5.160</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.555">dll_clk0_buf</twDestClk><twPctLog>39.2</twPctLog><twPctRoute>60.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="263" iCriticalPaths="25" sType="EndPoint">Paths for end point gen_cpu/gen_de/regr.ts.inst[17] (SLICE_X54Y111.SR), 263 paths
</twPathRptBanner><twPathRpt anchorID="249"><twConstPath anchorID="250" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.553</twSlack><twSrc BELType="FF">gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/r_walk_stat.valid_1</twSrc><twDest BELType="FF">gen_cpu/gen_de/regr.ts.inst[17]</twDest><twTotPathDel>5.167</twTotPathDel><twClkSkew dest = "3.342" src = "3.629">0.287</twClkSkew><twDelConst>5.278</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.284" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.377</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/r_walk_stat.valid_1</twSrc><twDest BELType='FF'>gen_cpu/gen_de/regr.ts.inst[17]</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X72Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.277">dll_clk2x_buf</twSrcClk><twPathDel><twSite>SLICE_X72Y110.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>gen_cpu/valid_10</twComp><twBEL>gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/r_walk_stat.valid_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y110.B4</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>gen_cpu/gen_immu/valid_1_0</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y110.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/gen_icache/ic_bram/genblk69.genblk70.ic_ram/t_wdata[23]</twComp><twBEL>gen_cpu/gen_immu/un1_icache_de_in.paddr_0_a3</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y110.A5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.452</twDelInfo><twComp>gen_cpu/gen_immu/paddr</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y110.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/valid_10</twComp><twBEL>gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/delr_de.pte.ppn_RNIHI5L[21]</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y111.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.923</twDelInfo><twComp>gen_cpu/ppn_RNIHI5L[21]</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y111.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>gen_cpu/cache_hit</twComp><twBEL>gen_cpu/gen_icache/svbl_968.cache_hit_1_I_66</twBEL><twBEL>gen_cpu/gen_icache/svbl_968.cache_hit_1_I_34</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y112.D6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.713</twDelInfo><twComp>gen_cpu/cache_hit</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y112.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/inst_0[18]</twComp><twBEL>gen_cpu/gen_de/svbl_561.get_regr_0.svbl_558.un65_regr_0_a2_RNIBCOU1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y111.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>gen_cpu/gen_de/un65_regr_0_a2_RNIBCOU1</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y111.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>gen_cpu/inst_0[17]</twComp><twBEL>gen_cpu/gen_de/regr.ts.inst[17]</twBEL></twPathDel><twLogDel>2.027</twLogDel><twRouteDel>3.140</twRouteDel><twTotDel>5.167</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.555">dll_clk0_buf</twDestClk><twPctLog>39.2</twPctLog><twPctRoute>60.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="251"><twConstPath anchorID="252" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.549</twSlack><twSrc BELType="FF">gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/r_walk_stat.valid</twSrc><twDest BELType="FF">gen_cpu/gen_de/regr.ts.inst[17]</twDest><twTotPathDel>5.163</twTotPathDel><twClkSkew dest = "3.342" src = "3.629">0.287</twClkSkew><twDelConst>5.278</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.284" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.377</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/r_walk_stat.valid</twSrc><twDest BELType='FF'>gen_cpu/gen_de/regr.ts.inst[17]</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X72Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.277">dll_clk2x_buf</twSrcClk><twPathDel><twSite>SLICE_X72Y110.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>gen_cpu/valid_10</twComp><twBEL>gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/r_walk_stat.valid</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y109.D5</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>gen_cpu/valid_10</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y109.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.245</twDelInfo><twComp>gen_cpu/l[9]</twComp><twBEL>gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/tlbram2iu.lvl_i_m2_lut6_2_o5[1]</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y110.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>gen_cpu/N_133</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y110.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/valid_10</twComp><twBEL>gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/tlbram2iu.lvl_i_m2_lut6_2_RNIMCDF[1]</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y110.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.636</twDelInfo><twComp>gen_cpu/N_41_i</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y110.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>gen_cpu/gen_icache/svbl_968.cache_hit_1_I_45/O</twComp><twBEL>gen_cpu/gen_icache/svbl_968.cache_hit_1_I_33</twBEL><twBEL>gen_cpu/gen_icache/svbl_968.cache_hit_1_I_45</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y111.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_cpu/gen_icache/svbl_968.cache_hit_1_I_45/O</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y111.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>gen_cpu/cache_hit</twComp><twBEL>gen_cpu/gen_icache/svbl_968.cache_hit_1_I_34</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y112.D6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.713</twDelInfo><twComp>gen_cpu/cache_hit</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y112.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/inst_0[18]</twComp><twBEL>gen_cpu/gen_de/svbl_561.get_regr_0.svbl_558.un65_regr_0_a2_RNIBCOU1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y111.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>gen_cpu/gen_de/un65_regr_0_a2_RNIBCOU1</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y111.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>gen_cpu/inst_0[17]</twComp><twBEL>gen_cpu/gen_de/regr.ts.inst[17]</twBEL></twPathDel><twLogDel>2.204</twLogDel><twRouteDel>2.959</twRouteDel><twTotDel>5.163</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.555">dll_clk0_buf</twDestClk><twPctLog>42.7</twPctLog><twPctRoute>57.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="253"><twConstPath anchorID="254" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.546</twSlack><twSrc BELType="FF">gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/r_walk_stat.valid</twSrc><twDest BELType="FF">gen_cpu/gen_de/regr.ts.inst[17]</twDest><twTotPathDel>5.160</twTotPathDel><twClkSkew dest = "3.342" src = "3.629">0.287</twClkSkew><twDelConst>5.278</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.284" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.377</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/r_walk_stat.valid</twSrc><twDest BELType='FF'>gen_cpu/gen_de/regr.ts.inst[17]</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X72Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.277">dll_clk2x_buf</twSrcClk><twPathDel><twSite>SLICE_X72Y110.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>gen_cpu/valid_10</twComp><twBEL>gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/r_walk_stat.valid</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y109.D5</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>gen_cpu/valid_10</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y109.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/l[9]</twComp><twBEL>gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/tlbram2iu.lvl_i_m2_lut6_2_o6[1]</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y109.A2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.790</twDelInfo><twComp>gen_cpu/lvl_i_m2_lut6_2_O6[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y109.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/gen_immu/lvl[1]</twComp><twBEL>gen_cpu/gen_immu/ppn_6_1_0[15]</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y110.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>gen_cpu/ppn_6_1_0[15]</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y110.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>gen_cpu/gen_icache/svbl_968.cache_hit_1_I_45/O</twComp><twBEL>gen_cpu/gen_icache/svbl_968.cache_hit_1_I_55</twBEL><twBEL>gen_cpu/gen_icache/svbl_968.cache_hit_1_I_45</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y111.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_cpu/gen_icache/svbl_968.cache_hit_1_I_45/O</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y111.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>gen_cpu/cache_hit</twComp><twBEL>gen_cpu/gen_icache/svbl_968.cache_hit_1_I_34</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y112.D6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.713</twDelInfo><twComp>gen_cpu/cache_hit</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y112.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/inst_0[18]</twComp><twBEL>gen_cpu/gen_de/svbl_561.get_regr_0.svbl_558.un65_regr_0_a2_RNIBCOU1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y111.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>gen_cpu/gen_de/un65_regr_0_a2_RNIBCOU1</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y111.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>gen_cpu/inst_0[17]</twComp><twBEL>gen_cpu/gen_de/regr.ts.inst[17]</twBEL></twPathDel><twLogDel>2.022</twLogDel><twRouteDel>3.138</twRouteDel><twTotDel>5.160</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.555">dll_clk0_buf</twDestClk><twPctLog>39.2</twPctLog><twPctRoute>60.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_gen_gclk_rst_gen_clk_genblk47_genblk48_xcv5_gen_clk_dll_clk0 = PERIOD
        TIMEGRP &quot;gen_gclk_rst_gen_clk_genblk47_genblk48_xcv5_gen_clk_dll_clk0&quot;
        TS_gen_gclk_rst_gen_clk_genblk47_genblk48_xcv5_gen_clk_dfs_clkfx HIGH
        50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_cpu/gen_ex/genblk100.genblk101.xalu_mul_div/gen_div/genblk61.genblk62.idiv/rd.d[13] (SLICE_X16Y114.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="255"><twConstPath anchorID="256" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.000</twSlack><twSrc BELType="FF">gen_cpu/gen_ex/genblk100.genblk101.xalu_mul_div/div_ififo/dout.op2[13]</twSrc><twDest BELType="FF">gen_cpu/gen_ex/genblk100.genblk101.xalu_mul_div/gen_div/genblk61.genblk62.idiv/rd.d[13]</twDest><twTotPathDel>0.666</twTotPathDel><twClkSkew dest = "3.777" src = "3.488">-0.289</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.284" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.377</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>gen_cpu/gen_ex/genblk100.genblk101.xalu_mul_div/div_ififo/dout.op2[13]</twSrc><twDest BELType='FF'>gen_cpu/gen_ex/genblk100.genblk101.xalu_mul_div/gen_div/genblk61.genblk62.idiv/rd.d[13]</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X16Y109.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.555">dll_clk2x_buf</twSrcClk><twPathDel><twSite>SLICE_X16Y109.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>gen_cpu/gen_ex/genblk100.genblk101.xalu_mul_div/op2_0[13]</twComp><twBEL>gen_cpu/gen_ex/genblk100.genblk101.xalu_mul_div/div_ififo/dout.op2[13]</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y114.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.463</twDelInfo><twComp>gen_cpu/gen_ex/genblk100.genblk101.xalu_mul_div/op2_0[13]</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X16Y114.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.230</twDelInfo><twComp>gen_cpu/gen_ex/genblk100.genblk101.xalu_mul_div/gen_div/genblk61.genblk62.idiv/d[13]</twComp><twBEL>gen_cpu/gen_ex/genblk100.genblk101.xalu_mul_div/gen_div/genblk61.genblk62.idiv/rd.d[13]</twBEL></twPathDel><twLogDel>0.203</twLogDel><twRouteDel>0.463</twRouteDel><twTotDel>0.666</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.555">dll_clk0_buf</twDestClk><twPctLog>30.5</twPctLog><twPctRoute>69.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_cpu/gen_ex/genblk100.genblk101.xalu_mul_div/gen_div/genblk61.genblk62.idiv/rd.d[9] (SLICE_X23Y110.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="257"><twConstPath anchorID="258" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.004</twSlack><twSrc BELType="FF">gen_cpu/gen_ex/genblk100.genblk101.xalu_mul_div/div_ififo/dout.op2[9]</twSrc><twDest BELType="FF">gen_cpu/gen_ex/genblk100.genblk101.xalu_mul_div/gen_div/genblk61.genblk62.idiv/rd.d[9]</twDest><twTotPathDel>0.640</twTotPathDel><twClkSkew dest = "3.738" src = "3.479">-0.259</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.284" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.377</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>gen_cpu/gen_ex/genblk100.genblk101.xalu_mul_div/div_ififo/dout.op2[9]</twSrc><twDest BELType='FF'>gen_cpu/gen_ex/genblk100.genblk101.xalu_mul_div/gen_div/genblk61.genblk62.idiv/rd.d[9]</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X24Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.555">dll_clk2x_buf</twSrcClk><twPathDel><twSite>SLICE_X24Y107.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>gen_cpu/gen_ex/genblk100.genblk101.xalu_mul_div/tid[2]</twComp><twBEL>gen_cpu/gen_ex/genblk100.genblk101.xalu_mul_div/div_ififo/dout.op2[9]</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y110.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.426</twDelInfo><twComp>gen_cpu/gen_ex/genblk100.genblk101.xalu_mul_div/op2_0[9]</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y110.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>gen_cpu/gen_ex/genblk100.genblk101.xalu_mul_div/gen_div/genblk61.genblk62.idiv/d[9]</twComp><twBEL>gen_cpu/gen_ex/genblk100.genblk101.xalu_mul_div/gen_div/genblk61.genblk62.idiv/rd.d[9]</twBEL></twPathDel><twLogDel>0.214</twLogDel><twRouteDel>0.426</twRouteDel><twTotDel>0.640</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.555">dll_clk0_buf</twDestClk><twPctLog>33.4</twPctLog><twPctRoute>66.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_cpu/gen_ex/r_mrin.fp_ex_res[12] (SLICE_X45Y55.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="259"><twConstPath anchorID="260" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.004</twSlack><twSrc BELType="FF">gen_cpu/gen_ex/genblk103.genblk104.gen_fpu_if/fpop_out_buf/genblk170.genblk171.dout.result[12]</twSrc><twDest BELType="FF">gen_cpu/gen_ex/r_mrin.fp_ex_res[12]</twDest><twTotPathDel>0.621</twTotPathDel><twClkSkew dest = "3.622" src = "3.382">-0.240</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.284" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.377</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>gen_cpu/gen_ex/genblk103.genblk104.gen_fpu_if/fpop_out_buf/genblk170.genblk171.dout.result[12]</twSrc><twDest BELType='FF'>gen_cpu/gen_ex/r_mrin.fp_ex_res[12]</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X44Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.555">dll_clk2x_buf</twSrcClk><twPathDel><twSite>SLICE_X44Y52.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>gen_cpu/gen_ex/un1_gen_fpu_if[22]</twComp><twBEL>gen_cpu/gen_ex/genblk103.genblk104.gen_fpu_if/fpop_out_buf/genblk170.genblk171.dout.result[12]</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y55.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.417</twDelInfo><twComp>gen_cpu/gen_ex/un1_gen_fpu_if[20]</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X45Y55.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.229</twDelInfo><twComp>gen_cpu/fp_ex_res[15]</twComp><twBEL>gen_cpu/gen_ex/r_mrin.fp_ex_res[12]</twBEL></twPathDel><twLogDel>0.204</twLogDel><twRouteDel>0.417</twRouteDel><twTotDel>0.621</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.555">dll_clk0_buf</twDestClk><twPctLog>32.9</twPctLog><twPctRoute>67.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="261"><twPinLimitBanner>Component Switching Limit Checks: TS_gen_gclk_rst_gen_clk_genblk47_genblk48_xcv5_gen_clk_dll_clk0 = PERIOD
        TIMEGRP &quot;gen_gclk_rst_gen_clk_genblk47_genblk48_xcv5_gen_clk_dll_clk0&quot;
        TS_gen_gclk_rst_gen_clk_genblk47_genblk48_xcv5_gen_clk_dfs_clkfx HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="262" type="MINPERIOD" name="Trper_CLKA" slack="7.490" period="10.555" constraintValue="10.555" deviceLimit="3.065" freqLimit="326.264" physResource="gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/small_way_1/genblk81.genblk82.tlbram/tlb_ram/RDCLKL" logResource="gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/small_way_1/genblk81.genblk82.tlbram/tlb_ram/RDCLKL" locationPin="RAMB36_X3Y15.CLKARDCLKL" clockNet="dll_clk0_buf"/><twPinLimit anchorID="263" type="MINPERIOD" name="Trper_CLKA" slack="7.490" period="10.555" constraintValue="10.555" deviceLimit="3.065" freqLimit="326.264" physResource="gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/small_way_1/genblk81.genblk82.tlbram/tlb_ram/RDCLKU" logResource="gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/small_way_1/genblk81.genblk82.tlbram/tlb_ram/RDCLKU" locationPin="RAMB36_X3Y15.CLKARDCLKU" clockNet="dll_clk0_buf"/><twPinLimit anchorID="264" type="MINPERIOD" name="Trper_CLKA" slack="7.490" period="10.555" constraintValue="10.555" deviceLimit="3.065" freqLimit="326.264" physResource="gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/small_way_1/genblk81.genblk82.tlbram/tlb_ram/RDRCLKL" logResource="gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/small_way_1/genblk81.genblk82.tlbram/tlb_ram/RDRCLKL" locationPin="RAMB36_X3Y15.REGCLKARDRCLKL" clockNet="dll_clk0_buf"/></twPinLimitRpt></twConst><twConst anchorID="265" twConstType="PERIOD" ><twConstHead uID="13"><twConstName UCFConstName="" ScopeName="">TS_gen_gclk_rst_gen_clk_genblk47_genblk48_xcv5_gen_clk_dll_clk2x = PERIOD         TIMEGRP         &quot;gen_gclk_rst_gen_clk_genblk47_genblk48_xcv5_gen_clk_dll_clk2x&quot;         TS_gen_gclk_rst_gen_clk_genblk47_genblk48_xcv5_gen_clk_dfs_clkfx / 2         HIGH 50%;</twConstName><twItemCnt>94998</twItemCnt><twErrCntSetup>120</twErrCntSetup><twErrCntEndPt>120</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>21674</twEndPtCnt><twPathErrCnt>23199</twPathErrCnt><twMinPer>7.702</twMinPer></twConstHead><twPathRptBanner iPaths="595" iCriticalPaths="552" sType="EndPoint">Paths for end point gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/genblk5.genblk8.genblk9[3].dc_data (RAMB36_X2Y18.ADDRAL14), 595 paths
</twPathRptBanner><twPathRpt anchorID="266"><twConstPath anchorID="267" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.425</twSlack><twSrc BELType="RAM">gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/small_way_0/genblk81.genblk82.tlbram/tlb_ram</twSrc><twDest BELType="RAM">gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/genblk5.genblk8.genblk9[3].dc_data</twDest><twTotPathDel>6.924</twTotPathDel><twClkSkew dest = "3.405" src = "3.765">0.360</twClkSkew><twDelConst>5.277</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.365" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.418</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='RAM'>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/small_way_0/genblk81.genblk82.tlbram/tlb_ram</twSrc><twDest BELType='RAM'>gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/genblk5.genblk8.genblk9[3].dc_data</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB36_X3Y16.REGCLKARDRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dll_clk0_buf</twSrcClk><twPathDel><twSite>RAMB36_X3Y16.DOBDOU6</twSite><twDelType>Trcko_DO</twDelType><twDelInfo twEdge="twRising">0.922</twDelInfo><twComp>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/small_way_0/genblk81.genblk82.tlbram/tlb_ram</twComp><twBEL>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/small_way_0/genblk81.genblk82.tlbram/tlb_ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y79.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.265</twDelInfo><twComp>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/tlb_ram_DO_4[45]</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y79.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/svbl_611.un1_tlb_small_hit_0_I_34/O</twComp><twBEL>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/svbl_611.un1_tlb_small_hit_0_I_33</twBEL><twBEL>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/svbl_611.un1_tlb_small_hit_0_I_34</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y80.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/svbl_611.un1_tlb_small_hit_0_I_34/O</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y80.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.262</twDelInfo><twComp>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/un1_tlb_small_hit</twComp><twBEL>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/svbl_611.un1_tlb_small_hit_0_I_56</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y80.A1</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">0.827</twDelInfo><twComp>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/un1_tlb_small_hit</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y80.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/gen_dmmu/ppn_0_sqmuxa_0</twComp><twBEL>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/tlbram2iu.valid_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y79.D6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.540</twDelInfo><twComp>gen_cpu/gen_dmmu/N_293_1</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y79.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/new_tag[13]</twComp><twBEL>gen_cpu/gen_dmmu/ppn_3_sqmuxa_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y79.B5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>gen_cpu/gen_dmmu/ppn_3_sqmuxa_0</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y79.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/new_tag[13]</twComp><twBEL>gen_cpu/gen_dmmu/new_pte.ppn_m[9]</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y85.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.651</twDelInfo><twComp>gen_cpu/ppn_1[9]</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y85.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/gen_dmmu/mmuat_0[2]</twComp><twBEL>gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/t_raddr[8]</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y18.ADDRAL14</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.934</twDelInfo><twComp>gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/t_raddr[8]</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y18.CLKARDCLKL</twSite><twDelType>Trcck_ADDR</twDelType><twDelInfo twEdge="twRising">0.347</twDelInfo><twComp>gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/genblk5.genblk8.genblk9[3].dc_data</twComp><twBEL>gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/genblk5.genblk8.genblk9[3].dc_data</twBEL></twPathDel><twLogDel>2.330</twLogDel><twRouteDel>4.594</twRouteDel><twTotDel>6.924</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.277">dll_clk2x_buf</twDestClk><twPctLog>33.7</twPctLog><twPctRoute>66.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="268"><twConstPath anchorID="269" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.386</twSlack><twSrc BELType="RAM">gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/small_way_1/genblk81.genblk82.tlbram/tlb_ram</twSrc><twDest BELType="RAM">gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/genblk5.genblk8.genblk9[3].dc_data</twDest><twTotPathDel>6.881</twTotPathDel><twClkSkew dest = "3.405" src = "3.769">0.364</twClkSkew><twDelConst>5.277</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.365" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.418</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='RAM'>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/small_way_1/genblk81.genblk82.tlbram/tlb_ram</twSrc><twDest BELType='RAM'>gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/genblk5.genblk8.genblk9[3].dc_data</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB36_X3Y15.REGCLKARDRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dll_clk0_buf</twSrcClk><twPathDel><twSite>RAMB36_X3Y15.DOBDOL7</twSite><twDelType>Trcko_DO</twDelType><twDelInfo twEdge="twRising">0.922</twDelInfo><twComp>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/small_way_1/genblk81.genblk82.tlbram/tlb_ram</twComp><twBEL>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/small_way_1/genblk81.genblk82.tlbram/tlb_ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y77.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.113</twDelInfo><twComp>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/tlb_ram_DO_3[46]</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y77.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/svbl_611.un9_tlb_small_hit_0_I_34/O</twComp><twBEL>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/svbl_611.un9_tlb_small_hit_0_I_33</twBEL><twBEL>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/svbl_611.un9_tlb_small_hit_0_I_34</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y78.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/svbl_611.un9_tlb_small_hit_0_I_34/O</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y78.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.262</twDelInfo><twComp>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/small_way_1/genblk81.genblk82.tlbram/tlb_small_we_i_i[1]</twComp><twBEL>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/svbl_611.un9_tlb_small_hit_0_I_56</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y80.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.942</twDelInfo><twComp>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/un9_tlb_small_hit</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y80.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>gen_cpu/gen_dmmu/exception_valid_0</twComp><twBEL>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/tlbram2iu.valid_0_lut6_2/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y79.B2</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.849</twDelInfo><twComp>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/N_30750_i</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y79.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/new_tag[13]</twComp><twBEL>gen_cpu/gen_dmmu/new_pte.ppn_m[9]</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y85.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.651</twDelInfo><twComp>gen_cpu/ppn_1[9]</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y85.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/gen_dmmu/mmuat_0[2]</twComp><twBEL>gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/t_raddr[8]</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y18.ADDRAL14</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.934</twDelInfo><twComp>gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/t_raddr[8]</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y18.CLKARDCLKL</twSite><twDelType>Trcck_ADDR</twDelType><twDelInfo twEdge="twRising">0.347</twDelInfo><twComp>gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/genblk5.genblk8.genblk9[3].dc_data</twComp><twBEL>gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/genblk5.genblk8.genblk9[3].dc_data</twBEL></twPathDel><twLogDel>2.392</twLogDel><twRouteDel>4.489</twRouteDel><twTotDel>6.881</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.277">dll_clk2x_buf</twDestClk><twPctLog>34.8</twPctLog><twPctRoute>65.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="270"><twConstPath anchorID="271" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.378</twSlack><twSrc BELType="RAM">gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/small_way_0/genblk81.genblk82.tlbram/tlb_ram</twSrc><twDest BELType="RAM">gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/genblk5.genblk8.genblk9[3].dc_data</twDest><twTotPathDel>6.877</twTotPathDel><twClkSkew dest = "3.405" src = "3.765">0.360</twClkSkew><twDelConst>5.277</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.365" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.418</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='RAM'>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/small_way_0/genblk81.genblk82.tlbram/tlb_ram</twSrc><twDest BELType='RAM'>gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/genblk5.genblk8.genblk9[3].dc_data</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB36_X3Y16.REGCLKARDRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dll_clk0_buf</twSrcClk><twPathDel><twSite>RAMB36_X3Y16.DOBDOU7</twSite><twDelType>Trcko_DO</twDelType><twDelInfo twEdge="twRising">0.922</twDelInfo><twComp>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/small_way_0/genblk81.genblk82.tlbram/tlb_ram</twComp><twBEL>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/small_way_0/genblk81.genblk82.tlbram/tlb_ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y79.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.218</twDelInfo><twComp>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/tlb_ram_DO_4[47]</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y79.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/svbl_611.un1_tlb_small_hit_0_I_34/O</twComp><twBEL>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/svbl_611.un1_tlb_small_hit_0_I_33</twBEL><twBEL>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/svbl_611.un1_tlb_small_hit_0_I_34</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y80.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/svbl_611.un1_tlb_small_hit_0_I_34/O</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y80.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.262</twDelInfo><twComp>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/un1_tlb_small_hit</twComp><twBEL>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/svbl_611.un1_tlb_small_hit_0_I_56</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y80.A1</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">0.827</twDelInfo><twComp>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/un1_tlb_small_hit</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y80.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/gen_dmmu/ppn_0_sqmuxa_0</twComp><twBEL>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/tlbram2iu.valid_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y79.D6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.540</twDelInfo><twComp>gen_cpu/gen_dmmu/N_293_1</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y79.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/new_tag[13]</twComp><twBEL>gen_cpu/gen_dmmu/ppn_3_sqmuxa_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y79.B5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>gen_cpu/gen_dmmu/ppn_3_sqmuxa_0</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y79.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/new_tag[13]</twComp><twBEL>gen_cpu/gen_dmmu/new_pte.ppn_m[9]</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y85.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.651</twDelInfo><twComp>gen_cpu/ppn_1[9]</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y85.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/gen_dmmu/mmuat_0[2]</twComp><twBEL>gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/t_raddr[8]</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y18.ADDRAL14</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.934</twDelInfo><twComp>gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/t_raddr[8]</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y18.CLKARDCLKL</twSite><twDelType>Trcck_ADDR</twDelType><twDelInfo twEdge="twRising">0.347</twDelInfo><twComp>gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/genblk5.genblk8.genblk9[3].dc_data</twComp><twBEL>gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/genblk5.genblk8.genblk9[3].dc_data</twBEL></twPathDel><twLogDel>2.330</twLogDel><twRouteDel>4.547</twRouteDel><twTotDel>6.877</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.277">dll_clk2x_buf</twDestClk><twPctLog>33.9</twPctLog><twPctRoute>66.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="595" iCriticalPaths="552" sType="EndPoint">Paths for end point gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/genblk5.genblk8.genblk9[3].dc_data (RAMB36_X2Y18.ADDRAU14), 595 paths
</twPathRptBanner><twPathRpt anchorID="272"><twConstPath anchorID="273" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.414</twSlack><twSrc BELType="RAM">gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/small_way_0/genblk81.genblk82.tlbram/tlb_ram</twSrc><twDest BELType="RAM">gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/genblk5.genblk8.genblk9[3].dc_data</twDest><twTotPathDel>6.924</twTotPathDel><twClkSkew dest = "3.416" src = "3.765">0.349</twClkSkew><twDelConst>5.277</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.365" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.418</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='RAM'>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/small_way_0/genblk81.genblk82.tlbram/tlb_ram</twSrc><twDest BELType='RAM'>gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/genblk5.genblk8.genblk9[3].dc_data</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB36_X3Y16.REGCLKARDRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dll_clk0_buf</twSrcClk><twPathDel><twSite>RAMB36_X3Y16.DOBDOU6</twSite><twDelType>Trcko_DO</twDelType><twDelInfo twEdge="twRising">0.922</twDelInfo><twComp>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/small_way_0/genblk81.genblk82.tlbram/tlb_ram</twComp><twBEL>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/small_way_0/genblk81.genblk82.tlbram/tlb_ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y79.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.265</twDelInfo><twComp>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/tlb_ram_DO_4[45]</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y79.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/svbl_611.un1_tlb_small_hit_0_I_34/O</twComp><twBEL>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/svbl_611.un1_tlb_small_hit_0_I_33</twBEL><twBEL>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/svbl_611.un1_tlb_small_hit_0_I_34</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y80.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/svbl_611.un1_tlb_small_hit_0_I_34/O</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y80.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.262</twDelInfo><twComp>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/un1_tlb_small_hit</twComp><twBEL>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/svbl_611.un1_tlb_small_hit_0_I_56</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y80.A1</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">0.827</twDelInfo><twComp>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/un1_tlb_small_hit</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y80.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/gen_dmmu/ppn_0_sqmuxa_0</twComp><twBEL>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/tlbram2iu.valid_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y79.D6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.540</twDelInfo><twComp>gen_cpu/gen_dmmu/N_293_1</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y79.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/new_tag[13]</twComp><twBEL>gen_cpu/gen_dmmu/ppn_3_sqmuxa_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y79.B5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>gen_cpu/gen_dmmu/ppn_3_sqmuxa_0</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y79.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/new_tag[13]</twComp><twBEL>gen_cpu/gen_dmmu/new_pte.ppn_m[9]</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y85.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.651</twDelInfo><twComp>gen_cpu/ppn_1[9]</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y85.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/gen_dmmu/mmuat_0[2]</twComp><twBEL>gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/t_raddr[8]</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y18.ADDRAU14</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.934</twDelInfo><twComp>gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/t_raddr[8]</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y18.CLKARDCLKU</twSite><twDelType>Trcck_ADDR</twDelType><twDelInfo twEdge="twRising">0.347</twDelInfo><twComp>gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/genblk5.genblk8.genblk9[3].dc_data</twComp><twBEL>gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/genblk5.genblk8.genblk9[3].dc_data</twBEL></twPathDel><twLogDel>2.330</twLogDel><twRouteDel>4.594</twRouteDel><twTotDel>6.924</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.277">dll_clk2x_buf</twDestClk><twPctLog>33.7</twPctLog><twPctRoute>66.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="274"><twConstPath anchorID="275" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.375</twSlack><twSrc BELType="RAM">gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/small_way_1/genblk81.genblk82.tlbram/tlb_ram</twSrc><twDest BELType="RAM">gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/genblk5.genblk8.genblk9[3].dc_data</twDest><twTotPathDel>6.881</twTotPathDel><twClkSkew dest = "3.416" src = "3.769">0.353</twClkSkew><twDelConst>5.277</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.365" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.418</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='RAM'>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/small_way_1/genblk81.genblk82.tlbram/tlb_ram</twSrc><twDest BELType='RAM'>gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/genblk5.genblk8.genblk9[3].dc_data</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB36_X3Y15.REGCLKARDRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dll_clk0_buf</twSrcClk><twPathDel><twSite>RAMB36_X3Y15.DOBDOL7</twSite><twDelType>Trcko_DO</twDelType><twDelInfo twEdge="twRising">0.922</twDelInfo><twComp>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/small_way_1/genblk81.genblk82.tlbram/tlb_ram</twComp><twBEL>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/small_way_1/genblk81.genblk82.tlbram/tlb_ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y77.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.113</twDelInfo><twComp>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/tlb_ram_DO_3[46]</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y77.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/svbl_611.un9_tlb_small_hit_0_I_34/O</twComp><twBEL>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/svbl_611.un9_tlb_small_hit_0_I_33</twBEL><twBEL>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/svbl_611.un9_tlb_small_hit_0_I_34</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y78.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/svbl_611.un9_tlb_small_hit_0_I_34/O</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y78.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.262</twDelInfo><twComp>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/small_way_1/genblk81.genblk82.tlbram/tlb_small_we_i_i[1]</twComp><twBEL>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/svbl_611.un9_tlb_small_hit_0_I_56</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y80.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.942</twDelInfo><twComp>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/un9_tlb_small_hit</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y80.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>gen_cpu/gen_dmmu/exception_valid_0</twComp><twBEL>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/tlbram2iu.valid_0_lut6_2/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y79.B2</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.849</twDelInfo><twComp>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/N_30750_i</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y79.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/new_tag[13]</twComp><twBEL>gen_cpu/gen_dmmu/new_pte.ppn_m[9]</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y85.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.651</twDelInfo><twComp>gen_cpu/ppn_1[9]</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y85.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/gen_dmmu/mmuat_0[2]</twComp><twBEL>gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/t_raddr[8]</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y18.ADDRAU14</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.934</twDelInfo><twComp>gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/t_raddr[8]</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y18.CLKARDCLKU</twSite><twDelType>Trcck_ADDR</twDelType><twDelInfo twEdge="twRising">0.347</twDelInfo><twComp>gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/genblk5.genblk8.genblk9[3].dc_data</twComp><twBEL>gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/genblk5.genblk8.genblk9[3].dc_data</twBEL></twPathDel><twLogDel>2.392</twLogDel><twRouteDel>4.489</twRouteDel><twTotDel>6.881</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.277">dll_clk2x_buf</twDestClk><twPctLog>34.8</twPctLog><twPctRoute>65.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="276"><twConstPath anchorID="277" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.367</twSlack><twSrc BELType="RAM">gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/small_way_0/genblk81.genblk82.tlbram/tlb_ram</twSrc><twDest BELType="RAM">gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/genblk5.genblk8.genblk9[3].dc_data</twDest><twTotPathDel>6.877</twTotPathDel><twClkSkew dest = "3.416" src = "3.765">0.349</twClkSkew><twDelConst>5.277</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.365" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.418</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='RAM'>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/small_way_0/genblk81.genblk82.tlbram/tlb_ram</twSrc><twDest BELType='RAM'>gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/genblk5.genblk8.genblk9[3].dc_data</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB36_X3Y16.REGCLKARDRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dll_clk0_buf</twSrcClk><twPathDel><twSite>RAMB36_X3Y16.DOBDOU7</twSite><twDelType>Trcko_DO</twDelType><twDelInfo twEdge="twRising">0.922</twDelInfo><twComp>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/small_way_0/genblk81.genblk82.tlbram/tlb_ram</twComp><twBEL>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/small_way_0/genblk81.genblk82.tlbram/tlb_ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y79.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.218</twDelInfo><twComp>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/tlb_ram_DO_4[47]</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y79.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/svbl_611.un1_tlb_small_hit_0_I_34/O</twComp><twBEL>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/svbl_611.un1_tlb_small_hit_0_I_33</twBEL><twBEL>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/svbl_611.un1_tlb_small_hit_0_I_34</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y80.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/svbl_611.un1_tlb_small_hit_0_I_34/O</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y80.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.262</twDelInfo><twComp>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/un1_tlb_small_hit</twComp><twBEL>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/svbl_611.un1_tlb_small_hit_0_I_56</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y80.A1</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">0.827</twDelInfo><twComp>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/un1_tlb_small_hit</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y80.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/gen_dmmu/ppn_0_sqmuxa_0</twComp><twBEL>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/tlbram2iu.valid_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y79.D6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.540</twDelInfo><twComp>gen_cpu/gen_dmmu/N_293_1</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y79.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/new_tag[13]</twComp><twBEL>gen_cpu/gen_dmmu/ppn_3_sqmuxa_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y79.B5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>gen_cpu/gen_dmmu/ppn_3_sqmuxa_0</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y79.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/new_tag[13]</twComp><twBEL>gen_cpu/gen_dmmu/new_pte.ppn_m[9]</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y85.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.651</twDelInfo><twComp>gen_cpu/ppn_1[9]</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y85.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/gen_dmmu/mmuat_0[2]</twComp><twBEL>gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/t_raddr[8]</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y18.ADDRAU14</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.934</twDelInfo><twComp>gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/t_raddr[8]</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y18.CLKARDCLKU</twSite><twDelType>Trcck_ADDR</twDelType><twDelInfo twEdge="twRising">0.347</twDelInfo><twComp>gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/genblk5.genblk8.genblk9[3].dc_data</twComp><twBEL>gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/genblk5.genblk8.genblk9[3].dc_data</twBEL></twPathDel><twLogDel>2.330</twLogDel><twRouteDel>4.547</twRouteDel><twTotDel>6.877</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.277">dll_clk2x_buf</twDestClk><twPctLog>33.9</twPctLog><twPctRoute>66.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="595" iCriticalPaths="470" sType="EndPoint">Paths for end point gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/genblk5.genblk8.genblk9[3].dc_data (RAMB36_X2Y18.ADDRAL13), 595 paths
</twPathRptBanner><twPathRpt anchorID="278"><twConstPath anchorID="279" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.300</twSlack><twSrc BELType="RAM">gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/small_way_0/genblk81.genblk82.tlbram/tlb_ram</twSrc><twDest BELType="RAM">gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/genblk5.genblk8.genblk9[3].dc_data</twDest><twTotPathDel>6.799</twTotPathDel><twClkSkew dest = "3.405" src = "3.765">0.360</twClkSkew><twDelConst>5.277</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.365" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.418</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='RAM'>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/small_way_0/genblk81.genblk82.tlbram/tlb_ram</twSrc><twDest BELType='RAM'>gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/genblk5.genblk8.genblk9[3].dc_data</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB36_X3Y16.REGCLKARDRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dll_clk0_buf</twSrcClk><twPathDel><twSite>RAMB36_X3Y16.DOBDOU6</twSite><twDelType>Trcko_DO</twDelType><twDelInfo twEdge="twRising">0.922</twDelInfo><twComp>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/small_way_0/genblk81.genblk82.tlbram/tlb_ram</twComp><twBEL>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/small_way_0/genblk81.genblk82.tlbram/tlb_ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y79.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.265</twDelInfo><twComp>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/tlb_ram_DO_4[45]</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y79.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/svbl_611.un1_tlb_small_hit_0_I_34/O</twComp><twBEL>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/svbl_611.un1_tlb_small_hit_0_I_33</twBEL><twBEL>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/svbl_611.un1_tlb_small_hit_0_I_34</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y80.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/svbl_611.un1_tlb_small_hit_0_I_34/O</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y80.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.262</twDelInfo><twComp>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/un1_tlb_small_hit</twComp><twBEL>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/svbl_611.un1_tlb_small_hit_0_I_56</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y80.A1</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">0.827</twDelInfo><twComp>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/un1_tlb_small_hit</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y80.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/gen_dmmu/ppn_0_sqmuxa_0</twComp><twBEL>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/tlbram2iu.valid_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y79.D6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.540</twDelInfo><twComp>gen_cpu/gen_dmmu/N_293_1</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y79.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/new_tag[13]</twComp><twBEL>gen_cpu/gen_dmmu/ppn_3_sqmuxa_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y80.B4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.534</twDelInfo><twComp>gen_cpu/gen_dmmu/ppn_3_sqmuxa_0</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y80.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/delr_m2_new_tag[11]</twComp><twBEL>gen_cpu/gen_dmmu/new_pte.ppn_m[8]</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y83.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.462</twDelInfo><twComp>gen_cpu/ppn_1[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y83.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/t_raddr[3]</twComp><twBEL>gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/t_raddr[7]</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y18.ADDRAL13</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.841</twDelInfo><twComp>gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/t_raddr[7]</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y18.CLKARDCLKL</twSite><twDelType>Trcck_ADDR</twDelType><twDelInfo twEdge="twRising">0.347</twDelInfo><twComp>gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/genblk5.genblk8.genblk9[3].dc_data</twComp><twBEL>gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/genblk5.genblk8.genblk9[3].dc_data</twBEL></twPathDel><twLogDel>2.330</twLogDel><twRouteDel>4.469</twRouteDel><twTotDel>6.799</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.277">dll_clk2x_buf</twDestClk><twPctLog>34.3</twPctLog><twPctRoute>65.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="280"><twConstPath anchorID="281" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.253</twSlack><twSrc BELType="RAM">gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/small_way_0/genblk81.genblk82.tlbram/tlb_ram</twSrc><twDest BELType="RAM">gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/genblk5.genblk8.genblk9[3].dc_data</twDest><twTotPathDel>6.752</twTotPathDel><twClkSkew dest = "3.405" src = "3.765">0.360</twClkSkew><twDelConst>5.277</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.365" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.418</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='RAM'>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/small_way_0/genblk81.genblk82.tlbram/tlb_ram</twSrc><twDest BELType='RAM'>gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/genblk5.genblk8.genblk9[3].dc_data</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB36_X3Y16.REGCLKARDRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dll_clk0_buf</twSrcClk><twPathDel><twSite>RAMB36_X3Y16.DOBDOU7</twSite><twDelType>Trcko_DO</twDelType><twDelInfo twEdge="twRising">0.922</twDelInfo><twComp>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/small_way_0/genblk81.genblk82.tlbram/tlb_ram</twComp><twBEL>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/small_way_0/genblk81.genblk82.tlbram/tlb_ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y79.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.218</twDelInfo><twComp>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/tlb_ram_DO_4[47]</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y79.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/svbl_611.un1_tlb_small_hit_0_I_34/O</twComp><twBEL>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/svbl_611.un1_tlb_small_hit_0_I_33</twBEL><twBEL>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/svbl_611.un1_tlb_small_hit_0_I_34</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y80.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/svbl_611.un1_tlb_small_hit_0_I_34/O</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y80.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.262</twDelInfo><twComp>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/un1_tlb_small_hit</twComp><twBEL>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/svbl_611.un1_tlb_small_hit_0_I_56</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y80.A1</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">0.827</twDelInfo><twComp>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/un1_tlb_small_hit</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y80.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/gen_dmmu/ppn_0_sqmuxa_0</twComp><twBEL>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/tlbram2iu.valid_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y79.D6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.540</twDelInfo><twComp>gen_cpu/gen_dmmu/N_293_1</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y79.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/new_tag[13]</twComp><twBEL>gen_cpu/gen_dmmu/ppn_3_sqmuxa_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y80.B4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.534</twDelInfo><twComp>gen_cpu/gen_dmmu/ppn_3_sqmuxa_0</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y80.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/delr_m2_new_tag[11]</twComp><twBEL>gen_cpu/gen_dmmu/new_pte.ppn_m[8]</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y83.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.462</twDelInfo><twComp>gen_cpu/ppn_1[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y83.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/t_raddr[3]</twComp><twBEL>gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/t_raddr[7]</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y18.ADDRAL13</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.841</twDelInfo><twComp>gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/t_raddr[7]</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y18.CLKARDCLKL</twSite><twDelType>Trcck_ADDR</twDelType><twDelInfo twEdge="twRising">0.347</twDelInfo><twComp>gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/genblk5.genblk8.genblk9[3].dc_data</twComp><twBEL>gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/genblk5.genblk8.genblk9[3].dc_data</twBEL></twPathDel><twLogDel>2.330</twLogDel><twRouteDel>4.422</twRouteDel><twTotDel>6.752</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.277">dll_clk2x_buf</twDestClk><twPctLog>34.5</twPctLog><twPctRoute>65.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="282"><twConstPath anchorID="283" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.174</twSlack><twSrc BELType="RAM">gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/small_way_0/genblk81.genblk82.tlbram/tlb_ram</twSrc><twDest BELType="RAM">gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/genblk5.genblk8.genblk9[3].dc_data</twDest><twTotPathDel>6.673</twTotPathDel><twClkSkew dest = "3.405" src = "3.765">0.360</twClkSkew><twDelConst>5.277</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.365" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.418</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='RAM'>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/small_way_0/genblk81.genblk82.tlbram/tlb_ram</twSrc><twDest BELType='RAM'>gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/genblk5.genblk8.genblk9[3].dc_data</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB36_X3Y16.REGCLKARDRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dll_clk0_buf</twSrcClk><twPathDel><twSite>RAMB36_X3Y16.DOBDOU5</twSite><twDelType>Trcko_DO</twDelType><twDelInfo twEdge="twRising">0.922</twDelInfo><twComp>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/small_way_0/genblk81.genblk82.tlbram/tlb_ram</twComp><twBEL>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/small_way_0/genblk81.genblk82.tlbram/tlb_ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y79.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.061</twDelInfo><twComp>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/tlb_ram_DO_4[43]</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y79.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/svbl_611.un1_tlb_small_hit_0_I_34/O</twComp><twBEL>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/svbl_611.un1_tlb_small_hit_0_I_22</twBEL><twBEL>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/svbl_611.un1_tlb_small_hit_0_I_34</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y80.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/svbl_611.un1_tlb_small_hit_0_I_34/O</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y80.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.262</twDelInfo><twComp>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/un1_tlb_small_hit</twComp><twBEL>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/svbl_611.un1_tlb_small_hit_0_I_56</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y80.A1</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">0.827</twDelInfo><twComp>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/un1_tlb_small_hit</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y80.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/gen_dmmu/ppn_0_sqmuxa_0</twComp><twBEL>gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/tlbram2iu.valid_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y79.D6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.540</twDelInfo><twComp>gen_cpu/gen_dmmu/N_293_1</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y79.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/new_tag[13]</twComp><twBEL>gen_cpu/gen_dmmu/ppn_3_sqmuxa_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y80.B4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.534</twDelInfo><twComp>gen_cpu/gen_dmmu/ppn_3_sqmuxa_0</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y80.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/delr_m2_new_tag[11]</twComp><twBEL>gen_cpu/gen_dmmu/new_pte.ppn_m[8]</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y83.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.462</twDelInfo><twComp>gen_cpu/ppn_1[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y83.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/t_raddr[3]</twComp><twBEL>gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/t_raddr[7]</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y18.ADDRAL13</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.841</twDelInfo><twComp>gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/t_raddr[7]</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y18.CLKARDCLKL</twSite><twDelType>Trcck_ADDR</twDelType><twDelInfo twEdge="twRising">0.347</twDelInfo><twComp>gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/genblk5.genblk8.genblk9[3].dc_data</twComp><twBEL>gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/genblk5.genblk8.genblk9[3].dc_data</twBEL></twPathDel><twLogDel>2.408</twLogDel><twRouteDel>4.265</twRouteDel><twTotDel>6.673</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.277">dll_clk2x_buf</twDestClk><twPctLog>36.1</twPctLog><twPctRoute>63.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_gen_gclk_rst_gen_clk_genblk47_genblk48_xcv5_gen_clk_dll_clk2x = PERIOD
        TIMEGRP
        &quot;gen_gclk_rst_gen_clk_genblk47_genblk48_xcv5_gen_clk_dll_clk2x&quot;
        TS_gen_gclk_rst_gen_clk_genblk47_genblk48_xcv5_gen_clk_dfs_clkfx / 2
        HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_cpu/gen_ex/genblk103.genblk104.gen_fpu_if/fp_op_delay_reg/data[0][16] (SLICE_X21Y58.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="284"><twConstPath anchorID="285" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.001</twSlack><twSrc BELType="FF">gen_cpu/gen_regacc/exr.fpudata.op2[16]</twSrc><twDest BELType="FF">gen_cpu/gen_ex/genblk103.genblk104.gen_fpu_if/fp_op_delay_reg/data[0][16]</twDest><twTotPathDel>0.816</twTotPathDel><twClkSkew dest = "3.812" src = "3.415">-0.397</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.365" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.418</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>gen_cpu/gen_regacc/exr.fpudata.op2[16]</twSrc><twDest BELType='FF'>gen_cpu/gen_ex/genblk103.genblk104.gen_fpu_if/fp_op_delay_reg/data[0][16]</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X20Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dll_clk0_buf</twSrcClk><twPathDel><twSite>SLICE_X20Y64.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>gen_cpu/op2_0[19]</twComp><twBEL>gen_cpu/gen_regacc/exr.fpudata.op2[16]</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y58.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.612</twDelInfo><twComp>gen_cpu/op2_0[16]</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X21Y58.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.229</twDelInfo><twComp>gen_cpu/gen_ex/genblk103.genblk104.gen_fpu_if/fp_op_delay_reg/data[0][19]</twComp><twBEL>gen_cpu/gen_ex/genblk103.genblk104.gen_fpu_if/fp_op_delay_reg/data[0][16]</twBEL></twPathDel><twLogDel>0.204</twLogDel><twRouteDel>0.612</twRouteDel><twTotDel>0.816</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">dll_clk2x_buf</twDestClk><twPctLog>25.0</twPctLog><twPctRoute>75.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_cpu/gen_ex/genblk103.genblk104.gen_fpu_if/fp_op_delay_reg/data[0][15] (SLICE_X23Y59.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="286"><twConstPath anchorID="287" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.001</twSlack><twSrc BELType="FF">gen_cpu/gen_regacc/exr.fpudata.op2[15]</twSrc><twDest BELType="FF">gen_cpu/gen_ex/genblk103.genblk104.gen_fpu_if/fp_op_delay_reg/data[0][15]</twDest><twTotPathDel>0.801</twTotPathDel><twClkSkew dest = "3.796" src = "3.414">-0.382</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.365" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.418</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>gen_cpu/gen_regacc/exr.fpudata.op2[15]</twSrc><twDest BELType='FF'>gen_cpu/gen_ex/genblk103.genblk104.gen_fpu_if/fp_op_delay_reg/data[0][15]</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X26Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dll_clk0_buf</twSrcClk><twPathDel><twSite>SLICE_X26Y66.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>gen_cpu/op2_0[15]</twComp><twBEL>gen_cpu/gen_regacc/exr.fpudata.op2[15]</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y59.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.606</twDelInfo><twComp>gen_cpu/op2_0[15]</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y59.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>gen_cpu/gen_ex/genblk103.genblk104.gen_fpu_if/fp_op_delay_reg/data[0][15]</twComp><twBEL>gen_cpu/gen_ex/genblk103.genblk104.gen_fpu_if/fp_op_delay_reg/data[0][15]</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.606</twRouteDel><twTotDel>0.801</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">dll_clk2x_buf</twDestClk><twPctLog>24.3</twPctLog><twPctRoute>75.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gen_cpu/gen_icache/ic_bram/genblk69.genblk70.ic_ram/genblk15.genblk18.genblk19[3].ic_data (RAMB36_X2Y24.DIADIU12), 1 path
</twPathRptBanner><twPathRpt anchorID="288"><twConstPath anchorID="289" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.002</twSlack><twSrc BELType="FF">gen_cpu/gen_icache/ic_bram/genblk69.genblk70.ic_ram/deser_wdata[217]</twSrc><twDest BELType="RAM">gen_cpu/gen_icache/ic_bram/genblk69.genblk70.ic_ram/genblk15.genblk18.genblk19[3].ic_data</twDest><twTotPathDel>0.839</twTotPathDel><twClkSkew dest = "3.867" src = "3.448">-0.419</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.365" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.418</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>gen_cpu/gen_icache/ic_bram/genblk69.genblk70.ic_ram/deser_wdata[217]</twSrc><twDest BELType='RAM'>gen_cpu/gen_icache/ic_bram/genblk69.genblk70.ic_ram/genblk15.genblk18.genblk19[3].ic_data</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X65Y120.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dll_clk0_buf</twSrcClk><twPathDel><twSite>SLICE_X65Y120.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>gen_cpu/gen_icache/ic_bram/genblk69.genblk70.ic_ram/deser_wdata[220]</twComp><twBEL>gen_cpu/gen_icache/ic_bram/genblk69.genblk70.ic_ram/deser_wdata[217]</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y24.DIADIU12</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.783</twDelInfo><twComp>gen_cpu/gen_icache/ic_bram/genblk69.genblk70.ic_ram/deser_wdata[217]</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X2Y24.CLKBWRCLKU</twSite><twDelType>Trckd_DI_ECC</twDelType><twDelInfo twEdge="twFalling">-0.358</twDelInfo><twComp>gen_cpu/gen_icache/ic_bram/genblk69.genblk70.ic_ram/genblk15.genblk18.genblk19[3].ic_data</twComp><twBEL>gen_cpu/gen_icache/ic_bram/genblk69.genblk70.ic_ram/genblk15.genblk18.genblk19[3].ic_data</twBEL></twPathDel><twLogDel>0.056</twLogDel><twRouteDel>0.783</twRouteDel><twTotDel>0.839</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">dll_clk2x_buf</twDestClk><twPctLog>6.7</twPctLog><twPctRoute>93.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="290"><twPinLimitBanner>Component Switching Limit Checks: TS_gen_gclk_rst_gen_clk_genblk47_genblk48_xcv5_gen_clk_dll_clk2x = PERIOD
        TIMEGRP
        &quot;gen_gclk_rst_gen_clk_genblk47_genblk48_xcv5_gen_clk_dll_clk2x&quot;
        TS_gen_gclk_rst_gen_clk_genblk47_genblk48_xcv5_gen_clk_dfs_clkfx / 2
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="291" type="MINPERIOD" name="Trper_CLKA" slack="2.212" period="5.277" constraintValue="5.277" deviceLimit="3.065" freqLimit="326.264" physResource="gen_cpu/gen_icache/ic_bram/genblk69.genblk70.ic_ram/genblk15.genblk18.genblk19[0].ic_data/RDCLKL" logResource="gen_cpu/gen_icache/ic_bram/genblk69.genblk70.ic_ram/genblk15.genblk18.genblk19[0].ic_data/RDCLKL" locationPin="RAMB36_X2Y27.CLKARDCLKL" clockNet="dll_clk2x_buf"/><twPinLimit anchorID="292" type="MINPERIOD" name="Trper_CLKA" slack="2.212" period="5.277" constraintValue="5.277" deviceLimit="3.065" freqLimit="326.264" physResource="gen_cpu/gen_icache/ic_bram/genblk69.genblk70.ic_ram/genblk15.genblk18.genblk19[0].ic_data/RDCLKU" logResource="gen_cpu/gen_icache/ic_bram/genblk69.genblk70.ic_ram/genblk15.genblk18.genblk19[0].ic_data/RDCLKU" locationPin="RAMB36_X2Y27.CLKARDCLKU" clockNet="dll_clk2x_buf"/><twPinLimit anchorID="293" type="MINPERIOD" name="Trper_CLKA" slack="2.212" period="5.277" constraintValue="5.277" deviceLimit="3.065" freqLimit="326.264" physResource="gen_cpu/gen_icache/ic_bram/genblk69.genblk70.ic_ram/genblk15.genblk18.genblk19[0].ic_data/RDRCLKL" logResource="gen_cpu/gen_icache/ic_bram/genblk69.genblk70.ic_ram/genblk15.genblk18.genblk19[0].ic_data/RDRCLKL" locationPin="RAMB36_X2Y27.REGCLKARDRCLKL" clockNet="dll_clk2x_buf"/></twPinLimitRpt></twConst><twConst anchorID="294" twConstType="CLOCK_SKEW_LIMITS" ><twConstHead uID="14"><twConstName UCFConstName="" ScopeName="">Pin to Pin Skew Constraint;</twConstName><twItemCnt>3</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twClkSkewLimit anchorID="295" slack="0.341" skew="0.650" arrv1name="gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1/CRMCORECLK" arrv1="3.919" arrv2name="gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1/CRMUSERCLK" arrv2="3.645" uncert="0.035"/><twClkSkewLimit anchorID="296" slack="0.341" skew="0.650" arrv1name="gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1/CRMCORECLKTXO" arrv1="3.918" arrv2name="gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1/CRMUSERCLKTXO" arrv2="3.644" uncert="0.035"/><twClkSkewLimit anchorID="297" slack="0.343" skew="0.650" arrv1name="gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1/CRMCORECLKRXO" arrv1="3.888" arrv2name="gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1/CRMUSERCLKRXO" arrv2="3.616" uncert="0.035"/></twConst><twConstRollupTable uID="2" anchorID="298"><twConstRollup name="TS_clkin_p" fullName="TS_clkin_p = PERIOD TIMEGRP &quot;clkin_p&quot; 9.5 ns HIGH 50%;" type="origin" depth="0" requirement="9.500" prefType="period" actual="8.332" actualRollup="13.864" errors="0" errorRollup="136" items="3" itemsRollup="8381108"/><twConstRollup name="TS_gen_gclk_rst_gen_clk_genblk47_genblk48_xcv5_gen_clk_dfs_clkfx" fullName="TS_gen_gclk_rst_gen_clk_genblk47_genblk48_xcv5_gen_clk_dfs_clkfx = PERIOD         TIMEGRP         &quot;gen_gclk_rst_gen_clk_genblk47_genblk48_xcv5_gen_clk_dfs_clkfx&quot;         TS_clkin_p / 0.9 HIGH 50%;" type="child" depth="1" requirement="10.556" prefType="period" actual="6.000" actualRollup="15.404" errors="0" errorRollup="136" items="3" itemsRollup="7829676"/><twConstRollup name="TS_gen_gclk_rst_gen_clk_genblk47_genblk48_xcv5_gen_clk_dll_clk0" fullName="TS_gen_gclk_rst_gen_clk_genblk47_genblk48_xcv5_gen_clk_dll_clk0 = PERIOD         TIMEGRP &quot;gen_gclk_rst_gen_clk_genblk47_genblk48_xcv5_gen_clk_dll_clk0&quot;         TS_gen_gclk_rst_gen_clk_genblk47_genblk48_xcv5_gen_clk_dfs_clkfx HIGH         50%;" type="child" depth="2" requirement="10.556" prefType="period" actual="11.660" actualRollup="N/A" errors="16" errorRollup="0" items="7734678" itemsRollup="0"/><twConstRollup name="TS_gen_gclk_rst_gen_clk_genblk47_genblk48_xcv5_gen_clk_dll_clk2x" fullName="TS_gen_gclk_rst_gen_clk_genblk47_genblk48_xcv5_gen_clk_dll_clk2x = PERIOD         TIMEGRP         &quot;gen_gclk_rst_gen_clk_genblk47_genblk48_xcv5_gen_clk_dll_clk2x&quot;         TS_gen_gclk_rst_gen_clk_genblk47_genblk48_xcv5_gen_clk_dfs_clkfx / 2         HIGH 50%;" type="child" depth="2" requirement="5.278" prefType="period" actual="7.702" actualRollup="N/A" errors="120" errorRollup="0" items="94998" itemsRollup="0"/><twConstRollup name="TS_gen_gclk_rst_gen_dram_clk_genblk49_genblk50_genblk51_xcv5_gen_dram_clk_bee3_MCLKx" fullName="TS_gen_gclk_rst_gen_dram_clk_genblk49_genblk50_genblk51_xcv5_gen_dram_clk_bee3_MCLKx         = PERIOD TIMEGRP         &quot;gen_gclk_rst_gen_dram_clk_genblk49_genblk50_genblk51_xcv5_gen_dram_clk_bee3_MCLKx&quot;         TS_clkin_p / 2.25 HIGH 50%;" type="child" depth="1" requirement="4.222" prefType="period" actual="3.560" actualRollup="N/A" errors="0" errorRollup="0" items="169" itemsRollup="0"/><twConstRollup name="TS_gen_gclk_rst_gen_dram_clk_genblk49_genblk50_genblk51_xcv5_gen_dram_clk_bee3_MCLK90x" fullName="TS_gen_gclk_rst_gen_dram_clk_genblk49_genblk50_genblk51_xcv5_gen_dram_clk_bee3_MCLK90x         = PERIOD TIMEGRP         &quot;gen_gclk_rst_gen_dram_clk_genblk49_genblk50_genblk51_xcv5_gen_dram_clk_bee3_MCLK90x&quot;         TS_clkin_p / 2.25 PHASE 1.05555556 ns HIGH 50%;" type="child" depth="1" requirement="4.222" prefType="period" actual="4.045" actualRollup="N/A" errors="0" errorRollup="0" items="10345" itemsRollup="0"/><twConstRollup name="TS_gen_gclk_rst_gen_dram_clk_genblk49_genblk50_genblk51_xcv5_gen_dram_clk_bee3_Ph0x" fullName="TS_gen_gclk_rst_gen_dram_clk_genblk49_genblk50_genblk51_xcv5_gen_dram_clk_bee3_Ph0x         = PERIOD TIMEGRP         &quot;gen_gclk_rst_gen_dram_clk_genblk49_genblk50_genblk51_xcv5_gen_dram_clk_bee3_Ph0x&quot;         TS_clkin_p / 0.5625 HIGH 37.5%;" type="child" depth="1" requirement="16.889" prefType="period" actual="16.753" actualRollup="N/A" errors="0" errorRollup="0" items="533519" itemsRollup="0"/><twConstRollup name="TS_gen_gclk_rst_gen_dram_clk_genblk49_genblk50_genblk51_xcv5_gen_dram_clk_bee3_CLKx" fullName="TS_gen_gclk_rst_gen_dram_clk_genblk49_genblk50_genblk51_xcv5_gen_dram_clk_bee3_CLKx         = PERIOD TIMEGRP         &quot;gen_gclk_rst_gen_dram_clk_genblk49_genblk50_genblk51_xcv5_gen_dram_clk_bee3_CLKx&quot;         TS_clkin_p / 1.125 HIGH 50%;" type="child" depth="1" requirement="8.444" prefType="period" actual="8.236" actualRollup="N/A" errors="0" errorRollup="0" items="7396" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="3" anchorID="299"><twConstRollup name="TS_gen_cpu_pcie_interface_ep_pcie_ep0_pcie_blk_SIO_genblk215_genblk216_pcie_gt_wrapper_i_gt_refclk_out_0_" fullName="TS_gen_cpu_pcie_interface_ep_pcie_ep0_pcie_blk_SIO_genblk215_genblk216_pcie_gt_wrapper_i_gt_refclk_out_0_         = PERIOD TIMEGRP         &quot;gen_cpu_pcie_interface_ep_pcie_ep0_pcie_blk_SIO_genblk215_genblk216_pcie_gt_wrapper_i_gt_refclk_out_0_&quot;         10 ns HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="4.000" actualRollup="10.000" errors="0" errorRollup="0" items="299" itemsRollup="68711"/><twConstRollup name="TS_gen_cpu_pcie_interface_ep_pcie_ep0_pcie_blk_clocking_i_clkout0" fullName="TS_gen_cpu_pcie_interface_ep_pcie_ep0_pcie_blk_clocking_i_clkout0 = PERIOD         TIMEGRP         &quot;gen_cpu_pcie_interface_ep_pcie_ep0_pcie_blk_clocking_i_clkout0&quot;         TS_gen_cpu_pcie_interface_ep_pcie_ep0_pcie_blk_SIO_genblk215_genblk216_pcie_gt_wrapper_i_gt_refclk_out_0_         / 2.5 HIGH 50%;" type="child" depth="1" requirement="4.000" prefType="period" actual="4.000" actualRollup="N/A" errors="0" errorRollup="0" items="995" itemsRollup="0"/><twConstRollup name="TS_gen_cpu_pcie_interface_ep_pcie_ep0_pcie_blk_clocking_i_clkout1" fullName="TS_gen_cpu_pcie_interface_ep_pcie_ep0_pcie_blk_clocking_i_clkout1 = PERIOD         TIMEGRP         &quot;gen_cpu_pcie_interface_ep_pcie_ep0_pcie_blk_clocking_i_clkout1&quot;         TS_gen_cpu_pcie_interface_ep_pcie_ep0_pcie_blk_SIO_genblk215_genblk216_pcie_gt_wrapper_i_gt_refclk_out_0_         / 0.625 HIGH 50%;" type="child" depth="1" requirement="16.000" prefType="period" actual="13.916" actualRollup="N/A" errors="0" errorRollup="0" items="67716" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="300">2</twUnmetConstCnt><twDataSheet anchorID="301" twNameLen="15"><twClk2SUList anchorID="302" twDestWidth="9"><twDest>PHY_RXCLK</twDest><twClk2SU><twSrc>PHY_RXCLK</twSrc><twRiseRise>7.372</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="303" twDestWidth="7"><twDest>clkin_p</twDest><twClk2SU><twSrc>clkin_p</twSrc><twRiseRise>14.186</twRiseRise><twFallRise>10.471</twFallRise><twRiseFall>6.021</twRiseFall><twFallFall>4.365</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="304" twDestWidth="9"><twDest>sys_clk_n</twDest><twClk2SU><twSrc>sys_clk_n</twSrc><twRiseRise>8.893</twRiseRise></twClk2SU><twClk2SU><twSrc>sys_clk_p</twSrc><twRiseRise>8.893</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="305" twDestWidth="9"><twDest>sys_clk_p</twDest><twClk2SU><twSrc>sys_clk_n</twSrc><twRiseRise>8.893</twRiseRise></twClk2SU><twClk2SU><twSrc>sys_clk_p</twSrc><twRiseRise>8.893</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="306"><twErrCnt>136</twErrCnt><twScore>180580</twScore><twSetupScore>180580</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>8450713</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>86550</twConnCnt></twConstCov><twStats anchorID="307"><twMinPer>16.753</twMinPer><twFootnote number="1" /><twMaxFreq>59.691</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Sat Jul 26 01:53:03 2014 </twTimestamp></twFoot><twClientInfo anchorID="308"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 977 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
