{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1710105223265 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1710105223268 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 10 18:13:42 2024 " "Processing started: Sun Mar 10 18:13:42 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1710105223268 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1710105223268 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Mux2x1 -c Mux2x1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Mux2x1 -c Mux2x1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1710105223268 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1710105223825 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"generate\";  expecting \"end\", or \"(\", or an identifier (\"generate\" is a reserved keyword), or a concurrent statement Mux2x1.vhdl(17) " "VHDL syntax error at Mux2x1.vhdl(17) near text \"generate\";  expecting \"end\", or \"(\", or an identifier (\"generate\" is a reserved keyword), or a concurrent statement" {  } { { "Mux2x1.vhdl" "" { Text "C:/altera/13.0sp1/Processador/RegisterFile/Mux2x1.vhdl" 17 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1710105224617 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"loop\";  expecting \";\", or an identifier (\"loop\" is a reserved keyword), or \"architecture\" Mux2x1.vhdl(20) " "VHDL syntax error at Mux2x1.vhdl(20) near text \"loop\";  expecting \";\", or an identifier (\"loop\" is a reserved keyword), or \"architecture\"" {  } { { "Mux2x1.vhdl" "" { Text "C:/altera/13.0sp1/Processador/RegisterFile/Mux2x1.vhdl" 20 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1710105224617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.vhdl 0 0 " "Found 0 design units, including 0 entities, in source file mux2x1.vhdl" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710105224618 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "377 " "Peak virtual memory: 377 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1710105224763 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Mar 10 18:13:44 2024 " "Processing ended: Sun Mar 10 18:13:44 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1710105224763 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1710105224763 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1710105224763 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1710105224763 ""}
