// Seed: 1661115922
module module_0;
  wand id_1;
  wire id_2;
  id_3(
      .id_0((1'd0) - !id_1), .id_1(1), .id_2(1), .id_3(1)
  );
endmodule
module module_1 (
    input logic id_0,
    input supply1 id_1,
    input tri1 id_2,
    output logic id_3,
    input wor id_4,
    input tri id_5,
    input tri1 id_6,
    input tri1 id_7
);
  assign id_3 = id_0;
  always_comb @(1'b0 or negedge 1) begin : LABEL_0
    if (id_6) id_3 <= 1;
  end
  assign id_3 = (1'h0);
  module_0 modCall_1 ();
  assign modCall_1.type_4 = 0;
endmodule
