---
title: Cache Memory
categories: [Computer Science, Computer Architecture/Operating System]
tags: [] # TAG names should always be lowercase
---

## âœ… Cache

> memory to decrease loading time <br>
> serve as a buffer between the main memory (RAM) and the central processing unit (CPU) <br> <br>

- when CPU reads from RAM, saves frequently used data on cache memory
- next time, bring the data from cache â¡ï¸ save time

### âœ”ï¸ Different levels of cache

L1: CPU will start looking for data in L1 <br>
L2: if not in L1, look for data in L2 <br>
L3 <br>

### âœ”ï¸ Operation of cache

1. when CPU needs to read or write a location in the main memory, check cache
2. find the memory location in cache: **cache hit**
3. does not find: **cache miss**
   - cold miss: location was called for the first time
   - conflict miss: when trying to save multiple lines in the same cache, might have to evict some of them to make room for new data
   - capacity miss: cache is too small to save data
4. performance of cache memory is measured in **hit ratio**

### âœ”ï¸ Cache mapping

1ï¸âƒ£ Direct Mapping

> map each memory block to one possible cache line <br>
> if new block is needed, the old block is trashed <br>

- address space = index field â• tag field(cache)
- DRAMì˜ ì—¬ëŸ¬ ì£¼ì†Œê°€ ìºì‹œ ë©”ëª¨ë¦¬ì˜ í•œ ì£¼ì†Œì— ëŒ€ì‘ë˜ëŠ” ë‹¤ëŒ€ì¼ ë°©ì‹

2ï¸âƒ£ Associative Mapping

> any block can go into any line of cache <br>

- flexible, fastest
- ë¹„ì–´ìˆëŠ” ìºì‹œ ë©”ëª¨ë¦¬ ì•„ë¬´ëŒ€ë‚˜ ì €ì¥
- ì €ì¥ì€ ê°„ë‹¨í•˜ì§€ë§Œ ì°¾ëŠ”ê²Œ ë¬¸ì œ

3ï¸âƒ£ Set-Associative Mapping

> enhanced form of direct mapping â• Associative Mapping <br>
> group a few lines together to create set<br>
> block in memory can map to any line of a specific set<br>

- íŠ¹ì • í–‰ì„ ì§€ì •í•˜ê³  ê·¸ í–‰ ì•ˆì˜ ë¹„ì–´ìˆëŠ” ì—´ì— ì €ì¥

## cache ğŸ†š cookie

cache: decrease loading time <br>
cookie: trace user preferences<br>
<https://www.geeksforgeeks.org/difference-between-cache-and-cookies/?ref=header_search>
