{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1489904020661 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1489904020687 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 19 14:13:39 2017 " "Processing started: Sun Mar 19 14:13:39 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1489904020687 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489904020687 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AddSub8 -c AddSub8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off AddSub8 -c AddSub8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489904020705 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1489904022264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FA-add " "Found design unit 1: FA-add" {  } { { "FA.vhd" "" { Text "D:/Google Drive/UM/UM Sem 4/WIC2003 Digital Design and Hardware Description/Lab-Tutorial/Tutorial 4 (Week 4)/FA.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489904052446 ""} { "Info" "ISGN_ENTITY_NAME" "1 FA " "Found entity 1: FA" {  } { { "FA.vhd" "" { Text "D:/Google Drive/UM/UM Sem 4/WIC2003 Digital Design and Hardware Description/Lab-Tutorial/Tutorial 4 (Week 4)/FA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489904052446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489904052446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addsub8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AddSub8-addsub " "Found design unit 1: AddSub8-addsub" {  } { { "AddSub8.vhd" "" { Text "D:/Google Drive/UM/UM Sem 4/WIC2003 Digital Design and Hardware Description/Lab-Tutorial/Tutorial 4 (Week 4)/AddSub8.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489904052459 ""} { "Info" "ISGN_ENTITY_NAME" "1 AddSub8 " "Found entity 1: AddSub8" {  } { { "AddSub8.vhd" "" { Text "D:/Google Drive/UM/UM Sem 4/WIC2003 Digital Design and Hardware Description/Lab-Tutorial/Tutorial 4 (Week 4)/AddSub8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489904052459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489904052459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder16-fulladd " "Found design unit 1: Adder16-fulladd" {  } { { "Adder16.vhd" "" { Text "D:/Google Drive/UM/UM Sem 4/WIC2003 Digital Design and Hardware Description/Lab-Tutorial/Tutorial 4 (Week 4)/Adder16.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489904052462 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder16 " "Found entity 1: Adder16" {  } { { "Adder16.vhd" "" { Text "D:/Google Drive/UM/UM Sem 4/WIC2003 Digital Design and Hardware Description/Lab-Tutorial/Tutorial 4 (Week 4)/Adder16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489904052462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489904052462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder4-fulladd " "Found design unit 1: Adder4-fulladd" {  } { { "Adder4.vhd" "" { Text "D:/Google Drive/UM/UM Sem 4/WIC2003 Digital Design and Hardware Description/Lab-Tutorial/Tutorial 4 (Week 4)/Adder4.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489904052466 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder4 " "Found entity 1: Adder4" {  } { { "Adder4.vhd" "" { Text "D:/Google Drive/UM/UM Sem 4/WIC2003 Digital Design and Hardware Description/Lab-Tutorial/Tutorial 4 (Week 4)/Adder4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489904052466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489904052466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xor16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XOR16bit-fullXOR " "Found design unit 1: XOR16bit-fullXOR" {  } { { "XOR16bit.vhd" "" { Text "D:/Google Drive/UM/UM Sem 4/WIC2003 Digital Design and Hardware Description/Lab-Tutorial/Tutorial 4 (Week 4)/XOR16bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489904052469 ""} { "Info" "ISGN_ENTITY_NAME" "1 XOR16bit " "Found entity 1: XOR16bit" {  } { { "XOR16bit.vhd" "" { Text "D:/Google Drive/UM/UM Sem 4/WIC2003 Digital Design and Hardware Description/Lab-Tutorial/Tutorial 4 (Week 4)/XOR16bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489904052469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489904052469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xor4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XOR4bit-fullXOR " "Found design unit 1: XOR4bit-fullXOR" {  } { { "XOR4bit.vhd" "" { Text "D:/Google Drive/UM/UM Sem 4/WIC2003 Digital Design and Hardware Description/Lab-Tutorial/Tutorial 4 (Week 4)/XOR4bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489904052472 ""} { "Info" "ISGN_ENTITY_NAME" "1 XOR4bit " "Found entity 1: XOR4bit" {  } { { "XOR4bit.vhd" "" { Text "D:/Google Drive/UM/UM Sem 4/WIC2003 Digital Design and Hardware Description/Lab-Tutorial/Tutorial 4 (Week 4)/XOR4bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489904052472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489904052472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onexor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onexor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneXOR-func " "Found design unit 1: oneXOR-func" {  } { { "oneXOR.vhd" "" { Text "D:/Google Drive/UM/UM Sem 4/WIC2003 Digital Design and Hardware Description/Lab-Tutorial/Tutorial 4 (Week 4)/oneXOR.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489904052475 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneXOR " "Found entity 1: oneXOR" {  } { { "oneXOR.vhd" "" { Text "D:/Google Drive/UM/UM Sem 4/WIC2003 Digital Design and Hardware Description/Lab-Tutorial/Tutorial 4 (Week 4)/oneXOR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489904052475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489904052475 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AddSub8 " "Elaborating entity \"AddSub8\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1489904052817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR16bit XOR16bit:XOR16 " "Elaborating entity \"XOR16bit\" for hierarchy \"XOR16bit:XOR16\"" {  } { { "AddSub8.vhd" "XOR16" { Text "D:/Google Drive/UM/UM Sem 4/WIC2003 Digital Design and Hardware Description/Lab-Tutorial/Tutorial 4 (Week 4)/AddSub8.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489904053339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR4bit XOR16bit:XOR16\|XOR4bit:\\generate_i:3:XOR16_0 " "Elaborating entity \"XOR4bit\" for hierarchy \"XOR16bit:XOR16\|XOR4bit:\\generate_i:3:XOR16_0\"" {  } { { "XOR16bit.vhd" "\\generate_i:3:XOR16_0" { Text "D:/Google Drive/UM/UM Sem 4/WIC2003 Digital Design and Hardware Description/Lab-Tutorial/Tutorial 4 (Week 4)/XOR16bit.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489904053387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneXOR XOR16bit:XOR16\|XOR4bit:\\generate_i:3:XOR16_0\|oneXOR:\\generate_i:3:XOR4_0 " "Elaborating entity \"oneXOR\" for hierarchy \"XOR16bit:XOR16\|XOR4bit:\\generate_i:3:XOR16_0\|oneXOR:\\generate_i:3:XOR4_0\"" {  } { { "XOR4bit.vhd" "\\generate_i:3:XOR4_0" { Text "D:/Google Drive/UM/UM Sem 4/WIC2003 Digital Design and Hardware Description/Lab-Tutorial/Tutorial 4 (Week 4)/XOR4bit.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489904053400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder16 Adder16:AddSub16 " "Elaborating entity \"Adder16\" for hierarchy \"Adder16:AddSub16\"" {  } { { "AddSub8.vhd" "AddSub16" { Text "D:/Google Drive/UM/UM Sem 4/WIC2003 Digital Design and Hardware Description/Lab-Tutorial/Tutorial 4 (Week 4)/AddSub8.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489904053454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder4 Adder16:AddSub16\|Adder4:\\generate_i:3:Adder16_0 " "Elaborating entity \"Adder4\" for hierarchy \"Adder16:AddSub16\|Adder4:\\generate_i:3:Adder16_0\"" {  } { { "Adder16.vhd" "\\generate_i:3:Adder16_0" { Text "D:/Google Drive/UM/UM Sem 4/WIC2003 Digital Design and Hardware Description/Lab-Tutorial/Tutorial 4 (Week 4)/Adder16.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489904053477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA Adder16:AddSub16\|Adder4:\\generate_i:3:Adder16_0\|FA:\\generate_i:3:Adder4_0 " "Elaborating entity \"FA\" for hierarchy \"Adder16:AddSub16\|Adder4:\\generate_i:3:Adder16_0\|FA:\\generate_i:3:Adder4_0\"" {  } { { "Adder4.vhd" "\\generate_i:3:Adder4_0" { Text "D:/Google Drive/UM/UM Sem 4/WIC2003 Digital Design and Hardware Description/Lab-Tutorial/Tutorial 4 (Week 4)/Adder4.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489904053531 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sum\[0\] GND " "Pin \"sum\[0\]\" is stuck at GND" {  } { { "AddSub8.vhd" "" { Text "D:/Google Drive/UM/UM Sem 4/WIC2003 Digital Design and Hardware Description/Lab-Tutorial/Tutorial 4 (Week 4)/AddSub8.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489904056529 "|AddSub8|sum[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1489904056529 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1489904056816 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1489904060937 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489904060937 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[0\] " "No output dependent on input pin \"b\[0\]\"" {  } { { "AddSub8.vhd" "" { Text "D:/Google Drive/UM/UM Sem 4/WIC2003 Digital Design and Hardware Description/Lab-Tutorial/Tutorial 4 (Week 4)/AddSub8.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489904062641 "|AddSub8|b[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[1\] " "No output dependent on input pin \"b\[1\]\"" {  } { { "AddSub8.vhd" "" { Text "D:/Google Drive/UM/UM Sem 4/WIC2003 Digital Design and Hardware Description/Lab-Tutorial/Tutorial 4 (Week 4)/AddSub8.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489904062641 "|AddSub8|b[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[2\] " "No output dependent on input pin \"b\[2\]\"" {  } { { "AddSub8.vhd" "" { Text "D:/Google Drive/UM/UM Sem 4/WIC2003 Digital Design and Hardware Description/Lab-Tutorial/Tutorial 4 (Week 4)/AddSub8.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489904062641 "|AddSub8|b[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[3\] " "No output dependent on input pin \"b\[3\]\"" {  } { { "AddSub8.vhd" "" { Text "D:/Google Drive/UM/UM Sem 4/WIC2003 Digital Design and Hardware Description/Lab-Tutorial/Tutorial 4 (Week 4)/AddSub8.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489904062641 "|AddSub8|b[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[4\] " "No output dependent on input pin \"b\[4\]\"" {  } { { "AddSub8.vhd" "" { Text "D:/Google Drive/UM/UM Sem 4/WIC2003 Digital Design and Hardware Description/Lab-Tutorial/Tutorial 4 (Week 4)/AddSub8.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489904062641 "|AddSub8|b[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[5\] " "No output dependent on input pin \"b\[5\]\"" {  } { { "AddSub8.vhd" "" { Text "D:/Google Drive/UM/UM Sem 4/WIC2003 Digital Design and Hardware Description/Lab-Tutorial/Tutorial 4 (Week 4)/AddSub8.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489904062641 "|AddSub8|b[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[6\] " "No output dependent on input pin \"b\[6\]\"" {  } { { "AddSub8.vhd" "" { Text "D:/Google Drive/UM/UM Sem 4/WIC2003 Digital Design and Hardware Description/Lab-Tutorial/Tutorial 4 (Week 4)/AddSub8.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489904062641 "|AddSub8|b[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[7\] " "No output dependent on input pin \"b\[7\]\"" {  } { { "AddSub8.vhd" "" { Text "D:/Google Drive/UM/UM Sem 4/WIC2003 Digital Design and Hardware Description/Lab-Tutorial/Tutorial 4 (Week 4)/AddSub8.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489904062641 "|AddSub8|b[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[8\] " "No output dependent on input pin \"b\[8\]\"" {  } { { "AddSub8.vhd" "" { Text "D:/Google Drive/UM/UM Sem 4/WIC2003 Digital Design and Hardware Description/Lab-Tutorial/Tutorial 4 (Week 4)/AddSub8.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489904062641 "|AddSub8|b[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[9\] " "No output dependent on input pin \"b\[9\]\"" {  } { { "AddSub8.vhd" "" { Text "D:/Google Drive/UM/UM Sem 4/WIC2003 Digital Design and Hardware Description/Lab-Tutorial/Tutorial 4 (Week 4)/AddSub8.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489904062641 "|AddSub8|b[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[10\] " "No output dependent on input pin \"b\[10\]\"" {  } { { "AddSub8.vhd" "" { Text "D:/Google Drive/UM/UM Sem 4/WIC2003 Digital Design and Hardware Description/Lab-Tutorial/Tutorial 4 (Week 4)/AddSub8.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489904062641 "|AddSub8|b[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[11\] " "No output dependent on input pin \"b\[11\]\"" {  } { { "AddSub8.vhd" "" { Text "D:/Google Drive/UM/UM Sem 4/WIC2003 Digital Design and Hardware Description/Lab-Tutorial/Tutorial 4 (Week 4)/AddSub8.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489904062641 "|AddSub8|b[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[12\] " "No output dependent on input pin \"b\[12\]\"" {  } { { "AddSub8.vhd" "" { Text "D:/Google Drive/UM/UM Sem 4/WIC2003 Digital Design and Hardware Description/Lab-Tutorial/Tutorial 4 (Week 4)/AddSub8.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489904062641 "|AddSub8|b[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[13\] " "No output dependent on input pin \"b\[13\]\"" {  } { { "AddSub8.vhd" "" { Text "D:/Google Drive/UM/UM Sem 4/WIC2003 Digital Design and Hardware Description/Lab-Tutorial/Tutorial 4 (Week 4)/AddSub8.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489904062641 "|AddSub8|b[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[14\] " "No output dependent on input pin \"b\[14\]\"" {  } { { "AddSub8.vhd" "" { Text "D:/Google Drive/UM/UM Sem 4/WIC2003 Digital Design and Hardware Description/Lab-Tutorial/Tutorial 4 (Week 4)/AddSub8.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489904062641 "|AddSub8|b[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[15\] " "No output dependent on input pin \"b\[15\]\"" {  } { { "AddSub8.vhd" "" { Text "D:/Google Drive/UM/UM Sem 4/WIC2003 Digital Design and Hardware Description/Lab-Tutorial/Tutorial 4 (Week 4)/AddSub8.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489904062641 "|AddSub8|b[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1489904062641 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "66 " "Implemented 66 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "33 " "Implemented 33 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1489904062644 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1489904062644 ""} { "Info" "ICUT_CUT_TM_LCELLS" "16 " "Implemented 16 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1489904062644 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1489904062644 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "873 " "Peak virtual memory: 873 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1489904062667 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 19 14:14:22 2017 " "Processing ended: Sun Mar 19 14:14:22 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1489904062667 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:43 " "Elapsed time: 00:00:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1489904062667 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1489904062667 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1489904062667 ""}
