# Copyright (c) 2024 Seb Holzapfel <me@sebholzapfel.com>
#
# SPDX-License-Identifier: CERN-OHL-S-2.0

"""
Vectorscope/oscilloscope with menu system, USB audio and tunable delay lines.

    - In **vectorscope mode**, rasterize X/Y, intensity and color to a simulated CRT,
      with adjustable beam settings, scale and offset for each channel.

    - In **oscilloscope mode**, all 4 input channels are plotted simultaneosly
      with adjustable timebase, trigger settings and so on.

The channels are assigned as follows:

.. code-block:: text

                 Vectorscope │ Oscilloscope
        ┌────┐               │
        │in0 │◄─ x           │ channel 0 + trig
        │in1 │◄─ y           │ channel 1
        │in2 │◄─ intensity   │ channel 2
        │in3 │◄─ color       │ channel 3
        └────┘

A USB audio interface, tunable delay lines, and series of switches is included in
the signal path to open up more applications. The overall signal flow looks like this:

    .. code-block:: text

        in0/x ───────►┌───────┐
        in1/y ───────►│Audio  │
        in2/i ───────►│IN (4x)│
        in3/c ───────►└───┬───┘
                          ▼
                 ┌───◄─[SPLIT]─►────┐
                 │        │         ▼
                 │        ▼  ┌──────────────┐     ┌────────┐
                 │        │  │4in/4out USB  ├────►│Computer│
                 │        │  │Audio I/F     │◄────│(USB2)  │
                 │        │  └──────┬───────┘     └────────┘
                 │        └───┐ ┌───┘
                 │ usb=bypass ▼ ▼ usb=enabled
                 │           [MUX]
                 │      ┌──────────────┐
                 │      │4x Delay Lines│ (tunable)
                 │      └──────┬───────┘
                 │             ▼
                 └────┐ ┌─◄─[SPLIT]─►────┐
                      │ │                │
           src=inputs ▼ ▼ src=outputs    │
                     [MUX]               │
                       │                 ▼
                 ┌─────▼──────┐     ┌────────┬──────► out0
     (select with│Vectorscope/│     │Audio   ├──────► out1
      plot_mode) │Oscilloscope│     │OUT (4x)├──────► out2
                 └────────────┘     └────────┴──────► out3

The ``[MUX]`` elements pictured above can be switched by the menu system, for viewing
different parts of the signal path (i.e inputs or outputs to delay lines, USB streams).
Some usage ideas:

    - With ``plot_src=inputs`` and ``usb_mode=bypass``, we can visualize our analog
      audio inputs.
    - With ``plot_src=outputs`` and ``usb_mode=bypass``, we can visualize our analog
      audio inputs after being affected by the delay lines (this is fun to get patterns
      out of duplicated mono signals)
    - With ``plot_src=outputs`` and ``usb_mode=enable``, we can visualize a USB audio
      stream as it is sent to the analog outputs. This is perfect for visualizing
      oscilloscope music being streamed from a computer.
    - With ``plot_src=inputs`` and ``usb_mode=enable``, we can visualize what we are
      sending back to the computer on our analog inputs.

    .. note::

        The USB audio interface will always enumerate if it is connected to a computer, however
        it is only part of the signal flow if ``usb_mode=enabled`` in the menu system.

    .. note::

        By default, this core builds for ``48kHz/16bit`` sampling.
        However, Tiliqua is shipped with ``--fs-192khz`` enabled,
        which provides much higher fidelity plots. If you're feeling
        adventurous, you can also synthesize with the environment variable
        ``TILIQUA_ASQ_WIDTH=24`` to use a completely 24-bit audio path.
        This mostly works, but might break the scope triggering and
        use a bit more FPGA resources.

"""

import os

from amaranth import *
from amaranth.lib import data, fifo, stream, wiring
from amaranth.lib.wiring import In, Out, connect, flipped
from amaranth_soc import csr

from tiliqua import dsp, usb_audio
from tiliqua.build import sim
from tiliqua.build.cli import top_level_cli
from tiliqua.build.types import BitstreamHelp
from tiliqua.periph import eurorack_pmod
from tiliqua.raster import scope
from tiliqua.raster.plot import FramebufferPlotter
from tiliqua.tiliqua_soc import TiliquaSoc


class XbeamPeripheral(wiring.Component):

    class Flags(csr.Register, access="w"):
        usb_en:   csr.Field(csr.action.W, unsigned(1))
        usb_connect:   csr.Field(csr.action.W, unsigned(1))
        show_outputs: csr.Field(csr.action.W, unsigned(1))

    class Delay(csr.Register, access="w"):
        value:   csr.Field(csr.action.W, unsigned(16))

    def __init__(self):
        regs = csr.Builder(addr_width=5, data_width=8)
        self._flags = regs.add("flags", self.Flags(), offset=0x0)
        self._delay0 = regs.add("delay0", self.Delay(), offset=0x4)
        self._delay1 = regs.add("delay1", self.Delay(), offset=0x8)
        self._delay2 = regs.add("delay2", self.Delay(), offset=0xC)
        self._delay3 = regs.add("delay3", self.Delay(), offset=0x10)
        self._bridge = csr.Bridge(regs.as_memory_map())
        super().__init__({
            "usb_en": Out(1),
            "usb_connect": Out(1),
            "show_outputs": Out(1),
            "bus": In(csr.Signature(addr_width=regs.addr_width, data_width=regs.data_width)),

            # Streams in/out of plotting delay lines
            "delay_i": In(stream.Signature(data.ArrayLayout(eurorack_pmod.ASQ, 4))),
            "delay_o": Out(stream.Signature(data.ArrayLayout(eurorack_pmod.ASQ, 4))),
        })
        self.bus.memory_map = self._bridge.bus.memory_map

    def elaborate(self, platform):
        m = Module()

        m.submodules.bridge  = self._bridge
        connect(m, flipped(self.bus), self._bridge.bus)

        with m.If(self._flags.f.usb_en.w_stb):
            m.d.sync += self.usb_en.eq(self._flags.f.usb_en.w_data)

        with m.If(self._flags.f.usb_connect.w_stb):
            m.d.sync += self.usb_connect.eq(self._flags.f.usb_connect.w_data)

        with m.If(self._flags.f.show_outputs.w_stb):
            m.d.sync += self.show_outputs.eq(self._flags.f.show_outputs.w_data)

        # Tweakable plotting delay lines.
        m.submodules.split4 = split4 = dsp.Split(n_channels=4, source=wiring.flipped(self.delay_i))
        m.submodules.merge4 = merge4 = dsp.Merge(n_channels=4, sink=wiring.flipped(self.delay_o))
        delay = [Signal(16) for _ in range(4)]
        for ch in range(4):
            delayln = dsp.DelayLine(max_delay=512, write_triggers_read=False)
            split2 = dsp.Split(n_channels=2, source=split4.o[ch], replicate=True)
            m.submodules += [delayln, split2]
            tap = delayln.add_tap()
            wiring.connect(m, split2.o[0], delayln.i)
            m.d.comb += [
                tap.i.valid.eq(split2.o[1].valid),
                split2.o[1].ready.eq(tap.i.ready),
                tap.i.payload.eq(delay[ch])
            ]
            wiring.connect(m, tap.o, merge4.i[ch])
            field = getattr(self, f'_delay{ch}')
            with m.If(field.f.value.w_stb):
                m.d.sync += delay[ch].eq(field.f.value.w_data)

        return m

class XbeamSoc(TiliquaSoc):

    bitstream_help = BitstreamHelp(
        brief="Graphical vectorscope and oscilloscope.",
        io_left=['x / in0', 'y / in1', 'intensity / in2', 'color / in3', 'out0', 'out1', 'out2', 'out3'],
        io_right=['navigate menu', '4x4 audio device', 'video out', '', '', '']
    )

    def __init__(self, **kwargs):

        # don't finalize the CSR bridge in TiliquaSoc, we're adding more peripherals.
        super().__init__(finalize_csr_bridge=False, **kwargs)

        # Extract module docstring for help page
        import sys
        help_text = sys.modules[__name__].__doc__ or ""
        # Inject as Rust constant (raw string literal handles special chars)
        self.add_rust_constant(f'pub const HELP_TEXT: &str = r###"{help_text}"###;\n')

        self.vector_periph_base = 0x00001000
        self.scope_periph_base  = 0x00001100
        self.xbeam_periph_base  = 0x00001200

        # Dedicated framebuffer plotter for scope peripherals (5 ports: 1 vector + 4 scope channels)
        self.plotter = FramebufferPlotter(
            bus_signature=self.psram_periph.bus.signature.flip(), n_ports=5)
        self.psram_periph.add_master(self.plotter.bus)

        # Vectorscope with upsampling and CSR registers
        self.vector_periph = scope.VectorPeripheral(
            n_upsample=8)
        self.csr_decoder.add(self.vector_periph.bus, addr=self.vector_periph_base, name="vector_periph")

        # 4-ch oscilloscope with CSR registers
        self.scope_periph = scope.ScopePeripheral()
        self.csr_decoder.add(self.scope_periph.bus, addr=self.scope_periph_base, name="scope_periph")

        # Extra peripheral for some global control flags.
        self.xbeam_periph = XbeamPeripheral()
        self.csr_decoder.add(self.xbeam_periph.bus, addr=self.xbeam_periph_base, name="xbeam_periph")

        # now we can freeze the memory map
        self.finalize_csr_bridge()

    def elaborate(self, platform):

        m = Module()

        # Scope plotting infrastructure
        m.submodules.plotter = self.plotter

        # Scope peripherals
        m.submodules.vector_periph = self.vector_periph
        m.submodules.scope_periph = self.scope_periph
        m.submodules.xbeam_periph = self.xbeam_periph

        # Connect vector/scope pixel requests to plotter channels
        wiring.connect(m, self.vector_periph.o, self.plotter.i[0])
        for n in range(4):
            wiring.connect(m, self.scope_periph.o[n], self.plotter.i[n+1])

        # Connect framebuffer propreties to plotter backend
        wiring.connect(m, wiring.flipped(self.fb.fbp), self.plotter.fbp)

        # FIXME: bit of a hack so we can pluck out peripherals from `tiliqua_soc`
        m.submodules += super().elaborate(platform)

        pmod0 = self.pmod0_periph.pmod

        if sim.is_hw(platform):
            m.submodules.usbif = usbif = usb_audio.USB2AudioInterface(
                    audio_clock=self.clock_settings.audio_clock, nr_channels=4)
            # SoC-controlled USB PHY connection (based on typeC CC status)
            m.d.comb += usbif.usb_connect.eq(self.xbeam_periph.usb_connect)

        with m.If(self.xbeam_periph.usb_en):
            if sim.is_hw(platform):
                wiring.connect(m, pmod0.o_cal, usbif.i)
                wiring.connect(m, usbif.o, self.xbeam_periph.delay_i)
            else:
                pass
        with m.Else():
            wiring.connect(m, pmod0.o_cal, self.xbeam_periph.delay_i)

        wiring.connect(m, self.xbeam_periph.delay_o, pmod0.i_cal)

        m.submodules.plot_fifo = plot_fifo = fifo.SyncFIFOBuffered(
            width=data.ArrayLayout(eurorack_pmod.ASQ, 4).as_shape().width, depth=256)

        with m.If(self.xbeam_periph.show_outputs):
            dsp.connect_peek(m, pmod0.i_cal, plot_fifo.w_stream)
        with m.Else():
            dsp.connect_peek(m, pmod0.o_cal, plot_fifo.w_stream)

        with m.If(self.scope_periph.soc_en):
            wiring.connect(m, plot_fifo.r_stream, self.scope_periph.i)
        with m.Else():
            wiring.connect(m, plot_fifo.r_stream, self.vector_periph.i)

        return m


if __name__ == "__main__":
    this_path = os.path.dirname(os.path.realpath(__file__))
    top_level_cli(XbeamSoc, path=this_path, archiver_callback=lambda archiver: archiver.with_option_storage())
