sim-outorder: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).


Processor Parameters:
Issue Width: 4
Window Size: 16
Number of Virtual Registers: 32
Number of Physical Registers: 16
Datapath Width: 64
Total Power Consumption: 130.283
Branch Predictor Power Consumption: 2.79653  (2.18%)
 branch target buffer power (W): 2.49493
 local predict power (W): 0.0348099
 global predict power (W): 0.0996078
 chooser power (W): 0.0702439
 RAS power (W): 0.0969383
Rename Logic Power Consumption: 0.417965  (0.326%)
 Instruction Decode Power (W): 0.0159915
 RAT decode_power (W): 0.113514
 RAT wordline_power (W): 0.0307815
 RAT bitline_power (W): 0.246771
 DCL Comparators (W): 0.0109075
Instruction Window Power Consumption: 2.20432  (1.72%)
 tagdrive (W): 0.0943488
 tagmatch (W): 0.033695
 Selection Logic (W): 0.0134217
 decode_power (W): 0.0532503
 wordline_power (W): 0.0844643
 bitline_power (W): 1.92514
Load/Store Queue Power Consumption: 6.38923  (4.98%)
 tagdrive (W): 2.22773
 tagmatch (W): 0.482855
 decode_power (W): 0.0319831
 wordline_power (W): 0.139808
 bitline_power (W): 3.50685
Arch. Register File Power Consumption: 3.57247  (2.78%)
 decode_power (W): 0.113514
 wordline_power (W): 0.0844643
 bitline_power (W): 3.37449
Result Bus Power Consumption: 4.18077  (3.26%)
Total Clock Power: 38.9492  (30.4%)
Int ALU Power: 9.32026  (7.27%)
FP ALU Power: 28.5621  (22.3%)
Instruction Cache Power Consumption: 2.76773  (2.16%)
 decode_power (W): 0.151353
 wordline_power (W): 0.180479
 bitline_power (W): 1.42251
 senseamp_power (W): 0.768
 tagarray_power (W): 0.245382
Itlb_power (W): 0.264834 (0.206%)
Data Cache Power Consumption: 22.1418  (17.3%)
 decode_power (W): 1.21082
 wordline_power (W): 1.44383
 bitline_power (W): 11.3801
 senseamp_power (W): 6.144
 tagarray_power (W): 1.96306
Dtlb_power (W): 3.61295 (2.82%)
Level 2 Cache Power Consumption: 3.10298 (2.42%)
 decode_power (W): 0.19487
 wordline_power (W): 0.0430878
 bitline_power (W): 1.77274
 senseamp_power (W): 0.192
 tagarray_power (W): 0.900275
sim: loading EIO file: ../benchmarks/176.gcc.00-integrate-ref.eio.gz
sim: command line: ./sim-outorder -config ../configs/current.config ../benchmarks/176.gcc.00-integrate-ref.eio.gz 

sim: simulation started @ Mon Nov 23 19:31:15 2015, options follow:

sim-outorder: This simulator implements a very detailed out-of-order issue
superscalar processor with a two-level memory system and speculative
execution support.  This simulator is a performance simulator, tracking the
latency of all pipeline operations.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../results/03_01_max_num_fus/176.gcc.00-integrate-ref.eio.gz.out # redirect simulator output to file (non-interactive only)
# -redir:prog       /dev/null # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-freq            600000000.0000 # frequency             
-max:inst           100000000 # maximum number of inst's to execute
-fastfwd                    0 # number of insts skipped before timing starts
# -ptrace              <null> # generate pipetrace, i.e., <fname|stdout|stderr> <range>
-fetch:ifqsize              4 # instruction fetch queue size (in insts)
-fetch:mplat                3 # extra branch mis-prediction latency
-fetch:speed                1 # speed of front-end of machine relative to execution core
-bpred                perfect # branch predictor type {nottaken|taken|perfect|bimod|2lev|comb}
-bpred:bimod     2048 # bimodal predictor config (<table size>)
-bpred:2lev      1 256 2 0 # 2-level predictor config (<l1size> <l2size> <hist_size> <xor>)
-bpred:comb      1024 # combining predictor config (<meta_table_size>)
-bpred:ras                  8 # return address stack size (0 for no return stack)
-bpred:btb       512 4 # BTB config (<num_sets> <associativity>)
# -bpred:spec_update       <null> # speculative predictors update in {ID|WB} (default non-spec)
-decode:width               4 # instruction decode B/W (insts/cycle)
-issue:width                4 # instruction issue B/W (insts/cycle)
-issue:inorder          false # run pipeline with in-order issue
-issue:wrongpath         true # issue instructions down wrong execution paths
-commit:width               4 # instruction commit B/W (insts/cycle)
-ruu:size                  16 # register update unit (RUU) size
-lsq:size                   8 # load/store queue (LSQ) size
-cache:dl1       dl1:32:64:8:f # l1 data cache config, i.e., {<config>|none}
-cache:dl1lat               1 # l1 data cache hit latency (in cycles)
-cache:dl2       dl2:256:64:8:f # l2 data cache config, i.e., {<config>|none}
-cache:dl2lat               2 # l2 data cache hit latency (in cycles)
-cache:il1       il1:32:64:8:f # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il1lat               1 # l1 instruction cache hit latency (in cycles)
-cache:il2                dl2 # l2 instruction cache config, i.e., {<config>|dl2|none}
-cache:il2lat               2 # l2 instruction cache hit latency (in cycles)
-cache:flush            false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
-mem:lat         103 1 # memory access latency (<first_chunk> <inter_chunk>)
-mem:width                  8 # memory access bus width (in bytes)
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-tlb:lat                   30 # inst/data TLB miss latency (in cycles)
-res:ialu                   8 # total number of integer ALU's available
-res:imult                  8 # total number of integer multiplier/dividers available
-res:memport                8 # total number of memory system ports available (to CPU)
-res:fpalu                  8 # total number of floating point ALU's available
-res:fpmult                 8 # total number of floating point multiplier/dividers available
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)
-bugcompat              false # operate in backward-compatible bugs mode (for testing only)

  Pipetrace range arguments are formatted as follows:

    {{@|#}<start>}:{{@|#|+}<end>}

  Both ends of the range are optional, if neither are specified, the entire
  execution is traced.  Ranges that start with a `@' designate an address
  range to be traced, those that start with an `#' designate a cycle count
  range.  All other range values represent an instruction count range.  The
  second argument, if specified with a `+', indicates a value relative
  to the first argument, e.g., 1000:+100 == 1000:1100.  Program symbols may
  be used in all contexts.

    Examples:   -ptrace FOO.trc #0:#1000
                -ptrace BAR.trc @2000:
                -ptrace BLAH.trc :1500
                -ptrace UXXE.trc :
                -ptrace FOOBAR.trc @main:+278

  Branch predictor configuration examples for 2-level predictor:
    Configurations:   N, M, W, X
      N   # entries in first level (# of shift register(s))
      W   width of shift register(s)
      M   # entries in 2nd level (# of counters, or other FSM)
      X   (yes-1/no-0) xor history and address for 2nd level index
    Sample predictors:
      GAg     : 1, W, 2^W, 0
      GAp     : 1, W, M (M > 2^W), 0
      PAg     : N, W, 2^W, 0
      PAp     : N, W, M (M == 2^(N+W)), 0
      gshare  : 1, W, 2^W, 1
  Predictor `comb' combines a bimodal and a 2-level predictor.

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting performance simulation **

sim: ** simulation statistics **
sim_num_insn              100000000 # total number of instructions committed
sim_num_refs               37610714 # total number of loads and stores committed
sim_num_loads              29393633 # total number of loads committed
sim_num_stores         8217081.0000 # total number of stores committed
sim_num_branches           16137508 # total number of branches committed
sim_elapsed_time                 98 # total simulation time in seconds
sim_inst_rate          1020408.1633 # simulation speed (in insts/sec)
sim_total_insn            100000000 # total number of instructions executed
sim_total_refs             37610714 # total number of loads and stores executed
sim_total_loads            29393633 # total number of loads executed
sim_total_stores       8217081.0000 # total number of stores executed
sim_total_branches         16137508 # total number of branches executed
sim_cycle                  54959633 # total simulation time in cycles
sim_IPC                      1.8195 # instructions per cycle
sim_CPI                      0.5496 # cycles per instruction
sim_exec_BW                  1.8195 # total instructions (mis-spec + committed) per cycle
sim_IPB                      6.1967 # instruction per branch
IFQ_count                 185867622 # cumulative IFQ occupancy
IFQ_fcount                 46228550 # cumulative IFQ full count
ifq_occupancy                3.3819 # avg IFQ occupancy (insn's)
ifq_rate                     1.8195 # avg IFQ dispatch rate (insn/cycle)
ifq_latency                  1.8587 # avg IFQ occupant latency (cycle's)
ifq_full                     0.8411 # fraction of time (cycle's) IFQ was full
RUU_count                 676255602 # cumulative RUU occupancy
RUU_fcount                 19470958 # cumulative RUU full count
ruu_occupancy               12.3046 # avg RUU occupancy (insn's)
ruu_rate                     1.8195 # avg RUU dispatch rate (insn/cycle)
ruu_latency                  6.7626 # avg RUU occupant latency (cycle's)
ruu_full                     0.3543 # fraction of time (cycle's) RUU was full
LSQ_count                 266644836 # cumulative LSQ occupancy
LSQ_fcount                 12238564 # cumulative LSQ full count
lsq_occupancy                4.8516 # avg LSQ occupancy (insn's)
lsq_rate                     1.8195 # avg LSQ dispatch rate (insn/cycle)
lsq_latency                  2.6664 # avg LSQ occupant latency (cycle's)
lsq_full                     0.2227 # fraction of time (cycle's) LSQ was full
sim_slip                 1080511058 # total number of slip cycles
avg_sim_slip                10.8051 # the average slip between issue and retirement
il1.accesses              113328655 # total number of accesses
il1.hits                  112120616 # total number of hits
il1.misses                  1208039 # total number of misses
il1.replacements            1207783 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0107 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0107 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses               37523546 # total number of accesses
dl1.hits                   37291938 # total number of hits
dl1.misses                   231608 # total number of misses
dl1.replacements             231352 # total number of replacements
dl1.writebacks                90028 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.0062 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0062 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0024 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses                1529675 # total number of accesses
dl2.hits                    1339992 # total number of hits
dl2.misses                   189683 # total number of misses
dl2.replacements             187635 # total number of replacements
dl2.writebacks                49586 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                0.1240 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.1227 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.0324 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses             113328655 # total number of accesses
itlb.hits                 113317779 # total number of hits
itlb.misses                   10876 # total number of misses
itlb.replacements             10812 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0001 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0001 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses              37610713 # total number of accesses
dtlb.hits                  37602851 # total number of hits
dtlb.misses                    7862 # total number of misses
dtlb.replacements              7734 # total number of replacements
dtlb.writebacks                   0 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0002 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0002 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
rename_power           22971229.7536 # total power usage of rename unit
bpred_power            153696142.4288 # total power usage of bpred unit
window_power           121148586.2106 # total power usage of instruction window
lsq_power              351149827.1375 # total power usage of load/store queue
regfile_power          196341755.7186 # total power usage of arch. regfile
icache_power           166668552.6927 # total power usage of icache
dcache_power           1415473429.8179 # total power usage of dcache
dcache2_power          170538464.4811 # total power usage of dcache2
alu_power              2082000100.4518 # total power usage of alu
falu_power             1569761979.4395 # total power usage of falu
resultbus_power        229773846.2946 # total power usage of resultbus
clock_power            2140634795.1643 # total power usage of clock
avg_rename_power             0.4180 # avg power usage of rename unit
avg_bpred_power              2.7965 # avg power usage of bpred unit
avg_window_power             2.2043 # avg power usage of instruction window
avg_lsq_power                6.3892 # avg power usage of lsq
avg_regfile_power            3.5725 # avg power usage of arch. regfile
avg_icache_power             3.0326 # avg power usage of icache
avg_dcache_power            25.7548 # avg power usage of dcache
avg_dcache2_power            3.1030 # avg power usage of dcache2
avg_alu_power               37.8824 # avg power usage of alu
avg_falu_power              28.5621 # avg power usage of falu
avg_resultbus_power          4.1808 # avg power usage of resultbus
avg_clock_power             38.9492 # avg power usage of clock
fetch_stage_power      320364695.1215 # total power usage of fetch stage
dispatch_stage_power   22971229.7536 # total power usage of dispatch stage
issue_stage_power      4370084254.3935 # total power usage of issue stage
avg_fetch_power              5.8291 # average power of fetch unit per cycle
avg_dispatch_power           0.4180 # average power of dispatch unit per cycle
avg_issue_power             79.5144 # average power of issue unit per cycle
total_power            7050396730.1516 # total power per cycle
avg_total_power_cycle      128.2832 # average total power per cycle
avg_total_power_cycle_nofp_nod2      96.6181 # average total power per cycle
avg_total_power_insn        70.5040 # average total power per insn
avg_total_power_insn_nofp_nod2      53.1010 # average total power per insn
rename_power_cc1       14669547.4302 # total power usage of rename unit_cc1
bpred_power_cc1              0.0000 # total power usage of bpred unit_cc1
window_power_cc1       92316676.2830 # total power usage of instruction window_cc1
lsq_power_cc1          70703828.4321 # total power usage of lsq_cc1
regfile_power_cc1      121414809.3643 # total power usage of arch. regfile_cc1
icache_power_cc1       108911745.5559 # total power usage of icache_cc1
dcache_power_cc1       558441194.6162 # total power usage of dcache_cc1
dcache2_power_cc1      4414875.0126 # total power usage of dcache2_cc1
alu_power_cc1          340567609.6700 # total power usage of alu_cc1
resultbus_power_cc1    151193037.4915 # total power usage of resultbus_cc1
clock_power_cc1        715780108.6755 # total power usage of clock_cc1
avg_rename_power_cc1         0.2669 # avg power usage of rename unit_cc1
avg_bpred_power_cc1          0.0000 # avg power usage of bpred unit_cc1
avg_window_power_cc1         1.6797 # avg power usage of instruction window_cc1
avg_lsq_power_cc1            1.2865 # avg power usage of lsq_cc1
avg_regfile_power_cc1        2.2092 # avg power usage of arch. regfile_cc1
avg_icache_power_cc1         1.9817 # avg power usage of icache_cc1
avg_dcache_power_cc1        10.1609 # avg power usage of dcache_cc1
avg_dcache2_power_cc1        0.0803 # avg power usage of dcache2_cc1
avg_alu_power_cc1            6.1967 # avg power usage of alu_cc1
avg_resultbus_power_cc1       2.7510 # avg power usage of resultbus_cc1
avg_clock_power_cc1         13.0237 # avg power usage of clock_cc1
fetch_stage_power_cc1  108911745.5559 # total power usage of fetch stage_cc1
dispatch_stage_power_cc1 14669547.4302 # total power usage of dispatch stage_cc1
issue_stage_power_cc1  1217637221.5054 # total power usage of issue stage_cc1
avg_fetch_power_cc1          1.9817 # average power of fetch unit per cycle_cc1
avg_dispatch_power_cc1       0.2669 # average power of dispatch unit per cycle_cc1
avg_issue_power_cc1         22.1551 # average power of issue unit per cycle_cc1
total_power_cycle_cc1  2178413432.5312 # total power per cycle_cc1
avg_total_power_cycle_cc1      39.6366 # average total power per cycle_cc1
avg_total_power_insn_cc1      21.7841 # average total power per insn_cc1
rename_power_cc2       10449137.1669 # total power usage of rename unit_cc2
bpred_power_cc2              0.0000 # total power usage of bpred unit_cc2
window_power_cc2       84547148.2154 # total power usage of instruction window_cc2
lsq_power_cc2          13500785.9398 # total power usage of lsq_cc2
regfile_power_cc2      38934811.3514 # total power usage of arch. regfile_cc2
icache_power_cc2       108911745.5559 # total power usage of icache_cc2
dcache_power_cc2       120801348.7127 # total power usage of dcache_cc2
dcache2_power_cc2       593318.2492 # total power usage of dcache2_cc2
alu_power_cc2          116494027.4958 # total power usage of alu_cc2
resultbus_power_cc2    110976164.7462 # total power usage of resultbus_cc2
clock_power_cc2        299753882.7024 # total power usage of clock_cc2
avg_rename_power_cc2         0.1901 # avg power usage of rename unit_cc2
avg_bpred_power_cc2          0.0000 # avg power usage of bpred unit_cc2
avg_window_power_cc2         1.5383 # avg power usage of instruction window_cc2
avg_lsq_power_cc2            0.2456 # avg power usage of instruction lsq_cc2
avg_regfile_power_cc2        0.7084 # avg power usage of arch. regfile_cc2
avg_icache_power_cc2         1.9817 # avg power usage of icache_cc2
avg_dcache_power_cc2         2.1980 # avg power usage of dcache_cc2
avg_dcache2_power_cc2        0.0108 # avg power usage of dcache2_cc2
avg_alu_power_cc2            2.1196 # avg power usage of alu_cc2
avg_resultbus_power_cc2       2.0192 # avg power usage of resultbus_cc2
avg_clock_power_cc2          5.4541 # avg power usage of clock_cc2
fetch_stage_power_cc2  108911745.5559 # total power usage of fetch stage_cc2
dispatch_stage_power_cc2 10449137.1669 # total power usage of dispatch stage_cc2
issue_stage_power_cc2  446912793.3591 # total power usage of issue stage_cc2
avg_fetch_power_cc2          1.9817 # average power of fetch unit per cycle_cc2
avg_dispatch_power_cc2       0.1901 # average power of dispatch unit per cycle_cc2
avg_issue_power_cc2          8.1317 # average power of issue unit per cycle_cc2
total_power_cycle_cc2  904962370.1357 # total power per cycle_cc2
avg_total_power_cycle_cc2      16.4659 # average total power per cycle_cc2
avg_total_power_insn_cc2       9.0496 # average total power per insn_cc2
rename_power_cc3       11279305.3940 # total power usage of rename unit_cc3
bpred_power_cc3        15369614.2530 # total power usage of bpred unit_cc3
window_power_cc3       87877987.5891 # total power usage of instruction window_cc3
lsq_power_cc3          41426090.6338 # total power usage of lsq_cc3
regfile_power_cc3      45031166.4133 # total power usage of arch. regfile_cc3
icache_power_cc3       114687426.2292 # total power usage of icache_cc3
dcache_power_cc3       206504572.2485 # total power usage of dcache_cc3
dcache2_power_cc3      17205677.2095 # total power usage of dcache2_cc3
alu_power_cc3          290637275.9645 # total power usage of alu_cc3
resultbus_power_cc3    117828988.8006 # total power usage of resultbus_cc3
clock_power_cc3        441471271.5561 # total power usage of clock_cc3
avg_rename_power_cc3         0.2052 # avg power usage of rename unit_cc3
avg_bpred_power_cc3          0.2797 # avg power usage of bpred unit_cc3
avg_window_power_cc3         1.5990 # avg power usage of instruction window_cc3
avg_lsq_power_cc3            0.7538 # avg power usage of instruction lsq_cc3
avg_regfile_power_cc3        0.8193 # avg power usage of arch. regfile_cc3
avg_icache_power_cc3         2.0868 # avg power usage of icache_cc3
avg_dcache_power_cc3         3.7574 # avg power usage of dcache_cc3
avg_dcache2_power_cc3        0.3131 # avg power usage of dcache2_cc3
avg_alu_power_cc3            5.2882 # avg power usage of alu_cc3
avg_resultbus_power_cc3       2.1439 # avg power usage of resultbus_cc3
avg_clock_power_cc3          8.0326 # avg power usage of clock_cc3
fetch_stage_power_cc3  130057040.4822 # total power usage of fetch stage_cc3
dispatch_stage_power_cc3 11279305.3940 # total power usage of dispatch stage_cc3
issue_stage_power_cc3  761480592.4460 # total power usage of issue stage_cc3
avg_fetch_power_cc3          2.3664 # average power of fetch unit per cycle_cc3
avg_dispatch_power_cc3       0.2052 # average power of dispatch unit per cycle_cc3
avg_issue_power_cc3         13.8553 # average power of issue unit per cycle_cc3
total_power_cycle_cc3  1389319376.2915 # total power per cycle_cc3
avg_total_power_cycle_cc3      25.2789 # average total power per cycle_cc3
avg_total_power_insn_cc3      13.8932 # average total power per insn_cc3
total_rename_access       100000000 # total number accesses of rename unit
total_bpred_access                0 # total number accesses of bpred unit
total_window_access       388747036 # total number accesses of instruction window
total_lsq_access           37697880 # total number accesses of load/store queue
total_regfile_access      146414074 # total number accesses of arch. regfile
total_icache_access       113328655 # total number accesses of icache
total_dcache_access        37523546 # total number accesses of dcache
total_dcache2_access        1529675 # total number accesses of dcache2
total_alu_access           99991717 # total number accesses of alu
total_resultbus_access    113256114 # total number accesses of resultbus
avg_rename_access            1.8195 # avg number accesses of rename unit
avg_bpred_access             0.0000 # avg number accesses of bpred unit
avg_window_access            7.0733 # avg number accesses of instruction window
avg_lsq_access               0.6859 # avg number accesses of lsq
avg_regfile_access           2.6640 # avg number accesses of arch. regfile
avg_icache_access            2.0620 # avg number accesses of icache
avg_dcache_access            0.6827 # avg number accesses of dcache
avg_dcache2_access           0.0278 # avg number accesses of dcache2
avg_alu_access               1.8194 # avg number accesses of alu
avg_resultbus_access         2.0607 # avg number accesses of resultbus
max_rename_access                 4 # max number accesses of rename unit
max_bpred_access                  0 # max number accesses of bpred unit
max_window_access                18 # max number accesses of instruction window
max_lsq_access                    7 # max number accesses of load/store queue
max_regfile_access               12 # max number accesses of arch. regfile
max_icache_access                 4 # max number accesses of icache
max_dcache_access                 7 # max number accesses of dcache
max_dcache2_access                6 # max number accesses of dcache2
max_alu_access                    4 # max number accesses of alu
max_resultbus_access              8 # max number accesses of resultbus
max_cycle_power_cc1         94.2407 # maximum cycle power usage of cc1
max_cycle_power_cc2         39.0138 # maximum cycle power usage of cc2
max_cycle_power_cc3         45.6804 # maximum cycle power usage of cc3
sim_invalid_addrs                 0 # total non-speculative bogus addresses seen (debug var)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                1990656 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size                 306320 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x012012858c # program entry point (initial PC)
ld_environ_base        0x011ff83680 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                  822 # total number of pages allocated
mem.page_mem                  6576k # total size of memory pages allocated
mem.ptab_misses               50997 # total first level page table misses
mem.ptab_accesses         659710984 # total page table accesses
mem.ptab_miss_rate           0.0001 # first level page table miss rate

