# Design: Design liaison already active.
# ELBREAD: Elaboration process.
# ELBREAD: Error: The contents of entity 'liaison.ecc' instantiated in architecture 'liaison:liaison' differ from the contents available during the compilation of this architecture.
# ELBREAD: Error: Elaboration process completed with errors.
# Design: Error: Elaboration failed
acom -work liaison -2002  $dsn/src/liaison.vhd $dsn/src/onebitvoter.vhd $dsn/src/ecc.vhd $dsn/src/registers.vhd $dsn/src/controller.vhd $dsn/src/testbench/controller_tb.vhd $dsn/src/testbench/liaison_tb.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# File: C:\Users\Student\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\src\liaison.vhd
# Compile Entity "liaison"
# Compile Architecture "liaison" of Entity "liaison"
# File: C:\Users\Student\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\src\onebitvoter.vhd
# Compile Entity "onebitvoter"
# Compile Architecture "Behavioral" of Entity "onebitvoter"
# File: C:\Users\Student\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\src\ecc.vhd
# Compile Entity "ECC"
# Compile Architecture "ECC" of Entity "ECC"
# File: C:\Users\Student\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\src\registers.vhd
# Compile Entity "registers"
# Compile Architecture "registers" of Entity "registers"
# File: C:\Users\Student\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "controller" of Entity "controller"
# File: C:\Users\Student\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\src\testbench\controller_tb.vhd
# Compile Entity "controller_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "controller_tb"
# Compile Configuration "TESTBENCH_FOR_controller"
# File: C:\Users\Student\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\src\testbench\liaison_tb.vhd
# Compile Entity "liaison_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "liaison_tb"
# Compile Configuration "TESTBENCH_FOR_liaison"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
# Design: Design liaison already active.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# Error: Accelerated Waveform: Accelerated Waveform: Simulation database is not connected.
asim -O5 +access +r +m+testbench_for_liaison testbench_for_liaison
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: You do not have a license to run VHDL performance optimized simulation. Contact Aldec for ordering information - sales@aldec.com.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 2439 kB (elbread=1023 elab2=1067 kernel=348 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Student\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\src\wave.asdb
#  03:44, 26. februar 2014
#  Simulation has been initialized
#  Selected Top-Level: testbench_for_liaison
# 18 signal(s) traced.
run 500 ns
# KERNEL: stopped at time: 500 ns
acom -work liaison -2002  $dsn/src/TestBench/liaison_TB.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# File: C:\Users\Student\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\src\TestBench\liaison_TB.vhd
# Compile Entity "liaison_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "liaison_tb"
# Compile Configuration "TESTBENCH_FOR_liaison"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: You do not have a license to run VHDL performance optimized simulation. Contact Aldec for ordering information - sales@aldec.com.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 2439 kB (elbread=1023 elab2=1067 kernel=348 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Student\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\src\wave.asdb
#  03:45, 26. februar 2014
#  Simulation has been initialized
#  Selected Top-Level: testbench_for_liaison
run 500 ns
# KERNEL: stopped at time: 500 ns
acom -work liaison -2002  $dsn/src/TestBench/liaison_TB.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# File: C:\Users\Student\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\src\TestBench\liaison_TB.vhd
# Compile Entity "liaison_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "liaison_tb"
# Compile Configuration "TESTBENCH_FOR_liaison"
# Compile success 0 Errors 0 Warnings  Analysis time :  62.0 [ms]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: You do not have a license to run VHDL performance optimized simulation. Contact Aldec for ordering information - sales@aldec.com.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 2442 kB (elbread=1023 elab2=1070 kernel=348 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Student\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\src\wave.asdb
#  03:47, 26. februar 2014
#  Simulation has been initialized
#  Selected Top-Level: testbench_for_liaison
run 500 ns
# KERNEL: stopped at time: 500 ns
run 500 ns
# KERNEL: stopped at time: 1 us
acom -work liaison -2002  $dsn/src/TestBench/liaison_TB.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# File: C:\Users\Student\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\src\TestBench\liaison_TB.vhd
# Compile Entity "liaison_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "liaison_tb"
# Compile Configuration "TESTBENCH_FOR_liaison"
# Compile success 0 Errors 0 Warnings  Analysis time :  63.0 [ms]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: You do not have a license to run VHDL performance optimized simulation. Contact Aldec for ordering information - sales@aldec.com.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 2443 kB (elbread=1023 elab2=1071 kernel=348 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Student\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\src\wave.asdb
#  03:50, 26. februar 2014
#  Simulation has been initialized
#  Selected Top-Level: testbench_for_liaison
run 500 ns
# KERNEL: stopped at time: 500 ns
run 500 ns
# KERNEL: stopped at time: 1 us
run 500 ns
# KERNEL: stopped at time: 1500 ns
acom -work liaison -2002  $dsn/src/TestBench/liaison_TB.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# File: C:\Users\Student\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\src\TestBench\liaison_TB.vhd
# Compile Entity "liaison_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "liaison_tb"
# Compile Configuration "TESTBENCH_FOR_liaison"
# Compile success 0 Errors 0 Warnings  Analysis time :  62.0 [ms]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: You do not have a license to run VHDL performance optimized simulation. Contact Aldec for ordering information - sales@aldec.com.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 2443 kB (elbread=1023 elab2=1071 kernel=348 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Student\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\src\wave.asdb
#  03:52, 26. februar 2014
#  Simulation has been initialized
#  Selected Top-Level: testbench_for_liaison
run 500 ns
# KERNEL: stopped at time: 500 ns
run 500 ns
# KERNEL: stopped at time: 1 us
run 500 ns
# KERNEL: stopped at time: 1500 ns
acom -work liaison -2002  $dsn/src/TestBench/liaison_TB.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# File: C:\Users\Student\Documents\GitHub\Term-Assigment-TFE4140-mod-anal-dig-sys\Project\liaison\src\TestBench\liaison_TB.vhd
# Compile Entity "liaison_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "liaison_tb"
# Compile Configuration "TESTBENCH_FOR_liaison"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: El