
centos-preinstalled/coredumpctl:     file format elf32-littlearm


Disassembly of section .init:

00001ce4 <_init@@Base>:
    1ce4:	push	{r3, lr}
    1ce8:	bl	45ac <__cxa_finalize@plt+0x2260>
    1cec:	pop	{r3, pc}

Disassembly of section .plt:

00001cf0 <fileno@plt-0x14>:
    1cf0:	push	{lr}		; (str lr, [sp, #-4]!)
    1cf4:	ldr	lr, [pc, #4]	; 1d00 <_init@@Base+0x1c>
    1cf8:	add	lr, pc, lr
    1cfc:	ldr	pc, [lr, #8]!
    1d00:	andeq	r2, r3, ip, lsl #1

00001d04 <fileno@plt>:
    1d04:	add	ip, pc, #0, 12
    1d08:	add	ip, ip, #204800	; 0x32000
    1d0c:	ldr	pc, [ip, #140]!	; 0x8c

00001d10 <localtime_r@plt>:
    1d10:	add	ip, pc, #0, 12
    1d14:	add	ip, ip, #204800	; 0x32000
    1d18:	ldr	pc, [ip, #132]!	; 0x84

00001d1c <abort@plt>:
    1d1c:	add	ip, pc, #0, 12
    1d20:	add	ip, ip, #204800	; 0x32000
    1d24:	ldr	pc, [ip, #124]!	; 0x7c

00001d28 <connect@plt>:
    1d28:	add	ip, pc, #0, 12
    1d2c:	add	ip, ip, #204800	; 0x32000
    1d30:	ldr	pc, [ip, #116]!	; 0x74

00001d34 <LZ4_decompress_safe_continue@plt>:
    1d34:	add	ip, pc, #0, 12
    1d38:	add	ip, ip, #204800	; 0x32000
    1d3c:	ldr	pc, [ip, #108]!	; 0x6c

00001d40 <__gcc_personality_v0@plt>:
    1d40:	add	ip, pc, #0, 12
    1d44:	add	ip, ip, #204800	; 0x32000
    1d48:	ldr	pc, [ip, #100]!	; 0x64

00001d4c <srand@plt>:
    1d4c:	add	ip, pc, #0, 12
    1d50:	add	ip, ip, #204800	; 0x32000
    1d54:	ldr	pc, [ip, #92]!	; 0x5c

00001d58 <statfs64@plt>:
    1d58:	add	ip, pc, #0, 12
    1d5c:	add	ip, ip, #204800	; 0x32000
    1d60:	ldr	pc, [ip, #84]!	; 0x54

00001d64 <localtime@plt>:
    1d64:	add	ip, pc, #0, 12
    1d68:	add	ip, ip, #204800	; 0x32000
    1d6c:	ldr	pc, [ip, #76]!	; 0x4c

00001d70 <opendir@plt>:
    1d70:	add	ip, pc, #0, 12
    1d74:	add	ip, ip, #204800	; 0x32000
    1d78:	ldr	pc, [ip, #68]!	; 0x44

00001d7c <memcmp@plt>:
    1d7c:	add	ip, pc, #0, 12
    1d80:	add	ip, ip, #204800	; 0x32000
    1d84:	ldr	pc, [ip, #60]!	; 0x3c

00001d88 <getauxval@plt>:
    1d88:	add	ip, pc, #0, 12
    1d8c:	add	ip, ip, #204800	; 0x32000
    1d90:	ldr	pc, [ip, #52]!	; 0x34

00001d94 <sysconf@plt>:
    1d94:	add	ip, pc, #0, 12
    1d98:	add	ip, ip, #204800	; 0x32000
    1d9c:	ldr	pc, [ip, #44]!	; 0x2c

00001da0 <__libc_current_sigrtmin@plt>:
    1da0:	add	ip, pc, #0, 12
    1da4:	add	ip, ip, #204800	; 0x32000
    1da8:	ldr	pc, [ip, #36]!	; 0x24

00001dac <__libc_start_main@plt>:
    1dac:	add	ip, pc, #0, 12
    1db0:	add	ip, ip, #204800	; 0x32000
    1db4:	ldr	pc, [ip, #28]!

00001db8 <gcry_check_version@plt>:
    1db8:	add	ip, pc, #0, 12
    1dbc:	add	ip, ip, #204800	; 0x32000
    1dc0:	ldr	pc, [ip, #20]!

00001dc4 <clock_gettime@plt>:
    1dc4:	add	ip, pc, #0, 12
    1dc8:	add	ip, ip, #204800	; 0x32000
    1dcc:	ldr	pc, [ip, #12]!

00001dd0 <__rawmemchr@plt>:
    1dd0:	add	ip, pc, #0, 12
    1dd4:	add	ip, ip, #204800	; 0x32000
    1dd8:	ldr	pc, [ip, #4]!

00001ddc <__gmon_start__@plt>:
    1ddc:	add	ip, pc, #0, 12
    1de0:	add	ip, ip, #200704	; 0x31000
    1de4:	ldr	pc, [ip, #4092]!	; 0xffc

00001de8 <splice@plt>:
    1de8:	add	ip, pc, #0, 12
    1dec:	add	ip, ip, #200704	; 0x31000
    1df0:	ldr	pc, [ip, #4084]!	; 0xff4

00001df4 <fclose@plt>:
    1df4:	add	ip, pc, #0, 12
    1df8:	add	ip, ip, #200704	; 0x31000
    1dfc:	ldr	pc, [ip, #4076]!	; 0xfec

00001e00 <getenv@plt>:
    1e00:	add	ip, pc, #0, 12
    1e04:	add	ip, ip, #200704	; 0x31000
    1e08:	ldr	pc, [ip, #4068]!	; 0xfe4

00001e0c <__printf_chk@plt>:
    1e0c:	add	ip, pc, #0, 12
    1e10:	add	ip, ip, #200704	; 0x31000
    1e14:	ldr	pc, [ip, #4060]!	; 0xfdc

00001e18 <waitid@plt>:
    1e18:	add	ip, pc, #0, 12
    1e1c:	add	ip, ip, #200704	; 0x31000
    1e20:	ldr	pc, [ip, #4052]!	; 0xfd4

00001e24 <_IO_getc@plt>:
    1e24:	add	ip, pc, #0, 12
    1e28:	add	ip, ip, #200704	; 0x31000
    1e2c:	ldr	pc, [ip, #4044]!	; 0xfcc

00001e30 <strchr@plt>:
    1e30:	add	ip, pc, #0, 12
    1e34:	add	ip, ip, #200704	; 0x31000
    1e38:	ldr	pc, [ip, #4036]!	; 0xfc4

00001e3c <get_current_dir_name@plt>:
    1e3c:	add	ip, pc, #0, 12
    1e40:	add	ip, ip, #200704	; 0x31000
    1e44:	ldr	pc, [ip, #4028]!	; 0xfbc

00001e48 <strcasecmp@plt>:
    1e48:	add	ip, pc, #0, 12
    1e4c:	add	ip, ip, #200704	; 0x31000
    1e50:	ldr	pc, [ip, #4020]!	; 0xfb4

00001e54 <calloc@plt>:
    1e54:	add	ip, pc, #0, 12
    1e58:	add	ip, ip, #200704	; 0x31000
    1e5c:	ldr	pc, [ip, #4012]!	; 0xfac

00001e60 <__uflow@plt>:
    1e60:	add	ip, pc, #0, 12
    1e64:	add	ip, ip, #200704	; 0x31000
    1e68:	ldr	pc, [ip, #4004]!	; 0xfa4

00001e6c <stpcpy@plt>:
    1e6c:	add	ip, pc, #0, 12
    1e70:	add	ip, ip, #200704	; 0x31000
    1e74:	ldr	pc, [ip, #3996]!	; 0xf9c

00001e78 <memset@plt>:
    1e78:	add	ip, pc, #0, 12
    1e7c:	add	ip, ip, #200704	; 0x31000
    1e80:	ldr	pc, [ip, #3988]!	; 0xf94

00001e84 <strrchr@plt>:
    1e84:	add	ip, pc, #0, 12
    1e88:	add	ip, ip, #200704	; 0x31000
    1e8c:	ldr	pc, [ip, #3980]!	; 0xf8c

00001e90 <fsync@plt>:
    1e90:	add	ip, pc, #0, 12
    1e94:	add	ip, ip, #200704	; 0x31000
    1e98:	ldr	pc, [ip, #3972]!	; 0xf84

00001e9c <mkostemp64@plt>:
    1e9c:	add	ip, pc, #0, 12
    1ea0:	add	ip, ip, #200704	; 0x31000
    1ea4:	ldr	pc, [ip, #3964]!	; 0xf7c

00001ea8 <__strndup@plt>:
    1ea8:	add	ip, pc, #0, 12
    1eac:	add	ip, ip, #200704	; 0x31000
    1eb0:	ldr	pc, [ip, #3956]!	; 0xf74

00001eb4 <execlp@plt>:
    1eb4:	add	ip, pc, #0, 12
    1eb8:	add	ip, ip, #200704	; 0x31000
    1ebc:	ldr	pc, [ip, #3948]!	; 0xf6c

00001ec0 <ppoll@plt>:
    1ec0:	add	ip, pc, #0, 12
    1ec4:	add	ip, ip, #200704	; 0x31000
    1ec8:	ldr	pc, [ip, #3940]!	; 0xf64

00001ecc <__fxstat64@plt>:
    1ecc:	add	ip, pc, #0, 12
    1ed0:	add	ip, ip, #200704	; 0x31000
    1ed4:	ldr	pc, [ip, #3932]!	; 0xf5c

00001ed8 <writev@plt>:
    1ed8:	add	ip, pc, #0, 12
    1edc:	add	ip, ip, #200704	; 0x31000
    1ee0:	ldr	pc, [ip, #3924]!	; 0xf54

00001ee4 <usleep@plt>:
    1ee4:	add	ip, pc, #0, 12
    1ee8:	add	ip, ip, #200704	; 0x31000
    1eec:	ldr	pc, [ip, #3916]!	; 0xf4c

00001ef0 <_exit@plt>:
    1ef0:	add	ip, pc, #0, 12
    1ef4:	add	ip, ip, #200704	; 0x31000
    1ef8:	ldr	pc, [ip, #3908]!	; 0xf44

00001efc <funlockfile@plt>:
    1efc:	add	ip, pc, #0, 12
    1f00:	add	ip, ip, #200704	; 0x31000
    1f04:	ldr	pc, [ip, #3900]!	; 0xf3c

00001f08 <getuid@plt>:
    1f08:	add	ip, pc, #0, 12
    1f0c:	add	ip, ip, #200704	; 0x31000
    1f10:	ldr	pc, [ip, #3892]!	; 0xf34

00001f14 <strtoull@plt>:
    1f14:	add	ip, pc, #0, 12
    1f18:	add	ip, ip, #200704	; 0x31000
    1f1c:	ldr	pc, [ip, #3884]!	; 0xf2c

00001f20 <free@plt>:
    1f20:	add	ip, pc, #0, 12
    1f24:	add	ip, ip, #200704	; 0x31000
    1f28:	ldr	pc, [ip, #3876]!	; 0xf24

00001f2c <sendmsg@plt>:
    1f2c:	add	ip, pc, #0, 12
    1f30:	add	ip, ip, #200704	; 0x31000
    1f34:	ldr	pc, [ip, #3868]!	; 0xf1c

00001f38 <read@plt>:
    1f38:	add	ip, pc, #0, 12
    1f3c:	add	ip, ip, #200704	; 0x31000
    1f40:	ldr	pc, [ip, #3860]!	; 0xf14

00001f44 <write@plt>:
    1f44:	add	ip, pc, #0, 12
    1f48:	add	ip, ip, #200704	; 0x31000
    1f4c:	ldr	pc, [ip, #3852]!	; 0xf0c

00001f50 <getopt_long@plt>:
    1f50:	add	ip, pc, #0, 12
    1f54:	add	ip, ip, #200704	; 0x31000
    1f58:	ldr	pc, [ip, #3844]!	; 0xf04

00001f5c <secure_getenv@plt>:
    1f5c:	add	ip, pc, #0, 12
    1f60:	add	ip, ip, #200704	; 0x31000
    1f64:	ldr	pc, [ip, #3836]!	; 0xefc

00001f68 <access@plt>:
    1f68:	add	ip, pc, #0, 12
    1f6c:	add	ip, ip, #200704	; 0x31000
    1f70:	ldr	pc, [ip, #3828]!	; 0xef4

00001f74 <__asprintf_chk@plt>:
    1f74:	add	ip, pc, #0, 12
    1f78:	add	ip, ip, #200704	; 0x31000
    1f7c:	ldr	pc, [ip, #3820]!	; 0xeec

00001f80 <socket@plt>:
    1f80:	add	ip, pc, #0, 12
    1f84:	add	ip, ip, #200704	; 0x31000
    1f88:	ldr	pc, [ip, #3812]!	; 0xee4

00001f8c <execl@plt>:
    1f8c:	add	ip, pc, #0, 12
    1f90:	add	ip, ip, #200704	; 0x31000
    1f94:	ldr	pc, [ip, #3804]!	; 0xedc

00001f98 <umask@plt>:
    1f98:	add	ip, pc, #0, 12
    1f9c:	add	ip, ip, #200704	; 0x31000
    1fa0:	ldr	pc, [ip, #3796]!	; 0xed4

00001fa4 <gcry_md_ctl@plt>:
    1fa4:	add	ip, pc, #0, 12
    1fa8:	add	ip, ip, #200704	; 0x31000
    1fac:	ldr	pc, [ip, #3788]!	; 0xecc

00001fb0 <ioctl@plt>:
    1fb0:	add	ip, pc, #0, 12
    1fb4:	add	ip, ip, #200704	; 0x31000
    1fb8:	ldr	pc, [ip, #3780]!	; 0xec4

00001fbc <isatty@plt>:
    1fbc:	add	ip, pc, #0, 12
    1fc0:	add	ip, ip, #200704	; 0x31000
    1fc4:	ldr	pc, [ip, #3772]!	; 0xebc

00001fc8 <flockfile@plt>:
    1fc8:	add	ip, pc, #0, 12
    1fcc:	add	ip, ip, #200704	; 0x31000
    1fd0:	ldr	pc, [ip, #3764]!	; 0xeb4

00001fd4 <LZ4_decompress_safe_partial@plt>:
    1fd4:	add	ip, pc, #0, 12
    1fd8:	add	ip, ip, #200704	; 0x31000
    1fdc:	ldr	pc, [ip, #3756]!	; 0xeac

00001fe0 <strlen@plt>:
    1fe0:	add	ip, pc, #0, 12
    1fe4:	add	ip, ip, #200704	; 0x31000
    1fe8:	ldr	pc, [ip, #3748]!	; 0xea4

00001fec <sscanf@plt>:
    1fec:	add	ip, pc, #0, 12
    1ff0:	add	ip, ip, #200704	; 0x31000
    1ff4:	ldr	pc, [ip, #3740]!	; 0xe9c

00001ff8 <unlink@plt>:
    1ff8:	add	ip, pc, #0, 12
    1ffc:	add	ip, ip, #200704	; 0x31000
    2000:	ldr	pc, [ip, #3732]!	; 0xe94

00002004 <fstatfs64@plt>:
    2004:	add	ip, pc, #0, 12
    2008:	add	ip, ip, #200704	; 0x31000
    200c:	ldr	pc, [ip, #3724]!	; 0xe8c

00002010 <strtoul@plt>:
    2010:	add	ip, pc, #0, 12
    2014:	add	ip, ip, #200704	; 0x31000
    2018:	ldr	pc, [ip, #3716]!	; 0xe84

0000201c <memcpy@plt>:
    201c:	add	ip, pc, #0, 12
    2020:	add	ip, ip, #200704	; 0x31000
    2024:	ldr	pc, [ip, #3708]!	; 0xe7c

00002028 <setlocale@plt>:
    2028:	add	ip, pc, #0, 12
    202c:	add	ip, ip, #200704	; 0x31000
    2030:	ldr	pc, [ip, #3700]!	; 0xe74

00002034 <gcry_control@plt>:
    2034:	add	ip, pc, #0, 12
    2038:	add	ip, ip, #200704	; 0x31000
    203c:	ldr	pc, [ip, #3692]!	; 0xe6c

00002040 <fopen64@plt>:
    2040:	add	ip, pc, #0, 12
    2044:	add	ip, ip, #200704	; 0x31000
    2048:	ldr	pc, [ip, #3684]!	; 0xe64

0000204c <getpwuid@plt>:
    204c:	add	ip, pc, #0, 12
    2050:	add	ip, ip, #200704	; 0x31000
    2054:	ldr	pc, [ip, #3676]!	; 0xe5c

00002058 <gcry_md_write@plt>:
    2058:	add	ip, pc, #0, 12
    205c:	add	ip, ip, #200704	; 0x31000
    2060:	ldr	pc, [ip, #3668]!	; 0xe54

00002064 <getppid@plt>:
    2064:	add	ip, pc, #0, 12
    2068:	add	ip, ip, #200704	; 0x31000
    206c:	ldr	pc, [ip, #3660]!	; 0xe4c

00002070 <strtol@plt>:
    2070:	add	ip, pc, #0, 12
    2074:	add	ip, ip, #200704	; 0x31000
    2078:	ldr	pc, [ip, #3652]!	; 0xe44

0000207c <__vsnprintf_chk@plt>:
    207c:	add	ip, pc, #0, 12
    2080:	add	ip, ip, #200704	; 0x31000
    2084:	ldr	pc, [ip, #3644]!	; 0xe3c

00002088 <open64@plt>:
    2088:	add	ip, pc, #0, 12
    208c:	add	ip, ip, #200704	; 0x31000
    2090:	ldr	pc, [ip, #3636]!	; 0xe34

00002094 <raise@plt>:
    2094:	add	ip, pc, #0, 12
    2098:	add	ip, ip, #200704	; 0x31000
    209c:	ldr	pc, [ip, #3628]!	; 0xe2c

000020a0 <pwrite64@plt>:
    20a0:	add	ip, pc, #0, 12
    20a4:	add	ip, ip, #200704	; 0x31000
    20a8:	ldr	pc, [ip, #3620]!	; 0xe24

000020ac <__snprintf_chk@plt>:
    20ac:	add	ip, pc, #0, 12
    20b0:	add	ip, ip, #200704	; 0x31000
    20b4:	ldr	pc, [ip, #3612]!	; 0xe1c

000020b8 <posix_fallocate64@plt>:
    20b8:	add	ip, pc, #0, 12
    20bc:	add	ip, ip, #200704	; 0x31000
    20c0:	ldr	pc, [ip, #3604]!	; 0xe14

000020c4 <dirfd@plt>:
    20c4:	add	ip, pc, #0, 12
    20c8:	add	ip, ip, #200704	; 0x31000
    20cc:	ldr	pc, [ip, #3596]!	; 0xe0c

000020d0 <LZ4_decompress_safe@plt>:
    20d0:	add	ip, pc, #0, 12
    20d4:	add	ip, ip, #200704	; 0x31000
    20d8:	ldr	pc, [ip, #3588]!	; 0xe04

000020dc <close@plt>:
    20dc:	add	ip, pc, #0, 12
    20e0:	add	ip, ip, #200704	; 0x31000
    20e4:	ldr	pc, [ip, #3580]!	; 0xdfc

000020e8 <lzma_code@plt>:
    20e8:	add	ip, pc, #0, 12
    20ec:	add	ip, ip, #200704	; 0x31000
    20f0:	ldr	pc, [ip, #3572]!	; 0xdf4

000020f4 <closedir@plt>:
    20f4:	add	ip, pc, #0, 12
    20f8:	add	ip, ip, #200704	; 0x31000
    20fc:	ldr	pc, [ip, #3564]!	; 0xdec

00002100 <gcry_md_setkey@plt>:
    2100:	add	ip, pc, #0, 12
    2104:	add	ip, ip, #200704	; 0x31000
    2108:	ldr	pc, [ip, #3556]!	; 0xde4

0000210c <__ctype_b_loc@plt>:
    210c:	add	ip, pc, #0, 12
    2110:	add	ip, ip, #200704	; 0x31000
    2114:	ldr	pc, [ip, #3548]!	; 0xddc

00002118 <__xstat64@plt>:
    2118:	add	ip, pc, #0, 12
    211c:	add	ip, ip, #200704	; 0x31000
    2120:	ldr	pc, [ip, #3540]!	; 0xdd4

00002124 <gcry_md_close@plt>:
    2124:	add	ip, pc, #0, 12
    2128:	add	ip, ip, #200704	; 0x31000
    212c:	ldr	pc, [ip, #3532]!	; 0xdcc

00002130 <malloc@plt>:
    2130:	add	ip, pc, #0, 12
    2134:	add	ip, ip, #200704	; 0x31000
    2138:	ldr	pc, [ip, #3524]!	; 0xdc4

0000213c <__tls_get_addr@plt>:
    213c:	add	ip, pc, #0, 12
    2140:	add	ip, ip, #200704	; 0x31000
    2144:	ldr	pc, [ip, #3516]!	; 0xdbc

00002148 <mmap64@plt>:
    2148:	add	ip, pc, #0, 12
    214c:	add	ip, ip, #200704	; 0x31000
    2150:	ldr	pc, [ip, #3508]!	; 0xdb4

00002154 <__stack_chk_fail@plt>:
    2154:	add	ip, pc, #0, 12
    2158:	add	ip, ip, #200704	; 0x31000
    215c:	ldr	pc, [ip, #3500]!	; 0xdac

00002160 <sigaction@plt>:
    2160:	add	ip, pc, #0, 12
    2164:	add	ip, ip, #200704	; 0x31000
    2168:	ldr	pc, [ip, #3492]!	; 0xda4

0000216c <gmtime_r@plt>:
    216c:	add	ip, pc, #0, 12
    2170:	add	ip, ip, #200704	; 0x31000
    2174:	ldr	pc, [ip, #3484]!	; 0xd9c

00002178 <__fprintf_chk@plt>:
    2178:	add	ip, pc, #0, 12
    217c:	add	ip, ip, #200704	; 0x31000
    2180:	ldr	pc, [ip, #3476]!	; 0xd94

00002184 <fstatvfs64@plt>:
    2184:	add	ip, pc, #0, 12
    2188:	add	ip, ip, #200704	; 0x31000
    218c:	ldr	pc, [ip, #3468]!	; 0xd8c

00002190 <inotify_rm_watch@plt>:
    2190:	add	ip, pc, #0, 12
    2194:	add	ip, ip, #200704	; 0x31000
    2198:	ldr	pc, [ip, #3460]!	; 0xd84

0000219c <fputc@plt>:
    219c:	add	ip, pc, #0, 12
    21a0:	add	ip, ip, #200704	; 0x31000
    21a4:	ldr	pc, [ip, #3452]!	; 0xd7c

000021a8 <__libc_current_sigrtmax@plt>:
    21a8:	add	ip, pc, #0, 12
    21ac:	add	ip, ip, #200704	; 0x31000
    21b0:	ldr	pc, [ip, #3444]!	; 0xd74

000021b4 <gcry_md_get_algo_dlen@plt>:
    21b4:	add	ip, pc, #0, 12
    21b8:	add	ip, ip, #200704	; 0x31000
    21bc:	ldr	pc, [ip, #3436]!	; 0xd6c

000021c0 <getgrgid@plt>:
    21c0:	add	ip, pc, #0, 12
    21c4:	add	ip, ip, #200704	; 0x31000
    21c8:	ldr	pc, [ip, #3428]!	; 0xd64

000021cc <lzma_end@plt>:
    21cc:	add	ip, pc, #0, 12
    21d0:	add	ip, ip, #200704	; 0x31000
    21d4:	ldr	pc, [ip, #3420]!	; 0xd5c

000021d8 <gcry_md_copy@plt>:
    21d8:	add	ip, pc, #0, 12
    21dc:	add	ip, ip, #200704	; 0x31000
    21e0:	ldr	pc, [ip, #3412]!	; 0xd54

000021e4 <dup2@plt>:
    21e4:	add	ip, pc, #0, 12
    21e8:	add	ip, ip, #200704	; 0x31000
    21ec:	ldr	pc, [ip, #3404]!	; 0xd4c

000021f0 <puts@plt>:
    21f0:	add	ip, pc, #0, 12
    21f4:	add	ip, ip, #200704	; 0x31000
    21f8:	ldr	pc, [ip, #3396]!	; 0xd44

000021fc <strftime@plt>:
    21fc:	add	ip, pc, #0, 12
    2200:	add	ip, ip, #200704	; 0x31000
    2204:	ldr	pc, [ip, #3388]!	; 0xd3c

00002208 <gcry_md_reset@plt>:
    2208:	add	ip, pc, #0, 12
    220c:	add	ip, ip, #200704	; 0x31000
    2210:	ldr	pc, [ip, #3380]!	; 0xd34

00002214 <getpid@plt>:
    2214:	add	ip, pc, #0, 12
    2218:	add	ip, ip, #200704	; 0x31000
    221c:	ldr	pc, [ip, #3372]!	; 0xd2c

00002220 <prctl@plt>:
    2220:	add	ip, pc, #0, 12
    2224:	add	ip, ip, #200704	; 0x31000
    2228:	ldr	pc, [ip, #3364]!	; 0xd24

0000222c <inotify_add_watch@plt>:
    222c:	add	ip, pc, #0, 12
    2230:	add	ip, ip, #200704	; 0x31000
    2234:	ldr	pc, [ip, #3356]!	; 0xd1c

00002238 <fork@plt>:
    2238:	add	ip, pc, #0, 12
    223c:	add	ip, ip, #200704	; 0x31000
    2240:	ldr	pc, [ip, #3348]!	; 0xd14

00002244 <rand@plt>:
    2244:	add	ip, pc, #0, 12
    2248:	add	ip, ip, #200704	; 0x31000
    224c:	ldr	pc, [ip, #3340]!	; 0xd0c

00002250 <munmap@plt>:
    2250:	add	ip, pc, #0, 12
    2254:	add	ip, ip, #200704	; 0x31000
    2258:	ldr	pc, [ip, #3332]!	; 0xd04

0000225c <strspn@plt>:
    225c:	add	ip, pc, #0, 12
    2260:	add	ip, ip, #200704	; 0x31000
    2264:	ldr	pc, [ip, #3324]!	; 0xcfc

00002268 <readdir64@plt>:
    2268:	add	ip, pc, #0, 12
    226c:	add	ip, ip, #200704	; 0x31000
    2270:	ldr	pc, [ip, #3316]!	; 0xcf4

00002274 <snprintf@plt>:
    2274:	add	ip, pc, #0, 12
    2278:	add	ip, ip, #200704	; 0x31000
    227c:	ldr	pc, [ip, #3308]!	; 0xcec

00002280 <__sprintf_chk@plt>:
    2280:	add	ip, pc, #0, 12
    2284:	add	ip, ip, #200704	; 0x31000
    2288:	ldr	pc, [ip, #3300]!	; 0xce4

0000228c <strncmp@plt>:
    228c:	add	ip, pc, #0, 12
    2290:	add	ip, ip, #200704	; 0x31000
    2294:	ldr	pc, [ip, #3292]!	; 0xcdc

00002298 <kill@plt>:
    2298:	add	ip, pc, #0, 12
    229c:	add	ip, ip, #200704	; 0x31000
    22a0:	ldr	pc, [ip, #3284]!	; 0xcd4

000022a4 <realloc@plt>:
    22a4:	add	ip, pc, #0, 12
    22a8:	add	ip, ip, #200704	; 0x31000
    22ac:	ldr	pc, [ip, #3276]!	; 0xccc

000022b0 <getsockopt@plt>:
    22b0:	add	ip, pc, #0, 12
    22b4:	add	ip, ip, #200704	; 0x31000
    22b8:	ldr	pc, [ip, #3268]!	; 0xcc4

000022bc <pipe@plt>:
    22bc:	add	ip, pc, #0, 12
    22c0:	add	ip, ip, #200704	; 0x31000
    22c4:	ldr	pc, [ip, #3260]!	; 0xcbc

000022c8 <__strdup@plt>:
    22c8:	add	ip, pc, #0, 12
    22cc:	add	ip, ip, #200704	; 0x31000
    22d0:	ldr	pc, [ip, #3252]!	; 0xcb4

000022d4 <_Unwind_Resume@plt>:
    22d4:	add	ip, pc, #0, 12
    22d8:	add	ip, ip, #200704	; 0x31000
    22dc:	ldr	pc, [ip, #3244]!	; 0xcac

000022e0 <syscall@plt>:
    22e0:	add	ip, pc, #0, 12
    22e4:	add	ip, ip, #200704	; 0x31000
    22e8:	ldr	pc, [ip, #3236]!	; 0xca4

000022ec <setsockopt@plt>:
    22ec:	add	ip, pc, #0, 12
    22f0:	add	ip, ip, #200704	; 0x31000
    22f4:	ldr	pc, [ip, #3228]!	; 0xc9c

000022f8 <lzma_stream_decoder@plt>:
    22f8:	add	ip, pc, #0, 12
    22fc:	add	ip, ip, #200704	; 0x31000
    2300:	ldr	pc, [ip, #3220]!	; 0xc94

00002304 <gcry_md_read@plt>:
    2304:	add	ip, pc, #0, 12
    2308:	add	ip, ip, #200704	; 0x31000
    230c:	ldr	pc, [ip, #3212]!	; 0xc8c

00002310 <setenv@plt>:
    2310:	add	ip, pc, #0, 12
    2314:	add	ip, ip, #200704	; 0x31000
    2318:	ldr	pc, [ip, #3204]!	; 0xc84

0000231c <strcmp@plt>:
    231c:	add	ip, pc, #0, 12
    2320:	add	ip, ip, #200704	; 0x31000
    2324:	ldr	pc, [ip, #3196]!	; 0xc7c

00002328 <fsetxattr@plt>:
    2328:	add	ip, pc, #0, 12
    232c:	add	ip, ip, #200704	; 0x31000
    2330:	ldr	pc, [ip, #3188]!	; 0xc74

00002334 <__errno_location@plt>:
    2334:	add	ip, pc, #0, 12
    2338:	add	ip, ip, #200704	; 0x31000
    233c:	ldr	pc, [ip, #3180]!	; 0xc6c

00002340 <gcry_md_open@plt>:
    2340:	add	ip, pc, #0, 12
    2344:	add	ip, ip, #200704	; 0x31000
    2348:	ldr	pc, [ip, #3172]!	; 0xc64

0000234c <__cxa_finalize@plt>:
    234c:	add	ip, pc, #0, 12
    2350:	add	ip, ip, #200704	; 0x31000
    2354:	ldr	pc, [ip, #3164]!	; 0xc5c

Disassembly of section .text:

00002358 <__libc_csu_init@@Base-0x19ea4>:
    2358:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    235c:	cmp	r3, #0
    2360:	sub	sp, sp, #132	; 0x84
    2364:	ldr	r7, [pc, #736]	; 264c <__cxa_finalize@plt+0x300>
    2368:	mov	ip, r2
    236c:	moveq	r4, #1
    2370:	and	r2, r1, #7
    2374:	add	r7, pc, r7
    2378:	ubfx	r1, r1, #3, #7
    237c:	ldr	lr, [sp, #172]	; 0xac
    2380:	ldr	r5, [sp, #180]	; 0xb4
    2384:	beq	2394 <__cxa_finalize@plt+0x48>
    2388:	ldrb	r4, [r3]
    238c:	rsbs	r4, r4, #1
    2390:	movcc	r4, #0
    2394:	cmp	r4, #0
    2398:	ldrne	fp, [pc, #688]	; 2650 <__cxa_finalize@plt+0x304>
    239c:	addne	fp, pc, fp
    23a0:	ldreq	fp, [pc, #684]	; 2654 <__cxa_finalize@plt+0x308>
    23a4:	addeq	fp, pc, fp
    23a8:	cmp	r3, #0
    23ac:	moveq	r4, #1
    23b0:	beq	23c0 <__cxa_finalize@plt+0x74>
    23b4:	ldrb	r4, [r3]
    23b8:	rsbs	r4, r4, #1
    23bc:	movcc	r4, #0
    23c0:	cmp	r4, #0
    23c4:	streq	r3, [sp, #100]	; 0x64
    23c8:	ldrne	r4, [pc, #648]	; 2658 <__cxa_finalize@plt+0x30c>
    23cc:	addne	r4, pc, r4
    23d0:	strne	r4, [sp, #100]	; 0x64
    23d4:	cmp	r3, #0
    23d8:	moveq	r3, #1
    23dc:	beq	23ec <__cxa_finalize@plt+0xa0>
    23e0:	ldrb	r3, [r3]
    23e4:	rsbs	r3, r3, #1
    23e8:	movcc	r3, #0
    23ec:	cmp	r3, #0
    23f0:	ldrne	r4, [pc, #612]	; 265c <__cxa_finalize@plt+0x310>
    23f4:	addne	r4, pc, r4
    23f8:	strne	r4, [sp, #104]	; 0x68
    23fc:	ldreq	r4, [pc, #604]	; 2660 <__cxa_finalize@plt+0x314>
    2400:	addeq	r4, pc, r4
    2404:	streq	r4, [sp, #104]	; 0x68
    2408:	ldr	r4, [sp, #168]	; 0xa8
    240c:	cmp	r4, #0
    2410:	ldrne	r4, [pc, #588]	; 2664 <__cxa_finalize@plt+0x318>
    2414:	addne	r4, pc, r4
    2418:	strne	r4, [sp, #108]	; 0x6c
    241c:	ldreq	r4, [pc, #580]	; 2668 <__cxa_finalize@plt+0x31c>
    2420:	addeq	r4, pc, r4
    2424:	streq	r4, [sp, #108]	; 0x6c
    2428:	ldr	r3, [sp, #168]	; 0xa8
    242c:	adds	r4, r3, #0
    2430:	movne	r4, #1
    2434:	cmp	r4, #0
    2438:	ldreq	r3, [pc, #556]	; 266c <__cxa_finalize@plt+0x320>
    243c:	addeq	r3, pc, r3
    2440:	streq	r3, [sp, #112]	; 0x70
    2444:	ldrne	r3, [pc, #548]	; 2670 <__cxa_finalize@plt+0x324>
    2448:	addne	r3, pc, r3
    244c:	strne	r3, [sp, #112]	; 0x70
    2450:	cmp	lr, #0
    2454:	moveq	r3, #1
    2458:	beq	2468 <__cxa_finalize@plt+0x11c>
    245c:	ldrb	r3, [lr]
    2460:	rsbs	r3, r3, #1
    2464:	movcc	r3, #0
    2468:	cmp	r3, #0
    246c:	ldrne	r3, [pc, #512]	; 2674 <__cxa_finalize@plt+0x328>
    2470:	addne	r3, pc, r3
    2474:	strne	r3, [sp, #116]	; 0x74
    2478:	ldreq	r3, [pc, #504]	; 2678 <__cxa_finalize@plt+0x32c>
    247c:	addeq	r3, pc, r3
    2480:	streq	r3, [sp, #116]	; 0x74
    2484:	cmp	lr, #0
    2488:	moveq	r3, #1
    248c:	beq	249c <__cxa_finalize@plt+0x150>
    2490:	ldrb	r3, [lr]
    2494:	rsbs	r3, r3, #1
    2498:	movcc	r3, #0
    249c:	cmp	r3, #0
    24a0:	streq	lr, [sp, #120]	; 0x78
    24a4:	ldrne	r3, [pc, #464]	; 267c <__cxa_finalize@plt+0x330>
    24a8:	addne	r3, pc, r3
    24ac:	strne	r3, [sp, #120]	; 0x78
    24b0:	cmp	lr, #0
    24b4:	moveq	r3, #1
    24b8:	beq	24c8 <__cxa_finalize@plt+0x17c>
    24bc:	ldrb	r3, [lr]
    24c0:	rsbs	r3, r3, #1
    24c4:	movcc	r3, #0
    24c8:	cmp	r3, #0
    24cc:	ldrne	lr, [pc, #428]	; 2680 <__cxa_finalize@plt+0x334>
    24d0:	addne	lr, pc, lr
    24d4:	strne	lr, [sp, #124]	; 0x7c
    24d8:	ldreq	lr, [pc, #420]	; 2684 <__cxa_finalize@plt+0x338>
    24dc:	addeq	lr, pc, lr
    24e0:	streq	lr, [sp, #124]	; 0x7c
    24e4:	cmp	ip, #0
    24e8:	ldrne	lr, [pc, #408]	; 2688 <__cxa_finalize@plt+0x33c>
    24ec:	addne	lr, pc, lr
    24f0:	strne	lr, [sp, #88]	; 0x58
    24f4:	ldreq	lr, [pc, #400]	; 268c <__cxa_finalize@plt+0x340>
    24f8:	addeq	lr, pc, lr
    24fc:	streq	lr, [sp, #88]	; 0x58
    2500:	adds	lr, ip, #0
    2504:	movne	lr, #1
    2508:	cmp	lr, #0
    250c:	ldreq	sl, [pc, #380]	; 2690 <__cxa_finalize@plt+0x344>
    2510:	addeq	sl, pc, sl
    2514:	ldrne	sl, [pc, #376]	; 2694 <__cxa_finalize@plt+0x348>
    2518:	addne	sl, pc, sl
    251c:	cmp	r5, #0
    2520:	moveq	r3, #1
    2524:	beq	2534 <__cxa_finalize@plt+0x1e8>
    2528:	ldrb	r3, [r5]
    252c:	rsbs	r3, r3, #1
    2530:	movcc	r3, #0
    2534:	cmp	r3, #0
    2538:	ldreq	r9, [sp, #176]	; 0xb0
    253c:	ldrne	r9, [pc, #340]	; 2698 <__cxa_finalize@plt+0x34c>
    2540:	addne	r9, pc, r9
    2544:	cmp	r5, #0
    2548:	moveq	r3, #1
    254c:	beq	255c <__cxa_finalize@plt+0x210>
    2550:	ldrb	r3, [r5]
    2554:	rsbs	r3, r3, #1
    2558:	movcc	r3, #0
    255c:	cmp	r3, #0
    2560:	moveq	r8, r5
    2564:	ldrne	r8, [pc, #304]	; 269c <__cxa_finalize@plt+0x350>
    2568:	addne	r8, pc, r8
    256c:	cmp	r5, #0
    2570:	moveq	r3, #1
    2574:	beq	2584 <__cxa_finalize@plt+0x238>
    2578:	ldrb	r3, [r5]
    257c:	rsbs	r3, r3, #1
    2580:	movcc	r3, #0
    2584:	cmp	r3, #0
    2588:	ldrne	r3, [pc, #272]	; 26a0 <__cxa_finalize@plt+0x354>
    258c:	addne	r3, pc, r3
    2590:	strne	r3, [sp, #92]	; 0x5c
    2594:	ldreq	r3, [pc, #264]	; 26a4 <__cxa_finalize@plt+0x358>
    2598:	addeq	r3, pc, r3
    259c:	streq	r3, [sp, #92]	; 0x5c
    25a0:	str	fp, [sp, #12]
    25a4:	mvn	r3, #0
    25a8:	ldr	fp, [sp, #100]	; 0x64
    25ac:	str	r4, [sp, #28]
    25b0:	ldr	r4, [sp, #168]	; 0xa8
    25b4:	str	fp, [sp, #16]
    25b8:	ldr	fp, [sp, #104]	; 0x68
    25bc:	str	r4, [sp, #32]
    25c0:	ldr	r4, [sp, #116]	; 0x74
    25c4:	str	fp, [sp, #20]
    25c8:	ldr	fp, [sp, #108]	; 0x6c
    25cc:	str	r4, [sp, #40]	; 0x28
    25d0:	str	ip, [sp, #60]	; 0x3c
    25d4:	str	fp, [sp, #24]
    25d8:	ldr	fp, [sp, #112]	; 0x70
    25dc:	ldr	ip, [sp, #92]	; 0x5c
    25e0:	ldr	r4, [sp, #124]	; 0x7c
    25e4:	str	fp, [sp, #36]	; 0x24
    25e8:	ldr	fp, [sp, #120]	; 0x78
    25ec:	ldr	r5, [pc, #180]	; 26a8 <__cxa_finalize@plt+0x35c>
    25f0:	ldr	r6, [pc, #180]	; 26ac <__cxa_finalize@plt+0x360>
    25f4:	str	fp, [sp, #44]	; 0x2c
    25f8:	ldr	fp, [sp, #88]	; 0x58
    25fc:	add	r6, pc, r6
    2600:	str	r2, [sp, #4]
    2604:	mov	r2, #1
    2608:	str	r1, [sp, #8]
    260c:	mov	r1, #2048	; 0x800
    2610:	str	r4, [sp, #48]	; 0x30
    2614:	str	fp, [sp, #52]	; 0x34
    2618:	str	lr, [sp, #56]	; 0x38
    261c:	str	sl, [sp, #64]	; 0x40
    2620:	str	r9, [sp, #68]	; 0x44
    2624:	str	r8, [sp, #72]	; 0x48
    2628:	str	ip, [sp, #76]	; 0x4c
    262c:	str	r6, [sp]
    2630:	ldr	ip, [r7, r5]
    2634:	ldr	ip, [ip]
    2638:	str	ip, [sp, #80]	; 0x50
    263c:	bl	20ac <__snprintf_chk@plt>
    2640:	mov	r0, #0
    2644:	add	sp, sp, #132	; 0x84
    2648:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    264c:	andeq	r1, r3, r0, lsl sl
    2650:	andeq	ip, r1, ip, lsr #8
    2654:	muleq	r1, r4, sl
    2658:	strdeq	ip, [r1], -ip	; <UNPREDICTABLE>
    265c:	ldrdeq	ip, [r1], -r4
    2660:	andeq	sl, r1, r0, asr r8
    2664:	andeq	pc, r1, r0, lsr sl	; <UNPREDICTABLE>
    2668:	andeq	ip, r1, r8, lsr #7
    266c:	andeq	ip, r1, ip, lsl #7
    2670:	andeq	sl, r1, r8, lsl #16
    2674:	andeq	ip, r1, r8, asr r3
    2678:	ldrdeq	pc, [r1], -r4
    267c:	andeq	ip, r1, r0, lsr #6
    2680:	strdeq	ip, [r1], -r8
    2684:	andeq	sl, r1, r4, ror r7
    2688:	andeq	pc, r1, r4, ror r9	; <UNPREDICTABLE>
    268c:	ldrdeq	ip, [r1], -r0
    2690:			; <UNDEFINED> instruction: 0x0001c2b8
    2694:	andeq	sl, r1, r8, lsr r7
    2698:	andeq	ip, r1, r8, lsl #5
    269c:	andeq	ip, r1, r0, ror #4
    26a0:	andeq	ip, r1, ip, lsr r2
    26a4:			; <UNDEFINED> instruction: 0x0001a6b8
    26a8:	andeq	r0, r0, r4, asr r2
    26ac:	andeq	pc, r1, ip, ror #16
    26b0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    26b4:	sub	sp, sp, #2144	; 0x860
    26b8:	ldr	lr, [pc, #328]	; 2808 <__cxa_finalize@plt+0x4bc>
    26bc:	sub	sp, sp, #4
    26c0:	ldr	ip, [pc, #324]	; 280c <__cxa_finalize@plt+0x4c0>
    26c4:	add	r4, sp, #60	; 0x3c
    26c8:	add	lr, pc, lr
    26cc:	str	r0, [sp, #20]
    26d0:	ldr	sl, [pc, #312]	; 2810 <__cxa_finalize@plt+0x4c4>
    26d4:	add	r5, sp, #32
    26d8:	ldr	r7, [lr, ip]
    26dc:	mov	r9, r1
    26e0:	ldr	ip, [sp, #2188]	; 0x88c
    26e4:	mov	r1, #0
    26e8:	mov	r8, r2
    26ec:	mov	r0, r4
    26f0:	ldr	lr, [r7]
    26f4:	mov	r2, #32
    26f8:	str	ip, [sp, #24]
    26fc:	add	sl, pc, sl
    2700:	ldr	ip, [sp, #2192]	; 0x890
    2704:	str	r3, [sp, #16]
    2708:	str	lr, [sp, #2140]	; 0x85c
    270c:	str	ip, [sp, #28]
    2710:	ldr	fp, [sp, #2184]	; 0x888
    2714:	ldr	r6, [sp, #2196]	; 0x894
    2718:	bl	1e78 <memset@plt>
    271c:	mov	r2, #28
    2720:	mov	r0, r5
    2724:	mov	r1, #0
    2728:	bl	1e78 <memset@plt>
    272c:	ldr	r2, [sl]
    2730:	ldr	r3, [sp, #16]
    2734:	cmp	r2, #0
    2738:	movlt	r0, #0
    273c:	blt	27e8 <__cxa_finalize@plt+0x49c>
    2740:	stm	sp, {r3, fp}
    2744:	mov	r2, r9
    2748:	ldr	r3, [sp, #24]
    274c:	mov	r9, #1
    2750:	ldr	ip, [sp, #28]
    2754:	ldr	r1, [sp, #20]
    2758:	str	r3, [sp, #8]
    275c:	mov	r3, r8
    2760:	add	r8, sp, #92	; 0x5c
    2764:	str	ip, [sp, #12]
    2768:	mov	r0, r8
    276c:	bl	2358 <__cxa_finalize@plt+0xc>
    2770:	mov	r0, r8
    2774:	str	r8, [sp, #60]	; 0x3c
    2778:	bl	1fe0 <strlen@plt>
    277c:	ldr	r3, [pc, #144]	; 2814 <__cxa_finalize@plt+0x4c8>
    2780:	mov	r2, #8
    2784:	str	r6, [sp, #76]	; 0x4c
    2788:	add	r3, pc, r3
    278c:	str	r2, [sp, #72]	; 0x48
    2790:	str	r3, [sp, #68]	; 0x44
    2794:	str	r0, [sp, #64]	; 0x40
    2798:	mov	r0, r6
    279c:	bl	1fe0 <strlen@plt>
    27a0:	ldr	lr, [pc, #112]	; 2818 <__cxa_finalize@plt+0x4cc>
    27a4:	mov	r1, r5
    27a8:	mov	r2, #16384	; 0x4000
    27ac:	add	lr, pc, lr
    27b0:	mov	r3, #4
    27b4:	str	r4, [sp, #40]	; 0x28
    27b8:	str	lr, [sp, #84]	; 0x54
    27bc:	str	r9, [sp, #88]	; 0x58
    27c0:	str	r3, [sp, #44]	; 0x2c
    27c4:	str	r0, [sp, #80]	; 0x50
    27c8:	ldr	r0, [sl]
    27cc:	bl	1f2c <sendmsg@plt>
    27d0:	cmp	r0, #0
    27d4:	movge	r0, r9
    27d8:	bge	27e8 <__cxa_finalize@plt+0x49c>
    27dc:	bl	2334 <__errno_location@plt>
    27e0:	ldr	r0, [r0]
    27e4:	rsb	r0, r0, #0
    27e8:	ldr	r2, [sp, #2140]	; 0x85c
    27ec:	ldr	r3, [r7]
    27f0:	cmp	r2, r3
    27f4:	beq	27fc <__cxa_finalize@plt+0x4b0>
    27f8:	bl	2154 <__stack_chk_fail@plt>
    27fc:	add	sp, sp, #2144	; 0x860
    2800:	add	sp, sp, #4
    2804:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    2808:			; <UNDEFINED> instruction: 0x000316bc
    280c:	andeq	r0, r0, ip, asr #4
    2810:	andeq	r1, r3, r0, asr #18
    2814:	andeq	pc, r1, r8, lsr r7	; <UNPREDICTABLE>
    2818:	andeq	sl, r1, r4, lsr #9
    281c:	push	{r3, lr}
    2820:	movw	r2, #299	; 0x12b
    2824:	ldr	r0, [pc, #20]	; 2840 <__cxa_finalize@plt+0x4f4>
    2828:	ldr	r1, [pc, #20]	; 2844 <__cxa_finalize@plt+0x4f8>
    282c:	ldr	r3, [pc, #20]	; 2848 <__cxa_finalize@plt+0x4fc>
    2830:	add	r0, pc, r0
    2834:	add	r1, pc, r1
    2838:	add	r3, pc, r3
    283c:	bl	19c9c <__cxa_finalize@plt+0x17950>
    2840:	andeq	pc, r1, r4, lsl r7	; <UNPREDICTABLE>
    2844:	andeq	pc, r1, r0, ror #13
    2848:	andeq	pc, r1, r0, asr #11
    284c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    2850:	sub	sp, sp, #252	; 0xfc
    2854:	ldr	ip, [pc, #2076]	; 3078 <__cxa_finalize@plt+0xd2c>
    2858:	mov	r9, r0
    285c:	ldr	r0, [pc, #2072]	; 307c <__cxa_finalize@plt+0xd30>
    2860:	add	ip, pc, ip
    2864:	str	ip, [sp, #52]	; 0x34
    2868:	ldr	ip, [sp, #288]	; 0x120
    286c:	str	r2, [sp, #32]
    2870:	str	r3, [sp, #36]	; 0x24
    2874:	str	ip, [sp, #40]	; 0x28
    2878:	ldr	ip, [sp, #52]	; 0x34
    287c:	ldr	r6, [sp, #300]	; 0x12c
    2880:	ldr	r3, [ip, r0]
    2884:	cmp	r6, #0
    2888:	ldr	ip, [sp, #292]	; 0x124
    288c:	ldr	r2, [r3]
    2890:	str	ip, [sp, #44]	; 0x2c
    2894:	ldr	ip, [sp, #296]	; 0x128
    2898:	str	r3, [sp, #60]	; 0x3c
    289c:	str	r2, [sp, #244]	; 0xf4
    28a0:	str	ip, [sp, #48]	; 0x30
    28a4:	bne	28c8 <__cxa_finalize@plt+0x57c>
    28a8:	ldr	r0, [pc, #2000]	; 3080 <__cxa_finalize@plt+0xd34>
    28ac:	movw	r2, #545	; 0x221
    28b0:	ldr	r1, [pc, #1996]	; 3084 <__cxa_finalize@plt+0xd38>
    28b4:	ldr	r3, [pc, #1996]	; 3088 <__cxa_finalize@plt+0xd3c>
    28b8:	add	r0, pc, r0
    28bc:	add	r1, pc, r1
    28c0:	add	r3, pc, r3
    28c4:	bl	19c9c <__cxa_finalize@plt+0x17950>
    28c8:	ldr	r3, [pc, #1980]	; 308c <__cxa_finalize@plt+0xd40>
    28cc:	add	r3, pc, r3
    28d0:	ldr	r3, [r3]
    28d4:	cmp	r3, #9
    28d8:	rsbeq	r0, r1, #0
    28dc:	beq	3058 <__cxa_finalize@plt+0xd0c>
    28e0:	tst	r9, #1016	; 0x3f8
    28e4:	bne	28fc <__cxa_finalize@plt+0x5b0>
    28e8:	ldr	r3, [pc, #1952]	; 3090 <__cxa_finalize@plt+0xd44>
    28ec:	and	r9, r9, #7
    28f0:	add	r3, pc, r3
    28f4:	ldr	r3, [r3]
    28f8:	orr	r9, r9, r3
    28fc:	eor	ip, r1, r1, asr #31
    2900:	sub	ip, ip, r1, asr #31
    2904:	ldr	r7, [pc, #1928]	; 3094 <__cxa_finalize@plt+0xd48>
    2908:	str	ip, [sp, #24]
    290c:	mov	sl, r9
    2910:	ldr	ip, [pc, #1920]	; 3098 <__cxa_finalize@plt+0xd4c>
    2914:	add	r7, pc, r7
    2918:	ldr	fp, [pc, #1916]	; 309c <__cxa_finalize@plt+0xd50>
    291c:	add	ip, pc, ip
    2920:	str	ip, [sp, #56]	; 0x38
    2924:	add	fp, pc, fp
    2928:	ldr	ip, [pc, #1904]	; 30a0 <__cxa_finalize@plt+0xd54>
    292c:	add	ip, pc, ip
    2930:	str	ip, [sp, #20]
    2934:	mov	r4, r6
    2938:	add	r6, r6, #1
    293c:	ldrb	r3, [r4]
    2940:	cmp	r3, #10
    2944:	beq	2934 <__cxa_finalize@plt+0x5e8>
    2948:	cmp	r3, #13
    294c:	beq	2934 <__cxa_finalize@plt+0x5e8>
    2950:	cmp	r3, #0
    2954:	beq	2a10 <__cxa_finalize@plt+0x6c4>
    2958:	mov	r3, r4
    295c:	b	2a2c <__cxa_finalize@plt+0x6e0>
    2960:	add	r0, sp, #144	; 0x90
    2964:	str	ip, [sp, #16]
    2968:	str	r0, [sp, #96]	; 0x60
    296c:	bl	1fe0 <strlen@plt>
    2970:	str	r9, [sp, #104]	; 0x68
    2974:	str	r0, [sp, #100]	; 0x64
    2978:	mov	r0, r9
    297c:	bl	1fe0 <strlen@plt>
    2980:	ldr	lr, [sp, #52]	; 0x34
    2984:	ldr	r3, [pc, #1816]	; 30a4 <__cxa_finalize@plt+0xd58>
    2988:	str	r0, [sp, #108]	; 0x6c
    298c:	ldr	r3, [lr, r3]
    2990:	ldr	r3, [r3]
    2994:	mov	r0, r3
    2998:	str	r3, [sp, #112]	; 0x70
    299c:	bl	1fe0 <strlen@plt>
    29a0:	ldr	ip, [sp, #16]
    29a4:	str	ip, [sp, #120]	; 0x78
    29a8:	str	r0, [sp, #116]	; 0x74
    29ac:	mov	r0, ip
    29b0:	bl	1fe0 <strlen@plt>
    29b4:	str	r4, [sp, #128]	; 0x80
    29b8:	str	r0, [sp, #124]	; 0x7c
    29bc:	mov	r0, r4
    29c0:	bl	1fe0 <strlen@plt>
    29c4:	ldr	r3, [pc, #1756]	; 30a8 <__cxa_finalize@plt+0xd5c>
    29c8:	add	r3, pc, r3
    29cc:	ldrb	r3, [r3]
    29d0:	cmp	r3, #0
    29d4:	str	r0, [sp, #132]	; 0x84
    29d8:	addne	r0, r0, #1
    29dc:	strne	r0, [sp, #132]	; 0x84
    29e0:	ldr	r0, [fp]
    29e4:	mov	r1, r8
    29e8:	mov	r2, #16384	; 0x4000
    29ec:	bl	1f2c <sendmsg@plt>
    29f0:	cmp	r0, #0
    29f4:	blt	2c20 <__cxa_finalize@plt+0x8d4>
    29f8:	ldr	ip, [sp, #20]
    29fc:	ldrb	r3, [ip]
    2a00:	cmp	r3, #0
    2a04:	bne	2c38 <__cxa_finalize@plt+0x8ec>
    2a08:	cmp	r6, #0
    2a0c:	bne	2934 <__cxa_finalize@plt+0x5e8>
    2a10:	ldr	ip, [sp, #24]
    2a14:	rsb	r0, ip, #0
    2a18:	b	3058 <__cxa_finalize@plt+0xd0c>
    2a1c:	cmp	r6, #10
    2a20:	beq	2a40 <__cxa_finalize@plt+0x6f4>
    2a24:	cmp	r6, #13
    2a28:	beq	2a40 <__cxa_finalize@plt+0x6f4>
    2a2c:	mov	r2, r3
    2a30:	ldrb	r6, [r3], #1
    2a34:	cmp	r6, #0
    2a38:	bne	2a1c <__cxa_finalize@plt+0x6d0>
    2a3c:	b	2a4c <__cxa_finalize@plt+0x700>
    2a40:	add	r6, r2, #1
    2a44:	mov	r3, #0
    2a48:	strb	r3, [r2]
    2a4c:	ldr	r3, [r7]
    2a50:	cmp	r3, #7
    2a54:	beq	2a68 <__cxa_finalize@plt+0x71c>
    2a58:	sub	r3, r3, #3
    2a5c:	cmp	r3, #1
    2a60:	movhi	r5, #0
    2a64:	bhi	2ac0 <__cxa_finalize@plt+0x774>
    2a68:	ldr	ip, [sp, #40]	; 0x28
    2a6c:	mov	r0, sl
    2a70:	ldr	r1, [sp, #24]
    2a74:	ldr	r2, [sp, #32]
    2a78:	str	ip, [sp]
    2a7c:	ldr	ip, [sp, #44]	; 0x2c
    2a80:	str	r4, [sp, #12]
    2a84:	ldr	r3, [sp, #36]	; 0x24
    2a88:	str	ip, [sp, #4]
    2a8c:	ldr	ip, [sp, #48]	; 0x30
    2a90:	str	ip, [sp, #8]
    2a94:	bl	26b0 <__cxa_finalize@plt+0x364>
    2a98:	subs	r5, r0, #0
    2a9c:	bge	2ac0 <__cxa_finalize@plt+0x774>
    2aa0:	cmn	r5, #11
    2aa4:	beq	2abc <__cxa_finalize@plt+0x770>
    2aa8:	ldr	ip, [sp, #56]	; 0x38
    2aac:	ldr	r0, [ip]
    2ab0:	bl	13248 <__cxa_finalize@plt+0x10efc>
    2ab4:	ldr	ip, [sp, #56]	; 0x38
    2ab8:	str	r0, [ip]
    2abc:	bl	19790 <__cxa_finalize@plt+0x17444>
    2ac0:	ldr	r3, [pc, #1508]	; 30ac <__cxa_finalize@plt+0xd60>
    2ac4:	add	r3, pc, r3
    2ac8:	ldr	r3, [r3]
    2acc:	sub	r3, r3, #5
    2ad0:	cmp	r3, #1
    2ad4:	bhi	2cd0 <__cxa_finalize@plt+0x984>
    2ad8:	add	r5, sp, #96	; 0x60
    2adc:	add	r8, sp, #68	; 0x44
    2ae0:	mov	r1, #0
    2ae4:	mov	r2, #40	; 0x28
    2ae8:	mov	r0, r5
    2aec:	bl	1e78 <memset@plt>
    2af0:	mov	r2, #28
    2af4:	mov	r0, r8
    2af8:	mov	r1, #0
    2afc:	bl	1e78 <memset@plt>
    2b00:	ldr	r3, [pc, #1448]	; 30b0 <__cxa_finalize@plt+0xd64>
    2b04:	mov	r2, #5
    2b08:	str	r5, [sp, #76]	; 0x4c
    2b0c:	add	r3, pc, r3
    2b10:	str	r2, [sp, #80]	; 0x50
    2b14:	ldr	r3, [r3]
    2b18:	cmp	r3, #0
    2b1c:	blt	2cd8 <__cxa_finalize@plt+0x98c>
    2b20:	add	ip, sp, #144	; 0x90
    2b24:	ldr	r2, [pc, #1416]	; 30b4 <__cxa_finalize@plt+0xd68>
    2b28:	mov	r1, #15
    2b2c:	str	sl, [sp, #4]
    2b30:	add	r2, pc, r2
    2b34:	mov	r0, ip
    2b38:	str	r2, [sp]
    2b3c:	mov	r3, r1
    2b40:	mov	r2, #1
    2b44:	str	ip, [sp, #28]
    2b48:	bl	20ac <__snprintf_chk@plt>
    2b4c:	cmp	r0, #14
    2b50:	bls	2b74 <__cxa_finalize@plt+0x828>
    2b54:	ldr	r0, [pc, #1372]	; 30b8 <__cxa_finalize@plt+0xd6c>
    2b58:	mov	r2, #392	; 0x188
    2b5c:	ldr	r1, [pc, #1368]	; 30bc <__cxa_finalize@plt+0xd70>
    2b60:	ldr	r3, [pc, #1368]	; 30c0 <__cxa_finalize@plt+0xd74>
    2b64:	add	r0, pc, r0
    2b68:	add	r1, pc, r1
    2b6c:	add	r3, pc, r3
    2b70:	bl	19c9c <__cxa_finalize@plt+0x17950>
    2b74:	mov	r0, #0
    2b78:	bl	16638 <__cxa_finalize@plt+0x142ec>
    2b7c:	mov	r3, #0
    2b80:	movw	r2, #16960	; 0x4240
    2b84:	movt	r2, #15
    2b88:	bl	1b834 <__cxa_finalize@plt+0x194e8>
    2b8c:	add	r3, sp, #248	; 0xf8
    2b90:	str	r0, [r3, #-184]!	; 0xffffff48
    2b94:	mov	r0, r3
    2b98:	bl	1d64 <localtime@plt>
    2b9c:	subs	r3, r0, #0
    2ba0:	beq	2cb4 <__cxa_finalize@plt+0x968>
    2ba4:	add	r9, sp, #180	; 0xb4
    2ba8:	ldr	r2, [pc, #1300]	; 30c4 <__cxa_finalize@plt+0xd78>
    2bac:	mov	r1, #64	; 0x40
    2bb0:	add	r2, pc, r2
    2bb4:	mov	r0, r9
    2bb8:	bl	21fc <strftime@plt>
    2bbc:	cmp	r0, #0
    2bc0:	beq	2cb4 <__cxa_finalize@plt+0x968>
    2bc4:	bl	2214 <getpid@plt>
    2bc8:	add	ip, sp, #160	; 0xa0
    2bcc:	ldr	lr, [pc, #1268]	; 30c8 <__cxa_finalize@plt+0xd7c>
    2bd0:	mov	r1, #17
    2bd4:	mov	r3, r1
    2bd8:	mov	r2, #1
    2bdc:	add	lr, pc, lr
    2be0:	str	lr, [sp]
    2be4:	str	ip, [sp, #16]
    2be8:	str	r0, [sp, #4]
    2bec:	mov	r0, ip
    2bf0:	bl	20ac <__snprintf_chk@plt>
    2bf4:	ldr	ip, [sp, #16]
    2bf8:	cmp	r0, #16
    2bfc:	bls	2960 <__cxa_finalize@plt+0x614>
    2c00:	ldr	r0, [pc, #1220]	; 30cc <__cxa_finalize@plt+0xd80>
    2c04:	movw	r2, #402	; 0x192
    2c08:	ldr	r1, [pc, #1216]	; 30d0 <__cxa_finalize@plt+0xd84>
    2c0c:	ldr	r3, [pc, #1216]	; 30d4 <__cxa_finalize@plt+0xd88>
    2c10:	add	r0, pc, r0
    2c14:	add	r1, pc, r1
    2c18:	add	r3, pc, r3
    2c1c:	bl	19c9c <__cxa_finalize@plt+0x17950>
    2c20:	bl	2334 <__errno_location@plt>
    2c24:	ldr	r5, [r0]
    2c28:	rsb	r5, r5, #0
    2c2c:	cmp	r5, #0
    2c30:	bge	2cd0 <__cxa_finalize@plt+0x984>
    2c34:	b	2cac <__cxa_finalize@plt+0x960>
    2c38:	ldr	r1, [sp, #108]	; 0x6c
    2c3c:	ldr	r3, [sp, #100]	; 0x64
    2c40:	ldr	r2, [sp, #116]	; 0x74
    2c44:	add	r3, r1, r3
    2c48:	ldr	r1, [sp, #124]	; 0x7c
    2c4c:	add	r3, r3, r2
    2c50:	ldr	r2, [sp, #132]	; 0x84
    2c54:	add	r3, r3, r1
    2c58:	add	r3, r3, r2
    2c5c:	cmp	r0, r3
    2c60:	bcs	2a08 <__cxa_finalize@plt+0x6bc>
    2c64:	mov	r3, #0
    2c68:	cmp	r0, #0
    2c6c:	beq	29e0 <__cxa_finalize@plt+0x694>
    2c70:	add	r1, r5, r3
    2c74:	ldr	ip, [r1, #4]
    2c78:	cmp	ip, r0
    2c7c:	movcc	r2, ip
    2c80:	movcs	r2, r0
    2c84:	rsb	ip, r2, ip
    2c88:	str	ip, [r1, #4]
    2c8c:	ldr	r1, [r5, r3]
    2c90:	rsb	r0, r2, r0
    2c94:	add	r2, r1, r2
    2c98:	str	r2, [r5, r3]
    2c9c:	add	r3, r3, #8
    2ca0:	cmp	r3, #40	; 0x28
    2ca4:	bne	2c68 <__cxa_finalize@plt+0x91c>
    2ca8:	b	29e0 <__cxa_finalize@plt+0x694>
    2cac:	cmn	r5, #11
    2cb0:	beq	2cc8 <__cxa_finalize@plt+0x97c>
    2cb4:	ldr	r5, [pc, #1052]	; 30d8 <__cxa_finalize@plt+0xd8c>
    2cb8:	add	r5, pc, r5
    2cbc:	ldr	r0, [r5]
    2cc0:	bl	13248 <__cxa_finalize@plt+0x10efc>
    2cc4:	str	r0, [r5]
    2cc8:	bl	19790 <__cxa_finalize@plt+0x17444>
    2ccc:	b	2cd8 <__cxa_finalize@plt+0x98c>
    2cd0:	cmp	r5, #0
    2cd4:	bgt	2a08 <__cxa_finalize@plt+0x6bc>
    2cd8:	ldr	r3, [pc, #1020]	; 30dc <__cxa_finalize@plt+0xd90>
    2cdc:	add	r5, sp, #96	; 0x60
    2ce0:	add	r3, pc, r3
    2ce4:	ldr	r3, [r3]
    2ce8:	sub	r2, r3, #6
    2cec:	cmp	r3, #4
    2cf0:	cmpne	r2, #2
    2cf4:	bls	2d00 <__cxa_finalize@plt+0x9b4>
    2cf8:	cmp	r3, #2
    2cfc:	bne	2e88 <__cxa_finalize@plt+0xb3c>
    2d00:	ldr	r8, [pc, #984]	; 30e0 <__cxa_finalize@plt+0xd94>
    2d04:	mov	r0, r5
    2d08:	mov	r1, #0
    2d0c:	mov	r2, #40	; 0x28
    2d10:	add	r8, pc, r8
    2d14:	bl	1e78 <memset@plt>
    2d18:	ldr	r3, [r8]
    2d1c:	cmp	r3, #0
    2d20:	blt	2e74 <__cxa_finalize@plt+0xb28>
    2d24:	ldr	r2, [pc, #952]	; 30e4 <__cxa_finalize@plt+0xd98>
    2d28:	add	r9, sp, #160	; 0xa0
    2d2c:	mov	r1, #15
    2d30:	str	sl, [sp, #4]
    2d34:	add	r2, pc, r2
    2d38:	mov	r0, r9
    2d3c:	str	r2, [sp]
    2d40:	mov	r3, r1
    2d44:	mov	r2, #1
    2d48:	bl	20ac <__snprintf_chk@plt>
    2d4c:	cmp	r0, #14
    2d50:	bls	2d74 <__cxa_finalize@plt+0xa28>
    2d54:	ldr	r0, [pc, #908]	; 30e8 <__cxa_finalize@plt+0xd9c>
    2d58:	mov	r2, #448	; 0x1c0
    2d5c:	ldr	r1, [pc, #904]	; 30ec <__cxa_finalize@plt+0xda0>
    2d60:	ldr	r3, [pc, #904]	; 30f0 <__cxa_finalize@plt+0xda4>
    2d64:	add	r0, pc, r0
    2d68:	add	r1, pc, r1
    2d6c:	add	r3, pc, r3
    2d70:	bl	19c9c <__cxa_finalize@plt+0x17950>
    2d74:	bl	2214 <getpid@plt>
    2d78:	add	lr, sp, #180	; 0xb4
    2d7c:	ldr	ip, [pc, #880]	; 30f4 <__cxa_finalize@plt+0xda8>
    2d80:	mov	r1, #17
    2d84:	mov	r3, r1
    2d88:	mov	r2, #1
    2d8c:	add	ip, pc, ip
    2d90:	str	ip, [sp]
    2d94:	str	lr, [sp, #28]
    2d98:	str	r0, [sp, #4]
    2d9c:	mov	r0, lr
    2da0:	bl	20ac <__snprintf_chk@plt>
    2da4:	cmp	r0, #16
    2da8:	bls	2dcc <__cxa_finalize@plt+0xa80>
    2dac:	ldr	r0, [pc, #836]	; 30f8 <__cxa_finalize@plt+0xdac>
    2db0:	movw	r2, #449	; 0x1c1
    2db4:	ldr	r1, [pc, #832]	; 30fc <__cxa_finalize@plt+0xdb0>
    2db8:	ldr	r3, [pc, #832]	; 3100 <__cxa_finalize@plt+0xdb4>
    2dbc:	add	r0, pc, r0
    2dc0:	add	r1, pc, r1
    2dc4:	add	r3, pc, r3
    2dc8:	bl	19c9c <__cxa_finalize@plt+0x17950>
    2dcc:	mov	r0, r9
    2dd0:	str	r9, [sp, #96]	; 0x60
    2dd4:	bl	1fe0 <strlen@plt>
    2dd8:	ldr	ip, [sp, #52]	; 0x34
    2ddc:	ldr	r3, [pc, #704]	; 30a4 <__cxa_finalize@plt+0xd58>
    2de0:	mov	r9, #1
    2de4:	str	r0, [sp, #100]	; 0x64
    2de8:	ldr	r3, [ip, r3]
    2dec:	ldr	r3, [r3]
    2df0:	mov	r0, r3
    2df4:	str	r3, [sp, #104]	; 0x68
    2df8:	bl	1fe0 <strlen@plt>
    2dfc:	add	lr, sp, #180	; 0xb4
    2e00:	str	lr, [sp, #112]	; 0x70
    2e04:	str	r0, [sp, #108]	; 0x6c
    2e08:	mov	r0, lr
    2e0c:	bl	1fe0 <strlen@plt>
    2e10:	str	r4, [sp, #120]	; 0x78
    2e14:	str	r0, [sp, #116]	; 0x74
    2e18:	mov	r0, r4
    2e1c:	bl	1fe0 <strlen@plt>
    2e20:	ldr	r3, [pc, #732]	; 3104 <__cxa_finalize@plt+0xdb8>
    2e24:	mov	r1, r5
    2e28:	mov	r2, #5
    2e2c:	add	r3, pc, r3
    2e30:	str	r9, [sp, #132]	; 0x84
    2e34:	str	r3, [sp, #128]	; 0x80
    2e38:	str	r0, [sp, #124]	; 0x7c
    2e3c:	ldr	r0, [r8]
    2e40:	bl	1ed8 <writev@plt>
    2e44:	cmp	r0, #0
    2e48:	bge	2e80 <__cxa_finalize@plt+0xb34>
    2e4c:	bl	2334 <__errno_location@plt>
    2e50:	ldr	r3, [r0]
    2e54:	rsb	r3, r3, #0
    2e58:	cmp	r3, #0
    2e5c:	bge	2e84 <__cxa_finalize@plt+0xb38>
    2e60:	ldr	r0, [r8]
    2e64:	bl	13248 <__cxa_finalize@plt+0x10efc>
    2e68:	str	r0, [r8]
    2e6c:	bl	198a0 <__cxa_finalize@plt+0x17554>
    2e70:	b	2e88 <__cxa_finalize@plt+0xb3c>
    2e74:	mov	r3, #0
    2e78:	cmp	r3, r3
    2e7c:	b	2e84 <__cxa_finalize@plt+0xb38>
    2e80:	cmp	r9, #0
    2e84:	bne	2a08 <__cxa_finalize@plt+0x6bc>
    2e88:	mov	r0, r5
    2e8c:	mov	r1, #0
    2e90:	mov	r2, #48	; 0x30
    2e94:	bl	1e78 <memset@plt>
    2e98:	ldr	r3, [pc, #616]	; 3108 <__cxa_finalize@plt+0xdbc>
    2e9c:	add	r3, pc, r3
    2ea0:	ldr	r3, [r3]
    2ea4:	cmp	r3, #0
    2ea8:	blt	2a08 <__cxa_finalize@plt+0x6bc>
    2eac:	ldr	r3, [pc, #600]	; 310c <__cxa_finalize@plt+0xdc0>
    2eb0:	ldr	r8, [pc, r3]
    2eb4:	cmp	r8, #1
    2eb8:	movne	r8, #0
    2ebc:	bne	2ef0 <__cxa_finalize@plt+0xba4>
    2ec0:	add	r9, sp, #160	; 0xa0
    2ec4:	ldr	r3, [pc, #580]	; 3110 <__cxa_finalize@plt+0xdc4>
    2ec8:	mov	r1, r8
    2ecc:	mov	r2, #15
    2ed0:	add	r3, pc, r3
    2ed4:	str	sl, [sp]
    2ed8:	mov	r0, r9
    2edc:	bl	2280 <__sprintf_chk@plt>
    2ee0:	mov	r0, r9
    2ee4:	str	r9, [sp, #96]	; 0x60
    2ee8:	bl	1fe0 <strlen@plt>
    2eec:	str	r0, [sp, #100]	; 0x64
    2ef0:	and	r3, sl, #7
    2ef4:	cmp	r3, #3
    2ef8:	movgt	r9, #0
    2efc:	ldrle	r3, [pc, #528]	; 3114 <__cxa_finalize@plt+0xdc8>
    2f00:	addle	r3, pc, r3
    2f04:	ldrble	r9, [r3]
    2f08:	ldr	r3, [pc, #520]	; 3118 <__cxa_finalize@plt+0xdcc>
    2f0c:	and	r9, r9, #1
    2f10:	add	r3, pc, r3
    2f14:	ldrb	r3, [r3]
    2f18:	cmp	r3, #0
    2f1c:	beq	2f7c <__cxa_finalize@plt+0xc30>
    2f20:	ldr	ip, [sp, #32]
    2f24:	mov	r1, #64	; 0x40
    2f28:	ldr	r3, [pc, #492]	; 311c <__cxa_finalize@plt+0xdd0>
    2f2c:	mov	r2, #1
    2f30:	add	lr, r8, r2
    2f34:	str	lr, [sp, #28]
    2f38:	str	ip, [sp, #4]
    2f3c:	add	r3, pc, r3
    2f40:	ldr	ip, [sp, #36]	; 0x24
    2f44:	str	r3, [sp]
    2f48:	mov	r3, r1
    2f4c:	str	ip, [sp, #8]
    2f50:	add	ip, sp, #180	; 0xb4
    2f54:	str	ip, [sp, #16]
    2f58:	mov	r0, ip
    2f5c:	bl	20ac <__snprintf_chk@plt>
    2f60:	ldr	ip, [sp, #16]
    2f64:	str	ip, [r5, r8, lsl #3]
    2f68:	mov	r0, ip
    2f6c:	bl	1fe0 <strlen@plt>
    2f70:	add	r3, r5, r8, lsl #3
    2f74:	ldr	r8, [sp, #28]
    2f78:	str	r0, [r3, #4]
    2f7c:	cmp	r9, #0
    2f80:	beq	2fa0 <__cxa_finalize@plt+0xc54>
    2f84:	ldr	r1, [pc, #404]	; 3120 <__cxa_finalize@plt+0xdd4>
    2f88:	add	r3, r5, r8, lsl #3
    2f8c:	mov	r2, #7
    2f90:	add	r1, pc, r1
    2f94:	str	r1, [r5, r8, lsl #3]
    2f98:	add	r8, r8, #1
    2f9c:	str	r2, [r3, #4]
    2fa0:	mov	r0, r4
    2fa4:	str	r4, [r5, r8, lsl #3]
    2fa8:	bl	1fe0 <strlen@plt>
    2fac:	add	r2, r5, r8, lsl #3
    2fb0:	cmp	r9, #0
    2fb4:	add	r3, r8, #1
    2fb8:	str	r0, [r2, #4]
    2fbc:	beq	2fdc <__cxa_finalize@plt+0xc90>
    2fc0:	ldr	r0, [pc, #348]	; 3124 <__cxa_finalize@plt+0xdd8>
    2fc4:	add	r2, r5, r3, lsl #3
    2fc8:	mov	r1, #4
    2fcc:	add	r0, pc, r0
    2fd0:	str	r0, [r5, r3, lsl #3]
    2fd4:	add	r3, r8, #2
    2fd8:	str	r1, [r2, #4]
    2fdc:	ldr	r8, [pc, #324]	; 3128 <__cxa_finalize@plt+0xddc>
    2fe0:	add	ip, r5, r3, lsl #3
    2fe4:	add	r4, r3, #1
    2fe8:	ldr	r0, [pc, #316]	; 312c <__cxa_finalize@plt+0xde0>
    2fec:	add	r8, pc, r8
    2ff0:	mov	r1, r5
    2ff4:	add	r0, pc, r0
    2ff8:	mov	r2, r4
    2ffc:	str	r0, [r5, r3, lsl #3]
    3000:	mov	r3, #1
    3004:	ldr	r0, [r8]
    3008:	str	r3, [ip, #4]
    300c:	bl	1ed8 <writev@plt>
    3010:	cmp	r0, #0
    3014:	bge	2a08 <__cxa_finalize@plt+0x6bc>
    3018:	bl	2334 <__errno_location@plt>
    301c:	ldr	r3, [r0]
    3020:	cmp	r3, #5
    3024:	bne	2a08 <__cxa_finalize@plt+0x6bc>
    3028:	bl	2214 <getpid@plt>
    302c:	cmp	r0, #1
    3030:	bne	2a08 <__cxa_finalize@plt+0x6bc>
    3034:	bl	1990c <__cxa_finalize@plt+0x175c0>
    3038:	bl	198a0 <__cxa_finalize@plt+0x17554>
    303c:	ldr	r0, [r8]
    3040:	cmp	r0, #0
    3044:	blt	2a08 <__cxa_finalize@plt+0x6bc>
    3048:	mov	r1, r5
    304c:	mov	r2, r4
    3050:	bl	1ed8 <writev@plt>
    3054:	b	2a08 <__cxa_finalize@plt+0x6bc>
    3058:	ldr	ip, [sp, #60]	; 0x3c
    305c:	ldr	r2, [sp, #244]	; 0xf4
    3060:	ldr	r3, [ip]
    3064:	cmp	r2, r3
    3068:	beq	3070 <__cxa_finalize@plt+0xd24>
    306c:	bl	2154 <__stack_chk_fail@plt>
    3070:	add	sp, sp, #252	; 0xfc
    3074:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    3078:	andeq	r1, r3, r4, lsr #10
    307c:	andeq	r0, r0, ip, asr #4
    3080:	andeq	ip, r1, r0, lsr #16
    3084:	andeq	pc, r1, r8, asr r6	; <UNPREDICTABLE>
    3088:	andeq	pc, r1, r4, asr #21
    308c:			; <UNDEFINED> instruction: 0x000317b4
    3090:	andeq	r1, r3, r8, lsr r7
    3094:	andeq	r1, r3, ip, ror #14
    3098:	andeq	r1, r3, r0, lsr #14
    309c:	andeq	r1, r3, r4, lsl r7
    30a0:	andeq	r1, r3, lr, asr r7
    30a4:	andeq	r0, r0, r4, asr r2
    30a8:	andeq	r1, r3, r2, asr #13
    30ac:			; <UNDEFINED> instruction: 0x000315bc
    30b0:	andeq	r1, r3, ip, lsr #10
    30b4:	andeq	pc, r1, ip, lsr #8
    30b8:	andeq	pc, r1, r0, lsl #8
    30bc:	andeq	pc, r1, ip, lsr #7
    30c0:	andeq	pc, r1, r0, lsr #5
    30c4:	andeq	pc, r1, r4, lsr #8
    30c8:	andeq	pc, r1, r4, lsl #8
    30cc:	ldrdeq	pc, [r1], -r8
    30d0:	andeq	pc, r1, r0, lsl #6
    30d4:	strdeq	pc, [r1], -r4
    30d8:	andeq	r1, r3, r0, lsl #7
    30dc:	andeq	r1, r3, r0, lsr #7
    30e0:	andeq	r1, r3, r0, lsr #6
    30e4:	andeq	pc, r1, r8, lsr #4
    30e8:	andeq	pc, r1, r0, lsl #4
    30ec:	andeq	pc, r1, ip, lsr #3
    30f0:	strheq	pc, [r1], -r0	; <UNPREDICTABLE>
    30f4:	andeq	pc, r1, r4, asr r2	; <UNPREDICTABLE>
    30f8:	andeq	pc, r1, ip, lsr #4
    30fc:	andeq	pc, r1, r4, asr r1	; <UNPREDICTABLE>
    3100:	andeq	pc, r1, r8, asr r0	; <UNPREDICTABLE>
    3104:	andeq	r9, r1, r4, lsr #28
    3108:	muleq	r3, r0, r1
    310c:	ldrdeq	r1, [r3], -r0
    3110:	andeq	pc, r1, ip, lsl #1
    3114:	andeq	r1, r3, ip, lsl #3
    3118:	andeq	r1, r3, r8, ror r1
    311c:	andeq	pc, r1, r8, lsl r1	; <UNPREDICTABLE>
    3120:	ldrdeq	pc, [r1], -r0
    3124:	andeq	r9, r1, r4, ror #6
    3128:	andeq	r1, r3, r0, asr #32
    312c:	andeq	r9, r1, ip, asr ip
    3130:	push	{r4, r5, r6, r7, r8, lr}
    3134:	sub	sp, sp, #24
    3138:	ldr	r4, [pc, #120]	; 31b8 <__cxa_finalize@plt+0xe6c>
    313c:	mov	r6, r3
    3140:	ldr	r5, [sp, #48]	; 0x30
    3144:	mov	r8, r0
    3148:	ldr	ip, [sp, #52]	; 0x34
    314c:	add	r4, pc, r4
    3150:	str	r1, [sp, #4]
    3154:	mov	r1, #2048	; 0x800
    3158:	mov	r7, r2
    315c:	str	r2, [sp, #8]
    3160:	mov	r3, r1
    3164:	str	ip, [sp]
    3168:	str	r6, [sp, #12]
    316c:	mov	r0, r4
    3170:	str	r5, [sp, #16]
    3174:	mov	r2, #1
    3178:	bl	20ac <__snprintf_chk@plt>
    317c:	ldr	lr, [pc, #56]	; 31bc <__cxa_finalize@plt+0xe70>
    3180:	mov	ip, #0
    3184:	str	r5, [sp]
    3188:	add	lr, pc, lr
    318c:	str	r4, [sp, #12]
    3190:	str	ip, [sp, #4]
    3194:	mov	r0, r8
    3198:	str	ip, [sp, #8]
    319c:	mov	r2, r7
    31a0:	mov	r3, r6
    31a4:	mov	r1, ip
    31a8:	str	r4, [lr]
    31ac:	bl	284c <__cxa_finalize@plt+0x500>
    31b0:	add	sp, sp, #24
    31b4:	pop	{r4, r5, r6, r7, r8, pc}
    31b8:	andeq	r0, r3, r4, asr #30
    31bc:	strdeq	r0, [r3], -ip
    31c0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    31c4:	sub	sp, sp, #212	; 0xd4
    31c8:	ldr	r9, [pc, #4076]	; 41bc <__cxa_finalize@plt+0x1e70>
    31cc:	mov	r8, r1
    31d0:	ldr	r2, [pc, #4072]	; 41c0 <__cxa_finalize@plt+0x1e74>
    31d4:	mov	r3, #0
    31d8:	add	r9, pc, r9
    31dc:	ldr	r1, [pc, #4064]	; 41c4 <__cxa_finalize@plt+0x1e78>
    31e0:	mov	sl, r0
    31e4:	mov	r0, #6
    31e8:	ldr	r2, [r9, r2]
    31ec:	add	r1, pc, r1
    31f0:	str	r3, [sp, #48]	; 0x30
    31f4:	ldr	r3, [r2]
    31f8:	str	r2, [sp, #16]
    31fc:	str	r3, [sp, #204]	; 0xcc
    3200:	bl	2028 <setlocale@plt>
    3204:	bl	1a3e4 <__cxa_finalize@plt+0x18098>
    3208:	bl	1995c <__cxa_finalize@plt+0x17610>
    320c:	mov	r0, #0
    3210:	bl	18770 <__cxa_finalize@plt+0x16424>
    3214:	subs	r4, r0, #0
    3218:	beq	39bc <__cxa_finalize@plt+0x1670>
    321c:	mov	r0, #44	; 0x2c
    3220:	bl	2130 <malloc@plt>
    3224:	subs	r5, r0, #0
    3228:	beq	3440 <__cxa_finalize@plt+0x10f4>
    322c:	ldr	lr, [pc, #3988]	; 41c8 <__cxa_finalize@plt+0x1e7c>
    3230:	mov	ip, r5
    3234:	add	lr, pc, lr
    3238:	ldm	lr!, {r0, r1, r2, r3}
    323c:	stmia	ip!, {r0, r1, r2, r3}
    3240:	ldm	lr!, {r0, r1, r2, r3}
    3244:	stmia	ip!, {r0, r1, r2, r3}
    3248:	ldm	lr, {r0, r1, r2}
    324c:	stm	ip, {r0, r1, r2}
    3250:	mov	r1, r5
    3254:	mov	r0, r4
    3258:	bl	18d3c <__cxa_finalize@plt+0x169f0>
    325c:	subs	r5, r0, #0
    3260:	blt	3938 <__cxa_finalize@plt+0x15ec>
    3264:	cmp	sl, #0
    3268:	blt	3ed0 <__cxa_finalize@plt+0x1b84>
    326c:	cmp	r8, #0
    3270:	beq	3ef0 <__cxa_finalize@plt+0x1ba4>
    3274:	ldr	r7, [pc, #3920]	; 41cc <__cxa_finalize@plt+0x1e80>
    3278:	ldr	r6, [pc, #3920]	; 41d0 <__cxa_finalize@plt+0x1e84>
    327c:	ldr	r5, [pc, #3920]	; 41d4 <__cxa_finalize@plt+0x1e88>
    3280:	add	r7, pc, r7
    3284:	ldr	r1, [pc, #3916]	; 41d8 <__cxa_finalize@plt+0x1e8c>
    3288:	add	r6, pc, r6
    328c:	ldr	r2, [pc, #3912]	; 41dc <__cxa_finalize@plt+0x1e90>
    3290:	add	r5, pc, r5
    3294:	ldr	r3, [pc, #3908]	; 41e0 <__cxa_finalize@plt+0x1e94>
    3298:	add	r1, pc, r1
    329c:	add	r2, pc, r2
    32a0:	str	r1, [sp, #20]
    32a4:	add	r3, pc, r3
    32a8:	str	r2, [sp, #24]
    32ac:	str	r3, [sp, #28]
    32b0:	ldr	r2, [pc, #3884]	; 41e4 <__cxa_finalize@plt+0x1e98>
    32b4:	mov	fp, #0
    32b8:	ldr	r3, [pc, #3880]	; 41e8 <__cxa_finalize@plt+0x1e9c>
    32bc:	mov	r0, sl
    32c0:	str	fp, [sp]
    32c4:	mov	r1, r8
    32c8:	add	r2, pc, r2
    32cc:	add	r3, pc, r3
    32d0:	bl	1f50 <getopt_long@plt>
    32d4:	cmp	r0, #0
    32d8:	blt	346c <__cxa_finalize@plt+0x1120>
    32dc:	cmp	r0, #104	; 0x68
    32e0:	beq	3620 <__cxa_finalize@plt+0x12d4>
    32e4:	ble	3318 <__cxa_finalize@plt+0xfcc>
    32e8:	cmp	r0, #256	; 0x100
    32ec:	beq	3520 <__cxa_finalize@plt+0x11d4>
    32f0:	ble	3350 <__cxa_finalize@plt+0x1004>
    32f4:	movw	r3, #257	; 0x101
    32f8:	cmp	r0, r3
    32fc:	beq	3610 <__cxa_finalize@plt+0x12c4>
    3300:	add	r3, r3, #1
    3304:	cmp	r0, r3
    3308:	bne	3330 <__cxa_finalize@plt+0xfe4>
    330c:	mov	r3, #1
    3310:	str	r3, [r7]
    3314:	b	32b0 <__cxa_finalize@plt+0xf64>
    3318:	cmp	r0, #63	; 0x3f
    331c:	beq	3518 <__cxa_finalize@plt+0x11cc>
    3320:	cmp	r0, #70	; 0x46
    3324:	beq	340c <__cxa_finalize@plt+0x10c0>
    3328:	cmp	r0, #49	; 0x31
    332c:	beq	342c <__cxa_finalize@plt+0x10e0>
    3330:	ldr	r0, [pc, #3764]	; 41ec <__cxa_finalize@plt+0x1ea0>
    3334:	mov	r2, #213	; 0xd5
    3338:	ldr	r1, [pc, #3760]	; 41f0 <__cxa_finalize@plt+0x1ea4>
    333c:	ldr	r3, [pc, #3760]	; 41f4 <__cxa_finalize@plt+0x1ea8>
    3340:	add	r0, pc, r0
    3344:	add	r1, pc, r1
    3348:	add	r3, pc, r3
    334c:	bl	19f34 <__cxa_finalize@plt+0x17be8>
    3350:	cmp	r0, #111	; 0x6f
    3354:	bne	3330 <__cxa_finalize@plt+0xfe4>
    3358:	ldr	r3, [r6]
    335c:	cmp	r3, #0
    3360:	bne	38b8 <__cxa_finalize@plt+0x156c>
    3364:	ldr	r3, [pc, #3724]	; 41f8 <__cxa_finalize@plt+0x1eac>
    3368:	ldr	r1, [sp, #24]
    336c:	ldr	fp, [r9, r3]
    3370:	ldr	r0, [fp]
    3374:	bl	2040 <fopen64@plt>
    3378:	ldr	r2, [sp, #28]
    337c:	cmp	r0, #0
    3380:	str	r0, [r2]
    3384:	bne	32b0 <__cxa_finalize@plt+0xf64>
    3388:	bl	2334 <__errno_location@plt>
    338c:	ldr	r5, [r0]
    3390:	bl	1a650 <__cxa_finalize@plt+0x18304>
    3394:	cmp	r0, #2
    3398:	bgt	3e08 <__cxa_finalize@plt+0x1abc>
    339c:	cmp	r5, #0
    33a0:	rsbgt	r5, r5, #0
    33a4:	cmp	r5, #0
    33a8:	bge	3548 <__cxa_finalize@plt+0x11fc>
    33ac:	bl	1aab8 <__cxa_finalize@plt+0x1876c>
    33b0:	ldr	r3, [pc, #3652]	; 41fc <__cxa_finalize@plt+0x1eb0>
    33b4:	ldr	r0, [pc, r3]
    33b8:	cmp	r0, #0
    33bc:	beq	33c4 <__cxa_finalize@plt+0x1078>
    33c0:	bl	1df4 <fclose@plt>
    33c4:	cmp	r5, #0
    33c8:	movlt	r5, #1
    33cc:	cmp	r4, #0
    33d0:	beq	33dc <__cxa_finalize@plt+0x1090>
    33d4:	mov	r0, r4
    33d8:	bl	18890 <__cxa_finalize@plt+0x16544>
    33dc:	ldr	r0, [sp, #48]	; 0x30
    33e0:	cmp	r0, #0
    33e4:	beq	33ec <__cxa_finalize@plt+0x10a0>
    33e8:	bl	9d74 <__cxa_finalize@plt+0x7a28>
    33ec:	ldr	r1, [sp, #16]
    33f0:	mov	r0, r5
    33f4:	ldr	r2, [sp, #204]	; 0xcc
    33f8:	ldr	r3, [r1]
    33fc:	cmp	r2, r3
    3400:	bne	3eac <__cxa_finalize@plt+0x1b60>
    3404:	add	sp, sp, #212	; 0xd4
    3408:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    340c:	ldr	r3, [r5]
    3410:	cmp	r3, #0
    3414:	bne	38f8 <__cxa_finalize@plt+0x15ac>
    3418:	ldr	r3, [pc, #3544]	; 41f8 <__cxa_finalize@plt+0x1eac>
    341c:	ldr	r3, [r9, r3]
    3420:	ldr	r3, [r3]
    3424:	str	r3, [r5]
    3428:	b	32b0 <__cxa_finalize@plt+0xf64>
    342c:	ldr	r3, [pc, #3532]	; 4200 <__cxa_finalize@plt+0x1eb4>
    3430:	mov	r2, #1
    3434:	add	r3, pc, r3
    3438:	str	r2, [r3]
    343c:	b	32b0 <__cxa_finalize@plt+0xf64>
    3440:	ldr	r0, [pc, #3516]	; 4204 <__cxa_finalize@plt+0x1eb8>
    3444:	mov	r1, #68	; 0x44
    3448:	ldr	r2, [pc, #3512]	; 4208 <__cxa_finalize@plt+0x1ebc>
    344c:	add	r0, pc, r0
    3450:	add	r2, pc, r2
    3454:	bl	1a008 <__cxa_finalize@plt+0x17cbc>
    3458:	mov	r0, r4
    345c:	bl	187e0 <__cxa_finalize@plt+0x16494>
    3460:	mov	r4, #0
    3464:	mvn	r5, #11
    3468:	b	33ac <__cxa_finalize@plt+0x1060>
    346c:	ldr	r3, [pc, #3480]	; 420c <__cxa_finalize@plt+0x1ec0>
    3470:	ldr	r6, [r9, r3]
    3474:	ldr	r3, [r6]
    3478:	cmp	sl, r3
    347c:	ble	34b4 <__cxa_finalize@plt+0x1168>
    3480:	add	r2, r3, #1
    3484:	str	r2, [r6]
    3488:	ldr	r5, [r8, r3, lsl #2]
    348c:	ldr	r1, [pc, #3452]	; 4210 <__cxa_finalize@plt+0x1ec4>
    3490:	mov	r0, r5
    3494:	add	r1, pc, r1
    3498:	bl	231c <strcmp@plt>
    349c:	cmp	r0, fp
    34a0:	bne	3b84 <__cxa_finalize@plt+0x1838>
    34a4:	ldr	r3, [pc, #3432]	; 4214 <__cxa_finalize@plt+0x1ec8>
    34a8:	mov	r2, #2
    34ac:	add	r3, pc, r3
    34b0:	str	r2, [r3]
    34b4:	ldr	r3, [pc, #3420]	; 4218 <__cxa_finalize@plt+0x1ecc>
    34b8:	add	r3, pc, r3
    34bc:	ldr	r3, [r3]
    34c0:	cmp	r3, #0
    34c4:	beq	39d8 <__cxa_finalize@plt+0x168c>
    34c8:	ldr	r3, [pc, #3404]	; 421c <__cxa_finalize@plt+0x1ed0>
    34cc:	add	r3, pc, r3
    34d0:	ldr	r3, [r3]
    34d4:	cmp	r3, #2
    34d8:	beq	39d8 <__cxa_finalize@plt+0x168c>
    34dc:	bl	1a650 <__cxa_finalize@plt+0x18304>
    34e0:	cmp	r0, #2
    34e4:	ble	3518 <__cxa_finalize@plt+0x11cc>
    34e8:	ldr	lr, [pc, #3376]	; 4220 <__cxa_finalize@plt+0x1ed4>
    34ec:	mov	r0, #3
    34f0:	ldr	ip, [pc, #3372]	; 4224 <__cxa_finalize@plt+0x1ed8>
    34f4:	mov	r1, #0
    34f8:	ldr	r2, [pc, #3368]	; 4228 <__cxa_finalize@plt+0x1edc>
    34fc:	add	lr, pc, lr
    3500:	add	ip, pc, ip
    3504:	mov	r3, #233	; 0xe9
    3508:	add	r2, pc, r2
    350c:	str	lr, [sp]
    3510:	str	ip, [sp, #4]
    3514:	bl	19ed0 <__cxa_finalize@plt+0x17b84>
    3518:	mvn	r5, #21
    351c:	b	33ac <__cxa_finalize@plt+0x1060>
    3520:	ldr	r3, [pc, #3332]	; 422c <__cxa_finalize@plt+0x1ee0>
    3524:	ldr	r0, [pc, #3332]	; 4230 <__cxa_finalize@plt+0x1ee4>
    3528:	add	r3, pc, r3
    352c:	add	r0, pc, r0
    3530:	str	fp, [r3]
    3534:	bl	21f0 <puts@plt>
    3538:	ldr	r0, [pc, #3316]	; 4234 <__cxa_finalize@plt+0x1ee8>
    353c:	add	r0, pc, r0
    3540:	bl	21f0 <puts@plt>
    3544:	mov	r5, #0
    3548:	ldr	r3, [pc, #3304]	; 4238 <__cxa_finalize@plt+0x1eec>
    354c:	add	r3, pc, r3
    3550:	ldr	r3, [r3]
    3554:	cmp	r3, #0
    3558:	beq	33ac <__cxa_finalize@plt+0x1060>
    355c:	bl	1b140 <__cxa_finalize@plt+0x18df4>
    3560:	add	r0, sp, #48	; 0x30
    3564:	mov	r1, #1
    3568:	bl	9fa8 <__cxa_finalize@plt+0x7c5c>
    356c:	subs	r5, r0, #0
    3570:	blt	364c <__cxa_finalize@plt+0x1300>
    3574:	ldr	r0, [sp, #48]	; 0x30
    3578:	mov	r1, #0
    357c:	bl	a83c <__cxa_finalize@plt+0x84f0>
    3580:	add	r7, sp, #68	; 0x44
    3584:	mov	r0, r4
    3588:	mvn	r2, #1
    358c:	mov	r3, #0
    3590:	mov	r1, r7
    3594:	str	r2, [sp, #68]	; 0x44
    3598:	str	r3, [sp, #72]	; 0x48
    359c:	bl	18758 <__cxa_finalize@plt+0x1640c>
    35a0:	b	35d0 <__cxa_finalize@plt+0x1284>
    35a4:	mov	r0, r6
    35a8:	bl	1fe0 <strlen@plt>
    35ac:	mov	r1, r6
    35b0:	mov	r2, r0
    35b4:	ldr	r0, [sp, #48]	; 0x30
    35b8:	bl	9620 <__cxa_finalize@plt+0x72d4>
    35bc:	subs	r5, r0, #0
    35c0:	bne	3978 <__cxa_finalize@plt+0x162c>
    35c4:	mov	r0, r4
    35c8:	mov	r1, r7
    35cc:	bl	18758 <__cxa_finalize@plt+0x1640c>
    35d0:	subs	r6, r0, #0
    35d4:	bne	35a4 <__cxa_finalize@plt+0x1258>
    35d8:	bl	1a650 <__cxa_finalize@plt+0x18304>
    35dc:	cmp	r0, #6
    35e0:	bgt	44c4 <__cxa_finalize@plt+0x2178>
    35e4:	ldr	r3, [pc, #3152]	; 423c <__cxa_finalize@plt+0x1ef0>
    35e8:	add	r3, pc, r3
    35ec:	ldr	r3, [r3]
    35f0:	sub	r3, r3, #1
    35f4:	cmp	r3, #3
    35f8:	addls	pc, pc, r3, lsl #2
    35fc:	b	3bb0 <__cxa_finalize@plt+0x1864>
    3600:	b	3858 <__cxa_finalize@plt+0x150c>
    3604:	b	3858 <__cxa_finalize@plt+0x150c>
    3608:	b	37b0 <__cxa_finalize@plt+0x1464>
    360c:	b	36b0 <__cxa_finalize@plt+0x1364>
    3610:	ldr	r1, [sp, #20]
    3614:	mov	r3, #1
    3618:	str	r3, [r1]
    361c:	b	32b0 <__cxa_finalize@plt+0xf64>
    3620:	ldr	r2, [pc, #3096]	; 4240 <__cxa_finalize@plt+0x1ef4>
    3624:	mov	r0, #1
    3628:	ldr	r3, [pc, #3092]	; 4244 <__cxa_finalize@plt+0x1ef8>
    362c:	add	r2, pc, r2
    3630:	ldr	r1, [pc, #3088]	; 4248 <__cxa_finalize@plt+0x1efc>
    3634:	str	fp, [r2]
    3638:	add	r1, pc, r1
    363c:	ldr	r3, [r9, r3]
    3640:	ldr	r2, [r3]
    3644:	bl	1e0c <__printf_chk@plt>
    3648:	b	3544 <__cxa_finalize@plt+0x11f8>
    364c:	bl	1a650 <__cxa_finalize@plt+0x18304>
    3650:	cmp	r0, #2
    3654:	ble	33ac <__cxa_finalize@plt+0x1060>
    3658:	ldr	lr, [pc, #3052]	; 424c <__cxa_finalize@plt+0x1f00>
    365c:	mov	r0, #3
    3660:	ldr	ip, [pc, #3048]	; 4250 <__cxa_finalize@plt+0x1f04>
    3664:	mov	r1, r5
    3668:	ldr	r2, [pc, #3044]	; 4254 <__cxa_finalize@plt+0x1f08>
    366c:	add	lr, pc, lr
    3670:	add	ip, pc, ip
    3674:	movw	r3, #809	; 0x329
    3678:	add	r2, pc, r2
    367c:	str	lr, [sp]
    3680:	str	ip, [sp, #4]
    3684:	bl	19ed0 <__cxa_finalize@plt+0x17b84>
    3688:	b	33ac <__cxa_finalize@plt+0x1060>
    368c:	mov	r5, r0
    3690:	mov	r0, r4
    3694:	bl	18890 <__cxa_finalize@plt+0x16544>
    3698:	ldr	r0, [sp, #48]	; 0x30
    369c:	cmp	r0, #0
    36a0:	beq	36a8 <__cxa_finalize@plt+0x135c>
    36a4:	bl	9d74 <__cxa_finalize@plt+0x7a28>
    36a8:	mov	r0, r5
    36ac:	bl	22d4 <_Unwind_Resume@plt>
    36b0:	ldr	r6, [sp, #48]	; 0x30
    36b4:	mov	r3, #0
    36b8:	str	r3, [sp, #56]	; 0x38
    36bc:	cmp	r6, r3
    36c0:	strb	r3, [sp, #47]	; 0x2f
    36c4:	beq	4450 <__cxa_finalize@plt+0x2104>
    36c8:	mov	r0, r6
    36cc:	bl	4730 <__cxa_finalize@plt+0x23e4>
    36d0:	subs	r5, r0, #0
    36d4:	blt	3cc0 <__cxa_finalize@plt+0x1974>
    36d8:	ldr	r3, [pc, #2936]	; 4258 <__cxa_finalize@plt+0x1f0c>
    36dc:	mov	r1, r6
    36e0:	mov	r2, #0
    36e4:	ldr	r5, [r9, r3]
    36e8:	ldr	r0, [r5]
    36ec:	bl	48ac <__cxa_finalize@plt+0x2560>
    36f0:	ldr	r1, [r5]
    36f4:	mov	r0, #10
    36f8:	bl	219c <fputc@plt>
    36fc:	ldr	r1, [pc, #2904]	; 425c <__cxa_finalize@plt+0x1f10>
    3700:	mov	r0, r6
    3704:	add	r2, sp, #60	; 0x3c
    3708:	add	r3, sp, #64	; 0x40
    370c:	add	r1, pc, r1
    3710:	bl	a1b8 <__cxa_finalize@plt+0x7e6c>
    3714:	subs	r5, r0, #0
    3718:	blt	3d38 <__cxa_finalize@plt+0x19ec>
    371c:	ldr	r1, [sp, #64]	; 0x40
    3720:	cmp	r1, #13
    3724:	bls	4038 <__cxa_finalize@plt+0x1cec>
    3728:	ldr	r0, [sp, #60]	; 0x3c
    372c:	sub	r1, r1, #13
    3730:	str	r1, [sp, #64]	; 0x40
    3734:	add	r0, r0, #13
    3738:	str	r0, [sp, #60]	; 0x3c
    373c:	bl	1ea8 <__strndup@plt>
    3740:	subs	r7, r0, #0
    3744:	beq	3eb0 <__cxa_finalize@plt+0x1b64>
    3748:	ldr	r1, [pc, #2832]	; 4260 <__cxa_finalize@plt+0x1f14>
    374c:	add	r1, pc, r1
    3750:	bl	13120 <__cxa_finalize@plt+0x10dd4>
    3754:	cmp	r0, #0
    3758:	beq	3e48 <__cxa_finalize@plt+0x1afc>
    375c:	bl	1a650 <__cxa_finalize@plt+0x18304>
    3760:	cmp	r0, #2
    3764:	ble	3798 <__cxa_finalize@plt+0x144c>
    3768:	ldr	lr, [pc, #2804]	; 4264 <__cxa_finalize@plt+0x1f18>
    376c:	mov	r0, #3
    3770:	ldr	ip, [pc, #2800]	; 4268 <__cxa_finalize@plt+0x1f1c>
    3774:	mov	r1, #0
    3778:	ldr	r2, [pc, #2796]	; 426c <__cxa_finalize@plt+0x1f20>
    377c:	add	lr, pc, lr
    3780:	add	ip, pc, ip
    3784:	movw	r3, #738	; 0x2e2
    3788:	add	r2, pc, r2
    378c:	str	lr, [sp]
    3790:	str	ip, [sp, #4]
    3794:	bl	19ed0 <__cxa_finalize@plt+0x17b84>
    3798:	mvn	r5, #1
    379c:	ldr	r0, [sp, #56]	; 0x38
    37a0:	bl	1f20 <free@plt>
    37a4:	mov	r0, r7
    37a8:	bl	1f20 <free@plt>
    37ac:	b	33ac <__cxa_finalize@plt+0x1060>
    37b0:	ldr	r6, [sp, #48]	; 0x30
    37b4:	cmp	r6, #0
    37b8:	beq	447c <__cxa_finalize@plt+0x2130>
    37bc:	mov	r0, r6
    37c0:	bl	4730 <__cxa_finalize@plt+0x23e4>
    37c4:	subs	r5, r0, #0
    37c8:	blt	33ac <__cxa_finalize@plt+0x1060>
    37cc:	ldr	r3, [pc, #2716]	; 4270 <__cxa_finalize@plt+0x1f24>
    37d0:	add	r3, pc, r3
    37d4:	ldr	r3, [r3]
    37d8:	cmp	r3, #0
    37dc:	beq	3df8 <__cxa_finalize@plt+0x1aac>
    37e0:	ldr	r3, [pc, #2672]	; 4258 <__cxa_finalize@plt+0x1f0c>
    37e4:	ldr	r3, [r9, r3]
    37e8:	ldr	r0, [r3]
    37ec:	mov	r1, r6
    37f0:	mov	r2, #0
    37f4:	bl	48ac <__cxa_finalize@plt+0x2560>
    37f8:	bl	13ed8 <__cxa_finalize@plt+0x11b8c>
    37fc:	cmp	r0, #0
    3800:	beq	3c98 <__cxa_finalize@plt+0x194c>
    3804:	ldr	r3, [pc, #2664]	; 4274 <__cxa_finalize@plt+0x1f28>
    3808:	ldr	r0, [pc, r3]
    380c:	cmp	r0, #0
    3810:	beq	3e98 <__cxa_finalize@plt+0x1b4c>
    3814:	bl	1d04 <fileno@plt>
    3818:	mov	r1, r0
    381c:	mov	r2, #0
    3820:	mov	r0, r6
    3824:	mov	r3, r2
    3828:	bl	5378 <__cxa_finalize@plt+0x302c>
    382c:	subs	r5, r0, #0
    3830:	blt	3cc8 <__cxa_finalize@plt+0x197c>
    3834:	mov	r0, r6
    3838:	bl	9c40 <__cxa_finalize@plt+0x78f4>
    383c:	cmp	r0, #0
    3840:	blt	3850 <__cxa_finalize@plt+0x1504>
    3844:	bl	1a650 <__cxa_finalize@plt+0x18304>
    3848:	cmp	r0, #3
    384c:	bgt	3dc4 <__cxa_finalize@plt+0x1a78>
    3850:	mov	r5, #0
    3854:	b	33ac <__cxa_finalize@plt+0x1060>
    3858:	ldr	r3, [pc, #2584]	; 4278 <__cxa_finalize@plt+0x1f2c>
    385c:	ldr	r0, [pc, r3]
    3860:	cmp	r0, #0
    3864:	bne	386c <__cxa_finalize@plt+0x1520>
    3868:	bl	1a660 <__cxa_finalize@plt+0x18314>
    386c:	ldr	r6, [sp, #48]	; 0x30
    3870:	cmp	r6, #0
    3874:	beq	4430 <__cxa_finalize@plt+0x20e4>
    3878:	mov	r0, r6
    387c:	mov	r1, #4096	; 0x1000
    3880:	bl	a83c <__cxa_finalize@plt+0x84f0>
    3884:	ldr	r3, [pc, #2544]	; 427c <__cxa_finalize@plt+0x1f30>
    3888:	mov	r0, r6
    388c:	add	r3, pc, r3
    3890:	ldr	r3, [r3]
    3894:	cmp	r3, #0
    3898:	beq	3bf0 <__cxa_finalize@plt+0x18a4>
    389c:	bl	4730 <__cxa_finalize@plt+0x23e4>
    38a0:	subs	r5, r0, #0
    38a4:	blt	33ac <__cxa_finalize@plt+0x1060>
    38a8:	mov	r0, r6
    38ac:	mov	r1, #0
    38b0:	bl	5b10 <__cxa_finalize@plt+0x37c4>
    38b4:	b	3850 <__cxa_finalize@plt+0x1504>
    38b8:	bl	1a650 <__cxa_finalize@plt+0x18304>
    38bc:	cmp	r0, #2
    38c0:	ble	3518 <__cxa_finalize@plt+0x11cc>
    38c4:	ldr	lr, [pc, #2484]	; 4280 <__cxa_finalize@plt+0x1f34>
    38c8:	mov	r0, #3
    38cc:	ldr	ip, [pc, #2480]	; 4284 <__cxa_finalize@plt+0x1f38>
    38d0:	mov	r1, #0
    38d4:	ldr	r2, [pc, #2476]	; 4288 <__cxa_finalize@plt+0x1f3c>
    38d8:	add	lr, pc, lr
    38dc:	add	ip, pc, ip
    38e0:	mov	r3, #187	; 0xbb
    38e4:	add	r2, pc, r2
    38e8:	str	lr, [sp]
    38ec:	str	ip, [sp, #4]
    38f0:	bl	19ed0 <__cxa_finalize@plt+0x17b84>
    38f4:	b	3518 <__cxa_finalize@plt+0x11cc>
    38f8:	bl	1a650 <__cxa_finalize@plt+0x18304>
    38fc:	cmp	r0, #2
    3900:	ble	3518 <__cxa_finalize@plt+0x11cc>
    3904:	ldr	lr, [pc, #2432]	; 428c <__cxa_finalize@plt+0x1f40>
    3908:	mov	r0, #3
    390c:	ldr	ip, [pc, #2428]	; 4290 <__cxa_finalize@plt+0x1f44>
    3910:	mov	r1, #0
    3914:	ldr	r2, [pc, #2424]	; 4294 <__cxa_finalize@plt+0x1f48>
    3918:	add	lr, pc, lr
    391c:	add	ip, pc, ip
    3920:	mov	r3, #199	; 0xc7
    3924:	add	r2, pc, r2
    3928:	str	lr, [sp]
    392c:	str	ip, [sp, #4]
    3930:	bl	19ed0 <__cxa_finalize@plt+0x17b84>
    3934:	b	3518 <__cxa_finalize@plt+0x11cc>
    3938:	bl	1a650 <__cxa_finalize@plt+0x18304>
    393c:	cmp	r0, #2
    3940:	ble	3458 <__cxa_finalize@plt+0x110c>
    3944:	ldr	lr, [pc, #2380]	; 4298 <__cxa_finalize@plt+0x1f4c>
    3948:	mov	r1, r5
    394c:	ldr	ip, [pc, #2376]	; 429c <__cxa_finalize@plt+0x1f50>
    3950:	mov	r0, #3
    3954:	ldr	r2, [pc, #2372]	; 42a0 <__cxa_finalize@plt+0x1f54>
    3958:	add	lr, pc, lr
    395c:	add	ip, pc, ip
    3960:	mov	r3, #75	; 0x4b
    3964:	add	r2, pc, r2
    3968:	str	lr, [sp]
    396c:	str	ip, [sp, #4]
    3970:	bl	19ed0 <__cxa_finalize@plt+0x17b84>
    3974:	b	3458 <__cxa_finalize@plt+0x110c>
    3978:	bl	1a650 <__cxa_finalize@plt+0x18304>
    397c:	cmp	r0, #2
    3980:	ble	33ac <__cxa_finalize@plt+0x1060>
    3984:	ldr	r2, [pc, #2328]	; 42a4 <__cxa_finalize@plt+0x1f58>
    3988:	mov	r0, #3
    398c:	ldr	ip, [pc, #2324]	; 42a8 <__cxa_finalize@plt+0x1f5c>
    3990:	mov	r1, r5
    3994:	add	r2, pc, r2
    3998:	str	r2, [sp, #4]
    399c:	ldr	r2, [pc, #2312]	; 42ac <__cxa_finalize@plt+0x1f60>
    39a0:	add	ip, pc, ip
    39a4:	str	r6, [sp, #8]
    39a8:	mov	r3, #820	; 0x334
    39ac:	str	ip, [sp]
    39b0:	add	r2, pc, r2
    39b4:	bl	19ed0 <__cxa_finalize@plt+0x17b84>
    39b8:	b	33ac <__cxa_finalize@plt+0x1060>
    39bc:	ldr	r0, [pc, #2284]	; 42b0 <__cxa_finalize@plt+0x1f64>
    39c0:	mov	r1, #62	; 0x3e
    39c4:	ldr	r2, [pc, #2280]	; 42b4 <__cxa_finalize@plt+0x1f68>
    39c8:	add	r0, pc, r0
    39cc:	add	r2, pc, r2
    39d0:	bl	1a008 <__cxa_finalize@plt+0x17cbc>
    39d4:	b	3460 <__cxa_finalize@plt+0x1114>
    39d8:	ldr	r3, [pc, #2264]	; 42b8 <__cxa_finalize@plt+0x1f6c>
    39dc:	ldr	r1, [pc, #2264]	; 42bc <__cxa_finalize@plt+0x1f70>
    39e0:	add	r3, pc, r3
    39e4:	ldr	r2, [pc, #2260]	; 42c0 <__cxa_finalize@plt+0x1f74>
    39e8:	add	r1, pc, r1
    39ec:	str	r3, [sp, #28]
    39f0:	str	r1, [sp, #32]
    39f4:	add	r2, pc, r2
    39f8:	ldr	fp, [pc, #2244]	; 42c4 <__cxa_finalize@plt+0x1f78>
    39fc:	ldr	r3, [pc, #2244]	; 42c8 <__cxa_finalize@plt+0x1f7c>
    3a00:	ldr	r1, [pc, #2244]	; 42cc <__cxa_finalize@plt+0x1f80>
    3a04:	add	fp, pc, fp
    3a08:	add	r3, pc, r3
    3a0c:	str	r2, [sp, #36]	; 0x24
    3a10:	add	r1, pc, r1
    3a14:	str	r3, [sp, #20]
    3a18:	str	r1, [sp, #24]
    3a1c:	b	3a9c <__cxa_finalize@plt+0x1750>
    3a20:	ldr	r0, [pc, #2216]	; 42d0 <__cxa_finalize@plt+0x1f84>
    3a24:	mov	r7, #0
    3a28:	add	r0, pc, r0
    3a2c:	mov	r1, r5
    3a30:	mov	r2, #0
    3a34:	bl	14588 <__cxa_finalize@plt+0x1223c>
    3a38:	subs	r5, r0, #0
    3a3c:	beq	3b48 <__cxa_finalize@plt+0x17fc>
    3a40:	bl	1a650 <__cxa_finalize@plt+0x18304>
    3a44:	cmp	r0, #6
    3a48:	ble	3a74 <__cxa_finalize@plt+0x1728>
    3a4c:	ldr	r2, [sp, #20]
    3a50:	mov	r0, #7
    3a54:	ldr	r3, [sp, #24]
    3a58:	mov	r1, #0
    3a5c:	str	r5, [sp, #8]
    3a60:	str	r2, [sp]
    3a64:	mov	r2, fp
    3a68:	str	r3, [sp, #4]
    3a6c:	mov	r3, #109	; 0x6d
    3a70:	bl	19ed0 <__cxa_finalize@plt+0x17b84>
    3a74:	mov	r1, r5
    3a78:	mov	r0, r4
    3a7c:	bl	18d3c <__cxa_finalize@plt+0x169f0>
    3a80:	subs	r5, r0, #0
    3a84:	blt	3af4 <__cxa_finalize@plt+0x17a8>
    3a88:	mov	r0, r7
    3a8c:	bl	1f20 <free@plt>
    3a90:	ldr	r3, [r6]
    3a94:	add	r3, r3, #1
    3a98:	str	r3, [r6]
    3a9c:	ldr	r3, [r6]
    3aa0:	cmp	sl, r3
    3aa4:	ble	3544 <__cxa_finalize@plt+0x11f8>
    3aa8:	ldr	r5, [r8, r3, lsl #2]
    3aac:	mov	r1, #61	; 0x3d
    3ab0:	mov	r0, r5
    3ab4:	bl	1e30 <strchr@plt>
    3ab8:	cmp	r0, #0
    3abc:	bne	3a20 <__cxa_finalize@plt+0x16d4>
    3ac0:	mov	r0, r5
    3ac4:	mov	r1, #47	; 0x2f
    3ac8:	bl	1e30 <strchr@plt>
    3acc:	cmp	r0, #0
    3ad0:	mov	r0, r5
    3ad4:	beq	3bd0 <__cxa_finalize@plt+0x1884>
    3ad8:	bl	160e0 <__cxa_finalize@plt+0x13d94>
    3adc:	subs	r5, r0, #0
    3ae0:	mov	r7, r5
    3ae4:	beq	3b48 <__cxa_finalize@plt+0x17fc>
    3ae8:	ldr	r0, [pc, #2020]	; 42d4 <__cxa_finalize@plt+0x1f88>
    3aec:	add	r0, pc, r0
    3af0:	b	3a2c <__cxa_finalize@plt+0x16e0>
    3af4:	bl	1a650 <__cxa_finalize@plt+0x18304>
    3af8:	cmp	r0, #2
    3afc:	bgt	3b50 <__cxa_finalize@plt+0x1804>
    3b00:	bl	1a650 <__cxa_finalize@plt+0x18304>
    3b04:	cmp	r0, #2
    3b08:	ble	37a4 <__cxa_finalize@plt+0x1458>
    3b0c:	ldr	r1, [sp, #32]
    3b10:	mov	r0, #3
    3b14:	ldr	r2, [sp, #36]	; 0x24
    3b18:	mov	r3, #118	; 0x76
    3b1c:	str	r1, [sp]
    3b20:	mov	r1, r5
    3b24:	str	r2, [sp, #4]
    3b28:	ldr	r2, [sp, #28]
    3b2c:	bl	19ed0 <__cxa_finalize@plt+0x17b84>
    3b30:	mov	r5, r0
    3b34:	mov	r0, r7
    3b38:	bl	1f20 <free@plt>
    3b3c:	cmp	r5, #0
    3b40:	beq	3a90 <__cxa_finalize@plt+0x1744>
    3b44:	b	33a4 <__cxa_finalize@plt+0x1058>
    3b48:	mvn	r5, #11
    3b4c:	b	3b00 <__cxa_finalize@plt+0x17b4>
    3b50:	ldr	r3, [pc, #1920]	; 42d8 <__cxa_finalize@plt+0x1f8c>
    3b54:	mov	r0, #3
    3b58:	ldr	ip, [pc, #1916]	; 42dc <__cxa_finalize@plt+0x1f90>
    3b5c:	mov	r1, r5
    3b60:	ldr	r2, [pc, #1912]	; 42e0 <__cxa_finalize@plt+0x1f94>
    3b64:	add	r3, pc, r3
    3b68:	add	ip, pc, ip
    3b6c:	str	r3, [sp]
    3b70:	add	r2, pc, r2
    3b74:	mov	r3, #112	; 0x70
    3b78:	str	ip, [sp, #4]
    3b7c:	bl	19ed0 <__cxa_finalize@plt+0x17b84>
    3b80:	b	3b00 <__cxa_finalize@plt+0x17b4>
    3b84:	ldr	r1, [pc, #1880]	; 42e4 <__cxa_finalize@plt+0x1f98>
    3b88:	mov	r0, r5
    3b8c:	add	r1, pc, r1
    3b90:	bl	231c <strcmp@plt>
    3b94:	cmp	r0, #0
    3b98:	bne	3c54 <__cxa_finalize@plt+0x1908>
    3b9c:	ldr	r3, [pc, #1860]	; 42e8 <__cxa_finalize@plt+0x1f9c>
    3ba0:	mov	r2, #3
    3ba4:	add	r3, pc, r3
    3ba8:	str	r2, [r3]
    3bac:	b	34b4 <__cxa_finalize@plt+0x1168>
    3bb0:	ldr	r0, [pc, #1844]	; 42ec <__cxa_finalize@plt+0x1fa0>
    3bb4:	movw	r2, #851	; 0x353
    3bb8:	ldr	r1, [pc, #1840]	; 42f0 <__cxa_finalize@plt+0x1fa4>
    3bbc:	ldr	r3, [pc, #1840]	; 42f4 <__cxa_finalize@plt+0x1fa8>
    3bc0:	add	r0, pc, r0
    3bc4:	add	r1, pc, r1
    3bc8:	add	r3, pc, r3
    3bcc:	bl	19f34 <__cxa_finalize@plt+0x17be8>
    3bd0:	add	r1, sp, #52	; 0x34
    3bd4:	bl	1343c <__cxa_finalize@plt+0x110f0>
    3bd8:	cmp	r0, #0
    3bdc:	bne	3cb0 <__cxa_finalize@plt+0x1964>
    3be0:	mov	r7, r0
    3be4:	ldr	r0, [pc, #1804]	; 42f8 <__cxa_finalize@plt+0x1fac>
    3be8:	add	r0, pc, r0
    3bec:	b	3a2c <__cxa_finalize@plt+0x16e0>
    3bf0:	bl	9c48 <__cxa_finalize@plt+0x78fc>
    3bf4:	cmp	r0, #0
    3bf8:	movge	r5, #0
    3bfc:	bge	3c14 <__cxa_finalize@plt+0x18c8>
    3c00:	b	4418 <__cxa_finalize@plt+0x20cc>
    3c04:	mov	r1, r5
    3c08:	mov	r0, r6
    3c0c:	add	r5, r5, #1
    3c10:	bl	5b10 <__cxa_finalize@plt+0x37c4>
    3c14:	mov	r0, r6
    3c18:	bl	9c38 <__cxa_finalize@plt+0x78ec>
    3c1c:	cmp	r0, #0
    3c20:	bgt	3c04 <__cxa_finalize@plt+0x18b8>
    3c24:	ldr	r3, [pc, #1744]	; 42fc <__cxa_finalize@plt+0x1fb0>
    3c28:	add	r3, pc, r3
    3c2c:	ldr	r3, [r3]
    3c30:	cmp	r3, #0
    3c34:	bne	3850 <__cxa_finalize@plt+0x1504>
    3c38:	cmp	r5, #0
    3c3c:	bne	3850 <__cxa_finalize@plt+0x1504>
    3c40:	bl	1a650 <__cxa_finalize@plt+0x18304>
    3c44:	cmp	r0, #4
    3c48:	bgt	3f44 <__cxa_finalize@plt+0x1bf8>
    3c4c:	mvn	r5, #2
    3c50:	b	33ac <__cxa_finalize@plt+0x1060>
    3c54:	ldrb	r3, [r5]
    3c58:	cmp	r3, #103	; 0x67
    3c5c:	bne	3d0c <__cxa_finalize@plt+0x19c0>
    3c60:	ldrb	r3, [r5, #1]
    3c64:	cmp	r3, #100	; 0x64
    3c68:	bne	3d0c <__cxa_finalize@plt+0x19c0>
    3c6c:	ldrb	r3, [r5, #2]
    3c70:	cmp	r3, #98	; 0x62
    3c74:	bne	3d0c <__cxa_finalize@plt+0x19c0>
    3c78:	ldrb	r3, [r5, #3]
    3c7c:	cmp	r3, #0
    3c80:	bne	3d0c <__cxa_finalize@plt+0x19c0>
    3c84:	ldr	r3, [pc, #1652]	; 4300 <__cxa_finalize@plt+0x1fb4>
    3c88:	mov	r2, #4
    3c8c:	add	r3, pc, r3
    3c90:	str	r2, [r3]
    3c94:	b	34b4 <__cxa_finalize@plt+0x1168>
    3c98:	ldr	r3, [pc, #1636]	; 4304 <__cxa_finalize@plt+0x1fb8>
    3c9c:	ldr	r0, [pc, r3]
    3ca0:	cmp	r0, #0
    3ca4:	moveq	r1, #1
    3ca8:	beq	381c <__cxa_finalize@plt+0x14d0>
    3cac:	b	3814 <__cxa_finalize@plt+0x14c8>
    3cb0:	ldr	r0, [pc, #1616]	; 4308 <__cxa_finalize@plt+0x1fbc>
    3cb4:	mov	r7, #0
    3cb8:	add	r0, pc, r0
    3cbc:	b	3a2c <__cxa_finalize@plt+0x16e0>
    3cc0:	mov	r7, #0
    3cc4:	b	379c <__cxa_finalize@plt+0x1450>
    3cc8:	bl	1a650 <__cxa_finalize@plt+0x18304>
    3ccc:	cmp	r0, #2
    3cd0:	ble	33ac <__cxa_finalize@plt+0x1060>
    3cd4:	ldr	lr, [pc, #1584]	; 430c <__cxa_finalize@plt+0x1fc0>
    3cd8:	mov	r1, r5
    3cdc:	ldr	ip, [pc, #1580]	; 4310 <__cxa_finalize@plt+0x1fc4>
    3ce0:	mov	r0, #3
    3ce4:	ldr	r2, [pc, #1576]	; 4314 <__cxa_finalize@plt+0x1fc8>
    3ce8:	add	lr, pc, lr
    3cec:	add	ip, pc, ip
    3cf0:	movw	r3, #698	; 0x2ba
    3cf4:	add	r2, pc, r2
    3cf8:	str	lr, [sp]
    3cfc:	str	ip, [sp, #4]
    3d00:	bl	19ed0 <__cxa_finalize@plt+0x17b84>
    3d04:	mov	r5, r0
    3d08:	b	33ac <__cxa_finalize@plt+0x1060>
    3d0c:	ldr	r1, [pc, #1540]	; 4318 <__cxa_finalize@plt+0x1fcc>
    3d10:	mov	r0, r5
    3d14:	add	r1, pc, r1
    3d18:	bl	231c <strcmp@plt>
    3d1c:	cmp	r0, #0
    3d20:	bne	3d80 <__cxa_finalize@plt+0x1a34>
    3d24:	ldr	r3, [pc, #1520]	; 431c <__cxa_finalize@plt+0x1fd0>
    3d28:	mov	r2, #1
    3d2c:	add	r3, pc, r3
    3d30:	str	r2, [r3]
    3d34:	b	34b4 <__cxa_finalize@plt+0x1168>
    3d38:	bl	1a650 <__cxa_finalize@plt+0x18304>
    3d3c:	cmp	r0, #2
    3d40:	ble	3cc0 <__cxa_finalize@plt+0x1974>
    3d44:	ldr	lr, [pc, #1492]	; 4320 <__cxa_finalize@plt+0x1fd4>
    3d48:	mov	r1, r5
    3d4c:	ldr	ip, [pc, #1488]	; 4324 <__cxa_finalize@plt+0x1fd8>
    3d50:	mov	r0, #3
    3d54:	ldr	r2, [pc, #1484]	; 4328 <__cxa_finalize@plt+0x1fdc>
    3d58:	add	lr, pc, lr
    3d5c:	add	ip, pc, ip
    3d60:	movw	r3, #727	; 0x2d7
    3d64:	add	r2, pc, r2
    3d68:	str	lr, [sp]
    3d6c:	str	ip, [sp, #4]
    3d70:	bl	19ed0 <__cxa_finalize@plt+0x17b84>
    3d74:	mov	r5, r0
    3d78:	mov	r7, #0
    3d7c:	b	379c <__cxa_finalize@plt+0x1450>
    3d80:	bl	1a650 <__cxa_finalize@plt+0x18304>
    3d84:	cmp	r0, #2
    3d88:	ble	3518 <__cxa_finalize@plt+0x11cc>
    3d8c:	ldr	r2, [pc, #1432]	; 432c <__cxa_finalize@plt+0x1fe0>
    3d90:	mov	r0, #3
    3d94:	ldr	ip, [pc, #1428]	; 4330 <__cxa_finalize@plt+0x1fe4>
    3d98:	mov	r1, #0
    3d9c:	add	r2, pc, r2
    3da0:	str	r2, [sp, #4]
    3da4:	ldr	r2, [pc, #1416]	; 4334 <__cxa_finalize@plt+0x1fe8>
    3da8:	add	ip, pc, ip
    3dac:	str	r5, [sp, #8]
    3db0:	mov	r3, #227	; 0xe3
    3db4:	str	ip, [sp]
    3db8:	add	r2, pc, r2
    3dbc:	bl	19ed0 <__cxa_finalize@plt+0x17b84>
    3dc0:	b	3518 <__cxa_finalize@plt+0x11cc>
    3dc4:	ldr	lr, [pc, #1388]	; 4338 <__cxa_finalize@plt+0x1fec>
    3dc8:	mov	r0, #4
    3dcc:	ldr	ip, [pc, #1384]	; 433c <__cxa_finalize@plt+0x1ff0>
    3dd0:	mov	r1, #0
    3dd4:	ldr	r2, [pc, #1380]	; 4340 <__cxa_finalize@plt+0x1ff4>
    3dd8:	add	lr, pc, lr
    3ddc:	add	ip, pc, ip
    3de0:	movw	r3, #702	; 0x2be
    3de4:	add	r2, pc, r2
    3de8:	str	lr, [sp]
    3dec:	str	ip, [sp, #4]
    3df0:	bl	19ed0 <__cxa_finalize@plt+0x17b84>
    3df4:	b	3850 <__cxa_finalize@plt+0x1504>
    3df8:	ldr	r3, [pc, #1348]	; 4344 <__cxa_finalize@plt+0x1ff8>
    3dfc:	ldr	r3, [r9, r3]
    3e00:	ldr	r0, [r3]
    3e04:	b	37ec <__cxa_finalize@plt+0x14a0>
    3e08:	ldr	r2, [pc, #1336]	; 4348 <__cxa_finalize@plt+0x1ffc>
    3e0c:	mov	r1, r5
    3e10:	ldr	lr, [fp]
    3e14:	mov	r0, #3
    3e18:	add	r2, pc, r2
    3e1c:	ldr	ip, [pc, #1320]	; 434c <__cxa_finalize@plt+0x2000>
    3e20:	str	r2, [sp, #4]
    3e24:	mov	r3, #193	; 0xc1
    3e28:	ldr	r2, [pc, #1312]	; 4350 <__cxa_finalize@plt+0x2004>
    3e2c:	add	ip, pc, ip
    3e30:	str	lr, [sp, #8]
    3e34:	str	ip, [sp]
    3e38:	add	r2, pc, r2
    3e3c:	bl	19ed0 <__cxa_finalize@plt+0x17b84>
    3e40:	mov	r5, r0
    3e44:	b	33a4 <__cxa_finalize@plt+0x1058>
    3e48:	mov	r0, r7
    3e4c:	bl	160cc <__cxa_finalize@plt+0x13d80>
    3e50:	cmp	r0, #0
    3e54:	bne	3f78 <__cxa_finalize@plt+0x1c2c>
    3e58:	bl	1a650 <__cxa_finalize@plt+0x18304>
    3e5c:	cmp	r0, #2
    3e60:	ble	3798 <__cxa_finalize@plt+0x144c>
    3e64:	ldr	lr, [pc, #1256]	; 4354 <__cxa_finalize@plt+0x2008>
    3e68:	mov	r0, #3
    3e6c:	ldr	ip, [pc, #1252]	; 4358 <__cxa_finalize@plt+0x200c>
    3e70:	mov	r1, #0
    3e74:	ldr	r2, [pc, #1248]	; 435c <__cxa_finalize@plt+0x2010>
    3e78:	add	lr, pc, lr
    3e7c:	add	ip, pc, ip
    3e80:	movw	r3, #743	; 0x2e7
    3e84:	add	r2, pc, r2
    3e88:	str	lr, [sp]
    3e8c:	str	ip, [sp, #4]
    3e90:	bl	19ed0 <__cxa_finalize@plt+0x17b84>
    3e94:	b	3798 <__cxa_finalize@plt+0x144c>
    3e98:	bl	1a650 <__cxa_finalize@plt+0x18304>
    3e9c:	cmp	r0, #2
    3ea0:	bgt	3f10 <__cxa_finalize@plt+0x1bc4>
    3ea4:	mvn	r5, #24
    3ea8:	b	33ac <__cxa_finalize@plt+0x1060>
    3eac:	bl	2154 <__stack_chk_fail@plt>
    3eb0:	ldr	r0, [pc, #1192]	; 4360 <__cxa_finalize@plt+0x2014>
    3eb4:	movw	r1, #735	; 0x2df
    3eb8:	ldr	r2, [pc, #1188]	; 4364 <__cxa_finalize@plt+0x2018>
    3ebc:	add	r0, pc, r0
    3ec0:	add	r2, pc, r2
    3ec4:	bl	1a008 <__cxa_finalize@plt+0x17cbc>
    3ec8:	mov	r5, r0
    3ecc:	b	379c <__cxa_finalize@plt+0x1450>
    3ed0:	ldr	r0, [pc, #1168]	; 4368 <__cxa_finalize@plt+0x201c>
    3ed4:	mov	r2, #160	; 0xa0
    3ed8:	ldr	r1, [pc, #1164]	; 436c <__cxa_finalize@plt+0x2020>
    3edc:	ldr	r3, [pc, #1164]	; 4370 <__cxa_finalize@plt+0x2024>
    3ee0:	add	r0, pc, r0
    3ee4:	add	r1, pc, r1
    3ee8:	add	r3, pc, r3
    3eec:	bl	19c9c <__cxa_finalize@plt+0x17950>
    3ef0:	ldr	r0, [pc, #1148]	; 4374 <__cxa_finalize@plt+0x2028>
    3ef4:	mov	r2, #161	; 0xa1
    3ef8:	ldr	r1, [pc, #1144]	; 4378 <__cxa_finalize@plt+0x202c>
    3efc:	ldr	r3, [pc, #1144]	; 437c <__cxa_finalize@plt+0x2030>
    3f00:	add	r0, pc, r0
    3f04:	add	r1, pc, r1
    3f08:	add	r3, pc, r3
    3f0c:	bl	19c9c <__cxa_finalize@plt+0x17950>
    3f10:	ldr	lr, [pc, #1128]	; 4380 <__cxa_finalize@plt+0x2034>
    3f14:	mov	r0, #3
    3f18:	ldr	ip, [pc, #1124]	; 4384 <__cxa_finalize@plt+0x2038>
    3f1c:	mov	r1, #0
    3f20:	ldr	r2, [pc, #1120]	; 4388 <__cxa_finalize@plt+0x203c>
    3f24:	add	lr, pc, lr
    3f28:	add	ip, pc, ip
    3f2c:	mov	r3, #692	; 0x2b4
    3f30:	add	r2, pc, r2
    3f34:	str	lr, [sp]
    3f38:	str	ip, [sp, #4]
    3f3c:	bl	19ed0 <__cxa_finalize@plt+0x17b84>
    3f40:	b	3ea4 <__cxa_finalize@plt+0x1b58>
    3f44:	ldr	lr, [pc, #1088]	; 438c <__cxa_finalize@plt+0x2040>
    3f48:	mov	r0, #5
    3f4c:	ldr	ip, [pc, #1084]	; 4390 <__cxa_finalize@plt+0x2044>
    3f50:	mov	r1, #0
    3f54:	ldr	r2, [pc, #1080]	; 4394 <__cxa_finalize@plt+0x2048>
    3f58:	add	lr, pc, lr
    3f5c:	add	ip, pc, ip
    3f60:	mov	r3, #560	; 0x230
    3f64:	add	r2, pc, r2
    3f68:	str	lr, [sp]
    3f6c:	str	ip, [sp, #4]
    3f70:	bl	19ed0 <__cxa_finalize@plt+0x17b84>
    3f74:	b	3c4c <__cxa_finalize@plt+0x1900>
    3f78:	mov	r0, r6
    3f7c:	mvn	r1, #0
    3f80:	add	r2, sp, #56	; 0x38
    3f84:	add	r3, sp, #47	; 0x2f
    3f88:	bl	5378 <__cxa_finalize@plt+0x302c>
    3f8c:	subs	r5, r0, #0
    3f90:	blt	3fdc <__cxa_finalize@plt+0x1c90>
    3f94:	bl	2238 <fork@plt>
    3f98:	subs	r3, r0, #0
    3f9c:	blt	40a8 <__cxa_finalize@plt+0x1d5c>
    3fa0:	bne	4064 <__cxa_finalize@plt+0x1d18>
    3fa4:	ldr	r0, [pc, #1004]	; 4398 <__cxa_finalize@plt+0x204c>
    3fa8:	mov	r2, r7
    3fac:	str	r3, [sp]
    3fb0:	add	r0, pc, r0
    3fb4:	ldr	r3, [sp, #56]	; 0x38
    3fb8:	mov	r1, r0
    3fbc:	bl	1eb4 <execlp@plt>
    3fc0:	bl	2334 <__errno_location@plt>
    3fc4:	ldr	r5, [r0]
    3fc8:	bl	1a650 <__cxa_finalize@plt+0x18304>
    3fcc:	cmp	r0, #2
    3fd0:	bgt	4104 <__cxa_finalize@plt+0x1db8>
    3fd4:	mov	r0, #1
    3fd8:	bl	1ef0 <_exit@plt>
    3fdc:	bl	1a650 <__cxa_finalize@plt+0x18304>
    3fe0:	cmp	r0, #2
    3fe4:	ble	379c <__cxa_finalize@plt+0x1450>
    3fe8:	ldr	lr, [pc, #940]	; 439c <__cxa_finalize@plt+0x2050>
    3fec:	mov	r1, r5
    3ff0:	ldr	ip, [pc, #936]	; 43a0 <__cxa_finalize@plt+0x2054>
    3ff4:	mov	r0, #3
    3ff8:	ldr	r2, [pc, #932]	; 43a4 <__cxa_finalize@plt+0x2058>
    3ffc:	add	lr, pc, lr
    4000:	add	ip, pc, ip
    4004:	movw	r3, #749	; 0x2ed
    4008:	add	r2, pc, r2
    400c:	str	lr, [sp]
    4010:	str	ip, [sp, #4]
    4014:	bl	19ed0 <__cxa_finalize@plt+0x17b84>
    4018:	b	3ec8 <__cxa_finalize@plt+0x1b7c>
    401c:	mov	r3, r0
    4020:	ldr	r0, [sp, #56]	; 0x38
    4024:	mov	r5, r3
    4028:	bl	1f20 <free@plt>
    402c:	mov	r0, r7
    4030:	bl	1f20 <free@plt>
    4034:	b	3690 <__cxa_finalize@plt+0x1344>
    4038:	ldr	r0, [pc, #872]	; 43a8 <__cxa_finalize@plt+0x205c>
    403c:	movw	r2, #729	; 0x2d9
    4040:	ldr	r1, [pc, #868]	; 43ac <__cxa_finalize@plt+0x2060>
    4044:	ldr	r3, [pc, #868]	; 43b0 <__cxa_finalize@plt+0x2064>
    4048:	add	r0, pc, r0
    404c:	add	r1, pc, r1
    4050:	add	r3, pc, r3
    4054:	bl	19c9c <__cxa_finalize@plt+0x17950>
    4058:	mov	r3, r0
    405c:	mov	r7, #0
    4060:	b	4020 <__cxa_finalize@plt+0x1cd4>
    4064:	add	r1, sp, #76	; 0x4c
    4068:	bl	13f1c <__cxa_finalize@plt+0x11bd0>
    406c:	subs	r5, r0, #0
    4070:	blt	413c <__cxa_finalize@plt+0x1df0>
    4074:	ldr	r3, [sp, #84]	; 0x54
    4078:	cmp	r3, #1
    407c:	ldreq	r5, [sp, #96]	; 0x60
    4080:	movne	r5, #255	; 0xff
    4084:	ldrb	r3, [sp, #47]	; 0x2f
    4088:	cmp	r3, #0
    408c:	beq	379c <__cxa_finalize@plt+0x1450>
    4090:	bl	1a650 <__cxa_finalize@plt+0x18304>
    4094:	cmp	r0, #6
    4098:	bgt	40c8 <__cxa_finalize@plt+0x1d7c>
    409c:	ldr	r0, [sp, #56]	; 0x38
    40a0:	bl	1ff8 <unlink@plt>
    40a4:	b	379c <__cxa_finalize@plt+0x1450>
    40a8:	bl	2334 <__errno_location@plt>
    40ac:	mov	r6, r0
    40b0:	ldr	r5, [r0]
    40b4:	bl	1a650 <__cxa_finalize@plt+0x18304>
    40b8:	cmp	r0, #2
    40bc:	bgt	4184 <__cxa_finalize@plt+0x1e38>
    40c0:	rsb	r5, r5, #0
    40c4:	b	4084 <__cxa_finalize@plt+0x1d38>
    40c8:	ldr	r2, [sp, #56]	; 0x38
    40cc:	mov	r0, #7
    40d0:	ldr	lr, [pc, #732]	; 43b4 <__cxa_finalize@plt+0x2068>
    40d4:	mov	r1, #0
    40d8:	ldr	ip, [pc, #728]	; 43b8 <__cxa_finalize@plt+0x206c>
    40dc:	movw	r3, #774	; 0x306
    40e0:	str	r2, [sp, #8]
    40e4:	add	lr, pc, lr
    40e8:	ldr	r2, [pc, #716]	; 43bc <__cxa_finalize@plt+0x2070>
    40ec:	add	ip, pc, ip
    40f0:	str	lr, [sp]
    40f4:	str	ip, [sp, #4]
    40f8:	add	r2, pc, r2
    40fc:	bl	19ed0 <__cxa_finalize@plt+0x17b84>
    4100:	b	409c <__cxa_finalize@plt+0x1d50>
    4104:	ldr	lr, [pc, #692]	; 43c0 <__cxa_finalize@plt+0x2074>
    4108:	mov	r1, r5
    410c:	ldr	ip, [pc, #688]	; 43c4 <__cxa_finalize@plt+0x2078>
    4110:	mov	r0, #3
    4114:	ldr	r2, [pc, #684]	; 43c8 <__cxa_finalize@plt+0x207c>
    4118:	add	lr, pc, lr
    411c:	add	ip, pc, ip
    4120:	mov	r3, #760	; 0x2f8
    4124:	add	r2, pc, r2
    4128:	str	lr, [sp]
    412c:	str	ip, [sp, #4]
    4130:	bl	19ed0 <__cxa_finalize@plt+0x17b84>
    4134:	b	3fd4 <__cxa_finalize@plt+0x1c88>
    4138:	b	4058 <__cxa_finalize@plt+0x1d0c>
    413c:	bl	2334 <__errno_location@plt>
    4140:	ldr	r6, [r0]
    4144:	bl	1a650 <__cxa_finalize@plt+0x18304>
    4148:	cmp	r0, #2
    414c:	ble	4084 <__cxa_finalize@plt+0x1d38>
    4150:	ldr	lr, [pc, #628]	; 43cc <__cxa_finalize@plt+0x2080>
    4154:	mov	r1, r6
    4158:	ldr	ip, [pc, #624]	; 43d0 <__cxa_finalize@plt+0x2084>
    415c:	mov	r0, #3
    4160:	ldr	r2, [pc, #620]	; 43d4 <__cxa_finalize@plt+0x2088>
    4164:	add	lr, pc, lr
    4168:	add	ip, pc, ip
    416c:	movw	r3, #766	; 0x2fe
    4170:	add	r2, pc, r2
    4174:	str	lr, [sp]
    4178:	str	ip, [sp, #4]
    417c:	bl	19ed0 <__cxa_finalize@plt+0x17b84>
    4180:	b	4084 <__cxa_finalize@plt+0x1d38>
    4184:	ldr	lr, [pc, #588]	; 43d8 <__cxa_finalize@plt+0x208c>
    4188:	mov	r1, r5
    418c:	ldr	ip, [pc, #584]	; 43dc <__cxa_finalize@plt+0x2090>
    4190:	mov	r0, #3
    4194:	ldr	r2, [pc, #580]	; 43e0 <__cxa_finalize@plt+0x2094>
    4198:	add	lr, pc, lr
    419c:	add	ip, pc, ip
    41a0:	movw	r3, #753	; 0x2f1
    41a4:	add	r2, pc, r2
    41a8:	str	lr, [sp]
    41ac:	str	ip, [sp, #4]
    41b0:	bl	19ed0 <__cxa_finalize@plt+0x17b84>
    41b4:	ldr	r5, [r6]
    41b8:	b	40c0 <__cxa_finalize@plt+0x1d74>
    41bc:	andeq	r0, r3, ip, lsr #23
    41c0:	andeq	r0, r0, ip, asr #4
    41c4:	ldrdeq	fp, [r1], -ip
    41c8:	andeq	r9, r1, r0, lsl r7
    41cc:	ldrdeq	r0, [r3], -r4
    41d0:	andeq	r0, r3, r4, asr #27
    41d4:			; <UNDEFINED> instruction: 0x00030db4
    41d8:			; <UNDEFINED> instruction: 0x00030db0
    41dc:	andeq	r9, r1, r8, ror sl
    41e0:	andeq	r0, r3, r8, lsr #27
    41e4:	andeq	r9, r1, r0, lsr #21
    41e8:	andeq	r0, r3, r4, lsr #15
    41ec:	andeq	r9, r1, r4, lsl sl
    41f0:	muleq	r1, r4, pc	; <UNPREDICTABLE>
    41f4:	andeq	r8, r1, r8, lsr #30
    41f8:	andeq	r0, r0, r4, ror #4
    41fc:	muleq	r3, r8, ip
    4200:	andeq	r0, r3, ip, lsl ip
    4204:	andeq	r8, r1, ip, lsl #29
    4208:	andeq	r8, r1, ip, ror lr
    420c:	andeq	r0, r0, r0, asr #4
    4210:	andeq	r9, r1, r0, lsr #18
    4214:	andeq	r0, r3, ip, asr #22
    4218:	andeq	r0, r3, ip, lsl #23
    421c:	andeq	r0, r3, ip, lsr #22
    4220:	andeq	r9, r1, r0, lsr fp
    4224:	andeq	r9, r1, ip, lsl #17
    4228:	ldrdeq	r8, [r1], -r0
    422c:	ldrdeq	r0, [r3], -r0	; <UNPREDICTABLE>
    4230:	andeq	r9, r1, r8, lsr #14
    4234:	andeq	r9, r1, r4, lsr #14
    4238:	andeq	r0, r3, ip, lsr #21
    423c:	andeq	r0, r3, r0, lsl sl
    4240:	andeq	r0, r3, ip, asr #19
    4244:	andeq	r0, r0, r4, asr r2
    4248:	andeq	r9, r1, r8, ror #6
    424c:	andeq	r8, r1, ip, asr #24
    4250:	muleq	r1, r4, r7
    4254:	andeq	r8, r1, r0, ror #24
    4258:	andeq	r0, r0, ip, asr r2
    425c:	andeq	r8, r1, r8, ror ip
    4260:	ldrdeq	r9, [r1], -r4
    4264:	andeq	r9, r1, r4, lsl r9
    4268:	andeq	r9, r1, ip, lsr #15
    426c:	andeq	r8, r1, r0, asr fp
    4270:	andeq	r0, r3, ip, ror r8
    4274:	andeq	r0, r3, r4, asr #16
    4278:	andeq	r0, r3, ip, ror #15
    427c:	andeq	r0, r3, r4, asr #15
    4280:	andeq	r9, r1, r4, asr r7
    4284:	andeq	r9, r1, r4, lsl r4
    4288:	strdeq	r8, [r1], -r4
    428c:	andeq	r9, r1, r4, lsl r7
    4290:	andeq	r9, r1, r0, lsl r4
    4294:			; <UNDEFINED> instruction: 0x000189b4
    4298:	andeq	r8, r1, r4, ror r9
    429c:	andeq	r9, r1, r4, lsl r0
    42a0:	andeq	r8, r1, r4, ror r9
    42a4:	andeq	r9, r1, ip, lsl #9
    42a8:	andeq	r8, r1, r8, lsl r9
    42ac:	andeq	r8, r1, r8, lsr #18
    42b0:	andeq	r8, r1, r0, lsl r9
    42b4:	andeq	r8, r1, r0, lsl #18
    42b8:	strdeq	r8, [r1], -r8	; <UNPREDICTABLE>
    42bc:	andeq	r9, r1, ip, asr r6
    42c0:	strdeq	r9, [r1], -r8
    42c4:	ldrdeq	r8, [r1], -r4
    42c8:	andeq	r9, r1, ip, lsr r6
    42cc:	andeq	r9, r1, ip, lsr #7
    42d0:	andeq	sl, r1, r0, lsr #27
    42d4:	andeq	r8, r1, r8, lsr #28
    42d8:	andeq	r9, r1, r0, ror #9
    42dc:	andeq	r9, r1, r8, ror #4
    42e0:	andeq	r8, r1, r8, ror #14
    42e4:	andeq	r9, r1, r4, ror #3
    42e8:	andeq	r0, r3, r4, asr r4
    42ec:	andeq	r9, r1, r4, lsl r4
    42f0:	andeq	r8, r1, r4, lsl r7
    42f4:	muleq	r1, r4, r4
    42f8:	andeq	r8, r1, ip, lsr sp
    42fc:	andeq	r0, r3, ip, lsl r4
    4300:	andeq	r0, r3, ip, ror #6
    4304:			; <UNDEFINED> instruction: 0x000303b0
    4308:	andeq	r8, r1, ip, ror ip
    430c:	andeq	r8, r1, ip, lsr #11
    4310:	muleq	r1, ip, r1
    4314:	andeq	r8, r1, r4, ror #11
    4318:			; <UNDEFINED> instruction: 0x0001cabc
    431c:	andeq	r0, r3, ip, asr #5
    4320:	andeq	r9, r1, r8, lsr r3
    4324:	andeq	r9, r1, r8, ror r1
    4328:	andeq	r8, r1, r4, ror r5
    432c:	ldrdeq	r8, [r1], -ip
    4330:	andeq	r9, r1, r4, lsl #5
    4334:	andeq	r8, r1, r0, lsr #10
    4338:			; <UNDEFINED> instruction: 0x000184bc
    433c:	andeq	r9, r1, ip, asr #1
    4340:	strdeq	r8, [r1], -r4
    4344:	andeq	r0, r0, r0, ror #4
    4348:	andeq	r8, r1, r0, lsl #30
    434c:	andeq	r9, r1, r0, lsl #4
    4350:	andeq	r8, r1, r0, lsr #9
    4354:	andeq	r9, r1, r8, lsl r2
    4358:	andeq	r9, r1, r8, asr #1
    435c:	andeq	r8, r1, r4, asr r4
    4360:	andeq	r8, r1, ip, lsl r4
    4364:	ldrdeq	r9, [r1], -r0
    4368:	andeq	r8, r1, ip, lsr #21
    436c:	strdeq	r8, [r1], -r4
    4370:	andeq	r8, r1, r8, lsl #7
    4374:	muleq	r1, r8, sl
    4378:	ldrdeq	r8, [r1], -r4
    437c:	andeq	r8, r1, r8, ror #6
    4380:	andeq	r8, r1, r0, ror r3
    4384:	andeq	r8, r1, r0, asr #30
    4388:	andeq	r8, r1, r8, lsr #7
    438c:	andeq	r9, r1, r0, ror #1
    4390:	strdeq	r8, [r1], -r8	; <UNPREDICTABLE>
    4394:	andeq	r8, r1, r4, ror r3
    4398:	andeq	r8, r1, r8, ror #31
    439c:	muleq	r1, r4, r0
    43a0:	andeq	r8, r1, r4, ror #30
    43a4:	ldrdeq	r8, [r1], -r0
    43a8:			; <UNDEFINED> instruction: 0x00018eb8
    43ac:	andeq	r8, r1, ip, lsl #5
    43b0:	andeq	r8, r1, r8, lsl r2
    43b4:	andeq	r8, r1, ip, lsr #31
    43b8:	andeq	r8, r1, r0, lsl #15
    43bc:	andeq	r8, r1, r0, ror #3
    43c0:	andeq	r8, r1, r8, ror pc
    43c4:	andeq	r8, r1, r0, lsl #29
    43c8:			; <UNDEFINED> instruction: 0x000181b4
    43cc:	andeq	r8, r1, ip, lsr #30
    43d0:	andeq	r8, r1, r0, asr lr
    43d4:	andeq	r8, r1, r8, ror #2
    43d8:	strdeq	r8, [r1], -r8	; <UNPREDICTABLE>
    43dc:	andeq	r8, r1, r4, ror #27
    43e0:	andeq	r8, r1, r4, lsr r1
    43e4:	andeq	pc, r2, r8, lsr #24
    43e8:	andeq	r7, r1, r0, lsl #30
    43ec:	muleq	r1, r4, lr
    43f0:	andeq	r7, r1, r0, asr #28
    43f4:	andeq	r7, r1, r0, ror #29
    43f8:	andeq	r7, r1, r4, ror lr
    43fc:	andeq	r7, r1, r0, lsl #28
    4400:			; <UNDEFINED> instruction: 0x00017eb4
    4404:	andeq	r7, r1, r8, asr #28
    4408:	ldrdeq	r8, [r1], -r0
    440c:	andeq	r8, r1, r0, asr #18
    4410:	andeq	r7, r1, ip, lsr #27
    4414:			; <UNDEFINED> instruction: 0x00017dbc
    4418:	ldr	r3, [pc, #-60]	; 43e4 <__cxa_finalize@plt+0x2098>
    441c:	add	r3, pc, r3
    4420:	ldr	r3, [r3]
    4424:	cmp	r3, #0
    4428:	bne	3850 <__cxa_finalize@plt+0x1504>
    442c:	b	3c40 <__cxa_finalize@plt+0x18f4>
    4430:	ldr	r0, [pc, #-80]	; 43e8 <__cxa_finalize@plt+0x209c>
    4434:	movw	r2, #542	; 0x21e
    4438:	ldr	r1, [pc, #-84]	; 43ec <__cxa_finalize@plt+0x20a0>
    443c:	ldr	r3, [pc, #-84]	; 43f0 <__cxa_finalize@plt+0x20a4>
    4440:	add	r0, pc, r0
    4444:	add	r1, pc, r1
    4448:	add	r3, pc, r3
    444c:	bl	19c9c <__cxa_finalize@plt+0x17950>
    4450:	ldr	r0, [pc, #-100]	; 43f4 <__cxa_finalize@plt+0x20a8>
    4454:	mov	r2, #716	; 0x2cc
    4458:	ldr	r1, [pc, #-104]	; 43f8 <__cxa_finalize@plt+0x20ac>
    445c:	ldr	r3, [pc, #-104]	; 43fc <__cxa_finalize@plt+0x20b0>
    4460:	add	r0, pc, r0
    4464:	add	r1, pc, r1
    4468:	add	r3, pc, r3
    446c:	bl	19c9c <__cxa_finalize@plt+0x17950>
    4470:	mov	r5, r0
    4474:	b	402c <__cxa_finalize@plt+0x1ce0>
    4478:	b	4058 <__cxa_finalize@plt+0x1d0c>
    447c:	ldr	r0, [pc, #-132]	; 4400 <__cxa_finalize@plt+0x20b4>
    4480:	movw	r2, #683	; 0x2ab
    4484:	ldr	r1, [pc, #-136]	; 4404 <__cxa_finalize@plt+0x20b8>
    4488:	ldr	r3, [pc, #-136]	; 4408 <__cxa_finalize@plt+0x20bc>
    448c:	add	r0, pc, r0
    4490:	add	r1, pc, r1
    4494:	add	r3, pc, r3
    4498:	bl	19c9c <__cxa_finalize@plt+0x17950>
    449c:	cmp	r4, #0
    44a0:	mov	r5, r0
    44a4:	bne	3690 <__cxa_finalize@plt+0x1344>
    44a8:	b	3698 <__cxa_finalize@plt+0x134c>
    44ac:	mov	r5, r0
    44b0:	b	3698 <__cxa_finalize@plt+0x134c>
    44b4:	b	44ac <__cxa_finalize@plt+0x2160>
    44b8:	mov	r5, r0
    44bc:	mov	r7, #0
    44c0:	b	402c <__cxa_finalize@plt+0x1ce0>
    44c4:	ldr	r0, [sp, #48]	; 0x30
    44c8:	bl	9bbc <__cxa_finalize@plt+0x7870>
    44cc:	mov	r6, r0
    44d0:	bl	1a650 <__cxa_finalize@plt+0x18304>
    44d4:	cmp	r0, #6
    44d8:	bgt	44f0 <__cxa_finalize@plt+0x21a4>
    44dc:	mov	r0, r6
    44e0:	bl	1f20 <free@plt>
    44e4:	b	35e4 <__cxa_finalize@plt+0x1298>
    44e8:	b	44b8 <__cxa_finalize@plt+0x216c>
    44ec:	b	4058 <__cxa_finalize@plt+0x1d0c>
    44f0:	ldr	r2, [pc, #-236]	; 440c <__cxa_finalize@plt+0x20c0>
    44f4:	mov	r0, #7
    44f8:	ldr	ip, [pc, #-240]	; 4410 <__cxa_finalize@plt+0x20c4>
    44fc:	mov	r1, #0
    4500:	add	r2, pc, r2
    4504:	str	r2, [sp, #4]
    4508:	ldr	r2, [pc, #-252]	; 4414 <__cxa_finalize@plt+0x20c8>
    450c:	add	ip, pc, ip
    4510:	str	r6, [sp, #8]
    4514:	movw	r3, #829	; 0x33d
    4518:	str	ip, [sp]
    451c:	add	r2, pc, r2
    4520:	bl	19ed0 <__cxa_finalize@plt+0x17b84>
    4524:	b	44dc <__cxa_finalize@plt+0x2190>
    4528:	mov	r5, r0
    452c:	mov	r0, r6
    4530:	bl	1f20 <free@plt>
    4534:	b	3690 <__cxa_finalize@plt+0x1344>
    4538:	mov	r5, r0
    453c:	mov	r6, #0
    4540:	b	452c <__cxa_finalize@plt+0x21e0>
    4544:	b	4058 <__cxa_finalize@plt+0x1d0c>
    4548:	b	4058 <__cxa_finalize@plt+0x1d0c>
    454c:	b	4058 <__cxa_finalize@plt+0x1d0c>
    4550:	b	4058 <__cxa_finalize@plt+0x1d0c>
    4554:	mov	fp, #0
    4558:	mov	lr, #0
    455c:	pop	{r1}		; (ldr r1, [sp], #4)
    4560:	mov	r2, sp
    4564:	push	{r2}		; (str r2, [sp, #-4]!)
    4568:	push	{r0}		; (str r0, [sp, #-4]!)
    456c:	ldr	sl, [pc, #40]	; 459c <__cxa_finalize@plt+0x2250>
    4570:	add	r3, pc, #36	; 0x24
    4574:	add	sl, sl, r3
    4578:	ldr	ip, [pc, #32]	; 45a0 <__cxa_finalize@plt+0x2254>
    457c:	ldr	ip, [sl, ip]
    4580:	push	{ip}		; (str ip, [sp, #-4]!)
    4584:	ldr	r3, [pc, #24]	; 45a4 <__cxa_finalize@plt+0x2258>
    4588:	ldr	r3, [sl, r3]
    458c:	ldr	r0, [pc, #20]	; 45a8 <__cxa_finalize@plt+0x225c>
    4590:	ldr	r0, [sl, r0]
    4594:	bl	1dac <__libc_start_main@plt>
    4598:	bl	1d1c <abort@plt>
    459c:	strdeq	pc, [r2], -r0
    45a0:	andeq	r0, r0, r0, lsr r2
    45a4:	andeq	r0, r0, r8, asr #4
    45a8:	andeq	r0, r0, ip, ror #4
    45ac:	ldr	r3, [pc, #20]	; 45c8 <__cxa_finalize@plt+0x227c>
    45b0:	ldr	r2, [pc, #20]	; 45cc <__cxa_finalize@plt+0x2280>
    45b4:	add	r3, pc, r3
    45b8:	ldr	r2, [r3, r2]
    45bc:	cmp	r2, #0
    45c0:	bxeq	lr
    45c4:	b	1ddc <__gmon_start__@plt>
    45c8:	ldrdeq	pc, [r2], -r0
    45cc:	andeq	r0, r0, r4, lsr r2
    45d0:	ldr	r2, [pc, #60]	; 4614 <__cxa_finalize@plt+0x22c8>
    45d4:	ldr	r0, [pc, #60]	; 4618 <__cxa_finalize@plt+0x22cc>
    45d8:	add	r2, pc, r2
    45dc:	add	r0, pc, r0
    45e0:	add	r2, r2, #3
    45e4:	rsb	r2, r0, r2
    45e8:	push	{r3, lr}
    45ec:	cmp	r2, #6
    45f0:	ldr	r3, [pc, #36]	; 461c <__cxa_finalize@plt+0x22d0>
    45f4:	add	r3, pc, r3
    45f8:	popls	{r3, pc}
    45fc:	ldr	r2, [pc, #28]	; 4620 <__cxa_finalize@plt+0x22d4>
    4600:	ldr	r3, [r3, r2]
    4604:	cmp	r3, #0
    4608:	popeq	{r3, pc}
    460c:	blx	r3
    4610:	pop	{r3, pc}
    4614:	andeq	pc, r2, r8, ror #20
    4618:	andeq	pc, r2, r4, ror #20
    461c:	muleq	r2, r0, r7
    4620:	andeq	r0, r0, ip, lsr r2
    4624:	push	{r3, lr}
    4628:	ldr	r0, [pc, #64]	; 4670 <__cxa_finalize@plt+0x2324>
    462c:	ldr	r3, [pc, #64]	; 4674 <__cxa_finalize@plt+0x2328>
    4630:	add	r0, pc, r0
    4634:	ldr	r2, [pc, #60]	; 4678 <__cxa_finalize@plt+0x232c>
    4638:	add	r3, pc, r3
    463c:	rsb	r3, r0, r3
    4640:	add	r2, pc, r2
    4644:	asr	r3, r3, #2
    4648:	add	r3, r3, r3, lsr #31
    464c:	asrs	r3, r3, #1
    4650:	popeq	{r3, pc}
    4654:	ldr	r1, [pc, #32]	; 467c <__cxa_finalize@plt+0x2330>
    4658:	ldr	r2, [r2, r1]
    465c:	cmp	r2, #0
    4660:	popeq	{r3, pc}
    4664:	mov	r1, r3
    4668:	blx	r2
    466c:	pop	{r3, pc}
    4670:	andeq	pc, r2, r0, lsl sl	; <UNPREDICTABLE>
    4674:	andeq	pc, r2, r8, lsl #20
    4678:	andeq	pc, r2, r4, asr #14
    467c:	andeq	r0, r0, r4, asr #4
    4680:	ldr	r2, [pc, #76]	; 46d4 <__cxa_finalize@plt+0x2388>
    4684:	push	{r3, lr}
    4688:	add	r2, pc, r2
    468c:	ldr	r3, [pc, #68]	; 46d8 <__cxa_finalize@plt+0x238c>
    4690:	ldrb	r2, [r2]
    4694:	add	r3, pc, r3
    4698:	cmp	r2, #0
    469c:	popne	{r3, pc}
    46a0:	ldr	r2, [pc, #52]	; 46dc <__cxa_finalize@plt+0x2390>
    46a4:	ldr	r3, [r3, r2]
    46a8:	cmp	r3, #0
    46ac:	beq	46bc <__cxa_finalize@plt+0x2370>
    46b0:	ldr	r0, [pc, #40]	; 46e0 <__cxa_finalize@plt+0x2394>
    46b4:	add	r0, pc, r0
    46b8:	bl	234c <__cxa_finalize@plt>
    46bc:	bl	45d0 <__cxa_finalize@plt+0x2284>
    46c0:	ldr	r3, [pc, #28]	; 46e4 <__cxa_finalize@plt+0x2398>
    46c4:	mov	r2, #1
    46c8:	add	r3, pc, r3
    46cc:	strb	r2, [r3]
    46d0:	pop	{r3, pc}
    46d4:			; <UNDEFINED> instruction: 0x0002f9b8
    46d8:	strdeq	pc, [r2], -r0
    46dc:	andeq	r0, r0, r8, ror #4
    46e0:	andeq	pc, r2, r4, asr r5	; <UNPREDICTABLE>
    46e4:	andeq	pc, r2, r8, ror r9	; <UNPREDICTABLE>
    46e8:	ldr	r0, [pc, #52]	; 4724 <__cxa_finalize@plt+0x23d8>
    46ec:	push	{r3, lr}
    46f0:	add	r0, pc, r0
    46f4:	ldr	r3, [pc, #44]	; 4728 <__cxa_finalize@plt+0x23dc>
    46f8:	ldr	r2, [r0]
    46fc:	add	r3, pc, r3
    4700:	cmp	r2, #0
    4704:	beq	471c <__cxa_finalize@plt+0x23d0>
    4708:	ldr	r2, [pc, #28]	; 472c <__cxa_finalize@plt+0x23e0>
    470c:	ldr	r3, [r3, r2]
    4710:	cmp	r3, #0
    4714:	beq	471c <__cxa_finalize@plt+0x23d0>
    4718:	blx	r3
    471c:	pop	{r3, lr}
    4720:	b	4624 <__cxa_finalize@plt+0x22d8>
    4724:	andeq	pc, r2, r8, ror r3	; <UNPREDICTABLE>
    4728:	andeq	pc, r2, r8, lsl #13
    472c:	andeq	r0, r0, r8, lsr r2
    4730:	push	{r4, r5, lr}
    4734:	sub	sp, sp, #12
    4738:	mov	r5, r0
    473c:	bl	9cdc <__cxa_finalize@plt+0x7990>
    4740:	subs	r4, r0, #0
    4744:	beq	4758 <__cxa_finalize@plt+0x240c>
    4748:	blt	47b4 <__cxa_finalize@plt+0x2468>
    474c:	mov	r0, r4
    4750:	add	sp, sp, #12
    4754:	pop	{r4, r5, pc}
    4758:	mov	r0, r5
    475c:	bl	9c40 <__cxa_finalize@plt+0x78f4>
    4760:	subs	r4, r0, #0
    4764:	blt	47b4 <__cxa_finalize@plt+0x2468>
    4768:	bne	474c <__cxa_finalize@plt+0x2400>
    476c:	bl	1a650 <__cxa_finalize@plt+0x18304>
    4770:	cmp	r0, #2
    4774:	mvnle	r0, #2
    4778:	ble	4750 <__cxa_finalize@plt+0x2404>
    477c:	ldr	lr, [pc, #112]	; 47f4 <__cxa_finalize@plt+0x24a8>
    4780:	mov	r1, r4
    4784:	ldr	ip, [pc, #108]	; 47f8 <__cxa_finalize@plt+0x24ac>
    4788:	mov	r0, #3
    478c:	ldr	r2, [pc, #104]	; 47fc <__cxa_finalize@plt+0x24b0>
    4790:	add	lr, pc, lr
    4794:	add	ip, pc, ip
    4798:	movw	r3, #521	; 0x209
    479c:	add	r2, pc, r2
    47a0:	str	lr, [sp]
    47a4:	str	ip, [sp, #4]
    47a8:	bl	19ed0 <__cxa_finalize@plt+0x17b84>
    47ac:	mvn	r0, #2
    47b0:	b	4750 <__cxa_finalize@plt+0x2404>
    47b4:	bl	1a650 <__cxa_finalize@plt+0x18304>
    47b8:	cmp	r0, #2
    47bc:	ble	474c <__cxa_finalize@plt+0x2400>
    47c0:	ldr	lr, [pc, #56]	; 4800 <__cxa_finalize@plt+0x24b4>
    47c4:	mov	r1, r4
    47c8:	ldr	ip, [pc, #52]	; 4804 <__cxa_finalize@plt+0x24b8>
    47cc:	movw	r3, #519	; 0x207
    47d0:	ldr	r2, [pc, #48]	; 4808 <__cxa_finalize@plt+0x24bc>
    47d4:	add	lr, pc, lr
    47d8:	add	ip, pc, ip
    47dc:	str	lr, [sp]
    47e0:	add	r2, pc, r2
    47e4:	str	ip, [sp, #4]
    47e8:	mov	r0, #3
    47ec:	bl	19ed0 <__cxa_finalize@plt+0x17b84>
    47f0:	b	4750 <__cxa_finalize@plt+0x2404>
    47f4:	andeq	r8, r1, ip, ror #17
    47f8:	andeq	r7, r1, r0, lsl #23
    47fc:	andeq	r7, r1, ip, lsr fp
    4800:	andeq	r8, r1, r8, lsr #17
    4804:	andeq	r7, r1, ip, lsl fp
    4808:	strdeq	r7, [r1], -r8
    480c:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
    4810:	mov	r8, r0
    4814:	mov	r0, r2
    4818:	mov	r7, r1
    481c:	mov	r5, r2
    4820:	mov	r9, r3
    4824:	bl	1fe0 <strlen@plt>
    4828:	add	r6, r0, #1
    482c:	mov	r4, r0
    4830:	cmp	r6, r7
    4834:	bhi	485c <__cxa_finalize@plt+0x2510>
    4838:	mov	r1, r5
    483c:	mov	r0, r8
    4840:	mov	r2, r4
    4844:	bl	1d7c <memcmp@plt>
    4848:	cmp	r0, #0
    484c:	bne	485c <__cxa_finalize@plt+0x2510>
    4850:	ldrb	r3, [r8, r4]
    4854:	cmp	r3, #61	; 0x3d
    4858:	beq	4864 <__cxa_finalize@plt+0x2518>
    485c:	mov	r0, #0
    4860:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
    4864:	add	r0, r8, r6
    4868:	rsb	r1, r6, r7
    486c:	bl	1ea8 <__strndup@plt>
    4870:	subs	r4, r0, #0
    4874:	beq	4888 <__cxa_finalize@plt+0x253c>
    4878:	ldr	r0, [r9]
    487c:	bl	1f20 <free@plt>
    4880:	str	r4, [r9]
    4884:	b	485c <__cxa_finalize@plt+0x2510>
    4888:	ldr	r0, [pc, #20]	; 48a4 <__cxa_finalize@plt+0x2558>
    488c:	mov	r1, #268	; 0x10c
    4890:	ldr	r2, [pc, #16]	; 48a8 <__cxa_finalize@plt+0x255c>
    4894:	add	r0, pc, r0
    4898:	add	r2, pc, r2
    489c:	pop	{r3, r4, r5, r6, r7, r8, r9, lr}
    48a0:	b	1a008 <__cxa_finalize@plt+0x17cbc>
    48a4:	andeq	r7, r1, r4, asr #20
    48a8:	andeq	r7, r1, r4, lsl sl
    48ac:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    48b0:	sub	sp, sp, #244	; 0xf4
    48b4:	ldr	r3, [pc, #2480]	; 526c <__cxa_finalize@plt+0x2f20>
    48b8:	cmp	r0, #0
    48bc:	str	r0, [sp, #20]
    48c0:	mov	r6, r1
    48c4:	add	r3, pc, r3
    48c8:	ldr	r0, [pc, #2464]	; 5270 <__cxa_finalize@plt+0x2f24>
    48cc:	str	r2, [sp, #28]
    48d0:	mov	r2, r3
    48d4:	mov	r3, #0
    48d8:	ldr	r0, [r2, r0]
    48dc:	str	r3, [sp, #36]	; 0x24
    48e0:	str	r3, [sp, #40]	; 0x28
    48e4:	ldr	r2, [r0]
    48e8:	str	r0, [sp, #24]
    48ec:	str	r3, [sp, #44]	; 0x2c
    48f0:	str	r3, [sp, #48]	; 0x30
    48f4:	str	r2, [sp, #236]	; 0xec
    48f8:	str	r3, [sp, #52]	; 0x34
    48fc:	str	r3, [sp, #56]	; 0x38
    4900:	str	r3, [sp, #60]	; 0x3c
    4904:	str	r3, [sp, #64]	; 0x40
    4908:	str	r3, [sp, #68]	; 0x44
    490c:	str	r3, [sp, #72]	; 0x48
    4910:	str	r3, [sp, #76]	; 0x4c
    4914:	str	r3, [sp, #80]	; 0x50
    4918:	str	r3, [sp, #84]	; 0x54
    491c:	str	r3, [sp, #88]	; 0x58
    4920:	str	r3, [sp, #92]	; 0x5c
    4924:	str	r3, [sp, #96]	; 0x60
    4928:	str	r3, [sp, #100]	; 0x64
    492c:	str	r3, [sp, #104]	; 0x68
    4930:	str	r3, [sp, #108]	; 0x6c
    4934:	beq	523c <__cxa_finalize@plt+0x2ef0>
    4938:	cmp	r6, #0
    493c:	beq	521c <__cxa_finalize@plt+0x2ed0>
    4940:	mov	r0, r6
    4944:	bl	a828 <__cxa_finalize@plt+0x84dc>
    4948:	ldr	r3, [pc, #2340]	; 5274 <__cxa_finalize@plt+0x2f28>
    494c:	add	r4, sp, #112	; 0x70
    4950:	ldr	r7, [pc, #2336]	; 5278 <__cxa_finalize@plt+0x2f2c>
    4954:	add	r5, sp, #116	; 0x74
    4958:	ldr	r8, [pc, #2332]	; 527c <__cxa_finalize@plt+0x2f30>
    495c:	add	r3, pc, r3
    4960:	ldr	r9, [pc, #2328]	; 5280 <__cxa_finalize@plt+0x2f34>
    4964:	add	r7, pc, r7
    4968:	ldr	sl, [pc, #2324]	; 5284 <__cxa_finalize@plt+0x2f38>
    496c:	add	r8, pc, r8
    4970:	ldr	fp, [pc, #2320]	; 5288 <__cxa_finalize@plt+0x2f3c>
    4974:	add	r9, pc, r9
    4978:	str	r3, [sp, #16]
    497c:	add	sl, pc, sl
    4980:	add	fp, pc, fp
    4984:	b	4b38 <__cxa_finalize@plt+0x27ec>
    4988:	ldr	r0, [sp, #112]	; 0x70
    498c:	add	r3, sp, #36	; 0x24
    4990:	ldr	r2, [sp, #16]
    4994:	ldr	r1, [sp, #116]	; 0x74
    4998:	bl	480c <__cxa_finalize@plt+0x24c0>
    499c:	ldr	r0, [sp, #112]	; 0x70
    49a0:	mov	r2, r7
    49a4:	ldr	r1, [sp, #116]	; 0x74
    49a8:	add	r3, sp, #40	; 0x28
    49ac:	bl	480c <__cxa_finalize@plt+0x24c0>
    49b0:	ldr	r0, [sp, #112]	; 0x70
    49b4:	mov	r2, r8
    49b8:	ldr	r1, [sp, #116]	; 0x74
    49bc:	add	r3, sp, #44	; 0x2c
    49c0:	bl	480c <__cxa_finalize@plt+0x24c0>
    49c4:	ldr	r0, [sp, #112]	; 0x70
    49c8:	mov	r2, r9
    49cc:	ldr	r1, [sp, #116]	; 0x74
    49d0:	add	r3, sp, #48	; 0x30
    49d4:	bl	480c <__cxa_finalize@plt+0x24c0>
    49d8:	ldr	r0, [sp, #112]	; 0x70
    49dc:	mov	r2, sl
    49e0:	ldr	r1, [sp, #116]	; 0x74
    49e4:	add	r3, sp, #52	; 0x34
    49e8:	bl	480c <__cxa_finalize@plt+0x24c0>
    49ec:	ldr	r0, [sp, #112]	; 0x70
    49f0:	mov	r2, fp
    49f4:	ldr	r1, [sp, #116]	; 0x74
    49f8:	add	r3, sp, #56	; 0x38
    49fc:	bl	480c <__cxa_finalize@plt+0x24c0>
    4a00:	ldr	r2, [pc, #2180]	; 528c <__cxa_finalize@plt+0x2f40>
    4a04:	add	r3, sp, #60	; 0x3c
    4a08:	ldr	r0, [sp, #112]	; 0x70
    4a0c:	ldr	r1, [sp, #116]	; 0x74
    4a10:	add	r2, pc, r2
    4a14:	bl	480c <__cxa_finalize@plt+0x24c0>
    4a18:	ldr	r2, [pc, #2160]	; 5290 <__cxa_finalize@plt+0x2f44>
    4a1c:	add	r3, sp, #64	; 0x40
    4a20:	ldr	r0, [sp, #112]	; 0x70
    4a24:	ldr	r1, [sp, #116]	; 0x74
    4a28:	add	r2, pc, r2
    4a2c:	bl	480c <__cxa_finalize@plt+0x24c0>
    4a30:	ldr	r2, [pc, #2140]	; 5294 <__cxa_finalize@plt+0x2f48>
    4a34:	add	r3, sp, #68	; 0x44
    4a38:	ldr	r0, [sp, #112]	; 0x70
    4a3c:	ldr	r1, [sp, #116]	; 0x74
    4a40:	add	r2, pc, r2
    4a44:	bl	480c <__cxa_finalize@plt+0x24c0>
    4a48:	ldr	r2, [pc, #2120]	; 5298 <__cxa_finalize@plt+0x2f4c>
    4a4c:	add	r3, sp, #72	; 0x48
    4a50:	ldr	r0, [sp, #112]	; 0x70
    4a54:	ldr	r1, [sp, #116]	; 0x74
    4a58:	add	r2, pc, r2
    4a5c:	bl	480c <__cxa_finalize@plt+0x24c0>
    4a60:	ldr	r2, [pc, #2100]	; 529c <__cxa_finalize@plt+0x2f50>
    4a64:	add	r3, sp, #96	; 0x60
    4a68:	ldr	r0, [sp, #112]	; 0x70
    4a6c:	ldr	r1, [sp, #116]	; 0x74
    4a70:	add	r2, pc, r2
    4a74:	bl	480c <__cxa_finalize@plt+0x24c0>
    4a78:	ldr	r2, [pc, #2080]	; 52a0 <__cxa_finalize@plt+0x2f54>
    4a7c:	add	r3, sp, #88	; 0x58
    4a80:	ldr	r0, [sp, #112]	; 0x70
    4a84:	ldr	r1, [sp, #116]	; 0x74
    4a88:	add	r2, pc, r2
    4a8c:	bl	480c <__cxa_finalize@plt+0x24c0>
    4a90:	ldr	r2, [pc, #2060]	; 52a4 <__cxa_finalize@plt+0x2f58>
    4a94:	add	r3, sp, #92	; 0x5c
    4a98:	ldr	r0, [sp, #112]	; 0x70
    4a9c:	ldr	r1, [sp, #116]	; 0x74
    4aa0:	add	r2, pc, r2
    4aa4:	bl	480c <__cxa_finalize@plt+0x24c0>
    4aa8:	ldr	r2, [pc, #2040]	; 52a8 <__cxa_finalize@plt+0x2f5c>
    4aac:	add	r3, sp, #104	; 0x68
    4ab0:	ldr	r0, [sp, #112]	; 0x70
    4ab4:	ldr	r1, [sp, #116]	; 0x74
    4ab8:	add	r2, pc, r2
    4abc:	bl	480c <__cxa_finalize@plt+0x24c0>
    4ac0:	ldr	r2, [pc, #2020]	; 52ac <__cxa_finalize@plt+0x2f60>
    4ac4:	add	r3, sp, #108	; 0x6c
    4ac8:	ldr	r0, [sp, #112]	; 0x70
    4acc:	ldr	r1, [sp, #116]	; 0x74
    4ad0:	add	r2, pc, r2
    4ad4:	bl	480c <__cxa_finalize@plt+0x24c0>
    4ad8:	ldr	r2, [pc, #2000]	; 52b0 <__cxa_finalize@plt+0x2f64>
    4adc:	add	r3, sp, #76	; 0x4c
    4ae0:	ldr	r0, [sp, #112]	; 0x70
    4ae4:	ldr	r1, [sp, #116]	; 0x74
    4ae8:	add	r2, pc, r2
    4aec:	bl	480c <__cxa_finalize@plt+0x24c0>
    4af0:	ldr	r2, [pc, #1980]	; 52b4 <__cxa_finalize@plt+0x2f68>
    4af4:	add	r3, sp, #80	; 0x50
    4af8:	ldr	r0, [sp, #112]	; 0x70
    4afc:	ldr	r1, [sp, #116]	; 0x74
    4b00:	add	r2, pc, r2
    4b04:	bl	480c <__cxa_finalize@plt+0x24c0>
    4b08:	ldr	r2, [pc, #1960]	; 52b8 <__cxa_finalize@plt+0x2f6c>
    4b0c:	add	r3, sp, #84	; 0x54
    4b10:	ldr	r0, [sp, #112]	; 0x70
    4b14:	ldr	r1, [sp, #116]	; 0x74
    4b18:	add	r2, pc, r2
    4b1c:	bl	480c <__cxa_finalize@plt+0x24c0>
    4b20:	ldr	r2, [pc, #1940]	; 52bc <__cxa_finalize@plt+0x2f70>
    4b24:	add	r3, sp, #100	; 0x64
    4b28:	ldr	r0, [sp, #112]	; 0x70
    4b2c:	ldr	r1, [sp, #116]	; 0x74
    4b30:	add	r2, pc, r2
    4b34:	bl	480c <__cxa_finalize@plt+0x24c0>
    4b38:	mov	r0, r6
    4b3c:	mov	r1, r4
    4b40:	mov	r2, r5
    4b44:	bl	a5f8 <__cxa_finalize@plt+0x82ac>
    4b48:	cmp	r0, #0
    4b4c:	bgt	4988 <__cxa_finalize@plt+0x263c>
    4b50:	ldr	r1, [sp, #28]
    4b54:	cmp	r1, #0
    4b58:	bne	503c <__cxa_finalize@plt+0x2cf0>
    4b5c:	ldr	r3, [sp, #56]	; 0x38
    4b60:	cmp	r3, #0
    4b64:	beq	5054 <__cxa_finalize@plt+0x2d08>
    4b68:	bl	15dd4 <__cxa_finalize@plt+0x13a88>
    4b6c:	ldr	r5, [pc, #1868]	; 52c0 <__cxa_finalize@plt+0x2f74>
    4b70:	cmp	r0, #0
    4b74:	add	r5, pc, r5
    4b78:	beq	4ffc <__cxa_finalize@plt+0x2cb0>
    4b7c:	ldr	r2, [sp, #36]	; 0x24
    4b80:	ldr	r4, [pc, #1852]	; 52c4 <__cxa_finalize@plt+0x2f78>
    4b84:	cmp	r2, #0
    4b88:	add	r4, pc, r4
    4b8c:	movne	r4, r2
    4b90:	bl	15dd4 <__cxa_finalize@plt+0x13a88>
    4b94:	ldr	r2, [pc, #1836]	; 52c8 <__cxa_finalize@plt+0x2f7c>
    4b98:	cmp	r0, #0
    4b9c:	add	r2, pc, r2
    4ba0:	beq	4ff0 <__cxa_finalize@plt+0x2ca4>
    4ba4:	ldr	ip, [sp, #56]	; 0x38
    4ba8:	mov	r3, r5
    4bac:	str	r2, [sp, #4]
    4bb0:	mov	r1, #1
    4bb4:	ldr	r2, [pc, #1808]	; 52cc <__cxa_finalize@plt+0x2f80>
    4bb8:	str	r4, [sp]
    4bbc:	ldr	r0, [sp, #20]
    4bc0:	add	r2, pc, r2
    4bc4:	str	ip, [sp, #8]
    4bc8:	bl	2178 <__fprintf_chk@plt>
    4bcc:	ldr	r0, [sp, #40]	; 0x28
    4bd0:	cmp	r0, #0
    4bd4:	beq	4c18 <__cxa_finalize@plt+0x28cc>
    4bd8:	add	r1, sp, #120	; 0x78
    4bdc:	bl	1355c <__cxa_finalize@plt+0x11210>
    4be0:	cmp	r0, #0
    4be4:	blt	50d8 <__cxa_finalize@plt+0x2d8c>
    4be8:	ldr	r0, [sp, #120]	; 0x78
    4bec:	bl	143f0 <__cxa_finalize@plt+0x120a4>
    4bf0:	ldr	r2, [pc, #1752]	; 52d0 <__cxa_finalize@plt+0x2f84>
    4bf4:	mov	r4, r0
    4bf8:	ldr	r3, [sp, #40]	; 0x28
    4bfc:	mov	r1, #1
    4c00:	ldr	r0, [sp, #20]
    4c04:	add	r2, pc, r2
    4c08:	str	r4, [sp]
    4c0c:	bl	2178 <__fprintf_chk@plt>
    4c10:	mov	r0, r4
    4c14:	bl	1f20 <free@plt>
    4c18:	ldr	r0, [sp, #44]	; 0x2c
    4c1c:	cmp	r0, #0
    4c20:	beq	4c64 <__cxa_finalize@plt+0x2918>
    4c24:	add	r1, sp, #120	; 0x78
    4c28:	bl	1355c <__cxa_finalize@plt+0x11210>
    4c2c:	cmp	r0, #0
    4c30:	blt	50f4 <__cxa_finalize@plt+0x2da8>
    4c34:	ldr	r0, [sp, #120]	; 0x78
    4c38:	bl	144bc <__cxa_finalize@plt+0x12170>
    4c3c:	ldr	r2, [pc, #1680]	; 52d4 <__cxa_finalize@plt+0x2f88>
    4c40:	mov	r4, r0
    4c44:	ldr	r3, [sp, #44]	; 0x2c
    4c48:	mov	r1, #1
    4c4c:	ldr	r0, [sp, #20]
    4c50:	add	r2, pc, r2
    4c54:	str	r4, [sp]
    4c58:	bl	2178 <__fprintf_chk@plt>
    4c5c:	mov	r0, r4
    4c60:	bl	1f20 <free@plt>
    4c64:	ldr	r0, [sp, #48]	; 0x30
    4c68:	cmp	r0, #0
    4c6c:	beq	4ca8 <__cxa_finalize@plt+0x295c>
    4c70:	add	r1, sp, #120	; 0x78
    4c74:	bl	1364c <__cxa_finalize@plt+0x11300>
    4c78:	cmp	r0, #0
    4c7c:	blt	512c <__cxa_finalize@plt+0x2de0>
    4c80:	ldr	r0, [sp, #120]	; 0x78
    4c84:	ldr	r4, [sp, #48]	; 0x30
    4c88:	bl	14794 <__cxa_finalize@plt+0x12448>
    4c8c:	ldr	r2, [pc, #1604]	; 52d8 <__cxa_finalize@plt+0x2f8c>
    4c90:	mov	r3, r4
    4c94:	str	r0, [sp]
    4c98:	mov	r1, #1
    4c9c:	ldr	r0, [sp, #20]
    4ca0:	add	r2, pc, r2
    4ca4:	bl	2178 <__fprintf_chk@plt>
    4ca8:	ldr	r0, [sp, #104]	; 0x68
    4cac:	cmp	r0, #0
    4cb0:	beq	4d04 <__cxa_finalize@plt+0x29b8>
    4cb4:	add	r1, sp, #120	; 0x78
    4cb8:	bl	1376c <__cxa_finalize@plt+0x11420>
    4cbc:	cmp	r0, #0
    4cc0:	blt	5110 <__cxa_finalize@plt+0x2dc4>
    4cc4:	add	r0, sp, #128	; 0x80
    4cc8:	mov	r1, #42	; 0x2a
    4ccc:	ldrd	r2, [sp, #120]	; 0x78
    4cd0:	bl	1680c <__cxa_finalize@plt+0x144c0>
    4cd4:	mov	r4, r0
    4cd8:	mov	r1, #64	; 0x40
    4cdc:	add	r0, sp, #172	; 0xac
    4ce0:	ldrd	r2, [sp, #120]	; 0x78
    4ce4:	bl	16828 <__cxa_finalize@plt+0x144dc>
    4ce8:	ldr	r2, [pc, #1516]	; 52dc <__cxa_finalize@plt+0x2f90>
    4cec:	mov	r3, r4
    4cf0:	str	r0, [sp]
    4cf4:	mov	r1, #1
    4cf8:	ldr	r0, [sp, #20]
    4cfc:	add	r2, pc, r2
    4d00:	bl	2178 <__fprintf_chk@plt>
    4d04:	ldr	r3, [sp, #60]	; 0x3c
    4d08:	cmp	r3, #0
    4d0c:	beq	4d24 <__cxa_finalize@plt+0x29d8>
    4d10:	ldr	r2, [pc, #1480]	; 52e0 <__cxa_finalize@plt+0x2f94>
    4d14:	mov	r1, #1
    4d18:	ldr	r0, [sp, #20]
    4d1c:	add	r2, pc, r2
    4d20:	bl	2178 <__fprintf_chk@plt>
    4d24:	ldr	r3, [sp, #52]	; 0x34
    4d28:	cmp	r3, #0
    4d2c:	beq	4d7c <__cxa_finalize@plt+0x2a30>
    4d30:	bl	15dd4 <__cxa_finalize@plt+0x13a88>
    4d34:	ldr	r4, [pc, #1448]	; 52e4 <__cxa_finalize@plt+0x2f98>
    4d38:	cmp	r0, #0
    4d3c:	add	r4, pc, r4
    4d40:	beq	5014 <__cxa_finalize@plt+0x2cc8>
    4d44:	ldr	r5, [sp, #52]	; 0x34
    4d48:	bl	15dd4 <__cxa_finalize@plt+0x13a88>
    4d4c:	ldr	r2, [pc, #1428]	; 52e8 <__cxa_finalize@plt+0x2f9c>
    4d50:	cmp	r0, #0
    4d54:	add	r2, pc, r2
    4d58:	beq	5008 <__cxa_finalize@plt+0x2cbc>
    4d5c:	str	r2, [sp, #4]
    4d60:	mov	r3, r4
    4d64:	ldr	r2, [pc, #1408]	; 52ec <__cxa_finalize@plt+0x2fa0>
    4d68:	mov	r1, #1
    4d6c:	str	r5, [sp]
    4d70:	ldr	r0, [sp, #20]
    4d74:	add	r2, pc, r2
    4d78:	bl	2178 <__fprintf_chk@plt>
    4d7c:	ldr	r3, [sp, #92]	; 0x5c
    4d80:	cmp	r3, #0
    4d84:	beq	4d9c <__cxa_finalize@plt+0x2a50>
    4d88:	ldr	r2, [pc, #1376]	; 52f0 <__cxa_finalize@plt+0x2fa4>
    4d8c:	mov	r1, #1
    4d90:	ldr	r0, [sp, #20]
    4d94:	add	r2, pc, r2
    4d98:	bl	2178 <__fprintf_chk@plt>
    4d9c:	ldr	r3, [sp, #64]	; 0x40
    4da0:	cmp	r3, #0
    4da4:	beq	4dbc <__cxa_finalize@plt+0x2a70>
    4da8:	ldr	r2, [pc, #1348]	; 52f4 <__cxa_finalize@plt+0x2fa8>
    4dac:	mov	r1, #1
    4db0:	ldr	r0, [sp, #20]
    4db4:	add	r2, pc, r2
    4db8:	bl	2178 <__fprintf_chk@plt>
    4dbc:	ldr	r3, [sp, #68]	; 0x44
    4dc0:	cmp	r3, #0
    4dc4:	beq	4de0 <__cxa_finalize@plt+0x2a94>
    4dc8:	ldr	r2, [pc, #1320]	; 52f8 <__cxa_finalize@plt+0x2fac>
    4dcc:	mov	r1, #1
    4dd0:	ldr	r0, [sp, #20]
    4dd4:	add	r2, pc, r2
    4dd8:	ldr	r3, [sp, #64]	; 0x40
    4ddc:	bl	2178 <__fprintf_chk@plt>
    4de0:	ldr	r3, [sp, #88]	; 0x58
    4de4:	cmp	r3, #0
    4de8:	beq	4e00 <__cxa_finalize@plt+0x2ab4>
    4dec:	ldr	r2, [pc, #1288]	; 52fc <__cxa_finalize@plt+0x2fb0>
    4df0:	mov	r1, #1
    4df4:	ldr	r0, [sp, #20]
    4df8:	add	r2, pc, r2
    4dfc:	bl	2178 <__fprintf_chk@plt>
    4e00:	ldr	r3, [sp, #72]	; 0x48
    4e04:	cmp	r3, #0
    4e08:	beq	4e20 <__cxa_finalize@plt+0x2ad4>
    4e0c:	ldr	r2, [pc, #1260]	; 5300 <__cxa_finalize@plt+0x2fb4>
    4e10:	mov	r1, #1
    4e14:	ldr	r0, [sp, #20]
    4e18:	add	r2, pc, r2
    4e1c:	bl	2178 <__fprintf_chk@plt>
    4e20:	ldr	r0, [sp, #96]	; 0x60
    4e24:	cmp	r0, #0
    4e28:	beq	4e6c <__cxa_finalize@plt+0x2b20>
    4e2c:	add	r1, sp, #120	; 0x78
    4e30:	bl	1355c <__cxa_finalize@plt+0x11210>
    4e34:	cmp	r0, #0
    4e38:	blt	50bc <__cxa_finalize@plt+0x2d70>
    4e3c:	ldr	r0, [sp, #120]	; 0x78
    4e40:	bl	143f0 <__cxa_finalize@plt+0x120a4>
    4e44:	ldr	r2, [pc, #1208]	; 5304 <__cxa_finalize@plt+0x2fb8>
    4e48:	mov	r4, r0
    4e4c:	ldr	r3, [sp, #96]	; 0x60
    4e50:	mov	r1, #1
    4e54:	ldr	r0, [sp, #20]
    4e58:	add	r2, pc, r2
    4e5c:	str	r4, [sp]
    4e60:	bl	2178 <__fprintf_chk@plt>
    4e64:	mov	r0, r4
    4e68:	bl	1f20 <free@plt>
    4e6c:	ldr	r3, [sp, #76]	; 0x4c
    4e70:	cmp	r3, #0
    4e74:	beq	4e8c <__cxa_finalize@plt+0x2b40>
    4e78:	ldr	r2, [pc, #1160]	; 5308 <__cxa_finalize@plt+0x2fbc>
    4e7c:	mov	r1, #1
    4e80:	ldr	r0, [sp, #20]
    4e84:	add	r2, pc, r2
    4e88:	bl	2178 <__fprintf_chk@plt>
    4e8c:	ldr	r3, [sp, #80]	; 0x50
    4e90:	cmp	r3, #0
    4e94:	beq	4eac <__cxa_finalize@plt+0x2b60>
    4e98:	ldr	r2, [pc, #1132]	; 530c <__cxa_finalize@plt+0x2fc0>
    4e9c:	mov	r1, #1
    4ea0:	ldr	r0, [sp, #20]
    4ea4:	add	r2, pc, r2
    4ea8:	bl	2178 <__fprintf_chk@plt>
    4eac:	ldr	r3, [sp, #84]	; 0x54
    4eb0:	cmp	r3, #0
    4eb4:	beq	4ecc <__cxa_finalize@plt+0x2b80>
    4eb8:	ldr	r2, [pc, #1104]	; 5310 <__cxa_finalize@plt+0x2fc4>
    4ebc:	mov	r1, #1
    4ec0:	ldr	r0, [sp, #20]
    4ec4:	add	r2, pc, r2
    4ec8:	bl	2178 <__fprintf_chk@plt>
    4ecc:	ldr	r0, [sp, #108]	; 0x6c
    4ed0:	cmp	r0, #0
    4ed4:	beq	4ee8 <__cxa_finalize@plt+0x2b9c>
    4ed8:	mov	r1, #0
    4edc:	bl	1f68 <access@plt>
    4ee0:	cmp	r0, #0
    4ee4:	beq	5020 <__cxa_finalize@plt+0x2cd4>
    4ee8:	ldr	r0, [sp, #100]	; 0x64
    4eec:	cmp	r0, #0
    4ef0:	beq	4f38 <__cxa_finalize@plt+0x2bec>
    4ef4:	ldr	r1, [pc, #1048]	; 5314 <__cxa_finalize@plt+0x2fc8>
    4ef8:	ldr	r2, [pc, #1048]	; 5318 <__cxa_finalize@plt+0x2fcc>
    4efc:	add	r1, pc, r1
    4f00:	add	r2, pc, r2
    4f04:	bl	14dfc <__cxa_finalize@plt+0x12ab0>
    4f08:	subs	r4, r0, #0
    4f0c:	ldreq	r0, [sp, #100]	; 0x64
    4f10:	movne	r0, r4
    4f14:	bl	13994 <__cxa_finalize@plt+0x11648>
    4f18:	ldr	r2, [pc, #1020]	; 531c <__cxa_finalize@plt+0x2fd0>
    4f1c:	mov	r3, r0
    4f20:	mov	r1, #1
    4f24:	ldr	r0, [sp, #20]
    4f28:	add	r2, pc, r2
    4f2c:	bl	2178 <__fprintf_chk@plt>
    4f30:	mov	r0, r4
    4f34:	bl	1f20 <free@plt>
    4f38:	ldr	r0, [sp, #108]	; 0x6c
    4f3c:	bl	1f20 <free@plt>
    4f40:	ldr	r0, [sp, #104]	; 0x68
    4f44:	bl	1f20 <free@plt>
    4f48:	ldr	r0, [sp, #100]	; 0x64
    4f4c:	bl	1f20 <free@plt>
    4f50:	ldr	r0, [sp, #96]	; 0x60
    4f54:	bl	1f20 <free@plt>
    4f58:	ldr	r0, [sp, #92]	; 0x5c
    4f5c:	bl	1f20 <free@plt>
    4f60:	ldr	r0, [sp, #88]	; 0x58
    4f64:	bl	1f20 <free@plt>
    4f68:	ldr	r0, [sp, #84]	; 0x54
    4f6c:	bl	1f20 <free@plt>
    4f70:	ldr	r0, [sp, #80]	; 0x50
    4f74:	bl	1f20 <free@plt>
    4f78:	ldr	r0, [sp, #76]	; 0x4c
    4f7c:	bl	1f20 <free@plt>
    4f80:	ldr	r0, [sp, #72]	; 0x48
    4f84:	bl	1f20 <free@plt>
    4f88:	ldr	r0, [sp, #68]	; 0x44
    4f8c:	bl	1f20 <free@plt>
    4f90:	ldr	r0, [sp, #64]	; 0x40
    4f94:	bl	1f20 <free@plt>
    4f98:	ldr	r0, [sp, #60]	; 0x3c
    4f9c:	bl	1f20 <free@plt>
    4fa0:	ldr	r0, [sp, #56]	; 0x38
    4fa4:	bl	1f20 <free@plt>
    4fa8:	ldr	r0, [sp, #52]	; 0x34
    4fac:	bl	1f20 <free@plt>
    4fb0:	ldr	r0, [sp, #48]	; 0x30
    4fb4:	bl	1f20 <free@plt>
    4fb8:	ldr	r0, [sp, #44]	; 0x2c
    4fbc:	bl	1f20 <free@plt>
    4fc0:	ldr	r0, [sp, #40]	; 0x28
    4fc4:	bl	1f20 <free@plt>
    4fc8:	ldr	r0, [sp, #36]	; 0x24
    4fcc:	bl	1f20 <free@plt>
    4fd0:	ldr	r1, [sp, #24]
    4fd4:	ldr	r2, [sp, #236]	; 0xec
    4fd8:	mov	r0, #0
    4fdc:	ldr	r3, [r1]
    4fe0:	cmp	r2, r3
    4fe4:	bne	5264 <__cxa_finalize@plt+0x2f18>
    4fe8:	add	sp, sp, #244	; 0xf4
    4fec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    4ff0:	ldr	r2, [pc, #808]	; 5320 <__cxa_finalize@plt+0x2fd4>
    4ff4:	add	r2, pc, r2
    4ff8:	b	4ba4 <__cxa_finalize@plt+0x2858>
    4ffc:	ldr	r5, [pc, #800]	; 5324 <__cxa_finalize@plt+0x2fd8>
    5000:	add	r5, pc, r5
    5004:	b	4b7c <__cxa_finalize@plt+0x2830>
    5008:	ldr	r2, [pc, #792]	; 5328 <__cxa_finalize@plt+0x2fdc>
    500c:	add	r2, pc, r2
    5010:	b	4d5c <__cxa_finalize@plt+0x2a10>
    5014:	ldr	r4, [pc, #784]	; 532c <__cxa_finalize@plt+0x2fe0>
    5018:	add	r4, pc, r4
    501c:	b	4d44 <__cxa_finalize@plt+0x29f8>
    5020:	ldr	r2, [pc, #776]	; 5330 <__cxa_finalize@plt+0x2fe4>
    5024:	mov	r1, #1
    5028:	ldr	r0, [sp, #20]
    502c:	add	r2, pc, r2
    5030:	ldr	r3, [sp, #108]	; 0x6c
    5034:	bl	2178 <__fprintf_chk@plt>
    5038:	b	4ee8 <__cxa_finalize@plt+0x2b9c>
    503c:	mov	r0, #10
    5040:	ldr	r1, [sp, #20]
    5044:	bl	219c <fputc@plt>
    5048:	ldr	r3, [sp, #56]	; 0x38
    504c:	cmp	r3, #0
    5050:	bne	4b68 <__cxa_finalize@plt+0x281c>
    5054:	bl	15dd4 <__cxa_finalize@plt+0x13a88>
    5058:	ldr	r5, [pc, #724]	; 5334 <__cxa_finalize@plt+0x2fe8>
    505c:	cmp	r0, #0
    5060:	add	r5, pc, r5
    5064:	ldreq	r5, [pc, #716]	; 5338 <__cxa_finalize@plt+0x2fec>
    5068:	addeq	r5, pc, r5
    506c:	ldr	r2, [sp, #36]	; 0x24
    5070:	ldr	r4, [pc, #708]	; 533c <__cxa_finalize@plt+0x2ff0>
    5074:	cmp	r2, #0
    5078:	add	r4, pc, r4
    507c:	movne	r4, r2
    5080:	bl	15dd4 <__cxa_finalize@plt+0x13a88>
    5084:	ldr	r2, [pc, #692]	; 5340 <__cxa_finalize@plt+0x2ff4>
    5088:	cmp	r0, #0
    508c:	add	r2, pc, r2
    5090:	ldreq	r2, [pc, #684]	; 5344 <__cxa_finalize@plt+0x2ff8>
    5094:	addeq	r2, pc, r2
    5098:	str	r2, [sp, #4]
    509c:	mov	r3, r5
    50a0:	ldr	r2, [pc, #672]	; 5348 <__cxa_finalize@plt+0x2ffc>
    50a4:	mov	r1, #1
    50a8:	str	r4, [sp]
    50ac:	ldr	r0, [sp, #20]
    50b0:	add	r2, pc, r2
    50b4:	bl	2178 <__fprintf_chk@plt>
    50b8:	b	4bcc <__cxa_finalize@plt+0x2880>
    50bc:	ldr	r2, [pc, #648]	; 534c <__cxa_finalize@plt+0x3000>
    50c0:	mov	r1, #1
    50c4:	ldr	r0, [sp, #20]
    50c8:	add	r2, pc, r2
    50cc:	ldr	r3, [sp, #96]	; 0x60
    50d0:	bl	2178 <__fprintf_chk@plt>
    50d4:	b	4e6c <__cxa_finalize@plt+0x2b20>
    50d8:	ldr	r2, [pc, #624]	; 5350 <__cxa_finalize@plt+0x3004>
    50dc:	mov	r1, #1
    50e0:	ldr	r0, [sp, #20]
    50e4:	add	r2, pc, r2
    50e8:	ldr	r3, [sp, #40]	; 0x28
    50ec:	bl	2178 <__fprintf_chk@plt>
    50f0:	b	4c18 <__cxa_finalize@plt+0x28cc>
    50f4:	ldr	r2, [pc, #600]	; 5354 <__cxa_finalize@plt+0x3008>
    50f8:	mov	r1, #1
    50fc:	ldr	r0, [sp, #20]
    5100:	add	r2, pc, r2
    5104:	ldr	r3, [sp, #44]	; 0x2c
    5108:	bl	2178 <__fprintf_chk@plt>
    510c:	b	4c64 <__cxa_finalize@plt+0x2918>
    5110:	ldr	r2, [pc, #576]	; 5358 <__cxa_finalize@plt+0x300c>
    5114:	mov	r1, #1
    5118:	ldr	r0, [sp, #20]
    511c:	add	r2, pc, r2
    5120:	ldr	r3, [sp, #104]	; 0x68
    5124:	bl	2178 <__fprintf_chk@plt>
    5128:	b	4d04 <__cxa_finalize@plt+0x29b8>
    512c:	ldr	r2, [pc, #552]	; 535c <__cxa_finalize@plt+0x3010>
    5130:	mov	r1, #1
    5134:	ldr	r0, [sp, #20]
    5138:	add	r2, pc, r2
    513c:	ldr	r3, [sp, #48]	; 0x30
    5140:	bl	2178 <__fprintf_chk@plt>
    5144:	b	4ca8 <__cxa_finalize@plt+0x295c>
    5148:	mov	r4, r0
    514c:	ldr	r0, [sp, #108]	; 0x6c
    5150:	bl	1f20 <free@plt>
    5154:	ldr	r0, [sp, #104]	; 0x68
    5158:	bl	1f20 <free@plt>
    515c:	ldr	r0, [sp, #100]	; 0x64
    5160:	bl	1f20 <free@plt>
    5164:	ldr	r0, [sp, #96]	; 0x60
    5168:	bl	1f20 <free@plt>
    516c:	ldr	r0, [sp, #92]	; 0x5c
    5170:	bl	1f20 <free@plt>
    5174:	ldr	r0, [sp, #88]	; 0x58
    5178:	bl	1f20 <free@plt>
    517c:	ldr	r0, [sp, #84]	; 0x54
    5180:	bl	1f20 <free@plt>
    5184:	ldr	r0, [sp, #80]	; 0x50
    5188:	bl	1f20 <free@plt>
    518c:	ldr	r0, [sp, #76]	; 0x4c
    5190:	bl	1f20 <free@plt>
    5194:	ldr	r0, [sp, #72]	; 0x48
    5198:	bl	1f20 <free@plt>
    519c:	ldr	r0, [sp, #68]	; 0x44
    51a0:	bl	1f20 <free@plt>
    51a4:	ldr	r0, [sp, #64]	; 0x40
    51a8:	bl	1f20 <free@plt>
    51ac:	ldr	r0, [sp, #60]	; 0x3c
    51b0:	bl	1f20 <free@plt>
    51b4:	ldr	r0, [sp, #56]	; 0x38
    51b8:	bl	1f20 <free@plt>
    51bc:	ldr	r0, [sp, #52]	; 0x34
    51c0:	bl	1f20 <free@plt>
    51c4:	ldr	r0, [sp, #48]	; 0x30
    51c8:	bl	1f20 <free@plt>
    51cc:	ldr	r0, [sp, #44]	; 0x2c
    51d0:	bl	1f20 <free@plt>
    51d4:	ldr	r0, [sp, #40]	; 0x28
    51d8:	bl	1f20 <free@plt>
    51dc:	ldr	r0, [sp, #36]	; 0x24
    51e0:	bl	1f20 <free@plt>
    51e4:	mov	r0, r4
    51e8:	bl	22d4 <_Unwind_Resume@plt>
    51ec:	mov	r3, r0
    51f0:	mov	r0, r4
    51f4:	mov	r4, r3
    51f8:	bl	1f20 <free@plt>
    51fc:	b	514c <__cxa_finalize@plt+0x2e00>
    5200:	mov	r3, r0
    5204:	mov	r4, #0
    5208:	b	51f0 <__cxa_finalize@plt+0x2ea4>
    520c:	b	5200 <__cxa_finalize@plt+0x2eb4>
    5210:	b	5148 <__cxa_finalize@plt+0x2dfc>
    5214:	b	51ec <__cxa_finalize@plt+0x2ea0>
    5218:	b	5200 <__cxa_finalize@plt+0x2eb4>
    521c:	ldr	r0, [pc, #316]	; 5360 <__cxa_finalize@plt+0x3014>
    5220:	movw	r2, #366	; 0x16e
    5224:	ldr	r1, [pc, #312]	; 5364 <__cxa_finalize@plt+0x3018>
    5228:	ldr	r3, [pc, #312]	; 5368 <__cxa_finalize@plt+0x301c>
    522c:	add	r0, pc, r0
    5230:	add	r1, pc, r1
    5234:	add	r3, pc, r3
    5238:	bl	19c9c <__cxa_finalize@plt+0x17950>
    523c:	ldr	r0, [pc, #296]	; 536c <__cxa_finalize@plt+0x3020>
    5240:	movw	r2, #365	; 0x16d
    5244:	ldr	r1, [pc, #292]	; 5370 <__cxa_finalize@plt+0x3024>
    5248:	ldr	r3, [pc, #292]	; 5374 <__cxa_finalize@plt+0x3028>
    524c:	add	r0, pc, r0
    5250:	add	r1, pc, r1
    5254:	add	r3, pc, r3
    5258:	bl	19c9c <__cxa_finalize@plt+0x17950>
    525c:	b	5200 <__cxa_finalize@plt+0x2eb4>
    5260:	b	51ec <__cxa_finalize@plt+0x2ea0>
    5264:	bl	2154 <__stack_chk_fail@plt>
    5268:	b	51ec <__cxa_finalize@plt+0x2ea0>
    526c:	andeq	pc, r2, r0, asr #9
    5270:	andeq	r0, r0, ip, asr #4
    5274:	andeq	r7, r1, r8, ror #19
    5278:	strdeq	r7, [r1], -r0
    527c:	strdeq	r7, [r1], -r8
    5280:	andeq	r7, r1, r0, lsl #20
    5284:	andeq	r7, r1, r8, lsl #20
    5288:	andeq	r7, r1, r4, lsl sl
    528c:	muleq	r1, r4, r9
    5290:	muleq	r1, r0, r9
    5294:	andeq	r7, r1, r8, lsl #19
    5298:	andeq	r7, r1, r4, lsl #19
    529c:	andeq	r7, r1, r0, lsl #19
    52a0:	andeq	r7, r1, ip, ror r9
    52a4:	andeq	r7, r1, r4, ror r9
    52a8:	andeq	r7, r1, ip, ror #18
    52ac:	andeq	r7, r1, r8, ror #18
    52b0:	andeq	r7, r1, r4, ror #18
    52b4:	andeq	r7, r1, r8, asr r9
    52b8:	andeq	r7, r1, ip, asr #18
    52bc:	andeq	r7, r1, r0, asr #18
    52c0:			; <UNDEFINED> instruction: 0x000177b0
    52c4:	andeq	r7, r1, r4, lsr #15
    52c8:	muleq	r1, r4, r7
    52cc:			; <UNDEFINED> instruction: 0x000178b8
    52d0:	andeq	r7, r1, ip, lsr #17
    52d4:	muleq	r1, r0, r8
    52d8:	andeq	r7, r1, r0, ror r8
    52dc:	andeq	r7, r1, r4, asr #16
    52e0:	andeq	r7, r1, r4, asr r8
    52e4:	andeq	r7, r1, r8, ror #11
    52e8:	ldrdeq	r7, [r1], -ip
    52ec:	andeq	r7, r1, r0, lsl r8
    52f0:	andeq	r7, r1, r8, lsl #16
    52f4:	strdeq	r7, [r1], -ip
    52f8:	strdeq	r7, [r1], -r0
    52fc:	andeq	r7, r1, r0, ror #15
    5300:	ldrdeq	r7, [r1], -r4
    5304:	andeq	r7, r1, r8, lsr #15
    5308:	andeq	r7, r1, ip, lsr #15
    530c:	andeq	r7, r1, r0, lsr #15
    5310:	muleq	r1, r4, r7
    5314:	andeq	r7, r1, r4, asr sp
    5318:	andeq	r7, r1, r0, lsl #15
    531c:	andeq	r7, r1, ip, ror #14
    5320:	ldrdeq	r9, [r1], -r4
    5324:	andeq	r9, r1, r8, asr #15
    5328:			; <UNDEFINED> instruction: 0x000197bc
    532c:			; <UNDEFINED> instruction: 0x000197b0
    5330:	andeq	r7, r1, r0, asr #12
    5334:	andeq	r7, r1, r4, asr #5
    5338:	andeq	r9, r1, r0, ror #14
    533c:			; <UNDEFINED> instruction: 0x000172b4
    5340:	andeq	r7, r1, r4, lsr #5
    5344:	andeq	r9, r1, r4, lsr r7
    5348:	andeq	r7, r1, r8, ror #7
    534c:	andeq	r7, r1, r4, asr r5
    5350:	andeq	r7, r1, r8, ror #7
    5354:	strdeq	r7, [r1], -ip
    5358:	andeq	r7, r1, r0, asr #8
    535c:	strdeq	r7, [r1], -r4
    5360:	andeq	r7, r1, r4, lsl r1
    5364:	andeq	r7, r1, r8, lsr #1
    5368:	andeq	r7, r1, ip, rrx
    536c:	andeq	r7, r1, ip, ror #1
    5370:	andeq	r7, r1, r8, lsl #1
    5374:	andeq	r7, r1, ip, asr #32
    5378:	ldr	ip, [pc, #1728]	; 5a40 <__cxa_finalize@plt+0x36f4>
    537c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    5380:	mov	r9, r1
    5384:	ldr	r1, [pc, #1720]	; 5a44 <__cxa_finalize@plt+0x36f8>
    5388:	add	ip, pc, ip
    538c:	sub	sp, sp, #44	; 0x2c
    5390:	adds	r6, r2, #0
    5394:	lsr	r5, r9, #31
    5398:	mov	fp, r3
    539c:	ldr	r1, [ip, r1]
    53a0:	mov	r3, ip
    53a4:	mov	r3, #0
    53a8:	str	r3, [sp, #28]
    53ac:	movne	r6, #1
    53b0:	cmp	r5, r6
    53b4:	ldr	r3, [r1]
    53b8:	mov	sl, r2
    53bc:	str	r1, [sp, #16]
    53c0:	str	r0, [sp, #20]
    53c4:	str	r3, [sp, #36]	; 0x24
    53c8:	bne	59c4 <__cxa_finalize@plt+0x3678>
    53cc:	cmp	fp, #0
    53d0:	moveq	r3, r6
    53d4:	eorne	r3, r6, #1
    53d8:	cmp	r3, #0
    53dc:	bne	5990 <__cxa_finalize@plt+0x3644>
    53e0:	add	r8, sp, #24
    53e4:	add	r7, sp, #32
    53e8:	ldr	r1, [pc, #1624]	; 5a48 <__cxa_finalize@plt+0x36fc>
    53ec:	mov	r2, r8
    53f0:	mov	r3, r7
    53f4:	add	r1, pc, r1
    53f8:	bl	a1b8 <__cxa_finalize@plt+0x7e6c>
    53fc:	adds	r3, r0, #2
    5400:	mov	r4, r0
    5404:	movne	r3, #1
    5408:	ands	r3, r3, r0, lsr #31
    540c:	bne	5520 <__cxa_finalize@plt+0x31d4>
    5410:	cmp	r0, #0
    5414:	beq	5710 <__cxa_finalize@plt+0x33c4>
    5418:	ldr	r0, [sp, #28]
    541c:	cmp	r0, #0
    5420:	beq	5458 <__cxa_finalize@plt+0x310c>
    5424:	mov	r1, #4
    5428:	bl	1f68 <access@plt>
    542c:	cmp	r0, #0
    5430:	blt	56a4 <__cxa_finalize@plt+0x3358>
    5434:	ldr	r4, [sp, #28]
    5438:	cmp	r4, #0
    543c:	beq	5458 <__cxa_finalize@plt+0x310c>
    5440:	ldr	r1, [pc, #1540]	; 5a4c <__cxa_finalize@plt+0x3700>
    5444:	mov	r0, r4
    5448:	add	r1, pc, r1
    544c:	bl	13120 <__cxa_finalize@plt+0x10dd4>
    5450:	cmp	r0, #0
    5454:	beq	57ac <__cxa_finalize@plt+0x3460>
    5458:	cmp	r5, #0
    545c:	mvneq	r4, #0
    5460:	bne	55c4 <__cxa_finalize@plt+0x3278>
    5464:	ldr	r1, [pc, #1508]	; 5a50 <__cxa_finalize@plt+0x3704>
    5468:	mov	r2, r8
    546c:	ldr	r0, [sp, #20]
    5470:	mov	r3, r7
    5474:	add	r1, pc, r1
    5478:	bl	a1b8 <__cxa_finalize@plt+0x7e6c>
    547c:	subs	r6, r0, #0
    5480:	bne	5560 <__cxa_finalize@plt+0x3214>
    5484:	ldr	r2, [sp, #32]
    5488:	cmp	r2, #8
    548c:	bls	59e4 <__cxa_finalize@plt+0x3698>
    5490:	ldr	r1, [sp, #24]
    5494:	sub	r2, r2, #9
    5498:	mov	r0, r4
    549c:	str	r2, [sp, #32]
    54a0:	add	r1, r1, #9
    54a4:	str	r1, [sp, #24]
    54a8:	bl	1f44 <write@plt>
    54ac:	cmp	r0, #0
    54b0:	blt	57dc <__cxa_finalize@plt+0x3490>
    54b4:	ldr	r3, [sp, #32]
    54b8:	cmp	r0, r3
    54bc:	beq	55a8 <__cxa_finalize@plt+0x325c>
    54c0:	bl	1a650 <__cxa_finalize@plt+0x18304>
    54c4:	cmp	r0, #2
    54c8:	bgt	5670 <__cxa_finalize@plt+0x3324>
    54cc:	mvn	r6, #4
    54d0:	cmp	r5, #0
    54d4:	beq	54ec <__cxa_finalize@plt+0x31a0>
    54d8:	mov	r0, r5
    54dc:	bl	1ff8 <unlink@plt>
    54e0:	bl	1a650 <__cxa_finalize@plt+0x18304>
    54e4:	cmp	r0, #6
    54e8:	bgt	572c <__cxa_finalize@plt+0x33e0>
    54ec:	mov	r0, r4
    54f0:	bl	13248 <__cxa_finalize@plt+0x10efc>
    54f4:	ldr	r4, [sp, #28]
    54f8:	mov	r0, r4
    54fc:	bl	1f20 <free@plt>
    5500:	ldr	r1, [sp, #16]
    5504:	ldr	r2, [sp, #36]	; 0x24
    5508:	mov	r0, r6
    550c:	ldr	r3, [r1]
    5510:	cmp	r2, r3
    5514:	bne	598c <__cxa_finalize@plt+0x3640>
    5518:	add	sp, sp, #44	; 0x2c
    551c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    5520:	bl	1a650 <__cxa_finalize@plt+0x18304>
    5524:	cmp	r0, #3
    5528:	ble	5418 <__cxa_finalize@plt+0x30cc>
    552c:	ldr	r3, [pc, #1312]	; 5a54 <__cxa_finalize@plt+0x3708>
    5530:	mov	r1, r4
    5534:	ldr	ip, [pc, #1308]	; 5a58 <__cxa_finalize@plt+0x370c>
    5538:	mov	r0, #4
    553c:	ldr	r2, [pc, #1304]	; 5a5c <__cxa_finalize@plt+0x3710>
    5540:	add	r3, pc, r3
    5544:	add	ip, pc, ip
    5548:	str	r3, [sp]
    554c:	add	r2, pc, r2
    5550:	movw	r3, #581	; 0x245
    5554:	str	ip, [sp, #4]
    5558:	bl	19ed0 <__cxa_finalize@plt+0x17b84>
    555c:	b	5418 <__cxa_finalize@plt+0x30cc>
    5560:	ldr	r0, [sp, #28]
    5564:	cmp	r0, #0
    5568:	beq	5764 <__cxa_finalize@plt+0x3418>
    556c:	mov	r1, #524288	; 0x80000
    5570:	bl	2088 <open64@plt>
    5574:	subs	r7, r0, #0
    5578:	blt	5624 <__cxa_finalize@plt+0x32d8>
    557c:	mov	r2, r9
    5580:	mvn	r8, #0
    5584:	mvn	r9, #0
    5588:	ldr	r0, [sp, #28]
    558c:	mov	r1, r7
    5590:	strd	r8, [sp]
    5594:	bl	116e0 <__cxa_finalize@plt+0xf394>
    5598:	subs	r6, r0, #0
    559c:	blt	57fc <__cxa_finalize@plt+0x34b0>
    55a0:	mov	r0, r7
    55a4:	bl	13248 <__cxa_finalize@plt+0x10efc>
    55a8:	cmp	r5, #0
    55ac:	moveq	r6, r5
    55b0:	strne	r5, [sl]
    55b4:	movne	r3, #1
    55b8:	movne	r6, #0
    55bc:	strbne	r3, [fp]
    55c0:	b	54ec <__cxa_finalize@plt+0x31a0>
    55c4:	mov	r0, #25
    55c8:	bl	2130 <malloc@plt>
    55cc:	subs	r6, r0, #0
    55d0:	beq	564c <__cxa_finalize@plt+0x3300>
    55d4:	ldr	lr, [pc, #1156]	; 5a60 <__cxa_finalize@plt+0x3714>
    55d8:	mov	ip, r6
    55dc:	mov	r5, r6
    55e0:	add	lr, pc, lr
    55e4:	ldm	lr!, {r0, r1, r2, r3}
    55e8:	stmia	ip!, {r0, r1, r2, r3}
    55ec:	ldm	lr, {r0, r1, r2}
    55f0:	stmia	ip!, {r0, r1}
    55f4:	mov	r1, #1
    55f8:	strb	r2, [ip]
    55fc:	movt	r1, #8
    5600:	mov	r0, r6
    5604:	bl	15558 <__cxa_finalize@plt+0x1320c>
    5608:	subs	r4, r0, #0
    560c:	blt	5844 <__cxa_finalize@plt+0x34f8>
    5610:	bl	1a650 <__cxa_finalize@plt+0x18304>
    5614:	cmp	r0, #6
    5618:	bgt	589c <__cxa_finalize@plt+0x3550>
    561c:	mov	r9, r4
    5620:	b	5464 <__cxa_finalize@plt+0x3118>
    5624:	bl	2334 <__errno_location@plt>
    5628:	mov	r8, r0
    562c:	ldr	r6, [r0]
    5630:	bl	1a650 <__cxa_finalize@plt+0x18304>
    5634:	cmp	r0, #2
    5638:	bgt	58d4 <__cxa_finalize@plt+0x3588>
    563c:	rsb	r6, r6, #0
    5640:	mov	r0, r7
    5644:	bl	13248 <__cxa_finalize@plt+0x10efc>
    5648:	b	54d0 <__cxa_finalize@plt+0x3184>
    564c:	ldr	r0, [pc, #1040]	; 5a64 <__cxa_finalize@plt+0x3718>
    5650:	movw	r1, #606	; 0x25e
    5654:	ldr	r2, [pc, #1036]	; 5a68 <__cxa_finalize@plt+0x371c>
    5658:	add	r0, pc, r0
    565c:	add	r2, pc, r2
    5660:	bl	1a008 <__cxa_finalize@plt+0x17cbc>
    5664:	mov	r6, r0
    5668:	mvn	r4, #0
    566c:	b	54ec <__cxa_finalize@plt+0x31a0>
    5670:	ldr	lr, [pc, #1012]	; 5a6c <__cxa_finalize@plt+0x3720>
    5674:	mov	r0, #3
    5678:	ldr	ip, [pc, #1008]	; 5a70 <__cxa_finalize@plt+0x3724>
    567c:	mov	r1, #0
    5680:	ldr	r2, [pc, #1004]	; 5a74 <__cxa_finalize@plt+0x3728>
    5684:	add	lr, pc, lr
    5688:	add	ip, pc, ip
    568c:	movw	r3, #631	; 0x277
    5690:	add	r2, pc, r2
    5694:	str	lr, [sp]
    5698:	str	ip, [sp, #4]
    569c:	bl	19ed0 <__cxa_finalize@plt+0x17b84>
    56a0:	b	54cc <__cxa_finalize@plt+0x3180>
    56a4:	bl	2334 <__errno_location@plt>
    56a8:	ldr	r4, [r0]
    56ac:	cmp	r4, #2
    56b0:	movne	r4, #4
    56b4:	moveq	r4, #7
    56b8:	bl	1a650 <__cxa_finalize@plt+0x18304>
    56bc:	cmp	r4, r0
    56c0:	bgt	56fc <__cxa_finalize@plt+0x33b0>
    56c4:	ldr	r2, [sp, #28]
    56c8:	mov	r0, r4
    56cc:	ldr	lr, [pc, #932]	; 5a78 <__cxa_finalize@plt+0x372c>
    56d0:	mov	r1, #0
    56d4:	ldr	ip, [pc, #928]	; 5a7c <__cxa_finalize@plt+0x3730>
    56d8:	movw	r3, #587	; 0x24b
    56dc:	str	r2, [sp, #8]
    56e0:	add	lr, pc, lr
    56e4:	ldr	r2, [pc, #916]	; 5a80 <__cxa_finalize@plt+0x3734>
    56e8:	add	ip, pc, ip
    56ec:	str	lr, [sp]
    56f0:	str	ip, [sp, #4]
    56f4:	add	r2, pc, r2
    56f8:	bl	19ed0 <__cxa_finalize@plt+0x17b84>
    56fc:	ldr	r0, [sp, #28]
    5700:	bl	1f20 <free@plt>
    5704:	mov	r3, #0
    5708:	str	r3, [sp, #28]
    570c:	b	5458 <__cxa_finalize@plt+0x310c>
    5710:	ldr	r2, [pc, #876]	; 5a84 <__cxa_finalize@plt+0x3738>
    5714:	add	r3, sp, #28
    5718:	ldr	r0, [sp, #24]
    571c:	ldr	r1, [sp, #32]
    5720:	add	r2, pc, r2
    5724:	bl	480c <__cxa_finalize@plt+0x24c0>
    5728:	b	5418 <__cxa_finalize@plt+0x30cc>
    572c:	ldr	r2, [pc, #852]	; 5a88 <__cxa_finalize@plt+0x373c>
    5730:	mov	r0, #7
    5734:	ldr	ip, [pc, #848]	; 5a8c <__cxa_finalize@plt+0x3740>
    5738:	mov	r1, #0
    573c:	add	r2, pc, r2
    5740:	str	r2, [sp, #4]
    5744:	ldr	r2, [pc, #836]	; 5a90 <__cxa_finalize@plt+0x3744>
    5748:	add	ip, pc, ip
    574c:	str	r5, [sp, #8]
    5750:	movw	r3, #674	; 0x2a2
    5754:	str	ip, [sp]
    5758:	add	r2, pc, r2
    575c:	bl	19ed0 <__cxa_finalize@plt+0x17b84>
    5760:	b	54ec <__cxa_finalize@plt+0x31a0>
    5764:	cmn	r6, #2
    5768:	beq	5914 <__cxa_finalize@plt+0x35c8>
    576c:	bl	1a650 <__cxa_finalize@plt+0x18304>
    5770:	cmp	r0, #2
    5774:	ble	54d0 <__cxa_finalize@plt+0x3184>
    5778:	ldr	lr, [pc, #788]	; 5a94 <__cxa_finalize@plt+0x3748>
    577c:	mov	r0, #3
    5780:	ldr	ip, [pc, #784]	; 5a98 <__cxa_finalize@plt+0x374c>
    5784:	mov	r1, r6
    5788:	ldr	r2, [pc, #780]	; 5a9c <__cxa_finalize@plt+0x3750>
    578c:	add	lr, pc, lr
    5790:	add	ip, pc, ip
    5794:	mov	r3, #660	; 0x294
    5798:	add	r2, pc, r2
    579c:	str	lr, [sp]
    57a0:	str	ip, [sp, #4]
    57a4:	bl	19ed0 <__cxa_finalize@plt+0x17b84>
    57a8:	b	54d0 <__cxa_finalize@plt+0x3184>
    57ac:	ldr	r1, [pc, #748]	; 5aa0 <__cxa_finalize@plt+0x3754>
    57b0:	mov	r0, r4
    57b4:	add	r1, pc, r1
    57b8:	bl	13120 <__cxa_finalize@plt+0x10dd4>
    57bc:	cmp	r0, #0
    57c0:	bne	5458 <__cxa_finalize@plt+0x310c>
    57c4:	cmp	r6, #0
    57c8:	strne	r4, [sl]
    57cc:	movne	r6, r0
    57d0:	movne	r4, r0
    57d4:	strne	r0, [sp, #28]
    57d8:	b	54f8 <__cxa_finalize@plt+0x31ac>
    57dc:	bl	2334 <__errno_location@plt>
    57e0:	mov	r7, r0
    57e4:	ldr	r6, [r0]
    57e8:	bl	1a650 <__cxa_finalize@plt+0x18304>
    57ec:	cmp	r0, #2
    57f0:	bgt	5954 <__cxa_finalize@plt+0x3608>
    57f4:	rsb	r6, r6, #0
    57f8:	b	54d0 <__cxa_finalize@plt+0x3184>
    57fc:	bl	1a650 <__cxa_finalize@plt+0x18304>
    5800:	cmp	r0, #2
    5804:	ble	5640 <__cxa_finalize@plt+0x32f4>
    5808:	ldr	r2, [sp, #28]
    580c:	mov	r0, #3
    5810:	ldr	lr, [pc, #652]	; 5aa4 <__cxa_finalize@plt+0x3758>
    5814:	mov	r1, r6
    5818:	ldr	ip, [pc, #648]	; 5aa8 <__cxa_finalize@plt+0x375c>
    581c:	mov	r3, #648	; 0x288
    5820:	str	r2, [sp, #8]
    5824:	add	lr, pc, lr
    5828:	ldr	r2, [pc, #636]	; 5aac <__cxa_finalize@plt+0x3760>
    582c:	add	ip, pc, ip
    5830:	str	lr, [sp]
    5834:	str	ip, [sp, #4]
    5838:	add	r2, pc, r2
    583c:	bl	19ed0 <__cxa_finalize@plt+0x17b84>
    5840:	b	5640 <__cxa_finalize@plt+0x32f4>
    5844:	bl	2334 <__errno_location@plt>
    5848:	ldr	r6, [r0]
    584c:	bl	1a650 <__cxa_finalize@plt+0x18304>
    5850:	cmp	r0, #2
    5854:	bgt	5864 <__cxa_finalize@plt+0x3518>
    5858:	cmp	r6, #0
    585c:	rsbgt	r6, r6, #0
    5860:	b	54ec <__cxa_finalize@plt+0x31a0>
    5864:	ldr	lr, [pc, #580]	; 5ab0 <__cxa_finalize@plt+0x3764>
    5868:	mov	r1, r6
    586c:	ldr	ip, [pc, #576]	; 5ab4 <__cxa_finalize@plt+0x3768>
    5870:	mov	r0, #3
    5874:	ldr	r2, [pc, #572]	; 5ab8 <__cxa_finalize@plt+0x376c>
    5878:	add	lr, pc, lr
    587c:	add	ip, pc, ip
    5880:	movw	r3, #610	; 0x262
    5884:	add	r2, pc, r2
    5888:	str	lr, [sp]
    588c:	str	ip, [sp, #4]
    5890:	bl	19ed0 <__cxa_finalize@plt+0x17b84>
    5894:	mov	r6, r0
    5898:	b	54ec <__cxa_finalize@plt+0x31a0>
    589c:	ldr	r2, [pc, #536]	; 5abc <__cxa_finalize@plt+0x3770>
    58a0:	mov	r0, #7
    58a4:	ldr	ip, [pc, #532]	; 5ac0 <__cxa_finalize@plt+0x3774>
    58a8:	mov	r1, #0
    58ac:	add	r2, pc, r2
    58b0:	str	r2, [sp, #4]
    58b4:	ldr	r2, [pc, #520]	; 5ac4 <__cxa_finalize@plt+0x3778>
    58b8:	add	ip, pc, ip
    58bc:	str	r6, [sp, #8]
    58c0:	movw	r3, #611	; 0x263
    58c4:	str	ip, [sp]
    58c8:	add	r2, pc, r2
    58cc:	bl	19ed0 <__cxa_finalize@plt+0x17b84>
    58d0:	b	561c <__cxa_finalize@plt+0x32d0>
    58d4:	ldr	r2, [sp, #28]
    58d8:	mov	r1, r6
    58dc:	ldr	lr, [pc, #484]	; 5ac8 <__cxa_finalize@plt+0x377c>
    58e0:	mov	r0, #3
    58e4:	ldr	ip, [pc, #480]	; 5acc <__cxa_finalize@plt+0x3780>
    58e8:	movw	r3, #641	; 0x281
    58ec:	str	r2, [sp, #8]
    58f0:	add	lr, pc, lr
    58f4:	ldr	r2, [pc, #468]	; 5ad0 <__cxa_finalize@plt+0x3784>
    58f8:	add	ip, pc, ip
    58fc:	str	lr, [sp]
    5900:	str	ip, [sp, #4]
    5904:	add	r2, pc, r2
    5908:	bl	19ed0 <__cxa_finalize@plt+0x17b84>
    590c:	ldr	r6, [r8]
    5910:	b	563c <__cxa_finalize@plt+0x32f0>
    5914:	bl	1a650 <__cxa_finalize@plt+0x18304>
    5918:	cmp	r0, #2
    591c:	ble	54d0 <__cxa_finalize@plt+0x3184>
    5920:	ldr	lr, [pc, #428]	; 5ad4 <__cxa_finalize@plt+0x3788>
    5924:	mov	r0, #3
    5928:	ldr	ip, [pc, #424]	; 5ad8 <__cxa_finalize@plt+0x378c>
    592c:	mov	r1, #0
    5930:	ldr	r2, [pc, #420]	; 5adc <__cxa_finalize@plt+0x3790>
    5934:	add	lr, pc, lr
    5938:	add	ip, pc, ip
    593c:	movw	r3, #658	; 0x292
    5940:	add	r2, pc, r2
    5944:	str	lr, [sp]
    5948:	str	ip, [sp, #4]
    594c:	bl	19ed0 <__cxa_finalize@plt+0x17b84>
    5950:	b	54d0 <__cxa_finalize@plt+0x3184>
    5954:	ldr	lr, [pc, #388]	; 5ae0 <__cxa_finalize@plt+0x3794>
    5958:	mov	r1, r6
    595c:	ldr	ip, [pc, #384]	; 5ae4 <__cxa_finalize@plt+0x3798>
    5960:	mov	r0, #3
    5964:	ldr	r2, [pc, #380]	; 5ae8 <__cxa_finalize@plt+0x379c>
    5968:	add	lr, pc, lr
    596c:	add	ip, pc, ip
    5970:	movw	r3, #626	; 0x272
    5974:	add	r2, pc, r2
    5978:	str	lr, [sp]
    597c:	str	ip, [sp, #4]
    5980:	bl	19ed0 <__cxa_finalize@plt+0x17b84>
    5984:	ldr	r6, [r7]
    5988:	b	57f4 <__cxa_finalize@plt+0x34a8>
    598c:	bl	2154 <__stack_chk_fail@plt>
    5990:	ldr	r0, [pc, #340]	; 5aec <__cxa_finalize@plt+0x37a0>
    5994:	movw	r2, #575	; 0x23f
    5998:	ldr	r1, [pc, #336]	; 5af0 <__cxa_finalize@plt+0x37a4>
    599c:	ldr	r3, [pc, #336]	; 5af4 <__cxa_finalize@plt+0x37a8>
    59a0:	add	r0, pc, r0
    59a4:	add	r1, pc, r1
    59a8:	add	r3, pc, r3
    59ac:	bl	19c9c <__cxa_finalize@plt+0x17950>
    59b0:	mov	r5, r0
    59b4:	ldr	r0, [sp, #28]
    59b8:	bl	1f20 <free@plt>
    59bc:	mov	r0, r5
    59c0:	bl	22d4 <_Unwind_Resume@plt>
    59c4:	ldr	r0, [pc, #300]	; 5af8 <__cxa_finalize@plt+0x37ac>
    59c8:	movw	r2, #574	; 0x23e
    59cc:	ldr	r1, [pc, #296]	; 5afc <__cxa_finalize@plt+0x37b0>
    59d0:	ldr	r3, [pc, #296]	; 5b00 <__cxa_finalize@plt+0x37b4>
    59d4:	add	r0, pc, r0
    59d8:	add	r1, pc, r1
    59dc:	add	r3, pc, r3
    59e0:	bl	19c9c <__cxa_finalize@plt+0x17950>
    59e4:	ldr	r0, [pc, #280]	; 5b04 <__cxa_finalize@plt+0x37b8>
    59e8:	mov	r2, #620	; 0x26c
    59ec:	ldr	r1, [pc, #276]	; 5b08 <__cxa_finalize@plt+0x37bc>
    59f0:	ldr	r3, [pc, #276]	; 5b0c <__cxa_finalize@plt+0x37c0>
    59f4:	add	r0, pc, r0
    59f8:	add	r1, pc, r1
    59fc:	add	r3, pc, r3
    5a00:	bl	19c9c <__cxa_finalize@plt+0x17950>
    5a04:	mov	r5, r0
    5a08:	mov	r0, r4
    5a0c:	bl	13248 <__cxa_finalize@plt+0x10efc>
    5a10:	b	59b4 <__cxa_finalize@plt+0x3668>
    5a14:	mov	r5, r0
    5a18:	mvn	r4, #0
    5a1c:	b	5a08 <__cxa_finalize@plt+0x36bc>
    5a20:	mov	r5, r0
    5a24:	mov	r7, #0
    5a28:	mov	r0, r7
    5a2c:	bl	13248 <__cxa_finalize@plt+0x10efc>
    5a30:	b	5a08 <__cxa_finalize@plt+0x36bc>
    5a34:	mov	r5, r0
    5a38:	b	5a28 <__cxa_finalize@plt+0x36dc>
    5a3c:	b	5a14 <__cxa_finalize@plt+0x36c8>
    5a40:	strdeq	lr, [r2], -ip
    5a44:	andeq	r0, r0, ip, asr #4
    5a48:	andeq	r7, r1, r4, asr #32
    5a4c:	ldrdeq	r7, [r1], -r4
    5a50:	andeq	r7, r1, r0, lsl r3
    5a54:	andeq	r7, r1, r0, lsr fp
    5a58:	muleq	r1, r0, r1
    5a5c:	andeq	r6, r1, ip, lsl #27
    5a60:	andeq	r7, r1, r8, asr #2
    5a64:	andeq	r6, r1, r0, lsl #25
    5a68:	andeq	r7, r1, r4, lsl sl
    5a6c:	andeq	r7, r1, ip, ror #19
    5a70:	andeq	r7, r1, r8, lsr r1
    5a74:	andeq	r6, r1, r8, asr #24
    5a78:	muleq	r1, r0, r9
    5a7c:	andeq	r7, r1, r8, lsl r0
    5a80:	andeq	r6, r1, r4, ror #23
    5a84:	andeq	r6, r1, r8, lsl sp
    5a88:	andeq	r7, r1, r0, lsr r1
    5a8c:	andeq	r7, r1, r8, lsr #18
    5a90:	andeq	r6, r1, r0, lsl #23
    5a94:	andeq	r7, r1, r4, ror #17
    5a98:	strheq	r7, [r1], -r4
    5a9c:	andeq	r6, r1, r0, asr #22
    5aa0:	andeq	r6, r1, ip, ror #30
    5aa4:	andeq	r7, r1, ip, asr #16
    5aa8:	andeq	r6, r1, ip, asr #31
    5aac:	andeq	r6, r1, r0, lsr #21
    5ab0:	strdeq	r7, [r1], -r8
    5ab4:	andeq	r6, r1, r8, asr #29
    5ab8:	andeq	r6, r1, r4, asr sl
    5abc:			; <UNDEFINED> instruction: 0x00016ebc
    5ac0:			; <UNDEFINED> instruction: 0x000177b8
    5ac4:	andeq	r6, r1, r0, lsl sl
    5ac8:	andeq	r7, r1, r0, lsl #15
    5acc:	andeq	r6, r1, r8, ror #29
    5ad0:	ldrdeq	r6, [r1], -r4
    5ad4:	andeq	r7, r1, ip, lsr r7
    5ad8:	ldrdeq	r6, [r1], -ip
    5adc:	muleq	r1, r8, r9
    5ae0:	andeq	r7, r1, r8, lsl #14
    5ae4:	andeq	r6, r1, r0, lsr lr
    5ae8:	andeq	r6, r1, r4, ror #18
    5aec:	andeq	r6, r1, ip, lsl sp
    5af0:	andeq	r6, r1, r4, lsr r9
    5af4:	andeq	r6, r1, r8, lsl r9
    5af8:	ldrdeq	r6, [r1], -r4
    5afc:	andeq	r6, r1, r0, lsl #18
    5b00:	andeq	r6, r1, r4, ror #17
    5b04:	muleq	r1, ip, sp
    5b08:	andeq	r6, r1, r0, ror #17
    5b0c:	andeq	r6, r1, r4, asr #17
    5b10:	ldr	r3, [pc, #1684]	; 61ac <__cxa_finalize@plt+0x3e60>
    5b14:	ldr	r2, [pc, #1684]	; 61b0 <__cxa_finalize@plt+0x3e64>
    5b18:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    5b1c:	add	r3, pc, r3
    5b20:	sub	sp, sp, #164	; 0xa4
    5b24:	subs	r4, r0, #0
    5b28:	str	r1, [sp, #56]	; 0x38
    5b2c:	ldr	r2, [r3, r2]
    5b30:	str	r2, [sp, #52]	; 0x34
    5b34:	ldr	r2, [r2]
    5b38:	str	r2, [sp, #156]	; 0x9c
    5b3c:	beq	6184 <__cxa_finalize@plt+0x3e38>
    5b40:	ldr	r2, [pc, #1644]	; 61b4 <__cxa_finalize@plt+0x3e68>
    5b44:	add	r2, pc, r2
    5b48:	ldr	r2, [r2]
    5b4c:	cmp	r2, #1
    5b50:	beq	5f04 <__cxa_finalize@plt+0x3bb8>
    5b54:	ldr	r2, [pc, #1628]	; 61b8 <__cxa_finalize@plt+0x3e6c>
    5b58:	ldr	r1, [pc, #1628]	; 61bc <__cxa_finalize@plt+0x3e70>
    5b5c:	add	r2, pc, r2
    5b60:	ldr	r2, [r2]
    5b64:	cmp	r2, #0
    5b68:	beq	5c10 <__cxa_finalize@plt+0x38c4>
    5b6c:	ldr	r3, [r3, r1]
    5b70:	mov	r2, #0
    5b74:	str	r2, [sp, #96]	; 0x60
    5b78:	ldr	r9, [r3]
    5b7c:	cmp	r9, r2
    5b80:	beq	6164 <__cxa_finalize@plt+0x3e18>
    5b84:	bl	a828 <__cxa_finalize@plt+0x84dc>
    5b88:	ldr	r7, [pc, #1584]	; 61c0 <__cxa_finalize@plt+0x3e74>
    5b8c:	add	r5, sp, #100	; 0x64
    5b90:	add	r6, sp, #104	; 0x68
    5b94:	add	r8, sp, #96	; 0x60
    5b98:	add	r7, pc, r7
    5b9c:	b	5bb4 <__cxa_finalize@plt+0x3868>
    5ba0:	ldr	r0, [sp, #100]	; 0x64
    5ba4:	mov	r3, r8
    5ba8:	ldr	r1, [sp, #104]	; 0x68
    5bac:	ldr	r2, [r7]
    5bb0:	bl	480c <__cxa_finalize@plt+0x24c0>
    5bb4:	mov	r0, r4
    5bb8:	mov	r1, r5
    5bbc:	mov	r2, r6
    5bc0:	bl	a5f8 <__cxa_finalize@plt+0x82ac>
    5bc4:	cmp	r0, #0
    5bc8:	bgt	5ba0 <__cxa_finalize@plt+0x3854>
    5bcc:	ldr	r3, [sp, #96]	; 0x60
    5bd0:	cmp	r3, #0
    5bd4:	beq	5f28 <__cxa_finalize@plt+0x3bdc>
    5bd8:	ldr	r2, [pc, #1508]	; 61c4 <__cxa_finalize@plt+0x3e78>
    5bdc:	mov	r0, r9
    5be0:	mov	r1, #1
    5be4:	add	r2, pc, r2
    5be8:	bl	2178 <__fprintf_chk@plt>
    5bec:	ldr	r0, [sp, #96]	; 0x60
    5bf0:	bl	1f20 <free@plt>
    5bf4:	ldr	ip, [sp, #52]	; 0x34
    5bf8:	ldr	r2, [sp, #156]	; 0x9c
    5bfc:	ldr	r3, [ip]
    5c00:	cmp	r2, r3
    5c04:	bne	61a4 <__cxa_finalize@plt+0x3e58>
    5c08:	add	sp, sp, #164	; 0xa4
    5c0c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    5c10:	ldr	r3, [r3, r1]
    5c14:	str	r2, [sp, #64]	; 0x40
    5c18:	str	r2, [sp, #68]	; 0x44
    5c1c:	ldr	r3, [r3]
    5c20:	str	r2, [sp, #72]	; 0x48
    5c24:	cmp	r3, #0
    5c28:	str	r2, [sp, #76]	; 0x4c
    5c2c:	str	r3, [sp, #60]	; 0x3c
    5c30:	str	r2, [sp, #80]	; 0x50
    5c34:	str	r2, [sp, #84]	; 0x54
    5c38:	str	r2, [sp, #88]	; 0x58
    5c3c:	str	r2, [sp, #92]	; 0x5c
    5c40:	beq	6124 <__cxa_finalize@plt+0x3dd8>
    5c44:	bl	a828 <__cxa_finalize@plt+0x84dc>
    5c48:	ldr	fp, [pc, #1400]	; 61c8 <__cxa_finalize@plt+0x3e7c>
    5c4c:	add	r5, sp, #100	; 0x64
    5c50:	ldr	sl, [pc, #1396]	; 61cc <__cxa_finalize@plt+0x3e80>
    5c54:	add	r6, sp, #96	; 0x60
    5c58:	ldr	r9, [pc, #1392]	; 61d0 <__cxa_finalize@plt+0x3e84>
    5c5c:	add	fp, pc, fp
    5c60:	ldr	r8, [pc, #1388]	; 61d4 <__cxa_finalize@plt+0x3e88>
    5c64:	add	sl, pc, sl
    5c68:	ldr	r7, [pc, #1384]	; 61d8 <__cxa_finalize@plt+0x3e8c>
    5c6c:	add	r9, pc, r9
    5c70:	ldr	r1, [pc, #1380]	; 61dc <__cxa_finalize@plt+0x3e90>
    5c74:	add	r8, pc, r8
    5c78:	add	r7, pc, r7
    5c7c:	add	r1, pc, r1
    5c80:	str	r1, [sp, #48]	; 0x30
    5c84:	b	5d30 <__cxa_finalize@plt+0x39e4>
    5c88:	ldr	r0, [sp, #96]	; 0x60
    5c8c:	mov	r2, fp
    5c90:	ldr	r1, [sp, #100]	; 0x64
    5c94:	add	r3, sp, #64	; 0x40
    5c98:	bl	480c <__cxa_finalize@plt+0x24c0>
    5c9c:	ldr	r0, [sp, #96]	; 0x60
    5ca0:	mov	r2, sl
    5ca4:	ldr	r1, [sp, #100]	; 0x64
    5ca8:	add	r3, sp, #68	; 0x44
    5cac:	bl	480c <__cxa_finalize@plt+0x24c0>
    5cb0:	ldr	r0, [sp, #96]	; 0x60
    5cb4:	mov	r2, r9
    5cb8:	ldr	r1, [sp, #100]	; 0x64
    5cbc:	add	r3, sp, #72	; 0x48
    5cc0:	bl	480c <__cxa_finalize@plt+0x24c0>
    5cc4:	ldr	r0, [sp, #96]	; 0x60
    5cc8:	mov	r2, r8
    5ccc:	ldr	r1, [sp, #100]	; 0x64
    5cd0:	add	r3, sp, #76	; 0x4c
    5cd4:	bl	480c <__cxa_finalize@plt+0x24c0>
    5cd8:	ldr	r0, [sp, #96]	; 0x60
    5cdc:	mov	r2, r7
    5ce0:	ldr	r1, [sp, #100]	; 0x64
    5ce4:	add	r3, sp, #80	; 0x50
    5ce8:	bl	480c <__cxa_finalize@plt+0x24c0>
    5cec:	ldr	r0, [sp, #96]	; 0x60
    5cf0:	add	r3, sp, #84	; 0x54
    5cf4:	ldr	r2, [sp, #48]	; 0x30
    5cf8:	ldr	r1, [sp, #100]	; 0x64
    5cfc:	bl	480c <__cxa_finalize@plt+0x24c0>
    5d00:	ldr	r2, [pc, #1240]	; 61e0 <__cxa_finalize@plt+0x3e94>
    5d04:	add	r3, sp, #88	; 0x58
    5d08:	ldr	r0, [sp, #96]	; 0x60
    5d0c:	ldr	r1, [sp, #100]	; 0x64
    5d10:	add	r2, pc, r2
    5d14:	bl	480c <__cxa_finalize@plt+0x24c0>
    5d18:	ldr	r2, [pc, #1220]	; 61e4 <__cxa_finalize@plt+0x3e98>
    5d1c:	add	r3, sp, #92	; 0x5c
    5d20:	ldr	r0, [sp, #96]	; 0x60
    5d24:	ldr	r1, [sp, #100]	; 0x64
    5d28:	add	r2, pc, r2
    5d2c:	bl	480c <__cxa_finalize@plt+0x24c0>
    5d30:	mov	r0, r4
    5d34:	mov	r1, r6
    5d38:	mov	r2, r5
    5d3c:	bl	a5f8 <__cxa_finalize@plt+0x82ac>
    5d40:	cmp	r0, #0
    5d44:	bgt	5c88 <__cxa_finalize@plt+0x393c>
    5d48:	ldr	r3, [sp, #64]	; 0x40
    5d4c:	cmp	r3, #0
    5d50:	beq	5f30 <__cxa_finalize@plt+0x3be4>
    5d54:	mov	r0, r4
    5d58:	add	r1, sp, #104	; 0x68
    5d5c:	bl	a06c <__cxa_finalize@plt+0x7d20>
    5d60:	subs	r4, r0, #0
    5d64:	blt	5ec4 <__cxa_finalize@plt+0x3b78>
    5d68:	add	r4, sp, #112	; 0x70
    5d6c:	mov	r1, #42	; 0x2a
    5d70:	ldrd	r2, [sp, #104]	; 0x68
    5d74:	mov	r0, r4
    5d78:	bl	1680c <__cxa_finalize@plt+0x144c0>
    5d7c:	ldr	r0, [sp, #92]	; 0x5c
    5d80:	cmp	r0, #0
    5d84:	moveq	r5, r0
    5d88:	beq	5d9c <__cxa_finalize@plt+0x3a50>
    5d8c:	mov	r1, #0
    5d90:	bl	1f68 <access@plt>
    5d94:	rsbs	r5, r0, #1
    5d98:	movcc	r5, #0
    5d9c:	ldr	r3, [sp, #56]	; 0x38
    5da0:	cmp	r3, #0
    5da4:	bne	5dbc <__cxa_finalize@plt+0x3a70>
    5da8:	ldr	r3, [pc, #1080]	; 61e8 <__cxa_finalize@plt+0x3e9c>
    5dac:	add	r3, pc, r3
    5db0:	ldr	r3, [r3]
    5db4:	cmp	r3, #0
    5db8:	beq	5fd0 <__cxa_finalize@plt+0x3c84>
    5dbc:	ldr	r3, [sp, #64]	; 0x40
    5dc0:	ldr	r0, [pc, #1060]	; 61ec <__cxa_finalize@plt+0x3ea0>
    5dc4:	cmp	r3, #0
    5dc8:	add	r0, pc, r0
    5dcc:	movne	r0, r3
    5dd0:	ldr	r3, [sp, #68]	; 0x44
    5dd4:	ldr	r1, [pc, #1044]	; 61f0 <__cxa_finalize@plt+0x3ea4>
    5dd8:	cmp	r3, #0
    5ddc:	ldr	r2, [pc, #1040]	; 61f4 <__cxa_finalize@plt+0x3ea8>
    5de0:	add	r1, pc, r1
    5de4:	ldr	r6, [pc, #1036]	; 61f8 <__cxa_finalize@plt+0x3eac>
    5de8:	movne	r1, r3
    5dec:	ldr	r3, [sp, #72]	; 0x48
    5df0:	add	r2, pc, r2
    5df4:	add	r6, pc, r6
    5df8:	cmp	r3, #0
    5dfc:	movne	r2, r3
    5e00:	ldr	r3, [sp, #76]	; 0x4c
    5e04:	cmp	r3, #0
    5e08:	movne	r6, r3
    5e0c:	cmp	r5, #0
    5e10:	beq	5fc4 <__cxa_finalize@plt+0x3c78>
    5e14:	ldr	r5, [pc, #992]	; 61fc <__cxa_finalize@plt+0x3eb0>
    5e18:	add	r5, pc, r5
    5e1c:	ldr	r3, [sp, #80]	; 0x50
    5e20:	cmp	r3, #0
    5e24:	movne	lr, r3
    5e28:	beq	6064 <__cxa_finalize@plt+0x3d18>
    5e2c:	str	r2, [sp, #24]
    5e30:	mov	r2, #5
    5e34:	str	r2, [sp, #12]
    5e38:	mov	ip, #1
    5e3c:	str	r2, [sp, #20]
    5e40:	mov	r7, #6
    5e44:	ldr	r2, [pc, #948]	; 6200 <__cxa_finalize@plt+0x3eb4>
    5e48:	mov	r3, #28
    5e4c:	str	r4, [sp]
    5e50:	mov	r4, #3
    5e54:	str	r0, [sp, #8]
    5e58:	add	r2, pc, r2
    5e5c:	str	r1, [sp, #16]
    5e60:	mov	r1, ip
    5e64:	ldr	r0, [sp, #60]	; 0x3c
    5e68:	str	r6, [sp, #32]
    5e6c:	str	r5, [sp, #40]	; 0x28
    5e70:	str	lr, [sp, #44]	; 0x2c
    5e74:	str	ip, [sp, #36]	; 0x24
    5e78:	str	r7, [sp, #4]
    5e7c:	str	r4, [sp, #28]
    5e80:	bl	2178 <__fprintf_chk@plt>
    5e84:	ldr	r0, [sp, #92]	; 0x5c
    5e88:	bl	1f20 <free@plt>
    5e8c:	ldr	r0, [sp, #88]	; 0x58
    5e90:	bl	1f20 <free@plt>
    5e94:	ldr	r0, [sp, #84]	; 0x54
    5e98:	bl	1f20 <free@plt>
    5e9c:	ldr	r0, [sp, #80]	; 0x50
    5ea0:	bl	1f20 <free@plt>
    5ea4:	ldr	r0, [sp, #76]	; 0x4c
    5ea8:	bl	1f20 <free@plt>
    5eac:	ldr	r0, [sp, #72]	; 0x48
    5eb0:	bl	1f20 <free@plt>
    5eb4:	ldr	r0, [sp, #68]	; 0x44
    5eb8:	bl	1f20 <free@plt>
    5ebc:	ldr	r0, [sp, #64]	; 0x40
    5ec0:	b	5bf0 <__cxa_finalize@plt+0x38a4>
    5ec4:	bl	1a650 <__cxa_finalize@plt+0x18304>
    5ec8:	cmp	r0, #2
    5ecc:	ble	5e84 <__cxa_finalize@plt+0x3b38>
    5ed0:	ldr	lr, [pc, #812]	; 6204 <__cxa_finalize@plt+0x3eb8>
    5ed4:	mov	r1, r4
    5ed8:	ldr	ip, [pc, #808]	; 6208 <__cxa_finalize@plt+0x3ebc>
    5edc:	mov	r0, #3
    5ee0:	ldr	r2, [pc, #804]	; 620c <__cxa_finalize@plt+0x3ec0>
    5ee4:	add	lr, pc, lr
    5ee8:	add	ip, pc, ip
    5eec:	movw	r3, #326	; 0x146
    5ef0:	add	r2, pc, r2
    5ef4:	str	lr, [sp]
    5ef8:	str	ip, [sp, #4]
    5efc:	bl	19ed0 <__cxa_finalize@plt+0x17b84>
    5f00:	b	5e84 <__cxa_finalize@plt+0x3b38>
    5f04:	ldr	r0, [pc, #688]	; 61bc <__cxa_finalize@plt+0x3e70>
    5f08:	mov	r1, r4
    5f0c:	ldr	ip, [sp, #56]	; 0x38
    5f10:	ldr	r3, [r3, r0]
    5f14:	adds	r2, ip, #0
    5f18:	movne	r2, #1
    5f1c:	ldr	r0, [r3]
    5f20:	bl	48ac <__cxa_finalize@plt+0x2560>
    5f24:	b	5bf4 <__cxa_finalize@plt+0x38a8>
    5f28:	mov	r0, r3
    5f2c:	b	5bf0 <__cxa_finalize@plt+0x38a4>
    5f30:	ldr	r3, [sp, #68]	; 0x44
    5f34:	cmp	r3, #0
    5f38:	bne	5d54 <__cxa_finalize@plt+0x3a08>
    5f3c:	ldr	r3, [sp, #72]	; 0x48
    5f40:	cmp	r3, #0
    5f44:	bne	5d54 <__cxa_finalize@plt+0x3a08>
    5f48:	ldr	r3, [sp, #76]	; 0x4c
    5f4c:	cmp	r3, #0
    5f50:	bne	5d54 <__cxa_finalize@plt+0x3a08>
    5f54:	ldr	r3, [sp, #80]	; 0x50
    5f58:	cmp	r3, #0
    5f5c:	bne	5d54 <__cxa_finalize@plt+0x3a08>
    5f60:	ldr	r3, [sp, #84]	; 0x54
    5f64:	cmp	r3, #0
    5f68:	bne	5d54 <__cxa_finalize@plt+0x3a08>
    5f6c:	ldr	r3, [sp, #88]	; 0x58
    5f70:	cmp	r3, #0
    5f74:	bne	5d54 <__cxa_finalize@plt+0x3a08>
    5f78:	ldr	r3, [sp, #92]	; 0x5c
    5f7c:	cmp	r3, #0
    5f80:	bne	5d54 <__cxa_finalize@plt+0x3a08>
    5f84:	bl	1a650 <__cxa_finalize@plt+0x18304>
    5f88:	cmp	r0, #3
    5f8c:	ble	60e8 <__cxa_finalize@plt+0x3d9c>
    5f90:	ldr	lr, [pc, #632]	; 6210 <__cxa_finalize@plt+0x3ec4>
    5f94:	mov	r0, #4
    5f98:	ldr	ip, [pc, #628]	; 6214 <__cxa_finalize@plt+0x3ec8>
    5f9c:	mov	r1, #0
    5fa0:	ldr	r2, [pc, #624]	; 6218 <__cxa_finalize@plt+0x3ecc>
    5fa4:	add	lr, pc, lr
    5fa8:	add	ip, pc, ip
    5fac:	mov	r3, #320	; 0x140
    5fb0:	add	r2, pc, r2
    5fb4:	str	lr, [sp]
    5fb8:	str	ip, [sp, #4]
    5fbc:	bl	19ed0 <__cxa_finalize@plt+0x17b84>
    5fc0:	b	5e84 <__cxa_finalize@plt+0x3b38>
    5fc4:	ldr	r5, [pc, #592]	; 621c <__cxa_finalize@plt+0x3ed0>
    5fc8:	add	r5, pc, r5
    5fcc:	b	5e1c <__cxa_finalize@plt+0x3ad0>
    5fd0:	ldr	r6, [pc, #584]	; 6220 <__cxa_finalize@plt+0x3ed4>
    5fd4:	mov	r2, #5
    5fd8:	ldr	r9, [pc, #580]	; 6224 <__cxa_finalize@plt+0x3ed8>
    5fdc:	mov	ip, #1
    5fe0:	add	r6, pc, r6
    5fe4:	ldr	r0, [pc, #572]	; 6228 <__cxa_finalize@plt+0x3edc>
    5fe8:	ldr	r3, [pc, #572]	; 622c <__cxa_finalize@plt+0x3ee0>
    5fec:	add	r9, pc, r9
    5ff0:	ldr	r8, [pc, #568]	; 6230 <__cxa_finalize@plt+0x3ee4>
    5ff4:	add	r0, pc, r0
    5ff8:	ldr	r7, [pc, #564]	; 6234 <__cxa_finalize@plt+0x3ee8>
    5ffc:	add	r3, pc, r3
    6000:	str	r6, [sp]
    6004:	mov	lr, #6
    6008:	ldr	r6, [pc, #552]	; 6238 <__cxa_finalize@plt+0x3eec>
    600c:	add	r8, pc, r8
    6010:	str	r2, [sp, #12]
    6014:	mov	sl, #3
    6018:	str	r2, [sp, #20]
    601c:	add	r7, pc, r7
    6020:	ldr	r2, [pc, #532]	; 623c <__cxa_finalize@plt+0x3ef0>
    6024:	add	r6, pc, r6
    6028:	str	r0, [sp, #16]
    602c:	mov	r1, ip
    6030:	str	r3, [sp, #24]
    6034:	add	r2, pc, r2
    6038:	str	r9, [sp, #8]
    603c:	mov	r3, #28
    6040:	ldr	r0, [sp, #60]	; 0x3c
    6044:	str	r8, [sp, #32]
    6048:	str	r7, [sp, #40]	; 0x28
    604c:	str	r6, [sp, #44]	; 0x2c
    6050:	str	ip, [sp, #36]	; 0x24
    6054:	str	lr, [sp, #4]
    6058:	str	sl, [sp, #28]
    605c:	bl	2178 <__fprintf_chk@plt>
    6060:	b	5dbc <__cxa_finalize@plt+0x3a70>
    6064:	ldr	lr, [sp, #84]	; 0x54
    6068:	cmp	lr, #0
    606c:	bne	5e2c <__cxa_finalize@plt+0x3ae0>
    6070:	ldr	lr, [sp, #88]	; 0x58
    6074:	cmp	lr, #0
    6078:	ldreq	lr, [pc, #448]	; 6240 <__cxa_finalize@plt+0x3ef4>
    607c:	addeq	lr, pc, lr
    6080:	b	5e2c <__cxa_finalize@plt+0x3ae0>
    6084:	ldr	r3, [sp, #92]	; 0x5c
    6088:	mov	r4, r0
    608c:	mov	r0, r3
    6090:	bl	1f20 <free@plt>
    6094:	ldr	r0, [sp, #88]	; 0x58
    6098:	bl	1f20 <free@plt>
    609c:	ldr	r0, [sp, #84]	; 0x54
    60a0:	bl	1f20 <free@plt>
    60a4:	ldr	r0, [sp, #80]	; 0x50
    60a8:	bl	1f20 <free@plt>
    60ac:	ldr	r0, [sp, #76]	; 0x4c
    60b0:	bl	1f20 <free@plt>
    60b4:	ldr	r0, [sp, #72]	; 0x48
    60b8:	bl	1f20 <free@plt>
    60bc:	ldr	r0, [sp, #68]	; 0x44
    60c0:	bl	1f20 <free@plt>
    60c4:	ldr	r0, [sp, #64]	; 0x40
    60c8:	bl	1f20 <free@plt>
    60cc:	mov	r0, r4
    60d0:	bl	22d4 <_Unwind_Resume@plt>
    60d4:	b	6084 <__cxa_finalize@plt+0x3d38>
    60d8:	b	6084 <__cxa_finalize@plt+0x3d38>
    60dc:	b	6084 <__cxa_finalize@plt+0x3d38>
    60e0:	b	6084 <__cxa_finalize@plt+0x3d38>
    60e4:	b	6084 <__cxa_finalize@plt+0x3d38>
    60e8:	mov	r0, #0
    60ec:	b	5e88 <__cxa_finalize@plt+0x3b3c>
    60f0:	mov	r4, r0
    60f4:	mov	r3, #0
    60f8:	b	608c <__cxa_finalize@plt+0x3d40>
    60fc:	b	6084 <__cxa_finalize@plt+0x3d38>
    6100:	b	6084 <__cxa_finalize@plt+0x3d38>
    6104:	b	6084 <__cxa_finalize@plt+0x3d38>
    6108:	b	6084 <__cxa_finalize@plt+0x3d38>
    610c:	b	6084 <__cxa_finalize@plt+0x3d38>
    6110:	b	6084 <__cxa_finalize@plt+0x3d38>
    6114:	b	6084 <__cxa_finalize@plt+0x3d38>
    6118:	b	6084 <__cxa_finalize@plt+0x3d38>
    611c:	b	6084 <__cxa_finalize@plt+0x3d38>
    6120:	b	6084 <__cxa_finalize@plt+0x3d38>
    6124:	ldr	r0, [pc, #280]	; 6244 <__cxa_finalize@plt+0x3ef8>
    6128:	movw	r2, #305	; 0x131
    612c:	ldr	r1, [pc, #276]	; 6248 <__cxa_finalize@plt+0x3efc>
    6130:	ldr	r3, [pc, #276]	; 624c <__cxa_finalize@plt+0x3f00>
    6134:	add	r0, pc, r0
    6138:	add	r1, pc, r1
    613c:	add	r3, pc, r3
    6140:	bl	19c9c <__cxa_finalize@plt+0x17950>
    6144:	mov	r4, r0
    6148:	ldr	r0, [sp, #96]	; 0x60
    614c:	bl	1f20 <free@plt>
    6150:	mov	r0, r4
    6154:	bl	22d4 <_Unwind_Resume@plt>
    6158:	ldr	r3, [sp, #92]	; 0x5c
    615c:	mov	r4, r0
    6160:	b	608c <__cxa_finalize@plt+0x3d40>
    6164:	ldr	r0, [pc, #228]	; 6250 <__cxa_finalize@plt+0x3f04>
    6168:	movw	r2, #281	; 0x119
    616c:	ldr	r1, [pc, #224]	; 6254 <__cxa_finalize@plt+0x3f08>
    6170:	ldr	r3, [pc, #224]	; 6258 <__cxa_finalize@plt+0x3f0c>
    6174:	add	r0, pc, r0
    6178:	add	r1, pc, r1
    617c:	add	r3, pc, r3
    6180:	bl	19c9c <__cxa_finalize@plt+0x17950>
    6184:	ldr	r0, [pc, #208]	; 625c <__cxa_finalize@plt+0x3f10>
    6188:	mov	r2, #528	; 0x210
    618c:	ldr	r1, [pc, #204]	; 6260 <__cxa_finalize@plt+0x3f14>
    6190:	ldr	r3, [pc, #204]	; 6264 <__cxa_finalize@plt+0x3f18>
    6194:	add	r0, pc, r0
    6198:	add	r1, pc, r1
    619c:	add	r3, pc, r3
    61a0:	bl	19c9c <__cxa_finalize@plt+0x17950>
    61a4:	bl	2154 <__stack_chk_fail@plt>
    61a8:	b	6084 <__cxa_finalize@plt+0x3d38>
    61ac:	andeq	lr, r2, r8, ror #4
    61b0:	andeq	r0, r0, ip, asr #4
    61b4:			; <UNDEFINED> instruction: 0x0002e4b4
    61b8:	andeq	lr, r2, r8, ror #9
    61bc:	andeq	r0, r0, ip, asr r2
    61c0:	andeq	lr, r2, ip, lsr #9
    61c4:	andeq	r6, r1, r0, ror sl
    61c8:	andeq	r6, r1, r8, ror #13
    61cc:	strdeq	r6, [r1], -r0
    61d0:	strdeq	r6, [r1], -r8
    61d4:	andeq	r6, r1, r0, lsl #14
    61d8:	andeq	r6, r1, ip, lsl #14
    61dc:	andeq	r6, r1, r8, lsl r7
    61e0:	muleq	r1, r4, r6
    61e4:	andeq	r6, r1, r0, lsl r7
    61e8:	andeq	lr, r2, r8, lsr #5
    61ec:	andeq	r6, r1, r4, ror #10
    61f0:	andeq	r6, r1, ip, asr #10
    61f4:	andeq	r6, r1, ip, lsr r5
    61f8:	andeq	r6, r1, r8, lsr r5
    61fc:	andeq	r6, r1, r0, ror sl
    6200:	andeq	r6, r1, r8, ror sl
    6204:	muleq	r1, r8, r3
    6208:	andeq	r6, r1, r0, asr #19
    620c:	andeq	r6, r1, r8, ror #7
    6210:	ldrdeq	r6, [r1], -r8
    6214:	andeq	r6, r1, r4, ror #17
    6218:	andeq	r6, r1, r8, lsr #6
    621c:	andeq	r8, r1, r0, lsl #16
    6220:	andeq	r6, r1, r0, lsl r9
    6224:	andeq	r6, r1, ip, lsl #18
    6228:	andeq	r6, r1, r8, lsl #18
    622c:	andeq	r6, r1, r4, lsl #18
    6230:	strdeq	r6, [r1], -r8
    6234:	andeq	r6, r1, ip, ror #17
    6238:	andeq	r6, r1, ip, ror #17
    623c:	muleq	r1, ip, r8
    6240:			; <UNDEFINED> instruction: 0x000162b0
    6244:	andeq	r6, r1, r4, lsl #4
    6248:	andeq	r6, r1, r0, lsr #3
    624c:	andeq	r6, r1, r8, asr #30
    6250:	andeq	r6, r1, r4, asr #3
    6254:	andeq	r6, r1, r0, ror #2
    6258:	ldrdeq	r6, [r1], -r4
    625c:	andeq	r6, r1, ip, lsr #3
    6260:	andeq	r6, r1, r0, asr #2
    6264:	andeq	r6, r1, r4, lsl #29
    6268:	push	{r4, lr}
    626c:	subs	r4, r0, #0
    6270:	bne	627c <__cxa_finalize@plt+0x3f30>
    6274:	b	630c <__cxa_finalize@plt+0x3fc0>
    6278:	bl	6268 <__cxa_finalize@plt+0x3f1c>
    627c:	ldr	r0, [r4, #32]
    6280:	cmp	r0, #0
    6284:	bne	6278 <__cxa_finalize@plt+0x3f2c>
    6288:	ldr	r2, [r4, #4]
    628c:	cmp	r2, #0
    6290:	beq	62c4 <__cxa_finalize@plt+0x3f78>
    6294:	ldr	r3, [r4, #8]
    6298:	cmp	r3, #0
    629c:	ldrne	r1, [r4, #12]
    62a0:	strne	r1, [r3, #12]
    62a4:	ldr	r3, [r4, #12]
    62a8:	cmp	r3, #0
    62ac:	beq	62d8 <__cxa_finalize@plt+0x3f8c>
    62b0:	ldr	r2, [r4, #8]
    62b4:	str	r2, [r3, #8]
    62b8:	mov	r3, #0
    62bc:	str	r3, [r4, #12]
    62c0:	str	r3, [r4, #8]
    62c4:	ldr	r0, [r4, #16]
    62c8:	bl	1f20 <free@plt>
    62cc:	mov	r0, r4
    62d0:	pop	{r4, lr}
    62d4:	b	1f20 <free@plt>
    62d8:	ldr	r3, [r2, #32]
    62dc:	cmp	r4, r3
    62e0:	ldreq	r3, [r4, #8]
    62e4:	streq	r3, [r2, #32]
    62e8:	beq	62b8 <__cxa_finalize@plt+0x3f6c>
    62ec:	ldr	r0, [pc, #56]	; 632c <__cxa_finalize@plt+0x3fe0>
    62f0:	mov	r2, #231	; 0xe7
    62f4:	ldr	r1, [pc, #52]	; 6330 <__cxa_finalize@plt+0x3fe4>
    62f8:	ldr	r3, [pc, #52]	; 6334 <__cxa_finalize@plt+0x3fe8>
    62fc:	add	r0, pc, r0
    6300:	add	r1, pc, r1
    6304:	add	r3, pc, r3
    6308:	bl	19c9c <__cxa_finalize@plt+0x17950>
    630c:	ldr	r0, [pc, #36]	; 6338 <__cxa_finalize@plt+0x3fec>
    6310:	mov	r2, #225	; 0xe1
    6314:	ldr	r1, [pc, #32]	; 633c <__cxa_finalize@plt+0x3ff0>
    6318:	ldr	r3, [pc, #32]	; 6340 <__cxa_finalize@plt+0x3ff4>
    631c:	add	r0, pc, r0
    6320:	add	r1, pc, r1
    6324:	add	r3, pc, r3
    6328:	bl	19c9c <__cxa_finalize@plt+0x17950>
    632c:	andeq	r6, r1, r4, lsr #29
    6330:	andeq	r6, r1, r4, lsl #29
    6334:	strdeq	r7, [r1], -r4
    6338:	andeq	r7, r1, r4, asr r2
    633c:	andeq	r6, r1, r4, ror #28
    6340:	ldrdeq	r7, [r1], -r4
    6344:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    6348:	subs	r8, r0, #0
    634c:	beq	6458 <__cxa_finalize@plt+0x410c>
    6350:	ldr	r3, [r8]
    6354:	cmp	r3, #0
    6358:	beq	6448 <__cxa_finalize@plt+0x40fc>
    635c:	ldr	r4, [r8, #32]
    6360:	cmp	r4, #0
    6364:	beq	643c <__cxa_finalize@plt+0x40f0>
    6368:	ldr	fp, [pc, #276]	; 6484 <__cxa_finalize@plt+0x4138>
    636c:	mov	r9, #0
    6370:	ldr	sl, [pc, #272]	; 6488 <__cxa_finalize@plt+0x413c>
    6374:	mov	r5, r9
    6378:	add	fp, pc, fp
    637c:	add	sl, pc, sl
    6380:	b	63c8 <__cxa_finalize@plt+0x407c>
    6384:	ldr	r1, [r8]
    6388:	mov	r9, #1
    638c:	cmp	r1, r9
    6390:	movne	r1, fp
    6394:	moveq	r1, sl
    6398:	bl	14588 <__cxa_finalize@plt+0x1223c>
    639c:	mov	r7, r0
    63a0:	mov	r0, r5
    63a4:	bl	1f20 <free@plt>
    63a8:	mov	r0, r6
    63ac:	bl	1f20 <free@plt>
    63b0:	cmp	r7, #0
    63b4:	beq	643c <__cxa_finalize@plt+0x40f0>
    63b8:	ldr	r4, [r4, #8]
    63bc:	mov	r5, r7
    63c0:	cmp	r4, #0
    63c4:	beq	6400 <__cxa_finalize@plt+0x40b4>
    63c8:	mov	r0, r4
    63cc:	bl	6344 <__cxa_finalize@plt+0x3ff8>
    63d0:	mov	r3, #0
    63d4:	subs	r6, r0, #0
    63d8:	mov	r0, r5
    63dc:	mov	r2, r6
    63e0:	beq	6430 <__cxa_finalize@plt+0x40e4>
    63e4:	cmp	r5, #0
    63e8:	bne	6384 <__cxa_finalize@plt+0x4038>
    63ec:	ldr	r4, [r4, #8]
    63f0:	mov	r7, r6
    63f4:	mov	r5, r7
    63f8:	cmp	r4, #0
    63fc:	bne	63c8 <__cxa_finalize@plt+0x407c>
    6400:	cmp	r9, #0
    6404:	moveq	r6, r7
    6408:	beq	6434 <__cxa_finalize@plt+0x40e8>
    640c:	ldr	r0, [pc, #120]	; 648c <__cxa_finalize@plt+0x4140>
    6410:	mov	r3, r4
    6414:	ldr	r2, [pc, #116]	; 6490 <__cxa_finalize@plt+0x4144>
    6418:	mov	r1, r7
    641c:	add	r0, pc, r0
    6420:	add	r2, pc, r2
    6424:	bl	14588 <__cxa_finalize@plt+0x1223c>
    6428:	mov	r6, r0
    642c:	mov	r0, r7
    6430:	bl	1f20 <free@plt>
    6434:	mov	r0, r6
    6438:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    643c:	mov	r6, #0
    6440:	mov	r0, r6
    6444:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    6448:	ldr	r0, [r8, #16]
    644c:	ldr	r1, [r8, #20]
    6450:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    6454:	b	1ea8 <__strndup@plt>
    6458:	mov	r0, #5
    645c:	bl	2130 <malloc@plt>
    6460:	subs	r3, r0, #0
    6464:	beq	643c <__cxa_finalize@plt+0x40f0>
    6468:	ldr	r2, [pc, #36]	; 6494 <__cxa_finalize@plt+0x4148>
    646c:	mov	r6, r3
    6470:	add	r2, pc, r2
    6474:	ldm	r2, {r0, r1}
    6478:	str	r0, [r3]
    647c:	strb	r1, [r3, #4]
    6480:	b	6434 <__cxa_finalize@plt+0x40e8>
    6484:	andeq	r6, r1, r0, asr #28
    6488:	andeq	r6, r1, r4, lsr lr
    648c:	andeq	r6, r1, ip, lsr #27
    6490:	strdeq	r6, [r1], -ip
    6494:	andeq	r6, r1, r0, asr sp
    6498:	ldr	r3, [pc, #1024]	; 68a0 <__cxa_finalize@plt+0x4554>
    649c:	ldr	ip, [pc, #1024]	; 68a4 <__cxa_finalize@plt+0x4558>
    64a0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    64a4:	add	r3, pc, r3
    64a8:	sub	sp, sp, #76	; 0x4c
    64ac:	subs	r4, r0, #0
    64b0:	mov	r5, #0
    64b4:	mov	sl, r1
    64b8:	str	r4, [sp, #40]	; 0x28
    64bc:	mov	r4, #0
    64c0:	ldr	ip, [r3, ip]
    64c4:	mov	r9, r2
    64c8:	strd	r4, [sp, #48]	; 0x30
    64cc:	ldr	r6, [sp, #128]	; 0x80
    64d0:	ldr	r3, [ip]
    64d4:	ldr	r5, [sp, #124]	; 0x7c
    64d8:	str	ip, [sp, #28]
    64dc:	ldr	r8, [sp, #120]	; 0x78
    64e0:	str	r5, [sp, #36]	; 0x24
    64e4:	str	r6, [sp, #32]
    64e8:	str	r3, [sp, #68]	; 0x44
    64ec:	beq	6860 <__cxa_finalize@plt+0x4514>
    64f0:	cmp	r1, #0
    64f4:	beq	6840 <__cxa_finalize@plt+0x44f4>
    64f8:	cmp	r2, #0
    64fc:	beq	6820 <__cxa_finalize@plt+0x44d4>
    6500:	ldr	ip, [r1]
    6504:	cmp	ip, #0
    6508:	beq	653c <__cxa_finalize@plt+0x41f0>
    650c:	cmp	ip, #1
    6510:	beq	66dc <__cxa_finalize@plt+0x4390>
    6514:	cmp	ip, #2
    6518:	beq	65b0 <__cxa_finalize@plt+0x4264>
    651c:	ldr	r0, [pc, #900]	; 68a8 <__cxa_finalize@plt+0x455c>
    6520:	movw	r2, #571	; 0x23b
    6524:	ldr	r1, [pc, #896]	; 68ac <__cxa_finalize@plt+0x4560>
    6528:	ldr	r3, [pc, #896]	; 68b0 <__cxa_finalize@plt+0x4564>
    652c:	add	r0, pc, r0
    6530:	add	r1, pc, r1
    6534:	add	r3, pc, r3
    6538:	bl	19c9c <__cxa_finalize@plt+0x17950>
    653c:	ldrd	r4, [sl, #24]
    6540:	add	r0, sp, #56	; 0x38
    6544:	ldr	r1, [r1, #16]
    6548:	mov	r3, ip
    654c:	ldr	r2, [sl, #20]
    6550:	str	r0, [sp, #12]
    6554:	mov	r0, r9
    6558:	str	ip, [sp, #8]
    655c:	strd	r4, [sp]
    6560:	bl	b90c <__cxa_finalize@plt+0x95c0>
    6564:	cmp	r0, #0
    6568:	ble	6594 <__cxa_finalize@plt+0x4248>
    656c:	ldrd	r4, [sp, #112]	; 0x70
    6570:	mov	r0, r9
    6574:	ldr	r6, [sp, #32]
    6578:	ldrd	r2, [sp, #56]	; 0x38
    657c:	strd	r4, [sp]
    6580:	ldr	r5, [sp, #36]	; 0x24
    6584:	str	r8, [sp, #8]
    6588:	str	r6, [sp, #16]
    658c:	str	r5, [sp, #12]
    6590:	bl	d524 <__cxa_finalize@plt+0xb1d8>
    6594:	ldr	ip, [sp, #28]
    6598:	ldr	r2, [sp, #68]	; 0x44
    659c:	ldr	r3, [ip]
    65a0:	cmp	r2, r3
    65a4:	bne	67fc <__cxa_finalize@plt+0x44b0>
    65a8:	add	sp, sp, #76	; 0x4c
    65ac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    65b0:	ldr	r1, [r1, #32]
    65b4:	cmp	r1, #0
    65b8:	beq	67d8 <__cxa_finalize@plt+0x448c>
    65bc:	ldrd	r4, [sp, #112]	; 0x70
    65c0:	mov	r3, #0
    65c4:	str	r8, [sp, #8]
    65c8:	str	r3, [sp, #12]
    65cc:	add	r3, sp, #48	; 0x30
    65d0:	strd	r4, [sp]
    65d4:	str	r3, [sp, #16]
    65d8:	bl	6498 <__cxa_finalize@plt+0x414c>
    65dc:	cmp	r0, #0
    65e0:	ble	6594 <__cxa_finalize@plt+0x4248>
    65e4:	ldrd	r6, [sp, #48]	; 0x30
    65e8:	cmp	r7, r5
    65ec:	cmpeq	r6, r4
    65f0:	movcs	r3, #0
    65f4:	movcc	r3, #1
    65f8:	cmp	r8, #1
    65fc:	beq	6614 <__cxa_finalize@plt+0x42c8>
    6600:	ldrd	r4, [sp, #112]	; 0x70
    6604:	cmp	r7, r5
    6608:	cmpeq	r6, r4
    660c:	movls	r3, #0
    6610:	movhi	r3, #1
    6614:	cmp	r3, #0
    6618:	bne	6880 <__cxa_finalize@plt+0x4534>
    661c:	ldr	r4, [sl, #32]
    6620:	ldr	fp, [r4, #8]
    6624:	cmp	fp, #0
    6628:	beq	67e0 <__cxa_finalize@plt+0x4494>
    662c:	cmp	r4, fp
    6630:	beq	67e0 <__cxa_finalize@plt+0x4494>
    6634:	add	r5, sp, #56	; 0x38
    6638:	str	sl, [sp, #24]
    663c:	str	r5, [sp, #44]	; 0x2c
    6640:	ldr	sl, [sp, #40]	; 0x28
    6644:	b	6688 <__cxa_finalize@plt+0x433c>
    6648:	cmp	r1, r7
    664c:	cmpeq	r0, r6
    6650:	bhi	6800 <__cxa_finalize@plt+0x44b4>
    6654:	movcs	r3, #0
    6658:	movcc	r3, #1
    665c:	cmp	r3, #0
    6660:	strdne	r0, [sp, #48]	; 0x30
    6664:	movne	r4, fp
    6668:	ldr	fp, [fp, #8]
    666c:	movne	r6, r0
    6670:	movne	r7, r1
    6674:	cmp	fp, #0
    6678:	ldreq	ip, [sp, #24]
    667c:	ldreq	fp, [ip, #32]
    6680:	cmp	r4, fp
    6684:	beq	67e0 <__cxa_finalize@plt+0x4494>
    6688:	strd	r6, [sp]
    668c:	mov	r0, sl
    6690:	str	r8, [sp, #8]
    6694:	mov	r1, fp
    6698:	mov	r6, #0
    669c:	mov	r2, r9
    66a0:	str	r6, [sp, #12]
    66a4:	str	r5, [sp, #16]
    66a8:	bl	6498 <__cxa_finalize@plt+0x414c>
    66ac:	cmp	r0, #0
    66b0:	ble	6594 <__cxa_finalize@plt+0x4248>
    66b4:	cmp	r8, #1
    66b8:	ldrd	r0, [sp, #56]	; 0x38
    66bc:	ldrd	r6, [sp, #48]	; 0x30
    66c0:	bne	6648 <__cxa_finalize@plt+0x42fc>
    66c4:	cmp	r1, r7
    66c8:	cmpeq	r0, r6
    66cc:	bcc	6800 <__cxa_finalize@plt+0x44b4>
    66d0:	movls	r3, #0
    66d4:	movhi	r3, #1
    66d8:	b	665c <__cxa_finalize@plt+0x4310>
    66dc:	ldr	r7, [r1, #32]
    66e0:	cmp	r7, #0
    66e4:	beq	67d8 <__cxa_finalize@plt+0x448c>
    66e8:	add	ip, sp, #56	; 0x38
    66ec:	mov	r6, #0
    66f0:	str	ip, [sp, #44]	; 0x2c
    66f4:	ldr	sl, [sp, #40]	; 0x28
    66f8:	mov	fp, ip
    66fc:	b	671c <__cxa_finalize@plt+0x43d0>
    6700:	ldr	r2, [sp, #56]	; 0x38
    6704:	ldr	r3, [sp, #60]	; 0x3c
    6708:	str	r2, [sp, #48]	; 0x30
    670c:	str	r3, [sp, #52]	; 0x34
    6710:	ldr	r7, [r7, #8]
    6714:	cmp	r7, #0
    6718:	beq	6784 <__cxa_finalize@plt+0x4438>
    671c:	ldrd	r4, [sp, #112]	; 0x70
    6720:	mov	r0, sl
    6724:	str	r8, [sp, #8]
    6728:	mov	r1, r7
    672c:	str	r6, [sp, #12]
    6730:	mov	r2, r9
    6734:	strd	r4, [sp]
    6738:	str	fp, [sp, #16]
    673c:	bl	6498 <__cxa_finalize@plt+0x414c>
    6740:	cmp	r0, #0
    6744:	blt	6594 <__cxa_finalize@plt+0x4248>
    6748:	beq	6710 <__cxa_finalize@plt+0x43c4>
    674c:	ldrd	r4, [sp, #48]	; 0x30
    6750:	orrs	ip, r4, r5
    6754:	beq	6700 <__cxa_finalize@plt+0x43b4>
    6758:	cmp	r8, #1
    675c:	ldrd	r2, [sp, #56]	; 0x38
    6760:	beq	6774 <__cxa_finalize@plt+0x4428>
    6764:	cmp	r5, r3
    6768:	cmpeq	r4, r2
    676c:	bcs	6710 <__cxa_finalize@plt+0x43c4>
    6770:	b	6708 <__cxa_finalize@plt+0x43bc>
    6774:	cmp	r5, r3
    6778:	cmpeq	r4, r2
    677c:	bhi	6708 <__cxa_finalize@plt+0x43bc>
    6780:	b	6710 <__cxa_finalize@plt+0x43c4>
    6784:	ldrd	r2, [sp, #48]	; 0x30
    6788:	orrs	r1, r2, r3
    678c:	beq	67d8 <__cxa_finalize@plt+0x448c>
    6790:	ldr	r5, [sp, #44]	; 0x2c
    6794:	mov	r0, r9
    6798:	mov	r1, #3
    679c:	str	r5, [sp]
    67a0:	bl	aef8 <__cxa_finalize@plt+0x8bac>
    67a4:	cmp	r0, #0
    67a8:	blt	6594 <__cxa_finalize@plt+0x4248>
    67ac:	ldr	r6, [sp, #36]	; 0x24
    67b0:	ldr	r7, [sp, #32]
    67b4:	cmp	r6, #0
    67b8:	ldrne	r3, [sp, #56]	; 0x38
    67bc:	strne	r3, [r6]
    67c0:	cmp	r7, #0
    67c4:	ldrdne	r2, [sp, #48]	; 0x30
    67c8:	movne	r0, #1
    67cc:	moveq	r0, #1
    67d0:	strdne	r2, [r7]
    67d4:	b	6594 <__cxa_finalize@plt+0x4248>
    67d8:	mov	r0, #0
    67dc:	b	6594 <__cxa_finalize@plt+0x4248>
    67e0:	orrs	r1, r6, r7
    67e4:	beq	651c <__cxa_finalize@plt+0x41d0>
    67e8:	add	r4, sp, #56	; 0x38
    67ec:	mov	r2, r6
    67f0:	mov	r3, r7
    67f4:	str	r4, [sp, #44]	; 0x2c
    67f8:	b	6790 <__cxa_finalize@plt+0x4444>
    67fc:	bl	2154 <__stack_chk_fail@plt>
    6800:	ldr	r0, [pc, #172]	; 68b4 <__cxa_finalize@plt+0x4568>
    6804:	movw	r2, #563	; 0x233
    6808:	ldr	r1, [pc, #168]	; 68b8 <__cxa_finalize@plt+0x456c>
    680c:	ldr	r3, [pc, #168]	; 68bc <__cxa_finalize@plt+0x4570>
    6810:	add	r0, pc, r0
    6814:	add	r1, pc, r1
    6818:	add	r3, pc, r3
    681c:	bl	19c9c <__cxa_finalize@plt+0x17950>
    6820:	ldr	r0, [pc, #152]	; 68c0 <__cxa_finalize@plt+0x4574>
    6824:	mov	r2, #508	; 0x1fc
    6828:	ldr	r1, [pc, #148]	; 68c4 <__cxa_finalize@plt+0x4578>
    682c:	ldr	r3, [pc, #148]	; 68c8 <__cxa_finalize@plt+0x457c>
    6830:	add	r0, pc, r0
    6834:	add	r1, pc, r1
    6838:	add	r3, pc, r3
    683c:	bl	19c9c <__cxa_finalize@plt+0x17950>
    6840:	ldr	r0, [pc, #132]	; 68cc <__cxa_finalize@plt+0x4580>
    6844:	movw	r2, #507	; 0x1fb
    6848:	ldr	r1, [pc, #128]	; 68d0 <__cxa_finalize@plt+0x4584>
    684c:	ldr	r3, [pc, #128]	; 68d4 <__cxa_finalize@plt+0x4588>
    6850:	add	r0, pc, r0
    6854:	add	r1, pc, r1
    6858:	add	r3, pc, r3
    685c:	bl	19c9c <__cxa_finalize@plt+0x17950>
    6860:	ldr	r0, [pc, #112]	; 68d8 <__cxa_finalize@plt+0x458c>
    6864:	movw	r2, #506	; 0x1fa
    6868:	ldr	r1, [pc, #108]	; 68dc <__cxa_finalize@plt+0x4590>
    686c:	ldr	r3, [pc, #108]	; 68e0 <__cxa_finalize@plt+0x4594>
    6870:	add	r0, pc, r0
    6874:	add	r1, pc, r1
    6878:	add	r3, pc, r3
    687c:	bl	19c9c <__cxa_finalize@plt+0x17950>
    6880:	ldr	r0, [pc, #92]	; 68e4 <__cxa_finalize@plt+0x4598>
    6884:	movw	r2, #553	; 0x229
    6888:	ldr	r1, [pc, #88]	; 68e8 <__cxa_finalize@plt+0x459c>
    688c:	ldr	r3, [pc, #88]	; 68ec <__cxa_finalize@plt+0x45a0>
    6890:	add	r0, pc, r0
    6894:	add	r1, pc, r1
    6898:	add	r3, pc, r3
    689c:	bl	19c9c <__cxa_finalize@plt+0x17950>
    68a0:	andeq	sp, r2, r0, ror #17
    68a4:	andeq	r0, r0, ip, asr #4
    68a8:	andeq	r6, r1, r0, lsr #25
    68ac:	andeq	r6, r1, r4, asr ip
    68b0:	andeq	r6, r1, r0, asr #24
    68b4:	andeq	r6, r1, ip, lsl #20
    68b8:	andeq	r6, r1, r0, ror r9
    68bc:	andeq	r6, r1, ip, asr r9
    68c0:	andeq	r9, r1, ip, ror ip
    68c4:	andeq	r6, r1, r0, asr r9
    68c8:	andeq	r6, r1, ip, lsr r9
    68cc:	andeq	r6, r1, r0, lsr #26
    68d0:	andeq	r6, r1, r0, lsr r9
    68d4:	andeq	r6, r1, ip, lsl r9
    68d8:	ldrdeq	r5, [r1], -r0
    68dc:	andeq	r6, r1, r0, lsl r9
    68e0:	strdeq	r6, [r1], -ip
    68e4:	andeq	r6, r1, r4, asr #18
    68e8:	strdeq	r6, [r1], -r0
    68ec:	ldrdeq	r6, [r1], -ip
    68f0:	ldr	ip, [pc, #1204]	; 6dac <__cxa_finalize@plt+0x4a60>
    68f4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    68f8:	add	ip, pc, ip
    68fc:	sub	sp, sp, #108	; 0x6c
    6900:	subs	r8, r0, #0
    6904:	mov	r6, r3
    6908:	ldr	r0, [pc, #1184]	; 6db0 <__cxa_finalize@plt+0x4a64>
    690c:	mov	r3, ip
    6910:	ldr	ip, [sp, #144]	; 0x90
    6914:	str	r1, [sp, #40]	; 0x28
    6918:	mov	r7, r2
    691c:	str	ip, [sp, #48]	; 0x30
    6920:	ldr	r0, [r3, r0]
    6924:	ldr	ip, [sp, #148]	; 0x94
    6928:	ldr	r3, [r0]
    692c:	str	r0, [sp, #44]	; 0x2c
    6930:	str	ip, [sp, #52]	; 0x34
    6934:	str	r3, [sp, #100]	; 0x64
    6938:	beq	6d6c <__cxa_finalize@plt+0x4a20>
    693c:	ldr	ip, [sp, #40]	; 0x28
    6940:	cmp	ip, #0
    6944:	beq	6d4c <__cxa_finalize@plt+0x4a00>
    6948:	cmp	r2, #0
    694c:	beq	6d2c <__cxa_finalize@plt+0x49e0>
    6950:	ldr	ip, [sp, #40]	; 0x28
    6954:	ldr	r4, [ip]
    6958:	cmp	r4, #0
    695c:	beq	6a50 <__cxa_finalize@plt+0x4704>
    6960:	cmp	r4, #1
    6964:	beq	6b64 <__cxa_finalize@plt+0x4818>
    6968:	cmp	r4, #2
    696c:	bne	6d8c <__cxa_finalize@plt+0x4a40>
    6970:	ldr	ip, [sp, #40]	; 0x28
    6974:	ldr	fp, [ip, #32]
    6978:	cmp	fp, #0
    697c:	beq	6b5c <__cxa_finalize@plt+0x4810>
    6980:	mov	r4, #0
    6984:	mov	r5, #0
    6988:	add	r9, sp, #56	; 0x38
    698c:	mov	sl, #0
    6990:	b	69a4 <__cxa_finalize@plt+0x4658>
    6994:	ldrd	r4, [sp, #56]	; 0x38
    6998:	ldr	fp, [fp, #8]
    699c:	cmp	fp, #0
    69a0:	beq	69fc <__cxa_finalize@plt+0x46b0>
    69a4:	str	sl, [sp]
    69a8:	mov	r0, r8
    69ac:	str	r9, [sp, #4]
    69b0:	mov	r1, fp
    69b4:	mov	r2, r7
    69b8:	mov	r3, r6
    69bc:	bl	68f0 <__cxa_finalize@plt+0x45a4>
    69c0:	cmp	r0, #0
    69c4:	ble	6a24 <__cxa_finalize@plt+0x46d8>
    69c8:	orrs	r1, r4, r5
    69cc:	beq	6994 <__cxa_finalize@plt+0x4648>
    69d0:	cmp	r6, #1
    69d4:	ldrd	r2, [sp, #56]	; 0x38
    69d8:	beq	6a40 <__cxa_finalize@plt+0x46f4>
    69dc:	cmp	r3, r5
    69e0:	cmpeq	r2, r4
    69e4:	bcs	6998 <__cxa_finalize@plt+0x464c>
    69e8:	ldr	fp, [fp, #8]
    69ec:	mov	r4, r2
    69f0:	mov	r5, r3
    69f4:	cmp	fp, #0
    69f8:	bne	69a4 <__cxa_finalize@plt+0x4658>
    69fc:	ldr	ip, [sp, #48]	; 0x30
    6a00:	mov	r0, r8
    6a04:	strd	r4, [sp]
    6a08:	mov	r2, r7
    6a0c:	str	r6, [sp, #8]
    6a10:	str	ip, [sp, #12]
    6a14:	ldr	ip, [sp, #52]	; 0x34
    6a18:	ldr	r1, [sp, #40]	; 0x28
    6a1c:	str	ip, [sp, #16]
    6a20:	bl	6498 <__cxa_finalize@plt+0x414c>
    6a24:	ldr	ip, [sp, #44]	; 0x2c
    6a28:	ldr	r2, [sp, #100]	; 0x64
    6a2c:	ldr	r3, [ip]
    6a30:	cmp	r2, r3
    6a34:	bne	6d28 <__cxa_finalize@plt+0x49dc>
    6a38:	add	sp, sp, #108	; 0x6c
    6a3c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    6a40:	cmp	r3, r5
    6a44:	cmpeq	r2, r4
    6a48:	bhi	69e8 <__cxa_finalize@plt+0x469c>
    6a4c:	b	6998 <__cxa_finalize@plt+0x464c>
    6a50:	ldrd	sl, [ip, #24]
    6a54:	mov	r0, r7
    6a58:	ldr	r1, [ip, #16]
    6a5c:	mov	r3, r4
    6a60:	ldr	r2, [ip, #20]
    6a64:	add	ip, sp, #56	; 0x38
    6a68:	str	r4, [sp, #8]
    6a6c:	str	ip, [sp, #12]
    6a70:	strd	sl, [sp]
    6a74:	bl	b90c <__cxa_finalize@plt+0x95c0>
    6a78:	cmp	r0, #0
    6a7c:	ble	6a24 <__cxa_finalize@plt+0x46d8>
    6a80:	ldr	r1, [r8, #16]
    6a84:	cmp	r1, #0
    6a88:	beq	6b28 <__cxa_finalize@plt+0x47dc>
    6a8c:	cmp	r1, #1
    6a90:	beq	6cc8 <__cxa_finalize@plt+0x497c>
    6a94:	ldrb	r3, [r8, #20]
    6a98:	cmp	r3, #0
    6a9c:	beq	6ae4 <__cxa_finalize@plt+0x4798>
    6aa0:	add	r3, r8, #32
    6aa4:	ldr	r4, [r7, #160]	; 0xa0
    6aa8:	add	lr, sp, #64	; 0x40
    6aac:	add	ip, sp, #80	; 0x50
    6ab0:	ldm	r3, {r0, r1, r2, r3}
    6ab4:	stm	lr, {r0, r1, r2, r3}
    6ab8:	ldr	r0, [r4, #72]!	; 0x48
    6abc:	ldr	r1, [r4, #4]
    6ac0:	ldr	r2, [r4, #8]
    6ac4:	ldr	r3, [r4, #12]
    6ac8:	stmia	ip!, {r0, r1, r2, r3}
    6acc:	mov	r0, lr
    6ad0:	add	r1, sp, #80	; 0x50
    6ad4:	mov	r2, #16
    6ad8:	bl	1d7c <memcmp@plt>
    6adc:	cmp	r0, #0
    6ae0:	beq	6cfc <__cxa_finalize@plt+0x49b0>
    6ae4:	ldrb	r3, [r8, #22]
    6ae8:	cmp	r3, #0
    6aec:	bne	6c80 <__cxa_finalize@plt+0x4934>
    6af0:	ldrb	r1, [r8, #21]
    6af4:	cmp	r1, #0
    6af8:	beq	6c0c <__cxa_finalize@plt+0x48c0>
    6afc:	ldr	ip, [sp, #48]	; 0x30
    6b00:	mov	r0, r7
    6b04:	ldrd	r4, [r8, #48]	; 0x30
    6b08:	ldrd	r2, [sp, #56]	; 0x38
    6b0c:	str	ip, [sp, #12]
    6b10:	ldr	ip, [sp, #52]	; 0x34
    6b14:	str	r6, [sp, #8]
    6b18:	strd	r4, [sp]
    6b1c:	str	ip, [sp, #16]
    6b20:	bl	d9c4 <__cxa_finalize@plt+0xb678>
    6b24:	b	6a24 <__cxa_finalize@plt+0x46d8>
    6b28:	ldr	ip, [sp, #48]	; 0x30
    6b2c:	mov	r0, r7
    6b30:	ldrd	r2, [sp, #56]	; 0x38
    6b34:	str	ip, [sp, #12]
    6b38:	ldr	ip, [sp, #52]	; 0x34
    6b3c:	strd	r2, [sp]
    6b40:	mov	r2, #0
    6b44:	mov	r3, #0
    6b48:	str	ip, [sp, #16]
    6b4c:	mov	ip, #1
    6b50:	str	ip, [sp, #8]
    6b54:	bl	d2d8 <__cxa_finalize@plt+0xaf8c>
    6b58:	b	6a24 <__cxa_finalize@plt+0x46d8>
    6b5c:	mov	r0, fp
    6b60:	b	6a24 <__cxa_finalize@plt+0x46d8>
    6b64:	ldr	ip, [sp, #40]	; 0x28
    6b68:	ldr	fp, [ip, #32]
    6b6c:	cmp	fp, #0
    6b70:	addne	r9, sp, #56	; 0x38
    6b74:	movne	r4, #0
    6b78:	movne	r5, #0
    6b7c:	movne	sl, #0
    6b80:	bne	6b98 <__cxa_finalize@plt+0x484c>
    6b84:	b	6c04 <__cxa_finalize@plt+0x48b8>
    6b88:	ldrd	r4, [sp, #56]	; 0x38
    6b8c:	ldr	fp, [fp, #8]
    6b90:	cmp	fp, #0
    6b94:	beq	6bfc <__cxa_finalize@plt+0x48b0>
    6b98:	str	sl, [sp]
    6b9c:	mov	r0, r8
    6ba0:	str	r9, [sp, #4]
    6ba4:	mov	r1, fp
    6ba8:	mov	r2, r7
    6bac:	mov	r3, r6
    6bb0:	bl	68f0 <__cxa_finalize@plt+0x45a4>
    6bb4:	cmp	r0, #0
    6bb8:	blt	6a24 <__cxa_finalize@plt+0x46d8>
    6bbc:	beq	6b8c <__cxa_finalize@plt+0x4840>
    6bc0:	orrs	r1, r4, r5
    6bc4:	beq	6b88 <__cxa_finalize@plt+0x483c>
    6bc8:	cmp	r6, #1
    6bcc:	ldrd	r2, [sp, #56]	; 0x38
    6bd0:	beq	6bec <__cxa_finalize@plt+0x48a0>
    6bd4:	cmp	r5, r3
    6bd8:	cmpeq	r4, r2
    6bdc:	bcs	6b8c <__cxa_finalize@plt+0x4840>
    6be0:	mov	r4, r2
    6be4:	mov	r5, r3
    6be8:	b	6b8c <__cxa_finalize@plt+0x4840>
    6bec:	cmp	r5, r3
    6bf0:	cmpeq	r4, r2
    6bf4:	bhi	6be0 <__cxa_finalize@plt+0x4894>
    6bf8:	b	6b8c <__cxa_finalize@plt+0x4840>
    6bfc:	orrs	r2, r4, r5
    6c00:	bne	6c3c <__cxa_finalize@plt+0x48f0>
    6c04:	mov	r0, #0
    6c08:	b	6a24 <__cxa_finalize@plt+0x46d8>
    6c0c:	ldr	ip, [sp, #48]	; 0x30
    6c10:	mov	r0, r7
    6c14:	ldrd	r4, [sp, #56]	; 0x38
    6c18:	mov	r2, #0
    6c1c:	str	r6, [sp, #8]
    6c20:	mov	r3, #0
    6c24:	str	ip, [sp, #12]
    6c28:	ldr	ip, [sp, #52]	; 0x34
    6c2c:	strd	r4, [sp]
    6c30:	str	ip, [sp, #16]
    6c34:	bl	d2d8 <__cxa_finalize@plt+0xaf8c>
    6c38:	b	6a24 <__cxa_finalize@plt+0x46d8>
    6c3c:	str	r9, [sp]
    6c40:	mov	r0, r7
    6c44:	mov	r1, #3
    6c48:	mov	r2, r4
    6c4c:	mov	r3, r5
    6c50:	bl	aef8 <__cxa_finalize@plt+0x8bac>
    6c54:	cmp	r0, #0
    6c58:	blt	6a24 <__cxa_finalize@plt+0x46d8>
    6c5c:	ldr	ip, [sp, #48]	; 0x30
    6c60:	mov	r0, #1
    6c64:	cmp	ip, #0
    6c68:	ldrne	r3, [sp, #56]	; 0x38
    6c6c:	strne	r3, [ip]
    6c70:	ldr	ip, [sp, #52]	; 0x34
    6c74:	cmp	ip, #0
    6c78:	strdne	r4, [ip]
    6c7c:	b	6a24 <__cxa_finalize@plt+0x46d8>
    6c80:	add	r3, r8, #64	; 0x40
    6c84:	ldrd	r4, [sp, #56]	; 0x38
    6c88:	ldr	ip, [sp, #48]	; 0x30
    6c8c:	ldm	r3, {r0, r1, r2, r3}
    6c90:	stm	sp, {r0, r1, r2, r3}
    6c94:	mov	r2, r4
    6c98:	mov	r3, r5
    6c9c:	ldrd	r4, [r8, #56]	; 0x38
    6ca0:	str	ip, [sp, #28]
    6ca4:	mov	r0, r7
    6ca8:	ldr	ip, [sp, #52]	; 0x34
    6cac:	str	r6, [sp, #24]
    6cb0:	strd	r4, [sp, #16]
    6cb4:	str	ip, [sp, #32]
    6cb8:	bl	d620 <__cxa_finalize@plt+0xb2d4>
    6cbc:	cmn	r0, #2
    6cc0:	bne	6a24 <__cxa_finalize@plt+0x46d8>
    6cc4:	b	6af0 <__cxa_finalize@plt+0x47a4>
    6cc8:	ldr	ip, [sp, #48]	; 0x30
    6ccc:	mov	r0, r7
    6cd0:	ldrd	r8, [sp, #56]	; 0x38
    6cd4:	mov	r1, r4
    6cd8:	str	r4, [sp, #8]
    6cdc:	mov	r2, #0
    6ce0:	str	ip, [sp, #12]
    6ce4:	mov	r3, #0
    6ce8:	ldr	ip, [sp, #52]	; 0x34
    6cec:	strd	r8, [sp]
    6cf0:	str	ip, [sp, #16]
    6cf4:	bl	d2d8 <__cxa_finalize@plt+0xaf8c>
    6cf8:	b	6a24 <__cxa_finalize@plt+0x46d8>
    6cfc:	ldr	ip, [sp, #48]	; 0x30
    6d00:	mov	r0, r7
    6d04:	ldrd	r4, [r8, #24]
    6d08:	ldrd	r2, [sp, #56]	; 0x38
    6d0c:	str	ip, [sp, #12]
    6d10:	ldr	ip, [sp, #52]	; 0x34
    6d14:	str	r6, [sp, #8]
    6d18:	strd	r4, [sp]
    6d1c:	str	ip, [sp, #16]
    6d20:	bl	d8c8 <__cxa_finalize@plt+0xb57c>
    6d24:	b	6a24 <__cxa_finalize@plt+0x46d8>
    6d28:	bl	2154 <__stack_chk_fail@plt>
    6d2c:	ldr	r0, [pc, #128]	; 6db4 <__cxa_finalize@plt+0x4a68>
    6d30:	movw	r2, #597	; 0x255
    6d34:	ldr	r1, [pc, #124]	; 6db8 <__cxa_finalize@plt+0x4a6c>
    6d38:	ldr	r3, [pc, #124]	; 6dbc <__cxa_finalize@plt+0x4a70>
    6d3c:	add	r0, pc, r0
    6d40:	add	r1, pc, r1
    6d44:	add	r3, pc, r3
    6d48:	bl	19c9c <__cxa_finalize@plt+0x17950>
    6d4c:	ldr	r0, [pc, #108]	; 6dc0 <__cxa_finalize@plt+0x4a74>
    6d50:	mov	r2, #596	; 0x254
    6d54:	ldr	r1, [pc, #104]	; 6dc4 <__cxa_finalize@plt+0x4a78>
    6d58:	ldr	r3, [pc, #104]	; 6dc8 <__cxa_finalize@plt+0x4a7c>
    6d5c:	add	r0, pc, r0
    6d60:	add	r1, pc, r1
    6d64:	add	r3, pc, r3
    6d68:	bl	19c9c <__cxa_finalize@plt+0x17950>
    6d6c:	ldr	r0, [pc, #88]	; 6dcc <__cxa_finalize@plt+0x4a80>
    6d70:	movw	r2, #595	; 0x253
    6d74:	ldr	r1, [pc, #84]	; 6dd0 <__cxa_finalize@plt+0x4a84>
    6d78:	ldr	r3, [pc, #84]	; 6dd4 <__cxa_finalize@plt+0x4a88>
    6d7c:	add	r0, pc, r0
    6d80:	add	r1, pc, r1
    6d84:	add	r3, pc, r3
    6d88:	bl	19c9c <__cxa_finalize@plt+0x17950>
    6d8c:	ldr	r0, [pc, #68]	; 6dd8 <__cxa_finalize@plt+0x4a8c>
    6d90:	movw	r2, #661	; 0x295
    6d94:	ldr	r1, [pc, #64]	; 6ddc <__cxa_finalize@plt+0x4a90>
    6d98:	ldr	r3, [pc, #64]	; 6de0 <__cxa_finalize@plt+0x4a94>
    6d9c:	add	r0, pc, r0
    6da0:	add	r1, pc, r1
    6da4:	add	r3, pc, r3
    6da8:	bl	19c9c <__cxa_finalize@plt+0x17950>
    6dac:	andeq	sp, r2, ip, lsl #9
    6db0:	andeq	r0, r0, ip, asr #4
    6db4:	andeq	r9, r1, r0, ror r7
    6db8:	andeq	r6, r1, r4, asr #8
    6dbc:	muleq	r1, r8, lr
    6dc0:	andeq	r6, r1, r4, lsl r8
    6dc4:	andeq	r6, r1, r4, lsr #8
    6dc8:	andeq	r6, r1, r8, ror lr
    6dcc:	andeq	r5, r1, r4, asr #11
    6dd0:	andeq	r6, r1, r4, lsl #8
    6dd4:	andeq	r6, r1, r8, asr lr
    6dd8:			; <UNDEFINED> instruction: 0x000164b4
    6ddc:	andeq	r6, r1, r4, ror #7
    6de0:	andeq	r6, r1, r8, lsr lr
    6de4:	push	{r4, r5, r6, lr}
    6de8:	cmp	r0, #0
    6dec:	sub	sp, sp, #24
    6df0:	mov	ip, r1
    6df4:	mov	lr, r3
    6df8:	ldr	r6, [sp, #40]	; 0x28
    6dfc:	beq	6ee4 <__cxa_finalize@plt+0x4b98>
    6e00:	cmp	r1, #0
    6e04:	beq	6ec4 <__cxa_finalize@plt+0x4b78>
    6e08:	cmp	r3, #0
    6e0c:	beq	6ea4 <__cxa_finalize@plt+0x4b58>
    6e10:	cmp	r6, #0
    6e14:	beq	6e84 <__cxa_finalize@plt+0x4b38>
    6e18:	ldr	r1, [r0, #104]	; 0x68
    6e1c:	ldrd	r4, [ip, #176]	; 0xb0
    6e20:	cmp	r1, #0
    6e24:	beq	6e64 <__cxa_finalize@plt+0x4b18>
    6e28:	cmp	r2, #1
    6e2c:	beq	6e58 <__cxa_finalize@plt+0x4b0c>
    6e30:	subs	r4, r4, #1
    6e34:	sbc	r5, r5, #0
    6e38:	str	r2, [sp, #8]
    6e3c:	mov	r2, ip
    6e40:	strd	r4, [sp]
    6e44:	str	lr, [sp, #12]
    6e48:	str	r6, [sp, #16]
    6e4c:	bl	6498 <__cxa_finalize@plt+0x414c>
    6e50:	add	sp, sp, #24
    6e54:	pop	{r4, r5, r6, pc}
    6e58:	adds	r4, r4, #1
    6e5c:	adc	r5, r5, #0
    6e60:	b	6e38 <__cxa_finalize@plt+0x4aec>
    6e64:	str	r2, [sp]
    6e68:	mov	r0, ip
    6e6c:	mov	r2, r4
    6e70:	mov	r3, r5
    6e74:	str	lr, [sp, #4]
    6e78:	str	r6, [sp, #8]
    6e7c:	bl	d058 <__cxa_finalize@plt+0xad0c>
    6e80:	b	6e50 <__cxa_finalize@plt+0x4b04>
    6e84:	ldr	r0, [pc, #120]	; 6f04 <__cxa_finalize@plt+0x4bb8>
    6e88:	movw	r2, #730	; 0x2da
    6e8c:	ldr	r1, [pc, #116]	; 6f08 <__cxa_finalize@plt+0x4bbc>
    6e90:	ldr	r3, [pc, #116]	; 6f0c <__cxa_finalize@plt+0x4bc0>
    6e94:	add	r0, pc, r0
    6e98:	add	r1, pc, r1
    6e9c:	add	r3, pc, r3
    6ea0:	bl	19c9c <__cxa_finalize@plt+0x17950>
    6ea4:	ldr	r0, [pc, #100]	; 6f10 <__cxa_finalize@plt+0x4bc4>
    6ea8:	movw	r2, #729	; 0x2d9
    6eac:	ldr	r1, [pc, #96]	; 6f14 <__cxa_finalize@plt+0x4bc8>
    6eb0:	ldr	r3, [pc, #96]	; 6f18 <__cxa_finalize@plt+0x4bcc>
    6eb4:	add	r0, pc, r0
    6eb8:	add	r1, pc, r1
    6ebc:	add	r3, pc, r3
    6ec0:	bl	19c9c <__cxa_finalize@plt+0x17950>
    6ec4:	ldr	r0, [pc, #80]	; 6f1c <__cxa_finalize@plt+0x4bd0>
    6ec8:	mov	r2, #728	; 0x2d8
    6ecc:	ldr	r1, [pc, #76]	; 6f20 <__cxa_finalize@plt+0x4bd4>
    6ed0:	ldr	r3, [pc, #76]	; 6f24 <__cxa_finalize@plt+0x4bd8>
    6ed4:	add	r0, pc, r0
    6ed8:	add	r1, pc, r1
    6edc:	add	r3, pc, r3
    6ee0:	bl	19c9c <__cxa_finalize@plt+0x17950>
    6ee4:	ldr	r0, [pc, #60]	; 6f28 <__cxa_finalize@plt+0x4bdc>
    6ee8:	movw	r2, #727	; 0x2d7
    6eec:	ldr	r1, [pc, #56]	; 6f2c <__cxa_finalize@plt+0x4be0>
    6ef0:	ldr	r3, [pc, #56]	; 6f30 <__cxa_finalize@plt+0x4be4>
    6ef4:	add	r0, pc, r0
    6ef8:	add	r1, pc, r1
    6efc:	add	r3, pc, r3
    6f00:	bl	19c9c <__cxa_finalize@plt+0x17950>
    6f04:	ldrdeq	r6, [r1], -ip
    6f08:	andeq	r6, r1, ip, ror #5
    6f0c:			; <UNDEFINED> instruction: 0x00016db0
    6f10:			; <UNDEFINED> instruction: 0x000163b8
    6f14:	andeq	r6, r1, ip, asr #5
    6f18:	muleq	r1, r0, sp
    6f1c:	ldrdeq	r9, [r1], -r8
    6f20:	andeq	r6, r1, ip, lsr #5
    6f24:	andeq	r6, r1, r0, ror sp
    6f28:	andeq	r5, r1, ip, asr #8
    6f2c:	andeq	r6, r1, ip, lsl #5
    6f30:	andeq	r6, r1, r0, asr sp
    6f34:	push	{r4, r5, lr}
    6f38:	subs	r4, r0, #0
    6f3c:	sub	sp, sp, #20
    6f40:	mov	r5, r1
    6f44:	beq	7014 <__cxa_finalize@plt+0x4cc8>
    6f48:	cmp	r1, #0
    6f4c:	beq	7034 <__cxa_finalize@plt+0x4ce8>
    6f50:	ldr	r1, [r1, #40]	; 0x28
    6f54:	ldr	r0, [r4, #8]
    6f58:	bl	18ae4 <__cxa_finalize@plt+0x16798>
    6f5c:	bl	1a650 <__cxa_finalize@plt+0x18304>
    6f60:	cmp	r0, #6
    6f64:	bgt	6fac <__cxa_finalize@plt+0x4c60>
    6f68:	ldr	r3, [r4, #88]	; 0x58
    6f6c:	cmp	r3, r5
    6f70:	moveq	r3, #0
    6f74:	moveq	r2, #0
    6f78:	strdeq	r2, [r4, #96]	; 0x60
    6f7c:	moveq	r1, #0
    6f80:	ldr	r3, [r4, #152]	; 0x98
    6f84:	streq	r1, [r4, #88]	; 0x58
    6f88:	cmp	r3, r5
    6f8c:	beq	6fe8 <__cxa_finalize@plt+0x4c9c>
    6f90:	mov	r0, r5
    6f94:	bl	ac0c <__cxa_finalize@plt+0x88c0>
    6f98:	ldr	r3, [r4, #124]	; 0x7c
    6f9c:	add	r3, r3, #1
    6fa0:	str	r3, [r4, #124]	; 0x7c
    6fa4:	add	sp, sp, #20
    6fa8:	pop	{r4, r5, pc}
    6fac:	ldr	lr, [pc, #160]	; 7054 <__cxa_finalize@plt+0x4d08>
    6fb0:	mov	r1, #0
    6fb4:	ldr	ip, [pc, #156]	; 7058 <__cxa_finalize@plt+0x4d0c>
    6fb8:	movw	r3, #1347	; 0x543
    6fbc:	add	lr, pc, lr
    6fc0:	str	lr, [sp]
    6fc4:	add	ip, pc, ip
    6fc8:	str	ip, [sp, #4]
    6fcc:	ldr	ip, [r5, #40]	; 0x28
    6fd0:	mov	r0, #7
    6fd4:	ldr	r2, [pc, #128]	; 705c <__cxa_finalize@plt+0x4d10>
    6fd8:	str	ip, [sp, #8]
    6fdc:	add	r2, pc, r2
    6fe0:	bl	19ed0 <__cxa_finalize@plt+0x17b84>
    6fe4:	b	6f68 <__cxa_finalize@plt+0x4c1c>
    6fe8:	ldr	r0, [r4, #8]
    6fec:	ldr	r1, [r5, #40]	; 0x28
    6ff0:	bl	18c7c <__cxa_finalize@plt+0x16930>
    6ff4:	mov	r3, #0
    6ff8:	mov	r2, #0
    6ffc:	strd	r2, [r4, #160]	; 0xa0
    7000:	cmp	r0, #0
    7004:	str	r0, [r4, #152]	; 0x98
    7008:	moveq	r3, #1
    700c:	strbeq	r3, [r4, #174]	; 0xae
    7010:	b	6f90 <__cxa_finalize@plt+0x4c44>
    7014:	ldr	r0, [pc, #68]	; 7060 <__cxa_finalize@plt+0x4d14>
    7018:	movw	r2, #1342	; 0x53e
    701c:	ldr	r1, [pc, #64]	; 7064 <__cxa_finalize@plt+0x4d18>
    7020:	ldr	r3, [pc, #64]	; 7068 <__cxa_finalize@plt+0x4d1c>
    7024:	add	r0, pc, r0
    7028:	add	r1, pc, r1
    702c:	add	r3, pc, r3
    7030:	bl	19c9c <__cxa_finalize@plt+0x17950>
    7034:	ldr	r0, [pc, #48]	; 706c <__cxa_finalize@plt+0x4d20>
    7038:	movw	r2, #1343	; 0x53f
    703c:	ldr	r1, [pc, #44]	; 7070 <__cxa_finalize@plt+0x4d24>
    7040:	ldr	r3, [pc, #44]	; 7074 <__cxa_finalize@plt+0x4d28>
    7044:	add	r0, pc, r0
    7048:	add	r1, pc, r1
    704c:	add	r3, pc, r3
    7050:	bl	19c9c <__cxa_finalize@plt+0x17950>
    7054:	strdeq	r6, [r1], -r4
    7058:			; <UNDEFINED> instruction: 0x000162b4
    705c:	andeq	r6, r1, r8, lsr #3
    7060:	andeq	r5, r1, ip, lsl r3
    7064:	andeq	r6, r1, ip, asr r1
    7068:	andeq	r6, r1, ip, lsl #27
    706c:	andeq	r9, r1, r8, ror #8
    7070:	andeq	r6, r1, ip, lsr r1
    7074:	andeq	r6, r1, ip, ror #26
    7078:	push	{r4, r5, lr}
    707c:	subs	r5, r0, #0
    7080:	sub	sp, sp, #20
    7084:	mov	r4, r1
    7088:	beq	7170 <__cxa_finalize@plt+0x4e24>
    708c:	ldr	r1, [r1, #4]
    7090:	cmp	r1, #0
    7094:	ble	70b4 <__cxa_finalize@plt+0x4d68>
    7098:	ldr	r0, [r5, #184]	; 0xb8
    709c:	bl	18ae4 <__cxa_finalize@plt+0x16798>
    70a0:	ldr	r0, [r5, #120]	; 0x78
    70a4:	cmp	r0, #0
    70a8:	blt	70b4 <__cxa_finalize@plt+0x4d68>
    70ac:	ldr	r1, [r4, #4]
    70b0:	bl	2190 <inotify_rm_watch@plt>
    70b4:	ldr	r0, [r5, #180]	; 0xb4
    70b8:	ldr	r1, [r4]
    70bc:	bl	18ae4 <__cxa_finalize@plt+0x16798>
    70c0:	ldrb	r5, [r4, #8]
    70c4:	cmp	r5, #0
    70c8:	bne	7128 <__cxa_finalize@plt+0x4ddc>
    70cc:	bl	1a650 <__cxa_finalize@plt+0x18304>
    70d0:	cmp	r0, #6
    70d4:	ble	7110 <__cxa_finalize@plt+0x4dc4>
    70d8:	ldr	r2, [r4]
    70dc:	mov	r1, r5
    70e0:	ldr	lr, [pc, #168]	; 7190 <__cxa_finalize@plt+0x4e44>
    70e4:	mov	r0, #7
    70e8:	ldr	ip, [pc, #164]	; 7194 <__cxa_finalize@plt+0x4e48>
    70ec:	movw	r3, #1643	; 0x66b
    70f0:	str	r2, [sp, #8]
    70f4:	add	lr, pc, lr
    70f8:	ldr	r2, [pc, #152]	; 7198 <__cxa_finalize@plt+0x4e4c>
    70fc:	add	ip, pc, ip
    7100:	str	lr, [sp]
    7104:	str	ip, [sp, #4]
    7108:	add	r2, pc, r2
    710c:	bl	19ed0 <__cxa_finalize@plt+0x17b84>
    7110:	ldr	r0, [r4]
    7114:	bl	1f20 <free@plt>
    7118:	mov	r0, r4
    711c:	add	sp, sp, #20
    7120:	pop	{r4, r5, lr}
    7124:	b	1f20 <free@plt>
    7128:	bl	1a650 <__cxa_finalize@plt+0x18304>
    712c:	cmp	r0, #6
    7130:	ble	7110 <__cxa_finalize@plt+0x4dc4>
    7134:	ldr	r2, [r4]
    7138:	mov	r1, #0
    713c:	ldr	lr, [pc, #88]	; 719c <__cxa_finalize@plt+0x4e50>
    7140:	movw	r3, #1641	; 0x669
    7144:	ldr	ip, [pc, #84]	; 71a0 <__cxa_finalize@plt+0x4e54>
    7148:	mov	r0, #7
    714c:	str	r2, [sp, #8]
    7150:	add	lr, pc, lr
    7154:	ldr	r2, [pc, #72]	; 71a4 <__cxa_finalize@plt+0x4e58>
    7158:	add	ip, pc, ip
    715c:	str	lr, [sp]
    7160:	str	ip, [sp, #4]
    7164:	add	r2, pc, r2
    7168:	bl	19ed0 <__cxa_finalize@plt+0x17b84>
    716c:	b	7110 <__cxa_finalize@plt+0x4dc4>
    7170:	ldr	r0, [pc, #48]	; 71a8 <__cxa_finalize@plt+0x4e5c>
    7174:	movw	r2, #1629	; 0x65d
    7178:	ldr	r1, [pc, #44]	; 71ac <__cxa_finalize@plt+0x4e60>
    717c:	ldr	r3, [pc, #44]	; 71b0 <__cxa_finalize@plt+0x4e64>
    7180:	add	r0, pc, r0
    7184:	add	r1, pc, r1
    7188:	add	r3, pc, r3
    718c:	bl	19c9c <__cxa_finalize@plt+0x17950>
    7190:	ldrdeq	r5, [r1], -r0
    7194:	andeq	r6, r1, ip, lsr #3
    7198:	andeq	r6, r1, ip, ror r0
    719c:	andeq	r5, r1, r4, ror pc
    71a0:	andeq	r6, r1, r4, lsr r1
    71a4:	andeq	r6, r1, r0, lsr #32
    71a8:	andeq	r5, r1, r0, asr #3
    71ac:	andeq	r6, r1, r0
    71b0:	andeq	r6, r1, r4, asr #24
    71b4:	ldr	r3, [pc, #448]	; 737c <__cxa_finalize@plt+0x5030>
    71b8:	push	{r4, r5, r6, r7, r8, fp, lr}
    71bc:	add	fp, sp, #24
    71c0:	ldr	r2, [pc, #440]	; 7380 <__cxa_finalize@plt+0x5034>
    71c4:	sub	sp, sp, #20
    71c8:	add	r3, pc, r3
    71cc:	mov	r6, r1
    71d0:	subs	r5, r0, #0
    71d4:	ldr	r7, [r3, r2]
    71d8:	ldr	r1, [pc, #420]	; 7384 <__cxa_finalize@plt+0x5038>
    71dc:	ldr	r3, [r7]
    71e0:	add	r1, pc, r1
    71e4:	str	r1, [fp, #-36]	; 0xffffffdc
    71e8:	str	r3, [fp, #-32]	; 0xffffffe0
    71ec:	beq	7360 <__cxa_finalize@plt+0x5014>
    71f0:	bl	1fe0 <strlen@plt>
    71f4:	mov	r1, r5
    71f8:	add	r0, r0, #23
    71fc:	bic	r0, r0, #7
    7200:	sub	sp, sp, r0
    7204:	mov	r0, sp
    7208:	mov	r4, sp
    720c:	bl	1e6c <stpcpy@plt>
    7210:	ldr	r1, [fp, #-36]	; 0xffffffdc
    7214:	cmp	r1, #0
    7218:	mov	r3, r0
    721c:	beq	7228 <__cxa_finalize@plt+0x4edc>
    7220:	bl	1e6c <stpcpy@plt>
    7224:	mov	r3, r0
    7228:	ldr	r2, [pc, #344]	; 7388 <__cxa_finalize@plt+0x503c>
    722c:	mov	r1, #0
    7230:	mov	r0, r4
    7234:	strb	r1, [r3]
    7238:	add	r2, pc, r2
    723c:	str	r2, [fp, #-36]	; 0xffffffdc
    7240:	bl	1fe0 <strlen@plt>
    7244:	mov	r1, r4
    7248:	add	r0, r0, #16
    724c:	bic	r0, r0, #7
    7250:	sub	sp, sp, r0
    7254:	mov	r0, sp
    7258:	mov	r8, sp
    725c:	bl	1e6c <stpcpy@plt>
    7260:	ldr	r1, [fp, #-36]	; 0xffffffdc
    7264:	cmp	r1, #0
    7268:	mov	r3, r0
    726c:	beq	7278 <__cxa_finalize@plt+0x4f2c>
    7270:	bl	1e6c <stpcpy@plt>
    7274:	mov	r3, r0
    7278:	ldr	r2, [pc, #268]	; 738c <__cxa_finalize@plt+0x5040>
    727c:	cmp	r5, #0
    7280:	mov	r1, #0
    7284:	strb	r1, [r3]
    7288:	add	r2, pc, r2
    728c:	str	r2, [fp, #-36]	; 0xffffffdc
    7290:	beq	7350 <__cxa_finalize@plt+0x5004>
    7294:	mov	r0, r5
    7298:	bl	1fe0 <strlen@plt>
    729c:	mov	r1, r5
    72a0:	add	r0, r0, #16
    72a4:	bic	r0, r0, #7
    72a8:	sub	sp, sp, r0
    72ac:	mov	r0, sp
    72b0:	mov	r5, sp
    72b4:	bl	1e6c <stpcpy@plt>
    72b8:	ldr	r1, [fp, #-36]	; 0xffffffdc
    72bc:	cmp	r1, #0
    72c0:	mov	r3, r0
    72c4:	beq	72d0 <__cxa_finalize@plt+0x4f84>
    72c8:	bl	1e6c <stpcpy@plt>
    72cc:	mov	r3, r0
    72d0:	mov	r1, r4
    72d4:	mov	r0, r6
    72d8:	mov	r4, #0
    72dc:	strb	r4, [r3]
    72e0:	bl	231c <strcmp@plt>
    72e4:	cmp	r0, r4
    72e8:	beq	7334 <__cxa_finalize@plt+0x4fe8>
    72ec:	mov	r1, r8
    72f0:	mov	r0, r6
    72f4:	bl	231c <strcmp@plt>
    72f8:	cmp	r0, r4
    72fc:	beq	7334 <__cxa_finalize@plt+0x4fe8>
    7300:	mov	r0, r5
    7304:	bl	1fe0 <strlen@plt>
    7308:	mov	r1, r5
    730c:	mov	r8, r0
    7310:	mov	r0, r6
    7314:	mov	r2, r8
    7318:	bl	228c <strncmp@plt>
    731c:	cmp	r0, r4
    7320:	bne	7370 <__cxa_finalize@plt+0x5024>
    7324:	add	r6, r6, r8
    7328:	subs	r0, r6, r4
    732c:	movne	r0, #1
    7330:	b	7338 <__cxa_finalize@plt+0x4fec>
    7334:	mov	r0, #1
    7338:	ldr	r2, [fp, #-32]	; 0xffffffe0
    733c:	ldr	r3, [r7]
    7340:	cmp	r2, r3
    7344:	bne	7378 <__cxa_finalize@plt+0x502c>
    7348:	sub	sp, fp, #24
    734c:	pop	{r4, r5, r6, r7, r8, fp, pc}
    7350:	sub	sp, sp, #8
    7354:	mov	r3, sp
    7358:	mov	r5, sp
    735c:	b	72d0 <__cxa_finalize@plt+0x4f84>
    7360:	sub	sp, sp, #8
    7364:	mov	r4, sp
    7368:	mov	r3, sp
    736c:	b	7228 <__cxa_finalize@plt+0x4edc>
    7370:	mov	r0, r4
    7374:	b	7338 <__cxa_finalize@plt+0x4fec>
    7378:	bl	2154 <__stack_chk_fail@plt>
    737c:			; <UNDEFINED> instruction: 0x0002cbbc
    7380:	andeq	r0, r0, ip, asr #4
    7384:	strdeq	r6, [r1], -r4
    7388:	andeq	r7, r1, ip, ror #3
    738c:	andeq	r6, r1, r8, asr r0
    7390:	cmp	r0, #0
    7394:	push	{r4, lr}
    7398:	beq	73b0 <__cxa_finalize@plt+0x5064>
    739c:	ldr	r4, [r0, #116]	; 0x74
    73a0:	bl	2214 <getpid@plt>
    73a4:	subs	r0, r4, r0
    73a8:	movne	r0, #1
    73ac:	pop	{r4, pc}
    73b0:	ldr	r0, [pc, #24]	; 73d0 <__cxa_finalize@plt+0x5084>
    73b4:	mov	r2, #57	; 0x39
    73b8:	ldr	r1, [pc, #20]	; 73d4 <__cxa_finalize@plt+0x5088>
    73bc:	ldr	r3, [pc, #20]	; 73d8 <__cxa_finalize@plt+0x508c>
    73c0:	add	r0, pc, r0
    73c4:	add	r1, pc, r1
    73c8:	add	r3, pc, r3
    73cc:	bl	19c9c <__cxa_finalize@plt+0x17950>
    73d0:	andeq	r4, r1, r0, lsl #31
    73d4:	andeq	r5, r1, r0, asr #27
    73d8:	andeq	r6, r1, r4, ror #17
    73dc:	push	{r3, r4, r5, lr}
    73e0:	mov	r4, r0
    73e4:	mov	r5, r1
    73e8:	mov	r0, #1
    73ec:	mov	r1, #40	; 0x28
    73f0:	bl	1e54 <calloc@plt>
    73f4:	cmp	r0, #0
    73f8:	popeq	{r3, r4, r5, pc}
    73fc:	cmp	r4, #0
    7400:	str	r5, [r0]
    7404:	popeq	{r3, r4, r5, pc}
    7408:	str	r4, [r0, #4]
    740c:	ldr	r3, [r4, #32]
    7410:	cmp	r3, #0
    7414:	str	r3, [r0, #8]
    7418:	strne	r0, [r3, #12]
    741c:	mov	r3, #0
    7420:	str	r3, [r0, #12]
    7424:	str	r0, [r4, #32]
    7428:	pop	{r3, r4, r5, pc}
    742c:	ldr	r3, [pc, #180]	; 74e8 <__cxa_finalize@plt+0x519c>
    7430:	ldr	r2, [pc, #180]	; 74ec <__cxa_finalize@plt+0x51a0>
    7434:	add	r3, pc, r3
    7438:	push	{r4, r5, r6, r7, r8, lr}
    743c:	subs	r6, r0, #0
    7440:	ldr	r8, [r3, r2]
    7444:	sub	sp, sp, #16
    7448:	ldr	r3, [r8]
    744c:	str	r3, [sp, #12]
    7450:	beq	74c4 <__cxa_finalize@plt+0x5178>
    7454:	add	r7, sp, #4
    7458:	mov	r3, #0
    745c:	mov	r2, r3
    7460:	str	r3, [r6, #88]	; 0x58
    7464:	mov	r1, r7
    7468:	mov	r4, #0
    746c:	mov	r5, #0
    7470:	ldr	r0, [r6, #8]
    7474:	strd	r4, [r6, #96]	; 0x60
    7478:	mvn	ip, #1
    747c:	str	r3, [sp, #8]
    7480:	str	ip, [sp, #4]
    7484:	bl	186c8 <__cxa_finalize@plt+0x1637c>
    7488:	cmp	r0, #0
    748c:	beq	74ac <__cxa_finalize@plt+0x5160>
    7490:	bl	cd14 <__cxa_finalize@plt+0xa9c8>
    7494:	ldr	r0, [r6, #8]
    7498:	mov	r1, r7
    749c:	mov	r2, #0
    74a0:	bl	186c8 <__cxa_finalize@plt+0x1637c>
    74a4:	cmp	r0, #0
    74a8:	bne	7490 <__cxa_finalize@plt+0x5144>
    74ac:	ldr	r2, [sp, #12]
    74b0:	ldr	r3, [r8]
    74b4:	cmp	r2, r3
    74b8:	bne	74e4 <__cxa_finalize@plt+0x5198>
    74bc:	add	sp, sp, #16
    74c0:	pop	{r4, r5, r6, r7, r8, pc}
    74c4:	ldr	r0, [pc, #36]	; 74f0 <__cxa_finalize@plt+0x51a4>
    74c8:	mov	r2, #111	; 0x6f
    74cc:	ldr	r1, [pc, #32]	; 74f4 <__cxa_finalize@plt+0x51a8>
    74d0:	ldr	r3, [pc, #32]	; 74f8 <__cxa_finalize@plt+0x51ac>
    74d4:	add	r0, pc, r0
    74d8:	add	r1, pc, r1
    74dc:	add	r3, pc, r3
    74e0:	bl	19c9c <__cxa_finalize@plt+0x17950>
    74e4:	bl	2154 <__stack_chk_fail@plt>
    74e8:	andeq	ip, r2, r0, asr r9
    74ec:	andeq	r0, r0, ip, asr #4
    74f0:	andeq	r4, r1, ip, ror #28
    74f4:	andeq	r5, r1, ip, lsr #25
    74f8:	andeq	r6, r1, ip, lsr #13
    74fc:	push	{r4, lr}
    7500:	subs	r4, r0, #0
    7504:	beq	7520 <__cxa_finalize@plt+0x51d4>
    7508:	bl	742c <__cxa_finalize@plt+0x50e0>
    750c:	add	r0, r4, #16
    7510:	mov	r1, #0
    7514:	mov	r2, #72	; 0x48
    7518:	pop	{r4, lr}
    751c:	b	1e78 <memset@plt>
    7520:	ldr	r0, [pc, #24]	; 7540 <__cxa_finalize@plt+0x51f4>
    7524:	mov	r2, #121	; 0x79
    7528:	ldr	r1, [pc, #20]	; 7544 <__cxa_finalize@plt+0x51f8>
    752c:	ldr	r3, [pc, #20]	; 7548 <__cxa_finalize@plt+0x51fc>
    7530:	add	r0, pc, r0
    7534:	add	r1, pc, r1
    7538:	add	r3, pc, r3
    753c:	bl	19c9c <__cxa_finalize@plt+0x17950>
    7540:	andeq	r4, r1, r0, lsl lr
    7544:	andeq	r5, r1, r0, asr ip
    7548:	andeq	r6, r1, r4, lsl r8
    754c:	cmp	r0, #0
    7550:	push	{r4, lr}
    7554:	mov	r4, r2
    7558:	beq	7598 <__cxa_finalize@plt+0x524c>
    755c:	cmp	r1, #0
    7560:	beq	75d8 <__cxa_finalize@plt+0x528c>
    7564:	cmp	r2, #0
    7568:	beq	75b8 <__cxa_finalize@plt+0x526c>
    756c:	mov	r0, r1
    7570:	bl	1d70 <opendir@plt>
    7574:	subs	r3, r0, #0
    7578:	beq	7588 <__cxa_finalize@plt+0x523c>
    757c:	mov	r0, #0
    7580:	str	r3, [r4]
    7584:	pop	{r4, pc}
    7588:	bl	2334 <__errno_location@plt>
    758c:	ldr	r0, [r0]
    7590:	rsb	r0, r0, #0
    7594:	pop	{r4, pc}
    7598:	ldr	r0, [pc, #88]	; 75f8 <__cxa_finalize@plt+0x52ac>
    759c:	movw	r2, #1404	; 0x57c
    75a0:	ldr	r1, [pc, #84]	; 75fc <__cxa_finalize@plt+0x52b0>
    75a4:	ldr	r3, [pc, #84]	; 7600 <__cxa_finalize@plt+0x52b4>
    75a8:	add	r0, pc, r0
    75ac:	add	r1, pc, r1
    75b0:	add	r3, pc, r3
    75b4:	bl	19c9c <__cxa_finalize@plt+0x17950>
    75b8:	ldr	r0, [pc, #68]	; 7604 <__cxa_finalize@plt+0x52b8>
    75bc:	movw	r2, #1406	; 0x57e
    75c0:	ldr	r1, [pc, #64]	; 7608 <__cxa_finalize@plt+0x52bc>
    75c4:	ldr	r3, [pc, #64]	; 760c <__cxa_finalize@plt+0x52c0>
    75c8:	add	r0, pc, r0
    75cc:	add	r1, pc, r1
    75d0:	add	r3, pc, r3
    75d4:	bl	19c9c <__cxa_finalize@plt+0x17950>
    75d8:	ldr	r0, [pc, #48]	; 7610 <__cxa_finalize@plt+0x52c4>
    75dc:	movw	r2, #1405	; 0x57d
    75e0:	ldr	r1, [pc, #44]	; 7614 <__cxa_finalize@plt+0x52c8>
    75e4:	ldr	r3, [pc, #44]	; 7618 <__cxa_finalize@plt+0x52cc>
    75e8:	add	r0, pc, r0
    75ec:	add	r1, pc, r1
    75f0:	add	r3, pc, r3
    75f4:	bl	19c9c <__cxa_finalize@plt+0x17950>
    75f8:	muleq	r1, r8, sp
    75fc:	ldrdeq	r5, [r1], -r8
    7600:	andeq	r6, r1, ip, lsl r7
    7604:	andeq	r5, r1, r4, lsr #25
    7608:			; <UNDEFINED> instruction: 0x00015bb8
    760c:	strdeq	r6, [r1], -ip
    7610:	andeq	r8, r1, r0, lsl #3
    7614:	muleq	r1, r8, fp
    7618:	ldrdeq	r6, [r1], -ip
    761c:	push	{r4, r5, r6, lr}
    7620:	subs	r5, r0, #0
    7624:	sub	sp, sp, #16
    7628:	mov	r4, r1
    762c:	beq	77d4 <__cxa_finalize@plt+0x5488>
    7630:	cmp	r1, #0
    7634:	beq	77b4 <__cxa_finalize@plt+0x5468>
    7638:	cmp	r2, #0
    763c:	blt	7794 <__cxa_finalize@plt+0x5448>
    7640:	ldr	r1, [r1, #4]
    7644:	cmp	r1, #0
    7648:	ble	7654 <__cxa_finalize@plt+0x5308>
    764c:	add	sp, sp, #16
    7650:	pop	{r4, r5, r6, pc}
    7654:	ldr	r0, [r5, #120]	; 0x78
    7658:	cmp	r0, #0
    765c:	blt	764c <__cxa_finalize@plt+0x5300>
    7660:	mov	r1, r2
    7664:	mov	r2, r3
    7668:	bl	1636c <__cxa_finalize@plt+0x14020>
    766c:	cmp	r0, #0
    7670:	str	r0, [r4, #4]
    7674:	blt	76c0 <__cxa_finalize@plt+0x5374>
    7678:	mov	r1, r0
    767c:	mov	r2, r4
    7680:	ldr	r0, [r5, #184]	; 0xb8
    7684:	bl	188ac <__cxa_finalize@plt+0x16560>
    7688:	cmn	r0, #17
    768c:	mov	r6, r0
    7690:	beq	7710 <__cxa_finalize@plt+0x53c4>
    7694:	cmp	r0, #0
    7698:	bge	764c <__cxa_finalize@plt+0x5300>
    769c:	bl	1a650 <__cxa_finalize@plt+0x18304>
    76a0:	cmp	r0, #6
    76a4:	bgt	7758 <__cxa_finalize@plt+0x540c>
    76a8:	ldr	r0, [r5, #120]	; 0x78
    76ac:	ldr	r1, [r4, #4]
    76b0:	bl	2190 <inotify_rm_watch@plt>
    76b4:	mvn	r3, #0
    76b8:	str	r3, [r4, #4]
    76bc:	b	764c <__cxa_finalize@plt+0x5300>
    76c0:	bl	2334 <__errno_location@plt>
    76c4:	ldr	r5, [r0]
    76c8:	bl	1a650 <__cxa_finalize@plt+0x18304>
    76cc:	cmp	r0, #6
    76d0:	ble	764c <__cxa_finalize@plt+0x5300>
    76d4:	ldr	r2, [pc, #280]	; 77f4 <__cxa_finalize@plt+0x54a8>
    76d8:	mov	r1, r5
    76dc:	ldr	lr, [r4]
    76e0:	movw	r3, #1455	; 0x5af
    76e4:	add	r2, pc, r2
    76e8:	ldr	ip, [pc, #264]	; 77f8 <__cxa_finalize@plt+0x54ac>
    76ec:	str	r2, [sp, #4]
    76f0:	mov	r0, #7
    76f4:	ldr	r2, [pc, #256]	; 77fc <__cxa_finalize@plt+0x54b0>
    76f8:	add	ip, pc, ip
    76fc:	str	lr, [sp, #8]
    7700:	str	ip, [sp]
    7704:	add	r2, pc, r2
    7708:	bl	19ed0 <__cxa_finalize@plt+0x17b84>
    770c:	b	764c <__cxa_finalize@plt+0x5300>
    7710:	bl	1a650 <__cxa_finalize@plt+0x18304>
    7714:	cmp	r0, #6
    7718:	ble	769c <__cxa_finalize@plt+0x5350>
    771c:	ldr	r2, [r4]
    7720:	mov	r1, r6
    7724:	ldr	lr, [pc, #212]	; 7800 <__cxa_finalize@plt+0x54b4>
    7728:	movw	r3, #1461	; 0x5b5
    772c:	ldr	ip, [pc, #208]	; 7804 <__cxa_finalize@plt+0x54b8>
    7730:	mov	r0, #7
    7734:	str	r2, [sp, #8]
    7738:	add	lr, pc, lr
    773c:	ldr	r2, [pc, #196]	; 7808 <__cxa_finalize@plt+0x54bc>
    7740:	add	ip, pc, ip
    7744:	str	lr, [sp]
    7748:	str	ip, [sp, #4]
    774c:	add	r2, pc, r2
    7750:	bl	19ed0 <__cxa_finalize@plt+0x17b84>
    7754:	b	769c <__cxa_finalize@plt+0x5350>
    7758:	ldr	r2, [r4]
    775c:	mov	r1, r6
    7760:	ldr	lr, [pc, #164]	; 780c <__cxa_finalize@plt+0x54c0>
    7764:	movw	r3, #1463	; 0x5b7
    7768:	ldr	ip, [pc, #160]	; 7810 <__cxa_finalize@plt+0x54c4>
    776c:	mov	r0, #7
    7770:	str	r2, [sp, #8]
    7774:	add	lr, pc, lr
    7778:	ldr	r2, [pc, #148]	; 7814 <__cxa_finalize@plt+0x54c8>
    777c:	add	ip, pc, ip
    7780:	str	lr, [sp]
    7784:	str	ip, [sp, #4]
    7788:	add	r2, pc, r2
    778c:	bl	19ed0 <__cxa_finalize@plt+0x17b84>
    7790:	b	76a8 <__cxa_finalize@plt+0x535c>
    7794:	ldr	r0, [pc, #124]	; 7818 <__cxa_finalize@plt+0x54cc>
    7798:	movw	r2, #1444	; 0x5a4
    779c:	ldr	r1, [pc, #120]	; 781c <__cxa_finalize@plt+0x54d0>
    77a0:	ldr	r3, [pc, #120]	; 7820 <__cxa_finalize@plt+0x54d4>
    77a4:	add	r0, pc, r0
    77a8:	add	r1, pc, r1
    77ac:	add	r3, pc, r3
    77b0:	bl	19c9c <__cxa_finalize@plt+0x17950>
    77b4:	ldr	r0, [pc, #104]	; 7824 <__cxa_finalize@plt+0x54d8>
    77b8:	movw	r2, #1443	; 0x5a3
    77bc:	ldr	r1, [pc, #100]	; 7828 <__cxa_finalize@plt+0x54dc>
    77c0:	ldr	r3, [pc, #100]	; 782c <__cxa_finalize@plt+0x54e0>
    77c4:	add	r0, pc, r0
    77c8:	add	r1, pc, r1
    77cc:	add	r3, pc, r3
    77d0:	bl	19c9c <__cxa_finalize@plt+0x17950>
    77d4:	ldr	r0, [pc, #84]	; 7830 <__cxa_finalize@plt+0x54e4>
    77d8:	movw	r2, #1442	; 0x5a2
    77dc:	ldr	r1, [pc, #80]	; 7834 <__cxa_finalize@plt+0x54e8>
    77e0:	ldr	r3, [pc, #80]	; 7838 <__cxa_finalize@plt+0x54ec>
    77e4:	add	r0, pc, r0
    77e8:	add	r1, pc, r1
    77ec:	add	r3, pc, r3
    77f0:	bl	19c9c <__cxa_finalize@plt+0x17950>
    77f4:	andeq	r5, r1, r8, lsl #24
    77f8:	andeq	r6, r1, r0, lsr #9
    77fc:	andeq	r5, r1, r0, lsl #21
    7800:	andeq	r6, r1, r0, ror #8
    7804:	andeq	r5, r1, r4, ror #23
    7808:	andeq	r5, r1, r8, lsr sl
    780c:	andeq	r6, r1, r4, lsr #8
    7810:	strdeq	r5, [r1], -r4
    7814:	strdeq	r5, [r1], -ip
    7818:	andeq	r5, r1, r0, asr #22
    781c:	ldrdeq	r5, [r1], -ip
    7820:	andeq	r6, r1, r4, asr #10
    7824:	andeq	r5, r1, ip, lsr #27
    7828:			; <UNDEFINED> instruction: 0x000159bc
    782c:	andeq	r6, r1, r4, lsr #10
    7830:	andeq	r4, r1, ip, asr fp
    7834:	muleq	r1, ip, r9
    7838:	andeq	r6, r1, r4, lsl #10
    783c:	ldr	r3, [pc, #220]	; 7920 <__cxa_finalize@plt+0x55d4>
    7840:	ldr	r2, [pc, #220]	; 7924 <__cxa_finalize@plt+0x55d8>
    7844:	add	r3, pc, r3
    7848:	push	{r4, r5, lr}
    784c:	subs	r5, r0, #0
    7850:	ldr	r4, [r3, r2]
    7854:	sub	sp, sp, #100	; 0x64
    7858:	ldr	r3, [r4]
    785c:	str	r3, [sp, #92]	; 0x5c
    7860:	beq	78fc <__cxa_finalize@plt+0x55b0>
    7864:	ldrb	r3, [r5, #172]	; 0xac
    7868:	cmp	r3, #0
    786c:	beq	7888 <__cxa_finalize@plt+0x553c>
    7870:	ldr	r2, [sp, #92]	; 0x5c
    7874:	ldr	r3, [r4]
    7878:	cmp	r2, r3
    787c:	bne	791c <__cxa_finalize@plt+0x55d0>
    7880:	add	sp, sp, #100	; 0x64
    7884:	pop	{r4, r5, pc}
    7888:	mov	r0, r1
    788c:	mov	r1, sp
    7890:	bl	2004 <fstatfs64@plt>
    7894:	cmp	r0, #0
    7898:	blt	7870 <__cxa_finalize@plt+0x5524>
    789c:	ldr	r3, [sp]
    78a0:	movw	r1, #19778	; 0x4d42
    78a4:	movw	r2, #29253	; 0x7245
    78a8:	movt	r1, #65363	; 0xff53
    78ac:	movt	r2, #29557	; 0x7375
    78b0:	cmp	r3, r2
    78b4:	cmpne	r3, r1
    78b8:	movne	r2, #0
    78bc:	moveq	r2, #1
    78c0:	beq	78ec <__cxa_finalize@plt+0x55a0>
    78c4:	movw	r2, #22092	; 0x564c
    78c8:	cmp	r3, r2
    78cc:	beq	78f4 <__cxa_finalize@plt+0x55a8>
    78d0:	movw	r2, #26985	; 0x6969
    78d4:	cmp	r3, r2
    78d8:	beq	78f4 <__cxa_finalize@plt+0x55a8>
    78dc:	movw	r2, #20859	; 0x517b
    78e0:	subs	r3, r3, r2
    78e4:	rsbs	r2, r3, #0
    78e8:	adcs	r2, r2, r3
    78ec:	strb	r2, [r5, #172]	; 0xac
    78f0:	b	7870 <__cxa_finalize@plt+0x5524>
    78f4:	mov	r2, #1
    78f8:	b	78ec <__cxa_finalize@plt+0x55a0>
    78fc:	ldr	r0, [pc, #36]	; 7928 <__cxa_finalize@plt+0x55dc>
    7900:	movw	r2, #1172	; 0x494
    7904:	ldr	r1, [pc, #32]	; 792c <__cxa_finalize@plt+0x55e0>
    7908:	ldr	r3, [pc, #32]	; 7930 <__cxa_finalize@plt+0x55e4>
    790c:	add	r0, pc, r0
    7910:	add	r1, pc, r1
    7914:	add	r3, pc, r3
    7918:	bl	19c9c <__cxa_finalize@plt+0x17950>
    791c:	bl	2154 <__stack_chk_fail@plt>
    7920:	andeq	ip, r2, r0, asr #10
    7924:	andeq	r0, r0, ip, asr #4
    7928:	andeq	r4, r1, r4, lsr sl
    792c:	andeq	r5, r1, r4, ror r8
    7930:	andeq	r6, r1, ip, asr #6
    7934:	push	{r4, r5, r6, lr}
    7938:	subs	r4, r1, #0
    793c:	mov	r5, r0
    7940:	sub	sp, sp, #8
    7944:	movge	r0, r4
    7948:	blt	7954 <__cxa_finalize@plt+0x5608>
    794c:	add	sp, sp, #8
    7950:	pop	{r4, r5, r6, pc}
    7954:	add	r0, r5, #188	; 0xbc
    7958:	mov	r1, #0
    795c:	str	r2, [sp, #4]
    7960:	bl	18778 <__cxa_finalize@plt+0x1642c>
    7964:	ldr	r2, [sp, #4]
    7968:	cmp	r0, #0
    796c:	blt	794c <__cxa_finalize@plt+0x5600>
    7970:	cmp	r2, #0
    7974:	beq	79bc <__cxa_finalize@plt+0x5670>
    7978:	mov	r0, r2
    797c:	bl	22c8 <__strdup@plt>
    7980:	subs	r6, r0, #0
    7984:	beq	79c4 <__cxa_finalize@plt+0x5678>
    7988:	mov	r1, r4
    798c:	ldr	r0, [r5, #188]	; 0xbc
    7990:	mov	r2, r6
    7994:	bl	188ac <__cxa_finalize@plt+0x16560>
    7998:	subs	r4, r0, #0
    799c:	movge	r0, #0
    79a0:	bge	794c <__cxa_finalize@plt+0x5600>
    79a4:	mov	r0, r6
    79a8:	bl	1f20 <free@plt>
    79ac:	cmn	r4, #17
    79b0:	movne	r0, r4
    79b4:	moveq	r0, #0
    79b8:	b	794c <__cxa_finalize@plt+0x5600>
    79bc:	mov	r6, r2
    79c0:	b	7988 <__cxa_finalize@plt+0x563c>
    79c4:	mvn	r0, #11
    79c8:	b	794c <__cxa_finalize@plt+0x5600>
    79cc:	ldr	r3, [pc, #932]	; 7d78 <__cxa_finalize@plt+0x5a2c>
    79d0:	ldr	r2, [pc, #932]	; 7d7c <__cxa_finalize@plt+0x5a30>
    79d4:	add	r3, pc, r3
    79d8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    79dc:	subs	sl, r0, #0
    79e0:	ldr	fp, [r3, r2]
    79e4:	sub	sp, sp, #148	; 0x94
    79e8:	mov	r9, #0
    79ec:	mov	r8, r1
    79f0:	str	r9, [sp, #28]
    79f4:	ldr	r3, [fp]
    79f8:	str	r3, [sp, #140]	; 0x8c
    79fc:	beq	7d58 <__cxa_finalize@plt+0x5a0c>
    7a00:	cmp	r1, #0
    7a04:	beq	7d38 <__cxa_finalize@plt+0x59ec>
    7a08:	mov	r0, #3
    7a0c:	add	r2, sp, #32
    7a10:	bl	2118 <__xstat64@plt>
    7a14:	cmp	r0, #0
    7a18:	blt	7a5c <__cxa_finalize@plt+0x5710>
    7a1c:	ldr	r3, [sp, #48]	; 0x30
    7a20:	and	r3, r3, #61440	; 0xf000
    7a24:	cmp	r3, #16384	; 0x4000
    7a28:	beq	7a7c <__cxa_finalize@plt+0x5730>
    7a2c:	cmp	r3, #32768	; 0x8000
    7a30:	beq	7b04 <__cxa_finalize@plt+0x57b8>
    7a34:	bl	1a650 <__cxa_finalize@plt+0x18304>
    7a38:	cmp	r0, #6
    7a3c:	mvnle	r0, #76	; 0x4c
    7a40:	bgt	7b80 <__cxa_finalize@plt+0x5834>
    7a44:	ldr	r2, [sp, #140]	; 0x8c
    7a48:	ldr	r3, [fp]
    7a4c:	cmp	r2, r3
    7a50:	bne	7d34 <__cxa_finalize@plt+0x59e8>
    7a54:	add	sp, sp, #148	; 0x94
    7a58:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    7a5c:	bl	2334 <__errno_location@plt>
    7a60:	mov	r4, r0
    7a64:	bl	1a650 <__cxa_finalize@plt+0x18304>
    7a68:	ldr	r1, [r4]
    7a6c:	cmp	r0, #6
    7a70:	bgt	7ac8 <__cxa_finalize@plt+0x577c>
    7a74:	rsb	r0, r1, #0
    7a78:	b	7a44 <__cxa_finalize@plt+0x56f8>
    7a7c:	bl	1a650 <__cxa_finalize@plt+0x18304>
    7a80:	cmp	r0, #6
    7a84:	mvnle	r0, #20
    7a88:	ble	7a44 <__cxa_finalize@plt+0x56f8>
    7a8c:	ldr	r2, [pc, #748]	; 7d80 <__cxa_finalize@plt+0x5a34>
    7a90:	mov	r1, r9
    7a94:	ldr	ip, [pc, #744]	; 7d84 <__cxa_finalize@plt+0x5a38>
    7a98:	mov	r0, #7
    7a9c:	add	r2, pc, r2
    7aa0:	str	r2, [sp, #4]
    7aa4:	ldr	r2, [pc, #732]	; 7d88 <__cxa_finalize@plt+0x5a3c>
    7aa8:	add	ip, pc, ip
    7aac:	str	r8, [sp, #8]
    7ab0:	movw	r3, #1238	; 0x4d6
    7ab4:	str	ip, [sp]
    7ab8:	add	r2, pc, r2
    7abc:	bl	19ed0 <__cxa_finalize@plt+0x17b84>
    7ac0:	mvn	r0, #20
    7ac4:	b	7a44 <__cxa_finalize@plt+0x56f8>
    7ac8:	ldr	r2, [pc, #700]	; 7d8c <__cxa_finalize@plt+0x5a40>
    7acc:	mov	r0, #7
    7ad0:	ldr	ip, [pc, #696]	; 7d90 <__cxa_finalize@plt+0x5a44>
    7ad4:	movw	r3, #1234	; 0x4d2
    7ad8:	add	r2, pc, r2
    7adc:	str	r2, [sp, #4]
    7ae0:	ldr	r2, [pc, #684]	; 7d94 <__cxa_finalize@plt+0x5a48>
    7ae4:	add	ip, pc, ip
    7ae8:	str	r8, [sp, #8]
    7aec:	str	ip, [sp]
    7af0:	add	r2, pc, r2
    7af4:	bl	19ed0 <__cxa_finalize@plt+0x17b84>
    7af8:	ldr	r1, [r4]
    7afc:	rsb	r0, r1, #0
    7b00:	b	7a44 <__cxa_finalize@plt+0x56f8>
    7b04:	mov	r1, r8
    7b08:	ldr	r0, [sl, #8]
    7b0c:	bl	18a60 <__cxa_finalize@plt+0x16714>
    7b10:	cmp	r0, #0
    7b14:	mov	r1, r0
    7b18:	str	r0, [sp, #28]
    7b1c:	beq	7b44 <__cxa_finalize@plt+0x57f8>
    7b20:	ldrd	r6, [r0, #48]	; 0x30
    7b24:	ldrd	r4, [sp, #32]
    7b28:	cmp	r7, r5
    7b2c:	cmpeq	r6, r4
    7b30:	beq	7bbc <__cxa_finalize@plt+0x5870>
    7b34:	mov	r0, sl
    7b38:	bl	6f34 <__cxa_finalize@plt+0x4be8>
    7b3c:	mov	r3, #0
    7b40:	str	r3, [sp, #28]
    7b44:	ldr	r0, [sl, #8]
    7b48:	bl	18c60 <__cxa_finalize@plt+0x16914>
    7b4c:	cmp	r0, #7168	; 0x1c00
    7b50:	bcc	7be0 <__cxa_finalize@plt+0x5894>
    7b54:	bl	1a650 <__cxa_finalize@plt+0x18304>
    7b58:	cmp	r0, #6
    7b5c:	mvnle	r9, #108	; 0x6c
    7b60:	bgt	7ca8 <__cxa_finalize@plt+0x595c>
    7b64:	mov	r0, sl
    7b68:	mov	r2, r8
    7b6c:	mov	r1, r9
    7b70:	bl	7934 <__cxa_finalize@plt+0x55e8>
    7b74:	cmp	r0, #0
    7b78:	movge	r0, r9
    7b7c:	b	7a44 <__cxa_finalize@plt+0x56f8>
    7b80:	ldr	r2, [pc, #528]	; 7d98 <__cxa_finalize@plt+0x5a4c>
    7b84:	mov	r1, r9
    7b88:	ldr	ip, [pc, #524]	; 7d9c <__cxa_finalize@plt+0x5a50>
    7b8c:	mov	r0, #7
    7b90:	add	r2, pc, r2
    7b94:	str	r2, [sp, #4]
    7b98:	ldr	r2, [pc, #512]	; 7da0 <__cxa_finalize@plt+0x5a54>
    7b9c:	add	ip, pc, ip
    7ba0:	str	r8, [sp, #8]
    7ba4:	movw	r3, #1242	; 0x4da
    7ba8:	str	ip, [sp]
    7bac:	add	r2, pc, r2
    7bb0:	bl	19ed0 <__cxa_finalize@plt+0x17b84>
    7bb4:	mvn	r0, #76	; 0x4c
    7bb8:	b	7a44 <__cxa_finalize@plt+0x56f8>
    7bbc:	ldrd	r2, [r0, #144]	; 0x90
    7bc0:	ldrd	r4, [sp, #128]	; 0x80
    7bc4:	cmp	r3, r5
    7bc8:	cmpeq	r2, r4
    7bcc:	bne	7b34 <__cxa_finalize@plt+0x57e8>
    7bd0:	ldr	r3, [sl, #144]	; 0x90
    7bd4:	mov	r0, r9
    7bd8:	str	r3, [r1, #336]	; 0x150
    7bdc:	b	7a44 <__cxa_finalize@plt+0x56f8>
    7be0:	mov	r4, #0
    7be4:	str	r4, [sp]
    7be8:	str	r4, [sp, #4]
    7bec:	mov	r1, r4
    7bf0:	ldr	ip, [sl, #12]
    7bf4:	mov	r2, r4
    7bf8:	str	r4, [sp, #12]
    7bfc:	mov	r3, r4
    7c00:	mov	r0, r8
    7c04:	str	ip, [sp, #8]
    7c08:	add	ip, sp, #28
    7c0c:	str	ip, [sp, #16]
    7c10:	bl	dedc <__cxa_finalize@plt+0xbb90>
    7c14:	subs	r9, r0, #0
    7c18:	blt	7ce4 <__cxa_finalize@plt+0x5998>
    7c1c:	ldr	r2, [sp, #28]
    7c20:	ldr	r0, [sl, #8]
    7c24:	ldr	r1, [r2, #40]	; 0x28
    7c28:	bl	188ac <__cxa_finalize@plt+0x16560>
    7c2c:	subs	r9, r0, #0
    7c30:	blt	7d28 <__cxa_finalize@plt+0x59dc>
    7c34:	ldr	r3, [sl, #144]	; 0x90
    7c38:	ldr	r5, [sp, #28]
    7c3c:	str	r3, [r5, #336]	; 0x150
    7c40:	bl	1a650 <__cxa_finalize@plt+0x18304>
    7c44:	cmp	r0, #6
    7c48:	ble	7c88 <__cxa_finalize@plt+0x593c>
    7c4c:	ldr	lr, [pc, #336]	; 7da4 <__cxa_finalize@plt+0x5a58>
    7c50:	mov	r1, r4
    7c54:	ldr	ip, [pc, #332]	; 7da8 <__cxa_finalize@plt+0x5a5c>
    7c58:	mov	r0, #7
    7c5c:	add	lr, pc, lr
    7c60:	str	lr, [sp]
    7c64:	add	ip, pc, ip
    7c68:	str	ip, [sp, #4]
    7c6c:	ldr	ip, [r5, #40]	; 0x28
    7c70:	movw	r3, #1288	; 0x508
    7c74:	ldr	r2, [pc, #304]	; 7dac <__cxa_finalize@plt+0x5a60>
    7c78:	str	ip, [sp, #8]
    7c7c:	add	r2, pc, r2
    7c80:	bl	19ed0 <__cxa_finalize@plt+0x17b84>
    7c84:	ldr	r5, [sp, #28]
    7c88:	mov	r0, sl
    7c8c:	ldr	r1, [r5]
    7c90:	bl	783c <__cxa_finalize@plt+0x54f0>
    7c94:	ldr	r3, [sl, #124]	; 0x7c
    7c98:	mov	r0, #0
    7c9c:	add	r3, r3, #1
    7ca0:	str	r3, [sl, #124]	; 0x7c
    7ca4:	b	7a44 <__cxa_finalize@plt+0x56f8>
    7ca8:	ldr	r2, [pc, #256]	; 7db0 <__cxa_finalize@plt+0x5a64>
    7cac:	mov	r1, #0
    7cb0:	ldr	ip, [pc, #252]	; 7db4 <__cxa_finalize@plt+0x5a68>
    7cb4:	movw	r3, #1267	; 0x4f3
    7cb8:	add	r2, pc, r2
    7cbc:	str	r2, [sp, #4]
    7cc0:	ldr	r2, [pc, #240]	; 7db8 <__cxa_finalize@plt+0x5a6c>
    7cc4:	add	ip, pc, ip
    7cc8:	str	r8, [sp, #8]
    7ccc:	mov	r0, #7
    7cd0:	str	ip, [sp]
    7cd4:	add	r2, pc, r2
    7cd8:	mvn	r9, #108	; 0x6c
    7cdc:	bl	19ed0 <__cxa_finalize@plt+0x17b84>
    7ce0:	b	7b64 <__cxa_finalize@plt+0x5818>
    7ce4:	bl	1a650 <__cxa_finalize@plt+0x18304>
    7ce8:	cmp	r0, #6
    7cec:	ble	7b64 <__cxa_finalize@plt+0x5818>
    7cf0:	ldr	r2, [pc, #196]	; 7dbc <__cxa_finalize@plt+0x5a70>
    7cf4:	mov	r1, r9
    7cf8:	ldr	ip, [pc, #192]	; 7dc0 <__cxa_finalize@plt+0x5a74>
    7cfc:	movw	r3, #1274	; 0x4fa
    7d00:	add	r2, pc, r2
    7d04:	str	r2, [sp, #4]
    7d08:	ldr	r2, [pc, #180]	; 7dc4 <__cxa_finalize@plt+0x5a78>
    7d0c:	add	ip, pc, ip
    7d10:	str	r8, [sp, #8]
    7d14:	mov	r0, #7
    7d18:	str	ip, [sp]
    7d1c:	add	r2, pc, r2
    7d20:	bl	19ed0 <__cxa_finalize@plt+0x17b84>
    7d24:	b	7b64 <__cxa_finalize@plt+0x5818>
    7d28:	ldr	r0, [sp, #28]
    7d2c:	bl	ac0c <__cxa_finalize@plt+0x88c0>
    7d30:	b	7b64 <__cxa_finalize@plt+0x5818>
    7d34:	bl	2154 <__stack_chk_fail@plt>
    7d38:	ldr	r0, [pc, #136]	; 7dc8 <__cxa_finalize@plt+0x5a7c>
    7d3c:	movw	r2, #1231	; 0x4cf
    7d40:	ldr	r1, [pc, #132]	; 7dcc <__cxa_finalize@plt+0x5a80>
    7d44:	ldr	r3, [pc, #132]	; 7dd0 <__cxa_finalize@plt+0x5a84>
    7d48:	add	r0, pc, r0
    7d4c:	add	r1, pc, r1
    7d50:	add	r3, pc, r3
    7d54:	bl	19c9c <__cxa_finalize@plt+0x17950>
    7d58:	ldr	r0, [pc, #116]	; 7dd4 <__cxa_finalize@plt+0x5a88>
    7d5c:	movw	r2, #1230	; 0x4ce
    7d60:	ldr	r1, [pc, #112]	; 7dd8 <__cxa_finalize@plt+0x5a8c>
    7d64:	ldr	r3, [pc, #112]	; 7ddc <__cxa_finalize@plt+0x5a90>
    7d68:	add	r0, pc, r0
    7d6c:	add	r1, pc, r1
    7d70:	add	r3, pc, r3
    7d74:	bl	19c9c <__cxa_finalize@plt+0x17950>
    7d78:			; <UNDEFINED> instruction: 0x0002c3b0
    7d7c:	andeq	r0, r0, ip, asr #4
    7d80:	andeq	r5, r1, ip, lsr r9
    7d84:	andeq	r6, r1, r0, lsl #6
    7d88:	andeq	r5, r1, ip, asr #13
    7d8c:	andeq	r5, r1, r0, ror #17
    7d90:	andeq	r6, r1, r4, asr #5
    7d94:	muleq	r1, r4, r6
    7d98:	andeq	r5, r1, r0, ror r8
    7d9c:	andeq	r6, r1, ip, lsl #4
    7da0:	ldrdeq	r5, [r1], -r8
    7da4:	andeq	r6, r1, ip, asr #2
    7da8:	andeq	r5, r1, ip, lsl r8
    7dac:	andeq	r5, r1, r8, lsl #10
    7db0:	andeq	r5, r1, r8, ror r7
    7db4:	andeq	r6, r1, r4, ror #1
    7db8:			; <UNDEFINED> instruction: 0x000154b0
    7dbc:	andeq	r5, r1, ip, asr r7
    7dc0:	muleq	r1, ip, r0
    7dc4:	andeq	r5, r1, r8, ror #8
    7dc8:	andeq	r7, r1, r0, lsr #20
    7dcc:	andeq	r5, r1, r8, lsr r4
    7dd0:	ldrdeq	r5, [r1], -ip
    7dd4:	ldrdeq	r4, [r1], -r8
    7dd8:	andeq	r5, r1, r8, lsl r4
    7ddc:			; <UNDEFINED> instruction: 0x00015fbc
    7de0:	ldr	r3, [pc, #636]	; 8064 <__cxa_finalize@plt+0x5d18>
    7de4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    7de8:	subs	r4, r0, #0
    7dec:	add	fp, sp, #32
    7df0:	ldr	r0, [pc, #624]	; 8068 <__cxa_finalize@plt+0x5d1c>
    7df4:	sub	sp, sp, #52	; 0x34
    7df8:	add	r3, pc, r3
    7dfc:	mov	r7, r1
    7e00:	mov	r6, r2
    7e04:	ldr	r5, [r3, r0]
    7e08:	ldr	r3, [r5]
    7e0c:	str	r3, [fp, #-40]	; 0xffffffd8
    7e10:	beq	8024 <__cxa_finalize@plt+0x5cd8>
    7e14:	cmp	r1, #0
    7e18:	beq	8004 <__cxa_finalize@plt+0x5cb8>
    7e1c:	cmp	r2, #0
    7e20:	beq	7fe4 <__cxa_finalize@plt+0x5c98>
    7e24:	ldrb	r3, [r4, #173]	; 0xad
    7e28:	cmp	r3, #0
    7e2c:	beq	7e4c <__cxa_finalize@plt+0x5b00>
    7e30:	mov	r0, #0
    7e34:	ldr	r2, [fp, #-40]	; 0xffffffd8
    7e38:	ldr	r3, [r5]
    7e3c:	cmp	r2, r3
    7e40:	bne	7fe0 <__cxa_finalize@plt+0x5c94>
    7e44:	sub	sp, fp, #32
    7e48:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    7e4c:	ldr	r1, [pc, #536]	; 806c <__cxa_finalize@plt+0x5d20>
    7e50:	mov	r0, r2
    7e54:	add	r1, pc, r1
    7e58:	bl	13120 <__cxa_finalize@plt+0x10dd4>
    7e5c:	ldr	r8, [r4, #168]	; 0xa8
    7e60:	cmp	r0, #0
    7e64:	beq	7fc4 <__cxa_finalize@plt+0x5c78>
    7e68:	tst	r8, #12
    7e6c:	beq	7ec8 <__cxa_finalize@plt+0x5b7c>
    7e70:	tst	r8, #4
    7e74:	bne	7fa8 <__cxa_finalize@plt+0x5c5c>
    7e78:	tst	r8, #8
    7e7c:	beq	7e30 <__cxa_finalize@plt+0x5ae4>
    7e80:	bl	1f08 <getuid@plt>
    7e84:	sub	r8, fp, #60	; 0x3c
    7e88:	ldr	ip, [pc, #480]	; 8070 <__cxa_finalize@plt+0x5d24>
    7e8c:	mov	r1, #18
    7e90:	mov	r3, r1
    7e94:	mov	r2, #1
    7e98:	add	ip, pc, ip
    7e9c:	str	ip, [sp]
    7ea0:	str	r0, [sp, #4]
    7ea4:	mov	r0, r8
    7ea8:	bl	20ac <__snprintf_chk@plt>
    7eac:	cmp	r0, #17
    7eb0:	bhi	8044 <__cxa_finalize@plt+0x5cf8>
    7eb4:	mov	r0, r8
    7eb8:	mov	r1, r6
    7ebc:	bl	71b4 <__cxa_finalize@plt+0x4e68>
    7ec0:	cmp	r0, #0
    7ec4:	beq	7e30 <__cxa_finalize@plt+0x5ae4>
    7ec8:	sub	r9, fp, #72	; 0x48
    7ecc:	ldr	r3, [pc, #416]	; 8074 <__cxa_finalize@plt+0x5d28>
    7ed0:	sub	r8, fp, #64	; 0x40
    7ed4:	str	r6, [fp, #-64]	; 0xffffffc0
    7ed8:	mov	sl, r9
    7edc:	mov	r0, r7
    7ee0:	mov	r6, #0
    7ee4:	add	r3, pc, r3
    7ee8:	str	r7, [fp, #-72]	; 0xffffffb8
    7eec:	str	r3, [fp, #-68]	; 0xffffffbc
    7ef0:	bl	1fe0 <strlen@plt>
    7ef4:	cmp	sl, r8
    7ef8:	add	r6, r0, r6
    7efc:	beq	7f0c <__cxa_finalize@plt+0x5bc0>
    7f00:	ldr	r0, [sl, #4]!
    7f04:	cmp	r0, #0
    7f08:	bne	7ef0 <__cxa_finalize@plt+0x5ba4>
    7f0c:	add	r6, r6, #15
    7f10:	mov	r1, r7
    7f14:	bic	r6, r6, #7
    7f18:	sub	sp, sp, r6
    7f1c:	add	r6, sp, #8
    7f20:	mov	r0, r6
    7f24:	bl	1e6c <stpcpy@plt>
    7f28:	cmp	r8, r9
    7f2c:	beq	7f3c <__cxa_finalize@plt+0x5bf0>
    7f30:	ldr	r1, [r9, #4]!
    7f34:	cmp	r1, #0
    7f38:	bne	7f24 <__cxa_finalize@plt+0x5bd8>
    7f3c:	mov	r3, #0
    7f40:	strb	r3, [r0]
    7f44:	ldrb	r7, [r4, #175]	; 0xaf
    7f48:	tst	r7, #1
    7f4c:	beq	7f84 <__cxa_finalize@plt+0x5c38>
    7f50:	tst	r7, #2
    7f54:	bne	7f74 <__cxa_finalize@plt+0x5c28>
    7f58:	ldr	r1, [pc, #280]	; 8078 <__cxa_finalize@plt+0x5d2c>
    7f5c:	mov	r0, r6
    7f60:	add	r1, pc, r1
    7f64:	bl	16194 <__cxa_finalize@plt+0x13e48>
    7f68:	cmp	r0, #0
    7f6c:	orrne	r7, r7, #2
    7f70:	strbne	r7, [r4, #175]	; 0xaf
    7f74:	mov	r0, r4
    7f78:	mov	r1, r6
    7f7c:	bl	79cc <__cxa_finalize@plt+0x5680>
    7f80:	b	7e34 <__cxa_finalize@plt+0x5ae8>
    7f84:	ldr	r1, [pc, #240]	; 807c <__cxa_finalize@plt+0x5d30>
    7f88:	mov	r0, r6
    7f8c:	add	r1, pc, r1
    7f90:	bl	16194 <__cxa_finalize@plt+0x13e48>
    7f94:	cmp	r0, #0
    7f98:	beq	7f50 <__cxa_finalize@plt+0x5c04>
    7f9c:	orr	r7, r7, #1
    7fa0:	strb	r7, [r4, #175]	; 0xaf
    7fa4:	b	7f74 <__cxa_finalize@plt+0x5c28>
    7fa8:	ldr	r0, [pc, #208]	; 8080 <__cxa_finalize@plt+0x5d34>
    7fac:	mov	r1, r6
    7fb0:	add	r0, pc, r0
    7fb4:	bl	71b4 <__cxa_finalize@plt+0x4e68>
    7fb8:	cmp	r0, #0
    7fbc:	beq	7e78 <__cxa_finalize@plt+0x5b2c>
    7fc0:	b	7ec8 <__cxa_finalize@plt+0x5b7c>
    7fc4:	ldr	r1, [pc, #184]	; 8084 <__cxa_finalize@plt+0x5d38>
    7fc8:	mov	r0, r6
    7fcc:	add	r1, pc, r1
    7fd0:	bl	13120 <__cxa_finalize@plt+0x10dd4>
    7fd4:	cmp	r0, #0
    7fd8:	bne	7e68 <__cxa_finalize@plt+0x5b1c>
    7fdc:	b	7e30 <__cxa_finalize@plt+0x5ae4>
    7fe0:	bl	2154 <__stack_chk_fail@plt>
    7fe4:	ldr	r0, [pc, #156]	; 8088 <__cxa_finalize@plt+0x5d3c>
    7fe8:	movw	r2, #1309	; 0x51d
    7fec:	ldr	r1, [pc, #152]	; 808c <__cxa_finalize@plt+0x5d40>
    7ff0:	ldr	r3, [pc, #152]	; 8090 <__cxa_finalize@plt+0x5d44>
    7ff4:	add	r0, pc, r0
    7ff8:	add	r1, pc, r1
    7ffc:	add	r3, pc, r3
    8000:	bl	19c9c <__cxa_finalize@plt+0x17950>
    8004:	ldr	r0, [pc, #136]	; 8094 <__cxa_finalize@plt+0x5d48>
    8008:	movw	r2, #1308	; 0x51c
    800c:	ldr	r1, [pc, #132]	; 8098 <__cxa_finalize@plt+0x5d4c>
    8010:	ldr	r3, [pc, #132]	; 809c <__cxa_finalize@plt+0x5d50>
    8014:	add	r0, pc, r0
    8018:	add	r1, pc, r1
    801c:	add	r3, pc, r3
    8020:	bl	19c9c <__cxa_finalize@plt+0x17950>
    8024:	ldr	r0, [pc, #116]	; 80a0 <__cxa_finalize@plt+0x5d54>
    8028:	movw	r2, #1307	; 0x51b
    802c:	ldr	r1, [pc, #112]	; 80a4 <__cxa_finalize@plt+0x5d58>
    8030:	ldr	r3, [pc, #112]	; 80a8 <__cxa_finalize@plt+0x5d5c>
    8034:	add	r0, pc, r0
    8038:	add	r1, pc, r1
    803c:	add	r3, pc, r3
    8040:	bl	19c9c <__cxa_finalize@plt+0x17950>
    8044:	ldr	r0, [pc, #96]	; 80ac <__cxa_finalize@plt+0x5d60>
    8048:	mov	r2, #1216	; 0x4c0
    804c:	ldr	r1, [pc, #92]	; 80b0 <__cxa_finalize@plt+0x5d64>
    8050:	ldr	r3, [pc, #92]	; 80b4 <__cxa_finalize@plt+0x5d68>
    8054:	add	r0, pc, r0
    8058:	add	r1, pc, r1
    805c:	add	r3, pc, r3
    8060:	bl	19c9c <__cxa_finalize@plt+0x17950>
    8064:	andeq	fp, r2, ip, lsl #31
    8068:	andeq	r0, r0, ip, asr #4
    806c:	andeq	r5, r1, r0, lsl #9
    8070:	andeq	r5, r1, r0, lsl #12
    8074:	andeq	r7, r1, ip, ror #27
    8078:			; <UNDEFINED> instruction: 0x000155b4
    807c:	andeq	r5, r1, r4, ror r5
    8080:	andeq	r5, r1, r0, ror #9
    8084:	andeq	r6, r1, r0, asr r4
    8088:	ldrdeq	r5, [r1], -r4
    808c:	andeq	r5, r1, ip, lsl #3
    8090:	andeq	r5, r1, r4, ror sp
    8094:	andeq	r5, r1, ip, lsr #5
    8098:	andeq	r5, r1, ip, ror #2
    809c:	andeq	r5, r1, r4, asr sp
    80a0:	andeq	r4, r1, ip, lsl #6
    80a4:	andeq	r5, r1, ip, asr #2
    80a8:	andeq	r5, r1, r4, lsr sp
    80ac:	andeq	r5, r1, ip, asr #8
    80b0:	andeq	r5, r1, ip, lsr #2
    80b4:	andeq	r5, r1, ip, ror #1
    80b8:	ldr	r3, [pc, #1024]	; 84c0 <__cxa_finalize@plt+0x6174>
    80bc:	push	{r4, r5, r6, r7, r8, r9, lr}
    80c0:	subs	r4, r0, #0
    80c4:	ldr	r0, [pc, #1016]	; 84c4 <__cxa_finalize@plt+0x6178>
    80c8:	add	r3, pc, r3
    80cc:	sub	sp, sp, #100	; 0x64
    80d0:	mov	r5, r2
    80d4:	mov	r7, r1
    80d8:	mov	r2, #0
    80dc:	ldr	r8, [r3, r0]
    80e0:	str	r2, [sp, #20]
    80e4:	ldr	r3, [r8]
    80e8:	str	r3, [sp, #92]	; 0x5c
    80ec:	beq	8464 <__cxa_finalize@plt+0x6118>
    80f0:	cmp	r1, #0
    80f4:	beq	8438 <__cxa_finalize@plt+0x60ec>
    80f8:	cmp	r5, #0
    80fc:	beq	83f0 <__cxa_finalize@plt+0x60a4>
    8100:	bl	1a650 <__cxa_finalize@plt+0x18304>
    8104:	cmp	r0, #6
    8108:	bgt	82a4 <__cxa_finalize@plt+0x5f58>
    810c:	ldr	r3, [r4, #168]	; 0xa8
    8110:	tst	r3, #1
    8114:	beq	8174 <__cxa_finalize@plt+0x5e28>
    8118:	add	r6, sp, #40	; 0x28
    811c:	mov	r0, r6
    8120:	bl	12aec <__cxa_finalize@plt+0x107a0>
    8124:	cmp	r0, #0
    8128:	blt	82e0 <__cxa_finalize@plt+0x5f94>
    812c:	add	r9, sp, #24
    8130:	mov	r0, r5
    8134:	mov	r1, r9
    8138:	bl	1296c <__cxa_finalize@plt+0x10620>
    813c:	cmp	r0, #0
    8140:	blt	82e0 <__cxa_finalize@plt+0x5f94>
    8144:	ldm	r9, {r0, r1, r2, r3}
    8148:	add	lr, sp, #72	; 0x48
    814c:	add	ip, sp, #56	; 0x38
    8150:	stm	lr, {r0, r1, r2, r3}
    8154:	ldm	r6, {r0, r1, r2, r3}
    8158:	stm	ip, {r0, r1, r2, r3}
    815c:	mov	r0, lr
    8160:	mov	r1, ip
    8164:	mov	r2, #16
    8168:	bl	1d7c <memcmp@plt>
    816c:	cmp	r0, #0
    8170:	bne	82e0 <__cxa_finalize@plt+0x5f94>
    8174:	ldr	r1, [pc, #844]	; 84c8 <__cxa_finalize@plt+0x617c>
    8178:	mov	r0, r7
    817c:	mov	r2, r5
    8180:	mov	r3, #0
    8184:	add	r1, pc, r1
    8188:	bl	14588 <__cxa_finalize@plt+0x1223c>
    818c:	subs	r6, r0, #0
    8190:	beq	8298 <__cxa_finalize@plt+0x5f4c>
    8194:	mov	r0, r4
    8198:	mov	r1, r6
    819c:	add	r2, sp, #20
    81a0:	bl	754c <__cxa_finalize@plt+0x5200>
    81a4:	cmp	r0, #0
    81a8:	blt	822c <__cxa_finalize@plt+0x5ee0>
    81ac:	ldr	r0, [r4, #180]	; 0xb4
    81b0:	mov	r1, r6
    81b4:	bl	18a60 <__cxa_finalize@plt+0x16714>
    81b8:	subs	r5, r0, #0
    81bc:	beq	8340 <__cxa_finalize@plt+0x5ff4>
    81c0:	ldrb	r3, [r5, #8]
    81c4:	cmp	r3, #0
    81c8:	bne	8224 <__cxa_finalize@plt+0x5ed8>
    81cc:	ldr	r3, [r4, #144]	; 0x90
    81d0:	ldr	r0, [sp, #20]
    81d4:	str	r3, [r5, #12]
    81d8:	bl	20c4 <dirfd@plt>
    81dc:	movw	r3, #12230	; 0x2fc6
    81e0:	mov	r1, r5
    81e4:	movt	r3, #256	; 0x100
    81e8:	mov	r2, r0
    81ec:	mov	r0, r4
    81f0:	bl	761c <__cxa_finalize@plt+0x52d0>
    81f4:	ldrb	r3, [r4, #173]	; 0xad
    81f8:	cmp	r3, #0
    81fc:	bne	8210 <__cxa_finalize@plt+0x5ec4>
    8200:	mov	r1, r5
    8204:	mov	r0, r4
    8208:	ldr	r2, [sp, #20]
    820c:	bl	8518 <__cxa_finalize@plt+0x61cc>
    8210:	ldr	r0, [sp, #20]
    8214:	bl	20c4 <dirfd@plt>
    8218:	mov	r1, r0
    821c:	mov	r0, r4
    8220:	bl	783c <__cxa_finalize@plt+0x54f0>
    8224:	mov	r4, #0
    8228:	b	8264 <__cxa_finalize@plt+0x5f18>
    822c:	bl	2334 <__errno_location@plt>
    8230:	ldr	r7, [r0]
    8234:	bl	1a650 <__cxa_finalize@plt+0x18304>
    8238:	cmp	r0, #6
    823c:	bgt	8304 <__cxa_finalize@plt+0x5fb8>
    8240:	cmp	r7, #0
    8244:	rsbgt	r7, r7, #0
    8248:	mov	r2, r6
    824c:	mov	r0, r4
    8250:	mov	r1, r7
    8254:	bl	7934 <__cxa_finalize@plt+0x55e8>
    8258:	cmp	r0, #0
    825c:	movlt	r4, r0
    8260:	movge	r4, r7
    8264:	ldr	r0, [sp, #20]
    8268:	cmp	r0, #0
    826c:	beq	8274 <__cxa_finalize@plt+0x5f28>
    8270:	bl	20f4 <closedir@plt>
    8274:	mov	r0, r6
    8278:	bl	1f20 <free@plt>
    827c:	ldr	r2, [sp, #92]	; 0x5c
    8280:	ldr	r3, [r8]
    8284:	mov	r0, r4
    8288:	cmp	r2, r3
    828c:	bne	83ec <__cxa_finalize@plt+0x60a0>
    8290:	add	sp, sp, #100	; 0x64
    8294:	pop	{r4, r5, r6, r7, r8, r9, pc}
    8298:	mov	r2, r5
    829c:	mvn	r7, #11
    82a0:	b	824c <__cxa_finalize@plt+0x5f00>
    82a4:	ldr	r2, [pc, #544]	; 84cc <__cxa_finalize@plt+0x6180>
    82a8:	mov	r0, #7
    82ac:	ldr	ip, [pc, #540]	; 84d0 <__cxa_finalize@plt+0x6184>
    82b0:	mov	r1, #0
    82b4:	add	r2, pc, r2
    82b8:	str	r2, [sp, #4]
    82bc:	ldr	r2, [pc, #528]	; 84d4 <__cxa_finalize@plt+0x6188>
    82c0:	add	ip, pc, ip
    82c4:	str	r7, [sp, #8]
    82c8:	movw	r3, #1479	; 0x5c7
    82cc:	str	r5, [sp, #12]
    82d0:	add	r2, pc, r2
    82d4:	str	ip, [sp]
    82d8:	bl	19ed0 <__cxa_finalize@plt+0x17b84>
    82dc:	b	810c <__cxa_finalize@plt+0x5dc0>
    82e0:	ldr	r1, [pc, #496]	; 84d8 <__cxa_finalize@plt+0x618c>
    82e4:	mov	r0, r7
    82e8:	add	r1, pc, r1
    82ec:	bl	16194 <__cxa_finalize@plt+0x13e48>
    82f0:	cmp	r0, #0
    82f4:	bne	8174 <__cxa_finalize@plt+0x5e28>
    82f8:	mov	r6, r0
    82fc:	mov	r4, r0
    8300:	b	8264 <__cxa_finalize@plt+0x5f18>
    8304:	ldr	r2, [pc, #464]	; 84dc <__cxa_finalize@plt+0x6190>
    8308:	mov	r1, r7
    830c:	ldr	ip, [pc, #460]	; 84e0 <__cxa_finalize@plt+0x6194>
    8310:	mov	r0, #7
    8314:	add	r2, pc, r2
    8318:	str	r2, [sp, #4]
    831c:	ldr	r2, [pc, #448]	; 84e4 <__cxa_finalize@plt+0x6198>
    8320:	add	ip, pc, ip
    8324:	str	r6, [sp, #8]
    8328:	movw	r3, #1493	; 0x5d5
    832c:	str	ip, [sp]
    8330:	add	r2, pc, r2
    8334:	bl	19ed0 <__cxa_finalize@plt+0x17b84>
    8338:	mov	r7, r0
    833c:	b	8248 <__cxa_finalize@plt+0x5efc>
    8340:	mov	r0, #1
    8344:	mov	r1, #16
    8348:	bl	1e54 <calloc@plt>
    834c:	subs	r5, r0, #0
    8350:	beq	8398 <__cxa_finalize@plt+0x604c>
    8354:	str	r6, [r5]
    8358:	mov	r3, #0
    835c:	mov	r1, r6
    8360:	strb	r3, [r5, #8]
    8364:	mov	r2, r5
    8368:	ldr	r0, [r4, #180]	; 0xb4
    836c:	bl	188ac <__cxa_finalize@plt+0x16560>
    8370:	cmp	r0, #0
    8374:	blt	83dc <__cxa_finalize@plt+0x6090>
    8378:	ldr	r3, [r4, #124]	; 0x7c
    837c:	add	r3, r3, #1
    8380:	str	r3, [r4, #124]	; 0x7c
    8384:	bl	1a650 <__cxa_finalize@plt+0x18304>
    8388:	cmp	r0, #6
    838c:	bgt	83a0 <__cxa_finalize@plt+0x6054>
    8390:	mov	r6, #0
    8394:	b	81cc <__cxa_finalize@plt+0x5e80>
    8398:	mvn	r7, #11
    839c:	b	8248 <__cxa_finalize@plt+0x5efc>
    83a0:	ldr	lr, [pc, #320]	; 84e8 <__cxa_finalize@plt+0x619c>
    83a4:	mov	r0, #7
    83a8:	ldr	ip, [pc, #316]	; 84ec <__cxa_finalize@plt+0x61a0>
    83ac:	mov	r1, #0
    83b0:	add	lr, pc, lr
    83b4:	str	lr, [sp]
    83b8:	add	ip, pc, ip
    83bc:	str	ip, [sp, #4]
    83c0:	ldr	ip, [r5]
    83c4:	movw	r3, #1517	; 0x5ed
    83c8:	ldr	r2, [pc, #288]	; 84f0 <__cxa_finalize@plt+0x61a4>
    83cc:	str	ip, [sp, #8]
    83d0:	add	r2, pc, r2
    83d4:	bl	19ed0 <__cxa_finalize@plt+0x17b84>
    83d8:	b	8390 <__cxa_finalize@plt+0x6044>
    83dc:	mov	r0, r5
    83e0:	mvn	r7, #11
    83e4:	bl	1f20 <free@plt>
    83e8:	b	8248 <__cxa_finalize@plt+0x5efc>
    83ec:	bl	2154 <__stack_chk_fail@plt>
    83f0:	ldr	r0, [pc, #252]	; 84f4 <__cxa_finalize@plt+0x61a8>
    83f4:	movw	r2, #1477	; 0x5c5
    83f8:	ldr	r1, [pc, #248]	; 84f8 <__cxa_finalize@plt+0x61ac>
    83fc:	ldr	r3, [pc, #248]	; 84fc <__cxa_finalize@plt+0x61b0>
    8400:	add	r0, pc, r0
    8404:	add	r1, pc, r1
    8408:	add	r3, pc, r3
    840c:	bl	19c9c <__cxa_finalize@plt+0x17950>
    8410:	mov	r8, r0
    8414:	mov	r6, r5
    8418:	ldr	r0, [sp, #20]
    841c:	cmp	r0, #0
    8420:	beq	8428 <__cxa_finalize@plt+0x60dc>
    8424:	bl	20f4 <closedir@plt>
    8428:	mov	r0, r6
    842c:	bl	1f20 <free@plt>
    8430:	mov	r0, r8
    8434:	bl	22d4 <_Unwind_Resume@plt>
    8438:	ldr	r0, [pc, #192]	; 8500 <__cxa_finalize@plt+0x61b4>
    843c:	movw	r2, #1476	; 0x5c4
    8440:	ldr	r1, [pc, #188]	; 8504 <__cxa_finalize@plt+0x61b8>
    8444:	ldr	r3, [pc, #188]	; 8508 <__cxa_finalize@plt+0x61bc>
    8448:	add	r0, pc, r0
    844c:	add	r1, pc, r1
    8450:	add	r3, pc, r3
    8454:	bl	19c9c <__cxa_finalize@plt+0x17950>
    8458:	mov	r8, r0
    845c:	mov	r6, #0
    8460:	b	8418 <__cxa_finalize@plt+0x60cc>
    8464:	ldr	r0, [pc, #160]	; 850c <__cxa_finalize@plt+0x61c0>
    8468:	movw	r2, #1475	; 0x5c3
    846c:	ldr	r1, [pc, #156]	; 8510 <__cxa_finalize@plt+0x61c4>
    8470:	ldr	r3, [pc, #156]	; 8514 <__cxa_finalize@plt+0x61c8>
    8474:	add	r0, pc, r0
    8478:	add	r1, pc, r1
    847c:	add	r3, pc, r3
    8480:	bl	19c9c <__cxa_finalize@plt+0x17950>
    8484:	b	8458 <__cxa_finalize@plt+0x610c>
    8488:	b	8458 <__cxa_finalize@plt+0x610c>
    848c:	b	8458 <__cxa_finalize@plt+0x610c>
    8490:	b	8458 <__cxa_finalize@plt+0x610c>
    8494:	mov	r8, r0
    8498:	b	8418 <__cxa_finalize@plt+0x60cc>
    849c:	b	8458 <__cxa_finalize@plt+0x610c>
    84a0:	mov	r8, r0
    84a4:	mov	r6, #0
    84a8:	b	8428 <__cxa_finalize@plt+0x60dc>
    84ac:	mov	r8, r0
    84b0:	b	8428 <__cxa_finalize@plt+0x60dc>
    84b4:	b	8458 <__cxa_finalize@plt+0x610c>
    84b8:	b	8458 <__cxa_finalize@plt+0x610c>
    84bc:	b	8458 <__cxa_finalize@plt+0x610c>
    84c0:			; <UNDEFINED> instruction: 0x0002bcbc
    84c4:	andeq	r0, r0, ip, asr #4
    84c8:	andeq	r7, r1, ip, asr #22
    84cc:	andeq	r5, r1, ip, ror r2
    84d0:	andeq	r5, r1, r4, asr #18
    84d4:			; <UNDEFINED> instruction: 0x00014eb4
    84d8:	andeq	r5, r1, r0, ror #4
    84dc:	andeq	r5, r1, ip, lsr r2
    84e0:	andeq	r5, r1, r4, ror #17
    84e4:	andeq	r4, r1, r4, asr lr
    84e8:	andeq	r5, r1, r4, asr r8
    84ec:			; <UNDEFINED> instruction: 0x000151bc
    84f0:			; <UNDEFINED> instruction: 0x00014db4
    84f4:	andeq	r5, r1, r8, lsr #2
    84f8:	andeq	r4, r1, r0, lsl #27
    84fc:	andeq	r5, r1, r4, lsr r9
    8500:	andeq	r4, r1, r8, ror lr
    8504:	andeq	r4, r1, r8, lsr sp
    8508:	andeq	r5, r1, ip, ror #17
    850c:	andeq	r3, r1, ip, asr #29
    8510:	andeq	r4, r1, ip, lsl #26
    8514:	andeq	r5, r1, r0, asr #17
    8518:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    851c:	sub	sp, sp, #84	; 0x54
    8520:	ldr	r3, [pc, #628]	; 879c <__cxa_finalize@plt+0x6450>
    8524:	cmp	r0, #0
    8528:	str	r0, [sp, #32]
    852c:	mov	r8, r2
    8530:	ldr	r0, [pc, #616]	; 87a0 <__cxa_finalize@plt+0x6454>
    8534:	add	r3, pc, r3
    8538:	str	r1, [sp, #28]
    853c:	ldr	r0, [r3, r0]
    8540:	ldr	r3, [r0]
    8544:	str	r0, [sp, #36]	; 0x24
    8548:	str	r3, [sp, #76]	; 0x4c
    854c:	beq	877c <__cxa_finalize@plt+0x6430>
    8550:	ldr	r3, [sp, #28]
    8554:	cmp	r3, #0
    8558:	beq	875c <__cxa_finalize@plt+0x6410>
    855c:	cmp	r2, #0
    8560:	beq	8738 <__cxa_finalize@plt+0x63ec>
    8564:	bl	2334 <__errno_location@plt>
    8568:	mov	r9, #0
    856c:	mov	r7, r0
    8570:	mov	r0, r8
    8574:	str	r9, [r7]
    8578:	bl	2268 <readdir64@plt>
    857c:	subs	fp, r0, #0
    8580:	beq	8640 <__cxa_finalize@plt+0x62f4>
    8584:	ldr	r3, [pc, #536]	; 87a4 <__cxa_finalize@plt+0x6458>
    8588:	add	sl, sp, #48	; 0x30
    858c:	ldr	r5, [pc, #532]	; 87a8 <__cxa_finalize@plt+0x645c>
    8590:	add	r6, sp, #60	; 0x3c
    8594:	add	r3, pc, r3
    8598:	str	r3, [sp, #40]	; 0x28
    859c:	ldr	r3, [pc, #520]	; 87ac <__cxa_finalize@plt+0x6460>
    85a0:	add	r5, pc, r5
    85a4:	add	r4, sp, #52	; 0x34
    85a8:	add	r3, pc, r3
    85ac:	str	r3, [sp, #44]	; 0x2c
    85b0:	ldr	r3, [pc, #504]	; 87b0 <__cxa_finalize@plt+0x6464>
    85b4:	add	r3, pc, r3
    85b8:	str	r3, [sp, #20]
    85bc:	add	r3, sp, #72	; 0x48
    85c0:	str	r3, [sp, #24]
    85c4:	ldrb	ip, [fp, #18]
    85c8:	mov	r3, sl
    85cc:	ldm	r5, {r0, r1, r2}
    85d0:	stm	r4, {r0, r1, r2}
    85d4:	ldr	r2, [r3, #4]!
    85d8:	cmp	ip, r2
    85dc:	beq	85ec <__cxa_finalize@plt+0x62a0>
    85e0:	cmp	r3, r6
    85e4:	bne	85cc <__cxa_finalize@plt+0x6280>
    85e8:	b	861c <__cxa_finalize@plt+0x62d0>
    85ec:	add	r2, fp, #19
    85f0:	ldr	r1, [sp, #40]	; 0x28
    85f4:	str	r2, [sp, #16]
    85f8:	mov	r0, r2
    85fc:	bl	13120 <__cxa_finalize@plt+0x10dd4>
    8600:	ldr	r2, [sp, #16]
    8604:	cmp	r0, #0
    8608:	beq	86ac <__cxa_finalize@plt+0x6360>
    860c:	ldr	r3, [sp, #28]
    8610:	ldr	r0, [sp, #32]
    8614:	ldr	r1, [r3]
    8618:	bl	7de0 <__cxa_finalize@plt+0x5a94>
    861c:	ldr	r1, [sp, #28]
    8620:	ldrb	r3, [r1, #8]
    8624:	cmp	r3, #0
    8628:	bne	8674 <__cxa_finalize@plt+0x6328>
    862c:	str	r9, [r7]
    8630:	mov	r0, r8
    8634:	bl	2268 <readdir64@plt>
    8638:	subs	fp, r0, #0
    863c:	bne	85c4 <__cxa_finalize@plt+0x6278>
    8640:	ldr	r4, [r7]
    8644:	cmp	r4, #0
    8648:	ble	8658 <__cxa_finalize@plt+0x630c>
    864c:	bl	1a650 <__cxa_finalize@plt+0x18304>
    8650:	cmp	r0, #6
    8654:	bgt	86cc <__cxa_finalize@plt+0x6380>
    8658:	ldr	r1, [sp, #36]	; 0x24
    865c:	ldr	r2, [sp, #76]	; 0x4c
    8660:	ldr	r3, [r1]
    8664:	cmp	r2, r3
    8668:	bne	8758 <__cxa_finalize@plt+0x640c>
    866c:	add	sp, sp, #84	; 0x54
    8670:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    8674:	ldrb	lr, [fp, #18]
    8678:	add	r3, sp, #64	; 0x40
    867c:	mov	ip, r6
    8680:	ldr	r1, [sp, #20]
    8684:	add	r2, r1, #12
    8688:	ldm	r2, {r0, r1, r2}
    868c:	stm	r3, {r0, r1, r2}
    8690:	ldr	r2, [ip, #4]!
    8694:	cmp	lr, r2
    8698:	beq	870c <__cxa_finalize@plt+0x63c0>
    869c:	ldr	r2, [sp, #24]
    86a0:	cmp	ip, r2
    86a4:	bne	8680 <__cxa_finalize@plt+0x6334>
    86a8:	b	862c <__cxa_finalize@plt+0x62e0>
    86ac:	mov	r0, r2
    86b0:	ldr	r1, [sp, #44]	; 0x2c
    86b4:	str	r2, [sp, #16]
    86b8:	bl	13120 <__cxa_finalize@plt+0x10dd4>
    86bc:	ldr	r2, [sp, #16]
    86c0:	cmp	r0, #0
    86c4:	bne	860c <__cxa_finalize@plt+0x62c0>
    86c8:	b	861c <__cxa_finalize@plt+0x62d0>
    86cc:	ldr	r3, [sp, #28]
    86d0:	mov	r1, r4
    86d4:	ldr	r2, [pc, #216]	; 87b4 <__cxa_finalize@plt+0x6468>
    86d8:	mov	r0, #7
    86dc:	ldr	ip, [pc, #212]	; 87b8 <__cxa_finalize@plt+0x646c>
    86e0:	ldr	lr, [r3]
    86e4:	add	r2, pc, r2
    86e8:	str	r2, [sp, #4]
    86ec:	add	ip, pc, ip
    86f0:	ldr	r2, [pc, #196]	; 87bc <__cxa_finalize@plt+0x6470>
    86f4:	movw	r3, #1436	; 0x59c
    86f8:	str	lr, [sp, #8]
    86fc:	str	ip, [sp]
    8700:	add	r2, pc, r2
    8704:	bl	19ed0 <__cxa_finalize@plt+0x17b84>
    8708:	b	8658 <__cxa_finalize@plt+0x630c>
    870c:	add	fp, fp, #19
    8710:	mov	r0, fp
    8714:	bl	15414 <__cxa_finalize@plt+0x130c8>
    8718:	cmp	r0, #0
    871c:	beq	862c <__cxa_finalize@plt+0x62e0>
    8720:	ldr	r3, [sp, #28]
    8724:	mov	r2, fp
    8728:	ldr	r0, [sp, #32]
    872c:	ldr	r1, [r3]
    8730:	bl	80b8 <__cxa_finalize@plt+0x5d6c>
    8734:	b	862c <__cxa_finalize@plt+0x62e0>
    8738:	ldr	r0, [pc, #128]	; 87c0 <__cxa_finalize@plt+0x6474>
    873c:	movw	r2, #1423	; 0x58f
    8740:	ldr	r1, [pc, #124]	; 87c4 <__cxa_finalize@plt+0x6478>
    8744:	ldr	r3, [pc, #124]	; 87c8 <__cxa_finalize@plt+0x647c>
    8748:	add	r0, pc, r0
    874c:	add	r1, pc, r1
    8750:	add	r3, pc, r3
    8754:	bl	19c9c <__cxa_finalize@plt+0x17950>
    8758:	bl	2154 <__stack_chk_fail@plt>
    875c:	ldr	r0, [pc, #104]	; 87cc <__cxa_finalize@plt+0x6480>
    8760:	movw	r2, #1422	; 0x58e
    8764:	ldr	r1, [pc, #100]	; 87d0 <__cxa_finalize@plt+0x6484>
    8768:	ldr	r3, [pc, #100]	; 87d4 <__cxa_finalize@plt+0x6488>
    876c:	add	r0, pc, r0
    8770:	add	r1, pc, r1
    8774:	add	r3, pc, r3
    8778:	bl	19c9c <__cxa_finalize@plt+0x17950>
    877c:	ldr	r0, [pc, #84]	; 87d8 <__cxa_finalize@plt+0x648c>
    8780:	movw	r2, #1421	; 0x58d
    8784:	ldr	r1, [pc, #80]	; 87dc <__cxa_finalize@plt+0x6490>
    8788:	ldr	r3, [pc, #80]	; 87e0 <__cxa_finalize@plt+0x6494>
    878c:	add	r0, pc, r0
    8790:	add	r1, pc, r1
    8794:	add	r3, pc, r3
    8798:	bl	19c9c <__cxa_finalize@plt+0x17950>
    879c:	andeq	fp, r2, r0, asr r8
    87a0:	andeq	r0, r0, ip, asr #4
    87a4:	andeq	r4, r1, r0, asr #26
    87a8:	strdeq	r4, [r1], -r8
    87ac:	andeq	r5, r1, r4, ror lr
    87b0:	andeq	r4, r1, r4, ror #21
    87b4:	andeq	r4, r1, r4, lsr #29
    87b8:			; <UNDEFINED> instruction: 0x000154bc
    87bc:	andeq	r4, r1, r4, lsl #21
    87c0:	muleq	r1, r4, r3
    87c4:	andeq	r4, r1, r8, lsr sl
    87c8:			; <UNDEFINED> instruction: 0x000149b8
    87cc:	andeq	r4, r1, r4, lsl #28
    87d0:	andeq	r4, r1, r4, lsl sl
    87d4:	muleq	r1, r4, r9
    87d8:			; <UNDEFINED> instruction: 0x00013bb4
    87dc:	strdeq	r4, [r1], -r4	; <UNPREDICTABLE>
    87e0:	andeq	r4, r1, r4, ror r9
    87e4:	ldr	r3, [pc, #976]	; 8bbc <__cxa_finalize@plt+0x6870>
    87e8:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
    87ec:	subs	r5, r0, #0
    87f0:	add	fp, sp, #28
    87f4:	ldr	r0, [pc, #964]	; 8bc0 <__cxa_finalize@plt+0x6874>
    87f8:	sub	sp, sp, #32
    87fc:	add	r3, pc, r3
    8800:	mov	r6, #0
    8804:	mov	r4, r1
    8808:	mov	r8, r2
    880c:	ldr	r7, [r3, r0]
    8810:	str	r6, [fp, #-44]	; 0xffffffd4
    8814:	ldr	r3, [r7]
    8818:	str	r3, [fp, #-32]	; 0xffffffe0
    881c:	beq	8b5c <__cxa_finalize@plt+0x6810>
    8820:	cmp	r1, #0
    8824:	beq	8b9c <__cxa_finalize@plt+0x6850>
    8828:	bl	1a650 <__cxa_finalize@plt+0x18304>
    882c:	cmp	r0, #6
    8830:	bgt	89a4 <__cxa_finalize@plt+0x6658>
    8834:	ldr	r3, [r5, #168]	; 0xa8
    8838:	tst	r3, #2
    883c:	bne	88fc <__cxa_finalize@plt+0x65b0>
    8840:	ldr	r6, [r5, #4]
    8844:	cmp	r6, #0
    8848:	beq	88a4 <__cxa_finalize@plt+0x6558>
    884c:	mov	r0, r6
    8850:	str	r4, [fp, #-36]	; 0xffffffdc
    8854:	bl	1fe0 <strlen@plt>
    8858:	mov	r9, r0
    885c:	mov	r0, r4
    8860:	bl	1fe0 <strlen@plt>
    8864:	mov	r1, r6
    8868:	add	r0, r0, r9
    886c:	add	r9, r0, #15
    8870:	bic	r9, r9, #7
    8874:	sub	sp, sp, r9
    8878:	add	r4, sp, #16
    887c:	mov	r0, r4
    8880:	bl	1e6c <stpcpy@plt>
    8884:	ldr	r1, [fp, #-36]	; 0xffffffdc
    8888:	cmp	r1, #0
    888c:	mov	r3, r0
    8890:	beq	889c <__cxa_finalize@plt+0x6550>
    8894:	bl	1e6c <stpcpy@plt>
    8898:	mov	r3, r0
    889c:	mov	r2, #0
    88a0:	strb	r2, [r3]
    88a4:	mov	r0, r5
    88a8:	mov	r1, r4
    88ac:	sub	r2, fp, #44	; 0x2c
    88b0:	bl	754c <__cxa_finalize@plt+0x5200>
    88b4:	cmn	r0, #2
    88b8:	mov	r6, r0
    88bc:	movne	r3, #0
    88c0:	moveq	r3, #1
    88c4:	tst	r8, r3
    88c8:	beq	891c <__cxa_finalize@plt+0x65d0>
    88cc:	mov	r6, #0
    88d0:	ldr	r0, [fp, #-44]	; 0xffffffd4
    88d4:	cmp	r0, #0
    88d8:	beq	88e0 <__cxa_finalize@plt+0x6594>
    88dc:	bl	20f4 <closedir@plt>
    88e0:	ldr	r2, [fp, #-32]	; 0xffffffe0
    88e4:	mov	r0, r6
    88e8:	ldr	r3, [r7]
    88ec:	cmp	r2, r3
    88f0:	bne	8b58 <__cxa_finalize@plt+0x680c>
    88f4:	sub	sp, fp, #28
    88f8:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
    88fc:	ldr	r1, [pc, #704]	; 8bc4 <__cxa_finalize@plt+0x6878>
    8900:	mov	r0, r4
    8904:	add	r1, pc, r1
    8908:	bl	16194 <__cxa_finalize@plt+0x13e48>
    890c:	cmp	r0, #0
    8910:	bne	8840 <__cxa_finalize@plt+0x64f4>
    8914:	mvn	r6, #21
    8918:	b	88d0 <__cxa_finalize@plt+0x6584>
    891c:	cmp	r0, #0
    8920:	blt	89dc <__cxa_finalize@plt+0x6690>
    8924:	ldr	r0, [r5, #180]	; 0xb4
    8928:	mov	r1, r4
    892c:	bl	18a60 <__cxa_finalize@plt+0x16714>
    8930:	subs	r8, r0, #0
    8934:	beq	8a8c <__cxa_finalize@plt+0x6740>
    8938:	ldrb	r3, [r8, #8]
    893c:	cmp	r3, #0
    8940:	beq	88cc <__cxa_finalize@plt+0x6580>
    8944:	ldr	r3, [r8, #4]
    8948:	cmp	r3, #0
    894c:	ble	8a3c <__cxa_finalize@plt+0x66f0>
    8950:	ldr	r0, [fp, #-44]	; 0xffffffd4
    8954:	bl	20c4 <dirfd@plt>
    8958:	movw	r3, #902	; 0x386
    895c:	mov	r1, r8
    8960:	movt	r3, #256	; 0x100
    8964:	mov	r2, r0
    8968:	mov	r0, r5
    896c:	bl	761c <__cxa_finalize@plt+0x52d0>
    8970:	ldrb	r3, [r5, #173]	; 0xad
    8974:	cmp	r3, #0
    8978:	bne	898c <__cxa_finalize@plt+0x6640>
    897c:	mov	r1, r8
    8980:	mov	r0, r5
    8984:	ldr	r2, [fp, #-44]	; 0xffffffd4
    8988:	bl	8518 <__cxa_finalize@plt+0x61cc>
    898c:	ldr	r0, [fp, #-44]	; 0xffffffd4
    8990:	bl	20c4 <dirfd@plt>
    8994:	mov	r1, r0
    8998:	mov	r0, r5
    899c:	bl	783c <__cxa_finalize@plt+0x54f0>
    89a0:	b	88cc <__cxa_finalize@plt+0x6580>
    89a4:	ldr	r2, [pc, #540]	; 8bc8 <__cxa_finalize@plt+0x687c>
    89a8:	mov	r1, r6
    89ac:	ldr	ip, [pc, #536]	; 8bcc <__cxa_finalize@plt+0x6880>
    89b0:	mov	r0, #7
    89b4:	add	r2, pc, r2
    89b8:	str	r2, [sp, #4]
    89bc:	ldr	r2, [pc, #524]	; 8bd0 <__cxa_finalize@plt+0x6884>
    89c0:	add	ip, pc, ip
    89c4:	str	r4, [sp, #8]
    89c8:	mov	r3, #1552	; 0x610
    89cc:	str	ip, [sp]
    89d0:	add	r2, pc, r2
    89d4:	bl	19ed0 <__cxa_finalize@plt+0x17b84>
    89d8:	b	8834 <__cxa_finalize@plt+0x64e8>
    89dc:	bl	1a650 <__cxa_finalize@plt+0x18304>
    89e0:	cmp	r0, #6
    89e4:	bgt	8a04 <__cxa_finalize@plt+0x66b8>
    89e8:	mov	r0, r5
    89ec:	mov	r2, r4
    89f0:	mov	r1, r6
    89f4:	bl	7934 <__cxa_finalize@plt+0x55e8>
    89f8:	cmp	r0, #0
    89fc:	movlt	r6, r0
    8a00:	b	88d0 <__cxa_finalize@plt+0x6584>
    8a04:	ldr	r2, [pc, #456]	; 8bd4 <__cxa_finalize@plt+0x6888>
    8a08:	mov	r0, #7
    8a0c:	ldr	ip, [pc, #452]	; 8bd8 <__cxa_finalize@plt+0x688c>
    8a10:	mov	r1, r6
    8a14:	add	r2, pc, r2
    8a18:	str	r2, [sp, #4]
    8a1c:	ldr	r2, [pc, #440]	; 8bdc <__cxa_finalize@plt+0x6890>
    8a20:	add	ip, pc, ip
    8a24:	str	r4, [sp, #8]
    8a28:	movw	r3, #1565	; 0x61d
    8a2c:	str	ip, [sp]
    8a30:	add	r2, pc, r2
    8a34:	bl	19ed0 <__cxa_finalize@plt+0x17b84>
    8a38:	b	89e8 <__cxa_finalize@plt+0x669c>
    8a3c:	ldr	r0, [r5, #120]	; 0x78
    8a40:	cmp	r0, #0
    8a44:	blt	8950 <__cxa_finalize@plt+0x6604>
    8a48:	movw	r2, #902	; 0x386
    8a4c:	ldr	r1, [r8]
    8a50:	movt	r2, #256	; 0x100
    8a54:	bl	222c <inotify_add_watch@plt>
    8a58:	cmp	r0, #0
    8a5c:	str	r0, [r8, #4]
    8a60:	ble	8950 <__cxa_finalize@plt+0x6604>
    8a64:	mov	r1, r0
    8a68:	mov	r2, r8
    8a6c:	ldr	r0, [r5, #184]	; 0xb8
    8a70:	bl	188ac <__cxa_finalize@plt+0x16560>
    8a74:	cmp	r0, #0
    8a78:	bge	8950 <__cxa_finalize@plt+0x6604>
    8a7c:	ldr	r0, [r5, #120]	; 0x78
    8a80:	ldr	r1, [r8, #4]
    8a84:	bl	2190 <inotify_rm_watch@plt>
    8a88:	b	8950 <__cxa_finalize@plt+0x6604>
    8a8c:	mov	r0, #1
    8a90:	mov	r1, #16
    8a94:	bl	1e54 <calloc@plt>
    8a98:	subs	r8, r0, #0
    8a9c:	beq	8b28 <__cxa_finalize@plt+0x67dc>
    8aa0:	mov	r3, #1
    8aa4:	mov	r0, r4
    8aa8:	strb	r3, [r8, #8]
    8aac:	bl	22c8 <__strdup@plt>
    8ab0:	cmp	r0, #0
    8ab4:	str	r0, [r8]
    8ab8:	beq	8b30 <__cxa_finalize@plt+0x67e4>
    8abc:	mov	r1, r0
    8ac0:	mov	r2, r8
    8ac4:	ldr	r0, [r5, #180]	; 0xb4
    8ac8:	bl	188ac <__cxa_finalize@plt+0x16560>
    8acc:	cmp	r0, #0
    8ad0:	blt	8b40 <__cxa_finalize@plt+0x67f4>
    8ad4:	ldr	r3, [r5, #124]	; 0x7c
    8ad8:	add	r3, r3, #1
    8adc:	str	r3, [r5, #124]	; 0x7c
    8ae0:	bl	1a650 <__cxa_finalize@plt+0x18304>
    8ae4:	cmp	r0, #6
    8ae8:	ble	8944 <__cxa_finalize@plt+0x65f8>
    8aec:	ldr	lr, [pc, #236]	; 8be0 <__cxa_finalize@plt+0x6894>
    8af0:	mov	r0, #7
    8af4:	ldr	ip, [pc, #232]	; 8be4 <__cxa_finalize@plt+0x6898>
    8af8:	mov	r1, #0
    8afc:	add	lr, pc, lr
    8b00:	str	lr, [sp]
    8b04:	add	ip, pc, ip
    8b08:	str	ip, [sp, #4]
    8b0c:	ldr	ip, [r8]
    8b10:	movw	r3, #1594	; 0x63a
    8b14:	ldr	r2, [pc, #204]	; 8be8 <__cxa_finalize@plt+0x689c>
    8b18:	str	ip, [sp, #8]
    8b1c:	add	r2, pc, r2
    8b20:	bl	19ed0 <__cxa_finalize@plt+0x17b84>
    8b24:	b	8944 <__cxa_finalize@plt+0x65f8>
    8b28:	mvn	r6, #11
    8b2c:	b	89e8 <__cxa_finalize@plt+0x669c>
    8b30:	mov	r0, r8
    8b34:	mvn	r6, #11
    8b38:	bl	1f20 <free@plt>
    8b3c:	b	89e8 <__cxa_finalize@plt+0x669c>
    8b40:	ldr	r0, [r8]
    8b44:	mvn	r6, #11
    8b48:	bl	1f20 <free@plt>
    8b4c:	mov	r0, r8
    8b50:	bl	1f20 <free@plt>
    8b54:	b	89e8 <__cxa_finalize@plt+0x669c>
    8b58:	bl	2154 <__stack_chk_fail@plt>
    8b5c:	ldr	r0, [pc, #136]	; 8bec <__cxa_finalize@plt+0x68a0>
    8b60:	movw	r2, #1549	; 0x60d
    8b64:	ldr	r1, [pc, #132]	; 8bf0 <__cxa_finalize@plt+0x68a4>
    8b68:	ldr	r3, [pc, #132]	; 8bf4 <__cxa_finalize@plt+0x68a8>
    8b6c:	add	r0, pc, r0
    8b70:	add	r1, pc, r1
    8b74:	add	r3, pc, r3
    8b78:	bl	19c9c <__cxa_finalize@plt+0x17950>
    8b7c:	ldr	r3, [fp, #-44]	; 0xffffffd4
    8b80:	mov	r4, r0
    8b84:	cmp	r3, #0
    8b88:	beq	8b94 <__cxa_finalize@plt+0x6848>
    8b8c:	mov	r0, r3
    8b90:	bl	20f4 <closedir@plt>
    8b94:	mov	r0, r4
    8b98:	bl	22d4 <_Unwind_Resume@plt>
    8b9c:	ldr	r0, [pc, #84]	; 8bf8 <__cxa_finalize@plt+0x68ac>
    8ba0:	movw	r2, #1550	; 0x60e
    8ba4:	ldr	r1, [pc, #80]	; 8bfc <__cxa_finalize@plt+0x68b0>
    8ba8:	ldr	r3, [pc, #80]	; 8c00 <__cxa_finalize@plt+0x68b4>
    8bac:	add	r0, pc, r0
    8bb0:	add	r1, pc, r1
    8bb4:	add	r3, pc, r3
    8bb8:	bl	19c9c <__cxa_finalize@plt+0x17950>
    8bbc:	andeq	fp, r2, r8, lsl #11
    8bc0:	andeq	r0, r0, ip, asr #4
    8bc4:	andeq	r4, r1, r4, asr #24
    8bc8:	andeq	r4, r1, r4, lsl #24
    8bcc:	andeq	r5, r1, r4, asr #5
    8bd0:			; <UNDEFINED> instruction: 0x000147b4
    8bd4:	andeq	r4, r1, r8, asr #23
    8bd8:	andeq	r5, r1, r4, ror #4
    8bdc:	andeq	r4, r1, r4, asr r7
    8be0:	andeq	r5, r1, r8, lsl #3
    8be4:	andeq	r4, r1, r0, lsl #22
    8be8:	andeq	r4, r1, r8, ror #12
    8bec:	ldrdeq	r3, [r1], -r4
    8bf0:	andeq	r4, r1, r4, lsl r6
    8bf4:	andeq	r5, r1, r8, ror #3
    8bf8:	andeq	r8, r1, r8, lsr #17
    8bfc:	ldrdeq	r4, [r1], -r4	; <UNPREDICTABLE>
    8c00:	andeq	r5, r1, r8, lsr #3
    8c04:	push	{r3, r4, r5, lr}
    8c08:	subs	r5, r0, #0
    8c0c:	beq	8c50 <__cxa_finalize@plt+0x6904>
    8c10:	ldr	r4, [pc, #88]	; 8c70 <__cxa_finalize@plt+0x6924>
    8c14:	add	r4, pc, r4
    8c18:	ldrb	r3, [r4]
    8c1c:	cmp	r3, #0
    8c20:	beq	8c48 <__cxa_finalize@plt+0x68fc>
    8c24:	mov	r1, r4
    8c28:	mov	r2, #1
    8c2c:	mov	r0, r5
    8c30:	bl	87e4 <__cxa_finalize@plt+0x6498>
    8c34:	mov	r0, r4
    8c38:	mov	r1, #0
    8c3c:	bl	1dd0 <__rawmemchr@plt>
    8c40:	adds	r4, r0, #1
    8c44:	bne	8c18 <__cxa_finalize@plt+0x68cc>
    8c48:	mov	r0, #0
    8c4c:	pop	{r3, r4, r5, pc}
    8c50:	ldr	r0, [pc, #28]	; 8c74 <__cxa_finalize@plt+0x6928>
    8c54:	movw	r2, #1656	; 0x678
    8c58:	ldr	r1, [pc, #24]	; 8c78 <__cxa_finalize@plt+0x692c>
    8c5c:	ldr	r3, [pc, #24]	; 8c7c <__cxa_finalize@plt+0x6930>
    8c60:	add	r0, pc, r0
    8c64:	add	r1, pc, r1
    8c68:	add	r3, pc, r3
    8c6c:	bl	19c9c <__cxa_finalize@plt+0x17950>
    8c70:	andeq	r5, r1, r0
    8c74:	andeq	r3, r1, r0, ror #13
    8c78:	andeq	r4, r1, r0, lsr #10
    8c7c:	andeq	r5, r1, r8
    8c80:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    8c84:	mov	r9, r3
    8c88:	ldr	r6, [pc, #212]	; 8d64 <__cxa_finalize@plt+0x6a18>
    8c8c:	sub	sp, sp, #28
    8c90:	ldr	ip, [pc, #208]	; 8d68 <__cxa_finalize@plt+0x6a1c>
    8c94:	mov	r7, #0
    8c98:	add	r6, pc, r6
    8c9c:	ldr	r4, [r2, #8]
    8ca0:	ldr	r5, [r2, #12]
    8ca4:	mov	sl, r1
    8ca8:	ldr	fp, [r6, ip]
    8cac:	subs	r4, r4, #64	; 0x40
    8cb0:	mov	r3, r6
    8cb4:	sbc	r5, r5, #0
    8cb8:	mov	r6, r4
    8cbc:	cmp	r5, r7
    8cc0:	cmpeq	r4, r6
    8cc4:	ldr	r3, [fp]
    8cc8:	ldr	r8, [sp, #64]	; 0x40
    8ccc:	str	r3, [sp, #20]
    8cd0:	bne	8d58 <__cxa_finalize@plt+0x6a0c>
    8cd4:	ldrb	r3, [r2, #1]
    8cd8:	ands	r3, r3, #3
    8cdc:	bne	8d08 <__cxa_finalize@plt+0x69bc>
    8ce0:	mov	r0, r3
    8ce4:	add	r2, r2, #64	; 0x40
    8ce8:	str	r2, [r9]
    8cec:	str	r4, [r8]
    8cf0:	ldr	r2, [sp, #20]
    8cf4:	ldr	r3, [fp]
    8cf8:	cmp	r2, r3
    8cfc:	bne	8d60 <__cxa_finalize@plt+0x6a14>
    8d00:	add	sp, sp, #28
    8d04:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    8d08:	ldr	lr, [r0]
    8d0c:	add	r1, r2, #64	; 0x40
    8d10:	mov	r0, r3
    8d14:	mov	r2, r4
    8d18:	add	ip, sl, #284	; 0x11c
    8d1c:	mov	r3, r5
    8d20:	add	r4, sl, #280	; 0x118
    8d24:	str	lr, [sp, #12]
    8d28:	stm	sp, {r4, ip}
    8d2c:	add	ip, sp, #16
    8d30:	str	ip, [sp, #8]
    8d34:	bl	108fc <__cxa_finalize@plt+0xe5b0>
    8d38:	cmp	r0, #0
    8d3c:	blt	8cf0 <__cxa_finalize@plt+0x69a4>
    8d40:	ldr	r2, [sl, #280]	; 0x118
    8d44:	mov	r0, #0
    8d48:	ldr	r3, [sp, #16]
    8d4c:	str	r2, [r9]
    8d50:	str	r3, [r8]
    8d54:	b	8cf0 <__cxa_finalize@plt+0x69a4>
    8d58:	mvn	r0, #6
    8d5c:	b	8cf0 <__cxa_finalize@plt+0x69a4>
    8d60:	bl	2154 <__stack_chk_fail@plt>
    8d64:	andeq	fp, r2, ip, ror #1
    8d68:	andeq	r0, r0, ip, asr #4
    8d6c:	ldr	r3, [pc, #1964]	; 9520 <__cxa_finalize@plt+0x71d4>
    8d70:	ldr	r2, [pc, #1964]	; 9524 <__cxa_finalize@plt+0x71d8>
    8d74:	add	r3, pc, r3
    8d78:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    8d7c:	subs	r9, r0, #0
    8d80:	ldr	r2, [r3, r2]
    8d84:	sub	sp, sp, #220	; 0xdc
    8d88:	mov	fp, r1
    8d8c:	ldr	r3, [r2]
    8d90:	str	r2, [sp, #40]	; 0x28
    8d94:	str	r3, [sp, #212]	; 0xd4
    8d98:	beq	9494 <__cxa_finalize@plt+0x7148>
    8d9c:	bl	7390 <__cxa_finalize@plt+0x5044>
    8da0:	subs	r4, r0, #0
    8da4:	bne	946c <__cxa_finalize@plt+0x7120>
    8da8:	add	r1, sp, #72	; 0x48
    8dac:	ldr	r0, [r9, #8]
    8db0:	mov	r2, r4
    8db4:	mvn	r3, #1
    8db8:	str	r1, [sp, #36]	; 0x24
    8dbc:	str	r4, [sp, #76]	; 0x4c
    8dc0:	str	r3, [sp, #72]	; 0x48
    8dc4:	bl	186c8 <__cxa_finalize@plt+0x1637c>
    8dc8:	subs	sl, r0, #0
    8dcc:	beq	941c <__cxa_finalize@plt+0x70d0>
    8dd0:	ldr	r2, [pc, #1872]	; 9528 <__cxa_finalize@plt+0x71dc>
    8dd4:	ldr	r3, [pc, #1872]	; 952c <__cxa_finalize@plt+0x71e0>
    8dd8:	ldr	r1, [pc, #1872]	; 9530 <__cxa_finalize@plt+0x71e4>
    8ddc:	add	r2, pc, r2
    8de0:	add	r3, pc, r3
    8de4:	str	r2, [sp, #44]	; 0x2c
    8de8:	add	r1, pc, r1
    8dec:	str	r4, [sp, #32]
    8df0:	str	r3, [sp, #48]	; 0x30
    8df4:	str	r1, [sp, #52]	; 0x34
    8df8:	ldr	ip, [sl, #160]	; 0xa0
    8dfc:	ldr	r3, [sl, #20]
    8e00:	ldr	r0, [ip, #152]	; 0x98
    8e04:	cmp	fp, r3
    8e08:	ldr	r1, [ip, #156]	; 0x9c
    8e0c:	strdne	r0, [sl, #32]
    8e10:	beq	91d8 <__cxa_finalize@plt+0x6e8c>
    8e14:	str	fp, [sl, #20]
    8e18:	ldr	r1, [r9, #104]	; 0x68
    8e1c:	cmp	r1, #0
    8e20:	beq	9280 <__cxa_finalize@plt+0x6f34>
    8e24:	add	r4, sp, #64	; 0x40
    8e28:	add	r5, sp, #60	; 0x3c
    8e2c:	str	r4, [sp, #4]
    8e30:	mov	r0, r9
    8e34:	str	r5, [sp]
    8e38:	mov	r2, sl
    8e3c:	mov	r3, fp
    8e40:	bl	68f0 <__cxa_finalize@plt+0x45a4>
    8e44:	mov	r4, r0
    8e48:	cmp	r4, #0
    8e4c:	ble	9224 <__cxa_finalize@plt+0x6ed8>
    8e50:	mov	r0, sl
    8e54:	ldr	r1, [sp, #60]	; 0x3c
    8e58:	ldrd	r2, [sp, #64]	; 0x40
    8e5c:	bl	cd54 <__cxa_finalize@plt+0xaa08>
    8e60:	ldr	r3, [r9, #16]
    8e64:	cmp	r3, #2
    8e68:	bne	9064 <__cxa_finalize@plt+0x6d18>
    8e6c:	ldr	r3, [sl, #24]
    8e70:	cmp	r3, #3
    8e74:	bne	944c <__cxa_finalize@plt+0x7100>
    8e78:	add	r7, sp, #192	; 0xc0
    8e7c:	add	r8, sp, #176	; 0xb0
    8e80:	b	8ed8 <__cxa_finalize@plt+0x6b8c>
    8e84:	cmp	r0, #0
    8e88:	bne	9064 <__cxa_finalize@plt+0x6d18>
    8e8c:	add	r3, sp, #64	; 0x40
    8e90:	mov	r0, r9
    8e94:	str	r3, [sp]
    8e98:	mov	r1, sl
    8e9c:	mov	r2, fp
    8ea0:	add	r3, sp, #60	; 0x3c
    8ea4:	bl	6de4 <__cxa_finalize@plt+0x4a98>
    8ea8:	cmp	r0, #0
    8eac:	ble	9220 <__cxa_finalize@plt+0x6ed4>
    8eb0:	ldrd	r2, [sp, #64]	; 0x40
    8eb4:	mov	r0, sl
    8eb8:	ldr	r1, [sp, #60]	; 0x3c
    8ebc:	bl	cd54 <__cxa_finalize@plt+0xaa08>
    8ec0:	ldr	r3, [r9, #16]
    8ec4:	cmp	r3, #2
    8ec8:	bne	9064 <__cxa_finalize@plt+0x6d18>
    8ecc:	ldr	r3, [sl, #24]
    8ed0:	cmp	r3, #3
    8ed4:	bne	944c <__cxa_finalize@plt+0x7100>
    8ed8:	ldrb	r6, [r9, #22]
    8edc:	cmp	r6, #0
    8ee0:	beq	8f34 <__cxa_finalize@plt+0x6be8>
    8ee4:	add	r2, sl, #208	; 0xd0
    8ee8:	add	ip, r9, #64	; 0x40
    8eec:	ldm	r2, {r0, r1, r2, r3}
    8ef0:	stm	r7, {r0, r1, r2, r3}
    8ef4:	ldm	ip, {r0, r1, r2, r3}
    8ef8:	stm	r8, {r0, r1, r2, r3}
    8efc:	mov	r0, r7
    8f00:	mov	r1, r8
    8f04:	mov	r2, #16
    8f08:	bl	1d7c <memcmp@plt>
    8f0c:	cmp	r0, #0
    8f10:	bne	8f34 <__cxa_finalize@plt+0x6be8>
    8f14:	ldrb	r3, [r9, #21]
    8f18:	cmp	r3, #0
    8f1c:	beq	8f34 <__cxa_finalize@plt+0x6be8>
    8f20:	ldrd	r4, [sl, #192]	; 0xc0
    8f24:	ldrd	r2, [r9, #48]	; 0x30
    8f28:	cmp	r5, r3
    8f2c:	cmpeq	r4, r2
    8f30:	beq	925c <__cxa_finalize@plt+0x6f10>
    8f34:	ldrb	r3, [r9, #20]
    8f38:	cmp	r3, #0
    8f3c:	beq	8f9c <__cxa_finalize@plt+0x6c50>
    8f40:	ldr	r3, [sl, #160]	; 0xa0
    8f44:	add	lr, r9, #32
    8f48:	add	ip, sp, #160	; 0xa0
    8f4c:	ldr	r0, [r3, #72]!	; 0x48
    8f50:	ldr	r1, [r3, #4]
    8f54:	ldr	r2, [r3, #8]
    8f58:	ldr	r3, [r3, #12]
    8f5c:	stmia	ip!, {r0, r1, r2, r3}
    8f60:	add	ip, sp, #144	; 0x90
    8f64:	ldm	lr, {r0, r1, r2, r3}
    8f68:	stm	ip, {r0, r1, r2, r3}
    8f6c:	mov	r1, ip
    8f70:	add	r0, sp, #160	; 0xa0
    8f74:	mov	r2, #16
    8f78:	bl	1d7c <memcmp@plt>
    8f7c:	cmp	r0, #0
    8f80:	bne	8f9c <__cxa_finalize@plt+0x6c50>
    8f84:	ldrd	r0, [sl, #184]	; 0xb8
    8f88:	ldrd	r2, [r9, #24]
    8f8c:	cmp	r1, r3
    8f90:	cmpeq	r0, r2
    8f94:	bcc	9254 <__cxa_finalize@plt+0x6f08>
    8f98:	bhi	905c <__cxa_finalize@plt+0x6d10>
    8f9c:	cmp	r6, #0
    8fa0:	beq	8ff4 <__cxa_finalize@plt+0x6ca8>
    8fa4:	add	r2, sl, #208	; 0xd0
    8fa8:	add	lr, sp, #128	; 0x80
    8fac:	add	ip, r9, #64	; 0x40
    8fb0:	ldm	r2, {r0, r1, r2, r3}
    8fb4:	stm	lr, {r0, r1, r2, r3}
    8fb8:	ldm	ip, {r0, r1, r2, r3}
    8fbc:	add	ip, sp, #112	; 0x70
    8fc0:	stm	ip, {r0, r1, r2, r3}
    8fc4:	mov	r0, lr
    8fc8:	mov	r1, ip
    8fcc:	mov	r2, #16
    8fd0:	bl	1d7c <memcmp@plt>
    8fd4:	cmp	r0, #0
    8fd8:	bne	8ff4 <__cxa_finalize@plt+0x6ca8>
    8fdc:	ldrd	r0, [sl, #200]	; 0xc8
    8fe0:	ldrd	r2, [r9, #56]	; 0x38
    8fe4:	cmp	r1, r3
    8fe8:	cmpeq	r0, r2
    8fec:	bcc	9254 <__cxa_finalize@plt+0x6f08>
    8ff0:	bhi	905c <__cxa_finalize@plt+0x6d10>
    8ff4:	ldrb	r3, [r9, #21]
    8ff8:	cmp	r3, #0
    8ffc:	beq	9018 <__cxa_finalize@plt+0x6ccc>
    9000:	ldrd	r4, [sl, #192]	; 0xc0
    9004:	ldrd	r2, [r9, #48]	; 0x30
    9008:	cmp	r5, r3
    900c:	cmpeq	r4, r2
    9010:	bcc	9254 <__cxa_finalize@plt+0x6f08>
    9014:	bhi	905c <__cxa_finalize@plt+0x6d10>
    9018:	ldrb	r0, [r9, #23]
    901c:	cmp	r0, #0
    9020:	beq	9040 <__cxa_finalize@plt+0x6cf4>
    9024:	ldrd	r4, [sl, #224]	; 0xe0
    9028:	ldrd	r2, [r9, #80]	; 0x50
    902c:	cmp	r5, r3
    9030:	cmpeq	r4, r2
    9034:	bcc	9254 <__cxa_finalize@plt+0x6f08>
    9038:	bhi	905c <__cxa_finalize@plt+0x6d10>
    903c:	mov	r0, #0
    9040:	cmp	fp, #1
    9044:	lsrne	r0, r0, #31
    9048:	bne	8e84 <__cxa_finalize@plt+0x6b38>
    904c:	cmp	r0, #0
    9050:	movle	r0, #0
    9054:	movgt	r0, #1
    9058:	b	8e84 <__cxa_finalize@plt+0x6b38>
    905c:	mov	r0, #1
    9060:	b	9040 <__cxa_finalize@plt+0x6cf4>
    9064:	ldr	r2, [sp, #32]
    9068:	cmp	r2, #0
    906c:	beq	9328 <__cxa_finalize@plt+0x6fdc>
    9070:	mov	r0, sl
    9074:	ldr	r1, [sp, #32]
    9078:	bl	cdd0 <__cxa_finalize@plt+0xaa84>
    907c:	cmp	fp, #1
    9080:	lsreq	r0, r0, #31
    9084:	beq	9094 <__cxa_finalize@plt+0x6d48>
    9088:	cmp	r0, #0
    908c:	movle	r0, #0
    9090:	movgt	r0, #1
    9094:	cmp	r0, #0
    9098:	bne	9328 <__cxa_finalize@plt+0x6fdc>
    909c:	ldr	r0, [r9, #8]
    90a0:	add	r1, sp, #72	; 0x48
    90a4:	mov	r2, #0
    90a8:	bl	186c8 <__cxa_finalize@plt+0x1637c>
    90ac:	subs	sl, r0, #0
    90b0:	bne	8df8 <__cxa_finalize@plt+0x6aac>
    90b4:	ldr	r1, [sp, #32]
    90b8:	cmp	r1, #0
    90bc:	beq	941c <__cxa_finalize@plt+0x70d0>
    90c0:	ldrd	r2, [r1, #176]	; 0xb0
    90c4:	mov	r0, r1
    90c8:	add	r1, sp, #64	; 0x40
    90cc:	str	r1, [sp]
    90d0:	mov	r1, #3
    90d4:	bl	aef8 <__cxa_finalize@plt+0x8bac>
    90d8:	cmp	r0, #0
    90dc:	blt	91bc <__cxa_finalize@plt+0x6e70>
    90e0:	ldr	ip, [sp, #64]	; 0x40
    90e4:	cmp	ip, #0
    90e8:	beq	94bc <__cxa_finalize@plt+0x7170>
    90ec:	ldrb	r3, [ip]
    90f0:	cmp	r3, #3
    90f4:	bne	94dc <__cxa_finalize@plt+0x7190>
    90f8:	mov	r8, #2
    90fc:	str	r8, [r9, #16]
    9100:	ldr	r2, [ip, #16]
    9104:	add	r5, r9, #32
    9108:	ldr	r3, [ip, #20]
    910c:	mov	r7, ip
    9110:	add	r4, r9, #64	; 0x40
    9114:	mov	r6, #1
    9118:	str	r2, [r9, #24]
    911c:	mov	sl, #0
    9120:	ldr	r2, [sp, #32]
    9124:	mov	fp, #0
    9128:	str	r3, [r9, #28]
    912c:	ldr	r3, [r2, #160]	; 0xa0
    9130:	ldr	r0, [r3, #72]!	; 0x48
    9134:	ldr	r1, [r3, #4]
    9138:	ldr	r2, [r3, #8]
    913c:	ldr	r3, [r3, #12]
    9140:	stmia	r5!, {r0, r1, r2, r3}
    9144:	ldr	r2, [ip, #24]
    9148:	ldr	r3, [ip, #28]
    914c:	str	r2, [r9, #48]	; 0x30
    9150:	str	r3, [r9, #52]	; 0x34
    9154:	ldr	r2, [ip, #32]
    9158:	ldr	r3, [ip, #36]	; 0x24
    915c:	str	r2, [r9, #56]	; 0x38
    9160:	str	r3, [r9, #60]	; 0x3c
    9164:	ldr	r0, [r7, #40]!	; 0x28
    9168:	ldr	r2, [r7, #8]
    916c:	ldr	r3, [r7, #12]
    9170:	ldr	r1, [r7, #4]
    9174:	stmia	r4!, {r0, r1, r2, r3}
    9178:	ldr	r3, [ip, #60]	; 0x3c
    917c:	ldr	r2, [ip, #56]	; 0x38
    9180:	str	r2, [r9, #80]	; 0x50
    9184:	str	r3, [r9, #84]	; 0x54
    9188:	ldr	r3, [sp, #32]
    918c:	strb	r6, [r9, #23]
    9190:	strb	r6, [r9, #22]
    9194:	str	r3, [r9, #88]	; 0x58
    9198:	strb	r6, [r9, #21]
    919c:	strb	r6, [r9, #20]
    91a0:	strd	sl, [r9, #96]	; 0x60
    91a4:	ldr	r3, [r3, #24]
    91a8:	cmp	r3, #3
    91ac:	bne	9500 <__cxa_finalize@plt+0x71b4>
    91b0:	ldr	r2, [sp, #32]
    91b4:	mov	r0, r6
    91b8:	str	r8, [r2, #24]
    91bc:	ldr	r1, [sp, #40]	; 0x28
    91c0:	ldr	r2, [sp, #212]	; 0xd4
    91c4:	ldr	r3, [r1]
    91c8:	cmp	r2, r3
    91cc:	bne	94fc <__cxa_finalize@plt+0x71b0>
    91d0:	add	sp, sp, #220	; 0xdc
    91d4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    91d8:	ldr	lr, [sl, #24]
    91dc:	cmp	lr, #1
    91e0:	beq	9330 <__cxa_finalize@plt+0x6fe4>
    91e4:	ldrd	r2, [sl, #176]	; 0xb0
    91e8:	strd	r0, [sl, #32]
    91ec:	orrs	r1, r2, r3
    91f0:	beq	8e14 <__cxa_finalize@plt+0x6ac8>
    91f4:	cmp	lr, #3
    91f8:	beq	8e60 <__cxa_finalize@plt+0x6b14>
    91fc:	add	r4, sp, #64	; 0x40
    9200:	mov	r0, r9
    9204:	str	r4, [sp]
    9208:	mov	r1, sl
    920c:	mov	r2, fp
    9210:	add	r3, sp, #60	; 0x3c
    9214:	bl	6de4 <__cxa_finalize@plt+0x4a98>
    9218:	cmp	r0, #0
    921c:	bgt	8e50 <__cxa_finalize@plt+0x6b04>
    9220:	mov	r4, r0
    9224:	cmp	r4, #0
    9228:	beq	9248 <__cxa_finalize@plt+0x6efc>
    922c:	bl	1a650 <__cxa_finalize@plt+0x18304>
    9230:	cmp	r0, #6
    9234:	bgt	9354 <__cxa_finalize@plt+0x7008>
    9238:	mov	r1, sl
    923c:	mov	r0, r9
    9240:	bl	6f34 <__cxa_finalize@plt+0x4be8>
    9244:	b	909c <__cxa_finalize@plt+0x6d50>
    9248:	mov	r3, #1
    924c:	str	r3, [sl, #24]
    9250:	b	909c <__cxa_finalize@plt+0x6d50>
    9254:	mvn	r0, #0
    9258:	b	9040 <__cxa_finalize@plt+0x6cf4>
    925c:	ldrb	r3, [r9, #23]
    9260:	cmp	r3, #0
    9264:	beq	8f34 <__cxa_finalize@plt+0x6be8>
    9268:	ldrd	r4, [sl, #224]	; 0xe0
    926c:	ldrd	r2, [r9, #80]	; 0x50
    9270:	cmp	r5, r3
    9274:	cmpeq	r4, r2
    9278:	bne	8f34 <__cxa_finalize@plt+0x6be8>
    927c:	b	9040 <__cxa_finalize@plt+0x6cf4>
    9280:	ldr	r3, [r9, #16]
    9284:	cmp	r3, #0
    9288:	moveq	r3, #1
    928c:	streq	r3, [sp]
    9290:	beq	9388 <__cxa_finalize@plt+0x703c>
    9294:	cmp	r3, #1
    9298:	beq	9384 <__cxa_finalize@plt+0x7038>
    929c:	ldrb	r3, [r9, #20]
    92a0:	cmp	r3, #0
    92a4:	beq	92e8 <__cxa_finalize@plt+0x6f9c>
    92a8:	add	r3, r9, #32
    92ac:	add	r4, sp, #96	; 0x60
    92b0:	add	lr, sp, #80	; 0x50
    92b4:	ldm	r3, {r0, r1, r2, r3}
    92b8:	stm	r4, {r0, r1, r2, r3}
    92bc:	ldr	r0, [ip, #72]!	; 0x48
    92c0:	ldr	r1, [ip, #4]
    92c4:	ldr	r2, [ip, #8]
    92c8:	ldr	r3, [ip, #12]
    92cc:	stmia	lr!, {r0, r1, r2, r3}
    92d0:	mov	r0, r4
    92d4:	add	r1, sp, #80	; 0x50
    92d8:	mov	r2, #16
    92dc:	bl	1d7c <memcmp@plt>
    92e0:	cmp	r0, #0
    92e4:	beq	9424 <__cxa_finalize@plt+0x70d8>
    92e8:	ldrb	r3, [r9, #22]
    92ec:	cmp	r3, #0
    92f0:	bne	93d4 <__cxa_finalize@plt+0x7088>
    92f4:	add	r5, sp, #60	; 0x3c
    92f8:	add	r4, sp, #64	; 0x40
    92fc:	ldrb	r3, [r9, #21]
    9300:	cmp	r3, #0
    9304:	beq	93b0 <__cxa_finalize@plt+0x7064>
    9308:	ldrd	r2, [r9, #48]	; 0x30
    930c:	mov	r0, sl
    9310:	str	r4, [sp, #8]
    9314:	str	fp, [sp]
    9318:	str	r5, [sp, #4]
    931c:	bl	cb78 <__cxa_finalize@plt+0xa82c>
    9320:	mov	r4, r0
    9324:	b	8e48 <__cxa_finalize@plt+0x6afc>
    9328:	str	sl, [sp, #32]
    932c:	b	909c <__cxa_finalize@plt+0x6d50>
    9330:	ldrd	r2, [sl, #32]
    9334:	cmp	r1, r3
    9338:	cmpeq	r0, r2
    933c:	beq	9248 <__cxa_finalize@plt+0x6efc>
    9340:	ldrd	r2, [sl, #176]	; 0xb0
    9344:	strd	r0, [sl, #32]
    9348:	orrs	r1, r2, r3
    934c:	bne	91fc <__cxa_finalize@plt+0x6eb0>
    9350:	b	8e14 <__cxa_finalize@plt+0x6ac8>
    9354:	ldr	r1, [sp, #48]	; 0x30
    9358:	movw	r3, #827	; 0x33b
    935c:	ldr	r2, [sp, #52]	; 0x34
    9360:	mov	r0, #7
    9364:	str	r1, [sp]
    9368:	mov	r1, r4
    936c:	str	r2, [sp, #4]
    9370:	ldr	ip, [sl, #40]	; 0x28
    9374:	ldr	r2, [sp, #44]	; 0x2c
    9378:	str	ip, [sp, #8]
    937c:	bl	19ed0 <__cxa_finalize@plt+0x17b84>
    9380:	b	9238 <__cxa_finalize@plt+0x6eec>
    9384:	str	r1, [sp]
    9388:	add	r4, sp, #64	; 0x40
    938c:	add	r5, sp, #60	; 0x3c
    9390:	str	r4, [sp, #8]
    9394:	mov	r0, sl
    9398:	str	r5, [sp, #4]
    939c:	mov	r2, #0
    93a0:	mov	r3, #0
    93a4:	bl	d058 <__cxa_finalize@plt+0xad0c>
    93a8:	mov	r4, r0
    93ac:	b	8e48 <__cxa_finalize@plt+0x6afc>
    93b0:	str	r4, [sp, #8]
    93b4:	mov	r0, sl
    93b8:	str	fp, [sp]
    93bc:	mov	r2, #0
    93c0:	str	r5, [sp, #4]
    93c4:	mov	r3, #0
    93c8:	bl	d058 <__cxa_finalize@plt+0xad0c>
    93cc:	mov	r4, r0
    93d0:	b	8e48 <__cxa_finalize@plt+0x6afc>
    93d4:	ldrd	r2, [r9, #56]	; 0x38
    93d8:	add	r1, r9, #72	; 0x48
    93dc:	str	fp, [sp, #16]
    93e0:	add	r4, sp, #64	; 0x40
    93e4:	add	r5, sp, #60	; 0x3c
    93e8:	str	r4, [sp, #24]
    93ec:	strd	r2, [sp, #8]
    93f0:	add	r3, r9, #64	; 0x40
    93f4:	str	r5, [sp, #20]
    93f8:	ldm	r1, {r0, r1}
    93fc:	stm	sp, {r0, r1}
    9400:	mov	r0, sl
    9404:	ldm	r3, {r2, r3}
    9408:	bl	cbe4 <__cxa_finalize@plt+0xa898>
    940c:	cmn	r0, #2
    9410:	movne	r4, r0
    9414:	bne	8e48 <__cxa_finalize@plt+0x6afc>
    9418:	b	92fc <__cxa_finalize@plt+0x6fb0>
    941c:	mov	r0, #0
    9420:	b	91bc <__cxa_finalize@plt+0x6e70>
    9424:	ldrd	r2, [r9, #24]
    9428:	add	r4, sp, #64	; 0x40
    942c:	add	r5, sp, #60	; 0x3c
    9430:	str	r4, [sp, #8]
    9434:	str	fp, [sp]
    9438:	mov	r0, sl
    943c:	str	r5, [sp, #4]
    9440:	bl	cb0c <__cxa_finalize@plt+0xa7c0>
    9444:	mov	r4, r0
    9448:	b	8e48 <__cxa_finalize@plt+0x6afc>
    944c:	ldr	r0, [pc, #224]	; 9534 <__cxa_finalize@plt+0x71e8>
    9450:	movw	r2, #445	; 0x1bd
    9454:	ldr	r1, [pc, #220]	; 9538 <__cxa_finalize@plt+0x71ec>
    9458:	ldr	r3, [pc, #220]	; 953c <__cxa_finalize@plt+0x71f0>
    945c:	add	r0, pc, r0
    9460:	add	r1, pc, r1
    9464:	add	r3, pc, r3
    9468:	bl	19c9c <__cxa_finalize@plt+0x17950>
    946c:	ldr	r0, [pc, #204]	; 9540 <__cxa_finalize@plt+0x71f4>
    9470:	mov	r2, #820	; 0x334
    9474:	ldr	r1, [pc, #200]	; 9544 <__cxa_finalize@plt+0x71f8>
    9478:	ldr	r3, [pc, #200]	; 9548 <__cxa_finalize@plt+0x71fc>
    947c:	add	r0, pc, r0
    9480:	add	r1, pc, r1
    9484:	add	r3, pc, r3
    9488:	bl	19f8c <__cxa_finalize@plt+0x17c40>
    948c:	mvn	r0, #9
    9490:	b	91bc <__cxa_finalize@plt+0x6e70>
    9494:	ldr	r0, [pc, #176]	; 954c <__cxa_finalize@plt+0x7200>
    9498:	movw	r2, #819	; 0x333
    949c:	ldr	r1, [pc, #172]	; 9550 <__cxa_finalize@plt+0x7204>
    94a0:	ldr	r3, [pc, #172]	; 9554 <__cxa_finalize@plt+0x7208>
    94a4:	add	r0, pc, r0
    94a8:	add	r1, pc, r1
    94ac:	add	r3, pc, r3
    94b0:	bl	19f8c <__cxa_finalize@plt+0x17c40>
    94b4:	mvn	r0, #21
    94b8:	b	91bc <__cxa_finalize@plt+0x6e70>
    94bc:	ldr	r0, [pc, #148]	; 9558 <__cxa_finalize@plt+0x720c>
    94c0:	mov	r2, #147	; 0x93
    94c4:	ldr	r1, [pc, #144]	; 955c <__cxa_finalize@plt+0x7210>
    94c8:	ldr	r3, [pc, #144]	; 9560 <__cxa_finalize@plt+0x7214>
    94cc:	add	r0, pc, r0
    94d0:	add	r1, pc, r1
    94d4:	add	r3, pc, r3
    94d8:	bl	19c9c <__cxa_finalize@plt+0x17950>
    94dc:	ldr	r0, [pc, #128]	; 9564 <__cxa_finalize@plt+0x7218>
    94e0:	mov	r2, #131	; 0x83
    94e4:	ldr	r1, [pc, #124]	; 9568 <__cxa_finalize@plt+0x721c>
    94e8:	ldr	r3, [pc, #124]	; 956c <__cxa_finalize@plt+0x7220>
    94ec:	add	r0, pc, r0
    94f0:	add	r1, pc, r1
    94f4:	add	r3, pc, r3
    94f8:	bl	19c9c <__cxa_finalize@plt+0x17950>
    94fc:	bl	2154 <__stack_chk_fail@plt>
    9500:	ldr	r0, [pc, #104]	; 9570 <__cxa_finalize@plt+0x7224>
    9504:	mov	r2, #155	; 0x9b
    9508:	ldr	r1, [pc, #100]	; 9574 <__cxa_finalize@plt+0x7228>
    950c:	ldr	r3, [pc, #100]	; 9578 <__cxa_finalize@plt+0x722c>
    9510:	add	r0, pc, r0
    9514:	add	r1, pc, r1
    9518:	add	r3, pc, r3
    951c:	bl	19c9c <__cxa_finalize@plt+0x17950>
    9520:	andeq	fp, r2, r0, lsl r0
    9524:	andeq	r0, r0, ip, asr #4
    9528:	andeq	r4, r1, r8, lsr #7
    952c:	strdeq	r4, [r1], -ip
    9530:	andeq	r4, r1, r4, ror r8
    9534:	ldrdeq	r4, [r1], -ip
    9538:	andeq	r3, r1, r4, lsr #26
    953c:	muleq	r1, ip, r8
    9540:	andeq	r4, r1, r4, lsr #3
    9544:	andeq	r3, r1, r4, lsl #26
    9548:	andeq	r4, r1, r4, lsl r8
    954c:	muleq	r1, ip, lr
    9550:	ldrdeq	r3, [r1], -ip
    9554:	andeq	r4, r1, ip, ror #15
    9558:			; <UNDEFINED> instruction: 0x00017cb4
    955c:			; <UNDEFINED> instruction: 0x00013cb4
    9560:	andeq	r4, r1, r0, lsr #14
    9564:	muleq	r1, r8, r1
    9568:	muleq	r1, r4, ip
    956c:	andeq	r4, r1, r4, lsr #17
    9570:	andeq	r4, r1, r8, lsr #2
    9574:	andeq	r3, r1, r0, ror ip
    9578:	ldrdeq	r4, [r1], -ip
    957c:	push	{r3, r4, r5, lr}
    9580:	subs	r5, r0, #0
    9584:	beq	95f0 <__cxa_finalize@plt+0x72a4>
    9588:	ldrb	r4, [r5]
    958c:	cmp	r4, #0
    9590:	beq	95e8 <__cxa_finalize@plt+0x729c>
    9594:	ldr	r1, [pc, #116]	; 9610 <__cxa_finalize@plt+0x72c4>
    9598:	mov	r2, #2
    959c:	add	r1, pc, r1
    95a0:	bl	228c <strncmp@plt>
    95a4:	cmp	r0, #0
    95a8:	bne	95b4 <__cxa_finalize@plt+0x7268>
    95ac:	cmn	r5, #2
    95b0:	popne	{r3, r4, r5, pc}
    95b4:	cmp	r4, #95	; 0x5f
    95b8:	beq	95d4 <__cxa_finalize@plt+0x7288>
    95bc:	sub	r3, r4, #65	; 0x41
    95c0:	cmp	r3, #25
    95c4:	bls	95d4 <__cxa_finalize@plt+0x7288>
    95c8:	sub	r4, r4, #48	; 0x30
    95cc:	cmp	r4, #9
    95d0:	bhi	95e8 <__cxa_finalize@plt+0x729c>
    95d4:	ldrb	r4, [r5, #1]!
    95d8:	cmp	r4, #0
    95dc:	bne	95b4 <__cxa_finalize@plt+0x7268>
    95e0:	mov	r0, #1
    95e4:	pop	{r3, r4, r5, pc}
    95e8:	mov	r0, #0
    95ec:	pop	{r3, r4, r5, pc}
    95f0:	ldr	r0, [pc, #28]	; 9614 <__cxa_finalize@plt+0x72c8>
    95f4:	mov	r2, #1968	; 0x7b0
    95f8:	ldr	r1, [pc, #24]	; 9618 <__cxa_finalize@plt+0x72cc>
    95fc:	ldr	r3, [pc, #24]	; 961c <__cxa_finalize@plt+0x72d0>
    9600:	add	r0, pc, r0
    9604:	add	r1, pc, r1
    9608:	add	r3, pc, r3
    960c:	bl	19c9c <__cxa_finalize@plt+0x17950>
    9610:	andeq	r4, r1, r8, lsl #2
    9614:	andeq	r3, r1, r8, lsl sl
    9618:	andeq	r3, r1, r0, lsl #23
    961c:	andeq	r3, r1, r4, lsl fp
    9620:	ldr	r3, [pc, #1296]	; 9b38 <__cxa_finalize@plt+0x77ec>
    9624:	ldr	ip, [pc, #1296]	; 9b3c <__cxa_finalize@plt+0x77f0>
    9628:	add	r3, pc, r3
    962c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    9630:	subs	r8, r0, #0
    9634:	ldr	ip, [r3, ip]
    9638:	sub	sp, sp, #28
    963c:	mov	sl, r1
    9640:	mov	r6, r2
    9644:	ldr	r3, [ip]
    9648:	str	ip, [sp, #4]
    964c:	str	r3, [sp, #20]
    9650:	beq	9a48 <__cxa_finalize@plt+0x76fc>
    9654:	bl	7390 <__cxa_finalize@plt+0x5044>
    9658:	cmp	r0, #0
    965c:	bne	9a70 <__cxa_finalize@plt+0x7724>
    9660:	cmp	sl, #0
    9664:	beq	9a98 <__cxa_finalize@plt+0x774c>
    9668:	cmp	r6, #0
    966c:	bne	967c <__cxa_finalize@plt+0x7330>
    9670:	mov	r0, sl
    9674:	bl	1fe0 <strlen@plt>
    9678:	mov	r6, r0
    967c:	cmp	r6, #1
    9680:	bls	96a8 <__cxa_finalize@plt+0x735c>
    9684:	ldr	r1, [pc, #1204]	; 9b40 <__cxa_finalize@plt+0x77f4>
    9688:	mov	r0, sl
    968c:	mov	r2, #2
    9690:	add	r1, pc, r1
    9694:	bl	228c <strncmp@plt>
    9698:	cmp	r0, #0
    969c:	bne	96e8 <__cxa_finalize@plt+0x739c>
    96a0:	cmn	sl, #2
    96a4:	beq	96e8 <__cxa_finalize@plt+0x739c>
    96a8:	ldr	r0, [pc, #1172]	; 9b44 <__cxa_finalize@plt+0x77f8>
    96ac:	mov	r2, #255	; 0xff
    96b0:	ldr	r1, [pc, #1168]	; 9b48 <__cxa_finalize@plt+0x77fc>
    96b4:	ldr	r3, [pc, #1168]	; 9b4c <__cxa_finalize@plt+0x7800>
    96b8:	add	r0, pc, r0
    96bc:	add	r1, pc, r1
    96c0:	add	r3, pc, r3
    96c4:	bl	19f8c <__cxa_finalize@plt+0x17c40>
    96c8:	mvn	r0, #21
    96cc:	ldr	r1, [sp, #4]
    96d0:	ldr	r2, [sp, #20]
    96d4:	ldr	r3, [r1]
    96d8:	cmp	r2, r3
    96dc:	bne	9a44 <__cxa_finalize@plt+0x76f8>
    96e0:	add	sp, sp, #28
    96e4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    96e8:	add	r1, sl, r6
    96ec:	cmp	sl, r1
    96f0:	bcs	96a8 <__cxa_finalize@plt+0x735c>
    96f4:	ldrb	r3, [sl]
    96f8:	cmp	r3, #61	; 0x3d
    96fc:	addne	r2, sl, #1
    9700:	beq	96a8 <__cxa_finalize@plt+0x735c>
    9704:	cmp	r3, #95	; 0x5f
    9708:	beq	9724 <__cxa_finalize@plt+0x73d8>
    970c:	sub	r0, r3, #65	; 0x41
    9710:	cmp	r0, #25
    9714:	bls	9724 <__cxa_finalize@plt+0x73d8>
    9718:	sub	r3, r3, #48	; 0x30
    971c:	cmp	r3, #9
    9720:	bhi	96a8 <__cxa_finalize@plt+0x735c>
    9724:	cmp	r2, r1
    9728:	mov	r0, r2
    972c:	beq	96a8 <__cxa_finalize@plt+0x735c>
    9730:	ldrb	r3, [r2], #1
    9734:	cmp	r3, #61	; 0x3d
    9738:	bne	9704 <__cxa_finalize@plt+0x73b8>
    973c:	cmp	sl, r0
    9740:	bcs	96a8 <__cxa_finalize@plt+0x735c>
    9744:	ldr	r0, [r8, #104]	; 0x68
    9748:	cmp	r0, #0
    974c:	beq	99b8 <__cxa_finalize@plt+0x766c>
    9750:	ldr	r3, [r8, #108]	; 0x6c
    9754:	cmp	r3, #0
    9758:	beq	99d8 <__cxa_finalize@plt+0x768c>
    975c:	ldr	r3, [r8, #112]	; 0x70
    9760:	cmp	r3, #0
    9764:	beq	99fc <__cxa_finalize@plt+0x76b0>
    9768:	ldr	r3, [r8, #104]	; 0x68
    976c:	ldr	r3, [r3]
    9770:	cmp	r3, #2
    9774:	bne	9a24 <__cxa_finalize@plt+0x76d8>
    9778:	ldr	r3, [r8, #108]	; 0x6c
    977c:	ldr	r3, [r3]
    9780:	cmp	r3, #1
    9784:	bne	9ae0 <__cxa_finalize@plt+0x7794>
    9788:	ldr	r3, [r8, #112]	; 0x70
    978c:	ldr	r3, [r3]
    9790:	cmp	r3, #2
    9794:	bne	9998 <__cxa_finalize@plt+0x764c>
    9798:	mov	r1, r6
    979c:	add	r3, sp, #16
    97a0:	mov	r0, sl
    97a4:	add	r2, sp, #12
    97a8:	mov	r7, #0
    97ac:	str	r7, [sp, #12]
    97b0:	str	r7, [sp, #16]
    97b4:	bl	eb6c <__cxa_finalize@plt+0xc820>
    97b8:	ldr	r3, [r8, #112]	; 0x70
    97bc:	ldr	r5, [sp, #12]
    97c0:	str	r3, [sp]
    97c4:	ldr	r1, [sp]
    97c8:	ldr	r3, [sp, #16]
    97cc:	ldr	fp, [r1, #32]
    97d0:	orr	r4, r7, r3
    97d4:	cmp	fp, r7
    97d8:	beq	9888 <__cxa_finalize@plt+0x753c>
    97dc:	ldr	r3, [fp]
    97e0:	cmp	r3, #1
    97e4:	bne	9b00 <__cxa_finalize@plt+0x77b4>
    97e8:	ldr	r7, [fp, #32]
    97ec:	cmp	r7, #0
    97f0:	beq	987c <__cxa_finalize@plt+0x7530>
    97f4:	ldr	r3, [r7]
    97f8:	cmp	r3, #0
    97fc:	bne	9ac0 <__cxa_finalize@plt+0x7774>
    9800:	ldrd	r0, [r7, #24]
    9804:	cmp	r1, r5
    9808:	cmpeq	r0, r4
    980c:	beq	98e0 <__cxa_finalize@plt+0x7594>
    9810:	ldr	r9, [r7, #16]
    9814:	ldr	lr, [r7, #20]
    9818:	cmp	lr, #0
    981c:	beq	9914 <__cxa_finalize@plt+0x75c8>
    9820:	ldrb	r2, [sl]
    9824:	ldrb	r3, [r9]
    9828:	cmp	r3, r2
    982c:	bne	9870 <__cxa_finalize@plt+0x7524>
    9830:	cmp	r3, #61	; 0x3d
    9834:	beq	989c <__cxa_finalize@plt+0x7550>
    9838:	mov	r0, r9
    983c:	mov	r1, sl
    9840:	mov	r3, #0
    9844:	b	9850 <__cxa_finalize@plt+0x7504>
    9848:	cmp	r2, #61	; 0x3d
    984c:	beq	989c <__cxa_finalize@plt+0x7550>
    9850:	add	r3, r3, #1
    9854:	cmp	lr, r3
    9858:	cmphi	r6, r3
    985c:	bls	9914 <__cxa_finalize@plt+0x75c8>
    9860:	ldrb	r2, [r1, #1]!
    9864:	ldrb	ip, [r0, #1]!
    9868:	cmp	r2, ip
    986c:	beq	9848 <__cxa_finalize@plt+0x74fc>
    9870:	ldr	r7, [r7, #8]
    9874:	cmp	r7, #0
    9878:	bne	97f4 <__cxa_finalize@plt+0x74a8>
    987c:	ldr	fp, [fp, #8]
    9880:	cmp	fp, #0
    9884:	bne	97dc <__cxa_finalize@plt+0x7490>
    9888:	ldr	r0, [sp]
    988c:	mov	r1, #1
    9890:	bl	73dc <__cxa_finalize@plt+0x5090>
    9894:	subs	fp, r0, #0
    9898:	beq	9948 <__cxa_finalize@plt+0x75fc>
    989c:	mov	r0, fp
    98a0:	mov	r1, #0
    98a4:	bl	73dc <__cxa_finalize@plt+0x5090>
    98a8:	subs	r7, r0, #0
    98ac:	beq	9934 <__cxa_finalize@plt+0x75e8>
    98b0:	strd	r4, [r7, #24]
    98b4:	mov	r0, sl
    98b8:	str	r6, [r7, #20]
    98bc:	mov	r1, r6
    98c0:	bl	14a24 <__cxa_finalize@plt+0x126d8>
    98c4:	cmp	r0, #0
    98c8:	str	r0, [r7, #16]
    98cc:	beq	9934 <__cxa_finalize@plt+0x75e8>
    98d0:	mov	r0, r8
    98d4:	bl	742c <__cxa_finalize@plt+0x50e0>
    98d8:	mov	r0, #0
    98dc:	b	96cc <__cxa_finalize@plt+0x7380>
    98e0:	ldr	lr, [r7, #20]
    98e4:	ldr	r9, [r7, #16]
    98e8:	cmp	lr, r6
    98ec:	bne	9818 <__cxa_finalize@plt+0x74cc>
    98f0:	mov	r1, sl
    98f4:	mov	r2, r6
    98f8:	mov	r0, r9
    98fc:	bl	1d7c <memcmp@plt>
    9900:	cmp	r0, #0
    9904:	beq	96cc <__cxa_finalize@plt+0x7380>
    9908:	mov	lr, r6
    990c:	cmp	lr, #0
    9910:	bne	9820 <__cxa_finalize@plt+0x74d4>
    9914:	ldr	r0, [pc, #564]	; 9b50 <__cxa_finalize@plt+0x7804>
    9918:	mov	r2, #204	; 0xcc
    991c:	ldr	r1, [pc, #560]	; 9b54 <__cxa_finalize@plt+0x7808>
    9920:	ldr	r3, [pc, #560]	; 9b58 <__cxa_finalize@plt+0x780c>
    9924:	add	r0, pc, r0
    9928:	add	r1, pc, r1
    992c:	add	r3, pc, r3
    9930:	bl	19f34 <__cxa_finalize@plt+0x17be8>
    9934:	ldr	r3, [fp, #32]
    9938:	cmp	r3, #0
    993c:	bne	9948 <__cxa_finalize@plt+0x75fc>
    9940:	mov	r0, fp
    9944:	bl	6268 <__cxa_finalize@plt+0x3f1c>
    9948:	ldr	r0, [r8, #112]	; 0x70
    994c:	cmp	r0, #0
    9950:	beq	9960 <__cxa_finalize@plt+0x7614>
    9954:	ldr	r3, [r0, #32]
    9958:	cmp	r3, #0
    995c:	beq	9b20 <__cxa_finalize@plt+0x77d4>
    9960:	ldr	r0, [r8, #108]	; 0x6c
    9964:	cmp	r0, #0
    9968:	beq	9978 <__cxa_finalize@plt+0x762c>
    996c:	ldr	r3, [r0, #32]
    9970:	cmp	r3, #0
    9974:	beq	9b28 <__cxa_finalize@plt+0x77dc>
    9978:	ldr	r0, [r8, #104]	; 0x68
    997c:	cmp	r0, #0
    9980:	beq	9990 <__cxa_finalize@plt+0x7644>
    9984:	ldr	r3, [r0, #32]
    9988:	cmp	r3, #0
    998c:	beq	9b30 <__cxa_finalize@plt+0x77e4>
    9990:	mvn	r0, #11
    9994:	b	96cc <__cxa_finalize@plt+0x7380>
    9998:	ldr	r0, [pc, #444]	; 9b5c <__cxa_finalize@plt+0x7810>
    999c:	movw	r2, #283	; 0x11b
    99a0:	ldr	r1, [pc, #440]	; 9b60 <__cxa_finalize@plt+0x7814>
    99a4:	ldr	r3, [pc, #440]	; 9b64 <__cxa_finalize@plt+0x7818>
    99a8:	add	r0, pc, r0
    99ac:	add	r1, pc, r1
    99b0:	add	r3, pc, r3
    99b4:	bl	19c9c <__cxa_finalize@plt+0x17950>
    99b8:	mov	r1, #2
    99bc:	bl	73dc <__cxa_finalize@plt+0x5090>
    99c0:	cmp	r0, #0
    99c4:	str	r0, [r8, #104]	; 0x68
    99c8:	beq	9990 <__cxa_finalize@plt+0x7644>
    99cc:	ldr	r3, [r8, #108]	; 0x6c
    99d0:	cmp	r3, #0
    99d4:	bne	975c <__cxa_finalize@plt+0x7410>
    99d8:	ldr	r0, [r8, #104]	; 0x68
    99dc:	mov	r1, #1
    99e0:	bl	73dc <__cxa_finalize@plt+0x5090>
    99e4:	cmp	r0, #0
    99e8:	str	r0, [r8, #108]	; 0x6c
    99ec:	beq	9990 <__cxa_finalize@plt+0x7644>
    99f0:	ldr	r3, [r8, #112]	; 0x70
    99f4:	cmp	r3, #0
    99f8:	bne	9768 <__cxa_finalize@plt+0x741c>
    99fc:	ldr	r0, [r8, #108]	; 0x6c
    9a00:	mov	r1, #2
    9a04:	bl	73dc <__cxa_finalize@plt+0x5090>
    9a08:	cmp	r0, #0
    9a0c:	str	r0, [r8, #112]	; 0x70
    9a10:	beq	9990 <__cxa_finalize@plt+0x7644>
    9a14:	ldr	r3, [r8, #104]	; 0x68
    9a18:	ldr	r3, [r3]
    9a1c:	cmp	r3, #2
    9a20:	beq	9778 <__cxa_finalize@plt+0x742c>
    9a24:	ldr	r0, [pc, #316]	; 9b68 <__cxa_finalize@plt+0x781c>
    9a28:	movw	r2, #281	; 0x119
    9a2c:	ldr	r1, [pc, #312]	; 9b6c <__cxa_finalize@plt+0x7820>
    9a30:	ldr	r3, [pc, #312]	; 9b70 <__cxa_finalize@plt+0x7824>
    9a34:	add	r0, pc, r0
    9a38:	add	r1, pc, r1
    9a3c:	add	r3, pc, r3
    9a40:	bl	19c9c <__cxa_finalize@plt+0x17950>
    9a44:	bl	2154 <__stack_chk_fail@plt>
    9a48:	ldr	r0, [pc, #292]	; 9b74 <__cxa_finalize@plt+0x7828>
    9a4c:	mov	r2, #248	; 0xf8
    9a50:	ldr	r1, [pc, #288]	; 9b78 <__cxa_finalize@plt+0x782c>
    9a54:	ldr	r3, [pc, #288]	; 9b7c <__cxa_finalize@plt+0x7830>
    9a58:	add	r0, pc, r0
    9a5c:	add	r1, pc, r1
    9a60:	add	r3, pc, r3
    9a64:	bl	19f8c <__cxa_finalize@plt+0x17c40>
    9a68:	mvn	r0, #21
    9a6c:	b	96cc <__cxa_finalize@plt+0x7380>
    9a70:	ldr	r0, [pc, #264]	; 9b80 <__cxa_finalize@plt+0x7834>
    9a74:	mov	r2, #249	; 0xf9
    9a78:	ldr	r1, [pc, #260]	; 9b84 <__cxa_finalize@plt+0x7838>
    9a7c:	ldr	r3, [pc, #260]	; 9b88 <__cxa_finalize@plt+0x783c>
    9a80:	add	r0, pc, r0
    9a84:	add	r1, pc, r1
    9a88:	add	r3, pc, r3
    9a8c:	bl	19f8c <__cxa_finalize@plt+0x17c40>
    9a90:	mvn	r0, #9
    9a94:	b	96cc <__cxa_finalize@plt+0x7380>
    9a98:	ldr	r0, [pc, #236]	; 9b8c <__cxa_finalize@plt+0x7840>
    9a9c:	mov	r2, #250	; 0xfa
    9aa0:	ldr	r1, [pc, #232]	; 9b90 <__cxa_finalize@plt+0x7844>
    9aa4:	ldr	r3, [pc, #232]	; 9b94 <__cxa_finalize@plt+0x7848>
    9aa8:	add	r0, pc, r0
    9aac:	add	r1, pc, r1
    9ab0:	add	r3, pc, r3
    9ab4:	bl	19f8c <__cxa_finalize@plt+0x17c40>
    9ab8:	mvn	r0, #21
    9abc:	b	96cc <__cxa_finalize@plt+0x7380>
    9ac0:	ldr	r0, [pc, #208]	; 9b98 <__cxa_finalize@plt+0x784c>
    9ac4:	movw	r2, #291	; 0x123
    9ac8:	ldr	r1, [pc, #204]	; 9b9c <__cxa_finalize@plt+0x7850>
    9acc:	ldr	r3, [pc, #204]	; 9ba0 <__cxa_finalize@plt+0x7854>
    9ad0:	add	r0, pc, r0
    9ad4:	add	r1, pc, r1
    9ad8:	add	r3, pc, r3
    9adc:	bl	19c9c <__cxa_finalize@plt+0x17950>
    9ae0:	ldr	r0, [pc, #188]	; 9ba4 <__cxa_finalize@plt+0x7858>
    9ae4:	movw	r2, #282	; 0x11a
    9ae8:	ldr	r1, [pc, #184]	; 9ba8 <__cxa_finalize@plt+0x785c>
    9aec:	ldr	r3, [pc, #184]	; 9bac <__cxa_finalize@plt+0x7860>
    9af0:	add	r0, pc, r0
    9af4:	add	r1, pc, r1
    9af8:	add	r3, pc, r3
    9afc:	bl	19c9c <__cxa_finalize@plt+0x17950>
    9b00:	ldr	r0, [pc, #168]	; 9bb0 <__cxa_finalize@plt+0x7864>
    9b04:	mov	r2, #288	; 0x120
    9b08:	ldr	r1, [pc, #164]	; 9bb4 <__cxa_finalize@plt+0x7868>
    9b0c:	ldr	r3, [pc, #164]	; 9bb8 <__cxa_finalize@plt+0x786c>
    9b10:	add	r0, pc, r0
    9b14:	add	r1, pc, r1
    9b18:	add	r3, pc, r3
    9b1c:	bl	19c9c <__cxa_finalize@plt+0x17950>
    9b20:	bl	6268 <__cxa_finalize@plt+0x3f1c>
    9b24:	b	9960 <__cxa_finalize@plt+0x7614>
    9b28:	bl	6268 <__cxa_finalize@plt+0x3f1c>
    9b2c:	b	9978 <__cxa_finalize@plt+0x762c>
    9b30:	bl	6268 <__cxa_finalize@plt+0x3f1c>
    9b34:	b	9990 <__cxa_finalize@plt+0x7644>
    9b38:	andeq	sl, r2, ip, asr r7
    9b3c:	andeq	r0, r0, ip, asr #4
    9b40:	andeq	r4, r1, r4, lsl r0
    9b44:	strdeq	r3, [r1], -r8
    9b48:	andeq	r3, r1, r8, asr #21
    9b4c:	andeq	r4, r1, r4, asr #14
    9b50:	andeq	r3, r1, ip, asr #28
    9b54:	andeq	r3, r1, ip, asr r8
    9b58:	muleq	r1, r4, r3
    9b5c:	andeq	r3, r1, ip, ror #26
    9b60:	ldrdeq	r3, [r1], -r8
    9b64:	andeq	r4, r1, r4, asr r4
    9b68:	muleq	r1, r8, ip
    9b6c:	andeq	r3, r1, ip, asr #14
    9b70:	andeq	r4, r1, r8, asr #7
    9b74:	andeq	r2, r1, r8, ror #17
    9b78:	andeq	r3, r1, r8, lsr #14
    9b7c:	andeq	r4, r1, r4, lsr #7
    9b80:	andeq	r3, r1, r0, lsr #23
    9b84:	andeq	r3, r1, r0, lsl #14
    9b88:	andeq	r4, r1, ip, ror r3
    9b8c:	andeq	r3, r1, r0, lsl #24
    9b90:	ldrdeq	r3, [r1], -r8
    9b94:	andeq	r4, r1, r4, asr r3
    9b98:	andeq	r3, r1, r4, lsl #25
    9b9c:			; <UNDEFINED> instruction: 0x000136b0
    9ba0:	andeq	r4, r1, ip, lsr #6
    9ba4:	andeq	r3, r1, r0, lsl #24
    9ba8:	muleq	r1, r0, r6
    9bac:	andeq	r4, r1, ip, lsl #6
    9bb0:	andeq	r3, r1, r8, lsr #24
    9bb4:	andeq	r3, r1, r0, ror r6
    9bb8:	andeq	r4, r1, ip, ror #5
    9bbc:	cmp	r0, #0
    9bc0:	push	{r3, lr}
    9bc4:	beq	9bd4 <__cxa_finalize@plt+0x7888>
    9bc8:	ldr	r0, [r0, #104]	; 0x68
    9bcc:	pop	{r3, lr}
    9bd0:	b	6344 <__cxa_finalize@plt+0x3ff8>
    9bd4:	ldr	r0, [pc, #24]	; 9bf4 <__cxa_finalize@plt+0x78a8>
    9bd8:	movw	r2, #425	; 0x1a9
    9bdc:	ldr	r1, [pc, #20]	; 9bf8 <__cxa_finalize@plt+0x78ac>
    9be0:	ldr	r3, [pc, #20]	; 9bfc <__cxa_finalize@plt+0x78b0>
    9be4:	add	r0, pc, r0
    9be8:	add	r1, pc, r1
    9bec:	add	r3, pc, r3
    9bf0:	bl	19c9c <__cxa_finalize@plt+0x17950>
    9bf4:	andeq	r2, r1, ip, asr r7
    9bf8:	muleq	r1, ip, r5
    9bfc:	andeq	r3, r1, r0, asr #10
    9c00:	push	{r4, lr}
    9c04:	subs	r4, r0, #0
    9c08:	popeq	{r4, pc}
    9c0c:	ldr	r0, [r4, #104]	; 0x68
    9c10:	cmp	r0, #0
    9c14:	beq	9c1c <__cxa_finalize@plt+0x78d0>
    9c18:	bl	6268 <__cxa_finalize@plt+0x3f1c>
    9c1c:	mov	r3, #0
    9c20:	mov	r0, r4
    9c24:	str	r3, [r4, #112]	; 0x70
    9c28:	str	r3, [r4, #108]	; 0x6c
    9c2c:	str	r3, [r4, #104]	; 0x68
    9c30:	pop	{r4, lr}
    9c34:	b	742c <__cxa_finalize@plt+0x50e0>
    9c38:	mov	r1, #1
    9c3c:	b	8d6c <__cxa_finalize@plt+0x6a20>
    9c40:	mov	r1, #0
    9c44:	b	8d6c <__cxa_finalize@plt+0x6a20>
    9c48:	push	{r3, r4, r5, lr}
    9c4c:	subs	r4, r0, #0
    9c50:	beq	9c74 <__cxa_finalize@plt+0x7928>
    9c54:	bl	7390 <__cxa_finalize@plt+0x5044>
    9c58:	subs	r5, r0, #0
    9c5c:	bne	9c9c <__cxa_finalize@plt+0x7950>
    9c60:	mov	r0, r4
    9c64:	bl	74fc <__cxa_finalize@plt+0x51b0>
    9c68:	mov	r0, r5
    9c6c:	str	r5, [r4, #16]
    9c70:	pop	{r3, r4, r5, pc}
    9c74:	ldr	r0, [pc, #72]	; 9cc4 <__cxa_finalize@plt+0x7978>
    9c78:	movw	r2, #1150	; 0x47e
    9c7c:	ldr	r1, [pc, #68]	; 9cc8 <__cxa_finalize@plt+0x797c>
    9c80:	ldr	r3, [pc, #68]	; 9ccc <__cxa_finalize@plt+0x7980>
    9c84:	add	r0, pc, r0
    9c88:	add	r1, pc, r1
    9c8c:	add	r3, pc, r3
    9c90:	bl	19f8c <__cxa_finalize@plt+0x17c40>
    9c94:	mvn	r0, #21
    9c98:	pop	{r3, r4, r5, pc}
    9c9c:	ldr	r0, [pc, #44]	; 9cd0 <__cxa_finalize@plt+0x7984>
    9ca0:	movw	r2, #1151	; 0x47f
    9ca4:	ldr	r1, [pc, #40]	; 9cd4 <__cxa_finalize@plt+0x7988>
    9ca8:	ldr	r3, [pc, #40]	; 9cd8 <__cxa_finalize@plt+0x798c>
    9cac:	add	r0, pc, r0
    9cb0:	add	r1, pc, r1
    9cb4:	add	r3, pc, r3
    9cb8:	bl	19f8c <__cxa_finalize@plt+0x17c40>
    9cbc:	mvn	r0, #9
    9cc0:	pop	{r3, r4, r5, pc}
    9cc4:			; <UNDEFINED> instruction: 0x000126bc
    9cc8:	strdeq	r3, [r1], -ip
    9ccc:	andeq	r4, r1, r4, asr r1
    9cd0:	andeq	r3, r1, r4, ror r9
    9cd4:	ldrdeq	r3, [r1], -r4
    9cd8:	andeq	r4, r1, ip, lsr #2
    9cdc:	push	{r3, r4, r5, lr}
    9ce0:	subs	r4, r0, #0
    9ce4:	beq	9d0c <__cxa_finalize@plt+0x79c0>
    9ce8:	bl	7390 <__cxa_finalize@plt+0x5044>
    9cec:	subs	r5, r0, #0
    9cf0:	bne	9d34 <__cxa_finalize@plt+0x79e8>
    9cf4:	mov	r0, r4
    9cf8:	bl	74fc <__cxa_finalize@plt+0x51b0>
    9cfc:	mov	r3, #1
    9d00:	mov	r0, r5
    9d04:	str	r3, [r4, #16]
    9d08:	pop	{r3, r4, r5, pc}
    9d0c:	ldr	r0, [pc, #72]	; 9d5c <__cxa_finalize@plt+0x7a10>
    9d10:	movw	r2, #1160	; 0x488
    9d14:	ldr	r1, [pc, #68]	; 9d60 <__cxa_finalize@plt+0x7a14>
    9d18:	ldr	r3, [pc, #68]	; 9d64 <__cxa_finalize@plt+0x7a18>
    9d1c:	add	r0, pc, r0
    9d20:	add	r1, pc, r1
    9d24:	add	r3, pc, r3
    9d28:	bl	19f8c <__cxa_finalize@plt+0x17c40>
    9d2c:	mvn	r0, #21
    9d30:	pop	{r3, r4, r5, pc}
    9d34:	ldr	r0, [pc, #44]	; 9d68 <__cxa_finalize@plt+0x7a1c>
    9d38:	movw	r2, #1161	; 0x489
    9d3c:	ldr	r1, [pc, #40]	; 9d6c <__cxa_finalize@plt+0x7a20>
    9d40:	ldr	r3, [pc, #40]	; 9d70 <__cxa_finalize@plt+0x7a24>
    9d44:	add	r0, pc, r0
    9d48:	add	r1, pc, r1
    9d4c:	add	r3, pc, r3
    9d50:	bl	19f8c <__cxa_finalize@plt+0x17c40>
    9d54:	mvn	r0, #9
    9d58:	pop	{r3, r4, r5, pc}
    9d5c:	andeq	r2, r1, r4, lsr #12
    9d60:	andeq	r3, r1, r4, ror #8
    9d64:	andeq	r3, r1, r8, lsr r4
    9d68:	ldrdeq	r3, [r1], -ip
    9d6c:	andeq	r3, r1, ip, lsr r4
    9d70:	andeq	r3, r1, r0, lsl r4
    9d74:	push	{r4, r5, r6, lr}
    9d78:	subs	r4, r0, #0
    9d7c:	sub	sp, sp, #16
    9d80:	beq	9e70 <__cxa_finalize@plt+0x7b24>
    9d84:	bl	9c00 <__cxa_finalize@plt+0x78b4>
    9d88:	b	9d90 <__cxa_finalize@plt+0x7a44>
    9d8c:	bl	ac0c <__cxa_finalize@plt+0x88c0>
    9d90:	ldr	r0, [r4, #8]
    9d94:	bl	18be4 <__cxa_finalize@plt+0x16898>
    9d98:	cmp	r0, #0
    9d9c:	bne	9d8c <__cxa_finalize@plt+0x7a40>
    9da0:	ldr	r0, [r4, #8]
    9da4:	bl	187e0 <__cxa_finalize@plt+0x16494>
    9da8:	b	9db0 <__cxa_finalize@plt+0x7a64>
    9dac:	bl	7078 <__cxa_finalize@plt+0x4d2c>
    9db0:	ldr	r0, [r4, #180]	; 0xb4
    9db4:	bl	18b78 <__cxa_finalize@plt+0x1682c>
    9db8:	subs	r1, r0, #0
    9dbc:	mov	r0, r4
    9dc0:	bne	9dac <__cxa_finalize@plt+0x7a60>
    9dc4:	b	9dcc <__cxa_finalize@plt+0x7a80>
    9dc8:	bl	7078 <__cxa_finalize@plt+0x4d2c>
    9dcc:	ldr	r0, [r4, #184]	; 0xb8
    9dd0:	bl	18b78 <__cxa_finalize@plt+0x1682c>
    9dd4:	subs	r5, r0, #0
    9dd8:	mov	r0, r4
    9ddc:	mov	r1, r5
    9de0:	bne	9dc8 <__cxa_finalize@plt+0x7a7c>
    9de4:	ldr	r0, [r4, #180]	; 0xb4
    9de8:	bl	187e0 <__cxa_finalize@plt+0x16494>
    9dec:	ldr	r0, [r4, #184]	; 0xb8
    9df0:	bl	187e0 <__cxa_finalize@plt+0x16494>
    9df4:	ldr	r0, [r4, #120]	; 0x78
    9df8:	bl	13248 <__cxa_finalize@plt+0x10efc>
    9dfc:	ldr	r6, [r4, #12]
    9e00:	cmp	r6, #0
    9e04:	beq	9e30 <__cxa_finalize@plt+0x7ae4>
    9e08:	bl	1a650 <__cxa_finalize@plt+0x18304>
    9e0c:	cmp	r0, #6
    9e10:	bgt	9e78 <__cxa_finalize@plt+0x7b2c>
    9e14:	mov	r0, r6
    9e18:	bl	f954 <__cxa_finalize@plt+0xd608>
    9e1c:	ldr	r0, [r4, #188]	; 0xbc
    9e20:	bl	18be4 <__cxa_finalize@plt+0x16898>
    9e24:	cmp	r0, #0
    9e28:	beq	9e40 <__cxa_finalize@plt+0x7af4>
    9e2c:	bl	1f20 <free@plt>
    9e30:	ldr	r0, [r4, #188]	; 0xbc
    9e34:	bl	18be4 <__cxa_finalize@plt+0x16898>
    9e38:	cmp	r0, #0
    9e3c:	bne	9e2c <__cxa_finalize@plt+0x7ae0>
    9e40:	ldr	r0, [r4, #188]	; 0xbc
    9e44:	bl	187e0 <__cxa_finalize@plt+0x16494>
    9e48:	ldr	r0, [r4]
    9e4c:	bl	1f20 <free@plt>
    9e50:	ldr	r0, [r4, #4]
    9e54:	bl	1f20 <free@plt>
    9e58:	ldr	r0, [r4, #148]	; 0x94
    9e5c:	bl	1f20 <free@plt>
    9e60:	mov	r0, r4
    9e64:	add	sp, sp, #16
    9e68:	pop	{r4, r5, r6, lr}
    9e6c:	b	1f20 <free@plt>
    9e70:	add	sp, sp, #16
    9e74:	pop	{r4, r5, r6, pc}
    9e78:	mov	r0, r6
    9e7c:	bl	1023c <__cxa_finalize@plt+0xdef0>
    9e80:	mov	r6, r0
    9e84:	ldr	r0, [r4, #12]
    9e88:	bl	1027c <__cxa_finalize@plt+0xdf30>
    9e8c:	ldr	r2, [pc, #64]	; 9ed4 <__cxa_finalize@plt+0x7b88>
    9e90:	ldr	ip, [pc, #64]	; 9ed8 <__cxa_finalize@plt+0x7b8c>
    9e94:	mov	r1, r5
    9e98:	add	r2, pc, r2
    9e9c:	str	r2, [sp, #4]
    9ea0:	ldr	r2, [pc, #52]	; 9edc <__cxa_finalize@plt+0x7b90>
    9ea4:	add	ip, pc, ip
    9ea8:	str	r6, [sp, #8]
    9eac:	movw	r3, #1890	; 0x762
    9eb0:	str	ip, [sp]
    9eb4:	add	r2, pc, r2
    9eb8:	str	r0, [sp, #12]
    9ebc:	mov	r0, #7
    9ec0:	bl	19ed0 <__cxa_finalize@plt+0x17b84>
    9ec4:	ldr	r6, [r4, #12]
    9ec8:	mov	r0, r6
    9ecc:	bl	f954 <__cxa_finalize@plt+0xd608>
    9ed0:	b	9e1c <__cxa_finalize@plt+0x7ad0>
    9ed4:	andeq	r3, r1, r8, lsr r9
    9ed8:	muleq	r1, r4, sp
    9edc:	ldrdeq	r3, [r1], -r0
    9ee0:	push	{r3, r4, r5, r6, r7, lr}
    9ee4:	mov	r7, r0
    9ee8:	mov	r6, r1
    9eec:	mov	r0, #1
    9ef0:	mov	r1, #192	; 0xc0
    9ef4:	ldr	r5, [pc, #164]	; 9fa0 <__cxa_finalize@plt+0x7c54>
    9ef8:	bl	1e54 <calloc@plt>
    9efc:	add	r5, pc, r5
    9f00:	subs	r4, r0, #0
    9f04:	beq	9f98 <__cxa_finalize@plt+0x7c4c>
    9f08:	bl	2214 <getpid@plt>
    9f0c:	cmp	r6, #0
    9f10:	mvn	r2, #0
    9f14:	mov	r3, #65536	; 0x10000
    9f18:	str	r7, [r4, #168]	; 0xa8
    9f1c:	str	r2, [r4, #120]	; 0x78
    9f20:	str	r3, [r4, #176]	; 0xb0
    9f24:	str	r0, [r4, #116]	; 0x74
    9f28:	beq	9f40 <__cxa_finalize@plt+0x7bf4>
    9f2c:	mov	r0, r6
    9f30:	bl	22c8 <__strdup@plt>
    9f34:	cmp	r0, #0
    9f38:	str	r0, [r4]
    9f3c:	beq	9f90 <__cxa_finalize@plt+0x7c44>
    9f40:	ldr	r3, [pc, #92]	; 9fa4 <__cxa_finalize@plt+0x7c58>
    9f44:	ldr	r5, [r5, r3]
    9f48:	mov	r0, r5
    9f4c:	bl	18768 <__cxa_finalize@plt+0x1641c>
    9f50:	str	r0, [r4, #8]
    9f54:	mov	r0, r5
    9f58:	bl	18760 <__cxa_finalize@plt+0x16414>
    9f5c:	str	r0, [r4, #180]	; 0xb4
    9f60:	bl	f8b8 <__cxa_finalize@plt+0xd56c>
    9f64:	ldr	r3, [r4, #8]
    9f68:	cmp	r3, #0
    9f6c:	str	r0, [r4, #12]
    9f70:	beq	9f90 <__cxa_finalize@plt+0x7c44>
    9f74:	ldr	r3, [r4, #180]	; 0xb4
    9f78:	cmp	r3, #0
    9f7c:	beq	9f90 <__cxa_finalize@plt+0x7c44>
    9f80:	cmp	r0, #0
    9f84:	beq	9f90 <__cxa_finalize@plt+0x7c44>
    9f88:	mov	r0, r4
    9f8c:	pop	{r3, r4, r5, r6, r7, pc}
    9f90:	mov	r0, r4
    9f94:	bl	9d74 <__cxa_finalize@plt+0x7a28>
    9f98:	mov	r0, #0
    9f9c:	pop	{r3, r4, r5, r6, r7, pc}
    9fa0:	andeq	r9, r2, r8, lsl #29
    9fa4:	andeq	r0, r0, r0, asr r2
    9fa8:	push	{r4, r5, r6, lr}
    9fac:	subs	r6, r0, #0
    9fb0:	beq	a02c <__cxa_finalize@plt+0x7ce0>
    9fb4:	bics	r4, r1, #15
    9fb8:	bne	a004 <__cxa_finalize@plt+0x7cb8>
    9fbc:	mov	r0, r1
    9fc0:	mov	r1, r4
    9fc4:	bl	9ee0 <__cxa_finalize@plt+0x7b94>
    9fc8:	subs	r5, r0, #0
    9fcc:	beq	9ffc <__cxa_finalize@plt+0x7cb0>
    9fd0:	bl	8c04 <__cxa_finalize@plt+0x68b8>
    9fd4:	subs	r3, r0, #0
    9fd8:	strge	r5, [r6]
    9fdc:	blt	9fe8 <__cxa_finalize@plt+0x7c9c>
    9fe0:	mov	r0, r4
    9fe4:	pop	{r4, r5, r6, pc}
    9fe8:	mov	r0, r5
    9fec:	mov	r4, r3
    9ff0:	bl	9d74 <__cxa_finalize@plt+0x7a28>
    9ff4:	mov	r0, r4
    9ff8:	pop	{r4, r5, r6, pc}
    9ffc:	mvn	r4, #11
    a000:	b	9fe0 <__cxa_finalize@plt+0x7c94>
    a004:	ldr	r0, [pc, #72]	; a054 <__cxa_finalize@plt+0x7d08>
    a008:	movw	r2, #1748	; 0x6d4
    a00c:	ldr	r1, [pc, #68]	; a058 <__cxa_finalize@plt+0x7d0c>
    a010:	mvn	r4, #21
    a014:	ldr	r3, [pc, #64]	; a05c <__cxa_finalize@plt+0x7d10>
    a018:	add	r0, pc, r0
    a01c:	add	r1, pc, r1
    a020:	add	r3, pc, r3
    a024:	bl	19f8c <__cxa_finalize@plt+0x17c40>
    a028:	b	9fe0 <__cxa_finalize@plt+0x7c94>
    a02c:	ldr	r0, [pc, #44]	; a060 <__cxa_finalize@plt+0x7d14>
    a030:	movw	r2, #1747	; 0x6d3
    a034:	ldr	r1, [pc, #40]	; a064 <__cxa_finalize@plt+0x7d18>
    a038:	mvn	r4, #21
    a03c:	ldr	r3, [pc, #36]	; a068 <__cxa_finalize@plt+0x7d1c>
    a040:	add	r0, pc, r0
    a044:	add	r1, pc, r1
    a048:	add	r3, pc, r3
    a04c:	bl	19f8c <__cxa_finalize@plt+0x17c40>
    a050:	b	9fe0 <__cxa_finalize@plt+0x7c94>
    a054:	andeq	r3, r1, r0, ror #15
    a058:	andeq	r3, r1, r8, ror #2
    a05c:	strheq	r3, [r1], -r8
    a060:	andeq	r3, r1, ip, lsr #4
    a064:	andeq	r3, r1, r0, asr #2
    a068:	muleq	r1, r0, r0
    a06c:	ldr	r3, [pc, #280]	; a18c <__cxa_finalize@plt+0x7e40>
    a070:	ldr	r2, [pc, #280]	; a190 <__cxa_finalize@plt+0x7e44>
    a074:	add	r3, pc, r3
    a078:	push	{r4, r5, r6, r7, lr}
    a07c:	subs	r6, r0, #0
    a080:	ldr	r5, [r3, r2]
    a084:	sub	sp, sp, #20
    a088:	mov	r4, r1
    a08c:	ldr	r3, [r5]
    a090:	str	r3, [sp, #12]
    a094:	beq	a164 <__cxa_finalize@plt+0x7e18>
    a098:	bl	7390 <__cxa_finalize@plt+0x5044>
    a09c:	subs	r7, r0, #0
    a0a0:	bne	a13c <__cxa_finalize@plt+0x7df0>
    a0a4:	cmp	r4, #0
    a0a8:	beq	a114 <__cxa_finalize@plt+0x7dc8>
    a0ac:	ldr	r0, [r6, #88]	; 0x58
    a0b0:	cmp	r0, #0
    a0b4:	beq	a108 <__cxa_finalize@plt+0x7dbc>
    a0b8:	ldrd	r2, [r0, #176]	; 0xb0
    a0bc:	orrs	r1, r2, r3
    a0c0:	beq	a108 <__cxa_finalize@plt+0x7dbc>
    a0c4:	add	ip, sp, #8
    a0c8:	mov	r1, #3
    a0cc:	str	ip, [sp]
    a0d0:	bl	aef8 <__cxa_finalize@plt+0x8bac>
    a0d4:	cmp	r0, #0
    a0d8:	blt	a0f0 <__cxa_finalize@plt+0x7da4>
    a0dc:	ldr	r3, [sp, #8]
    a0e0:	mov	r0, r7
    a0e4:	ldr	r2, [r3, #24]
    a0e8:	ldr	r3, [r3, #28]
    a0ec:	stm	r4, {r2, r3}
    a0f0:	ldr	r2, [sp, #12]
    a0f4:	ldr	r3, [r5]
    a0f8:	cmp	r2, r3
    a0fc:	bne	a110 <__cxa_finalize@plt+0x7dc4>
    a100:	add	sp, sp, #20
    a104:	pop	{r4, r5, r6, r7, pc}
    a108:	mvn	r0, #98	; 0x62
    a10c:	b	a0f0 <__cxa_finalize@plt+0x7da4>
    a110:	bl	2154 <__stack_chk_fail@plt>
    a114:	ldr	r0, [pc, #120]	; a194 <__cxa_finalize@plt+0x7e48>
    a118:	movw	r2, #1911	; 0x777
    a11c:	ldr	r1, [pc, #116]	; a198 <__cxa_finalize@plt+0x7e4c>
    a120:	ldr	r3, [pc, #116]	; a19c <__cxa_finalize@plt+0x7e50>
    a124:	add	r0, pc, r0
    a128:	add	r1, pc, r1
    a12c:	add	r3, pc, r3
    a130:	bl	19f8c <__cxa_finalize@plt+0x17c40>
    a134:	mvn	r0, #21
    a138:	b	a0f0 <__cxa_finalize@plt+0x7da4>
    a13c:	ldr	r0, [pc, #92]	; a1a0 <__cxa_finalize@plt+0x7e54>
    a140:	movw	r2, #1910	; 0x776
    a144:	ldr	r1, [pc, #88]	; a1a4 <__cxa_finalize@plt+0x7e58>
    a148:	ldr	r3, [pc, #88]	; a1a8 <__cxa_finalize@plt+0x7e5c>
    a14c:	add	r0, pc, r0
    a150:	add	r1, pc, r1
    a154:	add	r3, pc, r3
    a158:	bl	19f8c <__cxa_finalize@plt+0x17c40>
    a15c:	mvn	r0, #9
    a160:	b	a0f0 <__cxa_finalize@plt+0x7da4>
    a164:	ldr	r0, [pc, #64]	; a1ac <__cxa_finalize@plt+0x7e60>
    a168:	movw	r2, #1909	; 0x775
    a16c:	ldr	r1, [pc, #60]	; a1b0 <__cxa_finalize@plt+0x7e64>
    a170:	ldr	r3, [pc, #60]	; a1b4 <__cxa_finalize@plt+0x7e68>
    a174:	add	r0, pc, r0
    a178:	add	r1, pc, r1
    a17c:	add	r3, pc, r3
    a180:	bl	19f8c <__cxa_finalize@plt+0x17c40>
    a184:	mvn	r0, #21
    a188:	b	a0f0 <__cxa_finalize@plt+0x7da4>
    a18c:	andeq	r9, r2, r0, lsl sp
    a190:	andeq	r0, r0, ip, asr #4
    a194:	andeq	r3, r1, r8, asr #2
    a198:	andeq	r3, r1, ip, asr r0
    a19c:			; <UNDEFINED> instruction: 0x00012fbc
    a1a0:	ldrdeq	r3, [r1], -r4
    a1a4:	andeq	r3, r1, r4, lsr r0
    a1a8:	muleq	r1, r4, pc	; <UNPREDICTABLE>
    a1ac:	andeq	r2, r1, ip, asr #3
    a1b0:	andeq	r3, r1, ip
    a1b4:	andeq	r2, r1, ip, ror #30
    a1b8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    a1bc:	sub	sp, sp, #92	; 0x5c
    a1c0:	ldr	lr, [pc, #992]	; a5a8 <__cxa_finalize@plt+0x825c>
    a1c4:	subs	ip, r0, #0
    a1c8:	str	ip, [sp, #68]	; 0x44
    a1cc:	mov	r8, r1
    a1d0:	ldr	ip, [pc, #980]	; a5ac <__cxa_finalize@plt+0x8260>
    a1d4:	add	lr, pc, lr
    a1d8:	str	r3, [sp, #64]	; 0x40
    a1dc:	str	r2, [sp, #60]	; 0x3c
    a1e0:	mov	r3, lr
    a1e4:	ldr	ip, [lr, ip]
    a1e8:	ldr	r3, [ip]
    a1ec:	str	ip, [sp, #56]	; 0x38
    a1f0:	str	r3, [sp, #84]	; 0x54
    a1f4:	beq	a4b8 <__cxa_finalize@plt+0x816c>
    a1f8:	bl	7390 <__cxa_finalize@plt+0x5044>
    a1fc:	cmp	r0, #0
    a200:	bne	a580 <__cxa_finalize@plt+0x8234>
    a204:	cmp	r8, #0
    a208:	beq	a4e0 <__cxa_finalize@plt+0x8194>
    a20c:	ldr	ip, [sp, #60]	; 0x3c
    a210:	cmp	ip, #0
    a214:	beq	a508 <__cxa_finalize@plt+0x81bc>
    a218:	ldr	ip, [sp, #64]	; 0x40
    a21c:	cmp	ip, #0
    a220:	beq	a558 <__cxa_finalize@plt+0x820c>
    a224:	mov	r0, r8
    a228:	bl	957c <__cxa_finalize@plt+0x7230>
    a22c:	cmp	r0, #0
    a230:	beq	a530 <__cxa_finalize@plt+0x81e4>
    a234:	ldr	ip, [sp, #68]	; 0x44
    a238:	ldr	r6, [ip, #88]	; 0x58
    a23c:	cmp	r6, #0
    a240:	beq	a47c <__cxa_finalize@plt+0x8130>
    a244:	ldrd	r2, [r6, #176]	; 0xb0
    a248:	orrs	r0, r2, r3
    a24c:	beq	a47c <__cxa_finalize@plt+0x8130>
    a250:	add	r7, sp, #76	; 0x4c
    a254:	mov	r0, r6
    a258:	str	r7, [sp]
    a25c:	mov	r1, #3
    a260:	bl	aef8 <__cxa_finalize@plt+0x8bac>
    a264:	cmp	r0, #0
    a268:	blt	a450 <__cxa_finalize@plt+0x8104>
    a26c:	mov	r0, r8
    a270:	bl	1fe0 <strlen@plt>
    a274:	ldr	r4, [sp, #76]	; 0x4c
    a278:	mov	r9, r0
    a27c:	mov	r0, r4
    a280:	bl	be00 <__cxa_finalize@plt+0x9ab4>
    a284:	strd	r0, [sp, #32]
    a288:	orrs	r1, r0, r1
    a28c:	beq	a46c <__cxa_finalize@plt+0x8120>
    a290:	add	r3, r9, #1
    a294:	add	ip, r6, #280	; 0x118
    a298:	mov	r1, #0
    a29c:	str	ip, [sp, #48]	; 0x30
    a2a0:	mov	r0, r3
    a2a4:	add	ip, r6, #284	; 0x11c
    a2a8:	mov	sl, #0
    a2ac:	mov	fp, #0
    a2b0:	strd	r0, [sp, #40]	; 0x28
    a2b4:	mov	r2, r4
    a2b8:	str	ip, [sp, #52]	; 0x34
    a2bc:	b	a344 <__cxa_finalize@plt+0x7ff8>
    a2c0:	ldrd	r0, [sp, #40]	; 0x28
    a2c4:	cmp	r5, r1
    a2c8:	cmpeq	r4, r0
    a2cc:	bcc	a30c <__cxa_finalize@plt+0x7fc0>
    a2d0:	add	ip, r3, #64	; 0x40
    a2d4:	mov	r1, r8
    a2d8:	mov	r2, r9
    a2dc:	str	r3, [sp, #28]
    a2e0:	mov	r0, ip
    a2e4:	str	ip, [sp, #24]
    a2e8:	bl	1d7c <memcmp@plt>
    a2ec:	ldr	r3, [sp, #28]
    a2f0:	ldr	ip, [sp, #24]
    a2f4:	cmp	r0, #0
    a2f8:	bne	a30c <__cxa_finalize@plt+0x7fc0>
    a2fc:	add	r3, r3, r9
    a300:	ldrb	r3, [r3, #64]	; 0x40
    a304:	cmp	r3, #61	; 0x3d
    a308:	beq	a484 <__cxa_finalize@plt+0x8138>
    a30c:	ldrd	r2, [r6, #176]	; 0xb0
    a310:	mov	r0, r6
    a314:	str	r7, [sp]
    a318:	mov	r1, #3
    a31c:	bl	aef8 <__cxa_finalize@plt+0x8bac>
    a320:	cmp	r0, #0
    a324:	blt	a450 <__cxa_finalize@plt+0x8104>
    a328:	adds	sl, sl, #1
    a32c:	ldrd	r0, [sp, #32]
    a330:	adc	fp, fp, #0
    a334:	cmp	fp, r1
    a338:	cmpeq	sl, r0
    a33c:	beq	a46c <__cxa_finalize@plt+0x8120>
    a340:	ldr	r2, [sp, #76]	; 0x4c
    a344:	add	ip, r2, sl, lsl #4
    a348:	add	r1, sl, #4
    a34c:	mov	r0, r6
    a350:	ldr	r4, [ip, #72]!	; 0x48
    a354:	add	r3, r2, r1, lsl #4
    a358:	ldr	r2, [r2, r1, lsl #4]
    a35c:	mov	r1, #1
    a360:	ldr	r3, [r3, #4]
    a364:	ldr	r5, [ip, #4]
    a368:	str	r7, [sp]
    a36c:	bl	aef8 <__cxa_finalize@plt+0x8bac>
    a370:	cmp	r0, #0
    a374:	blt	a450 <__cxa_finalize@plt+0x8104>
    a378:	ldr	r3, [sp, #76]	; 0x4c
    a37c:	ldr	r0, [r3, #16]
    a380:	ldr	r1, [r3, #20]
    a384:	cmp	r1, r5
    a388:	cmpeq	r0, r4
    a38c:	bne	a474 <__cxa_finalize@plt+0x8128>
    a390:	ldr	r4, [r3, #8]
    a394:	ldrb	ip, [r3, #1]
    a398:	ldr	r5, [r3, #12]
    a39c:	subs	r4, r4, #64	; 0x40
    a3a0:	sbc	r5, r5, #0
    a3a4:	ands	ip, ip, #3
    a3a8:	beq	a2c0 <__cxa_finalize@plt+0x7f74>
    a3ac:	ldr	lr, [sp, #48]	; 0x30
    a3b0:	add	r1, r3, #64	; 0x40
    a3b4:	ldr	r0, [sp, #52]	; 0x34
    a3b8:	mov	r2, r4
    a3bc:	str	r8, [sp, #8]
    a3c0:	mov	r3, r5
    a3c4:	str	lr, [sp]
    a3c8:	mov	lr, #61	; 0x3d
    a3cc:	str	r0, [sp, #4]
    a3d0:	mov	r0, ip
    a3d4:	str	r9, [sp, #12]
    a3d8:	str	lr, [sp, #16]
    a3dc:	str	ip, [sp, #24]
    a3e0:	bl	10e74 <__cxa_finalize@plt+0xeb28>
    a3e4:	ldr	ip, [sp, #24]
    a3e8:	cmp	r0, #0
    a3ec:	beq	a30c <__cxa_finalize@plt+0x7fc0>
    a3f0:	ldr	r0, [sp, #48]	; 0x30
    a3f4:	add	r3, sp, #80	; 0x50
    a3f8:	ldr	r1, [sp, #52]	; 0x34
    a3fc:	mov	r2, r4
    a400:	ldr	lr, [sp, #68]	; 0x44
    a404:	str	r0, [sp]
    a408:	mov	r0, ip
    a40c:	str	r1, [sp, #4]
    a410:	str	r3, [sp, #8]
    a414:	mov	r3, r5
    a418:	ldr	ip, [lr, #176]	; 0xb0
    a41c:	ldr	r1, [sp, #76]	; 0x4c
    a420:	str	ip, [sp, #12]
    a424:	add	r1, r1, #64	; 0x40
    a428:	bl	108fc <__cxa_finalize@plt+0xe5b0>
    a42c:	cmp	r0, #0
    a430:	blt	a450 <__cxa_finalize@plt+0x8104>
    a434:	ldr	r2, [r6, #280]	; 0x118
    a438:	mov	r0, #0
    a43c:	ldr	ip, [sp, #60]	; 0x3c
    a440:	ldr	r3, [sp, #80]	; 0x50
    a444:	str	r2, [ip]
    a448:	ldr	ip, [sp, #64]	; 0x40
    a44c:	str	r3, [ip]
    a450:	ldr	ip, [sp, #56]	; 0x38
    a454:	ldr	r2, [sp, #84]	; 0x54
    a458:	ldr	r3, [ip]
    a45c:	cmp	r2, r3
    a460:	bne	a4b4 <__cxa_finalize@plt+0x8168>
    a464:	add	sp, sp, #92	; 0x5c
    a468:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    a46c:	mvn	r0, #1
    a470:	b	a450 <__cxa_finalize@plt+0x8104>
    a474:	mvn	r0, #73	; 0x49
    a478:	b	a450 <__cxa_finalize@plt+0x8104>
    a47c:	mvn	r0, #98	; 0x62
    a480:	b	a450 <__cxa_finalize@plt+0x8104>
    a484:	mov	r2, r4
    a488:	mov	r3, #0
    a48c:	cmp	r5, r3
    a490:	cmpeq	r4, r2
    a494:	bne	a4ac <__cxa_finalize@plt+0x8160>
    a498:	ldr	r1, [sp, #60]	; 0x3c
    a49c:	str	ip, [r1]
    a4a0:	ldr	ip, [sp, #64]	; 0x40
    a4a4:	str	r4, [ip]
    a4a8:	b	a450 <__cxa_finalize@plt+0x8104>
    a4ac:	mvn	r0, #6
    a4b0:	b	a450 <__cxa_finalize@plt+0x8104>
    a4b4:	bl	2154 <__stack_chk_fail@plt>
    a4b8:	ldr	r0, [pc, #240]	; a5b0 <__cxa_finalize@plt+0x8264>
    a4bc:	mov	r2, #2000	; 0x7d0
    a4c0:	ldr	r1, [pc, #236]	; a5b4 <__cxa_finalize@plt+0x8268>
    a4c4:	ldr	r3, [pc, #236]	; a5b8 <__cxa_finalize@plt+0x826c>
    a4c8:	add	r0, pc, r0
    a4cc:	add	r1, pc, r1
    a4d0:	add	r3, pc, r3
    a4d4:	bl	19f8c <__cxa_finalize@plt+0x17c40>
    a4d8:	mvn	r0, #21
    a4dc:	b	a450 <__cxa_finalize@plt+0x8104>
    a4e0:	ldr	r0, [pc, #212]	; a5bc <__cxa_finalize@plt+0x8270>
    a4e4:	movw	r2, #2002	; 0x7d2
    a4e8:	ldr	r1, [pc, #208]	; a5c0 <__cxa_finalize@plt+0x8274>
    a4ec:	ldr	r3, [pc, #208]	; a5c4 <__cxa_finalize@plt+0x8278>
    a4f0:	add	r0, pc, r0
    a4f4:	add	r1, pc, r1
    a4f8:	add	r3, pc, r3
    a4fc:	bl	19f8c <__cxa_finalize@plt+0x17c40>
    a500:	mvn	r0, #21
    a504:	b	a450 <__cxa_finalize@plt+0x8104>
    a508:	ldr	r0, [pc, #184]	; a5c8 <__cxa_finalize@plt+0x827c>
    a50c:	movw	r2, #2003	; 0x7d3
    a510:	ldr	r1, [pc, #180]	; a5cc <__cxa_finalize@plt+0x8280>
    a514:	ldr	r3, [pc, #180]	; a5d0 <__cxa_finalize@plt+0x8284>
    a518:	add	r0, pc, r0
    a51c:	add	r1, pc, r1
    a520:	add	r3, pc, r3
    a524:	bl	19f8c <__cxa_finalize@plt+0x17c40>
    a528:	mvn	r0, #21
    a52c:	b	a450 <__cxa_finalize@plt+0x8104>
    a530:	ldr	r0, [pc, #156]	; a5d4 <__cxa_finalize@plt+0x8288>
    a534:	movw	r2, #2005	; 0x7d5
    a538:	ldr	r1, [pc, #152]	; a5d8 <__cxa_finalize@plt+0x828c>
    a53c:	ldr	r3, [pc, #152]	; a5dc <__cxa_finalize@plt+0x8290>
    a540:	add	r0, pc, r0
    a544:	add	r1, pc, r1
    a548:	add	r3, pc, r3
    a54c:	bl	19f8c <__cxa_finalize@plt+0x17c40>
    a550:	mvn	r0, #21
    a554:	b	a450 <__cxa_finalize@plt+0x8104>
    a558:	ldr	r0, [pc, #128]	; a5e0 <__cxa_finalize@plt+0x8294>
    a55c:	movw	r2, #2004	; 0x7d4
    a560:	ldr	r1, [pc, #124]	; a5e4 <__cxa_finalize@plt+0x8298>
    a564:	ldr	r3, [pc, #124]	; a5e8 <__cxa_finalize@plt+0x829c>
    a568:	add	r0, pc, r0
    a56c:	add	r1, pc, r1
    a570:	add	r3, pc, r3
    a574:	bl	19f8c <__cxa_finalize@plt+0x17c40>
    a578:	mvn	r0, #21
    a57c:	b	a450 <__cxa_finalize@plt+0x8104>
    a580:	ldr	r0, [pc, #100]	; a5ec <__cxa_finalize@plt+0x82a0>
    a584:	movw	r2, #2001	; 0x7d1
    a588:	ldr	r1, [pc, #96]	; a5f0 <__cxa_finalize@plt+0x82a4>
    a58c:	ldr	r3, [pc, #96]	; a5f4 <__cxa_finalize@plt+0x82a8>
    a590:	add	r0, pc, r0
    a594:	add	r1, pc, r1
    a598:	add	r3, pc, r3
    a59c:	bl	19f8c <__cxa_finalize@plt+0x17c40>
    a5a0:	mvn	r0, #9
    a5a4:	b	a450 <__cxa_finalize@plt+0x8104>
    a5a8:			; <UNDEFINED> instruction: 0x00029bb0
    a5ac:	andeq	r0, r0, ip, asr #4
    a5b0:	andeq	r1, r1, r8, ror lr
    a5b4:			; <UNDEFINED> instruction: 0x00012cb8
    a5b8:	andeq	r3, r1, r8, asr #16
    a5bc:	andeq	r2, r1, r8, lsr #22
    a5c0:	muleq	r1, r0, ip
    a5c4:	andeq	r3, r1, r0, lsr #16
    a5c8:	muleq	r1, r0, r1
    a5cc:	andeq	r2, r1, r8, ror #24
    a5d0:	strdeq	r3, [r1], -r8
    a5d4:	andeq	r3, r1, ip, asr #7
    a5d8:	andeq	r2, r1, r0, asr #24
    a5dc:	ldrdeq	r3, [r1], -r0
    a5e0:	andeq	r4, r1, r8, lsr fp
    a5e4:	andeq	r2, r1, r8, lsl ip
    a5e8:	andeq	r3, r1, r8, lsr #15
    a5ec:	muleq	r1, r0, r0
    a5f0:	strdeq	r2, [r1], -r0
    a5f4:	andeq	r3, r1, r0, lsl #15
    a5f8:	ldr	r3, [pc, #496]	; a7f0 <__cxa_finalize@plt+0x84a4>
    a5fc:	ldr	ip, [pc, #496]	; a7f4 <__cxa_finalize@plt+0x84a8>
    a600:	add	r3, pc, r3
    a604:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    a608:	subs	r6, r0, #0
    a60c:	ldr	ip, [r3, ip]
    a610:	sub	sp, sp, #28
    a614:	mov	r8, r1
    a618:	mov	r9, r2
    a61c:	ldr	r3, [ip]
    a620:	str	ip, [sp, #12]
    a624:	str	r3, [sp, #20]
    a628:	beq	a778 <__cxa_finalize@plt+0x842c>
    a62c:	bl	7390 <__cxa_finalize@plt+0x5044>
    a630:	subs	fp, r0, #0
    a634:	bne	a7c8 <__cxa_finalize@plt+0x847c>
    a638:	cmp	r8, #0
    a63c:	beq	a7a0 <__cxa_finalize@plt+0x8454>
    a640:	cmp	r9, #0
    a644:	beq	a750 <__cxa_finalize@plt+0x8404>
    a648:	ldr	r7, [r6, #88]	; 0x58
    a64c:	cmp	r7, #0
    a650:	beq	a744 <__cxa_finalize@plt+0x83f8>
    a654:	ldrd	r2, [r7, #176]	; 0xb0
    a658:	orrs	r1, r2, r3
    a65c:	beq	a744 <__cxa_finalize@plt+0x83f8>
    a660:	add	sl, sp, #16
    a664:	mov	r0, r7
    a668:	str	sl, [sp]
    a66c:	mov	r1, #3
    a670:	bl	aef8 <__cxa_finalize@plt+0x8bac>
    a674:	cmp	r0, #0
    a678:	blt	a6a4 <__cxa_finalize@plt+0x8358>
    a67c:	ldr	r3, [sp, #16]
    a680:	mov	r0, r3
    a684:	str	r3, [sp, #8]
    a688:	bl	be00 <__cxa_finalize@plt+0x9ab4>
    a68c:	ldrd	r4, [r6, #96]	; 0x60
    a690:	ldr	r3, [sp, #8]
    a694:	cmp	r1, r5
    a698:	cmpeq	r0, r4
    a69c:	movls	r0, fp
    a6a0:	bhi	a6c0 <__cxa_finalize@plt+0x8374>
    a6a4:	ldr	r1, [sp, #12]
    a6a8:	ldr	r2, [sp, #20]
    a6ac:	ldr	r3, [r1]
    a6b0:	cmp	r2, r3
    a6b4:	bne	a74c <__cxa_finalize@plt+0x8400>
    a6b8:	add	sp, sp, #28
    a6bc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    a6c0:	add	lr, r3, r4, lsl #4
    a6c4:	add	r2, r4, #4
    a6c8:	mov	r0, r7
    a6cc:	mov	r1, #1
    a6d0:	ldr	r4, [lr, #72]!	; 0x48
    a6d4:	add	fp, r3, r2, lsl #4
    a6d8:	ldr	r2, [r3, r2, lsl #4]
    a6dc:	ldr	r3, [fp, #4]
    a6e0:	ldr	r5, [lr, #4]
    a6e4:	str	sl, [sp]
    a6e8:	bl	aef8 <__cxa_finalize@plt+0x8bac>
    a6ec:	cmp	r0, #0
    a6f0:	blt	a6a4 <__cxa_finalize@plt+0x8358>
    a6f4:	ldr	r2, [sp, #16]
    a6f8:	ldr	r0, [r2, #16]
    a6fc:	ldr	r1, [r2, #20]
    a700:	cmp	r1, r5
    a704:	cmpeq	r0, r4
    a708:	mvnne	r0, #73	; 0x49
    a70c:	bne	a6a4 <__cxa_finalize@plt+0x8358>
    a710:	str	r9, [sp]
    a714:	mov	r1, r7
    a718:	mov	r3, r8
    a71c:	add	r0, r6, #176	; 0xb0
    a720:	bl	8c80 <__cxa_finalize@plt+0x6934>
    a724:	cmp	r0, #0
    a728:	blt	a6a4 <__cxa_finalize@plt+0x8358>
    a72c:	ldrd	r2, [r6, #96]	; 0x60
    a730:	mov	r0, #1
    a734:	adds	r2, r2, #1
    a738:	adc	r3, r3, #0
    a73c:	strd	r2, [r6, #96]	; 0x60
    a740:	b	a6a4 <__cxa_finalize@plt+0x8358>
    a744:	mvn	r0, #98	; 0x62
    a748:	b	a6a4 <__cxa_finalize@plt+0x8358>
    a74c:	bl	2154 <__stack_chk_fail@plt>
    a750:	ldr	r0, [pc, #160]	; a7f8 <__cxa_finalize@plt+0x84ac>
    a754:	movw	r2, #2133	; 0x855
    a758:	ldr	r1, [pc, #156]	; a7fc <__cxa_finalize@plt+0x84b0>
    a75c:	ldr	r3, [pc, #156]	; a800 <__cxa_finalize@plt+0x84b4>
    a760:	add	r0, pc, r0
    a764:	add	r1, pc, r1
    a768:	add	r3, pc, r3
    a76c:	bl	19f8c <__cxa_finalize@plt+0x17c40>
    a770:	mvn	r0, #21
    a774:	b	a6a4 <__cxa_finalize@plt+0x8358>
    a778:	ldr	r0, [pc, #132]	; a804 <__cxa_finalize@plt+0x84b8>
    a77c:	movw	r2, #2130	; 0x852
    a780:	ldr	r1, [pc, #128]	; a808 <__cxa_finalize@plt+0x84bc>
    a784:	ldr	r3, [pc, #128]	; a80c <__cxa_finalize@plt+0x84c0>
    a788:	add	r0, pc, r0
    a78c:	add	r1, pc, r1
    a790:	add	r3, pc, r3
    a794:	bl	19f8c <__cxa_finalize@plt+0x17c40>
    a798:	mvn	r0, #21
    a79c:	b	a6a4 <__cxa_finalize@plt+0x8358>
    a7a0:	ldr	r0, [pc, #104]	; a810 <__cxa_finalize@plt+0x84c4>
    a7a4:	movw	r2, #2132	; 0x854
    a7a8:	ldr	r1, [pc, #100]	; a814 <__cxa_finalize@plt+0x84c8>
    a7ac:	ldr	r3, [pc, #100]	; a818 <__cxa_finalize@plt+0x84cc>
    a7b0:	add	r0, pc, r0
    a7b4:	add	r1, pc, r1
    a7b8:	add	r3, pc, r3
    a7bc:	bl	19f8c <__cxa_finalize@plt+0x17c40>
    a7c0:	mvn	r0, #21
    a7c4:	b	a6a4 <__cxa_finalize@plt+0x8358>
    a7c8:	ldr	r0, [pc, #76]	; a81c <__cxa_finalize@plt+0x84d0>
    a7cc:	movw	r2, #2131	; 0x853
    a7d0:	ldr	r1, [pc, #72]	; a820 <__cxa_finalize@plt+0x84d4>
    a7d4:	ldr	r3, [pc, #72]	; a824 <__cxa_finalize@plt+0x84d8>
    a7d8:	add	r0, pc, r0
    a7dc:	add	r1, pc, r1
    a7e0:	add	r3, pc, r3
    a7e4:	bl	19f8c <__cxa_finalize@plt+0x17c40>
    a7e8:	mvn	r0, #9
    a7ec:	b	a6a4 <__cxa_finalize@plt+0x8358>
    a7f0:	andeq	r9, r2, r4, lsl #15
    a7f4:	andeq	r0, r0, ip, asr #4
    a7f8:	andeq	r4, r1, r0, asr #18
    a7fc:	andeq	r2, r1, r0, lsr #20
    a800:	andeq	r3, r1, r4, lsl r6
    a804:			; <UNDEFINED> instruction: 0x00011bb8
    a808:	strdeq	r2, [r1], -r8
    a80c:	andeq	r3, r1, ip, ror #11
    a810:	strdeq	r2, [r1], -r8
    a814:	ldrdeq	r2, [r1], -r0
    a818:	andeq	r3, r1, r4, asr #11
    a81c:	andeq	r2, r1, r8, asr #28
    a820:	andeq	r2, r1, r8, lsr #19
    a824:	muleq	r1, ip, r5
    a828:	cmp	r0, #0
    a82c:	movne	r2, #0
    a830:	movne	r3, #0
    a834:	strdne	r2, [r0, #96]	; 0x60
    a838:	bx	lr
    a83c:	push	{r3, r4, r5, lr}
    a840:	subs	r4, r0, #0
    a844:	mov	r5, r1
    a848:	beq	a860 <__cxa_finalize@plt+0x8514>
    a84c:	bl	7390 <__cxa_finalize@plt+0x5044>
    a850:	cmp	r0, #0
    a854:	bne	a888 <__cxa_finalize@plt+0x853c>
    a858:	str	r5, [r4, #176]	; 0xb0
    a85c:	pop	{r3, r4, r5, pc}
    a860:	ldr	r0, [pc, #72]	; a8b0 <__cxa_finalize@plt+0x8564>
    a864:	mov	r2, #2784	; 0xae0
    a868:	ldr	r1, [pc, #68]	; a8b4 <__cxa_finalize@plt+0x8568>
    a86c:	ldr	r3, [pc, #68]	; a8b8 <__cxa_finalize@plt+0x856c>
    a870:	add	r0, pc, r0
    a874:	add	r1, pc, r1
    a878:	add	r3, pc, r3
    a87c:	bl	19f8c <__cxa_finalize@plt+0x17c40>
    a880:	mvn	r0, #21
    a884:	pop	{r3, r4, r5, pc}
    a888:	ldr	r0, [pc, #44]	; a8bc <__cxa_finalize@plt+0x8570>
    a88c:	movw	r2, #2785	; 0xae1
    a890:	ldr	r1, [pc, #40]	; a8c0 <__cxa_finalize@plt+0x8574>
    a894:	ldr	r3, [pc, #40]	; a8c4 <__cxa_finalize@plt+0x8578>
    a898:	add	r0, pc, r0
    a89c:	add	r1, pc, r1
    a8a0:	add	r3, pc, r3
    a8a4:	bl	19f8c <__cxa_finalize@plt+0x17c40>
    a8a8:	mvn	r0, #9
    a8ac:	pop	{r3, r4, r5, pc}
    a8b0:	ldrdeq	r1, [r1], -r0
    a8b4:	andeq	r2, r1, r0, lsl r9
    a8b8:	andeq	r3, r1, r4, asr #6
    a8bc:	andeq	r2, r1, r8, lsl #27
    a8c0:	andeq	r2, r1, r8, ror #17
    a8c4:	andeq	r3, r1, ip, lsl r3
    a8c8:	cmp	r0, #0
    a8cc:	push	{r3, lr}
    a8d0:	beq	a908 <__cxa_finalize@plt+0x85bc>
    a8d4:	orrs	r0, r2, r3
    a8d8:	beq	a928 <__cxa_finalize@plt+0x85dc>
    a8dc:	ldrd	r0, [sp, #8]
    a8e0:	cmp	r3, r1
    a8e4:	cmpeq	r2, r0
    a8e8:	beq	a900 <__cxa_finalize@plt+0x85b4>
    a8ec:	bcc	a8f8 <__cxa_finalize@plt+0x85ac>
    a8f0:	mov	r0, #2
    a8f4:	pop	{r3, pc}
    a8f8:	mov	r0, #1
    a8fc:	pop	{r3, pc}
    a900:	mov	r0, #0
    a904:	pop	{r3, pc}
    a908:	ldr	r0, [pc, #56]	; a948 <__cxa_finalize@plt+0x85fc>
    a90c:	mov	r2, #1888	; 0x760
    a910:	ldr	r1, [pc, #52]	; a94c <__cxa_finalize@plt+0x8600>
    a914:	ldr	r3, [pc, #52]	; a950 <__cxa_finalize@plt+0x8604>
    a918:	add	r0, pc, r0
    a91c:	add	r1, pc, r1
    a920:	add	r3, pc, r3
    a924:	bl	19c9c <__cxa_finalize@plt+0x17950>
    a928:	ldr	r0, [pc, #36]	; a954 <__cxa_finalize@plt+0x8608>
    a92c:	movw	r2, #1889	; 0x761
    a930:	ldr	r1, [pc, #32]	; a958 <__cxa_finalize@plt+0x860c>
    a934:	ldr	r3, [pc, #32]	; a95c <__cxa_finalize@plt+0x8610>
    a938:	add	r0, pc, r0
    a93c:	add	r1, pc, r1
    a940:	add	r3, pc, r3
    a944:	bl	19c9c <__cxa_finalize@plt+0x17950>
    a948:	muleq	r1, r4, fp
    a94c:	muleq	r1, ip, r5
    a950:	andeq	r4, r1, r8, lsl #2
    a954:	muleq	r1, ip, r5
    a958:	andeq	r3, r1, ip, ror r5
    a95c:	andeq	r4, r1, r8, ror #1
    a960:	push	{r3, r4, r5, lr}
    a964:	subs	r4, r0, #0
    a968:	beq	a9f0 <__cxa_finalize@plt+0x86a4>
    a96c:	ldrb	r3, [r4, #16]
    a970:	tst	r3, #1
    a974:	beq	a9d8 <__cxa_finalize@plt+0x868c>
    a978:	ldr	r1, [r4]
    a97c:	cmp	r1, #0
    a980:	blt	a9e8 <__cxa_finalize@plt+0x869c>
    a984:	ldr	r3, [r4, #160]	; 0xa0
    a988:	cmp	r3, #0
    a98c:	beq	a9e8 <__cxa_finalize@plt+0x869c>
    a990:	ldr	r0, [r4, #272]	; 0x110
    a994:	bl	102bc <__cxa_finalize@plt+0xdf70>
    a998:	cmp	r0, #0
    a99c:	bne	a9e0 <__cxa_finalize@plt+0x8694>
    a9a0:	ldr	r3, [r4, #160]	; 0xa0
    a9a4:	ldrb	r5, [r3, #16]
    a9a8:	cmp	r5, #0
    a9ac:	beq	a9c0 <__cxa_finalize@plt+0x8674>
    a9b0:	cmp	r5, #1
    a9b4:	moveq	r0, #0
    a9b8:	mvnne	r0, #21
    a9bc:	pop	{r3, r4, r5, pc}
    a9c0:	mov	r2, #1
    a9c4:	strb	r2, [r3, #16]
    a9c8:	ldr	r0, [r4]
    a9cc:	bl	1e90 <fsync@plt>
    a9d0:	mov	r0, r5
    a9d4:	pop	{r3, r4, r5, pc}
    a9d8:	mvn	r0, #0
    a9dc:	pop	{r3, r4, r5, pc}
    a9e0:	mvn	r0, #4
    a9e4:	pop	{r3, r4, r5, pc}
    a9e8:	mvn	r0, #21
    a9ec:	pop	{r3, r4, r5, pc}
    a9f0:	ldr	r0, [pc, #24]	; aa10 <__cxa_finalize@plt+0x86c4>
    a9f4:	mov	r2, #79	; 0x4f
    a9f8:	ldr	r1, [pc, #20]	; aa14 <__cxa_finalize@plt+0x86c8>
    a9fc:	ldr	r3, [pc, #20]	; aa18 <__cxa_finalize@plt+0x86cc>
    aa00:	add	r0, pc, r0
    aa04:	add	r1, pc, r1
    aa08:	add	r3, pc, r3
    aa0c:	bl	19c9c <__cxa_finalize@plt+0x17950>
    aa10:	andeq	r5, r1, ip, lsr #21
    aa14:			; <UNDEFINED> instruction: 0x000134b4
    aa18:	andeq	r4, r1, r4, lsr r0
    aa1c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    aa20:	sub	sp, sp, #20
    aa24:	mov	sl, r2
    aa28:	mov	fp, r3
    aa2c:	ldrd	r2, [sp, #72]	; 0x48
    aa30:	subs	r9, r1, #0
    aa34:	mov	r8, r0
    aa38:	ldrd	r4, [sp, #56]	; 0x38
    aa3c:	ldrd	r6, [sp, #64]	; 0x40
    aa40:	strd	r2, [sp]
    aa44:	ldrd	r2, [sp, #80]	; 0x50
    aa48:	strd	r2, [sp, #8]
    aa4c:	beq	aa80 <__cxa_finalize@plt+0x8734>
    aa50:	ldrd	r2, [r9]
    aa54:	cmp	fp, r3
    aa58:	cmpeq	sl, r2
    aa5c:	bne	aae8 <__cxa_finalize@plt+0x879c>
    aa60:	ldrd	r2, [sp]
    aa64:	strd	r4, [r9, #8]
    aa68:	strd	r6, [r9, #16]
    aa6c:	strd	r2, [r9, #24]
    aa70:	ldrd	r2, [sp, #8]
    aa74:	strd	r2, [r9, #32]
    aa78:	add	sp, sp, #20
    aa7c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    aa80:	cmp	r5, fp
    aa84:	cmpeq	r4, sl
    aa88:	beq	aa78 <__cxa_finalize@plt+0x872c>
    aa8c:	bl	18c60 <__cxa_finalize@plt+0x16914>
    aa90:	cmp	r0, #19
    aa94:	bls	aad4 <__cxa_finalize@plt+0x8788>
    aa98:	mov	r0, r8
    aa9c:	bl	18be4 <__cxa_finalize@plt+0x16898>
    aaa0:	subs	r9, r0, #0
    aaa4:	beq	ab08 <__cxa_finalize@plt+0x87bc>
    aaa8:	strd	sl, [r9]
    aaac:	mov	r0, r8
    aab0:	mov	r1, r9
    aab4:	mov	r2, r9
    aab8:	bl	188ac <__cxa_finalize@plt+0x16560>
    aabc:	cmp	r0, #0
    aac0:	bge	aa60 <__cxa_finalize@plt+0x8714>
    aac4:	mov	r0, r9
    aac8:	add	sp, sp, #20
    aacc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    aad0:	b	1f20 <free@plt>
    aad4:	mov	r0, #40	; 0x28
    aad8:	bl	2130 <malloc@plt>
    aadc:	subs	r9, r0, #0
    aae0:	bne	aaa8 <__cxa_finalize@plt+0x875c>
    aae4:	b	aa78 <__cxa_finalize@plt+0x872c>
    aae8:	ldr	r0, [pc, #56]	; ab28 <__cxa_finalize@plt+0x87dc>
    aaec:	movw	r2, #1503	; 0x5df
    aaf0:	ldr	r1, [pc, #52]	; ab2c <__cxa_finalize@plt+0x87e0>
    aaf4:	ldr	r3, [pc, #52]	; ab30 <__cxa_finalize@plt+0x87e4>
    aaf8:	add	r0, pc, r0
    aafc:	add	r1, pc, r1
    ab00:	add	r3, pc, r3
    ab04:	bl	19c9c <__cxa_finalize@plt+0x17950>
    ab08:	ldr	r0, [pc, #36]	; ab34 <__cxa_finalize@plt+0x87e8>
    ab0c:	movw	r2, #1489	; 0x5d1
    ab10:	ldr	r1, [pc, #32]	; ab38 <__cxa_finalize@plt+0x87ec>
    ab14:	ldr	r3, [pc, #32]	; ab3c <__cxa_finalize@plt+0x87f0>
    ab18:	add	r0, pc, r0
    ab1c:	add	r1, pc, r1
    ab20:	add	r3, pc, r3
    ab24:	bl	19c9c <__cxa_finalize@plt+0x17950>
    ab28:	andeq	r3, r1, r8, ror #7
    ab2c:			; <UNDEFINED> instruction: 0x000133bc
    ab30:	andeq	r3, r1, r4, asr #29
    ab34:	andeq	r3, r1, r4, asr #7
    ab38:	muleq	r1, ip, r3
    ab3c:	andeq	r3, r1, r4, lsr #29
    ab40:	push	{r3, r4, r5, lr}
    ab44:	subs	r4, r0, #0
    ab48:	beq	abe0 <__cxa_finalize@plt+0x8894>
    ab4c:	ldrb	r3, [r4, #16]
    ab50:	tst	r3, #1
    ab54:	beq	abc8 <__cxa_finalize@plt+0x887c>
    ab58:	ldr	r0, [r4]
    ab5c:	cmp	r0, #0
    ab60:	blt	abd8 <__cxa_finalize@plt+0x888c>
    ab64:	ldr	r3, [r4, #160]	; 0xa0
    ab68:	cmp	r3, #0
    ab6c:	beq	abd8 <__cxa_finalize@plt+0x888c>
    ab70:	ldrb	r3, [r3, #16]
    ab74:	cmp	r3, #1
    ab78:	beq	ab84 <__cxa_finalize@plt+0x8838>
    ab7c:	mov	r0, #0
    ab80:	pop	{r3, r4, r5, pc}
    ab84:	bl	1e90 <fsync@plt>
    ab88:	ldr	r0, [r4, #272]	; 0x110
    ab8c:	ldr	r1, [r4]
    ab90:	bl	102bc <__cxa_finalize@plt+0xdf70>
    ab94:	cmp	r0, #0
    ab98:	bne	abd0 <__cxa_finalize@plt+0x8884>
    ab9c:	ldr	r3, [r4, #160]	; 0xa0
    aba0:	strb	r0, [r3, #16]
    aba4:	ldr	r0, [r4, #272]	; 0x110
    aba8:	ldr	r1, [r4]
    abac:	bl	102bc <__cxa_finalize@plt+0xdf70>
    abb0:	subs	r5, r0, #0
    abb4:	bne	abd0 <__cxa_finalize@plt+0x8884>
    abb8:	ldr	r0, [r4]
    abbc:	bl	1e90 <fsync@plt>
    abc0:	mov	r0, r5
    abc4:	pop	{r3, r4, r5, pc}
    abc8:	mvn	r0, #0
    abcc:	pop	{r3, r4, r5, pc}
    abd0:	mvn	r0, #4
    abd4:	pop	{r3, r4, r5, pc}
    abd8:	mvn	r0, #21
    abdc:	pop	{r3, r4, r5, pc}
    abe0:	ldr	r0, [pc, #24]	; ac00 <__cxa_finalize@plt+0x88b4>
    abe4:	mov	r2, #105	; 0x69
    abe8:	ldr	r1, [pc, #20]	; ac04 <__cxa_finalize@plt+0x88b8>
    abec:	ldr	r3, [pc, #20]	; ac08 <__cxa_finalize@plt+0x88bc>
    abf0:	add	r0, pc, r0
    abf4:	add	r1, pc, r1
    abf8:	add	r3, pc, r3
    abfc:	bl	19c9c <__cxa_finalize@plt+0x17950>
    ac00:			; <UNDEFINED> instruction: 0x000158bc
    ac04:	andeq	r3, r1, r4, asr #5
    ac08:	andeq	r3, r1, ip, asr #30
    ac0c:	push	{r3, r4, r5, lr}
    ac10:	subs	r4, r0, #0
    ac14:	popeq	{r3, r4, r5, pc}
    ac18:	ldrb	r3, [r4, #16]
    ac1c:	tst	r3, #8
    ac20:	bne	ace4 <__cxa_finalize@plt+0x8998>
    ac24:	mov	r0, r4
    ac28:	bl	ab40 <__cxa_finalize@plt+0x87f4>
    ac2c:	ldr	r0, [r4, #272]	; 0x110
    ac30:	cmp	r0, #0
    ac34:	beq	ac48 <__cxa_finalize@plt+0x88fc>
    ac38:	ldr	r1, [r4]
    ac3c:	cmp	r1, #0
    ac40:	blt	ac60 <__cxa_finalize@plt+0x8914>
    ac44:	bl	10348 <__cxa_finalize@plt+0xdffc>
    ac48:	ldr	r1, [r4]
    ac4c:	cmp	r1, #0
    ac50:	blt	ac60 <__cxa_finalize@plt+0x8914>
    ac54:	ldrb	r3, [r4, #16]
    ac58:	tst	r3, #16
    ac5c:	bne	ad08 <__cxa_finalize@plt+0x89bc>
    ac60:	mov	r0, r1
    ac64:	bl	13248 <__cxa_finalize@plt+0x10efc>
    ac68:	ldr	r0, [r4, #40]	; 0x28
    ac6c:	bl	1f20 <free@plt>
    ac70:	ldr	r0, [r4, #272]	; 0x110
    ac74:	cmp	r0, #0
    ac78:	beq	ac80 <__cxa_finalize@plt+0x8934>
    ac7c:	bl	f954 <__cxa_finalize@plt+0xd608>
    ac80:	ldr	r0, [r4, #276]	; 0x114
    ac84:	bl	18890 <__cxa_finalize@plt+0x16544>
    ac88:	ldr	r0, [r4, #280]	; 0x118
    ac8c:	bl	1f20 <free@plt>
    ac90:	ldr	r5, [r4, #296]	; 0x128
    ac94:	cmp	r5, #0
    ac98:	beq	acf4 <__cxa_finalize@plt+0x89a8>
    ac9c:	bl	13074 <__cxa_finalize@plt+0x10d28>
    aca0:	ldr	r2, [r4, #300]	; 0x12c
    aca4:	sub	r2, r2, #1
    aca8:	mov	r3, r0
    acac:	rsb	r1, r0, #0
    acb0:	add	r3, r2, r3
    acb4:	mov	r0, r5
    acb8:	and	r1, r1, r3
    acbc:	bl	2250 <munmap@plt>
    acc0:	ldr	r0, [r4, #328]	; 0x148
    acc4:	bl	1f20 <free@plt>
    acc8:	ldr	r0, [r4, #288]	; 0x120
    accc:	cmp	r0, #0
    acd0:	beq	acd8 <__cxa_finalize@plt+0x898c>
    acd4:	bl	2124 <gcry_md_close@plt>
    acd8:	mov	r0, r4
    acdc:	pop	{r3, r4, r5, lr}
    ace0:	b	1f20 <free@plt>
    ace4:	tst	r3, #1
    ace8:	beq	ac24 <__cxa_finalize@plt+0x88d8>
    acec:	bl	119e4 <__cxa_finalize@plt+0xf698>
    acf0:	b	ac24 <__cxa_finalize@plt+0x88d8>
    acf4:	ldr	r0, [r4, #320]	; 0x140
    acf8:	cmp	r0, #0
    acfc:	beq	acc0 <__cxa_finalize@plt+0x8974>
    ad00:	bl	1f20 <free@plt>
    ad04:	b	acc0 <__cxa_finalize@plt+0x8974>
    ad08:	mov	r0, r1
    ad0c:	mov	r2, #8388608	; 0x800000
    ad10:	mov	r1, #0
    ad14:	bl	15c2c <__cxa_finalize@plt+0x138e0>
    ad18:	ldr	r0, [r4]
    ad1c:	bl	12870 <__cxa_finalize@plt+0x10524>
    ad20:	ldr	r1, [r4]
    ad24:	b	ac60 <__cxa_finalize@plt+0x8914>
    ad28:	push	{r4, lr}
    ad2c:	subs	r4, r0, #0
    ad30:	beq	adac <__cxa_finalize@plt+0x8a60>
    ad34:	ldr	r1, [r4]
    ad38:	cmp	r1, #0
    ad3c:	blt	ad8c <__cxa_finalize@plt+0x8a40>
    ad40:	mov	r0, #3
    ad44:	add	r2, r4, #48	; 0x30
    ad48:	bl	1ecc <__fxstat64@plt>
    ad4c:	cmp	r0, #0
    ad50:	blt	ad78 <__cxa_finalize@plt+0x8a2c>
    ad54:	mov	r0, #1
    ad58:	bl	16638 <__cxa_finalize@plt+0x142ec>
    ad5c:	ldr	r3, [r4, #68]	; 0x44
    ad60:	cmp	r3, #0
    ad64:	movne	r3, #0
    ad68:	mvneq	r3, #42	; 0x2a
    ad6c:	strd	r0, [r4, #152]	; 0x98
    ad70:	mov	r0, r3
    ad74:	pop	{r4, pc}
    ad78:	bl	2334 <__errno_location@plt>
    ad7c:	ldr	r3, [r0]
    ad80:	rsb	r3, r3, #0
    ad84:	mov	r0, r3
    ad88:	pop	{r4, pc}
    ad8c:	ldr	r0, [pc, #56]	; adcc <__cxa_finalize@plt+0x8a80>
    ad90:	movw	r2, #342	; 0x156
    ad94:	ldr	r1, [pc, #52]	; add0 <__cxa_finalize@plt+0x8a84>
    ad98:	ldr	r3, [pc, #52]	; add4 <__cxa_finalize@plt+0x8a88>
    ad9c:	add	r0, pc, r0
    ada0:	add	r1, pc, r1
    ada4:	add	r3, pc, r3
    ada8:	bl	19c9c <__cxa_finalize@plt+0x17950>
    adac:	ldr	r0, [pc, #36]	; add8 <__cxa_finalize@plt+0x8a8c>
    adb0:	movw	r2, #341	; 0x155
    adb4:	ldr	r1, [pc, #32]	; addc <__cxa_finalize@plt+0x8a90>
    adb8:	ldr	r3, [pc, #32]	; ade0 <__cxa_finalize@plt+0x8a94>
    adbc:	add	r0, pc, r0
    adc0:	add	r1, pc, r1
    adc4:	add	r3, pc, r3
    adc8:	bl	19c9c <__cxa_finalize@plt+0x17950>
    adcc:	andeq	r3, r1, r8, asr r1
    add0:	andeq	r3, r1, r8, lsl r1
    add4:	strdeq	r3, [r1], -r0
    add8:	strdeq	r5, [r1], -r0
    addc:	strdeq	r3, [r1], -r8
    ade0:	ldrdeq	r3, [r1], -r0
    ade4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    ade8:	subs	sl, r0, #0
    adec:	sub	sp, sp, #36	; 0x24
    adf0:	mov	r6, r1
    adf4:	mov	fp, r2
    adf8:	ldrd	r4, [sp, #80]	; 0x50
    adfc:	ldr	r7, [sp, #88]	; 0x58
    ae00:	beq	aec0 <__cxa_finalize@plt+0x8b74>
    ae04:	cmp	r7, #0
    ae08:	beq	aea0 <__cxa_finalize@plt+0x8b54>
    ae0c:	orrs	r2, r4, r5
    ae10:	beq	ae98 <__cxa_finalize@plt+0x8b4c>
    ae14:	ldrd	r8, [sp, #72]	; 0x48
    ae18:	ldrd	r2, [sl, #96]	; 0x60
    ae1c:	adds	r8, r8, r4
    ae20:	adc	r9, r9, r5
    ae24:	cmp	r9, r3
    ae28:	cmpeq	r8, r2
    ae2c:	bhi	ae74 <__cxa_finalize@plt+0x8b28>
    ae30:	sub	r3, r6, #1
    ae34:	ldrd	r8, [sp, #72]	; 0x48
    ae38:	cmp	r3, #6
    ae3c:	ldr	r0, [sl, #272]	; 0x110
    ae40:	ldr	r1, [sl]
    ae44:	add	lr, sl, #48	; 0x30
    ae48:	ldr	r2, [sl, #12]
    ae4c:	movls	r3, r6
    ae50:	movhi	r3, #0
    ae54:	str	lr, [sp, #20]
    ae58:	str	fp, [sp]
    ae5c:	strd	r8, [sp, #8]
    ae60:	str	r4, [sp, #16]
    ae64:	str	r7, [sp, #24]
    ae68:	bl	faac <__cxa_finalize@plt+0xd760>
    ae6c:	add	sp, sp, #36	; 0x24
    ae70:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ae74:	bl	ad28 <__cxa_finalize@plt+0x89dc>
    ae78:	cmp	r0, #0
    ae7c:	blt	ae6c <__cxa_finalize@plt+0x8b20>
    ae80:	ldrd	r0, [sl, #96]	; 0x60
    ae84:	cmp	r9, r1
    ae88:	cmpeq	r8, r0
    ae8c:	bls	ae30 <__cxa_finalize@plt+0x8ae4>
    ae90:	mvn	r0, #98	; 0x62
    ae94:	b	ae6c <__cxa_finalize@plt+0x8b20>
    ae98:	mvn	r0, #21
    ae9c:	b	ae6c <__cxa_finalize@plt+0x8b20>
    aea0:	ldr	r0, [pc, #56]	; aee0 <__cxa_finalize@plt+0x8b94>
    aea4:	movw	r2, #442	; 0x1ba
    aea8:	ldr	r1, [pc, #52]	; aee4 <__cxa_finalize@plt+0x8b98>
    aeac:	ldr	r3, [pc, #52]	; aee8 <__cxa_finalize@plt+0x8b9c>
    aeb0:	add	r0, pc, r0
    aeb4:	add	r1, pc, r1
    aeb8:	add	r3, pc, r3
    aebc:	bl	19c9c <__cxa_finalize@plt+0x17950>
    aec0:	ldr	r0, [pc, #36]	; aeec <__cxa_finalize@plt+0x8ba0>
    aec4:	movw	r2, #441	; 0x1b9
    aec8:	ldr	r1, [pc, #32]	; aef0 <__cxa_finalize@plt+0x8ba4>
    aecc:	ldr	r3, [pc, #32]	; aef4 <__cxa_finalize@plt+0x8ba8>
    aed0:	add	r0, pc, r0
    aed4:	add	r1, pc, r1
    aed8:	add	r3, pc, r3
    aedc:	bl	19c9c <__cxa_finalize@plt+0x17950>
    aee0:			; <UNDEFINED> instruction: 0x000123bc
    aee4:	andeq	r3, r1, r4
    aee8:	andeq	r3, r1, r4, lsl sp
    aeec:	ldrdeq	r5, [r1], -ip
    aef0:	andeq	r2, r1, r4, ror #31
    aef4:	strdeq	r3, [r1], -r4
    aef8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    aefc:	mov	r7, r3
    af00:	ldr	r4, [pc, #396]	; b094 <__cxa_finalize@plt+0x8d48>
    af04:	sub	sp, sp, #44	; 0x2c
    af08:	ldr	ip, [pc, #392]	; b098 <__cxa_finalize@plt+0x8d4c>
    af0c:	subs	r9, r0, #0
    af10:	add	r4, pc, r4
    af14:	mov	r6, r2
    af18:	mov	sl, r1
    af1c:	ldr	r8, [sp, #80]	; 0x50
    af20:	ldr	ip, [r4, ip]
    af24:	mov	r3, r4
    af28:	ldr	r3, [ip]
    af2c:	str	ip, [sp, #28]
    af30:	str	r3, [sp, #36]	; 0x24
    af34:	beq	b074 <__cxa_finalize@plt+0x8d28>
    af38:	cmp	r8, #0
    af3c:	beq	b054 <__cxa_finalize@plt+0x8d08>
    af40:	mov	r2, #7
    af44:	mov	r3, #0
    af48:	and	r2, r2, r6
    af4c:	and	r3, r3, r7
    af50:	orrs	ip, r2, r3
    af54:	bne	b048 <__cxa_finalize@plt+0x8cfc>
    af58:	mov	r2, #16
    af5c:	mov	r3, #0
    af60:	strd	r6, [sp]
    af64:	add	fp, sp, #32
    af68:	strd	r2, [sp, #8]
    af6c:	mov	r2, #0
    af70:	str	fp, [sp, #16]
    af74:	bl	ade4 <__cxa_finalize@plt+0x8a98>
    af78:	cmp	r0, #0
    af7c:	blt	afd0 <__cxa_finalize@plt+0x8c84>
    af80:	ldr	r1, [sp, #32]
    af84:	ldr	r4, [r1, #8]
    af88:	ldr	r5, [r1, #12]
    af8c:	cmp	r5, #0
    af90:	cmpeq	r4, #15
    af94:	bls	b014 <__cxa_finalize@plt+0x8cc8>
    af98:	ldrb	r0, [r1]
    af9c:	cmp	r0, #0
    afa0:	beq	b014 <__cxa_finalize@plt+0x8cc8>
    afa4:	cmp	r0, #7
    afa8:	bls	afec <__cxa_finalize@plt+0x8ca0>
    afac:	cmp	sl, #0
    afb0:	beq	afbc <__cxa_finalize@plt+0x8c70>
    afb4:	cmp	r0, sl
    afb8:	bne	b014 <__cxa_finalize@plt+0x8cc8>
    afbc:	cmp	r5, #0
    afc0:	cmpeq	r4, #16
    afc4:	bne	b01c <__cxa_finalize@plt+0x8cd0>
    afc8:	mov	r0, #0
    afcc:	str	r1, [r8]
    afd0:	ldr	ip, [sp, #28]
    afd4:	ldr	r2, [sp, #36]	; 0x24
    afd8:	ldr	r3, [ip]
    afdc:	cmp	r2, r3
    afe0:	bne	b050 <__cxa_finalize@plt+0x8d04>
    afe4:	add	sp, sp, #44	; 0x2c
    afe8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    afec:	ldr	r2, [pc, #168]	; b09c <__cxa_finalize@plt+0x8d50>
    aff0:	lsl	r3, r0, #3
    aff4:	add	r2, pc, r2
    aff8:	add	r2, r2, r3
    affc:	ldrd	r2, [r2]
    b000:	orrs	ip, r2, r3
    b004:	beq	afac <__cxa_finalize@plt+0x8c60>
    b008:	cmp	r5, r3
    b00c:	cmpeq	r4, r2
    b010:	bcs	afac <__cxa_finalize@plt+0x8c60>
    b014:	mvn	r0, #73	; 0x49
    b018:	b	afd0 <__cxa_finalize@plt+0x8c84>
    b01c:	strd	r6, [sp]
    b020:	mov	r0, r9
    b024:	strd	r4, [sp, #8]
    b028:	mov	r1, sl
    b02c:	str	fp, [sp, #16]
    b030:	mov	r2, #0
    b034:	bl	ade4 <__cxa_finalize@plt+0x8a98>
    b038:	cmp	r0, #0
    b03c:	blt	afd0 <__cxa_finalize@plt+0x8c84>
    b040:	ldr	r1, [sp, #32]
    b044:	b	afc8 <__cxa_finalize@plt+0x8c7c>
    b048:	mvn	r0, #13
    b04c:	b	afd0 <__cxa_finalize@plt+0x8c84>
    b050:	bl	2154 <__stack_chk_fail@plt>
    b054:	ldr	r0, [pc, #68]	; b0a0 <__cxa_finalize@plt+0x8d54>
    b058:	mov	r2, #488	; 0x1e8
    b05c:	ldr	r1, [pc, #64]	; b0a4 <__cxa_finalize@plt+0x8d58>
    b060:	ldr	r3, [pc, #64]	; b0a8 <__cxa_finalize@plt+0x8d5c>
    b064:	add	r0, pc, r0
    b068:	add	r1, pc, r1
    b06c:	add	r3, pc, r3
    b070:	bl	19c9c <__cxa_finalize@plt+0x17950>
    b074:	ldr	r0, [pc, #48]	; b0ac <__cxa_finalize@plt+0x8d60>
    b078:	movw	r2, #487	; 0x1e7
    b07c:	ldr	r1, [pc, #44]	; b0b0 <__cxa_finalize@plt+0x8d64>
    b080:	ldr	r3, [pc, #44]	; b0b4 <__cxa_finalize@plt+0x8d68>
    b084:	add	r0, pc, r0
    b088:	add	r1, pc, r1
    b08c:	add	r3, pc, r3
    b090:	bl	19c9c <__cxa_finalize@plt+0x17950>
    b094:	andeq	r8, r2, r4, ror lr
    b098:	andeq	r0, r0, ip, asr #4
    b09c:	andeq	r3, r1, ip, lsl #26
    b0a0:	andeq	r2, r1, r8, lsl #4
    b0a4:	andeq	r2, r1, r0, asr lr
    b0a8:	andeq	r3, r1, r8, lsl #18
    b0ac:	andeq	r5, r1, r8, lsr #8
    b0b0:	andeq	r2, r1, r0, lsr lr
    b0b4:	andeq	r3, r1, r8, ror #17
    b0b8:	ldr	r1, [pc, #204]	; b18c <__cxa_finalize@plt+0x8e40>
    b0bc:	cmp	r0, #0
    b0c0:	ldr	ip, [pc, #200]	; b190 <__cxa_finalize@plt+0x8e44>
    b0c4:	add	r1, pc, r1
    b0c8:	push	{r4, r5, r6, r7, lr}
    b0cc:	sub	sp, sp, #20
    b0d0:	ldr	r6, [r1, ip]
    b0d4:	mov	r4, r2
    b0d8:	mov	r5, r3
    b0dc:	ldr	r1, [r6]
    b0e0:	str	r1, [sp, #12]
    b0e4:	beq	b16c <__cxa_finalize@plt+0x8e20>
    b0e8:	orrs	r1, r4, r5
    b0ec:	beq	b14c <__cxa_finalize@plt+0x8e00>
    b0f0:	add	ip, sp, #8
    b0f4:	mov	r1, #3
    b0f8:	str	ip, [sp]
    b0fc:	bl	aef8 <__cxa_finalize@plt+0x8bac>
    b100:	cmp	r0, #0
    b104:	blt	b130 <__cxa_finalize@plt+0x8de4>
    b108:	ldr	r1, [sp, #8]
    b10c:	ldr	r2, [r1, #16]
    b110:	ldr	r3, [r1, #20]
    b114:	ldrd	r0, [sp, #40]	; 0x28
    b118:	cmp	r3, r1
    b11c:	cmpeq	r2, r0
    b120:	moveq	r0, #0
    b124:	beq	b130 <__cxa_finalize@plt+0x8de4>
    b128:	movcc	r0, #1
    b12c:	movcs	r0, #2
    b130:	ldr	r2, [sp, #12]
    b134:	ldr	r3, [r6]
    b138:	cmp	r2, r3
    b13c:	bne	b148 <__cxa_finalize@plt+0x8dfc>
    b140:	add	sp, sp, #20
    b144:	pop	{r4, r5, r6, r7, pc}
    b148:	bl	2154 <__stack_chk_fail@plt>
    b14c:	ldr	r0, [pc, #64]	; b194 <__cxa_finalize@plt+0x8e48>
    b150:	mov	r2, #1904	; 0x770
    b154:	ldr	r1, [pc, #60]	; b198 <__cxa_finalize@plt+0x8e4c>
    b158:	ldr	r3, [pc, #60]	; b19c <__cxa_finalize@plt+0x8e50>
    b15c:	add	r0, pc, r0
    b160:	add	r1, pc, r1
    b164:	add	r3, pc, r3
    b168:	bl	19c9c <__cxa_finalize@plt+0x17950>
    b16c:	ldr	r0, [pc, #44]	; b1a0 <__cxa_finalize@plt+0x8e54>
    b170:	movw	r2, #1903	; 0x76f
    b174:	ldr	r1, [pc, #40]	; b1a4 <__cxa_finalize@plt+0x8e58>
    b178:	ldr	r3, [pc, #40]	; b1a8 <__cxa_finalize@plt+0x8e5c>
    b17c:	add	r0, pc, r0
    b180:	add	r1, pc, r1
    b184:	add	r3, pc, r3
    b188:	bl	19c9c <__cxa_finalize@plt+0x17950>
    b18c:	andeq	r8, r2, r0, asr #25
    b190:	andeq	r0, r0, ip, asr #4
    b194:	andeq	r2, r1, r8, ror sp
    b198:	andeq	r2, r1, r8, asr sp
    b19c:	andeq	r3, r1, r8, asr #22
    b1a0:	andeq	r5, r1, r0, lsr r3
    b1a4:	andeq	r2, r1, r8, lsr sp
    b1a8:	andeq	r3, r1, r8, lsr #22
    b1ac:	ldr	r1, [pc, #204]	; b280 <__cxa_finalize@plt+0x8f34>
    b1b0:	cmp	r0, #0
    b1b4:	ldr	ip, [pc, #200]	; b284 <__cxa_finalize@plt+0x8f38>
    b1b8:	add	r1, pc, r1
    b1bc:	push	{r4, r5, r6, r7, lr}
    b1c0:	sub	sp, sp, #20
    b1c4:	ldr	r6, [r1, ip]
    b1c8:	mov	r4, r2
    b1cc:	mov	r5, r3
    b1d0:	ldr	r1, [r6]
    b1d4:	str	r1, [sp, #12]
    b1d8:	beq	b260 <__cxa_finalize@plt+0x8f14>
    b1dc:	orrs	r1, r4, r5
    b1e0:	beq	b240 <__cxa_finalize@plt+0x8ef4>
    b1e4:	add	ip, sp, #8
    b1e8:	mov	r1, #3
    b1ec:	str	ip, [sp]
    b1f0:	bl	aef8 <__cxa_finalize@plt+0x8bac>
    b1f4:	cmp	r0, #0
    b1f8:	blt	b224 <__cxa_finalize@plt+0x8ed8>
    b1fc:	ldr	r1, [sp, #8]
    b200:	ldr	r2, [r1, #24]
    b204:	ldr	r3, [r1, #28]
    b208:	ldrd	r0, [sp, #40]	; 0x28
    b20c:	cmp	r3, r1
    b210:	cmpeq	r2, r0
    b214:	moveq	r0, #0
    b218:	beq	b224 <__cxa_finalize@plt+0x8ed8>
    b21c:	movcc	r0, #1
    b220:	movcs	r0, #2
    b224:	ldr	r2, [sp, #12]
    b228:	ldr	r3, [r6]
    b22c:	cmp	r2, r3
    b230:	bne	b23c <__cxa_finalize@plt+0x8ef0>
    b234:	add	sp, sp, #20
    b238:	pop	{r4, r5, r6, r7, pc}
    b23c:	bl	2154 <__stack_chk_fail@plt>
    b240:	ldr	r0, [pc, #64]	; b288 <__cxa_finalize@plt+0x8f3c>
    b244:	movw	r2, #1939	; 0x793
    b248:	ldr	r1, [pc, #60]	; b28c <__cxa_finalize@plt+0x8f40>
    b24c:	ldr	r3, [pc, #60]	; b290 <__cxa_finalize@plt+0x8f44>
    b250:	add	r0, pc, r0
    b254:	add	r1, pc, r1
    b258:	add	r3, pc, r3
    b25c:	bl	19c9c <__cxa_finalize@plt+0x17950>
    b260:	ldr	r0, [pc, #44]	; b294 <__cxa_finalize@plt+0x8f48>
    b264:	movw	r2, #1938	; 0x792
    b268:	ldr	r1, [pc, #40]	; b298 <__cxa_finalize@plt+0x8f4c>
    b26c:	ldr	r3, [pc, #40]	; b29c <__cxa_finalize@plt+0x8f50>
    b270:	add	r0, pc, r0
    b274:	add	r1, pc, r1
    b278:	add	r3, pc, r3
    b27c:	bl	19c9c <__cxa_finalize@plt+0x17950>
    b280:	andeq	r8, r2, ip, asr #23
    b284:	andeq	r0, r0, ip, asr #4
    b288:	andeq	r2, r1, r4, lsl #25
    b28c:	andeq	r2, r1, r4, ror #24
    b290:	andeq	r3, r1, r8, lsl #18
    b294:	andeq	r5, r1, ip, lsr r2
    b298:	andeq	r2, r1, r4, asr #24
    b29c:	andeq	r3, r1, r8, ror #17
    b2a0:	ldr	r1, [pc, #204]	; b374 <__cxa_finalize@plt+0x9028>
    b2a4:	cmp	r0, #0
    b2a8:	ldr	ip, [pc, #200]	; b378 <__cxa_finalize@plt+0x902c>
    b2ac:	add	r1, pc, r1
    b2b0:	push	{r4, r5, r6, r7, lr}
    b2b4:	sub	sp, sp, #20
    b2b8:	ldr	r6, [r1, ip]
    b2bc:	mov	r4, r2
    b2c0:	mov	r5, r3
    b2c4:	ldr	r1, [r6]
    b2c8:	str	r1, [sp, #12]
    b2cc:	beq	b354 <__cxa_finalize@plt+0x9008>
    b2d0:	orrs	r1, r4, r5
    b2d4:	beq	b334 <__cxa_finalize@plt+0x8fe8>
    b2d8:	add	ip, sp, #8
    b2dc:	mov	r1, #3
    b2e0:	str	ip, [sp]
    b2e4:	bl	aef8 <__cxa_finalize@plt+0x8bac>
    b2e8:	cmp	r0, #0
    b2ec:	blt	b318 <__cxa_finalize@plt+0x8fcc>
    b2f0:	ldr	r1, [sp, #8]
    b2f4:	ldr	r2, [r1, #32]
    b2f8:	ldr	r3, [r1, #36]	; 0x24
    b2fc:	ldrd	r0, [sp, #40]	; 0x28
    b300:	cmp	r3, r1
    b304:	cmpeq	r2, r0
    b308:	moveq	r0, #0
    b30c:	beq	b318 <__cxa_finalize@plt+0x8fcc>
    b310:	movcc	r0, #1
    b314:	movcs	r0, #2
    b318:	ldr	r2, [sp, #12]
    b31c:	ldr	r3, [r6]
    b320:	cmp	r2, r3
    b324:	bne	b330 <__cxa_finalize@plt+0x8fe4>
    b328:	add	sp, sp, #20
    b32c:	pop	{r4, r5, r6, r7, pc}
    b330:	bl	2154 <__stack_chk_fail@plt>
    b334:	ldr	r0, [pc, #64]	; b37c <__cxa_finalize@plt+0x9030>
    b338:	movw	r2, #1974	; 0x7b6
    b33c:	ldr	r1, [pc, #60]	; b380 <__cxa_finalize@plt+0x9034>
    b340:	ldr	r3, [pc, #60]	; b384 <__cxa_finalize@plt+0x9038>
    b344:	add	r0, pc, r0
    b348:	add	r1, pc, r1
    b34c:	add	r3, pc, r3
    b350:	bl	19c9c <__cxa_finalize@plt+0x17950>
    b354:	ldr	r0, [pc, #44]	; b388 <__cxa_finalize@plt+0x903c>
    b358:	movw	r2, #1973	; 0x7b5
    b35c:	ldr	r1, [pc, #40]	; b38c <__cxa_finalize@plt+0x9040>
    b360:	ldr	r3, [pc, #40]	; b390 <__cxa_finalize@plt+0x9044>
    b364:	add	r0, pc, r0
    b368:	add	r1, pc, r1
    b36c:	add	r3, pc, r3
    b370:	bl	19c9c <__cxa_finalize@plt+0x17950>
    b374:	ldrdeq	r8, [r2], -r8	; <UNPREDICTABLE>
    b378:	andeq	r0, r0, ip, asr #4
    b37c:	muleq	r1, r0, fp
    b380:	andeq	r2, r1, r0, ror fp
    b384:	andeq	r3, r1, r8, lsl #14
    b388:	andeq	r5, r1, r8, asr #2
    b38c:	andeq	r2, r1, r0, asr fp
    b390:	andeq	r3, r1, r8, ror #13
    b394:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    b398:	sub	sp, sp, #180	; 0xb4
    b39c:	ldr	lr, [pc, #1104]	; b7f4 <__cxa_finalize@plt+0x94a8>
    b3a0:	subs	r6, r0, #0
    b3a4:	ldr	ip, [pc, #1100]	; b7f8 <__cxa_finalize@plt+0x94ac>
    b3a8:	mov	r7, r1
    b3ac:	add	lr, pc, lr
    b3b0:	strd	r2, [sp, #40]	; 0x28
    b3b4:	ldr	r9, [sp, #216]	; 0xd8
    b3b8:	ldr	ip, [lr, ip]
    b3bc:	mov	r3, lr
    b3c0:	ldr	r8, [sp, #220]	; 0xdc
    b3c4:	ldr	r3, [ip]
    b3c8:	str	ip, [sp, #60]	; 0x3c
    b3cc:	str	r3, [sp, #172]	; 0xac
    b3d0:	beq	b774 <__cxa_finalize@plt+0x9428>
    b3d4:	sub	r3, r1, #1
    b3d8:	cmp	r3, #6
    b3dc:	bhi	b754 <__cxa_finalize@plt+0x9408>
    b3e0:	ldrd	sl, [sp, #40]	; 0x28
    b3e4:	cmp	fp, #0
    b3e8:	cmpeq	sl, #15
    b3ec:	bls	b7d4 <__cxa_finalize@plt+0x9488>
    b3f0:	cmp	r8, #0
    b3f4:	beq	b7b4 <__cxa_finalize@plt+0x9468>
    b3f8:	cmp	r9, #0
    b3fc:	beq	b794 <__cxa_finalize@plt+0x9448>
    b400:	bl	a960 <__cxa_finalize@plt+0x8614>
    b404:	cmp	r0, #0
    b408:	blt	b5f8 <__cxa_finalize@plt+0x92ac>
    b40c:	ldr	r3, [r6, #160]	; 0xa0
    b410:	ldr	r4, [r3, #136]	; 0x88
    b414:	ldr	r5, [r3, #140]	; 0x8c
    b418:	orrs	fp, r4, r5
    b41c:	bne	b614 <__cxa_finalize@plt+0x92c8>
    b420:	ldr	ip, [r3, #88]	; 0x58
    b424:	ldr	r3, [r3, #92]	; 0x5c
    b428:	str	ip, [sp, #32]
    b42c:	str	r3, [sp, #36]	; 0x24
    b430:	ldr	r0, [r6, #272]	; 0x110
    b434:	ldr	r1, [r6]
    b438:	bl	102bc <__cxa_finalize@plt+0xdf70>
    b43c:	subs	r3, r0, #0
    b440:	bne	b748 <__cxa_finalize@plt+0x93fc>
    b444:	ldr	r2, [r6, #160]	; 0xa0
    b448:	ldr	r4, [r2, #88]	; 0x58
    b44c:	ldr	r0, [r2, #96]	; 0x60
    b450:	ldr	r5, [r2, #92]	; 0x5c
    b454:	ldr	r1, [r2, #100]	; 0x64
    b458:	adds	sl, r0, r4
    b45c:	str	r3, [sp, #28]
    b460:	adc	fp, r1, r5
    b464:	strd	sl, [sp, #48]	; 0x30
    b468:	bl	13074 <__cxa_finalize@plt+0x10d28>
    b46c:	ldr	fp, [sp, #40]	; 0x28
    b470:	ldr	ip, [sp, #32]
    b474:	sub	r1, fp, #1
    b478:	ldr	r3, [sp, #28]
    b47c:	add	r1, r1, ip
    b480:	mov	fp, r3
    b484:	rsb	r2, r0, #0
    b488:	add	r0, r1, r0
    b48c:	and	sl, r2, r0
    b490:	ldrd	r2, [sp, #48]	; 0x30
    b494:	cmp	fp, r5
    b498:	cmpeq	sl, r4
    b49c:	movcc	sl, r4
    b4a0:	movcc	fp, r5
    b4a4:	cmp	fp, r3
    b4a8:	cmpeq	sl, r2
    b4ac:	bls	b66c <__cxa_finalize@plt+0x9320>
    b4b0:	ldrd	r0, [r6, #248]	; 0xf8
    b4b4:	orrs	ip, r0, r1
    b4b8:	beq	b4c8 <__cxa_finalize@plt+0x917c>
    b4bc:	cmp	fp, r1
    b4c0:	cmpeq	sl, r0
    b4c4:	bhi	b740 <__cxa_finalize@plt+0x93f4>
    b4c8:	mov	r3, #256	; 0x100
    b4cc:	ldrd	r2, [r3, r6]
    b4d0:	cmp	fp, r3
    b4d4:	cmpeq	sl, r2
    b4d8:	bls	b4ec <__cxa_finalize@plt+0x91a0>
    b4dc:	mov	r4, #264	; 0x108
    b4e0:	ldrd	r2, [r6, r4]
    b4e4:	orrs	ip, r2, r3
    b4e8:	bne	b6d4 <__cxa_finalize@plt+0x9388>
    b4ec:	movw	r2, #65535	; 0xffff
    b4f0:	movt	r2, #127	; 0x7f
    b4f4:	adds	sl, sl, r2
    b4f8:	mov	r3, #0
    b4fc:	adc	fp, fp, r3
    b500:	orrs	r2, r0, r1
    b504:	lsr	r3, sl, #23
    b508:	lsr	r2, fp, #23
    b50c:	orr	r3, r3, fp, lsl #9
    b510:	lsl	r5, r2, #23
    b514:	lsl	r4, r3, #23
    b518:	orr	r5, r5, r3, lsr #9
    b51c:	beq	b530 <__cxa_finalize@plt+0x91e4>
    b520:	cmp	r5, r1
    b524:	cmpeq	r4, r0
    b528:	movhi	r4, r0
    b52c:	movhi	r5, r1
    b530:	ldrd	sl, [sp, #48]	; 0x30
    b534:	ldr	r0, [r6]
    b538:	subs	sl, r4, sl
    b53c:	sbc	fp, r5, fp
    b540:	ldrd	r2, [sp, #48]	; 0x30
    b544:	strd	sl, [sp]
    b548:	bl	20b8 <posix_fallocate64@plt>
    b54c:	cmp	r0, #0
    b550:	rsbne	r0, r0, #0
    b554:	beq	b6a4 <__cxa_finalize@plt+0x9358>
    b558:	cmp	r0, #0
    b55c:	blt	b5f8 <__cxa_finalize@plt+0x92ac>
    b560:	ldrd	sl, [sp, #32]
    b564:	add	r3, sp, #68	; 0x44
    b568:	mov	r0, r6
    b56c:	str	r3, [sp, #16]
    b570:	mov	r1, r7
    b574:	mov	r2, #0
    b578:	strd	sl, [sp]
    b57c:	ldrd	sl, [sp, #40]	; 0x28
    b580:	strd	sl, [sp, #8]
    b584:	bl	ade4 <__cxa_finalize@plt+0x8a98>
    b588:	cmp	r0, #0
    b58c:	blt	b5f8 <__cxa_finalize@plt+0x92ac>
    b590:	ldr	r4, [sp, #68]	; 0x44
    b594:	mov	r1, #0
    b598:	mov	r2, #16
    b59c:	mov	r0, r4
    b5a0:	bl	1e78 <memset@plt>
    b5a4:	ldr	r3, [sp, #40]	; 0x28
    b5a8:	ldr	sl, [sp, #44]	; 0x2c
    b5ac:	mov	r0, #0
    b5b0:	strb	r7, [r4]
    b5b4:	str	r3, [r4, #8]
    b5b8:	str	sl, [r4, #12]
    b5bc:	ldr	fp, [sp, #32]
    b5c0:	ldr	r3, [r6, #160]	; 0xa0
    b5c4:	ldr	ip, [sp, #36]	; 0x24
    b5c8:	str	fp, [r3, #136]	; 0x88
    b5cc:	str	ip, [r3, #140]	; 0x8c
    b5d0:	ldr	r1, [r6, #160]	; 0xa0
    b5d4:	ldrd	sl, [sp, #32]
    b5d8:	ldr	r2, [r1, #144]	; 0x90
    b5dc:	ldr	r3, [r1, #148]	; 0x94
    b5e0:	adds	r2, r2, #1
    b5e4:	str	r2, [r1, #144]	; 0x90
    b5e8:	adc	r3, r3, #0
    b5ec:	str	r3, [r1, #148]	; 0x94
    b5f0:	str	r4, [r9]
    b5f4:	strd	sl, [r8]
    b5f8:	ldr	fp, [sp, #60]	; 0x3c
    b5fc:	ldr	r2, [sp, #172]	; 0xac
    b600:	ldr	r3, [fp]
    b604:	cmp	r2, r3
    b608:	bne	b750 <__cxa_finalize@plt+0x9404>
    b60c:	add	sp, sp, #180	; 0xb4
    b610:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    b614:	add	r3, sp, #64	; 0x40
    b618:	mov	r0, r6
    b61c:	str	r3, [sp]
    b620:	mov	r1, #0
    b624:	mov	r2, r4
    b628:	mov	r3, r5
    b62c:	bl	aef8 <__cxa_finalize@plt+0x8bac>
    b630:	cmp	r0, #0
    b634:	blt	b5f8 <__cxa_finalize@plt+0x92ac>
    b638:	ldr	ip, [sp, #64]	; 0x40
    b63c:	mvn	r0, #7
    b640:	mvn	r1, #0
    b644:	ldr	r2, [ip, #8]
    b648:	ldr	r3, [ip, #12]
    b64c:	adds	r2, r2, #7
    b650:	adc	r3, r3, #0
    b654:	and	r2, r2, r0
    b658:	adds	sl, r2, r4
    b65c:	and	r3, r3, r1
    b660:	adc	fp, r3, r5
    b664:	strd	sl, [sp, #32]
    b668:	b	b430 <__cxa_finalize@plt+0x90e4>
    b66c:	ldrd	r2, [r6, #152]	; 0x98
    b670:	movw	r4, #19264	; 0x4b40
    b674:	movt	r4, #76	; 0x4c
    b678:	mov	r0, #1
    b67c:	adds	r4, r4, r2
    b680:	mov	r5, #0
    b684:	adc	r5, r5, r3
    b688:	bl	16638 <__cxa_finalize@plt+0x142ec>
    b68c:	cmp	r5, r1
    b690:	cmpeq	r4, r0
    b694:	bhi	b560 <__cxa_finalize@plt+0x9214>
    b698:	mov	r0, r6
    b69c:	bl	ad28 <__cxa_finalize@plt+0x89dc>
    b6a0:	b	b558 <__cxa_finalize@plt+0x920c>
    b6a4:	ldr	r1, [r6, #160]	; 0xa0
    b6a8:	mov	r0, r6
    b6ac:	ldr	r2, [r1, #88]	; 0x58
    b6b0:	ldr	r3, [r1, #92]	; 0x5c
    b6b4:	subs	r4, r4, r2
    b6b8:	sbc	r5, r5, r3
    b6bc:	str	r4, [r1, #96]	; 0x60
    b6c0:	str	r5, [r1, #100]	; 0x64
    b6c4:	bl	ad28 <__cxa_finalize@plt+0x89dc>
    b6c8:	cmp	r0, #0
    b6cc:	bge	b560 <__cxa_finalize@plt+0x9214>
    b6d0:	b	b5f8 <__cxa_finalize@plt+0x92ac>
    b6d4:	ldr	r0, [r6]
    b6d8:	add	r1, sp, #72	; 0x48
    b6dc:	bl	2184 <fstatvfs64@plt>
    b6e0:	cmp	r0, #0
    b6e4:	blt	b72c <__cxa_finalize@plt+0x93e0>
    b6e8:	ldr	r1, [sp, #72]	; 0x48
    b6ec:	ldr	r2, [sp, #88]	; 0x58
    b6f0:	ldr	r0, [sp, #92]	; 0x5c
    b6f4:	ldrd	r4, [r4, r6]
    b6f8:	umull	r2, r3, r2, r1
    b6fc:	mla	r3, r1, r0, r3
    b700:	cmp	r3, r5
    b704:	cmpeq	r2, r4
    b708:	movcc	r4, #0
    b70c:	movcc	r5, #0
    b710:	bcs	b734 <__cxa_finalize@plt+0x93e8>
    b714:	ldrd	r2, [sp, #48]	; 0x30
    b718:	subs	r2, sl, r2
    b71c:	sbc	r3, fp, r3
    b720:	cmp	r3, r5
    b724:	cmpeq	r2, r4
    b728:	bhi	b740 <__cxa_finalize@plt+0x93f4>
    b72c:	ldrd	r0, [r6, #248]	; 0xf8
    b730:	b	b4ec <__cxa_finalize@plt+0x91a0>
    b734:	subs	r4, r2, r4
    b738:	sbc	r5, r3, r5
    b73c:	b	b714 <__cxa_finalize@plt+0x93c8>
    b740:	mvn	r0, #6
    b744:	b	b5f8 <__cxa_finalize@plt+0x92ac>
    b748:	mvn	r0, #4
    b74c:	b	b5f8 <__cxa_finalize@plt+0x92ac>
    b750:	bl	2154 <__stack_chk_fail@plt>
    b754:	ldr	r0, [pc, #160]	; b7fc <__cxa_finalize@plt+0x94b0>
    b758:	movw	r2, #558	; 0x22e
    b75c:	ldr	r1, [pc, #156]	; b800 <__cxa_finalize@plt+0x94b4>
    b760:	ldr	r3, [pc, #156]	; b804 <__cxa_finalize@plt+0x94b8>
    b764:	add	r0, pc, r0
    b768:	add	r1, pc, r1
    b76c:	add	r3, pc, r3
    b770:	bl	19c9c <__cxa_finalize@plt+0x17950>
    b774:	ldr	r0, [pc, #140]	; b808 <__cxa_finalize@plt+0x94bc>
    b778:	movw	r2, #557	; 0x22d
    b77c:	ldr	r1, [pc, #136]	; b80c <__cxa_finalize@plt+0x94c0>
    b780:	ldr	r3, [pc, #136]	; b810 <__cxa_finalize@plt+0x94c4>
    b784:	add	r0, pc, r0
    b788:	add	r1, pc, r1
    b78c:	add	r3, pc, r3
    b790:	bl	19c9c <__cxa_finalize@plt+0x17950>
    b794:	ldr	r0, [pc, #120]	; b814 <__cxa_finalize@plt+0x94c8>
    b798:	movw	r2, #561	; 0x231
    b79c:	ldr	r1, [pc, #116]	; b818 <__cxa_finalize@plt+0x94cc>
    b7a0:	ldr	r3, [pc, #116]	; b81c <__cxa_finalize@plt+0x94d0>
    b7a4:	add	r0, pc, r0
    b7a8:	add	r1, pc, r1
    b7ac:	add	r3, pc, r3
    b7b0:	bl	19c9c <__cxa_finalize@plt+0x17950>
    b7b4:	ldr	r0, [pc, #100]	; b820 <__cxa_finalize@plt+0x94d4>
    b7b8:	mov	r2, #560	; 0x230
    b7bc:	ldr	r1, [pc, #96]	; b824 <__cxa_finalize@plt+0x94d8>
    b7c0:	ldr	r3, [pc, #96]	; b828 <__cxa_finalize@plt+0x94dc>
    b7c4:	add	r0, pc, r0
    b7c8:	add	r1, pc, r1
    b7cc:	add	r3, pc, r3
    b7d0:	bl	19c9c <__cxa_finalize@plt+0x17950>
    b7d4:	ldr	r0, [pc, #80]	; b82c <__cxa_finalize@plt+0x94e0>
    b7d8:	movw	r2, #559	; 0x22f
    b7dc:	ldr	r1, [pc, #76]	; b830 <__cxa_finalize@plt+0x94e4>
    b7e0:	ldr	r3, [pc, #76]	; b834 <__cxa_finalize@plt+0x94e8>
    b7e4:	add	r0, pc, r0
    b7e8:	add	r1, pc, r1
    b7ec:	add	r3, pc, r3
    b7f0:	bl	19c9c <__cxa_finalize@plt+0x17950>
    b7f4:	ldrdeq	r8, [r2], -r8	; <UNPREDICTABLE>
    b7f8:	andeq	r0, r0, ip, asr #4
    b7fc:	muleq	r1, ip, r7
    b800:	andeq	r2, r1, r0, asr r7
    b804:	andeq	r3, r1, ip, lsr r2
    b808:	andeq	r4, r1, r8, lsr #26
    b80c:	andeq	r2, r1, r0, lsr r7
    b810:	andeq	r3, r1, ip, lsl r2
    b814:	andeq	r1, r1, r8, asr #21
    b818:	andeq	r2, r1, r0, lsl r7
    b81c:	strdeq	r3, [r1], -ip
    b820:	andeq	r1, r1, ip, lsr #21
    b824:	strdeq	r2, [r1], -r0
    b828:	ldrdeq	r3, [r1], -ip
    b82c:	andeq	r2, r1, ip, asr #14
    b830:	ldrdeq	r2, [r1], -r0
    b834:			; <UNDEFINED> instruction: 0x000131bc
    b838:	ldr	r3, [pc, #184]	; b8f8 <__cxa_finalize@plt+0x95ac>
    b83c:	ldr	r2, [pc, #184]	; b8fc <__cxa_finalize@plt+0x95b0>
    b840:	add	r3, pc, r3
    b844:	push	{r4, r5, r6, lr}
    b848:	subs	r5, r0, #0
    b84c:	ldr	r4, [r3, r2]
    b850:	sub	sp, sp, #32
    b854:	ldr	r3, [r4]
    b858:	str	r3, [sp, #28]
    b85c:	beq	b8d8 <__cxa_finalize@plt+0x958c>
    b860:	ldr	r6, [r5, #164]	; 0xa4
    b864:	cmp	r6, #0
    b868:	movne	r0, #0
    b86c:	beq	b888 <__cxa_finalize@plt+0x953c>
    b870:	ldr	r2, [sp, #28]
    b874:	ldr	r3, [r4]
    b878:	cmp	r2, r3
    b87c:	bne	b8d4 <__cxa_finalize@plt+0x9588>
    b880:	add	sp, sp, #32
    b884:	pop	{r4, r5, r6, pc}
    b888:	ldr	r3, [r5, #160]	; 0xa0
    b88c:	mov	r1, #4
    b890:	mov	r2, #1
    b894:	ldr	lr, [r3, #104]	; 0x68
    b898:	ldr	ip, [r3, #108]	; 0x6c
    b89c:	str	lr, [sp]
    b8a0:	add	lr, sp, #24
    b8a4:	str	ip, [sp, #4]
    b8a8:	ldr	ip, [r3, #112]	; 0x70
    b8ac:	ldr	r3, [r3, #116]	; 0x74
    b8b0:	str	lr, [sp, #16]
    b8b4:	str	ip, [sp, #8]
    b8b8:	str	r3, [sp, #12]
    b8bc:	bl	ade4 <__cxa_finalize@plt+0x8a98>
    b8c0:	cmp	r0, #0
    b8c4:	ldrge	r3, [sp, #24]
    b8c8:	movge	r0, r6
    b8cc:	strge	r3, [r5, #164]	; 0xa4
    b8d0:	b	b870 <__cxa_finalize@plt+0x9524>
    b8d4:	bl	2154 <__stack_chk_fail@plt>
    b8d8:	ldr	r0, [pc, #32]	; b900 <__cxa_finalize@plt+0x95b4>
    b8dc:	movw	r2, #665	; 0x299
    b8e0:	ldr	r1, [pc, #28]	; b904 <__cxa_finalize@plt+0x95b8>
    b8e4:	ldr	r3, [pc, #28]	; b908 <__cxa_finalize@plt+0x95bc>
    b8e8:	add	r0, pc, r0
    b8ec:	add	r1, pc, r1
    b8f0:	add	r3, pc, r3
    b8f4:	bl	19c9c <__cxa_finalize@plt+0x17950>
    b8f8:	andeq	r8, r2, r4, asr #10
    b8fc:	andeq	r0, r0, ip, asr #4
    b900:	andeq	r4, r1, r4, asr #23
    b904:	andeq	r2, r1, ip, asr #11
    b908:	andeq	r3, r1, ip, lsl #6
    b90c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    b910:	sub	sp, sp, #84	; 0x54
    b914:	ldr	r4, [pc, #720]	; bbec <__cxa_finalize@plt+0x98a0>
    b918:	mov	sl, r1
    b91c:	ldr	ip, [pc, #716]	; bbf0 <__cxa_finalize@plt+0x98a4>
    b920:	subs	r8, r0, #0
    b924:	ldr	r1, [sp, #128]	; 0x80
    b928:	add	r4, pc, r4
    b92c:	strd	r2, [sp, #24]
    b930:	mov	r3, r4
    b934:	ldrd	r6, [sp, #120]	; 0x78
    b938:	str	r1, [sp, #56]	; 0x38
    b93c:	ldr	ip, [r4, ip]
    b940:	str	ip, [sp, #40]	; 0x28
    b944:	ldr	ip, [sp, #132]	; 0x84
    b948:	str	ip, [sp, #60]	; 0x3c
    b94c:	ldr	ip, [sp, #40]	; 0x28
    b950:	ldr	r3, [ip]
    b954:	str	r3, [sp, #76]	; 0x4c
    b958:	beq	bba8 <__cxa_finalize@plt+0x985c>
    b95c:	ldr	r1, [sp, #24]
    b960:	ldr	r2, [sp, #28]
    b964:	orrs	r1, r1, r2
    b968:	moveq	fp, #0
    b96c:	movne	fp, #1
    b970:	cmp	sl, #0
    b974:	movne	fp, #0
    b978:	andeq	fp, fp, #1
    b97c:	cmp	fp, #0
    b980:	bne	bbcc <__cxa_finalize@plt+0x9880>
    b984:	ldr	r1, [r8, #160]	; 0xa0
    b988:	ldr	r2, [r1, #112]	; 0x70
    b98c:	ldr	r3, [r1, #116]	; 0x74
    b990:	orrs	ip, r2, r3
    b994:	moveq	r0, fp
    b998:	bne	b9b8 <__cxa_finalize@plt+0x966c>
    b99c:	ldr	ip, [sp, #40]	; 0x28
    b9a0:	ldr	r2, [sp, #76]	; 0x4c
    b9a4:	ldr	r3, [ip]
    b9a8:	cmp	r2, r3
    b9ac:	bne	bbc8 <__cxa_finalize@plt+0x987c>
    b9b0:	add	sp, sp, #84	; 0x54
    b9b4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    b9b8:	bl	b838 <__cxa_finalize@plt+0x94ec>
    b9bc:	cmp	r0, #0
    b9c0:	blt	b99c <__cxa_finalize@plt+0x9650>
    b9c4:	ldr	r1, [r8, #160]	; 0xa0
    b9c8:	ldrd	r2, [sp, #24]
    b9cc:	ldr	r0, [r1, #112]	; 0x70
    b9d0:	adds	r2, r2, #64	; 0x40
    b9d4:	ldr	r1, [r1, #116]	; 0x74
    b9d8:	adc	r3, r3, #0
    b9dc:	strd	r2, [sp, #32]
    b9e0:	lsr	r2, r0, #4
    b9e4:	orr	r2, r2, r1, lsl #28
    b9e8:	lsr	r3, r1, #4
    b9ec:	orrs	ip, r2, r3
    b9f0:	beq	bb98 <__cxa_finalize@plt+0x984c>
    b9f4:	mov	r0, r6
    b9f8:	mov	r1, r7
    b9fc:	bl	1b834 <__cxa_finalize@plt+0x194e8>
    ba00:	ldr	r3, [r8, #164]	; 0xa4
    ba04:	ldr	r4, [r3, r2, lsl #4]
    ba08:	add	r3, r3, r2, lsl #4
    ba0c:	ldr	r5, [r3, #4]
    ba10:	orrs	r0, r4, r5
    ba14:	beq	bb0c <__cxa_finalize@plt+0x97c0>
    ba18:	add	ip, r8, #280	; 0x118
    ba1c:	add	r9, sp, #68	; 0x44
    ba20:	str	ip, [sp, #44]	; 0x2c
    ba24:	add	ip, r8, #284	; 0x11c
    ba28:	str	ip, [sp, #48]	; 0x30
    ba2c:	add	ip, sp, #72	; 0x48
    ba30:	str	ip, [sp, #52]	; 0x34
    ba34:	b	ba48 <__cxa_finalize@plt+0x96fc>
    ba38:	ldr	r4, [ip, #24]
    ba3c:	ldr	r5, [ip, #28]
    ba40:	orrs	r0, r4, r5
    ba44:	beq	bb0c <__cxa_finalize@plt+0x97c0>
    ba48:	str	r9, [sp]
    ba4c:	mov	r0, r8
    ba50:	mov	r1, #1
    ba54:	mov	r2, r4
    ba58:	mov	r3, r5
    ba5c:	bl	aef8 <__cxa_finalize@plt+0x8bac>
    ba60:	cmp	r0, #0
    ba64:	blt	b99c <__cxa_finalize@plt+0x9650>
    ba68:	ldr	ip, [sp, #68]	; 0x44
    ba6c:	ldr	r2, [ip, #16]
    ba70:	ldr	r3, [ip, #20]
    ba74:	cmp	r7, r3
    ba78:	cmpeq	r6, r2
    ba7c:	bne	ba38 <__cxa_finalize@plt+0x96ec>
    ba80:	ldrb	r3, [ip, #1]
    ba84:	ldr	r2, [ip, #8]
    ba88:	tst	r3, #3
    ba8c:	beq	bb14 <__cxa_finalize@plt+0x97c8>
    ba90:	ldr	r3, [ip, #12]
    ba94:	str	fp, [sp, #72]	; 0x48
    ba98:	cmp	r3, #0
    ba9c:	cmpeq	r2, #64	; 0x40
    baa0:	bls	bb98 <__cxa_finalize@plt+0x984c>
    baa4:	ldr	r1, [sp, #44]	; 0x2c
    baa8:	subs	r2, r2, #64	; 0x40
    baac:	ldrb	r0, [ip, #1]
    bab0:	sbc	r3, r3, #0
    bab4:	str	fp, [sp, #12]
    bab8:	str	r1, [sp]
    babc:	add	r1, ip, #64	; 0x40
    bac0:	ldr	ip, [sp, #48]	; 0x30
    bac4:	and	r0, r0, #3
    bac8:	str	ip, [sp, #4]
    bacc:	add	ip, sp, #72	; 0x48
    bad0:	str	ip, [sp, #8]
    bad4:	bl	108fc <__cxa_finalize@plt+0xe5b0>
    bad8:	cmp	r0, #0
    badc:	blt	b99c <__cxa_finalize@plt+0x9650>
    bae0:	ldr	r2, [sp, #72]	; 0x48
    bae4:	mov	r3, #0
    bae8:	ldrd	r0, [sp, #24]
    baec:	cmp	r1, r3
    baf0:	cmpeq	r0, r2
    baf4:	beq	bb6c <__cxa_finalize@plt+0x9820>
    baf8:	ldr	ip, [sp, #68]	; 0x44
    bafc:	ldr	r4, [ip, #24]
    bb00:	ldr	r5, [ip, #28]
    bb04:	orrs	r0, r4, r5
    bb08:	bne	ba48 <__cxa_finalize@plt+0x96fc>
    bb0c:	mov	r0, #0
    bb10:	b	b99c <__cxa_finalize@plt+0x9650>
    bb14:	ldr	r3, [ip, #12]
    bb18:	ldrd	r0, [sp, #32]
    bb1c:	cmp	r1, r3
    bb20:	cmpeq	r0, r2
    bb24:	bne	ba38 <__cxa_finalize@plt+0x96ec>
    bb28:	add	r0, ip, #64	; 0x40
    bb2c:	mov	r1, sl
    bb30:	ldr	r2, [sp, #24]
    bb34:	str	ip, [sp, #20]
    bb38:	bl	1d7c <memcmp@plt>
    bb3c:	ldr	ip, [sp, #20]
    bb40:	cmp	r0, #0
    bb44:	bne	ba38 <__cxa_finalize@plt+0x96ec>
    bb48:	ldr	r1, [sp, #56]	; 0x38
    bb4c:	cmp	r1, #0
    bb50:	strne	ip, [r1]
    bb54:	ldr	ip, [sp, #60]	; 0x3c
    bb58:	cmp	ip, #0
    bb5c:	beq	bba0 <__cxa_finalize@plt+0x9854>
    bb60:	strd	r4, [ip]
    bb64:	mov	r0, #1
    bb68:	b	b99c <__cxa_finalize@plt+0x9650>
    bb6c:	ldr	r0, [r8, #280]	; 0x118
    bb70:	mov	r1, sl
    bb74:	ldr	r2, [sp, #24]
    bb78:	bl	1d7c <memcmp@plt>
    bb7c:	cmp	r0, #0
    bb80:	bne	baf8 <__cxa_finalize@plt+0x97ac>
    bb84:	ldr	ip, [sp, #56]	; 0x38
    bb88:	cmp	ip, #0
    bb8c:	ldrne	r3, [sp, #68]	; 0x44
    bb90:	strne	r3, [ip]
    bb94:	b	bb54 <__cxa_finalize@plt+0x9808>
    bb98:	mvn	r0, #73	; 0x49
    bb9c:	b	b99c <__cxa_finalize@plt+0x9650>
    bba0:	mov	r0, #1
    bba4:	b	b99c <__cxa_finalize@plt+0x9650>
    bba8:	ldr	r0, [pc, #68]	; bbf4 <__cxa_finalize@plt+0x98a8>
    bbac:	movw	r2, #881	; 0x371
    bbb0:	ldr	r1, [pc, #64]	; bbf8 <__cxa_finalize@plt+0x98ac>
    bbb4:	ldr	r3, [pc, #64]	; bbfc <__cxa_finalize@plt+0x98b0>
    bbb8:	add	r0, pc, r0
    bbbc:	add	r1, pc, r1
    bbc0:	add	r3, pc, r3
    bbc4:	bl	19c9c <__cxa_finalize@plt+0x17950>
    bbc8:	bl	2154 <__stack_chk_fail@plt>
    bbcc:	ldr	r0, [pc, #44]	; bc00 <__cxa_finalize@plt+0x98b4>
    bbd0:	movw	r2, #882	; 0x372
    bbd4:	ldr	r1, [pc, #40]	; bc04 <__cxa_finalize@plt+0x98b8>
    bbd8:	ldr	r3, [pc, #40]	; bc08 <__cxa_finalize@plt+0x98bc>
    bbdc:	add	r0, pc, r0
    bbe0:	add	r1, pc, r1
    bbe4:	add	r3, pc, r3
    bbe8:	bl	19c9c <__cxa_finalize@plt+0x17950>
    bbec:	andeq	r8, r2, ip, asr r4
    bbf0:	andeq	r0, r0, ip, asr #4
    bbf4:	strdeq	r4, [r1], -r4	; <UNPREDICTABLE>
    bbf8:	strdeq	r2, [r1], -ip
    bbfc:	andeq	r3, r1, r8, lsl r1
    bc00:	andeq	r2, r1, r8, lsl #7
    bc04:	ldrdeq	r2, [r1], -r8
    bc08:	strdeq	r3, [r1], -r4
    bc0c:	ldr	ip, [pc, #268]	; bd20 <__cxa_finalize@plt+0x99d4>
    bc10:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    bc14:	add	ip, pc, ip
    bc18:	subs	fp, r0, #0
    bc1c:	ldr	r0, [pc, #256]	; bd24 <__cxa_finalize@plt+0x99d8>
    bc20:	mov	r9, r3
    bc24:	mov	r3, ip
    bc28:	sub	sp, sp, #44	; 0x2c
    bc2c:	mov	r8, r1
    bc30:	ldr	r0, [r3, r0]
    bc34:	mov	r7, r2
    bc38:	ldr	ip, [sp, #80]	; 0x50
    bc3c:	ldr	sl, [sp, #84]	; 0x54
    bc40:	ldr	r3, [r0]
    bc44:	str	r0, [sp, #20]
    bc48:	str	r3, [sp, #36]	; 0x24
    bc4c:	beq	bd00 <__cxa_finalize@plt+0x99b4>
    bc50:	orrs	r1, r2, r9
    bc54:	moveq	r6, #0
    bc58:	movne	r6, #1
    bc5c:	cmp	r8, #0
    bc60:	movne	r6, #0
    bc64:	andeq	r6, r6, #1
    bc68:	cmp	r6, #0
    bc6c:	bne	bce0 <__cxa_finalize@plt+0x9994>
    bc70:	mov	r1, r2
    bc74:	mov	r0, r8
    bc78:	add	r2, sp, #28
    bc7c:	add	r3, sp, #32
    bc80:	str	ip, [sp, #16]
    bc84:	str	r6, [sp, #28]
    bc88:	str	r6, [sp, #32]
    bc8c:	bl	eb6c <__cxa_finalize@plt+0xc820>
    bc90:	ldr	ip, [sp, #16]
    bc94:	mov	r1, r8
    bc98:	ldr	r5, [sp, #28]
    bc9c:	mov	r2, r7
    bca0:	ldr	lr, [sp, #32]
    bca4:	mov	r3, r9
    bca8:	str	ip, [sp, #8]
    bcac:	mov	r0, fp
    bcb0:	orr	r4, r6, lr
    bcb4:	str	sl, [sp, #12]
    bcb8:	strd	r4, [sp]
    bcbc:	bl	b90c <__cxa_finalize@plt+0x95c0>
    bcc0:	ldr	r1, [sp, #20]
    bcc4:	ldr	r2, [sp, #36]	; 0x24
    bcc8:	ldr	r3, [r1]
    bccc:	cmp	r2, r3
    bcd0:	bne	bcdc <__cxa_finalize@plt+0x9990>
    bcd4:	add	sp, sp, #44	; 0x2c
    bcd8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    bcdc:	bl	2154 <__stack_chk_fail@plt>
    bce0:	ldr	r0, [pc, #64]	; bd28 <__cxa_finalize@plt+0x99dc>
    bce4:	movw	r2, #969	; 0x3c9
    bce8:	ldr	r1, [pc, #60]	; bd2c <__cxa_finalize@plt+0x99e0>
    bcec:	ldr	r3, [pc, #60]	; bd30 <__cxa_finalize@plt+0x99e4>
    bcf0:	add	r0, pc, r0
    bcf4:	add	r1, pc, r1
    bcf8:	add	r3, pc, r3
    bcfc:	bl	19c9c <__cxa_finalize@plt+0x17950>
    bd00:	ldr	r0, [pc, #44]	; bd34 <__cxa_finalize@plt+0x99e8>
    bd04:	mov	r2, #968	; 0x3c8
    bd08:	ldr	r1, [pc, #40]	; bd38 <__cxa_finalize@plt+0x99ec>
    bd0c:	ldr	r3, [pc, #40]	; bd3c <__cxa_finalize@plt+0x99f0>
    bd10:	add	r0, pc, r0
    bd14:	add	r1, pc, r1
    bd18:	add	r3, pc, r3
    bd1c:	bl	19c9c <__cxa_finalize@plt+0x17950>
    bd20:	andeq	r8, r2, r0, ror r1
    bd24:	andeq	r0, r0, ip, asr #4
    bd28:	andeq	r2, r1, r4, ror r2
    bd2c:	andeq	r2, r1, r4, asr #3
    bd30:	andeq	r2, r1, r4, lsr #27
    bd34:	muleq	r1, ip, r7
    bd38:	andeq	r2, r1, r4, lsr #3
    bd3c:	andeq	r2, r1, r4, lsl #27
    bd40:	sub	sp, sp, #8
    bd44:	ldr	r1, [pc, #168]	; bdf4 <__cxa_finalize@plt+0x9aa8>
    bd48:	push	{r4, r5, r6, r7, r8, lr}
    bd4c:	mov	r6, r0
    bd50:	ldr	lr, [pc, #160]	; bdf8 <__cxa_finalize@plt+0x9aac>
    bd54:	sub	sp, sp, #56	; 0x38
    bd58:	ldr	r0, [pc, #156]	; bdfc <__cxa_finalize@plt+0x9ab0>
    bd5c:	add	r4, sp, #80	; 0x50
    bd60:	add	lr, pc, lr
    bd64:	add	ip, sp, #8
    bd68:	add	r0, pc, r0
    bd6c:	stm	r4, {r2, r3}
    bd70:	mov	r2, lr
    bd74:	ldr	r5, [lr, r1]
    bd78:	ldm	r0, {r0, r1, r2}
    bd7c:	ldr	r3, [r5]
    bd80:	ldr	r8, [sp, #96]	; 0x60
    bd84:	ldr	r7, [sp, #100]	; 0x64
    bd88:	stmia	ip!, {r0, r1}
    bd8c:	mov	r1, #0
    bd90:	strh	r2, [ip]
    bd94:	add	r0, sp, #18
    bd98:	mov	r2, #32
    bd9c:	str	r3, [sp, #52]	; 0x34
    bda0:	bl	1e78 <memset@plt>
    bda4:	ldm	r4, {r0, r1, r2, r3}
    bda8:	add	ip, sp, #17
    bdac:	str	ip, [sp]
    bdb0:	bl	128d8 <__cxa_finalize@plt+0x1058c>
    bdb4:	mov	r2, #41	; 0x29
    bdb8:	mov	r3, #0
    bdbc:	str	r8, [sp]
    bdc0:	str	r7, [sp, #4]
    bdc4:	mov	r0, r6
    bdc8:	add	r1, sp, #8
    bdcc:	bl	bc0c <__cxa_finalize@plt+0x98c0>
    bdd0:	ldr	r2, [sp, #52]	; 0x34
    bdd4:	ldr	r3, [r5]
    bdd8:	cmp	r2, r3
    bddc:	bne	bdf0 <__cxa_finalize@plt+0x9aa4>
    bde0:	add	sp, sp, #56	; 0x38
    bde4:	pop	{r4, r5, r6, r7, r8, lr}
    bde8:	add	sp, sp, #8
    bdec:	bx	lr
    bdf0:	bl	2154 <__stack_chk_fail@plt>
    bdf4:	andeq	r0, r0, ip, asr #4
    bdf8:	andeq	r8, r2, r4, lsr #32
    bdfc:	strheq	r2, [r1], -r4
    be00:	cmp	r0, #0
    be04:	push	{r3, lr}
    be08:	beq	be44 <__cxa_finalize@plt+0x9af8>
    be0c:	ldrb	r3, [r0]
    be10:	cmp	r3, #3
    be14:	beq	be24 <__cxa_finalize@plt+0x9ad8>
    be18:	mov	r0, #0
    be1c:	mov	r1, r0
    be20:	pop	{r3, pc}
    be24:	ldr	r2, [r0, #8]
    be28:	ldr	r3, [r0, #12]
    be2c:	subs	r2, r2, #64	; 0x40
    be30:	sbc	r3, r3, #0
    be34:	lsr	r0, r2, #4
    be38:	lsr	r1, r3, #4
    be3c:	orr	r0, r0, r3, lsl #28
    be40:	pop	{r3, pc}
    be44:	ldr	r0, [pc, #24]	; be64 <__cxa_finalize@plt+0x9b18>
    be48:	movw	r2, #1143	; 0x477
    be4c:	ldr	r1, [pc, #20]	; be68 <__cxa_finalize@plt+0x9b1c>
    be50:	ldr	r3, [pc, #20]	; be6c <__cxa_finalize@plt+0x9b20>
    be54:	add	r0, pc, r0
    be58:	add	r1, pc, r1
    be5c:	add	r3, pc, r3
    be60:	bl	19c9c <__cxa_finalize@plt+0x17950>
    be64:	andeq	r5, r1, ip, lsr #6
    be68:	andeq	r2, r1, r0, rrx
    be6c:	andeq	r2, r1, ip, lsl sp
    be70:	cmp	r0, #0
    be74:	push	{r3, lr}
    be78:	beq	beb4 <__cxa_finalize@plt+0x9b68>
    be7c:	ldrb	r3, [r0]
    be80:	cmp	r3, #6
    be84:	beq	be94 <__cxa_finalize@plt+0x9b48>
    be88:	mov	r0, #0
    be8c:	mov	r1, r0
    be90:	pop	{r3, pc}
    be94:	ldr	r2, [r0, #8]
    be98:	ldr	r3, [r0, #12]
    be9c:	subs	r2, r2, #24
    bea0:	sbc	r3, r3, #0
    bea4:	lsr	r0, r2, #3
    bea8:	lsr	r1, r3, #3
    beac:	orr	r0, r0, r3, lsl #29
    beb0:	pop	{r3, pc}
    beb4:	ldr	r0, [pc, #24]	; bed4 <__cxa_finalize@plt+0x9b88>
    beb8:	mov	r2, #1152	; 0x480
    bebc:	ldr	r1, [pc, #20]	; bed8 <__cxa_finalize@plt+0x9b8c>
    bec0:	ldr	r3, [pc, #20]	; bedc <__cxa_finalize@plt+0x9b90>
    bec4:	add	r0, pc, r0
    bec8:	add	r1, pc, r1
    becc:	add	r3, pc, r3
    bed0:	bl	19c9c <__cxa_finalize@plt+0x17950>
    bed4:			; <UNDEFINED> instruction: 0x000152bc
    bed8:	strdeq	r1, [r1], -r0
    bedc:	ldrdeq	r2, [r1], -ip
    bee0:	ldr	r1, [pc, #1780]	; c5dc <__cxa_finalize@plt+0xa290>
    bee4:	cmp	r0, #0
    bee8:	ldr	ip, [pc, #1776]	; c5e0 <__cxa_finalize@plt+0xa294>
    beec:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    bef0:	add	r1, pc, r1
    bef4:	sub	sp, sp, #140	; 0x8c
    bef8:	str	r0, [sp, #52]	; 0x34
    befc:	mov	r0, #0
    bf00:	strd	r2, [sp, #112]	; 0x70
    bf04:	ldr	ip, [r1, ip]
    bf08:	ldr	r5, [sp, #200]	; 0xc8
    bf0c:	ldr	r6, [sp, #204]	; 0xcc
    bf10:	ldr	r1, [ip]
    bf14:	ldr	r7, [sp, #208]	; 0xd0
    bf18:	ldrd	r8, [sp, #176]	; 0xb0
    bf1c:	str	ip, [sp, #92]	; 0x5c
    bf20:	str	r0, [sp, #128]	; 0x80
    bf24:	ldr	sl, [sp, #192]	; 0xc0
    bf28:	str	r1, [sp, #132]	; 0x84
    bf2c:	str	r5, [sp, #108]	; 0x6c
    bf30:	str	r6, [sp, #100]	; 0x64
    bf34:	str	r7, [sp, #104]	; 0x68
    bf38:	beq	c598 <__cxa_finalize@plt+0xa24c>
    bf3c:	cmp	sl, #0
    bf40:	beq	c578 <__cxa_finalize@plt+0xa22c>
    bf44:	ldr	r4, [sp, #52]	; 0x34
    bf48:	add	r1, sp, #112	; 0x70
    bf4c:	strd	r2, [sp, #40]	; 0x28
    bf50:	ldr	r0, [r4, #276]	; 0x114
    bf54:	bl	18a60 <__cxa_finalize@plt+0x16714>
    bf58:	cmp	r0, #0
    bf5c:	str	r0, [sp, #96]	; 0x60
    bf60:	beq	bf74 <__cxa_finalize@plt+0x9c28>
    bf64:	ldrd	r2, [r0, #24]
    bf68:	cmp	r9, r3
    bf6c:	cmpeq	r8, r2
    bf70:	bhi	c3a4 <__cxa_finalize@plt+0xa058>
    bf74:	mvn	r6, #0
    bf78:	mvn	r7, #0
    bf7c:	mov	r4, #0
    bf80:	mov	r5, #0
    bf84:	strd	r6, [sp, #64]	; 0x40
    bf88:	strd	r4, [sp, #56]	; 0x38
    bf8c:	ldrd	r6, [sp, #40]	; 0x28
    bf90:	orrs	r7, r6, r7
    bf94:	beq	c39c <__cxa_finalize@plt+0xa050>
    bf98:	mov	r4, #0
    bf9c:	add	r5, sp, #128	; 0x80
    bfa0:	str	sl, [sp, #80]	; 0x50
    bfa4:	mov	fp, r9
    bfa8:	str	r4, [sp, #84]	; 0x54
    bfac:	mov	sl, r8
    bfb0:	str	r5, [sp, #72]	; 0x48
    bfb4:	str	r4, [sp, #88]	; 0x58
    bfb8:	b	c020 <__cxa_finalize@plt+0x9cd4>
    bfbc:	ldr	r2, [sp, #196]	; 0xc4
    bfc0:	cmp	r2, #1
    bfc4:	beq	c0cc <__cxa_finalize@plt+0x9d80>
    bfc8:	cmp	r7, fp
    bfcc:	cmpeq	r6, sl
    bfd0:	bcs	c274 <__cxa_finalize@plt+0x9f28>
    bfd4:	ldr	r3, [sp, #128]	; 0x80
    bfd8:	subs	sl, sl, r6
    bfdc:	sbc	fp, fp, r7
    bfe0:	ldr	r0, [r3, #16]
    bfe4:	ldr	r3, [r3, #20]
    bfe8:	str	r0, [sp, #40]	; 0x28
    bfec:	ldrd	r0, [sp, #56]	; 0x38
    bff0:	str	r3, [sp, #44]	; 0x2c
    bff4:	adds	r0, r0, r6
    bff8:	adc	r1, r1, r7
    bffc:	ldrd	r6, [sp, #40]	; 0x28
    c000:	strd	r0, [sp, #56]	; 0x38
    c004:	orrs	r7, r6, r7
    c008:	beq	c39c <__cxa_finalize@plt+0xa050>
    c00c:	mvn	r6, #0
    c010:	mvn	r7, #0
    c014:	str	r4, [sp, #84]	; 0x54
    c018:	strd	r6, [sp, #64]	; 0x40
    c01c:	str	r5, [sp, #88]	; 0x58
    c020:	add	r6, sp, #128	; 0x80
    c024:	ldr	r0, [sp, #52]	; 0x34
    c028:	str	r6, [sp]
    c02c:	mov	r1, #6
    c030:	ldrd	r2, [sp, #40]	; 0x28
    c034:	bl	aef8 <__cxa_finalize@plt+0x8bac>
    c038:	cmp	r0, #0
    c03c:	blt	c380 <__cxa_finalize@plt+0xa034>
    c040:	ldr	r3, [sp, #128]	; 0x80
    c044:	mov	r0, r3
    c048:	str	r3, [sp, #36]	; 0x24
    c04c:	bl	be70 <__cxa_finalize@plt+0x9b24>
    c050:	ldr	r3, [sp, #36]	; 0x24
    c054:	mov	r6, r0
    c058:	mov	r7, r1
    c05c:	cmp	r7, fp
    c060:	cmpeq	r6, sl
    c064:	mov	r8, r0
    c068:	mov	r9, r1
    c06c:	movhi	r8, sl
    c070:	movhi	r9, fp
    c074:	orrs	r0, r8, r9
    c078:	beq	c39c <__cxa_finalize@plt+0xa050>
    c07c:	subs	r8, r8, #1
    c080:	add	r2, r8, #3
    c084:	sbc	r9, r9, #0
    c088:	ldr	r4, [r3, r2, lsl #3]
    c08c:	add	r3, r3, r2, lsl #3
    c090:	ldr	r5, [r3, #4]
    c094:	orrs	r1, r4, r5
    c098:	beq	c3f8 <__cxa_finalize@plt+0xa0ac>
    c09c:	ldrd	r2, [sp, #184]	; 0xb8
    c0a0:	ldr	r0, [sp, #52]	; 0x34
    c0a4:	ldr	r1, [sp, #80]	; 0x50
    c0a8:	strd	r2, [sp]
    c0ac:	mov	r2, r4
    c0b0:	mov	r3, r5
    c0b4:	blx	r1
    c0b8:	cmp	r0, #0
    c0bc:	blt	c380 <__cxa_finalize@plt+0xa034>
    c0c0:	beq	bfbc <__cxa_finalize@plt+0x9c70>
    c0c4:	cmp	r0, #2
    c0c8:	bne	bfc8 <__cxa_finalize@plt+0x9c7c>
    c0cc:	ldrd	r6, [sp, #64]	; 0x40
    c0d0:	mvn	r2, #0
    c0d4:	ldrd	r4, [sp, #64]	; 0x40
    c0d8:	mvn	r3, #0
    c0dc:	cmp	r7, r3
    c0e0:	cmpeq	r6, r2
    c0e4:	strd	r8, [sp, #72]	; 0x48
    c0e8:	ldr	sl, [sp, #80]	; 0x50
    c0ec:	moveq	r4, #0
    c0f0:	moveq	r5, #0
    c0f4:	strdeq	r4, [sp, #64]	; 0x40
    c0f8:	beq	c194 <__cxa_finalize@plt+0x9e48>
    c0fc:	ldrd	r6, [sp, #72]	; 0x48
    c100:	ldrd	r0, [sp, #64]	; 0x40
    c104:	cmp	r7, r1
    c108:	cmpeq	r6, r0
    c10c:	bcc	c5bc <__cxa_finalize@plt+0xa270>
    c110:	ldrd	r6, [sp, #64]	; 0x40
    c114:	orrs	r7, r6, r7
    c118:	beq	c184 <__cxa_finalize@plt+0x9e38>
    c11c:	ldrd	r6, [sp, #64]	; 0x40
    c120:	ldr	r3, [sp, #128]	; 0x80
    c124:	subs	r6, r6, #1
    c128:	add	r2, r6, #3
    c12c:	sbc	r7, r7, #0
    c130:	ldr	r0, [r3, r2, lsl #3]
    c134:	add	r3, r3, r2, lsl #3
    c138:	ldr	r1, [r3, #4]
    c13c:	orrs	r2, r0, r1
    c140:	beq	c3f8 <__cxa_finalize@plt+0xa0ac>
    c144:	ldrd	r2, [sp, #184]	; 0xb8
    c148:	strd	r2, [sp]
    c14c:	mov	r2, r0
    c150:	mov	r3, r1
    c154:	ldr	r0, [sp, #52]	; 0x34
    c158:	blx	sl
    c15c:	cmp	r0, #0
    c160:	blt	c380 <__cxa_finalize@plt+0xa034>
    c164:	bne	c534 <__cxa_finalize@plt+0xa1e8>
    c168:	ldr	r3, [sp, #196]	; 0xc4
    c16c:	cmp	r3, #1
    c170:	bne	c184 <__cxa_finalize@plt+0x9e38>
    c174:	strd	r6, [sp, #72]	; 0x48
    c178:	mov	r6, #0
    c17c:	mov	r7, #0
    c180:	strd	r6, [sp, #64]	; 0x40
    c184:	ldrd	r6, [sp, #72]	; 0x48
    c188:	cmp	r7, r5
    c18c:	cmpeq	r6, r4
    c190:	bhi	c400 <__cxa_finalize@plt+0xa0b4>
    c194:	ldrd	r4, [sp, #72]	; 0x48
    c198:	ldrd	r6, [sp, #64]	; 0x40
    c19c:	cmp	r5, r7
    c1a0:	cmpeq	r4, r6
    c1a4:	beq	c4bc <__cxa_finalize@plt+0xa170>
    c1a8:	bls	c558 <__cxa_finalize@plt+0xa20c>
    c1ac:	ldrd	r6, [sp, #72]	; 0x48
    c1b0:	ldrd	r4, [sp, #64]	; 0x40
    c1b4:	ldr	r0, [sp, #128]	; 0x80
    c1b8:	adds	r4, r4, r6
    c1bc:	adc	r5, r5, r7
    c1c0:	lsrs	r5, r5, #1
    c1c4:	rrx	r4, r4
    c1c8:	add	r1, r4, #3
    c1cc:	ldr	r2, [r0, r1, lsl #3]
    c1d0:	add	r1, r0, r1, lsl #3
    c1d4:	ldr	r3, [r1, #4]
    c1d8:	orrs	r7, r2, r3
    c1dc:	beq	c3f8 <__cxa_finalize@plt+0xa0ac>
    c1e0:	mov	r9, sl
    c1e4:	ldrd	r6, [sp, #64]	; 0x40
    c1e8:	ldr	r8, [sp, #52]	; 0x34
    c1ec:	ldrd	sl, [sp, #72]	; 0x48
    c1f0:	b	c244 <__cxa_finalize@plt+0x9ef8>
    c1f4:	ldr	r1, [sp, #196]	; 0xc4
    c1f8:	cmp	r1, #1
    c1fc:	beq	c268 <__cxa_finalize@plt+0x9f1c>
    c200:	adds	r6, r4, #1
    c204:	adc	r7, r5, #0
    c208:	cmp	r7, fp
    c20c:	cmpeq	r6, sl
    c210:	beq	c4b8 <__cxa_finalize@plt+0xa16c>
    c214:	bcs	c558 <__cxa_finalize@plt+0xa20c>
    c218:	adds	r4, sl, r6
    c21c:	ldr	r1, [sp, #128]	; 0x80
    c220:	adc	r5, fp, r7
    c224:	lsrs	r5, r5, #1
    c228:	rrx	r4, r4
    c22c:	add	r0, r4, #3
    c230:	ldr	r2, [r1, r0, lsl #3]
    c234:	add	r1, r1, r0, lsl #3
    c238:	ldr	r3, [r1, #4]
    c23c:	orrs	r0, r2, r3
    c240:	beq	c3f8 <__cxa_finalize@plt+0xa0ac>
    c244:	ldrd	r0, [sp, #184]	; 0xb8
    c248:	strd	r0, [sp]
    c24c:	mov	r0, r8
    c250:	blx	r9
    c254:	cmp	r0, #0
    c258:	blt	c380 <__cxa_finalize@plt+0xa034>
    c25c:	beq	c1f4 <__cxa_finalize@plt+0x9ea8>
    c260:	cmp	r0, #2
    c264:	bne	c200 <__cxa_finalize@plt+0x9eb4>
    c268:	mov	sl, r4
    c26c:	mov	fp, r5
    c270:	b	c208 <__cxa_finalize@plt+0x9ebc>
    c274:	ldr	r4, [sp, #196]	; 0xc4
    c278:	mov	r8, sl
    c27c:	mov	r9, fp
    c280:	cmp	r4, #0
    c284:	bne	c39c <__cxa_finalize@plt+0xa050>
    c288:	ldrd	r4, [sp, #56]	; 0x38
    c28c:	orrs	r5, r4, r5
    c290:	bne	c464 <__cxa_finalize@plt+0xa118>
    c294:	orrs	r6, r8, r9
    c298:	beq	c39c <__cxa_finalize@plt+0xa050>
    c29c:	ldr	ip, [sp, #128]	; 0x80
    c2a0:	ldr	r4, [sp, #52]	; 0x34
    c2a4:	ldrd	r2, [sp, #112]	; 0x70
    c2a8:	ldr	r1, [ip, #24]
    c2ac:	ldr	r0, [r4, #276]	; 0x114
    c2b0:	ldr	ip, [ip, #28]
    c2b4:	ldrd	r6, [sp, #56]	; 0x38
    c2b8:	ldrd	r4, [sp, #40]	; 0x28
    c2bc:	str	r1, [sp, #8]
    c2c0:	strd	r6, [sp, #16]
    c2c4:	subs	r6, r8, #1
    c2c8:	strd	r4, [sp]
    c2cc:	sbc	r7, r9, #0
    c2d0:	ldr	r1, [sp, #96]	; 0x60
    c2d4:	mov	r4, #1
    c2d8:	strd	r6, [sp, #24]
    c2dc:	add	r6, r6, #3
    c2e0:	str	ip, [sp, #12]
    c2e4:	bl	aa1c <__cxa_finalize@plt+0x86d0>
    c2e8:	ldr	r3, [sp, #128]	; 0x80
    c2ec:	add	r2, r3, r6, lsl #3
    c2f0:	ldr	r6, [r3, r6, lsl #3]
    c2f4:	str	r6, [sp, #84]	; 0x54
    c2f8:	ldr	r2, [r2, #4]
    c2fc:	str	r2, [sp, #88]	; 0x58
    c300:	add	r3, sp, #124	; 0x7c
    c304:	ldr	r0, [sp, #52]	; 0x34
    c308:	str	r3, [sp]
    c30c:	mov	r1, #3
    c310:	ldr	r2, [sp, #84]	; 0x54
    c314:	ldr	r3, [sp, #88]	; 0x58
    c318:	bl	aef8 <__cxa_finalize@plt+0x8bac>
    c31c:	cmp	r0, #0
    c320:	blt	c380 <__cxa_finalize@plt+0xa034>
    c324:	ldr	r7, [sp, #108]	; 0x6c
    c328:	ldr	r5, [sp, #100]	; 0x64
    c32c:	cmp	r7, #0
    c330:	ldrne	r3, [sp, #124]	; 0x7c
    c334:	strne	r3, [r7]
    c338:	cmp	r5, #0
    c33c:	ldrne	r6, [sp, #84]	; 0x54
    c340:	ldrne	r7, [sp, #88]	; 0x58
    c344:	strne	r6, [r5]
    c348:	strne	r7, [r5, #4]
    c34c:	ldr	r5, [sp, #104]	; 0x68
    c350:	cmp	r5, #0
    c354:	beq	c550 <__cxa_finalize@plt+0xa204>
    c358:	ldrd	r2, [sp, #56]	; 0x38
    c35c:	uxtb	r4, r4
    c360:	ldr	r6, [sp, #104]	; 0x68
    c364:	mov	r0, #1
    c368:	adds	r2, r2, r8
    c36c:	mov	r5, #0
    c370:	adc	r3, r3, r9
    c374:	subs	r2, r2, r4
    c378:	sbc	r3, r3, r5
    c37c:	strd	r2, [r6]
    c380:	ldr	r7, [sp, #92]	; 0x5c
    c384:	ldr	r2, [sp, #132]	; 0x84
    c388:	ldr	r3, [r7]
    c38c:	cmp	r2, r3
    c390:	bne	c5b8 <__cxa_finalize@plt+0xa26c>
    c394:	add	sp, sp, #140	; 0x8c
    c398:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    c39c:	mov	r0, #0
    c3a0:	b	c380 <__cxa_finalize@plt+0xa034>
    c3a4:	ldrd	r6, [sp, #184]	; 0xb8
    c3a8:	ldrd	r2, [r0, #16]
    c3ac:	ldr	r0, [sp, #52]	; 0x34
    c3b0:	strd	r6, [sp]
    c3b4:	blx	sl
    c3b8:	cmp	r0, #0
    c3bc:	blt	c380 <__cxa_finalize@plt+0xa034>
    c3c0:	cmp	r0, #1
    c3c4:	bne	bf74 <__cxa_finalize@plt+0x9c28>
    c3c8:	ldr	r5, [sp, #96]	; 0x60
    c3cc:	ldr	r7, [sp, #96]	; 0x60
    c3d0:	ldrd	r4, [r5, #24]
    c3d4:	ldrd	r6, [r7, #8]
    c3d8:	subs	r8, r8, r4
    c3dc:	sbc	r9, r9, r5
    c3e0:	strd	r4, [sp, #56]	; 0x38
    c3e4:	ldr	r5, [sp, #96]	; 0x60
    c3e8:	strd	r6, [sp, #40]	; 0x28
    c3ec:	ldrd	r4, [r5, #32]
    c3f0:	strd	r4, [sp, #64]	; 0x40
    c3f4:	b	bf8c <__cxa_finalize@plt+0x9c40>
    c3f8:	mvn	r0, #73	; 0x49
    c3fc:	b	c380 <__cxa_finalize@plt+0xa034>
    c400:	adds	r6, r4, #1
    c404:	ldr	r3, [sp, #128]	; 0x80
    c408:	add	r2, r6, #3
    c40c:	adc	r7, r5, #0
    c410:	ldr	r0, [r3, r2, lsl #3]
    c414:	add	r3, r3, r2, lsl #3
    c418:	ldr	r1, [r3, #4]
    c41c:	orrs	r2, r0, r1
    c420:	beq	c3f8 <__cxa_finalize@plt+0xa0ac>
    c424:	ldrd	r2, [sp, #184]	; 0xb8
    c428:	strd	r2, [sp]
    c42c:	mov	r2, r0
    c430:	mov	r3, r1
    c434:	ldr	r0, [sp, #52]	; 0x34
    c438:	blx	sl
    c43c:	cmp	r0, #0
    c440:	blt	c380 <__cxa_finalize@plt+0xa034>
    c444:	bne	c540 <__cxa_finalize@plt+0xa1f4>
    c448:	ldr	r3, [sp, #196]	; 0xc4
    c44c:	cmp	r3, #1
    c450:	beq	c548 <__cxa_finalize@plt+0xa1fc>
    c454:	adds	r6, r4, #2
    c458:	adc	r7, r5, #0
    c45c:	strd	r6, [sp, #64]	; 0x40
    c460:	b	c194 <__cxa_finalize@plt+0x9e48>
    c464:	ldr	ip, [sp, #128]	; 0x80
    c468:	orrs	r7, r8, r9
    c46c:	ldr	r4, [sp, #52]	; 0x34
    c470:	ldrd	r2, [sp, #112]	; 0x70
    c474:	ldr	r1, [ip, #24]
    c478:	ldr	r0, [r4, #276]	; 0x114
    c47c:	ldr	ip, [ip, #28]
    c480:	bne	c2b4 <__cxa_finalize@plt+0x9f68>
    c484:	ldrd	r4, [sp, #40]	; 0x28
    c488:	ldrd	r6, [sp, #56]	; 0x38
    c48c:	str	r1, [sp, #8]
    c490:	strd	r4, [sp]
    c494:	mvn	r4, #0
    c498:	mvn	r5, #0
    c49c:	ldr	r1, [sp, #96]	; 0x60
    c4a0:	strd	r4, [sp, #24]
    c4a4:	mov	r4, #1
    c4a8:	str	ip, [sp, #12]
    c4ac:	strd	r6, [sp, #16]
    c4b0:	bl	aa1c <__cxa_finalize@plt+0x86d0>
    c4b4:	b	c300 <__cxa_finalize@plt+0x9fb4>
    c4b8:	strd	r6, [sp, #64]	; 0x40
    c4bc:	ldr	r4, [sp, #196]	; 0xc4
    c4c0:	cmp	r4, #0
    c4c4:	ldrdeq	r8, [sp, #64]	; 0x40
    c4c8:	beq	c288 <__cxa_finalize@plt+0x9f3c>
    c4cc:	ldrd	r6, [sp, #40]	; 0x28
    c4d0:	mov	r4, #0
    c4d4:	ldr	r5, [sp, #52]	; 0x34
    c4d8:	ldr	r3, [sp, #128]	; 0x80
    c4dc:	ldr	r1, [sp, #96]	; 0x60
    c4e0:	ldr	r0, [r5, #276]	; 0x114
    c4e4:	strd	r6, [sp]
    c4e8:	ldrd	r6, [sp, #56]	; 0x38
    c4ec:	ldr	r2, [r3, #24]
    c4f0:	ldr	ip, [r3, #28]
    c4f4:	strd	r6, [sp, #16]
    c4f8:	ldrd	r6, [sp, #64]	; 0x40
    c4fc:	str	r2, [sp, #8]
    c500:	str	ip, [sp, #12]
    c504:	ldrd	r2, [sp, #112]	; 0x70
    c508:	strd	r6, [sp, #24]
    c50c:	bl	aa1c <__cxa_finalize@plt+0x86d0>
    c510:	ldr	r3, [sp, #128]	; 0x80
    c514:	add	r2, r6, #3
    c518:	ldrd	r8, [sp, #64]	; 0x40
    c51c:	add	r1, r3, r2, lsl #3
    c520:	ldr	r2, [r3, r2, lsl #3]
    c524:	str	r2, [sp, #84]	; 0x54
    c528:	ldr	r1, [r1, #4]
    c52c:	str	r1, [sp, #88]	; 0x58
    c530:	b	c300 <__cxa_finalize@plt+0x9fb4>
    c534:	cmp	r0, #2
    c538:	bne	c184 <__cxa_finalize@plt+0x9e38>
    c53c:	b	c174 <__cxa_finalize@plt+0x9e28>
    c540:	cmp	r0, #2
    c544:	bne	c454 <__cxa_finalize@plt+0xa108>
    c548:	strd	r6, [sp, #72]	; 0x48
    c54c:	b	c194 <__cxa_finalize@plt+0x9e48>
    c550:	mov	r0, #1
    c554:	b	c380 <__cxa_finalize@plt+0xa034>
    c558:	ldr	r0, [pc, #132]	; c5e4 <__cxa_finalize@plt+0xa298>
    c55c:	movw	r2, #1743	; 0x6cf
    c560:	ldr	r1, [pc, #128]	; c5e8 <__cxa_finalize@plt+0xa29c>
    c564:	ldr	r3, [pc, #128]	; c5ec <__cxa_finalize@plt+0xa2a0>
    c568:	add	r0, pc, r0
    c56c:	add	r1, pc, r1
    c570:	add	r3, pc, r3
    c574:	bl	19c9c <__cxa_finalize@plt+0x17950>
    c578:	ldr	r0, [pc, #112]	; c5f0 <__cxa_finalize@plt+0xa2a4>
    c57c:	movw	r2, #1625	; 0x659
    c580:	ldr	r1, [pc, #108]	; c5f4 <__cxa_finalize@plt+0xa2a8>
    c584:	ldr	r3, [pc, #108]	; c5f8 <__cxa_finalize@plt+0xa2ac>
    c588:	add	r0, pc, r0
    c58c:	add	r1, pc, r1
    c590:	add	r3, pc, r3
    c594:	bl	19c9c <__cxa_finalize@plt+0x17950>
    c598:	ldr	r0, [pc, #92]	; c5fc <__cxa_finalize@plt+0xa2b0>
    c59c:	movw	r2, #1624	; 0x658
    c5a0:	ldr	r1, [pc, #88]	; c600 <__cxa_finalize@plt+0xa2b4>
    c5a4:	ldr	r3, [pc, #88]	; c604 <__cxa_finalize@plt+0xa2b8>
    c5a8:	add	r0, pc, r0
    c5ac:	add	r1, pc, r1
    c5b0:	add	r3, pc, r3
    c5b4:	bl	19c9c <__cxa_finalize@plt+0x17950>
    c5b8:	bl	2154 <__stack_chk_fail@plt>
    c5bc:	ldr	r0, [pc, #68]	; c608 <__cxa_finalize@plt+0xa2bc>
    c5c0:	movw	r2, #1684	; 0x694
    c5c4:	ldr	r1, [pc, #64]	; c60c <__cxa_finalize@plt+0xa2c0>
    c5c8:	ldr	r3, [pc, #64]	; c610 <__cxa_finalize@plt+0xa2c4>
    c5cc:	add	r0, pc, r0
    c5d0:	add	r1, pc, r1
    c5d4:	add	r3, pc, r3
    c5d8:	bl	19c9c <__cxa_finalize@plt+0x17950>
    c5dc:	muleq	r2, r4, lr
    c5e0:	andeq	r0, r0, ip, asr #4
    c5e4:	muleq	r1, r8, sl
    c5e8:	andeq	r1, r1, ip, asr #18
    c5ec:	andeq	r2, r1, r0, lsr #8
    c5f0:	andeq	r1, r1, r8, asr sl
    c5f4:	andeq	r1, r1, ip, lsr #18
    c5f8:	andeq	r2, r1, r0, lsl #8
    c5fc:	andeq	r3, r1, r4, lsl #30
    c600:	andeq	r1, r1, ip, lsl #18
    c604:	andeq	r2, r1, r0, ror #7
    c608:	andeq	r1, r1, r0, lsr #20
    c60c:	andeq	r1, r1, r8, ror #17
    c610:			; <UNDEFINED> instruction: 0x000123bc
    c614:	ldr	ip, [pc, #488]	; c804 <__cxa_finalize@plt+0xa4b8>
    c618:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    c61c:	add	ip, pc, ip
    c620:	ldr	r4, [pc, #480]	; c808 <__cxa_finalize@plt+0xa4bc>
    c624:	sub	sp, sp, #60	; 0x3c
    c628:	subs	r5, r0, #0
    c62c:	strd	r2, [sp, #40]	; 0x28
    c630:	ldr	r8, [ip, r4]
    c634:	ldr	r9, [sp, #120]	; 0x78
    c638:	ldr	r4, [sp, #128]	; 0x80
    c63c:	ldr	sl, [r8]
    c640:	ldr	fp, [sp, #132]	; 0x84
    c644:	str	sl, [sp, #52]	; 0x34
    c648:	ldr	sl, [sp, #136]	; 0x88
    c64c:	beq	c7e4 <__cxa_finalize@plt+0xa498>
    c650:	cmp	r9, #0
    c654:	beq	c7c4 <__cxa_finalize@plt+0xa478>
    c658:	ldrd	r6, [sp, #104]	; 0x68
    c65c:	orrs	r7, r6, r7
    c660:	bne	c680 <__cxa_finalize@plt+0xa334>
    c664:	mov	r0, #0
    c668:	ldr	r2, [sp, #52]	; 0x34
    c66c:	ldr	r3, [r8]
    c670:	cmp	r2, r3
    c674:	bne	c7c0 <__cxa_finalize@plt+0xa474>
    c678:	add	sp, sp, #60	; 0x3c
    c67c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    c680:	ldrd	r6, [sp, #112]	; 0x70
    c684:	strd	r6, [sp]
    c688:	blx	r9
    c68c:	cmp	r0, #0
    c690:	blt	c668 <__cxa_finalize@plt+0xa31c>
    c694:	beq	c708 <__cxa_finalize@plt+0xa3bc>
    c698:	cmp	r0, #1
    c69c:	beq	c714 <__cxa_finalize@plt+0xa3c8>
    c6a0:	cmp	r0, #2
    c6a4:	bne	c780 <__cxa_finalize@plt+0xa434>
    c6a8:	ldr	r3, [sp, #124]	; 0x7c
    c6ac:	cmp	r3, #1
    c6b0:	bne	c664 <__cxa_finalize@plt+0xa318>
    c6b4:	add	r3, sp, #48	; 0x30
    c6b8:	mov	r0, r5
    c6bc:	str	r3, [sp]
    c6c0:	mov	r1, #3
    c6c4:	ldrd	r2, [sp, #40]	; 0x28
    c6c8:	bl	aef8 <__cxa_finalize@plt+0x8bac>
    c6cc:	cmp	r0, #0
    c6d0:	blt	c668 <__cxa_finalize@plt+0xa31c>
    c6d4:	cmp	r4, #0
    c6d8:	ldrne	r3, [sp, #48]	; 0x30
    c6dc:	strne	r3, [r4]
    c6e0:	cmp	fp, #0
    c6e4:	ldrdne	r6, [sp, #40]	; 0x28
    c6e8:	strdne	r6, [fp]
    c6ec:	cmp	sl, #0
    c6f0:	movne	r2, #0
    c6f4:	movne	r3, #0
    c6f8:	movne	r0, #1
    c6fc:	strdne	r2, [sl]
    c700:	moveq	r0, #1
    c704:	b	c668 <__cxa_finalize@plt+0xa31c>
    c708:	ldr	r7, [sp, #124]	; 0x7c
    c70c:	cmp	r7, #1
    c710:	beq	c6b4 <__cxa_finalize@plt+0xa368>
    c714:	ldrd	r0, [sp, #112]	; 0x70
    c718:	ldrd	r2, [sp, #104]	; 0x68
    c71c:	str	r9, [sp, #16]
    c720:	strd	r0, [sp, #8]
    c724:	subs	r2, r2, #1
    c728:	ldr	r1, [sp, #124]	; 0x7c
    c72c:	sbc	r3, r3, #0
    c730:	mov	r0, r5
    c734:	strd	r2, [sp]
    c738:	str	r4, [sp, #24]
    c73c:	ldrd	r2, [sp, #96]	; 0x60
    c740:	str	r1, [sp, #20]
    c744:	str	fp, [sp, #28]
    c748:	str	sl, [sp, #32]
    c74c:	bl	bee0 <__cxa_finalize@plt+0x9b94>
    c750:	ldr	r2, [sp, #124]	; 0x7c
    c754:	cmp	r0, #0
    c758:	cmpeq	r2, #0
    c75c:	beq	c6b4 <__cxa_finalize@plt+0xa368>
    c760:	cmp	sl, #0
    c764:	cmpne	r0, #0
    c768:	ble	c668 <__cxa_finalize@plt+0xa31c>
    c76c:	ldrd	r2, [sl]
    c770:	adds	r2, r2, #1
    c774:	adc	r3, r3, #0
    c778:	strd	r2, [sl]
    c77c:	b	c668 <__cxa_finalize@plt+0xa31c>
    c780:	ldrd	r0, [sp, #112]	; 0x70
    c784:	ldrd	r2, [sp, #104]	; 0x68
    c788:	str	r9, [sp, #16]
    c78c:	strd	r0, [sp, #8]
    c790:	subs	r2, r2, #1
    c794:	ldr	r1, [sp, #124]	; 0x7c
    c798:	sbc	r3, r3, #0
    c79c:	mov	r0, r5
    c7a0:	strd	r2, [sp]
    c7a4:	str	r4, [sp, #24]
    c7a8:	ldrd	r2, [sp, #96]	; 0x60
    c7ac:	str	r1, [sp, #20]
    c7b0:	str	fp, [sp, #28]
    c7b4:	str	sl, [sp, #32]
    c7b8:	bl	bee0 <__cxa_finalize@plt+0x9b94>
    c7bc:	b	c760 <__cxa_finalize@plt+0xa414>
    c7c0:	bl	2154 <__stack_chk_fail@plt>
    c7c4:	ldr	r0, [pc, #64]	; c80c <__cxa_finalize@plt+0xa4c0>
    c7c8:	movw	r2, #1831	; 0x727
    c7cc:	ldr	r1, [pc, #60]	; c810 <__cxa_finalize@plt+0xa4c4>
    c7d0:	ldr	r3, [pc, #60]	; c814 <__cxa_finalize@plt+0xa4c8>
    c7d4:	add	r0, pc, r0
    c7d8:	add	r1, pc, r1
    c7dc:	add	r3, pc, r3
    c7e0:	bl	19c9c <__cxa_finalize@plt+0x17950>
    c7e4:	ldr	r0, [pc, #44]	; c818 <__cxa_finalize@plt+0xa4cc>
    c7e8:	movw	r2, #1830	; 0x726
    c7ec:	ldr	r1, [pc, #40]	; c81c <__cxa_finalize@plt+0xa4d0>
    c7f0:	ldr	r3, [pc, #40]	; c820 <__cxa_finalize@plt+0xa4d4>
    c7f4:	add	r0, pc, r0
    c7f8:	add	r1, pc, r1
    c7fc:	add	r3, pc, r3
    c800:	bl	19c9c <__cxa_finalize@plt+0x17950>
    c804:	andeq	r7, r2, r8, ror #14
    c808:	andeq	r0, r0, ip, asr #4
    c80c:	andeq	r1, r1, ip, lsl #16
    c810:	andeq	r1, r1, r0, ror #13
    c814:	strdeq	r2, [r1], -r8
    c818:			; <UNDEFINED> instruction: 0x00013cb8
    c81c:	andeq	r1, r1, r0, asr #13
    c820:	ldrdeq	r2, [r1], -r8
    c824:	ldr	r1, [pc, #484]	; ca10 <__cxa_finalize@plt+0xa6c4>
    c828:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    c82c:	subs	sl, r0, #0
    c830:	ldr	r0, [pc, #476]	; ca14 <__cxa_finalize@plt+0xa6c8>
    c834:	sub	sp, sp, #76	; 0x4c
    c838:	add	r1, pc, r1
    c83c:	strd	r2, [sp, #56]	; 0x38
    c840:	ldr	r0, [r1, r0]
    c844:	ldr	r1, [sp, #124]	; 0x7c
    c848:	ldrd	r6, [sp, #112]	; 0x70
    c84c:	str	r0, [sp, #40]	; 0x28
    c850:	ldr	r0, [sp, #120]	; 0x78
    c854:	str	r1, [sp, #44]	; 0x2c
    c858:	str	r0, [sp, #48]	; 0x30
    c85c:	ldr	r0, [sp, #40]	; 0x28
    c860:	ldr	r1, [r0]
    c864:	str	r1, [sp, #68]	; 0x44
    c868:	beq	c9f0 <__cxa_finalize@plt+0xa6a4>
    c86c:	ldr	r0, [sl, #276]	; 0x114
    c870:	add	r1, sp, #56	; 0x38
    c874:	mov	r4, r2
    c878:	mov	r5, r3
    c87c:	bl	18a60 <__cxa_finalize@plt+0x16714>
    c880:	cmp	r0, #0
    c884:	str	r0, [sp, #36]	; 0x24
    c888:	beq	c89c <__cxa_finalize@plt+0xa550>
    c88c:	ldrd	r8, [r0, #24]
    c890:	cmp	r7, r9
    c894:	cmpeq	r6, r8
    c898:	bhi	c930 <__cxa_finalize@plt+0xa5e4>
    c89c:	mov	r8, #0
    c8a0:	mov	r9, #0
    c8a4:	orrs	r1, r4, r5
    c8a8:	addne	r2, sp, #64	; 0x40
    c8ac:	strne	r2, [sp, #32]
    c8b0:	bne	c8f0 <__cxa_finalize@plt+0xa5a4>
    c8b4:	b	c940 <__cxa_finalize@plt+0xa5f4>
    c8b8:	ldr	fp, [sp, #64]	; 0x40
    c8bc:	mov	r0, fp
    c8c0:	bl	be70 <__cxa_finalize@plt+0x9b24>
    c8c4:	cmp	r1, r7
    c8c8:	cmpeq	r0, r6
    c8cc:	bhi	c948 <__cxa_finalize@plt+0xa5fc>
    c8d0:	ldr	r4, [fp, #16]
    c8d4:	subs	r6, r6, r0
    c8d8:	sbc	r7, r7, r1
    c8dc:	ldr	r5, [fp, #20]
    c8e0:	adds	r8, r8, r0
    c8e4:	adc	r9, r9, r1
    c8e8:	orrs	r1, r4, r5
    c8ec:	beq	c940 <__cxa_finalize@plt+0xa5f4>
    c8f0:	add	r3, sp, #64	; 0x40
    c8f4:	mov	r0, sl
    c8f8:	str	r3, [sp]
    c8fc:	mov	r1, #6
    c900:	mov	r2, r4
    c904:	mov	r3, r5
    c908:	bl	aef8 <__cxa_finalize@plt+0x8bac>
    c90c:	cmp	r0, #0
    c910:	bge	c8b8 <__cxa_finalize@plt+0xa56c>
    c914:	ldr	r1, [sp, #40]	; 0x28
    c918:	ldr	r2, [sp, #68]	; 0x44
    c91c:	ldr	r3, [r1]
    c920:	cmp	r2, r3
    c924:	bne	c9ec <__cxa_finalize@plt+0xa6a0>
    c928:	add	sp, sp, #76	; 0x4c
    c92c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    c930:	subs	r6, r6, r8
    c934:	sbc	r7, r7, r9
    c938:	ldrd	r4, [r0, #8]
    c93c:	b	c8a4 <__cxa_finalize@plt+0xa558>
    c940:	mov	r0, #0
    c944:	b	c914 <__cxa_finalize@plt+0xa5c8>
    c948:	add	r2, r6, #3
    c94c:	ldr	r0, [sl, #276]	; 0x114
    c950:	ldr	r1, [sp, #36]	; 0x24
    c954:	add	ip, fp, r2, lsl #3
    c958:	ldr	r2, [fp, r2, lsl #3]
    c95c:	str	r2, [sp, #36]	; 0x24
    c960:	ldr	ip, [ip, #4]
    c964:	strd	r4, [sp]
    c968:	ldrd	r4, [sp, #56]	; 0x38
    c96c:	ldr	r2, [fp, #24]
    c970:	ldr	r3, [fp, #28]
    c974:	strd	r8, [sp, #16]
    c978:	str	r2, [sp, #8]
    c97c:	mov	r2, r4
    c980:	str	r3, [sp, #12]
    c984:	mov	r3, r5
    c988:	strd	r6, [sp, #24]
    c98c:	str	ip, [sp, #52]	; 0x34
    c990:	bl	aa1c <__cxa_finalize@plt+0x86d0>
    c994:	add	r0, sp, #64	; 0x40
    c998:	ldr	r3, [sp, #52]	; 0x34
    c99c:	str	r0, [sp]
    c9a0:	mov	r1, #3
    c9a4:	mov	r0, sl
    c9a8:	ldr	r2, [sp, #36]	; 0x24
    c9ac:	bl	aef8 <__cxa_finalize@plt+0x8bac>
    c9b0:	cmp	r0, #0
    c9b4:	blt	c914 <__cxa_finalize@plt+0xa5c8>
    c9b8:	ldr	r2, [sp, #48]	; 0x30
    c9bc:	cmp	r2, #0
    c9c0:	ldrne	r3, [sp, #64]	; 0x40
    c9c4:	strne	r3, [r2]
    c9c8:	ldr	r3, [sp, #44]	; 0x2c
    c9cc:	cmp	r3, #0
    c9d0:	ldrne	r0, [sp, #36]	; 0x24
    c9d4:	moveq	r0, #1
    c9d8:	ldrne	r1, [sp, #52]	; 0x34
    c9dc:	strne	r0, [r3]
    c9e0:	movne	r0, #1
    c9e4:	strne	r1, [r3, #4]
    c9e8:	b	c914 <__cxa_finalize@plt+0xa5c8>
    c9ec:	bl	2154 <__stack_chk_fail@plt>
    c9f0:	ldr	r0, [pc, #32]	; ca18 <__cxa_finalize@plt+0xa6cc>
    c9f4:	movw	r2, #1522	; 0x5f2
    c9f8:	ldr	r1, [pc, #28]	; ca1c <__cxa_finalize@plt+0xa6d0>
    c9fc:	ldr	r3, [pc, #28]	; ca20 <__cxa_finalize@plt+0xa6d4>
    ca00:	add	r0, pc, r0
    ca04:	add	r1, pc, r1
    ca08:	add	r3, pc, r3
    ca0c:	bl	19c9c <__cxa_finalize@plt+0x17950>
    ca10:	andeq	r7, r2, ip, asr #10
    ca14:	andeq	r0, r0, ip, asr #4
    ca18:	andeq	r3, r1, ip, lsr #21
    ca1c:			; <UNDEFINED> instruction: 0x000114b4
    ca20:	andeq	r1, r1, r4, ror #8
    ca24:	ldr	r1, [pc, #204]	; caf8 <__cxa_finalize@plt+0xa7ac>
    ca28:	cmp	r0, #0
    ca2c:	ldr	ip, [pc, #200]	; cafc <__cxa_finalize@plt+0xa7b0>
    ca30:	add	r1, pc, r1
    ca34:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
    ca38:	sub	sp, sp, #24
    ca3c:	ldr	r8, [r1, ip]
    ca40:	mov	r6, r2
    ca44:	mov	r7, r3
    ca48:	ldrd	r4, [sp, #64]	; 0x40
    ca4c:	ldr	sl, [sp, #72]	; 0x48
    ca50:	ldr	r1, [r8]
    ca54:	ldr	r9, [sp, #76]	; 0x4c
    ca58:	str	r1, [sp, #20]
    ca5c:	beq	cad8 <__cxa_finalize@plt+0xa78c>
    ca60:	orrs	r1, r4, r5
    ca64:	bne	caa0 <__cxa_finalize@plt+0xa754>
    ca68:	add	ip, sp, #16
    ca6c:	mov	r1, #3
    ca70:	str	ip, [sp]
    ca74:	bl	aef8 <__cxa_finalize@plt+0x8bac>
    ca78:	cmp	r0, #0
    ca7c:	blt	cabc <__cxa_finalize@plt+0xa770>
    ca80:	cmp	sl, #0
    ca84:	ldrne	r3, [sp, #16]
    ca88:	strne	r3, [sl]
    ca8c:	cmp	r9, #0
    ca90:	moveq	r0, #1
    ca94:	strdne	r6, [r9]
    ca98:	movne	r0, #1
    ca9c:	b	cabc <__cxa_finalize@plt+0xa770>
    caa0:	subs	r4, r4, #1
    caa4:	str	sl, [sp, #8]
    caa8:	sbc	r5, r5, #0
    caac:	ldrd	r2, [sp, #56]	; 0x38
    cab0:	strd	r4, [sp]
    cab4:	str	r9, [sp, #12]
    cab8:	bl	c824 <__cxa_finalize@plt+0xa4d8>
    cabc:	ldr	r2, [sp, #20]
    cac0:	ldr	r3, [r8]
    cac4:	cmp	r2, r3
    cac8:	bne	cad4 <__cxa_finalize@plt+0xa788>
    cacc:	add	sp, sp, #24
    cad0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
    cad4:	bl	2154 <__stack_chk_fail@plt>
    cad8:	ldr	r0, [pc, #32]	; cb00 <__cxa_finalize@plt+0xa7b4>
    cadc:	movw	r2, #1580	; 0x62c
    cae0:	ldr	r1, [pc, #28]	; cb04 <__cxa_finalize@plt+0xa7b8>
    cae4:	ldr	r3, [pc, #28]	; cb08 <__cxa_finalize@plt+0xa7bc>
    cae8:	add	r0, pc, r0
    caec:	add	r1, pc, r1
    caf0:	add	r3, pc, r3
    caf4:	bl	19c9c <__cxa_finalize@plt+0x17950>
    caf8:	andeq	r7, r2, r4, asr r3
    cafc:	andeq	r0, r0, ip, asr #4
    cb00:	andeq	r3, r1, r4, asr #19
    cb04:	andeq	r1, r1, ip, asr #7
    cb08:	andeq	r1, r1, r0, ror #6
    cb0c:	push	{r4, r5, r6, r7, r8, r9, lr}
    cb10:	sub	sp, sp, #44	; 0x2c
    cb14:	ldr	r1, [r0, #160]	; 0xa0
    cb18:	mov	ip, #0
    cb1c:	ldr	r5, [sp, #72]	; 0x48
    cb20:	ldr	r4, [sp, #76]	; 0x4c
    cb24:	ldr	r7, [r1, #176]	; 0xb0
    cb28:	ldr	r6, [r1, #180]	; 0xb4
    cb2c:	ldr	r9, [r1, #152]	; 0x98
    cb30:	ldr	r8, [r1, #156]	; 0x9c
    cb34:	ldr	lr, [sp, #80]	; 0x50
    cb38:	ldr	r1, [pc, #52]	; cb74 <__cxa_finalize@plt+0xa828>
    cb3c:	strd	r2, [sp, #8]
    cb40:	mov	r2, r7
    cb44:	add	r1, pc, r1
    cb48:	str	r9, [sp]
    cb4c:	str	r8, [sp, #4]
    cb50:	mov	r3, r6
    cb54:	str	r5, [sp, #20]
    cb58:	str	r4, [sp, #24]
    cb5c:	str	lr, [sp, #28]
    cb60:	str	r1, [sp, #16]
    cb64:	str	ip, [sp, #32]
    cb68:	bl	bee0 <__cxa_finalize@plt+0x9b94>
    cb6c:	add	sp, sp, #44	; 0x2c
    cb70:	pop	{r4, r5, r6, r7, r8, r9, pc}
    cb74:			; <UNDEFINED> instruction: 0xffffe56c
    cb78:	push	{r4, r5, r6, r7, r8, r9, lr}
    cb7c:	sub	sp, sp, #44	; 0x2c
    cb80:	ldr	r1, [r0, #160]	; 0xa0
    cb84:	mov	ip, #0
    cb88:	ldr	r5, [sp, #72]	; 0x48
    cb8c:	ldr	r4, [sp, #76]	; 0x4c
    cb90:	ldr	r7, [r1, #176]	; 0xb0
    cb94:	ldr	r6, [r1, #180]	; 0xb4
    cb98:	ldr	r9, [r1, #152]	; 0x98
    cb9c:	ldr	r8, [r1, #156]	; 0x9c
    cba0:	ldr	lr, [sp, #80]	; 0x50
    cba4:	ldr	r1, [pc, #52]	; cbe0 <__cxa_finalize@plt+0xa894>
    cba8:	strd	r2, [sp, #8]
    cbac:	mov	r2, r7
    cbb0:	add	r1, pc, r1
    cbb4:	str	r9, [sp]
    cbb8:	str	r8, [sp, #4]
    cbbc:	mov	r3, r6
    cbc0:	str	r5, [sp, #20]
    cbc4:	str	r4, [sp, #24]
    cbc8:	str	lr, [sp, #28]
    cbcc:	str	r1, [sp, #16]
    cbd0:	str	ip, [sp, #32]
    cbd4:	bl	bee0 <__cxa_finalize@plt+0x9b94>
    cbd8:	add	sp, sp, #44	; 0x2c
    cbdc:	pop	{r4, r5, r6, r7, r8, r9, pc}
    cbe0:			; <UNDEFINED> instruction: 0xffffe5f4
    cbe4:	sub	sp, sp, #8
    cbe8:	ldr	r1, [pc, #268]	; ccfc <__cxa_finalize@plt+0xa9b0>
    cbec:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
    cbf0:	sub	sp, sp, #56	; 0x38
    cbf4:	ldr	lr, [pc, #260]	; cd00 <__cxa_finalize@plt+0xa9b4>
    cbf8:	add	ip, sp, #88	; 0x58
    cbfc:	subs	r5, r0, #0
    cc00:	ldr	r8, [sp, #116]	; 0x74
    cc04:	add	lr, pc, lr
    cc08:	stm	ip, {r2, r3}
    cc0c:	ldr	r7, [sp, #120]	; 0x78
    cc10:	ldr	r4, [lr, r1]
    cc14:	mov	r3, lr
    cc18:	ldr	r3, [r4]
    cc1c:	str	r3, [sp, #52]	; 0x34
    cc20:	beq	ccdc <__cxa_finalize@plt+0xa990>
    cc24:	add	r3, sp, #96	; 0x60
    cc28:	add	r2, sp, #48	; 0x30
    cc2c:	str	r2, [sp, #8]
    cc30:	mov	r6, #0
    cc34:	ldm	r3, {r0, r1}
    cc38:	str	r6, [sp, #12]
    cc3c:	ldm	ip, {r2, r3}
    cc40:	stm	sp, {r0, r1}
    cc44:	mov	r0, r5
    cc48:	bl	bd40 <__cxa_finalize@plt+0x99f4>
    cc4c:	cmp	r0, #0
    cc50:	blt	ccb0 <__cxa_finalize@plt+0xa964>
    cc54:	beq	ccd0 <__cxa_finalize@plt+0xa984>
    cc58:	ldr	r1, [sp, #48]	; 0x30
    cc5c:	mov	r0, r5
    cc60:	ldrd	sl, [sp, #104]	; 0x68
    cc64:	ldr	ip, [pc, #152]	; cd04 <__cxa_finalize@plt+0xa9b8>
    cc68:	ldr	lr, [r1, #52]	; 0x34
    cc6c:	ldr	r5, [r1, #48]	; 0x30
    cc70:	add	ip, pc, ip
    cc74:	ldr	r2, [r1, #40]	; 0x28
    cc78:	ldr	r3, [r1, #44]	; 0x2c
    cc7c:	stm	sp, {r5, lr}
    cc80:	ldr	lr, [r1, #56]	; 0x38
    cc84:	ldr	r1, [r1, #60]	; 0x3c
    cc88:	strd	sl, [sp, #16]
    cc8c:	ldr	fp, [sp, #112]	; 0x70
    cc90:	str	lr, [sp, #8]
    cc94:	str	r1, [sp, #12]
    cc98:	str	fp, [sp, #28]
    cc9c:	str	r8, [sp, #32]
    cca0:	str	r7, [sp, #36]	; 0x24
    cca4:	str	r6, [sp, #40]	; 0x28
    cca8:	str	ip, [sp, #24]
    ccac:	bl	c614 <__cxa_finalize@plt+0xa2c8>
    ccb0:	ldr	r2, [sp, #52]	; 0x34
    ccb4:	ldr	r3, [r4]
    ccb8:	cmp	r2, r3
    ccbc:	bne	ccd8 <__cxa_finalize@plt+0xa98c>
    ccc0:	add	sp, sp, #56	; 0x38
    ccc4:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
    ccc8:	add	sp, sp, #8
    cccc:	bx	lr
    ccd0:	mvn	r0, #1
    ccd4:	b	ccb0 <__cxa_finalize@plt+0xa964>
    ccd8:	bl	2154 <__stack_chk_fail@plt>
    ccdc:	ldr	r0, [pc, #36]	; cd08 <__cxa_finalize@plt+0xa9bc>
    cce0:	movw	r2, #2011	; 0x7db
    cce4:	ldr	r1, [pc, #32]	; cd0c <__cxa_finalize@plt+0xa9c0>
    cce8:	ldr	r3, [pc, #32]	; cd10 <__cxa_finalize@plt+0xa9c4>
    ccec:	add	r0, pc, r0
    ccf0:	add	r1, pc, r1
    ccf4:	add	r3, pc, r3
    ccf8:	bl	19c9c <__cxa_finalize@plt+0x17950>
    ccfc:	andeq	r0, r0, ip, asr #4
    cd00:	andeq	r7, r2, r0, lsl #3
    cd04:			; <UNDEFINED> instruction: 0xffffe628
    cd08:	andeq	r3, r1, r0, asr #15
    cd0c:	andeq	r1, r1, r8, asr #3
    cd10:	strdeq	r1, [r1], -r8
    cd14:	push	{r4, r5, r6, lr}
    cd18:	mov	r3, #0
    cd1c:	mov	r6, r0
    cd20:	str	r3, [r0, #24]
    cd24:	mov	r4, #0
    cd28:	mov	r5, #0
    cd2c:	mov	r1, r3
    cd30:	add	r0, r0, #208	; 0xd0
    cd34:	strd	r4, [r6, #176]	; 0xb0
    cd38:	mov	r2, #16
    cd3c:	strd	r4, [r6, #184]	; 0xb8
    cd40:	strd	r4, [r6, #192]	; 0xc0
    cd44:	strd	r4, [r6, #200]	; 0xc8
    cd48:	bl	1e78 <memset@plt>
    cd4c:	strd	r4, [r6, #224]	; 0xe0
    cd50:	pop	{r4, r5, r6, pc}
    cd54:	push	{r4, r5}
    cd58:	mov	r4, r1
    cd5c:	strd	r2, [r0, #176]	; 0xb0
    cd60:	mov	r3, #3
    cd64:	str	r3, [r0, #24]
    cd68:	mov	r3, r1
    cd6c:	ldr	r2, [r4, #20]
    cd70:	mov	ip, r0
    cd74:	ldr	r1, [r1, #16]
    cd78:	add	r5, r0, #208	; 0xd0
    cd7c:	str	r2, [r0, #188]	; 0xbc
    cd80:	str	r1, [r0, #184]	; 0xb8
    cd84:	ldr	r1, [r4, #24]
    cd88:	ldr	r2, [r4, #28]
    cd8c:	str	r1, [r0, #192]	; 0xc0
    cd90:	str	r2, [r0, #196]	; 0xc4
    cd94:	ldr	r1, [r4, #32]
    cd98:	ldr	r2, [r4, #36]	; 0x24
    cd9c:	str	r1, [r0, #200]	; 0xc8
    cda0:	str	r2, [r0, #204]	; 0xcc
    cda4:	ldr	r0, [r3, #40]!	; 0x28
    cda8:	ldr	r2, [r3, #8]
    cdac:	ldr	r1, [r3, #4]
    cdb0:	ldr	r3, [r3, #12]
    cdb4:	stmia	r5!, {r0, r1, r2, r3}
    cdb8:	ldr	r2, [r4, #56]	; 0x38
    cdbc:	ldr	r3, [r4, #60]	; 0x3c
    cdc0:	str	r2, [ip, #224]	; 0xe0
    cdc4:	str	r3, [ip, #228]	; 0xe4
    cdc8:	pop	{r4, r5}
    cdcc:	bx	lr
    cdd0:	ldr	r3, [pc, #584]	; d020 <__cxa_finalize@plt+0xacd4>
    cdd4:	ldr	r2, [pc, #584]	; d024 <__cxa_finalize@plt+0xacd8>
    cdd8:	add	r3, pc, r3
    cddc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    cde0:	subs	r5, r0, #0
    cde4:	ldr	r8, [r3, r2]
    cde8:	sub	sp, sp, #108	; 0x6c
    cdec:	mov	r4, r1
    cdf0:	ldr	r3, [r8]
    cdf4:	str	r3, [sp, #100]	; 0x64
    cdf8:	beq	cfe0 <__cxa_finalize@plt+0xac94>
    cdfc:	cmp	r1, #0
    ce00:	beq	cfc0 <__cxa_finalize@plt+0xac74>
    ce04:	ldr	r3, [r5, #24]
    ce08:	cmp	r3, #3
    ce0c:	bne	d000 <__cxa_finalize@plt+0xacb4>
    ce10:	ldr	r3, [r1, #24]
    ce14:	cmp	r3, #3
    ce18:	bne	cfa0 <__cxa_finalize@plt+0xac54>
    ce1c:	add	r6, r5, #208	; 0xd0
    ce20:	add	r7, r1, #208	; 0xd0
    ce24:	add	ip, sp, #16
    ce28:	ldm	r6, {r0, r1, r2, r3}
    ce2c:	stm	sp, {r0, r1, r2, r3}
    ce30:	ldm	r7, {r0, r1, r2, r3}
    ce34:	stm	ip, {r0, r1, r2, r3}
    ce38:	mov	r0, sp
    ce3c:	mov	r1, ip
    ce40:	mov	r2, #16
    ce44:	bl	1d7c <memcmp@plt>
    ce48:	cmp	r0, #0
    ce4c:	bne	ce64 <__cxa_finalize@plt+0xab18>
    ce50:	ldrd	sl, [r5, #200]	; 0xc8
    ce54:	ldrd	r2, [r4, #200]	; 0xc8
    ce58:	cmp	fp, r3
    ce5c:	cmpeq	sl, r2
    ce60:	beq	cf68 <__cxa_finalize@plt+0xac1c>
    ce64:	ldr	r3, [r5, #160]	; 0xa0
    ce68:	add	lr, sp, #32
    ce6c:	ldr	r9, [r4, #160]	; 0xa0
    ce70:	add	ip, sp, #48	; 0x30
    ce74:	ldr	r0, [r3, #72]!	; 0x48
    ce78:	ldr	r1, [r3, #4]
    ce7c:	ldr	r2, [r3, #8]
    ce80:	ldr	r3, [r3, #12]
    ce84:	stmia	lr!, {r0, r1, r2, r3}
    ce88:	ldr	r0, [r9, #72]!	; 0x48
    ce8c:	ldr	r1, [r9, #4]
    ce90:	ldr	r2, [r9, #8]
    ce94:	ldr	r3, [r9, #12]
    ce98:	stmia	ip!, {r0, r1, r2, r3}
    ce9c:	add	r0, sp, #32
    cea0:	add	r1, sp, #48	; 0x30
    cea4:	mov	r2, #16
    cea8:	bl	1d7c <memcmp@plt>
    ceac:	cmp	r0, #0
    ceb0:	bne	cecc <__cxa_finalize@plt+0xab80>
    ceb4:	ldrd	r0, [r5, #184]	; 0xb8
    ceb8:	ldrd	r2, [r4, #184]	; 0xb8
    cebc:	cmp	r1, r3
    cec0:	cmpeq	r0, r2
    cec4:	bcc	cf94 <__cxa_finalize@plt+0xac48>
    cec8:	bhi	cf4c <__cxa_finalize@plt+0xac00>
    cecc:	ldm	r6, {r0, r1, r2, r3}
    ced0:	add	lr, sp, #64	; 0x40
    ced4:	add	ip, sp, #80	; 0x50
    ced8:	stm	lr, {r0, r1, r2, r3}
    cedc:	ldm	r7, {r0, r1, r2, r3}
    cee0:	stm	ip, {r0, r1, r2, r3}
    cee4:	mov	r0, lr
    cee8:	mov	r1, ip
    ceec:	mov	r2, #16
    cef0:	bl	1d7c <memcmp@plt>
    cef4:	cmp	r0, #0
    cef8:	bne	cf14 <__cxa_finalize@plt+0xabc8>
    cefc:	ldrd	r0, [r5, #200]	; 0xc8
    cf00:	ldrd	r2, [r4, #200]	; 0xc8
    cf04:	cmp	r1, r3
    cf08:	cmpeq	r0, r2
    cf0c:	bcc	cf94 <__cxa_finalize@plt+0xac48>
    cf10:	bhi	cf4c <__cxa_finalize@plt+0xac00>
    cf14:	ldrd	r0, [r5, #192]	; 0xc0
    cf18:	ldrd	r2, [r4, #192]	; 0xc0
    cf1c:	cmp	r1, r3
    cf20:	cmpeq	r0, r2
    cf24:	bcc	cf94 <__cxa_finalize@plt+0xac48>
    cf28:	bhi	cf4c <__cxa_finalize@plt+0xac00>
    cf2c:	ldrd	r0, [r5, #224]	; 0xe0
    cf30:	ldrd	r2, [r4, #224]	; 0xe0
    cf34:	cmp	r1, r3
    cf38:	cmpeq	r0, r2
    cf3c:	bcc	cf94 <__cxa_finalize@plt+0xac48>
    cf40:	movls	r0, #0
    cf44:	movhi	r0, #1
    cf48:	b	cf50 <__cxa_finalize@plt+0xac04>
    cf4c:	mov	r0, #1
    cf50:	ldr	r2, [sp, #100]	; 0x64
    cf54:	ldr	r3, [r8]
    cf58:	cmp	r2, r3
    cf5c:	bne	cf9c <__cxa_finalize@plt+0xac50>
    cf60:	add	sp, sp, #108	; 0x6c
    cf64:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    cf68:	ldrd	sl, [r5, #192]	; 0xc0
    cf6c:	ldrd	r2, [r4, #192]	; 0xc0
    cf70:	cmp	fp, r3
    cf74:	cmpeq	sl, r2
    cf78:	bne	ce64 <__cxa_finalize@plt+0xab18>
    cf7c:	ldrd	sl, [r5, #224]	; 0xe0
    cf80:	ldrd	r2, [r4, #224]	; 0xe0
    cf84:	cmp	fp, r3
    cf88:	cmpeq	sl, r2
    cf8c:	bne	ce64 <__cxa_finalize@plt+0xab18>
    cf90:	b	cf50 <__cxa_finalize@plt+0xac04>
    cf94:	mvn	r0, #0
    cf98:	b	cf50 <__cxa_finalize@plt+0xac04>
    cf9c:	bl	2154 <__stack_chk_fail@plt>
    cfa0:	ldr	r0, [pc, #128]	; d028 <__cxa_finalize@plt+0xacdc>
    cfa4:	movw	r2, #2053	; 0x805
    cfa8:	ldr	r1, [pc, #124]	; d02c <__cxa_finalize@plt+0xace0>
    cfac:	ldr	r3, [pc, #124]	; d030 <__cxa_finalize@plt+0xace4>
    cfb0:	add	r0, pc, r0
    cfb4:	add	r1, pc, r1
    cfb8:	add	r3, pc, r3
    cfbc:	bl	19c9c <__cxa_finalize@plt+0x17950>
    cfc0:	ldr	r0, [pc, #108]	; d034 <__cxa_finalize@plt+0xace8>
    cfc4:	movw	r2, #2051	; 0x803
    cfc8:	ldr	r1, [pc, #104]	; d038 <__cxa_finalize@plt+0xacec>
    cfcc:	ldr	r3, [pc, #104]	; d03c <__cxa_finalize@plt+0xacf0>
    cfd0:	add	r0, pc, r0
    cfd4:	add	r1, pc, r1
    cfd8:	add	r3, pc, r3
    cfdc:	bl	19c9c <__cxa_finalize@plt+0x17950>
    cfe0:	ldr	r0, [pc, #88]	; d040 <__cxa_finalize@plt+0xacf4>
    cfe4:	movw	r2, #2050	; 0x802
    cfe8:	ldr	r1, [pc, #84]	; d044 <__cxa_finalize@plt+0xacf8>
    cfec:	ldr	r3, [pc, #84]	; d048 <__cxa_finalize@plt+0xacfc>
    cff0:	add	r0, pc, r0
    cff4:	add	r1, pc, r1
    cff8:	add	r3, pc, r3
    cffc:	bl	19c9c <__cxa_finalize@plt+0x17950>
    d000:	ldr	r0, [pc, #68]	; d04c <__cxa_finalize@plt+0xad00>
    d004:	movw	r2, #2052	; 0x804
    d008:	ldr	r1, [pc, #64]	; d050 <__cxa_finalize@plt+0xad04>
    d00c:	ldr	r3, [pc, #64]	; d054 <__cxa_finalize@plt+0xad08>
    d010:	add	r0, pc, r0
    d014:	add	r1, pc, r1
    d018:	add	r3, pc, r3
    d01c:	bl	19c9c <__cxa_finalize@plt+0x17950>
    d020:	andeq	r6, r2, ip, lsr #31
    d024:	andeq	r0, r0, ip, asr #4
    d028:	ldrdeq	r1, [r1], -r0
    d02c:	andeq	r0, r1, r4, lsl #30
    d030:	andeq	r0, r1, r0, ror #29
    d034:	andeq	r1, r1, r8, lsl #1
    d038:	andeq	r0, r1, r4, ror #29
    d03c:	andeq	r0, r1, r0, asr #29
    d040:	andeq	r1, r1, r4, rrx
    d044:	andeq	r0, r1, r4, asr #29
    d048:	andeq	r0, r1, r0, lsr #29
    d04c:	andeq	r1, r1, ip, asr #32
    d050:	andeq	r0, r1, r4, lsr #29
    d054:	andeq	r0, r1, r0, lsl #29
    d058:	ldr	ip, [pc, #596]	; d2b4 <__cxa_finalize@plt+0xaf68>
    d05c:	ldr	r1, [pc, #596]	; d2b8 <__cxa_finalize@plt+0xaf6c>
    d060:	add	ip, pc, ip
    d064:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    d068:	mov	r7, r3
    d06c:	ldr	r8, [ip, r1]
    d070:	mov	r3, ip
    d074:	sub	sp, sp, #68	; 0x44
    d078:	subs	r9, r0, #0
    d07c:	mov	r6, r2
    d080:	ldr	r3, [r8]
    d084:	ldr	fp, [sp, #108]	; 0x6c
    d088:	ldr	sl, [sp, #112]	; 0x70
    d08c:	str	r3, [sp, #60]	; 0x3c
    d090:	beq	d294 <__cxa_finalize@plt+0xaf48>
    d094:	ldr	r3, [r9, #160]	; 0xa0
    d098:	ldr	r4, [r3, #152]	; 0x98
    d09c:	ldr	r5, [r3, #156]	; 0x9c
    d0a0:	orrs	r1, r4, r5
    d0a4:	beq	d11c <__cxa_finalize@plt+0xadd0>
    d0a8:	orrs	r2, r6, r7
    d0ac:	bne	d124 <__cxa_finalize@plt+0xadd8>
    d0b0:	ldr	r1, [sp, #104]	; 0x68
    d0b4:	cmp	r1, #1
    d0b8:	beq	d0c4 <__cxa_finalize@plt+0xad78>
    d0bc:	subs	r6, r4, #1
    d0c0:	sbc	r7, r5, #0
    d0c4:	ldr	r2, [r3, #176]	; 0xb0
    d0c8:	add	r1, sp, #48	; 0x30
    d0cc:	ldr	r3, [r3, #180]	; 0xb4
    d0d0:	mov	r0, r9
    d0d4:	strd	r6, [sp]
    d0d8:	str	fp, [sp, #8]
    d0dc:	str	r1, [sp, #12]
    d0e0:	strd	r6, [sp, #40]	; 0x28
    d0e4:	bl	c824 <__cxa_finalize@plt+0xa4d8>
    d0e8:	cmp	r0, #0
    d0ec:	ble	d104 <__cxa_finalize@plt+0xadb8>
    d0f0:	cmp	sl, #0
    d0f4:	ldrdne	r2, [sp, #48]	; 0x30
    d0f8:	movne	r0, #1
    d0fc:	moveq	r0, #1
    d100:	strdne	r2, [sl]
    d104:	ldr	r2, [sp, #60]	; 0x3c
    d108:	ldr	r3, [r8]
    d10c:	cmp	r2, r3
    d110:	bne	d290 <__cxa_finalize@plt+0xaf44>
    d114:	add	sp, sp, #68	; 0x44
    d118:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    d11c:	mov	r0, #0
    d120:	b	d104 <__cxa_finalize@plt+0xadb8>
    d124:	ldr	ip, [pc, #400]	; d2bc <__cxa_finalize@plt+0xaf70>
    d128:	mov	r1, #0
    d12c:	ldr	r2, [r3, #176]	; 0xb0
    d130:	mov	lr, #1
    d134:	ldr	r3, [r3, #180]	; 0xb4
    d138:	add	ip, pc, ip
    d13c:	str	r1, [sp, #24]
    d140:	str	r1, [sp, #28]
    d144:	add	r1, sp, #40	; 0x28
    d148:	strd	r4, [sp]
    d14c:	strd	r6, [sp, #8]
    d150:	str	ip, [sp, #16]
    d154:	str	lr, [sp, #20]
    d158:	str	r1, [sp, #32]
    d15c:	bl	bee0 <__cxa_finalize@plt+0x9b94>
    d160:	cmp	r0, #0
    d164:	ble	d104 <__cxa_finalize@plt+0xadb8>
    d168:	ldr	r2, [sp, #104]	; 0x68
    d16c:	cmp	r2, #1
    d170:	ldrd	r2, [sp, #40]	; 0x28
    d174:	beq	d22c <__cxa_finalize@plt+0xaee0>
    d178:	orrs	r1, r2, r3
    d17c:	beq	d11c <__cxa_finalize@plt+0xadd0>
    d180:	ldr	r1, [r9, #160]	; 0xa0
    d184:	subs	r4, r2, #1
    d188:	sbc	r5, r3, #0
    d18c:	mov	r0, r9
    d190:	strd	r4, [sp, #40]	; 0x28
    d194:	ldr	r2, [r1, #176]	; 0xb0
    d198:	ldr	r3, [r1, #180]	; 0xb4
    d19c:	add	r1, sp, #48	; 0x30
    d1a0:	strd	r4, [sp]
    d1a4:	str	fp, [sp, #8]
    d1a8:	str	r1, [sp, #12]
    d1ac:	bl	c824 <__cxa_finalize@plt+0xa4d8>
    d1b0:	cmp	r0, #0
    d1b4:	ble	d104 <__cxa_finalize@plt+0xadb8>
    d1b8:	ldrd	r2, [sp, #48]	; 0x30
    d1bc:	cmp	r3, r7
    d1c0:	cmpeq	r2, r6
    d1c4:	movcc	r3, #0
    d1c8:	movcs	r3, #1
    d1cc:	cmp	r3, #0
    d1d0:	beq	d0f0 <__cxa_finalize@plt+0xada4>
    d1d4:	bl	1a650 <__cxa_finalize@plt+0x18304>
    d1d8:	cmp	r0, #6
    d1dc:	mvnle	r0, #73	; 0x49
    d1e0:	ble	d104 <__cxa_finalize@plt+0xadb8>
    d1e4:	ldr	ip, [pc, #212]	; d2c0 <__cxa_finalize@plt+0xaf74>
    d1e8:	mov	r0, #7
    d1ec:	ldr	r2, [pc, #208]	; d2c4 <__cxa_finalize@plt+0xaf78>
    d1f0:	mov	r1, #0
    d1f4:	add	ip, pc, ip
    d1f8:	ldrd	r4, [sp, #40]	; 0x28
    d1fc:	add	r2, pc, r2
    d200:	str	ip, [sp]
    d204:	str	r2, [sp, #4]
    d208:	movw	r3, #2154	; 0x86a
    d20c:	ldr	ip, [r9, #40]	; 0x28
    d210:	ldr	r2, [pc, #176]	; d2c8 <__cxa_finalize@plt+0xaf7c>
    d214:	strd	r4, [sp, #16]
    d218:	add	r2, pc, r2
    d21c:	str	ip, [sp, #8]
    d220:	bl	19ed0 <__cxa_finalize@plt+0x17b84>
    d224:	mvn	r0, #73	; 0x49
    d228:	b	d104 <__cxa_finalize@plt+0xadb8>
    d22c:	subs	r4, r4, #1
    d230:	sbc	r5, r5, #0
    d234:	cmp	r5, r3
    d238:	cmpeq	r4, r2
    d23c:	bls	d11c <__cxa_finalize@plt+0xadd0>
    d240:	ldr	r1, [r9, #160]	; 0xa0
    d244:	adds	r4, r2, #1
    d248:	adc	r5, r3, #0
    d24c:	mov	r0, r9
    d250:	strd	r4, [sp, #40]	; 0x28
    d254:	ldr	r2, [r1, #176]	; 0xb0
    d258:	ldr	r3, [r1, #180]	; 0xb4
    d25c:	add	r1, sp, #48	; 0x30
    d260:	strd	r4, [sp]
    d264:	str	fp, [sp, #8]
    d268:	str	r1, [sp, #12]
    d26c:	bl	c824 <__cxa_finalize@plt+0xa4d8>
    d270:	cmp	r0, #0
    d274:	ble	d104 <__cxa_finalize@plt+0xadb8>
    d278:	ldrd	r2, [sp, #48]	; 0x30
    d27c:	cmp	r3, r7
    d280:	cmpeq	r2, r6
    d284:	movhi	r3, #0
    d288:	movls	r3, #1
    d28c:	b	d1cc <__cxa_finalize@plt+0xae80>
    d290:	bl	2154 <__stack_chk_fail@plt>
    d294:	ldr	r0, [pc, #48]	; d2cc <__cxa_finalize@plt+0xaf80>
    d298:	movw	r2, #2110	; 0x83e
    d29c:	ldr	r1, [pc, #44]	; d2d0 <__cxa_finalize@plt+0xaf84>
    d2a0:	ldr	r3, [pc, #44]	; d2d4 <__cxa_finalize@plt+0xaf88>
    d2a4:	add	r0, pc, r0
    d2a8:	add	r1, pc, r1
    d2ac:	add	r3, pc, r3
    d2b0:	bl	19c9c <__cxa_finalize@plt+0x17950>
    d2b4:	andeq	r6, r2, r4, lsr #26
    d2b8:	andeq	r0, r0, ip, asr #4
    d2bc:			; <UNDEFINED> instruction: 0xffffd788
    d2c0:	andeq	r1, r1, ip, lsr #20
    d2c4:	andeq	r0, r1, r8, lsr #29
    d2c8:	andeq	r0, r1, r0, lsr #25
    d2cc:	andeq	r3, r1, r8, lsl #4
    d2d0:	andeq	r0, r1, r0, lsl ip
    d2d4:	andeq	r1, r1, r8, lsr r9
    d2d8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    d2dc:	sub	sp, sp, #84	; 0x54
    d2e0:	ldr	lr, [pc, #536]	; d500 <__cxa_finalize@plt+0xb1b4>
    d2e4:	mov	r5, r1
    d2e8:	ldr	ip, [pc, #532]	; d504 <__cxa_finalize@plt+0xb1b8>
    d2ec:	mov	r8, r2
    d2f0:	add	lr, pc, lr
    d2f4:	mov	r7, r3
    d2f8:	ldr	r1, [sp, #132]	; 0x84
    d2fc:	subs	r9, r0, #0
    d300:	ldr	r4, [lr, ip]
    d304:	mov	r3, lr
    d308:	ldr	r2, [sp, #136]	; 0x88
    d30c:	str	r1, [sp, #48]	; 0x30
    d310:	ldr	r3, [r4]
    d314:	str	r2, [sp, #52]	; 0x34
    d318:	str	r3, [sp, #76]	; 0x4c
    d31c:	beq	d4e0 <__cxa_finalize@plt+0xb194>
    d320:	orrs	r3, r8, r7
    d324:	movne	r6, #0
    d328:	moveq	r6, #1
    d32c:	cmp	r5, #0
    d330:	moveq	r6, #0
    d334:	andne	r6, r6, #1
    d338:	cmp	r6, #0
    d33c:	bne	d4c0 <__cxa_finalize@plt+0xb174>
    d340:	add	r3, sp, #60	; 0x3c
    d344:	mov	r1, #1
    d348:	str	r3, [sp]
    d34c:	ldrd	r2, [sp, #120]	; 0x78
    d350:	bl	aef8 <__cxa_finalize@plt+0x8bac>
    d354:	cmp	r0, #0
    d358:	blt	d448 <__cxa_finalize@plt+0xb0fc>
    d35c:	ldr	r1, [sp, #60]	; 0x3c
    d360:	ldr	sl, [r1, #56]	; 0x38
    d364:	ldr	fp, [r1, #60]	; 0x3c
    d368:	orrs	r2, sl, fp
    d36c:	beq	d474 <__cxa_finalize@plt+0xb128>
    d370:	cmp	r5, #0
    d374:	beq	d47c <__cxa_finalize@plt+0xb130>
    d378:	ldrb	r3, [r5]
    d37c:	cmp	r3, #3
    d380:	mvnne	r0, #21
    d384:	bne	d448 <__cxa_finalize@plt+0xb0fc>
    d388:	ldr	r0, [r1, #52]	; 0x34
    d38c:	mov	lr, #1
    d390:	ldr	ip, [r1, #48]	; 0x30
    d394:	ldr	r2, [r1, #40]	; 0x28
    d398:	ldr	r3, [r1, #44]	; 0x2c
    d39c:	ldr	r1, [pc, #356]	; d508 <__cxa_finalize@plt+0xb1bc>
    d3a0:	str	r0, [sp, #4]
    d3a4:	mov	r0, r9
    d3a8:	add	r1, pc, r1
    d3ac:	str	ip, [sp]
    d3b0:	str	r1, [sp, #24]
    d3b4:	add	r1, sp, #64	; 0x40
    d3b8:	strd	sl, [sp, #8]
    d3bc:	str	r8, [sp, #16]
    d3c0:	str	r7, [sp, #20]
    d3c4:	str	r6, [sp, #32]
    d3c8:	str	r6, [sp, #36]	; 0x24
    d3cc:	str	lr, [sp, #28]
    d3d0:	str	r1, [sp, #40]	; 0x28
    d3d4:	bl	c614 <__cxa_finalize@plt+0xa2c8>
    d3d8:	cmp	r0, #0
    d3dc:	ble	d448 <__cxa_finalize@plt+0xb0fc>
    d3e0:	ldr	r1, [sp, #128]	; 0x80
    d3e4:	ldrd	r2, [sp, #64]	; 0x40
    d3e8:	cmp	r1, #1
    d3ec:	beq	d460 <__cxa_finalize@plt+0xb114>
    d3f0:	orrs	r1, r2, r3
    d3f4:	beq	d474 <__cxa_finalize@plt+0xb128>
    d3f8:	subs	r2, r2, #1
    d3fc:	ldr	r1, [sp, #60]	; 0x3c
    d400:	sbc	r3, r3, #0
    d404:	mov	lr, r2
    d408:	mov	r5, r3
    d40c:	strd	r2, [sp, #64]	; 0x40
    d410:	ldr	r2, [r1, #40]	; 0x28
    d414:	mov	r0, r9
    d418:	ldr	r3, [r1, #44]	; 0x2c
    d41c:	ldr	ip, [r1, #48]	; 0x30
    d420:	ldr	r1, [r1, #52]	; 0x34
    d424:	str	lr, [sp, #8]
    d428:	str	ip, [sp]
    d42c:	str	r1, [sp, #4]
    d430:	ldr	r1, [sp, #48]	; 0x30
    d434:	str	r5, [sp, #12]
    d438:	str	r1, [sp, #16]
    d43c:	ldr	r1, [sp, #52]	; 0x34
    d440:	str	r1, [sp, #20]
    d444:	bl	ca24 <__cxa_finalize@plt+0xa6d8>
    d448:	ldr	r2, [sp, #76]	; 0x4c
    d44c:	ldr	r3, [r4]
    d450:	cmp	r2, r3
    d454:	bne	d4bc <__cxa_finalize@plt+0xb170>
    d458:	add	sp, sp, #84	; 0x54
    d45c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    d460:	subs	r0, sl, #1
    d464:	sbc	r1, fp, #0
    d468:	cmp	r1, r3
    d46c:	cmpeq	r0, r2
    d470:	bhi	d494 <__cxa_finalize@plt+0xb148>
    d474:	mov	r0, #0
    d478:	b	d448 <__cxa_finalize@plt+0xb0fc>
    d47c:	ldr	r3, [sp, #128]	; 0x80
    d480:	cmp	r3, #1
    d484:	beq	d4b0 <__cxa_finalize@plt+0xb164>
    d488:	subs	r2, sl, #1
    d48c:	sbc	r3, fp, #0
    d490:	b	d404 <__cxa_finalize@plt+0xb0b8>
    d494:	adds	r2, r2, #1
    d498:	ldr	r1, [sp, #60]	; 0x3c
    d49c:	adc	r3, r3, #0
    d4a0:	strd	r2, [sp, #64]	; 0x40
    d4a4:	mov	lr, r2
    d4a8:	mov	r5, r3
    d4ac:	b	d410 <__cxa_finalize@plt+0xb0c4>
    d4b0:	mov	r2, #0
    d4b4:	mov	r3, #0
    d4b8:	b	d404 <__cxa_finalize@plt+0xb0b8>
    d4bc:	bl	2154 <__stack_chk_fail@plt>
    d4c0:	ldr	r0, [pc, #68]	; d50c <__cxa_finalize@plt+0xb1c0>
    d4c4:	mov	r2, #2176	; 0x880
    d4c8:	ldr	r1, [pc, #64]	; d510 <__cxa_finalize@plt+0xb1c4>
    d4cc:	ldr	r3, [pc, #64]	; d514 <__cxa_finalize@plt+0xb1c8>
    d4d0:	add	r0, pc, r0
    d4d4:	add	r1, pc, r1
    d4d8:	add	r3, pc, r3
    d4dc:	bl	19c9c <__cxa_finalize@plt+0x17950>
    d4e0:	ldr	r0, [pc, #48]	; d518 <__cxa_finalize@plt+0xb1cc>
    d4e4:	movw	r2, #2175	; 0x87f
    d4e8:	ldr	r1, [pc, #44]	; d51c <__cxa_finalize@plt+0xb1d0>
    d4ec:	ldr	r3, [pc, #44]	; d520 <__cxa_finalize@plt+0xb1d4>
    d4f0:	add	r0, pc, r0
    d4f4:	add	r1, pc, r1
    d4f8:	add	r3, pc, r3
    d4fc:	bl	19c9c <__cxa_finalize@plt+0x17950>
    d500:	muleq	r2, r4, sl
    d504:	andeq	r0, r0, ip, asr #4
    d508:			; <UNDEFINED> instruction: 0xffffd518
    d50c:	strdeq	r0, [r1], -ip
    d510:	andeq	r0, r1, r4, ror #19
    d514:	andeq	r1, r1, r0, ror #14
    d518:			; <UNDEFINED> instruction: 0x00012fbc
    d51c:	andeq	r0, r1, r4, asr #19
    d520:	andeq	r1, r1, r0, asr #14
    d524:	ldr	r1, [pc, #220]	; d608 <__cxa_finalize@plt+0xb2bc>
    d528:	ldr	ip, [pc, #220]	; d60c <__cxa_finalize@plt+0xb2c0>
    d52c:	add	r1, pc, r1
    d530:	push	{r4, r5, r6, r7, r8, r9, lr}
    d534:	subs	r5, r0, #0
    d538:	ldr	r4, [r1, ip]
    d53c:	sub	sp, sp, #60	; 0x3c
    d540:	ldr	r7, [sp, #100]	; 0x64
    d544:	ldr	r1, [r4]
    d548:	ldr	r6, [sp, #104]	; 0x68
    d54c:	str	r1, [sp, #52]	; 0x34
    d550:	beq	d5e8 <__cxa_finalize@plt+0xb29c>
    d554:	add	ip, sp, #48	; 0x30
    d558:	mov	r1, #1
    d55c:	str	ip, [sp]
    d560:	bl	aef8 <__cxa_finalize@plt+0x8bac>
    d564:	cmp	r0, #0
    d568:	blt	d5cc <__cxa_finalize@plt+0xb280>
    d56c:	ldr	r1, [sp, #48]	; 0x30
    d570:	mov	r0, r5
    d574:	ldr	lr, [pc, #148]	; d610 <__cxa_finalize@plt+0xb2c4>
    d578:	mov	ip, #0
    d57c:	ldr	r8, [r1, #48]	; 0x30
    d580:	add	lr, pc, lr
    d584:	ldr	r5, [r1, #52]	; 0x34
    d588:	ldr	r2, [r1, #40]	; 0x28
    d58c:	ldr	r3, [r1, #44]	; 0x2c
    d590:	str	r8, [sp]
    d594:	ldrd	r8, [sp, #88]	; 0x58
    d598:	str	r5, [sp, #4]
    d59c:	ldr	r5, [r1, #56]	; 0x38
    d5a0:	ldr	r1, [r1, #60]	; 0x3c
    d5a4:	strd	r8, [sp, #16]
    d5a8:	ldr	r9, [sp, #96]	; 0x60
    d5ac:	str	r5, [sp, #8]
    d5b0:	str	r1, [sp, #12]
    d5b4:	str	r9, [sp, #28]
    d5b8:	str	r7, [sp, #32]
    d5bc:	str	r6, [sp, #36]	; 0x24
    d5c0:	str	lr, [sp, #24]
    d5c4:	str	ip, [sp, #40]	; 0x28
    d5c8:	bl	c614 <__cxa_finalize@plt+0xa2c8>
    d5cc:	ldr	r2, [sp, #52]	; 0x34
    d5d0:	ldr	r3, [r4]
    d5d4:	cmp	r2, r3
    d5d8:	bne	d5e4 <__cxa_finalize@plt+0xb298>
    d5dc:	add	sp, sp, #60	; 0x3c
    d5e0:	pop	{r4, r5, r6, r7, r8, r9, pc}
    d5e4:	bl	2154 <__stack_chk_fail@plt>
    d5e8:	ldr	r0, [pc, #36]	; d614 <__cxa_finalize@plt+0xb2c8>
    d5ec:	movw	r2, #2236	; 0x8bc
    d5f0:	ldr	r1, [pc, #32]	; d618 <__cxa_finalize@plt+0xb2cc>
    d5f4:	ldr	r3, [pc, #32]	; d61c <__cxa_finalize@plt+0xb2d0>
    d5f8:	add	r0, pc, r0
    d5fc:	add	r1, pc, r1
    d600:	add	r3, pc, r3
    d604:	bl	19c9c <__cxa_finalize@plt+0x17950>
    d608:	andeq	r6, r2, r8, asr r8
    d60c:	andeq	r0, r0, ip, asr #4
    d610:			; <UNDEFINED> instruction: 0xffffd340
    d614:			; <UNDEFINED> instruction: 0x00012eb4
    d618:			; <UNDEFINED> instruction: 0x000108bc
    d61c:	andeq	r1, r1, r4, lsl r5
    d620:	ldr	r1, [pc, #644]	; d8ac <__cxa_finalize@plt+0xb560>
    d624:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    d628:	subs	r4, r0, #0
    d62c:	ldr	r0, [pc, #636]	; d8b0 <__cxa_finalize@plt+0xb564>
    d630:	sub	sp, sp, #140	; 0x8c
    d634:	add	r1, pc, r1
    d638:	strd	r2, [sp, #56]	; 0x38
    d63c:	ldr	r0, [r1, r0]
    d640:	mov	r3, r1
    d644:	ldr	sl, [sp, #204]	; 0xcc
    d648:	ldr	fp, [sp, #208]	; 0xd0
    d64c:	ldr	r3, [r0]
    d650:	ldr	r6, [sp, #200]	; 0xc8
    d654:	str	r0, [sp, #68]	; 0x44
    d658:	str	sl, [sp, #72]	; 0x48
    d65c:	str	fp, [sp, #76]	; 0x4c
    d660:	str	r3, [sp, #132]	; 0x84
    d664:	beq	d88c <__cxa_finalize@plt+0xb540>
    d668:	add	r3, sp, #184	; 0xb8
    d66c:	add	r2, sp, #96	; 0x60
    d670:	str	r2, [sp, #12]
    d674:	add	ip, sp, #172	; 0xac
    d678:	ldm	r3, {r0, r1}
    d67c:	add	r8, sp, #84	; 0x54
    d680:	str	r8, [sp, #8]
    d684:	ldmib	ip, {r2, r3}
    d688:	stm	sp, {r0, r1}
    d68c:	mov	r0, r4
    d690:	bl	bd40 <__cxa_finalize@plt+0x99f4>
    d694:	cmp	r0, #0
    d698:	blt	d83c <__cxa_finalize@plt+0xb4f0>
    d69c:	beq	d880 <__cxa_finalize@plt+0xb534>
    d6a0:	ldr	r1, [sp, #84]	; 0x54
    d6a4:	mov	r5, #0
    d6a8:	ldrd	sl, [sp, #192]	; 0xc0
    d6ac:	ldr	ip, [pc, #512]	; d8b4 <__cxa_finalize@plt+0xb568>
    d6b0:	ldr	r0, [r1, #52]	; 0x34
    d6b4:	ldr	lr, [r1, #48]	; 0x30
    d6b8:	add	ip, pc, ip
    d6bc:	ldr	r2, [r1, #40]	; 0x28
    d6c0:	ldr	r3, [r1, #44]	; 0x2c
    d6c4:	str	lr, [sp]
    d6c8:	str	r0, [sp, #4]
    d6cc:	ldr	r0, [r1, #56]	; 0x38
    d6d0:	ldr	r1, [r1, #60]	; 0x3c
    d6d4:	strd	sl, [sp, #16]
    d6d8:	str	r0, [sp, #8]
    d6dc:	mov	r0, r4
    d6e0:	str	r1, [sp, #12]
    d6e4:	add	r1, sp, #104	; 0x68
    d6e8:	str	r6, [sp, #28]
    d6ec:	str	ip, [sp, #24]
    d6f0:	str	r5, [sp, #32]
    d6f4:	str	r5, [sp, #40]	; 0x28
    d6f8:	str	r1, [sp, #36]	; 0x24
    d6fc:	bl	c614 <__cxa_finalize@plt+0xa2c8>
    d700:	cmp	r0, #0
    d704:	ble	d83c <__cxa_finalize@plt+0xb4f0>
    d708:	ldr	r7, [pc, #424]	; d8b8 <__cxa_finalize@plt+0xb56c>
    d70c:	add	sl, sp, #112	; 0x70
    d710:	add	fp, sp, #92	; 0x5c
    d714:	add	ip, sp, #120	; 0x78
    d718:	add	r7, pc, r7
    d71c:	add	r9, sp, #88	; 0x58
    d720:	str	ip, [sp, #64]	; 0x40
    d724:	str	sl, [sp, #52]	; 0x34
    d728:	str	fp, [sp, #48]	; 0x30
    d72c:	b	d820 <__cxa_finalize@plt+0xb4d4>
    d730:	ldr	r1, [sp, #88]	; 0x58
    d734:	mov	r0, r4
    d738:	ldr	sl, [sp, #52]	; 0x34
    d73c:	ldr	ip, [r1, #52]	; 0x34
    d740:	ldr	lr, [r1, #48]	; 0x30
    d744:	ldr	r2, [r1, #40]	; 0x28
    d748:	ldr	r3, [r1, #44]	; 0x2c
    d74c:	str	lr, [sp]
    d750:	str	ip, [sp, #4]
    d754:	ldr	ip, [r1, #56]	; 0x38
    d758:	ldr	r1, [r1, #60]	; 0x3c
    d75c:	str	sl, [sp, #36]	; 0x24
    d760:	ldrd	sl, [sp, #104]	; 0x68
    d764:	str	ip, [sp, #8]
    d768:	str	r1, [sp, #12]
    d76c:	str	r7, [sp, #24]
    d770:	str	r6, [sp, #28]
    d774:	str	r5, [sp, #32]
    d778:	str	r5, [sp, #40]	; 0x28
    d77c:	strd	sl, [sp, #16]
    d780:	bl	c614 <__cxa_finalize@plt+0xa2c8>
    d784:	cmp	r0, #0
    d788:	ble	d83c <__cxa_finalize@plt+0xb4f0>
    d78c:	ldrd	r2, [sp, #96]	; 0x60
    d790:	mov	r0, r4
    d794:	str	r8, [sp]
    d798:	mov	r1, #1
    d79c:	bl	aef8 <__cxa_finalize@plt+0x8bac>
    d7a0:	cmp	r0, #0
    d7a4:	blt	d83c <__cxa_finalize@plt+0xb4f0>
    d7a8:	ldr	r1, [sp, #84]	; 0x54
    d7ac:	mov	r0, r4
    d7b0:	ldrd	sl, [sp, #112]	; 0x70
    d7b4:	ldr	ip, [r1, #52]	; 0x34
    d7b8:	ldr	lr, [r1, #48]	; 0x30
    d7bc:	ldr	r2, [r1, #40]	; 0x28
    d7c0:	ldr	r3, [r1, #44]	; 0x2c
    d7c4:	str	lr, [sp]
    d7c8:	str	ip, [sp, #4]
    d7cc:	ldr	ip, [r1, #56]	; 0x38
    d7d0:	ldr	r1, [r1, #60]	; 0x3c
    d7d4:	str	r7, [sp, #24]
    d7d8:	str	ip, [sp, #8]
    d7dc:	ldr	ip, [sp, #48]	; 0x30
    d7e0:	str	r1, [sp, #12]
    d7e4:	add	r1, sp, #120	; 0x78
    d7e8:	str	r6, [sp, #28]
    d7ec:	str	ip, [sp, #32]
    d7f0:	str	r1, [sp, #36]	; 0x24
    d7f4:	str	r5, [sp, #40]	; 0x28
    d7f8:	strd	sl, [sp, #16]
    d7fc:	bl	c614 <__cxa_finalize@plt+0xa2c8>
    d800:	cmp	r0, #0
    d804:	ble	d83c <__cxa_finalize@plt+0xb4f0>
    d808:	ldrd	r0, [sp, #120]	; 0x78
    d80c:	ldrd	r2, [sp, #112]	; 0x70
    d810:	cmp	r3, r1
    d814:	cmpeq	r2, r0
    d818:	beq	d858 <__cxa_finalize@plt+0xb50c>
    d81c:	strd	r0, [sp, #104]	; 0x68
    d820:	str	r9, [sp]
    d824:	mov	r0, r4
    d828:	mov	r1, #1
    d82c:	ldrd	r2, [sp, #56]	; 0x38
    d830:	bl	aef8 <__cxa_finalize@plt+0x8bac>
    d834:	cmp	r0, #0
    d838:	bge	d730 <__cxa_finalize@plt+0xb3e4>
    d83c:	ldr	sl, [sp, #68]	; 0x44
    d840:	ldr	r2, [sp, #132]	; 0x84
    d844:	ldr	r3, [sl]
    d848:	cmp	r2, r3
    d84c:	bne	d888 <__cxa_finalize@plt+0xb53c>
    d850:	add	sp, sp, #140	; 0x8c
    d854:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    d858:	ldr	fp, [sp, #72]	; 0x48
    d85c:	ldr	ip, [sp, #76]	; 0x4c
    d860:	cmp	fp, #0
    d864:	ldrne	r3, [sp, #92]	; 0x5c
    d868:	strne	r3, [fp]
    d86c:	cmp	ip, #0
    d870:	moveq	r0, #1
    d874:	strdne	r0, [ip]
    d878:	movne	r0, #1
    d87c:	b	d83c <__cxa_finalize@plt+0xb4f0>
    d880:	mvn	r0, #1
    d884:	b	d83c <__cxa_finalize@plt+0xb4f0>
    d888:	bl	2154 <__stack_chk_fail@plt>
    d88c:	ldr	r0, [pc, #40]	; d8bc <__cxa_finalize@plt+0xb570>
    d890:	movw	r2, #2264	; 0x8d8
    d894:	ldr	r1, [pc, #36]	; d8c0 <__cxa_finalize@plt+0xb574>
    d898:	ldr	r3, [pc, #36]	; d8c4 <__cxa_finalize@plt+0xb578>
    d89c:	add	r0, pc, r0
    d8a0:	add	r1, pc, r1
    d8a4:	add	r3, pc, r3
    d8a8:	bl	19c9c <__cxa_finalize@plt+0x17950>
    d8ac:	andeq	r6, r2, r0, asr r7
    d8b0:	andeq	r0, r0, ip, asr #4
    d8b4:			; <UNDEFINED> instruction: 0xffffdbe0
    d8b8:			; <UNDEFINED> instruction: 0xffffd1a8
    d8bc:	andeq	r2, r1, r0, lsl ip
    d8c0:	andeq	r0, r1, r8, lsl r6
    d8c4:	andeq	r1, r1, r0, asr r1
    d8c8:	ldr	r1, [pc, #220]	; d9ac <__cxa_finalize@plt+0xb660>
    d8cc:	ldr	ip, [pc, #220]	; d9b0 <__cxa_finalize@plt+0xb664>
    d8d0:	add	r1, pc, r1
    d8d4:	push	{r4, r5, r6, r7, r8, r9, lr}
    d8d8:	subs	r5, r0, #0
    d8dc:	ldr	r4, [r1, ip]
    d8e0:	sub	sp, sp, #60	; 0x3c
    d8e4:	ldr	r7, [sp, #100]	; 0x64
    d8e8:	ldr	r1, [r4]
    d8ec:	ldr	r6, [sp, #104]	; 0x68
    d8f0:	str	r1, [sp, #52]	; 0x34
    d8f4:	beq	d98c <__cxa_finalize@plt+0xb640>
    d8f8:	add	ip, sp, #48	; 0x30
    d8fc:	mov	r1, #1
    d900:	str	ip, [sp]
    d904:	bl	aef8 <__cxa_finalize@plt+0x8bac>
    d908:	cmp	r0, #0
    d90c:	blt	d970 <__cxa_finalize@plt+0xb624>
    d910:	ldr	r1, [sp, #48]	; 0x30
    d914:	mov	r0, r5
    d918:	ldr	lr, [pc, #148]	; d9b4 <__cxa_finalize@plt+0xb668>
    d91c:	mov	ip, #0
    d920:	ldr	r8, [r1, #48]	; 0x30
    d924:	add	lr, pc, lr
    d928:	ldr	r5, [r1, #52]	; 0x34
    d92c:	ldr	r2, [r1, #40]	; 0x28
    d930:	ldr	r3, [r1, #44]	; 0x2c
    d934:	str	r8, [sp]
    d938:	ldrd	r8, [sp, #88]	; 0x58
    d93c:	str	r5, [sp, #4]
    d940:	ldr	r5, [r1, #56]	; 0x38
    d944:	ldr	r1, [r1, #60]	; 0x3c
    d948:	strd	r8, [sp, #16]
    d94c:	ldr	r9, [sp, #96]	; 0x60
    d950:	str	r5, [sp, #8]
    d954:	str	r1, [sp, #12]
    d958:	str	r9, [sp, #28]
    d95c:	str	r7, [sp, #32]
    d960:	str	r6, [sp, #36]	; 0x24
    d964:	str	lr, [sp, #24]
    d968:	str	ip, [sp, #40]	; 0x28
    d96c:	bl	c614 <__cxa_finalize@plt+0xa2c8>
    d970:	ldr	r2, [sp, #52]	; 0x34
    d974:	ldr	r3, [r4]
    d978:	cmp	r2, r3
    d97c:	bne	d988 <__cxa_finalize@plt+0xb63c>
    d980:	add	sp, sp, #60	; 0x3c
    d984:	pop	{r4, r5, r6, r7, r8, r9, pc}
    d988:	bl	2154 <__stack_chk_fail@plt>
    d98c:	ldr	r0, [pc, #36]	; d9b8 <__cxa_finalize@plt+0xb66c>
    d990:	movw	r2, #2345	; 0x929
    d994:	ldr	r1, [pc, #32]	; d9bc <__cxa_finalize@plt+0xb670>
    d998:	ldr	r3, [pc, #32]	; d9c0 <__cxa_finalize@plt+0xb674>
    d99c:	add	r0, pc, r0
    d9a0:	add	r1, pc, r1
    d9a4:	add	r3, pc, r3
    d9a8:	bl	19c9c <__cxa_finalize@plt+0x17950>
    d9ac:			; <UNDEFINED> instruction: 0x000264b4
    d9b0:	andeq	r0, r0, ip, asr #4
    d9b4:			; <UNDEFINED> instruction: 0xffffd78c
    d9b8:	andeq	r2, r1, r0, lsl fp
    d9bc:	andeq	r0, r1, r8, lsl r5
    d9c0:	andeq	r1, r1, r8, lsl r1
    d9c4:	ldr	r1, [pc, #220]	; daa8 <__cxa_finalize@plt+0xb75c>
    d9c8:	ldr	ip, [pc, #220]	; daac <__cxa_finalize@plt+0xb760>
    d9cc:	add	r1, pc, r1
    d9d0:	push	{r4, r5, r6, r7, r8, r9, lr}
    d9d4:	subs	r5, r0, #0
    d9d8:	ldr	r4, [r1, ip]
    d9dc:	sub	sp, sp, #60	; 0x3c
    d9e0:	ldr	r7, [sp, #100]	; 0x64
    d9e4:	ldr	r1, [r4]
    d9e8:	ldr	r6, [sp, #104]	; 0x68
    d9ec:	str	r1, [sp, #52]	; 0x34
    d9f0:	beq	da88 <__cxa_finalize@plt+0xb73c>
    d9f4:	add	ip, sp, #48	; 0x30
    d9f8:	mov	r1, #1
    d9fc:	str	ip, [sp]
    da00:	bl	aef8 <__cxa_finalize@plt+0x8bac>
    da04:	cmp	r0, #0
    da08:	blt	da6c <__cxa_finalize@plt+0xb720>
    da0c:	ldr	r1, [sp, #48]	; 0x30
    da10:	mov	r0, r5
    da14:	ldr	lr, [pc, #148]	; dab0 <__cxa_finalize@plt+0xb764>
    da18:	mov	ip, #0
    da1c:	ldr	r8, [r1, #48]	; 0x30
    da20:	add	lr, pc, lr
    da24:	ldr	r5, [r1, #52]	; 0x34
    da28:	ldr	r2, [r1, #40]	; 0x28
    da2c:	ldr	r3, [r1, #44]	; 0x2c
    da30:	str	r8, [sp]
    da34:	ldrd	r8, [sp, #88]	; 0x58
    da38:	str	r5, [sp, #4]
    da3c:	ldr	r5, [r1, #56]	; 0x38
    da40:	ldr	r1, [r1, #60]	; 0x3c
    da44:	strd	r8, [sp, #16]
    da48:	ldr	r9, [sp, #96]	; 0x60
    da4c:	str	r5, [sp, #8]
    da50:	str	r1, [sp, #12]
    da54:	str	r9, [sp, #28]
    da58:	str	r7, [sp, #32]
    da5c:	str	r6, [sp, #36]	; 0x24
    da60:	str	lr, [sp, #24]
    da64:	str	ip, [sp, #40]	; 0x28
    da68:	bl	c614 <__cxa_finalize@plt+0xa2c8>
    da6c:	ldr	r2, [sp, #52]	; 0x34
    da70:	ldr	r3, [r4]
    da74:	cmp	r2, r3
    da78:	bne	da84 <__cxa_finalize@plt+0xb738>
    da7c:	add	sp, sp, #60	; 0x3c
    da80:	pop	{r4, r5, r6, r7, r8, r9, pc}
    da84:	bl	2154 <__stack_chk_fail@plt>
    da88:	ldr	r0, [pc, #36]	; dab4 <__cxa_finalize@plt+0xb768>
    da8c:	movw	r2, #2371	; 0x943
    da90:	ldr	r1, [pc, #32]	; dab8 <__cxa_finalize@plt+0xb76c>
    da94:	ldr	r3, [pc, #32]	; dabc <__cxa_finalize@plt+0xb770>
    da98:	add	r0, pc, r0
    da9c:	add	r1, pc, r1
    daa0:	add	r3, pc, r3
    daa4:	bl	19c9c <__cxa_finalize@plt+0x17950>
    daa8:			; <UNDEFINED> instruction: 0x000263b8
    daac:	andeq	r0, r0, ip, asr #4
    dab0:			; <UNDEFINED> instruction: 0xffffd784
    dab4:	andeq	r2, r1, r4, lsl sl
    dab8:	andeq	r0, r1, ip, lsl r4
    dabc:	andeq	r0, r1, ip, asr #31
    dac0:	ldr	r3, [pc, #1000]	; deb0 <__cxa_finalize@plt+0xbb64>
    dac4:	ldr	r2, [pc, #1000]	; deb4 <__cxa_finalize@plt+0xbb68>
    dac8:	add	r3, pc, r3
    dacc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    dad0:	subs	sl, r0, #0
    dad4:	ldr	fp, [r3, r2]
    dad8:	sub	sp, sp, #164	; 0xa4
    dadc:	ldr	r3, [fp]
    dae0:	str	r3, [sp, #156]	; 0x9c
    dae4:	beq	de6c <__cxa_finalize@plt+0xbb20>
    dae8:	cmp	r1, #0
    daec:	blt	de4c <__cxa_finalize@plt+0xbb00>
    daf0:	mov	r0, r1
    daf4:	add	r1, sp, #24
    daf8:	bl	2184 <fstatvfs64@plt>
    dafc:	cmp	r0, #0
    db00:	blt	de8c <__cxa_finalize@plt+0xbb40>
    db04:	ldr	r1, [sp, #28]
    db08:	mvn	r2, #0
    db0c:	ldr	r8, [sp, #32]
    db10:	mvn	r3, #0
    db14:	ldrd	r4, [sl]
    db18:	ldr	r0, [sp, #36]	; 0x24
    db1c:	umull	r8, r9, r8, r1
    db20:	cmp	r5, r3
    db24:	cmpeq	r4, r2
    db28:	mla	r9, r1, r0, r9
    db2c:	beq	ddcc <__cxa_finalize@plt+0xba80>
    db30:	bl	13074 <__cxa_finalize@plt+0x10d28>
    db34:	sub	r3, r0, #1
    db38:	rsb	r0, r0, #0
    db3c:	add	r4, r3, r4
    db40:	mov	r3, #0
    db44:	and	r4, r4, r0
    db48:	cmp	r4, #8388608	; 0x800000
    db4c:	bcc	dcf4 <__cxa_finalize@plt+0xb9a8>
    db50:	mov	r6, r4
    db54:	mov	r7, r3
    db58:	str	r4, [sl]
    db5c:	str	r3, [sl, #4]
    db60:	ldrd	r4, [sl, #16]
    db64:	mvn	r2, #0
    db68:	mvn	r3, #0
    db6c:	cmp	r5, r3
    db70:	cmpeq	r4, r2
    db74:	beq	dd78 <__cxa_finalize@plt+0xba2c>
    db78:	bl	13074 <__cxa_finalize@plt+0x10d28>
    db7c:	sub	r4, r4, #1
    db80:	mov	r3, #0
    db84:	str	r3, [sl, #20]
    db88:	mov	r5, r3
    db8c:	rsb	r2, r0, #0
    db90:	add	r0, r4, r0
    db94:	and	r2, r2, r0
    db98:	str	r2, [sl, #16]
    db9c:	mov	r4, r2
    dba0:	movw	r2, #65535	; 0xffff
    dba4:	movt	r2, #63	; 0x3f
    dba8:	mov	r3, #0
    dbac:	cmp	r5, r3
    dbb0:	cmpeq	r4, r2
    dbb4:	bhi	dd20 <__cxa_finalize@plt+0xb9d4>
    dbb8:	mov	r0, #4194304	; 0x400000
    dbbc:	mov	r1, #0
    dbc0:	mov	r2, #8388608	; 0x800000
    dbc4:	mov	r3, #0
    dbc8:	mov	r4, r0
    dbcc:	mov	r5, r1
    dbd0:	str	r0, [sl, #16]
    dbd4:	str	r1, [sl, #20]
    dbd8:	cmp	r3, r7
    dbdc:	cmpeq	r2, r6
    dbe0:	ldrd	r6, [sl, #24]
    dbe4:	strdhi	r2, [sl]
    dbe8:	mvn	r2, #0
    dbec:	mvn	r3, #0
    dbf0:	cmp	r7, r3
    dbf4:	cmpeq	r6, r2
    dbf8:	beq	dd10 <__cxa_finalize@plt+0xb9c4>
    dbfc:	bl	13074 <__cxa_finalize@plt+0x10d28>
    dc00:	sub	r6, r6, #1
    dc04:	mov	r7, #0
    dc08:	rsb	r3, r0, #0
    dc0c:	add	r0, r6, r0
    dc10:	and	r6, r3, r0
    dc14:	cmp	r6, #4194304	; 0x400000
    dc18:	bcc	dd10 <__cxa_finalize@plt+0xb9c4>
    dc1c:	cmp	r5, r7
    dc20:	cmpeq	r4, r6
    dc24:	strd	r6, [sl, #24]
    dc28:	strdcc	r6, [sl, #16]
    dc2c:	ldrd	r2, [sl, #32]
    dc30:	mvn	r0, #0
    dc34:	mvn	r1, #0
    dc38:	cmp	r3, r1
    dc3c:	cmpeq	r2, r0
    dc40:	beq	dd2c <__cxa_finalize@plt+0xb9e0>
    dc44:	bl	1a650 <__cxa_finalize@plt+0x18304>
    dc48:	cmp	r0, #6
    dc4c:	ble	dcdc <__cxa_finalize@plt+0xb990>
    dc50:	mov	r1, #8
    dc54:	ldrd	r2, [sl]
    dc58:	add	r0, sp, #124	; 0x7c
    dc5c:	bl	14894 <__cxa_finalize@plt+0x12548>
    dc60:	mov	r1, #8
    dc64:	ldrd	r2, [sl, #16]
    dc68:	mov	r6, r0
    dc6c:	add	r0, sp, #132	; 0x84
    dc70:	bl	14894 <__cxa_finalize@plt+0x12548>
    dc74:	mov	r1, #8
    dc78:	ldrd	r2, [sl, #24]
    dc7c:	mov	r5, r0
    dc80:	add	r0, sp, #140	; 0x8c
    dc84:	bl	14894 <__cxa_finalize@plt+0x12548>
    dc88:	ldrd	r2, [sl, #32]
    dc8c:	mov	r1, #8
    dc90:	mov	r4, r0
    dc94:	add	r0, sp, #148	; 0x94
    dc98:	bl	14894 <__cxa_finalize@plt+0x12548>
    dc9c:	ldr	r2, [pc, #532]	; deb8 <__cxa_finalize@plt+0xbb6c>
    dca0:	ldr	ip, [pc, #532]	; debc <__cxa_finalize@plt+0xbb70>
    dca4:	mov	r1, #0
    dca8:	add	r2, pc, r2
    dcac:	str	r2, [sp, #4]
    dcb0:	ldr	r2, [pc, #520]	; dec0 <__cxa_finalize@plt+0xbb74>
    dcb4:	add	ip, pc, ip
    dcb8:	str	r6, [sp, #8]
    dcbc:	movw	r3, #3036	; 0xbdc
    dcc0:	str	r5, [sp, #12]
    dcc4:	add	r2, pc, r2
    dcc8:	str	r4, [sp, #16]
    dccc:	str	ip, [sp]
    dcd0:	str	r0, [sp, #20]
    dcd4:	mov	r0, #7
    dcd8:	bl	19ed0 <__cxa_finalize@plt+0x17b84>
    dcdc:	ldr	r2, [sp, #156]	; 0x9c
    dce0:	ldr	r3, [fp]
    dce4:	cmp	r2, r3
    dce8:	bne	de48 <__cxa_finalize@plt+0xbafc>
    dcec:	add	sp, sp, #164	; 0xa4
    dcf0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    dcf4:	mov	r2, #8388608	; 0x800000
    dcf8:	mov	r3, #0
    dcfc:	mov	r6, r2
    dd00:	str	r2, [sl]
    dd04:	mov	r7, r3
    dd08:	str	r3, [sl, #4]
    dd0c:	b	db60 <__cxa_finalize@plt+0xb814>
    dd10:	mov	r2, #4194304	; 0x400000
    dd14:	mov	r3, #0
    dd18:	strd	r2, [sl, #24]
    dd1c:	b	dc2c <__cxa_finalize@plt+0xb8e0>
    dd20:	adds	r2, r4, r4
    dd24:	adc	r3, r5, r5
    dd28:	b	dbd8 <__cxa_finalize@plt+0xb88c>
    dd2c:	orrs	r3, r8, r9
    dd30:	beq	de38 <__cxa_finalize@plt+0xbaec>
    dd34:	bl	13074 <__cxa_finalize@plt+0x10d28>
    dd38:	mov	r3, #0
    dd3c:	mov	r2, #20
    dd40:	mov	r6, r0
    dd44:	adds	r0, r8, r8
    dd48:	adc	r1, r9, r9
    dd4c:	adds	r0, r0, r8
    dd50:	adc	r1, r1, r9
    dd54:	rsb	r4, r6, #0
    dd58:	bl	1b834 <__cxa_finalize@plt+0x194e8>
    dd5c:	mov	r3, #0
    dd60:	str	r3, [sl, #36]	; 0x24
    dd64:	sub	r0, r0, #1
    dd68:	add	r6, r0, r6
    dd6c:	and	r4, r4, r6
    dd70:	str	r4, [sl, #32]
    dd74:	b	dc44 <__cxa_finalize@plt+0xb8f8>
    dd78:	bl	13074 <__cxa_finalize@plt+0x10d28>
    dd7c:	lsr	r3, r6, #3
    dd80:	orr	r3, r3, r7, lsl #29
    dd84:	mov	r5, #0
    dd88:	sub	r3, r3, #1
    dd8c:	rsb	r4, r0, #0
    dd90:	add	r0, r3, r0
    dd94:	and	r4, r4, r0
    dd98:	cmp	r5, #0
    dd9c:	cmpeq	r4, #134217728	; 0x8000000
    dda0:	strdls	r4, [sl, #16]
    dda4:	bls	dba0 <__cxa_finalize@plt+0xb854>
    dda8:	mov	r2, #134217728	; 0x8000000
    ddac:	mov	r3, #0
    ddb0:	mov	r4, r2
    ddb4:	str	r2, [sl, #16]
    ddb8:	mov	r5, r3
    ddbc:	str	r3, [sl, #20]
    ddc0:	mov	r2, #268435456	; 0x10000000
    ddc4:	mov	r3, #0
    ddc8:	b	dbd8 <__cxa_finalize@plt+0xb88c>
    ddcc:	orrs	r3, r8, r9
    ddd0:	beq	de14 <__cxa_finalize@plt+0xbac8>
    ddd4:	bl	13074 <__cxa_finalize@plt+0x10d28>
    ddd8:	mov	r2, #10
    dddc:	mov	r3, #0
    dde0:	mov	r1, r9
    dde4:	mov	r4, r0
    dde8:	mov	r0, r8
    ddec:	bl	1b834 <__cxa_finalize@plt+0x194e8>
    ddf0:	rsb	r2, r4, #0
    ddf4:	mov	r3, #0
    ddf8:	sub	r0, r0, #1
    ddfc:	add	r4, r0, r4
    de00:	and	r4, r2, r4
    de04:	cmp	r4, #1048576	; 0x100000
    de08:	bcs	db50 <__cxa_finalize@plt+0xb804>
    de0c:	mov	r2, #1048576	; 0x100000
    de10:	b	dcf8 <__cxa_finalize@plt+0xb9ac>
    de14:	mov	r2, #1048576	; 0x100000
    de18:	mov	r3, #0
    de1c:	mov	r6, r2
    de20:	str	r2, [sl]
    de24:	mov	r7, r3
    de28:	str	r3, [sl, #4]
    de2c:	mov	r8, #0
    de30:	mov	r9, #0
    de34:	b	db60 <__cxa_finalize@plt+0xb814>
    de38:	mov	r2, #1048576	; 0x100000
    de3c:	mov	r3, #0
    de40:	strd	r2, [sl, #32]
    de44:	b	dc44 <__cxa_finalize@plt+0xb8f8>
    de48:	bl	2154 <__stack_chk_fail@plt>
    de4c:	ldr	r0, [pc, #112]	; dec4 <__cxa_finalize@plt+0xbb78>
    de50:	movw	r2, #2970	; 0xb9a
    de54:	ldr	r1, [pc, #108]	; dec8 <__cxa_finalize@plt+0xbb7c>
    de58:	ldr	r3, [pc, #108]	; decc <__cxa_finalize@plt+0xbb80>
    de5c:	add	r0, pc, r0
    de60:	add	r1, pc, r1
    de64:	add	r3, pc, r3
    de68:	bl	19c9c <__cxa_finalize@plt+0x17950>
    de6c:	ldr	r0, [pc, #92]	; ded0 <__cxa_finalize@plt+0xbb84>
    de70:	movw	r2, #2969	; 0xb99
    de74:	ldr	r1, [pc, #88]	; ded4 <__cxa_finalize@plt+0xbb88>
    de78:	ldr	r3, [pc, #88]	; ded8 <__cxa_finalize@plt+0xbb8c>
    de7c:	add	r0, pc, r0
    de80:	add	r1, pc, r1
    de84:	add	r3, pc, r3
    de88:	bl	19c9c <__cxa_finalize@plt+0x17950>
    de8c:	ldrd	r4, [sl]
    de90:	mvn	r2, #0
    de94:	mvn	r3, #0
    de98:	cmp	r5, r3
    de9c:	cmpeq	r4, r2
    dea0:	beq	de14 <__cxa_finalize@plt+0xbac8>
    dea4:	mov	r8, #0
    dea8:	mov	r9, #0
    deac:	b	db30 <__cxa_finalize@plt+0xb7e4>
    deb0:			; <UNDEFINED> instruction: 0x000262bc
    deb4:	andeq	r0, r0, ip, asr #4
    deb8:	andeq	r0, r1, r8, lsr r4
    debc:			; <UNDEFINED> instruction: 0x00010fbc
    dec0:	strdeq	r0, [r1], -r4
    dec4:	andeq	pc, r0, r8, lsl #9
    dec8:	andeq	r0, r1, r8, asr r0
    decc:	andeq	r0, r1, ip, asr lr
    ded0:	strdeq	pc, [r0], -r4
    ded4:	andeq	r0, r1, r8, lsr r0
    ded8:	andeq	r0, r1, ip, lsr lr
    dedc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    dee0:	sub	sp, sp, #420	; 0x1a4
    dee4:	ldr	r6, [pc, #3040]	; eacc <__cxa_finalize@plt+0xc780>
    dee8:	subs	r8, r0, #0
    deec:	str	r2, [sp, #48]	; 0x30
    def0:	mov	r9, r1
    def4:	ldr	r4, [pc, #3028]	; ead0 <__cxa_finalize@plt+0xc784>
    def8:	add	r6, pc, r6
    defc:	ldrb	r2, [sp, #456]	; 0x1c8
    df00:	str	r3, [sp, #56]	; 0x38
    df04:	ldr	ip, [sp, #460]	; 0x1cc
    df08:	str	r2, [sp, #60]	; 0x3c
    df0c:	ldr	r4, [r6, r4]
    df10:	str	ip, [sp, #64]	; 0x40
    df14:	ldr	ip, [sp, #468]	; 0x1d4
    df18:	ldr	r3, [r4]
    df1c:	str	r4, [sp, #44]	; 0x2c
    df20:	ldr	r7, [sp, #464]	; 0x1d0
    df24:	str	ip, [sp, #68]	; 0x44
    df28:	ldr	fp, [sp, #472]	; 0x1d8
    df2c:	str	r3, [sp, #412]	; 0x19c
    df30:	beq	e9c8 <__cxa_finalize@plt+0xc67c>
    df34:	cmp	fp, #0
    df38:	beq	e9a8 <__cxa_finalize@plt+0xc65c>
    df3c:	ands	r5, r1, #3
    df40:	movne	r5, #1
    df44:	ands	sl, r1, #1
    df48:	bne	e3a4 <__cxa_finalize@plt+0xc058>
    df4c:	ldr	r1, [pc, #2944]	; ead4 <__cxa_finalize@plt+0xc788>
    df50:	add	r1, pc, r1
    df54:	bl	13120 <__cxa_finalize@plt+0x10dd4>
    df58:	cmp	r0, #0
    df5c:	beq	e38c <__cxa_finalize@plt+0xc040>
    df60:	mov	r0, #1
    df64:	mov	r1, #344	; 0x158
    df68:	bl	1e54 <calloc@plt>
    df6c:	subs	r4, r0, #0
    df70:	beq	e620 <__cxa_finalize@plt+0xc2d4>
    df74:	ldr	r2, [sp, #48]	; 0x30
    df78:	mvn	r3, #0
    df7c:	mov	r0, r9
    df80:	str	r9, [r4, #8]
    df84:	str	r3, [r4]
    df88:	str	r2, [r4, #4]
    df8c:	bl	1486c <__cxa_finalize@plt+0x12520>
    df90:	ldrb	r3, [r4, #16]
    df94:	ldr	r9, [sp, #56]	; 0x38
    df98:	cmp	r7, #0
    df9c:	bfi	r3, r5, #0, #1
    dfa0:	ldr	ip, [sp, #60]	; 0x3c
    dfa4:	bfi	r3, r9, #1, #1
    dfa8:	bfi	r3, ip, #3, #1
    dfac:	strb	r3, [r4, #16]
    dfb0:	str	r0, [r4, #12]
    dfb4:	beq	e374 <__cxa_finalize@plt+0xc028>
    dfb8:	mov	r0, r7
    dfbc:	bl	f8d8 <__cxa_finalize@plt+0xd58c>
    dfc0:	str	r0, [r4, #272]	; 0x110
    dfc4:	mov	r0, r8
    dfc8:	bl	22c8 <__strdup@plt>
    dfcc:	cmp	r0, #0
    dfd0:	str	r0, [r4, #40]	; 0x28
    dfd4:	beq	e384 <__cxa_finalize@plt+0xc038>
    dfd8:	ldr	r3, [pc, #2808]	; ead8 <__cxa_finalize@plt+0xc78c>
    dfdc:	ldr	r0, [r6, r3]
    dfe0:	bl	18768 <__cxa_finalize@plt+0x1641c>
    dfe4:	cmp	r0, #0
    dfe8:	str	r0, [r4, #276]	; 0x114
    dfec:	beq	e384 <__cxa_finalize@plt+0xc038>
    dff0:	ldr	r1, [r4, #8]
    dff4:	ldr	r0, [r4, #40]	; 0x28
    dff8:	orr	r1, r1, #524288	; 0x80000
    dffc:	ldr	r2, [r4, #4]
    e000:	bl	2088 <open64@plt>
    e004:	cmp	r0, #0
    e008:	str	r0, [r4]
    e00c:	blt	e33c <__cxa_finalize@plt+0xbff0>
    e010:	mov	r0, r4
    e014:	bl	ad28 <__cxa_finalize@plt+0x89dc>
    e018:	subs	r6, r0, #0
    e01c:	blt	e31c <__cxa_finalize@plt+0xbfd0>
    e020:	ldrd	r2, [r4, #96]	; 0x60
    e024:	orrs	r1, r2, r3
    e028:	beq	e3ac <__cxa_finalize@plt+0xc060>
    e02c:	mov	r5, #0
    e030:	cmp	r2, #208	; 0xd0
    e034:	sbcs	r9, r3, #0
    e038:	blt	e3b8 <__cxa_finalize@plt+0xc06c>
    e03c:	bl	13074 <__cxa_finalize@plt+0x10d28>
    e040:	mov	r6, #0
    e044:	ldr	r1, [r4]
    e048:	mov	r7, #0
    e04c:	ldr	r2, [r4, #12]
    e050:	mov	r3, r0
    e054:	rsb	ip, r3, #0
    e058:	add	r3, r3, #239	; 0xef
    e05c:	ldr	r0, [r4, #272]	; 0x110
    e060:	and	r3, ip, r3
    e064:	strd	r6, [sp, #8]
    e068:	str	r3, [sp, #16]
    e06c:	add	ip, sp, #72	; 0x48
    e070:	mov	r3, #1
    e074:	str	ip, [sp, #24]
    e078:	str	r3, [sp]
    e07c:	add	r3, r4, #48	; 0x30
    e080:	str	r3, [sp, #20]
    e084:	mov	r3, #8
    e088:	bl	faac <__cxa_finalize@plt+0xd760>
    e08c:	subs	r6, r0, #0
    e090:	blt	e31c <__cxa_finalize@plt+0xbfd0>
    e094:	ldr	r6, [sp, #72]	; 0x48
    e098:	cmp	r5, #0
    e09c:	str	r6, [r4, #160]	; 0xa0
    e0a0:	beq	e4d8 <__cxa_finalize@plt+0xc18c>
    e0a4:	ldrb	r3, [r4, #16]
    e0a8:	tst	r3, #1
    e0ac:	beq	e18c <__cxa_finalize@plt+0xbe40>
    e0b0:	ldr	ip, [sp, #64]	; 0x40
    e0b4:	cmp	ip, #0
    e0b8:	beq	e5f0 <__cxa_finalize@plt+0xc2a4>
    e0bc:	mov	r6, r4
    e0c0:	mov	r0, ip
    e0c4:	ldr	r1, [r6], #232	; 0xe8
    e0c8:	bl	dac0 <__cxa_finalize@plt+0xb774>
    e0cc:	ldr	ip, [sp, #64]	; 0x40
    e0d0:	ldm	ip!, {r0, r1, r2, r3}
    e0d4:	stmia	r6!, {r0, r1, r2, r3}
    e0d8:	ldm	ip!, {r0, r1, r2, r3}
    e0dc:	stmia	r6!, {r0, r1, r2, r3}
    e0e0:	ldm	ip, {r0, r1}
    e0e4:	stm	r6, {r0, r1}
    e0e8:	ldr	r0, [r4, #160]	; 0xa0
    e0ec:	add	r0, r0, #40	; 0x28
    e0f0:	bl	12aec <__cxa_finalize@plt+0x107a0>
    e0f4:	subs	r6, r0, #0
    e0f8:	blt	e31c <__cxa_finalize@plt+0xbfd0>
    e0fc:	add	r7, sp, #120	; 0x78
    e100:	mov	r0, r7
    e104:	bl	12cc4 <__cxa_finalize@plt+0x10978>
    e108:	subs	r6, r0, #0
    e10c:	blt	e31c <__cxa_finalize@plt+0xbfd0>
    e110:	ldm	r7, {r0, r1, r2, r3}
    e114:	add	lr, sp, #152	; 0x98
    e118:	ldr	r8, [r4, #160]	; 0xa0
    e11c:	add	ip, sp, #136	; 0x88
    e120:	mov	r6, r8
    e124:	stm	lr, {r0, r1, r2, r3}
    e128:	ldr	r0, [r6, #56]!	; 0x38
    e12c:	ldr	r3, [r6, #12]
    e130:	ldr	r1, [r6, #4]
    e134:	ldr	r2, [r6, #8]
    e138:	stmia	ip!, {r0, r1, r2, r3}
    e13c:	mov	r0, lr
    e140:	add	r1, sp, #136	; 0x88
    e144:	mov	r2, #16
    e148:	bl	1d7c <memcmp@plt>
    e14c:	cmp	r0, #0
    e150:	ldrbeq	r3, [r4, #16]
    e154:	orreq	r3, r3, #32
    e158:	strbeq	r3, [r4, #16]
    e15c:	ldm	r7!, {r0, r1, r2, r3}
    e160:	str	r0, [r8, #56]	; 0x38
    e164:	mov	r0, r4
    e168:	str	r1, [r6, #4]
    e16c:	str	r2, [r6, #8]
    e170:	str	r3, [r6, #12]
    e174:	bl	a960 <__cxa_finalize@plt+0x8614>
    e178:	mov	r6, r0
    e17c:	ldr	r0, [r4]
    e180:	bl	1e90 <fsync@plt>
    e184:	cmp	r6, #0
    e188:	blt	e31c <__cxa_finalize@plt+0xbfd0>
    e18c:	mov	r0, r4
    e190:	bl	120dc <__cxa_finalize@plt+0xfd90>
    e194:	subs	r6, r0, #0
    e198:	blt	e31c <__cxa_finalize@plt+0xbfd0>
    e19c:	cmp	r5, #0
    e1a0:	beq	e304 <__cxa_finalize@plt+0xbfb8>
    e1a4:	add	r7, sp, #76	; 0x4c
    e1a8:	add	r5, sp, #80	; 0x50
    e1ac:	str	r7, [sp]
    e1b0:	mov	r0, r4
    e1b4:	str	r5, [sp, #4]
    e1b8:	mov	r1, #5
    e1bc:	movw	r2, #5344	; 0x14e0
    e1c0:	mov	r3, #0
    e1c4:	bl	b394 <__cxa_finalize@plt+0x9048>
    e1c8:	subs	r6, r0, #0
    e1cc:	blt	e31c <__cxa_finalize@plt+0xbfd0>
    e1d0:	ldr	r0, [sp, #76]	; 0x4c
    e1d4:	mov	r1, #0
    e1d8:	movw	r2, #5328	; 0x14d0
    e1dc:	add	r9, sp, #416	; 0x1a0
    e1e0:	add	r0, r0, #16
    e1e4:	bl	1e78 <memset@plt>
    e1e8:	movw	r3, #65200	; 0xfeb0
    e1ec:	movt	r3, #65535	; 0xffff
    e1f0:	ldr	lr, [r4, #160]	; 0xa0
    e1f4:	mov	r1, #0
    e1f8:	mvn	r0, #47	; 0x2f
    e1fc:	ldrd	r2, [r3, r9]
    e200:	mov	ip, #20
    e204:	adds	r2, r2, #16
    e208:	str	r2, [lr, #120]	; 0x78
    e20c:	adc	r3, r3, #0
    e210:	str	r3, [lr, #124]	; 0x7c
    e214:	ldr	lr, [r4, #160]	; 0xa0
    e218:	mov	r2, #2304	; 0x900
    e21c:	mov	r3, #0
    e220:	strb	r0, [lr, #128]	; 0x80
    e224:	strb	ip, [lr, #129]	; 0x81
    e228:	strb	r1, [lr, #130]	; 0x82
    e22c:	strb	r1, [lr, #131]	; 0x83
    e230:	strb	r1, [lr, #132]	; 0x84
    e234:	strb	r1, [lr, #133]	; 0x85
    e238:	strb	r1, [lr, #134]	; 0x86
    e23c:	strb	r1, [lr, #135]	; 0x87
    e240:	ldr	r1, [r4, #252]	; 0xfc
    e244:	ldr	r0, [r4, #248]	; 0xf8
    e248:	lsl	r1, r1, #2
    e24c:	orr	r1, r1, r0, lsr #30
    e250:	lsl	r0, r0, #2
    e254:	bl	1b834 <__cxa_finalize@plt+0x194e8>
    e258:	movw	r2, #32751	; 0x7fef
    e25c:	mov	r3, #0
    e260:	lsl	r9, r1, #4
    e264:	lsl	r8, r0, #4
    e268:	orr	r9, r9, r0, lsr #28
    e26c:	cmp	r9, r3
    e270:	cmpeq	r8, r2
    e274:	bls	e804 <__cxa_finalize@plt+0xc4b8>
    e278:	adds	r2, r8, #16
    e27c:	adc	r3, r9, #0
    e280:	strd	r2, [sp, #48]	; 0x30
    e284:	bl	1a650 <__cxa_finalize@plt+0x18304>
    e288:	cmp	r0, #6
    e28c:	bgt	e8a4 <__cxa_finalize@plt+0xc558>
    e290:	str	r7, [sp]
    e294:	mov	r0, r4
    e298:	ldrd	r2, [sp, #48]	; 0x30
    e29c:	mov	r1, #4
    e2a0:	str	r5, [sp, #4]
    e2a4:	bl	b394 <__cxa_finalize@plt+0x9048>
    e2a8:	subs	r6, r0, #0
    e2ac:	blt	e31c <__cxa_finalize@plt+0xbfd0>
    e2b0:	ldr	r0, [sp, #76]	; 0x4c
    e2b4:	mov	r1, #0
    e2b8:	mov	r2, r8
    e2bc:	add	r0, r0, #16
    e2c0:	bl	1e78 <memset@plt>
    e2c4:	add	ip, sp, #416	; 0x1a0
    e2c8:	movw	r3, #65200	; 0xfeb0
    e2cc:	movt	r3, #65535	; 0xffff
    e2d0:	ldr	r1, [r4, #160]	; 0xa0
    e2d4:	mov	r0, r4
    e2d8:	ldrd	r2, [r3, ip]
    e2dc:	adds	r2, r2, #16
    e2e0:	str	r2, [r1, #104]	; 0x68
    e2e4:	adc	r3, r3, #0
    e2e8:	str	r3, [r1, #108]	; 0x6c
    e2ec:	ldr	r3, [r4, #160]	; 0xa0
    e2f0:	str	r8, [r3, #112]	; 0x70
    e2f4:	str	r9, [r3, #116]	; 0x74
    e2f8:	bl	12180 <__cxa_finalize@plt+0xfe34>
    e2fc:	subs	r6, r0, #0
    e300:	blt	e31c <__cxa_finalize@plt+0xbfd0>
    e304:	ldr	r0, [r4, #272]	; 0x110
    e308:	ldr	r1, [r4]
    e30c:	bl	102bc <__cxa_finalize@plt+0xdf70>
    e310:	cmp	r0, #0
    e314:	beq	e690 <__cxa_finalize@plt+0xc344>
    e318:	mvn	r6, #4
    e31c:	ldr	r1, [r4]
    e320:	cmp	r1, #0
    e324:	blt	e348 <__cxa_finalize@plt+0xbffc>
    e328:	ldr	r0, [r4, #272]	; 0x110
    e32c:	bl	102bc <__cxa_finalize@plt+0xdf70>
    e330:	cmp	r0, #0
    e334:	mvnne	r6, #4
    e338:	b	e348 <__cxa_finalize@plt+0xbffc>
    e33c:	bl	2334 <__errno_location@plt>
    e340:	ldr	r6, [r0]
    e344:	rsb	r6, r6, #0
    e348:	mov	r0, r4
    e34c:	mov	sl, r6
    e350:	bl	ac0c <__cxa_finalize@plt+0x88c0>
    e354:	ldr	r8, [sp, #44]	; 0x2c
    e358:	mov	r0, sl
    e35c:	ldr	r2, [sp, #412]	; 0x19c
    e360:	ldr	r3, [r8]
    e364:	cmp	r2, r3
    e368:	bne	e9a4 <__cxa_finalize@plt+0xc658>
    e36c:	add	sp, sp, #420	; 0x1a4
    e370:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    e374:	bl	f8b8 <__cxa_finalize@plt+0xd56c>
    e378:	cmp	r0, #0
    e37c:	str	r0, [r4, #272]	; 0x110
    e380:	bne	dfc4 <__cxa_finalize@plt+0xbc78>
    e384:	mvn	r6, #11
    e388:	b	e31c <__cxa_finalize@plt+0xbfd0>
    e38c:	ldr	r1, [pc, #1864]	; eadc <__cxa_finalize@plt+0xc790>
    e390:	mov	r0, r8
    e394:	add	r1, pc, r1
    e398:	bl	13120 <__cxa_finalize@plt+0x10dd4>
    e39c:	cmp	r0, #0
    e3a0:	bne	df60 <__cxa_finalize@plt+0xbc14>
    e3a4:	mvn	sl, #21
    e3a8:	b	e354 <__cxa_finalize@plt+0xc008>
    e3ac:	ldrb	r3, [r4, #16]
    e3b0:	tst	r3, #1
    e3b4:	bne	e3c0 <__cxa_finalize@plt+0xc074>
    e3b8:	mvn	r6, #60	; 0x3c
    e3bc:	b	e31c <__cxa_finalize@plt+0xbfd0>
    e3c0:	ldr	r0, [r4]
    e3c4:	bl	127c0 <__cxa_finalize@plt+0x10474>
    e3c8:	subs	r5, r0, #0
    e3cc:	blt	e5b0 <__cxa_finalize@plt+0xc264>
    e3d0:	bne	e550 <__cxa_finalize@plt+0xc204>
    e3d4:	ldr	r0, [r4]
    e3d8:	mov	r2, #0
    e3dc:	mov	r3, #0
    e3e0:	bl	15b54 <__cxa_finalize@plt+0x13808>
    e3e4:	ldrb	r6, [r4, #16]
    e3e8:	ubfx	r6, r6, #3, #1
    e3ec:	cmp	r6, #0
    e3f0:	bne	e528 <__cxa_finalize@plt+0xc1dc>
    e3f4:	add	r5, sp, #152	; 0x98
    e3f8:	mov	r1, #0
    e3fc:	mov	r2, #240	; 0xf0
    e400:	add	r7, sp, #176	; 0xb0
    e404:	mov	r0, r5
    e408:	mov	r8, #240	; 0xf0
    e40c:	bl	1e78 <memset@plt>
    e410:	ldr	r2, [pc, #1736]	; eae0 <__cxa_finalize@plt+0xc794>
    e414:	ldrb	ip, [r4, #16]
    e418:	add	r3, sp, #396	; 0x18c
    e41c:	add	r2, pc, r2
    e420:	str	r6, [sp, #160]	; 0xa0
    e424:	ubfx	ip, ip, #1, #2
    e428:	mov	r9, #0
    e42c:	ldr	r0, [r2, #44]!	; 0x2c
    e430:	strd	r8, [sp, #240]	; 0xf0
    e434:	str	ip, [sp, #164]	; 0xa4
    e438:	ldr	r1, [r2, #4]
    e43c:	stmia	r3!, {r0, r1}
    e440:	stm	r5, {r0, r1}
    e444:	mov	r0, r7
    e448:	bl	12ecc <__cxa_finalize@plt+0x10b80>
    e44c:	subs	r6, r0, #0
    e450:	blt	e31c <__cxa_finalize@plt+0xbfd0>
    e454:	ldr	r8, [sp, #68]	; 0x44
    e458:	cmp	r8, #0
    e45c:	beq	e7f4 <__cxa_finalize@plt+0xc4a8>
    e460:	ldr	lr, [r8, #160]	; 0xa0
    e464:	add	ip, sp, #224	; 0xe0
    e468:	mov	r3, lr
    e46c:	ldr	r0, [r3, #72]!	; 0x48
    e470:	ldr	r2, [r3, #8]
    e474:	ldr	r1, [r3, #4]
    e478:	ldr	r3, [r3, #12]
    e47c:	stmia	ip!, {r0, r1, r2, r3}
    e480:	ldr	r2, [lr, #160]	; 0xa0
    e484:	ldr	r3, [lr, #164]	; 0xa4
    e488:	str	r2, [sp, #312]	; 0x138
    e48c:	str	r3, [sp, #316]	; 0x13c
    e490:	ldr	r0, [r4]
    e494:	mov	r1, r5
    e498:	mov	r6, #0
    e49c:	mov	r7, #0
    e4a0:	mov	r2, #240	; 0xf0
    e4a4:	strd	r6, [sp]
    e4a8:	bl	20a0 <pwrite64@plt>
    e4ac:	cmp	r0, #0
    e4b0:	blt	e698 <__cxa_finalize@plt+0xc34c>
    e4b4:	cmp	r0, #240	; 0xf0
    e4b8:	bne	e318 <__cxa_finalize@plt+0xbfcc>
    e4bc:	mov	r0, r4
    e4c0:	bl	ad28 <__cxa_finalize@plt+0x89dc>
    e4c4:	subs	r6, r0, #0
    e4c8:	blt	e31c <__cxa_finalize@plt+0xbfd0>
    e4cc:	ldrd	r2, [r4, #96]	; 0x60
    e4d0:	mov	r5, #1
    e4d4:	b	e030 <__cxa_finalize@plt+0xbce4>
    e4d8:	ldr	r1, [pc, #1540]	; eae4 <__cxa_finalize@plt+0xc798>
    e4dc:	add	r3, sp, #404	; 0x194
    e4e0:	mov	r2, #8
    e4e4:	add	r1, pc, r1
    e4e8:	ldr	r0, [r1, #44]!	; 0x2c
    e4ec:	ldr	r1, [r1, #4]
    e4f0:	stmia	r3!, {r0, r1}
    e4f4:	mov	r0, r6
    e4f8:	add	r1, sp, #404	; 0x194
    e4fc:	bl	1d7c <memcmp@plt>
    e500:	cmp	r0, #0
    e504:	bne	e914 <__cxa_finalize@plt+0xc5c8>
    e508:	ldr	r1, [r6, #12]
    e50c:	bics	r7, r1, #3
    e510:	beq	e628 <__cxa_finalize@plt+0xc2dc>
    e514:	bl	1a650 <__cxa_finalize@plt+0x18304>
    e518:	cmp	r0, #6
    e51c:	bgt	e8ec <__cxa_finalize@plt+0xc5a0>
    e520:	mvn	r6, #92	; 0x5c
    e524:	b	e31c <__cxa_finalize@plt+0xbfd0>
    e528:	mov	r0, r4
    e52c:	bl	11ca8 <__cxa_finalize@plt+0xf95c>
    e530:	cmp	r0, #0
    e534:	ldrblt	r3, [r4, #16]
    e538:	movlt	r6, #0
    e53c:	ldrbge	r6, [r4, #16]
    e540:	bfclt	r3, #3, #1
    e544:	ubfxge	r6, r6, #3, #1
    e548:	strblt	r3, [r4, #16]
    e54c:	b	e3f4 <__cxa_finalize@plt+0xc0a8>
    e550:	ldr	r0, [r4]
    e554:	add	r1, sp, #80	; 0x50
    e558:	bl	15d18 <__cxa_finalize@plt+0x139cc>
    e55c:	subs	r5, r0, #0
    e560:	blt	e864 <__cxa_finalize@plt+0xc518>
    e564:	ldr	r3, [sp, #80]	; 0x50
    e568:	tst	r3, #8388608	; 0x800000
    e56c:	beq	e81c <__cxa_finalize@plt+0xc4d0>
    e570:	bl	1a650 <__cxa_finalize@plt+0x18304>
    e574:	cmp	r0, #6
    e578:	ble	e3d4 <__cxa_finalize@plt+0xc088>
    e57c:	ldr	lr, [pc, #1380]	; eae8 <__cxa_finalize@plt+0xc79c>
    e580:	mov	r1, #0
    e584:	ldr	ip, [pc, #1376]	; eaec <__cxa_finalize@plt+0xc7a0>
    e588:	movw	r3, #2571	; 0xa0b
    e58c:	ldr	r2, [pc, #1372]	; eaf0 <__cxa_finalize@plt+0xc7a4>
    e590:	add	lr, pc, lr
    e594:	add	ip, pc, ip
    e598:	str	lr, [sp]
    e59c:	add	r2, pc, r2
    e5a0:	str	ip, [sp, #4]
    e5a4:	mov	r0, #7
    e5a8:	bl	19ed0 <__cxa_finalize@plt+0x17b84>
    e5ac:	b	e3d4 <__cxa_finalize@plt+0xc088>
    e5b0:	bl	1a650 <__cxa_finalize@plt+0x18304>
    e5b4:	cmp	r0, #3
    e5b8:	ble	e3d4 <__cxa_finalize@plt+0xc088>
    e5bc:	ldr	lr, [pc, #1328]	; eaf4 <__cxa_finalize@plt+0xc7a8>
    e5c0:	mov	r1, r5
    e5c4:	ldr	ip, [pc, #1324]	; eaf8 <__cxa_finalize@plt+0xc7ac>
    e5c8:	movw	r3, #2562	; 0xa02
    e5cc:	ldr	r2, [pc, #1320]	; eafc <__cxa_finalize@plt+0xc7b0>
    e5d0:	add	lr, pc, lr
    e5d4:	add	ip, pc, ip
    e5d8:	str	lr, [sp]
    e5dc:	add	r2, pc, r2
    e5e0:	str	ip, [sp, #4]
    e5e4:	mov	r0, #4
    e5e8:	bl	19ed0 <__cxa_finalize@plt+0x17b84>
    e5ec:	b	e3d4 <__cxa_finalize@plt+0xc088>
    e5f0:	ldr	r8, [sp, #68]	; 0x44
    e5f4:	cmp	r8, #0
    e5f8:	beq	e0e8 <__cxa_finalize@plt+0xbd9c>
    e5fc:	add	lr, r8, #232	; 0xe8
    e600:	add	ip, r4, #232	; 0xe8
    e604:	ldm	lr!, {r0, r1, r2, r3}
    e608:	stmia	ip!, {r0, r1, r2, r3}
    e60c:	ldm	lr!, {r0, r1, r2, r3}
    e610:	stmia	ip!, {r0, r1, r2, r3}
    e614:	ldm	lr, {r0, r1}
    e618:	stm	ip, {r0, r1}
    e61c:	b	e0e8 <__cxa_finalize@plt+0xbd9c>
    e620:	mvn	sl, #11
    e624:	b	e354 <__cxa_finalize@plt+0xc008>
    e628:	ldrb	r0, [r4, #16]
    e62c:	ldr	r3, [r6, #8]
    e630:	ands	r0, r0, #1
    e634:	beq	e6b0 <__cxa_finalize@plt+0xc364>
    e638:	bics	r7, r3, #1
    e63c:	beq	e6b0 <__cxa_finalize@plt+0xc364>
    e640:	bl	1a650 <__cxa_finalize@plt+0x18304>
    e644:	cmp	r0, #6
    e648:	ble	e520 <__cxa_finalize@plt+0xc1d4>
    e64c:	ldr	lr, [pc, #1196]	; eb00 <__cxa_finalize@plt+0xc7b4>
    e650:	mov	r1, r5
    e654:	ldr	ip, [pc, #1192]	; eb04 <__cxa_finalize@plt+0xc7b8>
    e658:	mov	r0, #7
    e65c:	ldr	r2, [pc, #1188]	; eb08 <__cxa_finalize@plt+0xc7bc>
    e660:	add	lr, pc, lr
    e664:	add	ip, pc, ip
    e668:	movw	r3, #277	; 0x115
    e66c:	add	r2, pc, r2
    e670:	mvn	r6, #92	; 0x5c
    e674:	str	lr, [sp]
    e678:	str	ip, [sp, #4]
    e67c:	ldr	ip, [r4, #40]	; 0x28
    e680:	str	r7, [sp, #12]
    e684:	str	ip, [sp, #8]
    e688:	bl	19ed0 <__cxa_finalize@plt+0x17b84>
    e68c:	b	e31c <__cxa_finalize@plt+0xbfd0>
    e690:	str	r4, [fp]
    e694:	b	e354 <__cxa_finalize@plt+0xc008>
    e698:	bl	2334 <__errno_location@plt>
    e69c:	ldr	r6, [r0]
    e6a0:	rsb	r6, r6, #0
    e6a4:	cmp	r6, #0
    e6a8:	blt	e31c <__cxa_finalize@plt+0xbfd0>
    e6ac:	b	e4bc <__cxa_finalize@plt+0xc170>
    e6b0:	ldrb	r2, [r6, #16]
    e6b4:	cmp	r2, #2
    e6b8:	bhi	e914 <__cxa_finalize@plt+0xc5c8>
    e6bc:	ldr	r8, [r6, #88]	; 0x58
    e6c0:	ldr	r9, [r6, #92]	; 0x5c
    e6c4:	cmp	r9, #0
    e6c8:	cmpeq	r8, #207	; 0xcf
    e6cc:	bls	e914 <__cxa_finalize@plt+0xc5c8>
    e6d0:	tst	r3, #1
    e6d4:	beq	e6e4 <__cxa_finalize@plt+0xc398>
    e6d8:	cmp	r9, #0
    e6dc:	cmpeq	r8, #239	; 0xef
    e6e0:	bls	e914 <__cxa_finalize@plt+0xc5c8>
    e6e4:	ldr	r2, [r6, #100]	; 0x64
    e6e8:	ldr	ip, [r6, #96]	; 0x60
    e6ec:	str	r2, [sp, #52]	; 0x34
    e6f0:	str	ip, [sp, #48]	; 0x30
    e6f4:	ldrd	r2, [sp, #48]	; 0x30
    e6f8:	adds	r2, r2, r8
    e6fc:	adc	r3, r3, r9
    e700:	ldrd	r8, [r4, #96]	; 0x60
    e704:	cmp	r3, r9
    e708:	cmpeq	r2, r8
    e70c:	bhi	e3b8 <__cxa_finalize@plt+0xc06c>
    e710:	ldr	r9, [r6, #136]	; 0x88
    e714:	ldr	ip, [r6, #140]	; 0x8c
    e718:	str	r9, [sp, #32]
    e71c:	str	ip, [sp, #36]	; 0x24
    e720:	ldrd	r8, [sp, #32]
    e724:	cmp	r3, r9
    e728:	cmpeq	r2, r8
    e72c:	bcc	e3b8 <__cxa_finalize@plt+0xc06c>
    e730:	ldr	r9, [r6, #104]	; 0x68
    e734:	mov	r8, #7
    e738:	ldr	ip, [r6, #108]	; 0x6c
    e73c:	str	r9, [sp, #48]	; 0x30
    e740:	mov	r9, #0
    e744:	str	ip, [sp, #52]	; 0x34
    e748:	ldrd	r2, [sp, #48]	; 0x30
    e74c:	and	r2, r2, r8
    e750:	and	r3, r3, r9
    e754:	orrs	r9, r2, r3
    e758:	bne	e3b8 <__cxa_finalize@plt+0xc06c>
    e75c:	ldrd	r8, [sp, #32]
    e760:	ldr	r2, [r6, #120]	; 0x78
    e764:	ldr	r3, [r6, #124]	; 0x7c
    e768:	orr	r2, r2, r8
    e76c:	mov	r8, #7
    e770:	orr	r3, r3, r9
    e774:	and	r2, r2, r8
    e778:	mov	r9, #0
    e77c:	and	r3, r3, r9
    e780:	orrs	r9, r2, r3
    e784:	bne	e3b8 <__cxa_finalize@plt+0xc06c>
    e788:	ldr	r2, [r6, #176]	; 0xb0
    e78c:	mov	r9, #0
    e790:	ldr	r3, [r6, #180]	; 0xb4
    e794:	mov	r8, #7
    e798:	and	r2, r2, r8
    e79c:	and	r3, r3, r9
    e7a0:	orrs	r9, r2, r3
    e7a4:	bne	e3b8 <__cxa_finalize@plt+0xc06c>
    e7a8:	cmp	r0, #0
    e7ac:	bne	e91c <__cxa_finalize@plt+0xc5d0>
    e7b0:	ldrb	r3, [r4, #16]
    e7b4:	bfi	r3, r1, #1, #1
    e7b8:	strb	r3, [r4, #16]
    e7bc:	ldr	r2, [r6, #12]
    e7c0:	uxtb	r3, r3
    e7c4:	ubfx	r2, r2, #1, #1
    e7c8:	bfi	r3, r2, #2, #1
    e7cc:	strb	r3, [r4, #16]
    e7d0:	ldr	r2, [r6, #8]
    e7d4:	uxtb	r3, r3
    e7d8:	bfi	r3, r2, #3, #1
    e7dc:	strb	r3, [r4, #16]
    e7e0:	mov	r0, r4
    e7e4:	bl	120dc <__cxa_finalize@plt+0xfd90>
    e7e8:	subs	r6, r0, #0
    e7ec:	bge	e304 <__cxa_finalize@plt+0xbfb8>
    e7f0:	b	e31c <__cxa_finalize@plt+0xbfd0>
    e7f4:	ldm	r7, {r0, r1, r2, r3}
    e7f8:	add	ip, sp, #224	; 0xe0
    e7fc:	stm	ip, {r0, r1, r2, r3}
    e800:	b	e490 <__cxa_finalize@plt+0xc144>
    e804:	mov	r8, #32768	; 0x8000
    e808:	mov	r9, #0
    e80c:	strd	r8, [sp, #48]	; 0x30
    e810:	movw	r8, #32752	; 0x7ff0
    e814:	mov	r9, #0
    e818:	b	e284 <__cxa_finalize@plt+0xbf38>
    e81c:	bl	1a650 <__cxa_finalize@plt+0x18304>
    e820:	cmp	r0, #4
    e824:	ble	e3d4 <__cxa_finalize@plt+0xc088>
    e828:	ldr	lr, [pc, #732]	; eb0c <__cxa_finalize@plt+0xc7c0>
    e82c:	mov	r1, #0
    e830:	ldr	ip, [pc, #728]	; eb10 <__cxa_finalize@plt+0xc7c4>
    e834:	movw	r3, #2577	; 0xa11
    e838:	add	lr, pc, lr
    e83c:	str	lr, [sp]
    e840:	add	ip, pc, ip
    e844:	str	ip, [sp, #4]
    e848:	ldr	ip, [r4, #40]	; 0x28
    e84c:	mov	r0, #5
    e850:	ldr	r2, [pc, #700]	; eb14 <__cxa_finalize@plt+0xc7c8>
    e854:	str	ip, [sp, #8]
    e858:	add	r2, pc, r2
    e85c:	bl	19ed0 <__cxa_finalize@plt+0x17b84>
    e860:	b	e3d4 <__cxa_finalize@plt+0xc088>
    e864:	bl	1a650 <__cxa_finalize@plt+0x18304>
    e868:	cmp	r0, #3
    e86c:	ble	e3d4 <__cxa_finalize@plt+0xc088>
    e870:	ldr	lr, [pc, #672]	; eb18 <__cxa_finalize@plt+0xc7cc>
    e874:	mov	r1, r5
    e878:	ldr	ip, [pc, #668]	; eb1c <__cxa_finalize@plt+0xc7d0>
    e87c:	movw	r3, #2568	; 0xa08
    e880:	ldr	r2, [pc, #664]	; eb20 <__cxa_finalize@plt+0xc7d4>
    e884:	add	lr, pc, lr
    e888:	add	ip, pc, ip
    e88c:	str	lr, [sp]
    e890:	add	r2, pc, r2
    e894:	str	ip, [sp, #4]
    e898:	mov	r0, #4
    e89c:	bl	19ed0 <__cxa_finalize@plt+0x17b84>
    e8a0:	b	e3d4 <__cxa_finalize@plt+0xc088>
    e8a4:	lsr	r2, r9, #4
    e8a8:	ldr	r0, [pc, #628]	; eb24 <__cxa_finalize@plt+0xc7d8>
    e8ac:	str	r2, [sp, #12]
    e8b0:	lsr	r3, r8, #4
    e8b4:	ldr	r1, [pc, #620]	; eb28 <__cxa_finalize@plt+0xc7dc>
    e8b8:	orr	r3, r3, r9, lsl #28
    e8bc:	ldr	r2, [pc, #616]	; eb2c <__cxa_finalize@plt+0xc7e0>
    e8c0:	add	r0, pc, r0
    e8c4:	add	r1, pc, r1
    e8c8:	str	r3, [sp, #8]
    e8cc:	str	r0, [sp]
    e8d0:	movw	r3, #617	; 0x269
    e8d4:	str	r1, [sp, #4]
    e8d8:	add	r2, pc, r2
    e8dc:	mov	r1, #0
    e8e0:	mov	r0, #7
    e8e4:	bl	19ed0 <__cxa_finalize@plt+0x17b84>
    e8e8:	b	e290 <__cxa_finalize@plt+0xbf44>
    e8ec:	ldr	lr, [pc, #572]	; eb30 <__cxa_finalize@plt+0xc7e4>
    e8f0:	mov	r1, r5
    e8f4:	ldr	ip, [pc, #568]	; eb34 <__cxa_finalize@plt+0xc7e8>
    e8f8:	mov	r0, #7
    e8fc:	ldr	r2, [pc, #564]	; eb38 <__cxa_finalize@plt+0xc7ec>
    e900:	add	lr, pc, lr
    e904:	add	ip, pc, ip
    e908:	movw	r3, #263	; 0x107
    e90c:	add	r2, pc, r2
    e910:	b	e670 <__cxa_finalize@plt+0xc324>
    e914:	mvn	r6, #73	; 0x49
    e918:	b	e31c <__cxa_finalize@plt+0xbfd0>
    e91c:	add	r7, sp, #152	; 0x98
    e920:	mov	r0, r7
    e924:	bl	12aec <__cxa_finalize@plt+0x107a0>
    e928:	cmp	r0, #0
    e92c:	blt	e9f0 <__cxa_finalize@plt+0xc6a4>
    e930:	ldm	r7, {r0, r1, r2, r3}
    e934:	add	ip, sp, #104	; 0x68
    e938:	ldr	r6, [r4, #160]	; 0xa0
    e93c:	add	r7, sp, #88	; 0x58
    e940:	mov	lr, r6
    e944:	stm	ip, {r0, r1, r2, r3}
    e948:	ldr	r0, [lr, #40]!	; 0x28
    e94c:	ldr	r1, [lr, #4]
    e950:	ldr	r2, [lr, #8]
    e954:	ldr	r3, [lr, #12]
    e958:	stmia	r7!, {r0, r1, r2, r3}
    e95c:	mov	r0, ip
    e960:	add	r1, sp, #88	; 0x58
    e964:	mov	r2, #16
    e968:	bl	1d7c <memcmp@plt>
    e96c:	cmp	r0, #0
    e970:	bne	e9e8 <__cxa_finalize@plt+0xc69c>
    e974:	ldrb	r7, [r6, #16]
    e978:	cmp	r7, #1
    e97c:	beq	ea50 <__cxa_finalize@plt+0xc704>
    e980:	cmp	r7, #2
    e984:	beq	ea48 <__cxa_finalize@plt+0xc6fc>
    e988:	cmp	r7, #0
    e98c:	beq	e9f8 <__cxa_finalize@plt+0xc6ac>
    e990:	bl	1a650 <__cxa_finalize@plt+0x18304>
    e994:	cmp	r0, #6
    e998:	bgt	ea9c <__cxa_finalize@plt+0xc750>
    e99c:	mvn	r6, #15
    e9a0:	b	e31c <__cxa_finalize@plt+0xbfd0>
    e9a4:	bl	2154 <__stack_chk_fail@plt>
    e9a8:	ldr	r0, [pc, #396]	; eb3c <__cxa_finalize@plt+0xc7f0>
    e9ac:	movw	r2, #2599	; 0xa27
    e9b0:	ldr	r1, [pc, #392]	; eb40 <__cxa_finalize@plt+0xc7f4>
    e9b4:	ldr	r3, [pc, #392]	; eb44 <__cxa_finalize@plt+0xc7f8>
    e9b8:	add	r0, pc, r0
    e9bc:	add	r1, pc, r1
    e9c0:	add	r3, pc, r3
    e9c4:	bl	19c9c <__cxa_finalize@plt+0x17950>
    e9c8:	ldr	r0, [pc, #376]	; eb48 <__cxa_finalize@plt+0xc7fc>
    e9cc:	movw	r2, #2598	; 0xa26
    e9d0:	ldr	r1, [pc, #372]	; eb4c <__cxa_finalize@plt+0xc800>
    e9d4:	ldr	r3, [pc, #372]	; eb50 <__cxa_finalize@plt+0xc804>
    e9d8:	add	r0, pc, r0
    e9dc:	add	r1, pc, r1
    e9e0:	add	r3, pc, r3
    e9e4:	bl	19c9c <__cxa_finalize@plt+0x17950>
    e9e8:	mvn	r6, #111	; 0x6f
    e9ec:	b	e31c <__cxa_finalize@plt+0xbfd0>
    e9f0:	mov	r6, r0
    e9f4:	b	e31c <__cxa_finalize@plt+0xbfd0>
    e9f8:	ldrb	r3, [r4, #16]
    e9fc:	ldr	r2, [r6, #12]
    ea00:	tst	r3, #1
    ea04:	bfi	r3, r2, #1, #1
    ea08:	strb	r3, [r4, #16]
    ea0c:	ldr	r2, [r6, #12]
    ea10:	uxtb	r3, r3
    ea14:	ubfx	r2, r2, #1, #1
    ea18:	bfi	r3, r2, #2, #1
    ea1c:	strb	r3, [r4, #16]
    ea20:	ldr	r2, [r6, #8]
    ea24:	uxtb	r3, r3
    ea28:	bfi	r3, r2, #3, #1
    ea2c:	strb	r3, [r4, #16]
    ea30:	beq	e7e0 <__cxa_finalize@plt+0xc494>
    ea34:	mov	r0, r4
    ea38:	bl	11ca8 <__cxa_finalize@plt+0xf95c>
    ea3c:	subs	r6, r0, #0
    ea40:	bge	e0a4 <__cxa_finalize@plt+0xbd58>
    ea44:	b	e31c <__cxa_finalize@plt+0xbfd0>
    ea48:	mvn	r6, #107	; 0x6b
    ea4c:	b	e31c <__cxa_finalize@plt+0xbfd0>
    ea50:	bl	1a650 <__cxa_finalize@plt+0x18304>
    ea54:	cmp	r0, #6
    ea58:	ble	e99c <__cxa_finalize@plt+0xc650>
    ea5c:	ldr	lr, [pc, #240]	; eb54 <__cxa_finalize@plt+0xc808>
    ea60:	mov	r1, #0
    ea64:	ldr	ip, [pc, #236]	; eb58 <__cxa_finalize@plt+0xc80c>
    ea68:	movw	r3, #322	; 0x142
    ea6c:	add	lr, pc, lr
    ea70:	str	lr, [sp]
    ea74:	add	ip, pc, ip
    ea78:	str	ip, [sp, #4]
    ea7c:	ldr	ip, [r4, #40]	; 0x28
    ea80:	mov	r0, #7
    ea84:	ldr	r2, [pc, #208]	; eb5c <__cxa_finalize@plt+0xc810>
    ea88:	mvn	r6, #15
    ea8c:	add	r2, pc, r2
    ea90:	str	ip, [sp, #8]
    ea94:	bl	19ed0 <__cxa_finalize@plt+0x17b84>
    ea98:	b	e31c <__cxa_finalize@plt+0xbfd0>
    ea9c:	ldr	lr, [pc, #188]	; eb60 <__cxa_finalize@plt+0xc814>
    eaa0:	mov	r0, #7
    eaa4:	ldr	ip, [pc, #184]	; eb64 <__cxa_finalize@plt+0xc818>
    eaa8:	mov	r1, #0
    eaac:	ldr	r2, [pc, #180]	; eb68 <__cxa_finalize@plt+0xc81c>
    eab0:	add	lr, pc, lr
    eab4:	add	ip, pc, ip
    eab8:	movw	r3, #327	; 0x147
    eabc:	add	r2, pc, r2
    eac0:	str	lr, [sp]
    eac4:	mvn	r6, #15
    eac8:	b	e678 <__cxa_finalize@plt+0xc32c>
    eacc:	andeq	r5, r2, ip, lsl #29
    ead0:	andeq	r0, r0, ip, asr #4
    ead4:	andeq	pc, r0, r4, lsl #7
    ead8:	andeq	r0, r0, r8, asr r2
    eadc:	andeq	r0, r1, r8, lsl #1
    eae0:	andeq	pc, r0, r0, lsl #20
    eae4:	andeq	pc, r0, r8, lsr r9	; <UNPREDICTABLE>
    eae8:	strdeq	pc, [r0], -r0
    eaec:	andeq	pc, r0, r0, ror #23
    eaf0:	andeq	pc, r0, ip, lsl r9	; <UNPREDICTABLE>
    eaf4:			; <UNDEFINED> instruction: 0x0000f8b0
    eaf8:	andeq	pc, r0, ip, asr #22
    eafc:	ldrdeq	pc, [r0], -ip
    eb00:	andeq	r0, r1, r0, ror #13
    eb04:	andeq	pc, r0, r0, lsl #25
    eb08:	andeq	pc, r0, ip, asr #16
    eb0c:	andeq	pc, r0, r8, asr #12
    eb10:	andeq	pc, r0, ip, ror r9	; <UNPREDICTABLE>
    eb14:	andeq	pc, r0, r0, ror #12
    eb18:	strdeq	pc, [r0], -ip
    eb1c:	andeq	pc, r0, r8, asr #17
    eb20:	andeq	pc, r0, r8, lsr #12
    eb24:	andeq	r0, r1, r8, asr #7
    eb28:			; <UNDEFINED> instruction: 0x0000fab8
    eb2c:	andeq	pc, r0, r0, ror #11
    eb30:	andeq	r0, r1, r0, asr #8
    eb34:	andeq	pc, r0, ip, lsr #19
    eb38:	andeq	pc, r0, ip, lsr #11
    eb3c:			; <UNDEFINED> instruction: 0x0000e8b4
    eb40:	strdeq	pc, [r0], -ip
    eb44:	muleq	r1, ip, r2
    eb48:	andeq	pc, r0, r0, asr #14
    eb4c:	ldrdeq	pc, [r0], -ip
    eb50:	andeq	r0, r1, ip, ror r2
    eb54:	ldrdeq	r0, [r1], -r4
    eb58:	andeq	pc, r0, r0, lsr #17
    eb5c:	andeq	pc, r0, ip, lsr #8
    eb60:	muleq	r1, r0, r2
    eb64:	andeq	pc, r0, r0, lsr #17
    eb68:	strdeq	pc, [r0], -ip
    eb6c:	push	{r4, r5, r6, r7, r8, r9, sl, fp}
    eb70:	movw	ip, #48879	; 0xbeef
    eb74:	ldr	r4, [r2]
    eb78:	movt	ip, #57005	; 0xdead
    eb7c:	add	ip, r1, ip
    eb80:	ldr	r5, [r3]
    eb84:	add	ip, ip, r4
    eb88:	tst	r0, #3
    eb8c:	add	r5, ip, r5
    eb90:	mov	r4, ip
    eb94:	bne	ec4c <__cxa_finalize@plt+0xc900>
    eb98:	cmp	r1, #12
    eb9c:	bls	ec0c <__cxa_finalize@plt+0xc8c0>
    eba0:	ldr	r8, [r0, #8]
    eba4:	sub	r1, r1, #12
    eba8:	ldr	r6, [r0, #4]
    ebac:	cmp	r1, #12
    ebb0:	ldr	r7, [r0], #12
    ebb4:	add	r5, r5, r8
    ebb8:	add	r4, r4, r6
    ebbc:	rsb	r7, r5, r7
    ebc0:	add	r6, r5, r4
    ebc4:	add	ip, r7, ip
    ebc8:	eor	r5, ip, r5, ror #28
    ebcc:	rsb	r4, r5, r4
    ebd0:	add	r9, r5, r6
    ebd4:	eor	r7, r4, r5, ror #26
    ebd8:	rsb	ip, r7, r6
    ebdc:	add	r8, r7, r9
    ebe0:	eor	ip, ip, r7, ror #24
    ebe4:	rsb	r4, ip, r9
    ebe8:	add	r7, ip, r8
    ebec:	eor	r4, r4, ip, ror #16
    ebf0:	rsb	r6, r4, r8
    ebf4:	add	ip, r4, r7
    ebf8:	eor	r6, r6, r4, ror #13
    ebfc:	rsb	r5, r6, r7
    ec00:	add	r4, r6, ip
    ec04:	eor	r5, r5, r6, ror #28
    ec08:	bhi	eba0 <__cxa_finalize@plt+0xc854>
    ec0c:	sub	r1, r1, #1
    ec10:	cmp	r1, #11
    ec14:	addls	pc, pc, r1, lsl #2
    ec18:	b	eee8 <__cxa_finalize@plt+0xcb9c>
    ec1c:	b	ee84 <__cxa_finalize@plt+0xcb38>
    ec20:	b	eedc <__cxa_finalize@plt+0xcb90>
    ec24:	b	ef18 <__cxa_finalize@plt+0xcbcc>
    ec28:	b	ef0c <__cxa_finalize@plt+0xcbc0>
    ec2c:	b	ef60 <__cxa_finalize@plt+0xcc14>
    ec30:	b	ef4c <__cxa_finalize@plt+0xcc00>
    ec34:	b	ef38 <__cxa_finalize@plt+0xcbec>
    ec38:	b	ef28 <__cxa_finalize@plt+0xcbdc>
    ec3c:	b	ef8c <__cxa_finalize@plt+0xcc40>
    ec40:	b	ef74 <__cxa_finalize@plt+0xcc28>
    ec44:	b	eef4 <__cxa_finalize@plt+0xcba8>
    ec48:	b	f034 <__cxa_finalize@plt+0xcce8>
    ec4c:	tst	r0, #1
    ec50:	bne	ed20 <__cxa_finalize@plt+0xc9d4>
    ec54:	cmp	r1, #12
    ec58:	bls	ece0 <__cxa_finalize@plt+0xc994>
    ec5c:	ldrh	r8, [r0, #10]
    ec60:	sub	r1, r1, #12
    ec64:	ldrh	r6, [r0, #8]
    ec68:	cmp	r1, #12
    ec6c:	ldrh	r7, [r0, #2]
    ec70:	add	r8, r6, r8, lsl #16
    ec74:	ldrh	r9, [r0, #6]
    ec78:	add	r5, r8, r5
    ec7c:	ldrh	r6, [r0, #4]
    ec80:	ldrh	r8, [r0], #12
    ec84:	add	r6, r6, r9, lsl #16
    ec88:	add	r7, r8, r7, lsl #16
    ec8c:	add	r4, r6, r4
    ec90:	rsb	r7, r5, r7
    ec94:	add	r6, r5, r4
    ec98:	add	ip, r7, ip
    ec9c:	eor	r5, ip, r5, ror #28
    eca0:	rsb	r4, r5, r4
    eca4:	add	r9, r5, r6
    eca8:	eor	r7, r4, r5, ror #26
    ecac:	rsb	ip, r7, r6
    ecb0:	add	r8, r7, r9
    ecb4:	eor	ip, ip, r7, ror #24
    ecb8:	rsb	r4, ip, r9
    ecbc:	add	r7, ip, r8
    ecc0:	eor	r4, r4, ip, ror #16
    ecc4:	rsb	r6, r4, r8
    ecc8:	add	ip, r4, r7
    eccc:	eor	r6, r6, r4, ror #13
    ecd0:	rsb	r5, r6, r7
    ecd4:	add	r4, r6, ip
    ecd8:	eor	r5, r5, r6, ror #28
    ecdc:	bhi	ec5c <__cxa_finalize@plt+0xc910>
    ece0:	sub	r1, r1, #1
    ece4:	cmp	r1, #11
    ece8:	addls	pc, pc, r1, lsl #2
    ecec:	b	eee8 <__cxa_finalize@plt+0xcb9c>
    ecf0:	b	ee84 <__cxa_finalize@plt+0xcb38>
    ecf4:	b	eedc <__cxa_finalize@plt+0xcb90>
    ecf8:	b	eed4 <__cxa_finalize@plt+0xcb88>
    ecfc:	b	effc <__cxa_finalize@plt+0xccb0>
    ed00:	b	eff4 <__cxa_finalize@plt+0xcca8>
    ed04:	b	f018 <__cxa_finalize@plt+0xcccc>
    ed08:	b	f010 <__cxa_finalize@plt+0xccc4>
    ed0c:	b	ef9c <__cxa_finalize@plt+0xcc50>
    ed10:	b	ef94 <__cxa_finalize@plt+0xcc48>
    ed14:	b	efc8 <__cxa_finalize@plt+0xcc7c>
    ed18:	b	efc0 <__cxa_finalize@plt+0xcc74>
    ed1c:	b	f03c <__cxa_finalize@plt+0xccf0>
    ed20:	cmp	r1, #12
    ed24:	bls	edec <__cxa_finalize@plt+0xcaa0>
    ed28:	ldrb	r7, [r0, #10]
    ed2c:	sub	r1, r1, #12
    ed30:	ldrb	r8, [r0, #9]
    ed34:	cmp	r1, #12
    ed38:	ldrb	sl, [r0, #2]
    ed3c:	add	r0, r0, #12
    ed40:	ldrb	fp, [r0, #-11]
    ed44:	lsl	r7, r7, #16
    ed48:	ldrb	r6, [r0, #-4]
    ed4c:	add	r7, r7, r8, lsl #8
    ed50:	ldrb	r9, [r0, #-1]
    ed54:	lsl	sl, sl, #16
    ed58:	ldrb	r8, [r0, #-6]
    ed5c:	add	r7, r7, r6
    ed60:	add	sl, sl, fp, lsl #8
    ed64:	ldrb	r6, [r0, #-12]
    ed68:	add	r7, r7, r9, lsl #24
    ed6c:	ldrb	fp, [r0, #-9]
    ed70:	ldrb	r9, [r0, #-7]
    ed74:	add	r5, r7, r5
    ed78:	add	sl, sl, r6
    ed7c:	ldrb	r7, [r0, #-5]
    ed80:	ldrb	r6, [r0, #-8]
    ed84:	lsl	r8, r8, #16
    ed88:	add	r8, r8, r9, lsl #8
    ed8c:	add	sl, sl, fp, lsl #24
    ed90:	add	r6, r8, r6
    ed94:	rsb	sl, r5, sl
    ed98:	add	r7, r6, r7, lsl #24
    ed9c:	add	ip, sl, ip
    eda0:	eor	ip, ip, r5, ror #28
    eda4:	add	r4, r7, r4
    eda8:	rsb	r8, ip, r4
    edac:	add	r5, r5, r4
    edb0:	eor	r8, r8, ip, ror #26
    edb4:	add	ip, ip, r5
    edb8:	rsb	r5, r8, r5
    edbc:	add	r9, r8, ip
    edc0:	eor	r7, r5, r8, ror #24
    edc4:	rsb	ip, r7, ip
    edc8:	add	r8, r7, r9
    edcc:	eor	r4, ip, r7, ror #16
    edd0:	rsb	r6, r4, r9
    edd4:	add	ip, r4, r8
    edd8:	eor	r6, r6, r4, ror #13
    eddc:	rsb	r5, r6, r8
    ede0:	add	r4, r6, ip
    ede4:	eor	r5, r5, r6, ror #28
    ede8:	bhi	ed28 <__cxa_finalize@plt+0xc9dc>
    edec:	sub	r1, r1, #1
    edf0:	cmp	r1, #11
    edf4:	addls	pc, pc, r1, lsl #2
    edf8:	b	eee8 <__cxa_finalize@plt+0xcb9c>
    edfc:	b	ee84 <__cxa_finalize@plt+0xcb38>
    ee00:	b	ee7c <__cxa_finalize@plt+0xcb30>
    ee04:	b	ee74 <__cxa_finalize@plt+0xcb28>
    ee08:	b	ee6c <__cxa_finalize@plt+0xcb20>
    ee0c:	b	ee64 <__cxa_finalize@plt+0xcb18>
    ee10:	b	ee5c <__cxa_finalize@plt+0xcb10>
    ee14:	b	ee54 <__cxa_finalize@plt+0xcb08>
    ee18:	b	ee4c <__cxa_finalize@plt+0xcb00>
    ee1c:	b	ee44 <__cxa_finalize@plt+0xcaf8>
    ee20:	b	ee3c <__cxa_finalize@plt+0xcaf0>
    ee24:	b	ee34 <__cxa_finalize@plt+0xcae8>
    ee28:	b	ee2c <__cxa_finalize@plt+0xcae0>
    ee2c:	ldrb	r1, [r0, #11]
    ee30:	add	r5, r5, r1, lsl #24
    ee34:	ldrb	r1, [r0, #10]
    ee38:	add	r5, r5, r1, lsl #16
    ee3c:	ldrb	r1, [r0, #9]
    ee40:	add	r5, r5, r1, lsl #8
    ee44:	ldrb	r1, [r0, #8]
    ee48:	add	r5, r5, r1
    ee4c:	ldrb	r1, [r0, #7]
    ee50:	add	r4, r4, r1, lsl #24
    ee54:	ldrb	r1, [r0, #6]
    ee58:	add	r4, r4, r1, lsl #16
    ee5c:	ldrb	r1, [r0, #5]
    ee60:	add	r4, r4, r1, lsl #8
    ee64:	ldrb	r1, [r0, #4]
    ee68:	add	r4, r4, r1
    ee6c:	ldrb	r1, [r0, #3]
    ee70:	add	ip, ip, r1, lsl #24
    ee74:	ldrb	r1, [r0, #2]
    ee78:	add	ip, ip, r1, lsl #16
    ee7c:	ldrb	r1, [r0, #1]
    ee80:	add	ip, ip, r1, lsl #8
    ee84:	ldrb	r1, [r0]
    ee88:	add	ip, ip, r1
    ee8c:	eor	r0, r5, r4
    ee90:	sub	r0, r0, r4, ror #18
    ee94:	eor	ip, r0, ip
    ee98:	sub	ip, ip, r0, ror #21
    ee9c:	eor	r4, ip, r4
    eea0:	sub	r4, r4, ip, ror #7
    eea4:	eor	r0, r4, r0
    eea8:	sub	r0, r0, r4, ror #16
    eeac:	eor	ip, r0, ip
    eeb0:	sub	ip, ip, r0, ror #28
    eeb4:	eor	r1, ip, r4
    eeb8:	sub	r1, r1, ip, ror #18
    eebc:	eor	r0, r1, r0
    eec0:	sub	r0, r0, r1, ror #8
    eec4:	str	r0, [r2]
    eec8:	str	r1, [r3]
    eecc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp}
    eed0:	bx	lr
    eed4:	ldrb	r1, [r0, #2]
    eed8:	add	ip, ip, r1, lsl #16
    eedc:	ldrh	r1, [r0]
    eee0:	add	ip, ip, r1
    eee4:	b	ee8c <__cxa_finalize@plt+0xcb40>
    eee8:	str	r5, [r2]
    eeec:	str	r4, [r3]
    eef0:	b	eecc <__cxa_finalize@plt+0xcb80>
    eef4:	ldm	r0, {r1, r6, r7}
    eef8:	bic	r0, r7, #-16777216	; 0xff000000
    eefc:	add	r4, r4, r6
    ef00:	add	r5, r5, r0
    ef04:	add	ip, ip, r1
    ef08:	b	ee8c <__cxa_finalize@plt+0xcb40>
    ef0c:	ldr	r1, [r0]
    ef10:	add	ip, ip, r1
    ef14:	b	ee8c <__cxa_finalize@plt+0xcb40>
    ef18:	ldr	r1, [r0]
    ef1c:	bic	r1, r1, #-16777216	; 0xff000000
    ef20:	add	ip, r1, ip
    ef24:	b	ee8c <__cxa_finalize@plt+0xcb40>
    ef28:	ldm	r0, {r1, r6}
    ef2c:	add	r4, r4, r6
    ef30:	add	ip, ip, r1
    ef34:	b	ee8c <__cxa_finalize@plt+0xcb40>
    ef38:	ldm	r0, {r1, r6}
    ef3c:	bic	r0, r6, #-16777216	; 0xff000000
    ef40:	add	ip, ip, r1
    ef44:	add	r4, r4, r0
    ef48:	b	ee8c <__cxa_finalize@plt+0xcb40>
    ef4c:	ldrh	r6, [r0, #4]
    ef50:	ldr	r1, [r0]
    ef54:	add	r4, r4, r6
    ef58:	add	ip, ip, r1
    ef5c:	b	ee8c <__cxa_finalize@plt+0xcb40>
    ef60:	ldrb	r6, [r0, #4]
    ef64:	ldr	r1, [r0]
    ef68:	add	r4, r4, r6
    ef6c:	add	ip, ip, r1
    ef70:	b	ee8c <__cxa_finalize@plt+0xcb40>
    ef74:	ldrh	r7, [r0, #8]
    ef78:	ldm	r0, {r1, r6}
    ef7c:	add	r5, r5, r7
    ef80:	add	r4, r4, r6
    ef84:	add	ip, ip, r1
    ef88:	b	ee8c <__cxa_finalize@plt+0xcb40>
    ef8c:	ldrb	r7, [r0, #8]
    ef90:	b	ef78 <__cxa_finalize@plt+0xcc2c>
    ef94:	ldrb	r1, [r0, #8]
    ef98:	add	r5, r5, r1
    ef9c:	ldrh	r1, [r0, #4]
    efa0:	ldrh	r6, [r0, #6]
    efa4:	add	r4, r1, r4
    efa8:	ldrh	r7, [r0]
    efac:	ldrh	r1, [r0, #2]
    efb0:	add	ip, r7, ip
    efb4:	add	r4, r4, r6, lsl #16
    efb8:	add	ip, ip, r1, lsl #16
    efbc:	b	ee8c <__cxa_finalize@plt+0xcb40>
    efc0:	ldrb	r1, [r0, #10]
    efc4:	add	r5, r5, r1, lsl #16
    efc8:	ldrh	r1, [r0, #4]
    efcc:	ldrh	r7, [r0, #6]
    efd0:	ldrh	r8, [r0]
    efd4:	add	r4, r1, r4
    efd8:	ldrh	r6, [r0, #2]
    efdc:	ldrh	r1, [r0, #8]
    efe0:	add	ip, r8, ip
    efe4:	add	r4, r4, r7, lsl #16
    efe8:	add	ip, ip, r6, lsl #16
    efec:	add	r5, r5, r1
    eff0:	b	ee8c <__cxa_finalize@plt+0xcb40>
    eff4:	ldrb	r1, [r0, #4]
    eff8:	add	r4, r4, r1
    effc:	ldrh	r6, [r0]
    f000:	ldrh	r1, [r0, #2]
    f004:	add	ip, r6, ip
    f008:	add	ip, ip, r1, lsl #16
    f00c:	b	ee8c <__cxa_finalize@plt+0xcb40>
    f010:	ldrb	r1, [r0, #6]
    f014:	add	r4, r4, r1, lsl #16
    f018:	ldrh	r7, [r0]
    f01c:	ldrh	r6, [r0, #2]
    f020:	ldrh	r1, [r0, #4]
    f024:	add	ip, r7, ip
    f028:	add	ip, ip, r6, lsl #16
    f02c:	add	r4, r4, r1
    f030:	b	ee8c <__cxa_finalize@plt+0xcb40>
    f034:	ldr	r7, [r0, #8]
    f038:	b	ef78 <__cxa_finalize@plt+0xcc2c>
    f03c:	ldrh	r6, [r0, #8]
    f040:	ldrh	r1, [r0, #4]
    f044:	add	r5, r6, r5
    f048:	ldrh	r8, [r0, #10]
    f04c:	add	r4, r1, r4
    f050:	ldrh	r6, [r0, #6]
    f054:	ldrh	r7, [r0]
    f058:	ldrh	r1, [r0, #2]
    f05c:	add	r5, r5, r8, lsl #16
    f060:	add	ip, r7, ip
    f064:	add	r4, r4, r6, lsl #16
    f068:	add	ip, ip, r1, lsl #16
    f06c:	b	ee8c <__cxa_finalize@plt+0xcb40>
    f070:	cmp	r0, #0
    f074:	push	{r3, lr}
    f078:	beq	f148 <__cxa_finalize@plt+0xcdfc>
    f07c:	ldr	r3, [r0, #8]
    f080:	cmp	r3, #0
    f084:	popeq	{r3, pc}
    f088:	ldr	r2, [r0, #12]
    f08c:	mov	r1, #0
    f090:	str	r1, [r0, #8]
    f094:	cmp	r2, r1
    f098:	ldrne	r1, [r0, #16]
    f09c:	strne	r1, [r2, #16]
    f0a0:	ldr	r2, [r0, #16]
    f0a4:	cmp	r2, #0
    f0a8:	beq	f114 <__cxa_finalize@plt+0xcdc8>
    f0ac:	ldr	r1, [r0, #12]
    f0b0:	str	r1, [r2, #12]
    f0b4:	mov	r2, #0
    f0b8:	str	r2, [r0, #16]
    f0bc:	str	r2, [r0, #12]
    f0c0:	ldr	r2, [r3, #48]	; 0x30
    f0c4:	cmp	r2, #0
    f0c8:	popne	{r3, pc}
    f0cc:	ldrb	r2, [r3, #5]
    f0d0:	cmp	r2, #0
    f0d4:	popne	{r3, pc}
    f0d8:	ldr	r1, [r0]
    f0dc:	ldr	r2, [r1, #56]	; 0x38
    f0e0:	cmp	r2, #0
    f0e4:	str	r2, [r3, #40]	; 0x28
    f0e8:	strne	r3, [r2, #44]	; 0x2c
    f0ec:	mov	r2, #0
    f0f0:	str	r2, [r3, #44]	; 0x2c
    f0f4:	str	r3, [r1, #56]	; 0x38
    f0f8:	ldr	r2, [r0]
    f0fc:	ldr	r1, [r2, #60]	; 0x3c
    f100:	cmp	r1, #0
    f104:	streq	r3, [r2, #60]	; 0x3c
    f108:	mov	r2, #1
    f10c:	strb	r2, [r3, #6]
    f110:	pop	{r3, pc}
    f114:	ldr	r2, [r3, #48]	; 0x30
    f118:	cmp	r0, r2
    f11c:	ldreq	r2, [r0, #12]
    f120:	streq	r2, [r3, #48]	; 0x30
    f124:	beq	f0b4 <__cxa_finalize@plt+0xcd68>
    f128:	ldr	r0, [pc, #56]	; f168 <__cxa_finalize@plt+0xce1c>
    f12c:	mov	r2, #210	; 0xd2
    f130:	ldr	r1, [pc, #52]	; f16c <__cxa_finalize@plt+0xce20>
    f134:	ldr	r3, [pc, #52]	; f170 <__cxa_finalize@plt+0xce24>
    f138:	add	r0, pc, r0
    f13c:	add	r1, pc, r1
    f140:	add	r3, pc, r3
    f144:	bl	19c9c <__cxa_finalize@plt+0x17950>
    f148:	ldr	r0, [pc, #36]	; f174 <__cxa_finalize@plt+0xce28>
    f14c:	mov	r2, #203	; 0xcb
    f150:	ldr	r1, [pc, #32]	; f178 <__cxa_finalize@plt+0xce2c>
    f154:	ldr	r3, [pc, #32]	; f17c <__cxa_finalize@plt+0xce30>
    f158:	add	r0, pc, r0
    f15c:	add	r1, pc, r1
    f160:	add	r3, pc, r3
    f164:	bl	19c9c <__cxa_finalize@plt+0x17950>
    f168:	andeq	lr, r0, r8, rrx
    f16c:	andeq	pc, r0, ip, lsl sp	; <UNPREDICTABLE>
    f170:	andeq	pc, r0, ip, asr #29
    f174:	andeq	r0, r1, r0, asr #15
    f178:	strdeq	pc, [r0], -ip
    f17c:	andeq	pc, r0, ip, lsr #29
    f180:	cmp	r0, #0
    f184:	push	{r3, r4, r5, lr}
    f188:	ldr	ip, [sp, #24]
    f18c:	beq	f234 <__cxa_finalize@plt+0xcee8>
    f190:	cmp	r1, #0
    f194:	blt	f214 <__cxa_finalize@plt+0xcec8>
    f198:	cmp	ip, #0
    f19c:	beq	f254 <__cxa_finalize@plt+0xcf08>
    f1a0:	ldr	r3, [r0, #28]
    f1a4:	cmp	r3, #0
    f1a8:	beq	f20c <__cxa_finalize@plt+0xcec0>
    f1ac:	ldr	r3, [r3, #4]
    f1b0:	cmp	r3, r1
    f1b4:	beq	f1c0 <__cxa_finalize@plt+0xce74>
    f1b8:	mov	r0, #0
    f1bc:	pop	{r3, r4, r5, pc}
    f1c0:	ldr	r3, [r0, #8]
    f1c4:	cmp	r3, r2
    f1c8:	bne	f1b8 <__cxa_finalize@plt+0xce6c>
    f1cc:	ldrd	r2, [r0, #16]
    f1d0:	ldrd	r4, [sp, #16]
    f1d4:	cmp	r3, r5
    f1d8:	cmpeq	r2, r4
    f1dc:	bhi	f1b8 <__cxa_finalize@plt+0xce6c>
    f1e0:	ldr	r4, [r0, #24]
    f1e4:	ldrd	r0, [sp, #16]
    f1e8:	adds	r0, r0, ip
    f1ec:	adc	r1, r1, #0
    f1f0:	adds	r2, r2, r4
    f1f4:	adc	r3, r3, #0
    f1f8:	cmp	r1, r3
    f1fc:	cmpeq	r0, r2
    f200:	movhi	r0, #0
    f204:	movls	r0, #1
    f208:	pop	{r3, r4, r5, pc}
    f20c:	mov	r0, r3
    f210:	pop	{r3, r4, r5, pc}
    f214:	ldr	r0, [pc, #88]	; f274 <__cxa_finalize@plt+0xcf28>
    f218:	mov	r2, #165	; 0xa5
    f21c:	ldr	r1, [pc, #84]	; f278 <__cxa_finalize@plt+0xcf2c>
    f220:	ldr	r3, [pc, #84]	; f27c <__cxa_finalize@plt+0xcf30>
    f224:	add	r0, pc, r0
    f228:	add	r1, pc, r1
    f22c:	add	r3, pc, r3
    f230:	bl	19c9c <__cxa_finalize@plt+0x17950>
    f234:	ldr	r0, [pc, #68]	; f280 <__cxa_finalize@plt+0xcf34>
    f238:	mov	r2, #164	; 0xa4
    f23c:	ldr	r1, [pc, #64]	; f284 <__cxa_finalize@plt+0xcf38>
    f240:	ldr	r3, [pc, #64]	; f288 <__cxa_finalize@plt+0xcf3c>
    f244:	add	r0, pc, r0
    f248:	add	r1, pc, r1
    f24c:	add	r3, pc, r3
    f250:	bl	19c9c <__cxa_finalize@plt+0x17950>
    f254:	ldr	r0, [pc, #48]	; f28c <__cxa_finalize@plt+0xcf40>
    f258:	mov	r2, #166	; 0xa6
    f25c:	ldr	r1, [pc, #44]	; f290 <__cxa_finalize@plt+0xcf44>
    f260:	ldr	r3, [pc, #44]	; f294 <__cxa_finalize@plt+0xcf48>
    f264:	add	r0, pc, r0
    f268:	add	r1, pc, r1
    f26c:	add	r3, pc, r3
    f270:	bl	19c9c <__cxa_finalize@plt+0x17950>
    f274:	andeq	lr, r0, r0, asr #1
    f278:	andeq	pc, r0, r0, lsr ip	; <UNPREDICTABLE>
    f27c:			; <UNDEFINED> instruction: 0x0000fdb0
    f280:	andeq	r0, r1, r8, asr r7
    f284:	andeq	pc, r0, r0, lsl ip	; <UNPREDICTABLE>
    f288:	muleq	r0, r0, sp
    f28c:	andeq	pc, r0, r8, lsr #28
    f290:	strdeq	pc, [r0], -r0
    f294:	andeq	pc, r0, r0, ror sp	; <UNPREDICTABLE>
    f298:	push	{r4, lr}
    f29c:	subs	r4, r0, #0
    f2a0:	beq	f410 <__cxa_finalize@plt+0xd0c4>
    f2a4:	ldr	r0, [r4, #12]
    f2a8:	cmp	r0, #0
    f2ac:	beq	f2b8 <__cxa_finalize@plt+0xcf6c>
    f2b0:	ldr	r1, [r4, #24]
    f2b4:	bl	2250 <munmap@plt>
    f2b8:	ldr	r2, [r4, #28]
    f2bc:	cmp	r2, #0
    f2c0:	beq	f2f4 <__cxa_finalize@plt+0xcfa8>
    f2c4:	ldr	r3, [r4, #32]
    f2c8:	cmp	r3, #0
    f2cc:	ldrne	r1, [r4, #36]	; 0x24
    f2d0:	strne	r1, [r3, #36]	; 0x24
    f2d4:	ldr	r3, [r4, #36]	; 0x24
    f2d8:	cmp	r3, #0
    f2dc:	beq	f3bc <__cxa_finalize@plt+0xd070>
    f2e0:	ldr	r2, [r4, #32]
    f2e4:	str	r2, [r3, #32]
    f2e8:	mov	r3, #0
    f2ec:	str	r3, [r4, #36]	; 0x24
    f2f0:	str	r3, [r4, #32]
    f2f4:	ldrb	r3, [r4, #6]
    f2f8:	cmp	r3, #0
    f2fc:	beq	f348 <__cxa_finalize@plt+0xcffc>
    f300:	ldr	r2, [r4]
    f304:	ldr	r3, [r2, #60]	; 0x3c
    f308:	cmp	r3, r4
    f30c:	ldreq	r3, [r4, #44]	; 0x2c
    f310:	streq	r3, [r2, #60]	; 0x3c
    f314:	ldr	r3, [r4, #40]	; 0x28
    f318:	ldreq	r2, [r4]
    f31c:	cmp	r3, #0
    f320:	ldrne	r1, [r4, #44]	; 0x2c
    f324:	strne	r1, [r3, #44]	; 0x2c
    f328:	ldr	r3, [r4, #44]	; 0x2c
    f32c:	cmp	r3, #0
    f330:	beq	f388 <__cxa_finalize@plt+0xd03c>
    f334:	ldr	r2, [r4, #40]	; 0x28
    f338:	str	r2, [r3, #40]	; 0x28
    f33c:	mov	r3, #0
    f340:	str	r3, [r4, #44]	; 0x2c
    f344:	str	r3, [r4, #40]	; 0x28
    f348:	ldr	r3, [r4, #48]	; 0x30
    f34c:	cmp	r3, #0
    f350:	popeq	{r4, pc}
    f354:	ldr	r2, [r3, #8]
    f358:	cmp	r4, r2
    f35c:	moveq	r1, #0
    f360:	beq	f374 <__cxa_finalize@plt+0xd028>
    f364:	b	f3f0 <__cxa_finalize@plt+0xd0a4>
    f368:	ldr	r2, [r3, #8]
    f36c:	cmp	r4, r2
    f370:	bne	f3f0 <__cxa_finalize@plt+0xd0a4>
    f374:	str	r1, [r3, #8]
    f378:	ldr	r3, [r3, #12]
    f37c:	cmp	r3, #0
    f380:	bne	f368 <__cxa_finalize@plt+0xd01c>
    f384:	pop	{r4, pc}
    f388:	ldr	r3, [r2, #56]	; 0x38
    f38c:	cmp	r4, r3
    f390:	ldreq	r3, [r4, #40]	; 0x28
    f394:	streq	r3, [r2, #56]	; 0x38
    f398:	beq	f33c <__cxa_finalize@plt+0xcff0>
    f39c:	ldr	r0, [pc, #140]	; f430 <__cxa_finalize@plt+0xd0e4>
    f3a0:	mov	r2, #131	; 0x83
    f3a4:	ldr	r1, [pc, #136]	; f434 <__cxa_finalize@plt+0xd0e8>
    f3a8:	ldr	r3, [pc, #136]	; f438 <__cxa_finalize@plt+0xd0ec>
    f3ac:	add	r0, pc, r0
    f3b0:	add	r1, pc, r1
    f3b4:	add	r3, pc, r3
    f3b8:	bl	19c9c <__cxa_finalize@plt+0x17950>
    f3bc:	ldr	r3, [r2, #12]
    f3c0:	cmp	r4, r3
    f3c4:	ldreq	r3, [r4, #32]
    f3c8:	streq	r3, [r2, #12]
    f3cc:	beq	f2e8 <__cxa_finalize@plt+0xcf9c>
    f3d0:	ldr	r0, [pc, #100]	; f43c <__cxa_finalize@plt+0xd0f0>
    f3d4:	mov	r2, #125	; 0x7d
    f3d8:	ldr	r1, [pc, #96]	; f440 <__cxa_finalize@plt+0xd0f4>
    f3dc:	ldr	r3, [pc, #96]	; f444 <__cxa_finalize@plt+0xd0f8>
    f3e0:	add	r0, pc, r0
    f3e4:	add	r1, pc, r1
    f3e8:	add	r3, pc, r3
    f3ec:	bl	19c9c <__cxa_finalize@plt+0x17950>
    f3f0:	ldr	r0, [pc, #80]	; f448 <__cxa_finalize@plt+0xd0fc>
    f3f4:	mov	r2, #135	; 0x87
    f3f8:	ldr	r1, [pc, #76]	; f44c <__cxa_finalize@plt+0xd100>
    f3fc:	ldr	r3, [pc, #76]	; f450 <__cxa_finalize@plt+0xd104>
    f400:	add	r0, pc, r0
    f404:	add	r1, pc, r1
    f408:	add	r3, pc, r3
    f40c:	bl	19c9c <__cxa_finalize@plt+0x17950>
    f410:	ldr	r0, [pc, #60]	; f454 <__cxa_finalize@plt+0xd108>
    f414:	mov	r2, #119	; 0x77
    f418:	ldr	r1, [pc, #56]	; f458 <__cxa_finalize@plt+0xd10c>
    f41c:	ldr	r3, [pc, #56]	; f45c <__cxa_finalize@plt+0xd110>
    f420:	add	r0, pc, r0
    f424:	add	r1, pc, r1
    f428:	add	r3, pc, r3
    f42c:	bl	19c9c <__cxa_finalize@plt+0x17950>
    f430:	strdeq	sp, [r0], -r4
    f434:	andeq	pc, r0, r8, lsr #21
    f438:	ldrdeq	pc, [r0], -r4
    f43c:	andeq	sp, r0, r0, asr #27
    f440:	andeq	pc, r0, r4, ror sl	; <UNPREDICTABLE>
    f444:	andeq	pc, r0, r0, lsr #19
    f448:	andeq	pc, r0, r4, ror sl	; <UNPREDICTABLE>
    f44c:	andeq	pc, r0, r4, asr sl	; <UNPREDICTABLE>
    f450:	andeq	pc, r0, r0, lsl #19
    f454:	andeq	r0, r1, ip, ror r5
    f458:	andeq	pc, r0, r4, lsr sl	; <UNPREDICTABLE>
    f45c:	andeq	pc, r0, r0, ror #18
    f460:	ldr	r3, [pc, #624]	; f6d8 <__cxa_finalize@plt+0xd38c>
    f464:	ldr	r2, [pc, #624]	; f6dc <__cxa_finalize@plt+0xd390>
    f468:	add	r3, pc, r3
    f46c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    f470:	subs	r7, r0, #0
    f474:	ldr	r6, [r3, r2]
    f478:	sub	sp, sp, #44	; 0x2c
    f47c:	ldr	r3, [r6]
    f480:	str	r3, [sp, #36]	; 0x24
    f484:	beq	f4d0 <__cxa_finalize@plt+0xd184>
    f488:	mov	r4, #0
    f48c:	add	r5, sp, #24
    f490:	add	r8, sp, #28
    f494:	mov	fp, r4
    f498:	mvn	sl, #1
    f49c:	mov	r9, #1
    f4a0:	mov	r0, r5
    f4a4:	bl	1b050 <__cxa_finalize@plt+0x18d04>
    f4a8:	subs	r3, r0, #0
    f4ac:	bne	f5ac <__cxa_finalize@plt+0xd260>
    f4b0:	cmp	r4, #0
    f4b4:	bne	f4f4 <__cxa_finalize@plt+0xd1a8>
    f4b8:	ldr	r2, [sp, #36]	; 0x24
    f4bc:	ldr	r3, [r6]
    f4c0:	cmp	r2, r3
    f4c4:	bne	f4f0 <__cxa_finalize@plt+0xd1a4>
    f4c8:	add	sp, sp, #44	; 0x2c
    f4cc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    f4d0:	ldr	r0, [pc, #520]	; f6e0 <__cxa_finalize@plt+0xd394>
    f4d4:	movw	r2, #617	; 0x269
    f4d8:	ldr	r1, [pc, #516]	; f6e4 <__cxa_finalize@plt+0xd398>
    f4dc:	ldr	r3, [pc, #516]	; f6e8 <__cxa_finalize@plt+0xd39c>
    f4e0:	add	r0, pc, r0
    f4e4:	add	r1, pc, r1
    f4e8:	add	r3, pc, r3
    f4ec:	bl	19c9c <__cxa_finalize@plt+0x17950>
    f4f0:	bl	2154 <__stack_chk_fail@plt>
    f4f4:	add	sl, sp, #28
    f4f8:	mov	r2, r3
    f4fc:	ldr	r0, [r7, #16]
    f500:	mvn	ip, #1
    f504:	mov	r1, sl
    f508:	str	r3, [sp, #32]
    f50c:	str	ip, [sp, #28]
    f510:	bl	186c8 <__cxa_finalize@plt+0x1637c>
    f514:	cmp	r0, #0
    f518:	beq	f4b8 <__cxa_finalize@plt+0xd16c>
    f51c:	mov	r4, #0
    f520:	mov	r5, #0
    f524:	mvn	fp, #0
    f528:	mov	r9, #1
    f52c:	ldrb	r3, [r0, #8]
    f530:	cmp	r3, #0
    f534:	beq	f590 <__cxa_finalize@plt+0xd244>
    f538:	ldr	r8, [r0, #12]
    f53c:	cmp	r8, #0
    f540:	bne	f554 <__cxa_finalize@plt+0xd208>
    f544:	b	f590 <__cxa_finalize@plt+0xd244>
    f548:	ldr	r8, [r8, #32]
    f54c:	cmp	r8, #0
    f550:	beq	f590 <__cxa_finalize@plt+0xd244>
    f554:	ldrb	r3, [r8, #4]
    f558:	cmp	r3, #0
    f55c:	bne	f548 <__cxa_finalize@plt+0xd1fc>
    f560:	ldr	r0, [r8, #12]
    f564:	mov	r3, #50	; 0x32
    f568:	ldr	r1, [r8, #24]
    f56c:	ldr	r2, [r8, #8]
    f570:	str	fp, [sp]
    f574:	strd	r4, [sp, #8]
    f578:	bl	2148 <mmap64@plt>
    f57c:	ldr	r3, [r8, #12]
    f580:	cmp	r3, r0
    f584:	bne	f684 <__cxa_finalize@plt+0xd338>
    f588:	strb	r9, [r8, #4]
    f58c:	b	f548 <__cxa_finalize@plt+0xd1fc>
    f590:	ldr	r0, [r7, #16]
    f594:	mov	r1, sl
    f598:	mov	r2, #0
    f59c:	bl	186c8 <__cxa_finalize@plt+0x1637c>
    f5a0:	cmp	r0, #0
    f5a4:	bne	f52c <__cxa_finalize@plt+0xd1e0>
    f5a8:	b	f4b8 <__cxa_finalize@plt+0xd16c>
    f5ac:	blt	f63c <__cxa_finalize@plt+0xd2f0>
    f5b0:	ldr	r0, [r7, #16]
    f5b4:	mov	r1, r8
    f5b8:	mov	r2, #0
    f5bc:	str	sl, [sp, #28]
    f5c0:	str	fp, [sp, #32]
    f5c4:	bl	186c8 <__cxa_finalize@plt+0x1637c>
    f5c8:	cmp	r0, #0
    f5cc:	beq	f620 <__cxa_finalize@plt+0xd2d4>
    f5d0:	ldr	r3, [r0, #12]
    f5d4:	cmp	r3, #0
    f5d8:	beq	f608 <__cxa_finalize@plt+0xd2bc>
    f5dc:	ldr	r1, [sp, #24]
    f5e0:	ldr	r2, [r3, #12]
    f5e4:	cmp	r1, r2
    f5e8:	bcc	f5fc <__cxa_finalize@plt+0xd2b0>
    f5ec:	ldr	ip, [r3, #24]
    f5f0:	add	r2, r2, ip
    f5f4:	cmp	r1, r2
    f5f8:	bcc	f630 <__cxa_finalize@plt+0xd2e4>
    f5fc:	ldr	r3, [r3, #32]
    f600:	cmp	r3, #0
    f604:	bne	f5e0 <__cxa_finalize@plt+0xd294>
    f608:	ldr	r0, [r7, #16]
    f60c:	mov	r1, r8
    f610:	mov	r2, #0
    f614:	bl	186c8 <__cxa_finalize@plt+0x1637c>
    f618:	cmp	r0, #0
    f61c:	bne	f5d0 <__cxa_finalize@plt+0xd284>
    f620:	bl	1a650 <__cxa_finalize@plt+0x18304>
    f624:	cmp	r0, #2
    f628:	bgt	f6a4 <__cxa_finalize@plt+0xd358>
    f62c:	bl	1d1c <abort@plt>
    f630:	strb	r9, [r0, #8]
    f634:	mov	r4, #1
    f638:	b	f4a0 <__cxa_finalize@plt+0xd154>
    f63c:	str	r3, [sp, #20]
    f640:	bl	1a650 <__cxa_finalize@plt+0x18304>
    f644:	ldr	r3, [sp, #20]
    f648:	cmp	r0, #2
    f64c:	ble	f62c <__cxa_finalize@plt+0xd2e0>
    f650:	ldr	lr, [pc, #148]	; f6ec <__cxa_finalize@plt+0xd3a0>
    f654:	mov	r1, r3
    f658:	ldr	ip, [pc, #144]	; f6f0 <__cxa_finalize@plt+0xd3a4>
    f65c:	movw	r3, #629	; 0x275
    f660:	ldr	r2, [pc, #140]	; f6f4 <__cxa_finalize@plt+0xd3a8>
    f664:	add	lr, pc, lr
    f668:	add	ip, pc, ip
    f66c:	str	lr, [sp]
    f670:	add	r2, pc, r2
    f674:	str	ip, [sp, #4]
    f678:	mov	r0, #3
    f67c:	bl	19ed0 <__cxa_finalize@plt+0x17b84>
    f680:	b	f62c <__cxa_finalize@plt+0xd2e0>
    f684:	ldr	r0, [pc, #108]	; f6f8 <__cxa_finalize@plt+0xd3ac>
    f688:	mov	r2, #151	; 0x97
    f68c:	ldr	r1, [pc, #104]	; f6fc <__cxa_finalize@plt+0xd3b0>
    f690:	ldr	r3, [pc, #104]	; f700 <__cxa_finalize@plt+0xd3b4>
    f694:	add	r0, pc, r0
    f698:	add	r1, pc, r1
    f69c:	add	r3, pc, r3
    f6a0:	bl	19c9c <__cxa_finalize@plt+0x17950>
    f6a4:	ldr	lr, [pc, #88]	; f704 <__cxa_finalize@plt+0xd3b8>
    f6a8:	mov	r1, #0
    f6ac:	ldr	ip, [pc, #84]	; f708 <__cxa_finalize@plt+0xd3bc>
    f6b0:	movw	r3, #651	; 0x28b
    f6b4:	ldr	r2, [pc, #80]	; f70c <__cxa_finalize@plt+0xd3c0>
    f6b8:	add	lr, pc, lr
    f6bc:	add	ip, pc, ip
    f6c0:	str	lr, [sp]
    f6c4:	add	r2, pc, r2
    f6c8:	str	ip, [sp, #4]
    f6cc:	mov	r0, #3
    f6d0:	bl	19ed0 <__cxa_finalize@plt+0x17b84>
    f6d4:	b	f62c <__cxa_finalize@plt+0xd2e0>
    f6d8:	andeq	r4, r2, ip, lsl r9
    f6dc:	andeq	r0, r0, ip, asr #4
    f6e0:	muleq	r0, r0, r0
    f6e4:	andeq	pc, r0, r4, ror r9	; <UNPREDICTABLE>
    f6e8:	andeq	pc, r0, r8, lsl r9	; <UNPREDICTABLE>
    f6ec:	andeq	pc, r0, ip, asr r9	; <UNPREDICTABLE>
    f6f0:	andeq	pc, r0, ip, lsl r8	; <UNPREDICTABLE>
    f6f4:	andeq	pc, r0, r8, ror #15
    f6f8:	andeq	pc, r0, ip, lsr #16
    f6fc:	andeq	pc, r0, r0, asr #15
    f700:	andeq	pc, r0, r8, lsr #15
    f704:	andeq	pc, r0, r8, lsl #18
    f708:	andeq	pc, r0, r4, ror #15
    f70c:	muleq	r0, r4, r7
    f710:	push	{r4, r5, r6, lr}
    f714:	subs	r6, r0, #0
    f718:	mov	r5, r1
    f71c:	beq	f760 <__cxa_finalize@plt+0xd414>
    f720:	add	r4, r6, r1, lsl #2
    f724:	ldr	r0, [r4, #20]
    f728:	cmp	r0, #0
    f72c:	popne	{r4, r5, r6, pc}
    f730:	mov	r0, #1
    f734:	mov	r1, #20
    f738:	bl	1e54 <calloc@plt>
    f73c:	cmp	r0, #0
    f740:	popeq	{r4, r5, r6, pc}
    f744:	str	r6, [r0]
    f748:	str	r5, [r0, #4]
    f74c:	ldr	r3, [r4, #20]
    f750:	cmp	r3, #0
    f754:	bne	f780 <__cxa_finalize@plt+0xd434>
    f758:	str	r0, [r4, #20]
    f75c:	pop	{r4, r5, r6, pc}
    f760:	ldr	r0, [pc, #56]	; f7a0 <__cxa_finalize@plt+0xd454>
    f764:	mov	r2, #253	; 0xfd
    f768:	ldr	r1, [pc, #52]	; f7a4 <__cxa_finalize@plt+0xd458>
    f76c:	ldr	r3, [pc, #52]	; f7a8 <__cxa_finalize@plt+0xd45c>
    f770:	add	r0, pc, r0
    f774:	add	r1, pc, r1
    f778:	add	r3, pc, r3
    f77c:	bl	19c9c <__cxa_finalize@plt+0x17950>
    f780:	ldr	r0, [pc, #36]	; f7ac <__cxa_finalize@plt+0xd460>
    f784:	movw	r2, #266	; 0x10a
    f788:	ldr	r1, [pc, #32]	; f7b0 <__cxa_finalize@plt+0xd464>
    f78c:	ldr	r3, [pc, #32]	; f7b4 <__cxa_finalize@plt+0xd468>
    f790:	add	r0, pc, r0
    f794:	add	r1, pc, r1
    f798:	add	r3, pc, r3
    f79c:	bl	19c9c <__cxa_finalize@plt+0x17950>
    f7a0:	andeq	sp, r0, r0, lsl #28
    f7a4:	andeq	pc, r0, r4, ror #13
    f7a8:	andeq	pc, r0, r0, lsr r6	; <UNPREDICTABLE>
    f7ac:	andeq	pc, r0, r8, lsl #15
    f7b0:	andeq	pc, r0, r4, asr #13
    f7b4:	andeq	pc, r0, r0, lsl r6	; <UNPREDICTABLE>
    f7b8:	push	{r4, lr}
    f7bc:	subs	r4, r0, #0
    f7c0:	beq	f7e4 <__cxa_finalize@plt+0xd498>
    f7c4:	bl	f298 <__cxa_finalize@plt+0xcf4c>
    f7c8:	ldr	r3, [r4]
    f7cc:	mov	r0, r4
    f7d0:	ldr	r2, [r3, #4]
    f7d4:	sub	r2, r2, #1
    f7d8:	str	r2, [r3, #4]
    f7dc:	pop	{r4, lr}
    f7e0:	b	1f20 <free@plt>
    f7e4:	ldr	r0, [pc, #24]	; f804 <__cxa_finalize@plt+0xd4b8>
    f7e8:	mov	r2, #156	; 0x9c
    f7ec:	ldr	r1, [pc, #20]	; f808 <__cxa_finalize@plt+0xd4bc>
    f7f0:	ldr	r3, [pc, #20]	; f80c <__cxa_finalize@plt+0xd4c0>
    f7f4:	add	r0, pc, r0
    f7f8:	add	r1, pc, r1
    f7fc:	add	r3, pc, r3
    f800:	bl	19c9c <__cxa_finalize@plt+0x17950>
    f804:	andeq	r0, r1, r8, lsr #3
    f808:	andeq	pc, r0, r0, ror #12
    f80c:	andeq	pc, r0, ip, lsr r6	; <UNPREDICTABLE>
    f810:	push	{r4, lr}
    f814:	subs	r4, r0, #0
    f818:	bne	f824 <__cxa_finalize@plt+0xd4d8>
    f81c:	b	f860 <__cxa_finalize@plt+0xd514>
    f820:	bl	f7b8 <__cxa_finalize@plt+0xd46c>
    f824:	ldr	r0, [r4, #12]
    f828:	cmp	r0, #0
    f82c:	bne	f820 <__cxa_finalize@plt+0xd4d4>
    f830:	ldr	r3, [r4]
    f834:	cmp	r3, #0
    f838:	beq	f854 <__cxa_finalize@plt+0xd508>
    f83c:	ldr	r1, [r4, #4]
    f840:	ldr	r0, [r3, #16]
    f844:	add	r1, r1, #1
    f848:	bl	18ae4 <__cxa_finalize@plt+0x16798>
    f84c:	cmp	r0, #0
    f850:	beq	f880 <__cxa_finalize@plt+0xd534>
    f854:	mov	r0, r4
    f858:	pop	{r4, lr}
    f85c:	b	1f20 <free@plt>
    f860:	ldr	r0, [pc, #56]	; f8a0 <__cxa_finalize@plt+0xd554>
    f864:	movw	r2, #286	; 0x11e
    f868:	ldr	r1, [pc, #52]	; f8a4 <__cxa_finalize@plt+0xd558>
    f86c:	ldr	r3, [pc, #52]	; f8a8 <__cxa_finalize@plt+0xd55c>
    f870:	add	r0, pc, r0
    f874:	add	r1, pc, r1
    f878:	add	r3, pc, r3
    f87c:	bl	19c9c <__cxa_finalize@plt+0x17950>
    f880:	ldr	r0, [pc, #36]	; f8ac <__cxa_finalize@plt+0xd560>
    f884:	mov	r2, #292	; 0x124
    f888:	ldr	r1, [pc, #32]	; f8b0 <__cxa_finalize@plt+0xd564>
    f88c:	ldr	r3, [pc, #32]	; f8b4 <__cxa_finalize@plt+0xd568>
    f890:	add	r0, pc, r0
    f894:	add	r1, pc, r1
    f898:	add	r3, pc, r3
    f89c:	bl	19c9c <__cxa_finalize@plt+0x17950>
    f8a0:	andeq	r0, r1, ip, lsr ip
    f8a4:	andeq	pc, r0, r4, ror #11
    f8a8:	andeq	pc, r0, ip, ror #10
    f8ac:	muleq	r0, ip, r6
    f8b0:	andeq	pc, r0, r4, asr #11
    f8b4:	andeq	pc, r0, ip, asr #10
    f8b8:	push	{r3, lr}
    f8bc:	mov	r1, #64	; 0x40
    f8c0:	mov	r0, #1
    f8c4:	bl	1e54 <calloc@plt>
    f8c8:	cmp	r0, #0
    f8cc:	movne	r3, #1
    f8d0:	strne	r3, [r0]
    f8d4:	pop	{r3, pc}
    f8d8:	push	{r3, lr}
    f8dc:	subs	r3, r0, #0
    f8e0:	beq	f8fc <__cxa_finalize@plt+0xd5b0>
    f8e4:	ldr	r2, [r3]
    f8e8:	cmp	r2, #0
    f8ec:	ble	f91c <__cxa_finalize@plt+0xd5d0>
    f8f0:	add	r2, r2, #1
    f8f4:	str	r2, [r3]
    f8f8:	pop	{r3, pc}
    f8fc:	ldr	r0, [pc, #56]	; f93c <__cxa_finalize@plt+0xd5f0>
    f900:	mov	r2, #109	; 0x6d
    f904:	ldr	r1, [pc, #52]	; f940 <__cxa_finalize@plt+0xd5f4>
    f908:	ldr	r3, [pc, #52]	; f944 <__cxa_finalize@plt+0xd5f8>
    f90c:	add	r0, pc, r0
    f910:	add	r1, pc, r1
    f914:	add	r3, pc, r3
    f918:	bl	19c9c <__cxa_finalize@plt+0x17950>
    f91c:	ldr	r0, [pc, #36]	; f948 <__cxa_finalize@plt+0xd5fc>
    f920:	mov	r2, #110	; 0x6e
    f924:	ldr	r1, [pc, #32]	; f94c <__cxa_finalize@plt+0xd600>
    f928:	ldr	r3, [pc, #32]	; f950 <__cxa_finalize@plt+0xd604>
    f92c:	add	r0, pc, r0
    f930:	add	r1, pc, r1
    f934:	add	r3, pc, r3
    f938:	bl	19c9c <__cxa_finalize@plt+0x17950>
    f93c:	andeq	sp, r0, r4, ror #24
    f940:	andeq	pc, r0, r8, asr #10
    f944:	andeq	pc, r0, r0, lsl r7	; <UNPREDICTABLE>
    f948:	andeq	pc, r0, r8, lsr r6	; <UNPREDICTABLE>
    f94c:	andeq	pc, r0, r8, lsr #10
    f950:	strdeq	pc, [r0], -r0
    f954:	push	{r4, r5, r6, r7, r8, lr}
    f958:	subs	r5, r0, #0
    f95c:	beq	fa68 <__cxa_finalize@plt+0xd71c>
    f960:	ldr	r8, [r5]
    f964:	cmp	r8, #0
    f968:	ble	fa48 <__cxa_finalize@plt+0xd6fc>
    f96c:	sub	r8, r8, #1
    f970:	str	r8, [r5]
    f974:	cmp	r8, #0
    f978:	beq	f984 <__cxa_finalize@plt+0xd638>
    f97c:	mov	r0, #0
    f980:	pop	{r4, r5, r6, r7, r8, pc}
    f984:	mov	r6, r5
    f988:	mov	r7, #9
    f98c:	ldr	r4, [r6, #20]
    f990:	cmp	r4, #0
    f994:	beq	f9cc <__cxa_finalize@plt+0xd680>
    f998:	mov	r0, r4
    f99c:	bl	f070 <__cxa_finalize@plt+0xcd24>
    f9a0:	ldr	r3, [r4]
    f9a4:	cmp	r3, #0
    f9a8:	beq	f9c4 <__cxa_finalize@plt+0xd678>
    f9ac:	ldr	r2, [r4, #4]
    f9b0:	add	r3, r3, r2, lsl #2
    f9b4:	ldr	r2, [r3, #20]
    f9b8:	cmp	r4, r2
    f9bc:	bne	fa28 <__cxa_finalize@plt+0xd6dc>
    f9c0:	str	r8, [r3, #20]
    f9c4:	mov	r0, r4
    f9c8:	bl	1f20 <free@plt>
    f9cc:	subs	r7, r7, #1
    f9d0:	add	r6, r6, #4
    f9d4:	bne	f98c <__cxa_finalize@plt+0xd640>
    f9d8:	b	f9e0 <__cxa_finalize@plt+0xd694>
    f9dc:	bl	f810 <__cxa_finalize@plt+0xd4c4>
    f9e0:	ldr	r4, [r5, #16]
    f9e4:	mov	r0, r4
    f9e8:	bl	18b78 <__cxa_finalize@plt+0x1682c>
    f9ec:	cmp	r0, #0
    f9f0:	bne	f9dc <__cxa_finalize@plt+0xd690>
    f9f4:	mov	r0, r4
    f9f8:	bl	187e0 <__cxa_finalize@plt+0x16494>
    f9fc:	ldr	r0, [r5, #56]	; 0x38
    fa00:	cmp	r0, #0
    fa04:	beq	fa18 <__cxa_finalize@plt+0xd6cc>
    fa08:	bl	f7b8 <__cxa_finalize@plt+0xd46c>
    fa0c:	ldr	r0, [r5, #56]	; 0x38
    fa10:	cmp	r0, #0
    fa14:	bne	fa08 <__cxa_finalize@plt+0xd6bc>
    fa18:	mov	r0, r5
    fa1c:	bl	1f20 <free@plt>
    fa20:	mov	r0, #0
    fa24:	pop	{r4, r5, r6, r7, r8, pc}
    fa28:	ldr	r0, [pc, #88]	; fa88 <__cxa_finalize@plt+0xd73c>
    fa2c:	movw	r2, #278	; 0x116
    fa30:	ldr	r1, [pc, #84]	; fa8c <__cxa_finalize@plt+0xd740>
    fa34:	ldr	r3, [pc, #84]	; fa90 <__cxa_finalize@plt+0xd744>
    fa38:	add	r0, pc, r0
    fa3c:	add	r1, pc, r1
    fa40:	add	r3, pc, r3
    fa44:	bl	19c9c <__cxa_finalize@plt+0x17950>
    fa48:	ldr	r0, [pc, #68]	; fa94 <__cxa_finalize@plt+0xd748>
    fa4c:	movw	r2, #351	; 0x15f
    fa50:	ldr	r1, [pc, #64]	; fa98 <__cxa_finalize@plt+0xd74c>
    fa54:	ldr	r3, [pc, #64]	; fa9c <__cxa_finalize@plt+0xd750>
    fa58:	add	r0, pc, r0
    fa5c:	add	r1, pc, r1
    fa60:	add	r3, pc, r3
    fa64:	bl	19c9c <__cxa_finalize@plt+0x17950>
    fa68:	ldr	r0, [pc, #48]	; faa0 <__cxa_finalize@plt+0xd754>
    fa6c:	movw	r2, #350	; 0x15e
    fa70:	ldr	r1, [pc, #44]	; faa4 <__cxa_finalize@plt+0xd758>
    fa74:	ldr	r3, [pc, #44]	; faa8 <__cxa_finalize@plt+0xd75c>
    fa78:	add	r0, pc, r0
    fa7c:	add	r1, pc, r1
    fa80:	add	r3, pc, r3
    fa84:	bl	19c9c <__cxa_finalize@plt+0x17950>
    fa88:	andeq	pc, r0, ip, lsr r5	; <UNPREDICTABLE>
    fa8c:	andeq	pc, r0, ip, lsl r4	; <UNPREDICTABLE>
    fa90:	andeq	pc, r0, r8, asr r3	; <UNPREDICTABLE>
    fa94:	andeq	pc, r0, ip, lsl #10
    fa98:	strdeq	pc, [r0], -ip
    fa9c:	andeq	pc, r0, r4, lsl r3	; <UNPREDICTABLE>
    faa0:	strdeq	sp, [r0], -r8
    faa4:	ldrdeq	pc, [r0], -ip
    faa8:	strdeq	pc, [r0], -r4
    faac:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    fab0:	sub	sp, sp, #60	; 0x3c
    fab4:	subs	r7, r0, #0
    fab8:	mov	r9, r3
    fabc:	ldrb	r4, [sp, #96]	; 0x60
    fac0:	mov	r6, r1
    fac4:	mov	r8, r2
    fac8:	ldr	r5, [sp, #112]	; 0x70
    facc:	str	r4, [sp, #48]	; 0x30
    fad0:	beq	10098 <__cxa_finalize@plt+0xdd4c>
    fad4:	ldr	r3, [r7]
    fad8:	cmp	r3, #0
    fadc:	ble	100f8 <__cxa_finalize@plt+0xddac>
    fae0:	cmp	r1, #0
    fae4:	blt	100d8 <__cxa_finalize@plt+0xdd8c>
    fae8:	cmp	r5, #0
    faec:	beq	100b8 <__cxa_finalize@plt+0xdd6c>
    faf0:	ldr	sl, [sp, #120]	; 0x78
    faf4:	cmp	sl, #0
    faf8:	beq	10138 <__cxa_finalize@plt+0xddec>
    fafc:	cmp	r9, #8
    fb00:	bhi	10118 <__cxa_finalize@plt+0xddcc>
    fb04:	add	r3, r7, r9, lsl #2
    fb08:	ldr	r4, [r3, #20]
    fb0c:	cmp	r4, #0
    fb10:	beq	fbbc <__cxa_finalize@plt+0xd870>
    fb14:	ldr	r3, [r4, #4]
    fb18:	cmp	r9, r3
    fb1c:	bne	10078 <__cxa_finalize@plt+0xdd2c>
    fb20:	ldr	ip, [r4, #8]
    fb24:	cmp	ip, #0
    fb28:	beq	fbbc <__cxa_finalize@plt+0xd870>
    fb2c:	ldrd	sl, [sp, #104]	; 0x68
    fb30:	mov	r0, ip
    fb34:	str	r5, [sp, #8]
    fb38:	str	ip, [sp, #36]	; 0x24
    fb3c:	strd	sl, [sp]
    fb40:	bl	f180 <__cxa_finalize@plt+0xce34>
    fb44:	ldr	ip, [sp, #36]	; 0x24
    fb48:	cmp	r0, #0
    fb4c:	beq	fba8 <__cxa_finalize@plt+0xd85c>
    fb50:	ldr	r3, [ip, #28]
    fb54:	ldrb	r3, [r3, #8]
    fb58:	cmp	r3, #0
    fb5c:	bne	fea4 <__cxa_finalize@plt+0xdb58>
    fb60:	ldrb	r3, [ip, #5]
    fb64:	mov	r0, #1
    fb68:	ldr	fp, [sp, #48]	; 0x30
    fb6c:	orr	sl, fp, r3
    fb70:	strb	sl, [ip, #5]
    fb74:	ldr	r3, [r4, #8]
    fb78:	ldr	ip, [sp, #104]	; 0x68
    fb7c:	ldr	r4, [sp, #120]	; 0x78
    fb80:	ldr	r1, [r3, #16]
    fb84:	ldr	r2, [r3, #12]
    fb88:	rsb	r3, r1, ip
    fb8c:	add	r3, r2, r3
    fb90:	str	r3, [r4]
    fb94:	ldr	r3, [r7, #8]
    fb98:	add	r3, r3, #1
    fb9c:	str	r3, [r7, #8]
    fba0:	add	sp, sp, #60	; 0x3c
    fba4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    fba8:	mov	r0, r4
    fbac:	bl	f070 <__cxa_finalize@plt+0xcd24>
    fbb0:	ldr	r3, [r7]
    fbb4:	cmp	r3, #0
    fbb8:	ble	10178 <__cxa_finalize@plt+0xde2c>
    fbbc:	add	sl, r6, #1
    fbc0:	ldr	r0, [r7, #16]
    fbc4:	str	sl, [sp, #52]	; 0x34
    fbc8:	mov	r1, sl
    fbcc:	bl	18a60 <__cxa_finalize@plt+0x16714>
    fbd0:	cmp	r0, #0
    fbd4:	beq	fd0c <__cxa_finalize@plt+0xd9c0>
    fbd8:	ldr	r3, [r0, #4]
    fbdc:	cmp	r6, r3
    fbe0:	bne	10198 <__cxa_finalize@plt+0xde4c>
    fbe4:	ldrb	r3, [r0, #8]
    fbe8:	cmp	r3, #0
    fbec:	bne	fea4 <__cxa_finalize@plt+0xdb58>
    fbf0:	ldr	r4, [r0, #12]
    fbf4:	cmp	r4, #0
    fbf8:	beq	fd0c <__cxa_finalize@plt+0xd9c0>
    fbfc:	ldrd	sl, [sp, #104]	; 0x68
    fc00:	b	fc10 <__cxa_finalize@plt+0xd8c4>
    fc04:	ldr	r4, [r4, #32]
    fc08:	cmp	r4, #0
    fc0c:	beq	fd0c <__cxa_finalize@plt+0xd9c0>
    fc10:	strd	sl, [sp]
    fc14:	mov	r0, r4
    fc18:	str	r5, [sp, #8]
    fc1c:	mov	r1, r6
    fc20:	mov	r2, r8
    fc24:	bl	f180 <__cxa_finalize@plt+0xce34>
    fc28:	cmp	r0, #0
    fc2c:	beq	fc04 <__cxa_finalize@plt+0xd8b8>
    fc30:	mov	r1, r9
    fc34:	mov	r0, r7
    fc38:	bl	f710 <__cxa_finalize@plt+0xd3c4>
    fc3c:	subs	r5, r0, #0
    fc40:	mvneq	r0, #11
    fc44:	beq	fb94 <__cxa_finalize@plt+0xd848>
    fc48:	ldr	r3, [r5, #8]
    fc4c:	cmp	r3, r4
    fc50:	beq	fcd0 <__cxa_finalize@plt+0xd984>
    fc54:	bl	f070 <__cxa_finalize@plt+0xcd24>
    fc58:	ldrb	r3, [r4, #6]
    fc5c:	cmp	r3, #0
    fc60:	beq	fcb0 <__cxa_finalize@plt+0xd964>
    fc64:	ldr	r3, [r4, #40]	; 0x28
    fc68:	ldr	r1, [r5]
    fc6c:	cmp	r3, #0
    fc70:	ldrne	r2, [r4, #44]	; 0x2c
    fc74:	strne	r2, [r3, #44]	; 0x2c
    fc78:	ldr	r3, [r4, #44]	; 0x2c
    fc7c:	cmp	r3, #0
    fc80:	beq	ffac <__cxa_finalize@plt+0xdc60>
    fc84:	ldr	r2, [r4, #40]	; 0x28
    fc88:	str	r2, [r3, #40]	; 0x28
    fc8c:	mov	r3, #0
    fc90:	str	r3, [r4, #44]	; 0x2c
    fc94:	str	r3, [r4, #40]	; 0x28
    fc98:	ldr	r2, [r5]
    fc9c:	ldr	r1, [r2, #60]	; 0x3c
    fca0:	cmp	r1, r4
    fca4:	streq	r3, [r2, #60]	; 0x3c
    fca8:	mov	r3, #0
    fcac:	strb	r3, [r4, #6]
    fcb0:	str	r4, [r5, #8]
    fcb4:	ldr	r3, [r4, #48]	; 0x30
    fcb8:	cmp	r3, #0
    fcbc:	str	r3, [r5, #12]
    fcc0:	strne	r5, [r3, #16]
    fcc4:	mov	r3, #0
    fcc8:	str	r3, [r5, #16]
    fccc:	str	r5, [r4, #48]	; 0x30
    fcd0:	ldrb	r2, [r4, #5]
    fcd4:	mov	r0, #1
    fcd8:	ldr	fp, [sp, #48]	; 0x30
    fcdc:	ldr	r3, [r4, #16]
    fce0:	cmn	r2, fp
    fce4:	ldr	r1, [r4, #12]
    fce8:	ldr	ip, [sp, #104]	; 0x68
    fcec:	moveq	r2, #0
    fcf0:	movne	r2, #1
    fcf4:	strb	r2, [r4, #5]
    fcf8:	ldr	r4, [sp, #120]	; 0x78
    fcfc:	rsb	r3, r3, ip
    fd00:	add	r3, r1, r3
    fd04:	str	r3, [r4]
    fd08:	b	fb94 <__cxa_finalize@plt+0xd848>
    fd0c:	ldr	r2, [r7]
    fd10:	ldr	r3, [r7, #12]
    fd14:	cmp	r2, #0
    fd18:	add	r3, r3, #1
    fd1c:	str	r3, [r7, #12]
    fd20:	ble	10158 <__cxa_finalize@plt+0xde0c>
    fd24:	bl	13074 <__cxa_finalize@plt+0x10d28>
    fd28:	ldrd	r2, [sp, #104]	; 0x68
    fd2c:	mov	fp, #0
    fd30:	adds	r2, r2, r5
    fd34:	adc	r3, r3, #0
    fd38:	mov	sl, r0
    fd3c:	rsbs	r4, sl, #0
    fd40:	rsc	r5, fp, #0
    fd44:	ldrd	sl, [sp, #104]	; 0x68
    fd48:	sub	r1, r0, #1
    fd4c:	rsb	ip, r0, #0
    fd50:	and	sl, sl, r4
    fd54:	and	fp, fp, r5
    fd58:	subs	r2, r2, sl
    fd5c:	sbc	r3, r3, fp
    fd60:	mov	r5, #0
    fd64:	add	r2, r1, r2
    fd68:	and	r2, r2, ip
    fd6c:	cmp	r2, #8388608	; 0x800000
    fd70:	mov	r4, r2
    fd74:	strd	r4, [sp, #16]
    fd78:	bcc	fe2c <__cxa_finalize@plt+0xdae0>
    fd7c:	ldr	r5, [sp, #116]	; 0x74
    fd80:	cmp	r5, #0
    fd84:	beq	fde0 <__cxa_finalize@plt+0xda94>
    fd88:	ldr	r1, [r5, #48]	; 0x30
    fd8c:	ldr	r2, [r5, #52]	; 0x34
    fd90:	str	r1, [sp, #24]
    fd94:	str	r2, [sp, #28]
    fd98:	ldrd	r4, [sp, #24]
    fd9c:	str	r1, [sp, #32]
    fda0:	cmp	r5, fp
    fda4:	cmpeq	r4, sl
    fda8:	bls	10004 <__cxa_finalize@plt+0xdcb8>
    fdac:	ldrd	r2, [sp, #16]
    fdb0:	adds	r2, r2, sl
    fdb4:	adc	r3, r3, fp
    fdb8:	cmp	r5, r3
    fdbc:	cmpeq	r4, r2
    fdc0:	bcs	fde0 <__cxa_finalize@plt+0xda94>
    fdc4:	sub	r1, r1, #1
    fdc8:	mov	r5, #0
    fdcc:	add	r0, r1, r0
    fdd0:	rsb	r0, sl, r0
    fdd4:	and	ip, r0, ip
    fdd8:	mov	r4, ip
    fddc:	strd	r4, [sp, #16]
    fde0:	ldr	r4, [sp, #16]
    fde4:	str	r6, [sp]
    fde8:	mov	r0, #0
    fdec:	strd	sl, [sp, #8]
    fdf0:	mov	r1, r4
    fdf4:	mov	r2, r8
    fdf8:	mov	r3, #1
    fdfc:	bl	2148 <mmap64@plt>
    fe00:	cmn	r0, #1
    fe04:	bne	feac <__cxa_finalize@plt+0xdb60>
    fe08:	bl	2334 <__errno_location@plt>
    fe0c:	ldr	r0, [r0]
    fe10:	cmp	r0, #12
    fe14:	bne	ffa4 <__cxa_finalize@plt+0xdc58>
    fe18:	ldr	r0, [r7, #60]	; 0x3c
    fe1c:	cmp	r0, #0
    fe20:	beq	fe80 <__cxa_finalize@plt+0xdb34>
    fe24:	bl	f7b8 <__cxa_finalize@plt+0xd46c>
    fe28:	b	fde4 <__cxa_finalize@plt+0xda98>
    fe2c:	mov	r2, #8388608	; 0x800000
    fe30:	mov	r3, #0
    fe34:	subs	r2, r2, r4
    fe38:	sbc	r3, r3, r5
    fe3c:	ldrd	r4, [sp, #104]	; 0x68
    fe40:	lsrs	r3, r3, #1
    fe44:	rrx	r2, r2
    fe48:	add	r2, r1, r2
    fe4c:	and	r1, r2, ip
    fe50:	mov	r3, #0
    fe54:	mov	r2, r1
    fe58:	cmp	r5, r3
    fe5c:	cmpeq	r4, r2
    fe60:	strd	r2, [sp, #40]	; 0x28
    fe64:	bcs	fe8c <__cxa_finalize@plt+0xdb40>
    fe68:	mov	r4, #8388608	; 0x800000
    fe6c:	mov	r5, #0
    fe70:	mov	sl, #0
    fe74:	strd	r4, [sp, #16]
    fe78:	mov	fp, #0
    fe7c:	b	fd7c <__cxa_finalize@plt+0xda30>
    fe80:	mvn	r0, #11
    fe84:	add	sp, sp, #60	; 0x3c
    fe88:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    fe8c:	subs	sl, sl, r2
    fe90:	sbc	fp, fp, r3
    fe94:	mov	r2, #8388608	; 0x800000
    fe98:	mov	r3, #0
    fe9c:	strd	r2, [sp, #16]
    fea0:	b	fd7c <__cxa_finalize@plt+0xda30>
    fea4:	mvn	r0, #4
    fea8:	b	fb94 <__cxa_finalize@plt+0xd848>
    feac:	mov	r1, r9
    feb0:	mov	r5, r0
    feb4:	mov	r0, r7
    feb8:	bl	f710 <__cxa_finalize@plt+0xd3c4>
    febc:	subs	r9, r0, #0
    fec0:	beq	10064 <__cxa_finalize@plt+0xdd18>
    fec4:	ldr	r1, [sp, #52]	; 0x34
    fec8:	ldr	r0, [r7, #16]
    fecc:	bl	18a60 <__cxa_finalize@plt+0x16714>
    fed0:	subs	r1, r0, #0
    fed4:	movne	ip, r1
    fed8:	beq	1000c <__cxa_finalize@plt+0xdcc0>
    fedc:	ldr	r6, [r7, #60]	; 0x3c
    fee0:	cmp	r6, #0
    fee4:	beq	fef4 <__cxa_finalize@plt+0xdba8>
    fee8:	ldr	r3, [r7, #4]
    feec:	cmp	r3, #64	; 0x40
    fef0:	bhi	ffe0 <__cxa_finalize@plt+0xdc94>
    fef4:	mov	r0, #1
    fef8:	mov	r1, #56	; 0x38
    fefc:	str	ip, [sp, #36]	; 0x24
    ff00:	bl	1e54 <calloc@plt>
    ff04:	ldr	ip, [sp, #36]	; 0x24
    ff08:	subs	r6, r0, #0
    ff0c:	beq	10064 <__cxa_finalize@plt+0xdd18>
    ff10:	ldr	r3, [r7, #4]
    ff14:	add	r3, r3, #1
    ff18:	str	r3, [r7, #4]
    ff1c:	ldr	r1, [sp, #48]	; 0x30
    ff20:	mov	r0, r9
    ff24:	str	r5, [r6, #12]
    ff28:	str	r4, [r6, #24]
    ff2c:	str	r7, [r6]
    ff30:	strb	r1, [r6, #5]
    ff34:	strd	sl, [r6, #16]
    ff38:	str	r8, [r6, #8]
    ff3c:	str	ip, [r6, #28]
    ff40:	ldr	r3, [ip, #12]
    ff44:	cmp	r3, #0
    ff48:	str	r3, [r6, #32]
    ff4c:	strne	r6, [r3, #36]	; 0x24
    ff50:	mov	r3, #0
    ff54:	str	r3, [r6, #36]	; 0x24
    ff58:	str	r6, [ip, #12]
    ff5c:	bl	f070 <__cxa_finalize@plt+0xcd24>
    ff60:	str	r6, [r9, #8]
    ff64:	ldr	r3, [r6, #48]	; 0x30
    ff68:	mov	r0, #1
    ff6c:	ldr	r4, [sp, #104]	; 0x68
    ff70:	cmp	r3, #0
    ff74:	ldr	r5, [sp, #120]	; 0x78
    ff78:	str	r3, [r9, #12]
    ff7c:	strne	r9, [r3, #16]
    ff80:	mov	r3, #0
    ff84:	str	r3, [r9, #16]
    ff88:	ldr	r3, [r6, #16]
    ff8c:	ldr	r2, [r6, #12]
    ff90:	rsb	r3, r3, r4
    ff94:	str	r9, [r6, #48]	; 0x30
    ff98:	add	r3, r2, r3
    ff9c:	str	r3, [r5]
    ffa0:	b	fba0 <__cxa_finalize@plt+0xd854>
    ffa4:	rsb	r0, r0, #0
    ffa8:	b	fba0 <__cxa_finalize@plt+0xd854>
    ffac:	ldr	r3, [r1, #56]	; 0x38
    ffb0:	cmp	r3, r4
    ffb4:	ldreq	r3, [r4, #40]	; 0x28
    ffb8:	streq	r3, [r1, #56]	; 0x38
    ffbc:	beq	fc8c <__cxa_finalize@plt+0xd940>
    ffc0:	ldr	r0, [pc, #496]	; 101b8 <__cxa_finalize@plt+0xde6c>
    ffc4:	mov	r2, #239	; 0xef
    ffc8:	ldr	r1, [pc, #492]	; 101bc <__cxa_finalize@plt+0xde70>
    ffcc:	ldr	r3, [pc, #492]	; 101c0 <__cxa_finalize@plt+0xde74>
    ffd0:	add	r0, pc, r0
    ffd4:	add	r1, pc, r1
    ffd8:	add	r3, pc, r3
    ffdc:	bl	19c9c <__cxa_finalize@plt+0x17950>
    ffe0:	mov	r0, r6
    ffe4:	str	ip, [sp, #36]	; 0x24
    ffe8:	bl	f298 <__cxa_finalize@plt+0xcf4c>
    ffec:	mov	r0, r6
    fff0:	mov	r1, #0
    fff4:	mov	r2, #56	; 0x38
    fff8:	bl	1e78 <memset@plt>
    fffc:	ldr	ip, [sp, #36]	; 0x24
   10000:	b	ff1c <__cxa_finalize@plt+0xdbd0>
   10004:	mvn	r0, #98	; 0x62
   10008:	b	fba0 <__cxa_finalize@plt+0xd854>
   1000c:	add	r0, r7, #16
   10010:	bl	18778 <__cxa_finalize@plt+0x1642c>
   10014:	cmp	r0, #0
   10018:	blt	10064 <__cxa_finalize@plt+0xdd18>
   1001c:	mov	r0, #1
   10020:	mov	r1, #16
   10024:	bl	1e54 <calloc@plt>
   10028:	subs	r3, r0, #0
   1002c:	beq	10064 <__cxa_finalize@plt+0xdd18>
   10030:	str	r7, [r3]
   10034:	mov	r2, r3
   10038:	str	r6, [r3, #4]
   1003c:	ldr	r1, [sp, #52]	; 0x34
   10040:	ldr	r0, [r7, #16]
   10044:	str	r3, [sp, #36]	; 0x24
   10048:	bl	188ac <__cxa_finalize@plt+0x16560>
   1004c:	ldr	r3, [sp, #36]	; 0x24
   10050:	cmp	r0, #0
   10054:	movge	ip, r3
   10058:	bge	fedc <__cxa_finalize@plt+0xdb90>
   1005c:	mov	r0, r3
   10060:	bl	1f20 <free@plt>
   10064:	mov	r0, r5
   10068:	mov	r1, r4
   1006c:	bl	2250 <munmap@plt>
   10070:	mvn	r0, #11
   10074:	b	fba0 <__cxa_finalize@plt+0xd854>
   10078:	ldr	r0, [pc, #324]	; 101c4 <__cxa_finalize@plt+0xde78>
   1007c:	mov	r2, #392	; 0x188
   10080:	ldr	r1, [pc, #320]	; 101c8 <__cxa_finalize@plt+0xde7c>
   10084:	ldr	r3, [pc, #320]	; 101cc <__cxa_finalize@plt+0xde80>
   10088:	add	r0, pc, r0
   1008c:	add	r1, pc, r1
   10090:	add	r3, pc, r3
   10094:	bl	19c9c <__cxa_finalize@plt+0x17950>
   10098:	ldr	r0, [pc, #304]	; 101d0 <__cxa_finalize@plt+0xde84>
   1009c:	mov	r2, #572	; 0x23c
   100a0:	ldr	r1, [pc, #300]	; 101d4 <__cxa_finalize@plt+0xde88>
   100a4:	ldr	r3, [pc, #300]	; 101d8 <__cxa_finalize@plt+0xde8c>
   100a8:	add	r0, pc, r0
   100ac:	add	r1, pc, r1
   100b0:	add	r3, pc, r3
   100b4:	bl	19c9c <__cxa_finalize@plt+0x17950>
   100b8:	ldr	r0, [pc, #284]	; 101dc <__cxa_finalize@plt+0xde90>
   100bc:	movw	r2, #575	; 0x23f
   100c0:	ldr	r1, [pc, #280]	; 101e0 <__cxa_finalize@plt+0xde94>
   100c4:	ldr	r3, [pc, #280]	; 101e4 <__cxa_finalize@plt+0xde98>
   100c8:	add	r0, pc, r0
   100cc:	add	r1, pc, r1
   100d0:	add	r3, pc, r3
   100d4:	bl	19c9c <__cxa_finalize@plt+0x17950>
   100d8:	ldr	r0, [pc, #264]	; 101e8 <__cxa_finalize@plt+0xde9c>
   100dc:	movw	r2, #574	; 0x23e
   100e0:	ldr	r1, [pc, #260]	; 101ec <__cxa_finalize@plt+0xdea0>
   100e4:	ldr	r3, [pc, #260]	; 101f0 <__cxa_finalize@plt+0xdea4>
   100e8:	add	r0, pc, r0
   100ec:	add	r1, pc, r1
   100f0:	add	r3, pc, r3
   100f4:	bl	19c9c <__cxa_finalize@plt+0x17950>
   100f8:	ldr	r0, [pc, #244]	; 101f4 <__cxa_finalize@plt+0xdea8>
   100fc:	movw	r2, #573	; 0x23d
   10100:	ldr	r1, [pc, #240]	; 101f8 <__cxa_finalize@plt+0xdeac>
   10104:	ldr	r3, [pc, #240]	; 101fc <__cxa_finalize@plt+0xdeb0>
   10108:	add	r0, pc, r0
   1010c:	add	r1, pc, r1
   10110:	add	r3, pc, r3
   10114:	bl	19c9c <__cxa_finalize@plt+0x17950>
   10118:	ldr	r0, [pc, #224]	; 10200 <__cxa_finalize@plt+0xdeb4>
   1011c:	movw	r2, #577	; 0x241
   10120:	ldr	r1, [pc, #220]	; 10204 <__cxa_finalize@plt+0xdeb8>
   10124:	ldr	r3, [pc, #220]	; 10208 <__cxa_finalize@plt+0xdebc>
   10128:	add	r0, pc, r0
   1012c:	add	r1, pc, r1
   10130:	add	r3, pc, r3
   10134:	bl	19c9c <__cxa_finalize@plt+0x17950>
   10138:	ldr	r0, [pc, #204]	; 1020c <__cxa_finalize@plt+0xdec0>
   1013c:	mov	r2, #576	; 0x240
   10140:	ldr	r1, [pc, #200]	; 10210 <__cxa_finalize@plt+0xdec4>
   10144:	ldr	r3, [pc, #200]	; 10214 <__cxa_finalize@plt+0xdec8>
   10148:	add	r0, pc, r0
   1014c:	add	r1, pc, r1
   10150:	add	r3, pc, r3
   10154:	bl	19c9c <__cxa_finalize@plt+0x17950>
   10158:	ldr	r0, [pc, #184]	; 10218 <__cxa_finalize@plt+0xdecc>
   1015c:	movw	r2, #478	; 0x1de
   10160:	ldr	r1, [pc, #180]	; 1021c <__cxa_finalize@plt+0xded0>
   10164:	ldr	r3, [pc, #180]	; 10220 <__cxa_finalize@plt+0xded4>
   10168:	add	r0, pc, r0
   1016c:	add	r1, pc, r1
   10170:	add	r3, pc, r3
   10174:	bl	19c9c <__cxa_finalize@plt+0x17950>
   10178:	ldr	r0, [pc, #164]	; 10224 <__cxa_finalize@plt+0xded8>
   1017c:	mov	r2, #428	; 0x1ac
   10180:	ldr	r1, [pc, #160]	; 10228 <__cxa_finalize@plt+0xdedc>
   10184:	ldr	r3, [pc, #160]	; 1022c <__cxa_finalize@plt+0xdee0>
   10188:	add	r0, pc, r0
   1018c:	add	r1, pc, r1
   10190:	add	r3, pc, r3
   10194:	bl	19c9c <__cxa_finalize@plt+0x17950>
   10198:	ldr	r0, [pc, #144]	; 10230 <__cxa_finalize@plt+0xdee4>
   1019c:	mov	r2, #436	; 0x1b4
   101a0:	ldr	r1, [pc, #140]	; 10234 <__cxa_finalize@plt+0xdee8>
   101a4:	ldr	r3, [pc, #140]	; 10238 <__cxa_finalize@plt+0xdeec>
   101a8:	add	r0, pc, r0
   101ac:	add	r1, pc, r1
   101b0:	add	r3, pc, r3
   101b4:	bl	19c9c <__cxa_finalize@plt+0x17950>
   101b8:	ldrdeq	sp, [r0], -r0
   101bc:	andeq	lr, r0, r4, lsl #29
   101c0:	andeq	lr, r0, r4, lsl #27
   101c4:	andeq	lr, r0, r8, lsl pc
   101c8:	andeq	lr, r0, ip, asr #27
   101cc:	andeq	lr, r0, r4, lsr #31
   101d0:	andeq	sp, r0, r8, asr #9
   101d4:	andeq	lr, r0, ip, lsr #27
   101d8:	andeq	lr, r0, ip, ror #26
   101dc:	andeq	lr, r0, r4, asr #31
   101e0:	andeq	lr, r0, ip, lsl #27
   101e4:	andeq	lr, r0, ip, asr #26
   101e8:	strdeq	sp, [r0], -ip
   101ec:	andeq	lr, r0, ip, ror #26
   101f0:	andeq	lr, r0, ip, lsr #26
   101f4:	andeq	lr, r0, ip, asr lr
   101f8:	andeq	lr, r0, ip, asr #26
   101fc:	andeq	lr, r0, ip, lsl #26
   10200:	andeq	lr, r0, ip, ror #28
   10204:	andeq	lr, r0, ip, lsr #26
   10208:	andeq	lr, r0, ip, ror #25
   1020c:	andeq	sp, r0, r4, lsr #2
   10210:	andeq	lr, r0, ip, lsl #26
   10214:	andeq	lr, r0, ip, asr #25
   10218:	strdeq	lr, [r0], -ip
   1021c:	andeq	lr, r0, ip, ror #25
   10220:	muleq	r0, r0, lr
   10224:	ldrdeq	lr, [r0], -ip
   10228:	andeq	lr, r0, ip, asr #25
   1022c:	muleq	r0, ip, ip
   10230:	andeq	lr, r0, ip, lsl #28
   10234:	andeq	lr, r0, ip, lsr #25
   10238:	andeq	lr, r0, ip, ror ip
   1023c:	cmp	r0, #0
   10240:	push	{r3, lr}
   10244:	beq	10250 <__cxa_finalize@plt+0xdf04>
   10248:	ldr	r0, [r0, #8]
   1024c:	pop	{r3, pc}
   10250:	ldr	r0, [pc, #24]	; 10270 <__cxa_finalize@plt+0xdf24>
   10254:	mov	r2, #600	; 0x258
   10258:	ldr	r1, [pc, #20]	; 10274 <__cxa_finalize@plt+0xdf28>
   1025c:	ldr	r3, [pc, #20]	; 10278 <__cxa_finalize@plt+0xdf2c>
   10260:	add	r0, pc, r0
   10264:	add	r1, pc, r1
   10268:	add	r3, pc, r3
   1026c:	bl	19c9c <__cxa_finalize@plt+0x17950>
   10270:	andeq	sp, r0, r0, lsl r3
   10274:	strdeq	lr, [r0], -r4
   10278:	andeq	lr, r0, r4, lsl #23
   1027c:	cmp	r0, #0
   10280:	push	{r3, lr}
   10284:	beq	10290 <__cxa_finalize@plt+0xdf44>
   10288:	ldr	r0, [r0, #12]
   1028c:	pop	{r3, pc}
   10290:	ldr	r0, [pc, #24]	; 102b0 <__cxa_finalize@plt+0xdf64>
   10294:	movw	r2, #606	; 0x25e
   10298:	ldr	r1, [pc, #20]	; 102b4 <__cxa_finalize@plt+0xdf68>
   1029c:	ldr	r3, [pc, #20]	; 102b8 <__cxa_finalize@plt+0xdf6c>
   102a0:	add	r0, pc, r0
   102a4:	add	r1, pc, r1
   102a8:	add	r3, pc, r3
   102ac:	bl	19c9c <__cxa_finalize@plt+0x17950>
   102b0:	ldrdeq	sp, [r0], -r0
   102b4:			; <UNDEFINED> instruction: 0x0000ebb4
   102b8:	andeq	lr, r0, r4, lsr #22
   102bc:	push	{r3, r4, r5, lr}
   102c0:	subs	r5, r0, #0
   102c4:	mov	r4, r1
   102c8:	beq	102f0 <__cxa_finalize@plt+0xdfa4>
   102cc:	cmp	r1, #0
   102d0:	blt	10310 <__cxa_finalize@plt+0xdfc4>
   102d4:	bl	f460 <__cxa_finalize@plt+0xd114>
   102d8:	ldr	r0, [r5, #16]
   102dc:	add	r1, r4, #1
   102e0:	bl	18a60 <__cxa_finalize@plt+0x16714>
   102e4:	cmp	r0, #0
   102e8:	ldrbne	r0, [r0, #8]
   102ec:	pop	{r3, r4, r5, pc}
   102f0:	ldr	r0, [pc, #56]	; 10330 <__cxa_finalize@plt+0xdfe4>
   102f4:	movw	r2, #677	; 0x2a5
   102f8:	ldr	r1, [pc, #52]	; 10334 <__cxa_finalize@plt+0xdfe8>
   102fc:	ldr	r3, [pc, #52]	; 10338 <__cxa_finalize@plt+0xdfec>
   10300:	add	r0, pc, r0
   10304:	add	r1, pc, r1
   10308:	add	r3, pc, r3
   1030c:	bl	19c9c <__cxa_finalize@plt+0x17950>
   10310:	ldr	r0, [pc, #36]	; 1033c <__cxa_finalize@plt+0xdff0>
   10314:	movw	r2, #678	; 0x2a6
   10318:	ldr	r1, [pc, #32]	; 10340 <__cxa_finalize@plt+0xdff4>
   1031c:	ldr	r3, [pc, #32]	; 10344 <__cxa_finalize@plt+0xdff8>
   10320:	add	r0, pc, r0
   10324:	add	r1, pc, r1
   10328:	add	r3, pc, r3
   1032c:	bl	19c9c <__cxa_finalize@plt+0x17950>
   10330:	andeq	sp, r0, r0, ror r2
   10334:	andeq	lr, r0, r4, asr fp
   10338:	andeq	lr, r0, ip, lsr #21
   1033c:	andeq	ip, r0, r4, asr #31
   10340:	andeq	lr, r0, r4, lsr fp
   10344:	andeq	lr, r0, ip, lsl #21
   10348:	push	{r3, r4, r5, lr}
   1034c:	subs	r5, r0, #0
   10350:	mov	r4, r1
   10354:	beq	10380 <__cxa_finalize@plt+0xe034>
   10358:	cmp	r1, #0
   1035c:	blt	103a0 <__cxa_finalize@plt+0xe054>
   10360:	bl	f460 <__cxa_finalize@plt+0xd114>
   10364:	ldr	r0, [r5, #16]
   10368:	add	r1, r4, #1
   1036c:	bl	18a60 <__cxa_finalize@plt+0x16714>
   10370:	cmp	r0, #0
   10374:	popeq	{r3, r4, r5, pc}
   10378:	pop	{r3, r4, r5, lr}
   1037c:	b	f810 <__cxa_finalize@plt+0xd4c4>
   10380:	ldr	r0, [pc, #56]	; 103c0 <__cxa_finalize@plt+0xe074>
   10384:	mov	r2, #692	; 0x2b4
   10388:	ldr	r1, [pc, #52]	; 103c4 <__cxa_finalize@plt+0xe078>
   1038c:	ldr	r3, [pc, #52]	; 103c8 <__cxa_finalize@plt+0xe07c>
   10390:	add	r0, pc, r0
   10394:	add	r1, pc, r1
   10398:	add	r3, pc, r3
   1039c:	bl	19c9c <__cxa_finalize@plt+0x17950>
   103a0:	ldr	r0, [pc, #36]	; 103cc <__cxa_finalize@plt+0xe080>
   103a4:	movw	r2, #693	; 0x2b5
   103a8:	ldr	r1, [pc, #32]	; 103d0 <__cxa_finalize@plt+0xe084>
   103ac:	ldr	r3, [pc, #32]	; 103d4 <__cxa_finalize@plt+0xe088>
   103b0:	add	r0, pc, r0
   103b4:	add	r1, pc, r1
   103b8:	add	r3, pc, r3
   103bc:	bl	19c9c <__cxa_finalize@plt+0x17950>
   103c0:	andeq	sp, r0, r0, ror #3
   103c4:	andeq	lr, r0, r4, asr #21
   103c8:	andeq	lr, r0, r4, asr ip
   103cc:	andeq	ip, r0, r4, lsr pc
   103d0:	andeq	lr, r0, r4, lsr #21
   103d4:	andeq	lr, r0, r4, lsr ip
   103d8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   103dc:	sub	sp, sp, #132	; 0x84
   103e0:	ldr	lr, [pc, #716]	; 106b4 <__cxa_finalize@plt+0xe368>
   103e4:	add	r8, sp, #32
   103e8:	ldr	ip, [pc, #712]	; 106b8 <__cxa_finalize@plt+0xe36c>
   103ec:	mov	r1, #0
   103f0:	add	lr, pc, lr
   103f4:	strd	r2, [sp, #8]
   103f8:	str	r0, [sp, #24]
   103fc:	mov	r2, #88	; 0x58
   10400:	ldr	ip, [lr, ip]
   10404:	mov	r3, lr
   10408:	ldr	sl, [sp, #176]	; 0xb0
   1040c:	mov	r0, r8
   10410:	ldr	r6, [sp, #168]	; 0xa8
   10414:	ldr	r3, [ip]
   10418:	str	ip, [sp, #20]
   1041c:	ldr	r9, [sp, #172]	; 0xac
   10420:	str	sl, [sp, #28]
   10424:	ldr	r5, [sp, #180]	; 0xb4
   10428:	str	r3, [sp, #124]	; 0x7c
   1042c:	bl	1e78 <memset@plt>
   10430:	ldr	fp, [sp, #24]
   10434:	cmp	fp, #0
   10438:	beq	10608 <__cxa_finalize@plt+0xe2bc>
   1043c:	ldrd	sl, [sp, #8]
   10440:	orrs	fp, sl, fp
   10444:	beq	105e8 <__cxa_finalize@plt+0xe29c>
   10448:	cmp	r6, #0
   1044c:	beq	10694 <__cxa_finalize@plt+0xe348>
   10450:	cmp	r9, #0
   10454:	beq	10674 <__cxa_finalize@plt+0xe328>
   10458:	ldr	sl, [sp, #28]
   1045c:	cmp	sl, #0
   10460:	beq	10654 <__cxa_finalize@plt+0xe308>
   10464:	ldr	r3, [r9]
   10468:	cmp	r3, #0
   1046c:	bne	10628 <__cxa_finalize@plt+0xe2dc>
   10470:	mov	r3, #0
   10474:	mov	r0, r8
   10478:	str	r3, [sp]
   1047c:	mvn	r2, #0
   10480:	mvn	r3, #0
   10484:	bl	22f8 <lzma_stream_decoder@plt>
   10488:	cmp	r0, #0
   1048c:	bne	105c0 <__cxa_finalize@plt+0xe274>
   10490:	ldrd	r2, [sp, #8]
   10494:	mov	fp, r0
   10498:	mov	r1, r9
   1049c:	mov	r0, r6
   104a0:	adds	r2, r2, r2
   104a4:	adc	r3, r3, r3
   104a8:	cmp	r5, #0
   104ac:	movne	sl, r5
   104b0:	mvneq	sl, #0
   104b4:	cmp	fp, r3
   104b8:	cmpeq	sl, r2
   104bc:	mov	r3, #1
   104c0:	movhi	sl, r2
   104c4:	mov	r2, sl
   104c8:	mov	r4, sl
   104cc:	bl	14fac <__cxa_finalize@plt+0x12c60>
   104d0:	cmp	r0, #0
   104d4:	beq	105c0 <__cxa_finalize@plt+0xe274>
   104d8:	ldr	r3, [r6]
   104dc:	adds	r7, r5, #0
   104e0:	ldr	fp, [sp, #24]
   104e4:	ldr	ip, [sp, #8]
   104e8:	movne	r7, #1
   104ec:	str	sl, [sp, #52]	; 0x34
   104f0:	str	fp, [sp, #32]
   104f4:	str	ip, [sp, #36]	; 0x24
   104f8:	str	r3, [sp, #48]	; 0x30
   104fc:	b	10570 <__cxa_finalize@plt+0xe224>
   10500:	cmp	r0, #0
   10504:	bne	105c0 <__cxa_finalize@plt+0xe274>
   10508:	ldr	sl, [sp, #52]	; 0x34
   1050c:	cmp	r7, #0
   10510:	rsb	sl, sl, r4
   10514:	beq	10528 <__cxa_finalize@plt+0xe1dc>
   10518:	cmp	r5, sl
   1051c:	bls	1058c <__cxa_finalize@plt+0xe240>
   10520:	cmp	r4, r5
   10524:	beq	105c8 <__cxa_finalize@plt+0xe27c>
   10528:	cmp	r7, #0
   1052c:	lsl	r4, r4, #1
   10530:	mov	r0, r6
   10534:	mov	r1, r9
   10538:	movne	r3, r5
   1053c:	mvneq	r3, #0
   10540:	cmp	r3, r4
   10544:	movcc	r4, r3
   10548:	mov	r3, #1
   1054c:	mov	r2, r4
   10550:	bl	14fac <__cxa_finalize@plt+0x12c60>
   10554:	cmp	r0, #0
   10558:	beq	105c0 <__cxa_finalize@plt+0xe274>
   1055c:	ldr	r3, [r6]
   10560:	rsb	r2, sl, r4
   10564:	str	r2, [sp, #52]	; 0x34
   10568:	add	sl, r3, sl
   1056c:	str	sl, [sp, #48]	; 0x30
   10570:	mov	r0, r8
   10574:	mov	r1, #3
   10578:	bl	20e8 <lzma_code@plt>
   1057c:	cmp	r0, #1
   10580:	bne	10500 <__cxa_finalize@plt+0xe1b4>
   10584:	ldr	sl, [sp, #52]	; 0x34
   10588:	rsb	sl, sl, r4
   1058c:	ldr	fp, [sp, #28]
   10590:	mov	r4, #0
   10594:	str	sl, [fp]
   10598:	mov	r0, r8
   1059c:	bl	21cc <lzma_end@plt>
   105a0:	ldr	sl, [sp, #20]
   105a4:	ldr	r2, [sp, #124]	; 0x7c
   105a8:	mov	r0, r4
   105ac:	ldr	r3, [sl]
   105b0:	cmp	r2, r3
   105b4:	bne	105d0 <__cxa_finalize@plt+0xe284>
   105b8:	add	sp, sp, #132	; 0x84
   105bc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   105c0:	mvn	r4, #11
   105c4:	b	10598 <__cxa_finalize@plt+0xe24c>
   105c8:	mvn	r4, #104	; 0x68
   105cc:	b	10598 <__cxa_finalize@plt+0xe24c>
   105d0:	bl	2154 <__stack_chk_fail@plt>
   105d4:	mov	r4, r0
   105d8:	mov	r0, r8
   105dc:	bl	21cc <lzma_end@plt>
   105e0:	mov	r0, r4
   105e4:	bl	22d4 <_Unwind_Resume@plt>
   105e8:	ldr	r0, [pc, #204]	; 106bc <__cxa_finalize@plt+0xe370>
   105ec:	mov	r2, #129	; 0x81
   105f0:	ldr	r1, [pc, #200]	; 106c0 <__cxa_finalize@plt+0xe374>
   105f4:	ldr	r3, [pc, #200]	; 106c4 <__cxa_finalize@plt+0xe378>
   105f8:	add	r0, pc, r0
   105fc:	add	r1, pc, r1
   10600:	add	r3, pc, r3
   10604:	bl	19c9c <__cxa_finalize@plt+0x17950>
   10608:	ldr	r0, [pc, #184]	; 106c8 <__cxa_finalize@plt+0xe37c>
   1060c:	mov	r2, #128	; 0x80
   10610:	ldr	r1, [pc, #180]	; 106cc <__cxa_finalize@plt+0xe380>
   10614:	ldr	r3, [pc, #180]	; 106d0 <__cxa_finalize@plt+0xe384>
   10618:	add	r0, pc, r0
   1061c:	add	r1, pc, r1
   10620:	add	r3, pc, r3
   10624:	bl	19c9c <__cxa_finalize@plt+0x17950>
   10628:	ldr	r3, [r6]
   1062c:	cmp	r3, #0
   10630:	bne	10470 <__cxa_finalize@plt+0xe124>
   10634:	ldr	r0, [pc, #152]	; 106d4 <__cxa_finalize@plt+0xe388>
   10638:	mov	r2, #133	; 0x85
   1063c:	ldr	r1, [pc, #148]	; 106d8 <__cxa_finalize@plt+0xe38c>
   10640:	ldr	r3, [pc, #148]	; 106dc <__cxa_finalize@plt+0xe390>
   10644:	add	r0, pc, r0
   10648:	add	r1, pc, r1
   1064c:	add	r3, pc, r3
   10650:	bl	19c9c <__cxa_finalize@plt+0x17950>
   10654:	ldr	r0, [pc, #132]	; 106e0 <__cxa_finalize@plt+0xe394>
   10658:	mov	r2, #132	; 0x84
   1065c:	ldr	r1, [pc, #128]	; 106e4 <__cxa_finalize@plt+0xe398>
   10660:	ldr	r3, [pc, #128]	; 106e8 <__cxa_finalize@plt+0xe39c>
   10664:	add	r0, pc, r0
   10668:	add	r1, pc, r1
   1066c:	add	r3, pc, r3
   10670:	bl	19c9c <__cxa_finalize@plt+0x17950>
   10674:	ldr	r0, [pc, #112]	; 106ec <__cxa_finalize@plt+0xe3a0>
   10678:	mov	r2, #131	; 0x83
   1067c:	ldr	r1, [pc, #108]	; 106f0 <__cxa_finalize@plt+0xe3a4>
   10680:	ldr	r3, [pc, #108]	; 106f4 <__cxa_finalize@plt+0xe3a8>
   10684:	add	r0, pc, r0
   10688:	add	r1, pc, r1
   1068c:	add	r3, pc, r3
   10690:	bl	19c9c <__cxa_finalize@plt+0x17950>
   10694:	ldr	r0, [pc, #92]	; 106f8 <__cxa_finalize@plt+0xe3ac>
   10698:	mov	r2, #130	; 0x82
   1069c:	ldr	r1, [pc, #88]	; 106fc <__cxa_finalize@plt+0xe3b0>
   106a0:	ldr	r3, [pc, #88]	; 10700 <__cxa_finalize@plt+0xe3b4>
   106a4:	add	r0, pc, r0
   106a8:	add	r1, pc, r1
   106ac:	add	r3, pc, r3
   106b0:	bl	19c9c <__cxa_finalize@plt+0x17950>
   106b4:	muleq	r2, r4, r9
   106b8:	andeq	r0, r0, ip, asr #4
   106bc:	muleq	r0, r0, sl
   106c0:	andeq	lr, r0, r4, ror sl
   106c4:	andeq	lr, r0, r0, lsl #27
   106c8:	andeq	lr, r0, r4, asr sl
   106cc:	andeq	lr, r0, r4, asr sl
   106d0:	andeq	lr, r0, r0, ror #26
   106d4:	andeq	lr, r0, r4, ror sl
   106d8:	andeq	lr, r0, r8, lsr #20
   106dc:	andeq	lr, r0, r4, lsr sp
   106e0:	andeq	lr, r0, r8, lsr sl
   106e4:	andeq	lr, r0, r8, lsl #20
   106e8:	andeq	lr, r0, r4, lsl sp
   106ec:	andeq	lr, r0, r4, lsr #20
   106f0:	andeq	lr, r0, r8, ror #19
   106f4:	strdeq	lr, [r0], -r4
   106f8:	strdeq	lr, [r0], -r4
   106fc:	andeq	lr, r0, r8, asr #19
   10700:	ldrdeq	lr, [r0], -r4
   10704:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   10708:	subs	sl, r0, #0
   1070c:	mov	r6, r2
   10710:	mov	r7, r3
   10714:	ldr	fp, [sp, #40]	; 0x28
   10718:	ldr	r8, [sp, #44]	; 0x2c
   1071c:	ldr	r9, [sp, #48]	; 0x30
   10720:	beq	10828 <__cxa_finalize@plt+0xe4dc>
   10724:	orrs	r3, r6, r7
   10728:	beq	10808 <__cxa_finalize@plt+0xe4bc>
   1072c:	cmp	fp, #0
   10730:	beq	107e8 <__cxa_finalize@plt+0xe49c>
   10734:	cmp	r8, #0
   10738:	beq	10894 <__cxa_finalize@plt+0xe548>
   1073c:	cmp	r9, #0
   10740:	beq	10874 <__cxa_finalize@plt+0xe528>
   10744:	ldr	r1, [r8]
   10748:	cmp	r1, #0
   1074c:	bne	10848 <__cxa_finalize@plt+0xe4fc>
   10750:	cmp	r7, #0
   10754:	cmpeq	r6, #8
   10758:	bls	107d8 <__cxa_finalize@plt+0xe48c>
   1075c:	ldrd	r4, [sl]
   10760:	cmp	r4, #0
   10764:	blt	107d0 <__cxa_finalize@plt+0xe484>
   10768:	mov	r2, r4
   1076c:	mov	r3, #0
   10770:	cmp	r5, r3
   10774:	cmpeq	r4, r2
   10778:	bne	107d0 <__cxa_finalize@plt+0xe484>
   1077c:	cmp	r1, r4
   10780:	ldrcs	r1, [fp]
   10784:	bcc	107b0 <__cxa_finalize@plt+0xe464>
   10788:	mov	r3, r4
   1078c:	add	r0, sl, #8
   10790:	sub	r2, r6, #8
   10794:	bl	20d0 <LZ4_decompress_safe@plt>
   10798:	subs	r3, r0, r4
   1079c:	movne	r3, #1
   107a0:	orrs	r0, r3, r0, lsr #31
   107a4:	bne	107d8 <__cxa_finalize@plt+0xe48c>
   107a8:	str	r4, [r9]
   107ac:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   107b0:	mov	r1, r4
   107b4:	ldr	r0, [fp]
   107b8:	bl	22a4 <realloc@plt>
   107bc:	subs	r1, r0, #0
   107c0:	beq	107e0 <__cxa_finalize@plt+0xe494>
   107c4:	str	r1, [fp]
   107c8:	str	r4, [r8]
   107cc:	b	10788 <__cxa_finalize@plt+0xe43c>
   107d0:	mvn	r0, #26
   107d4:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   107d8:	mvn	r0, #73	; 0x49
   107dc:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   107e0:	mvn	r0, #11
   107e4:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   107e8:	ldr	r0, [pc, #196]	; 108b4 <__cxa_finalize@plt+0xe568>
   107ec:	mov	r2, #189	; 0xbd
   107f0:	ldr	r1, [pc, #192]	; 108b8 <__cxa_finalize@plt+0xe56c>
   107f4:	ldr	r3, [pc, #192]	; 108bc <__cxa_finalize@plt+0xe570>
   107f8:	add	r0, pc, r0
   107fc:	add	r1, pc, r1
   10800:	add	r3, pc, r3
   10804:	bl	19c9c <__cxa_finalize@plt+0x17950>
   10808:	ldr	r0, [pc, #176]	; 108c0 <__cxa_finalize@plt+0xe574>
   1080c:	mov	r2, #188	; 0xbc
   10810:	ldr	r1, [pc, #172]	; 108c4 <__cxa_finalize@plt+0xe578>
   10814:	ldr	r3, [pc, #172]	; 108c8 <__cxa_finalize@plt+0xe57c>
   10818:	add	r0, pc, r0
   1081c:	add	r1, pc, r1
   10820:	add	r3, pc, r3
   10824:	bl	19c9c <__cxa_finalize@plt+0x17950>
   10828:	ldr	r0, [pc, #156]	; 108cc <__cxa_finalize@plt+0xe580>
   1082c:	mov	r2, #187	; 0xbb
   10830:	ldr	r1, [pc, #152]	; 108d0 <__cxa_finalize@plt+0xe584>
   10834:	ldr	r3, [pc, #152]	; 108d4 <__cxa_finalize@plt+0xe588>
   10838:	add	r0, pc, r0
   1083c:	add	r1, pc, r1
   10840:	add	r3, pc, r3
   10844:	bl	19c9c <__cxa_finalize@plt+0x17950>
   10848:	ldr	r3, [fp]
   1084c:	cmp	r3, #0
   10850:	bne	10750 <__cxa_finalize@plt+0xe404>
   10854:	ldr	r0, [pc, #124]	; 108d8 <__cxa_finalize@plt+0xe58c>
   10858:	mov	r2, #192	; 0xc0
   1085c:	ldr	r1, [pc, #120]	; 108dc <__cxa_finalize@plt+0xe590>
   10860:	ldr	r3, [pc, #120]	; 108e0 <__cxa_finalize@plt+0xe594>
   10864:	add	r0, pc, r0
   10868:	add	r1, pc, r1
   1086c:	add	r3, pc, r3
   10870:	bl	19c9c <__cxa_finalize@plt+0x17950>
   10874:	ldr	r0, [pc, #104]	; 108e4 <__cxa_finalize@plt+0xe598>
   10878:	mov	r2, #191	; 0xbf
   1087c:	ldr	r1, [pc, #100]	; 108e8 <__cxa_finalize@plt+0xe59c>
   10880:	ldr	r3, [pc, #100]	; 108ec <__cxa_finalize@plt+0xe5a0>
   10884:	add	r0, pc, r0
   10888:	add	r1, pc, r1
   1088c:	add	r3, pc, r3
   10890:	bl	19c9c <__cxa_finalize@plt+0x17950>
   10894:	ldr	r0, [pc, #84]	; 108f0 <__cxa_finalize@plt+0xe5a4>
   10898:	mov	r2, #190	; 0xbe
   1089c:	ldr	r1, [pc, #80]	; 108f4 <__cxa_finalize@plt+0xe5a8>
   108a0:	ldr	r3, [pc, #80]	; 108f8 <__cxa_finalize@plt+0xe5ac>
   108a4:	add	r0, pc, r0
   108a8:	add	r1, pc, r1
   108ac:	add	r3, pc, r3
   108b0:	bl	19c9c <__cxa_finalize@plt+0x17950>
   108b4:	andeq	lr, r0, r0, lsr #17
   108b8:	andeq	lr, r0, r4, ror r8
   108bc:	andeq	lr, r0, r8, asr r8
   108c0:	andeq	lr, r0, r0, ror r8
   108c4:	andeq	lr, r0, r4, asr r8
   108c8:	andeq	lr, r0, r8, lsr r8
   108cc:	andeq	lr, r0, r4, lsr r8
   108d0:	andeq	lr, r0, r4, lsr r8
   108d4:	andeq	lr, r0, r8, lsl r8
   108d8:	andeq	lr, r0, r4, asr r8
   108dc:	andeq	lr, r0, r8, lsl #16
   108e0:	andeq	lr, r0, ip, ror #15
   108e4:	andeq	lr, r0, r8, lsl r8
   108e8:	andeq	lr, r0, r8, ror #15
   108ec:	andeq	lr, r0, ip, asr #15
   108f0:	andeq	lr, r0, r4, lsl #16
   108f4:	andeq	lr, r0, r8, asr #15
   108f8:	andeq	lr, r0, ip, lsr #15
   108fc:	cmp	r0, #1
   10900:	push	{r4, r5, r6}
   10904:	ldr	r6, [sp, #12]
   10908:	ldr	r5, [sp, #16]
   1090c:	ldr	r4, [sp, #20]
   10910:	ldr	ip, [sp, #24]
   10914:	beq	10948 <__cxa_finalize@plt+0xe5fc>
   10918:	cmp	r0, #2
   1091c:	bne	1093c <__cxa_finalize@plt+0xe5f0>
   10920:	str	r6, [sp, #12]
   10924:	mov	r0, r1
   10928:	str	r5, [sp, #16]
   1092c:	str	r4, [sp, #20]
   10930:	str	ip, [sp, #24]
   10934:	pop	{r4, r5, r6}
   10938:	b	10704 <__cxa_finalize@plt+0xe3b8>
   1093c:	mvn	r0, #73	; 0x49
   10940:	pop	{r4, r5, r6}
   10944:	bx	lr
   10948:	mov	r0, r1
   1094c:	pop	{r4, r5, r6}
   10950:	b	103d8 <__cxa_finalize@plt+0xe08c>
   10954:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   10958:	mov	r5, r3
   1095c:	ldr	lr, [pc, #676]	; 10c08 <__cxa_finalize@plt+0xe8bc>
   10960:	sub	sp, sp, #116	; 0x74
   10964:	ldr	ip, [pc, #672]	; 10c0c <__cxa_finalize@plt+0xe8c0>
   10968:	add	r8, sp, #16
   1096c:	add	lr, pc, lr
   10970:	mov	sl, r0
   10974:	mov	r4, r2
   10978:	mov	r0, r8
   1097c:	ldr	ip, [lr, ip]
   10980:	mov	r3, lr
   10984:	mov	r1, #0
   10988:	mov	r2, #88	; 0x58
   1098c:	ldr	r7, [sp, #152]	; 0x98
   10990:	ldr	r3, [ip]
   10994:	str	ip, [sp, #8]
   10998:	ldr	r6, [sp, #156]	; 0x9c
   1099c:	str	r3, [sp, #108]	; 0x6c
   109a0:	ldrb	r3, [sp, #168]	; 0xa8
   109a4:	ldr	fp, [sp, #160]	; 0xa0
   109a8:	ldr	r9, [sp, #164]	; 0xa4
   109ac:	str	r3, [sp, #12]
   109b0:	bl	1e78 <memset@plt>
   109b4:	cmp	sl, #0
   109b8:	beq	10be8 <__cxa_finalize@plt+0xe89c>
   109bc:	orrs	ip, r4, r5
   109c0:	beq	10bc8 <__cxa_finalize@plt+0xe87c>
   109c4:	cmp	r7, #0
   109c8:	beq	10ba8 <__cxa_finalize@plt+0xe85c>
   109cc:	cmp	r6, #0
   109d0:	beq	10b88 <__cxa_finalize@plt+0xe83c>
   109d4:	cmp	fp, #0
   109d8:	beq	10b68 <__cxa_finalize@plt+0xe81c>
   109dc:	ldr	r3, [r6]
   109e0:	cmp	r3, #0
   109e4:	bne	10b3c <__cxa_finalize@plt+0xe7f0>
   109e8:	mov	r3, #0
   109ec:	mov	r0, r8
   109f0:	str	r3, [sp]
   109f4:	mvn	r2, #0
   109f8:	mvn	r3, #0
   109fc:	bl	22f8 <lzma_stream_decoder@plt>
   10a00:	cmp	r0, #0
   10a04:	bne	10ab4 <__cxa_finalize@plt+0xe768>
   10a08:	add	r2, r9, #4
   10a0c:	mov	r0, r7
   10a10:	bic	r2, r2, #3
   10a14:	mov	r1, r6
   10a18:	mov	r3, #1
   10a1c:	bl	14fac <__cxa_finalize@plt+0x12c60>
   10a20:	cmp	r0, #0
   10a24:	beq	10b04 <__cxa_finalize@plt+0xe7b8>
   10a28:	ldr	r2, [r7]
   10a2c:	add	r5, r9, #1
   10a30:	ldr	r3, [r6]
   10a34:	str	sl, [sp, #16]
   10a38:	str	r4, [sp, #20]
   10a3c:	str	r2, [sp, #32]
   10a40:	str	r3, [sp, #36]	; 0x24
   10a44:	b	10aa0 <__cxa_finalize@plt+0xe754>
   10a48:	ldr	ip, [r6]
   10a4c:	ldr	lr, [sp, #36]	; 0x24
   10a50:	rsb	r3, lr, ip
   10a54:	cmp	r3, r5
   10a58:	bcs	10ae0 <__cxa_finalize@plt+0xe794>
   10a5c:	cmp	r0, #1
   10a60:	beq	10afc <__cxa_finalize@plt+0xe7b0>
   10a64:	lsl	r2, ip, #1
   10a68:	mov	r0, r7
   10a6c:	mov	r1, r6
   10a70:	mov	r3, #1
   10a74:	add	ip, ip, lr
   10a78:	str	ip, [sp, #36]	; 0x24
   10a7c:	bl	14fac <__cxa_finalize@plt+0x12c60>
   10a80:	cmp	r0, #0
   10a84:	beq	10b04 <__cxa_finalize@plt+0xe7b8>
   10a88:	ldr	r1, [r6]
   10a8c:	ldr	r3, [sp, #36]	; 0x24
   10a90:	ldr	r2, [r7]
   10a94:	rsb	r3, r3, r1
   10a98:	add	r3, r2, r3
   10a9c:	str	r3, [sp, #32]
   10aa0:	mov	r0, r8
   10aa4:	mov	r1, #3
   10aa8:	bl	20e8 <lzma_code@plt>
   10aac:	cmp	r0, #1
   10ab0:	bls	10a48 <__cxa_finalize@plt+0xe6fc>
   10ab4:	mvn	r4, #73	; 0x49
   10ab8:	mov	r0, r8
   10abc:	bl	21cc <lzma_end@plt>
   10ac0:	ldr	ip, [sp, #8]
   10ac4:	ldr	r2, [sp, #108]	; 0x6c
   10ac8:	mov	r0, r4
   10acc:	ldr	r3, [ip]
   10ad0:	cmp	r2, r3
   10ad4:	bne	10b24 <__cxa_finalize@plt+0xe7d8>
   10ad8:	add	sp, sp, #116	; 0x74
   10adc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   10ae0:	ldr	r4, [r7]
   10ae4:	mov	r1, fp
   10ae8:	mov	r2, r9
   10aec:	mov	r0, r4
   10af0:	bl	1d7c <memcmp@plt>
   10af4:	cmp	r0, #0
   10af8:	beq	10b0c <__cxa_finalize@plt+0xe7c0>
   10afc:	mov	r4, #0
   10b00:	b	10ab8 <__cxa_finalize@plt+0xe76c>
   10b04:	mvn	r4, #11
   10b08:	b	10ab8 <__cxa_finalize@plt+0xe76c>
   10b0c:	ldrb	r4, [r4, r9]
   10b10:	ldr	r1, [sp, #12]
   10b14:	subs	r3, r4, r1
   10b18:	rsbs	r4, r3, #0
   10b1c:	adcs	r4, r4, r3
   10b20:	b	10ab8 <__cxa_finalize@plt+0xe76c>
   10b24:	bl	2154 <__stack_chk_fail@plt>
   10b28:	mov	r4, r0
   10b2c:	mov	r0, r8
   10b30:	bl	21cc <lzma_end@plt>
   10b34:	mov	r0, r4
   10b38:	bl	22d4 <_Unwind_Resume@plt>
   10b3c:	ldr	r3, [r7]
   10b40:	cmp	r3, #0
   10b44:	bne	109e8 <__cxa_finalize@plt+0xe69c>
   10b48:	ldr	r0, [pc, #192]	; 10c10 <__cxa_finalize@plt+0xe8c4>
   10b4c:	mov	r2, #252	; 0xfc
   10b50:	ldr	r1, [pc, #188]	; 10c14 <__cxa_finalize@plt+0xe8c8>
   10b54:	ldr	r3, [pc, #188]	; 10c18 <__cxa_finalize@plt+0xe8cc>
   10b58:	add	r0, pc, r0
   10b5c:	add	r1, pc, r1
   10b60:	add	r3, pc, r3
   10b64:	bl	19c9c <__cxa_finalize@plt+0x17950>
   10b68:	ldr	r0, [pc, #172]	; 10c1c <__cxa_finalize@plt+0xe8d0>
   10b6c:	mov	r2, #251	; 0xfb
   10b70:	ldr	r1, [pc, #168]	; 10c20 <__cxa_finalize@plt+0xe8d4>
   10b74:	ldr	r3, [pc, #168]	; 10c24 <__cxa_finalize@plt+0xe8d8>
   10b78:	add	r0, pc, r0
   10b7c:	add	r1, pc, r1
   10b80:	add	r3, pc, r3
   10b84:	bl	19c9c <__cxa_finalize@plt+0x17950>
   10b88:	ldr	r0, [pc, #152]	; 10c28 <__cxa_finalize@plt+0xe8dc>
   10b8c:	mov	r2, #250	; 0xfa
   10b90:	ldr	r1, [pc, #148]	; 10c2c <__cxa_finalize@plt+0xe8e0>
   10b94:	ldr	r3, [pc, #148]	; 10c30 <__cxa_finalize@plt+0xe8e4>
   10b98:	add	r0, pc, r0
   10b9c:	add	r1, pc, r1
   10ba0:	add	r3, pc, r3
   10ba4:	bl	19c9c <__cxa_finalize@plt+0x17950>
   10ba8:	ldr	r0, [pc, #132]	; 10c34 <__cxa_finalize@plt+0xe8e8>
   10bac:	mov	r2, #249	; 0xf9
   10bb0:	ldr	r1, [pc, #128]	; 10c38 <__cxa_finalize@plt+0xe8ec>
   10bb4:	ldr	r3, [pc, #128]	; 10c3c <__cxa_finalize@plt+0xe8f0>
   10bb8:	add	r0, pc, r0
   10bbc:	add	r1, pc, r1
   10bc0:	add	r3, pc, r3
   10bc4:	bl	19c9c <__cxa_finalize@plt+0x17950>
   10bc8:	ldr	r0, [pc, #112]	; 10c40 <__cxa_finalize@plt+0xe8f4>
   10bcc:	mov	r2, #248	; 0xf8
   10bd0:	ldr	r1, [pc, #108]	; 10c44 <__cxa_finalize@plt+0xe8f8>
   10bd4:	ldr	r3, [pc, #108]	; 10c48 <__cxa_finalize@plt+0xe8fc>
   10bd8:	add	r0, pc, r0
   10bdc:	add	r1, pc, r1
   10be0:	add	r3, pc, r3
   10be4:	bl	19c9c <__cxa_finalize@plt+0x17950>
   10be8:	ldr	r0, [pc, #92]	; 10c4c <__cxa_finalize@plt+0xe900>
   10bec:	mov	r2, #247	; 0xf7
   10bf0:	ldr	r1, [pc, #88]	; 10c50 <__cxa_finalize@plt+0xe904>
   10bf4:	ldr	r3, [pc, #88]	; 10c54 <__cxa_finalize@plt+0xe908>
   10bf8:	add	r0, pc, r0
   10bfc:	add	r1, pc, r1
   10c00:	add	r3, pc, r3
   10c04:	bl	19c9c <__cxa_finalize@plt+0x17950>
   10c08:	andeq	r3, r2, r8, lsl r4
   10c0c:	andeq	r0, r0, ip, asr #4
   10c10:	muleq	r0, r4, r5
   10c14:	andeq	lr, r0, r4, lsl r5
   10c18:	ldrdeq	lr, [r0], -r0
   10c1c:	andeq	ip, r0, r8, asr #14
   10c20:	strdeq	lr, [r0], -r4
   10c24:			; <UNDEFINED> instruction: 0x0000e7b0
   10c28:	andeq	lr, r0, r8, asr #10
   10c2c:	ldrdeq	lr, [r0], -r4
   10c30:	muleq	r0, r0, r7
   10c34:	andeq	lr, r0, r0, lsr #10
   10c38:			; <UNDEFINED> instruction: 0x0000e4b4
   10c3c:	andeq	lr, r0, r0, ror r7
   10c40:			; <UNDEFINED> instruction: 0x0000e4b0
   10c44:	muleq	r0, r4, r4
   10c48:	andeq	lr, r0, r0, asr r7
   10c4c:	andeq	lr, r0, r4, ror r4
   10c50:	andeq	lr, r0, r4, ror r4
   10c54:	andeq	lr, r0, r0, lsr r7
   10c58:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   10c5c:	subs	fp, r0, #0
   10c60:	sub	sp, sp, #12
   10c64:	mov	r4, r2
   10c68:	mov	r5, r3
   10c6c:	ldr	r7, [sp, #48]	; 0x30
   10c70:	ldr	r6, [sp, #52]	; 0x34
   10c74:	ldr	r9, [sp, #56]	; 0x38
   10c78:	ldr	r8, [sp, #60]	; 0x3c
   10c7c:	ldrb	sl, [sp, #64]	; 0x40
   10c80:	beq	10dcc <__cxa_finalize@plt+0xea80>
   10c84:	orrs	r3, r4, r5
   10c88:	beq	10e0c <__cxa_finalize@plt+0xeac0>
   10c8c:	cmp	r7, #0
   10c90:	beq	10dec <__cxa_finalize@plt+0xeaa0>
   10c94:	cmp	r6, #0
   10c98:	beq	10d80 <__cxa_finalize@plt+0xea34>
   10c9c:	cmp	r9, #0
   10ca0:	beq	10d60 <__cxa_finalize@plt+0xea14>
   10ca4:	ldr	r3, [r6]
   10ca8:	cmp	r3, #0
   10cac:	bne	10da0 <__cxa_finalize@plt+0xea54>
   10cb0:	cmp	r5, #0
   10cb4:	cmpeq	r4, #8
   10cb8:	bls	10d4c <__cxa_finalize@plt+0xea00>
   10cbc:	add	r2, r8, #4
   10cc0:	mov	r0, r7
   10cc4:	bic	r2, r2, #3
   10cc8:	mov	r1, r6
   10ccc:	mov	r3, #1
   10cd0:	bl	14fac <__cxa_finalize@plt+0x12c60>
   10cd4:	cmp	r0, #0
   10cd8:	beq	10d58 <__cxa_finalize@plt+0xea0c>
   10cdc:	ldr	ip, [r6]
   10ce0:	add	r5, r8, #1
   10ce4:	ldr	r1, [r7]
   10ce8:	add	r0, fp, #8
   10cec:	sub	r2, r4, #8
   10cf0:	mov	r3, r5
   10cf4:	str	ip, [sp]
   10cf8:	bl	1fd4 <LZ4_decompress_safe_partial@plt>
   10cfc:	cmp	r0, #0
   10d00:	blt	10d4c <__cxa_finalize@plt+0xea00>
   10d04:	cmp	r5, r0
   10d08:	bhi	10d28 <__cxa_finalize@plt+0xe9dc>
   10d0c:	ldr	r4, [r7]
   10d10:	mov	r1, r9
   10d14:	mov	r2, r8
   10d18:	mov	r0, r4
   10d1c:	bl	1d7c <memcmp@plt>
   10d20:	cmp	r0, #0
   10d24:	beq	10d34 <__cxa_finalize@plt+0xe9e8>
   10d28:	mov	r0, #0
   10d2c:	add	sp, sp, #12
   10d30:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   10d34:	ldrb	r0, [r4, r8]
   10d38:	subs	r3, r0, sl
   10d3c:	rsbs	r0, r3, #0
   10d40:	adcs	r0, r0, r3
   10d44:	add	sp, sp, #12
   10d48:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   10d4c:	mvn	r0, #73	; 0x49
   10d50:	add	sp, sp, #12
   10d54:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   10d58:	mvn	r0, #11
   10d5c:	b	10d2c <__cxa_finalize@plt+0xe9e0>
   10d60:	ldr	r0, [pc, #196]	; 10e2c <__cxa_finalize@plt+0xeae0>
   10d64:	mov	r2, #308	; 0x134
   10d68:	ldr	r1, [pc, #192]	; 10e30 <__cxa_finalize@plt+0xeae4>
   10d6c:	ldr	r3, [pc, #192]	; 10e34 <__cxa_finalize@plt+0xeae8>
   10d70:	add	r0, pc, r0
   10d74:	add	r1, pc, r1
   10d78:	add	r3, pc, r3
   10d7c:	bl	19c9c <__cxa_finalize@plt+0x17950>
   10d80:	ldr	r0, [pc, #176]	; 10e38 <__cxa_finalize@plt+0xeaec>
   10d84:	movw	r2, #307	; 0x133
   10d88:	ldr	r1, [pc, #172]	; 10e3c <__cxa_finalize@plt+0xeaf0>
   10d8c:	ldr	r3, [pc, #172]	; 10e40 <__cxa_finalize@plt+0xeaf4>
   10d90:	add	r0, pc, r0
   10d94:	add	r1, pc, r1
   10d98:	add	r3, pc, r3
   10d9c:	bl	19c9c <__cxa_finalize@plt+0x17950>
   10da0:	ldr	r3, [r7]
   10da4:	cmp	r3, #0
   10da8:	bne	10cb0 <__cxa_finalize@plt+0xe964>
   10dac:	ldr	r0, [pc, #144]	; 10e44 <__cxa_finalize@plt+0xeaf8>
   10db0:	movw	r2, #309	; 0x135
   10db4:	ldr	r1, [pc, #140]	; 10e48 <__cxa_finalize@plt+0xeafc>
   10db8:	ldr	r3, [pc, #140]	; 10e4c <__cxa_finalize@plt+0xeb00>
   10dbc:	add	r0, pc, r0
   10dc0:	add	r1, pc, r1
   10dc4:	add	r3, pc, r3
   10dc8:	bl	19c9c <__cxa_finalize@plt+0x17950>
   10dcc:	ldr	r0, [pc, #124]	; 10e50 <__cxa_finalize@plt+0xeb04>
   10dd0:	mov	r2, #304	; 0x130
   10dd4:	ldr	r1, [pc, #120]	; 10e54 <__cxa_finalize@plt+0xeb08>
   10dd8:	ldr	r3, [pc, #120]	; 10e58 <__cxa_finalize@plt+0xeb0c>
   10ddc:	add	r0, pc, r0
   10de0:	add	r1, pc, r1
   10de4:	add	r3, pc, r3
   10de8:	bl	19c9c <__cxa_finalize@plt+0x17950>
   10dec:	ldr	r0, [pc, #104]	; 10e5c <__cxa_finalize@plt+0xeb10>
   10df0:	movw	r2, #306	; 0x132
   10df4:	ldr	r1, [pc, #100]	; 10e60 <__cxa_finalize@plt+0xeb14>
   10df8:	ldr	r3, [pc, #100]	; 10e64 <__cxa_finalize@plt+0xeb18>
   10dfc:	add	r0, pc, r0
   10e00:	add	r1, pc, r1
   10e04:	add	r3, pc, r3
   10e08:	bl	19c9c <__cxa_finalize@plt+0x17950>
   10e0c:	ldr	r0, [pc, #84]	; 10e68 <__cxa_finalize@plt+0xeb1c>
   10e10:	movw	r2, #305	; 0x131
   10e14:	ldr	r1, [pc, #80]	; 10e6c <__cxa_finalize@plt+0xeb20>
   10e18:	ldr	r3, [pc, #80]	; 10e70 <__cxa_finalize@plt+0xeb24>
   10e1c:	add	r0, pc, r0
   10e20:	add	r1, pc, r1
   10e24:	add	r3, pc, r3
   10e28:	bl	19c9c <__cxa_finalize@plt+0x17950>
   10e2c:	andeq	ip, r0, r0, asr r5
   10e30:	strdeq	lr, [r0], -ip
   10e34:	andeq	lr, r0, ip, ror #11
   10e38:	andeq	lr, r0, r0, asr r3
   10e3c:	ldrdeq	lr, [r0], -ip
   10e40:	andeq	lr, r0, ip, asr #11
   10e44:	andeq	lr, r0, r0, lsr r3
   10e48:			; <UNDEFINED> instruction: 0x0000e2b0
   10e4c:	andeq	lr, r0, r0, lsr #11
   10e50:	muleq	r0, r0, r2
   10e54:	muleq	r0, r0, r2
   10e58:	andeq	lr, r0, r0, lsl #11
   10e5c:	ldrdeq	lr, [r0], -ip
   10e60:	andeq	lr, r0, r0, ror r2
   10e64:	andeq	lr, r0, r0, ror #10
   10e68:	andeq	lr, r0, ip, ror #4
   10e6c:	andeq	lr, r0, r0, asr r2
   10e70:	andeq	lr, r0, r0, asr #10
   10e74:	cmp	r0, #1
   10e78:	push	{r4, r5, r6, r7}
   10e7c:	ldr	r7, [sp, #16]
   10e80:	ldr	r6, [sp, #20]
   10e84:	ldr	r5, [sp, #24]
   10e88:	ldr	r4, [sp, #28]
   10e8c:	ldrb	ip, [sp, #32]
   10e90:	beq	10ec8 <__cxa_finalize@plt+0xeb7c>
   10e94:	cmp	r0, #2
   10e98:	bne	10ebc <__cxa_finalize@plt+0xeb70>
   10e9c:	str	r7, [sp, #16]
   10ea0:	mov	r0, r1
   10ea4:	str	r6, [sp, #20]
   10ea8:	str	r5, [sp, #24]
   10eac:	str	r4, [sp, #28]
   10eb0:	str	ip, [sp, #32]
   10eb4:	pop	{r4, r5, r6, r7}
   10eb8:	b	10c58 <__cxa_finalize@plt+0xe90c>
   10ebc:	mvn	r0, #73	; 0x49
   10ec0:	pop	{r4, r5, r6, r7}
   10ec4:	bx	lr
   10ec8:	str	ip, [sp, #32]
   10ecc:	mov	r0, r1
   10ed0:	pop	{r4, r5, r6, r7}
   10ed4:	b	10954 <__cxa_finalize@plt+0xe608>
   10ed8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   10edc:	vpush	{d8}
   10ee0:	sub	sp, sp, #16384	; 0x4000
   10ee4:	ldr	lr, [pc, #836]	; 11230 <__cxa_finalize@plt+0xeee4>
   10ee8:	sub	sp, sp, #148	; 0x94
   10eec:	ldr	ip, [pc, #832]	; 11234 <__cxa_finalize@plt+0xeee8>
   10ef0:	add	r6, sp, #48	; 0x30
   10ef4:	add	lr, pc, lr
   10ef8:	str	r0, [sp, #32]
   10efc:	mov	r5, r3
   10f00:	mov	sl, r1
   10f04:	ldr	ip, [lr, ip]
   10f08:	mov	r3, lr
   10f0c:	mov	r1, #0
   10f10:	mov	r4, r2
   10f14:	mov	r0, r6
   10f18:	mov	r2, #88	; 0x58
   10f1c:	ldr	r3, [ip]
   10f20:	str	ip, [sp, #36]	; 0x24
   10f24:	add	ip, sp, #16384	; 0x4000
   10f28:	str	r3, [ip, #140]	; 0x8c
   10f2c:	bl	1e78 <memset@plt>
   10f30:	ldr	r1, [sp, #32]
   10f34:	cmp	r1, #0
   10f38:	blt	11204 <__cxa_finalize@plt+0xeeb8>
   10f3c:	cmp	sl, #0
   10f40:	blt	111e4 <__cxa_finalize@plt+0xee98>
   10f44:	mov	r3, #0
   10f48:	mov	r0, r6
   10f4c:	str	r3, [sp]
   10f50:	mvn	r2, #0
   10f54:	mvn	r3, #0
   10f58:	bl	22f8 <lzma_stream_decoder@plt>
   10f5c:	subs	r8, r0, #0
   10f60:	bne	11078 <__cxa_finalize@plt+0xed2c>
   10f64:	add	r9, sp, #8320	; 0x2080
   10f68:	mov	fp, #8192	; 0x2000
   10f6c:	add	r9, r9, #16
   10f70:	add	r3, sp, #140	; 0x8c
   10f74:	sub	r9, r9, #4
   10f78:	movw	r2, #49056	; 0xbfa0
   10f7c:	str	r3, [sp, #44]	; 0x2c
   10f80:	movt	r2, #65535	; 0xffff
   10f84:	str	r2, [sp, #40]	; 0x28
   10f88:	ldr	r3, [r6, #4]
   10f8c:	cmp	r3, #0
   10f90:	bne	10f9c <__cxa_finalize@plt+0xec50>
   10f94:	cmp	r8, #0
   10f98:	beq	11040 <__cxa_finalize@plt+0xecf4>
   10f9c:	ldr	r3, [r6, #20]
   10fa0:	mov	r0, r6
   10fa4:	mov	r1, r8
   10fa8:	cmp	r3, #0
   10fac:	streq	r9, [r6, #16]
   10fb0:	streq	fp, [r6, #20]
   10fb4:	bl	20e8 <lzma_code@plt>
   10fb8:	cmp	r0, #1
   10fbc:	mov	r7, r0
   10fc0:	bhi	110f0 <__cxa_finalize@plt+0xeda4>
   10fc4:	ldr	r2, [r6, #20]
   10fc8:	cmp	r2, #0
   10fcc:	beq	10fd8 <__cxa_finalize@plt+0xec8c>
   10fd0:	cmp	r0, #1
   10fd4:	bne	10f88 <__cxa_finalize@plt+0xec3c>
   10fd8:	mvn	r0, #0
   10fdc:	mvn	r1, #0
   10fe0:	cmp	r5, r1
   10fe4:	cmpeq	r4, r0
   10fe8:	rsb	r2, r2, #8192	; 0x2000
   10fec:	beq	1100c <__cxa_finalize@plt+0xecc0>
   10ff0:	asr	r1, r2, #31
   10ff4:	mov	r0, r2
   10ff8:	cmp	r4, r0
   10ffc:	sbcs	r3, r5, r1
   11000:	blt	11140 <__cxa_finalize@plt+0xedf4>
   11004:	subs	r4, r4, r0
   11008:	sbc	r5, r5, r1
   1100c:	mov	r0, sl
   11010:	mov	r1, r9
   11014:	mov	r3, #0
   11018:	bl	142d8 <__cxa_finalize@plt+0x11f8c>
   1101c:	cmp	r0, #0
   11020:	blt	11138 <__cxa_finalize@plt+0xedec>
   11024:	cmp	r7, #1
   11028:	bne	10f88 <__cxa_finalize@plt+0xec3c>
   1102c:	bl	1a650 <__cxa_finalize@plt+0x18304>
   11030:	cmp	r0, #6
   11034:	bgt	11148 <__cxa_finalize@plt+0xedfc>
   11038:	mov	r4, #0
   1103c:	b	110bc <__cxa_finalize@plt+0xed70>
   11040:	ldr	r0, [sp, #32]
   11044:	mov	r2, #8192	; 0x2000
   11048:	ldr	r1, [sp, #44]	; 0x2c
   1104c:	bl	1f38 <read@plt>
   11050:	cmp	r0, #0
   11054:	blt	111bc <__cxa_finalize@plt+0xee70>
   11058:	addne	r1, sp, #16384	; 0x4000
   1105c:	ldrne	ip, [sp, #44]	; 0x2c
   11060:	ldrne	r3, [sp, #40]	; 0x28
   11064:	addne	r1, r1, #144	; 0x90
   11068:	strne	r0, [r6, #4]
   1106c:	moveq	r8, #3
   11070:	strne	ip, [r1, r3]
   11074:	b	10f9c <__cxa_finalize@plt+0xec50>
   11078:	bl	1a650 <__cxa_finalize@plt+0x18304>
   1107c:	cmp	r0, #2
   11080:	ble	110b8 <__cxa_finalize@plt+0xed6c>
   11084:	ldr	r2, [pc, #428]	; 11238 <__cxa_finalize@plt+0xeeec>
   11088:	mov	r0, #3
   1108c:	ldr	ip, [pc, #424]	; 1123c <__cxa_finalize@plt+0xeef0>
   11090:	mov	r1, #0
   11094:	add	r2, pc, r2
   11098:	str	r2, [sp, #4]
   1109c:	ldr	r2, [pc, #412]	; 11240 <__cxa_finalize@plt+0xeef4>
   110a0:	add	ip, pc, ip
   110a4:	str	r8, [sp, #8]
   110a8:	movw	r3, #521	; 0x209
   110ac:	str	ip, [sp]
   110b0:	add	r2, pc, r2
   110b4:	bl	19ed0 <__cxa_finalize@plt+0x17b84>
   110b8:	mvn	r4, #11
   110bc:	mov	r0, r6
   110c0:	bl	21cc <lzma_end@plt>
   110c4:	ldr	ip, [sp, #36]	; 0x24
   110c8:	add	r1, sp, #16384	; 0x4000
   110cc:	mov	r0, r4
   110d0:	ldr	r2, [r1, #140]	; 0x8c
   110d4:	ldr	r3, [ip]
   110d8:	cmp	r2, r3
   110dc:	bne	111cc <__cxa_finalize@plt+0xee80>
   110e0:	add	sp, sp, #16384	; 0x4000
   110e4:	add	sp, sp, #148	; 0x94
   110e8:	vpop	{d8}
   110ec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   110f0:	bl	1a650 <__cxa_finalize@plt+0x18304>
   110f4:	cmp	r0, #2
   110f8:	ble	11130 <__cxa_finalize@plt+0xede4>
   110fc:	ldr	r2, [pc, #320]	; 11244 <__cxa_finalize@plt+0xeef8>
   11100:	mov	r0, #3
   11104:	ldr	ip, [pc, #316]	; 11248 <__cxa_finalize@plt+0xeefc>
   11108:	mov	r1, #0
   1110c:	add	r2, pc, r2
   11110:	str	r2, [sp, #4]
   11114:	ldr	r2, [pc, #304]	; 1124c <__cxa_finalize@plt+0xef00>
   11118:	add	ip, pc, ip
   1111c:	str	r7, [sp, #8]
   11120:	movw	r3, #547	; 0x223
   11124:	str	ip, [sp]
   11128:	add	r2, pc, r2
   1112c:	bl	19ed0 <__cxa_finalize@plt+0x17b84>
   11130:	mvn	r4, #73	; 0x49
   11134:	b	110bc <__cxa_finalize@plt+0xed70>
   11138:	mov	r4, r0
   1113c:	b	110bc <__cxa_finalize@plt+0xed70>
   11140:	mvn	r4, #26
   11144:	b	110bc <__cxa_finalize@plt+0xed70>
   11148:	ldrd	r2, [r6, #24]
   1114c:	ldrd	r4, [r6, #8]
   11150:	ldr	lr, [pc, #248]	; 11250 <__cxa_finalize@plt+0xef04>
   11154:	ldr	ip, [pc, #248]	; 11254 <__cxa_finalize@plt+0xef08>
   11158:	mov	r0, r2
   1115c:	mov	r1, r3
   11160:	strd	r2, [sp, #16]
   11164:	add	lr, pc, lr
   11168:	add	ip, pc, ip
   1116c:	str	lr, [sp]
   11170:	str	ip, [sp, #4]
   11174:	strd	r4, [sp, #8]
   11178:	bl	1b778 <__cxa_finalize@plt+0x1942c>
   1117c:	vmov	d8, r0, r1
   11180:	mov	r0, r4
   11184:	mov	r1, r5
   11188:	bl	1b778 <__cxa_finalize@plt+0x1942c>
   1118c:	vldr	d7, [pc, #148]	; 11228 <__cxa_finalize@plt+0xeedc>
   11190:	ldr	r2, [pc, #192]	; 11258 <__cxa_finalize@plt+0xef0c>
   11194:	movw	r3, #570	; 0x23a
   11198:	add	r2, pc, r2
   1119c:	vmov	d6, r0, r1
   111a0:	mov	r0, #7
   111a4:	mov	r1, #0
   111a8:	vdiv.f64	d8, d8, d6
   111ac:	vmul.f64	d7, d8, d7
   111b0:	vstr	d7, [sp, #24]
   111b4:	bl	19ed0 <__cxa_finalize@plt+0x17b84>
   111b8:	b	11038 <__cxa_finalize@plt+0xecec>
   111bc:	bl	2334 <__errno_location@plt>
   111c0:	ldr	r4, [r0]
   111c4:	rsb	r4, r4, #0
   111c8:	b	110bc <__cxa_finalize@plt+0xed70>
   111cc:	bl	2154 <__stack_chk_fail@plt>
   111d0:	mov	r4, r0
   111d4:	mov	r0, r6
   111d8:	bl	21cc <lzma_end@plt>
   111dc:	mov	r0, r4
   111e0:	bl	22d4 <_Unwind_Resume@plt>
   111e4:	ldr	r0, [pc, #112]	; 1125c <__cxa_finalize@plt+0xef10>
   111e8:	movw	r2, #517	; 0x205
   111ec:	ldr	r1, [pc, #108]	; 11260 <__cxa_finalize@plt+0xef14>
   111f0:	ldr	r3, [pc, #108]	; 11264 <__cxa_finalize@plt+0xef18>
   111f4:	add	r0, pc, r0
   111f8:	add	r1, pc, r1
   111fc:	add	r3, pc, r3
   11200:	bl	19c9c <__cxa_finalize@plt+0x17950>
   11204:	ldr	r0, [pc, #92]	; 11268 <__cxa_finalize@plt+0xef1c>
   11208:	mov	r2, #516	; 0x204
   1120c:	ldr	r1, [pc, #88]	; 1126c <__cxa_finalize@plt+0xef20>
   11210:	ldr	r3, [pc, #88]	; 11270 <__cxa_finalize@plt+0xef24>
   11214:	add	r0, pc, r0
   11218:	add	r1, pc, r1
   1121c:	add	r3, pc, r3
   11220:	bl	19c9c <__cxa_finalize@plt+0x17950>
   11224:	nop	{0}
   11228:	andeq	r0, r0, r0
   1122c:	subsmi	r0, r9, r0
   11230:	muleq	r2, r0, lr
   11234:	andeq	r0, r0, ip, asr #4
   11238:	andeq	lr, r0, ip, ror #2
   1123c:	andeq	lr, r0, ip, lsr #5
   11240:	andeq	sp, r0, r0, asr #31
   11244:	andeq	lr, r0, r0, lsr #2
   11248:	andeq	lr, r0, r4, lsr r2
   1124c:	andeq	sp, r0, r8, asr #30
   11250:	andeq	lr, r0, r8, ror #3
   11254:	andeq	lr, r0, r4, ror #1
   11258:	ldrdeq	sp, [r0], -r8
   1125c:	andeq	sp, r0, r4, lsr #30
   11260:	andeq	sp, r0, r8, ror lr
   11264:	andeq	sp, r0, r4, asr #28
   11268:	strdeq	sp, [r0], -r8
   1126c:	andeq	sp, r0, r8, asr lr
   11270:	andeq	sp, r0, r4, lsr #28
   11274:	andeq	r0, r0, r0
   11278:	ldr	ip, [pc, #1024]	; 11680 <__cxa_finalize@plt+0xf334>
   1127c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11280:	subs	r6, r0, #0
   11284:	ldr	r0, [pc, #1016]	; 11684 <__cxa_finalize@plt+0xf338>
   11288:	sub	sp, sp, #116	; 0x74
   1128c:	add	ip, pc, ip
   11290:	mov	r5, #0
   11294:	strd	r2, [sp, #24]
   11298:	mov	fp, r1
   1129c:	ldr	r0, [ip, r0]
   112a0:	mov	r3, ip
   112a4:	str	r5, [sp, #60]	; 0x3c
   112a8:	str	r5, [sp, #64]	; 0x40
   112ac:	ldr	r3, [r0]
   112b0:	str	r0, [sp, #40]	; 0x28
   112b4:	str	r5, [sp, #72]	; 0x48
   112b8:	str	r5, [sp, #76]	; 0x4c
   112bc:	str	r3, [sp, #108]	; 0x6c
   112c0:	str	r5, [sp, #80]	; 0x50
   112c4:	str	r5, [sp, #84]	; 0x54
   112c8:	str	r5, [sp, #88]	; 0x58
   112cc:	str	r5, [sp, #92]	; 0x5c
   112d0:	str	r5, [sp, #96]	; 0x60
   112d4:	str	r5, [sp, #100]	; 0x64
   112d8:	blt	11604 <__cxa_finalize@plt+0xf2b8>
   112dc:	cmp	r1, #0
   112e0:	blt	11644 <__cxa_finalize@plt+0xf2f8>
   112e4:	mov	r0, #2097152	; 0x200000
   112e8:	bl	2130 <malloc@plt>
   112ec:	subs	r7, r0, #0
   112f0:	beq	1145c <__cxa_finalize@plt+0xf110>
   112f4:	ldr	r0, [pc, #908]	; 11688 <__cxa_finalize@plt+0xf33c>
   112f8:	movw	sl, #8240	; 0x2030
   112fc:	ldr	r1, [pc, #904]	; 1168c <__cxa_finalize@plt+0xf340>
   11300:	add	r3, sp, #68	; 0x44
   11304:	ldr	r2, [pc, #900]	; 11690 <__cxa_finalize@plt+0xf344>
   11308:	add	r0, pc, r0
   1130c:	add	r1, pc, r1
   11310:	str	r0, [sp, #44]	; 0x2c
   11314:	add	r2, pc, r2
   11318:	add	r0, sp, #60	; 0x3c
   1131c:	str	r1, [sp, #48]	; 0x30
   11320:	movt	sl, #32
   11324:	str	r2, [sp, #52]	; 0x34
   11328:	mov	r8, #4
   1132c:	str	r3, [sp, #32]
   11330:	str	r0, [sp, #36]	; 0x24
   11334:	b	1137c <__cxa_finalize@plt+0xf030>
   11338:	ldrd	r0, [sp, #24]
   1133c:	mvn	r2, #0
   11340:	mvn	r3, #0
   11344:	add	r5, r5, r4
   11348:	cmp	r1, r3
   1134c:	cmpeq	r0, r2
   11350:	beq	11360 <__cxa_finalize@plt+0xf014>
   11354:	ldr	r3, [sp, #24]
   11358:	cmp	r5, r3
   1135c:	bhi	1155c <__cxa_finalize@plt+0xf210>
   11360:	mov	r2, r4
   11364:	mov	r0, fp
   11368:	mov	r1, r7
   1136c:	mov	r3, #0
   11370:	bl	142d8 <__cxa_finalize@plt+0x11f8c>
   11374:	cmp	r0, #0
   11378:	blt	11474 <__cxa_finalize@plt+0xf128>
   1137c:	mov	r0, r6
   11380:	add	r1, sp, #68	; 0x44
   11384:	mov	r2, #4
   11388:	bl	1f38 <read@plt>
   1138c:	cmp	r0, #0
   11390:	blt	114a8 <__cxa_finalize@plt+0xf15c>
   11394:	cmp	r0, #4
   11398:	bne	114b8 <__cxa_finalize@plt+0xf16c>
   1139c:	ldr	r4, [sp, #68]	; 0x44
   113a0:	cmp	r4, #0
   113a4:	beq	114d0 <__cxa_finalize@plt+0xf184>
   113a8:	cmp	r4, sl
   113ac:	bgt	114e4 <__cxa_finalize@plt+0xf198>
   113b0:	add	ip, r4, #4
   113b4:	add	r0, sp, #60	; 0x3c
   113b8:	add	r1, sp, #64	; 0x40
   113bc:	mov	r2, r4
   113c0:	mov	r3, #1
   113c4:	add	r8, r8, ip
   113c8:	bl	14fac <__cxa_finalize@plt+0x12c60>
   113cc:	cmp	r0, #0
   113d0:	beq	1152c <__cxa_finalize@plt+0xf1e0>
   113d4:	bl	2334 <__errno_location@plt>
   113d8:	mov	r3, #0
   113dc:	ldr	r1, [sp, #60]	; 0x3c
   113e0:	mov	r2, r4
   113e4:	mov	r9, r0
   113e8:	mov	r0, r6
   113ec:	str	r3, [r9]
   113f0:	bl	14088 <__cxa_finalize@plt+0x11d3c>
   113f4:	cmp	r0, #0
   113f8:	blt	11474 <__cxa_finalize@plt+0xf128>
   113fc:	cmp	r4, r0
   11400:	bne	11548 <__cxa_finalize@plt+0xf1fc>
   11404:	mov	r2, #2097152	; 0x200000
   11408:	ldr	r1, [sp, #60]	; 0x3c
   1140c:	str	r2, [sp]
   11410:	mov	r3, r4
   11414:	add	r0, sp, #72	; 0x48
   11418:	mov	r2, r7
   1141c:	bl	1d34 <LZ4_decompress_safe_continue@plt>
   11420:	subs	r4, r0, #0
   11424:	bgt	11338 <__cxa_finalize@plt+0xefec>
   11428:	bl	1a650 <__cxa_finalize@plt+0x18304>
   1142c:	cmp	r0, #2
   11430:	ble	11338 <__cxa_finalize@plt+0xefec>
   11434:	ldr	r1, [sp, #48]	; 0x30
   11438:	mov	r0, #3
   1143c:	ldr	r2, [sp, #52]	; 0x34
   11440:	movw	r3, #637	; 0x27d
   11444:	str	r1, [sp]
   11448:	mov	r1, #0
   1144c:	str	r2, [sp, #4]
   11450:	ldr	r2, [sp, #44]	; 0x2c
   11454:	bl	19ed0 <__cxa_finalize@plt+0x17b84>
   11458:	b	11338 <__cxa_finalize@plt+0xefec>
   1145c:	ldr	r0, [pc, #560]	; 11694 <__cxa_finalize@plt+0xf348>
   11460:	mov	r1, #596	; 0x254
   11464:	ldr	r2, [pc, #556]	; 11698 <__cxa_finalize@plt+0xf34c>
   11468:	add	r0, pc, r0
   1146c:	add	r2, pc, r2
   11470:	bl	1a008 <__cxa_finalize@plt+0x17cbc>
   11474:	mov	r4, r0
   11478:	mov	r0, r7
   1147c:	bl	1f20 <free@plt>
   11480:	ldr	r0, [sp, #60]	; 0x3c
   11484:	bl	1f20 <free@plt>
   11488:	ldr	r1, [sp, #40]	; 0x28
   1148c:	ldr	r2, [sp, #108]	; 0x6c
   11490:	mov	r0, r4
   11494:	ldr	r3, [r1]
   11498:	cmp	r2, r3
   1149c:	bne	11668 <__cxa_finalize@plt+0xf31c>
   114a0:	add	sp, sp, #116	; 0x74
   114a4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   114a8:	bl	2334 <__errno_location@plt>
   114ac:	ldr	r4, [r0]
   114b0:	rsb	r4, r4, #0
   114b4:	b	11478 <__cxa_finalize@plt+0xf12c>
   114b8:	bl	2334 <__errno_location@plt>
   114bc:	ldr	r4, [r0]
   114c0:	cmp	r4, #0
   114c4:	beq	11554 <__cxa_finalize@plt+0xf208>
   114c8:	rsb	r4, r4, #0
   114cc:	b	11478 <__cxa_finalize@plt+0xf12c>
   114d0:	bl	1a650 <__cxa_finalize@plt+0x18304>
   114d4:	cmp	r0, #6
   114d8:	bgt	115a8 <__cxa_finalize@plt+0xf25c>
   114dc:	mov	r4, #0
   114e0:	b	11478 <__cxa_finalize@plt+0xf12c>
   114e4:	bl	1a650 <__cxa_finalize@plt+0x18304>
   114e8:	cmp	r0, #2
   114ec:	ble	11524 <__cxa_finalize@plt+0xf1d8>
   114f0:	ldr	r2, [pc, #420]	; 1169c <__cxa_finalize@plt+0xf350>
   114f4:	mov	r0, #3
   114f8:	ldr	ip, [pc, #416]	; 116a0 <__cxa_finalize@plt+0xf354>
   114fc:	mov	r1, #0
   11500:	add	r2, pc, r2
   11504:	str	r2, [sp, #4]
   11508:	ldr	r2, [pc, #404]	; 116a4 <__cxa_finalize@plt+0xf358>
   1150c:	add	ip, pc, ip
   11510:	str	r4, [sp, #8]
   11514:	movw	r3, #619	; 0x26b
   11518:	str	ip, [sp]
   1151c:	add	r2, pc, r2
   11520:	bl	19ed0 <__cxa_finalize@plt+0x17b84>
   11524:	mvn	r4, #73	; 0x49
   11528:	b	11478 <__cxa_finalize@plt+0xf12c>
   1152c:	ldr	r0, [pc, #372]	; 116a8 <__cxa_finalize@plt+0xf35c>
   11530:	movw	r1, #626	; 0x272
   11534:	ldr	r2, [pc, #368]	; 116ac <__cxa_finalize@plt+0xf360>
   11538:	add	r0, pc, r0
   1153c:	add	r2, pc, r2
   11540:	bl	1a008 <__cxa_finalize@plt+0x17cbc>
   11544:	b	11474 <__cxa_finalize@plt+0xf128>
   11548:	ldr	r4, [r9]
   1154c:	cmp	r4, #0
   11550:	bne	114c8 <__cxa_finalize@plt+0xf17c>
   11554:	mvn	r4, #4
   11558:	b	11478 <__cxa_finalize@plt+0xf12c>
   1155c:	bl	1a650 <__cxa_finalize@plt+0x18304>
   11560:	cmp	r0, #6
   11564:	ble	115a0 <__cxa_finalize@plt+0xf254>
   11568:	ldr	r2, [pc, #320]	; 116b0 <__cxa_finalize@plt+0xf364>
   1156c:	mov	r0, #7
   11570:	ldr	r3, [sp, #24]
   11574:	mov	r1, #0
   11578:	add	r2, pc, r2
   1157c:	ldr	ip, [pc, #304]	; 116b4 <__cxa_finalize@plt+0xf368>
   11580:	str	r2, [sp, #4]
   11584:	ldr	r2, [pc, #300]	; 116b8 <__cxa_finalize@plt+0xf36c>
   11588:	add	ip, pc, ip
   1158c:	str	r3, [sp, #8]
   11590:	movw	r3, #642	; 0x282
   11594:	str	ip, [sp]
   11598:	add	r2, pc, r2
   1159c:	bl	19ed0 <__cxa_finalize@plt+0x17b84>
   115a0:	mvn	r4, #26
   115a4:	b	11478 <__cxa_finalize@plt+0xf12c>
   115a8:	vmov	s9, r5
   115ac:	vldr	d7, [pc, #196]	; 11678 <__cxa_finalize@plt+0xf32c>
   115b0:	ldr	r2, [pc, #260]	; 116bc <__cxa_finalize@plt+0xf370>
   115b4:	mov	r0, #7
   115b8:	vcvt.f64.u32	d5, s9
   115bc:	ldr	ip, [pc, #252]	; 116c0 <__cxa_finalize@plt+0xf374>
   115c0:	vmov	s9, r8
   115c4:	add	r2, pc, r2
   115c8:	str	r2, [sp, #4]
   115cc:	add	ip, pc, ip
   115d0:	ldr	r2, [pc, #236]	; 116c4 <__cxa_finalize@plt+0xf378>
   115d4:	mov	r1, #0
   115d8:	str	r8, [sp, #8]
   115dc:	movw	r3, #653	; 0x28d
   115e0:	str	r5, [sp, #12]
   115e4:	add	r2, pc, r2
   115e8:	str	ip, [sp]
   115ec:	vcvt.f64.u32	d6, s9
   115f0:	vdiv.f64	d6, d5, d6
   115f4:	vmul.f64	d7, d6, d7
   115f8:	vstr	d7, [sp, #16]
   115fc:	bl	19ed0 <__cxa_finalize@plt+0x17b84>
   11600:	b	114dc <__cxa_finalize@plt+0xf190>
   11604:	ldr	r0, [pc, #188]	; 116c8 <__cxa_finalize@plt+0xf37c>
   11608:	movw	r2, #591	; 0x24f
   1160c:	ldr	r1, [pc, #184]	; 116cc <__cxa_finalize@plt+0xf380>
   11610:	ldr	r3, [pc, #184]	; 116d0 <__cxa_finalize@plt+0xf384>
   11614:	add	r0, pc, r0
   11618:	add	r1, pc, r1
   1161c:	add	r3, pc, r3
   11620:	bl	19c9c <__cxa_finalize@plt+0x17950>
   11624:	mov	r4, r0
   11628:	mov	r7, r5
   1162c:	mov	r0, r7
   11630:	bl	1f20 <free@plt>
   11634:	ldr	r0, [sp, #60]	; 0x3c
   11638:	bl	1f20 <free@plt>
   1163c:	mov	r0, r4
   11640:	bl	22d4 <_Unwind_Resume@plt>
   11644:	ldr	r0, [pc, #136]	; 116d4 <__cxa_finalize@plt+0xf388>
   11648:	mov	r2, #592	; 0x250
   1164c:	ldr	r1, [pc, #132]	; 116d8 <__cxa_finalize@plt+0xf38c>
   11650:	ldr	r3, [pc, #132]	; 116dc <__cxa_finalize@plt+0xf390>
   11654:	add	r0, pc, r0
   11658:	add	r1, pc, r1
   1165c:	add	r3, pc, r3
   11660:	bl	19c9c <__cxa_finalize@plt+0x17950>
   11664:	b	11624 <__cxa_finalize@plt+0xf2d8>
   11668:	bl	2154 <__stack_chk_fail@plt>
   1166c:	mov	r4, r0
   11670:	b	1162c <__cxa_finalize@plt+0xf2e0>
   11674:	nop	{0}
   11678:	andeq	r0, r0, r0
   1167c:	subsmi	r0, r9, r0
   11680:	strdeq	r2, [r2], -r8
   11684:	andeq	r0, r0, ip, asr #4
   11688:	andeq	sp, r0, r8, ror #26
   1168c:	andeq	lr, r0, r0, lsr #1
   11690:	muleq	r0, ip, pc	; <UNPREDICTABLE>
   11694:	andeq	sp, r0, r8, lsl #24
   11698:	andeq	sp, r0, r0, asr #30
   1169c:	andeq	sp, r0, r4, lsl #27
   116a0:	andeq	sp, r0, r0, lsr #29
   116a4:	andeq	sp, r0, r4, asr fp
   116a8:	andeq	sp, r0, r8, lsr fp
   116ac:	andeq	sp, r0, r0, ror lr
   116b0:	andeq	sp, r0, r4, asr sp
   116b4:	andeq	sp, r0, r4, lsr #28
   116b8:	ldrdeq	sp, [r0], -r8
   116bc:	andeq	sp, r0, r4, lsr sp
   116c0:	andeq	sp, r0, r0, ror #27
   116c4:	andeq	sp, r0, ip, lsl #21
   116c8:	strdeq	sp, [r0], -r8
   116cc:	andeq	sp, r0, r8, asr sl
   116d0:	andeq	sp, r0, r8, ror sp
   116d4:	andeq	sp, r0, r4, asr #21
   116d8:	andeq	sp, r0, r8, lsl sl
   116dc:	andeq	sp, r0, r8, lsr sp
   116e0:	push	{r4, r5, r6, r7, r8, lr}
   116e4:	mov	r7, r1
   116e8:	ldr	r1, [pc, #104]	; 11758 <__cxa_finalize@plt+0xf40c>
   116ec:	mov	r6, r2
   116f0:	mov	r8, r0
   116f4:	add	r1, pc, r1
   116f8:	bl	13120 <__cxa_finalize@plt+0x10dd4>
   116fc:	ldrd	r4, [sp, #24]
   11700:	cmp	r0, #0
   11704:	beq	11720 <__cxa_finalize@plt+0xf3d4>
   11708:	mov	r0, r7
   1170c:	mov	r1, r6
   11710:	mov	r2, r4
   11714:	mov	r3, r5
   11718:	pop	{r4, r5, r6, r7, r8, lr}
   1171c:	b	11278 <__cxa_finalize@plt+0xef2c>
   11720:	ldr	r1, [pc, #52]	; 1175c <__cxa_finalize@plt+0xf410>
   11724:	mov	r0, r8
   11728:	add	r1, pc, r1
   1172c:	bl	13120 <__cxa_finalize@plt+0x10dd4>
   11730:	cmp	r0, #0
   11734:	beq	11750 <__cxa_finalize@plt+0xf404>
   11738:	mov	r0, r7
   1173c:	mov	r1, r6
   11740:	mov	r2, r4
   11744:	mov	r3, r5
   11748:	pop	{r4, r5, r6, r7, r8, lr}
   1174c:	b	10ed8 <__cxa_finalize@plt+0xeb8c>
   11750:	mvn	r0, #92	; 0x5c
   11754:	pop	{r4, r5, r6, r7, r8, pc}
   11758:	andeq	fp, r0, ip, lsr #32
   1175c:	strdeq	sl, [r0], -r4
   11760:	ldr	r3, [pc, #180]	; 1181c <__cxa_finalize@plt+0xf4d0>
   11764:	ldr	r2, [pc, #180]	; 11820 <__cxa_finalize@plt+0xf4d4>
   11768:	add	r3, pc, r3
   1176c:	push	{r4, r5, r6, lr}
   11770:	subs	r4, r0, #0
   11774:	ldr	r5, [r3, r2]
   11778:	sub	sp, sp, #40	; 0x28
   1177c:	ldr	r3, [r5]
   11780:	str	r3, [sp, #36]	; 0x24
   11784:	beq	117fc <__cxa_finalize@plt+0xf4b0>
   11788:	ldrb	r3, [r4, #16]
   1178c:	tst	r3, #8
   11790:	beq	117a0 <__cxa_finalize@plt+0xf454>
   11794:	ldrb	r6, [r4, #292]	; 0x124
   11798:	cmp	r6, #0
   1179c:	beq	117bc <__cxa_finalize@plt+0xf470>
   117a0:	ldr	r2, [sp, #36]	; 0x24
   117a4:	mov	r0, #0
   117a8:	ldr	r3, [r5]
   117ac:	cmp	r2, r3
   117b0:	bne	117f8 <__cxa_finalize@plt+0xf4ac>
   117b4:	add	sp, sp, #40	; 0x28
   117b8:	pop	{r4, r5, r6, pc}
   117bc:	ldr	r0, [r4, #288]	; 0x120
   117c0:	bl	2208 <gcry_md_reset@plt>
   117c4:	mov	r3, r6
   117c8:	add	r6, sp, #4
   117cc:	ldr	r0, [r4, #320]	; 0x140
   117d0:	mov	r2, #32
   117d4:	mov	r1, r6
   117d8:	bl	12768 <__cxa_finalize@plt+0x1041c>
   117dc:	mov	r1, r6
   117e0:	ldr	r0, [r4, #288]	; 0x120
   117e4:	mov	r2, #32
   117e8:	bl	2100 <gcry_md_setkey@plt>
   117ec:	mov	r3, #1
   117f0:	strb	r3, [r4, #292]	; 0x124
   117f4:	b	117a0 <__cxa_finalize@plt+0xf454>
   117f8:	bl	2154 <__stack_chk_fail@plt>
   117fc:	ldr	r0, [pc, #32]	; 11824 <__cxa_finalize@plt+0xf4d8>
   11800:	mov	r2, #82	; 0x52
   11804:	ldr	r1, [pc, #28]	; 11828 <__cxa_finalize@plt+0xf4dc>
   11808:	ldr	r3, [pc, #28]	; 1182c <__cxa_finalize@plt+0xf4e0>
   1180c:	add	r0, pc, r0
   11810:	add	r1, pc, r1
   11814:	add	r3, pc, r3
   11818:	bl	19c9c <__cxa_finalize@plt+0x17950>
   1181c:	andeq	r2, r2, ip, lsl r6
   11820:	andeq	r0, r0, ip, asr #4
   11824:	andeq	lr, r0, r0, lsr #25
   11828:	andeq	sp, r0, ip, asr ip
   1182c:	andeq	sp, r0, r0, asr #24
   11830:	push	{r4, r5, lr}
   11834:	subs	r4, r0, #0
   11838:	sub	sp, sp, #20
   1183c:	mov	r5, r1
   11840:	str	r2, [sp, #12]
   11844:	beq	119b8 <__cxa_finalize@plt+0xf66c>
   11848:	ldrb	r3, [r4, #16]
   1184c:	ubfx	r3, r3, #3, #1
   11850:	cmp	r3, #0
   11854:	moveq	r0, r3
   11858:	bne	11864 <__cxa_finalize@plt+0xf518>
   1185c:	add	sp, sp, #20
   11860:	pop	{r4, r5, pc}
   11864:	bl	11760 <__cxa_finalize@plt+0xf414>
   11868:	cmp	r0, #0
   1186c:	blt	1185c <__cxa_finalize@plt+0xf510>
   11870:	ldr	r1, [sp, #12]
   11874:	cmp	r1, #0
   11878:	beq	11990 <__cxa_finalize@plt+0xf644>
   1187c:	cmp	r5, #0
   11880:	beq	11890 <__cxa_finalize@plt+0xf544>
   11884:	ldrb	r3, [r1]
   11888:	cmp	r3, r5
   1188c:	bne	11980 <__cxa_finalize@plt+0xf634>
   11890:	ldr	r0, [r4, #288]	; 0x120
   11894:	mov	r2, #16
   11898:	bl	2058 <gcry_md_write@plt>
   1189c:	ldr	r1, [sp, #12]
   118a0:	ldrb	r3, [r1]
   118a4:	sub	r3, r3, #1
   118a8:	cmp	r3, #6
   118ac:	addls	pc, pc, r3, lsl #2
   118b0:	b	11988 <__cxa_finalize@plt+0xf63c>
   118b4:	b	11904 <__cxa_finalize@plt+0xf5b8>
   118b8:	b	11934 <__cxa_finalize@plt+0xf5e8>
   118bc:	b	11964 <__cxa_finalize@plt+0xf618>
   118c0:	b	118d0 <__cxa_finalize@plt+0xf584>
   118c4:	b	118d0 <__cxa_finalize@plt+0xf584>
   118c8:	b	118d0 <__cxa_finalize@plt+0xf584>
   118cc:	b	118d8 <__cxa_finalize@plt+0xf58c>
   118d0:	mov	r0, #0
   118d4:	b	1185c <__cxa_finalize@plt+0xf510>
   118d8:	add	r1, r1, #16
   118dc:	ldr	r0, [r4, #288]	; 0x120
   118e0:	mov	r2, #8
   118e4:	bl	2058 <gcry_md_write@plt>
   118e8:	ldr	r1, [sp, #12]
   118ec:	ldr	r0, [r4, #288]	; 0x120
   118f0:	mov	r2, #8
   118f4:	add	r1, r1, #24
   118f8:	bl	2058 <gcry_md_write@plt>
   118fc:	mov	r0, #0
   11900:	b	1185c <__cxa_finalize@plt+0xf510>
   11904:	add	r1, r1, #16
   11908:	ldr	r0, [r4, #288]	; 0x120
   1190c:	mov	r2, #8
   11910:	bl	2058 <gcry_md_write@plt>
   11914:	ldr	r3, [sp, #12]
   11918:	ldr	r0, [r4, #288]	; 0x120
   1191c:	add	r1, r3, #64	; 0x40
   11920:	ldr	r2, [r3, #8]
   11924:	sub	r2, r2, #64	; 0x40
   11928:	bl	2058 <gcry_md_write@plt>
   1192c:	mov	r0, #0
   11930:	b	1185c <__cxa_finalize@plt+0xf510>
   11934:	add	r1, r1, #16
   11938:	ldr	r0, [r4, #288]	; 0x120
   1193c:	mov	r2, #8
   11940:	bl	2058 <gcry_md_write@plt>
   11944:	ldr	r3, [sp, #12]
   11948:	ldr	r0, [r4, #288]	; 0x120
   1194c:	add	r1, r3, #40	; 0x28
   11950:	ldr	r2, [r3, #8]
   11954:	sub	r2, r2, #40	; 0x28
   11958:	bl	2058 <gcry_md_write@plt>
   1195c:	mov	r0, #0
   11960:	b	1185c <__cxa_finalize@plt+0xf510>
   11964:	ldr	r2, [r1, #8]
   11968:	add	r1, r1, #16
   1196c:	ldr	r0, [r4, #288]	; 0x120
   11970:	sub	r2, r2, #16
   11974:	bl	2058 <gcry_md_write@plt>
   11978:	mov	r0, #0
   1197c:	b	1185c <__cxa_finalize@plt+0xf510>
   11980:	mvn	r0, #73	; 0x49
   11984:	b	1185c <__cxa_finalize@plt+0xf510>
   11988:	mvn	r0, #21
   1198c:	b	1185c <__cxa_finalize@plt+0xf510>
   11990:	add	r3, sp, #12
   11994:	mov	r1, r5
   11998:	str	r3, [sp]
   1199c:	mov	r0, r4
   119a0:	ldrd	r2, [sp, #32]
   119a4:	bl	aef8 <__cxa_finalize@plt+0x8bac>
   119a8:	cmp	r0, #0
   119ac:	blt	1185c <__cxa_finalize@plt+0xf510>
   119b0:	ldr	r1, [sp, #12]
   119b4:	b	11890 <__cxa_finalize@plt+0xf544>
   119b8:	ldr	r0, [pc, #24]	; 119d8 <__cxa_finalize@plt+0xf68c>
   119bc:	mov	r2, #235	; 0xeb
   119c0:	ldr	r1, [pc, #20]	; 119dc <__cxa_finalize@plt+0xf690>
   119c4:	ldr	r3, [pc, #20]	; 119e0 <__cxa_finalize@plt+0xf694>
   119c8:	add	r0, pc, r0
   119cc:	add	r1, pc, r1
   119d0:	add	r3, pc, r3
   119d4:	bl	19c9c <__cxa_finalize@plt+0x17950>
   119d8:	andeq	lr, r0, r4, ror #21
   119dc:	andeq	sp, r0, r0, lsr #21
   119e0:	andeq	sp, r0, r4, ror #20
   119e4:	ldr	r3, [pc, #480]	; 11bcc <__cxa_finalize@plt+0xf880>
   119e8:	ldr	r2, [pc, #480]	; 11bd0 <__cxa_finalize@plt+0xf884>
   119ec:	add	r3, pc, r3
   119f0:	push	{r4, r5, r6, r7, r8, r9, lr}
   119f4:	subs	r6, r0, #0
   119f8:	ldr	r7, [r3, r2]
   119fc:	sub	sp, sp, #52	; 0x34
   11a00:	ldr	r3, [r7]
   11a04:	str	r3, [sp, #44]	; 0x2c
   11a08:	beq	11b8c <__cxa_finalize@plt+0xf840>
   11a0c:	ldrb	r3, [r6, #16]
   11a10:	ubfx	r3, r3, #3, #1
   11a14:	cmp	r3, #0
   11a18:	beq	11b24 <__cxa_finalize@plt+0xf7d8>
   11a1c:	ldrb	r3, [r6, #292]	; 0x124
   11a20:	cmp	r3, #0
   11a24:	beq	11b24 <__cxa_finalize@plt+0xf7d8>
   11a28:	ldr	r3, [r6, #288]	; 0x120
   11a2c:	cmp	r3, #0
   11a30:	beq	11bac <__cxa_finalize@plt+0xf860>
   11a34:	add	r3, sp, #28
   11a38:	mov	r1, #7
   11a3c:	str	r3, [sp]
   11a40:	mov	r2, #64	; 0x40
   11a44:	add	r3, sp, #32
   11a48:	str	r3, [sp, #4]
   11a4c:	mov	r3, #0
   11a50:	bl	b394 <__cxa_finalize@plt+0x9048>
   11a54:	cmp	r0, #0
   11a58:	blt	11b28 <__cxa_finalize@plt+0xf7dc>
   11a5c:	ldr	r3, [r6, #160]	; 0xa0
   11a60:	ldr	r8, [sp, #28]
   11a64:	ldr	r4, [r3, #224]	; 0xe0
   11a68:	ldr	r5, [r3, #228]	; 0xe4
   11a6c:	adds	r4, r4, #1
   11a70:	str	r4, [r3, #224]	; 0xe0
   11a74:	adc	r5, r5, #0
   11a78:	str	r5, [r3, #228]	; 0xe4
   11a7c:	str	r4, [r8, #16]
   11a80:	str	r5, [r8, #20]
   11a84:	ldr	r0, [r6, #320]	; 0x140
   11a88:	bl	12740 <__cxa_finalize@plt+0x103f4>
   11a8c:	str	r0, [r8, #24]
   11a90:	str	r1, [r8, #28]
   11a94:	bl	1a650 <__cxa_finalize@plt+0x18304>
   11a98:	cmp	r0, #6
   11a9c:	movle	r2, r8
   11aa0:	bgt	11b40 <__cxa_finalize@plt+0xf7f4>
   11aa4:	ldrd	r4, [sp, #32]
   11aa8:	mov	r0, r6
   11aac:	mov	r1, #7
   11ab0:	strd	r4, [sp]
   11ab4:	bl	11830 <__cxa_finalize@plt+0xf4e4>
   11ab8:	cmp	r0, #0
   11abc:	blt	11b28 <__cxa_finalize@plt+0xf7dc>
   11ac0:	mov	r1, #0
   11ac4:	ldr	r0, [r6, #288]	; 0x120
   11ac8:	ldr	r8, [sp, #28]
   11acc:	bl	2304 <gcry_md_read@plt>
   11ad0:	mov	r9, #0
   11ad4:	mov	r3, r0
   11ad8:	ldr	r5, [r0]
   11adc:	ldr	r4, [r0, #4]
   11ae0:	ldr	ip, [r0, #8]
   11ae4:	mov	r0, r9
   11ae8:	ldr	r1, [r3, #12]
   11aec:	str	r5, [r8, #32]
   11af0:	str	r4, [r8, #36]	; 0x24
   11af4:	str	ip, [r8, #40]	; 0x28
   11af8:	str	r1, [r8, #44]	; 0x2c
   11afc:	ldr	r5, [r3, #16]
   11b00:	ldr	r4, [r3, #20]
   11b04:	ldr	ip, [r3, #24]
   11b08:	ldr	r1, [r3, #28]
   11b0c:	str	r5, [r8, #48]	; 0x30
   11b10:	str	r4, [r8, #52]	; 0x34
   11b14:	str	ip, [r8, #56]	; 0x38
   11b18:	str	r1, [r8, #60]	; 0x3c
   11b1c:	strb	r9, [r6, #292]	; 0x124
   11b20:	b	11b28 <__cxa_finalize@plt+0xf7dc>
   11b24:	mov	r0, r3
   11b28:	ldr	r2, [sp, #44]	; 0x2c
   11b2c:	ldr	r3, [r7]
   11b30:	cmp	r2, r3
   11b34:	bne	11b88 <__cxa_finalize@plt+0xf83c>
   11b38:	add	sp, sp, #52	; 0x34
   11b3c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   11b40:	ldr	r0, [r6, #320]	; 0x140
   11b44:	bl	12740 <__cxa_finalize@plt+0x103f4>
   11b48:	ldr	r2, [pc, #132]	; 11bd4 <__cxa_finalize@plt+0xf888>
   11b4c:	ldr	ip, [pc, #132]	; 11bd8 <__cxa_finalize@plt+0xf88c>
   11b50:	mov	r3, #65	; 0x41
   11b54:	add	r2, pc, r2
   11b58:	str	r2, [sp, #4]
   11b5c:	ldr	r2, [pc, #120]	; 11bdc <__cxa_finalize@plt+0xf890>
   11b60:	add	ip, pc, ip
   11b64:	strd	r4, [sp, #8]
   11b68:	add	r2, pc, r2
   11b6c:	str	ip, [sp]
   11b70:	strd	r0, [sp, #16]
   11b74:	mov	r0, #7
   11b78:	mov	r1, #0
   11b7c:	bl	19ed0 <__cxa_finalize@plt+0x17b84>
   11b80:	ldr	r2, [sp, #28]
   11b84:	b	11aa4 <__cxa_finalize@plt+0xf758>
   11b88:	bl	2154 <__stack_chk_fail@plt>
   11b8c:	ldr	r0, [pc, #76]	; 11be0 <__cxa_finalize@plt+0xf894>
   11b90:	mov	r2, #46	; 0x2e
   11b94:	ldr	r1, [pc, #72]	; 11be4 <__cxa_finalize@plt+0xf898>
   11b98:	ldr	r3, [pc, #72]	; 11be8 <__cxa_finalize@plt+0xf89c>
   11b9c:	add	r0, pc, r0
   11ba0:	add	r1, pc, r1
   11ba4:	add	r3, pc, r3
   11ba8:	bl	19c9c <__cxa_finalize@plt+0x17950>
   11bac:	ldr	r0, [pc, #56]	; 11bec <__cxa_finalize@plt+0xf8a0>
   11bb0:	mov	r2, #54	; 0x36
   11bb4:	ldr	r1, [pc, #52]	; 11bf0 <__cxa_finalize@plt+0xf8a4>
   11bb8:	ldr	r3, [pc, #52]	; 11bf4 <__cxa_finalize@plt+0xf8a8>
   11bbc:	add	r0, pc, r0
   11bc0:	add	r1, pc, r1
   11bc4:	add	r3, pc, r3
   11bc8:	bl	19c9c <__cxa_finalize@plt+0x17950>
   11bcc:	muleq	r2, r8, r3
   11bd0:	andeq	r0, r0, ip, asr #4
   11bd4:	andeq	sp, r0, ip, lsr #19
   11bd8:	andeq	sp, r0, ip, ror #16
   11bdc:	andeq	sp, r0, r4, lsl #18
   11be0:	andeq	lr, r0, r0, lsl r9
   11be4:	andeq	sp, r0, ip, asr #17
   11be8:	andeq	sp, r0, r8, ror r8
   11bec:	andeq	sp, r0, ip, lsr r9
   11bf0:	andeq	sp, r0, ip, lsr #17
   11bf4:	andeq	sp, r0, r8, asr r8
   11bf8:	push	{r4, lr}
   11bfc:	subs	r4, r0, #0
   11c00:	beq	11c7c <__cxa_finalize@plt+0xf930>
   11c04:	ldrb	r3, [r4, #16]
   11c08:	ubfx	r3, r3, #3, #1
   11c0c:	cmp	r3, #0
   11c10:	bne	11c1c <__cxa_finalize@plt+0xf8d0>
   11c14:	mov	r0, #0
   11c18:	pop	{r4, pc}
   11c1c:	bl	11760 <__cxa_finalize@plt+0xf414>
   11c20:	cmp	r0, #0
   11c24:	poplt	{r4, pc}
   11c28:	ldr	r0, [r4, #288]	; 0x120
   11c2c:	mov	r2, #16
   11c30:	ldr	r1, [r4, #160]	; 0xa0
   11c34:	bl	2058 <gcry_md_write@plt>
   11c38:	ldr	r1, [r4, #160]	; 0xa0
   11c3c:	ldr	r0, [r4, #288]	; 0x120
   11c40:	mov	r2, #32
   11c44:	add	r1, r1, #24
   11c48:	bl	2058 <gcry_md_write@plt>
   11c4c:	ldr	r1, [r4, #160]	; 0xa0
   11c50:	ldr	r0, [r4, #288]	; 0x120
   11c54:	mov	r2, #24
   11c58:	add	r1, r1, #72	; 0x48
   11c5c:	bl	2058 <gcry_md_write@plt>
   11c60:	ldr	r1, [r4, #160]	; 0xa0
   11c64:	ldr	r0, [r4, #288]	; 0x120
   11c68:	mov	r2, #32
   11c6c:	add	r1, r1, #104	; 0x68
   11c70:	bl	2058 <gcry_md_write@plt>
   11c74:	mov	r0, #0
   11c78:	pop	{r4, pc}
   11c7c:	ldr	r0, [pc, #24]	; 11c9c <__cxa_finalize@plt+0xf950>
   11c80:	movw	r2, #295	; 0x127
   11c84:	ldr	r1, [pc, #20]	; 11ca0 <__cxa_finalize@plt+0xf954>
   11c88:	ldr	r3, [pc, #20]	; 11ca4 <__cxa_finalize@plt+0xf958>
   11c8c:	add	r0, pc, r0
   11c90:	add	r1, pc, r1
   11c94:	add	r3, pc, r3
   11c98:	bl	19c9c <__cxa_finalize@plt+0x17950>
   11c9c:	andeq	lr, r0, r0, lsr #16
   11ca0:	ldrdeq	sp, [r0], -ip
   11ca4:	andeq	sp, r0, r4, lsl r9
   11ca8:	ldr	r3, [pc, #1028]	; 120b4 <__cxa_finalize@plt+0xfd68>
   11cac:	ldr	r2, [pc, #1028]	; 120b8 <__cxa_finalize@plt+0xfd6c>
   11cb0:	add	r3, pc, r3
   11cb4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11cb8:	subs	r9, r0, #0
   11cbc:	ldr	r8, [r3, r2]
   11cc0:	sub	sp, sp, #252	; 0xfc
   11cc4:	mov	r4, #0
   11cc8:	str	r4, [sp, #76]	; 0x4c
   11ccc:	ldr	r3, [r8]
   11cd0:	str	r3, [sp, #244]	; 0xf4
   11cd4:	beq	12080 <__cxa_finalize@plt+0xfd34>
   11cd8:	ldrb	r0, [r9, #16]
   11cdc:	ubfx	r0, r0, #3, #1
   11ce0:	cmp	r0, #0
   11ce4:	bne	11d00 <__cxa_finalize@plt+0xf9b4>
   11ce8:	ldr	r2, [sp, #244]	; 0xf4
   11cec:	ldr	r3, [r8]
   11cf0:	cmp	r2, r3
   11cf4:	bne	11f74 <__cxa_finalize@plt+0xfc28>
   11cf8:	add	sp, sp, #252	; 0xfc
   11cfc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11d00:	add	fp, sp, #80	; 0x50
   11d04:	mov	r0, fp
   11d08:	bl	12aec <__cxa_finalize@plt+0x107a0>
   11d0c:	cmp	r0, #0
   11d10:	blt	11ce8 <__cxa_finalize@plt+0xf99c>
   11d14:	ldrb	r2, [sp, #87]	; 0x57
   11d18:	add	r0, sp, #76	; 0x4c
   11d1c:	ldrb	sl, [sp, #81]	; 0x51
   11d20:	mov	r1, #1
   11d24:	ldrb	r7, [sp, #82]	; 0x52
   11d28:	str	r2, [sp, #24]
   11d2c:	ldrb	r2, [sp, #88]	; 0x58
   11d30:	ldrb	r6, [sp, #83]	; 0x53
   11d34:	ldrb	r5, [sp, #84]	; 0x54
   11d38:	ldrb	lr, [sp, #85]	; 0x55
   11d3c:	ldrb	ip, [sp, #86]	; 0x56
   11d40:	str	r2, [sp, #28]
   11d44:	ldrb	r2, [sp, #95]	; 0x5f
   11d48:	str	sl, [sp]
   11d4c:	str	r7, [sp, #4]
   11d50:	ldrb	sl, [sp, #89]	; 0x59
   11d54:	ldrb	r7, [sp, #90]	; 0x5a
   11d58:	str	r6, [sp, #8]
   11d5c:	str	r5, [sp, #12]
   11d60:	ldrb	r6, [sp, #91]	; 0x5b
   11d64:	ldrb	r5, [sp, #92]	; 0x5c
   11d68:	str	lr, [sp, #16]
   11d6c:	str	ip, [sp, #20]
   11d70:	ldrb	lr, [sp, #93]	; 0x5d
   11d74:	ldrb	ip, [sp, #94]	; 0x5e
   11d78:	str	r2, [sp, #56]	; 0x38
   11d7c:	ldr	r2, [pc, #824]	; 120bc <__cxa_finalize@plt+0xfd70>
   11d80:	ldrb	r3, [sp, #80]	; 0x50
   11d84:	str	sl, [sp, #32]
   11d88:	add	r2, pc, r2
   11d8c:	str	r7, [sp, #36]	; 0x24
   11d90:	str	r6, [sp, #40]	; 0x28
   11d94:	str	r5, [sp, #44]	; 0x2c
   11d98:	str	lr, [sp, #48]	; 0x30
   11d9c:	str	ip, [sp, #52]	; 0x34
   11da0:	bl	1f74 <__asprintf_chk@plt>
   11da4:	cmp	r0, #0
   11da8:	blt	11f6c <__cxa_finalize@plt+0xfc20>
   11dac:	movw	r1, #258	; 0x102
   11db0:	ldr	r0, [sp, #76]	; 0x4c
   11db4:	movt	r1, #8
   11db8:	mov	r2, #384	; 0x180
   11dbc:	bl	2088 <open64@plt>
   11dc0:	subs	sl, r0, #0
   11dc4:	blt	11e0c <__cxa_finalize@plt+0xfac0>
   11dc8:	mov	r0, #3
   11dcc:	mov	r1, sl
   11dd0:	add	r2, sp, #128	; 0x80
   11dd4:	bl	1ecc <__fxstat64@plt>
   11dd8:	cmp	r0, #0
   11ddc:	blt	11e34 <__cxa_finalize@plt+0xfae8>
   11de0:	ldrd	r2, [sp, #176]	; 0xb0
   11de4:	cmp	r2, #88	; 0x58
   11de8:	sbcs	r1, r3, #0
   11dec:	mvnlt	r5, #60	; 0x3c
   11df0:	bge	11e40 <__cxa_finalize@plt+0xfaf4>
   11df4:	mov	r0, sl
   11df8:	bl	13248 <__cxa_finalize@plt+0x10efc>
   11dfc:	ldr	r0, [sp, #76]	; 0x4c
   11e00:	bl	1f20 <free@plt>
   11e04:	mov	r0, r5
   11e08:	b	11ce8 <__cxa_finalize@plt+0xf99c>
   11e0c:	bl	2334 <__errno_location@plt>
   11e10:	ldr	r5, [r0]
   11e14:	mov	r4, r0
   11e18:	cmp	r5, #2
   11e1c:	beq	11e2c <__cxa_finalize@plt+0xfae0>
   11e20:	bl	1a650 <__cxa_finalize@plt+0x18304>
   11e24:	cmp	r0, #2
   11e28:	bgt	11f1c <__cxa_finalize@plt+0xfbd0>
   11e2c:	rsb	r5, r5, #0
   11e30:	b	11df4 <__cxa_finalize@plt+0xfaa8>
   11e34:	bl	2334 <__errno_location@plt>
   11e38:	ldr	r5, [r0]
   11e3c:	b	11e2c <__cxa_finalize@plt+0xfae0>
   11e40:	bl	13074 <__cxa_finalize@plt+0x10d28>
   11e44:	mov	r2, #1
   11e48:	str	sl, [sp]
   11e4c:	mov	r5, #0
   11e50:	add	r3, r0, #87	; 0x57
   11e54:	rsb	r1, r0, #0
   11e58:	and	r1, r1, r3
   11e5c:	mov	r0, r4
   11e60:	mov	r3, r2
   11e64:	mov	r4, #0
   11e68:	strd	r4, [sp, #8]
   11e6c:	bl	2148 <mmap64@plt>
   11e70:	cmn	r0, #1
   11e74:	str	r0, [sp, #68]	; 0x44
   11e78:	beq	11e34 <__cxa_finalize@plt+0xfae8>
   11e7c:	ldr	r1, [pc, #572]	; 120c0 <__cxa_finalize@plt+0xfd74>
   11e80:	add	r3, sp, #236	; 0xec
   11e84:	mov	r2, #8
   11e88:	add	r1, pc, r1
   11e8c:	ldr	r0, [r1]
   11e90:	ldr	r1, [r1, #4]
   11e94:	stmia	r3!, {r0, r1}
   11e98:	add	r1, sp, #236	; 0xec
   11e9c:	ldr	r0, [sp, #68]	; 0x44
   11ea0:	bl	1d7c <memcmp@plt>
   11ea4:	ldr	r2, [sp, #68]	; 0x44
   11ea8:	cmp	r0, #0
   11eac:	bne	11f5c <__cxa_finalize@plt+0xfc10>
   11eb0:	ldr	r3, [r2, #12]
   11eb4:	cmp	r3, #0
   11eb8:	mvnne	r5, #92	; 0x5c
   11ebc:	bne	11f00 <__cxa_finalize@plt+0xfbb4>
   11ec0:	ldr	r4, [r2, #48]	; 0x30
   11ec4:	ldr	r5, [r2, #52]	; 0x34
   11ec8:	cmp	r5, #0
   11ecc:	cmpeq	r4, #87	; 0x57
   11ed0:	bls	11efc <__cxa_finalize@plt+0xfbb0>
   11ed4:	ldr	r3, [sp, #68]	; 0x44
   11ed8:	ldrh	r0, [r3, #72]	; 0x48
   11edc:	bl	126ec <__cxa_finalize@plt+0x103a0>
   11ee0:	ldr	r1, [sp, #68]	; 0x44
   11ee4:	ldr	r6, [r1, #80]	; 0x50
   11ee8:	ldr	r7, [r1, #84]	; 0x54
   11eec:	mov	r1, #0
   11ef0:	cmp	r7, r1
   11ef4:	cmpeq	r6, r0
   11ef8:	beq	11f78 <__cxa_finalize@plt+0xfc2c>
   11efc:	mvn	r5, #73	; 0x49
   11f00:	bl	13074 <__cxa_finalize@plt+0x10d28>
   11f04:	add	r3, r0, #87	; 0x57
   11f08:	rsb	r1, r0, #0
   11f0c:	and	r1, r1, r3
   11f10:	ldr	r0, [sp, #68]	; 0x44
   11f14:	bl	2250 <munmap@plt>
   11f18:	b	11df4 <__cxa_finalize@plt+0xfaa8>
   11f1c:	ldr	r2, [sp, #76]	; 0x4c
   11f20:	mov	r1, r5
   11f24:	ldr	lr, [pc, #408]	; 120c4 <__cxa_finalize@plt+0xfd78>
   11f28:	mov	r0, #3
   11f2c:	ldr	ip, [pc, #404]	; 120c8 <__cxa_finalize@plt+0xfd7c>
   11f30:	movw	r3, #342	; 0x156
   11f34:	str	r2, [sp, #8]
   11f38:	add	lr, pc, lr
   11f3c:	ldr	r2, [pc, #392]	; 120cc <__cxa_finalize@plt+0xfd80>
   11f40:	add	ip, pc, ip
   11f44:	str	lr, [sp]
   11f48:	str	ip, [sp, #4]
   11f4c:	add	r2, pc, r2
   11f50:	bl	19ed0 <__cxa_finalize@plt+0x17b84>
   11f54:	ldr	r5, [r4]
   11f58:	b	11e2c <__cxa_finalize@plt+0xfae0>
   11f5c:	cmp	r2, #0
   11f60:	mvn	r5, #73	; 0x49
   11f64:	bne	11f00 <__cxa_finalize@plt+0xfbb4>
   11f68:	b	11df4 <__cxa_finalize@plt+0xfaa8>
   11f6c:	mvn	r0, #11
   11f70:	b	11ce8 <__cxa_finalize@plt+0xf99c>
   11f74:	bl	2154 <__stack_chk_fail@plt>
   11f78:	add	r4, r6, r4
   11f7c:	ldrd	r2, [sp, #176]	; 0xb0
   11f80:	mov	r1, #0
   11f84:	str	r4, [r9, #300]	; 0x12c
   11f88:	mov	r0, r4
   11f8c:	cmp	r3, r1
   11f90:	cmpeq	r2, r0
   11f94:	mvncc	r5, #60	; 0x3c
   11f98:	bcc	11f00 <__cxa_finalize@plt+0xfbb4>
   11f9c:	ldm	fp, {r0, r1, r2, r3}
   11fa0:	add	lr, sp, #96	; 0x60
   11fa4:	ldr	r5, [sp, #68]	; 0x44
   11fa8:	add	ip, sp, #112	; 0x70
   11fac:	stm	lr, {r0, r1, r2, r3}
   11fb0:	ldr	r0, [r5, #16]!
   11fb4:	ldr	r1, [r5, #4]
   11fb8:	ldr	r2, [r5, #8]
   11fbc:	ldr	r3, [r5, #12]
   11fc0:	stmia	ip!, {r0, r1, r2, r3}
   11fc4:	mov	r0, lr
   11fc8:	add	r1, sp, #112	; 0x70
   11fcc:	mov	r2, #16
   11fd0:	bl	1d7c <memcmp@plt>
   11fd4:	subs	r5, r0, #0
   11fd8:	mvnne	r5, #111	; 0x6f
   11fdc:	bne	11f00 <__cxa_finalize@plt+0xfbb4>
   11fe0:	ldr	r1, [sp, #68]	; 0x44
   11fe4:	ldr	r2, [r1, #56]	; 0x38
   11fe8:	ldr	r3, [r1, #60]	; 0x3c
   11fec:	orrs	r1, r2, r3
   11ff0:	beq	11efc <__cxa_finalize@plt+0xfbb0>
   11ff4:	ldr	r1, [sp, #68]	; 0x44
   11ff8:	ldr	r2, [r1, #64]	; 0x40
   11ffc:	ldr	r3, [r1, #68]	; 0x44
   12000:	orrs	r1, r2, r3
   12004:	beq	11efc <__cxa_finalize@plt+0xfbb0>
   12008:	bl	13074 <__cxa_finalize@plt+0x10d28>
   1200c:	sub	r4, r4, #1
   12010:	mov	r2, #0
   12014:	mov	r3, #0
   12018:	str	sl, [sp]
   1201c:	strd	r2, [sp, #8]
   12020:	mov	r2, #3
   12024:	mov	r3, #1
   12028:	rsb	r1, r0, #0
   1202c:	add	r0, r4, r0
   12030:	and	r1, r1, r0
   12034:	mov	r0, r5
   12038:	bl	2148 <mmap64@plt>
   1203c:	cmn	r0, #1
   12040:	str	r0, [r9, #296]	; 0x128
   12044:	beq	120a0 <__cxa_finalize@plt+0xfd54>
   12048:	ldr	r2, [r0, #56]	; 0x38
   1204c:	ldr	r3, [r0, #60]	; 0x3c
   12050:	str	r2, [r9, #304]	; 0x130
   12054:	str	r3, [r9, #308]	; 0x134
   12058:	ldr	r3, [r0, #68]	; 0x44
   1205c:	ldr	r2, [r0, #64]	; 0x40
   12060:	str	r3, [r9, #316]	; 0x13c
   12064:	str	r2, [r9, #312]	; 0x138
   12068:	ldr	r3, [r0, #48]	; 0x30
   1206c:	add	r3, r0, r3
   12070:	str	r3, [r9, #320]	; 0x140
   12074:	ldr	r3, [r0, #80]	; 0x50
   12078:	str	r3, [r9, #324]	; 0x144
   1207c:	b	11f00 <__cxa_finalize@plt+0xfbb4>
   12080:	ldr	r0, [pc, #72]	; 120d0 <__cxa_finalize@plt+0xfd84>
   12084:	movw	r2, #326	; 0x146
   12088:	ldr	r1, [pc, #68]	; 120d4 <__cxa_finalize@plt+0xfd88>
   1208c:	ldr	r3, [pc, #68]	; 120d8 <__cxa_finalize@plt+0xfd8c>
   12090:	add	r0, pc, r0
   12094:	add	r1, pc, r1
   12098:	add	r3, pc, r3
   1209c:	bl	19c9c <__cxa_finalize@plt+0x17950>
   120a0:	str	r5, [r9, #296]	; 0x128
   120a4:	bl	2334 <__errno_location@plt>
   120a8:	ldr	r5, [r0]
   120ac:	rsb	r5, r5, #0
   120b0:	b	11f00 <__cxa_finalize@plt+0xfbb4>
   120b4:	ldrdeq	r2, [r2], -r4
   120b8:	andeq	r0, r0, ip, asr #4
   120bc:	muleq	r0, r8, r7
   120c0:	andeq	sp, r0, ip, lsr r5
   120c4:	andeq	sp, r0, ip, asr #9
   120c8:	andeq	sl, r0, r0, lsr #17
   120cc:	andeq	sp, r0, r0, lsr #10
   120d0:	andeq	lr, r0, ip, lsl r4
   120d4:	ldrdeq	sp, [r0], -r8
   120d8:	andeq	sp, r0, r0, lsr r5
   120dc:	push	{r3, r4, r5, lr}
   120e0:	mov	r4, r0
   120e4:	ldrb	r3, [r0, #16]
   120e8:	ubfx	r3, r3, #3, #1
   120ec:	cmp	r3, #0
   120f0:	bne	120fc <__cxa_finalize@plt+0xfdb0>
   120f4:	mov	r0, r3
   120f8:	pop	{r3, r4, r5, pc}
   120fc:	mov	r0, #39	; 0x27
   12100:	bl	2034 <gcry_control@plt>
   12104:	subs	r5, r0, #0
   12108:	beq	1212c <__cxa_finalize@plt+0xfde0>
   1210c:	add	r0, r4, #288	; 0x120
   12110:	mov	r1, #8
   12114:	mov	r2, #2
   12118:	bl	2340 <gcry_md_open@plt>
   1211c:	cmp	r0, #0
   12120:	moveq	r0, #0
   12124:	mvnne	r0, #94	; 0x5e
   12128:	pop	{r3, r4, r5, pc}
   1212c:	ldr	r0, [pc, #60]	; 12170 <__cxa_finalize@plt+0xfe24>
   12130:	add	r0, pc, r0
   12134:	bl	1db8 <gcry_check_version@plt>
   12138:	cmp	r0, #0
   1213c:	beq	12150 <__cxa_finalize@plt+0xfe04>
   12140:	mov	r1, r5
   12144:	mov	r0, #38	; 0x26
   12148:	bl	2034 <gcry_control@plt>
   1214c:	b	1210c <__cxa_finalize@plt+0xfdc0>
   12150:	ldr	r0, [pc, #28]	; 12174 <__cxa_finalize@plt+0xfe28>
   12154:	movw	r2, #434	; 0x1b2
   12158:	ldr	r1, [pc, #24]	; 12178 <__cxa_finalize@plt+0xfe2c>
   1215c:	ldr	r3, [pc, #24]	; 1217c <__cxa_finalize@plt+0xfe30>
   12160:	add	r0, pc, r0
   12164:	add	r1, pc, r1
   12168:	add	r3, pc, r3
   1216c:	bl	19c9c <__cxa_finalize@plt+0x17950>
   12170:	andeq	sp, r0, r8, asr #8
   12174:	strdeq	pc, [r0], -r4
   12178:	andeq	sp, r0, r8, lsl #6
   1217c:	andeq	sp, r0, r8, ror r4
   12180:	push	{r4, lr}
   12184:	mov	r4, r0
   12188:	ldrb	r0, [r0, #16]
   1218c:	sub	sp, sp, #8
   12190:	ubfx	r0, r0, #3, #1
   12194:	cmp	r0, #0
   12198:	beq	1223c <__cxa_finalize@plt+0xfef0>
   1219c:	bl	1a650 <__cxa_finalize@plt+0x18304>
   121a0:	cmp	r0, #6
   121a4:	bgt	12244 <__cxa_finalize@plt+0xfef8>
   121a8:	mov	r0, r4
   121ac:	bl	11bf8 <__cxa_finalize@plt+0xf8ac>
   121b0:	cmp	r0, #0
   121b4:	blt	1223c <__cxa_finalize@plt+0xfef0>
   121b8:	ldr	r1, [r4, #160]	; 0xa0
   121bc:	ldr	r2, [r1, #120]	; 0x78
   121c0:	ldr	r3, [r1, #124]	; 0x7c
   121c4:	cmp	r3, #0
   121c8:	cmpeq	r2, #15
   121cc:	bls	12288 <__cxa_finalize@plt+0xff3c>
   121d0:	subs	r2, r2, #16
   121d4:	mov	r0, r4
   121d8:	sbc	r3, r3, #0
   121dc:	mov	r1, #5
   121e0:	strd	r2, [sp]
   121e4:	mov	r2, #0
   121e8:	bl	11830 <__cxa_finalize@plt+0xf4e4>
   121ec:	cmp	r0, #0
   121f0:	blt	1223c <__cxa_finalize@plt+0xfef0>
   121f4:	ldr	r1, [r4, #160]	; 0xa0
   121f8:	ldr	r2, [r1, #104]	; 0x68
   121fc:	ldr	r3, [r1, #108]	; 0x6c
   12200:	cmp	r3, #0
   12204:	cmpeq	r2, #15
   12208:	bls	12288 <__cxa_finalize@plt+0xff3c>
   1220c:	subs	r2, r2, #16
   12210:	mov	r0, r4
   12214:	sbc	r3, r3, #0
   12218:	mov	r1, #4
   1221c:	strd	r2, [sp]
   12220:	mov	r2, #0
   12224:	bl	11830 <__cxa_finalize@plt+0xf4e4>
   12228:	cmp	r0, #0
   1222c:	blt	1223c <__cxa_finalize@plt+0xfef0>
   12230:	mov	r0, r4
   12234:	bl	119e4 <__cxa_finalize@plt+0xf698>
   12238:	and	r0, r0, r0, asr #31
   1223c:	add	sp, sp, #8
   12240:	pop	{r4, pc}
   12244:	ldr	lr, [pc, #68]	; 12290 <__cxa_finalize@plt+0xff44>
   12248:	mov	r1, #0
   1224c:	ldr	ip, [pc, #64]	; 12294 <__cxa_finalize@plt+0xff48>
   12250:	movw	r3, #461	; 0x1cd
   12254:	ldr	r2, [pc, #60]	; 12298 <__cxa_finalize@plt+0xff4c>
   12258:	add	lr, pc, lr
   1225c:	add	ip, pc, ip
   12260:	str	lr, [sp]
   12264:	add	r2, pc, r2
   12268:	str	ip, [sp, #4]
   1226c:	mov	r0, #7
   12270:	bl	19ed0 <__cxa_finalize@plt+0x17b84>
   12274:	mov	r0, r4
   12278:	bl	11bf8 <__cxa_finalize@plt+0xf8ac>
   1227c:	cmp	r0, #0
   12280:	bge	121b8 <__cxa_finalize@plt+0xfe6c>
   12284:	b	1223c <__cxa_finalize@plt+0xfef0>
   12288:	mvn	r0, #21
   1228c:	b	1223c <__cxa_finalize@plt+0xfef0>
   12290:	andeq	sp, r0, ip, lsl #3
   12294:	andeq	sp, r0, r4, lsr #6
   12298:	andeq	sp, r0, r8, lsl #4
   1229c:	ldr	ip, [pc, #784]	; 125b4 <__cxa_finalize@plt+0x10268>
   122a0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   122a4:	add	ip, pc, ip
   122a8:	ldr	lr, [pc, #776]	; 125b8 <__cxa_finalize@plt+0x1026c>
   122ac:	mov	r9, r3
   122b0:	sub	sp, sp, #28
   122b4:	mov	r7, r0
   122b8:	mov	r0, #8
   122bc:	mov	r4, r2
   122c0:	ldr	lr, [ip, lr]
   122c4:	mov	r6, r1
   122c8:	ldr	r5, [sp, #64]	; 0x40
   122cc:	ldr	r3, [lr]
   122d0:	str	lr, [sp, #4]
   122d4:	str	r3, [sp, #20]
   122d8:	bl	21b4 <gcry_md_get_algo_dlen@plt>
   122dc:	mov	r1, #8
   122e0:	mov	r2, #0
   122e4:	mov	r8, r0
   122e8:	add	r0, sp, #12
   122ec:	bl	2340 <gcry_md_open@plt>
   122f0:	mov	r1, r4
   122f4:	mov	r2, r9
   122f8:	ldr	r0, [sp, #12]
   122fc:	bl	2058 <gcry_md_write@plt>
   12300:	ldr	r4, [sp, #12]
   12304:	ldr	r3, [r4, #4]
   12308:	ldr	r2, [r4, #8]
   1230c:	cmp	r3, r2
   12310:	movne	fp, r4
   12314:	beq	12540 <__cxa_finalize@plt+0x101f4>
   12318:	add	r2, r4, r3
   1231c:	lsr	r1, r5, #24
   12320:	add	r3, r3, #1
   12324:	str	r3, [r4, #4]
   12328:	strb	r1, [r2, #12]
   1232c:	ldr	r3, [fp, #4]
   12330:	ldr	r2, [fp, #8]
   12334:	cmp	r3, r2
   12338:	movne	r9, fp
   1233c:	beq	1255c <__cxa_finalize@plt+0x10210>
   12340:	add	r2, fp, r3
   12344:	lsr	r1, r5, #16
   12348:	add	r3, r3, #1
   1234c:	str	r3, [fp, #4]
   12350:	strb	r1, [r2, #12]
   12354:	ldr	r3, [r9, #4]
   12358:	ldr	r2, [r9, #8]
   1235c:	cmp	r3, r2
   12360:	movne	r4, r9
   12364:	beq	12578 <__cxa_finalize@plt+0x1022c>
   12368:	add	r2, r9, r3
   1236c:	lsr	r1, r5, #8
   12370:	add	r3, r3, #1
   12374:	str	r3, [r9, #4]
   12378:	strb	r1, [r2, #12]
   1237c:	ldr	r3, [r4, #4]
   12380:	ldr	r2, [r4, #8]
   12384:	cmp	r3, r2
   12388:	movne	r1, r4
   1238c:	beq	12594 <__cxa_finalize@plt+0x10248>
   12390:	add	r2, r4, r3
   12394:	cmp	r6, #0
   12398:	add	r3, r3, #1
   1239c:	str	r3, [r4, #4]
   123a0:	strb	r5, [r2, #12]
   123a4:	beq	1251c <__cxa_finalize@plt+0x101d0>
   123a8:	add	r9, sp, #16
   123ac:	mov	fp, #0
   123b0:	b	12490 <__cxa_finalize@plt+0x10144>
   123b4:	add	r1, r4, r2
   123b8:	add	r0, r2, #1
   123bc:	lsr	r2, fp, #24
   123c0:	str	r0, [r4, #4]
   123c4:	strb	r2, [r1, #12]
   123c8:	ldr	r2, [sl, #4]
   123cc:	ldr	r1, [sl, #8]
   123d0:	cmp	r2, r1
   123d4:	movne	r5, sl
   123d8:	beq	12500 <__cxa_finalize@plt+0x101b4>
   123dc:	add	r1, sl, r2
   123e0:	lsr	r0, fp, #16
   123e4:	add	r2, r2, #1
   123e8:	str	r2, [sl, #4]
   123ec:	strb	r0, [r1, #12]
   123f0:	ldr	r3, [r5, #4]
   123f4:	ldr	r2, [r5, #8]
   123f8:	cmp	r3, r2
   123fc:	movne	r4, r5
   12400:	beq	124e4 <__cxa_finalize@plt+0x10198>
   12404:	add	r2, r5, r3
   12408:	add	r1, r3, #1
   1240c:	lsr	r3, fp, #8
   12410:	str	r1, [r5, #4]
   12414:	strb	r3, [r2, #12]
   12418:	ldr	r3, [r4, #4]
   1241c:	ldr	r2, [r4, #8]
   12420:	cmp	r3, r2
   12424:	movne	r0, r4
   12428:	beq	124c8 <__cxa_finalize@plt+0x1017c>
   1242c:	add	ip, r4, r3
   12430:	mov	r2, #0
   12434:	add	r1, r3, #1
   12438:	mov	r3, r2
   1243c:	str	r1, [r4, #4]
   12440:	mov	r1, #5
   12444:	strb	fp, [ip, #12]
   12448:	cmp	r6, r8
   1244c:	movcc	r4, r6
   12450:	movcs	r4, r8
   12454:	bl	1fa4 <gcry_md_ctl@plt>
   12458:	mov	r1, #8
   1245c:	ldr	r0, [sp, #16]
   12460:	add	fp, fp, #1
   12464:	bl	2304 <gcry_md_read@plt>
   12468:	mov	r2, r4
   1246c:	mov	r1, r0
   12470:	mov	r0, r7
   12474:	bl	201c <memcpy@plt>
   12478:	ldr	r0, [sp, #16]
   1247c:	bl	2124 <gcry_md_close@plt>
   12480:	subs	r6, r6, r4
   12484:	ldr	r1, [sp, #12]
   12488:	add	r7, r7, r4
   1248c:	beq	1251c <__cxa_finalize@plt+0x101d0>
   12490:	mov	r0, r9
   12494:	bl	21d8 <gcry_md_copy@plt>
   12498:	ldr	r4, [sp, #16]
   1249c:	ldmib	r4, {r2, r3}
   124a0:	cmp	r2, r3
   124a4:	movne	sl, r4
   124a8:	bne	123b4 <__cxa_finalize@plt+0x10068>
   124ac:	mov	r1, #0
   124b0:	mov	r0, r4
   124b4:	mov	r2, r1
   124b8:	bl	2058 <gcry_md_write@plt>
   124bc:	ldr	r2, [r4, #4]
   124c0:	ldr	sl, [sp, #16]
   124c4:	b	123b4 <__cxa_finalize@plt+0x10068>
   124c8:	mov	r1, #0
   124cc:	mov	r0, r4
   124d0:	mov	r2, r1
   124d4:	bl	2058 <gcry_md_write@plt>
   124d8:	ldr	r3, [r4, #4]
   124dc:	ldr	r0, [sp, #16]
   124e0:	b	1242c <__cxa_finalize@plt+0x100e0>
   124e4:	mov	r1, #0
   124e8:	mov	r0, r5
   124ec:	mov	r2, r1
   124f0:	bl	2058 <gcry_md_write@plt>
   124f4:	ldr	r3, [r5, #4]
   124f8:	ldr	r4, [sp, #16]
   124fc:	b	12404 <__cxa_finalize@plt+0x100b8>
   12500:	mov	r1, #0
   12504:	mov	r0, sl
   12508:	mov	r2, r1
   1250c:	bl	2058 <gcry_md_write@plt>
   12510:	ldr	r2, [sl, #4]
   12514:	ldr	r5, [sp, #16]
   12518:	b	123dc <__cxa_finalize@plt+0x10090>
   1251c:	mov	r0, r1
   12520:	bl	2124 <gcry_md_close@plt>
   12524:	ldr	r1, [sp, #4]
   12528:	ldr	r2, [sp, #20]
   1252c:	ldr	r3, [r1]
   12530:	cmp	r2, r3
   12534:	bne	125b0 <__cxa_finalize@plt+0x10264>
   12538:	add	sp, sp, #28
   1253c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12540:	mov	r1, #0
   12544:	mov	r0, r4
   12548:	mov	r2, r1
   1254c:	bl	2058 <gcry_md_write@plt>
   12550:	ldr	r3, [r4, #4]
   12554:	ldr	fp, [sp, #12]
   12558:	b	12318 <__cxa_finalize@plt+0xffcc>
   1255c:	mov	r1, #0
   12560:	mov	r0, fp
   12564:	mov	r2, r1
   12568:	bl	2058 <gcry_md_write@plt>
   1256c:	ldr	r3, [fp, #4]
   12570:	ldr	r9, [sp, #12]
   12574:	b	12340 <__cxa_finalize@plt+0xfff4>
   12578:	mov	r1, #0
   1257c:	mov	r0, r9
   12580:	mov	r2, r1
   12584:	bl	2058 <gcry_md_write@plt>
   12588:	ldr	r3, [r9, #4]
   1258c:	ldr	r4, [sp, #12]
   12590:	b	12368 <__cxa_finalize@plt+0x1001c>
   12594:	mov	r1, #0
   12598:	mov	r0, r4
   1259c:	mov	r2, r1
   125a0:	bl	2058 <gcry_md_write@plt>
   125a4:	ldr	r3, [r4, #4]
   125a8:	ldr	r1, [sp, #12]
   125ac:	b	12390 <__cxa_finalize@plt+0x10044>
   125b0:	bl	2154 <__stack_chk_fail@plt>
   125b4:	andeq	r1, r2, r0, ror #21
   125b8:	andeq	r0, r0, ip, asr #4
   125bc:	push	{r4, lr}
   125c0:	mov	r0, #39	; 0x27
   125c4:	bl	2034 <gcry_control@plt>
   125c8:	subs	r4, r0, #0
   125cc:	popne	{r4, pc}
   125d0:	ldr	r0, [pc, #68]	; 1261c <__cxa_finalize@plt+0x102d0>
   125d4:	add	r0, pc, r0
   125d8:	bl	1db8 <gcry_check_version@plt>
   125dc:	cmp	r0, #0
   125e0:	beq	125fc <__cxa_finalize@plt+0x102b0>
   125e4:	mov	r0, #37	; 0x25
   125e8:	bl	2034 <gcry_control@plt>
   125ec:	mov	r1, r4
   125f0:	mov	r0, #38	; 0x26
   125f4:	pop	{r4, lr}
   125f8:	b	2034 <gcry_control@plt>
   125fc:	ldr	r0, [pc, #28]	; 12620 <__cxa_finalize@plt+0x102d4>
   12600:	mov	r2, #218	; 0xda
   12604:	ldr	r1, [pc, #24]	; 12624 <__cxa_finalize@plt+0x102d8>
   12608:	ldr	r3, [pc, #24]	; 12628 <__cxa_finalize@plt+0x102dc>
   1260c:	add	r0, pc, r0
   12610:	add	r1, pc, r1
   12614:	add	r3, pc, r3
   12618:	bl	19c9c <__cxa_finalize@plt+0x17950>
   1261c:	andeq	ip, r0, r4, lsr #31
   12620:	andeq	lr, r0, r8, asr #28
   12624:	andeq	sp, r0, ip, lsl r0
   12628:	andeq	ip, r0, r4, ror #31
   1262c:	push	{r4, r5, r6, r7, r8, r9, sl, fp}
   12630:	sub	sp, sp, #16
   12634:	ldrb	r6, [r0, #1]
   12638:	mov	r2, #0
   1263c:	ldrb	r4, [r0]
   12640:	orr	r8, r2, r2
   12644:	ldrb	sl, [r0, #2]
   12648:	mov	r7, #0
   1264c:	lsl	r5, r6, #16
   12650:	ldrb	r6, [r0, #7]
   12654:	lsl	r3, r4, #24
   12658:	orr	r9, r3, r5
   1265c:	strd	r8, [sp]
   12660:	strd	r6, [sp, #8]
   12664:	lsl	r9, sl, #8
   12668:	ldrd	r4, [sp, #8]
   1266c:	ldrd	sl, [sp]
   12670:	ldrb	r7, [r0, #3]
   12674:	orr	sl, sl, r4
   12678:	orr	fp, fp, r5
   1267c:	strd	sl, [sp]
   12680:	ldrd	r4, [sp]
   12684:	ldrb	sl, [r0, #4]
   12688:	orr	r4, r4, r2
   1268c:	orr	r5, r5, r9
   12690:	strd	r4, [sp]
   12694:	ldrd	r8, [sp]
   12698:	lsr	r5, sl, #8
   1269c:	lsl	r4, sl, #24
   126a0:	ldrb	sl, [r0, #5]
   126a4:	orr	r8, r8, r2
   126a8:	orr	r9, r9, r7
   126ac:	strd	r8, [sp]
   126b0:	ldrb	r6, [r0, #6]
   126b4:	lsr	r9, sl, #16
   126b8:	ldrd	r0, [sp]
   126bc:	lsl	r8, sl, #16
   126c0:	orr	r4, r4, r0
   126c4:	orr	r5, r5, r1
   126c8:	orr	r4, r4, r8
   126cc:	lsr	r1, r6, #24
   126d0:	orr	r5, r5, r9
   126d4:	lsl	r0, r6, #8
   126d8:	orr	r0, r0, r4
   126dc:	orr	r1, r1, r5
   126e0:	add	sp, sp, #16
   126e4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp}
   126e8:	bx	lr
   126ec:	tst	r0, #15
   126f0:	push	{r3, lr}
   126f4:	bne	12714 <__cxa_finalize@plt+0x103c8>
   126f8:	sub	r2, r0, #16
   126fc:	movw	r3, #16368	; 0x3ff0
   12700:	cmp	r2, r3
   12704:	bhi	12714 <__cxa_finalize@plt+0x103c8>
   12708:	ubfx	r0, r0, #2, #29
   1270c:	add	r0, r0, #10
   12710:	pop	{r3, pc}
   12714:	ldr	r0, [pc, #24]	; 12734 <__cxa_finalize@plt+0x103e8>
   12718:	mov	r2, #239	; 0xef
   1271c:	ldr	r1, [pc, #20]	; 12738 <__cxa_finalize@plt+0x103ec>
   12720:	ldr	r3, [pc, #20]	; 1273c <__cxa_finalize@plt+0x103f0>
   12724:	add	r0, pc, r0
   12728:	add	r1, pc, r1
   1272c:	add	r3, pc, r3
   12730:	bl	19c9c <__cxa_finalize@plt+0x17950>
   12734:	muleq	r0, r8, pc	; <UNPREDICTABLE>
   12738:	andeq	ip, r0, r4, lsl #30
   1273c:	strdeq	ip, [r0], -r8
   12740:	ldrb	r1, [r0]
   12744:	movw	r3, #16380	; 0x3ffc
   12748:	ldrb	r2, [r0, #1]
   1274c:	orr	r2, r2, r1, lsl #8
   12750:	add	r2, r2, #1
   12754:	lsl	r2, r2, #2
   12758:	and	r3, r2, r3
   1275c:	add	r3, r3, #2
   12760:	add	r0, r0, r3
   12764:	b	1262c <__cxa_finalize@plt+0x102e0>
   12768:	push	{r4, r5, r6, r7, lr}
   1276c:	mov	r4, r0
   12770:	sub	sp, sp, #12
   12774:	mov	r7, r1
   12778:	mov	r6, r2
   1277c:	mov	r5, r3
   12780:	bl	125bc <__cxa_finalize@plt+0x10270>
   12784:	ldrb	r2, [r4]
   12788:	ldrb	r3, [r4, #1]
   1278c:	movw	ip, #16380	; 0x3ffc
   12790:	mov	r0, r7
   12794:	mov	r1, r6
   12798:	orr	r3, r3, r2, lsl #8
   1279c:	str	r5, [sp]
   127a0:	add	r3, r3, #1
   127a4:	add	r2, r4, #2
   127a8:	lsl	r3, r3, #2
   127ac:	and	ip, r3, ip
   127b0:	add	r3, ip, #8
   127b4:	bl	1229c <__cxa_finalize@plt+0xff50>
   127b8:	add	sp, sp, #12
   127bc:	pop	{r4, r5, r6, r7, pc}
   127c0:	ldr	r3, [pc, #148]	; 1285c <__cxa_finalize@plt+0x10510>
   127c4:	cmp	r0, #0
   127c8:	ldr	r2, [pc, #144]	; 12860 <__cxa_finalize@plt+0x10514>
   127cc:	add	r3, pc, r3
   127d0:	push	{r4, lr}
   127d4:	sub	sp, sp, #96	; 0x60
   127d8:	ldr	r4, [r3, r2]
   127dc:	ldr	r3, [r4]
   127e0:	str	r3, [sp, #92]	; 0x5c
   127e4:	blt	1283c <__cxa_finalize@plt+0x104f0>
   127e8:	mov	r1, sp
   127ec:	bl	2004 <fstatfs64@plt>
   127f0:	cmp	r0, #0
   127f4:	blt	12828 <__cxa_finalize@plt+0x104dc>
   127f8:	ldr	r0, [sp]
   127fc:	movw	r3, #26686	; 0x683e
   12800:	movt	r3, #37155	; 0x9123
   12804:	subs	r3, r0, r3
   12808:	rsbs	r0, r3, #0
   1280c:	adcs	r0, r0, r3
   12810:	ldr	r2, [sp, #92]	; 0x5c
   12814:	ldr	r3, [r4]
   12818:	cmp	r2, r3
   1281c:	bne	12838 <__cxa_finalize@plt+0x104ec>
   12820:	add	sp, sp, #96	; 0x60
   12824:	pop	{r4, pc}
   12828:	bl	2334 <__errno_location@plt>
   1282c:	ldr	r0, [r0]
   12830:	rsb	r0, r0, #0
   12834:	b	12810 <__cxa_finalize@plt+0x104c4>
   12838:	bl	2154 <__stack_chk_fail@plt>
   1283c:	ldr	r0, [pc, #32]	; 12864 <__cxa_finalize@plt+0x10518>
   12840:	mov	r2, #89	; 0x59
   12844:	ldr	r1, [pc, #28]	; 12868 <__cxa_finalize@plt+0x1051c>
   12848:	ldr	r3, [pc, #28]	; 1286c <__cxa_finalize@plt+0x10520>
   1284c:	add	r0, pc, r0
   12850:	add	r1, pc, r1
   12854:	add	r3, pc, r3
   12858:	bl	19c9c <__cxa_finalize@plt+0x17950>
   1285c:			; <UNDEFINED> instruction: 0x000215b8
   12860:	andeq	r0, r0, ip, asr #4
   12864:	muleq	r0, r8, sl
   12868:	strdeq	ip, [r0], -r0
   1286c:	andeq	ip, r0, ip, asr #30
   12870:	cmp	r0, #0
   12874:	push	{r3, lr}
   12878:	blt	128ac <__cxa_finalize@plt+0x10560>
   1287c:	movw	r1, #37890	; 0x9402
   12880:	mov	r2, #0
   12884:	movt	r1, #20480	; 0x5000
   12888:	bl	1fb0 <ioctl@plt>
   1288c:	cmp	r0, #0
   12890:	blt	1289c <__cxa_finalize@plt+0x10550>
   12894:	mov	r0, #0
   12898:	pop	{r3, pc}
   1289c:	bl	2334 <__errno_location@plt>
   128a0:	ldr	r0, [r0]
   128a4:	rsb	r0, r0, #0
   128a8:	pop	{r3, pc}
   128ac:	ldr	r0, [pc, #24]	; 128cc <__cxa_finalize@plt+0x10580>
   128b0:	movw	r2, #642	; 0x282
   128b4:	ldr	r1, [pc, #20]	; 128d0 <__cxa_finalize@plt+0x10584>
   128b8:	ldr	r3, [pc, #20]	; 128d4 <__cxa_finalize@plt+0x10588>
   128bc:	add	r0, pc, r0
   128c0:	add	r1, pc, r1
   128c4:	add	r3, pc, r3
   128c8:	bl	19c9c <__cxa_finalize@plt+0x17950>
   128cc:	andeq	sl, r0, r8, lsr #20
   128d0:	andeq	ip, r0, r0, lsl #29
   128d4:	andeq	ip, r0, ip, asr #29
   128d8:	push	{r4, r5, r6, r7, r8, lr}
   128dc:	sub	sp, sp, #16
   128e0:	add	ip, sp, #16
   128e4:	ldr	r8, [sp, #40]	; 0x28
   128e8:	stmdb	ip, {r0, r1, r2, r3}
   128ec:	cmp	r8, #0
   128f0:	subne	r5, sp, #1
   128f4:	addne	r7, sp, #15
   128f8:	movne	r4, r8
   128fc:	beq	1293c <__cxa_finalize@plt+0x105f0>
   12900:	ldrb	r6, [r5, #1]!
   12904:	add	r4, r4, #2
   12908:	lsr	r0, r6, #4
   1290c:	bl	13a00 <__cxa_finalize@plt+0x116b4>
   12910:	strb	r0, [r4, #-2]
   12914:	and	r0, r6, #15
   12918:	bl	13a00 <__cxa_finalize@plt+0x116b4>
   1291c:	cmp	r5, r7
   12920:	strb	r0, [r4, #-1]
   12924:	bne	12900 <__cxa_finalize@plt+0x105b4>
   12928:	mov	r3, #0
   1292c:	strb	r3, [r8, #32]
   12930:	mov	r0, r8
   12934:	add	sp, sp, #16
   12938:	pop	{r4, r5, r6, r7, r8, pc}
   1293c:	ldr	r0, [pc, #28]	; 12960 <__cxa_finalize@plt+0x10614>
   12940:	mov	r2, #33	; 0x21
   12944:	ldr	r1, [pc, #24]	; 12964 <__cxa_finalize@plt+0x10618>
   12948:	ldr	r3, [pc, #24]	; 12968 <__cxa_finalize@plt+0x1061c>
   1294c:	add	r0, pc, r0
   12950:	add	r1, pc, r1
   12954:	add	r3, pc, r3
   12958:	bl	19f8c <__cxa_finalize@plt+0x17c40>
   1295c:	b	12930 <__cxa_finalize@plt+0x105e4>
   12960:	andeq	sp, r0, r0, ror lr
   12964:	andeq	ip, r0, r0, lsr #29
   12968:	andeq	ip, r0, r8, lsl #29
   1296c:	ldr	r3, [pc, #344]	; 12acc <__cxa_finalize@plt+0x10780>
   12970:	ldr	r2, [pc, #344]	; 12ad0 <__cxa_finalize@plt+0x10784>
   12974:	add	r3, pc, r3
   12978:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1297c:	subs	r6, r0, #0
   12980:	ldr	sl, [r3, r2]
   12984:	sub	sp, sp, #28
   12988:	mov	r9, r1
   1298c:	ldr	r3, [sl]
   12990:	str	r3, [sp, #20]
   12994:	beq	12aa0 <__cxa_finalize@plt+0x10754>
   12998:	cmp	r1, #0
   1299c:	movne	r8, #0
   129a0:	movne	r4, r8
   129a4:	movne	r5, r8
   129a8:	bne	129f0 <__cxa_finalize@plt+0x106a4>
   129ac:	b	12a78 <__cxa_finalize@plt+0x1072c>
   129b0:	bl	13a18 <__cxa_finalize@plt+0x116cc>
   129b4:	add	r7, r4, #1
   129b8:	subs	fp, r0, #0
   129bc:	blt	12a58 <__cxa_finalize@plt+0x1070c>
   129c0:	ldrb	r0, [r6, r7]
   129c4:	add	r4, r4, #2
   129c8:	bl	13a18 <__cxa_finalize@plt+0x116cc>
   129cc:	cmp	r0, #0
   129d0:	blt	12a58 <__cxa_finalize@plt+0x1070c>
   129d4:	add	r2, sp, #24
   129d8:	orr	fp, r0, fp, lsl #4
   129dc:	add	r3, r2, r5
   129e0:	add	r5, r5, #1
   129e4:	cmp	r5, #15
   129e8:	strb	fp, [r3, #-24]	; 0xffffffe8
   129ec:	bhi	12a30 <__cxa_finalize@plt+0x106e4>
   129f0:	ldrb	r0, [r6, r4]
   129f4:	cmp	r0, #45	; 0x2d
   129f8:	bne	129b0 <__cxa_finalize@plt+0x10664>
   129fc:	cmp	r4, #8
   12a00:	beq	12a20 <__cxa_finalize@plt+0x106d4>
   12a04:	cmp	r4, #18
   12a08:	cmpne	r4, #13
   12a0c:	beq	12a18 <__cxa_finalize@plt+0x106cc>
   12a10:	cmp	r4, #23
   12a14:	bne	12a58 <__cxa_finalize@plt+0x1070c>
   12a18:	cmp	r8, #0
   12a1c:	beq	12a58 <__cxa_finalize@plt+0x1070c>
   12a20:	cmp	r5, #15
   12a24:	add	r4, r4, #1
   12a28:	mov	r8, #1
   12a2c:	bls	129f0 <__cxa_finalize@plt+0x106a4>
   12a30:	cmp	r8, #0
   12a34:	moveq	r8, #32
   12a38:	movne	r8, #36	; 0x24
   12a3c:	cmp	r8, r4
   12a40:	bne	12a58 <__cxa_finalize@plt+0x1070c>
   12a44:	ldrb	ip, [r6, r4]
   12a48:	cmp	ip, #0
   12a4c:	ldmeq	sp, {r0, r1, r2, r3}
   12a50:	stmeq	r9, {r0, r1, r2, r3}
   12a54:	beq	12a5c <__cxa_finalize@plt+0x10710>
   12a58:	mvn	ip, #21
   12a5c:	ldr	r2, [sp, #20]
   12a60:	mov	r0, ip
   12a64:	ldr	r3, [sl]
   12a68:	cmp	r2, r3
   12a6c:	bne	12ac8 <__cxa_finalize@plt+0x1077c>
   12a70:	add	sp, sp, #28
   12a74:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12a78:	ldr	r0, [pc, #84]	; 12ad4 <__cxa_finalize@plt+0x10788>
   12a7c:	mov	r2, #51	; 0x33
   12a80:	ldr	r1, [pc, #80]	; 12ad8 <__cxa_finalize@plt+0x1078c>
   12a84:	ldr	r3, [pc, #80]	; 12adc <__cxa_finalize@plt+0x10790>
   12a88:	add	r0, pc, r0
   12a8c:	add	r1, pc, r1
   12a90:	add	r3, pc, r3
   12a94:	bl	19f8c <__cxa_finalize@plt+0x17c40>
   12a98:	mvn	ip, #21
   12a9c:	b	12a5c <__cxa_finalize@plt+0x10710>
   12aa0:	ldr	r0, [pc, #56]	; 12ae0 <__cxa_finalize@plt+0x10794>
   12aa4:	mov	r2, #50	; 0x32
   12aa8:	ldr	r1, [pc, #52]	; 12ae4 <__cxa_finalize@plt+0x10798>
   12aac:	ldr	r3, [pc, #52]	; 12ae8 <__cxa_finalize@plt+0x1079c>
   12ab0:	add	r0, pc, r0
   12ab4:	add	r1, pc, r1
   12ab8:	add	r3, pc, r3
   12abc:	bl	19f8c <__cxa_finalize@plt+0x17c40>
   12ac0:	mvn	ip, #21
   12ac4:	b	12a5c <__cxa_finalize@plt+0x10710>
   12ac8:	bl	2154 <__stack_chk_fail@plt>
   12acc:	andeq	r1, r2, r0, lsl r4
   12ad0:	andeq	r0, r0, ip, asr #4
   12ad4:	andeq	sl, r0, r4, ror #15
   12ad8:	andeq	ip, r0, r4, ror #26
   12adc:			; <UNDEFINED> instruction: 0x0000cdb4
   12ae0:	andeq	sp, r0, ip, lsl #26
   12ae4:	andeq	ip, r0, ip, lsr sp
   12ae8:	andeq	ip, r0, ip, lsl #27
   12aec:	ldr	r3, [pc, #424]	; 12c9c <__cxa_finalize@plt+0x10950>
   12af0:	ldr	r2, [pc, #424]	; 12ca0 <__cxa_finalize@plt+0x10954>
   12af4:	add	r3, pc, r3
   12af8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12afc:	subs	r6, r0, #0
   12b00:	ldr	r8, [r3, r2]
   12b04:	sub	sp, sp, #60	; 0x3c
   12b08:	ldr	r3, [r8]
   12b0c:	str	r3, [sp, #52]	; 0x34
   12b10:	beq	12c4c <__cxa_finalize@plt+0x10900>
   12b14:	ldr	r0, [pc, #392]	; 12ca4 <__cxa_finalize@plt+0x10958>
   12b18:	ldr	r9, [pc, #392]	; 12ca8 <__cxa_finalize@plt+0x1095c>
   12b1c:	add	r0, pc, r0
   12b20:	bl	213c <__tls_get_addr@plt>
   12b24:	ldrb	r3, [r9, r0]
   12b28:	cmp	r3, #0
   12b2c:	beq	12b6c <__cxa_finalize@plt+0x10820>
   12b30:	ldr	r3, [pc, #372]	; 12cac <__cxa_finalize@plt+0x10960>
   12b34:	mvn	fp, #0
   12b38:	mov	r4, #0
   12b3c:	add	r2, r0, r3
   12b40:	ldm	r2, {r0, r1, r2, r3}
   12b44:	stm	r6, {r0, r1, r2, r3}
   12b48:	mov	r0, fp
   12b4c:	bl	13248 <__cxa_finalize@plt+0x10efc>
   12b50:	ldr	r2, [sp, #52]	; 0x34
   12b54:	ldr	r3, [r8]
   12b58:	mov	r0, r4
   12b5c:	cmp	r2, r3
   12b60:	bne	12c48 <__cxa_finalize@plt+0x108fc>
   12b64:	add	sp, sp, #60	; 0x3c
   12b68:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12b6c:	ldr	r0, [pc, #316]	; 12cb0 <__cxa_finalize@plt+0x10964>
   12b70:	mov	r1, #256	; 0x100
   12b74:	movt	r1, #8
   12b78:	add	r0, pc, r0
   12b7c:	bl	2088 <open64@plt>
   12b80:	subs	fp, r0, #0
   12b84:	blt	12c28 <__cxa_finalize@plt+0x108dc>
   12b88:	add	r4, sp, #16
   12b8c:	mov	r2, #33	; 0x21
   12b90:	mov	r3, #0
   12b94:	mov	r1, r4
   12b98:	bl	14088 <__cxa_finalize@plt+0x11d3c>
   12b9c:	cmp	r0, #0
   12ba0:	blt	12c40 <__cxa_finalize@plt+0x108f4>
   12ba4:	cmp	r0, #33	; 0x21
   12ba8:	bne	12c38 <__cxa_finalize@plt+0x108ec>
   12bac:	ldrb	r3, [sp, #48]	; 0x30
   12bb0:	cmp	r3, #10
   12bb4:	bne	12c38 <__cxa_finalize@plt+0x108ec>
   12bb8:	sub	r7, sp, #1
   12bbc:	add	sl, sp, #48	; 0x30
   12bc0:	ldrb	r0, [r4]
   12bc4:	bl	13a18 <__cxa_finalize@plt+0x116cc>
   12bc8:	mov	r5, r0
   12bcc:	ldrb	r0, [r4, #1]
   12bd0:	bl	13a18 <__cxa_finalize@plt+0x116cc>
   12bd4:	lsr	r3, r5, #31
   12bd8:	orrs	r3, r3, r0, lsr #31
   12bdc:	bne	12c38 <__cxa_finalize@plt+0x108ec>
   12be0:	add	r4, r4, #2
   12be4:	orr	r5, r0, r5, lsl #4
   12be8:	cmp	r4, sl
   12bec:	strb	r5, [r7, #1]!
   12bf0:	bne	12bc0 <__cxa_finalize@plt+0x10874>
   12bf4:	ldr	r0, [pc, #184]	; 12cb4 <__cxa_finalize@plt+0x10968>
   12bf8:	mov	r4, r3
   12bfc:	ldr	r5, [pc, #168]	; 12cac <__cxa_finalize@plt+0x10960>
   12c00:	add	r0, pc, r0
   12c04:	bl	213c <__tls_get_addr@plt>
   12c08:	mov	r3, #1
   12c0c:	mov	lr, r0
   12c10:	strb	r3, [r9, r0]
   12c14:	ldm	sp, {r0, r1, r2, r3}
   12c18:	add	lr, lr, r5
   12c1c:	stm	r6, {r0, r1, r2, r3}
   12c20:	stm	lr, {r0, r1, r2, r3}
   12c24:	b	12b48 <__cxa_finalize@plt+0x107fc>
   12c28:	bl	2334 <__errno_location@plt>
   12c2c:	ldr	r4, [r0]
   12c30:	rsb	r4, r4, #0
   12c34:	b	12b48 <__cxa_finalize@plt+0x107fc>
   12c38:	mvn	r4, #4
   12c3c:	b	12b48 <__cxa_finalize@plt+0x107fc>
   12c40:	mov	r4, r0
   12c44:	b	12b48 <__cxa_finalize@plt+0x107fc>
   12c48:	bl	2154 <__stack_chk_fail@plt>
   12c4c:	ldr	r0, [pc, #100]	; 12cb8 <__cxa_finalize@plt+0x1096c>
   12c50:	mov	r2, #115	; 0x73
   12c54:	ldr	r1, [pc, #96]	; 12cbc <__cxa_finalize@plt+0x10970>
   12c58:	ldr	r3, [pc, #96]	; 12cc0 <__cxa_finalize@plt+0x10974>
   12c5c:	add	r0, pc, r0
   12c60:	add	r1, pc, r1
   12c64:	add	r3, pc, r3
   12c68:	bl	19f8c <__cxa_finalize@plt+0x17c40>
   12c6c:	mvn	fp, #0
   12c70:	mvn	r4, #21
   12c74:	b	12b48 <__cxa_finalize@plt+0x107fc>
   12c78:	mov	r4, r0
   12c7c:	mov	r0, fp
   12c80:	bl	13248 <__cxa_finalize@plt+0x10efc>
   12c84:	mov	r0, r4
   12c88:	bl	22d4 <_Unwind_Resume@plt>
   12c8c:	mov	r4, r0
   12c90:	mvn	fp, #0
   12c94:	b	12c7c <__cxa_finalize@plt+0x10930>
   12c98:	b	12c8c <__cxa_finalize@plt+0x10940>
   12c9c:	muleq	r2, r0, r2
   12ca0:	andeq	r0, r0, ip, asr #4
   12ca4:	muleq	r2, r0, r4
   12ca8:	andeq	r0, r0, r9
   12cac:	andeq	r0, r0, r0, lsl r0
   12cb0:	muleq	r0, ip, ip
   12cb4:	andeq	r1, r2, ip, lsr #7
   12cb8:	andeq	sl, r0, r0, lsl r6
   12cbc:	muleq	r0, r0, fp
   12cc0:	strdeq	ip, [r0], -r8
   12cc4:	ldr	r3, [pc, #472]	; 12ea4 <__cxa_finalize@plt+0x10b58>
   12cc8:	ldr	r2, [pc, #472]	; 12ea8 <__cxa_finalize@plt+0x10b5c>
   12ccc:	add	r3, pc, r3
   12cd0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12cd4:	subs	r7, r0, #0
   12cd8:	ldr	r2, [r3, r2]
   12cdc:	sub	sp, sp, #68	; 0x44
   12ce0:	ldr	r3, [r2]
   12ce4:	str	r2, [sp, #4]
   12ce8:	str	r3, [sp, #60]	; 0x3c
   12cec:	beq	12e54 <__cxa_finalize@plt+0x10b08>
   12cf0:	ldr	r0, [pc, #436]	; 12eac <__cxa_finalize@plt+0x10b60>
   12cf4:	ldr	r9, [pc, #436]	; 12eb0 <__cxa_finalize@plt+0x10b64>
   12cf8:	add	r0, pc, r0
   12cfc:	bl	213c <__tls_get_addr@plt>
   12d00:	ldrb	r3, [r9, r0]
   12d04:	cmp	r3, #0
   12d08:	beq	12d4c <__cxa_finalize@plt+0x10a00>
   12d0c:	ldr	r3, [pc, #416]	; 12eb4 <__cxa_finalize@plt+0x10b68>
   12d10:	mvn	sl, #0
   12d14:	mov	r4, #0
   12d18:	add	r2, r0, r3
   12d1c:	ldm	r2, {r0, r1, r2, r3}
   12d20:	stm	r7, {r0, r1, r2, r3}
   12d24:	mov	r0, sl
   12d28:	bl	13248 <__cxa_finalize@plt+0x10efc>
   12d2c:	ldr	r1, [sp, #4]
   12d30:	ldr	r2, [sp, #60]	; 0x3c
   12d34:	mov	r0, r4
   12d38:	ldr	r3, [r1]
   12d3c:	cmp	r2, r3
   12d40:	bne	12e50 <__cxa_finalize@plt+0x10b04>
   12d44:	add	sp, sp, #68	; 0x44
   12d48:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12d4c:	ldr	r0, [pc, #356]	; 12eb8 <__cxa_finalize@plt+0x10b6c>
   12d50:	mov	r1, #256	; 0x100
   12d54:	movt	r1, #8
   12d58:	add	r0, pc, r0
   12d5c:	bl	2088 <open64@plt>
   12d60:	subs	sl, r0, #0
   12d64:	blt	12df8 <__cxa_finalize@plt+0x10aac>
   12d68:	add	r4, sp, #24
   12d6c:	mov	r2, #36	; 0x24
   12d70:	mov	r3, #0
   12d74:	mov	r1, r4
   12d78:	bl	14088 <__cxa_finalize@plt+0x11d3c>
   12d7c:	cmp	r0, #0
   12d80:	blt	12e48 <__cxa_finalize@plt+0x10afc>
   12d84:	cmp	r0, #36	; 0x24
   12d88:	bne	12e40 <__cxa_finalize@plt+0x10af4>
   12d8c:	add	r8, sp, #59	; 0x3b
   12d90:	add	r5, sp, #7
   12d94:	add	fp, sp, #23
   12d98:	b	12dd4 <__cxa_finalize@plt+0x10a88>
   12d9c:	bl	13a18 <__cxa_finalize@plt+0x116cc>
   12da0:	mov	r6, r0
   12da4:	ldrb	r0, [r4, #1]
   12da8:	bl	13a18 <__cxa_finalize@plt+0x116cc>
   12dac:	lsr	r3, r6, #31
   12db0:	orrs	r3, r3, r0, lsr #31
   12db4:	bne	12e40 <__cxa_finalize@plt+0x10af4>
   12db8:	orr	r6, r0, r6, lsl #4
   12dbc:	strb	r6, [r5, #1]!
   12dc0:	cmp	r5, fp
   12dc4:	add	r4, r4, #2
   12dc8:	beq	12e08 <__cxa_finalize@plt+0x10abc>
   12dcc:	cmp	r4, r8
   12dd0:	bcs	12e40 <__cxa_finalize@plt+0x10af4>
   12dd4:	ldrb	r0, [r4]
   12dd8:	cmp	r0, #45	; 0x2d
   12ddc:	bne	12d9c <__cxa_finalize@plt+0x10a50>
   12de0:	add	r3, r4, #1
   12de4:	cmp	r3, r8
   12de8:	bcs	12e40 <__cxa_finalize@plt+0x10af4>
   12dec:	ldrb	r0, [r4, #1]
   12df0:	mov	r4, r3
   12df4:	b	12d9c <__cxa_finalize@plt+0x10a50>
   12df8:	bl	2334 <__errno_location@plt>
   12dfc:	ldr	r4, [r0]
   12e00:	rsb	r4, r4, #0
   12e04:	b	12d24 <__cxa_finalize@plt+0x109d8>
   12e08:	ldr	r0, [pc, #172]	; 12ebc <__cxa_finalize@plt+0x10b70>
   12e0c:	mov	r4, r3
   12e10:	ldr	r5, [pc, #156]	; 12eb4 <__cxa_finalize@plt+0x10b68>
   12e14:	add	r0, pc, r0
   12e18:	bl	213c <__tls_get_addr@plt>
   12e1c:	add	ip, sp, #8
   12e20:	mov	r3, #1
   12e24:	mov	lr, r0
   12e28:	strb	r3, [r9, r0]
   12e2c:	ldm	ip, {r0, r1, r2, r3}
   12e30:	add	lr, lr, r5
   12e34:	stm	r7, {r0, r1, r2, r3}
   12e38:	stm	lr, {r0, r1, r2, r3}
   12e3c:	b	12d24 <__cxa_finalize@plt+0x109d8>
   12e40:	mvn	r4, #4
   12e44:	b	12d24 <__cxa_finalize@plt+0x109d8>
   12e48:	mov	r4, r0
   12e4c:	b	12d24 <__cxa_finalize@plt+0x109d8>
   12e50:	bl	2154 <__stack_chk_fail@plt>
   12e54:	ldr	r0, [pc, #100]	; 12ec0 <__cxa_finalize@plt+0x10b74>
   12e58:	mov	r2, #165	; 0xa5
   12e5c:	ldr	r1, [pc, #96]	; 12ec4 <__cxa_finalize@plt+0x10b78>
   12e60:	ldr	r3, [pc, #96]	; 12ec8 <__cxa_finalize@plt+0x10b7c>
   12e64:	add	r0, pc, r0
   12e68:	add	r1, pc, r1
   12e6c:	add	r3, pc, r3
   12e70:	bl	19f8c <__cxa_finalize@plt+0x17c40>
   12e74:	mvn	sl, #0
   12e78:	mvn	r4, #21
   12e7c:	b	12d24 <__cxa_finalize@plt+0x109d8>
   12e80:	mov	r4, r0
   12e84:	mvn	sl, #0
   12e88:	mov	r0, sl
   12e8c:	bl	13248 <__cxa_finalize@plt+0x10efc>
   12e90:	mov	r0, r4
   12e94:	bl	22d4 <_Unwind_Resume@plt>
   12e98:	mov	r4, r0
   12e9c:	b	12e88 <__cxa_finalize@plt+0x10b3c>
   12ea0:	b	12e80 <__cxa_finalize@plt+0x10b34>
   12ea4:	strheq	r1, [r2], -r8
   12ea8:	andeq	r0, r0, ip, asr #4
   12eac:			; <UNDEFINED> instruction: 0x000212b4
   12eb0:	andeq	r0, r0, r8
   12eb4:	andeq	r0, r0, r0, lsr #32
   12eb8:	andeq	ip, r0, ip, asr #21
   12ebc:	muleq	r2, r8, r1
   12ec0:	andeq	sl, r0, r8, lsl #8
   12ec4:	andeq	ip, r0, r8, lsl #19
   12ec8:	andeq	ip, r0, r8, asr #18
   12ecc:	ldr	r3, [pc, #204]	; 12fa0 <__cxa_finalize@plt+0x10c54>
   12ed0:	ldr	r2, [pc, #204]	; 12fa4 <__cxa_finalize@plt+0x10c58>
   12ed4:	add	r3, pc, r3
   12ed8:	push	{r4, r5, r6, r7, r8, lr}
   12edc:	subs	r5, r0, #0
   12ee0:	ldr	r6, [r3, r2]
   12ee4:	sub	sp, sp, #56	; 0x38
   12ee8:	ldr	r3, [r6]
   12eec:	str	r3, [sp, #52]	; 0x34
   12ef0:	beq	12f78 <__cxa_finalize@plt+0x10c2c>
   12ef4:	mov	r1, #16
   12ef8:	mov	r0, sp
   12efc:	bl	14198 <__cxa_finalize@plt+0x11e4c>
   12f00:	cmp	r0, #0
   12f04:	movlt	r8, r0
   12f08:	blt	12f58 <__cxa_finalize@plt+0x10c0c>
   12f0c:	ldm	sp, {r0, r1, r2, r3}
   12f10:	add	ip, sp, #16
   12f14:	ldrb	r7, [sp, #6]
   12f18:	mov	r8, #0
   12f1c:	ldrb	r4, [sp, #8]
   12f20:	and	r7, r7, #15
   12f24:	and	r4, r4, #63	; 0x3f
   12f28:	orr	r7, r7, #64	; 0x40
   12f2c:	stm	ip, {r0, r1, r2, r3}
   12f30:	orr	r4, r4, #128	; 0x80
   12f34:	strb	r7, [sp, #22]
   12f38:	strb	r4, [sp, #24]
   12f3c:	ldm	ip, {r0, r1, r2, r3}
   12f40:	add	ip, sp, #32
   12f44:	stm	ip, {r0, r1, r2, r3}
   12f48:	strb	r7, [sp, #38]	; 0x26
   12f4c:	strb	r4, [sp, #40]	; 0x28
   12f50:	ldm	ip, {r0, r1, r2, r3}
   12f54:	stm	r5, {r0, r1, r2, r3}
   12f58:	mov	r0, r8
   12f5c:	ldr	r2, [sp, #52]	; 0x34
   12f60:	ldr	r3, [r6]
   12f64:	cmp	r2, r3
   12f68:	bne	12f74 <__cxa_finalize@plt+0x10c28>
   12f6c:	add	sp, sp, #56	; 0x38
   12f70:	pop	{r4, r5, r6, r7, r8, pc}
   12f74:	bl	2154 <__stack_chk_fail@plt>
   12f78:	ldr	r0, [pc, #40]	; 12fa8 <__cxa_finalize@plt+0x10c5c>
   12f7c:	mov	r2, #217	; 0xd9
   12f80:	ldr	r1, [pc, #36]	; 12fac <__cxa_finalize@plt+0x10c60>
   12f84:	mvn	r8, #21
   12f88:	ldr	r3, [pc, #32]	; 12fb0 <__cxa_finalize@plt+0x10c64>
   12f8c:	add	r0, pc, r0
   12f90:	add	r1, pc, r1
   12f94:	add	r3, pc, r3
   12f98:	bl	19f8c <__cxa_finalize@plt+0x17c40>
   12f9c:	b	12f58 <__cxa_finalize@plt+0x10c0c>
   12fa0:			; <UNDEFINED> instruction: 0x00020eb0
   12fa4:	andeq	r0, r0, ip, asr #4
   12fa8:	andeq	sl, r0, r0, ror #5
   12fac:	andeq	ip, r0, r0, ror #16
   12fb0:	andeq	ip, r0, r4, lsr r8
   12fb4:	ldr	r3, [pc, #164]	; 13060 <__cxa_finalize@plt+0x10d14>
   12fb8:	mov	r1, #0
   12fbc:	ldr	r2, [pc, #160]	; 13064 <__cxa_finalize@plt+0x10d18>
   12fc0:	add	r3, pc, r3
   12fc4:	ldr	r0, [pc, #156]	; 13068 <__cxa_finalize@plt+0x10d1c>
   12fc8:	push	{r4, lr}
   12fcc:	sub	sp, sp, #96	; 0x60
   12fd0:	ldr	r4, [r3, r2]
   12fd4:	add	r0, pc, r0
   12fd8:	ldr	r3, [r4]
   12fdc:	str	r3, [sp, #92]	; 0x5c
   12fe0:	bl	1f68 <access@plt>
   12fe4:	cmp	r0, #0
   12fe8:	blt	13030 <__cxa_finalize@plt+0x10ce4>
   12fec:	ldr	r0, [pc, #120]	; 1306c <__cxa_finalize@plt+0x10d20>
   12ff0:	mov	r1, sp
   12ff4:	add	r0, pc, r0
   12ff8:	bl	1d58 <statfs64@plt>
   12ffc:	cmp	r0, #0
   13000:	blt	13030 <__cxa_finalize@plt+0x10ce4>
   13004:	ldr	r0, [sp]
   13008:	movw	r2, #22774	; 0x58f6
   1300c:	movw	r3, #6548	; 0x1994
   13010:	movt	r2, #34180	; 0x8584
   13014:	movt	r3, #258	; 0x102
   13018:	cmp	r0, r3
   1301c:	cmpne	r0, r2
   13020:	movne	r0, #0
   13024:	moveq	r0, #1
   13028:	mov	ip, r0
   1302c:	b	13038 <__cxa_finalize@plt+0x10cec>
   13030:	mov	r0, #0
   13034:	mov	ip, r0
   13038:	ldr	r1, [sp, #92]	; 0x5c
   1303c:	ldr	r3, [pc, #44]	; 13070 <__cxa_finalize@plt+0x10d24>
   13040:	ldr	r2, [r4]
   13044:	add	r3, pc, r3
   13048:	cmp	r1, r2
   1304c:	str	ip, [r3]
   13050:	bne	1305c <__cxa_finalize@plt+0x10d10>
   13054:	add	sp, sp, #96	; 0x60
   13058:	pop	{r4, pc}
   1305c:	bl	2154 <__stack_chk_fail@plt>
   13060:	andeq	r0, r2, r4, asr #27
   13064:	andeq	r0, r0, ip, asr #4
   13068:	andeq	ip, r0, r8, asr #18
   1306c:	ldrdeq	ip, [r0], -ip	; <UNPREDICTABLE>
   13070:	andeq	r0, r2, r0, asr #31
   13074:	ldr	r0, [pc, #92]	; 130d8 <__cxa_finalize@plt+0x10d8c>
   13078:	push	{r3, r4, r5, lr}
   1307c:	add	r0, pc, r0
   13080:	bl	213c <__tls_get_addr@plt>
   13084:	ldr	r4, [pc, #80]	; 130dc <__cxa_finalize@plt+0x10d90>
   13088:	ldr	r3, [r0, r4]
   1308c:	mov	r5, r0
   13090:	cmp	r3, #0
   13094:	beq	130a0 <__cxa_finalize@plt+0x10d54>
   13098:	mov	r0, r3
   1309c:	pop	{r3, r4, r5, pc}
   130a0:	mov	r0, #30
   130a4:	bl	1d94 <sysconf@plt>
   130a8:	cmp	r0, #0
   130ac:	ble	130b8 <__cxa_finalize@plt+0x10d6c>
   130b0:	str	r0, [r5, r4]
   130b4:	pop	{r3, r4, r5, pc}
   130b8:	ldr	r0, [pc, #32]	; 130e0 <__cxa_finalize@plt+0x10d94>
   130bc:	mov	r2, #115	; 0x73
   130c0:	ldr	r1, [pc, #28]	; 130e4 <__cxa_finalize@plt+0x10d98>
   130c4:	ldr	r3, [pc, #28]	; 130e8 <__cxa_finalize@plt+0x10d9c>
   130c8:	add	r0, pc, r0
   130cc:	add	r1, pc, r1
   130d0:	add	r3, pc, r3
   130d4:	bl	19c9c <__cxa_finalize@plt+0x17950>
   130d8:	andeq	r0, r2, r0, lsr pc
   130dc:	andeq	r0, r0, r0, lsr r0
   130e0:	andeq	ip, r0, r8, ror #16
   130e4:	andeq	ip, r0, ip, lsr r8
   130e8:	andeq	sp, r0, r4, ror #28
   130ec:	cmp	r0, #0
   130f0:	cmpne	r1, #0
   130f4:	push	{r3, lr}
   130f8:	bne	13110 <__cxa_finalize@plt+0x10dc4>
   130fc:	cmp	r0, #0
   13100:	cmpeq	r1, #0
   13104:	movne	r0, #0
   13108:	moveq	r0, #1
   1310c:	pop	{r3, pc}
   13110:	bl	231c <strcmp@plt>
   13114:	rsbs	r0, r0, #1
   13118:	movcc	r0, #0
   1311c:	pop	{r3, pc}
   13120:	push	{r4, r5, r6, lr}
   13124:	subs	r6, r0, #0
   13128:	mov	r4, r1
   1312c:	beq	1318c <__cxa_finalize@plt+0x10e40>
   13130:	cmp	r1, #0
   13134:	beq	131ac <__cxa_finalize@plt+0x10e60>
   13138:	bl	1fe0 <strlen@plt>
   1313c:	mov	r5, r0
   13140:	mov	r0, r4
   13144:	bl	1fe0 <strlen@plt>
   13148:	subs	r2, r0, #0
   1314c:	beq	1317c <__cxa_finalize@plt+0x10e30>
   13150:	cmp	r5, r2
   13154:	bcc	13184 <__cxa_finalize@plt+0x10e38>
   13158:	rsb	r5, r2, r5
   1315c:	mov	r1, r4
   13160:	add	r6, r6, r5
   13164:	mov	r0, r6
   13168:	bl	1d7c <memcmp@plt>
   1316c:	cmp	r0, #0
   13170:	moveq	r0, r6
   13174:	movne	r0, #0
   13178:	pop	{r4, r5, r6, pc}
   1317c:	add	r0, r6, r5
   13180:	pop	{r4, r5, r6, pc}
   13184:	mov	r0, #0
   13188:	pop	{r4, r5, r6, pc}
   1318c:	ldr	r0, [pc, #56]	; 131cc <__cxa_finalize@plt+0x10e80>
   13190:	mov	r2, #137	; 0x89
   13194:	ldr	r1, [pc, #52]	; 131d0 <__cxa_finalize@plt+0x10e84>
   13198:	ldr	r3, [pc, #52]	; 131d4 <__cxa_finalize@plt+0x10e88>
   1319c:	add	r0, pc, r0
   131a0:	add	r1, pc, r1
   131a4:	add	r3, pc, r3
   131a8:	bl	19c9c <__cxa_finalize@plt+0x17950>
   131ac:	ldr	r0, [pc, #36]	; 131d8 <__cxa_finalize@plt+0x10e8c>
   131b0:	mov	r2, #138	; 0x8a
   131b4:	ldr	r1, [pc, #32]	; 131dc <__cxa_finalize@plt+0x10e90>
   131b8:	ldr	r3, [pc, #32]	; 131e0 <__cxa_finalize@plt+0x10e94>
   131bc:	add	r0, pc, r0
   131c0:	add	r1, pc, r1
   131c4:	add	r3, pc, r3
   131c8:	bl	19c9c <__cxa_finalize@plt+0x17950>
   131cc:	andeq	sp, r0, r0, lsr #12
   131d0:	andeq	ip, r0, r8, ror #14
   131d4:	andeq	sp, r0, r0, asr #27
   131d8:	andeq	ip, r0, ip, ror r7
   131dc:	andeq	ip, r0, r8, asr #14
   131e0:	andeq	sp, r0, r0, lsr #27
   131e4:	cmp	r0, #0
   131e8:	push	{r3, lr}
   131ec:	blt	1321c <__cxa_finalize@plt+0x10ed0>
   131f0:	bl	20dc <close@plt>
   131f4:	cmp	r0, #0
   131f8:	blt	13204 <__cxa_finalize@plt+0x10eb8>
   131fc:	mov	r0, #0
   13200:	pop	{r3, pc}
   13204:	bl	2334 <__errno_location@plt>
   13208:	ldr	r0, [r0]
   1320c:	cmp	r0, #4
   13210:	beq	131fc <__cxa_finalize@plt+0x10eb0>
   13214:	rsb	r0, r0, #0
   13218:	pop	{r3, pc}
   1321c:	ldr	r0, [pc, #24]	; 1323c <__cxa_finalize@plt+0x10ef0>
   13220:	mov	r2, #253	; 0xfd
   13224:	ldr	r1, [pc, #20]	; 13240 <__cxa_finalize@plt+0x10ef4>
   13228:	ldr	r3, [pc, #20]	; 13244 <__cxa_finalize@plt+0x10ef8>
   1322c:	add	r0, pc, r0
   13230:	add	r1, pc, r1
   13234:	add	r3, pc, r3
   13238:	bl	19c9c <__cxa_finalize@plt+0x17950>
   1323c:	strheq	sl, [r0], -r8
   13240:	ldrdeq	ip, [r0], -r8
   13244:	andeq	sp, r0, r4, asr sp
   13248:	push	{r3, r4, r5, lr}
   1324c:	subs	r5, r0, #0
   13250:	blt	13274 <__cxa_finalize@plt+0x10f28>
   13254:	bl	2334 <__errno_location@plt>
   13258:	mov	r4, r0
   1325c:	mov	r0, r5
   13260:	ldr	r5, [r4]
   13264:	bl	131e4 <__cxa_finalize@plt+0x10e98>
   13268:	cmn	r0, #9
   1326c:	strne	r5, [r4]
   13270:	beq	1327c <__cxa_finalize@plt+0x10f30>
   13274:	mvn	r0, #0
   13278:	pop	{r3, r4, r5, pc}
   1327c:	ldr	r0, [pc, #32]	; 132a4 <__cxa_finalize@plt+0x10f58>
   13280:	movw	r2, #291	; 0x123
   13284:	ldr	r1, [pc, #28]	; 132a8 <__cxa_finalize@plt+0x10f5c>
   13288:	ldr	r3, [pc, #28]	; 132ac <__cxa_finalize@plt+0x10f60>
   1328c:	add	r0, pc, r0
   13290:	add	r1, pc, r1
   13294:	add	r3, pc, r3
   13298:	bl	19c9c <__cxa_finalize@plt+0x17950>
   1329c:	str	r5, [r4]
   132a0:	bl	22d4 <_Unwind_Resume@plt>
   132a4:	andeq	ip, r0, r0, ror r7
   132a8:	andeq	ip, r0, r8, ror r6
   132ac:	andeq	sp, r0, r8, lsl sp
   132b0:	push	{r3, r4, r5, lr}
   132b4:	subs	r4, r0, #0
   132b8:	beq	133e8 <__cxa_finalize@plt+0x1109c>
   132bc:	ldrb	r5, [r4]
   132c0:	cmp	r5, #49	; 0x31
   132c4:	bne	132dc <__cxa_finalize@plt+0x10f90>
   132c8:	ldrb	r3, [r4, #1]
   132cc:	cmp	r3, #0
   132d0:	bne	132dc <__cxa_finalize@plt+0x10f90>
   132d4:	mov	r0, #1
   132d8:	pop	{r3, r4, r5, pc}
   132dc:	ldr	r1, [pc, #292]	; 13408 <__cxa_finalize@plt+0x110bc>
   132e0:	mov	r0, r4
   132e4:	add	r1, pc, r1
   132e8:	bl	1e48 <strcasecmp@plt>
   132ec:	cmp	r0, #0
   132f0:	beq	132d4 <__cxa_finalize@plt+0x10f88>
   132f4:	ldr	r1, [pc, #272]	; 1340c <__cxa_finalize@plt+0x110c0>
   132f8:	mov	r0, r4
   132fc:	add	r1, pc, r1
   13300:	bl	1e48 <strcasecmp@plt>
   13304:	cmp	r0, #0
   13308:	beq	132d4 <__cxa_finalize@plt+0x10f88>
   1330c:	ldr	r1, [pc, #252]	; 13410 <__cxa_finalize@plt+0x110c4>
   13310:	mov	r0, r4
   13314:	add	r1, pc, r1
   13318:	bl	1e48 <strcasecmp@plt>
   1331c:	cmp	r0, #0
   13320:	beq	132d4 <__cxa_finalize@plt+0x10f88>
   13324:	ldr	r1, [pc, #232]	; 13414 <__cxa_finalize@plt+0x110c8>
   13328:	mov	r0, r4
   1332c:	add	r1, pc, r1
   13330:	bl	1e48 <strcasecmp@plt>
   13334:	cmp	r0, #0
   13338:	beq	132d4 <__cxa_finalize@plt+0x10f88>
   1333c:	ldr	r1, [pc, #212]	; 13418 <__cxa_finalize@plt+0x110cc>
   13340:	mov	r0, r4
   13344:	add	r1, pc, r1
   13348:	bl	1e48 <strcasecmp@plt>
   1334c:	cmp	r0, #0
   13350:	beq	132d4 <__cxa_finalize@plt+0x10f88>
   13354:	cmp	r5, #48	; 0x30
   13358:	beq	133d8 <__cxa_finalize@plt+0x1108c>
   1335c:	ldr	r1, [pc, #184]	; 1341c <__cxa_finalize@plt+0x110d0>
   13360:	mov	r0, r4
   13364:	add	r1, pc, r1
   13368:	bl	1e48 <strcasecmp@plt>
   1336c:	cmp	r0, #0
   13370:	popeq	{r3, r4, r5, pc}
   13374:	ldr	r1, [pc, #164]	; 13420 <__cxa_finalize@plt+0x110d4>
   13378:	mov	r0, r4
   1337c:	add	r1, pc, r1
   13380:	bl	1e48 <strcasecmp@plt>
   13384:	cmp	r0, #0
   13388:	popeq	{r3, r4, r5, pc}
   1338c:	ldr	r1, [pc, #144]	; 13424 <__cxa_finalize@plt+0x110d8>
   13390:	mov	r0, r4
   13394:	add	r1, pc, r1
   13398:	bl	1e48 <strcasecmp@plt>
   1339c:	cmp	r0, #0
   133a0:	popeq	{r3, r4, r5, pc}
   133a4:	ldr	r1, [pc, #124]	; 13428 <__cxa_finalize@plt+0x110dc>
   133a8:	mov	r0, r4
   133ac:	add	r1, pc, r1
   133b0:	bl	1e48 <strcasecmp@plt>
   133b4:	cmp	r0, #0
   133b8:	popeq	{r3, r4, r5, pc}
   133bc:	ldr	r1, [pc, #104]	; 1342c <__cxa_finalize@plt+0x110e0>
   133c0:	mov	r0, r4
   133c4:	add	r1, pc, r1
   133c8:	bl	1e48 <strcasecmp@plt>
   133cc:	cmp	r0, #0
   133d0:	mvnne	r0, #21
   133d4:	pop	{r3, r4, r5, pc}
   133d8:	ldrb	r0, [r4, #1]
   133dc:	cmp	r0, #0
   133e0:	popeq	{r3, r4, r5, pc}
   133e4:	b	1335c <__cxa_finalize@plt+0x11010>
   133e8:	ldr	r0, [pc, #64]	; 13430 <__cxa_finalize@plt+0x110e4>
   133ec:	movw	r2, #318	; 0x13e
   133f0:	ldr	r1, [pc, #60]	; 13434 <__cxa_finalize@plt+0x110e8>
   133f4:	ldr	r3, [pc, #60]	; 13438 <__cxa_finalize@plt+0x110ec>
   133f8:	add	r0, pc, r0
   133fc:	add	r1, pc, r1
   13400:	add	r3, pc, r3
   13404:	bl	19c9c <__cxa_finalize@plt+0x17950>
   13408:	strdeq	fp, [r0], -r8
   1340c:	andeq	lr, r0, r8, lsr #8
   13410:	andeq	ip, r0, ip, lsl r7
   13414:	andeq	ip, r0, r0, ror r7
   13418:	andeq	ip, r0, ip, asr #26
   1341c:	andeq	fp, r0, ip, ror r2
   13420:	ldrdeq	ip, [r0], -r0
   13424:	andeq	lr, r0, ip, lsl #15
   13428:	andeq	sp, r0, r0, lsl #2
   1342c:	andeq	ip, r0, r4, ror r6
   13430:	andeq	ip, r0, r4, lsr r6
   13434:	andeq	ip, r0, ip, lsl #10
   13438:	andeq	sp, r0, r4, lsr ip
   1343c:	ldr	r3, [pc, #248]	; 1353c <__cxa_finalize@plt+0x111f0>
   13440:	ldr	r2, [pc, #248]	; 13540 <__cxa_finalize@plt+0x111f4>
   13444:	add	r3, pc, r3
   13448:	push	{r4, r5, r6, r7, r8, lr}
   1344c:	subs	r7, r0, #0
   13450:	ldr	r5, [r3, r2]
   13454:	sub	sp, sp, #8
   13458:	mov	r4, #0
   1345c:	mov	r8, r1
   13460:	str	r4, [sp]
   13464:	ldr	r3, [r5]
   13468:	str	r3, [sp, #4]
   1346c:	beq	1351c <__cxa_finalize@plt+0x111d0>
   13470:	cmp	r1, #0
   13474:	beq	134fc <__cxa_finalize@plt+0x111b0>
   13478:	bl	2334 <__errno_location@plt>
   1347c:	mov	r2, r4
   13480:	mov	r1, sp
   13484:	str	r4, [r0]
   13488:	mov	r6, r0
   1348c:	mov	r0, r7
   13490:	bl	2010 <strtoul@plt>
   13494:	ldr	r3, [sp]
   13498:	cmp	r3, #0
   1349c:	beq	134f0 <__cxa_finalize@plt+0x111a4>
   134a0:	cmp	r7, r3
   134a4:	beq	134f0 <__cxa_finalize@plt+0x111a4>
   134a8:	ldrb	r3, [r3]
   134ac:	cmp	r3, #0
   134b0:	ldr	r3, [r6]
   134b4:	beq	134e0 <__cxa_finalize@plt+0x11194>
   134b8:	cmp	r3, #0
   134bc:	rsbgt	r3, r3, #0
   134c0:	mvnle	r3, #21
   134c4:	ldr	r2, [sp, #4]
   134c8:	mov	r0, r3
   134cc:	ldr	r3, [r5]
   134d0:	cmp	r2, r3
   134d4:	bne	134f8 <__cxa_finalize@plt+0x111ac>
   134d8:	add	sp, sp, #8
   134dc:	pop	{r4, r5, r6, r7, r8, pc}
   134e0:	cmp	r3, #0
   134e4:	streq	r0, [r8]
   134e8:	beq	134c4 <__cxa_finalize@plt+0x11178>
   134ec:	b	134b8 <__cxa_finalize@plt+0x1116c>
   134f0:	ldr	r3, [r6]
   134f4:	b	134b8 <__cxa_finalize@plt+0x1116c>
   134f8:	bl	2154 <__stack_chk_fail@plt>
   134fc:	ldr	r0, [pc, #64]	; 13544 <__cxa_finalize@plt+0x111f8>
   13500:	movw	r2, #386	; 0x182
   13504:	ldr	r1, [pc, #60]	; 13548 <__cxa_finalize@plt+0x111fc>
   13508:	ldr	r3, [pc, #60]	; 1354c <__cxa_finalize@plt+0x11200>
   1350c:	add	r0, pc, r0
   13510:	add	r1, pc, r1
   13514:	add	r3, pc, r3
   13518:	bl	19c9c <__cxa_finalize@plt+0x17950>
   1351c:	ldr	r0, [pc, #44]	; 13550 <__cxa_finalize@plt+0x11204>
   13520:	movw	r2, #385	; 0x181
   13524:	ldr	r1, [pc, #40]	; 13554 <__cxa_finalize@plt+0x11208>
   13528:	ldr	r3, [pc, #40]	; 13558 <__cxa_finalize@plt+0x1120c>
   1352c:	add	r0, pc, r0
   13530:	add	r1, pc, r1
   13534:	add	r3, pc, r3
   13538:	bl	19c9c <__cxa_finalize@plt+0x17950>
   1353c:	andeq	r0, r2, r0, asr #18
   13540:	andeq	r0, r0, ip, asr #4
   13544:	andeq	ip, r0, r0, lsr r5
   13548:	strdeq	ip, [r0], -r8
   1354c:	andeq	sp, r0, ip, lsr #20
   13550:	muleq	r0, r0, r2
   13554:	ldrdeq	ip, [r0], -r8
   13558:	andeq	sp, r0, ip, lsl #20
   1355c:	ldr	r3, [pc, #200]	; 1362c <__cxa_finalize@plt+0x112e0>
   13560:	cmp	r0, #0
   13564:	ldr	r2, [pc, #196]	; 13630 <__cxa_finalize@plt+0x112e4>
   13568:	add	r3, pc, r3
   1356c:	push	{r4, r5, r6, lr}
   13570:	sub	sp, sp, #8
   13574:	ldr	r4, [r3, r2]
   13578:	mov	r5, #0
   1357c:	mov	r6, r1
   13580:	str	r5, [sp]
   13584:	ldr	r3, [r4]
   13588:	str	r3, [sp, #4]
   1358c:	beq	1360c <__cxa_finalize@plt+0x112c0>
   13590:	cmp	r1, #0
   13594:	beq	135ec <__cxa_finalize@plt+0x112a0>
   13598:	mov	r1, sp
   1359c:	bl	1343c <__cxa_finalize@plt+0x110f0>
   135a0:	cmp	r0, #0
   135a4:	blt	135c8 <__cxa_finalize@plt+0x1127c>
   135a8:	ldr	r3, [sp]
   135ac:	cmn	r3, #1
   135b0:	beq	135e0 <__cxa_finalize@plt+0x11294>
   135b4:	movw	r2, #65535	; 0xffff
   135b8:	cmp	r3, r2
   135bc:	beq	135e0 <__cxa_finalize@plt+0x11294>
   135c0:	mov	r0, r5
   135c4:	str	r3, [r6]
   135c8:	ldr	r2, [sp, #4]
   135cc:	ldr	r3, [r4]
   135d0:	cmp	r2, r3
   135d4:	bne	135e8 <__cxa_finalize@plt+0x1129c>
   135d8:	add	sp, sp, #8
   135dc:	pop	{r4, r5, r6, pc}
   135e0:	mvn	r0, #5
   135e4:	b	135c8 <__cxa_finalize@plt+0x1127c>
   135e8:	bl	2154 <__stack_chk_fail@plt>
   135ec:	ldr	r0, [pc, #64]	; 13634 <__cxa_finalize@plt+0x112e8>
   135f0:	movw	r2, #358	; 0x166
   135f4:	ldr	r1, [pc, #60]	; 13638 <__cxa_finalize@plt+0x112ec>
   135f8:	ldr	r3, [pc, #60]	; 1363c <__cxa_finalize@plt+0x112f0>
   135fc:	add	r0, pc, r0
   13600:	add	r1, pc, r1
   13604:	add	r3, pc, r3
   13608:	bl	19c9c <__cxa_finalize@plt+0x17950>
   1360c:	ldr	r0, [pc, #44]	; 13640 <__cxa_finalize@plt+0x112f4>
   13610:	movw	r2, #357	; 0x165
   13614:	ldr	r1, [pc, #40]	; 13644 <__cxa_finalize@plt+0x112f8>
   13618:	ldr	r3, [pc, #40]	; 13648 <__cxa_finalize@plt+0x112fc>
   1361c:	add	r0, pc, r0
   13620:	add	r1, pc, r1
   13624:	add	r3, pc, r3
   13628:	bl	19c9c <__cxa_finalize@plt+0x17950>
   1362c:	andeq	r0, r2, ip, lsl r8
   13630:	andeq	r0, r0, ip, asr #4
   13634:	andeq	ip, r0, r0, asr r4
   13638:	andeq	ip, r0, r8, lsl #6
   1363c:	andeq	sp, r0, r4, lsl r9
   13640:	andeq	sp, r0, r0, lsr #3
   13644:	andeq	ip, r0, r8, ror #5
   13648:	strdeq	sp, [r0], -r4
   1364c:	ldr	r3, [pc, #248]	; 1374c <__cxa_finalize@plt+0x11400>
   13650:	ldr	r2, [pc, #248]	; 13750 <__cxa_finalize@plt+0x11404>
   13654:	add	r3, pc, r3
   13658:	push	{r4, r5, r6, r7, r8, lr}
   1365c:	subs	r7, r0, #0
   13660:	ldr	r5, [r3, r2]
   13664:	sub	sp, sp, #8
   13668:	mov	r4, #0
   1366c:	mov	r8, r1
   13670:	str	r4, [sp]
   13674:	ldr	r3, [r5]
   13678:	str	r3, [sp, #4]
   1367c:	beq	1372c <__cxa_finalize@plt+0x113e0>
   13680:	cmp	r1, #0
   13684:	beq	1370c <__cxa_finalize@plt+0x113c0>
   13688:	bl	2334 <__errno_location@plt>
   1368c:	mov	r2, r4
   13690:	mov	r1, sp
   13694:	str	r4, [r0]
   13698:	mov	r6, r0
   1369c:	mov	r0, r7
   136a0:	bl	2070 <strtol@plt>
   136a4:	ldr	r3, [sp]
   136a8:	cmp	r3, #0
   136ac:	beq	13700 <__cxa_finalize@plt+0x113b4>
   136b0:	cmp	r7, r3
   136b4:	beq	13700 <__cxa_finalize@plt+0x113b4>
   136b8:	ldrb	r3, [r3]
   136bc:	cmp	r3, #0
   136c0:	ldr	r3, [r6]
   136c4:	beq	136f0 <__cxa_finalize@plt+0x113a4>
   136c8:	cmp	r3, #0
   136cc:	rsbgt	r3, r3, #0
   136d0:	mvnle	r3, #21
   136d4:	ldr	r2, [sp, #4]
   136d8:	mov	r0, r3
   136dc:	ldr	r3, [r5]
   136e0:	cmp	r2, r3
   136e4:	bne	13708 <__cxa_finalize@plt+0x113bc>
   136e8:	add	sp, sp, #8
   136ec:	pop	{r4, r5, r6, r7, r8, pc}
   136f0:	cmp	r3, #0
   136f4:	streq	r0, [r8]
   136f8:	beq	136d4 <__cxa_finalize@plt+0x11388>
   136fc:	b	136c8 <__cxa_finalize@plt+0x1137c>
   13700:	ldr	r3, [r6]
   13704:	b	136c8 <__cxa_finalize@plt+0x1137c>
   13708:	bl	2154 <__stack_chk_fail@plt>
   1370c:	ldr	r0, [pc, #64]	; 13754 <__cxa_finalize@plt+0x11408>
   13710:	movw	r2, #406	; 0x196
   13714:	ldr	r1, [pc, #60]	; 13758 <__cxa_finalize@plt+0x1140c>
   13718:	ldr	r3, [pc, #60]	; 1375c <__cxa_finalize@plt+0x11410>
   1371c:	add	r0, pc, r0
   13720:	add	r1, pc, r1
   13724:	add	r3, pc, r3
   13728:	bl	19c9c <__cxa_finalize@plt+0x17950>
   1372c:	ldr	r0, [pc, #44]	; 13760 <__cxa_finalize@plt+0x11414>
   13730:	movw	r2, #405	; 0x195
   13734:	ldr	r1, [pc, #40]	; 13764 <__cxa_finalize@plt+0x11418>
   13738:	ldr	r3, [pc, #40]	; 13768 <__cxa_finalize@plt+0x1141c>
   1373c:	add	r0, pc, r0
   13740:	add	r1, pc, r1
   13744:	add	r3, pc, r3
   13748:	bl	19c9c <__cxa_finalize@plt+0x17950>
   1374c:	andeq	r0, r2, r0, lsr r7
   13750:	andeq	r0, r0, ip, asr #4
   13754:	andeq	ip, r0, r8, lsr r3
   13758:	andeq	ip, r0, r8, ror #3
   1375c:	andeq	ip, r0, ip, ror #2
   13760:	andeq	sp, r0, r0, lsl #1
   13764:	andeq	ip, r0, r8, asr #3
   13768:	andeq	ip, r0, ip, asr #2
   1376c:	ldr	r3, [pc, #256]	; 13874 <__cxa_finalize@plt+0x11528>
   13770:	ldr	r2, [pc, #256]	; 13878 <__cxa_finalize@plt+0x1152c>
   13774:	add	r3, pc, r3
   13778:	push	{r4, r5, r6, r7, r8, lr}
   1377c:	subs	r7, r0, #0
   13780:	ldr	r5, [r3, r2]
   13784:	sub	sp, sp, #8
   13788:	mov	r4, #0
   1378c:	mov	r8, r1
   13790:	str	r4, [sp]
   13794:	ldr	r3, [r5]
   13798:	str	r3, [sp, #4]
   1379c:	beq	13854 <__cxa_finalize@plt+0x11508>
   137a0:	cmp	r1, #0
   137a4:	beq	13834 <__cxa_finalize@plt+0x114e8>
   137a8:	bl	2334 <__errno_location@plt>
   137ac:	mov	r2, r4
   137b0:	mov	r1, sp
   137b4:	str	r4, [r0]
   137b8:	mov	r6, r0
   137bc:	mov	r0, r7
   137c0:	bl	1f14 <strtoull@plt>
   137c4:	ldr	ip, [sp]
   137c8:	cmp	ip, #0
   137cc:	mov	r2, r0
   137d0:	mov	r3, r1
   137d4:	beq	137ec <__cxa_finalize@plt+0x114a0>
   137d8:	cmp	r7, ip
   137dc:	beq	137ec <__cxa_finalize@plt+0x114a0>
   137e0:	ldrb	r1, [ip]
   137e4:	cmp	r1, #0
   137e8:	beq	13814 <__cxa_finalize@plt+0x114c8>
   137ec:	ldr	r0, [r6]
   137f0:	cmp	r0, #0
   137f4:	mvneq	r0, #21
   137f8:	bne	13820 <__cxa_finalize@plt+0x114d4>
   137fc:	ldr	r2, [sp, #4]
   13800:	ldr	r3, [r5]
   13804:	cmp	r2, r3
   13808:	bne	13830 <__cxa_finalize@plt+0x114e4>
   1380c:	add	sp, sp, #8
   13810:	pop	{r4, r5, r6, r7, r8, pc}
   13814:	ldr	r0, [r6]
   13818:	cmp	r0, #0
   1381c:	beq	13828 <__cxa_finalize@plt+0x114dc>
   13820:	rsb	r0, r0, #0
   13824:	b	137fc <__cxa_finalize@plt+0x114b0>
   13828:	strd	r2, [r8]
   1382c:	b	137fc <__cxa_finalize@plt+0x114b0>
   13830:	bl	2154 <__stack_chk_fail@plt>
   13834:	ldr	r0, [pc, #64]	; 1387c <__cxa_finalize@plt+0x11530>
   13838:	movw	r2, #486	; 0x1e6
   1383c:	ldr	r1, [pc, #60]	; 13880 <__cxa_finalize@plt+0x11534>
   13840:	ldr	r3, [pc, #60]	; 13884 <__cxa_finalize@plt+0x11538>
   13844:	add	r0, pc, r0
   13848:	add	r1, pc, r1
   1384c:	add	r3, pc, r3
   13850:	bl	19c9c <__cxa_finalize@plt+0x17950>
   13854:	ldr	r0, [pc, #44]	; 13888 <__cxa_finalize@plt+0x1153c>
   13858:	movw	r2, #485	; 0x1e5
   1385c:	ldr	r1, [pc, #40]	; 1388c <__cxa_finalize@plt+0x11540>
   13860:	ldr	r3, [pc, #40]	; 13890 <__cxa_finalize@plt+0x11544>
   13864:	add	r0, pc, r0
   13868:	add	r1, pc, r1
   1386c:	add	r3, pc, r3
   13870:	bl	19c9c <__cxa_finalize@plt+0x17950>
   13874:	andeq	r0, r2, r0, lsl r6
   13878:	andeq	r0, r0, ip, asr #4
   1387c:	andeq	ip, r0, r8, lsl r2
   13880:	andeq	ip, r0, r0, asr #1
   13884:	andeq	sp, r0, r0, lsl #14
   13888:	andeq	ip, r0, r8, asr pc
   1388c:	andeq	ip, r0, r0, lsr #1
   13890:	andeq	sp, r0, r0, ror #13
   13894:	ldr	r3, [pc, #208]	; 1396c <__cxa_finalize@plt+0x11620>
   13898:	push	{r4, r5, r6, fp, lr}
   1389c:	add	fp, sp, #16
   138a0:	ldr	r2, [pc, #200]	; 13970 <__cxa_finalize@plt+0x11624>
   138a4:	sub	sp, sp, #20
   138a8:	add	r3, pc, r3
   138ac:	subs	r6, r1, #0
   138b0:	ldr	r4, [r3, r2]
   138b4:	ldr	r3, [r4]
   138b8:	str	r3, [fp, #-24]	; 0xffffffe8
   138bc:	beq	1394c <__cxa_finalize@plt+0x11600>
   138c0:	cmp	r0, #0
   138c4:	blt	1392c <__cxa_finalize@plt+0x115e0>
   138c8:	bne	13900 <__cxa_finalize@plt+0x115b4>
   138cc:	ldr	r5, [pc, #160]	; 13974 <__cxa_finalize@plt+0x11628>
   138d0:	add	r5, pc, r5
   138d4:	mov	r0, r5
   138d8:	mov	r1, r6
   138dc:	bl	1ad38 <__cxa_finalize@plt+0x189ec>
   138e0:	ldr	r2, [fp, #-24]	; 0xffffffe8
   138e4:	ldr	r3, [r4]
   138e8:	cmn	r0, #2
   138ec:	mvneq	r0, #2
   138f0:	cmp	r2, r3
   138f4:	bne	13928 <__cxa_finalize@plt+0x115dc>
   138f8:	sub	sp, fp, #16
   138fc:	pop	{r4, r5, r6, fp, pc}
   13900:	sub	sp, sp, #32
   13904:	ldr	r3, [pc, #108]	; 13978 <__cxa_finalize@plt+0x1162c>
   13908:	add	r5, sp, #8
   1390c:	mov	r1, #1
   13910:	str	r0, [sp]
   13914:	mov	r2, #24
   13918:	mov	r0, r5
   1391c:	add	r3, pc, r3
   13920:	bl	2280 <__sprintf_chk@plt>
   13924:	b	138d4 <__cxa_finalize@plt+0x11588>
   13928:	bl	2154 <__stack_chk_fail@plt>
   1392c:	ldr	r0, [pc, #72]	; 1397c <__cxa_finalize@plt+0x11630>
   13930:	movw	r2, #706	; 0x2c2
   13934:	ldr	r1, [pc, #68]	; 13980 <__cxa_finalize@plt+0x11634>
   13938:	ldr	r3, [pc, #68]	; 13984 <__cxa_finalize@plt+0x11638>
   1393c:	add	r0, pc, r0
   13940:	add	r1, pc, r1
   13944:	add	r3, pc, r3
   13948:	bl	19c9c <__cxa_finalize@plt+0x17950>
   1394c:	ldr	r0, [pc, #52]	; 13988 <__cxa_finalize@plt+0x1163c>
   13950:	movw	r2, #705	; 0x2c1
   13954:	ldr	r1, [pc, #48]	; 1398c <__cxa_finalize@plt+0x11640>
   13958:	ldr	r3, [pc, #48]	; 13990 <__cxa_finalize@plt+0x11644>
   1395c:	add	r0, pc, r0
   13960:	add	r1, pc, r1
   13964:	add	r3, pc, r3
   13968:	bl	19c9c <__cxa_finalize@plt+0x17950>
   1396c:	ldrdeq	r0, [r2], -ip
   13970:	andeq	r0, r0, ip, asr #4
   13974:	strdeq	ip, [r0], -r0
   13978:			; <UNDEFINED> instruction: 0x0000c1b4
   1397c:	andeq	ip, r0, r0, asr #2
   13980:	andeq	fp, r0, r8, asr #31
   13984:	andeq	sp, r0, r4, ror r6
   13988:	andeq	r9, r0, r0, ror r9
   1398c:	andeq	fp, r0, r8, lsr #31
   13990:	andeq	sp, r0, r4, asr r6
   13994:	push	{r4, r5, r6, lr}
   13998:	mov	r5, r0
   1399c:	ldr	r6, [pc, #88]	; 139fc <__cxa_finalize@plt+0x116b0>
   139a0:	add	r6, pc, r6
   139a4:	mov	r1, r6
   139a8:	bl	225c <strspn@plt>
   139ac:	mov	r1, #0
   139b0:	add	r5, r5, r0
   139b4:	mov	r0, r5
   139b8:	bl	1dd0 <__rawmemchr@plt>
   139bc:	cmp	r5, r0
   139c0:	mov	r4, r0
   139c4:	bcc	139d8 <__cxa_finalize@plt+0x1168c>
   139c8:	b	139ec <__cxa_finalize@plt+0x116a0>
   139cc:	sub	r4, r4, #1
   139d0:	cmp	r4, r5
   139d4:	beq	139ec <__cxa_finalize@plt+0x116a0>
   139d8:	mov	r0, r6
   139dc:	ldrb	r1, [r4, #-1]
   139e0:	bl	1e30 <strchr@plt>
   139e4:	cmp	r0, #0
   139e8:	bne	139cc <__cxa_finalize@plt+0x11680>
   139ec:	mov	r3, #0
   139f0:	mov	r0, r5
   139f4:	strb	r3, [r4]
   139f8:	pop	{r4, r5, r6, pc}
   139fc:	andeq	ip, r0, r4, asr r0
   13a00:	ldr	r3, [pc, #12]	; 13a14 <__cxa_finalize@plt+0x116c8>
   13a04:	and	r0, r0, #15
   13a08:	add	r3, pc, r3
   13a0c:	ldrb	r0, [r3, r0]
   13a10:	bx	lr
   13a14:	andeq	sp, r0, r0, lsl #12
   13a18:	sub	r3, r0, #48	; 0x30
   13a1c:	uxtb	r2, r3
   13a20:	cmp	r2, #9
   13a24:	bls	13a50 <__cxa_finalize@plt+0x11704>
   13a28:	sub	r3, r0, #97	; 0x61
   13a2c:	cmp	r3, #5
   13a30:	bls	13a48 <__cxa_finalize@plt+0x116fc>
   13a34:	sub	r3, r0, #65	; 0x41
   13a38:	cmp	r3, #5
   13a3c:	subls	r0, r0, #55	; 0x37
   13a40:	mvnhi	r0, #21
   13a44:	bx	lr
   13a48:	sub	r0, r0, #87	; 0x57
   13a4c:	bx	lr
   13a50:	mov	r0, r3
   13a54:	bx	lr
   13a58:	tst	r1, #64	; 0x40
   13a5c:	push	{r3, r4, r5, r6, r7, lr}
   13a60:	mov	r5, r1
   13a64:	mov	r7, r0
   13a68:	moveq	r4, #21
   13a6c:	beq	13a7c <__cxa_finalize@plt+0x11730>
   13a70:	b	13afc <__cxa_finalize@plt+0x117b0>
   13a74:	movw	r0, #50000	; 0xc350
   13a78:	bl	1ee4 <usleep@plt>
   13a7c:	mov	r0, r7
   13a80:	mov	r1, r5
   13a84:	mov	r2, #0
   13a88:	bl	2088 <open64@plt>
   13a8c:	subs	r6, r0, #0
   13a90:	bge	13ab8 <__cxa_finalize@plt+0x1176c>
   13a94:	bl	2334 <__errno_location@plt>
   13a98:	ldr	r3, [r0]
   13a9c:	cmp	r3, #5
   13aa0:	bne	13ad8 <__cxa_finalize@plt+0x1178c>
   13aa4:	subs	r4, r4, #1
   13aa8:	bne	13a74 <__cxa_finalize@plt+0x11728>
   13aac:	mvn	r6, #4
   13ab0:	mov	r0, r6
   13ab4:	pop	{r3, r4, r5, r6, r7, pc}
   13ab8:	bl	1fbc <isatty@plt>
   13abc:	cmp	r0, #0
   13ac0:	blt	13ae4 <__cxa_finalize@plt+0x11798>
   13ac4:	bne	13ab0 <__cxa_finalize@plt+0x11764>
   13ac8:	mov	r0, r6
   13acc:	mvn	r6, #24
   13ad0:	bl	13248 <__cxa_finalize@plt+0x10efc>
   13ad4:	b	13ab0 <__cxa_finalize@plt+0x11764>
   13ad8:	rsb	r6, r3, #0
   13adc:	mov	r0, r6
   13ae0:	pop	{r3, r4, r5, r6, r7, pc}
   13ae4:	mov	r0, r6
   13ae8:	bl	13248 <__cxa_finalize@plt+0x10efc>
   13aec:	bl	2334 <__errno_location@plt>
   13af0:	ldr	r6, [r0]
   13af4:	rsb	r6, r6, #0
   13af8:	b	13ab0 <__cxa_finalize@plt+0x11764>
   13afc:	ldr	r0, [pc, #24]	; 13b1c <__cxa_finalize@plt+0x117d0>
   13b00:	movw	r2, #2231	; 0x8b7
   13b04:	ldr	r1, [pc, #20]	; 13b20 <__cxa_finalize@plt+0x117d4>
   13b08:	ldr	r3, [pc, #20]	; 13b24 <__cxa_finalize@plt+0x117d8>
   13b0c:	add	r0, pc, r0
   13b10:	add	r1, pc, r1
   13b14:	add	r3, pc, r3
   13b18:	bl	19c9c <__cxa_finalize@plt+0x17950>
   13b1c:	andeq	ip, r0, r0, lsl r1
   13b20:	strdeq	fp, [r0], -r8
   13b24:	andeq	fp, r0, r0, ror #26
   13b28:	push	{r4, lr}
   13b2c:	subs	r4, r0, #0
   13b30:	beq	13b68 <__cxa_finalize@plt+0x1181c>
   13b34:	ldm	r4, {r0, r3}
   13b38:	cmp	r0, r3
   13b3c:	beq	13b58 <__cxa_finalize@plt+0x1180c>
   13b40:	bl	13248 <__cxa_finalize@plt+0x10efc>
   13b44:	str	r0, [r4]
   13b48:	ldr	r0, [r4, #4]
   13b4c:	bl	13248 <__cxa_finalize@plt+0x10efc>
   13b50:	str	r0, [r4, #4]
   13b54:	pop	{r4, pc}
   13b58:	bl	13248 <__cxa_finalize@plt+0x10efc>
   13b5c:	str	r0, [r4, #4]
   13b60:	str	r0, [r4]
   13b64:	pop	{r4, pc}
   13b68:	ldr	r0, [pc, #24]	; 13b88 <__cxa_finalize@plt+0x1183c>
   13b6c:	movw	r2, #2549	; 0x9f5
   13b70:	ldr	r1, [pc, #20]	; 13b8c <__cxa_finalize@plt+0x11840>
   13b74:	ldr	r3, [pc, #20]	; 13b90 <__cxa_finalize@plt+0x11844>
   13b78:	add	r0, pc, r0
   13b7c:	add	r1, pc, r1
   13b80:	add	r3, pc, r3
   13b84:	bl	19c9c <__cxa_finalize@plt+0x17950>
   13b88:	ldrdeq	sp, [r0], -ip
   13b8c:	andeq	fp, r0, ip, lsl #27
   13b90:	muleq	r0, r8, r4
   13b94:	push	{r3, r4, r5, lr}
   13b98:	ldr	r3, [pc, #84]	; 13bf4 <__cxa_finalize@plt+0x118a8>
   13b9c:	add	r3, pc, r3
   13ba0:	ldrb	r3, [r3]
   13ba4:	cmp	r3, #0
   13ba8:	popne	{r3, r4, r5, pc}
   13bac:	mov	r0, #25
   13bb0:	bl	1d88 <getauxval@plt>
   13bb4:	cmp	r0, #0
   13bb8:	ldrne	r5, [r0]
   13bbc:	moveq	r5, r0
   13bc0:	mov	r0, #0
   13bc4:	bl	16638 <__cxa_finalize@plt+0x142ec>
   13bc8:	mov	r4, r0
   13bcc:	mov	r0, #224	; 0xe0
   13bd0:	bl	22e0 <syscall@plt>
   13bd4:	eor	r0, r0, r4
   13bd8:	eor	r0, r0, r5
   13bdc:	bl	1d4c <srand@plt>
   13be0:	ldr	r3, [pc, #16]	; 13bf8 <__cxa_finalize@plt+0x118ac>
   13be4:	mov	r2, #1
   13be8:	add	r3, pc, r3
   13bec:	strb	r2, [r3]
   13bf0:	pop	{r3, r4, r5, pc}
   13bf4:	andeq	r0, r2, r0, asr #9
   13bf8:	andeq	r0, r2, r4, ror r4
   13bfc:	ldr	r3, [pc, #368]	; 13d74 <__cxa_finalize@plt+0x11a28>
   13c00:	cmp	r0, #0
   13c04:	push	{r4, r5, r6, fp, lr}
   13c08:	add	fp, sp, #16
   13c0c:	ldr	r2, [pc, #356]	; 13d78 <__cxa_finalize@plt+0x11a2c>
   13c10:	sub	sp, sp, #28
   13c14:	add	r3, pc, r3
   13c18:	mov	r4, r1
   13c1c:	mov	r1, #0
   13c20:	ldr	r5, [r3, r2]
   13c24:	str	r1, [fp, #-32]	; 0xffffffe0
   13c28:	ldr	r3, [r5]
   13c2c:	str	r3, [fp, #-24]	; 0xffffffe8
   13c30:	blt	13d40 <__cxa_finalize@plt+0x119f4>
   13c34:	bne	13cfc <__cxa_finalize@plt+0x119b0>
   13c38:	ldr	r6, [pc, #316]	; 13d7c <__cxa_finalize@plt+0x11a30>
   13c3c:	add	r6, pc, r6
   13c40:	mov	r0, r6
   13c44:	sub	r1, fp, #32
   13c48:	bl	1ad38 <__cxa_finalize@plt+0x189ec>
   13c4c:	cmp	r0, #0
   13c50:	blt	13d24 <__cxa_finalize@plt+0x119d8>
   13c54:	ldr	r6, [fp, #-32]	; 0xffffffe0
   13c58:	mov	r1, #41	; 0x29
   13c5c:	mov	r0, r6
   13c60:	bl	1e84 <strrchr@plt>
   13c64:	cmp	r0, #0
   13c68:	beq	13d30 <__cxa_finalize@plt+0x119e4>
   13c6c:	ldr	r1, [pc, #268]	; 13d80 <__cxa_finalize@plt+0x11a34>
   13c70:	add	r0, r0, #1
   13c74:	sub	r2, fp, #28
   13c78:	add	r1, pc, r1
   13c7c:	bl	1fec <sscanf@plt>
   13c80:	cmp	r0, #1
   13c84:	ldrne	r0, [fp, #-32]	; 0xffffffe0
   13c88:	mvnne	r6, #4
   13c8c:	bne	13cbc <__cxa_finalize@plt+0x11970>
   13c90:	ldr	r3, [fp, #-28]	; 0xffffffe4
   13c94:	mov	r1, #0
   13c98:	ubfx	r2, r3, #8, #12
   13c9c:	cmp	r2, r1
   13ca0:	beq	13cdc <__cxa_finalize@plt+0x11990>
   13ca4:	cmp	r4, #0
   13ca8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   13cac:	strne	r3, [r4]
   13cb0:	moveq	r6, r4
   13cb4:	movne	r6, #0
   13cb8:	strne	r1, [r4, #4]
   13cbc:	bl	1f20 <free@plt>
   13cc0:	ldr	r2, [fp, #-24]	; 0xffffffe8
   13cc4:	ldr	r3, [r5]
   13cc8:	mov	r0, r6
   13ccc:	cmp	r2, r3
   13cd0:	bne	13d3c <__cxa_finalize@plt+0x119f0>
   13cd4:	sub	sp, fp, #16
   13cd8:	pop	{r4, r5, r6, fp, pc}
   13cdc:	lsr	r0, r3, #12
   13ce0:	uxtb	r2, r3
   13ce4:	bic	r0, r0, #255	; 0xff
   13ce8:	orrs	r2, r0, r2
   13cec:	ldreq	r0, [fp, #-32]	; 0xffffffe0
   13cf0:	mvneq	r6, #1
   13cf4:	bne	13ca4 <__cxa_finalize@plt+0x11958>
   13cf8:	b	13cbc <__cxa_finalize@plt+0x11970>
   13cfc:	sub	sp, sp, #32
   13d00:	ldr	r3, [pc, #124]	; 13d84 <__cxa_finalize@plt+0x11a38>
   13d04:	add	r6, sp, #8
   13d08:	mov	r1, #1
   13d0c:	str	r0, [sp]
   13d10:	mov	r2, #24
   13d14:	mov	r0, r6
   13d18:	add	r3, pc, r3
   13d1c:	bl	2280 <__sprintf_chk@plt>
   13d20:	b	13c40 <__cxa_finalize@plt+0x118f4>
   13d24:	mov	r6, r0
   13d28:	ldr	r0, [fp, #-32]	; 0xffffffe0
   13d2c:	b	13cbc <__cxa_finalize@plt+0x11970>
   13d30:	mov	r0, r6
   13d34:	mvn	r6, #4
   13d38:	b	13cbc <__cxa_finalize@plt+0x11970>
   13d3c:	bl	2154 <__stack_chk_fail@plt>
   13d40:	ldr	r0, [pc, #64]	; 13d88 <__cxa_finalize@plt+0x11a3c>
   13d44:	movw	r2, #3177	; 0xc69
   13d48:	ldr	r1, [pc, #60]	; 13d8c <__cxa_finalize@plt+0x11a40>
   13d4c:	ldr	r3, [pc, #60]	; 13d90 <__cxa_finalize@plt+0x11a44>
   13d50:	add	r0, pc, r0
   13d54:	add	r1, pc, r1
   13d58:	add	r3, pc, r3
   13d5c:	bl	19c9c <__cxa_finalize@plt+0x17950>
   13d60:	mov	r4, r0
   13d64:	ldr	r0, [fp, #-32]	; 0xffffffe0
   13d68:	bl	1f20 <free@plt>
   13d6c:	mov	r0, r4
   13d70:	bl	22d4 <_Unwind_Resume@plt>
   13d74:	andeq	r0, r2, r0, ror r1
   13d78:	andeq	r0, r0, ip, asr #4
   13d7c:	andeq	fp, r0, r0, ror lr
   13d80:	andeq	ip, r0, ip, asr #1
   13d84:	andeq	fp, r0, r8, ror sp
   13d88:	andeq	fp, r0, ip, lsr #26
   13d8c:			; <UNDEFINED> instruction: 0x0000bbb4
   13d90:	andeq	fp, r0, r4, ror #22
   13d94:	ldr	ip, [pc, #112]	; 13e0c <__cxa_finalize@plt+0x11ac0>
   13d98:	mov	r3, #0
   13d9c:	push	{r4, lr}
   13da0:	add	ip, pc, ip
   13da4:	ldr	lr, [pc, #100]	; 13e10 <__cxa_finalize@plt+0x11ac4>
   13da8:	sub	sp, sp, #16
   13dac:	movw	r1, #21523	; 0x5413
   13db0:	add	r2, sp, #4
   13db4:	ldr	r4, [ip, lr]
   13db8:	str	r3, [sp, #4]
   13dbc:	str	r3, [sp, #8]
   13dc0:	ldr	r3, [r4]
   13dc4:	str	r3, [sp, #12]
   13dc8:	bl	1fb0 <ioctl@plt>
   13dcc:	cmp	r0, #0
   13dd0:	blt	13df8 <__cxa_finalize@plt+0x11aac>
   13dd4:	ldrh	r0, [sp, #6]
   13dd8:	cmp	r0, #0
   13ddc:	mvneq	r0, #4
   13de0:	ldr	r2, [sp, #12]
   13de4:	ldr	r3, [r4]
   13de8:	cmp	r2, r3
   13dec:	bne	13e08 <__cxa_finalize@plt+0x11abc>
   13df0:	add	sp, sp, #16
   13df4:	pop	{r4, pc}
   13df8:	bl	2334 <__errno_location@plt>
   13dfc:	ldr	r0, [r0]
   13e00:	rsb	r0, r0, #0
   13e04:	b	13de0 <__cxa_finalize@plt+0x11a94>
   13e08:	bl	2154 <__stack_chk_fail@plt>
   13e0c:	andeq	pc, r1, r4, ror #31
   13e10:	andeq	r0, r0, ip, asr #4
   13e14:	ldr	r3, [pc, #168]	; 13ec4 <__cxa_finalize@plt+0x11b78>
   13e18:	ldr	r1, [pc, #168]	; 13ec8 <__cxa_finalize@plt+0x11b7c>
   13e1c:	add	r3, pc, r3
   13e20:	ldr	r2, [pc, #164]	; 13ecc <__cxa_finalize@plt+0x11b80>
   13e24:	push	{r4, lr}
   13e28:	sub	sp, sp, #8
   13e2c:	ldr	r4, [r3, r1]
   13e30:	add	r2, pc, r2
   13e34:	ldr	r3, [r4]
   13e38:	str	r3, [sp, #4]
   13e3c:	ldr	r3, [r2]
   13e40:	cmp	r3, #0
   13e44:	beq	13e68 <__cxa_finalize@plt+0x11b1c>
   13e48:	ldr	r0, [r2]
   13e4c:	ldr	r2, [sp, #4]
   13e50:	ldr	r3, [r4]
   13e54:	cmp	r2, r3
   13e58:	bne	13e64 <__cxa_finalize@plt+0x11b18>
   13e5c:	add	sp, sp, #8
   13e60:	pop	{r4, pc}
   13e64:	bl	2154 <__stack_chk_fail@plt>
   13e68:	ldr	r0, [pc, #96]	; 13ed0 <__cxa_finalize@plt+0x11b84>
   13e6c:	str	r3, [sp]
   13e70:	add	r0, pc, r0
   13e74:	bl	1e00 <getenv@plt>
   13e78:	cmp	r0, #0
   13e7c:	beq	13e88 <__cxa_finalize@plt+0x11b3c>
   13e80:	mov	r1, sp
   13e84:	bl	1364c <__cxa_finalize@plt+0x11300>
   13e88:	ldr	r3, [sp]
   13e8c:	cmp	r3, #0
   13e90:	ble	13ea4 <__cxa_finalize@plt+0x11b58>
   13e94:	ldr	r2, [pc, #56]	; 13ed4 <__cxa_finalize@plt+0x11b88>
   13e98:	add	r2, pc, r2
   13e9c:	str	r3, [r2]
   13ea0:	b	13e48 <__cxa_finalize@plt+0x11afc>
   13ea4:	mov	r0, #1
   13ea8:	bl	13d94 <__cxa_finalize@plt+0x11a48>
   13eac:	cmp	r0, #0
   13eb0:	strgt	r0, [sp]
   13eb4:	movle	r3, #80	; 0x50
   13eb8:	movgt	r3, r0
   13ebc:	strle	r3, [sp]
   13ec0:	b	13e94 <__cxa_finalize@plt+0x11b48>
   13ec4:	andeq	pc, r1, r8, ror #30
   13ec8:	andeq	r0, r0, ip, asr #4
   13ecc:	andeq	r0, r2, r8, lsr #4
   13ed0:	muleq	r0, r8, pc	; <UNPREDICTABLE>
   13ed4:	andeq	r0, r2, r0, asr #3
   13ed8:	push	{r4, lr}
   13edc:	ldr	r4, [pc, #52]	; 13f18 <__cxa_finalize@plt+0x11bcc>
   13ee0:	add	r4, pc, r4
   13ee4:	ldr	r0, [r4]
   13ee8:	cmp	r0, #0
   13eec:	blt	13efc <__cxa_finalize@plt+0x11bb0>
   13ef0:	adds	r0, r0, #0
   13ef4:	movne	r0, #1
   13ef8:	pop	{r4, pc}
   13efc:	mov	r0, #1
   13f00:	bl	1fbc <isatty@plt>
   13f04:	cmp	r0, #0
   13f08:	movle	r0, #0
   13f0c:	movgt	r0, #1
   13f10:	str	r0, [r4]
   13f14:	b	13ef0 <__cxa_finalize@plt+0x11ba4>
   13f18:	andeq	r0, r2, r0, lsr #2
   13f1c:	ldr	r3, [pc, #176]	; 13fd4 <__cxa_finalize@plt+0x11c88>
   13f20:	ldr	r2, [pc, #176]	; 13fd8 <__cxa_finalize@plt+0x11c8c>
   13f24:	add	r3, pc, r3
   13f28:	push	{r4, r5, r6, lr}
   13f2c:	subs	r6, r0, #0
   13f30:	ldr	r5, [r3, r2]
   13f34:	sub	sp, sp, #136	; 0x88
   13f38:	mov	r4, r1
   13f3c:	ldr	r3, [r5]
   13f40:	str	r3, [sp, #132]	; 0x84
   13f44:	ble	13fb4 <__cxa_finalize@plt+0x11c68>
   13f48:	cmp	r1, #0
   13f4c:	addeq	r4, sp, #4
   13f50:	mov	r1, #0
   13f54:	mov	r2, #128	; 0x80
   13f58:	mov	r0, r4
   13f5c:	bl	1e78 <memset@plt>
   13f60:	mov	r0, #1
   13f64:	mov	r1, r6
   13f68:	mov	r2, r4
   13f6c:	mov	r3, #4
   13f70:	bl	1e18 <waitid@plt>
   13f74:	cmp	r0, #0
   13f78:	bge	13fa8 <__cxa_finalize@plt+0x11c5c>
   13f7c:	bl	2334 <__errno_location@plt>
   13f80:	ldr	r3, [r0]
   13f84:	cmp	r3, #4
   13f88:	beq	13f50 <__cxa_finalize@plt+0x11c04>
   13f8c:	rsb	r0, r3, #0
   13f90:	ldr	r2, [sp, #132]	; 0x84
   13f94:	ldr	r3, [r5]
   13f98:	cmp	r2, r3
   13f9c:	bne	13fb0 <__cxa_finalize@plt+0x11c64>
   13fa0:	add	sp, sp, #136	; 0x88
   13fa4:	pop	{r4, r5, r6, pc}
   13fa8:	mov	r0, #0
   13fac:	b	13f90 <__cxa_finalize@plt+0x11c44>
   13fb0:	bl	2154 <__stack_chk_fail@plt>
   13fb4:	ldr	r0, [pc, #32]	; 13fdc <__cxa_finalize@plt+0x11c90>
   13fb8:	movw	r2, #4128	; 0x1020
   13fbc:	ldr	r1, [pc, #28]	; 13fe0 <__cxa_finalize@plt+0x11c94>
   13fc0:	ldr	r3, [pc, #28]	; 13fe4 <__cxa_finalize@plt+0x11c98>
   13fc4:	add	r0, pc, r0
   13fc8:	add	r1, pc, r1
   13fcc:	add	r3, pc, r3
   13fd0:	bl	19c9c <__cxa_finalize@plt+0x17950>
   13fd4:	andeq	pc, r1, r0, ror #28
   13fd8:	andeq	r0, r0, ip, asr #4
   13fdc:	andeq	fp, r0, ip, ror lr
   13fe0:	andeq	fp, r0, r0, asr #18
   13fe4:	andeq	fp, r0, r0, lsl r9
   13fe8:	ldr	ip, [pc, #144]	; 14080 <__cxa_finalize@plt+0x11d34>
   13fec:	push	{r4, r5, r6, lr}
   13ff0:	add	ip, pc, ip
   13ff4:	ldr	r6, [pc, #136]	; 14084 <__cxa_finalize@plt+0x11d38>
   13ff8:	mvn	r4, #0
   13ffc:	mvn	r5, #0
   14000:	cmp	r3, r5
   14004:	cmpeq	r2, r4
   14008:	sub	sp, sp, #24
   1400c:	mov	lr, #0
   14010:	ldr	r4, [ip, r6]
   14014:	moveq	r2, lr
   14018:	stmib	sp, {r0, lr}
   1401c:	strh	r1, [sp, #8]
   14020:	ldr	r0, [r4]
   14024:	str	r0, [sp, #20]
   14028:	beq	14038 <__cxa_finalize@plt+0x11cec>
   1402c:	add	r0, sp, #12
   14030:	bl	166c4 <__cxa_finalize@plt+0x14378>
   14034:	mov	r2, r0
   14038:	add	r0, sp, #4
   1403c:	mov	r1, #1
   14040:	mov	r3, #0
   14044:	bl	1ec0 <ppoll@plt>
   14048:	cmp	r0, #0
   1404c:	blt	1406c <__cxa_finalize@plt+0x11d20>
   14050:	ldrshne	r0, [sp, #10]
   14054:	ldr	r2, [sp, #20]
   14058:	ldr	r3, [r4]
   1405c:	cmp	r2, r3
   14060:	bne	1407c <__cxa_finalize@plt+0x11d30>
   14064:	add	sp, sp, #24
   14068:	pop	{r4, r5, r6, pc}
   1406c:	bl	2334 <__errno_location@plt>
   14070:	ldr	r0, [r0]
   14074:	rsb	r0, r0, #0
   14078:	b	14054 <__cxa_finalize@plt+0x11d08>
   1407c:	bl	2154 <__stack_chk_fail@plt>
   14080:	muleq	r1, r4, sp
   14084:	andeq	r0, r0, ip, asr #4
   14088:	push	{r4, r5, r6, r7, r8, lr}
   1408c:	subs	r7, r0, #0
   14090:	mov	r5, r1
   14094:	mov	r4, r2
   14098:	mov	r8, r3
   1409c:	blt	14160 <__cxa_finalize@plt+0x11e14>
   140a0:	cmp	r1, #0
   140a4:	beq	14140 <__cxa_finalize@plt+0x11df4>
   140a8:	cmp	r2, #0
   140ac:	movne	r6, #0
   140b0:	bne	140d0 <__cxa_finalize@plt+0x11d84>
   140b4:	b	14138 <__cxa_finalize@plt+0x11dec>
   140b8:	beq	14110 <__cxa_finalize@plt+0x11dc4>
   140bc:	add	r5, r5, r0
   140c0:	rsb	r4, r0, r4
   140c4:	add	r6, r6, r0
   140c8:	cmp	r4, #0
   140cc:	beq	14110 <__cxa_finalize@plt+0x11dc4>
   140d0:	mov	r0, r7
   140d4:	mov	r1, r5
   140d8:	mov	r2, r4
   140dc:	bl	1f38 <read@plt>
   140e0:	cmp	r0, #0
   140e4:	bge	140b8 <__cxa_finalize@plt+0x11d6c>
   140e8:	bl	2334 <__errno_location@plt>
   140ec:	ldr	r0, [r0]
   140f0:	cmp	r0, #4
   140f4:	beq	140c8 <__cxa_finalize@plt+0x11d7c>
   140f8:	cmp	r0, #11
   140fc:	bne	14108 <__cxa_finalize@plt+0x11dbc>
   14100:	cmp	r8, #0
   14104:	bne	14120 <__cxa_finalize@plt+0x11dd4>
   14108:	cmp	r6, #0
   1410c:	beq	14118 <__cxa_finalize@plt+0x11dcc>
   14110:	mov	r0, r6
   14114:	pop	{r4, r5, r6, r7, r8, pc}
   14118:	rsb	r0, r0, #0
   1411c:	pop	{r4, r5, r6, r7, r8, pc}
   14120:	mov	r0, r7
   14124:	mov	r1, #1
   14128:	mvn	r2, #0
   1412c:	mvn	r3, #0
   14130:	bl	13fe8 <__cxa_finalize@plt+0x11c9c>
   14134:	b	140c8 <__cxa_finalize@plt+0x11d7c>
   14138:	mov	r0, r2
   1413c:	pop	{r4, r5, r6, r7, r8, pc}
   14140:	ldr	r0, [pc, #56]	; 14180 <__cxa_finalize@plt+0x11e34>
   14144:	movw	r2, #2567	; 0xa07
   14148:	ldr	r1, [pc, #52]	; 14184 <__cxa_finalize@plt+0x11e38>
   1414c:	ldr	r3, [pc, #52]	; 14188 <__cxa_finalize@plt+0x11e3c>
   14150:	add	r0, pc, r0
   14154:	add	r1, pc, r1
   14158:	add	r3, pc, r3
   1415c:	bl	19c9c <__cxa_finalize@plt+0x17950>
   14160:	ldr	r0, [pc, #36]	; 1418c <__cxa_finalize@plt+0x11e40>
   14164:	movw	r2, #2566	; 0xa06
   14168:	ldr	r1, [pc, #32]	; 14190 <__cxa_finalize@plt+0x11e44>
   1416c:	ldr	r3, [pc, #32]	; 14194 <__cxa_finalize@plt+0x11e48>
   14170:	add	r0, pc, r0
   14174:	add	r1, pc, r1
   14178:	add	r3, pc, r3
   1417c:	bl	19c9c <__cxa_finalize@plt+0x17950>
   14180:	andeq	fp, r0, r4, lsr #28
   14184:			; <UNDEFINED> instruction: 0x0000b7b4
   14188:	andeq	ip, r0, ip, lsl #30
   1418c:	andeq	r9, r0, r4, ror r1
   14190:	muleq	r0, r4, r7
   14194:	andeq	ip, r0, ip, ror #29
   14198:	push	{r3, r4, r5, r6, r7, lr}
   1419c:	mov	r6, r0
   141a0:	ldr	r5, [pc, #236]	; 14294 <__cxa_finalize@plt+0x11f48>
   141a4:	mov	r4, r1
   141a8:	add	r5, pc, r5
   141ac:	ldr	r3, [r5]
   141b0:	cmp	r3, #0
   141b4:	beq	14204 <__cxa_finalize@plt+0x11eb8>
   141b8:	mov	r0, #384	; 0x180
   141bc:	mov	r1, r6
   141c0:	mov	r2, r4
   141c4:	mov	r3, #1
   141c8:	bl	22e0 <syscall@plt>
   141cc:	cmp	r4, r0
   141d0:	beq	1426c <__cxa_finalize@plt+0x11f20>
   141d4:	cmp	r0, #0
   141d8:	bge	14284 <__cxa_finalize@plt+0x11f38>
   141dc:	bl	2334 <__errno_location@plt>
   141e0:	ldr	r0, [r0]
   141e4:	cmp	r0, #38	; 0x26
   141e8:	moveq	r3, #0
   141ec:	streq	r3, [r5]
   141f0:	beq	14204 <__cxa_finalize@plt+0x11eb8>
   141f4:	cmp	r0, #11
   141f8:	bne	14264 <__cxa_finalize@plt+0x11f18>
   141fc:	mov	r3, #1
   14200:	str	r3, [r5]
   14204:	ldr	r0, [pc, #140]	; 14298 <__cxa_finalize@plt+0x11f4c>
   14208:	mov	r1, #256	; 0x100
   1420c:	movt	r1, #8
   14210:	add	r0, pc, r0
   14214:	bl	2088 <open64@plt>
   14218:	subs	r7, r0, #0
   1421c:	blt	14254 <__cxa_finalize@plt+0x11f08>
   14220:	mov	r1, r6
   14224:	mov	r2, r4
   14228:	mov	r3, #1
   1422c:	bl	14088 <__cxa_finalize@plt+0x11d3c>
   14230:	mov	r5, r0
   14234:	mov	r0, r7
   14238:	bl	13248 <__cxa_finalize@plt+0x10efc>
   1423c:	cmp	r5, #0
   14240:	blt	1427c <__cxa_finalize@plt+0x11f30>
   14244:	cmp	r5, r4
   14248:	bne	14284 <__cxa_finalize@plt+0x11f38>
   1424c:	mov	r0, #0
   14250:	pop	{r3, r4, r5, r6, r7, pc}
   14254:	bl	2334 <__errno_location@plt>
   14258:	ldr	r0, [r0]
   1425c:	cmp	r0, #2
   14260:	beq	1428c <__cxa_finalize@plt+0x11f40>
   14264:	rsb	r0, r0, #0
   14268:	pop	{r3, r4, r5, r6, r7, pc}
   1426c:	mov	r3, #1
   14270:	mov	r0, #0
   14274:	str	r3, [r5]
   14278:	pop	{r3, r4, r5, r6, r7, pc}
   1427c:	mov	r0, r5
   14280:	pop	{r3, r4, r5, r6, r7, pc}
   14284:	mvn	r0, #4
   14288:	pop	{r3, r4, r5, r6, r7, pc}
   1428c:	mvn	r0, #37	; 0x25
   14290:	pop	{r3, r4, r5, r6, r7, pc}
   14294:	andeq	pc, r1, r4, asr lr	; <UNPREDICTABLE>
   14298:	andeq	fp, r0, r8, ror #26
   1429c:	push	{r3, r4, r5, lr}
   142a0:	mov	r4, r0
   142a4:	mov	r5, r1
   142a8:	bl	14198 <__cxa_finalize@plt+0x11e4c>
   142ac:	cmp	r0, #0
   142b0:	popge	{r3, r4, r5, pc}
   142b4:	add	r5, r4, r5
   142b8:	bl	13b94 <__cxa_finalize@plt+0x11848>
   142bc:	cmp	r4, r5
   142c0:	popcs	{r3, r4, r5, pc}
   142c4:	bl	2244 <rand@plt>
   142c8:	strb	r0, [r4], #1
   142cc:	cmp	r4, r5
   142d0:	bne	142c4 <__cxa_finalize@plt+0x11f78>
   142d4:	pop	{r3, r4, r5, pc}
   142d8:	push	{r4, r5, r6, r7, r8, lr}
   142dc:	subs	r6, r0, #0
   142e0:	mov	r5, r1
   142e4:	mov	r4, r2
   142e8:	mov	r8, r3
   142ec:	blt	143b8 <__cxa_finalize@plt+0x1206c>
   142f0:	cmp	r1, #0
   142f4:	beq	14398 <__cxa_finalize@plt+0x1204c>
   142f8:	bl	2334 <__errno_location@plt>
   142fc:	cmp	r4, #0
   14300:	mov	r3, #0
   14304:	mov	r7, r0
   14308:	str	r3, [r0]
   1430c:	bne	14328 <__cxa_finalize@plt+0x11fdc>
   14310:	b	14380 <__cxa_finalize@plt+0x12034>
   14314:	beq	14388 <__cxa_finalize@plt+0x1203c>
   14318:	add	r5, r5, r0
   1431c:	rsb	r4, r0, r4
   14320:	cmp	r4, #0
   14324:	beq	14380 <__cxa_finalize@plt+0x12034>
   14328:	mov	r0, r6
   1432c:	mov	r1, r5
   14330:	mov	r2, r4
   14334:	bl	1f44 <write@plt>
   14338:	cmp	r0, #0
   1433c:	bge	14314 <__cxa_finalize@plt+0x11fc8>
   14340:	ldr	r2, [r7]
   14344:	cmp	r2, #4
   14348:	beq	14320 <__cxa_finalize@plt+0x11fd4>
   1434c:	cmp	r2, #11
   14350:	bne	14390 <__cxa_finalize@plt+0x12044>
   14354:	cmp	r8, #0
   14358:	bne	14364 <__cxa_finalize@plt+0x12018>
   1435c:	mvn	r0, #10
   14360:	pop	{r4, r5, r6, r7, r8, pc}
   14364:	mov	r0, r6
   14368:	mov	r1, #4
   1436c:	mvn	r2, #0
   14370:	mvn	r3, #0
   14374:	bl	13fe8 <__cxa_finalize@plt+0x11c9c>
   14378:	cmp	r4, #0
   1437c:	bne	14328 <__cxa_finalize@plt+0x11fdc>
   14380:	mov	r0, #0
   14384:	pop	{r4, r5, r6, r7, r8, pc}
   14388:	mvn	r0, #4
   1438c:	pop	{r4, r5, r6, r7, r8, pc}
   14390:	rsb	r0, r2, #0
   14394:	pop	{r4, r5, r6, r7, r8, pc}
   14398:	ldr	r0, [pc, #56]	; 143d8 <__cxa_finalize@plt+0x1208c>
   1439c:	movw	r2, #2605	; 0xa2d
   143a0:	ldr	r1, [pc, #52]	; 143dc <__cxa_finalize@plt+0x12090>
   143a4:	ldr	r3, [pc, #52]	; 143e0 <__cxa_finalize@plt+0x12094>
   143a8:	add	r0, pc, r0
   143ac:	add	r1, pc, r1
   143b0:	add	r3, pc, r3
   143b4:	bl	19c9c <__cxa_finalize@plt+0x17950>
   143b8:	ldr	r0, [pc, #36]	; 143e4 <__cxa_finalize@plt+0x12098>
   143bc:	movw	r2, #2604	; 0xa2c
   143c0:	ldr	r1, [pc, #32]	; 143e8 <__cxa_finalize@plt+0x1209c>
   143c4:	ldr	r3, [pc, #32]	; 143ec <__cxa_finalize@plt+0x120a0>
   143c8:	add	r0, pc, r0
   143cc:	add	r1, pc, r1
   143d0:	add	r3, pc, r3
   143d4:	bl	19c9c <__cxa_finalize@plt+0x17950>
   143d8:	andeq	fp, r0, ip, asr #23
   143dc:	andeq	fp, r0, ip, asr r5
   143e0:	andeq	fp, r0, r0, lsl #10
   143e4:	andeq	r8, r0, ip, lsl pc
   143e8:	andeq	fp, r0, ip, lsr r5
   143ec:	andeq	fp, r0, r0, ror #9
   143f0:	ldr	r2, [pc, #180]	; 144ac <__cxa_finalize@plt+0x12160>
   143f4:	ldr	r1, [pc, #180]	; 144b0 <__cxa_finalize@plt+0x12164>
   143f8:	add	r2, pc, r2
   143fc:	push	{r4, r5, lr}
   14400:	subs	r5, r0, #0
   14404:	ldr	r4, [r2, r1]
   14408:	sub	sp, sp, #12
   1440c:	ldr	r2, [r4]
   14410:	str	r2, [sp, #4]
   14414:	bne	14444 <__cxa_finalize@plt+0x120f8>
   14418:	mov	r0, #5
   1441c:	bl	2130 <malloc@plt>
   14420:	subs	r2, r0, #0
   14424:	beq	14478 <__cxa_finalize@plt+0x1212c>
   14428:	ldr	r1, [pc, #132]	; 144b4 <__cxa_finalize@plt+0x12168>
   1442c:	mov	r3, r2
   14430:	add	r1, pc, r1
   14434:	ldm	r1, {r0, r1}
   14438:	str	r0, [r2]
   1443c:	strb	r1, [r2, #4]
   14440:	b	1445c <__cxa_finalize@plt+0x12110>
   14444:	bl	204c <getpwuid@plt>
   14448:	cmp	r0, #0
   1444c:	beq	14480 <__cxa_finalize@plt+0x12134>
   14450:	ldr	r0, [r0]
   14454:	bl	22c8 <__strdup@plt>
   14458:	mov	r3, r0
   1445c:	ldr	r2, [sp, #4]
   14460:	mov	r0, r3
   14464:	ldr	r3, [r4]
   14468:	cmp	r2, r3
   1446c:	bne	144a8 <__cxa_finalize@plt+0x1215c>
   14470:	add	sp, sp, #12
   14474:	pop	{r4, r5, pc}
   14478:	mov	r3, #0
   1447c:	b	1445c <__cxa_finalize@plt+0x12110>
   14480:	ldr	r2, [pc, #48]	; 144b8 <__cxa_finalize@plt+0x1216c>
   14484:	mov	r3, r5
   14488:	mov	r0, sp
   1448c:	mov	r1, #1
   14490:	add	r2, pc, r2
   14494:	bl	1f74 <__asprintf_chk@plt>
   14498:	cmp	r0, #0
   1449c:	blt	14478 <__cxa_finalize@plt+0x1212c>
   144a0:	ldr	r3, [sp]
   144a4:	b	1445c <__cxa_finalize@plt+0x12110>
   144a8:	bl	2154 <__stack_chk_fail@plt>
   144ac:	andeq	pc, r1, ip, lsl #19
   144b0:	andeq	r0, r0, ip, asr #4
   144b4:	andeq	fp, r0, r8, lsl #20
   144b8:	andeq	ip, r0, ip, lsl #11
   144bc:	ldr	r2, [pc, #180]	; 14578 <__cxa_finalize@plt+0x1222c>
   144c0:	ldr	r1, [pc, #180]	; 1457c <__cxa_finalize@plt+0x12230>
   144c4:	add	r2, pc, r2
   144c8:	push	{r4, r5, lr}
   144cc:	subs	r5, r0, #0
   144d0:	ldr	r4, [r2, r1]
   144d4:	sub	sp, sp, #12
   144d8:	ldr	r2, [r4]
   144dc:	str	r2, [sp, #4]
   144e0:	bne	14510 <__cxa_finalize@plt+0x121c4>
   144e4:	mov	r0, #5
   144e8:	bl	2130 <malloc@plt>
   144ec:	subs	r2, r0, #0
   144f0:	beq	14544 <__cxa_finalize@plt+0x121f8>
   144f4:	ldr	r1, [pc, #132]	; 14580 <__cxa_finalize@plt+0x12234>
   144f8:	mov	r3, r2
   144fc:	add	r1, pc, r1
   14500:	ldm	r1, {r0, r1}
   14504:	str	r0, [r2]
   14508:	strb	r1, [r2, #4]
   1450c:	b	14528 <__cxa_finalize@plt+0x121dc>
   14510:	bl	21c0 <getgrgid@plt>
   14514:	cmp	r0, #0
   14518:	beq	1454c <__cxa_finalize@plt+0x12200>
   1451c:	ldr	r0, [r0]
   14520:	bl	22c8 <__strdup@plt>
   14524:	mov	r3, r0
   14528:	ldr	r2, [sp, #4]
   1452c:	mov	r0, r3
   14530:	ldr	r3, [r4]
   14534:	cmp	r2, r3
   14538:	bne	14574 <__cxa_finalize@plt+0x12228>
   1453c:	add	sp, sp, #12
   14540:	pop	{r4, r5, pc}
   14544:	mov	r3, #0
   14548:	b	14528 <__cxa_finalize@plt+0x121dc>
   1454c:	ldr	r2, [pc, #48]	; 14584 <__cxa_finalize@plt+0x12238>
   14550:	mov	r3, r5
   14554:	mov	r0, sp
   14558:	mov	r1, #1
   1455c:	add	r2, pc, r2
   14560:	bl	1f74 <__asprintf_chk@plt>
   14564:	cmp	r0, #0
   14568:	blt	14544 <__cxa_finalize@plt+0x121f8>
   1456c:	ldr	r3, [sp]
   14570:	b	14528 <__cxa_finalize@plt+0x121dc>
   14574:	bl	2154 <__stack_chk_fail@plt>
   14578:	andeq	pc, r1, r0, asr #17
   1457c:	andeq	r0, r0, ip, asr #4
   14580:	andeq	fp, r0, ip, lsr r9
   14584:	andeq	ip, r0, r0, asr #9
   14588:	push	{r0, r1, r2, r3}
   1458c:	ldr	r3, [pc, #272]	; 146a4 <__cxa_finalize@plt+0x12358>
   14590:	ldr	r2, [pc, #272]	; 146a8 <__cxa_finalize@plt+0x1235c>
   14594:	add	r3, pc, r3
   14598:	push	{r4, r5, r6, r7, r8, lr}
   1459c:	sub	sp, sp, #8
   145a0:	ldr	r6, [r3, r2]
   145a4:	add	r7, sp, #36	; 0x24
   145a8:	ldr	r5, [sp, #32]
   145ac:	str	r7, [sp]
   145b0:	ldr	r3, [r6]
   145b4:	cmp	r5, #0
   145b8:	str	r3, [sp, #4]
   145bc:	beq	14684 <__cxa_finalize@plt+0x12338>
   145c0:	mov	r0, r5
   145c4:	add	r8, sp, #40	; 0x28
   145c8:	bl	1fe0 <strlen@plt>
   145cc:	str	r8, [sp]
   145d0:	mov	r4, r0
   145d4:	ldr	r0, [sp, #36]	; 0x24
   145d8:	cmp	r0, #0
   145dc:	bne	14600 <__cxa_finalize@plt+0x122b4>
   145e0:	b	14634 <__cxa_finalize@plt+0x122e8>
   145e4:	ldr	r3, [sp]
   145e8:	add	r4, r4, r0
   145ec:	add	r2, r3, #4
   145f0:	str	r2, [sp]
   145f4:	ldr	r0, [r3]
   145f8:	cmp	r0, #0
   145fc:	beq	14634 <__cxa_finalize@plt+0x122e8>
   14600:	bl	1fe0 <strlen@plt>
   14604:	mvn	r3, r4
   14608:	cmp	r0, r3
   1460c:	bls	145e4 <__cxa_finalize@plt+0x12298>
   14610:	mov	r0, #0
   14614:	ldr	r2, [sp, #4]
   14618:	ldr	r3, [r6]
   1461c:	cmp	r2, r3
   14620:	bne	146a0 <__cxa_finalize@plt+0x12354>
   14624:	add	sp, sp, #8
   14628:	pop	{r4, r5, r6, r7, r8, lr}
   1462c:	add	sp, sp, #16
   14630:	bx	lr
   14634:	adds	r0, r4, #1
   14638:	bl	2130 <malloc@plt>
   1463c:	subs	r4, r0, #0
   14640:	beq	14610 <__cxa_finalize@plt+0x122c4>
   14644:	mov	r1, r5
   14648:	mov	r0, r4
   1464c:	bl	1e6c <stpcpy@plt>
   14650:	ldr	r1, [sp, #36]	; 0x24
   14654:	str	r8, [sp]
   14658:	cmp	r1, #0
   1465c:	addne	r7, r7, #8
   14660:	beq	1467c <__cxa_finalize@plt+0x12330>
   14664:	bl	1e6c <stpcpy@plt>
   14668:	str	r7, [sp]
   1466c:	add	r7, r7, #4
   14670:	ldr	r1, [r7, #-8]
   14674:	cmp	r1, #0
   14678:	bne	14664 <__cxa_finalize@plt+0x12318>
   1467c:	mov	r0, r4
   14680:	b	14614 <__cxa_finalize@plt+0x122c8>
   14684:	mov	r0, #1
   14688:	bl	2130 <malloc@plt>
   1468c:	subs	r3, r0, #0
   14690:	strbne	r5, [r3]
   14694:	movne	r0, r3
   14698:	bne	14614 <__cxa_finalize@plt+0x122c8>
   1469c:	b	14610 <__cxa_finalize@plt+0x122c4>
   146a0:	bl	2154 <__stack_chk_fail@plt>
   146a4:	strdeq	pc, [r1], -r0
   146a8:	andeq	r0, r0, ip, asr #4
   146ac:	ldr	r3, [pc, #200]	; 1477c <__cxa_finalize@plt+0x12430>
   146b0:	ldr	r2, [pc, #200]	; 14780 <__cxa_finalize@plt+0x12434>
   146b4:	add	r3, pc, r3
   146b8:	push	{r4, r5, r6, r7, lr}
   146bc:	subs	r6, r0, #0
   146c0:	ldr	r7, [r3, r2]
   146c4:	sub	sp, sp, #12
   146c8:	ldr	r5, [pc, #180]	; 14784 <__cxa_finalize@plt+0x12438>
   146cc:	mov	r4, #0
   146d0:	str	r4, [sp]
   146d4:	ldr	r3, [r7]
   146d8:	add	r5, pc, r5
   146dc:	sub	r5, r5, #4
   146e0:	str	r3, [sp, #4]
   146e4:	beq	14758 <__cxa_finalize@plt+0x1240c>
   146e8:	ldr	r0, [r5, #4]!
   146ec:	cmp	r0, #0
   146f0:	beq	14704 <__cxa_finalize@plt+0x123b8>
   146f4:	mov	r1, r6
   146f8:	bl	231c <strcmp@plt>
   146fc:	cmp	r0, #0
   14700:	beq	14748 <__cxa_finalize@plt+0x123fc>
   14704:	add	r4, r4, #1
   14708:	cmp	r4, #8
   1470c:	bne	146e8 <__cxa_finalize@plt+0x1239c>
   14710:	mov	r0, r6
   14714:	mov	r1, sp
   14718:	bl	1343c <__cxa_finalize@plt+0x110f0>
   1471c:	cmp	r0, #0
   14720:	blt	14750 <__cxa_finalize@plt+0x12404>
   14724:	ldr	r0, [sp]
   14728:	cmp	r0, #7
   1472c:	mvnhi	r0, #0
   14730:	ldr	r2, [sp, #4]
   14734:	ldr	r3, [r7]
   14738:	cmp	r2, r3
   1473c:	bne	14778 <__cxa_finalize@plt+0x1242c>
   14740:	add	sp, sp, #12
   14744:	pop	{r4, r5, r6, r7, pc}
   14748:	mov	r0, r4
   1474c:	b	14730 <__cxa_finalize@plt+0x123e4>
   14750:	mvn	r0, #0
   14754:	b	14730 <__cxa_finalize@plt+0x123e4>
   14758:	ldr	r0, [pc, #40]	; 14788 <__cxa_finalize@plt+0x1243c>
   1475c:	movw	r2, #5501	; 0x157d
   14760:	ldr	r1, [pc, #36]	; 1478c <__cxa_finalize@plt+0x12440>
   14764:	ldr	r3, [pc, #36]	; 14790 <__cxa_finalize@plt+0x12444>
   14768:	add	r0, pc, r0
   1476c:	add	r1, pc, r1
   14770:	add	r3, pc, r3
   14774:	bl	19c9c <__cxa_finalize@plt+0x17950>
   14778:	bl	2154 <__stack_chk_fail@plt>
   1477c:	ldrdeq	pc, [r1], -r0
   14780:	andeq	r0, r0, ip, asr #4
   14784:	andeq	pc, r1, r8, ror #8
   14788:	andeq	ip, r0, r4, asr r0
   1478c:	muleq	r0, ip, r1
   14790:	andeq	ip, r0, r0, lsl #16
   14794:	cmp	r0, #31
   14798:	push	{r4, r5, lr}
   1479c:	mov	r4, r0
   147a0:	sub	sp, sp, #12
   147a4:	bls	147f8 <__cxa_finalize@plt+0x124ac>
   147a8:	bl	1da0 <__libc_current_sigrtmin@plt>
   147ac:	cmp	r4, r0
   147b0:	bge	14814 <__cxa_finalize@plt+0x124c8>
   147b4:	ldr	r0, [pc, #152]	; 14854 <__cxa_finalize@plt+0x12508>
   147b8:	add	r0, pc, r0
   147bc:	bl	213c <__tls_get_addr@plt>
   147c0:	ldr	lr, [pc, #144]	; 14858 <__cxa_finalize@plt+0x1250c>
   147c4:	ldr	ip, [pc, #144]	; 1485c <__cxa_finalize@plt+0x12510>
   147c8:	mov	r1, #19
   147cc:	add	lr, pc, lr
   147d0:	mov	r3, r1
   147d4:	str	r4, [sp, #4]
   147d8:	add	r4, ip, r0
   147dc:	mov	r2, #1
   147e0:	str	lr, [sp]
   147e4:	mov	r0, r4
   147e8:	bl	20ac <__snprintf_chk@plt>
   147ec:	mov	r0, r4
   147f0:	add	sp, sp, #12
   147f4:	pop	{r4, r5, pc}
   147f8:	ldr	r3, [pc, #96]	; 14860 <__cxa_finalize@plt+0x12514>
   147fc:	add	r3, pc, r3
   14800:	ldr	r0, [r3, r0, lsl #2]
   14804:	cmp	r0, #0
   14808:	beq	147a8 <__cxa_finalize@plt+0x1245c>
   1480c:	add	sp, sp, #12
   14810:	pop	{r4, r5, pc}
   14814:	bl	21a8 <__libc_current_sigrtmax@plt>
   14818:	cmp	r4, r0
   1481c:	bgt	147b4 <__cxa_finalize@plt+0x12468>
   14820:	bl	1da0 <__libc_current_sigrtmin@plt>
   14824:	mov	r5, r0
   14828:	ldr	r0, [pc, #52]	; 14864 <__cxa_finalize@plt+0x12518>
   1482c:	rsb	r4, r5, r4
   14830:	add	r0, pc, r0
   14834:	bl	213c <__tls_get_addr@plt>
   14838:	ldr	lr, [pc, #40]	; 14868 <__cxa_finalize@plt+0x1251c>
   1483c:	mov	r1, #19
   14840:	ldr	ip, [pc, #20]	; 1485c <__cxa_finalize@plt+0x12510>
   14844:	add	lr, pc, lr
   14848:	mov	r3, r1
   1484c:	str	r4, [sp, #4]
   14850:	b	147d8 <__cxa_finalize@plt+0x1248c>
   14854:	strdeq	pc, [r1], -r4
   14858:	strdeq	fp, [r0], -r8
   1485c:	andeq	r0, r0, r4, lsr r0
   14860:	andeq	pc, r1, r4, ror #6
   14864:	andeq	pc, r1, ip, ror r7	; <UNPREDICTABLE>
   14868:	andeq	fp, r0, r4, ror r8
   1486c:	and	r0, r0, #3
   14870:	cmp	r0, #3
   14874:	beq	14888 <__cxa_finalize@plt+0x1253c>
   14878:	ldr	r3, [pc, #16]	; 14890 <__cxa_finalize@plt+0x12544>
   1487c:	add	r3, pc, r3
   14880:	ldr	r0, [r3, r0, lsl #2]
   14884:	bx	lr
   14888:	mvn	r0, #21
   1488c:	bx	lr
   14890:	ldrdeq	ip, [r0], -ip	; <UNPREDICTABLE>
   14894:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   14898:	mov	r4, r2
   1489c:	mov	r5, r3
   148a0:	mvn	r2, #0
   148a4:	mvn	r3, #0
   148a8:	cmp	r5, r3
   148ac:	cmpeq	r4, r2
   148b0:	sub	sp, sp, #32
   148b4:	mov	r8, r0
   148b8:	mov	r9, r1
   148bc:	beq	149e0 <__cxa_finalize@plt+0x12694>
   148c0:	cmp	r4, #0
   148c4:	sbcs	r3, r5, #268435456	; 0x10000000
   148c8:	bge	149d0 <__cxa_finalize@plt+0x12684>
   148cc:	cmp	r4, #0
   148d0:	sbcs	r3, r5, #262144	; 0x40000
   148d4:	bge	149e8 <__cxa_finalize@plt+0x1269c>
   148d8:	cmp	r4, #0
   148dc:	sbcs	r3, r5, #256	; 0x100
   148e0:	bge	149f8 <__cxa_finalize@plt+0x126ac>
   148e4:	cmp	r4, #1073741824	; 0x40000000
   148e8:	sbcs	r3, r5, #0
   148ec:	bge	14a08 <__cxa_finalize@plt+0x126bc>
   148f0:	cmp	r4, #1048576	; 0x100000
   148f4:	sbcs	r3, r5, #0
   148f8:	bge	14948 <__cxa_finalize@plt+0x125fc>
   148fc:	cmp	r4, #1024	; 0x400
   14900:	sbcs	r3, r5, #0
   14904:	movge	sl, #5
   14908:	movge	r6, #1024	; 0x400
   1490c:	movge	r7, #0
   14910:	bge	14954 <__cxa_finalize@plt+0x12608>
   14914:	ldr	ip, [pc, #252]	; 14a18 <__cxa_finalize@plt+0x126cc>
   14918:	mov	r2, #1
   1491c:	strd	r4, [sp, #8]
   14920:	mvn	r3, #0
   14924:	add	ip, pc, ip
   14928:	str	ip, [sp]
   1492c:	bl	20ac <__snprintf_chk@plt>
   14930:	add	r9, r8, r9
   14934:	mov	r0, r8
   14938:	mov	r3, #0
   1493c:	strb	r3, [r9, #-1]
   14940:	add	sp, sp, #32
   14944:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   14948:	mov	r6, #1048576	; 0x100000
   1494c:	mov	r7, #0
   14950:	mov	sl, #4
   14954:	ldr	ip, [pc, #192]	; 14a1c <__cxa_finalize@plt+0x126d0>
   14958:	mov	r2, r6
   1495c:	mov	r3, r7
   14960:	mov	r0, r4
   14964:	mov	r1, r5
   14968:	add	ip, pc, ip
   1496c:	str	ip, [sp]
   14970:	bl	1b7ec <__cxa_finalize@plt+0x194a0>
   14974:	mov	ip, #10
   14978:	mov	r2, r6
   1497c:	mov	r3, r7
   14980:	umull	r6, r7, r4, ip
   14984:	mla	r7, ip, r5, r7
   14988:	strd	r0, [sp, #8]
   1498c:	mov	r0, r6
   14990:	mov	r1, r7
   14994:	bl	1b834 <__cxa_finalize@plt+0x194e8>
   14998:	mov	r2, #10
   1499c:	mov	r3, #0
   149a0:	bl	1b834 <__cxa_finalize@plt+0x194e8>
   149a4:	ldr	ip, [pc, #116]	; 14a20 <__cxa_finalize@plt+0x126d4>
   149a8:	mov	r0, r8
   149ac:	mov	r1, r9
   149b0:	add	ip, pc, ip
   149b4:	ldr	ip, [ip, sl, lsl #4]
   149b8:	str	ip, [sp, #24]
   149bc:	strd	r2, [sp, #16]
   149c0:	mov	r2, #1
   149c4:	mvn	r3, #0
   149c8:	bl	20ac <__snprintf_chk@plt>
   149cc:	b	14930 <__cxa_finalize@plt+0x125e4>
   149d0:	mov	sl, #0
   149d4:	mov	r6, #0
   149d8:	mov	r7, #268435456	; 0x10000000
   149dc:	b	14954 <__cxa_finalize@plt+0x12608>
   149e0:	mov	r0, #0
   149e4:	b	14940 <__cxa_finalize@plt+0x125f4>
   149e8:	mov	sl, #1
   149ec:	mov	r6, #0
   149f0:	mov	r7, #262144	; 0x40000
   149f4:	b	14954 <__cxa_finalize@plt+0x12608>
   149f8:	mov	sl, #2
   149fc:	mov	r6, #0
   14a00:	mov	r7, #256	; 0x100
   14a04:	b	14954 <__cxa_finalize@plt+0x12608>
   14a08:	mov	sl, #3
   14a0c:	mov	r6, #1073741824	; 0x40000000
   14a10:	mov	r7, #0
   14a14:	b	14954 <__cxa_finalize@plt+0x12608>
   14a18:	andeq	fp, r0, r4, asr r9
   14a1c:	andeq	fp, r0, r4, lsl #18
   14a20:	andeq	pc, r1, r0, lsr r1	; <UNPREDICTABLE>
   14a24:	push	{r4, r5, r6, lr}
   14a28:	subs	r6, r0, #0
   14a2c:	mov	r4, r1
   14a30:	beq	14a58 <__cxa_finalize@plt+0x1270c>
   14a34:	mov	r0, r1
   14a38:	bl	2130 <malloc@plt>
   14a3c:	subs	r5, r0, #0
   14a40:	beq	14a50 <__cxa_finalize@plt+0x12704>
   14a44:	mov	r1, r6
   14a48:	mov	r2, r4
   14a4c:	bl	201c <memcpy@plt>
   14a50:	mov	r0, r5
   14a54:	pop	{r4, r5, r6, pc}
   14a58:	ldr	r0, [pc, #24]	; 14a78 <__cxa_finalize@plt+0x1272c>
   14a5c:	movw	r2, #5690	; 0x163a
   14a60:	ldr	r1, [pc, #20]	; 14a7c <__cxa_finalize@plt+0x12730>
   14a64:	ldr	r3, [pc, #20]	; 14a80 <__cxa_finalize@plt+0x12734>
   14a68:	add	r0, pc, r0
   14a6c:	add	r1, pc, r1
   14a70:	add	r3, pc, r3
   14a74:	bl	19c9c <__cxa_finalize@plt+0x17950>
   14a78:	andeq	ip, r0, ip, ror #19
   14a7c:	muleq	r0, ip, lr
   14a80:	andeq	ip, r0, ip, ror #10
   14a84:	ldr	ip, [pc, #228]	; 14b70 <__cxa_finalize@plt+0x12824>
   14a88:	mov	r2, #7
   14a8c:	push	{r4, r5, r6, r7, r8, lr}
   14a90:	add	ip, pc, ip
   14a94:	ldr	lr, [pc, #216]	; 14b74 <__cxa_finalize@plt+0x12828>
   14a98:	sub	sp, sp, #24
   14a9c:	add	r4, sp, #12
   14aa0:	mov	r6, r1
   14aa4:	mov	r1, #1
   14aa8:	mov	r7, r0
   14aac:	ldr	r5, [ip, lr]
   14ab0:	mov	ip, #4
   14ab4:	add	lr, sp, #16
   14ab8:	str	ip, [sp, #16]
   14abc:	str	lr, [sp]
   14ac0:	mov	r3, r4
   14ac4:	ldr	ip, [r5]
   14ac8:	str	ip, [sp, #20]
   14acc:	bl	22b0 <getsockopt@plt>
   14ad0:	cmp	r0, #0
   14ad4:	blt	14ae4 <__cxa_finalize@plt+0x12798>
   14ad8:	ldr	r3, [sp, #16]
   14adc:	cmp	r3, #4
   14ae0:	beq	14b28 <__cxa_finalize@plt+0x127dc>
   14ae4:	mov	r8, #4
   14ae8:	mov	r0, r7
   14aec:	str	r8, [sp]
   14af0:	mov	r1, #1
   14af4:	mov	r2, #32
   14af8:	mov	r3, r4
   14afc:	str	r6, [sp, #12]
   14b00:	bl	22ec <setsockopt@plt>
   14b04:	cmp	r0, #0
   14b08:	blt	14b3c <__cxa_finalize@plt+0x127f0>
   14b0c:	mov	r0, #1
   14b10:	ldr	r2, [sp, #20]
   14b14:	ldr	r3, [r5]
   14b18:	cmp	r2, r3
   14b1c:	bne	14b6c <__cxa_finalize@plt+0x12820>
   14b20:	add	sp, sp, #24
   14b24:	pop	{r4, r5, r6, r7, r8, pc}
   14b28:	ldr	r3, [sp, #12]
   14b2c:	cmp	r3, r6, lsl #1
   14b30:	movcs	r0, #0
   14b34:	bcc	14ae4 <__cxa_finalize@plt+0x12798>
   14b38:	b	14b10 <__cxa_finalize@plt+0x127c4>
   14b3c:	str	r8, [sp]
   14b40:	mov	r0, r7
   14b44:	mov	r3, r4
   14b48:	mov	r1, #1
   14b4c:	mov	r2, #7
   14b50:	bl	22ec <setsockopt@plt>
   14b54:	cmp	r0, #0
   14b58:	bge	14b0c <__cxa_finalize@plt+0x127c0>
   14b5c:	bl	2334 <__errno_location@plt>
   14b60:	ldr	r0, [r0]
   14b64:	rsb	r0, r0, #0
   14b68:	b	14b10 <__cxa_finalize@plt+0x127c4>
   14b6c:	bl	2154 <__stack_chk_fail@plt>
   14b70:	strdeq	pc, [r1], -r4
   14b74:	andeq	r0, r0, ip, asr #4
   14b78:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14b7c:	add	fp, sp, #32
   14b80:	ldr	r3, [pc, #572]	; 14dc4 <__cxa_finalize@plt+0x12a78>
   14b84:	sub	sp, sp, #2080	; 0x820
   14b88:	sub	sp, sp, #4
   14b8c:	ldr	ip, [pc, #564]	; 14dc8 <__cxa_finalize@plt+0x12a7c>
   14b90:	add	r3, pc, r3
   14b94:	str	r2, [fp, #-2104]	; 0xfffff7c8
   14b98:	cmp	r0, #0
   14b9c:	ldr	ip, [r3, ip]
   14ba0:	mov	r9, r1
   14ba4:	ldr	r3, [ip]
   14ba8:	str	ip, [fp, #-2108]	; 0xfffff7c4
   14bac:	str	r3, [fp, #-40]	; 0xffffffd8
   14bb0:	blt	14d54 <__cxa_finalize@plt+0x12a08>
   14bb4:	cmp	r1, #0
   14bb8:	beq	14d74 <__cxa_finalize@plt+0x12a28>
   14bbc:	ldr	r1, [fp, #-2104]	; 0xfffff7c8
   14bc0:	cmp	r1, #0
   14bc4:	beq	14d94 <__cxa_finalize@plt+0x12a48>
   14bc8:	ldr	r4, [pc, #508]	; 14dcc <__cxa_finalize@plt+0x12a80>
   14bcc:	cmp	r0, #0
   14bd0:	add	r4, pc, r4
   14bd4:	bne	14cd4 <__cxa_finalize@plt+0x12988>
   14bd8:	ldr	r1, [pc, #496]	; 14dd0 <__cxa_finalize@plt+0x12a84>
   14bdc:	mov	r0, r4
   14be0:	add	r1, pc, r1
   14be4:	bl	2040 <fopen64@plt>
   14be8:	subs	r5, r0, #0
   14bec:	beq	14d30 <__cxa_finalize@plt+0x129e4>
   14bf0:	mov	r0, r9
   14bf4:	sub	r7, fp, #2080	; 0x820
   14bf8:	bl	1fe0 <strlen@plt>
   14bfc:	sub	r7, r7, #4
   14c00:	sub	r2, fp, #36	; 0x24
   14c04:	movw	r6, #2047	; 0x7ff
   14c08:	add	r2, r2, r0
   14c0c:	str	r0, [fp, #-2096]	; 0xfffff7d0
   14c10:	str	r2, [fp, #-2100]	; 0xfffff7cc
   14c14:	mov	r4, #0
   14c18:	b	14c30 <__cxa_finalize@plt+0x128e4>
   14c1c:	sub	sl, r7, #4
   14c20:	strb	r0, [sl, r4]
   14c24:	add	r4, r4, #1
   14c28:	cmp	r4, r6
   14c2c:	beq	14ccc <__cxa_finalize@plt+0x12980>
   14c30:	mov	r0, r5
   14c34:	bl	1e24 <_IO_getc@plt>
   14c38:	cmn	r0, #1
   14c3c:	beq	14d20 <__cxa_finalize@plt+0x129d4>
   14c40:	cmp	r0, #0
   14c44:	bne	14c1c <__cxa_finalize@plt+0x128d0>
   14c48:	sub	sl, fp, #2080	; 0x820
   14c4c:	mov	r8, r0
   14c50:	sub	sl, sl, #8
   14c54:	sub	r3, fp, #36	; 0x24
   14c58:	mov	r0, sl
   14c5c:	add	r4, r3, r4
   14c60:	mov	r1, r9
   14c64:	ldr	r2, [fp, #-2096]	; 0xfffff7d0
   14c68:	mov	r3, #0
   14c6c:	strb	r3, [r4, #-2052]	; 0xfffff7fc
   14c70:	bl	1d7c <memcmp@plt>
   14c74:	cmp	r0, #0
   14c78:	bne	14c8c <__cxa_finalize@plt+0x12940>
   14c7c:	ldr	r1, [fp, #-2100]	; 0xfffff7cc
   14c80:	ldrb	r2, [r1, #-2052]	; 0xfffff7fc
   14c84:	cmp	r2, #61	; 0x3d
   14c88:	beq	14cfc <__cxa_finalize@plt+0x129b0>
   14c8c:	cmp	r8, #0
   14c90:	beq	14c14 <__cxa_finalize@plt+0x128c8>
   14c94:	mov	r4, #0
   14c98:	mov	r0, r4
   14c9c:	ldr	r3, [fp, #-2104]	; 0xfffff7c8
   14ca0:	str	r0, [r3]
   14ca4:	mov	r0, r5
   14ca8:	bl	1df4 <fclose@plt>
   14cac:	ldr	r1, [fp, #-2108]	; 0xfffff7c4
   14cb0:	mov	r0, r4
   14cb4:	ldr	r2, [fp, #-40]	; 0xffffffd8
   14cb8:	ldr	r3, [r1]
   14cbc:	cmp	r2, r3
   14cc0:	bne	14dbc <__cxa_finalize@plt+0x12a70>
   14cc4:	sub	sp, fp, #32
   14cc8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14ccc:	mov	r8, #0
   14cd0:	b	14c54 <__cxa_finalize@plt+0x12908>
   14cd4:	sub	sp, sp, #40	; 0x28
   14cd8:	ldr	r3, [pc, #244]	; 14dd4 <__cxa_finalize@plt+0x12a88>
   14cdc:	add	r4, sp, #8
   14ce0:	mov	r1, #1
   14ce4:	str	r0, [sp]
   14ce8:	mov	r2, #27
   14cec:	mov	r0, r4
   14cf0:	add	r3, pc, r3
   14cf4:	bl	2280 <__sprintf_chk@plt>
   14cf8:	b	14bd8 <__cxa_finalize@plt+0x1288c>
   14cfc:	ldr	r2, [fp, #-2096]	; 0xfffff7d0
   14d00:	add	r0, r2, #1
   14d04:	add	r0, sl, r0
   14d08:	bl	22c8 <__strdup@plt>
   14d0c:	cmp	r0, #0
   14d10:	mvneq	r4, #11
   14d14:	beq	14ca4 <__cxa_finalize@plt+0x12958>
   14d18:	mov	r4, #1
   14d1c:	b	14c9c <__cxa_finalize@plt+0x12950>
   14d20:	sub	sl, fp, #2080	; 0x820
   14d24:	mov	r8, #1
   14d28:	sub	sl, sl, #8
   14d2c:	b	14c54 <__cxa_finalize@plt+0x12908>
   14d30:	bl	2334 <__errno_location@plt>
   14d34:	ldr	r4, [r0]
   14d38:	rsb	r4, r4, #0
   14d3c:	b	14cac <__cxa_finalize@plt+0x12960>
   14d40:	mov	r4, r0
   14d44:	mov	r0, r5
   14d48:	bl	1df4 <fclose@plt>
   14d4c:	mov	r0, r4
   14d50:	bl	22d4 <_Unwind_Resume@plt>
   14d54:	ldr	r0, [pc, #124]	; 14dd8 <__cxa_finalize@plt+0x12a8c>
   14d58:	movw	r2, #5869	; 0x16ed
   14d5c:	ldr	r1, [pc, #120]	; 14ddc <__cxa_finalize@plt+0x12a90>
   14d60:	ldr	r3, [pc, #120]	; 14de0 <__cxa_finalize@plt+0x12a94>
   14d64:	add	r0, pc, r0
   14d68:	add	r1, pc, r1
   14d6c:	add	r3, pc, r3
   14d70:	bl	19c9c <__cxa_finalize@plt+0x17950>
   14d74:	ldr	r0, [pc, #104]	; 14de4 <__cxa_finalize@plt+0x12a98>
   14d78:	movw	r2, #5870	; 0x16ee
   14d7c:	ldr	r1, [pc, #100]	; 14de8 <__cxa_finalize@plt+0x12a9c>
   14d80:	ldr	r3, [pc, #100]	; 14dec <__cxa_finalize@plt+0x12aa0>
   14d84:	add	r0, pc, r0
   14d88:	add	r1, pc, r1
   14d8c:	add	r3, pc, r3
   14d90:	bl	19c9c <__cxa_finalize@plt+0x17950>
   14d94:	ldr	r0, [pc, #84]	; 14df0 <__cxa_finalize@plt+0x12aa4>
   14d98:	movw	r2, #5871	; 0x16ef
   14d9c:	ldr	r1, [pc, #80]	; 14df4 <__cxa_finalize@plt+0x12aa8>
   14da0:	ldr	r3, [pc, #80]	; 14df8 <__cxa_finalize@plt+0x12aac>
   14da4:	add	r0, pc, r0
   14da8:	add	r1, pc, r1
   14dac:	add	r3, pc, r3
   14db0:	bl	19c9c <__cxa_finalize@plt+0x17950>
   14db4:	mov	r4, r0
   14db8:	b	14d4c <__cxa_finalize@plt+0x12a00>
   14dbc:	bl	2154 <__stack_chk_fail@plt>
   14dc0:	b	14db4 <__cxa_finalize@plt+0x12a68>
   14dc4:	strdeq	pc, [r1], -r4
   14dc8:	andeq	r0, r0, ip, asr #4
   14dcc:			; <UNDEFINED> instruction: 0x0000b7b8
   14dd0:	andeq	sl, r0, ip, lsl pc
   14dd4:			; <UNDEFINED> instruction: 0x0000b6b4
   14dd8:	andeq	sl, r0, r8, lsl sp
   14ddc:	andeq	sl, r0, r0, lsr #23
   14de0:	andeq	sl, r0, r0, ror #22
   14de4:	muleq	r0, r4, r2
   14de8:	andeq	sl, r0, r0, lsl #23
   14dec:	andeq	sl, r0, r0, asr #22
   14df0:	strdeq	fp, [r0], -r8
   14df4:	andeq	sl, r0, r0, ror #22
   14df8:	andeq	sl, r0, r0, lsr #22
   14dfc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14e00:	subs	r4, r0, #0
   14e04:	sub	sp, sp, #12
   14e08:	mov	r7, r1
   14e0c:	mov	r9, r2
   14e10:	beq	14f68 <__cxa_finalize@plt+0x12c1c>
   14e14:	cmp	r1, #0
   14e18:	beq	14f48 <__cxa_finalize@plt+0x12bfc>
   14e1c:	cmp	r2, #0
   14e20:	beq	14f28 <__cxa_finalize@plt+0x12bdc>
   14e24:	mov	r0, r1
   14e28:	bl	1fe0 <strlen@plt>
   14e2c:	str	r0, [sp]
   14e30:	mov	r0, r9
   14e34:	bl	1fe0 <strlen@plt>
   14e38:	mov	fp, r0
   14e3c:	mov	r0, r4
   14e40:	bl	1fe0 <strlen@plt>
   14e44:	mov	r6, r0
   14e48:	add	r0, r0, #1
   14e4c:	bl	2130 <malloc@plt>
   14e50:	subs	sl, r0, #0
   14e54:	beq	14f20 <__cxa_finalize@plt+0x12bd4>
   14e58:	ldr	r3, [sp]
   14e5c:	mov	r8, sl
   14e60:	rsb	fp, r3, fp
   14e64:	str	fp, [sp, #4]
   14e68:	ldrb	fp, [r4]
   14e6c:	cmp	fp, #0
   14e70:	beq	14eec <__cxa_finalize@plt+0x12ba0>
   14e74:	mov	r0, r7
   14e78:	bl	1fe0 <strlen@plt>
   14e7c:	mov	r1, r7
   14e80:	mov	r5, r0
   14e84:	mov	r0, r4
   14e88:	mov	r2, r5
   14e8c:	bl	228c <strncmp@plt>
   14e90:	cmp	r0, #0
   14e94:	bne	14efc <__cxa_finalize@plt+0x12bb0>
   14e98:	add	r5, r4, r5
   14e9c:	cmp	r5, #0
   14ea0:	beq	14efc <__cxa_finalize@plt+0x12bb0>
   14ea4:	ldr	r3, [sp, #4]
   14ea8:	mov	r0, r8
   14eac:	rsb	r5, r8, sl
   14eb0:	add	r6, r6, r3
   14eb4:	add	r1, r6, #1
   14eb8:	bl	22a4 <realloc@plt>
   14ebc:	subs	sl, r0, #0
   14ec0:	beq	14f0c <__cxa_finalize@plt+0x12bc0>
   14ec4:	ldr	r3, [sp]
   14ec8:	add	r0, sl, r5
   14ecc:	mov	r1, r9
   14ed0:	mov	r8, sl
   14ed4:	add	r4, r4, r3
   14ed8:	bl	1e6c <stpcpy@plt>
   14edc:	ldrb	fp, [r4]
   14ee0:	cmp	fp, #0
   14ee4:	mov	sl, r0
   14ee8:	bne	14e74 <__cxa_finalize@plt+0x12b28>
   14eec:	mov	r0, r8
   14ef0:	strb	fp, [sl]
   14ef4:	add	sp, sp, #12
   14ef8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14efc:	strb	fp, [sl]
   14f00:	add	r4, r4, #1
   14f04:	add	sl, sl, #1
   14f08:	b	14e68 <__cxa_finalize@plt+0x12b1c>
   14f0c:	mov	r0, r8
   14f10:	bl	1f20 <free@plt>
   14f14:	mov	r0, sl
   14f18:	add	sp, sp, #12
   14f1c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14f20:	mov	r0, sl
   14f24:	b	14ef4 <__cxa_finalize@plt+0x12ba8>
   14f28:	ldr	r0, [pc, #88]	; 14f88 <__cxa_finalize@plt+0x12c3c>
   14f2c:	movw	r2, #6305	; 0x18a1
   14f30:	ldr	r1, [pc, #84]	; 14f8c <__cxa_finalize@plt+0x12c40>
   14f34:	ldr	r3, [pc, #84]	; 14f90 <__cxa_finalize@plt+0x12c44>
   14f38:	add	r0, pc, r0
   14f3c:	add	r1, pc, r1
   14f40:	add	r3, pc, r3
   14f44:	bl	19c9c <__cxa_finalize@plt+0x17950>
   14f48:	ldr	r0, [pc, #68]	; 14f94 <__cxa_finalize@plt+0x12c48>
   14f4c:	movw	r2, #6304	; 0x18a0
   14f50:	ldr	r1, [pc, #64]	; 14f98 <__cxa_finalize@plt+0x12c4c>
   14f54:	ldr	r3, [pc, #64]	; 14f9c <__cxa_finalize@plt+0x12c50>
   14f58:	add	r0, pc, r0
   14f5c:	add	r1, pc, r1
   14f60:	add	r3, pc, r3
   14f64:	bl	19c9c <__cxa_finalize@plt+0x17950>
   14f68:	ldr	r0, [pc, #48]	; 14fa0 <__cxa_finalize@plt+0x12c54>
   14f6c:	movw	r2, #6303	; 0x189f
   14f70:	ldr	r1, [pc, #44]	; 14fa4 <__cxa_finalize@plt+0x12c58>
   14f74:	ldr	r3, [pc, #44]	; 14fa8 <__cxa_finalize@plt+0x12c5c>
   14f78:	add	r0, pc, r0
   14f7c:	add	r1, pc, r1
   14f80:	add	r3, pc, r3
   14f84:	bl	19c9c <__cxa_finalize@plt+0x17950>
   14f88:	andeq	fp, r0, ip, asr r5
   14f8c:	andeq	sl, r0, ip, asr #19
   14f90:	andeq	ip, r0, r8, ror #1
   14f94:	andeq	fp, r0, r0, lsr r5
   14f98:	andeq	sl, r0, ip, lsr #19
   14f9c:	andeq	ip, r0, r8, asr #1
   14fa0:	andeq	sl, r0, r4, lsr r0
   14fa4:	andeq	sl, r0, ip, lsl #19
   14fa8:	andeq	ip, r0, r8, lsr #1
   14fac:	push	{r4, r5, r6, r7, r8, lr}
   14fb0:	subs	r7, r0, #0
   14fb4:	mov	r4, r1
   14fb8:	mov	r5, r2
   14fbc:	mov	r6, r3
   14fc0:	beq	15028 <__cxa_finalize@plt+0x12cdc>
   14fc4:	cmp	r1, #0
   14fc8:	beq	15048 <__cxa_finalize@plt+0x12cfc>
   14fcc:	ldr	r3, [r1]
   14fd0:	cmp	r3, r2
   14fd4:	bcs	15018 <__cxa_finalize@plt+0x12ccc>
   14fd8:	mov	r1, r6
   14fdc:	mov	r0, #64	; 0x40
   14fe0:	bl	1b228 <__cxa_finalize@plt+0x18edc>
   14fe4:	lsl	r8, r5, #1
   14fe8:	mul	r5, r6, r5
   14fec:	cmp	r8, r0
   14ff0:	movcc	r8, r0
   14ff4:	mul	r1, r6, r8
   14ff8:	cmp	r1, r5
   14ffc:	bcc	15020 <__cxa_finalize@plt+0x12cd4>
   15000:	ldr	r0, [r7]
   15004:	bl	22a4 <realloc@plt>
   15008:	cmp	r0, #0
   1500c:	strne	r0, [r7]
   15010:	strne	r8, [r4]
   15014:	pop	{r4, r5, r6, r7, r8, pc}
   15018:	ldr	r0, [r7]
   1501c:	pop	{r4, r5, r6, r7, r8, pc}
   15020:	mov	r0, #0
   15024:	pop	{r4, r5, r6, r7, r8, pc}
   15028:	ldr	r0, [pc, #56]	; 15068 <__cxa_finalize@plt+0x12d1c>
   1502c:	movw	r2, #6664	; 0x1a08
   15030:	ldr	r1, [pc, #52]	; 1506c <__cxa_finalize@plt+0x12d20>
   15034:	ldr	r3, [pc, #52]	; 15070 <__cxa_finalize@plt+0x12d24>
   15038:	add	r0, pc, r0
   1503c:	add	r1, pc, r1
   15040:	add	r3, pc, r3
   15044:	bl	19c9c <__cxa_finalize@plt+0x17950>
   15048:	ldr	r0, [pc, #36]	; 15074 <__cxa_finalize@plt+0x12d28>
   1504c:	movw	r2, #6665	; 0x1a09
   15050:	ldr	r1, [pc, #32]	; 15078 <__cxa_finalize@plt+0x12d2c>
   15054:	ldr	r3, [pc, #32]	; 1507c <__cxa_finalize@plt+0x12d30>
   15058:	add	r0, pc, r0
   1505c:	add	r1, pc, r1
   15060:	add	r3, pc, r3
   15064:	bl	19c9c <__cxa_finalize@plt+0x17950>
   15068:	andeq	ip, r0, ip, lsl r4
   1506c:	andeq	sl, r0, ip, asr #17
   15070:			; <UNDEFINED> instruction: 0x0000bfb8
   15074:	andeq	fp, r0, ip, lsl #9
   15078:	andeq	sl, r0, ip, lsr #17
   1507c:	muleq	r0, r8, pc	; <UNPREDICTABLE>
   15080:	ldr	ip, [pc, #852]	; 153dc <__cxa_finalize@plt+0x13090>
   15084:	cmp	r3, #0
   15088:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1508c:	add	fp, sp, #32
   15090:	ldr	lr, [pc, #840]	; 153e0 <__cxa_finalize@plt+0x13094>
   15094:	sub	sp, sp, #44	; 0x2c
   15098:	add	ip, pc, ip
   1509c:	str	r3, [fp, #-64]	; 0xffffffc0
   150a0:	mov	r4, r1
   150a4:	str	r2, [fp, #-68]	; 0xffffffbc
   150a8:	mov	r3, ip
   150ac:	str	r0, [fp, #-60]	; 0xffffffc4
   150b0:	mov	r2, #0
   150b4:	ldr	lr, [ip, lr]
   150b8:	str	r2, [fp, #-48]	; 0xffffffd0
   150bc:	ldr	r3, [lr]
   150c0:	str	lr, [fp, #-56]	; 0xffffffc8
   150c4:	str	r3, [fp, #-40]	; 0xffffffd8
   150c8:	beq	152b4 <__cxa_finalize@plt+0x12f68>
   150cc:	ldr	r2, [fp, #-60]	; 0xffffffc4
   150d0:	cmp	r2, #0
   150d4:	blt	152ec <__cxa_finalize@plt+0x12fa0>
   150d8:	bne	1523c <__cxa_finalize@plt+0x12ef0>
   150dc:	ldr	r5, [pc, #768]	; 153e4 <__cxa_finalize@plt+0x13098>
   150e0:	add	r5, pc, r5
   150e4:	ldr	r1, [pc, #764]	; 153e8 <__cxa_finalize@plt+0x1309c>
   150e8:	mov	r0, r5
   150ec:	add	r1, pc, r1
   150f0:	bl	2040 <fopen64@plt>
   150f4:	subs	r6, r0, #0
   150f8:	beq	1528c <__cxa_finalize@plt+0x12f40>
   150fc:	cmp	r4, #0
   15100:	bne	15314 <__cxa_finalize@plt+0x12fc8>
   15104:	str	r4, [fp, #-44]	; 0xffffffd4
   15108:	sub	r7, fp, #48	; 0x30
   1510c:	sub	r8, fp, #44	; 0x2c
   15110:	b	15160 <__cxa_finalize@plt+0x12e14>
   15114:	mov	r0, r7
   15118:	mov	r1, r8
   1511c:	add	r2, r4, #2
   15120:	mov	r3, #1
   15124:	bl	14fac <__cxa_finalize@plt+0x12c60>
   15128:	cmp	r0, #0
   1512c:	beq	1522c <__cxa_finalize@plt+0x12ee0>
   15130:	ldr	r3, [fp, #-48]	; 0xffffffd0
   15134:	add	r9, r4, #1
   15138:	add	sl, r3, r4
   1513c:	bl	210c <__ctype_b_loc@plt>
   15140:	lsl	r1, r5, #1
   15144:	mov	r4, r9
   15148:	ldr	r0, [r0]
   1514c:	ldrh	r1, [r0, r1]
   15150:	tst	r1, #16384	; 0x4000
   15154:	uxtbne	r5, r5
   15158:	moveq	r5, #32
   1515c:	strb	r5, [sl]
   15160:	mov	r0, r6
   15164:	bl	1e24 <_IO_getc@plt>
   15168:	cmn	r0, #1
   1516c:	mov	r5, r0
   15170:	bne	15114 <__cxa_finalize@plt+0x12dc8>
   15174:	cmp	r4, #0
   15178:	bne	15278 <__cxa_finalize@plt+0x12f2c>
   1517c:	ldr	r0, [fp, #-48]	; 0xffffffd0
   15180:	cmp	r0, #0
   15184:	beq	15194 <__cxa_finalize@plt+0x12e48>
   15188:	ldrb	r3, [r0]
   1518c:	cmp	r3, #0
   15190:	bne	151f8 <__cxa_finalize@plt+0x12eac>
   15194:	mov	r3, #0
   15198:	str	r3, [fp, #-44]	; 0xffffffd4
   1519c:	bl	1f20 <free@plt>
   151a0:	ldr	r2, [fp, #-68]	; 0xffffffbc
   151a4:	cmp	r2, #0
   151a8:	mvneq	r4, #1
   151ac:	beq	1526c <__cxa_finalize@plt+0x12f20>
   151b0:	ldr	r0, [fp, #-60]	; 0xffffffc4
   151b4:	sub	r1, fp, #44	; 0x2c
   151b8:	bl	13894 <__cxa_finalize@plt+0x11548>
   151bc:	cmp	r0, #0
   151c0:	blt	1529c <__cxa_finalize@plt+0x12f50>
   151c4:	ldr	r0, [pc, #544]	; 153ec <__cxa_finalize@plt+0x130a0>
   151c8:	mov	r3, #0
   151cc:	ldr	r2, [pc, #540]	; 153f0 <__cxa_finalize@plt+0x130a4>
   151d0:	add	r0, pc, r0
   151d4:	ldr	r1, [fp, #-44]	; 0xffffffd4
   151d8:	add	r2, pc, r2
   151dc:	bl	14588 <__cxa_finalize@plt+0x1223c>
   151e0:	cmp	r0, #0
   151e4:	str	r0, [fp, #-48]	; 0xffffffd0
   151e8:	beq	15268 <__cxa_finalize@plt+0x12f1c>
   151ec:	ldr	r0, [fp, #-44]	; 0xffffffd4
   151f0:	bl	1f20 <free@plt>
   151f4:	ldr	r0, [fp, #-48]	; 0xffffffd0
   151f8:	ldr	r1, [fp, #-64]	; 0xffffffc0
   151fc:	mov	r4, #0
   15200:	str	r0, [r1]
   15204:	mov	r0, r6
   15208:	bl	1df4 <fclose@plt>
   1520c:	ldr	r1, [fp, #-56]	; 0xffffffc8
   15210:	mov	r0, r4
   15214:	ldr	r2, [fp, #-40]	; 0xffffffd8
   15218:	ldr	r3, [r1]
   1521c:	cmp	r2, r3
   15220:	bne	152a4 <__cxa_finalize@plt+0x12f58>
   15224:	sub	sp, fp, #32
   15228:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1522c:	ldr	r0, [fp, #-48]	; 0xffffffd0
   15230:	mvn	r4, #11
   15234:	bl	1f20 <free@plt>
   15238:	b	15204 <__cxa_finalize@plt+0x12eb8>
   1523c:	ldr	r3, [fp, #-60]	; 0xffffffc4
   15240:	sub	sp, sp, #40	; 0x28
   15244:	add	r5, sp, #8
   15248:	mov	r1, #1
   1524c:	mov	r2, #27
   15250:	str	r3, [sp]
   15254:	mov	r0, r5
   15258:	ldr	r3, [pc, #404]	; 153f4 <__cxa_finalize@plt+0x130a8>
   1525c:	add	r3, pc, r3
   15260:	bl	2280 <__sprintf_chk@plt>
   15264:	b	150e4 <__cxa_finalize@plt+0x12d98>
   15268:	mvn	r4, #11
   1526c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   15270:	bl	1f20 <free@plt>
   15274:	b	15204 <__cxa_finalize@plt+0x12eb8>
   15278:	ldr	r2, [fp, #-48]	; 0xffffffd0
   1527c:	mov	r3, #0
   15280:	add	r4, r2, r4
   15284:	strb	r3, [r4, #-1]
   15288:	b	1517c <__cxa_finalize@plt+0x12e30>
   1528c:	bl	2334 <__errno_location@plt>
   15290:	ldr	r4, [r0]
   15294:	rsb	r4, r4, #0
   15298:	b	1520c <__cxa_finalize@plt+0x12ec0>
   1529c:	mov	r4, r0
   152a0:	b	1526c <__cxa_finalize@plt+0x12f20>
   152a4:	bl	2154 <__stack_chk_fail@plt>
   152a8:	mov	r4, r0
   152ac:	mov	r0, r4
   152b0:	bl	22d4 <_Unwind_Resume@plt>
   152b4:	ldr	r0, [pc, #316]	; 153f8 <__cxa_finalize@plt+0x130ac>
   152b8:	movw	r2, #723	; 0x2d3
   152bc:	ldr	r1, [pc, #312]	; 153fc <__cxa_finalize@plt+0x130b0>
   152c0:	ldr	r3, [pc, #312]	; 15400 <__cxa_finalize@plt+0x130b4>
   152c4:	add	r0, pc, r0
   152c8:	add	r1, pc, r1
   152cc:	add	r3, pc, r3
   152d0:	bl	19c9c <__cxa_finalize@plt+0x17950>
   152d4:	mov	r4, r0
   152d8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   152dc:	bl	1f20 <free@plt>
   152e0:	mov	r0, r6
   152e4:	bl	1df4 <fclose@plt>
   152e8:	b	152ac <__cxa_finalize@plt+0x12f60>
   152ec:	ldr	r0, [pc, #272]	; 15404 <__cxa_finalize@plt+0x130b8>
   152f0:	mov	r2, #724	; 0x2d4
   152f4:	ldr	r1, [pc, #268]	; 15408 <__cxa_finalize@plt+0x130bc>
   152f8:	ldr	r3, [pc, #268]	; 1540c <__cxa_finalize@plt+0x130c0>
   152fc:	add	r0, pc, r0
   15300:	add	r1, pc, r1
   15304:	add	r3, pc, r3
   15308:	bl	19c9c <__cxa_finalize@plt+0x17950>
   1530c:	mov	r4, r0
   15310:	b	152e0 <__cxa_finalize@plt+0x12f94>
   15314:	mov	r0, r4
   15318:	bl	2130 <malloc@plt>
   1531c:	cmp	r0, #0
   15320:	mov	r7, r0
   15324:	str	r0, [fp, #-48]	; 0xffffffd0
   15328:	beq	153d0 <__cxa_finalize@plt+0x13084>
   1532c:	mov	r9, #32
   15330:	mov	r5, #0
   15334:	b	15354 <__cxa_finalize@plt+0x13008>
   15338:	bl	210c <__ctype_b_loc@plt>
   1533c:	lsl	r2, r8, #1
   15340:	ldr	r1, [r0]
   15344:	ldrh	r2, [r1, r2]
   15348:	tst	r2, #16384	; 0x4000
   1534c:	bne	1539c <__cxa_finalize@plt+0x13050>
   15350:	mov	r5, #1
   15354:	mov	r0, r6
   15358:	bl	1e24 <_IO_getc@plt>
   1535c:	cmn	r0, #1
   15360:	mov	r8, r0
   15364:	bne	15338 <__cxa_finalize@plt+0x12fec>
   15368:	cmp	r4, #4
   1536c:	movhi	r3, #0
   15370:	strbhi	r3, [r7]
   15374:	bhi	1517c <__cxa_finalize@plt+0x12e30>
   15378:	sub	r4, r4, #1
   1537c:	ldr	r1, [pc, #140]	; 15410 <__cxa_finalize@plt+0x130c4>
   15380:	mov	r0, r7
   15384:	add	r1, pc, r1
   15388:	mov	r2, r4
   1538c:	bl	201c <memcpy@plt>
   15390:	mov	r3, #0
   15394:	strb	r3, [r7, r4]
   15398:	b	1517c <__cxa_finalize@plt+0x12e30>
   1539c:	cmp	r5, #0
   153a0:	beq	153b8 <__cxa_finalize@plt+0x1306c>
   153a4:	cmp	r4, #4
   153a8:	bls	15378 <__cxa_finalize@plt+0x1302c>
   153ac:	strb	r9, [r7]
   153b0:	sub	r4, r4, #1
   153b4:	add	r7, r7, #1
   153b8:	cmp	r4, #4
   153bc:	bls	15378 <__cxa_finalize@plt+0x1302c>
   153c0:	strb	r8, [r7]
   153c4:	sub	r4, r4, #1
   153c8:	add	r7, r7, #1
   153cc:	b	15330 <__cxa_finalize@plt+0x12fe4>
   153d0:	mvn	r4, #11
   153d4:	b	15204 <__cxa_finalize@plt+0x12eb8>
   153d8:	b	152a8 <__cxa_finalize@plt+0x12f5c>
   153dc:	andeq	lr, r1, ip, ror #25
   153e0:	andeq	r0, r0, ip, asr #4
   153e4:	andeq	fp, r0, r0, lsl r4
   153e8:	andeq	sl, r0, r0, lsl sl
   153ec:	strdeq	fp, [r0], -r0
   153f0:	andeq	fp, r0, r0, lsr r3
   153f4:	andeq	sl, r0, ip, lsl #17
   153f8:	andeq	sl, r0, r0, lsr r8
   153fc:	andeq	sl, r0, r0, asr #12
   15400:	ldrdeq	sl, [r0], -r0
   15404:	andeq	sl, r0, r0, lsl #15
   15408:	andeq	sl, r0, r8, lsl #12
   1540c:	muleq	r0, r8, r5
   15410:	andeq	fp, r0, r0, lsl #3
   15414:	push	{r4, lr}
   15418:	mov	r4, r0
   1541c:	bl	1fe0 <strlen@plt>
   15420:	cmp	r0, #32
   15424:	beq	154a8 <__cxa_finalize@plt+0x1315c>
   15428:	cmp	r0, #36	; 0x24
   1542c:	beq	15438 <__cxa_finalize@plt+0x130ec>
   15430:	mov	r0, #0
   15434:	pop	{r4, pc}
   15438:	mov	r3, #0
   1543c:	b	1547c <__cxa_finalize@plt+0x13130>
   15440:	cmp	r3, #23
   15444:	cmpne	r3, #18
   15448:	sub	r1, r2, #48	; 0x30
   1544c:	movne	r0, #0
   15450:	moveq	r0, #1
   15454:	beq	1548c <__cxa_finalize@plt+0x13140>
   15458:	cmp	r1, #9
   1545c:	bic	r2, r2, #32
   15460:	sub	r2, r2, #65	; 0x41
   15464:	bls	15470 <__cxa_finalize@plt+0x13124>
   15468:	cmp	r2, #25
   1546c:	pophi	{r4, pc}
   15470:	add	r3, r3, #1
   15474:	cmp	r3, #36	; 0x24
   15478:	beq	154a0 <__cxa_finalize@plt+0x13154>
   1547c:	cmp	r3, #13
   15480:	cmpne	r3, #8
   15484:	ldrb	r2, [r4, r3]
   15488:	bne	15440 <__cxa_finalize@plt+0x130f4>
   1548c:	cmp	r2, #45	; 0x2d
   15490:	bne	15430 <__cxa_finalize@plt+0x130e4>
   15494:	add	r3, r3, #1
   15498:	cmp	r3, #36	; 0x24
   1549c:	bne	1547c <__cxa_finalize@plt+0x13130>
   154a0:	mov	r0, #1
   154a4:	pop	{r4, pc}
   154a8:	mov	r3, #0
   154ac:	ldrb	r2, [r4, r3]
   154b0:	add	r3, r3, #1
   154b4:	bic	r1, r2, #32
   154b8:	sub	r2, r2, #48	; 0x30
   154bc:	cmp	r2, #9
   154c0:	sub	r1, r1, #65	; 0x41
   154c4:	bls	154d0 <__cxa_finalize@plt+0x13184>
   154c8:	cmp	r1, #25
   154cc:	bhi	15430 <__cxa_finalize@plt+0x130e4>
   154d0:	cmp	r3, #32
   154d4:	bne	154ac <__cxa_finalize@plt+0x13160>
   154d8:	mov	r0, #1
   154dc:	pop	{r4, pc}
   154e0:	push	{r4, lr}
   154e4:	subs	r4, r0, #0
   154e8:	beq	15528 <__cxa_finalize@plt+0x131dc>
   154ec:	mov	r0, #0
   154f0:	bl	15e38 <__cxa_finalize@plt+0x13aec>
   154f4:	cmp	r0, #0
   154f8:	ble	15514 <__cxa_finalize@plt+0x131c8>
   154fc:	mov	r1, #0
   15500:	mov	r3, r4
   15504:	mov	r2, r1
   15508:	mov	r0, #1
   1550c:	pop	{r4, lr}
   15510:	b	15080 <__cxa_finalize@plt+0x12d34>
   15514:	ldr	r0, [pc, #44]	; 15548 <__cxa_finalize@plt+0x131fc>
   15518:	mov	r1, r4
   1551c:	pop	{r4, lr}
   15520:	add	r0, pc, r0
   15524:	b	1ad38 <__cxa_finalize@plt+0x189ec>
   15528:	ldr	r0, [pc, #28]	; 1554c <__cxa_finalize@plt+0x13200>
   1552c:	movw	r2, #6791	; 0x1a87
   15530:	ldr	r1, [pc, #24]	; 15550 <__cxa_finalize@plt+0x13204>
   15534:	ldr	r3, [pc, #24]	; 15554 <__cxa_finalize@plt+0x13208>
   15538:	add	r0, pc, r0
   1553c:	add	r1, pc, r1
   15540:	add	r3, pc, r3
   15544:	bl	19c9c <__cxa_finalize@plt+0x17950>
   15548:	strdeq	sl, [r0], -r4
   1554c:	andeq	r7, r0, r4, lsr sp
   15550:	andeq	sl, r0, ip, asr #7
   15554:	andeq	fp, r0, ip, lsl #21
   15558:	push	{r4, r5, r6, lr}
   1555c:	subs	r4, r0, #0
   15560:	mov	r6, r1
   15564:	beq	155a8 <__cxa_finalize@plt+0x1325c>
   15568:	mov	r0, #63	; 0x3f
   1556c:	bl	1f98 <umask@plt>
   15570:	mov	r1, r6
   15574:	mov	r5, r0
   15578:	mov	r0, r4
   1557c:	bl	1e9c <mkostemp64@plt>
   15580:	cmp	r0, #0
   15584:	movge	r4, r0
   15588:	bge	15598 <__cxa_finalize@plt+0x1324c>
   1558c:	bl	2334 <__errno_location@plt>
   15590:	ldr	r4, [r0]
   15594:	rsb	r4, r4, #0
   15598:	mov	r0, r5
   1559c:	bl	1f98 <umask@plt>
   155a0:	mov	r0, r4
   155a4:	pop	{r4, r5, r6, pc}
   155a8:	ldr	r0, [pc, #44]	; 155dc <__cxa_finalize@plt+0x13290>
   155ac:	movw	r2, #7114	; 0x1bca
   155b0:	ldr	r1, [pc, #40]	; 155e0 <__cxa_finalize@plt+0x13294>
   155b4:	ldr	r3, [pc, #40]	; 155e4 <__cxa_finalize@plt+0x13298>
   155b8:	add	r0, pc, r0
   155bc:	add	r1, pc, r1
   155c0:	add	r3, pc, r3
   155c4:	bl	19c9c <__cxa_finalize@plt+0x17950>
   155c8:	mov	r4, r0
   155cc:	mov	r0, r5
   155d0:	bl	1f98 <umask@plt>
   155d4:	mov	r0, r4
   155d8:	bl	22d4 <_Unwind_Resume@plt>
   155dc:	andeq	sl, r0, r8, ror #31
   155e0:	andeq	sl, r0, ip, asr #6
   155e4:	muleq	r0, r4, sl
   155e8:	ldr	r3, [pc, #868]	; 15954 <__cxa_finalize@plt+0x13608>
   155ec:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   155f0:	subs	r7, r0, #0
   155f4:	ldr	r0, [pc, #860]	; 15958 <__cxa_finalize@plt+0x1360c>
   155f8:	sub	sp, sp, #44	; 0x2c
   155fc:	add	r3, pc, r3
   15600:	mov	r6, #0
   15604:	str	r1, [sp, #16]
   15608:	str	r2, [sp, #20]
   1560c:	ldr	r0, [r3, r0]
   15610:	str	r6, [sp, #28]
   15614:	str	r6, [sp, #32]
   15618:	ldr	r3, [r0]
   1561c:	str	r0, [sp, #8]
   15620:	str	r3, [sp, #36]	; 0x24
   15624:	beq	15914 <__cxa_finalize@plt+0x135c8>
   15628:	ldr	sl, [r7]
   1562c:	cmp	sl, #0
   15630:	beq	158f4 <__cxa_finalize@plt+0x135a8>
   15634:	ldr	r2, [sp, #16]
   15638:	cmp	r2, #0
   1563c:	beq	15934 <__cxa_finalize@plt+0x135e8>
   15640:	ldr	fp, [pc, #788]	; 1595c <__cxa_finalize@plt+0x13610>
   15644:	add	r8, sp, #28
   15648:	ldr	r3, [pc, #784]	; 15960 <__cxa_finalize@plt+0x13614>
   1564c:	add	r9, sp, #32
   15650:	ldr	r1, [pc, #780]	; 15964 <__cxa_finalize@plt+0x13618>
   15654:	add	fp, pc, fp
   15658:	mvn	r5, #0
   1565c:	add	r3, pc, r3
   15660:	add	r1, pc, r1
   15664:	str	r3, [sp, #4]
   15668:	str	r1, [sp, #12]
   1566c:	ldrb	r4, [sl]
   15670:	cmp	r5, #6
   15674:	addls	pc, pc, r5, lsl #2
   15678:	b	157d0 <__cxa_finalize@plt+0x13484>
   1567c:	b	15794 <__cxa_finalize@plt+0x13448>
   15680:	b	15758 <__cxa_finalize@plt+0x1340c>
   15684:	b	15738 <__cxa_finalize@plt+0x133ec>
   15688:	b	156fc <__cxa_finalize@plt+0x133b0>
   1568c:	b	156dc <__cxa_finalize@plt+0x13390>
   15690:	b	15698 <__cxa_finalize@plt+0x1334c>
   15694:	b	15800 <__cxa_finalize@plt+0x134b4>
   15698:	cmp	r4, #0
   1569c:	beq	158b8 <__cxa_finalize@plt+0x1356c>
   156a0:	mov	r0, r8
   156a4:	mov	r1, r9
   156a8:	add	r2, r6, #2
   156ac:	mov	r3, #1
   156b0:	bl	14fac <__cxa_finalize@plt+0x12c60>
   156b4:	cmp	r0, #0
   156b8:	beq	158d0 <__cxa_finalize@plt+0x13584>
   156bc:	ldr	r3, [sp, #28]
   156c0:	mov	r5, #4
   156c4:	strb	r4, [r3, r6]
   156c8:	add	r6, r6, #1
   156cc:	ldr	sl, [r7]
   156d0:	add	sl, sl, #1
   156d4:	str	sl, [r7]
   156d8:	b	1566c <__cxa_finalize@plt+0x13320>
   156dc:	cmp	r4, #0
   156e0:	beq	158c4 <__cxa_finalize@plt+0x13578>
   156e4:	cmp	r4, #34	; 0x22
   156e8:	beq	158a0 <__cxa_finalize@plt+0x13554>
   156ec:	cmp	r4, #92	; 0x5c
   156f0:	bne	15870 <__cxa_finalize@plt+0x13524>
   156f4:	mov	r5, #5
   156f8:	b	156d0 <__cxa_finalize@plt+0x13384>
   156fc:	cmp	r4, #0
   15700:	beq	158b8 <__cxa_finalize@plt+0x1356c>
   15704:	mov	r0, r8
   15708:	mov	r1, r9
   1570c:	add	r2, r6, #2
   15710:	mov	r3, #1
   15714:	bl	14fac <__cxa_finalize@plt+0x12c60>
   15718:	cmp	r0, #0
   1571c:	beq	158d0 <__cxa_finalize@plt+0x13584>
   15720:	ldr	r3, [sp, #28]
   15724:	mov	r5, #2
   15728:	strb	r4, [r3, r6]
   1572c:	add	r6, r6, #1
   15730:	ldr	sl, [r7]
   15734:	b	156d0 <__cxa_finalize@plt+0x13384>
   15738:	cmp	r4, #0
   1573c:	beq	158b8 <__cxa_finalize@plt+0x1356c>
   15740:	cmp	r4, #39	; 0x27
   15744:	beq	158a0 <__cxa_finalize@plt+0x13554>
   15748:	cmp	r4, #92	; 0x5c
   1574c:	bne	15870 <__cxa_finalize@plt+0x13524>
   15750:	mov	r5, #3
   15754:	b	156d0 <__cxa_finalize@plt+0x13384>
   15758:	cmp	r4, #0
   1575c:	beq	158b8 <__cxa_finalize@plt+0x1356c>
   15760:	mov	r0, r8
   15764:	mov	r1, r9
   15768:	add	r2, r6, #2
   1576c:	mov	r3, #1
   15770:	bl	14fac <__cxa_finalize@plt+0x12c60>
   15774:	cmp	r0, #0
   15778:	beq	158d0 <__cxa_finalize@plt+0x13584>
   1577c:	ldr	r3, [sp, #28]
   15780:	mov	r5, #0
   15784:	strb	r4, [r3, r6]
   15788:	add	r6, r6, #1
   1578c:	ldr	sl, [r7]
   15790:	b	156d0 <__cxa_finalize@plt+0x13384>
   15794:	cmp	r4, #0
   15798:	beq	1581c <__cxa_finalize@plt+0x134d0>
   1579c:	cmp	r4, #39	; 0x27
   157a0:	beq	157f8 <__cxa_finalize@plt+0x134ac>
   157a4:	cmp	r4, #92	; 0x5c
   157a8:	beq	158a8 <__cxa_finalize@plt+0x1355c>
   157ac:	cmp	r4, #34	; 0x22
   157b0:	beq	158b0 <__cxa_finalize@plt+0x13564>
   157b4:	ldr	r0, [sp, #12]
   157b8:	mov	r1, r4
   157bc:	bl	1e30 <strchr@plt>
   157c0:	cmp	r0, #0
   157c4:	movne	r5, #6
   157c8:	bne	156d0 <__cxa_finalize@plt+0x13384>
   157cc:	b	15760 <__cxa_finalize@plt+0x13414>
   157d0:	cmp	r4, #0
   157d4:	beq	1581c <__cxa_finalize@plt+0x134d0>
   157d8:	mov	r0, fp
   157dc:	mov	r1, r4
   157e0:	bl	1e30 <strchr@plt>
   157e4:	cmp	r0, #0
   157e8:	mvnne	r5, #0
   157ec:	bne	156d0 <__cxa_finalize@plt+0x13384>
   157f0:	cmp	r4, #39	; 0x27
   157f4:	bne	157a4 <__cxa_finalize@plt+0x13458>
   157f8:	mov	r5, #2
   157fc:	b	156d0 <__cxa_finalize@plt+0x13384>
   15800:	cmp	r4, #0
   15804:	beq	1581c <__cxa_finalize@plt+0x134d0>
   15808:	mov	r1, r4
   1580c:	ldr	r0, [sp, #4]
   15810:	bl	1e30 <strchr@plt>
   15814:	cmp	r0, #0
   15818:	bne	156d0 <__cxa_finalize@plt+0x13384>
   1581c:	ldr	r3, [sp, #28]
   15820:	cmp	r3, #0
   15824:	ldreq	r1, [sp, #16]
   15828:	movne	r0, #0
   1582c:	ldrne	r2, [sp, #16]
   15830:	moveq	r0, r3
   15834:	strbne	r0, [r3, r6]
   15838:	moveq	r4, r0
   1583c:	ldrne	r3, [sp, #28]
   15840:	movne	r4, #1
   15844:	streq	r3, [r1]
   15848:	strne	r3, [r2]
   1584c:	bl	1f20 <free@plt>
   15850:	ldr	r1, [sp, #8]
   15854:	ldr	r2, [sp, #36]	; 0x24
   15858:	mov	r0, r4
   1585c:	ldr	r3, [r1]
   15860:	cmp	r2, r3
   15864:	bne	158dc <__cxa_finalize@plt+0x13590>
   15868:	add	sp, sp, #44	; 0x2c
   1586c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15870:	mov	r0, r8
   15874:	mov	r1, r9
   15878:	add	r2, r6, #2
   1587c:	mov	r3, #1
   15880:	bl	14fac <__cxa_finalize@plt+0x12c60>
   15884:	cmp	r0, #0
   15888:	beq	158d0 <__cxa_finalize@plt+0x13584>
   1588c:	ldr	r3, [sp, #28]
   15890:	strb	r4, [r3, r6]
   15894:	add	r6, r6, #1
   15898:	ldr	sl, [r7]
   1589c:	b	156d0 <__cxa_finalize@plt+0x13384>
   158a0:	mov	r5, #0
   158a4:	b	156d0 <__cxa_finalize@plt+0x13384>
   158a8:	mov	r5, #1
   158ac:	b	156d0 <__cxa_finalize@plt+0x13384>
   158b0:	mov	r5, #4
   158b4:	b	156d0 <__cxa_finalize@plt+0x13384>
   158b8:	ldr	r2, [sp, #20]
   158bc:	cmp	r2, #0
   158c0:	bne	1581c <__cxa_finalize@plt+0x134d0>
   158c4:	ldr	r0, [sp, #28]
   158c8:	mvn	r4, #21
   158cc:	b	1584c <__cxa_finalize@plt+0x13500>
   158d0:	ldr	r0, [sp, #28]
   158d4:	mvn	r4, #11
   158d8:	b	1584c <__cxa_finalize@plt+0x13500>
   158dc:	bl	2154 <__stack_chk_fail@plt>
   158e0:	mov	r4, r0
   158e4:	ldr	r0, [sp, #28]
   158e8:	bl	1f20 <free@plt>
   158ec:	mov	r0, r4
   158f0:	bl	22d4 <_Unwind_Resume@plt>
   158f4:	ldr	r0, [pc, #108]	; 15968 <__cxa_finalize@plt+0x1361c>
   158f8:	movw	r2, #7766	; 0x1e56
   158fc:	ldr	r1, [pc, #104]	; 1596c <__cxa_finalize@plt+0x13620>
   15900:	ldr	r3, [pc, #104]	; 15970 <__cxa_finalize@plt+0x13624>
   15904:	add	r0, pc, r0
   15908:	add	r1, pc, r1
   1590c:	add	r3, pc, r3
   15910:	bl	19c9c <__cxa_finalize@plt+0x17950>
   15914:	ldr	r0, [pc, #88]	; 15974 <__cxa_finalize@plt+0x13628>
   15918:	movw	r2, #7765	; 0x1e55
   1591c:	ldr	r1, [pc, #84]	; 15978 <__cxa_finalize@plt+0x1362c>
   15920:	ldr	r3, [pc, #84]	; 1597c <__cxa_finalize@plt+0x13630>
   15924:	add	r0, pc, r0
   15928:	add	r1, pc, r1
   1592c:	add	r3, pc, r3
   15930:	bl	19c9c <__cxa_finalize@plt+0x17950>
   15934:	ldr	r0, [pc, #68]	; 15980 <__cxa_finalize@plt+0x13634>
   15938:	movw	r2, #7767	; 0x1e57
   1593c:	ldr	r1, [pc, #64]	; 15984 <__cxa_finalize@plt+0x13638>
   15940:	ldr	r3, [pc, #64]	; 15988 <__cxa_finalize@plt+0x1363c>
   15944:	add	r0, pc, r0
   15948:	add	r1, pc, r1
   1594c:	add	r3, pc, r3
   15950:	bl	19c9c <__cxa_finalize@plt+0x17950>
   15954:	andeq	lr, r1, r8, lsl #15
   15958:	andeq	r0, r0, ip, asr #4
   1595c:	andeq	sl, r0, r0, lsr #7
   15960:	muleq	r0, r8, r3
   15964:	muleq	r0, r4, r3
   15968:			; <UNDEFINED> instruction: 0x0000a2b8
   1596c:	andeq	sl, r0, r0
   15970:	andeq	fp, r0, ip, lsl #13
   15974:	andeq	fp, r0, r0, lsr fp
   15978:	andeq	r9, r0, r0, ror #31
   1597c:	andeq	fp, r0, ip, ror #12
   15980:	andeq	r7, r0, r8, lsr #18
   15984:	andeq	r9, r0, r0, asr #31
   15988:	andeq	fp, r0, ip, asr #12
   1598c:	ldr	r3, [pc, #420]	; 15b38 <__cxa_finalize@plt+0x137ec>
   15990:	mov	r2, #0
   15994:	ldr	r1, [pc, #416]	; 15b3c <__cxa_finalize@plt+0x137f0>
   15998:	add	r3, pc, r3
   1599c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   159a0:	subs	r9, r0, #0
   159a4:	ldr	fp, [r3, r1]
   159a8:	sub	sp, sp, #20
   159ac:	str	r2, [sp]
   159b0:	ldr	r3, [fp]
   159b4:	str	r3, [sp, #12]
   159b8:	beq	15b18 <__cxa_finalize@plt+0x137cc>
   159bc:	mov	r0, sp
   159c0:	bl	154e0 <__cxa_finalize@plt+0x13194>
   159c4:	cmp	r0, #0
   159c8:	blt	15ae8 <__cxa_finalize@plt+0x1379c>
   159cc:	ldr	r8, [pc, #364]	; 15b40 <__cxa_finalize@plt+0x137f4>
   159d0:	add	r6, sp, #16
   159d4:	ldr	sl, [pc, #360]	; 15b44 <__cxa_finalize@plt+0x137f8>
   159d8:	add	r7, sp, #8
   159dc:	ldr	r3, [sp]
   159e0:	add	r8, pc, r8
   159e4:	add	sl, pc, sl
   159e8:	mov	r5, #0
   159ec:	str	r3, [r6, #-12]!
   159f0:	mov	r0, r6
   159f4:	mov	r1, r7
   159f8:	mov	r2, #1
   159fc:	str	r5, [sp, #8]
   15a00:	bl	155e8 <__cxa_finalize@plt+0x1329c>
   15a04:	subs	r3, r0, #0
   15a08:	blt	15aa0 <__cxa_finalize@plt+0x13754>
   15a0c:	beq	15ad0 <__cxa_finalize@plt+0x13784>
   15a10:	ldr	r3, [r8]
   15a14:	cmp	r3, #0
   15a18:	blt	15a98 <__cxa_finalize@plt+0x1374c>
   15a1c:	moveq	r0, #0
   15a20:	movne	r0, #1
   15a24:	cmp	r0, #0
   15a28:	ldr	r4, [sp, #8]
   15a2c:	bne	15a5c <__cxa_finalize@plt+0x13710>
   15a30:	mov	r1, sl
   15a34:	mov	r2, #3
   15a38:	mov	r0, r4
   15a3c:	bl	228c <strncmp@plt>
   15a40:	cmp	r0, #0
   15a44:	bne	15a5c <__cxa_finalize@plt+0x13710>
   15a48:	cmn	r4, #3
   15a4c:	beq	15a5c <__cxa_finalize@plt+0x13710>
   15a50:	mov	r0, r4
   15a54:	bl	1f20 <free@plt>
   15a58:	b	159f0 <__cxa_finalize@plt+0x136a4>
   15a5c:	mov	r1, #61	; 0x3d
   15a60:	mov	r0, r4
   15a64:	bl	1e30 <strchr@plt>
   15a68:	cmp	r0, #0
   15a6c:	strbne	r5, [r0]
   15a70:	addne	r1, r0, #1
   15a74:	ldrne	r4, [sp, #8]
   15a78:	moveq	r1, r0
   15a7c:	mov	r0, r4
   15a80:	blx	r9
   15a84:	cmp	r0, #0
   15a88:	blt	15ae0 <__cxa_finalize@plt+0x13794>
   15a8c:	ldr	r0, [sp, #8]
   15a90:	bl	1f20 <free@plt>
   15a94:	b	159f0 <__cxa_finalize@plt+0x136a4>
   15a98:	bl	12fb4 <__cxa_finalize@plt+0x10c68>
   15a9c:	b	15a24 <__cxa_finalize@plt+0x136d8>
   15aa0:	mov	r4, r3
   15aa4:	ldr	r0, [sp, #8]
   15aa8:	bl	1f20 <free@plt>
   15aac:	ldr	r0, [sp]
   15ab0:	bl	1f20 <free@plt>
   15ab4:	ldr	r2, [sp, #12]
   15ab8:	ldr	r3, [fp]
   15abc:	mov	r0, r4
   15ac0:	cmp	r2, r3
   15ac4:	bne	15af0 <__cxa_finalize@plt+0x137a4>
   15ac8:	add	sp, sp, #20
   15acc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15ad0:	ldr	r0, [sp, #8]
   15ad4:	mov	r4, r3
   15ad8:	bl	1f20 <free@plt>
   15adc:	b	15aac <__cxa_finalize@plt+0x13760>
   15ae0:	mov	r4, r0
   15ae4:	b	15aa4 <__cxa_finalize@plt+0x13758>
   15ae8:	mov	r4, r0
   15aec:	b	15aac <__cxa_finalize@plt+0x13760>
   15af0:	bl	2154 <__stack_chk_fail@plt>
   15af4:	mov	r4, r0
   15af8:	ldr	r0, [sp, #8]
   15afc:	bl	1f20 <free@plt>
   15b00:	ldr	r0, [sp]
   15b04:	bl	1f20 <free@plt>
   15b08:	mov	r0, r4
   15b0c:	bl	22d4 <_Unwind_Resume@plt>
   15b10:	mov	r4, r0
   15b14:	b	15b00 <__cxa_finalize@plt+0x137b4>
   15b18:	ldr	r0, [pc, #40]	; 15b48 <__cxa_finalize@plt+0x137fc>
   15b1c:	movw	r2, #6804	; 0x1a94
   15b20:	ldr	r1, [pc, #36]	; 15b4c <__cxa_finalize@plt+0x13800>
   15b24:	ldr	r3, [pc, #36]	; 15b50 <__cxa_finalize@plt+0x13804>
   15b28:	add	r0, pc, r0
   15b2c:	add	r1, pc, r1
   15b30:	add	r3, pc, r3
   15b34:	bl	19c9c <__cxa_finalize@plt+0x17950>
   15b38:	andeq	lr, r1, ip, ror #7
   15b3c:	andeq	r0, r0, ip, asr #4
   15b40:	andeq	lr, r1, r4, lsr #12
   15b44:	andeq	sl, r0, ip, lsl #30
   15b48:			; <UNDEFINED> instruction: 0x0000adbc
   15b4c:	ldrdeq	r9, [r0], -ip
   15b50:			; <UNDEFINED> instruction: 0x0000b4b4
   15b54:	ldr	r1, [pc, #184]	; 15c14 <__cxa_finalize@plt+0x138c8>
   15b58:	ldr	ip, [pc, #184]	; 15c18 <__cxa_finalize@plt+0x138cc>
   15b5c:	add	r1, pc, r1
   15b60:	push	{r4, r5, lr}
   15b64:	subs	r5, r0, #0
   15b68:	ldr	r4, [r1, ip]
   15b6c:	sub	sp, sp, #28
   15b70:	ldr	r1, [r4]
   15b74:	str	r1, [sp, #20]
   15b78:	blt	15bf4 <__cxa_finalize@plt+0x138a8>
   15b7c:	orrs	r1, r2, r3
   15b80:	beq	15bdc <__cxa_finalize@plt+0x13890>
   15b84:	add	r1, sp, #24
   15b88:	mov	r0, r5
   15b8c:	mov	r5, #0
   15b90:	strd	r2, [r1, #-16]!
   15b94:	mov	r2, r1
   15b98:	ldr	r1, [pc, #124]	; 15c1c <__cxa_finalize@plt+0x138d0>
   15b9c:	mov	r3, #8
   15ba0:	str	r5, [sp]
   15ba4:	add	r1, pc, r1
   15ba8:	bl	2328 <fsetxattr@plt>
   15bac:	cmp	r0, r5
   15bb0:	movge	r0, r5
   15bb4:	bge	15bc4 <__cxa_finalize@plt+0x13878>
   15bb8:	bl	2334 <__errno_location@plt>
   15bbc:	ldr	r0, [r0]
   15bc0:	rsb	r0, r0, #0
   15bc4:	ldr	r2, [sp, #20]
   15bc8:	ldr	r3, [r4]
   15bcc:	cmp	r2, r3
   15bd0:	bne	15bf0 <__cxa_finalize@plt+0x138a4>
   15bd4:	add	sp, sp, #28
   15bd8:	pop	{r4, r5, pc}
   15bdc:	mov	r0, #0
   15be0:	bl	16638 <__cxa_finalize@plt+0x142ec>
   15be4:	mov	r2, r0
   15be8:	mov	r3, r1
   15bec:	b	15b84 <__cxa_finalize@plt+0x13838>
   15bf0:	bl	2154 <__stack_chk_fail@plt>
   15bf4:	ldr	r0, [pc, #36]	; 15c20 <__cxa_finalize@plt+0x138d4>
   15bf8:	movw	r2, #8201	; 0x2009
   15bfc:	ldr	r1, [pc, #32]	; 15c24 <__cxa_finalize@plt+0x138d8>
   15c00:	ldr	r3, [pc, #32]	; 15c28 <__cxa_finalize@plt+0x138dc>
   15c04:	add	r0, pc, r0
   15c08:	add	r1, pc, r1
   15c0c:	add	r3, pc, r3
   15c10:	bl	19c9c <__cxa_finalize@plt+0x17950>
   15c14:	andeq	lr, r1, r8, lsr #4
   15c18:	andeq	r0, r0, ip, asr #4
   15c1c:	andeq	sl, r0, ip, ror #26
   15c20:	andeq	r7, r0, r0, ror #13
   15c24:	andeq	r9, r0, r0, lsl #26
   15c28:	andeq	fp, r0, r8, lsr r4
   15c2c:	ldr	r3, [pc, #208]	; 15d04 <__cxa_finalize@plt+0x139b8>
   15c30:	ldr	ip, [pc, #208]	; 15d08 <__cxa_finalize@plt+0x139bc>
   15c34:	add	r3, pc, r3
   15c38:	push	{r4, r5, r6, r7, lr}
   15c3c:	subs	r7, r0, #0
   15c40:	ldr	r4, [r3, ip]
   15c44:	sub	sp, sp, #20
   15c48:	mov	r6, r1
   15c4c:	mov	r5, r2
   15c50:	ldr	r3, [r4]
   15c54:	str	r3, [sp, #12]
   15c58:	blt	15ce4 <__cxa_finalize@plt+0x13998>
   15c5c:	cmp	r2, #0
   15c60:	bne	15c80 <__cxa_finalize@plt+0x13934>
   15c64:	mov	r0, #0
   15c68:	ldr	r2, [sp, #12]
   15c6c:	ldr	r3, [r4]
   15c70:	cmp	r2, r3
   15c74:	bne	15ce0 <__cxa_finalize@plt+0x13994>
   15c78:	add	sp, sp, #20
   15c7c:	pop	{r4, r5, r6, r7, pc}
   15c80:	movw	r1, #26113	; 0x6601
   15c84:	add	r2, sp, #4
   15c88:	movt	r1, #32772	; 0x8004
   15c8c:	bl	1fb0 <ioctl@plt>
   15c90:	cmp	r0, #0
   15c94:	blt	15cd0 <__cxa_finalize@plt+0x13984>
   15c98:	ldr	r3, [sp, #4]
   15c9c:	cmp	r6, #0
   15ca0:	orrne	r5, r5, r3
   15ca4:	biceq	r5, r3, r5
   15ca8:	cmp	r5, r3
   15cac:	str	r5, [sp, #8]
   15cb0:	beq	15c64 <__cxa_finalize@plt+0x13918>
   15cb4:	mov	r0, r7
   15cb8:	movw	r1, #26114	; 0x6602
   15cbc:	add	r2, sp, #8
   15cc0:	movt	r1, #16388	; 0x4004
   15cc4:	bl	1fb0 <ioctl@plt>
   15cc8:	cmp	r0, #0
   15ccc:	bge	15c64 <__cxa_finalize@plt+0x13918>
   15cd0:	bl	2334 <__errno_location@plt>
   15cd4:	ldr	r0, [r0]
   15cd8:	rsb	r0, r0, #0
   15cdc:	b	15c68 <__cxa_finalize@plt+0x1391c>
   15ce0:	bl	2154 <__stack_chk_fail@plt>
   15ce4:	ldr	r0, [pc, #32]	; 15d0c <__cxa_finalize@plt+0x139c0>
   15ce8:	movw	r2, #8281	; 0x2059
   15cec:	ldr	r1, [pc, #28]	; 15d10 <__cxa_finalize@plt+0x139c4>
   15cf0:	ldr	r3, [pc, #28]	; 15d14 <__cxa_finalize@plt+0x139c8>
   15cf4:	add	r0, pc, r0
   15cf8:	add	r1, pc, r1
   15cfc:	add	r3, pc, r3
   15d00:	bl	19c9c <__cxa_finalize@plt+0x17950>
   15d04:	andeq	lr, r1, r0, asr r1
   15d08:	andeq	r0, r0, ip, asr #4
   15d0c:	strdeq	r7, [r0], -r0
   15d10:	andeq	r9, r0, r0, lsl ip
   15d14:	andeq	r9, r0, r8, lsl #23
   15d18:	cmp	r0, #0
   15d1c:	push	{r3, lr}
   15d20:	blt	15d54 <__cxa_finalize@plt+0x13a08>
   15d24:	mov	r2, r1
   15d28:	movw	r1, #26113	; 0x6601
   15d2c:	movt	r1, #32772	; 0x8004
   15d30:	bl	1fb0 <ioctl@plt>
   15d34:	cmp	r0, #0
   15d38:	blt	15d44 <__cxa_finalize@plt+0x139f8>
   15d3c:	mov	r0, #0
   15d40:	pop	{r3, pc}
   15d44:	bl	2334 <__errno_location@plt>
   15d48:	ldr	r0, [r0]
   15d4c:	rsb	r0, r0, #0
   15d50:	pop	{r3, pc}
   15d54:	ldr	r0, [pc, #24]	; 15d74 <__cxa_finalize@plt+0x13a28>
   15d58:	movw	r2, #8319	; 0x207f
   15d5c:	ldr	r1, [pc, #20]	; 15d78 <__cxa_finalize@plt+0x13a2c>
   15d60:	ldr	r3, [pc, #20]	; 15d7c <__cxa_finalize@plt+0x13a30>
   15d64:	add	r0, pc, r0
   15d68:	add	r1, pc, r1
   15d6c:	add	r3, pc, r3
   15d70:	bl	19c9c <__cxa_finalize@plt+0x17950>
   15d74:	andeq	r7, r0, r0, lsl #11
   15d78:	andeq	r9, r0, r0, lsr #23
   15d7c:			; <UNDEFINED> instruction: 0x0000b1b8
   15d80:	push	{r3, r4, r5, r6, r7, lr}
   15d84:	subs	r7, r2, #0
   15d88:	mov	r6, r1
   15d8c:	beq	15dcc <__cxa_finalize@plt+0x13a80>
   15d90:	cmp	r1, #0
   15d94:	beq	15dcc <__cxa_finalize@plt+0x13a80>
   15d98:	sub	r5, r0, #4
   15d9c:	mov	r4, #0
   15da0:	b	15db0 <__cxa_finalize@plt+0x13a64>
   15da4:	add	r4, r4, #1
   15da8:	cmp	r4, r6
   15dac:	beq	15dcc <__cxa_finalize@plt+0x13a80>
   15db0:	ldr	r0, [r5, #4]!
   15db4:	mov	r1, r7
   15db8:	bl	130ec <__cxa_finalize@plt+0x10da0>
   15dbc:	cmp	r0, #0
   15dc0:	beq	15da4 <__cxa_finalize@plt+0x13a58>
   15dc4:	mov	r0, r4
   15dc8:	pop	{r3, r4, r5, r6, r7, pc}
   15dcc:	mvn	r0, #0
   15dd0:	pop	{r3, r4, r5, r6, r7, pc}
   15dd4:	ldr	r0, [pc, #80]	; 15e2c <__cxa_finalize@plt+0x13ae0>
   15dd8:	push	{r4, lr}
   15ddc:	add	r0, pc, r0
   15de0:	bl	1e00 <getenv@plt>
   15de4:	subs	r4, r0, #0
   15de8:	beq	15dfc <__cxa_finalize@plt+0x13ab0>
   15dec:	bl	132b0 <__cxa_finalize@plt+0x10f64>
   15df0:	adds	r0, r0, #0
   15df4:	movne	r0, #1
   15df8:	pop	{r4, pc}
   15dfc:	ldr	r0, [pc, #44]	; 15e30 <__cxa_finalize@plt+0x13ae4>
   15e00:	add	r0, pc, r0
   15e04:	bl	1e00 <getenv@plt>
   15e08:	ldr	r1, [pc, #36]	; 15e34 <__cxa_finalize@plt+0x13ae8>
   15e0c:	add	r1, pc, r1
   15e10:	bl	130ec <__cxa_finalize@plt+0x10da0>
   15e14:	cmp	r0, #0
   15e18:	beq	15e24 <__cxa_finalize@plt+0x13ad8>
   15e1c:	mov	r0, r4
   15e20:	pop	{r4, pc}
   15e24:	pop	{r4, lr}
   15e28:	b	13ed8 <__cxa_finalize@plt+0x11b8c>
   15e2c:	andeq	sl, r0, r0, lsl #23
   15e30:	andeq	r7, r0, ip, lsl #18
   15e34:	andeq	sl, r0, r0, ror #22
   15e38:	ldr	r3, [pc, #584]	; 16088 <__cxa_finalize@plt+0x13d3c>
   15e3c:	ldr	r2, [pc, #584]	; 1608c <__cxa_finalize@plt+0x13d40>
   15e40:	add	r3, pc, r3
   15e44:	push	{r4, r5, r6, r7, r8, r9, lr}
   15e48:	mov	r5, r0
   15e4c:	ldr	r4, [r3, r2]
   15e50:	sub	sp, sp, #12
   15e54:	ldr	r0, [pc, #564]	; 16090 <__cxa_finalize@plt+0x13d44>
   15e58:	mov	r6, #0
   15e5c:	str	r6, [sp]
   15e60:	ldr	r3, [r4]
   15e64:	add	r0, pc, r0
   15e68:	ldr	r8, [pc, #548]	; 16094 <__cxa_finalize@plt+0x13d48>
   15e6c:	str	r3, [sp, #4]
   15e70:	bl	213c <__tls_get_addr@plt>
   15e74:	ldr	r3, [r8, r0]
   15e78:	mov	r2, r0
   15e7c:	cmp	r3, r6
   15e80:	blt	15ed0 <__cxa_finalize@plt+0x13b84>
   15e84:	cmp	r5, r6
   15e88:	beq	15ec0 <__cxa_finalize@plt+0x13b74>
   15e8c:	ldr	r1, [pc, #516]	; 16098 <__cxa_finalize@plt+0x13d4c>
   15e90:	mov	r7, r3
   15e94:	mov	r0, r6
   15e98:	ldr	r3, [r2, r1]
   15e9c:	str	r3, [r5]
   15ea0:	bl	1f20 <free@plt>
   15ea4:	ldr	r2, [sp, #4]
   15ea8:	ldr	r3, [r4]
   15eac:	mov	r0, r7
   15eb0:	cmp	r2, r3
   15eb4:	bne	15ecc <__cxa_finalize@plt+0x13b80>
   15eb8:	add	sp, sp, #12
   15ebc:	pop	{r4, r5, r6, r7, r8, r9, pc}
   15ec0:	mov	r7, r3
   15ec4:	mov	r0, r5
   15ec8:	b	15ea0 <__cxa_finalize@plt+0x13b54>
   15ecc:	bl	2154 <__stack_chk_fail@plt>
   15ed0:	ldr	r0, [pc, #452]	; 1609c <__cxa_finalize@plt+0x13d50>
   15ed4:	mov	r1, r6
   15ed8:	add	r0, pc, r0
   15edc:	bl	1f68 <access@plt>
   15ee0:	cmp	r0, #0
   15ee4:	blt	15f00 <__cxa_finalize@plt+0x13bb4>
   15ee8:	ldr	r0, [pc, #432]	; 160a0 <__cxa_finalize@plt+0x13d54>
   15eec:	mov	r1, r6
   15ef0:	add	r0, pc, r0
   15ef4:	bl	1f68 <access@plt>
   15ef8:	cmp	r0, #0
   15efc:	blt	15fa0 <__cxa_finalize@plt+0x13c54>
   15f00:	bl	2214 <getpid@plt>
   15f04:	cmp	r0, #1
   15f08:	beq	16020 <__cxa_finalize@plt+0x13cd4>
   15f0c:	ldr	r0, [pc, #400]	; 160a4 <__cxa_finalize@plt+0x13d58>
   15f10:	mov	r1, sp
   15f14:	add	r0, pc, r0
   15f18:	bl	1ad38 <__cxa_finalize@plt+0x189ec>
   15f1c:	cmn	r0, #2
   15f20:	beq	16054 <__cxa_finalize@plt+0x13d08>
   15f24:	cmp	r0, #0
   15f28:	movlt	r7, r0
   15f2c:	ldrlt	r0, [sp]
   15f30:	blt	15ea0 <__cxa_finalize@plt+0x13b54>
   15f34:	ldr	r9, [sp]
   15f38:	mov	r6, r9
   15f3c:	ldrb	r3, [r6]
   15f40:	cmp	r3, #108	; 0x6c
   15f44:	bne	15fb4 <__cxa_finalize@plt+0x13c68>
   15f48:	ldrb	r3, [r6, #1]
   15f4c:	cmp	r3, #120	; 0x78
   15f50:	bne	15fb4 <__cxa_finalize@plt+0x13c68>
   15f54:	ldrb	r3, [r6, #2]
   15f58:	cmp	r3, #99	; 0x63
   15f5c:	bne	15fb4 <__cxa_finalize@plt+0x13c68>
   15f60:	ldrb	r3, [r6, #3]
   15f64:	cmp	r3, #0
   15f68:	bne	15fb4 <__cxa_finalize@plt+0x13c68>
   15f6c:	ldr	r6, [pc, #308]	; 160a8 <__cxa_finalize@plt+0x13d5c>
   15f70:	mov	r7, #1
   15f74:	add	r6, pc, r6
   15f78:	ldr	r0, [pc, #300]	; 160ac <__cxa_finalize@plt+0x13d60>
   15f7c:	add	r0, pc, r0
   15f80:	bl	213c <__tls_get_addr@plt>
   15f84:	ldr	r3, [pc, #268]	; 16098 <__cxa_finalize@plt+0x13d4c>
   15f88:	cmp	r5, #0
   15f8c:	strne	r6, [r5]
   15f90:	str	r7, [r8, r0]
   15f94:	str	r6, [r0, r3]
   15f98:	mov	r0, r9
   15f9c:	b	15ea0 <__cxa_finalize@plt+0x13b54>
   15fa0:	ldr	r6, [pc, #264]	; 160b0 <__cxa_finalize@plt+0x13d64>
   15fa4:	mov	r7, #1
   15fa8:	ldr	r9, [sp]
   15fac:	add	r6, pc, r6
   15fb0:	b	15f78 <__cxa_finalize@plt+0x13c2c>
   15fb4:	ldr	r7, [pc, #248]	; 160b4 <__cxa_finalize@plt+0x13d68>
   15fb8:	mov	r0, r6
   15fbc:	add	r7, pc, r7
   15fc0:	mov	r1, r7
   15fc4:	bl	231c <strcmp@plt>
   15fc8:	cmp	r0, #0
   15fcc:	beq	16014 <__cxa_finalize@plt+0x13cc8>
   15fd0:	ldr	r7, [pc, #224]	; 160b8 <__cxa_finalize@plt+0x13d6c>
   15fd4:	mov	r0, r6
   15fd8:	add	r7, pc, r7
   15fdc:	mov	r1, r7
   15fe0:	bl	231c <strcmp@plt>
   15fe4:	cmp	r0, #0
   15fe8:	beq	16014 <__cxa_finalize@plt+0x13cc8>
   15fec:	ldr	r7, [pc, #200]	; 160bc <__cxa_finalize@plt+0x13d70>
   15ff0:	mov	r0, r6
   15ff4:	add	r7, pc, r7
   15ff8:	mov	r1, r7
   15ffc:	bl	231c <strcmp@plt>
   16000:	cmp	r0, #0
   16004:	ldrne	r6, [pc, #180]	; 160c0 <__cxa_finalize@plt+0x13d74>
   16008:	movne	r7, #1
   1600c:	addne	r6, pc, r6
   16010:	bne	15f78 <__cxa_finalize@plt+0x13c2c>
   16014:	mov	r6, r7
   16018:	mov	r7, #1
   1601c:	b	15f78 <__cxa_finalize@plt+0x13c2c>
   16020:	ldr	r0, [pc, #156]	; 160c4 <__cxa_finalize@plt+0x13d78>
   16024:	add	r0, pc, r0
   16028:	bl	1e00 <getenv@plt>
   1602c:	subs	r6, r0, #0
   16030:	beq	16044 <__cxa_finalize@plt+0x13cf8>
   16034:	ldrb	r3, [r6]
   16038:	cmp	r3, #0
   1603c:	ldrne	r9, [sp]
   16040:	bne	15f3c <__cxa_finalize@plt+0x13bf0>
   16044:	mov	r7, #0
   16048:	ldr	r9, [sp]
   1604c:	mov	r6, r7
   16050:	b	15f78 <__cxa_finalize@plt+0x13c2c>
   16054:	ldr	r1, [pc, #108]	; 160c8 <__cxa_finalize@plt+0x13d7c>
   16058:	mov	r2, sp
   1605c:	mov	r0, #1
   16060:	add	r1, pc, r1
   16064:	bl	14b78 <__cxa_finalize@plt+0x1282c>
   16068:	cmp	r0, #0
   1606c:	bgt	15f34 <__cxa_finalize@plt+0x13be8>
   16070:	b	16044 <__cxa_finalize@plt+0x13cf8>
   16074:	mov	r4, r0
   16078:	ldr	r0, [sp]
   1607c:	bl	1f20 <free@plt>
   16080:	mov	r0, r4
   16084:	bl	22d4 <_Unwind_Resume@plt>
   16088:	andeq	sp, r1, r4, asr #30
   1608c:	andeq	r0, r0, ip, asr #4
   16090:	andeq	lr, r1, r8, asr #2
   16094:	andeq	r0, r0, r0
   16098:	andeq	r0, r0, r8, asr #32
   1609c:	andeq	fp, r0, r4, lsl #6
   160a0:	strdeq	fp, [r0], -r8
   160a4:	andeq	fp, r0, r0, ror #5
   160a8:	andeq	fp, r0, ip, asr r2
   160ac:	andeq	lr, r1, r0, lsr r0
   160b0:	andeq	fp, r0, r0, lsl #4
   160b4:	andeq	fp, r0, r8, lsl #4
   160b8:	ldrdeq	fp, [r0], -ip
   160bc:	andeq	fp, r0, r0, ror #3
   160c0:	andeq	sl, r0, ip, asr #27
   160c4:	ldrdeq	r7, [r0], -r0
   160c8:	muleq	r0, r4, r8
   160cc:	ldrb	r0, [r0]
   160d0:	subs	r3, r0, #47	; 0x2f
   160d4:	rsbs	r0, r3, #0
   160d8:	adcs	r0, r0, r3
   160dc:	bx	lr
   160e0:	push	{r4, r5, r6, lr}
   160e4:	subs	r4, r0, #0
   160e8:	beq	16144 <__cxa_finalize@plt+0x13df8>
   160ec:	ldrb	r3, [r4]
   160f0:	cmp	r3, #47	; 0x2f
   160f4:	beq	1612c <__cxa_finalize@plt+0x13de0>
   160f8:	bl	1e3c <get_current_dir_name@plt>
   160fc:	subs	r5, r0, #0
   16100:	beq	1613c <__cxa_finalize@plt+0x13df0>
   16104:	ldr	r1, [pc, #120]	; 16184 <__cxa_finalize@plt+0x13e38>
   16108:	mov	r2, r4
   1610c:	mov	r3, #0
   16110:	add	r1, pc, r1
   16114:	bl	14588 <__cxa_finalize@plt+0x1223c>
   16118:	mov	r4, r0
   1611c:	mov	r0, r5
   16120:	bl	1f20 <free@plt>
   16124:	mov	r0, r4
   16128:	pop	{r4, r5, r6, pc}
   1612c:	bl	22c8 <__strdup@plt>
   16130:	mov	r5, #0
   16134:	mov	r4, r0
   16138:	b	1611c <__cxa_finalize@plt+0x13dd0>
   1613c:	mov	r4, r5
   16140:	b	1611c <__cxa_finalize@plt+0x13dd0>
   16144:	ldr	r0, [pc, #60]	; 16188 <__cxa_finalize@plt+0x13e3c>
   16148:	mov	r2, #121	; 0x79
   1614c:	ldr	r1, [pc, #56]	; 1618c <__cxa_finalize@plt+0x13e40>
   16150:	ldr	r3, [pc, #56]	; 16190 <__cxa_finalize@plt+0x13e44>
   16154:	add	r0, pc, r0
   16158:	add	r1, pc, r1
   1615c:	add	r3, pc, r3
   16160:	bl	19c9c <__cxa_finalize@plt+0x17950>
   16164:	mov	r6, r0
   16168:	mov	r5, r4
   1616c:	mov	r0, r5
   16170:	bl	1f20 <free@plt>
   16174:	mov	r0, r6
   16178:	bl	22d4 <_Unwind_Resume@plt>
   1617c:	mov	r6, r0
   16180:	b	1616c <__cxa_finalize@plt+0x13e20>
   16184:	andeq	r9, r0, r0, asr #23
   16188:	andeq	fp, r0, r0, lsl #6
   1618c:	ldrdeq	fp, [r0], -r0
   16190:	andeq	fp, r0, r8, asr r1
   16194:	push	{r3, r4, r5, r6, r7, lr}
   16198:	subs	r7, r0, #0
   1619c:	mov	r6, r1
   161a0:	beq	16314 <__cxa_finalize@plt+0x13fc8>
   161a4:	cmp	r1, #0
   161a8:	beq	16334 <__cxa_finalize@plt+0x13fe8>
   161ac:	ldrb	r3, [r1]
   161b0:	ldrb	ip, [r7]
   161b4:	subs	r1, r3, #47	; 0x2f
   161b8:	rsbs	r2, r1, #0
   161bc:	adcs	r2, r2, r1
   161c0:	cmp	ip, #47	; 0x2f
   161c4:	eoreq	r2, r2, #1
   161c8:	cmp	r2, #0
   161cc:	bne	162d4 <__cxa_finalize@plt+0x13f88>
   161d0:	cmp	ip, #47	; 0x2f
   161d4:	bne	162b4 <__cxa_finalize@plt+0x13f68>
   161d8:	add	r2, r7, #1
   161dc:	mov	r0, r2
   161e0:	ldrb	ip, [r2], #1
   161e4:	cmp	ip, #47	; 0x2f
   161e8:	beq	161dc <__cxa_finalize@plt+0x13e90>
   161ec:	cmp	r3, #47	; 0x2f
   161f0:	bne	162c0 <__cxa_finalize@plt+0x13f74>
   161f4:	add	r3, r6, #1
   161f8:	mov	r1, r3
   161fc:	ldrb	r2, [r3], #1
   16200:	cmp	r2, #47	; 0x2f
   16204:	beq	161f8 <__cxa_finalize@plt+0x13eac>
   16208:	cmp	r2, #0
   1620c:	popeq	{r3, r4, r5, r6, r7, pc}
   16210:	cmp	ip, #0
   16214:	beq	1630c <__cxa_finalize@plt+0x13fc0>
   16218:	ldrb	r2, [r0]
   1621c:	cmp	r2, #0
   16220:	beq	162dc <__cxa_finalize@plt+0x13f90>
   16224:	cmp	r2, #47	; 0x2f
   16228:	beq	162f4 <__cxa_finalize@plt+0x13fa8>
   1622c:	add	r3, r0, #1
   16230:	mov	r2, #0
   16234:	b	16240 <__cxa_finalize@plt+0x13ef4>
   16238:	cmp	ip, #47	; 0x2f
   1623c:	beq	16254 <__cxa_finalize@plt+0x13f08>
   16240:	mov	r7, r3
   16244:	ldrb	ip, [r3], #1
   16248:	add	r2, r2, #1
   1624c:	cmp	ip, #0
   16250:	bne	16238 <__cxa_finalize@plt+0x13eec>
   16254:	ldrb	r5, [r1]
   16258:	cmp	r5, #0
   1625c:	beq	162ec <__cxa_finalize@plt+0x13fa0>
   16260:	cmp	r5, #47	; 0x2f
   16264:	beq	16300 <__cxa_finalize@plt+0x13fb4>
   16268:	add	ip, r1, #1
   1626c:	mov	r5, #0
   16270:	b	1627c <__cxa_finalize@plt+0x13f30>
   16274:	cmp	r4, #47	; 0x2f
   16278:	beq	16290 <__cxa_finalize@plt+0x13f44>
   1627c:	mov	r6, ip
   16280:	ldrb	r4, [ip], #1
   16284:	add	r5, r5, #1
   16288:	cmp	r4, #0
   1628c:	bne	16274 <__cxa_finalize@plt+0x13f28>
   16290:	cmp	r2, r5
   16294:	bne	162d4 <__cxa_finalize@plt+0x13f88>
   16298:	bl	1d7c <memcmp@plt>
   1629c:	cmp	r0, #0
   162a0:	bne	162d4 <__cxa_finalize@plt+0x13f88>
   162a4:	ldrb	ip, [r7]
   162a8:	ldrb	r3, [r6]
   162ac:	cmp	ip, #47	; 0x2f
   162b0:	beq	161d8 <__cxa_finalize@plt+0x13e8c>
   162b4:	cmp	r3, #47	; 0x2f
   162b8:	mov	r0, r7
   162bc:	beq	161f4 <__cxa_finalize@plt+0x13ea8>
   162c0:	mov	r2, r3
   162c4:	cmp	r2, #0
   162c8:	mov	r1, r6
   162cc:	bne	16210 <__cxa_finalize@plt+0x13ec4>
   162d0:	pop	{r3, r4, r5, r6, r7, pc}
   162d4:	mov	r0, #0
   162d8:	pop	{r3, r4, r5, r6, r7, pc}
   162dc:	ldrb	r5, [r1]
   162e0:	mov	r7, r0
   162e4:	cmp	r5, #0
   162e8:	bne	16260 <__cxa_finalize@plt+0x13f14>
   162ec:	mov	r6, r1
   162f0:	b	16290 <__cxa_finalize@plt+0x13f44>
   162f4:	mov	r7, r0
   162f8:	mov	r2, #0
   162fc:	b	16254 <__cxa_finalize@plt+0x13f08>
   16300:	mov	r6, r1
   16304:	mov	r5, #0
   16308:	b	16290 <__cxa_finalize@plt+0x13f44>
   1630c:	mov	r0, ip
   16310:	pop	{r3, r4, r5, r6, r7, pc}
   16314:	ldr	r0, [pc, #56]	; 16354 <__cxa_finalize@plt+0x14008>
   16318:	movw	r2, #375	; 0x177
   1631c:	ldr	r1, [pc, #52]	; 16358 <__cxa_finalize@plt+0x1400c>
   16320:	ldr	r3, [pc, #52]	; 1635c <__cxa_finalize@plt+0x14010>
   16324:	add	r0, pc, r0
   16328:	add	r1, pc, r1
   1632c:	add	r3, pc, r3
   16330:	bl	19c9c <__cxa_finalize@plt+0x17950>
   16334:	ldr	r0, [pc, #36]	; 16360 <__cxa_finalize@plt+0x14014>
   16338:	mov	r2, #376	; 0x178
   1633c:	ldr	r1, [pc, #32]	; 16364 <__cxa_finalize@plt+0x14018>
   16340:	ldr	r3, [pc, #32]	; 16368 <__cxa_finalize@plt+0x1401c>
   16344:	add	r0, pc, r0
   16348:	add	r1, pc, r1
   1634c:	add	r3, pc, r3
   16350:	bl	19c9c <__cxa_finalize@plt+0x17950>
   16354:	andeq	r9, r0, r4, asr #8
   16358:	andeq	fp, r0, r0
   1635c:	andeq	sl, r0, r8, ror pc
   16360:	andeq	r6, r0, ip, ror pc
   16364:	andeq	sl, r0, r0, ror #31
   16368:	andeq	sl, r0, r8, asr pc
   1636c:	ldr	r3, [pc, #176]	; 16424 <__cxa_finalize@plt+0x140d8>
   16370:	push	{r4, r5, r6, r7, lr}
   16374:	add	r3, pc, r3
   16378:	ldr	lr, [pc, #168]	; 16428 <__cxa_finalize@plt+0x140dc>
   1637c:	sub	sp, sp, #44	; 0x2c
   16380:	ldr	ip, [pc, #164]	; 1642c <__cxa_finalize@plt+0x140e0>
   16384:	add	r5, sp, #8
   16388:	mov	r7, r0
   1638c:	mov	r6, r2
   16390:	ldr	r4, [r3, lr]
   16394:	add	ip, pc, ip
   16398:	str	r1, [sp, #4]
   1639c:	mov	r1, #27
   163a0:	str	ip, [sp]
   163a4:	mov	r0, r5
   163a8:	ldr	ip, [r4]
   163ac:	mov	r2, #1
   163b0:	mov	r3, r1
   163b4:	str	ip, [sp, #36]	; 0x24
   163b8:	bl	20ac <__snprintf_chk@plt>
   163bc:	cmp	r0, #26
   163c0:	bhi	16404 <__cxa_finalize@plt+0x140b8>
   163c4:	mov	r0, r7
   163c8:	mov	r1, r5
   163cc:	mov	r2, r6
   163d0:	bl	222c <inotify_add_watch@plt>
   163d4:	cmp	r0, #0
   163d8:	bge	163e8 <__cxa_finalize@plt+0x1409c>
   163dc:	bl	2334 <__errno_location@plt>
   163e0:	ldr	r0, [r0]
   163e4:	rsb	r0, r0, #0
   163e8:	ldr	r2, [sp, #36]	; 0x24
   163ec:	ldr	r3, [r4]
   163f0:	cmp	r2, r3
   163f4:	bne	16400 <__cxa_finalize@plt+0x140b4>
   163f8:	add	sp, sp, #44	; 0x2c
   163fc:	pop	{r4, r5, r6, r7, pc}
   16400:	bl	2154 <__stack_chk_fail@plt>
   16404:	ldr	r0, [pc, #36]	; 16430 <__cxa_finalize@plt+0x140e4>
   16408:	movw	r2, #870	; 0x366
   1640c:	ldr	r1, [pc, #32]	; 16434 <__cxa_finalize@plt+0x140e8>
   16410:	ldr	r3, [pc, #32]	; 16438 <__cxa_finalize@plt+0x140ec>
   16414:	add	r0, pc, r0
   16418:	add	r1, pc, r1
   1641c:	add	r3, pc, r3
   16420:	bl	19c9c <__cxa_finalize@plt+0x17950>
   16424:	andeq	sp, r1, r0, lsl sl
   16428:	andeq	r0, r0, ip, asr #4
   1642c:	andeq	sl, r0, r8, ror #14
   16430:	andeq	fp, r0, r8, ror r0
   16434:	andeq	sl, r0, r0, lsl pc
   16438:	andeq	sl, r0, r0, ror lr
   1643c:	ldr	ip, [pc, #276]	; 16558 <__cxa_finalize@plt+0x1420c>
   16440:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16444:	subs	r9, r0, #0
   16448:	ldr	r0, [pc, #268]	; 1655c <__cxa_finalize@plt+0x14210>
   1644c:	add	ip, pc, ip
   16450:	mov	r8, r1
   16454:	sub	sp, sp, #60	; 0x3c
   16458:	mov	r1, ip
   1645c:	ldr	fp, [ip, r0]
   16460:	ldrb	sl, [sp, #96]	; 0x60
   16464:	ldr	r1, [fp]
   16468:	str	r1, [sp, #52]	; 0x34
   1646c:	beq	16538 <__cxa_finalize@plt+0x141ec>
   16470:	cmp	r8, #0
   16474:	beq	16518 <__cxa_finalize@plt+0x141cc>
   16478:	subs	r6, r2, #1
   1647c:	mvn	r4, #2
   16480:	sbc	r7, r3, #0
   16484:	mvn	r5, #0
   16488:	cmp	r7, r5
   1648c:	cmpeq	r6, r4
   16490:	bhi	1650c <__cxa_finalize@plt+0x141c0>
   16494:	mov	r0, r2
   16498:	mov	r1, r3
   1649c:	movw	r2, #16960	; 0x4240
   164a0:	mov	r3, #0
   164a4:	movt	r2, #15
   164a8:	add	r4, sp, #8
   164ac:	bl	1b834 <__cxa_finalize@plt+0x194e8>
   164b0:	cmp	sl, #0
   164b4:	mov	r1, r4
   164b8:	str	r0, [sp, #4]
   164bc:	add	r0, sp, #4
   164c0:	bne	16504 <__cxa_finalize@plt+0x141b8>
   164c4:	bl	1d10 <localtime_r@plt>
   164c8:	ldr	r2, [pc, #144]	; 16560 <__cxa_finalize@plt+0x14214>
   164cc:	mov	r1, r8
   164d0:	mov	r3, r4
   164d4:	mov	r0, r9
   164d8:	add	r2, pc, r2
   164dc:	bl	21fc <strftime@plt>
   164e0:	cmp	r0, #0
   164e4:	beq	1650c <__cxa_finalize@plt+0x141c0>
   164e8:	mov	r0, r9
   164ec:	ldr	r2, [sp, #52]	; 0x34
   164f0:	ldr	r3, [fp]
   164f4:	cmp	r2, r3
   164f8:	bne	16514 <__cxa_finalize@plt+0x141c8>
   164fc:	add	sp, sp, #60	; 0x3c
   16500:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16504:	bl	216c <gmtime_r@plt>
   16508:	b	164c8 <__cxa_finalize@plt+0x1417c>
   1650c:	mov	r0, #0
   16510:	b	164ec <__cxa_finalize@plt+0x141a0>
   16514:	bl	2154 <__stack_chk_fail@plt>
   16518:	ldr	r0, [pc, #68]	; 16564 <__cxa_finalize@plt+0x14218>
   1651c:	mov	r2, #155	; 0x9b
   16520:	ldr	r1, [pc, #64]	; 16568 <__cxa_finalize@plt+0x1421c>
   16524:	ldr	r3, [pc, #64]	; 1656c <__cxa_finalize@plt+0x14220>
   16528:	add	r0, pc, r0
   1652c:	add	r1, pc, r1
   16530:	add	r3, pc, r3
   16534:	bl	19c9c <__cxa_finalize@plt+0x17950>
   16538:	ldr	r0, [pc, #48]	; 16570 <__cxa_finalize@plt+0x14224>
   1653c:	mov	r2, #154	; 0x9a
   16540:	ldr	r1, [pc, #44]	; 16574 <__cxa_finalize@plt+0x14228>
   16544:	ldr	r3, [pc, #44]	; 16578 <__cxa_finalize@plt+0x1422c>
   16548:	add	r0, pc, r0
   1654c:	add	r1, pc, r1
   16550:	add	r3, pc, r3
   16554:	bl	19c9c <__cxa_finalize@plt+0x17950>
   16558:	andeq	sp, r1, r8, lsr r9
   1655c:	andeq	r0, r0, ip, asr #4
   16560:	muleq	r0, ip, r0
   16564:	andeq	fp, r0, r4, lsr #32
   16568:	andeq	fp, r0, r8
   1656c:	ldrdeq	sl, [r0], -r4
   16570:	andeq	r9, r0, ip, lsr #20
   16574:	andeq	sl, r0, r8, ror #31
   16578:			; <UNDEFINED> instruction: 0x0000afb4
   1657c:	cmp	r0, #0
   16580:	push	{r4, r5, r6, lr}
   16584:	beq	1660c <__cxa_finalize@plt+0x142c0>
   16588:	ldr	r6, [r0]
   1658c:	ldr	r0, [r0, #4]
   16590:	cmn	r6, #1
   16594:	beq	16600 <__cxa_finalize@plt+0x142b4>
   16598:	mov	r2, #1000	; 0x3e8
   1659c:	mov	r3, #0
   165a0:	asr	r1, r0, #31
   165a4:	bl	1b834 <__cxa_finalize@plt+0x194e8>
   165a8:	mov	r3, #0
   165ac:	movw	r2, #16960	; 0x4240
   165b0:	movt	r2, #15
   165b4:	mov	r4, r0
   165b8:	mov	r5, r1
   165bc:	mvn	r0, r0
   165c0:	mvn	r1, r1
   165c4:	bl	1b834 <__cxa_finalize@plt+0x194e8>
   165c8:	asr	r3, r6, #31
   165cc:	mov	r2, r6
   165d0:	cmp	r3, r1
   165d4:	cmpeq	r2, r0
   165d8:	bls	165e8 <__cxa_finalize@plt+0x1429c>
   165dc:	mvn	r0, #0
   165e0:	mvn	r1, #0
   165e4:	pop	{r4, r5, r6, pc}
   165e8:	movw	r3, #16960	; 0x4240
   165ec:	movt	r3, #15
   165f0:	mov	r0, r4
   165f4:	mov	r1, r5
   165f8:	smlal	r0, r1, r3, r6
   165fc:	pop	{r4, r5, r6, pc}
   16600:	cmn	r0, #1
   16604:	bne	16598 <__cxa_finalize@plt+0x1424c>
   16608:	b	165dc <__cxa_finalize@plt+0x14290>
   1660c:	ldr	r0, [pc, #24]	; 1662c <__cxa_finalize@plt+0x142e0>
   16610:	mov	r2, #92	; 0x5c
   16614:	ldr	r1, [pc, #20]	; 16630 <__cxa_finalize@plt+0x142e4>
   16618:	ldr	r3, [pc, #20]	; 16634 <__cxa_finalize@plt+0x142e8>
   1661c:	add	r0, pc, r0
   16620:	add	r1, pc, r1
   16624:	add	r3, pc, r3
   16628:	bl	19c9c <__cxa_finalize@plt+0x17950>
   1662c:			; <UNDEFINED> instruction: 0x000079b8
   16630:	andeq	sl, r0, r4, lsl pc
   16634:	andeq	sl, r0, r0, asr #29
   16638:	ldr	r3, [pc, #112]	; 166b0 <__cxa_finalize@plt+0x14364>
   1663c:	ldr	r2, [pc, #112]	; 166b4 <__cxa_finalize@plt+0x14368>
   16640:	add	r3, pc, r3
   16644:	push	{r4, r5, lr}
   16648:	sub	sp, sp, #20
   1664c:	ldr	r4, [r3, r2]
   16650:	add	r5, sp, #4
   16654:	mov	r1, r5
   16658:	ldr	r3, [r4]
   1665c:	str	r3, [sp, #12]
   16660:	bl	1dc4 <clock_gettime@plt>
   16664:	cmp	r0, #0
   16668:	bne	16690 <__cxa_finalize@plt+0x14344>
   1666c:	mov	r0, r5
   16670:	bl	1657c <__cxa_finalize@plt+0x14230>
   16674:	ldr	r2, [sp, #12]
   16678:	ldr	r3, [r4]
   1667c:	cmp	r2, r3
   16680:	bne	1668c <__cxa_finalize@plt+0x14340>
   16684:	add	sp, sp, #20
   16688:	pop	{r4, r5, pc}
   1668c:	bl	2154 <__stack_chk_fail@plt>
   16690:	ldr	r0, [pc, #32]	; 166b8 <__cxa_finalize@plt+0x1436c>
   16694:	mov	r2, #34	; 0x22
   16698:	ldr	r1, [pc, #28]	; 166bc <__cxa_finalize@plt+0x14370>
   1669c:	ldr	r3, [pc, #28]	; 166c0 <__cxa_finalize@plt+0x14374>
   166a0:	add	r0, pc, r0
   166a4:	add	r1, pc, r1
   166a8:	add	r3, pc, r3
   166ac:	bl	19c9c <__cxa_finalize@plt+0x17950>
   166b0:	andeq	sp, r1, r4, asr #14
   166b4:	andeq	r0, r0, ip, asr #4
   166b8:	andeq	sl, r0, ip, ror #29
   166bc:	muleq	r0, r0, lr
   166c0:	andeq	sl, r0, r8, lsl #29
   166c4:	push	{r4, r5, r6, lr}
   166c8:	subs	r6, r0, #0
   166cc:	mov	r4, r2
   166d0:	mov	r5, r3
   166d4:	beq	16740 <__cxa_finalize@plt+0x143f4>
   166d8:	mvn	r3, #0
   166dc:	mvn	r2, #0
   166e0:	cmp	r5, r3
   166e4:	cmpeq	r4, r2
   166e8:	mvneq	r3, #0
   166ec:	streq	r3, [r6]
   166f0:	streq	r3, [r6, #4]
   166f4:	beq	16738 <__cxa_finalize@plt+0x143ec>
   166f8:	mov	r3, #0
   166fc:	mov	r0, r4
   16700:	mov	r1, r5
   16704:	movw	r2, #16960	; 0x4240
   16708:	movt	r2, #15
   1670c:	bl	1b834 <__cxa_finalize@plt+0x194e8>
   16710:	movw	r2, #16960	; 0x4240
   16714:	mov	r3, #0
   16718:	movt	r2, #15
   1671c:	mov	r1, r5
   16720:	str	r0, [r6]
   16724:	mov	r0, r4
   16728:	bl	1b834 <__cxa_finalize@plt+0x194e8>
   1672c:	mov	r3, #1000	; 0x3e8
   16730:	mul	r2, r3, r2
   16734:	str	r2, [r6, #4]
   16738:	mov	r0, r6
   1673c:	pop	{r4, r5, r6, pc}
   16740:	ldr	r0, [pc, #24]	; 16760 <__cxa_finalize@plt+0x14414>
   16744:	mov	r2, #107	; 0x6b
   16748:	ldr	r1, [pc, #20]	; 16764 <__cxa_finalize@plt+0x14418>
   1674c:	ldr	r3, [pc, #20]	; 16768 <__cxa_finalize@plt+0x1441c>
   16750:	add	r0, pc, r0
   16754:	add	r1, pc, r1
   16758:	add	r3, pc, r3
   1675c:	bl	19c9c <__cxa_finalize@plt+0x17950>
   16760:	andeq	r7, r0, r4, lsl #17
   16764:	andeq	sl, r0, r0, ror #27
   16768:	andeq	sl, r0, r8, asr #27
   1676c:	push	{r4, r5, r6, lr}
   16770:	subs	r6, r0, #0
   16774:	mov	r4, r2
   16778:	mov	r5, r3
   1677c:	beq	167e0 <__cxa_finalize@plt+0x14494>
   16780:	mvn	r3, #0
   16784:	mvn	r2, #0
   16788:	cmp	r5, r3
   1678c:	cmpeq	r4, r2
   16790:	mvneq	r3, #0
   16794:	streq	r3, [r6]
   16798:	streq	r3, [r6, #4]
   1679c:	beq	167d8 <__cxa_finalize@plt+0x1448c>
   167a0:	mov	r3, #0
   167a4:	mov	r0, r4
   167a8:	mov	r1, r5
   167ac:	movw	r2, #16960	; 0x4240
   167b0:	movt	r2, #15
   167b4:	bl	1b834 <__cxa_finalize@plt+0x194e8>
   167b8:	movw	r2, #16960	; 0x4240
   167bc:	mov	r3, #0
   167c0:	movt	r2, #15
   167c4:	mov	r1, r5
   167c8:	str	r0, [r6]
   167cc:	mov	r0, r4
   167d0:	bl	1b834 <__cxa_finalize@plt+0x194e8>
   167d4:	str	r2, [r6, #4]
   167d8:	mov	r0, r6
   167dc:	pop	{r4, r5, r6, pc}
   167e0:	ldr	r0, [pc, #24]	; 16800 <__cxa_finalize@plt+0x144b4>
   167e4:	mov	r2, #137	; 0x89
   167e8:	ldr	r1, [pc, #20]	; 16804 <__cxa_finalize@plt+0x144b8>
   167ec:	ldr	r3, [pc, #20]	; 16808 <__cxa_finalize@plt+0x144bc>
   167f0:	add	r0, pc, r0
   167f4:	add	r1, pc, r1
   167f8:	add	r3, pc, r3
   167fc:	bl	19c9c <__cxa_finalize@plt+0x17950>
   16800:	andeq	sl, r0, r0, asr #27
   16804:	andeq	sl, r0, r0, asr #26
   16808:	strdeq	sl, [r0], -ip
   1680c:	push	{lr}		; (str lr, [sp, #-4]!)
   16810:	sub	sp, sp, #12
   16814:	mov	ip, #0
   16818:	str	ip, [sp]
   1681c:	bl	1643c <__cxa_finalize@plt+0x140f0>
   16820:	add	sp, sp, #12
   16824:	pop	{pc}		; (ldr pc, [sp], #4)
   16828:	push	{r4, r5, r6, r7, r8, r9, lr}
   1682c:	mov	r4, r2
   16830:	subs	r8, r4, #1
   16834:	mov	r5, r3
   16838:	sbc	r9, r5, #0
   1683c:	mvn	r2, #2
   16840:	mvn	r3, #0
   16844:	cmp	r9, r3
   16848:	cmpeq	r8, r2
   1684c:	mov	r6, r0
   16850:	sub	sp, sp, #36	; 0x24
   16854:	mov	r0, #0
   16858:	mov	r7, r1
   1685c:	bhi	16a3c <__cxa_finalize@plt+0x146f0>
   16860:	bl	16638 <__cxa_finalize@plt+0x142ec>
   16864:	cmp	r5, r1
   16868:	cmpeq	r4, r0
   1686c:	bcc	16a44 <__cxa_finalize@plt+0x146f8>
   16870:	ldr	r8, [pc, #1044]	; 16c8c <__cxa_finalize@plt+0x14940>
   16874:	subs	r4, r4, r0
   16878:	sbc	r5, r5, r1
   1687c:	add	r8, pc, r8
   16880:	movw	r2, #47103	; 0xb7ff
   16884:	movt	r2, #37769	; 0x9389
   16888:	movw	r3, #7347	; 0x1cb3
   1688c:	cmp	r5, r3
   16890:	cmpeq	r4, r2
   16894:	bhi	169b8 <__cxa_finalize@plt+0x1466c>
   16898:	movw	r2, #31231	; 0x79ff
   1689c:	movt	r2, #19531	; 0x4c4b
   168a0:	mov	r3, #612	; 0x264
   168a4:	cmp	r5, r3
   168a8:	cmpeq	r4, r2
   168ac:	bhi	16a9c <__cxa_finalize@plt+0x14750>
   168b0:	movw	r2, #40959	; 0x9fff
   168b4:	movt	r2, #53475	; 0xd0e3
   168b8:	mov	r3, #140	; 0x8c
   168bc:	cmp	r5, r3
   168c0:	cmpeq	r4, r2
   168c4:	bhi	16af4 <__cxa_finalize@plt+0x147a8>
   168c8:	movw	r2, #49151	; 0xbfff
   168cc:	movt	r2, #15278	; 0x3bae
   168d0:	mov	r3, #40	; 0x28
   168d4:	cmp	r5, r3
   168d8:	cmpeq	r4, r2
   168dc:	bhi	16a58 <__cxa_finalize@plt+0x1470c>
   168e0:	movw	r2, #1023	; 0x3ff
   168e4:	movt	r2, #62571	; 0xf46b
   168e8:	mov	r3, #20
   168ec:	cmp	r5, r3
   168f0:	cmpeq	r4, r2
   168f4:	bhi	16b28 <__cxa_finalize@plt+0x147dc>
   168f8:	movw	r2, #55295	; 0xd7ff
   168fc:	movt	r2, #1909	; 0x775
   16900:	mov	r3, #5
   16904:	cmp	r5, r3
   16908:	cmpeq	r4, r2
   1690c:	bhi	16bac <__cxa_finalize@plt+0x14860>
   16910:	movw	r2, #41983	; 0xa3ff
   16914:	movt	r2, #54931	; 0xd693
   16918:	mov	r3, #0
   1691c:	cmp	r5, r3
   16920:	cmpeq	r4, r2
   16924:	bhi	16bcc <__cxa_finalize@plt+0x14880>
   16928:	movw	r2, #41727	; 0xa2ff
   1692c:	movt	r2, #4577	; 0x11e1
   16930:	mov	r3, #0
   16934:	cmp	r5, r3
   16938:	cmpeq	r4, r2
   1693c:	bhi	16c24 <__cxa_finalize@plt+0x148d8>
   16940:	movw	r2, #34559	; 0x86ff
   16944:	movt	r2, #915	; 0x393
   16948:	mov	r3, #0
   1694c:	cmp	r5, r3
   16950:	cmpeq	r4, r2
   16954:	bhi	16b54 <__cxa_finalize@plt+0x14808>
   16958:	movw	r2, #16959	; 0x423f
   1695c:	movt	r2, #15
   16960:	mov	r3, #0
   16964:	cmp	r5, r3
   16968:	cmpeq	r4, r2
   1696c:	bhi	16c40 <__cxa_finalize@plt+0x148f4>
   16970:	movw	r2, #999	; 0x3e7
   16974:	mov	r3, #0
   16978:	cmp	r5, r3
   1697c:	cmpeq	r4, r2
   16980:	bhi	16c74 <__cxa_finalize@plt+0x14928>
   16984:	orrs	r3, r4, r5
   16988:	beq	16c5c <__cxa_finalize@plt+0x14910>
   1698c:	ldr	r3, [pc, #764]	; 16c90 <__cxa_finalize@plt+0x14944>
   16990:	mov	r0, r6
   16994:	strd	r4, [sp, #8]
   16998:	mov	r1, r7
   1699c:	add	r3, pc, r3
   169a0:	str	r8, [sp, #16]
   169a4:	str	r3, [sp]
   169a8:	mov	r2, #1
   169ac:	mvn	r3, #0
   169b0:	bl	20ac <__snprintf_chk@plt>
   169b4:	b	16a2c <__cxa_finalize@plt+0x146e0>
   169b8:	ldr	ip, [pc, #724]	; 16c94 <__cxa_finalize@plt+0x14948>
   169bc:	movw	r3, #7347	; 0x1cb3
   169c0:	mov	r0, r4
   169c4:	mov	r1, r5
   169c8:	mov	r2, #47104	; 0xb800
   169cc:	movt	r2, #37769	; 0x9389
   169d0:	add	ip, pc, ip
   169d4:	str	ip, [sp]
   169d8:	bl	1b834 <__cxa_finalize@plt+0x194e8>
   169dc:	mov	r2, #47104	; 0xb800
   169e0:	movw	r3, #7347	; 0x1cb3
   169e4:	movt	r2, #37769	; 0x9389
   169e8:	strd	r0, [sp, #8]
   169ec:	mov	r0, r4
   169f0:	mov	r1, r5
   169f4:	bl	1b834 <__cxa_finalize@plt+0x194e8>
   169f8:	mov	r0, r2
   169fc:	mov	r2, #31232	; 0x7a00
   16a00:	movt	r2, #19531	; 0x4c4b
   16a04:	mov	r1, r3
   16a08:	mov	r3, #612	; 0x264
   16a0c:	bl	1b834 <__cxa_finalize@plt+0x194e8>
   16a10:	str	r8, [sp, #24]
   16a14:	mov	r2, #1
   16a18:	mvn	r3, #0
   16a1c:	strd	r0, [sp, #16]
   16a20:	mov	r0, r6
   16a24:	mov	r1, r7
   16a28:	bl	20ac <__snprintf_chk@plt>
   16a2c:	add	r7, r6, r7
   16a30:	mov	r0, r6
   16a34:	mov	r3, #0
   16a38:	strb	r3, [r7, #-1]
   16a3c:	add	sp, sp, #36	; 0x24
   16a40:	pop	{r4, r5, r6, r7, r8, r9, pc}
   16a44:	ldr	r8, [pc, #588]	; 16c98 <__cxa_finalize@plt+0x1494c>
   16a48:	subs	r4, r0, r4
   16a4c:	sbc	r5, r1, r5
   16a50:	add	r8, pc, r8
   16a54:	b	16880 <__cxa_finalize@plt+0x14534>
   16a58:	ldr	ip, [pc, #572]	; 16c9c <__cxa_finalize@plt+0x14950>
   16a5c:	mov	r2, #24576	; 0x6000
   16a60:	movt	r2, #7639	; 0x1dd7
   16a64:	mov	r0, r4
   16a68:	add	ip, pc, ip
   16a6c:	mov	r1, r5
   16a70:	mov	r3, #20
   16a74:	str	ip, [sp]
   16a78:	bl	1b834 <__cxa_finalize@plt+0x194e8>
   16a7c:	str	r8, [sp, #16]
   16a80:	mov	r2, #1
   16a84:	mvn	r3, #0
   16a88:	strd	r0, [sp, #8]
   16a8c:	mov	r0, r6
   16a90:	mov	r1, r7
   16a94:	bl	20ac <__snprintf_chk@plt>
   16a98:	b	16a2c <__cxa_finalize@plt+0x146e0>
   16a9c:	ldr	ip, [pc, #508]	; 16ca0 <__cxa_finalize@plt+0x14954>
   16aa0:	mov	r3, #612	; 0x264
   16aa4:	mov	r0, r4
   16aa8:	mov	r1, r5
   16aac:	mov	r2, #31232	; 0x7a00
   16ab0:	movt	r2, #19531	; 0x4c4b
   16ab4:	add	ip, pc, ip
   16ab8:	str	ip, [sp]
   16abc:	bl	1b834 <__cxa_finalize@plt+0x194e8>
   16ac0:	mov	r2, #31232	; 0x7a00
   16ac4:	movt	r2, #19531	; 0x4c4b
   16ac8:	mov	r3, #612	; 0x264
   16acc:	strd	r0, [sp, #8]
   16ad0:	mov	r0, r4
   16ad4:	mov	r1, r5
   16ad8:	bl	1b834 <__cxa_finalize@plt+0x194e8>
   16adc:	mov	r0, r2
   16ae0:	mov	r1, r3
   16ae4:	mov	r2, #24576	; 0x6000
   16ae8:	mov	r3, #20
   16aec:	movt	r2, #7639	; 0x1dd7
   16af0:	b	16a0c <__cxa_finalize@plt+0x146c0>
   16af4:	ldr	ip, [pc, #424]	; 16ca4 <__cxa_finalize@plt+0x14958>
   16af8:	mov	r3, #140	; 0x8c
   16afc:	mov	r0, r4
   16b00:	mov	r1, r5
   16b04:	mov	r2, #40960	; 0xa000
   16b08:	movt	r2, #53475	; 0xd0e3
   16b0c:	add	ip, pc, ip
   16b10:	str	ip, [sp]
   16b14:	bl	1b834 <__cxa_finalize@plt+0x194e8>
   16b18:	mov	r2, #40960	; 0xa000
   16b1c:	mov	r3, #140	; 0x8c
   16b20:	movt	r2, #53475	; 0xd0e3
   16b24:	b	16acc <__cxa_finalize@plt+0x14780>
   16b28:	ldr	ip, [pc, #376]	; 16ca8 <__cxa_finalize@plt+0x1495c>
   16b2c:	mov	r0, #40960	; 0xa000
   16b30:	movt	r0, #57896	; 0xe228
   16b34:	mvn	r1, #20
   16b38:	adds	r0, r0, r4
   16b3c:	mov	r2, #41984	; 0xa400
   16b40:	add	ip, pc, ip
   16b44:	movt	r2, #54931	; 0xd693
   16b48:	mov	r3, #0
   16b4c:	adc	r1, r1, r5
   16b50:	b	16a74 <__cxa_finalize@plt+0x14728>
   16b54:	ldr	ip, [pc, #336]	; 16cac <__cxa_finalize@plt+0x14960>
   16b58:	mov	r3, #0
   16b5c:	mov	r0, r4
   16b60:	mov	r1, r5
   16b64:	mov	r2, #34560	; 0x8700
   16b68:	movt	r2, #915	; 0x393
   16b6c:	add	ip, pc, ip
   16b70:	str	ip, [sp]
   16b74:	bl	1b834 <__cxa_finalize@plt+0x194e8>
   16b78:	mov	r2, #34560	; 0x8700
   16b7c:	mov	r3, #0
   16b80:	movt	r2, #915	; 0x393
   16b84:	strd	r0, [sp, #8]
   16b88:	mov	r0, r4
   16b8c:	mov	r1, r5
   16b90:	bl	1b834 <__cxa_finalize@plt+0x194e8>
   16b94:	mov	r0, r2
   16b98:	mov	r1, r3
   16b9c:	movw	r2, #16960	; 0x4240
   16ba0:	mov	r3, #0
   16ba4:	movt	r2, #15
   16ba8:	b	16a0c <__cxa_finalize@plt+0x146c0>
   16bac:	ldr	ip, [pc, #252]	; 16cb0 <__cxa_finalize@plt+0x14964>
   16bb0:	mov	r2, #41984	; 0xa400
   16bb4:	movt	r2, #54931	; 0xd693
   16bb8:	mov	r0, r4
   16bbc:	add	ip, pc, ip
   16bc0:	mov	r1, r5
   16bc4:	mov	r3, #0
   16bc8:	b	16a74 <__cxa_finalize@plt+0x14728>
   16bcc:	ldr	ip, [pc, #224]	; 16cb4 <__cxa_finalize@plt+0x14968>
   16bd0:	mov	r3, #0
   16bd4:	mov	r0, r4
   16bd8:	mov	r1, r5
   16bdc:	mov	r2, #41984	; 0xa400
   16be0:	movt	r2, #54931	; 0xd693
   16be4:	add	ip, pc, ip
   16be8:	str	ip, [sp]
   16bec:	bl	1b834 <__cxa_finalize@plt+0x194e8>
   16bf0:	mov	r2, #41984	; 0xa400
   16bf4:	mov	r3, #0
   16bf8:	movt	r2, #54931	; 0xd693
   16bfc:	strd	r0, [sp, #8]
   16c00:	mov	r0, r4
   16c04:	mov	r1, r5
   16c08:	bl	1b834 <__cxa_finalize@plt+0x194e8>
   16c0c:	mov	r0, r2
   16c10:	mov	r1, r3
   16c14:	mov	r2, #34560	; 0x8700
   16c18:	mov	r3, #0
   16c1c:	movt	r2, #915	; 0x393
   16c20:	b	16a0c <__cxa_finalize@plt+0x146c0>
   16c24:	ldr	ip, [pc, #140]	; 16cb8 <__cxa_finalize@plt+0x1496c>
   16c28:	mov	r2, #34560	; 0x8700
   16c2c:	mov	r0, r4
   16c30:	mov	r1, r5
   16c34:	add	ip, pc, ip
   16c38:	movt	r2, #915	; 0x393
   16c3c:	b	16bc4 <__cxa_finalize@plt+0x14878>
   16c40:	ldr	ip, [pc, #116]	; 16cbc <__cxa_finalize@plt+0x14970>
   16c44:	movw	r2, #16960	; 0x4240
   16c48:	mov	r0, r4
   16c4c:	mov	r1, r5
   16c50:	add	ip, pc, ip
   16c54:	movt	r2, #15
   16c58:	b	16bc4 <__cxa_finalize@plt+0x14878>
   16c5c:	ldr	r2, [pc, #92]	; 16cc0 <__cxa_finalize@plt+0x14974>
   16c60:	mov	r0, r6
   16c64:	mov	r1, r7
   16c68:	add	r2, pc, r2
   16c6c:	bl	2274 <snprintf@plt>
   16c70:	b	16a2c <__cxa_finalize@plt+0x146e0>
   16c74:	ldr	ip, [pc, #72]	; 16cc4 <__cxa_finalize@plt+0x14978>
   16c78:	mov	r0, r4
   16c7c:	mov	r1, r5
   16c80:	mov	r2, #1000	; 0x3e8
   16c84:	add	ip, pc, ip
   16c88:	b	16bc4 <__cxa_finalize@plt+0x14878>
   16c8c:	andeq	sl, r0, ip, lsr sp
   16c90:	ldrdeq	sl, [r0], -r0
   16c94:	strdeq	sl, [r0], -r0
   16c98:	andeq	sl, r0, r4, ror #22
   16c9c:	andeq	sl, r0, r0, lsl #23
   16ca0:	andeq	sl, r0, r8, lsr #22
   16ca4:	andeq	sl, r0, ip, ror #21
   16ca8:	ldrdeq	sl, [r0], -r0
   16cac:	andeq	sl, r0, r0, ror #21
   16cb0:	andeq	sl, r0, r4, ror #20
   16cb4:	andeq	sl, r0, r8, asr #20
   16cb8:	andeq	sl, r0, ip, lsl #20
   16cbc:	andeq	sl, r0, r4, lsl #20
   16cc0:	andeq	sl, r0, r0, lsl sl
   16cc4:	ldrdeq	sl, [r0], -ip
   16cc8:	cmp	r0, r1
   16ccc:	bcc	16cdc <__cxa_finalize@plt+0x14990>
   16cd0:	movls	r0, #0
   16cd4:	movhi	r0, #1
   16cd8:	bx	lr
   16cdc:	mvn	r0, #0
   16ce0:	bx	lr
   16ce4:	ldrd	r2, [r0]
   16ce8:	ldrd	r0, [r1]
   16cec:	cmp	r3, r1
   16cf0:	cmpeq	r2, r0
   16cf4:	bcc	16d04 <__cxa_finalize@plt+0x149b8>
   16cf8:	movls	r0, #0
   16cfc:	movhi	r0, #1
   16d00:	bx	lr
   16d04:	mvn	r0, #0
   16d08:	bx	lr
   16d0c:	push	{r4, lr}
   16d10:	mov	r4, r0
   16d14:	ldrb	r2, [r0, #39]	; 0x27
   16d18:	ldr	r3, [r0]
   16d1c:	tst	r2, #4
   16d20:	addne	r2, r0, #8
   16d24:	ldr	r3, [r3]
   16d28:	ldreq	r2, [pc, #64]	; 16d70 <__cxa_finalize@plt+0x14a24>
   16d2c:	addeq	r2, pc, r2
   16d30:	mov	r0, r1
   16d34:	mov	r1, r2
   16d38:	blx	r3
   16d3c:	ldrb	r3, [r4, #39]	; 0x27
   16d40:	tst	r3, #4
   16d44:	bne	16d68 <__cxa_finalize@plt+0x14a1c>
   16d48:	ldr	r2, [pc, #36]	; 16d74 <__cxa_finalize@plt+0x14a28>
   16d4c:	and	r3, r3, #3
   16d50:	add	r2, pc, r2
   16d54:	add	r3, r2, r3, lsl #4
   16d58:	ldr	r1, [r3, #12]
   16d5c:	bl	1b414 <__cxa_finalize@plt+0x190c8>
   16d60:	mov	r0, r1
   16d64:	pop	{r4, pc}
   16d68:	ldr	r1, [r4, #28]
   16d6c:	b	16d5c <__cxa_finalize@plt+0x14a10>
   16d70:	andeq	sp, r1, r4, lsr r3
   16d74:			; <UNDEFINED> instruction: 0x0001cebc
   16d78:	push	{r4, r5, r6}
   16d7c:	ldrb	r3, [r0, #39]	; 0x27
   16d80:	ubfx	r2, r3, #2, #1
   16d84:	and	r3, r3, #3
   16d88:	cmp	r2, #0
   16d8c:	beq	16df0 <__cxa_finalize@plt+0x14aa4>
   16d90:	ldr	ip, [pc, #132]	; 16e1c <__cxa_finalize@plt+0x14ad0>
   16d94:	lsl	r3, r3, #4
   16d98:	ldr	r5, [r0, #4]
   16d9c:	add	ip, pc, ip
   16da0:	ldr	r6, [r0, #28]
   16da4:	add	ip, ip, r3
   16da8:	ldr	ip, [ip, #4]
   16dac:	ldr	r4, [pc, #108]	; 16e20 <__cxa_finalize@plt+0x14ad4>
   16db0:	mla	ip, r6, ip, r5
   16db4:	add	r4, pc, r4
   16db8:	add	r4, r4, r3
   16dbc:	b	16dd0 <__cxa_finalize@plt+0x14a84>
   16dc0:	ldrb	r3, [ip, r1]
   16dc4:	cmp	r3, #255	; 0xff
   16dc8:	bne	16e10 <__cxa_finalize@plt+0x14ac4>
   16dcc:	add	r1, r1, #1
   16dd0:	cmp	r2, #0
   16dd4:	ldrne	r3, [r0, #28]
   16dd8:	ldreq	r3, [r4, #12]
   16ddc:	cmp	r1, r3
   16de0:	bcc	16dc0 <__cxa_finalize@plt+0x14a74>
   16de4:	mvn	r0, #0
   16de8:	pop	{r4, r5, r6}
   16dec:	bx	lr
   16df0:	ldr	r4, [pc, #44]	; 16e24 <__cxa_finalize@plt+0x14ad8>
   16df4:	lsl	r3, r3, #4
   16df8:	add	r5, r0, #4
   16dfc:	add	r4, pc, r4
   16e00:	add	r4, r4, r3
   16e04:	ldr	ip, [r4, #4]
   16e08:	ldr	r6, [r4, #12]
   16e0c:	b	16dac <__cxa_finalize@plt+0x14a60>
   16e10:	mov	r0, r1
   16e14:	pop	{r4, r5, r6}
   16e18:	bx	lr
   16e1c:	andeq	ip, r1, r0, ror lr
   16e20:	andeq	ip, r1, r8, asr lr
   16e24:	andeq	ip, r1, r0, lsl lr
   16e28:	ldr	r2, [pc, #88]	; 16e88 <__cxa_finalize@plt+0x14b3c>
   16e2c:	ldr	r3, [pc, #88]	; 16e8c <__cxa_finalize@plt+0x14b40>
   16e30:	add	r2, pc, r2
   16e34:	push	{r4, r5, r6, lr}
   16e38:	sub	sp, sp, #16
   16e3c:	ldr	r4, [r2, r3]
   16e40:	mov	r5, r1
   16e44:	mov	r6, r0
   16e48:	ldr	r3, [r4]
   16e4c:	str	r3, [sp, #12]
   16e50:	bl	1fe0 <strlen@plt>
   16e54:	mov	r3, r5
   16e58:	mov	r1, r6
   16e5c:	mov	r2, r0
   16e60:	mov	r0, sp
   16e64:	bl	18d68 <__cxa_finalize@plt+0x16a1c>
   16e68:	ldr	r2, [sp, #12]
   16e6c:	ldr	r3, [r4]
   16e70:	ldr	r0, [sp]
   16e74:	cmp	r2, r3
   16e78:	bne	16e84 <__cxa_finalize@plt+0x14b38>
   16e7c:	add	sp, sp, #16
   16e80:	pop	{r4, r5, r6, pc}
   16e84:	bl	2154 <__stack_chk_fail@plt>
   16e88:	andeq	ip, r1, r4, asr pc
   16e8c:	andeq	r0, r0, ip, asr #4
   16e90:	ldr	ip, [pc, #80]	; 16ee8 <__cxa_finalize@plt+0x14b9c>
   16e94:	mov	r3, r1
   16e98:	push	{r4, lr}
   16e9c:	add	ip, pc, ip
   16ea0:	ldr	lr, [pc, #68]	; 16eec <__cxa_finalize@plt+0x14ba0>
   16ea4:	sub	sp, sp, #24
   16ea8:	mov	r2, #4
   16eac:	add	r1, sp, #4
   16eb0:	str	r0, [sp, #4]
   16eb4:	add	r0, sp, #8
   16eb8:	ldr	r4, [ip, lr]
   16ebc:	ldr	ip, [r4]
   16ec0:	str	ip, [sp, #20]
   16ec4:	bl	18d68 <__cxa_finalize@plt+0x16a1c>
   16ec8:	ldr	r2, [sp, #20]
   16ecc:	ldr	r3, [r4]
   16ed0:	ldr	r0, [sp, #8]
   16ed4:	cmp	r2, r3
   16ed8:	bne	16ee4 <__cxa_finalize@plt+0x14b98>
   16edc:	add	sp, sp, #24
   16ee0:	pop	{r4, pc}
   16ee4:	bl	2154 <__stack_chk_fail@plt>
   16ee8:	andeq	ip, r1, r8, ror #29
   16eec:	andeq	r0, r0, ip, asr #4
   16ef0:	ldr	ip, [pc, #76]	; 16f44 <__cxa_finalize@plt+0x14bf8>
   16ef4:	mov	r3, r1
   16ef8:	push	{r4, lr}
   16efc:	add	ip, pc, ip
   16f00:	ldr	lr, [pc, #64]	; 16f48 <__cxa_finalize@plt+0x14bfc>
   16f04:	sub	sp, sp, #16
   16f08:	mov	r1, r0
   16f0c:	mov	r2, #8
   16f10:	mov	r0, sp
   16f14:	ldr	r4, [ip, lr]
   16f18:	ldr	ip, [r4]
   16f1c:	str	ip, [sp, #12]
   16f20:	bl	18d68 <__cxa_finalize@plt+0x16a1c>
   16f24:	ldr	r2, [sp, #12]
   16f28:	ldr	r3, [r4]
   16f2c:	ldr	r0, [sp]
   16f30:	cmp	r2, r3
   16f34:	bne	16f40 <__cxa_finalize@plt+0x14bf4>
   16f38:	add	sp, sp, #16
   16f3c:	pop	{r4, pc}
   16f40:	bl	2154 <__stack_chk_fail@plt>
   16f44:	andeq	ip, r1, r8, lsl #29
   16f48:	andeq	r0, r0, ip, asr #4
   16f4c:	b	231c <strcmp@plt>
   16f50:	push	{r4, r5, r6, r7, r8, lr}
   16f54:	subs	r6, r0, #0
   16f58:	mov	r5, r1
   16f5c:	beq	17070 <__cxa_finalize@plt+0x14d24>
   16f60:	ldrb	r3, [r6, #39]	; 0x27
   16f64:	and	r2, r3, #3
   16f68:	cmp	r2, #1
   16f6c:	beq	17080 <__cxa_finalize@plt+0x14d34>
   16f70:	cmp	r1, #0
   16f74:	beq	171a8 <__cxa_finalize@plt+0x14e5c>
   16f78:	ldr	r4, [r1]
   16f7c:	cmn	r4, #1
   16f80:	beq	17070 <__cxa_finalize@plt+0x14d24>
   16f84:	cmn	r4, #2
   16f88:	beq	17050 <__cxa_finalize@plt+0x14d04>
   16f8c:	cmp	r4, #0
   16f90:	beq	171c8 <__cxa_finalize@plt+0x14e7c>
   16f94:	tst	r3, #4
   16f98:	ldr	r3, [pc, #648]	; 17228 <__cxa_finalize@plt+0x14edc>
   16f9c:	addeq	r0, r6, #4
   16fa0:	ldr	r1, [r1, #4]
   16fa4:	add	r3, pc, r3
   16fa8:	ldrne	r0, [r6, #4]
   16fac:	add	r2, r3, r2, lsl #4
   16fb0:	ldr	r3, [r2, #4]
   16fb4:	mul	r3, r3, r4
   16fb8:	ldr	r3, [r0, r3]
   16fbc:	cmp	r3, r1
   16fc0:	beq	17000 <__cxa_finalize@plt+0x14cb4>
   16fc4:	sub	r4, r4, #1
   16fc8:	str	r4, [r5]
   16fcc:	ldrb	r3, [r6, #39]	; 0x27
   16fd0:	ldr	r2, [pc, #596]	; 1722c <__cxa_finalize@plt+0x14ee0>
   16fd4:	tst	r3, #4
   16fd8:	and	r3, r3, #3
   16fdc:	add	r2, pc, r2
   16fe0:	addeq	r0, r6, #4
   16fe4:	add	r3, r2, r3, lsl #4
   16fe8:	ldrne	r0, [r6, #4]
   16fec:	ldr	r3, [r3, #4]
   16ff0:	mul	r3, r3, r4
   16ff4:	ldr	r3, [r0, r3]
   16ff8:	cmp	r1, r3
   16ffc:	bne	17168 <__cxa_finalize@plt+0x14e1c>
   17000:	mov	r0, r6
   17004:	add	r1, r4, #1
   17008:	bl	16d78 <__cxa_finalize@plt+0x14a2c>
   1700c:	cmn	r0, #1
   17010:	str	r0, [r5]
   17014:	beq	17078 <__cxa_finalize@plt+0x14d2c>
   17018:	ldrb	r3, [r6, #39]	; 0x27
   1701c:	ldr	r2, [pc, #524]	; 17230 <__cxa_finalize@plt+0x14ee4>
   17020:	tst	r3, #4
   17024:	and	r3, r3, #3
   17028:	add	r2, pc, r2
   1702c:	addeq	r6, r6, #4
   17030:	add	r3, r2, r3, lsl #4
   17034:	ldrne	r6, [r6, #4]
   17038:	ldr	r3, [r3, #4]
   1703c:	mul	r0, r3, r0
   17040:	ldr	r3, [r6, r0]
   17044:	mov	r0, r4
   17048:	str	r3, [r5, #4]
   1704c:	pop	{r4, r5, r6, r7, r8, pc}
   17050:	ubfx	r1, r3, #2, #1
   17054:	cmp	r1, #0
   17058:	bne	1711c <__cxa_finalize@plt+0x14dd0>
   1705c:	bl	16d78 <__cxa_finalize@plt+0x14a2c>
   17060:	mov	r4, r0
   17064:	str	r0, [r5]
   17068:	cmn	r4, #1
   1706c:	bne	17000 <__cxa_finalize@plt+0x14cb4>
   17070:	mvn	r4, #0
   17074:	str	r4, [r5]
   17078:	mov	r0, r4
   1707c:	pop	{r4, r5, r6, r7, r8, pc}
   17080:	cmp	r1, #0
   17084:	beq	171e8 <__cxa_finalize@plt+0x14e9c>
   17088:	ldr	r4, [r1]
   1708c:	cmn	r4, #1
   17090:	beq	17070 <__cxa_finalize@plt+0x14d24>
   17094:	cmn	r4, #2
   17098:	beq	17188 <__cxa_finalize@plt+0x14e3c>
   1709c:	tst	r3, #4
   170a0:	bne	17134 <__cxa_finalize@plt+0x14de8>
   170a4:	add	r2, r6, #4
   170a8:	ldr	r7, [r1, #4]
   170ac:	add	r3, r2, r4, lsl #4
   170b0:	ldr	r1, [r2, r4, lsl #4]
   170b4:	cmp	r1, r7
   170b8:	addne	r4, r4, #1
   170bc:	movne	r3, r2
   170c0:	andne	r4, r4, #1
   170c4:	beq	170d8 <__cxa_finalize@plt+0x14d8c>
   170c8:	ldr	r2, [r3, r4, lsl #4]
   170cc:	add	r3, r3, r4, lsl #4
   170d0:	cmp	r2, r7
   170d4:	bne	17208 <__cxa_finalize@plt+0x14ebc>
   170d8:	ldr	r2, [r3, #8]
   170dc:	cmn	r2, #1
   170e0:	str	r2, [r5]
   170e4:	beq	17078 <__cxa_finalize@plt+0x14d2c>
   170e8:	ldrb	r3, [r6, #39]	; 0x27
   170ec:	ldr	r1, [pc, #320]	; 17234 <__cxa_finalize@plt+0x14ee8>
   170f0:	and	r0, r3, #3
   170f4:	tst	r3, #4
   170f8:	add	r1, pc, r1
   170fc:	addeq	r6, r6, #4
   17100:	add	r3, r1, r0, lsl #4
   17104:	ldrne	r6, [r6, #4]
   17108:	ldr	r3, [r3, #4]
   1710c:	mul	r2, r3, r2
   17110:	ldr	r3, [r6, r2]
   17114:	str	r3, [r5, #4]
   17118:	b	17078 <__cxa_finalize@plt+0x14d2c>
   1711c:	ldr	r1, [r6, #32]
   17120:	bl	16d78 <__cxa_finalize@plt+0x14a2c>
   17124:	str	r0, [r5]
   17128:	str	r0, [r6, #32]
   1712c:	ldr	r4, [r5]
   17130:	b	17068 <__cxa_finalize@plt+0x14d1c>
   17134:	ldr	r8, [r6, #4]
   17138:	ldr	r7, [r1, #4]
   1713c:	add	r3, r8, r4, lsl #4
   17140:	ldr	r2, [r8, r4, lsl #4]
   17144:	cmp	r2, r7
   17148:	beq	170d8 <__cxa_finalize@plt+0x14d8c>
   1714c:	ldr	r1, [r6, #28]
   17150:	add	r0, r4, r1
   17154:	sub	r0, r0, #1
   17158:	bl	1b414 <__cxa_finalize@plt+0x190c8>
   1715c:	mov	r3, r8
   17160:	mov	r4, r1
   17164:	b	170c8 <__cxa_finalize@plt+0x14d7c>
   17168:	ldr	r0, [pc, #200]	; 17238 <__cxa_finalize@plt+0x14eec>
   1716c:	movw	r2, #687	; 0x2af
   17170:	ldr	r1, [pc, #196]	; 1723c <__cxa_finalize@plt+0x14ef0>
   17174:	ldr	r3, [pc, #196]	; 17240 <__cxa_finalize@plt+0x14ef4>
   17178:	add	r0, pc, r0
   1717c:	add	r1, pc, r1
   17180:	add	r3, pc, r3
   17184:	bl	19c9c <__cxa_finalize@plt+0x17950>
   17188:	ldr	r4, [r6, #40]	; 0x28
   1718c:	cmn	r4, #1
   17190:	beq	17070 <__cxa_finalize@plt+0x14d24>
   17194:	tst	r3, #4
   17198:	addeq	r3, r6, #4
   1719c:	ldrne	r3, [r6, #4]
   171a0:	add	r3, r3, r4, lsl #4
   171a4:	b	170d8 <__cxa_finalize@plt+0x14d8c>
   171a8:	ldr	r0, [pc, #148]	; 17244 <__cxa_finalize@plt+0x14ef8>
   171ac:	movw	r2, #657	; 0x291
   171b0:	ldr	r1, [pc, #144]	; 17248 <__cxa_finalize@plt+0x14efc>
   171b4:	ldr	r3, [pc, #144]	; 1724c <__cxa_finalize@plt+0x14f00>
   171b8:	add	r0, pc, r0
   171bc:	add	r1, pc, r1
   171c0:	add	r3, pc, r3
   171c4:	bl	19c9c <__cxa_finalize@plt+0x17950>
   171c8:	ldr	r0, [pc, #128]	; 17250 <__cxa_finalize@plt+0x14f04>
   171cc:	movw	r2, #675	; 0x2a3
   171d0:	ldr	r1, [pc, #124]	; 17254 <__cxa_finalize@plt+0x14f08>
   171d4:	ldr	r3, [pc, #124]	; 17258 <__cxa_finalize@plt+0x14f0c>
   171d8:	add	r0, pc, r0
   171dc:	add	r1, pc, r1
   171e0:	add	r3, pc, r3
   171e4:	bl	19c9c <__cxa_finalize@plt+0x17950>
   171e8:	ldr	r0, [pc, #108]	; 1725c <__cxa_finalize@plt+0x14f10>
   171ec:	movw	r2, #607	; 0x25f
   171f0:	ldr	r1, [pc, #104]	; 17260 <__cxa_finalize@plt+0x14f14>
   171f4:	ldr	r3, [pc, #104]	; 17264 <__cxa_finalize@plt+0x14f18>
   171f8:	add	r0, pc, r0
   171fc:	add	r1, pc, r1
   17200:	add	r3, pc, r3
   17204:	bl	19c9c <__cxa_finalize@plt+0x17950>
   17208:	ldr	r0, [pc, #88]	; 17268 <__cxa_finalize@plt+0x14f1c>
   1720c:	movw	r2, #631	; 0x277
   17210:	ldr	r1, [pc, #84]	; 1726c <__cxa_finalize@plt+0x14f20>
   17214:	ldr	r3, [pc, #84]	; 17270 <__cxa_finalize@plt+0x14f24>
   17218:	add	r0, pc, r0
   1721c:	add	r1, pc, r1
   17220:	add	r3, pc, r3
   17224:	bl	19c9c <__cxa_finalize@plt+0x17950>
   17228:	andeq	ip, r1, r8, ror #24
   1722c:	andeq	ip, r1, r0, lsr ip
   17230:	andeq	ip, r1, r4, ror #23
   17234:	andeq	ip, r1, r4, lsl fp
   17238:	andeq	sl, r0, r0, ror #16
   1723c:	andeq	sl, r0, ip, lsl r8
   17240:	andeq	sl, r0, r0, lsr #24
   17244:	andeq	r8, r0, r0, lsr #17
   17248:	ldrdeq	sl, [r0], -ip
   1724c:	andeq	sl, r0, r0, ror #23
   17250:	strdeq	sl, [r0], -r4
   17254:			; <UNDEFINED> instruction: 0x0000a7bc
   17258:	andeq	sl, r0, r0, asr #23
   1725c:	andeq	r8, r0, r0, ror #16
   17260:	muleq	r0, ip, r7
   17264:	andeq	sl, r0, ip, ror fp
   17268:	muleq	r0, r8, r7
   1726c:	andeq	sl, r0, ip, ror r7
   17270:	andeq	sl, r0, ip, asr fp
   17274:	ldr	r3, [pc, #112]	; 172ec <__cxa_finalize@plt+0x14fa0>
   17278:	cmp	r0, #0
   1727c:	ldr	ip, [pc, #108]	; 172f0 <__cxa_finalize@plt+0x14fa4>
   17280:	mvn	r1, #1
   17284:	add	r3, pc, r3
   17288:	mov	r2, #0
   1728c:	push	{r4, lr}
   17290:	sub	sp, sp, #16
   17294:	ldr	r4, [r3, ip]
   17298:	stmib	sp, {r1, r2}
   1729c:	ldr	r3, [r4]
   172a0:	str	r3, [sp, #12]
   172a4:	beq	172c0 <__cxa_finalize@plt+0x14f74>
   172a8:	ldrb	r3, [r0, #39]	; 0x27
   172ac:	tst	r3, #4
   172b0:	ubfxeq	r3, r3, #3, #3
   172b4:	ldrne	r3, [r0, #24]
   172b8:	cmp	r3, #0
   172bc:	bne	172dc <__cxa_finalize@plt+0x14f90>
   172c0:	mvn	r0, #0
   172c4:	ldr	r2, [sp, #12]
   172c8:	ldr	r3, [r4]
   172cc:	cmp	r2, r3
   172d0:	bne	172e8 <__cxa_finalize@plt+0x14f9c>
   172d4:	add	sp, sp, #16
   172d8:	pop	{r4, pc}
   172dc:	add	r1, sp, #4
   172e0:	bl	16f50 <__cxa_finalize@plt+0x14c04>
   172e4:	b	172c4 <__cxa_finalize@plt+0x14f78>
   172e8:	bl	2154 <__stack_chk_fail@plt>
   172ec:	andeq	ip, r1, r0, lsl #22
   172f0:	andeq	r0, r0, ip, asr #4
   172f4:	push	{r4, r5, r6, lr}
   172f8:	mov	r5, r1
   172fc:	ldrb	r3, [r0, #39]	; 0x27
   17300:	mov	r4, r0
   17304:	ldr	r6, [pc, #88]	; 17364 <__cxa_finalize@plt+0x15018>
   17308:	tst	r3, #4
   1730c:	and	r3, r3, #3
   17310:	add	r6, pc, r6
   17314:	addeq	r2, r0, #4
   17318:	add	r3, r6, r3, lsl #4
   1731c:	ldrne	r2, [r0, #4]
   17320:	ldr	r3, [r3, #4]
   17324:	mul	r3, r3, r1
   17328:	ldr	r1, [r2, r3]
   1732c:	bl	16d0c <__cxa_finalize@plt+0x149c0>
   17330:	cmp	r5, r0
   17334:	bcc	17340 <__cxa_finalize@plt+0x14ff4>
   17338:	rsb	r0, r0, r5
   1733c:	pop	{r4, r5, r6, pc}
   17340:	ldrb	r3, [r4, #39]	; 0x27
   17344:	rsb	r0, r0, r5
   17348:	tst	r3, #4
   1734c:	andeq	r3, r3, #3
   17350:	ldrne	r3, [r4, #28]
   17354:	addeq	r6, r6, r3, lsl #4
   17358:	ldreq	r3, [r6, #12]
   1735c:	add	r0, r0, r3
   17360:	pop	{r4, r5, r6, pc}
   17364:	strdeq	ip, [r1], -ip	; <UNPREDICTABLE>
   17368:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1736c:	mov	r6, r0
   17370:	ldrb	r3, [r0, #39]	; 0x27
   17374:	mov	r4, r1
   17378:	mov	r9, r2
   1737c:	tst	r3, #4
   17380:	and	r3, r3, #3
   17384:	beq	17474 <__cxa_finalize@plt+0x15128>
   17388:	ldr	r1, [pc, #312]	; 174c8 <__cxa_finalize@plt+0x1517c>
   1738c:	ldr	r2, [r0, #28]
   17390:	add	r1, pc, r1
   17394:	add	r3, r1, r3, lsl #4
   17398:	ldr	r1, [r0, #4]
   1739c:	ldr	r7, [r3, #4]
   173a0:	mov	r3, r2
   173a4:	mla	r7, r7, r2, r1
   173a8:	cmp	r4, r3
   173ac:	bcs	174a8 <__cxa_finalize@plt+0x1515c>
   173b0:	ldrb	r3, [r7, r4]
   173b4:	cmp	r3, #255	; 0xff
   173b8:	beq	1746c <__cxa_finalize@plt+0x15120>
   173bc:	ldr	sl, [pc, #264]	; 174cc <__cxa_finalize@plt+0x15180>
   173c0:	mov	r5, #0
   173c4:	ldr	r8, [pc, #260]	; 174d0 <__cxa_finalize@plt+0x15184>
   173c8:	add	sl, pc, sl
   173cc:	add	r8, pc, r8
   173d0:	b	173f0 <__cxa_finalize@plt+0x150a4>
   173d4:	ldr	r1, [r6, #28]
   173d8:	bl	1b414 <__cxa_finalize@plt+0x190c8>
   173dc:	add	r5, r5, #1
   173e0:	ldrb	r3, [r7, r1]
   173e4:	mov	r4, r1
   173e8:	cmp	r3, #255	; 0xff
   173ec:	beq	1746c <__cxa_finalize@plt+0x15120>
   173f0:	cmp	r3, #252	; 0xfc
   173f4:	bhi	17498 <__cxa_finalize@plt+0x1514c>
   173f8:	mov	r0, r3
   173fc:	cmp	r5, r0
   17400:	bhi	1746c <__cxa_finalize@plt+0x15120>
   17404:	beq	17428 <__cxa_finalize@plt+0x150dc>
   17408:	ldrb	r3, [r6, #39]	; 0x27
   1740c:	add	r0, r4, #1
   17410:	tst	r3, #4
   17414:	bne	173d4 <__cxa_finalize@plt+0x15088>
   17418:	and	r3, r3, #3
   1741c:	add	r3, r8, r3, lsl #4
   17420:	ldr	r1, [r3, #12]
   17424:	b	173d8 <__cxa_finalize@plt+0x1508c>
   17428:	ldrb	r3, [r6, #39]	; 0x27
   1742c:	mov	r1, r9
   17430:	ldr	r2, [r6]
   17434:	tst	r3, #4
   17438:	and	r3, r3, #3
   1743c:	addeq	r0, r6, #4
   17440:	add	r3, sl, r3, lsl #4
   17444:	ldrne	r0, [r6, #4]
   17448:	ldr	r2, [r2, #4]
   1744c:	ldr	r3, [r3, #4]
   17450:	mul	r3, r3, r4
   17454:	ldr	r0, [r0, r3]
   17458:	blx	r2
   1745c:	cmp	r0, #0
   17460:	bne	17408 <__cxa_finalize@plt+0x150bc>
   17464:	mov	r0, r4
   17468:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1746c:	mvn	r0, #0
   17470:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   17474:	ldr	r2, [pc, #88]	; 174d4 <__cxa_finalize@plt+0x15188>
   17478:	add	r7, r0, #4
   1747c:	add	r2, pc, r2
   17480:	add	r3, r2, r3, lsl #4
   17484:	ldr	r2, [r3, #12]
   17488:	ldr	r1, [r3, #4]
   1748c:	mov	r3, r2
   17490:	mla	r7, r1, r2, r7
   17494:	b	173a8 <__cxa_finalize@plt+0x1505c>
   17498:	mov	r0, r6
   1749c:	mov	r1, r4
   174a0:	bl	172f4 <__cxa_finalize@plt+0x14fa8>
   174a4:	b	173fc <__cxa_finalize@plt+0x150b0>
   174a8:	ldr	r0, [pc, #40]	; 174d8 <__cxa_finalize@plt+0x1518c>
   174ac:	mov	r2, #1216	; 0x4c0
   174b0:	ldr	r1, [pc, #36]	; 174dc <__cxa_finalize@plt+0x15190>
   174b4:	ldr	r3, [pc, #36]	; 174e0 <__cxa_finalize@plt+0x15194>
   174b8:	add	r0, pc, r0
   174bc:	add	r1, pc, r1
   174c0:	add	r3, pc, r3
   174c4:	bl	19c9c <__cxa_finalize@plt+0x17950>
   174c8:	andeq	ip, r1, ip, ror r8
   174cc:	andeq	ip, r1, r4, asr #16
   174d0:	andeq	ip, r1, r0, asr #16
   174d4:	muleq	r1, r0, r7
   174d8:	andeq	sl, r0, r8, lsr r5
   174dc:	ldrdeq	sl, [r0], -ip
   174e0:	andeq	sl, r0, r4, lsr #8
   174e4:	push	{r3, lr}
   174e8:	mov	r2, #544	; 0x220
   174ec:	ldr	r0, [pc, #20]	; 17508 <__cxa_finalize@plt+0x151bc>
   174f0:	ldr	r1, [pc, #20]	; 1750c <__cxa_finalize@plt+0x151c0>
   174f4:	ldr	r3, [pc, #20]	; 17510 <__cxa_finalize@plt+0x151c4>
   174f8:	add	r0, pc, r0
   174fc:	add	r1, pc, r1
   17500:	add	r3, pc, r3
   17504:	bl	19f34 <__cxa_finalize@plt+0x17be8>
   17508:	andeq	sl, r0, ip, lsl #10
   1750c:	muleq	r0, ip, r4
   17510:	andeq	sl, r0, r4, asr #17
   17514:	cmn	r2, #5
   17518:	push	{r3, lr}
   1751c:	bhi	1754c <__cxa_finalize@plt+0x15200>
   17520:	ldrb	r3, [r0, #39]	; 0x27
   17524:	ldr	r1, [pc, #84]	; 17580 <__cxa_finalize@plt+0x15234>
   17528:	tst	r3, #4
   1752c:	and	r3, r3, #3
   17530:	add	r1, pc, r1
   17534:	addeq	r0, r0, #4
   17538:	add	r3, r1, r3, lsl #4
   1753c:	ldrne	r0, [r0, #4]
   17540:	ldr	r3, [r3, #4]
   17544:	mla	r0, r3, r2, r0
   17548:	pop	{r3, pc}
   1754c:	cmn	r2, #3
   17550:	bhi	17560 <__cxa_finalize@plt+0x15214>
   17554:	add	r2, r2, #4
   17558:	add	r0, r1, r2, lsl #4
   1755c:	pop	{r3, pc}
   17560:	ldr	r0, [pc, #28]	; 17584 <__cxa_finalize@plt+0x15238>
   17564:	mov	r2, #432	; 0x1b0
   17568:	ldr	r1, [pc, #24]	; 17588 <__cxa_finalize@plt+0x1523c>
   1756c:	ldr	r3, [pc, #24]	; 1758c <__cxa_finalize@plt+0x15240>
   17570:	add	r0, pc, r0
   17574:	add	r1, pc, r1
   17578:	add	r3, pc, r3
   1757c:	bl	19f34 <__cxa_finalize@plt+0x17be8>
   17580:	ldrdeq	ip, [r1], -ip	; <UNPREDICTABLE>
   17584:	andeq	sl, r0, ip, lsr #9
   17588:	andeq	sl, r0, r4, lsr #8
   1758c:	andeq	sl, r0, ip, asr #7
   17590:	cmp	r2, r3
   17594:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   17598:	mov	r5, r3
   1759c:	mov	r6, r2
   175a0:	mov	r4, r0
   175a4:	mov	r7, r1
   175a8:	beq	1764c <__cxa_finalize@plt+0x15300>
   175ac:	bl	17514 <__cxa_finalize@plt+0x151c8>
   175b0:	mov	r1, r7
   175b4:	mov	r2, r5
   175b8:	mov	r8, r0
   175bc:	mov	r0, r4
   175c0:	bl	17514 <__cxa_finalize@plt+0x151c8>
   175c4:	ldrb	r2, [r4, #39]	; 0x27
   175c8:	ldr	r3, [pc, #156]	; 1766c <__cxa_finalize@plt+0x15320>
   175cc:	mov	r1, r8
   175d0:	and	r2, r2, #3
   175d4:	add	r3, pc, r3
   175d8:	add	r3, r3, r2, lsl #4
   175dc:	ldr	r2, [r3, #4]
   175e0:	mov	r9, r0
   175e4:	bl	201c <memcpy@plt>
   175e8:	ldrb	r3, [r4, #39]	; 0x27
   175ec:	and	r3, r3, #3
   175f0:	cmp	r3, #1
   175f4:	popne	{r3, r4, r5, r6, r7, r8, r9, pc}
   175f8:	ldr	r2, [r9, #8]
   175fc:	cmn	r2, #1
   17600:	beq	17614 <__cxa_finalize@plt+0x152c8>
   17604:	mov	r0, r4
   17608:	mov	r1, r7
   1760c:	bl	17514 <__cxa_finalize@plt+0x151c8>
   17610:	str	r5, [r0, #12]
   17614:	ldr	r2, [r9, #12]
   17618:	cmn	r2, #1
   1761c:	beq	17630 <__cxa_finalize@plt+0x152e4>
   17620:	mov	r1, r7
   17624:	mov	r0, r4
   17628:	bl	17514 <__cxa_finalize@plt+0x151c8>
   1762c:	str	r5, [r0, #8]
   17630:	ldr	r3, [r4, #40]	; 0x28
   17634:	cmp	r3, r6
   17638:	ldr	r3, [r4, #44]	; 0x2c
   1763c:	streq	r5, [r4, #40]	; 0x28
   17640:	cmp	r3, r6
   17644:	streq	r5, [r4, #44]	; 0x2c
   17648:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   1764c:	ldr	r0, [pc, #28]	; 17670 <__cxa_finalize@plt+0x15324>
   17650:	movw	r2, #493	; 0x1ed
   17654:	ldr	r1, [pc, #24]	; 17674 <__cxa_finalize@plt+0x15328>
   17658:	ldr	r3, [pc, #24]	; 17678 <__cxa_finalize@plt+0x1532c>
   1765c:	add	r0, pc, r0
   17660:	add	r1, pc, r1
   17664:	add	r3, pc, r3
   17668:	bl	19c9c <__cxa_finalize@plt+0x17950>
   1766c:	andeq	ip, r1, r8, lsr r6
   17670:	andeq	r6, r0, r4, lsr #8
   17674:	andeq	sl, r0, r8, lsr r3
   17678:	andeq	sl, r0, r4, lsl #14
   1767c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17680:	mov	r5, r0
   17684:	ldrb	fp, [r0, #39]	; 0x27
   17688:	sub	sp, sp, #20
   1768c:	mov	r4, r1
   17690:	mov	r8, r2
   17694:	tst	fp, #4
   17698:	beq	17890 <__cxa_finalize@plt+0x15544>
   1769c:	ldr	r0, [pc, #624]	; 17914 <__cxa_finalize@plt+0x155c8>
   176a0:	and	r1, fp, #3
   176a4:	ldr	r2, [r5, #4]
   176a8:	add	r0, pc, r0
   176ac:	ldr	r9, [r5, #28]
   176b0:	add	r1, r0, r1, lsl #4
   176b4:	ldr	r1, [r1, #4]
   176b8:	mla	r9, r9, r1, r2
   176bc:	ldrb	r6, [r9, r4]
   176c0:	add	r2, r6, #2
   176c4:	uxtb	r2, r2
   176c8:	cmp	r2, #1
   176cc:	bls	177e8 <__cxa_finalize@plt+0x1549c>
   176d0:	ldr	r0, [pc, #576]	; 17918 <__cxa_finalize@plt+0x155cc>
   176d4:	mov	ip, #0
   176d8:	ldr	r1, [pc, #572]	; 1791c <__cxa_finalize@plt+0x155d0>
   176dc:	ldr	sl, [pc, #572]	; 17920 <__cxa_finalize@plt+0x155d4>
   176e0:	add	r0, pc, r0
   176e4:	add	r1, pc, r1
   176e8:	str	r0, [sp, #8]
   176ec:	str	r1, [sp, #12]
   176f0:	add	sl, pc, sl
   176f4:	b	177ac <__cxa_finalize@plt+0x15460>
   176f8:	and	r1, fp, #3
   176fc:	ldr	r0, [sp, #12]
   17700:	ldr	r2, [r5, #4]
   17704:	add	r1, r0, r1, lsl #4
   17708:	ldr	r3, [r5, #28]
   1770c:	ldr	r1, [r1, #4]
   17710:	mla	r3, r3, r1, r2
   17714:	cmn	ip, #1
   17718:	moveq	ip, #255	; 0xff
   1771c:	add	r3, r3, r4
   17720:	beq	17730 <__cxa_finalize@plt+0x153e4>
   17724:	cmp	ip, #253	; 0xfd
   17728:	movcs	ip, #253	; 0xfd
   1772c:	uxtb	ip, ip
   17730:	strb	ip, [r3]
   17734:	mov	r0, r5
   17738:	mov	r1, r8
   1773c:	mov	r2, r4
   17740:	mvn	r3, #2
   17744:	bl	17590 <__cxa_finalize@plt+0x15244>
   17748:	mov	r0, r5
   1774c:	mov	r1, r8
   17750:	mvn	r2, #3
   17754:	mov	r3, r4
   17758:	bl	17590 <__cxa_finalize@plt+0x15244>
   1775c:	mov	r0, r5
   17760:	mov	r1, r8
   17764:	mvn	r2, #2
   17768:	mvn	r3, #3
   1776c:	bl	17590 <__cxa_finalize@plt+0x15244>
   17770:	ldrb	fp, [r5, #39]	; 0x27
   17774:	tst	fp, #4
   17778:	add	r0, r4, #1
   1777c:	andeq	r2, fp, #3
   17780:	ldrne	r1, [r5, #28]
   17784:	addeq	r2, sl, r2, lsl #4
   17788:	ldreq	r1, [r2, #12]
   1778c:	bl	1b414 <__cxa_finalize@plt+0x190c8>
   17790:	add	ip, r7, #1
   17794:	ldrb	r6, [r9, r1]
   17798:	mov	r4, r1
   1779c:	add	r2, r6, #2
   177a0:	uxtb	r2, r2
   177a4:	cmp	r2, #1
   177a8:	bls	177ec <__cxa_finalize@plt+0x154a0>
   177ac:	cmp	r6, #253	; 0xfd
   177b0:	beq	178f4 <__cxa_finalize@plt+0x155a8>
   177b4:	mov	r7, r6
   177b8:	cmp	r7, ip
   177bc:	movcs	r7, ip
   177c0:	bcs	17774 <__cxa_finalize@plt+0x15428>
   177c4:	tst	fp, #4
   177c8:	bne	176f8 <__cxa_finalize@plt+0x153ac>
   177cc:	ldr	r1, [sp, #8]
   177d0:	and	r3, fp, #3
   177d4:	add	r2, r5, #4
   177d8:	add	r3, r1, r3, lsl #4
   177dc:	ldr	r1, [r3, #4]
   177e0:	ldr	r3, [r3, #12]
   177e4:	b	17710 <__cxa_finalize@plt+0x153c4>
   177e8:	mov	ip, #0
   177ec:	cmp	r6, #254	; 0xfe
   177f0:	beq	178b0 <__cxa_finalize@plt+0x15564>
   177f4:	tst	fp, #4
   177f8:	beq	17870 <__cxa_finalize@plt+0x15524>
   177fc:	ldr	r2, [r5, #32]
   17800:	and	r1, fp, #3
   17804:	ldr	r0, [r5, #4]
   17808:	cmp	r2, r4
   1780c:	ldr	r2, [pc, #272]	; 17924 <__cxa_finalize@plt+0x155d8>
   17810:	strhi	r4, [r5, #32]
   17814:	add	r2, pc, r2
   17818:	add	r3, r2, r1, lsl #4
   1781c:	ldr	r2, [r5, #28]
   17820:	ldr	r1, [r3, #4]
   17824:	mla	r2, r2, r1, r0
   17828:	cmn	ip, #1
   1782c:	moveq	ip, #255	; 0xff
   17830:	add	r2, r2, r4
   17834:	beq	17844 <__cxa_finalize@plt+0x154f8>
   17838:	cmp	ip, #253	; 0xfd
   1783c:	movcs	ip, #253	; 0xfd
   17840:	uxtb	ip, ip
   17844:	strb	ip, [r2]
   17848:	mov	r0, r5
   1784c:	mov	r3, r4
   17850:	mov	r1, r8
   17854:	mvn	r2, #3
   17858:	bl	17590 <__cxa_finalize@plt+0x15244>
   1785c:	cmp	r6, #254	; 0xfe
   17860:	movne	r0, #0
   17864:	beq	178d4 <__cxa_finalize@plt+0x15588>
   17868:	add	sp, sp, #20
   1786c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17870:	ldr	r2, [pc, #176]	; 17928 <__cxa_finalize@plt+0x155dc>
   17874:	and	r1, fp, #3
   17878:	add	r0, r5, #4
   1787c:	add	r2, pc, r2
   17880:	add	r3, r2, r1, lsl #4
   17884:	ldr	r1, [r3, #4]
   17888:	ldr	r2, [r3, #12]
   1788c:	b	17824 <__cxa_finalize@plt+0x154d8>
   17890:	ldr	r1, [pc, #148]	; 1792c <__cxa_finalize@plt+0x155e0>
   17894:	and	ip, fp, #3
   17898:	add	r2, r0, #4
   1789c:	add	r1, pc, r1
   178a0:	add	r0, r1, ip, lsl #4
   178a4:	ldr	r1, [r0, #4]
   178a8:	ldr	r9, [r0, #12]
   178ac:	b	176b8 <__cxa_finalize@plt+0x1536c>
   178b0:	mov	r0, r5
   178b4:	mov	r1, r8
   178b8:	mov	r2, r4
   178bc:	mvn	r3, #2
   178c0:	str	ip, [sp, #4]
   178c4:	bl	17590 <__cxa_finalize@plt+0x15244>
   178c8:	ldrb	fp, [r5, #39]	; 0x27
   178cc:	ldr	ip, [sp, #4]
   178d0:	b	177f4 <__cxa_finalize@plt+0x154a8>
   178d4:	mov	r0, r5
   178d8:	mov	r1, r8
   178dc:	mvn	r2, #2
   178e0:	mvn	r3, #3
   178e4:	bl	17590 <__cxa_finalize@plt+0x15244>
   178e8:	mov	r0, #1
   178ec:	add	sp, sp, #20
   178f0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   178f4:	mov	r0, r5
   178f8:	mov	r1, r4
   178fc:	str	ip, [sp, #4]
   17900:	bl	172f4 <__cxa_finalize@plt+0x14fa8>
   17904:	ldrb	fp, [r5, #39]	; 0x27
   17908:	ldr	ip, [sp, #4]
   1790c:	mov	r7, r0
   17910:	b	177b8 <__cxa_finalize@plt+0x1546c>
   17914:	andeq	ip, r1, r4, ror #10
   17918:	andeq	ip, r1, ip, lsr #10
   1791c:	andeq	ip, r1, r8, lsr #10
   17920:	andeq	ip, r1, ip, lsl r5
   17924:	strdeq	ip, [r1], -r8
   17928:	muleq	r1, r0, r3
   1792c:	andeq	ip, r1, r0, ror r3
   17930:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17934:	sub	sp, sp, #12
   17938:	ldrb	r8, [r0, #39]	; 0x27
   1793c:	mov	r4, r0
   17940:	mov	r6, r1
   17944:	ubfx	r7, r8, #2, #1
   17948:	and	r2, r8, #3
   1794c:	cmp	r7, #0
   17950:	str	r2, [sp]
   17954:	beq	17b40 <__cxa_finalize@plt+0x157f4>
   17958:	ldr	r3, [r0, #4]
   1795c:	ldr	r0, [sp]
   17960:	ldr	r2, [pc, #932]	; 17d0c <__cxa_finalize@plt+0x159c0>
   17964:	ldr	r9, [r4, #28]
   17968:	add	r2, pc, r2
   1796c:	lsl	sl, r0, #4
   17970:	add	r2, r2, sl
   17974:	ldr	r2, [r2, #4]
   17978:	str	r2, [sp, #4]
   1797c:	ldr	r2, [sp, #4]
   17980:	mla	r9, r9, r2, r3
   17984:	ldrb	r3, [r9, r6]
   17988:	cmp	r3, #255	; 0xff
   1798c:	beq	17cec <__cxa_finalize@plt+0x159a0>
   17990:	cmp	r7, #0
   17994:	add	fp, r6, #1
   17998:	beq	17b2c <__cxa_finalize@plt+0x157e0>
   1799c:	ldr	r1, [r4, #28]
   179a0:	mov	r0, fp
   179a4:	bl	1b414 <__cxa_finalize@plt+0x190c8>
   179a8:	ldrb	r3, [r9, r1]
   179ac:	mov	r5, r1
   179b0:	sub	r3, r3, #1
   179b4:	uxtb	r3, r3
   179b8:	cmp	r3, #253	; 0xfd
   179bc:	bhi	17a0c <__cxa_finalize@plt+0x156c0>
   179c0:	ldr	r3, [pc, #840]	; 17d10 <__cxa_finalize@plt+0x159c4>
   179c4:	cmp	r6, r1
   179c8:	add	r3, pc, r3
   179cc:	add	sl, r3, sl
   179d0:	bne	179e0 <__cxa_finalize@plt+0x15694>
   179d4:	b	17c9c <__cxa_finalize@plt+0x15950>
   179d8:	cmp	r6, r5
   179dc:	beq	17c9c <__cxa_finalize@plt+0x15950>
   179e0:	cmp	r7, #0
   179e4:	add	r0, r5, #1
   179e8:	ldrne	r1, [r4, #28]
   179ec:	ldreq	r1, [sl, #12]
   179f0:	bl	1b414 <__cxa_finalize@plt+0x190c8>
   179f4:	ldrb	r3, [r9, r1]
   179f8:	mov	r5, r1
   179fc:	sub	r3, r3, #1
   17a00:	uxtb	r3, r3
   17a04:	cmp	r3, #253	; 0xfd
   17a08:	bls	179d8 <__cxa_finalize@plt+0x1568c>
   17a0c:	ldr	r3, [sp]
   17a10:	cmp	r3, #1
   17a14:	beq	17c10 <__cxa_finalize@plt+0x158c4>
   17a18:	cmp	r7, #0
   17a1c:	bne	17b68 <__cxa_finalize@plt+0x1581c>
   17a20:	ldr	r3, [pc, #748]	; 17d14 <__cxa_finalize@plt+0x159c8>
   17a24:	and	r2, r8, #3
   17a28:	add	r3, pc, r3
   17a2c:	add	r3, r3, r2, lsl #4
   17a30:	ldr	r1, [r3, #12]
   17a34:	mov	r0, fp
   17a38:	bl	1b414 <__cxa_finalize@plt+0x190c8>
   17a3c:	cmp	r1, r5
   17a40:	mov	sl, r1
   17a44:	beq	17b78 <__cxa_finalize@plt+0x1582c>
   17a48:	ldr	fp, [pc, #712]	; 17d18 <__cxa_finalize@plt+0x159cc>
   17a4c:	ldr	r1, [pc, #712]	; 17d1c <__cxa_finalize@plt+0x159d0>
   17a50:	ldr	r2, [pc, #712]	; 17d20 <__cxa_finalize@plt+0x159d4>
   17a54:	add	fp, pc, fp
   17a58:	add	r1, pc, r1
   17a5c:	str	r1, [sp]
   17a60:	add	r2, pc, r2
   17a64:	str	r2, [sp, #4]
   17a68:	b	17ac4 <__cxa_finalize@plt+0x15778>
   17a6c:	and	r1, r3, #3
   17a70:	ldr	r0, [sp]
   17a74:	ldr	r2, [r4, #4]
   17a78:	add	r1, r0, r1, lsl #4
   17a7c:	ldr	r3, [r4, #28]
   17a80:	ldr	r1, [r1, #4]
   17a84:	mla	r3, r3, r1, r2
   17a88:	add	r0, sl, #1
   17a8c:	strb	r7, [r3, r6]
   17a90:	ldrb	r8, [r4, #39]	; 0x27
   17a94:	ubfx	r7, r8, #2, #1
   17a98:	cmp	r7, #0
   17a9c:	andeq	r3, r8, #3
   17aa0:	ldreq	r1, [sp, #4]
   17aa4:	ldrne	r1, [r4, #28]
   17aa8:	addeq	r3, r1, r3, lsl #4
   17aac:	ldreq	r1, [r3, #12]
   17ab0:	bl	1b414 <__cxa_finalize@plt+0x190c8>
   17ab4:	cmp	r1, r5
   17ab8:	beq	17b7c <__cxa_finalize@plt+0x15830>
   17abc:	mov	r6, sl
   17ac0:	mov	sl, r1
   17ac4:	ldrb	r3, [r9, sl]
   17ac8:	cmp	r3, #255	; 0xff
   17acc:	beq	17b70 <__cxa_finalize@plt+0x15824>
   17ad0:	cmp	r3, #252	; 0xfc
   17ad4:	bhi	17cdc <__cxa_finalize@plt+0x15990>
   17ad8:	mov	r0, r3
   17adc:	cmp	r0, #0
   17ae0:	beq	17cbc <__cxa_finalize@plt+0x15970>
   17ae4:	sub	r7, r0, #1
   17ae8:	cmp	r7, #253	; 0xfd
   17aec:	movcs	r7, #253	; 0xfd
   17af0:	uxtb	r7, r7
   17af4:	mov	r3, r6
   17af8:	mov	r0, r4
   17afc:	mov	r1, #0
   17b00:	mov	r2, sl
   17b04:	bl	17590 <__cxa_finalize@plt+0x15244>
   17b08:	ldrb	r3, [r4, #39]	; 0x27
   17b0c:	tst	r3, #4
   17b10:	bne	17a6c <__cxa_finalize@plt+0x15720>
   17b14:	and	r3, r3, #3
   17b18:	add	r2, r4, #4
   17b1c:	add	r3, fp, r3, lsl #4
   17b20:	ldr	r1, [r3, #4]
   17b24:	ldr	r3, [r3, #12]
   17b28:	b	17a84 <__cxa_finalize@plt+0x15738>
   17b2c:	ldr	r3, [pc, #496]	; 17d24 <__cxa_finalize@plt+0x159d8>
   17b30:	add	r3, pc, r3
   17b34:	add	r3, r3, sl
   17b38:	ldr	r1, [r3, #12]
   17b3c:	b	179a0 <__cxa_finalize@plt+0x15654>
   17b40:	add	r3, r0, #4
   17b44:	ldr	r0, [sp]
   17b48:	ldr	r2, [pc, #472]	; 17d28 <__cxa_finalize@plt+0x159dc>
   17b4c:	lsl	sl, r0, #4
   17b50:	add	r2, pc, r2
   17b54:	add	r2, r2, sl
   17b58:	ldr	r1, [r2, #4]
   17b5c:	ldr	r9, [r2, #12]
   17b60:	str	r1, [sp, #4]
   17b64:	b	1797c <__cxa_finalize@plt+0x15630>
   17b68:	ldr	r1, [r4, #28]
   17b6c:	b	17a34 <__cxa_finalize@plt+0x156e8>
   17b70:	mov	r7, #253	; 0xfd
   17b74:	b	17af4 <__cxa_finalize@plt+0x157a8>
   17b78:	mov	sl, r6
   17b7c:	ldr	r5, [pc, #424]	; 17d2c <__cxa_finalize@plt+0x159e0>
   17b80:	and	r8, r8, #3
   17b84:	cmp	r7, #0
   17b88:	mov	r1, #0
   17b8c:	add	r5, pc, r5
   17b90:	addeq	r0, r4, #4
   17b94:	add	r8, r5, r8, lsl #4
   17b98:	ldrne	r0, [r4, #4]
   17b9c:	ldr	r2, [r8, #4]
   17ba0:	mla	r0, r2, sl, r0
   17ba4:	bl	1e78 <memset@plt>
   17ba8:	ldrb	r3, [r4, #39]	; 0x27
   17bac:	tst	r3, #4
   17bb0:	andne	r1, r3, #3
   17bb4:	andeq	r3, r3, #3
   17bb8:	ldrne	r2, [r4, #4]
   17bbc:	addeq	r2, r4, #4
   17bc0:	addeq	r5, r5, r3, lsl #4
   17bc4:	ldrne	r3, [r4, #28]
   17bc8:	ldreq	r1, [r5, #4]
   17bcc:	ldreq	r3, [r5, #12]
   17bd0:	addne	r5, r5, r1, lsl #4
   17bd4:	ldrne	r1, [r5, #4]
   17bd8:	mla	r3, r3, r1, r2
   17bdc:	mvn	r2, #0
   17be0:	strb	r2, [r3, sl]
   17be4:	ldrb	r3, [r4, #39]	; 0x27
   17be8:	tst	r3, #4
   17bec:	ubfxeq	r2, r3, #3, #3
   17bf0:	ldrne	r3, [r4, #24]
   17bf4:	addeq	r2, r2, #7
   17bf8:	bfieq	r3, r2, #3, #3
   17bfc:	strbeq	r3, [r4, #39]	; 0x27
   17c00:	addne	r3, r3, r2
   17c04:	strne	r3, [r4, #24]
   17c08:	add	sp, sp, #12
   17c0c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17c10:	cmp	r7, #0
   17c14:	ldr	r2, [sp, #4]
   17c18:	addeq	r1, r4, #4
   17c1c:	ldrne	r1, [r4, #4]
   17c20:	mla	r3, r6, r2, r1
   17c24:	ldr	r2, [r3, #8]
   17c28:	cmn	r2, #1
   17c2c:	ldrne	r0, [sp, #4]
   17c30:	ldreq	r2, [r3, #12]
   17c34:	mlane	r2, r0, r2, r1
   17c38:	ldrne	r1, [r3, #12]
   17c3c:	streq	r2, [r4, #44]	; 0x2c
   17c40:	strne	r1, [r2, #12]
   17c44:	ldrbne	r8, [r4, #39]	; 0x27
   17c48:	ldr	r2, [r3, #12]
   17c4c:	ubfxne	r7, r8, #2, #1
   17c50:	cmn	r2, #1
   17c54:	beq	17c90 <__cxa_finalize@plt+0x15944>
   17c58:	ldr	r1, [pc, #208]	; 17d30 <__cxa_finalize@plt+0x159e4>
   17c5c:	and	r8, r8, #3
   17c60:	cmp	r7, #0
   17c64:	ldr	r3, [r3, #8]
   17c68:	add	r1, pc, r1
   17c6c:	addeq	r0, r4, #4
   17c70:	add	r1, r1, r8, lsl #4
   17c74:	ldrne	r0, [r4, #4]
   17c78:	ldr	r1, [r1, #4]
   17c7c:	mla	r2, r1, r2, r0
   17c80:	str	r3, [r2, #8]
   17c84:	ldrb	r8, [r4, #39]	; 0x27
   17c88:	ubfx	r7, r8, #2, #1
   17c8c:	b	17a18 <__cxa_finalize@plt+0x156cc>
   17c90:	ldr	r3, [r3, #8]
   17c94:	str	r3, [r4, #40]	; 0x28
   17c98:	b	17a18 <__cxa_finalize@plt+0x156cc>
   17c9c:	ldr	r0, [pc, #144]	; 17d34 <__cxa_finalize@plt+0x159e8>
   17ca0:	movw	r2, #570	; 0x23a
   17ca4:	ldr	r1, [pc, #140]	; 17d38 <__cxa_finalize@plt+0x159ec>
   17ca8:	ldr	r3, [pc, #140]	; 17d3c <__cxa_finalize@plt+0x159f0>
   17cac:	add	r0, pc, r0
   17cb0:	add	r1, pc, r1
   17cb4:	add	r3, pc, r3
   17cb8:	bl	19c9c <__cxa_finalize@plt+0x17950>
   17cbc:	ldr	r0, [pc, #124]	; 17d40 <__cxa_finalize@plt+0x159f4>
   17cc0:	mov	r2, #592	; 0x250
   17cc4:	ldr	r1, [pc, #120]	; 17d44 <__cxa_finalize@plt+0x159f8>
   17cc8:	ldr	r3, [pc, #120]	; 17d48 <__cxa_finalize@plt+0x159fc>
   17ccc:	add	r0, pc, r0
   17cd0:	add	r1, pc, r1
   17cd4:	add	r3, pc, r3
   17cd8:	bl	19c9c <__cxa_finalize@plt+0x17950>
   17cdc:	mov	r0, r4
   17ce0:	mov	r1, sl
   17ce4:	bl	172f4 <__cxa_finalize@plt+0x14fa8>
   17ce8:	b	17adc <__cxa_finalize@plt+0x15790>
   17cec:	ldr	r0, [pc, #88]	; 17d4c <__cxa_finalize@plt+0x15a00>
   17cf0:	movw	r2, #553	; 0x229
   17cf4:	ldr	r1, [pc, #84]	; 17d50 <__cxa_finalize@plt+0x15a04>
   17cf8:	ldr	r3, [pc, #84]	; 17d54 <__cxa_finalize@plt+0x15a08>
   17cfc:	add	r0, pc, r0
   17d00:	add	r1, pc, r1
   17d04:	add	r3, pc, r3
   17d08:	bl	19c9c <__cxa_finalize@plt+0x17950>
   17d0c:	andeq	ip, r1, r4, lsr #5
   17d10:	andeq	ip, r1, r4, asr #4
   17d14:	andeq	ip, r1, r4, ror #3
   17d18:			; <UNDEFINED> instruction: 0x0001c1b8
   17d1c:			; <UNDEFINED> instruction: 0x0001c1b4
   17d20:	andeq	ip, r1, ip, lsr #3
   17d24:	ldrdeq	ip, [r1], -ip	; <UNPREDICTABLE>
   17d28:	strheq	ip, [r1], -ip	; <UNPREDICTABLE>
   17d2c:	andeq	ip, r1, r0, lsl #1
   17d30:	andeq	fp, r1, r4, lsr #31
   17d34:	andeq	r9, r0, r0, lsr #27
   17d38:	andeq	r9, r0, r8, ror #25
   17d3c:	andeq	sl, r0, r0, lsr #1
   17d40:	muleq	r0, r0, sp
   17d44:	andeq	r9, r0, r8, asr #25
   17d48:	andeq	sl, r0, r0, lsl #1
   17d4c:	andeq	r9, r0, r0, lsr sp
   17d50:	muleq	r0, r8, ip
   17d54:	andeq	sl, r0, r0, asr r0
   17d58:	ldr	r3, [pc, #1164]	; 181ec <__cxa_finalize@plt+0x15ea0>
   17d5c:	ldr	r2, [pc, #1164]	; 181f0 <__cxa_finalize@plt+0x15ea4>
   17d60:	add	r3, pc, r3
   17d64:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17d68:	subs	r5, r0, #0
   17d6c:	ldr	r4, [r3, r2]
   17d70:	sub	sp, sp, #60	; 0x3c
   17d74:	ldr	r3, [r4]
   17d78:	str	r3, [sp, #52]	; 0x34
   17d7c:	beq	17e40 <__cxa_finalize@plt+0x15af4>
   17d80:	ldrb	r3, [r5, #39]	; 0x27
   17d84:	ldr	r6, [pc, #1128]	; 181f4 <__cxa_finalize@plt+0x15ea8>
   17d88:	and	r7, r3, #3
   17d8c:	ubfx	r9, r3, #2, #1
   17d90:	cmp	r9, #0
   17d94:	add	r6, pc, r6
   17d98:	lsl	r7, r7, #4
   17d9c:	add	r6, r6, r7
   17da0:	bne	17e14 <__cxa_finalize@plt+0x15ac8>
   17da4:	ubfx	r3, r3, #3, #3
   17da8:	adds	r1, r1, r3
   17dac:	bcs	17e20 <__cxa_finalize@plt+0x15ad4>
   17db0:	ldr	r3, [r6, #12]
   17db4:	cmp	r1, r3
   17db8:	bls	17df8 <__cxa_finalize@plt+0x15aac>
   17dbc:	add	r8, r1, r1, lsr #2
   17dc0:	cmp	r8, r1
   17dc4:	bcc	17e20 <__cxa_finalize@plt+0x15ad4>
   17dc8:	ldr	sl, [r6, #4]
   17dcc:	mvn	r0, #0
   17dd0:	add	sl, sl, #1
   17dd4:	mov	r1, sl
   17dd8:	bl	1b228 <__cxa_finalize@plt+0x18edc>
   17ddc:	cmp	r8, r0
   17de0:	bhi	17e20 <__cxa_finalize@plt+0x15ad4>
   17de4:	cmp	r9, #0
   17de8:	beq	17e28 <__cxa_finalize@plt+0x15adc>
   17dec:	ldr	r7, [r5, #28]
   17df0:	cmp	r8, r7
   17df4:	bhi	17e60 <__cxa_finalize@plt+0x15b14>
   17df8:	mov	r0, #0
   17dfc:	ldr	r2, [sp, #52]	; 0x34
   17e00:	ldr	r3, [r4]
   17e04:	cmp	r2, r3
   17e08:	bne	17e3c <__cxa_finalize@plt+0x15af0>
   17e0c:	add	sp, sp, #60	; 0x3c
   17e10:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17e14:	ldr	r3, [r5, #24]
   17e18:	adds	r1, r1, r3
   17e1c:	bcc	17dbc <__cxa_finalize@plt+0x15a70>
   17e20:	mvn	r0, #11
   17e24:	b	17dfc <__cxa_finalize@plt+0x15ab0>
   17e28:	ldr	r3, [pc, #968]	; 181f8 <__cxa_finalize@plt+0x15eac>
   17e2c:	add	r3, pc, r3
   17e30:	add	r7, r3, r7
   17e34:	ldr	r7, [r7, #12]
   17e38:	b	17df0 <__cxa_finalize@plt+0x15aa4>
   17e3c:	bl	2154 <__stack_chk_fail@plt>
   17e40:	ldr	r0, [pc, #948]	; 181fc <__cxa_finalize@plt+0x15eb0>
   17e44:	movw	r2, #1083	; 0x43b
   17e48:	ldr	r1, [pc, #944]	; 18200 <__cxa_finalize@plt+0x15eb4>
   17e4c:	ldr	r3, [pc, #944]	; 18204 <__cxa_finalize@plt+0x15eb8>
   17e50:	add	r0, pc, r0
   17e54:	add	r1, pc, r1
   17e58:	add	r3, pc, r3
   17e5c:	bl	19c9c <__cxa_finalize@plt+0x17950>
   17e60:	mul	r8, sl, r8
   17e64:	mov	sl, #1
   17e68:	cmp	r8, #70	; 0x46
   17e6c:	movcc	r8, #70	; 0x46
   17e70:	cmp	r9, #0
   17e74:	sub	r3, r8, #1
   17e78:	clz	r3, r3
   17e7c:	ldrne	r0, [r5, #4]
   17e80:	rsb	r3, r3, #32
   17e84:	moveq	r0, r9
   17e88:	uxtb	r3, r3
   17e8c:	lsl	sl, sl, r3
   17e90:	mov	r1, sl
   17e94:	bl	22a4 <realloc@plt>
   17e98:	subs	r9, r0, #0
   17e9c:	beq	17e20 <__cxa_finalize@plt+0x15ad4>
   17ea0:	ldrb	fp, [r5, #39]	; 0x27
   17ea4:	ubfx	fp, fp, #2, #1
   17ea8:	cmp	fp, #0
   17eac:	addne	r8, r5, #8
   17eb0:	beq	18168 <__cxa_finalize@plt+0x15e1c>
   17eb4:	ldr	r0, [pc, #844]	; 18208 <__cxa_finalize@plt+0x15ebc>
   17eb8:	mov	r1, #16
   17ebc:	add	r0, pc, r0
   17ec0:	bl	1429c <__cxa_finalize@plt+0x11f50>
   17ec4:	ldr	r3, [pc, #832]	; 1820c <__cxa_finalize@plt+0x15ec0>
   17ec8:	mov	r2, #1
   17ecc:	add	r3, pc, r3
   17ed0:	strb	r2, [r3]
   17ed4:	ldr	ip, [pc, #820]	; 18210 <__cxa_finalize@plt+0x15ec4>
   17ed8:	add	ip, pc, ip
   17edc:	ldm	ip!, {r0, r1, r2, r3}
   17ee0:	str	r0, [r8]
   17ee4:	mov	r0, sl
   17ee8:	str	r2, [r8, #8]
   17eec:	str	r1, [r8, #4]
   17ef0:	str	r3, [r8, #12]
   17ef4:	ldrb	r3, [r5, #39]	; 0x27
   17ef8:	str	r9, [r5, #4]
   17efc:	orr	r3, r3, #4
   17f00:	strb	r3, [r5, #39]	; 0x27
   17f04:	ldr	r1, [r6, #4]
   17f08:	add	r1, r1, #1
   17f0c:	bl	1b228 <__cxa_finalize@plt+0x18edc>
   17f10:	ldrb	r3, [r5, #39]	; 0x27
   17f14:	ldr	r1, [pc, #760]	; 18214 <__cxa_finalize@plt+0x15ec8>
   17f18:	cmp	r7, #0
   17f1c:	and	ip, r3, #3
   17f20:	add	r1, pc, r1
   17f24:	add	r1, r1, ip, lsl #4
   17f28:	ldr	sl, [r1, #4]
   17f2c:	str	r0, [r5, #28]
   17f30:	ldr	r2, [r6, #4]
   17f34:	mla	sl, sl, r0, r9
   17f38:	mul	ip, r2, r7
   17f3c:	add	r1, r9, ip
   17f40:	beq	181bc <__cxa_finalize@plt+0x15e70>
   17f44:	ldrb	r3, [r9, ip]
   17f48:	cmp	r3, #254	; 0xfe
   17f4c:	addne	r8, r7, sl
   17f50:	movne	r2, sl
   17f54:	bne	17f68 <__cxa_finalize@plt+0x15c1c>
   17f58:	b	181cc <__cxa_finalize@plt+0x15e80>
   17f5c:	ldrb	r3, [r1, #1]!
   17f60:	cmp	r3, #254	; 0xfe
   17f64:	beq	181cc <__cxa_finalize@plt+0x15e80>
   17f68:	cmp	r3, #255	; 0xff
   17f6c:	movne	r3, #254	; 0xfe
   17f70:	moveq	r3, #255	; 0xff
   17f74:	strb	r3, [r2], #1
   17f78:	cmp	r2, r8
   17f7c:	bne	17f5c <__cxa_finalize@plt+0x15c10>
   17f80:	ldrb	r3, [r5, #39]	; 0x27
   17f84:	ldr	r2, [r6, #4]
   17f88:	tst	r3, #4
   17f8c:	beq	18144 <__cxa_finalize@plt+0x15df8>
   17f90:	ldr	r0, [pc, #640]	; 18218 <__cxa_finalize@plt+0x15ecc>
   17f94:	and	r3, r3, #3
   17f98:	ldr	r1, [r5, #4]
   17f9c:	add	r0, pc, r0
   17fa0:	add	r0, r0, r3, lsl #4
   17fa4:	ldr	r3, [r5, #28]
   17fa8:	ldr	r0, [r0, #4]
   17fac:	mla	r0, r0, r7, r1
   17fb0:	rsb	r3, r7, r3
   17fb4:	mov	r1, #0
   17fb8:	mul	r2, r2, r3
   17fbc:	bl	1e78 <memset@plt>
   17fc0:	ldrb	r3, [r5, #39]	; 0x27
   17fc4:	tst	r3, #4
   17fc8:	ldrne	r2, [r5, #28]
   17fcc:	bne	17fe4 <__cxa_finalize@plt+0x15c98>
   17fd0:	ldr	r2, [pc, #580]	; 1821c <__cxa_finalize@plt+0x15ed0>
   17fd4:	and	r3, r3, #3
   17fd8:	add	r2, pc, r2
   17fdc:	add	r3, r2, r3, lsl #4
   17fe0:	ldr	r2, [r3, #12]
   17fe4:	mov	r0, r8
   17fe8:	rsb	r2, r7, r2
   17fec:	mov	r1, #255	; 0xff
   17ff0:	bl	1e78 <memset@plt>
   17ff4:	cmp	r7, #0
   17ff8:	beq	181c4 <__cxa_finalize@plt+0x15e78>
   17ffc:	ldr	ip, [pc, #540]	; 18220 <__cxa_finalize@plt+0x15ed4>
   18000:	mov	r8, #0
   18004:	add	fp, sp, #20
   18008:	mov	r9, r8
   1800c:	add	ip, pc, ip
   18010:	str	ip, [sp, #4]
   18014:	ldr	ip, [pc, #520]	; 18224 <__cxa_finalize@plt+0x15ed8>
   18018:	str	r4, [sp, #12]
   1801c:	add	ip, pc, ip
   18020:	str	ip, [sp, #8]
   18024:	b	18034 <__cxa_finalize@plt+0x15ce8>
   18028:	add	r9, r9, #1
   1802c:	cmp	r9, r7
   18030:	beq	18104 <__cxa_finalize@plt+0x15db8>
   18034:	ldrb	r3, [sl], #1
   18038:	cmp	r3, #254	; 0xfe
   1803c:	bne	18028 <__cxa_finalize@plt+0x15cdc>
   18040:	ldrb	r3, [r5, #39]	; 0x27
   18044:	mov	r0, r5
   18048:	ldr	ip, [sp, #4]
   1804c:	tst	r3, #4
   18050:	and	r3, r3, #3
   18054:	addeq	r2, r5, #4
   18058:	add	r3, ip, r3, lsl #4
   1805c:	ldrne	r2, [r5, #4]
   18060:	ldr	r3, [r3, #4]
   18064:	mul	r3, r3, r9
   18068:	ldr	r1, [r2, r3]
   1806c:	bl	16d0c <__cxa_finalize@plt+0x149c0>
   18070:	cmp	r9, r0
   18074:	mov	r4, r0
   18078:	moveq	r1, #0
   1807c:	addeq	r8, r8, #1
   18080:	strbeq	r1, [sl, #-1]
   18084:	beq	18028 <__cxa_finalize@plt+0x15cdc>
   18088:	mov	r0, r5
   1808c:	mvn	r3, #0
   18090:	mov	r1, fp
   18094:	strb	r3, [sl, #-1]
   18098:	mov	r2, r9
   1809c:	mvn	r3, #3
   180a0:	bl	17590 <__cxa_finalize@plt+0x15244>
   180a4:	ldrb	r3, [r5, #39]	; 0x27
   180a8:	ldr	ip, [sp, #8]
   180ac:	mov	r1, #0
   180b0:	tst	r3, #4
   180b4:	and	r3, r3, #3
   180b8:	addeq	r0, r5, #4
   180bc:	ldr	r2, [r6, #4]
   180c0:	add	r3, ip, r3, lsl #4
   180c4:	ldrne	r0, [r5, #4]
   180c8:	ldr	r3, [r3, #4]
   180cc:	mla	r0, r3, r9, r0
   180d0:	bl	1e78 <memset@plt>
   180d4:	mov	r1, r4
   180d8:	mov	r0, r5
   180dc:	mov	r2, fp
   180e0:	bl	1767c <__cxa_finalize@plt+0x15330>
   180e4:	add	r8, r8, #1
   180e8:	cmp	r0, #0
   180ec:	beq	18028 <__cxa_finalize@plt+0x15cdc>
   180f0:	ldr	r1, [sp, #20]
   180f4:	mov	r0, r5
   180f8:	bl	16d0c <__cxa_finalize@plt+0x149c0>
   180fc:	mov	r1, r0
   18100:	b	180d8 <__cxa_finalize@plt+0x15d8c>
   18104:	ldr	r4, [sp, #12]
   18108:	ldrb	r3, [r5, #39]	; 0x27
   1810c:	tst	r3, #4
   18110:	ubfxeq	r3, r3, #3, #3
   18114:	ldrne	r3, [r5, #24]
   18118:	cmp	r8, r3
   1811c:	moveq	r0, #1
   18120:	beq	17dfc <__cxa_finalize@plt+0x15ab0>
   18124:	ldr	r0, [pc, #252]	; 18228 <__cxa_finalize@plt+0x15edc>
   18128:	movw	r2, #1202	; 0x4b2
   1812c:	ldr	r1, [pc, #248]	; 1822c <__cxa_finalize@plt+0x15ee0>
   18130:	ldr	r3, [pc, #248]	; 18230 <__cxa_finalize@plt+0x15ee4>
   18134:	add	r0, pc, r0
   18138:	add	r1, pc, r1
   1813c:	add	r3, pc, r3
   18140:	bl	19c9c <__cxa_finalize@plt+0x17950>
   18144:	ldr	r0, [pc, #232]	; 18234 <__cxa_finalize@plt+0x15ee8>
   18148:	and	r3, r3, #3
   1814c:	add	r1, r5, #4
   18150:	add	r0, pc, r0
   18154:	add	r3, r0, r3, lsl #4
   18158:	ldr	r0, [r3, #4]
   1815c:	ldr	r3, [r3, #12]
   18160:	mla	r0, r0, r7, r1
   18164:	b	17fb0 <__cxa_finalize@plt+0x15c64>
   18168:	ldr	r2, [r6, #4]
   1816c:	add	r1, r5, #4
   18170:	add	r8, r5, #8
   18174:	add	r2, r2, #1
   18178:	mul	r2, r2, r7
   1817c:	bl	201c <memcpy@plt>
   18180:	ldr	r2, [pc, #176]	; 18238 <__cxa_finalize@plt+0x15eec>
   18184:	ldrb	r3, [r5, #39]	; 0x27
   18188:	add	r2, pc, r2
   1818c:	str	fp, [r5, #32]
   18190:	ldrb	r1, [r2]
   18194:	ubfx	r2, r3, #3, #3
   18198:	bfi	r3, fp, #3, #3
   1819c:	str	r2, [r5, #24]
   181a0:	cmp	r1, #0
   181a4:	strb	r3, [r5, #39]	; 0x27
   181a8:	ubfx	r3, r3, #2, #1
   181ac:	beq	17eb4 <__cxa_finalize@plt+0x15b68>
   181b0:	cmp	r3, #0
   181b4:	bne	17eb4 <__cxa_finalize@plt+0x15b68>
   181b8:	b	17ed4 <__cxa_finalize@plt+0x15b88>
   181bc:	mov	r8, sl
   181c0:	b	17f88 <__cxa_finalize@plt+0x15c3c>
   181c4:	mov	r8, r7
   181c8:	b	18108 <__cxa_finalize@plt+0x15dbc>
   181cc:	ldr	r0, [pc, #104]	; 1823c <__cxa_finalize@plt+0x15ef0>
   181d0:	mov	r2, #1152	; 0x480
   181d4:	ldr	r1, [pc, #100]	; 18240 <__cxa_finalize@plt+0x15ef4>
   181d8:	ldr	r3, [pc, #100]	; 18244 <__cxa_finalize@plt+0x15ef8>
   181dc:	add	r0, pc, r0
   181e0:	add	r1, pc, r1
   181e4:	add	r3, pc, r3
   181e8:	bl	19c9c <__cxa_finalize@plt+0x17950>
   181ec:	andeq	ip, r1, r4, lsr #32
   181f0:	andeq	r0, r0, ip, asr #4
   181f4:	andeq	fp, r1, r8, ror lr
   181f8:	andeq	fp, r1, r0, ror #27
   181fc:	andeq	r7, r0, r4, asr #12
   18200:	andeq	r9, r0, r4, asr #22
   18204:			; <UNDEFINED> instruction: 0x00009ab8
   18208:			; <UNDEFINED> instruction: 0x0001c1b4
   1820c:	muleq	r1, r2, r1
   18210:	muleq	r1, r8, r1
   18214:	andeq	fp, r1, ip, ror #25
   18218:	andeq	fp, r1, r0, ror ip
   1821c:	andeq	fp, r1, r4, lsr ip
   18220:	andeq	fp, r1, r0, lsl #24
   18224:	strdeq	fp, [r1], -r0
   18228:	andeq	r9, r0, r8, asr r9
   1822c:	andeq	r9, r0, r0, ror #16
   18230:	ldrdeq	r9, [r0], -r4
   18234:			; <UNDEFINED> instruction: 0x0001babc
   18238:	ldrdeq	fp, [r1], -r6
   1823c:	andeq	r9, r0, ip, lsl #17
   18240:			; <UNDEFINED> instruction: 0x000097b8
   18244:	andeq	r9, r0, ip, lsr #14
   18248:	push	{r4, r5, r6, lr}
   1824c:	mov	r4, r0
   18250:	ldrb	ip, [r0, #39]	; 0x27
   18254:	mov	r5, r1
   18258:	mov	r6, r2
   1825c:	ubfx	lr, ip, #2, #1
   18260:	cmp	lr, #0
   18264:	beq	18364 <__cxa_finalize@plt+0x16018>
   18268:	ldr	r2, [r0, #28]
   1826c:	cmp	r5, r2
   18270:	bcs	183dc <__cxa_finalize@plt+0x16090>
   18274:	cmp	r3, #0
   18278:	bne	18388 <__cxa_finalize@plt+0x1603c>
   1827c:	cmp	lr, #0
   18280:	bne	1837c <__cxa_finalize@plt+0x16030>
   18284:	ldr	r1, [pc, #432]	; 1843c <__cxa_finalize@plt+0x160f0>
   18288:	and	r3, ip, #3
   1828c:	ubfx	r2, ip, #3, #3
   18290:	add	r1, pc, r1
   18294:	add	r3, r1, r3, lsl #4
   18298:	ldr	r3, [r3, #12]
   1829c:	cmp	r2, r3
   182a0:	bcs	183fc <__cxa_finalize@plt+0x160b0>
   182a4:	and	ip, ip, #3
   182a8:	cmp	ip, #1
   182ac:	bne	1831c <__cxa_finalize@plt+0x15fd0>
   182b0:	mvn	r3, #0
   182b4:	str	r3, [r6, #8]
   182b8:	ldr	r3, [r4, #44]	; 0x2c
   182bc:	str	r3, [r6, #12]
   182c0:	ldr	r3, [r4, #44]	; 0x2c
   182c4:	cmn	r3, #1
   182c8:	beq	18308 <__cxa_finalize@plt+0x15fbc>
   182cc:	ldrb	ip, [r4, #39]	; 0x27
   182d0:	ldr	r2, [pc, #360]	; 18440 <__cxa_finalize@plt+0x160f4>
   182d4:	tst	ip, #4
   182d8:	and	ip, ip, #3
   182dc:	add	r2, pc, r2
   182e0:	addeq	r1, r4, #4
   182e4:	add	ip, r2, ip, lsl #4
   182e8:	ldrne	r1, [r4, #4]
   182ec:	ldr	r2, [ip, #4]
   182f0:	mla	r3, r2, r3, r1
   182f4:	ldr	r2, [r3, #8]
   182f8:	cmn	r2, #1
   182fc:	mvneq	r2, #3
   18300:	streq	r2, [r3, #8]
   18304:	bne	1841c <__cxa_finalize@plt+0x160d0>
   18308:	ldr	r2, [r4, #40]	; 0x28
   1830c:	mvn	r3, #3
   18310:	str	r3, [r4, #44]	; 0x2c
   18314:	cmn	r2, #1
   18318:	streq	r3, [r4, #40]	; 0x28
   1831c:	mov	r1, r5
   18320:	mov	r2, r6
   18324:	mov	r0, r4
   18328:	bl	1767c <__cxa_finalize@plt+0x15330>
   1832c:	cmp	r0, #0
   18330:	bne	183bc <__cxa_finalize@plt+0x16070>
   18334:	ldrb	r3, [r4, #39]	; 0x27
   18338:	tst	r3, #4
   1833c:	ubfxeq	r2, r3, #3, #3
   18340:	ldrne	r3, [r4, #24]
   18344:	addeq	r2, r2, #1
   18348:	movne	r0, #1
   1834c:	bfieq	r3, r2, #3, #3
   18350:	addne	r3, r3, r0
   18354:	strbeq	r3, [r4, #39]	; 0x27
   18358:	strne	r3, [r4, #24]
   1835c:	moveq	r0, #1
   18360:	pop	{r4, r5, r6, pc}
   18364:	ldr	r2, [pc, #216]	; 18444 <__cxa_finalize@plt+0x160f8>
   18368:	and	r1, ip, #3
   1836c:	add	r2, pc, r2
   18370:	add	r2, r2, r1, lsl #4
   18374:	ldr	r2, [r2, #12]
   18378:	b	1826c <__cxa_finalize@plt+0x15f20>
   1837c:	ldr	r2, [r4, #24]
   18380:	ldr	r3, [r4, #28]
   18384:	b	1829c <__cxa_finalize@plt+0x15f50>
   18388:	mov	r0, r4
   1838c:	mov	r1, #1
   18390:	bl	17d58 <__cxa_finalize@plt+0x15a0c>
   18394:	cmp	r0, #0
   18398:	poplt	{r4, r5, r6, pc}
   1839c:	beq	183b0 <__cxa_finalize@plt+0x16064>
   183a0:	mov	r0, r4
   183a4:	ldr	r1, [r6]
   183a8:	bl	16d0c <__cxa_finalize@plt+0x149c0>
   183ac:	mov	r5, r0
   183b0:	ldrb	ip, [r4, #39]	; 0x27
   183b4:	ubfx	lr, ip, #2, #1
   183b8:	b	1827c <__cxa_finalize@plt+0x15f30>
   183bc:	ldr	r0, [pc, #132]	; 18448 <__cxa_finalize@plt+0x160fc>
   183c0:	mov	r2, #1056	; 0x420
   183c4:	ldr	r1, [pc, #128]	; 1844c <__cxa_finalize@plt+0x16100>
   183c8:	ldr	r3, [pc, #128]	; 18450 <__cxa_finalize@plt+0x16104>
   183cc:	add	r0, pc, r0
   183d0:	add	r1, pc, r1
   183d4:	add	r3, pc, r3
   183d8:	bl	19c9c <__cxa_finalize@plt+0x17950>
   183dc:	ldr	r0, [pc, #112]	; 18454 <__cxa_finalize@plt+0x16108>
   183e0:	mov	r2, #1024	; 0x400
   183e4:	ldr	r1, [pc, #108]	; 18458 <__cxa_finalize@plt+0x1610c>
   183e8:	ldr	r3, [pc, #108]	; 1845c <__cxa_finalize@plt+0x16110>
   183ec:	add	r0, pc, r0
   183f0:	add	r1, pc, r1
   183f4:	add	r3, pc, r3
   183f8:	bl	19c9c <__cxa_finalize@plt+0x17950>
   183fc:	ldr	r0, [pc, #92]	; 18460 <__cxa_finalize@plt+0x16114>
   18400:	movw	r2, #1035	; 0x40b
   18404:	ldr	r1, [pc, #88]	; 18464 <__cxa_finalize@plt+0x16118>
   18408:	ldr	r3, [pc, #88]	; 18468 <__cxa_finalize@plt+0x1611c>
   1840c:	add	r0, pc, r0
   18410:	add	r1, pc, r1
   18414:	add	r3, pc, r3
   18418:	bl	19c9c <__cxa_finalize@plt+0x17950>
   1841c:	ldr	r0, [pc, #72]	; 1846c <__cxa_finalize@plt+0x16120>
   18420:	movw	r2, #1047	; 0x417
   18424:	ldr	r1, [pc, #68]	; 18470 <__cxa_finalize@plt+0x16124>
   18428:	ldr	r3, [pc, #68]	; 18474 <__cxa_finalize@plt+0x16128>
   1842c:	add	r0, pc, r0
   18430:	add	r1, pc, r1
   18434:	add	r3, pc, r3
   18438:	bl	19c9c <__cxa_finalize@plt+0x17950>
   1843c:	andeq	fp, r1, ip, ror r9
   18440:	andeq	fp, r1, r0, lsr r9
   18444:	andeq	fp, r1, r0, lsr #17
   18448:	andeq	r9, r0, ip, lsr #14
   1844c:	andeq	r9, r0, r8, asr #11
   18450:	andeq	r9, r0, r8, ror #18
   18454:	andeq	r9, r0, r4, lsl #12
   18458:	andeq	r9, r0, r8, lsr #11
   1845c:	andeq	r9, r0, r8, asr #18
   18460:	muleq	r0, ip, r6
   18464:	andeq	r9, r0, r8, lsl #11
   18468:	andeq	r9, r0, r8, lsr #18
   1846c:	muleq	r0, r8, r6
   18470:	andeq	r9, r0, r8, ror #10
   18474:	andeq	r9, r0, r8, lsl #18
   18478:	push	{r3, lr}
   1847c:	mov	r1, r0
   18480:	ldrb	r3, [r0, #39]	; 0x27
   18484:	tst	r3, #4
   18488:	bne	184e0 <__cxa_finalize@plt+0x16194>
   1848c:	tst	r3, #56	; 0x38
   18490:	bne	184c0 <__cxa_finalize@plt+0x16174>
   18494:	tst	r3, #64	; 0x40
   18498:	bne	184a4 <__cxa_finalize@plt+0x16158>
   1849c:	pop	{r3, lr}
   184a0:	b	1f20 <free@plt>
   184a4:	ldr	r2, [pc, #84]	; 18500 <__cxa_finalize@plt+0x161b4>
   184a8:	and	r0, r3, #3
   184ac:	add	r2, pc, r2
   184b0:	add	r3, r2, r0, lsl #4
   184b4:	ldr	r0, [r3, #8]
   184b8:	pop	{r3, lr}
   184bc:	b	1b218 <__cxa_finalize@plt+0x18ecc>
   184c0:	ldr	r0, [pc, #60]	; 18504 <__cxa_finalize@plt+0x161b8>
   184c4:	mov	r2, #856	; 0x358
   184c8:	ldr	r1, [pc, #56]	; 18508 <__cxa_finalize@plt+0x161bc>
   184cc:	ldr	r3, [pc, #56]	; 1850c <__cxa_finalize@plt+0x161c0>
   184d0:	add	r0, pc, r0
   184d4:	add	r1, pc, r1
   184d8:	add	r3, pc, r3
   184dc:	bl	19c9c <__cxa_finalize@plt+0x17950>
   184e0:	ldr	r0, [pc, #40]	; 18510 <__cxa_finalize@plt+0x161c4>
   184e4:	movw	r2, #855	; 0x357
   184e8:	ldr	r1, [pc, #36]	; 18514 <__cxa_finalize@plt+0x161c8>
   184ec:	ldr	r3, [pc, #36]	; 18518 <__cxa_finalize@plt+0x161cc>
   184f0:	add	r0, pc, r0
   184f4:	add	r1, pc, r1
   184f8:	add	r3, pc, r3
   184fc:	bl	19c9c <__cxa_finalize@plt+0x17950>
   18500:	andeq	fp, r1, r0, ror #14
   18504:	andeq	r9, r0, ip, ror #12
   18508:	andeq	r9, r0, r4, asr #9
   1850c:	andeq	r9, r0, r8, lsr #9
   18510:	andeq	r9, r0, r8, lsr r6
   18514:	andeq	r9, r0, r4, lsr #9
   18518:	andeq	r9, r0, r8, lsl #9
   1851c:	push	{r4, r5, r6, lr}
   18520:	ldrb	r3, [r0, #39]	; 0x27
   18524:	ldr	r4, [pc, #100]	; 18590 <__cxa_finalize@plt+0x16244>
   18528:	ubfx	r1, r3, #2, #1
   1852c:	and	r3, r3, #3
   18530:	cmp	r1, #0
   18534:	add	r4, pc, r4
   18538:	add	r4, r4, r3, lsl #4
   1853c:	bne	18570 <__cxa_finalize@plt+0x16224>
   18540:	ldr	r3, [r4, #12]
   18544:	add	r6, r0, #4
   18548:	ldr	r5, [r4, #4]
   1854c:	mov	r0, r6
   18550:	mul	r5, r5, r3
   18554:	mov	r2, r5
   18558:	bl	1e78 <memset@plt>
   1855c:	add	r0, r6, r5
   18560:	ldr	r2, [r4, #12]
   18564:	mov	r1, #255	; 0xff
   18568:	pop	{r4, r5, r6, lr}
   1856c:	b	1e78 <memset@plt>
   18570:	ldr	r0, [pc, #28]	; 18594 <__cxa_finalize@plt+0x16248>
   18574:	mov	r2, #768	; 0x300
   18578:	ldr	r1, [pc, #24]	; 18598 <__cxa_finalize@plt+0x1624c>
   1857c:	ldr	r3, [pc, #24]	; 1859c <__cxa_finalize@plt+0x16250>
   18580:	add	r0, pc, r0
   18584:	add	r1, pc, r1
   18588:	add	r3, pc, r3
   1858c:	bl	19c9c <__cxa_finalize@plt+0x17950>
   18590:	ldrdeq	fp, [r1], -r8
   18594:	andeq	r9, r0, r8, lsr #11
   18598:	andeq	r9, r0, r4, lsl r4
   1859c:	andeq	r9, r0, r0, ror r3
   185a0:	ldr	r3, [pc, #156]	; 18644 <__cxa_finalize@plt+0x162f8>
   185a4:	push	{r4, r5, r6, lr}
   185a8:	add	r3, pc, r3
   185ac:	mov	r5, r1
   185b0:	mov	r6, r0
   185b4:	mov	r1, #1
   185b8:	ldr	r0, [r3, r5, lsl #4]
   185bc:	bl	1e54 <calloc@plt>
   185c0:	subs	r4, r0, #0
   185c4:	beq	18610 <__cxa_finalize@plt+0x162c4>
   185c8:	ldrb	r3, [r4, #39]	; 0x27
   185cc:	cmp	r6, #0
   185d0:	bfi	r3, r5, #0, #2
   185d4:	bfc	r3, #6, #1
   185d8:	strb	r3, [r4, #39]	; 0x27
   185dc:	beq	18638 <__cxa_finalize@plt+0x162ec>
   185e0:	cmp	r5, #1
   185e4:	ldr	r5, [pc, #92]	; 18648 <__cxa_finalize@plt+0x162fc>
   185e8:	str	r6, [r4]
   185ec:	mov	r0, r4
   185f0:	add	r5, pc, r5
   185f4:	mvneq	r3, #0
   185f8:	streq	r3, [r4, #44]	; 0x2c
   185fc:	streq	r3, [r4, #40]	; 0x28
   18600:	bl	1851c <__cxa_finalize@plt+0x161d0>
   18604:	ldrb	r3, [r5]
   18608:	cmp	r3, #0
   1860c:	beq	18618 <__cxa_finalize@plt+0x162cc>
   18610:	mov	r0, r4
   18614:	pop	{r4, r5, r6, pc}
   18618:	ldr	r0, [pc, #44]	; 1864c <__cxa_finalize@plt+0x16300>
   1861c:	mov	r1, #16
   18620:	add	r0, pc, r0
   18624:	bl	1429c <__cxa_finalize@plt+0x11f50>
   18628:	mov	r3, #1
   1862c:	mov	r0, r4
   18630:	strb	r3, [r5]
   18634:	pop	{r4, r5, r6, pc}
   18638:	ldr	r6, [pc, #16]	; 18650 <__cxa_finalize@plt+0x16304>
   1863c:	add	r6, pc, r6
   18640:	b	185e0 <__cxa_finalize@plt+0x16294>
   18644:	andeq	fp, r1, r4, ror #12
   18648:	andeq	fp, r1, sp, ror #20
   1864c:	andeq	fp, r1, r0, asr #20
   18650:	andeq	fp, r1, r8, lsl #12
   18654:	push	{r3, r4, r5, lr}
   18658:	subs	r4, r0, #0
   1865c:	beq	1869c <__cxa_finalize@plt+0x16350>
   18660:	ldr	r5, [r4]
   18664:	cmp	r5, #0
   18668:	beq	18674 <__cxa_finalize@plt+0x16328>
   1866c:	mov	r0, #0
   18670:	pop	{r3, r4, r5, pc}
   18674:	mov	r0, r1
   18678:	mov	r1, r2
   1867c:	bl	185a0 <__cxa_finalize@plt+0x16254>
   18680:	cmp	r0, #0
   18684:	beq	18694 <__cxa_finalize@plt+0x16348>
   18688:	str	r0, [r4]
   1868c:	mov	r0, r5
   18690:	pop	{r3, r4, r5, pc}
   18694:	mvn	r0, #11
   18698:	pop	{r3, r4, r5, pc}
   1869c:	ldr	r0, [pc, #24]	; 186bc <__cxa_finalize@plt+0x16370>
   186a0:	movw	r2, #829	; 0x33d
   186a4:	ldr	r1, [pc, #20]	; 186c0 <__cxa_finalize@plt+0x16374>
   186a8:	ldr	r3, [pc, #20]	; 186c4 <__cxa_finalize@plt+0x16378>
   186ac:	add	r0, pc, r0
   186b0:	add	r1, pc, r1
   186b4:	add	r3, pc, r3
   186b8:	bl	19c9c <__cxa_finalize@plt+0x17950>
   186bc:	andeq	r6, r0, r8, ror #27
   186c0:	andeq	r9, r0, r8, ror #5
   186c4:	andeq	r9, r0, r4, lsr #5
   186c8:	push	{r3, r4, r5, lr}
   186cc:	mov	r4, r2
   186d0:	mov	r5, r0
   186d4:	bl	16f50 <__cxa_finalize@plt+0x14c04>
   186d8:	cmn	r0, #1
   186dc:	beq	18734 <__cxa_finalize@plt+0x163e8>
   186e0:	ldrb	r3, [r5, #39]	; 0x27
   186e4:	ldr	r2, [pc, #104]	; 18754 <__cxa_finalize@plt+0x16408>
   186e8:	tst	r3, #4
   186ec:	and	r3, r3, #3
   186f0:	add	r2, pc, r2
   186f4:	addeq	r5, r5, #4
   186f8:	add	r2, r2, r3, lsl #4
   186fc:	ldrne	r5, [r5, #4]
   18700:	cmp	r3, #1
   18704:	ldr	r2, [r2, #4]
   18708:	mla	r5, r2, r0, r5
   1870c:	ble	1872c <__cxa_finalize@plt+0x163e0>
   18710:	cmp	r3, #2
   18714:	ldreq	r0, [r5]
   18718:	bne	18748 <__cxa_finalize@plt+0x163fc>
   1871c:	cmp	r4, #0
   18720:	ldrne	r3, [r5]
   18724:	strne	r3, [r4]
   18728:	pop	{r3, r4, r5, pc}
   1872c:	ldr	r0, [r5, #4]
   18730:	b	1871c <__cxa_finalize@plt+0x163d0>
   18734:	cmp	r4, #0
   18738:	beq	1874c <__cxa_finalize@plt+0x16400>
   1873c:	mov	r0, #0
   18740:	str	r0, [r4]
   18744:	pop	{r3, r4, r5, pc}
   18748:	bl	174e4 <__cxa_finalize@plt+0x15198>
   1874c:	mov	r0, r4
   18750:	pop	{r3, r4, r5, pc}
   18754:	andeq	fp, r1, ip, lsl r5
   18758:	mov	r2, #0
   1875c:	b	186c8 <__cxa_finalize@plt+0x1637c>
   18760:	mov	r1, #0
   18764:	b	185a0 <__cxa_finalize@plt+0x16254>
   18768:	mov	r1, #1
   1876c:	b	185a0 <__cxa_finalize@plt+0x16254>
   18770:	mov	r1, #2
   18774:	b	185a0 <__cxa_finalize@plt+0x16254>
   18778:	mov	r2, #0
   1877c:	b	18654 <__cxa_finalize@plt+0x16308>
   18780:	push	{r4, lr}
   18784:	subs	r4, r0, #0
   18788:	popeq	{r4, pc}
   1878c:	ldrb	r3, [r4, #39]	; 0x27
   18790:	tst	r3, #4
   18794:	bne	187c8 <__cxa_finalize@plt+0x1647c>
   18798:	ldrb	r3, [r4, #39]	; 0x27
   1879c:	mov	r0, r4
   187a0:	bfc	r3, #3, #3
   187a4:	strb	r3, [r4, #39]	; 0x27
   187a8:	bl	1851c <__cxa_finalize@plt+0x161d0>
   187ac:	ldrb	r3, [r4, #39]	; 0x27
   187b0:	and	r3, r3, #3
   187b4:	cmp	r3, #1
   187b8:	mvneq	r3, #0
   187bc:	streq	r3, [r4, #44]	; 0x2c
   187c0:	streq	r3, [r4, #40]	; 0x28
   187c4:	pop	{r4, pc}
   187c8:	ldr	r0, [r4, #4]
   187cc:	bl	1f20 <free@plt>
   187d0:	ldrb	r3, [r4, #39]	; 0x27
   187d4:	bfc	r3, #2, #1
   187d8:	strb	r3, [r4, #39]	; 0x27
   187dc:	b	18798 <__cxa_finalize@plt+0x1644c>
   187e0:	push	{r4, lr}
   187e4:	subs	r4, r0, #0
   187e8:	popeq	{r4, pc}
   187ec:	bl	18780 <__cxa_finalize@plt+0x16434>
   187f0:	mov	r0, r4
   187f4:	pop	{r4, lr}
   187f8:	b	18478 <__cxa_finalize@plt+0x1612c>
   187fc:	push	{r4, r5, r6, lr}
   18800:	subs	r5, r0, #0
   18804:	popeq	{r4, r5, r6, pc}
   18808:	mov	r1, #0
   1880c:	ldr	r6, [pc, #120]	; 1888c <__cxa_finalize@plt+0x16540>
   18810:	bl	16d78 <__cxa_finalize@plt+0x14a2c>
   18814:	add	r6, pc, r6
   18818:	cmn	r0, #1
   1881c:	mov	r4, r0
   18820:	beq	18874 <__cxa_finalize@plt+0x16528>
   18824:	ldrb	r3, [r5, #39]	; 0x27
   18828:	tst	r3, #4
   1882c:	and	r3, r3, #3
   18830:	addeq	r0, r5, #4
   18834:	add	r1, r6, r3, lsl #4
   18838:	ldrne	r0, [r5, #4]
   1883c:	cmp	r3, #1
   18840:	ldr	r2, [r1, #4]
   18844:	mla	r2, r2, r4, r0
   18848:	ble	18880 <__cxa_finalize@plt+0x16534>
   1884c:	cmp	r3, #2
   18850:	bne	18888 <__cxa_finalize@plt+0x1653c>
   18854:	ldr	r0, [r2]
   18858:	bl	1f20 <free@plt>
   1885c:	add	r1, r4, #1
   18860:	mov	r0, r5
   18864:	bl	16d78 <__cxa_finalize@plt+0x14a2c>
   18868:	cmn	r0, #1
   1886c:	mov	r4, r0
   18870:	bne	18824 <__cxa_finalize@plt+0x164d8>
   18874:	mov	r0, r5
   18878:	pop	{r4, r5, r6, lr}
   1887c:	b	18780 <__cxa_finalize@plt+0x16434>
   18880:	ldr	r0, [r2, #4]
   18884:	b	18858 <__cxa_finalize@plt+0x1650c>
   18888:	bl	174e4 <__cxa_finalize@plt+0x15198>
   1888c:	strdeq	fp, [r1], -r8
   18890:	push	{r4, lr}
   18894:	subs	r4, r0, #0
   18898:	popeq	{r4, pc}
   1889c:	bl	187fc <__cxa_finalize@plt+0x164b0>
   188a0:	mov	r0, r4
   188a4:	pop	{r4, lr}
   188a8:	b	18478 <__cxa_finalize@plt+0x1612c>
   188ac:	ldr	r3, [pc, #216]	; 1898c <__cxa_finalize@plt+0x16640>
   188b0:	ldr	ip, [pc, #216]	; 18990 <__cxa_finalize@plt+0x16644>
   188b4:	add	r3, pc, r3
   188b8:	push	{r4, r5, r6, r7, r8, lr}
   188bc:	subs	r4, r0, #0
   188c0:	ldr	r5, [r3, ip]
   188c4:	sub	sp, sp, #40	; 0x28
   188c8:	mov	r8, r2
   188cc:	mov	r6, r1
   188d0:	ldr	r3, [r5]
   188d4:	str	r3, [sp, #36]	; 0x24
   188d8:	beq	1896c <__cxa_finalize@plt+0x16620>
   188dc:	bl	16d0c <__cxa_finalize@plt+0x149c0>
   188e0:	mov	r2, r6
   188e4:	mov	r7, r0
   188e8:	mov	r0, r4
   188ec:	mov	r1, r7
   188f0:	bl	17368 <__cxa_finalize@plt+0x1501c>
   188f4:	cmn	r0, #1
   188f8:	beq	1894c <__cxa_finalize@plt+0x16600>
   188fc:	ldrb	r1, [r4, #39]	; 0x27
   18900:	ldr	r2, [pc, #140]	; 18994 <__cxa_finalize@plt+0x16648>
   18904:	tst	r1, #4
   18908:	and	r1, r1, #3
   1890c:	add	r2, pc, r2
   18910:	addeq	r4, r4, #4
   18914:	add	r1, r2, r1, lsl #4
   18918:	ldrne	r4, [r4, #4]
   1891c:	ldr	r2, [r1, #4]
   18920:	mla	r3, r2, r0, r4
   18924:	ldr	r3, [r3, #4]
   18928:	cmp	r3, r8
   1892c:	mvnne	r0, #16
   18930:	moveq	r0, #0
   18934:	ldr	r2, [sp, #36]	; 0x24
   18938:	ldr	r3, [r5]
   1893c:	cmp	r2, r3
   18940:	bne	18968 <__cxa_finalize@plt+0x1661c>
   18944:	add	sp, sp, #40	; 0x28
   18948:	pop	{r4, r5, r6, r7, r8, pc}
   1894c:	mov	r0, r4
   18950:	mov	r1, r7
   18954:	add	r2, sp, #4
   18958:	mov	r3, #1
   1895c:	stmib	sp, {r6, r8}
   18960:	bl	18248 <__cxa_finalize@plt+0x15efc>
   18964:	b	18934 <__cxa_finalize@plt+0x165e8>
   18968:	bl	2154 <__stack_chk_fail@plt>
   1896c:	ldr	r0, [pc, #36]	; 18998 <__cxa_finalize@plt+0x1664c>
   18970:	movw	r2, #1242	; 0x4da
   18974:	ldr	r1, [pc, #32]	; 1899c <__cxa_finalize@plt+0x16650>
   18978:	ldr	r3, [pc, #32]	; 189a0 <__cxa_finalize@plt+0x16654>
   1897c:	add	r0, pc, r0
   18980:	add	r1, pc, r1
   18984:	add	r3, pc, r3
   18988:	bl	19c9c <__cxa_finalize@plt+0x17950>
   1898c:	ldrdeq	fp, [r1], -r0
   18990:	andeq	r0, r0, ip, asr #4
   18994:	andeq	fp, r1, r0, lsl #6
   18998:	andeq	r6, r0, r8, lsl fp
   1899c:	andeq	r9, r0, r8, lsl r0
   189a0:	muleq	r0, ip, pc	; <UNPREDICTABLE>
   189a4:	ldr	r3, [pc, #160]	; 18a4c <__cxa_finalize@plt+0x16700>
   189a8:	ldr	r2, [pc, #160]	; 18a50 <__cxa_finalize@plt+0x16704>
   189ac:	add	r3, pc, r3
   189b0:	push	{r4, r5, r6, r7, lr}
   189b4:	subs	r6, r0, #0
   189b8:	ldr	r4, [r3, r2]
   189bc:	sub	sp, sp, #44	; 0x2c
   189c0:	mov	r5, r1
   189c4:	ldr	r3, [r4]
   189c8:	str	r3, [sp, #36]	; 0x24
   189cc:	beq	18a2c <__cxa_finalize@plt+0x166e0>
   189d0:	bl	16d0c <__cxa_finalize@plt+0x149c0>
   189d4:	mov	r2, r5
   189d8:	mov	r7, r0
   189dc:	mov	r0, r6
   189e0:	mov	r1, r7
   189e4:	bl	17368 <__cxa_finalize@plt+0x1501c>
   189e8:	cmn	r0, #1
   189ec:	movne	r0, #0
   189f0:	beq	18a0c <__cxa_finalize@plt+0x166c0>
   189f4:	ldr	r2, [sp, #36]	; 0x24
   189f8:	ldr	r3, [r4]
   189fc:	cmp	r2, r3
   18a00:	bne	18a28 <__cxa_finalize@plt+0x166dc>
   18a04:	add	sp, sp, #44	; 0x2c
   18a08:	pop	{r4, r5, r6, r7, pc}
   18a0c:	add	r2, sp, #40	; 0x28
   18a10:	mov	r0, r6
   18a14:	mov	r1, r7
   18a18:	mov	r3, #1
   18a1c:	str	r5, [r2, #-36]!	; 0xffffffdc
   18a20:	bl	18248 <__cxa_finalize@plt+0x15efc>
   18a24:	b	189f4 <__cxa_finalize@plt+0x166a8>
   18a28:	bl	2154 <__stack_chk_fail@plt>
   18a2c:	ldr	r0, [pc, #32]	; 18a54 <__cxa_finalize@plt+0x16708>
   18a30:	mov	r2, #1264	; 0x4f0
   18a34:	ldr	r1, [pc, #28]	; 18a58 <__cxa_finalize@plt+0x1670c>
   18a38:	ldr	r3, [pc, #28]	; 18a5c <__cxa_finalize@plt+0x16710>
   18a3c:	add	r0, pc, r0
   18a40:	add	r1, pc, r1
   18a44:	add	r3, pc, r3
   18a48:	bl	19c9c <__cxa_finalize@plt+0x17950>
   18a4c:	ldrdeq	fp, [r1], -r8
   18a50:	andeq	r0, r0, ip, asr #4
   18a54:	andeq	r7, r0, r0, lsl #27
   18a58:	andeq	r8, r0, r8, asr pc
   18a5c:	andeq	r8, r0, r4, lsr pc
   18a60:	push	{r3, r4, r5, lr}
   18a64:	subs	r4, r0, #0
   18a68:	mov	r5, r1
   18a6c:	beq	18ad8 <__cxa_finalize@plt+0x1678c>
   18a70:	bl	16d0c <__cxa_finalize@plt+0x149c0>
   18a74:	mov	r2, r5
   18a78:	mov	r1, r0
   18a7c:	mov	r0, r4
   18a80:	bl	17368 <__cxa_finalize@plt+0x1501c>
   18a84:	cmn	r0, #1
   18a88:	beq	18ad8 <__cxa_finalize@plt+0x1678c>
   18a8c:	ldrb	r3, [r4, #39]	; 0x27
   18a90:	ldr	r2, [pc, #72]	; 18ae0 <__cxa_finalize@plt+0x16794>
   18a94:	tst	r3, #4
   18a98:	and	r3, r3, #3
   18a9c:	add	r2, pc, r2
   18aa0:	addeq	r4, r4, #4
   18aa4:	add	r2, r2, r3, lsl #4
   18aa8:	ldrne	r4, [r4, #4]
   18aac:	cmp	r3, #1
   18ab0:	ldr	r2, [r2, #4]
   18ab4:	mla	r4, r2, r0, r4
   18ab8:	ble	18ad0 <__cxa_finalize@plt+0x16784>
   18abc:	cmp	r3, #2
   18ac0:	bne	18acc <__cxa_finalize@plt+0x16780>
   18ac4:	ldr	r0, [r4]
   18ac8:	pop	{r3, r4, r5, pc}
   18acc:	bl	174e4 <__cxa_finalize@plt+0x15198>
   18ad0:	ldr	r0, [r4, #4]
   18ad4:	pop	{r3, r4, r5, pc}
   18ad8:	mov	r0, #0
   18adc:	pop	{r3, r4, r5, pc}
   18ae0:	andeq	fp, r1, r0, ror r1
   18ae4:	push	{r3, r4, r5, lr}
   18ae8:	subs	r4, r0, #0
   18aec:	mov	r5, r1
   18af0:	beq	18b6c <__cxa_finalize@plt+0x16820>
   18af4:	bl	16d0c <__cxa_finalize@plt+0x149c0>
   18af8:	mov	r2, r5
   18afc:	mov	r1, r0
   18b00:	mov	r0, r4
   18b04:	bl	17368 <__cxa_finalize@plt+0x1501c>
   18b08:	cmn	r0, #1
   18b0c:	mov	r1, r0
   18b10:	beq	18b6c <__cxa_finalize@plt+0x16820>
   18b14:	ldrb	r3, [r4, #39]	; 0x27
   18b18:	ldr	r0, [pc, #84]	; 18b74 <__cxa_finalize@plt+0x16828>
   18b1c:	tst	r3, #4
   18b20:	and	r3, r3, #3
   18b24:	add	r0, pc, r0
   18b28:	addeq	r2, r4, #4
   18b2c:	add	r0, r0, r3, lsl #4
   18b30:	ldrne	r2, [r4, #4]
   18b34:	cmp	r3, #1
   18b38:	ldr	r0, [r0, #4]
   18b3c:	mla	r2, r0, r1, r2
   18b40:	ble	18b64 <__cxa_finalize@plt+0x16818>
   18b44:	cmp	r3, #2
   18b48:	ldreq	r5, [r2]
   18b4c:	bne	18b60 <__cxa_finalize@plt+0x16814>
   18b50:	mov	r0, r4
   18b54:	bl	17930 <__cxa_finalize@plt+0x155e4>
   18b58:	mov	r0, r5
   18b5c:	pop	{r3, r4, r5, pc}
   18b60:	bl	174e4 <__cxa_finalize@plt+0x15198>
   18b64:	ldr	r5, [r2, #4]
   18b68:	b	18b50 <__cxa_finalize@plt+0x16804>
   18b6c:	mov	r5, #0
   18b70:	b	18b58 <__cxa_finalize@plt+0x1680c>
   18b74:	andeq	fp, r1, r8, ror #1
   18b78:	push	{r4, lr}
   18b7c:	mov	r4, r0
   18b80:	bl	17274 <__cxa_finalize@plt+0x14f28>
   18b84:	cmn	r0, #1
   18b88:	beq	18bd8 <__cxa_finalize@plt+0x1688c>
   18b8c:	ldrb	r3, [r4, #39]	; 0x27
   18b90:	ldr	r2, [pc, #72]	; 18be0 <__cxa_finalize@plt+0x16894>
   18b94:	tst	r3, #4
   18b98:	and	r3, r3, #3
   18b9c:	add	r2, pc, r2
   18ba0:	addeq	r4, r4, #4
   18ba4:	add	r2, r2, r3, lsl #4
   18ba8:	ldrne	r4, [r4, #4]
   18bac:	cmp	r3, #1
   18bb0:	ldr	r2, [r2, #4]
   18bb4:	mla	r4, r2, r0, r4
   18bb8:	ble	18bd0 <__cxa_finalize@plt+0x16884>
   18bbc:	cmp	r3, #2
   18bc0:	bne	18bcc <__cxa_finalize@plt+0x16880>
   18bc4:	ldr	r0, [r4]
   18bc8:	pop	{r4, pc}
   18bcc:	bl	174e4 <__cxa_finalize@plt+0x15198>
   18bd0:	ldr	r0, [r4, #4]
   18bd4:	pop	{r4, pc}
   18bd8:	mov	r0, #0
   18bdc:	pop	{r4, pc}
   18be0:	andeq	fp, r1, r0, ror r0
   18be4:	push	{r3, r4, r5, lr}
   18be8:	mov	r4, r0
   18bec:	bl	17274 <__cxa_finalize@plt+0x14f28>
   18bf0:	cmn	r0, #1
   18bf4:	mov	r1, r0
   18bf8:	beq	18c54 <__cxa_finalize@plt+0x16908>
   18bfc:	ldrb	r3, [r4, #39]	; 0x27
   18c00:	ldr	r0, [pc, #84]	; 18c5c <__cxa_finalize@plt+0x16910>
   18c04:	tst	r3, #4
   18c08:	and	r3, r3, #3
   18c0c:	add	r0, pc, r0
   18c10:	addeq	r2, r4, #4
   18c14:	add	r0, r0, r3, lsl #4
   18c18:	ldrne	r2, [r4, #4]
   18c1c:	cmp	r3, #1
   18c20:	ldr	r0, [r0, #4]
   18c24:	mla	r2, r0, r1, r2
   18c28:	ble	18c4c <__cxa_finalize@plt+0x16900>
   18c2c:	cmp	r3, #2
   18c30:	ldreq	r5, [r2]
   18c34:	bne	18c48 <__cxa_finalize@plt+0x168fc>
   18c38:	mov	r0, r4
   18c3c:	bl	17930 <__cxa_finalize@plt+0x155e4>
   18c40:	mov	r0, r5
   18c44:	pop	{r3, r4, r5, pc}
   18c48:	bl	174e4 <__cxa_finalize@plt+0x15198>
   18c4c:	ldr	r5, [r2, #4]
   18c50:	b	18c38 <__cxa_finalize@plt+0x168ec>
   18c54:	mov	r5, #0
   18c58:	b	18c40 <__cxa_finalize@plt+0x168f4>
   18c5c:	andeq	fp, r1, r0
   18c60:	cmp	r0, #0
   18c64:	bxeq	lr
   18c68:	ldrb	r3, [r0, #39]	; 0x27
   18c6c:	tst	r3, #4
   18c70:	ldrne	r0, [r0, #24]
   18c74:	ubfxeq	r0, r3, #3, #3
   18c78:	bx	lr
   18c7c:	push	{r3, r4, r5, lr}
   18c80:	subs	r5, r1, #0
   18c84:	mov	r4, r0
   18c88:	beq	18d08 <__cxa_finalize@plt+0x169bc>
   18c8c:	cmp	r0, #0
   18c90:	beq	18d00 <__cxa_finalize@plt+0x169b4>
   18c94:	bl	16d0c <__cxa_finalize@plt+0x149c0>
   18c98:	mov	r2, r5
   18c9c:	mov	r1, r0
   18ca0:	mov	r0, r4
   18ca4:	bl	17368 <__cxa_finalize@plt+0x1501c>
   18ca8:	cmn	r0, #1
   18cac:	beq	18d00 <__cxa_finalize@plt+0x169b4>
   18cb0:	ldrb	r3, [r4, #39]	; 0x27
   18cb4:	tst	r3, #4
   18cb8:	and	r1, r3, #3
   18cbc:	bne	18cf0 <__cxa_finalize@plt+0x169a4>
   18cc0:	ldr	r2, [pc, #96]	; 18d28 <__cxa_finalize@plt+0x169dc>
   18cc4:	add	r4, r4, #4
   18cc8:	add	r2, pc, r2
   18ccc:	add	r3, r2, r1, lsl #4
   18cd0:	ldr	r3, [r3, #4]
   18cd4:	mla	r0, r3, r0, r4
   18cd8:	ldr	r2, [r0, #8]
   18cdc:	cmn	r2, #1
   18ce0:	beq	18d00 <__cxa_finalize@plt+0x169b4>
   18ce4:	mla	r3, r2, r3, r4
   18ce8:	ldr	r0, [r3, #4]
   18cec:	pop	{r3, r4, r5, pc}
   18cf0:	ldr	r2, [pc, #52]	; 18d2c <__cxa_finalize@plt+0x169e0>
   18cf4:	ldr	r4, [r4, #4]
   18cf8:	add	r2, pc, r2
   18cfc:	b	18ccc <__cxa_finalize@plt+0x16980>
   18d00:	mov	r0, #0
   18d04:	pop	{r3, r4, r5, pc}
   18d08:	ldr	r0, [pc, #32]	; 18d30 <__cxa_finalize@plt+0x169e4>
   18d0c:	movw	r2, #1794	; 0x702
   18d10:	ldr	r1, [pc, #28]	; 18d34 <__cxa_finalize@plt+0x169e8>
   18d14:	ldr	r3, [pc, #28]	; 18d38 <__cxa_finalize@plt+0x169ec>
   18d18:	add	r0, pc, r0
   18d1c:	add	r1, pc, r1
   18d20:	add	r3, pc, r3
   18d24:	bl	19c9c <__cxa_finalize@plt+0x17950>
   18d28:	andeq	sl, r1, r4, asr #30
   18d2c:	andeq	sl, r1, r4, lsl pc
   18d30:	ldrdeq	r7, [r0], -ip
   18d34:	andeq	r8, r0, ip, ror ip
   18d38:	andeq	r8, r0, ip, lsl #24
   18d3c:	push	{r3, r4, r5, lr}
   18d40:	mov	r5, r1
   18d44:	bl	189a4 <__cxa_finalize@plt+0x16658>
   18d48:	subs	r4, r0, #0
   18d4c:	ble	18d58 <__cxa_finalize@plt+0x16a0c>
   18d50:	mov	r0, r4
   18d54:	pop	{r3, r4, r5, pc}
   18d58:	mov	r0, r5
   18d5c:	bl	1f20 <free@plt>
   18d60:	mov	r0, r4
   18d64:	pop	{r3, r4, r5, pc}
   18d68:	push	{r4, r5, r6, r7, r8, r9, sl, fp}
   18d6c:	sub	sp, sp, #208	; 0xd0
   18d70:	ldrb	r6, [r3, #1]
   18d74:	mov	r7, #0
   18d78:	ldrb	sl, [r3, #9]
   18d7c:	mov	ip, r3
   18d80:	ldrb	r8, [r3, #10]
   18d84:	mov	r4, #0
   18d88:	strd	r6, [sp, #160]	; 0xa0
   18d8c:	mov	r7, #0
   18d90:	ldrb	r6, [r3, #2]
   18d94:	str	r1, [sp, #192]	; 0xc0
   18d98:	lsl	r1, sl, #8
   18d9c:	str	r1, [sp, #16]
   18da0:	strd	r6, [sp, #40]	; 0x28
   18da4:	lsr	r7, sl, #24
   18da8:	str	r7, [sp, #20]
   18dac:	lsl	r6, r8, #16
   18db0:	lsr	r7, r8, #16
   18db4:	ldrd	r8, [sp, #16]
   18db8:	ldrb	r5, [r3, #4]
   18dbc:	orr	r6, r6, r8
   18dc0:	orr	r7, r7, r9
   18dc4:	ldrb	r8, [ip, #8]
   18dc8:	ldr	r9, [sp, #40]	; 0x28
   18dcc:	str	r2, [sp, #32]
   18dd0:	ldr	r2, [sp, #160]	; 0xa0
   18dd4:	lsr	r3, r9, #16
   18dd8:	mov	r9, #0
   18ddc:	strd	r8, [sp, #168]	; 0xa8
   18de0:	ldr	r9, [sp, #40]	; 0x28
   18de4:	lsr	fp, r2, #24
   18de8:	ldrb	r8, [ip, #11]
   18dec:	lsl	sl, r2, #8
   18df0:	lsl	r2, r9, #16
   18df4:	mov	r9, #0
   18df8:	strd	r8, [sp, #160]	; 0xa0
   18dfc:	orr	r8, sl, r2
   18e00:	orr	r9, fp, r3
   18e04:	ldrd	r2, [sp, #168]	; 0xa8
   18e08:	ldr	fp, [sp, #160]	; 0xa0
   18e0c:	ldrb	sl, [ip, #12]
   18e10:	orr	r6, r6, r2
   18e14:	ldrb	r2, [ip, #3]
   18e18:	orr	r7, r7, r3
   18e1c:	strd	r8, [sp, #40]	; 0x28
   18e20:	lsl	r8, fp, #24
   18e24:	lsr	r9, fp, #8
   18e28:	str	sl, [sp, #20]
   18e2c:	orr	fp, r9, r7
   18e30:	orr	sl, r8, r6
   18e34:	ldrd	r8, [sp, #40]	; 0x28
   18e38:	mov	r3, #0
   18e3c:	ldrb	r6, [ip, #13]
   18e40:	mov	r7, #0
   18e44:	strd	sl, [sp, #168]	; 0xa8
   18e48:	lsr	fp, r2, #8
   18e4c:	lsl	sl, r2, #24
   18e50:	ldrb	r2, [ip]
   18e54:	orr	r3, r3, r9
   18e58:	mov	r9, #0
   18e5c:	orr	r3, r3, fp
   18e60:	orr	r2, r2, r8
   18e64:	lsl	fp, r6, #8
   18e68:	ldrb	r8, [ip, #5]
   18e6c:	ldrb	r6, [ip, #14]
   18e70:	orr	r2, r2, sl
   18e74:	strd	r8, [sp, #40]	; 0x28
   18e78:	orr	r8, r2, r4
   18e7c:	strd	r6, [sp, #184]	; 0xb8
   18e80:	orr	r9, r3, r5
   18e84:	str	r4, [sp, #16]
   18e88:	mov	r7, #0
   18e8c:	ldr	r6, [sp, #40]	; 0x28
   18e90:	ldrd	r2, [sp, #16]
   18e94:	strd	r8, [sp, #160]	; 0xa0
   18e98:	ldrd	r8, [sp, #168]	; 0xa8
   18e9c:	ldr	r1, [sp, #192]	; 0xc0
   18ea0:	orr	r9, r9, r3
   18ea4:	lsl	r3, r6, #8
   18ea8:	ldrb	r6, [ip, #6]
   18eac:	orr	r8, r8, r2
   18eb0:	ldrb	r2, [ip, #7]
   18eb4:	strd	r6, [sp, #40]	; 0x28
   18eb8:	orr	r6, r8, r4
   18ebc:	orr	r7, r9, fp
   18ec0:	strd	r6, [sp, #176]	; 0xb0
   18ec4:	ldr	r7, [sp, #184]	; 0xb8
   18ec8:	mov	r9, #0
   18ecc:	ldrb	r8, [ip, #15]
   18ed0:	ldr	ip, [sp, #32]
   18ed4:	lsl	fp, r7, #16
   18ed8:	ldrd	r6, [sp, #160]	; 0xa0
   18edc:	strd	r8, [sp, #184]	; 0xb8
   18ee0:	orr	r6, r6, r4
   18ee4:	orr	r7, r7, r3
   18ee8:	strd	r6, [sp, #16]
   18eec:	bic	r3, ip, #7
   18ef0:	ldr	r7, [sp, #40]	; 0x28
   18ef4:	add	r3, r1, r3
   18ef8:	ldr	sl, [sp, #184]	; 0xb8
   18efc:	cmp	r1, r3
   18f00:	str	r0, [sp, #184]	; 0xb8
   18f04:	movw	r1, #25698	; 0x6462
   18f08:	lsl	r9, r7, #16
   18f0c:	ldrd	r6, [sp, #176]	; 0xb0
   18f10:	movw	r0, #25971	; 0x6573
   18f14:	movt	r1, #29797	; 0x7465
   18f18:	orr	r6, r6, r4
   18f1c:	orr	r7, r7, fp
   18f20:	strd	r6, [sp, #40]	; 0x28
   18f24:	lsl	r7, sl, #24
   18f28:	ldrd	sl, [sp, #16]
   18f2c:	movt	r0, #31092	; 0x7974
   18f30:	str	r3, [sp, #168]	; 0xa8
   18f34:	lsl	r3, ip, #24
   18f38:	orr	sl, sl, r4
   18f3c:	orr	fp, fp, r9
   18f40:	strd	sl, [sp, #16]
   18f44:	lsl	r9, r2, #24
   18f48:	ldrd	sl, [sp, #40]	; 0x28
   18f4c:	movw	r2, #28525	; 0x6f6d
   18f50:	str	r3, [sp, #180]	; 0xb4
   18f54:	movt	r2, #28260	; 0x6e64
   18f58:	orr	r6, r4, sl
   18f5c:	orr	r7, r7, fp
   18f60:	ldrd	sl, [sp, #16]
   18f64:	eor	r0, r0, r6
   18f68:	eor	r1, r1, r7
   18f6c:	movw	r3, #29281	; 0x7261
   18f70:	orr	r8, r4, sl
   18f74:	orr	r9, r9, fp
   18f78:	strd	r0, [sp, #160]	; 0xa0
   18f7c:	movt	r3, #25711	; 0x646f
   18f80:	movw	sl, #29281	; 0x7261
   18f84:	movw	fp, #26469	; 0x6765
   18f88:	movt	sl, #28261	; 0x6e65
   18f8c:	movt	fp, #27769	; 0x6c79
   18f90:	movw	r0, #25973	; 0x6575
   18f94:	movw	r1, #28005	; 0x6d65
   18f98:	movt	r0, #28787	; 0x7073
   18f9c:	movt	r1, #29551	; 0x736f
   18fa0:	eor	r5, r9, fp
   18fa4:	str	r4, [sp, #176]	; 0xb0
   18fa8:	eor	r2, r2, r6
   18fac:	eor	r4, r8, sl
   18fb0:	eor	r3, r3, r7
   18fb4:	strd	r4, [sp, #16]
   18fb8:	eor	sl, r8, r0
   18fbc:	and	r5, ip, #7
   18fc0:	eor	fp, r9, r1
   18fc4:	str	r5, [sp, #196]	; 0xc4
   18fc8:	beq	1928c <__cxa_finalize@plt+0x16f40>
   18fcc:	ldr	ip, [sp, #192]	; 0xc0
   18fd0:	strd	sl, [sp, #40]	; 0x28
   18fd4:	ldrb	r4, [ip, #1]
   18fd8:	add	ip, ip, #8
   18fdc:	ldrb	r0, [ip, #-6]
   18fe0:	lsr	r7, r4, #24
   18fe4:	lsl	sl, r4, #8
   18fe8:	lsr	r8, r0, #16
   18fec:	str	sl, [sp]
   18ff0:	str	r8, [sp, #12]
   18ff4:	lsl	fp, r0, #16
   18ff8:	str	r7, [sp, #4]
   18ffc:	mov	sl, #0
   19000:	str	fp, [sp, #8]
   19004:	ldrd	r4, [sp, #8]
   19008:	ldrd	r6, [sp]
   1900c:	ldrb	r8, [ip, #-5]
   19010:	orr	r6, r6, r4
   19014:	ldrb	r4, [ip, #-8]
   19018:	orr	r7, r7, r5
   1901c:	mov	r5, #0
   19020:	lsr	r0, r8, #8
   19024:	orr	r4, r4, r6
   19028:	str	r0, [sp, #28]
   1902c:	lsl	r6, r8, #24
   19030:	ldrb	r0, [ip, #-3]
   19034:	orr	r5, r5, r7
   19038:	str	r6, [sp, #24]
   1903c:	ldrd	r6, [sp, #24]
   19040:	ldrb	r8, [ip, #-2]
   19044:	orr	r5, r5, r7
   19048:	lsl	r7, r0, #8
   1904c:	ldrb	r0, [ip, #-1]
   19050:	orr	r4, r4, r6
   19054:	ldrb	fp, [ip, #-4]
   19058:	lsl	r6, r8, #16
   1905c:	str	r7, [sp, #140]	; 0x8c
   19060:	orr	r4, r4, sl
   19064:	str	sl, [sp, #136]	; 0x88
   19068:	lsl	r7, r0, #24
   1906c:	ldrd	r8, [sp, #136]	; 0x88
   19070:	orr	r5, r5, fp
   19074:	str	r6, [sp, #148]	; 0x94
   19078:	str	sl, [sp, #144]	; 0x90
   1907c:	orr	r4, r4, r8
   19080:	str	r7, [sp, #156]	; 0x9c
   19084:	orr	r5, r5, r9
   19088:	ldrd	r6, [sp, #144]	; 0x90
   1908c:	str	sl, [sp, #152]	; 0x98
   19090:	ldrd	r8, [sp, #152]	; 0x98
   19094:	orr	r4, r4, r6
   19098:	orr	r5, r5, r7
   1909c:	ldrd	r6, [sp, #160]	; 0xa0
   190a0:	orr	r8, r8, r4
   190a4:	orr	r9, r9, r5
   190a8:	ldrd	r0, [sp, #40]	; 0x28
   190ac:	lsl	r4, r2, #13
   190b0:	eor	r6, r6, r8
   190b4:	eor	r7, r7, r9
   190b8:	orr	r4, r4, r3, lsr #19
   190bc:	str	r4, [sp, #48]	; 0x30
   190c0:	ldrd	r4, [sp, #16]
   190c4:	adds	r0, r0, r2
   190c8:	adc	r1, r1, r3
   190cc:	strd	r8, [sp, #32]
   190d0:	adds	r4, r4, r6
   190d4:	lsl	r9, r6, #16
   190d8:	lsl	r8, r7, #16
   190dc:	lsl	r3, r3, #13
   190e0:	adc	r5, r5, r7
   190e4:	orr	r9, r9, r7, lsr #16
   190e8:	orr	r8, r8, r6, lsr #16
   190ec:	str	r9, [sp, #64]	; 0x40
   190f0:	str	r8, [sp, #68]	; 0x44
   190f4:	orr	r3, r3, r2, lsr #19
   190f8:	str	r3, [sp, #52]	; 0x34
   190fc:	ldrd	r6, [sp, #64]	; 0x40
   19100:	ldrd	r2, [sp, #48]	; 0x30
   19104:	eor	r6, r6, r4
   19108:	eor	r7, r7, r5
   1910c:	eor	r2, r2, r0
   19110:	eor	r3, r3, r1
   19114:	str	r0, [sp, #60]	; 0x3c
   19118:	lsl	r0, r6, #21
   1911c:	adds	r4, r4, r2
   19120:	orr	r0, r0, r7, lsr #11
   19124:	str	r1, [sp, #56]	; 0x38
   19128:	lsl	r8, r2, #17
   1912c:	str	r0, [sp, #72]	; 0x48
   19130:	lsl	r0, r7, #21
   19134:	adc	r5, r5, r3
   19138:	orr	r8, r8, r3, lsr #15
   1913c:	orr	r0, r0, r6, lsr #11
   19140:	str	r8, [sp, #80]	; 0x50
   19144:	str	r0, [sp, #76]	; 0x4c
   19148:	lsl	r3, r3, #17
   1914c:	ldrd	r8, [sp, #56]	; 0x38
   19150:	orr	r3, r3, r2, lsr #15
   19154:	str	r3, [sp, #84]	; 0x54
   19158:	ldrd	r2, [sp, #72]	; 0x48
   1915c:	adds	r6, r6, r8
   19160:	adc	r7, r7, r9
   19164:	ldrd	r0, [sp, #80]	; 0x50
   19168:	eor	r2, r2, r6
   1916c:	eor	r3, r3, r7
   19170:	eor	r0, r0, r4
   19174:	str	r4, [sp, #92]	; 0x5c
   19178:	lsl	r4, r2, #16
   1917c:	str	r5, [sp, #88]	; 0x58
   19180:	orr	r4, r4, r3, lsr #16
   19184:	str	r4, [sp, #112]	; 0x70
   19188:	lsl	r4, r3, #16
   1918c:	eor	r1, r1, r5
   19190:	orr	r4, r4, r2, lsr #16
   19194:	str	r4, [sp, #116]	; 0x74
   19198:	ldrd	r4, [sp, #88]	; 0x58
   1919c:	adds	r6, r6, r0
   191a0:	adc	r7, r7, r1
   191a4:	lsl	r8, r0, #13
   191a8:	adds	r2, r2, r4
   191ac:	orr	r8, r8, r1, lsr #19
   191b0:	adc	r3, r3, r5
   191b4:	lsl	r1, r1, #13
   191b8:	ldrd	r4, [sp, #112]	; 0x70
   191bc:	orr	r1, r1, r0, lsr #19
   191c0:	str	r8, [sp, #96]	; 0x60
   191c4:	str	r1, [sp, #100]	; 0x64
   191c8:	eor	r4, r4, r2
   191cc:	ldrd	r0, [sp, #96]	; 0x60
   191d0:	eor	r5, r5, r3
   191d4:	str	r6, [sp, #108]	; 0x6c
   191d8:	eor	r0, r0, r6
   191dc:	str	r7, [sp, #104]	; 0x68
   191e0:	lsl	r6, r4, #21
   191e4:	eor	r1, r1, r7
   191e8:	orr	r6, r6, r5, lsr #11
   191ec:	str	r6, [sp, #120]	; 0x78
   191f0:	ldrd	r6, [sp, #104]	; 0x68
   191f4:	adds	r2, r2, r0
   191f8:	lsl	r9, r0, #17
   191fc:	lsl	r8, r5, #21
   19200:	adc	r3, r3, r1
   19204:	orr	r9, r9, r1, lsr #15
   19208:	adds	r6, r6, r4
   1920c:	orr	r8, r8, r4, lsr #11
   19210:	lsl	r1, r1, #17
   19214:	str	r8, [sp, #124]	; 0x7c
   19218:	adc	r7, r7, r5
   1921c:	str	r9, [sp, #128]	; 0x80
   19220:	ldrd	r4, [sp, #120]	; 0x78
   19224:	orr	r1, r1, r0, lsr #15
   19228:	ldr	r9, [sp, #168]	; 0xa8
   1922c:	str	r1, [sp, #132]	; 0x84
   19230:	eor	r4, r4, r6
   19234:	ldrd	r0, [sp, #32]
   19238:	eor	r5, r5, r7
   1923c:	str	r2, [sp, #20]
   19240:	cmp	r9, ip
   19244:	eor	r0, r0, r6
   19248:	eor	r1, r1, r7
   1924c:	strd	r4, [sp, #160]	; 0xa0
   19250:	strd	r0, [sp, #40]	; 0x28
   19254:	str	r3, [sp, #16]
   19258:	ldrd	r6, [sp, #128]	; 0x80
   1925c:	eor	r2, r2, r6
   19260:	eor	r3, r3, r7
   19264:	bne	18fd4 <__cxa_finalize@plt+0x16c88>
   19268:	ldr	r7, [sp, #192]	; 0xc0
   1926c:	mov	fp, r1
   19270:	mov	sl, r0
   19274:	add	r1, r7, #8
   19278:	rsb	r1, r1, r9
   1927c:	bic	r1, r1, #7
   19280:	add	r1, r1, #8
   19284:	add	r7, r7, r1
   19288:	str	r7, [sp, #192]	; 0xc0
   1928c:	ldr	r8, [sp, #196]	; 0xc4
   19290:	sub	r1, r8, #1
   19294:	cmp	r1, #6
   19298:	addls	pc, pc, r1, lsl #2
   1929c:	b	19394 <__cxa_finalize@plt+0x17048>
   192a0:	b	19378 <__cxa_finalize@plt+0x1702c>
   192a4:	b	19358 <__cxa_finalize@plt+0x1700c>
   192a8:	b	19338 <__cxa_finalize@plt+0x16fec>
   192ac:	b	19318 <__cxa_finalize@plt+0x16fcc>
   192b0:	b	192fc <__cxa_finalize@plt+0x16fb0>
   192b4:	b	192dc <__cxa_finalize@plt+0x16f90>
   192b8:	b	192bc <__cxa_finalize@plt+0x16f70>
   192bc:	ldr	r9, [sp, #192]	; 0xc0
   192c0:	mov	r0, #0
   192c4:	ldrb	r4, [r9, #6]
   192c8:	lsl	r1, r4, #16
   192cc:	ldrd	r4, [sp, #176]	; 0xb0
   192d0:	orr	r4, r4, r0
   192d4:	orr	r5, r5, r1
   192d8:	strd	r4, [sp, #176]	; 0xb0
   192dc:	ldr	r6, [sp, #192]	; 0xc0
   192e0:	mov	r0, #0
   192e4:	ldrd	r8, [sp, #176]	; 0xb0
   192e8:	ldrb	r4, [r6, #5]
   192ec:	orr	r8, r8, r0
   192f0:	lsl	r1, r4, #8
   192f4:	orr	r9, r9, r1
   192f8:	strd	r8, [sp, #176]	; 0xb0
   192fc:	ldr	r9, [sp, #192]	; 0xc0
   19300:	mov	r0, #0
   19304:	ldrd	r4, [sp, #176]	; 0xb0
   19308:	ldrb	r1, [r9, #4]
   1930c:	orr	r4, r4, r0
   19310:	orr	r5, r5, r1
   19314:	strd	r4, [sp, #176]	; 0xb0
   19318:	ldr	r6, [sp, #192]	; 0xc0
   1931c:	ldrd	r8, [sp, #176]	; 0xb0
   19320:	ldrb	r4, [r6, #3]
   19324:	lsr	r1, r4, #8
   19328:	lsl	r0, r4, #24
   1932c:	orr	r8, r8, r0
   19330:	orr	r9, r9, r1
   19334:	strd	r8, [sp, #176]	; 0xb0
   19338:	ldr	r9, [sp, #192]	; 0xc0
   1933c:	ldrb	r4, [r9, #2]
   19340:	lsr	r1, r4, #16
   19344:	lsl	r0, r4, #16
   19348:	ldrd	r4, [sp, #176]	; 0xb0
   1934c:	orr	r4, r4, r0
   19350:	orr	r5, r5, r1
   19354:	strd	r4, [sp, #176]	; 0xb0
   19358:	ldr	r6, [sp, #192]	; 0xc0
   1935c:	ldrd	r8, [sp, #176]	; 0xb0
   19360:	ldrb	r4, [r6, #1]
   19364:	lsr	r1, r4, #24
   19368:	lsl	r0, r4, #8
   1936c:	orr	r8, r8, r0
   19370:	orr	r9, r9, r1
   19374:	strd	r8, [sp, #176]	; 0xb0
   19378:	ldr	r9, [sp, #192]	; 0xc0
   1937c:	mov	r1, #0
   19380:	ldrd	r4, [sp, #176]	; 0xb0
   19384:	ldrb	r0, [r9]
   19388:	orr	r5, r5, r1
   1938c:	orr	r4, r4, r0
   19390:	strd	r4, [sp, #176]	; 0xb0
   19394:	ldrd	r6, [sp, #160]	; 0xa0
   19398:	lsl	ip, r2, #13
   1939c:	ldrd	r0, [sp, #176]	; 0xb0
   193a0:	ldrd	r4, [sp, #16]
   193a4:	eor	r1, r1, r7
   193a8:	eor	r0, r0, r6
   193ac:	adds	r4, r4, r0
   193b0:	lsl	r8, r1, #16
   193b4:	adc	r5, r5, r1
   193b8:	lsl	r9, r0, #16
   193bc:	strd	r4, [sp]
   193c0:	orr	r7, r8, r0, lsr #16
   193c4:	adds	r8, r2, sl
   193c8:	orr	r6, r9, r1, lsr #16
   193cc:	orr	r4, ip, r3, lsr #19
   193d0:	adc	r9, r3, fp
   193d4:	lsl	r1, r3, #13
   193d8:	ldrd	sl, [sp]
   193dc:	eor	r4, r4, r8
   193e0:	orr	r5, r1, r2, lsr #19
   193e4:	mov	r3, r8
   193e8:	eor	r6, r6, sl
   193ec:	eor	r7, r7, fp
   193f0:	eor	r5, r5, r9
   193f4:	lsl	r8, r4, #17
   193f8:	lsl	r1, r6, #21
   193fc:	lsl	ip, r7, #21
   19400:	orr	r0, r8, r5, lsr #15
   19404:	adds	r8, r6, r9
   19408:	adc	r9, r7, r3
   1940c:	orr	sl, r1, r7, lsr #11
   19410:	orr	fp, ip, r6, lsr #11
   19414:	ldrd	r6, [sp]
   19418:	lsl	ip, r5, #17
   1941c:	eor	r2, r8, sl
   19420:	adds	r6, r6, r4
   19424:	orr	r1, ip, r4, lsr #15
   19428:	adc	r7, r7, r5
   1942c:	eor	r0, r0, r6
   19430:	eor	r3, r9, fp
   19434:	eor	r1, r1, r7
   19438:	strd	r8, [sp, #8]
   1943c:	lsl	r4, r2, #16
   19440:	mov	r9, r6
   19444:	lsl	r6, r0, #13
   19448:	orr	sl, r4, r3, lsr #16
   1944c:	lsl	ip, r3, #16
   19450:	orr	r4, r6, r1, lsr #19
   19454:	adds	r6, r2, r7
   19458:	adc	r7, r3, r9
   1945c:	orr	fp, ip, r2, lsr #16
   19460:	ldrd	r2, [sp, #8]
   19464:	lsl	ip, r1, #13
   19468:	orr	r5, ip, r0, lsr #19
   1946c:	eor	r8, r6, sl
   19470:	adds	r2, r2, r0
   19474:	eor	r9, r7, fp
   19478:	adc	r3, r3, r1
   1947c:	eor	r4, r4, r2
   19480:	eor	r5, r5, r3
   19484:	strd	r6, [sp]
   19488:	mov	r7, r2
   1948c:	lsl	r2, r4, #17
   19490:	lsl	r1, r8, #21
   19494:	lsl	ip, r9, #21
   19498:	orr	r0, r2, r5, lsr #15
   1949c:	adds	r2, r8, r3
   194a0:	adc	r3, r9, r7
   194a4:	orr	sl, r1, r9, lsr #11
   194a8:	orr	fp, ip, r8, lsr #11
   194ac:	strd	r2, [sp, #8]
   194b0:	eor	r6, r2, sl
   194b4:	eor	r7, r3, fp
   194b8:	ldrd	r2, [sp]
   194bc:	lsl	ip, r5, #17
   194c0:	orr	r1, ip, r4, lsr #15
   194c4:	ldrd	r8, [sp, #8]
   194c8:	adds	r2, r2, r4
   194cc:	lsl	ip, r6, #16
   194d0:	adc	r3, r3, r5
   194d4:	eor	r0, r0, r2
   194d8:	eor	r1, r1, r3
   194dc:	mov	r4, #255	; 0xff
   194e0:	mov	r5, #0
   194e4:	eor	r4, r4, r3
   194e8:	eor	r5, r5, r2
   194ec:	ldrd	r2, [sp, #176]	; 0xb0
   194f0:	orr	sl, ip, r7, lsr #16
   194f4:	lsl	ip, r7, #16
   194f8:	str	ip, [sp]
   194fc:	eor	r9, r9, r3
   19500:	ldr	r3, [sp]
   19504:	lsl	ip, r0, #13
   19508:	eor	r8, r8, r2
   1950c:	adds	r2, r4, r6
   19510:	orr	fp, r3, r6, lsr #16
   19514:	adc	r3, r5, r7
   19518:	adds	r8, r8, r0
   1951c:	strd	r2, [sp]
   19520:	orr	r2, ip, r1, lsr #19
   19524:	lsl	ip, r1, #13
   19528:	ldrd	r4, [sp]
   1952c:	adc	r9, r9, r1
   19530:	eor	r2, r2, r8
   19534:	orr	r3, ip, r0, lsr #19
   19538:	eor	r3, r3, r9
   1953c:	eor	r4, r4, sl
   19540:	mov	r7, r8
   19544:	lsl	r8, r2, #17
   19548:	eor	r5, r5, fp
   1954c:	orr	r0, r8, r3, lsr #15
   19550:	adds	r8, r4, r9
   19554:	lsl	r1, r4, #21
   19558:	adc	r9, r5, r7
   1955c:	ldrd	r6, [sp]
   19560:	lsl	ip, r5, #21
   19564:	orr	sl, r1, r5, lsr #11
   19568:	adds	r6, r6, r2
   1956c:	orr	fp, ip, r4, lsr #11
   19570:	lsl	ip, r3, #17
   19574:	adc	r7, r7, r3
   19578:	eor	r0, r0, r6
   1957c:	orr	r1, ip, r2, lsr #15
   19580:	eor	r4, r8, sl
   19584:	eor	r5, r9, fp
   19588:	eor	r1, r1, r7
   1958c:	strd	r8, [sp, #8]
   19590:	mov	r9, r6
   19594:	lsl	r6, r0, #13
   19598:	lsl	r3, r4, #16
   1959c:	lsl	ip, r5, #16
   195a0:	orr	r2, r6, r1, lsr #19
   195a4:	adds	r6, r7, r4
   195a8:	adc	r7, r9, r5
   195ac:	orr	sl, r3, r5, lsr #16
   195b0:	orr	fp, ip, r4, lsr #16
   195b4:	strd	r6, [sp]
   195b8:	eor	r4, r6, sl
   195bc:	eor	r5, r7, fp
   195c0:	ldrd	r6, [sp, #8]
   195c4:	lsl	ip, r1, #13
   195c8:	orr	r3, ip, r0, lsr #19
   195cc:	lsl	ip, r5, #21
   195d0:	adds	r6, r6, r0
   195d4:	orr	fp, ip, r4, lsr #11
   195d8:	adc	r7, r7, r1
   195dc:	eor	r2, r2, r6
   195e0:	eor	r3, r3, r7
   195e4:	mov	r9, r6
   195e8:	lsl	r6, r2, #17
   195ec:	lsl	r1, r4, #21
   195f0:	orr	r0, r6, r3, lsr #15
   195f4:	adds	r6, r4, r7
   195f8:	adc	r7, r5, r9
   195fc:	ldrd	r8, [sp]
   19600:	lsl	ip, r3, #17
   19604:	orr	sl, r1, r5, lsr #11
   19608:	adds	r8, r8, r2
   1960c:	orr	r1, ip, r2, lsr #15
   19610:	adc	r9, r9, r3
   19614:	eor	r0, r0, r8
   19618:	eor	r4, r6, sl
   1961c:	eor	r5, r7, fp
   19620:	eor	r1, r1, r9
   19624:	strd	r6, [sp, #8]
   19628:	mov	r7, r8
   1962c:	lsl	r8, r0, #13
   19630:	lsl	r3, r4, #16
   19634:	lsl	ip, r5, #16
   19638:	orr	r2, r8, r1, lsr #19
   1963c:	adds	r8, r9, r4
   19640:	adc	r9, r7, r5
   19644:	orr	sl, r3, r5, lsr #16
   19648:	orr	fp, ip, r4, lsr #16
   1964c:	ldrd	r4, [sp, #8]
   19650:	lsl	ip, r1, #13
   19654:	eor	r6, r8, sl
   19658:	adds	r4, r4, r0
   1965c:	orr	r3, ip, r0, lsr #19
   19660:	adc	r5, r5, r1
   19664:	eor	r2, r2, r4
   19668:	eor	r7, r9, fp
   1966c:	eor	r3, r3, r5
   19670:	strd	r8, [sp]
   19674:	mov	r9, r4
   19678:	lsl	r4, r2, #17
   1967c:	lsl	r1, r6, #21
   19680:	lsl	ip, r7, #21
   19684:	orr	r0, r4, r3, lsr #15
   19688:	adds	r4, r6, r5
   1968c:	orr	sl, r1, r7, lsr #11
   19690:	adc	r5, r7, r9
   19694:	orr	fp, ip, r6, lsr #11
   19698:	ldrd	r6, [sp]
   1969c:	lsl	ip, r3, #17
   196a0:	strd	r4, [sp, #8]
   196a4:	eor	r4, r4, sl
   196a8:	adds	r6, r6, r2
   196ac:	eor	r5, r5, fp
   196b0:	adc	r7, r7, r3
   196b4:	eor	r0, r0, r6
   196b8:	orr	r1, ip, r2, lsr #15
   196bc:	lsl	ip, r4, #16
   196c0:	eor	r1, r1, r7
   196c4:	orr	sl, ip, r5, lsr #16
   196c8:	mov	r3, r6
   196cc:	lsl	ip, r5, #16
   196d0:	lsl	r6, r0, #13
   196d4:	orr	fp, ip, r4, lsr #16
   196d8:	orr	r8, r6, r1, lsr #19
   196dc:	adds	r4, r4, r7
   196e0:	ldrd	r6, [sp, #8]
   196e4:	eor	r2, sl, r4
   196e8:	adc	r5, r5, r3
   196ec:	lsl	ip, r1, #13
   196f0:	adds	r6, r6, r0
   196f4:	eor	r3, fp, r5
   196f8:	eor	r6, r6, r8
   196fc:	orr	r9, ip, r0, lsr #19
   19700:	adc	r7, r7, r1
   19704:	lsl	ip, r2, #21
   19708:	eor	r7, r7, r9
   1970c:	adds	r4, r4, r6
   19710:	orr	r0, ip, r3, lsr #11
   19714:	lsl	ip, r3, #21
   19718:	lsl	r3, r6, #17
   1971c:	adc	r5, r5, r7
   19720:	orr	r1, ip, r2, lsr #11
   19724:	orr	r8, r3, r7, lsr #15
   19728:	lsl	ip, r7, #17
   1972c:	eor	r0, r0, r4
   19730:	eor	r0, r0, r8
   19734:	eor	r1, r1, r5
   19738:	orr	r9, ip, r6, lsr #15
   1973c:	eor	r2, r5, r0
   19740:	eor	r1, r1, r9
   19744:	ldr	r5, [sp, #184]	; 0xb8
   19748:	eor	r3, r4, r1
   1974c:	lsr	r0, r2, #8
   19750:	lsr	r1, r2, #16
   19754:	strb	r2, [r5]
   19758:	strb	r3, [r5, #4]
   1975c:	strb	r1, [r5, #2]
   19760:	lsr	r1, r2, #24
   19764:	strb	r0, [r5, #1]
   19768:	lsr	r2, r3, #8
   1976c:	strb	r1, [r5, #3]
   19770:	strb	r2, [r5, #5]
   19774:	lsr	r2, r3, #16
   19778:	lsr	r3, r3, #24
   1977c:	strb	r2, [r5, #6]
   19780:	strb	r3, [r5, #7]
   19784:	add	sp, sp, #208	; 0xd0
   19788:	pop	{r4, r5, r6, r7, r8, r9, sl, fp}
   1978c:	bx	lr
   19790:	push	{r4, lr}
   19794:	ldr	r4, [pc, #68]	; 197e0 <__cxa_finalize@plt+0x17494>
   19798:	add	r4, pc, r4
   1979c:	ldr	r3, [r4]
   197a0:	cmp	r3, #0
   197a4:	blt	197b0 <__cxa_finalize@plt+0x17464>
   197a8:	mov	r0, #0
   197ac:	pop	{r4, pc}
   197b0:	ldr	r0, [pc, #44]	; 197e4 <__cxa_finalize@plt+0x17498>
   197b4:	movw	r1, #257	; 0x101
   197b8:	movt	r1, #8
   197bc:	add	r0, pc, r0
   197c0:	bl	2088 <open64@plt>
   197c4:	cmp	r0, #0
   197c8:	str	r0, [r4]
   197cc:	bge	197a8 <__cxa_finalize@plt+0x1745c>
   197d0:	bl	2334 <__errno_location@plt>
   197d4:	ldr	r0, [r0]
   197d8:	rsb	r0, r0, #0
   197dc:	pop	{r4, pc}
   197e0:	muleq	r1, r8, r8
   197e4:	andeq	r8, r0, r0, ror r6
   197e8:	ldr	r3, [pc, #168]	; 19898 <__cxa_finalize@plt+0x1754c>
   197ec:	orr	r1, r0, #524288	; 0x80000
   197f0:	ldr	ip, [pc, #164]	; 1989c <__cxa_finalize@plt+0x17550>
   197f4:	mov	r0, #1
   197f8:	add	r3, pc, r3
   197fc:	mov	r2, #0
   19800:	push	{r4, r5, r6, lr}
   19804:	sub	sp, sp, #24
   19808:	ldr	r4, [r3, ip]
   1980c:	ldr	r3, [r4]
   19810:	str	r3, [sp, #20]
   19814:	bl	1f80 <socket@plt>
   19818:	subs	r5, r0, #0
   1981c:	blt	19884 <__cxa_finalize@plt+0x17538>
   19820:	mov	r1, #8388608	; 0x800000
   19824:	add	r6, sp, #12
   19828:	bl	14a84 <__cxa_finalize@plt+0x12738>
   1982c:	bl	2214 <getpid@plt>
   19830:	mov	r3, #0
   19834:	cmp	r0, #1
   19838:	mov	r0, r6
   1983c:	movwne	r2, #38528	; 0x9680
   19840:	movweq	r2, #10000	; 0x2710
   19844:	movtne	r2, #152	; 0x98
   19848:	bl	1676c <__cxa_finalize@plt+0x14420>
   1984c:	mov	r2, #8
   19850:	mov	r3, r6
   19854:	str	r2, [sp]
   19858:	mov	r0, r5
   1985c:	mov	r1, #1
   19860:	mov	r2, #21
   19864:	bl	22ec <setsockopt@plt>
   19868:	mov	r0, r5
   1986c:	ldr	r2, [sp, #20]
   19870:	ldr	r3, [r4]
   19874:	cmp	r2, r3
   19878:	bne	19894 <__cxa_finalize@plt+0x17548>
   1987c:	add	sp, sp, #24
   19880:	pop	{r4, r5, r6, pc}
   19884:	bl	2334 <__errno_location@plt>
   19888:	ldr	r0, [r0]
   1988c:	rsb	r0, r0, #0
   19890:	b	1986c <__cxa_finalize@plt+0x17520>
   19894:	bl	2154 <__stack_chk_fail@plt>
   19898:	andeq	sl, r1, ip, lsl #11
   1989c:	andeq	r0, r0, ip, asr #4
   198a0:	push	{r4, lr}
   198a4:	ldr	r4, [pc, #84]	; 19900 <__cxa_finalize@plt+0x175b4>
   198a8:	add	r4, pc, r4
   198ac:	ldr	r3, [r4]
   198b0:	cmp	r3, #0
   198b4:	blt	198c0 <__cxa_finalize@plt+0x17574>
   198b8:	mov	r0, #0
   198bc:	pop	{r4, pc}
   198c0:	ldr	r3, [pc, #60]	; 19904 <__cxa_finalize@plt+0x175b8>
   198c4:	add	r3, pc, r3
   198c8:	ldrb	r0, [r3]
   198cc:	cmp	r0, #0
   198d0:	bne	198e0 <__cxa_finalize@plt+0x17594>
   198d4:	mov	r3, #2
   198d8:	str	r3, [r4]
   198dc:	pop	{r4, pc}
   198e0:	ldr	r0, [pc, #32]	; 19908 <__cxa_finalize@plt+0x175bc>
   198e4:	movw	r1, #257	; 0x101
   198e8:	movt	r1, #8
   198ec:	add	r0, pc, r0
   198f0:	bl	13a58 <__cxa_finalize@plt+0x1170c>
   198f4:	str	r0, [r4]
   198f8:	and	r0, r0, r0, asr #31
   198fc:	pop	{r4, pc}
   19900:	andeq	sl, r1, r4, lsl #15
   19904:	andeq	sl, r1, r7, asr #15
   19908:			; <UNDEFINED> instruction: 0x000069bc
   1990c:	ldr	r3, [pc, #64]	; 19954 <__cxa_finalize@plt+0x17608>
   19910:	push	{r4, lr}
   19914:	ldr	r4, [pc, r3]
   19918:	cmp	r4, #0
   1991c:	poplt	{r4, pc}
   19920:	bl	2214 <getpid@plt>
   19924:	cmp	r0, #1
   19928:	popne	{r4, pc}
   1992c:	cmp	r4, #2
   19930:	bgt	19948 <__cxa_finalize@plt+0x175fc>
   19934:	ldr	r3, [pc, #28]	; 19958 <__cxa_finalize@plt+0x1760c>
   19938:	mvn	r2, #0
   1993c:	add	r3, pc, r3
   19940:	str	r2, [r3]
   19944:	pop	{r4, pc}
   19948:	mov	r0, r4
   1994c:	bl	13248 <__cxa_finalize@plt+0x10efc>
   19950:	b	19934 <__cxa_finalize@plt+0x175e8>
   19954:	andeq	sl, r1, r8, lsl r7
   19958:	strdeq	sl, [r1], -r0
   1995c:	push	{r3, r4, r5, r6, r7, lr}
   19960:	ldr	r3, [pc, #740]	; 19c4c <__cxa_finalize@plt+0x17900>
   19964:	ldr	r4, [pc, r3]
   19968:	cmp	r4, #9
   1996c:	beq	19a84 <__cxa_finalize@plt+0x17738>
   19970:	sub	r3, r4, #7
   19974:	cmp	r3, #1
   19978:	bls	19a28 <__cxa_finalize@plt+0x176dc>
   1997c:	sub	r3, r4, #3
   19980:	cmp	r3, #1
   19984:	movhi	r3, r4
   19988:	bls	19a4c <__cxa_finalize@plt+0x17700>
   1998c:	sub	r4, r4, #5
   19990:	cmp	r4, #1
   19994:	bls	19a9c <__cxa_finalize@plt+0x17750>
   19998:	cmp	r3, #4
   1999c:	beq	199e4 <__cxa_finalize@plt+0x17698>
   199a0:	sub	r2, r3, #6
   199a4:	cmp	r2, #2
   199a8:	bls	199e4 <__cxa_finalize@plt+0x17698>
   199ac:	cmp	r3, #2
   199b0:	beq	199e4 <__cxa_finalize@plt+0x17698>
   199b4:	ldr	r5, [pc, #660]	; 19c50 <__cxa_finalize@plt+0x17904>
   199b8:	ldr	r4, [pc, #660]	; 19c54 <__cxa_finalize@plt+0x17908>
   199bc:	add	r5, pc, r5
   199c0:	add	r4, pc, r4
   199c4:	ldr	r0, [r5]
   199c8:	bl	13248 <__cxa_finalize@plt+0x10efc>
   199cc:	str	r0, [r5]
   199d0:	ldr	r0, [r4]
   199d4:	bl	13248 <__cxa_finalize@plt+0x10efc>
   199d8:	str	r0, [r4]
   199dc:	pop	{r3, r4, r5, r6, r7, lr}
   199e0:	b	198a0 <__cxa_finalize@plt+0x17554>
   199e4:	bl	19790 <__cxa_finalize@plt+0x17444>
   199e8:	cmp	r0, #0
   199ec:	blt	199b4 <__cxa_finalize@plt+0x17668>
   199f0:	ldr	r6, [pc, #608]	; 19c58 <__cxa_finalize@plt+0x1790c>
   199f4:	mov	r4, r0
   199f8:	ldr	r5, [pc, #604]	; 19c5c <__cxa_finalize@plt+0x17910>
   199fc:	add	r6, pc, r6
   19a00:	add	r5, pc, r5
   19a04:	ldr	r0, [r6]
   19a08:	bl	13248 <__cxa_finalize@plt+0x10efc>
   19a0c:	str	r0, [r6]
   19a10:	ldr	r0, [r5]
   19a14:	bl	13248 <__cxa_finalize@plt+0x10efc>
   19a18:	str	r0, [r5]
   19a1c:	bl	1990c <__cxa_finalize@plt+0x175c0>
   19a20:	mov	r0, r4
   19a24:	pop	{r3, r4, r5, r6, r7, pc}
   19a28:	bl	2214 <getpid@plt>
   19a2c:	cmp	r0, #1
   19a30:	beq	19a44 <__cxa_finalize@plt+0x176f8>
   19a34:	mov	r0, #2
   19a38:	bl	1fbc <isatty@plt>
   19a3c:	cmp	r0, #0
   19a40:	bgt	199b4 <__cxa_finalize@plt+0x17668>
   19a44:	cmp	r4, #7
   19a48:	bne	1997c <__cxa_finalize@plt+0x17630>
   19a4c:	ldr	r5, [pc, #524]	; 19c60 <__cxa_finalize@plt+0x17914>
   19a50:	add	r5, pc, r5
   19a54:	ldr	r3, [r5]
   19a58:	cmp	r3, #0
   19a5c:	blt	19ad0 <__cxa_finalize@plt+0x17784>
   19a60:	mov	r4, #0
   19a64:	ldr	r5, [pc, #504]	; 19c64 <__cxa_finalize@plt+0x17918>
   19a68:	add	r5, pc, r5
   19a6c:	ldr	r0, [r5]
   19a70:	bl	13248 <__cxa_finalize@plt+0x10efc>
   19a74:	str	r0, [r5]
   19a78:	bl	1990c <__cxa_finalize@plt+0x175c0>
   19a7c:	mov	r0, r4
   19a80:	pop	{r3, r4, r5, r6, r7, pc}
   19a84:	ldr	r6, [pc, #476]	; 19c68 <__cxa_finalize@plt+0x1791c>
   19a88:	mov	r4, #0
   19a8c:	ldr	r5, [pc, #472]	; 19c6c <__cxa_finalize@plt+0x17920>
   19a90:	add	r6, pc, r6
   19a94:	add	r5, pc, r5
   19a98:	b	19a04 <__cxa_finalize@plt+0x176b8>
   19a9c:	ldr	r5, [pc, #460]	; 19c70 <__cxa_finalize@plt+0x17924>
   19aa0:	add	r5, pc, r5
   19aa4:	ldr	r3, [r5]
   19aa8:	cmp	r3, #0
   19aac:	blt	19b60 <__cxa_finalize@plt+0x17814>
   19ab0:	mov	r4, #0
   19ab4:	ldr	r5, [pc, #440]	; 19c74 <__cxa_finalize@plt+0x17928>
   19ab8:	add	r5, pc, r5
   19abc:	ldr	r0, [r5]
   19ac0:	bl	13248 <__cxa_finalize@plt+0x10efc>
   19ac4:	str	r0, [r5]
   19ac8:	bl	1990c <__cxa_finalize@plt+0x175c0>
   19acc:	b	19a7c <__cxa_finalize@plt+0x17730>
   19ad0:	mov	r0, #2
   19ad4:	bl	197e8 <__cxa_finalize@plt+0x1749c>
   19ad8:	cmp	r0, #0
   19adc:	mov	r4, r0
   19ae0:	str	r0, [r5]
   19ae4:	blt	19b44 <__cxa_finalize@plt+0x177f8>
   19ae8:	ldr	r6, [pc, #392]	; 19c78 <__cxa_finalize@plt+0x1792c>
   19aec:	add	r6, pc, r6
   19af0:	add	r0, r6, #2
   19af4:	bl	1fe0 <strlen@plt>
   19af8:	mov	r1, r6
   19afc:	add	r2, r0, #2
   19b00:	mov	r0, r4
   19b04:	bl	1d28 <connect@plt>
   19b08:	cmp	r0, #0
   19b0c:	bge	19a60 <__cxa_finalize@plt+0x17714>
   19b10:	bl	2334 <__errno_location@plt>
   19b14:	ldr	r4, [r0]
   19b18:	ldr	r0, [r5]
   19b1c:	bl	13248 <__cxa_finalize@plt+0x10efc>
   19b20:	rsb	r4, r4, #0
   19b24:	cmp	r4, #0
   19b28:	str	r0, [r5]
   19b2c:	bge	19a64 <__cxa_finalize@plt+0x17718>
   19b30:	ldr	r3, [pc, #324]	; 19c7c <__cxa_finalize@plt+0x17930>
   19b34:	add	r3, pc, r3
   19b38:	ldr	r3, [r3]
   19b3c:	mov	r4, r3
   19b40:	b	1998c <__cxa_finalize@plt+0x17640>
   19b44:	bl	13248 <__cxa_finalize@plt+0x10efc>
   19b48:	ldr	r3, [pc, #304]	; 19c80 <__cxa_finalize@plt+0x17934>
   19b4c:	add	r3, pc, r3
   19b50:	ldr	r3, [r3]
   19b54:	mov	r4, r3
   19b58:	str	r0, [r5]
   19b5c:	b	1998c <__cxa_finalize@plt+0x17640>
   19b60:	mov	r0, #2
   19b64:	bl	197e8 <__cxa_finalize@plt+0x1749c>
   19b68:	cmp	r0, #0
   19b6c:	mov	r4, r0
   19b70:	str	r0, [r5]
   19b74:	blt	19bb8 <__cxa_finalize@plt+0x1786c>
   19b78:	ldr	r6, [pc, #260]	; 19c84 <__cxa_finalize@plt+0x17938>
   19b7c:	add	r6, pc, r6
   19b80:	add	r0, r6, #2
   19b84:	bl	1fe0 <strlen@plt>
   19b88:	mov	r1, r6
   19b8c:	add	r7, r0, #2
   19b90:	mov	r0, r4
   19b94:	mov	r2, r7
   19b98:	bl	1d28 <connect@plt>
   19b9c:	cmp	r0, #0
   19ba0:	blt	19bd8 <__cxa_finalize@plt+0x1788c>
   19ba4:	ldr	r3, [pc, #220]	; 19c88 <__cxa_finalize@plt+0x1793c>
   19ba8:	mov	r2, #0
   19bac:	add	r3, pc, r3
   19bb0:	strb	r2, [r3]
   19bb4:	b	19ab0 <__cxa_finalize@plt+0x17764>
   19bb8:	bl	13248 <__cxa_finalize@plt+0x10efc>
   19bbc:	ldr	r2, [pc, #200]	; 19c8c <__cxa_finalize@plt+0x17940>
   19bc0:	ldr	r3, [pc, #200]	; 19c90 <__cxa_finalize@plt+0x17944>
   19bc4:	add	r2, pc, r2
   19bc8:	add	r3, pc, r3
   19bcc:	ldr	r3, [r3]
   19bd0:	str	r0, [r2]
   19bd4:	b	19998 <__cxa_finalize@plt+0x1764c>
   19bd8:	ldr	r0, [r5]
   19bdc:	bl	13248 <__cxa_finalize@plt+0x10efc>
   19be0:	mov	r0, #1
   19be4:	bl	197e8 <__cxa_finalize@plt+0x1749c>
   19be8:	cmp	r0, #0
   19bec:	str	r0, [r5]
   19bf0:	blt	19bb8 <__cxa_finalize@plt+0x1786c>
   19bf4:	mov	r1, r6
   19bf8:	mov	r2, r7
   19bfc:	bl	1d28 <connect@plt>
   19c00:	cmp	r0, #0
   19c04:	blt	19c1c <__cxa_finalize@plt+0x178d0>
   19c08:	ldr	r3, [pc, #132]	; 19c94 <__cxa_finalize@plt+0x17948>
   19c0c:	mov	r2, #1
   19c10:	add	r3, pc, r3
   19c14:	strb	r2, [r3]
   19c18:	b	19ab0 <__cxa_finalize@plt+0x17764>
   19c1c:	bl	2334 <__errno_location@plt>
   19c20:	ldr	r4, [r0]
   19c24:	ldr	r0, [r5]
   19c28:	bl	13248 <__cxa_finalize@plt+0x10efc>
   19c2c:	rsb	r4, r4, #0
   19c30:	cmp	r4, #0
   19c34:	str	r0, [r5]
   19c38:	bge	19ab4 <__cxa_finalize@plt+0x17768>
   19c3c:	ldr	r3, [pc, #84]	; 19c98 <__cxa_finalize@plt+0x1794c>
   19c40:	add	r3, pc, r3
   19c44:	ldr	r3, [r3]
   19c48:	b	19998 <__cxa_finalize@plt+0x1764c>
   19c4c:	andeq	sl, r1, ip, lsl r7
   19c50:	andeq	sl, r1, r0, lsl #13
   19c54:	andeq	sl, r1, r8, ror r6
   19c58:	andeq	sl, r1, r0, asr #12
   19c5c:	andeq	sl, r1, r8, lsr r6
   19c60:	andeq	sl, r1, ip, ror #11
   19c64:	ldrdeq	sl, [r1], -r0
   19c68:	andeq	sl, r1, ip, lsr #11
   19c6c:	andeq	sl, r1, r4, lsr #11
   19c70:	muleq	r1, r8, r5
   19c74:	andeq	sl, r1, r4, lsl #11
   19c78:	andeq	r8, r0, r8, lsr #18
   19c7c:	andeq	sl, r1, ip, asr #10
   19c80:	andeq	sl, r1, r4, lsr r5
   19c84:	andeq	r8, r0, r8, lsl r8
   19c88:	ldrdeq	sl, [r1], -lr
   19c8c:	andeq	sl, r1, r4, ror r4
   19c90:			; <UNDEFINED> instruction: 0x0001a4b8
   19c94:	andeq	sl, r1, sl, ror r4
   19c98:	andeq	sl, r1, r0, asr #8
   19c9c:	ldr	ip, [pc, #72]	; 19cec <__cxa_finalize@plt+0x179a0>
   19ca0:	push	{r4, lr}
   19ca4:	add	ip, pc, ip
   19ca8:	sub	sp, sp, #8
   19cac:	mov	r4, r1
   19cb0:	ldr	ip, [ip]
   19cb4:	mov	lr, r2
   19cb8:	cmp	ip, #1
   19cbc:	bgt	19cc4 <__cxa_finalize@plt+0x17978>
   19cc0:	bl	1d1c <abort@plt>
   19cc4:	ldr	ip, [pc, #36]	; 19cf0 <__cxa_finalize@plt+0x179a4>
   19cc8:	mov	r1, r0
   19ccc:	str	r3, [sp]
   19cd0:	mov	r2, r4
   19cd4:	add	ip, pc, ip
   19cd8:	mov	r3, lr
   19cdc:	mov	r0, #2
   19ce0:	str	ip, [sp, #4]
   19ce4:	bl	3130 <__cxa_finalize@plt+0xde4>
   19ce8:	b	19cc0 <__cxa_finalize@plt+0x17974>
   19cec:	muleq	r1, r0, r3
   19cf0:	strdeq	r8, [r0], -r8	; <UNPREDICTABLE>
   19cf4:	cmp	r0, #0
   19cf8:	push	{r3, lr}
   19cfc:	blt	19d60 <__cxa_finalize@plt+0x17a14>
   19d00:	cmp	r0, #9
   19d04:	bgt	19d40 <__cxa_finalize@plt+0x179f4>
   19d08:	ldr	r3, [pc, #112]	; 19d80 <__cxa_finalize@plt+0x17a34>
   19d0c:	add	r3, pc, r3
   19d10:	ldrb	r3, [r3]
   19d14:	cmp	r3, #0
   19d18:	beq	19d30 <__cxa_finalize@plt+0x179e4>
   19d1c:	cmp	r0, #5
   19d20:	moveq	r0, #3
   19d24:	beq	19d30 <__cxa_finalize@plt+0x179e4>
   19d28:	cmp	r0, #6
   19d2c:	moveq	r0, #4
   19d30:	ldr	r3, [pc, #76]	; 19d84 <__cxa_finalize@plt+0x17a38>
   19d34:	add	r3, pc, r3
   19d38:	str	r0, [r3]
   19d3c:	pop	{r3, pc}
   19d40:	ldr	r0, [pc, #64]	; 19d88 <__cxa_finalize@plt+0x17a3c>
   19d44:	movw	r2, #275	; 0x113
   19d48:	ldr	r1, [pc, #60]	; 19d8c <__cxa_finalize@plt+0x17a40>
   19d4c:	ldr	r3, [pc, #60]	; 19d90 <__cxa_finalize@plt+0x17a44>
   19d50:	add	r0, pc, r0
   19d54:	add	r1, pc, r1
   19d58:	add	r3, pc, r3
   19d5c:	bl	19c9c <__cxa_finalize@plt+0x17950>
   19d60:	ldr	r0, [pc, #44]	; 19d94 <__cxa_finalize@plt+0x17a48>
   19d64:	movw	r2, #274	; 0x112
   19d68:	ldr	r1, [pc, #40]	; 19d98 <__cxa_finalize@plt+0x17a4c>
   19d6c:	ldr	r3, [pc, #40]	; 19d9c <__cxa_finalize@plt+0x17a50>
   19d70:	add	r0, pc, r0
   19d74:	add	r1, pc, r1
   19d78:	add	r3, pc, r3
   19d7c:	bl	19c9c <__cxa_finalize@plt+0x17950>
   19d80:	andeq	sl, r1, sp, ror r3
   19d84:	andeq	sl, r1, ip, asr #6
   19d88:	ldrdeq	r8, [r0], -r8	; <UNPREDICTABLE>
   19d8c:	andeq	r8, r0, r0, asr #3
   19d90:	andeq	r8, r0, r8, ror r0
   19d94:	muleq	r0, r8, r1
   19d98:	andeq	r8, r0, r0, lsr #3
   19d9c:	andeq	r8, r0, r8, asr r0
   19da0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19da4:	mov	r6, r0
   19da8:	ldr	lr, [pc, #272]	; 19ec0 <__cxa_finalize@plt+0x17b74>
   19dac:	sub	sp, sp, #2080	; 0x820
   19db0:	ldr	r0, [pc, #268]	; 19ec4 <__cxa_finalize@plt+0x17b78>
   19db4:	mov	r8, r3
   19db8:	add	lr, pc, lr
   19dbc:	sub	sp, sp, #4
   19dc0:	mov	r4, r1
   19dc4:	mov	r9, r2
   19dc8:	ldr	r0, [lr, r0]
   19dcc:	mov	r3, lr
   19dd0:	ldr	sl, [sp, #2120]	; 0x848
   19dd4:	ldr	fp, [sp, #2124]	; 0x84c
   19dd8:	ldr	r3, [r0]
   19ddc:	str	r0, [sp, #20]
   19de0:	str	r3, [sp, #2076]	; 0x81c
   19de4:	bl	2334 <__errno_location@plt>
   19de8:	cmp	r4, #0
   19dec:	mov	r5, r0
   19df0:	ldr	r7, [r0]
   19df4:	blt	19e38 <__cxa_finalize@plt+0x17aec>
   19df8:	ldr	r3, [pc, #200]	; 19ec8 <__cxa_finalize@plt+0x17b7c>
   19dfc:	and	r2, r6, #7
   19e00:	add	r3, pc, r3
   19e04:	ldr	r3, [r3]
   19e08:	cmp	r2, r3
   19e0c:	ble	19eac <__cxa_finalize@plt+0x17b60>
   19e10:	rsb	r0, r4, #0
   19e14:	ldr	r1, [sp, #20]
   19e18:	ldr	r2, [sp, #2076]	; 0x81c
   19e1c:	str	r7, [r5]
   19e20:	ldr	r3, [r1]
   19e24:	cmp	r2, r3
   19e28:	bne	19ea8 <__cxa_finalize@plt+0x17b5c>
   19e2c:	add	sp, sp, #2080	; 0x820
   19e30:	add	sp, sp, #4
   19e34:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19e38:	ldr	r3, [pc, #140]	; 19ecc <__cxa_finalize@plt+0x17b80>
   19e3c:	and	r2, r6, #7
   19e40:	rsb	r4, r4, #0
   19e44:	add	r3, pc, r3
   19e48:	ldr	r3, [r3]
   19e4c:	cmp	r2, r3
   19e50:	bgt	19e10 <__cxa_finalize@plt+0x17ac4>
   19e54:	str	r4, [r5]
   19e58:	ldr	r2, [sp, #2128]	; 0x850
   19e5c:	mov	r1, #2048	; 0x800
   19e60:	str	fp, [sp]
   19e64:	add	fp, sp, #28
   19e68:	mov	r3, r1
   19e6c:	str	r2, [sp, #4]
   19e70:	mov	r0, fp
   19e74:	mov	r2, #1
   19e78:	bl	207c <__vsnprintf_chk@plt>
   19e7c:	mov	ip, #0
   19e80:	str	fp, [sp, #12]
   19e84:	mov	r0, r6
   19e88:	str	sl, [sp]
   19e8c:	mov	r1, r4
   19e90:	mov	r2, r9
   19e94:	mov	r3, r8
   19e98:	str	ip, [sp, #4]
   19e9c:	str	ip, [sp, #8]
   19ea0:	bl	284c <__cxa_finalize@plt+0x500>
   19ea4:	b	19e14 <__cxa_finalize@plt+0x17ac8>
   19ea8:	bl	2154 <__stack_chk_fail@plt>
   19eac:	cmp	r4, #0
   19eb0:	beq	19e58 <__cxa_finalize@plt+0x17b0c>
   19eb4:	b	19e54 <__cxa_finalize@plt+0x17b08>
   19eb8:	str	r7, [r5]
   19ebc:	bl	22d4 <_Unwind_Resume@plt>
   19ec0:	andeq	r9, r1, ip, asr #31
   19ec4:	andeq	r0, r0, ip, asr #4
   19ec8:	andeq	sl, r1, r4, lsr r2
   19ecc:	strdeq	sl, [r1], -r0
   19ed0:	push	{r4, r5, r6, lr}
   19ed4:	sub	sp, sp, #24
   19ed8:	ldr	lr, [pc, #76]	; 19f2c <__cxa_finalize@plt+0x17be0>
   19edc:	add	ip, sp, #48	; 0x30
   19ee0:	ldr	r4, [pc, #72]	; 19f30 <__cxa_finalize@plt+0x17be4>
   19ee4:	add	lr, pc, lr
   19ee8:	ldr	r6, [sp, #40]	; 0x28
   19eec:	ldr	r5, [sp, #44]	; 0x2c
   19ef0:	ldr	r4, [lr, r4]
   19ef4:	str	r6, [sp]
   19ef8:	str	r5, [sp, #4]
   19efc:	ldr	lr, [r4]
   19f00:	str	ip, [sp, #8]
   19f04:	str	ip, [sp, #16]
   19f08:	str	lr, [sp, #20]
   19f0c:	bl	19da0 <__cxa_finalize@plt+0x17a54>
   19f10:	ldr	r2, [sp, #20]
   19f14:	ldr	r3, [r4]
   19f18:	cmp	r2, r3
   19f1c:	bne	19f28 <__cxa_finalize@plt+0x17bdc>
   19f20:	add	sp, sp, #24
   19f24:	pop	{r4, r5, r6, pc}
   19f28:	bl	2154 <__stack_chk_fail@plt>
   19f2c:	andeq	r9, r1, r0, lsr #29
   19f30:	andeq	r0, r0, ip, asr #4
   19f34:	ldr	ip, [pc, #72]	; 19f84 <__cxa_finalize@plt+0x17c38>
   19f38:	push	{r4, lr}
   19f3c:	add	ip, pc, ip
   19f40:	sub	sp, sp, #8
   19f44:	mov	r4, r1
   19f48:	ldr	ip, [ip]
   19f4c:	mov	lr, r2
   19f50:	cmp	ip, #1
   19f54:	bgt	19f5c <__cxa_finalize@plt+0x17c10>
   19f58:	bl	1d1c <abort@plt>
   19f5c:	ldr	ip, [pc, #36]	; 19f88 <__cxa_finalize@plt+0x17c3c>
   19f60:	mov	r1, r0
   19f64:	str	r3, [sp]
   19f68:	mov	r2, r4
   19f6c:	add	ip, pc, ip
   19f70:	mov	r3, lr
   19f74:	mov	r0, #2
   19f78:	str	ip, [sp, #4]
   19f7c:	bl	3130 <__cxa_finalize@plt+0xde4>
   19f80:	b	19f58 <__cxa_finalize@plt+0x17c0c>
   19f84:	strdeq	sl, [r1], -r8
   19f88:	strdeq	r8, [r0], -ip
   19f8c:	push	{r4, r5, r6, r7, r8, r9, lr}
   19f90:	sub	sp, sp, #12
   19f94:	mov	r9, r0
   19f98:	mov	r7, r1
   19f9c:	mov	r6, r2
   19fa0:	mov	r8, r3
   19fa4:	bl	2334 <__errno_location@plt>
   19fa8:	ldr	ip, [pc, #80]	; 1a000 <__cxa_finalize@plt+0x17cb4>
   19fac:	add	ip, pc, ip
   19fb0:	ldr	ip, [ip]
   19fb4:	cmp	ip, #6
   19fb8:	mov	r4, r0
   19fbc:	ldr	r5, [r0]
   19fc0:	bgt	19fd0 <__cxa_finalize@plt+0x17c84>
   19fc4:	str	r5, [r4]
   19fc8:	add	sp, sp, #12
   19fcc:	pop	{r4, r5, r6, r7, r8, r9, pc}
   19fd0:	ldr	ip, [pc, #44]	; 1a004 <__cxa_finalize@plt+0x17cb8>
   19fd4:	mov	r1, r9
   19fd8:	str	r8, [sp]
   19fdc:	mov	r2, r7
   19fe0:	add	ip, pc, ip
   19fe4:	mov	r3, r6
   19fe8:	mov	r0, #7
   19fec:	str	ip, [sp, #4]
   19ff0:	bl	3130 <__cxa_finalize@plt+0xde4>
   19ff4:	b	19fc4 <__cxa_finalize@plt+0x17c78>
   19ff8:	str	r5, [r4]
   19ffc:	bl	22d4 <_Unwind_Resume@plt>
   1a000:	andeq	sl, r1, r8, lsl #1
   1a004:	andeq	r8, r0, ip, asr #1
   1a008:	push	{lr}		; (str lr, [sp, #-4]!)
   1a00c:	sub	sp, sp, #12
   1a010:	ldr	ip, [pc, #40]	; 1a040 <__cxa_finalize@plt+0x17cf4>
   1a014:	mov	r3, r1
   1a018:	str	r2, [sp]
   1a01c:	mov	r1, #12
   1a020:	add	ip, pc, ip
   1a024:	mov	r2, r0
   1a028:	str	ip, [sp, #4]
   1a02c:	mov	r0, #3
   1a030:	bl	19ed0 <__cxa_finalize@plt+0x17b84>
   1a034:	mvn	r0, #11
   1a038:	add	sp, sp, #12
   1a03c:	pop	{pc}		; (ldr pc, [sp], #4)
   1a040:	andeq	r8, r0, r8, asr #1
   1a044:	mov	r2, r0
   1a048:	ldr	r0, [pc, #40]	; 1a078 <__cxa_finalize@plt+0x17d2c>
   1a04c:	push	{r3, lr}
   1a050:	mov	r1, #10
   1a054:	add	r0, pc, r0
   1a058:	bl	15d80 <__cxa_finalize@plt+0x13a34>
   1a05c:	cmp	r0, #0
   1a060:	blt	1a070 <__cxa_finalize@plt+0x17d24>
   1a064:	bl	19cf4 <__cxa_finalize@plt+0x179a8>
   1a068:	mov	r0, #0
   1a06c:	pop	{r3, pc}
   1a070:	mvn	r0, #21
   1a074:	pop	{r3, pc}
   1a078:	andeq	r9, r1, ip, lsl #23
   1a07c:	push	{r3, lr}
   1a080:	bl	146ac <__cxa_finalize@plt+0x12360>
   1a084:	subs	r3, r0, #0
   1a088:	blt	1a0ac <__cxa_finalize@plt+0x17d60>
   1a08c:	and	r2, r3, #7
   1a090:	cmp	r3, r2
   1a094:	bne	1a0b4 <__cxa_finalize@plt+0x17d68>
   1a098:	ldr	r2, [pc, #24]	; 1a0b8 <__cxa_finalize@plt+0x17d6c>
   1a09c:	mov	r0, #0
   1a0a0:	add	r2, pc, r2
   1a0a4:	str	r3, [r2]
   1a0a8:	pop	{r3, pc}
   1a0ac:	mov	r0, r3
   1a0b0:	pop	{r3, pc}
   1a0b4:	bl	281c <__cxa_finalize@plt+0x4d0>
   1a0b8:	muleq	r1, r4, pc	; <UNPREDICTABLE>
   1a0bc:	push	{r4, r5, r6, lr}
   1a0c0:	mov	r4, r1
   1a0c4:	ldr	r1, [pc, #684]	; 1a378 <__cxa_finalize@plt+0x1802c>
   1a0c8:	sub	sp, sp, #16
   1a0cc:	mov	r5, r0
   1a0d0:	add	r1, pc, r1
   1a0d4:	bl	231c <strcmp@plt>
   1a0d8:	cmp	r0, #0
   1a0dc:	bne	1a168 <__cxa_finalize@plt+0x17e1c>
   1a0e0:	cmp	r4, #0
   1a0e4:	beq	1a280 <__cxa_finalize@plt+0x17f34>
   1a0e8:	ldr	r1, [pc, #652]	; 1a37c <__cxa_finalize@plt+0x18030>
   1a0ec:	mov	r0, r5
   1a0f0:	add	r1, pc, r1
   1a0f4:	bl	231c <strcmp@plt>
   1a0f8:	cmp	r0, #0
   1a0fc:	beq	1a188 <__cxa_finalize@plt+0x17e3c>
   1a100:	ldr	r1, [pc, #632]	; 1a380 <__cxa_finalize@plt+0x18034>
   1a104:	mov	r0, r5
   1a108:	add	r1, pc, r1
   1a10c:	bl	231c <strcmp@plt>
   1a110:	cmp	r0, #0
   1a114:	beq	1a1c4 <__cxa_finalize@plt+0x17e78>
   1a118:	ldr	r1, [pc, #612]	; 1a384 <__cxa_finalize@plt+0x18038>
   1a11c:	mov	r0, r5
   1a120:	add	r1, pc, r1
   1a124:	bl	231c <strcmp@plt>
   1a128:	subs	r6, r0, #0
   1a12c:	bne	1a238 <__cxa_finalize@plt+0x17eec>
   1a130:	cmp	r4, #0
   1a134:	beq	1a198 <__cxa_finalize@plt+0x17e4c>
   1a138:	mov	r0, r4
   1a13c:	bl	132b0 <__cxa_finalize@plt+0x10f64>
   1a140:	cmp	r0, #0
   1a144:	blt	1a2e0 <__cxa_finalize@plt+0x17f94>
   1a148:	ldr	r3, [pc, #568]	; 1a388 <__cxa_finalize@plt+0x1803c>
   1a14c:	moveq	r2, #0
   1a150:	movne	r2, #1
   1a154:	mov	r0, #0
   1a158:	add	r3, pc, r3
   1a15c:	strb	r2, [r3]
   1a160:	add	sp, sp, #16
   1a164:	pop	{r4, r5, r6, pc}
   1a168:	ldr	r1, [pc, #540]	; 1a38c <__cxa_finalize@plt+0x18040>
   1a16c:	mov	r0, r5
   1a170:	add	r1, pc, r1
   1a174:	bl	231c <strcmp@plt>
   1a178:	cmp	r0, #0
   1a17c:	bne	1a1a4 <__cxa_finalize@plt+0x17e58>
   1a180:	cmp	r4, #0
   1a184:	beq	1a220 <__cxa_finalize@plt+0x17ed4>
   1a188:	mov	r0, r4
   1a18c:	bl	1a044 <__cxa_finalize@plt+0x17cf8>
   1a190:	cmp	r0, #0
   1a194:	blt	1a294 <__cxa_finalize@plt+0x17f48>
   1a198:	mov	r0, #0
   1a19c:	add	sp, sp, #16
   1a1a0:	pop	{r4, r5, r6, pc}
   1a1a4:	ldr	r1, [pc, #484]	; 1a390 <__cxa_finalize@plt+0x18044>
   1a1a8:	mov	r0, r5
   1a1ac:	add	r1, pc, r1
   1a1b0:	bl	231c <strcmp@plt>
   1a1b4:	cmp	r0, #0
   1a1b8:	bne	1a118 <__cxa_finalize@plt+0x17dcc>
   1a1bc:	cmp	r4, #0
   1a1c0:	beq	1a198 <__cxa_finalize@plt+0x17e4c>
   1a1c4:	mov	r0, r4
   1a1c8:	bl	1a07c <__cxa_finalize@plt+0x17d30>
   1a1cc:	cmp	r0, #0
   1a1d0:	bge	1a198 <__cxa_finalize@plt+0x17e4c>
   1a1d4:	ldr	r3, [pc, #440]	; 1a394 <__cxa_finalize@plt+0x18048>
   1a1d8:	add	r3, pc, r3
   1a1dc:	ldr	r3, [r3]
   1a1e0:	cmp	r3, #3
   1a1e4:	ble	1a198 <__cxa_finalize@plt+0x17e4c>
   1a1e8:	ldr	r2, [pc, #424]	; 1a398 <__cxa_finalize@plt+0x1804c>
   1a1ec:	mov	r1, #0
   1a1f0:	ldr	ip, [pc, #420]	; 1a39c <__cxa_finalize@plt+0x18050>
   1a1f4:	movw	r3, #934	; 0x3a6
   1a1f8:	add	r2, pc, r2
   1a1fc:	str	r2, [sp, #4]
   1a200:	ldr	r2, [pc, #408]	; 1a3a0 <__cxa_finalize@plt+0x18054>
   1a204:	add	ip, pc, ip
   1a208:	str	r4, [sp, #8]
   1a20c:	mov	r0, #4
   1a210:	str	ip, [sp]
   1a214:	add	r2, pc, r2
   1a218:	bl	19ed0 <__cxa_finalize@plt+0x17b84>
   1a21c:	b	1a198 <__cxa_finalize@plt+0x17e4c>
   1a220:	ldr	r1, [pc, #380]	; 1a3a4 <__cxa_finalize@plt+0x18058>
   1a224:	mov	r0, r5
   1a228:	add	r1, pc, r1
   1a22c:	bl	231c <strcmp@plt>
   1a230:	cmp	r0, #0
   1a234:	beq	1a198 <__cxa_finalize@plt+0x17e4c>
   1a238:	ldr	r1, [pc, #360]	; 1a3a8 <__cxa_finalize@plt+0x1805c>
   1a23c:	mov	r0, r5
   1a240:	add	r1, pc, r1
   1a244:	bl	231c <strcmp@plt>
   1a248:	subs	r5, r0, #0
   1a24c:	bne	1a198 <__cxa_finalize@plt+0x17e4c>
   1a250:	cmp	r4, #0
   1a254:	beq	1a198 <__cxa_finalize@plt+0x17e4c>
   1a258:	mov	r0, r4
   1a25c:	bl	132b0 <__cxa_finalize@plt+0x10f64>
   1a260:	cmp	r0, #0
   1a264:	blt	1a32c <__cxa_finalize@plt+0x17fe0>
   1a268:	ldr	r3, [pc, #316]	; 1a3ac <__cxa_finalize@plt+0x18060>
   1a26c:	moveq	r2, #0
   1a270:	movne	r2, #1
   1a274:	add	r3, pc, r3
   1a278:	strb	r2, [r3]
   1a27c:	b	1a198 <__cxa_finalize@plt+0x17e4c>
   1a280:	ldr	r3, [pc, #296]	; 1a3b0 <__cxa_finalize@plt+0x18064>
   1a284:	mov	r2, #7
   1a288:	add	r3, pc, r3
   1a28c:	str	r2, [r3]
   1a290:	b	1a198 <__cxa_finalize@plt+0x17e4c>
   1a294:	ldr	r3, [pc, #280]	; 1a3b4 <__cxa_finalize@plt+0x18068>
   1a298:	add	r3, pc, r3
   1a29c:	ldr	r3, [r3]
   1a2a0:	cmp	r3, #3
   1a2a4:	ble	1a198 <__cxa_finalize@plt+0x17e4c>
   1a2a8:	ldr	r2, [pc, #264]	; 1a3b8 <__cxa_finalize@plt+0x1806c>
   1a2ac:	mov	r1, #0
   1a2b0:	ldr	ip, [pc, #260]	; 1a3bc <__cxa_finalize@plt+0x18070>
   1a2b4:	movw	r3, #929	; 0x3a1
   1a2b8:	add	r2, pc, r2
   1a2bc:	str	r2, [sp, #4]
   1a2c0:	ldr	r2, [pc, #248]	; 1a3c0 <__cxa_finalize@plt+0x18074>
   1a2c4:	add	ip, pc, ip
   1a2c8:	str	r4, [sp, #8]
   1a2cc:	mov	r0, #4
   1a2d0:	str	ip, [sp]
   1a2d4:	add	r2, pc, r2
   1a2d8:	bl	19ed0 <__cxa_finalize@plt+0x17b84>
   1a2dc:	b	1a198 <__cxa_finalize@plt+0x17e4c>
   1a2e0:	ldr	r3, [pc, #220]	; 1a3c4 <__cxa_finalize@plt+0x18078>
   1a2e4:	add	r3, pc, r3
   1a2e8:	ldr	r3, [r3]
   1a2ec:	cmp	r3, #3
   1a2f0:	ble	1a198 <__cxa_finalize@plt+0x17e4c>
   1a2f4:	ldr	r2, [pc, #204]	; 1a3c8 <__cxa_finalize@plt+0x1807c>
   1a2f8:	mov	r1, r6
   1a2fc:	ldr	ip, [pc, #200]	; 1a3cc <__cxa_finalize@plt+0x18080>
   1a300:	movw	r3, #939	; 0x3ab
   1a304:	add	r2, pc, r2
   1a308:	str	r2, [sp, #4]
   1a30c:	ldr	r2, [pc, #188]	; 1a3d0 <__cxa_finalize@plt+0x18084>
   1a310:	add	ip, pc, ip
   1a314:	str	r4, [sp, #8]
   1a318:	mov	r0, #4
   1a31c:	str	ip, [sp]
   1a320:	add	r2, pc, r2
   1a324:	bl	19ed0 <__cxa_finalize@plt+0x17b84>
   1a328:	b	1a198 <__cxa_finalize@plt+0x17e4c>
   1a32c:	ldr	r3, [pc, #160]	; 1a3d4 <__cxa_finalize@plt+0x18088>
   1a330:	add	r3, pc, r3
   1a334:	ldr	r3, [r3]
   1a338:	cmp	r3, #3
   1a33c:	ble	1a198 <__cxa_finalize@plt+0x17e4c>
   1a340:	ldr	r2, [pc, #144]	; 1a3d8 <__cxa_finalize@plt+0x1808c>
   1a344:	mov	r1, r5
   1a348:	ldr	ip, [pc, #140]	; 1a3dc <__cxa_finalize@plt+0x18090>
   1a34c:	mov	r3, #944	; 0x3b0
   1a350:	add	r2, pc, r2
   1a354:	str	r2, [sp, #4]
   1a358:	ldr	r2, [pc, #128]	; 1a3e0 <__cxa_finalize@plt+0x18094>
   1a35c:	add	ip, pc, ip
   1a360:	str	r4, [sp, #8]
   1a364:	mov	r0, #4
   1a368:	str	ip, [sp]
   1a36c:	add	r2, pc, r2
   1a370:	bl	19ed0 <__cxa_finalize@plt+0x17b84>
   1a374:	b	1a198 <__cxa_finalize@plt+0x17e4c>
   1a378:	andeq	r6, r0, r8, asr sp
   1a37c:	andeq	r8, r0, r8, asr r0
   1a380:	andeq	r8, r0, r0, lsl #1
   1a384:	andeq	r8, r0, r8, lsr #1
   1a388:	andeq	r9, r1, r4, lsr pc
   1a38c:	ldrdeq	r7, [r0], -r8
   1a390:	ldrdeq	r7, [r0], -ip
   1a394:	andeq	r9, r1, ip, asr lr
   1a398:	andeq	r7, r0, r4, lsr #31
   1a39c:	ldrdeq	r7, [r0], -ip
   1a3a0:	andeq	r7, r0, r0, lsl #26
   1a3a4:	andeq	r7, r0, r0, lsr #31
   1a3a8:	ldrdeq	r7, [r0], -r0
   1a3ac:	andeq	r9, r1, r4, lsl lr
   1a3b0:	andeq	r9, r1, ip, lsr #27
   1a3b4:	muleq	r1, ip, sp
   1a3b8:	andeq	r7, r0, r4, lsr #29
   1a3bc:	andeq	r7, r0, ip, lsl fp
   1a3c0:	andeq	r7, r0, r0, asr #24
   1a3c4:	andeq	r9, r1, r0, asr sp
   1a3c8:	ldrdeq	r7, [r0], -r8
   1a3cc:	ldrdeq	r7, [r0], -r0
   1a3d0:	strdeq	r7, [r0], -r4
   1a3d4:	andeq	r9, r1, r4, lsl #26
   1a3d8:	ldrdeq	r7, [r0], -r8
   1a3dc:	andeq	r7, r0, r4, lsl #21
   1a3e0:	andeq	r7, r0, r8, lsr #23
   1a3e4:	mov	r0, #0
   1a3e8:	push	{r4, lr}
   1a3ec:	mov	r1, r0
   1a3f0:	sub	sp, sp, #16
   1a3f4:	bl	13bfc <__cxa_finalize@plt+0x118b0>
   1a3f8:	cmp	r0, #0
   1a3fc:	blt	1a5e4 <__cxa_finalize@plt+0x18298>
   1a400:	ldr	r0, [pc, #492]	; 1a5f4 <__cxa_finalize@plt+0x182a8>
   1a404:	add	r0, pc, r0
   1a408:	bl	1f5c <secure_getenv@plt>
   1a40c:	subs	r4, r0, #0
   1a410:	beq	1a420 <__cxa_finalize@plt+0x180d4>
   1a414:	bl	1a044 <__cxa_finalize@plt+0x17cf8>
   1a418:	cmp	r0, #0
   1a41c:	blt	1a598 <__cxa_finalize@plt+0x1824c>
   1a420:	ldr	r0, [pc, #464]	; 1a5f8 <__cxa_finalize@plt+0x182ac>
   1a424:	add	r0, pc, r0
   1a428:	bl	1f5c <secure_getenv@plt>
   1a42c:	subs	r4, r0, #0
   1a430:	beq	1a440 <__cxa_finalize@plt+0x180f4>
   1a434:	bl	1a07c <__cxa_finalize@plt+0x17d30>
   1a438:	cmp	r0, #0
   1a43c:	blt	1a54c <__cxa_finalize@plt+0x18200>
   1a440:	ldr	r0, [pc, #436]	; 1a5fc <__cxa_finalize@plt+0x182b0>
   1a444:	add	r0, pc, r0
   1a448:	bl	1f5c <secure_getenv@plt>
   1a44c:	subs	r4, r0, #0
   1a450:	beq	1a474 <__cxa_finalize@plt+0x18128>
   1a454:	bl	132b0 <__cxa_finalize@plt+0x10f64>
   1a458:	cmp	r0, #0
   1a45c:	blt	1a500 <__cxa_finalize@plt+0x181b4>
   1a460:	ldr	r3, [pc, #408]	; 1a600 <__cxa_finalize@plt+0x182b4>
   1a464:	moveq	r2, #0
   1a468:	movne	r2, #1
   1a46c:	add	r3, pc, r3
   1a470:	strb	r2, [r3]
   1a474:	ldr	r0, [pc, #392]	; 1a604 <__cxa_finalize@plt+0x182b8>
   1a478:	add	r0, pc, r0
   1a47c:	bl	1f5c <secure_getenv@plt>
   1a480:	subs	r4, r0, #0
   1a484:	beq	1a4a8 <__cxa_finalize@plt+0x1815c>
   1a488:	bl	132b0 <__cxa_finalize@plt+0x10f64>
   1a48c:	cmp	r0, #0
   1a490:	blt	1a4b0 <__cxa_finalize@plt+0x18164>
   1a494:	ldr	r3, [pc, #364]	; 1a608 <__cxa_finalize@plt+0x182bc>
   1a498:	moveq	r2, #0
   1a49c:	movne	r2, #1
   1a4a0:	add	r3, pc, r3
   1a4a4:	strb	r2, [r3]
   1a4a8:	add	sp, sp, #16
   1a4ac:	pop	{r4, pc}
   1a4b0:	ldr	r3, [pc, #340]	; 1a60c <__cxa_finalize@plt+0x182c0>
   1a4b4:	add	r3, pc, r3
   1a4b8:	ldr	r3, [r3]
   1a4bc:	cmp	r3, #3
   1a4c0:	ble	1a4a8 <__cxa_finalize@plt+0x1815c>
   1a4c4:	ldr	r2, [pc, #324]	; 1a610 <__cxa_finalize@plt+0x182c4>
   1a4c8:	mov	r1, #0
   1a4cc:	ldr	ip, [pc, #320]	; 1a614 <__cxa_finalize@plt+0x182c8>
   1a4d0:	movw	r3, #973	; 0x3cd
   1a4d4:	add	r2, pc, r2
   1a4d8:	str	r2, [sp, #4]
   1a4dc:	ldr	r2, [pc, #308]	; 1a618 <__cxa_finalize@plt+0x182cc>
   1a4e0:	add	ip, pc, ip
   1a4e4:	str	r4, [sp, #8]
   1a4e8:	mov	r0, #4
   1a4ec:	str	ip, [sp]
   1a4f0:	add	r2, pc, r2
   1a4f4:	bl	19ed0 <__cxa_finalize@plt+0x17b84>
   1a4f8:	add	sp, sp, #16
   1a4fc:	pop	{r4, pc}
   1a500:	ldr	r3, [pc, #276]	; 1a61c <__cxa_finalize@plt+0x182d0>
   1a504:	add	r3, pc, r3
   1a508:	ldr	r3, [r3]
   1a50c:	cmp	r3, #3
   1a510:	ble	1a474 <__cxa_finalize@plt+0x18128>
   1a514:	ldr	r2, [pc, #260]	; 1a620 <__cxa_finalize@plt+0x182d4>
   1a518:	mov	r1, #0
   1a51c:	ldr	ip, [pc, #256]	; 1a624 <__cxa_finalize@plt+0x182d8>
   1a520:	movw	r3, #969	; 0x3c9
   1a524:	add	r2, pc, r2
   1a528:	str	r2, [sp, #4]
   1a52c:	ldr	r2, [pc, #244]	; 1a628 <__cxa_finalize@plt+0x182dc>
   1a530:	add	ip, pc, ip
   1a534:	str	r4, [sp, #8]
   1a538:	mov	r0, #4
   1a53c:	str	ip, [sp]
   1a540:	add	r2, pc, r2
   1a544:	bl	19ed0 <__cxa_finalize@plt+0x17b84>
   1a548:	b	1a474 <__cxa_finalize@plt+0x18128>
   1a54c:	ldr	r3, [pc, #216]	; 1a62c <__cxa_finalize@plt+0x182e0>
   1a550:	add	r3, pc, r3
   1a554:	ldr	r3, [r3]
   1a558:	cmp	r3, #3
   1a55c:	ble	1a440 <__cxa_finalize@plt+0x180f4>
   1a560:	ldr	r2, [pc, #200]	; 1a630 <__cxa_finalize@plt+0x182e4>
   1a564:	mov	r1, #0
   1a568:	ldr	ip, [pc, #196]	; 1a634 <__cxa_finalize@plt+0x182e8>
   1a56c:	movw	r3, #965	; 0x3c5
   1a570:	add	r2, pc, r2
   1a574:	str	r2, [sp, #4]
   1a578:	ldr	r2, [pc, #184]	; 1a638 <__cxa_finalize@plt+0x182ec>
   1a57c:	add	ip, pc, ip
   1a580:	str	r4, [sp, #8]
   1a584:	mov	r0, #4
   1a588:	str	ip, [sp]
   1a58c:	add	r2, pc, r2
   1a590:	bl	19ed0 <__cxa_finalize@plt+0x17b84>
   1a594:	b	1a440 <__cxa_finalize@plt+0x180f4>
   1a598:	ldr	r3, [pc, #156]	; 1a63c <__cxa_finalize@plt+0x182f0>
   1a59c:	add	r3, pc, r3
   1a5a0:	ldr	r3, [r3]
   1a5a4:	cmp	r3, #3
   1a5a8:	ble	1a420 <__cxa_finalize@plt+0x180d4>
   1a5ac:	ldr	r2, [pc, #140]	; 1a640 <__cxa_finalize@plt+0x182f4>
   1a5b0:	mov	r1, #0
   1a5b4:	ldr	ip, [pc, #136]	; 1a644 <__cxa_finalize@plt+0x182f8>
   1a5b8:	movw	r3, #961	; 0x3c1
   1a5bc:	add	r2, pc, r2
   1a5c0:	str	r2, [sp, #4]
   1a5c4:	ldr	r2, [pc, #124]	; 1a648 <__cxa_finalize@plt+0x182fc>
   1a5c8:	add	ip, pc, ip
   1a5cc:	str	r4, [sp, #8]
   1a5d0:	mov	r0, #4
   1a5d4:	str	ip, [sp]
   1a5d8:	add	r2, pc, r2
   1a5dc:	bl	19ed0 <__cxa_finalize@plt+0x17b84>
   1a5e0:	b	1a420 <__cxa_finalize@plt+0x180d4>
   1a5e4:	ldr	r0, [pc, #96]	; 1a64c <__cxa_finalize@plt+0x18300>
   1a5e8:	add	r0, pc, r0
   1a5ec:	bl	1598c <__cxa_finalize@plt+0x13640>
   1a5f0:	b	1a400 <__cxa_finalize@plt+0x180b4>
   1a5f4:	andeq	r7, r0, ip, asr lr
   1a5f8:	andeq	r7, r0, r0, asr lr
   1a5fc:	andeq	r7, r0, r4, asr #28
   1a600:	andeq	r9, r1, r0, lsr #24
   1a604:	andeq	r7, r0, ip, asr #28
   1a608:	andeq	r9, r1, r8, ror #23
   1a60c:	andeq	r9, r1, r0, lsl #23
   1a610:	andeq	r7, r0, r8, asr #27
   1a614:	andeq	r7, r0, ip, lsl #29
   1a618:	andeq	r7, r0, r4, lsr #20
   1a61c:	andeq	r9, r1, r0, lsr fp
   1a620:	andeq	r7, r0, r8, ror sp
   1a624:	andeq	r7, r0, ip, lsr lr
   1a628:	ldrdeq	r7, [r0], -r4
   1a62c:	andeq	r9, r1, r4, ror #21
   1a630:	andeq	r7, r0, ip, lsr #24
   1a634:	strdeq	r7, [r0], -r0
   1a638:	andeq	r7, r0, r8, lsl #19
   1a63c:	muleq	r1, r8, sl
   1a640:	andeq	r7, r0, r0, lsr #23
   1a644:	andeq	r7, r0, r4, lsr #27
   1a648:	andeq	r7, r0, ip, lsr r9
   1a64c:			; <UNDEFINED> instruction: 0xfffffacc
   1a650:	ldr	r3, [pc, #4]	; 1a65c <__cxa_finalize@plt+0x18310>
   1a654:	ldr	r0, [pc, r3]
   1a658:	bx	lr
   1a65c:	andeq	r9, r1, r0, ror #19
   1a660:	ldr	r3, [pc, #992]	; 1aa48 <__cxa_finalize@plt+0x186fc>
   1a664:	push	{r4, r5, r6, r7, r8, fp, lr}
   1a668:	add	fp, sp, #24
   1a66c:	ldr	r1, [pc, #984]	; 1aa4c <__cxa_finalize@plt+0x18700>
   1a670:	sub	sp, sp, #36	; 0x24
   1a674:	add	r3, pc, r3
   1a678:	ldr	r2, [pc, #976]	; 1aa50 <__cxa_finalize@plt+0x18704>
   1a67c:	mov	r5, r0
   1a680:	ldr	r4, [r3, r1]
   1a684:	add	r2, pc, r2
   1a688:	ldr	r2, [r2]
   1a68c:	ldr	r3, [r4]
   1a690:	cmp	r2, #0
   1a694:	str	r3, [fp, #-32]	; 0xffffffe0
   1a698:	movgt	r0, #1
   1a69c:	ble	1a6b8 <__cxa_finalize@plt+0x1836c>
   1a6a0:	ldr	r2, [fp, #-32]	; 0xffffffe0
   1a6a4:	ldr	r3, [r4]
   1a6a8:	cmp	r2, r3
   1a6ac:	bne	1aa04 <__cxa_finalize@plt+0x186b8>
   1a6b0:	sub	sp, fp, #24
   1a6b4:	pop	{r4, r5, r6, r7, r8, fp, pc}
   1a6b8:	ldr	r0, [pc, #916]	; 1aa54 <__cxa_finalize@plt+0x18708>
   1a6bc:	add	r0, pc, r0
   1a6c0:	bl	1e00 <getenv@plt>
   1a6c4:	subs	r6, r0, #0
   1a6c8:	beq	1a70c <__cxa_finalize@plt+0x183c0>
   1a6cc:	ldrb	r3, [r6]
   1a6d0:	cmp	r3, #0
   1a6d4:	beq	1a704 <__cxa_finalize@plt+0x183b8>
   1a6d8:	cmp	r3, #99	; 0x63
   1a6dc:	bne	1a720 <__cxa_finalize@plt+0x183d4>
   1a6e0:	ldrb	r3, [r6, #1]
   1a6e4:	cmp	r3, #97	; 0x61
   1a6e8:	bne	1a720 <__cxa_finalize@plt+0x183d4>
   1a6ec:	ldrb	r3, [r6, #2]
   1a6f0:	cmp	r3, #116	; 0x74
   1a6f4:	bne	1a720 <__cxa_finalize@plt+0x183d4>
   1a6f8:	ldrb	r3, [r6, #3]
   1a6fc:	cmp	r3, #0
   1a700:	bne	1a720 <__cxa_finalize@plt+0x183d4>
   1a704:	mov	r0, #0
   1a708:	b	1a6a0 <__cxa_finalize@plt+0x18354>
   1a70c:	ldr	r0, [pc, #836]	; 1aa58 <__cxa_finalize@plt+0x1870c>
   1a710:	add	r0, pc, r0
   1a714:	bl	1e00 <getenv@plt>
   1a718:	subs	r6, r0, #0
   1a71c:	bne	1a6cc <__cxa_finalize@plt+0x18380>
   1a720:	bl	13ed8 <__cxa_finalize@plt+0x11b8c>
   1a724:	cmp	r0, #0
   1a728:	beq	1a704 <__cxa_finalize@plt+0x183b8>
   1a72c:	sub	r7, fp, #48	; 0x30
   1a730:	bl	13e14 <__cxa_finalize@plt+0x11ac8>
   1a734:	mov	r0, r7
   1a738:	bl	22bc <pipe@plt>
   1a73c:	cmp	r0, #0
   1a740:	blt	1a8d0 <__cxa_finalize@plt+0x18584>
   1a744:	bl	2214 <getpid@plt>
   1a748:	mov	r8, r0
   1a74c:	bl	2238 <fork@plt>
   1a750:	ldr	r3, [pc, #772]	; 1aa5c <__cxa_finalize@plt+0x18710>
   1a754:	add	r3, pc, r3
   1a758:	cmp	r0, #0
   1a75c:	str	r0, [r3]
   1a760:	blt	1a914 <__cxa_finalize@plt+0x185c8>
   1a764:	bne	1a8f0 <__cxa_finalize@plt+0x185a4>
   1a768:	mov	r1, r0
   1a76c:	ldr	r0, [fp, #-48]	; 0xffffffd0
   1a770:	bl	21e4 <dup2@plt>
   1a774:	mov	r0, r7
   1a778:	bl	13b28 <__cxa_finalize@plt+0x117dc>
   1a77c:	ldr	r0, [pc, #732]	; 1aa60 <__cxa_finalize@plt+0x18714>
   1a780:	add	r0, pc, r0
   1a784:	bl	1e00 <getenv@plt>
   1a788:	subs	r4, r0, #0
   1a78c:	beq	1aa08 <__cxa_finalize@plt+0x186bc>
   1a790:	cmp	r5, #0
   1a794:	beq	1a7e8 <__cxa_finalize@plt+0x1849c>
   1a798:	ldr	r3, [pc, #708]	; 1aa64 <__cxa_finalize@plt+0x18718>
   1a79c:	mov	r0, r4
   1a7a0:	add	r3, pc, r3
   1a7a4:	str	r3, [fp, #-36]	; 0xffffffdc
   1a7a8:	bl	1fe0 <strlen@plt>
   1a7ac:	mov	r1, r4
   1a7b0:	add	r0, r0, #18
   1a7b4:	bic	r3, r0, #7
   1a7b8:	sub	sp, sp, r3
   1a7bc:	add	r4, sp, #8
   1a7c0:	mov	r0, r4
   1a7c4:	bl	1e6c <stpcpy@plt>
   1a7c8:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1a7cc:	cmp	r1, #0
   1a7d0:	mov	r3, r0
   1a7d4:	beq	1a7e0 <__cxa_finalize@plt+0x18494>
   1a7d8:	bl	1e6c <stpcpy@plt>
   1a7dc:	mov	r3, r0
   1a7e0:	mov	r2, #0
   1a7e4:	strb	r2, [r3]
   1a7e8:	ldr	r0, [pc, #632]	; 1aa68 <__cxa_finalize@plt+0x1871c>
   1a7ec:	mov	r1, r4
   1a7f0:	mov	r2, #1
   1a7f4:	add	r0, pc, r0
   1a7f8:	bl	2310 <setenv@plt>
   1a7fc:	mov	r0, #1
   1a800:	mov	r1, #15
   1a804:	bl	2220 <prctl@plt>
   1a808:	cmp	r0, #0
   1a80c:	blt	1a9fc <__cxa_finalize@plt+0x186b0>
   1a810:	bl	2064 <getppid@plt>
   1a814:	cmp	r0, r8
   1a818:	bne	1a8c8 <__cxa_finalize@plt+0x1857c>
   1a81c:	cmp	r6, #0
   1a820:	beq	1a85c <__cxa_finalize@plt+0x18510>
   1a824:	mov	r1, r6
   1a828:	mov	r2, #0
   1a82c:	mov	r0, r6
   1a830:	bl	1eb4 <execlp@plt>
   1a834:	mov	r2, #0
   1a838:	ldr	r0, [pc, #556]	; 1aa6c <__cxa_finalize@plt+0x18720>
   1a83c:	mov	r3, r6
   1a840:	str	r2, [sp]
   1a844:	ldr	r1, [pc, #548]	; 1aa70 <__cxa_finalize@plt+0x18724>
   1a848:	add	r0, pc, r0
   1a84c:	ldr	r2, [pc, #544]	; 1aa74 <__cxa_finalize@plt+0x18728>
   1a850:	add	r1, pc, r1
   1a854:	add	r2, pc, r2
   1a858:	bl	1f8c <execl@plt>
   1a85c:	ldr	r0, [pc, #532]	; 1aa78 <__cxa_finalize@plt+0x1872c>
   1a860:	mov	r2, #0
   1a864:	mov	r4, r2
   1a868:	mov	r5, #65536	; 0x10000
   1a86c:	add	r0, pc, r0
   1a870:	mov	r1, r0
   1a874:	bl	1eb4 <execlp@plt>
   1a878:	ldr	r0, [pc, #508]	; 1aa7c <__cxa_finalize@plt+0x18730>
   1a87c:	mov	r2, r4
   1a880:	add	r0, pc, r0
   1a884:	mov	r1, r0
   1a888:	bl	1eb4 <execlp@plt>
   1a88c:	ldr	r0, [pc, #492]	; 1aa80 <__cxa_finalize@plt+0x18734>
   1a890:	mov	r2, r4
   1a894:	add	r0, pc, r0
   1a898:	mov	r1, r0
   1a89c:	bl	1eb4 <execlp@plt>
   1a8a0:	mov	r0, #0
   1a8a4:	str	r5, [sp]
   1a8a8:	str	r4, [sp, #4]
   1a8ac:	mov	r1, r0
   1a8b0:	mov	r3, r0
   1a8b4:	mov	r2, #1
   1a8b8:	bl	1de8 <splice@plt>
   1a8bc:	cmp	r0, #0
   1a8c0:	bgt	1a8a0 <__cxa_finalize@plt+0x18554>
   1a8c4:	bne	1a9e8 <__cxa_finalize@plt+0x1869c>
   1a8c8:	mov	r0, #0
   1a8cc:	bl	1ef0 <_exit@plt>
   1a8d0:	bl	2334 <__errno_location@plt>
   1a8d4:	ldr	r5, [r0]
   1a8d8:	bl	1a650 <__cxa_finalize@plt+0x18304>
   1a8dc:	cmp	r0, #2
   1a8e0:	bgt	1a96c <__cxa_finalize@plt+0x18620>
   1a8e4:	eor	r0, r5, r5, asr #31
   1a8e8:	rsb	r0, r0, r5, asr #31
   1a8ec:	b	1a6a0 <__cxa_finalize@plt+0x18354>
   1a8f0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1a8f4:	mov	r1, #1
   1a8f8:	bl	21e4 <dup2@plt>
   1a8fc:	cmp	r0, #0
   1a900:	blt	1a9a0 <__cxa_finalize@plt+0x18654>
   1a904:	mov	r0, r7
   1a908:	bl	13b28 <__cxa_finalize@plt+0x117dc>
   1a90c:	mov	r0, #1
   1a910:	b	1a6a0 <__cxa_finalize@plt+0x18354>
   1a914:	bl	2334 <__errno_location@plt>
   1a918:	ldr	r5, [r0]
   1a91c:	bl	1a650 <__cxa_finalize@plt+0x18304>
   1a920:	rsb	r6, r5, #0
   1a924:	cmp	r0, #2
   1a928:	ble	1a95c <__cxa_finalize@plt+0x18610>
   1a92c:	ldr	lr, [pc, #336]	; 1aa84 <__cxa_finalize@plt+0x18738>
   1a930:	mov	r1, r5
   1a934:	ldr	ip, [pc, #332]	; 1aa88 <__cxa_finalize@plt+0x1873c>
   1a938:	mov	r0, #3
   1a93c:	ldr	r2, [pc, #328]	; 1aa8c <__cxa_finalize@plt+0x18740>
   1a940:	add	lr, pc, lr
   1a944:	add	ip, pc, ip
   1a948:	mov	r3, #78	; 0x4e
   1a94c:	add	r2, pc, r2
   1a950:	str	lr, [sp]
   1a954:	str	ip, [sp, #4]
   1a958:	bl	19ed0 <__cxa_finalize@plt+0x17b84>
   1a95c:	mov	r0, r7
   1a960:	bl	13b28 <__cxa_finalize@plt+0x117dc>
   1a964:	mov	r0, r6
   1a968:	b	1a6a0 <__cxa_finalize@plt+0x18354>
   1a96c:	ldr	lr, [pc, #284]	; 1aa90 <__cxa_finalize@plt+0x18744>
   1a970:	mov	r1, r5
   1a974:	ldr	ip, [pc, #280]	; 1aa94 <__cxa_finalize@plt+0x18748>
   1a978:	mov	r3, #71	; 0x47
   1a97c:	ldr	r2, [pc, #276]	; 1aa98 <__cxa_finalize@plt+0x1874c>
   1a980:	add	lr, pc, lr
   1a984:	add	ip, pc, ip
   1a988:	str	lr, [sp]
   1a98c:	add	r2, pc, r2
   1a990:	str	ip, [sp, #4]
   1a994:	mov	r0, #3
   1a998:	bl	19ed0 <__cxa_finalize@plt+0x17b84>
   1a99c:	b	1a6a0 <__cxa_finalize@plt+0x18354>
   1a9a0:	bl	2334 <__errno_location@plt>
   1a9a4:	ldr	r5, [r0]
   1a9a8:	bl	1a650 <__cxa_finalize@plt+0x18304>
   1a9ac:	cmp	r0, #2
   1a9b0:	ble	1a8e4 <__cxa_finalize@plt+0x18598>
   1a9b4:	ldr	lr, [pc, #224]	; 1aa9c <__cxa_finalize@plt+0x18750>
   1a9b8:	mov	r1, r5
   1a9bc:	ldr	ip, [pc, #220]	; 1aaa0 <__cxa_finalize@plt+0x18754>
   1a9c0:	mov	r3, #128	; 0x80
   1a9c4:	ldr	r2, [pc, #216]	; 1aaa4 <__cxa_finalize@plt+0x18758>
   1a9c8:	add	lr, pc, lr
   1a9cc:	add	ip, pc, ip
   1a9d0:	str	lr, [sp]
   1a9d4:	add	r2, pc, r2
   1a9d8:	str	ip, [sp, #4]
   1a9dc:	mov	r0, #3
   1a9e0:	bl	19ed0 <__cxa_finalize@plt+0x17b84>
   1a9e4:	b	1a6a0 <__cxa_finalize@plt+0x18354>
   1a9e8:	bl	2334 <__errno_location@plt>
   1a9ec:	ldr	r4, [r0]
   1a9f0:	bl	1a650 <__cxa_finalize@plt+0x18304>
   1a9f4:	cmp	r0, #2
   1a9f8:	bgt	1aa14 <__cxa_finalize@plt+0x186c8>
   1a9fc:	mov	r0, #1
   1aa00:	bl	1ef0 <_exit@plt>
   1aa04:	bl	2154 <__stack_chk_fail@plt>
   1aa08:	ldr	r4, [pc, #152]	; 1aaa8 <__cxa_finalize@plt+0x1875c>
   1aa0c:	add	r4, pc, r4
   1aa10:	b	1a790 <__cxa_finalize@plt+0x18444>
   1aa14:	ldr	lr, [pc, #144]	; 1aaac <__cxa_finalize@plt+0x18760>
   1aa18:	mov	r1, r4
   1aa1c:	ldr	ip, [pc, #140]	; 1aab0 <__cxa_finalize@plt+0x18764>
   1aa20:	mov	r3, #43	; 0x2b
   1aa24:	ldr	r2, [pc, #136]	; 1aab4 <__cxa_finalize@plt+0x18768>
   1aa28:	add	lr, pc, lr
   1aa2c:	add	ip, pc, ip
   1aa30:	str	lr, [sp]
   1aa34:	add	r2, pc, r2
   1aa38:	str	ip, [sp, #4]
   1aa3c:	mov	r0, #3
   1aa40:	bl	19ed0 <__cxa_finalize@plt+0x17b84>
   1aa44:	b	1a9fc <__cxa_finalize@plt+0x186b0>
   1aa48:	andeq	r9, r1, r0, lsl r7
   1aa4c:	andeq	r0, r0, ip, asr #4
   1aa50:	andeq	sl, r1, ip, lsl #4
   1aa54:	strdeq	r7, [r0], -ip
   1aa58:			; <UNDEFINED> instruction: 0x00007db0
   1aa5c:	andeq	sl, r1, ip, lsr r1
   1aa60:	muleq	r0, r8, sp
   1aa64:	andeq	r7, r0, r8, lsl #27
   1aa68:	andeq	r7, r0, ip, lsr #26
   1aa6c:	muleq	r0, r8, r7
   1aa70:	ldrdeq	r7, [r0], -ip
   1aa74:	ldrdeq	r7, [r0], -ip
   1aa78:	andeq	r7, r0, r8, asr #25
   1aa7c:			; <UNDEFINED> instruction: 0x00007cbc
   1aa80:			; <UNDEFINED> instruction: 0x00007cb0
   1aa84:	andeq	r7, r0, r4, ror #22
   1aa88:			; <UNDEFINED> instruction: 0x00007bb8
   1aa8c:	andeq	r7, r0, ip, ror fp
   1aa90:	andeq	r7, r0, r4, lsr #22
   1aa94:	andeq	r7, r0, r8, asr fp
   1aa98:	andeq	r7, r0, ip, lsr fp
   1aa9c:	ldrdeq	r7, [r0], -ip
   1aaa0:	muleq	r0, ip, fp
   1aaa4:	strdeq	r7, [r0], -r4
   1aaa8:	andeq	r7, r0, r4, lsr #21
   1aaac:	andeq	r7, r0, ip, ror #20
   1aab0:	andeq	r7, r0, r0, lsr #22
   1aab4:	muleq	r0, r4, sl
   1aab8:	push	{r3, r4, r5, lr}
   1aabc:	ldr	r4, [pc, #76]	; 1ab10 <__cxa_finalize@plt+0x187c4>
   1aac0:	ldr	r3, [pc, #76]	; 1ab14 <__cxa_finalize@plt+0x187c8>
   1aac4:	add	r4, pc, r4
   1aac8:	add	r3, pc, r3
   1aacc:	ldr	r2, [r4]
   1aad0:	cmp	r2, #0
   1aad4:	pople	{r3, r4, r5, pc}
   1aad8:	ldr	r2, [pc, #56]	; 1ab18 <__cxa_finalize@plt+0x187cc>
   1aadc:	ldr	r3, [r3, r2]
   1aae0:	ldr	r0, [r3]
   1aae4:	bl	1df4 <fclose@plt>
   1aae8:	ldr	r5, [r4]
   1aaec:	mov	r1, #18
   1aaf0:	mov	r0, r5
   1aaf4:	bl	2298 <kill@plt>
   1aaf8:	mov	r0, r5
   1aafc:	mov	r1, #0
   1ab00:	bl	13f1c <__cxa_finalize@plt+0x11bd0>
   1ab04:	mov	r3, #0
   1ab08:	str	r3, [r4]
   1ab0c:	pop	{r3, r4, r5, pc}
   1ab10:	andeq	r9, r1, ip, asr #27
   1ab14:			; <UNDEFINED> instruction: 0x000192bc
   1ab18:	andeq	r0, r0, ip, asr r2
   1ab1c:	ldr	r3, [pc, #512]	; 1ad24 <__cxa_finalize@plt+0x189d8>
   1ab20:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1ab24:	add	r3, pc, r3
   1ab28:	subs	r6, r0, #0
   1ab2c:	ldr	r0, [pc, #500]	; 1ad28 <__cxa_finalize@plt+0x189dc>
   1ab30:	mov	r8, r2
   1ab34:	mov	r2, r3
   1ab38:	sub	sp, sp, #36	; 0x24
   1ab3c:	mov	r3, #0
   1ab40:	ldr	r0, [r2, r0]
   1ab44:	mov	r9, r1
   1ab48:	str	r3, [sp, #20]
   1ab4c:	str	r3, [sp, #24]
   1ab50:	ldr	r3, [r0]
   1ab54:	str	r0, [sp, #12]
   1ab58:	str	r3, [sp, #28]
   1ab5c:	beq	1acf0 <__cxa_finalize@plt+0x189a4>
   1ab60:	cmp	r8, #0
   1ab64:	beq	1ab8c <__cxa_finalize@plt+0x18840>
   1ab68:	mov	r2, #1
   1ab6c:	add	r0, sp, #20
   1ab70:	mov	r3, r2
   1ab74:	add	r1, sp, #24
   1ab78:	bl	14fac <__cxa_finalize@plt+0x12c60>
   1ab7c:	cmp	r0, #0
   1ab80:	ldreq	r0, [sp, #20]
   1ab84:	mvneq	r7, #11
   1ab88:	beq	1ac54 <__cxa_finalize@plt+0x18908>
   1ab8c:	mov	r0, r6
   1ab90:	bl	1fc8 <flockfile@plt>
   1ab94:	cmp	r9, #0
   1ab98:	beq	1ac78 <__cxa_finalize@plt+0x1892c>
   1ab9c:	add	r2, sp, #20
   1aba0:	add	r3, sp, #24
   1aba4:	str	r2, [sp, #4]
   1aba8:	mov	r5, #0
   1abac:	str	r3, [sp, #8]
   1abb0:	bl	2334 <__errno_location@plt>
   1abb4:	mov	fp, r5
   1abb8:	mov	sl, r0
   1abbc:	b	1ac00 <__cxa_finalize@plt+0x188b4>
   1abc0:	cmp	r4, #0
   1abc4:	beq	1ac2c <__cxa_finalize@plt+0x188e0>
   1abc8:	cmp	r8, #0
   1abcc:	beq	1abf4 <__cxa_finalize@plt+0x188a8>
   1abd0:	add	r0, sp, #20
   1abd4:	add	r1, sp, #24
   1abd8:	add	r2, r5, #2
   1abdc:	mov	r3, #1
   1abe0:	bl	14fac <__cxa_finalize@plt+0x12c60>
   1abe4:	cmp	r0, #0
   1abe8:	beq	1ac8c <__cxa_finalize@plt+0x18940>
   1abec:	ldr	r3, [sp, #20]
   1abf0:	strb	r4, [r3, r5]
   1abf4:	cmp	r7, r9
   1abf8:	beq	1ac78 <__cxa_finalize@plt+0x1892c>
   1abfc:	mov	r5, r7
   1ac00:	str	fp, [sl]
   1ac04:	ldr	r3, [r6, #4]
   1ac08:	ldr	r2, [r6, #8]
   1ac0c:	cmp	r3, r2
   1ac10:	bcs	1ac94 <__cxa_finalize@plt+0x18948>
   1ac14:	add	r2, r3, #1
   1ac18:	str	r2, [r6, #4]
   1ac1c:	ldrb	r4, [r3]
   1ac20:	cmp	r4, #10
   1ac24:	add	r7, r5, #1
   1ac28:	bne	1abc0 <__cxa_finalize@plt+0x18874>
   1ac2c:	mov	r0, r6
   1ac30:	bl	1efc <funlockfile@plt>
   1ac34:	cmp	r8, #0
   1ac38:	beq	1ac84 <__cxa_finalize@plt+0x18938>
   1ac3c:	ldr	r2, [sp, #20]
   1ac40:	mov	r3, #0
   1ac44:	mov	r0, r3
   1ac48:	strb	r3, [r2, r5]
   1ac4c:	ldr	r3, [sp, #20]
   1ac50:	str	r3, [r8]
   1ac54:	bl	1f20 <free@plt>
   1ac58:	ldr	r1, [sp, #12]
   1ac5c:	ldr	r2, [sp, #28]
   1ac60:	mov	r0, r7
   1ac64:	ldr	r3, [r1]
   1ac68:	cmp	r2, r3
   1ac6c:	bne	1ad20 <__cxa_finalize@plt+0x189d4>
   1ac70:	add	sp, sp, #36	; 0x24
   1ac74:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1ac78:	mvn	r7, #104	; 0x68
   1ac7c:	mov	r0, r6
   1ac80:	bl	1efc <funlockfile@plt>
   1ac84:	ldr	r0, [sp, #20]
   1ac88:	b	1ac54 <__cxa_finalize@plt+0x18908>
   1ac8c:	mvn	r7, #11
   1ac90:	b	1ac7c <__cxa_finalize@plt+0x18930>
   1ac94:	mov	r0, r6
   1ac98:	bl	1e60 <__uflow@plt>
   1ac9c:	cmn	r0, #1
   1aca0:	bne	1acd4 <__cxa_finalize@plt+0x18988>
   1aca4:	ldr	r3, [r6]
   1aca8:	tst	r3, #32
   1acac:	beq	1accc <__cxa_finalize@plt+0x18980>
   1acb0:	cmp	r5, #0
   1acb4:	bne	1accc <__cxa_finalize@plt+0x18980>
   1acb8:	ldr	r7, [sl]
   1acbc:	cmp	r7, #0
   1acc0:	rsbgt	r7, r7, #0
   1acc4:	mvnle	r7, #4
   1acc8:	b	1ac7c <__cxa_finalize@plt+0x18930>
   1accc:	mov	r7, r5
   1acd0:	b	1ac2c <__cxa_finalize@plt+0x188e0>
   1acd4:	mov	r4, r0
   1acd8:	b	1ac20 <__cxa_finalize@plt+0x188d4>
   1acdc:	mov	r4, r0
   1ace0:	ldr	r0, [sp, #20]
   1ace4:	bl	1f20 <free@plt>
   1ace8:	mov	r0, r4
   1acec:	bl	22d4 <_Unwind_Resume@plt>
   1acf0:	ldr	r0, [pc, #52]	; 1ad2c <__cxa_finalize@plt+0x189e0>
   1acf4:	movw	r2, #815	; 0x32f
   1acf8:	ldr	r1, [pc, #48]	; 1ad30 <__cxa_finalize@plt+0x189e4>
   1acfc:	ldr	r3, [pc, #48]	; 1ad34 <__cxa_finalize@plt+0x189e8>
   1ad00:	add	r0, pc, r0
   1ad04:	add	r1, pc, r1
   1ad08:	add	r3, pc, r3
   1ad0c:	bl	19c9c <__cxa_finalize@plt+0x17950>
   1ad10:	mov	r4, r0
   1ad14:	mov	r0, r6
   1ad18:	bl	1efc <funlockfile@plt>
   1ad1c:	b	1ace0 <__cxa_finalize@plt+0x18994>
   1ad20:	bl	2154 <__stack_chk_fail@plt>
   1ad24:	andeq	r9, r1, r0, ror #4
   1ad28:	andeq	r0, r0, ip, asr #4
   1ad2c:	andeq	r5, r0, ip, lsr #15
   1ad30:	strdeq	r7, [r0], -r0
   1ad34:	andeq	r7, r0, r4, asr #19
   1ad38:	cmp	r0, #0
   1ad3c:	push	{r3, r4, r5, lr}
   1ad40:	mov	r4, r1
   1ad44:	beq	1adb8 <__cxa_finalize@plt+0x18a6c>
   1ad48:	cmp	r1, #0
   1ad4c:	beq	1ad98 <__cxa_finalize@plt+0x18a4c>
   1ad50:	ldr	r1, [pc, #148]	; 1adec <__cxa_finalize@plt+0x18aa0>
   1ad54:	add	r1, pc, r1
   1ad58:	bl	2040 <fopen64@plt>
   1ad5c:	subs	r5, r0, #0
   1ad60:	beq	1ad84 <__cxa_finalize@plt+0x18a38>
   1ad64:	mov	r2, r4
   1ad68:	mov	r1, #1048576	; 0x100000
   1ad6c:	bl	1ab1c <__cxa_finalize@plt+0x187d0>
   1ad70:	and	r4, r0, r0, asr #31
   1ad74:	mov	r0, r5
   1ad78:	bl	1df4 <fclose@plt>
   1ad7c:	mov	r0, r4
   1ad80:	pop	{r3, r4, r5, pc}
   1ad84:	bl	2334 <__errno_location@plt>
   1ad88:	ldr	r4, [r0]
   1ad8c:	rsb	r4, r4, #0
   1ad90:	mov	r0, r4
   1ad94:	pop	{r3, r4, r5, pc}
   1ad98:	ldr	r0, [pc, #80]	; 1adf0 <__cxa_finalize@plt+0x18aa4>
   1ad9c:	mov	r2, #115	; 0x73
   1ada0:	ldr	r1, [pc, #76]	; 1adf4 <__cxa_finalize@plt+0x18aa8>
   1ada4:	ldr	r3, [pc, #76]	; 1adf8 <__cxa_finalize@plt+0x18aac>
   1ada8:	add	r0, pc, r0
   1adac:	add	r1, pc, r1
   1adb0:	add	r3, pc, r3
   1adb4:	bl	19c9c <__cxa_finalize@plt+0x17950>
   1adb8:	ldr	r0, [pc, #60]	; 1adfc <__cxa_finalize@plt+0x18ab0>
   1adbc:	mov	r2, #114	; 0x72
   1adc0:	ldr	r1, [pc, #56]	; 1ae00 <__cxa_finalize@plt+0x18ab4>
   1adc4:	ldr	r3, [pc, #56]	; 1ae04 <__cxa_finalize@plt+0x18ab8>
   1adc8:	add	r0, pc, r0
   1adcc:	add	r1, pc, r1
   1add0:	add	r3, pc, r3
   1add4:	bl	19c9c <__cxa_finalize@plt+0x17950>
   1add8:	mov	r4, r0
   1addc:	mov	r0, r5
   1ade0:	bl	1df4 <fclose@plt>
   1ade4:	mov	r0, r4
   1ade8:	bl	22d4 <_Unwind_Resume@plt>
   1adec:	andeq	r4, r0, r8, lsr #27
   1adf0:	andeq	r4, r0, ip, asr #26
   1adf4:	andeq	r7, r0, r8, asr #16
   1adf8:	andeq	r7, r0, r0, lsr r8
   1adfc:	andeq	r5, r0, r4, lsl #1
   1ae00:	andeq	r7, r0, r8, lsr #16
   1ae04:	andeq	r7, r0, r0, lsl r8
   1ae08:	cmp	r0, #7
   1ae0c:	push	{r4, r5, lr}
   1ae10:	sub	sp, sp, #20
   1ae14:	bne	1af34 <__cxa_finalize@plt+0x18be8>
   1ae18:	cmp	r1, #0
   1ae1c:	beq	1af14 <__cxa_finalize@plt+0x18bc8>
   1ae20:	ldr	r3, [r1, #8]
   1ae24:	cmp	r3, #2
   1ae28:	beq	1ae58 <__cxa_finalize@plt+0x18b0c>
   1ae2c:	ldr	r1, [pc, #464]	; 1b004 <__cxa_finalize@plt+0x18cb8>
   1ae30:	mov	r0, #7
   1ae34:	mov	r2, #0
   1ae38:	add	r1, pc, r1
   1ae3c:	bl	2160 <sigaction@plt>
   1ae40:	cmp	r0, #0
   1ae44:	bne	1af54 <__cxa_finalize@plt+0x18c08>
   1ae48:	mov	r0, #7
   1ae4c:	add	sp, sp, #20
   1ae50:	pop	{r4, r5, lr}
   1ae54:	b	2094 <raise@plt>
   1ae58:	ldr	r5, [r1, #12]
   1ae5c:	cmp	r5, #0
   1ae60:	beq	1ae2c <__cxa_finalize@plt+0x18ae0>
   1ae64:	bl	13074 <__cxa_finalize@plt+0x10d28>
   1ae68:	mov	r4, r0
   1ae6c:	mov	r0, r5
   1ae70:	mov	r1, r4
   1ae74:	bl	1b228 <__cxa_finalize@plt+0x18edc>
   1ae78:	ldr	r3, [pc, #392]	; 1b008 <__cxa_finalize@plt+0x18cbc>
   1ae7c:	add	r3, pc, r3
   1ae80:	add	r2, r3, #256	; 0x100
   1ae84:	mul	r4, r4, r0
   1ae88:	cmp	r4, #0
   1ae8c:	beq	1af74 <__cxa_finalize@plt+0x18c28>
   1ae90:	dmb	sy
   1ae94:	ldrex	r1, [r3]
   1ae98:	cmp	r1, #0
   1ae9c:	bne	1aeac <__cxa_finalize@plt+0x18b60>
   1aea0:	strex	r0, r4, [r3]
   1aea4:	cmp	r0, #0
   1aea8:	bne	1ae94 <__cxa_finalize@plt+0x18b48>
   1aeac:	dmb	sy
   1aeb0:	bne	1af94 <__cxa_finalize@plt+0x18c48>
   1aeb4:	ldr	r3, [pc, #336]	; 1b00c <__cxa_finalize@plt+0x18cc0>
   1aeb8:	dmb	sy
   1aebc:	add	r3, pc, r3
   1aec0:	ldrex	r1, [r3]
   1aec4:	add	r1, r1, #1
   1aec8:	strex	r2, r1, [r3]
   1aecc:	cmp	r2, #0
   1aed0:	bne	1aec0 <__cxa_finalize@plt+0x18b74>
   1aed4:	dmb	sy
   1aed8:	bl	13074 <__cxa_finalize@plt+0x10d28>
   1aedc:	mov	r2, #0
   1aee0:	mov	r3, #0
   1aee4:	strd	r2, [sp, #8]
   1aee8:	mov	r2, #3
   1aeec:	mov	r3, #50	; 0x32
   1aef0:	mov	r1, r0
   1aef4:	mvn	r0, #0
   1aef8:	str	r0, [sp]
   1aefc:	mov	r0, r4
   1af00:	bl	2148 <mmap64@plt>
   1af04:	cmp	r4, r0
   1af08:	bne	1afe4 <__cxa_finalize@plt+0x18c98>
   1af0c:	add	sp, sp, #20
   1af10:	pop	{r4, r5, pc}
   1af14:	ldr	r0, [pc, #244]	; 1b010 <__cxa_finalize@plt+0x18cc4>
   1af18:	mov	r2, #106	; 0x6a
   1af1c:	ldr	r1, [pc, #240]	; 1b014 <__cxa_finalize@plt+0x18cc8>
   1af20:	ldr	r3, [pc, #240]	; 1b018 <__cxa_finalize@plt+0x18ccc>
   1af24:	add	r0, pc, r0
   1af28:	add	r1, pc, r1
   1af2c:	add	r3, pc, r3
   1af30:	bl	19c9c <__cxa_finalize@plt+0x17950>
   1af34:	ldr	r0, [pc, #224]	; 1b01c <__cxa_finalize@plt+0x18cd0>
   1af38:	mov	r2, #105	; 0x69
   1af3c:	ldr	r1, [pc, #220]	; 1b020 <__cxa_finalize@plt+0x18cd4>
   1af40:	ldr	r3, [pc, #220]	; 1b024 <__cxa_finalize@plt+0x18cd8>
   1af44:	add	r0, pc, r0
   1af48:	add	r1, pc, r1
   1af4c:	add	r3, pc, r3
   1af50:	bl	19c9c <__cxa_finalize@plt+0x17950>
   1af54:	ldr	r0, [pc, #204]	; 1b028 <__cxa_finalize@plt+0x18cdc>
   1af58:	mov	r2, #109	; 0x6d
   1af5c:	ldr	r1, [pc, #200]	; 1b02c <__cxa_finalize@plt+0x18ce0>
   1af60:	ldr	r3, [pc, #200]	; 1b030 <__cxa_finalize@plt+0x18ce4>
   1af64:	add	r0, pc, r0
   1af68:	add	r1, pc, r1
   1af6c:	add	r3, pc, r3
   1af70:	bl	19c9c <__cxa_finalize@plt+0x17950>
   1af74:	ldr	r0, [pc, #184]	; 1b034 <__cxa_finalize@plt+0x18ce8>
   1af78:	mov	r2, #45	; 0x2d
   1af7c:	ldr	r1, [pc, #180]	; 1b038 <__cxa_finalize@plt+0x18cec>
   1af80:	ldr	r3, [pc, #180]	; 1b03c <__cxa_finalize@plt+0x18cf0>
   1af84:	add	r0, pc, r0
   1af88:	add	r1, pc, r1
   1af8c:	add	r3, pc, r3
   1af90:	bl	19c9c <__cxa_finalize@plt+0x17950>
   1af94:	add	r3, r3, #4
   1af98:	cmp	r3, r2
   1af9c:	bne	1ae90 <__cxa_finalize@plt+0x18b44>
   1afa0:	ldr	r3, [pc, #152]	; 1b040 <__cxa_finalize@plt+0x18cf4>
   1afa4:	add	r3, pc, r3
   1afa8:	dmb	sy
   1afac:	ldr	r2, [r3]
   1afb0:	cmp	r2, #64	; 0x40
   1afb4:	bhi	1aed8 <__cxa_finalize@plt+0x18b8c>
   1afb8:	add	r1, r2, #64	; 0x40
   1afbc:	dmb	sy
   1afc0:	ldrex	r0, [r3]
   1afc4:	cmp	r0, r2
   1afc8:	bne	1afd8 <__cxa_finalize@plt+0x18c8c>
   1afcc:	strex	ip, r1, [r3]
   1afd0:	cmp	ip, #0
   1afd4:	bne	1afc0 <__cxa_finalize@plt+0x18c74>
   1afd8:	dmb	sy
   1afdc:	beq	1aed8 <__cxa_finalize@plt+0x18b8c>
   1afe0:	b	1afa8 <__cxa_finalize@plt+0x18c5c>
   1afe4:	ldr	r0, [pc, #88]	; 1b044 <__cxa_finalize@plt+0x18cf8>
   1afe8:	mov	r2, #124	; 0x7c
   1afec:	ldr	r1, [pc, #84]	; 1b048 <__cxa_finalize@plt+0x18cfc>
   1aff0:	ldr	r3, [pc, #84]	; 1b04c <__cxa_finalize@plt+0x18d00>
   1aff4:	add	r0, pc, r0
   1aff8:	add	r1, pc, r1
   1affc:	add	r3, pc, r3
   1b000:	bl	19c9c <__cxa_finalize@plt+0x17950>
   1b004:	andeq	r9, r1, r4, ror #22
   1b008:	andeq	r9, r1, r8, lsl sl
   1b00c:	ldrdeq	r9, [r1], -ip
   1b010:	strdeq	r7, [r0], -ip
   1b014:	andeq	r7, r0, r4, ror #15
   1b018:			; <UNDEFINED> instruction: 0x000077bc
   1b01c:	andeq	r7, r0, r0, asr #15
   1b020:	andeq	r7, r0, r4, asr #15
   1b024:	muleq	r0, ip, r7
   1b028:	andeq	r7, r0, r0, asr #15
   1b02c:	andeq	r7, r0, r4, lsr #15
   1b030:	andeq	r7, r0, ip, ror r7
   1b034:	ldrdeq	r7, [r0], -r0
   1b038:	andeq	r7, r0, r4, lsl #15
   1b03c:	andeq	r7, r0, ip, ror #14
   1b040:	strdeq	r9, [r1], -r4
   1b044:	andeq	r7, r0, r8, ror #14
   1b048:	andeq	r7, r0, r4, lsl r7
   1b04c:	andeq	r7, r0, ip, ror #13
   1b050:	subs	r2, r0, #0
   1b054:	push	{r3, r4, r5, r6, r7, lr}
   1b058:	beq	1b0f0 <__cxa_finalize@plt+0x18da4>
   1b05c:	ldr	r3, [pc, #196]	; 1b128 <__cxa_finalize@plt+0x18ddc>
   1b060:	mov	ip, #0
   1b064:	ldr	r1, [pc, #192]	; 1b12c <__cxa_finalize@plt+0x18de0>
   1b068:	add	r3, pc, r3
   1b06c:	add	r1, pc, r1
   1b070:	dmb	sy
   1b074:	ldr	r0, [r3]
   1b078:	cmp	r0, #0
   1b07c:	popeq	{r3, r4, r5, r6, r7, pc}
   1b080:	cmp	r0, #63	; 0x3f
   1b084:	bhi	1b120 <__cxa_finalize@plt+0x18dd4>
   1b088:	mov	r0, #0
   1b08c:	ldr	r4, [r1, r0, lsl #2]
   1b090:	cmp	r4, #0
   1b094:	beq	1b110 <__cxa_finalize@plt+0x18dc4>
   1b098:	add	r5, r1, r0, lsl #2
   1b09c:	dmb	sy
   1b0a0:	ldrex	r6, [r5]
   1b0a4:	cmp	r6, r4
   1b0a8:	bne	1b0b8 <__cxa_finalize@plt+0x18d6c>
   1b0ac:	strex	r7, ip, [r5]
   1b0b0:	cmp	r7, #0
   1b0b4:	bne	1b0a0 <__cxa_finalize@plt+0x18d54>
   1b0b8:	dmb	sy
   1b0bc:	bne	1b110 <__cxa_finalize@plt+0x18dc4>
   1b0c0:	ldr	r3, [pc, #104]	; 1b130 <__cxa_finalize@plt+0x18de4>
   1b0c4:	dmb	sy
   1b0c8:	add	r3, pc, r3
   1b0cc:	ldrex	r0, [r3]
   1b0d0:	sub	r0, r0, #1
   1b0d4:	strex	r1, r0, [r3]
   1b0d8:	cmp	r1, #0
   1b0dc:	bne	1b0cc <__cxa_finalize@plt+0x18d80>
   1b0e0:	dmb	sy
   1b0e4:	mov	r0, #1
   1b0e8:	str	r4, [r2]
   1b0ec:	pop	{r3, r4, r5, r6, r7, pc}
   1b0f0:	ldr	r0, [pc, #60]	; 1b134 <__cxa_finalize@plt+0x18de8>
   1b0f4:	mov	r2, #71	; 0x47
   1b0f8:	ldr	r1, [pc, #56]	; 1b138 <__cxa_finalize@plt+0x18dec>
   1b0fc:	ldr	r3, [pc, #56]	; 1b13c <__cxa_finalize@plt+0x18df0>
   1b100:	add	r0, pc, r0
   1b104:	add	r1, pc, r1
   1b108:	add	r3, pc, r3
   1b10c:	bl	19c9c <__cxa_finalize@plt+0x17950>
   1b110:	add	r0, r0, #1
   1b114:	cmp	r0, #64	; 0x40
   1b118:	bne	1b08c <__cxa_finalize@plt+0x18d40>
   1b11c:	b	1b070 <__cxa_finalize@plt+0x18d24>
   1b120:	mvn	r0, #74	; 0x4a
   1b124:	pop	{r3, r4, r5, r6, r7, pc}
   1b128:	andeq	r9, r1, r0, lsr r9
   1b12c:	andeq	r9, r1, r8, lsr #16
   1b130:	ldrdeq	r9, [r1], -r0
   1b134:	andeq	r2, r0, ip, ror #2
   1b138:	andeq	r7, r0, r8, lsl #12
   1b13c:	andeq	r7, r0, r8, ror #13
   1b140:	ldr	r3, [pc, #176]	; 1b1f8 <__cxa_finalize@plt+0x18eac>
   1b144:	mov	r1, #0
   1b148:	ldr	ip, [pc, #172]	; 1b1fc <__cxa_finalize@plt+0x18eb0>
   1b14c:	mov	r2, #140	; 0x8c
   1b150:	add	r3, pc, r3
   1b154:	push	{r4, r5, lr}
   1b158:	sub	sp, sp, #148	; 0x94
   1b15c:	ldr	r4, [r3, ip]
   1b160:	mov	r0, sp
   1b164:	ldr	r3, [r4]
   1b168:	str	r3, [sp, #140]	; 0x8c
   1b16c:	bl	1e78 <memset@plt>
   1b170:	ldr	r2, [pc, #136]	; 1b200 <__cxa_finalize@plt+0x18eb4>
   1b174:	mov	r3, #4
   1b178:	str	r3, [sp, #132]	; 0x84
   1b17c:	add	r2, pc, r2
   1b180:	ldr	r1, [pc, #124]	; 1b204 <__cxa_finalize@plt+0x18eb8>
   1b184:	ldr	r3, [r2]
   1b188:	add	r1, pc, r1
   1b18c:	str	r1, [sp]
   1b190:	add	r3, r3, #1
   1b194:	str	r3, [r2]
   1b198:	cmp	r3, #1
   1b19c:	beq	1b1b8 <__cxa_finalize@plt+0x18e6c>
   1b1a0:	ldr	r2, [sp, #140]	; 0x8c
   1b1a4:	ldr	r3, [r4]
   1b1a8:	cmp	r2, r3
   1b1ac:	bne	1b1f4 <__cxa_finalize@plt+0x18ea8>
   1b1b0:	add	sp, sp, #148	; 0x94
   1b1b4:	pop	{r4, r5, pc}
   1b1b8:	ldr	r2, [pc, #72]	; 1b208 <__cxa_finalize@plt+0x18ebc>
   1b1bc:	mov	r1, sp
   1b1c0:	mov	r0, #7
   1b1c4:	add	r2, pc, r2
   1b1c8:	bl	2160 <sigaction@plt>
   1b1cc:	cmp	r0, #0
   1b1d0:	beq	1b1a0 <__cxa_finalize@plt+0x18e54>
   1b1d4:	ldr	r0, [pc, #48]	; 1b20c <__cxa_finalize@plt+0x18ec0>
   1b1d8:	mov	r2, #136	; 0x88
   1b1dc:	ldr	r1, [pc, #44]	; 1b210 <__cxa_finalize@plt+0x18ec4>
   1b1e0:	ldr	r3, [pc, #44]	; 1b214 <__cxa_finalize@plt+0x18ec8>
   1b1e4:	add	r0, pc, r0
   1b1e8:	add	r1, pc, r1
   1b1ec:	add	r3, pc, r3
   1b1f0:	bl	19c9c <__cxa_finalize@plt+0x17950>
   1b1f4:	bl	2154 <__stack_chk_fail@plt>
   1b1f8:	andeq	r8, r1, r4, lsr ip
   1b1fc:	andeq	r0, r0, ip, asr #4
   1b200:	andeq	r9, r1, r8, lsl r8
   1b204:			; <UNDEFINED> instruction: 0xfffffc78
   1b208:	ldrdeq	r9, [r1], -r8
   1b20c:	andeq	r7, r0, r0, ror #11
   1b210:	andeq	r7, r0, r4, lsr #10
   1b214:	andeq	r7, r0, ip, ror #9
   1b218:	ldr	r3, [r0, #4]
   1b21c:	str	r3, [r1]
   1b220:	str	r1, [r0, #4]
   1b224:	bx	lr
   1b228:	subs	r2, r1, #1
   1b22c:	bxeq	lr
   1b230:	bcc	1b408 <__cxa_finalize@plt+0x190bc>
   1b234:	cmp	r0, r1
   1b238:	bls	1b3ec <__cxa_finalize@plt+0x190a0>
   1b23c:	tst	r1, r2
   1b240:	beq	1b3f8 <__cxa_finalize@plt+0x190ac>
   1b244:	clz	r3, r0
   1b248:	clz	r2, r1
   1b24c:	sub	r3, r2, r3
   1b250:	rsbs	r3, r3, #31
   1b254:	addne	r3, r3, r3, lsl #1
   1b258:	mov	r2, #0
   1b25c:	addne	pc, pc, r3, lsl #2
   1b260:	nop	{0}
   1b264:	cmp	r0, r1, lsl #31
   1b268:	adc	r2, r2, r2
   1b26c:	subcs	r0, r0, r1, lsl #31
   1b270:	cmp	r0, r1, lsl #30
   1b274:	adc	r2, r2, r2
   1b278:	subcs	r0, r0, r1, lsl #30
   1b27c:	cmp	r0, r1, lsl #29
   1b280:	adc	r2, r2, r2
   1b284:	subcs	r0, r0, r1, lsl #29
   1b288:	cmp	r0, r1, lsl #28
   1b28c:	adc	r2, r2, r2
   1b290:	subcs	r0, r0, r1, lsl #28
   1b294:	cmp	r0, r1, lsl #27
   1b298:	adc	r2, r2, r2
   1b29c:	subcs	r0, r0, r1, lsl #27
   1b2a0:	cmp	r0, r1, lsl #26
   1b2a4:	adc	r2, r2, r2
   1b2a8:	subcs	r0, r0, r1, lsl #26
   1b2ac:	cmp	r0, r1, lsl #25
   1b2b0:	adc	r2, r2, r2
   1b2b4:	subcs	r0, r0, r1, lsl #25
   1b2b8:	cmp	r0, r1, lsl #24
   1b2bc:	adc	r2, r2, r2
   1b2c0:	subcs	r0, r0, r1, lsl #24
   1b2c4:	cmp	r0, r1, lsl #23
   1b2c8:	adc	r2, r2, r2
   1b2cc:	subcs	r0, r0, r1, lsl #23
   1b2d0:	cmp	r0, r1, lsl #22
   1b2d4:	adc	r2, r2, r2
   1b2d8:	subcs	r0, r0, r1, lsl #22
   1b2dc:	cmp	r0, r1, lsl #21
   1b2e0:	adc	r2, r2, r2
   1b2e4:	subcs	r0, r0, r1, lsl #21
   1b2e8:	cmp	r0, r1, lsl #20
   1b2ec:	adc	r2, r2, r2
   1b2f0:	subcs	r0, r0, r1, lsl #20
   1b2f4:	cmp	r0, r1, lsl #19
   1b2f8:	adc	r2, r2, r2
   1b2fc:	subcs	r0, r0, r1, lsl #19
   1b300:	cmp	r0, r1, lsl #18
   1b304:	adc	r2, r2, r2
   1b308:	subcs	r0, r0, r1, lsl #18
   1b30c:	cmp	r0, r1, lsl #17
   1b310:	adc	r2, r2, r2
   1b314:	subcs	r0, r0, r1, lsl #17
   1b318:	cmp	r0, r1, lsl #16
   1b31c:	adc	r2, r2, r2
   1b320:	subcs	r0, r0, r1, lsl #16
   1b324:	cmp	r0, r1, lsl #15
   1b328:	adc	r2, r2, r2
   1b32c:	subcs	r0, r0, r1, lsl #15
   1b330:	cmp	r0, r1, lsl #14
   1b334:	adc	r2, r2, r2
   1b338:	subcs	r0, r0, r1, lsl #14
   1b33c:	cmp	r0, r1, lsl #13
   1b340:	adc	r2, r2, r2
   1b344:	subcs	r0, r0, r1, lsl #13
   1b348:	cmp	r0, r1, lsl #12
   1b34c:	adc	r2, r2, r2
   1b350:	subcs	r0, r0, r1, lsl #12
   1b354:	cmp	r0, r1, lsl #11
   1b358:	adc	r2, r2, r2
   1b35c:	subcs	r0, r0, r1, lsl #11
   1b360:	cmp	r0, r1, lsl #10
   1b364:	adc	r2, r2, r2
   1b368:	subcs	r0, r0, r1, lsl #10
   1b36c:	cmp	r0, r1, lsl #9
   1b370:	adc	r2, r2, r2
   1b374:	subcs	r0, r0, r1, lsl #9
   1b378:	cmp	r0, r1, lsl #8
   1b37c:	adc	r2, r2, r2
   1b380:	subcs	r0, r0, r1, lsl #8
   1b384:	cmp	r0, r1, lsl #7
   1b388:	adc	r2, r2, r2
   1b38c:	subcs	r0, r0, r1, lsl #7
   1b390:	cmp	r0, r1, lsl #6
   1b394:	adc	r2, r2, r2
   1b398:	subcs	r0, r0, r1, lsl #6
   1b39c:	cmp	r0, r1, lsl #5
   1b3a0:	adc	r2, r2, r2
   1b3a4:	subcs	r0, r0, r1, lsl #5
   1b3a8:	cmp	r0, r1, lsl #4
   1b3ac:	adc	r2, r2, r2
   1b3b0:	subcs	r0, r0, r1, lsl #4
   1b3b4:	cmp	r0, r1, lsl #3
   1b3b8:	adc	r2, r2, r2
   1b3bc:	subcs	r0, r0, r1, lsl #3
   1b3c0:	cmp	r0, r1, lsl #2
   1b3c4:	adc	r2, r2, r2
   1b3c8:	subcs	r0, r0, r1, lsl #2
   1b3cc:	cmp	r0, r1, lsl #1
   1b3d0:	adc	r2, r2, r2
   1b3d4:	subcs	r0, r0, r1, lsl #1
   1b3d8:	cmp	r0, r1
   1b3dc:	adc	r2, r2, r2
   1b3e0:	subcs	r0, r0, r1
   1b3e4:	mov	r0, r2
   1b3e8:	bx	lr
   1b3ec:	moveq	r0, #1
   1b3f0:	movne	r0, #0
   1b3f4:	bx	lr
   1b3f8:	clz	r2, r1
   1b3fc:	rsb	r2, r2, #31
   1b400:	lsr	r0, r0, r2
   1b404:	bx	lr
   1b408:	cmp	r0, #0
   1b40c:	mvnne	r0, #0
   1b410:	b	1b870 <__cxa_finalize@plt+0x19524>
   1b414:	cmp	r1, #0
   1b418:	beq	1b408 <__cxa_finalize@plt+0x190bc>
   1b41c:	push	{r0, r1, lr}
   1b420:	bl	1b228 <__cxa_finalize@plt+0x18edc>
   1b424:	pop	{r1, r2, lr}
   1b428:	mul	r3, r2, r0
   1b42c:	sub	r1, r1, r3
   1b430:	bx	lr
   1b434:	eor	r1, r1, #-2147483648	; 0x80000000
   1b438:	b	1b440 <__cxa_finalize@plt+0x190f4>
   1b43c:	eor	r3, r3, #-2147483648	; 0x80000000
   1b440:	push	{r4, r5, lr}
   1b444:	lsl	r4, r1, #1
   1b448:	lsl	r5, r3, #1
   1b44c:	teq	r4, r5
   1b450:	teqeq	r0, r2
   1b454:	orrsne	ip, r4, r0
   1b458:	orrsne	ip, r5, r2
   1b45c:	mvnsne	ip, r4, asr #21
   1b460:	mvnsne	ip, r5, asr #21
   1b464:	beq	1b650 <__cxa_finalize@plt+0x19304>
   1b468:	lsr	r4, r4, #21
   1b46c:	rsbs	r5, r4, r5, lsr #21
   1b470:	rsblt	r5, r5, #0
   1b474:	ble	1b494 <__cxa_finalize@plt+0x19148>
   1b478:	add	r4, r4, r5
   1b47c:	eor	r2, r0, r2
   1b480:	eor	r3, r1, r3
   1b484:	eor	r0, r2, r0
   1b488:	eor	r1, r3, r1
   1b48c:	eor	r2, r0, r2
   1b490:	eor	r3, r1, r3
   1b494:	cmp	r5, #54	; 0x36
   1b498:	pophi	{r4, r5, pc}
   1b49c:	tst	r1, #-2147483648	; 0x80000000
   1b4a0:	lsl	r1, r1, #12
   1b4a4:	mov	ip, #1048576	; 0x100000
   1b4a8:	orr	r1, ip, r1, lsr #12
   1b4ac:	beq	1b4b8 <__cxa_finalize@plt+0x1916c>
   1b4b0:	rsbs	r0, r0, #0
   1b4b4:	rsc	r1, r1, #0
   1b4b8:	tst	r3, #-2147483648	; 0x80000000
   1b4bc:	lsl	r3, r3, #12
   1b4c0:	orr	r3, ip, r3, lsr #12
   1b4c4:	beq	1b4d0 <__cxa_finalize@plt+0x19184>
   1b4c8:	rsbs	r2, r2, #0
   1b4cc:	rsc	r3, r3, #0
   1b4d0:	teq	r4, r5
   1b4d4:	beq	1b638 <__cxa_finalize@plt+0x192ec>
   1b4d8:	sub	r4, r4, #1
   1b4dc:	rsbs	lr, r5, #32
   1b4e0:	blt	1b4fc <__cxa_finalize@plt+0x191b0>
   1b4e4:	lsl	ip, r2, lr
   1b4e8:	adds	r0, r0, r2, lsr r5
   1b4ec:	adc	r1, r1, #0
   1b4f0:	adds	r0, r0, r3, lsl lr
   1b4f4:	adcs	r1, r1, r3, asr r5
   1b4f8:	b	1b518 <__cxa_finalize@plt+0x191cc>
   1b4fc:	sub	r5, r5, #32
   1b500:	add	lr, lr, #32
   1b504:	cmp	r2, #1
   1b508:	lsl	ip, r3, lr
   1b50c:	orrcs	ip, ip, #2
   1b510:	adds	r0, r0, r3, asr r5
   1b514:	adcs	r1, r1, r3, asr #31
   1b518:	and	r5, r1, #-2147483648	; 0x80000000
   1b51c:	bpl	1b52c <__cxa_finalize@plt+0x191e0>
   1b520:	rsbs	ip, ip, #0
   1b524:	rscs	r0, r0, #0
   1b528:	rsc	r1, r1, #0
   1b52c:	cmp	r1, #1048576	; 0x100000
   1b530:	bcc	1b570 <__cxa_finalize@plt+0x19224>
   1b534:	cmp	r1, #2097152	; 0x200000
   1b538:	bcc	1b558 <__cxa_finalize@plt+0x1920c>
   1b53c:	lsrs	r1, r1, #1
   1b540:	rrxs	r0, r0
   1b544:	rrx	ip, ip
   1b548:	add	r4, r4, #1
   1b54c:	lsl	r2, r4, #21
   1b550:	cmn	r2, #4194304	; 0x400000
   1b554:	bcs	1b6b0 <__cxa_finalize@plt+0x19364>
   1b558:	cmp	ip, #-2147483648	; 0x80000000
   1b55c:	lsrseq	ip, r0, #1
   1b560:	adcs	r0, r0, #0
   1b564:	adc	r1, r1, r4, lsl #20
   1b568:	orr	r1, r1, r5
   1b56c:	pop	{r4, r5, pc}
   1b570:	lsls	ip, ip, #1
   1b574:	adcs	r0, r0, r0
   1b578:	adc	r1, r1, r1
   1b57c:	tst	r1, #1048576	; 0x100000
   1b580:	sub	r4, r4, #1
   1b584:	bne	1b558 <__cxa_finalize@plt+0x1920c>
   1b588:	teq	r1, #0
   1b58c:	moveq	r1, r0
   1b590:	moveq	r0, #0
   1b594:	clz	r3, r1
   1b598:	addeq	r3, r3, #32
   1b59c:	sub	r3, r3, #11
   1b5a0:	subs	r2, r3, #32
   1b5a4:	bge	1b5c8 <__cxa_finalize@plt+0x1927c>
   1b5a8:	adds	r2, r2, #12
   1b5ac:	ble	1b5c4 <__cxa_finalize@plt+0x19278>
   1b5b0:	add	ip, r2, #20
   1b5b4:	rsb	r2, r2, #12
   1b5b8:	lsl	r0, r1, ip
   1b5bc:	lsr	r1, r1, r2
   1b5c0:	b	1b5d8 <__cxa_finalize@plt+0x1928c>
   1b5c4:	add	r2, r2, #20
   1b5c8:	rsble	ip, r2, #32
   1b5cc:	lsl	r1, r1, r2
   1b5d0:	orrle	r1, r1, r0, lsr ip
   1b5d4:	lslle	r0, r0, r2
   1b5d8:	subs	r4, r4, r3
   1b5dc:	addge	r1, r1, r4, lsl #20
   1b5e0:	orrge	r1, r1, r5
   1b5e4:	popge	{r4, r5, pc}
   1b5e8:	mvn	r4, r4
   1b5ec:	subs	r4, r4, #31
   1b5f0:	bge	1b62c <__cxa_finalize@plt+0x192e0>
   1b5f4:	adds	r4, r4, #12
   1b5f8:	bgt	1b614 <__cxa_finalize@plt+0x192c8>
   1b5fc:	add	r4, r4, #20
   1b600:	rsb	r2, r4, #32
   1b604:	lsr	r0, r0, r4
   1b608:	orr	r0, r0, r1, lsl r2
   1b60c:	orr	r1, r5, r1, lsr r4
   1b610:	pop	{r4, r5, pc}
   1b614:	rsb	r4, r4, #12
   1b618:	rsb	r2, r4, #32
   1b61c:	lsr	r0, r0, r2
   1b620:	orr	r0, r0, r1, lsl r4
   1b624:	mov	r1, r5
   1b628:	pop	{r4, r5, pc}
   1b62c:	lsr	r0, r1, r4
   1b630:	mov	r1, r5
   1b634:	pop	{r4, r5, pc}
   1b638:	teq	r4, #0
   1b63c:	eor	r3, r3, #1048576	; 0x100000
   1b640:	eoreq	r1, r1, #1048576	; 0x100000
   1b644:	addeq	r4, r4, #1
   1b648:	subne	r5, r5, #1
   1b64c:	b	1b4d8 <__cxa_finalize@plt+0x1918c>
   1b650:	mvns	ip, r4, asr #21
   1b654:	mvnsne	ip, r5, asr #21
   1b658:	beq	1b6c0 <__cxa_finalize@plt+0x19374>
   1b65c:	teq	r4, r5
   1b660:	teqeq	r0, r2
   1b664:	beq	1b678 <__cxa_finalize@plt+0x1932c>
   1b668:	orrs	ip, r4, r0
   1b66c:	moveq	r1, r3
   1b670:	moveq	r0, r2
   1b674:	pop	{r4, r5, pc}
   1b678:	teq	r1, r3
   1b67c:	movne	r1, #0
   1b680:	movne	r0, #0
   1b684:	popne	{r4, r5, pc}
   1b688:	lsrs	ip, r4, #21
   1b68c:	bne	1b6a0 <__cxa_finalize@plt+0x19354>
   1b690:	lsls	r0, r0, #1
   1b694:	adcs	r1, r1, r1
   1b698:	orrcs	r1, r1, #-2147483648	; 0x80000000
   1b69c:	pop	{r4, r5, pc}
   1b6a0:	adds	r4, r4, #4194304	; 0x400000
   1b6a4:	addcc	r1, r1, #1048576	; 0x100000
   1b6a8:	popcc	{r4, r5, pc}
   1b6ac:	and	r5, r1, #-2147483648	; 0x80000000
   1b6b0:	orr	r1, r5, #2130706432	; 0x7f000000
   1b6b4:	orr	r1, r1, #15728640	; 0xf00000
   1b6b8:	mov	r0, #0
   1b6bc:	pop	{r4, r5, pc}
   1b6c0:	mvns	ip, r4, asr #21
   1b6c4:	movne	r1, r3
   1b6c8:	movne	r0, r2
   1b6cc:	mvnseq	ip, r5, asr #21
   1b6d0:	movne	r3, r1
   1b6d4:	movne	r2, r0
   1b6d8:	orrs	r4, r0, r1, lsl #12
   1b6dc:	orrseq	r5, r2, r3, lsl #12
   1b6e0:	teqeq	r1, r3
   1b6e4:	orrne	r1, r1, #524288	; 0x80000
   1b6e8:	pop	{r4, r5, pc}
   1b6ec:	teq	r0, #0
   1b6f0:	moveq	r1, #0
   1b6f4:	bxeq	lr
   1b6f8:	push	{r4, r5, lr}
   1b6fc:	mov	r4, #1024	; 0x400
   1b700:	add	r4, r4, #50	; 0x32
   1b704:	mov	r5, #0
   1b708:	mov	r1, #0
   1b70c:	b	1b588 <__cxa_finalize@plt+0x1923c>
   1b710:	teq	r0, #0
   1b714:	moveq	r1, #0
   1b718:	bxeq	lr
   1b71c:	push	{r4, r5, lr}
   1b720:	mov	r4, #1024	; 0x400
   1b724:	add	r4, r4, #50	; 0x32
   1b728:	ands	r5, r0, #-2147483648	; 0x80000000
   1b72c:	rsbmi	r0, r0, #0
   1b730:	mov	r1, #0
   1b734:	b	1b588 <__cxa_finalize@plt+0x1923c>
   1b738:	lsls	r2, r0, #1
   1b73c:	asr	r1, r2, #3
   1b740:	rrx	r1, r1
   1b744:	lsl	r0, r2, #28
   1b748:	andsne	r3, r2, #-16777216	; 0xff000000
   1b74c:	teqne	r3, #-16777216	; 0xff000000
   1b750:	eorne	r1, r1, #939524096	; 0x38000000
   1b754:	bxne	lr
   1b758:	teq	r2, #0
   1b75c:	teqne	r3, #-16777216	; 0xff000000
   1b760:	bxeq	lr
   1b764:	push	{r4, r5, lr}
   1b768:	mov	r4, #896	; 0x380
   1b76c:	and	r5, r1, #-2147483648	; 0x80000000
   1b770:	bic	r1, r1, #-2147483648	; 0x80000000
   1b774:	b	1b588 <__cxa_finalize@plt+0x1923c>
   1b778:	orrs	r2, r0, r1
   1b77c:	bxeq	lr
   1b780:	push	{r4, r5, lr}
   1b784:	mov	r5, #0
   1b788:	b	1b7a8 <__cxa_finalize@plt+0x1945c>
   1b78c:	orrs	r2, r0, r1
   1b790:	bxeq	lr
   1b794:	push	{r4, r5, lr}
   1b798:	ands	r5, r1, #-2147483648	; 0x80000000
   1b79c:	bpl	1b7a8 <__cxa_finalize@plt+0x1945c>
   1b7a0:	rsbs	r0, r0, #0
   1b7a4:	rsc	r1, r1, #0
   1b7a8:	mov	r4, #1024	; 0x400
   1b7ac:	add	r4, r4, #50	; 0x32
   1b7b0:	lsrs	ip, r1, #22
   1b7b4:	beq	1b52c <__cxa_finalize@plt+0x191e0>
   1b7b8:	mov	r2, #3
   1b7bc:	lsrs	ip, ip, #3
   1b7c0:	addne	r2, r2, #3
   1b7c4:	lsrs	ip, ip, #3
   1b7c8:	addne	r2, r2, #3
   1b7cc:	add	r2, r2, ip, lsr #3
   1b7d0:	rsb	r3, r2, #32
   1b7d4:	lsl	ip, r0, r3
   1b7d8:	lsr	r0, r0, r2
   1b7dc:	orr	r0, r0, r1, lsl r3
   1b7e0:	lsr	r1, r1, r2
   1b7e4:	add	r4, r4, r2
   1b7e8:	b	1b52c <__cxa_finalize@plt+0x191e0>
   1b7ec:	cmp	r3, #0
   1b7f0:	cmpeq	r2, #0
   1b7f4:	bne	1b818 <__cxa_finalize@plt+0x194cc>
   1b7f8:	cmp	r1, #0
   1b7fc:	movlt	r1, #-2147483648	; 0x80000000
   1b800:	movlt	r0, #0
   1b804:	blt	1b814 <__cxa_finalize@plt+0x194c8>
   1b808:	cmpeq	r0, #0
   1b80c:	mvnne	r1, #-2147483648	; 0x80000000
   1b810:	mvnne	r0, #0
   1b814:	b	1b870 <__cxa_finalize@plt+0x19524>
   1b818:	sub	sp, sp, #8
   1b81c:	push	{sp, lr}
   1b820:	bl	1b8c8 <__cxa_finalize@plt+0x1957c>
   1b824:	ldr	lr, [sp, #4]
   1b828:	add	sp, sp, #8
   1b82c:	pop	{r2, r3}
   1b830:	bx	lr
   1b834:	cmp	r3, #0
   1b838:	cmpeq	r2, #0
   1b83c:	bne	1b854 <__cxa_finalize@plt+0x19508>
   1b840:	cmp	r1, #0
   1b844:	cmpeq	r0, #0
   1b848:	mvnne	r1, #0
   1b84c:	mvnne	r0, #0
   1b850:	b	1b870 <__cxa_finalize@plt+0x19524>
   1b854:	sub	sp, sp, #8
   1b858:	push	{sp, lr}
   1b85c:	bl	1b904 <__cxa_finalize@plt+0x195b8>
   1b860:	ldr	lr, [sp, #4]
   1b864:	add	sp, sp, #8
   1b868:	pop	{r2, r3}
   1b86c:	bx	lr
   1b870:	push	{r1, lr}
   1b874:	mov	r0, #8
   1b878:	bl	2094 <raise@plt>
   1b87c:	pop	{r1, pc}
   1b880:	vmov	d7, r0, r1
   1b884:	vldr	d5, [pc, #44]	; 1b8b8 <__cxa_finalize@plt+0x1956c>
   1b888:	vldr	d6, [pc, #48]	; 1b8c0 <__cxa_finalize@plt+0x19574>
   1b88c:	mov	r0, #0
   1b890:	vmul.f64	d5, d7, d5
   1b894:	vcvt.u32.f64	s9, d5
   1b898:	vcvt.f64.u32	d5, s9
   1b89c:	vmov	r1, s9
   1b8a0:	vmls.f64	d7, d5, d6
   1b8a4:	vcvt.u32.f64	s14, d7
   1b8a8:	vmov	r3, s14
   1b8ac:	orr	r0, r0, r3
   1b8b0:	bx	lr
   1b8b4:	nop	{0}
   1b8b8:	andeq	r0, r0, r0
   1b8bc:	ldclcc	0, cr0, [r0]
   1b8c0:	andeq	r0, r0, r0
   1b8c4:	mvnsmi	r0, r0
   1b8c8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1b8cc:	mov	r8, r2
   1b8d0:	mov	r6, r0
   1b8d4:	mov	r7, r1
   1b8d8:	mov	sl, r3
   1b8dc:	ldr	r9, [sp, #32]
   1b8e0:	bl	1b940 <__cxa_finalize@plt+0x195f4>
   1b8e4:	umull	r4, r5, r8, r0
   1b8e8:	mul	r8, r8, r1
   1b8ec:	mla	r2, r0, sl, r8
   1b8f0:	add	r5, r2, r5
   1b8f4:	subs	r4, r6, r4
   1b8f8:	sbc	r5, r7, r5
   1b8fc:	strd	r4, [r9]
   1b900:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1b904:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   1b908:	mov	r8, r2
   1b90c:	mov	r6, r0
   1b910:	mov	r7, r1
   1b914:	mov	r5, r3
   1b918:	ldr	r9, [sp, #32]
   1b91c:	bl	1bdcc <__cxa_finalize@plt+0x19a80>
   1b920:	mul	r3, r0, r5
   1b924:	umull	r4, r5, r0, r8
   1b928:	mla	r8, r8, r1, r3
   1b92c:	add	r5, r8, r5
   1b930:	subs	r4, r6, r4
   1b934:	sbc	r5, r7, r5
   1b938:	strd	r4, [r9]
   1b93c:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   1b940:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b944:	rsbs	r4, r0, #0
   1b948:	rsc	r5, r1, #0
   1b94c:	cmp	r1, #0
   1b950:	mvn	r6, #0
   1b954:	sub	sp, sp, #12
   1b958:	movge	r4, r0
   1b95c:	movge	r5, r1
   1b960:	movge	r6, #0
   1b964:	cmp	r3, #0
   1b968:	blt	1bba0 <__cxa_finalize@plt+0x19854>
   1b96c:	cmp	r3, #0
   1b970:	mov	sl, r4
   1b974:	mov	ip, r5
   1b978:	mov	r0, r2
   1b97c:	mov	r1, r3
   1b980:	mov	r8, r2
   1b984:	mov	r7, r4
   1b988:	mov	r9, r5
   1b98c:	bne	1ba84 <__cxa_finalize@plt+0x19738>
   1b990:	cmp	r2, r5
   1b994:	bls	1bac0 <__cxa_finalize@plt+0x19774>
   1b998:	clz	r3, r2
   1b99c:	cmp	r3, #0
   1b9a0:	rsbne	r2, r3, #32
   1b9a4:	lslne	r8, r0, r3
   1b9a8:	lsrne	r2, r4, r2
   1b9ac:	lslne	r7, r4, r3
   1b9b0:	orrne	r9, r2, r5, lsl r3
   1b9b4:	lsr	r4, r8, #16
   1b9b8:	uxth	sl, r8
   1b9bc:	mov	r1, r4
   1b9c0:	mov	r0, r9
   1b9c4:	bl	1b228 <__cxa_finalize@plt+0x18edc>
   1b9c8:	mov	r1, r4
   1b9cc:	mov	fp, r0
   1b9d0:	mov	r0, r9
   1b9d4:	bl	1b414 <__cxa_finalize@plt+0x190c8>
   1b9d8:	mul	r0, sl, fp
   1b9dc:	lsr	r2, r7, #16
   1b9e0:	orr	r1, r2, r1, lsl #16
   1b9e4:	cmp	r0, r1
   1b9e8:	bls	1ba0c <__cxa_finalize@plt+0x196c0>
   1b9ec:	adds	r1, r1, r8
   1b9f0:	sub	r3, fp, #1
   1b9f4:	bcs	1ba08 <__cxa_finalize@plt+0x196bc>
   1b9f8:	cmp	r0, r1
   1b9fc:	subhi	fp, fp, #2
   1ba00:	addhi	r1, r1, r8
   1ba04:	bhi	1ba0c <__cxa_finalize@plt+0x196c0>
   1ba08:	mov	fp, r3
   1ba0c:	rsb	r9, r0, r1
   1ba10:	mov	r1, r4
   1ba14:	uxth	r7, r7
   1ba18:	mov	r0, r9
   1ba1c:	bl	1b228 <__cxa_finalize@plt+0x18edc>
   1ba20:	mov	r1, r4
   1ba24:	mov	r5, r0
   1ba28:	mov	r0, r9
   1ba2c:	bl	1b414 <__cxa_finalize@plt+0x190c8>
   1ba30:	mul	sl, sl, r5
   1ba34:	orr	r1, r7, r1, lsl #16
   1ba38:	cmp	sl, r1
   1ba3c:	bls	1ba5c <__cxa_finalize@plt+0x19710>
   1ba40:	adds	r8, r1, r8
   1ba44:	sub	r3, r5, #1
   1ba48:	bcs	1ba58 <__cxa_finalize@plt+0x1970c>
   1ba4c:	cmp	sl, r8
   1ba50:	subhi	r5, r5, #2
   1ba54:	bhi	1ba5c <__cxa_finalize@plt+0x19710>
   1ba58:	mov	r5, r3
   1ba5c:	orr	r3, r5, fp, lsl #16
   1ba60:	mov	r4, #0
   1ba64:	cmp	r6, #0
   1ba68:	mov	r0, r3
   1ba6c:	mov	r1, r4
   1ba70:	beq	1ba7c <__cxa_finalize@plt+0x19730>
   1ba74:	rsbs	r0, r0, #0
   1ba78:	rsc	r1, r1, #0
   1ba7c:	add	sp, sp, #12
   1ba80:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1ba84:	cmp	r3, r5
   1ba88:	movhi	r4, #0
   1ba8c:	movhi	r3, r4
   1ba90:	bhi	1ba64 <__cxa_finalize@plt+0x19718>
   1ba94:	clz	r5, r1
   1ba98:	cmp	r5, #0
   1ba9c:	bne	1bc8c <__cxa_finalize@plt+0x19940>
   1baa0:	cmp	r1, ip
   1baa4:	cmpcs	r2, sl
   1baa8:	movhi	r4, #0
   1baac:	movls	r4, #1
   1bab0:	movls	r3, #1
   1bab4:	movls	r4, r5
   1bab8:	movhi	r3, r4
   1babc:	b	1ba64 <__cxa_finalize@plt+0x19718>
   1bac0:	cmp	r2, #0
   1bac4:	bne	1bad8 <__cxa_finalize@plt+0x1978c>
   1bac8:	mov	r1, r2
   1bacc:	mov	r0, #1
   1bad0:	bl	1b228 <__cxa_finalize@plt+0x18edc>
   1bad4:	mov	r8, r0
   1bad8:	clz	r3, r8
   1badc:	cmp	r3, #0
   1bae0:	bne	1bbb0 <__cxa_finalize@plt+0x19864>
   1bae4:	rsb	r9, r8, r9
   1bae8:	lsr	r5, r8, #16
   1baec:	uxth	sl, r8
   1baf0:	mov	r4, #1
   1baf4:	mov	r1, r5
   1baf8:	mov	r0, r9
   1bafc:	bl	1b228 <__cxa_finalize@plt+0x18edc>
   1bb00:	mov	r1, r5
   1bb04:	mov	fp, r0
   1bb08:	mov	r0, r9
   1bb0c:	bl	1b414 <__cxa_finalize@plt+0x190c8>
   1bb10:	mul	r0, sl, fp
   1bb14:	lsr	r2, r7, #16
   1bb18:	orr	r1, r2, r1, lsl #16
   1bb1c:	cmp	r0, r1
   1bb20:	bls	1bb40 <__cxa_finalize@plt+0x197f4>
   1bb24:	adds	r1, r1, r8
   1bb28:	sub	r3, fp, #1
   1bb2c:	bcs	1bdac <__cxa_finalize@plt+0x19a60>
   1bb30:	cmp	r0, r1
   1bb34:	subhi	fp, fp, #2
   1bb38:	addhi	r1, r1, r8
   1bb3c:	bls	1bdac <__cxa_finalize@plt+0x19a60>
   1bb40:	rsb	r2, r0, r1
   1bb44:	mov	r1, r5
   1bb48:	str	r2, [sp]
   1bb4c:	uxth	r7, r7
   1bb50:	mov	r0, r2
   1bb54:	bl	1b228 <__cxa_finalize@plt+0x18edc>
   1bb58:	ldr	r2, [sp]
   1bb5c:	mov	r1, r5
   1bb60:	mov	r9, r0
   1bb64:	mov	r0, r2
   1bb68:	bl	1b414 <__cxa_finalize@plt+0x190c8>
   1bb6c:	mul	sl, sl, r9
   1bb70:	orr	r1, r7, r1, lsl #16
   1bb74:	cmp	sl, r1
   1bb78:	bls	1bb98 <__cxa_finalize@plt+0x1984c>
   1bb7c:	adds	r8, r1, r8
   1bb80:	sub	r3, r9, #1
   1bb84:	bcs	1bb94 <__cxa_finalize@plt+0x19848>
   1bb88:	cmp	sl, r8
   1bb8c:	subhi	r9, r9, #2
   1bb90:	bhi	1bb98 <__cxa_finalize@plt+0x1984c>
   1bb94:	mov	r9, r3
   1bb98:	orr	r3, r9, fp, lsl #16
   1bb9c:	b	1ba64 <__cxa_finalize@plt+0x19718>
   1bba0:	mvn	r6, r6
   1bba4:	rsbs	r2, r2, #0
   1bba8:	rsc	r3, r3, #0
   1bbac:	b	1b96c <__cxa_finalize@plt+0x19620>
   1bbb0:	lsl	r8, r8, r3
   1bbb4:	rsb	fp, r3, #32
   1bbb8:	lsr	r4, r9, fp
   1bbbc:	lsr	fp, r7, fp
   1bbc0:	lsr	r5, r8, #16
   1bbc4:	orr	fp, fp, r9, lsl r3
   1bbc8:	mov	r0, r4
   1bbcc:	lsl	r7, r7, r3
   1bbd0:	mov	r1, r5
   1bbd4:	uxth	sl, r8
   1bbd8:	bl	1b228 <__cxa_finalize@plt+0x18edc>
   1bbdc:	mov	r1, r5
   1bbe0:	mov	r3, r0
   1bbe4:	mov	r0, r4
   1bbe8:	str	r3, [sp]
   1bbec:	bl	1b414 <__cxa_finalize@plt+0x190c8>
   1bbf0:	ldr	r3, [sp]
   1bbf4:	lsr	r2, fp, #16
   1bbf8:	mul	r0, sl, r3
   1bbfc:	orr	r1, r2, r1, lsl #16
   1bc00:	cmp	r0, r1
   1bc04:	bls	1bc24 <__cxa_finalize@plt+0x198d8>
   1bc08:	adds	r1, r1, r8
   1bc0c:	sub	r2, r3, #1
   1bc10:	bcs	1bdc4 <__cxa_finalize@plt+0x19a78>
   1bc14:	cmp	r0, r1
   1bc18:	subhi	r3, r3, #2
   1bc1c:	addhi	r1, r1, r8
   1bc20:	bls	1bdc4 <__cxa_finalize@plt+0x19a78>
   1bc24:	rsb	r9, r0, r1
   1bc28:	mov	r1, r5
   1bc2c:	str	r3, [sp]
   1bc30:	uxth	fp, fp
   1bc34:	mov	r0, r9
   1bc38:	bl	1b228 <__cxa_finalize@plt+0x18edc>
   1bc3c:	mov	r1, r5
   1bc40:	mov	r4, r0
   1bc44:	mov	r0, r9
   1bc48:	bl	1b414 <__cxa_finalize@plt+0x190c8>
   1bc4c:	mul	r9, sl, r4
   1bc50:	ldr	r3, [sp]
   1bc54:	orr	r1, fp, r1, lsl #16
   1bc58:	cmp	r9, r1
   1bc5c:	bls	1bc80 <__cxa_finalize@plt+0x19934>
   1bc60:	adds	r1, r1, r8
   1bc64:	sub	r2, r4, #1
   1bc68:	bcs	1bc7c <__cxa_finalize@plt+0x19930>
   1bc6c:	cmp	r9, r1
   1bc70:	subhi	r4, r4, #2
   1bc74:	addhi	r1, r1, r8
   1bc78:	bhi	1bc80 <__cxa_finalize@plt+0x19934>
   1bc7c:	mov	r4, r2
   1bc80:	rsb	r9, r9, r1
   1bc84:	orr	r4, r4, r3, lsl #16
   1bc88:	b	1baf4 <__cxa_finalize@plt+0x197a8>
   1bc8c:	rsb	sl, r5, #32
   1bc90:	lsl	r3, r2, r5
   1bc94:	lsr	r0, r2, sl
   1bc98:	lsr	r2, ip, sl
   1bc9c:	orr	r4, r0, r1, lsl r5
   1bca0:	lsr	sl, r7, sl
   1bca4:	mov	r0, r2
   1bca8:	orr	sl, sl, ip, lsl r5
   1bcac:	lsr	r9, r4, #16
   1bcb0:	str	r3, [sp, #4]
   1bcb4:	str	r2, [sp]
   1bcb8:	uxth	fp, r4
   1bcbc:	mov	r1, r9
   1bcc0:	bl	1b228 <__cxa_finalize@plt+0x18edc>
   1bcc4:	ldr	r2, [sp]
   1bcc8:	mov	r1, r9
   1bccc:	mov	r8, r0
   1bcd0:	mov	r0, r2
   1bcd4:	bl	1b414 <__cxa_finalize@plt+0x190c8>
   1bcd8:	mul	r0, fp, r8
   1bcdc:	lsr	r2, sl, #16
   1bce0:	orr	r1, r2, r1, lsl #16
   1bce4:	cmp	r0, r1
   1bce8:	bls	1bd08 <__cxa_finalize@plt+0x199bc>
   1bcec:	adds	r1, r1, r4
   1bcf0:	sub	r2, r8, #1
   1bcf4:	bcs	1bdbc <__cxa_finalize@plt+0x19a70>
   1bcf8:	cmp	r0, r1
   1bcfc:	subhi	r8, r8, #2
   1bd00:	addhi	r1, r1, r4
   1bd04:	bls	1bdbc <__cxa_finalize@plt+0x19a70>
   1bd08:	rsb	ip, r0, r1
   1bd0c:	mov	r1, r9
   1bd10:	str	ip, [sp]
   1bd14:	mov	r0, ip
   1bd18:	bl	1b228 <__cxa_finalize@plt+0x18edc>
   1bd1c:	ldr	ip, [sp]
   1bd20:	mov	r1, r9
   1bd24:	mov	r2, r0
   1bd28:	mov	r0, ip
   1bd2c:	str	r2, [sp]
   1bd30:	bl	1b414 <__cxa_finalize@plt+0x190c8>
   1bd34:	ldr	r2, [sp]
   1bd38:	uxth	ip, sl
   1bd3c:	mul	fp, fp, r2
   1bd40:	orr	ip, ip, r1, lsl #16
   1bd44:	cmp	fp, ip
   1bd48:	bls	1bd68 <__cxa_finalize@plt+0x19a1c>
   1bd4c:	adds	ip, ip, r4
   1bd50:	sub	r1, r2, #1
   1bd54:	bcs	1bdb4 <__cxa_finalize@plt+0x19a68>
   1bd58:	cmp	fp, ip
   1bd5c:	subhi	r2, r2, #2
   1bd60:	addhi	ip, ip, r4
   1bd64:	bls	1bdb4 <__cxa_finalize@plt+0x19a68>
   1bd68:	ldr	r0, [sp, #4]
   1bd6c:	orr	r1, r2, r8, lsl #16
   1bd70:	rsb	fp, fp, ip
   1bd74:	umull	r2, r3, r1, r0
   1bd78:	cmp	fp, r3
   1bd7c:	bcc	1bda0 <__cxa_finalize@plt+0x19a54>
   1bd80:	movne	r4, #0
   1bd84:	moveq	r4, #1
   1bd88:	cmp	r2, r7, lsl r5
   1bd8c:	movls	r4, #0
   1bd90:	andhi	r4, r4, #1
   1bd94:	cmp	r4, #0
   1bd98:	moveq	r3, r1
   1bd9c:	beq	1ba64 <__cxa_finalize@plt+0x19718>
   1bda0:	sub	r3, r1, #1
   1bda4:	mov	r4, #0
   1bda8:	b	1ba64 <__cxa_finalize@plt+0x19718>
   1bdac:	mov	fp, r3
   1bdb0:	b	1bb40 <__cxa_finalize@plt+0x197f4>
   1bdb4:	mov	r2, r1
   1bdb8:	b	1bd68 <__cxa_finalize@plt+0x19a1c>
   1bdbc:	mov	r8, r2
   1bdc0:	b	1bd08 <__cxa_finalize@plt+0x199bc>
   1bdc4:	mov	r3, r2
   1bdc8:	b	1bc24 <__cxa_finalize@plt+0x198d8>
   1bdcc:	cmp	r3, #0
   1bdd0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1bdd4:	mov	r6, r0
   1bdd8:	sub	sp, sp, #12
   1bddc:	mov	r5, r1
   1bde0:	mov	r7, r0
   1bde4:	mov	r4, r2
   1bde8:	mov	r8, r1
   1bdec:	bne	1becc <__cxa_finalize@plt+0x19b80>
   1bdf0:	cmp	r2, r1
   1bdf4:	bls	1bf08 <__cxa_finalize@plt+0x19bbc>
   1bdf8:	clz	r3, r2
   1bdfc:	cmp	r3, #0
   1be00:	rsbne	r8, r3, #32
   1be04:	lslne	r4, r2, r3
   1be08:	lsrne	r8, r0, r8
   1be0c:	lslne	r7, r0, r3
   1be10:	orrne	r8, r8, r1, lsl r3
   1be14:	lsr	r5, r4, #16
   1be18:	uxth	sl, r4
   1be1c:	mov	r1, r5
   1be20:	mov	r0, r8
   1be24:	bl	1b228 <__cxa_finalize@plt+0x18edc>
   1be28:	mov	r1, r5
   1be2c:	mov	r9, r0
   1be30:	mov	r0, r8
   1be34:	bl	1b414 <__cxa_finalize@plt+0x190c8>
   1be38:	mul	r0, sl, r9
   1be3c:	lsr	r3, r7, #16
   1be40:	orr	r1, r3, r1, lsl #16
   1be44:	cmp	r0, r1
   1be48:	bls	1be6c <__cxa_finalize@plt+0x19b20>
   1be4c:	adds	r1, r1, r4
   1be50:	sub	r2, r9, #1
   1be54:	bcs	1be68 <__cxa_finalize@plt+0x19b1c>
   1be58:	cmp	r0, r1
   1be5c:	subhi	r9, r9, #2
   1be60:	addhi	r1, r1, r4
   1be64:	bhi	1be6c <__cxa_finalize@plt+0x19b20>
   1be68:	mov	r9, r2
   1be6c:	rsb	r8, r0, r1
   1be70:	mov	r1, r5
   1be74:	uxth	r7, r7
   1be78:	mov	r0, r8
   1be7c:	bl	1b228 <__cxa_finalize@plt+0x18edc>
   1be80:	mov	r1, r5
   1be84:	mov	r6, r0
   1be88:	mov	r0, r8
   1be8c:	bl	1b414 <__cxa_finalize@plt+0x190c8>
   1be90:	mul	sl, sl, r6
   1be94:	orr	r1, r7, r1, lsl #16
   1be98:	cmp	sl, r1
   1be9c:	bls	1beb8 <__cxa_finalize@plt+0x19b6c>
   1bea0:	adds	r4, r1, r4
   1bea4:	sub	r3, r6, #1
   1bea8:	bcs	1c1b4 <__cxa_finalize@plt+0x19e68>
   1beac:	cmp	sl, r4
   1beb0:	subhi	r6, r6, #2
   1beb4:	bls	1c1b4 <__cxa_finalize@plt+0x19e68>
   1beb8:	orr	r0, r6, r9, lsl #16
   1bebc:	mov	r6, #0
   1bec0:	mov	r1, r6
   1bec4:	add	sp, sp, #12
   1bec8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1becc:	cmp	r3, r1
   1bed0:	movhi	r6, #0
   1bed4:	movhi	r0, r6
   1bed8:	bhi	1bec0 <__cxa_finalize@plt+0x19b74>
   1bedc:	clz	r7, r3
   1bee0:	cmp	r7, #0
   1bee4:	bne	1bfe4 <__cxa_finalize@plt+0x19c98>
   1bee8:	cmp	r3, r1
   1beec:	cmpcs	r2, r6
   1bef0:	movhi	r6, #0
   1bef4:	movls	r6, #1
   1bef8:	movls	r0, #1
   1befc:	movls	r6, r7
   1bf00:	movhi	r0, r6
   1bf04:	b	1bec0 <__cxa_finalize@plt+0x19b74>
   1bf08:	cmp	r2, #0
   1bf0c:	bne	1bf20 <__cxa_finalize@plt+0x19bd4>
   1bf10:	mov	r1, r2
   1bf14:	mov	r0, #1
   1bf18:	bl	1b228 <__cxa_finalize@plt+0x18edc>
   1bf1c:	mov	r4, r0
   1bf20:	clz	r3, r4
   1bf24:	cmp	r3, #0
   1bf28:	bne	1c0e0 <__cxa_finalize@plt+0x19d94>
   1bf2c:	rsb	r5, r4, r5
   1bf30:	lsr	r8, r4, #16
   1bf34:	uxth	sl, r4
   1bf38:	mov	r6, #1
   1bf3c:	mov	r1, r8
   1bf40:	mov	r0, r5
   1bf44:	bl	1b228 <__cxa_finalize@plt+0x18edc>
   1bf48:	mov	r1, r8
   1bf4c:	mov	r9, r0
   1bf50:	mov	r0, r5
   1bf54:	bl	1b414 <__cxa_finalize@plt+0x190c8>
   1bf58:	mul	r0, sl, r9
   1bf5c:	lsr	r3, r7, #16
   1bf60:	orr	r1, r3, r1, lsl #16
   1bf64:	cmp	r0, r1
   1bf68:	bls	1bf88 <__cxa_finalize@plt+0x19c3c>
   1bf6c:	adds	r1, r1, r4
   1bf70:	sub	r2, r9, #1
   1bf74:	bcs	1c1bc <__cxa_finalize@plt+0x19e70>
   1bf78:	cmp	r0, r1
   1bf7c:	subhi	r9, r9, #2
   1bf80:	addhi	r1, r1, r4
   1bf84:	bls	1c1bc <__cxa_finalize@plt+0x19e70>
   1bf88:	rsb	fp, r0, r1
   1bf8c:	mov	r1, r8
   1bf90:	uxth	r7, r7
   1bf94:	mov	r0, fp
   1bf98:	bl	1b228 <__cxa_finalize@plt+0x18edc>
   1bf9c:	mov	r1, r8
   1bfa0:	mov	r5, r0
   1bfa4:	mov	r0, fp
   1bfa8:	bl	1b414 <__cxa_finalize@plt+0x190c8>
   1bfac:	mul	sl, sl, r5
   1bfb0:	orr	r1, r7, r1, lsl #16
   1bfb4:	cmp	sl, r1
   1bfb8:	bls	1bfd4 <__cxa_finalize@plt+0x19c88>
   1bfbc:	adds	r4, r1, r4
   1bfc0:	sub	r3, r5, #1
   1bfc4:	bcs	1c1c4 <__cxa_finalize@plt+0x19e78>
   1bfc8:	cmp	sl, r4
   1bfcc:	subhi	r5, r5, #2
   1bfd0:	bls	1c1c4 <__cxa_finalize@plt+0x19e78>
   1bfd4:	orr	r0, r5, r9, lsl #16
   1bfd8:	mov	r1, r6
   1bfdc:	add	sp, sp, #12
   1bfe0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1bfe4:	rsb	r1, r7, #32
   1bfe8:	lsl	r0, r2, r7
   1bfec:	lsr	r2, r2, r1
   1bff0:	lsr	fp, r5, r1
   1bff4:	orr	r8, r2, r3, lsl r7
   1bff8:	lsr	r1, r6, r1
   1bffc:	str	r0, [sp, #4]
   1c000:	orr	r5, r1, r5, lsl r7
   1c004:	lsr	r9, r8, #16
   1c008:	mov	r0, fp
   1c00c:	uxth	sl, r8
   1c010:	mov	r1, r9
   1c014:	bl	1b228 <__cxa_finalize@plt+0x18edc>
   1c018:	mov	r1, r9
   1c01c:	mov	r4, r0
   1c020:	mov	r0, fp
   1c024:	bl	1b414 <__cxa_finalize@plt+0x190c8>
   1c028:	mul	r0, sl, r4
   1c02c:	lsr	ip, r5, #16
   1c030:	orr	r1, ip, r1, lsl #16
   1c034:	cmp	r0, r1
   1c038:	bls	1c04c <__cxa_finalize@plt+0x19d00>
   1c03c:	adds	r1, r1, r8
   1c040:	sub	r2, r4, #1
   1c044:	bcc	1c1e0 <__cxa_finalize@plt+0x19e94>
   1c048:	mov	r4, r2
   1c04c:	rsb	ip, r0, r1
   1c050:	mov	r1, r9
   1c054:	str	ip, [sp]
   1c058:	uxth	r5, r5
   1c05c:	mov	r0, ip
   1c060:	bl	1b228 <__cxa_finalize@plt+0x18edc>
   1c064:	ldr	ip, [sp]
   1c068:	mov	r1, r9
   1c06c:	mov	fp, r0
   1c070:	mov	r0, ip
   1c074:	bl	1b414 <__cxa_finalize@plt+0x190c8>
   1c078:	mul	sl, sl, fp
   1c07c:	orr	r1, r5, r1, lsl #16
   1c080:	cmp	sl, r1
   1c084:	bls	1c098 <__cxa_finalize@plt+0x19d4c>
   1c088:	adds	r1, r1, r8
   1c08c:	sub	r2, fp, #1
   1c090:	bcc	1c1cc <__cxa_finalize@plt+0x19e80>
   1c094:	mov	fp, r2
   1c098:	ldr	r3, [sp, #4]
   1c09c:	orr	r0, fp, r4, lsl #16
   1c0a0:	rsb	sl, sl, r1
   1c0a4:	umull	r4, r5, r0, r3
   1c0a8:	cmp	sl, r5
   1c0ac:	bcc	1c0cc <__cxa_finalize@plt+0x19d80>
   1c0b0:	movne	r3, #0
   1c0b4:	moveq	r3, #1
   1c0b8:	cmp	r4, r6, lsl r7
   1c0bc:	movls	r6, #0
   1c0c0:	andhi	r6, r3, #1
   1c0c4:	cmp	r6, #0
   1c0c8:	beq	1bec0 <__cxa_finalize@plt+0x19b74>
   1c0cc:	mov	r6, #0
   1c0d0:	sub	r0, r0, #1
   1c0d4:	mov	r1, r6
   1c0d8:	add	sp, sp, #12
   1c0dc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c0e0:	lsl	r4, r4, r3
   1c0e4:	rsb	r9, r3, #32
   1c0e8:	lsr	r2, r5, r9
   1c0ec:	lsr	r9, r6, r9
   1c0f0:	lsr	r8, r4, #16
   1c0f4:	orr	r9, r9, r5, lsl r3
   1c0f8:	mov	r0, r2
   1c0fc:	lsl	r7, r6, r3
   1c100:	mov	r1, r8
   1c104:	str	r2, [sp]
   1c108:	bl	1b228 <__cxa_finalize@plt+0x18edc>
   1c10c:	ldr	r2, [sp]
   1c110:	mov	r1, r8
   1c114:	uxth	sl, r4
   1c118:	mov	fp, r0
   1c11c:	mov	r0, r2
   1c120:	bl	1b414 <__cxa_finalize@plt+0x190c8>
   1c124:	mul	r0, sl, fp
   1c128:	lsr	r3, r9, #16
   1c12c:	orr	r1, r3, r1, lsl #16
   1c130:	cmp	r0, r1
   1c134:	bls	1c154 <__cxa_finalize@plt+0x19e08>
   1c138:	adds	r1, r1, r4
   1c13c:	sub	r3, fp, #1
   1c140:	bcs	1c1f4 <__cxa_finalize@plt+0x19ea8>
   1c144:	cmp	r0, r1
   1c148:	subhi	fp, fp, #2
   1c14c:	addhi	r1, r1, r4
   1c150:	bls	1c1f4 <__cxa_finalize@plt+0x19ea8>
   1c154:	rsb	r5, r0, r1
   1c158:	mov	r1, r8
   1c15c:	uxth	r9, r9
   1c160:	mov	r0, r5
   1c164:	bl	1b228 <__cxa_finalize@plt+0x18edc>
   1c168:	mov	r1, r8
   1c16c:	mov	r6, r0
   1c170:	mov	r0, r5
   1c174:	bl	1b414 <__cxa_finalize@plt+0x190c8>
   1c178:	mul	r5, sl, r6
   1c17c:	orr	r1, r9, r1, lsl #16
   1c180:	cmp	r5, r1
   1c184:	bls	1c1a8 <__cxa_finalize@plt+0x19e5c>
   1c188:	adds	r1, r1, r4
   1c18c:	sub	r3, r6, #1
   1c190:	bcs	1c1a4 <__cxa_finalize@plt+0x19e58>
   1c194:	cmp	r5, r1
   1c198:	subhi	r6, r6, #2
   1c19c:	addhi	r1, r1, r4
   1c1a0:	bhi	1c1a8 <__cxa_finalize@plt+0x19e5c>
   1c1a4:	mov	r6, r3
   1c1a8:	rsb	r5, r5, r1
   1c1ac:	orr	r6, r6, fp, lsl #16
   1c1b0:	b	1bf3c <__cxa_finalize@plt+0x19bf0>
   1c1b4:	mov	r6, r3
   1c1b8:	b	1beb8 <__cxa_finalize@plt+0x19b6c>
   1c1bc:	mov	r9, r2
   1c1c0:	b	1bf88 <__cxa_finalize@plt+0x19c3c>
   1c1c4:	mov	r5, r3
   1c1c8:	b	1bfd4 <__cxa_finalize@plt+0x19c88>
   1c1cc:	cmp	sl, r1
   1c1d0:	subhi	fp, fp, #2
   1c1d4:	addhi	r1, r1, r8
   1c1d8:	bhi	1c098 <__cxa_finalize@plt+0x19d4c>
   1c1dc:	b	1c094 <__cxa_finalize@plt+0x19d48>
   1c1e0:	cmp	r0, r1
   1c1e4:	subhi	r4, r4, #2
   1c1e8:	addhi	r1, r1, r8
   1c1ec:	bhi	1c04c <__cxa_finalize@plt+0x19d00>
   1c1f0:	b	1c048 <__cxa_finalize@plt+0x19cfc>
   1c1f4:	mov	fp, r3
   1c1f8:	b	1c154 <__cxa_finalize@plt+0x19e08>

0001c1fc <__libc_csu_init@@Base>:
   1c1fc:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   1c200:	mov	r7, r0
   1c204:	ldr	r6, [pc, #76]	; 1c258 <__libc_csu_init@@Base+0x5c>
   1c208:	mov	r8, r1
   1c20c:	ldr	r5, [pc, #72]	; 1c25c <__libc_csu_init@@Base+0x60>
   1c210:	mov	r9, r2
   1c214:	add	r6, pc, r6
   1c218:	bl	1ce4 <_init@@Base>
   1c21c:	add	r5, pc, r5
   1c220:	rsb	r6, r5, r6
   1c224:	asrs	r6, r6, #2
   1c228:	popeq	{r3, r4, r5, r6, r7, r8, r9, pc}
   1c22c:	sub	r5, r5, #4
   1c230:	mov	r4, #0
   1c234:	add	r4, r4, #1
   1c238:	ldr	r3, [r5, #4]!
   1c23c:	mov	r0, r7
   1c240:	mov	r1, r8
   1c244:	mov	r2, r9
   1c248:	blx	r3
   1c24c:	cmp	r4, r6
   1c250:	bne	1c234 <__libc_csu_init@@Base+0x38>
   1c254:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   1c258:	andeq	r7, r1, r0, asr r8
   1c25c:	andeq	r7, r1, r4, asr #16

0001c260 <__libc_csu_fini@@Base>:
   1c260:	bx	lr

Disassembly of section .fini:

0001c264 <_fini@@Base>:
   1c264:	push	{r3, lr}
   1c268:	pop	{r3, pc}
