__design_bin_path=D:/FPGA/verilog-labs/05-encoder-4to2/simulation/questa
incr_run_version=16384
incr_partial_run_stats=0:0
incr_no_change_stats=0:0
opt_data_elab=D:/FPGA/verilog-labs/05-encoder-4to2/simulation/questa/rtl_work/@_opt
