$date
	Sun Feb 23 19:31:44 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module adder_2bittest $end
$var wire 1 ! s1 $end
$var wire 1 " s0 $end
$var wire 1 # c2 $end
$var reg 1 $ a0 $end
$var reg 1 % a1 $end
$var reg 1 & b0 $end
$var reg 1 ' b1 $end
$scope module test $end
$var wire 1 $ a0 $end
$var wire 1 % a1 $end
$var wire 1 & b0 $end
$var wire 1 ' b1 $end
$var wire 1 ! s1 $end
$var wire 1 " s0 $end
$var wire 1 # c2 $end
$var wire 1 ( c1 $end
$scope module FA1 $end
$var wire 1 % a $end
$var wire 1 ' b $end
$var wire 1 # carry_out $end
$var wire 1 ) sum1 $end
$var wire 1 ! sum $end
$var wire 1 ( carry_in $end
$var wire 1 * carry2 $end
$var wire 1 + carry1 $end
$scope module half1 $end
$var wire 1 % a $end
$var wire 1 ' b $end
$var wire 1 + carry $end
$var wire 1 ) sum $end
$upscope $end
$scope module half2 $end
$var wire 1 ) b $end
$var wire 1 * carry $end
$var wire 1 ! sum $end
$var wire 1 ( a $end
$upscope $end
$upscope $end
$scope module HA1 $end
$var wire 1 $ a $end
$var wire 1 & b $end
$var wire 1 ( carry $end
$var wire 1 " sum $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#10000
1"
1$
#20000
1!
1)
0"
1%
0$
#30000
0!
1"
0)
1&
0%
#40000
1!
1)
0"
1'
0&
#50000
1"
1%
1$
0'
#60000
1&
0$
#70000
1'
0%
#80000
1$
0&
#90000
1#
1*
0!
0"
1(
1&
1%
0'
#100000
0*
0)
1+
1"
0(
1'
0$
#110000
1*
1#
0"
1(
1)
0+
1$
0%
#120000
0*
0)
1+
1"
0(
1%
0&
#130000
1!
0"
1(
1&
#140000
