Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/ProgramFiles/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto d0b5a8a441d34c618e8439327899d016 --debug typical --relax --mt 2 -L microblaze_v10_0_0 -L xil_defaultlib -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_10 -L blk_mem_gen_v8_3_4 -L axi_lite_ipif_v3_0_4 -L axi_intc_v4_1_8 -L mdm_v3_2_7 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_10 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_10 -L fifo_generator_v13_1_2 -L axi_data_fifo_v2_1_9 -L axi_crossbar_v2_1_11 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L axi_uartlite_v2_0_14 -L axi_protocol_converter_v2_1_10 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <CLK> does not exist in entity <design_1>.  Please compare the definition of block <design_1> to its component declaration and its instantion to detect the mismatch. [D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sim_1/new/tb.vhd:55]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
