Time resolution is 1 ps
$stop called at time : 135 ns : File "C:/Users/denis/Verilog_projects/Lab_8/ex_2/ex_2.srcs/sim_1/new/ram64x8_tb.v" Line 77
