module top_module (
    input clk,
    input aresetn,    // Asynchronous active-low reset
    input x,
    output reg z ); 
parameter S0=2'b00,
    S1=2'b01,
    S2=2'b10;
    reg[1:0]state,next_state;
    always@(posedge clk or negedge aresetn)
        begin
            if(!aresetn)
                state<=S0;
            else
                state<=next_state;
        end
    always@(*)begin
           z=0;
        case(state)
            S0:begin
                if(x)
                    next_state=S1;
            else
                next_state=S0;
            end
            S1:begin
                if(x)
                    next_state=S1;
                else
                   next_state=S2;
            end
            S2: begin
                if (x) begin
                    next_state = S1;
                    z = 1;         
                end
                else
                    next_state = S0;
            end

            default: begin
                next_state = S0;
                z = 0;
            end
        endcase
    end

endmodule

