============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.10-p007_1
  Generated on:           Nov 19 2019  11:38:06 pm
  Module:                 FME_INTER_4
  Technology libraries:   CORE65LPSVT 
                          CLOCK65LPSVT 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

           Pin                       Type          Fanout  Load Slew Delay Arrival   
                                                           (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------------------
(clock clock_name)              launch                                           0 R 
U_crtl
  estado_atual_reg[0]/CP                                           0             0 R 
  estado_atual_reg[0]/Q         HS65_LS_DFPRQX9         4  16.2   74  +144     144 R 
  g300/B                                                                +0     144   
  g300/Z                        HS65_LS_AND2X35        10 112.0   98  +124     267 R 
U_crtl/inp_source 
g4968/A                                                                 +1     268   
g4968/Z                         HS65_LS_IVX284          7 185.6   35   +52     320 F 
g4898/A                                                                 +0     320   
g4898/Z                         HS65_LS_BFX213          3  80.9   18   +56     376 F 
g4954/A                                                                 +0     376   
g4954/Z                         HS65_LS_BFX284         18 284.2   29   +55     431 F 
g4617/B                                                                 +0     431   
g4617/Z                         HS65_LS_NAND2X21        1  17.5   37   +31     462 R 
g4145/B                                                                 +0     462   
g4145/Z                         HS65_LS_NAND2X43        6  61.9   55   +54     516 F 
U_inter/linha[22][4] 
  addinc_PUs[10].U_F8_U_3_U_S0_add_18_16/A[4] 
    g383/A                                                              +0     516   
    g383/Z                      HS65_LS_IVX53           2  16.0   23   +30     547 R 
    g349/B                                                              +0     547   
    g349/Z                      HS65_LS_NAND2X21        3  24.5   51   +42     589 F 
    g341/B                                                              +0     589   
    g341/Z                      HS65_LS_NAND2X29        2  18.1   30   +35     624 R 
    g334/A                                                              +0     624   
    g334/Z                      HS65_LS_IVX27           2  15.9   20   +26     651 F 
    g333/A                                                              +0     651   
    g333/Z                      HS65_LS_IVX18           1   9.3   23   +23     674 R 
    g304/A                                                              +0     674   
    g304/Z                      HS65_LS_OAI12X18        1   7.7   29   +32     706 F 
    g299/B                                                              +0     706   
    g299/Z                      HS65_LS_XOR2X18         2  19.0   40   +89     795 F 
  addinc_PUs[10].U_F8_U_3_U_S0_add_18_16/Z[6] 
  csa_tree_PUs_13__U_F8_U_S2_add_18_16_groupi/in_1[6] 
    g170/B0                                                             +0     795   
    g170/S0                     HS65_LS_HA1X27          2  15.2   26  +110     905 F 
    g388/A                                                              +0     905   
    g388/Z                      HS65_LS_NOR2X19         2  15.7   49   +46     951 R 
    g380/A                                                              +0     951   
    g380/Z                      HS65_LS_IVX18           3  15.0   29   +40     991 F 
    g342/A                                                              +0     991   
    g342/Z                      HS65_LS_NAND2X7         1   7.3   38   +38    1029 R 
    g340/A                                                              +0    1029   
    g340/Z                      HS65_LS_NAND3X13        1   7.7   44   +55    1084 F 
    g334/B                                                              +0    1084   
    g334/Z                      HS65_LS_XOR2X18         1  12.8   33   +89    1173 F 
  csa_tree_PUs_13__U_F8_U_S2_add_18_16_groupi/out_0[7] 
  csa_tree_PUs_13__U_F8_U_s3_add_18_10_groupi/in_0[7] 
    g1123/CI                                                            +0    1174   
    g1123/S0                    HS65_LS_FA1X27          1  11.6   31  +159    1332 R 
    g1117/A0                                                            +0    1332   
    g1117/S0                    HS65_LS_FA1X18          2  10.8   38  +148    1480 F 
    g451/B                                                              +0    1480   
    g451/Z                      HS65_LS_OR2X35          2  21.0   26   +74    1555 F 
    g446/A                                                              +0    1555   
    g446/Z                      HS65_LS_IVX27           2  12.1   22   +24    1579 R 
    g424/B                                                              +0    1579   
    g424/Z                      HS65_LS_OAI12X18        1  11.2   36   +30    1609 F 
    g415/A                                                              +0    1609   
    g415/Z                      HS65_LS_NOR2X25         1  17.5   43   +46    1656 R 
    g403/B                                                              +0    1656   
    g403/Z                      HS65_LS_NAND2X43        3  37.3   40   +46    1702 F 
    g402/A                                                              +0    1702   
    g402/Z                      HS65_LS_IVX71           6  47.6   30   +35    1737 R 
    g399/A                                                              +0    1737   
    g399/Z                      HS65_LS_NOR3X18         1   9.3   30   +36    1773 F 
    g390/B                                                              +0    1773   
    g390/Z                      HS65_LS_NOR2X19         1  12.5   42   +38    1811 R 
    g385/A                                                              +0    1812   
    g385/Z                      HS65_LSS_XNOR2X18       1   6.9   51   +68    1879 F 
  csa_tree_PUs_13__U_F8_U_s3_add_18_10_groupi/out_0[15] 
U_inter/out_interpolation[39][9] 
clipping[39].U_clip_gte_592_34/A[9] 
  g117/A                                                                +0    1879   
  g117/Z                        HS65_LS_NOR2X13         1   7.6   42   +51    1930 R 
  g114/A                                                                +0    1930   
  g114/Z                        HS65_LS_NAND2X14        1  12.6   39   +49    1979 F 
clipping[39].U_clip_gte_592_34/Z 
g2493/A                                                                 +0    1979   
g2493/Z                         HS65_LS_IVX35           8  31.3   36   +39    2018 R 
g2026/B                                                                 +0    2018   
g2026/Z                         HS65_LS_NAND2AX7        1   3.7   32   +38    2056 F 
reg_out_clip_reg[39][7]/D  <<<  HS65_LS_DFPRQX9                         +0    2056   
reg_out_clip_reg[39][7]/CP      setup                              0  +114    2170 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clock_name)              capture                                       2270 R 
                                adjustments                           -100    2170   
-------------------------------------------------------------------------------------
Exception    : 'path_adjusts/folga' path adjust    -100ps
Timing slack :       0ps 
Start-point  : U_crtl/estado_atual_reg[0]/CP
End-point    : reg_out_clip_reg[39][7]/D
