Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sun Jun 20 01:50:27 2021
| Host         : Home-PC-Linux running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_control_sets -verbose -file top_test_control_sets_placed.rpt
| Design       : top_test
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    12 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      4 |            1 |
|      8 |            2 |
|     15 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              15 |            4 |
| No           | No                    | Yes                    |               1 |            1 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              16 |            4 |
| Yes          | No                    | Yes                    |              16 |            4 |
| Yes          | Yes                   | No                     |               4 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------+------------------+------------------+----------------+
|  Clock Signal  |            Enable Signal            | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+-------------------------------------+------------------+------------------+----------------+
|  EPP/clk       |                                     | EPP/channelReset |                1 |              1 |
|  clk_IBUF_BUFG | EPP/FSM_sequential_state[3]_i_2_n_0 | EPP/channelReset |                1 |              4 |
|  clk_IBUF_BUFG | EPP/r_data_out[7]_i_1_n_0           |                  |                2 |              8 |
|  clk_IBUF_BUFG | EPP/r_testAddr[7]_i_1_n_0           |                  |                2 |              8 |
|  clk_IBUF_BUFG |                                     |                  |                4 |             15 |
|  EPP/clk       | incrCount                           | EPP/channelReset |                4 |             16 |
+----------------+-------------------------------------+------------------+------------------+----------------+


