<stg><name>Linear_layer_ds1</name>


<trans_list>

<trans id="124" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln662" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="3" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln662" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="6" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln687" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="7" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln687" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="10" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="139" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln732" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="12" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln732" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="143" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="144" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="145" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="16" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="4" op_0_bw="32">
<![CDATA[
entry:0 %i32 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i32"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="64">
<![CDATA[
entry:3 %max_inp2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="max_inp2"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="64">
<![CDATA[
entry:4 %max_W2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="max_W2"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="12" op_0_bw="64">
<![CDATA[
entry:5 %q_inp2_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="q_inp2_V"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="12" op_0_bw="64">
<![CDATA[
entry:6 %q_W2_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="q_W2_V"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="64">
<![CDATA[
entry:7 %q_outp4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="q_outp4"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:8 %call_ln0 = call void @Linear_layer_ds1_Pipeline_VITIS_LOOP_647_1, i32 %max_inp2

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:9 %call_ln0 = call void @Linear_layer_ds1_Pipeline_VITIS_LOOP_651_2, i32 %max_W2

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:10 %call_ln0 = call void @Linear_layer_ds1_Pipeline_VITIS_LOOP_657_3_VITIS_LOOP_658_4, i32 %q_outp4

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:11 %store_ln662 = store i4 0, i4 %i32

]]></Node>
<StgValue><ssdm name="store_ln662"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v562, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v561, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:8 %call_ln0 = call void @Linear_layer_ds1_Pipeline_VITIS_LOOP_647_1, i32 %max_inp2

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:9 %call_ln0 = call void @Linear_layer_ds1_Pipeline_VITIS_LOOP_651_2, i32 %max_W2

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:10 %call_ln0 = call void @Linear_layer_ds1_Pipeline_VITIS_LOOP_657_3_VITIS_LOOP_658_4, i32 %q_outp4

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
entry:12 %br_ln662 = br void %l_j31

]]></Node>
<StgValue><ssdm name="br_ln662"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
l_j31:0 %i32_1 = load i4 %i32

]]></Node>
<StgValue><ssdm name="i32_1"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
l_j31:1 %icmp_ln662 = icmp_eq  i4 %i32_1, i4 12

]]></Node>
<StgValue><ssdm name="icmp_ln662"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
l_j31:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
l_j31:3 %add_ln662 = add i4 %i32_1, i4 1

]]></Node>
<StgValue><ssdm name="add_ln662"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
l_j31:4 %br_ln662 = br i1 %icmp_ln662, void %l_j31.split, void %l_j32.preheader

]]></Node>
<StgValue><ssdm name="br_ln662"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln662" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="4">
<![CDATA[
l_j31.split:0 %zext_ln662 = zext i4 %i32_1

]]></Node>
<StgValue><ssdm name="zext_ln662"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln662" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j31.split:6 %max_inp2_addr = getelementptr i32 %max_inp2, i64 0, i64 %zext_ln662

]]></Node>
<StgValue><ssdm name="max_inp2_addr"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln662" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="4">
<![CDATA[
l_j31.split:7 %max_inp2_load = load i4 %max_inp2_addr

]]></Node>
<StgValue><ssdm name="max_inp2_load"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln662" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
l_j31.split:9 %store_ln662 = store i4 %add_ln662, i4 %i32

]]></Node>
<StgValue><ssdm name="store_ln662"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln662" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="12" op_0_bw="32">
<![CDATA[
l_j32.preheader:0 %i33 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i33"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln662" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
l_j32.preheader:1 %store_ln687 = store i12 0, i12 %i33

]]></Node>
<StgValue><ssdm name="store_ln687"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln662" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
l_j32.preheader:2 %br_ln687 = br void %l_j32

]]></Node>
<StgValue><ssdm name="br_ln687"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="46" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="4">
<![CDATA[
l_j31.split:7 %max_inp2_load = load i4 %max_inp2_addr

]]></Node>
<StgValue><ssdm name="max_inp2_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="47" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="14" op_0_bw="14" op_1_bw="4" op_2_bw="10">
<![CDATA[
l_j31.split:1 %tmp_s = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i4.i10, i4 %i32_1, i10 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="12" op_0_bw="12" op_1_bw="4" op_2_bw="8">
<![CDATA[
l_j31.split:2 %tmp_38 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %i32_1, i8 0

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="14" op_0_bw="12">
<![CDATA[
l_j31.split:3 %zext_ln664 = zext i12 %tmp_38

]]></Node>
<StgValue><ssdm name="zext_ln664"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
l_j31.split:4 %sub_ln664 = sub i14 %tmp_s, i14 %zext_ln664

]]></Node>
<StgValue><ssdm name="sub_ln664"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="14" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
l_j31.split:8 %call_ln682 = call void @Linear_layer_ds1_Pipeline_l_j31, i32 %max_inp2_load, i32 %max_inp2, i4 %i32_1, i14 %sub_ln664, i32 %v385

]]></Node>
<StgValue><ssdm name="call_ln682"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="52" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_j31.split:5 %specloopname_ln662 = specloopname void @_ssdm_op_SpecLoopName, void @empty_62

]]></Node>
<StgValue><ssdm name="specloopname_ln662"/></StgValue>
</operation>

<operation id="53" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="14" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
l_j31.split:8 %call_ln682 = call void @Linear_layer_ds1_Pipeline_l_j31, i32 %max_inp2_load, i32 %max_inp2, i4 %i32_1, i14 %sub_ln664, i32 %v385

]]></Node>
<StgValue><ssdm name="call_ln682"/></StgValue>
</operation>

<operation id="54" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
l_j31.split:10 %br_ln662 = br void %l_j31

]]></Node>
<StgValue><ssdm name="br_ln662"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="55" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
l_j32:0 %i33_1 = load i12 %i33

]]></Node>
<StgValue><ssdm name="i33_1"/></StgValue>
</operation>

<operation id="56" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
l_j32:1 %icmp_ln687 = icmp_eq  i12 %i33_1, i12 3072

]]></Node>
<StgValue><ssdm name="icmp_ln687"/></StgValue>
</operation>

<operation id="57" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
l_j32:2 %empty_422 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3072, i64 3072, i64 3072

]]></Node>
<StgValue><ssdm name="empty_422"/></StgValue>
</operation>

<operation id="58" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
l_j32:3 %add_ln687 = add i12 %i33_1, i12 1

]]></Node>
<StgValue><ssdm name="add_ln687"/></StgValue>
</operation>

<operation id="59" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
l_j32:4 %br_ln687 = br i1 %icmp_ln687, void %l_j32.split, void %for.inc182.preheader

]]></Node>
<StgValue><ssdm name="br_ln687"/></StgValue>
</operation>

<operation id="60" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln687" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="12">
<![CDATA[
l_j32.split:0 %zext_ln687 = zext i12 %i33_1

]]></Node>
<StgValue><ssdm name="zext_ln687"/></StgValue>
</operation>

<operation id="61" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln687" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j32.split:6 %max_W2_addr = getelementptr i32 %max_W2, i64 0, i64 %zext_ln687

]]></Node>
<StgValue><ssdm name="max_W2_addr"/></StgValue>
</operation>

<operation id="62" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln687" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="12">
<![CDATA[
l_j32.split:7 %max_W2_load = load i12 %max_W2_addr

]]></Node>
<StgValue><ssdm name="max_W2_load"/></StgValue>
</operation>

<operation id="63" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln687" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
l_j32.split:9 %store_ln687 = store i12 %add_ln687, i12 %i33

]]></Node>
<StgValue><ssdm name="store_ln687"/></StgValue>
</operation>

<operation id="64" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln687" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="12" op_0_bw="32">
<![CDATA[
for.inc182.preheader:0 %j35 = alloca i32 1

]]></Node>
<StgValue><ssdm name="j35"/></StgValue>
</operation>

<operation id="65" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln687" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="4" op_0_bw="32">
<![CDATA[
for.inc182.preheader:1 %i36 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i36"/></StgValue>
</operation>

<operation id="66" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln687" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="32">
<![CDATA[
for.inc182.preheader:2 %indvar_flatten30 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten30"/></StgValue>
</operation>

<operation id="67" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln687" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="12" op_4_bw="0">
<![CDATA[
for.inc182.preheader:3 %call_ln0 = call void @Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33, i32 %max_inp2, i32 %v385, i12 %q_inp2_V

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="68" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln687" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="12" op_4_bw="0">
<![CDATA[
for.inc182.preheader:4 %call_ln0 = call void @Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34, i32 %max_W2, i32 %v561, i12 %q_W2_V

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="69" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln687" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc182.preheader:5 %store_ln732 = store i16 0, i16 %indvar_flatten30

]]></Node>
<StgValue><ssdm name="store_ln732"/></StgValue>
</operation>

<operation id="70" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln687" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc182.preheader:6 %store_ln732 = store i4 0, i4 %i36

]]></Node>
<StgValue><ssdm name="store_ln732"/></StgValue>
</operation>

<operation id="71" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln687" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc182.preheader:7 %store_ln732 = store i12 0, i12 %j35

]]></Node>
<StgValue><ssdm name="store_ln732"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="72" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="22" op_0_bw="22" op_1_bw="12" op_2_bw="10">
<![CDATA[
l_j32.split:1 %tmp_39 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i12.i10, i12 %i33_1, i10 0

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="73" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
l_j32.split:2 %tmp_40 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %i33_1, i8 0

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="74" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="22" op_0_bw="20">
<![CDATA[
l_j32.split:3 %zext_ln689 = zext i20 %tmp_40

]]></Node>
<StgValue><ssdm name="zext_ln689"/></StgValue>
</operation>

<operation id="75" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
l_j32.split:4 %sub_ln689 = sub i22 %tmp_39, i22 %zext_ln689

]]></Node>
<StgValue><ssdm name="sub_ln689"/></StgValue>
</operation>

<operation id="76" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="12">
<![CDATA[
l_j32.split:7 %max_W2_load = load i12 %max_W2_addr

]]></Node>
<StgValue><ssdm name="max_W2_load"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="77" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="12" op_4_bw="22" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
l_j32.split:8 %call_ln707 = call void @Linear_layer_ds1_Pipeline_l_j32, i32 %max_W2_load, i32 %max_W2, i12 %i33_1, i22 %sub_ln689, i32 %v561

]]></Node>
<StgValue><ssdm name="call_ln707"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="78" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_j32.split:5 %specloopname_ln687 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28

]]></Node>
<StgValue><ssdm name="specloopname_ln687"/></StgValue>
</operation>

<operation id="79" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="12" op_4_bw="22" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
l_j32.split:8 %call_ln707 = call void @Linear_layer_ds1_Pipeline_l_j32, i32 %max_W2_load, i32 %max_W2, i12 %i33_1, i22 %sub_ln689, i32 %v561

]]></Node>
<StgValue><ssdm name="call_ln707"/></StgValue>
</operation>

<operation id="80" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
l_j32.split:10 %br_ln687 = br void %l_j32

]]></Node>
<StgValue><ssdm name="br_ln687"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="81" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="12" op_4_bw="0">
<![CDATA[
for.inc182.preheader:3 %call_ln0 = call void @Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33, i32 %max_inp2, i32 %v385, i12 %q_inp2_V

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="82" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="12" op_4_bw="0">
<![CDATA[
for.inc182.preheader:4 %call_ln0 = call void @Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34, i32 %max_W2, i32 %v561, i12 %q_W2_V

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="83" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
for.inc182.preheader:8 %br_ln732 = br void %l_S_k_4_k4

]]></Node>
<StgValue><ssdm name="br_ln732"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="84" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
l_S_k_4_k4:0 %indvar_flatten30_load = load i16 %indvar_flatten30

]]></Node>
<StgValue><ssdm name="indvar_flatten30_load"/></StgValue>
</operation>

<operation id="85" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
l_S_k_4_k4:1 %icmp_ln732 = icmp_eq  i16 %indvar_flatten30_load, i16 36864

]]></Node>
<StgValue><ssdm name="icmp_ln732"/></StgValue>
</operation>

<operation id="86" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
l_S_k_4_k4:2 %add_ln732_1 = add i16 %indvar_flatten30_load, i16 1

]]></Node>
<StgValue><ssdm name="add_ln732_1"/></StgValue>
</operation>

<operation id="87" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
l_S_k_4_k4:3 %br_ln732 = br i1 %icmp_ln732, void %for.inc251, void %for.inc283.preheader

]]></Node>
<StgValue><ssdm name="br_ln732"/></StgValue>
</operation>

<operation id="88" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln732" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.inc251:0 %j35_load = load i12 %j35

]]></Node>
<StgValue><ssdm name="j35_load"/></StgValue>
</operation>

<operation id="89" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln732" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc251:1 %i36_load = load i4 %i36

]]></Node>
<StgValue><ssdm name="i36_load"/></StgValue>
</operation>

<operation id="90" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln732" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc251:2 %add_ln732 = add i4 %i36_load, i4 1

]]></Node>
<StgValue><ssdm name="add_ln732"/></StgValue>
</operation>

<operation id="91" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln732" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc251:5 %icmp_ln733 = icmp_eq  i12 %j35_load, i12 3072

]]></Node>
<StgValue><ssdm name="icmp_ln733"/></StgValue>
</operation>

<operation id="92" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln732" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc251:6 %select_ln732 = select i1 %icmp_ln733, i12 0, i12 %j35_load

]]></Node>
<StgValue><ssdm name="select_ln732"/></StgValue>
</operation>

<operation id="93" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln732" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc251:7 %select_ln732_1 = select i1 %icmp_ln733, i4 %add_ln732, i4 %i36_load

]]></Node>
<StgValue><ssdm name="select_ln732_1"/></StgValue>
</operation>

<operation id="94" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln732" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc251:26 %add_ln733 = add i12 %select_ln732, i12 1

]]></Node>
<StgValue><ssdm name="add_ln733"/></StgValue>
</operation>

<operation id="95" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln732" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc251:27 %store_ln733 = store i16 %add_ln732_1, i16 %indvar_flatten30

]]></Node>
<StgValue><ssdm name="store_ln733"/></StgValue>
</operation>

<operation id="96" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln732" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc251:28 %store_ln733 = store i4 %select_ln732_1, i4 %i36

]]></Node>
<StgValue><ssdm name="store_ln733"/></StgValue>
</operation>

<operation id="97" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln732" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc251:29 %store_ln733 = store i12 %add_ln733, i12 %j35

]]></Node>
<StgValue><ssdm name="store_ln733"/></StgValue>
</operation>

<operation id="98" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln732" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
for.inc283.preheader:0 %call_ln0 = call void @Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36, i32 %max_inp2, i32 %v388, i32 %q_outp4, i32 %max_W2, i32 %v562

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="99" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="14" op_0_bw="14" op_1_bw="4" op_2_bw="10">
<![CDATA[
for.inc251:8 %tmp_41 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i4.i10, i4 %select_ln732_1, i10 0

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="100" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="14">
<![CDATA[
for.inc251:9 %zext_ln735 = zext i14 %tmp_41

]]></Node>
<StgValue><ssdm name="zext_ln735"/></StgValue>
</operation>

<operation id="101" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="12" op_0_bw="12" op_1_bw="4" op_2_bw="8">
<![CDATA[
for.inc251:10 %tmp_42 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %select_ln732_1, i8 0

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="102" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="14" op_0_bw="12">
<![CDATA[
for.inc251:11 %zext_ln735_3 = zext i12 %tmp_42

]]></Node>
<StgValue><ssdm name="zext_ln735_3"/></StgValue>
</operation>

<operation id="103" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc251:12 %sub_ln735 = sub i14 %tmp_41, i14 %zext_ln735_3

]]></Node>
<StgValue><ssdm name="sub_ln735"/></StgValue>
</operation>

<operation id="104" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="12">
<![CDATA[
for.inc251:13 %tmp_43 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i4.i12, i4 %select_ln732_1, i12 0

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="105" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc251:14 %empty_424 = sub i16 %tmp_43, i16 %zext_ln735

]]></Node>
<StgValue><ssdm name="empty_424"/></StgValue>
</operation>

<operation id="106" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="12">
<![CDATA[
for.inc251:15 %zext_ln736 = zext i12 %select_ln732

]]></Node>
<StgValue><ssdm name="zext_ln736"/></StgValue>
</operation>

<operation id="107" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc251:20 %empty_425 = add i16 %empty_424, i16 %zext_ln736

]]></Node>
<StgValue><ssdm name="empty_425"/></StgValue>
</operation>

<operation id="108" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="16">
<![CDATA[
for.inc251:21 %p_cast = zext i16 %empty_425

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="109" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc251:22 %q_outp4_addr = getelementptr i32 %q_outp4, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="q_outp4_addr"/></StgValue>
</operation>

<operation id="110" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="16">
<![CDATA[
for.inc251:24 %q_outp4_load = load i16 %q_outp4_addr

]]></Node>
<StgValue><ssdm name="q_outp4_load"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="111" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="22" op_0_bw="22" op_1_bw="12" op_2_bw="10">
<![CDATA[
for.inc251:16 %tmp_44 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i12.i10, i12 %select_ln732, i10 0

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="112" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
for.inc251:17 %tmp_45 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %select_ln732, i8 0

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="113" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="22" op_0_bw="20">
<![CDATA[
for.inc251:18 %zext_ln736_1 = zext i20 %tmp_45

]]></Node>
<StgValue><ssdm name="zext_ln736_1"/></StgValue>
</operation>

<operation id="114" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc251:19 %sub_ln736 = sub i22 %tmp_44, i22 %zext_ln736_1

]]></Node>
<StgValue><ssdm name="sub_ln736"/></StgValue>
</operation>

<operation id="115" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="16">
<![CDATA[
for.inc251:24 %q_outp4_load = load i16 %q_outp4_addr

]]></Node>
<StgValue><ssdm name="q_outp4_load"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="116" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="16" op_4_bw="14" op_5_bw="12" op_6_bw="22" op_7_bw="12" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
for.inc251:25 %call_ln740 = call void @Linear_layer_ds1_Pipeline_l_S_k_4_k4, i32 %q_outp4_load, i32 %q_outp4, i16 %empty_425, i14 %sub_ln735, i12 %q_inp2_V, i22 %sub_ln736, i12 %q_W2_V

]]></Node>
<StgValue><ssdm name="call_ln740"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="117" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc251:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_gemm_i36_l_j35_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="118" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc251:4 %empty_423 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 36864, i64 36864, i64 36864

]]></Node>
<StgValue><ssdm name="empty_423"/></StgValue>
</operation>

<operation id="119" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc251:23 %specloopname_ln733 = specloopname void @_ssdm_op_SpecLoopName, void @empty_76

]]></Node>
<StgValue><ssdm name="specloopname_ln733"/></StgValue>
</operation>

<operation id="120" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="16" op_4_bw="14" op_5_bw="12" op_6_bw="22" op_7_bw="12" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
for.inc251:25 %call_ln740 = call void @Linear_layer_ds1_Pipeline_l_S_k_4_k4, i32 %q_outp4_load, i32 %q_outp4, i16 %empty_425, i14 %sub_ln735, i12 %q_inp2_V, i22 %sub_ln736, i12 %q_W2_V

]]></Node>
<StgValue><ssdm name="call_ln740"/></StgValue>
</operation>

<operation id="121" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0">
<![CDATA[
for.inc251:30 %br_ln733 = br void %l_S_k_4_k4

]]></Node>
<StgValue><ssdm name="br_ln733"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="122" st_id="17" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
for.inc283.preheader:0 %call_ln0 = call void @Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36, i32 %max_inp2, i32 %v388, i32 %q_outp4, i32 %max_W2, i32 %v562

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="123" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0">
<![CDATA[
for.inc283.preheader:1 %ret_ln761 = ret

]]></Node>
<StgValue><ssdm name="ret_ln761"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
