{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1747412317445 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1747412317446 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 16 12:18:37 2025 " "Processing started: Fri May 16 12:18:37 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1747412317446 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412317446 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412317446 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1747412317732 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 20 " "Parallel compilation is enabled and will use 16 of the 20 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1747412317732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller/ascii_buffer_1/ascii_buffer_1.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller/ascii_buffer_1/ascii_buffer_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ascii_buffer_1 " "Found entity 1: ascii_buffer_1" {  } { { "vga_controller/ascii_buffer_1/ascii_buffer_1.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/ascii_buffer_1/ascii_buffer_1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747412321824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412321824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller/ascii_buffer_2/ascii_buffer_2.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller/ascii_buffer_2/ascii_buffer_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ascii_buffer_2 " "Found entity 1: ascii_buffer_2" {  } { { "vga_controller/ascii_buffer_2/ascii_buffer_2.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/ascii_buffer_2/ascii_buffer_2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747412321825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412321825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller/ascii_master/ascii_master.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller/ascii_master/ascii_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 ascii_master " "Found entity 1: ascii_master" {  } { { "vga_controller/ascii_master/ascii_master.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/ascii_master/ascii_master.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747412321827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412321827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller/ascii_rom/char_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller/ascii_rom/char_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 Char_ROM " "Found entity 1: Char_ROM" {  } { { "vga_controller/ascii_rom/Char_ROM.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/ascii_rom/Char_ROM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747412321828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412321828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller/vga_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller/vga_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_driver " "Found entity 1: vga_driver" {  } { { "vga_controller/vga_driver.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/vga_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747412321829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412321829 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "switch_buffer SWITCH_BUFFER vga_controller.v(10) " "Verilog HDL Declaration information at vga_controller.v(10): object \"switch_buffer\" differs only in case from object \"SWITCH_BUFFER\" in the same scope" {  } { { "vga_controller/vga_controller.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/vga_controller.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1747412321830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller/vga_controller.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/vga_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747412321831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412321831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller/double_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller/double_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 double_buffer " "Found entity 1: double_buffer" {  } { { "vga_controller/double_buffer.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/double_buffer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747412321832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412321832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller/clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller/clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "vga_controller/clock_divider.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/clock_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747412321833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412321833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller/ascii_master_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller/ascii_master_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 ascii_master_controller " "Found entity 1: ascii_master_controller" {  } { { "vga_controller/ascii_master_controller.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/ascii_master_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747412321834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412321834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Processor " "Found entity 1: Processor" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747412321836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412321836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/system_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file memory/system_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_ram " "Found entity 1: system_ram" {  } { { "memory/system_ram.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/system_ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747412321837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412321837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug.v 1 1 " "Found 1 design units, including 1 entities, in source file debug.v" { { "Info" "ISGN_ENTITY_NAME" "1 debug " "Found entity 1: debug" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747412321838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412321838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747412321839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412321839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory/memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory/memory.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747412321840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412321840 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Processor " "Elaborating entity \"Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1747412321895 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Processor.v(168) " "Verilog HDL Case Statement information at Processor.v(168): all case item expressions in this case statement are onehot" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 168 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1747412321901 "|Processor"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Processor.v(203) " "Verilog HDL Case Statement information at Processor.v(203): all case item expressions in this case statement are onehot" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 203 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1747412321901 "|Processor"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "decoded_mem_op Processor.v(343) " "Verilog HDL Always Construct warning at Processor.v(343): inferring latch(es) for variable \"decoded_mem_op\", which holds its previous value in one or more paths through the always construct" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 343 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1747412321901 "|Processor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR Processor.v(56) " "Output port \"LEDR\" at Processor.v(56) has no driver" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 56 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1747412321901 "|Processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoded_mem_op\[0\] Processor.v(343) " "Inferred latch for \"decoded_mem_op\[0\]\" at Processor.v(343)" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 343 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412321901 "|Processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoded_mem_op\[1\] Processor.v(343) " "Inferred latch for \"decoded_mem_op\[1\]\" at Processor.v(343)" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 343 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412321901 "|Processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoded_mem_op\[2\] Processor.v(343) " "Inferred latch for \"decoded_mem_op\[2\]\" at Processor.v(343)" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 343 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412321901 "|Processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoded_mem_op\[3\] Processor.v(343) " "Inferred latch for \"decoded_mem_op\[3\]\" at Processor.v(343)" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 343 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412321901 "|Processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoded_mem_op\[4\] Processor.v(343) " "Inferred latch for \"decoded_mem_op\[4\]\" at Processor.v(343)" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 343 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412321901 "|Processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoded_mem_op\[5\] Processor.v(343) " "Inferred latch for \"decoded_mem_op\[5\]\" at Processor.v(343)" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 343 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412321901 "|Processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoded_mem_op\[6\] Processor.v(343) " "Inferred latch for \"decoded_mem_op\[6\]\" at Processor.v(343)" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 343 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412321901 "|Processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoded_mem_op\[7\] Processor.v(343) " "Inferred latch for \"decoded_mem_op\[7\]\" at Processor.v(343)" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 343 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412321901 "|Processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:memory1 " "Elaborating entity \"memory\" for hierarchy \"memory:memory1\"" {  } { { "Processor.v" "memory1" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 557 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747412321901 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 memory.v(33) " "Verilog HDL assignment warning at memory.v(33): truncated value with size 32 to match size of target (16)" {  } { { "memory/memory.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747412321903 "|Processor|memory:memory1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 memory.v(58) " "Verilog HDL assignment warning at memory.v(58): truncated value with size 32 to match size of target (16)" {  } { { "memory/memory.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747412321903 "|Processor|memory:memory1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 memory.v(79) " "Verilog HDL assignment warning at memory.v(79): truncated value with size 32 to match size of target (16)" {  } { { "memory/memory.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747412321903 "|Processor|memory:memory1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 memory.v(88) " "Verilog HDL assignment warning at memory.v(88): truncated value with size 32 to match size of target (16)" {  } { { "memory/memory.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747412321903 "|Processor|memory:memory1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 memory.v(113) " "Verilog HDL assignment warning at memory.v(113): truncated value with size 32 to match size of target (16)" {  } { { "memory/memory.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747412321903 "|Processor|memory:memory1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 memory.v(133) " "Verilog HDL assignment warning at memory.v(133): truncated value with size 32 to match size of target (16)" {  } { { "memory/memory.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747412321903 "|Processor|memory:memory1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 memory.v(158) " "Verilog HDL assignment warning at memory.v(158): truncated value with size 32 to match size of target (16)" {  } { { "memory/memory.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747412321903 "|Processor|memory:memory1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 memory.v(179) " "Verilog HDL assignment warning at memory.v(179): truncated value with size 32 to match size of target (16)" {  } { { "memory/memory.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747412321903 "|Processor|memory:memory1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sys_data_in memory.v(27) " "Verilog HDL Always Construct warning at memory.v(27): inferring latch(es) for variable \"sys_data_in\", which holds its previous value in one or more paths through the always construct" {  } { { "memory/memory.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1747412321903 "|Processor|memory:memory1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sys_data_in\[0\] memory.v(27) " "Inferred latch for \"sys_data_in\[0\]\" at memory.v(27)" {  } { { "memory/memory.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412321903 "|Processor|memory:memory1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sys_data_in\[1\] memory.v(27) " "Inferred latch for \"sys_data_in\[1\]\" at memory.v(27)" {  } { { "memory/memory.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412321903 "|Processor|memory:memory1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sys_data_in\[2\] memory.v(27) " "Inferred latch for \"sys_data_in\[2\]\" at memory.v(27)" {  } { { "memory/memory.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412321903 "|Processor|memory:memory1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sys_data_in\[3\] memory.v(27) " "Inferred latch for \"sys_data_in\[3\]\" at memory.v(27)" {  } { { "memory/memory.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412321903 "|Processor|memory:memory1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sys_data_in\[4\] memory.v(27) " "Inferred latch for \"sys_data_in\[4\]\" at memory.v(27)" {  } { { "memory/memory.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412321903 "|Processor|memory:memory1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sys_data_in\[5\] memory.v(27) " "Inferred latch for \"sys_data_in\[5\]\" at memory.v(27)" {  } { { "memory/memory.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412321903 "|Processor|memory:memory1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sys_data_in\[6\] memory.v(27) " "Inferred latch for \"sys_data_in\[6\]\" at memory.v(27)" {  } { { "memory/memory.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412321903 "|Processor|memory:memory1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sys_data_in\[7\] memory.v(27) " "Inferred latch for \"sys_data_in\[7\]\" at memory.v(27)" {  } { { "memory/memory.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412321903 "|Processor|memory:memory1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sys_data_in\[8\] memory.v(27) " "Inferred latch for \"sys_data_in\[8\]\" at memory.v(27)" {  } { { "memory/memory.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412321903 "|Processor|memory:memory1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sys_data_in\[9\] memory.v(27) " "Inferred latch for \"sys_data_in\[9\]\" at memory.v(27)" {  } { { "memory/memory.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412321903 "|Processor|memory:memory1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sys_data_in\[10\] memory.v(27) " "Inferred latch for \"sys_data_in\[10\]\" at memory.v(27)" {  } { { "memory/memory.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412321903 "|Processor|memory:memory1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sys_data_in\[11\] memory.v(27) " "Inferred latch for \"sys_data_in\[11\]\" at memory.v(27)" {  } { { "memory/memory.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412321903 "|Processor|memory:memory1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sys_data_in\[12\] memory.v(27) " "Inferred latch for \"sys_data_in\[12\]\" at memory.v(27)" {  } { { "memory/memory.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412321903 "|Processor|memory:memory1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sys_data_in\[13\] memory.v(27) " "Inferred latch for \"sys_data_in\[13\]\" at memory.v(27)" {  } { { "memory/memory.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412321903 "|Processor|memory:memory1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sys_data_in\[14\] memory.v(27) " "Inferred latch for \"sys_data_in\[14\]\" at memory.v(27)" {  } { { "memory/memory.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412321903 "|Processor|memory:memory1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sys_data_in\[15\] memory.v(27) " "Inferred latch for \"sys_data_in\[15\]\" at memory.v(27)" {  } { { "memory/memory.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412321903 "|Processor|memory:memory1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sys_data_in\[16\] memory.v(27) " "Inferred latch for \"sys_data_in\[16\]\" at memory.v(27)" {  } { { "memory/memory.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412321903 "|Processor|memory:memory1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sys_data_in\[17\] memory.v(27) " "Inferred latch for \"sys_data_in\[17\]\" at memory.v(27)" {  } { { "memory/memory.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412321903 "|Processor|memory:memory1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sys_data_in\[18\] memory.v(27) " "Inferred latch for \"sys_data_in\[18\]\" at memory.v(27)" {  } { { "memory/memory.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412321903 "|Processor|memory:memory1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sys_data_in\[19\] memory.v(27) " "Inferred latch for \"sys_data_in\[19\]\" at memory.v(27)" {  } { { "memory/memory.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412321903 "|Processor|memory:memory1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sys_data_in\[20\] memory.v(27) " "Inferred latch for \"sys_data_in\[20\]\" at memory.v(27)" {  } { { "memory/memory.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412321903 "|Processor|memory:memory1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sys_data_in\[21\] memory.v(27) " "Inferred latch for \"sys_data_in\[21\]\" at memory.v(27)" {  } { { "memory/memory.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412321903 "|Processor|memory:memory1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sys_data_in\[22\] memory.v(27) " "Inferred latch for \"sys_data_in\[22\]\" at memory.v(27)" {  } { { "memory/memory.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412321903 "|Processor|memory:memory1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sys_data_in\[23\] memory.v(27) " "Inferred latch for \"sys_data_in\[23\]\" at memory.v(27)" {  } { { "memory/memory.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412321903 "|Processor|memory:memory1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sys_data_in\[24\] memory.v(27) " "Inferred latch for \"sys_data_in\[24\]\" at memory.v(27)" {  } { { "memory/memory.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412321903 "|Processor|memory:memory1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sys_data_in\[25\] memory.v(27) " "Inferred latch for \"sys_data_in\[25\]\" at memory.v(27)" {  } { { "memory/memory.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412321903 "|Processor|memory:memory1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sys_data_in\[26\] memory.v(27) " "Inferred latch for \"sys_data_in\[26\]\" at memory.v(27)" {  } { { "memory/memory.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412321904 "|Processor|memory:memory1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sys_data_in\[27\] memory.v(27) " "Inferred latch for \"sys_data_in\[27\]\" at memory.v(27)" {  } { { "memory/memory.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412321904 "|Processor|memory:memory1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sys_data_in\[28\] memory.v(27) " "Inferred latch for \"sys_data_in\[28\]\" at memory.v(27)" {  } { { "memory/memory.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412321904 "|Processor|memory:memory1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sys_data_in\[29\] memory.v(27) " "Inferred latch for \"sys_data_in\[29\]\" at memory.v(27)" {  } { { "memory/memory.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412321904 "|Processor|memory:memory1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sys_data_in\[30\] memory.v(27) " "Inferred latch for \"sys_data_in\[30\]\" at memory.v(27)" {  } { { "memory/memory.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412321904 "|Processor|memory:memory1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sys_data_in\[31\] memory.v(27) " "Inferred latch for \"sys_data_in\[31\]\" at memory.v(27)" {  } { { "memory/memory.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412321904 "|Processor|memory:memory1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_ram memory:memory1\|system_ram:system_ram1 " "Elaborating entity \"system_ram\" for hierarchy \"memory:memory1\|system_ram:system_ram1\"" {  } { { "memory/memory.v" "system_ram1" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747412321906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram memory:memory1\|system_ram:system_ram1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"memory:memory1\|system_ram:system_ram1\|altsyncram:altsyncram_component\"" {  } { { "memory/system_ram.v" "altsyncram_component" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/system_ram.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747412321933 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory:memory1\|system_ram:system_ram1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"memory:memory1\|system_ram:system_ram1\|altsyncram:altsyncram_component\"" {  } { { "memory/system_ram.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/system_ram.v" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747412321933 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory:memory1\|system_ram:system_ram1\|altsyncram:altsyncram_component " "Instantiated megafunction \"memory:memory1\|system_ram:system_ram1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747412321933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747412321933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747412321933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./memory/program.mif " "Parameter \"init_file\" = \"./memory/program.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747412321933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747412321933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747412321933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747412321933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747412321933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747412321933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747412321933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747412321933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747412321933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747412321933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747412321933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747412321933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747412321933 ""}  } { { "memory/system_ram.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/system_ram.v" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747412321933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sfr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sfr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sfr1 " "Found entity 1: altsyncram_sfr1" {  } { { "db/altsyncram_sfr1.tdf" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/db/altsyncram_sfr1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747412321974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412321974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sfr1 memory:memory1\|system_ram:system_ram1\|altsyncram:altsyncram_component\|altsyncram_sfr1:auto_generated " "Elaborating entity \"altsyncram_sfr1\" for hierarchy \"memory:memory1\|system_ram:system_ram1\|altsyncram:altsyncram_component\|altsyncram_sfr1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747412321974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dla " "Found entity 1: decode_dla" {  } { { "db/decode_dla.tdf" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/db/decode_dla.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747412321998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412321998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_dla memory:memory1\|system_ram:system_ram1\|altsyncram:altsyncram_component\|altsyncram_sfr1:auto_generated\|decode_dla:decode3 " "Elaborating entity \"decode_dla\" for hierarchy \"memory:memory1\|system_ram:system_ram1\|altsyncram:altsyncram_component\|altsyncram_sfr1:auto_generated\|decode_dla:decode3\"" {  } { { "db/altsyncram_sfr1.tdf" "decode3" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/db/altsyncram_sfr1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747412321998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ahb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ahb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ahb " "Found entity 1: mux_ahb" {  } { { "db/mux_ahb.tdf" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/db/mux_ahb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747412322021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412322021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ahb memory:memory1\|system_ram:system_ram1\|altsyncram:altsyncram_component\|altsyncram_sfr1:auto_generated\|mux_ahb:mux2 " "Elaborating entity \"mux_ahb\" for hierarchy \"memory:memory1\|system_ram:system_ram1\|altsyncram:altsyncram_component\|altsyncram_sfr1:auto_generated\|mux_ahb:mux2\"" {  } { { "db/altsyncram_sfr1.tdf" "mux2" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/db/altsyncram_sfr1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747412322021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu1 " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu1\"" {  } { { "Processor.v" "alu1" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747412322024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debug debug:debug1 " "Elaborating entity \"debug\" for hierarchy \"debug:debug1\"" {  } { { "Processor.v" "debug1" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 703 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747412322034 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "debug.v(113) " "Verilog HDL Case Statement information at debug.v(113): all case item expressions in this case statement are onehot" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 113 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1747412322037 "|Processor|debug:debug1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 debug.v(129) " "Verilog HDL assignment warning at debug.v(129): truncated value with size 32 to match size of target (13)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747412322037 "|Processor|debug:debug1"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "debug.v(132) " "Verilog HDL Case Statement warning at debug.v(132): can't check case statement for completeness because the case expression has too many possible states" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 132 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1747412322037 "|Processor|debug:debug1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "debug.v(132) " "Verilog HDL Case Statement warning at debug.v(132): incomplete case statement has no default case item" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 132 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1747412322037 "|Processor|debug:debug1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 debug.v(175) " "Verilog HDL assignment warning at debug.v(175): truncated value with size 32 to match size of target (4)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747412322037 "|Processor|debug:debug1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 debug.v(176) " "Verilog HDL assignment warning at debug.v(176): truncated value with size 32 to match size of target (4)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747412322037 "|Processor|debug:debug1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 debug.v(177) " "Verilog HDL assignment warning at debug.v(177): truncated value with size 32 to match size of target (4)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747412322037 "|Processor|debug:debug1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 debug.v(178) " "Verilog HDL assignment warning at debug.v(178): truncated value with size 32 to match size of target (4)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747412322037 "|Processor|debug:debug1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 debug.v(179) " "Verilog HDL assignment warning at debug.v(179): truncated value with size 32 to match size of target (4)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747412322037 "|Processor|debug:debug1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 debug.v(180) " "Verilog HDL assignment warning at debug.v(180): truncated value with size 32 to match size of target (4)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747412322037 "|Processor|debug:debug1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 debug.v(181) " "Verilog HDL assignment warning at debug.v(181): truncated value with size 32 to match size of target (4)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747412322037 "|Processor|debug:debug1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 debug.v(182) " "Verilog HDL assignment warning at debug.v(182): truncated value with size 32 to match size of target (4)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747412322037 "|Processor|debug:debug1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 debug.v(183) " "Verilog HDL assignment warning at debug.v(183): truncated value with size 32 to match size of target (4)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747412322037 "|Processor|debug:debug1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 debug.v(184) " "Verilog HDL assignment warning at debug.v(184): truncated value with size 32 to match size of target (4)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747412322037 "|Processor|debug:debug1"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "debug.v(173) " "Verilog HDL Case Statement warning at debug.v(173): can't check case statement for completeness because the case expression has too many possible states" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 173 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1747412322037 "|Processor|debug:debug1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "debug.v(173) " "Verilog HDL Case Statement warning at debug.v(173): incomplete case statement has no default case item" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 173 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1747412322037 "|Processor|debug:debug1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "debug.v(188) " "Verilog HDL Case Statement warning at debug.v(188): incomplete case statement has no default case item" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 188 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1747412322037 "|Processor|debug:debug1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "current_reg debug.v(129) " "Verilog HDL Always Construct warning at debug.v(129): inferring latch(es) for variable \"current_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 129 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1747412322037 "|Processor|debug:debug1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "current_digit debug.v(129) " "Verilog HDL Always Construct warning at debug.v(129): inferring latch(es) for variable \"current_digit\", which holds its previous value in one or more paths through the always construct" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 129 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1747412322037 "|Processor|debug:debug1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "encoded_digit debug.v(129) " "Verilog HDL Always Construct warning at debug.v(129): inferring latch(es) for variable \"encoded_digit\", which holds its previous value in one or more paths through the always construct" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 129 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1747412322037 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_digit\[0\] debug.v(129) " "Inferred latch for \"current_digit\[0\]\" at debug.v(129)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412322037 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_digit\[1\] debug.v(129) " "Inferred latch for \"current_digit\[1\]\" at debug.v(129)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412322037 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_digit\[2\] debug.v(129) " "Inferred latch for \"current_digit\[2\]\" at debug.v(129)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412322037 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_digit\[3\] debug.v(129) " "Inferred latch for \"current_digit\[3\]\" at debug.v(129)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412322037 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_reg\[0\] debug.v(129) " "Inferred latch for \"current_reg\[0\]\" at debug.v(129)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412322037 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_reg\[1\] debug.v(129) " "Inferred latch for \"current_reg\[1\]\" at debug.v(129)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412322037 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_reg\[2\] debug.v(129) " "Inferred latch for \"current_reg\[2\]\" at debug.v(129)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412322037 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_reg\[3\] debug.v(129) " "Inferred latch for \"current_reg\[3\]\" at debug.v(129)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412322037 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_reg\[4\] debug.v(129) " "Inferred latch for \"current_reg\[4\]\" at debug.v(129)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412322037 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_reg\[5\] debug.v(129) " "Inferred latch for \"current_reg\[5\]\" at debug.v(129)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412322037 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_reg\[6\] debug.v(129) " "Inferred latch for \"current_reg\[6\]\" at debug.v(129)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412322037 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_reg\[7\] debug.v(129) " "Inferred latch for \"current_reg\[7\]\" at debug.v(129)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412322037 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_reg\[8\] debug.v(129) " "Inferred latch for \"current_reg\[8\]\" at debug.v(129)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412322037 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_reg\[9\] debug.v(129) " "Inferred latch for \"current_reg\[9\]\" at debug.v(129)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412322037 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_reg\[10\] debug.v(129) " "Inferred latch for \"current_reg\[10\]\" at debug.v(129)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412322037 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_reg\[11\] debug.v(129) " "Inferred latch for \"current_reg\[11\]\" at debug.v(129)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412322037 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_reg\[12\] debug.v(129) " "Inferred latch for \"current_reg\[12\]\" at debug.v(129)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412322037 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_reg\[13\] debug.v(129) " "Inferred latch for \"current_reg\[13\]\" at debug.v(129)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412322037 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_reg\[14\] debug.v(129) " "Inferred latch for \"current_reg\[14\]\" at debug.v(129)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412322037 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_reg\[15\] debug.v(129) " "Inferred latch for \"current_reg\[15\]\" at debug.v(129)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412322037 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_reg\[16\] debug.v(129) " "Inferred latch for \"current_reg\[16\]\" at debug.v(129)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412322037 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_reg\[17\] debug.v(129) " "Inferred latch for \"current_reg\[17\]\" at debug.v(129)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412322037 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_reg\[18\] debug.v(129) " "Inferred latch for \"current_reg\[18\]\" at debug.v(129)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412322037 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_reg\[19\] debug.v(129) " "Inferred latch for \"current_reg\[19\]\" at debug.v(129)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412322037 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_reg\[20\] debug.v(129) " "Inferred latch for \"current_reg\[20\]\" at debug.v(129)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412322037 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_reg\[21\] debug.v(129) " "Inferred latch for \"current_reg\[21\]\" at debug.v(129)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412322037 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_reg\[22\] debug.v(129) " "Inferred latch for \"current_reg\[22\]\" at debug.v(129)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412322037 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_reg\[23\] debug.v(129) " "Inferred latch for \"current_reg\[23\]\" at debug.v(129)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412322037 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_reg\[24\] debug.v(129) " "Inferred latch for \"current_reg\[24\]\" at debug.v(129)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412322037 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_reg\[25\] debug.v(129) " "Inferred latch for \"current_reg\[25\]\" at debug.v(129)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412322037 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_reg\[26\] debug.v(129) " "Inferred latch for \"current_reg\[26\]\" at debug.v(129)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412322037 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_reg\[27\] debug.v(129) " "Inferred latch for \"current_reg\[27\]\" at debug.v(129)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412322037 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_reg\[28\] debug.v(129) " "Inferred latch for \"current_reg\[28\]\" at debug.v(129)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412322037 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_reg\[29\] debug.v(129) " "Inferred latch for \"current_reg\[29\]\" at debug.v(129)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412322037 "|Processor|debug:debug1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_reg\[30\] debug.v(129) " "Inferred latch for \"current_reg\[30\]\" at debug.v(129)" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412322037 "|Processor|debug:debug1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ascii_master_controller debug:debug1\|ascii_master_controller:ascii_master_controller1 " "Elaborating entity \"ascii_master_controller\" for hierarchy \"debug:debug1\|ascii_master_controller:ascii_master_controller1\"" {  } { { "debug.v" "ascii_master_controller1" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747412322038 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ascii_master_controller.v(170) " "Verilog HDL Case Statement information at ascii_master_controller.v(170): all case item expressions in this case statement are onehot" {  } { { "vga_controller/ascii_master_controller.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/ascii_master_controller.v" 170 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1747412322038 "|Processor|debug:debug1|ascii_master_controller:ascii_master_controller1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\"" {  } { { "vga_controller/ascii_master_controller.v" "controller" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/ascii_master_controller.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747412322039 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 vga_controller.v(141) " "Verilog HDL assignment warning at vga_controller.v(141): truncated value with size 32 to match size of target (13)" {  } { { "vga_controller/vga_controller.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/vga_controller.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747412322040 "|Processor|debug:debug1|ascii_master_controller:ascii_master_controller1|vga_controller:controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_controller.v(143) " "Verilog HDL assignment warning at vga_controller.v(143): truncated value with size 32 to match size of target (10)" {  } { { "vga_controller/vga_controller.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/vga_controller.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747412322040 "|Processor|debug:debug1|ascii_master_controller:ascii_master_controller1|vga_controller:controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|clock_divider:clock " "Elaborating entity \"clock_divider\" for hierarchy \"debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|clock_divider:clock\"" {  } { { "vga_controller/vga_controller.v" "clock" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/vga_controller.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747412322040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_driver debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|vga_driver:driver " "Elaborating entity \"vga_driver\" for hierarchy \"debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|vga_driver:driver\"" {  } { { "vga_controller/vga_controller.v" "driver" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/vga_controller.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747412322040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "double_buffer debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|double_buffer:buffer " "Elaborating entity \"double_buffer\" for hierarchy \"debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|double_buffer:buffer\"" {  } { { "vga_controller/vga_controller.v" "buffer" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/vga_controller.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747412322042 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "double_buffer.v(73) " "Verilog HDL Case Statement information at double_buffer.v(73): all case item expressions in this case statement are onehot" {  } { { "vga_controller/double_buffer.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/double_buffer.v" 73 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1747412322043 "|Processor|debug:debug1|ascii_master_controller:ascii_master_controller1|vga_controller:controller|double_buffer:buffer"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "double_buffer.v(102) " "Verilog HDL Case Statement information at double_buffer.v(102): all case item expressions in this case statement are onehot" {  } { { "vga_controller/double_buffer.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/double_buffer.v" 102 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1747412322043 "|Processor|debug:debug1|ascii_master_controller:ascii_master_controller1|vga_controller:controller|double_buffer:buffer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ascii_buffer_1 debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|double_buffer:buffer\|ascii_buffer_1:buffer1 " "Elaborating entity \"ascii_buffer_1\" for hierarchy \"debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|double_buffer:buffer\|ascii_buffer_1:buffer1\"" {  } { { "vga_controller/double_buffer.v" "buffer1" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/double_buffer.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747412322045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|double_buffer:buffer\|ascii_buffer_1:buffer1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|double_buffer:buffer\|ascii_buffer_1:buffer1\|altsyncram:altsyncram_component\"" {  } { { "vga_controller/ascii_buffer_1/ascii_buffer_1.v" "altsyncram_component" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/ascii_buffer_1/ascii_buffer_1.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747412322050 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|double_buffer:buffer\|ascii_buffer_1:buffer1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|double_buffer:buffer\|ascii_buffer_1:buffer1\|altsyncram:altsyncram_component\"" {  } { { "vga_controller/ascii_buffer_1/ascii_buffer_1.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/ascii_buffer_1/ascii_buffer_1.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747412322050 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|double_buffer:buffer\|ascii_buffer_1:buffer1\|altsyncram:altsyncram_component " "Instantiated megafunction \"debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|double_buffer:buffer\|ascii_buffer_1:buffer1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747412322050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747412322050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ascii_buffer_1.mif " "Parameter \"init_file\" = \"ascii_buffer_1.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747412322050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747412322050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747412322050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747412322050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747412322050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747412322050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747412322050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747412322050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747412322050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747412322050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747412322050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747412322050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747412322050 ""}  } { { "vga_controller/ascii_buffer_1/ascii_buffer_1.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/ascii_buffer_1/ascii_buffer_1.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747412322050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o6o1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o6o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o6o1 " "Found entity 1: altsyncram_o6o1" {  } { { "db/altsyncram_o6o1.tdf" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/db/altsyncram_o6o1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747412322072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412322072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_o6o1 debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|double_buffer:buffer\|ascii_buffer_1:buffer1\|altsyncram:altsyncram_component\|altsyncram_o6o1:auto_generated " "Elaborating entity \"altsyncram_o6o1\" for hierarchy \"debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|double_buffer:buffer\|ascii_buffer_1:buffer1\|altsyncram:altsyncram_component\|altsyncram_o6o1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747412322072 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8192 4800 C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/ascii_buffer_1/ascii_buffer_1.mif " "Memory depth (8192) in the design file differs from memory depth (4800) in the Memory Initialization File \"C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/ascii_buffer_1/ascii_buffer_1.mif\" -- setting initial value for remaining addresses to 0" {  } { { "vga_controller/ascii_buffer_1/ascii_buffer_1.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/ascii_buffer_1/ascii_buffer_1.v" 86 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1747412322077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ascii_buffer_2 debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|double_buffer:buffer\|ascii_buffer_2:buffer2 " "Elaborating entity \"ascii_buffer_2\" for hierarchy \"debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|double_buffer:buffer\|ascii_buffer_2:buffer2\"" {  } { { "vga_controller/double_buffer.v" "buffer2" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/double_buffer.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747412322135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|double_buffer:buffer\|ascii_buffer_2:buffer2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|double_buffer:buffer\|ascii_buffer_2:buffer2\|altsyncram:altsyncram_component\"" {  } { { "vga_controller/ascii_buffer_2/ascii_buffer_2.v" "altsyncram_component" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/ascii_buffer_2/ascii_buffer_2.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747412322138 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|double_buffer:buffer\|ascii_buffer_2:buffer2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|double_buffer:buffer\|ascii_buffer_2:buffer2\|altsyncram:altsyncram_component\"" {  } { { "vga_controller/ascii_buffer_2/ascii_buffer_2.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/ascii_buffer_2/ascii_buffer_2.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747412322139 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|double_buffer:buffer\|ascii_buffer_2:buffer2\|altsyncram:altsyncram_component " "Instantiated megafunction \"debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|double_buffer:buffer\|ascii_buffer_2:buffer2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747412322139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747412322139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../ascii_buffer_2/ascii_buffer_2.mif " "Parameter \"init_file\" = \"../ascii_buffer_2/ascii_buffer_2.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747412322139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747412322139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747412322139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747412322139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747412322139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747412322139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747412322139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747412322139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747412322139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747412322139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747412322139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747412322139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747412322139 ""}  } { { "vga_controller/ascii_buffer_2/ascii_buffer_2.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/ascii_buffer_2/ascii_buffer_2.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747412322139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6op1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6op1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6op1 " "Found entity 1: altsyncram_6op1" {  } { { "db/altsyncram_6op1.tdf" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/db/altsyncram_6op1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747412322161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412322161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6op1 debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|double_buffer:buffer\|ascii_buffer_2:buffer2\|altsyncram:altsyncram_component\|altsyncram_6op1:auto_generated " "Elaborating entity \"altsyncram_6op1\" for hierarchy \"debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|double_buffer:buffer\|ascii_buffer_2:buffer2\|altsyncram:altsyncram_component\|altsyncram_6op1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747412322161 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8192 4800 C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/ascii_buffer_2/ascii_buffer_2.mif " "Memory depth (8192) in the design file differs from memory depth (4800) in the Memory Initialization File \"C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/ascii_buffer_2/ascii_buffer_2.mif\" -- setting initial value for remaining addresses to 0" {  } { { "vga_controller/ascii_buffer_2/ascii_buffer_2.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/ascii_buffer_2/ascii_buffer_2.v" 86 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1747412322163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Char_ROM debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|Char_ROM:rom1 " "Elaborating entity \"Char_ROM\" for hierarchy \"debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|Char_ROM:rom1\"" {  } { { "vga_controller/vga_controller.v" "rom1" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/vga_controller.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747412322201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|Char_ROM:rom1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|Char_ROM:rom1\|altsyncram:altsyncram_component\"" {  } { { "vga_controller/ascii_rom/Char_ROM.v" "altsyncram_component" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/ascii_rom/Char_ROM.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747412322205 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|Char_ROM:rom1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|Char_ROM:rom1\|altsyncram:altsyncram_component\"" {  } { { "vga_controller/ascii_rom/Char_ROM.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/ascii_rom/Char_ROM.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747412322205 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|Char_ROM:rom1\|altsyncram:altsyncram_component " "Instantiated megafunction \"debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|Char_ROM:rom1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747412322205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747412322205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747412322205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./vga_controller/ascii_rom/ASCII_Encode.mif " "Parameter \"init_file\" = \"./vga_controller/ascii_rom/ASCII_Encode.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747412322205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747412322205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747412322205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747412322205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747412322205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747412322205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747412322205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747412322205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747412322205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747412322205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747412322205 ""}  } { { "vga_controller/ascii_rom/Char_ROM.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/ascii_rom/Char_ROM.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747412322205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0dj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0dj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0dj1 " "Found entity 1: altsyncram_0dj1" {  } { { "db/altsyncram_0dj1.tdf" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/db/altsyncram_0dj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747412322226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412322226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0dj1 debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|Char_ROM:rom1\|altsyncram:altsyncram_component\|altsyncram_0dj1:auto_generated " "Elaborating entity \"altsyncram_0dj1\" for hierarchy \"debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|Char_ROM:rom1\|altsyncram:altsyncram_component\|altsyncram_0dj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747412322226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ascii_master debug:debug1\|ascii_master_controller:ascii_master_controller1\|ascii_master:master " "Elaborating entity \"ascii_master\" for hierarchy \"debug:debug1\|ascii_master_controller:ascii_master_controller1\|ascii_master:master\"" {  } { { "vga_controller/ascii_master_controller.v" "master" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/ascii_master_controller.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747412322230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram debug:debug1\|ascii_master_controller:ascii_master_controller1\|ascii_master:master\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"debug:debug1\|ascii_master_controller:ascii_master_controller1\|ascii_master:master\|altsyncram:altsyncram_component\"" {  } { { "vga_controller/ascii_master/ascii_master.v" "altsyncram_component" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/ascii_master/ascii_master.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747412322233 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "debug:debug1\|ascii_master_controller:ascii_master_controller1\|ascii_master:master\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"debug:debug1\|ascii_master_controller:ascii_master_controller1\|ascii_master:master\|altsyncram:altsyncram_component\"" {  } { { "vga_controller/ascii_master/ascii_master.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/ascii_master/ascii_master.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747412322233 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "debug:debug1\|ascii_master_controller:ascii_master_controller1\|ascii_master:master\|altsyncram:altsyncram_component " "Instantiated megafunction \"debug:debug1\|ascii_master_controller:ascii_master_controller1\|ascii_master:master\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747412322233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747412322233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747412322233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747412322233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747412322233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../ascii_master/ascii_master.mif " "Parameter \"init_file\" = \"../ascii_master/ascii_master.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747412322233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747412322233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747412322233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747412322233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8192 " "Parameter \"numwords_b\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747412322233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747412322233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747412322233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747412322233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747412322233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747412322233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747412322233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 13 " "Parameter \"widthad_b\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747412322233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747412322233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747412322233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747412322233 ""}  } { { "vga_controller/ascii_master/ascii_master.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/ascii_master/ascii_master.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747412322233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3p22.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3p22.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3p22 " "Found entity 1: altsyncram_3p22" {  } { { "db/altsyncram_3p22.tdf" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/db/altsyncram_3p22.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747412322256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412322256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3p22 debug:debug1\|ascii_master_controller:ascii_master_controller1\|ascii_master:master\|altsyncram:altsyncram_component\|altsyncram_3p22:auto_generated " "Elaborating entity \"altsyncram_3p22\" for hierarchy \"debug:debug1\|ascii_master_controller:ascii_master_controller1\|ascii_master:master\|altsyncram:altsyncram_component\|altsyncram_3p22:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747412322256 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8192 4800 C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/ascii_master/ascii_master.mif " "Memory depth (8192) in the design file differs from memory depth (4800) in the Memory Initialization File \"C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/ascii_master/ascii_master.mif\" -- setting initial value for remaining addresses to 0" {  } { { "vga_controller/ascii_master/ascii_master.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/ascii_master/ascii_master.v" 89 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1747412322259 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|double_buffer:buffer\|ascii_buffer_2:buffer2\|altsyncram:altsyncram_component\|altsyncram_6op1:auto_generated\|q_a\[31\] " "Synthesized away node \"debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|double_buffer:buffer\|ascii_buffer_2:buffer2\|altsyncram:altsyncram_component\|altsyncram_6op1:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_6op1.tdf" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/db/altsyncram_6op1.tdf" 781 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vga_controller/ascii_buffer_2/ascii_buffer_2.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/ascii_buffer_2/ascii_buffer_2.v" 86 0 0 } } { "vga_controller/double_buffer.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/double_buffer.v" 54 0 0 } } { "vga_controller/vga_controller.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/vga_controller.v" 127 0 0 } } { "vga_controller/ascii_master_controller.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/ascii_master_controller.v" 56 0 0 } } { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 228 0 0 } } { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 703 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747412322453 "|Processor|debug:debug1|ascii_master_controller:ascii_master_controller1|vga_controller:controller|double_buffer:buffer|ascii_buffer_2:buffer2|altsyncram:altsyncram_component|altsyncram_6op1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|double_buffer:buffer\|ascii_buffer_1:buffer1\|altsyncram:altsyncram_component\|altsyncram_o6o1:auto_generated\|q_a\[31\] " "Synthesized away node \"debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|double_buffer:buffer\|ascii_buffer_1:buffer1\|altsyncram:altsyncram_component\|altsyncram_o6o1:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_o6o1.tdf" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/db/altsyncram_o6o1.tdf" 781 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vga_controller/ascii_buffer_1/ascii_buffer_1.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/ascii_buffer_1/ascii_buffer_1.v" 86 0 0 } } { "vga_controller/double_buffer.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/double_buffer.v" 45 0 0 } } { "vga_controller/vga_controller.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/vga_controller.v" 127 0 0 } } { "vga_controller/ascii_master_controller.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/ascii_master_controller.v" 56 0 0 } } { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 228 0 0 } } { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 703 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747412322453 "|Processor|debug:debug1|ascii_master_controller:ascii_master_controller1|vga_controller:controller|double_buffer:buffer|ascii_buffer_1:buffer1|altsyncram:altsyncram_component|altsyncram_o6o1:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1747412322453 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1747412322453 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "debug:debug1\|ascii_master_controller:ascii_master_controller1\|ascii_master:master\|altsyncram:altsyncram_component\|altsyncram_3p22:auto_generated\|q_b\[31\] " "Synthesized away node \"debug:debug1\|ascii_master_controller:ascii_master_controller1\|ascii_master:master\|altsyncram:altsyncram_component\|altsyncram_3p22:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_3p22.tdf" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/db/altsyncram_3p22.tdf" 1061 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vga_controller/ascii_master/ascii_master.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/ascii_master/ascii_master.v" 89 0 0 } } { "vga_controller/ascii_master_controller.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/ascii_master_controller.v" 73 0 0 } } { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 228 0 0 } } { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 703 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747412322454 "|Processor|debug:debug1|ascii_master_controller:ascii_master_controller1|ascii_master:master|altsyncram:altsyncram_component|altsyncram_3p22:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1747412322454 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1747412322454 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "19 " "Inferred 19 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "debug:debug1\|Mod9 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"debug:debug1\|Mod9\"" {  } { { "debug.v" "Mod9" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 184 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747412324139 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "debug:debug1\|Div8 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"debug:debug1\|Div8\"" {  } { { "debug.v" "Div8" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 183 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747412324139 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "debug:debug1\|Mod8 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"debug:debug1\|Mod8\"" {  } { { "debug.v" "Mod8" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 183 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747412324139 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "debug:debug1\|Div7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"debug:debug1\|Div7\"" {  } { { "debug.v" "Div7" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 182 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747412324139 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "debug:debug1\|Mod7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"debug:debug1\|Mod7\"" {  } { { "debug.v" "Mod7" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 182 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747412324139 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "debug:debug1\|Div6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"debug:debug1\|Div6\"" {  } { { "debug.v" "Div6" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 181 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747412324139 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "debug:debug1\|Mod6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"debug:debug1\|Mod6\"" {  } { { "debug.v" "Mod6" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 181 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747412324139 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "debug:debug1\|Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"debug:debug1\|Div5\"" {  } { { "debug.v" "Div5" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 180 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747412324139 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "debug:debug1\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"debug:debug1\|Mod5\"" {  } { { "debug.v" "Mod5" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 180 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747412324139 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "debug:debug1\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"debug:debug1\|Div4\"" {  } { { "debug.v" "Div4" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 179 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747412324139 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "debug:debug1\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"debug:debug1\|Mod4\"" {  } { { "debug.v" "Mod4" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 179 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747412324139 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "debug:debug1\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"debug:debug1\|Div3\"" {  } { { "debug.v" "Div3" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 178 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747412324139 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "debug:debug1\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"debug:debug1\|Mod3\"" {  } { { "debug.v" "Mod3" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 178 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747412324139 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "debug:debug1\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"debug:debug1\|Div2\"" {  } { { "debug.v" "Div2" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 177 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747412324139 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "debug:debug1\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"debug:debug1\|Mod2\"" {  } { { "debug.v" "Mod2" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 177 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747412324139 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "debug:debug1\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"debug:debug1\|Div1\"" {  } { { "debug.v" "Div1" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 176 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747412324139 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "debug:debug1\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"debug:debug1\|Mod1\"" {  } { { "debug.v" "Mod1" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 176 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747412324139 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "debug:debug1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"debug:debug1\|Div0\"" {  } { { "debug.v" "Div0" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 175 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747412324139 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "debug:debug1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"debug:debug1\|Mod0\"" {  } { { "debug.v" "Mod0" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 175 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747412324139 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1747412324139 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "debug:debug1\|lpm_divide:Mod9 " "Elaborated megafunction instantiation \"debug:debug1\|lpm_divide:Mod9\"" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 184 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747412324163 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "debug:debug1\|lpm_divide:Mod9 " "Instantiated megafunction \"debug:debug1\|lpm_divide:Mod9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747412324163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747412324163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747412324163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747412324163 ""}  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 184 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747412324163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_l3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_l3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_l3m " "Found entity 1: lpm_divide_l3m" {  } { { "db/lpm_divide_l3m.tdf" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/db/lpm_divide_l3m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747412324182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412324182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/db/sign_div_unsign_olh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747412324189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412324189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mve " "Found entity 1: alt_u_div_mve" {  } { { "db/alt_u_div_mve.tdf" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/db/alt_u_div_mve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747412324204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412324204 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "debug:debug1\|lpm_divide:Div8 " "Elaborated megafunction instantiation \"debug:debug1\|lpm_divide:Div8\"" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 183 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747412324212 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "debug:debug1\|lpm_divide:Div8 " "Instantiated megafunction \"debug:debug1\|lpm_divide:Div8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747412324212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747412324212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747412324212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747412324212 ""}  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 183 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747412324212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ibm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ibm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ibm " "Found entity 1: lpm_divide_ibm" {  } { { "db/lpm_divide_ibm.tdf" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/db/lpm_divide_ibm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747412324231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412324231 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "debug:debug1\|lpm_divide:Div7 " "Elaborated megafunction instantiation \"debug:debug1\|lpm_divide:Div7\"" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 182 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747412324237 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "debug:debug1\|lpm_divide:Div7 " "Instantiated megafunction \"debug:debug1\|lpm_divide:Div7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747412324237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747412324237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747412324237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747412324237 ""}  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 182 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747412324237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_lbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_lbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_lbm " "Found entity 1: lpm_divide_lbm" {  } { { "db/lpm_divide_lbm.tdf" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/db/lpm_divide_lbm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747412324256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412324256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/db/sign_div_unsign_rlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747412324263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412324263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_sve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_sve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_sve " "Found entity 1: alt_u_div_sve" {  } { { "db/alt_u_div_sve.tdf" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/db/alt_u_div_sve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747412324281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412324281 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "debug:debug1\|lpm_divide:Div6 " "Elaborated megafunction instantiation \"debug:debug1\|lpm_divide:Div6\"" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 181 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747412324291 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "debug:debug1\|lpm_divide:Div6 " "Instantiated megafunction \"debug:debug1\|lpm_divide:Div6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747412324291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747412324291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747412324291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747412324291 ""}  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 181 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747412324291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vcm " "Found entity 1: lpm_divide_vcm" {  } { { "db/lpm_divide_vcm.tdf" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/db/lpm_divide_vcm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747412324311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412324311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5nh " "Found entity 1: sign_div_unsign_5nh" {  } { { "db/sign_div_unsign_5nh.tdf" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/db/sign_div_unsign_5nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747412324318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412324318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g2f " "Found entity 1: alt_u_div_g2f" {  } { { "db/alt_u_div_g2f.tdf" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/db/alt_u_div_g2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747412324338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412324338 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "debug:debug1\|lpm_divide:Div5 " "Elaborated megafunction instantiation \"debug:debug1\|lpm_divide:Div5\"" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 180 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747412324349 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "debug:debug1\|lpm_divide:Div5 " "Instantiated megafunction \"debug:debug1\|lpm_divide:Div5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747412324349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747412324349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747412324349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747412324349 ""}  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 180 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747412324349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3dm " "Found entity 1: lpm_divide_3dm" {  } { { "db/lpm_divide_3dm.tdf" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/db/lpm_divide_3dm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747412324368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412324368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/db/sign_div_unsign_9nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747412324375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412324375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o2f " "Found entity 1: alt_u_div_o2f" {  } { { "db/alt_u_div_o2f.tdf" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/db/alt_u_div_o2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747412324396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412324396 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "debug:debug1\|lpm_divide:Div4 " "Elaborated megafunction instantiation \"debug:debug1\|lpm_divide:Div4\"" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 179 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747412324408 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "debug:debug1\|lpm_divide:Div4 " "Instantiated megafunction \"debug:debug1\|lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747412324408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 17 " "Parameter \"LPM_WIDTHD\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747412324408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747412324408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747412324408 ""}  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 179 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747412324408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_6dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_6dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_6dm " "Found entity 1: lpm_divide_6dm" {  } { { "db/lpm_divide_6dm.tdf" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/db/lpm_divide_6dm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747412324428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412324428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_cnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_cnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_cnh " "Found entity 1: sign_div_unsign_cnh" {  } { { "db/sign_div_unsign_cnh.tdf" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/db/sign_div_unsign_cnh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747412324435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412324435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_u2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_u2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_u2f " "Found entity 1: alt_u_div_u2f" {  } { { "db/alt_u_div_u2f.tdf" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/db/alt_u_div_u2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747412324459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412324459 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "debug:debug1\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"debug:debug1\|lpm_divide:Div3\"" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 178 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747412324472 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "debug:debug1\|lpm_divide:Div3 " "Instantiated megafunction \"debug:debug1\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747412324472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 20 " "Parameter \"LPM_WIDTHD\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747412324472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747412324472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747412324472 ""}  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 178 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747412324472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0dm " "Found entity 1: lpm_divide_0dm" {  } { { "db/lpm_divide_0dm.tdf" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/db/lpm_divide_0dm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747412324492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412324492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_6nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_6nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_6nh " "Found entity 1: sign_div_unsign_6nh" {  } { { "db/sign_div_unsign_6nh.tdf" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/db/sign_div_unsign_6nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747412324498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412324498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_i2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_i2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_i2f " "Found entity 1: alt_u_div_i2f" {  } { { "db/alt_u_div_i2f.tdf" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/db/alt_u_div_i2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747412324524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412324524 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "debug:debug1\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"debug:debug1\|lpm_divide:Div2\"" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 177 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747412324537 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "debug:debug1\|lpm_divide:Div2 " "Instantiated megafunction \"debug:debug1\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747412324538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 24 " "Parameter \"LPM_WIDTHD\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747412324538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747412324538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747412324538 ""}  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 177 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747412324538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4dm " "Found entity 1: lpm_divide_4dm" {  } { { "db/lpm_divide_4dm.tdf" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/db/lpm_divide_4dm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747412324557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412324557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_anh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_anh " "Found entity 1: sign_div_unsign_anh" {  } { { "db/sign_div_unsign_anh.tdf" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/db/sign_div_unsign_anh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747412324564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412324564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_q2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_q2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_q2f " "Found entity 1: alt_u_div_q2f" {  } { { "db/alt_u_div_q2f.tdf" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/db/alt_u_div_q2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747412324590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412324590 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "debug:debug1\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"debug:debug1\|lpm_divide:Div1\"" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 176 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747412324604 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "debug:debug1\|lpm_divide:Div1 " "Instantiated megafunction \"debug:debug1\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747412324604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 27 " "Parameter \"LPM_WIDTHD\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747412324604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747412324604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747412324604 ""}  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 176 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747412324604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_7dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_7dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_7dm " "Found entity 1: lpm_divide_7dm" {  } { { "db/lpm_divide_7dm.tdf" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/db/lpm_divide_7dm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747412324623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412324623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dnh " "Found entity 1: sign_div_unsign_dnh" {  } { { "db/sign_div_unsign_dnh.tdf" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/db/sign_div_unsign_dnh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747412324630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412324630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_03f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_03f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_03f " "Found entity 1: alt_u_div_03f" {  } { { "db/alt_u_div_03f.tdf" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/db/alt_u_div_03f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747412324660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412324660 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "debug:debug1\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"debug:debug1\|lpm_divide:Div0\"" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 175 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747412324675 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "debug:debug1\|lpm_divide:Div0 " "Instantiated megafunction \"debug:debug1\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747412324675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 30 " "Parameter \"LPM_WIDTHD\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747412324675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747412324675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747412324675 ""}  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 175 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747412324675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_1dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_1dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_1dm " "Found entity 1: lpm_divide_1dm" {  } { { "db/lpm_divide_1dm.tdf" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/db/lpm_divide_1dm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747412324694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412324694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7nh " "Found entity 1: sign_div_unsign_7nh" {  } { { "db/sign_div_unsign_7nh.tdf" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/db/sign_div_unsign_7nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747412324701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412324701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_k2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_k2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_k2f " "Found entity 1: alt_u_div_k2f" {  } { { "db/alt_u_div_k2f.tdf" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/db/alt_u_div_k2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747412324731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412324731 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1747412325446 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "debug:debug1\|current_digit\[0\] " "Latch debug:debug1\|current_digit\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA debug:debug1\|X_coord\[31\] " "Ports D and ENA on the latch are fed by the same signal debug:debug1\|X_coord\[31\]" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 113 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1747412325530 ""}  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1747412325530 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "debug:debug1\|current_reg\[0\] " "Latch debug:debug1\|current_reg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA debug:debug1\|Y_coord\[31\] " "Ports D and ENA on the latch are fed by the same signal debug:debug1\|Y_coord\[31\]" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 113 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1747412325530 ""}  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1747412325530 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "debug:debug1\|current_digit\[1\] " "Latch debug:debug1\|current_digit\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA debug:debug1\|X_coord\[31\] " "Ports D and ENA on the latch are fed by the same signal debug:debug1\|X_coord\[31\]" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 113 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1747412325530 ""}  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1747412325530 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "debug:debug1\|current_reg\[1\] " "Latch debug:debug1\|current_reg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA debug:debug1\|Y_coord\[31\] " "Ports D and ENA on the latch are fed by the same signal debug:debug1\|Y_coord\[31\]" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 113 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1747412325530 ""}  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1747412325530 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "debug:debug1\|current_digit\[2\] " "Latch debug:debug1\|current_digit\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA debug:debug1\|X_coord\[31\] " "Ports D and ENA on the latch are fed by the same signal debug:debug1\|X_coord\[31\]" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 113 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1747412325530 ""}  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1747412325530 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "debug:debug1\|current_reg\[2\] " "Latch debug:debug1\|current_reg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA debug:debug1\|Y_coord\[31\] " "Ports D and ENA on the latch are fed by the same signal debug:debug1\|Y_coord\[31\]" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 113 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1747412325530 ""}  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1747412325530 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "debug:debug1\|current_digit\[3\] " "Latch debug:debug1\|current_digit\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA debug:debug1\|X_coord\[31\] " "Ports D and ENA on the latch are fed by the same signal debug:debug1\|X_coord\[31\]" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 113 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1747412325530 ""}  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1747412325530 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "debug:debug1\|current_reg\[3\] " "Latch debug:debug1\|current_reg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA debug:debug1\|Y_coord\[31\] " "Ports D and ENA on the latch are fed by the same signal debug:debug1\|Y_coord\[31\]" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 113 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1747412325530 ""}  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1747412325530 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "debug:debug1\|current_reg\[4\] " "Latch debug:debug1\|current_reg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA debug:debug1\|Y_coord\[31\] " "Ports D and ENA on the latch are fed by the same signal debug:debug1\|Y_coord\[31\]" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 113 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1747412325530 ""}  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1747412325530 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "debug:debug1\|current_reg\[7\] " "Latch debug:debug1\|current_reg\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA debug:debug1\|Y_coord\[31\] " "Ports D and ENA on the latch are fed by the same signal debug:debug1\|Y_coord\[31\]" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 113 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1747412325530 ""}  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1747412325530 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "debug:debug1\|current_reg\[10\] " "Latch debug:debug1\|current_reg\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA debug:debug1\|Y_coord\[31\] " "Ports D and ENA on the latch are fed by the same signal debug:debug1\|Y_coord\[31\]" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 113 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1747412325530 ""}  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1747412325530 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "debug:debug1\|current_reg\[14\] " "Latch debug:debug1\|current_reg\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA debug:debug1\|Y_coord\[31\] " "Ports D and ENA on the latch are fed by the same signal debug:debug1\|Y_coord\[31\]" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 113 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1747412325530 ""}  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1747412325530 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "debug:debug1\|current_reg\[17\] " "Latch debug:debug1\|current_reg\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA debug:debug1\|Y_coord\[31\] " "Ports D and ENA on the latch are fed by the same signal debug:debug1\|Y_coord\[31\]" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 113 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1747412325530 ""}  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1747412325530 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "debug:debug1\|current_reg\[20\] " "Latch debug:debug1\|current_reg\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA debug:debug1\|Y_coord\[31\] " "Ports D and ENA on the latch are fed by the same signal debug:debug1\|Y_coord\[31\]" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 113 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1747412325530 ""}  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1747412325530 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "debug:debug1\|current_reg\[24\] " "Latch debug:debug1\|current_reg\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA debug:debug1\|Y_coord\[31\] " "Ports D and ENA on the latch are fed by the same signal debug:debug1\|Y_coord\[31\]" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 113 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1747412325530 ""}  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1747412325530 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "debug:debug1\|current_reg\[27\] " "Latch debug:debug1\|current_reg\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA debug:debug1\|Y_coord\[31\] " "Ports D and ENA on the latch are fed by the same signal debug:debug1\|Y_coord\[31\]" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 113 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1747412325530 ""}  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1747412325530 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "debug:debug1\|current_reg\[30\] " "Latch debug:debug1\|current_reg\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA debug:debug1\|Y_coord\[31\] " "Ports D and ENA on the latch are fed by the same signal debug:debug1\|Y_coord\[31\]" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 113 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1747412325530 ""}  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1747412325530 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "debug:debug1\|current_reg\[5\] " "Latch debug:debug1\|current_reg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA debug:debug1\|Y_coord\[31\] " "Ports D and ENA on the latch are fed by the same signal debug:debug1\|Y_coord\[31\]" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 113 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1747412325530 ""}  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1747412325530 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "debug:debug1\|current_reg\[8\] " "Latch debug:debug1\|current_reg\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA debug:debug1\|Y_coord\[31\] " "Ports D and ENA on the latch are fed by the same signal debug:debug1\|Y_coord\[31\]" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 113 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1747412325530 ""}  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1747412325530 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "debug:debug1\|current_reg\[11\] " "Latch debug:debug1\|current_reg\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA debug:debug1\|Y_coord\[31\] " "Ports D and ENA on the latch are fed by the same signal debug:debug1\|Y_coord\[31\]" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 113 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1747412325530 ""}  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1747412325530 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "debug:debug1\|current_reg\[15\] " "Latch debug:debug1\|current_reg\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA debug:debug1\|Y_coord\[31\] " "Ports D and ENA on the latch are fed by the same signal debug:debug1\|Y_coord\[31\]" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 113 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1747412325530 ""}  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1747412325530 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "debug:debug1\|current_reg\[18\] " "Latch debug:debug1\|current_reg\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA debug:debug1\|Y_coord\[31\] " "Ports D and ENA on the latch are fed by the same signal debug:debug1\|Y_coord\[31\]" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 113 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1747412325531 ""}  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1747412325531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "debug:debug1\|current_reg\[21\] " "Latch debug:debug1\|current_reg\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA debug:debug1\|Y_coord\[31\] " "Ports D and ENA on the latch are fed by the same signal debug:debug1\|Y_coord\[31\]" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 113 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1747412325531 ""}  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1747412325531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "debug:debug1\|current_reg\[25\] " "Latch debug:debug1\|current_reg\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA debug:debug1\|Y_coord\[31\] " "Ports D and ENA on the latch are fed by the same signal debug:debug1\|Y_coord\[31\]" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 113 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1747412325531 ""}  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1747412325531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "debug:debug1\|current_reg\[28\] " "Latch debug:debug1\|current_reg\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA debug:debug1\|Y_coord\[31\] " "Ports D and ENA on the latch are fed by the same signal debug:debug1\|Y_coord\[31\]" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 113 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1747412325531 ""}  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1747412325531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "debug:debug1\|current_reg\[6\] " "Latch debug:debug1\|current_reg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA debug:debug1\|Y_coord\[31\] " "Ports D and ENA on the latch are fed by the same signal debug:debug1\|Y_coord\[31\]" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 113 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1747412325531 ""}  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1747412325531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "debug:debug1\|current_reg\[9\] " "Latch debug:debug1\|current_reg\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA debug:debug1\|Y_coord\[31\] " "Ports D and ENA on the latch are fed by the same signal debug:debug1\|Y_coord\[31\]" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 113 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1747412325531 ""}  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1747412325531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "debug:debug1\|current_reg\[12\] " "Latch debug:debug1\|current_reg\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA debug:debug1\|Y_coord\[31\] " "Ports D and ENA on the latch are fed by the same signal debug:debug1\|Y_coord\[31\]" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 113 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1747412325531 ""}  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1747412325531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "debug:debug1\|current_reg\[16\] " "Latch debug:debug1\|current_reg\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA debug:debug1\|Y_coord\[31\] " "Ports D and ENA on the latch are fed by the same signal debug:debug1\|Y_coord\[31\]" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 113 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1747412325531 ""}  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1747412325531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "debug:debug1\|current_reg\[19\] " "Latch debug:debug1\|current_reg\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA debug:debug1\|Y_coord\[31\] " "Ports D and ENA on the latch are fed by the same signal debug:debug1\|Y_coord\[31\]" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 113 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1747412325531 ""}  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1747412325531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "debug:debug1\|current_reg\[22\] " "Latch debug:debug1\|current_reg\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA debug:debug1\|Y_coord\[31\] " "Ports D and ENA on the latch are fed by the same signal debug:debug1\|Y_coord\[31\]" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 113 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1747412325531 ""}  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1747412325531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "debug:debug1\|current_reg\[26\] " "Latch debug:debug1\|current_reg\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA debug:debug1\|Y_coord\[31\] " "Ports D and ENA on the latch are fed by the same signal debug:debug1\|Y_coord\[31\]" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 113 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1747412325531 ""}  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1747412325531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "debug:debug1\|current_reg\[29\] " "Latch debug:debug1\|current_reg\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA debug:debug1\|Y_coord\[31\] " "Ports D and ENA on the latch are fed by the same signal debug:debug1\|Y_coord\[31\]" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 113 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1747412325531 ""}  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1747412325531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "debug:debug1\|current_reg\[13\] " "Latch debug:debug1\|current_reg\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA debug:debug1\|Y_coord\[31\] " "Ports D and ENA on the latch are fed by the same signal debug:debug1\|Y_coord\[31\]" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 113 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1747412325531 ""}  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1747412325531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "debug:debug1\|current_reg\[23\] " "Latch debug:debug1\|current_reg\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA debug:debug1\|Y_coord\[31\] " "Ports D and ENA on the latch are fed by the same signal debug:debug1\|Y_coord\[31\]" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 113 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1747412325531 ""}  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1747412325531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory1\|sys_data_in\[3\] " "Latch memory:memory1\|sys_data_in\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_addr\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_addr\[0\]" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 203 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1747412325531 ""}  } { { "memory/memory.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1747412325531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory1\|sys_data_in\[11\] " "Latch memory:memory1\|sys_data_in\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_op\[3\] " "Ports D and ENA on the latch are fed by the same signal mem_op\[3\]" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 203 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1747412325531 ""}  } { { "memory/memory.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1747412325531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory1\|sys_data_in\[27\] " "Latch memory:memory1\|sys_data_in\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_op\[3\] " "Ports D and ENA on the latch are fed by the same signal mem_op\[3\]" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 203 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1747412325531 ""}  } { { "memory/memory.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1747412325531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory1\|sys_data_in\[19\] " "Latch memory:memory1\|sys_data_in\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_op\[3\] " "Ports D and ENA on the latch are fed by the same signal mem_op\[3\]" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 203 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1747412325531 ""}  } { { "memory/memory.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1747412325531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoded_mem_op\[1\] " "Latch decoded_mem_op\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_instruction\[6\] " "Ports D and ENA on the latch are fed by the same signal current_instruction\[6\]" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 203 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1747412325531 ""}  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 343 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1747412325531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoded_mem_op\[2\] " "Latch decoded_mem_op\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_instruction\[6\] " "Ports D and ENA on the latch are fed by the same signal current_instruction\[6\]" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 203 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1747412325531 ""}  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 343 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1747412325531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoded_mem_op\[0\] " "Latch decoded_mem_op\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_instruction\[6\] " "Ports D and ENA on the latch are fed by the same signal current_instruction\[6\]" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 203 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1747412325531 ""}  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 343 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1747412325531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoded_mem_op\[3\] " "Latch decoded_mem_op\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_instruction\[6\] " "Ports D and ENA on the latch are fed by the same signal current_instruction\[6\]" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 203 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1747412325531 ""}  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 343 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1747412325531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory1\|sys_data_in\[18\] " "Latch memory:memory1\|sys_data_in\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_op\[3\] " "Ports D and ENA on the latch are fed by the same signal mem_op\[3\]" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 203 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1747412325531 ""}  } { { "memory/memory.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1747412325531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory1\|sys_data_in\[26\] " "Latch memory:memory1\|sys_data_in\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_op\[3\] " "Ports D and ENA on the latch are fed by the same signal mem_op\[3\]" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 203 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1747412325531 ""}  } { { "memory/memory.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1747412325531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory1\|sys_data_in\[10\] " "Latch memory:memory1\|sys_data_in\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_op\[3\] " "Ports D and ENA on the latch are fed by the same signal mem_op\[3\]" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 203 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1747412325531 ""}  } { { "memory/memory.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1747412325531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory1\|sys_data_in\[2\] " "Latch memory:memory1\|sys_data_in\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_op\[3\] " "Ports D and ENA on the latch are fed by the same signal mem_op\[3\]" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 203 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1747412325531 ""}  } { { "memory/memory.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1747412325531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory1\|sys_data_in\[17\] " "Latch memory:memory1\|sys_data_in\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_addr\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_addr\[0\]" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 203 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1747412325531 ""}  } { { "memory/memory.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1747412325531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory1\|sys_data_in\[25\] " "Latch memory:memory1\|sys_data_in\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_op\[3\] " "Ports D and ENA on the latch are fed by the same signal mem_op\[3\]" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 203 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1747412325531 ""}  } { { "memory/memory.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1747412325531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory1\|sys_data_in\[9\] " "Latch memory:memory1\|sys_data_in\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_op\[3\] " "Ports D and ENA on the latch are fed by the same signal mem_op\[3\]" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 203 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1747412325531 ""}  } { { "memory/memory.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1747412325531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory1\|sys_data_in\[1\] " "Latch memory:memory1\|sys_data_in\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_op\[3\] " "Ports D and ENA on the latch are fed by the same signal mem_op\[3\]" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 203 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1747412325531 ""}  } { { "memory/memory.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1747412325531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory1\|sys_data_in\[24\] " "Latch memory:memory1\|sys_data_in\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_op\[3\] " "Ports D and ENA on the latch are fed by the same signal mem_op\[3\]" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 203 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1747412325531 ""}  } { { "memory/memory.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1747412325531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory1\|sys_data_in\[8\] " "Latch memory:memory1\|sys_data_in\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_op\[3\] " "Ports D and ENA on the latch are fed by the same signal mem_op\[3\]" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 203 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1747412325531 ""}  } { { "memory/memory.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1747412325531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory1\|sys_data_in\[16\] " "Latch memory:memory1\|sys_data_in\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_op\[3\] " "Ports D and ENA on the latch are fed by the same signal mem_op\[3\]" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 203 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1747412325531 ""}  } { { "memory/memory.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1747412325531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory1\|sys_data_in\[0\] " "Latch memory:memory1\|sys_data_in\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_op\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_op\[0\]" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 203 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1747412325532 ""}  } { { "memory/memory.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1747412325532 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory1\|sys_data_in\[5\] " "Latch memory:memory1\|sys_data_in\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_addr\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_addr\[0\]" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 203 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1747412325532 ""}  } { { "memory/memory.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1747412325532 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory1\|sys_data_in\[13\] " "Latch memory:memory1\|sys_data_in\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_addr\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_addr\[0\]" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 203 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1747412325532 ""}  } { { "memory/memory.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1747412325532 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory1\|sys_data_in\[29\] " "Latch memory:memory1\|sys_data_in\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_op\[3\] " "Ports D and ENA on the latch are fed by the same signal mem_op\[3\]" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 203 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1747412325532 ""}  } { { "memory/memory.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1747412325532 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory1\|sys_data_in\[21\] " "Latch memory:memory1\|sys_data_in\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_op\[3\] " "Ports D and ENA on the latch are fed by the same signal mem_op\[3\]" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 203 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1747412325532 ""}  } { { "memory/memory.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1747412325532 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory1\|sys_data_in\[22\] " "Latch memory:memory1\|sys_data_in\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_addr\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_addr\[0\]" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 203 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1747412325532 ""}  } { { "memory/memory.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1747412325532 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory1\|sys_data_in\[30\] " "Latch memory:memory1\|sys_data_in\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_addr\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_addr\[0\]" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 203 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1747412325532 ""}  } { { "memory/memory.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1747412325532 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory1\|sys_data_in\[14\] " "Latch memory:memory1\|sys_data_in\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_addr\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_addr\[0\]" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 203 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1747412325532 ""}  } { { "memory/memory.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1747412325532 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory1\|sys_data_in\[6\] " "Latch memory:memory1\|sys_data_in\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_addr\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_addr\[0\]" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 203 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1747412325532 ""}  } { { "memory/memory.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1747412325532 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory1\|sys_data_in\[4\] " "Latch memory:memory1\|sys_data_in\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_addr\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_addr\[0\]" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 203 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1747412325532 ""}  } { { "memory/memory.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1747412325532 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory1\|sys_data_in\[12\] " "Latch memory:memory1\|sys_data_in\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_op\[3\] " "Ports D and ENA on the latch are fed by the same signal mem_op\[3\]" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 203 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1747412325532 ""}  } { { "memory/memory.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1747412325532 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory1\|sys_data_in\[28\] " "Latch memory:memory1\|sys_data_in\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_op\[3\] " "Ports D and ENA on the latch are fed by the same signal mem_op\[3\]" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 203 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1747412325532 ""}  } { { "memory/memory.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1747412325532 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory1\|sys_data_in\[20\] " "Latch memory:memory1\|sys_data_in\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_op\[3\] " "Ports D and ENA on the latch are fed by the same signal mem_op\[3\]" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 203 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1747412325532 ""}  } { { "memory/memory.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1747412325532 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory1\|sys_data_in\[31\] " "Latch memory:memory1\|sys_data_in\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_op\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_op\[0\]" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 203 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1747412325532 ""}  } { { "memory/memory.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1747412325532 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory1\|sys_data_in\[15\] " "Latch memory:memory1\|sys_data_in\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_op\[3\] " "Ports D and ENA on the latch are fed by the same signal mem_op\[3\]" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 203 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1747412325532 ""}  } { { "memory/memory.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1747412325532 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory1\|sys_data_in\[23\] " "Latch memory:memory1\|sys_data_in\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_addr\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_addr\[0\]" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 203 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1747412325532 ""}  } { { "memory/memory.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1747412325532 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory:memory1\|sys_data_in\[7\] " "Latch memory:memory1\|sys_data_in\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem_addr\[0\] " "Ports D and ENA on the latch are fed by the same signal mem_addr\[0\]" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 203 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1747412325532 ""}  } { { "memory/memory.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/memory.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1747412325532 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747412327208 "|Processor|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747412327208 "|Processor|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747412327208 "|Processor|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747412327208 "|Processor|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747412327208 "|Processor|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747412327208 "|Processor|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747412327208 "|Processor|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747412327208 "|Processor|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747412327208 "|Processor|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747412327208 "|Processor|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747412327208 "|Processor|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1747412327208 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1747412327455 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "49 " "49 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1747412329820 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/output_files/Processor.map.smsg " "Generated suppressed messages file C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/output_files/Processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412329972 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1747412330257 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747412330257 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747412330505 "|Processor|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747412330505 "|Processor|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747412330505 "|Processor|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747412330505 "|Processor|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747412330505 "|Processor|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747412330505 "|Processor|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747412330505 "|Processor|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747412330505 "|Processor|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747412330505 "|Processor|SW[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1747412330505 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10978 " "Implemented 10978 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1747412330516 ""} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Implemented 39 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1747412330516 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10567 " "Implemented 10567 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1747412330516 ""} { "Info" "ICUT_CUT_TM_RAMS" "357 " "Implemented 357 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1747412330516 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1747412330516 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 208 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 208 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5157 " "Peak virtual memory: 5157 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1747412330541 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 16 12:18:50 2025 " "Processing ended: Fri May 16 12:18:50 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1747412330541 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1747412330541 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1747412330541 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1747412330541 ""}
