ARM GAS  C:\Users\cinar\AppData\Local\Temp\ccvBGkG9.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 28, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 1
  10              		.eabi_attribute 34, 1
  11              		.eabi_attribute 18, 4
  12              		.file	"system_stm32h7xx.c"
  13              		.text
  14              	.Ltext0:
  15              		.cfi_sections	.debug_frame
  16              		.section	.text.SystemInit,"ax",%progbits
  17              		.align	1
  18              		.global	SystemInit
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv5-d16
  25              	SystemInit:
  26              	.LFB144:
  27              		.file 1 "Src/system_stm32h7xx.c"
   1:Src/system_stm32h7xx.c **** /**
   2:Src/system_stm32h7xx.c ****   ******************************************************************************
   3:Src/system_stm32h7xx.c ****   * @file    system_stm32h7xx.c
   4:Src/system_stm32h7xx.c ****   * @author  MCD Application Team
   5:Src/system_stm32h7xx.c ****   * @brief   CMSIS Cortex-Mx Device Peripheral Access Layer System Source File.
   6:Src/system_stm32h7xx.c ****   *
   7:Src/system_stm32h7xx.c ****   *   This file provides two functions and one global variable to be called from
   8:Src/system_stm32h7xx.c ****   *   user application:
   9:Src/system_stm32h7xx.c ****   *      - SystemInit(): This function is called at startup just after reset and
  10:Src/system_stm32h7xx.c ****   *                      before branch to main program. This call is made inside
  11:Src/system_stm32h7xx.c ****   *                      the "startup_stm32h7xx.s" file.
  12:Src/system_stm32h7xx.c ****   *
  13:Src/system_stm32h7xx.c ****   *      - SystemCoreClock variable: Contains the core clock, it can be used
  14:Src/system_stm32h7xx.c ****   *                                  by the user application to setup the SysTick
  15:Src/system_stm32h7xx.c ****   *                                  timer or configure other parameters.
  16:Src/system_stm32h7xx.c ****   *
  17:Src/system_stm32h7xx.c ****   *      - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must
  18:Src/system_stm32h7xx.c ****   *                                 be called whenever the core clock is changed
  19:Src/system_stm32h7xx.c ****   *                                 during program execution.
  20:Src/system_stm32h7xx.c ****   *
  21:Src/system_stm32h7xx.c ****   *
  22:Src/system_stm32h7xx.c ****   ******************************************************************************
  23:Src/system_stm32h7xx.c ****   * @attention
  24:Src/system_stm32h7xx.c ****   *
  25:Src/system_stm32h7xx.c ****   * <h2><center>&copy; Copyright (c) 2017 STMicroelectronics.
  26:Src/system_stm32h7xx.c ****   * All rights reserved.</center></h2>
  27:Src/system_stm32h7xx.c ****   *
  28:Src/system_stm32h7xx.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  29:Src/system_stm32h7xx.c ****   * the "License"; You may not use this file except in compliance with the
  30:Src/system_stm32h7xx.c ****   * License. You may obtain a copy of the License at:
  31:Src/system_stm32h7xx.c ****   *                        opensource.org/licenses/BSD-3-Clause
ARM GAS  C:\Users\cinar\AppData\Local\Temp\ccvBGkG9.s 			page 2


  32:Src/system_stm32h7xx.c ****   *
  33:Src/system_stm32h7xx.c ****   ******************************************************************************
  34:Src/system_stm32h7xx.c ****   */
  35:Src/system_stm32h7xx.c **** 
  36:Src/system_stm32h7xx.c **** /** @addtogroup CMSIS
  37:Src/system_stm32h7xx.c ****   * @{
  38:Src/system_stm32h7xx.c ****   */
  39:Src/system_stm32h7xx.c **** 
  40:Src/system_stm32h7xx.c **** /** @addtogroup stm32h7xx_system
  41:Src/system_stm32h7xx.c ****   * @{
  42:Src/system_stm32h7xx.c ****   */
  43:Src/system_stm32h7xx.c **** 
  44:Src/system_stm32h7xx.c **** /** @addtogroup STM32H7xx_System_Private_Includes
  45:Src/system_stm32h7xx.c ****   * @{
  46:Src/system_stm32h7xx.c ****   */
  47:Src/system_stm32h7xx.c **** 
  48:Src/system_stm32h7xx.c **** #include "stm32h7xx.h"
  49:Src/system_stm32h7xx.c **** #include <math.h>
  50:Src/system_stm32h7xx.c **** #if !defined  (HSE_VALUE)
  51:Src/system_stm32h7xx.c **** #define HSE_VALUE    ((uint32_t)25000000) /*!< Value of the External oscillator in Hz */
  52:Src/system_stm32h7xx.c **** #endif /* HSE_VALUE */
  53:Src/system_stm32h7xx.c **** 
  54:Src/system_stm32h7xx.c **** #if !defined  (CSI_VALUE)
  55:Src/system_stm32h7xx.c ****   #define CSI_VALUE    ((uint32_t)4000000) /*!< Value of the Internal oscillator in Hz*/
  56:Src/system_stm32h7xx.c **** #endif /* CSI_VALUE */
  57:Src/system_stm32h7xx.c **** 
  58:Src/system_stm32h7xx.c **** #if !defined  (HSI_VALUE)
  59:Src/system_stm32h7xx.c ****   #define HSI_VALUE    ((uint32_t)64000000) /*!< Value of the Internal oscillator in Hz*/
  60:Src/system_stm32h7xx.c **** #endif /* HSI_VALUE */
  61:Src/system_stm32h7xx.c **** 
  62:Src/system_stm32h7xx.c **** 
  63:Src/system_stm32h7xx.c **** /**
  64:Src/system_stm32h7xx.c ****   * @}
  65:Src/system_stm32h7xx.c ****   */
  66:Src/system_stm32h7xx.c **** 
  67:Src/system_stm32h7xx.c **** /** @addtogroup STM32H7xx_System_Private_TypesDefinitions
  68:Src/system_stm32h7xx.c ****   * @{
  69:Src/system_stm32h7xx.c ****   */
  70:Src/system_stm32h7xx.c **** 
  71:Src/system_stm32h7xx.c **** /**
  72:Src/system_stm32h7xx.c ****   * @}
  73:Src/system_stm32h7xx.c ****   */
  74:Src/system_stm32h7xx.c **** 
  75:Src/system_stm32h7xx.c **** /** @addtogroup STM32H7xx_System_Private_Defines
  76:Src/system_stm32h7xx.c ****   * @{
  77:Src/system_stm32h7xx.c ****   */
  78:Src/system_stm32h7xx.c **** 
  79:Src/system_stm32h7xx.c **** /************************* Miscellaneous Configuration ************************/
  80:Src/system_stm32h7xx.c **** /*!< Uncomment the following line if you need to use initialized data in D2 domain SRAM (AHB SRAM) 
  81:Src/system_stm32h7xx.c **** /* #define DATA_IN_D2_SRAM */
  82:Src/system_stm32h7xx.c **** 
  83:Src/system_stm32h7xx.c **** /*!< Uncomment the following line if you need to relocate your vector Table in
  84:Src/system_stm32h7xx.c ****      Internal SRAM. */
  85:Src/system_stm32h7xx.c **** /* #define VECT_TAB_SRAM */
  86:Src/system_stm32h7xx.c **** #define VECT_TAB_OFFSET  0x00000000UL /*!< Vector Table base offset field.
  87:Src/system_stm32h7xx.c ****                                       This value must be a multiple of 0x200. */
  88:Src/system_stm32h7xx.c **** /******************************************************************************/
ARM GAS  C:\Users\cinar\AppData\Local\Temp\ccvBGkG9.s 			page 3


  89:Src/system_stm32h7xx.c **** 
  90:Src/system_stm32h7xx.c **** /**
  91:Src/system_stm32h7xx.c ****   * @}
  92:Src/system_stm32h7xx.c ****   */
  93:Src/system_stm32h7xx.c **** 
  94:Src/system_stm32h7xx.c **** /** @addtogroup STM32H7xx_System_Private_Macros
  95:Src/system_stm32h7xx.c ****   * @{
  96:Src/system_stm32h7xx.c ****   */
  97:Src/system_stm32h7xx.c **** 
  98:Src/system_stm32h7xx.c **** /**
  99:Src/system_stm32h7xx.c ****   * @}
 100:Src/system_stm32h7xx.c ****   */
 101:Src/system_stm32h7xx.c **** 
 102:Src/system_stm32h7xx.c **** /** @addtogroup STM32H7xx_System_Private_Variables
 103:Src/system_stm32h7xx.c ****   * @{
 104:Src/system_stm32h7xx.c ****   */
 105:Src/system_stm32h7xx.c ****   /* This variable is updated in three ways:
 106:Src/system_stm32h7xx.c ****       1) by calling CMSIS function SystemCoreClockUpdate()
 107:Src/system_stm32h7xx.c ****       2) by calling HAL API function HAL_RCC_GetHCLKFreq()
 108:Src/system_stm32h7xx.c ****       3) each time HAL_RCC_ClockConfig() is called to configure the system clock frequency
 109:Src/system_stm32h7xx.c ****          Note: If you use this function to configure the system clock; then there
 110:Src/system_stm32h7xx.c ****                is no need to call the 2 first functions listed above, since SystemCoreClock
 111:Src/system_stm32h7xx.c ****                variable is updated automatically.
 112:Src/system_stm32h7xx.c ****   */
 113:Src/system_stm32h7xx.c ****   uint32_t SystemCoreClock = 64000000;
 114:Src/system_stm32h7xx.c ****   uint32_t SystemD2Clock = 64000000;
 115:Src/system_stm32h7xx.c ****   const  uint8_t D1CorePrescTable[16] = {0, 0, 0, 0, 1, 2, 3, 4, 1, 2, 3, 4, 6, 7, 8, 9};
 116:Src/system_stm32h7xx.c **** 
 117:Src/system_stm32h7xx.c **** /**
 118:Src/system_stm32h7xx.c ****   * @}
 119:Src/system_stm32h7xx.c ****   */
 120:Src/system_stm32h7xx.c **** 
 121:Src/system_stm32h7xx.c **** /** @addtogroup STM32H7xx_System_Private_FunctionPrototypes
 122:Src/system_stm32h7xx.c ****   * @{
 123:Src/system_stm32h7xx.c ****   */
 124:Src/system_stm32h7xx.c **** 
 125:Src/system_stm32h7xx.c **** /**
 126:Src/system_stm32h7xx.c ****   * @}
 127:Src/system_stm32h7xx.c ****   */
 128:Src/system_stm32h7xx.c **** 
 129:Src/system_stm32h7xx.c **** /** @addtogroup STM32H7xx_System_Private_Functions
 130:Src/system_stm32h7xx.c ****   * @{
 131:Src/system_stm32h7xx.c ****   */
 132:Src/system_stm32h7xx.c **** 
 133:Src/system_stm32h7xx.c **** /**
 134:Src/system_stm32h7xx.c ****   * @brief  Setup the microcontroller system
 135:Src/system_stm32h7xx.c ****   *         Initialize the FPU setting and  vector table location
 136:Src/system_stm32h7xx.c ****   *         configuration.
 137:Src/system_stm32h7xx.c ****   * @param  None
 138:Src/system_stm32h7xx.c ****   * @retval None
 139:Src/system_stm32h7xx.c ****   */
 140:Src/system_stm32h7xx.c **** void SystemInit (void)
 141:Src/system_stm32h7xx.c **** {
  28              		.loc 1 141 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  C:\Users\cinar\AppData\Local\Temp\ccvBGkG9.s 			page 4


  32              		@ link register save eliminated.
 142:Src/system_stm32h7xx.c **** #if defined (DATA_IN_D2_SRAM)
 143:Src/system_stm32h7xx.c ****  __IO uint32_t tmpreg;
 144:Src/system_stm32h7xx.c **** #endif /* DATA_IN_D2_SRAM */
 145:Src/system_stm32h7xx.c **** 
 146:Src/system_stm32h7xx.c ****   /* FPU settings ------------------------------------------------------------*/
 147:Src/system_stm32h7xx.c ****   #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
 148:Src/system_stm32h7xx.c ****     SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
  33              		.loc 1 148 5 view .LVU1
  34              		.loc 1 148 16 is_stmt 0 view .LVU2
  35 0000 244A     		ldr	r2, .L4
  36 0002 D2F88830 		ldr	r3, [r2, #136]
  37 0006 43F47003 		orr	r3, r3, #15728640
  38 000a C2F88830 		str	r3, [r2, #136]
 149:Src/system_stm32h7xx.c ****   #endif
 150:Src/system_stm32h7xx.c ****   /* Reset the RCC clock configuration to the default reset state ------------*/
 151:Src/system_stm32h7xx.c **** 
 152:Src/system_stm32h7xx.c ****    /* Increasing the CPU frequency */
 153:Src/system_stm32h7xx.c ****   if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
  39              		.loc 1 153 3 is_stmt 1 view .LVU3
  40              		.loc 1 153 32 is_stmt 0 view .LVU4
  41 000e 224B     		ldr	r3, .L4+4
  42 0010 1B68     		ldr	r3, [r3]
  43 0012 03F00F03 		and	r3, r3, #15
  44              		.loc 1 153 5 view .LVU5
  45 0016 062B     		cmp	r3, #6
  46 0018 06D8     		bhi	.L2
 154:Src/system_stm32h7xx.c ****   {
 155:Src/system_stm32h7xx.c ****     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
 156:Src/system_stm32h7xx.c **** 	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
  47              		.loc 1 156 2 is_stmt 1 view .LVU6
  48 001a 1F4A     		ldr	r2, .L4+4
  49 001c 1368     		ldr	r3, [r2]
  50 001e 23F00F03 		bic	r3, r3, #15
  51 0022 43F00703 		orr	r3, r3, #7
  52 0026 1360     		str	r3, [r2]
  53              	.L2:
 157:Src/system_stm32h7xx.c ****   }
 158:Src/system_stm32h7xx.c **** 
 159:Src/system_stm32h7xx.c ****   /* Set HSION bit */
 160:Src/system_stm32h7xx.c ****   RCC->CR |= RCC_CR_HSION;
  54              		.loc 1 160 3 view .LVU7
  55              		.loc 1 160 11 is_stmt 0 view .LVU8
  56 0028 1C4B     		ldr	r3, .L4+8
  57 002a 1A68     		ldr	r2, [r3]
  58 002c 42F00102 		orr	r2, r2, #1
  59 0030 1A60     		str	r2, [r3]
 161:Src/system_stm32h7xx.c **** 
 162:Src/system_stm32h7xx.c ****   /* Reset CFGR register */
 163:Src/system_stm32h7xx.c ****   RCC->CFGR = 0x00000000;
  60              		.loc 1 163 3 is_stmt 1 view .LVU9
  61              		.loc 1 163 13 is_stmt 0 view .LVU10
  62 0032 0022     		movs	r2, #0
  63 0034 1A61     		str	r2, [r3, #16]
 164:Src/system_stm32h7xx.c **** 
 165:Src/system_stm32h7xx.c ****   /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
 166:Src/system_stm32h7xx.c ****   RCC->CR &= 0xEAF6ED7FU;
ARM GAS  C:\Users\cinar\AppData\Local\Temp\ccvBGkG9.s 			page 5


  64              		.loc 1 166 3 is_stmt 1 view .LVU11
  65              		.loc 1 166 11 is_stmt 0 view .LVU12
  66 0036 1968     		ldr	r1, [r3]
  67 0038 194A     		ldr	r2, .L4+12
  68 003a 0A40     		ands	r2, r2, r1
  69 003c 1A60     		str	r2, [r3]
 167:Src/system_stm32h7xx.c ****   
 168:Src/system_stm32h7xx.c ****    /* Decreasing the number of wait states because of lower CPU frequency */
 169:Src/system_stm32h7xx.c ****   if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
  70              		.loc 1 169 3 is_stmt 1 view .LVU13
  71              		.loc 1 169 32 is_stmt 0 view .LVU14
  72 003e 164B     		ldr	r3, .L4+4
  73 0040 1B68     		ldr	r3, [r3]
  74              		.loc 1 169 5 view .LVU15
  75 0042 13F0080F 		tst	r3, #8
  76 0046 06D0     		beq	.L3
 170:Src/system_stm32h7xx.c ****   {
 171:Src/system_stm32h7xx.c ****     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
 172:Src/system_stm32h7xx.c **** 	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
  77              		.loc 1 172 2 is_stmt 1 view .LVU16
  78 0048 134A     		ldr	r2, .L4+4
  79 004a 1368     		ldr	r3, [r2]
  80 004c 23F00F03 		bic	r3, r3, #15
  81 0050 43F00703 		orr	r3, r3, #7
  82 0054 1360     		str	r3, [r2]
  83              	.L3:
 173:Src/system_stm32h7xx.c ****   }
 174:Src/system_stm32h7xx.c **** 
 175:Src/system_stm32h7xx.c **** #if defined(D3_SRAM_BASE)
 176:Src/system_stm32h7xx.c ****   /* Reset D1CFGR register */
 177:Src/system_stm32h7xx.c ****   RCC->D1CFGR = 0x00000000;
  84              		.loc 1 177 3 view .LVU17
  85              		.loc 1 177 15 is_stmt 0 view .LVU18
  86 0056 114B     		ldr	r3, .L4+8
  87 0058 0022     		movs	r2, #0
  88 005a 9A61     		str	r2, [r3, #24]
 178:Src/system_stm32h7xx.c **** 
 179:Src/system_stm32h7xx.c ****   /* Reset D2CFGR register */
 180:Src/system_stm32h7xx.c ****   RCC->D2CFGR = 0x00000000;
  89              		.loc 1 180 3 is_stmt 1 view .LVU19
  90              		.loc 1 180 15 is_stmt 0 view .LVU20
  91 005c DA61     		str	r2, [r3, #28]
 181:Src/system_stm32h7xx.c **** 
 182:Src/system_stm32h7xx.c ****   /* Reset D3CFGR register */
 183:Src/system_stm32h7xx.c ****   RCC->D3CFGR = 0x00000000;
  92              		.loc 1 183 3 is_stmt 1 view .LVU21
  93              		.loc 1 183 15 is_stmt 0 view .LVU22
  94 005e 1A62     		str	r2, [r3, #32]
 184:Src/system_stm32h7xx.c **** #else
 185:Src/system_stm32h7xx.c ****   /* Reset CDCFGR1 register */
 186:Src/system_stm32h7xx.c ****   RCC->CDCFGR1 = 0x00000000;
 187:Src/system_stm32h7xx.c **** 
 188:Src/system_stm32h7xx.c ****   /* Reset CDCFGR2 register */
 189:Src/system_stm32h7xx.c ****   RCC->CDCFGR2 = 0x00000000;
 190:Src/system_stm32h7xx.c **** 
 191:Src/system_stm32h7xx.c ****   /* Reset SRDCFGR register */
 192:Src/system_stm32h7xx.c ****   RCC->SRDCFGR = 0x00000000;
ARM GAS  C:\Users\cinar\AppData\Local\Temp\ccvBGkG9.s 			page 6


 193:Src/system_stm32h7xx.c **** #endif
 194:Src/system_stm32h7xx.c ****   /* Reset PLLCKSELR register */
 195:Src/system_stm32h7xx.c ****   RCC->PLLCKSELR = 0x02020200;
  95              		.loc 1 195 3 is_stmt 1 view .LVU23
  96              		.loc 1 195 18 is_stmt 0 view .LVU24
  97 0060 1049     		ldr	r1, .L4+16
  98 0062 9962     		str	r1, [r3, #40]
 196:Src/system_stm32h7xx.c **** 
 197:Src/system_stm32h7xx.c ****   /* Reset PLLCFGR register */
 198:Src/system_stm32h7xx.c ****   RCC->PLLCFGR = 0x01FF0000;
  99              		.loc 1 198 3 is_stmt 1 view .LVU25
 100              		.loc 1 198 16 is_stmt 0 view .LVU26
 101 0064 1049     		ldr	r1, .L4+20
 102 0066 D962     		str	r1, [r3, #44]
 199:Src/system_stm32h7xx.c ****   /* Reset PLL1DIVR register */
 200:Src/system_stm32h7xx.c ****   RCC->PLL1DIVR = 0x01010280;
 103              		.loc 1 200 3 is_stmt 1 view .LVU27
 104              		.loc 1 200 17 is_stmt 0 view .LVU28
 105 0068 1049     		ldr	r1, .L4+24
 106 006a 1963     		str	r1, [r3, #48]
 201:Src/system_stm32h7xx.c ****   /* Reset PLL1FRACR register */
 202:Src/system_stm32h7xx.c ****   RCC->PLL1FRACR = 0x00000000;
 107              		.loc 1 202 3 is_stmt 1 view .LVU29
 108              		.loc 1 202 18 is_stmt 0 view .LVU30
 109 006c 5A63     		str	r2, [r3, #52]
 203:Src/system_stm32h7xx.c **** 
 204:Src/system_stm32h7xx.c ****   /* Reset PLL2DIVR register */
 205:Src/system_stm32h7xx.c ****   RCC->PLL2DIVR = 0x01010280;
 110              		.loc 1 205 3 is_stmt 1 view .LVU31
 111              		.loc 1 205 17 is_stmt 0 view .LVU32
 112 006e 9963     		str	r1, [r3, #56]
 206:Src/system_stm32h7xx.c **** 
 207:Src/system_stm32h7xx.c ****   /* Reset PLL2FRACR register */
 208:Src/system_stm32h7xx.c **** 
 209:Src/system_stm32h7xx.c ****   RCC->PLL2FRACR = 0x00000000;
 113              		.loc 1 209 3 is_stmt 1 view .LVU33
 114              		.loc 1 209 18 is_stmt 0 view .LVU34
 115 0070 DA63     		str	r2, [r3, #60]
 210:Src/system_stm32h7xx.c ****   /* Reset PLL3DIVR register */
 211:Src/system_stm32h7xx.c ****   RCC->PLL3DIVR = 0x01010280;
 116              		.loc 1 211 3 is_stmt 1 view .LVU35
 117              		.loc 1 211 17 is_stmt 0 view .LVU36
 118 0072 1964     		str	r1, [r3, #64]
 212:Src/system_stm32h7xx.c **** 
 213:Src/system_stm32h7xx.c ****   /* Reset PLL3FRACR register */
 214:Src/system_stm32h7xx.c ****   RCC->PLL3FRACR = 0x00000000;
 119              		.loc 1 214 3 is_stmt 1 view .LVU37
 120              		.loc 1 214 18 is_stmt 0 view .LVU38
 121 0074 5A64     		str	r2, [r3, #68]
 215:Src/system_stm32h7xx.c **** 
 216:Src/system_stm32h7xx.c ****   /* Reset HSEBYP bit */
 217:Src/system_stm32h7xx.c ****   RCC->CR &= 0xFFFBFFFFU;
 122              		.loc 1 217 3 is_stmt 1 view .LVU39
 123              		.loc 1 217 11 is_stmt 0 view .LVU40
 124 0076 1968     		ldr	r1, [r3]
 125 0078 21F48021 		bic	r1, r1, #262144
 126 007c 1960     		str	r1, [r3]
ARM GAS  C:\Users\cinar\AppData\Local\Temp\ccvBGkG9.s 			page 7


 218:Src/system_stm32h7xx.c **** 
 219:Src/system_stm32h7xx.c ****   /* Disable all interrupts */
 220:Src/system_stm32h7xx.c ****   RCC->CIER = 0x00000000;
 127              		.loc 1 220 3 is_stmt 1 view .LVU41
 128              		.loc 1 220 13 is_stmt 0 view .LVU42
 129 007e 1A66     		str	r2, [r3, #96]
 221:Src/system_stm32h7xx.c **** 
 222:Src/system_stm32h7xx.c **** #if (STM32H7_DEV_ID == 0x450UL)
 223:Src/system_stm32h7xx.c ****   /* dual core CM7 or single core line */
 224:Src/system_stm32h7xx.c ****   if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 225:Src/system_stm32h7xx.c ****   {
 226:Src/system_stm32h7xx.c ****     /* if stm32h7 revY*/
 227:Src/system_stm32h7xx.c ****     /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
 228:Src/system_stm32h7xx.c ****     *((__IO uint32_t*)0x51008108) = 0x000000001U;
 229:Src/system_stm32h7xx.c ****   }
 230:Src/system_stm32h7xx.c **** #endif
 231:Src/system_stm32h7xx.c **** 
 232:Src/system_stm32h7xx.c **** #if defined (DATA_IN_D2_SRAM)
 233:Src/system_stm32h7xx.c ****   /* in case of initialized data in D2 SRAM (AHB SRAM) , enable the D2 SRAM clock (AHB SRAM clock) 
 234:Src/system_stm32h7xx.c **** #if defined(RCC_AHB2ENR_D2SRAM3EN)
 235:Src/system_stm32h7xx.c ****   RCC->AHB2ENR |= (RCC_AHB2ENR_D2SRAM1EN | RCC_AHB2ENR_D2SRAM2EN | RCC_AHB2ENR_D2SRAM3EN);
 236:Src/system_stm32h7xx.c **** #elif defined(RCC_AHB2ENR_D2SRAM2EN)
 237:Src/system_stm32h7xx.c ****   RCC->AHB2ENR |= (RCC_AHB2ENR_D2SRAM1EN | RCC_AHB2ENR_D2SRAM2EN);
 238:Src/system_stm32h7xx.c **** #else
 239:Src/system_stm32h7xx.c ****   RCC->AHB2ENR |= (RCC_AHB2ENR_AHBSRAM1EN | RCC_AHB2ENR_AHBSRAM2EN);
 240:Src/system_stm32h7xx.c **** #endif /* RCC_AHB2ENR_D2SRAM3EN */
 241:Src/system_stm32h7xx.c **** 
 242:Src/system_stm32h7xx.c ****   tmpreg = RCC->AHB2ENR;
 243:Src/system_stm32h7xx.c ****   (void) tmpreg;
 244:Src/system_stm32h7xx.c **** #endif /* DATA_IN_D2_SRAM */
 245:Src/system_stm32h7xx.c **** 
 246:Src/system_stm32h7xx.c **** #if defined(DUAL_CORE) && defined(CORE_CM4)
 247:Src/system_stm32h7xx.c ****   /* Configure the Vector Table location add offset address for cortex-M4 ------------------*/
 248:Src/system_stm32h7xx.c **** #ifdef VECT_TAB_SRAM
 249:Src/system_stm32h7xx.c ****   SCB->VTOR = D2_AXISRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
 250:Src/system_stm32h7xx.c **** #else
 251:Src/system_stm32h7xx.c ****   SCB->VTOR = FLASH_BANK2_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 252:Src/system_stm32h7xx.c **** #endif /* VECT_TAB_SRAM */
 253:Src/system_stm32h7xx.c **** 
 254:Src/system_stm32h7xx.c **** #else
 255:Src/system_stm32h7xx.c **** 
 256:Src/system_stm32h7xx.c ****   /*
 257:Src/system_stm32h7xx.c ****    * Disable the FMC bank1 (enabled after reset).
 258:Src/system_stm32h7xx.c ****    * This, prevents CPU speculation access on this bank which blocks the use of FMC during
 259:Src/system_stm32h7xx.c ****    * 24us. During this time the others FMC master (such as LTDC) cannot use it!
 260:Src/system_stm32h7xx.c ****    */
 261:Src/system_stm32h7xx.c ****   FMC_Bank1_R->BTCR[0] = 0x000030D2;
 130              		.loc 1 261 3 is_stmt 1 view .LVU43
 131              		.loc 1 261 24 is_stmt 0 view .LVU44
 132 0080 0B4B     		ldr	r3, .L4+28
 133 0082 43F2D202 		movw	r2, #12498
 134 0086 1A60     		str	r2, [r3]
 262:Src/system_stm32h7xx.c **** 
 263:Src/system_stm32h7xx.c ****   /* Configure the Vector Table location add offset address for cortex-M7 ------------------*/
 264:Src/system_stm32h7xx.c **** #ifdef VECT_TAB_SRAM
 265:Src/system_stm32h7xx.c ****   SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal AXI-RAM */
 266:Src/system_stm32h7xx.c **** #else
ARM GAS  C:\Users\cinar\AppData\Local\Temp\ccvBGkG9.s 			page 8


 267:Src/system_stm32h7xx.c ****   SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 135              		.loc 1 267 3 is_stmt 1 view .LVU45
 136              		.loc 1 267 13 is_stmt 0 view .LVU46
 137 0088 024B     		ldr	r3, .L4
 138 008a 4FF00062 		mov	r2, #134217728
 139 008e 9A60     		str	r2, [r3, #8]
 268:Src/system_stm32h7xx.c **** #endif
 269:Src/system_stm32h7xx.c **** 
 270:Src/system_stm32h7xx.c **** #endif /*DUAL_CORE && CORE_CM4*/
 271:Src/system_stm32h7xx.c **** 
 272:Src/system_stm32h7xx.c **** }
 140              		.loc 1 272 1 view .LVU47
 141 0090 7047     		bx	lr
 142              	.L5:
 143 0092 00BF     		.align	2
 144              	.L4:
 145 0094 00ED00E0 		.word	-536810240
 146 0098 00200052 		.word	1375739904
 147 009c 00440258 		.word	1476543488
 148 00a0 7FEDF6EA 		.word	-352916097
 149 00a4 00020202 		.word	33686016
 150 00a8 0000FF01 		.word	33488896
 151 00ac 80020101 		.word	16843392
 152 00b0 00400052 		.word	1375748096
 153              		.cfi_endproc
 154              	.LFE144:
 156              		.section	.text.SystemCoreClockUpdate,"ax",%progbits
 157              		.align	1
 158              		.global	SystemCoreClockUpdate
 159              		.syntax unified
 160              		.thumb
 161              		.thumb_func
 162              		.fpu fpv5-d16
 164              	SystemCoreClockUpdate:
 165              	.LFB145:
 273:Src/system_stm32h7xx.c **** 
 274:Src/system_stm32h7xx.c **** /**
 275:Src/system_stm32h7xx.c ****    * @brief  Update SystemCoreClock variable according to Clock Register Values.
 276:Src/system_stm32h7xx.c ****   *         The SystemCoreClock variable contains the core clock , it can
 277:Src/system_stm32h7xx.c ****   *         be used by the user application to setup the SysTick timer or configure
 278:Src/system_stm32h7xx.c ****   *         other parameters.
 279:Src/system_stm32h7xx.c ****   *
 280:Src/system_stm32h7xx.c ****   * @note   Each time the core clock changes, this function must be called
 281:Src/system_stm32h7xx.c ****   *         to update SystemCoreClock variable value. Otherwise, any configuration
 282:Src/system_stm32h7xx.c ****   *         based on this variable will be incorrect.
 283:Src/system_stm32h7xx.c ****   *
 284:Src/system_stm32h7xx.c ****   * @note   - The system frequency computed by this function is not the real
 285:Src/system_stm32h7xx.c ****   *           frequency in the chip. It is calculated based on the predefined
 286:Src/system_stm32h7xx.c ****   *           constant and the selected clock source:
 287:Src/system_stm32h7xx.c ****   *
 288:Src/system_stm32h7xx.c ****   *           - If SYSCLK source is CSI, SystemCoreClock will contain the CSI_VALUE(*)
 289:Src/system_stm32h7xx.c ****   *           - If SYSCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(**)
 290:Src/system_stm32h7xx.c ****   *           - If SYSCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(***)
 291:Src/system_stm32h7xx.c ****   *           - If SYSCLK source is PLL, SystemCoreClock will contain the CSI_VALUE(*),
 292:Src/system_stm32h7xx.c ****   *             HSI_VALUE(**) or HSE_VALUE(***) multiplied/divided by the PLL factors.
 293:Src/system_stm32h7xx.c ****   *
 294:Src/system_stm32h7xx.c ****   *         (*) CSI_VALUE is a constant defined in stm32h7xx_hal.h file (default value
ARM GAS  C:\Users\cinar\AppData\Local\Temp\ccvBGkG9.s 			page 9


 295:Src/system_stm32h7xx.c ****   *             4 MHz) but the real value may vary depending on the variations
 296:Src/system_stm32h7xx.c ****   *             in voltage and temperature.
 297:Src/system_stm32h7xx.c ****   *         (**) HSI_VALUE is a constant defined in stm32h7xx_hal.h file (default value
 298:Src/system_stm32h7xx.c ****   *             64 MHz) but the real value may vary depending on the variations
 299:Src/system_stm32h7xx.c ****   *             in voltage and temperature.
 300:Src/system_stm32h7xx.c ****   *
 301:Src/system_stm32h7xx.c ****   *         (***)HSE_VALUE is a constant defined in stm32h7xx_hal.h file (default value
 302:Src/system_stm32h7xx.c ****   *              25 MHz), user has to ensure that HSE_VALUE is same as the real
 303:Src/system_stm32h7xx.c ****   *              frequency of the crystal used. Otherwise, this function may
 304:Src/system_stm32h7xx.c ****   *              have wrong result.
 305:Src/system_stm32h7xx.c ****   *
 306:Src/system_stm32h7xx.c ****   *         - The result of this function could be not correct when using fractional
 307:Src/system_stm32h7xx.c ****   *           value for HSE crystal.
 308:Src/system_stm32h7xx.c ****   * @param  None
 309:Src/system_stm32h7xx.c ****   * @retval None
 310:Src/system_stm32h7xx.c ****   */
 311:Src/system_stm32h7xx.c **** void SystemCoreClockUpdate (void)
 312:Src/system_stm32h7xx.c **** {
 166              		.loc 1 312 1 is_stmt 1 view -0
 167              		.cfi_startproc
 168              		@ args = 0, pretend = 0, frame = 0
 169              		@ frame_needed = 0, uses_anonymous_args = 0
 170              		@ link register save eliminated.
 171 0000 10B4     		push	{r4}
 172              	.LCFI0:
 173              		.cfi_def_cfa_offset 4
 174              		.cfi_offset 4, -4
 313:Src/system_stm32h7xx.c ****   uint32_t pllp, pllsource, pllm, pllfracen, hsivalue, tmp;
 175              		.loc 1 313 3 view .LVU49
 314:Src/system_stm32h7xx.c ****   uint32_t common_system_clock;
 176              		.loc 1 314 3 view .LVU50
 315:Src/system_stm32h7xx.c ****   float_t fracn1, pllvco;
 177              		.loc 1 315 3 view .LVU51
 316:Src/system_stm32h7xx.c **** 
 317:Src/system_stm32h7xx.c **** 
 318:Src/system_stm32h7xx.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 319:Src/system_stm32h7xx.c **** 
 320:Src/system_stm32h7xx.c ****   switch (RCC->CFGR & RCC_CFGR_SWS)
 178              		.loc 1 320 3 view .LVU52
 179              		.loc 1 320 14 is_stmt 0 view .LVU53
 180 0002 7A4B     		ldr	r3, .L20
 181 0004 1B69     		ldr	r3, [r3, #16]
 182              		.loc 1 320 21 view .LVU54
 183 0006 03F03803 		and	r3, r3, #56
 184 000a 182B     		cmp	r3, #24
 185 000c 00F2E580 		bhi	.L7
 186 0010 DFE813F0 		tbh	[pc, r3, lsl #1]
 187              	.L9:
 188 0014 1B00     		.2byte	(.L12-.L9)/2
 189 0016 E300     		.2byte	(.L7-.L9)/2
 190 0018 E300     		.2byte	(.L7-.L9)/2
 191 001a E300     		.2byte	(.L7-.L9)/2
 192 001c E300     		.2byte	(.L7-.L9)/2
 193 001e E300     		.2byte	(.L7-.L9)/2
 194 0020 E300     		.2byte	(.L7-.L9)/2
 195 0022 E300     		.2byte	(.L7-.L9)/2
 196 0024 1900     		.2byte	(.L11-.L9)/2
ARM GAS  C:\Users\cinar\AppData\Local\Temp\ccvBGkG9.s 			page 10


 197 0026 E300     		.2byte	(.L7-.L9)/2
 198 0028 E300     		.2byte	(.L7-.L9)/2
 199 002a E300     		.2byte	(.L7-.L9)/2
 200 002c E300     		.2byte	(.L7-.L9)/2
 201 002e E300     		.2byte	(.L7-.L9)/2
 202 0030 E300     		.2byte	(.L7-.L9)/2
 203 0032 E300     		.2byte	(.L7-.L9)/2
 204 0034 EA00     		.2byte	(.L17-.L9)/2
 205 0036 E300     		.2byte	(.L7-.L9)/2
 206 0038 E300     		.2byte	(.L7-.L9)/2
 207 003a E300     		.2byte	(.L7-.L9)/2
 208 003c E300     		.2byte	(.L7-.L9)/2
 209 003e E300     		.2byte	(.L7-.L9)/2
 210 0040 E300     		.2byte	(.L7-.L9)/2
 211 0042 E300     		.2byte	(.L7-.L9)/2
 212 0044 3700     		.2byte	(.L8-.L9)/2
 213              		.p2align 1
 214              	.L11:
 215 0046 6A4A     		ldr	r2, .L20+4
 216 0048 05E0     		b	.L10
 217              	.L12:
 321:Src/system_stm32h7xx.c ****   {
 322:Src/system_stm32h7xx.c ****   case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
 323:Src/system_stm32h7xx.c ****     common_system_clock = (uint32_t) (HSI_VALUE >> ((RCC->CR & RCC_CR_HSIDIV)>> 3));
 218              		.loc 1 323 5 is_stmt 1 view .LVU55
 219              		.loc 1 323 57 is_stmt 0 view .LVU56
 220 004a 684B     		ldr	r3, .L20
 221 004c 1B68     		ldr	r3, [r3]
 222              		.loc 1 323 78 view .LVU57
 223 004e C3F3C103 		ubfx	r3, r3, #3, #2
 224              		.loc 1 323 25 view .LVU58
 225 0052 684A     		ldr	r2, .L20+8
 226 0054 DA40     		lsrs	r2, r2, r3
 227              	.LVL0:
 324:Src/system_stm32h7xx.c ****     break;
 228              		.loc 1 324 5 is_stmt 1 view .LVU59
 229              	.L10:
 325:Src/system_stm32h7xx.c **** 
 326:Src/system_stm32h7xx.c ****   case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
 327:Src/system_stm32h7xx.c ****     common_system_clock = CSI_VALUE;
 328:Src/system_stm32h7xx.c ****     break;
 329:Src/system_stm32h7xx.c **** 
 330:Src/system_stm32h7xx.c ****   case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
 331:Src/system_stm32h7xx.c ****     common_system_clock = HSE_VALUE;
 332:Src/system_stm32h7xx.c ****     break;
 333:Src/system_stm32h7xx.c **** 
 334:Src/system_stm32h7xx.c ****   case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */
 335:Src/system_stm32h7xx.c **** 
 336:Src/system_stm32h7xx.c ****     /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
 337:Src/system_stm32h7xx.c ****     SYSCLK = PLL_VCO / PLLR
 338:Src/system_stm32h7xx.c ****     */
 339:Src/system_stm32h7xx.c ****     pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 340:Src/system_stm32h7xx.c ****     pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 341:Src/system_stm32h7xx.c ****     pllfracen = ((RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 342:Src/system_stm32h7xx.c ****     fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 343:Src/system_stm32h7xx.c **** 
 344:Src/system_stm32h7xx.c ****     if (pllm != 0U)
ARM GAS  C:\Users\cinar\AppData\Local\Temp\ccvBGkG9.s 			page 11


 345:Src/system_stm32h7xx.c ****     {
 346:Src/system_stm32h7xx.c ****       switch (pllsource)
 347:Src/system_stm32h7xx.c ****       {
 348:Src/system_stm32h7xx.c ****         case RCC_PLLCKSELR_PLLSRC_HSI:  /* HSI used as PLL clock source */
 349:Src/system_stm32h7xx.c **** 
 350:Src/system_stm32h7xx.c ****         hsivalue = (HSI_VALUE >> ((RCC->CR & RCC_CR_HSIDIV)>> 3)) ;
 351:Src/system_stm32h7xx.c ****         pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PL
 352:Src/system_stm32h7xx.c **** 
 353:Src/system_stm32h7xx.c ****         break;
 354:Src/system_stm32h7xx.c **** 
 355:Src/system_stm32h7xx.c ****         case RCC_PLLCKSELR_PLLSRC_CSI:  /* CSI used as PLL clock source */
 356:Src/system_stm32h7xx.c ****           pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_
 357:Src/system_stm32h7xx.c ****         break;
 358:Src/system_stm32h7xx.c **** 
 359:Src/system_stm32h7xx.c ****         case RCC_PLLCKSELR_PLLSRC_HSE:  /* HSE used as PLL clock source */
 360:Src/system_stm32h7xx.c ****           pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_
 361:Src/system_stm32h7xx.c ****         break;
 362:Src/system_stm32h7xx.c **** 
 363:Src/system_stm32h7xx.c ****       default:
 364:Src/system_stm32h7xx.c ****           hsivalue = (HSI_VALUE >> ((RCC->CR & RCC_CR_HSIDIV)>> 3)) ;
 365:Src/system_stm32h7xx.c ****           pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_P
 366:Src/system_stm32h7xx.c ****         break;
 367:Src/system_stm32h7xx.c ****       }
 368:Src/system_stm32h7xx.c ****       pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 369:Src/system_stm32h7xx.c ****       common_system_clock =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 370:Src/system_stm32h7xx.c ****     }
 371:Src/system_stm32h7xx.c ****     else
 372:Src/system_stm32h7xx.c ****     {
 373:Src/system_stm32h7xx.c ****       common_system_clock = 0U;
 374:Src/system_stm32h7xx.c ****     }
 375:Src/system_stm32h7xx.c ****     break;
 376:Src/system_stm32h7xx.c **** 
 377:Src/system_stm32h7xx.c ****   default:
 378:Src/system_stm32h7xx.c ****     common_system_clock = (uint32_t) (HSI_VALUE >> ((RCC->CR & RCC_CR_HSIDIV)>> 3));
 379:Src/system_stm32h7xx.c ****     break;
 380:Src/system_stm32h7xx.c ****   }
 381:Src/system_stm32h7xx.c **** 
 382:Src/system_stm32h7xx.c ****   /* Compute SystemClock frequency --------------------------------------------------*/
 383:Src/system_stm32h7xx.c **** #if defined (RCC_D1CFGR_D1CPRE)
 384:Src/system_stm32h7xx.c ****   tmp = D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos];
 230              		.loc 1 384 3 view .LVU60
 231              		.loc 1 384 30 is_stmt 0 view .LVU61
 232 0056 6548     		ldr	r0, .L20
 233 0058 8369     		ldr	r3, [r0, #24]
 234              		.loc 1 384 59 view .LVU62
 235 005a C3F30323 		ubfx	r3, r3, #8, #4
 236              		.loc 1 384 25 view .LVU63
 237 005e 6649     		ldr	r1, .L20+12
 238 0060 CB5C     		ldrb	r3, [r1, r3]	@ zero_extendqisi2
 239              	.LVL1:
 385:Src/system_stm32h7xx.c **** 
 386:Src/system_stm32h7xx.c ****   /* common_system_clock frequency : CM7 CPU frequency  */
 387:Src/system_stm32h7xx.c ****   common_system_clock >>= tmp;
 240              		.loc 1 387 3 is_stmt 1 view .LVU64
 241              		.loc 1 387 23 is_stmt 0 view .LVU65
 242 0062 DA40     		lsrs	r2, r2, r3
 243              	.LVL2:
ARM GAS  C:\Users\cinar\AppData\Local\Temp\ccvBGkG9.s 			page 12


 388:Src/system_stm32h7xx.c **** 
 389:Src/system_stm32h7xx.c ****   /* SystemD2Clock frequency : CM4 CPU, AXI and AHBs Clock frequency  */
 390:Src/system_stm32h7xx.c ****   SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_
 244              		.loc 1 390 3 is_stmt 1 view .LVU66
 245              		.loc 1 390 66 is_stmt 0 view .LVU67
 246 0064 8369     		ldr	r3, [r0, #24]
 247              	.LVL3:
 248              		.loc 1 390 93 view .LVU68
 249 0066 03F00F03 		and	r3, r3, #15
 250              		.loc 1 390 61 view .LVU69
 251 006a CB5C     		ldrb	r3, [r1, r3]	@ zero_extendqisi2
 252              		.loc 1 390 118 view .LVU70
 253 006c 03F01F03 		and	r3, r3, #31
 254              		.loc 1 390 40 view .LVU71
 255 0070 22FA03F3 		lsr	r3, r2, r3
 256              		.loc 1 390 17 view .LVU72
 257 0074 6149     		ldr	r1, .L20+16
 258              		.loc 1 390 17 view .LVU73
 259 0076 0B60     		str	r3, [r1]
 391:Src/system_stm32h7xx.c **** 
 392:Src/system_stm32h7xx.c **** #else
 393:Src/system_stm32h7xx.c ****   tmp = D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos];
 394:Src/system_stm32h7xx.c **** 
 395:Src/system_stm32h7xx.c ****   /* common_system_clock frequency : CM7 CPU frequency  */
 396:Src/system_stm32h7xx.c ****   common_system_clock >>= tmp;
 397:Src/system_stm32h7xx.c **** 
 398:Src/system_stm32h7xx.c ****   /* SystemD2Clock frequency : AXI and AHBs Clock frequency  */
 399:Src/system_stm32h7xx.c ****   SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RC
 400:Src/system_stm32h7xx.c **** 
 401:Src/system_stm32h7xx.c **** #endif
 402:Src/system_stm32h7xx.c **** 
 403:Src/system_stm32h7xx.c **** #if defined(DUAL_CORE) && defined(CORE_CM4)
 404:Src/system_stm32h7xx.c ****   SystemCoreClock = SystemD2Clock;
 405:Src/system_stm32h7xx.c **** #else
 406:Src/system_stm32h7xx.c ****   SystemCoreClock = common_system_clock;
 260              		.loc 1 406 3 is_stmt 1 view .LVU74
 261              		.loc 1 406 19 is_stmt 0 view .LVU75
 262 0078 614B     		ldr	r3, .L20+20
 263 007a 1A60     		str	r2, [r3]
 407:Src/system_stm32h7xx.c **** #endif /* DUAL_CORE && CORE_CM4 */
 408:Src/system_stm32h7xx.c **** }
 264              		.loc 1 408 1 view .LVU76
 265 007c 5DF8044B 		ldr	r4, [sp], #4
 266              	.LCFI1:
 267              		.cfi_remember_state
 268              		.cfi_restore 4
 269              		.cfi_def_cfa_offset 0
 270 0080 7047     		bx	lr
 271              	.LVL4:
 272              	.L8:
 273              	.LCFI2:
 274              		.cfi_restore_state
 339:Src/system_stm32h7xx.c ****     pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 275              		.loc 1 339 5 is_stmt 1 view .LVU77
 339:Src/system_stm32h7xx.c ****     pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 276              		.loc 1 339 21 is_stmt 0 view .LVU78
 277 0082 5A49     		ldr	r1, .L20
ARM GAS  C:\Users\cinar\AppData\Local\Temp\ccvBGkG9.s 			page 13


 278 0084 886A     		ldr	r0, [r1, #40]
 339:Src/system_stm32h7xx.c ****     pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 279              		.loc 1 339 15 view .LVU79
 280 0086 00F00300 		and	r0, r0, #3
 281              	.LVL5:
 340:Src/system_stm32h7xx.c ****     pllfracen = ((RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 282              		.loc 1 340 5 is_stmt 1 view .LVU80
 340:Src/system_stm32h7xx.c ****     pllfracen = ((RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 283              		.loc 1 340 17 is_stmt 0 view .LVU81
 284 008a 8C6A     		ldr	r4, [r1, #40]
 340:Src/system_stm32h7xx.c ****     pllfracen = ((RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 285              		.loc 1 340 10 view .LVU82
 286 008c C4F30512 		ubfx	r2, r4, #4, #6
 287              	.LVL6:
 341:Src/system_stm32h7xx.c ****     fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 288              		.loc 1 341 5 is_stmt 1 view .LVU83
 341:Src/system_stm32h7xx.c ****     fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 289              		.loc 1 341 22 is_stmt 0 view .LVU84
 290 0090 CB6A     		ldr	r3, [r1, #44]
 341:Src/system_stm32h7xx.c ****     fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 291              		.loc 1 341 15 view .LVU85
 292 0092 03F0010C 		and	ip, r3, #1
 293              	.LVL7:
 342:Src/system_stm32h7xx.c **** 
 294              		.loc 1 342 5 is_stmt 1 view .LVU86
 342:Src/system_stm32h7xx.c **** 
 295              		.loc 1 342 50 is_stmt 0 view .LVU87
 296 0096 4B6B     		ldr	r3, [r1, #52]
 342:Src/system_stm32h7xx.c **** 
 297              		.loc 1 342 85 view .LVU88
 298 0098 C3F3CC03 		ubfx	r3, r3, #3, #13
 342:Src/system_stm32h7xx.c **** 
 299              		.loc 1 342 23 view .LVU89
 300 009c 0CFB03F3 		mul	r3, ip, r3
 342:Src/system_stm32h7xx.c **** 
 301              		.loc 1 342 12 view .LVU90
 302 00a0 07EE903A 		vmov	s15, r3	@ int
 303 00a4 F8EE677A 		vcvt.f32.u32	s15, s15
 304              	.LVL8:
 344:Src/system_stm32h7xx.c ****     {
 305              		.loc 1 344 5 is_stmt 1 view .LVU91
 344:Src/system_stm32h7xx.c ****     {
 306              		.loc 1 344 8 is_stmt 0 view .LVU92
 307 00a8 14F47C7F 		tst	r4, #1008
 308 00ac D3D0     		beq	.L10
 346:Src/system_stm32h7xx.c ****       {
 309              		.loc 1 346 7 is_stmt 1 view .LVU93
 310 00ae 0128     		cmp	r0, #1
 311 00b0 59D0     		beq	.L13
 312 00b2 0228     		cmp	r0, #2
 313 00b4 74D0     		beq	.L14
 314 00b6 18B3     		cbz	r0, .L19
 364:Src/system_stm32h7xx.c ****           pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_P
 315              		.loc 1 364 11 view .LVU94
 364:Src/system_stm32h7xx.c ****           pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_P
 316              		.loc 1 364 41 is_stmt 0 view .LVU95
 317 00b8 4C48     		ldr	r0, .L20
ARM GAS  C:\Users\cinar\AppData\Local\Temp\ccvBGkG9.s 			page 14


 318              	.LVL9:
 364:Src/system_stm32h7xx.c ****           pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_P
 319              		.loc 1 364 41 view .LVU96
 320 00ba 0168     		ldr	r1, [r0]
 364:Src/system_stm32h7xx.c ****           pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_P
 321              		.loc 1 364 62 view .LVU97
 322 00bc C1F3C101 		ubfx	r1, r1, #3, #2
 364:Src/system_stm32h7xx.c ****           pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_P
 323              		.loc 1 364 20 view .LVU98
 324 00c0 4C4B     		ldr	r3, .L20+8
 325 00c2 CB40     		lsrs	r3, r3, r1
 326              	.LVL10:
 365:Src/system_stm32h7xx.c ****         break;
 327              		.loc 1 365 11 is_stmt 1 view .LVU99
 365:Src/system_stm32h7xx.c ****         break;
 328              		.loc 1 365 21 is_stmt 0 view .LVU100
 329 00c4 07EE103A 		vmov	s14, r3	@ int
 330 00c8 F8EE476A 		vcvt.f32.u32	s13, s14
 365:Src/system_stm32h7xx.c ****         break;
 331              		.loc 1 365 41 view .LVU101
 332 00cc 07EE102A 		vmov	s14, r2	@ int
 333 00d0 B8EE476A 		vcvt.f32.u32	s12, s14
 365:Src/system_stm32h7xx.c ****         break;
 334              		.loc 1 365 39 view .LVU102
 335 00d4 86EE867A 		vdiv.f32	s14, s13, s12
 365:Src/system_stm32h7xx.c ****         break;
 336              		.loc 1 365 82 view .LVU103
 337 00d8 036B     		ldr	r3, [r0, #48]
 338              	.LVL11:
 365:Src/system_stm32h7xx.c ****         break;
 339              		.loc 1 365 68 view .LVU104
 340 00da C3F30803 		ubfx	r3, r3, #0, #9
 365:Src/system_stm32h7xx.c ****         break;
 341              		.loc 1 365 59 view .LVU105
 342 00de 06EE903A 		vmov	s13, r3	@ int
 343 00e2 F8EE666A 		vcvt.f32.u32	s13, s13
 365:Src/system_stm32h7xx.c ****         break;
 344              		.loc 1 365 121 view .LVU106
 345 00e6 9FED476A 		vldr.32	s12, .L20+24
 346 00ea 67EE867A 		vmul.f32	s15, s15, s12
 347              	.LVL12:
 365:Src/system_stm32h7xx.c ****         break;
 348              		.loc 1 365 112 view .LVU107
 349 00ee 76EEA77A 		vadd.f32	s15, s13, s15
 365:Src/system_stm32h7xx.c ****         break;
 350              		.loc 1 365 139 view .LVU108
 351 00f2 F7EE006A 		vmov.f32	s13, #1.0e+0
 352 00f6 77EEA67A 		vadd.f32	s15, s15, s13
 365:Src/system_stm32h7xx.c ****         break;
 353              		.loc 1 365 18 view .LVU109
 354 00fa 27EE277A 		vmul.f32	s14, s14, s15
 355              	.LVL13:
 366:Src/system_stm32h7xx.c ****       }
 356              		.loc 1 366 9 is_stmt 1 view .LVU110
 357 00fe 22E0     		b	.L16
 358              	.LVL14:
 359              	.L19:
ARM GAS  C:\Users\cinar\AppData\Local\Temp\ccvBGkG9.s 			page 15


 350:Src/system_stm32h7xx.c ****         pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PL
 360              		.loc 1 350 9 view .LVU111
 350:Src/system_stm32h7xx.c ****         pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PL
 361              		.loc 1 350 39 is_stmt 0 view .LVU112
 362 0100 0846     		mov	r0, r1
 363              	.LVL15:
 350:Src/system_stm32h7xx.c ****         pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PL
 364              		.loc 1 350 39 view .LVU113
 365 0102 0968     		ldr	r1, [r1]
 350:Src/system_stm32h7xx.c ****         pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PL
 366              		.loc 1 350 60 view .LVU114
 367 0104 C1F3C101 		ubfx	r1, r1, #3, #2
 350:Src/system_stm32h7xx.c ****         pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PL
 368              		.loc 1 350 18 view .LVU115
 369 0108 3A4B     		ldr	r3, .L20+8
 370 010a CB40     		lsrs	r3, r3, r1
 371              	.LVL16:
 351:Src/system_stm32h7xx.c **** 
 372              		.loc 1 351 9 is_stmt 1 view .LVU116
 351:Src/system_stm32h7xx.c **** 
 373              		.loc 1 351 20 is_stmt 0 view .LVU117
 374 010c 07EE103A 		vmov	s14, r3	@ int
 375 0110 F8EE476A 		vcvt.f32.u32	s13, s14
 351:Src/system_stm32h7xx.c **** 
 376              		.loc 1 351 40 view .LVU118
 377 0114 07EE102A 		vmov	s14, r2	@ int
 378 0118 B8EE476A 		vcvt.f32.u32	s12, s14
 351:Src/system_stm32h7xx.c **** 
 379              		.loc 1 351 38 view .LVU119
 380 011c 86EE867A 		vdiv.f32	s14, s13, s12
 351:Src/system_stm32h7xx.c **** 
 381              		.loc 1 351 81 view .LVU120
 382 0120 036B     		ldr	r3, [r0, #48]
 383              	.LVL17:
 351:Src/system_stm32h7xx.c **** 
 384              		.loc 1 351 67 view .LVU121
 385 0122 C3F30803 		ubfx	r3, r3, #0, #9
 351:Src/system_stm32h7xx.c **** 
 386              		.loc 1 351 58 view .LVU122
 387 0126 06EE903A 		vmov	s13, r3	@ int
 388 012a F8EE666A 		vcvt.f32.u32	s13, s13
 351:Src/system_stm32h7xx.c **** 
 389              		.loc 1 351 120 view .LVU123
 390 012e 9FED356A 		vldr.32	s12, .L20+24
 391 0132 67EE867A 		vmul.f32	s15, s15, s12
 392              	.LVL18:
 351:Src/system_stm32h7xx.c **** 
 393              		.loc 1 351 111 view .LVU124
 394 0136 76EEA77A 		vadd.f32	s15, s13, s15
 351:Src/system_stm32h7xx.c **** 
 395              		.loc 1 351 138 view .LVU125
 396 013a F7EE006A 		vmov.f32	s13, #1.0e+0
 397 013e 77EEA67A 		vadd.f32	s15, s15, s13
 351:Src/system_stm32h7xx.c **** 
 398              		.loc 1 351 16 view .LVU126
 399 0142 27EE277A 		vmul.f32	s14, s14, s15
 400              	.LVL19:
ARM GAS  C:\Users\cinar\AppData\Local\Temp\ccvBGkG9.s 			page 16


 353:Src/system_stm32h7xx.c **** 
 401              		.loc 1 353 9 is_stmt 1 view .LVU127
 402              	.L16:
 368:Src/system_stm32h7xx.c ****       common_system_clock =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 403              		.loc 1 368 7 view .LVU128
 368:Src/system_stm32h7xx.c ****       common_system_clock =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 404              		.loc 1 368 20 is_stmt 0 view .LVU129
 405 0146 294B     		ldr	r3, .L20
 406 0148 1B6B     		ldr	r3, [r3, #48]
 368:Src/system_stm32h7xx.c ****       common_system_clock =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 407              		.loc 1 368 50 view .LVU130
 408 014a C3F34623 		ubfx	r3, r3, #9, #7
 368:Src/system_stm32h7xx.c ****       common_system_clock =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 409              		.loc 1 368 12 view .LVU131
 410 014e 0133     		adds	r3, r3, #1
 411              	.LVL20:
 369:Src/system_stm32h7xx.c ****     }
 412              		.loc 1 369 7 is_stmt 1 view .LVU132
 369:Src/system_stm32h7xx.c ****     }
 413              		.loc 1 369 57 is_stmt 0 view .LVU133
 414 0150 07EE903A 		vmov	s15, r3	@ int
 415 0154 F8EE677A 		vcvt.f32.u32	s15, s15
 369:Src/system_stm32h7xx.c ****     }
 416              		.loc 1 369 40 view .LVU134
 417 0158 C7EE276A 		vdiv.f32	s13, s14, s15
 369:Src/system_stm32h7xx.c ****     }
 418              		.loc 1 369 27 view .LVU135
 419 015c FCEEE67A 		vcvt.u32.f32	s15, s13
 420 0160 17EE902A 		vmov	r2, s15	@ int
 421              	.LVL21:
 369:Src/system_stm32h7xx.c ****     }
 422              		.loc 1 369 27 view .LVU136
 423 0164 77E7     		b	.L10
 424              	.LVL22:
 425              	.L13:
 356:Src/system_stm32h7xx.c ****         break;
 426              		.loc 1 356 11 is_stmt 1 view .LVU137
 356:Src/system_stm32h7xx.c ****         break;
 427              		.loc 1 356 42 is_stmt 0 view .LVU138
 428 0166 07EE102A 		vmov	s14, r2	@ int
 429 016a F8EE476A 		vcvt.f32.u32	s13, s14
 356:Src/system_stm32h7xx.c ****         break;
 430              		.loc 1 356 40 view .LVU139
 431 016e 9FED266A 		vldr.32	s12, .L20+28
 432 0172 86EE267A 		vdiv.f32	s14, s12, s13
 356:Src/system_stm32h7xx.c ****         break;
 433              		.loc 1 356 83 view .LVU140
 434 0176 1D4B     		ldr	r3, .L20
 435 0178 1B6B     		ldr	r3, [r3, #48]
 356:Src/system_stm32h7xx.c ****         break;
 436              		.loc 1 356 69 view .LVU141
 437 017a C3F30803 		ubfx	r3, r3, #0, #9
 356:Src/system_stm32h7xx.c ****         break;
 438              		.loc 1 356 60 view .LVU142
 439 017e 06EE903A 		vmov	s13, r3	@ int
 440 0182 F8EE666A 		vcvt.f32.u32	s13, s13
 356:Src/system_stm32h7xx.c ****         break;
ARM GAS  C:\Users\cinar\AppData\Local\Temp\ccvBGkG9.s 			page 17


 441              		.loc 1 356 122 view .LVU143
 442 0186 9FED1F6A 		vldr.32	s12, .L20+24
 443 018a 67EE867A 		vmul.f32	s15, s15, s12
 444              	.LVL23:
 356:Src/system_stm32h7xx.c ****         break;
 445              		.loc 1 356 113 view .LVU144
 446 018e 76EEA77A 		vadd.f32	s15, s13, s15
 356:Src/system_stm32h7xx.c ****         break;
 447              		.loc 1 356 140 view .LVU145
 448 0192 F7EE006A 		vmov.f32	s13, #1.0e+0
 449 0196 77EEA67A 		vadd.f32	s15, s15, s13
 356:Src/system_stm32h7xx.c ****         break;
 450              		.loc 1 356 18 view .LVU146
 451 019a 27EE277A 		vmul.f32	s14, s14, s15
 452              	.LVL24:
 357:Src/system_stm32h7xx.c **** 
 453              		.loc 1 357 9 is_stmt 1 view .LVU147
 454 019e D2E7     		b	.L16
 455              	.LVL25:
 456              	.L14:
 360:Src/system_stm32h7xx.c ****         break;
 457              		.loc 1 360 11 view .LVU148
 360:Src/system_stm32h7xx.c ****         break;
 458              		.loc 1 360 42 is_stmt 0 view .LVU149
 459 01a0 07EE102A 		vmov	s14, r2	@ int
 460 01a4 F8EE476A 		vcvt.f32.u32	s13, s14
 360:Src/system_stm32h7xx.c ****         break;
 461              		.loc 1 360 40 view .LVU150
 462 01a8 9FED186A 		vldr.32	s12, .L20+32
 463 01ac 86EE267A 		vdiv.f32	s14, s12, s13
 360:Src/system_stm32h7xx.c ****         break;
 464              		.loc 1 360 83 view .LVU151
 465 01b0 0E4B     		ldr	r3, .L20
 466 01b2 1B6B     		ldr	r3, [r3, #48]
 360:Src/system_stm32h7xx.c ****         break;
 467              		.loc 1 360 69 view .LVU152
 468 01b4 C3F30803 		ubfx	r3, r3, #0, #9
 360:Src/system_stm32h7xx.c ****         break;
 469              		.loc 1 360 60 view .LVU153
 470 01b8 06EE903A 		vmov	s13, r3	@ int
 471 01bc F8EE666A 		vcvt.f32.u32	s13, s13
 360:Src/system_stm32h7xx.c ****         break;
 472              		.loc 1 360 122 view .LVU154
 473 01c0 9FED106A 		vldr.32	s12, .L20+24
 474 01c4 67EE867A 		vmul.f32	s15, s15, s12
 475              	.LVL26:
 360:Src/system_stm32h7xx.c ****         break;
 476              		.loc 1 360 113 view .LVU155
 477 01c8 76EEA77A 		vadd.f32	s15, s13, s15
 360:Src/system_stm32h7xx.c ****         break;
 478              		.loc 1 360 140 view .LVU156
 479 01cc F7EE006A 		vmov.f32	s13, #1.0e+0
 480 01d0 77EEA67A 		vadd.f32	s15, s15, s13
 360:Src/system_stm32h7xx.c ****         break;
 481              		.loc 1 360 18 view .LVU157
 482 01d4 27EE277A 		vmul.f32	s14, s14, s15
 483              	.LVL27:
ARM GAS  C:\Users\cinar\AppData\Local\Temp\ccvBGkG9.s 			page 18


 361:Src/system_stm32h7xx.c **** 
 484              		.loc 1 361 9 is_stmt 1 view .LVU158
 485 01d8 B5E7     		b	.L16
 486              	.LVL28:
 487              	.L7:
 378:Src/system_stm32h7xx.c ****     break;
 488              		.loc 1 378 5 view .LVU159
 378:Src/system_stm32h7xx.c ****     break;
 489              		.loc 1 378 57 is_stmt 0 view .LVU160
 490 01da 044B     		ldr	r3, .L20
 491 01dc 1B68     		ldr	r3, [r3]
 378:Src/system_stm32h7xx.c ****     break;
 492              		.loc 1 378 78 view .LVU161
 493 01de C3F3C103 		ubfx	r3, r3, #3, #2
 378:Src/system_stm32h7xx.c ****     break;
 494              		.loc 1 378 25 view .LVU162
 495 01e2 044A     		ldr	r2, .L20+8
 496 01e4 DA40     		lsrs	r2, r2, r3
 497              	.LVL29:
 379:Src/system_stm32h7xx.c ****   }
 498              		.loc 1 379 5 is_stmt 1 view .LVU163
 499 01e6 36E7     		b	.L10
 500              	.LVL30:
 501              	.L17:
 331:Src/system_stm32h7xx.c ****     break;
 502              		.loc 1 331 25 is_stmt 0 view .LVU164
 503 01e8 094A     		ldr	r2, .L20+36
 504 01ea 34E7     		b	.L10
 505              	.L21:
 506              		.align	2
 507              	.L20:
 508 01ec 00440258 		.word	1476543488
 509 01f0 00093D00 		.word	4000000
 510 01f4 0090D003 		.word	64000000
 511 01f8 00000000 		.word	.LANCHOR0
 512 01fc 00000000 		.word	.LANCHOR1
 513 0200 00000000 		.word	.LANCHOR2
 514 0204 00000039 		.word	956301312
 515 0208 0024744A 		.word	1249125376
 516 020c 0024F44A 		.word	1257513984
 517 0210 00127A00 		.word	8000000
 518              		.cfi_endproc
 519              	.LFE145:
 521              		.global	D1CorePrescTable
 522              		.global	SystemD2Clock
 523              		.global	SystemCoreClock
 524              		.section	.data.SystemCoreClock,"aw"
 525              		.align	2
 526              		.set	.LANCHOR2,. + 0
 529              	SystemCoreClock:
 530 0000 0090D003 		.word	64000000
 531              		.section	.data.SystemD2Clock,"aw"
 532              		.align	2
 533              		.set	.LANCHOR1,. + 0
 536              	SystemD2Clock:
 537 0000 0090D003 		.word	64000000
 538              		.section	.rodata.D1CorePrescTable,"a"
ARM GAS  C:\Users\cinar\AppData\Local\Temp\ccvBGkG9.s 			page 19


 539              		.align	2
 540              		.set	.LANCHOR0,. + 0
 543              	D1CorePrescTable:
 544 0000 00000000 		.ascii	"\000\000\000\000\001\002\003\004\001\002\003\004\006"
 544      01020304 
 544      01020304 
 544      06
 545 000d 070809   		.ascii	"\007\010\011"
 546              		.text
 547              	.Letext0:
 548              		.file 2 "c:\\dev\\tools\\gcc-arm-none-eabi-10-2020-q4-major\\arm-none-eabi\\include\\machine\\_def
 549              		.file 3 "c:\\dev\\tools\\gcc-arm-none-eabi-10-2020-q4-major\\arm-none-eabi\\include\\sys\\_stdint.
 550              		.file 4 "Drivers/CMSIS/Include/core_cm7.h"
 551              		.file 5 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h"
 552              		.file 6 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h723xx.h"
 553              		.file 7 "c:\\dev\\tools\\gcc-arm-none-eabi-10-2020-q4-major\\arm-none-eabi\\include\\math.h"
ARM GAS  C:\Users\cinar\AppData\Local\Temp\ccvBGkG9.s 			page 20


DEFINED SYMBOLS
                            *ABS*:00000000 system_stm32h7xx.c
C:\Users\cinar\AppData\Local\Temp\ccvBGkG9.s:17     .text.SystemInit:00000000 $t
C:\Users\cinar\AppData\Local\Temp\ccvBGkG9.s:25     .text.SystemInit:00000000 SystemInit
C:\Users\cinar\AppData\Local\Temp\ccvBGkG9.s:145    .text.SystemInit:00000094 $d
C:\Users\cinar\AppData\Local\Temp\ccvBGkG9.s:157    .text.SystemCoreClockUpdate:00000000 $t
C:\Users\cinar\AppData\Local\Temp\ccvBGkG9.s:164    .text.SystemCoreClockUpdate:00000000 SystemCoreClockUpdate
C:\Users\cinar\AppData\Local\Temp\ccvBGkG9.s:188    .text.SystemCoreClockUpdate:00000014 $d
C:\Users\cinar\AppData\Local\Temp\ccvBGkG9.s:213    .text.SystemCoreClockUpdate:00000046 $t
C:\Users\cinar\AppData\Local\Temp\ccvBGkG9.s:508    .text.SystemCoreClockUpdate:000001ec $d
C:\Users\cinar\AppData\Local\Temp\ccvBGkG9.s:543    .rodata.D1CorePrescTable:00000000 D1CorePrescTable
C:\Users\cinar\AppData\Local\Temp\ccvBGkG9.s:536    .data.SystemD2Clock:00000000 SystemD2Clock
C:\Users\cinar\AppData\Local\Temp\ccvBGkG9.s:529    .data.SystemCoreClock:00000000 SystemCoreClock
C:\Users\cinar\AppData\Local\Temp\ccvBGkG9.s:525    .data.SystemCoreClock:00000000 $d
C:\Users\cinar\AppData\Local\Temp\ccvBGkG9.s:532    .data.SystemD2Clock:00000000 $d
C:\Users\cinar\AppData\Local\Temp\ccvBGkG9.s:539    .rodata.D1CorePrescTable:00000000 $d

NO UNDEFINED SYMBOLS
