

Microchip MPLAB XC8 Assembler V2.35 build 20211206165544 
                                                                                               Mon Jan 24 18:54:23 2022

Microchip MPLAB XC8 C Compiler v2.35 (Free license) build 20211206165544 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	text1,global,reloc=2,class=CODE,delta=1
     9                           	psect	intcode,global,reloc=2,class=CODE,delta=1
    10                           	psect	intcode_body,global,reloc=2,class=CODE,delta=1
    11                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    12                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    13                           	psect	temp,global,ovrld,common,class=COMRAM,space=1,delta=1
    14                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    15                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    16  0000                     
    17                           ; Version 2.35
    18                           ; Generated 07/12/2021 GMT
    19                           ; 
    20                           ; Copyright Â© 2021, Microchip Technology Inc. and its subsidiaries ("Microchip")
    21                           ; All rights reserved.
    22                           ; 
    23                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    24                           ; 
    25                           ; Redistribution and use in source and binary forms, with or without modification, are
    26                           ; permitted provided that the following conditions are met:
    27                           ; 
    28                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    29                           ;        conditions and the following disclaimer.
    30                           ; 
    31                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    32                           ;        of conditions and the following disclaimer in the documentation and/or other
    33                           ;        materials provided with the distribution. Publication is not required when
    34                           ;        this file is used in an embedded application.
    35                           ; 
    36                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    37                           ;        software without specific prior written permission.
    38                           ; 
    39                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    40                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    41                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    42                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    43                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    44                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    45                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    46                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    47                           ; 
    48                           ; 
    49                           ; Code-generator required, PIC18F4550 Definitions
    50                           ; 
    51                           ; SFR Addresses
    52  0000                     _LATBbits	set	3978
    53  0000                     _TRISB	set	3987
    54  0000                     _ADCON1	set	4033
    55  0000                     _T0CONbits	set	4053
    56  0000                     _TMR0	set	4054
    57  0000                     _INTCONbits	set	4082
    58                           
    59                           ; #config settings
    60                           
    61                           	psect	cinit
    62  00007E                     __pcinit:
    63                           	callstack 0
    64  00007E                     start_initialization:
    65                           	callstack 0
    66  00007E                     __initialization:
    67                           	callstack 0
    68  00007E                     end_of_initialization:
    69                           	callstack 0
    70  00007E                     __end_of__initialization:
    71                           	callstack 0
    72  00007E  9002               	bcf	int$flags,0,c	;clear compiler interrupt flag (level 1)
    73  000080  9202               	bcf	int$flags,1,c	;clear compiler interrupt flag (level 2)
    74  000082  0100               	movlb	0
    75  000084  EF35  F000         	goto	_main	;jump to C main() function
    76                           
    77                           	psect	cstackCOMRAM
    78  000001                     __pcstackCOMRAM:
    79                           	callstack 0
    80  000001                     ??_ISR:
    81                           
    82                           ; 1 bytes @ 0x0
    83  000001                     	ds	1
    84  000002                     
    85                           ; 1 bytes @ 0x1
    86 ;;
    87 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    88 ;;
    89 ;; *************** function _main *****************
    90 ;; Defined at:
    91 ;;		line 14 in file "main.c"
    92 ;; Parameters:    Size  Location     Type
    93 ;;		None
    94 ;; Auto vars:     Size  Location     Type
    95 ;;		None
    96 ;; Return value:  Size  Location     Type
    97 ;;                  1    wreg      void 
    98 ;; Registers used:
    99 ;;		wreg, status,2, cstack
   100 ;; Tracked objects:
   101 ;;		On entry : 0/0
   102 ;;		On exit  : 0/0
   103 ;;		Unchanged: 0/0
   104 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   105 ;;      Params:         0       0       0       0       0       0       0       0       0
   106 ;;      Locals:         0       0       0       0       0       0       0       0       0
   107 ;;      Temps:          0       0       0       0       0       0       0       0       0
   108 ;;      Totals:         0       0       0       0       0       0       0       0       0
   109 ;;Total ram usage:        0 bytes
   110 ;; Hardware stack levels required when called: 2
   111 ;; This function calls:
   112 ;;		_Timer_init
   113 ;; This function is called by:
   114 ;;		Startup code after reset
   115 ;; This function uses a non-reentrant model
   116 ;;
   117                           
   118                           	psect	text0
   119  00006A                     __ptext0:
   120                           	callstack 0
   121  00006A                     _main:
   122                           	callstack 29
   123  00006A                     
   124                           ;main.c: 17:     ADCON1 = 0x0F;
   125  00006A  0E0F               	movlw	15
   126  00006C  6EC1               	movwf	193,c	;volatile
   127                           
   128                           ;main.c: 19:     TRISB = 0;
   129  00006E  0E00               	movlw	0
   130  000070  6E93               	movwf	147,c	;volatile
   131  000072                     
   132                           ;main.c: 20:     Timer_init();
   133  000072  EC28  F000         	call	_Timer_init	;wreg free
   134  000076                     l19:
   135  000076  EF3B  F000         	goto	l19
   136  00007A  EF07  F000         	goto	start
   137  00007E                     __end_of_main:
   138                           	callstack 0
   139                           
   140 ;; *************** function _Timer_init *****************
   141 ;; Defined at:
   142 ;;		line 32 in file "main.c"
   143 ;; Parameters:    Size  Location     Type
   144 ;;		None
   145 ;; Auto vars:     Size  Location     Type
   146 ;;		None
   147 ;; Return value:  Size  Location     Type
   148 ;;                  1    wreg      void 
   149 ;; Registers used:
   150 ;;		wreg, status,2
   151 ;; Tracked objects:
   152 ;;		On entry : 0/0
   153 ;;		On exit  : 0/0
   154 ;;		Unchanged: 0/0
   155 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   156 ;;      Params:         0       0       0       0       0       0       0       0       0
   157 ;;      Locals:         0       0       0       0       0       0       0       0       0
   158 ;;      Temps:          0       0       0       0       0       0       0       0       0
   159 ;;      Totals:         0       0       0       0       0       0       0       0       0
   160 ;;Total ram usage:        0 bytes
   161 ;; Hardware stack levels used: 1
   162 ;; Hardware stack levels required when called: 1
   163 ;; This function calls:
   164 ;;		Nothing
   165 ;; This function is called by:
   166 ;;		_main
   167 ;; This function uses a non-reentrant model
   168 ;;
   169                           
   170                           	psect	text1
   171  000050                     __ptext1:
   172                           	callstack 0
   173  000050                     _Timer_init:
   174                           	callstack 29
   175  000050                     
   176                           ;main.c: 35:     T0CONbits.TMR0ON = 0;
   177  000050  9ED5               	bcf	213,7,c	;volatile
   178                           
   179                           ;main.c: 37:     T0CONbits.T08BIT = 0;
   180  000052  9CD5               	bcf	213,6,c	;volatile
   181                           
   182                           ;main.c: 39:     T0CONbits.T0CS = 0;
   183  000054  9AD5               	bcf	213,5,c	;volatile
   184                           
   185                           ;main.c: 41:     T0CONbits.PSA = 1;
   186  000056  86D5               	bsf	213,3,c	;volatile
   187  000058                     
   188                           ;main.c: 43:     TMR0 = 0xD8F0;
   189  000058  0ED8               	movlw	216
   190  00005A  6ED7               	movwf	215,c	;volatile
   191  00005C  0EF0               	movlw	240
   192  00005E  6ED6               	movwf	214,c	;volatile
   193  000060                     
   194                           ;main.c: 45:     INTCONbits.PEIE = 1;
   195  000060  8CF2               	bsf	242,6,c	;volatile
   196  000062                     
   197                           ;main.c: 47:     INTCONbits.GIE = 1;
   198  000062  8EF2               	bsf	242,7,c	;volatile
   199  000064                     
   200                           ;main.c: 49:     INTCONbits.TMR0IE = 1;
   201  000064  8AF2               	bsf	242,5,c	;volatile
   202  000066                     
   203                           ;main.c: 51:     T0CONbits.TMR0ON = 1;
   204  000066  8ED5               	bsf	213,7,c	;volatile
   205  000068  0012               	return		;funcret
   206  00006A                     __end_of_Timer_init:
   207                           	callstack 0
   208                           
   209 ;; *************** function _ISR *****************
   210 ;; Defined at:
   211 ;;		line 55 in file "main.c"
   212 ;; Parameters:    Size  Location     Type
   213 ;;		None
   214 ;; Auto vars:     Size  Location     Type
   215 ;;		None
   216 ;; Return value:  Size  Location     Type
   217 ;;                  1    wreg      void 
   218 ;; Registers used:
   219 ;;		wreg, status,2, status,0
   220 ;; Tracked objects:
   221 ;;		On entry : 0/0
   222 ;;		On exit  : 0/0
   223 ;;		Unchanged: 0/0
   224 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   225 ;;      Params:         0       0       0       0       0       0       0       0       0
   226 ;;      Locals:         0       0       0       0       0       0       0       0       0
   227 ;;      Temps:          1       0       0       0       0       0       0       0       0
   228 ;;      Totals:         1       0       0       0       0       0       0       0       0
   229 ;;Total ram usage:        1 bytes
   230 ;; Hardware stack levels used: 1
   231 ;; This function calls:
   232 ;;		Nothing
   233 ;; This function is called by:
   234 ;;		Interrupt level 2
   235 ;; This function uses a non-reentrant model
   236 ;;
   237                           
   238                           	psect	intcode
   239  000008                     __pintcode:
   240                           	callstack 0
   241  000008                     _ISR:
   242                           	callstack 29
   243                           
   244                           ;incstack = 0
   245  000008  8202               	bsf	int$flags,1,c	;set compiler interrupt flag (level 2)
   246  00000A  ED09  F000         	call	int_func,f	;refresh shadow registers
   247                           
   248                           	psect	intcode_body
   249  000012                     __pintcode_body:
   250                           	callstack 29
   251  000012                     int_func:
   252                           	callstack 29
   253  000012  0006               	pop		; remove dummy address from shadow register refresh
   254  000014                     
   255                           ;main.c: 57:     if(INTCONbits.TMR0IF == 1){
   256  000014  A4F2               	btfss	242,2,c	;volatile
   257  000016  EF0F  F000         	goto	i2u1_41
   258  00001A  EF11  F000         	goto	i2u1_40
   259  00001E                     i2u1_41:
   260  00001E  EF26  F000         	goto	i2l31
   261  000022                     i2u1_40:
   262  000022                     
   263                           ;main.c: 59:         LATBbits.LATB0 = ~ LATBbits.LATB0;
   264  000022  B08A               	btfsc	138,0,c	;volatile
   265  000024  EF16  F000         	goto	i2u2_41
   266  000028  EF19  F000         	goto	i2u2_40
   267  00002C                     i2u2_41:
   268  00002C  0E01               	movlw	1
   269  00002E  EF1A  F000         	goto	i2u2_46
   270  000032                     i2u2_40:
   271  000032  0E00               	movlw	0
   272  000034                     i2u2_46:
   273  000034  0AFF               	xorlw	255
   274  000036  6E01               	movwf	??_ISR^0,c
   275  000038  508A               	movf	138,w,c	;volatile
   276  00003A  1801               	xorwf	??_ISR^0,w,c
   277  00003C  0BFE               	andlw	-2
   278  00003E  1801               	xorwf	??_ISR^0,w,c
   279  000040  6E8A               	movwf	138,c	;volatile
   280  000042                     
   281                           ;main.c: 61:         TMR0 = 0xD8F0;
   282  000042  0ED8               	movlw	216
   283  000044  6ED7               	movwf	215,c	;volatile
   284  000046  0EF0               	movlw	240
   285  000048  6ED6               	movwf	214,c	;volatile
   286  00004A                     
   287                           ;main.c: 62:         INTCONbits.TMR0IF = 0;
   288  00004A  94F2               	bcf	242,2,c	;volatile
   289  00004C                     i2l31:
   290  00004C  9202               	bcf	int$flags,1,c	;clear compiler interrupt flag (level 2)
   291  00004E  0011               	retfie		f
   292  000050                     __end_of_ISR:
   293                           	callstack 0
   294  0000                     
   295                           	psect	rparam
   296  0000                     
   297                           	psect	temp
   298  000002                     btemp:
   299                           	callstack 0
   300  000002                     	ds	1
   301  0000                     int$flags	set	btemp
   302  0000                     wtemp8	set	btemp+1
   303  0000                     ttemp5	set	btemp+1
   304  0000                     ttemp6	set	btemp+4
   305  0000                     ttemp7	set	btemp+8
   306                           
   307                           	psect	idloc
   308                           
   309                           ;Config register IDLOC0 @ 0x200000
   310                           ;	unspecified, using default values
   311  200000                     	org	2097152
   312  200000  FF                 	db	255
   313                           
   314                           ;Config register IDLOC1 @ 0x200001
   315                           ;	unspecified, using default values
   316  200001                     	org	2097153
   317  200001  FF                 	db	255
   318                           
   319                           ;Config register IDLOC2 @ 0x200002
   320                           ;	unspecified, using default values
   321  200002                     	org	2097154
   322  200002  FF                 	db	255
   323                           
   324                           ;Config register IDLOC3 @ 0x200003
   325                           ;	unspecified, using default values
   326  200003                     	org	2097155
   327  200003  FF                 	db	255
   328                           
   329                           ;Config register IDLOC4 @ 0x200004
   330                           ;	unspecified, using default values
   331  200004                     	org	2097156
   332  200004  FF                 	db	255
   333                           
   334                           ;Config register IDLOC5 @ 0x200005
   335                           ;	unspecified, using default values
   336  200005                     	org	2097157
   337  200005  FF                 	db	255
   338                           
   339                           ;Config register IDLOC6 @ 0x200006
   340                           ;	unspecified, using default values
   341  200006                     	org	2097158
   342  200006  FF                 	db	255
   343                           
   344                           ;Config register IDLOC7 @ 0x200007
   345                           ;	unspecified, using default values
   346  200007                     	org	2097159
   347  200007  FF                 	db	255
   348                           
   349                           	psect	config
   350                           
   351                           ;Config register CONFIG1L @ 0x300000
   352                           ;	PLL Prescaler Selection bits
   353                           ;	PLLDIV = 1, No prescale (4 MHz oscillator input drives PLL directly)
   354                           ;	System Clock Postscaler Selection bits
   355                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   356                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   357                           ;	USBDIV = 1, USB clock source comes directly from the primary oscillator block with no 
      +                          postscale
   358  300000                     	org	3145728
   359  300000  00                 	db	0
   360                           
   361                           ;Config register CONFIG1H @ 0x300001
   362                           ;	Oscillator Selection bits
   363                           ;	FOSC = XT_XT, XT oscillator (XT)
   364                           ;	Fail-Safe Clock Monitor Enable bit
   365                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   366                           ;	Internal/External Oscillator Switchover bit
   367                           ;	IESO = OFF, Oscillator Switchover mode disabled
   368  300001                     	org	3145729
   369  300001  00                 	db	0
   370                           
   371                           ;Config register CONFIG2L @ 0x300002
   372                           ;	Power-up Timer Enable bit
   373                           ;	PWRT = OFF, PWRT disabled
   374                           ;	Brown-out Reset Enable bits
   375                           ;	BOR = OFF, Brown-out Reset disabled in hardware and software
   376                           ;	Brown-out Reset Voltage bits
   377                           ;	BORV = 3, Minimum setting 2.05V
   378                           ;	USB Voltage Regulator Enable bit
   379                           ;	VREGEN = OFF, USB voltage regulator disabled
   380  300002                     	org	3145730
   381  300002  19                 	db	25
   382                           
   383                           ;Config register CONFIG2H @ 0x300003
   384                           ;	Watchdog Timer Enable bit
   385                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   386                           ;	Watchdog Timer Postscale Select bits
   387                           ;	WDTPS = 32768, 1:32768
   388  300003                     	org	3145731
   389  300003  1E                 	db	30
   390                           
   391                           ; Padding undefined space
   392  300004                     	org	3145732
   393  300004  FF                 	db	255
   394                           
   395                           ;Config register CONFIG3H @ 0x300005
   396                           ;	CCP2 MUX bit
   397                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   398                           ;	PORTB A/D Enable bit
   399                           ;	PBADEN = ON, PORTB<4:0> pins are configured as analog input channels on Reset
   400                           ;	Low-Power Timer 1 Oscillator Enable bit
   401                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   402                           ;	MCLR Pin Enable bit
   403                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   404  300005                     	org	3145733
   405  300005  83                 	db	131
   406                           
   407                           ;Config register CONFIG4L @ 0x300006
   408                           ;	Stack Full/Underflow Reset Enable bit
   409                           ;	STVREN = ON, Stack full/underflow will cause Reset
   410                           ;	Single-Supply ICSP Enable bit
   411                           ;	LVP = ON, Single-Supply ICSP enabled
   412                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   413                           ;	ICPRT = OFF, ICPORT disabled
   414                           ;	Extended Instruction Set Enable bit
   415                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   416                           ;	Background Debugger Enable bit
   417                           ;	DEBUG = 0x1, unprogrammed default
   418  300006                     	org	3145734
   419  300006  85                 	db	133
   420                           
   421                           ; Padding undefined space
   422  300007                     	org	3145735
   423  300007  FF                 	db	255
   424                           
   425                           ;Config register CONFIG5L @ 0x300008
   426                           ;	Code Protection bit
   427                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   428                           ;	Code Protection bit
   429                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   430                           ;	Code Protection bit
   431                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   432                           ;	Code Protection bit
   433                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   434  300008                     	org	3145736
   435  300008  0F                 	db	15
   436                           
   437                           ;Config register CONFIG5H @ 0x300009
   438                           ;	Boot Block Code Protection bit
   439                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   440                           ;	Data EEPROM Code Protection bit
   441                           ;	CPD = OFF, Data EEPROM is not code-protected
   442  300009                     	org	3145737
   443  300009  C0                 	db	192
   444                           
   445                           ;Config register CONFIG6L @ 0x30000A
   446                           ;	Write Protection bit
   447                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   448                           ;	Write Protection bit
   449                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   450                           ;	Write Protection bit
   451                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   452                           ;	Write Protection bit
   453                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   454  30000A                     	org	3145738
   455  30000A  0F                 	db	15
   456                           
   457                           ;Config register CONFIG6H @ 0x30000B
   458                           ;	Configuration Register Write Protection bit
   459                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   460                           ;	Boot Block Write Protection bit
   461                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   462                           ;	Data EEPROM Write Protection bit
   463                           ;	WRTD = OFF, Data EEPROM is not write-protected
   464  30000B                     	org	3145739
   465  30000B  E0                 	db	224
   466                           
   467                           ;Config register CONFIG7L @ 0x30000C
   468                           ;	Table Read Protection bit
   469                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   470                           ;	Table Read Protection bit
   471                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   472                           ;	Table Read Protection bit
   473                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   474                           ;	Table Read Protection bit
   475                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   476  30000C                     	org	3145740
   477  30000C  0F                 	db	15
   478                           
   479                           ;Config register CONFIG7H @ 0x30000D
   480                           ;	Boot Block Table Read Protection bit
   481                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   482  30000D                     	org	3145741
   483  30000D  40                 	db	64
   484                           tosu	equ	0xFFF
   485                           tosh	equ	0xFFE
   486                           tosl	equ	0xFFD
   487                           stkptr	equ	0xFFC
   488                           pclatu	equ	0xFFB
   489                           pclath	equ	0xFFA
   490                           pcl	equ	0xFF9
   491                           tblptru	equ	0xFF8
   492                           tblptrh	equ	0xFF7
   493                           tblptrl	equ	0xFF6
   494                           tablat	equ	0xFF5
   495                           prodh	equ	0xFF4
   496                           prodl	equ	0xFF3
   497                           indf0	equ	0xFEF
   498                           postinc0	equ	0xFEE
   499                           postdec0	equ	0xFED
   500                           preinc0	equ	0xFEC
   501                           plusw0	equ	0xFEB
   502                           fsr0h	equ	0xFEA
   503                           fsr0l	equ	0xFE9
   504                           wreg	equ	0xFE8
   505                           indf1	equ	0xFE7
   506                           postinc1	equ	0xFE6
   507                           postdec1	equ	0xFE5
   508                           preinc1	equ	0xFE4
   509                           plusw1	equ	0xFE3
   510                           fsr1h	equ	0xFE2
   511                           fsr1l	equ	0xFE1
   512                           bsr	equ	0xFE0
   513                           indf2	equ	0xFDF
   514                           postinc2	equ	0xFDE
   515                           postdec2	equ	0xFDD
   516                           preinc2	equ	0xFDC
   517                           plusw2	equ	0xFDB
   518                           fsr2h	equ	0xFDA
   519                           fsr2l	equ	0xFD9
   520                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           94      1       1
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _ISR in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _ISR in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _ISR in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _ISR in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _ISR in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _ISR in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _ISR in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _ISR in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _ISR in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
                         _Timer_init
 ---------------------------------------------------------------------------------
 (1) _Timer_init                                           0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (2) _ISR                                                  1     1      0       0
                                              0 COMRAM     1     1      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 2
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _Timer_init

 _ISR (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5E      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5E      1       1       1        1.1%
STACK                0      0       0       2        0.0%
ABS                  0      0       0       3        0.0%
DATA                 0      0       0       4        0.0%
BITBANK0            A0      0       0       5        0.0%
BANK0               A0      0       0       6        0.0%
BITBANK1           100      0       0       7        0.0%
BANK1              100      0       0       8        0.0%
BITBANK2           100      0       0       9        0.0%
BANK2              100      0       0      10        0.0%
BITBANK3           100      0       0      11        0.0%
BANK3              100      0       0      12        0.0%
BITBANK4           100      0       0      13        0.0%
BANK4              100      0       0      14        0.0%
BITBANK5           100      0       0      15        0.0%
BANK5              100      0       0      16        0.0%
BITBANK6           100      0       0      17        0.0%
BANK6              100      0       0      18        0.0%
BITBANK7           100      0       0      19        0.0%
BANK7              100      0       0      20        0.0%
BITBIGSFRhhh         D      0       0      21        0.0%
BITBIGSFRhhl        1A      0       0      22        0.0%
BITBIGSFRhl         13      0       0      23        0.0%
BITBIGSFRlh         2D      0       0      24        0.0%
BITBIGSFRllh         8      0       0      25        0.0%
BITBIGSFRlll        2A      0       0      26        0.0%
BIGRAM             7FF      0       0      27        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.35 build 20211206165544 
Symbol Table                                                                                   Mon Jan 24 18:54:23 2022

                     l20 0076                       l25 0068                       l19 0076  
                    l711 0060                      l713 0062                      l721 0072  
                    l715 0064                      l707 0050                      l717 0066  
                    l709 0058                      l719 006A                      _ISR 0008  
                   ?_ISR 0001                     i2l31 004C                     _TMR0 000FD6  
                   _main 006A                     btemp 0002                     start 000E  
           ___param_bank 000000                    ??_ISR 0001                    ?_main 0001  
                  i2l723 0014                    i2l725 0022                    i2l727 0042  
                  i2l729 004A                    _TRISB 000F93                    ttemp5 0003  
                  ttemp6 0006                    ttemp7 000A                    wtemp8 0003  
        __initialization 007E             __end_of_main 007E                   ??_main 0002  
          __activetblptr 000000                   _ADCON1 000FC1                   i2u1_40 0022  
                 i2u1_41 001E                   i2u2_40 0032                   i2u2_41 002C  
                 i2u2_46 0034               _Timer_init 0050                   isa$std 000001  
             __accesstop 0060  __end_of__initialization 007E            ___rparam_used 000001  
         __pcstackCOMRAM 0001              ?_Timer_init 0001                  __Hparam 0000  
                __Lparam 0000                  __pcinit 007E                  __ramtop 0800  
                __ptext0 006A                  __ptext1 0050                _T0CONbits 000FD5  
         __pintcode_body 0012     end_of_initialization 007E                  int_func 0012  
    start_initialization 007E              __end_of_ISR 0050             ??_Timer_init 0002  
     __end_of_Timer_init 006A                __pintcode 0008                 _LATBbits 000F8A  
               __Hrparam 0000                 __Lrparam 0000                 isa$xinst 000000  
               int$flags 0002               _INTCONbits 000FF2                 intlevel2 0000  
