// Seed: 5851945
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
endmodule
module module_1 (
    output tri0 id_0,
    input supply0 id_1
    , id_3
);
  assign id_0 = 1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  input wire id_1;
  tri0 id_4 = 1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3,
      id_4,
      id_4
  );
  wire id_5, id_6;
endmodule
