load "ste.fl";
let p = verilog2pexlif "" "FullAdder" ["FullAdder.sv"] [];
let ckt = pexlif2fsm p;
let a = variable "a" ;
let b = variable "b" ;

let ant = 
  "clock" is_clock 2 
  and
  "io_a" is a in_cycle 0  
 and 
 "io_b" is b in_cycle 0 ;
let cons = 
  "io_sum" is ( ( a AND ( NOT b ) ) OR ( ( NOT a ) AND b ) ) in_cycle 0 ;
let ste = STE "-e" ckt [] ant cons [];
ste;
printf "ste_r:";
get_ste_result ste "checkOK";
exit 0;
    