ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32l4xx_hal_pwr_ex.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_PWREx_GetVoltageRange,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_PWREx_GetVoltageRange
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	HAL_PWREx_GetVoltageRange:
  27              	.LFB123:
  28              		.file 1 "../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c"
   1:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
   2:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   ******************************************************************************
   3:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @file    stm32l4xx_hal_pwr_ex.c
   4:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @author  MCD Application Team
   5:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief   Extended PWR HAL module driver.
   6:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *          This file provides firmware functions to manage the following
   7:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *          functionalities of the Power Controller (PWR) peripheral:
   8:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *           + Extended Initialization and de-initialization functions
   9:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *           + Extended Peripheral Control functions
  10:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *
  11:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   ******************************************************************************
  12:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @attention
  13:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *
  14:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
  15:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *
  16:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * Redistribution and use in source and binary forms, with or without modification,
  17:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * are permitted provided that the following conditions are met:
  18:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *   1. Redistributions of source code must retain the above copyright notice,
  19:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *      this list of conditions and the following disclaimer.
  20:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  21:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *      this list of conditions and the following disclaimer in the documentation
  22:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *      and/or other materials provided with the distribution.
  23:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  24:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *      may be used to endorse or promote products derived from this software
  25:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *      without specific prior written permission.
  26:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *
  27:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  28:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  29:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  30:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s 			page 2


  31:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  32:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  33:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  34:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  35:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  36:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  37:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *
  38:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   ******************************************************************************
  39:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
  40:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  41:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /* Includes ------------------------------------------------------------------*/
  42:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #include "stm32l4xx_hal.h"
  43:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  44:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /** @addtogroup STM32L4xx_HAL_Driver
  45:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @{
  46:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
  47:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  48:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /** @defgroup PWREx PWREx
  49:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief PWR Extended HAL module driver
  50:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @{
  51:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
  52:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  53:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #ifdef HAL_PWR_MODULE_ENABLED
  54:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  55:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /* Private typedef -----------------------------------------------------------*/
  56:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /* Private define ------------------------------------------------------------*/
  57:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  58:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined (STM32L412xx) || defined (STM32L422xx) || defined (STM32L431xx) || defined (STM32L432xx
  59:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #define PWR_PORTH_AVAILABLE_PINS   ((uint32_t)0x0000000B) /* PH0/PH1/PH3 */
  60:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #elif defined (STM32L451xx) || defined (STM32L452xx) || defined (STM32L462xx)
  61:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #define PWR_PORTH_AVAILABLE_PINS   ((uint32_t)0x0000000B) /* PH0/PH1/PH3 */
  62:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #elif defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485
  63:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #define PWR_PORTH_AVAILABLE_PINS   ((uint32_t)0x00000003) /* PH0/PH1 */
  64:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #elif defined (STM32L496xx) || defined (STM32L4A6xx) || defined (STM32L4R5xx) || defined (STM32L4R7
  65:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #define PWR_PORTH_AVAILABLE_PINS   ((uint32_t)0x0000FFFF) /* PH0..PH15 */
  66:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
  67:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  68:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined (STM32L496xx) || defined (STM32L4A6xx) || defined (STM32L4R5xx) || defined (STM32L4R7xx
  69:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #define PWR_PORTI_AVAILABLE_PINS   ((uint32_t)0x00000FFF) /* PI0..PI11 */
  70:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
  71:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  72:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /** @defgroup PWR_Extended_Private_Defines PWR Extended Private Defines
  73:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @{
  74:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
  75:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  76:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /** @defgroup PWREx_PVM_Mode_Mask PWR PVM Mode Mask
  77:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @{
  78:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
  79:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #define PVM_MODE_IT               ((uint32_t)0x00010000)  /*!< Mask for interruption yielded by PVM
  80:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #define PVM_MODE_EVT              ((uint32_t)0x00020000)  /*!< Mask for event yielded by PVM thresh
  81:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #define PVM_RISING_EDGE           ((uint32_t)0x00000001)  /*!< Mask for rising edge set as PVM trig
  82:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #define PVM_FALLING_EDGE          ((uint32_t)0x00000002)  /*!< Mask for falling edge set as PVM tri
  83:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
  84:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @}
  85:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
  86:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  87:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /** @defgroup PWREx_TimeOut_Value PWR Extended Flag Setting Time Out Value
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s 			page 3


  88:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @{
  89:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
  90:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #define PWR_FLAG_SETTING_DELAY_US                      50UL   /*!< Time out value for REGLPF and VO
  91:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
  92:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @}
  93:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
  94:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  95:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  96:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  97:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
  98:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @}
  99:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 100:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 101:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 102:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 103:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /* Private macro -------------------------------------------------------------*/
 104:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /* Private variables ---------------------------------------------------------*/
 105:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /* Private function prototypes -----------------------------------------------*/
 106:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /* Exported functions --------------------------------------------------------*/
 107:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 108:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /** @defgroup PWREx_Exported_Functions PWR Extended Exported Functions
 109:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @{
 110:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 111:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 112:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /** @defgroup PWREx_Exported_Functions_Group1 Extended Peripheral Control functions
 113:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *  @brief   Extended Peripheral Control functions
 114:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *
 115:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** @verbatim
 116:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****  ===============================================================================
 117:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****               ##### Extended Peripheral Initialization and de-initialization functions #####
 118:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****  ===============================================================================
 119:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     [..]
 120:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 121:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** @endverbatim
 122:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @{
 123:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 124:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 125:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 126:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 127:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Return Voltage Scaling Range.
 128:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2
 129:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
 130:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 131:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** uint32_t HAL_PWREx_GetVoltageRange(void)
 132:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
  29              		.loc 1 132 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
 133:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR5_R1MODE)
 134:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 135:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     {
 136:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       return PWR_REGULATOR_VOLTAGE_SCALE2;
 137:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     }
 138:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 139:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     {
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s 			page 4


 140:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
 141:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       return PWR_REGULATOR_VOLTAGE_SCALE1;
 142:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     }
 143:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     else
 144:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     {
 145:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 146:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     }
 147:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #else
 148:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   return  (PWR->CR1 & PWR_CR1_VOS);
  34              		.loc 1 148 3 view .LVU1
  35              		.loc 1 148 15 is_stmt 0 view .LVU2
  36 0000 024B     		ldr	r3, .L2
  37 0002 1868     		ldr	r0, [r3]
 149:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 150:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
  38              		.loc 1 150 1 view .LVU3
  39 0004 00F4C060 		and	r0, r0, #1536
  40 0008 7047     		bx	lr
  41              	.L3:
  42 000a 00BF     		.align	2
  43              	.L2:
  44 000c 00700040 		.word	1073770496
  45              		.cfi_endproc
  46              	.LFE123:
  48              		.section	.rodata.HAL_PWREx_ControlVoltageScaling.str1.4,"aMS",%progbits,1
  49              		.align	2
  50              	.LC0:
  51 0000 2E2E2F2E 		.ascii	"../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx"
  51      2E2F2E2E 
  51      2F636F72 
  51      652F5354 
  51      2F53544D 
  52 0033 5F68616C 		.ascii	"_hal_pwr_ex.c\000"
  52      5F707772 
  52      5F65782E 
  52      6300
  53              		.section	.text.HAL_PWREx_ControlVoltageScaling,"ax",%progbits
  54              		.align	1
  55              		.global	HAL_PWREx_ControlVoltageScaling
  56              		.syntax unified
  57              		.thumb
  58              		.thumb_func
  59              		.fpu fpv4-sp-d16
  61              	HAL_PWREx_ControlVoltageScaling:
  62              	.LVL0:
  63              	.LFB124:
 151:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 152:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 153:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 154:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 155:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Configure the main internal regulator output voltage.
 156:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @param  VoltageScaling: specifies the regulator output voltage to achieve
 157:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         a tradeoff between performance and power consumption.
 158:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *          This parameter can be one of the following values:
 159:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   @if STM32L4S9xx
 160:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *            @arg @ref PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when available, Regulator voltage outpu
 161:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *                                                typical output voltage at 1.2 V,
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s 			page 5


 162:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *                                                system frequency up to 120 MHz.
 163:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   @endif
 164:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *            @arg @ref PWR_REGULATOR_VOLTAGE_SCALE1 Regulator voltage output range 1 mode,
 165:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *                                                typical output voltage at 1.2 V,
 166:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *                                                system frequency up to 80 MHz.
 167:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *            @arg @ref PWR_REGULATOR_VOLTAGE_SCALE2 Regulator voltage output range 2 mode,
 168:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *                                                typical output voltage at 1.0 V,
 169:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *                                                system frequency up to 26 MHz.
 170:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  When moving from Range 1 to Range 2, the system frequency must be decreased to
 171:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        a value below 26 MHz before calling HAL_PWREx_ControlVoltageScaling() API.
 172:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        When moving from Range 2 to Range 1, the system frequency can be increased to
 173:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        a value up to 80 MHz after calling HAL_PWREx_ControlVoltageScaling() API. For
 174:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        some devices, the system frequency can be increased up to 120 MHz.
 175:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  When moving from Range 2 to Range 1, the API waits for VOSF flag to be
 176:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        cleared before returning the status. If the flag is not cleared within
 177:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        50 microseconds, HAL_TIMEOUT status is reported.
 178:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval HAL Status
 179:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 180:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
 181:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
  64              		.loc 1 181 1 is_stmt 1 view -0
  65              		.cfi_startproc
  66              		@ args = 0, pretend = 0, frame = 0
  67              		@ frame_needed = 0, uses_anonymous_args = 0
  68              		.loc 1 181 1 is_stmt 0 view .LVU5
  69 0000 10B5     		push	{r4, lr}
  70              	.LCFI0:
  71              		.cfi_def_cfa_offset 8
  72              		.cfi_offset 4, -8
  73              		.cfi_offset 14, -4
  74 0002 0446     		mov	r4, r0
 182:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   uint32_t wait_loop_index;
  75              		.loc 1 182 3 is_stmt 1 view .LVU6
 183:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 184:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));
  76              		.loc 1 184 3 view .LVU7
  77 0004 B0F5007F 		cmp	r0, #512
  78 0008 02D0     		beq	.L5
  79              		.loc 1 184 3 is_stmt 0 discriminator 1 view .LVU8
  80 000a B0F5806F 		cmp	r0, #1024
  81 000e 12D1     		bne	.L15
  82              	.LVL1:
  83              	.L5:
 185:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 186:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR5_R1MODE)
 187:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 188:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
 189:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* If current range is range 2 */
 190:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 191:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     {
 192:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Make sure Range 1 Boost is enabled */
 193:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 194:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 195:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Set Range 1 */
 196:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 197:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 198:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Wait until VOSF is cleared */
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s 			page 6


 199:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 200:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 201:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 202:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         wait_loop_index--;
 203:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
 204:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 205:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 206:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         return HAL_TIMEOUT;
 207:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
 208:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     }
 209:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* If current range is range 1 normal or boost mode */
 210:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     else
 211:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     {
 212:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Enable Range 1 Boost (no issue if bit already reset) */
 213:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 214:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     }
 215:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
 216:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 217:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
 218:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* If current range is range 2 */
 219:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 220:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     {
 221:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Make sure Range 1 Boost is disabled */
 222:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 223:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 224:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Set Range 1 */
 225:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 226:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 227:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Wait until VOSF is cleared */
 228:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 229:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 230:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 231:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         wait_loop_index--;
 232:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
 233:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 234:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 235:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         return HAL_TIMEOUT;
 236:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
 237:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     }
 238:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****      /* If current range is range 1 normal or boost mode */
 239:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     else
 240:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     {
 241:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Disable Range 1 Boost (no issue if bit already set) */
 242:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 243:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     }
 244:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
 245:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   else
 246:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
 247:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* Set Range 2 */
 248:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 249:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* No need to wait for VOSF to be cleared for this transition */
 250:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
 251:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
 252:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 253:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #else
 254:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 255:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* If Set Range 1 */
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s 			page 7


 256:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
  84              		.loc 1 256 3 is_stmt 1 view .LVU9
  85              		.loc 1 256 6 is_stmt 0 view .LVU10
  86 0010 B4F5007F 		cmp	r4, #512
  87 0014 14D0     		beq	.L16
 257:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
 258:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 259:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     {
 260:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Set Range 1 */
 261:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 262:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 263:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Wait until VOSF is cleared */
 264:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 265:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 266:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 267:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         wait_loop_index--;
 268:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
 269:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 270:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 271:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         return HAL_TIMEOUT;
 272:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
 273:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     }
 274:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
 275:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   else
 276:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
 277:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
  88              		.loc 1 277 5 is_stmt 1 view .LVU11
  89              		.loc 1 277 9 is_stmt 0 view .LVU12
  90 0016 214B     		ldr	r3, .L17
  91 0018 1B68     		ldr	r3, [r3]
  92 001a 03F4C063 		and	r3, r3, #1536
  93              		.loc 1 277 8 view .LVU13
  94 001e B3F5806F 		cmp	r3, #1024
  95 0022 39D0     		beq	.L13
 278:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     {
 279:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Set Range 2 */
 280:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
  96              		.loc 1 280 7 is_stmt 1 view .LVU14
  97 0024 1D4A     		ldr	r2, .L17
  98 0026 1368     		ldr	r3, [r2]
  99 0028 23F4C063 		bic	r3, r3, #1536
 100 002c 43F48063 		orr	r3, r3, #1024
 101 0030 1360     		str	r3, [r2]
 281:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* No need to wait for VOSF to be cleared for this transition */
 282:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     }
 283:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
 284:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 285:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 286:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   return HAL_OK;
 102              		.loc 1 286 10 is_stmt 0 view .LVU15
 103 0032 0020     		movs	r0, #0
 104              	.L7:
 287:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 105              		.loc 1 287 1 view .LVU16
 106 0034 10BD     		pop	{r4, pc}
 107              	.LVL2:
 108              	.L15:
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s 			page 8


 184:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 109              		.loc 1 184 3 discriminator 2 view .LVU17
 110 0036 B821     		movs	r1, #184
 111 0038 1948     		ldr	r0, .L17+4
 112              	.LVL3:
 184:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 113              		.loc 1 184 3 discriminator 2 view .LVU18
 114 003a FFF7FEFF 		bl	assert_failed
 115              	.LVL4:
 116 003e E7E7     		b	.L5
 117              	.L16:
 258:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     {
 118              		.loc 1 258 5 is_stmt 1 view .LVU19
 258:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     {
 119              		.loc 1 258 9 is_stmt 0 view .LVU20
 120 0040 164B     		ldr	r3, .L17
 121 0042 1B68     		ldr	r3, [r3]
 122 0044 03F4C063 		and	r3, r3, #1536
 258:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     {
 123              		.loc 1 258 8 view .LVU21
 124 0048 B3F5007F 		cmp	r3, #512
 125 004c 20D0     		beq	.L11
 261:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 126              		.loc 1 261 7 is_stmt 1 view .LVU22
 127 004e 134A     		ldr	r2, .L17
 128 0050 1368     		ldr	r3, [r2]
 129 0052 23F4C063 		bic	r3, r3, #1536
 130 0056 43F40073 		orr	r3, r3, #512
 131 005a 1360     		str	r3, [r2]
 264:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 132              		.loc 1 264 7 view .LVU23
 264:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 133              		.loc 1 264 53 is_stmt 0 view .LVU24
 134 005c 114B     		ldr	r3, .L17+8
 135 005e 1A68     		ldr	r2, [r3]
 136 0060 3223     		movs	r3, #50
 137 0062 03FB02F3 		mul	r3, r3, r2
 264:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 138              		.loc 1 264 72 view .LVU25
 139 0066 104A     		ldr	r2, .L17+12
 140 0068 A2FB0323 		umull	r2, r3, r2, r3
 141 006c 9B0C     		lsrs	r3, r3, #18
 264:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 142              		.loc 1 264 23 view .LVU26
 143 006e 0133     		adds	r3, r3, #1
 144              	.LVL5:
 265:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 145              		.loc 1 265 7 is_stmt 1 view .LVU27
 265:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 146              		.loc 1 265 13 is_stmt 0 view .LVU28
 147 0070 00E0     		b	.L8
 148              	.L10:
 267:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
 149              		.loc 1 267 9 is_stmt 1 view .LVU29
 267:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
 150              		.loc 1 267 24 is_stmt 0 view .LVU30
 151 0072 013B     		subs	r3, r3, #1
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s 			page 9


 152              	.LVL6:
 153              	.L8:
 265:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 154              		.loc 1 265 13 is_stmt 1 view .LVU31
 265:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 155              		.loc 1 265 15 is_stmt 0 view .LVU32
 156 0074 094A     		ldr	r2, .L17
 157 0076 5269     		ldr	r2, [r2, #20]
 265:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 158              		.loc 1 265 13 view .LVU33
 159 0078 12F4806F 		tst	r2, #1024
 160 007c 01D0     		beq	.L9
 265:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 161              		.loc 1 265 55 discriminator 1 view .LVU34
 162 007e 002B     		cmp	r3, #0
 163 0080 F7D1     		bne	.L10
 164              	.L9:
 269:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 165              		.loc 1 269 7 is_stmt 1 view .LVU35
 269:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 166              		.loc 1 269 11 is_stmt 0 view .LVU36
 167 0082 064B     		ldr	r3, .L17
 168              	.LVL7:
 269:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 169              		.loc 1 269 11 view .LVU37
 170 0084 5B69     		ldr	r3, [r3, #20]
 269:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 171              		.loc 1 269 10 view .LVU38
 172 0086 13F4806F 		tst	r3, #1024
 173 008a 03D1     		bne	.L12
 286:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 174              		.loc 1 286 10 view .LVU39
 175 008c 0020     		movs	r0, #0
 176 008e D1E7     		b	.L7
 177              	.L11:
 286:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 178              		.loc 1 286 10 view .LVU40
 179 0090 0020     		movs	r0, #0
 180 0092 CFE7     		b	.L7
 181              	.L12:
 271:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
 182              		.loc 1 271 16 view .LVU41
 183 0094 0320     		movs	r0, #3
 184 0096 CDE7     		b	.L7
 185              	.L13:
 286:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 186              		.loc 1 286 10 view .LVU42
 187 0098 0020     		movs	r0, #0
 188 009a CBE7     		b	.L7
 189              	.L18:
 190              		.align	2
 191              	.L17:
 192 009c 00700040 		.word	1073770496
 193 00a0 00000000 		.word	.LC0
 194 00a4 00000000 		.word	SystemCoreClock
 195 00a8 83DE1B43 		.word	1125899907
 196              		.cfi_endproc
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s 			page 10


 197              	.LFE124:
 199              		.section	.text.HAL_PWREx_EnableBatteryCharging,"ax",%progbits
 200              		.align	1
 201              		.global	HAL_PWREx_EnableBatteryCharging
 202              		.syntax unified
 203              		.thumb
 204              		.thumb_func
 205              		.fpu fpv4-sp-d16
 207              	HAL_PWREx_EnableBatteryCharging:
 208              	.LVL8:
 209              	.LFB125:
 288:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 289:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 290:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 291:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable battery charging.
 292:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        When VDD is present, charge the external battery on VBAT thru an internal resistor.
 293:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @param  ResistorSelection: specifies the resistor impedance.
 294:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *          This parameter can be one of the following values:
 295:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *            @arg @ref PWR_BATTERY_CHARGING_RESISTOR_5     5 kOhms resistor
 296:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *            @arg @ref PWR_BATTERY_CHARGING_RESISTOR_1_5 1.5 kOhms resistor
 297:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 298:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 299:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnableBatteryCharging(uint32_t ResistorSelection)
 300:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 210              		.loc 1 300 1 is_stmt 1 view -0
 211              		.cfi_startproc
 212              		@ args = 0, pretend = 0, frame = 0
 213              		@ frame_needed = 0, uses_anonymous_args = 0
 214              		.loc 1 300 1 is_stmt 0 view .LVU44
 215 0000 10B5     		push	{r4, lr}
 216              	.LCFI1:
 217              		.cfi_def_cfa_offset 8
 218              		.cfi_offset 4, -8
 219              		.cfi_offset 14, -4
 301:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_BATTERY_RESISTOR_SELECT(ResistorSelection));
 220              		.loc 1 301 3 is_stmt 1 view .LVU45
 221 0002 0446     		mov	r4, r0
 222 0004 10B1     		cbz	r0, .L20
 223              		.loc 1 301 3 is_stmt 0 discriminator 1 view .LVU46
 224 0006 B0F5007F 		cmp	r0, #512
 225 000a 0AD1     		bne	.L22
 226              	.LVL9:
 227              	.L20:
 302:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 303:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Specify resistor selection */
 304:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   MODIFY_REG(PWR->CR4, PWR_CR4_VBRS, ResistorSelection);
 228              		.loc 1 304 3 is_stmt 1 view .LVU47
 229 000c 084A     		ldr	r2, .L23
 230 000e D368     		ldr	r3, [r2, #12]
 231 0010 23F40073 		bic	r3, r3, #512
 232 0014 2343     		orrs	r3, r3, r4
 233 0016 D360     		str	r3, [r2, #12]
 305:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 306:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Enable battery charging */
 307:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(PWR->CR4, PWR_CR4_VBE);
 234              		.loc 1 307 3 view .LVU48
 235 0018 D368     		ldr	r3, [r2, #12]
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s 			page 11


 236 001a 43F48073 		orr	r3, r3, #256
 237 001e D360     		str	r3, [r2, #12]
 308:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 238              		.loc 1 308 1 is_stmt 0 view .LVU49
 239 0020 10BD     		pop	{r4, pc}
 240              	.LVL10:
 241              	.L22:
 301:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 242              		.loc 1 301 3 discriminator 2 view .LVU50
 243 0022 40F22D11 		movw	r1, #301
 244 0026 0348     		ldr	r0, .L23+4
 245              	.LVL11:
 301:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 246              		.loc 1 301 3 discriminator 2 view .LVU51
 247 0028 FFF7FEFF 		bl	assert_failed
 248              	.LVL12:
 249 002c EEE7     		b	.L20
 250              	.L24:
 251 002e 00BF     		.align	2
 252              	.L23:
 253 0030 00700040 		.word	1073770496
 254 0034 00000000 		.word	.LC0
 255              		.cfi_endproc
 256              	.LFE125:
 258              		.section	.text.HAL_PWREx_DisableBatteryCharging,"ax",%progbits
 259              		.align	1
 260              		.global	HAL_PWREx_DisableBatteryCharging
 261              		.syntax unified
 262              		.thumb
 263              		.thumb_func
 264              		.fpu fpv4-sp-d16
 266              	HAL_PWREx_DisableBatteryCharging:
 267              	.LFB126:
 309:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 310:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 311:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 312:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable battery charging.
 313:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 314:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 315:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_DisableBatteryCharging(void)
 316:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 268              		.loc 1 316 1 is_stmt 1 view -0
 269              		.cfi_startproc
 270              		@ args = 0, pretend = 0, frame = 0
 271              		@ frame_needed = 0, uses_anonymous_args = 0
 272              		@ link register save eliminated.
 317:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(PWR->CR4, PWR_CR4_VBE);
 273              		.loc 1 317 3 view .LVU53
 274 0000 024A     		ldr	r2, .L26
 275 0002 D368     		ldr	r3, [r2, #12]
 276 0004 23F48073 		bic	r3, r3, #256
 277 0008 D360     		str	r3, [r2, #12]
 318:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 278              		.loc 1 318 1 is_stmt 0 view .LVU54
 279 000a 7047     		bx	lr
 280              	.L27:
 281              		.align	2
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s 			page 12


 282              	.L26:
 283 000c 00700040 		.word	1073770496
 284              		.cfi_endproc
 285              	.LFE126:
 287              		.section	.text.HAL_PWREx_EnableVddUSB,"ax",%progbits
 288              		.align	1
 289              		.global	HAL_PWREx_EnableVddUSB
 290              		.syntax unified
 291              		.thumb
 292              		.thumb_func
 293              		.fpu fpv4-sp-d16
 295              	HAL_PWREx_EnableVddUSB:
 296              	.LFB127:
 319:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 320:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 321:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR2_USV)
 322:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 323:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable VDDUSB supply.
 324:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
 325:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 326:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 327:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnableVddUSB(void)
 328:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 297              		.loc 1 328 1 is_stmt 1 view -0
 298              		.cfi_startproc
 299              		@ args = 0, pretend = 0, frame = 0
 300              		@ frame_needed = 0, uses_anonymous_args = 0
 301              		@ link register save eliminated.
 329:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(PWR->CR2, PWR_CR2_USV);
 302              		.loc 1 329 3 view .LVU56
 303 0000 024A     		ldr	r2, .L29
 304 0002 5368     		ldr	r3, [r2, #4]
 305 0004 43F48063 		orr	r3, r3, #1024
 306 0008 5360     		str	r3, [r2, #4]
 330:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 307              		.loc 1 330 1 is_stmt 0 view .LVU57
 308 000a 7047     		bx	lr
 309              	.L30:
 310              		.align	2
 311              	.L29:
 312 000c 00700040 		.word	1073770496
 313              		.cfi_endproc
 314              	.LFE127:
 316              		.section	.text.HAL_PWREx_DisableVddUSB,"ax",%progbits
 317              		.align	1
 318              		.global	HAL_PWREx_DisableVddUSB
 319              		.syntax unified
 320              		.thumb
 321              		.thumb_func
 322              		.fpu fpv4-sp-d16
 324              	HAL_PWREx_DisableVddUSB:
 325              	.LFB128:
 331:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 332:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 333:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 334:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable VDDUSB supply.
 335:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s 			page 13


 336:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 337:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_DisableVddUSB(void)
 338:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 326              		.loc 1 338 1 is_stmt 1 view -0
 327              		.cfi_startproc
 328              		@ args = 0, pretend = 0, frame = 0
 329              		@ frame_needed = 0, uses_anonymous_args = 0
 330              		@ link register save eliminated.
 339:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(PWR->CR2, PWR_CR2_USV);
 331              		.loc 1 339 3 view .LVU59
 332 0000 024A     		ldr	r2, .L32
 333 0002 5368     		ldr	r3, [r2, #4]
 334 0004 23F48063 		bic	r3, r3, #1024
 335 0008 5360     		str	r3, [r2, #4]
 340:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 336              		.loc 1 340 1 is_stmt 0 view .LVU60
 337 000a 7047     		bx	lr
 338              	.L33:
 339              		.align	2
 340              	.L32:
 341 000c 00700040 		.word	1073770496
 342              		.cfi_endproc
 343              	.LFE128:
 345              		.section	.text.HAL_PWREx_EnableVddIO2,"ax",%progbits
 346              		.align	1
 347              		.global	HAL_PWREx_EnableVddIO2
 348              		.syntax unified
 349              		.thumb
 350              		.thumb_func
 351              		.fpu fpv4-sp-d16
 353              	HAL_PWREx_EnableVddIO2:
 354              	.LFB129:
 341:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR2_USV */
 342:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 343:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR2_IOSV)
 344:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 345:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable VDDIO2 supply.
 346:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
 347:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 348:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 349:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnableVddIO2(void)
 350:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 355              		.loc 1 350 1 is_stmt 1 view -0
 356              		.cfi_startproc
 357              		@ args = 0, pretend = 0, frame = 0
 358              		@ frame_needed = 0, uses_anonymous_args = 0
 359              		@ link register save eliminated.
 351:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 360              		.loc 1 351 3 view .LVU62
 361 0000 024A     		ldr	r2, .L35
 362 0002 5368     		ldr	r3, [r2, #4]
 363 0004 43F40073 		orr	r3, r3, #512
 364 0008 5360     		str	r3, [r2, #4]
 352:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 365              		.loc 1 352 1 is_stmt 0 view .LVU63
 366 000a 7047     		bx	lr
 367              	.L36:
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s 			page 14


 368              		.align	2
 369              	.L35:
 370 000c 00700040 		.word	1073770496
 371              		.cfi_endproc
 372              	.LFE129:
 374              		.section	.text.HAL_PWREx_DisableVddIO2,"ax",%progbits
 375              		.align	1
 376              		.global	HAL_PWREx_DisableVddIO2
 377              		.syntax unified
 378              		.thumb
 379              		.thumb_func
 380              		.fpu fpv4-sp-d16
 382              	HAL_PWREx_DisableVddIO2:
 383              	.LFB130:
 353:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 354:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 355:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 356:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable VDDIO2 supply.
 357:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 358:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 359:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_DisableVddIO2(void)
 360:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 384              		.loc 1 360 1 is_stmt 1 view -0
 385              		.cfi_startproc
 386              		@ args = 0, pretend = 0, frame = 0
 387              		@ frame_needed = 0, uses_anonymous_args = 0
 388              		@ link register save eliminated.
 361:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(PWR->CR2, PWR_CR2_IOSV);
 389              		.loc 1 361 3 view .LVU65
 390 0000 024A     		ldr	r2, .L38
 391 0002 5368     		ldr	r3, [r2, #4]
 392 0004 23F40073 		bic	r3, r3, #512
 393 0008 5360     		str	r3, [r2, #4]
 362:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 394              		.loc 1 362 1 is_stmt 0 view .LVU66
 395 000a 7047     		bx	lr
 396              	.L39:
 397              		.align	2
 398              	.L38:
 399 000c 00700040 		.word	1073770496
 400              		.cfi_endproc
 401              	.LFE130:
 403              		.section	.text.HAL_PWREx_EnableInternalWakeUpLine,"ax",%progbits
 404              		.align	1
 405              		.global	HAL_PWREx_EnableInternalWakeUpLine
 406              		.syntax unified
 407              		.thumb
 408              		.thumb_func
 409              		.fpu fpv4-sp-d16
 411              	HAL_PWREx_EnableInternalWakeUpLine:
 412              	.LFB131:
 363:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR2_IOSV */
 364:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 365:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 366:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 367:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable Internal Wake-up Line.
 368:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s 			page 15


 369:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 370:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnableInternalWakeUpLine(void)
 371:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 413              		.loc 1 371 1 is_stmt 1 view -0
 414              		.cfi_startproc
 415              		@ args = 0, pretend = 0, frame = 0
 416              		@ frame_needed = 0, uses_anonymous_args = 0
 417              		@ link register save eliminated.
 372:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(PWR->CR3, PWR_CR3_EIWF);
 418              		.loc 1 372 3 view .LVU68
 419 0000 024A     		ldr	r2, .L41
 420 0002 9368     		ldr	r3, [r2, #8]
 421 0004 43F40043 		orr	r3, r3, #32768
 422 0008 9360     		str	r3, [r2, #8]
 373:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 423              		.loc 1 373 1 is_stmt 0 view .LVU69
 424 000a 7047     		bx	lr
 425              	.L42:
 426              		.align	2
 427              	.L41:
 428 000c 00700040 		.word	1073770496
 429              		.cfi_endproc
 430              	.LFE131:
 432              		.section	.text.HAL_PWREx_DisableInternalWakeUpLine,"ax",%progbits
 433              		.align	1
 434              		.global	HAL_PWREx_DisableInternalWakeUpLine
 435              		.syntax unified
 436              		.thumb
 437              		.thumb_func
 438              		.fpu fpv4-sp-d16
 440              	HAL_PWREx_DisableInternalWakeUpLine:
 441              	.LFB132:
 374:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 375:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 376:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 377:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable Internal Wake-up Line.
 378:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 379:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 380:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_DisableInternalWakeUpLine(void)
 381:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 442              		.loc 1 381 1 is_stmt 1 view -0
 443              		.cfi_startproc
 444              		@ args = 0, pretend = 0, frame = 0
 445              		@ frame_needed = 0, uses_anonymous_args = 0
 446              		@ link register save eliminated.
 382:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(PWR->CR3, PWR_CR3_EIWF);
 447              		.loc 1 382 3 view .LVU71
 448 0000 024A     		ldr	r2, .L44
 449 0002 9368     		ldr	r3, [r2, #8]
 450 0004 23F40043 		bic	r3, r3, #32768
 451 0008 9360     		str	r3, [r2, #8]
 383:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 452              		.loc 1 383 1 is_stmt 0 view .LVU72
 453 000a 7047     		bx	lr
 454              	.L45:
 455              		.align	2
 456              	.L44:
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s 			page 16


 457 000c 00700040 		.word	1073770496
 458              		.cfi_endproc
 459              	.LFE132:
 461              		.section	.text.HAL_PWREx_EnableGPIOPullUp,"ax",%progbits
 462              		.align	1
 463              		.global	HAL_PWREx_EnableGPIOPullUp
 464              		.syntax unified
 465              		.thumb
 466              		.thumb_func
 467              		.fpu fpv4-sp-d16
 469              	HAL_PWREx_EnableGPIOPullUp:
 470              	.LVL13:
 471              	.LFB133:
 384:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 385:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 386:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 387:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 388:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable GPIO pull-up state in Standby and Shutdown modes.
 389:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  Set the relevant PUy bits of PWR_PUCRx register to configure the I/O in
 390:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        pull-up state in Standby and Shutdown modes.
 391:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  This state is effective in Standby and Shutdown modes only if APC bit
 392:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        is set through HAL_PWREx_EnablePullUpPullDownConfig() API.
 393:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  The configuration is lost when exiting the Shutdown mode due to the
 394:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        power-on reset, maintained when exiting the Standby mode.
 395:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  To avoid any conflict at Standby and Shutdown modes exits, the corresponding
 396:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        PDy bit of PWR_PDCRx register is cleared unless it is reserved.
 397:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  Even if a PUy bit to set is reserved, the other PUy bits entered as input
 398:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        parameter at the same time are set.
 399:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @param  GPIO: Specify the IO port. This parameter can be PWR_GPIO_A, ..., PWR_GPIO_H
 400:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         (or PWR_GPIO_I depending on the devices) to select the GPIO peripheral.
 401:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @param  GPIONumber: Specify the I/O pins numbers.
 402:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         This parameter can be one of the following values:
 403:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         PWR_GPIO_BIT_0, ..., PWR_GPIO_BIT_15 (except for the port where less
 404:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         I/O pins are available) or the logical OR of several of them to set
 405:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         several bits for a given port in a single API call.
 406:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval HAL Status
 407:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 408:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** HAL_StatusTypeDef HAL_PWREx_EnableGPIOPullUp(uint32_t GPIO, uint32_t GPIONumber)
 409:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 472              		.loc 1 409 1 is_stmt 1 view -0
 473              		.cfi_startproc
 474              		@ args = 0, pretend = 0, frame = 0
 475              		@ frame_needed = 0, uses_anonymous_args = 0
 476              		.loc 1 409 1 is_stmt 0 view .LVU74
 477 0000 70B5     		push	{r4, r5, r6, lr}
 478              	.LCFI2:
 479              		.cfi_def_cfa_offset 16
 480              		.cfi_offset 4, -16
 481              		.cfi_offset 5, -12
 482              		.cfi_offset 6, -8
 483              		.cfi_offset 14, -4
 484 0002 0546     		mov	r5, r0
 485 0004 0C46     		mov	r4, r1
 410:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
 486              		.loc 1 410 3 is_stmt 1 view .LVU75
 487              	.LVL14:
 411:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s 			page 17


 412:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_GPIO(GPIO));
 488              		.loc 1 412 3 view .LVU76
 489 0006 0828     		cmp	r0, #8
 490 0008 0AD8     		bhi	.L62
 491              	.LVL15:
 492              	.L47:
 413:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_GPIO_BIT_NUMBER(GPIONumber));
 493              		.loc 1 413 3 view .LVU77
 494 000a A6B2     		uxth	r6, r4
 495 000c 76B1     		cbz	r6, .L63
 496              	.L48:
 414:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 415:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   switch (GPIO)
 497              		.loc 1 415 3 view .LVU78
 498 000e 082D     		cmp	r5, #8
 499 0010 78D8     		bhi	.L60
 500 0012 DFE805F0 		tbb	[pc, r5]
 501              	.L51:
 502 0016 11       		.byte	(.L59-.L51)/2
 503 0017 1F       		.byte	(.L58-.L51)/2
 504 0018 2B       		.byte	(.L57-.L51)/2
 505 0019 35       		.byte	(.L56-.L51)/2
 506 001a 3F       		.byte	(.L55-.L51)/2
 507 001b 49       		.byte	(.L54-.L51)/2
 508 001c 53       		.byte	(.L53-.L51)/2
 509 001d 5D       		.byte	(.L52-.L51)/2
 510 001e 6B       		.byte	(.L50-.L51)/2
 511              	.LVL16:
 512 001f 00       		.p2align 1
 513              	.L62:
 412:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_GPIO_BIT_NUMBER(GPIONumber));
 514              		.loc 1 412 3 is_stmt 0 discriminator 1 view .LVU79
 515 0020 4FF4CE71 		mov	r1, #412
 516              	.LVL17:
 412:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_GPIO_BIT_NUMBER(GPIONumber));
 517              		.loc 1 412 3 discriminator 1 view .LVU80
 518 0024 3848     		ldr	r0, .L64
 519              	.LVL18:
 412:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_GPIO_BIT_NUMBER(GPIONumber));
 520              		.loc 1 412 3 discriminator 1 view .LVU81
 521 0026 FFF7FEFF 		bl	assert_failed
 522              	.LVL19:
 523 002a EEE7     		b	.L47
 524              	.L63:
 413:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_GPIO_BIT_NUMBER(GPIONumber));
 525              		.loc 1 413 3 discriminator 1 view .LVU82
 526 002c 40F29D11 		movw	r1, #413
 527 0030 3548     		ldr	r0, .L64
 528 0032 FFF7FEFF 		bl	assert_failed
 529              	.LVL20:
 530 0036 EAE7     		b	.L48
 531              	.L59:
 416:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
 417:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_A:
 418:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PUCRA, (GPIONumber & (~(PWR_GPIO_BIT_14))));
 532              		.loc 1 418 8 is_stmt 1 view .LVU83
 533 0038 344B     		ldr	r3, .L64+4
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s 			page 18


 534 003a 1A6A     		ldr	r2, [r3, #32]
 535 003c 24F48041 		bic	r1, r4, #16384
 536 0040 0A43     		orrs	r2, r2, r1
 537 0042 1A62     		str	r2, [r3, #32]
 419:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRA, (GPIONumber & (~(PWR_GPIO_BIT_13|PWR_GPIO_BIT_15))));
 538              		.loc 1 419 8 view .LVU84
 539 0044 5A6A     		ldr	r2, [r3, #36]
 540 0046 24F42044 		bic	r4, r4, #40960
 541              	.LVL21:
 542              		.loc 1 419 8 is_stmt 0 view .LVU85
 543 004a 22EA0404 		bic	r4, r2, r4
 544 004e 5C62     		str	r4, [r3, #36]
 420:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 545              		.loc 1 420 8 is_stmt 1 view .LVU86
 410:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 546              		.loc 1 410 21 is_stmt 0 view .LVU87
 547 0050 0020     		movs	r0, #0
 548              	.L49:
 549              	.LVL22:
 421:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_B:
 422:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PUCRB, GPIONumber);
 423:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRB, (GPIONumber & (~(PWR_GPIO_BIT_4))));
 424:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 425:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_C:
 426:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PUCRC, GPIONumber);
 427:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRC, GPIONumber);
 428:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 429:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOD)
 430:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_D:
 431:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PUCRD, GPIONumber);
 432:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRD, GPIONumber);
 433:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 434:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 435:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOE)
 436:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_E:
 437:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PUCRE, GPIONumber);
 438:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRE, GPIONumber);
 439:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 440:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 441:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOF)
 442:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_F:
 443:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PUCRF, GPIONumber);
 444:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRF, GPIONumber);
 445:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 446:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 447:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOG)
 448:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_G:
 449:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PUCRG, GPIONumber);
 450:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRG, GPIONumber);
 451:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 452:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 453:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_H:
 454:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PUCRH, (GPIONumber & PWR_PORTH_AVAILABLE_PINS));
 455:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined (STM32L496xx) || defined (STM32L4A6xx)
 456:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRH, ((GPIONumber & PWR_PORTH_AVAILABLE_PINS) & (~(PWR_GPIO_BIT_3))));
 457:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #else
 458:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRH, (GPIONumber & PWR_PORTH_AVAILABLE_PINS));
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s 			page 19


 459:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 460:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 461:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOI)
 462:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_I:
 463:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PUCRI, (GPIONumber & PWR_PORTI_AVAILABLE_PINS));
 464:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRI, (GPIONumber & PWR_PORTI_AVAILABLE_PINS));
 465:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 466:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 467:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     default:
 468:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       status = HAL_ERROR;
 469:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       break;
 470:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
 471:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 472:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   return status;
 550              		.loc 1 472 3 is_stmt 1 view .LVU88
 473:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 551              		.loc 1 473 1 is_stmt 0 view .LVU89
 552 0052 70BD     		pop	{r4, r5, r6, pc}
 553              	.LVL23:
 554              	.L58:
 422:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRB, (GPIONumber & (~(PWR_GPIO_BIT_4))));
 555              		.loc 1 422 8 is_stmt 1 view .LVU90
 556 0054 2D4B     		ldr	r3, .L64+4
 557 0056 9A6A     		ldr	r2, [r3, #40]
 558 0058 2243     		orrs	r2, r2, r4
 559 005a 9A62     		str	r2, [r3, #40]
 423:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 560              		.loc 1 423 8 view .LVU91
 561 005c DA6A     		ldr	r2, [r3, #44]
 562 005e 24F01004 		bic	r4, r4, #16
 563              	.LVL24:
 423:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 564              		.loc 1 423 8 is_stmt 0 view .LVU92
 565 0062 22EA0404 		bic	r4, r2, r4
 566 0066 DC62     		str	r4, [r3, #44]
 424:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_C:
 567              		.loc 1 424 8 is_stmt 1 view .LVU93
 410:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 568              		.loc 1 410 21 is_stmt 0 view .LVU94
 569 0068 0020     		movs	r0, #0
 424:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_C:
 570              		.loc 1 424 8 view .LVU95
 571 006a F2E7     		b	.L49
 572              	.LVL25:
 573              	.L57:
 426:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRC, GPIONumber);
 574              		.loc 1 426 8 is_stmt 1 view .LVU96
 575 006c 274B     		ldr	r3, .L64+4
 576 006e 1A6B     		ldr	r2, [r3, #48]
 577 0070 2243     		orrs	r2, r2, r4
 578 0072 1A63     		str	r2, [r3, #48]
 427:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 579              		.loc 1 427 8 view .LVU97
 580 0074 596B     		ldr	r1, [r3, #52]
 581 0076 21EA0404 		bic	r4, r1, r4
 582              	.LVL26:
 427:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s 			page 20


 583              		.loc 1 427 8 is_stmt 0 view .LVU98
 584 007a 5C63     		str	r4, [r3, #52]
 428:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOD)
 585              		.loc 1 428 8 is_stmt 1 view .LVU99
 410:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 586              		.loc 1 410 21 is_stmt 0 view .LVU100
 587 007c 0020     		movs	r0, #0
 428:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOD)
 588              		.loc 1 428 8 view .LVU101
 589 007e E8E7     		b	.L49
 590              	.LVL27:
 591              	.L56:
 431:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRD, GPIONumber);
 592              		.loc 1 431 8 is_stmt 1 view .LVU102
 593 0080 224B     		ldr	r3, .L64+4
 594 0082 9A6B     		ldr	r2, [r3, #56]
 595 0084 2243     		orrs	r2, r2, r4
 596 0086 9A63     		str	r2, [r3, #56]
 432:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 597              		.loc 1 432 8 view .LVU103
 598 0088 D96B     		ldr	r1, [r3, #60]
 599 008a 21EA0404 		bic	r4, r1, r4
 600              	.LVL28:
 432:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 601              		.loc 1 432 8 is_stmt 0 view .LVU104
 602 008e DC63     		str	r4, [r3, #60]
 433:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 603              		.loc 1 433 8 is_stmt 1 view .LVU105
 410:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 604              		.loc 1 410 21 is_stmt 0 view .LVU106
 605 0090 0020     		movs	r0, #0
 433:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 606              		.loc 1 433 8 view .LVU107
 607 0092 DEE7     		b	.L49
 608              	.LVL29:
 609              	.L55:
 437:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRE, GPIONumber);
 610              		.loc 1 437 8 is_stmt 1 view .LVU108
 611 0094 1D4B     		ldr	r3, .L64+4
 612 0096 1A6C     		ldr	r2, [r3, #64]
 613 0098 2243     		orrs	r2, r2, r4
 614 009a 1A64     		str	r2, [r3, #64]
 438:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 615              		.loc 1 438 8 view .LVU109
 616 009c 596C     		ldr	r1, [r3, #68]
 617 009e 21EA0404 		bic	r4, r1, r4
 618              	.LVL30:
 438:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 619              		.loc 1 438 8 is_stmt 0 view .LVU110
 620 00a2 5C64     		str	r4, [r3, #68]
 439:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 621              		.loc 1 439 8 is_stmt 1 view .LVU111
 410:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 622              		.loc 1 410 21 is_stmt 0 view .LVU112
 623 00a4 0020     		movs	r0, #0
 439:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 624              		.loc 1 439 8 view .LVU113
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s 			page 21


 625 00a6 D4E7     		b	.L49
 626              	.LVL31:
 627              	.L54:
 443:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRF, GPIONumber);
 628              		.loc 1 443 8 is_stmt 1 view .LVU114
 629 00a8 184B     		ldr	r3, .L64+4
 630 00aa 9A6C     		ldr	r2, [r3, #72]
 631 00ac 2243     		orrs	r2, r2, r4
 632 00ae 9A64     		str	r2, [r3, #72]
 444:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 633              		.loc 1 444 8 view .LVU115
 634 00b0 D96C     		ldr	r1, [r3, #76]
 635 00b2 21EA0404 		bic	r4, r1, r4
 636              	.LVL32:
 444:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 637              		.loc 1 444 8 is_stmt 0 view .LVU116
 638 00b6 DC64     		str	r4, [r3, #76]
 445:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 639              		.loc 1 445 8 is_stmt 1 view .LVU117
 410:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 640              		.loc 1 410 21 is_stmt 0 view .LVU118
 641 00b8 0020     		movs	r0, #0
 445:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 642              		.loc 1 445 8 view .LVU119
 643 00ba CAE7     		b	.L49
 644              	.LVL33:
 645              	.L53:
 449:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRG, GPIONumber);
 646              		.loc 1 449 8 is_stmt 1 view .LVU120
 647 00bc 134B     		ldr	r3, .L64+4
 648 00be 1A6D     		ldr	r2, [r3, #80]
 649 00c0 2243     		orrs	r2, r2, r4
 650 00c2 1A65     		str	r2, [r3, #80]
 450:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 651              		.loc 1 450 8 view .LVU121
 652 00c4 596D     		ldr	r1, [r3, #84]
 653 00c6 21EA0404 		bic	r4, r1, r4
 654              	.LVL34:
 450:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 655              		.loc 1 450 8 is_stmt 0 view .LVU122
 656 00ca 5C65     		str	r4, [r3, #84]
 451:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 657              		.loc 1 451 8 is_stmt 1 view .LVU123
 410:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 658              		.loc 1 410 21 is_stmt 0 view .LVU124
 659 00cc 0020     		movs	r0, #0
 451:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 660              		.loc 1 451 8 view .LVU125
 661 00ce C0E7     		b	.L49
 662              	.LVL35:
 663              	.L52:
 454:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined (STM32L496xx) || defined (STM32L4A6xx)
 664              		.loc 1 454 8 is_stmt 1 view .LVU126
 665 00d0 0E4B     		ldr	r3, .L64+4
 666 00d2 9A6D     		ldr	r2, [r3, #88]
 667 00d4 1643     		orrs	r6, r6, r2
 668 00d6 9E65     		str	r6, [r3, #88]
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s 			page 22


 456:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #else
 669              		.loc 1 456 8 view .LVU127
 670 00d8 DA6D     		ldr	r2, [r3, #92]
 671 00da 24F00804 		bic	r4, r4, #8
 672              	.LVL36:
 456:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #else
 673              		.loc 1 456 8 is_stmt 0 view .LVU128
 674 00de 2404     		lsls	r4, r4, #16
 675 00e0 240C     		lsrs	r4, r4, #16
 676 00e2 22EA0404 		bic	r4, r2, r4
 677 00e6 DC65     		str	r4, [r3, #92]
 460:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOI)
 678              		.loc 1 460 8 is_stmt 1 view .LVU129
 410:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 679              		.loc 1 410 21 is_stmt 0 view .LVU130
 680 00e8 0020     		movs	r0, #0
 460:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOI)
 681              		.loc 1 460 8 view .LVU131
 682 00ea B2E7     		b	.L49
 683              	.LVL37:
 684              	.L50:
 463:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRI, (GPIONumber & PWR_PORTI_AVAILABLE_PINS));
 685              		.loc 1 463 8 is_stmt 1 view .LVU132
 686 00ec 074B     		ldr	r3, .L64+4
 687 00ee 1A6E     		ldr	r2, [r3, #96]
 688 00f0 C4F30B04 		ubfx	r4, r4, #0, #12
 689              	.LVL38:
 463:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRI, (GPIONumber & PWR_PORTI_AVAILABLE_PINS));
 690              		.loc 1 463 8 is_stmt 0 view .LVU133
 691 00f4 2243     		orrs	r2, r2, r4
 692 00f6 1A66     		str	r2, [r3, #96]
 464:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 693              		.loc 1 464 8 is_stmt 1 view .LVU134
 694 00f8 5A6E     		ldr	r2, [r3, #100]
 695 00fa 22EA0404 		bic	r4, r2, r4
 696 00fe 5C66     		str	r4, [r3, #100]
 465:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 697              		.loc 1 465 8 view .LVU135
 410:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 698              		.loc 1 410 21 is_stmt 0 view .LVU136
 699 0100 0020     		movs	r0, #0
 465:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 700              		.loc 1 465 8 view .LVU137
 701 0102 A6E7     		b	.L49
 702              	.LVL39:
 703              	.L60:
 410:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 704              		.loc 1 410 21 view .LVU138
 705 0104 0120     		movs	r0, #1
 706 0106 A4E7     		b	.L49
 707              	.L65:
 708              		.align	2
 709              	.L64:
 710 0108 00000000 		.word	.LC0
 711 010c 00700040 		.word	1073770496
 712              		.cfi_endproc
 713              	.LFE133:
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s 			page 23


 715              		.section	.text.HAL_PWREx_DisableGPIOPullUp,"ax",%progbits
 716              		.align	1
 717              		.global	HAL_PWREx_DisableGPIOPullUp
 718              		.syntax unified
 719              		.thumb
 720              		.thumb_func
 721              		.fpu fpv4-sp-d16
 723              	HAL_PWREx_DisableGPIOPullUp:
 724              	.LVL40:
 725              	.LFB134:
 474:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 475:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 476:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 477:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable GPIO pull-up state in Standby mode and Shutdown modes.
 478:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  Reset the relevant PUy bits of PWR_PUCRx register used to configure the I/O
 479:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        in pull-up state in Standby and Shutdown modes.
 480:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  Even if a PUy bit to reset is reserved, the other PUy bits entered as input
 481:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        parameter at the same time are reset.
 482:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @param  GPIO: Specifies the IO port. This parameter can be PWR_GPIO_A, ..., PWR_GPIO_H
 483:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *          (or PWR_GPIO_I depending on the devices) to select the GPIO peripheral.
 484:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @param  GPIONumber: Specify the I/O pins numbers.
 485:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         This parameter can be one of the following values:
 486:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         PWR_GPIO_BIT_0, ..., PWR_GPIO_BIT_15 (except for the port where less
 487:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         I/O pins are available) or the logical OR of several of them to reset
 488:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         several bits for a given port in a single API call.
 489:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval HAL Status
 490:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 491:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** HAL_StatusTypeDef HAL_PWREx_DisableGPIOPullUp(uint32_t GPIO, uint32_t GPIONumber)
 492:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 726              		.loc 1 492 1 is_stmt 1 view -0
 727              		.cfi_startproc
 728              		@ args = 0, pretend = 0, frame = 0
 729              		@ frame_needed = 0, uses_anonymous_args = 0
 730              		.loc 1 492 1 is_stmt 0 view .LVU140
 731 0000 70B5     		push	{r4, r5, r6, lr}
 732              	.LCFI3:
 733              		.cfi_def_cfa_offset 16
 734              		.cfi_offset 4, -16
 735              		.cfi_offset 5, -12
 736              		.cfi_offset 6, -8
 737              		.cfi_offset 14, -4
 738 0002 0446     		mov	r4, r0
 739 0004 0D46     		mov	r5, r1
 493:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
 740              		.loc 1 493 3 is_stmt 1 view .LVU141
 741              	.LVL41:
 494:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 495:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_GPIO(GPIO));
 742              		.loc 1 495 3 view .LVU142
 743 0006 0828     		cmp	r0, #8
 744 0008 0AD8     		bhi	.L82
 745              	.LVL42:
 746              	.L67:
 496:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_GPIO_BIT_NUMBER(GPIONumber));
 747              		.loc 1 496 3 view .LVU143
 748 000a AEB2     		uxth	r6, r5
 749 000c 76B1     		cbz	r6, .L83
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s 			page 24


 750              	.L68:
 497:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 498:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   switch (GPIO)
 751              		.loc 1 498 3 view .LVU144
 752 000e 082C     		cmp	r4, #8
 753 0010 55D8     		bhi	.L80
 754 0012 DFE804F0 		tbb	[pc, r4]
 755              	.L71:
 756 0016 11       		.byte	(.L79-.L71)/2
 757 0017 1A       		.byte	(.L78-.L71)/2
 758 0018 21       		.byte	(.L77-.L71)/2
 759 0019 28       		.byte	(.L76-.L71)/2
 760 001a 2F       		.byte	(.L75-.L71)/2
 761 001b 36       		.byte	(.L74-.L71)/2
 762 001c 3D       		.byte	(.L73-.L71)/2
 763 001d 44       		.byte	(.L72-.L71)/2
 764 001e 4B       		.byte	(.L70-.L71)/2
 765              	.LVL43:
 766 001f 00       		.p2align 1
 767              	.L82:
 495:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_GPIO_BIT_NUMBER(GPIONumber));
 768              		.loc 1 495 3 is_stmt 0 discriminator 1 view .LVU145
 769 0020 40F2EF11 		movw	r1, #495
 770              	.LVL44:
 495:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_GPIO_BIT_NUMBER(GPIONumber));
 771              		.loc 1 495 3 discriminator 1 view .LVU146
 772 0024 2748     		ldr	r0, .L84
 773              	.LVL45:
 495:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_GPIO_BIT_NUMBER(GPIONumber));
 774              		.loc 1 495 3 discriminator 1 view .LVU147
 775 0026 FFF7FEFF 		bl	assert_failed
 776              	.LVL46:
 777 002a EEE7     		b	.L67
 778              	.L83:
 496:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_GPIO_BIT_NUMBER(GPIONumber));
 779              		.loc 1 496 3 discriminator 1 view .LVU148
 780 002c 4FF4F871 		mov	r1, #496
 781 0030 2448     		ldr	r0, .L84
 782 0032 FFF7FEFF 		bl	assert_failed
 783              	.LVL47:
 784 0036 EAE7     		b	.L68
 785              	.L79:
 499:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
 500:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_A:
 501:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRA, (GPIONumber & (~(PWR_GPIO_BIT_14))));
 786              		.loc 1 501 8 is_stmt 1 view .LVU149
 787 0038 234A     		ldr	r2, .L84+4
 788 003a 136A     		ldr	r3, [r2, #32]
 789 003c 25F48045 		bic	r5, r5, #16384
 790              	.LVL48:
 791              		.loc 1 501 8 is_stmt 0 view .LVU150
 792 0040 23EA0505 		bic	r5, r3, r5
 793 0044 1562     		str	r5, [r2, #32]
 502:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 794              		.loc 1 502 8 is_stmt 1 view .LVU151
 493:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 795              		.loc 1 493 21 is_stmt 0 view .LVU152
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s 			page 25


 796 0046 0020     		movs	r0, #0
 797              	.L69:
 798              	.LVL49:
 503:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_B:
 504:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRB, GPIONumber);
 505:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 506:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_C:
 507:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRC, GPIONumber);
 508:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 509:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOD)
 510:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_D:
 511:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRD, GPIONumber);
 512:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 513:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 514:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOE)
 515:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_E:
 516:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRE, GPIONumber);
 517:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 518:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 519:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOF)
 520:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_F:
 521:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRF, GPIONumber);
 522:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 523:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 524:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOG)
 525:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_G:
 526:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRG, GPIONumber);
 527:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 528:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 529:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_H:
 530:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRH, (GPIONumber & PWR_PORTH_AVAILABLE_PINS));
 531:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 532:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOI)
 533:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_I:
 534:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRI, (GPIONumber & PWR_PORTI_AVAILABLE_PINS));
 535:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 536:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 537:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     default:
 538:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        status = HAL_ERROR;
 539:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 540:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
 541:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 542:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   return status;
 799              		.loc 1 542 3 is_stmt 1 view .LVU153
 543:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 800              		.loc 1 543 1 is_stmt 0 view .LVU154
 801 0048 70BD     		pop	{r4, r5, r6, pc}
 802              	.LVL50:
 803              	.L78:
 504:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 804              		.loc 1 504 8 is_stmt 1 view .LVU155
 805 004a 1F4B     		ldr	r3, .L84+4
 806 004c 996A     		ldr	r1, [r3, #40]
 807 004e 21EA0505 		bic	r5, r1, r5
 808              	.LVL51:
 504:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 809              		.loc 1 504 8 is_stmt 0 view .LVU156
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s 			page 26


 810 0052 9D62     		str	r5, [r3, #40]
 505:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_C:
 811              		.loc 1 505 8 is_stmt 1 view .LVU157
 493:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 812              		.loc 1 493 21 is_stmt 0 view .LVU158
 813 0054 0020     		movs	r0, #0
 505:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_C:
 814              		.loc 1 505 8 view .LVU159
 815 0056 F7E7     		b	.L69
 816              	.LVL52:
 817              	.L77:
 507:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 818              		.loc 1 507 8 is_stmt 1 view .LVU160
 819 0058 1B4B     		ldr	r3, .L84+4
 820 005a 196B     		ldr	r1, [r3, #48]
 821 005c 21EA0505 		bic	r5, r1, r5
 822              	.LVL53:
 507:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 823              		.loc 1 507 8 is_stmt 0 view .LVU161
 824 0060 1D63     		str	r5, [r3, #48]
 508:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOD)
 825              		.loc 1 508 8 is_stmt 1 view .LVU162
 493:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 826              		.loc 1 493 21 is_stmt 0 view .LVU163
 827 0062 0020     		movs	r0, #0
 508:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOD)
 828              		.loc 1 508 8 view .LVU164
 829 0064 F0E7     		b	.L69
 830              	.LVL54:
 831              	.L76:
 511:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 832              		.loc 1 511 8 is_stmt 1 view .LVU165
 833 0066 184B     		ldr	r3, .L84+4
 834 0068 996B     		ldr	r1, [r3, #56]
 835 006a 21EA0505 		bic	r5, r1, r5
 836              	.LVL55:
 511:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 837              		.loc 1 511 8 is_stmt 0 view .LVU166
 838 006e 9D63     		str	r5, [r3, #56]
 512:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 839              		.loc 1 512 8 is_stmt 1 view .LVU167
 493:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 840              		.loc 1 493 21 is_stmt 0 view .LVU168
 841 0070 0020     		movs	r0, #0
 512:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 842              		.loc 1 512 8 view .LVU169
 843 0072 E9E7     		b	.L69
 844              	.LVL56:
 845              	.L75:
 516:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 846              		.loc 1 516 8 is_stmt 1 view .LVU170
 847 0074 144B     		ldr	r3, .L84+4
 848 0076 196C     		ldr	r1, [r3, #64]
 849 0078 21EA0505 		bic	r5, r1, r5
 850              	.LVL57:
 516:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 851              		.loc 1 516 8 is_stmt 0 view .LVU171
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s 			page 27


 852 007c 1D64     		str	r5, [r3, #64]
 517:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 853              		.loc 1 517 8 is_stmt 1 view .LVU172
 493:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 854              		.loc 1 493 21 is_stmt 0 view .LVU173
 855 007e 0020     		movs	r0, #0
 517:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 856              		.loc 1 517 8 view .LVU174
 857 0080 E2E7     		b	.L69
 858              	.LVL58:
 859              	.L74:
 521:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 860              		.loc 1 521 8 is_stmt 1 view .LVU175
 861 0082 114B     		ldr	r3, .L84+4
 862 0084 996C     		ldr	r1, [r3, #72]
 863 0086 21EA0505 		bic	r5, r1, r5
 864              	.LVL59:
 521:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 865              		.loc 1 521 8 is_stmt 0 view .LVU176
 866 008a 9D64     		str	r5, [r3, #72]
 522:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 867              		.loc 1 522 8 is_stmt 1 view .LVU177
 493:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 868              		.loc 1 493 21 is_stmt 0 view .LVU178
 869 008c 0020     		movs	r0, #0
 522:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 870              		.loc 1 522 8 view .LVU179
 871 008e DBE7     		b	.L69
 872              	.LVL60:
 873              	.L73:
 526:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 874              		.loc 1 526 8 is_stmt 1 view .LVU180
 875 0090 0D4B     		ldr	r3, .L84+4
 876 0092 196D     		ldr	r1, [r3, #80]
 877 0094 21EA0505 		bic	r5, r1, r5
 878              	.LVL61:
 526:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 879              		.loc 1 526 8 is_stmt 0 view .LVU181
 880 0098 1D65     		str	r5, [r3, #80]
 527:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 881              		.loc 1 527 8 is_stmt 1 view .LVU182
 493:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 882              		.loc 1 493 21 is_stmt 0 view .LVU183
 883 009a 0020     		movs	r0, #0
 527:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 884              		.loc 1 527 8 view .LVU184
 885 009c D4E7     		b	.L69
 886              	.LVL62:
 887              	.L72:
 530:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 888              		.loc 1 530 8 is_stmt 1 view .LVU185
 889 009e 0A4A     		ldr	r2, .L84+4
 890 00a0 936D     		ldr	r3, [r2, #88]
 891 00a2 23EA0606 		bic	r6, r3, r6
 892 00a6 9665     		str	r6, [r2, #88]
 531:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOI)
 893              		.loc 1 531 8 view .LVU186
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s 			page 28


 493:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 894              		.loc 1 493 21 is_stmt 0 view .LVU187
 895 00a8 0020     		movs	r0, #0
 531:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOI)
 896              		.loc 1 531 8 view .LVU188
 897 00aa CDE7     		b	.L69
 898              	.L70:
 534:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 899              		.loc 1 534 8 is_stmt 1 view .LVU189
 900 00ac 064A     		ldr	r2, .L84+4
 901 00ae 136E     		ldr	r3, [r2, #96]
 902 00b0 C5F30B05 		ubfx	r5, r5, #0, #12
 903              	.LVL63:
 534:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 904              		.loc 1 534 8 is_stmt 0 view .LVU190
 905 00b4 23EA0505 		bic	r5, r3, r5
 906 00b8 1566     		str	r5, [r2, #96]
 535:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 907              		.loc 1 535 8 is_stmt 1 view .LVU191
 493:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 908              		.loc 1 493 21 is_stmt 0 view .LVU192
 909 00ba 0020     		movs	r0, #0
 535:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 910              		.loc 1 535 8 view .LVU193
 911 00bc C4E7     		b	.L69
 912              	.LVL64:
 913              	.L80:
 493:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 914              		.loc 1 493 21 view .LVU194
 915 00be 0120     		movs	r0, #1
 916 00c0 C2E7     		b	.L69
 917              	.L85:
 918 00c2 00BF     		.align	2
 919              	.L84:
 920 00c4 00000000 		.word	.LC0
 921 00c8 00700040 		.word	1073770496
 922              		.cfi_endproc
 923              	.LFE134:
 925              		.section	.text.HAL_PWREx_EnableGPIOPullDown,"ax",%progbits
 926              		.align	1
 927              		.global	HAL_PWREx_EnableGPIOPullDown
 928              		.syntax unified
 929              		.thumb
 930              		.thumb_func
 931              		.fpu fpv4-sp-d16
 933              	HAL_PWREx_EnableGPIOPullDown:
 934              	.LVL65:
 935              	.LFB135:
 544:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 545:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 546:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 547:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 548:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable GPIO pull-down state in Standby and Shutdown modes.
 549:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  Set the relevant PDy bits of PWR_PDCRx register to configure the I/O in
 550:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        pull-down state in Standby and Shutdown modes.
 551:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  This state is effective in Standby and Shutdown modes only if APC bit
 552:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        is set through HAL_PWREx_EnablePullUpPullDownConfig() API.
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s 			page 29


 553:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  The configuration is lost when exiting the Shutdown mode due to the
 554:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        power-on reset, maintained when exiting the Standby mode.
 555:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  To avoid any conflict at Standby and Shutdown modes exits, the corresponding
 556:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        PUy bit of PWR_PUCRx register is cleared unless it is reserved.
 557:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  Even if a PDy bit to set is reserved, the other PDy bits entered as input
 558:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        parameter at the same time are set.
 559:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @param  GPIO: Specify the IO port. This parameter can be PWR_GPIO_A..PWR_GPIO_H
 560:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         (or PWR_GPIO_I depending on the devices) to select the GPIO peripheral.
 561:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @param  GPIONumber: Specify the I/O pins numbers.
 562:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         This parameter can be one of the following values:
 563:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         PWR_GPIO_BIT_0, ..., PWR_GPIO_BIT_15 (except for the port where less
 564:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         I/O pins are available) or the logical OR of several of them to set
 565:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         several bits for a given port in a single API call.
 566:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval HAL Status
 567:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 568:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** HAL_StatusTypeDef HAL_PWREx_EnableGPIOPullDown(uint32_t GPIO, uint32_t GPIONumber)
 569:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 936              		.loc 1 569 1 is_stmt 1 view -0
 937              		.cfi_startproc
 938              		@ args = 0, pretend = 0, frame = 0
 939              		@ frame_needed = 0, uses_anonymous_args = 0
 940              		.loc 1 569 1 is_stmt 0 view .LVU196
 941 0000 70B5     		push	{r4, r5, r6, lr}
 942              	.LCFI4:
 943              		.cfi_def_cfa_offset 16
 944              		.cfi_offset 4, -16
 945              		.cfi_offset 5, -12
 946              		.cfi_offset 6, -8
 947              		.cfi_offset 14, -4
 948 0002 0546     		mov	r5, r0
 949 0004 0C46     		mov	r4, r1
 570:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
 950              		.loc 1 570 3 is_stmt 1 view .LVU197
 951              	.LVL66:
 571:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 572:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_GPIO(GPIO));
 952              		.loc 1 572 3 view .LVU198
 953 0006 0828     		cmp	r0, #8
 954 0008 0AD8     		bhi	.L102
 955              	.LVL67:
 956              	.L87:
 573:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_GPIO_BIT_NUMBER(GPIONumber));
 957              		.loc 1 573 3 view .LVU199
 958 000a A6B2     		uxth	r6, r4
 959 000c 76B1     		cbz	r6, .L103
 960              	.L88:
 574:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 575:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   switch (GPIO)
 961              		.loc 1 575 3 view .LVU200
 962 000e 082D     		cmp	r5, #8
 963 0010 78D8     		bhi	.L100
 964 0012 DFE805F0 		tbb	[pc, r5]
 965              	.L91:
 966 0016 11       		.byte	(.L99-.L91)/2
 967 0017 1F       		.byte	(.L98-.L91)/2
 968 0018 2B       		.byte	(.L97-.L91)/2
 969 0019 35       		.byte	(.L96-.L91)/2
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s 			page 30


 970 001a 3F       		.byte	(.L95-.L91)/2
 971 001b 49       		.byte	(.L94-.L91)/2
 972 001c 53       		.byte	(.L93-.L91)/2
 973 001d 5D       		.byte	(.L92-.L91)/2
 974 001e 6B       		.byte	(.L90-.L91)/2
 975              	.LVL68:
 976 001f 00       		.p2align 1
 977              	.L102:
 572:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_GPIO_BIT_NUMBER(GPIONumber));
 978              		.loc 1 572 3 is_stmt 0 discriminator 1 view .LVU201
 979 0020 4FF40F71 		mov	r1, #572
 980              	.LVL69:
 572:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_GPIO_BIT_NUMBER(GPIONumber));
 981              		.loc 1 572 3 discriminator 1 view .LVU202
 982 0024 3848     		ldr	r0, .L104
 983              	.LVL70:
 572:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_GPIO_BIT_NUMBER(GPIONumber));
 984              		.loc 1 572 3 discriminator 1 view .LVU203
 985 0026 FFF7FEFF 		bl	assert_failed
 986              	.LVL71:
 987 002a EEE7     		b	.L87
 988              	.L103:
 573:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_GPIO_BIT_NUMBER(GPIONumber));
 989              		.loc 1 573 3 discriminator 1 view .LVU204
 990 002c 40F23D21 		movw	r1, #573
 991 0030 3548     		ldr	r0, .L104
 992 0032 FFF7FEFF 		bl	assert_failed
 993              	.LVL72:
 994 0036 EAE7     		b	.L88
 995              	.L99:
 576:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
 577:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_A:
 578:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PDCRA, (GPIONumber & (~(PWR_GPIO_BIT_13|PWR_GPIO_BIT_15))));
 996              		.loc 1 578 8 is_stmt 1 view .LVU205
 997 0038 344B     		ldr	r3, .L104+4
 998 003a 5A6A     		ldr	r2, [r3, #36]
 999 003c 24F42041 		bic	r1, r4, #40960
 1000 0040 0A43     		orrs	r2, r2, r1
 1001 0042 5A62     		str	r2, [r3, #36]
 579:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRA, (GPIONumber & (~(PWR_GPIO_BIT_14))));
 1002              		.loc 1 579 8 view .LVU206
 1003 0044 1A6A     		ldr	r2, [r3, #32]
 1004 0046 24F48044 		bic	r4, r4, #16384
 1005              	.LVL73:
 1006              		.loc 1 579 8 is_stmt 0 view .LVU207
 1007 004a 22EA0404 		bic	r4, r2, r4
 1008 004e 1C62     		str	r4, [r3, #32]
 580:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1009              		.loc 1 580 8 is_stmt 1 view .LVU208
 570:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 1010              		.loc 1 570 21 is_stmt 0 view .LVU209
 1011 0050 0020     		movs	r0, #0
 1012              	.L89:
 1013              	.LVL74:
 581:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_B:
 582:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PDCRB, (GPIONumber & (~(PWR_GPIO_BIT_4))));
 583:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRB, GPIONumber);
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s 			page 31


 584:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 585:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_C:
 586:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PDCRC, GPIONumber);
 587:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRC, GPIONumber);
 588:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 589:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOD)
 590:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_D:
 591:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PDCRD, GPIONumber);
 592:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRD, GPIONumber);
 593:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 594:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 595:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOE)
 596:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_E:
 597:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PDCRE, GPIONumber);
 598:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRE, GPIONumber);
 599:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 600:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 601:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOF)
 602:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_F:
 603:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PDCRF, GPIONumber);
 604:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRF, GPIONumber);
 605:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 606:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 607:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOG)
 608:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_G:
 609:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PDCRG, GPIONumber);
 610:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRG, GPIONumber);
 611:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 612:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 613:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_H:
 614:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined (STM32L496xx) || defined (STM32L4A6xx)
 615:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PDCRH, ((GPIONumber & PWR_PORTH_AVAILABLE_PINS) & (~(PWR_GPIO_BIT_3))));
 616:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #else
 617:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PDCRH, (GPIONumber & PWR_PORTH_AVAILABLE_PINS));
 618:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 619:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRH, (GPIONumber & PWR_PORTH_AVAILABLE_PINS));
 620:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 621:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOI)
 622:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_I:
 623:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PDCRI, (GPIONumber & PWR_PORTI_AVAILABLE_PINS));
 624:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRI, (GPIONumber & PWR_PORTI_AVAILABLE_PINS));
 625:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 626:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 627:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     default:
 628:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       status = HAL_ERROR;
 629:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       break;
 630:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
 631:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 632:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   return status;
 1014              		.loc 1 632 3 is_stmt 1 view .LVU210
 633:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 1015              		.loc 1 633 1 is_stmt 0 view .LVU211
 1016 0052 70BD     		pop	{r4, r5, r6, pc}
 1017              	.LVL75:
 1018              	.L98:
 582:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRB, GPIONumber);
 1019              		.loc 1 582 8 is_stmt 1 view .LVU212
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s 			page 32


 1020 0054 2D4B     		ldr	r3, .L104+4
 1021 0056 DA6A     		ldr	r2, [r3, #44]
 1022 0058 24F01001 		bic	r1, r4, #16
 1023 005c 0A43     		orrs	r2, r2, r1
 1024 005e DA62     		str	r2, [r3, #44]
 583:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1025              		.loc 1 583 8 view .LVU213
 1026 0060 996A     		ldr	r1, [r3, #40]
 1027 0062 21EA0404 		bic	r4, r1, r4
 1028              	.LVL76:
 583:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1029              		.loc 1 583 8 is_stmt 0 view .LVU214
 1030 0066 9C62     		str	r4, [r3, #40]
 584:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_C:
 1031              		.loc 1 584 8 is_stmt 1 view .LVU215
 570:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 1032              		.loc 1 570 21 is_stmt 0 view .LVU216
 1033 0068 0020     		movs	r0, #0
 584:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_C:
 1034              		.loc 1 584 8 view .LVU217
 1035 006a F2E7     		b	.L89
 1036              	.LVL77:
 1037              	.L97:
 586:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRC, GPIONumber);
 1038              		.loc 1 586 8 is_stmt 1 view .LVU218
 1039 006c 274B     		ldr	r3, .L104+4
 1040 006e 5A6B     		ldr	r2, [r3, #52]
 1041 0070 2243     		orrs	r2, r2, r4
 1042 0072 5A63     		str	r2, [r3, #52]
 587:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1043              		.loc 1 587 8 view .LVU219
 1044 0074 196B     		ldr	r1, [r3, #48]
 1045 0076 21EA0404 		bic	r4, r1, r4
 1046              	.LVL78:
 587:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1047              		.loc 1 587 8 is_stmt 0 view .LVU220
 1048 007a 1C63     		str	r4, [r3, #48]
 588:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOD)
 1049              		.loc 1 588 8 is_stmt 1 view .LVU221
 570:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 1050              		.loc 1 570 21 is_stmt 0 view .LVU222
 1051 007c 0020     		movs	r0, #0
 588:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOD)
 1052              		.loc 1 588 8 view .LVU223
 1053 007e E8E7     		b	.L89
 1054              	.LVL79:
 1055              	.L96:
 591:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRD, GPIONumber);
 1056              		.loc 1 591 8 is_stmt 1 view .LVU224
 1057 0080 224B     		ldr	r3, .L104+4
 1058 0082 DA6B     		ldr	r2, [r3, #60]
 1059 0084 2243     		orrs	r2, r2, r4
 1060 0086 DA63     		str	r2, [r3, #60]
 592:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1061              		.loc 1 592 8 view .LVU225
 1062 0088 996B     		ldr	r1, [r3, #56]
 1063 008a 21EA0404 		bic	r4, r1, r4
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s 			page 33


 1064              	.LVL80:
 592:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1065              		.loc 1 592 8 is_stmt 0 view .LVU226
 1066 008e 9C63     		str	r4, [r3, #56]
 593:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 1067              		.loc 1 593 8 is_stmt 1 view .LVU227
 570:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 1068              		.loc 1 570 21 is_stmt 0 view .LVU228
 1069 0090 0020     		movs	r0, #0
 593:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 1070              		.loc 1 593 8 view .LVU229
 1071 0092 DEE7     		b	.L89
 1072              	.LVL81:
 1073              	.L95:
 597:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRE, GPIONumber);
 1074              		.loc 1 597 8 is_stmt 1 view .LVU230
 1075 0094 1D4B     		ldr	r3, .L104+4
 1076 0096 5A6C     		ldr	r2, [r3, #68]
 1077 0098 2243     		orrs	r2, r2, r4
 1078 009a 5A64     		str	r2, [r3, #68]
 598:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1079              		.loc 1 598 8 view .LVU231
 1080 009c 196C     		ldr	r1, [r3, #64]
 1081 009e 21EA0404 		bic	r4, r1, r4
 1082              	.LVL82:
 598:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1083              		.loc 1 598 8 is_stmt 0 view .LVU232
 1084 00a2 1C64     		str	r4, [r3, #64]
 599:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 1085              		.loc 1 599 8 is_stmt 1 view .LVU233
 570:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 1086              		.loc 1 570 21 is_stmt 0 view .LVU234
 1087 00a4 0020     		movs	r0, #0
 599:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 1088              		.loc 1 599 8 view .LVU235
 1089 00a6 D4E7     		b	.L89
 1090              	.LVL83:
 1091              	.L94:
 603:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRF, GPIONumber);
 1092              		.loc 1 603 8 is_stmt 1 view .LVU236
 1093 00a8 184B     		ldr	r3, .L104+4
 1094 00aa DA6C     		ldr	r2, [r3, #76]
 1095 00ac 2243     		orrs	r2, r2, r4
 1096 00ae DA64     		str	r2, [r3, #76]
 604:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1097              		.loc 1 604 8 view .LVU237
 1098 00b0 996C     		ldr	r1, [r3, #72]
 1099 00b2 21EA0404 		bic	r4, r1, r4
 1100              	.LVL84:
 604:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1101              		.loc 1 604 8 is_stmt 0 view .LVU238
 1102 00b6 9C64     		str	r4, [r3, #72]
 605:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 1103              		.loc 1 605 8 is_stmt 1 view .LVU239
 570:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 1104              		.loc 1 570 21 is_stmt 0 view .LVU240
 1105 00b8 0020     		movs	r0, #0
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s 			page 34


 605:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 1106              		.loc 1 605 8 view .LVU241
 1107 00ba CAE7     		b	.L89
 1108              	.LVL85:
 1109              	.L93:
 609:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRG, GPIONumber);
 1110              		.loc 1 609 8 is_stmt 1 view .LVU242
 1111 00bc 134B     		ldr	r3, .L104+4
 1112 00be 5A6D     		ldr	r2, [r3, #84]
 1113 00c0 2243     		orrs	r2, r2, r4
 1114 00c2 5A65     		str	r2, [r3, #84]
 610:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1115              		.loc 1 610 8 view .LVU243
 1116 00c4 196D     		ldr	r1, [r3, #80]
 1117 00c6 21EA0404 		bic	r4, r1, r4
 1118              	.LVL86:
 610:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1119              		.loc 1 610 8 is_stmt 0 view .LVU244
 1120 00ca 1C65     		str	r4, [r3, #80]
 611:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 1121              		.loc 1 611 8 is_stmt 1 view .LVU245
 570:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 1122              		.loc 1 570 21 is_stmt 0 view .LVU246
 1123 00cc 0020     		movs	r0, #0
 611:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 1124              		.loc 1 611 8 view .LVU247
 1125 00ce C0E7     		b	.L89
 1126              	.LVL87:
 1127              	.L92:
 615:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #else
 1128              		.loc 1 615 8 is_stmt 1 view .LVU248
 1129 00d0 0E4B     		ldr	r3, .L104+4
 1130 00d2 DA6D     		ldr	r2, [r3, #92]
 1131 00d4 24F00804 		bic	r4, r4, #8
 1132              	.LVL88:
 615:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #else
 1133              		.loc 1 615 8 is_stmt 0 view .LVU249
 1134 00d8 2404     		lsls	r4, r4, #16
 1135 00da 240C     		lsrs	r4, r4, #16
 1136 00dc 1443     		orrs	r4, r4, r2
 1137 00de DC65     		str	r4, [r3, #92]
 619:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1138              		.loc 1 619 8 is_stmt 1 view .LVU250
 1139 00e0 9A6D     		ldr	r2, [r3, #88]
 1140 00e2 22EA0606 		bic	r6, r2, r6
 1141 00e6 9E65     		str	r6, [r3, #88]
 620:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOI)
 1142              		.loc 1 620 8 view .LVU251
 570:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 1143              		.loc 1 570 21 is_stmt 0 view .LVU252
 1144 00e8 0020     		movs	r0, #0
 620:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOI)
 1145              		.loc 1 620 8 view .LVU253
 1146 00ea B2E7     		b	.L89
 1147              	.LVL89:
 1148              	.L90:
 623:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRI, (GPIONumber & PWR_PORTI_AVAILABLE_PINS));
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s 			page 35


 1149              		.loc 1 623 8 is_stmt 1 view .LVU254
 1150 00ec 074B     		ldr	r3, .L104+4
 1151 00ee 5A6E     		ldr	r2, [r3, #100]
 1152 00f0 C4F30B04 		ubfx	r4, r4, #0, #12
 1153              	.LVL90:
 623:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRI, (GPIONumber & PWR_PORTI_AVAILABLE_PINS));
 1154              		.loc 1 623 8 is_stmt 0 view .LVU255
 1155 00f4 2243     		orrs	r2, r2, r4
 1156 00f6 5A66     		str	r2, [r3, #100]
 624:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1157              		.loc 1 624 8 is_stmt 1 view .LVU256
 1158 00f8 1A6E     		ldr	r2, [r3, #96]
 1159 00fa 22EA0404 		bic	r4, r2, r4
 1160 00fe 1C66     		str	r4, [r3, #96]
 625:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 1161              		.loc 1 625 8 view .LVU257
 570:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 1162              		.loc 1 570 21 is_stmt 0 view .LVU258
 1163 0100 0020     		movs	r0, #0
 625:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 1164              		.loc 1 625 8 view .LVU259
 1165 0102 A6E7     		b	.L89
 1166              	.LVL91:
 1167              	.L100:
 570:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 1168              		.loc 1 570 21 view .LVU260
 1169 0104 0120     		movs	r0, #1
 1170 0106 A4E7     		b	.L89
 1171              	.L105:
 1172              		.align	2
 1173              	.L104:
 1174 0108 00000000 		.word	.LC0
 1175 010c 00700040 		.word	1073770496
 1176              		.cfi_endproc
 1177              	.LFE135:
 1179              		.section	.text.HAL_PWREx_DisableGPIOPullDown,"ax",%progbits
 1180              		.align	1
 1181              		.global	HAL_PWREx_DisableGPIOPullDown
 1182              		.syntax unified
 1183              		.thumb
 1184              		.thumb_func
 1185              		.fpu fpv4-sp-d16
 1187              	HAL_PWREx_DisableGPIOPullDown:
 1188              	.LVL92:
 1189              	.LFB136:
 634:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 635:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 636:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 637:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable GPIO pull-down state in Standby and Shutdown modes.
 638:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  Reset the relevant PDy bits of PWR_PDCRx register used to configure the I/O
 639:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        in pull-down state in Standby and Shutdown modes.
 640:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  Even if a PDy bit to reset is reserved, the other PDy bits entered as input
 641:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        parameter at the same time are reset.
 642:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @param  GPIO: Specifies the IO port. This parameter can be PWR_GPIO_A..PWR_GPIO_H
 643:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         (or PWR_GPIO_I depending on the devices) to select the GPIO peripheral.
 644:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @param  GPIONumber: Specify the I/O pins numbers.
 645:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         This parameter can be one of the following values:
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s 			page 36


 646:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         PWR_GPIO_BIT_0, ..., PWR_GPIO_BIT_15 (except for the port where less
 647:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         I/O pins are available) or the logical OR of several of them to reset
 648:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         several bits for a given port in a single API call.
 649:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval HAL Status
 650:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 651:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** HAL_StatusTypeDef HAL_PWREx_DisableGPIOPullDown(uint32_t GPIO, uint32_t GPIONumber)
 652:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 1190              		.loc 1 652 1 is_stmt 1 view -0
 1191              		.cfi_startproc
 1192              		@ args = 0, pretend = 0, frame = 0
 1193              		@ frame_needed = 0, uses_anonymous_args = 0
 1194              		.loc 1 652 1 is_stmt 0 view .LVU262
 1195 0000 38B5     		push	{r3, r4, r5, lr}
 1196              	.LCFI5:
 1197              		.cfi_def_cfa_offset 16
 1198              		.cfi_offset 3, -16
 1199              		.cfi_offset 4, -12
 1200              		.cfi_offset 5, -8
 1201              		.cfi_offset 14, -4
 1202 0002 0446     		mov	r4, r0
 1203 0004 0D46     		mov	r5, r1
 653:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
 1204              		.loc 1 653 3 is_stmt 1 view .LVU263
 1205              	.LVL93:
 654:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 655:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_GPIO(GPIO));
 1206              		.loc 1 655 3 view .LVU264
 1207 0006 0828     		cmp	r0, #8
 1208 0008 0AD8     		bhi	.L122
 1209              	.LVL94:
 1210              	.L107:
 656:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_GPIO_BIT_NUMBER(GPIONumber));
 1211              		.loc 1 656 3 view .LVU265
 1212 000a ABB2     		uxth	r3, r5
 1213 000c 73B1     		cbz	r3, .L123
 1214              	.L108:
 657:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 658:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   switch (GPIO)
 1215              		.loc 1 658 3 view .LVU266
 1216 000e 082C     		cmp	r4, #8
 1217 0010 5BD8     		bhi	.L120
 1218 0012 DFE804F0 		tbb	[pc, r4]
 1219              	.L111:
 1220 0016 11       		.byte	(.L119-.L111)/2
 1221 0017 1A       		.byte	(.L118-.L111)/2
 1222 0018 23       		.byte	(.L117-.L111)/2
 1223 0019 2A       		.byte	(.L116-.L111)/2
 1224 001a 31       		.byte	(.L115-.L111)/2
 1225 001b 38       		.byte	(.L114-.L111)/2
 1226 001c 3F       		.byte	(.L113-.L111)/2
 1227 001d 46       		.byte	(.L112-.L111)/2
 1228 001e 51       		.byte	(.L110-.L111)/2
 1229              	.LVL95:
 1230 001f 00       		.p2align 1
 1231              	.L122:
 655:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_GPIO_BIT_NUMBER(GPIONumber));
 1232              		.loc 1 655 3 is_stmt 0 discriminator 1 view .LVU267
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s 			page 37


 1233 0020 40F28F21 		movw	r1, #655
 1234              	.LVL96:
 655:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_GPIO_BIT_NUMBER(GPIONumber));
 1235              		.loc 1 655 3 discriminator 1 view .LVU268
 1236 0024 2A48     		ldr	r0, .L124
 1237              	.LVL97:
 655:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_GPIO_BIT_NUMBER(GPIONumber));
 1238              		.loc 1 655 3 discriminator 1 view .LVU269
 1239 0026 FFF7FEFF 		bl	assert_failed
 1240              	.LVL98:
 1241 002a EEE7     		b	.L107
 1242              	.L123:
 656:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_GPIO_BIT_NUMBER(GPIONumber));
 1243              		.loc 1 656 3 discriminator 1 view .LVU270
 1244 002c 4FF42471 		mov	r1, #656
 1245 0030 2748     		ldr	r0, .L124
 1246 0032 FFF7FEFF 		bl	assert_failed
 1247              	.LVL99:
 1248 0036 EAE7     		b	.L108
 1249              	.L119:
 659:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
 660:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_A:
 661:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRA, (GPIONumber & (~(PWR_GPIO_BIT_13|PWR_GPIO_BIT_15))));
 1250              		.loc 1 661 8 is_stmt 1 view .LVU271
 1251 0038 264A     		ldr	r2, .L124+4
 1252 003a 536A     		ldr	r3, [r2, #36]
 1253 003c 25F42045 		bic	r5, r5, #40960
 1254              	.LVL100:
 1255              		.loc 1 661 8 is_stmt 0 view .LVU272
 1256 0040 23EA0505 		bic	r5, r3, r5
 1257 0044 5562     		str	r5, [r2, #36]
 662:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1258              		.loc 1 662 8 is_stmt 1 view .LVU273
 653:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 1259              		.loc 1 653 21 is_stmt 0 view .LVU274
 1260 0046 0020     		movs	r0, #0
 1261              	.L109:
 1262              	.LVL101:
 663:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_B:
 664:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRB, (GPIONumber & (~(PWR_GPIO_BIT_4))));
 665:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 666:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_C:
 667:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRC, GPIONumber);
 668:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 669:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOD)
 670:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_D:
 671:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRD, GPIONumber);
 672:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 673:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 674:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOE)
 675:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_E:
 676:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRE, GPIONumber);
 677:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 678:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 679:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOF)
 680:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_F:
 681:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRF, GPIONumber);
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s 			page 38


 682:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 683:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 684:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOG)
 685:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_G:
 686:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRG, GPIONumber);
 687:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 688:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 689:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_H:
 690:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined (STM32L496xx) || defined (STM32L4A6xx)
 691:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRH, ((GPIONumber & PWR_PORTH_AVAILABLE_PINS) & (~(PWR_GPIO_BIT_3))));
 692:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #else
 693:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRH, (GPIONumber & PWR_PORTH_AVAILABLE_PINS));
 694:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 695:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 696:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOI)
 697:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_I:
 698:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRI, (GPIONumber & PWR_PORTI_AVAILABLE_PINS));
 699:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 700:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 701:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     default:
 702:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       status = HAL_ERROR;
 703:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       break;
 704:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
 705:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 706:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   return status;
 1263              		.loc 1 706 3 is_stmt 1 view .LVU275
 707:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 1264              		.loc 1 707 1 is_stmt 0 view .LVU276
 1265 0048 38BD     		pop	{r3, r4, r5, pc}
 1266              	.LVL102:
 1267              	.L118:
 664:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1268              		.loc 1 664 8 is_stmt 1 view .LVU277
 1269 004a 224A     		ldr	r2, .L124+4
 1270 004c D36A     		ldr	r3, [r2, #44]
 1271 004e 25F01005 		bic	r5, r5, #16
 1272              	.LVL103:
 664:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1273              		.loc 1 664 8 is_stmt 0 view .LVU278
 1274 0052 23EA0505 		bic	r5, r3, r5
 1275 0056 D562     		str	r5, [r2, #44]
 665:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_C:
 1276              		.loc 1 665 8 is_stmt 1 view .LVU279
 653:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 1277              		.loc 1 653 21 is_stmt 0 view .LVU280
 1278 0058 0020     		movs	r0, #0
 665:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_C:
 1279              		.loc 1 665 8 view .LVU281
 1280 005a F5E7     		b	.L109
 1281              	.LVL104:
 1282              	.L117:
 667:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1283              		.loc 1 667 8 is_stmt 1 view .LVU282
 1284 005c 1D4B     		ldr	r3, .L124+4
 1285 005e 596B     		ldr	r1, [r3, #52]
 1286 0060 21EA0505 		bic	r5, r1, r5
 1287              	.LVL105:
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s 			page 39


 667:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1288              		.loc 1 667 8 is_stmt 0 view .LVU283
 1289 0064 5D63     		str	r5, [r3, #52]
 668:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOD)
 1290              		.loc 1 668 8 is_stmt 1 view .LVU284
 653:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 1291              		.loc 1 653 21 is_stmt 0 view .LVU285
 1292 0066 0020     		movs	r0, #0
 668:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOD)
 1293              		.loc 1 668 8 view .LVU286
 1294 0068 EEE7     		b	.L109
 1295              	.LVL106:
 1296              	.L116:
 671:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1297              		.loc 1 671 8 is_stmt 1 view .LVU287
 1298 006a 1A4B     		ldr	r3, .L124+4
 1299 006c D96B     		ldr	r1, [r3, #60]
 1300 006e 21EA0505 		bic	r5, r1, r5
 1301              	.LVL107:
 671:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1302              		.loc 1 671 8 is_stmt 0 view .LVU288
 1303 0072 DD63     		str	r5, [r3, #60]
 672:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 1304              		.loc 1 672 8 is_stmt 1 view .LVU289
 653:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 1305              		.loc 1 653 21 is_stmt 0 view .LVU290
 1306 0074 0020     		movs	r0, #0
 672:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 1307              		.loc 1 672 8 view .LVU291
 1308 0076 E7E7     		b	.L109
 1309              	.LVL108:
 1310              	.L115:
 676:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1311              		.loc 1 676 8 is_stmt 1 view .LVU292
 1312 0078 164B     		ldr	r3, .L124+4
 1313 007a 596C     		ldr	r1, [r3, #68]
 1314 007c 21EA0505 		bic	r5, r1, r5
 1315              	.LVL109:
 676:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1316              		.loc 1 676 8 is_stmt 0 view .LVU293
 1317 0080 5D64     		str	r5, [r3, #68]
 677:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 1318              		.loc 1 677 8 is_stmt 1 view .LVU294
 653:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 1319              		.loc 1 653 21 is_stmt 0 view .LVU295
 1320 0082 0020     		movs	r0, #0
 677:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 1321              		.loc 1 677 8 view .LVU296
 1322 0084 E0E7     		b	.L109
 1323              	.LVL110:
 1324              	.L114:
 681:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1325              		.loc 1 681 8 is_stmt 1 view .LVU297
 1326 0086 134B     		ldr	r3, .L124+4
 1327 0088 D96C     		ldr	r1, [r3, #76]
 1328 008a 21EA0505 		bic	r5, r1, r5
 1329              	.LVL111:
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s 			page 40


 681:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1330              		.loc 1 681 8 is_stmt 0 view .LVU298
 1331 008e DD64     		str	r5, [r3, #76]
 682:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 1332              		.loc 1 682 8 is_stmt 1 view .LVU299
 653:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 1333              		.loc 1 653 21 is_stmt 0 view .LVU300
 1334 0090 0020     		movs	r0, #0
 682:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 1335              		.loc 1 682 8 view .LVU301
 1336 0092 D9E7     		b	.L109
 1337              	.LVL112:
 1338              	.L113:
 686:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1339              		.loc 1 686 8 is_stmt 1 view .LVU302
 1340 0094 0F4B     		ldr	r3, .L124+4
 1341 0096 596D     		ldr	r1, [r3, #84]
 1342 0098 21EA0505 		bic	r5, r1, r5
 1343              	.LVL113:
 686:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1344              		.loc 1 686 8 is_stmt 0 view .LVU303
 1345 009c 5D65     		str	r5, [r3, #84]
 687:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 1346              		.loc 1 687 8 is_stmt 1 view .LVU304
 653:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 1347              		.loc 1 653 21 is_stmt 0 view .LVU305
 1348 009e 0020     		movs	r0, #0
 687:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 1349              		.loc 1 687 8 view .LVU306
 1350 00a0 D2E7     		b	.L109
 1351              	.LVL114:
 1352              	.L112:
 691:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #else
 1353              		.loc 1 691 8 is_stmt 1 view .LVU307
 1354 00a2 0C4A     		ldr	r2, .L124+4
 1355 00a4 D36D     		ldr	r3, [r2, #92]
 1356 00a6 25F00805 		bic	r5, r5, #8
 1357              	.LVL115:
 691:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #else
 1358              		.loc 1 691 8 is_stmt 0 view .LVU308
 1359 00aa 2D04     		lsls	r5, r5, #16
 1360 00ac 2D0C     		lsrs	r5, r5, #16
 1361 00ae 23EA0505 		bic	r5, r3, r5
 1362 00b2 D565     		str	r5, [r2, #92]
 695:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOI)
 1363              		.loc 1 695 8 is_stmt 1 view .LVU309
 653:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 1364              		.loc 1 653 21 is_stmt 0 view .LVU310
 1365 00b4 0020     		movs	r0, #0
 695:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOI)
 1366              		.loc 1 695 8 view .LVU311
 1367 00b6 C7E7     		b	.L109
 1368              	.LVL116:
 1369              	.L110:
 698:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1370              		.loc 1 698 8 is_stmt 1 view .LVU312
 1371 00b8 064A     		ldr	r2, .L124+4
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s 			page 41


 1372 00ba 536E     		ldr	r3, [r2, #100]
 1373 00bc C5F30B05 		ubfx	r5, r5, #0, #12
 1374              	.LVL117:
 698:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1375              		.loc 1 698 8 is_stmt 0 view .LVU313
 1376 00c0 23EA0505 		bic	r5, r3, r5
 1377 00c4 5566     		str	r5, [r2, #100]
 699:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 1378              		.loc 1 699 8 is_stmt 1 view .LVU314
 653:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 1379              		.loc 1 653 21 is_stmt 0 view .LVU315
 1380 00c6 0020     		movs	r0, #0
 699:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 1381              		.loc 1 699 8 view .LVU316
 1382 00c8 BEE7     		b	.L109
 1383              	.LVL118:
 1384              	.L120:
 653:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 1385              		.loc 1 653 21 view .LVU317
 1386 00ca 0120     		movs	r0, #1
 1387 00cc BCE7     		b	.L109
 1388              	.L125:
 1389 00ce 00BF     		.align	2
 1390              	.L124:
 1391 00d0 00000000 		.word	.LC0
 1392 00d4 00700040 		.word	1073770496
 1393              		.cfi_endproc
 1394              	.LFE136:
 1396              		.section	.text.HAL_PWREx_EnablePullUpPullDownConfig,"ax",%progbits
 1397              		.align	1
 1398              		.global	HAL_PWREx_EnablePullUpPullDownConfig
 1399              		.syntax unified
 1400              		.thumb
 1401              		.thumb_func
 1402              		.fpu fpv4-sp-d16
 1404              	HAL_PWREx_EnablePullUpPullDownConfig:
 1405              	.LFB137:
 708:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 709:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 710:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 711:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 712:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable pull-up and pull-down configuration.
 713:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  When APC bit is set, the I/O pull-up and pull-down configurations defined in
 714:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        PWR_PUCRx and PWR_PDCRx registers are applied in Standby and Shutdown modes.
 715:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  Pull-up set by PUy bit of PWR_PUCRx register is not activated if the corresponding
 716:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        PDy bit of PWR_PDCRx register is also set (pull-down configuration priority is higher).
 717:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        HAL_PWREx_EnableGPIOPullUp() and HAL_PWREx_EnableGPIOPullDown() API's ensure there
 718:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        is no conflict when setting PUy or PDy bit.
 719:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 720:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 721:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnablePullUpPullDownConfig(void)
 722:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 1406              		.loc 1 722 1 is_stmt 1 view -0
 1407              		.cfi_startproc
 1408              		@ args = 0, pretend = 0, frame = 0
 1409              		@ frame_needed = 0, uses_anonymous_args = 0
 1410              		@ link register save eliminated.
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s 			page 42


 723:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(PWR->CR3, PWR_CR3_APC);
 1411              		.loc 1 723 3 view .LVU319
 1412 0000 024A     		ldr	r2, .L127
 1413 0002 9368     		ldr	r3, [r2, #8]
 1414 0004 43F48063 		orr	r3, r3, #1024
 1415 0008 9360     		str	r3, [r2, #8]
 724:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 1416              		.loc 1 724 1 is_stmt 0 view .LVU320
 1417 000a 7047     		bx	lr
 1418              	.L128:
 1419              		.align	2
 1420              	.L127:
 1421 000c 00700040 		.word	1073770496
 1422              		.cfi_endproc
 1423              	.LFE137:
 1425              		.section	.text.HAL_PWREx_DisablePullUpPullDownConfig,"ax",%progbits
 1426              		.align	1
 1427              		.global	HAL_PWREx_DisablePullUpPullDownConfig
 1428              		.syntax unified
 1429              		.thumb
 1430              		.thumb_func
 1431              		.fpu fpv4-sp-d16
 1433              	HAL_PWREx_DisablePullUpPullDownConfig:
 1434              	.LFB138:
 725:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 726:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 727:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 728:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable pull-up and pull-down configuration.
 729:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  When APC bit is cleared, the I/O pull-up and pull-down configurations defined in
 730:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        PWR_PUCRx and PWR_PDCRx registers are not applied in Standby and Shutdown modes.
 731:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 732:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 733:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_DisablePullUpPullDownConfig(void)
 734:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 1435              		.loc 1 734 1 is_stmt 1 view -0
 1436              		.cfi_startproc
 1437              		@ args = 0, pretend = 0, frame = 0
 1438              		@ frame_needed = 0, uses_anonymous_args = 0
 1439              		@ link register save eliminated.
 735:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(PWR->CR3, PWR_CR3_APC);
 1440              		.loc 1 735 3 view .LVU322
 1441 0000 024A     		ldr	r2, .L130
 1442 0002 9368     		ldr	r3, [r2, #8]
 1443 0004 23F48063 		bic	r3, r3, #1024
 1444 0008 9360     		str	r3, [r2, #8]
 736:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 1445              		.loc 1 736 1 is_stmt 0 view .LVU323
 1446 000a 7047     		bx	lr
 1447              	.L131:
 1448              		.align	2
 1449              	.L130:
 1450 000c 00700040 		.word	1073770496
 1451              		.cfi_endproc
 1452              	.LFE138:
 1454              		.section	.text.HAL_PWREx_EnableSRAM2ContentRetention,"ax",%progbits
 1455              		.align	1
 1456              		.global	HAL_PWREx_EnableSRAM2ContentRetention
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s 			page 43


 1457              		.syntax unified
 1458              		.thumb
 1459              		.thumb_func
 1460              		.fpu fpv4-sp-d16
 1462              	HAL_PWREx_EnableSRAM2ContentRetention:
 1463              	.LFB139:
 737:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 738:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 739:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 740:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 741:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable SRAM2 content retention in Standby mode.
 742:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  When RRS bit is set, SRAM2 is powered by the low-power regulator in
 743:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         Standby mode and its content is kept.
 744:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 745:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 746:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnableSRAM2ContentRetention(void)
 747:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 1464              		.loc 1 747 1 is_stmt 1 view -0
 1465              		.cfi_startproc
 1466              		@ args = 0, pretend = 0, frame = 0
 1467              		@ frame_needed = 0, uses_anonymous_args = 0
 1468              		@ link register save eliminated.
 748:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(PWR->CR3, PWR_CR3_RRS);
 1469              		.loc 1 748 3 view .LVU325
 1470 0000 024A     		ldr	r2, .L133
 1471 0002 9368     		ldr	r3, [r2, #8]
 1472 0004 43F48073 		orr	r3, r3, #256
 1473 0008 9360     		str	r3, [r2, #8]
 749:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 1474              		.loc 1 749 1 is_stmt 0 view .LVU326
 1475 000a 7047     		bx	lr
 1476              	.L134:
 1477              		.align	2
 1478              	.L133:
 1479 000c 00700040 		.word	1073770496
 1480              		.cfi_endproc
 1481              	.LFE139:
 1483              		.section	.text.HAL_PWREx_DisableSRAM2ContentRetention,"ax",%progbits
 1484              		.align	1
 1485              		.global	HAL_PWREx_DisableSRAM2ContentRetention
 1486              		.syntax unified
 1487              		.thumb
 1488              		.thumb_func
 1489              		.fpu fpv4-sp-d16
 1491              	HAL_PWREx_DisableSRAM2ContentRetention:
 1492              	.LFB140:
 750:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 751:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 752:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 753:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable SRAM2 content retention in Standby mode.
 754:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  When RRS bit is reset, SRAM2 is powered off in Standby mode
 755:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        and its content is lost.
 756:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 757:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 758:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_DisableSRAM2ContentRetention(void)
 759:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 1493              		.loc 1 759 1 is_stmt 1 view -0
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s 			page 44


 1494              		.cfi_startproc
 1495              		@ args = 0, pretend = 0, frame = 0
 1496              		@ frame_needed = 0, uses_anonymous_args = 0
 1497              		@ link register save eliminated.
 760:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(PWR->CR3, PWR_CR3_RRS);
 1498              		.loc 1 760 3 view .LVU328
 1499 0000 024A     		ldr	r2, .L136
 1500 0002 9368     		ldr	r3, [r2, #8]
 1501 0004 23F48073 		bic	r3, r3, #256
 1502 0008 9360     		str	r3, [r2, #8]
 761:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 1503              		.loc 1 761 1 is_stmt 0 view .LVU329
 1504 000a 7047     		bx	lr
 1505              	.L137:
 1506              		.align	2
 1507              	.L136:
 1508 000c 00700040 		.word	1073770496
 1509              		.cfi_endproc
 1510              	.LFE140:
 1512              		.section	.text.HAL_PWREx_EnablePVM1,"ax",%progbits
 1513              		.align	1
 1514              		.global	HAL_PWREx_EnablePVM1
 1515              		.syntax unified
 1516              		.thumb
 1517              		.thumb_func
 1518              		.fpu fpv4-sp-d16
 1520              	HAL_PWREx_EnablePVM1:
 1521              	.LFB141:
 762:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 763:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 764:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR3_EN_ULP)
 765:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 766:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable Ultra Low Power BORL, BORH and PVD for STOP2 and Standby modes.
 767:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  All the other modes are not affected by this bit.
 768:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 769:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 770:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnableBORPVD_ULP(void)
 771:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 772:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(PWR->CR3, PWR_CR3_EN_ULP);
 773:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 774:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 775:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 776:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 777:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable Ultra Low Power BORL, BORH and PVD for STOP2 and Standby modes.
 778:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  All the other modes are not affected by this bit
 779:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 780:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 781:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_DisableBORPVD_ULP(void)
 782:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 783:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(PWR->CR3, PWR_CR3_EN_ULP);
 784:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 785:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR3_EN_ULP */
 786:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 787:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 788:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR4_EXT_SMPS_ON)
 789:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 790:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable the CFLDO working @ 0.95V.
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s 			page 45


 791:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  When external SMPS is used & CFLDO operating in Range 2, the regulated voltage of the
 792:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        internal CFLDO can be reduced to 0.95V.
 793:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 794:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 795:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnableExtSMPS_0V95(void)
 796:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 797:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(PWR->CR4, PWR_CR4_EXT_SMPS_ON);
 798:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 799:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 800:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 801:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable the CFLDO working @ 0.95V
 802:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  Before SMPS is switched off, the regulated voltage of the
 803:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        internal CFLDO shall be set to 1.00V.
 804:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        1.00V. is also default operating Range 2 voltage.
 805:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 806:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 807:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_DisableExtSMPS_0V95(void)
 808:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 809:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(PWR->CR4, PWR_CR4_EXT_SMPS_ON);
 810:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 811:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR4_EXT_SMPS_ON */
 812:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 813:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 814:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR1_RRSTP)
 815:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 816:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable SRAM3 content retention in Stop 2 mode.
 817:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  When RRSTP bit is set, SRAM3 is powered by the low-power regulator in
 818:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        Stop 2 mode and its content is kept.
 819:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 820:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 821:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnableSRAM3ContentRetention(void)
 822:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 823:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(PWR->CR1, PWR_CR1_RRSTP);
 824:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 825:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 826:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 827:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 828:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable SRAM3 content retention in Stop 2 mode.
 829:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  When RRSTP bit is reset, SRAM3 is powered off in Stop 2 mode
 830:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        and its content is lost.
 831:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 832:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 833:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_DisableSRAM3ContentRetention(void)
 834:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 835:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(PWR->CR1, PWR_CR1_RRSTP);
 836:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 837:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR1_RRSTP */
 838:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 839:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR3_DSIPDEN)
 840:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 841:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable pull-down activation on DSI pins.
 842:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 843:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 844:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnableDSIPinsPDActivation(void)
 845:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 846:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(PWR->CR3, PWR_CR3_DSIPDEN);
 847:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s 			page 46


 848:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 849:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 850:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 851:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable pull-down activation on DSI pins.
 852:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 853:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 854:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_DisableDSIPinsPDActivation(void)
 855:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 856:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(PWR->CR3, PWR_CR3_DSIPDEN);
 857:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 858:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR3_DSIPDEN */
 859:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 860:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR2_PVME1)
 861:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 862:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable the Power Voltage Monitoring 1: VDDUSB versus 1.2V.
 863:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 864:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 865:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnablePVM1(void)
 866:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 1522              		.loc 1 866 1 is_stmt 1 view -0
 1523              		.cfi_startproc
 1524              		@ args = 0, pretend = 0, frame = 0
 1525              		@ frame_needed = 0, uses_anonymous_args = 0
 1526              		@ link register save eliminated.
 867:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(PWR->CR2, PWR_PVM_1);
 1527              		.loc 1 867 3 view .LVU331
 1528 0000 024A     		ldr	r2, .L139
 1529 0002 5368     		ldr	r3, [r2, #4]
 1530 0004 43F01003 		orr	r3, r3, #16
 1531 0008 5360     		str	r3, [r2, #4]
 868:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 1532              		.loc 1 868 1 is_stmt 0 view .LVU332
 1533 000a 7047     		bx	lr
 1534              	.L140:
 1535              		.align	2
 1536              	.L139:
 1537 000c 00700040 		.word	1073770496
 1538              		.cfi_endproc
 1539              	.LFE141:
 1541              		.section	.text.HAL_PWREx_DisablePVM1,"ax",%progbits
 1542              		.align	1
 1543              		.global	HAL_PWREx_DisablePVM1
 1544              		.syntax unified
 1545              		.thumb
 1546              		.thumb_func
 1547              		.fpu fpv4-sp-d16
 1549              	HAL_PWREx_DisablePVM1:
 1550              	.LFB142:
 869:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 870:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 871:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable the Power Voltage Monitoring 1: VDDUSB versus 1.2V.
 872:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 873:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 874:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_DisablePVM1(void)
 875:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 1551              		.loc 1 875 1 is_stmt 1 view -0
 1552              		.cfi_startproc
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s 			page 47


 1553              		@ args = 0, pretend = 0, frame = 0
 1554              		@ frame_needed = 0, uses_anonymous_args = 0
 1555              		@ link register save eliminated.
 876:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(PWR->CR2, PWR_PVM_1);
 1556              		.loc 1 876 3 view .LVU334
 1557 0000 024A     		ldr	r2, .L142
 1558 0002 5368     		ldr	r3, [r2, #4]
 1559 0004 23F01003 		bic	r3, r3, #16
 1560 0008 5360     		str	r3, [r2, #4]
 877:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 1561              		.loc 1 877 1 is_stmt 0 view .LVU335
 1562 000a 7047     		bx	lr
 1563              	.L143:
 1564              		.align	2
 1565              	.L142:
 1566 000c 00700040 		.word	1073770496
 1567              		.cfi_endproc
 1568              	.LFE142:
 1570              		.section	.text.HAL_PWREx_EnablePVM2,"ax",%progbits
 1571              		.align	1
 1572              		.global	HAL_PWREx_EnablePVM2
 1573              		.syntax unified
 1574              		.thumb
 1575              		.thumb_func
 1576              		.fpu fpv4-sp-d16
 1578              	HAL_PWREx_EnablePVM2:
 1579              	.LFB143:
 878:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR2_PVME1 */
 879:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 880:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 881:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR2_PVME2)
 882:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 883:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable the Power Voltage Monitoring 2: VDDIO2 versus 0.9V.
 884:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 885:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 886:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnablePVM2(void)
 887:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 1580              		.loc 1 887 1 is_stmt 1 view -0
 1581              		.cfi_startproc
 1582              		@ args = 0, pretend = 0, frame = 0
 1583              		@ frame_needed = 0, uses_anonymous_args = 0
 1584              		@ link register save eliminated.
 888:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(PWR->CR2, PWR_PVM_2);
 1585              		.loc 1 888 3 view .LVU337
 1586 0000 024A     		ldr	r2, .L145
 1587 0002 5368     		ldr	r3, [r2, #4]
 1588 0004 43F02003 		orr	r3, r3, #32
 1589 0008 5360     		str	r3, [r2, #4]
 889:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 1590              		.loc 1 889 1 is_stmt 0 view .LVU338
 1591 000a 7047     		bx	lr
 1592              	.L146:
 1593              		.align	2
 1594              	.L145:
 1595 000c 00700040 		.word	1073770496
 1596              		.cfi_endproc
 1597              	.LFE143:
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s 			page 48


 1599              		.section	.text.HAL_PWREx_DisablePVM2,"ax",%progbits
 1600              		.align	1
 1601              		.global	HAL_PWREx_DisablePVM2
 1602              		.syntax unified
 1603              		.thumb
 1604              		.thumb_func
 1605              		.fpu fpv4-sp-d16
 1607              	HAL_PWREx_DisablePVM2:
 1608              	.LFB144:
 890:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 891:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 892:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable the Power Voltage Monitoring 2: VDDIO2 versus 0.9V.
 893:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 894:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 895:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_DisablePVM2(void)
 896:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 1609              		.loc 1 896 1 is_stmt 1 view -0
 1610              		.cfi_startproc
 1611              		@ args = 0, pretend = 0, frame = 0
 1612              		@ frame_needed = 0, uses_anonymous_args = 0
 1613              		@ link register save eliminated.
 897:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(PWR->CR2, PWR_PVM_2);
 1614              		.loc 1 897 3 view .LVU340
 1615 0000 024A     		ldr	r2, .L148
 1616 0002 5368     		ldr	r3, [r2, #4]
 1617 0004 23F02003 		bic	r3, r3, #32
 1618 0008 5360     		str	r3, [r2, #4]
 898:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 1619              		.loc 1 898 1 is_stmt 0 view .LVU341
 1620 000a 7047     		bx	lr
 1621              	.L149:
 1622              		.align	2
 1623              	.L148:
 1624 000c 00700040 		.word	1073770496
 1625              		.cfi_endproc
 1626              	.LFE144:
 1628              		.section	.text.HAL_PWREx_EnablePVM3,"ax",%progbits
 1629              		.align	1
 1630              		.global	HAL_PWREx_EnablePVM3
 1631              		.syntax unified
 1632              		.thumb
 1633              		.thumb_func
 1634              		.fpu fpv4-sp-d16
 1636              	HAL_PWREx_EnablePVM3:
 1637              	.LFB145:
 899:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR2_PVME2 */
 900:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 901:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 902:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 903:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable the Power Voltage Monitoring 3: VDDA versus 1.62V.
 904:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 905:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 906:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnablePVM3(void)
 907:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 1638              		.loc 1 907 1 is_stmt 1 view -0
 1639              		.cfi_startproc
 1640              		@ args = 0, pretend = 0, frame = 0
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s 			page 49


 1641              		@ frame_needed = 0, uses_anonymous_args = 0
 1642              		@ link register save eliminated.
 908:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(PWR->CR2, PWR_PVM_3);
 1643              		.loc 1 908 3 view .LVU343
 1644 0000 024A     		ldr	r2, .L151
 1645 0002 5368     		ldr	r3, [r2, #4]
 1646 0004 43F04003 		orr	r3, r3, #64
 1647 0008 5360     		str	r3, [r2, #4]
 909:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 1648              		.loc 1 909 1 is_stmt 0 view .LVU344
 1649 000a 7047     		bx	lr
 1650              	.L152:
 1651              		.align	2
 1652              	.L151:
 1653 000c 00700040 		.word	1073770496
 1654              		.cfi_endproc
 1655              	.LFE145:
 1657              		.section	.text.HAL_PWREx_DisablePVM3,"ax",%progbits
 1658              		.align	1
 1659              		.global	HAL_PWREx_DisablePVM3
 1660              		.syntax unified
 1661              		.thumb
 1662              		.thumb_func
 1663              		.fpu fpv4-sp-d16
 1665              	HAL_PWREx_DisablePVM3:
 1666              	.LFB146:
 910:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 911:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 912:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable the Power Voltage Monitoring 3: VDDA versus 1.62V.
 913:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 914:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 915:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_DisablePVM3(void)
 916:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 1667              		.loc 1 916 1 is_stmt 1 view -0
 1668              		.cfi_startproc
 1669              		@ args = 0, pretend = 0, frame = 0
 1670              		@ frame_needed = 0, uses_anonymous_args = 0
 1671              		@ link register save eliminated.
 917:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(PWR->CR2, PWR_PVM_3);
 1672              		.loc 1 917 3 view .LVU346
 1673 0000 024A     		ldr	r2, .L154
 1674 0002 5368     		ldr	r3, [r2, #4]
 1675 0004 23F04003 		bic	r3, r3, #64
 1676 0008 5360     		str	r3, [r2, #4]
 918:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 1677              		.loc 1 918 1 is_stmt 0 view .LVU347
 1678 000a 7047     		bx	lr
 1679              	.L155:
 1680              		.align	2
 1681              	.L154:
 1682 000c 00700040 		.word	1073770496
 1683              		.cfi_endproc
 1684              	.LFE146:
 1686              		.section	.text.HAL_PWREx_EnablePVM4,"ax",%progbits
 1687              		.align	1
 1688              		.global	HAL_PWREx_EnablePVM4
 1689              		.syntax unified
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s 			page 50


 1690              		.thumb
 1691              		.thumb_func
 1692              		.fpu fpv4-sp-d16
 1694              	HAL_PWREx_EnablePVM4:
 1695              	.LFB147:
 919:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 920:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 921:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 922:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable the Power Voltage Monitoring 4:  VDDA versus 2.2V.
 923:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 924:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 925:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnablePVM4(void)
 926:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 1696              		.loc 1 926 1 is_stmt 1 view -0
 1697              		.cfi_startproc
 1698              		@ args = 0, pretend = 0, frame = 0
 1699              		@ frame_needed = 0, uses_anonymous_args = 0
 1700              		@ link register save eliminated.
 927:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(PWR->CR2, PWR_PVM_4);
 1701              		.loc 1 927 3 view .LVU349
 1702 0000 024A     		ldr	r2, .L157
 1703 0002 5368     		ldr	r3, [r2, #4]
 1704 0004 43F08003 		orr	r3, r3, #128
 1705 0008 5360     		str	r3, [r2, #4]
 928:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 1706              		.loc 1 928 1 is_stmt 0 view .LVU350
 1707 000a 7047     		bx	lr
 1708              	.L158:
 1709              		.align	2
 1710              	.L157:
 1711 000c 00700040 		.word	1073770496
 1712              		.cfi_endproc
 1713              	.LFE147:
 1715              		.section	.text.HAL_PWREx_DisablePVM4,"ax",%progbits
 1716              		.align	1
 1717              		.global	HAL_PWREx_DisablePVM4
 1718              		.syntax unified
 1719              		.thumb
 1720              		.thumb_func
 1721              		.fpu fpv4-sp-d16
 1723              	HAL_PWREx_DisablePVM4:
 1724              	.LFB148:
 929:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 930:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 931:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable the Power Voltage Monitoring 4:  VDDA versus 2.2V.
 932:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 933:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 934:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_DisablePVM4(void)
 935:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 1725              		.loc 1 935 1 is_stmt 1 view -0
 1726              		.cfi_startproc
 1727              		@ args = 0, pretend = 0, frame = 0
 1728              		@ frame_needed = 0, uses_anonymous_args = 0
 1729              		@ link register save eliminated.
 936:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(PWR->CR2, PWR_PVM_4);
 1730              		.loc 1 936 3 view .LVU352
 1731 0000 024A     		ldr	r2, .L160
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s 			page 51


 1732 0002 5368     		ldr	r3, [r2, #4]
 1733 0004 23F08003 		bic	r3, r3, #128
 1734 0008 5360     		str	r3, [r2, #4]
 937:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 1735              		.loc 1 937 1 is_stmt 0 view .LVU353
 1736 000a 7047     		bx	lr
 1737              	.L161:
 1738              		.align	2
 1739              	.L160:
 1740 000c 00700040 		.word	1073770496
 1741              		.cfi_endproc
 1742              	.LFE148:
 1744              		.section	.text.HAL_PWREx_ConfigPVM,"ax",%progbits
 1745              		.align	1
 1746              		.global	HAL_PWREx_ConfigPVM
 1747              		.syntax unified
 1748              		.thumb
 1749              		.thumb_func
 1750              		.fpu fpv4-sp-d16
 1752              	HAL_PWREx_ConfigPVM:
 1753              	.LVL119:
 1754              	.LFB149:
 938:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 939:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 940:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 941:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 942:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 943:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Configure the Peripheral Voltage Monitoring (PVM).
 944:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @param sConfigPVM: pointer to a PWR_PVMTypeDef structure that contains the
 945:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        PVM configuration information.
 946:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note The API configures a single PVM according to the information contained
 947:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *       in the input structure. To configure several PVMs, the API must be singly
 948:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *       called for each PVM used.
 949:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note Refer to the electrical characteristics of your device datasheet for
 950:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         more details about the voltage thresholds corresponding to each
 951:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         detection level and to each monitored supply.
 952:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval HAL status
 953:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 954:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** HAL_StatusTypeDef HAL_PWREx_ConfigPVM(PWR_PVMTypeDef *sConfigPVM)
 955:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 1755              		.loc 1 955 1 is_stmt 1 view -0
 1756              		.cfi_startproc
 1757              		@ args = 0, pretend = 0, frame = 0
 1758              		@ frame_needed = 0, uses_anonymous_args = 0
 1759              		.loc 1 955 1 is_stmt 0 view .LVU355
 1760 0000 10B5     		push	{r4, lr}
 1761              	.LCFI6:
 1762              		.cfi_def_cfa_offset 8
 1763              		.cfi_offset 4, -8
 1764              		.cfi_offset 14, -4
 1765 0002 0446     		mov	r4, r0
 956:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
 1766              		.loc 1 956 3 is_stmt 1 view .LVU356
 1767              	.LVL120:
 957:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 958:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Check the parameters */
 959:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_PVM_TYPE(sConfigPVM->PVMType));
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s 			page 52


 1768              		.loc 1 959 3 view .LVU357
 1769 0004 0368     		ldr	r3, [r0]
 1770 0006 102B     		cmp	r3, #16
 1771 0008 05D0     		beq	.L163
 1772              		.loc 1 959 3 is_stmt 0 discriminator 1 view .LVU358
 1773 000a 202B     		cmp	r3, #32
 1774 000c 03D0     		beq	.L163
 1775              		.loc 1 959 3 discriminator 2 view .LVU359
 1776 000e 402B     		cmp	r3, #64
 1777 0010 01D0     		beq	.L163
 1778              		.loc 1 959 3 discriminator 3 view .LVU360
 1779 0012 802B     		cmp	r3, #128
 1780 0014 55D1     		bne	.L188
 1781              	.LVL121:
 1782              	.L163:
 960:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_PVM_MODE(sConfigPVM->Mode));
 1783              		.loc 1 960 3 is_stmt 1 view .LVU361
 1784 0016 6368     		ldr	r3, [r4, #4]
 1785 0018 8BB1     		cbz	r3, .L164
 1786              		.loc 1 960 3 is_stmt 0 discriminator 1 view .LVU362
 1787 001a B3F1011F 		cmp	r3, #65537
 1788 001e 0ED0     		beq	.L164
 1789              		.loc 1 960 3 discriminator 2 view .LVU363
 1790 0020 874A     		ldr	r2, .L192
 1791 0022 9342     		cmp	r3, r2
 1792 0024 0BD0     		beq	.L164
 1793              		.loc 1 960 3 discriminator 3 view .LVU364
 1794 0026 0132     		adds	r2, r2, #1
 1795 0028 9342     		cmp	r3, r2
 1796 002a 08D0     		beq	.L164
 1797              		.loc 1 960 3 discriminator 4 view .LVU365
 1798 002c 854A     		ldr	r2, .L192+4
 1799 002e 9342     		cmp	r3, r2
 1800 0030 05D0     		beq	.L164
 1801              		.loc 1 960 3 discriminator 5 view .LVU366
 1802 0032 B3F1021F 		cmp	r3, #131074
 1803 0036 02D0     		beq	.L164
 1804              		.loc 1 960 3 discriminator 6 view .LVU367
 1805 0038 0232     		adds	r2, r2, #2
 1806 003a 9342     		cmp	r3, r2
 1807 003c 47D1     		bne	.L189
 1808              	.L164:
 961:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 962:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 963:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Configure EXTI 35 to 38 interrupts if so required:
 964:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****      scan thru PVMType to detect which PVMx is set and
 965:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****      configure the corresponding EXTI line accordingly. */
 966:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   switch (sConfigPVM->PVMType)
 1809              		.loc 1 966 3 is_stmt 1 view .LVU368
 1810              		.loc 1 966 21 is_stmt 0 view .LVU369
 1811 003e 2368     		ldr	r3, [r4]
 1812              		.loc 1 966 3 view .LVU370
 1813 0040 402B     		cmp	r3, #64
 1814 0042 00F0BE80 		beq	.L165
 1815 0046 4AD8     		bhi	.L166
 1816 0048 102B     		cmp	r3, #16
 1817 004a 00F08380 		beq	.L167
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s 			page 53


 1818 004e 202B     		cmp	r3, #32
 1819 0050 43D1     		bne	.L190
 967:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
 968:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR2_PVME1)
 969:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_PVM_1:
 970:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Clear any previous config. Keep it clear if no event or IT mode is selected */
 971:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM1_EXTI_DISABLE_EVENT();
 972:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM1_EXTI_DISABLE_IT();
 973:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM1_EXTI_DISABLE_FALLING_EDGE();
 974:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM1_EXTI_DISABLE_RISING_EDGE();
 975:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 976:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Configure interrupt mode */
 977:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_MODE_IT) == PVM_MODE_IT)
 978:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 979:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM1_EXTI_ENABLE_IT();
 980:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
 981:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 982:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Configure event mode */
 983:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_MODE_EVT) == PVM_MODE_EVT)
 984:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 985:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM1_EXTI_ENABLE_EVENT();
 986:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
 987:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 988:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Configure the edge */
 989:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_RISING_EDGE) == PVM_RISING_EDGE)
 990:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 991:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM1_EXTI_ENABLE_RISING_EDGE();
 992:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
 993:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 994:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_FALLING_EDGE) == PVM_FALLING_EDGE)
 995:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 996:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM1_EXTI_ENABLE_FALLING_EDGE();
 997:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
 998:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       break;
 999:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR2_PVME1 */
1000:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1001:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR2_PVME2)
1002:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_PVM_2:
1003:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Clear any previous config. Keep it clear if no event or IT mode is selected */
1004:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM2_EXTI_DISABLE_EVENT();
 1820              		.loc 1 1004 7 is_stmt 1 view .LVU371
 1821 0052 7D4B     		ldr	r3, .L192+8
 1822 0054 5A6A     		ldr	r2, [r3, #36]
 1823 0056 22F01002 		bic	r2, r2, #16
 1824 005a 5A62     		str	r2, [r3, #36]
1005:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM2_EXTI_DISABLE_IT();
 1825              		.loc 1 1005 7 view .LVU372
 1826 005c 1A6A     		ldr	r2, [r3, #32]
 1827 005e 22F01002 		bic	r2, r2, #16
 1828 0062 1A62     		str	r2, [r3, #32]
1006:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM2_EXTI_DISABLE_FALLING_EDGE();
 1829              		.loc 1 1006 7 view .LVU373
 1830 0064 DA6A     		ldr	r2, [r3, #44]
 1831 0066 22F01002 		bic	r2, r2, #16
 1832 006a DA62     		str	r2, [r3, #44]
1007:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM2_EXTI_DISABLE_RISING_EDGE();
 1833              		.loc 1 1007 7 view .LVU374
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s 			page 54


 1834 006c 9A6A     		ldr	r2, [r3, #40]
 1835 006e 22F01002 		bic	r2, r2, #16
 1836 0072 9A62     		str	r2, [r3, #40]
1008:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1009:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Configure interrupt mode */
1010:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_MODE_IT) == PVM_MODE_IT)
 1837              		.loc 1 1010 7 view .LVU375
 1838              		.loc 1 1010 21 is_stmt 0 view .LVU376
 1839 0074 6368     		ldr	r3, [r4, #4]
 1840              		.loc 1 1010 9 view .LVU377
 1841 0076 13F4803F 		tst	r3, #65536
 1842 007a 04D0     		beq	.L174
1011:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
1012:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM2_EXTI_ENABLE_IT();
 1843              		.loc 1 1012 9 is_stmt 1 view .LVU378
 1844 007c 724A     		ldr	r2, .L192+8
 1845 007e 136A     		ldr	r3, [r2, #32]
 1846 0080 43F01003 		orr	r3, r3, #16
 1847 0084 1362     		str	r3, [r2, #32]
 1848              	.L174:
1013:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
1014:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1015:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Configure event mode */
1016:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_MODE_EVT) == PVM_MODE_EVT)
 1849              		.loc 1 1016 7 view .LVU379
 1850              		.loc 1 1016 21 is_stmt 0 view .LVU380
 1851 0086 6368     		ldr	r3, [r4, #4]
 1852              		.loc 1 1016 9 view .LVU381
 1853 0088 13F4003F 		tst	r3, #131072
 1854 008c 04D0     		beq	.L175
1017:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
1018:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM2_EXTI_ENABLE_EVENT();
 1855              		.loc 1 1018 9 is_stmt 1 view .LVU382
 1856 008e 6E4A     		ldr	r2, .L192+8
 1857 0090 536A     		ldr	r3, [r2, #36]
 1858 0092 43F01003 		orr	r3, r3, #16
 1859 0096 5362     		str	r3, [r2, #36]
 1860              	.L175:
1019:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
1020:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1021:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Configure the edge */
1022:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_RISING_EDGE) == PVM_RISING_EDGE)
 1861              		.loc 1 1022 7 view .LVU383
 1862              		.loc 1 1022 21 is_stmt 0 view .LVU384
 1863 0098 6368     		ldr	r3, [r4, #4]
 1864              		.loc 1 1022 9 view .LVU385
 1865 009a 13F0010F 		tst	r3, #1
 1866 009e 04D0     		beq	.L176
1023:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
1024:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM2_EXTI_ENABLE_RISING_EDGE();
 1867              		.loc 1 1024 9 is_stmt 1 view .LVU386
 1868 00a0 694A     		ldr	r2, .L192+8
 1869 00a2 936A     		ldr	r3, [r2, #40]
 1870 00a4 43F01003 		orr	r3, r3, #16
 1871 00a8 9362     		str	r3, [r2, #40]
 1872              	.L176:
1025:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s 			page 55


1026:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1027:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_FALLING_EDGE) == PVM_FALLING_EDGE)
 1873              		.loc 1 1027 7 view .LVU387
 1874              		.loc 1 1027 21 is_stmt 0 view .LVU388
 1875 00aa 6368     		ldr	r3, [r4, #4]
 1876              		.loc 1 1027 9 view .LVU389
 1877 00ac 13F0020F 		tst	r3, #2
 1878 00b0 00F0C080 		beq	.L184
1028:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
1029:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM2_EXTI_ENABLE_FALLING_EDGE();
 1879              		.loc 1 1029 9 is_stmt 1 view .LVU390
 1880 00b4 644A     		ldr	r2, .L192+8
 1881 00b6 D36A     		ldr	r3, [r2, #44]
 1882 00b8 43F01003 		orr	r3, r3, #16
 1883 00bc D362     		str	r3, [r2, #44]
 956:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 1884              		.loc 1 956 21 is_stmt 0 view .LVU391
 1885 00be 0020     		movs	r0, #0
 1886 00c0 47E0     		b	.L169
 1887              	.LVL122:
 1888              	.L188:
 959:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_PVM_MODE(sConfigPVM->Mode));
 1889              		.loc 1 959 3 discriminator 4 view .LVU392
 1890 00c2 40F2BF31 		movw	r1, #959
 1891 00c6 6148     		ldr	r0, .L192+12
 1892              	.LVL123:
 959:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_PVM_MODE(sConfigPVM->Mode));
 1893              		.loc 1 959 3 discriminator 4 view .LVU393
 1894 00c8 FFF7FEFF 		bl	assert_failed
 1895              	.LVL124:
 1896 00cc A3E7     		b	.L163
 1897              	.L189:
 960:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 1898              		.loc 1 960 3 discriminator 7 view .LVU394
 1899 00ce 4FF47071 		mov	r1, #960
 1900 00d2 5E48     		ldr	r0, .L192+12
 1901 00d4 FFF7FEFF 		bl	assert_failed
 1902              	.LVL125:
 1903 00d8 B1E7     		b	.L164
 1904              	.L190:
 966:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
 1905              		.loc 1 966 3 view .LVU395
 1906 00da 0120     		movs	r0, #1
 1907 00dc 39E0     		b	.L169
 1908              	.L166:
 1909 00de 802B     		cmp	r3, #128
 1910 00e0 36D1     		bne	.L191
1030:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
1031:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       break;
1032:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR2_PVME2 */
1033:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1034:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_PVM_3:
1035:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Clear any previous config. Keep it clear if no event or IT mode is selected */
1036:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM3_EXTI_DISABLE_EVENT();
1037:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM3_EXTI_DISABLE_IT();
1038:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM3_EXTI_DISABLE_FALLING_EDGE();
1039:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM3_EXTI_DISABLE_RISING_EDGE();
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s 			page 56


1040:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1041:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Configure interrupt mode */
1042:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_MODE_IT) == PVM_MODE_IT)
1043:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
1044:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM3_EXTI_ENABLE_IT();
1045:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
1046:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1047:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Configure event mode */
1048:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_MODE_EVT) == PVM_MODE_EVT)
1049:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
1050:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM3_EXTI_ENABLE_EVENT();
1051:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
1052:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1053:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Configure the edge */
1054:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_RISING_EDGE) == PVM_RISING_EDGE)
1055:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
1056:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM3_EXTI_ENABLE_RISING_EDGE();
1057:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
1058:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1059:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_FALLING_EDGE) == PVM_FALLING_EDGE)
1060:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
1061:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM3_EXTI_ENABLE_FALLING_EDGE();
1062:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
1063:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       break;
1064:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1065:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_PVM_4:
1066:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Clear any previous config. Keep it clear if no event or IT mode is selected */
1067:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM4_EXTI_DISABLE_EVENT();
 1911              		.loc 1 1067 7 is_stmt 1 view .LVU396
 1912 00e2 594B     		ldr	r3, .L192+8
 1913 00e4 5A6A     		ldr	r2, [r3, #36]
 1914 00e6 22F04002 		bic	r2, r2, #64
 1915 00ea 5A62     		str	r2, [r3, #36]
1068:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM4_EXTI_DISABLE_IT();
 1916              		.loc 1 1068 7 view .LVU397
 1917 00ec 1A6A     		ldr	r2, [r3, #32]
 1918 00ee 22F04002 		bic	r2, r2, #64
 1919 00f2 1A62     		str	r2, [r3, #32]
1069:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM4_EXTI_DISABLE_FALLING_EDGE();
 1920              		.loc 1 1069 7 view .LVU398
 1921 00f4 DA6A     		ldr	r2, [r3, #44]
 1922 00f6 22F04002 		bic	r2, r2, #64
 1923 00fa DA62     		str	r2, [r3, #44]
1070:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM4_EXTI_DISABLE_RISING_EDGE();
 1924              		.loc 1 1070 7 view .LVU399
 1925 00fc 9A6A     		ldr	r2, [r3, #40]
 1926 00fe 22F04002 		bic	r2, r2, #64
 1927 0102 9A62     		str	r2, [r3, #40]
1071:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1072:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Configure interrupt mode */
1073:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_MODE_IT) == PVM_MODE_IT)
 1928              		.loc 1 1073 7 view .LVU400
 1929              		.loc 1 1073 21 is_stmt 0 view .LVU401
 1930 0104 6368     		ldr	r3, [r4, #4]
 1931              		.loc 1 1073 9 view .LVU402
 1932 0106 13F4803F 		tst	r3, #65536
 1933 010a 04D0     		beq	.L180
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s 			page 57


1074:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
1075:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM4_EXTI_ENABLE_IT();
 1934              		.loc 1 1075 9 is_stmt 1 view .LVU403
 1935 010c 4E4A     		ldr	r2, .L192+8
 1936 010e 136A     		ldr	r3, [r2, #32]
 1937 0110 43F04003 		orr	r3, r3, #64
 1938 0114 1362     		str	r3, [r2, #32]
 1939              	.L180:
1076:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
1077:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1078:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Configure event mode */
1079:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_MODE_EVT) == PVM_MODE_EVT)
 1940              		.loc 1 1079 7 view .LVU404
 1941              		.loc 1 1079 21 is_stmt 0 view .LVU405
 1942 0116 6368     		ldr	r3, [r4, #4]
 1943              		.loc 1 1079 9 view .LVU406
 1944 0118 13F4003F 		tst	r3, #131072
 1945 011c 04D0     		beq	.L181
1080:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
1081:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM4_EXTI_ENABLE_EVENT();
 1946              		.loc 1 1081 9 is_stmt 1 view .LVU407
 1947 011e 4A4A     		ldr	r2, .L192+8
 1948 0120 536A     		ldr	r3, [r2, #36]
 1949 0122 43F04003 		orr	r3, r3, #64
 1950 0126 5362     		str	r3, [r2, #36]
 1951              	.L181:
1082:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
1083:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1084:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Configure the edge */
1085:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_RISING_EDGE) == PVM_RISING_EDGE)
 1952              		.loc 1 1085 7 view .LVU408
 1953              		.loc 1 1085 21 is_stmt 0 view .LVU409
 1954 0128 6368     		ldr	r3, [r4, #4]
 1955              		.loc 1 1085 9 view .LVU410
 1956 012a 13F0010F 		tst	r3, #1
 1957 012e 04D0     		beq	.L182
1086:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
1087:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM4_EXTI_ENABLE_RISING_EDGE();
 1958              		.loc 1 1087 9 is_stmt 1 view .LVU411
 1959 0130 454A     		ldr	r2, .L192+8
 1960 0132 936A     		ldr	r3, [r2, #40]
 1961 0134 43F04003 		orr	r3, r3, #64
 1962 0138 9362     		str	r3, [r2, #40]
 1963              	.L182:
1088:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
1089:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1090:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_FALLING_EDGE) == PVM_FALLING_EDGE)
 1964              		.loc 1 1090 7 view .LVU412
 1965              		.loc 1 1090 21 is_stmt 0 view .LVU413
 1966 013a 6368     		ldr	r3, [r4, #4]
 1967              		.loc 1 1090 9 view .LVU414
 1968 013c 13F0020F 		tst	r3, #2
 1969 0140 7CD0     		beq	.L186
1091:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
1092:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM4_EXTI_ENABLE_FALLING_EDGE();
 1970              		.loc 1 1092 9 is_stmt 1 view .LVU415
 1971 0142 414A     		ldr	r2, .L192+8
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s 			page 58


 1972 0144 D36A     		ldr	r3, [r2, #44]
 1973 0146 43F04003 		orr	r3, r3, #64
 1974 014a D362     		str	r3, [r2, #44]
 956:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 1975              		.loc 1 956 21 is_stmt 0 view .LVU416
 1976 014c 0020     		movs	r0, #0
 1977 014e 00E0     		b	.L169
 1978              	.L191:
 966:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
 1979              		.loc 1 966 3 view .LVU417
 1980 0150 0120     		movs	r0, #1
 1981              	.L169:
 1982              	.LVL126:
1093:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
1094:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       break;
1095:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1096:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     default:
1097:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       status = HAL_ERROR;
1098:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       break;
1099:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
1100:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1101:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   return status;
 1983              		.loc 1 1101 3 is_stmt 1 view .LVU418
1102:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 1984              		.loc 1 1102 1 is_stmt 0 view .LVU419
 1985 0152 10BD     		pop	{r4, pc}
 1986              	.LVL127:
 1987              	.L167:
 971:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM1_EXTI_DISABLE_IT();
 1988              		.loc 1 971 7 is_stmt 1 view .LVU420
 1989 0154 3C4B     		ldr	r3, .L192+8
 1990 0156 5A6A     		ldr	r2, [r3, #36]
 1991 0158 22F00802 		bic	r2, r2, #8
 1992 015c 5A62     		str	r2, [r3, #36]
 972:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM1_EXTI_DISABLE_FALLING_EDGE();
 1993              		.loc 1 972 7 view .LVU421
 1994 015e 1A6A     		ldr	r2, [r3, #32]
 1995 0160 22F00802 		bic	r2, r2, #8
 1996 0164 1A62     		str	r2, [r3, #32]
 973:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM1_EXTI_DISABLE_RISING_EDGE();
 1997              		.loc 1 973 7 view .LVU422
 1998 0166 DA6A     		ldr	r2, [r3, #44]
 1999 0168 22F00802 		bic	r2, r2, #8
 2000 016c DA62     		str	r2, [r3, #44]
 974:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 2001              		.loc 1 974 7 view .LVU423
 2002 016e 9A6A     		ldr	r2, [r3, #40]
 2003 0170 22F00802 		bic	r2, r2, #8
 2004 0174 9A62     		str	r2, [r3, #40]
 977:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 2005              		.loc 1 977 7 view .LVU424
 977:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 2006              		.loc 1 977 21 is_stmt 0 view .LVU425
 2007 0176 6368     		ldr	r3, [r4, #4]
 977:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 2008              		.loc 1 977 9 view .LVU426
 2009 0178 13F4803F 		tst	r3, #65536
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s 			page 59


 2010 017c 04D0     		beq	.L171
 979:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
 2011              		.loc 1 979 9 is_stmt 1 view .LVU427
 2012 017e 324A     		ldr	r2, .L192+8
 2013 0180 136A     		ldr	r3, [r2, #32]
 2014 0182 43F00803 		orr	r3, r3, #8
 2015 0186 1362     		str	r3, [r2, #32]
 2016              	.L171:
 983:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 2017              		.loc 1 983 7 view .LVU428
 983:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 2018              		.loc 1 983 21 is_stmt 0 view .LVU429
 2019 0188 6368     		ldr	r3, [r4, #4]
 983:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 2020              		.loc 1 983 9 view .LVU430
 2021 018a 13F4003F 		tst	r3, #131072
 2022 018e 04D0     		beq	.L172
 985:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
 2023              		.loc 1 985 9 is_stmt 1 view .LVU431
 2024 0190 2D4A     		ldr	r2, .L192+8
 2025 0192 536A     		ldr	r3, [r2, #36]
 2026 0194 43F00803 		orr	r3, r3, #8
 2027 0198 5362     		str	r3, [r2, #36]
 2028              	.L172:
 989:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 2029              		.loc 1 989 7 view .LVU432
 989:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 2030              		.loc 1 989 21 is_stmt 0 view .LVU433
 2031 019a 6368     		ldr	r3, [r4, #4]
 989:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 2032              		.loc 1 989 9 view .LVU434
 2033 019c 13F0010F 		tst	r3, #1
 2034 01a0 04D0     		beq	.L173
 991:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
 2035              		.loc 1 991 9 is_stmt 1 view .LVU435
 2036 01a2 294A     		ldr	r2, .L192+8
 2037 01a4 936A     		ldr	r3, [r2, #40]
 2038 01a6 43F00803 		orr	r3, r3, #8
 2039 01aa 9362     		str	r3, [r2, #40]
 2040              	.L173:
 994:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 2041              		.loc 1 994 7 view .LVU436
 994:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 2042              		.loc 1 994 21 is_stmt 0 view .LVU437
 2043 01ac 6368     		ldr	r3, [r4, #4]
 994:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 2044              		.loc 1 994 9 view .LVU438
 2045 01ae 13F0020F 		tst	r3, #2
 2046 01b2 3DD0     		beq	.L183
 996:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
 2047              		.loc 1 996 9 is_stmt 1 view .LVU439
 2048 01b4 244A     		ldr	r2, .L192+8
 2049 01b6 D36A     		ldr	r3, [r2, #44]
 2050 01b8 43F00803 		orr	r3, r3, #8
 2051 01bc D362     		str	r3, [r2, #44]
 956:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 2052              		.loc 1 956 21 is_stmt 0 view .LVU440
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s 			page 60


 2053 01be 0020     		movs	r0, #0
 2054 01c0 C7E7     		b	.L169
 2055              	.L165:
1036:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM3_EXTI_DISABLE_IT();
 2056              		.loc 1 1036 7 is_stmt 1 view .LVU441
 2057 01c2 214B     		ldr	r3, .L192+8
 2058 01c4 5A6A     		ldr	r2, [r3, #36]
 2059 01c6 22F02002 		bic	r2, r2, #32
 2060 01ca 5A62     		str	r2, [r3, #36]
1037:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM3_EXTI_DISABLE_FALLING_EDGE();
 2061              		.loc 1 1037 7 view .LVU442
 2062 01cc 1A6A     		ldr	r2, [r3, #32]
 2063 01ce 22F02002 		bic	r2, r2, #32
 2064 01d2 1A62     		str	r2, [r3, #32]
1038:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM3_EXTI_DISABLE_RISING_EDGE();
 2065              		.loc 1 1038 7 view .LVU443
 2066 01d4 DA6A     		ldr	r2, [r3, #44]
 2067 01d6 22F02002 		bic	r2, r2, #32
 2068 01da DA62     		str	r2, [r3, #44]
1039:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 2069              		.loc 1 1039 7 view .LVU444
 2070 01dc 9A6A     		ldr	r2, [r3, #40]
 2071 01de 22F02002 		bic	r2, r2, #32
 2072 01e2 9A62     		str	r2, [r3, #40]
1042:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 2073              		.loc 1 1042 7 view .LVU445
1042:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 2074              		.loc 1 1042 21 is_stmt 0 view .LVU446
 2075 01e4 6368     		ldr	r3, [r4, #4]
1042:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 2076              		.loc 1 1042 9 view .LVU447
 2077 01e6 13F4803F 		tst	r3, #65536
 2078 01ea 04D0     		beq	.L177
1044:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
 2079              		.loc 1 1044 9 is_stmt 1 view .LVU448
 2080 01ec 164A     		ldr	r2, .L192+8
 2081 01ee 136A     		ldr	r3, [r2, #32]
 2082 01f0 43F02003 		orr	r3, r3, #32
 2083 01f4 1362     		str	r3, [r2, #32]
 2084              	.L177:
1048:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 2085              		.loc 1 1048 7 view .LVU449
1048:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 2086              		.loc 1 1048 21 is_stmt 0 view .LVU450
 2087 01f6 6368     		ldr	r3, [r4, #4]
1048:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 2088              		.loc 1 1048 9 view .LVU451
 2089 01f8 13F4003F 		tst	r3, #131072
 2090 01fc 04D0     		beq	.L178
1050:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
 2091              		.loc 1 1050 9 is_stmt 1 view .LVU452
 2092 01fe 124A     		ldr	r2, .L192+8
 2093 0200 536A     		ldr	r3, [r2, #36]
 2094 0202 43F02003 		orr	r3, r3, #32
 2095 0206 5362     		str	r3, [r2, #36]
 2096              	.L178:
1054:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s 			page 61


 2097              		.loc 1 1054 7 view .LVU453
1054:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 2098              		.loc 1 1054 21 is_stmt 0 view .LVU454
 2099 0208 6368     		ldr	r3, [r4, #4]
1054:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 2100              		.loc 1 1054 9 view .LVU455
 2101 020a 13F0010F 		tst	r3, #1
 2102 020e 04D0     		beq	.L179
1056:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
 2103              		.loc 1 1056 9 is_stmt 1 view .LVU456
 2104 0210 0D4A     		ldr	r2, .L192+8
 2105 0212 936A     		ldr	r3, [r2, #40]
 2106 0214 43F02003 		orr	r3, r3, #32
 2107 0218 9362     		str	r3, [r2, #40]
 2108              	.L179:
1059:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 2109              		.loc 1 1059 7 view .LVU457
1059:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 2110              		.loc 1 1059 21 is_stmt 0 view .LVU458
 2111 021a 6368     		ldr	r3, [r4, #4]
1059:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 2112              		.loc 1 1059 9 view .LVU459
 2113 021c 13F0020F 		tst	r3, #2
 2114 0220 0AD0     		beq	.L185
1061:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
 2115              		.loc 1 1061 9 is_stmt 1 view .LVU460
 2116 0222 094A     		ldr	r2, .L192+8
 2117 0224 D36A     		ldr	r3, [r2, #44]
 2118 0226 43F02003 		orr	r3, r3, #32
 2119 022a D362     		str	r3, [r2, #44]
 956:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 2120              		.loc 1 956 21 is_stmt 0 view .LVU461
 2121 022c 0020     		movs	r0, #0
 2122 022e 90E7     		b	.L169
 2123              	.L183:
 956:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 2124              		.loc 1 956 21 view .LVU462
 2125 0230 0020     		movs	r0, #0
 2126 0232 8EE7     		b	.L169
 2127              	.L184:
 956:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 2128              		.loc 1 956 21 view .LVU463
 2129 0234 0020     		movs	r0, #0
 2130 0236 8CE7     		b	.L169
 2131              	.L185:
 956:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 2132              		.loc 1 956 21 view .LVU464
 2133 0238 0020     		movs	r0, #0
 2134 023a 8AE7     		b	.L169
 2135              	.L186:
 956:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 2136              		.loc 1 956 21 view .LVU465
 2137 023c 0020     		movs	r0, #0
 2138 023e 88E7     		b	.L169
 2139              	.L193:
 2140              		.align	2
 2141              	.L192:
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s 			page 62


 2142 0240 02000100 		.word	65538
 2143 0244 01000200 		.word	131073
 2144 0248 00040140 		.word	1073808384
 2145 024c 00000000 		.word	.LC0
 2146              		.cfi_endproc
 2147              	.LFE149:
 2149              		.section	.text.HAL_PWREx_EnableLowPowerRunMode,"ax",%progbits
 2150              		.align	1
 2151              		.global	HAL_PWREx_EnableLowPowerRunMode
 2152              		.syntax unified
 2153              		.thumb
 2154              		.thumb_func
 2155              		.fpu fpv4-sp-d16
 2157              	HAL_PWREx_EnableLowPowerRunMode:
 2158              	.LFB150:
1103:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1104:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1105:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1106:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
1107:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enter Low-power Run mode
1108:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  In Low-power Run mode, all I/O pins keep the same state as in Run mode.
1109:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  When Regulator is set to PWR_LOWPOWERREGULATOR_ON, the user can optionally configure the
1110:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        Flash in power-down monde in setting the RUN_PD bit in FLASH_ACR register.
1111:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        Additionally, the clock frequency must be reduced below 2 MHz.
1112:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        Setting RUN_PD in FLASH_ACR then appropriately reducing the clock frequency must
1113:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        be done before calling HAL_PWREx_EnableLowPowerRunMode() API.
1114:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
1115:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
1116:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnableLowPowerRunMode(void)
1117:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 2159              		.loc 1 1117 1 is_stmt 1 view -0
 2160              		.cfi_startproc
 2161              		@ args = 0, pretend = 0, frame = 0
 2162              		@ frame_needed = 0, uses_anonymous_args = 0
 2163              		@ link register save eliminated.
1118:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Set Regulator parameter */
1119:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(PWR->CR1, PWR_CR1_LPR);
 2164              		.loc 1 1119 3 view .LVU467
 2165 0000 024A     		ldr	r2, .L195
 2166 0002 1368     		ldr	r3, [r2]
 2167 0004 43F48043 		orr	r3, r3, #16384
 2168 0008 1360     		str	r3, [r2]
1120:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 2169              		.loc 1 1120 1 is_stmt 0 view .LVU468
 2170 000a 7047     		bx	lr
 2171              	.L196:
 2172              		.align	2
 2173              	.L195:
 2174 000c 00700040 		.word	1073770496
 2175              		.cfi_endproc
 2176              	.LFE150:
 2178              		.section	.text.HAL_PWREx_DisableLowPowerRunMode,"ax",%progbits
 2179              		.align	1
 2180              		.global	HAL_PWREx_DisableLowPowerRunMode
 2181              		.syntax unified
 2182              		.thumb
 2183              		.thumb_func
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s 			page 63


 2184              		.fpu fpv4-sp-d16
 2186              	HAL_PWREx_DisableLowPowerRunMode:
 2187              	.LFB151:
1121:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1122:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1123:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
1124:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Exit Low-power Run mode.
1125:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  Before HAL_PWREx_DisableLowPowerRunMode() completion, the function checks that
1126:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        REGLPF has been properly reset (otherwise, HAL_PWREx_DisableLowPowerRunMode
1127:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        returns HAL_TIMEOUT status). The system clock frequency can then be
1128:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        increased above 2 MHz.
1129:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval HAL Status
1130:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
1131:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** HAL_StatusTypeDef HAL_PWREx_DisableLowPowerRunMode(void)
1132:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 2188              		.loc 1 1132 1 is_stmt 1 view -0
 2189              		.cfi_startproc
 2190              		@ args = 0, pretend = 0, frame = 0
 2191              		@ frame_needed = 0, uses_anonymous_args = 0
 2192              		@ link register save eliminated.
1133:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   uint32_t wait_loop_index;
 2193              		.loc 1 1133 3 view .LVU470
1134:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1135:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Clear LPR bit */
1136:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(PWR->CR1, PWR_CR1_LPR);
 2194              		.loc 1 1136 3 view .LVU471
 2195 0000 0F4A     		ldr	r2, .L203
 2196 0002 1368     		ldr	r3, [r2]
 2197 0004 23F48043 		bic	r3, r3, #16384
 2198 0008 1360     		str	r3, [r2]
1137:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1138:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Wait until REGLPF is reset */
1139:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 2199              		.loc 1 1139 3 view .LVU472
 2200              		.loc 1 1139 49 is_stmt 0 view .LVU473
 2201 000a 0E4B     		ldr	r3, .L203+4
 2202 000c 1A68     		ldr	r2, [r3]
 2203 000e 3223     		movs	r3, #50
 2204 0010 03FB02F3 		mul	r3, r3, r2
 2205              		.loc 1 1139 68 view .LVU474
 2206 0014 0C4A     		ldr	r2, .L203+8
 2207 0016 A2FB0323 		umull	r2, r3, r2, r3
 2208 001a 9B0C     		lsrs	r3, r3, #18
 2209              		.loc 1 1139 19 view .LVU475
 2210 001c 0133     		adds	r3, r3, #1
 2211              	.LVL128:
1140:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 2212              		.loc 1 1140 3 is_stmt 1 view .LVU476
 2213              	.L198:
 2214              		.loc 1 1140 9 view .LVU477
 2215              		.loc 1 1140 11 is_stmt 0 view .LVU478
 2216 001e 084A     		ldr	r2, .L203
 2217 0020 5269     		ldr	r2, [r2, #20]
 2218              		.loc 1 1140 9 view .LVU479
 2219 0022 12F4007F 		tst	r2, #512
 2220 0026 02D0     		beq	.L199
 2221              		.loc 1 1140 53 discriminator 1 view .LVU480
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s 			page 64


 2222 0028 0BB1     		cbz	r3, .L199
1141:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
1142:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     wait_loop_index--;
 2223              		.loc 1 1142 5 is_stmt 1 view .LVU481
 2224              		.loc 1 1142 20 is_stmt 0 view .LVU482
 2225 002a 013B     		subs	r3, r3, #1
 2226              	.LVL129:
 2227              		.loc 1 1142 20 view .LVU483
 2228 002c F7E7     		b	.L198
 2229              	.L199:
1143:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
1144:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF))
 2230              		.loc 1 1144 3 is_stmt 1 view .LVU484
 2231              		.loc 1 1144 7 is_stmt 0 view .LVU485
 2232 002e 044B     		ldr	r3, .L203
 2233              	.LVL130:
 2234              		.loc 1 1144 7 view .LVU486
 2235 0030 5B69     		ldr	r3, [r3, #20]
 2236              		.loc 1 1144 6 view .LVU487
 2237 0032 13F4007F 		tst	r3, #512
 2238 0036 01D1     		bne	.L202
1145:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
1146:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     return HAL_TIMEOUT;
1147:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
1148:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1149:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   return HAL_OK;
 2239              		.loc 1 1149 10 view .LVU488
 2240 0038 0020     		movs	r0, #0
 2241 003a 7047     		bx	lr
 2242              	.L202:
1146:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
 2243              		.loc 1 1146 12 view .LVU489
 2244 003c 0320     		movs	r0, #3
1150:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 2245              		.loc 1 1150 1 view .LVU490
 2246 003e 7047     		bx	lr
 2247              	.L204:
 2248              		.align	2
 2249              	.L203:
 2250 0040 00700040 		.word	1073770496
 2251 0044 00000000 		.word	SystemCoreClock
 2252 0048 83DE1B43 		.word	1125899907
 2253              		.cfi_endproc
 2254              	.LFE151:
 2256              		.section	.text.HAL_PWREx_EnterSTOP0Mode,"ax",%progbits
 2257              		.align	1
 2258              		.global	HAL_PWREx_EnterSTOP0Mode
 2259              		.syntax unified
 2260              		.thumb
 2261              		.thumb_func
 2262              		.fpu fpv4-sp-d16
 2264              	HAL_PWREx_EnterSTOP0Mode:
 2265              	.LVL131:
 2266              	.LFB152:
1151:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1152:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1153:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s 			page 65


1154:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enter Stop 0 mode.
1155:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  In Stop 0 mode, main and low voltage regulators are ON.
1156:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  In Stop 0 mode, all I/O pins keep the same state as in Run mode.
1157:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  All clocks in the VCORE domain are stopped; the PLL, the MSI,
1158:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        the HSI and the HSE oscillators are disabled. Some peripherals with the wakeup capabilit
1159:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        (I2Cx, USARTx and LPUART) can switch on the HSI to receive a frame, and switch off the H
1160:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        after receiving the frame if it is not a wakeup frame. In this case, the HSI clock is pr
1161:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        only to the peripheral requesting it.
1162:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        SRAM1, SRAM2 and register contents are preserved.
1163:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        The BOR is available.
1164:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  When exiting Stop 0 mode by issuing an interrupt or a wakeup event,
1165:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         the HSI RC oscillator is selected as system clock if STOPWUCK bit in RCC_CFGR register
1166:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         is set; the MSI oscillator is selected if STOPWUCK is cleared.
1167:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  By keeping the internal regulator ON during Stop 0 mode, the consumption
1168:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         is higher although the startup time is reduced.
1169:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @param STOPEntry  specifies if Stop mode in entered with WFI or WFE instruction.
1170:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *          This parameter can be one of the following values:
1171:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *            @arg @ref PWR_STOPENTRY_WFI  Enter Stop mode with WFI instruction
1172:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop mode with WFE instruction
1173:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
1174:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
1175:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnterSTOP0Mode(uint8_t STOPEntry)
1176:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 2267              		.loc 1 1176 1 is_stmt 1 view -0
 2268              		.cfi_startproc
 2269              		@ args = 0, pretend = 0, frame = 0
 2270              		@ frame_needed = 0, uses_anonymous_args = 0
 2271              		.loc 1 1176 1 is_stmt 0 view .LVU492
 2272 0000 10B5     		push	{r4, lr}
 2273              	.LCFI7:
 2274              		.cfi_def_cfa_offset 8
 2275              		.cfi_offset 4, -8
 2276              		.cfi_offset 14, -4
 2277 0002 0446     		mov	r4, r0
1177:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Check the parameters */
1178:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_STOP_ENTRY(STOPEntry));
 2278              		.loc 1 1178 3 is_stmt 1 view .LVU493
 2279 0004 431E     		subs	r3, r0, #1
 2280 0006 DBB2     		uxtb	r3, r3
 2281 0008 012B     		cmp	r3, #1
 2282 000a 14D8     		bhi	.L210
 2283              	.LVL132:
 2284              	.L206:
1179:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1180:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Stop 0 mode with Main Regulator */
1181:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_STOP0);
 2285              		.loc 1 1181 3 view .LVU494
 2286 000c 0E4A     		ldr	r2, .L212
 2287 000e 1368     		ldr	r3, [r2]
 2288 0010 23F00703 		bic	r3, r3, #7
 2289 0014 1360     		str	r3, [r2]
1182:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1183:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Set SLEEPDEEP bit of Cortex System Control Register */
1184:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 2290              		.loc 1 1184 3 view .LVU495
 2291 0016 0D4A     		ldr	r2, .L212+4
 2292 0018 1369     		ldr	r3, [r2, #16]
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s 			page 66


 2293 001a 43F00403 		orr	r3, r3, #4
 2294 001e 1361     		str	r3, [r2, #16]
1185:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1186:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Select Stop mode entry --------------------------------------------------*/
1187:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   if(STOPEntry == PWR_STOPENTRY_WFI)
 2295              		.loc 1 1187 3 view .LVU496
 2296              		.loc 1 1187 5 is_stmt 0 view .LVU497
 2297 0020 012C     		cmp	r4, #1
 2298 0022 0ED0     		beq	.L211
1188:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
1189:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* Request Wait For Interrupt */
1190:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __WFI();
1191:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
1192:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   else
1193:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
1194:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* Request Wait For Event */
1195:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __SEV();
 2299              		.loc 1 1195 5 is_stmt 1 view .LVU498
 2300              	.LBB28:
 2301              	.LBI28:
 2302              		.file 2 "../../../core/ST/CMSIS/Include/cmsis_gcc.h"
   1:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS Cortex-M Core Function/Instruction Header File
   4:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****  * @version  V4.30
   5:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****  * @date     20. October 2015
   6:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
   8:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
   9:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****    All rights reserved.
  10:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****    Redistribution and use in source and binary forms, with or without
  11:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****    modification, are permitted provided that the following conditions are met:
  12:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****    - Redistributions of source code must retain the above copyright
  13:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****      notice, this list of conditions and the following disclaimer.
  14:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****    - Redistributions in binary form must reproduce the above copyright
  15:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****      notice, this list of conditions and the following disclaimer in the
  16:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****      documentation and/or other materials provided with the distribution.
  17:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****    - Neither the name of ARM nor the names of its contributors may be used
  18:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****      to endorse or promote products derived from this software without
  19:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****      specific prior written permission.
  20:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****    *
  21:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  24:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  25:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  26:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  27:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  30:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  31:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****    POSSIBILITY OF SUCH DAMAGE.
  32:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****    ---------------------------------------------------------------------------*/
  33:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
  34:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
  35:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  36:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s 			page 67


  37:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
  38:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  39:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** #if defined ( __GNUC__ )
  40:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  41:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  42:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  43:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  44:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** #endif
  45:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
  46:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
  47:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
  48:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
  49:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
  50:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   @{
  51:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****  */
  52:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
  53:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** /**
  54:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
  55:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
  56:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
  57:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****  */
  58:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
  59:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** {
  60:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
  61:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** }
  62:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
  63:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
  64:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** /**
  65:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
  66:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
  67:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   Can only be executed in Privileged modes.
  68:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****  */
  69:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
  70:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** {
  71:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  72:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** }
  73:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
  74:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
  75:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** /**
  76:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register
  77:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
  78:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \return               Control Register value
  79:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****  */
  80:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_CONTROL(void)
  81:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** {
  82:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
  83:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
  84:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
  85:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   return(result);
  86:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** }
  87:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
  88:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
  89:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** /**
  90:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register
  91:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
  92:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
  93:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s 			page 68


  94:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_CONTROL(uint32_t control)
  95:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** {
  96:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
  97:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** }
  98:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
  99:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 100:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** /**
 101:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 102:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 103:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \return               IPSR Register value
 104:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****  */
 105:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_IPSR(void)
 106:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** {
 107:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 108:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 109:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 110:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   return(result);
 111:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** }
 112:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 113:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 114:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** /**
 115:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 116:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 117:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \return               APSR Register value
 118:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****  */
 119:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_APSR(void)
 120:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** {
 121:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 122:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 123:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 124:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   return(result);
 125:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** }
 126:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 127:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 128:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** /**
 129:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 130:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 131:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 132:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****     \return               xPSR Register value
 133:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****  */
 134:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_xPSR(void)
 135:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** {
 136:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 137:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 138:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 139:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   return(result);
 140:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** }
 141:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 142:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 143:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** /**
 144:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 145:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 146:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 147:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****  */
 148:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PSP(void)
 149:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** {
 150:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   register uint32_t result;
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s 			page 69


 151:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 152:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp\n"  : "=r" (result) );
 153:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   return(result);
 154:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** }
 155:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 156:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 157:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** /**
 158:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 159:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 160:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 161:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****  */
 162:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
 163:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** {
 164:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0\n" : : "r" (topOfProcStack) : "sp");
 165:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** }
 166:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 167:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 168:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** /**
 169:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 170:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 171:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 172:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****  */
 173:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_MSP(void)
 174:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** {
 175:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   register uint32_t result;
 176:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 177:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp\n" : "=r" (result) );
 178:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   return(result);
 179:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** }
 180:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 181:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 182:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** /**
 183:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 184:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 185:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 186:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****     \param [in]    topOfMainStack  Main Stack Pointer value to set
 187:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****  */
 188:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)
 189:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** {
 190:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0\n" : : "r" (topOfMainStack) : "sp");
 191:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** }
 192:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 193:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 194:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** /**
 195:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 196:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 197:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 198:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****  */
 199:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
 200:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** {
 201:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 202:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 203:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) );
 204:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   return(result);
 205:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** }
 206:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 207:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s 			page 70


 208:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** /**
 209:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
 210:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 211:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 212:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****  */
 213:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
 214:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** {
 215:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 216:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** }
 217:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 218:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 219:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** #if       (__CORTEX_M >= 0x03U)
 220:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 221:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** /**
 222:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable FIQ
 223:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 224:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 225:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****  */
 226:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_fault_irq(void)
 227:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** {
 228:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 229:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** }
 230:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 231:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 232:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** /**
 233:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable FIQ
 234:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 235:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 236:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****  */
 237:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_fault_irq(void)
 238:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** {
 239:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 240:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** }
 241:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 242:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 243:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** /**
 244:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority
 245:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 246:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 247:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****  */
 248:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_BASEPRI(void)
 249:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** {
 250:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 251:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 252:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 253:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   return(result);
 254:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** }
 255:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 256:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 257:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** /**
 258:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority
 259:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 260:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 261:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****  */
 262:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
 263:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** {
 264:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s 			page 71


 265:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** }
 266:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 267:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 268:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** /**
 269:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 270:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 271:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 272:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 273:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****  */
 274:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI_MAX(uint32_t value)
 275:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** {
 276:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (value) : "memory");
 277:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** }
 278:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 279:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 280:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** /**
 281:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask
 282:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 283:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 284:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****  */
 285:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FAULTMASK(void)
 286:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** {
 287:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 288:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 289:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 290:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   return(result);
 291:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** }
 292:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 293:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 294:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** /**
 295:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask
 296:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 297:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 298:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****  */
 299:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)
 300:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** {
 301:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 302:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** }
 303:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 304:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** #endif /* (__CORTEX_M >= 0x03U) */
 305:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 306:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 307:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** #if       (__CORTEX_M == 0x04U) || (__CORTEX_M == 0x07U)
 308:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 309:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** /**
 310:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \brief   Get FPSCR
 311:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 312:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 313:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****  */
 314:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FPSCR(void)
 315:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** {
 316:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** #if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
 317:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 318:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 319:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   /* Empty asm statement works as a scheduling barrier */
 320:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("");
 321:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s 			page 72


 322:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("");
 323:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   return(result);
 324:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** #else
 325:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****    return(0);
 326:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** #endif
 327:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** }
 328:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 329:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 330:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** /**
 331:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \brief   Set FPSCR
 332:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 333:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 334:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****  */
 335:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FPSCR(uint32_t fpscr)
 336:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** {
 337:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** #if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
 338:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   /* Empty asm statement works as a scheduling barrier */
 339:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("");
 340:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc");
 341:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("");
 342:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** #endif
 343:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** }
 344:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 345:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** #endif /* (__CORTEX_M == 0x04U) || (__CORTEX_M == 0x07U) */
 346:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 347:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 348:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 349:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 350:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 351:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 352:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 353:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 354:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 355:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   @{
 356:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** */
 357:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 358:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 359:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 360:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 361:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 362:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 363:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 364:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** #else
 365:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 366:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 367:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** #endif
 368:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 369:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** /**
 370:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 371:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 372:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****  */
 373:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
 374:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** {
 375:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("nop");
 376:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** }
 377:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 378:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s 			page 73


 379:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** /**
 380:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 381:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 382:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****  */
 383:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __WFI(void)
 384:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** {
 385:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("wfi");
 386:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** }
 387:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 388:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 389:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** /**
 390:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 391:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 392:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****     a low-power state until one of a number of events occurs.
 393:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****  */
 394:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __WFE(void)
 395:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** {
 396:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("wfe");
 397:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** }
 398:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 399:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 400:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** /**
 401:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 402:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 403:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****  */
 404:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __SEV(void)
 2303              		.loc 2 404 53 view .LVU499
 2304              	.LBB29:
 405:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** {
 406:../../../core/ST/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("sev");
 2305              		.loc 2 406 3 view .LVU500
 2306              		.syntax unified
 2307              	@ 406 "../../../core/ST/CMSIS/Include/cmsis_gcc.h" 1
 2308 0024 40BF     		sev
 2309              	@ 0 "" 2
 2310              		.thumb
 2311              		.syntax unified
 2312              	.LBE29:
 2313              	.LBE28:
1196:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __WFE();
 2314              		.loc 1 1196 5 view .LVU501
 2315              	.LBB30:
 2316              	.LBI30:
 394:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** {
 2317              		.loc 2 394 53 view .LVU502
 2318              	.LBB31:
 396:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** }
 2319              		.loc 2 396 3 view .LVU503
 2320              		.syntax unified
 2321              	@ 396 "../../../core/ST/CMSIS/Include/cmsis_gcc.h" 1
 2322 0026 20BF     		wfe
 2323              	@ 0 "" 2
 2324              		.thumb
 2325              		.syntax unified
 2326              	.LBE31:
 2327              	.LBE30:
1197:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __WFE();
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s 			page 74


 2328              		.loc 1 1197 5 view .LVU504
 2329              	.LBB32:
 2330              	.LBI32:
 394:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** {
 2331              		.loc 2 394 53 view .LVU505
 2332              	.LBB33:
 396:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** }
 2333              		.loc 2 396 3 view .LVU506
 2334              		.syntax unified
 2335              	@ 396 "../../../core/ST/CMSIS/Include/cmsis_gcc.h" 1
 2336 0028 20BF     		wfe
 2337              	@ 0 "" 2
 2338              		.thumb
 2339              		.syntax unified
 2340              	.L208:
 2341              	.LBE33:
 2342              	.LBE32:
1198:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
1199:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1200:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Reset SLEEPDEEP bit of Cortex System Control Register */
1201:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 2343              		.loc 1 1201 3 view .LVU507
 2344 002a 084A     		ldr	r2, .L212+4
 2345 002c 1369     		ldr	r3, [r2, #16]
 2346 002e 23F00403 		bic	r3, r3, #4
 2347 0032 1361     		str	r3, [r2, #16]
1202:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 2348              		.loc 1 1202 1 is_stmt 0 view .LVU508
 2349 0034 10BD     		pop	{r4, pc}
 2350              	.LVL133:
 2351              	.L210:
1178:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 2352              		.loc 1 1178 3 discriminator 1 view .LVU509
 2353 0036 40F29A41 		movw	r1, #1178
 2354 003a 0548     		ldr	r0, .L212+8
 2355              	.LVL134:
1178:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 2356              		.loc 1 1178 3 discriminator 1 view .LVU510
 2357 003c FFF7FEFF 		bl	assert_failed
 2358              	.LVL135:
 2359 0040 E4E7     		b	.L206
 2360              	.L211:
1190:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
 2361              		.loc 1 1190 5 is_stmt 1 view .LVU511
 2362              	.LBB34:
 2363              	.LBI34:
 383:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** {
 2364              		.loc 2 383 53 view .LVU512
 2365              	.LBB35:
 385:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** }
 2366              		.loc 2 385 3 view .LVU513
 2367              		.syntax unified
 2368              	@ 385 "../../../core/ST/CMSIS/Include/cmsis_gcc.h" 1
 2369 0042 30BF     		wfi
 2370              	@ 0 "" 2
 386:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 2371              		.loc 2 386 1 is_stmt 0 view .LVU514
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s 			page 75


 2372              		.thumb
 2373              		.syntax unified
 2374 0044 F1E7     		b	.L208
 2375              	.L213:
 2376 0046 00BF     		.align	2
 2377              	.L212:
 2378 0048 00700040 		.word	1073770496
 2379 004c 00ED00E0 		.word	-536810240
 2380 0050 00000000 		.word	.LC0
 2381              	.LBE35:
 2382              	.LBE34:
 2383              		.cfi_endproc
 2384              	.LFE152:
 2386              		.section	.text.HAL_PWREx_EnterSTOP1Mode,"ax",%progbits
 2387              		.align	1
 2388              		.global	HAL_PWREx_EnterSTOP1Mode
 2389              		.syntax unified
 2390              		.thumb
 2391              		.thumb_func
 2392              		.fpu fpv4-sp-d16
 2394              	HAL_PWREx_EnterSTOP1Mode:
 2395              	.LVL136:
 2396              	.LFB153:
1203:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1204:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1205:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
1206:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enter Stop 1 mode.
1207:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  In Stop 1 mode, only low power voltage regulator is ON.
1208:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  In Stop 1 mode, all I/O pins keep the same state as in Run mode.
1209:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  All clocks in the VCORE domain are stopped; the PLL, the MSI,
1210:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        the HSI and the HSE oscillators are disabled. Some peripherals with the wakeup capabilit
1211:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        (I2Cx, USARTx and LPUART) can switch on the HSI to receive a frame, and switch off the H
1212:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        after receiving the frame if it is not a wakeup frame. In this case, the HSI clock is pr
1213:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        only to the peripheral requesting it.
1214:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        SRAM1, SRAM2 and register contents are preserved.
1215:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        The BOR is available.
1216:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  When exiting Stop 1 mode by issuing an interrupt or a wakeup event,
1217:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         the HSI RC oscillator is selected as system clock if STOPWUCK bit in RCC_CFGR register
1218:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         is set; the MSI oscillator is selected if STOPWUCK is cleared.
1219:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  Due to low power mode, an additional startup delay is incurred when waking up from Stop 
1220:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @param STOPEntry  specifies if Stop mode in entered with WFI or WFE instruction.
1221:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *          This parameter can be one of the following values:
1222:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *            @arg @ref PWR_STOPENTRY_WFI  Enter Stop mode with WFI instruction
1223:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop mode with WFE instruction
1224:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
1225:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
1226:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnterSTOP1Mode(uint8_t STOPEntry)
1227:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 2397              		.loc 1 1227 1 is_stmt 1 view -0
 2398              		.cfi_startproc
 2399              		@ args = 0, pretend = 0, frame = 0
 2400              		@ frame_needed = 0, uses_anonymous_args = 0
 2401              		.loc 1 1227 1 is_stmt 0 view .LVU516
 2402 0000 10B5     		push	{r4, lr}
 2403              	.LCFI8:
 2404              		.cfi_def_cfa_offset 8
 2405              		.cfi_offset 4, -8
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s 			page 76


 2406              		.cfi_offset 14, -4
 2407 0002 0446     		mov	r4, r0
1228:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Check the parameters */
1229:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_STOP_ENTRY(STOPEntry));
 2408              		.loc 1 1229 3 is_stmt 1 view .LVU517
 2409 0004 431E     		subs	r3, r0, #1
 2410 0006 DBB2     		uxtb	r3, r3
 2411 0008 012B     		cmp	r3, #1
 2412 000a 16D8     		bhi	.L219
 2413              	.LVL137:
 2414              	.L215:
1230:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1231:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Stop 1 mode with Low-Power Regulator */
1232:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_STOP1);
 2415              		.loc 1 1232 3 view .LVU518
 2416 000c 0F4A     		ldr	r2, .L221
 2417 000e 1368     		ldr	r3, [r2]
 2418 0010 23F00703 		bic	r3, r3, #7
 2419 0014 43F00103 		orr	r3, r3, #1
 2420 0018 1360     		str	r3, [r2]
1233:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1234:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Set SLEEPDEEP bit of Cortex System Control Register */
1235:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 2421              		.loc 1 1235 3 view .LVU519
 2422 001a 0D4A     		ldr	r2, .L221+4
 2423 001c 1369     		ldr	r3, [r2, #16]
 2424 001e 43F00403 		orr	r3, r3, #4
 2425 0022 1361     		str	r3, [r2, #16]
1236:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1237:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Select Stop mode entry --------------------------------------------------*/
1238:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   if(STOPEntry == PWR_STOPENTRY_WFI)
 2426              		.loc 1 1238 3 view .LVU520
 2427              		.loc 1 1238 5 is_stmt 0 view .LVU521
 2428 0024 012C     		cmp	r4, #1
 2429 0026 0ED0     		beq	.L220
1239:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
1240:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* Request Wait For Interrupt */
1241:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __WFI();
1242:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
1243:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   else
1244:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
1245:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* Request Wait For Event */
1246:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __SEV();
 2430              		.loc 1 1246 5 is_stmt 1 view .LVU522
 2431              	.LBB36:
 2432              	.LBI36:
 404:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** {
 2433              		.loc 2 404 53 view .LVU523
 2434              	.LBB37:
 2435              		.loc 2 406 3 view .LVU524
 2436              		.syntax unified
 2437              	@ 406 "../../../core/ST/CMSIS/Include/cmsis_gcc.h" 1
 2438 0028 40BF     		sev
 2439              	@ 0 "" 2
 2440              		.thumb
 2441              		.syntax unified
 2442              	.LBE37:
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s 			page 77


 2443              	.LBE36:
1247:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __WFE();
 2444              		.loc 1 1247 5 view .LVU525
 2445              	.LBB38:
 2446              	.LBI38:
 394:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** {
 2447              		.loc 2 394 53 view .LVU526
 2448              	.LBB39:
 396:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** }
 2449              		.loc 2 396 3 view .LVU527
 2450              		.syntax unified
 2451              	@ 396 "../../../core/ST/CMSIS/Include/cmsis_gcc.h" 1
 2452 002a 20BF     		wfe
 2453              	@ 0 "" 2
 2454              		.thumb
 2455              		.syntax unified
 2456              	.LBE39:
 2457              	.LBE38:
1248:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __WFE();
 2458              		.loc 1 1248 5 view .LVU528
 2459              	.LBB40:
 2460              	.LBI40:
 394:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** {
 2461              		.loc 2 394 53 view .LVU529
 2462              	.LBB41:
 396:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** }
 2463              		.loc 2 396 3 view .LVU530
 2464              		.syntax unified
 2465              	@ 396 "../../../core/ST/CMSIS/Include/cmsis_gcc.h" 1
 2466 002c 20BF     		wfe
 2467              	@ 0 "" 2
 2468              		.thumb
 2469              		.syntax unified
 2470              	.L217:
 2471              	.LBE41:
 2472              	.LBE40:
1249:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
1250:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1251:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Reset SLEEPDEEP bit of Cortex System Control Register */
1252:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 2473              		.loc 1 1252 3 view .LVU531
 2474 002e 084A     		ldr	r2, .L221+4
 2475 0030 1369     		ldr	r3, [r2, #16]
 2476 0032 23F00403 		bic	r3, r3, #4
 2477 0036 1361     		str	r3, [r2, #16]
1253:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 2478              		.loc 1 1253 1 is_stmt 0 view .LVU532
 2479 0038 10BD     		pop	{r4, pc}
 2480              	.LVL138:
 2481              	.L219:
1229:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 2482              		.loc 1 1229 3 discriminator 1 view .LVU533
 2483 003a 40F2CD41 		movw	r1, #1229
 2484 003e 0548     		ldr	r0, .L221+8
 2485              	.LVL139:
1229:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 2486              		.loc 1 1229 3 discriminator 1 view .LVU534
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s 			page 78


 2487 0040 FFF7FEFF 		bl	assert_failed
 2488              	.LVL140:
 2489 0044 E2E7     		b	.L215
 2490              	.L220:
1241:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
 2491              		.loc 1 1241 5 is_stmt 1 view .LVU535
 2492              	.LBB42:
 2493              	.LBI42:
 383:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** {
 2494              		.loc 2 383 53 view .LVU536
 2495              	.LBB43:
 385:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** }
 2496              		.loc 2 385 3 view .LVU537
 2497              		.syntax unified
 2498              	@ 385 "../../../core/ST/CMSIS/Include/cmsis_gcc.h" 1
 2499 0046 30BF     		wfi
 2500              	@ 0 "" 2
 386:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 2501              		.loc 2 386 1 is_stmt 0 view .LVU538
 2502              		.thumb
 2503              		.syntax unified
 2504 0048 F1E7     		b	.L217
 2505              	.L222:
 2506 004a 00BF     		.align	2
 2507              	.L221:
 2508 004c 00700040 		.word	1073770496
 2509 0050 00ED00E0 		.word	-536810240
 2510 0054 00000000 		.word	.LC0
 2511              	.LBE43:
 2512              	.LBE42:
 2513              		.cfi_endproc
 2514              	.LFE153:
 2516              		.section	.text.HAL_PWREx_EnterSTOP2Mode,"ax",%progbits
 2517              		.align	1
 2518              		.global	HAL_PWREx_EnterSTOP2Mode
 2519              		.syntax unified
 2520              		.thumb
 2521              		.thumb_func
 2522              		.fpu fpv4-sp-d16
 2524              	HAL_PWREx_EnterSTOP2Mode:
 2525              	.LVL141:
 2526              	.LFB154:
1254:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1255:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1256:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
1257:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enter Stop 2 mode.
1258:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  In Stop 2 mode, only low power voltage regulator is ON.
1259:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  In Stop 2 mode, all I/O pins keep the same state as in Run mode.
1260:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  All clocks in the VCORE domain are stopped, the PLL, the MSI,
1261:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        the HSI and the HSE oscillators are disabled. Some peripherals with wakeup capability
1262:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        (LCD, LPTIM1, I2C3 and LPUART) can switch on the HSI to receive a frame, and switch off 
1263:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        receiving the frame if it is not a wakeup frame. In this case the HSI clock is propagate
1264:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        to the peripheral requesting it.
1265:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        SRAM1, SRAM2 and register contents are preserved.
1266:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        The BOR is available.
1267:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        The voltage regulator is set in low-power mode but LPR bit must be cleared to enter stop
1268:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        Otherwise, Stop 1 mode is entered.
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s 			page 79


1269:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  When exiting Stop 2 mode by issuing an interrupt or a wakeup event,
1270:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         the HSI RC oscillator is selected as system clock if STOPWUCK bit in RCC_CFGR register
1271:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         is set; the MSI oscillator is selected if STOPWUCK is cleared.
1272:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @param STOPEntry  specifies if Stop mode in entered with WFI or WFE instruction.
1273:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *          This parameter can be one of the following values:
1274:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *            @arg @ref PWR_STOPENTRY_WFI  Enter Stop mode with WFI instruction
1275:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop mode with WFE instruction
1276:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
1277:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
1278:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnterSTOP2Mode(uint8_t STOPEntry)
1279:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 2527              		.loc 1 1279 1 is_stmt 1 view -0
 2528              		.cfi_startproc
 2529              		@ args = 0, pretend = 0, frame = 0
 2530              		@ frame_needed = 0, uses_anonymous_args = 0
 2531              		.loc 1 1279 1 is_stmt 0 view .LVU540
 2532 0000 10B5     		push	{r4, lr}
 2533              	.LCFI9:
 2534              		.cfi_def_cfa_offset 8
 2535              		.cfi_offset 4, -8
 2536              		.cfi_offset 14, -4
 2537 0002 0446     		mov	r4, r0
1280:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Check the parameter */
1281:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_STOP_ENTRY(STOPEntry));
 2538              		.loc 1 1281 3 is_stmt 1 view .LVU541
 2539 0004 431E     		subs	r3, r0, #1
 2540 0006 DBB2     		uxtb	r3, r3
 2541 0008 012B     		cmp	r3, #1
 2542 000a 16D8     		bhi	.L228
 2543              	.LVL142:
 2544              	.L224:
1282:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1283:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Set Stop mode 2 */
1284:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_STOP2);
 2545              		.loc 1 1284 3 view .LVU542
 2546 000c 0F4A     		ldr	r2, .L230
 2547 000e 1368     		ldr	r3, [r2]
 2548 0010 23F00703 		bic	r3, r3, #7
 2549 0014 43F00203 		orr	r3, r3, #2
 2550 0018 1360     		str	r3, [r2]
1285:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1286:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Set SLEEPDEEP bit of Cortex System Control Register */
1287:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 2551              		.loc 1 1287 3 view .LVU543
 2552 001a 0D4A     		ldr	r2, .L230+4
 2553 001c 1369     		ldr	r3, [r2, #16]
 2554 001e 43F00403 		orr	r3, r3, #4
 2555 0022 1361     		str	r3, [r2, #16]
1288:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1289:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Select Stop mode entry --------------------------------------------------*/
1290:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   if(STOPEntry == PWR_STOPENTRY_WFI)
 2556              		.loc 1 1290 3 view .LVU544
 2557              		.loc 1 1290 5 is_stmt 0 view .LVU545
 2558 0024 012C     		cmp	r4, #1
 2559 0026 0ED0     		beq	.L229
1291:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
1292:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* Request Wait For Interrupt */
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s 			page 80


1293:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __WFI();
1294:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
1295:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   else
1296:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
1297:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* Request Wait For Event */
1298:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __SEV();
 2560              		.loc 1 1298 5 is_stmt 1 view .LVU546
 2561              	.LBB44:
 2562              	.LBI44:
 404:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** {
 2563              		.loc 2 404 53 view .LVU547
 2564              	.LBB45:
 2565              		.loc 2 406 3 view .LVU548
 2566              		.syntax unified
 2567              	@ 406 "../../../core/ST/CMSIS/Include/cmsis_gcc.h" 1
 2568 0028 40BF     		sev
 2569              	@ 0 "" 2
 2570              		.thumb
 2571              		.syntax unified
 2572              	.LBE45:
 2573              	.LBE44:
1299:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __WFE();
 2574              		.loc 1 1299 5 view .LVU549
 2575              	.LBB46:
 2576              	.LBI46:
 394:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** {
 2577              		.loc 2 394 53 view .LVU550
 2578              	.LBB47:
 396:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** }
 2579              		.loc 2 396 3 view .LVU551
 2580              		.syntax unified
 2581              	@ 396 "../../../core/ST/CMSIS/Include/cmsis_gcc.h" 1
 2582 002a 20BF     		wfe
 2583              	@ 0 "" 2
 2584              		.thumb
 2585              		.syntax unified
 2586              	.LBE47:
 2587              	.LBE46:
1300:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __WFE();
 2588              		.loc 1 1300 5 view .LVU552
 2589              	.LBB48:
 2590              	.LBI48:
 394:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** {
 2591              		.loc 2 394 53 view .LVU553
 2592              	.LBB49:
 396:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** }
 2593              		.loc 2 396 3 view .LVU554
 2594              		.syntax unified
 2595              	@ 396 "../../../core/ST/CMSIS/Include/cmsis_gcc.h" 1
 2596 002c 20BF     		wfe
 2597              	@ 0 "" 2
 2598              		.thumb
 2599              		.syntax unified
 2600              	.L226:
 2601              	.LBE49:
 2602              	.LBE48:
1301:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s 			page 81


1302:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1303:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Reset SLEEPDEEP bit of Cortex System Control Register */
1304:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 2603              		.loc 1 1304 3 view .LVU555
 2604 002e 084A     		ldr	r2, .L230+4
 2605 0030 1369     		ldr	r3, [r2, #16]
 2606 0032 23F00403 		bic	r3, r3, #4
 2607 0036 1361     		str	r3, [r2, #16]
1305:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 2608              		.loc 1 1305 1 is_stmt 0 view .LVU556
 2609 0038 10BD     		pop	{r4, pc}
 2610              	.LVL143:
 2611              	.L228:
1281:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 2612              		.loc 1 1281 3 discriminator 1 view .LVU557
 2613 003a 40F20151 		movw	r1, #1281
 2614 003e 0548     		ldr	r0, .L230+8
 2615              	.LVL144:
1281:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 2616              		.loc 1 1281 3 discriminator 1 view .LVU558
 2617 0040 FFF7FEFF 		bl	assert_failed
 2618              	.LVL145:
 2619 0044 E2E7     		b	.L224
 2620              	.L229:
1293:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
 2621              		.loc 1 1293 5 is_stmt 1 view .LVU559
 2622              	.LBB50:
 2623              	.LBI50:
 383:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** {
 2624              		.loc 2 383 53 view .LVU560
 2625              	.LBB51:
 385:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** }
 2626              		.loc 2 385 3 view .LVU561
 2627              		.syntax unified
 2628              	@ 385 "../../../core/ST/CMSIS/Include/cmsis_gcc.h" 1
 2629 0046 30BF     		wfi
 2630              	@ 0 "" 2
 386:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** 
 2631              		.loc 2 386 1 is_stmt 0 view .LVU562
 2632              		.thumb
 2633              		.syntax unified
 2634 0048 F1E7     		b	.L226
 2635              	.L231:
 2636 004a 00BF     		.align	2
 2637              	.L230:
 2638 004c 00700040 		.word	1073770496
 2639 0050 00ED00E0 		.word	-536810240
 2640 0054 00000000 		.word	.LC0
 2641              	.LBE51:
 2642              	.LBE50:
 2643              		.cfi_endproc
 2644              	.LFE154:
 2646              		.section	.text.HAL_PWREx_EnterSHUTDOWNMode,"ax",%progbits
 2647              		.align	1
 2648              		.global	HAL_PWREx_EnterSHUTDOWNMode
 2649              		.syntax unified
 2650              		.thumb
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s 			page 82


 2651              		.thumb_func
 2652              		.fpu fpv4-sp-d16
 2654              	HAL_PWREx_EnterSHUTDOWNMode:
 2655              	.LFB155:
1306:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1307:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1308:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1309:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1310:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1311:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
1312:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enter Shutdown mode.
1313:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  In Shutdown mode, the PLL, the HSI, the MSI, the LSI and the HSE oscillators are switche
1314:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        off. The voltage regulator is disabled and Vcore domain is powered off.
1315:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        SRAM1, SRAM2 and registers contents are lost except for registers in the Backup domain.
1316:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        The BOR is not available.
1317:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  The I/Os can be configured either with a pull-up or pull-down or can be kept in analog s
1318:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
1319:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
1320:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnterSHUTDOWNMode(void)
1321:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 2656              		.loc 1 1321 1 is_stmt 1 view -0
 2657              		.cfi_startproc
 2658              		@ args = 0, pretend = 0, frame = 0
 2659              		@ frame_needed = 0, uses_anonymous_args = 0
 2660              		@ link register save eliminated.
1322:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1323:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Set Shutdown mode */
1324:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_SHUTDOWN);
 2661              		.loc 1 1324 3 view .LVU564
 2662 0000 064A     		ldr	r2, .L233
 2663 0002 1368     		ldr	r3, [r2]
 2664 0004 23F00703 		bic	r3, r3, #7
 2665 0008 43F00403 		orr	r3, r3, #4
 2666 000c 1360     		str	r3, [r2]
1325:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1326:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Set SLEEPDEEP bit of Cortex System Control Register */
1327:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 2667              		.loc 1 1327 3 view .LVU565
 2668 000e 044A     		ldr	r2, .L233+4
 2669 0010 1369     		ldr	r3, [r2, #16]
 2670 0012 43F00403 		orr	r3, r3, #4
 2671 0016 1361     		str	r3, [r2, #16]
1328:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1329:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /* This option is used to ensure that store operations are completed */
1330:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined ( __CC_ARM)
1331:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   __force_stores();
1332:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
1333:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Request Wait For Interrupt */
1334:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   __WFI();
 2672              		.loc 1 1334 3 view .LVU566
 2673              	.LBB52:
 2674              	.LBI52:
 383:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** {
 2675              		.loc 2 383 53 view .LVU567
 2676              	.LBB53:
 385:../../../core/ST/CMSIS/Include/cmsis_gcc.h **** }
 2677              		.loc 2 385 3 view .LVU568
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s 			page 83


 2678              		.syntax unified
 2679              	@ 385 "../../../core/ST/CMSIS/Include/cmsis_gcc.h" 1
 2680 0018 30BF     		wfi
 2681              	@ 0 "" 2
 2682              		.thumb
 2683              		.syntax unified
 2684              	.LBE53:
 2685              	.LBE52:
1335:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 2686              		.loc 1 1335 1 is_stmt 0 view .LVU569
 2687 001a 7047     		bx	lr
 2688              	.L234:
 2689              		.align	2
 2690              	.L233:
 2691 001c 00700040 		.word	1073770496
 2692 0020 00ED00E0 		.word	-536810240
 2693              		.cfi_endproc
 2694              	.LFE155:
 2696              		.section	.text.HAL_PWREx_PVM1Callback,"ax",%progbits
 2697              		.align	1
 2698              		.weak	HAL_PWREx_PVM1Callback
 2699              		.syntax unified
 2700              		.thumb
 2701              		.thumb_func
 2702              		.fpu fpv4-sp-d16
 2704              	HAL_PWREx_PVM1Callback:
 2705              	.LFB157:
1336:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1337:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1338:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1339:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1340:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
1341:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief This function handles the PWR PVD/PVMx interrupt request.
1342:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note This API should be called under the PVD_PVM_IRQHandler().
1343:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
1344:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
1345:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_PVD_PVM_IRQHandler(void)
1346:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
1347:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Check PWR exti flag */
1348:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   if(__HAL_PWR_PVD_EXTI_GET_FLAG() != 0x0U)
1349:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
1350:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* PWR PVD interrupt user callback */
1351:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     HAL_PWR_PVDCallback();
1352:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1353:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* Clear PVD exti pending bit */
1354:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __HAL_PWR_PVD_EXTI_CLEAR_FLAG();
1355:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
1356:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Next, successively check PVMx exti flags */
1357:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR2_PVME1)
1358:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   if(__HAL_PWR_PVM1_EXTI_GET_FLAG() != 0x0U)
1359:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
1360:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* PWR PVM1 interrupt user callback */
1361:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     HAL_PWREx_PVM1Callback();
1362:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1363:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* Clear PVM1 exti pending bit */
1364:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __HAL_PWR_PVM1_EXTI_CLEAR_FLAG();
1365:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s 			page 84


1366:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR2_PVME1 */
1367:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR2_PVME2)
1368:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   if(__HAL_PWR_PVM2_EXTI_GET_FLAG() != 0x0U)
1369:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
1370:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* PWR PVM2 interrupt user callback */
1371:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     HAL_PWREx_PVM2Callback();
1372:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1373:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* Clear PVM2 exti pending bit */
1374:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __HAL_PWR_PVM2_EXTI_CLEAR_FLAG();
1375:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
1376:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR2_PVME2 */
1377:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   if(__HAL_PWR_PVM3_EXTI_GET_FLAG() != 0x0U)
1378:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
1379:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* PWR PVM3 interrupt user callback */
1380:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     HAL_PWREx_PVM3Callback();
1381:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1382:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* Clear PVM3 exti pending bit */
1383:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __HAL_PWR_PVM3_EXTI_CLEAR_FLAG();
1384:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
1385:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   if(__HAL_PWR_PVM4_EXTI_GET_FLAG() != 0x0U)
1386:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
1387:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* PWR PVM4 interrupt user callback */
1388:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     HAL_PWREx_PVM4Callback();
1389:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1390:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* Clear PVM4 exti pending bit */
1391:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __HAL_PWR_PVM4_EXTI_CLEAR_FLAG();
1392:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
1393:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
1394:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1395:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1396:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR2_PVME1)
1397:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
1398:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief PWR PVM1 interrupt callback
1399:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
1400:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
1401:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** __weak void HAL_PWREx_PVM1Callback(void)
1402:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 2706              		.loc 1 1402 1 is_stmt 1 view -0
 2707              		.cfi_startproc
 2708              		@ args = 0, pretend = 0, frame = 0
 2709              		@ frame_needed = 0, uses_anonymous_args = 0
 2710              		@ link register save eliminated.
1403:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* NOTE : This function should not be modified; when the callback is needed,
1404:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****             HAL_PWREx_PVM1Callback() API can be implemented in the user file
1405:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****    */
1406:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 2711              		.loc 1 1406 1 view .LVU571
 2712 0000 7047     		bx	lr
 2713              		.cfi_endproc
 2714              	.LFE157:
 2716              		.section	.text.HAL_PWREx_PVM2Callback,"ax",%progbits
 2717              		.align	1
 2718              		.weak	HAL_PWREx_PVM2Callback
 2719              		.syntax unified
 2720              		.thumb
 2721              		.thumb_func
 2722              		.fpu fpv4-sp-d16
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s 			page 85


 2724              	HAL_PWREx_PVM2Callback:
 2725              	.LFB158:
1407:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR2_PVME1 */
1408:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1409:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR2_PVME2)
1410:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
1411:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief PWR PVM2 interrupt callback
1412:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
1413:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
1414:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** __weak void HAL_PWREx_PVM2Callback(void)
1415:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 2726              		.loc 1 1415 1 view -0
 2727              		.cfi_startproc
 2728              		@ args = 0, pretend = 0, frame = 0
 2729              		@ frame_needed = 0, uses_anonymous_args = 0
 2730              		@ link register save eliminated.
1416:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* NOTE : This function should not be modified; when the callback is needed,
1417:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****             HAL_PWREx_PVM2Callback() API can be implemented in the user file
1418:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****    */
1419:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 2731              		.loc 1 1419 1 view .LVU573
 2732 0000 7047     		bx	lr
 2733              		.cfi_endproc
 2734              	.LFE158:
 2736              		.section	.text.HAL_PWREx_PVM3Callback,"ax",%progbits
 2737              		.align	1
 2738              		.weak	HAL_PWREx_PVM3Callback
 2739              		.syntax unified
 2740              		.thumb
 2741              		.thumb_func
 2742              		.fpu fpv4-sp-d16
 2744              	HAL_PWREx_PVM3Callback:
 2745              	.LFB159:
1420:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR2_PVME2 */
1421:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1422:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
1423:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief PWR PVM3 interrupt callback
1424:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
1425:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
1426:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** __weak void HAL_PWREx_PVM3Callback(void)
1427:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 2746              		.loc 1 1427 1 view -0
 2747              		.cfi_startproc
 2748              		@ args = 0, pretend = 0, frame = 0
 2749              		@ frame_needed = 0, uses_anonymous_args = 0
 2750              		@ link register save eliminated.
1428:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* NOTE : This function should not be modified; when the callback is needed,
1429:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****             HAL_PWREx_PVM3Callback() API can be implemented in the user file
1430:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****    */
1431:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 2751              		.loc 1 1431 1 view .LVU575
 2752 0000 7047     		bx	lr
 2753              		.cfi_endproc
 2754              	.LFE159:
 2756              		.section	.text.HAL_PWREx_PVM4Callback,"ax",%progbits
 2757              		.align	1
 2758              		.weak	HAL_PWREx_PVM4Callback
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s 			page 86


 2759              		.syntax unified
 2760              		.thumb
 2761              		.thumb_func
 2762              		.fpu fpv4-sp-d16
 2764              	HAL_PWREx_PVM4Callback:
 2765              	.LFB160:
1432:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1433:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
1434:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief PWR PVM4 interrupt callback
1435:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
1436:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
1437:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** __weak void HAL_PWREx_PVM4Callback(void)
1438:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 2766              		.loc 1 1438 1 view -0
 2767              		.cfi_startproc
 2768              		@ args = 0, pretend = 0, frame = 0
 2769              		@ frame_needed = 0, uses_anonymous_args = 0
 2770              		@ link register save eliminated.
1439:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* NOTE : This function should not be modified; when the callback is needed,
1440:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****             HAL_PWREx_PVM4Callback() API can be implemented in the user file
1441:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****    */
1442:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 2771              		.loc 1 1442 1 view .LVU577
 2772 0000 7047     		bx	lr
 2773              		.cfi_endproc
 2774              	.LFE160:
 2776              		.section	.text.HAL_PWREx_PVD_PVM_IRQHandler,"ax",%progbits
 2777              		.align	1
 2778              		.global	HAL_PWREx_PVD_PVM_IRQHandler
 2779              		.syntax unified
 2780              		.thumb
 2781              		.thumb_func
 2782              		.fpu fpv4-sp-d16
 2784              	HAL_PWREx_PVD_PVM_IRQHandler:
 2785              	.LFB156:
1346:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Check PWR exti flag */
 2786              		.loc 1 1346 1 view -0
 2787              		.cfi_startproc
 2788              		@ args = 0, pretend = 0, frame = 0
 2789              		@ frame_needed = 0, uses_anonymous_args = 0
 2790 0000 08B5     		push	{r3, lr}
 2791              	.LCFI10:
 2792              		.cfi_def_cfa_offset 8
 2793              		.cfi_offset 3, -8
 2794              		.cfi_offset 14, -4
1348:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
 2795              		.loc 1 1348 3 view .LVU579
1348:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
 2796              		.loc 1 1348 6 is_stmt 0 view .LVU580
 2797 0002 1C4B     		ldr	r3, .L251
 2798 0004 5B69     		ldr	r3, [r3, #20]
1348:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
 2799              		.loc 1 1348 5 view .LVU581
 2800 0006 13F4803F 		tst	r3, #65536
 2801 000a 14D1     		bne	.L246
 2802              	.L240:
1358:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s 			page 87


 2803              		.loc 1 1358 3 is_stmt 1 view .LVU582
1358:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
 2804              		.loc 1 1358 6 is_stmt 0 view .LVU583
 2805 000c 194B     		ldr	r3, .L251
 2806 000e 5B6B     		ldr	r3, [r3, #52]
1358:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
 2807              		.loc 1 1358 5 view .LVU584
 2808 0010 13F0080F 		tst	r3, #8
 2809 0014 16D1     		bne	.L247
 2810              	.L241:
1368:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
 2811              		.loc 1 1368 3 is_stmt 1 view .LVU585
1368:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
 2812              		.loc 1 1368 6 is_stmt 0 view .LVU586
 2813 0016 174B     		ldr	r3, .L251
 2814 0018 5B6B     		ldr	r3, [r3, #52]
1368:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
 2815              		.loc 1 1368 5 view .LVU587
 2816 001a 13F0100F 		tst	r3, #16
 2817 001e 17D1     		bne	.L248
 2818              	.L242:
1377:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
 2819              		.loc 1 1377 3 is_stmt 1 view .LVU588
1377:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
 2820              		.loc 1 1377 6 is_stmt 0 view .LVU589
 2821 0020 144B     		ldr	r3, .L251
 2822 0022 5B6B     		ldr	r3, [r3, #52]
1377:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
 2823              		.loc 1 1377 5 view .LVU590
 2824 0024 13F0200F 		tst	r3, #32
 2825 0028 18D1     		bne	.L249
 2826              	.L243:
1385:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
 2827              		.loc 1 1385 3 is_stmt 1 view .LVU591
1385:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
 2828              		.loc 1 1385 6 is_stmt 0 view .LVU592
 2829 002a 124B     		ldr	r3, .L251
 2830 002c 5B6B     		ldr	r3, [r3, #52]
1385:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
 2831              		.loc 1 1385 5 view .LVU593
 2832 002e 13F0400F 		tst	r3, #64
 2833 0032 19D1     		bne	.L250
 2834              	.L239:
1393:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 2835              		.loc 1 1393 1 view .LVU594
 2836 0034 08BD     		pop	{r3, pc}
 2837              	.L246:
1351:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 2838              		.loc 1 1351 5 is_stmt 1 view .LVU595
 2839 0036 FFF7FEFF 		bl	HAL_PWR_PVDCallback
 2840              	.LVL146:
1354:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
 2841              		.loc 1 1354 5 view .LVU596
 2842 003a 0E4B     		ldr	r3, .L251
 2843 003c 4FF48032 		mov	r2, #65536
 2844 0040 5A61     		str	r2, [r3, #20]
 2845 0042 E3E7     		b	.L240
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s 			page 88


 2846              	.L247:
1361:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 2847              		.loc 1 1361 5 view .LVU597
 2848 0044 FFF7FEFF 		bl	HAL_PWREx_PVM1Callback
 2849              	.LVL147:
1364:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
 2850              		.loc 1 1364 5 view .LVU598
 2851 0048 0A4B     		ldr	r3, .L251
 2852 004a 0822     		movs	r2, #8
 2853 004c 5A63     		str	r2, [r3, #52]
 2854 004e E2E7     		b	.L241
 2855              	.L248:
1371:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 2856              		.loc 1 1371 5 view .LVU599
 2857 0050 FFF7FEFF 		bl	HAL_PWREx_PVM2Callback
 2858              	.LVL148:
1374:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
 2859              		.loc 1 1374 5 view .LVU600
 2860 0054 074B     		ldr	r3, .L251
 2861 0056 1022     		movs	r2, #16
 2862 0058 5A63     		str	r2, [r3, #52]
 2863 005a E1E7     		b	.L242
 2864              	.L249:
1380:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 2865              		.loc 1 1380 5 view .LVU601
 2866 005c FFF7FEFF 		bl	HAL_PWREx_PVM3Callback
 2867              	.LVL149:
1383:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
 2868              		.loc 1 1383 5 view .LVU602
 2869 0060 044B     		ldr	r3, .L251
 2870 0062 2022     		movs	r2, #32
 2871 0064 5A63     		str	r2, [r3, #52]
 2872 0066 E0E7     		b	.L243
 2873              	.L250:
1388:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 2874              		.loc 1 1388 5 view .LVU603
 2875 0068 FFF7FEFF 		bl	HAL_PWREx_PVM4Callback
 2876              	.LVL150:
1391:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
 2877              		.loc 1 1391 5 view .LVU604
 2878 006c 014B     		ldr	r3, .L251
 2879 006e 4022     		movs	r2, #64
 2880 0070 5A63     		str	r2, [r3, #52]
1393:../../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 2881              		.loc 1 1393 1 is_stmt 0 view .LVU605
 2882 0072 DFE7     		b	.L239
 2883              	.L252:
 2884              		.align	2
 2885              	.L251:
 2886 0074 00040140 		.word	1073808384
 2887              		.cfi_endproc
 2888              	.LFE156:
 2890              		.text
 2891              	.Letext0:
 2892              		.file 3 "c:\\program files (x86)\\gnu tools arm embedded\\9 2019-q4-major\\arm-none-eabi\\include\
 2893              		.file 4 "c:\\program files (x86)\\gnu tools arm embedded\\9 2019-q4-major\\arm-none-eabi\\include\
 2894              		.file 5 "../../../core/ST/CMSIS/Include/core_cm4.h"
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s 			page 89


 2895              		.file 6 "../../../core/ST/CMSIS/Device/ST/STM32L4xx/Include/system_stm32l4xx.h"
 2896              		.file 7 "../../../core/ST/CMSIS/Device/ST/STM32L4xx/Include/stm32l496xx.h"
 2897              		.file 8 "../../../core/ST/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 2898              		.file 9 "../../../core/ST/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr_ex.h"
 2899              		.file 10 "../../../core/ST/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal.h"
 2900              		.file 11 "../../../core/ST/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr.h"
 2901              		.file 12 "../../../core/platform/octa/inc/stm32l4xx_hal_conf.h"
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s 			page 90


DEFINED SYMBOLS
                            *ABS*:00000000 stm32l4xx_hal_pwr_ex.c
C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s:18     .text.HAL_PWREx_GetVoltageRange:00000000 $t
C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s:26     .text.HAL_PWREx_GetVoltageRange:00000000 HAL_PWREx_GetVoltageRange
C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s:44     .text.HAL_PWREx_GetVoltageRange:0000000c $d
C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s:49     .rodata.HAL_PWREx_ControlVoltageScaling.str1.4:00000000 $d
C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s:54     .text.HAL_PWREx_ControlVoltageScaling:00000000 $t
C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s:61     .text.HAL_PWREx_ControlVoltageScaling:00000000 HAL_PWREx_ControlVoltageScaling
C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s:192    .text.HAL_PWREx_ControlVoltageScaling:0000009c $d
C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s:200    .text.HAL_PWREx_EnableBatteryCharging:00000000 $t
C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s:207    .text.HAL_PWREx_EnableBatteryCharging:00000000 HAL_PWREx_EnableBatteryCharging
C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s:253    .text.HAL_PWREx_EnableBatteryCharging:00000030 $d
C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s:259    .text.HAL_PWREx_DisableBatteryCharging:00000000 $t
C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s:266    .text.HAL_PWREx_DisableBatteryCharging:00000000 HAL_PWREx_DisableBatteryCharging
C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s:283    .text.HAL_PWREx_DisableBatteryCharging:0000000c $d
C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s:288    .text.HAL_PWREx_EnableVddUSB:00000000 $t
C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s:295    .text.HAL_PWREx_EnableVddUSB:00000000 HAL_PWREx_EnableVddUSB
C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s:312    .text.HAL_PWREx_EnableVddUSB:0000000c $d
C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s:317    .text.HAL_PWREx_DisableVddUSB:00000000 $t
C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s:324    .text.HAL_PWREx_DisableVddUSB:00000000 HAL_PWREx_DisableVddUSB
C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s:341    .text.HAL_PWREx_DisableVddUSB:0000000c $d
C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s:346    .text.HAL_PWREx_EnableVddIO2:00000000 $t
C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s:353    .text.HAL_PWREx_EnableVddIO2:00000000 HAL_PWREx_EnableVddIO2
C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s:370    .text.HAL_PWREx_EnableVddIO2:0000000c $d
C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s:375    .text.HAL_PWREx_DisableVddIO2:00000000 $t
C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s:382    .text.HAL_PWREx_DisableVddIO2:00000000 HAL_PWREx_DisableVddIO2
C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s:399    .text.HAL_PWREx_DisableVddIO2:0000000c $d
C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s:404    .text.HAL_PWREx_EnableInternalWakeUpLine:00000000 $t
C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s:411    .text.HAL_PWREx_EnableInternalWakeUpLine:00000000 HAL_PWREx_EnableInternalWakeUpLine
C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s:428    .text.HAL_PWREx_EnableInternalWakeUpLine:0000000c $d
C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s:433    .text.HAL_PWREx_DisableInternalWakeUpLine:00000000 $t
C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s:440    .text.HAL_PWREx_DisableInternalWakeUpLine:00000000 HAL_PWREx_DisableInternalWakeUpLine
C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s:457    .text.HAL_PWREx_DisableInternalWakeUpLine:0000000c $d
C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s:462    .text.HAL_PWREx_EnableGPIOPullUp:00000000 $t
C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s:469    .text.HAL_PWREx_EnableGPIOPullUp:00000000 HAL_PWREx_EnableGPIOPullUp
C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s:502    .text.HAL_PWREx_EnableGPIOPullUp:00000016 $d
C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s:710    .text.HAL_PWREx_EnableGPIOPullUp:00000108 $d
C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s:716    .text.HAL_PWREx_DisableGPIOPullUp:00000000 $t
C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s:723    .text.HAL_PWREx_DisableGPIOPullUp:00000000 HAL_PWREx_DisableGPIOPullUp
C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s:756    .text.HAL_PWREx_DisableGPIOPullUp:00000016 $d
C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s:920    .text.HAL_PWREx_DisableGPIOPullUp:000000c4 $d
C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s:926    .text.HAL_PWREx_EnableGPIOPullDown:00000000 $t
C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s:933    .text.HAL_PWREx_EnableGPIOPullDown:00000000 HAL_PWREx_EnableGPIOPullDown
C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s:966    .text.HAL_PWREx_EnableGPIOPullDown:00000016 $d
C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s:1174   .text.HAL_PWREx_EnableGPIOPullDown:00000108 $d
C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s:1180   .text.HAL_PWREx_DisableGPIOPullDown:00000000 $t
C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s:1187   .text.HAL_PWREx_DisableGPIOPullDown:00000000 HAL_PWREx_DisableGPIOPullDown
C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s:1220   .text.HAL_PWREx_DisableGPIOPullDown:00000016 $d
C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s:1391   .text.HAL_PWREx_DisableGPIOPullDown:000000d0 $d
C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s:1397   .text.HAL_PWREx_EnablePullUpPullDownConfig:00000000 $t
C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s:1404   .text.HAL_PWREx_EnablePullUpPullDownConfig:00000000 HAL_PWREx_EnablePullUpPullDownConfig
C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s:1421   .text.HAL_PWREx_EnablePullUpPullDownConfig:0000000c $d
C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s:1426   .text.HAL_PWREx_DisablePullUpPullDownConfig:00000000 $t
C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s:1433   .text.HAL_PWREx_DisablePullUpPullDownConfig:00000000 HAL_PWREx_DisablePullUpPullDownConfig
C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s:1450   .text.HAL_PWREx_DisablePullUpPullDownConfig:0000000c $d
C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s:1455   .text.HAL_PWREx_EnableSRAM2ContentRetention:00000000 $t
C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s:1462   .text.HAL_PWREx_EnableSRAM2ContentRetention:00000000 HAL_PWREx_EnableSRAM2ContentRetention
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s 			page 91


C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s:1479   .text.HAL_PWREx_EnableSRAM2ContentRetention:0000000c $d
C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s:1484   .text.HAL_PWREx_DisableSRAM2ContentRetention:00000000 $t
C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s:1491   .text.HAL_PWREx_DisableSRAM2ContentRetention:00000000 HAL_PWREx_DisableSRAM2ContentRetention
C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s:1508   .text.HAL_PWREx_DisableSRAM2ContentRetention:0000000c $d
C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s:1513   .text.HAL_PWREx_EnablePVM1:00000000 $t
C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s:1520   .text.HAL_PWREx_EnablePVM1:00000000 HAL_PWREx_EnablePVM1
C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s:1537   .text.HAL_PWREx_EnablePVM1:0000000c $d
C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s:1542   .text.HAL_PWREx_DisablePVM1:00000000 $t
C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s:1549   .text.HAL_PWREx_DisablePVM1:00000000 HAL_PWREx_DisablePVM1
C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s:1566   .text.HAL_PWREx_DisablePVM1:0000000c $d
C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s:1571   .text.HAL_PWREx_EnablePVM2:00000000 $t
C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s:1578   .text.HAL_PWREx_EnablePVM2:00000000 HAL_PWREx_EnablePVM2
C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s:1595   .text.HAL_PWREx_EnablePVM2:0000000c $d
C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s:1600   .text.HAL_PWREx_DisablePVM2:00000000 $t
C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s:1607   .text.HAL_PWREx_DisablePVM2:00000000 HAL_PWREx_DisablePVM2
C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s:1624   .text.HAL_PWREx_DisablePVM2:0000000c $d
C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s:1629   .text.HAL_PWREx_EnablePVM3:00000000 $t
C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s:1636   .text.HAL_PWREx_EnablePVM3:00000000 HAL_PWREx_EnablePVM3
C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s:1653   .text.HAL_PWREx_EnablePVM3:0000000c $d
C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s:1658   .text.HAL_PWREx_DisablePVM3:00000000 $t
C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s:1665   .text.HAL_PWREx_DisablePVM3:00000000 HAL_PWREx_DisablePVM3
C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s:1682   .text.HAL_PWREx_DisablePVM3:0000000c $d
C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s:1687   .text.HAL_PWREx_EnablePVM4:00000000 $t
C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s:1694   .text.HAL_PWREx_EnablePVM4:00000000 HAL_PWREx_EnablePVM4
C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s:1711   .text.HAL_PWREx_EnablePVM4:0000000c $d
C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s:1716   .text.HAL_PWREx_DisablePVM4:00000000 $t
C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s:1723   .text.HAL_PWREx_DisablePVM4:00000000 HAL_PWREx_DisablePVM4
C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s:1740   .text.HAL_PWREx_DisablePVM4:0000000c $d
C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s:1745   .text.HAL_PWREx_ConfigPVM:00000000 $t
C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s:1752   .text.HAL_PWREx_ConfigPVM:00000000 HAL_PWREx_ConfigPVM
C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s:2142   .text.HAL_PWREx_ConfigPVM:00000240 $d
C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s:2150   .text.HAL_PWREx_EnableLowPowerRunMode:00000000 $t
C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s:2157   .text.HAL_PWREx_EnableLowPowerRunMode:00000000 HAL_PWREx_EnableLowPowerRunMode
C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s:2174   .text.HAL_PWREx_EnableLowPowerRunMode:0000000c $d
C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s:2179   .text.HAL_PWREx_DisableLowPowerRunMode:00000000 $t
C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s:2186   .text.HAL_PWREx_DisableLowPowerRunMode:00000000 HAL_PWREx_DisableLowPowerRunMode
C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s:2250   .text.HAL_PWREx_DisableLowPowerRunMode:00000040 $d
C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s:2257   .text.HAL_PWREx_EnterSTOP0Mode:00000000 $t
C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s:2264   .text.HAL_PWREx_EnterSTOP0Mode:00000000 HAL_PWREx_EnterSTOP0Mode
C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s:2378   .text.HAL_PWREx_EnterSTOP0Mode:00000048 $d
C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s:2387   .text.HAL_PWREx_EnterSTOP1Mode:00000000 $t
C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s:2394   .text.HAL_PWREx_EnterSTOP1Mode:00000000 HAL_PWREx_EnterSTOP1Mode
C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s:2508   .text.HAL_PWREx_EnterSTOP1Mode:0000004c $d
C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s:2517   .text.HAL_PWREx_EnterSTOP2Mode:00000000 $t
C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s:2524   .text.HAL_PWREx_EnterSTOP2Mode:00000000 HAL_PWREx_EnterSTOP2Mode
C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s:2638   .text.HAL_PWREx_EnterSTOP2Mode:0000004c $d
C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s:2647   .text.HAL_PWREx_EnterSHUTDOWNMode:00000000 $t
C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s:2654   .text.HAL_PWREx_EnterSHUTDOWNMode:00000000 HAL_PWREx_EnterSHUTDOWNMode
C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s:2691   .text.HAL_PWREx_EnterSHUTDOWNMode:0000001c $d
C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s:2697   .text.HAL_PWREx_PVM1Callback:00000000 $t
C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s:2704   .text.HAL_PWREx_PVM1Callback:00000000 HAL_PWREx_PVM1Callback
C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s:2717   .text.HAL_PWREx_PVM2Callback:00000000 $t
C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s:2724   .text.HAL_PWREx_PVM2Callback:00000000 HAL_PWREx_PVM2Callback
C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s:2737   .text.HAL_PWREx_PVM3Callback:00000000 $t
C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s:2744   .text.HAL_PWREx_PVM3Callback:00000000 HAL_PWREx_PVM3Callback
C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s:2757   .text.HAL_PWREx_PVM4Callback:00000000 $t
C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s:2764   .text.HAL_PWREx_PVM4Callback:00000000 HAL_PWREx_PVM4Callback
ARM GAS  C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s 			page 92


C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s:2777   .text.HAL_PWREx_PVD_PVM_IRQHandler:00000000 $t
C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s:2784   .text.HAL_PWREx_PVD_PVM_IRQHandler:00000000 HAL_PWREx_PVD_PVM_IRQHandler
C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s:2886   .text.HAL_PWREx_PVD_PVM_IRQHandler:00000074 $d
C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s:512    .text.HAL_PWREx_EnableGPIOPullUp:0000001f $d
C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s:512    .text.HAL_PWREx_EnableGPIOPullUp:00000020 $t
C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s:766    .text.HAL_PWREx_DisableGPIOPullUp:0000001f $d
C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s:766    .text.HAL_PWREx_DisableGPIOPullUp:00000020 $t
C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s:976    .text.HAL_PWREx_EnableGPIOPullDown:0000001f $d
C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s:976    .text.HAL_PWREx_EnableGPIOPullDown:00000020 $t
C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s:1230   .text.HAL_PWREx_DisableGPIOPullDown:0000001f $d
C:\Users\tijsv\AppData\Local\Temp\ccFIXAUc.s:1230   .text.HAL_PWREx_DisableGPIOPullDown:00000020 $t

UNDEFINED SYMBOLS
assert_failed
SystemCoreClock
HAL_PWR_PVDCallback
