#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Wed May 15 10:38:36 2024
# Process ID: 15192
# Current directory: C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21160 C:\Users\Simon\Documents\VIVADO_projects\Alinx_GA\ps_uart.xpr
# Log file: C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/vivado.log
# Journal file: C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA\vivado.jou
# Running On: DESKTOP-4RDNORI, OS: Windows, CPU Frequency: 3418 MHz, CPU Physical cores: 20, Host memory: 34115 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/Users/Simon/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-19736-DESKTOP-4RDNORI/PrjAr/_X_' since last save.
INFO: [filemgmt 56-1] Board Part Repository Path: Directory not found as 'C:/Users/2023.1/xhub/board_store/xilinx_board_store'; using path 'C:/Users/Simon/AppData/Roaming/Xilinx/Vivado/2023.1/xhub/board_store/xilinx_board_store' instead.
Scanning sources...
Finished scanning sources
INFO: [Project 1-1877] Auto incremental dir location 'C:/../../../Documents/VIVADO_projects/ps_uart/ps_uart.srcs/utils_1/imports/design_1_processing_system7_0_0_synth_1' of run 'design_1_processing_system7_0_0_synth_1' is not writable, setting it to default location 'C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/utils_1/imports/design_1_processing_system7_0_0_synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../../../Documents/VIVADO_projects/ps_uart/ps_uart.srcs/utils_1/imports/design_1_processing_system7_0_0_synth_1' of run 'design_1_processing_system7_0_0_synth_1' is not writable, setting it to default location 'C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/utils_1/imports/design_1_processing_system7_0_0_synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../../../Documents/VIVADO_projects/ps_uart/ps_uart.srcs/utils_1/imports/design_1_xbar_0_synth_1' of run 'design_1_xbar_0_synth_1' is not writable, setting it to default location 'C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/utils_1/imports/design_1_xbar_0_synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../../../Documents/VIVADO_projects/ps_uart/ps_uart.srcs/utils_1/imports/design_1_xbar_0_synth_1' of run 'design_1_xbar_0_synth_1' is not writable, setting it to default location 'C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/utils_1/imports/design_1_xbar_0_synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../../../Documents/VIVADO_projects/ps_uart/ps_uart.srcs/utils_1/imports/design_1_auto_pc_1_synth_1' of run 'design_1_auto_pc_1_synth_1' is not writable, setting it to default location 'C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/utils_1/imports/design_1_auto_pc_1_synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../../../Documents/VIVADO_projects/ps_uart/ps_uart.srcs/utils_1/imports/design_1_auto_pc_1_synth_1' of run 'design_1_auto_pc_1_synth_1' is not writable, setting it to default location 'C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/utils_1/imports/design_1_auto_pc_1_synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../../../Documents/VIVADO_projects/ps_uart/ps_uart.srcs/utils_1/imports/design_1_auto_pc_0_synth_1' of run 'design_1_auto_pc_0_synth_1' is not writable, setting it to default location 'C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/utils_1/imports/design_1_auto_pc_0_synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../../../Documents/VIVADO_projects/ps_uart/ps_uart.srcs/utils_1/imports/design_1_auto_pc_0_synth_1' of run 'design_1_auto_pc_0_synth_1' is not writable, setting it to default location 'C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/utils_1/imports/design_1_auto_pc_0_synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../../../Documents/VIVADO_projects/ps_uart/ps_uart.srcs/utils_1/imports/design_1_axi_gpio_0_0_synth_1' of run 'design_1_axi_gpio_0_0_synth_1' is not writable, setting it to default location 'C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/utils_1/imports/design_1_axi_gpio_0_0_synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../../../Documents/VIVADO_projects/ps_uart/ps_uart.srcs/utils_1/imports/design_1_axi_gpio_0_0_synth_1' of run 'design_1_axi_gpio_0_0_synth_1' is not writable, setting it to default location 'C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/utils_1/imports/design_1_axi_gpio_0_0_synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../../../Documents/VIVADO_projects/ps_uart/ps_uart.srcs/utils_1/imports/design_1_proc_sys_reset_0_0_synth_1' of run 'design_1_proc_sys_reset_0_0_synth_1' is not writable, setting it to default location 'C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/utils_1/imports/design_1_proc_sys_reset_0_0_synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../../../Documents/VIVADO_projects/ps_uart/ps_uart.srcs/utils_1/imports/design_1_proc_sys_reset_0_0_synth_1' of run 'design_1_proc_sys_reset_0_0_synth_1' is not writable, setting it to default location 'C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/utils_1/imports/design_1_proc_sys_reset_0_0_synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../../../Documents/VIVADO_projects/ps_uart/ps_uart.srcs/utils_1/imports/design_1_axi_bram_ctrl_0_0_synth_1' of run 'design_1_axi_bram_ctrl_0_0_synth_1' is not writable, setting it to default location 'C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/utils_1/imports/design_1_axi_bram_ctrl_0_0_synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../../../Documents/VIVADO_projects/ps_uart/ps_uart.srcs/utils_1/imports/design_1_axi_bram_ctrl_0_0_synth_1' of run 'design_1_axi_bram_ctrl_0_0_synth_1' is not writable, setting it to default location 'C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/utils_1/imports/design_1_axi_bram_ctrl_0_0_synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../../../Documents/VIVADO_projects/ps_uart/ps_uart.srcs/utils_1/imports/design_1_blk_mem_gen_0_0_synth_1' of run 'design_1_blk_mem_gen_0_0_synth_1' is not writable, setting it to default location 'C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/utils_1/imports/design_1_blk_mem_gen_0_0_synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../../../Documents/VIVADO_projects/ps_uart/ps_uart.srcs/utils_1/imports/design_1_blk_mem_gen_0_0_synth_1' of run 'design_1_blk_mem_gen_0_0_synth_1' is not writable, setting it to default location 'C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/utils_1/imports/design_1_blk_mem_gen_0_0_synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../../../Documents/VIVADO_projects/ps_uart/ps_uart.srcs/utils_1/imports/impl_1' of run 'impl_1' is not writable, setting it to default location 'C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/utils_1/imports/impl_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../../../Documents/VIVADO_projects/ps_uart/ps_uart.srcs/utils_1/imports/impl_1' of run 'impl_1' is not writable, setting it to default location 'C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/utils_1/imports/impl_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../../../Documents/VIVADO_projects/ps_uart/ps_uart.srcs/utils_1/imports/design_1_processing_system7_0_0_impl_1' of run 'design_1_processing_system7_0_0_impl_1' is not writable, setting it to default location 'C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/utils_1/imports/design_1_processing_system7_0_0_impl_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../../../Documents/VIVADO_projects/ps_uart/ps_uart.srcs/utils_1/imports/design_1_processing_system7_0_0_impl_1' of run 'design_1_processing_system7_0_0_impl_1' is not writable, setting it to default location 'C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/utils_1/imports/design_1_processing_system7_0_0_impl_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../../../Documents/VIVADO_projects/ps_uart/ps_uart.srcs/utils_1/imports/design_1_xbar_0_impl_1' of run 'design_1_xbar_0_impl_1' is not writable, setting it to default location 'C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/utils_1/imports/design_1_xbar_0_impl_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../../../Documents/VIVADO_projects/ps_uart/ps_uart.srcs/utils_1/imports/design_1_xbar_0_impl_1' of run 'design_1_xbar_0_impl_1' is not writable, setting it to default location 'C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/utils_1/imports/design_1_xbar_0_impl_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../../../Documents/VIVADO_projects/ps_uart/ps_uart.srcs/utils_1/imports/design_1_auto_pc_1_impl_1' of run 'design_1_auto_pc_1_impl_1' is not writable, setting it to default location 'C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/utils_1/imports/design_1_auto_pc_1_impl_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../../../Documents/VIVADO_projects/ps_uart/ps_uart.srcs/utils_1/imports/design_1_auto_pc_1_impl_1' of run 'design_1_auto_pc_1_impl_1' is not writable, setting it to default location 'C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/utils_1/imports/design_1_auto_pc_1_impl_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../../../Documents/VIVADO_projects/ps_uart/ps_uart.srcs/utils_1/imports/design_1_auto_pc_0_impl_1' of run 'design_1_auto_pc_0_impl_1' is not writable, setting it to default location 'C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/utils_1/imports/design_1_auto_pc_0_impl_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../../../Documents/VIVADO_projects/ps_uart/ps_uart.srcs/utils_1/imports/design_1_auto_pc_0_impl_1' of run 'design_1_auto_pc_0_impl_1' is not writable, setting it to default location 'C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/utils_1/imports/design_1_auto_pc_0_impl_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../../../Documents/VIVADO_projects/ps_uart/ps_uart.srcs/utils_1/imports/design_1_axi_gpio_0_0_impl_1' of run 'design_1_axi_gpio_0_0_impl_1' is not writable, setting it to default location 'C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/utils_1/imports/design_1_axi_gpio_0_0_impl_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../../../Documents/VIVADO_projects/ps_uart/ps_uart.srcs/utils_1/imports/design_1_axi_gpio_0_0_impl_1' of run 'design_1_axi_gpio_0_0_impl_1' is not writable, setting it to default location 'C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/utils_1/imports/design_1_axi_gpio_0_0_impl_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../../../Documents/VIVADO_projects/ps_uart/ps_uart.srcs/utils_1/imports/design_1_proc_sys_reset_0_0_impl_1' of run 'design_1_proc_sys_reset_0_0_impl_1' is not writable, setting it to default location 'C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/utils_1/imports/design_1_proc_sys_reset_0_0_impl_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../../../Documents/VIVADO_projects/ps_uart/ps_uart.srcs/utils_1/imports/design_1_proc_sys_reset_0_0_impl_1' of run 'design_1_proc_sys_reset_0_0_impl_1' is not writable, setting it to default location 'C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/utils_1/imports/design_1_proc_sys_reset_0_0_impl_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../../../Documents/VIVADO_projects/ps_uart/ps_uart.srcs/utils_1/imports/design_1_axi_bram_ctrl_0_0_impl_1' of run 'design_1_axi_bram_ctrl_0_0_impl_1' is not writable, setting it to default location 'C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/utils_1/imports/design_1_axi_bram_ctrl_0_0_impl_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../../../Documents/VIVADO_projects/ps_uart/ps_uart.srcs/utils_1/imports/design_1_axi_bram_ctrl_0_0_impl_1' of run 'design_1_axi_bram_ctrl_0_0_impl_1' is not writable, setting it to default location 'C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/utils_1/imports/design_1_axi_bram_ctrl_0_0_impl_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../../../Documents/VIVADO_projects/ps_uart/ps_uart.srcs/utils_1/imports/design_1_blk_mem_gen_0_0_impl_1' of run 'design_1_blk_mem_gen_0_0_impl_1' is not writable, setting it to default location 'C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/utils_1/imports/design_1_blk_mem_gen_0_0_impl_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/../../../Documents/VIVADO_projects/ps_uart/ps_uart.srcs/utils_1/imports/design_1_blk_mem_gen_0_0_impl_1' of run 'design_1_blk_mem_gen_0_0_impl_1' is not writable, setting it to default location 'C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/utils_1/imports/design_1_blk_mem_gen_0_0_impl_1'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2564.117 ; gain = 431.570
export_ip_user_files -of_objects  [get_files C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/index_counter.v] -no_script -reset -force -quiet
remove_files  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/index_counter.v
export_ip_user_files -of_objects  [get_files C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Chart.v] -no_script -reset -force -quiet
remove_files  C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Chart.v
add_files -norecurse -scan_for_includes {C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Chart_block1.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem6_block3.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem3_block1.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/HDL_FIFO1_block.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem6_block7.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/SimpleDualPortRAM_generic.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha8bit_PE4.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/individual1.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha4_ss.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Chart3.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha8bit_PE8.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/modimpl_ntwk_block1.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/to_uint32_1.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/ClockDivider.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha13.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/MINRESRX2FFT_OUTMux.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Complex4Multiply.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/a3_random.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem3_block5.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha14_block.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha3_ss.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/output_selector.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha8bit_PE10.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha5_ss.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem1_block3.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha11_block.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha6_ss_block.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/D2.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem1_block7.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem2_block1.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/individual3_block.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/to_uint32_6.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem5_block.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem5_block4.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha2_ss.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/MINRESRX2_BUTTERFLY.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem2_block5.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/a4_random.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/output_selector_block.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem6.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem_block4.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem1_block.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem2.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem4_block4.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Chart_block2.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem3_block4.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/individual4.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/FFT.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem6_block4.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha16bLFSR1.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/modimpl_ntwk_block4.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha8bit_PE7.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/b4_random.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/to_uint32_2.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha14.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha10.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Chart.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/index_counter.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha5_ss_block.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha15_block.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/FIFO_system1.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha6_ss.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/individual2_block.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha12_block.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha2_ss_block.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/b2_random.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem6_block.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/individual1_block1.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem1_block4.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/SimpleDualPortRAM_generic_block.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/random_method.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/GA_main.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem2_block2.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem5_block3.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha3_ss_block.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem_block7.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem2_block6.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem5_block7.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem_block3.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem5.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha8bit_PE3.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem1.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem2_block.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem4_block5.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem4_block1.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem3_block3.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Chart1.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem6_block1.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/swap_counter_block.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/TWDLROM.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/coefficent_array.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem6_block5.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/MINRESRX2FFT_CTRL.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha8bit_PE6.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/individual3.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem_block.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha4_ss_block.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/modimpl_ntwk_block3.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/MINRESRX2FFT_MEMORY.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha15.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/to_uint32_3.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha11.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha9_ss.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/individual4_block.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha16_block.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha1_ss_block.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem3_block7.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/modimpl_ntwk.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha8_ss.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/individual1_block.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha13_block.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem4_block6.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem3_block.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/accumulator_scorer.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/HDL_FIFO1.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem5_block2.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem1_block5.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem5_block6.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha16bLFSR.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/coefficent_array1.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem2_block3.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem_block6.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem2_block7.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem_block2.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem1_block1.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem4.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha8bit_PE2.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem4_block2.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/random_gene.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha7_ss_block.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/MINRESRX2FFT_MEMSEL.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem6_block2.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha64bitmsb_finder.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/index_counter_block.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Chart2.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem3_block2.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/swap_counter1.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem6_block6.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Chart_block.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/a2_random.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/swap_counter.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/MINRESRX2FFT_BTFSEL.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha8bit_PE5.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/individual2.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/modimpl_ntwk_block.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha16.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha8_ss_block.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha7_ss.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/modimpl_ntwk_block2.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha12.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/to_uint32_4.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/FIFO_system3.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/integration_block1.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha9_ss_block.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/random_sample.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem3_block6.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem4_block.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem4_block7.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem5_block1.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem1_block6.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/to_uint32_5.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem5_block5.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/swap_counter1_block.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem2_block4.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha10_block.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha8bit_PE1.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/b3_random.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/generation_counter.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem1_block2.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem_block5.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem3.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem4_block3.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/PL.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem_block1.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha1_ss.v C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/output_cast1.v}
WARNING: [filemgmt 56-12] File 'C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/ClockDivider.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/PL.v' cannot be added to the project because it already exists in the project, skipping this file
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.runs/synth_1/zynq_top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 14
[Wed May 15 11:19:32 2024] Launched synth_1...
Run output will be captured here: C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.runs/synth_1/runme.log
[Wed May 15 11:19:32 2024] Launched impl_1...
Run output will be captured here: C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7z020clg400-2
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.360 . Memory (MB): peak = 3092.090 ; gain = 39.469
INFO: [Netlist 29-17] Analyzing 1048 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3863.543 ; gain = 17.398
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3863.543 ; gain = 17.398
Generating merged BMM file for the design top 'zynq_top'...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3863.543 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  SRLC32E => SRL16E: 2 instances

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 4016.438 ; gain = 1346.859
add_files -fileset constrs_1 -norecurse C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/clock_constraint.xdc
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.runs/synth_1/zynq_top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 14
[Wed May 15 11:34:23 2024] Launched synth_1...
Run output will be captured here: C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.runs/synth_1/runme.log
[Wed May 15 11:34:23 2024] Launched impl_1...
Run output will be captured here: C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.runs/synth_1/zynq_top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 14
[Wed May 15 11:43:26 2024] Launched synth_1...
Run output will be captured here: C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.runs/synth_1/runme.log
[Wed May 15 11:43:26 2024] Launched impl_1...
Run output will be captured here: C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.runs/impl_1/runme.log
INFO: [Vivado 12-8217] Implementation run is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-run implementation and re-generate bitstream/PDI before doing hardware export.
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.354 . Memory (MB): peak = 4375.055 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1048 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4375.055 ; gain = 0.000
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4375.055 ; gain = 0.000
Generating merged BMM file for the design top 'zynq_top'...
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 4375.055 ; gain = 0.000
INFO: [Vivado 12-8217] Implementation run is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-run implementation and re-generate bitstream/PDI before doing hardware export.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.runs/synth_1/zynq_top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 14
[Wed May 15 11:51:24 2024] Launched synth_1...
Run output will be captured here: C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.runs/synth_1/runme.log
[Wed May 15 11:51:24 2024] Launched impl_1...
Run output will be captured here: C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/zynq_top.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/zynq_top.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/zynq_top.xsa
INFO: [Hsi 55-2053] elapsed time for repository (C:/Xilinx/Vivado/2023.1/data/embeddedsw) loading 0 seconds
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.runs/synth_1/zynq_top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 14
[Wed May 15 13:30:53 2024] Launched synth_1...
Run output will be captured here: C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.runs/synth_1/runme.log
[Wed May 15 13:30:53 2024] Launched impl_1...
Run output will be captured here: C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Wed May 15 13:35:47 2024...
