<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html
  PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">
<head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />

<meta name="copyright" content="(C) Copyright 2020" />
<meta name="DC.rights.owner" content="(C) Copyright 2020" />
<meta name="DC.Type" content="ConceptTopic" />
<meta name="DC.Title" content="Support for Verilog Instances" />
<meta name="abstract" content="The FLI functions are designed to work with VHDL designs and VHDL objects. However, the functions for traversing the design hierarchy also recognize Verilog instances." />
<meta name="description" content="The FLI functions are designed to work with VHDL designs and VHDL objects. However, the functions for traversing the design hierarchy also recognize Verilog instances." />
<meta name="prodname" content="Foreign Language Interface Manual" />
<meta name="version" content="2014.06" />
<meta name="release" content="v2014.06" />
<meta name="series" content="mgc_ih" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Publisher" content="Mentor Graphics Corporation 10 24 2014 10 24 2014 Fresh off the boat." />
<meta name="DC.Date.Created" content="0000-00-00" />
<meta name="DC.Date.Modified" content="2020-07-10" />
<meta name="VariantPrefix" content="none" />
<meta name="Tier" content="1" />
<meta name="SubTitle" content="Including Support for ModelSim® DE/SE and Questa® SIM" />
<meta name="SourceHandle" content="fli" />
<meta name="SoftwareVersionNum" content="2020.4" />
<meta name="SoftwareRelease" content="none" />
<meta name="RevHist" content="none" />
<meta name="PublicationDate" content="none" />
<meta name="Platform" content="none" />
<meta name="PartNumber" content="none" />
<meta name="LicenseType" content="EULA" />
<meta name="InfoHubHandle" content="mgc_ih" />
<meta name="EclipsePluginName" content="none" />
<meta name="DraftDate" content="none" />
<meta name="Draft" content="none" />
<meta name="DocumentTitle" content="Foreign Language Interface Manual" />
<meta name="CSHelp" content="no" />
<meta name="CSDSearchKeywords" content="product.version.2020.4,sort.order.100,doc.type.documentation.ref,product.id.P10467,product.id.P10593,product.id.P11632,product.id.P11633," />
<meta name="Copyright" content="READONLY - Use: copyrfirst and copyrlast" />
<meta name="ConditionFiltering" content="XML" />
<meta name="ChecklinksRelease" content="mti2020" />
<meta name="BookcaseHandle" content="none" />
<meta name="Beta" content="none" />
<meta name="Alpha" content="none" />
<meta name="ActiveStatus" content="Active" />
<meta name="GenerateOnlyChangedTopics" content="none" />
<meta name="HighlightChanges" content="none" />
<meta name="HighlightColor" content="Pale Green" />
<meta name="IncludeInInventory" content="yes" />
<meta name="SourceEDDVersion" content="12.2.10" />
<meta name="DC.Format" content="XHTML" />
<meta name="DC.Identifier" content="id80fc5c72-9ea4-441e-a967-34ecb4efd57a" />
<link rel="stylesheet" type="text/css" href="../commonltr.css" />
<title>Support for Verilog Instances</title>
<link rel="stylesheet" href="../../MGC/styles/mgcdita-lang.css" type="text/css" /><noscript><link rel="StyleSheet" href="../../MGC/styles/body.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles/catalog.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles/document.css" type="text/css" /><link rel="stylesheet" href="../../MGC/styles/mgcdita-lang.css" type="text/css" /></noscript><meta name="mgc_html_doctitle" content="Support for Verilog Instances" />
<meta name="attributes" content="product.version.2020.4,sort.order.100,doc.type.documentation.ref,product.id.P10467,product.id.P10593,product.id.P11632,product.id.P11633," />
<meta name="TEMPLATEBASE" content="mgc_mgchelp_v4.2.009" />
<script type="text/javascript" language="JavaScript1.2" src="../../MGC/js/page.js"></script><script type="text/javascript" language="JavaScript1.2">
            if(DetectChromeForBasic()){
            writeNoScriptStyles();
            }

        </script><script type="text/javascript" language="JavaScript1.2">
            // Set reference to top level help frame
            //
            if(!DetectChromeForBasic()){
            javascriptTopicRedirect();
            }
        </script></head>
<body id="id80fc5c72-9ea4-441e-a967-34ecb4efd57a">
<div id="bodycontent" class="BodyContent">
<script type="text/javascript" language="JavaScript1.2">
              var BC = new Array("TODO: Breadcrumb Title","title1","naV","naV","naV","naV","2");
          </script>
<noscript><iframe framespacing="0" marginheight="2px" frameborder="no" scrolling="no" src="../../MGC/html/noscript_header.htm" width="100%" height="100px;">xxx</iframe></noscript>
<script type="text/javascript" language="JavaScript1.2">
              if(DetectChromeForBasic()){
              if(!(top.inEclipse)){
              writeBasicHeader();
              }
              }
          </script>
<div id="BodyContent"><h1 class="title topictitle1">Support
for Verilog Instances</h1>
<div class="body conbody ConceptBody"><div class="abstract ConceptAbstract"><span class="shortdesc">The FLI functions
are designed to work with VHDL designs and VHDL objects. However,
the functions for traversing the design hierarchy also recognize Verilog
instances.</span>
</div>
<p class="p">The following functions operate
on Verilog instances as indicated:</p>
<ul class="ul"><li class="li" id="id80fc5c72-9ea4-441e-a967-34ecb4efd57a__idebec76f8-f9d0-47ba-9b4a-31c7e642a607"><p class="p"><a class="xref fm:HeadingOnly" href="Command_MtiGettopregion_id02312086.html#id02312086-4972-4584-9b05-6c5a48b8b4f3__Command_MtiGettopregion_id02312086.xml#id02312086-4972-4584-9b05-6c5a48b8b4f3" title="Gets the first top-level region.">mti_GetTopRegion()</a> — Gets the first top-level module.
Use mti_NextRegion( ) to get additional top-level modules.</p>
</li>
<li class="li" id="id80fc5c72-9ea4-441e-a967-34ecb4efd57a__idb0fbbc74-c3ea-4a7b-8acd-898a8f78c19f"><p class="p"><a class="xref fm:HeadingOnly" href="Command_MtiGetprimaryname_id6d439bf2.html#id6d439bf2-9d8b-4ff3-99c0-17fda7f91361__Command_MtiGetprimaryname_id6d439bf2.xml#id6d439bf2-9d8b-4ff3-99c0-17fda7f91361" title="Gets the primary name of a region (entity, package, or module).">mti_GetPrimaryName()</a> — Gets the module name.</p>
</li>
<li class="li" id="id80fc5c72-9ea4-441e-a967-34ecb4efd57a__id63304fbb-1080-47ae-b85b-8831919d9b29"><p class="p"><a class="xref fm:HeadingOnly" href="Command_MtiGetsecondaryname_idcb2334c1.html#idcb2334c1-0476-4fa7-a120-2357e4e47ac5__Command_MtiGetsecondaryname_idcb2334c1.xml#idcb2334c1-0476-4fa7-a120-2357e4e47ac5" title="Gets the secondary name of a VHDL region.">mti_GetSecondaryName()</a> — Returns NULL for normally compiled
Verilog modules or the secondary name used for Verilog modules compiled
with -fast.</p>
</li>
</ul>
<p class="p">The following functions operate on Verilog
instances in the same manner as they operate on VHDL instances.</p>

<div class="tablenoborder"><table cellpadding="4" cellspacing="0" summary="" id="id80fc5c72-9ea4-441e-a967-34ecb4efd57a__id7280aade-b2c0-490d-bd4d-5e2f30ba8b59" class="table" frame="void" border="0" rules="none"><colgroup><col style="width:2.304in" /><col style="width:2.570in" /></colgroup><tbody class="tbody"><tr class="row"><td class="entry nocellnorowborder default-entry" style="vertical-align:top;"><p class="p"><a class="xref fm:HeadingOnly" href="Command_MtiCreateregion_id1eace216.html#id1eace216-8329-4660-be04-aad9662c29c4__Command_MtiCreateregion_id1eace216.xml#id1eace216-8329-4660-be04-aad9662c29c4" title="Creates a new VHDL region.">mti_CreateRegion()</a> </p>
</td>
<td class="entry nocellnorowborder default-entry" style="vertical-align:top;"><p class="p"><a class="xref fm:HeadingOnly" href="Command_MtiGetregionfullname_idce587c75.html#idce587c75-8040-4477-b1a3-a64d2d0376eb__Command_MtiGetregionfullname_idce587c75.xml#idce587c75-8040-4477-b1a3-a64d2d0376eb" title="Gets the full hierarchical name of a region.">mti_GetRegionFullName()</a> </p>
</td>
</tr>
<tr class="row"><td class="entry nocellnorowborder default-entry" style="vertical-align:top;"><p class="p"><a class="xref fm:HeadingOnly" href="Command_MtiFindregion_idb52b9a10.html#idb52b9a10-b7f8-4ad3-9e79-6ec00a13e7fd__Command_MtiFindregion_idb52b9a10.xml#idb52b9a10-b7f8-4ad3-9e79-6ec00a13e7fd" title="Finds a region by name.">mti_FindRegion()</a> </p>
</td>
<td class="entry nocellnorowborder default-entry" style="vertical-align:top;"><p class="p"><a class="xref fm:HeadingOnly" href="Command_MtiGetregionname_ide7a488a5.html#ide7a488a5-fabd-45bc-8284-84883e55830f__Command_MtiGetregionname_ide7a488a5.xml#ide7a488a5-fabd-45bc-8284-84883e55830f" title="Gets the simple name of a region.">mti_GetRegionName()</a> </p>
</td>
</tr>
<tr class="row"><td class="entry nocellnorowborder default-entry" style="vertical-align:top;"><p class="p"><a class="xref fm:HeadingOnly" href="Command_MtiFirstlowerregion_id0c3d39f0.html#id0c3d39f0-be0e-4258-a05b-cc5870d6d074__Command_MtiFirstlowerregion_id0c3d39f0.xml#id0c3d39f0-be0e-4258-a05b-cc5870d6d074" title="Gets the first subregion inside of a region.">mti_FirstLowerRegion()</a> </p>
</td>
<td class="entry nocellnorowborder default-entry" style="vertical-align:top;"><p class="p"><a class="xref fm:HeadingOnly" href="Command_MtiGetregionsourcename_id827d2c69.html#id827d2c69-9137-4c14-94f3-a94a2de5bd68__Command_MtiGetregionsourcename_id827d2c69.xml#id827d2c69-9137-4c14-94f3-a94a2de5bd68" title="Gets the name of the source file which contains a region.">mti_GetRegionSourceName()</a> </p>
</td>
</tr>
<tr class="row"><td class="entry nocellnorowborder default-entry" style="vertical-align:top;"><p class="p"><a class="xref fm:HeadingOnly" href="Command_MtiGetcurrentregion_idddcb1b9f.html#idddcb1b9f-0580-4560-bdb1-dee9f8800265__Command_MtiGetcurrentregion_idddcb1b9f.xml#idddcb1b9f-0580-4560-bdb1-dee9f8800265" title="Gets the current elaboration region during elaboration or the current environment during simulation.">mti_GetCurrentRegion()</a> </p>
</td>
<td class="entry nocellnorowborder default-entry" style="vertical-align:top;"><p class="p"><a class="xref fm:HeadingOnly" href="Command_MtiHigherregion_idd866c1b7.html#idd866c1b7-23f4-4742-9207-b4050eb0a4a2__Command_MtiHigherregion_idd866c1b7.xml#idd866c1b7-23f4-4742-9207-b4050eb0a4a2" title="Gets the parent region of a region.">mti_HigherRegion()</a> </p>
</td>
</tr>
<tr class="row"><td class="entry nocellnorowborder default-entry" style="vertical-align:top;"><p class="p"><a class="xref fm:HeadingOnly" href="Command_MtiGetlibraryname_idd8283329.html#idd8283329-0291-4672-85a2-f38f1370cecf__Command_MtiGetlibraryname_idd8283329.xml#idd8283329-0291-4672-85a2-f38f1370cecf" title="Gets the physical name of the library that contains a region.">mti_GetLibraryName()</a> </p>
</td>
<td class="entry nocellnorowborder default-entry" style="vertical-align:top;"><p class="p"><a class="xref fm:HeadingOnly" href="Command_MtiNextregion_id159314df.html#id159314df-f24a-4b34-b684-1baa2dacd364__Command_MtiNextregion_id159314df.xml#id159314df-f24a-4b34-b684-1baa2dacd364" title="Gets the next region at the same level as a region.">mti_NextRegion()</a> </p>
</td>
</tr>
</tbody>
</table>
</div>
<p class="p">you cannot use functions that operate on VHDL
signals and drivers on Verilog nets and drivers. For example, a
call to mti_FirstSignal( ) on a Verilog region always returns NULL.
You must use the PLI or VPI functions to operate on Verilog objects.</p>
</div>
<div class="related-links">
<div class="familylinks">
<div class="parentlink"><strong>Parent Topic:</strong> <a class="link" href="../topics/Contain_UsingVhdlFli_id889e364a.html" title="FLI routines are C programming language functions that provide procedural access to information within the HDL simulator, executed via the vsim command. A user-written application can use these functions to traverse the hierarchy of an HDL design, get information about and set the values of VHDL objects in the design, get information about a simulation, and control (to some extent) a simulation run. The header file mti.h externs all of the FLI functions and types that can be used by an FLI application.">Using the VHDL FLI</a></div>
</div>
</div></div>
</div>
<!--BeginFooterContent--><div class="BlankFooter" id="BlankFooter"> </div><div class="Footer" id="Footer"> </div><script type="text/javascript"><!--
                PDFLinkTitle = "InfoHub.Help"
                DocHandle = "fli"
                DocTitle = "Foreign Language Interface Manual"
                PageTitle = "Support for Verilog Instances"
                Copyright = "2020"
                ThisTopic = "PointingtoaCommoncustomerjsFile";
                CurrentFile = "topics/Concept_SupportVerilogInstances_id80fc5c72.html"
                CurrentFileID = "3";
                topicFooter();
            --></script><noscript><p class="MGCFooter">Foreign Language Interface Manual Software Version 2020.4<br />Unpublished work. © Siemens 2020<br /><a href="../../mgc_html_help/nsmgchelp.htm" target="_blank">Browser Requirements</a></p></noscript></body>
</html>