$date
	Tue Nov 13 23:41:38 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 4 ! answer [0:3] $end
$var wire 1 " finalcarry $end
$var wire 1 # overflow $end
$var reg 4 $ a [0:3] $end
$var reg 4 % b [0:3] $end
$var reg 1 & m $end
$scope module addsub $end
$var wire 4 ' a [0:3] $end
$var wire 4 ( answer [0:3] $end
$var wire 4 ) b [0:3] $end
$var wire 1 " finalcarry $end
$var wire 1 * m $end
$var wire 1 # v $end
$scope module f1 $end
$var wire 1 + x $end
$var wire 1 , y $end
$var wire 1 * z $end
$var reg 1 - c $end
$var reg 1 . s $end
$upscope $end
$scope module f2 $end
$var wire 1 / x $end
$var wire 1 0 y $end
$var wire 1 1 z $end
$var reg 1 2 c $end
$var reg 1 3 s $end
$upscope $end
$scope module f3 $end
$var wire 1 4 x $end
$var wire 1 5 y $end
$var wire 1 6 z $end
$var reg 1 7 c $end
$var reg 1 8 s $end
$upscope $end
$scope module f4 $end
$var wire 1 9 x $end
$var wire 1 : y $end
$var wire 1 ; z $end
$var reg 1 < c $end
$var reg 1 = s $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1=
0<
0;
1:
09
18
07
16
05
04
03
12
11
00
1/
0.
1-
1,
1+
0*
b1001 )
b1100 (
b11 '
0&
b1001 %
b11 $
0#
0"
b1100 !
$end
#5
1#
17
1;
08
13
0:
15
10
0,
0.
b1010 !
b1010 (
1&
1*
#10
0=
07
0;
02
06
13
1<
1"
1:
05
00
1,
1-
11
0.
b10 !
b10 (
0/
19
0&
0*
b1001 $
b1001 '
#15
0#
17
1;
12
16
03
0:
15
10
0,
0.
b0 !
b0 (
1&
1*
#20
13
05
1,
1-
11
0.
b10 !
b10 (
1/
14
0&
0*
b11 %
b11 )
b1111 $
b1111 '
#25
1=
18
03
1:
15
00
0,
0.
b1100 !
b1100 (
1&
1*
#30
0=
1.
b101 !
b101 (
0:
10
1,
0-
01
0+
0&
0*
b111 %
b111 )
b1110 $
b1110 '
#35
1#
07
0;
02
06
13
0=
18
1:
05
00
0,
0-
01
1.
b111 !
b111 (
1&
1*
#40
