-- Including IEEE library for the std_logic types
library ieee ;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;

-- Defining the entity
entity counter is
    -- Don't need any generic, straight to the port declaration
    port(
        clk     :  in   std_logic;
        reset   :  in   std_logic;
        enable  :  in   std_logic;
        count   :  out  std_logic_vector(3 downto 0)
    );
end counter;

-- Defining the architecture
architecture behav of counter is
    -- Declaration section
    signal pre_count: std_logic_vector(3 downto 0);
begin
    -- Definition section
    process(clk, enable, reset)
    begin
        if reset = '1' then
            pre_count <= "0000";
        elsif (clk='1' and clk'event) then
            if enable = '1' then
              pre_count <= pre_count + "1";
            end if;
        end if;
    end process;
    count <= pre_count;
end behav;
