CAPI=1
[main]
depend =
 mor1kx
 uart16550
 wb_bfm
 wb_ram
 wb_intercon
 adv_debug_sys
 jtag_tap
 gpio

simulators =
 icarus

[verilog]
src_files =
 rtl/verilog/orpsoc_top.v
 rtl/verilog/clkgen.v
 rtl/verilog/wb_intercon.v

include_files =
 rtl/verilog/wb_intercon.vh
 rtl/verilog/include/uart_defines.v
 rtl/verilog/include/timescale.v
