// Serializes the fast video clock DDR signal into a 4x slower sys_clk domain
// with 8 bytes
// NOTE: Could possibly be done with a 4xDDR primitive
entity iserdes(
    // Video phy clock
    dphy_clk: clock,
    // DDR input from phy
    din: uint<2>,
) -> uint<8> {
    reg(dphy_clk) sreg = din `concat` trunc((sreg >> 2));
    sreg
}
