<profile>

<section name = "Vitis HLS Report for 'CORDIC_R_Pipeline_VITIS_LOOP_32_2'" level="0">
<item name = "Date">Fri Jun 17 13:15:52 2022
</item>
<item name = "Version">2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)</item>
<item name = "Project">MIMO</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu9eg-ffvb1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">40.00 ns, 1.224 ns, 10.80 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">2, 11, 80.000 ns, 0.440 us, 2, 11, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_32_2">0, 9, 1, 1, 1, 0 ~ 9, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 23, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 45, -</column>
<column name="Register">-, -, 39, -, -</column>
<specialColumn name="Available">1824, 2520, 548160, 274080, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln32_fu_115_p2">+, 0, 0, 12, 4, 1</column>
<column name="icmp_ln32_fu_110_p2">icmp, 0, 0, 9, 4, 4</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="i_fu_56">9, 2, 4, 8</column>
<column name="p_Val2_142_fu_52">9, 2, 16, 32</column>
<column name="p_Val2_s_fu_48">9, 2, 16, 32</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="i_fu_56">4, 0, 4, 0</column>
<column name="p_Val2_142_fu_52">16, 0, 16, 0</column>
<column name="p_Val2_s_fu_48">16, 0, 16, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, CORDIC_R_Pipeline_VITIS_LOOP_32_2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, CORDIC_R_Pipeline_VITIS_LOOP_32_2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, CORDIC_R_Pipeline_VITIS_LOOP_32_2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, CORDIC_R_Pipeline_VITIS_LOOP_32_2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, CORDIC_R_Pipeline_VITIS_LOOP_32_2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, CORDIC_R_Pipeline_VITIS_LOOP_32_2, return value</column>
<column name="temp_y_V_3">in, 16, ap_none, temp_y_V_3, scalar</column>
<column name="temp_x_V_3">in, 16, ap_none, temp_x_V_3, scalar</column>
<column name="k">in, 4, ap_none, k, scalar</column>
<column name="temp_y_V_4_out">out, 16, ap_vld, temp_y_V_4_out, pointer</column>
<column name="temp_y_V_4_out_ap_vld">out, 1, ap_vld, temp_y_V_4_out, pointer</column>
<column name="temp_x_V_4_out">out, 16, ap_vld, temp_x_V_4_out, pointer</column>
<column name="temp_x_V_4_out_ap_vld">out, 1, ap_vld, temp_x_V_4_out, pointer</column>
</table>
</item>
</section>
</profile>
