// Seed: 4187976883
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_4;
  xnor (id_3, id_4, id_2, id_1);
  module_2(
      id_4, id_4, id_4, id_3
  );
  always_ff id_3 = 1'b0;
endmodule
module module_1 (
    input uwire id_0,
    input supply0 id_1,
    input supply0 id_2,
    input tri1 id_3,
    input tri id_4,
    input supply0 id_5,
    input tri1 id_6,
    input supply0 id_7,
    input tri id_8
);
  wire id_10;
  module_0(
      id_10, id_10, id_10
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_5;
endmodule
