// Seed: 1127230674
module module_0 (
    input logic id_0,
    input id_1,
    output logic id_2,
    output id_3,
    input logic id_4
    , id_6,
    output id_5
);
  always @(posedge id_1 | 1) id_6 <= 1;
endmodule
module module_1 (
    input logic id_0,
    input logic id_1,
    output logic id_2,
    output id_3
);
  assign id_5 = 1;
endmodule
