'''
Generate cast network system verilog file
'''
DATA_WIDTH = 128
NETWORK_WIDTH = 3
NETWORK_HEIGHT = 3

file_name = "/mnt/f/git/NVCIM-COMM/behavior_model/srcs/cast_network.sv"

def gen_instances(data_width,w,h):
    data_width = str(data_width)
    inst_str = ""
    for j in range(w): 
        for i in range(h): 
            id = w*i+j

            '''
            generate vert0 and vert1 input ports
            '''
            if i == 0: #vert0 and vert1 input ports
                vert0_in_data = data_width + "'b0"
                vert0_in_valid = "1'b0"
                vert0_in_ready = ""

                vert1_in_data = data_width + "'b0"
                vert1_in_valid = "1'b0"
                vert1_in_ready = ""

            else:
                vert0_in_data = "data_"+str(id-w)+"_to_"+str(id)+"_v0"
                vert0_in_valid = "valid_"+str(id-w)+"_to_"+str(id)+"_v0"
                vert0_in_ready = "ready_"+str(id)+"_to_"+str(id-w)+"_v0"

                vert1_in_data = "data_"+str(id-w)+"_to_"+str(id)+"_v1"
                vert1_in_valid = "valid_"+str(id-w)+"_to_"+str(id)+"_v1"
                vert1_in_ready = "ready_"+str(id)+"_to_"+str(id-w)+"_v1"

            '''
            generate vert0 and vert1 output ports
            '''
            if i == h-1: #south boundary
                vert0_out_data = ""
                vert0_out_valid = ""
                vert0_out_ready = "1'b0"

                vert1_out_data = ""
                vert1_out_valid = ""
                vert1_out_ready = "1'b0"
            else:
                vert0_out_data = "data_"+str(id)+"_to_"+str(id+w)+"_v0"
                vert0_out_valid = "valid_"+str(id)+"_to_"+str(id+w)+"_v0"
                vert0_out_ready = "ready_"+str(id+w)+"_to_"+str(id)+"_v0"

                vert1_out_data = "data_"+str(id)+"_to_"+str(id+w)+"_v1"
                vert1_out_valid = "valid_"+str(id)+"_to_"+str(id+w)+"_v1"
                vert1_out_ready = "ready_"+str(id+w)+"_to_"+str(id)+"_v1"

            '''
            generate west port signals
            '''
            if j == 0: #west boundary
                west_in_data = data_width + "'b0"
                west_in_valid = "1'b0"
                west_in_ready = ""

                west_out_data = ""
                west_out_valid = ""
                west_out_ready = "1'b0"
            else:
                west_in_data = "data_"+str(id-1)+"_to_"+str(id)
                west_in_valid = "valid_"+str(id-1)+"_to_"+str(id)
                west_in_ready = "ready_"+str(id)+"_to_"+str(id-1)

                west_out_data = "data_"+str(id)+"_to_"+str(id-1)
                west_out_valid = "valid_"+str(id)+"_to_"+str(id-1)
                west_out_ready = "ready_"+str(id-1)+"_to_"+str(id)

            '''
            generate east port signals
            '''
            if j == w-1: #east boundary
                east_in_data = data_width + "'b0"
                east_in_valid = "1'b0"
                east_in_ready = ""

                east_out_data = ""
                east_out_valid = ""
                east_out_ready = "1'b0"
            else:
                east_in_data = "data_"+str(id+1)+"_to_"+str(id)
                east_in_valid = "valid_"+str(id+1)+"_to_"+str(id)
                east_in_ready = "ready_"+str(id)+"_to_"+str(id+1)

                east_out_data = "data_"+str(id)+"_to_"+str(id+1)
                east_out_valid = "valid_"+str(id)+"_to_"+str(id+1)
                east_out_ready = "ready_"+str(id+1)+"_to_"+str(id)

            router_txt = '''
/*Router '''+str(j)+''','''+str(i)+'''*/    
cast_router #(
    .isFC_list               (isFC_list_'''+str(j)+'''_'''+str(i)+'''),
    .FCdn_list               (FCdn_list_'''+str(j)+'''_'''+str(i)+'''),
    .FCpl_list               (FCpl_list_'''+str(j)+'''_'''+str(i)+'''),
    .rt_file_list            (rt_file_list_'''+str(j)+'''_'''+str(i)+''')
)router'''+str(id)+'''(
    .clk                   (clk),
    .rstn                  (rstn),
    .west_data_i           ('''+west_in_data+'''),
    .west_valid_i          ('''+west_in_valid+'''),
    .west_ready_o          ('''+west_in_ready+'''),
    .west_data_o           ('''+west_out_data+'''),
    .west_valid_o          ('''+west_out_valid+'''),
    .west_ready_i          ('''+west_out_ready+'''),
    .east_data_i           ('''+east_in_data+'''),
    .east_valid_i          ('''+east_in_valid+'''),
    .east_ready_o          ('''+east_in_ready+'''),
    .east_data_o           ('''+east_out_data+'''),
    .east_valid_o          ('''+east_out_valid+'''),
    .east_ready_i          ('''+east_out_ready+'''),
    .vert0_data_i          ('''+vert0_in_data+'''),
    .vert0_valid_i         ('''+vert0_in_valid+'''),
    .vert0_ready_o         ('''+vert0_in_ready+'''),
    .vert0_data_o          ('''+vert0_out_data+'''),
    .vert0_valid_o         ('''+vert0_out_valid+'''),
    .vert0_ready_i         ('''+vert0_out_ready+'''),
    .vert1_data_i          ('''+vert1_in_data+'''),
    .vert1_valid_i         ('''+vert1_in_valid+'''),
    .vert1_ready_o         ('''+vert1_in_ready+'''),
    .vert1_data_o          ('''+vert1_out_data+'''),
    .vert1_valid_o         ('''+vert1_out_valid+'''),
    .vert1_ready_i         ('''+vert1_out_ready+'''),
    .local_data_i          (data_i_''' + str(j) + '''_''' + str(i) + '''),
    .local_valid_i         (valid_i_''' + str(j) + '''_''' + str(i) + '''),
    .local_ready_o         (ready_o_''' + str(j) + '''_''' + str(i) + '''),
    .local_data_o          (data_o_''' + str(j) + '''_''' + str(i) + '''),
    .local_valid_o         (valid_o_''' + str(j) + '''_''' + str(i) + '''),
    .local_ready_i         (ready_i_''' + str(j) + '''_''' + str(i) + '''),
    .credit_upd            (credit_upd)
);\n'''
            inst_str += router_txt
    return inst_str



def gen_ports(w,h):

    port_str = '''//Cast Network
//Width: '''+str(w)+'''
//Height:'''+str(h)+'''
`include "params.svh"
`include "cast_network_config.svh"

module cast_network(
    input       wire                            clk,
    input       wire                            rstn,
    '''

    for i in range(h):
        for j in range(w):
            local_temp_txt = '''
    //router''' + str(i*w+j) + '''
    input       wire        [`DW-1:0]           data_i_''' + str(j) + '''_''' + str(i) + ''',
    input       wire                            valid_i_''' + str(j) + '''_''' + str(i) + ''',
    output      wire                            ready_o_''' + str(j) + '''_''' + str(i) + ''',

    output      wire        [`DW-1:0]           data_o_''' + str(j) + '''_''' + str(i) + ''',
    output      wire                            valid_o_''' + str(j) + '''_''' + str(i) + ''',
    input       wire                            ready_i_''' + str(j) + '''_''' + str(i) + ','

            port_str += local_temp_txt

            port_str += "\n"

    port_str += '''
    //credit update signal input
    input       wire                            credit_upd[0:`NOC_WIDTH-1][0:`NOC_HEIGHT-1]\n'''
    port_str += ");\n"
    return port_str



def gen_wires(w,h):

    wires_str = "\n//horizontal signals"
    for i in range(h):
        for j in range(w-1):
            temp_txt = '''
wire    [`DW-1:0]   data_'''+str(w*i+j)+'''_to_'''+str(w*i+j+1)+''',\tdata_'''+str(w*i+j+1)+'''_to_'''+str(w*i+j)+''';
wire                valid_'''+str(w*i+j)+'''_to_'''+str(w*i+j+1)+''',\tvalid_'''+str(w*i+j+1)+'''_to_'''+str(w*i+j)+''';
wire                ready_'''+str(w*i+j)+'''_to_'''+str(w*i+j+1)+''',\tready_'''+str(w*i+j+1)+'''_to_'''+str(w*i+j)+''';'''
            wires_str += temp_txt


    wires_str += "\n\n//vertical signals"
    for i in range(w):
        for j in range(h-1):
            temp_txt = '''
wire    [`DW-1:0]   data_'''+str(i+j*w)+'''_to_'''+str(i+(j+1)*w)+'''_v0,\tdata_'''+str(i+j*w)+'''_to_'''+str(i+(j+1)*w)+'''_v1;
wire                valid_'''+str(i+j*w)+'''_to_'''+str(i+(j+1)*w)+'''_v0,\tvalid_'''+str(i+j*w)+'''_to_'''+str(i+(j+1)*w)+'''_v1;
wire                ready_'''+str(i+(j+1)*w)+'''_to_'''+str(i+j*w)+'''_v0,\tready_'''+str(i+(j+1)*w)+'''_to_'''+str(i+j*w)+'''_v1;'''
            wires_str += temp_txt
    wires_str += "\n"
    return wires_str



def gen_verilog_file():
    containt = ""
    containt += gen_ports(NETWORK_WIDTH,NETWORK_HEIGHT)
    containt += gen_wires(NETWORK_WIDTH,NETWORK_HEIGHT)
    containt += gen_instances(DATA_WIDTH,NETWORK_WIDTH,NETWORK_HEIGHT)
    containt += "\nendmodule"

    with open(file_name,"w") as my_file:
        my_file.write("{0}\n".format(containt))
        my_file.flush()
        my_file.close()

    print("Text has been written into:",file_name)



if __name__ == "__main__":
    gen_verilog_file()


