Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1.3 (lin64) Build 2644227 Wed Sep  4 09:44:18 MDT 2019
| Date              : Fri Oct 23 14:48:56 2020
| Host              : wei-Berkeley running 64-bit Ubuntu 18.04.5 LTS
| Command           : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx
| Design            : top
| Device            : xczu28dr-ffvg1517
| Speed File        : -2  PRODUCTION 1.26 06-20-2019
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.987        0.000                      0                52250        0.011        0.000                      0                52250        0.440        0.000                       0                 20733  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)           Period(ns)      Frequency(MHz)
-----                     ------------           ----------      --------------
clk_128_p                 {0.000 3.906}          7.812           128.008         
  user_clk_mmcm           {0.000 1.953}          3.906           256.016         
clk_pl_0                  {0.000 5.000}          10.000          100.000         
ethclk0                   {0.000 3.200}          6.400           156.250         
  qpll0outclk[0]          {0.000 0.097}          0.194           5156.250        
    rxoutclk_out[0]       {0.000 3.200}          6.400           156.250         
    rxoutclk_out[0]_1     {0.000 3.200}          6.400           156.250         
    txoutclk_out[0]       {0.000 3.200}          6.400           156.250         
    txoutclk_out[0]_1     {0.000 3.200}          6.400           156.250         
    txoutclkpcs_out[0]    {0.000 3.103}          6.206           161.133         
    txoutclkpcs_out[0]_1  {0.000 3.103}          6.206           161.133         
  qpll0outrefclk[0]       {0.000 3.200}          6.400           156.250         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_128_p                       6.328        0.000                      0                  614        0.033        0.000                      0                  614        1.562        0.000                       0                   382  
  user_clk_mmcm                 0.987        0.000                      0                13737        0.014        0.000                      0                13737        0.515        0.000                       0                  6023  
clk_pl_0                        3.096        0.000                      0                16033        0.011        0.000                      0                16033        3.500        0.000                       0                  6182  
    rxoutclk_out[0]             3.015        0.000                      0                 3986        0.015        0.000                      0                 3986        0.455        0.000                       0                  1801  
    rxoutclk_out[0]_1           3.410        0.000                      0                 3986        0.015        0.000                      0                 3986        0.440        0.000                       0                  1801  
    txoutclk_out[0]             2.703        0.000                      0                 4887        0.012        0.000                      0                 4887        0.601        0.000                       0                  2262  
    txoutclk_out[0]_1           3.309        0.000                      0                 4887        0.013        0.000                      0                 4887        0.601        0.000                       0                  2262  
    txoutclkpcs_out[0]          5.561        0.000                      0                    8        0.145        0.000                      0                    8        2.828        0.000                       0                    10  
    txoutclkpcs_out[0]_1        5.376        0.000                      0                    8        0.146        0.000                      0                    8        2.828        0.000                       0                    10  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
txoutclk_out[0]    rxoutclk_out[0]          5.200        0.000                      0                    3        0.128        0.000                      0                    3  
txoutclk_out[0]_1  rxoutclk_out[0]_1        5.502        0.000                      0                    3        0.105        0.000                      0                    3  
rxoutclk_out[0]    txoutclk_out[0]          3.826        0.000                      0                  127        0.031        0.000                      0                  127  
rxoutclk_out[0]_1  txoutclk_out[0]_1        4.049        0.000                      0                  127        0.055        0.000                      0                  127  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 6.916        0.000                      0                 2372        0.210        0.000                      0                 2372  
**async_default**  rxoutclk_out[0]    rxoutclk_out[0]          4.936        0.000                      0                   12        0.122        0.000                      0                   12  
**async_default**  rxoutclk_out[0]_1  rxoutclk_out[0]_1        5.742        0.000                      0                   12        0.128        0.000                      0                   12  
**async_default**  txoutclk_out[0]    txoutclk_out[0]          4.942        0.000                      0                  615        0.114        0.000                      0                  615  
**async_default**  txoutclk_out[0]_1  txoutclk_out[0]_1        3.839        0.000                      0                  615        0.109        0.000                      0                  615  
**async_default**  user_clk_mmcm      user_clk_mmcm            2.488        0.000                      0                  396        0.098        0.000                      0                  396  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_128_p
  To Clock:  clk_128_p

Setup :            0  Failing Endpoints,  Worst Slack        6.328ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.562ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.328ns  (required time - arrival time)
  Source:                 tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_128_p  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_128_p  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_128_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.812ns  (clk_128_p rise@7.812ns - clk_128_p rise@0.000ns)
  Data Path Delay:        1.316ns  (logic 0.346ns (26.292%)  route 0.970ns (73.708%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.609ns = ( 11.421 - 7.812 ) 
    Source Clock Delay      (SCD):    4.079ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.022ns (routing 2.209ns, distribution 0.813ns)
  Clock Net Delay (Destination): 2.712ns (routing 2.008ns, distribution 0.704ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_128_p rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.029    zcu111_infr_inst/clk_128_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/bufg_128/O
    X0Y4 (CLOCK_ROOT)    net (fo=384, routed)         3.022     4.079    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X0Y269         FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y269         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     4.159 f  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[1]/Q
                         net (fo=12, routed)          0.387     4.546    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx[1]
    SLICE_X1Y269         LUT4 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.066     4.612 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/txuserrdy_out_i_3/O
                         net (fo=2, routed)           0.207     4.819    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/FSM_sequential_sm_reset_tx_reg[0]
    SLICE_X2Y269         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     4.968 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/FSM_sequential_sm_reset_tx[2]_i_5/O
                         net (fo=1, routed)           0.044     5.012    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/FSM_sequential_sm_reset_tx_reg[0]_1
    SLICE_X2Y269         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.051     5.063 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/FSM_sequential_sm_reset_tx[2]_i_1/O
                         net (fo=3, routed)           0.332     5.395    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst_n_0
    SLICE_X1Y269         FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_128_p rise edge)
                                                      7.812     7.812 r  
    AL16                                              0.000     7.812 r  clk_128_p (IN)
                         net (fo=0)                   0.000     7.812    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     8.358 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.398    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.398 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.287     8.685    zcu111_infr_inst/clk_128_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.709 r  zcu111_infr_inst/bufg_128/O
    X0Y4 (CLOCK_ROOT)    net (fo=384, routed)         2.712    11.421    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X1Y269         FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[2]/C
                         clock pessimism              0.398    11.819    
                         clock uncertainty           -0.035    11.784    
    SLICE_X1Y269         FDRE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.060    11.724    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[2]
  -------------------------------------------------------------------
                         required time                         11.724    
                         arrival time                          -5.395    
  -------------------------------------------------------------------
                         slack                                  6.328    

Slack (MET) :             6.342ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_sat_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_128_p  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_128_p  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_128_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.812ns  (clk_128_p rise@7.812ns - clk_128_p rise@0.000ns)
  Data Path Delay:        1.279ns  (logic 0.440ns (34.402%)  route 0.839ns (65.598%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.617ns = ( 11.429 - 7.812 ) 
    Source Clock Delay      (SCD):    4.109ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.052ns (routing 2.209ns, distribution 0.843ns)
  Clock Net Delay (Destination): 2.720ns (routing 2.008ns, distribution 0.712ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_128_p rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.029    zcu111_infr_inst/clk_128_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/bufg_128/O
    X0Y4 (CLOCK_ROOT)    net (fo=384, routed)         3.052     4.109    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X3Y263         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_sat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y263         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.188 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_sat_reg/Q
                         net (fo=4, routed)           0.212     4.400    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_sat
    SLICE_X2Y263         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.088     4.488 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gttxreset_out_i_3/O
                         net (fo=4, routed)           0.116     4.604    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/FSM_sequential_sm_reset_tx_reg[0]
    SLICE_X2Y264         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.150     4.754 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/FSM_sequential_sm_reset_tx[2]_i_4/O
                         net (fo=1, routed)           0.270     5.024    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/FSM_sequential_sm_reset_tx_reg[0]_0
    SLICE_X2Y263         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.123     5.147 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/FSM_sequential_sm_reset_tx[2]_i_1/O
                         net (fo=3, routed)           0.241     5.388    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst_n_0
    SLICE_X1Y263         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_128_p rise edge)
                                                      7.812     7.812 r  
    AL16                                              0.000     7.812 r  clk_128_p (IN)
                         net (fo=0)                   0.000     7.812    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     8.358 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.398    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.398 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.287     8.685    zcu111_infr_inst/clk_128_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.709 r  zcu111_infr_inst/bufg_128/O
    X0Y4 (CLOCK_ROOT)    net (fo=384, routed)         2.720    11.429    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X1Y263         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[1]/C
                         clock pessimism              0.397    11.827    
                         clock uncertainty           -0.035    11.791    
    SLICE_X1Y263         FDRE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.061    11.730    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[1]
  -------------------------------------------------------------------
                         required time                         11.730    
                         arrival time                          -5.388    
  -------------------------------------------------------------------
                         slack                                  6.342    

Slack (MET) :             6.343ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_sat_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_128_p  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_128_p  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_128_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.812ns  (clk_128_p rise@7.812ns - clk_128_p rise@0.000ns)
  Data Path Delay:        1.278ns  (logic 0.440ns (34.429%)  route 0.838ns (65.571%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.617ns = ( 11.429 - 7.812 ) 
    Source Clock Delay      (SCD):    4.109ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.052ns (routing 2.209ns, distribution 0.843ns)
  Clock Net Delay (Destination): 2.720ns (routing 2.008ns, distribution 0.712ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_128_p rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.029    zcu111_infr_inst/clk_128_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/bufg_128/O
    X0Y4 (CLOCK_ROOT)    net (fo=384, routed)         3.052     4.109    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X3Y263         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_sat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y263         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.188 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_sat_reg/Q
                         net (fo=4, routed)           0.212     4.400    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_sat
    SLICE_X2Y263         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.088     4.488 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gttxreset_out_i_3/O
                         net (fo=4, routed)           0.116     4.604    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/FSM_sequential_sm_reset_tx_reg[0]
    SLICE_X2Y264         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.150     4.754 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/FSM_sequential_sm_reset_tx[2]_i_4/O
                         net (fo=1, routed)           0.270     5.024    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/FSM_sequential_sm_reset_tx_reg[0]_0
    SLICE_X2Y263         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.123     5.147 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/FSM_sequential_sm_reset_tx[2]_i_1/O
                         net (fo=3, routed)           0.240     5.387    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst_n_0
    SLICE_X1Y263         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_128_p rise edge)
                                                      7.812     7.812 r  
    AL16                                              0.000     7.812 r  clk_128_p (IN)
                         net (fo=0)                   0.000     7.812    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     8.358 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.398    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.398 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.287     8.685    zcu111_infr_inst/clk_128_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.709 r  zcu111_infr_inst/bufg_128/O
    X0Y4 (CLOCK_ROOT)    net (fo=384, routed)         2.720    11.429    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X1Y263         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[0]/C
                         clock pessimism              0.397    11.827    
                         clock uncertainty           -0.035    11.791    
    SLICE_X1Y263         FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.061    11.730    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[0]
  -------------------------------------------------------------------
                         required time                         11.730    
                         arrival time                          -5.387    
  -------------------------------------------------------------------
                         slack                                  6.343    

Slack (MET) :             6.360ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_sat_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_128_p  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_128_p  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_128_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.812ns  (clk_128_p rise@7.812ns - clk_128_p rise@0.000ns)
  Data Path Delay:        1.259ns  (logic 0.440ns (34.948%)  route 0.819ns (65.052%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.614ns = ( 11.426 - 7.812 ) 
    Source Clock Delay      (SCD):    4.109ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.052ns (routing 2.209ns, distribution 0.843ns)
  Clock Net Delay (Destination): 2.717ns (routing 2.008ns, distribution 0.709ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_128_p rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.029    zcu111_infr_inst/clk_128_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/bufg_128/O
    X0Y4 (CLOCK_ROOT)    net (fo=384, routed)         3.052     4.109    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X3Y263         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_sat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y263         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.188 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_sat_reg/Q
                         net (fo=4, routed)           0.212     4.400    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_sat
    SLICE_X2Y263         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.088     4.488 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gttxreset_out_i_3/O
                         net (fo=4, routed)           0.116     4.604    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/FSM_sequential_sm_reset_tx_reg[0]
    SLICE_X2Y264         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.150     4.754 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/FSM_sequential_sm_reset_tx[2]_i_4/O
                         net (fo=1, routed)           0.270     5.024    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/FSM_sequential_sm_reset_tx_reg[0]_0
    SLICE_X2Y263         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.123     5.147 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/FSM_sequential_sm_reset_tx[2]_i_1/O
                         net (fo=3, routed)           0.221     5.368    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst_n_0
    SLICE_X2Y264         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_128_p rise edge)
                                                      7.812     7.812 r  
    AL16                                              0.000     7.812 r  clk_128_p (IN)
                         net (fo=0)                   0.000     7.812    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     8.358 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.398    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.398 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.287     8.685    zcu111_infr_inst/clk_128_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.709 r  zcu111_infr_inst/bufg_128/O
    X0Y4 (CLOCK_ROOT)    net (fo=384, routed)         2.717    11.426    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X2Y264         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[2]/C
                         clock pessimism              0.397    11.824    
                         clock uncertainty           -0.035    11.788    
    SLICE_X2Y264         FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060    11.728    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[2]
  -------------------------------------------------------------------
                         required time                         11.728    
                         arrival time                          -5.368    
  -------------------------------------------------------------------
                         slack                                  6.360    

Slack (MET) :             6.418ns  (required time - arrival time)
  Source:                 tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_128_p  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_128_p  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_128_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.812ns  (clk_128_p rise@7.812ns - clk_128_p rise@0.000ns)
  Data Path Delay:        1.192ns  (logic 0.327ns (27.433%)  route 0.865ns (72.567%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.599ns = ( 11.411 - 7.812 ) 
    Source Clock Delay      (SCD):    4.103ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.046ns (routing 2.209ns, distribution 0.837ns)
  Clock Net Delay (Destination): 2.702ns (routing 2.008ns, distribution 0.694ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_128_p rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.029    zcu111_infr_inst/clk_128_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/bufg_128/O
    X0Y4 (CLOCK_ROOT)    net (fo=384, routed)         3.046     4.103    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X1Y269         FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y269         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     4.183 f  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[2]/Q
                         net (fo=12, routed)          0.356     4.539    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx[2]
    SLICE_X1Y270         LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.099     4.638 f  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx[2]_i_3/O
                         net (fo=2, routed)           0.185     4.823    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/FSM_sequential_sm_reset_tx_reg[0]_0
    SLICE_X2Y269         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.097     4.920 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/FSM_sequential_sm_reset_tx[2]_i_5/O
                         net (fo=1, routed)           0.044     4.964    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/FSM_sequential_sm_reset_tx_reg[0]_1
    SLICE_X2Y269         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.051     5.015 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/FSM_sequential_sm_reset_tx[2]_i_1/O
                         net (fo=3, routed)           0.280     5.295    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst_n_0
    SLICE_X0Y269         FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_128_p rise edge)
                                                      7.812     7.812 r  
    AL16                                              0.000     7.812 r  clk_128_p (IN)
                         net (fo=0)                   0.000     7.812    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     8.358 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.398    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.398 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.287     8.685    zcu111_infr_inst/clk_128_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.709 r  zcu111_infr_inst/bufg_128/O
    X0Y4 (CLOCK_ROOT)    net (fo=384, routed)         2.702    11.411    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X0Y269         FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[1]/C
                         clock pessimism              0.398    11.809    
                         clock uncertainty           -0.035    11.774    
    SLICE_X0Y269         FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.060    11.714    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[1]
  -------------------------------------------------------------------
                         required time                         11.714    
                         arrival time                          -5.295    
  -------------------------------------------------------------------
                         slack                                  6.418    

Slack (MET) :             6.420ns  (required time - arrival time)
  Source:                 tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_128_p  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_128_p  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_128_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.812ns  (clk_128_p rise@7.812ns - clk_128_p rise@0.000ns)
  Data Path Delay:        1.190ns  (logic 0.327ns (27.479%)  route 0.863ns (72.521%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.599ns = ( 11.411 - 7.812 ) 
    Source Clock Delay      (SCD):    4.103ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.046ns (routing 2.209ns, distribution 0.837ns)
  Clock Net Delay (Destination): 2.702ns (routing 2.008ns, distribution 0.694ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_128_p rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.029    zcu111_infr_inst/clk_128_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/bufg_128/O
    X0Y4 (CLOCK_ROOT)    net (fo=384, routed)         3.046     4.103    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X1Y269         FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y269         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     4.183 f  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[2]/Q
                         net (fo=12, routed)          0.356     4.539    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx[2]
    SLICE_X1Y270         LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.099     4.638 f  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx[2]_i_3/O
                         net (fo=2, routed)           0.185     4.823    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/FSM_sequential_sm_reset_tx_reg[0]_0
    SLICE_X2Y269         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.097     4.920 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/FSM_sequential_sm_reset_tx[2]_i_5/O
                         net (fo=1, routed)           0.044     4.964    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/FSM_sequential_sm_reset_tx_reg[0]_1
    SLICE_X2Y269         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.051     5.015 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/FSM_sequential_sm_reset_tx[2]_i_1/O
                         net (fo=3, routed)           0.278     5.293    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst_n_0
    SLICE_X0Y269         FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_128_p rise edge)
                                                      7.812     7.812 r  
    AL16                                              0.000     7.812 r  clk_128_p (IN)
                         net (fo=0)                   0.000     7.812    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     8.358 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.398    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.398 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.287     8.685    zcu111_infr_inst/clk_128_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.709 r  zcu111_infr_inst/bufg_128/O
    X0Y4 (CLOCK_ROOT)    net (fo=384, routed)         2.702    11.411    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X0Y269         FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[0]/C
                         clock pessimism              0.398    11.809    
                         clock uncertainty           -0.035    11.774    
    SLICE_X0Y269         FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.060    11.714    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[0]
  -------------------------------------------------------------------
                         required time                         11.714    
                         arrival time                          -5.293    
  -------------------------------------------------------------------
                         slack                                  6.420    

Slack (MET) :             6.457ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_sat_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_128_p  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_128_p  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_128_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.812ns  (clk_128_p rise@7.812ns - clk_128_p rise@0.000ns)
  Data Path Delay:        1.164ns  (logic 0.411ns (35.309%)  route 0.753ns (64.691%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.614ns = ( 11.426 - 7.812 ) 
    Source Clock Delay      (SCD):    4.107ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.050ns (routing 2.209ns, distribution 0.841ns)
  Clock Net Delay (Destination): 2.717ns (routing 2.008ns, distribution 0.709ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_128_p rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.029    zcu111_infr_inst/clk_128_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/bufg_128/O
    X0Y4 (CLOCK_ROOT)    net (fo=384, routed)         3.050     4.107    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X1Y255         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_sat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y255         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.183 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_sat_reg/Q
                         net (fo=6, routed)           0.200     4.383    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_sat
    SLICE_X0Y255         LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.088     4.471 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx[2]_i_6/O
                         net (fo=1, routed)           0.099     4.570    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/FSM_sequential_sm_reset_rx_reg[0]_0
    SLICE_X0Y256         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.124     4.694 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/FSM_sequential_sm_reset_rx[2]_i_5/O
                         net (fo=1, routed)           0.218     4.912    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/FSM_sequential_sm_reset_rx_reg[0]_1
    SLICE_X0Y256         LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.123     5.035 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/FSM_sequential_sm_reset_rx[2]_i_1/O
                         net (fo=3, routed)           0.236     5.271    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_2
    SLICE_X0Y255         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_128_p rise edge)
                                                      7.812     7.812 r  
    AL16                                              0.000     7.812 r  clk_128_p (IN)
                         net (fo=0)                   0.000     7.812    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     8.358 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.398    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.398 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.287     8.685    zcu111_infr_inst/clk_128_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.709 r  zcu111_infr_inst/bufg_128/O
    X0Y4 (CLOCK_ROOT)    net (fo=384, routed)         2.717    11.426    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X0Y255         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[0]/C
                         clock pessimism              0.398    11.824    
                         clock uncertainty           -0.035    11.788    
    SLICE_X0Y255         FDRE (Setup_BFF_SLICEL_C_CE)
                                                     -0.060    11.728    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[0]
  -------------------------------------------------------------------
                         required time                         11.728    
                         arrival time                          -5.271    
  -------------------------------------------------------------------
                         slack                                  6.457    

Slack (MET) :             6.457ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_sat_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_128_p  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_128_p  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_128_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.812ns  (clk_128_p rise@7.812ns - clk_128_p rise@0.000ns)
  Data Path Delay:        1.164ns  (logic 0.411ns (35.309%)  route 0.753ns (64.691%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.614ns = ( 11.426 - 7.812 ) 
    Source Clock Delay      (SCD):    4.107ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.050ns (routing 2.209ns, distribution 0.841ns)
  Clock Net Delay (Destination): 2.717ns (routing 2.008ns, distribution 0.709ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_128_p rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.029    zcu111_infr_inst/clk_128_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/bufg_128/O
    X0Y4 (CLOCK_ROOT)    net (fo=384, routed)         3.050     4.107    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X1Y255         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_sat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y255         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.183 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_sat_reg/Q
                         net (fo=6, routed)           0.200     4.383    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_sat
    SLICE_X0Y255         LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.088     4.471 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx[2]_i_6/O
                         net (fo=1, routed)           0.099     4.570    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/FSM_sequential_sm_reset_rx_reg[0]_0
    SLICE_X0Y256         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.124     4.694 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/FSM_sequential_sm_reset_rx[2]_i_5/O
                         net (fo=1, routed)           0.218     4.912    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/FSM_sequential_sm_reset_rx_reg[0]_1
    SLICE_X0Y256         LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.123     5.035 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/FSM_sequential_sm_reset_rx[2]_i_1/O
                         net (fo=3, routed)           0.236     5.271    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_2
    SLICE_X0Y255         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_128_p rise edge)
                                                      7.812     7.812 r  
    AL16                                              0.000     7.812 r  clk_128_p (IN)
                         net (fo=0)                   0.000     7.812    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     8.358 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.398    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.398 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.287     8.685    zcu111_infr_inst/clk_128_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.709 r  zcu111_infr_inst/bufg_128/O
    X0Y4 (CLOCK_ROOT)    net (fo=384, routed)         2.717    11.426    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X0Y255         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[1]/C
                         clock pessimism              0.398    11.824    
                         clock uncertainty           -0.035    11.788    
    SLICE_X0Y255         FDRE (Setup_AFF_SLICEL_C_CE)
                                                     -0.060    11.728    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[1]
  -------------------------------------------------------------------
                         required time                         11.728    
                         arrival time                          -5.271    
  -------------------------------------------------------------------
                         slack                                  6.457    

Slack (MET) :             6.457ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_sat_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_128_p  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_128_p  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_128_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.812ns  (clk_128_p rise@7.812ns - clk_128_p rise@0.000ns)
  Data Path Delay:        1.164ns  (logic 0.411ns (35.309%)  route 0.753ns (64.691%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.614ns = ( 11.426 - 7.812 ) 
    Source Clock Delay      (SCD):    4.107ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.050ns (routing 2.209ns, distribution 0.841ns)
  Clock Net Delay (Destination): 2.717ns (routing 2.008ns, distribution 0.709ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_128_p rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.029    zcu111_infr_inst/clk_128_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/bufg_128/O
    X0Y4 (CLOCK_ROOT)    net (fo=384, routed)         3.050     4.107    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X1Y255         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_sat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y255         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.183 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_sat_reg/Q
                         net (fo=6, routed)           0.200     4.383    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_sat
    SLICE_X0Y255         LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.088     4.471 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx[2]_i_6/O
                         net (fo=1, routed)           0.099     4.570    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/FSM_sequential_sm_reset_rx_reg[0]_0
    SLICE_X0Y256         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.124     4.694 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/FSM_sequential_sm_reset_rx[2]_i_5/O
                         net (fo=1, routed)           0.218     4.912    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/FSM_sequential_sm_reset_rx_reg[0]_1
    SLICE_X0Y256         LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.123     5.035 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/FSM_sequential_sm_reset_rx[2]_i_1/O
                         net (fo=3, routed)           0.236     5.271    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_2
    SLICE_X0Y255         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_128_p rise edge)
                                                      7.812     7.812 r  
    AL16                                              0.000     7.812 r  clk_128_p (IN)
                         net (fo=0)                   0.000     7.812    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     8.358 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.398    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.398 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.287     8.685    zcu111_infr_inst/clk_128_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.709 r  zcu111_infr_inst/bufg_128/O
    X0Y4 (CLOCK_ROOT)    net (fo=384, routed)         2.717    11.426    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X0Y255         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[2]/C
                         clock pessimism              0.398    11.824    
                         clock uncertainty           -0.035    11.788    
    SLICE_X0Y255         FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060    11.728    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[2]
  -------------------------------------------------------------------
                         required time                         11.728    
                         arrival time                          -5.271    
  -------------------------------------------------------------------
                         slack                                  6.457    

Slack (MET) :             6.481ns  (required time - arrival time)
  Source:                 tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_128_p  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_128_p  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_128_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.812ns  (clk_128_p rise@7.812ns - clk_128_p rise@0.000ns)
  Data Path Delay:        1.214ns  (logic 0.327ns (26.936%)  route 0.887ns (73.064%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.595ns = ( 11.407 - 7.812 ) 
    Source Clock Delay      (SCD):    4.062ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.005ns (routing 2.209ns, distribution 0.796ns)
  Clock Net Delay (Destination): 2.698ns (routing 2.008ns, distribution 0.690ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_128_p rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.029    zcu111_infr_inst/clk_128_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/bufg_128/O
    X0Y4 (CLOCK_ROOT)    net (fo=384, routed)         3.005     4.062    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X3Y273         FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y273         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     4.141 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[25]/Q
                         net (fo=3, routed)           0.288     4.429    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[25]
    SLICE_X2Y272         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149     4.578 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_4/O
                         net (fo=1, routed)           0.144     4.722    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_4_n_0
    SLICE_X2Y271         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.099     4.821 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_1/O
                         net (fo=26, routed)          0.455     5.276    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_1_n_0
    SLICE_X3Y272         FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_128_p rise edge)
                                                      7.812     7.812 r  
    AL16                                              0.000     7.812 r  clk_128_p (IN)
                         net (fo=0)                   0.000     7.812    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     8.358 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.398    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.398 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.287     8.685    zcu111_infr_inst/clk_128_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.709 r  zcu111_infr_inst/bufg_128/O
    X0Y4 (CLOCK_ROOT)    net (fo=384, routed)         2.698    11.407    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X3Y272         FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[16]/C
                         clock pessimism              0.446    11.853    
                         clock uncertainty           -0.035    11.818    
    SLICE_X3Y272         FDRE (Setup_AFF_SLICEL_C_CE)
                                                     -0.060    11.758    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[16]
  -------------------------------------------------------------------
                         required time                         11.758    
                         arrival time                          -5.276    
  -------------------------------------------------------------------
                         slack                                  6.481    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_sync3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_128_p  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_128_p  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_128_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_128_p rise@0.000ns - clk_128_p rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.059ns (28.095%)  route 0.151ns (71.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.116ns
    Source Clock Delay      (SCD):    3.604ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Net Delay (Source):      2.707ns (routing 2.008ns, distribution 0.699ns)
  Clock Net Delay (Destination): 3.059ns (routing 2.209ns, distribution 0.850ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_128_p rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     0.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.287     0.873    zcu111_infr_inst/clk_128_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.897 r  zcu111_infr_inst/bufg_128/O
    X0Y4 (CLOCK_ROOT)    net (fo=384, routed)         2.707     3.604    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X0Y260         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_sync3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y260         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     3.663 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_sync3_reg/Q
                         net (fo=1, routed)           0.151     3.814    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_sync3
    SLICE_X1Y257         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_128_p rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.029    zcu111_infr_inst/clk_128_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/bufg_128/O
    X0Y4 (CLOCK_ROOT)    net (fo=384, routed)         3.059     4.116    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X1Y257         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_out_reg/C
                         clock pessimism             -0.398     3.719    
    SLICE_X1Y257         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.062     3.781    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_out_reg
  -------------------------------------------------------------------
                         required time                         -3.781    
                         arrival time                           3.814    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_128_p  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_128_p  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_128_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_128_p rise@0.000ns - clk_128_p rise@0.000ns)
  Data Path Delay:        0.092ns  (logic 0.059ns (64.130%)  route 0.033ns (35.870%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.547ns
    Source Clock Delay      (SCD):    2.185ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Net Delay (Source):      1.662ns (routing 1.199ns, distribution 0.463ns)
  Clock Net Delay (Destination): 1.870ns (routing 1.336ns, distribution 0.534ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_128_p rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     0.506    zcu111_infr_inst/clk_128_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.523 r  zcu111_infr_inst/bufg_128/O
    X0Y4 (CLOCK_ROOT)    net (fo=384, routed)         1.662     2.185    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X4Y256         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y256         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.224 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[8]/Q
                         net (fo=4, routed)           0.027     2.251    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[8]
    SLICE_X4Y256         LUT5 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.020     2.271 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_2/O
                         net (fo=1, routed)           0.006     2.277    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/p_0_in__1[9]
    SLICE_X4Y256         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_128_p rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.181     0.658    zcu111_infr_inst/clk_128_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.677 r  zcu111_infr_inst/bufg_128/O
    X0Y4 (CLOCK_ROOT)    net (fo=384, routed)         1.870     2.547    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X4Y256         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[9]/C
                         clock pessimism             -0.356     2.191    
    SLICE_X4Y256         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.238    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.238    
                         arrival time                           2.277    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_128_p  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_ctr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_128_p  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_128_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_128_p rise@0.000ns - clk_128_p rise@0.000ns)
  Data Path Delay:        0.092ns  (logic 0.059ns (64.130%)  route 0.033ns (35.870%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.549ns
    Source Clock Delay      (SCD):    2.186ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Net Delay (Source):      1.663ns (routing 1.199ns, distribution 0.464ns)
  Clock Net Delay (Destination): 1.872ns (routing 1.336ns, distribution 0.536ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_128_p rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     0.506    zcu111_infr_inst/clk_128_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.523 r  zcu111_infr_inst/bufg_128/O
    X0Y4 (CLOCK_ROOT)    net (fo=384, routed)         1.663     2.186    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X2Y263         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y263         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.225 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_ctr_reg[1]/Q
                         net (fo=4, routed)           0.027     2.252    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_ctr[1]
    SLICE_X2Y263         LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.020     2.272 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_ctr[2]_i_1/O
                         net (fo=1, routed)           0.006     2.278    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/p_1_in[2]
    SLICE_X2Y263         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_ctr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_128_p rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.181     0.658    zcu111_infr_inst/clk_128_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.677 r  zcu111_infr_inst/bufg_128/O
    X0Y4 (CLOCK_ROOT)    net (fo=384, routed)         1.872     2.549    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X2Y263         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_ctr_reg[2]/C
                         clock pessimism             -0.357     2.192    
    SLICE_X2Y263         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.239    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_ctr_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.239    
                         arrival time                           2.278    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_128_p  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_ctr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_128_p  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_128_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_128_p rise@0.000ns - clk_128_p rise@0.000ns)
  Data Path Delay:        0.092ns  (logic 0.059ns (64.130%)  route 0.033ns (35.870%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.541ns
    Source Clock Delay      (SCD):    2.179ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Net Delay (Source):      1.656ns (routing 1.199ns, distribution 0.457ns)
  Clock Net Delay (Destination): 1.864ns (routing 1.336ns, distribution 0.528ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_128_p rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     0.506    zcu111_infr_inst/clk_128_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.523 r  zcu111_infr_inst/bufg_128/O
    X0Y4 (CLOCK_ROOT)    net (fo=384, routed)         1.656     2.179    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X3Y266         FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y266         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.218 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_ctr_reg[1]/Q
                         net (fo=4, routed)           0.027     2.245    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_ctr[1]
    SLICE_X3Y266         LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.020     2.265 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_ctr[2]_i_1/O
                         net (fo=1, routed)           0.006     2.271    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_ctr[2]_i_1_n_0
    SLICE_X3Y266         FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_ctr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_128_p rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.181     0.658    zcu111_infr_inst/clk_128_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.677 r  zcu111_infr_inst/bufg_128/O
    X0Y4 (CLOCK_ROOT)    net (fo=384, routed)         1.864     2.541    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X3Y266         FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_ctr_reg[2]/C
                         clock pessimism             -0.356     2.185    
    SLICE_X3Y266         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.232    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_ctr_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.232    
                         arrival time                           2.271    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst/i_in_sync3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_128_p  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst/i_in_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_128_p  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_128_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_128_p rise@0.000ns - clk_128_p rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.060ns (39.216%)  route 0.093ns (60.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.096ns
    Source Clock Delay      (SCD):    3.597ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Net Delay (Source):      2.700ns (routing 2.008ns, distribution 0.692ns)
  Clock Net Delay (Destination): 3.039ns (routing 2.209ns, distribution 0.830ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_128_p rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     0.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.287     0.873    zcu111_infr_inst/clk_128_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.897 r  zcu111_infr_inst/bufg_128/O
    X0Y4 (CLOCK_ROOT)    net (fo=384, routed)         2.700     3.597    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X1Y271         FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst/i_in_sync3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y271         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.060     3.657 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst/i_in_sync3_reg/Q
                         net (fo=1, routed)           0.093     3.750    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst/i_in_sync3
    SLICE_X1Y270         FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst/i_in_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_128_p rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.029    zcu111_infr_inst/clk_128_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/bufg_128/O
    X0Y4 (CLOCK_ROOT)    net (fo=384, routed)         3.039     4.096    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X1Y270         FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst/i_in_out_reg/C
                         clock pessimism             -0.446     3.650    
    SLICE_X1Y270         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.060     3.710    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst/i_in_out_reg
  -------------------------------------------------------------------
                         required time                         -3.710    
                         arrival time                           3.750    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_128_p  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_128_p  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_128_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_128_p rise@0.000ns - clk_128_p rise@0.000ns)
  Data Path Delay:        0.093ns  (logic 0.059ns (63.441%)  route 0.034ns (36.559%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.540ns
    Source Clock Delay      (SCD):    2.178ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Net Delay (Source):      1.655ns (routing 1.199ns, distribution 0.456ns)
  Clock Net Delay (Destination): 1.863ns (routing 1.336ns, distribution 0.527ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_128_p rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     0.506    zcu111_infr_inst/clk_128_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.523 r  zcu111_infr_inst/bufg_128/O
    X0Y4 (CLOCK_ROOT)    net (fo=384, routed)         1.655     2.178    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X4Y270         FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y270         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     2.217 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[8]/Q
                         net (fo=4, routed)           0.028     2.245    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[8]
    SLICE_X4Y270         LUT5 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.020     2.265 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_2/O
                         net (fo=1, routed)           0.006     2.271    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/p_0_in__1[9]
    SLICE_X4Y270         FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_128_p rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.181     0.658    zcu111_infr_inst/clk_128_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.677 r  zcu111_infr_inst/bufg_128/O
    X0Y4 (CLOCK_ROOT)    net (fo=384, routed)         1.863     2.540    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X4Y270         FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[9]/C
                         clock pessimism             -0.356     2.184    
    SLICE_X4Y270         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     2.231    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.231    
                         arrival time                           2.271    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_128_p  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_pll_and_datapath_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_128_p  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_128_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_128_p rise@0.000ns - clk_128_p rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.059ns (60.204%)  route 0.039ns (39.796%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.548ns
    Source Clock Delay      (SCD):    2.189ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Net Delay (Source):      1.666ns (routing 1.199ns, distribution 0.467ns)
  Clock Net Delay (Destination): 1.871ns (routing 1.336ns, distribution 0.535ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_128_p rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     0.506    zcu111_infr_inst/clk_128_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.523 r  zcu111_infr_inst/bufg_128/O
    X0Y4 (CLOCK_ROOT)    net (fo=384, routed)         1.666     2.189    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X2Y258         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y258         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     2.228 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[0]/Q
                         net (fo=8, routed)           0.033     2.261    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all[0]
    SLICE_X2Y258         LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.020     2.281 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_pll_and_datapath_int_i_1/O
                         net (fo=1, routed)           0.006     2.287    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_pll_and_datapath_int_i_1_n_0
    SLICE_X2Y258         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_pll_and_datapath_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_128_p rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.181     0.658    zcu111_infr_inst/clk_128_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.677 r  zcu111_infr_inst/bufg_128/O
    X0Y4 (CLOCK_ROOT)    net (fo=384, routed)         1.871     2.548    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X2Y258         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_pll_and_datapath_int_reg/C
                         clock pessimism             -0.349     2.199    
    SLICE_X2Y258         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     2.246    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_pll_and_datapath_int_reg
  -------------------------------------------------------------------
                         required time                         -2.246    
                         arrival time                           2.287    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_128_p  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_128_p  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_128_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_128_p rise@0.000ns - clk_128_p rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.059ns (62.766%)  route 0.035ns (37.234%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.548ns
    Source Clock Delay      (SCD):    2.186ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Net Delay (Source):      1.663ns (routing 1.199ns, distribution 0.464ns)
  Clock Net Delay (Destination): 1.871ns (routing 1.336ns, distribution 0.535ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_128_p rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     0.506    zcu111_infr_inst/clk_128_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.523 r  zcu111_infr_inst/bufg_128/O
    X0Y4 (CLOCK_ROOT)    net (fo=384, routed)         1.663     2.186    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X2Y256         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y256         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.225 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[1]/Q
                         net (fo=8, routed)           0.029     2.254    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[1]
    SLICE_X2Y256         LUT3 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.020     2.274 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[2]_i_1/O
                         net (fo=1, routed)           0.006     2.280    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/p_0_in__1[2]
    SLICE_X2Y256         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_128_p rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.181     0.658    zcu111_infr_inst/clk_128_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.677 r  zcu111_infr_inst/bufg_128/O
    X0Y4 (CLOCK_ROOT)    net (fo=384, routed)         1.871     2.548    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X2Y256         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[2]/C
                         clock pessimism             -0.356     2.192    
    SLICE_X2Y256         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.239    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.239    
                         arrival time                           2.280    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_sat_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_128_p  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_sat_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_128_p  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_128_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_128_p rise@0.000ns - clk_128_p rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.537ns
    Source Clock Delay      (SCD):    2.176ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Net Delay (Source):      1.653ns (routing 1.199ns, distribution 0.454ns)
  Clock Net Delay (Destination): 1.860ns (routing 1.336ns, distribution 0.524ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_128_p rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     0.506    zcu111_infr_inst/clk_128_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.523 r  zcu111_infr_inst/bufg_128/O
    X0Y4 (CLOCK_ROOT)    net (fo=384, routed)         1.653     2.176    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X3Y266         FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_sat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y266         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.215 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_sat_reg/Q
                         net (fo=5, routed)           0.027     2.242    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_sat
    SLICE_X3Y266         LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.014     2.256 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_sat_i_1/O
                         net (fo=1, routed)           0.016     2.272    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_sat_i_1_n_0
    SLICE_X3Y266         FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_sat_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_128_p rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.181     0.658    zcu111_infr_inst/clk_128_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.677 r  zcu111_infr_inst/bufg_128/O
    X0Y4 (CLOCK_ROOT)    net (fo=384, routed)         1.860     2.537    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X3Y266         FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_sat_reg/C
                         clock pessimism             -0.355     2.182    
    SLICE_X3Y266         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     2.228    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_sat_reg
  -------------------------------------------------------------------
                         required time                         -2.228    
                         arrival time                           2.272    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/rxuserrdy_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_128_p  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/rxuserrdy_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_128_p  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_128_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_128_p rise@0.000ns - clk_128_p rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.540ns
    Source Clock Delay      (SCD):    2.179ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Net Delay (Source):      1.656ns (routing 1.199ns, distribution 0.457ns)
  Clock Net Delay (Destination): 1.863ns (routing 1.336ns, distribution 0.527ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_128_p rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     0.506    zcu111_infr_inst/clk_128_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.523 r  zcu111_infr_inst/bufg_128/O
    X0Y4 (CLOCK_ROOT)    net (fo=384, routed)         1.656     2.179    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X0Y257         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/rxuserrdy_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y257         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.218 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/rxuserrdy_out_reg/Q
                         net (fo=2, routed)           0.027     2.245    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/gen_gtwizard_gtye4.rxuserrdy_int
    SLICE_X0Y257         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.014     2.259 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/rxuserrdy_out_i_1/O
                         net (fo=1, routed)           0.016     2.275    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_1
    SLICE_X0Y257         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/rxuserrdy_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_128_p rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.181     0.658    zcu111_infr_inst/clk_128_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.677 r  zcu111_infr_inst/bufg_128/O
    X0Y4 (CLOCK_ROOT)    net (fo=384, routed)         1.863     2.540    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X0Y257         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/rxuserrdy_out_reg/C
                         clock pessimism             -0.355     2.185    
    SLICE_X0Y257         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     2.231    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/rxuserrdy_out_reg
  -------------------------------------------------------------------
                         required time                         -2.231    
                         arrival time                           2.275    
  -------------------------------------------------------------------
                         slack                                  0.044    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_128_p
Waveform(ns):       { 0.000 3.906 }
Period(ns):         7.812
Sources:            { clk_128_p }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTYE4_CHANNEL/DRPCLK  n/a            4.000         7.812       3.812      GTYE4_CHANNEL_X0Y6  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTYE4_CHANNEL/DRPCLK  n/a            4.000         7.812       3.812      GTYE4_CHANNEL_X0Y5  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     BUFGCE/I              n/a            1.290         7.812       6.522      BUFGCE_X0Y8         zcu111_infr_inst/bufg_128/I
Min Period        n/a     MMCME4_ADV/CLKIN1     n/a            1.071         7.812       6.741      MMCM_X0Y0           zcu111_infr_inst/user_clk_mmcm_inst/CLKIN1
Min Period        n/a     FDRE/C                n/a            0.550         7.812       7.262      SLICE_X1Y271        tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_core_cdc_sync_watchdog_barking_sync_0/s_out_d2_cdc_to_reg/C
Min Period        n/a     FDRE/C                n/a            0.550         7.812       7.262      SLICE_X1Y271        tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_core_cdc_sync_watchdog_barking_sync_0/s_out_d3_reg/C
Min Period        n/a     FDRE/C                n/a            0.550         7.812       7.262      SLICE_X1Y271        tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_core_cdc_sync_watchdog_barking_sync_0/s_out_d4_reg/C
Min Period        n/a     FDRE/C                n/a            0.550         7.812       7.262      SLICE_X3Y255        tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_core_cdc_sync_watchdog_barking_sync_0/s_out_d2_cdc_to_reg/C
Min Period        n/a     FDRE/C                n/a            0.550         7.812       7.262      SLICE_X3Y255        tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_core_cdc_sync_watchdog_barking_sync_0/s_out_d3_reg/C
Min Period        n/a     FDRE/C                n/a            0.550         7.812       7.262      SLICE_X3Y255        tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_core_cdc_sync_watchdog_barking_sync_0/s_out_d4_reg/C
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1     n/a            2.344         3.906       1.562      MMCM_X0Y0           zcu111_infr_inst/user_clk_mmcm_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1     n/a            2.344         3.906       1.562      MMCM_X0Y0           zcu111_infr_inst/user_clk_mmcm_inst/CLKIN1
Low Pulse Width   Slow    GTYE4_CHANNEL/DRPCLK  n/a            1.800         3.906       2.106      GTYE4_CHANNEL_X0Y6  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTYE4_CHANNEL/DRPCLK  n/a            1.800         3.906       2.106      GTYE4_CHANNEL_X0Y6  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTYE4_CHANNEL/DRPCLK  n/a            1.800         3.906       2.106      GTYE4_CHANNEL_X0Y5  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTYE4_CHANNEL/DRPCLK  n/a            1.800         3.906       2.106      GTYE4_CHANNEL_X0Y5  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    FDRE/C                n/a            0.275         3.906       3.631      SLICE_X3Y255        tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_core_cdc_sync_watchdog_barking_sync_0/s_out_d4_reg/C
Low Pulse Width   Fast    FDRE/C                n/a            0.275         3.906       3.631      SLICE_X1Y273        tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[0]/C
Low Pulse Width   Fast    FDRE/C                n/a            0.275         3.906       3.631      SLICE_X1Y273        tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[1]/C
Low Pulse Width   Fast    FDRE/C                n/a            0.275         3.906       3.631      SLICE_X1Y273        tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[2]/C
High Pulse Width  Slow    MMCME4_ADV/CLKIN1     n/a            2.344         3.906       1.562      MMCM_X0Y0           zcu111_infr_inst/user_clk_mmcm_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1     n/a            2.344         3.906       1.562      MMCM_X0Y0           zcu111_infr_inst/user_clk_mmcm_inst/CLKIN1
High Pulse Width  Slow    GTYE4_CHANNEL/DRPCLK  n/a            1.800         3.906       2.106      GTYE4_CHANNEL_X0Y5  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTYE4_CHANNEL/DRPCLK  n/a            1.800         3.906       2.106      GTYE4_CHANNEL_X0Y6  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTYE4_CHANNEL/DRPCLK  n/a            1.800         3.906       2.106      GTYE4_CHANNEL_X0Y6  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTYE4_CHANNEL/DRPCLK  n/a            1.800         3.906       2.106      GTYE4_CHANNEL_X0Y5  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    FDRE/C                n/a            0.275         3.906       3.631      SLICE_X1Y271        tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_core_cdc_sync_watchdog_barking_sync_0/s_out_d4_reg/C
High Pulse Width  Slow    FDRE/C                n/a            0.275         3.906       3.631      SLICE_X3Y255        tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_core_cdc_sync_watchdog_barking_sync_0/s_out_d4_reg/C
High Pulse Width  Slow    FDRE/C                n/a            0.275         3.906       3.631      SLICE_X1Y272        tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/i_in_out_reg/C
High Pulse Width  Slow    FDRE/C                n/a            0.275         3.906       3.631      SLICE_X2Y267        tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  user_clk_mmcm
  To Clock:  user_clk_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        0.987ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.515ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.987ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_inst/zcu111_tengbe_tx_rx_struct/gbe1/rxs/ss/add_del/op_mem_20_24_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_11/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E2 clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.477ns  (logic 0.076ns (3.068%)  route 2.401ns (96.932%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.043ns = ( 7.949 - 3.906 ) 
    Source Clock Delay      (SCD):    3.720ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.485ns (routing 1.164ns, distribution 1.321ns)
  Clock Net Delay (Destination): 2.256ns (routing 1.058ns, distribution 1.198ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.090    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y2 (CLOCK_ROOT)    net (fo=6046, routed)        2.485     3.720    zcu111_tengbe_tx_rx_inst/zcu111_tengbe_tx_rx_struct/gbe1/rxs/ss/add_del/O[0]
    SLICE_X27Y294        FDRE                                         r  zcu111_tengbe_tx_rx_inst/zcu111_tengbe_tx_rx_struct/gbe1/rxs/ss/add_del/op_mem_20_24_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y294        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.796 r  zcu111_tengbe_tx_rx_inst/zcu111_tengbe_tx_rx_struct/gbe1/rxs/ss/add_del/op_mem_20_24_reg[0][7]/Q
                         net (fo=24, routed)          2.401     6.197    axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_0_0[7]
    RAMB36_X2Y67         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_11/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_128_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.825    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.455 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.669    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.693 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y2 (CLOCK_ROOT)    net (fo=6046, routed)        2.256     7.949    axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/O[0]
    RAMB36_X2Y67         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_11/CLKBWRCLK
                         clock pessimism             -0.419     7.530    
                         clock uncertainty           -0.062     7.469    
    RAMB36_X2Y67         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.284     7.185    axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_11
  -------------------------------------------------------------------
                         required time                          7.185    
                         arrival time                          -6.197    
  -------------------------------------------------------------------
                         slack                                  0.987    

Slack (MET) :             0.998ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_inst/zcu111_tengbe_tx_rx_struct/gbe1/txs/ss/add_del/op_mem_20_24_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_14/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E2 clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.584ns  (logic 0.076ns (2.941%)  route 2.508ns (97.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.050ns = ( 7.956 - 3.906 ) 
    Source Clock Delay      (SCD):    3.661ns
    Clock Pessimism Removal (CPR):    -0.366ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.426ns (routing 1.164ns, distribution 1.262ns)
  Clock Net Delay (Destination): 2.263ns (routing 1.058ns, distribution 1.205ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.090    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y2 (CLOCK_ROOT)    net (fo=6046, routed)        2.426     3.661    zcu111_tengbe_tx_rx_inst/zcu111_tengbe_tx_rx_struct/gbe1/txs/ss/add_del/O[0]
    SLICE_X41Y305        FDRE                                         r  zcu111_tengbe_tx_rx_inst/zcu111_tengbe_tx_rx_struct/gbe1/txs/ss/add_del/op_mem_20_24_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y305        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     3.737 r  zcu111_tengbe_tx_rx_inst/zcu111_tengbe_tx_rx_struct/gbe1/txs/ss/add_del/op_mem_20_24_reg[0][2]/Q
                         net (fo=24, routed)          2.508     6.245    axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_0_0[2]
    RAMB36_X6Y66         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_14/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_128_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.825    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.455 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.669    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.693 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y2 (CLOCK_ROOT)    net (fo=6046, routed)        2.263     7.956    axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/O[0]
    RAMB36_X6Y66         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_14/CLKBWRCLK
                         clock pessimism             -0.366     7.590    
                         clock uncertainty           -0.062     7.528    
    RAMB36_X6Y66         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.285     7.243    axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_14
  -------------------------------------------------------------------
                         required time                          7.243    
                         arrival time                          -6.245    
  -------------------------------------------------------------------
                         slack                                  0.998    

Slack (MET) :             1.005ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_inst/zcu111_tengbe_tx_rx_struct/gbe1/txs/ss/add_del/op_mem_20_24_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_9/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E2 clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.577ns  (logic 0.076ns (2.949%)  route 2.501ns (97.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.074ns = ( 7.980 - 3.906 ) 
    Source Clock Delay      (SCD):    3.683ns
    Clock Pessimism Removal (CPR):    -0.366ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.448ns (routing 1.164ns, distribution 1.284ns)
  Clock Net Delay (Destination): 2.287ns (routing 1.058ns, distribution 1.229ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.090    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y2 (CLOCK_ROOT)    net (fo=6046, routed)        2.448     3.683    zcu111_tengbe_tx_rx_inst/zcu111_tengbe_tx_rx_struct/gbe1/txs/ss/add_del/O[0]
    SLICE_X39Y314        FDRE                                         r  zcu111_tengbe_tx_rx_inst/zcu111_tengbe_tx_rx_struct/gbe1/txs/ss/add_del/op_mem_20_24_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y314        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.759 r  zcu111_tengbe_tx_rx_inst/zcu111_tengbe_tx_rx_struct/gbe1/txs/ss/add_del/op_mem_20_24_reg[0][1]/Q
                         net (fo=24, routed)          2.501     6.260    axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_0_0[1]
    RAMB36_X6Y61         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_9/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_128_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.825    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.455 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.669    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.693 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y2 (CLOCK_ROOT)    net (fo=6046, routed)        2.287     7.980    axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/O[0]
    RAMB36_X6Y61         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_9/CLKBWRCLK
                         clock pessimism             -0.366     7.614    
                         clock uncertainty           -0.062     7.552    
    RAMB36_X6Y61         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.287     7.265    axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_9
  -------------------------------------------------------------------
                         required time                          7.265    
                         arrival time                          -6.260    
  -------------------------------------------------------------------
                         slack                                  1.005    

Slack (MET) :             1.017ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_inst/zcu111_tengbe_tx_rx_struct/gbe1/rxs/ss/add_del/op_mem_20_24_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_14/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E2 clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.460ns  (logic 0.076ns (3.089%)  route 2.384ns (96.911%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.056ns = ( 7.962 - 3.906 ) 
    Source Clock Delay      (SCD):    3.720ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.485ns (routing 1.164ns, distribution 1.321ns)
  Clock Net Delay (Destination): 2.269ns (routing 1.058ns, distribution 1.211ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.090    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y2 (CLOCK_ROOT)    net (fo=6046, routed)        2.485     3.720    zcu111_tengbe_tx_rx_inst/zcu111_tengbe_tx_rx_struct/gbe1/rxs/ss/add_del/O[0]
    SLICE_X27Y294        FDRE                                         r  zcu111_tengbe_tx_rx_inst/zcu111_tengbe_tx_rx_struct/gbe1/rxs/ss/add_del/op_mem_20_24_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y294        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.796 r  zcu111_tengbe_tx_rx_inst/zcu111_tengbe_tx_rx_struct/gbe1/rxs/ss/add_del/op_mem_20_24_reg[0][7]/Q
                         net (fo=24, routed)          2.384     6.180    axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_0_0[7]
    RAMB36_X2Y70         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_14/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_128_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.825    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.455 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.669    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.693 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y2 (CLOCK_ROOT)    net (fo=6046, routed)        2.269     7.962    axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/O[0]
    RAMB36_X2Y70         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_14/CLKBWRCLK
                         clock pessimism             -0.419     7.543    
                         clock uncertainty           -0.062     7.482    
    RAMB36_X2Y70         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.284     7.198    axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_14
  -------------------------------------------------------------------
                         required time                          7.198    
                         arrival time                          -6.180    
  -------------------------------------------------------------------
                         slack                                  1.017    

Slack (MET) :             1.020ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_inst/zcu111_tengbe_tx_rx_struct/gbe1/txs/ss/add_del/op_mem_20_24_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_0/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E2 clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.478ns  (logic 0.076ns (3.067%)  route 2.402ns (96.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.043ns = ( 7.949 - 3.906 ) 
    Source Clock Delay      (SCD):    3.661ns
    Clock Pessimism Removal (CPR):    -0.366ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.426ns (routing 1.164ns, distribution 1.262ns)
  Clock Net Delay (Destination): 2.256ns (routing 1.058ns, distribution 1.198ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.090    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y2 (CLOCK_ROOT)    net (fo=6046, routed)        2.426     3.661    zcu111_tengbe_tx_rx_inst/zcu111_tengbe_tx_rx_struct/gbe1/txs/ss/add_del/O[0]
    SLICE_X41Y305        FDRE                                         r  zcu111_tengbe_tx_rx_inst/zcu111_tengbe_tx_rx_struct/gbe1/txs/ss/add_del/op_mem_20_24_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y305        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.737 r  zcu111_tengbe_tx_rx_inst/zcu111_tengbe_tx_rx_struct/gbe1/txs/ss/add_del/op_mem_20_24_reg[0][0]/Q
                         net (fo=24, routed)          2.402     6.139    axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_0_0[0]
    RAMB36_X3Y60         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_0/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_128_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.825    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.455 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.669    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.693 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y2 (CLOCK_ROOT)    net (fo=6046, routed)        2.256     7.949    axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/O[0]
    RAMB36_X3Y60         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_0/CLKBWRCLK
                         clock pessimism             -0.366     7.583    
                         clock uncertainty           -0.062     7.521    
    RAMB36_X3Y60         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.362     7.159    axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          7.159    
                         arrival time                          -6.139    
  -------------------------------------------------------------------
                         slack                                  1.020    

Slack (MET) :             1.035ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_inst/zcu111_tengbe_tx_rx_struct/gbe1/rxs/ss/add_del/op_mem_20_24_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_7/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E2 clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.515ns  (logic 0.081ns (3.221%)  route 2.434ns (96.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.174ns = ( 8.080 - 3.906 ) 
    Source Clock Delay      (SCD):    3.744ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.509ns (routing 1.164ns, distribution 1.345ns)
  Clock Net Delay (Destination): 2.387ns (routing 1.058ns, distribution 1.329ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.090    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y2 (CLOCK_ROOT)    net (fo=6046, routed)        2.509     3.744    zcu111_tengbe_tx_rx_inst/zcu111_tengbe_tx_rx_struct/gbe1/rxs/ss/add_del/O[0]
    SLICE_X26Y293        FDRE                                         r  zcu111_tengbe_tx_rx_inst/zcu111_tengbe_tx_rx_struct/gbe1/rxs/ss/add_del/op_mem_20_24_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y293        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     3.825 r  zcu111_tengbe_tx_rx_inst/zcu111_tengbe_tx_rx_struct/gbe1/rxs/ss/add_del/op_mem_20_24_reg[0][4]/Q
                         net (fo=24, routed)          2.434     6.259    axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_0_0[4]
    RAMB36_X0Y67         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_7/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_128_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.825    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.455 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.669    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.693 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y2 (CLOCK_ROOT)    net (fo=6046, routed)        2.387     8.080    axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/O[0]
    RAMB36_X0Y67         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_7/CLKBWRCLK
                         clock pessimism             -0.419     7.661    
                         clock uncertainty           -0.062     7.600    
    RAMB36_X0Y67         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.305     7.295    axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_7
  -------------------------------------------------------------------
                         required time                          7.295    
                         arrival time                          -6.259    
  -------------------------------------------------------------------
                         slack                                  1.035    

Slack (MET) :             1.041ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_inst/zcu111_tengbe_tx_rx_struct/gbe0/txs/ss/add_del/op_mem_20_24_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            axi4lite_interconnect/axi4lite_gbe0_txs_ss_bram_inst/ipb_gbe0_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_8/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E2 clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.402ns  (logic 0.079ns (3.289%)  route 2.323ns (96.711%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.005ns = ( 7.911 - 3.906 ) 
    Source Clock Delay      (SCD):    3.665ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.430ns (routing 1.164ns, distribution 1.266ns)
  Clock Net Delay (Destination): 2.218ns (routing 1.058ns, distribution 1.160ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.090    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y2 (CLOCK_ROOT)    net (fo=6046, routed)        2.430     3.665    zcu111_tengbe_tx_rx_inst/zcu111_tengbe_tx_rx_struct/gbe0/txs/ss/add_del/O[0]
    SLICE_X47Y289        FDRE                                         r  zcu111_tengbe_tx_rx_inst/zcu111_tengbe_tx_rx_struct/gbe0/txs/ss/add_del/op_mem_20_24_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y289        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.744 r  zcu111_tengbe_tx_rx_inst/zcu111_tengbe_tx_rx_struct/gbe0/txs/ss/add_del/op_mem_20_24_reg[0][6]/Q
                         net (fo=24, routed)          2.323     6.067    axi4lite_interconnect/axi4lite_gbe0_txs_ss_bram_inst/ipb_gbe0_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_0_0[6]
    RAMB36_X3Y45         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_gbe0_txs_ss_bram_inst/ipb_gbe0_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_8/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_128_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.825    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.455 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.669    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.693 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y2 (CLOCK_ROOT)    net (fo=6046, routed)        2.218     7.911    axi4lite_interconnect/axi4lite_gbe0_txs_ss_bram_inst/ipb_gbe0_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/O[0]
    RAMB36_X3Y45         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_gbe0_txs_ss_bram_inst/ipb_gbe0_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_8/CLKBWRCLK
                         clock pessimism             -0.438     7.473    
                         clock uncertainty           -0.062     7.412    
    RAMB36_X3Y45         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.303     7.109    axi4lite_interconnect/axi4lite_gbe0_txs_ss_bram_inst/ipb_gbe0_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_8
  -------------------------------------------------------------------
                         required time                          7.109    
                         arrival time                          -6.067    
  -------------------------------------------------------------------
                         slack                                  1.041    

Slack (MET) :             1.046ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_inst/zcu111_tengbe_tx_rx_struct/gbe1/txs/ss/add_del/op_mem_20_24_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_15/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E2 clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.542ns  (logic 0.076ns (2.990%)  route 2.466ns (97.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.056ns = ( 7.962 - 3.906 ) 
    Source Clock Delay      (SCD):    3.661ns
    Clock Pessimism Removal (CPR):    -0.366ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.426ns (routing 1.164ns, distribution 1.262ns)
  Clock Net Delay (Destination): 2.269ns (routing 1.058ns, distribution 1.211ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.090    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y2 (CLOCK_ROOT)    net (fo=6046, routed)        2.426     3.661    zcu111_tengbe_tx_rx_inst/zcu111_tengbe_tx_rx_struct/gbe1/txs/ss/add_del/O[0]
    SLICE_X41Y305        FDRE                                         r  zcu111_tengbe_tx_rx_inst/zcu111_tengbe_tx_rx_struct/gbe1/txs/ss/add_del/op_mem_20_24_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y305        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     3.737 r  zcu111_tengbe_tx_rx_inst/zcu111_tengbe_tx_rx_struct/gbe1/txs/ss/add_del/op_mem_20_24_reg[0][2]/Q
                         net (fo=24, routed)          2.466     6.203    axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_0_0[2]
    RAMB36_X6Y67         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_15/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_128_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.825    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.455 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.669    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.693 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y2 (CLOCK_ROOT)    net (fo=6046, routed)        2.269     7.962    axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/O[0]
    RAMB36_X6Y67         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_15/CLKBWRCLK
                         clock pessimism             -0.366     7.596    
                         clock uncertainty           -0.062     7.534    
    RAMB36_X6Y67         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.285     7.249    axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_15
  -------------------------------------------------------------------
                         required time                          7.249    
                         arrival time                          -6.203    
  -------------------------------------------------------------------
                         slack                                  1.046    

Slack (MET) :             1.051ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_inst/zcu111_tengbe_tx_rx_struct/gbe1/rxs/ss/add_del/op_mem_20_24_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_15/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E2 clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.402ns  (logic 0.079ns (3.289%)  route 2.323ns (96.711%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.057ns = ( 7.963 - 3.906 ) 
    Source Clock Delay      (SCD):    3.739ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.504ns (routing 1.164ns, distribution 1.340ns)
  Clock Net Delay (Destination): 2.270ns (routing 1.058ns, distribution 1.212ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.090    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y2 (CLOCK_ROOT)    net (fo=6046, routed)        2.504     3.739    zcu111_tengbe_tx_rx_inst/zcu111_tengbe_tx_rx_struct/gbe1/rxs/ss/add_del/O[0]
    SLICE_X26Y293        FDRE                                         r  zcu111_tengbe_tx_rx_inst/zcu111_tengbe_tx_rx_struct/gbe1/rxs/ss/add_del/op_mem_20_24_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y293        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     3.818 r  zcu111_tengbe_tx_rx_inst/zcu111_tengbe_tx_rx_struct/gbe1/rxs/ss/add_del/op_mem_20_24_reg[0][8]/Q
                         net (fo=24, routed)          2.323     6.141    axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_0_0[8]
    RAMB36_X2Y71         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_15/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_128_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.825    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.455 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.669    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.693 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y2 (CLOCK_ROOT)    net (fo=6046, routed)        2.270     7.963    axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/O[0]
    RAMB36_X2Y71         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_15/CLKBWRCLK
                         clock pessimism             -0.419     7.544    
                         clock uncertainty           -0.062     7.483    
    RAMB36_X2Y71         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.290     7.193    axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_15
  -------------------------------------------------------------------
                         required time                          7.193    
                         arrival time                          -6.141    
  -------------------------------------------------------------------
                         slack                                  1.051    

Slack (MET) :             1.053ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_inst/zcu111_tengbe_tx_rx_struct/gbe0/txs/ss/add_del/op_mem_20_24_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            axi4lite_interconnect/axi4lite_gbe0_txs_ss_bram_inst/ipb_gbe0_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_9/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.393ns  (logic 0.079ns (3.301%)  route 2.314ns (96.699%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.008ns = ( 7.914 - 3.906 ) 
    Source Clock Delay      (SCD):    3.639ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.404ns (routing 1.164ns, distribution 1.240ns)
  Clock Net Delay (Destination): 2.221ns (routing 1.058ns, distribution 1.163ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.090    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y2 (CLOCK_ROOT)    net (fo=6046, routed)        2.404     3.639    zcu111_tengbe_tx_rx_inst/zcu111_tengbe_tx_rx_struct/gbe0/txs/ss/add_del/O[0]
    SLICE_X44Y289        FDRE                                         r  zcu111_tengbe_tx_rx_inst/zcu111_tengbe_tx_rx_struct/gbe0/txs/ss/add_del/op_mem_20_24_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y289        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.718 r  zcu111_tengbe_tx_rx_inst/zcu111_tengbe_tx_rx_struct/gbe0/txs/ss/add_del/op_mem_20_24_reg[0][9]/Q
                         net (fo=24, routed)          2.314     6.032    axi4lite_interconnect/axi4lite_gbe0_txs_ss_bram_inst/ipb_gbe0_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_0_0[9]
    RAMB36_X3Y46         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_gbe0_txs_ss_bram_inst/ipb_gbe0_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_9/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_128_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.825    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.455 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.669    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.693 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y2 (CLOCK_ROOT)    net (fo=6046, routed)        2.221     7.914    axi4lite_interconnect/axi4lite_gbe0_txs_ss_bram_inst/ipb_gbe0_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/O[0]
    RAMB36_X3Y46         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_gbe0_txs_ss_bram_inst/ipb_gbe0_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_9/CLKBWRCLK
                         clock pessimism             -0.438     7.476    
                         clock uncertainty           -0.062     7.415    
    RAMB36_X3Y46         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.329     7.086    axi4lite_interconnect/axi4lite_gbe0_txs_ss_bram_inst/ipb_gbe0_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_9
  -------------------------------------------------------------------
                         required time                          7.086    
                         arrival time                          -6.032    
  -------------------------------------------------------------------
                         slack                                  1.053    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_inst/zcu111_tengbe_tx_rx_struct/gbe0/rxbadctr_ctr/count_reg_20_23_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            zcu111_tengbe_tx_rx_inst/zcu111_tengbe_tx_rx_struct/gbe0/rxbadctr/io_delay/op_mem_20_24_reg[0][7]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.058ns (36.943%)  route 0.099ns (63.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.674ns
    Source Clock Delay      (SCD):    3.937ns
    Clock Pessimism Removal (CPR):    -0.373ns
  Clock Net Delay (Source):      2.150ns (routing 1.058ns, distribution 1.092ns)
  Clock Net Delay (Destination): 2.439ns (routing 1.164ns, distribution 1.275ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     0.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     0.919    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.549 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.763    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.787 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y2 (CLOCK_ROOT)    net (fo=6046, routed)        2.150     3.937    zcu111_tengbe_tx_rx_inst/zcu111_tengbe_tx_rx_struct/gbe0/rxbadctr_ctr/O[0]
    SLICE_X52Y275        FDRE                                         r  zcu111_tengbe_tx_rx_inst/zcu111_tengbe_tx_rx_struct/gbe0/rxbadctr_ctr/count_reg_20_23_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y275        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     3.995 r  zcu111_tengbe_tx_rx_inst/zcu111_tengbe_tx_rx_struct/gbe0/rxbadctr_ctr/count_reg_20_23_reg[7]/Q
                         net (fo=2, routed)           0.099     4.094    zcu111_tengbe_tx_rx_inst/zcu111_tengbe_tx_rx_struct/gbe0/rxbadctr/io_delay/count_reg_20_23_reg[7]
    SLICE_X53Y274        SRL16E                                       r  zcu111_tengbe_tx_rx_inst/zcu111_tengbe_tx_rx_struct/gbe0/rxbadctr/io_delay/op_mem_20_24_reg[0][7]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.090    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y2 (CLOCK_ROOT)    net (fo=6046, routed)        2.439     3.674    zcu111_tengbe_tx_rx_inst/zcu111_tengbe_tx_rx_struct/gbe0/rxbadctr/io_delay/O[0]
    SLICE_X53Y274        SRL16E                                       r  zcu111_tengbe_tx_rx_inst/zcu111_tengbe_tx_rx_struct/gbe0/rxbadctr/io_delay/op_mem_20_24_reg[0][7]_srl3/CLK
                         clock pessimism              0.373     4.048    
    SLICE_X53Y274        SRL16E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.032     4.080    zcu111_tengbe_tx_rx_inst/zcu111_tengbe_tx_rx_struct/gbe0/rxbadctr/io_delay/op_mem_20_24_reg[0][7]_srl3
  -------------------------------------------------------------------
                         required time                         -4.080    
                         arrival time                           4.094    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.058ns (37.419%)  route 0.097ns (62.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.663ns
    Source Clock Delay      (SCD):    3.961ns
    Clock Pessimism Removal (CPR):    -0.374ns
  Clock Net Delay (Source):      2.174ns (routing 1.058ns, distribution 1.116ns)
  Clock Net Delay (Destination): 2.428ns (routing 1.164ns, distribution 1.264ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     0.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     0.919    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.549 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.763    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.787 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y2 (CLOCK_ROOT)    net (fo=6046, routed)        2.174     3.961    zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X54Y258        FDCE                                         r  zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y258        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     4.019 r  zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]/Q
                         net (fo=4, routed)           0.097     4.116    zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[8]
    SLICE_X53Y258        FDCE                                         r  zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.090    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y2 (CLOCK_ROOT)    net (fo=6046, routed)        2.428     3.663    zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X53Y258        FDCE                                         r  zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]/C
                         clock pessimism              0.374     4.037    
    SLICE_X53Y258        FDCE (Hold_BFF2_SLICEM_C_D)
                                                      0.062     4.099    zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]
  -------------------------------------------------------------------
                         required time                         -4.099    
                         arrival time                           4.116    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.082ns (47.953%)  route 0.089ns (52.047%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.829ns
    Source Clock Delay      (SCD):    4.094ns
    Clock Pessimism Removal (CPR):    -0.358ns
  Clock Net Delay (Source):      2.307ns (routing 1.058ns, distribution 1.249ns)
  Clock Net Delay (Destination): 2.594ns (routing 1.164ns, distribution 1.430ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     0.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     0.919    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.549 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.763    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.787 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y2 (CLOCK_ROOT)    net (fo=6046, routed)        2.307     4.094    zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X15Y258        FDRE                                         r  zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y258        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     4.154 r  zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/Q
                         net (fo=2, routed)           0.067     4.221    zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[1][1]
    SLICE_X16Y258        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.022     4.243 r  zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[0]_i_1/O
                         net (fo=1, routed)           0.022     4.265    zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[0]
    SLICE_X16Y258        FDRE                                         r  zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.090    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y2 (CLOCK_ROOT)    net (fo=6046, routed)        2.594     3.829    zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X16Y258        FDRE                                         r  zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[0]/C
                         clock pessimism              0.358     4.187    
    SLICE_X16Y258        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     4.247    zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.247    
                         arrival time                           4.265    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_dest_port/sBus_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/app_tx_dest_portR_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    2.264ns
    Clock Pessimism Removal (CPR):    -0.207ns
  Clock Net Delay (Source):      1.314ns (routing 0.634ns, distribution 0.680ns)
  Clock Net Delay (Destination): 1.475ns (routing 0.707ns, distribution 0.768ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.196     0.558    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.788 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.933    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.950 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y2 (CLOCK_ROOT)    net (fo=6046, routed)        1.314     2.264    zcu111_tengbe_tx_rx_dest_port/O[0]
    SLICE_X47Y271        FDRE                                         r  zcu111_tengbe_tx_rx_dest_port/sBus_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y271        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.303 r  zcu111_tengbe_tx_rx_dest_port/sBus_reg[11]/Q
                         net (fo=1, routed)           0.033     2.336    zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/app_tx_dest_port[11]
    SLICE_X47Y271        FDRE                                         r  zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/app_tx_dest_portR_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.222     0.699    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.404 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.569    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.588 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y2 (CLOCK_ROOT)    net (fo=6046, routed)        1.475     2.063    zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/O[0]
    SLICE_X47Y271        FDRE                                         r  zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/app_tx_dest_portR_reg[11]/C
                         clock pessimism              0.207     2.270    
    SLICE_X47Y271        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.317    zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/app_tx_dest_portR_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.317    
                         arrival time                           2.336    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.172ns
    Source Clock Delay      (SCD):    2.360ns
    Clock Pessimism Removal (CPR):    -0.194ns
  Clock Net Delay (Source):      1.410ns (routing 0.634ns, distribution 0.776ns)
  Clock Net Delay (Destination): 1.584ns (routing 0.707ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.196     0.558    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.788 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.933    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.950 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y2 (CLOCK_ROOT)    net (fo=6046, routed)        1.410     2.360    zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X19Y292        FDCE                                         r  zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y292        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.399 r  zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/Q
                         net (fo=1, routed)           0.033     2.432    zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[0]
    SLICE_X19Y292        FDCE                                         r  zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.222     0.699    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.404 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.569    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.588 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y2 (CLOCK_ROOT)    net (fo=6046, routed)        1.584     2.172    zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X19Y292        FDCE                                         r  zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/C
                         clock pessimism              0.194     2.366    
    SLICE_X19Y292        FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.413    zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.413    
                         arrival time                           2.432    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_inst/zcu111_tengbe_tx_rx_struct/gbe0/rxs/io_delay/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[93].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            zcu111_tengbe_tx_rx_inst/zcu111_tengbe_tx_rx_struct/gbe0/rxs/io_delay/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[93].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    2.256ns
    Clock Pessimism Removal (CPR):    -0.210ns
  Clock Net Delay (Source):      1.306ns (routing 0.634ns, distribution 0.672ns)
  Clock Net Delay (Destination): 1.464ns (routing 0.707ns, distribution 0.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.196     0.558    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.788 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.933    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.950 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y2 (CLOCK_ROOT)    net (fo=6046, routed)        1.306     2.256    zcu111_tengbe_tx_rx_inst/zcu111_tengbe_tx_rx_struct/gbe0/rxs/io_delay/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/O[0]
    SLICE_X38Y226        FDRE                                         r  zcu111_tengbe_tx_rx_inst/zcu111_tengbe_tx_rx_struct/gbe0/rxs/io_delay/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[93].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y226        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.295 r  zcu111_tengbe_tx_rx_inst/zcu111_tengbe_tx_rx_struct/gbe0/rxs/io_delay/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[93].bit_is_0.fdre_comp/Q
                         net (fo=1, routed)           0.033     2.328    zcu111_tengbe_tx_rx_inst/zcu111_tengbe_tx_rx_struct/gbe0/rxs/io_delay/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/i[93]
    SLICE_X38Y226        FDRE                                         r  zcu111_tengbe_tx_rx_inst/zcu111_tengbe_tx_rx_struct/gbe0/rxs/io_delay/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[93].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.222     0.699    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.404 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.569    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.588 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y2 (CLOCK_ROOT)    net (fo=6046, routed)        1.464     2.052    zcu111_tengbe_tx_rx_inst/zcu111_tengbe_tx_rx_struct/gbe0/rxs/io_delay/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/O[0]
    SLICE_X38Y226        FDRE                                         r  zcu111_tengbe_tx_rx_inst/zcu111_tengbe_tx_rx_struct/gbe0/rxs/io_delay/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[93].bit_is_0.fdre_comp/C
                         clock pessimism              0.210     2.262    
    SLICE_X38Y226        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     2.309    zcu111_tengbe_tx_rx_inst/zcu111_tengbe_tx_rx_struct/gbe0/rxs/io_delay/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[93].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         -2.309    
                         arrival time                           2.328    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_inst/zcu111_tengbe_tx_rx_struct/gbe0/txs/io_delay/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[44].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            zcu111_tengbe_tx_rx_inst/zcu111_tengbe_tx_rx_struct/gbe0/txs/io_delay/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[44].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    2.282ns
    Clock Pessimism Removal (CPR):    -0.205ns
  Clock Net Delay (Source):      1.332ns (routing 0.634ns, distribution 0.698ns)
  Clock Net Delay (Destination): 1.495ns (routing 0.707ns, distribution 0.788ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.196     0.558    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.788 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.933    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.950 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y2 (CLOCK_ROOT)    net (fo=6046, routed)        1.332     2.282    zcu111_tengbe_tx_rx_inst/zcu111_tengbe_tx_rx_struct/gbe0/txs/io_delay/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/O[0]
    SLICE_X51Y247        FDRE                                         r  zcu111_tengbe_tx_rx_inst/zcu111_tengbe_tx_rx_struct/gbe0/txs/io_delay/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[44].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y247        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.321 r  zcu111_tengbe_tx_rx_inst/zcu111_tengbe_tx_rx_struct/gbe0/txs/io_delay/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[44].bit_is_0.fdre_comp/Q
                         net (fo=1, routed)           0.033     2.354    zcu111_tengbe_tx_rx_inst/zcu111_tengbe_tx_rx_struct/gbe0/txs/io_delay/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/i[44]
    SLICE_X51Y247        FDRE                                         r  zcu111_tengbe_tx_rx_inst/zcu111_tengbe_tx_rx_struct/gbe0/txs/io_delay/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[44].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.222     0.699    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.404 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.569    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.588 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y2 (CLOCK_ROOT)    net (fo=6046, routed)        1.495     2.083    zcu111_tengbe_tx_rx_inst/zcu111_tengbe_tx_rx_struct/gbe0/txs/io_delay/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/O[0]
    SLICE_X51Y247        FDRE                                         r  zcu111_tengbe_tx_rx_inst/zcu111_tengbe_tx_rx_struct/gbe0/txs/io_delay/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[44].bit_is_0.fdre_comp/C
                         clock pessimism              0.205     2.288    
    SLICE_X51Y247        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.335    zcu111_tengbe_tx_rx_inst/zcu111_tengbe_tx_rx_struct/gbe0/txs/io_delay/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[44].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         -2.335    
                         arrival time                           2.354    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_gbe1_rxs_ss_ctrl/sBus_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            zcu111_tengbe_tx_rx_inst/zcu111_tengbe_tx_rx_struct/gbe1/rxs/ss/basic_ctrl/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    2.299ns
    Clock Pessimism Removal (CPR):    -0.201ns
  Clock Net Delay (Source):      1.349ns (routing 0.634ns, distribution 0.715ns)
  Clock Net Delay (Destination): 1.516ns (routing 0.707ns, distribution 0.809ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.196     0.558    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.788 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.933    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.950 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y2 (CLOCK_ROOT)    net (fo=6046, routed)        1.349     2.299    zcu111_tengbe_tx_rx_gbe1_rxs_ss_ctrl/O[0]
    SLICE_X33Y284        FDRE                                         r  zcu111_tengbe_tx_rx_gbe1_rxs_ss_ctrl/sBus_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y284        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.338 r  zcu111_tengbe_tx_rx_gbe1_rxs_ss_ctrl/sBus_reg[0]/Q
                         net (fo=1, routed)           0.033     2.371    zcu111_tengbe_tx_rx_inst/zcu111_tengbe_tx_rx_struct/gbe1/rxs/ss/basic_ctrl/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/zcu111_tengbe_tx_rx_gbe1_rxs_ss_ctrl_user_data_out[0]
    SLICE_X33Y284        FDRE                                         r  zcu111_tengbe_tx_rx_inst/zcu111_tengbe_tx_rx_struct/gbe1/rxs/ss/basic_ctrl/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.222     0.699    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.404 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.569    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.588 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y2 (CLOCK_ROOT)    net (fo=6046, routed)        1.516     2.104    zcu111_tengbe_tx_rx_inst/zcu111_tengbe_tx_rx_struct/gbe1/rxs/ss/basic_ctrl/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/O[0]
    SLICE_X33Y284        FDRE                                         r  zcu111_tengbe_tx_rx_inst/zcu111_tengbe_tx_rx_struct/gbe1/rxs/ss/basic_ctrl/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
                         clock pessimism              0.201     2.305    
    SLICE_X33Y284        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     2.352    zcu111_tengbe_tx_rx_inst/zcu111_tengbe_tx_rx_struct/gbe1/rxs/ss/basic_ctrl/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2
  -------------------------------------------------------------------
                         required time                         -2.352    
                         arrival time                           2.371    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_tx_snapshot_ss_ctrl/sBus_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            zcu111_tengbe_tx_rx_inst/zcu111_tengbe_tx_rx_struct/tx_snapshot/ss/basic_ctrl/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    2.260ns
    Clock Pessimism Removal (CPR):    -0.208ns
  Clock Net Delay (Source):      1.310ns (routing 0.634ns, distribution 0.676ns)
  Clock Net Delay (Destination): 1.470ns (routing 0.707ns, distribution 0.763ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.196     0.558    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.788 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.933    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.950 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y2 (CLOCK_ROOT)    net (fo=6046, routed)        1.310     2.260    zcu111_tengbe_tx_rx_tx_snapshot_ss_ctrl/O[0]
    SLICE_X38Y278        FDRE                                         r  zcu111_tengbe_tx_rx_tx_snapshot_ss_ctrl/sBus_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y278        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.299 r  zcu111_tengbe_tx_rx_tx_snapshot_ss_ctrl/sBus_reg[0]/Q
                         net (fo=1, routed)           0.033     2.332    zcu111_tengbe_tx_rx_inst/zcu111_tengbe_tx_rx_struct/tx_snapshot/ss/basic_ctrl/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/zcu111_tengbe_tx_rx_tx_snapshot_ss_ctrl_user_data_out[0]
    SLICE_X38Y278        FDRE                                         r  zcu111_tengbe_tx_rx_inst/zcu111_tengbe_tx_rx_struct/tx_snapshot/ss/basic_ctrl/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.222     0.699    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.404 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.569    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.588 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y2 (CLOCK_ROOT)    net (fo=6046, routed)        1.470     2.058    zcu111_tengbe_tx_rx_inst/zcu111_tengbe_tx_rx_struct/tx_snapshot/ss/basic_ctrl/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/O[0]
    SLICE_X38Y278        FDRE                                         r  zcu111_tengbe_tx_rx_inst/zcu111_tengbe_tx_rx_struct/tx_snapshot/ss/basic_ctrl/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
                         clock pessimism              0.208     2.266    
    SLICE_X38Y278        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     2.313    zcu111_tengbe_tx_rx_inst/zcu111_tengbe_tx_rx_struct/tx_snapshot/ss/basic_ctrl/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2
  -------------------------------------------------------------------
                         required time                         -2.313    
                         arrival time                           2.332    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_inst/zcu111_tengbe_tx_rx_struct/tx_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            zcu111_tengbe_tx_rx_inst/zcu111_tengbe_tx_rx_struct/tx_snapshot/ss/dat_del/op_mem_20_24_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    2.279ns
    Clock Pessimism Removal (CPR):    -0.205ns
  Clock Net Delay (Source):      1.329ns (routing 0.634ns, distribution 0.695ns)
  Clock Net Delay (Destination): 1.492ns (routing 0.707ns, distribution 0.785ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.196     0.558    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.788 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.933    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.950 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y2 (CLOCK_ROOT)    net (fo=6046, routed)        1.329     2.279    zcu111_tengbe_tx_rx_inst/zcu111_tengbe_tx_rx_struct/tx_snapshot/ss/add_gen/delay6/O[0]
    SLICE_X58Y255        FDRE                                         r  zcu111_tengbe_tx_rx_inst/zcu111_tengbe_tx_rx_struct/tx_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y255        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.318 r  zcu111_tengbe_tx_rx_inst/zcu111_tengbe_tx_rx_struct/tx_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][2]/Q
                         net (fo=1, routed)           0.033     2.351    zcu111_tengbe_tx_rx_inst/zcu111_tengbe_tx_rx_struct/tx_snapshot/ss/dat_del/op_mem_20_24_reg[0][2]_0
    SLICE_X58Y255        FDRE                                         r  zcu111_tengbe_tx_rx_inst/zcu111_tengbe_tx_rx_struct/tx_snapshot/ss/dat_del/op_mem_20_24_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.222     0.699    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.404 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.569    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.588 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y2 (CLOCK_ROOT)    net (fo=6046, routed)        1.492     2.080    zcu111_tengbe_tx_rx_inst/zcu111_tengbe_tx_rx_struct/tx_snapshot/ss/dat_del/O[0]
    SLICE_X58Y255        FDRE                                         r  zcu111_tengbe_tx_rx_inst/zcu111_tengbe_tx_rx_struct/tx_snapshot/ss/dat_del/op_mem_20_24_reg[0][2]/C
                         clock pessimism              0.205     2.285    
    SLICE_X58Y255        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.332    zcu111_tengbe_tx_rx_inst/zcu111_tengbe_tx_rx_struct/tx_snapshot/ss/dat_del/op_mem_20_24_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -2.332    
                         arrival time                           2.351    
  -------------------------------------------------------------------
                         slack                                  0.019    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         user_clk_mmcm
Waveform(ns):       { 0.000 1.953 }
Period(ns):         3.906
Sources:            { zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     FDRE/C              n/a            3.195         3.906       0.711      BITSLICE_RX_TX_X0Y14  zcu111_tengbe_tx_rx_led0_gbe0_pulse_tx/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
Min Period        n/a     FDRE/C              n/a            3.195         3.906       0.711      BITSLICE_RX_TX_X0Y13  zcu111_tengbe_tx_rx_led1_gbe0_up/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
Min Period        n/a     FDRE/C              n/a            3.195         3.906       0.711      BITSLICE_RX_TX_X0Y15  zcu111_tengbe_tx_rx_led3_gbe1_up/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         3.906       2.337      RAMB36_X5Y57          axi4lite_interconnect/axi4lite_gbe0_txs_ss_bram_inst/ipb_gbe0_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_5/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         3.906       2.337      RAMB36_X3Y63          axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_3/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         3.906       2.337      RAMB36_X7Y48          axi4lite_interconnect/axi4lite_tx_snapshot_ss_bram_inst/ipb_tx_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_4/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         3.906       2.337      RAMB36_X4Y40          axi4lite_interconnect/axi4lite_gbe0_rxs_ss_bram_inst/ipb_gbe0_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_8/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         3.906       2.337      RAMB36_X5Y58          axi4lite_interconnect/axi4lite_gbe0_txs_ss_bram_inst/ipb_gbe0_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_6/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         3.906       2.337      RAMB36_X0Y64          axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_4/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         3.906       2.337      RAMB36_X4Y68          axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_30/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            1.438         1.953       0.515      BITSLICE_RX_TX_X0Y13  zcu111_tengbe_tx_rx_led1_gbe0_up/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
Low Pulse Width   Slow    FDRE/C              n/a            1.438         1.953       0.515      BITSLICE_RX_TX_X0Y15  zcu111_tengbe_tx_rx_led3_gbe1_up/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
Low Pulse Width   Fast    FDRE/C              n/a            1.438         1.953       0.515      BITSLICE_RX_TX_X0Y14  zcu111_tengbe_tx_rx_led0_gbe0_pulse_tx/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
Low Pulse Width   Fast    FDRE/C              n/a            1.438         1.953       0.515      BITSLICE_RX_TX_X0Y13  zcu111_tengbe_tx_rx_led1_gbe0_up/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
Low Pulse Width   Fast    FDRE/C              n/a            1.438         1.953       0.515      BITSLICE_RX_TX_X0Y15  zcu111_tengbe_tx_rx_led3_gbe1_up/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
Low Pulse Width   Slow    FDRE/C              n/a            1.438         1.953       0.515      BITSLICE_RX_TX_X0Y14  zcu111_tengbe_tx_rx_led0_gbe0_pulse_tx/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         1.953       1.411      RAMB36_X7Y50          axi4lite_interconnect/axi4lite_tx_snapshot_ss_bram_inst/ipb_tx_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_6/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         1.953       1.411      RAMB36_X3Y64          axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_4/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         1.953       1.411      RAMB36_X3Y47          axi4lite_interconnect/axi4lite_gbe0_txs_ss_bram_inst/ipb_gbe0_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_10/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         1.953       1.411      RAMB36_X0Y61          axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_1/CLKBWRCLK
High Pulse Width  Slow    FDRE/C              n/a            1.438         1.953       0.515      BITSLICE_RX_TX_X0Y14  zcu111_tengbe_tx_rx_led0_gbe0_pulse_tx/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
High Pulse Width  Fast    FDRE/C              n/a            1.438         1.953       0.515      BITSLICE_RX_TX_X0Y14  zcu111_tengbe_tx_rx_led0_gbe0_pulse_tx/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
High Pulse Width  Fast    FDRE/C              n/a            1.438         1.953       0.515      BITSLICE_RX_TX_X0Y13  zcu111_tengbe_tx_rx_led1_gbe0_up/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
High Pulse Width  Fast    FDRE/C              n/a            1.438         1.953       0.515      BITSLICE_RX_TX_X0Y15  zcu111_tengbe_tx_rx_led3_gbe1_up/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
High Pulse Width  Slow    FDRE/C              n/a            1.438         1.953       0.515      BITSLICE_RX_TX_X0Y13  zcu111_tengbe_tx_rx_led1_gbe0_up/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
High Pulse Width  Slow    FDRE/C              n/a            1.438         1.953       0.515      BITSLICE_RX_TX_X0Y15  zcu111_tengbe_tx_rx_led3_gbe1_up/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         1.953       1.411      RAMB36_X3Y63          axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_3/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         1.953       1.411      RAMB36_X4Y68          axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_30/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         1.953       1.411      RAMB36_X7Y51          axi4lite_interconnect/axi4lite_tx_snapshot_ss_bram_inst/ipb_tx_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_7/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         1.953       1.411      RAMB36_X0Y67          axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_7/CLKBWRCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        3.096ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.096ns  (required time - arrival time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_gbe0_txs_ss_bram_inst/ipb_gbe0_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_11/DINADIN[2]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.399ns  (logic 0.452ns (7.064%)  route 5.947ns (92.936%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.468ns = ( 11.468 - 10.000 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.405ns (routing 0.182ns, distribution 1.223ns)
  Clock Net Delay (Destination): 1.286ns (routing 0.162ns, distribution 1.124ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6182, routed)        1.405     1.631    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X28Y37         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y37         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     1.709 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[22]/Q
                         net (fo=2, routed)           0.432     2.141    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/dout[11]
    SLICE_X28Y37         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     2.266 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3/O
                         net (fo=2, routed)           0.096     2.362    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3_n_0
    SLICE_X28Y37         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     2.461 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2/O
                         net (fo=36, routed)          0.466     2.927    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_n_0
    SLICE_X22Y43         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     3.077 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[10]_INST_0/O
                         net (fo=49, routed)          4.953     8.030    axi4lite_interconnect/axi4lite_gbe0_txs_ss_bram_inst/ipb_gbe0_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/M_AXI_wdata[10]
    RAMB36_X3Y48         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_gbe0_txs_ss_bram_inst/ipb_gbe0_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_11/DINADIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6182, routed)        1.286    11.468    axi4lite_interconnect/axi4lite_gbe0_txs_ss_bram_inst/ipb_gbe0_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/axil_clk
    RAMB36_X3Y48         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_gbe0_txs_ss_bram_inst/ipb_gbe0_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_11/CLKARDCLK
                         clock pessimism              0.064    11.532    
                         clock uncertainty           -0.130    11.402    
    RAMB36_X3Y48         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[2])
                                                     -0.276    11.126    axi4lite_interconnect/axi4lite_gbe0_txs_ss_bram_inst/ipb_gbe0_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_11
  -------------------------------------------------------------------
                         required time                         11.126    
                         arrival time                          -8.030    
  -------------------------------------------------------------------
                         slack                                  3.096    

Slack (MET) :             3.169ns  (required time - arrival time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_gbe0_txs_ss_bram_inst/ipb_gbe0_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_12/DINADIN[2]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.325ns  (logic 0.452ns (7.146%)  route 5.873ns (92.854%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.467ns = ( 11.467 - 10.000 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.405ns (routing 0.182ns, distribution 1.223ns)
  Clock Net Delay (Destination): 1.285ns (routing 0.162ns, distribution 1.123ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6182, routed)        1.405     1.631    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X28Y37         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y37         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     1.709 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[22]/Q
                         net (fo=2, routed)           0.432     2.141    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/dout[11]
    SLICE_X28Y37         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     2.266 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3/O
                         net (fo=2, routed)           0.096     2.362    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3_n_0
    SLICE_X28Y37         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     2.461 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2/O
                         net (fo=36, routed)          0.466     2.927    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_n_0
    SLICE_X22Y43         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     3.077 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[10]_INST_0/O
                         net (fo=49, routed)          4.879     7.956    axi4lite_interconnect/axi4lite_gbe0_txs_ss_bram_inst/ipb_gbe0_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/M_AXI_wdata[10]
    RAMB36_X3Y49         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_gbe0_txs_ss_bram_inst/ipb_gbe0_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_12/DINADIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6182, routed)        1.285    11.467    axi4lite_interconnect/axi4lite_gbe0_txs_ss_bram_inst/ipb_gbe0_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/axil_clk
    RAMB36_X3Y49         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_gbe0_txs_ss_bram_inst/ipb_gbe0_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_12/CLKARDCLK
                         clock pessimism              0.064    11.531    
                         clock uncertainty           -0.130    11.401    
    RAMB36_X3Y49         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[2])
                                                     -0.276    11.125    axi4lite_interconnect/axi4lite_gbe0_txs_ss_bram_inst/ipb_gbe0_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_12
  -------------------------------------------------------------------
                         required time                         11.125    
                         arrival time                          -7.956    
  -------------------------------------------------------------------
                         slack                                  3.169    

Slack (MET) :             3.170ns  (required time - arrival time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_gbe0_txs_ss_bram_inst/ipb_gbe0_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_10/DINADIN[2]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.308ns  (logic 0.452ns (7.166%)  route 5.856ns (92.834%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 11.451 - 10.000 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.405ns (routing 0.182ns, distribution 1.223ns)
  Clock Net Delay (Destination): 1.269ns (routing 0.162ns, distribution 1.107ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6182, routed)        1.405     1.631    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X28Y37         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y37         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     1.709 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[22]/Q
                         net (fo=2, routed)           0.432     2.141    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/dout[11]
    SLICE_X28Y37         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     2.266 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3/O
                         net (fo=2, routed)           0.096     2.362    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3_n_0
    SLICE_X28Y37         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     2.461 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2/O
                         net (fo=36, routed)          0.466     2.927    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_n_0
    SLICE_X22Y43         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     3.077 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[10]_INST_0/O
                         net (fo=49, routed)          4.862     7.939    axi4lite_interconnect/axi4lite_gbe0_txs_ss_bram_inst/ipb_gbe0_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/M_AXI_wdata[10]
    RAMB36_X3Y47         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_gbe0_txs_ss_bram_inst/ipb_gbe0_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_10/DINADIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6182, routed)        1.269    11.451    axi4lite_interconnect/axi4lite_gbe0_txs_ss_bram_inst/ipb_gbe0_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/axil_clk
    RAMB36_X3Y47         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_gbe0_txs_ss_bram_inst/ipb_gbe0_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_10/CLKARDCLK
                         clock pessimism              0.064    11.515    
                         clock uncertainty           -0.130    11.385    
    RAMB36_X3Y47         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[2])
                                                     -0.276    11.109    axi4lite_interconnect/axi4lite_gbe0_txs_ss_bram_inst/ipb_gbe0_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_10
  -------------------------------------------------------------------
                         required time                         11.109    
                         arrival time                          -7.939    
  -------------------------------------------------------------------
                         slack                                  3.170    

Slack (MET) :             3.203ns  (required time - arrival time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_gbe0_txs_ss_bram_inst/ipb_gbe0_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_14/DINADIN[2]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.285ns  (logic 0.452ns (7.192%)  route 5.833ns (92.808%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.461ns = ( 11.461 - 10.000 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.405ns (routing 0.182ns, distribution 1.223ns)
  Clock Net Delay (Destination): 1.279ns (routing 0.162ns, distribution 1.117ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6182, routed)        1.405     1.631    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X28Y37         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y37         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     1.709 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[22]/Q
                         net (fo=2, routed)           0.432     2.141    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/dout[11]
    SLICE_X28Y37         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     2.266 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3/O
                         net (fo=2, routed)           0.096     2.362    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3_n_0
    SLICE_X28Y37         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     2.461 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2/O
                         net (fo=36, routed)          0.466     2.927    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_n_0
    SLICE_X22Y43         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     3.077 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[10]_INST_0/O
                         net (fo=49, routed)          4.839     7.916    axi4lite_interconnect/axi4lite_gbe0_txs_ss_bram_inst/ipb_gbe0_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/M_AXI_wdata[10]
    RAMB36_X3Y51         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_gbe0_txs_ss_bram_inst/ipb_gbe0_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_14/DINADIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6182, routed)        1.279    11.461    axi4lite_interconnect/axi4lite_gbe0_txs_ss_bram_inst/ipb_gbe0_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/axil_clk
    RAMB36_X3Y51         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_gbe0_txs_ss_bram_inst/ipb_gbe0_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_14/CLKARDCLK
                         clock pessimism              0.064    11.525    
                         clock uncertainty           -0.130    11.395    
    RAMB36_X3Y51         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[2])
                                                     -0.276    11.119    axi4lite_interconnect/axi4lite_gbe0_txs_ss_bram_inst/ipb_gbe0_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_14
  -------------------------------------------------------------------
                         required time                         11.119    
                         arrival time                          -7.916    
  -------------------------------------------------------------------
                         slack                                  3.203    

Slack (MET) :             3.221ns  (required time - arrival time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_23/DINADIN[0]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.321ns  (logic 0.353ns (5.585%)  route 5.968ns (94.415%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.530ns = ( 11.530 - 10.000 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.405ns (routing 0.182ns, distribution 1.223ns)
  Clock Net Delay (Destination): 1.348ns (routing 0.162ns, distribution 1.186ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6182, routed)        1.405     1.631    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X28Y37         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y37         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     1.709 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[22]/Q
                         net (fo=2, routed)           0.432     2.141    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/dout[11]
    SLICE_X28Y37         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     2.266 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3/O
                         net (fo=2, routed)           0.096     2.362    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3_n_0
    SLICE_X28Y37         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     2.461 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2/O
                         net (fo=36, routed)          0.430     2.891    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_n_0
    SLICE_X22Y41         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.051     2.942 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[16]_INST_0/O
                         net (fo=49, routed)          5.010     7.952    axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/M_AXI_wdata[16]
    RAMB36_X1Y67         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_23/DINADIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6182, routed)        1.348    11.530    axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/axil_clk
    RAMB36_X1Y67         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_23/CLKARDCLK
                         clock pessimism              0.064    11.594    
                         clock uncertainty           -0.130    11.464    
    RAMB36_X1Y67         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[0])
                                                     -0.291    11.173    axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_23
  -------------------------------------------------------------------
                         required time                         11.173    
                         arrival time                          -7.952    
  -------------------------------------------------------------------
                         slack                                  3.221    

Slack (MET) :             3.238ns  (required time - arrival time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_18/DINADIN[4]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.322ns  (logic 0.451ns (7.134%)  route 5.871ns (92.866%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.545ns = ( 11.545 - 10.000 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.405ns (routing 0.182ns, distribution 1.223ns)
  Clock Net Delay (Destination): 1.363ns (routing 0.162ns, distribution 1.201ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6182, routed)        1.405     1.631    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X28Y37         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y37         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     1.709 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[22]/Q
                         net (fo=2, routed)           0.432     2.141    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/dout[11]
    SLICE_X28Y37         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     2.266 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3/O
                         net (fo=2, routed)           0.096     2.362    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3_n_0
    SLICE_X28Y37         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     2.461 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2/O
                         net (fo=36, routed)          0.465     2.926    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_n_0
    SLICE_X22Y43         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.149     3.075 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[20]_INST_0/O
                         net (fo=49, routed)          4.878     7.953    axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/M_AXI_wdata[20]
    RAMB36_X1Y62         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_18/DINADIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6182, routed)        1.363    11.545    axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/axil_clk
    RAMB36_X1Y62         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_18/CLKARDCLK
                         clock pessimism              0.064    11.609    
                         clock uncertainty           -0.130    11.479    
    RAMB36_X1Y62         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[4])
                                                     -0.288    11.191    axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_18
  -------------------------------------------------------------------
                         required time                         11.191    
                         arrival time                          -7.953    
  -------------------------------------------------------------------
                         slack                                  3.238    

Slack (MET) :             3.257ns  (required time - arrival time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_16/DINADIN[4]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.306ns  (logic 0.451ns (7.152%)  route 5.855ns (92.848%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.548ns = ( 11.548 - 10.000 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.405ns (routing 0.182ns, distribution 1.223ns)
  Clock Net Delay (Destination): 1.366ns (routing 0.162ns, distribution 1.204ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6182, routed)        1.405     1.631    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X28Y37         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y37         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     1.709 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[22]/Q
                         net (fo=2, routed)           0.432     2.141    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/dout[11]
    SLICE_X28Y37         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     2.266 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3/O
                         net (fo=2, routed)           0.096     2.362    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3_n_0
    SLICE_X28Y37         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     2.461 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2/O
                         net (fo=36, routed)          0.465     2.926    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_n_0
    SLICE_X22Y43         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.149     3.075 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[20]_INST_0/O
                         net (fo=49, routed)          4.862     7.937    axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/M_AXI_wdata[20]
    RAMB36_X1Y60         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_16/DINADIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6182, routed)        1.366    11.548    axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/axil_clk
    RAMB36_X1Y60         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_16/CLKARDCLK
                         clock pessimism              0.064    11.612    
                         clock uncertainty           -0.130    11.482    
    RAMB36_X1Y60         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[4])
                                                     -0.288    11.194    axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_16
  -------------------------------------------------------------------
                         required time                         11.194    
                         arrival time                          -7.937    
  -------------------------------------------------------------------
                         slack                                  3.257    

Slack (MET) :             3.266ns  (required time - arrival time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_gbe0_txs_ss_bram_inst/ipb_gbe0_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_13/DINADIN[2]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.226ns  (logic 0.452ns (7.260%)  route 5.774ns (92.740%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.465ns = ( 11.465 - 10.000 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.405ns (routing 0.182ns, distribution 1.223ns)
  Clock Net Delay (Destination): 1.283ns (routing 0.162ns, distribution 1.121ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6182, routed)        1.405     1.631    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X28Y37         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y37         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     1.709 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[22]/Q
                         net (fo=2, routed)           0.432     2.141    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/dout[11]
    SLICE_X28Y37         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     2.266 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3/O
                         net (fo=2, routed)           0.096     2.362    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3_n_0
    SLICE_X28Y37         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     2.461 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2/O
                         net (fo=36, routed)          0.466     2.927    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_n_0
    SLICE_X22Y43         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     3.077 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[10]_INST_0/O
                         net (fo=49, routed)          4.780     7.857    axi4lite_interconnect/axi4lite_gbe0_txs_ss_bram_inst/ipb_gbe0_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/M_AXI_wdata[10]
    RAMB36_X3Y50         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_gbe0_txs_ss_bram_inst/ipb_gbe0_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_13/DINADIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6182, routed)        1.283    11.465    axi4lite_interconnect/axi4lite_gbe0_txs_ss_bram_inst/ipb_gbe0_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/axil_clk
    RAMB36_X3Y50         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_gbe0_txs_ss_bram_inst/ipb_gbe0_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_13/CLKARDCLK
                         clock pessimism              0.064    11.529    
                         clock uncertainty           -0.130    11.399    
    RAMB36_X3Y50         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[2])
                                                     -0.276    11.123    axi4lite_interconnect/axi4lite_gbe0_txs_ss_bram_inst/ipb_gbe0_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_13
  -------------------------------------------------------------------
                         required time                         11.123    
                         arrival time                          -7.857    
  -------------------------------------------------------------------
                         slack                                  3.266    

Slack (MET) :             3.298ns  (required time - arrival time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_21/DINADIN[5]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.262ns  (logic 0.399ns (6.372%)  route 5.863ns (93.628%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.529ns = ( 11.529 - 10.000 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.405ns (routing 0.182ns, distribution 1.223ns)
  Clock Net Delay (Destination): 1.347ns (routing 0.162ns, distribution 1.185ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6182, routed)        1.405     1.631    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X28Y37         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y37         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     1.709 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[22]/Q
                         net (fo=2, routed)           0.432     2.141    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/dout[11]
    SLICE_X28Y37         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     2.266 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3/O
                         net (fo=2, routed)           0.096     2.362    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3_n_0
    SLICE_X28Y37         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     2.461 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2/O
                         net (fo=36, routed)          0.430     2.891    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_n_0
    SLICE_X22Y41         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.097     2.988 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[21]_INST_0/O
                         net (fo=49, routed)          4.905     7.893    axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/M_AXI_wdata[21]
    RAMB36_X1Y65         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_21/DINADIN[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6182, routed)        1.347    11.529    axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/axil_clk
    RAMB36_X1Y65         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_21/CLKARDCLK
                         clock pessimism              0.064    11.593    
                         clock uncertainty           -0.130    11.463    
    RAMB36_X1Y65         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[5])
                                                     -0.272    11.191    axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_21
  -------------------------------------------------------------------
                         required time                         11.191    
                         arrival time                          -7.893    
  -------------------------------------------------------------------
                         slack                                  3.298    

Slack (MET) :             3.299ns  (required time - arrival time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_20/DINADIN[5]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.268ns  (logic 0.399ns (6.366%)  route 5.869ns (93.634%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.536ns = ( 11.536 - 10.000 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.405ns (routing 0.182ns, distribution 1.223ns)
  Clock Net Delay (Destination): 1.354ns (routing 0.162ns, distribution 1.192ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6182, routed)        1.405     1.631    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X28Y37         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y37         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     1.709 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[22]/Q
                         net (fo=2, routed)           0.432     2.141    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/dout[11]
    SLICE_X28Y37         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     2.266 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3/O
                         net (fo=2, routed)           0.096     2.362    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3_n_0
    SLICE_X28Y37         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     2.461 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2/O
                         net (fo=36, routed)          0.430     2.891    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_n_0
    SLICE_X22Y41         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.097     2.988 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[21]_INST_0/O
                         net (fo=49, routed)          4.911     7.899    axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/M_AXI_wdata[21]
    RAMB36_X1Y64         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_20/DINADIN[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6182, routed)        1.354    11.536    axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/axil_clk
    RAMB36_X1Y64         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_20/CLKARDCLK
                         clock pessimism              0.064    11.600    
                         clock uncertainty           -0.130    11.470    
    RAMB36_X1Y64         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[5])
                                                     -0.272    11.198    axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_20
  -------------------------------------------------------------------
                         required time                         11.198    
                         arrival time                          -7.899    
  -------------------------------------------------------------------
                         slack                                  3.299    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_gbe0_rxofctr/sBus_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[gbe0_rxofctr][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.060ns (33.149%)  route 0.121ns (66.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.799ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Net Delay (Source):      1.365ns (routing 0.162ns, distribution 1.203ns)
  Clock Net Delay (Destination): 1.573ns (routing 0.182ns, distribution 1.391ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6182, routed)        1.365     1.547    zcu111_tengbe_tx_rx_gbe0_rxofctr/axil_clk
    SLICE_X47Y280        FDCE                                         r  zcu111_tengbe_tx_rx_gbe0_rxofctr/sBus_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y280        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     1.607 r  zcu111_tengbe_tx_rx_gbe0_rxofctr/sBus_reg[7]/Q
                         net (fo=1, routed)           0.121     1.728    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[gbe0_rxofctr][31]_0[7]
    SLICE_X50Y280        FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[gbe0_rxofctr][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6182, routed)        1.573     1.799    axi4lite_interconnect/axi4lite_sw_reg_inst/axil_clk
    SLICE_X50Y280        FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[gbe0_rxofctr][7]/C
                         clock pessimism             -0.144     1.655    
    SLICE_X50Y280        FDCE (Hold_BFF2_SLICEL_C_D)
                                                      0.062     1.717    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[gbe0_rxofctr][7]
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.060ns (35.714%)  route 0.108ns (64.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.629ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      1.215ns (routing 0.162ns, distribution 1.053ns)
  Clock Net Delay (Destination): 1.403ns (routing 0.182ns, distribution 1.221ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6182, routed)        1.215     1.397    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X30Y40         FDPE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDPE (Prop_BFF2_SLICEM_C_Q)
                                                      0.060     1.457 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.108     1.565    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X29Y39         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6182, routed)        1.403     1.629    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y39         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                         clock pessimism             -0.138     1.491    
    SLICE_X29Y39         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     1.553    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.565    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_gbe1_rx_frame_cnt/sBus_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[gbe1_rx_frame_cnt][15]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.059ns (38.562%)  route 0.094ns (61.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.632ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      1.237ns (routing 0.162ns, distribution 1.075ns)
  Clock Net Delay (Destination): 1.406ns (routing 0.182ns, distribution 1.224ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6182, routed)        1.237     1.419    zcu111_tengbe_tx_rx_gbe1_rx_frame_cnt/axil_clk
    SLICE_X32Y280        FDCE                                         r  zcu111_tengbe_tx_rx_gbe1_rx_frame_cnt/sBus_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y280        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     1.478 r  zcu111_tengbe_tx_rx_gbe1_rx_frame_cnt/sBus_reg[15]/Q
                         net (fo=1, routed)           0.094     1.572    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[gbe1_rx_frame_cnt][31]_0[15]
    SLICE_X33Y280        FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[gbe1_rx_frame_cnt][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6182, routed)        1.406     1.632    axi4lite_interconnect/axi4lite_sw_reg_inst/axil_clk
    SLICE_X33Y280        FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[gbe1_rx_frame_cnt][15]/C
                         clock pessimism             -0.138     1.494    
    SLICE_X33Y280        FDCE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     1.556    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[gbe1_rx_frame_cnt][15]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.572    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_mask_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.061ns (32.275%)  route 0.128ns (67.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.648ns
    Source Clock Delay      (SCD):    1.400ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      1.218ns (routing 0.162ns, distribution 1.056ns)
  Clock Net Delay (Destination): 1.422ns (routing 0.182ns, distribution 1.240ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6182, routed)        1.218     1.400    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/CLK
    SLICE_X27Y53         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_mask_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y53         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     1.461 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_mask_q_reg[3]/Q
                         net (fo=3, routed)           0.128     1.589    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/DIB1
    SLICE_X28Y54         RAMD32                                       r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6182, routed)        1.422     1.648    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/WCLK
    SLICE_X28Y54         RAMD32                                       r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMB_D1/CLK
                         clock pessimism             -0.138     1.510    
    SLICE_X28Y54         RAMD32 (Hold_B6LUT_SLICEM_CLK_I)
                                                      0.060     1.570    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.589    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_gbe0/wb_attach_inst/write_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/tx_cpu_enabled.cpu_tx_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINADIN[13]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.058ns (29.897%)  route 0.136ns (70.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.764ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Net Delay (Source):      1.240ns (routing 0.162ns, distribution 1.078ns)
  Clock Net Delay (Destination): 1.538ns (routing 0.182ns, distribution 1.356ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6182, routed)        1.240     1.422    zcu111_tengbe_tx_rx_gbe0/wb_attach_inst/axil_clk
    SLICE_X34Y268        FDRE                                         r  zcu111_tengbe_tx_rx_gbe0/wb_attach_inst/write_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y268        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     1.480 r  zcu111_tengbe_tx_rx_gbe0/wb_attach_inst/write_data_reg[14]/Q
                         net (fo=2, routed)           0.136     1.616    zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/tx_cpu_enabled.cpu_tx_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[14]
    RAMB36_X3Y53         RAMB36E2                                     r  zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/tx_cpu_enabled.cpu_tx_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINADIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6182, routed)        1.538     1.764    zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/tx_cpu_enabled.cpu_tx_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y53         RAMB36E2                                     r  zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/tx_cpu_enabled.cpu_tx_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.140     1.624    
    RAMB36_X3Y53         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[13])
                                                     -0.028     1.596    zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/tx_cpu_enabled.cpu_tx_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.616    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_tx_snapshot_ss_status/sBus_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[tx_snapshot_ss_status][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.058ns (35.802%)  route 0.104ns (64.197%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.743ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Net Delay (Source):      1.337ns (routing 0.162ns, distribution 1.175ns)
  Clock Net Delay (Destination): 1.517ns (routing 0.182ns, distribution 1.335ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6182, routed)        1.337     1.519    zcu111_tengbe_tx_rx_tx_snapshot_ss_status/axil_clk
    SLICE_X39Y275        FDCE                                         r  zcu111_tengbe_tx_rx_tx_snapshot_ss_status/sBus_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y275        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.058     1.577 r  zcu111_tengbe_tx_rx_tx_snapshot_ss_status/sBus_reg[0]/Q
                         net (fo=1, routed)           0.104     1.681    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[tx_snapshot_ss_status][31]_0[0]
    SLICE_X38Y274        FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[tx_snapshot_ss_status][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6182, routed)        1.517     1.743    axi4lite_interconnect/axi4lite_sw_reg_inst/axil_clk
    SLICE_X38Y274        FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[tx_snapshot_ss_status][0]/C
                         clock pessimism             -0.144     1.599    
    SLICE_X38Y274        FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     1.661    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[tx_snapshot_ss_status][0]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.681    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AID_Q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/queue_id_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.059ns (34.104%)  route 0.114ns (65.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.626ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      1.216ns (routing 0.162ns, distribution 1.054ns)
  Clock Net Delay (Destination): 1.400ns (routing 0.182ns, distribution 1.218ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6182, routed)        1.216     1.398    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/CLK
    SLICE_X26Y11         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AID_Q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y11         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     1.457 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AID_Q_reg[8]/Q
                         net (fo=2, routed)           0.114     1.571    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AID_Q[8]
    SLICE_X27Y10         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/queue_id_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6182, routed)        1.400     1.626    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/CLK
    SLICE_X27Y10         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/queue_id_reg[8]/C
                         clock pessimism             -0.138     1.488    
    SLICE_X27Y10         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.062     1.550    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/queue_id_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.571    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.059ns (33.333%)  route 0.118ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.627ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      1.211ns (routing 0.162ns, distribution 1.049ns)
  Clock Net Delay (Destination): 1.401ns (routing 0.182ns, distribution 1.219ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6182, routed)        1.211     1.393    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X29Y16         FDPE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y16         FDPE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     1.452 r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/Q
                         net (fo=7, routed)           0.118     1.570    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/p_13_out[0]
    SLICE_X30Y17         FDCE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6182, routed)        1.401     1.627    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X30Y17         FDCE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.138     1.489    
    SLICE_X30Y17         FDCE (Hold_AFF_SLICEM_C_D)
                                                      0.060     1.549    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.570    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_gbe1_rxs_ss_status/sBus_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[gbe1_rxs_ss_status][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.058ns (36.250%)  route 0.102ns (63.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.643ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      1.246ns (routing 0.162ns, distribution 1.084ns)
  Clock Net Delay (Destination): 1.417ns (routing 0.182ns, distribution 1.235ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6182, routed)        1.246     1.428    zcu111_tengbe_tx_rx_gbe1_rxs_ss_status/axil_clk
    SLICE_X30Y285        FDCE                                         r  zcu111_tengbe_tx_rx_gbe1_rxs_ss_status/sBus_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y285        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     1.486 r  zcu111_tengbe_tx_rx_gbe1_rxs_ss_status/sBus_reg[4]/Q
                         net (fo=1, routed)           0.102     1.588    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[gbe1_rxs_ss_status][31]_0[4]
    SLICE_X31Y285        FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[gbe1_rxs_ss_status][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6182, routed)        1.417     1.643    axi4lite_interconnect/axi4lite_sw_reg_inst/axil_clk
    SLICE_X31Y285        FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[gbe1_rxs_ss_status][4]/C
                         clock pessimism             -0.138     1.505    
    SLICE_X31Y285        FDCE (Hold_EFF_SLICEM_C_D)
                                                      0.060     1.565    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[gbe1_rxs_ss_status][4]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.588    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/queue_id_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[139]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.057ns (41.007%)  route 0.082ns (58.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.652ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Net Delay (Source):      1.230ns (routing 0.162ns, distribution 1.068ns)
  Clock Net Delay (Destination): 1.426ns (routing 0.182ns, distribution 1.244ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6182, routed)        1.230     1.412    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/CLK
    SLICE_X28Y12         FDRE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/queue_id_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y12         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     1.469 r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/queue_id_reg[8]/Q
                         net (fo=3, routed)           0.082     1.551    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_axi_rid[8]
    SLICE_X28Y11         FDRE                                         r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[139]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6182, routed)        1.426     1.652    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/aclk
    SLICE_X28Y11         FDRE                                         r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[139]/C
                         clock pessimism             -0.186     1.466    
    SLICE_X28Y11         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.062     1.528    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[139]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.551    
  -------------------------------------------------------------------
                         slack                                  0.023    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.000         10.000      7.000      PS8_X0Y0      zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X5Y45  axi4lite_interconnect/axi4lite_gbe0_rxs_ss_bram_inst/ipb_gbe0_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_7/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X5Y57  axi4lite_interconnect/axi4lite_gbe0_txs_ss_bram_inst/ipb_gbe0_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_5/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X2Y58  axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_31/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X3Y63  axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_3/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X7Y48  axi4lite_interconnect/axi4lite_tx_snapshot_ss_bram_inst/ipb_tx_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_4/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X4Y40  axi4lite_interconnect/axi4lite_gbe0_rxs_ss_bram_inst/ipb_gbe0_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_8/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X5Y58  axi4lite_interconnect/axi4lite_gbe0_txs_ss_bram_inst/ipb_gbe0_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_6/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X0Y64  axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_4/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X4Y68  axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_30/CLKARDCLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X7Y48  axi4lite_interconnect/axi4lite_tx_snapshot_ss_bram_inst/ipb_tx_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_4/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X5Y58  axi4lite_interconnect/axi4lite_gbe0_txs_ss_bram_inst/ipb_gbe0_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_6/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X5Y59  axi4lite_interconnect/axi4lite_gbe0_txs_ss_bram_inst/ipb_gbe0_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_7/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y67  axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_7/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X3Y67  axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_7/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y66  axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_10/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X3Y60  axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X4Y46  axi4lite_interconnect/axi4lite_gbe0_rxs_ss_bram_inst/ipb_gbe0_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_14/CLKARDCLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X5Y45  axi4lite_interconnect/axi4lite_gbe0_rxs_ss_bram_inst/ipb_gbe0_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_7/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X5Y45  axi4lite_interconnect/axi4lite_gbe0_rxs_ss_bram_inst/ipb_gbe0_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_7/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X5Y57  axi4lite_interconnect/axi4lite_gbe0_txs_ss_bram_inst/ipb_gbe0_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_5/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X5Y57  axi4lite_interconnect/axi4lite_gbe0_txs_ss_bram_inst/ipb_gbe0_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_5/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X3Y63  axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_3/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X3Y63  axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_3/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X7Y48  axi4lite_interconnect/axi4lite_tx_snapshot_ss_bram_inst/ipb_tx_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_4/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X4Y40  axi4lite_interconnect/axi4lite_gbe0_rxs_ss_bram_inst/ipb_gbe0_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_8/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_out[0]
  To Clock:  rxoutclk_out[0]

Setup :            0  Failing Endpoints,  Worst Slack        3.015ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.455ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.015ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        3.165ns  (logic 0.629ns (19.874%)  route 2.536ns (80.126%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.567ns = ( 7.967 - 6.400 ) 
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.640ns (routing 0.704ns, distribution 0.936ns)
  Clock Net Delay (Destination): 1.374ns (routing 0.637ns, distribution 0.737ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1800, routed)        1.640     1.856    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X11Y251        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y251        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.932 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena_reg/Q
                         net (fo=236, routed)         1.308     3.240    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena
    SLICE_X18Y240        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     3.362 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[39]_i_9/O
                         net (fo=1, routed)           0.261     3.623    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[39]_i_9_n_0
    SLICE_X14Y244        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.099     3.722 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[39]_i_6/O
                         net (fo=20, routed)          0.345     4.067    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[39]_i_6_n_0
    SLICE_X15Y241        LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.123     4.190 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[63]_i_8/O
                         net (fo=53, routed)          0.341     4.531    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[63]_i_8_n_0
    SLICE_X13Y238        LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.158     4.689 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[55]_i_4__0/O
                         net (fo=1, routed)           0.215     4.904    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[55]_i_4__0_n_0
    SLICE_X13Y238        LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.051     4.955 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[55]_i_1__1/O
                         net (fo=1, routed)           0.066     5.021    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_nxt[55]
    SLICE_X13Y238        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1800, routed)        1.374     7.967    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X13Y238        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[55]/C
                         clock pessimism              0.090     8.057    
                         clock uncertainty           -0.046     8.011    
    SLICE_X13Y238        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025     8.036    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[55]
  -------------------------------------------------------------------
                         required time                          8.036    
                         arrival time                          -5.021    
  -------------------------------------------------------------------
                         slack                                  3.015    

Slack (MET) :             3.069ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        3.174ns  (logic 0.674ns (21.235%)  route 2.500ns (78.765%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.591ns = ( 7.991 - 6.400 ) 
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.640ns (routing 0.704ns, distribution 0.936ns)
  Clock Net Delay (Destination): 1.398ns (routing 0.637ns, distribution 0.761ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1800, routed)        1.640     1.856    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X11Y251        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y251        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.932 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena_reg/Q
                         net (fo=236, routed)         1.308     3.240    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena
    SLICE_X18Y240        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     3.362 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[39]_i_9/O
                         net (fo=1, routed)           0.261     3.623    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[39]_i_9_n_0
    SLICE_X14Y244        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.099     3.722 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[39]_i_6/O
                         net (fo=20, routed)          0.345     4.067    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[39]_i_6_n_0
    SLICE_X15Y241        LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.123     4.190 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[63]_i_8/O
                         net (fo=53, routed)          0.374     4.564    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[63]_i_8_n_0
    SLICE_X16Y249        LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.158     4.722 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[5]_i_3/O
                         net (fo=1, routed)           0.162     4.884    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[5]_i_3_n_0
    SLICE_X15Y250        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.096     4.980 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[5]_i_1__1/O
                         net (fo=1, routed)           0.050     5.030    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_nxt[5]
    SLICE_X15Y250        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1800, routed)        1.398     7.991    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X15Y250        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[5]/C
                         clock pessimism              0.129     8.120    
                         clock uncertainty           -0.046     8.074    
    SLICE_X15Y250        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     8.099    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[5]
  -------------------------------------------------------------------
                         required time                          8.099    
                         arrival time                          -5.030    
  -------------------------------------------------------------------
                         slack                                  3.069    

Slack (MET) :             3.097ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        3.147ns  (logic 0.632ns (20.083%)  route 2.515ns (79.917%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.592ns = ( 7.992 - 6.400 ) 
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.640ns (routing 0.704ns, distribution 0.936ns)
  Clock Net Delay (Destination): 1.399ns (routing 0.637ns, distribution 0.762ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1800, routed)        1.640     1.856    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X11Y251        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y251        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.932 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena_reg/Q
                         net (fo=236, routed)         1.308     3.240    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena
    SLICE_X18Y240        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     3.362 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[39]_i_9/O
                         net (fo=1, routed)           0.261     3.623    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[39]_i_9_n_0
    SLICE_X14Y244        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.099     3.722 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[39]_i_6/O
                         net (fo=20, routed)          0.345     4.067    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[39]_i_6_n_0
    SLICE_X15Y241        LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.123     4.190 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[63]_i_8/O
                         net (fo=53, routed)          0.380     4.570    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[63]_i_8_n_0
    SLICE_X17Y246        LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.124     4.694 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[10]_i_3/O
                         net (fo=1, routed)           0.149     4.843    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[10]_i_3_n_0
    SLICE_X18Y246        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.088     4.931 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[10]_i_1__1/O
                         net (fo=1, routed)           0.072     5.003    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_nxt[10]
    SLICE_X18Y246        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1800, routed)        1.399     7.992    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X18Y246        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[10]/C
                         clock pessimism              0.129     8.121    
                         clock uncertainty           -0.046     8.075    
    SLICE_X18Y246        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     8.100    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[10]
  -------------------------------------------------------------------
                         required time                          8.100    
                         arrival time                          -5.003    
  -------------------------------------------------------------------
                         slack                                  3.097    

Slack (MET) :             3.107ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        3.136ns  (logic 0.487ns (15.529%)  route 2.649ns (84.471%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.591ns = ( 7.991 - 6.400 ) 
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.640ns (routing 0.704ns, distribution 0.936ns)
  Clock Net Delay (Destination): 1.398ns (routing 0.637ns, distribution 0.761ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1800, routed)        1.640     1.856    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X11Y251        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y251        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.932 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena_reg/Q
                         net (fo=236, routed)         1.308     3.240    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena
    SLICE_X18Y240        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     3.362 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[39]_i_9/O
                         net (fo=1, routed)           0.261     3.623    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[39]_i_9_n_0
    SLICE_X14Y244        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.099     3.722 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[39]_i_6/O
                         net (fo=20, routed)          0.370     4.092    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[39]_i_6_n_0
    SLICE_X16Y240        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.051     4.143 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[23]_i_7/O
                         net (fo=18, routed)          0.476     4.619    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[23]_i_7_n_0
    SLICE_X14Y248        LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.051     4.670 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[21]_i_4/O
                         net (fo=1, routed)           0.184     4.854    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[21]_i_4_n_0
    SLICE_X15Y248        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.088     4.942 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[21]_i_1__1/O
                         net (fo=1, routed)           0.050     4.992    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_nxt[21]
    SLICE_X15Y248        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1800, routed)        1.398     7.991    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X15Y248        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[21]/C
                         clock pessimism              0.129     8.120    
                         clock uncertainty           -0.046     8.074    
    SLICE_X15Y248        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     8.099    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[21]
  -------------------------------------------------------------------
                         required time                          8.099    
                         arrival time                          -4.992    
  -------------------------------------------------------------------
                         slack                                  3.107    

Slack (MET) :             3.131ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[63]/D
                            (rising edge-triggered cell FDSE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        3.045ns  (logic 0.713ns (23.415%)  route 2.332ns (76.585%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 7.963 - 6.400 ) 
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.640ns (routing 0.704ns, distribution 0.936ns)
  Clock Net Delay (Destination): 1.370ns (routing 0.637ns, distribution 0.733ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1800, routed)        1.640     1.856    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X11Y251        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y251        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.932 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena_reg/Q
                         net (fo=236, routed)         1.308     3.240    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena
    SLICE_X18Y240        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     3.362 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[39]_i_9/O
                         net (fo=1, routed)           0.261     3.623    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[39]_i_9_n_0
    SLICE_X14Y244        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.099     3.722 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[39]_i_6/O
                         net (fo=20, routed)          0.345     4.067    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[39]_i_6_n_0
    SLICE_X15Y241        LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.123     4.190 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[63]_i_8/O
                         net (fo=53, routed)          0.264     4.454    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[63]_i_8_n_0
    SLICE_X12Y241        LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.147     4.601 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[63]_i_2__0/O
                         net (fo=1, routed)           0.105     4.706    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[63]_i_2__0_n_0
    SLICE_X12Y239        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     4.852 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[63]_i_1__0/O
                         net (fo=1, routed)           0.049     4.901    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_nxt[63]
    SLICE_X12Y239        FDSE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1800, routed)        1.370     7.963    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X12Y239        FDSE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[63]/C
                         clock pessimism              0.090     8.053    
                         clock uncertainty           -0.046     8.007    
    SLICE_X12Y239        FDSE (Setup_DFF_SLICEL_C_D)
                                                      0.025     8.032    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[63]
  -------------------------------------------------------------------
                         required time                          8.032    
                         arrival time                          -4.901    
  -------------------------------------------------------------------
                         slack                                  3.131    

Slack (MET) :             3.137ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        3.109ns  (logic 0.536ns (17.240%)  route 2.573ns (82.760%))
  Logic Levels:           5  (LUT2=2 LUT6=3)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.594ns = ( 7.994 - 6.400 ) 
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.640ns (routing 0.704ns, distribution 0.936ns)
  Clock Net Delay (Destination): 1.401ns (routing 0.637ns, distribution 0.764ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1800, routed)        1.640     1.856    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X11Y251        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y251        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.932 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena_reg/Q
                         net (fo=236, routed)         1.308     3.240    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena
    SLICE_X18Y240        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     3.362 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[39]_i_9/O
                         net (fo=1, routed)           0.261     3.623    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[39]_i_9_n_0
    SLICE_X14Y244        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.099     3.722 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[39]_i_6/O
                         net (fo=20, routed)          0.345     4.067    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[39]_i_6_n_0
    SLICE_X15Y241        LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.123     4.190 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[63]_i_8/O
                         net (fo=53, routed)          0.410     4.600    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[63]_i_8_n_0
    SLICE_X16Y246        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.066     4.666 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[2]_i_3/O
                         net (fo=1, routed)           0.199     4.865    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[2]_i_3_n_0
    SLICE_X16Y246        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.050     4.915 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[2]_i_1__1/O
                         net (fo=1, routed)           0.050     4.965    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_nxt[2]
    SLICE_X16Y246        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1800, routed)        1.401     7.994    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X16Y246        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[2]/C
                         clock pessimism              0.129     8.123    
                         clock uncertainty           -0.046     8.077    
    SLICE_X16Y246        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     8.102    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[2]
  -------------------------------------------------------------------
                         required time                          8.102    
                         arrival time                          -4.965    
  -------------------------------------------------------------------
                         slack                                  3.137    

Slack (MET) :             3.138ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        3.124ns  (logic 0.666ns (21.319%)  route 2.458ns (78.681%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.610ns = ( 8.010 - 6.400 ) 
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.640ns (routing 0.704ns, distribution 0.936ns)
  Clock Net Delay (Destination): 1.417ns (routing 0.637ns, distribution 0.780ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1800, routed)        1.640     1.856    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X11Y251        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y251        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.932 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena_reg/Q
                         net (fo=236, routed)         1.308     3.240    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena
    SLICE_X18Y240        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     3.362 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[39]_i_9/O
                         net (fo=1, routed)           0.261     3.623    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[39]_i_9_n_0
    SLICE_X14Y244        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.099     3.722 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[39]_i_6/O
                         net (fo=20, routed)          0.345     4.067    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[39]_i_6_n_0
    SLICE_X15Y241        LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.123     4.190 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[63]_i_8/O
                         net (fo=53, routed)          0.301     4.491    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[63]_i_8_n_0
    SLICE_X12Y240        LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.147     4.638 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[54]_i_4/O
                         net (fo=1, routed)           0.194     4.832    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[54]_i_4_n_0
    SLICE_X12Y240        LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.099     4.931 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[54]_i_1__1/O
                         net (fo=1, routed)           0.049     4.980    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_nxt[54]
    SLICE_X12Y240        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1800, routed)        1.417     8.010    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X12Y240        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[54]/C
                         clock pessimism              0.129     8.139    
                         clock uncertainty           -0.046     8.093    
    SLICE_X12Y240        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     8.118    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[54]
  -------------------------------------------------------------------
                         required time                          8.118    
                         arrival time                          -4.980    
  -------------------------------------------------------------------
                         slack                                  3.138    

Slack (MET) :             3.157ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[28]/D
                            (rising edge-triggered cell FDSE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        3.088ns  (logic 0.666ns (21.567%)  route 2.422ns (78.433%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.593ns = ( 7.993 - 6.400 ) 
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.640ns (routing 0.704ns, distribution 0.936ns)
  Clock Net Delay (Destination): 1.400ns (routing 0.637ns, distribution 0.763ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1800, routed)        1.640     1.856    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X11Y251        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y251        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.932 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena_reg/Q
                         net (fo=236, routed)         1.308     3.240    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena
    SLICE_X18Y240        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     3.362 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[39]_i_9/O
                         net (fo=1, routed)           0.261     3.623    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[39]_i_9_n_0
    SLICE_X14Y244        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.099     3.722 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[39]_i_6/O
                         net (fo=20, routed)          0.345     4.067    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[39]_i_6_n_0
    SLICE_X15Y241        LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.123     4.190 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[63]_i_8/O
                         net (fo=53, routed)          0.218     4.408    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[63]_i_8_n_0
    SLICE_X17Y242        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.123     4.531 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[28]_i_4/O
                         net (fo=2, routed)           0.240     4.771    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[28]_i_4_n_0
    SLICE_X15Y244        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.123     4.894 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[28]_i_1__1/O
                         net (fo=1, routed)           0.050     4.944    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_nxt[28]
    SLICE_X15Y244        FDSE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1800, routed)        1.400     7.993    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X15Y244        FDSE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[28]/C
                         clock pessimism              0.129     8.122    
                         clock uncertainty           -0.046     8.076    
    SLICE_X15Y244        FDSE (Setup_CFF_SLICEL_C_D)
                                                      0.025     8.101    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[28]
  -------------------------------------------------------------------
                         required time                          8.101    
                         arrival time                          -4.944    
  -------------------------------------------------------------------
                         slack                                  3.157    

Slack (MET) :             3.178ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        3.071ns  (logic 0.539ns (17.551%)  route 2.532ns (82.449%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.597ns = ( 7.997 - 6.400 ) 
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.640ns (routing 0.704ns, distribution 0.936ns)
  Clock Net Delay (Destination): 1.404ns (routing 0.637ns, distribution 0.767ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1800, routed)        1.640     1.856    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X11Y251        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y251        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.932 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena_reg/Q
                         net (fo=236, routed)         1.308     3.240    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena
    SLICE_X18Y240        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     3.362 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[39]_i_9/O
                         net (fo=1, routed)           0.261     3.623    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[39]_i_9_n_0
    SLICE_X14Y244        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.099     3.722 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[39]_i_6/O
                         net (fo=20, routed)          0.345     4.067    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[39]_i_6_n_0
    SLICE_X15Y241        LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.123     4.190 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[63]_i_8/O
                         net (fo=53, routed)          0.407     4.597    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[63]_i_8_n_0
    SLICE_X16Y250        LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.068     4.665 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[7]_i_3__0/O
                         net (fo=1, routed)           0.162     4.827    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[7]_i_3__0_n_0
    SLICE_X16Y250        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.051     4.878 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[7]_i_1__1/O
                         net (fo=1, routed)           0.049     4.927    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_nxt[7]
    SLICE_X16Y250        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1800, routed)        1.404     7.997    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X16Y250        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[7]/C
                         clock pessimism              0.129     8.126    
                         clock uncertainty           -0.046     8.080    
    SLICE_X16Y250        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     8.105    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[7]
  -------------------------------------------------------------------
                         required time                          8.105    
                         arrival time                          -4.927    
  -------------------------------------------------------------------
                         slack                                  3.178    

Slack (MET) :             3.180ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.996ns  (logic 0.591ns (19.726%)  route 2.405ns (80.274%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 7.963 - 6.400 ) 
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.640ns (routing 0.704ns, distribution 0.936ns)
  Clock Net Delay (Destination): 1.370ns (routing 0.637ns, distribution 0.733ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1800, routed)        1.640     1.856    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X11Y251        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y251        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.932 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena_reg/Q
                         net (fo=236, routed)         1.308     3.240    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena
    SLICE_X18Y240        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     3.362 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[39]_i_9/O
                         net (fo=1, routed)           0.261     3.623    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[39]_i_9_n_0
    SLICE_X14Y244        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.099     3.722 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[39]_i_6/O
                         net (fo=20, routed)          0.345     4.067    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[39]_i_6_n_0
    SLICE_X15Y241        LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.123     4.190 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[63]_i_8/O
                         net (fo=53, routed)          0.285     4.475    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[63]_i_8_n_0
    SLICE_X14Y238        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.049     4.524 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[44]_i_2__0/O
                         net (fo=1, routed)           0.157     4.681    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[44]_i_2__0_n_0
    SLICE_X14Y238        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     4.803 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[44]_i_1__1/O
                         net (fo=1, routed)           0.049     4.852    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_nxt[44]
    SLICE_X14Y238        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1800, routed)        1.370     7.963    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X14Y238        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[44]/C
                         clock pessimism              0.090     8.053    
                         clock uncertainty           -0.046     8.007    
    SLICE_X14Y238        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     8.032    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[44]
  -------------------------------------------------------------------
                         required time                          8.032    
                         arrival time                          -4.852    
  -------------------------------------------------------------------
                         slack                                  3.180    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.118ns (44.195%)  route 0.149ns (55.805%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.829ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Net Delay (Source):      1.354ns (routing 0.637ns, distribution 0.717ns)
  Clock Net Delay (Destination): 1.613ns (routing 0.704ns, distribution 0.909ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1800, routed)        1.354     1.547    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X17Y238        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y238        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     1.608 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/FSM_sequential_state_reg[2]/Q
                         net (fo=58, routed)          0.127     1.735    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/state[2]
    SLICE_X17Y240        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.057     1.792 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/FSM_sequential_state[1]_i_1__1/O
                         net (fo=1, routed)           0.022     1.814    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/FSM_sequential_state[1]_i_1__1_n_0
    SLICE_X17Y240        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1800, routed)        1.613     1.829    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X17Y240        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.090     1.739    
    SLICE_X17Y240        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     1.799    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/poly_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.058ns (33.721%)  route 0.114ns (66.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.872ns
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Net Delay (Source):      1.458ns (routing 0.637ns, distribution 0.821ns)
  Clock Net Delay (Destination): 1.656ns (routing 0.704ns, distribution 0.952ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1800, routed)        1.458     1.651    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/rx_clk_out_0
    SLICE_X7Y251         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y251         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     1.709 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[7]/Q
                         net (fo=2, routed)           0.114     1.823    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/rx_serdes_data0[7]
    SLICE_X9Y249         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/poly_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1800, routed)        1.656     1.872    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/rx_serdes_clk
    SLICE_X9Y249         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/poly_reg[7]/C
                         clock pessimism             -0.129     1.743    
    SLICE_X9Y249         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     1.805    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/poly_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d0_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.059ns (34.911%)  route 0.110ns (65.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.808ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Net Delay (Source):      1.397ns (routing 0.637ns, distribution 0.760ns)
  Clock Net Delay (Destination): 1.592ns (routing 0.704ns, distribution 0.888ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1800, routed)        1.397     1.590    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X17Y243        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y243        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     1.649 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[30]/Q
                         net (fo=1, routed)           0.110     1.759    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d0_reg[7]_0[30]
    SLICE_X18Y244        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d0_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1800, routed)        1.592     1.808    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/rx_serdes_clk
    SLICE_X18Y244        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d0_reg[38]/C
                         clock pessimism             -0.129     1.679    
    SLICE_X18Y244        FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.062     1.741    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d0_reg[38]
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.147ns
    Source Clock Delay      (SCD):    1.010ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Net Delay (Source):      0.884ns (routing 0.386ns, distribution 0.498ns)
  Clock Net Delay (Destination): 1.007ns (routing 0.433ns, distribution 0.574ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1800, routed)        0.884     1.010    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X16Y242        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y242        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.049 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg[23]/Q
                         net (fo=1, routed)           0.033     1.082    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg_n_0_[23]
    SLICE_X16Y242        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1800, routed)        1.007     1.147    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X16Y242        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[16]/C
                         clock pessimism             -0.131     1.016    
    SLICE_X16Y242        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.063    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.063    
                         arrival time                           1.082    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.150ns
    Source Clock Delay      (SCD):    1.015ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Net Delay (Source):      0.889ns (routing 0.386ns, distribution 0.503ns)
  Clock Net Delay (Destination): 1.010ns (routing 0.433ns, distribution 0.577ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1800, routed)        0.889     1.015    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X12Y242        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y242        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.054 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg[50]/Q
                         net (fo=1, routed)           0.033     1.087    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg_n_0_[50]
    SLICE_X12Y242        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1800, routed)        1.010     1.150    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X12Y242        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[53]/C
                         clock pessimism             -0.129     1.021    
    SLICE_X12Y242        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.068    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[53]
  -------------------------------------------------------------------
                         required time                         -1.068    
                         arrival time                           1.087    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.120ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Net Delay (Source):      0.863ns (routing 0.386ns, distribution 0.477ns)
  Clock Net Delay (Destination): 0.980ns (routing 0.433ns, distribution 0.547ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1800, routed)        0.863     0.989    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X12Y239        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y239        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.028 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg[48]/Q
                         net (fo=1, routed)           0.033     1.061    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg_n_0_[48]
    SLICE_X12Y239        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1800, routed)        0.980     1.120    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X12Y239        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[55]/C
                         clock pessimism             -0.125     0.995    
    SLICE_X12Y239        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.042    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[55]
  -------------------------------------------------------------------
                         required time                         -1.042    
                         arrival time                           1.061    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.166ns
    Source Clock Delay      (SCD):    1.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Net Delay (Source):      0.905ns (routing 0.386ns, distribution 0.519ns)
  Clock Net Delay (Destination): 1.026ns (routing 0.433ns, distribution 0.593ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1800, routed)        0.905     1.031    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/rx_clk_out_0
    SLICE_X4Y250         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y250         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.070 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg[0]/Q
                         net (fo=1, routed)           0.033     1.103    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg_n_0_[0]
    SLICE_X4Y250         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1800, routed)        1.026     1.166    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/rx_clk_out_0
    SLICE_X4Y250         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[0]/C
                         clock pessimism             -0.129     1.037    
    SLICE_X4Y250         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     1.084    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.084    
                         arrival time                           1.103    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.123ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Net Delay (Source):      0.865ns (routing 0.386ns, distribution 0.479ns)
  Clock Net Delay (Destination): 0.983ns (routing 0.433ns, distribution 0.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1800, routed)        0.865     0.991    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X19Y251        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y251        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.030 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg[9]/Q
                         net (fo=1, routed)           0.033     1.063    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg_n_0_[9]
    SLICE_X19Y251        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1800, routed)        0.983     1.123    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X19Y251        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[14]/C
                         clock pessimism             -0.126     0.997    
    SLICE_X19Y251        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.044    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.044    
                         arrival time                           1.063    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.132ns
    Source Clock Delay      (SCD):    1.001ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Net Delay (Source):      0.875ns (routing 0.386ns, distribution 0.489ns)
  Clock Net Delay (Destination): 0.992ns (routing 0.433ns, distribution 0.559ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1800, routed)        0.875     1.001    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X10Y238        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y238        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.040 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg[40]/Q
                         net (fo=1, routed)           0.033     1.073    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg_n_0_[40]
    SLICE_X10Y238        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1800, routed)        0.992     1.132    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X10Y238        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[47]/C
                         clock pessimism             -0.125     1.007    
    SLICE_X10Y238        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     1.054    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[47]
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           1.073    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.073ns  (logic 0.039ns (53.425%)  route 0.034ns (46.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.170ns
    Source Clock Delay      (SCD):    1.034ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Net Delay (Source):      0.908ns (routing 0.386ns, distribution 0.522ns)
  Clock Net Delay (Destination): 1.030ns (routing 0.433ns, distribution 0.597ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1800, routed)        0.908     1.034    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/rx_clk_out_0
    SLICE_X4Y250         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y250         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.073 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg[10]/Q
                         net (fo=1, routed)           0.034     1.107    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg_n_0_[10]
    SLICE_X4Y250         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1800, routed)        1.030     1.170    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/rx_clk_out_0
    SLICE_X4Y250         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[10]/C
                         clock pessimism             -0.130     1.040    
    SLICE_X4Y250         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     1.087    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.087    
                         arrival time                           1.107    
  -------------------------------------------------------------------
                         slack                                  0.020    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxoutclk_out[0]
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTYE4_CHANNEL/RXUSRCLK   n/a                      1.954         6.400       4.446      GTYE4_CHANNEL_X0Y5  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
Min Period        n/a     GTYE4_CHANNEL/RXUSRCLK2  n/a                      1.954         6.400       4.446      GTYE4_CHANNEL_X0Y5  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2
Min Period        n/a     BUFG_GT/I                n/a                      1.290         6.400       5.110      BUFG_GT_X0Y119      tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/I
Min Period        n/a     RAMD32/CLK               n/a                      1.064         6.400       5.336      SLICE_X24Y244       tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMA/CLK
Min Period        n/a     RAMD32/CLK               n/a                      1.064         6.400       5.336      SLICE_X24Y244       tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK               n/a                      1.064         6.400       5.336      SLICE_X24Y244       tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMB/CLK
Min Period        n/a     RAMD32/CLK               n/a                      1.064         6.400       5.336      SLICE_X24Y244       tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK               n/a                      1.064         6.400       5.336      SLICE_X24Y244       tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMC/CLK
Min Period        n/a     RAMD32/CLK               n/a                      1.064         6.400       5.336      SLICE_X24Y244       tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMC_D1/CLK
Min Period        n/a     RAMS32/CLK               n/a                      1.064         6.400       5.336      SLICE_X24Y244       tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMD/CLK
Low Pulse Width   Slow    GTYE4_CHANNEL/RXUSRCLK   n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y5  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Slow    GTYE4_CHANNEL/RXUSRCLK2  n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y5  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2
Low Pulse Width   Fast    GTYE4_CHANNEL/RXUSRCLK2  n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y5  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2
Low Pulse Width   Fast    GTYE4_CHANNEL/RXUSRCLK   n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y5  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Fast    RAMD32/CLK               n/a                      0.532         3.200       2.668      SLICE_X23Y246       tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_10/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK               n/a                      0.532         3.200       2.668      SLICE_X23Y246       tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_10/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK               n/a                      0.532         3.200       2.668      SLICE_X23Y246       tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_10/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK               n/a                      0.532         3.200       2.668      SLICE_X23Y246       tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_10/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK               n/a                      0.532         3.200       2.668      SLICE_X23Y246       tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_10/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK               n/a                      0.532         3.200       2.668      SLICE_X23Y246       tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_10/RAMC_D1/CLK
High Pulse Width  Fast    GTYE4_CHANNEL/RXUSRCLK   n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y5  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Fast    GTYE4_CHANNEL/RXUSRCLK2  n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y5  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Slow    GTYE4_CHANNEL/RXUSRCLK   n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y5  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Slow    GTYE4_CHANNEL/RXUSRCLK2  n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y5  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Slow    RAMD32/CLK               n/a                      0.532         3.200       2.668      SLICE_X24Y244       tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a                      0.532         3.200       2.668      SLICE_X24Y244       tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK               n/a                      0.532         3.200       2.668      SLICE_X24Y244       tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a                      0.532         3.200       2.668      SLICE_X24Y244       tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK               n/a                      0.532         3.200       2.668      SLICE_X24Y244       tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a                      0.532         3.200       2.668      SLICE_X24Y244       tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMB/CLK
Max Skew          Slow    GTYE4_CHANNEL/RXUSRCLK   GTYE4_CHANNEL/RXUSRCLK2  0.478         0.023       0.455      GTYE4_CHANNEL_X0Y5  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Fast    GTYE4_CHANNEL/RXUSRCLK   GTYE4_CHANNEL/RXUSRCLK2  0.525         0.011       0.514      GTYE4_CHANNEL_X0Y5  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Fast    GTYE4_CHANNEL/RXUSRCLK2  GTYE4_CHANNEL/RXUSRCLK   0.847         0.010       0.837      GTYE4_CHANNEL_X0Y5  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2
Max Skew          Slow    GTYE4_CHANNEL/RXUSRCLK2  GTYE4_CHANNEL/RXUSRCLK   0.881         0.022       0.859      GTYE4_CHANNEL_X0Y5  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_out[0]_1
  To Clock:  rxoutclk_out[0]_1

Setup :            0  Failing Endpoints,  Worst Slack        3.410ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.440ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.410ns  (required time - arrival time)
  Source:                 tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_out_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__148/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.871ns  (logic 0.081ns (2.821%)  route 2.790ns (97.179%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.304ns = ( 7.704 - 6.400 ) 
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.054ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.240ns (routing 0.344ns, distribution 0.896ns)
  Clock Net Delay (Destination): 1.111ns (routing 0.313ns, distribution 0.798ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1800, routed)        1.240     1.456    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/rx_mii_clk
    SLICE_X4Y287         FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y287         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.537 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_out_reg/Q
                         net (fo=162, routed)         2.790     4.327    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_pipe_out
    SLICE_X4Y311         FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__148/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1800, routed)        1.111     7.704    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/rx_mii_clk
    SLICE_X4Y311         FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__148/C
                         clock pessimism              0.054     7.758    
                         clock uncertainty           -0.046     7.712    
    SLICE_X4Y311         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     7.737    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__148
  -------------------------------------------------------------------
                         required time                          7.737    
                         arrival time                          -4.327    
  -------------------------------------------------------------------
                         slack                                  3.410    

Slack (MET) :             3.452ns  (required time - arrival time)
  Source:                 tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_out_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__133/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.819ns  (logic 0.081ns (2.873%)  route 2.738ns (97.127%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.260ns = ( 7.660 - 6.400 ) 
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.240ns (routing 0.344ns, distribution 0.896ns)
  Clock Net Delay (Destination): 1.067ns (routing 0.313ns, distribution 0.754ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1800, routed)        1.240     1.456    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/rx_mii_clk
    SLICE_X4Y287         FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y287         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.537 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_out_reg/Q
                         net (fo=162, routed)         2.738     4.275    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_pipe_out
    SLICE_X5Y298         FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__133/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1800, routed)        1.067     7.660    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/rx_mii_clk
    SLICE_X5Y298         FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__133/C
                         clock pessimism              0.089     7.749    
                         clock uncertainty           -0.046     7.702    
    SLICE_X5Y298         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025     7.727    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__133
  -------------------------------------------------------------------
                         required time                          7.727    
                         arrival time                          -4.275    
  -------------------------------------------------------------------
                         slack                                  3.452    

Slack (MET) :             3.548ns  (required time - arrival time)
  Source:                 tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.741ns  (logic 0.527ns (19.227%)  route 2.214ns (80.773%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.313ns = ( 7.713 - 6.400 ) 
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.054ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.241ns (routing 0.344ns, distribution 0.897ns)
  Clock Net Delay (Destination): 1.120ns (routing 0.313ns, distribution 0.807ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1800, routed)        1.241     1.457    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X2Y289         FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y289         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.536 f  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena_reg/Q
                         net (fo=236, routed)         1.145     2.681    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena
    SLICE_X2Y300         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.150     2.831 f  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[63]_i_12/O
                         net (fo=14, routed)          0.332     3.163    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[63]_i_12_n_0
    SLICE_X5Y297         LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.100     3.263 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[23]_i_7/O
                         net (fo=18, routed)          0.450     3.713    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[23]_i_7_n_0
    SLICE_X3Y305         LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     3.861 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[23]_i_5__0/O
                         net (fo=1, routed)           0.238     4.099    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[23]_i_5__0_n_0
    SLICE_X3Y305         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.050     4.149 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[23]_i_1__1/O
                         net (fo=1, routed)           0.049     4.198    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_nxt[23]
    SLICE_X3Y305         FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1800, routed)        1.120     7.713    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X3Y305         FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[23]/C
                         clock pessimism              0.054     7.767    
                         clock uncertainty           -0.046     7.721    
    SLICE_X3Y305         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     7.746    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[23]
  -------------------------------------------------------------------
                         required time                          7.746    
                         arrival time                          -4.198    
  -------------------------------------------------------------------
                         slack                                  3.548    

Slack (MET) :             3.551ns  (required time - arrival time)
  Source:                 tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_out_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__150/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.729ns  (logic 0.081ns (2.968%)  route 2.648ns (97.032%))
  Logic Levels:           0  
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.303ns = ( 7.703 - 6.400 ) 
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.054ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.240ns (routing 0.344ns, distribution 0.896ns)
  Clock Net Delay (Destination): 1.110ns (routing 0.313ns, distribution 0.797ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1800, routed)        1.240     1.456    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/rx_mii_clk
    SLICE_X4Y287         FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y287         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.537 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_out_reg/Q
                         net (fo=162, routed)         2.648     4.185    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_pipe_out
    SLICE_X4Y313         FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__150/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1800, routed)        1.110     7.703    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/rx_mii_clk
    SLICE_X4Y313         FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__150/C
                         clock pessimism              0.054     7.757    
                         clock uncertainty           -0.046     7.711    
    SLICE_X4Y313         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     7.736    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__150
  -------------------------------------------------------------------
                         required time                          7.736    
                         arrival time                          -4.185    
  -------------------------------------------------------------------
                         slack                                  3.551    

Slack (MET) :             3.556ns  (required time - arrival time)
  Source:                 tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_out_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__149/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.725ns  (logic 0.081ns (2.972%)  route 2.644ns (97.028%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.304ns = ( 7.704 - 6.400 ) 
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.054ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.240ns (routing 0.344ns, distribution 0.896ns)
  Clock Net Delay (Destination): 1.111ns (routing 0.313ns, distribution 0.798ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1800, routed)        1.240     1.456    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/rx_mii_clk
    SLICE_X4Y287         FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y287         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.537 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_out_reg/Q
                         net (fo=162, routed)         2.644     4.181    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_pipe_out
    SLICE_X4Y312         FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__149/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1800, routed)        1.111     7.704    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/rx_mii_clk
    SLICE_X4Y312         FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__149/C
                         clock pessimism              0.054     7.758    
                         clock uncertainty           -0.046     7.712    
    SLICE_X4Y312         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     7.737    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__149
  -------------------------------------------------------------------
                         required time                          7.737    
                         arrival time                          -4.181    
  -------------------------------------------------------------------
                         slack                                  3.556    

Slack (MET) :             3.628ns  (required time - arrival time)
  Source:                 tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.654ns  (logic 0.664ns (25.019%)  route 1.990ns (74.981%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.313ns = ( 7.713 - 6.400 ) 
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.054ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.248ns (routing 0.344ns, distribution 0.904ns)
  Clock Net Delay (Destination): 1.120ns (routing 0.313ns, distribution 0.807ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1800, routed)        1.248     1.464    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X1Y294         FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y294         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     1.542 f  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg[5]/Q
                         net (fo=30, routed)          0.613     2.155    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/p_2_in
    SLICE_X7Y299         LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.147     2.302 f  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrlout[4]_i_2/O
                         net (fo=31, routed)          0.311     2.613    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrl_terminate_d1[4]
    SLICE_X4Y303         LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.146     2.759 f  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrlout[0]_i_2/O
                         net (fo=29, routed)          0.309     3.068    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/state_nxt2
    SLICE_X3Y296         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.097     3.165 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[63]_i_8/O
                         net (fo=53, routed)          0.521     3.686    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[63]_i_8_n_0
    SLICE_X2Y305         LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.050     3.736 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[17]_i_3/O
                         net (fo=1, routed)           0.187     3.923    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[17]_i_3_n_0
    SLICE_X3Y307         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.146     4.069 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[17]_i_1__0/O
                         net (fo=1, routed)           0.049     4.118    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_nxt[17]
    SLICE_X3Y307         FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1800, routed)        1.120     7.713    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X3Y307         FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[17]/C
                         clock pessimism              0.054     7.767    
                         clock uncertainty           -0.046     7.721    
    SLICE_X3Y307         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     7.746    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[17]
  -------------------------------------------------------------------
                         required time                          7.746    
                         arrival time                          -4.118    
  -------------------------------------------------------------------
                         slack                                  3.628    

Slack (MET) :             3.633ns  (required time - arrival time)
  Source:                 tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_out_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__8/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.653ns  (logic 0.081ns (3.053%)  route 2.572ns (96.947%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.309ns = ( 7.709 - 6.400 ) 
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.054ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.240ns (routing 0.344ns, distribution 0.896ns)
  Clock Net Delay (Destination): 1.116ns (routing 0.313ns, distribution 0.803ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1800, routed)        1.240     1.456    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/rx_mii_clk
    SLICE_X4Y287         FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y287         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.537 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_out_reg/Q
                         net (fo=162, routed)         2.572     4.109    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_pipe_out
    SLICE_X9Y311         FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__8/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1800, routed)        1.116     7.709    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/rx_mii_clk
    SLICE_X9Y311         FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__8/C
                         clock pessimism              0.054     7.763    
                         clock uncertainty           -0.046     7.717    
    SLICE_X9Y311         FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.025     7.742    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__8
  -------------------------------------------------------------------
                         required time                          7.742    
                         arrival time                          -4.109    
  -------------------------------------------------------------------
                         slack                                  3.633    

Slack (MET) :             3.640ns  (required time - arrival time)
  Source:                 tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/dataout_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/dataout_hold_reg[50]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.458ns  (logic 0.170ns (6.916%)  route 2.288ns (93.084%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.225ns = ( 7.625 - 6.400 ) 
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.054ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.259ns (routing 0.344ns, distribution 0.915ns)
  Clock Net Delay (Destination): 1.032ns (routing 0.313ns, distribution 0.719ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1800, routed)        1.259     1.475    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/rx_mii_clk
    SLICE_X9Y313         FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/dataout_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y313         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     1.556 f  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/dataout_reg_reg[0]/Q
                         net (fo=4, routed)           0.363     1.919    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/dataout_reg
    SLICE_X9Y300         LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     2.008 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/ctrlout_hold[7]_i_1/O
                         net (fo=72, routed)          1.925     3.933    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC_n_2
    SLICE_X12Y291        FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/dataout_hold_reg[50]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1800, routed)        1.032     7.625    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/rx_mii_clk
    SLICE_X12Y291        FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/dataout_hold_reg[50]/C
                         clock pessimism              0.054     7.679    
                         clock uncertainty           -0.046     7.633    
    SLICE_X12Y291        FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.060     7.573    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/dataout_hold_reg[50]
  -------------------------------------------------------------------
                         required time                          7.573    
                         arrival time                          -3.933    
  -------------------------------------------------------------------
                         slack                                  3.640    

Slack (MET) :             3.645ns  (required time - arrival time)
  Source:                 tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.633ns  (logic 0.706ns (26.814%)  route 1.927ns (73.186%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.309ns = ( 7.709 - 6.400 ) 
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.054ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.248ns (routing 0.344ns, distribution 0.904ns)
  Clock Net Delay (Destination): 1.116ns (routing 0.313ns, distribution 0.803ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1800, routed)        1.248     1.464    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X1Y294         FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y294         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     1.542 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg[5]/Q
                         net (fo=30, routed)          0.613     2.155    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/p_2_in
    SLICE_X7Y299         LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.147     2.302 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrlout[4]_i_2/O
                         net (fo=31, routed)          0.311     2.613    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrl_terminate_d1[4]
    SLICE_X4Y303         LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.146     2.759 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrlout[0]_i_2/O
                         net (fo=29, routed)          0.260     3.019    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/state_nxt2
    SLICE_X2Y297         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.146     3.165 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrlout[6]_i_3/O
                         net (fo=71, routed)          0.536     3.701    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrlout[6]_i_3_n_0
    SLICE_X5Y308         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.090     3.791 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[6]_i_4/O
                         net (fo=1, routed)           0.135     3.926    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[6]_i_4_n_0
    SLICE_X5Y308         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.099     4.025 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[6]_i_1__1/O
                         net (fo=1, routed)           0.072     4.097    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_nxt[6]
    SLICE_X5Y308         FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1800, routed)        1.116     7.709    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X5Y308         FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[6]/C
                         clock pessimism              0.054     7.763    
                         clock uncertainty           -0.046     7.717    
    SLICE_X5Y308         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     7.742    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[6]
  -------------------------------------------------------------------
                         required time                          7.742    
                         arrival time                          -4.097    
  -------------------------------------------------------------------
                         slack                                  3.645    

Slack (MET) :             3.651ns  (required time - arrival time)
  Source:                 tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/dataout_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/dataout_hold_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.481ns  (logic 0.170ns (6.852%)  route 2.311ns (93.148%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.258ns = ( 7.658 - 6.400 ) 
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.054ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.259ns (routing 0.344ns, distribution 0.915ns)
  Clock Net Delay (Destination): 1.065ns (routing 0.313ns, distribution 0.752ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1800, routed)        1.259     1.475    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/rx_mii_clk
    SLICE_X9Y313         FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/dataout_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y313         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     1.556 f  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/dataout_reg_reg[0]/Q
                         net (fo=4, routed)           0.363     1.919    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/dataout_reg
    SLICE_X9Y300         LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     2.008 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC/ctrlout_hold[7]_i_1/O
                         net (fo=72, routed)          1.948     3.956    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_LOCAL_FAULT_CLKOUT_SYNC_n_2
    SLICE_X9Y287         FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/dataout_hold_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1800, routed)        1.065     7.658    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/rx_mii_clk
    SLICE_X9Y287         FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/dataout_hold_reg[23]/C
                         clock pessimism              0.054     7.712    
                         clock uncertainty           -0.046     7.666    
    SLICE_X9Y287         FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.059     7.607    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/dataout_hold_reg[23]
  -------------------------------------------------------------------
                         required time                          7.607    
                         arrival time                          -3.956    
  -------------------------------------------------------------------
                         slack                                  3.651    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/dataout_hold_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/dataout_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.083ns (52.532%)  route 0.075ns (47.468%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.415ns
    Source Clock Delay      (SCD):    1.278ns
    Clock Pessimism Removal (CPR):    0.054ns
  Clock Net Delay (Source):      1.085ns (routing 0.313ns, distribution 0.772ns)
  Clock Net Delay (Destination): 1.199ns (routing 0.344ns, distribution 0.855ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1800, routed)        1.085     1.278    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/rx_mii_clk
    SLICE_X14Y300        FDSE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/dataout_hold_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y300        FDSE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     1.339 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/dataout_hold_reg[2]/Q
                         net (fo=1, routed)           0.053     1.392    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/dataout_hold_reg_n_0_[2]
    SLICE_X14Y299        LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.022     1.414 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/dataout[2]_i_1__2/O
                         net (fo=1, routed)           0.022     1.436    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/dataout[2]_i_1__2_n_0
    SLICE_X14Y299        FDSE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/dataout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1800, routed)        1.199     1.415    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/rx_mii_clk
    SLICE_X14Y299        FDSE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/dataout_reg[2]/C
                         clock pessimism             -0.054     1.361    
    SLICE_X14Y299        FDSE (Hold_DFF_SLICEL_C_D)
                                                      0.060     1.421    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/dataout_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.421    
                         arrival time                           1.436    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/ctrlout_e1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/ctrlout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.093ns (49.206%)  route 0.096ns (50.794%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.478ns
    Source Clock Delay      (SCD):    1.272ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Net Delay (Source):      1.079ns (routing 0.313ns, distribution 0.766ns)
  Clock Net Delay (Destination): 1.262ns (routing 0.344ns, distribution 0.918ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1800, routed)        1.079     1.272    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/rx_mii_clk
    SLICE_X12Y300        FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/ctrlout_e1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y300        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     1.330 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/ctrlout_e1_reg[3]/Q
                         net (fo=2, routed)           0.060     1.390    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/ctrlout_e1__0[3]
    SLICE_X13Y300        LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.035     1.425 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/ctrlout[3]_i_1__0/O
                         net (fo=1, routed)           0.036     1.461    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/ctrlout[3]_i_1__0_n_0
    SLICE_X13Y300        FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/ctrlout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1800, routed)        1.262     1.478    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/rx_mii_clk
    SLICE_X13Y300        FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/ctrlout_reg[3]/C
                         clock pessimism             -0.093     1.385    
    SLICE_X13Y300        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.060     1.445    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/ctrlout_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.445    
                         arrival time                           1.461    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.094ns (39.496%)  route 0.144ns (60.504%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.483ns
    Source Clock Delay      (SCD):    1.268ns
    Clock Pessimism Removal (CPR):    0.054ns
  Clock Net Delay (Source):      1.075ns (routing 0.313ns, distribution 0.762ns)
  Clock Net Delay (Destination): 1.267ns (routing 0.344ns, distribution 0.923ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1800, routed)        1.075     1.268    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X3Y298         FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y298         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     1.327 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[42]/Q
                         net (fo=4, routed)           0.109     1.436    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1[42]
    SLICE_X5Y300         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.035     1.471 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[42]_i_1__1/O
                         net (fo=1, routed)           0.035     1.506    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_nxt[42]
    SLICE_X5Y300         FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1800, routed)        1.267     1.483    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X5Y300         FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[42]/C
                         clock pessimism             -0.054     1.429    
    SLICE_X5Y300         FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.060     1.489    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[42]
  -------------------------------------------------------------------
                         required time                         -1.489    
                         arrival time                           1.506    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_fifo_reg[34]/C
                            (rising edge-triggered cell FDSE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.058ns (30.526%)  route 0.132ns (69.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.555ns
    Source Clock Delay      (SCD):    1.315ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Net Delay (Source):      1.122ns (routing 0.313ns, distribution 0.809ns)
  Clock Net Delay (Destination): 1.339ns (routing 0.344ns, distribution 0.995ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1800, routed)        1.122     1.315    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/rx_serdes_clk
    SLICE_X8Y308         FDSE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_fifo_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y308         FDSE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     1.373 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_fifo_reg[34]/Q
                         net (fo=1, routed)           0.132     1.505    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_5/DIC0
    SLICE_X8Y304         RAMD32                                       r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1800, routed)        1.339     1.555    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_5/WCLK
    SLICE_X8Y304         RAMD32                                       r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_5/RAMC/CLK
                         clock pessimism             -0.145     1.410    
    SLICE_X8Y304         RAMD32 (Hold_C5LUT_SLICEM_CLK_I)
                                                      0.078     1.488    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           1.505    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.945ns
    Source Clock Delay      (SCD):    0.834ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Net Delay (Source):      0.708ns (routing 0.188ns, distribution 0.520ns)
  Clock Net Delay (Destination): 0.805ns (routing 0.208ns, distribution 0.597ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1800, routed)        0.708     0.834    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X2Y302         FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y302         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.873 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg[18]/Q
                         net (fo=1, routed)           0.033     0.906    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg_n_0_[18]
    SLICE_X2Y302         FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1800, routed)        0.805     0.945    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X2Y302         FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[21]/C
                         clock pessimism             -0.105     0.840    
    SLICE_X2Y302         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.887    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.906    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d2_reg[36]/C
                            (rising edge-triggered cell FDSE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d3_reg[36]/D
                            (rising edge-triggered cell FDSE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.073ns  (logic 0.039ns (53.425%)  route 0.034ns (46.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.945ns
    Source Clock Delay      (SCD):    0.835ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Net Delay (Source):      0.709ns (routing 0.188ns, distribution 0.521ns)
  Clock Net Delay (Destination): 0.805ns (routing 0.208ns, distribution 0.597ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1800, routed)        0.709     0.835    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/rx_serdes_clk
    SLICE_X9Y306         FDSE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d2_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y306         FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.874 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d2_reg[36]/Q
                         net (fo=2, routed)           0.034     0.908    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d2_reg_n_0_[36]
    SLICE_X9Y306         FDSE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d3_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1800, routed)        0.805     0.945    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/rx_serdes_clk
    SLICE_X9Y306         FDSE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d3_reg[36]/C
                         clock pessimism             -0.104     0.841    
    SLICE_X9Y306         FDSE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.888    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d3_reg[36]
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d2_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.077ns  (logic 0.039ns (50.649%)  route 0.038ns (49.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.938ns
    Source Clock Delay      (SCD):    0.828ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Net Delay (Source):      0.702ns (routing 0.188ns, distribution 0.514ns)
  Clock Net Delay (Destination): 0.798ns (routing 0.208ns, distribution 0.590ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1800, routed)        0.702     0.828    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/rx_serdes_clk
    SLICE_X5Y302         FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y302         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.867 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d1_reg[27]/Q
                         net (fo=1, routed)           0.038     0.905    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d1_reg_n_0_[27]
    SLICE_X5Y302         FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1800, routed)        0.798     0.938    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/rx_serdes_clk
    SLICE_X5Y302         FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d2_reg[27]/C
                         clock pessimism             -0.104     0.834    
    SLICE_X5Y302         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     0.881    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d2_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           0.905    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.077ns  (logic 0.039ns (50.649%)  route 0.038ns (49.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.904ns
    Source Clock Delay      (SCD):    0.798ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Net Delay (Source):      0.672ns (routing 0.188ns, distribution 0.484ns)
  Clock Net Delay (Destination): 0.764ns (routing 0.208ns, distribution 0.556ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1800, routed)        0.672     0.798    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X5Y296         FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y296         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.837 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg[35]/Q
                         net (fo=1, routed)           0.038     0.875    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg_n_0_[35]
    SLICE_X5Y296         FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1800, routed)        0.764     0.904    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X5Y296         FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[36]/C
                         clock pessimism             -0.100     0.804    
    SLICE_X5Y296         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     0.851    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[36]
  -------------------------------------------------------------------
                         required time                         -0.851    
                         arrival time                           0.875    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d0_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.058ns (22.568%)  route 0.199ns (77.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.493ns
    Source Clock Delay      (SCD):    1.268ns
    Clock Pessimism Removal (CPR):    0.054ns
  Clock Net Delay (Source):      1.075ns (routing 0.313ns, distribution 0.762ns)
  Clock Net Delay (Destination): 1.277ns (routing 0.344ns, distribution 0.933ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1800, routed)        1.075     1.268    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X4Y296         FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y296         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     1.326 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[48]/Q
                         net (fo=1, routed)           0.199     1.525    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d0_reg[7]_0[48]
    SLICE_X5Y303         FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1800, routed)        1.277     1.493    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/rx_serdes_clk
    SLICE_X5Y303         FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d0_reg[8]/C
                         clock pessimism             -0.054     1.439    
    SLICE_X5Y303         FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.062     1.501    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d0_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.525    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.078ns  (logic 0.038ns (48.718%)  route 0.040ns (51.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.807ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Net Delay (Source):      0.681ns (routing 0.188ns, distribution 0.493ns)
  Clock Net Delay (Destination): 0.776ns (routing 0.208ns, distribution 0.568ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1800, routed)        0.681     0.807    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/rx_clk_out_0
    SLICE_X1Y287         FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y287         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.845 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg[51]/Q
                         net (fo=1, routed)           0.040     0.885    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg_n_0_[51]
    SLICE_X1Y287         FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1800, routed)        0.776     0.916    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/rx_clk_out_0
    SLICE_X1Y287         FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[51]/C
                         clock pessimism             -0.103     0.813    
    SLICE_X1Y287         FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     0.860    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[51]
  -------------------------------------------------------------------
                         required time                         -0.860    
                         arrival time                           0.885    
  -------------------------------------------------------------------
                         slack                                  0.025    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxoutclk_out[0]_1
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTYE4_CHANNEL/RXUSRCLK   n/a                      1.954         6.400       4.446      GTYE4_CHANNEL_X0Y6  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
Min Period        n/a     GTYE4_CHANNEL/RXUSRCLK2  n/a                      1.954         6.400       4.446      GTYE4_CHANNEL_X0Y6  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2
Min Period        n/a     BUFG_GT/I                n/a                      1.290         6.400       5.110      BUFG_GT_X0Y117      tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/I
Min Period        n/a     RAMD32/CLK               n/a                      1.064         6.400       5.336      SLICE_X8Y303        tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMA/CLK
Min Period        n/a     RAMD32/CLK               n/a                      1.064         6.400       5.336      SLICE_X8Y303        tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK               n/a                      1.064         6.400       5.336      SLICE_X8Y303        tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMB/CLK
Min Period        n/a     RAMD32/CLK               n/a                      1.064         6.400       5.336      SLICE_X8Y303        tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK               n/a                      1.064         6.400       5.336      SLICE_X8Y303        tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMC/CLK
Min Period        n/a     RAMD32/CLK               n/a                      1.064         6.400       5.336      SLICE_X8Y303        tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMC_D1/CLK
Min Period        n/a     RAMS32/CLK               n/a                      1.064         6.400       5.336      SLICE_X8Y303        tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMD/CLK
Low Pulse Width   Slow    GTYE4_CHANNEL/RXUSRCLK   n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y6  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Fast    GTYE4_CHANNEL/RXUSRCLK   n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y6  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Slow    GTYE4_CHANNEL/RXUSRCLK2  n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y6  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2
Low Pulse Width   Fast    GTYE4_CHANNEL/RXUSRCLK2  n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y6  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2
Low Pulse Width   Slow    RAMD32/CLK               n/a                      0.532         3.200       2.668      SLICE_X8Y303        tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a                      0.532         3.200       2.668      SLICE_X8Y303        tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a                      0.532         3.200       2.668      SLICE_X8Y303        tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a                      0.532         3.200       2.668      SLICE_X8Y303        tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a                      0.532         3.200       2.668      SLICE_X8Y303        tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a                      0.532         3.200       2.668      SLICE_X8Y303        tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMC_D1/CLK
High Pulse Width  Slow    GTYE4_CHANNEL/RXUSRCLK   n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y6  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Fast    GTYE4_CHANNEL/RXUSRCLK   n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y6  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Slow    GTYE4_CHANNEL/RXUSRCLK2  n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y6  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Fast    GTYE4_CHANNEL/RXUSRCLK2  n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y6  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Fast    RAMD32/CLK               n/a                      0.532         3.200       2.668      SLICE_X8Y303        tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a                      0.532         3.200       2.668      SLICE_X8Y303        tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a                      0.532         3.200       2.668      SLICE_X8Y303        tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a                      0.532         3.200       2.668      SLICE_X8Y303        tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a                      0.532         3.200       2.668      SLICE_X8Y303        tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a                      0.532         3.200       2.668      SLICE_X8Y303        tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMC_D1/CLK
Max Skew          Slow    GTYE4_CHANNEL/RXUSRCLK   GTYE4_CHANNEL/RXUSRCLK2  0.478         0.038       0.440      GTYE4_CHANNEL_X0Y6  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Fast    GTYE4_CHANNEL/RXUSRCLK   GTYE4_CHANNEL/RXUSRCLK2  0.525         0.013       0.512      GTYE4_CHANNEL_X0Y6  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Fast    GTYE4_CHANNEL/RXUSRCLK2  GTYE4_CHANNEL/RXUSRCLK   0.847         0.012       0.835      GTYE4_CHANNEL_X0Y6  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2
Max Skew          Slow    GTYE4_CHANNEL/RXUSRCLK2  GTYE4_CHANNEL/RXUSRCLK   0.881         0.037       0.844      GTYE4_CHANNEL_X0Y6  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_out[0]
  To Clock:  txoutclk_out[0]

Setup :            0  Failing Endpoints,  Worst Slack        2.703ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.601ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.703ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/xgmii_tx0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_5_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        3.451ns  (logic 0.649ns (18.806%)  route 2.802ns (81.194%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.771ns = ( 8.171 - 6.400 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.928ns (routing 0.908ns, distribution 1.020ns)
  Clock Net Delay (Destination): 1.579ns (routing 0.825ns, distribution 0.754ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2261, routed)        1.928     2.143    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/CLK
    SLICE_X51Y259        FDRE                                         r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/xgmii_tx0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y259        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.222 r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/xgmii_tx0_reg[8]/Q
                         net (fo=9, routed)           1.002     3.224    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/p_0_in157_in
    SLICE_X37Y254        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     3.325 r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/tengbaser_phy1_i_111/O
                         net (fo=5, routed)           0.627     3.952    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/tengbaser_phy1_i_111_n_0
    SLICE_X40Y254        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.146     4.098 r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/tengbaser_phy1_i_95/O
                         net (fo=1, routed)           0.043     4.141    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/tengbaser_phy1_i_95_n_0
    SLICE_X40Y254        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.099     4.240 r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/tengbaser_phy1_i_42/O
                         net (fo=6, routed)           0.702     4.942    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/tx_mii_d[23]
    SLICE_X34Y257        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.101     5.043 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_5[6]_i_2/O
                         net (fo=7, routed)           0.380     5.423    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_5[6]_i_2_n_0
    SLICE_X29Y259        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     5.546 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_5[3]_i_1/O
                         net (fo=1, routed)           0.048     5.594    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_5_nxt[3]
    SLICE_X29Y259        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_5_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2261, routed)        1.579     8.171    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/tx_serdes_refclk
    SLICE_X29Y259        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_5_reg[3]/C
                         clock pessimism              0.148     8.319    
                         clock uncertainty           -0.046     8.272    
    SLICE_X29Y259        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025     8.297    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_5_reg[3]
  -------------------------------------------------------------------
                         required time                          8.297    
                         arrival time                          -5.594    
  -------------------------------------------------------------------
                         slack                                  2.703    

Slack (MET) :             2.706ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/xgmii_tx0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        3.452ns  (logic 0.582ns (16.860%)  route 2.870ns (83.140%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.770ns = ( 8.170 - 6.400 ) 
    Source Clock Delay      (SCD):    2.138ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.923ns (routing 0.908ns, distribution 1.015ns)
  Clock Net Delay (Destination): 1.578ns (routing 0.825ns, distribution 0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2261, routed)        1.923     2.138    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/CLK
    SLICE_X49Y262        FDRE                                         r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/xgmii_tx0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y262        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     2.217 r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/xgmii_tx0_reg[6]/Q
                         net (fo=9, routed)           0.989     3.206    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/p_2_in139_in
    SLICE_X37Y259        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.122     3.328 r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/tengbaser_phy1_i_123/O
                         net (fo=7, routed)           0.582     3.910    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/tengbaser_phy1_i_123_n_0
    SLICE_X38Y259        LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.050     3.960 r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/tengbaser_phy1_i_91/O
                         net (fo=1, routed)           0.037     3.997    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/tengbaser_phy1_i_91_n_0
    SLICE_X38Y259        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.051     4.048 r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/tengbaser_phy1_i_38/O
                         net (fo=9, routed)           0.848     4.896    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/tx_mii_d[27]
    SLICE_X32Y260        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     4.932 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4[6]_i_5/O
                         net (fo=1, routed)           0.088     5.020    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4[6]_i_5_n_0
    SLICE_X32Y259        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.099     5.119 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4[6]_i_2/O
                         net (fo=7, routed)           0.260     5.379    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4[6]_i_2_n_0
    SLICE_X27Y259        LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145     5.524 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4[4]_i_1/O
                         net (fo=1, routed)           0.066     5.590    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4_nxt[4]
    SLICE_X27Y259        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2261, routed)        1.578     8.170    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/tx_serdes_refclk
    SLICE_X27Y259        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4_reg[4]/C
                         clock pessimism              0.148     8.318    
                         clock uncertainty           -0.046     8.271    
    SLICE_X27Y259        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025     8.296    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4_reg[4]
  -------------------------------------------------------------------
                         required time                          8.296    
                         arrival time                          -5.590    
  -------------------------------------------------------------------
                         slack                                  2.706    

Slack (MET) :             2.708ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/xgmii_tx0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        3.449ns  (logic 0.623ns (18.063%)  route 2.826ns (81.937%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.768ns = ( 8.168 - 6.400 ) 
    Source Clock Delay      (SCD):    2.138ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.923ns (routing 0.908ns, distribution 1.015ns)
  Clock Net Delay (Destination): 1.576ns (routing 0.825ns, distribution 0.751ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2261, routed)        1.923     2.138    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/CLK
    SLICE_X49Y262        FDRE                                         r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/xgmii_tx0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y262        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     2.217 r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/xgmii_tx0_reg[6]/Q
                         net (fo=9, routed)           0.989     3.206    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/p_2_in139_in
    SLICE_X37Y259        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.122     3.328 r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/tengbaser_phy1_i_123/O
                         net (fo=7, routed)           0.582     3.910    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/tengbaser_phy1_i_123_n_0
    SLICE_X38Y259        LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.050     3.960 r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/tengbaser_phy1_i_91/O
                         net (fo=1, routed)           0.037     3.997    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/tengbaser_phy1_i_91_n_0
    SLICE_X38Y259        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.051     4.048 r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/tengbaser_phy1_i_38/O
                         net (fo=9, routed)           0.646     4.694    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/tx_mii_d[27]
    SLICE_X33Y260        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.097     4.791 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4[6]_i_6/O
                         net (fo=1, routed)           0.312     5.103    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4[6]_i_6_n_0
    SLICE_X28Y261        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.123     5.226 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4[6]_i_3/O
                         net (fo=6, routed)           0.202     5.428    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4[6]_i_3_n_0
    SLICE_X27Y260        LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101     5.529 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4[2]_i_1/O
                         net (fo=1, routed)           0.058     5.587    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4_nxt[2]
    SLICE_X27Y260        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2261, routed)        1.576     8.168    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/tx_serdes_refclk
    SLICE_X27Y260        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4_reg[2]/C
                         clock pessimism              0.148     8.316    
                         clock uncertainty           -0.046     8.270    
    SLICE_X27Y260        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     8.295    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4_reg[2]
  -------------------------------------------------------------------
                         required time                          8.295    
                         arrival time                          -5.587    
  -------------------------------------------------------------------
                         slack                                  2.708    

Slack (MET) :             2.711ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/xgmii_tx0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        3.447ns  (logic 0.536ns (15.550%)  route 2.911ns (84.450%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.770ns = ( 8.170 - 6.400 ) 
    Source Clock Delay      (SCD):    2.138ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.923ns (routing 0.908ns, distribution 1.015ns)
  Clock Net Delay (Destination): 1.578ns (routing 0.825ns, distribution 0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2261, routed)        1.923     2.138    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/CLK
    SLICE_X49Y262        FDRE                                         r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/xgmii_tx0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y262        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     2.217 r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/xgmii_tx0_reg[6]/Q
                         net (fo=9, routed)           0.989     3.206    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/p_2_in139_in
    SLICE_X37Y259        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.122     3.328 r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/tengbaser_phy1_i_123/O
                         net (fo=7, routed)           0.582     3.910    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/tengbaser_phy1_i_123_n_0
    SLICE_X38Y259        LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.050     3.960 r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/tengbaser_phy1_i_91/O
                         net (fo=1, routed)           0.037     3.997    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/tengbaser_phy1_i_91_n_0
    SLICE_X38Y259        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.051     4.048 r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/tengbaser_phy1_i_38/O
                         net (fo=9, routed)           0.848     4.896    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/tx_mii_d[27]
    SLICE_X32Y260        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     4.932 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4[6]_i_5/O
                         net (fo=1, routed)           0.088     5.020    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4[6]_i_5_n_0
    SLICE_X32Y259        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.099     5.119 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4[6]_i_2/O
                         net (fo=7, routed)           0.295     5.414    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4[6]_i_2_n_0
    SLICE_X27Y259        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     5.513 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4[0]_i_1/O
                         net (fo=1, routed)           0.072     5.585    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4_nxt[0]
    SLICE_X27Y259        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2261, routed)        1.578     8.170    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/tx_serdes_refclk
    SLICE_X27Y259        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4_reg[0]/C
                         clock pessimism              0.148     8.318    
                         clock uncertainty           -0.046     8.271    
    SLICE_X27Y259        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     8.296    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4_reg[0]
  -------------------------------------------------------------------
                         required time                          8.296    
                         arrival time                          -5.585    
  -------------------------------------------------------------------
                         slack                                  2.711    

Slack (MET) :             2.723ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/xgmii_tx0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_5_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        3.431ns  (logic 0.661ns (19.266%)  route 2.770ns (80.734%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.771ns = ( 8.171 - 6.400 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.928ns (routing 0.908ns, distribution 1.020ns)
  Clock Net Delay (Destination): 1.579ns (routing 0.825ns, distribution 0.754ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2261, routed)        1.928     2.143    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/CLK
    SLICE_X51Y259        FDRE                                         r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/xgmii_tx0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y259        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.222 r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/xgmii_tx0_reg[8]/Q
                         net (fo=9, routed)           1.002     3.224    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/p_0_in157_in
    SLICE_X37Y254        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     3.325 r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/tengbaser_phy1_i_111/O
                         net (fo=5, routed)           0.627     3.952    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/tengbaser_phy1_i_111_n_0
    SLICE_X40Y254        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.146     4.098 r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/tengbaser_phy1_i_95/O
                         net (fo=1, routed)           0.043     4.141    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/tengbaser_phy1_i_95_n_0
    SLICE_X40Y254        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.099     4.240 r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/tengbaser_phy1_i_42/O
                         net (fo=6, routed)           0.702     4.942    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/tx_mii_d[23]
    SLICE_X34Y257        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.101     5.043 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_5[6]_i_2/O
                         net (fo=7, routed)           0.380     5.423    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_5[6]_i_2_n_0
    SLICE_X29Y259        LUT3 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.135     5.558 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_5[5]_i_1/O
                         net (fo=1, routed)           0.016     5.574    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_5_nxt[5]
    SLICE_X29Y259        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_5_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2261, routed)        1.579     8.171    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/tx_serdes_refclk
    SLICE_X29Y259        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_5_reg[5]/C
                         clock pessimism              0.148     8.319    
                         clock uncertainty           -0.046     8.272    
    SLICE_X29Y259        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025     8.297    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_5_reg[5]
  -------------------------------------------------------------------
                         required time                          8.297    
                         arrival time                          -5.574    
  -------------------------------------------------------------------
                         slack                                  2.723    

Slack (MET) :             2.727ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/xgmii_tx0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        3.429ns  (logic 0.538ns (15.690%)  route 2.891ns (84.310%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.767ns = ( 8.167 - 6.400 ) 
    Source Clock Delay      (SCD):    2.138ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.923ns (routing 0.908ns, distribution 1.015ns)
  Clock Net Delay (Destination): 1.575ns (routing 0.825ns, distribution 0.750ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2261, routed)        1.923     2.138    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/CLK
    SLICE_X49Y262        FDRE                                         r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/xgmii_tx0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y262        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     2.217 r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/xgmii_tx0_reg[6]/Q
                         net (fo=9, routed)           0.989     3.206    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/p_2_in139_in
    SLICE_X37Y259        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.122     3.328 r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/tengbaser_phy1_i_123/O
                         net (fo=7, routed)           0.582     3.910    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/tengbaser_phy1_i_123_n_0
    SLICE_X38Y259        LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.050     3.960 r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/tengbaser_phy1_i_91/O
                         net (fo=1, routed)           0.037     3.997    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/tengbaser_phy1_i_91_n_0
    SLICE_X38Y259        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.051     4.048 r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/tengbaser_phy1_i_38/O
                         net (fo=9, routed)           0.848     4.896    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/tx_mii_d[27]
    SLICE_X32Y260        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     4.932 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4[6]_i_5/O
                         net (fo=1, routed)           0.088     5.020    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4[6]_i_5_n_0
    SLICE_X32Y259        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.099     5.119 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4[6]_i_2/O
                         net (fo=7, routed)           0.289     5.408    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4[6]_i_2_n_0
    SLICE_X27Y261        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     5.509 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4[1]_i_1/O
                         net (fo=1, routed)           0.058     5.567    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4_nxt[1]
    SLICE_X27Y261        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2261, routed)        1.575     8.167    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/tx_serdes_refclk
    SLICE_X27Y261        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4_reg[1]/C
                         clock pessimism              0.148     8.315    
                         clock uncertainty           -0.046     8.269    
    SLICE_X27Y261        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     8.294    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4_reg[1]
  -------------------------------------------------------------------
                         required time                          8.294    
                         arrival time                          -5.567    
  -------------------------------------------------------------------
                         slack                                  2.727    

Slack (MET) :             2.731ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/xgmii_tx0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        3.427ns  (logic 0.596ns (17.391%)  route 2.831ns (82.609%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.770ns = ( 8.170 - 6.400 ) 
    Source Clock Delay      (SCD):    2.138ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.923ns (routing 0.908ns, distribution 1.015ns)
  Clock Net Delay (Destination): 1.578ns (routing 0.825ns, distribution 0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2261, routed)        1.923     2.138    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/CLK
    SLICE_X49Y262        FDRE                                         r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/xgmii_tx0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y262        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     2.217 r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/xgmii_tx0_reg[6]/Q
                         net (fo=9, routed)           0.989     3.206    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/p_2_in139_in
    SLICE_X37Y259        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.122     3.328 r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/tengbaser_phy1_i_123/O
                         net (fo=7, routed)           0.582     3.910    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/tengbaser_phy1_i_123_n_0
    SLICE_X38Y259        LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.050     3.960 r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/tengbaser_phy1_i_91/O
                         net (fo=1, routed)           0.037     3.997    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/tengbaser_phy1_i_91_n_0
    SLICE_X38Y259        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.051     4.048 r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/tengbaser_phy1_i_38/O
                         net (fo=9, routed)           0.848     4.896    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/tx_mii_d[27]
    SLICE_X32Y260        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     4.932 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4[6]_i_5/O
                         net (fo=1, routed)           0.088     5.020    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4[6]_i_5_n_0
    SLICE_X32Y259        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.099     5.119 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4[6]_i_2/O
                         net (fo=7, routed)           0.260     5.379    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4[6]_i_2_n_0
    SLICE_X27Y259        LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.159     5.538 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4[6]_i_1/O
                         net (fo=1, routed)           0.027     5.565    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4_nxt[6]
    SLICE_X27Y259        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2261, routed)        1.578     8.170    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/tx_serdes_refclk
    SLICE_X27Y259        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4_reg[6]/C
                         clock pessimism              0.148     8.318    
                         clock uncertainty           -0.046     8.271    
    SLICE_X27Y259        FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025     8.296    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4_reg[6]
  -------------------------------------------------------------------
                         required time                          8.296    
                         arrival time                          -5.565    
  -------------------------------------------------------------------
                         slack                                  2.731    

Slack (MET) :             2.740ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/xgmii_tx0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        3.417ns  (logic 0.631ns (18.466%)  route 2.786ns (81.533%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.768ns = ( 8.168 - 6.400 ) 
    Source Clock Delay      (SCD):    2.138ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.923ns (routing 0.908ns, distribution 1.015ns)
  Clock Net Delay (Destination): 1.576ns (routing 0.825ns, distribution 0.751ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2261, routed)        1.923     2.138    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/CLK
    SLICE_X49Y262        FDRE                                         r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/xgmii_tx0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y262        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     2.217 r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/xgmii_tx0_reg[6]/Q
                         net (fo=9, routed)           0.989     3.206    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/p_2_in139_in
    SLICE_X37Y259        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.122     3.328 r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/tengbaser_phy1_i_123/O
                         net (fo=7, routed)           0.582     3.910    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/tengbaser_phy1_i_123_n_0
    SLICE_X38Y259        LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.050     3.960 r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/tengbaser_phy1_i_91/O
                         net (fo=1, routed)           0.037     3.997    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/tengbaser_phy1_i_91_n_0
    SLICE_X38Y259        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.051     4.048 r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/tengbaser_phy1_i_38/O
                         net (fo=9, routed)           0.646     4.694    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/tx_mii_d[27]
    SLICE_X33Y260        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.097     4.791 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4[6]_i_6/O
                         net (fo=1, routed)           0.312     5.103    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4[6]_i_6_n_0
    SLICE_X28Y261        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.123     5.226 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4[6]_i_3/O
                         net (fo=6, routed)           0.202     5.428    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4[6]_i_3_n_0
    SLICE_X27Y260        LUT3 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.109     5.537 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4[5]_i_1/O
                         net (fo=1, routed)           0.018     5.555    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4_nxt[5]
    SLICE_X27Y260        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2261, routed)        1.576     8.168    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/tx_serdes_refclk
    SLICE_X27Y260        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4_reg[5]/C
                         clock pessimism              0.148     8.316    
                         clock uncertainty           -0.046     8.270    
    SLICE_X27Y260        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     8.295    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4_reg[5]
  -------------------------------------------------------------------
                         required time                          8.295    
                         arrival time                          -5.555    
  -------------------------------------------------------------------
                         slack                                  2.740    

Slack (MET) :             2.742ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/xgmii_tx0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        3.416ns  (logic 0.547ns (16.013%)  route 2.869ns (83.987%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.770ns = ( 8.170 - 6.400 ) 
    Source Clock Delay      (SCD):    2.138ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.923ns (routing 0.908ns, distribution 1.015ns)
  Clock Net Delay (Destination): 1.578ns (routing 0.825ns, distribution 0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2261, routed)        1.923     2.138    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/CLK
    SLICE_X49Y262        FDRE                                         r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/xgmii_tx0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y262        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     2.217 r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/xgmii_tx0_reg[6]/Q
                         net (fo=9, routed)           0.989     3.206    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/p_2_in139_in
    SLICE_X37Y259        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.122     3.328 r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/tengbaser_phy1_i_123/O
                         net (fo=7, routed)           0.582     3.910    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/tengbaser_phy1_i_123_n_0
    SLICE_X38Y259        LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.050     3.960 r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/tengbaser_phy1_i_91/O
                         net (fo=1, routed)           0.037     3.997    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/tengbaser_phy1_i_91_n_0
    SLICE_X38Y259        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.051     4.048 r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/tengbaser_phy1_i_38/O
                         net (fo=9, routed)           0.848     4.896    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/tx_mii_d[27]
    SLICE_X32Y260        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     4.932 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4[6]_i_5/O
                         net (fo=1, routed)           0.088     5.020    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4[6]_i_5_n_0
    SLICE_X32Y259        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.099     5.119 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4[6]_i_2/O
                         net (fo=7, routed)           0.295     5.414    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4[6]_i_2_n_0
    SLICE_X27Y259        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.110     5.524 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4[3]_i_1/O
                         net (fo=1, routed)           0.030     5.554    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4_nxt[3]
    SLICE_X27Y259        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2261, routed)        1.578     8.170    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/tx_serdes_refclk
    SLICE_X27Y259        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4_reg[3]/C
                         clock pessimism              0.148     8.318    
                         clock uncertainty           -0.046     8.271    
    SLICE_X27Y259        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     8.296    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4_reg[3]
  -------------------------------------------------------------------
                         required time                          8.296    
                         arrival time                          -5.554    
  -------------------------------------------------------------------
                         slack                                  2.742    

Slack (MET) :             2.746ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/xgmii_tx0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_5_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        3.400ns  (logic 0.649ns (19.088%)  route 2.751ns (80.912%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.762ns = ( 8.162 - 6.400 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.928ns (routing 0.908ns, distribution 1.020ns)
  Clock Net Delay (Destination): 1.570ns (routing 0.825ns, distribution 0.745ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2261, routed)        1.928     2.143    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/CLK
    SLICE_X51Y259        FDRE                                         r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/xgmii_tx0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y259        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.222 r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/xgmii_tx0_reg[8]/Q
                         net (fo=9, routed)           1.002     3.224    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/p_0_in157_in
    SLICE_X37Y254        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     3.325 r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/tengbaser_phy1_i_111/O
                         net (fo=5, routed)           0.627     3.952    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/tengbaser_phy1_i_111_n_0
    SLICE_X40Y254        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.146     4.098 r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/tengbaser_phy1_i_95/O
                         net (fo=1, routed)           0.043     4.141    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/tengbaser_phy1_i_95_n_0
    SLICE_X40Y254        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.099     4.240 r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/tengbaser_phy1_i_42/O
                         net (fo=6, routed)           0.702     4.942    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/tx_mii_d[23]
    SLICE_X34Y257        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.101     5.043 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_5[6]_i_2/O
                         net (fo=7, routed)           0.311     5.354    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_5[6]_i_2_n_0
    SLICE_X30Y259        LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.123     5.477 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_5[4]_i_1/O
                         net (fo=1, routed)           0.066     5.543    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_5_nxt[4]
    SLICE_X30Y259        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_5_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2261, routed)        1.570     8.162    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/tx_serdes_refclk
    SLICE_X30Y259        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_5_reg[4]/C
                         clock pessimism              0.148     8.310    
                         clock uncertainty           -0.046     8.264    
    SLICE_X30Y259        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025     8.289    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_5_reg[4]
  -------------------------------------------------------------------
                         required time                          8.289    
                         arrival time                          -5.543    
  -------------------------------------------------------------------
                         slack                                  2.746    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_data_valid_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_gbe0/tge_rx_inst/mac_rx_data_valid_z_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.061ns (46.565%)  route 0.070ns (53.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Net Delay (Source):      1.530ns (routing 0.825ns, distribution 0.705ns)
  Clock Net Delay (Destination): 1.752ns (routing 0.908ns, distribution 0.844ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2261, routed)        1.530     1.722    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/CLK
    SLICE_X32Y239        FDRE                                         r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_data_valid_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y239        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     1.783 r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_data_valid_reg[3]/Q
                         net (fo=1, routed)           0.070     1.853    zcu111_tengbe_tx_rx_gbe0/tge_rx_inst/mac_rx_data_valid_z_reg[7]_0[3]
    SLICE_X32Y238        FDRE                                         r  zcu111_tengbe_tx_rx_gbe0/tge_rx_inst/mac_rx_data_valid_z_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2261, routed)        1.752     1.967    zcu111_tengbe_tx_rx_gbe0/tge_rx_inst/CLK
    SLICE_X32Y238        FDRE                                         r  zcu111_tengbe_tx_rx_gbe0/tge_rx_inst/mac_rx_data_valid_z_reg[3]/C
                         clock pessimism             -0.188     1.779    
    SLICE_X32Y238        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     1.841    zcu111_tengbe_tx_rx_gbe0/tge_rx_inst/mac_rx_data_valid_z_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.106ns (54.639%)  route 0.088ns (45.361%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.163ns
    Source Clock Delay      (SCD):    1.896ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Net Delay (Source):      1.704ns (routing 0.825ns, distribution 0.879ns)
  Clock Net Delay (Destination): 1.948ns (routing 0.908ns, distribution 1.040ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2261, routed)        1.704     1.896    zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X50Y253        FDCE                                         r  zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y253        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     1.954 r  zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/Q
                         net (fo=4, routed)           0.067     2.021    zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gdiff.gcry_1_sym.diff_pntr_pad_reg[6][5]
    SLICE_X49Y253        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.022     2.043 r  zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp_carry_i_2/O
                         net (fo=1, routed)           0.011     2.054    zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/S[5]
    SLICE_X49Y253        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[5])
                                                      0.026     2.080 r  zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp_carry/O[5]
                         net (fo=1, routed)           0.010     2.090    zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp[6]
    SLICE_X49Y253        FDCE                                         r  zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2261, routed)        1.948     2.163    zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/clk
    SLICE_X49Y253        FDCE                                         r  zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[6]/C
                         clock pessimism             -0.150     2.013    
    SLICE_X49Y253        FDCE (Hold_FFF_SLICEL_C_D)
                                                      0.060     2.073    zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.073    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[48]/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[48]/D
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.058ns (33.918%)  route 0.113ns (66.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.149ns
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Net Delay (Source):      1.713ns (routing 0.825ns, distribution 0.888ns)
  Clock Net Delay (Destination): 1.934ns (routing 0.908ns, distribution 1.026ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2261, routed)        1.713     1.905    zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X48Y253        FDCE                                         r  zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y253        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.058     1.963 r  zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[48]/Q
                         net (fo=1, routed)           0.113     2.076    zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[48]
    SLICE_X47Y254        FDCE                                         r  zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2261, routed)        1.934     2.149    zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X47Y254        FDCE                                         r  zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[48]/C
                         clock pessimism             -0.150     1.999    
    SLICE_X47Y254        FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.060     2.059    zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[48]
  -------------------------------------------------------------------
                         required time                         -2.059    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.058ns (30.208%)  route 0.134ns (69.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.158ns
    Source Clock Delay      (SCD):    1.896ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Net Delay (Source):      1.704ns (routing 0.825ns, distribution 0.879ns)
  Clock Net Delay (Destination): 1.943ns (routing 0.908ns, distribution 1.035ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2261, routed)        1.704     1.896    zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X50Y253        FDCE                                         r  zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y253        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     1.954 r  zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/Q
                         net (fo=7, routed)           0.134     2.088    zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[3]
    SLICE_X49Y253        FDCE                                         r  zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2261, routed)        1.943     2.158    zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X49Y253        FDCE                                         r  zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.150     2.008    
    SLICE_X49Y253        FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     2.070    zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.070    
                         arrival time                           2.088    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_SCRAMBLER/dataout_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_tx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.252ns
    Source Clock Delay      (SCD):    1.106ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Net Delay (Source):      0.981ns (routing 0.493ns, distribution 0.488ns)
  Clock Net Delay (Destination): 1.113ns (routing 0.551ns, distribution 0.562ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2261, routed)        0.981     1.106    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_SCRAMBLER/tx_serdes_refclk
    SLICE_X22Y263        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_SCRAMBLER/dataout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y263        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.145 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_SCRAMBLER/dataout_reg[15]/Q
                         net (fo=1, routed)           0.033     1.178    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_tx_64bit_retiming_sync_serdes_data0_0/D[15]
    SLICE_X22Y263        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_tx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2261, routed)        1.113     1.252    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_tx_64bit_retiming_sync_serdes_data0_0/tx_mii_clk_0
    SLICE_X22Y263        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_tx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg[15]/C
                         clock pessimism             -0.140     1.112    
    SLICE_X22Y263        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.159    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_tx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.159    
                         arrival time                           1.178    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_SCRAMBLER/dataout_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_tx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    1.112ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Net Delay (Source):      0.987ns (routing 0.493ns, distribution 0.494ns)
  Clock Net Delay (Destination): 1.120ns (routing 0.551ns, distribution 0.569ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2261, routed)        0.987     1.112    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_SCRAMBLER/tx_serdes_refclk
    SLICE_X22Y260        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_SCRAMBLER/dataout_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y260        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.151 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_SCRAMBLER/dataout_reg[42]/Q
                         net (fo=1, routed)           0.033     1.184    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_tx_64bit_retiming_sync_serdes_data0_0/D[42]
    SLICE_X22Y260        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_tx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2261, routed)        1.120     1.259    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_tx_64bit_retiming_sync_serdes_data0_0/tx_mii_clk_0
    SLICE_X22Y260        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_tx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg[42]/C
                         clock pessimism             -0.141     1.118    
    SLICE_X22Y260        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.165    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_tx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg[42]
  -------------------------------------------------------------------
                         required time                         -1.165    
                         arrival time                           1.184    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_gbe0/tge_rx_inst/mac_rx_data_z_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    1.093ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Net Delay (Source):      0.968ns (routing 0.493ns, distribution 0.475ns)
  Clock Net Delay (Destination): 1.099ns (routing 0.551ns, distribution 0.548ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2261, routed)        0.968     1.093    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/CLK
    SLICE_X36Y248        FDRE                                         r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y248        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.132 r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_data_reg[0]/Q
                         net (fo=1, routed)           0.033     1.165    zcu111_tengbe_tx_rx_gbe0/tge_rx_inst/D[0]
    SLICE_X36Y248        FDRE                                         r  zcu111_tengbe_tx_rx_gbe0/tge_rx_inst/mac_rx_data_z_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2261, routed)        1.099     1.238    zcu111_tengbe_tx_rx_gbe0/tge_rx_inst/CLK
    SLICE_X36Y248        FDRE                                         r  zcu111_tengbe_tx_rx_gbe0/tge_rx_inst/mac_rx_data_z_reg[0]/C
                         clock pessimism             -0.139     1.099    
    SLICE_X36Y248        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.146    zcu111_tengbe_tx_rx_gbe0/tge_rx_inst/mac_rx_data_z_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.146    
                         arrival time                           1.165    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_gbe0/tge_rx_inst/mac_rx_data_z_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    1.101ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Net Delay (Source):      0.976ns (routing 0.493ns, distribution 0.483ns)
  Clock Net Delay (Destination): 1.108ns (routing 0.551ns, distribution 0.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2261, routed)        0.976     1.101    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/CLK
    SLICE_X36Y245        FDRE                                         r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y245        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.140 r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_data_reg[12]/Q
                         net (fo=1, routed)           0.033     1.173    zcu111_tengbe_tx_rx_gbe0/tge_rx_inst/D[12]
    SLICE_X36Y245        FDRE                                         r  zcu111_tengbe_tx_rx_gbe0/tge_rx_inst/mac_rx_data_z_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2261, routed)        1.108     1.247    zcu111_tengbe_tx_rx_gbe0/tge_rx_inst/CLK
    SLICE_X36Y245        FDRE                                         r  zcu111_tengbe_tx_rx_gbe0/tge_rx_inst/mac_rx_data_z_reg[12]/C
                         clock pessimism             -0.140     1.107    
    SLICE_X36Y245        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.154    zcu111_tengbe_tx_rx_gbe0/tge_rx_inst/mac_rx_data_z_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.154    
                         arrival time                           1.173    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_gbe0/tge_rx_inst/mac_rx_data_z_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    1.101ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Net Delay (Source):      0.976ns (routing 0.493ns, distribution 0.483ns)
  Clock Net Delay (Destination): 1.108ns (routing 0.551ns, distribution 0.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2261, routed)        0.976     1.101    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/CLK
    SLICE_X36Y247        FDRE                                         r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y247        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.140 r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_data_reg[13]/Q
                         net (fo=1, routed)           0.033     1.173    zcu111_tengbe_tx_rx_gbe0/tge_rx_inst/D[13]
    SLICE_X36Y247        FDRE                                         r  zcu111_tengbe_tx_rx_gbe0/tge_rx_inst/mac_rx_data_z_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2261, routed)        1.108     1.247    zcu111_tengbe_tx_rx_gbe0/tge_rx_inst/CLK
    SLICE_X36Y247        FDRE                                         r  zcu111_tengbe_tx_rx_gbe0/tge_rx_inst/mac_rx_data_z_reg[13]/C
                         clock pessimism             -0.140     1.107    
    SLICE_X36Y247        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.154    zcu111_tengbe_tx_rx_gbe0/tge_rx_inst/mac_rx_data_z_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.154    
                         arrival time                           1.173    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_data_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_gbe0/tge_rx_inst/mac_rx_data_z_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.248ns
    Source Clock Delay      (SCD):    1.101ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Net Delay (Source):      0.976ns (routing 0.493ns, distribution 0.483ns)
  Clock Net Delay (Destination): 1.109ns (routing 0.551ns, distribution 0.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2261, routed)        0.976     1.101    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/CLK
    SLICE_X36Y244        FDRE                                         r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_data_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y244        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.140 r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_data_reg[24]/Q
                         net (fo=1, routed)           0.033     1.173    zcu111_tengbe_tx_rx_gbe0/tge_rx_inst/D[24]
    SLICE_X36Y244        FDRE                                         r  zcu111_tengbe_tx_rx_gbe0/tge_rx_inst/mac_rx_data_z_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2261, routed)        1.109     1.248    zcu111_tengbe_tx_rx_gbe0/tge_rx_inst/CLK
    SLICE_X36Y244        FDRE                                         r  zcu111_tengbe_tx_rx_gbe0/tge_rx_inst/mac_rx_data_z_reg[24]/C
                         clock pessimism             -0.141     1.107    
    SLICE_X36Y244        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.154    zcu111_tengbe_tx_rx_gbe0/tge_rx_inst/mac_rx_data_z_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.154    
                         arrival time                           1.173    
  -------------------------------------------------------------------
                         slack                                  0.019    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_out[0]
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTYE4_CHANNEL/TXUSRCLK   n/a                      1.954         6.400       4.446      GTYE4_CHANNEL_X0Y5  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
Min Period        n/a     GTYE4_CHANNEL/TXUSRCLK2  n/a                      1.954         6.400       4.446      GTYE4_CHANNEL_X0Y5  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                      1.355         6.400       5.045      RAMB36_X4Y48        zcu111_tengbe_tx_rx_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK       n/a                      1.355         6.400       5.045      RAMB18_X3Y108       zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                      1.355         6.400       5.045      RAMB36_X4Y53        zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                      1.355         6.400       5.045      RAMB36_X3Y53        zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/tx_cpu_enabled.cpu_tx_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                      1.355         6.400       5.045      RAMB36_X4Y52        zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/tx_cpu_enabled.cpu_tx_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                      1.355         6.400       5.045      RAMB36_X5Y51        zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                      1.355         6.400       5.045      RAMB36_X5Y50        zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                      1.355         6.400       5.045      RAMB36_X4Y50        zcu111_tengbe_tx_rx_gbe0/tge_rx_inst/rx_cpu_enabled.cpu_rx_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    GTYE4_CHANNEL/TXUSRCLK2  n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y5  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2
Low Pulse Width   Slow    GTYE4_CHANNEL/TXUSRCLK   n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y5  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Fast    GTYE4_CHANNEL/TXUSRCLK   n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y5  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Fast    GTYE4_CHANNEL/TXUSRCLK2  n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y5  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK       n/a                      0.542         3.200       2.658      RAMB36_X5Y50        zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK       n/a                      0.542         3.200       2.658      RAMB36_X3Y53        zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/tx_cpu_enabled.cpu_tx_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                      0.542         3.200       2.658      RAMB36_X4Y49        zcu111_tengbe_tx_rx_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                      0.542         3.200       2.658      RAMB36_X4Y48        zcu111_tengbe_tx_rx_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK       n/a                      0.542         3.200       2.658      RAMB18_X3Y108       zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK       n/a                      0.542         3.200       2.658      RAMB36_X4Y50        zcu111_tengbe_tx_rx_gbe0/tge_rx_inst/rx_cpu_enabled.cpu_rx_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    GTYE4_CHANNEL/TXUSRCLK   n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y5  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Fast    GTYE4_CHANNEL/TXUSRCLK2  n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y5  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Slow    GTYE4_CHANNEL/TXUSRCLK   n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y5  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Slow    GTYE4_CHANNEL/TXUSRCLK2  n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y5  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK       n/a                      0.542         3.200       2.658      RAMB36_X3Y53        zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/tx_cpu_enabled.cpu_tx_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                      0.542         3.200       2.658      RAMB36_X5Y51        zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                      0.542         3.200       2.658      RAMB36_X4Y51        zcu111_tengbe_tx_rx_gbe0/tge_rx_inst/rx_cpu_enabled.cpu_rx_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK       n/a                      0.542         3.200       2.658      RAMB36_X4Y51        zcu111_tengbe_tx_rx_gbe0/tge_rx_inst/rx_cpu_enabled.cpu_rx_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                      0.542         3.200       2.658      RAMB36_X4Y48        zcu111_tengbe_tx_rx_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                      0.542         3.200       2.658      RAMB36_X4Y48        zcu111_tengbe_tx_rx_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Skew          Slow    GTYE4_CHANNEL/TXUSRCLK   GTYE4_CHANNEL/TXUSRCLK2  0.624         0.023       0.601      GTYE4_CHANNEL_X0Y5  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Fast    GTYE4_CHANNEL/TXUSRCLK   GTYE4_CHANNEL/TXUSRCLK2  0.629         0.011       0.618      GTYE4_CHANNEL_X0Y5  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Slow    GTYE4_CHANNEL/TXUSRCLK2  GTYE4_CHANNEL/TXUSRCLK   0.753         0.022       0.731      GTYE4_CHANNEL_X0Y5  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Fast    GTYE4_CHANNEL/TXUSRCLK2  GTYE4_CHANNEL/TXUSRCLK   0.763         0.011       0.752      GTYE4_CHANNEL_X0Y5  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_out[0]_1
  To Clock:  txoutclk_out[0]_1

Setup :            0  Failing Endpoints,  Worst Slack        3.309ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.601ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.309ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/FSM_sequential_tx_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/is_valid_ctrl_no_error_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_1 rise@6.400ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        3.019ns  (logic 0.547ns (18.119%)  route 2.472ns (81.881%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.408ns = ( 7.808 - 6.400 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.347ns (routing 0.344ns, distribution 1.003ns)
  Clock Net Delay (Destination): 1.216ns (routing 0.313ns, distribution 0.903ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2261, routed)        1.347     1.562    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/CLK
    SLICE_X12Y267        FDRE                                         r  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/FSM_sequential_tx_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y267        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     1.643 r  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/FSM_sequential_tx_state_reg[1]/Q
                         net (fo=106, routed)         1.675     3.318    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/tx_state__0[1]
    SLICE_X9Y276         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097     3.415 f  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/tengbaser_phy2_i_48/O
                         net (fo=7, routed)           0.325     3.740    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/tx_mii_d[17]
    SLICE_X10Y277        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.157     3.897 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/is_valid_ctrl[5]_i_4/O
                         net (fo=1, routed)           0.245     4.142    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/is_valid_ctrl[5]_i_4_n_0
    SLICE_X10Y277        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     4.265 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/is_valid_ctrl[5]_i_3/O
                         net (fo=2, routed)           0.178     4.443    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/is_ctrl_no_error_5
    SLICE_X9Y277         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.089     4.532 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/is_valid_ctrl_no_error[5]_i_1/O
                         net (fo=1, routed)           0.049     4.581    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/is_valid_ctrl_no_error[5]_i_1_n_0
    SLICE_X9Y277         FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/is_valid_ctrl_no_error_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2261, routed)        1.216     7.808    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/tx_serdes_refclk
    SLICE_X9Y277         FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/is_valid_ctrl_no_error_reg[5]/C
                         clock pessimism              0.103     7.911    
                         clock uncertainty           -0.046     7.865    
    SLICE_X9Y277         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     7.890    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/is_valid_ctrl_no_error_reg[5]
  -------------------------------------------------------------------
                         required time                          7.890    
                         arrival time                          -4.581    
  -------------------------------------------------------------------
                         slack                                  3.309    

Slack (MET) :             3.336ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/FSM_sequential_tx_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/is_valid_ctrl_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_1 rise@6.400ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.992ns  (logic 0.554ns (18.516%)  route 2.438ns (81.484%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.408ns = ( 7.808 - 6.400 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.347ns (routing 0.344ns, distribution 1.003ns)
  Clock Net Delay (Destination): 1.216ns (routing 0.313ns, distribution 0.903ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2261, routed)        1.347     1.562    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/CLK
    SLICE_X12Y267        FDRE                                         r  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/FSM_sequential_tx_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y267        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     1.643 r  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/FSM_sequential_tx_state_reg[1]/Q
                         net (fo=106, routed)         1.675     3.318    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/tx_state__0[1]
    SLICE_X9Y276         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097     3.415 f  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/tengbaser_phy2_i_48/O
                         net (fo=7, routed)           0.325     3.740    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/tx_mii_d[17]
    SLICE_X10Y277        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.157     3.897 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/is_valid_ctrl[5]_i_4/O
                         net (fo=1, routed)           0.245     4.142    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/is_valid_ctrl[5]_i_4_n_0
    SLICE_X10Y277        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     4.265 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/is_valid_ctrl[5]_i_3/O
                         net (fo=2, routed)           0.178     4.443    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/is_ctrl_no_error_5
    SLICE_X9Y277         LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.096     4.539 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/is_valid_ctrl[5]_i_1/O
                         net (fo=1, routed)           0.015     4.554    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/is_valid_ctrl[5]_i_1_n_0
    SLICE_X9Y277         FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/is_valid_ctrl_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2261, routed)        1.216     7.808    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/tx_serdes_refclk
    SLICE_X9Y277         FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/is_valid_ctrl_reg[5]/C
                         clock pessimism              0.103     7.911    
                         clock uncertainty           -0.046     7.865    
    SLICE_X9Y277         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     7.890    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/is_valid_ctrl_reg[5]
  -------------------------------------------------------------------
                         required time                          7.890    
                         arrival time                          -4.554    
  -------------------------------------------------------------------
                         slack                                  3.336    

Slack (MET) :             3.414ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/xgmii_tx0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_1 rise@6.400ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.823ns  (logic 0.950ns (33.652%)  route 1.873ns (66.348%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.372ns = ( 7.772 - 6.400 ) 
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.402ns (routing 0.344ns, distribution 1.058ns)
  Clock Net Delay (Destination): 1.180ns (routing 0.313ns, distribution 0.867ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2261, routed)        1.402     1.617    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/CLK
    SLICE_X7Y265         FDRE                                         r  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/xgmii_tx0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y265         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.696 r  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/xgmii_tx0_reg[13]/Q
                         net (fo=11, routed)          0.412     2.108    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/p_4_in161_in
    SLICE_X6Y271         LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.145     2.253 r  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/tengbaser_phy2_i_112/O
                         net (fo=6, routed)           0.220     2.473    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/tengbaser_phy2_i_112_n_0
    SLICE_X8Y274         LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.101     2.574 r  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/tengbaser_phy2_i_107/O
                         net (fo=9, routed)           0.306     2.880    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/tengbaser_phy2_i_107_n_0
    SLICE_X9Y272         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.148     3.028 r  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/tengbaser_phy2_i_88/O
                         net (fo=1, routed)           0.088     3.116    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/tengbaser_phy2_i_88_n_0
    SLICE_X9Y272         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.096     3.212 r  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/tengbaser_phy2_i_36/O
                         net (fo=8, routed)           0.280     3.492    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/tx_mii_d[29]
    SLICE_X10Y276        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.089     3.581 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4[6]_i_5/O
                         net (fo=1, routed)           0.102     3.683    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4[6]_i_5_n_0
    SLICE_X10Y276        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.146     3.829 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4[6]_i_2/O
                         net (fo=7, routed)           0.416     4.245    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4[6]_i_2_n_0
    SLICE_X12Y278        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     4.391 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4[4]_i_1/O
                         net (fo=1, routed)           0.049     4.440    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4_nxt[4]
    SLICE_X12Y278        FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2261, routed)        1.180     7.772    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/tx_serdes_refclk
    SLICE_X12Y278        FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4_reg[4]/C
                         clock pessimism              0.103     7.875    
                         clock uncertainty           -0.046     7.829    
    SLICE_X12Y278        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     7.854    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4_reg[4]
  -------------------------------------------------------------------
                         required time                          7.854    
                         arrival time                          -4.440    
  -------------------------------------------------------------------
                         slack                                  3.414    

Slack (MET) :             3.437ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/xgmii_tx0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_1 rise@6.400ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.800ns  (logic 0.961ns (34.321%)  route 1.839ns (65.679%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.372ns = ( 7.772 - 6.400 ) 
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.402ns (routing 0.344ns, distribution 1.058ns)
  Clock Net Delay (Destination): 1.180ns (routing 0.313ns, distribution 0.867ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2261, routed)        1.402     1.617    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/CLK
    SLICE_X7Y265         FDRE                                         r  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/xgmii_tx0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y265         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.696 r  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/xgmii_tx0_reg[13]/Q
                         net (fo=11, routed)          0.412     2.108    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/p_4_in161_in
    SLICE_X6Y271         LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.145     2.253 r  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/tengbaser_phy2_i_112/O
                         net (fo=6, routed)           0.220     2.473    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/tengbaser_phy2_i_112_n_0
    SLICE_X8Y274         LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.101     2.574 r  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/tengbaser_phy2_i_107/O
                         net (fo=9, routed)           0.306     2.880    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/tengbaser_phy2_i_107_n_0
    SLICE_X9Y272         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.148     3.028 r  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/tengbaser_phy2_i_88/O
                         net (fo=1, routed)           0.088     3.116    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/tengbaser_phy2_i_88_n_0
    SLICE_X9Y272         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.096     3.212 r  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/tengbaser_phy2_i_36/O
                         net (fo=8, routed)           0.280     3.492    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/tx_mii_d[29]
    SLICE_X10Y276        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.089     3.581 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4[6]_i_5/O
                         net (fo=1, routed)           0.102     3.683    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4[6]_i_5_n_0
    SLICE_X10Y276        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.146     3.829 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4[6]_i_2/O
                         net (fo=7, routed)           0.416     4.245    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4[6]_i_2_n_0
    SLICE_X12Y278        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.157     4.402 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4[6]_i_1/O
                         net (fo=1, routed)           0.015     4.417    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4_nxt[6]
    SLICE_X12Y278        FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2261, routed)        1.180     7.772    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/tx_serdes_refclk
    SLICE_X12Y278        FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4_reg[6]/C
                         clock pessimism              0.103     7.875    
                         clock uncertainty           -0.046     7.829    
    SLICE_X12Y278        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     7.854    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4_reg[6]
  -------------------------------------------------------------------
                         required time                          7.854    
                         arrival time                          -4.417    
  -------------------------------------------------------------------
                         slack                                  3.437    

Slack (MET) :             3.471ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/FSM_sequential_tx_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_6_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_1 rise@6.400ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.854ns  (logic 0.563ns (19.727%)  route 2.291ns (80.273%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.405ns = ( 7.805 - 6.400 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.347ns (routing 0.344ns, distribution 1.003ns)
  Clock Net Delay (Destination): 1.213ns (routing 0.313ns, distribution 0.900ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2261, routed)        1.347     1.562    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/CLK
    SLICE_X12Y267        FDRE                                         r  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/FSM_sequential_tx_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y267        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     1.643 r  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/FSM_sequential_tx_state_reg[1]/Q
                         net (fo=106, routed)         1.470     3.113    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/tx_state__0[1]
    SLICE_X6Y277         LUT5 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.135     3.248 r  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/tengbaser_phy2_i_56/O
                         net (fo=8, routed)           0.430     3.678    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/tx_mii_d[9]
    SLICE_X10Y279        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.148     3.826 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_6[6]_i_6/O
                         net (fo=1, routed)           0.177     4.003    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_6[6]_i_6_n_0
    SLICE_X10Y279        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.050     4.053 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_6[6]_i_3/O
                         net (fo=6, routed)           0.166     4.219    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_6[6]_i_3_n_0
    SLICE_X10Y280        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.149     4.368 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_6[5]_i_1/O
                         net (fo=1, routed)           0.048     4.416    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_6_nxt[5]
    SLICE_X10Y280        FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_6_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2261, routed)        1.213     7.805    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/tx_serdes_refclk
    SLICE_X10Y280        FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_6_reg[5]/C
                         clock pessimism              0.103     7.908    
                         clock uncertainty           -0.046     7.862    
    SLICE_X10Y280        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025     7.887    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_6_reg[5]
  -------------------------------------------------------------------
                         required time                          7.887    
                         arrival time                          -4.416    
  -------------------------------------------------------------------
                         slack                                  3.471    

Slack (MET) :             3.492ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/FSM_sequential_tx_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_6_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_1 rise@6.400ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.833ns  (logic 0.574ns (20.261%)  route 2.259ns (79.739%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.405ns = ( 7.805 - 6.400 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.347ns (routing 0.344ns, distribution 1.003ns)
  Clock Net Delay (Destination): 1.213ns (routing 0.313ns, distribution 0.900ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2261, routed)        1.347     1.562    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/CLK
    SLICE_X12Y267        FDRE                                         r  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/FSM_sequential_tx_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y267        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     1.643 r  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/FSM_sequential_tx_state_reg[1]/Q
                         net (fo=106, routed)         1.470     3.113    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/tx_state__0[1]
    SLICE_X6Y277         LUT5 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.135     3.248 r  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/tengbaser_phy2_i_56/O
                         net (fo=8, routed)           0.430     3.678    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/tx_mii_d[9]
    SLICE_X10Y279        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.148     3.826 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_6[6]_i_6/O
                         net (fo=1, routed)           0.177     4.003    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_6[6]_i_6_n_0
    SLICE_X10Y279        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.050     4.053 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_6[6]_i_3/O
                         net (fo=6, routed)           0.166     4.219    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_6[6]_i_3_n_0
    SLICE_X10Y280        LUT3 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.160     4.379 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_6[6]_i_1/O
                         net (fo=1, routed)           0.016     4.395    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_6_nxt[6]
    SLICE_X10Y280        FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_6_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2261, routed)        1.213     7.805    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/tx_serdes_refclk
    SLICE_X10Y280        FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_6_reg[6]/C
                         clock pessimism              0.103     7.908    
                         clock uncertainty           -0.046     7.862    
    SLICE_X10Y280        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025     7.887    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_6_reg[6]
  -------------------------------------------------------------------
                         required time                          7.887    
                         arrival time                          -4.395    
  -------------------------------------------------------------------
                         slack                                  3.492    

Slack (MET) :             3.522ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/FSM_sequential_tx_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_6_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_1 rise@6.400ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.804ns  (logic 0.564ns (20.114%)  route 2.240ns (79.886%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.406ns = ( 7.806 - 6.400 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.347ns (routing 0.344ns, distribution 1.003ns)
  Clock Net Delay (Destination): 1.214ns (routing 0.313ns, distribution 0.901ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2261, routed)        1.347     1.562    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/CLK
    SLICE_X12Y267        FDRE                                         r  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/FSM_sequential_tx_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y267        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     1.643 r  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/FSM_sequential_tx_state_reg[1]/Q
                         net (fo=106, routed)         1.470     3.113    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/tx_state__0[1]
    SLICE_X6Y277         LUT5 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.135     3.248 r  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/tengbaser_phy2_i_56/O
                         net (fo=8, routed)           0.430     3.678    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/tx_mii_d[9]
    SLICE_X10Y279        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.148     3.826 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_6[6]_i_6/O
                         net (fo=1, routed)           0.177     4.003    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_6[6]_i_6_n_0
    SLICE_X10Y279        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.050     4.053 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_6[6]_i_3/O
                         net (fo=6, routed)           0.112     4.165    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_6[6]_i_3_n_0
    SLICE_X10Y281        LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     4.315 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_6[2]_i_1/O
                         net (fo=1, routed)           0.051     4.366    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_6_nxt[2]
    SLICE_X10Y281        FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_6_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2261, routed)        1.214     7.806    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/tx_serdes_refclk
    SLICE_X10Y281        FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_6_reg[2]/C
                         clock pessimism              0.103     7.909    
                         clock uncertainty           -0.046     7.863    
    SLICE_X10Y281        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     7.888    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_6_reg[2]
  -------------------------------------------------------------------
                         required time                          7.888    
                         arrival time                          -4.366    
  -------------------------------------------------------------------
                         slack                                  3.522    

Slack (MET) :             3.549ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/mac_rx_data_z_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/application_frame_reg/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_1 rise@6.400ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.714ns  (logic 0.829ns (30.545%)  route 1.885ns (69.455%))
  Logic Levels:           7  (CARRY8=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.363ns = ( 7.763 - 6.400 ) 
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.367ns (routing 0.344ns, distribution 1.023ns)
  Clock Net Delay (Destination): 1.171ns (routing 0.313ns, distribution 0.858ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2261, routed)        1.367     1.582    zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/CLK
    SLICE_X13Y287        FDRE                                         r  zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/mac_rx_data_z_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y287        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     1.660 r  zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/mac_rx_data_z_reg[9]/Q
                         net (fo=8, routed)           0.976     2.636    zcu111_tengbe_tx_rx_gbe1/wb_attach_inst/FSM_onehot_rx_state[5]_i_28_0[9]
    SLICE_X19Y269        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     2.760 r  zcu111_tengbe_tx_rx_gbe1/wb_attach_inst/FSM_onehot_rx_state[5]_i_56/O
                         net (fo=1, routed)           0.367     3.127    zcu111_tengbe_tx_rx_gbe1/wb_attach_inst/FSM_onehot_rx_state[5]_i_56_n_0
    SLICE_X17Y271        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.098     3.225 r  zcu111_tengbe_tx_rx_gbe1/wb_attach_inst/FSM_onehot_rx_state[5]_i_30/O
                         net (fo=1, routed)           0.009     3.234    zcu111_tengbe_tx_rx_gbe1/wb_attach_inst/FSM_onehot_rx_state[5]_i_30_n_0
    SLICE_X17Y271        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     3.424 r  zcu111_tengbe_tx_rx_gbe1/wb_attach_inst/FSM_onehot_rx_state_reg[5]_i_7/CO[7]
                         net (fo=1, routed)           0.026     3.450    zcu111_tengbe_tx_rx_gbe1/wb_attach_inst/FSM_onehot_rx_state_reg[5]_i_7_n_0
    SLICE_X17Y272        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.057     3.507 r  zcu111_tengbe_tx_rx_gbe1/wb_attach_inst/FSM_onehot_rx_state_reg[5]_i_2/CO[2]
                         net (fo=2, routed)           0.257     3.764    zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/CO[0]
    SLICE_X16Y279        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.149     3.913 r  zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/FSM_onehot_rx_state[6]_i_6/O
                         net (fo=2, routed)           0.050     3.963    zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/FSM_onehot_rx_state[6]_i_6_n_0
    SLICE_X16Y279        LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097     4.060 r  zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/application_frame_i_2/O
                         net (fo=1, routed)           0.151     4.211    zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/application_frame_i_2_n_0
    SLICE_X16Y278        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.036     4.247 r  zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/application_frame_i_1/O
                         net (fo=1, routed)           0.049     4.296    zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/application_frame_i_1_n_0
    SLICE_X16Y278        FDRE                                         r  zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/application_frame_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2261, routed)        1.171     7.763    zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/CLK
    SLICE_X16Y278        FDRE                                         r  zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/application_frame_reg/C
                         clock pessimism              0.103     7.866    
                         clock uncertainty           -0.046     7.820    
    SLICE_X16Y278        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     7.845    zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/application_frame_reg
  -------------------------------------------------------------------
                         required time                          7.845    
                         arrival time                          -4.296    
  -------------------------------------------------------------------
                         slack                                  3.549    

Slack (MET) :             3.550ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/FSM_sequential_tx_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_6_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_1 rise@6.400ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.776ns  (logic 0.572ns (20.605%)  route 2.204ns (79.395%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.406ns = ( 7.806 - 6.400 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.347ns (routing 0.344ns, distribution 1.003ns)
  Clock Net Delay (Destination): 1.214ns (routing 0.313ns, distribution 0.901ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2261, routed)        1.347     1.562    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/CLK
    SLICE_X12Y267        FDRE                                         r  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/FSM_sequential_tx_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y267        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     1.643 r  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/FSM_sequential_tx_state_reg[1]/Q
                         net (fo=106, routed)         1.470     3.113    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/tx_state__0[1]
    SLICE_X6Y277         LUT5 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.135     3.248 r  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/tengbaser_phy2_i_56/O
                         net (fo=8, routed)           0.430     3.678    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/tx_mii_d[9]
    SLICE_X10Y279        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.148     3.826 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_6[6]_i_6/O
                         net (fo=1, routed)           0.177     4.003    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_6[6]_i_6_n_0
    SLICE_X10Y279        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.050     4.053 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_6[6]_i_3/O
                         net (fo=6, routed)           0.112     4.165    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_6[6]_i_3_n_0
    SLICE_X10Y281        LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.158     4.323 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_6[3]_i_1/O
                         net (fo=1, routed)           0.015     4.338    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_6_nxt[3]
    SLICE_X10Y281        FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_6_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2261, routed)        1.214     7.806    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/tx_serdes_refclk
    SLICE_X10Y281        FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_6_reg[3]/C
                         clock pessimism              0.103     7.909    
                         clock uncertainty           -0.046     7.863    
    SLICE_X10Y281        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     7.888    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_6_reg[3]
  -------------------------------------------------------------------
                         required time                          7.888    
                         arrival time                          -4.338    
  -------------------------------------------------------------------
                         slack                                  3.550    

Slack (MET) :             3.556ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/FSM_sequential_tx_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/is_valid_ctrl_no_error_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_1 rise@6.400ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.783ns  (logic 0.560ns (20.122%)  route 2.223ns (79.878%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.419ns = ( 7.819 - 6.400 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.347ns (routing 0.344ns, distribution 1.003ns)
  Clock Net Delay (Destination): 1.227ns (routing 0.313ns, distribution 0.914ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2261, routed)        1.347     1.562    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/CLK
    SLICE_X12Y267        FDRE                                         r  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/FSM_sequential_tx_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y267        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     1.643 r  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/FSM_sequential_tx_state_reg[1]/Q
                         net (fo=106, routed)         1.468     3.111    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/tx_state__0[1]
    SLICE_X6Y275         LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.098     3.209 f  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/tengbaser_phy2_i_33/O
                         net (fo=9, routed)           0.362     3.571    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/tx_mii_d[32]
    SLICE_X7Y278         LUT5 (Prop_H5LUT_SLICEL_I4_O)
                                                      0.133     3.704 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/lower_os_i_3/O
                         net (fo=3, routed)           0.176     3.880    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/lower_os_i_3_n_0
    SLICE_X7Y276         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.123     4.003 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/is_valid_ctrl[3]_i_5/O
                         net (fo=2, routed)           0.158     4.161    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/is_ctrl_no_error_3
    SLICE_X8Y278         LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.125     4.286 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/is_valid_ctrl_no_error[3]_i_1/O
                         net (fo=1, routed)           0.059     4.345    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/is_valid_ctrl_no_error[3]_i_1_n_0
    SLICE_X8Y278         FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/is_valid_ctrl_no_error_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2261, routed)        1.227     7.819    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/tx_serdes_refclk
    SLICE_X8Y278         FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/is_valid_ctrl_no_error_reg[3]/C
                         clock pessimism              0.103     7.922    
                         clock uncertainty           -0.046     7.876    
    SLICE_X8Y278         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025     7.901    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/is_valid_ctrl_no_error_reg[3]
  -------------------------------------------------------------------
                         required time                          7.901    
                         arrival time                          -4.345    
  -------------------------------------------------------------------
                         slack                                  3.556    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.060ns (35.088%)  route 0.111ns (64.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.574ns
    Source Clock Delay      (SCD):    1.375ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Net Delay (Source):      1.183ns (routing 0.313ns, distribution 0.870ns)
  Clock Net Delay (Destination): 1.359ns (routing 0.344ns, distribution 1.015ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2261, routed)        1.183     1.375    zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X15Y281        FDCE                                         r  zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y281        FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.060     1.435 r  zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/Q
                         net (fo=4, routed)           0.111     1.546    zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[9]_0[2]
    SLICE_X16Y282        FDCE                                         r  zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2261, routed)        1.359     1.574    zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X16Y282        FDCE                                         r  zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.103     1.471    
    SLICE_X16Y282        FDCE (Hold_BFF2_SLICEL_C_D)
                                                      0.062     1.533    zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.546    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_28_34/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.060ns (30.769%)  route 0.135ns (69.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.679ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Net Delay (Source):      1.228ns (routing 0.313ns, distribution 0.915ns)
  Clock Net Delay (Destination): 1.464ns (routing 0.344ns, distribution 1.120ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2261, routed)        1.228     1.420    zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X7Y254         FDCE                                         r  zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y254         FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     1.480 r  zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[30]/Q
                         net (fo=1, routed)           0.135     1.615    zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_28_34/DIC
    SLICE_X6Y257         RAMD64E                                      r  zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_28_34/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2261, routed)        1.464     1.679    zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_28_34/WCLK
    SLICE_X6Y257         RAMD64E                                      r  zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_28_34/RAMC/CLK
                         clock pessimism             -0.156     1.523    
    SLICE_X6Y257         RAMD64E (Hold_C6LUT_SLICEM_CLK_I)
                                                      0.078     1.601    zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_28_34/RAMC
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.615    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/xgmii_rxd_aligned0_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_data_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.061ns (45.185%)  route 0.074ns (54.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.595ns
    Source Clock Delay      (SCD):    1.384ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Net Delay (Source):      1.192ns (routing 0.313ns, distribution 0.879ns)
  Clock Net Delay (Destination): 1.380ns (routing 0.344ns, distribution 1.036ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2261, routed)        1.192     1.384    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/CLK
    SLICE_X14Y293        FDRE                                         r  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/xgmii_rxd_aligned0_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y293        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     1.445 r  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/xgmii_rxd_aligned0_reg[43]/Q
                         net (fo=1, routed)           0.074     1.519    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/xgmii_rxd_aligned0[43]
    SLICE_X14Y291        FDRE                                         r  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_data_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2261, routed)        1.380     1.595    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/CLK
    SLICE_X14Y291        FDRE                                         r  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_data_reg[43]/C
                         clock pessimism             -0.151     1.444    
    SLICE_X14Y291        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     1.504    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_data_reg[43]
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                           1.519    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.060ns (32.787%)  route 0.123ns (67.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.577ns
    Source Clock Delay      (SCD):    1.368ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Net Delay (Source):      1.176ns (routing 0.313ns, distribution 0.863ns)
  Clock Net Delay (Destination): 1.362ns (routing 0.344ns, distribution 1.018ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2261, routed)        1.176     1.368    zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X18Y285        FDPE                                         r  zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y285        FDPE (Prop_FFF2_SLICEM_C_Q)
                                                      0.060     1.428 r  zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/Q
                         net (fo=5, routed)           0.123     1.551    zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]_0[1]
    SLICE_X17Y286        FDCE                                         r  zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2261, routed)        1.362     1.577    zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X17Y286        FDCE                                         r  zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.103     1.474    
    SLICE_X17Y286        FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.060     1.534    zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.551    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.060ns (44.776%)  route 0.074ns (55.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.575ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Net Delay (Source):      1.175ns (routing 0.313ns, distribution 0.862ns)
  Clock Net Delay (Destination): 1.360ns (routing 0.344ns, distribution 1.016ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2261, routed)        1.175     1.367    zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X16Y258        FDCE                                         r  zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y258        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     1.427 r  zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/Q
                         net (fo=5, routed)           0.074     1.501    zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[4]
    SLICE_X16Y259        FDCE                                         r  zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2261, routed)        1.360     1.575    zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X16Y259        FDCE                                         r  zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism             -0.154     1.421    
    SLICE_X16Y259        FDCE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     1.483    zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.483    
                         arrival time                           1.501    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_SCRAMBLER/dataout_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_tx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.005ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Net Delay (Source):      0.766ns (routing 0.188ns, distribution 0.578ns)
  Clock Net Delay (Destination): 0.866ns (routing 0.208ns, distribution 0.658ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2261, routed)        0.766     0.891    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_SCRAMBLER/tx_serdes_refclk
    SLICE_X2Y278         FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_SCRAMBLER/dataout_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y278         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.930 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_SCRAMBLER/dataout_reg[40]/Q
                         net (fo=1, routed)           0.033     0.963    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_tx_64bit_retiming_sync_serdes_data0_0/D[40]
    SLICE_X2Y278         FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_tx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2261, routed)        0.866     1.005    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_tx_64bit_retiming_sync_serdes_data0_0/tx_mii_clk_0
    SLICE_X2Y278         FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_tx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg[40]/C
                         clock pessimism             -0.108     0.897    
    SLICE_X2Y278         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.944    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_tx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg[40]
  -------------------------------------------------------------------
                         required time                         -0.944    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_data_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/mac_rx_data_z_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.977ns
    Source Clock Delay      (SCD):    0.866ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Net Delay (Source):      0.741ns (routing 0.188ns, distribution 0.553ns)
  Clock Net Delay (Destination): 0.838ns (routing 0.208ns, distribution 0.630ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2261, routed)        0.741     0.866    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/CLK
    SLICE_X16Y295        FDRE                                         r  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_data_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y295        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.905 r  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_data_reg[34]/Q
                         net (fo=1, routed)           0.033     0.938    zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/D[34]
    SLICE_X16Y295        FDRE                                         r  zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/mac_rx_data_z_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2261, routed)        0.838     0.977    zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/CLK
    SLICE_X16Y295        FDRE                                         r  zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/mac_rx_data_z_reg[34]/C
                         clock pessimism             -0.105     0.872    
    SLICE_X16Y295        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.919    zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/mac_rx_data_z_reg[34]
  -------------------------------------------------------------------
                         required time                         -0.919    
                         arrival time                           0.938    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_data_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/mac_rx_data_z_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.976ns
    Source Clock Delay      (SCD):    0.865ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Net Delay (Source):      0.740ns (routing 0.188ns, distribution 0.552ns)
  Clock Net Delay (Destination): 0.837ns (routing 0.208ns, distribution 0.629ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2261, routed)        0.740     0.865    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/CLK
    SLICE_X16Y291        FDRE                                         r  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_data_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y291        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.904 r  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_data_reg[35]/Q
                         net (fo=1, routed)           0.033     0.937    zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/D[35]
    SLICE_X16Y291        FDRE                                         r  zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/mac_rx_data_z_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2261, routed)        0.837     0.976    zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/CLK
    SLICE_X16Y291        FDRE                                         r  zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/mac_rx_data_z_reg[35]/C
                         clock pessimism             -0.105     0.871    
    SLICE_X16Y291        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.918    zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/mac_rx_data_z_reg[35]
  -------------------------------------------------------------------
                         required time                         -0.918    
                         arrival time                           0.937    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.017ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Net Delay (Source):      0.775ns (routing 0.188ns, distribution 0.587ns)
  Clock Net Delay (Destination): 0.878ns (routing 0.208ns, distribution 0.670ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2261, routed)        0.775     0.900    zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X7Y256         FDCE                                         r  zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y256         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.939 r  zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/Q
                         net (fo=1, routed)           0.033     0.972    zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[10]
    SLICE_X7Y256         FDCE                                         r  zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2261, routed)        0.878     1.017    zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X7Y256         FDCE                                         r  zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/C
                         clock pessimism             -0.111     0.906    
    SLICE_X7Y256         FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.953    zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.953    
                         arrival time                           0.972    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.005ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      0.765ns (routing 0.188ns, distribution 0.577ns)
  Clock Net Delay (Destination): 0.866ns (routing 0.208ns, distribution 0.658ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2261, routed)        0.765     0.890    zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X7Y255         FDCE                                         r  zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y255         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.929 r  zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]/Q
                         net (fo=1, routed)           0.033     0.962    zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[16]
    SLICE_X7Y255         FDCE                                         r  zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2261, routed)        0.866     1.005    zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X7Y255         FDCE                                         r  zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[16]/C
                         clock pessimism             -0.109     0.896    
    SLICE_X7Y255         FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.943    zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.943    
                         arrival time                           0.962    
  -------------------------------------------------------------------
                         slack                                  0.019    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_out[0]_1
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTYE4_CHANNEL/TXUSRCLK   n/a                      1.954         6.400       4.446      GTYE4_CHANNEL_X0Y6  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
Min Period        n/a     GTYE4_CHANNEL/TXUSRCLK2  n/a                      1.954         6.400       4.446      GTYE4_CHANNEL_X0Y6  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                      1.355         6.400       5.045      RAMB36_X0Y53        zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/tx_cpu_enabled.cpu_tx_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                      1.355         6.400       5.045      RAMB36_X0Y55        zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/tx_cpu_enabled.cpu_tx_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                      1.355         6.400       5.045      RAMB36_X0Y51        zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                      1.355         6.400       5.045      RAMB36_X1Y52        zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                      1.355         6.400       5.045      RAMB36_X1Y54        zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/rx_cpu_enabled.cpu_rx_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                      1.355         6.400       5.045      RAMB36_X1Y55        zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/rx_cpu_enabled.cpu_rx_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                      1.355         6.400       5.045      RAMB36_X1Y58        zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                      1.355         6.400       5.045      RAMB36_X1Y56        zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    GTYE4_CHANNEL/TXUSRCLK   n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y6  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Fast    GTYE4_CHANNEL/TXUSRCLK2  n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y6  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2
Low Pulse Width   Slow    GTYE4_CHANNEL/TXUSRCLK   n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y6  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Slow    GTYE4_CHANNEL/TXUSRCLK2  n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y6  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK       n/a                      0.542         3.200       2.658      RAMB36_X0Y53        zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/tx_cpu_enabled.cpu_tx_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK       n/a                      0.542         3.200       2.658      RAMB36_X0Y51        zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK       n/a                      0.542         3.200       2.658      RAMB18_X0Y104       zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK       n/a                      0.542         3.200       2.658      RAMB36_X0Y55        zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/tx_cpu_enabled.cpu_tx_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK       n/a                      0.542         3.200       2.658      RAMB36_X1Y54        zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/rx_cpu_enabled.cpu_rx_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK       n/a                      0.542         3.200       2.658      RAMB18_X0Y104       zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
High Pulse Width  Slow    GTYE4_CHANNEL/TXUSRCLK   n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y6  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Fast    GTYE4_CHANNEL/TXUSRCLK   n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y6  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Slow    GTYE4_CHANNEL/TXUSRCLK2  n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y6  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Fast    GTYE4_CHANNEL/TXUSRCLK2  n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y6  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK       n/a                      0.542         3.200       2.658      RAMB36_X1Y52        zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK       n/a                      0.542         3.200       2.658      RAMB36_X1Y54        zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/rx_cpu_enabled.cpu_rx_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK       n/a                      0.542         3.200       2.658      RAMB36_X0Y54        zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK       n/a                      0.542         3.200       2.658      RAMB36_X0Y53        zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/tx_cpu_enabled.cpu_tx_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                      0.542         3.200       2.658      RAMB36_X0Y55        zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/tx_cpu_enabled.cpu_tx_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK       n/a                      0.542         3.200       2.658      RAMB36_X0Y55        zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/tx_cpu_enabled.cpu_tx_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Skew          Slow    GTYE4_CHANNEL/TXUSRCLK   GTYE4_CHANNEL/TXUSRCLK2  0.624         0.023       0.601      GTYE4_CHANNEL_X0Y6  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Fast    GTYE4_CHANNEL/TXUSRCLK   GTYE4_CHANNEL/TXUSRCLK2  0.629         0.011       0.618      GTYE4_CHANNEL_X0Y6  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Slow    GTYE4_CHANNEL/TXUSRCLK2  GTYE4_CHANNEL/TXUSRCLK   0.753         0.022       0.731      GTYE4_CHANNEL_X0Y6  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Fast    GTYE4_CHANNEL/TXUSRCLK2  GTYE4_CHANNEL/TXUSRCLK   0.763         0.011       0.752      GTYE4_CHANNEL_X0Y6  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  txoutclkpcs_out[0]
  To Clock:  txoutclkpcs_out[0]

Setup :            0  Failing Endpoints,  Worst Slack        5.561ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.828ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.561ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (txoutclkpcs_out[0] rise@6.206ns - txoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.231ns (39.086%)  route 0.360ns (60.914%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.302ns = ( 6.508 - 6.206 ) 
    Source Clock Delay      (SCD):    0.473ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.473ns (routing 0.174ns, distribution 0.299ns)
  Clock Net Delay (Destination): 0.302ns (routing 0.128ns, distribution 0.174ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.473     0.473    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y267         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y267         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.554 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/Q
                         net (fo=4, routed)           0.309     0.863    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg_n_0_[0]
    SLICE_X0Y267         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     1.013 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[1]_i_1/O
                         net (fo=1, routed)           0.051     1.064    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/p_2_in[1]
    SLICE_X0Y267         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0] rise edge)
                                                      6.206     6.206 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.206 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.302     6.508    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y267         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                         clock pessimism              0.139     6.647    
                         clock uncertainty           -0.046     6.600    
    SLICE_X0Y267         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     6.625    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          6.625    
                         arrival time                          -1.064    
  -------------------------------------------------------------------
                         slack                                  5.561    

Slack (MET) :             5.566ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (txoutclkpcs_out[0] rise@6.206ns - txoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.080ns (13.115%)  route 0.530ns (86.885%))
  Logic Levels:           0  
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.346ns = ( 6.552 - 6.206 ) 
    Source Clock Delay      (SCD):    0.541ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.541ns (routing 0.174ns, distribution 0.367ns)
  Clock Net Delay (Destination): 0.346ns (routing 0.128ns, distribution 0.218ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.541     0.541    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y267         FDCE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y267         FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     0.621 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/Q
                         net (fo=1, routed)           0.530     1.151    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[2]
    SLICE_X1Y267         FDCE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0] rise edge)
                                                      6.206     6.206 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.206 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.346     6.552    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y267         FDCE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
                         clock pessimism              0.186     6.738    
                         clock uncertainty           -0.046     6.692    
    SLICE_X1Y267         FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.025     6.717    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]
  -------------------------------------------------------------------
                         required time                          6.717    
                         arrival time                          -1.151    
  -------------------------------------------------------------------
                         slack                                  5.566    

Slack (MET) :             5.589ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (txoutclkpcs_out[0] rise@6.206ns - txoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.239ns (42.451%)  route 0.324ns (57.549%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.302ns = ( 6.508 - 6.206 ) 
    Source Clock Delay      (SCD):    0.473ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.473ns (routing 0.174ns, distribution 0.299ns)
  Clock Net Delay (Destination): 0.302ns (routing 0.128ns, distribution 0.174ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.473     0.473    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y267         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y267         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.554 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/Q
                         net (fo=4, routed)           0.309     0.863    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg_n_0_[0]
    SLICE_X0Y267         LUT3 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.158     1.021 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[2]_i_2/O
                         net (fo=1, routed)           0.015     1.036    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/p_2_in[2]
    SLICE_X0Y267         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0] rise edge)
                                                      6.206     6.206 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.206 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.302     6.508    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y267         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
                         clock pessimism              0.139     6.647    
                         clock uncertainty           -0.046     6.600    
    SLICE_X0Y267         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     6.625    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          6.625    
                         arrival time                          -1.036    
  -------------------------------------------------------------------
                         slack                                  5.589    

Slack (MET) :             5.638ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (txoutclkpcs_out[0] rise@6.206ns - txoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.080ns (26.936%)  route 0.217ns (73.064%))
  Logic Levels:           0  
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.300ns = ( 6.506 - 6.206 ) 
    Source Clock Delay      (SCD):    0.541ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.541ns (routing 0.174ns, distribution 0.367ns)
  Clock Net Delay (Destination): 0.300ns (routing 0.128ns, distribution 0.172ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.541     0.541    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y267         FDCE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y267         FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.621 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=3, routed)           0.217     0.838    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X0Y267         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0] rise edge)
                                                      6.206     6.206 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.206 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.300     6.506    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y267         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
                         clock pessimism              0.090     6.596    
                         clock uncertainty           -0.046     6.550    
    SLICE_X0Y267         FDRE (Setup_DFF2_SLICEL_C_R)
                                                     -0.074     6.476    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          6.476    
                         arrival time                          -0.838    
  -------------------------------------------------------------------
                         slack                                  5.638    

Slack (MET) :             5.638ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (txoutclkpcs_out[0] rise@6.206ns - txoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.080ns (26.936%)  route 0.217ns (73.064%))
  Logic Levels:           0  
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.300ns = ( 6.506 - 6.206 ) 
    Source Clock Delay      (SCD):    0.541ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.541ns (routing 0.174ns, distribution 0.367ns)
  Clock Net Delay (Destination): 0.300ns (routing 0.128ns, distribution 0.172ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.541     0.541    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y267         FDCE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y267         FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.621 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=3, routed)           0.217     0.838    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X0Y267         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0] rise edge)
                                                      6.206     6.206 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.206 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.300     6.506    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y267         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/C
                         clock pessimism              0.090     6.596    
                         clock uncertainty           -0.046     6.550    
    SLICE_X0Y267         FDRE (Setup_CFF2_SLICEL_C_R)
                                                     -0.074     6.476    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          6.476    
                         arrival time                          -0.838    
  -------------------------------------------------------------------
                         slack                                  5.638    

Slack (MET) :             5.691ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (txoutclkpcs_out[0] rise@6.206ns - txoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.078ns (17.031%)  route 0.380ns (82.969%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.346ns = ( 6.552 - 6.206 ) 
    Source Clock Delay      (SCD):    0.539ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.539ns (routing 0.174ns, distribution 0.365ns)
  Clock Net Delay (Destination): 0.346ns (routing 0.128ns, distribution 0.218ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.539     0.539    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y267         FDCE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y267         FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.617 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/Q
                         net (fo=1, routed)           0.380     0.997    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[0]
    SLICE_X1Y267         FDCE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0] rise edge)
                                                      6.206     6.206 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.206 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.346     6.552    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y267         FDCE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
                         clock pessimism              0.157     6.710    
                         clock uncertainty           -0.046     6.663    
    SLICE_X1Y267         FDCE (Setup_AFF2_SLICEM_C_D)
                                                      0.025     6.688    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]
  -------------------------------------------------------------------
                         required time                          6.688    
                         arrival time                          -0.997    
  -------------------------------------------------------------------
                         slack                                  5.691    

Slack (MET) :             5.692ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (txoutclkpcs_out[0] rise@6.206ns - txoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.077ns (15.909%)  route 0.407ns (84.091%))
  Logic Levels:           0  
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.346ns = ( 6.552 - 6.206 ) 
    Source Clock Delay      (SCD):    0.541ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.541ns (routing 0.174ns, distribution 0.367ns)
  Clock Net Delay (Destination): 0.346ns (routing 0.128ns, distribution 0.218ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.541     0.541    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y267         FDCE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y267         FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     0.618 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/Q
                         net (fo=1, routed)           0.407     1.025    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[3]
    SLICE_X1Y267         FDCE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0] rise edge)
                                                      6.206     6.206 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.206 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.346     6.552    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y267         FDCE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                         clock pessimism              0.186     6.738    
                         clock uncertainty           -0.046     6.692    
    SLICE_X1Y267         FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     6.717    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]
  -------------------------------------------------------------------
                         required time                          6.717    
                         arrival time                          -1.025    
  -------------------------------------------------------------------
                         slack                                  5.692    

Slack (MET) :             5.712ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (txoutclkpcs_out[0] rise@6.206ns - txoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.080ns (17.241%)  route 0.384ns (82.759%))
  Logic Levels:           0  
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.346ns = ( 6.552 - 6.206 ) 
    Source Clock Delay      (SCD):    0.541ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.541ns (routing 0.174ns, distribution 0.367ns)
  Clock Net Delay (Destination): 0.346ns (routing 0.128ns, distribution 0.218ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.541     0.541    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y267         FDCE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y267         FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     0.621 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/Q
                         net (fo=1, routed)           0.384     1.005    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[1]
    SLICE_X1Y267         FDCE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0] rise edge)
                                                      6.206     6.206 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.206 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.346     6.552    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y267         FDCE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
                         clock pessimism              0.186     6.738    
                         clock uncertainty           -0.046     6.692    
    SLICE_X1Y267         FDCE (Setup_BFF2_SLICEM_C_D)
                                                      0.025     6.717    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]
  -------------------------------------------------------------------
                         required time                          6.717    
                         arrival time                          -1.005    
  -------------------------------------------------------------------
                         slack                                  5.712    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclkpcs_out[0] rise@0.000ns - txoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.039ns (18.841%)  route 0.168ns (81.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.370ns
    Source Clock Delay      (SCD):    0.285ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Net Delay (Source):      0.285ns (routing 0.128ns, distribution 0.157ns)
  Clock Net Delay (Destination): 0.370ns (routing 0.164ns, distribution 0.206ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.285     0.285    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y267         FDCE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y267         FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     0.324 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/Q
                         net (fo=1, routed)           0.168     0.492    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[0]
    SLICE_X1Y267         FDCE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.370     0.370    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y267         FDCE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
                         clock pessimism             -0.070     0.300    
    SLICE_X1Y267         FDCE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     0.347    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.347    
                         arrival time                           0.492    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclkpcs_out[0] rise@0.000ns - txoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.071ns (33.649%)  route 0.140ns (66.351%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.329ns
    Source Clock Delay      (SCD):    0.255ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Net Delay (Source):      0.255ns (routing 0.128ns, distribution 0.127ns)
  Clock Net Delay (Destination): 0.329ns (routing 0.164ns, distribution 0.165ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.255     0.255    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y267         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y267         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.294 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/Q
                         net (fo=3, routed)           0.134     0.428    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg_n_0_[1]
    SLICE_X0Y267         LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.032     0.460 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[2]_i_2/O
                         net (fo=1, routed)           0.006     0.466    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/p_2_in[2]
    SLICE_X0Y267         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.329     0.329    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y267         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
                         clock pessimism             -0.068     0.261    
    SLICE_X0Y267         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.308    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.308    
                         arrival time                           0.466    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclkpcs_out[0] rise@0.000ns - txoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.039ns (18.310%)  route 0.174ns (81.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.370ns
    Source Clock Delay      (SCD):    0.286ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Net Delay (Source):      0.286ns (routing 0.128ns, distribution 0.158ns)
  Clock Net Delay (Destination): 0.370ns (routing 0.164ns, distribution 0.206ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.286     0.286    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y267         FDCE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y267         FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     0.325 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/Q
                         net (fo=1, routed)           0.174     0.499    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[1]
    SLICE_X1Y267         FDCE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.370     0.370    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y267         FDCE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
                         clock pessimism             -0.078     0.292    
    SLICE_X1Y267         FDCE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     0.339    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.339    
                         arrival time                           0.499    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclkpcs_out[0] rise@0.000ns - txoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.039ns (17.890%)  route 0.179ns (82.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.370ns
    Source Clock Delay      (SCD):    0.286ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Net Delay (Source):      0.286ns (routing 0.128ns, distribution 0.158ns)
  Clock Net Delay (Destination): 0.370ns (routing 0.164ns, distribution 0.206ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.286     0.286    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y267         FDCE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y267         FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     0.325 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/Q
                         net (fo=1, routed)           0.179     0.504    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[3]
    SLICE_X1Y267         FDCE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.370     0.370    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y267         FDCE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                         clock pessimism             -0.078     0.292    
    SLICE_X1Y267         FDCE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     0.339    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.339    
                         arrival time                           0.504    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclkpcs_out[0] rise@0.000ns - txoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.061ns (32.447%)  route 0.127ns (67.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.473ns
    Source Clock Delay      (SCD):    0.346ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Net Delay (Source):      0.346ns (routing 0.128ns, distribution 0.218ns)
  Clock Net Delay (Destination): 0.473ns (routing 0.174ns, distribution 0.299ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.346     0.346    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y267         FDCE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y267         FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     0.407 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=3, routed)           0.127     0.534    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X0Y267         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.473     0.473    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y267         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
                         clock pessimism             -0.090     0.383    
    SLICE_X0Y267         FDRE (Hold_DFF2_SLICEL_C_R)
                                                     -0.015     0.368    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.368    
                         arrival time                           0.534    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclkpcs_out[0] rise@0.000ns - txoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.061ns (32.447%)  route 0.127ns (67.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.473ns
    Source Clock Delay      (SCD):    0.346ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Net Delay (Source):      0.346ns (routing 0.128ns, distribution 0.218ns)
  Clock Net Delay (Destination): 0.473ns (routing 0.174ns, distribution 0.299ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.346     0.346    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y267         FDCE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y267         FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     0.407 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=3, routed)           0.127     0.534    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X0Y267         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.473     0.473    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y267         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/C
                         clock pessimism             -0.090     0.383    
    SLICE_X0Y267         FDRE (Hold_CFF2_SLICEL_C_R)
                                                     -0.015     0.368    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.368    
                         arrival time                           0.534    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclkpcs_out[0] rise@0.000ns - txoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.074ns (32.889%)  route 0.151ns (67.111%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.329ns
    Source Clock Delay      (SCD):    0.255ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Net Delay (Source):      0.255ns (routing 0.128ns, distribution 0.127ns)
  Clock Net Delay (Destination): 0.329ns (routing 0.164ns, distribution 0.165ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.255     0.255    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y267         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y267         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.294 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/Q
                         net (fo=3, routed)           0.134     0.428    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg_n_0_[1]
    SLICE_X0Y267         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.035     0.463 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[1]_i_1/O
                         net (fo=1, routed)           0.017     0.480    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/p_2_in[1]
    SLICE_X0Y267         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.329     0.329    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y267         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                         clock pessimism             -0.068     0.261    
    SLICE_X0Y267         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.307    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.307    
                         arrival time                           0.480    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclkpcs_out[0] rise@0.000ns - txoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.040ns (15.267%)  route 0.222ns (84.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.370ns
    Source Clock Delay      (SCD):    0.286ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Net Delay (Source):      0.286ns (routing 0.128ns, distribution 0.158ns)
  Clock Net Delay (Destination): 0.370ns (routing 0.164ns, distribution 0.206ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.286     0.286    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y267         FDCE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y267         FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     0.326 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/Q
                         net (fo=1, routed)           0.222     0.548    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[2]
    SLICE_X1Y267         FDCE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.370     0.370    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y267         FDCE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
                         clock pessimism             -0.078     0.292    
    SLICE_X1Y267         FDCE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     0.339    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.339    
                         arrival time                           0.548    
  -------------------------------------------------------------------
                         slack                                  0.209    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclkpcs_out[0]
Waveform(ns):       { 0.000 3.103 }
Period(ns):         6.206
Sources:            { tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C   n/a            0.550         6.206       5.656      SLICE_X1Y267  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.550         6.206       5.656      SLICE_X1Y267  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
Min Period        n/a     FDCE/C   n/a            0.550         6.206       5.656      SLICE_X1Y267  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
Min Period        n/a     FDCE/C   n/a            0.550         6.206       5.656      SLICE_X1Y267  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
Min Period        n/a     FDCE/C   n/a            0.550         6.206       5.656      SLICE_X1Y267  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
Min Period        n/a     FDCE/C   n/a            0.550         6.206       5.656      SLICE_X0Y266  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/C
Min Period        n/a     FDRE/C   n/a            0.550         6.206       5.656      SLICE_X0Y267  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.550         6.206       5.656      SLICE_X0Y267  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.550         6.206       5.656      SLICE_X0Y267  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.550         6.206       5.656      SLICE_X0Y267  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X0Y266  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X1Y267  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X1Y267  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X1Y267  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X1Y267  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X1Y267  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X1Y267  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         3.103       2.828      SLICE_X0Y267  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         3.103       2.828      SLICE_X0Y267  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         3.103       2.828      SLICE_X0Y267  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X1Y267  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X1Y267  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X1Y267  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X1Y267  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X1Y267  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X1Y267  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X1Y267  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X1Y267  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X1Y267  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X1Y267  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  txoutclkpcs_out[0]_1
  To Clock:  txoutclkpcs_out[0]_1

Setup :            0  Failing Endpoints,  Worst Slack        5.376ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.828ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.376ns  (required time - arrival time)
  Source:                 tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (txoutclkpcs_out[0]_1 rise@6.206ns - txoutclkpcs_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.081ns (11.722%)  route 0.610ns (88.278%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.401ns = ( 6.607 - 6.206 ) 
    Source Clock Delay      (SCD):    0.524ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.524ns (routing 0.174ns, distribution 0.350ns)
  Clock Net Delay (Destination): 0.401ns (routing 0.128ns, distribution 0.273ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.524     0.524    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y274         FDCE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y274         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.605 f  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=3, routed)           0.610     1.215    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X2Y274         FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0]_1 rise edge)
                                                      6.206     6.206 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     6.206 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.401     6.607    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X2Y274         FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
                         clock pessimism              0.104     6.711    
                         clock uncertainty           -0.046     6.665    
    SLICE_X2Y274         FDRE (Setup_HFF2_SLICEL_C_R)
                                                     -0.074     6.591    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          6.591    
                         arrival time                          -1.215    
  -------------------------------------------------------------------
                         slack                                  5.376    

Slack (MET) :             5.376ns  (required time - arrival time)
  Source:                 tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (txoutclkpcs_out[0]_1 rise@6.206ns - txoutclkpcs_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.081ns (11.722%)  route 0.610ns (88.278%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.401ns = ( 6.607 - 6.206 ) 
    Source Clock Delay      (SCD):    0.524ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.524ns (routing 0.174ns, distribution 0.350ns)
  Clock Net Delay (Destination): 0.401ns (routing 0.128ns, distribution 0.273ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.524     0.524    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y274         FDCE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y274         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.605 f  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=3, routed)           0.610     1.215    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X2Y274         FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0]_1 rise edge)
                                                      6.206     6.206 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     6.206 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.401     6.607    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X2Y274         FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/C
                         clock pessimism              0.104     6.711    
                         clock uncertainty           -0.046     6.665    
    SLICE_X2Y274         FDRE (Setup_GFF2_SLICEL_C_R)
                                                     -0.074     6.591    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          6.591    
                         arrival time                          -1.215    
  -------------------------------------------------------------------
                         slack                                  5.376    

Slack (MET) :             5.495ns  (required time - arrival time)
  Source:                 tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (txoutclkpcs_out[0]_1 rise@6.206ns - txoutclkpcs_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.214ns (31.378%)  route 0.468ns (68.622%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.399ns = ( 6.605 - 6.206 ) 
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.618ns (routing 0.174ns, distribution 0.444ns)
  Clock Net Delay (Destination): 0.399ns (routing 0.128ns, distribution 0.271ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.618     0.618    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X2Y274         FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y274         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.699 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/Q
                         net (fo=2, routed)           0.453     1.152    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg_n_0_[2]
    SLICE_X2Y274         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.133     1.285 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[2]_i_2/O
                         net (fo=1, routed)           0.015     1.300    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/p_2_in[2]
    SLICE_X2Y274         FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0]_1 rise edge)
                                                      6.206     6.206 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     6.206 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.399     6.605    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X2Y274         FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
                         clock pessimism              0.211     6.816    
                         clock uncertainty           -0.046     6.770    
    SLICE_X2Y274         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     6.795    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          6.795    
                         arrival time                          -1.300    
  -------------------------------------------------------------------
                         slack                                  5.495    

Slack (MET) :             5.511ns  (required time - arrival time)
  Source:                 tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (txoutclkpcs_out[0]_1 rise@6.206ns - txoutclkpcs_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.225ns (33.784%)  route 0.441ns (66.216%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.399ns = ( 6.605 - 6.206 ) 
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.618ns (routing 0.174ns, distribution 0.444ns)
  Clock Net Delay (Destination): 0.399ns (routing 0.128ns, distribution 0.271ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.618     0.618    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X2Y274         FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y274         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.697 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/Q
                         net (fo=3, routed)           0.392     1.089    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg_n_0_[1]
    SLICE_X2Y274         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.146     1.235 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[1]_i_1/O
                         net (fo=1, routed)           0.049     1.284    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/p_2_in[1]
    SLICE_X2Y274         FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0]_1 rise edge)
                                                      6.206     6.206 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     6.206 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.399     6.605    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X2Y274         FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                         clock pessimism              0.211     6.816    
                         clock uncertainty           -0.046     6.770    
    SLICE_X2Y274         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     6.795    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          6.795    
                         arrival time                          -1.284    
  -------------------------------------------------------------------
                         slack                                  5.511    

Slack (MET) :             5.623ns  (required time - arrival time)
  Source:                 tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (txoutclkpcs_out[0]_1 rise@6.206ns - txoutclkpcs_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.080ns (14.440%)  route 0.474ns (85.560%))
  Logic Levels:           0  
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.336ns = ( 6.542 - 6.206 ) 
    Source Clock Delay      (SCD):    0.524ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.524ns (routing 0.174ns, distribution 0.350ns)
  Clock Net Delay (Destination): 0.336ns (routing 0.128ns, distribution 0.208ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.524     0.524    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y274         FDCE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y274         FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     0.604 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/Q
                         net (fo=1, routed)           0.474     1.078    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[3]
    SLICE_X0Y274         FDCE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0]_1 rise edge)
                                                      6.206     6.206 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     6.206 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.336     6.542    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y274         FDCE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                         clock pessimism              0.180     6.722    
                         clock uncertainty           -0.046     6.676    
    SLICE_X0Y274         FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     6.701    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]
  -------------------------------------------------------------------
                         required time                          6.701    
                         arrival time                          -1.078    
  -------------------------------------------------------------------
                         slack                                  5.623    

Slack (MET) :             5.648ns  (required time - arrival time)
  Source:                 tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (txoutclkpcs_out[0]_1 rise@6.206ns - txoutclkpcs_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.080ns (15.123%)  route 0.449ns (84.877%))
  Logic Levels:           0  
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.336ns = ( 6.542 - 6.206 ) 
    Source Clock Delay      (SCD):    0.524ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.524ns (routing 0.174ns, distribution 0.350ns)
  Clock Net Delay (Destination): 0.336ns (routing 0.128ns, distribution 0.208ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.524     0.524    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y274         FDCE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y274         FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     0.604 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/Q
                         net (fo=1, routed)           0.449     1.053    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[2]
    SLICE_X0Y274         FDCE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0]_1 rise edge)
                                                      6.206     6.206 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     6.206 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.336     6.542    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y274         FDCE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
                         clock pessimism              0.180     6.722    
                         clock uncertainty           -0.046     6.676    
    SLICE_X0Y274         FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     6.701    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]
  -------------------------------------------------------------------
                         required time                          6.701    
                         arrival time                          -1.053    
  -------------------------------------------------------------------
                         slack                                  5.648    

Slack (MET) :             5.692ns  (required time - arrival time)
  Source:                 tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (txoutclkpcs_out[0]_1 rise@6.206ns - txoutclkpcs_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.080ns (17.660%)  route 0.373ns (82.340%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.336ns = ( 6.542 - 6.206 ) 
    Source Clock Delay      (SCD):    0.529ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.529ns (routing 0.174ns, distribution 0.355ns)
  Clock Net Delay (Destination): 0.336ns (routing 0.128ns, distribution 0.208ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.529     0.529    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y274         FDCE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y274         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.609 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/Q
                         net (fo=1, routed)           0.373     0.982    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[0]
    SLICE_X0Y274         FDCE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0]_1 rise edge)
                                                      6.206     6.206 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     6.206 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.336     6.542    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y274         FDCE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
                         clock pessimism              0.154     6.696    
                         clock uncertainty           -0.046     6.649    
    SLICE_X0Y274         FDCE (Setup_AFF2_SLICEL_C_D)
                                                      0.025     6.674    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]
  -------------------------------------------------------------------
                         required time                          6.674    
                         arrival time                          -0.982    
  -------------------------------------------------------------------
                         slack                                  5.692    

Slack (MET) :             5.727ns  (required time - arrival time)
  Source:                 tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (txoutclkpcs_out[0]_1 rise@6.206ns - txoutclkpcs_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.081ns (18.000%)  route 0.369ns (82.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.336ns = ( 6.542 - 6.206 ) 
    Source Clock Delay      (SCD):    0.524ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.524ns (routing 0.174ns, distribution 0.350ns)
  Clock Net Delay (Destination): 0.336ns (routing 0.128ns, distribution 0.208ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.524     0.524    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y274         FDCE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y274         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     0.605 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/Q
                         net (fo=1, routed)           0.369     0.974    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[1]
    SLICE_X0Y274         FDCE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0]_1 rise edge)
                                                      6.206     6.206 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     6.206 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.336     6.542    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y274         FDCE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
                         clock pessimism              0.180     6.722    
                         clock uncertainty           -0.046     6.676    
    SLICE_X0Y274         FDCE (Setup_BFF2_SLICEL_C_D)
                                                      0.025     6.701    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]
  -------------------------------------------------------------------
                         required time                          6.701    
                         arrival time                          -0.974    
  -------------------------------------------------------------------
                         slack                                  5.727    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclkpcs_out[0]_1 rise@0.000ns - txoutclkpcs_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.039ns (19.403%)  route 0.162ns (80.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.358ns
    Source Clock Delay      (SCD):    0.286ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Net Delay (Source):      0.286ns (routing 0.128ns, distribution 0.158ns)
  Clock Net Delay (Destination): 0.358ns (routing 0.164ns, distribution 0.194ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.286     0.286    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y274         FDCE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y274         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     0.325 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/Q
                         net (fo=1, routed)           0.162     0.487    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[0]
    SLICE_X0Y274         FDCE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.358     0.358    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y274         FDCE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
                         clock pessimism             -0.064     0.294    
    SLICE_X0Y274         FDCE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     0.341    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.341    
                         arrival time                           0.487    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclkpcs_out[0]_1 rise@0.000ns - txoutclkpcs_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.040ns (19.704%)  route 0.163ns (80.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.358ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    0.069ns
  Clock Net Delay (Source):      0.283ns (routing 0.128ns, distribution 0.155ns)
  Clock Net Delay (Destination): 0.358ns (routing 0.164ns, distribution 0.194ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.283     0.283    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y274         FDCE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y274         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     0.323 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/Q
                         net (fo=1, routed)           0.163     0.486    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[1]
    SLICE_X0Y274         FDCE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.358     0.358    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y274         FDCE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
                         clock pessimism             -0.069     0.289    
    SLICE_X0Y274         FDCE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.336    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.336    
                         arrival time                           0.486    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclkpcs_out[0]_1 rise@0.000ns - txoutclkpcs_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.040ns (18.100%)  route 0.181ns (81.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.358ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    0.069ns
  Clock Net Delay (Source):      0.283ns (routing 0.128ns, distribution 0.155ns)
  Clock Net Delay (Destination): 0.358ns (routing 0.164ns, distribution 0.194ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.283     0.283    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y274         FDCE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y274         FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     0.323 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/Q
                         net (fo=1, routed)           0.181     0.504    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[2]
    SLICE_X0Y274         FDCE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.358     0.358    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y274         FDCE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
                         clock pessimism             -0.069     0.289    
    SLICE_X0Y274         FDCE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.336    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.336    
                         arrival time                           0.504    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclkpcs_out[0]_1 rise@0.000ns - txoutclkpcs_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.040ns (15.625%)  route 0.216ns (84.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.358ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    0.069ns
  Clock Net Delay (Source):      0.283ns (routing 0.128ns, distribution 0.155ns)
  Clock Net Delay (Destination): 0.358ns (routing 0.164ns, distribution 0.194ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.283     0.283    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y274         FDCE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y274         FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     0.323 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/Q
                         net (fo=1, routed)           0.216     0.539    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[3]
    SLICE_X0Y274         FDCE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.358     0.358    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y274         FDCE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                         clock pessimism             -0.069     0.289    
    SLICE_X0Y274         FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.336    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.336    
                         arrival time                           0.539    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclkpcs_out[0]_1 rise@0.000ns - txoutclkpcs_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.059ns (22.780%)  route 0.200ns (77.220%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.424ns
    Source Clock Delay      (SCD):    0.335ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Net Delay (Source):      0.335ns (routing 0.128ns, distribution 0.207ns)
  Clock Net Delay (Destination): 0.424ns (routing 0.164ns, distribution 0.260ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.335     0.335    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X2Y274         FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y274         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     0.374 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/Q
                         net (fo=4, routed)           0.194     0.568    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg_n_0_[0]
    SLICE_X2Y274         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.020     0.588 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[2]_i_2/O
                         net (fo=1, routed)           0.006     0.594    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/p_2_in[2]
    SLICE_X2Y274         FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.424     0.424    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X2Y274         FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
                         clock pessimism             -0.081     0.343    
    SLICE_X2Y274         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.390    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.390    
                         arrival time                           0.594    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclkpcs_out[0]_1 rise@0.000ns - txoutclkpcs_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.061ns (22.509%)  route 0.210ns (77.491%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.424ns
    Source Clock Delay      (SCD):    0.335ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Net Delay (Source):      0.335ns (routing 0.128ns, distribution 0.207ns)
  Clock Net Delay (Destination): 0.424ns (routing 0.164ns, distribution 0.260ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.335     0.335    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X2Y274         FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y274         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     0.374 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/Q
                         net (fo=4, routed)           0.194     0.568    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg_n_0_[0]
    SLICE_X2Y274         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.022     0.590 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[1]_i_1/O
                         net (fo=1, routed)           0.016     0.606    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/p_2_in[1]
    SLICE_X2Y274         FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.424     0.424    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X2Y274         FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                         clock pessimism             -0.081     0.343    
    SLICE_X2Y274         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.389    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.389    
                         arrival time                           0.606    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclkpcs_out[0]_1 rise@0.000ns - txoutclkpcs_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.041ns (11.850%)  route 0.305ns (88.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.428ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    0.069ns
  Clock Net Delay (Source):      0.283ns (routing 0.128ns, distribution 0.155ns)
  Clock Net Delay (Destination): 0.428ns (routing 0.164ns, distribution 0.264ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.283     0.283    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y274         FDCE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y274         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     0.324 f  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=3, routed)           0.305     0.629    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X2Y274         FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.428     0.428    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X2Y274         FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
                         clock pessimism             -0.069     0.359    
    SLICE_X2Y274         FDRE (Hold_HFF2_SLICEL_C_R)
                                                     -0.010     0.349    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.349    
                         arrival time                           0.629    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclkpcs_out[0]_1 rise@0.000ns - txoutclkpcs_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.041ns (11.850%)  route 0.305ns (88.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.428ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    0.069ns
  Clock Net Delay (Source):      0.283ns (routing 0.128ns, distribution 0.155ns)
  Clock Net Delay (Destination): 0.428ns (routing 0.164ns, distribution 0.264ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.283     0.283    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y274         FDCE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y274         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     0.324 f  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=3, routed)           0.305     0.629    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X2Y274         FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.428     0.428    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X2Y274         FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/C
                         clock pessimism             -0.069     0.359    
    SLICE_X2Y274         FDRE (Hold_GFF2_SLICEL_C_R)
                                                     -0.010     0.349    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.349    
                         arrival time                           0.629    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclkpcs_out[0]_1
Waveform(ns):       { 0.000 3.103 }
Period(ns):         6.206
Sources:            { tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C   n/a            0.550         6.206       5.656      SLICE_X0Y274  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.550         6.206       5.656      SLICE_X0Y274  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
Min Period        n/a     FDCE/C   n/a            0.550         6.206       5.656      SLICE_X0Y274  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
Min Period        n/a     FDCE/C   n/a            0.550         6.206       5.656      SLICE_X0Y274  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
Min Period        n/a     FDCE/C   n/a            0.550         6.206       5.656      SLICE_X0Y274  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
Min Period        n/a     FDCE/C   n/a            0.550         6.206       5.656      SLICE_X0Y274  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/C
Min Period        n/a     FDRE/C   n/a            0.550         6.206       5.656      SLICE_X2Y274  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.550         6.206       5.656      SLICE_X2Y274  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.550         6.206       5.656      SLICE_X2Y274  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.550         6.206       5.656      SLICE_X2Y274  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X0Y274  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X0Y274  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X0Y274  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X0Y274  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X0Y274  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         3.103       2.828      SLICE_X2Y274  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         3.103       2.828      SLICE_X2Y274  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X0Y274  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         3.103       2.828      SLICE_X2Y274  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         3.103       2.828      SLICE_X2Y274  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X0Y274  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X0Y274  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X0Y274  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X0Y274  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X0Y274  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X0Y274  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X0Y274  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X0Y274  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X0Y274  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X0Y274  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_out[0]
  To Clock:  rxoutclk_out[0]

Setup :            0  Failing Endpoints,  Worst Slack        5.200ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.200ns  (required time - arrival time)
  Source:                 tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_core_cdc_sync_tx_resetdone_0/s_out_d2_cdc_to_reg/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.119ns (18.594%)  route 0.521ns (81.406%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.567ns = ( 7.967 - 6.400 ) 
    Source Clock Delay      (SCD):    2.106ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.891ns (routing 0.908ns, distribution 0.983ns)
  Clock Net Delay (Destination): 1.374ns (routing 0.637ns, distribution 0.737ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2261, routed)        1.891     2.106    tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_tx_resetdone/CLK
    SLICE_X13Y258        FDRE                                         r  tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y258        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     2.186 f  tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=4, routed)           0.465     2.651    tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_tx_resetdone/s_out_d4
    SLICE_X20Y257        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     2.690 r  tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_tx_resetdone/tengbaser_phy1_i_1/O
                         net (fo=1, routed)           0.056     2.746    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_core_cdc_sync_tx_resetdone_0/lopt
    SLICE_X20Y257        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_core_cdc_sync_tx_resetdone_0/s_out_d2_cdc_to_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1800, routed)        1.374     7.967    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_core_cdc_sync_tx_resetdone_0/rx_core_clk_0
    SLICE_X20Y257        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_core_cdc_sync_tx_resetdone_0/s_out_d2_cdc_to_reg/C
                         clock pessimism              0.000     7.967    
                         clock uncertainty           -0.046     7.921    
    SLICE_X20Y257        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     7.946    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_core_cdc_sync_tx_resetdone_0/s_out_d2_cdc_to_reg
  -------------------------------------------------------------------
                         required time                          7.946    
                         arrival time                          -2.746    
  -------------------------------------------------------------------
                         slack                                  5.200    

Slack (MET) :             5.389ns  (required time - arrival time)
  Source:                 tengbaser_phy_reset1/rx_reset_done_async_r_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d2_cdc_to_reg/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.079ns (15.992%)  route 0.415ns (84.008%))
  Logic Levels:           0  
  Clock Path Skew:        -0.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.650ns = ( 8.050 - 6.400 ) 
    Source Clock Delay      (SCD):    2.146ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.931ns (routing 0.908ns, distribution 1.023ns)
  Clock Net Delay (Destination): 1.457ns (routing 0.637ns, distribution 0.820ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2261, routed)        1.931     2.146    tengbaser_phy_reset1/CLK
    SLICE_X7Y247         FDRE                                         r  tengbaser_phy_reset1/rx_reset_done_async_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y247         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.225 r  tengbaser_phy_reset1/rx_reset_done_async_r_reg/Q
                         net (fo=2, routed)           0.415     2.640    tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/sig_in_cdc_from
    SLICE_X8Y248         FDRE                                         r  tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d2_cdc_to_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1800, routed)        1.457     8.050    tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/rx_clk_out_0
    SLICE_X8Y248         FDRE                                         r  tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d2_cdc_to_reg/C
                         clock pessimism              0.000     8.050    
                         clock uncertainty           -0.046     8.004    
    SLICE_X8Y248         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     8.029    tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d2_cdc_to_reg
  -------------------------------------------------------------------
                         required time                          8.029    
                         arrival time                          -2.640    
  -------------------------------------------------------------------
                         slack                                  5.389    

Slack (MET) :             5.424ns  (required time - arrival time)
  Source:                 tengbaser_phy_reset1/rx_reset_done_async_r_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d2_cdc_to_reg/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.079ns (17.401%)  route 0.375ns (82.599%))
  Logic Levels:           0  
  Clock Path Skew:        -0.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.645ns = ( 8.045 - 6.400 ) 
    Source Clock Delay      (SCD):    2.146ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.931ns (routing 0.908ns, distribution 1.023ns)
  Clock Net Delay (Destination): 1.452ns (routing 0.637ns, distribution 0.815ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2261, routed)        1.931     2.146    tengbaser_phy_reset1/CLK
    SLICE_X7Y247         FDRE                                         r  tengbaser_phy_reset1/rx_reset_done_async_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y247         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.225 r  tengbaser_phy_reset1/rx_reset_done_async_r_reg/Q
                         net (fo=2, routed)           0.375     2.600    tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/sig_in_cdc_from
    SLICE_X9Y247         FDRE                                         r  tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d2_cdc_to_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1800, routed)        1.452     8.045    tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/rx_clk_out_0
    SLICE_X9Y247         FDRE                                         r  tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d2_cdc_to_reg/C
                         clock pessimism              0.000     8.045    
                         clock uncertainty           -0.046     7.999    
    SLICE_X9Y247         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     8.024    tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d2_cdc_to_reg
  -------------------------------------------------------------------
                         required time                          8.024    
                         arrival time                          -2.600    
  -------------------------------------------------------------------
                         slack                                  5.424    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 tengbaser_phy_reset1/rx_reset_done_async_r_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d2_cdc_to_reg/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.039ns (19.118%)  route 0.165ns (80.882%))
  Logic Levels:           0  
  Clock Path Skew:        -0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.168ns
    Source Clock Delay      (SCD):    1.185ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.060ns (routing 0.493ns, distribution 0.567ns)
  Clock Net Delay (Destination): 1.028ns (routing 0.433ns, distribution 0.595ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2261, routed)        1.060     1.185    tengbaser_phy_reset1/CLK
    SLICE_X7Y247         FDRE                                         r  tengbaser_phy_reset1/rx_reset_done_async_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y247         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.224 r  tengbaser_phy_reset1/rx_reset_done_async_r_reg/Q
                         net (fo=2, routed)           0.165     1.389    tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/sig_in_cdc_from
    SLICE_X9Y247         FDRE                                         r  tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d2_cdc_to_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1800, routed)        1.028     1.168    tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/rx_clk_out_0
    SLICE_X9Y247         FDRE                                         r  tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d2_cdc_to_reg/C
                         clock pessimism              0.000     1.168    
                         clock uncertainty            0.046     1.214    
    SLICE_X9Y247         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.261    tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d2_cdc_to_reg
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.389    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 tengbaser_phy_reset1/rx_reset_done_async_r_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d2_cdc_to_reg/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.039ns (16.810%)  route 0.193ns (83.190%))
  Logic Levels:           0  
  Clock Path Skew:        -0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    1.185ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.060ns (routing 0.493ns, distribution 0.567ns)
  Clock Net Delay (Destination): 1.035ns (routing 0.433ns, distribution 0.602ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2261, routed)        1.060     1.185    tengbaser_phy_reset1/CLK
    SLICE_X7Y247         FDRE                                         r  tengbaser_phy_reset1/rx_reset_done_async_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y247         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.224 r  tengbaser_phy_reset1/rx_reset_done_async_r_reg/Q
                         net (fo=2, routed)           0.193     1.417    tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/sig_in_cdc_from
    SLICE_X8Y248         FDRE                                         r  tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d2_cdc_to_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1800, routed)        1.035     1.175    tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/rx_clk_out_0
    SLICE_X8Y248         FDRE                                         r  tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d2_cdc_to_reg/C
                         clock pessimism              0.000     1.175    
                         clock uncertainty            0.046     1.221    
    SLICE_X8Y248         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     1.268    tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d2_cdc_to_reg
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.417    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_core_cdc_sync_tx_resetdone_0/s_out_d2_cdc_to_reg/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.055ns (17.915%)  route 0.252ns (82.085%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.120ns
    Source Clock Delay      (SCD):    1.165ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.040ns (routing 0.493ns, distribution 0.547ns)
  Clock Net Delay (Destination): 0.980ns (routing 0.433ns, distribution 0.547ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2261, routed)        1.040     1.165    tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_tx_resetdone/CLK
    SLICE_X13Y258        FDRE                                         r  tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y258        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     1.205 f  tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=4, routed)           0.232     1.437    tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_tx_resetdone/s_out_d4
    SLICE_X20Y257        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.015     1.452 r  tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_tx_resetdone/tengbaser_phy1_i_1/O
                         net (fo=1, routed)           0.020     1.472    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_core_cdc_sync_tx_resetdone_0/lopt
    SLICE_X20Y257        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_core_cdc_sync_tx_resetdone_0/s_out_d2_cdc_to_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1800, routed)        0.980     1.120    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_core_cdc_sync_tx_resetdone_0/rx_core_clk_0
    SLICE_X20Y257        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_core_cdc_sync_tx_resetdone_0/s_out_d2_cdc_to_reg/C
                         clock pessimism              0.000     1.120    
                         clock uncertainty            0.046     1.166    
    SLICE_X20Y257        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     1.213    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_core_cdc_sync_tx_resetdone_0/s_out_d2_cdc_to_reg
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.472    
  -------------------------------------------------------------------
                         slack                                  0.259    





---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_out[0]_1
  To Clock:  rxoutclk_out[0]_1

Setup :            0  Failing Endpoints,  Worst Slack        5.502ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.502ns  (required time - arrival time)
  Source:                 tengbaser_phy_reset2/rx_reset_done_async_r_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy_reset2/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d2_cdc_to_reg/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_1 rise@6.400ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.079ns (15.019%)  route 0.447ns (84.981%))
  Logic Levels:           0  
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.257ns = ( 7.657 - 6.400 ) 
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.393ns (routing 0.344ns, distribution 1.049ns)
  Clock Net Delay (Destination): 1.064ns (routing 0.313ns, distribution 0.751ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2261, routed)        1.393     1.608    tengbaser_phy_reset2/CLK
    SLICE_X5Y284         FDRE                                         r  tengbaser_phy_reset2/rx_reset_done_async_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y284         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     1.687 r  tengbaser_phy_reset2/rx_reset_done_async_r_reg/Q
                         net (fo=2, routed)           0.447     2.134    tengbaser_phy_reset2/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/sig_in_cdc_from
    SLICE_X4Y285         FDRE                                         r  tengbaser_phy_reset2/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d2_cdc_to_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1800, routed)        1.064     7.657    tengbaser_phy_reset2/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/rx_clk_out_0
    SLICE_X4Y285         FDRE                                         r  tengbaser_phy_reset2/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d2_cdc_to_reg/C
                         clock pessimism              0.000     7.657    
                         clock uncertainty           -0.046     7.611    
    SLICE_X4Y285         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     7.636    tengbaser_phy_reset2/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d2_cdc_to_reg
  -------------------------------------------------------------------
                         required time                          7.636    
                         arrival time                          -2.134    
  -------------------------------------------------------------------
                         slack                                  5.502    

Slack (MET) :             5.561ns  (required time - arrival time)
  Source:                 tengbaser_phy_reset2/i_xxv_ethernet_1_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_core_cdc_sync_tx_resetdone_0/s_out_d2_cdc_to_reg/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_1 rise@6.400ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.177ns (37.263%)  route 0.298ns (62.737%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.238ns = ( 7.638 - 6.400 ) 
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.366ns (routing 0.344ns, distribution 1.022ns)
  Clock Net Delay (Destination): 1.045ns (routing 0.313ns, distribution 0.732ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2261, routed)        1.366     1.581    tengbaser_phy_reset2/i_xxv_ethernet_1_cdc_sync_gt_tx_resetdone/CLK
    SLICE_X4Y268         FDRE                                         r  tengbaser_phy_reset2/i_xxv_ethernet_1_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y268         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     1.661 f  tengbaser_phy_reset2/i_xxv_ethernet_1_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=4, routed)           0.149     1.810    tengbaser_phy_reset2/i_xxv_ethernet_1_cdc_sync_gt_tx_resetdone/s_out_d4
    SLICE_X4Y268         LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     1.907 r  tengbaser_phy_reset2/i_xxv_ethernet_1_cdc_sync_gt_tx_resetdone/tengbaser_phy2_i_1/O
                         net (fo=1, routed)           0.149     2.056    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_core_cdc_sync_tx_resetdone_0/lopt
    SLICE_X4Y268         FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_core_cdc_sync_tx_resetdone_0/s_out_d2_cdc_to_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1800, routed)        1.045     7.638    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_core_cdc_sync_tx_resetdone_0/rx_core_clk_0
    SLICE_X4Y268         FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_core_cdc_sync_tx_resetdone_0/s_out_d2_cdc_to_reg/C
                         clock pessimism              0.000     7.638    
                         clock uncertainty           -0.046     7.592    
    SLICE_X4Y268         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     7.617    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_core_cdc_sync_tx_resetdone_0/s_out_d2_cdc_to_reg
  -------------------------------------------------------------------
                         required time                          7.617    
                         arrival time                          -2.056    
  -------------------------------------------------------------------
                         slack                                  5.561    

Slack (MET) :             5.568ns  (required time - arrival time)
  Source:                 tengbaser_phy_reset2/rx_reset_done_async_r_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy_reset2/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d2_cdc_to_reg/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_1 rise@6.400ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.079ns (17.063%)  route 0.384ns (82.937%))
  Logic Levels:           0  
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.260ns = ( 7.660 - 6.400 ) 
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.393ns (routing 0.344ns, distribution 1.049ns)
  Clock Net Delay (Destination): 1.067ns (routing 0.313ns, distribution 0.754ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2261, routed)        1.393     1.608    tengbaser_phy_reset2/CLK
    SLICE_X5Y284         FDRE                                         r  tengbaser_phy_reset2/rx_reset_done_async_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y284         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     1.687 r  tengbaser_phy_reset2/rx_reset_done_async_r_reg/Q
                         net (fo=2, routed)           0.384     2.071    tengbaser_phy_reset2/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/sig_in_cdc_from
    SLICE_X4Y286         FDRE                                         r  tengbaser_phy_reset2/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d2_cdc_to_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1800, routed)        1.067     7.660    tengbaser_phy_reset2/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/rx_clk_out_0
    SLICE_X4Y286         FDRE                                         r  tengbaser_phy_reset2/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d2_cdc_to_reg/C
                         clock pessimism              0.000     7.660    
                         clock uncertainty           -0.046     7.614    
    SLICE_X4Y286         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     7.639    tengbaser_phy_reset2/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d2_cdc_to_reg
  -------------------------------------------------------------------
                         required time                          7.639    
                         arrival time                          -2.071    
  -------------------------------------------------------------------
                         slack                                  5.568    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 tengbaser_phy_reset2/i_xxv_ethernet_1_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_core_cdc_sync_tx_resetdone_0/s_out_d2_cdc_to_reg/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.080ns (37.915%)  route 0.131ns (62.085%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.891ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.753ns (routing 0.188ns, distribution 0.565ns)
  Clock Net Delay (Destination): 0.751ns (routing 0.208ns, distribution 0.543ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2261, routed)        0.753     0.878    tengbaser_phy_reset2/i_xxv_ethernet_1_cdc_sync_gt_tx_resetdone/CLK
    SLICE_X4Y268         FDRE                                         r  tengbaser_phy_reset2/i_xxv_ethernet_1_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y268         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     0.918 f  tengbaser_phy_reset2/i_xxv_ethernet_1_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=4, routed)           0.079     0.997    tengbaser_phy_reset2/i_xxv_ethernet_1_cdc_sync_gt_tx_resetdone/s_out_d4
    SLICE_X4Y268         LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.040     1.037 r  tengbaser_phy_reset2/i_xxv_ethernet_1_cdc_sync_gt_tx_resetdone/tengbaser_phy2_i_1/O
                         net (fo=1, routed)           0.052     1.089    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_core_cdc_sync_tx_resetdone_0/lopt
    SLICE_X4Y268         FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_core_cdc_sync_tx_resetdone_0/s_out_d2_cdc_to_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1800, routed)        0.751     0.891    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_core_cdc_sync_tx_resetdone_0/rx_core_clk_0
    SLICE_X4Y268         FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_core_cdc_sync_tx_resetdone_0/s_out_d2_cdc_to_reg/C
                         clock pessimism              0.000     0.891    
                         clock uncertainty            0.046     0.937    
    SLICE_X4Y268         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.984    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_core_cdc_sync_tx_resetdone_0/s_out_d2_cdc_to_reg
  -------------------------------------------------------------------
                         required time                         -0.984    
                         arrival time                           1.089    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 tengbaser_phy_reset2/rx_reset_done_async_r_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy_reset2/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d2_cdc_to_reg/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.039ns (18.056%)  route 0.177ns (81.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.906ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.764ns (routing 0.188ns, distribution 0.576ns)
  Clock Net Delay (Destination): 0.766ns (routing 0.208ns, distribution 0.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2261, routed)        0.764     0.889    tengbaser_phy_reset2/CLK
    SLICE_X5Y284         FDRE                                         r  tengbaser_phy_reset2/rx_reset_done_async_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y284         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.928 r  tengbaser_phy_reset2/rx_reset_done_async_r_reg/Q
                         net (fo=2, routed)           0.177     1.105    tengbaser_phy_reset2/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/sig_in_cdc_from
    SLICE_X4Y286         FDRE                                         r  tengbaser_phy_reset2/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d2_cdc_to_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1800, routed)        0.766     0.906    tengbaser_phy_reset2/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/rx_clk_out_0
    SLICE_X4Y286         FDRE                                         r  tengbaser_phy_reset2/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d2_cdc_to_reg/C
                         clock pessimism              0.000     0.906    
                         clock uncertainty            0.046     0.952    
    SLICE_X4Y286         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.999    tengbaser_phy_reset2/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d2_cdc_to_reg
  -------------------------------------------------------------------
                         required time                         -0.999    
                         arrival time                           1.105    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 tengbaser_phy_reset2/rx_reset_done_async_r_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy_reset2/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d2_cdc_to_reg/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.039ns (16.596%)  route 0.196ns (83.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.901ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.764ns (routing 0.188ns, distribution 0.576ns)
  Clock Net Delay (Destination): 0.761ns (routing 0.208ns, distribution 0.553ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2261, routed)        0.764     0.889    tengbaser_phy_reset2/CLK
    SLICE_X5Y284         FDRE                                         r  tengbaser_phy_reset2/rx_reset_done_async_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y284         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.928 r  tengbaser_phy_reset2/rx_reset_done_async_r_reg/Q
                         net (fo=2, routed)           0.196     1.124    tengbaser_phy_reset2/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/sig_in_cdc_from
    SLICE_X4Y285         FDRE                                         r  tengbaser_phy_reset2/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d2_cdc_to_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1800, routed)        0.761     0.901    tengbaser_phy_reset2/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/rx_clk_out_0
    SLICE_X4Y285         FDRE                                         r  tengbaser_phy_reset2/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d2_cdc_to_reg/C
                         clock pessimism              0.000     0.901    
                         clock uncertainty            0.046     0.947    
    SLICE_X4Y285         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.994    tengbaser_phy_reset2/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d2_cdc_to_reg
  -------------------------------------------------------------------
                         required time                         -0.994    
                         arrival time                           1.124    
  -------------------------------------------------------------------
                         slack                                  0.130    





---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_out[0]
  To Clock:  txoutclk_out[0]

Setup :            0  Failing Endpoints,  Worst Slack        3.826ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.826ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/ctrlout_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_enable_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.462ns  (logic 0.427ns (17.344%)  route 2.035ns (82.656%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.722ns = ( 8.122 - 6.400 ) 
    Source Clock Delay      (SCD):    1.813ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.597ns (routing 0.704ns, distribution 0.893ns)
  Clock Net Delay (Destination): 1.530ns (routing 0.825ns, distribution 0.705ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1800, routed)        1.597     1.813    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/rx_mii_clk
    SLICE_X27Y237        FDSE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/ctrlout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y237        FDSE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.893 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/ctrlout_reg[4]/Q
                         net (fo=3, routed)           0.970     2.863    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_mii_c_0[4]
    SLICE_X31Y238        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.037     2.900 f  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_enable[4]_i_6__0/O
                         net (fo=1, routed)           0.138     3.038    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_enable[4]_i_6__0_n_0
    SLICE_X32Y239        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.123     3.161 r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_enable[4]_i_5__0/O
                         net (fo=1, routed)           0.219     3.380    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_enable[4]_i_5__0_n_0
    SLICE_X32Y239        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.099     3.479 f  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_enable[4]_i_2__0/O
                         net (fo=15, routed)          0.658     4.137    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/neqOp
    SLICE_X32Y239        LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.088     4.225 r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_enable[2]_i_1__0/O
                         net (fo=1, routed)           0.050     4.275    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_enable[2]
    SLICE_X32Y239        FDRE                                         r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_enable_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2261, routed)        1.530     8.122    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/CLK
    SLICE_X32Y239        FDRE                                         r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_enable_reg[2]/C
                         clock pessimism              0.000     8.122    
                         clock uncertainty           -0.046     8.076    
    SLICE_X32Y239        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     8.101    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_enable_reg[2]
  -------------------------------------------------------------------
                         required time                          8.101    
                         arrival time                          -4.275    
  -------------------------------------------------------------------
                         slack                                  3.826    

Slack (MET) :             3.850ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/ctrlout_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_good_frame0_reg/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.438ns  (logic 0.437ns (17.925%)  route 2.001ns (82.075%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.722ns = ( 8.122 - 6.400 ) 
    Source Clock Delay      (SCD):    1.813ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.597ns (routing 0.704ns, distribution 0.893ns)
  Clock Net Delay (Destination): 1.530ns (routing 0.825ns, distribution 0.705ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1800, routed)        1.597     1.813    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/rx_mii_clk
    SLICE_X27Y237        FDSE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/ctrlout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y237        FDSE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.893 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/ctrlout_reg[4]/Q
                         net (fo=3, routed)           0.970     2.863    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_mii_c_0[4]
    SLICE_X31Y238        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.037     2.900 r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_enable[4]_i_6__0/O
                         net (fo=1, routed)           0.138     3.038    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_enable[4]_i_6__0_n_0
    SLICE_X32Y239        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.123     3.161 f  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_enable[4]_i_5__0/O
                         net (fo=1, routed)           0.219     3.380    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_enable[4]_i_5__0_n_0
    SLICE_X32Y239        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.099     3.479 r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_enable[4]_i_2__0/O
                         net (fo=15, routed)          0.658     4.137    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/neqOp
    SLICE_X32Y239        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.098     4.235 r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_good_frame0_i_1__0/O
                         net (fo=1, routed)           0.016     4.251    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_good_frame0
    SLICE_X32Y239        FDRE                                         r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_good_frame0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2261, routed)        1.530     8.122    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/CLK
    SLICE_X32Y239        FDRE                                         r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_good_frame0_reg/C
                         clock pessimism              0.000     8.122    
                         clock uncertainty           -0.046     8.076    
    SLICE_X32Y239        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     8.101    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_good_frame0_reg
  -------------------------------------------------------------------
                         required time                          8.101    
                         arrival time                          -4.251    
  -------------------------------------------------------------------
                         slack                                  3.850    

Slack (MET) :             3.866ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/ctrlout_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_data_valid_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.433ns  (logic 0.427ns (17.550%)  route 2.006ns (82.450%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.733ns = ( 8.133 - 6.400 ) 
    Source Clock Delay      (SCD):    1.813ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.597ns (routing 0.704ns, distribution 0.893ns)
  Clock Net Delay (Destination): 1.541ns (routing 0.825ns, distribution 0.716ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1800, routed)        1.597     1.813    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/rx_mii_clk
    SLICE_X27Y237        FDSE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/ctrlout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y237        FDSE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.893 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/ctrlout_reg[4]/Q
                         net (fo=3, routed)           0.970     2.863    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_mii_c_0[4]
    SLICE_X31Y238        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.037     2.900 r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_enable[4]_i_6__0/O
                         net (fo=1, routed)           0.138     3.038    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_enable[4]_i_6__0_n_0
    SLICE_X32Y239        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.123     3.161 f  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_enable[4]_i_5__0/O
                         net (fo=1, routed)           0.219     3.380    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_enable[4]_i_5__0_n_0
    SLICE_X32Y239        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.099     3.479 r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_enable[4]_i_2__0/O
                         net (fo=15, routed)          0.607     4.086    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/neqOp
    SLICE_X31Y238        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     4.174 r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_data_valid[1]_i_1__0/O
                         net (fo=1, routed)           0.072     4.246    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_data_valid[1]_i_1__0_n_0
    SLICE_X31Y238        FDRE                                         r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_data_valid_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2261, routed)        1.541     8.133    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/CLK
    SLICE_X31Y238        FDRE                                         r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_data_valid_reg[1]/C
                         clock pessimism              0.000     8.133    
                         clock uncertainty           -0.046     8.087    
    SLICE_X31Y238        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     8.112    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_data_valid_reg[1]
  -------------------------------------------------------------------
                         required time                          8.112    
                         arrival time                          -4.246    
  -------------------------------------------------------------------
                         slack                                  3.866    

Slack (MET) :             3.872ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/ctrlout_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_data_valid_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.427ns  (logic 0.427ns (17.594%)  route 2.000ns (82.406%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.733ns = ( 8.133 - 6.400 ) 
    Source Clock Delay      (SCD):    1.813ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.597ns (routing 0.704ns, distribution 0.893ns)
  Clock Net Delay (Destination): 1.541ns (routing 0.825ns, distribution 0.716ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1800, routed)        1.597     1.813    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/rx_mii_clk
    SLICE_X27Y237        FDSE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/ctrlout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y237        FDSE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.893 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/ctrlout_reg[4]/Q
                         net (fo=3, routed)           0.970     2.863    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_mii_c_0[4]
    SLICE_X31Y238        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.037     2.900 r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_enable[4]_i_6__0/O
                         net (fo=1, routed)           0.138     3.038    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_enable[4]_i_6__0_n_0
    SLICE_X32Y239        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.123     3.161 f  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_enable[4]_i_5__0/O
                         net (fo=1, routed)           0.219     3.380    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_enable[4]_i_5__0_n_0
    SLICE_X32Y239        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.099     3.479 r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_enable[4]_i_2__0/O
                         net (fo=15, routed)          0.607     4.086    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/neqOp
    SLICE_X31Y238        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.088     4.174 r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_data_valid[5]_i_1__0/O
                         net (fo=1, routed)           0.066     4.240    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_data_valid[5]_i_1__0_n_0
    SLICE_X31Y238        FDRE                                         r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_data_valid_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2261, routed)        1.541     8.133    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/CLK
    SLICE_X31Y238        FDRE                                         r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_data_valid_reg[5]/C
                         clock pessimism              0.000     8.133    
                         clock uncertainty           -0.046     8.087    
    SLICE_X31Y238        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025     8.112    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_data_valid_reg[5]
  -------------------------------------------------------------------
                         required time                          8.112    
                         arrival time                          -4.240    
  -------------------------------------------------------------------
                         slack                                  3.872    

Slack (MET) :             3.880ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/ctrlout_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/FSM_sequential_rx_state_reg/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.394ns  (logic 0.428ns (17.878%)  route 1.966ns (82.122%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 8.108 - 6.400 ) 
    Source Clock Delay      (SCD):    1.813ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.597ns (routing 0.704ns, distribution 0.893ns)
  Clock Net Delay (Destination): 1.516ns (routing 0.825ns, distribution 0.691ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1800, routed)        1.597     1.813    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/rx_mii_clk
    SLICE_X27Y237        FDSE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/ctrlout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y237        FDSE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.893 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/ctrlout_reg[4]/Q
                         net (fo=3, routed)           0.970     2.863    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_mii_c_0[4]
    SLICE_X31Y238        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.037     2.900 f  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_enable[4]_i_6__0/O
                         net (fo=1, routed)           0.138     3.038    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_enable[4]_i_6__0_n_0
    SLICE_X32Y239        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.123     3.161 r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_enable[4]_i_5__0/O
                         net (fo=1, routed)           0.219     3.380    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_enable[4]_i_5__0_n_0
    SLICE_X32Y239        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.099     3.479 f  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_enable[4]_i_2__0/O
                         net (fo=15, routed)          0.590     4.069    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/neqOp
    SLICE_X33Y239        LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.089     4.158 r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/FSM_sequential_rx_state_i_1__0/O
                         net (fo=1, routed)           0.049     4.207    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/FSM_sequential_rx_state_i_1__0_n_0
    SLICE_X33Y239        FDRE                                         r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/FSM_sequential_rx_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2261, routed)        1.516     8.108    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/CLK
    SLICE_X33Y239        FDRE                                         r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/FSM_sequential_rx_state_reg/C
                         clock pessimism              0.000     8.108    
                         clock uncertainty           -0.046     8.062    
    SLICE_X33Y239        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     8.087    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/FSM_sequential_rx_state_reg
  -------------------------------------------------------------------
                         required time                          8.087    
                         arrival time                          -4.207    
  -------------------------------------------------------------------
                         slack                                  3.880    

Slack (MET) :             3.884ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/ctrlout_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_data_valid_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.404ns  (logic 0.405ns (16.847%)  route 1.999ns (83.153%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.722ns = ( 8.122 - 6.400 ) 
    Source Clock Delay      (SCD):    1.813ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.597ns (routing 0.704ns, distribution 0.893ns)
  Clock Net Delay (Destination): 1.530ns (routing 0.825ns, distribution 0.705ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1800, routed)        1.597     1.813    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/rx_mii_clk
    SLICE_X27Y237        FDSE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/ctrlout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y237        FDSE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.893 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/ctrlout_reg[4]/Q
                         net (fo=3, routed)           0.970     2.863    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_mii_c_0[4]
    SLICE_X31Y238        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.037     2.900 r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_enable[4]_i_6__0/O
                         net (fo=1, routed)           0.138     3.038    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_enable[4]_i_6__0_n_0
    SLICE_X32Y239        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.123     3.161 f  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_enable[4]_i_5__0/O
                         net (fo=1, routed)           0.219     3.380    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_enable[4]_i_5__0_n_0
    SLICE_X32Y239        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.099     3.479 r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_enable[4]_i_2__0/O
                         net (fo=15, routed)          0.657     4.136    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/neqOp
    SLICE_X32Y239        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.066     4.202 r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_data_valid[3]_i_1__0/O
                         net (fo=1, routed)           0.015     4.217    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_data_valid[3]_i_1__0_n_0
    SLICE_X32Y239        FDRE                                         r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_data_valid_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2261, routed)        1.530     8.122    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/CLK
    SLICE_X32Y239        FDRE                                         r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_data_valid_reg[3]/C
                         clock pessimism              0.000     8.122    
                         clock uncertainty           -0.046     8.076    
    SLICE_X32Y239        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     8.101    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_data_valid_reg[3]
  -------------------------------------------------------------------
                         required time                          8.101    
                         arrival time                          -4.217    
  -------------------------------------------------------------------
                         slack                                  3.884    

Slack (MET) :             3.897ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/ctrlout_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_enable_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.402ns  (logic 0.391ns (16.278%)  route 2.011ns (83.722%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.733ns = ( 8.133 - 6.400 ) 
    Source Clock Delay      (SCD):    1.813ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.597ns (routing 0.704ns, distribution 0.893ns)
  Clock Net Delay (Destination): 1.541ns (routing 0.825ns, distribution 0.716ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1800, routed)        1.597     1.813    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/rx_mii_clk
    SLICE_X27Y237        FDSE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/ctrlout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y237        FDSE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.893 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/ctrlout_reg[4]/Q
                         net (fo=3, routed)           0.970     2.863    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_mii_c_0[4]
    SLICE_X31Y238        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.037     2.900 f  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_enable[4]_i_6__0/O
                         net (fo=1, routed)           0.138     3.038    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_enable[4]_i_6__0_n_0
    SLICE_X32Y239        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.123     3.161 r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_enable[4]_i_5__0/O
                         net (fo=1, routed)           0.219     3.380    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_enable[4]_i_5__0_n_0
    SLICE_X32Y239        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.099     3.479 f  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_enable[4]_i_2__0/O
                         net (fo=15, routed)          0.625     4.104    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/neqOp
    SLICE_X31Y238        LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.052     4.156 r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_enable[1]_i_1__0/O
                         net (fo=1, routed)           0.059     4.215    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_enable[1]
    SLICE_X31Y238        FDRE                                         r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_enable_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2261, routed)        1.541     8.133    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/CLK
    SLICE_X31Y238        FDRE                                         r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_enable_reg[1]/C
                         clock pessimism              0.000     8.133    
                         clock uncertainty           -0.046     8.087    
    SLICE_X31Y238        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025     8.112    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_enable_reg[1]
  -------------------------------------------------------------------
                         required time                          8.112    
                         arrival time                          -4.215    
  -------------------------------------------------------------------
                         slack                                  3.897    

Slack (MET) :             3.899ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/ctrlout_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_data_valid_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.400ns  (logic 0.436ns (18.167%)  route 1.964ns (81.833%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.733ns = ( 8.133 - 6.400 ) 
    Source Clock Delay      (SCD):    1.813ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.597ns (routing 0.704ns, distribution 0.893ns)
  Clock Net Delay (Destination): 1.541ns (routing 0.825ns, distribution 0.716ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1800, routed)        1.597     1.813    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/rx_mii_clk
    SLICE_X27Y237        FDSE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/ctrlout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y237        FDSE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.893 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/ctrlout_reg[4]/Q
                         net (fo=3, routed)           0.970     2.863    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_mii_c_0[4]
    SLICE_X31Y238        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.037     2.900 r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_enable[4]_i_6__0/O
                         net (fo=1, routed)           0.138     3.038    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_enable[4]_i_6__0_n_0
    SLICE_X32Y239        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.123     3.161 f  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_enable[4]_i_5__0/O
                         net (fo=1, routed)           0.219     3.380    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_enable[4]_i_5__0_n_0
    SLICE_X32Y239        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.099     3.479 r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_enable[4]_i_2__0/O
                         net (fo=15, routed)          0.607     4.086    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/neqOp
    SLICE_X31Y238        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.097     4.183 r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_data_valid[2]_i_1__0/O
                         net (fo=1, routed)           0.030     4.213    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_data_valid[2]_i_1__0_n_0
    SLICE_X31Y238        FDRE                                         r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_data_valid_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2261, routed)        1.541     8.133    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/CLK
    SLICE_X31Y238        FDRE                                         r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_data_valid_reg[2]/C
                         clock pessimism              0.000     8.133    
                         clock uncertainty           -0.046     8.087    
    SLICE_X31Y238        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     8.112    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_data_valid_reg[2]
  -------------------------------------------------------------------
                         required time                          8.112    
                         arrival time                          -4.213    
  -------------------------------------------------------------------
                         slack                                  3.899    

Slack (MET) :             3.907ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/ctrlout_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_data_valid_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.367ns  (logic 0.435ns (18.378%)  route 1.932ns (81.622%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 8.108 - 6.400 ) 
    Source Clock Delay      (SCD):    1.813ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.597ns (routing 0.704ns, distribution 0.893ns)
  Clock Net Delay (Destination): 1.516ns (routing 0.825ns, distribution 0.691ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1800, routed)        1.597     1.813    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/rx_mii_clk
    SLICE_X27Y237        FDSE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/ctrlout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y237        FDSE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.893 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/ctrlout_reg[4]/Q
                         net (fo=3, routed)           0.970     2.863    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_mii_c_0[4]
    SLICE_X31Y238        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.037     2.900 r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_enable[4]_i_6__0/O
                         net (fo=1, routed)           0.138     3.038    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_enable[4]_i_6__0_n_0
    SLICE_X32Y239        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.123     3.161 f  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_enable[4]_i_5__0/O
                         net (fo=1, routed)           0.219     3.380    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_enable[4]_i_5__0_n_0
    SLICE_X32Y239        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.099     3.479 r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_enable[4]_i_2__0/O
                         net (fo=15, routed)          0.590     4.069    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/neqOp
    SLICE_X33Y239        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.096     4.165 r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_data_valid[0]_i_1__0/O
                         net (fo=1, routed)           0.015     4.180    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_data_valid[0]_i_1__0_n_0
    SLICE_X33Y239        FDRE                                         r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_data_valid_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2261, routed)        1.516     8.108    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/CLK
    SLICE_X33Y239        FDRE                                         r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_data_valid_reg[0]/C
                         clock pessimism              0.000     8.108    
                         clock uncertainty           -0.046     8.062    
    SLICE_X33Y239        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     8.087    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_data_valid_reg[0]
  -------------------------------------------------------------------
                         required time                          8.087    
                         arrival time                          -4.180    
  -------------------------------------------------------------------
                         slack                                  3.907    

Slack (MET) :             3.910ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/ctrlout_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_enable_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.389ns  (logic 0.411ns (17.204%)  route 1.978ns (82.796%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.733ns = ( 8.133 - 6.400 ) 
    Source Clock Delay      (SCD):    1.813ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.597ns (routing 0.704ns, distribution 0.893ns)
  Clock Net Delay (Destination): 1.541ns (routing 0.825ns, distribution 0.716ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1800, routed)        1.597     1.813    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/rx_mii_clk
    SLICE_X27Y237        FDSE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/ctrlout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y237        FDSE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.893 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/ctrlout_reg[4]/Q
                         net (fo=3, routed)           0.970     2.863    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_mii_c_0[4]
    SLICE_X31Y238        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.037     2.900 f  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_enable[4]_i_6__0/O
                         net (fo=1, routed)           0.138     3.038    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_enable[4]_i_6__0_n_0
    SLICE_X32Y239        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.123     3.161 r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_enable[4]_i_5__0/O
                         net (fo=1, routed)           0.219     3.380    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_enable[4]_i_5__0_n_0
    SLICE_X32Y239        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.099     3.479 f  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_enable[4]_i_2__0/O
                         net (fo=15, routed)          0.625     4.104    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/neqOp
    SLICE_X31Y238        LUT2 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.072     4.176 r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_enable[4]_i_1__0/O
                         net (fo=1, routed)           0.026     4.202    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_enable[4]
    SLICE_X31Y238        FDRE                                         r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_enable_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2261, routed)        1.541     8.133    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/CLK
    SLICE_X31Y238        FDRE                                         r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_enable_reg[4]/C
                         clock pessimism              0.000     8.133    
                         clock uncertainty           -0.046     8.087    
    SLICE_X31Y238        FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.025     8.112    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_enable_reg[4]
  -------------------------------------------------------------------
                         required time                          8.112    
                         arrival time                          -4.202    
  -------------------------------------------------------------------
                         slack                                  3.910    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone/s_out_d2_cdc_to_reg/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.059ns (9.335%)  route 0.573ns (90.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.493ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.146ns
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.460ns (routing 0.637ns, distribution 0.823ns)
  Clock Net Delay (Destination): 1.931ns (routing 0.908ns, distribution 1.023ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1800, routed)        1.460     1.653    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X4Y253         FDCE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y253         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     1.712 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=1, routed)           0.573     2.285    tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone/sig_in_cdc_from
    SLICE_X7Y247         FDRE                                         r  tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone/s_out_d2_cdc_to_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2261, routed)        1.931     2.146    tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone/CLK
    SLICE_X7Y247         FDRE                                         r  tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone/s_out_d2_cdc_to_reg/C
                         clock pessimism              0.000     2.146    
                         clock uncertainty            0.046     2.192    
    SLICE_X7Y247         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     2.254    tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone/s_out_d2_cdc_to_reg
  -------------------------------------------------------------------
                         required time                         -2.254    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/dataout_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/xgmii_rxd_aligned0_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.096ns (19.917%)  route 0.386ns (80.083%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.463ns (routing 0.637ns, distribution 0.826ns)
  Clock Net Delay (Destination): 1.771ns (routing 0.908ns, distribution 0.863ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1800, routed)        1.463     1.656    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/rx_mii_clk
    SLICE_X28Y252        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/dataout_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y252        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.058     1.714 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/dataout_reg[30]/Q
                         net (fo=2, routed)           0.373     2.087    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_mii_d_0[30]
    SLICE_X37Y249        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.038     2.125 r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/xgmii_rxd_aligned0[62]_i_1__0/O
                         net (fo=1, routed)           0.013     2.138    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/xgmii_rxd_aligned[62]
    SLICE_X37Y249        FDRE                                         r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/xgmii_rxd_aligned0_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2261, routed)        1.771     1.986    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/CLK
    SLICE_X37Y249        FDRE                                         r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/xgmii_rxd_aligned0_reg[62]/C
                         clock pessimism              0.000     1.986    
                         clock uncertainty            0.046     2.032    
    SLICE_X37Y249        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.061     2.093    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/xgmii_rxd_aligned0_reg[62]
  -------------------------------------------------------------------
                         required time                         -2.093    
                         arrival time                           2.138    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/dataout_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/xgmii_rxd0_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.058ns (11.219%)  route 0.459ns (88.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.466ns (routing 0.637ns, distribution 0.829ns)
  Clock Net Delay (Destination): 1.789ns (routing 0.908ns, distribution 0.881ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1800, routed)        1.466     1.659    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/rx_mii_clk
    SLICE_X28Y247        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/dataout_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y247        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     1.717 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/dataout_reg[45]/Q
                         net (fo=2, routed)           0.459     2.176    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_mii_d_0[45]
    SLICE_X36Y247        FDRE                                         r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/xgmii_rxd0_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2261, routed)        1.789     2.004    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/CLK
    SLICE_X36Y247        FDRE                                         r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/xgmii_rxd0_reg[45]/C
                         clock pessimism              0.000     2.004    
                         clock uncertainty            0.046     2.050    
    SLICE_X36Y247        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     2.110    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/xgmii_rxd0_reg[45]
  -------------------------------------------------------------------
                         required time                         -2.110    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/dataout_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/xgmii_rxd_aligned0_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.093ns (18.526%)  route 0.409ns (81.474%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.463ns (routing 0.637ns, distribution 0.826ns)
  Clock Net Delay (Destination): 1.771ns (routing 0.908ns, distribution 0.863ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1800, routed)        1.463     1.656    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/rx_mii_clk
    SLICE_X28Y252        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/dataout_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y252        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.058     1.714 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/dataout_reg[30]/Q
                         net (fo=2, routed)           0.373     2.087    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_mii_d_0[30]
    SLICE_X37Y249        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.035     2.122 r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/xgmii_rxd_aligned0[30]_i_1__0/O
                         net (fo=1, routed)           0.036     2.158    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/xgmii_rxd_aligned[30]
    SLICE_X37Y249        FDRE                                         r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/xgmii_rxd_aligned0_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2261, routed)        1.771     1.986    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/CLK
    SLICE_X37Y249        FDRE                                         r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/xgmii_rxd_aligned0_reg[30]/C
                         clock pessimism              0.000     1.986    
                         clock uncertainty            0.046     2.032    
    SLICE_X37Y249        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.060     2.092    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/xgmii_rxd_aligned0_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.092    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/dataout_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/xgmii_rxd_aligned0_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.093ns (17.647%)  route 0.434ns (82.353%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.471ns (routing 0.637ns, distribution 0.834ns)
  Clock Net Delay (Destination): 1.795ns (routing 0.908ns, distribution 0.887ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1800, routed)        1.471     1.664    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/rx_mii_clk
    SLICE_X31Y248        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/dataout_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y248        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     1.722 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/dataout_reg[58]/Q
                         net (fo=2, routed)           0.423     2.145    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_mii_d_0[58]
    SLICE_X35Y247        LUT3 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.035     2.180 r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/xgmii_rxd_aligned0[58]_i_1__0/O
                         net (fo=1, routed)           0.011     2.191    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/xgmii_rxd_aligned[58]
    SLICE_X35Y247        FDRE                                         r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/xgmii_rxd_aligned0_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2261, routed)        1.795     2.010    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/CLK
    SLICE_X35Y247        FDRE                                         r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/xgmii_rxd_aligned0_reg[58]/C
                         clock pessimism              0.000     2.010    
                         clock uncertainty            0.046     2.056    
    SLICE_X35Y247        FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.062     2.118    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/xgmii_rxd_aligned0_reg[58]
  -------------------------------------------------------------------
                         required time                         -2.118    
                         arrival time                           2.191    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/dataout_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/xgmii_rxd0_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.059ns (10.926%)  route 0.481ns (89.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.458ns (routing 0.637ns, distribution 0.821ns)
  Clock Net Delay (Destination): 1.788ns (routing 0.908ns, distribution 0.880ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1800, routed)        1.458     1.651    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/rx_mii_clk
    SLICE_X29Y248        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/dataout_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y248        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     1.710 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/dataout_reg[59]/Q
                         net (fo=2, routed)           0.481     2.191    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_mii_d_0[59]
    SLICE_X36Y249        FDRE                                         r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/xgmii_rxd0_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2261, routed)        1.788     2.003    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/CLK
    SLICE_X36Y249        FDRE                                         r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/xgmii_rxd0_reg[59]/C
                         clock pessimism              0.000     2.003    
                         clock uncertainty            0.046     2.049    
    SLICE_X36Y249        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     2.109    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/xgmii_rxd0_reg[59]
  -------------------------------------------------------------------
                         required time                         -2.109    
                         arrival time                           2.191    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/dataout_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/xgmii_rxd_aligned0_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.117ns (21.951%)  route 0.416ns (78.049%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.473ns (routing 0.637ns, distribution 0.836ns)
  Clock Net Delay (Destination): 1.795ns (routing 0.908ns, distribution 0.887ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1800, routed)        1.473     1.666    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/rx_mii_clk
    SLICE_X31Y244        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/dataout_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y244        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     1.724 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/dataout_reg[10]/Q
                         net (fo=2, routed)           0.403     2.127    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_mii_d_0[10]
    SLICE_X35Y245        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.059     2.186 r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/xgmii_rxd_aligned0[42]_i_1__0/O
                         net (fo=1, routed)           0.013     2.199    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/xgmii_rxd_aligned[42]
    SLICE_X35Y245        FDRE                                         r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/xgmii_rxd_aligned0_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2261, routed)        1.795     2.010    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/CLK
    SLICE_X35Y245        FDRE                                         r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/xgmii_rxd_aligned0_reg[42]/C
                         clock pessimism              0.000     2.010    
                         clock uncertainty            0.046     2.056    
    SLICE_X35Y245        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.061     2.117    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/xgmii_rxd_aligned0_reg[42]
  -------------------------------------------------------------------
                         required time                         -2.117    
                         arrival time                           2.199    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/dataout_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/xgmii_rxd0_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.058ns (10.861%)  route 0.476ns (89.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.471ns (routing 0.637ns, distribution 0.834ns)
  Clock Net Delay (Destination): 1.794ns (routing 0.908ns, distribution 0.886ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1800, routed)        1.471     1.664    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/rx_mii_clk
    SLICE_X31Y248        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/dataout_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y248        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     1.722 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/dataout_reg[58]/Q
                         net (fo=2, routed)           0.476     2.198    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_mii_d_0[58]
    SLICE_X35Y247        FDRE                                         r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/xgmii_rxd0_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2261, routed)        1.794     2.009    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/CLK
    SLICE_X35Y247        FDRE                                         r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/xgmii_rxd0_reg[58]/C
                         clock pessimism              0.000     2.009    
                         clock uncertainty            0.046     2.055    
    SLICE_X35Y247        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.060     2.115    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/xgmii_rxd0_reg[58]
  -------------------------------------------------------------------
                         required time                         -2.115    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/dataout_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/xgmii_rxd0_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.058ns (11.154%)  route 0.462ns (88.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.467ns (routing 0.637ns, distribution 0.830ns)
  Clock Net Delay (Destination): 1.771ns (routing 0.908ns, distribution 0.863ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1800, routed)        1.467     1.660    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/rx_mii_clk
    SLICE_X28Y240        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/dataout_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y240        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     1.718 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/dataout_reg[33]/Q
                         net (fo=2, routed)           0.462     2.180    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_mii_d_0[33]
    SLICE_X33Y240        FDRE                                         r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/xgmii_rxd0_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2261, routed)        1.771     1.986    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/CLK
    SLICE_X33Y240        FDRE                                         r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/xgmii_rxd0_reg[33]/C
                         clock pessimism              0.000     1.986    
                         clock uncertainty            0.046     2.032    
    SLICE_X33Y240        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     2.092    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/xgmii_rxd0_reg[33]
  -------------------------------------------------------------------
                         required time                         -2.092    
                         arrival time                           2.180    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/dataout_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/xgmii_rxd_aligned0_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.079ns (20.308%)  route 0.310ns (79.692%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    1.035ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.909ns (routing 0.386ns, distribution 0.523ns)
  Clock Net Delay (Destination): 1.104ns (routing 0.551ns, distribution 0.553ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1800, routed)        0.909     1.035    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/rx_mii_clk
    SLICE_X33Y250        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/dataout_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y250        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.074 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/dataout_reg[29]/Q
                         net (fo=2, routed)           0.302     1.376    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/rx_mii_d_0[29]
    SLICE_X34Y249        LUT3 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.040     1.416 r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/xgmii_rxd_aligned0[61]_i_1__0/O
                         net (fo=1, routed)           0.008     1.424    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/xgmii_rxd_aligned[61]
    SLICE_X34Y249        FDRE                                         r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/xgmii_rxd_aligned0_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2261, routed)        1.104     1.243    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/CLK
    SLICE_X34Y249        FDRE                                         r  zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/xgmii_rxd_aligned0_reg[61]/C
                         clock pessimism              0.000     1.243    
                         clock uncertainty            0.046     1.289    
    SLICE_X34Y249        FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     1.336    zcu111_tengbe_tx_rx_gbe0/ten_gig_eth_mac_inst/xgmii_rxd_aligned0_reg[61]
  -------------------------------------------------------------------
                         required time                         -1.336    
                         arrival time                           1.424    
  -------------------------------------------------------------------
                         slack                                  0.088    





---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_out[0]_1
  To Clock:  txoutclk_out[0]_1

Setup :            0  Failing Endpoints,  Worst Slack        4.049ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.049ns  (required time - arrival time)
  Source:                 tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/ctrlout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_enable_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.294ns  (logic 0.482ns (21.011%)  route 1.812ns (78.989%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns = ( 7.831 - 6.400 ) 
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.251ns (routing 0.344ns, distribution 0.907ns)
  Clock Net Delay (Destination): 1.239ns (routing 0.313ns, distribution 0.926ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1800, routed)        1.251     1.467    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/rx_mii_clk
    SLICE_X14Y304        FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/ctrlout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y304        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     1.547 f  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/ctrlout_reg[1]/Q
                         net (fo=4, routed)           1.031     2.578    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_mii_c_0[1]
    SLICE_X16Y301        LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.090     2.668 f  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_enable[4]_i_6/O
                         net (fo=1, routed)           0.087     2.755    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_enable[4]_i_6_n_0
    SLICE_X16Y301        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.089     2.844 r  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_enable[4]_i_5/O
                         net (fo=1, routed)           0.189     3.033    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_enable[4]_i_5_n_0
    SLICE_X16Y301        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.099     3.132 f  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_enable[4]_i_2/O
                         net (fo=15, routed)          0.457     3.589    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/neqOp
    SLICE_X17Y301        LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124     3.713 r  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_enable[2]_i_1/O
                         net (fo=1, routed)           0.048     3.761    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_enable[2]
    SLICE_X17Y301        FDRE                                         r  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_enable_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2261, routed)        1.239     7.831    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/CLK
    SLICE_X17Y301        FDRE                                         r  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_enable_reg[2]/C
                         clock pessimism              0.000     7.831    
                         clock uncertainty           -0.046     7.785    
    SLICE_X17Y301        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     7.810    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_enable_reg[2]
  -------------------------------------------------------------------
                         required time                          7.810    
                         arrival time                          -3.761    
  -------------------------------------------------------------------
                         slack                                  4.049    

Slack (MET) :             4.064ns  (required time - arrival time)
  Source:                 tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/ctrlout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_enable_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 0.496ns (21.898%)  route 1.769ns (78.102%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.417ns = ( 7.817 - 6.400 ) 
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.251ns (routing 0.344ns, distribution 0.907ns)
  Clock Net Delay (Destination): 1.225ns (routing 0.313ns, distribution 0.912ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1800, routed)        1.251     1.467    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/rx_mii_clk
    SLICE_X14Y304        FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/ctrlout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y304        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     1.547 f  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/ctrlout_reg[1]/Q
                         net (fo=4, routed)           1.031     2.578    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_mii_c_0[1]
    SLICE_X16Y301        LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.090     2.668 f  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_enable[4]_i_6/O
                         net (fo=1, routed)           0.087     2.755    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_enable[4]_i_6_n_0
    SLICE_X16Y301        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.089     2.844 r  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_enable[4]_i_5/O
                         net (fo=1, routed)           0.189     3.033    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_enable[4]_i_5_n_0
    SLICE_X16Y301        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.099     3.132 f  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_enable[4]_i_2/O
                         net (fo=15, routed)          0.445     3.577    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/neqOp
    SLICE_X16Y300        LUT5 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.138     3.715 r  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_enable[0]_i_1/O
                         net (fo=1, routed)           0.017     3.732    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_enable[0]
    SLICE_X16Y300        FDRE                                         r  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_enable_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2261, routed)        1.225     7.817    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/CLK
    SLICE_X16Y300        FDRE                                         r  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_enable_reg[0]/C
                         clock pessimism              0.000     7.817    
                         clock uncertainty           -0.046     7.771    
    SLICE_X16Y300        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.025     7.796    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_enable_reg[0]
  -------------------------------------------------------------------
                         required time                          7.796    
                         arrival time                          -3.732    
  -------------------------------------------------------------------
                         slack                                  4.064    

Slack (MET) :             4.066ns  (required time - arrival time)
  Source:                 tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/ctrlout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_good_frame0_reg/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.277ns  (logic 0.496ns (21.783%)  route 1.781ns (78.217%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns = ( 7.831 - 6.400 ) 
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.251ns (routing 0.344ns, distribution 0.907ns)
  Clock Net Delay (Destination): 1.239ns (routing 0.313ns, distribution 0.926ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1800, routed)        1.251     1.467    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/rx_mii_clk
    SLICE_X14Y304        FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/ctrlout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y304        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     1.547 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/ctrlout_reg[1]/Q
                         net (fo=4, routed)           1.031     2.578    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_mii_c_0[1]
    SLICE_X16Y301        LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.090     2.668 r  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_enable[4]_i_6/O
                         net (fo=1, routed)           0.087     2.755    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_enable[4]_i_6_n_0
    SLICE_X16Y301        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.089     2.844 f  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_enable[4]_i_5/O
                         net (fo=1, routed)           0.189     3.033    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_enable[4]_i_5_n_0
    SLICE_X16Y301        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.099     3.132 r  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_enable[4]_i_2/O
                         net (fo=15, routed)          0.457     3.589    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/neqOp
    SLICE_X17Y301        LUT2 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.138     3.727 r  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_good_frame0_i_1/O
                         net (fo=1, routed)           0.017     3.744    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_good_frame0
    SLICE_X17Y301        FDRE                                         r  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_good_frame0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2261, routed)        1.239     7.831    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/CLK
    SLICE_X17Y301        FDRE                                         r  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_good_frame0_reg/C
                         clock pessimism              0.000     7.831    
                         clock uncertainty           -0.046     7.785    
    SLICE_X17Y301        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.025     7.810    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_good_frame0_reg
  -------------------------------------------------------------------
                         required time                          7.810    
                         arrival time                          -3.744    
  -------------------------------------------------------------------
                         slack                                  4.066    

Slack (MET) :             4.074ns  (required time - arrival time)
  Source:                 tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/ctrlout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_data_valid_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.260ns  (logic 0.409ns (18.097%)  route 1.851ns (81.903%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.422ns = ( 7.822 - 6.400 ) 
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.251ns (routing 0.344ns, distribution 0.907ns)
  Clock Net Delay (Destination): 1.230ns (routing 0.313ns, distribution 0.917ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1800, routed)        1.251     1.467    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/rx_mii_clk
    SLICE_X14Y304        FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/ctrlout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y304        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     1.547 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/ctrlout_reg[1]/Q
                         net (fo=4, routed)           1.031     2.578    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_mii_c_0[1]
    SLICE_X16Y301        LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.090     2.668 r  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_enable[4]_i_6/O
                         net (fo=1, routed)           0.087     2.755    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_enable[4]_i_6_n_0
    SLICE_X16Y301        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.089     2.844 f  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_enable[4]_i_5/O
                         net (fo=1, routed)           0.189     3.033    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_enable[4]_i_5_n_0
    SLICE_X16Y301        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.099     3.132 r  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_enable[4]_i_2/O
                         net (fo=15, routed)          0.472     3.604    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/neqOp
    SLICE_X18Y301        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.051     3.655 r  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_data_valid[1]_i_1/O
                         net (fo=1, routed)           0.072     3.727    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_data_valid[1]_i_1_n_0
    SLICE_X18Y301        FDRE                                         r  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_data_valid_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2261, routed)        1.230     7.822    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/CLK
    SLICE_X18Y301        FDRE                                         r  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_data_valid_reg[1]/C
                         clock pessimism              0.000     7.822    
                         clock uncertainty           -0.046     7.776    
    SLICE_X18Y301        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     7.801    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_data_valid_reg[1]
  -------------------------------------------------------------------
                         required time                          7.801    
                         arrival time                          -3.727    
  -------------------------------------------------------------------
                         slack                                  4.074    

Slack (MET) :             4.086ns  (required time - arrival time)
  Source:                 tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/ctrlout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_enable_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.257ns  (logic 0.448ns (19.849%)  route 1.809ns (80.151%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns = ( 7.831 - 6.400 ) 
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.251ns (routing 0.344ns, distribution 0.907ns)
  Clock Net Delay (Destination): 1.239ns (routing 0.313ns, distribution 0.926ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1800, routed)        1.251     1.467    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/rx_mii_clk
    SLICE_X14Y304        FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/ctrlout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y304        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     1.547 f  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/ctrlout_reg[1]/Q
                         net (fo=4, routed)           1.031     2.578    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_mii_c_0[1]
    SLICE_X16Y301        LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.090     2.668 f  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_enable[4]_i_6/O
                         net (fo=1, routed)           0.087     2.755    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_enable[4]_i_6_n_0
    SLICE_X16Y301        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.089     2.844 r  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_enable[4]_i_5/O
                         net (fo=1, routed)           0.189     3.033    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_enable[4]_i_5_n_0
    SLICE_X16Y301        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.099     3.132 f  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_enable[4]_i_2/O
                         net (fo=15, routed)          0.453     3.585    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/neqOp
    SLICE_X16Y301        LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.090     3.675 r  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_enable[3]_i_1/O
                         net (fo=1, routed)           0.049     3.724    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_enable[3]
    SLICE_X16Y301        FDRE                                         r  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_enable_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2261, routed)        1.239     7.831    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/CLK
    SLICE_X16Y301        FDRE                                         r  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_enable_reg[3]/C
                         clock pessimism              0.000     7.831    
                         clock uncertainty           -0.046     7.785    
    SLICE_X16Y301        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     7.810    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_enable_reg[3]
  -------------------------------------------------------------------
                         required time                          7.810    
                         arrival time                          -3.724    
  -------------------------------------------------------------------
                         slack                                  4.086    

Slack (MET) :             4.098ns  (required time - arrival time)
  Source:                 tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/ctrlout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/FSM_sequential_rx_state_reg/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.231ns  (logic 0.480ns (21.515%)  route 1.751ns (78.485%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.417ns = ( 7.817 - 6.400 ) 
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.251ns (routing 0.344ns, distribution 0.907ns)
  Clock Net Delay (Destination): 1.225ns (routing 0.313ns, distribution 0.912ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1800, routed)        1.251     1.467    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/rx_mii_clk
    SLICE_X14Y304        FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/ctrlout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y304        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     1.547 f  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/ctrlout_reg[1]/Q
                         net (fo=4, routed)           1.031     2.578    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_mii_c_0[1]
    SLICE_X16Y301        LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.090     2.668 f  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_enable[4]_i_6/O
                         net (fo=1, routed)           0.087     2.755    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_enable[4]_i_6_n_0
    SLICE_X16Y301        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.089     2.844 r  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_enable[4]_i_5/O
                         net (fo=1, routed)           0.189     3.033    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_enable[4]_i_5_n_0
    SLICE_X16Y301        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.099     3.132 f  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_enable[4]_i_2/O
                         net (fo=15, routed)          0.395     3.527    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/neqOp
    SLICE_X16Y300        LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.122     3.649 r  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/FSM_sequential_rx_state_i_1/O
                         net (fo=1, routed)           0.049     3.698    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/FSM_sequential_rx_state_i_1_n_0
    SLICE_X16Y300        FDRE                                         r  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/FSM_sequential_rx_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2261, routed)        1.225     7.817    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/CLK
    SLICE_X16Y300        FDRE                                         r  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/FSM_sequential_rx_state_reg/C
                         clock pessimism              0.000     7.817    
                         clock uncertainty           -0.046     7.771    
    SLICE_X16Y300        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     7.796    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/FSM_sequential_rx_state_reg
  -------------------------------------------------------------------
                         required time                          7.796    
                         arrival time                          -3.698    
  -------------------------------------------------------------------
                         slack                                  4.098    

Slack (MET) :             4.098ns  (required time - arrival time)
  Source:                 tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/ctrlout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_data_valid_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.245ns  (logic 0.447ns (19.911%)  route 1.798ns (80.089%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns = ( 7.831 - 6.400 ) 
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.251ns (routing 0.344ns, distribution 0.907ns)
  Clock Net Delay (Destination): 1.239ns (routing 0.313ns, distribution 0.926ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1800, routed)        1.251     1.467    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/rx_mii_clk
    SLICE_X14Y304        FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/ctrlout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y304        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     1.547 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/ctrlout_reg[1]/Q
                         net (fo=4, routed)           1.031     2.578    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_mii_c_0[1]
    SLICE_X16Y301        LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.090     2.668 r  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_enable[4]_i_6/O
                         net (fo=1, routed)           0.087     2.755    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_enable[4]_i_6_n_0
    SLICE_X16Y301        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.089     2.844 f  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_enable[4]_i_5/O
                         net (fo=1, routed)           0.189     3.033    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_enable[4]_i_5_n_0
    SLICE_X16Y301        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.099     3.132 r  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_enable[4]_i_2/O
                         net (fo=15, routed)          0.442     3.574    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/neqOp
    SLICE_X17Y301        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.089     3.663 r  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_data_valid[5]_i_1/O
                         net (fo=1, routed)           0.049     3.712    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_data_valid[5]_i_1_n_0
    SLICE_X17Y301        FDRE                                         r  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_data_valid_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2261, routed)        1.239     7.831    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/CLK
    SLICE_X17Y301        FDRE                                         r  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_data_valid_reg[5]/C
                         clock pessimism              0.000     7.831    
                         clock uncertainty           -0.046     7.785    
    SLICE_X17Y301        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     7.810    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_data_valid_reg[5]
  -------------------------------------------------------------------
                         required time                          7.810    
                         arrival time                          -3.712    
  -------------------------------------------------------------------
                         slack                                  4.098    

Slack (MET) :             4.098ns  (required time - arrival time)
  Source:                 tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/ctrlout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_data_valid_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.245ns  (logic 0.446ns (19.866%)  route 1.799ns (80.134%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns = ( 7.831 - 6.400 ) 
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.251ns (routing 0.344ns, distribution 0.907ns)
  Clock Net Delay (Destination): 1.239ns (routing 0.313ns, distribution 0.926ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1800, routed)        1.251     1.467    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/rx_mii_clk
    SLICE_X14Y304        FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/ctrlout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y304        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     1.547 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/ctrlout_reg[1]/Q
                         net (fo=4, routed)           1.031     2.578    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_mii_c_0[1]
    SLICE_X16Y301        LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.090     2.668 r  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_enable[4]_i_6/O
                         net (fo=1, routed)           0.087     2.755    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_enable[4]_i_6_n_0
    SLICE_X16Y301        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.089     2.844 f  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_enable[4]_i_5/O
                         net (fo=1, routed)           0.189     3.033    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_enable[4]_i_5_n_0
    SLICE_X16Y301        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.099     3.132 r  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_enable[4]_i_2/O
                         net (fo=15, routed)          0.442     3.574    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/neqOp
    SLICE_X17Y301        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.088     3.662 r  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_data_valid[6]_i_1/O
                         net (fo=1, routed)           0.050     3.712    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_data_valid[6]_i_1_n_0
    SLICE_X17Y301        FDRE                                         r  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_data_valid_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2261, routed)        1.239     7.831    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/CLK
    SLICE_X17Y301        FDRE                                         r  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_data_valid_reg[6]/C
                         clock pessimism              0.000     7.831    
                         clock uncertainty           -0.046     7.785    
    SLICE_X17Y301        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     7.810    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_data_valid_reg[6]
  -------------------------------------------------------------------
                         required time                          7.810    
                         arrival time                          -3.712    
  -------------------------------------------------------------------
                         slack                                  4.098    

Slack (MET) :             4.100ns  (required time - arrival time)
  Source:                 tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/ctrlout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_data_valid_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.234ns  (logic 0.426ns (19.069%)  route 1.808ns (80.931%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.422ns = ( 7.822 - 6.400 ) 
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.251ns (routing 0.344ns, distribution 0.907ns)
  Clock Net Delay (Destination): 1.230ns (routing 0.313ns, distribution 0.917ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1800, routed)        1.251     1.467    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/rx_mii_clk
    SLICE_X14Y304        FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/ctrlout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y304        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     1.547 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/ctrlout_reg[1]/Q
                         net (fo=4, routed)           1.031     2.578    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_mii_c_0[1]
    SLICE_X16Y301        LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.090     2.668 r  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_enable[4]_i_6/O
                         net (fo=1, routed)           0.087     2.755    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_enable[4]_i_6_n_0
    SLICE_X16Y301        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.089     2.844 f  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_enable[4]_i_5/O
                         net (fo=1, routed)           0.189     3.033    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_enable[4]_i_5_n_0
    SLICE_X16Y301        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.099     3.132 r  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_enable[4]_i_2/O
                         net (fo=15, routed)          0.474     3.606    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/neqOp
    SLICE_X18Y301        LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.068     3.674 r  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_data_valid[3]_i_1/O
                         net (fo=1, routed)           0.027     3.701    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_data_valid[3]_i_1_n_0
    SLICE_X18Y301        FDRE                                         r  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_data_valid_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2261, routed)        1.230     7.822    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/CLK
    SLICE_X18Y301        FDRE                                         r  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_data_valid_reg[3]/C
                         clock pessimism              0.000     7.822    
                         clock uncertainty           -0.046     7.776    
    SLICE_X18Y301        FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025     7.801    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_data_valid_reg[3]
  -------------------------------------------------------------------
                         required time                          7.801    
                         arrival time                          -3.701    
  -------------------------------------------------------------------
                         slack                                  4.100    

Slack (MET) :             4.101ns  (required time - arrival time)
  Source:                 tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/ctrlout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_data_valid_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.233ns  (logic 0.424ns (18.988%)  route 1.809ns (81.012%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.422ns = ( 7.822 - 6.400 ) 
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.251ns (routing 0.344ns, distribution 0.907ns)
  Clock Net Delay (Destination): 1.230ns (routing 0.313ns, distribution 0.917ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1800, routed)        1.251     1.467    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/rx_mii_clk
    SLICE_X14Y304        FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/ctrlout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y304        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     1.547 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/ctrlout_reg[1]/Q
                         net (fo=4, routed)           1.031     2.578    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_mii_c_0[1]
    SLICE_X16Y301        LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.090     2.668 r  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_enable[4]_i_6/O
                         net (fo=1, routed)           0.087     2.755    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_enable[4]_i_6_n_0
    SLICE_X16Y301        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.089     2.844 f  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_enable[4]_i_5/O
                         net (fo=1, routed)           0.189     3.033    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_enable[4]_i_5_n_0
    SLICE_X16Y301        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.099     3.132 r  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_enable[4]_i_2/O
                         net (fo=15, routed)          0.472     3.604    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/neqOp
    SLICE_X18Y301        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.066     3.670 r  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_data_valid[2]_i_1/O
                         net (fo=1, routed)           0.030     3.700    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_data_valid[2]_i_1_n_0
    SLICE_X18Y301        FDRE                                         r  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_data_valid_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2261, routed)        1.230     7.822    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/CLK
    SLICE_X18Y301        FDRE                                         r  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_data_valid_reg[2]/C
                         clock pessimism              0.000     7.822    
                         clock uncertainty           -0.046     7.776    
    SLICE_X18Y301        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     7.801    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_data_valid_reg[2]
  -------------------------------------------------------------------
                         required time                          7.801    
                         arrival time                          -3.700    
  -------------------------------------------------------------------
                         slack                                  4.101    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/dataout_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/xgmii_rxd0_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.059ns (13.348%)  route 0.383ns (86.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.575ns
    Source Clock Delay      (SCD):    1.296ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.103ns (routing 0.313ns, distribution 0.790ns)
  Clock Net Delay (Destination): 1.360ns (routing 0.344ns, distribution 1.016ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1800, routed)        1.103     1.296    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/rx_mii_clk
    SLICE_X10Y301        FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/dataout_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y301        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     1.355 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/dataout_reg[61]/Q
                         net (fo=2, routed)           0.383     1.738    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_mii_d_0[61]
    SLICE_X12Y289        FDRE                                         r  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/xgmii_rxd0_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2261, routed)        1.360     1.575    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/CLK
    SLICE_X12Y289        FDRE                                         r  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/xgmii_rxd0_reg[61]/C
                         clock pessimism              0.000     1.575    
                         clock uncertainty            0.046     1.621    
    SLICE_X12Y289        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     1.683    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/xgmii_rxd0_reg[61]
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/dataout_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/xgmii_rxd_aligned0_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.072ns (21.951%)  route 0.256ns (78.049%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.819ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.693ns (routing 0.188ns, distribution 0.505ns)
  Clock Net Delay (Destination): 0.843ns (routing 0.208ns, distribution 0.635ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1800, routed)        0.693     0.819    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/rx_mii_clk
    SLICE_X10Y301        FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/dataout_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y301        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.858 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/dataout_reg[61]/Q
                         net (fo=2, routed)           0.250     1.108    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_mii_d_0[61]
    SLICE_X12Y289        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.033     1.141 r  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/xgmii_rxd_aligned0[61]_i_1/O
                         net (fo=1, routed)           0.006     1.147    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/xgmii_rxd_aligned[61]
    SLICE_X12Y289        FDRE                                         r  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/xgmii_rxd_aligned0_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2261, routed)        0.843     0.982    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/CLK
    SLICE_X12Y289        FDRE                                         r  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/xgmii_rxd_aligned0_reg[61]/C
                         clock pessimism              0.000     0.982    
                         clock uncertainty            0.046     1.028    
    SLICE_X12Y289        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.075    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/xgmii_rxd_aligned0_reg[61]
  -------------------------------------------------------------------
                         required time                         -1.075    
                         arrival time                           1.147    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/dataout_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/xgmii_rxd_aligned0_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.113ns (21.442%)  route 0.414ns (78.558%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.570ns
    Source Clock Delay      (SCD):    1.224ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.031ns (routing 0.313ns, distribution 0.718ns)
  Clock Net Delay (Destination): 1.355ns (routing 0.344ns, distribution 1.011ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1800, routed)        1.031     1.224    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/rx_mii_clk
    SLICE_X12Y290        FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/dataout_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y290        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     1.284 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/dataout_reg[31]/Q
                         net (fo=2, routed)           0.405     1.689    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_mii_d_0[31]
    SLICE_X12Y289        LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.053     1.742 r  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/xgmii_rxd_aligned0[63]_i_1/O
                         net (fo=1, routed)           0.009     1.751    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/xgmii_rxd_aligned[63]
    SLICE_X12Y289        FDRE                                         r  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/xgmii_rxd_aligned0_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2261, routed)        1.355     1.570    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/CLK
    SLICE_X12Y289        FDRE                                         r  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/xgmii_rxd_aligned0_reg[63]/C
                         clock pessimism              0.000     1.570    
                         clock uncertainty            0.046     1.616    
    SLICE_X12Y289        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     1.678    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/xgmii_rxd_aligned0_reg[63]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/dataout_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/xgmii_rxd_aligned0_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.141ns (25.269%)  route 0.417ns (74.731%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.597ns
    Source Clock Delay      (SCD):    1.224ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.031ns (routing 0.313ns, distribution 0.718ns)
  Clock Net Delay (Destination): 1.382ns (routing 0.344ns, distribution 1.038ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1800, routed)        1.031     1.224    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/rx_mii_clk
    SLICE_X12Y290        FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/dataout_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y290        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     1.282 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/dataout_reg[12]/Q
                         net (fo=2, routed)           0.404     1.686    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_mii_d_0[12]
    SLICE_X13Y290        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.083     1.769 r  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/xgmii_rxd_aligned0[44]_i_1/O
                         net (fo=1, routed)           0.013     1.782    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/xgmii_rxd_aligned[44]
    SLICE_X13Y290        FDRE                                         r  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/xgmii_rxd_aligned0_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2261, routed)        1.382     1.597    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/CLK
    SLICE_X13Y290        FDRE                                         r  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/xgmii_rxd_aligned0_reg[44]/C
                         clock pessimism              0.000     1.597    
                         clock uncertainty            0.046     1.643    
    SLICE_X13Y290        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.061     1.704    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/xgmii_rxd_aligned0_reg[44]
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/dataout_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/xgmii_rxd_aligned0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.091ns (17.366%)  route 0.433ns (82.634%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.558ns
    Source Clock Delay      (SCD):    1.221ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.028ns (routing 0.313ns, distribution 0.715ns)
  Clock Net Delay (Destination): 1.343ns (routing 0.344ns, distribution 0.999ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1800, routed)        1.028     1.221    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/rx_mii_clk
    SLICE_X16Y299        FDSE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/dataout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y299        FDSE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     1.280 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/dataout_reg[7]/Q
                         net (fo=3, routed)           0.424     1.704    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_mii_d_0[7]
    SLICE_X16Y295        LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.032     1.736 r  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/xgmii_rxd_aligned0[7]_i_1/O
                         net (fo=1, routed)           0.009     1.745    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/xgmii_rxd_aligned[7]
    SLICE_X16Y295        FDRE                                         r  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/xgmii_rxd_aligned0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2261, routed)        1.343     1.558    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/CLK
    SLICE_X16Y295        FDRE                                         r  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/xgmii_rxd_aligned0_reg[7]/C
                         clock pessimism              0.000     1.558    
                         clock uncertainty            0.046     1.604    
    SLICE_X16Y295        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     1.666    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/xgmii_rxd_aligned0_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/dataout_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/xgmii_rxd0_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.059ns (10.987%)  route 0.478ns (89.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.572ns
    Source Clock Delay      (SCD):    1.223ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.030ns (routing 0.313ns, distribution 0.717ns)
  Clock Net Delay (Destination): 1.357ns (routing 0.344ns, distribution 1.013ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1800, routed)        1.030     1.223    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/rx_mii_clk
    SLICE_X12Y291        FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/dataout_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y291        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     1.282 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/dataout_reg[50]/Q
                         net (fo=2, routed)           0.478     1.760    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_mii_d_0[50]
    SLICE_X12Y285        FDRE                                         r  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/xgmii_rxd0_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2261, routed)        1.357     1.572    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/CLK
    SLICE_X12Y285        FDRE                                         r  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/xgmii_rxd0_reg[50]/C
                         clock pessimism              0.000     1.572    
                         clock uncertainty            0.046     1.618    
    SLICE_X12Y285        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.060     1.678    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/xgmii_rxd0_reg[50]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy_reset2/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone/s_out_d2_cdc_to_reg/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.059ns (10.766%)  route 0.489ns (89.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.606ns
    Source Clock Delay      (SCD):    1.252ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.059ns (routing 0.313ns, distribution 0.746ns)
  Clock Net Delay (Destination): 1.391ns (routing 0.344ns, distribution 1.047ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1800, routed)        1.059     1.252    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X3Y282         FDCE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y282         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     1.311 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=1, routed)           0.489     1.800    tengbaser_phy_reset2/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone/sig_in_cdc_from
    SLICE_X5Y282         FDRE                                         r  tengbaser_phy_reset2/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone/s_out_d2_cdc_to_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2261, routed)        1.391     1.606    tengbaser_phy_reset2/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone/CLK
    SLICE_X5Y282         FDRE                                         r  tengbaser_phy_reset2/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone/s_out_d2_cdc_to_reg/C
                         clock pessimism              0.000     1.606    
                         clock uncertainty            0.046     1.652    
    SLICE_X5Y282         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     1.714    tengbaser_phy_reset2/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone/s_out_d2_cdc_to_reg
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/dataout_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/xgmii_rxd_aligned0_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.111ns (20.865%)  route 0.421ns (79.135%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.569ns
    Source Clock Delay      (SCD):    1.232ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.039ns (routing 0.313ns, distribution 0.726ns)
  Clock Net Delay (Destination): 1.354ns (routing 0.344ns, distribution 1.010ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1800, routed)        1.039     1.232    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/rx_mii_clk
    SLICE_X14Y294        FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/dataout_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y294        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     1.290 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/dataout_reg[11]/Q
                         net (fo=2, routed)           0.412     1.702    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_mii_d_0[11]
    SLICE_X14Y293        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.053     1.755 r  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/xgmii_rxd_aligned0[43]_i_1/O
                         net (fo=1, routed)           0.009     1.764    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/xgmii_rxd_aligned[43]
    SLICE_X14Y293        FDRE                                         r  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/xgmii_rxd_aligned0_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2261, routed)        1.354     1.569    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/CLK
    SLICE_X14Y293        FDRE                                         r  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/xgmii_rxd_aligned0_reg[43]/C
                         clock pessimism              0.000     1.569    
                         clock uncertainty            0.046     1.615    
    SLICE_X14Y293        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     1.677    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/xgmii_rxd_aligned0_reg[43]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/dataout_reg[24]/C
                            (rising edge-triggered cell FDSE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/xgmii_rxd_aligned0_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.136ns (25.516%)  route 0.397ns (74.484%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.569ns
    Source Clock Delay      (SCD):    1.232ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.039ns (routing 0.313ns, distribution 0.726ns)
  Clock Net Delay (Destination): 1.354ns (routing 0.344ns, distribution 1.010ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1800, routed)        1.039     1.232    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/rx_mii_clk
    SLICE_X14Y295        FDSE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/dataout_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y295        FDSE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     1.290 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/dataout_reg[24]/Q
                         net (fo=2, routed)           0.388     1.678    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_mii_d_0[24]
    SLICE_X14Y293        LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.078     1.756 r  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/xgmii_rxd_aligned0[56]_i_1/O
                         net (fo=1, routed)           0.009     1.765    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/xgmii_rxd_aligned[56]
    SLICE_X14Y293        FDRE                                         r  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/xgmii_rxd_aligned0_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2261, routed)        1.354     1.569    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/CLK
    SLICE_X14Y293        FDRE                                         r  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/xgmii_rxd_aligned0_reg[56]/C
                         clock pessimism              0.000     1.569    
                         clock uncertainty            0.046     1.615    
    SLICE_X14Y293        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     1.677    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/xgmii_rxd_aligned0_reg[56]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/dataout_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/xgmii_rxd_aligned0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.111ns (22.289%)  route 0.387ns (77.711%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.557ns
    Source Clock Delay      (SCD):    1.258ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.065ns (routing 0.313ns, distribution 0.752ns)
  Clock Net Delay (Destination): 1.342ns (routing 0.344ns, distribution 0.998ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1800, routed)        1.065     1.258    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/rx_mii_clk
    SLICE_X16Y303        FDSE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/dataout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y303        FDSE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     1.316 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/dataout_reg[3]/Q
                         net (fo=3, routed)           0.378     1.694    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/rx_mii_d_0[3]
    SLICE_X16Y291        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.053     1.747 r  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/xgmii_rxd_aligned0[3]_i_1/O
                         net (fo=1, routed)           0.009     1.756    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/xgmii_rxd_aligned[3]
    SLICE_X16Y291        FDRE                                         r  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/xgmii_rxd_aligned0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2261, routed)        1.342     1.557    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/CLK
    SLICE_X16Y291        FDRE                                         r  zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/xgmii_rxd_aligned0_reg[3]/C
                         clock pessimism              0.000     1.557    
                         clock uncertainty            0.046     1.603    
    SLICE_X16Y291        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     1.665    zcu111_tengbe_tx_rx_gbe1/ten_gig_eth_mac_inst/xgmii_rxd_aligned0_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.091    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        6.916ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.210ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.916ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_tengbe_tx_rx_gbe1_rxs_ss_status/sBus_reg[13]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.671ns  (logic 0.107ns (4.006%)  route 2.564ns (95.994%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.429ns = ( 11.429 - 10.000 ) 
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.560ns (routing 0.182ns, distribution 1.378ns)
  Clock Net Delay (Destination): 1.247ns (routing 0.162ns, distribution 1.085ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6182, routed)        1.560     1.786    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X57Y247        FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y247        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     1.865 f  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER_bufg_rep/Q
                         net (fo=1, routed)           1.200     3.065    zcu111_inst/proc_sys_reset_0/U0/peripheral_reset[0]_bufg_place_bufg_rep
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.093 f  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER_bufg_place/O
                         net (fo=1198, routed)        1.364     4.457    zcu111_tengbe_tx_rx_gbe1_rxs_ss_status/axil_rst[0]
    SLICE_X30Y286        FDCE                                         f  zcu111_tengbe_tx_rx_gbe1_rxs_ss_status/sBus_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6182, routed)        1.247    11.429    zcu111_tengbe_tx_rx_gbe1_rxs_ss_status/axil_clk
    SLICE_X30Y286        FDCE                                         r  zcu111_tengbe_tx_rx_gbe1_rxs_ss_status/sBus_reg[13]/C
                         clock pessimism              0.140    11.569    
                         clock uncertainty           -0.130    11.439    
    SLICE_X30Y286        FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066    11.373    zcu111_tengbe_tx_rx_gbe1_rxs_ss_status/sBus_reg[13]
  -------------------------------------------------------------------
                         required time                         11.373    
                         arrival time                          -4.457    
  -------------------------------------------------------------------
                         slack                                  6.916    

Slack (MET) :             6.916ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_tengbe_tx_rx_gbe1_rxs_ss_status/sBus_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.671ns  (logic 0.107ns (4.006%)  route 2.564ns (95.994%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.429ns = ( 11.429 - 10.000 ) 
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.560ns (routing 0.182ns, distribution 1.378ns)
  Clock Net Delay (Destination): 1.247ns (routing 0.162ns, distribution 1.085ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6182, routed)        1.560     1.786    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X57Y247        FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y247        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     1.865 f  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER_bufg_rep/Q
                         net (fo=1, routed)           1.200     3.065    zcu111_inst/proc_sys_reset_0/U0/peripheral_reset[0]_bufg_place_bufg_rep
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.093 f  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER_bufg_place/O
                         net (fo=1198, routed)        1.364     4.457    zcu111_tengbe_tx_rx_gbe1_rxs_ss_status/axil_rst[0]
    SLICE_X30Y286        FDCE                                         f  zcu111_tengbe_tx_rx_gbe1_rxs_ss_status/sBus_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6182, routed)        1.247    11.429    zcu111_tengbe_tx_rx_gbe1_rxs_ss_status/axil_clk
    SLICE_X30Y286        FDCE                                         r  zcu111_tengbe_tx_rx_gbe1_rxs_ss_status/sBus_reg[1]/C
                         clock pessimism              0.140    11.569    
                         clock uncertainty           -0.130    11.439    
    SLICE_X30Y286        FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.066    11.373    zcu111_tengbe_tx_rx_gbe1_rxs_ss_status/sBus_reg[1]
  -------------------------------------------------------------------
                         required time                         11.373    
                         arrival time                          -4.457    
  -------------------------------------------------------------------
                         slack                                  6.916    

Slack (MET) :             6.916ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_tengbe_tx_rx_gbe1_rxs_ss_status/sBus_reg[31]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.671ns  (logic 0.107ns (4.006%)  route 2.564ns (95.994%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.429ns = ( 11.429 - 10.000 ) 
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.560ns (routing 0.182ns, distribution 1.378ns)
  Clock Net Delay (Destination): 1.247ns (routing 0.162ns, distribution 1.085ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6182, routed)        1.560     1.786    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X57Y247        FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y247        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     1.865 f  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER_bufg_rep/Q
                         net (fo=1, routed)           1.200     3.065    zcu111_inst/proc_sys_reset_0/U0/peripheral_reset[0]_bufg_place_bufg_rep
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.093 f  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER_bufg_place/O
                         net (fo=1198, routed)        1.364     4.457    zcu111_tengbe_tx_rx_gbe1_rxs_ss_status/axil_rst[0]
    SLICE_X30Y286        FDCE                                         f  zcu111_tengbe_tx_rx_gbe1_rxs_ss_status/sBus_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6182, routed)        1.247    11.429    zcu111_tengbe_tx_rx_gbe1_rxs_ss_status/axil_clk
    SLICE_X30Y286        FDCE                                         r  zcu111_tengbe_tx_rx_gbe1_rxs_ss_status/sBus_reg[31]/C
                         clock pessimism              0.140    11.569    
                         clock uncertainty           -0.130    11.439    
    SLICE_X30Y286        FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.066    11.373    zcu111_tengbe_tx_rx_gbe1_rxs_ss_status/sBus_reg[31]
  -------------------------------------------------------------------
                         required time                         11.373    
                         arrival time                          -4.457    
  -------------------------------------------------------------------
                         slack                                  6.916    

Slack (MET) :             6.916ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_tengbe_tx_rx_gbe1_rxs_ss_status/sBus_reg[8]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.671ns  (logic 0.107ns (4.006%)  route 2.564ns (95.994%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.429ns = ( 11.429 - 10.000 ) 
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.560ns (routing 0.182ns, distribution 1.378ns)
  Clock Net Delay (Destination): 1.247ns (routing 0.162ns, distribution 1.085ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6182, routed)        1.560     1.786    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X57Y247        FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y247        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     1.865 f  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER_bufg_rep/Q
                         net (fo=1, routed)           1.200     3.065    zcu111_inst/proc_sys_reset_0/U0/peripheral_reset[0]_bufg_place_bufg_rep
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.093 f  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER_bufg_place/O
                         net (fo=1198, routed)        1.364     4.457    zcu111_tengbe_tx_rx_gbe1_rxs_ss_status/axil_rst[0]
    SLICE_X30Y286        FDCE                                         f  zcu111_tengbe_tx_rx_gbe1_rxs_ss_status/sBus_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6182, routed)        1.247    11.429    zcu111_tengbe_tx_rx_gbe1_rxs_ss_status/axil_clk
    SLICE_X30Y286        FDCE                                         r  zcu111_tengbe_tx_rx_gbe1_rxs_ss_status/sBus_reg[8]/C
                         clock pessimism              0.140    11.569    
                         clock uncertainty           -0.130    11.439    
    SLICE_X30Y286        FDCE (Recov_BFF2_SLICEM_C_CLR)
                                                     -0.066    11.373    zcu111_tengbe_tx_rx_gbe1_rxs_ss_status/sBus_reg[8]
  -------------------------------------------------------------------
                         required time                         11.373    
                         arrival time                          -4.457    
  -------------------------------------------------------------------
                         slack                                  6.916    

Slack (MET) :             6.916ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_tengbe_tx_rx_gbe1_rxs_ss_status/sBus_reg[14]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.670ns  (logic 0.107ns (4.007%)  route 2.563ns (95.993%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.428ns = ( 11.428 - 10.000 ) 
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.560ns (routing 0.182ns, distribution 1.378ns)
  Clock Net Delay (Destination): 1.246ns (routing 0.162ns, distribution 1.084ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6182, routed)        1.560     1.786    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X57Y247        FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y247        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     1.865 f  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER_bufg_rep/Q
                         net (fo=1, routed)           1.200     3.065    zcu111_inst/proc_sys_reset_0/U0/peripheral_reset[0]_bufg_place_bufg_rep
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.093 f  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER_bufg_place/O
                         net (fo=1198, routed)        1.363     4.456    zcu111_tengbe_tx_rx_gbe1_rxs_ss_status/axil_rst[0]
    SLICE_X30Y285        FDCE                                         f  zcu111_tengbe_tx_rx_gbe1_rxs_ss_status/sBus_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6182, routed)        1.246    11.428    zcu111_tengbe_tx_rx_gbe1_rxs_ss_status/axil_clk
    SLICE_X30Y285        FDCE                                         r  zcu111_tengbe_tx_rx_gbe1_rxs_ss_status/sBus_reg[14]/C
                         clock pessimism              0.140    11.568    
                         clock uncertainty           -0.130    11.438    
    SLICE_X30Y285        FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066    11.372    zcu111_tengbe_tx_rx_gbe1_rxs_ss_status/sBus_reg[14]
  -------------------------------------------------------------------
                         required time                         11.372    
                         arrival time                          -4.456    
  -------------------------------------------------------------------
                         slack                                  6.916    

Slack (MET) :             6.916ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_tengbe_tx_rx_gbe1_rxs_ss_status/sBus_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.670ns  (logic 0.107ns (4.007%)  route 2.563ns (95.993%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.428ns = ( 11.428 - 10.000 ) 
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.560ns (routing 0.182ns, distribution 1.378ns)
  Clock Net Delay (Destination): 1.246ns (routing 0.162ns, distribution 1.084ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6182, routed)        1.560     1.786    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X57Y247        FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y247        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     1.865 f  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER_bufg_rep/Q
                         net (fo=1, routed)           1.200     3.065    zcu111_inst/proc_sys_reset_0/U0/peripheral_reset[0]_bufg_place_bufg_rep
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.093 f  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER_bufg_place/O
                         net (fo=1198, routed)        1.363     4.456    zcu111_tengbe_tx_rx_gbe1_rxs_ss_status/axil_rst[0]
    SLICE_X30Y285        FDCE                                         f  zcu111_tengbe_tx_rx_gbe1_rxs_ss_status/sBus_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6182, routed)        1.246    11.428    zcu111_tengbe_tx_rx_gbe1_rxs_ss_status/axil_clk
    SLICE_X30Y285        FDCE                                         r  zcu111_tengbe_tx_rx_gbe1_rxs_ss_status/sBus_reg[2]/C
                         clock pessimism              0.140    11.568    
                         clock uncertainty           -0.130    11.438    
    SLICE_X30Y285        FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.066    11.372    zcu111_tengbe_tx_rx_gbe1_rxs_ss_status/sBus_reg[2]
  -------------------------------------------------------------------
                         required time                         11.372    
                         arrival time                          -4.456    
  -------------------------------------------------------------------
                         slack                                  6.916    

Slack (MET) :             6.916ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_tengbe_tx_rx_gbe1_rxs_ss_status/sBus_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.670ns  (logic 0.107ns (4.007%)  route 2.563ns (95.993%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.428ns = ( 11.428 - 10.000 ) 
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.560ns (routing 0.182ns, distribution 1.378ns)
  Clock Net Delay (Destination): 1.246ns (routing 0.162ns, distribution 1.084ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6182, routed)        1.560     1.786    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X57Y247        FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y247        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     1.865 f  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER_bufg_rep/Q
                         net (fo=1, routed)           1.200     3.065    zcu111_inst/proc_sys_reset_0/U0/peripheral_reset[0]_bufg_place_bufg_rep
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.093 f  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER_bufg_place/O
                         net (fo=1198, routed)        1.363     4.456    zcu111_tengbe_tx_rx_gbe1_rxs_ss_status/axil_rst[0]
    SLICE_X30Y285        FDCE                                         f  zcu111_tengbe_tx_rx_gbe1_rxs_ss_status/sBus_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6182, routed)        1.246    11.428    zcu111_tengbe_tx_rx_gbe1_rxs_ss_status/axil_clk
    SLICE_X30Y285        FDCE                                         r  zcu111_tengbe_tx_rx_gbe1_rxs_ss_status/sBus_reg[4]/C
                         clock pessimism              0.140    11.568    
                         clock uncertainty           -0.130    11.438    
    SLICE_X30Y285        FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.066    11.372    zcu111_tengbe_tx_rx_gbe1_rxs_ss_status/sBus_reg[4]
  -------------------------------------------------------------------
                         required time                         11.372    
                         arrival time                          -4.456    
  -------------------------------------------------------------------
                         slack                                  6.916    

Slack (MET) :             6.916ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_tengbe_tx_rx_gbe1_rxs_ss_status/sBus_reg[7]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.670ns  (logic 0.107ns (4.007%)  route 2.563ns (95.993%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.428ns = ( 11.428 - 10.000 ) 
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.560ns (routing 0.182ns, distribution 1.378ns)
  Clock Net Delay (Destination): 1.246ns (routing 0.162ns, distribution 1.084ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6182, routed)        1.560     1.786    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X57Y247        FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y247        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     1.865 f  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER_bufg_rep/Q
                         net (fo=1, routed)           1.200     3.065    zcu111_inst/proc_sys_reset_0/U0/peripheral_reset[0]_bufg_place_bufg_rep
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.093 f  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER_bufg_place/O
                         net (fo=1198, routed)        1.363     4.456    zcu111_tengbe_tx_rx_gbe1_rxs_ss_status/axil_rst[0]
    SLICE_X30Y285        FDCE                                         f  zcu111_tengbe_tx_rx_gbe1_rxs_ss_status/sBus_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6182, routed)        1.246    11.428    zcu111_tengbe_tx_rx_gbe1_rxs_ss_status/axil_clk
    SLICE_X30Y285        FDCE                                         r  zcu111_tengbe_tx_rx_gbe1_rxs_ss_status/sBus_reg[7]/C
                         clock pessimism              0.140    11.568    
                         clock uncertainty           -0.130    11.438    
    SLICE_X30Y285        FDCE (Recov_BFF2_SLICEM_C_CLR)
                                                     -0.066    11.372    zcu111_tengbe_tx_rx_gbe1_rxs_ss_status/sBus_reg[7]
  -------------------------------------------------------------------
                         required time                         11.372    
                         arrival time                          -4.456    
  -------------------------------------------------------------------
                         slack                                  6.916    

Slack (MET) :             6.918ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_tengbe_tx_rx_gbe1_rxs_ss_status/sBus_reg[11]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.671ns  (logic 0.107ns (4.006%)  route 2.564ns (95.994%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns = ( 11.431 - 10.000 ) 
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.560ns (routing 0.182ns, distribution 1.378ns)
  Clock Net Delay (Destination): 1.249ns (routing 0.162ns, distribution 1.087ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6182, routed)        1.560     1.786    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X57Y247        FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y247        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     1.865 f  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER_bufg_rep/Q
                         net (fo=1, routed)           1.200     3.065    zcu111_inst/proc_sys_reset_0/U0/peripheral_reset[0]_bufg_place_bufg_rep
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.093 f  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER_bufg_place/O
                         net (fo=1198, routed)        1.364     4.457    zcu111_tengbe_tx_rx_gbe1_rxs_ss_status/axil_rst[0]
    SLICE_X30Y291        FDCE                                         f  zcu111_tengbe_tx_rx_gbe1_rxs_ss_status/sBus_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6182, routed)        1.249    11.431    zcu111_tengbe_tx_rx_gbe1_rxs_ss_status/axil_clk
    SLICE_X30Y291        FDCE                                         r  zcu111_tengbe_tx_rx_gbe1_rxs_ss_status/sBus_reg[11]/C
                         clock pessimism              0.140    11.571    
                         clock uncertainty           -0.130    11.441    
    SLICE_X30Y291        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    11.375    zcu111_tengbe_tx_rx_gbe1_rxs_ss_status/sBus_reg[11]
  -------------------------------------------------------------------
                         required time                         11.375    
                         arrival time                          -4.457    
  -------------------------------------------------------------------
                         slack                                  6.918    

Slack (MET) :             6.927ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_tengbe_tx_rx_gbe1_rx_frame_cnt/sBus_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.658ns  (logic 0.107ns (4.026%)  route 2.551ns (95.974%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.427ns = ( 11.427 - 10.000 ) 
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.560ns (routing 0.182ns, distribution 1.378ns)
  Clock Net Delay (Destination): 1.245ns (routing 0.162ns, distribution 1.083ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6182, routed)        1.560     1.786    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X57Y247        FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y247        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     1.865 f  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER_bufg_rep/Q
                         net (fo=1, routed)           1.200     3.065    zcu111_inst/proc_sys_reset_0/U0/peripheral_reset[0]_bufg_place_bufg_rep
    BUFGCE_X0Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.093 f  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER_bufg_place/O
                         net (fo=1198, routed)        1.351     4.444    zcu111_tengbe_tx_rx_gbe1_rx_frame_cnt/axil_rst[0]
    SLICE_X31Y277        FDCE                                         f  zcu111_tengbe_tx_rx_gbe1_rx_frame_cnt/sBus_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6182, routed)        1.245    11.427    zcu111_tengbe_tx_rx_gbe1_rx_frame_cnt/axil_clk
    SLICE_X31Y277        FDCE                                         r  zcu111_tengbe_tx_rx_gbe1_rx_frame_cnt/sBus_reg[0]/C
                         clock pessimism              0.140    11.567    
                         clock uncertainty           -0.130    11.437    
    SLICE_X31Y277        FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066    11.371    zcu111_tengbe_tx_rx_gbe1_rx_frame_cnt/sBus_reg[0]
  -------------------------------------------------------------------
                         required time                         11.371    
                         arrival time                          -4.444    
  -------------------------------------------------------------------
                         slack                                  6.927    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.079ns (33.193%)  route 0.159ns (66.807%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.028ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Net Delay (Source):      0.775ns (routing 0.100ns, distribution 0.675ns)
  Clock Net Delay (Destination): 0.881ns (routing 0.114ns, distribution 0.767ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6182, routed)        0.775     0.895    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y18         FDRE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.933 f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.053     0.986    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X31Y18         LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.041     1.027 f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.106     1.133    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X30Y18         FDPE                                         f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6182, routed)        0.881     1.028    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X30Y18         FDPE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.085     0.943    
    SLICE_X30Y18         FDPE (Remov_BFF2_SLICEM_C_PRE)
                                                     -0.020     0.923    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.133    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.079ns (33.193%)  route 0.159ns (66.807%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.028ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Net Delay (Source):      0.775ns (routing 0.100ns, distribution 0.675ns)
  Clock Net Delay (Destination): 0.881ns (routing 0.114ns, distribution 0.767ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6182, routed)        0.775     0.895    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y18         FDRE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.933 f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.053     0.986    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X31Y18         LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.041     1.027 f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.106     1.133    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X30Y18         FDCE                                         f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6182, routed)        0.881     1.028    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X30Y18         FDCE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.085     0.943    
    SLICE_X30Y18         FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.020     0.923    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.133    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.079ns (33.193%)  route 0.159ns (66.807%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.028ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Net Delay (Source):      0.775ns (routing 0.100ns, distribution 0.675ns)
  Clock Net Delay (Destination): 0.881ns (routing 0.114ns, distribution 0.767ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6182, routed)        0.775     0.895    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y18         FDRE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.933 f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.053     0.986    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X31Y18         LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.041     1.027 f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.106     1.133    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X30Y18         FDCE                                         f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6182, routed)        0.881     1.028    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X30Y18         FDCE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.085     0.943    
    SLICE_X30Y18         FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.020     0.923    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.133    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.079ns (33.193%)  route 0.159ns (66.807%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.028ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Net Delay (Source):      0.775ns (routing 0.100ns, distribution 0.675ns)
  Clock Net Delay (Destination): 0.881ns (routing 0.114ns, distribution 0.767ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6182, routed)        0.775     0.895    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y18         FDRE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.933 f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.053     0.986    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X31Y18         LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.041     1.027 f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.106     1.133    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X30Y18         FDCE                                         f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6182, routed)        0.881     1.028    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X30Y18         FDCE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.085     0.943    
    SLICE_X30Y18         FDCE (Remov_CFF_SLICEM_C_CLR)
                                                     -0.020     0.923    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.133    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.079ns (33.193%)  route 0.159ns (66.807%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.028ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Net Delay (Source):      0.775ns (routing 0.100ns, distribution 0.675ns)
  Clock Net Delay (Destination): 0.881ns (routing 0.114ns, distribution 0.767ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6182, routed)        0.775     0.895    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y18         FDRE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.933 f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.053     0.986    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X31Y18         LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.041     1.027 f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.106     1.133    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X30Y18         FDCE                                         f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6182, routed)        0.881     1.028    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X30Y18         FDCE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism             -0.085     0.943    
    SLICE_X30Y18         FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                     -0.020     0.923    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.133    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.079ns (33.333%)  route 0.158ns (66.667%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.027ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Net Delay (Source):      0.775ns (routing 0.100ns, distribution 0.675ns)
  Clock Net Delay (Destination): 0.880ns (routing 0.114ns, distribution 0.766ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6182, routed)        0.775     0.895    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y18         FDRE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.933 f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.053     0.986    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X31Y18         LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.041     1.027 f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.105     1.132    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X30Y18         FDCE                                         f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6182, routed)        0.880     1.027    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X30Y18         FDCE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.085     0.942    
    SLICE_X30Y18         FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                     -0.020     0.922    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.079ns (33.333%)  route 0.158ns (66.667%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.027ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Net Delay (Source):      0.775ns (routing 0.100ns, distribution 0.675ns)
  Clock Net Delay (Destination): 0.880ns (routing 0.114ns, distribution 0.766ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6182, routed)        0.775     0.895    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y18         FDRE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.933 f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.053     0.986    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X31Y18         LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.041     1.027 f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.105     1.132    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X30Y18         FDCE                                         f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6182, routed)        0.880     1.027    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X30Y18         FDCE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.085     0.942    
    SLICE_X30Y18         FDCE (Remov_GFF2_SLICEM_C_CLR)
                                                     -0.020     0.922    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.079ns (33.333%)  route 0.158ns (66.667%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.027ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Net Delay (Source):      0.775ns (routing 0.100ns, distribution 0.675ns)
  Clock Net Delay (Destination): 0.880ns (routing 0.114ns, distribution 0.766ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6182, routed)        0.775     0.895    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y18         FDRE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.933 f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.053     0.986    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X31Y18         LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.041     1.027 f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.105     1.132    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X30Y18         FDCE                                         f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6182, routed)        0.880     1.027    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X30Y18         FDCE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism             -0.085     0.942    
    SLICE_X30Y18         FDCE (Remov_FFF2_SLICEM_C_CLR)
                                                     -0.020     0.922    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.079ns (33.333%)  route 0.158ns (66.667%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.027ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Net Delay (Source):      0.775ns (routing 0.100ns, distribution 0.675ns)
  Clock Net Delay (Destination): 0.880ns (routing 0.114ns, distribution 0.766ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6182, routed)        0.775     0.895    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y18         FDRE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.933 f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.053     0.986    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X31Y18         LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.041     1.027 f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.105     1.132    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X30Y18         FDCE                                         f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6182, routed)        0.880     1.027    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X30Y18         FDCE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.085     0.942    
    SLICE_X30Y18         FDCE (Remov_HFF_SLICEM_C_CLR)
                                                     -0.020     0.922    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.053ns (25.980%)  route 0.151ns (74.020%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.025ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Net Delay (Source):      0.771ns (routing 0.100ns, distribution 0.671ns)
  Clock Net Delay (Destination): 0.878ns (routing 0.114ns, distribution 0.764ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6182, routed)        0.771     0.891    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y42         FDRE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     0.930 f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.077     1.007    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X31Y42         LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.014     1.021 f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.074     1.095    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X31Y42         FDPE                                         f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=6182, routed)        0.878     1.025    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X31Y42         FDPE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.120     0.905    
    SLICE_X31Y42         FDPE (Remov_AFF_SLICEM_C_PRE)
                                                     -0.020     0.885    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.885    
                         arrival time                           1.095    
  -------------------------------------------------------------------
                         slack                                  0.210    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rxoutclk_out[0]
  To Clock:  rxoutclk_out[0]

Setup :            0  Failing Endpoints,  Worst Slack        4.936ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.936ns  (required time - arrival time)
  Source:                 tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
                            (recovery check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.238ns  (logic 0.080ns (6.462%)  route 1.158ns (93.538%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.626ns = ( 8.026 - 6.400 ) 
    Source Clock Delay      (SCD):    1.868ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.652ns (routing 0.704ns, distribution 0.948ns)
  Clock Net Delay (Destination): 1.433ns (routing 0.637ns, distribution 0.796ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1800, routed)        1.652     1.868    tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/rx_clk_out_0
    SLICE_X9Y247         FDRE                                         r  tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y247         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     1.948 f  tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/Q
                         net (fo=143, routed)         1.158     3.106    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/rx_serdes_reset
    SLICE_X10Y254        FDPE                                         f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1800, routed)        1.433     8.026    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/rx_serdes_clk
    SLICE_X10Y254        FDPE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/C
                         clock pessimism              0.129     8.155    
                         clock uncertainty           -0.046     8.108    
    SLICE_X10Y254        FDPE (Recov_AFF2_SLICEL_C_PRE)
                                                     -0.066     8.042    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                          8.042    
                         arrival time                          -3.106    
  -------------------------------------------------------------------
                         slack                                  4.936    

Slack (MET) :             4.936ns  (required time - arrival time)
  Source:                 tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/PRE
                            (recovery check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.238ns  (logic 0.080ns (6.462%)  route 1.158ns (93.538%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.626ns = ( 8.026 - 6.400 ) 
    Source Clock Delay      (SCD):    1.868ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.652ns (routing 0.704ns, distribution 0.948ns)
  Clock Net Delay (Destination): 1.433ns (routing 0.637ns, distribution 0.796ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1800, routed)        1.652     1.868    tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/rx_clk_out_0
    SLICE_X9Y247         FDRE                                         r  tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y247         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     1.948 f  tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/Q
                         net (fo=143, routed)         1.158     3.106    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/rx_serdes_reset
    SLICE_X10Y254        FDPE                                         f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1800, routed)        1.433     8.026    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/rx_serdes_clk
    SLICE_X10Y254        FDPE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/C
                         clock pessimism              0.129     8.155    
                         clock uncertainty           -0.046     8.108    
    SLICE_X10Y254        FDPE (Recov_BFF2_SLICEL_C_PRE)
                                                     -0.066     8.042    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                          8.042    
                         arrival time                          -3.106    
  -------------------------------------------------------------------
                         slack                                  4.936    

Slack (MET) :             4.936ns  (required time - arrival time)
  Source:                 tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]/PRE
                            (recovery check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.238ns  (logic 0.080ns (6.462%)  route 1.158ns (93.538%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.626ns = ( 8.026 - 6.400 ) 
    Source Clock Delay      (SCD):    1.868ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.652ns (routing 0.704ns, distribution 0.948ns)
  Clock Net Delay (Destination): 1.433ns (routing 0.637ns, distribution 0.796ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1800, routed)        1.652     1.868    tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/rx_clk_out_0
    SLICE_X9Y247         FDRE                                         r  tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y247         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     1.948 f  tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/Q
                         net (fo=143, routed)         1.158     3.106    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/rx_serdes_reset
    SLICE_X10Y254        FDPE                                         f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1800, routed)        1.433     8.026    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/rx_serdes_clk
    SLICE_X10Y254        FDPE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]/C
                         clock pessimism              0.129     8.155    
                         clock uncertainty           -0.046     8.108    
    SLICE_X10Y254        FDPE (Recov_CFF2_SLICEL_C_PRE)
                                                     -0.066     8.042    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                          8.042    
                         arrival time                          -3.106    
  -------------------------------------------------------------------
                         slack                                  4.936    

Slack (MET) :             5.939ns  (required time - arrival time)
  Source:                 tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
                            (recovery check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.079ns (25.649%)  route 0.229ns (74.351%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.652ns = ( 8.052 - 6.400 ) 
    Source Clock Delay      (SCD):    1.877ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.661ns (routing 0.704ns, distribution 0.957ns)
  Clock Net Delay (Destination): 1.459ns (routing 0.637ns, distribution 0.822ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1800, routed)        1.661     1.877    tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/rx_clk_out_0
    SLICE_X8Y248         FDRE                                         r  tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y248         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     1.956 f  tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=3, routed)           0.229     2.185    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/rx_mii_reset
    SLICE_X8Y247         FDPE                                         f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1800, routed)        1.459     8.052    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/rx_mii_clk
    SLICE_X8Y247         FDPE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[0]/C
                         clock pessimism              0.184     8.236    
                         clock uncertainty           -0.046     8.190    
    SLICE_X8Y247         FDPE (Recov_AFF2_SLICEM_C_PRE)
                                                     -0.066     8.124    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                          8.124    
                         arrival time                          -2.185    
  -------------------------------------------------------------------
                         slack                                  5.939    

Slack (MET) :             5.939ns  (required time - arrival time)
  Source:                 tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[1]/PRE
                            (recovery check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.079ns (25.649%)  route 0.229ns (74.351%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.652ns = ( 8.052 - 6.400 ) 
    Source Clock Delay      (SCD):    1.877ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.661ns (routing 0.704ns, distribution 0.957ns)
  Clock Net Delay (Destination): 1.459ns (routing 0.637ns, distribution 0.822ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1800, routed)        1.661     1.877    tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/rx_clk_out_0
    SLICE_X8Y248         FDRE                                         r  tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y248         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     1.956 f  tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=3, routed)           0.229     2.185    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/rx_mii_reset
    SLICE_X8Y247         FDPE                                         f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1800, routed)        1.459     8.052    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/rx_mii_clk
    SLICE_X8Y247         FDPE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[1]/C
                         clock pessimism              0.184     8.236    
                         clock uncertainty           -0.046     8.190    
    SLICE_X8Y247         FDPE (Recov_BFF2_SLICEM_C_PRE)
                                                     -0.066     8.124    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                          8.124    
                         arrival time                          -2.185    
  -------------------------------------------------------------------
                         slack                                  5.939    

Slack (MET) :             5.939ns  (required time - arrival time)
  Source:                 tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[2]/PRE
                            (recovery check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.079ns (25.649%)  route 0.229ns (74.351%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.652ns = ( 8.052 - 6.400 ) 
    Source Clock Delay      (SCD):    1.877ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.661ns (routing 0.704ns, distribution 0.957ns)
  Clock Net Delay (Destination): 1.459ns (routing 0.637ns, distribution 0.822ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1800, routed)        1.661     1.877    tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/rx_clk_out_0
    SLICE_X8Y248         FDRE                                         r  tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y248         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     1.956 f  tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=3, routed)           0.229     2.185    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/rx_mii_reset
    SLICE_X8Y247         FDPE                                         f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1800, routed)        1.459     8.052    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/rx_mii_clk
    SLICE_X8Y247         FDPE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[2]/C
                         clock pessimism              0.184     8.236    
                         clock uncertainty           -0.046     8.190    
    SLICE_X8Y247         FDPE (Recov_CFF2_SLICEM_C_PRE)
                                                     -0.066     8.124    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                          8.124    
                         arrival time                          -2.185    
  -------------------------------------------------------------------
                         slack                                  5.939    

Slack (MET) :             6.004ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__10/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[0]/PRE
                            (recovery check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.076ns (29.119%)  route 0.185ns (70.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.574ns = ( 7.974 - 6.400 ) 
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.569ns (routing 0.704ns, distribution 0.865ns)
  Clock Net Delay (Destination): 1.381ns (routing 0.637ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1800, routed)        1.569     1.785    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/rx_serdes_clk
    SLICE_X21Y234        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y234        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.861 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__10/Q
                         net (fo=1, routed)           0.185     2.046    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[2]_0[0]
    SLICE_X21Y234        FDPE                                         f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1800, routed)        1.381     7.974    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/rx_mii_clk
    SLICE_X21Y234        FDPE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[0]/C
                         clock pessimism              0.189     8.163    
                         clock uncertainty           -0.046     8.116    
    SLICE_X21Y234        FDPE (Recov_AFF2_SLICEM_C_PRE)
                                                     -0.066     8.050    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                          8.050    
                         arrival time                          -2.046    
  -------------------------------------------------------------------
                         slack                                  6.004    

Slack (MET) :             6.004ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__11/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[1]/PRE
                            (recovery check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.076ns (29.119%)  route 0.185ns (70.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.574ns = ( 7.974 - 6.400 ) 
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.569ns (routing 0.704ns, distribution 0.865ns)
  Clock Net Delay (Destination): 1.381ns (routing 0.637ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1800, routed)        1.569     1.785    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/rx_serdes_clk
    SLICE_X21Y235        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y235        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.861 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__11/Q
                         net (fo=1, routed)           0.185     2.046    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[2]_0[1]
    SLICE_X21Y235        FDPE                                         f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1800, routed)        1.381     7.974    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/rx_mii_clk
    SLICE_X21Y235        FDPE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[1]/C
                         clock pessimism              0.189     8.163    
                         clock uncertainty           -0.046     8.116    
    SLICE_X21Y235        FDPE (Recov_AFF2_SLICEM_C_PRE)
                                                     -0.066     8.050    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                          8.050    
                         arrival time                          -2.046    
  -------------------------------------------------------------------
                         slack                                  6.004    

Slack (MET) :             6.004ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__12/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[2]/PRE
                            (recovery check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.076ns (29.119%)  route 0.185ns (70.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.574ns = ( 7.974 - 6.400 ) 
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.570ns (routing 0.704ns, distribution 0.866ns)
  Clock Net Delay (Destination): 1.381ns (routing 0.637ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1800, routed)        1.570     1.786    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/rx_serdes_clk
    SLICE_X21Y236        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y236        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.862 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__12/Q
                         net (fo=1, routed)           0.185     2.047    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[2]_0[2]
    SLICE_X21Y236        FDPE                                         f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1800, routed)        1.381     7.974    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/rx_mii_clk
    SLICE_X21Y236        FDPE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[2]/C
                         clock pessimism              0.190     8.164    
                         clock uncertainty           -0.046     8.117    
    SLICE_X21Y236        FDPE (Recov_AFF2_SLICEM_C_PRE)
                                                     -0.066     8.051    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                          8.051    
                         arrival time                          -2.047    
  -------------------------------------------------------------------
                         slack                                  6.004    

Slack (MET) :             6.004ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__148/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[0]/PRE
                            (recovery check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.076ns (29.119%)  route 0.185ns (70.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 7.978 - 6.400 ) 
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.574ns (routing 0.704ns, distribution 0.870ns)
  Clock Net Delay (Destination): 1.385ns (routing 0.637ns, distribution 0.748ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1800, routed)        1.574     1.790    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/rx_mii_clk
    SLICE_X23Y236        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__148/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y236        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.866 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__148/Q
                         net (fo=1, routed)           0.185     2.051    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[2]_0[0]
    SLICE_X23Y236        FDPE                                         f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1800, routed)        1.385     7.978    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/rx_serdes_clk
    SLICE_X23Y236        FDPE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[0]/C
                         clock pessimism              0.190     8.168    
                         clock uncertainty           -0.046     8.121    
    SLICE_X23Y236        FDPE (Recov_AFF2_SLICEM_C_PRE)
                                                     -0.066     8.055    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                          8.055    
                         arrival time                          -2.051    
  -------------------------------------------------------------------
                         slack                                  6.004    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__10/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[0]/PRE
                            (removal check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.038ns (32.759%)  route 0.078ns (67.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.130ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Net Delay (Source):      0.869ns (routing 0.386ns, distribution 0.483ns)
  Clock Net Delay (Destination): 0.990ns (routing 0.433ns, distribution 0.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1800, routed)        0.869     0.995    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/rx_serdes_clk
    SLICE_X21Y234        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y234        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.033 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__10/Q
                         net (fo=1, routed)           0.078     1.111    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[2]_0[0]
    SLICE_X21Y234        FDPE                                         f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1800, routed)        0.990     1.130    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/rx_mii_clk
    SLICE_X21Y234        FDPE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[0]/C
                         clock pessimism             -0.121     1.009    
    SLICE_X21Y234        FDPE (Remov_AFF2_SLICEM_C_PRE)
                                                     -0.020     0.989    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.989    
                         arrival time                           1.111    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__11/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[1]/PRE
                            (removal check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.038ns (32.759%)  route 0.078ns (67.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.130ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Net Delay (Source):      0.869ns (routing 0.386ns, distribution 0.483ns)
  Clock Net Delay (Destination): 0.990ns (routing 0.433ns, distribution 0.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1800, routed)        0.869     0.995    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/rx_serdes_clk
    SLICE_X21Y235        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y235        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.033 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__11/Q
                         net (fo=1, routed)           0.078     1.111    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[2]_0[1]
    SLICE_X21Y235        FDPE                                         f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1800, routed)        0.990     1.130    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/rx_mii_clk
    SLICE_X21Y235        FDPE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[1]/C
                         clock pessimism             -0.121     1.009    
    SLICE_X21Y235        FDPE (Remov_AFF2_SLICEM_C_PRE)
                                                     -0.020     0.989    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.989    
                         arrival time                           1.111    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__12/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[2]/PRE
                            (removal check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.038ns (32.759%)  route 0.078ns (67.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.130ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Net Delay (Source):      0.869ns (routing 0.386ns, distribution 0.483ns)
  Clock Net Delay (Destination): 0.990ns (routing 0.433ns, distribution 0.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1800, routed)        0.869     0.995    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/rx_serdes_clk
    SLICE_X21Y236        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y236        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.033 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__12/Q
                         net (fo=1, routed)           0.078     1.111    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[2]_0[2]
    SLICE_X21Y236        FDPE                                         f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1800, routed)        0.990     1.130    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/rx_mii_clk
    SLICE_X21Y236        FDPE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[2]/C
                         clock pessimism             -0.121     1.009    
    SLICE_X21Y236        FDPE (Remov_AFF2_SLICEM_C_PRE)
                                                     -0.020     0.989    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.989    
                         arrival time                           1.111    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__148/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[0]/PRE
                            (removal check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.038ns (32.759%)  route 0.078ns (67.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.133ns
    Source Clock Delay      (SCD):    0.997ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Net Delay (Source):      0.871ns (routing 0.386ns, distribution 0.485ns)
  Clock Net Delay (Destination): 0.993ns (routing 0.433ns, distribution 0.560ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1800, routed)        0.871     0.997    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/rx_mii_clk
    SLICE_X23Y236        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__148/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y236        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.035 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__148/Q
                         net (fo=1, routed)           0.078     1.113    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[2]_0[0]
    SLICE_X23Y236        FDPE                                         f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1800, routed)        0.993     1.133    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/rx_serdes_clk
    SLICE_X23Y236        FDPE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[0]/C
                         clock pessimism             -0.122     1.011    
    SLICE_X23Y236        FDPE (Remov_AFF2_SLICEM_C_PRE)
                                                     -0.020     0.991    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.991    
                         arrival time                           1.113    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__149/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[1]/PRE
                            (removal check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.038ns (32.759%)  route 0.078ns (67.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.133ns
    Source Clock Delay      (SCD):    0.997ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Net Delay (Source):      0.871ns (routing 0.386ns, distribution 0.485ns)
  Clock Net Delay (Destination): 0.993ns (routing 0.433ns, distribution 0.560ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1800, routed)        0.871     0.997    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/rx_mii_clk
    SLICE_X23Y237        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__149/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y237        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.035 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__149/Q
                         net (fo=1, routed)           0.078     1.113    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[2]_0[1]
    SLICE_X23Y237        FDPE                                         f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1800, routed)        0.993     1.133    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/rx_serdes_clk
    SLICE_X23Y237        FDPE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[1]/C
                         clock pessimism             -0.122     1.011    
    SLICE_X23Y237        FDPE (Remov_AFF2_SLICEM_C_PRE)
                                                     -0.020     0.991    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.991    
                         arrival time                           1.113    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__150/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[2]/PRE
                            (removal check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.038ns (32.759%)  route 0.078ns (67.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.133ns
    Source Clock Delay      (SCD):    0.997ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Net Delay (Source):      0.871ns (routing 0.386ns, distribution 0.485ns)
  Clock Net Delay (Destination): 0.993ns (routing 0.433ns, distribution 0.560ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1800, routed)        0.871     0.997    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/rx_mii_clk
    SLICE_X23Y238        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__150/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y238        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.035 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__150/Q
                         net (fo=1, routed)           0.078     1.113    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[2]_0[2]
    SLICE_X23Y238        FDPE                                         f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1800, routed)        0.993     1.133    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/rx_serdes_clk
    SLICE_X23Y238        FDPE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[2]/C
                         clock pessimism             -0.122     1.011    
    SLICE_X23Y238        FDPE (Remov_AFF2_SLICEM_C_PRE)
                                                     -0.020     0.991    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.991    
                         arrival time                           1.113    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
                            (removal check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.040ns (28.777%)  route 0.099ns (71.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    1.036ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Net Delay (Source):      0.910ns (routing 0.386ns, distribution 0.524ns)
  Clock Net Delay (Destination): 1.036ns (routing 0.433ns, distribution 0.603ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1800, routed)        0.910     1.036    tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/rx_clk_out_0
    SLICE_X8Y248         FDRE                                         r  tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y248         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     1.076 f  tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=3, routed)           0.099     1.175    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/rx_mii_reset
    SLICE_X8Y247         FDPE                                         f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1800, routed)        1.036     1.176    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/rx_mii_clk
    SLICE_X8Y247         FDPE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[0]/C
                         clock pessimism             -0.117     1.059    
    SLICE_X8Y247         FDPE (Remov_AFF2_SLICEM_C_PRE)
                                                     -0.020     1.039    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.039    
                         arrival time                           1.175    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[1]/PRE
                            (removal check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.040ns (28.777%)  route 0.099ns (71.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    1.036ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Net Delay (Source):      0.910ns (routing 0.386ns, distribution 0.524ns)
  Clock Net Delay (Destination): 1.036ns (routing 0.433ns, distribution 0.603ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1800, routed)        0.910     1.036    tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/rx_clk_out_0
    SLICE_X8Y248         FDRE                                         r  tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y248         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     1.076 f  tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=3, routed)           0.099     1.175    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/rx_mii_reset
    SLICE_X8Y247         FDPE                                         f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1800, routed)        1.036     1.176    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/rx_mii_clk
    SLICE_X8Y247         FDPE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[1]/C
                         clock pessimism             -0.117     1.059    
    SLICE_X8Y247         FDPE (Remov_BFF2_SLICEM_C_PRE)
                                                     -0.020     1.039    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.039    
                         arrival time                           1.175    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[2]/PRE
                            (removal check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.040ns (28.777%)  route 0.099ns (71.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    1.036ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Net Delay (Source):      0.910ns (routing 0.386ns, distribution 0.524ns)
  Clock Net Delay (Destination): 1.036ns (routing 0.433ns, distribution 0.603ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1800, routed)        0.910     1.036    tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/rx_clk_out_0
    SLICE_X8Y248         FDRE                                         r  tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y248         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     1.076 f  tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=3, routed)           0.099     1.175    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/rx_mii_reset
    SLICE_X8Y247         FDPE                                         f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1800, routed)        1.036     1.176    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/rx_mii_clk
    SLICE_X8Y247         FDPE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[2]/C
                         clock pessimism             -0.117     1.059    
    SLICE_X8Y247         FDPE (Remov_CFF2_SLICEM_C_PRE)
                                                     -0.020     1.039    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.039    
                         arrival time                           1.175    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.598ns  (arrival time - required time)
  Source:                 tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
                            (removal check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.040ns (6.515%)  route 0.574ns (93.485%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.155ns
    Source Clock Delay      (SCD):    1.032ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Net Delay (Source):      0.906ns (routing 0.386ns, distribution 0.520ns)
  Clock Net Delay (Destination): 1.015ns (routing 0.433ns, distribution 0.582ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1800, routed)        0.906     1.032    tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/rx_clk_out_0
    SLICE_X9Y247         FDRE                                         r  tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y247         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     1.072 f  tengbaser_phy_reset1/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/Q
                         net (fo=143, routed)         0.574     1.646    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/rx_serdes_reset
    SLICE_X10Y254        FDPE                                         f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1800, routed)        1.015     1.155    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/rx_serdes_clk
    SLICE_X10Y254        FDPE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/C
                         clock pessimism             -0.087     1.068    
    SLICE_X10Y254        FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                     -0.020     1.048    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.048    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  0.598    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rxoutclk_out[0]_1
  To Clock:  rxoutclk_out[0]_1

Setup :            0  Failing Endpoints,  Worst Slack        5.742ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.742ns  (required time - arrival time)
  Source:                 tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__12/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[2]/PRE
                            (recovery check against rising-edge clock rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.081ns (16.103%)  route 0.422ns (83.897%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.286ns = ( 7.686 - 6.400 ) 
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.259ns (routing 0.344ns, distribution 0.915ns)
  Clock Net Delay (Destination): 1.093ns (routing 0.313ns, distribution 0.780ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1800, routed)        1.259     1.475    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/rx_serdes_clk
    SLICE_X10Y312        FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y312        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     1.556 f  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__12/Q
                         net (fo=1, routed)           0.422     1.978    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[2]_0[2]
    SLICE_X10Y314        FDPE                                         f  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1800, routed)        1.093     7.686    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/rx_mii_clk
    SLICE_X10Y314        FDPE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[2]/C
                         clock pessimism              0.147     7.833    
                         clock uncertainty           -0.046     7.786    
    SLICE_X10Y314        FDPE (Recov_AFF2_SLICEL_C_PRE)
                                                     -0.066     7.720    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                          7.720    
                         arrival time                          -1.978    
  -------------------------------------------------------------------
                         slack                                  5.742    

Slack (MET) :             5.904ns  (required time - arrival time)
  Source:                 tengbaser_phy_reset2/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
                            (recovery check against rising-edge clock rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.081ns (23.143%)  route 0.269ns (76.857%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.258ns = ( 7.658 - 6.400 ) 
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.228ns (routing 0.344ns, distribution 0.884ns)
  Clock Net Delay (Destination): 1.065ns (routing 0.313ns, distribution 0.752ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1800, routed)        1.228     1.444    tengbaser_phy_reset2/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/rx_clk_out_0
    SLICE_X4Y286         FDRE                                         r  tengbaser_phy_reset2/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y286         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     1.525 f  tengbaser_phy_reset2/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=3, routed)           0.269     1.794    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/rx_mii_reset
    SLICE_X4Y286         FDPE                                         f  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1800, routed)        1.065     7.658    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/rx_mii_clk
    SLICE_X4Y286         FDPE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[0]/C
                         clock pessimism              0.152     7.810    
                         clock uncertainty           -0.046     7.764    
    SLICE_X4Y286         FDPE (Recov_AFF2_SLICEL_C_PRE)
                                                     -0.066     7.698    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                          7.698    
                         arrival time                          -1.794    
  -------------------------------------------------------------------
                         slack                                  5.904    

Slack (MET) :             5.904ns  (required time - arrival time)
  Source:                 tengbaser_phy_reset2/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[1]/PRE
                            (recovery check against rising-edge clock rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.081ns (23.143%)  route 0.269ns (76.857%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.258ns = ( 7.658 - 6.400 ) 
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.228ns (routing 0.344ns, distribution 0.884ns)
  Clock Net Delay (Destination): 1.065ns (routing 0.313ns, distribution 0.752ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1800, routed)        1.228     1.444    tengbaser_phy_reset2/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/rx_clk_out_0
    SLICE_X4Y286         FDRE                                         r  tengbaser_phy_reset2/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y286         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     1.525 f  tengbaser_phy_reset2/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=3, routed)           0.269     1.794    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/rx_mii_reset
    SLICE_X4Y286         FDPE                                         f  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1800, routed)        1.065     7.658    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/rx_mii_clk
    SLICE_X4Y286         FDPE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[1]/C
                         clock pessimism              0.152     7.810    
                         clock uncertainty           -0.046     7.764    
    SLICE_X4Y286         FDPE (Recov_BFF2_SLICEL_C_PRE)
                                                     -0.066     7.698    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                          7.698    
                         arrival time                          -1.794    
  -------------------------------------------------------------------
                         slack                                  5.904    

Slack (MET) :             5.904ns  (required time - arrival time)
  Source:                 tengbaser_phy_reset2/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[2]/PRE
                            (recovery check against rising-edge clock rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.081ns (23.143%)  route 0.269ns (76.857%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.258ns = ( 7.658 - 6.400 ) 
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.228ns (routing 0.344ns, distribution 0.884ns)
  Clock Net Delay (Destination): 1.065ns (routing 0.313ns, distribution 0.752ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1800, routed)        1.228     1.444    tengbaser_phy_reset2/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/rx_clk_out_0
    SLICE_X4Y286         FDRE                                         r  tengbaser_phy_reset2/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y286         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     1.525 f  tengbaser_phy_reset2/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=3, routed)           0.269     1.794    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/rx_mii_reset
    SLICE_X4Y286         FDPE                                         f  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1800, routed)        1.065     7.658    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/rx_mii_clk
    SLICE_X4Y286         FDPE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[2]/C
                         clock pessimism              0.152     7.810    
                         clock uncertainty           -0.046     7.764    
    SLICE_X4Y286         FDPE (Recov_CFF2_SLICEL_C_PRE)
                                                     -0.066     7.698    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                          7.698    
                         arrival time                          -1.794    
  -------------------------------------------------------------------
                         slack                                  5.904    

Slack (MET) :             5.910ns  (required time - arrival time)
  Source:                 tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__148/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[0]/PRE
                            (recovery check against rising-edge clock rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.079ns (22.507%)  route 0.272ns (77.493%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.302ns = ( 7.702 - 6.400 ) 
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.270ns (routing 0.344ns, distribution 0.926ns)
  Clock Net Delay (Destination): 1.109ns (routing 0.313ns, distribution 0.796ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1800, routed)        1.270     1.486    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/rx_mii_clk
    SLICE_X4Y311         FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__148/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y311         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.565 f  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__148/Q
                         net (fo=1, routed)           0.272     1.837    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[2]_0[0]
    SLICE_X4Y311         FDPE                                         f  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1800, routed)        1.109     7.702    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/rx_serdes_clk
    SLICE_X4Y311         FDPE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[0]/C
                         clock pessimism              0.158     7.860    
                         clock uncertainty           -0.046     7.813    
    SLICE_X4Y311         FDPE (Recov_AFF2_SLICEL_C_PRE)
                                                     -0.066     7.747    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                          7.747    
                         arrival time                          -1.837    
  -------------------------------------------------------------------
                         slack                                  5.910    

Slack (MET) :             5.957ns  (required time - arrival time)
  Source:                 tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__11/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[1]/PRE
                            (recovery check against rising-edge clock rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.079ns (27.336%)  route 0.210ns (72.664%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.287ns = ( 7.687 - 6.400 ) 
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.259ns (routing 0.344ns, distribution 0.915ns)
  Clock Net Delay (Destination): 1.094ns (routing 0.313ns, distribution 0.781ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1800, routed)        1.259     1.475    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/rx_serdes_clk
    SLICE_X10Y312        FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y312        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     1.554 f  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__11/Q
                         net (fo=1, routed)           0.210     1.764    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[2]_0[1]
    SLICE_X10Y313        FDPE                                         f  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1800, routed)        1.094     7.687    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/rx_mii_clk
    SLICE_X10Y313        FDPE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[1]/C
                         clock pessimism              0.147     7.834    
                         clock uncertainty           -0.046     7.787    
    SLICE_X10Y313        FDPE (Recov_AFF2_SLICEL_C_PRE)
                                                     -0.066     7.721    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                          7.721    
                         arrival time                          -1.764    
  -------------------------------------------------------------------
                         slack                                  5.957    

Slack (MET) :             5.973ns  (required time - arrival time)
  Source:                 tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__10/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[0]/PRE
                            (recovery check against rising-edge clock rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.081ns (28.125%)  route 0.207ns (71.875%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.293ns = ( 7.693 - 6.400 ) 
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.259ns (routing 0.344ns, distribution 0.915ns)
  Clock Net Delay (Destination): 1.100ns (routing 0.313ns, distribution 0.787ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1800, routed)        1.259     1.475    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/rx_serdes_clk
    SLICE_X10Y312        FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y312        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.556 f  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__10/Q
                         net (fo=1, routed)           0.207     1.763    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[2]_0[0]
    SLICE_X10Y312        FDPE                                         f  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1800, routed)        1.100     7.693    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/rx_mii_clk
    SLICE_X10Y312        FDPE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[0]/C
                         clock pessimism              0.156     7.849    
                         clock uncertainty           -0.046     7.802    
    SLICE_X10Y312        FDPE (Recov_AFF2_SLICEL_C_PRE)
                                                     -0.066     7.736    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                          7.736    
                         arrival time                          -1.763    
  -------------------------------------------------------------------
                         slack                                  5.973    

Slack (MET) :             5.977ns  (required time - arrival time)
  Source:                 tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__149/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[1]/PRE
                            (recovery check against rising-edge clock rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.079ns (27.817%)  route 0.205ns (72.183%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.302ns = ( 7.702 - 6.400 ) 
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.269ns (routing 0.344ns, distribution 0.925ns)
  Clock Net Delay (Destination): 1.109ns (routing 0.313ns, distribution 0.796ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1800, routed)        1.269     1.485    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/rx_mii_clk
    SLICE_X4Y312         FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__149/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y312         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.564 f  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__149/Q
                         net (fo=1, routed)           0.205     1.769    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[2]_0[1]
    SLICE_X4Y312         FDPE                                         f  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1800, routed)        1.109     7.702    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/rx_serdes_clk
    SLICE_X4Y312         FDPE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[1]/C
                         clock pessimism              0.157     7.859    
                         clock uncertainty           -0.046     7.812    
    SLICE_X4Y312         FDPE (Recov_AFF2_SLICEL_C_PRE)
                                                     -0.066     7.746    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                          7.746    
                         arrival time                          -1.769    
  -------------------------------------------------------------------
                         slack                                  5.977    

Slack (MET) :             5.977ns  (required time - arrival time)
  Source:                 tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__150/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[2]/PRE
                            (recovery check against rising-edge clock rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.079ns (27.817%)  route 0.205ns (72.183%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.301ns = ( 7.701 - 6.400 ) 
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.269ns (routing 0.344ns, distribution 0.925ns)
  Clock Net Delay (Destination): 1.108ns (routing 0.313ns, distribution 0.795ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1800, routed)        1.269     1.485    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/rx_mii_clk
    SLICE_X4Y313         FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__150/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y313         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.564 f  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__150/Q
                         net (fo=1, routed)           0.205     1.769    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[2]_0[2]
    SLICE_X4Y313         FDPE                                         f  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1800, routed)        1.108     7.701    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/rx_serdes_clk
    SLICE_X4Y313         FDPE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[2]/C
                         clock pessimism              0.158     7.859    
                         clock uncertainty           -0.046     7.812    
    SLICE_X4Y313         FDPE (Recov_AFF2_SLICEL_C_PRE)
                                                     -0.066     7.746    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                          7.746    
                         arrival time                          -1.769    
  -------------------------------------------------------------------
                         slack                                  5.977    

Slack (MET) :             5.990ns  (required time - arrival time)
  Source:                 tengbaser_phy_reset2/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
                            (recovery check against rising-edge clock rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.080ns (29.740%)  route 0.189ns (70.260%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.257ns = ( 7.657 - 6.400 ) 
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.222ns (routing 0.344ns, distribution 0.878ns)
  Clock Net Delay (Destination): 1.064ns (routing 0.313ns, distribution 0.751ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1800, routed)        1.222     1.438    tengbaser_phy_reset2/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/rx_clk_out_0
    SLICE_X4Y285         FDRE                                         r  tengbaser_phy_reset2/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y285         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     1.518 f  tengbaser_phy_reset2/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/Q
                         net (fo=143, routed)         0.189     1.707    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/rx_serdes_reset
    SLICE_X3Y285         FDPE                                         f  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1800, routed)        1.064     7.657    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/rx_serdes_clk
    SLICE_X3Y285         FDPE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/C
                         clock pessimism              0.152     7.809    
                         clock uncertainty           -0.046     7.763    
    SLICE_X3Y285         FDPE (Recov_AFF2_SLICEL_C_PRE)
                                                     -0.066     7.697    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                          7.697    
                         arrival time                          -1.707    
  -------------------------------------------------------------------
                         slack                                  5.990    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 tengbaser_phy_reset2/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
                            (removal check against rising-edge clock rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.120ns  (logic 0.040ns (33.333%)  route 0.080ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.901ns
    Source Clock Delay      (SCD):    0.796ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Net Delay (Source):      0.670ns (routing 0.188ns, distribution 0.482ns)
  Clock Net Delay (Destination): 0.761ns (routing 0.208ns, distribution 0.553ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1800, routed)        0.670     0.796    tengbaser_phy_reset2/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/rx_clk_out_0
    SLICE_X4Y285         FDRE                                         r  tengbaser_phy_reset2/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y285         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     0.836 f  tengbaser_phy_reset2/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/Q
                         net (fo=143, routed)         0.080     0.916    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/rx_serdes_reset
    SLICE_X3Y285         FDPE                                         f  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1800, routed)        0.761     0.901    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/rx_serdes_clk
    SLICE_X3Y285         FDPE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/C
                         clock pessimism             -0.093     0.808    
    SLICE_X3Y285         FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                     -0.020     0.788    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.788    
                         arrival time                           0.916    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 tengbaser_phy_reset2/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/PRE
                            (removal check against rising-edge clock rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.120ns  (logic 0.040ns (33.333%)  route 0.080ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.901ns
    Source Clock Delay      (SCD):    0.796ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Net Delay (Source):      0.670ns (routing 0.188ns, distribution 0.482ns)
  Clock Net Delay (Destination): 0.761ns (routing 0.208ns, distribution 0.553ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1800, routed)        0.670     0.796    tengbaser_phy_reset2/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/rx_clk_out_0
    SLICE_X4Y285         FDRE                                         r  tengbaser_phy_reset2/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y285         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     0.836 f  tengbaser_phy_reset2/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/Q
                         net (fo=143, routed)         0.080     0.916    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/rx_serdes_reset
    SLICE_X3Y285         FDPE                                         f  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1800, routed)        0.761     0.901    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/rx_serdes_clk
    SLICE_X3Y285         FDPE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/C
                         clock pessimism             -0.093     0.808    
    SLICE_X3Y285         FDPE (Remov_BFF2_SLICEL_C_PRE)
                                                     -0.020     0.788    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.788    
                         arrival time                           0.916    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 tengbaser_phy_reset2/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]/PRE
                            (removal check against rising-edge clock rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.120ns  (logic 0.040ns (33.333%)  route 0.080ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.901ns
    Source Clock Delay      (SCD):    0.796ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Net Delay (Source):      0.670ns (routing 0.188ns, distribution 0.482ns)
  Clock Net Delay (Destination): 0.761ns (routing 0.208ns, distribution 0.553ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1800, routed)        0.670     0.796    tengbaser_phy_reset2/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/rx_clk_out_0
    SLICE_X4Y285         FDRE                                         r  tengbaser_phy_reset2/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y285         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     0.836 f  tengbaser_phy_reset2/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/Q
                         net (fo=143, routed)         0.080     0.916    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/rx_serdes_reset
    SLICE_X3Y285         FDPE                                         f  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1800, routed)        0.761     0.901    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/rx_serdes_clk
    SLICE_X3Y285         FDPE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]/C
                         clock pessimism             -0.093     0.808    
    SLICE_X3Y285         FDPE (Remov_CFF2_SLICEL_C_PRE)
                                                     -0.020     0.788    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.788    
                         arrival time                           0.916    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__11/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[1]/PRE
                            (removal check against rising-edge clock rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.039ns (30.233%)  route 0.090ns (69.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.820ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Net Delay (Source):      0.694ns (routing 0.188ns, distribution 0.506ns)
  Clock Net Delay (Destination): 0.779ns (routing 0.208ns, distribution 0.571ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1800, routed)        0.694     0.820    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/rx_serdes_clk
    SLICE_X10Y312        FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y312        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     0.859 f  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__11/Q
                         net (fo=1, routed)           0.090     0.949    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[2]_0[1]
    SLICE_X10Y313        FDPE                                         f  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1800, routed)        0.779     0.919    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/rx_mii_clk
    SLICE_X10Y313        FDPE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[1]/C
                         clock pessimism             -0.089     0.830    
    SLICE_X10Y313        FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                     -0.020     0.810    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.810    
                         arrival time                           0.949    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__10/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[0]/PRE
                            (removal check against rising-edge clock rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.040ns (31.496%)  route 0.087ns (68.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.820ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Net Delay (Source):      0.694ns (routing 0.188ns, distribution 0.506ns)
  Clock Net Delay (Destination): 0.784ns (routing 0.208ns, distribution 0.576ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1800, routed)        0.694     0.820    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/rx_serdes_clk
    SLICE_X10Y312        FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y312        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     0.860 f  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__10/Q
                         net (fo=1, routed)           0.087     0.947    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[2]_0[0]
    SLICE_X10Y312        FDPE                                         f  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1800, routed)        0.784     0.924    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/rx_mii_clk
    SLICE_X10Y312        FDPE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[0]/C
                         clock pessimism             -0.096     0.828    
    SLICE_X10Y312        FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                     -0.020     0.808    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.808    
                         arrival time                           0.947    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__149/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[1]/PRE
                            (removal check against rising-edge clock rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.039ns (30.709%)  route 0.088ns (69.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.929ns
    Source Clock Delay      (SCD):    0.825ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Net Delay (Source):      0.699ns (routing 0.188ns, distribution 0.511ns)
  Clock Net Delay (Destination): 0.789ns (routing 0.208ns, distribution 0.581ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1800, routed)        0.699     0.825    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/rx_mii_clk
    SLICE_X4Y312         FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__149/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y312         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.864 f  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__149/Q
                         net (fo=1, routed)           0.088     0.952    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[2]_0[1]
    SLICE_X4Y312         FDPE                                         f  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1800, routed)        0.789     0.929    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/rx_serdes_clk
    SLICE_X4Y312         FDPE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[1]/C
                         clock pessimism             -0.096     0.833    
    SLICE_X4Y312         FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                     -0.020     0.813    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.813    
                         arrival time                           0.952    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__150/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[2]/PRE
                            (removal check against rising-edge clock rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.039ns (30.709%)  route 0.088ns (69.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.928ns
    Source Clock Delay      (SCD):    0.825ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Net Delay (Source):      0.699ns (routing 0.188ns, distribution 0.511ns)
  Clock Net Delay (Destination): 0.788ns (routing 0.208ns, distribution 0.580ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1800, routed)        0.699     0.825    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/rx_mii_clk
    SLICE_X4Y313         FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__150/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y313         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.864 f  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__150/Q
                         net (fo=1, routed)           0.088     0.952    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[2]_0[2]
    SLICE_X4Y313         FDPE                                         f  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1800, routed)        0.788     0.928    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/rx_serdes_clk
    SLICE_X4Y313         FDPE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[2]/C
                         clock pessimism             -0.095     0.833    
    SLICE_X4Y313         FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                     -0.020     0.813    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.813    
                         arrival time                           0.952    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__148/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[0]/PRE
                            (removal check against rising-edge clock rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.039ns (24.528%)  route 0.120ns (75.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.929ns
    Source Clock Delay      (SCD):    0.826ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Net Delay (Source):      0.700ns (routing 0.188ns, distribution 0.512ns)
  Clock Net Delay (Destination): 0.789ns (routing 0.208ns, distribution 0.581ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1800, routed)        0.700     0.826    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/rx_mii_clk
    SLICE_X4Y311         FDRE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__148/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y311         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.865 f  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__148/Q
                         net (fo=1, routed)           0.120     0.985    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[2]_0[0]
    SLICE_X4Y311         FDPE                                         f  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1800, routed)        0.789     0.929    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/rx_serdes_clk
    SLICE_X4Y311         FDPE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[0]/C
                         clock pessimism             -0.095     0.834    
    SLICE_X4Y311         FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                     -0.020     0.814    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.814    
                         arrival time                           0.985    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 tengbaser_phy_reset2/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
                            (removal check against rising-edge clock rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.040ns (24.691%)  route 0.122ns (75.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns
    Source Clock Delay      (SCD):    0.800ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Net Delay (Source):      0.674ns (routing 0.188ns, distribution 0.486ns)
  Clock Net Delay (Destination): 0.762ns (routing 0.208ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1800, routed)        0.674     0.800    tengbaser_phy_reset2/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/rx_clk_out_0
    SLICE_X4Y286         FDRE                                         r  tengbaser_phy_reset2/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y286         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     0.840 f  tengbaser_phy_reset2/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=3, routed)           0.122     0.962    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/rx_mii_reset
    SLICE_X4Y286         FDPE                                         f  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1800, routed)        0.762     0.902    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/rx_mii_clk
    SLICE_X4Y286         FDPE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[0]/C
                         clock pessimism             -0.093     0.809    
    SLICE_X4Y286         FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                     -0.020     0.789    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.789    
                         arrival time                           0.962    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 tengbaser_phy_reset2/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[1]/PRE
                            (removal check against rising-edge clock rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.040ns (24.691%)  route 0.122ns (75.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns
    Source Clock Delay      (SCD):    0.800ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Net Delay (Source):      0.674ns (routing 0.188ns, distribution 0.486ns)
  Clock Net Delay (Destination): 0.762ns (routing 0.208ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1800, routed)        0.674     0.800    tengbaser_phy_reset2/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/rx_clk_out_0
    SLICE_X4Y286         FDRE                                         r  tengbaser_phy_reset2/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y286         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     0.840 f  tengbaser_phy_reset2/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=3, routed)           0.122     0.962    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/rx_mii_reset
    SLICE_X4Y286         FDPE                                         f  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=1800, routed)        0.762     0.902    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/rx_mii_clk
    SLICE_X4Y286         FDPE                                         r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[1]/C
                         clock pessimism             -0.093     0.809    
    SLICE_X4Y286         FDPE (Remov_BFF2_SLICEL_C_PRE)
                                                     -0.020     0.789    tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.789    
                         arrival time                           0.962    
  -------------------------------------------------------------------
                         slack                                  0.173    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  txoutclk_out[0]
  To Clock:  txoutclk_out[0]

Setup :            0  Failing Endpoints,  Worst Slack        4.942ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.942ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[19]/CLR
                            (recovery check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.229ns  (logic 0.169ns (13.751%)  route 1.060ns (86.249%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.865ns = ( 8.265 - 6.400 ) 
    Source Clock Delay      (SCD):    2.132ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.917ns (routing 0.908ns, distribution 1.009ns)
  Clock Net Delay (Destination): 1.673ns (routing 0.825ns, distribution 0.848ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2261, routed)        1.917     2.132    zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X53Y265        FDPE                                         r  zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y265        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.212 f  zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.203     2.415    zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X52Y265        LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.089     2.504 f  zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[63]_i_2/O
                         net (fo=170, routed)         0.857     3.361    zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X44Y265        FDCE                                         f  zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2261, routed)        1.673     8.265    zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X44Y265        FDCE                                         r  zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[19]/C
                         clock pessimism              0.151     8.416    
                         clock uncertainty           -0.046     8.369    
    SLICE_X44Y265        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066     8.303    zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[19]
  -------------------------------------------------------------------
                         required time                          8.303    
                         arrival time                          -3.361    
  -------------------------------------------------------------------
                         slack                                  4.942    

Slack (MET) :             4.942ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[43]/CLR
                            (recovery check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.229ns  (logic 0.169ns (13.751%)  route 1.060ns (86.249%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.865ns = ( 8.265 - 6.400 ) 
    Source Clock Delay      (SCD):    2.132ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.917ns (routing 0.908ns, distribution 1.009ns)
  Clock Net Delay (Destination): 1.673ns (routing 0.825ns, distribution 0.848ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2261, routed)        1.917     2.132    zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X53Y265        FDPE                                         r  zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y265        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.212 f  zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.203     2.415    zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X52Y265        LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.089     2.504 f  zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[63]_i_2/O
                         net (fo=170, routed)         0.857     3.361    zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X44Y265        FDCE                                         f  zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[43]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2261, routed)        1.673     8.265    zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X44Y265        FDCE                                         r  zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[43]/C
                         clock pessimism              0.151     8.416    
                         clock uncertainty           -0.046     8.369    
    SLICE_X44Y265        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.066     8.303    zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[43]
  -------------------------------------------------------------------
                         required time                          8.303    
                         arrival time                          -3.361    
  -------------------------------------------------------------------
                         slack                                  4.942    

Slack (MET) :             4.942ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[45]/CLR
                            (recovery check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.229ns  (logic 0.169ns (13.751%)  route 1.060ns (86.249%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.865ns = ( 8.265 - 6.400 ) 
    Source Clock Delay      (SCD):    2.132ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.917ns (routing 0.908ns, distribution 1.009ns)
  Clock Net Delay (Destination): 1.673ns (routing 0.825ns, distribution 0.848ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2261, routed)        1.917     2.132    zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X53Y265        FDPE                                         r  zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y265        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.212 f  zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.203     2.415    zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X52Y265        LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.089     2.504 f  zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[63]_i_2/O
                         net (fo=170, routed)         0.857     3.361    zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X44Y265        FDCE                                         f  zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[45]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2261, routed)        1.673     8.265    zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X44Y265        FDCE                                         r  zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[45]/C
                         clock pessimism              0.151     8.416    
                         clock uncertainty           -0.046     8.369    
    SLICE_X44Y265        FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.066     8.303    zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[45]
  -------------------------------------------------------------------
                         required time                          8.303    
                         arrival time                          -3.361    
  -------------------------------------------------------------------
                         slack                                  4.942    

Slack (MET) :             4.942ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[46]/CLR
                            (recovery check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.229ns  (logic 0.169ns (13.751%)  route 1.060ns (86.249%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.865ns = ( 8.265 - 6.400 ) 
    Source Clock Delay      (SCD):    2.132ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.917ns (routing 0.908ns, distribution 1.009ns)
  Clock Net Delay (Destination): 1.673ns (routing 0.825ns, distribution 0.848ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2261, routed)        1.917     2.132    zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X53Y265        FDPE                                         r  zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y265        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.212 f  zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.203     2.415    zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X52Y265        LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.089     2.504 f  zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[63]_i_2/O
                         net (fo=170, routed)         0.857     3.361    zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X44Y265        FDCE                                         f  zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[46]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2261, routed)        1.673     8.265    zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X44Y265        FDCE                                         r  zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[46]/C
                         clock pessimism              0.151     8.416    
                         clock uncertainty           -0.046     8.369    
    SLICE_X44Y265        FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.066     8.303    zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[46]
  -------------------------------------------------------------------
                         required time                          8.303    
                         arrival time                          -3.361    
  -------------------------------------------------------------------
                         slack                                  4.942    

Slack (MET) :             4.942ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[47]/CLR
                            (recovery check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.229ns  (logic 0.169ns (13.751%)  route 1.060ns (86.249%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.865ns = ( 8.265 - 6.400 ) 
    Source Clock Delay      (SCD):    2.132ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.917ns (routing 0.908ns, distribution 1.009ns)
  Clock Net Delay (Destination): 1.673ns (routing 0.825ns, distribution 0.848ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2261, routed)        1.917     2.132    zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X53Y265        FDPE                                         r  zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y265        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.212 f  zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.203     2.415    zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X52Y265        LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.089     2.504 f  zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[63]_i_2/O
                         net (fo=170, routed)         0.857     3.361    zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X44Y265        FDCE                                         f  zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[47]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2261, routed)        1.673     8.265    zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X44Y265        FDCE                                         r  zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[47]/C
                         clock pessimism              0.151     8.416    
                         clock uncertainty           -0.046     8.369    
    SLICE_X44Y265        FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.066     8.303    zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[47]
  -------------------------------------------------------------------
                         required time                          8.303    
                         arrival time                          -3.361    
  -------------------------------------------------------------------
                         slack                                  4.942    

Slack (MET) :             4.950ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[43]/CLR
                            (recovery check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.243ns  (logic 0.076ns (6.114%)  route 1.167ns (93.886%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.886ns = ( 8.286 - 6.400 ) 
    Source Clock Delay      (SCD):    2.131ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.916ns (routing 0.908ns, distribution 1.008ns)
  Clock Net Delay (Destination): 1.694ns (routing 0.825ns, distribution 0.869ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2261, routed)        1.916     2.131    zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X53Y265        FDPE                                         r  zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y265        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.207 f  zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=148, routed)         1.167     3.374    zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X47Y266        FDCE                                         f  zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[43]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2261, routed)        1.694     8.286    zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X47Y266        FDCE                                         r  zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[43]/C
                         clock pessimism              0.151     8.437    
                         clock uncertainty           -0.046     8.390    
    SLICE_X47Y266        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066     8.324    zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[43]
  -------------------------------------------------------------------
                         required time                          8.324    
                         arrival time                          -3.374    
  -------------------------------------------------------------------
                         slack                                  4.950    

Slack (MET) :             4.950ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[47]/CLR
                            (recovery check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.243ns  (logic 0.076ns (6.114%)  route 1.167ns (93.886%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.886ns = ( 8.286 - 6.400 ) 
    Source Clock Delay      (SCD):    2.131ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.916ns (routing 0.908ns, distribution 1.008ns)
  Clock Net Delay (Destination): 1.694ns (routing 0.825ns, distribution 0.869ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2261, routed)        1.916     2.131    zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X53Y265        FDPE                                         r  zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y265        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.207 f  zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=148, routed)         1.167     3.374    zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X47Y266        FDCE                                         f  zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[47]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2261, routed)        1.694     8.286    zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X47Y266        FDCE                                         r  zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[47]/C
                         clock pessimism              0.151     8.437    
                         clock uncertainty           -0.046     8.390    
    SLICE_X47Y266        FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.066     8.324    zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[47]
  -------------------------------------------------------------------
                         required time                          8.324    
                         arrival time                          -3.374    
  -------------------------------------------------------------------
                         slack                                  4.950    

Slack (MET) :             4.950ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[50]/CLR
                            (recovery check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.243ns  (logic 0.076ns (6.114%)  route 1.167ns (93.886%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.886ns = ( 8.286 - 6.400 ) 
    Source Clock Delay      (SCD):    2.131ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.916ns (routing 0.908ns, distribution 1.008ns)
  Clock Net Delay (Destination): 1.694ns (routing 0.825ns, distribution 0.869ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2261, routed)        1.916     2.131    zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X53Y265        FDPE                                         r  zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y265        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.207 f  zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=148, routed)         1.167     3.374    zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X47Y266        FDCE                                         f  zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[50]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2261, routed)        1.694     8.286    zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X47Y266        FDCE                                         r  zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[50]/C
                         clock pessimism              0.151     8.437    
                         clock uncertainty           -0.046     8.390    
    SLICE_X47Y266        FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.066     8.324    zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[50]
  -------------------------------------------------------------------
                         required time                          8.324    
                         arrival time                          -3.374    
  -------------------------------------------------------------------
                         slack                                  4.950    

Slack (MET) :             4.950ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[52]/CLR
                            (recovery check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.243ns  (logic 0.076ns (6.114%)  route 1.167ns (93.886%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.886ns = ( 8.286 - 6.400 ) 
    Source Clock Delay      (SCD):    2.131ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.916ns (routing 0.908ns, distribution 1.008ns)
  Clock Net Delay (Destination): 1.694ns (routing 0.825ns, distribution 0.869ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2261, routed)        1.916     2.131    zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X53Y265        FDPE                                         r  zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y265        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.207 f  zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=148, routed)         1.167     3.374    zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X47Y266        FDCE                                         f  zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[52]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2261, routed)        1.694     8.286    zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X47Y266        FDCE                                         r  zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[52]/C
                         clock pessimism              0.151     8.437    
                         clock uncertainty           -0.046     8.390    
    SLICE_X47Y266        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066     8.324    zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[52]
  -------------------------------------------------------------------
                         required time                          8.324    
                         arrival time                          -3.374    
  -------------------------------------------------------------------
                         slack                                  4.950    

Slack (MET) :             4.950ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[43]/CLR
                            (recovery check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.243ns  (logic 0.076ns (6.114%)  route 1.167ns (93.886%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.886ns = ( 8.286 - 6.400 ) 
    Source Clock Delay      (SCD):    2.131ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.916ns (routing 0.908ns, distribution 1.008ns)
  Clock Net Delay (Destination): 1.694ns (routing 0.825ns, distribution 0.869ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2261, routed)        1.916     2.131    zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X53Y265        FDPE                                         r  zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y265        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.207 f  zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=148, routed)         1.167     3.374    zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X47Y266        FDCE                                         f  zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[43]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2261, routed)        1.694     8.286    zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X47Y266        FDCE                                         r  zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[43]/C
                         clock pessimism              0.151     8.437    
                         clock uncertainty           -0.046     8.390    
    SLICE_X47Y266        FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.066     8.324    zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[43]
  -------------------------------------------------------------------
                         required time                          8.324    
                         arrival time                          -3.374    
  -------------------------------------------------------------------
                         slack                                  4.950    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.039ns (28.467%)  route 0.098ns (71.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.320ns
    Source Clock Delay      (SCD):    1.176ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Net Delay (Source):      1.051ns (routing 0.493ns, distribution 0.558ns)
  Clock Net Delay (Destination): 1.181ns (routing 0.551ns, distribution 0.630ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2261, routed)        1.051     1.176    zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X53Y265        FDPE                                         r  zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y265        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.215 f  zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.098     1.313    zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X52Y265        FDPE                                         f  zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2261, routed)        1.181     1.320    zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X52Y265        FDPE                                         r  zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.101     1.219    
    SLICE_X52Y265        FDPE (Remov_CFF2_SLICEL_C_PRE)
                                                     -0.020     1.199    zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.199    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.039ns (28.467%)  route 0.098ns (71.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.320ns
    Source Clock Delay      (SCD):    1.176ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Net Delay (Source):      1.051ns (routing 0.493ns, distribution 0.558ns)
  Clock Net Delay (Destination): 1.181ns (routing 0.551ns, distribution 0.630ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2261, routed)        1.051     1.176    zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X53Y265        FDPE                                         r  zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y265        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.215 f  zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.098     1.313    zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X52Y265        FDPE                                         f  zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2261, routed)        1.181     1.320    zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X52Y265        FDPE                                         r  zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.101     1.219    
    SLICE_X52Y265        FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                     -0.020     1.199    zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.199    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.039ns (28.467%)  route 0.098ns (71.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.320ns
    Source Clock Delay      (SCD):    1.176ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Net Delay (Source):      1.051ns (routing 0.493ns, distribution 0.558ns)
  Clock Net Delay (Destination): 1.181ns (routing 0.551ns, distribution 0.630ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2261, routed)        1.051     1.176    zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X53Y265        FDPE                                         r  zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y265        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.215 f  zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.098     1.313    zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X52Y265        FDPE                                         f  zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2261, routed)        1.181     1.320    zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X52Y265        FDPE                                         r  zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.101     1.219    
    SLICE_X52Y265        FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                     -0.020     1.199    zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -1.199    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.040ns (36.364%)  route 0.070ns (63.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.333ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Net Delay (Source):      1.057ns (routing 0.493ns, distribution 0.564ns)
  Clock Net Delay (Destination): 1.194ns (routing 0.551ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2261, routed)        1.057     1.182    zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X50Y253        FDPE                                         r  zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y253        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.222 f  zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.070     1.292    zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X51Y253        FDPE                                         f  zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2261, routed)        1.194     1.333    zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X51Y253        FDPE                                         r  zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.141     1.192    
    SLICE_X51Y253        FDPE (Remov_CFF2_SLICEL_C_PRE)
                                                     -0.020     1.172    zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.172    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.040ns (36.364%)  route 0.070ns (63.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.333ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Net Delay (Source):      1.057ns (routing 0.493ns, distribution 0.564ns)
  Clock Net Delay (Destination): 1.194ns (routing 0.551ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2261, routed)        1.057     1.182    zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X50Y253        FDPE                                         r  zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y253        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.222 f  zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.070     1.292    zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X51Y253        FDPE                                         f  zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2261, routed)        1.194     1.333    zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X51Y253        FDPE                                         r  zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.141     1.192    
    SLICE_X51Y253        FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                     -0.020     1.172    zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.172    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.040ns (36.364%)  route 0.070ns (63.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.333ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Net Delay (Source):      1.057ns (routing 0.493ns, distribution 0.564ns)
  Clock Net Delay (Destination): 1.194ns (routing 0.551ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2261, routed)        1.057     1.182    zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X50Y253        FDPE                                         r  zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y253        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.222 f  zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.070     1.292    zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X51Y253        FDPE                                         f  zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2261, routed)        1.194     1.333    zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X51Y253        FDPE                                         r  zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.141     1.192    
    SLICE_X51Y253        FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                     -0.020     1.172    zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -1.172    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.040ns (30.075%)  route 0.093ns (69.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.306ns
    Source Clock Delay      (SCD):    1.148ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Net Delay (Source):      1.023ns (routing 0.493ns, distribution 0.530ns)
  Clock Net Delay (Destination): 1.167ns (routing 0.551ns, distribution 0.616ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2261, routed)        1.023     1.148    zcu111_tengbe_tx_rx_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X38Y241        FDPE                                         r  zcu111_tengbe_tx_rx_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y241        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.188 f  zcu111_tengbe_tx_rx_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.093     1.281    zcu111_tengbe_tx_rx_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X38Y242        FDCE                                         f  zcu111_tengbe_tx_rx_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2261, routed)        1.167     1.306    zcu111_tengbe_tx_rx_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X38Y242        FDCE                                         r  zcu111_tengbe_tx_rx_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism             -0.132     1.174    
    SLICE_X38Y242        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.154    zcu111_tengbe_tx_rx_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.154    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_reg/PRE
                            (removal check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.040ns (30.303%)  route 0.092ns (69.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.321ns
    Source Clock Delay      (SCD):    1.169ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Net Delay (Source):      1.044ns (routing 0.493ns, distribution 0.551ns)
  Clock Net Delay (Destination): 1.182ns (routing 0.551ns, distribution 0.631ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2261, routed)        1.044     1.169    zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X52Y265        FDPE                                         r  zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y265        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.209 f  zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.092     1.301    zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_reg_0
    SLICE_X52Y264        FDPE                                         f  zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2261, routed)        1.182     1.321    zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/clk
    SLICE_X52Y264        FDPE                                         r  zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_reg/C
                         clock pessimism             -0.135     1.186    
    SLICE_X52Y264        FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                     -0.020     1.166    zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.166    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.040ns (30.303%)  route 0.092ns (69.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.321ns
    Source Clock Delay      (SCD):    1.169ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Net Delay (Source):      1.044ns (routing 0.493ns, distribution 0.551ns)
  Clock Net Delay (Destination): 1.182ns (routing 0.551ns, distribution 0.631ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2261, routed)        1.044     1.169    zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X52Y265        FDPE                                         r  zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y265        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.209 f  zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.092     1.301    zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X52Y264        FDPE                                         f  zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2261, routed)        1.182     1.321    zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X52Y264        FDPE                                         r  zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.135     1.186    
    SLICE_X52Y264        FDPE (Remov_AFF_SLICEL_C_PRE)
                                                     -0.020     1.166    zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.166    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.040ns (30.303%)  route 0.092ns (69.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.321ns
    Source Clock Delay      (SCD):    1.169ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Net Delay (Source):      1.044ns (routing 0.493ns, distribution 0.551ns)
  Clock Net Delay (Destination): 1.182ns (routing 0.551ns, distribution 0.631ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2261, routed)        1.044     1.169    zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X52Y265        FDPE                                         r  zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y265        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.209 f  zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.092     1.301    zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X52Y264        FDPE                                         f  zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=2261, routed)        1.182     1.321    zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X52Y264        FDPE                                         r  zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.135     1.186    
    SLICE_X52Y264        FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                     -0.020     1.166    zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.166    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.135    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  txoutclk_out[0]_1
  To Clock:  txoutclk_out[0]_1

Setup :            0  Failing Endpoints,  Worst Slack        3.839ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.839ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[22]/CLR
                            (recovery check against rising-edge clock txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_1 rise@6.400ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.341ns  (logic 0.229ns (9.782%)  route 2.112ns (90.218%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.399ns = ( 7.799 - 6.400 ) 
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.395ns (routing 0.344ns, distribution 1.051ns)
  Clock Net Delay (Destination): 1.207ns (routing 0.313ns, distribution 0.894ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2261, routed)        1.395     1.610    zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y260         FDRE                                         r  zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y260         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.689 f  zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           0.245     1.934    zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[2]
    SLICE_X6Y260         LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     2.084 f  zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[63]_i_2/O
                         net (fo=170, routed)         1.867     3.951    zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X10Y267        FDCE                                         f  zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2261, routed)        1.207     7.799    zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X10Y267        FDCE                                         r  zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[22]/C
                         clock pessimism              0.103     7.902    
                         clock uncertainty           -0.046     7.856    
    SLICE_X10Y267        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066     7.790    zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[22]
  -------------------------------------------------------------------
                         required time                          7.790    
                         arrival time                          -3.951    
  -------------------------------------------------------------------
                         slack                                  3.839    

Slack (MET) :             3.839ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[23]/CLR
                            (recovery check against rising-edge clock txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_1 rise@6.400ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.341ns  (logic 0.229ns (9.782%)  route 2.112ns (90.218%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.399ns = ( 7.799 - 6.400 ) 
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.395ns (routing 0.344ns, distribution 1.051ns)
  Clock Net Delay (Destination): 1.207ns (routing 0.313ns, distribution 0.894ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2261, routed)        1.395     1.610    zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y260         FDRE                                         r  zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y260         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.689 f  zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           0.245     1.934    zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[2]
    SLICE_X6Y260         LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     2.084 f  zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[63]_i_2/O
                         net (fo=170, routed)         1.867     3.951    zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X10Y267        FDCE                                         f  zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2261, routed)        1.207     7.799    zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X10Y267        FDCE                                         r  zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[23]/C
                         clock pessimism              0.103     7.902    
                         clock uncertainty           -0.046     7.856    
    SLICE_X10Y267        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.066     7.790    zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[23]
  -------------------------------------------------------------------
                         required time                          7.790    
                         arrival time                          -3.951    
  -------------------------------------------------------------------
                         slack                                  3.839    

Slack (MET) :             3.839ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[27]/CLR
                            (recovery check against rising-edge clock txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_1 rise@6.400ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.341ns  (logic 0.229ns (9.782%)  route 2.112ns (90.218%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.399ns = ( 7.799 - 6.400 ) 
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.395ns (routing 0.344ns, distribution 1.051ns)
  Clock Net Delay (Destination): 1.207ns (routing 0.313ns, distribution 0.894ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2261, routed)        1.395     1.610    zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y260         FDRE                                         r  zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y260         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.689 f  zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           0.245     1.934    zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[2]
    SLICE_X6Y260         LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     2.084 f  zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[63]_i_2/O
                         net (fo=170, routed)         1.867     3.951    zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X10Y267        FDCE                                         f  zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2261, routed)        1.207     7.799    zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X10Y267        FDCE                                         r  zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[27]/C
                         clock pessimism              0.103     7.902    
                         clock uncertainty           -0.046     7.856    
    SLICE_X10Y267        FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.066     7.790    zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[27]
  -------------------------------------------------------------------
                         required time                          7.790    
                         arrival time                          -3.951    
  -------------------------------------------------------------------
                         slack                                  3.839    

Slack (MET) :             3.839ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[54]/CLR
                            (recovery check against rising-edge clock txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_1 rise@6.400ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.341ns  (logic 0.229ns (9.782%)  route 2.112ns (90.218%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.399ns = ( 7.799 - 6.400 ) 
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.395ns (routing 0.344ns, distribution 1.051ns)
  Clock Net Delay (Destination): 1.207ns (routing 0.313ns, distribution 0.894ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2261, routed)        1.395     1.610    zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y260         FDRE                                         r  zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y260         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.689 f  zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           0.245     1.934    zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[2]
    SLICE_X6Y260         LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     2.084 f  zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[63]_i_2/O
                         net (fo=170, routed)         1.867     3.951    zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X10Y267        FDCE                                         f  zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[54]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2261, routed)        1.207     7.799    zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X10Y267        FDCE                                         r  zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[54]/C
                         clock pessimism              0.103     7.902    
                         clock uncertainty           -0.046     7.856    
    SLICE_X10Y267        FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.066     7.790    zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[54]
  -------------------------------------------------------------------
                         required time                          7.790    
                         arrival time                          -3.951    
  -------------------------------------------------------------------
                         slack                                  3.839    

Slack (MET) :             4.064ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/CLR
                            (recovery check against rising-edge clock txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_1 rise@6.400ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.189ns  (logic 0.229ns (10.461%)  route 1.960ns (89.539%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.419ns = ( 7.819 - 6.400 ) 
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.395ns (routing 0.344ns, distribution 1.051ns)
  Clock Net Delay (Destination): 1.227ns (routing 0.313ns, distribution 0.914ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2261, routed)        1.395     1.610    zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y260         FDRE                                         r  zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y260         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.689 f  zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           0.245     1.934    zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[2]
    SLICE_X6Y260         LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     2.084 f  zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[63]_i_2/O
                         net (fo=170, routed)         1.715     3.799    zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X6Y267         FDCE                                         f  zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2261, routed)        1.227     7.819    zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X6Y267         FDCE                                         r  zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/C
                         clock pessimism              0.157     7.976    
                         clock uncertainty           -0.046     7.929    
    SLICE_X6Y267         FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066     7.863    zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]
  -------------------------------------------------------------------
                         required time                          7.863    
                         arrival time                          -3.799    
  -------------------------------------------------------------------
                         slack                                  4.064    

Slack (MET) :             4.071ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[16]/CLR
                            (recovery check against rising-edge clock txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_1 rise@6.400ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.122ns  (logic 0.229ns (10.792%)  route 1.893ns (89.208%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.412ns = ( 7.812 - 6.400 ) 
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.395ns (routing 0.344ns, distribution 1.051ns)
  Clock Net Delay (Destination): 1.220ns (routing 0.313ns, distribution 0.907ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2261, routed)        1.395     1.610    zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y260         FDRE                                         r  zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y260         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.689 f  zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           0.245     1.934    zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[2]
    SLICE_X6Y260         LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     2.084 f  zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[63]_i_2/O
                         net (fo=170, routed)         1.648     3.732    zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X9Y268         FDCE                                         f  zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2261, routed)        1.220     7.812    zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X9Y268         FDCE                                         r  zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[16]/C
                         clock pessimism              0.103     7.915    
                         clock uncertainty           -0.046     7.869    
    SLICE_X9Y268         FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066     7.803    zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[16]
  -------------------------------------------------------------------
                         required time                          7.803    
                         arrival time                          -3.732    
  -------------------------------------------------------------------
                         slack                                  4.071    

Slack (MET) :             4.071ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[48]/CLR
                            (recovery check against rising-edge clock txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_1 rise@6.400ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.122ns  (logic 0.229ns (10.792%)  route 1.893ns (89.208%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.412ns = ( 7.812 - 6.400 ) 
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.395ns (routing 0.344ns, distribution 1.051ns)
  Clock Net Delay (Destination): 1.220ns (routing 0.313ns, distribution 0.907ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2261, routed)        1.395     1.610    zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y260         FDRE                                         r  zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y260         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.689 f  zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           0.245     1.934    zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[2]
    SLICE_X6Y260         LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     2.084 f  zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[63]_i_2/O
                         net (fo=170, routed)         1.648     3.732    zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X9Y268         FDCE                                         f  zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[48]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2261, routed)        1.220     7.812    zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X9Y268         FDCE                                         r  zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[48]/C
                         clock pessimism              0.103     7.915    
                         clock uncertainty           -0.046     7.869    
    SLICE_X9Y268         FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.066     7.803    zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[48]
  -------------------------------------------------------------------
                         required time                          7.803    
                         arrival time                          -3.732    
  -------------------------------------------------------------------
                         slack                                  4.071    

Slack (MET) :             4.095ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[63]/CLR
                            (recovery check against rising-edge clock txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_1 rise@6.400ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.089ns  (logic 0.229ns (10.962%)  route 1.860ns (89.038%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.403ns = ( 7.803 - 6.400 ) 
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.395ns (routing 0.344ns, distribution 1.051ns)
  Clock Net Delay (Destination): 1.211ns (routing 0.313ns, distribution 0.898ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2261, routed)        1.395     1.610    zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y260         FDRE                                         r  zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y260         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.689 f  zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           0.245     1.934    zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[2]
    SLICE_X6Y260         LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     2.084 f  zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[63]_i_2/O
                         net (fo=170, routed)         1.615     3.699    zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X11Y266        FDCE                                         f  zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[63]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2261, routed)        1.211     7.803    zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X11Y266        FDCE                                         r  zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[63]/C
                         clock pessimism              0.103     7.906    
                         clock uncertainty           -0.046     7.860    
    SLICE_X11Y266        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066     7.794    zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[63]
  -------------------------------------------------------------------
                         required time                          7.794    
                         arrival time                          -3.699    
  -------------------------------------------------------------------
                         slack                                  4.095    

Slack (MET) :             4.099ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[19]/CLR
                            (recovery check against rising-edge clock txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_1 rise@6.400ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.095ns  (logic 0.229ns (10.931%)  route 1.866ns (89.069%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.413ns = ( 7.813 - 6.400 ) 
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.395ns (routing 0.344ns, distribution 1.051ns)
  Clock Net Delay (Destination): 1.221ns (routing 0.313ns, distribution 0.908ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2261, routed)        1.395     1.610    zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y260         FDRE                                         r  zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y260         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.689 f  zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           0.245     1.934    zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[2]
    SLICE_X6Y260         LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     2.084 f  zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[63]_i_2/O
                         net (fo=170, routed)         1.621     3.705    zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X9Y267         FDCE                                         f  zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2261, routed)        1.221     7.813    zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X9Y267         FDCE                                         r  zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[19]/C
                         clock pessimism              0.103     7.916    
                         clock uncertainty           -0.046     7.870    
    SLICE_X9Y267         FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066     7.804    zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[19]
  -------------------------------------------------------------------
                         required time                          7.804    
                         arrival time                          -3.705    
  -------------------------------------------------------------------
                         slack                                  4.099    

Slack (MET) :             4.213ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[30]/CLR
                            (recovery check against rising-edge clock txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_1 rise@6.400ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        1.964ns  (logic 0.229ns (11.660%)  route 1.735ns (88.340%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.396ns = ( 7.796 - 6.400 ) 
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.395ns (routing 0.344ns, distribution 1.051ns)
  Clock Net Delay (Destination): 1.204ns (routing 0.313ns, distribution 0.891ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2261, routed)        1.395     1.610    zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y260         FDRE                                         r  zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y260         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.689 f  zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           0.245     1.934    zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[2]
    SLICE_X6Y260         LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     2.084 f  zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[63]_i_2/O
                         net (fo=170, routed)         1.490     3.574    zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X11Y267        FDCE                                         f  zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2261, routed)        1.204     7.796    zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X11Y267        FDCE                                         r  zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[30]/C
                         clock pessimism              0.103     7.899    
                         clock uncertainty           -0.046     7.853    
    SLICE_X11Y267        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066     7.787    zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[30]
  -------------------------------------------------------------------
                         required time                          7.787    
                         arrival time                          -3.574    
  -------------------------------------------------------------------
                         slack                                  4.213    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.040ns (37.736%)  route 0.066ns (62.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.992ns
    Source Clock Delay      (SCD):    0.874ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Net Delay (Source):      0.749ns (routing 0.188ns, distribution 0.561ns)
  Clock Net Delay (Destination): 0.853ns (routing 0.208ns, distribution 0.645ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2261, routed)        0.749     0.874    zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X14Y259        FDPE                                         r  zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y259        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     0.914 f  zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.066     0.980    zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X14Y259        FDPE                                         f  zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2261, routed)        0.853     0.992    zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X14Y259        FDPE                                         r  zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism             -0.101     0.891    
    SLICE_X14Y259        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     0.871    zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -0.871    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.040ns (37.736%)  route 0.066ns (62.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.992ns
    Source Clock Delay      (SCD):    0.874ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Net Delay (Source):      0.749ns (routing 0.188ns, distribution 0.561ns)
  Clock Net Delay (Destination): 0.853ns (routing 0.208ns, distribution 0.645ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2261, routed)        0.749     0.874    zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X14Y259        FDPE                                         r  zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y259        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     0.914 f  zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.066     0.980    zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X14Y259        FDCE                                         f  zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2261, routed)        0.853     0.992    zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X14Y259        FDCE                                         r  zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism             -0.101     0.891    
    SLICE_X14Y259        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     0.871    zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.871    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.040ns (37.736%)  route 0.066ns (62.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.992ns
    Source Clock Delay      (SCD):    0.874ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Net Delay (Source):      0.749ns (routing 0.188ns, distribution 0.561ns)
  Clock Net Delay (Destination): 0.853ns (routing 0.208ns, distribution 0.645ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2261, routed)        0.749     0.874    zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X14Y259        FDPE                                         r  zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y259        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     0.914 f  zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.066     0.980    zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X14Y259        FDCE                                         f  zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2261, routed)        0.853     0.992    zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X14Y259        FDCE                                         r  zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism             -0.101     0.891    
    SLICE_X14Y259        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     0.871    zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.871    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.040ns (25.316%)  route 0.118ns (74.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.977ns
    Source Clock Delay      (SCD):    0.858ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Net Delay (Source):      0.733ns (routing 0.188ns, distribution 0.545ns)
  Clock Net Delay (Destination): 0.838ns (routing 0.208ns, distribution 0.630ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2261, routed)        0.733     0.858    zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X16Y281        FDPE                                         r  zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y281        FDPE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     0.898 f  zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=42, routed)          0.118     1.016    zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X15Y281        FDPE                                         f  zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2261, routed)        0.838     0.977    zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X15Y281        FDPE                                         r  zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.065     0.912    
    SLICE_X15Y281        FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.020     0.892    zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.892    
                         arrival time                           1.016    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.040ns (25.316%)  route 0.118ns (74.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.977ns
    Source Clock Delay      (SCD):    0.858ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Net Delay (Source):      0.733ns (routing 0.188ns, distribution 0.545ns)
  Clock Net Delay (Destination): 0.838ns (routing 0.208ns, distribution 0.630ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2261, routed)        0.733     0.858    zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X16Y281        FDPE                                         r  zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y281        FDPE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     0.898 f  zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=42, routed)          0.118     1.016    zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X15Y281        FDCE                                         f  zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2261, routed)        0.838     0.977    zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X15Y281        FDCE                                         r  zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.065     0.912    
    SLICE_X15Y281        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     0.892    zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.892    
                         arrival time                           1.016    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.040ns (25.316%)  route 0.118ns (74.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.977ns
    Source Clock Delay      (SCD):    0.858ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Net Delay (Source):      0.733ns (routing 0.188ns, distribution 0.545ns)
  Clock Net Delay (Destination): 0.838ns (routing 0.208ns, distribution 0.630ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2261, routed)        0.733     0.858    zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X16Y281        FDPE                                         r  zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y281        FDPE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     0.898 f  zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=42, routed)          0.118     1.016    zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X15Y281        FDCE                                         f  zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2261, routed)        0.838     0.977    zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X15Y281        FDCE                                         r  zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.065     0.912    
    SLICE_X15Y281        FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     0.892    zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.892    
                         arrival time                           1.016    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.040ns (25.316%)  route 0.118ns (74.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.977ns
    Source Clock Delay      (SCD):    0.858ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Net Delay (Source):      0.733ns (routing 0.188ns, distribution 0.545ns)
  Clock Net Delay (Destination): 0.838ns (routing 0.208ns, distribution 0.630ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2261, routed)        0.733     0.858    zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X16Y281        FDPE                                         r  zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y281        FDPE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     0.898 f  zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=42, routed)          0.118     1.016    zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X15Y281        FDCE                                         f  zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2261, routed)        0.838     0.977    zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X15Y281        FDCE                                         r  zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.065     0.912    
    SLICE_X15Y281        FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     0.892    zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.892    
                         arrival time                           1.016    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.040ns (25.316%)  route 0.118ns (74.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.977ns
    Source Clock Delay      (SCD):    0.858ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Net Delay (Source):      0.733ns (routing 0.188ns, distribution 0.545ns)
  Clock Net Delay (Destination): 0.838ns (routing 0.208ns, distribution 0.630ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2261, routed)        0.733     0.858    zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X16Y281        FDPE                                         r  zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y281        FDPE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     0.898 f  zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=42, routed)          0.118     1.016    zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X15Y281        FDCE                                         f  zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2261, routed)        0.838     0.977    zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X15Y281        FDCE                                         r  zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/C
                         clock pessimism             -0.065     0.912    
    SLICE_X15Y281        FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.020     0.892    zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.892    
                         arrival time                           1.016    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/CLR
                            (removal check against rising-edge clock txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.040ns (25.316%)  route 0.118ns (74.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.977ns
    Source Clock Delay      (SCD):    0.858ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Net Delay (Source):      0.733ns (routing 0.188ns, distribution 0.545ns)
  Clock Net Delay (Destination): 0.838ns (routing 0.208ns, distribution 0.630ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2261, routed)        0.733     0.858    zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X16Y281        FDPE                                         r  zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y281        FDPE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     0.898 f  zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=42, routed)          0.118     1.016    zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X15Y281        FDCE                                         f  zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2261, routed)        0.838     0.977    zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X15Y281        FDCE                                         r  zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/C
                         clock pessimism             -0.065     0.912    
    SLICE_X15Y281        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     0.892    zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.892    
                         arrival time                           1.016    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.040ns (25.316%)  route 0.118ns (74.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.977ns
    Source Clock Delay      (SCD):    0.858ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Net Delay (Source):      0.733ns (routing 0.188ns, distribution 0.545ns)
  Clock Net Delay (Destination): 0.838ns (routing 0.208ns, distribution 0.630ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2261, routed)        0.733     0.858    zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X16Y281        FDPE                                         r  zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y281        FDPE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     0.898 f  zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=42, routed)          0.118     1.016    zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X15Y281        FDCE                                         f  zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y6   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy2/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  tengbaser_phy2/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=2261, routed)        0.838     0.977    zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X15Y281        FDCE                                         r  zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.065     0.912    
    SLICE_X15Y281        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     0.892    zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.892    
                         arrival time                           1.016    
  -------------------------------------------------------------------
                         slack                                  0.124    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  user_clk_mmcm
  To Clock:  user_clk_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        2.488ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.488ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/CLR
                            (recovery check against rising-edge clock user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.227ns  (logic 0.079ns (6.438%)  route 1.148ns (93.562%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.116ns = ( 8.022 - 3.906 ) 
    Source Clock Delay      (SCD):    3.821ns
    Clock Pessimism Removal (CPR):    -0.358ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.586ns (routing 1.164ns, distribution 1.422ns)
  Clock Net Delay (Destination): 2.329ns (routing 1.058ns, distribution 1.271ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.090    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y2 (CLOCK_ROOT)    net (fo=6046, routed)        2.586     3.821    zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X16Y283        FDPE                                         r  zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y283        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.900 f  zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=102, routed)         1.148     5.048    zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X13Y284        FDCE                                         f  zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_128_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.825    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.455 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.669    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.693 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y2 (CLOCK_ROOT)    net (fo=6046, routed)        2.329     8.022    zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X13Y284        FDCE                                         r  zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                         clock pessimism             -0.358     7.665    
                         clock uncertainty           -0.062     7.603    
    SLICE_X13Y284        FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.066     7.537    zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                          7.537    
                         arrival time                          -5.048    
  -------------------------------------------------------------------
                         slack                                  2.488    

Slack (MET) :             2.488ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/CLR
                            (recovery check against rising-edge clock user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.227ns  (logic 0.079ns (6.438%)  route 1.148ns (93.562%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.116ns = ( 8.022 - 3.906 ) 
    Source Clock Delay      (SCD):    3.821ns
    Clock Pessimism Removal (CPR):    -0.358ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.586ns (routing 1.164ns, distribution 1.422ns)
  Clock Net Delay (Destination): 2.329ns (routing 1.058ns, distribution 1.271ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.090    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y2 (CLOCK_ROOT)    net (fo=6046, routed)        2.586     3.821    zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X16Y283        FDPE                                         r  zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y283        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.900 f  zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=102, routed)         1.148     5.048    zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X13Y284        FDCE                                         f  zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_128_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.825    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.455 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.669    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.693 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y2 (CLOCK_ROOT)    net (fo=6046, routed)        2.329     8.022    zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X13Y284        FDCE                                         r  zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
                         clock pessimism             -0.358     7.665    
                         clock uncertainty           -0.062     7.603    
    SLICE_X13Y284        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066     7.537    zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]
  -------------------------------------------------------------------
                         required time                          7.537    
                         arrival time                          -5.048    
  -------------------------------------------------------------------
                         slack                                  2.488    

Slack (MET) :             2.488ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/CLR
                            (recovery check against rising-edge clock user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.227ns  (logic 0.079ns (6.438%)  route 1.148ns (93.562%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.116ns = ( 8.022 - 3.906 ) 
    Source Clock Delay      (SCD):    3.821ns
    Clock Pessimism Removal (CPR):    -0.358ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.586ns (routing 1.164ns, distribution 1.422ns)
  Clock Net Delay (Destination): 2.329ns (routing 1.058ns, distribution 1.271ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.090    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y2 (CLOCK_ROOT)    net (fo=6046, routed)        2.586     3.821    zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X16Y283        FDPE                                         r  zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y283        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.900 f  zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=102, routed)         1.148     5.048    zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X13Y284        FDCE                                         f  zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_128_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.825    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.455 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.669    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.693 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y2 (CLOCK_ROOT)    net (fo=6046, routed)        2.329     8.022    zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X13Y284        FDCE                                         r  zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/C
                         clock pessimism             -0.358     7.665    
                         clock uncertainty           -0.062     7.603    
    SLICE_X13Y284        FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066     7.537    zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]
  -------------------------------------------------------------------
                         required time                          7.537    
                         arrival time                          -5.048    
  -------------------------------------------------------------------
                         slack                                  2.488    

Slack (MET) :             2.488ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/CLR
                            (recovery check against rising-edge clock user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.227ns  (logic 0.079ns (6.438%)  route 1.148ns (93.562%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.116ns = ( 8.022 - 3.906 ) 
    Source Clock Delay      (SCD):    3.821ns
    Clock Pessimism Removal (CPR):    -0.358ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.586ns (routing 1.164ns, distribution 1.422ns)
  Clock Net Delay (Destination): 2.329ns (routing 1.058ns, distribution 1.271ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.090    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y2 (CLOCK_ROOT)    net (fo=6046, routed)        2.586     3.821    zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X16Y283        FDPE                                         r  zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y283        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.900 f  zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=102, routed)         1.148     5.048    zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X13Y284        FDCE                                         f  zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_128_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.825    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.455 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.669    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.693 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y2 (CLOCK_ROOT)    net (fo=6046, routed)        2.329     8.022    zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X13Y284        FDCE                                         r  zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/C
                         clock pessimism             -0.358     7.665    
                         clock uncertainty           -0.062     7.603    
    SLICE_X13Y284        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066     7.537    zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]
  -------------------------------------------------------------------
                         required time                          7.537    
                         arrival time                          -5.048    
  -------------------------------------------------------------------
                         slack                                  2.488    

Slack (MET) :             2.488ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/CLR
                            (recovery check against rising-edge clock user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.227ns  (logic 0.079ns (6.438%)  route 1.148ns (93.562%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.116ns = ( 8.022 - 3.906 ) 
    Source Clock Delay      (SCD):    3.821ns
    Clock Pessimism Removal (CPR):    -0.358ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.586ns (routing 1.164ns, distribution 1.422ns)
  Clock Net Delay (Destination): 2.329ns (routing 1.058ns, distribution 1.271ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.090    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y2 (CLOCK_ROOT)    net (fo=6046, routed)        2.586     3.821    zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X16Y283        FDPE                                         r  zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y283        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.900 f  zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=102, routed)         1.148     5.048    zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X13Y284        FDCE                                         f  zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_128_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.825    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.455 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.669    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.693 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y2 (CLOCK_ROOT)    net (fo=6046, routed)        2.329     8.022    zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X13Y284        FDCE                                         r  zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/C
                         clock pessimism             -0.358     7.665    
                         clock uncertainty           -0.062     7.603    
    SLICE_X13Y284        FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.066     7.537    zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]
  -------------------------------------------------------------------
                         required time                          7.537    
                         arrival time                          -5.048    
  -------------------------------------------------------------------
                         slack                                  2.488    

Slack (MET) :             2.490ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.224ns  (logic 0.079ns (6.454%)  route 1.145ns (93.546%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.115ns = ( 8.021 - 3.906 ) 
    Source Clock Delay      (SCD):    3.821ns
    Clock Pessimism Removal (CPR):    -0.358ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.586ns (routing 1.164ns, distribution 1.422ns)
  Clock Net Delay (Destination): 2.328ns (routing 1.058ns, distribution 1.270ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.090    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y2 (CLOCK_ROOT)    net (fo=6046, routed)        2.586     3.821    zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X16Y283        FDPE                                         r  zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y283        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.900 f  zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=102, routed)         1.145     5.045    zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X13Y284        FDCE                                         f  zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_128_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.825    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.455 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.669    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.693 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y2 (CLOCK_ROOT)    net (fo=6046, routed)        2.328     8.021    zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X13Y284        FDCE                                         r  zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.358     7.664    
                         clock uncertainty           -0.062     7.602    
    SLICE_X13Y284        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066     7.536    zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          7.536    
                         arrival time                          -5.045    
  -------------------------------------------------------------------
                         slack                                  2.490    

Slack (MET) :             2.490ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/CLR
                            (recovery check against rising-edge clock user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.224ns  (logic 0.079ns (6.454%)  route 1.145ns (93.546%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.115ns = ( 8.021 - 3.906 ) 
    Source Clock Delay      (SCD):    3.821ns
    Clock Pessimism Removal (CPR):    -0.358ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.586ns (routing 1.164ns, distribution 1.422ns)
  Clock Net Delay (Destination): 2.328ns (routing 1.058ns, distribution 1.270ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.090    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y2 (CLOCK_ROOT)    net (fo=6046, routed)        2.586     3.821    zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X16Y283        FDPE                                         r  zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y283        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.900 f  zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=102, routed)         1.145     5.045    zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X13Y284        FDCE                                         f  zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_128_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.825    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.455 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.669    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.693 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y2 (CLOCK_ROOT)    net (fo=6046, routed)        2.328     8.021    zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X13Y284        FDCE                                         r  zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
                         clock pessimism             -0.358     7.664    
                         clock uncertainty           -0.062     7.602    
    SLICE_X13Y284        FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.066     7.536    zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]
  -------------------------------------------------------------------
                         required time                          7.536    
                         arrival time                          -5.045    
  -------------------------------------------------------------------
                         slack                                  2.490    

Slack (MET) :             2.490ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/CLR
                            (recovery check against rising-edge clock user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.224ns  (logic 0.079ns (6.454%)  route 1.145ns (93.546%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.115ns = ( 8.021 - 3.906 ) 
    Source Clock Delay      (SCD):    3.821ns
    Clock Pessimism Removal (CPR):    -0.358ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.586ns (routing 1.164ns, distribution 1.422ns)
  Clock Net Delay (Destination): 2.328ns (routing 1.058ns, distribution 1.270ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.090    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y2 (CLOCK_ROOT)    net (fo=6046, routed)        2.586     3.821    zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X16Y283        FDPE                                         r  zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y283        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.900 f  zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=102, routed)         1.145     5.045    zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X13Y284        FDCE                                         f  zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_128_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.825    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.455 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.669    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.693 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y2 (CLOCK_ROOT)    net (fo=6046, routed)        2.328     8.021    zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X13Y284        FDCE                                         r  zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/C
                         clock pessimism             -0.358     7.664    
                         clock uncertainty           -0.062     7.602    
    SLICE_X13Y284        FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.066     7.536    zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]
  -------------------------------------------------------------------
                         required time                          7.536    
                         arrival time                          -5.045    
  -------------------------------------------------------------------
                         slack                                  2.490    

Slack (MET) :             2.500ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (recovery check against rising-edge clock user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.208ns  (logic 0.079ns (6.540%)  route 1.129ns (93.460%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.109ns = ( 8.015 - 3.906 ) 
    Source Clock Delay      (SCD):    3.821ns
    Clock Pessimism Removal (CPR):    -0.358ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.586ns (routing 1.164ns, distribution 1.422ns)
  Clock Net Delay (Destination): 2.322ns (routing 1.058ns, distribution 1.264ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.090    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y2 (CLOCK_ROOT)    net (fo=6046, routed)        2.586     3.821    zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X16Y283        FDPE                                         r  zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y283        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.900 f  zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=102, routed)         1.129     5.029    zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X14Y285        FDPE                                         f  zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_128_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.825    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.455 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.669    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.693 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y2 (CLOCK_ROOT)    net (fo=6046, routed)        2.322     8.015    zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X14Y285        FDPE                                         r  zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.358     7.658    
                         clock uncertainty           -0.062     7.596    
    SLICE_X14Y285        FDPE (Recov_AFF2_SLICEL_C_PRE)
                                                     -0.066     7.530    zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                          7.530    
                         arrival time                          -5.029    
  -------------------------------------------------------------------
                         slack                                  2.500    

Slack (MET) :             2.500ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (recovery check against rising-edge clock user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.208ns  (logic 0.079ns (6.540%)  route 1.129ns (93.460%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.109ns = ( 8.015 - 3.906 ) 
    Source Clock Delay      (SCD):    3.821ns
    Clock Pessimism Removal (CPR):    -0.358ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.586ns (routing 1.164ns, distribution 1.422ns)
  Clock Net Delay (Destination): 2.322ns (routing 1.058ns, distribution 1.264ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.090    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y2 (CLOCK_ROOT)    net (fo=6046, routed)        2.586     3.821    zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X16Y283        FDPE                                         r  zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y283        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.900 f  zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=102, routed)         1.129     5.029    zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X14Y285        FDPE                                         f  zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_128_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.825    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.455 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.669    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.693 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y2 (CLOCK_ROOT)    net (fo=6046, routed)        2.322     8.015    zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X14Y285        FDPE                                         r  zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.358     7.658    
                         clock uncertainty           -0.062     7.596    
    SLICE_X14Y285        FDPE (Recov_BFF2_SLICEL_C_PRE)
                                                     -0.066     7.530    zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                          7.530    
                         arrival time                          -5.029    
  -------------------------------------------------------------------
                         slack                                  2.500    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.040ns (29.630%)  route 0.095ns (70.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.194ns
    Source Clock Delay      (SCD):    2.373ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Net Delay (Source):      1.423ns (routing 0.634ns, distribution 0.789ns)
  Clock Net Delay (Destination): 1.606ns (routing 0.707ns, distribution 0.899ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.196     0.558    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.788 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.933    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.950 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y2 (CLOCK_ROOT)    net (fo=6046, routed)        1.423     2.373    zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X15Y257        FDPE                                         r  zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y257        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.413 f  zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.095     2.508    zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_1
    SLICE_X16Y257        FDPE                                         f  zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.222     0.699    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.404 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.569    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.588 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y2 (CLOCK_ROOT)    net (fo=6046, routed)        1.606     2.194    zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X16Y257        FDPE                                         r  zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.236     2.430    
    SLICE_X16Y257        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     2.410    zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.410    
                         arrival time                           2.508    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.040ns (29.630%)  route 0.095ns (70.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.194ns
    Source Clock Delay      (SCD):    2.373ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Net Delay (Source):      1.423ns (routing 0.634ns, distribution 0.789ns)
  Clock Net Delay (Destination): 1.606ns (routing 0.707ns, distribution 0.899ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.196     0.558    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.788 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.933    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.950 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y2 (CLOCK_ROOT)    net (fo=6046, routed)        1.423     2.373    zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X15Y257        FDPE                                         r  zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y257        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.413 f  zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.095     2.508    zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_1
    SLICE_X16Y257        FDPE                                         f  zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.222     0.699    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.404 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.569    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.588 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y2 (CLOCK_ROOT)    net (fo=6046, routed)        1.606     2.194    zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X16Y257        FDPE                                         r  zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.236     2.430    
    SLICE_X16Y257        FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.020     2.410    zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -2.410    
                         arrival time                           2.508    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/PRE
                            (removal check against rising-edge clock user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.040ns (29.630%)  route 0.095ns (70.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.190ns
    Source Clock Delay      (SCD):    2.373ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Net Delay (Source):      1.423ns (routing 0.634ns, distribution 0.789ns)
  Clock Net Delay (Destination): 1.602ns (routing 0.707ns, distribution 0.895ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.196     0.558    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.788 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.933    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.950 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y2 (CLOCK_ROOT)    net (fo=6046, routed)        1.423     2.373    zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X15Y257        FDPE                                         r  zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y257        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.413 f  zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.095     2.508    zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/out
    SLICE_X16Y257        FDPE                                         f  zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.222     0.699    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.404 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.569    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.588 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y2 (CLOCK_ROOT)    net (fo=6046, routed)        1.602     2.190    zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X16Y257        FDPE                                         r  zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
                         clock pessimism              0.236     2.426    
    SLICE_X16Y257        FDPE (Remov_DFF_SLICEL_C_PRE)
                                                     -0.020     2.406    zcu111_tengbe_tx_rx_gbe1/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg
  -------------------------------------------------------------------
                         required time                         -2.406    
                         arrival time                           2.508    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.039ns (33.051%)  route 0.079ns (66.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.093ns
    Source Clock Delay      (SCD):    2.287ns
    Clock Pessimism Removal (CPR):    -0.210ns
  Clock Net Delay (Source):      1.337ns (routing 0.634ns, distribution 0.703ns)
  Clock Net Delay (Destination): 1.505ns (routing 0.707ns, distribution 0.798ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.196     0.558    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.788 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.933    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.950 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y2 (CLOCK_ROOT)    net (fo=6046, routed)        1.337     2.287    zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X54Y259        FDPE                                         r  zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y259        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.326 f  zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.079     2.405    zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X54Y259        FDPE                                         f  zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.222     0.699    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.404 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.569    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.588 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y2 (CLOCK_ROOT)    net (fo=6046, routed)        1.505     2.093    zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X54Y259        FDPE                                         r  zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.210     2.304    
    SLICE_X54Y259        FDPE (Remov_CFF2_SLICEM_C_PRE)
                                                     -0.020     2.284    zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -2.284    
                         arrival time                           2.405    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.039ns (33.051%)  route 0.079ns (66.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.093ns
    Source Clock Delay      (SCD):    2.287ns
    Clock Pessimism Removal (CPR):    -0.210ns
  Clock Net Delay (Source):      1.337ns (routing 0.634ns, distribution 0.703ns)
  Clock Net Delay (Destination): 1.505ns (routing 0.707ns, distribution 0.798ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.196     0.558    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.788 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.933    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.950 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y2 (CLOCK_ROOT)    net (fo=6046, routed)        1.337     2.287    zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X54Y259        FDPE                                         r  zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y259        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.326 f  zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.079     2.405    zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X54Y259        FDPE                                         f  zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.222     0.699    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.404 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.569    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.588 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y2 (CLOCK_ROOT)    net (fo=6046, routed)        1.505     2.093    zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X54Y259        FDPE                                         r  zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.210     2.304    
    SLICE_X54Y259        FDPE (Remov_AFF2_SLICEM_C_PRE)
                                                     -0.020     2.284    zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -2.284    
                         arrival time                           2.405    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.039ns (33.051%)  route 0.079ns (66.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.093ns
    Source Clock Delay      (SCD):    2.287ns
    Clock Pessimism Removal (CPR):    -0.210ns
  Clock Net Delay (Source):      1.337ns (routing 0.634ns, distribution 0.703ns)
  Clock Net Delay (Destination): 1.505ns (routing 0.707ns, distribution 0.798ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.196     0.558    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.788 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.933    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.950 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y2 (CLOCK_ROOT)    net (fo=6046, routed)        1.337     2.287    zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X54Y259        FDPE                                         r  zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y259        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.326 f  zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.079     2.405    zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X54Y259        FDPE                                         f  zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.222     0.699    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.404 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.569    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.588 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y2 (CLOCK_ROOT)    net (fo=6046, routed)        1.505     2.093    zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X54Y259        FDPE                                         r  zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism              0.210     2.304    
    SLICE_X54Y259        FDPE (Remov_DFF2_SLICEM_C_PRE)
                                                     -0.020     2.284    zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -2.284    
                         arrival time                           2.405    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.039ns (24.684%)  route 0.119ns (75.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.182ns
    Source Clock Delay      (SCD):    2.362ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Net Delay (Source):      1.412ns (routing 0.634ns, distribution 0.778ns)
  Clock Net Delay (Destination): 1.594ns (routing 0.707ns, distribution 0.887ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.196     0.558    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.788 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.933    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.950 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y2 (CLOCK_ROOT)    net (fo=6046, routed)        1.412     2.362    zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X18Y282        FDPE                                         r  zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y282        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.401 f  zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.119     2.520    zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X16Y283        FDPE                                         f  zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.222     0.699    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.404 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.569    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.588 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y2 (CLOCK_ROOT)    net (fo=6046, routed)        1.594     2.182    zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X16Y283        FDPE                                         r  zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism              0.236     2.418    
    SLICE_X16Y283        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     2.398    zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -2.398    
                         arrival time                           2.520    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.039ns (24.684%)  route 0.119ns (75.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.182ns
    Source Clock Delay      (SCD):    2.362ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Net Delay (Source):      1.412ns (routing 0.634ns, distribution 0.778ns)
  Clock Net Delay (Destination): 1.594ns (routing 0.707ns, distribution 0.887ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.196     0.558    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.788 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.933    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.950 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y2 (CLOCK_ROOT)    net (fo=6046, routed)        1.412     2.362    zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X18Y282        FDPE                                         r  zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y282        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.401 f  zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.119     2.520    zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X16Y283        FDCE                                         f  zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.222     0.699    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.404 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.569    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.588 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y2 (CLOCK_ROOT)    net (fo=6046, routed)        1.594     2.182    zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X16Y283        FDCE                                         r  zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism              0.236     2.418    
    SLICE_X16Y283        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     2.398    zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.398    
                         arrival time                           2.520    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.039ns (24.684%)  route 0.119ns (75.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.182ns
    Source Clock Delay      (SCD):    2.362ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Net Delay (Source):      1.412ns (routing 0.634ns, distribution 0.778ns)
  Clock Net Delay (Destination): 1.594ns (routing 0.707ns, distribution 0.887ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.196     0.558    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.788 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.933    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.950 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y2 (CLOCK_ROOT)    net (fo=6046, routed)        1.412     2.362    zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X18Y282        FDPE                                         r  zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y282        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.401 f  zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.119     2.520    zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X16Y283        FDCE                                         f  zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.222     0.699    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.404 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.569    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.588 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y2 (CLOCK_ROOT)    net (fo=6046, routed)        1.594     2.182    zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X16Y283        FDCE                                         r  zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism              0.236     2.418    
    SLICE_X16Y283        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     2.398    zcu111_tengbe_tx_rx_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.398    
                         arrival time                           2.520    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/CLR
                            (removal check against rising-edge clock user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.041ns (33.607%)  route 0.081ns (66.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.094ns
    Source Clock Delay      (SCD):    2.286ns
    Clock Pessimism Removal (CPR):    -0.210ns
  Clock Net Delay (Source):      1.336ns (routing 0.634ns, distribution 0.702ns)
  Clock Net Delay (Destination): 1.506ns (routing 0.707ns, distribution 0.799ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.196     0.558    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.788 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.933    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.950 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y2 (CLOCK_ROOT)    net (fo=6046, routed)        1.336     2.286    zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X55Y257        FDPE                                         r  zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y257        FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.327 f  zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=43, routed)          0.081     2.408    zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X54Y257        FDCE                                         f  zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.222     0.699    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.404 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.569    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.588 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y2 (CLOCK_ROOT)    net (fo=6046, routed)        1.506     2.094    zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X54Y257        FDCE                                         r  zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/C
                         clock pessimism              0.210     2.305    
    SLICE_X54Y257        FDCE (Remov_AFF_SLICEM_C_CLR)
                                                     -0.020     2.285    zcu111_tengbe_tx_rx_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.285    
                         arrival time                           2.408    
  -------------------------------------------------------------------
                         slack                                  0.124    





