Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o F:/CEDT projects/color_mixer_fpga/codes/v1_adc/parameterized_adc/adc4pwm_isim_beh.exe -prj F:/CEDT projects/color_mixer_fpga/codes/v1_adc/parameterized_adc/adc4pwm_beh.prj work.adc4pwm work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "F:/CEDT projects/color_mixer_fpga/codes/v1_adc/parameterized_adc/adc.v" into library work
WARNING:HDLCompiler:693 - "F:/CEDT projects/color_mixer_fpga/codes/v1_adc/parameterized_adc/adc.v" Line 46: Parameter declaration becomes local in adc with formal parameter declaration list
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module clk_divider
Compiling module delay10us
Compiling module adc_counter(N=8)
Compiling module latch(N=8)
Compiling module pwm(N=8)
Compiling module adc
Compiling module adc_counter(N=6)
Compiling module latch(N=6)
Compiling module pwm(N=6)
Compiling module adc(N=6)
Compiling module adc4pwm
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 5 sub-compilation(s) to finish...
Compiled 12 Verilog Units
Built simulation executable F:/CEDT projects/color_mixer_fpga/codes/v1_adc/parameterized_adc/adc4pwm_isim_beh.exe
Fuse Memory Usage: 28180 KB
Fuse CPU Usage: 530 ms
