Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Fri Aug 25 05:34:50 2023
| Host         : binhkieudo-hotswap running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_artya7_timing_summary_routed.rpt -pb top_artya7_timing_summary_routed.pb -rpx top_artya7_timing_summary_routed.rpx -warn_on_violation
| Design       : top_artya7
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   15          
TIMING-20  Warning   Non-clocked latch               2           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (8)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: u0/spi_inst0/FSM_sequential_spi_seq_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u0/spi_inst0/FSM_sequential_spi_seq_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.931        0.000                      0                 1976        0.051        0.000                      0                 1976        4.020        0.000                       0                   772  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.931        0.000                      0                 1976        0.051        0.000                      0                 1976        4.020        0.000                       0                   772  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.931ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.931ns  (required time - arrival time)
  Source:                 u0/serv_dm/dm_reg_dmcontrol_dmactive_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/serv_dm/data_buf_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.526ns  (logic 1.687ns (22.415%)  route 5.839ns (77.585%))
  Logic Levels:           6  (LUT2=1 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 14.828 - 10.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         1.557     5.108    u0/serv_dm/i_clk_IBUF_BUFG
    SLICE_X52Y55         FDRE                                         r  u0/serv_dm/dm_reg_dmcontrol_dmactive_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y55         FDRE (Prop_fdre_C_Q)         0.518     5.626 f  u0/serv_dm/dm_reg_dmcontrol_dmactive_reg/Q
                         net (fo=31, routed)          1.233     6.859    u0/serv_dm/dm_reg_dmcontrol_dmactive
    SLICE_X43Y52         LUT3 (Prop_lut3_I1_O)        0.124     6.983 f  u0/serv_dm/o_cnt_r[3]_i_1/O
                         net (fo=190, routed)         1.020     8.003    u0/cpu/cpu/state/o_cnt_reg[2]_1
    SLICE_X51Y47         LUT2 (Prop_lut2_I1_O)        0.119     8.122 r  u0/cpu/cpu/state/o_sbus_rdt[1]_i_3/O
                         net (fo=10, routed)          1.019     9.142    u0/cpu/cpu/ctrl/o_sbus_ack_reg_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I2_O)        0.332     9.474 f  u0/cpu/cpu/ctrl/o_sbus_ack_i_4/O
                         net (fo=1, routed)           0.280     9.753    u0/cpu/cpu/ctrl/o_sbus_ack_i_4_n_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I5_O)        0.124     9.877 r  u0/cpu/cpu/ctrl/o_sbus_ack_i_1/O
                         net (fo=3, routed)           0.617    10.494    u0/cpu/cpu/ctrl/o_sbus_ack0
    SLICE_X45Y51         LUT4 (Prop_lut4_I0_O)        0.118    10.612 r  u0/cpu/cpu/ctrl/dci_halt_ack_i_2/O
                         net (fo=5, routed)           0.916    11.528    u0/cpu/cpu/bufreg/data_buf_reg[31]_0
    SLICE_X53Y52         LUT3 (Prop_lut3_I1_O)        0.352    11.880 r  u0/cpu/cpu/bufreg/data_buf[31]_i_1/O
                         net (fo=32, routed)          0.755    12.635    u0/serv_dm/E[0]
    SLICE_X53Y49         FDRE                                         r  u0/serv_dm/data_buf_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         1.456    14.828    u0/serv_dm/i_clk_IBUF_BUFG
    SLICE_X53Y49         FDRE                                         r  u0/serv_dm/data_buf_reg[10]/C
                         clock pessimism              0.180    15.008    
                         clock uncertainty           -0.035    14.972    
    SLICE_X53Y49         FDRE (Setup_fdre_C_CE)      -0.407    14.565    u0/serv_dm/data_buf_reg[10]
  -------------------------------------------------------------------
                         required time                         14.565    
                         arrival time                         -12.635    
  -------------------------------------------------------------------
                         slack                                  1.931    

Slack (MET) :             1.931ns  (required time - arrival time)
  Source:                 u0/serv_dm/dm_reg_dmcontrol_dmactive_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/serv_dm/data_buf_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.526ns  (logic 1.687ns (22.415%)  route 5.839ns (77.585%))
  Logic Levels:           6  (LUT2=1 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 14.828 - 10.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         1.557     5.108    u0/serv_dm/i_clk_IBUF_BUFG
    SLICE_X52Y55         FDRE                                         r  u0/serv_dm/dm_reg_dmcontrol_dmactive_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y55         FDRE (Prop_fdre_C_Q)         0.518     5.626 f  u0/serv_dm/dm_reg_dmcontrol_dmactive_reg/Q
                         net (fo=31, routed)          1.233     6.859    u0/serv_dm/dm_reg_dmcontrol_dmactive
    SLICE_X43Y52         LUT3 (Prop_lut3_I1_O)        0.124     6.983 f  u0/serv_dm/o_cnt_r[3]_i_1/O
                         net (fo=190, routed)         1.020     8.003    u0/cpu/cpu/state/o_cnt_reg[2]_1
    SLICE_X51Y47         LUT2 (Prop_lut2_I1_O)        0.119     8.122 r  u0/cpu/cpu/state/o_sbus_rdt[1]_i_3/O
                         net (fo=10, routed)          1.019     9.142    u0/cpu/cpu/ctrl/o_sbus_ack_reg_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I2_O)        0.332     9.474 f  u0/cpu/cpu/ctrl/o_sbus_ack_i_4/O
                         net (fo=1, routed)           0.280     9.753    u0/cpu/cpu/ctrl/o_sbus_ack_i_4_n_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I5_O)        0.124     9.877 r  u0/cpu/cpu/ctrl/o_sbus_ack_i_1/O
                         net (fo=3, routed)           0.617    10.494    u0/cpu/cpu/ctrl/o_sbus_ack0
    SLICE_X45Y51         LUT4 (Prop_lut4_I0_O)        0.118    10.612 r  u0/cpu/cpu/ctrl/dci_halt_ack_i_2/O
                         net (fo=5, routed)           0.916    11.528    u0/cpu/cpu/bufreg/data_buf_reg[31]_0
    SLICE_X53Y52         LUT3 (Prop_lut3_I1_O)        0.352    11.880 r  u0/cpu/cpu/bufreg/data_buf[31]_i_1/O
                         net (fo=32, routed)          0.755    12.635    u0/serv_dm/E[0]
    SLICE_X53Y49         FDRE                                         r  u0/serv_dm/data_buf_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         1.456    14.828    u0/serv_dm/i_clk_IBUF_BUFG
    SLICE_X53Y49         FDRE                                         r  u0/serv_dm/data_buf_reg[11]/C
                         clock pessimism              0.180    15.008    
                         clock uncertainty           -0.035    14.972    
    SLICE_X53Y49         FDRE (Setup_fdre_C_CE)      -0.407    14.565    u0/serv_dm/data_buf_reg[11]
  -------------------------------------------------------------------
                         required time                         14.565    
                         arrival time                         -12.635    
  -------------------------------------------------------------------
                         slack                                  1.931    

Slack (MET) :             1.931ns  (required time - arrival time)
  Source:                 u0/serv_dm/dm_reg_dmcontrol_dmactive_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/serv_dm/data_buf_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.526ns  (logic 1.687ns (22.415%)  route 5.839ns (77.585%))
  Logic Levels:           6  (LUT2=1 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 14.828 - 10.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         1.557     5.108    u0/serv_dm/i_clk_IBUF_BUFG
    SLICE_X52Y55         FDRE                                         r  u0/serv_dm/dm_reg_dmcontrol_dmactive_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y55         FDRE (Prop_fdre_C_Q)         0.518     5.626 f  u0/serv_dm/dm_reg_dmcontrol_dmactive_reg/Q
                         net (fo=31, routed)          1.233     6.859    u0/serv_dm/dm_reg_dmcontrol_dmactive
    SLICE_X43Y52         LUT3 (Prop_lut3_I1_O)        0.124     6.983 f  u0/serv_dm/o_cnt_r[3]_i_1/O
                         net (fo=190, routed)         1.020     8.003    u0/cpu/cpu/state/o_cnt_reg[2]_1
    SLICE_X51Y47         LUT2 (Prop_lut2_I1_O)        0.119     8.122 r  u0/cpu/cpu/state/o_sbus_rdt[1]_i_3/O
                         net (fo=10, routed)          1.019     9.142    u0/cpu/cpu/ctrl/o_sbus_ack_reg_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I2_O)        0.332     9.474 f  u0/cpu/cpu/ctrl/o_sbus_ack_i_4/O
                         net (fo=1, routed)           0.280     9.753    u0/cpu/cpu/ctrl/o_sbus_ack_i_4_n_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I5_O)        0.124     9.877 r  u0/cpu/cpu/ctrl/o_sbus_ack_i_1/O
                         net (fo=3, routed)           0.617    10.494    u0/cpu/cpu/ctrl/o_sbus_ack0
    SLICE_X45Y51         LUT4 (Prop_lut4_I0_O)        0.118    10.612 r  u0/cpu/cpu/ctrl/dci_halt_ack_i_2/O
                         net (fo=5, routed)           0.916    11.528    u0/cpu/cpu/bufreg/data_buf_reg[31]_0
    SLICE_X53Y52         LUT3 (Prop_lut3_I1_O)        0.352    11.880 r  u0/cpu/cpu/bufreg/data_buf[31]_i_1/O
                         net (fo=32, routed)          0.755    12.635    u0/serv_dm/E[0]
    SLICE_X53Y49         FDRE                                         r  u0/serv_dm/data_buf_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         1.456    14.828    u0/serv_dm/i_clk_IBUF_BUFG
    SLICE_X53Y49         FDRE                                         r  u0/serv_dm/data_buf_reg[12]/C
                         clock pessimism              0.180    15.008    
                         clock uncertainty           -0.035    14.972    
    SLICE_X53Y49         FDRE (Setup_fdre_C_CE)      -0.407    14.565    u0/serv_dm/data_buf_reg[12]
  -------------------------------------------------------------------
                         required time                         14.565    
                         arrival time                         -12.635    
  -------------------------------------------------------------------
                         slack                                  1.931    

Slack (MET) :             1.931ns  (required time - arrival time)
  Source:                 u0/serv_dm/dm_reg_dmcontrol_dmactive_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/serv_dm/data_buf_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.526ns  (logic 1.687ns (22.415%)  route 5.839ns (77.585%))
  Logic Levels:           6  (LUT2=1 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 14.828 - 10.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         1.557     5.108    u0/serv_dm/i_clk_IBUF_BUFG
    SLICE_X52Y55         FDRE                                         r  u0/serv_dm/dm_reg_dmcontrol_dmactive_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y55         FDRE (Prop_fdre_C_Q)         0.518     5.626 f  u0/serv_dm/dm_reg_dmcontrol_dmactive_reg/Q
                         net (fo=31, routed)          1.233     6.859    u0/serv_dm/dm_reg_dmcontrol_dmactive
    SLICE_X43Y52         LUT3 (Prop_lut3_I1_O)        0.124     6.983 f  u0/serv_dm/o_cnt_r[3]_i_1/O
                         net (fo=190, routed)         1.020     8.003    u0/cpu/cpu/state/o_cnt_reg[2]_1
    SLICE_X51Y47         LUT2 (Prop_lut2_I1_O)        0.119     8.122 r  u0/cpu/cpu/state/o_sbus_rdt[1]_i_3/O
                         net (fo=10, routed)          1.019     9.142    u0/cpu/cpu/ctrl/o_sbus_ack_reg_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I2_O)        0.332     9.474 f  u0/cpu/cpu/ctrl/o_sbus_ack_i_4/O
                         net (fo=1, routed)           0.280     9.753    u0/cpu/cpu/ctrl/o_sbus_ack_i_4_n_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I5_O)        0.124     9.877 r  u0/cpu/cpu/ctrl/o_sbus_ack_i_1/O
                         net (fo=3, routed)           0.617    10.494    u0/cpu/cpu/ctrl/o_sbus_ack0
    SLICE_X45Y51         LUT4 (Prop_lut4_I0_O)        0.118    10.612 r  u0/cpu/cpu/ctrl/dci_halt_ack_i_2/O
                         net (fo=5, routed)           0.916    11.528    u0/cpu/cpu/bufreg/data_buf_reg[31]_0
    SLICE_X53Y52         LUT3 (Prop_lut3_I1_O)        0.352    11.880 r  u0/cpu/cpu/bufreg/data_buf[31]_i_1/O
                         net (fo=32, routed)          0.755    12.635    u0/serv_dm/E[0]
    SLICE_X53Y49         FDRE                                         r  u0/serv_dm/data_buf_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         1.456    14.828    u0/serv_dm/i_clk_IBUF_BUFG
    SLICE_X53Y49         FDRE                                         r  u0/serv_dm/data_buf_reg[13]/C
                         clock pessimism              0.180    15.008    
                         clock uncertainty           -0.035    14.972    
    SLICE_X53Y49         FDRE (Setup_fdre_C_CE)      -0.407    14.565    u0/serv_dm/data_buf_reg[13]
  -------------------------------------------------------------------
                         required time                         14.565    
                         arrival time                         -12.635    
  -------------------------------------------------------------------
                         slack                                  1.931    

Slack (MET) :             1.931ns  (required time - arrival time)
  Source:                 u0/serv_dm/dm_reg_dmcontrol_dmactive_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/serv_dm/data_buf_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.526ns  (logic 1.687ns (22.415%)  route 5.839ns (77.585%))
  Logic Levels:           6  (LUT2=1 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 14.828 - 10.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         1.557     5.108    u0/serv_dm/i_clk_IBUF_BUFG
    SLICE_X52Y55         FDRE                                         r  u0/serv_dm/dm_reg_dmcontrol_dmactive_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y55         FDRE (Prop_fdre_C_Q)         0.518     5.626 f  u0/serv_dm/dm_reg_dmcontrol_dmactive_reg/Q
                         net (fo=31, routed)          1.233     6.859    u0/serv_dm/dm_reg_dmcontrol_dmactive
    SLICE_X43Y52         LUT3 (Prop_lut3_I1_O)        0.124     6.983 f  u0/serv_dm/o_cnt_r[3]_i_1/O
                         net (fo=190, routed)         1.020     8.003    u0/cpu/cpu/state/o_cnt_reg[2]_1
    SLICE_X51Y47         LUT2 (Prop_lut2_I1_O)        0.119     8.122 r  u0/cpu/cpu/state/o_sbus_rdt[1]_i_3/O
                         net (fo=10, routed)          1.019     9.142    u0/cpu/cpu/ctrl/o_sbus_ack_reg_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I2_O)        0.332     9.474 f  u0/cpu/cpu/ctrl/o_sbus_ack_i_4/O
                         net (fo=1, routed)           0.280     9.753    u0/cpu/cpu/ctrl/o_sbus_ack_i_4_n_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I5_O)        0.124     9.877 r  u0/cpu/cpu/ctrl/o_sbus_ack_i_1/O
                         net (fo=3, routed)           0.617    10.494    u0/cpu/cpu/ctrl/o_sbus_ack0
    SLICE_X45Y51         LUT4 (Prop_lut4_I0_O)        0.118    10.612 r  u0/cpu/cpu/ctrl/dci_halt_ack_i_2/O
                         net (fo=5, routed)           0.916    11.528    u0/cpu/cpu/bufreg/data_buf_reg[31]_0
    SLICE_X53Y52         LUT3 (Prop_lut3_I1_O)        0.352    11.880 r  u0/cpu/cpu/bufreg/data_buf[31]_i_1/O
                         net (fo=32, routed)          0.755    12.635    u0/serv_dm/E[0]
    SLICE_X53Y49         FDRE                                         r  u0/serv_dm/data_buf_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         1.456    14.828    u0/serv_dm/i_clk_IBUF_BUFG
    SLICE_X53Y49         FDRE                                         r  u0/serv_dm/data_buf_reg[14]/C
                         clock pessimism              0.180    15.008    
                         clock uncertainty           -0.035    14.972    
    SLICE_X53Y49         FDRE (Setup_fdre_C_CE)      -0.407    14.565    u0/serv_dm/data_buf_reg[14]
  -------------------------------------------------------------------
                         required time                         14.565    
                         arrival time                         -12.635    
  -------------------------------------------------------------------
                         slack                                  1.931    

Slack (MET) :             1.931ns  (required time - arrival time)
  Source:                 u0/serv_dm/dm_reg_dmcontrol_dmactive_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/serv_dm/data_buf_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.526ns  (logic 1.687ns (22.415%)  route 5.839ns (77.585%))
  Logic Levels:           6  (LUT2=1 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 14.828 - 10.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         1.557     5.108    u0/serv_dm/i_clk_IBUF_BUFG
    SLICE_X52Y55         FDRE                                         r  u0/serv_dm/dm_reg_dmcontrol_dmactive_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y55         FDRE (Prop_fdre_C_Q)         0.518     5.626 f  u0/serv_dm/dm_reg_dmcontrol_dmactive_reg/Q
                         net (fo=31, routed)          1.233     6.859    u0/serv_dm/dm_reg_dmcontrol_dmactive
    SLICE_X43Y52         LUT3 (Prop_lut3_I1_O)        0.124     6.983 f  u0/serv_dm/o_cnt_r[3]_i_1/O
                         net (fo=190, routed)         1.020     8.003    u0/cpu/cpu/state/o_cnt_reg[2]_1
    SLICE_X51Y47         LUT2 (Prop_lut2_I1_O)        0.119     8.122 r  u0/cpu/cpu/state/o_sbus_rdt[1]_i_3/O
                         net (fo=10, routed)          1.019     9.142    u0/cpu/cpu/ctrl/o_sbus_ack_reg_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I2_O)        0.332     9.474 f  u0/cpu/cpu/ctrl/o_sbus_ack_i_4/O
                         net (fo=1, routed)           0.280     9.753    u0/cpu/cpu/ctrl/o_sbus_ack_i_4_n_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I5_O)        0.124     9.877 r  u0/cpu/cpu/ctrl/o_sbus_ack_i_1/O
                         net (fo=3, routed)           0.617    10.494    u0/cpu/cpu/ctrl/o_sbus_ack0
    SLICE_X45Y51         LUT4 (Prop_lut4_I0_O)        0.118    10.612 r  u0/cpu/cpu/ctrl/dci_halt_ack_i_2/O
                         net (fo=5, routed)           0.916    11.528    u0/cpu/cpu/bufreg/data_buf_reg[31]_0
    SLICE_X53Y52         LUT3 (Prop_lut3_I1_O)        0.352    11.880 r  u0/cpu/cpu/bufreg/data_buf[31]_i_1/O
                         net (fo=32, routed)          0.755    12.635    u0/serv_dm/E[0]
    SLICE_X53Y49         FDRE                                         r  u0/serv_dm/data_buf_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         1.456    14.828    u0/serv_dm/i_clk_IBUF_BUFG
    SLICE_X53Y49         FDRE                                         r  u0/serv_dm/data_buf_reg[1]/C
                         clock pessimism              0.180    15.008    
                         clock uncertainty           -0.035    14.972    
    SLICE_X53Y49         FDRE (Setup_fdre_C_CE)      -0.407    14.565    u0/serv_dm/data_buf_reg[1]
  -------------------------------------------------------------------
                         required time                         14.565    
                         arrival time                         -12.635    
  -------------------------------------------------------------------
                         slack                                  1.931    

Slack (MET) :             1.931ns  (required time - arrival time)
  Source:                 u0/serv_dm/dm_reg_dmcontrol_dmactive_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/serv_dm/data_buf_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.526ns  (logic 1.687ns (22.415%)  route 5.839ns (77.585%))
  Logic Levels:           6  (LUT2=1 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 14.828 - 10.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         1.557     5.108    u0/serv_dm/i_clk_IBUF_BUFG
    SLICE_X52Y55         FDRE                                         r  u0/serv_dm/dm_reg_dmcontrol_dmactive_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y55         FDRE (Prop_fdre_C_Q)         0.518     5.626 f  u0/serv_dm/dm_reg_dmcontrol_dmactive_reg/Q
                         net (fo=31, routed)          1.233     6.859    u0/serv_dm/dm_reg_dmcontrol_dmactive
    SLICE_X43Y52         LUT3 (Prop_lut3_I1_O)        0.124     6.983 f  u0/serv_dm/o_cnt_r[3]_i_1/O
                         net (fo=190, routed)         1.020     8.003    u0/cpu/cpu/state/o_cnt_reg[2]_1
    SLICE_X51Y47         LUT2 (Prop_lut2_I1_O)        0.119     8.122 r  u0/cpu/cpu/state/o_sbus_rdt[1]_i_3/O
                         net (fo=10, routed)          1.019     9.142    u0/cpu/cpu/ctrl/o_sbus_ack_reg_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I2_O)        0.332     9.474 f  u0/cpu/cpu/ctrl/o_sbus_ack_i_4/O
                         net (fo=1, routed)           0.280     9.753    u0/cpu/cpu/ctrl/o_sbus_ack_i_4_n_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I5_O)        0.124     9.877 r  u0/cpu/cpu/ctrl/o_sbus_ack_i_1/O
                         net (fo=3, routed)           0.617    10.494    u0/cpu/cpu/ctrl/o_sbus_ack0
    SLICE_X45Y51         LUT4 (Prop_lut4_I0_O)        0.118    10.612 r  u0/cpu/cpu/ctrl/dci_halt_ack_i_2/O
                         net (fo=5, routed)           0.916    11.528    u0/cpu/cpu/bufreg/data_buf_reg[31]_0
    SLICE_X53Y52         LUT3 (Prop_lut3_I1_O)        0.352    11.880 r  u0/cpu/cpu/bufreg/data_buf[31]_i_1/O
                         net (fo=32, routed)          0.755    12.635    u0/serv_dm/E[0]
    SLICE_X53Y49         FDRE                                         r  u0/serv_dm/data_buf_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         1.456    14.828    u0/serv_dm/i_clk_IBUF_BUFG
    SLICE_X53Y49         FDRE                                         r  u0/serv_dm/data_buf_reg[2]/C
                         clock pessimism              0.180    15.008    
                         clock uncertainty           -0.035    14.972    
    SLICE_X53Y49         FDRE (Setup_fdre_C_CE)      -0.407    14.565    u0/serv_dm/data_buf_reg[2]
  -------------------------------------------------------------------
                         required time                         14.565    
                         arrival time                         -12.635    
  -------------------------------------------------------------------
                         slack                                  1.931    

Slack (MET) :             1.931ns  (required time - arrival time)
  Source:                 u0/serv_dm/dm_reg_dmcontrol_dmactive_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/serv_dm/data_buf_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.526ns  (logic 1.687ns (22.415%)  route 5.839ns (77.585%))
  Logic Levels:           6  (LUT2=1 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 14.828 - 10.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         1.557     5.108    u0/serv_dm/i_clk_IBUF_BUFG
    SLICE_X52Y55         FDRE                                         r  u0/serv_dm/dm_reg_dmcontrol_dmactive_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y55         FDRE (Prop_fdre_C_Q)         0.518     5.626 f  u0/serv_dm/dm_reg_dmcontrol_dmactive_reg/Q
                         net (fo=31, routed)          1.233     6.859    u0/serv_dm/dm_reg_dmcontrol_dmactive
    SLICE_X43Y52         LUT3 (Prop_lut3_I1_O)        0.124     6.983 f  u0/serv_dm/o_cnt_r[3]_i_1/O
                         net (fo=190, routed)         1.020     8.003    u0/cpu/cpu/state/o_cnt_reg[2]_1
    SLICE_X51Y47         LUT2 (Prop_lut2_I1_O)        0.119     8.122 r  u0/cpu/cpu/state/o_sbus_rdt[1]_i_3/O
                         net (fo=10, routed)          1.019     9.142    u0/cpu/cpu/ctrl/o_sbus_ack_reg_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I2_O)        0.332     9.474 f  u0/cpu/cpu/ctrl/o_sbus_ack_i_4/O
                         net (fo=1, routed)           0.280     9.753    u0/cpu/cpu/ctrl/o_sbus_ack_i_4_n_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I5_O)        0.124     9.877 r  u0/cpu/cpu/ctrl/o_sbus_ack_i_1/O
                         net (fo=3, routed)           0.617    10.494    u0/cpu/cpu/ctrl/o_sbus_ack0
    SLICE_X45Y51         LUT4 (Prop_lut4_I0_O)        0.118    10.612 r  u0/cpu/cpu/ctrl/dci_halt_ack_i_2/O
                         net (fo=5, routed)           0.916    11.528    u0/cpu/cpu/bufreg/data_buf_reg[31]_0
    SLICE_X53Y52         LUT3 (Prop_lut3_I1_O)        0.352    11.880 r  u0/cpu/cpu/bufreg/data_buf[31]_i_1/O
                         net (fo=32, routed)          0.755    12.635    u0/serv_dm/E[0]
    SLICE_X53Y49         FDRE                                         r  u0/serv_dm/data_buf_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         1.456    14.828    u0/serv_dm/i_clk_IBUF_BUFG
    SLICE_X53Y49         FDRE                                         r  u0/serv_dm/data_buf_reg[9]/C
                         clock pessimism              0.180    15.008    
                         clock uncertainty           -0.035    14.972    
    SLICE_X53Y49         FDRE (Setup_fdre_C_CE)      -0.407    14.565    u0/serv_dm/data_buf_reg[9]
  -------------------------------------------------------------------
                         required time                         14.565    
                         arrival time                         -12.635    
  -------------------------------------------------------------------
                         slack                                  1.931    

Slack (MET) :             2.092ns  (required time - arrival time)
  Source:                 u0/serv_dm/dm_reg_dmcontrol_dmactive_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/serv_dm/data_buf_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.401ns  (logic 1.687ns (22.795%)  route 5.714ns (77.205%))
  Logic Levels:           6  (LUT2=1 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 14.828 - 10.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         1.557     5.108    u0/serv_dm/i_clk_IBUF_BUFG
    SLICE_X52Y55         FDRE                                         r  u0/serv_dm/dm_reg_dmcontrol_dmactive_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y55         FDRE (Prop_fdre_C_Q)         0.518     5.626 f  u0/serv_dm/dm_reg_dmcontrol_dmactive_reg/Q
                         net (fo=31, routed)          1.233     6.859    u0/serv_dm/dm_reg_dmcontrol_dmactive
    SLICE_X43Y52         LUT3 (Prop_lut3_I1_O)        0.124     6.983 f  u0/serv_dm/o_cnt_r[3]_i_1/O
                         net (fo=190, routed)         1.020     8.003    u0/cpu/cpu/state/o_cnt_reg[2]_1
    SLICE_X51Y47         LUT2 (Prop_lut2_I1_O)        0.119     8.122 r  u0/cpu/cpu/state/o_sbus_rdt[1]_i_3/O
                         net (fo=10, routed)          1.019     9.142    u0/cpu/cpu/ctrl/o_sbus_ack_reg_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I2_O)        0.332     9.474 f  u0/cpu/cpu/ctrl/o_sbus_ack_i_4/O
                         net (fo=1, routed)           0.280     9.753    u0/cpu/cpu/ctrl/o_sbus_ack_i_4_n_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I5_O)        0.124     9.877 r  u0/cpu/cpu/ctrl/o_sbus_ack_i_1/O
                         net (fo=3, routed)           0.617    10.494    u0/cpu/cpu/ctrl/o_sbus_ack0
    SLICE_X45Y51         LUT4 (Prop_lut4_I0_O)        0.118    10.612 r  u0/cpu/cpu/ctrl/dci_halt_ack_i_2/O
                         net (fo=5, routed)           0.916    11.528    u0/cpu/cpu/bufreg/data_buf_reg[31]_0
    SLICE_X53Y52         LUT3 (Prop_lut3_I1_O)        0.352    11.880 r  u0/cpu/cpu/bufreg/data_buf[31]_i_1/O
                         net (fo=32, routed)          0.630    12.509    u0/serv_dm/E[0]
    SLICE_X54Y49         FDRE                                         r  u0/serv_dm/data_buf_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         1.456    14.828    u0/serv_dm/i_clk_IBUF_BUFG
    SLICE_X54Y49         FDRE                                         r  u0/serv_dm/data_buf_reg[3]/C
                         clock pessimism              0.180    15.008    
                         clock uncertainty           -0.035    14.972    
    SLICE_X54Y49         FDRE (Setup_fdre_C_CE)      -0.371    14.601    u0/serv_dm/data_buf_reg[3]
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                         -12.509    
  -------------------------------------------------------------------
                         slack                                  2.092    

Slack (MET) :             2.092ns  (required time - arrival time)
  Source:                 u0/serv_dm/dm_reg_dmcontrol_dmactive_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/serv_dm/data_buf_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.401ns  (logic 1.687ns (22.795%)  route 5.714ns (77.205%))
  Logic Levels:           6  (LUT2=1 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 14.828 - 10.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         1.557     5.108    u0/serv_dm/i_clk_IBUF_BUFG
    SLICE_X52Y55         FDRE                                         r  u0/serv_dm/dm_reg_dmcontrol_dmactive_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y55         FDRE (Prop_fdre_C_Q)         0.518     5.626 f  u0/serv_dm/dm_reg_dmcontrol_dmactive_reg/Q
                         net (fo=31, routed)          1.233     6.859    u0/serv_dm/dm_reg_dmcontrol_dmactive
    SLICE_X43Y52         LUT3 (Prop_lut3_I1_O)        0.124     6.983 f  u0/serv_dm/o_cnt_r[3]_i_1/O
                         net (fo=190, routed)         1.020     8.003    u0/cpu/cpu/state/o_cnt_reg[2]_1
    SLICE_X51Y47         LUT2 (Prop_lut2_I1_O)        0.119     8.122 r  u0/cpu/cpu/state/o_sbus_rdt[1]_i_3/O
                         net (fo=10, routed)          1.019     9.142    u0/cpu/cpu/ctrl/o_sbus_ack_reg_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I2_O)        0.332     9.474 f  u0/cpu/cpu/ctrl/o_sbus_ack_i_4/O
                         net (fo=1, routed)           0.280     9.753    u0/cpu/cpu/ctrl/o_sbus_ack_i_4_n_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I5_O)        0.124     9.877 r  u0/cpu/cpu/ctrl/o_sbus_ack_i_1/O
                         net (fo=3, routed)           0.617    10.494    u0/cpu/cpu/ctrl/o_sbus_ack0
    SLICE_X45Y51         LUT4 (Prop_lut4_I0_O)        0.118    10.612 r  u0/cpu/cpu/ctrl/dci_halt_ack_i_2/O
                         net (fo=5, routed)           0.916    11.528    u0/cpu/cpu/bufreg/data_buf_reg[31]_0
    SLICE_X53Y52         LUT3 (Prop_lut3_I1_O)        0.352    11.880 r  u0/cpu/cpu/bufreg/data_buf[31]_i_1/O
                         net (fo=32, routed)          0.630    12.509    u0/serv_dm/E[0]
    SLICE_X54Y49         FDRE                                         r  u0/serv_dm/data_buf_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         1.456    14.828    u0/serv_dm/i_clk_IBUF_BUFG
    SLICE_X54Y49         FDRE                                         r  u0/serv_dm/data_buf_reg[4]/C
                         clock pessimism              0.180    15.008    
                         clock uncertainty           -0.035    14.972    
    SLICE_X54Y49         FDRE (Setup_fdre_C_CE)      -0.371    14.601    u0/serv_dm/data_buf_reg[4]
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                         -12.509    
  -------------------------------------------------------------------
                         slack                                  2.092    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 u0/cpu/cpu/bufreg2/dat_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/ram/mem_reg_1/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.291%)  route 0.124ns (46.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         0.562     1.475    u0/cpu/cpu/bufreg2/i_clk_IBUF_BUFG
    SLICE_X48Y54         FDRE                                         r  u0/cpu/cpu/bufreg2/dat_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y54         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  u0/cpu/cpu/bufreg2/dat_reg[27]/Q
                         net (fo=3, routed)           0.124     1.740    u0/ram/p_1_in[27]
    RAMB36_X1Y10         RAMB36E1                                     r  u0/ram/mem_reg_1/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         0.874     2.032    u0/ram/i_clk_IBUF_BUFG
    RAMB36_X1Y10         RAMB36E1                                     r  u0/ram/mem_reg_1/CLKARDCLK
                         clock pessimism             -0.498     1.534    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[11])
                                                      0.155     1.689    u0/ram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 u0/serv_dm/data_buf_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/serv_dm/o_dmi_rsp_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.186ns (42.127%)  route 0.256ns (57.873%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         0.569     1.482    u0/serv_dm/i_clk_IBUF_BUFG
    SLICE_X53Y49         FDRE                                         r  u0/serv_dm/data_buf_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  u0/serv_dm/data_buf_reg[10]/Q
                         net (fo=2, routed)           0.256     1.879    u0/serv_dm/data_buf_reg_n_0_[10]
    SLICE_X54Y54         LUT6 (Prop_lut6_I2_O)        0.045     1.924 r  u0/serv_dm/o_dmi_rsp_data[10]_i_1/O
                         net (fo=1, routed)           0.000     1.924    u0/serv_dm/o_dmi_rsp_data[10]_i_1_n_0
    SLICE_X54Y54         FDRE                                         r  u0/serv_dm/o_dmi_rsp_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         0.832     1.991    u0/serv_dm/i_clk_IBUF_BUFG
    SLICE_X54Y54         FDRE                                         r  u0/serv_dm/o_dmi_rsp_data_reg[10]/C
                         clock pessimism             -0.245     1.746    
    SLICE_X54Y54         FDRE (Hold_fdre_C_D)         0.120     1.866    u0/serv_dm/o_dmi_rsp_data_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 u0/cpu/cpu/bufreg2/dat_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/ram/mem_reg_1/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.856%)  route 0.131ns (48.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         0.563     1.476    u0/cpu/cpu/bufreg2/i_clk_IBUF_BUFG
    SLICE_X49Y50         FDRE                                         r  u0/cpu/cpu/bufreg2/dat_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  u0/cpu/cpu/bufreg2/dat_reg[22]/Q
                         net (fo=3, routed)           0.131     1.748    u0/ram/p_1_in[22]
    RAMB36_X1Y10         RAMB36E1                                     r  u0/ram/mem_reg_1/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         0.874     2.032    u0/ram/i_clk_IBUF_BUFG
    RAMB36_X1Y10         RAMB36E1                                     r  u0/ram/mem_reg_1/CLKARDCLK
                         clock pessimism             -0.498     1.534    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.155     1.689    u0/ram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 u0/cpu/cpu/ctrl/o_ibus_adr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/rom_inst0/o_wb_rdt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.183ns (41.356%)  route 0.259ns (58.644%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         0.567     1.480    u0/cpu/cpu/ctrl/i_clk_IBUF_BUFG
    SLICE_X44Y49         FDRE                                         r  u0/cpu/cpu/ctrl/o_ibus_adr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  u0/cpu/cpu/ctrl/o_ibus_adr_reg[6]/Q
                         net (fo=29, routed)          0.259     1.881    u0/cpu/cpu/ctrl/o_ibus_adr_reg[7]_0[5]
    SLICE_X47Y50         LUT5 (Prop_lut5_I0_O)        0.042     1.923 r  u0/cpu/cpu/ctrl/o_wb_rdt[20]_i_1/O
                         net (fo=1, routed)           0.000     1.923    u0/rom_inst0/D[15]
    SLICE_X47Y50         FDRE                                         r  u0/rom_inst0/o_wb_rdt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         0.831     1.989    u0/rom_inst0/i_clk_IBUF_BUFG
    SLICE_X47Y50         FDRE                                         r  u0/rom_inst0/o_wb_rdt_reg[20]/C
                         clock pessimism             -0.245     1.744    
    SLICE_X47Y50         FDRE (Hold_fdre_C_D)         0.107     1.851    u0/rom_inst0/o_wb_rdt_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 u0/serv_dtm/dmi_wdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/serv_dm/data_buf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.230ns (49.415%)  route 0.235ns (50.585%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         0.563     1.476    u0/serv_dtm/i_clk_IBUF_BUFG
    SLICE_X55Y51         FDRE                                         r  u0/serv_dtm/dmi_wdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y51         FDRE (Prop_fdre_C_Q)         0.128     1.604 r  u0/serv_dtm/dmi_wdata_reg[2]/Q
                         net (fo=32, routed)          0.235     1.840    u0/serv_dtm/dmi_wdata_reg[31]_0[2]
    SLICE_X53Y49         LUT3 (Prop_lut3_I0_O)        0.102     1.942 r  u0/serv_dtm/data_buf[2]_i_1/O
                         net (fo=1, routed)           0.000     1.942    u0/serv_dm/D[2]
    SLICE_X53Y49         FDRE                                         r  u0/serv_dm/data_buf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         0.840     1.998    u0/serv_dm/i_clk_IBUF_BUFG
    SLICE_X53Y49         FDRE                                         r  u0/serv_dm/data_buf_reg[2]/C
                         clock pessimism             -0.245     1.753    
    SLICE_X53Y49         FDRE (Hold_fdre_C_D)         0.107     1.860    u0/serv_dm/data_buf_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 u0/cpu/cpu/ctrl/o_ibus_adr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/rom_inst0/o_wb_rdt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.186ns (41.751%)  route 0.259ns (58.249%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         0.567     1.480    u0/cpu/cpu/ctrl/i_clk_IBUF_BUFG
    SLICE_X44Y49         FDRE                                         r  u0/cpu/cpu/ctrl/o_ibus_adr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  u0/cpu/cpu/ctrl/o_ibus_adr_reg[6]/Q
                         net (fo=29, routed)          0.259     1.881    u0/cpu/cpu/ctrl/o_ibus_adr_reg[7]_0[5]
    SLICE_X47Y50         LUT5 (Prop_lut5_I0_O)        0.045     1.926 r  u0/cpu/cpu/ctrl/o_wb_rdt[18]_i_1/O
                         net (fo=1, routed)           0.000     1.926    u0/rom_inst0/D[14]
    SLICE_X47Y50         FDRE                                         r  u0/rom_inst0/o_wb_rdt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         0.831     1.989    u0/rom_inst0/i_clk_IBUF_BUFG
    SLICE_X47Y50         FDRE                                         r  u0/rom_inst0/o_wb_rdt_reg[18]/C
                         clock pessimism             -0.245     1.744    
    SLICE_X47Y50         FDRE (Hold_fdre_C_D)         0.091     1.835    u0/rom_inst0/o_wb_rdt_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 u0/cpu/cpu/bufreg2/dat_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/ram/mem_reg_0/DIADI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.292%)  route 0.192ns (57.708%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         0.569     1.482    u0/cpu/cpu/bufreg2/i_clk_IBUF_BUFG
    SLICE_X51Y49         FDRE                                         r  u0/cpu/cpu/bufreg2/dat_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  u0/cpu/cpu/bufreg2/dat_reg[13]/Q
                         net (fo=3, routed)           0.192     1.816    u0/ram/p_1_in[13]
    RAMB36_X1Y9          RAMB36E1                                     r  u0/ram/mem_reg_0/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         0.881     2.039    u0/ram/i_clk_IBUF_BUFG
    RAMB36_X1Y9          RAMB36E1                                     r  u0/ram/mem_reg_0/CLKARDCLK
                         clock pessimism             -0.479     1.561    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[13])
                                                      0.155     1.716    u0/ram/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 u0/cpu/cpu/bufreg2/dat_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/ram/mem_reg_1/DIADI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.266%)  route 0.193ns (57.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         0.562     1.475    u0/cpu/cpu/bufreg2/i_clk_IBUF_BUFG
    SLICE_X51Y53         FDRE                                         r  u0/cpu/cpu/bufreg2/dat_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y53         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  u0/cpu/cpu/bufreg2/dat_reg[29]/Q
                         net (fo=3, routed)           0.193     1.809    u0/ram/p_1_in[29]
    RAMB36_X1Y10         RAMB36E1                                     r  u0/ram/mem_reg_1/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         0.874     2.032    u0/ram/i_clk_IBUF_BUFG
    RAMB36_X1Y10         RAMB36E1                                     r  u0/ram/mem_reg_1/CLKARDCLK
                         clock pessimism             -0.478     1.554    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[13])
                                                      0.155     1.709    u0/ram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 u0/cpu/cpu/bufreg2/dat_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/ram/mem_reg_1/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.077%)  route 0.172ns (54.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         0.563     1.476    u0/cpu/cpu/bufreg2/i_clk_IBUF_BUFG
    SLICE_X48Y50         FDRE                                         r  u0/cpu/cpu/bufreg2/dat_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y50         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  u0/cpu/cpu/bufreg2/dat_reg[17]/Q
                         net (fo=3, routed)           0.172     1.789    u0/ram/p_1_in[17]
    RAMB36_X1Y10         RAMB36E1                                     r  u0/ram/mem_reg_1/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         0.874     2.032    u0/ram/i_clk_IBUF_BUFG
    RAMB36_X1Y10         RAMB36E1                                     r  u0/ram/mem_reg_1/CLKARDCLK
                         clock pessimism             -0.498     1.534    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.155     1.689    u0/ram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 u0/cpu/cpu/bufreg2/dat_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/ram/mem_reg_1/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.203%)  route 0.193ns (57.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         0.562     1.475    u0/cpu/cpu/bufreg2/i_clk_IBUF_BUFG
    SLICE_X51Y53         FDRE                                         r  u0/cpu/cpu/bufreg2/dat_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y53         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  u0/cpu/cpu/bufreg2/dat_reg[25]/Q
                         net (fo=3, routed)           0.193     1.810    u0/ram/p_1_in[25]
    RAMB36_X1Y10         RAMB36E1                                     r  u0/ram/mem_reg_1/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         0.874     2.032    u0/ram/i_clk_IBUF_BUFG
    RAMB36_X1Y10         RAMB36E1                                     r  u0/ram/mem_reg_1/CLKARDCLK
                         clock pessimism             -0.478     1.554    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[9])
                                                      0.155     1.709    u0/ram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.101    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y22    u0/cpu/rf_ram/memory_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y22    u0/cpu/rf_ram/memory_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y9     u0/ram/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y10    u0/ram/mem_reg_1/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X51Y56    r_rstn_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X56Y58    r_rstn_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X56Y58    r_rstn_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X56Y58    r_rstn_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X42Y54    u0/cpu/cpu/alu/add_cy_r_reg/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y58    u0/serv_dtm/tap_reg_idcode_reg[15]_srl13___u0_serv_dtm_tap_reg_idcode_reg_r_11/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y58    u0/serv_dtm/tap_reg_idcode_reg[15]_srl13___u0_serv_dtm_tap_reg_idcode_reg_r_11/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y58    u0/serv_dtm/tap_reg_idcode_reg[7]_srl2___u0_serv_dtm_tap_reg_idcode_reg_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y58    u0/serv_dtm/tap_reg_idcode_reg[7]_srl2___u0_serv_dtm_tap_reg_idcode_reg_r_0/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y56    r_rstn_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y56    r_rstn_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y58    r_rstn_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y58    r_rstn_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y58    r_rstn_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y58    r_rstn_reg[2]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y58    u0/serv_dtm/tap_reg_idcode_reg[15]_srl13___u0_serv_dtm_tap_reg_idcode_reg_r_11/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y58    u0/serv_dtm/tap_reg_idcode_reg[15]_srl13___u0_serv_dtm_tap_reg_idcode_reg_r_11/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y58    u0/serv_dtm/tap_reg_idcode_reg[7]_srl2___u0_serv_dtm_tap_reg_idcode_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y58    u0/serv_dtm/tap_reg_idcode_reg[7]_srl2___u0_serv_dtm_tap_reg_idcode_reg_r_0/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y56    r_rstn_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y56    r_rstn_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y58    r_rstn_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y58    r_rstn_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y58    r_rstn_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y58    r_rstn_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 boot_mode
                            (input port)
  Destination:            boot_led
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.771ns  (logic 5.048ns (42.887%)  route 6.723ns (57.113%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  boot_mode (IN)
                         net (fo=0)                   0.000     0.000    boot_mode
    A8                   IBUF (Prop_ibuf_I_O)         1.541     1.541 r  boot_mode_IBUF_inst/O
                         net (fo=2, routed)           6.723     8.264    boot_led_OBUF
    J5                   OBUF (Prop_obuf_I_O)         3.507    11.771 r  boot_led_OBUF_inst/O
                         net (fo=0)                   0.000    11.771    boot_led
    J5                                                                r  boot_led (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 boot_mode
                            (input port)
  Destination:            boot_led
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.132ns  (logic 1.517ns (36.709%)  route 2.615ns (63.291%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  boot_mode (IN)
                         net (fo=0)                   0.000     0.000    boot_mode
    A8                   IBUF (Prop_ibuf_I_O)         0.308     0.308 r  boot_mode_IBUF_inst/O
                         net (fo=2, routed)           2.615     2.923    boot_led_OBUF
    J5                   OBUF (Prop_obuf_I_O)         1.208     4.132 r  boot_led_OBUF_inst/O
                         net (fo=0)                   0.000     4.132    boot_led
    J5                                                                r  boot_led (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u0/spi_inst0/FSM_sequential_spi_seq_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.564ns  (logic 4.126ns (48.180%)  route 4.438ns (51.819%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         1.569     5.121    u0/spi_inst0/i_clk_IBUF_BUFG
    SLICE_X41Y48         FDRE                                         r  u0/spi_inst0/FSM_sequential_spi_seq_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.456     5.577 r  u0/spi_inst0/FSM_sequential_spi_seq_reg[1]/Q
                         net (fo=12, routed)          0.693     6.269    u0/spi_inst0/spi_seq[1]
    SLICE_X41Y48         LUT2 (Prop_lut2_I0_O)        0.124     6.393 r  u0/spi_inst0/SCK_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.745    10.139    SCK_OBUF
    D12                  OBUF (Prop_obuf_I_O)         3.546    13.685 r  SCK_OBUF_inst/O
                         net (fo=0)                   0.000    13.685    SCK
    D12                                                               r  SCK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/setup_reg0/status_reg[19]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_prog_flash
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.302ns  (logic 4.188ns (50.449%)  route 4.114ns (49.551%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         1.569     5.121    u0/setup_reg0/i_clk_IBUF_BUFG
    SLICE_X42Y47         FDRE                                         r  u0/setup_reg0/status_reg[19]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.478     5.599 r  u0/setup_reg0/status_reg[19]_lopt_replica/Q
                         net (fo=1, routed)           4.114     9.713    lopt_1
    T10                  OBUF (Prop_obuf_I_O)         3.710    13.423 r  o_prog_flash_OBUF_inst/O
                         net (fo=0)                   0.000    13.423    o_prog_flash
    T10                                                               r  o_prog_flash (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/spi_inst0/CSn_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CSn
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.139ns  (logic 4.046ns (49.714%)  route 4.093ns (50.286%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         1.553     5.104    u0/spi_inst0/i_clk_IBUF_BUFG
    SLICE_X42Y50         FDSE                                         r  u0/spi_inst0/CSn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDSE (Prop_fdse_C_Q)         0.518     5.622 r  u0/spi_inst0/CSn_reg/Q
                         net (fo=1, routed)           4.093     9.715    CSn_OBUF
    G13                  OBUF (Prop_obuf_I_O)         3.528    13.243 r  CSn_OBUF_inst/O
                         net (fo=0)                   0.000    13.243    CSn
    G13                                                               r  CSn (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/spi_inst0/sr8_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOSI
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.980ns  (logic 4.163ns (52.165%)  route 3.817ns (47.835%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         1.570     5.122    u0/spi_inst0/i_clk_IBUF_BUFG
    SLICE_X45Y48         FDRE                                         r  u0/spi_inst0/sr8_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y48         FDRE (Prop_fdre_C_Q)         0.419     5.541 r  u0/spi_inst0/sr8_reg[7]/Q
                         net (fo=2, routed)           3.817     9.358    MOSI_OBUF
    B11                  OBUF (Prop_obuf_I_O)         3.744    13.102 r  MOSI_OBUF_inst/O
                         net (fo=0)                   0.000    13.102    MOSI
    B11                                                               r  MOSI (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/setup_reg0/status_reg[18]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_prog_cmplt
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.965ns  (logic 4.064ns (51.021%)  route 3.901ns (48.979%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         1.568     5.120    u0/setup_reg0/i_clk_IBUF_BUFG
    SLICE_X42Y45         FDRE                                         r  u0/setup_reg0/status_reg[18]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y45         FDRE (Prop_fdre_C_Q)         0.518     5.638 r  u0/setup_reg0/status_reg[18]_lopt_replica/Q
                         net (fo=1, routed)           3.901     9.539    lopt
    T9                   OBUF (Prop_obuf_I_O)         3.546    13.085 r  o_prog_cmplt_OBUF_inst/O
                         net (fo=0)                   0.000    13.085    o_prog_cmplt
    T9                                                                r  o_prog_cmplt (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/serv_dtm/r_tdo_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_tdo
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.977ns  (logic 4.003ns (57.369%)  route 2.974ns (42.631%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         1.551     5.102    u0/serv_dtm/i_clk_IBUF_BUFG
    SLICE_X47Y59         FDRE                                         r  u0/serv_dtm/r_tdo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y59         FDRE (Prop_fdre_C_Q)         0.456     5.558 r  u0/serv_dtm/r_tdo_reg/Q
                         net (fo=1, routed)           2.974     8.533    jtag_tdo_OBUF
    J17                  OBUF (Prop_obuf_I_O)         3.547    12.079 r  jtag_tdo_OBUF_inst/O
                         net (fo=0)                   0.000    12.079    jtag_tdo
    J17                                                               r  jtag_tdo (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/gpio/o_gpio_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.796ns  (logic 4.043ns (59.495%)  route 2.753ns (40.505%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         1.569     5.121    u0/gpio/i_clk_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  u0/gpio/o_gpio_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518     5.639 r  u0/gpio/o_gpio_reg/Q
                         net (fo=3, routed)           2.753     8.392    q_OBUF
    H5                   OBUF (Prop_obuf_I_O)         3.525    11.917 r  q_OBUF_inst/O
                         net (fo=0)                   0.000    11.917    q
    H5                                                                r  q (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/cpu/cpu/state/o_cnt_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/spi_inst0/FSM_sequential_spi_seq_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.778ns  (logic 1.266ns (26.494%)  route 3.512ns (73.506%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         1.551     5.102    u0/cpu/cpu/state/i_clk_IBUF_BUFG
    SLICE_X38Y54         FDRE                                         r  u0/cpu/cpu/state/o_cnt_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.518     5.620 f  u0/cpu/cpu/state/o_cnt_r_reg[1]/Q
                         net (fo=5, routed)           0.818     6.439    u0/cpu/cpu/state/p_0_in14_in
    SLICE_X38Y55         LUT4 (Prop_lut4_I1_O)        0.152     6.591 f  u0/cpu/cpu/state/o_cnt_r[0]_i_3/O
                         net (fo=18, routed)          0.946     7.537    u0/cpu/cpu/decode/cnt_en
    SLICE_X41Y52         LUT5 (Prop_lut5_I1_O)        0.348     7.885 f  u0/cpu/cpu/decode/o_wb_cpu_ack_i_3/O
                         net (fo=8, routed)           0.498     8.383    u0/cpu/cpu/bufreg/CSn_reg_0
    SLICE_X42Y50         LUT6 (Prop_lut6_I3_O)        0.124     8.507 r  u0/cpu/cpu/bufreg/FSM_sequential_spi_seq_next_reg[0]_i_4/O
                         net (fo=12, routed)          0.772     9.279    u0/spi_inst0/bc_reg[0]_0
    SLICE_X42Y47         LUT6 (Prop_lut6_I5_O)        0.124     9.403 r  u0/spi_inst0/FSM_sequential_spi_seq_next_reg[0]_i_1/O
                         net (fo=1, routed)           0.478     9.881    u0/spi_inst0/spi_seq_next__0[0]
    SLICE_X40Y47         LDCE                                         r  u0/spi_inst0/FSM_sequential_spi_seq_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/spi_inst0/FSM_sequential_spi_seq_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/spi_inst0/FSM_sequential_spi_seq_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.974ns  (logic 0.609ns (30.850%)  route 1.365ns (69.150%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         1.569     5.121    u0/spi_inst0/i_clk_IBUF_BUFG
    SLICE_X41Y48         FDRE                                         r  u0/spi_inst0/FSM_sequential_spi_seq_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.456     5.577 r  u0/spi_inst0/FSM_sequential_spi_seq_reg[1]/Q
                         net (fo=12, routed)          0.877     6.453    u0/spi_inst0/spi_seq[1]
    SLICE_X42Y48         LUT4 (Prop_lut4_I2_O)        0.153     6.606 r  u0/spi_inst0/FSM_sequential_spi_seq_next_reg[1]_i_1/O
                         net (fo=1, routed)           0.488     7.095    u0/spi_inst0/spi_seq_next__0[1]
    SLICE_X40Y48         LDCE                                         r  u0/spi_inst0/FSM_sequential_spi_seq_next_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u0/spi_inst0/bc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/spi_inst0/FSM_sequential_spi_seq_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.542ns  (logic 0.209ns (38.558%)  route 0.333ns (61.442%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         0.566     1.479    u0/spi_inst0/i_clk_IBUF_BUFG
    SLICE_X42Y47         FDRE                                         r  u0/spi_inst0/bc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.164     1.643 f  u0/spi_inst0/bc_reg[2]/Q
                         net (fo=2, routed)           0.174     1.818    u0/spi_inst0/bc[2]
    SLICE_X42Y47         LUT6 (Prop_lut6_I3_O)        0.045     1.863 r  u0/spi_inst0/FSM_sequential_spi_seq_next_reg[0]_i_1/O
                         net (fo=1, routed)           0.159     2.021    u0/spi_inst0/spi_seq_next__0[0]
    SLICE_X40Y47         LDCE                                         r  u0/spi_inst0/FSM_sequential_spi_seq_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/spi_inst0/cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/spi_inst0/FSM_sequential_spi_seq_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.584ns  (logic 0.250ns (42.811%)  route 0.334ns (57.189%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         0.566     1.479    u0/spi_inst0/i_clk_IBUF_BUFG
    SLICE_X42Y48         FDRE                                         r  u0/spi_inst0/cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.148     1.627 r  u0/spi_inst0/cc_reg[1]/Q
                         net (fo=6, routed)           0.170     1.797    u0/spi_inst0/cc[1]
    SLICE_X42Y48         LUT4 (Prop_lut4_I1_O)        0.102     1.899 r  u0/spi_inst0/FSM_sequential_spi_seq_next_reg[1]_i_1/O
                         net (fo=1, routed)           0.164     2.063    u0/spi_inst0/spi_seq_next__0[1]
    SLICE_X40Y48         LDCE                                         r  u0/spi_inst0/FSM_sequential_spi_seq_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/gpio/o_gpio_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.251ns  (logic 1.390ns (61.760%)  route 0.861ns (38.240%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         0.566     1.479    u0/gpio/i_clk_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  u0/gpio/o_gpio_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     1.643 r  u0/gpio/o_gpio_reg/Q
                         net (fo=3, routed)           0.861     2.504    q_OBUF
    H5                   OBUF (Prop_obuf_I_O)         1.226     3.731 r  q_OBUF_inst/O
                         net (fo=0)                   0.000     3.731    q
    H5                                                                r  q (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/serv_dtm/r_tdo_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_tdo
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.295ns  (logic 1.388ns (60.501%)  route 0.906ns (39.499%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         0.559     1.472    u0/serv_dtm/i_clk_IBUF_BUFG
    SLICE_X47Y59         FDRE                                         r  u0/serv_dtm/r_tdo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y59         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  u0/serv_dtm/r_tdo_reg/Q
                         net (fo=1, routed)           0.906     2.520    jtag_tdo_OBUF
    J17                  OBUF (Prop_obuf_I_O)         1.247     3.767 r  jtag_tdo_OBUF_inst/O
                         net (fo=0)                   0.000     3.767    jtag_tdo
    J17                                                               r  jtag_tdo (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/spi_inst0/sr8_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOSI
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.781ns  (logic 1.450ns (52.141%)  route 1.331ns (47.859%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         0.567     1.480    u0/spi_inst0/i_clk_IBUF_BUFG
    SLICE_X45Y48         FDRE                                         r  u0/spi_inst0/sr8_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y48         FDRE (Prop_fdre_C_Q)         0.128     1.608 r  u0/spi_inst0/sr8_reg[7]/Q
                         net (fo=2, routed)           1.331     2.940    MOSI_OBUF
    B11                  OBUF (Prop_obuf_I_O)         1.322     4.262 r  MOSI_OBUF_inst/O
                         net (fo=0)                   0.000     4.262    MOSI
    B11                                                               r  MOSI (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/spi_inst0/CSn_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CSn
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.804ns  (logic 1.393ns (49.685%)  route 1.411ns (50.315%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         0.560     1.473    u0/spi_inst0/i_clk_IBUF_BUFG
    SLICE_X42Y50         FDSE                                         r  u0/spi_inst0/CSn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDSE (Prop_fdse_C_Q)         0.164     1.637 r  u0/spi_inst0/CSn_reg/Q
                         net (fo=1, routed)           1.411     3.048    CSn_OBUF
    G13                  OBUF (Prop_obuf_I_O)         1.229     4.277 r  CSn_OBUF_inst/O
                         net (fo=0)                   0.000     4.277    CSn
    G13                                                               r  CSn (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/setup_reg0/status_reg[18]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_prog_cmplt
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.825ns  (logic 1.411ns (49.936%)  route 1.414ns (50.064%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         0.565     1.478    u0/setup_reg0/i_clk_IBUF_BUFG
    SLICE_X42Y45         FDRE                                         r  u0/setup_reg0/status_reg[18]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y45         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  u0/setup_reg0/status_reg[18]_lopt_replica/Q
                         net (fo=1, routed)           1.414     3.057    lopt
    T9                   OBUF (Prop_obuf_I_O)         1.247     4.303 r  o_prog_cmplt_OBUF_inst/O
                         net (fo=0)                   0.000     4.303    o_prog_cmplt
    T9                                                                r  o_prog_cmplt (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/spi_inst0/FSM_sequential_spi_seq_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.910ns  (logic 1.433ns (49.246%)  route 1.477ns (50.754%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         0.566     1.479    u0/spi_inst0/i_clk_IBUF_BUFG
    SLICE_X41Y48         FDRE                                         r  u0/spi_inst0/FSM_sequential_spi_seq_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.141     1.620 f  u0/spi_inst0/FSM_sequential_spi_seq_reg[0]/Q
                         net (fo=12, routed)          0.193     1.813    u0/spi_inst0/spi_seq[0]
    SLICE_X41Y48         LUT2 (Prop_lut2_I1_O)        0.045     1.858 r  u0/spi_inst0/SCK_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.284     3.142    SCK_OBUF
    D12                  OBUF (Prop_obuf_I_O)         1.247     4.389 r  SCK_OBUF_inst/O
                         net (fo=0)                   0.000     4.389    SCK
    D12                                                               r  SCK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/setup_reg0/status_reg[19]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_prog_flash
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.953ns  (logic 1.441ns (48.804%)  route 1.512ns (51.196%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         0.566     1.479    u0/setup_reg0/i_clk_IBUF_BUFG
    SLICE_X42Y47         FDRE                                         r  u0/setup_reg0/status_reg[19]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.148     1.627 r  u0/setup_reg0/status_reg[19]_lopt_replica/Q
                         net (fo=1, routed)           1.512     3.139    lopt_1
    T10                  OBUF (Prop_obuf_I_O)         1.293     4.433 r  o_prog_flash_OBUF_inst/O
                         net (fo=0)                   0.000     4.433    o_prog_flash
    T10                                                               r  o_prog_flash (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 boot_mode
                            (input port)
  Destination:            u0/setup_reg0/status_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.934ns  (logic 1.541ns (25.966%)  route 4.393ns (74.034%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.807ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  boot_mode (IN)
                         net (fo=0)                   0.000     0.000    boot_mode
    A8                   IBUF (Prop_ibuf_I_O)         1.541     1.541 r  boot_mode_IBUF_inst/O
                         net (fo=2, routed)           4.393     5.934    u0/setup_reg0/status_reg[17]_0[1]
    SLICE_X45Y51         FDRE                                         r  u0/setup_reg0/status_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         1.436     4.807    u0/setup_reg0/i_clk_IBUF_BUFG
    SLICE_X45Y51         FDRE                                         r  u0/setup_reg0/status_reg[16]/C

Slack:                    inf
  Source:                 prog_mode
                            (input port)
  Destination:            u0/setup_reg0/status_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.765ns  (logic 1.512ns (26.219%)  route 4.254ns (73.781%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.823ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 r  prog_mode (IN)
                         net (fo=0)                   0.000     0.000    prog_mode
    C11                  IBUF (Prop_ibuf_I_O)         1.512     1.512 r  prog_mode_IBUF_inst/O
                         net (fo=1, routed)           4.254     5.765    u0/setup_reg0/status_reg[17]_0[2]
    SLICE_X42Y49         FDRE                                         r  u0/setup_reg0/status_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         1.451     4.823    u0/setup_reg0/i_clk_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  u0/setup_reg0/status_reg[17]/C

Slack:                    inf
  Source:                 MISO
                            (input port)
  Destination:            u0/spi_inst0/sr8_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.230ns  (logic 1.633ns (31.233%)  route 3.596ns (68.767%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.824ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A11                                               0.000     0.000 r  MISO (IN)
                         net (fo=0)                   0.000     0.000    MISO
    A11                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  MISO_IBUF_inst/O
                         net (fo=1, routed)           3.596     5.106    u0/cpu/cpu/bufreg2/MISO_IBUF
    SLICE_X45Y48         LUT3 (Prop_lut3_I2_O)        0.124     5.230 r  u0/cpu/cpu/bufreg2/sr8[0]_i_1/O
                         net (fo=1, routed)           0.000     5.230    u0/spi_inst0/D[0]
    SLICE_X45Y48         FDRE                                         r  u0/spi_inst0/sr8_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         1.452     4.824    u0/spi_inst0/i_clk_IBUF_BUFG
    SLICE_X45Y48         FDRE                                         r  u0/spi_inst0/sr8_reg[0]/C

Slack:                    inf
  Source:                 i_rstn
                            (input port)
  Destination:            r_rstn_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.290ns  (logic 1.638ns (38.169%)  route 2.653ns (61.831%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.810ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  i_rstn (IN)
                         net (fo=0)                   0.000     0.000    i_rstn
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  i_rstn_IBUF_inst/O
                         net (fo=1, routed)           1.919     3.433    i_rstn_IBUF
    SLICE_X56Y58         LUT1 (Prop_lut1_I0_O)        0.124     3.557 r  r_rstn[3]_i_1/O
                         net (fo=4, routed)           0.733     4.290    p_0_in
    SLICE_X51Y56         FDRE                                         r  r_rstn_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         1.439     4.810    i_clk_IBUF_BUFG
    SLICE_X51Y56         FDRE                                         r  r_rstn_reg[0]/C

Slack:                    inf
  Source:                 i_rstn
                            (input port)
  Destination:            r_rstn_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.098ns  (logic 1.638ns (39.958%)  route 2.461ns (60.042%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.810ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  i_rstn (IN)
                         net (fo=0)                   0.000     0.000    i_rstn
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  i_rstn_IBUF_inst/O
                         net (fo=1, routed)           1.919     3.433    i_rstn_IBUF
    SLICE_X56Y58         LUT1 (Prop_lut1_I0_O)        0.124     3.557 r  r_rstn[3]_i_1/O
                         net (fo=4, routed)           0.541     4.098    p_0_in
    SLICE_X56Y58         FDRE                                         r  r_rstn_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         1.439     4.810    i_clk_IBUF_BUFG
    SLICE_X56Y58         FDRE                                         r  r_rstn_reg[1]/C

Slack:                    inf
  Source:                 i_rstn
                            (input port)
  Destination:            r_rstn_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.098ns  (logic 1.638ns (39.958%)  route 2.461ns (60.042%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.810ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  i_rstn (IN)
                         net (fo=0)                   0.000     0.000    i_rstn
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  i_rstn_IBUF_inst/O
                         net (fo=1, routed)           1.919     3.433    i_rstn_IBUF
    SLICE_X56Y58         LUT1 (Prop_lut1_I0_O)        0.124     3.557 r  r_rstn[3]_i_1/O
                         net (fo=4, routed)           0.541     4.098    p_0_in
    SLICE_X56Y58         FDRE                                         r  r_rstn_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         1.439     4.810    i_clk_IBUF_BUFG
    SLICE_X56Y58         FDRE                                         r  r_rstn_reg[2]/C

Slack:                    inf
  Source:                 i_rstn
                            (input port)
  Destination:            r_rstn_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.098ns  (logic 1.638ns (39.958%)  route 2.461ns (60.042%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.810ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  i_rstn (IN)
                         net (fo=0)                   0.000     0.000    i_rstn
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  i_rstn_IBUF_inst/O
                         net (fo=1, routed)           1.919     3.433    i_rstn_IBUF
    SLICE_X56Y58         LUT1 (Prop_lut1_I0_O)        0.124     3.557 r  r_rstn[3]_i_1/O
                         net (fo=4, routed)           0.541     4.098    p_0_in
    SLICE_X56Y58         FDRE                                         r  r_rstn_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         1.439     4.810    i_clk_IBUF_BUFG
    SLICE_X56Y58         FDRE                                         r  r_rstn_reg[3]/C

Slack:                    inf
  Source:                 jtag_trst
                            (input port)
  Destination:            u0/serv_dtm/tap_sync_trst_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.991ns  (logic 1.508ns (37.781%)  route 2.483ns (62.219%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.804ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E15                                               0.000     0.000 r  jtag_trst (IN)
                         net (fo=0)                   0.000     0.000    jtag_trst
    E15                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  jtag_trst_IBUF_inst/O
                         net (fo=1, routed)           2.483     3.991    u0/serv_dtm/tap_sync_trst_r_reg[0]_0[0]
    SLICE_X45Y60         FDRE                                         r  u0/serv_dtm/tap_sync_trst_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         1.433     4.804    u0/serv_dtm/i_clk_IBUF_BUFG
    SLICE_X45Y60         FDRE                                         r  u0/serv_dtm/tap_sync_trst_r_reg[0]/C

Slack:                    inf
  Source:                 jtag_tck
                            (input port)
  Destination:            u0/serv_dtm/tap_sync_tck_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.855ns  (logic 1.507ns (39.089%)  route 2.348ns (60.911%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.804ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C15                                               0.000     0.000 r  jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck
    C15                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.348     3.855    u0/serv_dtm/tap_sync_tck_r_reg[0]_0[0]
    SLICE_X46Y60         FDRE                                         r  u0/serv_dtm/tap_sync_tck_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         1.433     4.804    u0/serv_dtm/i_clk_IBUF_BUFG
    SLICE_X46Y60         FDRE                                         r  u0/serv_dtm/tap_sync_tck_r_reg[0]/C

Slack:                    inf
  Source:                 jtag_tdi
                            (input port)
  Destination:            u0/serv_dtm/tap_sync_tdi_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.851ns  (logic 1.510ns (39.208%)  route 2.341ns (60.792%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.804ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E16                                               0.000     0.000 r  jtag_tdi (IN)
                         net (fo=0)                   0.000     0.000    jtag_tdi
    E16                  IBUF (Prop_ibuf_I_O)         1.510     1.510 r  jtag_tdi_IBUF_inst/O
                         net (fo=1, routed)           2.341     3.851    u0/serv_dtm/tap_sync_tdi_r_reg[0]_0[0]
    SLICE_X44Y60         FDRE                                         r  u0/serv_dtm/tap_sync_tdi_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         1.433     4.804    u0/serv_dtm/i_clk_IBUF_BUFG
    SLICE_X44Y60         FDRE                                         r  u0/serv_dtm/tap_sync_tdi_r_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u0/spi_inst0/FSM_sequential_spi_seq_next_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            u0/spi_inst0/FSM_sequential_spi_seq_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.158ns (57.753%)  route 0.116ns (42.247%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         LDCE                         0.000     0.000 r  u0/spi_inst0/FSM_sequential_spi_seq_next_reg[0]/G
    SLICE_X40Y47         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u0/spi_inst0/FSM_sequential_spi_seq_next_reg[0]/Q
                         net (fo=1, routed)           0.116     0.274    u0/spi_inst0/spi_seq_next[0]
    SLICE_X41Y48         FDRE                                         r  u0/spi_inst0/FSM_sequential_spi_seq_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         0.836     1.994    u0/spi_inst0/i_clk_IBUF_BUFG
    SLICE_X41Y48         FDRE                                         r  u0/spi_inst0/FSM_sequential_spi_seq_reg[0]/C

Slack:                    inf
  Source:                 u0/spi_inst0/FSM_sequential_spi_seq_next_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            u0/spi_inst0/FSM_sequential_spi_seq_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.332ns  (logic 0.158ns (47.612%)  route 0.174ns (52.388%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         LDCE                         0.000     0.000 r  u0/spi_inst0/FSM_sequential_spi_seq_next_reg[1]/G
    SLICE_X40Y48         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u0/spi_inst0/FSM_sequential_spi_seq_next_reg[1]/Q
                         net (fo=1, routed)           0.174     0.332    u0/spi_inst0/spi_seq_next[1]
    SLICE_X41Y48         FDRE                                         r  u0/spi_inst0/FSM_sequential_spi_seq_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         0.836     1.994    u0/spi_inst0/i_clk_IBUF_BUFG
    SLICE_X41Y48         FDRE                                         r  u0/spi_inst0/FSM_sequential_spi_seq_reg[1]/C

Slack:                    inf
  Source:                 jtag_tms
                            (input port)
  Destination:            u0/serv_dtm/tap_sync_tms_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.265ns  (logic 0.275ns (21.748%)  route 0.990ns (78.252%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D15                                               0.000     0.000 r  jtag_tms (IN)
                         net (fo=0)                   0.000     0.000    jtag_tms
    D15                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  jtag_tms_IBUF_inst/O
                         net (fo=1, routed)           0.990     1.265    u0/serv_dtm/tap_sync_tms_r_reg[0]_0[0]
    SLICE_X42Y59         FDRE                                         r  u0/serv_dtm/tap_sync_tms_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         0.828     1.986    u0/serv_dtm/i_clk_IBUF_BUFG
    SLICE_X42Y59         FDRE                                         r  u0/serv_dtm/tap_sync_tms_r_reg[0]/C

Slack:                    inf
  Source:                 jtag_tck
                            (input port)
  Destination:            u0/serv_dtm/tap_sync_tck_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.279ns  (logic 0.275ns (21.472%)  route 1.004ns (78.528%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C15                                               0.000     0.000 r  jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck
    C15                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.004     1.279    u0/serv_dtm/tap_sync_tck_r_reg[0]_0[0]
    SLICE_X46Y60         FDRE                                         r  u0/serv_dtm/tap_sync_tck_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         0.828     1.986    u0/serv_dtm/i_clk_IBUF_BUFG
    SLICE_X46Y60         FDRE                                         r  u0/serv_dtm/tap_sync_tck_r_reg[0]/C

Slack:                    inf
  Source:                 jtag_tdi
                            (input port)
  Destination:            u0/serv_dtm/tap_sync_tdi_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.291ns  (logic 0.277ns (21.478%)  route 1.014ns (78.522%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E16                                               0.000     0.000 r  jtag_tdi (IN)
                         net (fo=0)                   0.000     0.000    jtag_tdi
    E16                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  jtag_tdi_IBUF_inst/O
                         net (fo=1, routed)           1.014     1.291    u0/serv_dtm/tap_sync_tdi_r_reg[0]_0[0]
    SLICE_X44Y60         FDRE                                         r  u0/serv_dtm/tap_sync_tdi_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         0.828     1.986    u0/serv_dtm/i_clk_IBUF_BUFG
    SLICE_X44Y60         FDRE                                         r  u0/serv_dtm/tap_sync_tdi_r_reg[0]/C

Slack:                    inf
  Source:                 i_rstn
                            (input port)
  Destination:            r_rstn_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.301ns  (logic 0.326ns (25.068%)  route 0.975ns (74.932%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  i_rstn (IN)
                         net (fo=0)                   0.000     0.000    i_rstn
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 f  i_rstn_IBUF_inst/O
                         net (fo=1, routed)           0.788     1.069    i_rstn_IBUF
    SLICE_X56Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.114 r  r_rstn[3]_i_1/O
                         net (fo=4, routed)           0.186     1.301    p_0_in
    SLICE_X56Y58         FDRE                                         r  r_rstn_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         0.831     1.990    i_clk_IBUF_BUFG
    SLICE_X56Y58         FDRE                                         r  r_rstn_reg[1]/C

Slack:                    inf
  Source:                 i_rstn
                            (input port)
  Destination:            r_rstn_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.301ns  (logic 0.326ns (25.068%)  route 0.975ns (74.932%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  i_rstn (IN)
                         net (fo=0)                   0.000     0.000    i_rstn
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 f  i_rstn_IBUF_inst/O
                         net (fo=1, routed)           0.788     1.069    i_rstn_IBUF
    SLICE_X56Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.114 r  r_rstn[3]_i_1/O
                         net (fo=4, routed)           0.186     1.301    p_0_in
    SLICE_X56Y58         FDRE                                         r  r_rstn_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         0.831     1.990    i_clk_IBUF_BUFG
    SLICE_X56Y58         FDRE                                         r  r_rstn_reg[2]/C

Slack:                    inf
  Source:                 i_rstn
                            (input port)
  Destination:            r_rstn_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.301ns  (logic 0.326ns (25.068%)  route 0.975ns (74.932%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  i_rstn (IN)
                         net (fo=0)                   0.000     0.000    i_rstn
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 f  i_rstn_IBUF_inst/O
                         net (fo=1, routed)           0.788     1.069    i_rstn_IBUF
    SLICE_X56Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.114 r  r_rstn[3]_i_1/O
                         net (fo=4, routed)           0.186     1.301    p_0_in
    SLICE_X56Y58         FDRE                                         r  r_rstn_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         0.831     1.990    i_clk_IBUF_BUFG
    SLICE_X56Y58         FDRE                                         r  r_rstn_reg[3]/C

Slack:                    inf
  Source:                 jtag_trst
                            (input port)
  Destination:            u0/serv_dtm/tap_sync_trst_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.328ns  (logic 0.275ns (20.744%)  route 1.052ns (79.256%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E15                                               0.000     0.000 r  jtag_trst (IN)
                         net (fo=0)                   0.000     0.000    jtag_trst
    E15                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  jtag_trst_IBUF_inst/O
                         net (fo=1, routed)           1.052     1.328    u0/serv_dtm/tap_sync_trst_r_reg[0]_0[0]
    SLICE_X45Y60         FDRE                                         r  u0/serv_dtm/tap_sync_trst_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         0.828     1.986    u0/serv_dtm/i_clk_IBUF_BUFG
    SLICE_X45Y60         FDRE                                         r  u0/serv_dtm/tap_sync_trst_r_reg[0]/C

Slack:                    inf
  Source:                 i_rstn
                            (input port)
  Destination:            r_rstn_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.405ns  (logic 0.326ns (23.210%)  route 1.079ns (76.790%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  i_rstn (IN)
                         net (fo=0)                   0.000     0.000    i_rstn
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 f  i_rstn_IBUF_inst/O
                         net (fo=1, routed)           0.788     1.069    i_rstn_IBUF
    SLICE_X56Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.114 r  r_rstn[3]_i_1/O
                         net (fo=4, routed)           0.290     1.405    p_0_in
    SLICE_X51Y56         FDRE                                         r  r_rstn_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=771, routed)         0.832     1.991    i_clk_IBUF_BUFG
    SLICE_X51Y56         FDRE                                         r  r_rstn_reg[0]/C





