Documentation of the design project titlted "ANALYSIS OF DIFFERENT KINDS OF SAMPLE AND HOLD ARCHITECTURES IN 180nm TECHNOLOGY".

A Sample and Hold (S/H) Circuit is primarily used in conjunction with Analog-to-Digital Converters (ADC) to sample and maintain 
an analog input signal for conversion. 
It is employed at the front-end of the ADC to relax the sampling time constraints, allowing for more accurate signal processing. 
Acts as an interface between the analog world and digital signal processing systems, ensuring precise signal acquisition and conversion.


Types of Sample and Hold architectures:
1) Open loop architecture
2) Closed loop architecture
3) Closed loop with pedestal error cancellation
4) Switched capacitor architecture
5) Current mode architecture

 Performance metrics 
‚Ä¢ Acquisition time, tacq ‚Äì time taken to stabilize the output. 
‚Ä¢ Hold settling time, ths ‚Äì time taken to stabilize sampled output 
‚Ä¢ Dynamic range           - ratio between the maximum and minimum signal 
levels that a system can process without distortion or significant loss of 
information. 
‚Ä¢ Non-linearity error     - non linear shift in the curve 
‚Ä¢ Aperture jitter ‚Äì time window for the output to settle after clock transition. 
‚Ä¢Pedestral error voltage - offset that appears in the signal, often due to system 
imperfections or drift. It results in the output signal being incorrectly displaced 
from the true baseline (zero or expected reference point). 
‚Ä¢Gain error      - 1-tan(ùúÉ) 
‚Ä¢Hold mode feedthrough  
‚Ä¢Droop rate   - the rate at which capacitor‚Äôs stored voltage value is reducing. 
‚Ä¢Signal to noise ratio (SNR) ‚Äì signal power/rms of noise 
‚Ä¢Signal to (noise+distortion) ratio (SNDR) ‚Äì signal power / signalpower ‚Äì 1st harmonic amplitude

