<profile>
  <RunData>
    <RUN_TYPE>impl</RUN_TYPE>
    <VIVADO_VERSION>v.2024.2</VIVADO_VERSION>
    <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
  </RunData>
  <TimingReport>
    <TargetClockPeriod>10.000</TargetClockPeriod>
    <AchievedClockPeriod>7.351</AchievedClockPeriod>
    <CLOCK_NAME>ap_clk</CLOCK_NAME>
    <CP_FINAL>7.351</CP_FINAL>
    <CP_ROUTE>7.351</CP_ROUTE>
    <CP_SYNTH>3.824</CP_SYNTH>
    <CP_TARGET>10.000</CP_TARGET>
    <SLACK_FINAL>2.649</SLACK_FINAL>
    <SLACK_ROUTE>2.649</SLACK_ROUTE>
    <SLACK_SYNTH>6.176</SLACK_SYNTH>
    <TIMING_MET>TRUE</TIMING_MET>
    <TNS_FINAL>0.000</TNS_FINAL>
    <TNS_ROUTE>0.000</TNS_ROUTE>
    <TNS_SYNTH>0.000</TNS_SYNTH>
    <WNS_FINAL>2.649</WNS_FINAL>
    <WNS_ROUTE>2.649</WNS_ROUTE>
    <WNS_SYNTH>6.176</WNS_SYNTH>
  </TimingReport>
  <AreaReport>
    <Resources>
      <BRAM>0</BRAM>
      <CLB>1036</CLB>
      <DSP>208</DSP>
      <FF>3675</FF>
      <LATCH>0</LATCH>
      <LUT>6622</LUT>
      <SRL>24</SRL>
      <URAM>0</URAM>
    </Resources>
    <AvailableResources>
      <BRAM>288</BRAM>
      <CLB>14640</CLB>
      <DSP>1248</DSP>
      <FF>234240</FF>
      <LUT>117120</LUT>
      <URAM>64</URAM>
    </AvailableResources>
  </AreaReport>
  <RtlModules>
    <RtlModule CELL="inst" DEPTH="0" IS_TOP="1" TYPE="function" MODULENAME="FIR_HLS" DISPNAME="inst" RTLNAME="FIR_HLS">
      <SubModules count="3">p_0_FIR_filtertest_fu_827 regslice_both_input_r_U regslice_both_output_r_U</SubModules>
      <Resources DSP="208" FF="3675" LUT="6622"/>
      <LocalResources FF="2"/>
    </RtlModule>
    <RtlModule CELL="inst/p_0_FIR_filtertest_fu_827" DEPTH="1" TYPE="function" MODULENAME="FIR_filtertest" DISPNAME="p_0_FIR_filtertest_fu_827" RTLNAME="FIR_HLS_FIR_filtertest">
      <SubModules count="12">mul_16s_10s_25_1_1_U1 mul_16s_7ns_23_1_1_U13 mul_16s_7ns_23_1_1_U8 mul_16s_7s_23_1_1_U14 mul_16s_8ns_24_1_1_U2 mul_16s_8ns_24_1_1_U22 mul_16s_8ns_24_1_1_U3 mul_16s_8ns_24_1_1_U5 mul_16s_8s_24_1_1_U18 mul_16s_8s_24_1_1_U23 mul_16s_9s_25_1_1_U37 mul_16s_9s_25_1_1_U38</SubModules>
      <Resources DSP="208" FF="3579" LUT="5084"/>
      <LocalResources DSP="196" FF="3579" LUT="4486"/>
    </RtlModule>
    <RtlModule CELL="inst/p_0_FIR_filtertest_fu_827/mul_16s_10s_25_1_1_U1" DEPTH="2" TYPE="resource" MODULENAME="mul_16s_10s_25_1_1" DISPNAME="mul_16s_10s_25_1_1_U1" RTLNAME="FIR_HLS_mul_16s_10s_25_1_1">
      <Resources DSP="1" LUT="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_25_1_1_U1" SOURCE="FIR_HLS.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln39" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/p_0_FIR_filtertest_fu_827/mul_16s_7ns_23_1_1_U13" DEPTH="2" TYPE="resource" MODULENAME="mul_16s_7ns_23_1_1" DISPNAME="mul_16s_7ns_23_1_1_U13" RTLNAME="FIR_HLS_mul_16s_7ns_23_1_1">
      <Resources DSP="1" LUT="48"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7ns_23_1_1_U13" SOURCE="FIR_HLS.cpp:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_11" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/p_0_FIR_filtertest_fu_827/mul_16s_7ns_23_1_1_U8" DEPTH="2" TYPE="resource" MODULENAME="mul_16s_7ns_23_1_1" DISPNAME="mul_16s_7ns_23_1_1_U8" RTLNAME="FIR_HLS_mul_16s_7ns_23_1_1">
      <Resources DSP="1" LUT="48"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7ns_23_1_1_U8" SOURCE="FIR_HLS.cpp:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_6" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/p_0_FIR_filtertest_fu_827/mul_16s_7s_23_1_1_U14" DEPTH="2" TYPE="resource" MODULENAME="mul_16s_7s_23_1_1" DISPNAME="mul_16s_7s_23_1_1_U14" RTLNAME="FIR_HLS_mul_16s_7s_23_1_1">
      <Resources DSP="1" LUT="48"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7s_23_1_1_U14" SOURCE="FIR_HLS.cpp:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_12" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U2" DEPTH="2" TYPE="resource" MODULENAME="mul_16s_8ns_24_1_1" DISPNAME="mul_16s_8ns_24_1_1_U2" RTLNAME="FIR_HLS_mul_16s_8ns_24_1_1">
      <Resources DSP="1" LUT="50"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8ns_24_1_1_U2" SOURCE="FIR_HLS.cpp:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U22" DEPTH="2" TYPE="resource" MODULENAME="mul_16s_8ns_24_1_1" DISPNAME="mul_16s_8ns_24_1_1_U22" RTLNAME="FIR_HLS_mul_16s_8ns_24_1_1">
      <Resources DSP="1" LUT="50"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8ns_24_1_1_U22" SOURCE="FIR_HLS.cpp:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_20" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U3" DEPTH="2" TYPE="resource" MODULENAME="mul_16s_8ns_24_1_1" DISPNAME="mul_16s_8ns_24_1_1_U3" RTLNAME="FIR_HLS_mul_16s_8ns_24_1_1">
      <Resources DSP="1" LUT="100"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8ns_24_1_1_U3" SOURCE="FIR_HLS.cpp:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_1" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/p_0_FIR_filtertest_fu_827/mul_16s_8ns_24_1_1_U5" DEPTH="2" TYPE="resource" MODULENAME="mul_16s_8ns_24_1_1" DISPNAME="mul_16s_8ns_24_1_1_U5" RTLNAME="FIR_HLS_mul_16s_8ns_24_1_1">
      <Resources DSP="1" LUT="50"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8ns_24_1_1_U5" SOURCE="FIR_HLS.cpp:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_3" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/p_0_FIR_filtertest_fu_827/mul_16s_8s_24_1_1_U18" DEPTH="2" TYPE="resource" MODULENAME="mul_16s_8s_24_1_1" DISPNAME="mul_16s_8s_24_1_1_U18" RTLNAME="FIR_HLS_mul_16s_8s_24_1_1">
      <Resources DSP="1" LUT="50"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U18" SOURCE="FIR_HLS.cpp:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_16" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/p_0_FIR_filtertest_fu_827/mul_16s_8s_24_1_1_U23" DEPTH="2" TYPE="resource" MODULENAME="mul_16s_8s_24_1_1" DISPNAME="mul_16s_8s_24_1_1_U23" RTLNAME="FIR_HLS_mul_16s_8s_24_1_1">
      <Resources DSP="1" LUT="50"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U23" SOURCE="FIR_HLS.cpp:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_21" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U37" DEPTH="2" TYPE="resource" MODULENAME="mul_16s_9s_25_1_1" DISPNAME="mul_16s_9s_25_1_1_U37" RTLNAME="FIR_HLS_mul_16s_9s_25_1_1">
      <Resources DSP="1" LUT="52"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U37" SOURCE="FIR_HLS.cpp:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_35" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/p_0_FIR_filtertest_fu_827/mul_16s_9s_25_1_1_U38" DEPTH="2" TYPE="resource" MODULENAME="mul_16s_9s_25_1_1" DISPNAME="mul_16s_9s_25_1_1_U38" RTLNAME="FIR_HLS_mul_16s_9s_25_1_1">
      <Resources DSP="1" LUT="52"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U38" SOURCE="FIR_HLS.cpp:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_36" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/regslice_both_input_r_U" DEPTH="1" TYPE="rtl" MODULENAME="regslice_both" DISPNAME="regslice_both_input_r_U" RTLNAME="FIR_HLS_regslice_both">
      <Resources FF="57" LUT="1516"/>
    </RtlModule>
    <RtlModule CELL="inst/regslice_both_output_r_U" DEPTH="1" TYPE="rtl" MODULENAME="regslice_both" DISPNAME="regslice_both_output_r_U" RTLNAME="FIR_HLS_regslice_both">
      <Resources FF="37" LUT="22"/>
    </RtlModule>
  </RtlModules>
  <TimingPaths>
    <TPATH DATAPATH_DELAY="6.787" DATAPATH_LOGIC_DELAY="0.267" DATAPATH_NET_DELAY="6.520" ENDPOINT_PIN="p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_209_reg/DSP_A_B_DATA_INST/A[23]" LOGIC_LEVELS="1" MAX_FANOUT="3122" SLACK="2.649" STARTPOINT_PIN="regslice_both_input_r_U/FSM_sequential_state_reg[0]/C">
      <CELL NAME="regslice_both_input_r_U/FSM_sequential_state_reg[0]" PRIMITIVE_TYPE="REGISTER.SDR.FDSE" FILE_NAME="FIR_HLS_regslice_both.v" LINE_NUMBER="81"/>
      <CELL NAME="regslice_both_input_r_U/p_ZL12H_filter_FIR_107_reg_i_3" PRIMITIVE_TYPE="CLB.LUT.LUT4" FILE_NAME="FIR_HLS_regslice_both.v" LINE_NUMBER="41"/>
      <CELL NAME="p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_209_reg/DSP_A_B_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="p_0_FIR_filtertest_fu_827" IS_FUNCINST="0"/>
      <MODULE_INSTANCES>p_0_FIR_filtertest_fu_827</MODULE_INSTANCES>
    </TPATH>
    <TPATH DATAPATH_DELAY="6.785" DATAPATH_LOGIC_DELAY="0.267" DATAPATH_NET_DELAY="6.518" ENDPOINT_PIN="p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_209_reg/DSP_A_B_DATA_INST/A[25]" LOGIC_LEVELS="1" MAX_FANOUT="3122" SLACK="2.652" STARTPOINT_PIN="regslice_both_input_r_U/FSM_sequential_state_reg[0]/C">
      <CELL NAME="regslice_both_input_r_U/FSM_sequential_state_reg[0]" PRIMITIVE_TYPE="REGISTER.SDR.FDSE" FILE_NAME="FIR_HLS_regslice_both.v" LINE_NUMBER="81"/>
      <CELL NAME="regslice_both_input_r_U/p_ZL12H_filter_FIR_107_reg_i_3" PRIMITIVE_TYPE="CLB.LUT.LUT4" FILE_NAME="FIR_HLS_regslice_both.v" LINE_NUMBER="41"/>
      <CELL NAME="p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_209_reg/DSP_A_B_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="p_0_FIR_filtertest_fu_827" IS_FUNCINST="0"/>
      <MODULE_INSTANCES>p_0_FIR_filtertest_fu_827</MODULE_INSTANCES>
    </TPATH>
    <TPATH DATAPATH_DELAY="6.778" DATAPATH_LOGIC_DELAY="0.267" DATAPATH_NET_DELAY="6.511" ENDPOINT_PIN="p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_208_reg/DSP_A_B_DATA_INST/A[15]" LOGIC_LEVELS="1" MAX_FANOUT="3122" SLACK="2.673" STARTPOINT_PIN="regslice_both_input_r_U/FSM_sequential_state_reg[0]/C">
      <CELL NAME="regslice_both_input_r_U/FSM_sequential_state_reg[0]" PRIMITIVE_TYPE="REGISTER.SDR.FDSE" FILE_NAME="FIR_HLS_regslice_both.v" LINE_NUMBER="81"/>
      <CELL NAME="regslice_both_input_r_U/p_ZL12H_filter_FIR_107_reg_i_3" PRIMITIVE_TYPE="CLB.LUT.LUT4" FILE_NAME="FIR_HLS_regslice_both.v" LINE_NUMBER="41"/>
      <CELL NAME="p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_208_reg/DSP_A_B_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="p_0_FIR_filtertest_fu_827" IS_FUNCINST="0"/>
      <MODULE_INSTANCES>p_0_FIR_filtertest_fu_827</MODULE_INSTANCES>
    </TPATH>
    <TPATH DATAPATH_DELAY="6.767" DATAPATH_LOGIC_DELAY="0.267" DATAPATH_NET_DELAY="6.500" ENDPOINT_PIN="p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_209_reg/DSP_A_B_DATA_INST/A[24]" LOGIC_LEVELS="1" MAX_FANOUT="3122" SLACK="2.679" STARTPOINT_PIN="regslice_both_input_r_U/FSM_sequential_state_reg[0]/C">
      <CELL NAME="regslice_both_input_r_U/FSM_sequential_state_reg[0]" PRIMITIVE_TYPE="REGISTER.SDR.FDSE" FILE_NAME="FIR_HLS_regslice_both.v" LINE_NUMBER="81"/>
      <CELL NAME="regslice_both_input_r_U/p_ZL12H_filter_FIR_107_reg_i_3" PRIMITIVE_TYPE="CLB.LUT.LUT4" FILE_NAME="FIR_HLS_regslice_both.v" LINE_NUMBER="41"/>
      <CELL NAME="p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_209_reg/DSP_A_B_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="p_0_FIR_filtertest_fu_827" IS_FUNCINST="0"/>
      <MODULE_INSTANCES>p_0_FIR_filtertest_fu_827</MODULE_INSTANCES>
    </TPATH>
    <TPATH DATAPATH_DELAY="6.713" DATAPATH_LOGIC_DELAY="0.267" DATAPATH_NET_DELAY="6.446" ENDPOINT_PIN="p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_209_reg/DSP_A_B_DATA_INST/A[26]" LOGIC_LEVELS="1" MAX_FANOUT="3122" SLACK="2.725" STARTPOINT_PIN="regslice_both_input_r_U/FSM_sequential_state_reg[0]/C">
      <CELL NAME="regslice_both_input_r_U/FSM_sequential_state_reg[0]" PRIMITIVE_TYPE="REGISTER.SDR.FDSE" FILE_NAME="FIR_HLS_regslice_both.v" LINE_NUMBER="81"/>
      <CELL NAME="regslice_both_input_r_U/p_ZL12H_filter_FIR_107_reg_i_3" PRIMITIVE_TYPE="CLB.LUT.LUT4" FILE_NAME="FIR_HLS_regslice_both.v" LINE_NUMBER="41"/>
      <CELL NAME="p_0_FIR_filtertest_fu_827/p_ZL12H_filter_FIR_209_reg/DSP_A_B_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="p_0_FIR_filtertest_fu_827" IS_FUNCINST="0"/>
      <MODULE_INSTANCES>p_0_FIR_filtertest_fu_827</MODULE_INSTANCES>
    </TPATH>
  </TimingPaths>
  <VivadoReportFiles>
    <ReportFile TYPE="design_analysis" PATH="verilog/report/FIR_HLS_design_analysis_routed.rpt"/>
    <ReportFile TYPE="failfast" PATH="verilog/report/FIR_HLS_failfast_routed.rpt"/>
    <ReportFile TYPE="power" PATH="verilog/report/FIR_HLS_power_routed.rpt"/>
    <ReportFile TYPE="status" PATH="verilog/report/FIR_HLS_status_routed.rpt"/>
    <ReportFile TYPE="timing" PATH="verilog/report/FIR_HLS_timing_routed.rpt"/>
    <ReportFile TYPE="timing_paths" PATH="verilog/report/FIR_HLS_timing_paths_routed.rpt"/>
    <ReportFile TYPE="utilization" PATH="verilog/report/FIR_HLS_utilization_routed.rpt"/>
    <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/FIR_HLS_utilization_hierarchical_routed.rpt"/>
  </VivadoReportFiles>
  <GeneralInfo NAME="General Information">
    <item NAME="Date" VALUE="Mon Nov 03 23:59:13 +0100 2025"/>
    <item NAME="Version" VALUE="2024.2 (Build 5238294 on Nov  8 2024)"/>
    <item NAME="Project" VALUE="FIR_v2"/>
    <item NAME="Solution" VALUE="hls (Vivado IP Flow Target)"/>
    <item NAME="Product family" VALUE="zynquplus"/>
    <item NAME="Target device" VALUE="xck26-sfvc784-2LV-c"/>
  </GeneralInfo>
  <RunOptions NAME="Run Constraints &amp; Options">
    <General NAME="Design Constraints &amp; Options">
      <item NAME="Place &amp; Route target clock" VALUE="10 ns"/>
      <item NAME="C-Synthesis target clock" VALUE=""/>
      <item NAME="C-Synthesis uncertainty" VALUE="27%"/>
      <item NAME="config_export -ip_xdc_file" VALUE=""/>
      <item NAME="config_export -ip_xdc_ooc_file" VALUE=""/>
    </General>
    <Syn NAME="RTL Synthesis Options">
      <item NAME="config_export -vivado_synth_strategy" VALUE="default"/>
      <item NAME="config_export -vivado_synth_design_args" VALUE="-directive sdx_optimization_effort_high"/>
    </Syn>
    <Impl NAME="Place &amp; Route Options">
      <item NAME="config_export -vivado_impl_strategy" VALUE="default"/>
      <item NAME="config_export -vivado_phys_opt" VALUE="auto"/>
      <item NAME="config_export -vivado_pblock" VALUE=""/>
    </Impl>
    <Reporting NAME="Reporting Options">
      <item NAME="config_export -vivado_report_level" VALUE="2"/>
      <item NAME="config_export -vivado_max_timing_paths" VALUE="10"/>
    </Reporting>
  </RunOptions>
</profile>

