# Reading D:/Installed_software/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do bus_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/Installed_software/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3.\ Quartus\ Projects/bus {D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/master_port.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:11:21 on Aug 28,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus" D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/master_port.v 
# -- Compiling module master_port
# 
# Top level modules:
# 	master_port
# End time: 05:11:21 on Aug 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3.\ Quartus\ Projects/bus {D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/master_out_port.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:11:21 on Aug 28,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus" D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/master_out_port.v 
# -- Compiling module master_out_port
# 
# Top level modules:
# 	master_out_port
# End time: 05:11:21 on Aug 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3.\ Quartus\ Projects/bus {D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/master_module.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:11:21 on Aug 28,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus" D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/master_module.v 
# -- Compiling module master_module
# 
# Top level modules:
# 	master_module
# End time: 05:11:21 on Aug 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3.\ Quartus\ Projects/bus {D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/master_in_port.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:11:22 on Aug 28,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus" D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/master_in_port.v 
# -- Compiling module master_in_port
# 
# Top level modules:
# 	master_in_port
# End time: 05:11:22 on Aug 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3.\ Quartus\ Projects/bus {D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/Bus_mux.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:11:22 on Aug 28,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus" D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/Bus_mux.v 
# -- Compiling module Bus_mux
# 
# Top level modules:
# 	Bus_mux
# End time: 05:11:22 on Aug 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3.\ Quartus\ Projects/bus {D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/Bus_interconnect.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:11:22 on Aug 28,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus" D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/Bus_interconnect.v 
# -- Compiling module Bus_interconnect
# 
# Top level modules:
# 	Bus_interconnect
# End time: 05:11:22 on Aug 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3.\ Quartus\ Projects/bus {D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/Bus_Arbiter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:11:22 on Aug 28,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus" D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/Bus_Arbiter.v 
# -- Compiling module Bus_Arbiter
# 
# Top level modules:
# 	Bus_Arbiter
# End time: 05:11:22 on Aug 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3.\ Quartus\ Projects/bus {D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_4k.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:11:22 on Aug 28,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus" D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_4k.v 
# -- Compiling module slave_4k
# 
# Top level modules:
# 	slave_4k
# End time: 05:11:22 on Aug 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3.\ Quartus\ Projects/bus {D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_out_port.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:11:22 on Aug 28,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus" D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_out_port.v 
# -- Compiling module slave_out_port
# 
# Top level modules:
# 	slave_out_port
# End time: 05:11:22 on Aug 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3.\ Quartus\ Projects/bus {D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:11:22 on Aug 28,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus" D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v 
# -- Compiling module slave_in_port
# 
# Top level modules:
# 	slave_in_port
# End time: 05:11:22 on Aug 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3.\ Quartus\ Projects/bus {D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/scaledclock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:11:22 on Aug 28,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus" D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/scaledclock.v 
# -- Compiling module scaledclock
# 
# Top level modules:
# 	scaledclock
# End time: 05:11:22 on Aug 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3.\ Quartus\ Projects/bus {D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bin27.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:11:22 on Aug 28,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus" D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bin27.v 
# -- Compiling module decoder
# -- Compiling module bin27
# 
# Top level modules:
# 	bin27
# End time: 05:11:23 on Aug 28,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3.\ Quartus\ Projects/bus {D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_port.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:11:23 on Aug 28,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus" D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/slave_port.v 
# -- Compiling module slave_port
# 
# Top level modules:
# 	slave_port
# End time: 05:11:23 on Aug 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3.\ Quartus\ Projects/bus {D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/BRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:11:23 on Aug 28,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus" D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/BRAM.v 
# -- Compiling module BRAM
# 
# Top level modules:
# 	BRAM
# End time: 05:11:23 on Aug 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3.\ Quartus\ Projects/bus {D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/button_event1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:11:23 on Aug 28,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus" D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/button_event1.v 
# -- Compiling module button_event1
# 
# Top level modules:
# 	button_event1
# End time: 05:11:23 on Aug 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3.\ Quartus\ Projects/bus {D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:11:23 on Aug 28,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus" D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top.v 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 05:11:23 on Aug 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3.\ Quartus\ Projects/bus {D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:11:23 on Aug 28,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus" D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top_tb.v 
# -- Compiling module top_tb
# 
# Top level modules:
# 	top_tb
# End time: 05:11:23 on Aug 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  top_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" top_tb 
# Start time: 05:11:23 on Aug 28,2021
# Loading work.top_tb
# Loading work.top
# Loading work.scaledclock
# Loading work.master_module
# Loading work.master_port
# Loading work.master_in_port
# Loading work.master_out_port
# Loading work.button_event1
# Loading work.bin27
# Loading work.decoder
# Loading work.Bus_interconnect
# Loading work.Bus_Arbiter
# Loading work.Bus_mux
# Loading work.slave_4k
# Loading work.slave_port
# Loading work.slave_in_port
# Loading work.slave_out_port
# Loading work.BRAM
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3017) D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top_tb.v(10): [TFMPC] - Too few port connections. Expected 12, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/DUT File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top.v
# ** Warning: (vsim-3722) D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top_tb.v(10): [TFMPC] - Missing connection for port 'display1_pin'.
# ** Warning: (vsim-3722) D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top_tb.v(10): [TFMPC] - Missing connection for port 'display2_pin'.
# ** Warning: (vsim-3722) D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top_tb.v(10): [TFMPC] - Missing connection for port 'display3_pin'.
# ** Warning: (vsim-3722) D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top_tb.v(10): [TFMPC] - Missing connection for port 'display4_pin'.
# ** Warning: (vsim-3015) D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top.v(119): [PCDPC] - Port size (1) does not match connection size (32) for port 'ena'. The port definition is at: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/scaledclock.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/DUT/CLK_DIV File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/scaledclock.v
# ** Warning: (vsim-3015) D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/button_event1.v(42): [PCDPC] - Port size (4) does not match connection size (3) for port 'io_bin'. The port definition is at: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bin27.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/DUT/MASTER1/BUTTON_EVENT1/DISPLAY1 File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bin27.v
# ** Warning: (vsim-3015) D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/button_event1.v(42): [PCDPC] - Port size (4) does not match connection size (3) for port 'io_bin'. The port definition is at: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bin27.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/DUT/MASTER2/BUTTON_EVENT1/DISPLAY1 File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bin27.v
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: sthir  Hostname: LAPTOP-14NKNLC1  ProcessID: 8308
#           Attempting to use alternate WLF file "./wlftfb6evg".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftfb6evg
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $finish    : D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top_tb.v(235)
#    Time: 25030 ns  Iteration: 0  Instance: /top_tb
# 1
# Break in Module top_tb at D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top_tb.v line 235
add wave -position insertpoint  \
sim:/top_tb/DUT/MASTER1/BUTTON_EVENT1/temp_state
restart
# ** Warning: (vsim-3017) D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top_tb.v(10): [TFMPC] - Too few port connections. Expected 12, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/DUT File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top.v
# ** Warning: (vsim-3722) D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top_tb.v(10): [TFMPC] - Missing connection for port 'display1_pin'.
# ** Warning: (vsim-3722) D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top_tb.v(10): [TFMPC] - Missing connection for port 'display2_pin'.
# ** Warning: (vsim-3722) D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top_tb.v(10): [TFMPC] - Missing connection for port 'display3_pin'.
# ** Warning: (vsim-3722) D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top_tb.v(10): [TFMPC] - Missing connection for port 'display4_pin'.
# ** Warning: (vsim-3015) D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top.v(119): [PCDPC] - Port size (1) does not match connection size (32) for port 'ena'. The port definition is at: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/scaledclock.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/DUT/CLK_DIV File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/scaledclock.v
# ** Warning: (vsim-3015) D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/button_event1.v(42): [PCDPC] - Port size (4) does not match connection size (3) for port 'io_bin'. The port definition is at: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bin27.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/DUT/MASTER1/BUTTON_EVENT1/DISPLAY1 File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bin27.v
# ** Warning: (vsim-3015) D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/button_event1.v(42): [PCDPC] - Port size (4) does not match connection size (3) for port 'io_bin'. The port definition is at: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bin27.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/DUT/MASTER2/BUTTON_EVENT1/DISPLAY1 File: D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/bin27.v
run -all
# ** Note: $finish    : D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top_tb.v(235)
#    Time: 25030 ns  Iteration: 0  Instance: /top_tb
# 1
# Break in Module top_tb at D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/bus/top_tb.v line 235
# End time: 05:13:18 on Aug 28,2021, Elapsed time: 0:01:55
# Errors: 0, Warnings: 18
