# Week 2 Summary
* A 2 module solution for the provided question was done. 
* A FA module and top level 2 bit adder modules were written. The ellaborated RTL design obatained was:

* ![This is an image](https://drive.google.com/file/d/15iTdHdlb5ExX96HaxurU8_8W-4SfDTt4/view?usp=sharing)
* 
