Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Apr 19 16:13:10 2023
| Host         : PC-638 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a50ti
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    20 |
|    Minimum number of control sets                        |    20 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    73 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    20 |
| >= 0 to < 4        |     6 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    12 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              33 |           19 |
| No           | No                    | Yes                    |              97 |           25 |
| No           | Yes                   | No                     |              75 |           19 |
| Yes          | No                    | No                     |              26 |            6 |
| Yes          | No                    | Yes                    |             242 |           78 |
| Yes          | Yes                   | No                     |             110 |           33 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+---------------------------------+----------------------------------------+------------------+----------------+--------------+
|     Clock Signal     |          Enable Signal          |            Set/Reset Signal            | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+---------------------------------+----------------------------------------+------------------+----------------+--------------+
|  clk_ce_BUFG         | deb/one_cnt                     | butt_driver/LED17_G_i_1_n_0            |                1 |              1 |         1.00 |
|  clk_ce_BUFG         | butt_driver/LED17_B_i_2_n_0     | deb/output_reg_0                       |                1 |              1 |         1.00 |
|  clk_ce_BUFG         | butt_driver/LED17_R_i_1_n_0     | BTNC_IBUF                              |                1 |              1 |         1.00 |
|  clk_ce_BUFG         | sender/LED16_G_i_1_n_0          | BTNC_IBUF                              |                1 |              1 |         1.00 |
|  clk_ce_BUFG         | sender/LED16_R_i_1_n_0          | sender/output_i_1_n_0                  |                1 |              1 |         1.00 |
|  clk_ce_BUFG         | sender/output_i_2_n_0           | sender/output_i_1_n_0                  |                1 |              1 |         1.00 |
|  clk_ce_BUFG         | sender/index                    |                                        |                3 |              5 |         1.67 |
|  clk_ce_BUFG         |                                 |                                        |                5 |             12 |         2.40 |
|  clk_ce_BUFG         | butt_driver/sig_out[20]_i_2_n_0 | butt_driver/sig_out[20]_i_1__0_n_0     |                5 |             19 |         3.80 |
|  CLK100MHZ_IBUF_BUFG |                                 |                                        |               14 |             21 |         1.50 |
|  CLK100MHZ_IBUF_BUFG | butt_driver/E[0]                |                                        |                3 |             21 |         7.00 |
|  clk_ce_BUFG         | BTNL_IBUF                       | shift/SR[0]                            |                6 |             21 |         3.50 |
|  clk_ce_BUFG         | shift/output[20]_i_1_n_0        | shift/SR[0]                            |                4 |             21 |         5.25 |
|  CLK100MHZ_IBUF_BUFG |                                 | seg_driv/clk_en0/sig_cnt[0]_i_1__0_n_0 |                8 |             31 |         3.88 |
|  clk_ce_BUFG         |                                 | shift/SR[0]                            |                8 |             32 |         4.00 |
|  clk_ce_BUFG         | deb/deb_out                     | deb/clear                              |                8 |             32 |         4.00 |
|  clk_ce_BUFG         | deb/zero_cnt                    | deb/output_reg_1                       |                8 |             32 |         4.00 |
|  clk_ce_BUFG         | shift/sig_cnt0                  | shift/SR[0]                            |               13 |             53 |         4.08 |
|  CLK100MHZ_IBUF_BUFG |                                 | BTNC_IBUF                              |               28 |            109 |         3.89 |
|  CLK100MHZ_IBUF_BUFG | mux_driv/sig_1[20]_i_1_n_0      | BTNC_IBUF                              |               61 |            168 |         2.75 |
+----------------------+---------------------------------+----------------------------------------+------------------+----------------+--------------+


