Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Sep  5 11:46:08 2024
| Host         : DESKTOP-3GQ3JPM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Display_timing_summary_routed.rpt -pb Display_timing_summary_routed.pb -rpx Display_timing_summary_routed.rpx -warn_on_violation
| Design       : Display
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    7          inf        0.000                      0                    7           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 w
                            (input port)
  Destination:            F
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.784ns  (logic 5.376ns (42.053%)  route 7.408ns (57.947%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  w (IN)
                         net (fo=0)                   0.000     0.000    w
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  w_IBUF_inst/O
                         net (fo=7, routed)           5.537     7.004    w_IBUF
    SLICE_X0Y60          LUT4 (Prop_lut4_I2_O)        0.154     7.158 r  F_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.870     9.029    F_OBUF
    U14                  OBUF (Prop_obuf_I_O)         3.755    12.784 r  F_OBUF_inst/O
                         net (fo=0)                   0.000    12.784    F
    U14                                                               r  F (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 w
                            (input port)
  Destination:            E
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.582ns  (logic 5.122ns (40.708%)  route 7.460ns (59.292%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 f  w (IN)
                         net (fo=0)                   0.000     0.000    w
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  w_IBUF_inst/O
                         net (fo=7, routed)           5.537     7.004    w_IBUF
    SLICE_X0Y60          LUT4 (Prop_lut4_I0_O)        0.124     7.128 r  E_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.923     9.051    E_OBUF
    T16                  OBUF (Prop_obuf_I_O)         3.531    12.582 r  E_OBUF_inst/O
                         net (fo=0)                   0.000    12.582    E
    T16                                                               r  E (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 w
                            (input port)
  Destination:            A
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.377ns  (logic 5.388ns (43.530%)  route 6.989ns (56.470%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  w (IN)
                         net (fo=0)                   0.000     0.000    w
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  w_IBUF_inst/O
                         net (fo=7, routed)           5.129     6.595    w_IBUF
    SLICE_X0Y60          LUT4 (Prop_lut4_I2_O)        0.150     6.745 r  A_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.860     8.606    A_OBUF
    V11                  OBUF (Prop_obuf_I_O)         3.771    12.377 r  A_OBUF_inst/O
                         net (fo=0)                   0.000    12.377    A
    V11                                                               r  A (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 w
                            (input port)
  Destination:            D
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.313ns  (logic 5.376ns (43.663%)  route 6.937ns (56.337%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  w (IN)
                         net (fo=0)                   0.000     0.000    w
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  w_IBUF_inst/O
                         net (fo=7, routed)           4.917     6.383    w_IBUF
    SLICE_X0Y60          LUT4 (Prop_lut4_I1_O)        0.150     6.533 r  D_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.020     8.554    D_OBUF
    V15                  OBUF (Prop_obuf_I_O)         3.760    12.313 r  D_OBUF_inst/O
                         net (fo=0)                   0.000    12.313    D
    V15                                                               r  D (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 w
                            (input port)
  Destination:            G
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.117ns  (logic 5.145ns (42.462%)  route 6.972ns (57.538%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  w (IN)
                         net (fo=0)                   0.000     0.000    w
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  w_IBUF_inst/O
                         net (fo=7, routed)           4.917     6.383    w_IBUF
    SLICE_X0Y60          LUT4 (Prop_lut4_I2_O)        0.124     6.507 r  G_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.055     8.562    G_OBUF
    T15                  OBUF (Prop_obuf_I_O)         3.554    12.117 r  G_OBUF_inst/O
                         net (fo=0)                   0.000    12.117    G
    T15                                                               r  G (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 w
                            (input port)
  Destination:            B
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.959ns  (logic 5.161ns (43.155%)  route 6.798ns (56.845%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  w (IN)
                         net (fo=0)                   0.000     0.000    w
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  w_IBUF_inst/O
                         net (fo=7, routed)           5.129     6.595    w_IBUF
    SLICE_X0Y60          LUT4 (Prop_lut4_I2_O)        0.124     6.719 r  B_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.670     8.389    B_OBUF
    V12                  OBUF (Prop_obuf_I_O)         3.570    11.959 r  B_OBUF_inst/O
                         net (fo=0)                   0.000    11.959    B
    V12                                                               r  B (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 w
                            (input port)
  Destination:            C
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.775ns  (logic 5.145ns (43.693%)  route 6.630ns (56.307%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  w (IN)
                         net (fo=0)                   0.000     0.000    w
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  w_IBUF_inst/O
                         net (fo=7, routed)           4.917     6.383    w_IBUF
    SLICE_X0Y60          LUT4 (Prop_lut4_I1_O)        0.124     6.507 r  C_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.713     8.221    C_OBUF
    V14                  OBUF (Prop_obuf_I_O)         3.554    11.775 r  C_OBUF_inst/O
                         net (fo=0)                   0.000    11.775    C
    V14                                                               r  C (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 x
                            (input port)
  Destination:            B
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.357ns  (logic 1.607ns (68.184%)  route 0.750ns (31.816%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  x (IN)
                         net (fo=0)                   0.000     0.000    x
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  x_IBUF_inst/O
                         net (fo=7, routed)           0.414     0.706    x_IBUF
    SLICE_X0Y60          LUT4 (Prop_lut4_I3_O)        0.045     0.751 r  B_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.336     1.087    B_OBUF
    V12                  OBUF (Prop_obuf_I_O)         1.271     2.357 r  B_OBUF_inst/O
                         net (fo=0)                   0.000     2.357    B
    V12                                                               r  B (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x
                            (input port)
  Destination:            C
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.364ns  (logic 1.591ns (67.309%)  route 0.773ns (32.691%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  x (IN)
                         net (fo=0)                   0.000     0.000    x
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  x_IBUF_inst/O
                         net (fo=7, routed)           0.415     0.707    x_IBUF
    SLICE_X0Y60          LUT4 (Prop_lut4_I0_O)        0.045     0.752 r  C_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.357     1.109    C_OBUF
    V14                  OBUF (Prop_obuf_I_O)         1.255     2.364 r  C_OBUF_inst/O
                         net (fo=0)                   0.000     2.364    C
    V14                                                               r  C (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y
                            (input port)
  Destination:            G
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.439ns  (logic 1.577ns (64.674%)  route 0.862ns (35.326%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  y (IN)
                         net (fo=0)                   0.000     0.000    y
    U11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  y_IBUF_inst/O
                         net (fo=7, routed)           0.368     0.645    y_IBUF
    SLICE_X0Y60          LUT4 (Prop_lut4_I0_O)        0.045     0.690 r  G_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.494     1.184    G_OBUF
    T15                  OBUF (Prop_obuf_I_O)         1.255     2.439 r  G_OBUF_inst/O
                         net (fo=0)                   0.000     2.439    G
    T15                                                               r  G (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y
                            (input port)
  Destination:            E
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.444ns  (logic 1.555ns (63.607%)  route 0.889ns (36.393%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  y (IN)
                         net (fo=0)                   0.000     0.000    y
    U11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 f  y_IBUF_inst/O
                         net (fo=7, routed)           0.452     0.729    y_IBUF
    SLICE_X0Y60          LUT4 (Prop_lut4_I2_O)        0.045     0.774 r  E_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.438     1.212    E_OBUF
    T16                  OBUF (Prop_obuf_I_O)         1.232     2.444 r  E_OBUF_inst/O
                         net (fo=0)                   0.000     2.444    E
    T16                                                               r  E (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x
                            (input port)
  Destination:            A
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.500ns  (logic 1.671ns (66.844%)  route 0.829ns (33.156%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  x (IN)
                         net (fo=0)                   0.000     0.000    x
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  x_IBUF_inst/O
                         net (fo=7, routed)           0.414     0.706    x_IBUF
    SLICE_X0Y60          LUT4 (Prop_lut4_I1_O)        0.048     0.754 r  A_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.414     1.168    A_OBUF
    V11                  OBUF (Prop_obuf_I_O)         1.331     2.500 r  A_OBUF_inst/O
                         net (fo=0)                   0.000     2.500    A
    V11                                                               r  A (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y
                            (input port)
  Destination:            F
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.503ns  (logic 1.641ns (65.548%)  route 0.862ns (34.452%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  y (IN)
                         net (fo=0)                   0.000     0.000    y
    U11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  y_IBUF_inst/O
                         net (fo=7, routed)           0.452     0.729    y_IBUF
    SLICE_X0Y60          LUT4 (Prop_lut4_I0_O)        0.045     0.774 r  F_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.410     1.185    F_OBUF
    U14                  OBUF (Prop_obuf_I_O)         1.318     2.503 r  F_OBUF_inst/O
                         net (fo=0)                   0.000     2.503    F
    U14                                                               r  F (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x
                            (input port)
  Destination:            D
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.541ns  (logic 1.660ns (65.334%)  route 0.881ns (34.666%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  x (IN)
                         net (fo=0)                   0.000     0.000    x
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  x_IBUF_inst/O
                         net (fo=7, routed)           0.415     0.707    x_IBUF
    SLICE_X0Y60          LUT4 (Prop_lut4_I2_O)        0.049     0.756 r  D_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.465     1.221    D_OBUF
    V15                  OBUF (Prop_obuf_I_O)         1.319     2.541 r  D_OBUF_inst/O
                         net (fo=0)                   0.000     2.541    D
    V15                                                               r  D (OUT)
  -------------------------------------------------------------------    -------------------





