===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 36.1756 seconds

  ----Wall Time----  ----Name----
    4.5572 ( 12.6%)  FIR Parser
   18.5794 ( 51.4%)  'firrtl.circuit' Pipeline
    1.5518 (  4.3%)    'firrtl.module' Pipeline
    1.3765 (  3.8%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.1753 (  0.5%)      LowerCHIRRTLPass
    0.1109 (  0.3%)    InferWidths
    0.8582 (  2.4%)    InferResets
    0.0227 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.1010 (  0.3%)    WireDFT
    0.1199 (  0.3%)    PrefixModules
    0.8846 (  2.4%)    LowerFIRRTLTypes
    7.5854 ( 21.0%)    'firrtl.module' Pipeline
    0.9436 (  2.6%)      ExpandWhens
    0.0219 (  0.1%)      RemoveResets
    6.1757 ( 17.1%)      Canonicalizer
    0.4442 (  1.2%)      InferReadWrite
    0.6560 (  1.8%)    Inliner
    1.1847 (  3.3%)    IMConstProp
    0.0303 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0313 (  0.1%)    BlackBoxReader
    0.0313 (  0.1%)      (A) circt::firrtl::InstanceGraph
    4.5552 ( 12.6%)    'firrtl.module' Pipeline
    4.5552 ( 12.6%)      Canonicalizer
    0.4755 (  1.3%)    RemoveUnusedPorts
    0.0321 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.4647 (  1.3%)    CreateSiFiveMetadata
    0.0000 (  0.0%)    EmitOMIR
    4.2396 ( 11.7%)  LowerFIRRTLToHW
    0.0316 (  0.1%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)  HWMemSimImpl
    4.9754 ( 13.8%)  'hw.module' Pipeline
    0.9055 (  2.5%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    2.5034 (  6.9%)    Canonicalizer
    0.7013 (  1.9%)    HWCleanup
    0.0846 (  0.2%)    HWLegalizeModules
    0.7806 (  2.2%)    PrettifyVerilog
    3.8191 ( 10.6%)  ExportVerilog
    0.0024 (  0.0%)  Rest
   36.1756 (100.0%)  Total

{
  totalTime: 36.209,
  maxMemory: 740401152
}
