
/home/jimple/Documents/ysyx/ysyx-workbench/am-kernels/tests/cpu-tests/build/dummy-riscv32e-ysyxsoc.elf:     file format elf32-littleriscv

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .fsbl         000000d8  30000000  30000000  00001000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ssbl         00000070  80000000  300000d8  00002000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         00000050  80000070  30000148  00002070  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       00000000  800000c0  30000199  000020c1  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  4 .srodata.mainargs 00000001  800000c0  30000198  000020c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .data         00000007  800000c1  30000199  000020c1  2**0
                  ALLOC
  6 .bss          00000000  800000c8  300001a0  00000000  2**0
                  ALLOC
  7 .comment      0000002b  00000000  00000000  000020c1  2**0
                  CONTENTS, READONLY
  8 .riscv.attributes 0000001e  00000000  00000000  000020ec  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
30000000 l    d  .fsbl	00000000 .fsbl
80000000 l    d  .ssbl	00000000 .ssbl
80000070 l    d  .text	00000000 .text
800000c0 l    d  .rodata	00000000 .rodata
800000c0 l    d  .srodata.mainargs	00000000 .srodata.mainargs
800000c1 l    d  .data	00000000 .data
800000c8 l    d  .bss	00000000 .bss
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .riscv.attributes	00000000 .riscv.attributes
00000000 l    df *ABS*	00000000 start.o
00000000 l    df *ABS*	00000000 trm.c
800000c0 l     O .srodata.mainargs	00000001 mainargs
00000000 l    df *ABS*	00000000 dummy.c
30000000 g       .fsbl	00000000 _flash_origin
800000c8 g       .data	00000000 _psram_start
80000070 g       .ssbl	00000000 _ssbl_ram_end
30000010 g     F .fsbl	0000005c _trm_init
0f001800 g       .data	00000000 _stack_pointer
0f000000 g       .fsbl	00000000 _sram_origin
800000c0 g       .text	00000000 _etext
0f000000 g       *ABS*	00000000 _pmem_start
80000000 g     F .ssbl	0000006c ssbl
800000c8 g       .bss	00000000 _bss_start
800000c8 g       .data	00000000 edata
0f002000 g       .data	00000000 _heap_end
800000c8 g       .data	00000000 _data_ram_end
80000078 g     F .text	00000018 putch
30000148 g       *ABS*	00000000 _test_origin
800000c8 g       .bss	00000000 _bss_end
0f001800 g       .data	00000000 _heap_start
0f001000 g       .data	00000000 _stack_top
300000d8 g       .fsbl	00000000 _ssbl_origin
0f001800 g       .data	00000000 end
8000009c g     F .text	00000024 uart_init
800000c0 g       .text	00000000 etext
30000000 g     F .fsbl	00000000 _start
80000000 g       .fsbl	00000000 _psram_origin
00000000 g       *ABS*	00000000 _entry_offset
80000070 g     F .text	00000008 main
80000070 g       .text	00000000 _text_ram_start
800000c8 g       .data	00000000 _data
0f001800 g       .data	00000000 _end
80000090 g     F .text	0000000c halt
80000000 g       .ssbl	00000000 _ssbl_ram_start
3000006c g     F .fsbl	0000006c fsbl



Disassembly of section .fsbl:

30000000 <_start>:
30000000:	00000413          	li	s0,0
30000004:	df001117          	auipc	sp,0xdf001
30000008:	7fc10113          	addi	sp,sp,2044 # f001800 <_end>
3000000c:	004000ef          	jal	ra,30000010 <_trm_init>

30000010 <_trm_init>:
30000010:	ff010113          	addi	sp,sp,-16
30000014:	00112623          	sw	ra,12(sp)
30000018:	00812423          	sw	s0,8(sp)
3000001c:	01010413          	addi	s0,sp,16
30000020:	04c000ef          	jal	ra,3000006c <fsbl>
30000024:	50000097          	auipc	ra,0x50000
30000028:	fdc080e7          	jalr	-36(ra) # 80000000 <_psram_origin>
3000002c:	50000097          	auipc	ra,0x50000
30000030:	070080e7          	jalr	112(ra) # 8000009c <uart_init>
30000034:	06600513          	li	a0,102
30000038:	50000097          	auipc	ra,0x50000
3000003c:	040080e7          	jalr	64(ra) # 80000078 <putch>
30000040:	00a00513          	li	a0,10
30000044:	50000097          	auipc	ra,0x50000
30000048:	034080e7          	jalr	52(ra) # 80000078 <putch>
3000004c:	50000517          	auipc	a0,0x50000
30000050:	07450513          	addi	a0,a0,116 # 800000c0 <mainargs>
30000054:	50000097          	auipc	ra,0x50000
30000058:	01c080e7          	jalr	28(ra) # 80000070 <main>
3000005c:	fea42823          	sw	a0,-16(s0)
30000060:	ff042503          	lw	a0,-16(s0)
30000064:	50000097          	auipc	ra,0x50000
30000068:	02c080e7          	jalr	44(ra) # 80000090 <halt>

3000006c <fsbl>:
3000006c:	ff410113          	addi	sp,sp,-12
30000070:	00812423          	sw	s0,8(sp)
30000074:	00c10413          	addi	s0,sp,12
30000078:	00000797          	auipc	a5,0x0
3000007c:	06078793          	addi	a5,a5,96 # 300000d8 <_ssbl_origin>
30000080:	fef42c23          	sw	a5,-8(s0)
30000084:	50000797          	auipc	a5,0x50000
30000088:	f7c78793          	addi	a5,a5,-132 # 80000000 <_psram_origin>
3000008c:	fef42a23          	sw	a5,-12(s0)
30000090:	0240006f          	j	300000b4 <fsbl+0x48>
30000094:	ff842703          	lw	a4,-8(s0)
30000098:	00470793          	addi	a5,a4,4
3000009c:	fef42c23          	sw	a5,-8(s0)
300000a0:	ff442783          	lw	a5,-12(s0)
300000a4:	00478693          	addi	a3,a5,4
300000a8:	fed42a23          	sw	a3,-12(s0)
300000ac:	00072703          	lw	a4,0(a4)
300000b0:	00e7a023          	sw	a4,0(a5)
300000b4:	ff442703          	lw	a4,-12(s0)
300000b8:	50000797          	auipc	a5,0x50000
300000bc:	fb878793          	addi	a5,a5,-72 # 80000070 <main>
300000c0:	fcf76ae3          	bltu	a4,a5,30000094 <fsbl+0x28>
300000c4:	00000013          	nop
300000c8:	00000013          	nop
300000cc:	00812403          	lw	s0,8(sp)
300000d0:	00c10113          	addi	sp,sp,12
300000d4:	00008067          	ret

Disassembly of section .ssbl:

80000000 <ssbl>:
80000000:	ff410113          	addi	sp,sp,-12
80000004:	00812423          	sw	s0,8(sp)
80000008:	00c10413          	addi	s0,sp,12
8000000c:	b0000797          	auipc	a5,0xb0000
80000010:	13c78793          	addi	a5,a5,316 # 30000148 <_test_origin>
80000014:	fef42c23          	sw	a5,-8(s0)
80000018:	00000797          	auipc	a5,0x0
8000001c:	05878793          	addi	a5,a5,88 # 80000070 <_ssbl_ram_end>
80000020:	fef42a23          	sw	a5,-12(s0)
80000024:	0240006f          	j	80000048 <ssbl+0x48>
80000028:	ff842703          	lw	a4,-8(s0)
8000002c:	00470793          	addi	a5,a4,4
80000030:	fef42c23          	sw	a5,-8(s0)
80000034:	ff442783          	lw	a5,-12(s0)
80000038:	00478693          	addi	a3,a5,4
8000003c:	fed42a23          	sw	a3,-12(s0)
80000040:	00072703          	lw	a4,0(a4)
80000044:	00e7a023          	sw	a4,0(a5)
80000048:	ff442703          	lw	a4,-12(s0)
8000004c:	00000797          	auipc	a5,0x0
80000050:	07c78793          	addi	a5,a5,124 # 800000c8 <_bss_end>
80000054:	fcf76ae3          	bltu	a4,a5,80000028 <ssbl+0x28>
80000058:	00000013          	nop
8000005c:	00000013          	nop
80000060:	00812403          	lw	s0,8(sp)
80000064:	00c10113          	addi	sp,sp,12
80000068:	00008067          	ret
8000006c:	0000                	.2byte	0x0
	...

Disassembly of section .text:

80000070 <main>:
80000070:	00000513          	li	a0,0
80000074:	00008067          	ret

80000078 <putch>:
80000078:	10000737          	lui	a4,0x10000
8000007c:	00574783          	lbu	a5,5(a4) # 10000005 <_heap_end+0xffe005>
80000080:	0207f793          	andi	a5,a5,32
80000084:	fe078ce3          	beqz	a5,8000007c <putch+0x4>
80000088:	00a70023          	sb	a0,0(a4)
8000008c:	00008067          	ret

80000090 <halt>:
80000090:	00050513          	mv	a0,a0
80000094:	00100073          	ebreak
80000098:	0000006f          	j	80000098 <halt+0x8>

8000009c <uart_init>:
8000009c:	100007b7          	lui	a5,0x10000
800000a0:	f8000713          	li	a4,-128
800000a4:	00e781a3          	sb	a4,3(a5) # 10000003 <_heap_end+0xffe003>
800000a8:	00100713          	li	a4,1
800000ac:	00e78023          	sb	a4,0(a5)
800000b0:	000780a3          	sb	zero,1(a5)
800000b4:	00300713          	li	a4,3
800000b8:	00e781a3          	sb	a4,3(a5)
800000bc:	00008067          	ret
