impl_lib: AAAA_SAR_lay_sky
impl_cell: AAA_Slice_sync
root_dir: gen_outputs/skywater130_bag3_sar_adc/AAAA_SAR_lay_sky
lay_class: skywater130_bag3_sar_adc.layout.sar_sync_bootstrap.SARSliceBootstrap

params:
  tr_widths: &tr_w
    sig: {2: 1, 3: 2}
    cap: {3: 3, 4: 3}
  tr_spaces: &tr_sp
    {}
  shield: &shield True
  sampler_params: 'skywater130_bag3_sar_adc/skywater130_bag3_sar_adc_data/specs_gen/bootstrap/specs_lay_sample_top.yaml'
    # Uncomment below for regular mos sampling
    #     m_list: [1,1,1,2,2,2,4,4]
    #     nbits: 4
    #     sampler_unit_params:
    #       ridx_n: 1
    #       seg: 16
    #       w_n: 84
    #       pinfo:
    #         tiles:
    #           - name: sampler_tile
    #         tile_specs:
    #           arr_info:
    #             lch: 30
    #             top_layer: 5
    #             tr_widths:
    #               sig: {2: 1}
    #             tr_spaces: {}
    #           place_info:
    #             sampler_tile:
    #               priority: 1
    #               top_mirror: False
    #               bot_mirror: False
    #               row_specs:
    #                 - mos_type: nch
    #                   width: 84
    #                   threshold: standard
    #                   bot_wires: []
    #                   top_wires:
    #                     data: ['sig<2:0>']
    # #                    shared: ['sig']
    #                 - mos_type: nch
    #                   width: 84
    #                   threshold: standard
    #                   bot_wires:
    #                     data: ['sig<0:2>']
    # #                    shared: ['sig']
    #                   top_wires: [['clk', G_MATCH]]
    #                   flip: True
    #           abut_list: []
  logic_params:
    w_n: 84
    w_p: 110
    logic_array:
      lower_layer_routing: True
      substrate_row: False
      has_pmos_sw: True
      logic_unit_row_arr: [3, 3, 4]
      flop_out_unit_row_arr: [5, 5] 
      w_n: 84
      w_p: 110
      seg_dict:
        buf_int: [4, 16]
        buf_out: [4, 16]
        logic_scale_list: [1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
        flop_out: 32
        logic:
          oai:
            seg: 4 
            seg_pstack1: 8 
          flop: 16
          oai_fb: 3 
          buf: [4, 8]
          nor: 2
          nand_mid: 2
          nand_done: 2
          nand_state: 2
          inv_ret: 2
          inv_done: 2
          inv_state: 2
          buf_state: [1, 2]
          inv_clk: 2
    pinfo:
      tiles:
        - name: logic_tile
      tile_specs:
        arr_info:
          lch: 30
          top_layer: 5
          tr_widths:
            sig: {2: 1}
            clk: {2: 1}
            sup: {2: 1}
          tr_spaces: {}
        place_info:
          logic_tile:
            priority: 1
            bot_mirror: True
            top_mirror: True
            row_specs:
              - mos_type: nch
                width: 84
                threshold: standard
                bot_wires:
                  data: ['sup', 'sig<0:1>']
                  shared: ['sup']
                top_wires: ['sig<0:2>']
                flip: True
              - mos_type: pch
                width: 110
                threshold: standard
                bot_wires: ['sig<0:1>']
                top_wires:
                  data: ['sig<0:1>', 'sup']
                  shared: ['sup']
        abut_list: []
  comp_params:
    cls_name: skywater130_bag3_sar_adc.layout.sar_comp.SA
    sch_cls: strongarm_core
    shield: *shield
    sup_top_layer: 3
    #ncols_tot: 100
    num_comp_tiles: 3
    substrate_row: False
    vertical_out: True
    add_tap: True
    seg_dict:
      buf: 
        n: [8, 24]
        p: [8, 24]
      in: 16
      tail: 16
      nfb: 16
      pfb: 16
      sw: 8
    w_dict:
      buf:
        n: 84
        p: 110
      in: 84
      nfb: 84
      pfb: 110
      tail: 84
      sw: 110
    pinfo:
      tiles: #count tiles starting from 0, the tile after ntap is the num_comp_tiles number
        - name: ptap_tile
        - name: sa_tile
        - name: ntap_tile
        - name: logic_tile
          flip: True
        - name: ptap_tile1
      tile_specs:
        arr_info:
          lch: 30 #84
          top_layer: 4
          tr_widths:
            sig: {2: 1}
            clk: {2: 1}
            sup: {1: 1, 2: 1}
          tr_spaces: {}
        place_info:
          ntap_tile:
            priority: 2
            row_specs:
              - mos_type: ntap
                width: 84
                threshold: standard
                top_wires: []
                bot_wires:
                  data: ['sup']
                flip: True
          ptap_tile:
            priority: 2
            row_specs:
              - mos_type: ptap
                width: 110
                threshold: standard
                top_wires: []
                bot_wires:
                  data: ['sup']
                flip: True
          ptap_tile1:
            priority: 2
            row_specs:
              - mos_type: ptap
                width: 110
                threshold: standard
                top_wires: []
                bot_wires:
                  data: ['sup']
                flip: True
          sa_tile:
            priority: 1
            bot_mirror: False
            top_mirror: False
            row_specs:
              - mos_type: nch
                width: 84
                threshold: standard
                bot_wires:
                  data: ['sup', 'sig<0:1>']
                  shared: ['sup']
                top_wires: ['sig<0:1>']
              - mos_type: nch
                width: 84
                threshold: standard
                bot_wires: ['sig<0:1>']
                top_wires:
                  data: ['sig<0:1>']
                flip: True
              - mos_type: nch
                width: 84
                threshold: standard
                bot_wires: ['sig<0:1>']
                top_wires:
                  data: ['sig<0:1>']
              - mos_type: pch
                width: 110
                threshold: standard
                bot_wires: ['sig<0:1>']
                top_wires:
                  data: ['sig<0:2>', 'sup']
                  shared: ['sup']
                flip: True
          logic_tile:
            priority: 1
            bot_mirror: True
            top_mirror: True
            row_specs:
              - mos_type: nch
                width: 84
                threshold: standard
                bot_wires:
                  data: ['sig<0:1>']
                top_wires: ['sig<0:2>']
                flip: True
              - mos_type: pch
                width: 110
                threshold: standard
                bot_wires: ['sig<0:1>']
                top_wires:
                  data: ['sig<0:1>']
        abut_list:
          - [[ptap_tile, 1], [sa_tile, 0]]
          - [[sa_tile, 1], [ntap_tile, 0]]
          - [[ntap_tile, 0], [logic_tile, 1]]
          - [[ptap_tile1, 0], [logic_tile, 0]]  


  clkgen_params: 
    divcount: True
    cls_name: skywater130_bag3_sar_adc.layout.clk_sync_sar.SyncDivCounter
    params:
      w_n: 84
      w_p: 110
      ridx_n: 0
      ridx_p: -1
      seg_dict:
        buf_in: [2, 4, 4]
        buf_out: [4, 12, 32, 64]
        buf_comp_clk: [2, 8, 24, 64]
        flop: 2
        inv: 2
        nand: 2
        nor: 2
      pinfo:
        tiles:
          - name: counter_tile
        tile_specs:
          arr_info:
            lch: 30
            top_layer: 4
            tr_widths:
              sig: {2: 1, 3: 1}
              clk: {2: 1, 3: 2, 4: 2, 5: 11}
              sup: {2: 2, 3: 2, 4: 6, 5: 3, 6: 10, 7: 2}
            tr_spaces: {}
          place_info:
            counter_tile:
              priority: 1
              bot_mirror: True
              top_mirror: True
              options:
                same_col_sub: True
              row_specs:
                - mos_type: nch
                  width: 84
                  threshold: standard
                  bot_wires:
                    data: ['sup', 'sig<0:2>']
                    shared: ['sup']
                  top_wires: ['sig<0:3>']
                  flip: True
                - mos_type: pch
                  width: 110
                  threshold: standard
                  bot_wires: ['sig<2:0>']
                  top_wires:
                    data: ['sig<0:1>', 'sup']
                    shared: ['sup']
          abut_list: []
    # Use below settings instead for divide by 16
    # cls_name: skywater130_bag3_sar_adc.layout.clk_sync_sar.SyncClkGen
    # params:
    #   w_n: 84
    #   w_p: 110
    #   ridx_n: 0
    #   ridx_p: -1
    #   seg_dict:
    #     buf_in: [2, 4, 4]
    #     buf_out: [4, 12, 32, 64]
    #     buf_comp_clk: [4, 12, 32, 64]
    #   cnter_params:
    #     top_sup_layer: 4
    #     w_n: 84
    #     w_p: 110
    #     ndivs: 2
    #     nbits: 2
    #     seg_dict:
    #       nin: [2, 2, 6, 6]
    #       pin: [2, 2, 6, 6]
    #       ntail: [2, 2, 6, 6]
    #       ptail: [2, 2, 6, 6]
    #       nfb: [1, 1, 2, 2]
    #       pfb: [1, 1, 2, 2]
    #     w_dict:
    #       nin: [84, 84, 84, 84] #[168, 252, 168, 336] #[200, 336, 200, 400]
    #       pin: [110, 110, 110, 110] #[224, 330, 224, 400] #[168, 252, 168, 336]
    #       ptail: [110, 110, 110, 110] #[224, 330, 224, 400] #[224, 224, 224, 400]
    #       ntail: [84, 84, 84, 84] #[168, 252, 168, 336] #[168, 168, 168, 336]
    #       nfb: [84, 84, 84, 84] #[168, 252, 168, 336] #[84 , 252, 252, 336]
    #       pfb: [110, 110, 110, 110] #[224, 330, 224, 400] #[110, 330, 330, 440]
    #   pinfo:
    #     tiles:
    #       - name: cnter_tile
    #     tile_specs:
    #       arr_info:
    #         lch: 30
    #         top_layer: 4
    #         tr_widths:
    #           sig: {2: 2, 3: 2}
    #           clk: {2: 2, 3: 2, 4: 2, 5: 11}
    #           sup: {2: 2, 3: 2, 4: 6, 5: 3, 6: 10, 7: 2}
    #           vco: {2: 2, 3: 2, 4: 6, 5: 12, 6: 10}
    #           ctrl: {2: 2, 3: 2, 4: 3, 5: 12}
    #         tr_spaces: {}
    #       place_info:
    #         cnter_tile:
    #           priority: 1
    #           bot_mirror: True
    #           top_mirror: True
    #           options:
    #             same_col_sub: True
    #           row_specs:
    #             - mos_type: nch
    #               width: 84
    #               threshold: standard
    #               bot_wires:
    #                 data: ['sup', 'sig<0:1>']
    #                 shared: ['sup']
    #               top_wires: ['sig<0:3>']
    #               flip: True
    #             - mos_type: pch
    #               width: 110
    #               threshold: standard
    #               bot_wires: ['sig<2:0>']
    #               top_wires:
    #                 data: ['sig<0:1>', 'sup']
    #                 shared: ['sup']
    #       abut_list: []

  cdac_params:
    remove_cap: False
    lower_layer_routing: True
    has_cm_sw: False
    nbits: 9
    ny_list:    [1, 1, 1, 1, 1, 1, 2, 4, 4, 8] #necessary to figure out switch size
    ratio_list: [1, 1, 2, 4, 8, 8, 8, 8, 8, 8] 
    row_list: [1, 1, 1, 1, 2, 3, 5, 6, 8, 14]
    col_list: [1, 1, 2, 3, 3, 4, 4, 3, 4, 4]
    sw_type: ['n', 'n', 'p']
    diff_idx: 7
    width: &cap_width 1600 # in resolution units (um/0.005)
    seg: 32  #changes switch size
    seg_cm: 16
    sp: 4 # how many tracks apart to space the switches
    w: 84 
    w_n: 84 
    w_p: 84 
    w_cm: 84 
    tr_widths: *tr_w
    tr_spaces: *tr_sp
    cap_config:
      ismim: True
      top_layer: 4 
      bot_layer: 3
      pin_layer: 3
      top_w: 1
      bot_w: 1
      bot_y_w: 4
      unit_cap: True
      unit_height: 400
      unit_width: 400 
      mim_type: '34'
      cap_sp: 2
      rotateable: False
      has_rmetal: False
      #cap: 317e-18
    pinfo_cm:
      tiles:
        - name: sw_tile
      tile_specs:
        arr_info:
          lch: 30
          top_layer: 4
          tr_widths: *tr_w
          tr_spaces: *tr_sp
        place_info:
          sw_tile:
            priority: 1
            bot_mirror: True
            top_mirror: True
            row_specs:
              - mos_type: nch
                width: 84 
                threshold: standard
                bot_wires: ['sup', 'sig<0:1>']
                top_wires: ['sig<0:2>', 'sup']
                flip: True
        abut_list: []
    pinfo:
      tiles:
        - name: drv_tile
      tile_specs:
        arr_info:
          lch: 30
          top_layer: 4
          tr_widths: *tr_w
          tr_spaces: *tr_sp
        place_info:
          drv_tile:
            priority: 1
            bot_mirror: True
            top_mirror: True
            min_height: 1100
            row_specs:
              - mos_type: nch
                width: 84 
                threshold: standard
                bot_wires:
                  data: ['sup<0>','sig<0:4>','sup<1>']
                  shared: ['sup']
                top_wires:
                  data: ['sig<0:4>', 'sup']
                  shared: ['sup']
                flip: True
        abut_list: []
  route_power: True
  decoupling_cap_params:
    decoupling_margin: 2000
    cap_config:
      top_layer: 4
      bot_layer: 3 
      num_rows: 1
      num_cols: 1
      dum_col_l: 0
      unit_height: 800
      unit_width: 800
      rotateable: True
      mim_type: '45'
      has_res_metal: False


