---

# DO NOT EDIT!
# Automatically generated via docusaurus-plugin-doxygen by Doxygen.

slug: /api/files/include/include/llvm/include/llvm/codegen/machineregisterinfo-h
custom_edit_url: null
keywords:
  - doxygen
  - reference
  - file

---

import Link from '@docusaurus/Link'

import CodeLine from '@xpack/docusaurus-plugin-doxygen/components/CodeLine'
import DoxygenPage from '@xpack/docusaurus-plugin-doxygen/components/DoxygenPage'
import Highlight from '@xpack/docusaurus-plugin-doxygen/components/Highlight'
import IncludesList from '@xpack/docusaurus-plugin-doxygen/components/IncludesList'
import IncludesListItem from '@xpack/docusaurus-plugin-doxygen/components/IncludesListItem'
import MembersIndex from '@xpack/docusaurus-plugin-doxygen/components/MembersIndex'
import MembersIndexItem from '@xpack/docusaurus-plugin-doxygen/components/MembersIndexItem'
import ProgramListing from '@xpack/docusaurus-plugin-doxygen/components/ProgramListing'

import pluginConfig from '@site/docusaurus-plugin-doxygen-config.json'

# The `MachineRegisterInfo.h` File Reference

<DoxygenPage pluginConfig={pluginConfig}>



## Included Headers

<IncludesList>
<IncludesListItem
  filePath="llvm/ADT/ArrayRef.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/adt/arrayref-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/ADT/BitVector.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/adt/bitvector-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/ADT/IndexedMap.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/adt/indexedmap-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/ADT/PointerUnion.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/adt/pointerunion-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/ADT/SmallPtrSet.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/adt/smallptrset-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/ADT/SmallVector.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/adt/smallvector-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/ADT/StringSet.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/adt/stringset-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/ADT/iterator_range.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/adt/iterator-range-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/CodeGen/MachineBasicBlock.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/codegen/machinebasicblock-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/CodeGen/MachineFunction.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/codegen/machinefunction-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/CodeGen/MachineInstrBundle.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/codegen/machineinstrbundle-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/CodeGen/MachineOperand.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/codegen/machineoperand-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/CodeGen/RegisterBank.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/codegen/registerbank-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/CodeGen/TargetRegisterInfo.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/CodeGen/TargetSubtargetInfo.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/codegen/targetsubtargetinfo-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/MC/LaneBitmask.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/mc/lanebitmask-h"
  isLocal="true" />
<IncludesListItem
  filePath="cassert"
  permalink=""
  isLocal="false" />
<IncludesListItem
  filePath="cstddef"
  permalink=""
  isLocal="false" />
<IncludesListItem
  filePath="cstdint"
  permalink=""
  isLocal="false" />
<IncludesListItem
  filePath="iterator"
  permalink=""
  isLocal="false" />
<IncludesListItem
  filePath="memory"
  permalink=""
  isLocal="false" />
<IncludesListItem
  filePath="utility"
  permalink=""
  isLocal="false" />
<IncludesListItem
  filePath="vector"
  permalink=""
  isLocal="false" />
</IncludesList>

## Namespaces Index

<MembersIndex>

<MembersIndexItem
  type="namespace"
  name={<><a href="/docs/api/namespaces/llvm">llvm</a></>}>
This is an optimization pass for GlobalISel generic memory operations. <a href="/docs/api/namespaces/llvm/#details">More...</a>
</MembersIndexItem>

</MembersIndex>

## Classes Index

<MembersIndex>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a></>}>
<a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> - Keep track of information for virtual and physical registers, including vreg register classes, use/def chains for registers, etc. <a href="/docs/api/classes/llvm/machineregisterinfo/#details">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/machineregisterinfo/delegate">Delegate</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="struct"
  name={<><a href="/docs/api/structs/llvm/machineregisterinfo/vregattrs">VRegAttrs</a></>}>
All attributes(register class or bank and low-level type) a virtual register can have. <a href="/docs/api/structs/llvm/machineregisterinfo/vregattrs/#details">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/machineregisterinfo/defusechain-iterator">defusechain_iterator&lt;ReturnUses, ReturnDefs, SkipDebug, ByOperand, ByInstr, ByBundle&gt;</a></>}>
reg&#95;begin/reg&#95;end - Provide iteration support to walk over all definitions and uses of a register within the <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> that corresponds to this <a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> object. <a href="/docs/api/classes/llvm/machineregisterinfo/defusechain-iterator/#details">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/machineregisterinfo/defusechain-instr-iterator">defusechain_instr_iterator&lt;ReturnUses, ReturnDefs, SkipDebug, ByOperand, ByInstr, ByBundle&gt;</a></>}>
<a href="/docs/api/classes/llvm/machineregisterinfo/defusechain-iterator">defusechain&#95;iterator</a> - This class provides iterator support for machine operands in the function that use or define a specific register. <a href="/docs/api/classes/llvm/machineregisterinfo/defusechain-instr-iterator/#details">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/psetiterator">PSetIterator</a></>}>
Iterate over the pressure sets affected by the given physical or virtual register. <a href="/docs/api/classes/llvm/psetiterator/#details">More...</a>
</MembersIndexItem>

</MembersIndex>


## File Listing

The file content with the documentation metadata removed is:

<ProgramListing>

<Link id="l00001" /><CodeLine lineNumber="1"><Highlight kind="comment">//===- llvm/CodeGen/MachineRegisterInfo.h -----------------------&#42;- C++ -&#42;-===//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00002" /><CodeLine lineNumber="2"><Highlight kind="normal"></Highlight><Highlight kind="comment">//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00003" /><CodeLine lineNumber="3"><Highlight kind="normal"></Highlight><Highlight kind="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00004" /><CodeLine lineNumber="4"><Highlight kind="normal"></Highlight><Highlight kind="comment">// See https://llvm.org/LICENSE.txt for license information.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00005" /><CodeLine lineNumber="5"><Highlight kind="normal"></Highlight><Highlight kind="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00006" /><CodeLine lineNumber="6"><Highlight kind="normal"></Highlight><Highlight kind="comment">//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00007" /><CodeLine lineNumber="7"><Highlight kind="normal"></Highlight><Highlight kind="comment">//===----------------------------------------------------------------------===//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00008" /><CodeLine lineNumber="8"><Highlight kind="normal"></Highlight><Highlight kind="comment">//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00009" /><CodeLine lineNumber="9"><Highlight kind="normal"></Highlight><Highlight kind="comment">// This file defines the MachineRegisterInfo class.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00010" /><CodeLine lineNumber="10"><Highlight kind="normal"></Highlight><Highlight kind="comment">//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00011" /><CodeLine lineNumber="11"><Highlight kind="normal"></Highlight><Highlight kind="comment">//===----------------------------------------------------------------------===//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00012" /><CodeLine lineNumber="12"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00013" /><CodeLine lineNumber="13"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#ifndef LLVM&#95;CODEGEN&#95;MACHINEREGISTERINFO&#95;H</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00014" /><CodeLine lineNumber="14"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#define LLVM&#95;CODEGEN&#95;MACHINEREGISTERINFO&#95;H</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00015" /><CodeLine lineNumber="15"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00016" /><CodeLine lineNumber="16"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/adt/arrayref-h">llvm/ADT/ArrayRef.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00017" /><CodeLine lineNumber="17"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/adt/bitvector-h">llvm/ADT/BitVector.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00018" /><CodeLine lineNumber="18"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/adt/indexedmap-h">llvm/ADT/IndexedMap.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00019" /><CodeLine lineNumber="19"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/adt/pointerunion-h">llvm/ADT/PointerUnion.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00020" /><CodeLine lineNumber="20"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/adt/smallptrset-h">llvm/ADT/SmallPtrSet.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00021" /><CodeLine lineNumber="21"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/adt/smallvector-h">llvm/ADT/SmallVector.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00022" /><CodeLine lineNumber="22"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/adt/stringset-h">llvm/ADT/StringSet.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00023" /><CodeLine lineNumber="23"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/adt/iterator-range-h">llvm/ADT/iterator&#95;range.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00024" /><CodeLine lineNumber="24"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/codegen/machinebasicblock-h">llvm/CodeGen/MachineBasicBlock.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00025" /><CodeLine lineNumber="25"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/codegen/machinefunction-h">llvm/CodeGen/MachineFunction.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00026" /><CodeLine lineNumber="26"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/codegen/machineinstrbundle-h">llvm/CodeGen/MachineInstrBundle.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00027" /><CodeLine lineNumber="27"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/codegen/machineoperand-h">llvm/CodeGen/MachineOperand.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00028" /><CodeLine lineNumber="28"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/codegen/registerbank-h">llvm/CodeGen/RegisterBank.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00029" /><CodeLine lineNumber="29"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetregisterinfo-h">llvm/CodeGen/TargetRegisterInfo.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00030" /><CodeLine lineNumber="30"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/codegen/targetsubtargetinfo-h">llvm/CodeGen/TargetSubtargetInfo.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00031" /><CodeLine lineNumber="31"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/mc/lanebitmask-h">llvm/MC/LaneBitmask.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00032" /><CodeLine lineNumber="32"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &lt;cassert&gt;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00033" /><CodeLine lineNumber="33"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &lt;cstddef&gt;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00034" /><CodeLine lineNumber="34"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &lt;cstdint&gt;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00035" /><CodeLine lineNumber="35"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &lt;iterator&gt;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00036" /><CodeLine lineNumber="36"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &lt;memory&gt;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00037" /><CodeLine lineNumber="37"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &lt;utility&gt;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00038" /><CodeLine lineNumber="38"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &lt;vector&gt;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00039" /><CodeLine lineNumber="39"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00040" /><CodeLine lineNumber="40"><Highlight kind="normal"></Highlight><Highlight kind="keyword">namespace </Highlight><Highlight kind="normal"><a href="/docs/api/namespaces/llvm">llvm</a> &#123;</Highlight></CodeLine>
<Link id="l00041" /><CodeLine lineNumber="41"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00042" /><CodeLine lineNumber="42"><Highlight kind="normal"></Highlight><Highlight kind="keyword">class </Highlight><Highlight kind="normal"><a href="/docs/api/classes/llvm/psetiterator">PSetIterator</a>;</Highlight></CodeLine>
<Link id="l00043" /><CodeLine lineNumber="43"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00044" /><CodeLine lineNumber="44"><Highlight kind="comment">/// Convenient type to represent either a register class or a register bank.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00045" /><CodeLine lineNumber="45" lineLink="/docs/api/namespaces/llvm/#a0f1def99add5e4273e839bf70f3e79ed"><Highlight kind="normal"></Highlight><Highlight kind="keyword">using </Highlight><Highlight kind="normal"><a href="/docs/api/namespaces/llvm/#a0f1def99add5e4273e839bf70f3e79ed">RegClassOrRegBank</a> =</Highlight></CodeLine>
<Link id="l00046" /><CodeLine lineNumber="46"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/pointerunion">PointerUnion&lt;const TargetRegisterClass &#42;, const RegisterBank &#42;&gt;</a>;</Highlight></CodeLine>
<Link id="l00047" /><CodeLine lineNumber="47"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00048" /><CodeLine lineNumber="48"><Highlight kind="comment">/// MachineRegisterInfo - Keep track of information for virtual and physical</Highlight></CodeLine>
<Link id="l00049" /><CodeLine lineNumber="49"><Highlight kind="comment">/// registers, including vreg register classes, use/def chains for registers,</Highlight></CodeLine>
<Link id="l00050" /><CodeLine lineNumber="50"><Highlight kind="comment">/// etc.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00051" /><CodeLine lineNumber="51" lineLink="/docs/api/classes/llvm/machineregisterinfo"><Highlight kind="normal"></Highlight><Highlight kind="keyword">class </Highlight><Highlight kind="normal"><a href="/docs/api/classes/llvm/machineregisterinfo/#a3e736a38ebafb662ddd8645d83a1d534">MachineRegisterInfo</a> &#123;</Highlight></CodeLine>
<Link id="l00052" /><CodeLine lineNumber="52"><Highlight kind="normal"></Highlight><Highlight kind="keyword">public</Highlight><Highlight kind="normal">:</Highlight></CodeLine>
<Link id="l00053" /><CodeLine lineNumber="53" lineLink="/docs/api/classes/llvm/machineregisterinfo/delegate"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">class </Highlight><Highlight kind="normal"><a href="/docs/api/classes/llvm/machineregisterinfo/delegate">Delegate</a> &#123;</Highlight></CodeLine>
<Link id="l00054" /><CodeLine lineNumber="54"><Highlight kind="normal">    </Highlight><Highlight kind="keyword">virtual</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> anchor();</Highlight></CodeLine>
<Link id="l00055" /><CodeLine lineNumber="55"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00056" /><CodeLine lineNumber="56"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">public</Highlight><Highlight kind="normal">:</Highlight></CodeLine>
<Link id="l00057" /><CodeLine lineNumber="57" lineLink="/docs/api/classes/llvm/machineregisterinfo/delegate/#aa298b1ba966744c7b6d19d8b0db3866d"><Highlight kind="normal">    </Highlight><Highlight kind="keyword">virtual</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/delegate/#aa298b1ba966744c7b6d19d8b0db3866d">~Delegate</a>() = </Highlight><Highlight kind="keywordflow">default</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00058" /><CodeLine lineNumber="58"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00059" /><CodeLine lineNumber="59" lineLink="/docs/api/classes/llvm/machineregisterinfo/delegate/#a5328bb7196c84610e42bc3c86d37e115"><Highlight kind="normal">    </Highlight><Highlight kind="keyword">virtual</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/delegate/#a5328bb7196c84610e42bc3c86d37e115">MRI&#95;NoteNewVirtualRegister</a>(<a href="/docs/api/classes/llvm/register">Register</a> <a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) = 0;</Highlight></CodeLine>
<Link id="l00060" /><CodeLine lineNumber="60" lineLink="/docs/api/classes/llvm/machineregisterinfo/delegate/#a5655908032b00cc94620d4b942370407"><Highlight kind="normal">    </Highlight><Highlight kind="keyword">virtual</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/delegate/#a5655908032b00cc94620d4b942370407">MRI&#95;NoteCloneVirtualRegister</a>(<a href="/docs/api/classes/llvm/register">Register</a> NewReg,</Highlight></CodeLine>
<Link id="l00061" /><CodeLine lineNumber="61"><Highlight kind="normal">                                              <a href="/docs/api/classes/llvm/register">Register</a> SrcReg) &#123;</Highlight></CodeLine>
<Link id="l00062" /><CodeLine lineNumber="62"><Highlight kind="normal">      <a href="/docs/api/classes/llvm/machineregisterinfo/delegate/#a5328bb7196c84610e42bc3c86d37e115">MRI&#95;NoteNewVirtualRegister</a>(NewReg);</Highlight></CodeLine>
<Link id="l00063" /><CodeLine lineNumber="63"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00064" /><CodeLine lineNumber="64"><Highlight kind="normal">  &#125;;</Highlight></CodeLine>
<Link id="l00065" /><CodeLine lineNumber="65"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00066" /><CodeLine lineNumber="66"><Highlight kind="normal"></Highlight><Highlight kind="keyword">private</Highlight><Highlight kind="normal">:</Highlight></CodeLine>
<Link id="l00067" /><CodeLine lineNumber="67"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &#42;MF;</Highlight></CodeLine>
<Link id="l00068" /><CodeLine lineNumber="68"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/smallptrset">SmallPtrSet&lt;Delegate &#42;, 1&gt;</a> TheDelegates;</Highlight></CodeLine>
<Link id="l00069" /><CodeLine lineNumber="69"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00070" /><CodeLine lineNumber="70"><Highlight kind="comment">  /// True if subregister liveness is tracked.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00071" /><CodeLine lineNumber="71"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> TracksSubRegLiveness;</Highlight></CodeLine>
<Link id="l00072" /><CodeLine lineNumber="72"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00073" /><CodeLine lineNumber="73"><Highlight kind="comment">  /// VRegInfo - Information we keep for each virtual register.</Highlight></CodeLine>
<Link id="l00074" /><CodeLine lineNumber="74"><Highlight kind="comment">  ///</Highlight></CodeLine>
<Link id="l00075" /><CodeLine lineNumber="75"><Highlight kind="comment">  /// Each element in this list contains the register class of the vreg and the</Highlight></CodeLine>
<Link id="l00076" /><CodeLine lineNumber="76"><Highlight kind="comment">  /// start of the use/def list for the register.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00077" /><CodeLine lineNumber="77"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/indexedmap">IndexedMap&lt;std::pair&lt;RegClassOrRegBank, MachineOperand &#42;&gt;</a>,</Highlight></CodeLine>
<Link id="l00078" /><CodeLine lineNumber="78"><Highlight kind="normal">             <a href="/docs/api/structs/llvm/virtreg2indexfunctor">VirtReg2IndexFunctor</a>&gt;</Highlight></CodeLine>
<Link id="l00079" /><CodeLine lineNumber="79"><Highlight kind="normal">      <a href="/docs/api/structs/llvm/vreginfo">VRegInfo</a>;</Highlight></CodeLine>
<Link id="l00080" /><CodeLine lineNumber="80"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00081" /><CodeLine lineNumber="81"><Highlight kind="comment">  /// Map for recovering vreg name from vreg number.</Highlight></CodeLine>
<Link id="l00082" /><CodeLine lineNumber="82"><Highlight kind="comment">  /// This map is used by the MIR Printer.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00083" /><CodeLine lineNumber="83"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/indexedmap">IndexedMap&lt;std::string, VirtReg2IndexFunctor&gt;</a> VReg2Name;</Highlight></CodeLine>
<Link id="l00084" /><CodeLine lineNumber="84"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00085" /><CodeLine lineNumber="85"><Highlight kind="comment">  /// StringSet that is used to unique vreg names.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00086" /><CodeLine lineNumber="86"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/stringset">StringSet&lt;&gt;</a> VRegNames;</Highlight></CodeLine>
<Link id="l00087" /><CodeLine lineNumber="87"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00088" /><CodeLine lineNumber="88"><Highlight kind="comment">  /// The flag is true upon \\p UpdatedCSRs initialization</Highlight></CodeLine>
<Link id="l00089" /><CodeLine lineNumber="89"><Highlight kind="comment">  /// and false otherwise.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00090" /><CodeLine lineNumber="90"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> IsUpdatedCSRsInitialized = </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00091" /><CodeLine lineNumber="91"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00092" /><CodeLine lineNumber="92"><Highlight kind="comment">  /// Contains the updated callee saved register list.</Highlight></CodeLine>
<Link id="l00093" /><CodeLine lineNumber="93"><Highlight kind="comment">  /// As opposed to the static list defined in register info,</Highlight></CodeLine>
<Link id="l00094" /><CodeLine lineNumber="94"><Highlight kind="comment">  /// all registers that were disabled are removed from the list.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00095" /><CodeLine lineNumber="95"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/smallvector">SmallVector&lt;MCPhysReg, 16&gt;</a> UpdatedCSRs;</Highlight></CodeLine>
<Link id="l00096" /><CodeLine lineNumber="96"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00097" /><CodeLine lineNumber="97"><Highlight kind="comment">  /// RegAllocHints - This vector records register allocation hints for</Highlight></CodeLine>
<Link id="l00098" /><CodeLine lineNumber="98"><Highlight kind="comment">  /// virtual registers. For each virtual register, it keeps a pair of hint</Highlight></CodeLine>
<Link id="l00099" /><CodeLine lineNumber="99"><Highlight kind="comment">  /// type and hints vector making up the allocation hints. Only the first</Highlight></CodeLine>
<Link id="l00100" /><CodeLine lineNumber="100"><Highlight kind="comment">  /// hint may be target specific, and in that case this is reflected by the</Highlight></CodeLine>
<Link id="l00101" /><CodeLine lineNumber="101"><Highlight kind="comment">  /// first member of the pair being non-zero. If the hinted register is</Highlight></CodeLine>
<Link id="l00102" /><CodeLine lineNumber="102"><Highlight kind="comment">  /// virtual, it means the allocator should prefer the physical register</Highlight></CodeLine>
<Link id="l00103" /><CodeLine lineNumber="103"><Highlight kind="comment">  /// allocated to it if any.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00104" /><CodeLine lineNumber="104"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/indexedmap">IndexedMap&lt;std::pair&lt;unsigned, SmallVector&lt;Register, 4&gt;</a>&gt;,</Highlight></CodeLine>
<Link id="l00105" /><CodeLine lineNumber="105"><Highlight kind="normal">             <a href="/docs/api/structs/llvm/virtreg2indexfunctor">VirtReg2IndexFunctor</a>&gt;</Highlight></CodeLine>
<Link id="l00106" /><CodeLine lineNumber="106"><Highlight kind="normal">      RegAllocHints;</Highlight></CodeLine>
<Link id="l00107" /><CodeLine lineNumber="107"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00108" /><CodeLine lineNumber="108"><Highlight kind="comment">  /// PhysRegUseDefLists - This is an array of the head of the use/def list for</Highlight></CodeLine>
<Link id="l00109" /><CodeLine lineNumber="109"><Highlight kind="comment">  /// physical registers.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00110" /><CodeLine lineNumber="110"><Highlight kind="normal">  std::unique&#95;ptr&lt;MachineOperand &#42;&#91;&#93;&gt; PhysRegUseDefLists;</Highlight></CodeLine>
<Link id="l00111" /><CodeLine lineNumber="111"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00112" /><CodeLine lineNumber="112"><Highlight kind="comment">  /// getRegUseDefListHead - Return the head pointer for the register use/def</Highlight></CodeLine>
<Link id="l00113" /><CodeLine lineNumber="113"><Highlight kind="comment">  /// list for the specified virtual or physical register.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00114" /><CodeLine lineNumber="114"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> &#42;&amp;getRegUseDefListHead(<a href="/docs/api/classes/llvm/register">Register</a> RegNo) &#123;</Highlight></CodeLine>
<Link id="l00115" /><CodeLine lineNumber="115"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (RegNo.<a href="/docs/api/classes/llvm/register/#ab203bbcbc320180b1da9e9a92ee0c784">isVirtual</a>())</Highlight></CodeLine>
<Link id="l00116" /><CodeLine lineNumber="116"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/structs/llvm/vreginfo">VRegInfo</a>&#91;RegNo.<a href="/docs/api/classes/llvm/register/#afcfb1380ec9ff3f6106193a6ea9313c6">id</a>()&#93;.second;</Highlight></CodeLine>
<Link id="l00117" /><CodeLine lineNumber="117"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> PhysRegUseDefLists&#91;RegNo.<a href="/docs/api/classes/llvm/register/#afcfb1380ec9ff3f6106193a6ea9313c6">id</a>()&#93;;</Highlight></CodeLine>
<Link id="l00118" /><CodeLine lineNumber="118"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00119" /><CodeLine lineNumber="119"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00120" /><CodeLine lineNumber="120"><Highlight kind="normal">  MachineOperand &#42;getRegUseDefListHead(<a href="/docs/api/files/lib/lib/transforms/lib/transforms/utils/mem2reg-cpp/#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a> RegNo)</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00121" /><CodeLine lineNumber="121"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (RegNo.isVirtual())</Highlight></CodeLine>
<Link id="l00122" /><CodeLine lineNumber="122"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> VRegInfo&#91;RegNo.id()&#93;.second;</Highlight></CodeLine>
<Link id="l00123" /><CodeLine lineNumber="123"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> PhysRegUseDefLists&#91;RegNo.id()&#93;;</Highlight></CodeLine>
<Link id="l00124" /><CodeLine lineNumber="124"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00125" /><CodeLine lineNumber="125"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00126" /><CodeLine lineNumber="126"><Highlight kind="comment">  /// Get the next element in the use-def chain.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00127" /><CodeLine lineNumber="127"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> MachineOperand &#42;getNextOperandForReg(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> MachineOperand &#42;MO) &#123;</Highlight></CodeLine>
<Link id="l00128" /><CodeLine lineNumber="128"><Highlight kind="normal">    <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MO &amp;&amp; MO-&gt;isReg() &amp;&amp; </Highlight><Highlight kind="stringliteral">&quot;This is not a register operand!&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00129" /><CodeLine lineNumber="129"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> MO-&gt;Contents.Reg.Next;</Highlight></CodeLine>
<Link id="l00130" /><CodeLine lineNumber="130"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00131" /><CodeLine lineNumber="131"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00132" /><CodeLine lineNumber="132"><Highlight kind="comment">  /// UsedPhysRegMask - Additional used physregs including aliases.</Highlight></CodeLine>
<Link id="l00133" /><CodeLine lineNumber="133"><Highlight kind="comment">  /// This bit vector represents all the registers clobbered by function calls.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00134" /><CodeLine lineNumber="134"><Highlight kind="normal">  BitVector UsedPhysRegMask;</Highlight></CodeLine>
<Link id="l00135" /><CodeLine lineNumber="135"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00136" /><CodeLine lineNumber="136"><Highlight kind="comment">  /// ReservedRegs - This is a bit vector of reserved registers.  The target</Highlight></CodeLine>
<Link id="l00137" /><CodeLine lineNumber="137"><Highlight kind="comment">  /// may change its mind about which registers should be reserved.  This</Highlight></CodeLine>
<Link id="l00138" /><CodeLine lineNumber="138"><Highlight kind="comment">  /// vector is the frozen set of reserved registers when register allocation</Highlight></CodeLine>
<Link id="l00139" /><CodeLine lineNumber="139"><Highlight kind="comment">  /// started.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00140" /><CodeLine lineNumber="140"><Highlight kind="normal">  BitVector ReservedRegs;</Highlight></CodeLine>
<Link id="l00141" /><CodeLine lineNumber="141"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00142" /><CodeLine lineNumber="142"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">using </Highlight><Highlight kind="normal">VRegToTypeMap = IndexedMap&lt;LLT, VirtReg2IndexFunctor&gt;;</Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00143" /><CodeLine lineNumber="143"><Highlight kind="comment">  /// Map generic virtual registers to their low-level type.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00144" /><CodeLine lineNumber="144"><Highlight kind="normal">  VRegToTypeMap VRegToType;</Highlight></CodeLine>
<Link id="l00145" /><CodeLine lineNumber="145"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00146" /><CodeLine lineNumber="146"><Highlight kind="comment">  /// Keep track of the physical registers that are live in to the function.</Highlight></CodeLine>
<Link id="l00147" /><CodeLine lineNumber="147"><Highlight kind="comment">  /// Live in values are typically arguments in registers.  LiveIn values are</Highlight></CodeLine>
<Link id="l00148" /><CodeLine lineNumber="148"><Highlight kind="comment">  /// allowed to have virtual registers associated with them, stored in the</Highlight></CodeLine>
<Link id="l00149" /><CodeLine lineNumber="149"><Highlight kind="comment">  /// second element.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00150" /><CodeLine lineNumber="150"><Highlight kind="normal">  std::vector&lt;std::pair&lt;MCRegister, Register&gt;&gt; LiveIns;</Highlight></CodeLine>
<Link id="l00151" /><CodeLine lineNumber="151"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00152" /><CodeLine lineNumber="152"><Highlight kind="normal"></Highlight><Highlight kind="keyword">public</Highlight><Highlight kind="normal">:</Highlight></CodeLine>
<Link id="l00153" /><CodeLine lineNumber="153"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">explicit</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/#a3e736a38ebafb662ddd8645d83a1d534">MachineRegisterInfo</a>(MachineFunction &#42;MF);</Highlight></CodeLine>
<Link id="l00154" /><CodeLine lineNumber="154" lineLink="/docs/api/classes/llvm/machineregisterinfo/#ac451b8ac7ac62bfe24225bfddeb35943"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/machineregisterinfo/#ac451b8ac7ac62bfe24225bfddeb35943">MachineRegisterInfo</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/#a3e736a38ebafb662ddd8645d83a1d534">MachineRegisterInfo</a> &amp;) = </Highlight><Highlight kind="keyword">delete</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00155" /><CodeLine lineNumber="155" lineLink="/docs/api/classes/llvm/machineregisterinfo/#a2f7b4a4d3bc5d9c524083b7cea0649ac"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/machineregisterinfo/#a3e736a38ebafb662ddd8645d83a1d534">MachineRegisterInfo</a> &amp;<a href="/docs/api/classes/llvm/machineregisterinfo/#a2f7b4a4d3bc5d9c524083b7cea0649ac">operator=</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/#a3e736a38ebafb662ddd8645d83a1d534">MachineRegisterInfo</a> &amp;) = </Highlight><Highlight kind="keyword">delete</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00156" /><CodeLine lineNumber="156"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00157" /><CodeLine lineNumber="157" lineLink="/docs/api/classes/llvm/machineregisterinfo/#ab79ea5367e2539a9cca11f9db6f92c06"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/targetregisterinfo">TargetRegisterInfo</a> &#42;<a href="/docs/api/classes/llvm/machineregisterinfo/#ab79ea5367e2539a9cca11f9db6f92c06">getTargetRegisterInfo</a>()</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00158" /><CodeLine lineNumber="158"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> MF-&gt;<a href="/docs/api/classes/llvm/machinefunction/#a3825368aca2bc1550d173660df4da6a6">getSubtarget</a>().<a href="/docs/api/classes/llvm/targetsubtargetinfo/#a43c530c830206ecf5ad3359364634c75">getRegisterInfo</a>();</Highlight></CodeLine>
<Link id="l00159" /><CodeLine lineNumber="159"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00160" /><CodeLine lineNumber="160"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00161" /><CodeLine lineNumber="161" lineLink="/docs/api/classes/llvm/machineregisterinfo/#a6208e23829aa84a5e95a1034c68c2fd6"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/#a6208e23829aa84a5e95a1034c68c2fd6">resetDelegate</a>(<a href="/docs/api/classes/llvm/machineregisterinfo/delegate">Delegate</a> &#42;delegate) &#123;</Highlight></CodeLine>
<Link id="l00162" /><CodeLine lineNumber="162"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// Ensure another delegate does not take over unless the current</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00163" /><CodeLine lineNumber="163"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// delegate first unattaches itself.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00164" /><CodeLine lineNumber="164"><Highlight kind="normal">    <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(TheDelegates.count(delegate) &amp;&amp;</Highlight></CodeLine>
<Link id="l00165" /><CodeLine lineNumber="165"><Highlight kind="normal">           </Highlight><Highlight kind="stringliteral">&quot;Only an existing delegate can perform reset!&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00166" /><CodeLine lineNumber="166"><Highlight kind="normal">    TheDelegates.erase(delegate);</Highlight></CodeLine>
<Link id="l00167" /><CodeLine lineNumber="167"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00168" /><CodeLine lineNumber="168"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00169" /><CodeLine lineNumber="169" lineLink="/docs/api/classes/llvm/machineregisterinfo/#a8ff1430f9e38299f37b3ce2b84d5b2d8"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/#a8ff1430f9e38299f37b3ce2b84d5b2d8">addDelegate</a>(<a href="/docs/api/classes/llvm/machineregisterinfo/delegate">Delegate</a> &#42;delegate) &#123;</Highlight></CodeLine>
<Link id="l00170" /><CodeLine lineNumber="170"><Highlight kind="normal">    <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(delegate &amp;&amp; !TheDelegates.count(delegate) &amp;&amp;</Highlight></CodeLine>
<Link id="l00171" /><CodeLine lineNumber="171"><Highlight kind="normal">           </Highlight><Highlight kind="stringliteral">&quot;Attempted to add null delegate, or to change it without &quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00172" /><CodeLine lineNumber="172"><Highlight kind="normal">           </Highlight><Highlight kind="stringliteral">&quot;first resetting it!&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00173" /><CodeLine lineNumber="173"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00174" /><CodeLine lineNumber="174"><Highlight kind="normal">    TheDelegates.insert(delegate);</Highlight></CodeLine>
<Link id="l00175" /><CodeLine lineNumber="175"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00176" /><CodeLine lineNumber="176"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00177" /><CodeLine lineNumber="177" lineLink="/docs/api/classes/llvm/machineregisterinfo/#aa8694a1d461a5b2c58bd83bf50c9f46f"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/#aa8694a1d461a5b2c58bd83bf50c9f46f">noteNewVirtualRegister</a>(<a href="/docs/api/classes/llvm/register">Register</a> <a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) &#123;</Highlight></CodeLine>
<Link id="l00178" /><CodeLine lineNumber="178"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">for</Highlight><Highlight kind="normal"> (</Highlight><Highlight kind="keyword">auto</Highlight><Highlight kind="normal"> &#42;TheDelegate : TheDelegates)</Highlight></CodeLine>
<Link id="l00179" /><CodeLine lineNumber="179"><Highlight kind="normal">      TheDelegate-&gt;MRI&#95;NoteNewVirtualRegister(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>);</Highlight></CodeLine>
<Link id="l00180" /><CodeLine lineNumber="180"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00181" /><CodeLine lineNumber="181"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00182" /><CodeLine lineNumber="182" lineLink="/docs/api/classes/llvm/machineregisterinfo/#adc037e4e3484a814f8258868db79c758"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/#adc037e4e3484a814f8258868db79c758">noteCloneVirtualRegister</a>(<a href="/docs/api/classes/llvm/register">Register</a> NewReg, <a href="/docs/api/classes/llvm/register">Register</a> SrcReg) &#123;</Highlight></CodeLine>
<Link id="l00183" /><CodeLine lineNumber="183"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">for</Highlight><Highlight kind="normal"> (</Highlight><Highlight kind="keyword">auto</Highlight><Highlight kind="normal"> &#42;TheDelegate : TheDelegates)</Highlight></CodeLine>
<Link id="l00184" /><CodeLine lineNumber="184"><Highlight kind="normal">      TheDelegate-&gt;MRI&#95;NoteCloneVirtualRegister(NewReg, SrcReg);</Highlight></CodeLine>
<Link id="l00185" /><CodeLine lineNumber="185"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00186" /><CodeLine lineNumber="186"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00187" /><CodeLine lineNumber="187" lineLink="/docs/api/classes/llvm/machineregisterinfo/#a9114705d2ebd07b743776bb9288e0e93"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp;<a href="/docs/api/classes/llvm/machineregisterinfo/#a9114705d2ebd07b743776bb9288e0e93">getMF</a>()</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123; </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> &#42;MF; &#125;</Highlight></CodeLine>
<Link id="l00188" /><CodeLine lineNumber="188"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00189" /><CodeLine lineNumber="189"><Highlight kind="normal">  </Highlight><Highlight kind="comment">//===--------------------------------------------------------------------===//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00190" /><CodeLine lineNumber="190"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Function State</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00191" /><CodeLine lineNumber="191"><Highlight kind="normal">  </Highlight><Highlight kind="comment">//===--------------------------------------------------------------------===//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00192" /><CodeLine lineNumber="192"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00193" /><CodeLine lineNumber="193"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// isSSA - Returns true when the machine function is in SSA form. Early</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00194" /><CodeLine lineNumber="194"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// passes require the machine function to be in SSA form where every virtual</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00195" /><CodeLine lineNumber="195"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// register has a single defining instruction.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00196" /><CodeLine lineNumber="196"><Highlight kind="normal">  </Highlight><Highlight kind="comment">//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00197" /><CodeLine lineNumber="197"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// The TwoAddressInstructionPass and PHIElimination passes take the machine</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00198" /><CodeLine lineNumber="198"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// function out of SSA form when they introduce multiple defs per virtual</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00199" /><CodeLine lineNumber="199"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// register.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00200" /><CodeLine lineNumber="200" lineLink="/docs/api/classes/llvm/machineregisterinfo/#a86dd1b4ce6ff2d4a0b4593c5f7b2a3fd"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/#a86dd1b4ce6ff2d4a0b4593c5f7b2a3fd">isSSA</a>()</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00201" /><CodeLine lineNumber="201"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> MF-&gt;<a href="/docs/api/classes/llvm/machinefunction/#ac1f888bba00f32cb4f9a0010c958f397">getProperties</a>().<a href="/docs/api/classes/llvm/machinefunctionproperties/#aacef05f16d3e71703f08bb4677e1d7a2">hasProperty</a>(</Highlight></CodeLine>
<Link id="l00202" /><CodeLine lineNumber="202"><Highlight kind="normal">        <a href="/docs/api/classes/llvm/machinefunctionproperties/#ad85237c6c667e4713efe8921e9c32ac1a4fc3b812627e58da17a703f73013db96">MachineFunctionProperties::Property::IsSSA</a>);</Highlight></CodeLine>
<Link id="l00203" /><CodeLine lineNumber="203"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00204" /><CodeLine lineNumber="204"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00205" /><CodeLine lineNumber="205"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// leaveSSA - Indicates that the machine function is no longer in SSA form.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00206" /><CodeLine lineNumber="206" lineLink="/docs/api/classes/llvm/machineregisterinfo/#a035f850aa2492716906dbb0610e98c90"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/#a035f850aa2492716906dbb0610e98c90">leaveSSA</a>() &#123;</Highlight></CodeLine>
<Link id="l00207" /><CodeLine lineNumber="207"><Highlight kind="normal">    MF-&gt;<a href="/docs/api/classes/llvm/machinefunction/#ac1f888bba00f32cb4f9a0010c958f397">getProperties</a>().<a href="/docs/api/classes/llvm/machinefunctionproperties/#af2f789465ed765ac2795381e8b91b902">reset</a>(<a href="/docs/api/classes/llvm/machinefunctionproperties/#ad85237c6c667e4713efe8921e9c32ac1a4fc3b812627e58da17a703f73013db96">MachineFunctionProperties::Property::IsSSA</a>);</Highlight></CodeLine>
<Link id="l00208" /><CodeLine lineNumber="208"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00209" /><CodeLine lineNumber="209"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00210" /><CodeLine lineNumber="210"><Highlight kind="comment">  /// tracksLiveness - Returns true when tracking register liveness accurately.</Highlight></CodeLine>
<Link id="l00211" /><CodeLine lineNumber="211"><Highlight kind="comment">  /// (see MachineFUnctionProperties::Property description for details)</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00212" /><CodeLine lineNumber="212" lineLink="/docs/api/classes/llvm/machineregisterinfo/#a218bf4a49a8808ebb854ec9b89907904"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/#a218bf4a49a8808ebb854ec9b89907904">tracksLiveness</a>()</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00213" /><CodeLine lineNumber="213"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> MF-&gt;<a href="/docs/api/classes/llvm/machinefunction/#ac1f888bba00f32cb4f9a0010c958f397">getProperties</a>().<a href="/docs/api/classes/llvm/machinefunctionproperties/#aacef05f16d3e71703f08bb4677e1d7a2">hasProperty</a>(</Highlight></CodeLine>
<Link id="l00214" /><CodeLine lineNumber="214"><Highlight kind="normal">        <a href="/docs/api/classes/llvm/machinefunctionproperties/#ad85237c6c667e4713efe8921e9c32ac1a0020348b08bb4cccecf3241eac999d8a">MachineFunctionProperties::Property::TracksLiveness</a>);</Highlight></CodeLine>
<Link id="l00215" /><CodeLine lineNumber="215"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00216" /><CodeLine lineNumber="216"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00217" /><CodeLine lineNumber="217"><Highlight kind="comment">  /// invalidateLiveness - Indicates that register liveness is no longer being</Highlight></CodeLine>
<Link id="l00218" /><CodeLine lineNumber="218"><Highlight kind="comment">  /// tracked accurately.</Highlight></CodeLine>
<Link id="l00219" /><CodeLine lineNumber="219"><Highlight kind="comment">  ///</Highlight></CodeLine>
<Link id="l00220" /><CodeLine lineNumber="220"><Highlight kind="comment">  /// This should be called by late passes that invalidate the liveness</Highlight></CodeLine>
<Link id="l00221" /><CodeLine lineNumber="221"><Highlight kind="comment">  /// information.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00222" /><CodeLine lineNumber="222" lineLink="/docs/api/classes/llvm/machineregisterinfo/#a721b3ae1a20e295cc4f1143958ad3884"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/#a721b3ae1a20e295cc4f1143958ad3884">invalidateLiveness</a>() &#123;</Highlight></CodeLine>
<Link id="l00223" /><CodeLine lineNumber="223"><Highlight kind="normal">    MF-&gt;<a href="/docs/api/classes/llvm/machinefunction/#ac1f888bba00f32cb4f9a0010c958f397">getProperties</a>().<a href="/docs/api/classes/llvm/machinefunctionproperties/#af2f789465ed765ac2795381e8b91b902">reset</a>(</Highlight></CodeLine>
<Link id="l00224" /><CodeLine lineNumber="224"><Highlight kind="normal">        <a href="/docs/api/classes/llvm/machinefunctionproperties/#ad85237c6c667e4713efe8921e9c32ac1a0020348b08bb4cccecf3241eac999d8a">MachineFunctionProperties::Property::TracksLiveness</a>);</Highlight></CodeLine>
<Link id="l00225" /><CodeLine lineNumber="225"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00226" /><CodeLine lineNumber="226"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00227" /><CodeLine lineNumber="227"><Highlight kind="comment">  /// Returns true if liveness for register class @p RC should be tracked at</Highlight></CodeLine>
<Link id="l00228" /><CodeLine lineNumber="228"><Highlight kind="comment">  /// the subregister level.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00229" /><CodeLine lineNumber="229" lineLink="/docs/api/classes/llvm/machineregisterinfo/#a7f2602cf77af82396115293302557ee0"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/#a7f2602cf77af82396115293302557ee0">shouldTrackSubRegLiveness</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &amp;RC)</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00230" /><CodeLine lineNumber="230"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/#a48ad9eedacb98923ab00074ec4760db2">subRegLivenessEnabled</a>() &amp;&amp; RC.<a href="/docs/api/classes/llvm/targetregisterclass/#a5f091eb46b984dbf525c6ac041f6af95">HasDisjunctSubRegs</a>;</Highlight></CodeLine>
<Link id="l00231" /><CodeLine lineNumber="231"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00232" /><CodeLine lineNumber="232" lineLink="/docs/api/classes/llvm/machineregisterinfo/#a4214f202c6a3b5b3933489a6edc49b6b"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/#a4214f202c6a3b5b3933489a6edc49b6b">shouldTrackSubRegLiveness</a>(<a href="/docs/api/classes/llvm/register">Register</a> VReg)</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00233" /><CodeLine lineNumber="233"><Highlight kind="normal">    <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(VReg.<a href="/docs/api/classes/llvm/register/#ab203bbcbc320180b1da9e9a92ee0c784">isVirtual</a>() &amp;&amp; </Highlight><Highlight kind="stringliteral">&quot;Must pass a VReg&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00234" /><CodeLine lineNumber="234"><Highlight kind="normal">    </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42;RC = <a href="/docs/api/classes/llvm/machineregisterinfo/#aa008940be15669d5b380a1423dae87c8">getRegClassOrNull</a>(VReg);</Highlight></CodeLine>
<Link id="l00235" /><CodeLine lineNumber="235"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/files/include/include/llvm/include/llvm/support/compiler-h/#ae5b35beb6f127e5f47269e9124b886fb">LLVM&#95;LIKELY</a>(RC) ? <a href="/docs/api/classes/llvm/machineregisterinfo/#a7f2602cf77af82396115293302557ee0">shouldTrackSubRegLiveness</a>(&#42;RC) : </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00236" /><CodeLine lineNumber="236"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00237" /><CodeLine lineNumber="237" lineLink="/docs/api/classes/llvm/machineregisterinfo/#a48ad9eedacb98923ab00074ec4760db2"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/#a48ad9eedacb98923ab00074ec4760db2">subRegLivenessEnabled</a>()</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00238" /><CodeLine lineNumber="238"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> TracksSubRegLiveness;</Highlight></CodeLine>
<Link id="l00239" /><CodeLine lineNumber="239"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00240" /><CodeLine lineNumber="240"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00241" /><CodeLine lineNumber="241"><Highlight kind="normal">  </Highlight><Highlight kind="comment">//===--------------------------------------------------------------------===//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00242" /><CodeLine lineNumber="242"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Register Info</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00243" /><CodeLine lineNumber="243"><Highlight kind="normal">  </Highlight><Highlight kind="comment">//===--------------------------------------------------------------------===//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00244" /><CodeLine lineNumber="244"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00245" /><CodeLine lineNumber="245"><Highlight kind="comment">  /// Returns true if the updated CSR list was initialized and false otherwise.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00246" /><CodeLine lineNumber="246" lineLink="/docs/api/classes/llvm/machineregisterinfo/#a3076649c65eeacac14b0aa8eaa75bcdf"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/#a3076649c65eeacac14b0aa8eaa75bcdf">isUpdatedCSRsInitialized</a>()</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123; </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> IsUpdatedCSRsInitialized; &#125;</Highlight></CodeLine>
<Link id="l00247" /><CodeLine lineNumber="247"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00248" /><CodeLine lineNumber="248"><Highlight kind="comment">  /// Disables the register from the list of CSRs.</Highlight></CodeLine>
<Link id="l00249" /><CodeLine lineNumber="249"><Highlight kind="comment">  /// I.e. the register will not appear as part of the CSR mask.</Highlight></CodeLine>
<Link id="l00250" /><CodeLine lineNumber="250"><Highlight kind="comment">  /// \\see UpdatedCalleeSavedRegs.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00251" /><CodeLine lineNumber="251"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/#aa3dfee03e12575026fa0a0461348a756">disableCalleeSavedRegister</a>(<a href="/docs/api/classes/llvm/mcregister">MCRegister</a> <a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>);</Highlight></CodeLine>
<Link id="l00252" /><CodeLine lineNumber="252"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00253" /><CodeLine lineNumber="253"><Highlight kind="comment">  /// Returns list of callee saved registers.</Highlight></CodeLine>
<Link id="l00254" /><CodeLine lineNumber="254"><Highlight kind="comment">  /// The function returns the updated CSR list (after taking into account</Highlight></CodeLine>
<Link id="l00255" /><CodeLine lineNumber="255"><Highlight kind="comment">  /// registers that are disabled from the CSR list).</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00256" /><CodeLine lineNumber="256"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> &#42;<a href="/docs/api/classes/llvm/machineregisterinfo/#a8ae9c5d17b40aa7be0189dd4f12dc315">getCalleeSavedRegs</a>() </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00257" /><CodeLine lineNumber="257"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00258" /><CodeLine lineNumber="258"><Highlight kind="comment">  /// Sets the updated Callee Saved Registers list.</Highlight></CodeLine>
<Link id="l00259" /><CodeLine lineNumber="259"><Highlight kind="comment">  /// Notice that it will override ant previously disabled/saved CSRs.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00260" /><CodeLine lineNumber="260"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/#aaefaeb20cd3228ca22ecaff2fa385f9c">setCalleeSavedRegs</a>(<a href="/docs/api/classes/llvm/arrayref">ArrayRef&lt;MCPhysReg&gt;</a> CSRs);</Highlight></CodeLine>
<Link id="l00261" /><CodeLine lineNumber="261"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00262" /><CodeLine lineNumber="262"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Strictly for use by MachineInstr.cpp.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00263" /><CodeLine lineNumber="263"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/#af7f7e5eb5b55add81ed8fe39ac83b9c2">addRegOperandToUseList</a>(<a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> &#42;MO);</Highlight></CodeLine>
<Link id="l00264" /><CodeLine lineNumber="264"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00265" /><CodeLine lineNumber="265"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Strictly for use by MachineInstr.cpp.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00266" /><CodeLine lineNumber="266"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/#aea6bca2d194dea4aa5634cf5c394ebdc">removeRegOperandFromUseList</a>(<a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> &#42;MO);</Highlight></CodeLine>
<Link id="l00267" /><CodeLine lineNumber="267"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00268" /><CodeLine lineNumber="268"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Strictly for use by MachineInstr.cpp.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00269" /><CodeLine lineNumber="269"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/#a557ce2bfb3c946e43d65d750b2537987">moveOperands</a>(<a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> &#42;Dst, <a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> &#42;Src, </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> <a href="/docs/api/files/include/include/llvm/include/llvm/demangle/itaniumdemangle-h/#a536e22898d28a9340a4204407a75ad5d">NumOps</a>);</Highlight></CodeLine>
<Link id="l00270" /><CodeLine lineNumber="270"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00271" /><CodeLine lineNumber="271"><Highlight kind="comment">  /// Verify the sanity of the use list for Reg.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00272" /><CodeLine lineNumber="272"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/#a015233fe94a42e2294533334811ab899">verifyUseList</a>(<a href="/docs/api/classes/llvm/register">Register</a> <a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00273" /><CodeLine lineNumber="273"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00274" /><CodeLine lineNumber="274"><Highlight kind="comment">  /// Verify the use list of all registers.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00275" /><CodeLine lineNumber="275"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/#a12fa9d44c84f7cadd81bf4758a22e1e9">verifyUseLists</a>() </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00276" /><CodeLine lineNumber="276"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00277" /><CodeLine lineNumber="277"><Highlight kind="comment">  /// reg&#95;begin/reg&#95;end - Provide iteration support to walk over all definitions</Highlight></CodeLine>
<Link id="l00278" /><CodeLine lineNumber="278"><Highlight kind="comment">  /// and uses of a register within the MachineFunction that corresponds to this</Highlight></CodeLine>
<Link id="l00279" /><CodeLine lineNumber="279"><Highlight kind="comment">  /// MachineRegisterInfo object.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00280" /><CodeLine lineNumber="280"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">template</Highlight><Highlight kind="normal">&lt;</Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/codegen/removeloadsintofakeuses-cpp/#a0b427ca665b192edbeb8d6ca3c8f19fd">Uses</a>, </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> Defs, </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> SkipDebug,</Highlight></CodeLine>
<Link id="l00281" /><CodeLine lineNumber="281"><Highlight kind="normal">           </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> ByOperand, </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> ByInstr, </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> ByBundle&gt;</Highlight></CodeLine>
<Link id="l00282" /><CodeLine lineNumber="282"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">class </Highlight><Highlight kind="normal"><a href="/docs/api/classes/llvm/machineregisterinfo/#a6aee9b8f6b0a4a4c26901e271fa6dfa7">defusechain&#95;iterator</a>;</Highlight></CodeLine>
<Link id="l00283" /><CodeLine lineNumber="283"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">template</Highlight><Highlight kind="normal">&lt;</Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/codegen/removeloadsintofakeuses-cpp/#a0b427ca665b192edbeb8d6ca3c8f19fd">Uses</a>, </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> Defs, </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> SkipDebug,</Highlight></CodeLine>
<Link id="l00284" /><CodeLine lineNumber="284"><Highlight kind="normal">           </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> ByOperand, </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> ByInstr, </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> ByBundle&gt;</Highlight></CodeLine>
<Link id="l00285" /><CodeLine lineNumber="285"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">class </Highlight><Highlight kind="normal"><a href="/docs/api/classes/llvm/machineregisterinfo/#a3b000c853733de927f22652f954eca68">defusechain&#95;instr&#95;iterator</a>;</Highlight></CodeLine>
<Link id="l00286" /><CodeLine lineNumber="286"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00287" /><CodeLine lineNumber="287"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Make it a friend so it can access getNextOperandForReg().</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00288" /><CodeLine lineNumber="288"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">template</Highlight><Highlight kind="normal">&lt;</Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal">, </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal">, </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal">, </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal">, </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal">, </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal">&gt;</Highlight></CodeLine>
<Link id="l00289" /><CodeLine lineNumber="289" lineLink="/docs/api/classes/llvm/machineregisterinfo/#a6aee9b8f6b0a4a4c26901e271fa6dfa7"><Highlight kind="normal">    </Highlight><Highlight kind="keyword">friend</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">class </Highlight><Highlight kind="normal"><a href="/docs/api/classes/llvm/machineregisterinfo/defusechain-iterator">defusechain&#95;iterator</a>;</Highlight></CodeLine>
<Link id="l00290" /><CodeLine lineNumber="290"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">template</Highlight><Highlight kind="normal">&lt;</Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal">, </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal">, </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal">, </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal">, </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal">, </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal">&gt;</Highlight></CodeLine>
<Link id="l00291" /><CodeLine lineNumber="291" lineLink="/docs/api/classes/llvm/machineregisterinfo/#a3b000c853733de927f22652f954eca68"><Highlight kind="normal">    </Highlight><Highlight kind="keyword">friend</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">class </Highlight><Highlight kind="normal"><a href="/docs/api/classes/llvm/machineregisterinfo/defusechain-instr-iterator">defusechain&#95;instr&#95;iterator</a>;</Highlight></CodeLine>
<Link id="l00292" /><CodeLine lineNumber="292"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00293" /><CodeLine lineNumber="293"><Highlight kind="comment">  /// reg&#95;iterator/reg&#95;begin/reg&#95;end - Walk all defs and uses of the specified</Highlight></CodeLine>
<Link id="l00294" /><CodeLine lineNumber="294"><Highlight kind="comment">  /// register.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00295" /><CodeLine lineNumber="295" lineLink="/docs/api/classes/llvm/machineregisterinfo/#a9feaf69938609dc2a42a69d719a5d3f9"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">using </Highlight><Highlight kind="normal"><a href="/docs/api/classes/llvm/machineregisterinfo/#a9feaf69938609dc2a42a69d719a5d3f9">reg&#95;iterator</a> =</Highlight></CodeLine>
<Link id="l00296" /><CodeLine lineNumber="296"><Highlight kind="normal">      <a href="/docs/api/classes/llvm/machineregisterinfo/defusechain-iterator">defusechain&#95;iterator&lt;true, true, false, true, false, false&gt;</a>;</Highlight></CodeLine>
<Link id="l00297" /><CodeLine lineNumber="297" lineLink="/docs/api/classes/llvm/machineregisterinfo/#a3e9e89a17faecbca7d2409bf9817973e"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/machineregisterinfo/#a9feaf69938609dc2a42a69d719a5d3f9">reg&#95;iterator</a> <a href="/docs/api/classes/llvm/machineregisterinfo/#a3e9e89a17faecbca7d2409bf9817973e">reg&#95;begin</a>(<a href="/docs/api/classes/llvm/register">Register</a> RegNo)</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00298" /><CodeLine lineNumber="298"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/#a9feaf69938609dc2a42a69d719a5d3f9">reg&#95;iterator</a>(getRegUseDefListHead(RegNo));</Highlight></CodeLine>
<Link id="l00299" /><CodeLine lineNumber="299"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00300" /><CodeLine lineNumber="300" lineLink="/docs/api/classes/llvm/machineregisterinfo/#a1d8edf72c1d3e14e4d2396b98e07ad72"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/#a9feaf69938609dc2a42a69d719a5d3f9">reg&#95;iterator</a> <a href="/docs/api/classes/llvm/machineregisterinfo/#a1d8edf72c1d3e14e4d2396b98e07ad72">reg&#95;end</a>() &#123; </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/#a9feaf69938609dc2a42a69d719a5d3f9">reg&#95;iterator</a>(</Highlight><Highlight kind="keyword">nullptr</Highlight><Highlight kind="normal">); &#125;</Highlight></CodeLine>
<Link id="l00301" /><CodeLine lineNumber="301"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00302" /><CodeLine lineNumber="302" lineLink="/docs/api/classes/llvm/machineregisterinfo/#a26ee456cc6716cfbc16261e544100b12"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">inline</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/iterator-range">iterator&#95;range&lt;reg&#95;iterator&gt;</a> <a href="/docs/api/classes/llvm/machineregisterinfo/#a26ee456cc6716cfbc16261e544100b12">reg&#95;operands</a>(<a href="/docs/api/classes/llvm/register">Register</a> <a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00303" /><CodeLine lineNumber="303"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#a341215803e83773a3e97860dc291f121">make&#95;range</a>(<a href="/docs/api/classes/llvm/machineregisterinfo/#a3e9e89a17faecbca7d2409bf9817973e">reg&#95;begin</a>(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>), <a href="/docs/api/classes/llvm/machineregisterinfo/#a1d8edf72c1d3e14e4d2396b98e07ad72">reg&#95;end</a>());</Highlight></CodeLine>
<Link id="l00304" /><CodeLine lineNumber="304"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00305" /><CodeLine lineNumber="305"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00306" /><CodeLine lineNumber="306"><Highlight kind="comment">  /// reg&#95;instr&#95;iterator/reg&#95;instr&#95;begin/reg&#95;instr&#95;end - Walk all defs and uses</Highlight></CodeLine>
<Link id="l00307" /><CodeLine lineNumber="307"><Highlight kind="comment">  /// of the specified register, stepping by MachineInstr.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00308" /><CodeLine lineNumber="308" lineLink="/docs/api/classes/llvm/machineregisterinfo/#ac29b0f94f5dfe6f242b99eed1b65fb7d"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">using </Highlight><Highlight kind="normal"><a href="/docs/api/classes/llvm/machineregisterinfo/#ac29b0f94f5dfe6f242b99eed1b65fb7d">reg&#95;instr&#95;iterator</a> =</Highlight></CodeLine>
<Link id="l00309" /><CodeLine lineNumber="309"><Highlight kind="normal">      <a href="/docs/api/classes/llvm/machineregisterinfo/defusechain-instr-iterator">defusechain&#95;instr&#95;iterator&lt;true, true, false, false, true, false&gt;</a>;</Highlight></CodeLine>
<Link id="l00310" /><CodeLine lineNumber="310" lineLink="/docs/api/classes/llvm/machineregisterinfo/#a29dbcf8b92514fc55ff83db9312dcec4"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/machineregisterinfo/#ac29b0f94f5dfe6f242b99eed1b65fb7d">reg&#95;instr&#95;iterator</a> <a href="/docs/api/classes/llvm/machineregisterinfo/#a29dbcf8b92514fc55ff83db9312dcec4">reg&#95;instr&#95;begin</a>(<a href="/docs/api/classes/llvm/register">Register</a> RegNo)</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00311" /><CodeLine lineNumber="311"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/#ac29b0f94f5dfe6f242b99eed1b65fb7d">reg&#95;instr&#95;iterator</a>(getRegUseDefListHead(RegNo));</Highlight></CodeLine>
<Link id="l00312" /><CodeLine lineNumber="312"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00313" /><CodeLine lineNumber="313" lineLink="/docs/api/classes/llvm/machineregisterinfo/#a45911f3aacb9b7ea62d1fa8fc8180039"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/#ac29b0f94f5dfe6f242b99eed1b65fb7d">reg&#95;instr&#95;iterator</a> <a href="/docs/api/classes/llvm/machineregisterinfo/#a45911f3aacb9b7ea62d1fa8fc8180039">reg&#95;instr&#95;end</a>() &#123;</Highlight></CodeLine>
<Link id="l00314" /><CodeLine lineNumber="314"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/#ac29b0f94f5dfe6f242b99eed1b65fb7d">reg&#95;instr&#95;iterator</a>(</Highlight><Highlight kind="keyword">nullptr</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00315" /><CodeLine lineNumber="315"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00316" /><CodeLine lineNumber="316"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00317" /><CodeLine lineNumber="317"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">inline</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/iterator-range">iterator&#95;range&lt;reg&#95;instr&#95;iterator&gt;</a></Highlight></CodeLine>
<Link id="l00318" /><CodeLine lineNumber="318" lineLink="/docs/api/classes/llvm/machineregisterinfo/#aa7bc06ec30359044cffdc3ccd58bfacf"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/machineregisterinfo/#aa7bc06ec30359044cffdc3ccd58bfacf">reg&#95;instructions</a>(<a href="/docs/api/classes/llvm/register">Register</a> <a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00319" /><CodeLine lineNumber="319"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#a341215803e83773a3e97860dc291f121">make&#95;range</a>(<a href="/docs/api/classes/llvm/machineregisterinfo/#a29dbcf8b92514fc55ff83db9312dcec4">reg&#95;instr&#95;begin</a>(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>), <a href="/docs/api/classes/llvm/machineregisterinfo/#a45911f3aacb9b7ea62d1fa8fc8180039">reg&#95;instr&#95;end</a>());</Highlight></CodeLine>
<Link id="l00320" /><CodeLine lineNumber="320"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00321" /><CodeLine lineNumber="321"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00322" /><CodeLine lineNumber="322"><Highlight kind="comment">  /// reg&#95;bundle&#95;iterator/reg&#95;bundle&#95;begin/reg&#95;bundle&#95;end - Walk all defs and uses</Highlight></CodeLine>
<Link id="l00323" /><CodeLine lineNumber="323"><Highlight kind="comment">  /// of the specified register, stepping by bundle.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00324" /><CodeLine lineNumber="324" lineLink="/docs/api/classes/llvm/machineregisterinfo/#a247e95f4e68e0f6e43706807dfec288f"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">using </Highlight><Highlight kind="normal"><a href="/docs/api/classes/llvm/machineregisterinfo/#a247e95f4e68e0f6e43706807dfec288f">reg&#95;bundle&#95;iterator</a> =</Highlight></CodeLine>
<Link id="l00325" /><CodeLine lineNumber="325"><Highlight kind="normal">      <a href="/docs/api/classes/llvm/machineregisterinfo/defusechain-instr-iterator">defusechain&#95;instr&#95;iterator&lt;true, true, false, false, false, true&gt;</a>;</Highlight></CodeLine>
<Link id="l00326" /><CodeLine lineNumber="326" lineLink="/docs/api/classes/llvm/machineregisterinfo/#aa7bac2504c6f8f8bf191f3d919426095"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/machineregisterinfo/#a247e95f4e68e0f6e43706807dfec288f">reg&#95;bundle&#95;iterator</a> <a href="/docs/api/classes/llvm/machineregisterinfo/#aa7bac2504c6f8f8bf191f3d919426095">reg&#95;bundle&#95;begin</a>(<a href="/docs/api/classes/llvm/register">Register</a> RegNo)</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00327" /><CodeLine lineNumber="327"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/#a247e95f4e68e0f6e43706807dfec288f">reg&#95;bundle&#95;iterator</a>(getRegUseDefListHead(RegNo));</Highlight></CodeLine>
<Link id="l00328" /><CodeLine lineNumber="328"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00329" /><CodeLine lineNumber="329" lineLink="/docs/api/classes/llvm/machineregisterinfo/#ab05bea8bf7513acba82ca339c74de2de"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/#a247e95f4e68e0f6e43706807dfec288f">reg&#95;bundle&#95;iterator</a> <a href="/docs/api/classes/llvm/machineregisterinfo/#ab05bea8bf7513acba82ca339c74de2de">reg&#95;bundle&#95;end</a>() &#123;</Highlight></CodeLine>
<Link id="l00330" /><CodeLine lineNumber="330"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/#a247e95f4e68e0f6e43706807dfec288f">reg&#95;bundle&#95;iterator</a>(</Highlight><Highlight kind="keyword">nullptr</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00331" /><CodeLine lineNumber="331"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00332" /><CodeLine lineNumber="332"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00333" /><CodeLine lineNumber="333" lineLink="/docs/api/classes/llvm/machineregisterinfo/#a0e05a48717dda8a0ca99449587367660"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">inline</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/iterator-range">iterator&#95;range&lt;reg&#95;bundle&#95;iterator&gt;</a> <a href="/docs/api/classes/llvm/machineregisterinfo/#a0e05a48717dda8a0ca99449587367660">reg&#95;bundles</a>(<a href="/docs/api/classes/llvm/register">Register</a> <a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00334" /><CodeLine lineNumber="334"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#a341215803e83773a3e97860dc291f121">make&#95;range</a>(<a href="/docs/api/classes/llvm/machineregisterinfo/#aa7bac2504c6f8f8bf191f3d919426095">reg&#95;bundle&#95;begin</a>(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>), <a href="/docs/api/classes/llvm/machineregisterinfo/#ab05bea8bf7513acba82ca339c74de2de">reg&#95;bundle&#95;end</a>());</Highlight></CodeLine>
<Link id="l00335" /><CodeLine lineNumber="335"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00336" /><CodeLine lineNumber="336"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00337" /><CodeLine lineNumber="337"><Highlight kind="comment">  /// reg&#95;empty - Return true if there are no instructions using or defining the</Highlight></CodeLine>
<Link id="l00338" /><CodeLine lineNumber="338"><Highlight kind="comment">  /// specified register (it may be live-in).</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00339" /><CodeLine lineNumber="339" lineLink="/docs/api/classes/llvm/machineregisterinfo/#aecfd94e60d64656d8b19f2ea69bb02af"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/#aecfd94e60d64656d8b19f2ea69bb02af">reg&#95;empty</a>(<a href="/docs/api/classes/llvm/register">Register</a> RegNo)</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123; </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/#a3e9e89a17faecbca7d2409bf9817973e">reg&#95;begin</a>(RegNo) == <a href="/docs/api/classes/llvm/machineregisterinfo/#a1d8edf72c1d3e14e4d2396b98e07ad72">reg&#95;end</a>(); &#125;</Highlight></CodeLine>
<Link id="l00340" /><CodeLine lineNumber="340"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00341" /><CodeLine lineNumber="341"><Highlight kind="comment">  /// reg&#95;nodbg&#95;iterator/reg&#95;nodbg&#95;begin/reg&#95;nodbg&#95;end - Walk all defs and uses</Highlight></CodeLine>
<Link id="l00342" /><CodeLine lineNumber="342"><Highlight kind="comment">  /// of the specified register, skipping those marked as Debug.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00343" /><CodeLine lineNumber="343" lineLink="/docs/api/classes/llvm/machineregisterinfo/#a9587e60caca87452c41d6d610a047b19"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">using </Highlight><Highlight kind="normal"><a href="/docs/api/classes/llvm/machineregisterinfo/#a9587e60caca87452c41d6d610a047b19">reg&#95;nodbg&#95;iterator</a> =</Highlight></CodeLine>
<Link id="l00344" /><CodeLine lineNumber="344"><Highlight kind="normal">      <a href="/docs/api/classes/llvm/machineregisterinfo/defusechain-iterator">defusechain&#95;iterator&lt;true, true, true, true, false, false&gt;</a>;</Highlight></CodeLine>
<Link id="l00345" /><CodeLine lineNumber="345" lineLink="/docs/api/classes/llvm/machineregisterinfo/#a04a5fd48b56cb883a30104fd811fd8c4"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/machineregisterinfo/#a9587e60caca87452c41d6d610a047b19">reg&#95;nodbg&#95;iterator</a> <a href="/docs/api/classes/llvm/machineregisterinfo/#a04a5fd48b56cb883a30104fd811fd8c4">reg&#95;nodbg&#95;begin</a>(<a href="/docs/api/classes/llvm/register">Register</a> RegNo)</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00346" /><CodeLine lineNumber="346"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/#a9587e60caca87452c41d6d610a047b19">reg&#95;nodbg&#95;iterator</a>(getRegUseDefListHead(RegNo));</Highlight></CodeLine>
<Link id="l00347" /><CodeLine lineNumber="347"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00348" /><CodeLine lineNumber="348" lineLink="/docs/api/classes/llvm/machineregisterinfo/#a728707da8d5c6832316ff91231f3c2ef"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/#a9587e60caca87452c41d6d610a047b19">reg&#95;nodbg&#95;iterator</a> <a href="/docs/api/classes/llvm/machineregisterinfo/#a728707da8d5c6832316ff91231f3c2ef">reg&#95;nodbg&#95;end</a>() &#123;</Highlight></CodeLine>
<Link id="l00349" /><CodeLine lineNumber="349"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/#a9587e60caca87452c41d6d610a047b19">reg&#95;nodbg&#95;iterator</a>(</Highlight><Highlight kind="keyword">nullptr</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00350" /><CodeLine lineNumber="350"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00351" /><CodeLine lineNumber="351"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00352" /><CodeLine lineNumber="352"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">inline</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/iterator-range">iterator&#95;range&lt;reg&#95;nodbg&#95;iterator&gt;</a></Highlight></CodeLine>
<Link id="l00353" /><CodeLine lineNumber="353" lineLink="/docs/api/classes/llvm/machineregisterinfo/#ac055593361bdcb9d0093f0881ce7f286"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/machineregisterinfo/#ac055593361bdcb9d0093f0881ce7f286">reg&#95;nodbg&#95;operands</a>(<a href="/docs/api/classes/llvm/register">Register</a> <a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00354" /><CodeLine lineNumber="354"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#a341215803e83773a3e97860dc291f121">make&#95;range</a>(<a href="/docs/api/classes/llvm/machineregisterinfo/#a04a5fd48b56cb883a30104fd811fd8c4">reg&#95;nodbg&#95;begin</a>(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>), <a href="/docs/api/classes/llvm/machineregisterinfo/#a728707da8d5c6832316ff91231f3c2ef">reg&#95;nodbg&#95;end</a>());</Highlight></CodeLine>
<Link id="l00355" /><CodeLine lineNumber="355"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00356" /><CodeLine lineNumber="356"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00357" /><CodeLine lineNumber="357"><Highlight kind="comment">  /// reg&#95;instr&#95;nodbg&#95;iterator/reg&#95;instr&#95;nodbg&#95;begin/reg&#95;instr&#95;nodbg&#95;end - Walk</Highlight></CodeLine>
<Link id="l00358" /><CodeLine lineNumber="358"><Highlight kind="comment">  /// all defs and uses of the specified register, stepping by MachineInstr,</Highlight></CodeLine>
<Link id="l00359" /><CodeLine lineNumber="359"><Highlight kind="comment">  /// skipping those marked as Debug.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00360" /><CodeLine lineNumber="360" lineLink="/docs/api/classes/llvm/machineregisterinfo/#afcde8d5fc0b4fa2b11d258d1bd0a8fc6"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">using </Highlight><Highlight kind="normal"><a href="/docs/api/classes/llvm/machineregisterinfo/#afcde8d5fc0b4fa2b11d258d1bd0a8fc6">reg&#95;instr&#95;nodbg&#95;iterator</a> =</Highlight></CodeLine>
<Link id="l00361" /><CodeLine lineNumber="361"><Highlight kind="normal">      <a href="/docs/api/classes/llvm/machineregisterinfo/defusechain-instr-iterator">defusechain&#95;instr&#95;iterator&lt;true, true, true, false, true, false&gt;</a>;</Highlight></CodeLine>
<Link id="l00362" /><CodeLine lineNumber="362" lineLink="/docs/api/classes/llvm/machineregisterinfo/#ae43ef10e056198d73d7c688d0649c9b2"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/machineregisterinfo/#afcde8d5fc0b4fa2b11d258d1bd0a8fc6">reg&#95;instr&#95;nodbg&#95;iterator</a> <a href="/docs/api/classes/llvm/machineregisterinfo/#ae43ef10e056198d73d7c688d0649c9b2">reg&#95;instr&#95;nodbg&#95;begin</a>(<a href="/docs/api/classes/llvm/register">Register</a> RegNo)</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00363" /><CodeLine lineNumber="363"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/#afcde8d5fc0b4fa2b11d258d1bd0a8fc6">reg&#95;instr&#95;nodbg&#95;iterator</a>(getRegUseDefListHead(RegNo));</Highlight></CodeLine>
<Link id="l00364" /><CodeLine lineNumber="364"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00365" /><CodeLine lineNumber="365" lineLink="/docs/api/classes/llvm/machineregisterinfo/#a29a1144eb9d753b6b682a933aa3f8f9f"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/#afcde8d5fc0b4fa2b11d258d1bd0a8fc6">reg&#95;instr&#95;nodbg&#95;iterator</a> <a href="/docs/api/classes/llvm/machineregisterinfo/#a29a1144eb9d753b6b682a933aa3f8f9f">reg&#95;instr&#95;nodbg&#95;end</a>() &#123;</Highlight></CodeLine>
<Link id="l00366" /><CodeLine lineNumber="366"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/#afcde8d5fc0b4fa2b11d258d1bd0a8fc6">reg&#95;instr&#95;nodbg&#95;iterator</a>(</Highlight><Highlight kind="keyword">nullptr</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00367" /><CodeLine lineNumber="367"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00368" /><CodeLine lineNumber="368"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00369" /><CodeLine lineNumber="369"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">inline</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/iterator-range">iterator&#95;range&lt;reg&#95;instr&#95;nodbg&#95;iterator&gt;</a></Highlight></CodeLine>
<Link id="l00370" /><CodeLine lineNumber="370" lineLink="/docs/api/classes/llvm/machineregisterinfo/#ae916811c548f67c9ed178fa8a38ac7f1"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/machineregisterinfo/#ae916811c548f67c9ed178fa8a38ac7f1">reg&#95;nodbg&#95;instructions</a>(<a href="/docs/api/classes/llvm/register">Register</a> <a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00371" /><CodeLine lineNumber="371"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#a341215803e83773a3e97860dc291f121">make&#95;range</a>(<a href="/docs/api/classes/llvm/machineregisterinfo/#ae43ef10e056198d73d7c688d0649c9b2">reg&#95;instr&#95;nodbg&#95;begin</a>(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>), <a href="/docs/api/classes/llvm/machineregisterinfo/#a29a1144eb9d753b6b682a933aa3f8f9f">reg&#95;instr&#95;nodbg&#95;end</a>());</Highlight></CodeLine>
<Link id="l00372" /><CodeLine lineNumber="372"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00373" /><CodeLine lineNumber="373"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00374" /><CodeLine lineNumber="374"><Highlight kind="comment">  /// reg&#95;bundle&#95;nodbg&#95;iterator/reg&#95;bundle&#95;nodbg&#95;begin/reg&#95;bundle&#95;nodbg&#95;end - Walk</Highlight></CodeLine>
<Link id="l00375" /><CodeLine lineNumber="375"><Highlight kind="comment">  /// all defs and uses of the specified register, stepping by bundle,</Highlight></CodeLine>
<Link id="l00376" /><CodeLine lineNumber="376"><Highlight kind="comment">  /// skipping those marked as Debug.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00377" /><CodeLine lineNumber="377" lineLink="/docs/api/classes/llvm/machineregisterinfo/#a02d23d76e9f093bb09fa9bf20ff663d2"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">using </Highlight><Highlight kind="normal"><a href="/docs/api/classes/llvm/machineregisterinfo/#a02d23d76e9f093bb09fa9bf20ff663d2">reg&#95;bundle&#95;nodbg&#95;iterator</a> =</Highlight></CodeLine>
<Link id="l00378" /><CodeLine lineNumber="378"><Highlight kind="normal">      <a href="/docs/api/classes/llvm/machineregisterinfo/defusechain-instr-iterator">defusechain&#95;instr&#95;iterator&lt;true, true, true, false, false, true&gt;</a>;</Highlight></CodeLine>
<Link id="l00379" /><CodeLine lineNumber="379" lineLink="/docs/api/classes/llvm/machineregisterinfo/#a38c62f1e9ddcab1cde851a3df8de377b"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/machineregisterinfo/#a02d23d76e9f093bb09fa9bf20ff663d2">reg&#95;bundle&#95;nodbg&#95;iterator</a> <a href="/docs/api/classes/llvm/machineregisterinfo/#a38c62f1e9ddcab1cde851a3df8de377b">reg&#95;bundle&#95;nodbg&#95;begin</a>(<a href="/docs/api/classes/llvm/register">Register</a> RegNo)</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00380" /><CodeLine lineNumber="380"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/#a02d23d76e9f093bb09fa9bf20ff663d2">reg&#95;bundle&#95;nodbg&#95;iterator</a>(getRegUseDefListHead(RegNo));</Highlight></CodeLine>
<Link id="l00381" /><CodeLine lineNumber="381"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00382" /><CodeLine lineNumber="382" lineLink="/docs/api/classes/llvm/machineregisterinfo/#a94275a1edd38ff90ce524665a268d71e"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/#a02d23d76e9f093bb09fa9bf20ff663d2">reg&#95;bundle&#95;nodbg&#95;iterator</a> <a href="/docs/api/classes/llvm/machineregisterinfo/#a94275a1edd38ff90ce524665a268d71e">reg&#95;bundle&#95;nodbg&#95;end</a>() &#123;</Highlight></CodeLine>
<Link id="l00383" /><CodeLine lineNumber="383"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/#a02d23d76e9f093bb09fa9bf20ff663d2">reg&#95;bundle&#95;nodbg&#95;iterator</a>(</Highlight><Highlight kind="keyword">nullptr</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00384" /><CodeLine lineNumber="384"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00385" /><CodeLine lineNumber="385"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00386" /><CodeLine lineNumber="386"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">inline</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/iterator-range">iterator&#95;range&lt;reg&#95;bundle&#95;nodbg&#95;iterator&gt;</a></Highlight></CodeLine>
<Link id="l00387" /><CodeLine lineNumber="387" lineLink="/docs/api/classes/llvm/machineregisterinfo/#a52760341a18bcab24705161c498aa6f5"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/machineregisterinfo/#a52760341a18bcab24705161c498aa6f5">reg&#95;nodbg&#95;bundles</a>(<a href="/docs/api/classes/llvm/register">Register</a> <a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00388" /><CodeLine lineNumber="388"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#a341215803e83773a3e97860dc291f121">make&#95;range</a>(<a href="/docs/api/classes/llvm/machineregisterinfo/#a38c62f1e9ddcab1cde851a3df8de377b">reg&#95;bundle&#95;nodbg&#95;begin</a>(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>), <a href="/docs/api/classes/llvm/machineregisterinfo/#a94275a1edd38ff90ce524665a268d71e">reg&#95;bundle&#95;nodbg&#95;end</a>());</Highlight></CodeLine>
<Link id="l00389" /><CodeLine lineNumber="389"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00390" /><CodeLine lineNumber="390"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00391" /><CodeLine lineNumber="391"><Highlight kind="comment">  /// reg&#95;nodbg&#95;empty - Return true if the only instructions using or defining</Highlight></CodeLine>
<Link id="l00392" /><CodeLine lineNumber="392"><Highlight kind="comment">  /// Reg are Debug instructions.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00393" /><CodeLine lineNumber="393" lineLink="/docs/api/classes/llvm/machineregisterinfo/#a666dc30b9326da6b9e69740a241df89d"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/#a666dc30b9326da6b9e69740a241df89d">reg&#95;nodbg&#95;empty</a>(<a href="/docs/api/classes/llvm/register">Register</a> RegNo)</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00394" /><CodeLine lineNumber="394"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/#a04a5fd48b56cb883a30104fd811fd8c4">reg&#95;nodbg&#95;begin</a>(RegNo) == <a href="/docs/api/classes/llvm/machineregisterinfo/#a728707da8d5c6832316ff91231f3c2ef">reg&#95;nodbg&#95;end</a>();</Highlight></CodeLine>
<Link id="l00395" /><CodeLine lineNumber="395"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00396" /><CodeLine lineNumber="396"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00397" /><CodeLine lineNumber="397"><Highlight kind="comment">  /// def&#95;iterator/def&#95;begin/def&#95;end - Walk all defs of the specified register.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00398" /><CodeLine lineNumber="398" lineLink="/docs/api/classes/llvm/machineregisterinfo/#a9bd337bcbe531ea8c9ed6fa1c6999d10"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">using </Highlight><Highlight kind="normal"><a href="/docs/api/classes/llvm/machineregisterinfo/#a9bd337bcbe531ea8c9ed6fa1c6999d10">def&#95;iterator</a> =</Highlight></CodeLine>
<Link id="l00399" /><CodeLine lineNumber="399"><Highlight kind="normal">      <a href="/docs/api/classes/llvm/machineregisterinfo/defusechain-iterator">defusechain&#95;iterator&lt;false, true, false, true, false, false&gt;</a>;</Highlight></CodeLine>
<Link id="l00400" /><CodeLine lineNumber="400" lineLink="/docs/api/classes/llvm/machineregisterinfo/#a56c15f3294c62d7590bb98e4d08ddeef"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/machineregisterinfo/#a9bd337bcbe531ea8c9ed6fa1c6999d10">def&#95;iterator</a> <a href="/docs/api/classes/llvm/machineregisterinfo/#a56c15f3294c62d7590bb98e4d08ddeef">def&#95;begin</a>(<a href="/docs/api/classes/llvm/register">Register</a> RegNo)</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00401" /><CodeLine lineNumber="401"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/#a9bd337bcbe531ea8c9ed6fa1c6999d10">def&#95;iterator</a>(getRegUseDefListHead(RegNo));</Highlight></CodeLine>
<Link id="l00402" /><CodeLine lineNumber="402"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00403" /><CodeLine lineNumber="403" lineLink="/docs/api/classes/llvm/machineregisterinfo/#aa21b132afc12ed3cead7a879506f277a"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/#a9bd337bcbe531ea8c9ed6fa1c6999d10">def&#95;iterator</a> <a href="/docs/api/classes/llvm/machineregisterinfo/#aa21b132afc12ed3cead7a879506f277a">def&#95;end</a>() &#123; </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/#a9bd337bcbe531ea8c9ed6fa1c6999d10">def&#95;iterator</a>(</Highlight><Highlight kind="keyword">nullptr</Highlight><Highlight kind="normal">); &#125;</Highlight></CodeLine>
<Link id="l00404" /><CodeLine lineNumber="404"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00405" /><CodeLine lineNumber="405" lineLink="/docs/api/classes/llvm/machineregisterinfo/#a8c6432877c30fca6601db52f92573998"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">inline</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/iterator-range">iterator&#95;range&lt;def&#95;iterator&gt;</a> <a href="/docs/api/classes/llvm/machineregisterinfo/#a8c6432877c30fca6601db52f92573998">def&#95;operands</a>(<a href="/docs/api/classes/llvm/register">Register</a> <a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00406" /><CodeLine lineNumber="406"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#a341215803e83773a3e97860dc291f121">make&#95;range</a>(<a href="/docs/api/classes/llvm/machineregisterinfo/#a56c15f3294c62d7590bb98e4d08ddeef">def&#95;begin</a>(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>), <a href="/docs/api/classes/llvm/machineregisterinfo/#aa21b132afc12ed3cead7a879506f277a">def&#95;end</a>());</Highlight></CodeLine>
<Link id="l00407" /><CodeLine lineNumber="407"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00408" /><CodeLine lineNumber="408"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00409" /><CodeLine lineNumber="409"><Highlight kind="comment">  /// def&#95;instr&#95;iterator/def&#95;instr&#95;begin/def&#95;instr&#95;end - Walk all defs of the</Highlight></CodeLine>
<Link id="l00410" /><CodeLine lineNumber="410"><Highlight kind="comment">  /// specified register, stepping by MachineInst.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00411" /><CodeLine lineNumber="411" lineLink="/docs/api/classes/llvm/machineregisterinfo/#a1fce27fffe1304645b8734cc95ddde17"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">using </Highlight><Highlight kind="normal"><a href="/docs/api/classes/llvm/machineregisterinfo/#a1fce27fffe1304645b8734cc95ddde17">def&#95;instr&#95;iterator</a> =</Highlight></CodeLine>
<Link id="l00412" /><CodeLine lineNumber="412"><Highlight kind="normal">      <a href="/docs/api/classes/llvm/machineregisterinfo/defusechain-instr-iterator">defusechain&#95;instr&#95;iterator&lt;false, true, false, false, true, false&gt;</a>;</Highlight></CodeLine>
<Link id="l00413" /><CodeLine lineNumber="413" lineLink="/docs/api/classes/llvm/machineregisterinfo/#a5d327d7e53eaaaf9bb8cbac86c819ab2"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/machineregisterinfo/#a1fce27fffe1304645b8734cc95ddde17">def&#95;instr&#95;iterator</a> <a href="/docs/api/classes/llvm/machineregisterinfo/#a5d327d7e53eaaaf9bb8cbac86c819ab2">def&#95;instr&#95;begin</a>(<a href="/docs/api/classes/llvm/register">Register</a> RegNo)</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00414" /><CodeLine lineNumber="414"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/#a1fce27fffe1304645b8734cc95ddde17">def&#95;instr&#95;iterator</a>(getRegUseDefListHead(RegNo));</Highlight></CodeLine>
<Link id="l00415" /><CodeLine lineNumber="415"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00416" /><CodeLine lineNumber="416" lineLink="/docs/api/classes/llvm/machineregisterinfo/#a54dd0a5ebf7dbe5aab5fe51979356645"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/#a1fce27fffe1304645b8734cc95ddde17">def&#95;instr&#95;iterator</a> <a href="/docs/api/classes/llvm/machineregisterinfo/#a54dd0a5ebf7dbe5aab5fe51979356645">def&#95;instr&#95;end</a>() &#123;</Highlight></CodeLine>
<Link id="l00417" /><CodeLine lineNumber="417"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/#a1fce27fffe1304645b8734cc95ddde17">def&#95;instr&#95;iterator</a>(</Highlight><Highlight kind="keyword">nullptr</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00418" /><CodeLine lineNumber="418"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00419" /><CodeLine lineNumber="419"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00420" /><CodeLine lineNumber="420"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">inline</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/iterator-range">iterator&#95;range&lt;def&#95;instr&#95;iterator&gt;</a></Highlight></CodeLine>
<Link id="l00421" /><CodeLine lineNumber="421" lineLink="/docs/api/classes/llvm/machineregisterinfo/#a415a4642beaee4a3156251faaacab646"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/machineregisterinfo/#a415a4642beaee4a3156251faaacab646">def&#95;instructions</a>(<a href="/docs/api/classes/llvm/register">Register</a> <a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00422" /><CodeLine lineNumber="422"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#a341215803e83773a3e97860dc291f121">make&#95;range</a>(<a href="/docs/api/classes/llvm/machineregisterinfo/#a5d327d7e53eaaaf9bb8cbac86c819ab2">def&#95;instr&#95;begin</a>(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>), <a href="/docs/api/classes/llvm/machineregisterinfo/#a54dd0a5ebf7dbe5aab5fe51979356645">def&#95;instr&#95;end</a>());</Highlight></CodeLine>
<Link id="l00423" /><CodeLine lineNumber="423"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00424" /><CodeLine lineNumber="424"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00425" /><CodeLine lineNumber="425"><Highlight kind="comment">  /// def&#95;bundle&#95;iterator/def&#95;bundle&#95;begin/def&#95;bundle&#95;end - Walk all defs of the</Highlight></CodeLine>
<Link id="l00426" /><CodeLine lineNumber="426"><Highlight kind="comment">  /// specified register, stepping by bundle.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00427" /><CodeLine lineNumber="427" lineLink="/docs/api/classes/llvm/machineregisterinfo/#ab56b56deb99e1234dfb6f1bf2994a1d1"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">using </Highlight><Highlight kind="normal"><a href="/docs/api/classes/llvm/machineregisterinfo/#ab56b56deb99e1234dfb6f1bf2994a1d1">def&#95;bundle&#95;iterator</a> =</Highlight></CodeLine>
<Link id="l00428" /><CodeLine lineNumber="428"><Highlight kind="normal">      <a href="/docs/api/classes/llvm/machineregisterinfo/defusechain-instr-iterator">defusechain&#95;instr&#95;iterator&lt;false, true, false, false, false, true&gt;</a>;</Highlight></CodeLine>
<Link id="l00429" /><CodeLine lineNumber="429" lineLink="/docs/api/classes/llvm/machineregisterinfo/#afa02bb7124c3907948df9957bed1e9b3"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/machineregisterinfo/#ab56b56deb99e1234dfb6f1bf2994a1d1">def&#95;bundle&#95;iterator</a> <a href="/docs/api/classes/llvm/machineregisterinfo/#afa02bb7124c3907948df9957bed1e9b3">def&#95;bundle&#95;begin</a>(<a href="/docs/api/classes/llvm/register">Register</a> RegNo)</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00430" /><CodeLine lineNumber="430"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/#ab56b56deb99e1234dfb6f1bf2994a1d1">def&#95;bundle&#95;iterator</a>(getRegUseDefListHead(RegNo));</Highlight></CodeLine>
<Link id="l00431" /><CodeLine lineNumber="431"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00432" /><CodeLine lineNumber="432" lineLink="/docs/api/classes/llvm/machineregisterinfo/#a595a7a24c293a79d1f19a3ae2337bb49"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/#ab56b56deb99e1234dfb6f1bf2994a1d1">def&#95;bundle&#95;iterator</a> <a href="/docs/api/classes/llvm/machineregisterinfo/#a595a7a24c293a79d1f19a3ae2337bb49">def&#95;bundle&#95;end</a>() &#123;</Highlight></CodeLine>
<Link id="l00433" /><CodeLine lineNumber="433"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/#ab56b56deb99e1234dfb6f1bf2994a1d1">def&#95;bundle&#95;iterator</a>(</Highlight><Highlight kind="keyword">nullptr</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00434" /><CodeLine lineNumber="434"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00435" /><CodeLine lineNumber="435"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00436" /><CodeLine lineNumber="436" lineLink="/docs/api/classes/llvm/machineregisterinfo/#ad269c6964062a546ea51482abf030796"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">inline</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/iterator-range">iterator&#95;range&lt;def&#95;bundle&#95;iterator&gt;</a> <a href="/docs/api/classes/llvm/machineregisterinfo/#ad269c6964062a546ea51482abf030796">def&#95;bundles</a>(<a href="/docs/api/classes/llvm/register">Register</a> <a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00437" /><CodeLine lineNumber="437"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#a341215803e83773a3e97860dc291f121">make&#95;range</a>(<a href="/docs/api/classes/llvm/machineregisterinfo/#afa02bb7124c3907948df9957bed1e9b3">def&#95;bundle&#95;begin</a>(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>), <a href="/docs/api/classes/llvm/machineregisterinfo/#a595a7a24c293a79d1f19a3ae2337bb49">def&#95;bundle&#95;end</a>());</Highlight></CodeLine>
<Link id="l00438" /><CodeLine lineNumber="438"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00439" /><CodeLine lineNumber="439"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00440" /><CodeLine lineNumber="440"><Highlight kind="comment">  /// def&#95;empty - Return true if there are no instructions defining the</Highlight></CodeLine>
<Link id="l00441" /><CodeLine lineNumber="441"><Highlight kind="comment">  /// specified register (it may be live-in).</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00442" /><CodeLine lineNumber="442" lineLink="/docs/api/classes/llvm/machineregisterinfo/#a5f95077d52fb7c8cd08ce6338b107bcf"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/#a5f95077d52fb7c8cd08ce6338b107bcf">def&#95;empty</a>(<a href="/docs/api/classes/llvm/register">Register</a> RegNo)</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123; </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/#a56c15f3294c62d7590bb98e4d08ddeef">def&#95;begin</a>(RegNo) == <a href="/docs/api/classes/llvm/machineregisterinfo/#aa21b132afc12ed3cead7a879506f277a">def&#95;end</a>(); &#125;</Highlight></CodeLine>
<Link id="l00443" /><CodeLine lineNumber="443"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00444" /><CodeLine lineNumber="444" lineLink="/docs/api/classes/llvm/machineregisterinfo/#aed28a3ee377374468972d5ba4e5cc15f"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/stringref">StringRef</a> <a href="/docs/api/classes/llvm/machineregisterinfo/#aed28a3ee377374468972d5ba4e5cc15f">getVRegName</a>(<a href="/docs/api/classes/llvm/register">Register</a> <a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00445" /><CodeLine lineNumber="445"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> VReg2Name.inBounds(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) ? <a href="/docs/api/classes/llvm/stringref">StringRef</a>(VReg2Name&#91;<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>&#93;) : </Highlight><Highlight kind="stringliteral">&quot;&quot;</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00446" /><CodeLine lineNumber="446"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00447" /><CodeLine lineNumber="447"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00448" /><CodeLine lineNumber="448" lineLink="/docs/api/classes/llvm/machineregisterinfo/#a0c212d531fb6d95129ce86a5491bae06"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/#a0c212d531fb6d95129ce86a5491bae06">insertVRegByName</a>(<a href="/docs/api/classes/llvm/stringref">StringRef</a> Name, <a href="/docs/api/classes/llvm/register">Register</a> <a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) &#123;</Highlight></CodeLine>
<Link id="l00449" /><CodeLine lineNumber="449"><Highlight kind="normal">    <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((Name.empty() || !VRegNames.contains(Name)) &amp;&amp;</Highlight></CodeLine>
<Link id="l00450" /><CodeLine lineNumber="450"><Highlight kind="normal">           </Highlight><Highlight kind="stringliteral">&quot;Named VRegs Must be Unique.&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00451" /><CodeLine lineNumber="451"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (!Name.empty()) &#123;</Highlight></CodeLine>
<Link id="l00452" /><CodeLine lineNumber="452"><Highlight kind="normal">      VRegNames.insert(Name);</Highlight></CodeLine>
<Link id="l00453" /><CodeLine lineNumber="453"><Highlight kind="normal">      VReg2Name.grow(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>);</Highlight></CodeLine>
<Link id="l00454" /><CodeLine lineNumber="454"><Highlight kind="normal">      VReg2Name&#91;<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>&#93; = Name.str();</Highlight></CodeLine>
<Link id="l00455" /><CodeLine lineNumber="455"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00456" /><CodeLine lineNumber="456"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00457" /><CodeLine lineNumber="457"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00458" /><CodeLine lineNumber="458"><Highlight kind="comment">  /// Return true if there is exactly one operand defining the specified</Highlight></CodeLine>
<Link id="l00459" /><CodeLine lineNumber="459"><Highlight kind="comment">  /// register.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00460" /><CodeLine lineNumber="460" lineLink="/docs/api/classes/llvm/machineregisterinfo/#a92d46fa856af865f8c997f97596990ec"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/#a92d46fa856af865f8c997f97596990ec">hasOneDef</a>(<a href="/docs/api/classes/llvm/register">Register</a> RegNo)</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00461" /><CodeLine lineNumber="461"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#a88027543aef5a9bc0d82bc5e5e3506c3">hasSingleElement</a>(<a href="/docs/api/classes/llvm/machineregisterinfo/#a8c6432877c30fca6601db52f92573998">def&#95;operands</a>(RegNo));</Highlight></CodeLine>
<Link id="l00462" /><CodeLine lineNumber="462"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00463" /><CodeLine lineNumber="463"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00464" /><CodeLine lineNumber="464"><Highlight kind="comment">  /// Returns the defining operand if there is exactly one operand defining the</Highlight></CodeLine>
<Link id="l00465" /><CodeLine lineNumber="465"><Highlight kind="comment">  /// specified register, otherwise nullptr.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00466" /><CodeLine lineNumber="466" lineLink="/docs/api/classes/llvm/machineregisterinfo/#a564aa23c9a5cf95820535f59182aedd4"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> &#42;<a href="/docs/api/classes/llvm/machineregisterinfo/#a564aa23c9a5cf95820535f59182aedd4">getOneDef</a>(<a href="/docs/api/classes/llvm/register">Register</a> <a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00467" /><CodeLine lineNumber="467"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/machineregisterinfo/#a9bd337bcbe531ea8c9ed6fa1c6999d10">def&#95;iterator</a> DI = <a href="/docs/api/classes/llvm/machineregisterinfo/#a56c15f3294c62d7590bb98e4d08ddeef">def&#95;begin</a>(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>);</Highlight></CodeLine>
<Link id="l00468" /><CodeLine lineNumber="468"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (DI == <a href="/docs/api/classes/llvm/machineregisterinfo/#aa21b132afc12ed3cead7a879506f277a">def&#95;end</a>()) </Highlight><Highlight kind="comment">// No defs.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00469" /><CodeLine lineNumber="469"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">nullptr</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00470" /><CodeLine lineNumber="470"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00471" /><CodeLine lineNumber="471"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/machineregisterinfo/#a9bd337bcbe531ea8c9ed6fa1c6999d10">def&#95;iterator</a> OneDef = DI;</Highlight></CodeLine>
<Link id="l00472" /><CodeLine lineNumber="472"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (++DI == <a href="/docs/api/classes/llvm/machineregisterinfo/#aa21b132afc12ed3cead7a879506f277a">def&#95;end</a>())</Highlight></CodeLine>
<Link id="l00473" /><CodeLine lineNumber="473"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> &amp;&#42;OneDef;</Highlight></CodeLine>
<Link id="l00474" /><CodeLine lineNumber="474"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">nullptr</Highlight><Highlight kind="normal">; </Highlight><Highlight kind="comment">// Multiple defs.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00475" /><CodeLine lineNumber="475"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00476" /><CodeLine lineNumber="476"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00477" /><CodeLine lineNumber="477"><Highlight kind="comment">  /// use&#95;iterator/use&#95;begin/use&#95;end - Walk all uses of the specified register.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00478" /><CodeLine lineNumber="478" lineLink="/docs/api/classes/llvm/machineregisterinfo/#a469fa77d5399d046de268afe306a700c"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">using </Highlight><Highlight kind="normal"><a href="/docs/api/classes/llvm/machineregisterinfo/#a469fa77d5399d046de268afe306a700c">use&#95;iterator</a> =</Highlight></CodeLine>
<Link id="l00479" /><CodeLine lineNumber="479"><Highlight kind="normal">      <a href="/docs/api/classes/llvm/machineregisterinfo/defusechain-iterator">defusechain&#95;iterator&lt;true, false, false, true, false, false&gt;</a>;</Highlight></CodeLine>
<Link id="l00480" /><CodeLine lineNumber="480" lineLink="/docs/api/classes/llvm/machineregisterinfo/#ab87a00eb296cb02039f5a5580a54efd1"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/machineregisterinfo/#a469fa77d5399d046de268afe306a700c">use&#95;iterator</a> <a href="/docs/api/classes/llvm/machineregisterinfo/#ab87a00eb296cb02039f5a5580a54efd1">use&#95;begin</a>(<a href="/docs/api/classes/llvm/register">Register</a> RegNo)</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00481" /><CodeLine lineNumber="481"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/#a469fa77d5399d046de268afe306a700c">use&#95;iterator</a>(getRegUseDefListHead(RegNo));</Highlight></CodeLine>
<Link id="l00482" /><CodeLine lineNumber="482"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00483" /><CodeLine lineNumber="483" lineLink="/docs/api/classes/llvm/machineregisterinfo/#ac8347c6938efe4d9a4426b92ef57851e"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/#a469fa77d5399d046de268afe306a700c">use&#95;iterator</a> <a href="/docs/api/classes/llvm/machineregisterinfo/#ac8347c6938efe4d9a4426b92ef57851e">use&#95;end</a>() &#123; </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/#a469fa77d5399d046de268afe306a700c">use&#95;iterator</a>(</Highlight><Highlight kind="keyword">nullptr</Highlight><Highlight kind="normal">); &#125;</Highlight></CodeLine>
<Link id="l00484" /><CodeLine lineNumber="484"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00485" /><CodeLine lineNumber="485" lineLink="/docs/api/classes/llvm/machineregisterinfo/#ade188fadae5a455fcc4bd8d70142851d"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">inline</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/iterator-range">iterator&#95;range&lt;use&#95;iterator&gt;</a> <a href="/docs/api/classes/llvm/machineregisterinfo/#ade188fadae5a455fcc4bd8d70142851d">use&#95;operands</a>(<a href="/docs/api/classes/llvm/register">Register</a> <a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00486" /><CodeLine lineNumber="486"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#a341215803e83773a3e97860dc291f121">make&#95;range</a>(<a href="/docs/api/classes/llvm/machineregisterinfo/#ab87a00eb296cb02039f5a5580a54efd1">use&#95;begin</a>(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>), <a href="/docs/api/classes/llvm/machineregisterinfo/#ac8347c6938efe4d9a4426b92ef57851e">use&#95;end</a>());</Highlight></CodeLine>
<Link id="l00487" /><CodeLine lineNumber="487"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00488" /><CodeLine lineNumber="488"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00489" /><CodeLine lineNumber="489"><Highlight kind="comment">  /// use&#95;instr&#95;iterator/use&#95;instr&#95;begin/use&#95;instr&#95;end - Walk all uses of the</Highlight></CodeLine>
<Link id="l00490" /><CodeLine lineNumber="490"><Highlight kind="comment">  /// specified register, stepping by MachineInstr.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00491" /><CodeLine lineNumber="491" lineLink="/docs/api/classes/llvm/machineregisterinfo/#a29839970b744a5cf56a82b62dbf93f99"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">using </Highlight><Highlight kind="normal"><a href="/docs/api/classes/llvm/machineregisterinfo/#a29839970b744a5cf56a82b62dbf93f99">use&#95;instr&#95;iterator</a> =</Highlight></CodeLine>
<Link id="l00492" /><CodeLine lineNumber="492"><Highlight kind="normal">      <a href="/docs/api/classes/llvm/machineregisterinfo/defusechain-instr-iterator">defusechain&#95;instr&#95;iterator&lt;true, false, false, false, true, false&gt;</a>;</Highlight></CodeLine>
<Link id="l00493" /><CodeLine lineNumber="493" lineLink="/docs/api/classes/llvm/machineregisterinfo/#a489d8c4ed3ae8b1ca4f68e580b074bf1"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/machineregisterinfo/#a29839970b744a5cf56a82b62dbf93f99">use&#95;instr&#95;iterator</a> <a href="/docs/api/classes/llvm/machineregisterinfo/#a489d8c4ed3ae8b1ca4f68e580b074bf1">use&#95;instr&#95;begin</a>(<a href="/docs/api/classes/llvm/register">Register</a> RegNo)</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00494" /><CodeLine lineNumber="494"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/#a29839970b744a5cf56a82b62dbf93f99">use&#95;instr&#95;iterator</a>(getRegUseDefListHead(RegNo));</Highlight></CodeLine>
<Link id="l00495" /><CodeLine lineNumber="495"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00496" /><CodeLine lineNumber="496" lineLink="/docs/api/classes/llvm/machineregisterinfo/#a7a73104304bf1f9d344ad495283561b5"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/#a29839970b744a5cf56a82b62dbf93f99">use&#95;instr&#95;iterator</a> <a href="/docs/api/classes/llvm/machineregisterinfo/#a7a73104304bf1f9d344ad495283561b5">use&#95;instr&#95;end</a>() &#123;</Highlight></CodeLine>
<Link id="l00497" /><CodeLine lineNumber="497"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/#a29839970b744a5cf56a82b62dbf93f99">use&#95;instr&#95;iterator</a>(</Highlight><Highlight kind="keyword">nullptr</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00498" /><CodeLine lineNumber="498"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00499" /><CodeLine lineNumber="499"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00500" /><CodeLine lineNumber="500"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">inline</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/iterator-range">iterator&#95;range&lt;use&#95;instr&#95;iterator&gt;</a></Highlight></CodeLine>
<Link id="l00501" /><CodeLine lineNumber="501" lineLink="/docs/api/classes/llvm/machineregisterinfo/#ab1c2de27f8d8c4a7de72d6415952473f"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/machineregisterinfo/#ab1c2de27f8d8c4a7de72d6415952473f">use&#95;instructions</a>(<a href="/docs/api/classes/llvm/register">Register</a> <a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00502" /><CodeLine lineNumber="502"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#a341215803e83773a3e97860dc291f121">make&#95;range</a>(<a href="/docs/api/classes/llvm/machineregisterinfo/#a489d8c4ed3ae8b1ca4f68e580b074bf1">use&#95;instr&#95;begin</a>(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>), <a href="/docs/api/classes/llvm/machineregisterinfo/#a7a73104304bf1f9d344ad495283561b5">use&#95;instr&#95;end</a>());</Highlight></CodeLine>
<Link id="l00503" /><CodeLine lineNumber="503"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00504" /><CodeLine lineNumber="504"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00505" /><CodeLine lineNumber="505"><Highlight kind="comment">  /// use&#95;bundle&#95;iterator/use&#95;bundle&#95;begin/use&#95;bundle&#95;end - Walk all uses of the</Highlight></CodeLine>
<Link id="l00506" /><CodeLine lineNumber="506"><Highlight kind="comment">  /// specified register, stepping by bundle.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00507" /><CodeLine lineNumber="507" lineLink="/docs/api/classes/llvm/machineregisterinfo/#a19ad443031e43628460482d909e3c78b"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">using </Highlight><Highlight kind="normal"><a href="/docs/api/classes/llvm/machineregisterinfo/#a19ad443031e43628460482d909e3c78b">use&#95;bundle&#95;iterator</a> =</Highlight></CodeLine>
<Link id="l00508" /><CodeLine lineNumber="508"><Highlight kind="normal">      <a href="/docs/api/classes/llvm/machineregisterinfo/defusechain-instr-iterator">defusechain&#95;instr&#95;iterator&lt;true, false, false, false, false, true&gt;</a>;</Highlight></CodeLine>
<Link id="l00509" /><CodeLine lineNumber="509" lineLink="/docs/api/classes/llvm/machineregisterinfo/#aa40a0f52d1e6d37f89c8bfe4113e15b8"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/machineregisterinfo/#a19ad443031e43628460482d909e3c78b">use&#95;bundle&#95;iterator</a> <a href="/docs/api/classes/llvm/machineregisterinfo/#aa40a0f52d1e6d37f89c8bfe4113e15b8">use&#95;bundle&#95;begin</a>(<a href="/docs/api/classes/llvm/register">Register</a> RegNo)</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00510" /><CodeLine lineNumber="510"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/#a19ad443031e43628460482d909e3c78b">use&#95;bundle&#95;iterator</a>(getRegUseDefListHead(RegNo));</Highlight></CodeLine>
<Link id="l00511" /><CodeLine lineNumber="511"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00512" /><CodeLine lineNumber="512" lineLink="/docs/api/classes/llvm/machineregisterinfo/#a6d9cb3eb3b146477bb4a708a246607be"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/#a19ad443031e43628460482d909e3c78b">use&#95;bundle&#95;iterator</a> <a href="/docs/api/classes/llvm/machineregisterinfo/#a6d9cb3eb3b146477bb4a708a246607be">use&#95;bundle&#95;end</a>() &#123;</Highlight></CodeLine>
<Link id="l00513" /><CodeLine lineNumber="513"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/#a19ad443031e43628460482d909e3c78b">use&#95;bundle&#95;iterator</a>(</Highlight><Highlight kind="keyword">nullptr</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00514" /><CodeLine lineNumber="514"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00515" /><CodeLine lineNumber="515"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00516" /><CodeLine lineNumber="516" lineLink="/docs/api/classes/llvm/machineregisterinfo/#aef898731887fc99f3a5e62710cb5bade"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">inline</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/iterator-range">iterator&#95;range&lt;use&#95;bundle&#95;iterator&gt;</a> <a href="/docs/api/classes/llvm/machineregisterinfo/#aef898731887fc99f3a5e62710cb5bade">use&#95;bundles</a>(<a href="/docs/api/classes/llvm/register">Register</a> <a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00517" /><CodeLine lineNumber="517"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#a341215803e83773a3e97860dc291f121">make&#95;range</a>(<a href="/docs/api/classes/llvm/machineregisterinfo/#aa40a0f52d1e6d37f89c8bfe4113e15b8">use&#95;bundle&#95;begin</a>(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>), <a href="/docs/api/classes/llvm/machineregisterinfo/#a6d9cb3eb3b146477bb4a708a246607be">use&#95;bundle&#95;end</a>());</Highlight></CodeLine>
<Link id="l00518" /><CodeLine lineNumber="518"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00519" /><CodeLine lineNumber="519"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00520" /><CodeLine lineNumber="520"><Highlight kind="comment">  /// use&#95;empty - Return true if there are no instructions using the specified</Highlight></CodeLine>
<Link id="l00521" /><CodeLine lineNumber="521"><Highlight kind="comment">  /// register.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00522" /><CodeLine lineNumber="522" lineLink="/docs/api/classes/llvm/machineregisterinfo/#aeae86e9004476412ca754a7de4ee8a0c"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/#aeae86e9004476412ca754a7de4ee8a0c">use&#95;empty</a>(<a href="/docs/api/classes/llvm/register">Register</a> RegNo)</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123; </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/#ab87a00eb296cb02039f5a5580a54efd1">use&#95;begin</a>(RegNo) == <a href="/docs/api/classes/llvm/machineregisterinfo/#ac8347c6938efe4d9a4426b92ef57851e">use&#95;end</a>(); &#125;</Highlight></CodeLine>
<Link id="l00523" /><CodeLine lineNumber="523"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00524" /><CodeLine lineNumber="524"><Highlight kind="comment">  /// hasOneUse - Return true if there is exactly one instruction using the</Highlight></CodeLine>
<Link id="l00525" /><CodeLine lineNumber="525"><Highlight kind="comment">  /// specified register.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00526" /><CodeLine lineNumber="526" lineLink="/docs/api/classes/llvm/machineregisterinfo/#a600a2d410c09a9486e828ea34e5a9566"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/#a600a2d410c09a9486e828ea34e5a9566">hasOneUse</a>(<a href="/docs/api/classes/llvm/register">Register</a> RegNo)</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00527" /><CodeLine lineNumber="527"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#a88027543aef5a9bc0d82bc5e5e3506c3">hasSingleElement</a>(<a href="/docs/api/classes/llvm/machineregisterinfo/#ade188fadae5a455fcc4bd8d70142851d">use&#95;operands</a>(RegNo));</Highlight></CodeLine>
<Link id="l00528" /><CodeLine lineNumber="528"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00529" /><CodeLine lineNumber="529"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00530" /><CodeLine lineNumber="530"><Highlight kind="comment">  /// use&#95;nodbg&#95;iterator/use&#95;nodbg&#95;begin/use&#95;nodbg&#95;end - Walk all uses of the</Highlight></CodeLine>
<Link id="l00531" /><CodeLine lineNumber="531"><Highlight kind="comment">  /// specified register, skipping those marked as Debug.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00532" /><CodeLine lineNumber="532" lineLink="/docs/api/classes/llvm/machineregisterinfo/#ad86266d870f45f819e901f7095c17771"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">using </Highlight><Highlight kind="normal"><a href="/docs/api/classes/llvm/machineregisterinfo/#ad86266d870f45f819e901f7095c17771">use&#95;nodbg&#95;iterator</a> =</Highlight></CodeLine>
<Link id="l00533" /><CodeLine lineNumber="533"><Highlight kind="normal">      <a href="/docs/api/classes/llvm/machineregisterinfo/defusechain-iterator">defusechain&#95;iterator&lt;true, false, true, true, false, false&gt;</a>;</Highlight></CodeLine>
<Link id="l00534" /><CodeLine lineNumber="534" lineLink="/docs/api/classes/llvm/machineregisterinfo/#a03ccda750131c296a86bd6dc10331a77"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/machineregisterinfo/#ad86266d870f45f819e901f7095c17771">use&#95;nodbg&#95;iterator</a> <a href="/docs/api/classes/llvm/machineregisterinfo/#a03ccda750131c296a86bd6dc10331a77">use&#95;nodbg&#95;begin</a>(<a href="/docs/api/classes/llvm/register">Register</a> RegNo)</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00535" /><CodeLine lineNumber="535"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/#ad86266d870f45f819e901f7095c17771">use&#95;nodbg&#95;iterator</a>(getRegUseDefListHead(RegNo));</Highlight></CodeLine>
<Link id="l00536" /><CodeLine lineNumber="536"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00537" /><CodeLine lineNumber="537" lineLink="/docs/api/classes/llvm/machineregisterinfo/#a355ba266da19094cc0948311c431768e"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/#ad86266d870f45f819e901f7095c17771">use&#95;nodbg&#95;iterator</a> <a href="/docs/api/classes/llvm/machineregisterinfo/#a355ba266da19094cc0948311c431768e">use&#95;nodbg&#95;end</a>() &#123;</Highlight></CodeLine>
<Link id="l00538" /><CodeLine lineNumber="538"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/#ad86266d870f45f819e901f7095c17771">use&#95;nodbg&#95;iterator</a>(</Highlight><Highlight kind="keyword">nullptr</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00539" /><CodeLine lineNumber="539"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00540" /><CodeLine lineNumber="540"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00541" /><CodeLine lineNumber="541"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">inline</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/iterator-range">iterator&#95;range&lt;use&#95;nodbg&#95;iterator&gt;</a></Highlight></CodeLine>
<Link id="l00542" /><CodeLine lineNumber="542" lineLink="/docs/api/classes/llvm/machineregisterinfo/#a4361906d7698e8b1a912f6affc8e9151"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/machineregisterinfo/#a4361906d7698e8b1a912f6affc8e9151">use&#95;nodbg&#95;operands</a>(<a href="/docs/api/classes/llvm/register">Register</a> <a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00543" /><CodeLine lineNumber="543"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#a341215803e83773a3e97860dc291f121">make&#95;range</a>(<a href="/docs/api/classes/llvm/machineregisterinfo/#a03ccda750131c296a86bd6dc10331a77">use&#95;nodbg&#95;begin</a>(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>), <a href="/docs/api/classes/llvm/machineregisterinfo/#a355ba266da19094cc0948311c431768e">use&#95;nodbg&#95;end</a>());</Highlight></CodeLine>
<Link id="l00544" /><CodeLine lineNumber="544"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00545" /><CodeLine lineNumber="545"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00546" /><CodeLine lineNumber="546"><Highlight kind="comment">  /// use&#95;instr&#95;nodbg&#95;iterator/use&#95;instr&#95;nodbg&#95;begin/use&#95;instr&#95;nodbg&#95;end - Walk</Highlight></CodeLine>
<Link id="l00547" /><CodeLine lineNumber="547"><Highlight kind="comment">  /// all uses of the specified register, stepping by MachineInstr, skipping</Highlight></CodeLine>
<Link id="l00548" /><CodeLine lineNumber="548"><Highlight kind="comment">  /// those marked as Debug.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00549" /><CodeLine lineNumber="549" lineLink="/docs/api/classes/llvm/machineregisterinfo/#a68aafc54b240b10f9dd589105a60d4e6"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">using </Highlight><Highlight kind="normal"><a href="/docs/api/classes/llvm/machineregisterinfo/#a68aafc54b240b10f9dd589105a60d4e6">use&#95;instr&#95;nodbg&#95;iterator</a> =</Highlight></CodeLine>
<Link id="l00550" /><CodeLine lineNumber="550"><Highlight kind="normal">      <a href="/docs/api/classes/llvm/machineregisterinfo/defusechain-instr-iterator">defusechain&#95;instr&#95;iterator&lt;true, false, true, false, true, false&gt;</a>;</Highlight></CodeLine>
<Link id="l00551" /><CodeLine lineNumber="551" lineLink="/docs/api/classes/llvm/machineregisterinfo/#a741b5105cca6e98538c79acf275ca733"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/machineregisterinfo/#a68aafc54b240b10f9dd589105a60d4e6">use&#95;instr&#95;nodbg&#95;iterator</a> <a href="/docs/api/classes/llvm/machineregisterinfo/#a741b5105cca6e98538c79acf275ca733">use&#95;instr&#95;nodbg&#95;begin</a>(<a href="/docs/api/classes/llvm/register">Register</a> RegNo)</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00552" /><CodeLine lineNumber="552"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/#a68aafc54b240b10f9dd589105a60d4e6">use&#95;instr&#95;nodbg&#95;iterator</a>(getRegUseDefListHead(RegNo));</Highlight></CodeLine>
<Link id="l00553" /><CodeLine lineNumber="553"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00554" /><CodeLine lineNumber="554" lineLink="/docs/api/classes/llvm/machineregisterinfo/#afb1fd76e39ba4dfa2c428df88bbc82c2"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/#a68aafc54b240b10f9dd589105a60d4e6">use&#95;instr&#95;nodbg&#95;iterator</a> <a href="/docs/api/classes/llvm/machineregisterinfo/#afb1fd76e39ba4dfa2c428df88bbc82c2">use&#95;instr&#95;nodbg&#95;end</a>() &#123;</Highlight></CodeLine>
<Link id="l00555" /><CodeLine lineNumber="555"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/#a68aafc54b240b10f9dd589105a60d4e6">use&#95;instr&#95;nodbg&#95;iterator</a>(</Highlight><Highlight kind="keyword">nullptr</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00556" /><CodeLine lineNumber="556"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00557" /><CodeLine lineNumber="557"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00558" /><CodeLine lineNumber="558"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">inline</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/iterator-range">iterator&#95;range&lt;use&#95;instr&#95;nodbg&#95;iterator&gt;</a></Highlight></CodeLine>
<Link id="l00559" /><CodeLine lineNumber="559" lineLink="/docs/api/classes/llvm/machineregisterinfo/#a8c1a48aa3d3155a0e942c785932d9723"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/machineregisterinfo/#a8c1a48aa3d3155a0e942c785932d9723">use&#95;nodbg&#95;instructions</a>(<a href="/docs/api/classes/llvm/register">Register</a> <a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00560" /><CodeLine lineNumber="560"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#a341215803e83773a3e97860dc291f121">make&#95;range</a>(<a href="/docs/api/classes/llvm/machineregisterinfo/#a741b5105cca6e98538c79acf275ca733">use&#95;instr&#95;nodbg&#95;begin</a>(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>), <a href="/docs/api/classes/llvm/machineregisterinfo/#afb1fd76e39ba4dfa2c428df88bbc82c2">use&#95;instr&#95;nodbg&#95;end</a>());</Highlight></CodeLine>
<Link id="l00561" /><CodeLine lineNumber="561"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00562" /><CodeLine lineNumber="562"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00563" /><CodeLine lineNumber="563"><Highlight kind="comment">  /// use&#95;bundle&#95;nodbg&#95;iterator/use&#95;bundle&#95;nodbg&#95;begin/use&#95;bundle&#95;nodbg&#95;end - Walk</Highlight></CodeLine>
<Link id="l00564" /><CodeLine lineNumber="564"><Highlight kind="comment">  /// all uses of the specified register, stepping by bundle, skipping</Highlight></CodeLine>
<Link id="l00565" /><CodeLine lineNumber="565"><Highlight kind="comment">  /// those marked as Debug.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00566" /><CodeLine lineNumber="566" lineLink="/docs/api/classes/llvm/machineregisterinfo/#acb28dfbb5ac4fbebd607a82fca21b73a"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">using </Highlight><Highlight kind="normal"><a href="/docs/api/classes/llvm/machineregisterinfo/#acb28dfbb5ac4fbebd607a82fca21b73a">use&#95;bundle&#95;nodbg&#95;iterator</a> =</Highlight></CodeLine>
<Link id="l00567" /><CodeLine lineNumber="567"><Highlight kind="normal">      <a href="/docs/api/classes/llvm/machineregisterinfo/defusechain-instr-iterator">defusechain&#95;instr&#95;iterator&lt;true, false, true, false, false, true&gt;</a>;</Highlight></CodeLine>
<Link id="l00568" /><CodeLine lineNumber="568" lineLink="/docs/api/classes/llvm/machineregisterinfo/#a755b516aa2acc499e777c112a93a9f2f"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/machineregisterinfo/#acb28dfbb5ac4fbebd607a82fca21b73a">use&#95;bundle&#95;nodbg&#95;iterator</a> <a href="/docs/api/classes/llvm/machineregisterinfo/#a755b516aa2acc499e777c112a93a9f2f">use&#95;bundle&#95;nodbg&#95;begin</a>(<a href="/docs/api/classes/llvm/register">Register</a> RegNo)</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00569" /><CodeLine lineNumber="569"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/#acb28dfbb5ac4fbebd607a82fca21b73a">use&#95;bundle&#95;nodbg&#95;iterator</a>(getRegUseDefListHead(RegNo));</Highlight></CodeLine>
<Link id="l00570" /><CodeLine lineNumber="570"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00571" /><CodeLine lineNumber="571" lineLink="/docs/api/classes/llvm/machineregisterinfo/#aacc6af82327a6f208f586e90cc48dbed"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/#acb28dfbb5ac4fbebd607a82fca21b73a">use&#95;bundle&#95;nodbg&#95;iterator</a> <a href="/docs/api/classes/llvm/machineregisterinfo/#aacc6af82327a6f208f586e90cc48dbed">use&#95;bundle&#95;nodbg&#95;end</a>() &#123;</Highlight></CodeLine>
<Link id="l00572" /><CodeLine lineNumber="572"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/#acb28dfbb5ac4fbebd607a82fca21b73a">use&#95;bundle&#95;nodbg&#95;iterator</a>(</Highlight><Highlight kind="keyword">nullptr</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00573" /><CodeLine lineNumber="573"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00574" /><CodeLine lineNumber="574"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00575" /><CodeLine lineNumber="575"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">inline</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/iterator-range">iterator&#95;range&lt;use&#95;bundle&#95;nodbg&#95;iterator&gt;</a></Highlight></CodeLine>
<Link id="l00576" /><CodeLine lineNumber="576" lineLink="/docs/api/classes/llvm/machineregisterinfo/#a5aa433099910dc844bc8466933779e58"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/machineregisterinfo/#a5aa433099910dc844bc8466933779e58">use&#95;nodbg&#95;bundles</a>(<a href="/docs/api/classes/llvm/register">Register</a> <a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00577" /><CodeLine lineNumber="577"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#a341215803e83773a3e97860dc291f121">make&#95;range</a>(<a href="/docs/api/classes/llvm/machineregisterinfo/#a755b516aa2acc499e777c112a93a9f2f">use&#95;bundle&#95;nodbg&#95;begin</a>(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>), <a href="/docs/api/classes/llvm/machineregisterinfo/#aacc6af82327a6f208f586e90cc48dbed">use&#95;bundle&#95;nodbg&#95;end</a>());</Highlight></CodeLine>
<Link id="l00578" /><CodeLine lineNumber="578"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00579" /><CodeLine lineNumber="579"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00580" /><CodeLine lineNumber="580"><Highlight kind="comment">  /// use&#95;nodbg&#95;empty - Return true if there are no non-Debug instructions</Highlight></CodeLine>
<Link id="l00581" /><CodeLine lineNumber="581"><Highlight kind="comment">  /// using the specified register.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00582" /><CodeLine lineNumber="582" lineLink="/docs/api/classes/llvm/machineregisterinfo/#a4ea277721b4e63804715a62de87e9a72"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/#a4ea277721b4e63804715a62de87e9a72">use&#95;nodbg&#95;empty</a>(<a href="/docs/api/classes/llvm/register">Register</a> RegNo)</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00583" /><CodeLine lineNumber="583"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/#a03ccda750131c296a86bd6dc10331a77">use&#95;nodbg&#95;begin</a>(RegNo) == <a href="/docs/api/classes/llvm/machineregisterinfo/#a355ba266da19094cc0948311c431768e">use&#95;nodbg&#95;end</a>();</Highlight></CodeLine>
<Link id="l00584" /><CodeLine lineNumber="584"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00585" /><CodeLine lineNumber="585"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00586" /><CodeLine lineNumber="586"><Highlight kind="comment">  /// hasOneNonDBGUse - Return true if there is exactly one non-Debug</Highlight></CodeLine>
<Link id="l00587" /><CodeLine lineNumber="587"><Highlight kind="comment">  /// use of the specified register.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00588" /><CodeLine lineNumber="588"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/#a01bf72631b0bc836a8c07fe840b13233">hasOneNonDBGUse</a>(<a href="/docs/api/classes/llvm/register">Register</a> RegNo) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00589" /><CodeLine lineNumber="589"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00590" /><CodeLine lineNumber="590"><Highlight kind="comment">  /// hasOneNonDBGUse - Return true if there is exactly one non-Debug</Highlight></CodeLine>
<Link id="l00591" /><CodeLine lineNumber="591"><Highlight kind="comment">  /// instruction using the specified register. Said instruction may have</Highlight></CodeLine>
<Link id="l00592" /><CodeLine lineNumber="592"><Highlight kind="comment">  /// multiple uses.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00593" /><CodeLine lineNumber="593"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/#a7dfb8467bcaf53e7e0215aa831985de6">hasOneNonDBGUser</a>(<a href="/docs/api/classes/llvm/register">Register</a> RegNo) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00594" /><CodeLine lineNumber="594"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00595" /><CodeLine lineNumber="595"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00596" /><CodeLine lineNumber="596"><Highlight kind="comment">  /// hasAtMostUses - Return true if the given register has at most \\p MaxUsers</Highlight></CodeLine>
<Link id="l00597" /><CodeLine lineNumber="597"><Highlight kind="comment">  /// non-debug user instructions.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00598" /><CodeLine lineNumber="598"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/#a7a0d4a6526dc873f6af0b248247bc503">hasAtMostUserInstrs</a>(<a href="/docs/api/classes/llvm/register">Register</a> <a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> MaxUsers) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00599" /><CodeLine lineNumber="599"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00600" /><CodeLine lineNumber="600"><Highlight kind="comment">  /// replaceRegWith - Replace all instances of FromReg with ToReg in the</Highlight></CodeLine>
<Link id="l00601" /><CodeLine lineNumber="601"><Highlight kind="comment">  /// machine function.  This is like llvm-level X-&gt;replaceAllUsesWith(Y),</Highlight></CodeLine>
<Link id="l00602" /><CodeLine lineNumber="602"><Highlight kind="comment">  /// except that it also changes any definitions of the register as well.</Highlight></CodeLine>
<Link id="l00603" /><CodeLine lineNumber="603"><Highlight kind="comment">  ///</Highlight></CodeLine>
<Link id="l00604" /><CodeLine lineNumber="604"><Highlight kind="comment">  /// Note that it is usually necessary to first constrain ToReg&#39;s register</Highlight></CodeLine>
<Link id="l00605" /><CodeLine lineNumber="605"><Highlight kind="comment">  /// class and register bank to match the FromReg constraints using one of the</Highlight></CodeLine>
<Link id="l00606" /><CodeLine lineNumber="606"><Highlight kind="comment">  /// methods:</Highlight></CodeLine>
<Link id="l00607" /><CodeLine lineNumber="607"><Highlight kind="comment">  ///</Highlight></CodeLine>
<Link id="l00608" /><CodeLine lineNumber="608"><Highlight kind="comment">  ///   constrainRegClass(ToReg, getRegClass(FromReg))</Highlight></CodeLine>
<Link id="l00609" /><CodeLine lineNumber="609"><Highlight kind="comment">  ///   constrainRegAttrs(ToReg, FromReg)</Highlight></CodeLine>
<Link id="l00610" /><CodeLine lineNumber="610"><Highlight kind="comment">  ///   RegisterBankInfo::constrainGenericRegister(ToReg,</Highlight></CodeLine>
<Link id="l00611" /><CodeLine lineNumber="611"><Highlight kind="comment">  ///       &#42;MRI.getRegClass(FromReg), MRI)</Highlight></CodeLine>
<Link id="l00612" /><CodeLine lineNumber="612"><Highlight kind="comment">  ///</Highlight></CodeLine>
<Link id="l00613" /><CodeLine lineNumber="613"><Highlight kind="comment">  /// These functions will return a falsy result if the virtual registers have</Highlight></CodeLine>
<Link id="l00614" /><CodeLine lineNumber="614"><Highlight kind="comment">  /// incompatible constraints.</Highlight></CodeLine>
<Link id="l00615" /><CodeLine lineNumber="615"><Highlight kind="comment">  ///</Highlight></CodeLine>
<Link id="l00616" /><CodeLine lineNumber="616"><Highlight kind="comment">  /// Note that if ToReg is a physical register the function will replace and</Highlight></CodeLine>
<Link id="l00617" /><CodeLine lineNumber="617"><Highlight kind="comment">  /// apply sub registers to ToReg in order to obtain a final/proper physical</Highlight></CodeLine>
<Link id="l00618" /><CodeLine lineNumber="618"><Highlight kind="comment">  /// register.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00619" /><CodeLine lineNumber="619"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/#af16c39ee36e4633f821b6820f8bd52ef">replaceRegWith</a>(<a href="/docs/api/classes/llvm/register">Register</a> FromReg, <a href="/docs/api/classes/llvm/register">Register</a> ToReg);</Highlight></CodeLine>
<Link id="l00620" /><CodeLine lineNumber="620"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00621" /><CodeLine lineNumber="621"><Highlight kind="comment">  /// getVRegDef - Return the machine instr that defines the specified virtual</Highlight></CodeLine>
<Link id="l00622" /><CodeLine lineNumber="622"><Highlight kind="comment">  /// register or null if none is found.  This assumes that the code is in SSA</Highlight></CodeLine>
<Link id="l00623" /><CodeLine lineNumber="623"><Highlight kind="comment">  /// form, so there should only be one definition.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00624" /><CodeLine lineNumber="624"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &#42;<a href="/docs/api/classes/llvm/machineregisterinfo/#a40d954b9cf9ee8b545a78725f2549cba">getVRegDef</a>(<a href="/docs/api/classes/llvm/register">Register</a> <a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00625" /><CodeLine lineNumber="625"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00626" /><CodeLine lineNumber="626"><Highlight kind="comment">  /// getUniqueVRegDef - Return the unique machine instr that defines the</Highlight></CodeLine>
<Link id="l00627" /><CodeLine lineNumber="627"><Highlight kind="comment">  /// specified virtual register or null if none is found.  If there are</Highlight></CodeLine>
<Link id="l00628" /><CodeLine lineNumber="628"><Highlight kind="comment">  /// multiple definitions or no definition, return null.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00629" /><CodeLine lineNumber="629"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &#42;<a href="/docs/api/classes/llvm/machineregisterinfo/#af988c2b4f62506108843a0fdc04b43a2">getUniqueVRegDef</a>(<a href="/docs/api/classes/llvm/register">Register</a> <a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00630" /><CodeLine lineNumber="630"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00631" /><CodeLine lineNumber="631"><Highlight kind="comment">  /// clearKillFlags - Iterate over all the uses of the given register and</Highlight></CodeLine>
<Link id="l00632" /><CodeLine lineNumber="632"><Highlight kind="comment">  /// clear the kill flag from the MachineOperand. This function is used by</Highlight></CodeLine>
<Link id="l00633" /><CodeLine lineNumber="633"><Highlight kind="comment">  /// optimization passes which extend register lifetimes and need only</Highlight></CodeLine>
<Link id="l00634" /><CodeLine lineNumber="634"><Highlight kind="comment">  /// preserve conservative kill flag information.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00635" /><CodeLine lineNumber="635"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/#a3da9727b1d452d6dcab08fde547ab634">clearKillFlags</a>(<a href="/docs/api/classes/llvm/register">Register</a> <a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00636" /><CodeLine lineNumber="636"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00637" /><CodeLine lineNumber="637"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/#a553593c083449cc4db546a757010a2f4">dumpUses</a>(<a href="/docs/api/classes/llvm/register">Register</a> RegNo) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00638" /><CodeLine lineNumber="638"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00639" /><CodeLine lineNumber="639"><Highlight kind="comment">  /// Returns true if PhysReg is unallocatable and constant throughout the</Highlight></CodeLine>
<Link id="l00640" /><CodeLine lineNumber="640"><Highlight kind="comment">  /// function. Writing to a constant register has no effect.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00641" /><CodeLine lineNumber="641"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/#abe36a37a2974f73af12228bccbaef0b4">isConstantPhysReg</a>(<a href="/docs/api/classes/llvm/mcregister">MCRegister</a> PhysReg) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00642" /><CodeLine lineNumber="642"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00643" /><CodeLine lineNumber="643"><Highlight kind="comment">  /// Get an iterator over the pressure sets affected by the given physical or</Highlight></CodeLine>
<Link id="l00644" /><CodeLine lineNumber="644"><Highlight kind="comment">  /// virtual register. If RegUnit is physical, it must be a register unit (from</Highlight></CodeLine>
<Link id="l00645" /><CodeLine lineNumber="645"><Highlight kind="comment">  /// MCRegUnitIterator).</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00646" /><CodeLine lineNumber="646"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/psetiterator">PSetIterator</a> <a href="/docs/api/classes/llvm/machineregisterinfo/#acc1fe08378fadccbf77405721be835ae">getPressureSets</a>(<a href="/docs/api/classes/llvm/register">Register</a> RegUnit) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00647" /><CodeLine lineNumber="647"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00648" /><CodeLine lineNumber="648"><Highlight kind="normal">  </Highlight><Highlight kind="comment">//===--------------------------------------------------------------------===//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00649" /><CodeLine lineNumber="649"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Virtual Register Info</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00650" /><CodeLine lineNumber="650"><Highlight kind="normal">  </Highlight><Highlight kind="comment">//===--------------------------------------------------------------------===//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00651" /><CodeLine lineNumber="651"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00652" /><CodeLine lineNumber="652"><Highlight kind="comment">  /// Return the register class of the specified virtual register.</Highlight></CodeLine>
<Link id="l00653" /><CodeLine lineNumber="653"><Highlight kind="comment">  /// This shouldn&#39;t be used directly unless \\p Reg has a register class.</Highlight></CodeLine>
<Link id="l00654" /><CodeLine lineNumber="654"><Highlight kind="comment">  /// \\see getRegClassOrNull when this might happen.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00655" /><CodeLine lineNumber="655" lineLink="/docs/api/classes/llvm/machineregisterinfo/#a34b5ca1a1228655842826f4bad8c44c2"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42;<a href="/docs/api/classes/llvm/machineregisterinfo/#a34b5ca1a1228655842826f4bad8c44c2">getRegClass</a>(<a href="/docs/api/classes/llvm/register">Register</a> <a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00656" /><CodeLine lineNumber="656"><Highlight kind="normal">    <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a href="/docs/api/namespaces/llvm/#a92ca992e52dddc420f4b069cae06dfbe">isa&lt;const TargetRegisterClass &#42;&gt;</a>(VRegInfo&#91;<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>.id()&#93;.first) &amp;&amp;</Highlight></CodeLine>
<Link id="l00657" /><CodeLine lineNumber="657"><Highlight kind="normal">           </Highlight><Highlight kind="stringliteral">&quot;Register class not set, wrong accessor&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00658" /><CodeLine lineNumber="658"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#ac4fc845f5ed92de63cd4474f128f5fc5">cast&lt;const TargetRegisterClass &#42;&gt;</a>(VRegInfo&#91;<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>.id()&#93;.first);</Highlight></CodeLine>
<Link id="l00659" /><CodeLine lineNumber="659"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00660" /><CodeLine lineNumber="660"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00661" /><CodeLine lineNumber="661"><Highlight kind="comment">  /// Return the register class of \\p Reg, or null if Reg has not been assigned</Highlight></CodeLine>
<Link id="l00662" /><CodeLine lineNumber="662"><Highlight kind="comment">  /// a register class yet.</Highlight></CodeLine>
<Link id="l00663" /><CodeLine lineNumber="663"><Highlight kind="comment">  ///</Highlight></CodeLine>
<Link id="l00664" /><CodeLine lineNumber="664"><Highlight kind="comment">  /// \\note A null register class can only happen when these two</Highlight></CodeLine>
<Link id="l00665" /><CodeLine lineNumber="665"><Highlight kind="comment">  /// conditions are met:</Highlight></CodeLine>
<Link id="l00666" /><CodeLine lineNumber="666"><Highlight kind="comment">  /// 1 Generic virtual registers are created.</Highlight></CodeLine>
<Link id="l00667" /><CodeLine lineNumber="667"><Highlight kind="comment">  /// 2 The machine function has not completely been through the</Highlight></CodeLine>
<Link id="l00668" /><CodeLine lineNumber="668"><Highlight kind="comment">  ///    instruction selection process.</Highlight></CodeLine>
<Link id="l00669" /><CodeLine lineNumber="669"><Highlight kind="comment">  /// None of this condition is possible without GlobalISel for now.</Highlight></CodeLine>
<Link id="l00670" /><CodeLine lineNumber="670"><Highlight kind="comment">  /// In other words, if GlobalISel is not used or if the query happens after</Highlight></CodeLine>
<Link id="l00671" /><CodeLine lineNumber="671"><Highlight kind="comment">  /// the select pass, using getRegClass is safe.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00672" /><CodeLine lineNumber="672" lineLink="/docs/api/classes/llvm/machineregisterinfo/#aa008940be15669d5b380a1423dae87c8"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42;<a href="/docs/api/classes/llvm/machineregisterinfo/#aa008940be15669d5b380a1423dae87c8">getRegClassOrNull</a>(<a href="/docs/api/classes/llvm/register">Register</a> <a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00673" /><CodeLine lineNumber="673"><Highlight kind="normal">    </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#a0f1def99add5e4273e839bf70f3e79ed">RegClassOrRegBank</a> &amp;Val = VRegInfo&#91;<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>&#93;.first;</Highlight></CodeLine>
<Link id="l00674" /><CodeLine lineNumber="674"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#a3377eac88526e806d9d887c4a0ba2a73">dyn&#95;cast&#95;if&#95;present&lt;const TargetRegisterClass &#42;&gt;</a>(Val);</Highlight></CodeLine>
<Link id="l00675" /><CodeLine lineNumber="675"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00676" /><CodeLine lineNumber="676"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00677" /><CodeLine lineNumber="677"><Highlight kind="comment">  /// Return the register bank of \\p Reg.</Highlight></CodeLine>
<Link id="l00678" /><CodeLine lineNumber="678"><Highlight kind="comment">  /// This shouldn&#39;t be used directly unless \\p Reg has a register bank.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00679" /><CodeLine lineNumber="679" lineLink="/docs/api/classes/llvm/machineregisterinfo/#a5492997611db35edf27193fe170b4f06"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/registerbank">RegisterBank</a> &#42;<a href="/docs/api/classes/llvm/machineregisterinfo/#a5492997611db35edf27193fe170b4f06">getRegBank</a>(<a href="/docs/api/classes/llvm/register">Register</a> <a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00680" /><CodeLine lineNumber="680"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#ac4fc845f5ed92de63cd4474f128f5fc5">cast&lt;const RegisterBank &#42;&gt;</a>(VRegInfo&#91;<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>.id()&#93;.first);</Highlight></CodeLine>
<Link id="l00681" /><CodeLine lineNumber="681"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00682" /><CodeLine lineNumber="682"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00683" /><CodeLine lineNumber="683"><Highlight kind="comment">  /// Return the register bank of \\p Reg, or null if Reg has not been assigned</Highlight></CodeLine>
<Link id="l00684" /><CodeLine lineNumber="684"><Highlight kind="comment">  /// a register bank or has been assigned a register class.</Highlight></CodeLine>
<Link id="l00685" /><CodeLine lineNumber="685"><Highlight kind="comment">  /// \\note It is possible to get the register bank from the register class via</Highlight></CodeLine>
<Link id="l00686" /><CodeLine lineNumber="686"><Highlight kind="comment">  /// RegisterBankInfo::getRegBankFromRegClass.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00687" /><CodeLine lineNumber="687" lineLink="/docs/api/classes/llvm/machineregisterinfo/#a718b488ac3350a59380b5070f54061ca"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/registerbank">RegisterBank</a> &#42;<a href="/docs/api/classes/llvm/machineregisterinfo/#a718b488ac3350a59380b5070f54061ca">getRegBankOrNull</a>(<a href="/docs/api/classes/llvm/register">Register</a> <a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00688" /><CodeLine lineNumber="688"><Highlight kind="normal">    </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#a0f1def99add5e4273e839bf70f3e79ed">RegClassOrRegBank</a> &amp;Val = VRegInfo&#91;<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>&#93;.first;</Highlight></CodeLine>
<Link id="l00689" /><CodeLine lineNumber="689"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#a3377eac88526e806d9d887c4a0ba2a73">dyn&#95;cast&#95;if&#95;present&lt;const RegisterBank &#42;&gt;</a>(Val);</Highlight></CodeLine>
<Link id="l00690" /><CodeLine lineNumber="690"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00691" /><CodeLine lineNumber="691"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00692" /><CodeLine lineNumber="692"><Highlight kind="comment">  /// Return the register bank or register class of \\p Reg.</Highlight></CodeLine>
<Link id="l00693" /><CodeLine lineNumber="693"><Highlight kind="comment">  /// \\note Before the register bank gets assigned (i.e., before the</Highlight></CodeLine>
<Link id="l00694" /><CodeLine lineNumber="694"><Highlight kind="comment">  /// RegBankSelect pass) \\p Reg may not have either.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00695" /><CodeLine lineNumber="695" lineLink="/docs/api/classes/llvm/machineregisterinfo/#a4fd10e1bf2e5ffae96be5b2cef4d17af"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#a0f1def99add5e4273e839bf70f3e79ed">RegClassOrRegBank</a> &amp;<a href="/docs/api/classes/llvm/machineregisterinfo/#a4fd10e1bf2e5ffae96be5b2cef4d17af">getRegClassOrRegBank</a>(<a href="/docs/api/classes/llvm/register">Register</a> <a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00696" /><CodeLine lineNumber="696"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> VRegInfo&#91;<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>&#93;.first;</Highlight></CodeLine>
<Link id="l00697" /><CodeLine lineNumber="697"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00698" /><CodeLine lineNumber="698"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00699" /><CodeLine lineNumber="699"><Highlight kind="comment">  /// setRegClass - Set the register class of the specified virtual register.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00700" /><CodeLine lineNumber="700"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/#a965a15cef77a97f0e17f9f26fd5be53e">setRegClass</a>(<a href="/docs/api/classes/llvm/register">Register</a> <a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42;RC);</Highlight></CodeLine>
<Link id="l00701" /><CodeLine lineNumber="701"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00702" /><CodeLine lineNumber="702"><Highlight kind="comment">  /// Set the register bank to \\p RegBank for \\p Reg.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00703" /><CodeLine lineNumber="703"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/#a81763ced27ec9b0c42f8848f4ebe5bd1">setRegBank</a>(<a href="/docs/api/classes/llvm/register">Register</a> <a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/registerbank">RegisterBank</a> &amp;RegBank);</Highlight></CodeLine>
<Link id="l00704" /><CodeLine lineNumber="704"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00705" /><CodeLine lineNumber="705" lineLink="/docs/api/classes/llvm/machineregisterinfo/#a5ada07773b69dd6a5e99d47fe368d313"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/#a5ada07773b69dd6a5e99d47fe368d313">setRegClassOrRegBank</a>(<a href="/docs/api/classes/llvm/register">Register</a> <a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>,</Highlight></CodeLine>
<Link id="l00706" /><CodeLine lineNumber="706"><Highlight kind="normal">                            </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#a0f1def99add5e4273e839bf70f3e79ed">RegClassOrRegBank</a> &amp;RCOrRB)&#123;</Highlight></CodeLine>
<Link id="l00707" /><CodeLine lineNumber="707"><Highlight kind="normal">    VRegInfo&#91;<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>&#93;.first = RCOrRB;</Highlight></CodeLine>
<Link id="l00708" /><CodeLine lineNumber="708"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00709" /><CodeLine lineNumber="709"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00710" /><CodeLine lineNumber="710"><Highlight kind="comment">  /// constrainRegClass - Constrain the register class of the specified virtual</Highlight></CodeLine>
<Link id="l00711" /><CodeLine lineNumber="711"><Highlight kind="comment">  /// register to be a common subclass of RC and the current register class,</Highlight></CodeLine>
<Link id="l00712" /><CodeLine lineNumber="712"><Highlight kind="comment">  /// but only if the new class has at least MinNumRegs registers.  Return the</Highlight></CodeLine>
<Link id="l00713" /><CodeLine lineNumber="713"><Highlight kind="comment">  /// new register class, or NULL if no such class exists.</Highlight></CodeLine>
<Link id="l00714" /><CodeLine lineNumber="714"><Highlight kind="comment">  /// This should only be used when the constraint is known to be trivial, like</Highlight></CodeLine>
<Link id="l00715" /><CodeLine lineNumber="715"><Highlight kind="comment">  /// GR32 -&gt; GR32&#95;NOSP. Beware of increasing register pressure.</Highlight></CodeLine>
<Link id="l00716" /><CodeLine lineNumber="716"><Highlight kind="comment">  ///</Highlight></CodeLine>
<Link id="l00717" /><CodeLine lineNumber="717"><Highlight kind="comment">  /// \\note Assumes that the register has a register class assigned.</Highlight></CodeLine>
<Link id="l00718" /><CodeLine lineNumber="718"><Highlight kind="comment">  /// Use RegisterBankInfo::constrainGenericRegister in GlobalISel&#39;s</Highlight></CodeLine>
<Link id="l00719" /><CodeLine lineNumber="719"><Highlight kind="comment">  /// InstructionSelect pass and constrainRegAttrs in every other pass,</Highlight></CodeLine>
<Link id="l00720" /><CodeLine lineNumber="720"><Highlight kind="comment">  /// including non-select passes of GlobalISel, instead.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00721" /><CodeLine lineNumber="721"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42;<a href="/docs/api/classes/llvm/machineregisterinfo/#ad85285685fc46db3f2b3b0bf90bf9184">constrainRegClass</a>(<a href="/docs/api/classes/llvm/register">Register</a> <a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>,</Highlight></CodeLine>
<Link id="l00722" /><CodeLine lineNumber="722"><Highlight kind="normal">                                               </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42;RC,</Highlight></CodeLine>
<Link id="l00723" /><CodeLine lineNumber="723"><Highlight kind="normal">                                               </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> MinNumRegs = 0);</Highlight></CodeLine>
<Link id="l00724" /><CodeLine lineNumber="724"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00725" /><CodeLine lineNumber="725"><Highlight kind="comment">  /// Constrain the register class or the register bank of the virtual register</Highlight></CodeLine>
<Link id="l00726" /><CodeLine lineNumber="726"><Highlight kind="comment">  /// \\p Reg (and low-level type) to be a common subclass or a common bank of</Highlight></CodeLine>
<Link id="l00727" /><CodeLine lineNumber="727"><Highlight kind="comment">  /// both registers provided respectively (and a common low-level type). Do</Highlight></CodeLine>
<Link id="l00728" /><CodeLine lineNumber="728"><Highlight kind="comment">  /// nothing if any of the attributes (classes, banks, or low-level types) of</Highlight></CodeLine>
<Link id="l00729" /><CodeLine lineNumber="729"><Highlight kind="comment">  /// the registers are deemed incompatible, or if the resulting register will</Highlight></CodeLine>
<Link id="l00730" /><CodeLine lineNumber="730"><Highlight kind="comment">  /// have a class smaller than before and of size less than \\p MinNumRegs.</Highlight></CodeLine>
<Link id="l00731" /><CodeLine lineNumber="731"><Highlight kind="comment">  /// Return true if such register attributes exist, false otherwise.</Highlight></CodeLine>
<Link id="l00732" /><CodeLine lineNumber="732"><Highlight kind="comment">  ///</Highlight></CodeLine>
<Link id="l00733" /><CodeLine lineNumber="733"><Highlight kind="comment">  /// \\note Use this method instead of constrainRegClass and</Highlight></CodeLine>
<Link id="l00734" /><CodeLine lineNumber="734"><Highlight kind="comment">  /// RegisterBankInfo::constrainGenericRegister everywhere but SelectionDAG</Highlight></CodeLine>
<Link id="l00735" /><CodeLine lineNumber="735"><Highlight kind="comment">  /// ISel / FastISel and GlobalISel&#39;s InstructionSelect pass respectively.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00736" /><CodeLine lineNumber="736"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/#acd28b31b311bb88a92825ed630dd4269">constrainRegAttrs</a>(<a href="/docs/api/classes/llvm/register">Register</a> <a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a href="/docs/api/classes/llvm/register">Register</a> ConstrainingReg,</Highlight></CodeLine>
<Link id="l00737" /><CodeLine lineNumber="737"><Highlight kind="normal">                         </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> MinNumRegs = 0);</Highlight></CodeLine>
<Link id="l00738" /><CodeLine lineNumber="738"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00739" /><CodeLine lineNumber="739"><Highlight kind="comment">  /// recomputeRegClass - Try to find a legal super-class of Reg&#39;s register</Highlight></CodeLine>
<Link id="l00740" /><CodeLine lineNumber="740"><Highlight kind="comment">  /// class that still satisfies the constraints from the instructions using</Highlight></CodeLine>
<Link id="l00741" /><CodeLine lineNumber="741"><Highlight kind="comment">  /// Reg.  Returns true if Reg was upgraded.</Highlight></CodeLine>
<Link id="l00742" /><CodeLine lineNumber="742"><Highlight kind="comment">  ///</Highlight></CodeLine>
<Link id="l00743" /><CodeLine lineNumber="743"><Highlight kind="comment">  /// This method can be used after constraints have been removed from a</Highlight></CodeLine>
<Link id="l00744" /><CodeLine lineNumber="744"><Highlight kind="comment">  /// virtual register, for example after removing instructions or splitting</Highlight></CodeLine>
<Link id="l00745" /><CodeLine lineNumber="745"><Highlight kind="comment">  /// the live range.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00746" /><CodeLine lineNumber="746"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/#a2786870c4807261593ac11e734db2f76">recomputeRegClass</a>(<a href="/docs/api/classes/llvm/register">Register</a> <a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>);</Highlight></CodeLine>
<Link id="l00747" /><CodeLine lineNumber="747"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00748" /><CodeLine lineNumber="748"><Highlight kind="comment">  /// createVirtualRegister - Create and return a new virtual register in the</Highlight></CodeLine>
<Link id="l00749" /><CodeLine lineNumber="749"><Highlight kind="comment">  /// function with the specified register class.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00750" /><CodeLine lineNumber="750"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/register">Register</a> <a href="/docs/api/classes/llvm/machineregisterinfo/#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42;RegClass,</Highlight></CodeLine>
<Link id="l00751" /><CodeLine lineNumber="751"><Highlight kind="normal">                                 <a href="/docs/api/classes/llvm/stringref">StringRef</a> Name = </Highlight><Highlight kind="stringliteral">&quot;&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00752" /><CodeLine lineNumber="752"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00753" /><CodeLine lineNumber="753"><Highlight kind="comment">  /// All attributes(register class or bank and low-level type) a virtual</Highlight></CodeLine>
<Link id="l00754" /><CodeLine lineNumber="754"><Highlight kind="comment">  /// register can have.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00755" /><CodeLine lineNumber="755" lineLink="/docs/api/structs/llvm/machineregisterinfo/vregattrs"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">struct </Highlight><Highlight kind="normal"><a href="/docs/api/structs/llvm/machineregisterinfo/vregattrs">VRegAttrs</a> &#123;</Highlight></CodeLine>
<Link id="l00756" /><CodeLine lineNumber="756" lineLink="/docs/api/structs/llvm/machineregisterinfo/vregattrs/#a2352f26ad25623549ee3b0623858ae95"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/#a0f1def99add5e4273e839bf70f3e79ed">RegClassOrRegBank</a> <a href="/docs/api/structs/llvm/machineregisterinfo/vregattrs/#a2352f26ad25623549ee3b0623858ae95">RCOrRB</a>;</Highlight></CodeLine>
<Link id="l00757" /><CodeLine lineNumber="757" lineLink="/docs/api/structs/llvm/machineregisterinfo/vregattrs/#a00ae234cc56f2437d0aa645cecfb44d9"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/llt">LLT</a> <a href="/docs/api/structs/llvm/machineregisterinfo/vregattrs/#a00ae234cc56f2437d0aa645cecfb44d9">Ty</a>;</Highlight></CodeLine>
<Link id="l00758" /><CodeLine lineNumber="758"><Highlight kind="normal">  &#125;;</Highlight></CodeLine>
<Link id="l00759" /><CodeLine lineNumber="759"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00760" /><CodeLine lineNumber="760"><Highlight kind="comment">  /// Returns register class or bank and low level type of \\p Reg. Always safe</Highlight></CodeLine>
<Link id="l00761" /><CodeLine lineNumber="761"><Highlight kind="comment">  /// to use. Special values are returned when \\p Reg does not have some of the</Highlight></CodeLine>
<Link id="l00762" /><CodeLine lineNumber="762"><Highlight kind="comment">  /// attributes.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00763" /><CodeLine lineNumber="763" lineLink="/docs/api/classes/llvm/machineregisterinfo/#a1d657bbeeb927506546fd529ebb0784b"><Highlight kind="normal">  <a href="/docs/api/structs/llvm/machineregisterinfo/vregattrs">VRegAttrs</a> <a href="/docs/api/classes/llvm/machineregisterinfo/#a1d657bbeeb927506546fd529ebb0784b">getVRegAttrs</a>(<a href="/docs/api/classes/llvm/register">Register</a> <a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00764" /><CodeLine lineNumber="764"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> &#123;<a href="/docs/api/classes/llvm/machineregisterinfo/#a4fd10e1bf2e5ffae96be5b2cef4d17af">getRegClassOrRegBank</a>(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>), <a href="/docs/api/classes/llvm/machineregisterinfo/#a5dc0a32516ce31f495b440d47287028b">getType</a>(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)&#125;;</Highlight></CodeLine>
<Link id="l00765" /><CodeLine lineNumber="765"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00766" /><CodeLine lineNumber="766"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00767" /><CodeLine lineNumber="767"><Highlight kind="comment">  /// Create and return a new virtual register in the function with the</Highlight></CodeLine>
<Link id="l00768" /><CodeLine lineNumber="768"><Highlight kind="comment">  /// specified register attributes(register class or bank and low level type).</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00769" /><CodeLine lineNumber="769"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/register">Register</a> <a href="/docs/api/classes/llvm/machineregisterinfo/#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(VRegAttrs RegAttr, <a href="/docs/api/classes/llvm/stringref">StringRef</a> Name = </Highlight><Highlight kind="stringliteral">&quot;&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00770" /><CodeLine lineNumber="770"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00771" /><CodeLine lineNumber="771"><Highlight kind="comment">  /// Create and return a new virtual register in the function with the same</Highlight></CodeLine>
<Link id="l00772" /><CodeLine lineNumber="772"><Highlight kind="comment">  /// attributes as the given register.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00773" /><CodeLine lineNumber="773"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/register">Register</a> <a href="/docs/api/classes/llvm/machineregisterinfo/#ac27689339b95eeb89bc9e40aa1e394f9">cloneVirtualRegister</a>(<a href="/docs/api/classes/llvm/register">Register</a> VReg, <a href="/docs/api/classes/llvm/stringref">StringRef</a> Name = </Highlight><Highlight kind="stringliteral">&quot;&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00774" /><CodeLine lineNumber="774"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00775" /><CodeLine lineNumber="775"><Highlight kind="comment">  /// Get the low-level type of \\p Reg or LLT&#123;&#125; if Reg is not a generic</Highlight></CodeLine>
<Link id="l00776" /><CodeLine lineNumber="776"><Highlight kind="comment">  /// (target independent) virtual register.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00777" /><CodeLine lineNumber="777" lineLink="/docs/api/classes/llvm/machineregisterinfo/#a5dc0a32516ce31f495b440d47287028b"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/llt">LLT</a> <a href="/docs/api/classes/llvm/machineregisterinfo/#a5dc0a32516ce31f495b440d47287028b">getType</a>(<a href="/docs/api/classes/llvm/register">Register</a> <a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00778" /><CodeLine lineNumber="778"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>.isVirtual() &amp;&amp; VRegToType.inBounds(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>))</Highlight></CodeLine>
<Link id="l00779" /><CodeLine lineNumber="779"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> VRegToType&#91;<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>&#93;;</Highlight></CodeLine>
<Link id="l00780" /><CodeLine lineNumber="780"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/llt">LLT</a>&#123;&#125;;</Highlight></CodeLine>
<Link id="l00781" /><CodeLine lineNumber="781"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00782" /><CodeLine lineNumber="782"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00783" /><CodeLine lineNumber="783"><Highlight kind="comment">  /// Set the low-level type of \\p VReg to \\p Ty.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00784" /><CodeLine lineNumber="784"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/#a8d65688eb3408e2f26bf75b83a1b3448">setType</a>(<a href="/docs/api/classes/llvm/register">Register</a> VReg, <a href="/docs/api/classes/llvm/llt">LLT</a> Ty);</Highlight></CodeLine>
<Link id="l00785" /><CodeLine lineNumber="785"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00786" /><CodeLine lineNumber="786"><Highlight kind="comment">  /// Create and return a new generic virtual register with low-level</Highlight></CodeLine>
<Link id="l00787" /><CodeLine lineNumber="787"><Highlight kind="comment">  /// type \\p Ty.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00788" /><CodeLine lineNumber="788"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/register">Register</a> <a href="/docs/api/classes/llvm/machineregisterinfo/#a9694f2906cfe1d6d35bbe6742c67dff0">createGenericVirtualRegister</a>(<a href="/docs/api/classes/llvm/llt">LLT</a> Ty, <a href="/docs/api/classes/llvm/stringref">StringRef</a> Name = </Highlight><Highlight kind="stringliteral">&quot;&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00789" /><CodeLine lineNumber="789"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00790" /><CodeLine lineNumber="790"><Highlight kind="comment">  /// Remove all types associated to virtual registers (after instruction</Highlight></CodeLine>
<Link id="l00791" /><CodeLine lineNumber="791"><Highlight kind="comment">  /// selection and constraining of all generic virtual registers).</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00792" /><CodeLine lineNumber="792"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/#a99d53825c081045b4e59ed65576130ec">clearVirtRegTypes</a>();</Highlight></CodeLine>
<Link id="l00793" /><CodeLine lineNumber="793"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00794" /><CodeLine lineNumber="794"><Highlight kind="comment">  /// Creates a new virtual register that has no register class, register bank</Highlight></CodeLine>
<Link id="l00795" /><CodeLine lineNumber="795"><Highlight kind="comment">  /// or size assigned yet. This is only allowed to be used</Highlight></CodeLine>
<Link id="l00796" /><CodeLine lineNumber="796"><Highlight kind="comment">  /// temporarily while constructing machine instructions. Most operations are</Highlight></CodeLine>
<Link id="l00797" /><CodeLine lineNumber="797"><Highlight kind="comment">  /// undefined on an incomplete register until one of setRegClass(),</Highlight></CodeLine>
<Link id="l00798" /><CodeLine lineNumber="798"><Highlight kind="comment">  /// setRegBank() or setSize() has been called on it.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00799" /><CodeLine lineNumber="799"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/register">Register</a> <a href="/docs/api/classes/llvm/machineregisterinfo/#a7ed74de0e85d45f32fe8aca572f0c63d">createIncompleteVirtualRegister</a>(<a href="/docs/api/classes/llvm/stringref">StringRef</a> Name = </Highlight><Highlight kind="stringliteral">&quot;&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00800" /><CodeLine lineNumber="800"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00801" /><CodeLine lineNumber="801"><Highlight kind="comment">  /// getNumVirtRegs - Return the number of virtual registers created.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00802" /><CodeLine lineNumber="802" lineLink="/docs/api/classes/llvm/machineregisterinfo/#ae73582bbbc71758dcac70cd8c56210e4"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/#ae73582bbbc71758dcac70cd8c56210e4">getNumVirtRegs</a>()</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123; </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> VRegInfo.size(); &#125;</Highlight></CodeLine>
<Link id="l00803" /><CodeLine lineNumber="803"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00804" /><CodeLine lineNumber="804"><Highlight kind="comment">  /// clearVirtRegs - Remove all virtual registers (after physreg assignment).</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00805" /><CodeLine lineNumber="805"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/#a7e2e403e3e1f758b87c25302090c96c2">clearVirtRegs</a>();</Highlight></CodeLine>
<Link id="l00806" /><CodeLine lineNumber="806"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00807" /><CodeLine lineNumber="807"><Highlight kind="comment">  /// setRegAllocationHint - Specify a register allocation hint for the</Highlight></CodeLine>
<Link id="l00808" /><CodeLine lineNumber="808"><Highlight kind="comment">  /// specified virtual register. This is typically used by target, and in case</Highlight></CodeLine>
<Link id="l00809" /><CodeLine lineNumber="809"><Highlight kind="comment">  /// of an earlier hint it will be overwritten.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00810" /><CodeLine lineNumber="810" lineLink="/docs/api/classes/llvm/machineregisterinfo/#a8e27d94e24a9bc2d6c7d719bed9637e3"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/#a8e27d94e24a9bc2d6c7d719bed9637e3">setRegAllocationHint</a>(<a href="/docs/api/classes/llvm/register">Register</a> VReg, </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/type">Type</a>, <a href="/docs/api/classes/llvm/register">Register</a> PrefReg) &#123;</Highlight></CodeLine>
<Link id="l00811" /><CodeLine lineNumber="811"><Highlight kind="normal">    <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(VReg.<a href="/docs/api/classes/llvm/register/#ab203bbcbc320180b1da9e9a92ee0c784">isVirtual</a>());</Highlight></CodeLine>
<Link id="l00812" /><CodeLine lineNumber="812"><Highlight kind="normal">    RegAllocHints.<a href="/docs/api/classes/llvm/indexedmap/#a5e822b0690502a04b87125e63dbc8316">grow</a>(<a href="/docs/api/classes/llvm/register/#a1979c563289f871907832e419889f979">Register::index2VirtReg</a>(<a href="/docs/api/classes/llvm/machineregisterinfo/#ae73582bbbc71758dcac70cd8c56210e4">getNumVirtRegs</a>()));</Highlight></CodeLine>
<Link id="l00813" /><CodeLine lineNumber="813"><Highlight kind="normal">    RegAllocHints&#91;VReg&#93;.first  = <a href="/docs/api/classes/llvm/type">Type</a>;</Highlight></CodeLine>
<Link id="l00814" /><CodeLine lineNumber="814"><Highlight kind="normal">    RegAllocHints&#91;VReg&#93;.second.<a href="/docs/api/classes/llvm/indexedmap/#ac835fc191baf29fc0fd54d1c41146868">clear</a>();</Highlight></CodeLine>
<Link id="l00815" /><CodeLine lineNumber="815"><Highlight kind="normal">    RegAllocHints&#91;VReg&#93;.second.push&#95;back(PrefReg);</Highlight></CodeLine>
<Link id="l00816" /><CodeLine lineNumber="816"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00817" /><CodeLine lineNumber="817"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00818" /><CodeLine lineNumber="818"><Highlight kind="comment">  /// addRegAllocationHint - Add a register allocation hint to the hints</Highlight></CodeLine>
<Link id="l00819" /><CodeLine lineNumber="819"><Highlight kind="comment">  /// vector for VReg.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00820" /><CodeLine lineNumber="820" lineLink="/docs/api/classes/llvm/machineregisterinfo/#abc82dfed5cd6e963934d2d0f8d6e7272"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/#abc82dfed5cd6e963934d2d0f8d6e7272">addRegAllocationHint</a>(<a href="/docs/api/classes/llvm/register">Register</a> VReg, <a href="/docs/api/classes/llvm/register">Register</a> PrefReg) &#123;</Highlight></CodeLine>
<Link id="l00821" /><CodeLine lineNumber="821"><Highlight kind="normal">    <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(VReg.<a href="/docs/api/classes/llvm/register/#ab203bbcbc320180b1da9e9a92ee0c784">isVirtual</a>());</Highlight></CodeLine>
<Link id="l00822" /><CodeLine lineNumber="822"><Highlight kind="normal">    RegAllocHints.<a href="/docs/api/classes/llvm/indexedmap/#a5e822b0690502a04b87125e63dbc8316">grow</a>(<a href="/docs/api/classes/llvm/register/#a1979c563289f871907832e419889f979">Register::index2VirtReg</a>(<a href="/docs/api/classes/llvm/machineregisterinfo/#ae73582bbbc71758dcac70cd8c56210e4">getNumVirtRegs</a>()));</Highlight></CodeLine>
<Link id="l00823" /><CodeLine lineNumber="823"><Highlight kind="normal">    RegAllocHints&#91;VReg&#93;.second.push&#95;back(PrefReg);</Highlight></CodeLine>
<Link id="l00824" /><CodeLine lineNumber="824"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00825" /><CodeLine lineNumber="825"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00826" /><CodeLine lineNumber="826"><Highlight kind="comment">  /// Specify the preferred (target independent) register allocation hint for</Highlight></CodeLine>
<Link id="l00827" /><CodeLine lineNumber="827"><Highlight kind="comment">  /// the specified virtual register.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00828" /><CodeLine lineNumber="828" lineLink="/docs/api/classes/llvm/machineregisterinfo/#aa18b5ef8a2c55e42b08affe5d0323e12"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/#aa18b5ef8a2c55e42b08affe5d0323e12">setSimpleHint</a>(<a href="/docs/api/classes/llvm/register">Register</a> VReg, <a href="/docs/api/classes/llvm/register">Register</a> PrefReg) &#123;</Highlight></CodeLine>
<Link id="l00829" /><CodeLine lineNumber="829"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/machineregisterinfo/#a8e27d94e24a9bc2d6c7d719bed9637e3">setRegAllocationHint</a>(VReg, </Highlight><Highlight kind="comment">/&#42;Type=&#42;/</Highlight><Highlight kind="normal">0, PrefReg);</Highlight></CodeLine>
<Link id="l00830" /><CodeLine lineNumber="830"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00831" /><CodeLine lineNumber="831"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00832" /><CodeLine lineNumber="832" lineLink="/docs/api/classes/llvm/machineregisterinfo/#ada7156041a724bb8620c6fe72d241b09"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/#ada7156041a724bb8620c6fe72d241b09">clearSimpleHint</a>(<a href="/docs/api/classes/llvm/register">Register</a> VReg) &#123;</Highlight></CodeLine>
<Link id="l00833" /><CodeLine lineNumber="833"><Highlight kind="normal">    <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a> (!RegAllocHints&#91;VReg&#93;.first &amp;&amp;</Highlight></CodeLine>
<Link id="l00834" /><CodeLine lineNumber="834"><Highlight kind="normal">            </Highlight><Highlight kind="stringliteral">&quot;Expected to clear a non-target hint!&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00835" /><CodeLine lineNumber="835"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (RegAllocHints.<a href="/docs/api/classes/llvm/indexedmap/#add00e0965c4505d133b41bb4223e10e6">inBounds</a>(VReg))</Highlight></CodeLine>
<Link id="l00836" /><CodeLine lineNumber="836"><Highlight kind="normal">      RegAllocHints&#91;VReg&#93;.second.<a href="/docs/api/classes/llvm/indexedmap/#ac835fc191baf29fc0fd54d1c41146868">clear</a>();</Highlight></CodeLine>
<Link id="l00837" /><CodeLine lineNumber="837"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00838" /><CodeLine lineNumber="838"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00839" /><CodeLine lineNumber="839"><Highlight kind="comment">  /// getRegAllocationHint - Return the register allocation hint for the</Highlight></CodeLine>
<Link id="l00840" /><CodeLine lineNumber="840"><Highlight kind="comment">  /// specified virtual register. If there are many hints, this returns the</Highlight></CodeLine>
<Link id="l00841" /><CodeLine lineNumber="841"><Highlight kind="comment">  /// one with the greatest weight.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00842" /><CodeLine lineNumber="842" lineLink="/docs/api/classes/llvm/machineregisterinfo/#a8bc629292d5cf14604e9b35b42ac4706"><Highlight kind="normal">  std::pair&lt;unsigned, Register&gt; <a href="/docs/api/classes/llvm/machineregisterinfo/#a8bc629292d5cf14604e9b35b42ac4706">getRegAllocationHint</a>(<a href="/docs/api/classes/llvm/register">Register</a> VReg)</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00843" /><CodeLine lineNumber="843"><Highlight kind="normal">    <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(VReg.<a href="/docs/api/classes/llvm/register/#ab203bbcbc320180b1da9e9a92ee0c784">isVirtual</a>());</Highlight></CodeLine>
<Link id="l00844" /><CodeLine lineNumber="844"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (!RegAllocHints.<a href="/docs/api/classes/llvm/indexedmap/#add00e0965c4505d133b41bb4223e10e6">inBounds</a>(VReg))</Highlight></CodeLine>
<Link id="l00845" /><CodeLine lineNumber="845"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> &#123;0, <a href="/docs/api/files/lib/lib/transforms/lib/transforms/utils/mem2reg-cpp/#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a>()&#125;;</Highlight></CodeLine>
<Link id="l00846" /><CodeLine lineNumber="846"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/register">Register</a> BestHint = (RegAllocHints&#91;VReg.<a href="/docs/api/classes/llvm/register/#afcfb1380ec9ff3f6106193a6ea9313c6">id</a>()&#93;.second.<a href="/docs/api/classes/llvm/indexedmap/#a0ab3774b84ae7022216d40470cc59ecb">size</a>() ?</Highlight></CodeLine>
<Link id="l00847" /><CodeLine lineNumber="847"><Highlight kind="normal">                         RegAllocHints&#91;VReg.<a href="/docs/api/classes/llvm/register/#afcfb1380ec9ff3f6106193a6ea9313c6">id</a>()&#93;.second&#91;0&#93; : <a href="/docs/api/classes/llvm/register">Register</a>());</Highlight></CodeLine>
<Link id="l00848" /><CodeLine lineNumber="848"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> &#123;RegAllocHints&#91;VReg.<a href="/docs/api/classes/llvm/register/#afcfb1380ec9ff3f6106193a6ea9313c6">id</a>()&#93;.first, BestHint&#125;;</Highlight></CodeLine>
<Link id="l00849" /><CodeLine lineNumber="849"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00850" /><CodeLine lineNumber="850"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00851" /><CodeLine lineNumber="851"><Highlight kind="comment">  /// getSimpleHint - same as getRegAllocationHint except it will only return</Highlight></CodeLine>
<Link id="l00852" /><CodeLine lineNumber="852"><Highlight kind="comment">  /// a target independent hint.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00853" /><CodeLine lineNumber="853" lineLink="/docs/api/classes/llvm/machineregisterinfo/#a021a3cabd072c6984bf30b0f8a3fc0a6"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/register">Register</a> <a href="/docs/api/classes/llvm/machineregisterinfo/#a021a3cabd072c6984bf30b0f8a3fc0a6">getSimpleHint</a>(<a href="/docs/api/classes/llvm/register">Register</a> VReg)</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00854" /><CodeLine lineNumber="854"><Highlight kind="normal">    <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(VReg.<a href="/docs/api/classes/llvm/register/#ab203bbcbc320180b1da9e9a92ee0c784">isVirtual</a>());</Highlight></CodeLine>
<Link id="l00855" /><CodeLine lineNumber="855"><Highlight kind="normal">    std::pair&lt;unsigned, Register&gt; Hint = <a href="/docs/api/classes/llvm/machineregisterinfo/#a8bc629292d5cf14604e9b35b42ac4706">getRegAllocationHint</a>(VReg);</Highlight></CodeLine>
<Link id="l00856" /><CodeLine lineNumber="856"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> Hint.first ? <a href="/docs/api/files/lib/lib/transforms/lib/transforms/utils/mem2reg-cpp/#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a>() : Hint.second;</Highlight></CodeLine>
<Link id="l00857" /><CodeLine lineNumber="857"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00858" /><CodeLine lineNumber="858"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00859" /><CodeLine lineNumber="859"><Highlight kind="comment">  /// getRegAllocationHints - Return a reference to the vector of all</Highlight></CodeLine>
<Link id="l00860" /><CodeLine lineNumber="860"><Highlight kind="comment">  /// register allocation hints for VReg.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00861" /><CodeLine lineNumber="861"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> std::pair&lt;unsigned, SmallVector&lt;Register, 4&gt;&gt; &#42;</Highlight></CodeLine>
<Link id="l00862" /><CodeLine lineNumber="862" lineLink="/docs/api/classes/llvm/machineregisterinfo/#aae2826c4edd4248c272fa91a0a3e80f6"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/machineregisterinfo/#aae2826c4edd4248c272fa91a0a3e80f6">getRegAllocationHints</a>(<a href="/docs/api/classes/llvm/register">Register</a> VReg)</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00863" /><CodeLine lineNumber="863"><Highlight kind="normal">    <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(VReg.<a href="/docs/api/classes/llvm/register/#ab203bbcbc320180b1da9e9a92ee0c784">isVirtual</a>());</Highlight></CodeLine>
<Link id="l00864" /><CodeLine lineNumber="864"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> RegAllocHints.<a href="/docs/api/classes/llvm/indexedmap/#add00e0965c4505d133b41bb4223e10e6">inBounds</a>(VReg) ? &amp;RegAllocHints&#91;VReg&#93; : </Highlight><Highlight kind="keyword">nullptr</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00865" /><CodeLine lineNumber="865"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00866" /><CodeLine lineNumber="866"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00867" /><CodeLine lineNumber="867"><Highlight kind="comment">  /// markUsesInDebugValueAsUndef - Mark every DBG&#95;VALUE referencing the</Highlight></CodeLine>
<Link id="l00868" /><CodeLine lineNumber="868"><Highlight kind="comment">  /// specified register as undefined which causes the DBG&#95;VALUE to be</Highlight></CodeLine>
<Link id="l00869" /><CodeLine lineNumber="869"><Highlight kind="comment">  /// deleted during LiveDebugVariables analysis.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00870" /><CodeLine lineNumber="870"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/#a213df9204c030effa8d56a05564997a7">markUsesInDebugValueAsUndef</a>(<a href="/docs/api/classes/llvm/register">Register</a> <a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00871" /><CodeLine lineNumber="871"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00872" /><CodeLine lineNumber="872"><Highlight kind="comment">  /// updateDbgUsersToReg - Update a collection of debug instructions</Highlight></CodeLine>
<Link id="l00873" /><CodeLine lineNumber="873"><Highlight kind="comment">  /// to refer to the designated register.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00874" /><CodeLine lineNumber="874" lineLink="/docs/api/classes/llvm/machineregisterinfo/#af392a602d843857153b656823dad4d08"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/#af392a602d843857153b656823dad4d08">updateDbgUsersToReg</a>(<a href="/docs/api/classes/llvm/mcregister">MCRegister</a> OldReg, <a href="/docs/api/classes/llvm/mcregister">MCRegister</a> NewReg,</Highlight></CodeLine>
<Link id="l00875" /><CodeLine lineNumber="875"><Highlight kind="normal">                           <a href="/docs/api/classes/llvm/arrayref">ArrayRef&lt;MachineInstr &#42;&gt;</a> <a href="/docs/api/files/lib/lib/analysis/ivusers-cpp/#a4e5b9edb51eec9dbca592075eb64dfcb">Users</a>)</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00876" /><CodeLine lineNumber="876"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// If this operand is a register, check whether it overlaps with OldReg.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00877" /><CodeLine lineNumber="877"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// If it does, replace with NewReg.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00878" /><CodeLine lineNumber="878"><Highlight kind="normal">    </Highlight><Highlight kind="keyword">auto</Highlight><Highlight kind="normal"> UpdateOp = &#91;</Highlight><Highlight kind="keyword">this</Highlight><Highlight kind="normal">, &amp;NewReg, &amp;OldReg&#93;(<a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> &amp;<a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>) &#123;</Highlight></CodeLine>
<Link id="l00879" /><CodeLine lineNumber="879"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>.isReg() &amp;&amp;</Highlight></CodeLine>
<Link id="l00880" /><CodeLine lineNumber="880"><Highlight kind="normal">          <a href="/docs/api/classes/llvm/machineregisterinfo/#ab79ea5367e2539a9cca11f9db6f92c06">getTargetRegisterInfo</a>()-&gt;regsOverlap(<a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>.getReg(), OldReg))</Highlight></CodeLine>
<Link id="l00881" /><CodeLine lineNumber="881"><Highlight kind="normal">        <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>.setReg(NewReg);</Highlight></CodeLine>
<Link id="l00882" /><CodeLine lineNumber="882"><Highlight kind="normal">    &#125;;</Highlight></CodeLine>
<Link id="l00883" /><CodeLine lineNumber="883"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00884" /><CodeLine lineNumber="884"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// Iterate through (possibly several) operands to DBG&#95;VALUEs and update</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00885" /><CodeLine lineNumber="885"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// each. For DBG&#95;PHIs, only one operand will be present.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00886" /><CodeLine lineNumber="886"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">for</Highlight><Highlight kind="normal"> (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &#42;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> : <a href="/docs/api/files/lib/lib/analysis/ivusers-cpp/#a4e5b9edb51eec9dbca592075eb64dfcb">Users</a>) &#123;</Highlight></CodeLine>
<Link id="l00887" /><CodeLine lineNumber="887"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;isDebugValue()) &#123;</Highlight></CodeLine>
<Link id="l00888" /><CodeLine lineNumber="888"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">for</Highlight><Highlight kind="normal"> (</Highlight><Highlight kind="keyword">auto</Highlight><Highlight kind="normal"> &amp;<a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a> : <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;debug&#95;operands())</Highlight></CodeLine>
<Link id="l00889" /><CodeLine lineNumber="889"><Highlight kind="normal">          UpdateOp(<a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>);</Highlight></CodeLine>
<Link id="l00890" /><CodeLine lineNumber="890"><Highlight kind="normal">        <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;hasDebugOperandForReg(NewReg) &amp;&amp;</Highlight></CodeLine>
<Link id="l00891" /><CodeLine lineNumber="891"><Highlight kind="normal">               </Highlight><Highlight kind="stringliteral">&quot;Expected debug value to have some overlap with OldReg&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00892" /><CodeLine lineNumber="892"><Highlight kind="normal">      &#125; </Highlight><Highlight kind="keywordflow">else</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;isDebugPHI()) &#123;</Highlight></CodeLine>
<Link id="l00893" /><CodeLine lineNumber="893"><Highlight kind="normal">        UpdateOp(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOperand(0));</Highlight></CodeLine>
<Link id="l00894" /><CodeLine lineNumber="894"><Highlight kind="normal">      &#125; </Highlight><Highlight kind="keywordflow">else</Highlight><Highlight kind="normal"> &#123;</Highlight></CodeLine>
<Link id="l00895" /><CodeLine lineNumber="895"><Highlight kind="normal">        <a href="/docs/api/files/include/include/llvm/include/llvm/support/errorhandling-h/#ace243f5c25697a1107cce46626b3dc94">llvm&#95;unreachable</a>(</Highlight><Highlight kind="stringliteral">&quot;Non-DBG&#95;VALUE, Non-DBG&#95;PHI debug instr updated&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00896" /><CodeLine lineNumber="896"><Highlight kind="normal">      &#125;</Highlight></CodeLine>
<Link id="l00897" /><CodeLine lineNumber="897"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00898" /><CodeLine lineNumber="898"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00899" /><CodeLine lineNumber="899"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00900" /><CodeLine lineNumber="900"><Highlight kind="comment">  /// Return true if the specified register is modified in this function.</Highlight></CodeLine>
<Link id="l00901" /><CodeLine lineNumber="901"><Highlight kind="comment">  /// This checks that no defining machine operands exist for the register or</Highlight></CodeLine>
<Link id="l00902" /><CodeLine lineNumber="902"><Highlight kind="comment">  /// any of its aliases. Definitions found on functions marked noreturn are</Highlight></CodeLine>
<Link id="l00903" /><CodeLine lineNumber="903"><Highlight kind="comment">  /// ignored, to consider them pass &#39;true&#39; for optional parameter</Highlight></CodeLine>
<Link id="l00904" /><CodeLine lineNumber="904"><Highlight kind="comment">  /// SkipNoReturnDef. The register is also considered modified when it is set</Highlight></CodeLine>
<Link id="l00905" /><CodeLine lineNumber="905"><Highlight kind="comment">  /// in the UsedPhysRegMask.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00906" /><CodeLine lineNumber="906"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/#af2a209ffefa8ca1df76b99fe3c2e2cc4">isPhysRegModified</a>(<a href="/docs/api/classes/llvm/mcregister">MCRegister</a> PhysReg, </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> SkipNoReturnDef = </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00907" /><CodeLine lineNumber="907"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00908" /><CodeLine lineNumber="908"><Highlight kind="comment">  /// Return true if the specified register is modified or read in this</Highlight></CodeLine>
<Link id="l00909" /><CodeLine lineNumber="909"><Highlight kind="comment">  /// function. This checks that no machine operands exist for the register or</Highlight></CodeLine>
<Link id="l00910" /><CodeLine lineNumber="910"><Highlight kind="comment">  /// any of its aliases. If SkipRegMaskTest is false, the register is</Highlight></CodeLine>
<Link id="l00911" /><CodeLine lineNumber="911"><Highlight kind="comment">  /// considered used when it is set in the UsedPhysRegMask.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00912" /><CodeLine lineNumber="912"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/#afd23983bb9fb4af65e27b56cc506edbc">isPhysRegUsed</a>(<a href="/docs/api/classes/llvm/mcregister">MCRegister</a> PhysReg, </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> SkipRegMaskTest = </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00913" /><CodeLine lineNumber="913"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00914" /><CodeLine lineNumber="914"><Highlight kind="comment">  /// addPhysRegsUsedFromRegMask - Mark any registers not in RegMask as used.</Highlight></CodeLine>
<Link id="l00915" /><CodeLine lineNumber="915"><Highlight kind="comment">  /// This corresponds to the bit mask attached to register mask operands.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00916" /><CodeLine lineNumber="916" lineLink="/docs/api/classes/llvm/machineregisterinfo/#ac386aa863d0dc665f4b7da757f60054b"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/#ac386aa863d0dc665f4b7da757f60054b">addPhysRegsUsedFromRegMask</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> uint32&#95;t &#42;RegMask) &#123;</Highlight></CodeLine>
<Link id="l00917" /><CodeLine lineNumber="917"><Highlight kind="normal">    UsedPhysRegMask.setBitsNotInMask(RegMask);</Highlight></CodeLine>
<Link id="l00918" /><CodeLine lineNumber="918"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00919" /><CodeLine lineNumber="919"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00920" /><CodeLine lineNumber="920" lineLink="/docs/api/classes/llvm/machineregisterinfo/#a24866efe4b1cbbfe4532330064dbef04"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/bitvector">BitVector</a> &amp;<a href="/docs/api/classes/llvm/machineregisterinfo/#a24866efe4b1cbbfe4532330064dbef04">getUsedPhysRegsMask</a>()</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123; </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> UsedPhysRegMask; &#125;</Highlight></CodeLine>
<Link id="l00921" /><CodeLine lineNumber="921"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00922" /><CodeLine lineNumber="922"><Highlight kind="normal">  </Highlight><Highlight kind="comment">//===--------------------------------------------------------------------===//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00923" /><CodeLine lineNumber="923"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Reserved Register Info</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00924" /><CodeLine lineNumber="924"><Highlight kind="normal">  </Highlight><Highlight kind="comment">//===--------------------------------------------------------------------===//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00925" /><CodeLine lineNumber="925"><Highlight kind="normal">  </Highlight><Highlight kind="comment">//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00926" /><CodeLine lineNumber="926"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// The set of reserved registers must be invariant during register</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00927" /><CodeLine lineNumber="927"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// allocation.  For example, the target cannot suddenly decide it needs a</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00928" /><CodeLine lineNumber="928"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// frame pointer when the register allocator has already used the frame</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00929" /><CodeLine lineNumber="929"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// pointer register for something else.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00930" /><CodeLine lineNumber="930"><Highlight kind="normal">  </Highlight><Highlight kind="comment">//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00931" /><CodeLine lineNumber="931"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// These methods can be used by target hooks like hasFP() to avoid changing</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00932" /><CodeLine lineNumber="932"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// the reserved register set during register allocation.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00933" /><CodeLine lineNumber="933"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00934" /><CodeLine lineNumber="934"><Highlight kind="comment">  /// freezeReservedRegs - Called by the register allocator to freeze the set</Highlight></CodeLine>
<Link id="l00935" /><CodeLine lineNumber="935"><Highlight kind="comment">  /// of reserved registers before allocation begins.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00936" /><CodeLine lineNumber="936"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/#a30815e557d36373557a052fbf84263c7">freezeReservedRegs</a>();</Highlight></CodeLine>
<Link id="l00937" /><CodeLine lineNumber="937"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00938" /><CodeLine lineNumber="938"><Highlight kind="comment">  /// reserveReg -- Mark a register as reserved so checks like isAllocatable </Highlight></CodeLine>
<Link id="l00939" /><CodeLine lineNumber="939"><Highlight kind="comment">  /// will not suggest using it. This should not be used during the middle</Highlight></CodeLine>
<Link id="l00940" /><CodeLine lineNumber="940"><Highlight kind="comment">  /// of a function walk, or when liveness info is available.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00941" /><CodeLine lineNumber="941" lineLink="/docs/api/classes/llvm/machineregisterinfo/#ab490792bb2387856aeb83267a1bd55d2"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/#ab490792bb2387856aeb83267a1bd55d2">reserveReg</a>(<a href="/docs/api/classes/llvm/mcregister">MCRegister</a> PhysReg, </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/targetregisterinfo">TargetRegisterInfo</a> &#42;<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) &#123;</Highlight></CodeLine>
<Link id="l00942" /><CodeLine lineNumber="942"><Highlight kind="normal">    <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a href="/docs/api/classes/llvm/machineregisterinfo/#a5ecfe2828dd348fc0b23c8d1d73c4b75">reservedRegsFrozen</a>() &amp;&amp;</Highlight></CodeLine>
<Link id="l00943" /><CodeLine lineNumber="943"><Highlight kind="normal">           </Highlight><Highlight kind="stringliteral">&quot;Reserved registers haven&#39;t been frozen yet. &quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00944" /><CodeLine lineNumber="944"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/mcregaliasiterator">MCRegAliasIterator</a> R(PhysReg, <a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, </Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00945" /><CodeLine lineNumber="945"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00946" /><CodeLine lineNumber="946"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">for</Highlight><Highlight kind="normal"> (; R.isValid(); ++R)</Highlight></CodeLine>
<Link id="l00947" /><CodeLine lineNumber="947"><Highlight kind="normal">      ReservedRegs.set((&#42;R).id());</Highlight></CodeLine>
<Link id="l00948" /><CodeLine lineNumber="948"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00949" /><CodeLine lineNumber="949"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00950" /><CodeLine lineNumber="950"><Highlight kind="comment">  /// reservedRegsFrozen - Returns true after freezeReservedRegs() was called</Highlight></CodeLine>
<Link id="l00951" /><CodeLine lineNumber="951"><Highlight kind="comment">  /// to ensure the set of reserved registers stays constant.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00952" /><CodeLine lineNumber="952" lineLink="/docs/api/classes/llvm/machineregisterinfo/#a5ecfe2828dd348fc0b23c8d1d73c4b75"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/#a5ecfe2828dd348fc0b23c8d1d73c4b75">reservedRegsFrozen</a>()</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00953" /><CodeLine lineNumber="953"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> !ReservedRegs.empty();</Highlight></CodeLine>
<Link id="l00954" /><CodeLine lineNumber="954"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00955" /><CodeLine lineNumber="955"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00956" /><CodeLine lineNumber="956"><Highlight kind="comment">  /// canReserveReg - Returns true if PhysReg can be used as a reserved</Highlight></CodeLine>
<Link id="l00957" /><CodeLine lineNumber="957"><Highlight kind="comment">  /// register.  Any register can be reserved before freezeReservedRegs() is</Highlight></CodeLine>
<Link id="l00958" /><CodeLine lineNumber="958"><Highlight kind="comment">  /// called.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00959" /><CodeLine lineNumber="959" lineLink="/docs/api/classes/llvm/machineregisterinfo/#a96bb3ab76b2a615f1fac4fdb8105095a"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/#a96bb3ab76b2a615f1fac4fdb8105095a">canReserveReg</a>(<a href="/docs/api/classes/llvm/mcregister">MCRegister</a> PhysReg)</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00960" /><CodeLine lineNumber="960"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> !<a href="/docs/api/classes/llvm/machineregisterinfo/#a5ecfe2828dd348fc0b23c8d1d73c4b75">reservedRegsFrozen</a>() || ReservedRegs.test(PhysReg.<a href="/docs/api/classes/llvm/mcregister/#af8403cc977c65b910e618ebcb6a12c32">id</a>());</Highlight></CodeLine>
<Link id="l00961" /><CodeLine lineNumber="961"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00962" /><CodeLine lineNumber="962"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00963" /><CodeLine lineNumber="963"><Highlight kind="comment">  /// getReservedRegs - Returns a reference to the frozen set of reserved</Highlight></CodeLine>
<Link id="l00964" /><CodeLine lineNumber="964"><Highlight kind="comment">  /// registers. This method should always be preferred to calling</Highlight></CodeLine>
<Link id="l00965" /><CodeLine lineNumber="965"><Highlight kind="comment">  /// TRI::getReservedRegs() when possible.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00966" /><CodeLine lineNumber="966" lineLink="/docs/api/classes/llvm/machineregisterinfo/#a5a78e01b4db3aacb72ddc22debed3269"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/bitvector">BitVector</a> &amp;<a href="/docs/api/classes/llvm/machineregisterinfo/#a5a78e01b4db3aacb72ddc22debed3269">getReservedRegs</a>()</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00967" /><CodeLine lineNumber="967"><Highlight kind="normal">    <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a href="/docs/api/classes/llvm/machineregisterinfo/#a5ecfe2828dd348fc0b23c8d1d73c4b75">reservedRegsFrozen</a>() &amp;&amp;</Highlight></CodeLine>
<Link id="l00968" /><CodeLine lineNumber="968"><Highlight kind="normal">           </Highlight><Highlight kind="stringliteral">&quot;Reserved registers haven&#39;t been frozen yet. &quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00969" /><CodeLine lineNumber="969"><Highlight kind="normal">           </Highlight><Highlight kind="stringliteral">&quot;Use TRI::getReservedRegs().&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00970" /><CodeLine lineNumber="970"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> ReservedRegs;</Highlight></CodeLine>
<Link id="l00971" /><CodeLine lineNumber="971"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00972" /><CodeLine lineNumber="972"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00973" /><CodeLine lineNumber="973"><Highlight kind="comment">  /// isReserved - Returns true when PhysReg is a reserved register.</Highlight></CodeLine>
<Link id="l00974" /><CodeLine lineNumber="974"><Highlight kind="comment">  ///</Highlight></CodeLine>
<Link id="l00975" /><CodeLine lineNumber="975"><Highlight kind="comment">  /// Reserved registers may belong to an allocatable register class, but the</Highlight></CodeLine>
<Link id="l00976" /><CodeLine lineNumber="976"><Highlight kind="comment">  /// target has explicitly requested that they are not used.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00977" /><CodeLine lineNumber="977" lineLink="/docs/api/classes/llvm/machineregisterinfo/#a53ca7cff9e929ba372da9780fdd44b02"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/#a53ca7cff9e929ba372da9780fdd44b02">isReserved</a>(<a href="/docs/api/classes/llvm/mcregister">MCRegister</a> PhysReg)</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00978" /><CodeLine lineNumber="978"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/#a5a78e01b4db3aacb72ddc22debed3269">getReservedRegs</a>().<a href="/docs/api/classes/llvm/bitvector/#a15d63c566878e964c19139b2c76c0dab">test</a>(PhysReg.<a href="/docs/api/classes/llvm/mcregister/#af8403cc977c65b910e618ebcb6a12c32">id</a>());</Highlight></CodeLine>
<Link id="l00979" /><CodeLine lineNumber="979"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00980" /><CodeLine lineNumber="980"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00981" /><CodeLine lineNumber="981"><Highlight kind="comment">  /// Returns true when the given register unit is considered reserved.</Highlight></CodeLine>
<Link id="l00982" /><CodeLine lineNumber="982"><Highlight kind="comment">  ///</Highlight></CodeLine>
<Link id="l00983" /><CodeLine lineNumber="983"><Highlight kind="comment">  /// Register units are considered reserved when for at least one of their</Highlight></CodeLine>
<Link id="l00984" /><CodeLine lineNumber="984"><Highlight kind="comment">  /// root registers, the root register and all super registers are reserved.</Highlight></CodeLine>
<Link id="l00985" /><CodeLine lineNumber="985"><Highlight kind="comment">  /// This currently iterates the register hierarchy and may be slower than</Highlight></CodeLine>
<Link id="l00986" /><CodeLine lineNumber="986"><Highlight kind="comment">  /// expected.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00987" /><CodeLine lineNumber="987"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/#ada7de8e2cf4949a58445f955d4d98caa">isReservedRegUnit</a>(</Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Unit) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00988" /><CodeLine lineNumber="988"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00989" /><CodeLine lineNumber="989"><Highlight kind="comment">  /// isAllocatable - Returns true when PhysReg belongs to an allocatable</Highlight></CodeLine>
<Link id="l00990" /><CodeLine lineNumber="990"><Highlight kind="comment">  /// register class and it hasn&#39;t been reserved.</Highlight></CodeLine>
<Link id="l00991" /><CodeLine lineNumber="991"><Highlight kind="comment">  ///</Highlight></CodeLine>
<Link id="l00992" /><CodeLine lineNumber="992"><Highlight kind="comment">  /// Allocatable registers may show up in the allocation order of some virtual</Highlight></CodeLine>
<Link id="l00993" /><CodeLine lineNumber="993"><Highlight kind="comment">  /// register, so a register allocator needs to track its liveness and</Highlight></CodeLine>
<Link id="l00994" /><CodeLine lineNumber="994"><Highlight kind="comment">  /// availability.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00995" /><CodeLine lineNumber="995" lineLink="/docs/api/classes/llvm/machineregisterinfo/#a7f39116ef8979cff64ea1c666228e7d9"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/#a7f39116ef8979cff64ea1c666228e7d9">isAllocatable</a>(<a href="/docs/api/classes/llvm/mcregister">MCRegister</a> PhysReg)</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00996" /><CodeLine lineNumber="996"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/#ab79ea5367e2539a9cca11f9db6f92c06">getTargetRegisterInfo</a>()-&gt;<a href="/docs/api/classes/llvm/targetregisterinfo/#af2f8f83c931fa084058914c65af13984">isInAllocatableClass</a>(PhysReg) &amp;&amp;</Highlight></CodeLine>
<Link id="l00997" /><CodeLine lineNumber="997"><Highlight kind="normal">      !<a href="/docs/api/classes/llvm/machineregisterinfo/#a53ca7cff9e929ba372da9780fdd44b02">isReserved</a>(PhysReg);</Highlight></CodeLine>
<Link id="l00998" /><CodeLine lineNumber="998"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00999" /><CodeLine lineNumber="999"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01000" /><CodeLine lineNumber="1000"><Highlight kind="normal">  </Highlight><Highlight kind="comment">//===--------------------------------------------------------------------===//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01001" /><CodeLine lineNumber="1001"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// LiveIn Management</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01002" /><CodeLine lineNumber="1002"><Highlight kind="normal">  </Highlight><Highlight kind="comment">//===--------------------------------------------------------------------===//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01003" /><CodeLine lineNumber="1003"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l01004" /><CodeLine lineNumber="1004"><Highlight kind="comment">  /// addLiveIn - Add the specified register as a live-in.  Note that it</Highlight></CodeLine>
<Link id="l01005" /><CodeLine lineNumber="1005"><Highlight kind="comment">  /// is an error to add the same register to the same set more than once.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01006" /><CodeLine lineNumber="1006" lineLink="/docs/api/classes/llvm/machineregisterinfo/#ac889107f09b05137fd5964343a935a6c"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/#ac889107f09b05137fd5964343a935a6c">addLiveIn</a>(<a href="/docs/api/classes/llvm/mcregister">MCRegister</a> <a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a href="/docs/api/classes/llvm/register">Register</a> vreg = <a href="/docs/api/files/lib/lib/transforms/lib/transforms/utils/mem2reg-cpp/#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a>()) &#123;</Highlight></CodeLine>
<Link id="l01007" /><CodeLine lineNumber="1007"><Highlight kind="normal">    LiveIns.push&#95;back(std::make&#95;pair(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, vreg));</Highlight></CodeLine>
<Link id="l01008" /><CodeLine lineNumber="1008"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l01009" /><CodeLine lineNumber="1009"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01010" /><CodeLine lineNumber="1010"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Iteration support for the live-ins set.  It&#39;s kept in sorted order</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01011" /><CodeLine lineNumber="1011"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// by register number.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01012" /><CodeLine lineNumber="1012" lineLink="/docs/api/classes/llvm/machineregisterinfo/#a66c7b5ec2dee232169364913334f125c"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">using </Highlight><Highlight kind="normal"><a href="/docs/api/classes/llvm/machineregisterinfo/#a66c7b5ec2dee232169364913334f125c">livein&#95;iterator</a> =</Highlight></CodeLine>
<Link id="l01013" /><CodeLine lineNumber="1013"><Highlight kind="normal">      std::vector&lt;std::pair&lt;MCRegister,Register&gt;&gt;<a href="/docs/api/classes/llvm/smallvectorimpl">::const&#95;iterator</a>;</Highlight></CodeLine>
<Link id="l01014" /><CodeLine lineNumber="1014" lineLink="/docs/api/classes/llvm/machineregisterinfo/#ade38103c28d56389d7848497aae70bba"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/machineregisterinfo/#a66c7b5ec2dee232169364913334f125c">livein&#95;iterator</a> <a href="/docs/api/classes/llvm/machineregisterinfo/#ade38103c28d56389d7848497aae70bba">livein&#95;begin</a>()</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123; </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> LiveIns.begin(); &#125;</Highlight></CodeLine>
<Link id="l01015" /><CodeLine lineNumber="1015" lineLink="/docs/api/classes/llvm/machineregisterinfo/#aa5c135f0c45228e88b1927c069fc1d88"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/machineregisterinfo/#a66c7b5ec2dee232169364913334f125c">livein&#95;iterator</a> <a href="/docs/api/classes/llvm/machineregisterinfo/#aa5c135f0c45228e88b1927c069fc1d88">livein&#95;end</a>()</Highlight><Highlight kind="keyword">   const </Highlight><Highlight kind="normal">&#123; </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> LiveIns.end(); &#125;</Highlight></CodeLine>
<Link id="l01016" /><CodeLine lineNumber="1016" lineLink="/docs/api/classes/llvm/machineregisterinfo/#a1c9eecf2b6aa6f212610a87813955328"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal">            <a href="/docs/api/classes/llvm/machineregisterinfo/#a1c9eecf2b6aa6f212610a87813955328">livein&#95;empty</a>()</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123; </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> LiveIns.empty(); &#125;</Highlight></CodeLine>
<Link id="l01017" /><CodeLine lineNumber="1017"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01018" /><CodeLine lineNumber="1018" lineLink="/docs/api/classes/llvm/machineregisterinfo/#a74c5924111ebe86dd174fe793a52f327"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/arrayref">ArrayRef&lt;std::pair&lt;MCRegister, Register&gt;</a>&gt; <a href="/docs/api/classes/llvm/machineregisterinfo/#a74c5924111ebe86dd174fe793a52f327">liveins</a>()</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l01019" /><CodeLine lineNumber="1019"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> LiveIns;</Highlight></CodeLine>
<Link id="l01020" /><CodeLine lineNumber="1020"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l01021" /><CodeLine lineNumber="1021"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01022" /><CodeLine lineNumber="1022"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/#a640f34062e7189756ce67e60d5dfd629">isLiveIn</a>(<a href="/docs/api/classes/llvm/register">Register</a> <a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01023" /><CodeLine lineNumber="1023"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l01024" /><CodeLine lineNumber="1024"><Highlight kind="comment">  /// getLiveInPhysReg - If VReg is a live-in virtual register, return the</Highlight></CodeLine>
<Link id="l01025" /><CodeLine lineNumber="1025"><Highlight kind="comment">  /// corresponding live-in physical register.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01026" /><CodeLine lineNumber="1026"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/mcregister">MCRegister</a> <a href="/docs/api/classes/llvm/machineregisterinfo/#a8826883c66d420e0b7a9dd216eeaa388">getLiveInPhysReg</a>(<a href="/docs/api/classes/llvm/register">Register</a> VReg) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01027" /><CodeLine lineNumber="1027"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l01028" /><CodeLine lineNumber="1028"><Highlight kind="comment">  /// getLiveInVirtReg - If PReg is a live-in physical register, return the</Highlight></CodeLine>
<Link id="l01029" /><CodeLine lineNumber="1029"><Highlight kind="comment">  /// corresponding live-in virtual register.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01030" /><CodeLine lineNumber="1030"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/register">Register</a> <a href="/docs/api/classes/llvm/machineregisterinfo/#a9cc1aea4b14234362915bdb5c776573f">getLiveInVirtReg</a>(<a href="/docs/api/classes/llvm/mcregister">MCRegister</a> PReg) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01031" /><CodeLine lineNumber="1031"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l01032" /><CodeLine lineNumber="1032"><Highlight kind="comment">  /// EmitLiveInCopies - Emit copies to initialize livein virtual registers</Highlight></CodeLine>
<Link id="l01033" /><CodeLine lineNumber="1033"><Highlight kind="comment">  /// into the given entry block.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01034" /><CodeLine lineNumber="1034"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/#a44ddc08d3e0ee02a2a8fb36fb4c8ac18">EmitLiveInCopies</a>(<a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42;EntryMBB,</Highlight></CodeLine>
<Link id="l01035" /><CodeLine lineNumber="1035"><Highlight kind="normal">                        </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/targetregisterinfo">TargetRegisterInfo</a> &amp;<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</Highlight></CodeLine>
<Link id="l01036" /><CodeLine lineNumber="1036"><Highlight kind="normal">                        </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/targetinstrinfo">TargetInstrInfo</a> &amp;<a href="/docs/api/files/lib/lib/target/lib/target/hexagon/hexagoncopytocombine-cpp/#a1d40004718218dbdf06b496766299101">TII</a>);</Highlight></CodeLine>
<Link id="l01037" /><CodeLine lineNumber="1037"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l01038" /><CodeLine lineNumber="1038"><Highlight kind="comment">  /// Returns a mask covering all bits that can appear in lane masks of</Highlight></CodeLine>
<Link id="l01039" /><CodeLine lineNumber="1039"><Highlight kind="comment">  /// subregisters of the virtual register @p Reg.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01040" /><CodeLine lineNumber="1040"><Highlight kind="normal">  <a href="/docs/api/structs/llvm/lanebitmask">LaneBitmask</a> <a href="/docs/api/classes/llvm/machineregisterinfo/#ab7e720f69b70ef3973d672936a9fa0ec">getMaxLaneMaskForVReg</a>(<a href="/docs/api/classes/llvm/register">Register</a> <a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01041" /><CodeLine lineNumber="1041"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l01042" /><CodeLine lineNumber="1042"><Highlight kind="comment">  /// defusechain&#95;iterator - This class provides iterator support for machine</Highlight></CodeLine>
<Link id="l01043" /><CodeLine lineNumber="1043"><Highlight kind="comment">  /// operands in the function that use or define a specific register.  If</Highlight></CodeLine>
<Link id="l01044" /><CodeLine lineNumber="1044"><Highlight kind="comment">  /// ReturnUses is true it returns uses of registers, if ReturnDefs is true it</Highlight></CodeLine>
<Link id="l01045" /><CodeLine lineNumber="1045"><Highlight kind="comment">  /// returns defs.  If neither are true then you are silly and it always</Highlight></CodeLine>
<Link id="l01046" /><CodeLine lineNumber="1046"><Highlight kind="comment">  /// returns end().  If SkipDebug is true it skips uses marked Debug</Highlight></CodeLine>
<Link id="l01047" /><CodeLine lineNumber="1047"><Highlight kind="comment">  /// when incrementing.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01048" /><CodeLine lineNumber="1048"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">template</Highlight><Highlight kind="normal"> &lt;</Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> ReturnUses, </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> ReturnDefs, </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> SkipDebug, </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> ByOperand,</Highlight></CodeLine>
<Link id="l01049" /><CodeLine lineNumber="1049"><Highlight kind="normal">            </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> ByInstr, </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> ByBundle&gt;</Highlight></CodeLine>
<Link id="l01050" /><CodeLine lineNumber="1050" lineLink="/docs/api/classes/llvm/machineregisterinfo/defusechain-iterator"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">class </Highlight><Highlight kind="normal"><a href="/docs/api/classes/llvm/machineregisterinfo/defusechain-iterator/#a7956d1507f8850200f8824ec616c25eb">defusechain&#95;iterator</a> &#123;</Highlight></CodeLine>
<Link id="l01051" /><CodeLine lineNumber="1051" lineLink="/docs/api/classes/llvm/machineregisterinfo/defusechain-iterator/#ae42703e0d4c147a9765234011797f5dd"><Highlight kind="normal">    </Highlight><Highlight kind="keyword">friend</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">class </Highlight><Highlight kind="normal"><a href="/docs/api/classes/llvm/machineregisterinfo/defusechain-iterator/#ae42703e0d4c147a9765234011797f5dd">MachineRegisterInfo</a>;</Highlight></CodeLine>
<Link id="l01052" /><CodeLine lineNumber="1052"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01053" /><CodeLine lineNumber="1053"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">public</Highlight><Highlight kind="normal">:</Highlight></CodeLine>
<Link id="l01054" /><CodeLine lineNumber="1054" lineLink="/docs/api/classes/llvm/machineregisterinfo/defusechain-iterator/#adcedd50d9f0def6bd01fedf5d14dd423"><Highlight kind="normal">    </Highlight><Highlight kind="keyword">using </Highlight><Highlight kind="normal"><a href="/docs/api/classes/llvm/machineregisterinfo/defusechain-iterator/#adcedd50d9f0def6bd01fedf5d14dd423">iterator&#95;category</a> = std::forward&#95;iterator&#95;tag;</Highlight></CodeLine>
<Link id="l01055" /><CodeLine lineNumber="1055" lineLink="/docs/api/classes/llvm/machineregisterinfo/defusechain-iterator/#a39fc6e380c8a9f9dc83b9e59402e045a"><Highlight kind="normal">    </Highlight><Highlight kind="keyword">using </Highlight><Highlight kind="normal"><a href="/docs/api/classes/llvm/machineregisterinfo/defusechain-iterator/#a39fc6e380c8a9f9dc83b9e59402e045a">value&#95;type</a> = <a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a>;</Highlight></CodeLine>
<Link id="l01056" /><CodeLine lineNumber="1056" lineLink="/docs/api/classes/llvm/machineregisterinfo/defusechain-iterator/#a985f97e1670c4fc4d98be290f374537c"><Highlight kind="normal">    </Highlight><Highlight kind="keyword">using </Highlight><Highlight kind="normal"><a href="/docs/api/classes/llvm/machineregisterinfo/defusechain-iterator/#a985f97e1670c4fc4d98be290f374537c">difference&#95;type</a> = std::ptrdiff&#95;t;</Highlight></CodeLine>
<Link id="l01057" /><CodeLine lineNumber="1057" lineLink="/docs/api/classes/llvm/machineregisterinfo/defusechain-iterator/#aed63bf62a2f6730886d46734b6815946"><Highlight kind="normal">    </Highlight><Highlight kind="keyword">using </Highlight><Highlight kind="normal"><a href="/docs/api/classes/llvm/machineregisterinfo/defusechain-iterator/#aed63bf62a2f6730886d46734b6815946">pointer</a> = <a href="/docs/api/classes/llvm/machineregisterinfo/defusechain-iterator/#a39fc6e380c8a9f9dc83b9e59402e045a">value&#95;type</a> &#42;;</Highlight></CodeLine>
<Link id="l01058" /><CodeLine lineNumber="1058" lineLink="/docs/api/classes/llvm/machineregisterinfo/defusechain-iterator/#abff4e478a107ac1567d133fc2deb7f97"><Highlight kind="normal">    </Highlight><Highlight kind="keyword">using </Highlight><Highlight kind="normal"><a href="/docs/api/classes/llvm/machineregisterinfo/defusechain-iterator/#abff4e478a107ac1567d133fc2deb7f97">reference</a> = <a href="/docs/api/classes/llvm/machineregisterinfo/defusechain-iterator/#a39fc6e380c8a9f9dc83b9e59402e045a">value&#95;type</a> &amp;;</Highlight></CodeLine>
<Link id="l01059" /><CodeLine lineNumber="1059"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01060" /><CodeLine lineNumber="1060"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">private</Highlight><Highlight kind="normal">:</Highlight></CodeLine>
<Link id="l01061" /><CodeLine lineNumber="1061"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> &#42;Op = </Highlight><Highlight kind="keyword">nullptr</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01062" /><CodeLine lineNumber="1062"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01063" /><CodeLine lineNumber="1063"><Highlight kind="normal">    </Highlight><Highlight kind="keyword">explicit</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/defusechain-iterator/#a7956d1507f8850200f8824ec616c25eb">defusechain&#95;iterator</a>(<a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> &#42;<a href="/docs/api/files/lib/lib/target/lib/target/hexagon/hexagonbittracker-cpp/#a0ee73ba17c3a2cb54752905e99d77357">op</a>) : Op(<a href="/docs/api/files/lib/lib/target/lib/target/hexagon/hexagonbittracker-cpp/#a0ee73ba17c3a2cb54752905e99d77357">op</a>) &#123;</Highlight></CodeLine>
<Link id="l01064" /><CodeLine lineNumber="1064"><Highlight kind="normal">      </Highlight><Highlight kind="comment">// If the first node isn&#39;t one we&#39;re interested in, advance to one that</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01065" /><CodeLine lineNumber="1065"><Highlight kind="normal">      </Highlight><Highlight kind="comment">// we are interested in.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01066" /><CodeLine lineNumber="1066"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="/docs/api/files/lib/lib/target/lib/target/hexagon/hexagonbittracker-cpp/#a0ee73ba17c3a2cb54752905e99d77357">op</a>) &#123;</Highlight></CodeLine>
<Link id="l01067" /><CodeLine lineNumber="1067"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> ((!ReturnUses &amp;&amp; <a href="/docs/api/files/lib/lib/target/lib/target/hexagon/hexagonbittracker-cpp/#a0ee73ba17c3a2cb54752905e99d77357">op</a>-&gt;isUse()) ||</Highlight></CodeLine>
<Link id="l01068" /><CodeLine lineNumber="1068"><Highlight kind="normal">            (!ReturnDefs &amp;&amp; <a href="/docs/api/files/lib/lib/target/lib/target/hexagon/hexagonbittracker-cpp/#a0ee73ba17c3a2cb54752905e99d77357">op</a>-&gt;isDef()) ||</Highlight></CodeLine>
<Link id="l01069" /><CodeLine lineNumber="1069"><Highlight kind="normal">            (SkipDebug &amp;&amp; <a href="/docs/api/files/lib/lib/target/lib/target/hexagon/hexagonbittracker-cpp/#a0ee73ba17c3a2cb54752905e99d77357">op</a>-&gt;isDebug()))</Highlight></CodeLine>
<Link id="l01070" /><CodeLine lineNumber="1070"><Highlight kind="normal">          advance();</Highlight></CodeLine>
<Link id="l01071" /><CodeLine lineNumber="1071"><Highlight kind="normal">      &#125;</Highlight></CodeLine>
<Link id="l01072" /><CodeLine lineNumber="1072"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l01073" /><CodeLine lineNumber="1073"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01074" /><CodeLine lineNumber="1074"><Highlight kind="normal">    </Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> advance() &#123;</Highlight></CodeLine>
<Link id="l01075" /><CodeLine lineNumber="1075"><Highlight kind="normal">      <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a> &amp;&amp; </Highlight><Highlight kind="stringliteral">&quot;Cannot increment end iterator!&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l01076" /><CodeLine lineNumber="1076"><Highlight kind="normal">      <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a> = getNextOperandForReg(<a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>);</Highlight></CodeLine>
<Link id="l01077" /><CodeLine lineNumber="1077"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01078" /><CodeLine lineNumber="1078"><Highlight kind="normal">      </Highlight><Highlight kind="comment">// All defs come before the uses, so stop def&#95;iterator early.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01079" /><CodeLine lineNumber="1079"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (!ReturnUses) &#123;</Highlight></CodeLine>
<Link id="l01080" /><CodeLine lineNumber="1080"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>) &#123;</Highlight></CodeLine>
<Link id="l01081" /><CodeLine lineNumber="1081"><Highlight kind="normal">          </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>-&gt;isUse())</Highlight></CodeLine>
<Link id="l01082" /><CodeLine lineNumber="1082"><Highlight kind="normal">            <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a> = </Highlight><Highlight kind="keyword">nullptr</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01083" /><CodeLine lineNumber="1083"><Highlight kind="normal">          </Highlight><Highlight kind="keywordflow">else</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01084" /><CodeLine lineNumber="1084"><Highlight kind="normal">            <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!<a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>-&gt;isDebug() &amp;&amp; </Highlight><Highlight kind="stringliteral">&quot;Can&#39;t have debug defs&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l01085" /><CodeLine lineNumber="1085"><Highlight kind="normal">        &#125;</Highlight></CodeLine>
<Link id="l01086" /><CodeLine lineNumber="1086"><Highlight kind="normal">      &#125; </Highlight><Highlight kind="keywordflow">else</Highlight><Highlight kind="normal"> &#123;</Highlight></CodeLine>
<Link id="l01087" /><CodeLine lineNumber="1087"><Highlight kind="normal">        </Highlight><Highlight kind="comment">// If this is an operand we don&#39;t care about, skip it.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01088" /><CodeLine lineNumber="1088"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">while</Highlight><Highlight kind="normal"> (<a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a> &amp;&amp; ((!ReturnDefs &amp;&amp; <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>-&gt;isDef()) ||</Highlight></CodeLine>
<Link id="l01089" /><CodeLine lineNumber="1089"><Highlight kind="normal">                      (SkipDebug &amp;&amp; <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>-&gt;isDebug())))</Highlight></CodeLine>
<Link id="l01090" /><CodeLine lineNumber="1090"><Highlight kind="normal">          <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a> = getNextOperandForReg(<a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>);</Highlight></CodeLine>
<Link id="l01091" /><CodeLine lineNumber="1091"><Highlight kind="normal">      &#125;</Highlight></CodeLine>
<Link id="l01092" /><CodeLine lineNumber="1092"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l01093" /><CodeLine lineNumber="1093"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01094" /><CodeLine lineNumber="1094"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">public</Highlight><Highlight kind="normal">:</Highlight></CodeLine>
<Link id="l01095" /><CodeLine lineNumber="1095" lineLink="/docs/api/classes/llvm/machineregisterinfo/defusechain-iterator/#a7956d1507f8850200f8824ec616c25eb"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/machineregisterinfo/defusechain-iterator/#a7956d1507f8850200f8824ec616c25eb">defusechain&#95;iterator</a>() = </Highlight><Highlight kind="keywordflow">default</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01096" /><CodeLine lineNumber="1096"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01097" /><CodeLine lineNumber="1097" lineLink="/docs/api/classes/llvm/machineregisterinfo/defusechain-iterator/#a16f6def239e4462278d938ce819a2382"><Highlight kind="normal">    </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/defusechain-iterator/#a16f6def239e4462278d938ce819a2382">operator==</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> defusechain&#95;iterator &amp;x)</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l01098" /><CodeLine lineNumber="1098"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> Op == x.Op;</Highlight></CodeLine>
<Link id="l01099" /><CodeLine lineNumber="1099"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l01100" /><CodeLine lineNumber="1100" lineLink="/docs/api/classes/llvm/machineregisterinfo/defusechain-iterator/#ab78ebaf6d6896f2d72d866c996fbfdcd"><Highlight kind="normal">    </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/defusechain-iterator/#ab78ebaf6d6896f2d72d866c996fbfdcd">operator!=</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> defusechain&#95;iterator &amp;x)</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l01101" /><CodeLine lineNumber="1101"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> !<a href="/docs/api/classes/llvm/machineregisterinfo/defusechain-iterator/#a16f6def239e4462278d938ce819a2382">operator==</a>(x);</Highlight></CodeLine>
<Link id="l01102" /><CodeLine lineNumber="1102"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l01103" /><CodeLine lineNumber="1103"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01104" /><CodeLine lineNumber="1104"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// Iterator traversal: forward iteration only</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01105" /><CodeLine lineNumber="1105" lineLink="/docs/api/classes/llvm/machineregisterinfo/defusechain-iterator/#a67e5d73058fb14be912f4ed99475e039"><Highlight kind="normal">    defusechain&#95;iterator &amp;<a href="/docs/api/classes/llvm/machineregisterinfo/defusechain-iterator/#a67e5d73058fb14be912f4ed99475e039">operator++</a>() &#123;          </Highlight><Highlight kind="comment">// Preincrement</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01106" /><CodeLine lineNumber="1106"><Highlight kind="normal">      <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Op &amp;&amp; </Highlight><Highlight kind="stringliteral">&quot;Cannot increment end iterator!&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l01107" /><CodeLine lineNumber="1107"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (ByOperand)</Highlight></CodeLine>
<Link id="l01108" /><CodeLine lineNumber="1108"><Highlight kind="normal">        advance();</Highlight></CodeLine>
<Link id="l01109" /><CodeLine lineNumber="1109"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">else</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (ByInstr) &#123;</Highlight></CodeLine>
<Link id="l01110" /><CodeLine lineNumber="1110"><Highlight kind="normal">        <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &#42;<a href="/docs/api/files/lib/lib/option/option-cpp/#a04665169063c8ca1f2ea96c27fc7c2b2">P</a> = Op-&gt;getParent();</Highlight></CodeLine>
<Link id="l01111" /><CodeLine lineNumber="1111"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">do</Highlight><Highlight kind="normal"> &#123;</Highlight></CodeLine>
<Link id="l01112" /><CodeLine lineNumber="1112"><Highlight kind="normal">          advance();</Highlight></CodeLine>
<Link id="l01113" /><CodeLine lineNumber="1113"><Highlight kind="normal">        &#125; </Highlight><Highlight kind="keywordflow">while</Highlight><Highlight kind="normal"> (Op &amp;&amp; Op-&gt;getParent() == <a href="/docs/api/files/lib/lib/option/option-cpp/#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>);</Highlight></CodeLine>
<Link id="l01114" /><CodeLine lineNumber="1114"><Highlight kind="normal">      &#125; </Highlight><Highlight kind="keywordflow">else</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (ByBundle) &#123;</Highlight></CodeLine>
<Link id="l01115" /><CodeLine lineNumber="1115"><Highlight kind="normal">        <a href="/docs/api/classes/llvm/machinebasicblock/#ab6395548cae73865213e279ae461db54">MachineBasicBlock::instr&#95;iterator</a> <a href="/docs/api/files/lib/lib/option/option-cpp/#a04665169063c8ca1f2ea96c27fc7c2b2">P</a> =</Highlight></CodeLine>
<Link id="l01116" /><CodeLine lineNumber="1116"><Highlight kind="normal">            <a href="/docs/api/namespaces/llvm/#a0b1a8d3b98bc35fd5cb5b04843beeea5">getBundleStart</a>(Op-&gt;getParent()-&gt;getIterator());</Highlight></CodeLine>
<Link id="l01117" /><CodeLine lineNumber="1117"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">do</Highlight><Highlight kind="normal"> &#123;</Highlight></CodeLine>
<Link id="l01118" /><CodeLine lineNumber="1118"><Highlight kind="normal">          advance();</Highlight></CodeLine>
<Link id="l01119" /><CodeLine lineNumber="1119"><Highlight kind="normal">        &#125; </Highlight><Highlight kind="keywordflow">while</Highlight><Highlight kind="normal"> (Op &amp;&amp; <a href="/docs/api/namespaces/llvm/#a0b1a8d3b98bc35fd5cb5b04843beeea5">getBundleStart</a>(Op-&gt;getParent()-&gt;getIterator()) == <a href="/docs/api/files/lib/lib/option/option-cpp/#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>);</Highlight></CodeLine>
<Link id="l01120" /><CodeLine lineNumber="1120"><Highlight kind="normal">      &#125;</Highlight></CodeLine>
<Link id="l01121" /><CodeLine lineNumber="1121"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01122" /><CodeLine lineNumber="1122"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> &#42;</Highlight><Highlight kind="keyword">this</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01123" /><CodeLine lineNumber="1123"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l01124" /><CodeLine lineNumber="1124" lineLink="/docs/api/classes/llvm/machineregisterinfo/defusechain-iterator/#a461e951542701e07b475790763c59527"><Highlight kind="normal">    defusechain&#95;iterator <a href="/docs/api/classes/llvm/machineregisterinfo/defusechain-iterator/#a461e951542701e07b475790763c59527">operator++</a>(</Highlight><Highlight kind="keywordtype">int</Highlight><Highlight kind="normal">) &#123;        </Highlight><Highlight kind="comment">// Postincrement</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01125" /><CodeLine lineNumber="1125"><Highlight kind="normal">      defusechain&#95;iterator tmp = &#42;</Highlight><Highlight kind="keyword">this</Highlight><Highlight kind="normal">; ++&#42;</Highlight><Highlight kind="keyword">this</Highlight><Highlight kind="normal">; </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> tmp;</Highlight></CodeLine>
<Link id="l01126" /><CodeLine lineNumber="1126"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l01127" /><CodeLine lineNumber="1127"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l01128" /><CodeLine lineNumber="1128"><Highlight kind="comment">    /// getOperandNo - Return the operand # of this MachineOperand in its</Highlight></CodeLine>
<Link id="l01129" /><CodeLine lineNumber="1129"><Highlight kind="comment">    /// MachineInstr.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01130" /><CodeLine lineNumber="1130" lineLink="/docs/api/classes/llvm/machineregisterinfo/defusechain-iterator/#a58a1c3f21a96544fc062f9ec00ef808b"><Highlight kind="normal">    </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/defusechain-iterator/#a58a1c3f21a96544fc062f9ec00ef808b">getOperandNo</a>()</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l01131" /><CodeLine lineNumber="1131"><Highlight kind="normal">      <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Op &amp;&amp; </Highlight><Highlight kind="stringliteral">&quot;Cannot dereference end iterator!&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l01132" /><CodeLine lineNumber="1132"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> Op - &amp;Op-&gt;getParent()-&gt;getOperand(0);</Highlight></CodeLine>
<Link id="l01133" /><CodeLine lineNumber="1133"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l01134" /><CodeLine lineNumber="1134"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01135" /><CodeLine lineNumber="1135"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// Retrieve a reference to the current operand.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01136" /><CodeLine lineNumber="1136" lineLink="/docs/api/classes/llvm/machineregisterinfo/defusechain-iterator/#a4799568037ba19376bab988916e5d667"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> &amp;<a href="/docs/api/classes/llvm/machineregisterinfo/defusechain-iterator/#a4799568037ba19376bab988916e5d667">operator&#42;</a>()</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l01137" /><CodeLine lineNumber="1137"><Highlight kind="normal">      <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Op &amp;&amp; </Highlight><Highlight kind="stringliteral">&quot;Cannot dereference end iterator!&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l01138" /><CodeLine lineNumber="1138"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> &#42;Op;</Highlight></CodeLine>
<Link id="l01139" /><CodeLine lineNumber="1139"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l01140" /><CodeLine lineNumber="1140"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01141" /><CodeLine lineNumber="1141" lineLink="/docs/api/classes/llvm/machineregisterinfo/defusechain-iterator/#af927caf5f23e73c5ca71aa2e6a392137"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> &#42;<a href="/docs/api/classes/llvm/machineregisterinfo/defusechain-iterator/#af927caf5f23e73c5ca71aa2e6a392137">operator-&gt;</a>()</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l01142" /><CodeLine lineNumber="1142"><Highlight kind="normal">      <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Op &amp;&amp; </Highlight><Highlight kind="stringliteral">&quot;Cannot dereference end iterator!&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l01143" /><CodeLine lineNumber="1143"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> Op;</Highlight></CodeLine>
<Link id="l01144" /><CodeLine lineNumber="1144"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l01145" /><CodeLine lineNumber="1145"><Highlight kind="normal">  &#125;;</Highlight></CodeLine>
<Link id="l01146" /><CodeLine lineNumber="1146"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l01147" /><CodeLine lineNumber="1147"><Highlight kind="comment">  /// defusechain&#95;iterator - This class provides iterator support for machine</Highlight></CodeLine>
<Link id="l01148" /><CodeLine lineNumber="1148"><Highlight kind="comment">  /// operands in the function that use or define a specific register.  If</Highlight></CodeLine>
<Link id="l01149" /><CodeLine lineNumber="1149"><Highlight kind="comment">  /// ReturnUses is true it returns uses of registers, if ReturnDefs is true it</Highlight></CodeLine>
<Link id="l01150" /><CodeLine lineNumber="1150"><Highlight kind="comment">  /// returns defs.  If neither are true then you are silly and it always</Highlight></CodeLine>
<Link id="l01151" /><CodeLine lineNumber="1151"><Highlight kind="comment">  /// returns end().  If SkipDebug is true it skips uses marked Debug</Highlight></CodeLine>
<Link id="l01152" /><CodeLine lineNumber="1152"><Highlight kind="comment">  /// when incrementing.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01153" /><CodeLine lineNumber="1153"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">template</Highlight><Highlight kind="normal"> &lt;</Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> ReturnUses, </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> ReturnDefs, </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> SkipDebug, </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> ByOperand,</Highlight></CodeLine>
<Link id="l01154" /><CodeLine lineNumber="1154"><Highlight kind="normal">            </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> ByInstr, </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> ByBundle&gt;</Highlight></CodeLine>
<Link id="l01155" /><CodeLine lineNumber="1155" lineLink="/docs/api/classes/llvm/machineregisterinfo/defusechain-instr-iterator"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">class </Highlight><Highlight kind="normal"><a href="/docs/api/classes/llvm/machineregisterinfo/defusechain-instr-iterator/#a2ee537e67c3787157bc82c7c21f32a9d">defusechain&#95;instr&#95;iterator</a> &#123;</Highlight></CodeLine>
<Link id="l01156" /><CodeLine lineNumber="1156" lineLink="/docs/api/classes/llvm/machineregisterinfo/defusechain-instr-iterator/#ae42703e0d4c147a9765234011797f5dd"><Highlight kind="normal">    </Highlight><Highlight kind="keyword">friend</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">class </Highlight><Highlight kind="normal"><a href="/docs/api/classes/llvm/machineregisterinfo/defusechain-instr-iterator/#ae42703e0d4c147a9765234011797f5dd">MachineRegisterInfo</a>;</Highlight></CodeLine>
<Link id="l01157" /><CodeLine lineNumber="1157"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01158" /><CodeLine lineNumber="1158"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">public</Highlight><Highlight kind="normal">:</Highlight></CodeLine>
<Link id="l01159" /><CodeLine lineNumber="1159" lineLink="/docs/api/classes/llvm/machineregisterinfo/defusechain-instr-iterator/#a1c75056aadebc0a2a9852f127706d914"><Highlight kind="normal">    </Highlight><Highlight kind="keyword">using </Highlight><Highlight kind="normal"><a href="/docs/api/classes/llvm/machineregisterinfo/defusechain-instr-iterator/#a1c75056aadebc0a2a9852f127706d914">iterator&#95;category</a> = std::forward&#95;iterator&#95;tag;</Highlight></CodeLine>
<Link id="l01160" /><CodeLine lineNumber="1160" lineLink="/docs/api/classes/llvm/machineregisterinfo/defusechain-instr-iterator/#a70fbb7a26268aa72eeab0892e4014496"><Highlight kind="normal">    </Highlight><Highlight kind="keyword">using </Highlight><Highlight kind="normal"><a href="/docs/api/classes/llvm/machineregisterinfo/defusechain-instr-iterator/#a70fbb7a26268aa72eeab0892e4014496">value&#95;type</a> = <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a>;</Highlight></CodeLine>
<Link id="l01161" /><CodeLine lineNumber="1161" lineLink="/docs/api/classes/llvm/machineregisterinfo/defusechain-instr-iterator/#a08251ee87ea876510a6c3c72450130f0"><Highlight kind="normal">    </Highlight><Highlight kind="keyword">using </Highlight><Highlight kind="normal"><a href="/docs/api/classes/llvm/machineregisterinfo/defusechain-instr-iterator/#a08251ee87ea876510a6c3c72450130f0">difference&#95;type</a> = std::ptrdiff&#95;t;</Highlight></CodeLine>
<Link id="l01162" /><CodeLine lineNumber="1162" lineLink="/docs/api/classes/llvm/machineregisterinfo/defusechain-instr-iterator/#ac6565d47475ed62d1780d65a7d6b5659"><Highlight kind="normal">    </Highlight><Highlight kind="keyword">using </Highlight><Highlight kind="normal"><a href="/docs/api/classes/llvm/machineregisterinfo/defusechain-instr-iterator/#ac6565d47475ed62d1780d65a7d6b5659">pointer</a> = <a href="/docs/api/classes/llvm/machineregisterinfo/defusechain-instr-iterator/#a70fbb7a26268aa72eeab0892e4014496">value&#95;type</a> &#42;;</Highlight></CodeLine>
<Link id="l01163" /><CodeLine lineNumber="1163" lineLink="/docs/api/classes/llvm/machineregisterinfo/defusechain-instr-iterator/#a0cda7a1157ec190f39233beb61c82436"><Highlight kind="normal">    </Highlight><Highlight kind="keyword">using </Highlight><Highlight kind="normal"><a href="/docs/api/classes/llvm/machineregisterinfo/defusechain-instr-iterator/#a0cda7a1157ec190f39233beb61c82436">reference</a> = <a href="/docs/api/classes/llvm/machineregisterinfo/defusechain-instr-iterator/#a70fbb7a26268aa72eeab0892e4014496">value&#95;type</a> &amp;;</Highlight></CodeLine>
<Link id="l01164" /><CodeLine lineNumber="1164"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01165" /><CodeLine lineNumber="1165"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">private</Highlight><Highlight kind="normal">:</Highlight></CodeLine>
<Link id="l01166" /><CodeLine lineNumber="1166"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> &#42;Op = </Highlight><Highlight kind="keyword">nullptr</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01167" /><CodeLine lineNumber="1167"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01168" /><CodeLine lineNumber="1168"><Highlight kind="normal">    </Highlight><Highlight kind="keyword">explicit</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/defusechain-instr-iterator/#a2ee537e67c3787157bc82c7c21f32a9d">defusechain&#95;instr&#95;iterator</a>(<a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> &#42;<a href="/docs/api/files/lib/lib/target/lib/target/hexagon/hexagonbittracker-cpp/#a0ee73ba17c3a2cb54752905e99d77357">op</a>) : Op(<a href="/docs/api/files/lib/lib/target/lib/target/hexagon/hexagonbittracker-cpp/#a0ee73ba17c3a2cb54752905e99d77357">op</a>) &#123;</Highlight></CodeLine>
<Link id="l01169" /><CodeLine lineNumber="1169"><Highlight kind="normal">      </Highlight><Highlight kind="comment">// If the first node isn&#39;t one we&#39;re interested in, advance to one that</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01170" /><CodeLine lineNumber="1170"><Highlight kind="normal">      </Highlight><Highlight kind="comment">// we are interested in.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01171" /><CodeLine lineNumber="1171"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="/docs/api/files/lib/lib/target/lib/target/hexagon/hexagonbittracker-cpp/#a0ee73ba17c3a2cb54752905e99d77357">op</a>) &#123;</Highlight></CodeLine>
<Link id="l01172" /><CodeLine lineNumber="1172"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> ((!ReturnUses &amp;&amp; <a href="/docs/api/files/lib/lib/target/lib/target/hexagon/hexagonbittracker-cpp/#a0ee73ba17c3a2cb54752905e99d77357">op</a>-&gt;isUse()) ||</Highlight></CodeLine>
<Link id="l01173" /><CodeLine lineNumber="1173"><Highlight kind="normal">            (!ReturnDefs &amp;&amp; <a href="/docs/api/files/lib/lib/target/lib/target/hexagon/hexagonbittracker-cpp/#a0ee73ba17c3a2cb54752905e99d77357">op</a>-&gt;isDef()) ||</Highlight></CodeLine>
<Link id="l01174" /><CodeLine lineNumber="1174"><Highlight kind="normal">            (SkipDebug &amp;&amp; <a href="/docs/api/files/lib/lib/target/lib/target/hexagon/hexagonbittracker-cpp/#a0ee73ba17c3a2cb54752905e99d77357">op</a>-&gt;isDebug()))</Highlight></CodeLine>
<Link id="l01175" /><CodeLine lineNumber="1175"><Highlight kind="normal">          advance();</Highlight></CodeLine>
<Link id="l01176" /><CodeLine lineNumber="1176"><Highlight kind="normal">      &#125;</Highlight></CodeLine>
<Link id="l01177" /><CodeLine lineNumber="1177"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l01178" /><CodeLine lineNumber="1178"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01179" /><CodeLine lineNumber="1179"><Highlight kind="normal">    </Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> advance() &#123;</Highlight></CodeLine>
<Link id="l01180" /><CodeLine lineNumber="1180"><Highlight kind="normal">      <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a> &amp;&amp; </Highlight><Highlight kind="stringliteral">&quot;Cannot increment end iterator!&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l01181" /><CodeLine lineNumber="1181"><Highlight kind="normal">      <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a> = getNextOperandForReg(<a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>);</Highlight></CodeLine>
<Link id="l01182" /><CodeLine lineNumber="1182"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01183" /><CodeLine lineNumber="1183"><Highlight kind="normal">      </Highlight><Highlight kind="comment">// All defs come before the uses, so stop def&#95;iterator early.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01184" /><CodeLine lineNumber="1184"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (!ReturnUses) &#123;</Highlight></CodeLine>
<Link id="l01185" /><CodeLine lineNumber="1185"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>) &#123;</Highlight></CodeLine>
<Link id="l01186" /><CodeLine lineNumber="1186"><Highlight kind="normal">          </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>-&gt;isUse())</Highlight></CodeLine>
<Link id="l01187" /><CodeLine lineNumber="1187"><Highlight kind="normal">            <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a> = </Highlight><Highlight kind="keyword">nullptr</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01188" /><CodeLine lineNumber="1188"><Highlight kind="normal">          </Highlight><Highlight kind="keywordflow">else</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01189" /><CodeLine lineNumber="1189"><Highlight kind="normal">            <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!<a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>-&gt;isDebug() &amp;&amp; </Highlight><Highlight kind="stringliteral">&quot;Can&#39;t have debug defs&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l01190" /><CodeLine lineNumber="1190"><Highlight kind="normal">        &#125;</Highlight></CodeLine>
<Link id="l01191" /><CodeLine lineNumber="1191"><Highlight kind="normal">      &#125; </Highlight><Highlight kind="keywordflow">else</Highlight><Highlight kind="normal"> &#123;</Highlight></CodeLine>
<Link id="l01192" /><CodeLine lineNumber="1192"><Highlight kind="normal">        </Highlight><Highlight kind="comment">// If this is an operand we don&#39;t care about, skip it.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01193" /><CodeLine lineNumber="1193"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">while</Highlight><Highlight kind="normal"> (<a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a> &amp;&amp; ((!ReturnDefs &amp;&amp; <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>-&gt;isDef()) ||</Highlight></CodeLine>
<Link id="l01194" /><CodeLine lineNumber="1194"><Highlight kind="normal">                      (SkipDebug &amp;&amp; <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>-&gt;isDebug())))</Highlight></CodeLine>
<Link id="l01195" /><CodeLine lineNumber="1195"><Highlight kind="normal">          <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a> = getNextOperandForReg(<a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>);</Highlight></CodeLine>
<Link id="l01196" /><CodeLine lineNumber="1196"><Highlight kind="normal">      &#125;</Highlight></CodeLine>
<Link id="l01197" /><CodeLine lineNumber="1197"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l01198" /><CodeLine lineNumber="1198"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01199" /><CodeLine lineNumber="1199"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">public</Highlight><Highlight kind="normal">:</Highlight></CodeLine>
<Link id="l01200" /><CodeLine lineNumber="1200" lineLink="/docs/api/classes/llvm/machineregisterinfo/defusechain-instr-iterator/#a2ee537e67c3787157bc82c7c21f32a9d"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/machineregisterinfo/defusechain-instr-iterator/#a2ee537e67c3787157bc82c7c21f32a9d">defusechain&#95;instr&#95;iterator</a>() = </Highlight><Highlight kind="keywordflow">default</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01201" /><CodeLine lineNumber="1201"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01202" /><CodeLine lineNumber="1202" lineLink="/docs/api/classes/llvm/machineregisterinfo/defusechain-instr-iterator/#a4de1645df5138f82dd1a7f18d52f911a"><Highlight kind="normal">    </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/defusechain-instr-iterator/#a4de1645df5138f82dd1a7f18d52f911a">operator==</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> defusechain&#95;instr&#95;iterator &amp;x)</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l01203" /><CodeLine lineNumber="1203"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> Op == x.Op;</Highlight></CodeLine>
<Link id="l01204" /><CodeLine lineNumber="1204"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l01205" /><CodeLine lineNumber="1205" lineLink="/docs/api/classes/llvm/machineregisterinfo/defusechain-instr-iterator/#ab6de1976426d6ee152dcc9720c334be8"><Highlight kind="normal">    </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo/defusechain-instr-iterator/#ab6de1976426d6ee152dcc9720c334be8">operator!=</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> defusechain&#95;instr&#95;iterator &amp;x)</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l01206" /><CodeLine lineNumber="1206"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> !<a href="/docs/api/classes/llvm/machineregisterinfo/defusechain-instr-iterator/#a4de1645df5138f82dd1a7f18d52f911a">operator==</a>(x);</Highlight></CodeLine>
<Link id="l01207" /><CodeLine lineNumber="1207"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l01208" /><CodeLine lineNumber="1208"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01209" /><CodeLine lineNumber="1209"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// Iterator traversal: forward iteration only</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01210" /><CodeLine lineNumber="1210" lineLink="/docs/api/classes/llvm/machineregisterinfo/defusechain-instr-iterator/#ab7e6c38a58d39311bc260abceb3f18cd"><Highlight kind="normal">    defusechain&#95;instr&#95;iterator &amp;<a href="/docs/api/classes/llvm/machineregisterinfo/defusechain-instr-iterator/#ab7e6c38a58d39311bc260abceb3f18cd">operator++</a>() &#123;          </Highlight><Highlight kind="comment">// Preincrement</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01211" /><CodeLine lineNumber="1211"><Highlight kind="normal">      <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Op &amp;&amp; </Highlight><Highlight kind="stringliteral">&quot;Cannot increment end iterator!&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l01212" /><CodeLine lineNumber="1212"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (ByOperand)</Highlight></CodeLine>
<Link id="l01213" /><CodeLine lineNumber="1213"><Highlight kind="normal">        advance();</Highlight></CodeLine>
<Link id="l01214" /><CodeLine lineNumber="1214"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">else</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (ByInstr) &#123;</Highlight></CodeLine>
<Link id="l01215" /><CodeLine lineNumber="1215"><Highlight kind="normal">        <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &#42;<a href="/docs/api/files/lib/lib/option/option-cpp/#a04665169063c8ca1f2ea96c27fc7c2b2">P</a> = Op-&gt;getParent();</Highlight></CodeLine>
<Link id="l01216" /><CodeLine lineNumber="1216"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">do</Highlight><Highlight kind="normal"> &#123;</Highlight></CodeLine>
<Link id="l01217" /><CodeLine lineNumber="1217"><Highlight kind="normal">          advance();</Highlight></CodeLine>
<Link id="l01218" /><CodeLine lineNumber="1218"><Highlight kind="normal">        &#125; </Highlight><Highlight kind="keywordflow">while</Highlight><Highlight kind="normal"> (Op &amp;&amp; Op-&gt;getParent() == <a href="/docs/api/files/lib/lib/option/option-cpp/#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>);</Highlight></CodeLine>
<Link id="l01219" /><CodeLine lineNumber="1219"><Highlight kind="normal">      &#125; </Highlight><Highlight kind="keywordflow">else</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (ByBundle) &#123;</Highlight></CodeLine>
<Link id="l01220" /><CodeLine lineNumber="1220"><Highlight kind="normal">        <a href="/docs/api/classes/llvm/machinebasicblock/#ab6395548cae73865213e279ae461db54">MachineBasicBlock::instr&#95;iterator</a> <a href="/docs/api/files/lib/lib/option/option-cpp/#a04665169063c8ca1f2ea96c27fc7c2b2">P</a> =</Highlight></CodeLine>
<Link id="l01221" /><CodeLine lineNumber="1221"><Highlight kind="normal">            <a href="/docs/api/namespaces/llvm/#a0b1a8d3b98bc35fd5cb5b04843beeea5">getBundleStart</a>(Op-&gt;getParent()-&gt;getIterator());</Highlight></CodeLine>
<Link id="l01222" /><CodeLine lineNumber="1222"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">do</Highlight><Highlight kind="normal"> &#123;</Highlight></CodeLine>
<Link id="l01223" /><CodeLine lineNumber="1223"><Highlight kind="normal">          advance();</Highlight></CodeLine>
<Link id="l01224" /><CodeLine lineNumber="1224"><Highlight kind="normal">        &#125; </Highlight><Highlight kind="keywordflow">while</Highlight><Highlight kind="normal"> (Op &amp;&amp; <a href="/docs/api/namespaces/llvm/#a0b1a8d3b98bc35fd5cb5b04843beeea5">getBundleStart</a>(Op-&gt;getParent()-&gt;getIterator()) == <a href="/docs/api/files/lib/lib/option/option-cpp/#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>);</Highlight></CodeLine>
<Link id="l01225" /><CodeLine lineNumber="1225"><Highlight kind="normal">      &#125;</Highlight></CodeLine>
<Link id="l01226" /><CodeLine lineNumber="1226"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01227" /><CodeLine lineNumber="1227"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> &#42;</Highlight><Highlight kind="keyword">this</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01228" /><CodeLine lineNumber="1228"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l01229" /><CodeLine lineNumber="1229" lineLink="/docs/api/classes/llvm/machineregisterinfo/defusechain-instr-iterator/#aec38b20cd4df72e40b17142612a2253f"><Highlight kind="normal">    defusechain&#95;instr&#95;iterator <a href="/docs/api/classes/llvm/machineregisterinfo/defusechain-instr-iterator/#aec38b20cd4df72e40b17142612a2253f">operator++</a>(</Highlight><Highlight kind="keywordtype">int</Highlight><Highlight kind="normal">) &#123;        </Highlight><Highlight kind="comment">// Postincrement</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01230" /><CodeLine lineNumber="1230"><Highlight kind="normal">      defusechain&#95;instr&#95;iterator tmp = &#42;</Highlight><Highlight kind="keyword">this</Highlight><Highlight kind="normal">; ++&#42;</Highlight><Highlight kind="keyword">this</Highlight><Highlight kind="normal">; </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> tmp;</Highlight></CodeLine>
<Link id="l01231" /><CodeLine lineNumber="1231"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l01232" /><CodeLine lineNumber="1232"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01233" /><CodeLine lineNumber="1233"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// Retrieve a reference to the current operand.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01234" /><CodeLine lineNumber="1234" lineLink="/docs/api/classes/llvm/machineregisterinfo/defusechain-instr-iterator/#a048dc368a99bc6c70fb93eaceb8d6d33"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp;<a href="/docs/api/classes/llvm/machineregisterinfo/defusechain-instr-iterator/#a048dc368a99bc6c70fb93eaceb8d6d33">operator&#42;</a>()</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l01235" /><CodeLine lineNumber="1235"><Highlight kind="normal">      <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Op &amp;&amp; </Highlight><Highlight kind="stringliteral">&quot;Cannot dereference end iterator!&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l01236" /><CodeLine lineNumber="1236"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (ByBundle)</Highlight></CodeLine>
<Link id="l01237" /><CodeLine lineNumber="1237"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> &#42;<a href="/docs/api/namespaces/llvm/#a0b1a8d3b98bc35fd5cb5b04843beeea5">getBundleStart</a>(Op-&gt;getParent()-&gt;getIterator());</Highlight></CodeLine>
<Link id="l01238" /><CodeLine lineNumber="1238"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> &#42;Op-&gt;getParent();</Highlight></CodeLine>
<Link id="l01239" /><CodeLine lineNumber="1239"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l01240" /><CodeLine lineNumber="1240"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01241" /><CodeLine lineNumber="1241" lineLink="/docs/api/classes/llvm/machineregisterinfo/defusechain-instr-iterator/#a786b5231a4a2806b71e70f5d0c73a34e"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &#42;<a href="/docs/api/classes/llvm/machineregisterinfo/defusechain-instr-iterator/#a786b5231a4a2806b71e70f5d0c73a34e">operator-&gt;</a>()</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123; </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> &amp;<a href="/docs/api/classes/llvm/machineregisterinfo/defusechain-instr-iterator/#a048dc368a99bc6c70fb93eaceb8d6d33">operator&#42;</a>(); &#125;</Highlight></CodeLine>
<Link id="l01242" /><CodeLine lineNumber="1242"><Highlight kind="normal">  &#125;;</Highlight></CodeLine>
<Link id="l01243" /><CodeLine lineNumber="1243"><Highlight kind="normal">&#125;;</Highlight></CodeLine>
<Link id="l01244" /><CodeLine lineNumber="1244"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l01245" /><CodeLine lineNumber="1245"><Highlight kind="comment">/// Iterate over the pressure sets affected by the given physical or virtual</Highlight></CodeLine>
<Link id="l01246" /><CodeLine lineNumber="1246"><Highlight kind="comment">/// register. If Reg is physical, it must be a register unit (from</Highlight></CodeLine>
<Link id="l01247" /><CodeLine lineNumber="1247"><Highlight kind="comment">/// MCRegUnitIterator).</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01248" /><CodeLine lineNumber="1248" lineLink="/docs/api/classes/llvm/psetiterator"><Highlight kind="normal"></Highlight><Highlight kind="keyword">class </Highlight><Highlight kind="normal"><a href="/docs/api/classes/llvm/psetiterator/#a8118b7708b08c87f6821c20744ccf8b3">PSetIterator</a> &#123;</Highlight></CodeLine>
<Link id="l01249" /><CodeLine lineNumber="1249"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordtype">int</Highlight><Highlight kind="normal"> &#42;PSet = </Highlight><Highlight kind="keyword">nullptr</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01250" /><CodeLine lineNumber="1250"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Weight = 0;</Highlight></CodeLine>
<Link id="l01251" /><CodeLine lineNumber="1251"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01252" /><CodeLine lineNumber="1252"><Highlight kind="normal"></Highlight><Highlight kind="keyword">public</Highlight><Highlight kind="normal">:</Highlight></CodeLine>
<Link id="l01253" /><CodeLine lineNumber="1253" lineLink="/docs/api/classes/llvm/psetiterator/#a8118b7708b08c87f6821c20744ccf8b3"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/psetiterator/#a8118b7708b08c87f6821c20744ccf8b3">PSetIterator</a>() = </Highlight><Highlight kind="keywordflow">default</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01254" /><CodeLine lineNumber="1254"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01255" /><CodeLine lineNumber="1255" lineLink="/docs/api/classes/llvm/psetiterator/#a592bf3df803ffac98c7328a523769bac"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/psetiterator/#a592bf3df803ffac98c7328a523769bac">PSetIterator</a>(<a href="/docs/api/classes/llvm/register">Register</a> RegUnit, </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &#42;<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) &#123;</Highlight></CodeLine>
<Link id="l01256" /><CodeLine lineNumber="1256"><Highlight kind="normal">    </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/targetregisterinfo">TargetRegisterInfo</a> &#42;<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;getTargetRegisterInfo();</Highlight></CodeLine>
<Link id="l01257" /><CodeLine lineNumber="1257"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (RegUnit.<a href="/docs/api/classes/llvm/register/#ab203bbcbc320180b1da9e9a92ee0c784">isVirtual</a>()) &#123;</Highlight></CodeLine>
<Link id="l01258" /><CodeLine lineNumber="1258"><Highlight kind="normal">      </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42;RC = <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;getRegClass(RegUnit);</Highlight></CodeLine>
<Link id="l01259" /><CodeLine lineNumber="1259"><Highlight kind="normal">      PSet = <a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;getRegClassPressureSets(RC);</Highlight></CodeLine>
<Link id="l01260" /><CodeLine lineNumber="1260"><Highlight kind="normal">      Weight = <a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;getRegClassWeight(RC).RegWeight;</Highlight></CodeLine>
<Link id="l01261" /><CodeLine lineNumber="1261"><Highlight kind="normal">    &#125; </Highlight><Highlight kind="keywordflow">else</Highlight><Highlight kind="normal"> &#123;</Highlight></CodeLine>
<Link id="l01262" /><CodeLine lineNumber="1262"><Highlight kind="normal">      PSet = <a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;getRegUnitPressureSets(RegUnit);</Highlight></CodeLine>
<Link id="l01263" /><CodeLine lineNumber="1263"><Highlight kind="normal">      Weight = <a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;getRegUnitWeight(RegUnit);</Highlight></CodeLine>
<Link id="l01264" /><CodeLine lineNumber="1264"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l01265" /><CodeLine lineNumber="1265"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (&#42;PSet == -1)</Highlight></CodeLine>
<Link id="l01266" /><CodeLine lineNumber="1266"><Highlight kind="normal">      PSet = </Highlight><Highlight kind="keyword">nullptr</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01267" /><CodeLine lineNumber="1267"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l01268" /><CodeLine lineNumber="1268"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01269" /><CodeLine lineNumber="1269" lineLink="/docs/api/classes/llvm/psetiterator/#adca9aa81c4b0432673b64c7c42611df5"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/psetiterator/#adca9aa81c4b0432673b64c7c42611df5">isValid</a>()</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123; </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> PSet; &#125;</Highlight></CodeLine>
<Link id="l01270" /><CodeLine lineNumber="1270"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01271" /><CodeLine lineNumber="1271" lineLink="/docs/api/classes/llvm/psetiterator/#a7468f7aa9ad819d0d0294cc66da0c9e8"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/psetiterator/#a7468f7aa9ad819d0d0294cc66da0c9e8">getWeight</a>()</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123; </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> Weight; &#125;</Highlight></CodeLine>
<Link id="l01272" /><CodeLine lineNumber="1272"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01273" /><CodeLine lineNumber="1273" lineLink="/docs/api/classes/llvm/psetiterator/#a55086dab5e84fec52d538ca80c8a909d"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/psetiterator/#a55086dab5e84fec52d538ca80c8a909d">operator&#42;</a>()</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123; </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> &#42;PSet; &#125;</Highlight></CodeLine>
<Link id="l01274" /><CodeLine lineNumber="1274"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01275" /><CodeLine lineNumber="1275" lineLink="/docs/api/classes/llvm/psetiterator/#afbf236cdeb9a58112b8aefef01c06a5b"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/psetiterator/#afbf236cdeb9a58112b8aefef01c06a5b">operator++</a>() &#123;</Highlight></CodeLine>
<Link id="l01276" /><CodeLine lineNumber="1276"><Highlight kind="normal">    <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a href="/docs/api/classes/llvm/psetiterator/#adca9aa81c4b0432673b64c7c42611df5">isValid</a>() &amp;&amp; </Highlight><Highlight kind="stringliteral">&quot;Invalid PSetIterator.&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l01277" /><CodeLine lineNumber="1277"><Highlight kind="normal">    ++PSet;</Highlight></CodeLine>
<Link id="l01278" /><CodeLine lineNumber="1278"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (&#42;PSet == -1)</Highlight></CodeLine>
<Link id="l01279" /><CodeLine lineNumber="1279"><Highlight kind="normal">      PSet = </Highlight><Highlight kind="keyword">nullptr</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01280" /><CodeLine lineNumber="1280"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l01281" /><CodeLine lineNumber="1281"><Highlight kind="normal">&#125;;</Highlight></CodeLine>
<Link id="l01282" /><CodeLine lineNumber="1282"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01283" /><CodeLine lineNumber="1283"><Highlight kind="normal"></Highlight><Highlight kind="keyword">inline</Highlight><Highlight kind="normal"> PSetIterator</Highlight></CodeLine>
<Link id="l01284" /><CodeLine lineNumber="1284" lineLink="/docs/api/classes/llvm/machineregisterinfo/#acc1fe08378fadccbf77405721be835ae"><Highlight kind="normal"><a href="/docs/api/classes/llvm/machineregisterinfo/#acc1fe08378fadccbf77405721be835ae">MachineRegisterInfo::getPressureSets</a>(<a href="/docs/api/classes/llvm/register">Register</a> RegUnit)</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l01285" /><CodeLine lineNumber="1285"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/psetiterator">PSetIterator</a>(RegUnit, </Highlight><Highlight kind="keyword">this</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l01286" /><CodeLine lineNumber="1286"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l01287" /><CodeLine lineNumber="1287"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01288" /><CodeLine lineNumber="1288"><Highlight kind="normal">&#125; </Highlight><Highlight kind="comment">// end namespace llvm</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01289" /><CodeLine lineNumber="1289"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01290" /><CodeLine lineNumber="1290"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#endif </Highlight><Highlight kind="comment">// LLVM&#95;CODEGEN&#95;MACHINEREGISTERINFO&#95;H</Highlight><Highlight kind="normal"></Highlight></CodeLine>

</ProgramListing>


</DoxygenPage>
