digraph "0_linux_c300aa64ddf57d9c5d9c898a64b36877345dd4a9@pointer" {
"1000609" [label="(Call,kvm_pmu_msr(vcpu, msr))"];
"1000113" [label="(MethodParameterIn,struct kvm_vcpu *vcpu)"];
"1000591" [label="(Call,msr && (msr == vcpu->kvm->arch.xen_hvm_config.msr))"];
"1000593" [label="(Call,msr == vcpu->kvm->arch.xen_hvm_config.msr)"];
"1000121" [label="(Call,msr = msr_info->index)"];
"1000613" [label="(Call,kvm_pmu_set_msr(vcpu, msr, data))"];
"1000612" [label="(Return,return kvm_pmu_set_msr(vcpu, msr, data);)"];
"1000621" [label="(Call,vcpu_unimpl(vcpu, \"unhandled wrmsr: 0x%x data %llx\n\",\n\t\t\t\t    msr, data))"];
"1000630" [label="(Call,vcpu_unimpl(vcpu, \"ignored wrmsr: 0x%x data %llx\n\",\n\t\t\t\t    msr, data))"];
"1000605" [label="(Call,xen_hvm_config(vcpu, data))"];
"1000629" [label="(Block,)"];
"1000610" [label="(Identifier,vcpu)"];
"1000613" [label="(Call,kvm_pmu_set_msr(vcpu, msr, data))"];
"1000455" [label="(Call,set_msr_mce(vcpu, msr, data))"];
"1000477" [label="(Call,vcpu_unimpl(vcpu, \"unimplemented perfctr wrmsr: \"\n\t\t\t    \"0x%x data 0x%llx\n\", msr, data))"];
"1000575" [label="(Call,guest_cpuid_has_osvw(vcpu))"];
"1000491" [label="(Call,kvm_pmu_msr(vcpu, msr))"];
"1000128" [label="(Identifier,data)"];
"1000592" [label="(Identifier,msr)"];
"1000436" [label="(Call,accumulate_steal_time(vcpu))"];
"1000627" [label="(Literal,1)"];
"1000184" [label="(Call,vcpu_unimpl(vcpu, \"unimplemented MMIO_CONF_BASE wrmsr: \"\n\t\t\t\t    \"0x%llx\n\", data))"];
"1000608" [label="(ControlStructure,if (kvm_pmu_msr(vcpu, msr)))"];
"1000123" [label="(Call,msr_info->index)"];
"1000558" [label="(Call,guest_cpuid_has_osvw(vcpu))"];
"1000623" [label="(Literal,\"unhandled wrmsr: 0x%x data %llx\n\")"];
"1000115" [label="(Block,)"];
"1000632" [label="(Literal,\"ignored wrmsr: 0x%x data %llx\n\")"];
"1000625" [label="(Identifier,data)"];
"1000638" [label="(MethodReturn,int)"];
"1000257" [label="(Call,kvm_x86_ops->adjust_tsc_offset(vcpu, adj, true))"];
"1000439" [label="(Call,kvm_make_request(KVM_REQ_STEAL_UPDATE, vcpu))"];
"1000622" [label="(Identifier,vcpu)"];
"1000630" [label="(Call,vcpu_unimpl(vcpu, \"ignored wrmsr: 0x%x data %llx\n\",\n\t\t\t\t    msr, data))"];
"1000505" [label="(Call,vcpu_unimpl(vcpu, \"disabled perfctr wrmsr: \"\n\t\t\t\t    \"0x%x data 0x%llx\n\", msr, data))"];
"1000595" [label="(Call,vcpu->kvm->arch.xen_hvm_config.msr)"];
"1000606" [label="(Identifier,vcpu)"];
"1000171" [label="(Call,vcpu_unimpl(vcpu, \"unimplemented HWCR wrmsr: 0x%llx\n\",\n\t\t\t\t    data))"];
"1000127" [label="(Call,data = msr_info->data)"];
"1000609" [label="(Call,kvm_pmu_msr(vcpu, msr))"];
"1000620" [label="(Block,)"];
"1000144" [label="(Call,set_efer(vcpu, data))"];
"1000615" [label="(Identifier,msr)"];
"1000621" [label="(Call,vcpu_unimpl(vcpu, \"unhandled wrmsr: 0x%x data %llx\n\",\n\t\t\t\t    msr, data))"];
"1000611" [label="(Identifier,msr)"];
"1000370" [label="(Call,kvm_pv_enable_async_pf(vcpu, data))"];
"1000614" [label="(Identifier,vcpu)"];
"1000593" [label="(Call,msr == vcpu->kvm->arch.xen_hvm_config.msr)"];
"1000590" [label="(ControlStructure,if (msr && (msr == vcpu->kvm->arch.xen_hvm_config.msr)))"];
"1000121" [label="(Call,msr = msr_info->index)"];
"1000619" [label="(Identifier,ignore_msrs)"];
"1000616" [label="(Identifier,data)"];
"1000221" [label="(Call,kvm_set_apic_base(vcpu, data))"];
"1000298" [label="(Call,kvmclock_reset(vcpu))"];
"1000624" [label="(Identifier,msr)"];
"1000113" [label="(MethodParameterIn,struct kvm_vcpu *vcpu)"];
"1000238" [label="(Call,guest_cpuid_has_tsc_adjust(vcpu))"];
"1000635" [label="(ControlStructure,break;)"];
"1000232" [label="(Call,kvm_set_lapic_tscdeadline_msr(vcpu, data))"];
"1000445" [label="(Call,kvm_lapic_enable_pv_eoi(vcpu, data))"];
"1000631" [label="(Identifier,vcpu)"];
"1000633" [label="(Identifier,msr)"];
"1000122" [label="(Identifier,msr)"];
"1000467" [label="(Call,vcpu_unimpl(vcpu, \"unimplemented perfctr wrmsr: \"\n\t\t\t\t    \"0x%x data 0x%llx\n\", msr, data))"];
"1000495" [label="(Call,kvm_pmu_set_msr(vcpu, msr, data))"];
"1000208" [label="(Call,vcpu_unimpl(vcpu, \"%s: MSR_IA32_DEBUGCTLMSR 0x%llx, nop\n\",\n\t\t\t    __func__, data))"];
"1000549" [label="(Call,vcpu_unimpl(vcpu, \"ignored wrmsr: 0x%x data %llx\n\", msr, data))"];
"1000612" [label="(Return,return kvm_pmu_set_msr(vcpu, msr, data);)"];
"1000307" [label="(Call,kvm_make_request(KVM_REQ_CLOCK_UPDATE, vcpu))"];
"1000634" [label="(Identifier,data)"];
"1000594" [label="(Identifier,msr)"];
"1000591" [label="(Call,msr && (msr == vcpu->kvm->arch.xen_hvm_config.msr))"];
"1000609" -> "1000608"  [label="AST: "];
"1000609" -> "1000611"  [label="CFG: "];
"1000610" -> "1000609"  [label="AST: "];
"1000611" -> "1000609"  [label="AST: "];
"1000614" -> "1000609"  [label="CFG: "];
"1000619" -> "1000609"  [label="CFG: "];
"1000609" -> "1000638"  [label="DDG: "];
"1000113" -> "1000609"  [label="DDG: "];
"1000591" -> "1000609"  [label="DDG: "];
"1000609" -> "1000613"  [label="DDG: "];
"1000609" -> "1000613"  [label="DDG: "];
"1000609" -> "1000621"  [label="DDG: "];
"1000609" -> "1000621"  [label="DDG: "];
"1000609" -> "1000630"  [label="DDG: "];
"1000609" -> "1000630"  [label="DDG: "];
"1000113" -> "1000112"  [label="AST: "];
"1000113" -> "1000638"  [label="DDG: "];
"1000113" -> "1000144"  [label="DDG: "];
"1000113" -> "1000171"  [label="DDG: "];
"1000113" -> "1000184"  [label="DDG: "];
"1000113" -> "1000208"  [label="DDG: "];
"1000113" -> "1000221"  [label="DDG: "];
"1000113" -> "1000232"  [label="DDG: "];
"1000113" -> "1000238"  [label="DDG: "];
"1000113" -> "1000257"  [label="DDG: "];
"1000113" -> "1000298"  [label="DDG: "];
"1000113" -> "1000307"  [label="DDG: "];
"1000113" -> "1000370"  [label="DDG: "];
"1000113" -> "1000436"  [label="DDG: "];
"1000113" -> "1000439"  [label="DDG: "];
"1000113" -> "1000445"  [label="DDG: "];
"1000113" -> "1000455"  [label="DDG: "];
"1000113" -> "1000467"  [label="DDG: "];
"1000113" -> "1000477"  [label="DDG: "];
"1000113" -> "1000491"  [label="DDG: "];
"1000113" -> "1000495"  [label="DDG: "];
"1000113" -> "1000505"  [label="DDG: "];
"1000113" -> "1000549"  [label="DDG: "];
"1000113" -> "1000558"  [label="DDG: "];
"1000113" -> "1000575"  [label="DDG: "];
"1000113" -> "1000605"  [label="DDG: "];
"1000113" -> "1000613"  [label="DDG: "];
"1000113" -> "1000621"  [label="DDG: "];
"1000113" -> "1000630"  [label="DDG: "];
"1000591" -> "1000590"  [label="AST: "];
"1000591" -> "1000592"  [label="CFG: "];
"1000591" -> "1000593"  [label="CFG: "];
"1000592" -> "1000591"  [label="AST: "];
"1000593" -> "1000591"  [label="AST: "];
"1000606" -> "1000591"  [label="CFG: "];
"1000610" -> "1000591"  [label="CFG: "];
"1000591" -> "1000638"  [label="DDG: "];
"1000591" -> "1000638"  [label="DDG: "];
"1000591" -> "1000638"  [label="DDG: "];
"1000593" -> "1000591"  [label="DDG: "];
"1000593" -> "1000591"  [label="DDG: "];
"1000121" -> "1000591"  [label="DDG: "];
"1000593" -> "1000595"  [label="CFG: "];
"1000594" -> "1000593"  [label="AST: "];
"1000595" -> "1000593"  [label="AST: "];
"1000593" -> "1000638"  [label="DDG: "];
"1000121" -> "1000593"  [label="DDG: "];
"1000121" -> "1000115"  [label="AST: "];
"1000121" -> "1000123"  [label="CFG: "];
"1000122" -> "1000121"  [label="AST: "];
"1000123" -> "1000121"  [label="AST: "];
"1000128" -> "1000121"  [label="CFG: "];
"1000121" -> "1000638"  [label="DDG: "];
"1000121" -> "1000638"  [label="DDG: "];
"1000121" -> "1000455"  [label="DDG: "];
"1000121" -> "1000467"  [label="DDG: "];
"1000121" -> "1000477"  [label="DDG: "];
"1000121" -> "1000491"  [label="DDG: "];
"1000121" -> "1000549"  [label="DDG: "];
"1000613" -> "1000612"  [label="AST: "];
"1000613" -> "1000616"  [label="CFG: "];
"1000614" -> "1000613"  [label="AST: "];
"1000615" -> "1000613"  [label="AST: "];
"1000616" -> "1000613"  [label="AST: "];
"1000612" -> "1000613"  [label="CFG: "];
"1000613" -> "1000638"  [label="DDG: "];
"1000613" -> "1000638"  [label="DDG: "];
"1000613" -> "1000638"  [label="DDG: "];
"1000613" -> "1000638"  [label="DDG: "];
"1000613" -> "1000612"  [label="DDG: "];
"1000127" -> "1000613"  [label="DDG: "];
"1000612" -> "1000608"  [label="AST: "];
"1000638" -> "1000612"  [label="CFG: "];
"1000612" -> "1000638"  [label="DDG: "];
"1000621" -> "1000620"  [label="AST: "];
"1000621" -> "1000625"  [label="CFG: "];
"1000622" -> "1000621"  [label="AST: "];
"1000623" -> "1000621"  [label="AST: "];
"1000624" -> "1000621"  [label="AST: "];
"1000625" -> "1000621"  [label="AST: "];
"1000627" -> "1000621"  [label="CFG: "];
"1000621" -> "1000638"  [label="DDG: "];
"1000621" -> "1000638"  [label="DDG: "];
"1000621" -> "1000638"  [label="DDG: "];
"1000621" -> "1000638"  [label="DDG: "];
"1000127" -> "1000621"  [label="DDG: "];
"1000630" -> "1000629"  [label="AST: "];
"1000630" -> "1000634"  [label="CFG: "];
"1000631" -> "1000630"  [label="AST: "];
"1000632" -> "1000630"  [label="AST: "];
"1000633" -> "1000630"  [label="AST: "];
"1000634" -> "1000630"  [label="AST: "];
"1000635" -> "1000630"  [label="CFG: "];
"1000630" -> "1000638"  [label="DDG: "];
"1000630" -> "1000638"  [label="DDG: "];
"1000630" -> "1000638"  [label="DDG: "];
"1000630" -> "1000638"  [label="DDG: "];
"1000127" -> "1000630"  [label="DDG: "];
}
