/*
 * Copyright (C) 2014-2015 Altera Corporation <www.altera.com>
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program.  If not, see <http://www.gnu.org/licenses/>.
 */

/dts-v1/;
#include "socfpga_arria10_hanpilot.dtsi"
#include <dt-bindings/iio/frequency/ad9528.h>
#include <dt-bindings/interrupt-controller/irq.h>

&mmc {
	status = "okay";
	cap-sd-highspeed;
	broken-cd;
	bus-width = <4>;
};

&eccmgr {
	sdmmca-ecc@ff8c2c00 {
		compatible = "altr,socfpga-sdmmc-ecc";
		reg = <0xff8c2c00 0x400>;
		altr,ecc-parent = <&mmc>;
		interrupts = <15 IRQ_TYPE_LEVEL_HIGH>,
			     <47 IRQ_TYPE_LEVEL_HIGH>,
			     <16 IRQ_TYPE_LEVEL_HIGH>,
			     <48 IRQ_TYPE_LEVEL_HIGH>;
	};
};

/ {
	clocks {
		sys_clk: sys_clk {
			#clock-cells = <0>;
			compatible = "fixed-clock";
			clock-frequency = <100000000>;
			clock-output-names = "system_clock";
		};

		dma_clk: dma_clk {
			#clock-cells = <0x0>;
			compatible = "fixed-clock";
			clock-frequency = <250000000>;
			clock-output-names = "dma_clk";
		};
	};

	soc {
		sys_hps_bridges: bridge@ff200000 {
			compatible = "simple-bus";
			reg = <0xff200000 0x00200000>;
			#address-cells = <1>;
			#size-cells = <1>;
			ranges = <0x00000000 0xff200000 0x00200000>;
			
      sys_i2c: i2c@80 {
        compatible = "altr,softip-i2c-v1.0";
        reg = <0x00000080 0x00000040>;
        interrupt-parent = <&intc>;
        interrupts = <0 34 IRQ_TYPE_LEVEL_HIGH>;
        clocks = <&sys_clk>;
        clock-frequency = <400000>;
        #address-cells = <1>;
        #size-cells = <0>;
        fifo-size = <64>;

        tmp@1C {
          compatible = "ti,tmp441";
          reg = <0x1C>;
        };
        
        max6650@48 {
          reg = <0x48>;
          compatible = "maxim,max6650";
          maxim,fan-microvolt = <12000000>;
          maxim,fan-prescale = <4>;
          maxim,fan-target-rpm = <6000>;
        };
        
        ltc2945@6A {
          compatible = "ltc2945";
          reg = <0x6A>;
        };
        

        mpu9250@69 {
          compatible = "invensense,mpu9250";
          reg = <0x69>;
          interrupt-parent = <&intc>;
          interrupts = <0 51 IRQ_TYPE_LEVEL_HIGH>;
        };

      };
      
      fmc_i2c: i2c@C0 {
        compatible = "altr,softip-i2c-v1.0";
        reg = <0x000000C0 0x00000040>;
        interrupt-parent = <&intc>;
        interrupts = <0 35 IRQ_TYPE_LEVEL_HIGH>;
        clocks = <&sys_clk>;
        clock-frequency = <400000>;
        #address-cells = <1>;
        #size-cells = <0>;
        fifo-size = <128>;

        eeprom@50 {
          compatible = "at24,24c02";
          reg = <0x50>;
        };

        eeprom@54 {
          compatible = "at24,24c02";
          reg = <0x54>;
        };

        ad7291@2f {
          compatible = "adi,ad7291";
          reg = <0x2f>;
        };

      };
			
      sys_gpio_bd: sys-gpio-bd@10 {
				compatible = "altr,pio-16.0", "altr,pio-1.0";
				reg = <0x00000010 0x00000010>;
				altr,gpio-bank-width = <32>;
				#gpio-cells = <2>;
				gpio-controller;
			};
			
      sys_gpio_in: sys-gpio-in@0 {
				compatible = "altr,pio-16.0", "altr,pio-1.0";
				reg = <0x00000000 0x00000010>;
				altr,gpio-bank-width = <32>;
				#gpio-cells = <2>;
				gpio-controller;
			};

			sys_gpio_out: gpio@20 {
				compatible = "altr,pio-1.0";
				reg = <0x00000020 0x00000010>;
				altr,gpio-bank-width = <32>;
				resetvalue = <0>;
				#gpio-cells = <2>;
				gpio-controller;
			};

			sys_spi: spi@40 {
				compatible = "altr,spi-1.0";
				reg = <0x00000040 0x00000020>;
				interrupt-parent = <&intc>;
				interrupts = <0 26 IRQ_TYPE_LEVEL_HIGH>;
				#address-cells = <0x1>;
				#size-cells = <0x0>;
			};
			
			axi_ad9371_tx_jesd: axi-jesd204-tx@20000 {
				compatible = "adi,axi-jesd204-tx-1.0";
				reg = <0x00020000 0x4000>;

				interrupt-parent = <&intc>;
				interrupts = <0 28 IRQ_TYPE_LEVEL_HIGH>;

				clocks = <&sys_clk>, <&tx_device_clk_pll>, <&axi_ad9371_tx_xcvr>;
				clock-names = "s_axi_aclk", "device_clk", "lane_clk";

				adi,octets-per-frame = <2>;
				adi,frames-per-multiframe = <32>;
				adi,converter-resolution = <14>;
				adi,bits-per-sample = <16>;
				adi,converters-per-device = <4>;
				adi,control-bits-per-sample = <2>;

				#clock-cells = <0>;
				clock-output-names = "jesd_tx_lane_clk";
			};

			axi_ad9371_rx_jesd: axi-jesd204-rx@30000 {
				compatible = "adi,axi-jesd204-rx-1.0";
				reg = <0x00030000 0x4000>;

				interrupt-parent = <&intc>;
				interrupts = <0 27 IRQ_TYPE_LEVEL_HIGH>;

				clocks = <&sys_clk>, <&rx_device_clk_pll>, <&axi_ad9371_rx_xcvr>;
				clock-names = "s_axi_aclk", "device_clk", "lane_clk";

				adi,octets-per-frame = <4>;
				adi,frames-per-multiframe = <32>;
				adi,converter-resolution = <16>;
				adi,bits-per-sample = <16>;
				adi,converters-per-device = <4>;

				#clock-cells = <0>;
				clock-output-names = "jesd_rx_lane_clk";
			};

			axi_ad9371_rx_os_jesd: axi-jesd204-rx@40000 {
				compatible = "adi,axi-jesd204-rx-1.0";
				reg = <0x00040000 0x4000>;

				interrupt-parent = <&intc>;
				interrupts = <0 29 IRQ_TYPE_LEVEL_HIGH>;

				clocks = <&sys_clk>, <&rx_os_device_clk_pll>, <&axi_ad9371_rx_os_xcvr>;
				clock-names = "s_axi_aclk", "device_clk", "lane_clk";

				adi,octets-per-frame = <2>;
				adi,frames-per-multiframe = <32>;
				adi,converter-resolution = <16>;
				adi,bits-per-sample = <16>;
				adi,converters-per-device = <4>;

				#clock-cells = <0>;
				clock-output-names = "jesd_rx_os_lane_clk";
			};

			axi_ad9371_tx_xcvr: axi-ad9371-tx-xcvr@24000 {
				compatible = "adi,altera-adxcvr-1.00.a";
				reg = <0x00024000 0x00001000>,
					<0x00026000 0x00001000>,
					<0x00028000 0x00001000>,
					<0x00029000 0x00001000>,
					<0x0002a000 0x00001000>,
					<0x0002b000 0x00001000>;
				reg-names = "adxcvr", "atx-pll", "adxcfg-0", "adxcfg-1", "adxcfg-2", "adxcfg-3";

				clocks = <&clk0_ad9528 1>, <&tx_device_clk_pll>;
				clock-names = "ref", "link";

				#clock-cells = <0>;
				clock-output-names = "jesd204_tx_lane_clock";
			};

			axi_ad9371_rx_xcvr: axi-ad9371-rx-xcvr@34000 {
				compatible = "adi,altera-adxcvr-1.00.a";
				reg = <0x00034000 0x00001000>,
					<0x00038000 0x00001000>,
					<0x00039000 0x00001000>;
				reg-names = "adxcvr", "adxcfg-0", "adxcfg-1";

				clocks = <&clk0_ad9528 1>, <&rx_device_clk_pll>;
				clock-names = "ref", "link";

				#clock-cells = <0>;
				clock-output-names = "jesd204_rx_lane_clock";
			};

			axi_ad9371_rx_os_xcvr: axi-ad9371-rx-os-xcvr@44000 {
				compatible = "adi,altera-adxcvr-1.00.a";
				reg = <0x00044000 0x00001000>,
					<0x00048000 0x00001000>,
					<0x00049000 0x00001000>;
				reg-names = "adxcvr", "adxcfg-0", "adxcfg-1";

				clocks = <&clk0_ad9528 1>, <&rx_os_device_clk_pll>;
				clock-names = "ref", "link";

				#clock-cells = <0>;
				clock-output-names = "jesd204_rx_os_lane_clock";
			};

			axi_ad9371_tx_dma: axi-ad9371-tx-dma@2c000 {
				compatible = "adi,axi-dmac-1.00.a";
				reg = <0x0002c000 0x00004000>;
				interrupt-parent = <&intc>;
				interrupts = <0 30 IRQ_TYPE_LEVEL_HIGH>;
				#dma-cells = <1>;
				clocks = <&dma_clk>;

				adi,channels {
					#size-cells = <0>;
					#address-cells = <1>;
					dma-channel@0 {
						reg = <0>;
						adi,source-bus-width = <128>;
						adi,source-bus-type = <0>;
						adi,destination-bus-width = <128>;
						adi,destination-bus-type = <1>;
					};
				};
			};

			axi_ad9371_rx_dma: axi-ad9371-rx-dma@3c000 {
				compatible = "adi,axi-dmac-1.00.a";
				reg = <0x0003c000 0x00004000>;
				interrupt-parent = <&intc>;
				interrupts = <0 31 IRQ_TYPE_LEVEL_HIGH>;
				#dma-cells = <1>;
				clocks = <&dma_clk>;

				adi,channels {
					#size-cells = <0>;
					#address-cells = <1>;
					dma-channel@0 {
						reg = <0>;
						adi,source-bus-width = <64>;
						adi,source-bus-type = <2>;
						adi,destination-bus-width = <128>;
						adi,destination-bus-type = <0>;
					};
				};
			};

			axi_ad9371_rx_os_dma: axi-ad9371-rx-os-dma@4c000 {
				compatible = "adi,axi-dmac-1.00.a";
				reg = <0x0004c000 0x00004000>;
				interrupt-parent = <&intc>;
				interrupts = <0 32 IRQ_TYPE_LEVEL_HIGH>;
				#dma-cells = <1>;
				clocks = <&dma_clk>;

				adi,channels {
					#size-cells = <0>;
					#address-cells = <1>;
					dma-channel@0 {
						reg = <0>;
						adi,source-bus-width = <64>;
						adi,source-bus-type = <2>;
						adi,destination-bus-width = <128>;
						adi,destination-bus-type = <0>;
					};
				};
			};

			axi_ad9371_rx: axi-ad9371-rx-hpc@50000 {
				compatible = "adi,axi-ad9371-rx-1.0";
				reg = <0x00050000 0x00008000>;
				dmas = <&axi_ad9371_rx_dma 0>;
				dma-names = "rx";
				spibus-connected = <&trx0_ad9371>;
			};

			axi_ad9371_tx: axi-ad9371-tx-hpc@54000 {
				compatible = "adi,axi-ad9371-tx-1.0";
				reg = <0x00054000 0x00004000>;
				dmas = <&axi_ad9371_tx_dma 0>;
				dma-names = "tx";
				clocks = <&trx0_ad9371 2>;
				clock-names = "sampl_clk";
				spibus-connected = <&trx0_ad9371>;
				adi,axi-pl-fifo-enable;
				plddrbypass-gpios = <&sys_gpio_out 28 0>;
			};

			xcvr_rx_os_core: axi-ad9371-rx-obs-hpc@58000 {
				compatible = "adi,axi-ad9371-obs-1.0";
				reg = <0x00058000 0x00001000>;
				dmas = <&axi_ad9371_rx_os_dma 0>;
				dma-names = "rx";
				clocks = <&trx0_ad9371 1>;
				clock-names = "sampl_clk";
			};

			tx_device_clk_pll: altera-a10-fpll@25000 {
				compatible = "altr,a10-fpll";
				reg = <0x00025000 0x1000>;
				clocks = <&clk0_ad9528 1>;

				#clock-cells = <0>;
				clock-output-names = "jesd204_tx_link_clock";
			};

			rx_device_clk_pll: altera-a10-fpll@35000 {
				compatible = "altr,a10-fpll";
				reg = <0x00035000 0x1000>;
				clocks = <&clk0_ad9528 1>;

				#clock-cells = <0>;
				clock-output-names = "jesd204_rx_link_clock";
			};

			rx_os_device_clk_pll: altera-a10-fpll@45000 {
				compatible = "altr,a10-fpll";
				reg = <0x00045000 0x1000>;
				clocks = <&clk0_ad9528 1>;

				#clock-cells = <0>;
				clock-output-names = "jesd204_rx_os_link_clock";
			};
    };
  };
};

#define fmc_spi sys_spi

#include "adi-adrv9371.dtsi"

&clk0_ad9528 {
	reg = <0>;
	reset-gpios = <&sys_gpio_out 27 0>;
};

&trx0_ad9371 {
	reg = <1>;
	reset-gpios = <&sys_gpio_out 20 0>;
	test-gpios = <&sys_gpio_out 21 0>;
	sysref_req-gpios = <&sys_gpio_out 26 0>;
	rx2_enable-gpios = <&sys_gpio_out 22 0>;
	rx1_enable-gpios = <&sys_gpio_out 23 0>;
	tx2_enable-gpios = <&sys_gpio_out 24 0>;
	tx1_enable-gpios = <&sys_gpio_out 25 0>;
};

