irq_set_chip_and_handler	,	F_36
parent	,	V_113
irq_set_chained_handler	,	F_30
DIV_ROUND_UP	,	F_41
saved_spi_enable	,	V_76
shift	,	V_37
gic_data	,	V_4
hwirq	,	V_7
GIC_DIST_CONFIG	,	V_29
irq_controller_lock	,	V_9
writel_relaxed	,	F_7
irq_set_type	,	V_28
enablemask	,	V_19
bit	,	V_40
irq_set_chip_data	,	F_38
"unable to map gic dist registers\n"	,	L_2
dist_base	,	V_5
cpu_online_mask	,	V_39
irq_desc	,	V_47
do_bad_IRQ	,	F_24
irq_domain	,	V_63
CPU_CLUSTER_PM_EXIT	,	V_89
val	,	V_24
GIC_CPU_INTACK	,	V_54
unlikely	,	F_23
gic_dist_init	,	F_31
mask_val	,	V_33
saved_spi_target	,	V_75
gic_mask_irq	,	F_5
node	,	V_112
CONFIG_SMP	,	F_32
gic_cpu_base	,	F_3
IRQ_TYPE_LEVEL_HIGH	,	V_26
domain	,	V_56
GIC_DIST_TARGET	,	V_36
IRQF_NOAUTOEN	,	V_69
GIC_DIST_CTR	,	V_103
force	,	V_34
of_node	,	V_98
cmd	,	V_82
chained_irq_enter	,	F_21
irq_data	,	V_1
irq_retrigger	,	V_30
out_hwirq	,	V_96
status	,	V_53
irq_mask	,	V_12
ENODEV	,	V_115
nr_irq	,	V_104
gic_handle_cascade_irq	,	F_18
irq_domain_to_irq	,	F_22
flags	,	V_109
IRQ_SET_MASK_OK	,	V_42
gic_retrigger	,	F_13
device_node	,	V_92
enabled	,	V_23
irq_get_handler_data	,	F_19
out	,	V_55
GIC_DIST_ENABLE_SET	,	V_14
__alloc_percpu	,	F_48
gic_secondary_init	,	F_58
gic_cascade_irq	,	F_27
gic_dist_save	,	F_40
irq_data_get_irq_chip_data	,	F_2
enableoff	,	V_20
BUG	,	F_28
irq_start	,	V_100
IS_ERR_VALUE	,	F_55
irq_base	,	V_105
chip_data	,	V_49
IRQF_VALID	,	V_68
irq_set_percpu_devid	,	F_35
map	,	V_110
"unable to map gic cpu registers\n"	,	L_3
irq_alloc_descs	,	F_53
cpumask	,	V_32
chip	,	V_51
controller	,	V_93
d	,	V_2
__cpuinit	,	T_4
irq	,	V_46
i	,	V_61
gic_chip	,	V_66
gic_set_wake	,	F_17
IRQ_TYPE_EDGE_RISING	,	V_27
EINVAL	,	V_25
numa_node_id	,	F_54
GIC_DIST_ENABLE_CLEAR	,	V_10
v	,	V_83
__init	,	T_3
of_iomap	,	F_64
self	,	V_81
nr_cpu_ids	,	V_41
smp_processor_id	,	F_33
notifier_block	,	V_80
confoff	,	V_22
GIC_CPU_EOI	,	V_16
confmask	,	V_21
cpu_pm_register_notifier	,	F_50
saved_spi_conf	,	V_74
gic_irq_domain_ops	,	V_108
gic_unmask_irq	,	F_9
gic_of_init	,	F_62
gic_irq	,	F_4
gic_cnt	,	V_114
__iomem	,	T_1
gic_cpu_save	,	F_43
gic_dist_restore	,	F_42
gic_chip_data	,	V_3
__this_cpu_ptr	,	F_44
GIC_DIST_CTRL	,	V_64
hwirq_base	,	V_101
u32	,	T_2
reg	,	V_35
CPU_CLUSTER_PM_ENTER	,	V_87
intspec	,	V_94
cpu_logical_map	,	F_16
irq_domain_for_each_irq	,	F_34
saved_ppi_enable	,	V_78
priv	,	V_106
CPU_PM_ENTER_FAILED	,	V_85
ret	,	V_44
CPU_PM_EXIT	,	V_86
"Cannot allocate irq_descs @ IRQ%d, assuming pre-allocated\n"	,	L_1
CPU_PM_ENTER	,	V_84
irq_domain_add	,	F_57
CPU_CLUSTER_PM_ENTER_FAILED	,	V_88
cpumask_any_and	,	F_15
cpu	,	V_38
gic_irqs	,	V_62
handle_fasteoi_irq	,	V_70
gic_raise_softirq	,	F_59
gic_init	,	F_52
WARN	,	F_56
GIC_DIST_PRI	,	V_65
dsb	,	F_61
readl_relaxed	,	F_12
ops	,	V_107
IRQF_PROBE	,	V_71
out_type	,	V_97
IRQ_TYPE_SENSE_MASK	,	V_99
irq_of_parse_and_map	,	F_66
generic_handle_irq	,	F_25
raw_spin_lock	,	F_6
gic_nr	,	V_58
irq_set_wake	,	V_45
gicirq	,	V_18
saved_ppi_conf	,	V_79
desc	,	V_48
gic	,	V_60
GIC_CPU_CTRL	,	V_73
irq_get_chip	,	F_20
chained_irq_exit	,	F_26
ENXIO	,	V_31
gic_pm_init	,	F_47
BUG_ON	,	F_49
of_node_get	,	F_65
gic_set_type	,	F_11
intsize	,	V_95
GIC_DIST_SOFTINT	,	V_111
raw_spin_unlock	,	F_8
gic_cpu_restore	,	F_45
for_each_cpu	,	F_60
cpu_base	,	V_6
NR_IRQS	,	V_57
gic_arch_extn	,	V_11
irq_chip	,	V_50
mask	,	V_8
on	,	V_43
handle_percpu_devid_irq	,	V_67
MAX_GIC_NR	,	V_59
gic_dist_base	,	F_1
irq_unmask	,	V_13
cascade_irq	,	V_52
WARN_ON	,	F_63
NOTIFY_OK	,	V_90
set_irq_flags	,	F_37
ptr	,	V_77
gic_cpu_init	,	F_39
GIC_CPU_PRIMASK	,	V_72
gic_irq_domain_dt_translate	,	F_51
irq_eoi	,	V_15
gic_notifier_block	,	V_91
gic_notifier	,	F_46
gic_eoi_irq	,	F_10
irq_set_handler_data	,	F_29
gic_cpu_base_addr	,	V_102
gic_set_affinity	,	F_14
base	,	V_17
