Determining the location of the ModelSim executable...

Using: D:\intelFPGA_lite\18.1\modelsim_ase\win32aloem

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off Pipeline -c TopDE --vector_source="C:/Users/raulm/OneDrive/Documents/code/oac/OAC-2025-2/LAB4/TopDE.vwf" --testbench_file="C:/Users/raulm/OneDrive/Documents/code/oac/OAC-2025-2/LAB4/simulation/qsim/TopDE.vwf.vt"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Tue Dec 09 21:23:57 2025
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off Pipeline -c TopDE --vector_source=C:/Users/raulm/OneDrive/Documents/code/oac/OAC-2025-2/LAB4/TopDE.vwf --testbench_file=C:/Users/raulm/OneDrive/Documents/code/oac/OAC-2025-2/LAB4/simulation/qsim/TopDE.vwf.vt
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

ng (201005): Ignoring output pin "DEBUG_WriteBack_Data[13]" in vector source file when writing test bench files

Completed successfully. 

Completed successfully. 

**** Generating the timing simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=off --flatten_buses=off --timescale=1ps --tool=modelsim_oem --format=verilog --output_directory="C:/Users/raulm/OneDrive/Documents/code/oac/OAC-2025-2/LAB4/simulation/qsim/" Pipeline -c TopDE

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Tue Dec 09 21:23:58 2025
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=off --flatten_buses=off --timescale=1ps --tool=modelsim_oem --format=verilog --output_directory=C:/Users/raulm/OneDrive/Documents/code/oac/OAC-2025-2/LAB4/simulation/qsim/ Pipeline -c TopDE
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file TopDE_6_1200mv_85c_slow.vo in folder "C:/Users/raulm/OneDrive/Documents/code/oac/OAC-2025-2/LAB4/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file TopDE_6_1200mv_0c_slow.vo in folder "C:/Users/raulm/OneDrive/Documents/code/oac/OAC-2025-2/LAB4/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file TopDE_min_1200mv_0c_fast.vo in folder "C:/Users/raulm/OneDrive/Documents/code/oac/OAC-2025-2/LAB4/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file TopDE.vo in folder "C:/Users/raulm/OneDrive/Documents/code/oac/OAC-2025-2/LAB4/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file TopDE_6_1200mv_85c_v_slow.sdo in folder "C:/Users/raulm/OneDrive/Documents/code/oac/OAC-2025-2/LAB4/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file TopDE_6_1200mv_0c_v_slow.sdo in folder "C:/Users/raulm/OneDrive/Documents/code/oac/OAC-2025-2/LAB4/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file TopDE_min_1200mv_0c_v_fast.sdo in folder "C:/Users/raulm/OneDrive/Documents/code/oac/OAC-2025-2/LAB4/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file TopDE_v.sdo in folder "C:/Users/raulm/OneDrive/Documents/code/oac/OAC-2025-2/LAB4/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4693 megabytes
    Info: Processing ended: Tue Dec 09 21:24:02 2025
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04

Completed successfully. 

**** Generating the ModelSim .do script ****

C:/Users/raulm/OneDrive/Documents/code/oac/OAC-2025-2/LAB4/simulation/qsim/Pipeline.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

D:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vsim -c -do Pipeline.do

Reading D:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl

# 10.5b

# do Pipeline.do

# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:24:02 on Dec 09,2025
# vlog -work work TopDE.vo 
# -- Compiling module TopDE

# 
# Top level modules:
# 	TopDE
# End time: 21:24:03 on Dec 09,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0

# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:24:03 on Dec 09,2025
# vlog -work work TopDE.vwf.vt 
# -- Compiling module TopDE_vlg_vec_tst
# 
# Top level modules:
# 	TopDE_vlg_vec_tst
# End time: 21:24:03 on Dec 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# vsim -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.TopDE_vlg_vec_tst 
# Start time: 21:24:03 on Dec 09,2025
# Loading work.TopDE_vlg_vec_tst
# Loading work.TopDE
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# SDF 10.5b Compiler 2016.10 Oct  5 2016
# 
# Loading instances from TopDE_v.sdo
# ** Warning: (vsim-3017) TopDE.vwf.vt(55): [TFMPC] - Too few port connections. Expected 24, found 20.
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1 File: TopDE.vo
# ** Warning: (vsim-3722) TopDE.vwf.vt(55): [TFMPC] - Missing connection for port 'altera_reserved_tms'.
# ** Warning: (vsim-3722) TopDE.vwf.vt(55): [TFMPC] - Missing connection for port 'altera_reserved_tck'.
# ** Warning: (vsim-3722) TopDE.vwf.vt(55): [TFMPC] - Missing connection for port 'altera_reserved_tdi'.
# ** Warning: (vsim-3722) TopDE.vwf.vt(55): [TFMPC] - Missing connection for port 'altera_reserved_tdo'.
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 13622 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# Loading timing data from TopDE_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst File: TopDE.vwf.vt
# after#25

# ** Error: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_primitives.v(290): $hold( posedge clk &&& nosloadsclr:9970 ps, d:10060 ps, 157 ps );
#    Time: 10060 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\PIP1|EXMEM|alu_zero_out 
# Simulation time: 173563 ps

# ** Note: $finish    : TopDE.vwf.vt(80)
#    Time: 1 us  Iteration: 0  Instance: /TopDE_vlg_vec_tst
# End time: 21:24:07 on Dec 09,2025, Elapsed time: 0:00:04
# Errors: 1, Warnings: 6

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading C:/Users/raulm/OneDrive/Documents/code/oac/OAC-2025-2/LAB4/TopDE.vwf...

Reading C:/Users/raulm/OneDrive/Documents/code/oac/OAC-2025-2/LAB4/simulation/qsim/Pipeline.msim.vcd...

Processing channel transitions... 

Warning: Estado[3] - signal not found in VCD.

Warning: Estado[2] - signal not found in VCD.

Warning: Estado[1] - signal not found in VCD.

Warning: Estado[0] - signal not found in VCD.

Writing the resulting VWF to C:/Users/raulm/OneDrive/Documents/code/oac/OAC-2025-2/LAB4/simulation/qsim/Pipeline_20251209212407.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.