$comment
	File created using the following command:
		vcd file atv1aula1.msim.vcd -direction
$end
$date
	Tue Nov 01 12:18:54 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module toplevel_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " conteudo_ULA [31] $end
$var wire 1 # conteudo_ULA [30] $end
$var wire 1 $ conteudo_ULA [29] $end
$var wire 1 % conteudo_ULA [28] $end
$var wire 1 & conteudo_ULA [27] $end
$var wire 1 ' conteudo_ULA [26] $end
$var wire 1 ( conteudo_ULA [25] $end
$var wire 1 ) conteudo_ULA [24] $end
$var wire 1 * conteudo_ULA [23] $end
$var wire 1 + conteudo_ULA [22] $end
$var wire 1 , conteudo_ULA [21] $end
$var wire 1 - conteudo_ULA [20] $end
$var wire 1 . conteudo_ULA [19] $end
$var wire 1 / conteudo_ULA [18] $end
$var wire 1 0 conteudo_ULA [17] $end
$var wire 1 1 conteudo_ULA [16] $end
$var wire 1 2 conteudo_ULA [15] $end
$var wire 1 3 conteudo_ULA [14] $end
$var wire 1 4 conteudo_ULA [13] $end
$var wire 1 5 conteudo_ULA [12] $end
$var wire 1 6 conteudo_ULA [11] $end
$var wire 1 7 conteudo_ULA [10] $end
$var wire 1 8 conteudo_ULA [9] $end
$var wire 1 9 conteudo_ULA [8] $end
$var wire 1 : conteudo_ULA [7] $end
$var wire 1 ; conteudo_ULA [6] $end
$var wire 1 < conteudo_ULA [5] $end
$var wire 1 = conteudo_ULA [4] $end
$var wire 1 > conteudo_ULA [3] $end
$var wire 1 ? conteudo_ULA [2] $end
$var wire 1 @ conteudo_ULA [1] $end
$var wire 1 A conteudo_ULA [0] $end
$var wire 1 B end_REGD [4] $end
$var wire 1 C end_REGD [3] $end
$var wire 1 D end_REGD [2] $end
$var wire 1 E end_REGD [1] $end
$var wire 1 F end_REGD [0] $end
$var wire 1 G end_REGS [4] $end
$var wire 1 H end_REGS [3] $end
$var wire 1 I end_REGS [2] $end
$var wire 1 J end_REGS [1] $end
$var wire 1 K end_REGS [0] $end
$var wire 1 L end_REGT [4] $end
$var wire 1 M end_REGT [3] $end
$var wire 1 N end_REGT [2] $end
$var wire 1 O end_REGT [1] $end
$var wire 1 P end_REGT [0] $end
$var wire 1 Q instrucao [5] $end
$var wire 1 R instrucao [4] $end
$var wire 1 S instrucao [3] $end
$var wire 1 T instrucao [2] $end
$var wire 1 U instrucao [1] $end
$var wire 1 V instrucao [0] $end
$var wire 1 W KEY [3] $end
$var wire 1 X KEY [2] $end
$var wire 1 Y KEY [1] $end
$var wire 1 Z KEY [0] $end
$var wire 1 [ OP [1] $end
$var wire 1 \ OP [0] $end
$var wire 1 ] WR_enable $end

$scope module i1 $end
$var wire 1 ^ gnd $end
$var wire 1 _ vcc $end
$var wire 1 ` unknown $end
$var wire 1 a devoe $end
$var wire 1 b devclrn $end
$var wire 1 c devpor $end
$var wire 1 d ww_devoe $end
$var wire 1 e ww_devclrn $end
$var wire 1 f ww_devpor $end
$var wire 1 g ww_CLOCK_50 $end
$var wire 1 h ww_KEY [3] $end
$var wire 1 i ww_KEY [2] $end
$var wire 1 j ww_KEY [1] $end
$var wire 1 k ww_KEY [0] $end
$var wire 1 l ww_OP [1] $end
$var wire 1 m ww_OP [0] $end
$var wire 1 n ww_WR_enable $end
$var wire 1 o ww_instrucao [5] $end
$var wire 1 p ww_instrucao [4] $end
$var wire 1 q ww_instrucao [3] $end
$var wire 1 r ww_instrucao [2] $end
$var wire 1 s ww_instrucao [1] $end
$var wire 1 t ww_instrucao [0] $end
$var wire 1 u ww_conteudo_ULA [31] $end
$var wire 1 v ww_conteudo_ULA [30] $end
$var wire 1 w ww_conteudo_ULA [29] $end
$var wire 1 x ww_conteudo_ULA [28] $end
$var wire 1 y ww_conteudo_ULA [27] $end
$var wire 1 z ww_conteudo_ULA [26] $end
$var wire 1 { ww_conteudo_ULA [25] $end
$var wire 1 | ww_conteudo_ULA [24] $end
$var wire 1 } ww_conteudo_ULA [23] $end
$var wire 1 ~ ww_conteudo_ULA [22] $end
$var wire 1 !! ww_conteudo_ULA [21] $end
$var wire 1 "! ww_conteudo_ULA [20] $end
$var wire 1 #! ww_conteudo_ULA [19] $end
$var wire 1 $! ww_conteudo_ULA [18] $end
$var wire 1 %! ww_conteudo_ULA [17] $end
$var wire 1 &! ww_conteudo_ULA [16] $end
$var wire 1 '! ww_conteudo_ULA [15] $end
$var wire 1 (! ww_conteudo_ULA [14] $end
$var wire 1 )! ww_conteudo_ULA [13] $end
$var wire 1 *! ww_conteudo_ULA [12] $end
$var wire 1 +! ww_conteudo_ULA [11] $end
$var wire 1 ,! ww_conteudo_ULA [10] $end
$var wire 1 -! ww_conteudo_ULA [9] $end
$var wire 1 .! ww_conteudo_ULA [8] $end
$var wire 1 /! ww_conteudo_ULA [7] $end
$var wire 1 0! ww_conteudo_ULA [6] $end
$var wire 1 1! ww_conteudo_ULA [5] $end
$var wire 1 2! ww_conteudo_ULA [4] $end
$var wire 1 3! ww_conteudo_ULA [3] $end
$var wire 1 4! ww_conteudo_ULA [2] $end
$var wire 1 5! ww_conteudo_ULA [1] $end
$var wire 1 6! ww_conteudo_ULA [0] $end
$var wire 1 7! ww_end_REGS [4] $end
$var wire 1 8! ww_end_REGS [3] $end
$var wire 1 9! ww_end_REGS [2] $end
$var wire 1 :! ww_end_REGS [1] $end
$var wire 1 ;! ww_end_REGS [0] $end
$var wire 1 <! ww_end_REGT [4] $end
$var wire 1 =! ww_end_REGT [3] $end
$var wire 1 >! ww_end_REGT [2] $end
$var wire 1 ?! ww_end_REGT [1] $end
$var wire 1 @! ww_end_REGT [0] $end
$var wire 1 A! ww_end_REGD [4] $end
$var wire 1 B! ww_end_REGD [3] $end
$var wire 1 C! ww_end_REGD [2] $end
$var wire 1 D! ww_end_REGD [1] $end
$var wire 1 E! ww_end_REGD [0] $end
$var wire 1 F! \CLOCK_50~input_o\ $end
$var wire 1 G! \KEY[1]~input_o\ $end
$var wire 1 H! \KEY[2]~input_o\ $end
$var wire 1 I! \KEY[3]~input_o\ $end
$var wire 1 J! \OP[1]~input_o\ $end
$var wire 1 K! \KEY[0]~input_o\ $end
$var wire 1 L! \PC|DOUT[2]~0_combout\ $end
$var wire 1 M! \incrementaPC|Add0~1_sumout\ $end
$var wire 1 N! \incrementaPC|Add0~2\ $end
$var wire 1 O! \incrementaPC|Add0~5_sumout\ $end
$var wire 1 P! \incrementaPC|Add0~6\ $end
$var wire 1 Q! \incrementaPC|Add0~9_sumout\ $end
$var wire 1 R! \incrementaPC|Add0~10\ $end
$var wire 1 S! \incrementaPC|Add0~17_sumout\ $end
$var wire 1 T! \incrementaPC|Add0~18\ $end
$var wire 1 U! \incrementaPC|Add0~13_sumout\ $end
$var wire 1 V! \ROM1|memROM~0_combout\ $end
$var wire 1 W! \ROM1|memROM~1_combout\ $end
$var wire 1 X! \OP[0]~input_o\ $end
$var wire 1 Y! \ULA1|Equal1~0_combout\ $end
$var wire 1 Z! \WR_enable~input_o\ $end
$var wire 1 [! \bancoRegistradores|registrador~1094_combout\ $end
$var wire 1 \! \bancoRegistradores|registrador~38_q\ $end
$var wire 1 ]! \bancoRegistradores|registrador~1095_combout\ $end
$var wire 1 ^! \bancoRegistradores|registrador~294_q\ $end
$var wire 1 _! \bancoRegistradores|registrador~1062_combout\ $end
$var wire 1 `! \ULA1|Add0~130_cout\ $end
$var wire 1 a! \ULA1|Add0~1_sumout\ $end
$var wire 1 b! \ULA1|saida[0]~0_combout\ $end
$var wire 1 c! \ULA1|Add0~5_wirecell_combout\ $end
$var wire 1 d! \ROM1|memROM~0_wirecell_combout\ $end
$var wire 1 e! \bancoRegistradores|registrador~39_q\ $end
$var wire 1 f! \bancoRegistradores|registrador~295_q\ $end
$var wire 1 g! \bancoRegistradores|registrador~1063_combout\ $end
$var wire 1 h! \ULA1|Add0~2\ $end
$var wire 1 i! \ULA1|Add0~5_sumout\ $end
$var wire 1 j! \ULA1|saida[1]~1_combout\ $end
$var wire 1 k! \~GND~combout\ $end
$var wire 1 l! \bancoRegistradores|registrador~40_q\ $end
$var wire 1 m! \bancoRegistradores|registrador~296_q\ $end
$var wire 1 n! \bancoRegistradores|registrador~1064_combout\ $end
$var wire 1 o! \ULA1|Add0~6\ $end
$var wire 1 p! \ULA1|Add0~9_sumout\ $end
$var wire 1 q! \ULA1|saida[2]~2_combout\ $end
$var wire 1 r! \ULA1|Add0~13_wirecell_combout\ $end
$var wire 1 s! \bancoRegistradores|registrador~41_q\ $end
$var wire 1 t! \bancoRegistradores|registrador~297_q\ $end
$var wire 1 u! \bancoRegistradores|registrador~1065_combout\ $end
$var wire 1 v! \ULA1|Add0~10\ $end
$var wire 1 w! \ULA1|Add0~13_sumout\ $end
$var wire 1 x! \ULA1|saida[3]~3_combout\ $end
$var wire 1 y! \bancoRegistradores|registrador~42_q\ $end
$var wire 1 z! \bancoRegistradores|registrador~298_q\ $end
$var wire 1 {! \bancoRegistradores|registrador~1066_combout\ $end
$var wire 1 |! \ULA1|Add0~14\ $end
$var wire 1 }! \ULA1|Add0~17_sumout\ $end
$var wire 1 ~! \ULA1|saida[4]~4_combout\ $end
$var wire 1 !" \ULA1|Add0~21_wirecell_combout\ $end
$var wire 1 "" \bancoRegistradores|registrador~43_q\ $end
$var wire 1 #" \bancoRegistradores|registrador~299_q\ $end
$var wire 1 $" \bancoRegistradores|registrador~1067_combout\ $end
$var wire 1 %" \ULA1|Add0~18\ $end
$var wire 1 &" \ULA1|Add0~21_sumout\ $end
$var wire 1 '" \ULA1|saida[5]~5_combout\ $end
$var wire 1 (" \bancoRegistradores|registrador~44_q\ $end
$var wire 1 )" \bancoRegistradores|registrador~300_q\ $end
$var wire 1 *" \bancoRegistradores|registrador~1068_combout\ $end
$var wire 1 +" \ULA1|Add0~22\ $end
$var wire 1 ," \ULA1|Add0~25_sumout\ $end
$var wire 1 -" \ULA1|saida[6]~6_combout\ $end
$var wire 1 ." \ULA1|Add0~29_wirecell_combout\ $end
$var wire 1 /" \bancoRegistradores|registrador~45_q\ $end
$var wire 1 0" \bancoRegistradores|registrador~301_q\ $end
$var wire 1 1" \bancoRegistradores|registrador~1069_combout\ $end
$var wire 1 2" \ULA1|Add0~26\ $end
$var wire 1 3" \ULA1|Add0~29_sumout\ $end
$var wire 1 4" \ULA1|saida[7]~7_combout\ $end
$var wire 1 5" \bancoRegistradores|registrador~46_q\ $end
$var wire 1 6" \bancoRegistradores|registrador~302_q\ $end
$var wire 1 7" \bancoRegistradores|registrador~1070_combout\ $end
$var wire 1 8" \ULA1|Add0~30\ $end
$var wire 1 9" \ULA1|Add0~33_sumout\ $end
$var wire 1 :" \ULA1|saida[8]~8_combout\ $end
$var wire 1 ;" \ULA1|Add0~37_wirecell_combout\ $end
$var wire 1 <" \bancoRegistradores|registrador~47_q\ $end
$var wire 1 =" \bancoRegistradores|registrador~303_q\ $end
$var wire 1 >" \bancoRegistradores|registrador~1071_combout\ $end
$var wire 1 ?" \ULA1|Add0~34\ $end
$var wire 1 @" \ULA1|Add0~37_sumout\ $end
$var wire 1 A" \ULA1|saida[9]~9_combout\ $end
$var wire 1 B" \bancoRegistradores|registrador~48_q\ $end
$var wire 1 C" \bancoRegistradores|registrador~304_q\ $end
$var wire 1 D" \bancoRegistradores|registrador~1072_combout\ $end
$var wire 1 E" \ULA1|Add0~38\ $end
$var wire 1 F" \ULA1|Add0~41_sumout\ $end
$var wire 1 G" \ULA1|saida[10]~10_combout\ $end
$var wire 1 H" \ULA1|Add0~45_wirecell_combout\ $end
$var wire 1 I" \bancoRegistradores|registrador~49_q\ $end
$var wire 1 J" \bancoRegistradores|registrador~305_q\ $end
$var wire 1 K" \bancoRegistradores|registrador~1073_combout\ $end
$var wire 1 L" \ULA1|Add0~42\ $end
$var wire 1 M" \ULA1|Add0~45_sumout\ $end
$var wire 1 N" \ULA1|saida[11]~11_combout\ $end
$var wire 1 O" \bancoRegistradores|registrador~50_q\ $end
$var wire 1 P" \bancoRegistradores|registrador~306_q\ $end
$var wire 1 Q" \bancoRegistradores|registrador~1074_combout\ $end
$var wire 1 R" \ULA1|Add0~46\ $end
$var wire 1 S" \ULA1|Add0~49_sumout\ $end
$var wire 1 T" \ULA1|saida[12]~12_combout\ $end
$var wire 1 U" \ULA1|Add0~53_wirecell_combout\ $end
$var wire 1 V" \bancoRegistradores|registrador~51_q\ $end
$var wire 1 W" \bancoRegistradores|registrador~307_q\ $end
$var wire 1 X" \bancoRegistradores|registrador~1075_combout\ $end
$var wire 1 Y" \ULA1|Add0~50\ $end
$var wire 1 Z" \ULA1|Add0~53_sumout\ $end
$var wire 1 [" \ULA1|saida[13]~13_combout\ $end
$var wire 1 \" \bancoRegistradores|registrador~52_q\ $end
$var wire 1 ]" \bancoRegistradores|registrador~308_q\ $end
$var wire 1 ^" \bancoRegistradores|registrador~1076_combout\ $end
$var wire 1 _" \ULA1|Add0~54\ $end
$var wire 1 `" \ULA1|Add0~57_sumout\ $end
$var wire 1 a" \ULA1|saida[14]~14_combout\ $end
$var wire 1 b" \ULA1|Add0~61_wirecell_combout\ $end
$var wire 1 c" \bancoRegistradores|registrador~53_q\ $end
$var wire 1 d" \bancoRegistradores|registrador~309_q\ $end
$var wire 1 e" \bancoRegistradores|registrador~1077_combout\ $end
$var wire 1 f" \ULA1|Add0~58\ $end
$var wire 1 g" \ULA1|Add0~61_sumout\ $end
$var wire 1 h" \ULA1|saida[15]~15_combout\ $end
$var wire 1 i" \bancoRegistradores|registrador~54_q\ $end
$var wire 1 j" \bancoRegistradores|registrador~310_q\ $end
$var wire 1 k" \bancoRegistradores|registrador~1078_combout\ $end
$var wire 1 l" \ULA1|Add0~62\ $end
$var wire 1 m" \ULA1|Add0~65_sumout\ $end
$var wire 1 n" \ULA1|saida[16]~16_combout\ $end
$var wire 1 o" \ULA1|Add0~69_wirecell_combout\ $end
$var wire 1 p" \bancoRegistradores|registrador~55_q\ $end
$var wire 1 q" \bancoRegistradores|registrador~311_q\ $end
$var wire 1 r" \bancoRegistradores|registrador~1079_combout\ $end
$var wire 1 s" \ULA1|Add0~66\ $end
$var wire 1 t" \ULA1|Add0~69_sumout\ $end
$var wire 1 u" \ULA1|saida[17]~17_combout\ $end
$var wire 1 v" \bancoRegistradores|registrador~56_q\ $end
$var wire 1 w" \bancoRegistradores|registrador~312_q\ $end
$var wire 1 x" \bancoRegistradores|registrador~1080_combout\ $end
$var wire 1 y" \ULA1|Add0~70\ $end
$var wire 1 z" \ULA1|Add0~73_sumout\ $end
$var wire 1 {" \ULA1|saida[18]~18_combout\ $end
$var wire 1 |" \ULA1|Add0~77_wirecell_combout\ $end
$var wire 1 }" \bancoRegistradores|registrador~57_q\ $end
$var wire 1 ~" \bancoRegistradores|registrador~313_q\ $end
$var wire 1 !# \bancoRegistradores|registrador~1081_combout\ $end
$var wire 1 "# \ULA1|Add0~74\ $end
$var wire 1 ## \ULA1|Add0~77_sumout\ $end
$var wire 1 $# \ULA1|saida[19]~19_combout\ $end
$var wire 1 %# \bancoRegistradores|registrador~58_q\ $end
$var wire 1 &# \bancoRegistradores|registrador~314_q\ $end
$var wire 1 '# \bancoRegistradores|registrador~1082_combout\ $end
$var wire 1 (# \ULA1|Add0~78\ $end
$var wire 1 )# \ULA1|Add0~81_sumout\ $end
$var wire 1 *# \ULA1|saida[20]~20_combout\ $end
$var wire 1 +# \ULA1|Add0~85_wirecell_combout\ $end
$var wire 1 ,# \bancoRegistradores|registrador~59_q\ $end
$var wire 1 -# \bancoRegistradores|registrador~315_q\ $end
$var wire 1 .# \bancoRegistradores|registrador~1083_combout\ $end
$var wire 1 /# \ULA1|Add0~82\ $end
$var wire 1 0# \ULA1|Add0~85_sumout\ $end
$var wire 1 1# \ULA1|saida[21]~21_combout\ $end
$var wire 1 2# \bancoRegistradores|registrador~60_q\ $end
$var wire 1 3# \bancoRegistradores|registrador~316_q\ $end
$var wire 1 4# \bancoRegistradores|registrador~1084_combout\ $end
$var wire 1 5# \ULA1|Add0~86\ $end
$var wire 1 6# \ULA1|Add0~89_sumout\ $end
$var wire 1 7# \ULA1|saida[22]~22_combout\ $end
$var wire 1 8# \ULA1|Add0~93_wirecell_combout\ $end
$var wire 1 9# \bancoRegistradores|registrador~61_q\ $end
$var wire 1 :# \bancoRegistradores|registrador~317_q\ $end
$var wire 1 ;# \bancoRegistradores|registrador~1085_combout\ $end
$var wire 1 <# \ULA1|Add0~90\ $end
$var wire 1 =# \ULA1|Add0~93_sumout\ $end
$var wire 1 ># \ULA1|saida[23]~23_combout\ $end
$var wire 1 ?# \bancoRegistradores|registrador~62_q\ $end
$var wire 1 @# \bancoRegistradores|registrador~318_q\ $end
$var wire 1 A# \bancoRegistradores|registrador~1086_combout\ $end
$var wire 1 B# \ULA1|Add0~94\ $end
$var wire 1 C# \ULA1|Add0~97_sumout\ $end
$var wire 1 D# \ULA1|saida[24]~24_combout\ $end
$var wire 1 E# \ULA1|Add0~101_wirecell_combout\ $end
$var wire 1 F# \bancoRegistradores|registrador~63_q\ $end
$var wire 1 G# \bancoRegistradores|registrador~319_q\ $end
$var wire 1 H# \bancoRegistradores|registrador~1087_combout\ $end
$var wire 1 I# \ULA1|Add0~98\ $end
$var wire 1 J# \ULA1|Add0~101_sumout\ $end
$var wire 1 K# \ULA1|saida[25]~25_combout\ $end
$var wire 1 L# \bancoRegistradores|registrador~64_q\ $end
$var wire 1 M# \bancoRegistradores|registrador~320_q\ $end
$var wire 1 N# \bancoRegistradores|registrador~1088_combout\ $end
$var wire 1 O# \ULA1|Add0~102\ $end
$var wire 1 P# \ULA1|Add0~105_sumout\ $end
$var wire 1 Q# \ULA1|saida[26]~26_combout\ $end
$var wire 1 R# \ULA1|Add0~109_wirecell_combout\ $end
$var wire 1 S# \bancoRegistradores|registrador~65_q\ $end
$var wire 1 T# \bancoRegistradores|registrador~321_q\ $end
$var wire 1 U# \bancoRegistradores|registrador~1089_combout\ $end
$var wire 1 V# \ULA1|Add0~106\ $end
$var wire 1 W# \ULA1|Add0~109_sumout\ $end
$var wire 1 X# \ULA1|saida[27]~27_combout\ $end
$var wire 1 Y# \bancoRegistradores|registrador~66_q\ $end
$var wire 1 Z# \bancoRegistradores|registrador~322_q\ $end
$var wire 1 [# \bancoRegistradores|registrador~1090_combout\ $end
$var wire 1 \# \ULA1|Add0~110\ $end
$var wire 1 ]# \ULA1|Add0~113_sumout\ $end
$var wire 1 ^# \ULA1|saida[28]~28_combout\ $end
$var wire 1 _# \ULA1|Add0~117_wirecell_combout\ $end
$var wire 1 `# \bancoRegistradores|registrador~67_q\ $end
$var wire 1 a# \bancoRegistradores|registrador~323_q\ $end
$var wire 1 b# \bancoRegistradores|registrador~1091_combout\ $end
$var wire 1 c# \ULA1|Add0~114\ $end
$var wire 1 d# \ULA1|Add0~117_sumout\ $end
$var wire 1 e# \ULA1|saida[29]~29_combout\ $end
$var wire 1 f# \bancoRegistradores|registrador~68_q\ $end
$var wire 1 g# \bancoRegistradores|registrador~324_q\ $end
$var wire 1 h# \bancoRegistradores|registrador~1092_combout\ $end
$var wire 1 i# \ULA1|Add0~118\ $end
$var wire 1 j# \ULA1|Add0~121_sumout\ $end
$var wire 1 k# \ULA1|saida[30]~30_combout\ $end
$var wire 1 l# \ULA1|Add0~125_wirecell_combout\ $end
$var wire 1 m# \bancoRegistradores|registrador~69_q\ $end
$var wire 1 n# \bancoRegistradores|registrador~325_q\ $end
$var wire 1 o# \bancoRegistradores|registrador~1093_combout\ $end
$var wire 1 p# \ULA1|Add0~122\ $end
$var wire 1 q# \ULA1|Add0~125_sumout\ $end
$var wire 1 r# \ULA1|saida[31]~31_combout\ $end
$var wire 1 s# \PC|DOUT\ [31] $end
$var wire 1 t# \PC|DOUT\ [30] $end
$var wire 1 u# \PC|DOUT\ [29] $end
$var wire 1 v# \PC|DOUT\ [28] $end
$var wire 1 w# \PC|DOUT\ [27] $end
$var wire 1 x# \PC|DOUT\ [26] $end
$var wire 1 y# \PC|DOUT\ [25] $end
$var wire 1 z# \PC|DOUT\ [24] $end
$var wire 1 {# \PC|DOUT\ [23] $end
$var wire 1 |# \PC|DOUT\ [22] $end
$var wire 1 }# \PC|DOUT\ [21] $end
$var wire 1 ~# \PC|DOUT\ [20] $end
$var wire 1 !$ \PC|DOUT\ [19] $end
$var wire 1 "$ \PC|DOUT\ [18] $end
$var wire 1 #$ \PC|DOUT\ [17] $end
$var wire 1 $$ \PC|DOUT\ [16] $end
$var wire 1 %$ \PC|DOUT\ [15] $end
$var wire 1 &$ \PC|DOUT\ [14] $end
$var wire 1 '$ \PC|DOUT\ [13] $end
$var wire 1 ($ \PC|DOUT\ [12] $end
$var wire 1 )$ \PC|DOUT\ [11] $end
$var wire 1 *$ \PC|DOUT\ [10] $end
$var wire 1 +$ \PC|DOUT\ [9] $end
$var wire 1 ,$ \PC|DOUT\ [8] $end
$var wire 1 -$ \PC|DOUT\ [7] $end
$var wire 1 .$ \PC|DOUT\ [6] $end
$var wire 1 /$ \PC|DOUT\ [5] $end
$var wire 1 0$ \PC|DOUT\ [4] $end
$var wire 1 1$ \PC|DOUT\ [3] $end
$var wire 1 2$ \PC|DOUT\ [2] $end
$var wire 1 3$ \PC|DOUT\ [1] $end
$var wire 1 4$ \PC|DOUT\ [0] $end
$var wire 1 5$ \ALT_INV_WR_enable~input_o\ $end
$var wire 1 6$ \ALT_INV_OP[0]~input_o\ $end
$var wire 1 7$ \ALT_INV_OP[1]~input_o\ $end
$var wire 1 8$ \bancoRegistradores|ALT_INV_registrador~1093_combout\ $end
$var wire 1 9$ \bancoRegistradores|ALT_INV_registrador~1092_combout\ $end
$var wire 1 :$ \bancoRegistradores|ALT_INV_registrador~1091_combout\ $end
$var wire 1 ;$ \bancoRegistradores|ALT_INV_registrador~1090_combout\ $end
$var wire 1 <$ \bancoRegistradores|ALT_INV_registrador~1089_combout\ $end
$var wire 1 =$ \bancoRegistradores|ALT_INV_registrador~1088_combout\ $end
$var wire 1 >$ \bancoRegistradores|ALT_INV_registrador~1087_combout\ $end
$var wire 1 ?$ \bancoRegistradores|ALT_INV_registrador~1086_combout\ $end
$var wire 1 @$ \bancoRegistradores|ALT_INV_registrador~1085_combout\ $end
$var wire 1 A$ \bancoRegistradores|ALT_INV_registrador~1084_combout\ $end
$var wire 1 B$ \bancoRegistradores|ALT_INV_registrador~1083_combout\ $end
$var wire 1 C$ \bancoRegistradores|ALT_INV_registrador~1082_combout\ $end
$var wire 1 D$ \bancoRegistradores|ALT_INV_registrador~1081_combout\ $end
$var wire 1 E$ \bancoRegistradores|ALT_INV_registrador~1080_combout\ $end
$var wire 1 F$ \bancoRegistradores|ALT_INV_registrador~1079_combout\ $end
$var wire 1 G$ \bancoRegistradores|ALT_INV_registrador~1078_combout\ $end
$var wire 1 H$ \bancoRegistradores|ALT_INV_registrador~1077_combout\ $end
$var wire 1 I$ \bancoRegistradores|ALT_INV_registrador~1076_combout\ $end
$var wire 1 J$ \bancoRegistradores|ALT_INV_registrador~1075_combout\ $end
$var wire 1 K$ \bancoRegistradores|ALT_INV_registrador~1074_combout\ $end
$var wire 1 L$ \bancoRegistradores|ALT_INV_registrador~1073_combout\ $end
$var wire 1 M$ \bancoRegistradores|ALT_INV_registrador~1072_combout\ $end
$var wire 1 N$ \bancoRegistradores|ALT_INV_registrador~1071_combout\ $end
$var wire 1 O$ \bancoRegistradores|ALT_INV_registrador~1070_combout\ $end
$var wire 1 P$ \bancoRegistradores|ALT_INV_registrador~1069_combout\ $end
$var wire 1 Q$ \bancoRegistradores|ALT_INV_registrador~1068_combout\ $end
$var wire 1 R$ \bancoRegistradores|ALT_INV_registrador~1067_combout\ $end
$var wire 1 S$ \bancoRegistradores|ALT_INV_registrador~1066_combout\ $end
$var wire 1 T$ \bancoRegistradores|ALT_INV_registrador~1065_combout\ $end
$var wire 1 U$ \bancoRegistradores|ALT_INV_registrador~1064_combout\ $end
$var wire 1 V$ \bancoRegistradores|ALT_INV_registrador~1063_combout\ $end
$var wire 1 W$ \bancoRegistradores|ALT_INV_registrador~1062_combout\ $end
$var wire 1 X$ \ULA1|ALT_INV_Equal1~0_combout\ $end
$var wire 1 Y$ \ROM1|ALT_INV_memROM~1_combout\ $end
$var wire 1 Z$ \PC|ALT_INV_DOUT\ [7] $end
$var wire 1 [$ \PC|ALT_INV_DOUT\ [6] $end
$var wire 1 \$ \PC|ALT_INV_DOUT\ [5] $end
$var wire 1 ]$ \PC|ALT_INV_DOUT\ [4] $end
$var wire 1 ^$ \PC|ALT_INV_DOUT\ [3] $end
$var wire 1 _$ \PC|ALT_INV_DOUT\ [2] $end
$var wire 1 `$ \ROM1|ALT_INV_memROM~0_combout\ $end
$var wire 1 a$ \bancoRegistradores|ALT_INV_registrador~325_q\ $end
$var wire 1 b$ \bancoRegistradores|ALT_INV_registrador~69_q\ $end
$var wire 1 c$ \bancoRegistradores|ALT_INV_registrador~324_q\ $end
$var wire 1 d$ \bancoRegistradores|ALT_INV_registrador~68_q\ $end
$var wire 1 e$ \bancoRegistradores|ALT_INV_registrador~323_q\ $end
$var wire 1 f$ \bancoRegistradores|ALT_INV_registrador~67_q\ $end
$var wire 1 g$ \bancoRegistradores|ALT_INV_registrador~322_q\ $end
$var wire 1 h$ \bancoRegistradores|ALT_INV_registrador~66_q\ $end
$var wire 1 i$ \bancoRegistradores|ALT_INV_registrador~321_q\ $end
$var wire 1 j$ \bancoRegistradores|ALT_INV_registrador~65_q\ $end
$var wire 1 k$ \bancoRegistradores|ALT_INV_registrador~320_q\ $end
$var wire 1 l$ \bancoRegistradores|ALT_INV_registrador~64_q\ $end
$var wire 1 m$ \bancoRegistradores|ALT_INV_registrador~319_q\ $end
$var wire 1 n$ \bancoRegistradores|ALT_INV_registrador~63_q\ $end
$var wire 1 o$ \bancoRegistradores|ALT_INV_registrador~318_q\ $end
$var wire 1 p$ \bancoRegistradores|ALT_INV_registrador~62_q\ $end
$var wire 1 q$ \bancoRegistradores|ALT_INV_registrador~317_q\ $end
$var wire 1 r$ \bancoRegistradores|ALT_INV_registrador~61_q\ $end
$var wire 1 s$ \bancoRegistradores|ALT_INV_registrador~316_q\ $end
$var wire 1 t$ \bancoRegistradores|ALT_INV_registrador~60_q\ $end
$var wire 1 u$ \bancoRegistradores|ALT_INV_registrador~315_q\ $end
$var wire 1 v$ \bancoRegistradores|ALT_INV_registrador~59_q\ $end
$var wire 1 w$ \bancoRegistradores|ALT_INV_registrador~314_q\ $end
$var wire 1 x$ \bancoRegistradores|ALT_INV_registrador~58_q\ $end
$var wire 1 y$ \bancoRegistradores|ALT_INV_registrador~313_q\ $end
$var wire 1 z$ \bancoRegistradores|ALT_INV_registrador~57_q\ $end
$var wire 1 {$ \bancoRegistradores|ALT_INV_registrador~312_q\ $end
$var wire 1 |$ \bancoRegistradores|ALT_INV_registrador~56_q\ $end
$var wire 1 }$ \bancoRegistradores|ALT_INV_registrador~311_q\ $end
$var wire 1 ~$ \bancoRegistradores|ALT_INV_registrador~55_q\ $end
$var wire 1 !% \bancoRegistradores|ALT_INV_registrador~310_q\ $end
$var wire 1 "% \bancoRegistradores|ALT_INV_registrador~54_q\ $end
$var wire 1 #% \bancoRegistradores|ALT_INV_registrador~309_q\ $end
$var wire 1 $% \bancoRegistradores|ALT_INV_registrador~53_q\ $end
$var wire 1 %% \bancoRegistradores|ALT_INV_registrador~308_q\ $end
$var wire 1 &% \bancoRegistradores|ALT_INV_registrador~52_q\ $end
$var wire 1 '% \bancoRegistradores|ALT_INV_registrador~307_q\ $end
$var wire 1 (% \bancoRegistradores|ALT_INV_registrador~51_q\ $end
$var wire 1 )% \bancoRegistradores|ALT_INV_registrador~306_q\ $end
$var wire 1 *% \bancoRegistradores|ALT_INV_registrador~50_q\ $end
$var wire 1 +% \bancoRegistradores|ALT_INV_registrador~305_q\ $end
$var wire 1 ,% \bancoRegistradores|ALT_INV_registrador~49_q\ $end
$var wire 1 -% \bancoRegistradores|ALT_INV_registrador~304_q\ $end
$var wire 1 .% \bancoRegistradores|ALT_INV_registrador~48_q\ $end
$var wire 1 /% \bancoRegistradores|ALT_INV_registrador~303_q\ $end
$var wire 1 0% \bancoRegistradores|ALT_INV_registrador~47_q\ $end
$var wire 1 1% \bancoRegistradores|ALT_INV_registrador~302_q\ $end
$var wire 1 2% \bancoRegistradores|ALT_INV_registrador~46_q\ $end
$var wire 1 3% \bancoRegistradores|ALT_INV_registrador~301_q\ $end
$var wire 1 4% \bancoRegistradores|ALT_INV_registrador~45_q\ $end
$var wire 1 5% \bancoRegistradores|ALT_INV_registrador~300_q\ $end
$var wire 1 6% \bancoRegistradores|ALT_INV_registrador~44_q\ $end
$var wire 1 7% \bancoRegistradores|ALT_INV_registrador~299_q\ $end
$var wire 1 8% \bancoRegistradores|ALT_INV_registrador~43_q\ $end
$var wire 1 9% \bancoRegistradores|ALT_INV_registrador~298_q\ $end
$var wire 1 :% \bancoRegistradores|ALT_INV_registrador~42_q\ $end
$var wire 1 ;% \bancoRegistradores|ALT_INV_registrador~297_q\ $end
$var wire 1 <% \bancoRegistradores|ALT_INV_registrador~41_q\ $end
$var wire 1 =% \bancoRegistradores|ALT_INV_registrador~296_q\ $end
$var wire 1 >% \bancoRegistradores|ALT_INV_registrador~40_q\ $end
$var wire 1 ?% \bancoRegistradores|ALT_INV_registrador~295_q\ $end
$var wire 1 @% \bancoRegistradores|ALT_INV_registrador~39_q\ $end
$var wire 1 A% \bancoRegistradores|ALT_INV_registrador~294_q\ $end
$var wire 1 B% \bancoRegistradores|ALT_INV_registrador~38_q\ $end
$var wire 1 C% \ULA1|ALT_INV_Add0~125_sumout\ $end
$var wire 1 D% \ULA1|ALT_INV_Add0~121_sumout\ $end
$var wire 1 E% \ULA1|ALT_INV_Add0~117_sumout\ $end
$var wire 1 F% \ULA1|ALT_INV_Add0~113_sumout\ $end
$var wire 1 G% \ULA1|ALT_INV_Add0~109_sumout\ $end
$var wire 1 H% \ULA1|ALT_INV_Add0~105_sumout\ $end
$var wire 1 I% \ULA1|ALT_INV_Add0~101_sumout\ $end
$var wire 1 J% \ULA1|ALT_INV_Add0~97_sumout\ $end
$var wire 1 K% \ULA1|ALT_INV_Add0~93_sumout\ $end
$var wire 1 L% \ULA1|ALT_INV_Add0~89_sumout\ $end
$var wire 1 M% \ULA1|ALT_INV_Add0~85_sumout\ $end
$var wire 1 N% \ULA1|ALT_INV_Add0~81_sumout\ $end
$var wire 1 O% \ULA1|ALT_INV_Add0~77_sumout\ $end
$var wire 1 P% \ULA1|ALT_INV_Add0~73_sumout\ $end
$var wire 1 Q% \ULA1|ALT_INV_Add0~69_sumout\ $end
$var wire 1 R% \ULA1|ALT_INV_Add0~65_sumout\ $end
$var wire 1 S% \ULA1|ALT_INV_Add0~61_sumout\ $end
$var wire 1 T% \ULA1|ALT_INV_Add0~57_sumout\ $end
$var wire 1 U% \ULA1|ALT_INV_Add0~53_sumout\ $end
$var wire 1 V% \ULA1|ALT_INV_Add0~49_sumout\ $end
$var wire 1 W% \ULA1|ALT_INV_Add0~45_sumout\ $end
$var wire 1 X% \ULA1|ALT_INV_Add0~41_sumout\ $end
$var wire 1 Y% \ULA1|ALT_INV_Add0~37_sumout\ $end
$var wire 1 Z% \ULA1|ALT_INV_Add0~33_sumout\ $end
$var wire 1 [% \ULA1|ALT_INV_Add0~29_sumout\ $end
$var wire 1 \% \ULA1|ALT_INV_Add0~25_sumout\ $end
$var wire 1 ]% \ULA1|ALT_INV_Add0~21_sumout\ $end
$var wire 1 ^% \ULA1|ALT_INV_Add0~17_sumout\ $end
$var wire 1 _% \ULA1|ALT_INV_Add0~13_sumout\ $end
$var wire 1 `% \ULA1|ALT_INV_Add0~9_sumout\ $end
$var wire 1 a% \ULA1|ALT_INV_Add0~5_sumout\ $end
$var wire 1 b% \ULA1|ALT_INV_Add0~1_sumout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1]
0^
1_
x`
1a
1b
1c
1d
1e
1f
0g
1n
0F!
xG!
xH!
xI!
0J!
1K!
1L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
1V!
1W!
1X!
1Y!
1Z!
0[!
0\!
1]!
0^!
0_!
0`!
1a!
1b!
1c!
0d!
0e!
0f!
1g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
1o!
1p!
1q!
1r!
0s!
0t!
1u!
0v!
0w!
0x!
0y!
0z!
0{!
1|!
1}!
1~!
1!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
1."
0/"
00"
01"
02"
03"
04"
05"
06"
07"
08"
09"
0:"
1;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
0F"
0G"
1H"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
0R"
0S"
0T"
1U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
1b"
0c"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
0n"
1o"
0p"
0q"
0r"
0s"
0t"
0u"
0v"
0w"
0x"
0y"
0z"
0{"
1|"
0}"
0~"
0!#
0"#
0##
0$#
0%#
0&#
0'#
0(#
0)#
0*#
1+#
0,#
0-#
0.#
0/#
00#
01#
02#
03#
04#
05#
06#
07#
18#
09#
0:#
0;#
0<#
0=#
0>#
0?#
0@#
0A#
0B#
0C#
0D#
1E#
0F#
0G#
0H#
0I#
0J#
0K#
0L#
0M#
0N#
0O#
0P#
0Q#
1R#
0S#
0T#
0U#
0V#
0W#
0X#
0Y#
0Z#
0[#
0\#
0]#
0^#
1_#
0`#
0a#
0b#
0c#
0d#
0e#
0f#
0g#
0h#
0i#
0j#
0k#
1l#
0m#
0n#
0o#
0p#
0q#
0r#
05$
06$
17$
18$
19$
1:$
1;$
1<$
1=$
1>$
1?$
1@$
1A$
1B$
1C$
1D$
1E$
1F$
1G$
1H$
1I$
1J$
1K$
1L$
1M$
1N$
1O$
1P$
1Q$
1R$
1S$
0T$
1U$
0V$
1W$
0X$
0Y$
0`$
1a$
1b$
1c$
1d$
1e$
1f$
1g$
1h$
1i$
1j$
1k$
1l$
1m$
1n$
1o$
1p$
1q$
1r$
1s$
1t$
1u$
1v$
1w$
1x$
1y$
1z$
1{$
1|$
1}$
1~$
1!%
1"%
1#%
1$%
1%%
1&%
1'%
1(%
1)%
1*%
1+%
1,%
1-%
1.%
1/%
10%
11%
12%
13%
14%
15%
16%
17%
18%
19%
1:%
1;%
1<%
1=%
1>%
1?%
1@%
1A%
1B%
1C%
1D%
1E%
1F%
1G%
1H%
1I%
1J%
1K%
1L%
1M%
1N%
1O%
1P%
1Q%
1R%
1S%
1T%
1U%
1V%
1W%
1X%
1Y%
1Z%
1[%
1\%
1]%
0^%
1_%
0`%
1a%
0b%
xW
xX
xY
1Z
0[
1\
xh
xi
xj
1k
0l
1m
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
12!
03!
14!
05!
16!
07!
18!
09!
0:!
1;!
0<!
1=!
0>!
1?!
0@!
0A!
1B!
0C!
0D!
0E!
xs#
xt#
xu#
xv#
xw#
xx#
xy#
xz#
x{#
x|#
x}#
x~#
x!$
x"$
x#$
x$$
x%$
x&$
x'$
x($
x)$
x*$
x+$
x,$
0-$
0.$
0/$
00$
01$
02$
x3$
x4$
1Z$
1[$
1\$
1]$
1^$
1_$
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
02
03
04
05
06
07
08
09
0:
0;
0<
1=
0>
1?
0@
1A
0B
1C
0D
0E
0F
0G
1H
0I
0J
1K
0L
1M
0N
1O
0P
0Q
0R
0S
0T
0U
0V
$end
#10000
0Z
0k
0K!
#20000
1Z
0\
1k
0m
0X!
1K!
16$
12$
1^!
1m!
1z!
0Y!
1`!
09%
0=%
0A%
0_$
1X$
0L!
1M!
0W!
0g!
0u!
1_!
1n!
1{!
0a!
1h!
1a!
0h!
1i!
0o!
0p!
1v!
1w!
0|!
0}!
1%"
1&"
1,"
13"
19"
1@"
1F"
1M"
1S"
1Z"
1`"
1g"
1m"
1t"
1z"
1##
1)#
10#
16#
1=#
1C#
1J#
1P#
1W#
1]#
1d#
1j#
1q#
1b%
0S$
0U$
0W$
1T$
1V$
1Y$
0i!
1o!
0C%
0D%
0E%
0F%
0G%
0H%
0I%
0J%
0K%
0L%
0M%
0N%
0O%
0P%
0Q%
0R%
0S%
0T%
0U%
0V%
0W%
0X%
0Y%
0Z%
0[%
0\%
0]%
1^%
0_%
1`%
0a%
0b%
0a!
1h!
0b!
0&"
1+"
0o!
1a%
1b!
0c!
1j!
0q!
0r!
1x!
0~!
0!"
1'"
1-"
0."
14"
1:"
0;"
1A"
1G"
0H"
1N"
1T"
0U"
1["
1a"
0b"
1h"
1n"
0o"
1u"
1{"
0|"
1$#
1*#
0+#
11#
17#
08#
1>#
1D#
0E#
1K#
1Q#
0R#
1X#
1^#
0_#
1e#
1k#
0l#
1r#
1p!
1]%
1b%
0;!
1c!
0j!
0p!
0,"
12"
1i!
0`%
0b!
1!"
0'"
0a%
1\%
1`%
0K
1q!
03"
18"
06!
0q!
0-"
0c!
1j!
1[%
1u
1v
1w
1x
1y
1z
1{
1|
1}
1~
1!!
1"!
1#!
1$!
1%!
1&!
1'!
1(!
1)!
1*!
1+!
1,!
1-!
1.!
1/!
10!
11!
02!
13!
04!
15!
16!
09"
1?"
0A
05!
1."
04"
1Z%
1A
1@
0?
1>
0=
1<
1;
1:
19
18
17
16
15
14
13
12
11
10
1/
1.
1-
1,
1+
1*
1)
1(
1'
1&
1%
1$
1#
1"
01!
06!
0@"
1E"
0@
14!
0:"
1Y%
0A
0<
15!
00!
04!
0F"
1L"
1?
1;"
0A"
1X%
1@
0?
0;
0/!
0M"
1R"
0G"
1W%
0:
0.!
0S"
1Y"
1H"
0N"
1V%
09
0-!
0Z"
1_"
0T"
1U%
08
0,!
0`"
1f"
1U"
0["
1T%
07
0+!
0g"
1l"
0a"
1S%
06
0*!
0m"
1s"
1b"
0h"
1R%
05
0)!
0t"
1y"
0n"
1Q%
04
0(!
0z"
1"#
1o"
0u"
1P%
03
0'!
0##
1(#
0{"
1O%
02
0&!
0)#
1/#
1|"
0$#
1N%
01
0%!
00#
15#
0*#
1M%
00
0$!
06#
1<#
1+#
01#
1L%
0/
0#!
0=#
1B#
07#
1K%
0.
0"!
0C#
1I#
18#
0>#
1J%
0-
0!!
0J#
1O#
0D#
1I%
0,
0~
0P#
1V#
1E#
0K#
1H%
0+
0}
0W#
1\#
0Q#
1G%
0*
0|
0]#
1c#
1R#
0X#
1F%
0)
0{
0d#
1i#
0^#
1E%
0(
0z
0j#
1p#
1_#
0e#
1D%
0'
0y
0q#
0k#
1C%
0&
0x
1l#
0r#
0%
0w
0$
0v
0#
0u
0"
#30000
0Z
0k
0K!
#40000
1Z
1k
1K!
02$
11$
0^!
1f!
0m!
1t!
0z!
19%
0;%
1=%
0?%
1A%
0^$
1_$
1L!
0V!
0_!
1g!
0n!
1u!
0{!
1S$
0T$
1U$
0V$
1W$
1`$
1[!
0]!
1d!
1$"
11"
1>"
1K"
1X"
1e"
1r"
1!#
1.#
1;#
1H#
1U#
1b#
1o#
0i!
1o!
1p!
0v!
0w!
1|!
1}!
0%"
0^%
1_%
0`%
1a%
08$
0:$
0<$
0>$
0@$
0B$
0D$
0F$
0H$
0J$
0L$
0N$
0P$
0R$
08!
0?!
0=!
0B!
1&"
0+"
0}!
1%"
1w!
0|!
0p!
1v!
1c!
0j!
1q!
1r!
0x!
1~!
1`%
0_%
1^%
0]%
0H
0O
0M
0C
0w!
1|!
1}!
0%"
0&"
1+"
1,"
02"
0!"
1'"
0~!
0r!
1x!
0q!
0\%
1]%
0^%
1_%
13"
08"
0,"
12"
1&"
0+"
0}!
1%"
1r!
0x!
1~!
1!"
0'"
1-"
1^%
0]%
1\%
0[%
12!
03!
14!
05!
0&"
1+"
1,"
02"
03"
18"
19"
0?"
0."
14"
0-"
0!"
1'"
0~!
0Z%
1[%
0\%
1]%
0@
1?
0>
1=
04!
13!
02!
11!
1@"
0E"
09"
1?"
13"
08"
0,"
12"
1!"
0'"
1-"
1."
04"
1:"
1\%
0[%
1Z%
0Y%
0?
1>
0=
1<
10!
01!
12!
03!
03"
18"
19"
0?"
0@"
1E"
1F"
0L"
0;"
1A"
0:"
0."
14"
0-"
0X%
1Y%
0Z%
1[%
0>
1=
0<
1;
02!
11!
00!
1/!
1M"
0R"
0F"
1L"
1@"
0E"
09"
1?"
1."
04"
1:"
1;"
0A"
1G"
1Z%
0Y%
1X%
0W%
0=
1<
0;
1:
1.!
0/!
10!
01!
0@"
1E"
1F"
0L"
0M"
1R"
1S"
0Y"
0H"
1N"
0G"
0;"
1A"
0:"
0V%
1W%
0X%
1Y%
0<
1;
0:
19
00!
1/!
0.!
1-!
1Z"
0_"
0S"
1Y"
1M"
0R"
0F"
1L"
1;"
0A"
1G"
1H"
0N"
1T"
1X%
0W%
1V%
0U%
0;
1:
09
18
1,!
0-!
1.!
0/!
0M"
1R"
1S"
0Y"
0Z"
1_"
1`"
0f"
0U"
1["
0T"
0H"
1N"
0G"
0T%
1U%
0V%
1W%
0:
19
08
17
0.!
1-!
0,!
1+!
1g"
0l"
0`"
1f"
1Z"
0_"
0S"
1Y"
1H"
0N"
1T"
1U"
0["
1a"
1V%
0U%
1T%
0S%
09
18
07
16
1*!
0+!
1,!
0-!
0Z"
1_"
1`"
0f"
0g"
1l"
1m"
0s"
0b"
1h"
0a"
0U"
1["
0T"
0R%
1S%
0T%
1U%
08
17
06
15
0,!
1+!
0*!
1)!
1t"
0y"
0m"
1s"
1g"
0l"
0`"
1f"
1U"
0["
1a"
1b"
0h"
1n"
1T%
0S%
1R%
0Q%
07
16
05
14
1(!
0)!
1*!
0+!
0g"
1l"
1m"
0s"
0t"
1y"
1z"
0"#
0o"
1u"
0n"
0b"
1h"
0a"
0P%
1Q%
0R%
1S%
06
15
04
13
0*!
1)!
0(!
1'!
1##
0(#
0z"
1"#
1t"
0y"
0m"
1s"
1b"
0h"
1n"
1o"
0u"
1{"
1R%
0Q%
1P%
0O%
05
14
03
12
1&!
0'!
1(!
0)!
0t"
1y"
1z"
0"#
0##
1(#
1)#
0/#
0|"
1$#
0{"
0o"
1u"
0n"
0N%
1O%
0P%
1Q%
04
13
02
11
0(!
1'!
0&!
1%!
10#
05#
0)#
1/#
1##
0(#
0z"
1"#
1o"
0u"
1{"
1|"
0$#
1*#
1P%
0O%
1N%
0M%
03
12
01
10
1$!
0%!
1&!
0'!
0##
1(#
1)#
0/#
00#
15#
16#
0<#
0+#
11#
0*#
0|"
1$#
0{"
0L%
1M%
0N%
1O%
02
11
00
1/
0&!
1%!
0$!
1#!
1=#
0B#
06#
1<#
10#
05#
0)#
1/#
1|"
0$#
1*#
1+#
01#
17#
1N%
0M%
1L%
0K%
01
10
0/
1.
1"!
0#!
1$!
0%!
00#
15#
16#
0<#
0=#
1B#
1C#
0I#
08#
1>#
07#
0+#
11#
0*#
0J%
1K%
0L%
1M%
00
1/
0.
1-
0$!
1#!
0"!
1!!
1J#
0O#
0C#
1I#
1=#
0B#
06#
1<#
1+#
01#
17#
18#
0>#
1D#
1L%
0K%
1J%
0I%
0/
1.
0-
1,
1~
0!!
1"!
0#!
0=#
1B#
1C#
0I#
0J#
1O#
1P#
0V#
0E#
1K#
0D#
08#
1>#
07#
0H%
1I%
0J%
1K%
0.
1-
0,
1+
0"!
1!!
0~
1}
1W#
0\#
0P#
1V#
1J#
0O#
0C#
1I#
18#
0>#
1D#
1E#
0K#
1Q#
1J%
0I%
1H%
0G%
0-
1,
0+
1*
1|
0}
1~
0!!
0J#
1O#
1P#
0V#
0W#
1\#
1]#
0c#
0R#
1X#
0Q#
0E#
1K#
0D#
0F%
1G%
0H%
1I%
0,
1+
0*
1)
0~
1}
0|
1{
1d#
0i#
0]#
1c#
1W#
0\#
0P#
1V#
1E#
0K#
1Q#
1R#
0X#
1^#
1H%
0G%
1F%
0E%
0+
1*
0)
1(
1z
0{
1|
0}
0W#
1\#
1]#
0c#
0d#
1i#
1j#
0p#
0_#
1e#
0^#
0R#
1X#
0Q#
0D%
1E%
0F%
1G%
0*
1)
0(
1'
0|
1{
0z
1y
1q#
0j#
1p#
1d#
0i#
0]#
1c#
1R#
0X#
1^#
1_#
0e#
1k#
1F%
0E%
1D%
0C%
0)
1(
0'
1&
1x
0y
1z
0{
0d#
1i#
1j#
0p#
0q#
0l#
1r#
0k#
0_#
1e#
0^#
1C%
0D%
1E%
0(
1'
0&
1%
0z
1y
0x
1w
1q#
0j#
1p#
1_#
0e#
1k#
1l#
0r#
1D%
0C%
0'
1&
0%
1$
1v
0w
1x
0y
0q#
0l#
1r#
0k#
1C%
0&
1%
0$
1#
0x
1w
0v
1u
1l#
0r#
0%
1$
0#
1"
0u
1v
0w
0$
1#
0"
0v
1u
0#
1"
0u
0"
#50000
0Z
0]
0k
0n
0Z!
0K!
15$
0[!
#60000
1Z
1k
1K!
12$
0_$
0L!
0M!
1N!
1O!
#70000
0Z
0k
0K!
#80000
1Z
1k
1K!
02$
01$
10$
0]$
1^$
1_$
1L!
0N!
0O!
1P!
1Q!
1O!
0P!
0Q!
#90000
0Z
0k
0K!
#100000
1Z
1]
1k
1n
1Z!
1K!
05$
12$
1[!
0_$
0L!
1M!
#110000
