// Seed: 138735046
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_1 = id_3;
  always_comb @(id_3 or posedge id_3 ? 1'b0 : id_3);
  assign id_1 = id_3;
  wire id_4;
endmodule
module module_1 (
    output supply1 id_0,
    output supply1 id_1,
    input  logic   id_2,
    input  supply0 id_3,
    output supply1 id_4
);
  logic id_6;
  assign id_6 = id_2;
  wire id_7;
  wire id_8;
  wire id_9;
  final assume (id_6);
  module_0 modCall_1 (
      id_8,
      id_9,
      id_8
  );
  assign modCall_1.id_1 = 0;
endmodule
