# Generated by Yosys 0.5+     286 (git sha1 eb38722, clang 6.1.0 -fPIC -Os)

.model not1
.inputs i
.outputs o
.names $false
.names $true
1
.names $undef
.gate SB_LUT4 I0=i I1=$false I2=$false I3=$false O=o
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:39"
.param LUT_INIT 01
.end
