// Seed: 2004087280
module module_0 (
    input id_0,
    input id_1,
    input id_2,
    output id_3,
    output id_4,
    output logic id_5,
    output logic id_6,
    output id_7,
    input id_8,
    output id_9
);
  logic id_10;
  assign id_7[1] = 1 ** id_2;
  logic id_11 = 'd0;
  always @(id_1 or id_10 - 1'b0) begin
    if (1) begin
      if (id_0) begin
        #1;
        id_4 <= 1;
        @(posedge 1) id_3 <= 1'b0;
      end
      id_4 <= 1'b0;
      id_4 <= 1;
    end
  end
endmodule
