Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue May  2 11:10:57 2023
| Host         : Shah running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Final_control_sets_placed.rpt
| Design       : Final
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    37 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              13 |            9 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              79 |           20 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               5 |            3 |
| Yes          | Yes                   | No                     |              10 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------+-----------------------------------+-------------------------+------------------+----------------+--------------+
|       Clock Signal       |           Enable Signal           |     Set/Reset Signal    | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------+-----------------------------------+-------------------------+------------------+----------------+--------------+
|  M/playSound_reg_i_1_n_0 |                                   |                         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG           |                                   |                         |                2 |              2 |         1.00 |
|  ck/CLK                  |                                   |                         |                2 |              2 |         1.00 |
|  ck/CLK                  | M/FSM_onehot_state_reg[4]_i_1_n_0 | reset_IBUF              |                3 |              5 |         1.67 |
| ~count/p_0_in            |                                   |                         |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG           | S/number                          | M/SR[0]                 |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           |                                   | S/counter[0]_i_1__0_n_0 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG           |                                   | ck/counter[0]_i_1_n_0   |                7 |             27 |         3.86 |
|  clk_IBUF_BUFG           |                                   | S/time1[0]_i_1_n_0      |                8 |             32 |         4.00 |
+--------------------------+-----------------------------------+-------------------------+------------------+----------------+--------------+


