Time resolution is 1 ps
$finish called at time : 110 ns : File "/home/aquistar/Verilog/NxN_register/NxN_register.srcs/sim_1/new/sim1.v" Line 43
