<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="utf-8">
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  <meta name="generator" content="mm0-doc">
  <meta name="description" content="Documentation for theorem `writeRegeqd` in `../examples/x86.mm1`.">
  <meta name="keywords" content="mm0, metamath-zero">
  <title>writeRegeqd - ../examples/x86.mm1 - Metamath Zero</title>
  <link rel="stylesheet" type="text/css" href="../stylesheet.css" />
  <!-- <link rel="shortcut icon" href="../favicon.ico"> -->
</head>
<body>
  <section class="main">
    <h1 class="title">Theorem <a class="thm" href="">writeRegeqd</a></h1>
    <pre>theorem writeRegeqd (_G: wff) (_k1 _k2 _sz1 _sz2 _r1 _r2 _v1 _v2: nat):
  $ _G -> _k1 = _k2 $ >
  $ _G -> _sz1 = _sz2 $ >
  $ _G -> _r1 = _r2 $ >
  $ _G -> _v1 = _v2 $ >
  $ _G -> writeReg _k1 _sz1 _r1 _v1 = writeReg _k2 _sz2 _r2 _v2 $;</pre>
    <table class="proof">
      <tbody>
        <tr class="proof-head"><th>Step</th><th>Hyp</th><th>Ref</th><th>Expression</th></tr>
        <tr class="sh">
          <td><a name="1"/>1</td>
          <td></td>
          <td><i>hyp _szh</i></td>
          <td><pre>_G -> _sz1 = _sz2</pre></td>
        </tr>        <tr class="st">
          <td><a name="2"/>2</td>
          <td><a href="#1">1</a></td>
          <td><a href="wsizeBitseqd.html">wsizeBitseqd</a></td>
          <td><pre>_G -> wsizeBits _sz1 = wsizeBits _sz2</pre></td>
        </tr>        <tr class="st">
          <td><a name="3"/>3</td>
          <td></td>
          <td><a href="eqidd.html">eqidd</a></td>
          <td><pre>_G -> 8 = 8</pre></td>
        </tr>        <tr class="st">
          <td><a name="4"/>4</td>
          <td><a href="#2">2</a>, <a href="#3">3</a></td>
          <td><a href="eqeqd.html">eqeqd</a></td>
          <td><pre>_G -> (wsizeBits _sz1 = 8 <-> wsizeBits _sz2 = 8)</pre></td>
        </tr>        <tr class="st">
          <td><a name="5"/>5</td>
          <td><a href="#1">1</a></td>
          <td><a href="sndeqd.html">sndeqd</a></td>
          <td><pre>_G -> snd _sz1 = snd _sz2</pre></td>
        </tr>        <tr class="st">
          <td><a name="6"/>6</td>
          <td><a href="#5">5</a></td>
          <td><a href="trueeqd.html">trueeqd</a></td>
          <td><pre>_G -> (true (snd _sz1) <-> true (snd _sz2))</pre></td>
        </tr>        <tr class="st">
          <td><a name="7"/>7</td>
          <td><a href="#6">6</a></td>
          <td><a href="noteqd.html">noteqd</a></td>
          <td><pre>_G -> (~true (snd _sz1) <-> ~true (snd _sz2))</pre></td>
        </tr>        <tr class="st">
          <td><a name="8"/>8</td>
          <td></td>
          <td><a href="eqidd.html">eqidd</a></td>
          <td><pre>_G -> 2 = 2</pre></td>
        </tr>        <tr class="sh">
          <td><a name="9"/>9</td>
          <td></td>
          <td><i>hyp _rh</i></td>
          <td><pre>_G -> _r1 = _r2</pre></td>
        </tr>        <tr class="st">
          <td><a name="10"/>10</td>
          <td><a href="#9">9</a></td>
          <td><a href="nseqd.html">nseqd</a></td>
          <td><pre>_G -> ns _r1 == ns _r2</pre></td>
        </tr>        <tr class="st">
          <td><a name="11"/>11</td>
          <td><a href="#8">8</a>, <a href="#10">10</a></td>
          <td><a href="eleqd.html">eleqd</a></td>
          <td><pre>_G -> (2 e. ns _r1 <-> 2 e. ns _r2)</pre></td>
        </tr>        <tr class="st">
          <td><a name="12"/>12</td>
          <td><a href="#7">7</a>, <a href="#11">11</a></td>
          <td><a href="aneqd.html">aneqd</a></td>
          <td><pre>_G -> (~true (snd _sz1) /\ 2 e. ns _r1 <-> ~true (snd _sz2) /\ 2 e. ns _r2)</pre></td>
        </tr>        <tr class="sh">
          <td><a name="13"/>13</td>
          <td></td>
          <td><i>hyp _kh</i></td>
          <td><pre>_G -> _k1 = _k2</pre></td>
        </tr>        <tr class="st">
          <td><a name="14"/>14</td>
          <td></td>
          <td><a href="eqidd.html">eqidd</a></td>
          <td><pre>_G -> 4 = 4</pre></td>
        </tr>        <tr class="st">
          <td><a name="15"/>15</td>
          <td><a href="#9">9</a>, <a href="#14">14</a></td>
          <td><a href="subeqd.html">subeqd</a></td>
          <td><pre>_G -> _r1 - 4 = _r2 - 4</pre></td>
        </tr>        <tr class="sh">
          <td><a name="16"/>16</td>
          <td></td>
          <td><i>hyp _vh</i></td>
          <td><pre>_G -> _v1 = _v2</pre></td>
        </tr>        <tr class="st">
          <td><a name="17"/>17</td>
          <td><a href="#13">13</a>, <a href="#15">15</a></td>
          <td><a href="readRegeqd.html">readRegeqd</a></td>
          <td><pre>_G -> readReg _k1 (_r1 - 4) = readReg _k2 (_r2 - 4)</pre></td>
        </tr>        <tr class="st">
          <td><a name="18"/>18</td>
          <td><a href="#3">3</a>, <a href="#3">3</a>, <a href="#16">16</a>, <a href="#17">17</a></td>
          <td><a href="bitsUpdateeqd.html">bitsUpdateeqd</a></td>
          <td><pre>_G -> bitsUpdate 8 8 _v1 (readReg _k1 (_r1 - 4)) = bitsUpdate 8 8 _v2 (readReg _k2 (_r2 - 4))</pre></td>
        </tr>        <tr class="st">
          <td><a name="19"/>19</td>
          <td><a href="#13">13</a>, <a href="#15">15</a>, <a href="#18">18</a></td>
          <td><a href="setRegeqd.html">setRegeqd</a></td>
          <td><pre>_G -> setReg _k1 (_r1 - 4) (bitsUpdate 8 8 _v1 (readReg _k1 (_r1 - 4))) = setReg _k2 (_r2 - 4) (bitsUpdate 8 8 _v2 (readReg _k2 (_r2 - 4)))</pre></td>
        </tr>        <tr class="st">
          <td><a name="20"/>20</td>
          <td></td>
          <td><a href="eqidd.html">eqidd</a></td>
          <td><pre>_G -> 0 = 0</pre></td>
        </tr>        <tr class="st">
          <td><a name="21"/>21</td>
          <td><a href="#13">13</a>, <a href="#9">9</a></td>
          <td><a href="readRegeqd.html">readRegeqd</a></td>
          <td><pre>_G -> readReg _k1 _r1 = readReg _k2 _r2</pre></td>
        </tr>        <tr class="st">
          <td><a name="22"/>22</td>
          <td><a href="#20">20</a>, <a href="#3">3</a>, <a href="#16">16</a>, <a href="#21">21</a></td>
          <td><a href="bitsUpdateeqd.html">bitsUpdateeqd</a></td>
          <td><pre>_G -> bitsUpdate 0 8 _v1 (readReg _k1 _r1) = bitsUpdate 0 8 _v2 (readReg _k2 _r2)</pre></td>
        </tr>        <tr class="st">
          <td><a name="23"/>23</td>
          <td><a href="#13">13</a>, <a href="#9">9</a>, <a href="#22">22</a></td>
          <td><a href="setRegeqd.html">setRegeqd</a></td>
          <td><pre>_G -> setReg _k1 _r1 (bitsUpdate 0 8 _v1 (readReg _k1 _r1)) = setReg _k2 _r2 (bitsUpdate 0 8 _v2 (readReg _k2 _r2))</pre></td>
        </tr>        <tr class="st">
          <td><a name="24"/>24</td>
          <td><a href="#12">12</a>, <a href="#19">19</a>, <a href="#23">23</a></td>
          <td><a href="ifeqd.html">ifeqd</a></td>
          <td><pre>_G ->
  if (~true (snd _sz1) /\ 2 e. ns _r1) (setReg _k1 (_r1 - 4) (bitsUpdate 8 8 _v1 (readReg _k1 (_r1 - 4)))) (setReg _k1 _r1 (bitsUpdate 0 8 _v1 (readReg _k1 _r1))) =
    if (~true (snd _sz2) /\ 2 e. ns _r2) (setReg _k2 (_r2 - 4) (bitsUpdate 8 8 _v2 (readReg _k2 (_r2 - 4)))) (setReg _k2 _r2 (bitsUpdate 0 8 _v2 (readReg _k2 _r2)))</pre></td>
        </tr>        <tr class="st">
          <td><a name="25"/>25</td>
          <td></td>
          <td><a href="eqidd.html">eqidd</a></td>
          <td><pre>_G -> 16 = 16</pre></td>
        </tr>        <tr class="st">
          <td><a name="26"/>26</td>
          <td><a href="#2">2</a>, <a href="#25">25</a></td>
          <td><a href="eqeqd.html">eqeqd</a></td>
          <td><pre>_G -> (wsizeBits _sz1 = 16 <-> wsizeBits _sz2 = 16)</pre></td>
        </tr>        <tr class="st">
          <td><a name="27"/>27</td>
          <td><a href="#20">20</a>, <a href="#25">25</a>, <a href="#16">16</a>, <a href="#21">21</a></td>
          <td><a href="bitsUpdateeqd.html">bitsUpdateeqd</a></td>
          <td><pre>_G -> bitsUpdate 0 16 _v1 (readReg _k1 _r1) = bitsUpdate 0 16 _v2 (readReg _k2 _r2)</pre></td>
        </tr>        <tr class="st">
          <td><a name="28"/>28</td>
          <td><a href="#26">26</a>, <a href="#27">27</a>, <a href="#16">16</a></td>
          <td><a href="ifeqd.html">ifeqd</a></td>
          <td><pre>_G -> if (wsizeBits _sz1 = 16) (bitsUpdate 0 16 _v1 (readReg _k1 _r1)) _v1 = if (wsizeBits _sz2 = 16) (bitsUpdate 0 16 _v2 (readReg _k2 _r2)) _v2</pre></td>
        </tr>        <tr class="st">
          <td><a name="29"/>29</td>
          <td><a href="#13">13</a>, <a href="#9">9</a>, <a href="#28">28</a></td>
          <td><a href="setRegeqd.html">setRegeqd</a></td>
          <td><pre>_G -> setReg _k1 _r1 (if (wsizeBits _sz1 = 16) (bitsUpdate 0 16 _v1 (readReg _k1 _r1)) _v1) = setReg _k2 _r2 (if (wsizeBits _sz2 = 16) (bitsUpdate 0 16 _v2 (readReg _k2 _r2)) _v2)</pre></td>
        </tr>        <tr class="st">
          <td><a name="30"/>30</td>
          <td><a href="#4">4</a>, <a href="#24">24</a>, <a href="#29">29</a></td>
          <td><a href="ifeqd.html">ifeqd</a></td>
          <td><pre>_G ->
  if
      (wsizeBits _sz1 = 8)
      (if (~true (snd _sz1) /\ 2 e. ns _r1) (setReg _k1 (_r1 - 4) (bitsUpdate 8 8 _v1 (readReg _k1 (_r1 - 4)))) (setReg _k1 _r1 (bitsUpdate 0 8 _v1 (readReg _k1 _r1))))
      (setReg _k1 _r1 (if (wsizeBits _sz1 = 16) (bitsUpdate 0 16 _v1 (readReg _k1 _r1)) _v1)) =
    if
      (wsizeBits _sz2 = 8)
      (if (~true (snd _sz2) /\ 2 e. ns _r2) (setReg _k2 (_r2 - 4) (bitsUpdate 8 8 _v2 (readReg _k2 (_r2 - 4)))) (setReg _k2 _r2 (bitsUpdate 0 8 _v2 (readReg _k2 _r2))))
      (setReg _k2 _r2 (if (wsizeBits _sz2 = 16) (bitsUpdate 0 16 _v2 (readReg _k2 _r2)) _v2))</pre></td>
        </tr>        <tr class="sc">
          <td><a name="31"/>31</td>
          <td><a href="#30">30</a></td>
          <td><i>conv</i></td>
          <td><pre>_G -> writeReg _k1 _sz1 _r1 _v1 = writeReg _k2 _sz2 _r2 _v2</pre></td>
        </tr>      </tbody>
    </table>
    <h2 class="axioms">Axiom use</h2>
    <a href="ax_1.html">ax_1</a>,
    <a href="ax_2.html">ax_2</a>,
    <a href="ax_3.html">ax_3</a>,
    <a href="ax_mp.html">ax_mp</a>,
    <a href="itru.html">itru</a>,
    <a href="ax_gen.html">ax_gen</a>,
    <a href="ax_4.html">ax_4</a>,
    <a href="ax_5.html">ax_5</a>,
    <a href="ax_6.html">ax_6</a>,
    <a href="ax_7.html">ax_7</a>,
    <a href="ax_10.html">ax_10</a>,
    <a href="ax_11.html">ax_11</a>,
    <a href="ax_12.html">ax_12</a>,
    <a href="elab.html">elab</a>,
    <a href="ax_8.html">ax_8</a>,
    <a href="peano2.html">peano2</a>,
    <a href="theid.html">theid</a>,
    <a href="the0.html">the0</a>,
    <a href="addeq.html">addeq</a>,
    <a href="muleq.html">muleq</a>  </section>
</body>
</html>
