Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:24:04 MST 2014
| Date         : Mon May 13 02:38:32 2019
| Host         : PDVI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    88 |
| Minimum Number of register sites lost to control set restrictions |   172 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             156 |           54 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             233 |           66 |
| Yes          | No                    | No                     |            1100 |          330 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              91 |           32 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                  |                                                                         Enable Signal                                                                        |                                                              Set/Reset Signal                                                             | Slice Load Count | Bel Load Count |
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push               |                                                                                                                                           |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O14[0]                |                                                                                                                                           |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O12                   |                                                                                                                                           |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                              | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O13                   |                                                                                                                                           |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O11[0]                |                                                                                                                                           |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O12                   | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O3 |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O13                   | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O1 |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                              | design_1_i/rst_processing_system7_0_100M/U0/EXT_LPF/lpf_int                                                                               |                4 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_processing_system7_0_100M/U0/SEQ/seq_cnt_en                                                                                                   | design_1_i/rst_processing_system7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                         |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/acorn128_enc_onebyte_0/U0/grp_acorn128_enc_onebyte_Encrypt_StateUpdate128_1bit_fu_73/n_0_reg_256[7]_i_1                                           |                                                                                                                                           |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/acorn128_enc_onebyte_0/U0/grp_acorn128_enc_onebyte_Encrypt_StateUpdate128_1bit_fu_73/ap_sig_bdd_170                                               |                                                                                                                                           |                6 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                              | design_1_i/axi_gpio_0/U0/gpio_core_1/Read_Reg_Rst                                                                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                              | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/SR[0]            |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/acorn128_dec_onebyte_0/U0/grp_acorn128_dec_onebyte_Decrypt_StateUpdate128_1bit_fu_73/n_0_reg_256[7]_i_1                                           |                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/acorn128_dec_onebyte_0/U0/grp_acorn128_dec_onebyte_Decrypt_StateUpdate128_1bit_fu_73/reg_2600                                                     |                                                                                                                                           |                7 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/acorn128_dec_onebyte_0/U0/grp_acorn128_dec_onebyte_Decrypt_StateUpdate128_1bit_fu_73/ap_sig_bdd_139                                               |                                                                                                                                           |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/acorn128_dec_onebyte_0/U0/grp_acorn128_dec_onebyte_Decrypt_StateUpdate128_1bit_fu_73/ap_sig_bdd_167                                               |                                                                                                                                           |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/acorn128_dec_onebyte_0/U0/grp_acorn128_dec_onebyte_Decrypt_StateUpdate128_1bit_fu_73/ap_sig_bdd_177                                               |                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/acorn128_dec_onebyte_0/U0/grp_acorn128_dec_onebyte_Decrypt_StateUpdate128_1bit_fu_73/ap_sig_bdd_187                                               |                                                                                                                                           |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/acorn128_dec_onebyte_0/U0/grp_acorn128_dec_onebyte_Decrypt_StateUpdate128_1bit_fu_73/n_0_reg_264[7]_i_1                                           |                                                                                                                                           |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/acorn128_enc_onebyte_0/U0/grp_acorn128_enc_onebyte_Encrypt_StateUpdate128_1bit_fu_73/ap_sig_bdd_93                                                |                                                                                                                                           |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                        | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0] |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/acorn128_enc_onebyte_0/U0/grp_acorn128_enc_onebyte_Encrypt_StateUpdate128_1bit_fu_73/reg_2600                                                     |                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/n_0_s_axi_rdata_i[7]_i_1                                                                         | design_1_i/axi_gpio_0/U0/bus2ip_reset                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/acorn128_dec_onebyte_0/U0/grp_acorn128_dec_onebyte_Decrypt_StateUpdate128_1bit_fu_73/ap_sig_bdd_85                                                |                                                                                                                                           |                6 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/O3[0]                                                                                  | design_1_i/axi_gpio_0/U0/bus2ip_reset                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/acorn128_enc_onebyte_0/U0/acorn128_enc_onebyte_AXILiteS_s_axi_U/p_0_in19_out                                                                      |                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/acorn128_enc_onebyte_0/U0/acorn128_enc_onebyte_AXILiteS_s_axi_U/p_0_in21_out                                                                      |                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/acorn128_enc_onebyte_0/U0/acorn128_enc_onebyte_AXILiteS_s_axi_U/p_0_in23_out                                                                      |                                                                                                                                           |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/acorn128_enc_onebyte_0/U0/acorn128_enc_onebyte_AXILiteS_s_axi_U/p_0_in25_out                                                                      |                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/acorn128_enc_onebyte_0/U0/acorn128_enc_onebyte_AXILiteS_s_axi_U/p_0_in27_out                                                                      |                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                   | design_1_i/axi_gpio_0/U0/bus2ip_reset                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/acorn128_enc_onebyte_0/U0/grp_acorn128_enc_onebyte_Encrypt_StateUpdate128_1bit_fu_73/reg_2680                                                     |                                                                                                                                           |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/acorn128_enc_onebyte_0/U0/grp_acorn128_enc_onebyte_Encrypt_StateUpdate128_1bit_fu_73/reg_2640                                                     |                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/p_0_in19_out                                                                      |                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/p_0_in21_out                                                                      |                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/p_0_in23_out                                                                      |                                                                                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/p_0_in25_out                                                                      |                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/p_0_in27_out                                                                      |                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/acorn128_dec_onebyte_0/U0/grp_acorn128_dec_onebyte_Decrypt_StateUpdate128_1bit_fu_73/ap_sig_bdd_271                                               | design_1_i/acorn128_dec_onebyte_0/U0/grp_acorn128_dec_onebyte_Decrypt_StateUpdate128_1bit_fu_73/n_0_j_reg_243[8]_i_1                      |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/acorn128_enc_onebyte_0/U0/grp_acorn128_enc_onebyte_Encrypt_StateUpdate128_1bit_fu_73/ap_sig_bdd_260                                               |                                                                                                                                           |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/acorn128_enc_onebyte_0/U0/grp_acorn128_enc_onebyte_Encrypt_StateUpdate128_1bit_fu_73/ap_sig_bdd_276                                               | design_1_i/acorn128_enc_onebyte_0/U0/grp_acorn128_enc_onebyte_Encrypt_StateUpdate128_1bit_fu_73/n_0_j_reg_243[8]_i_1                      |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/acorn128_dec_onebyte_0/U0/grp_acorn128_dec_onebyte_Decrypt_StateUpdate128_1bit_fu_73/ap_sig_bdd_255                                               |                                                                                                                                           |                5 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/waddr0                                                                            |                                                                                                                                           |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/acorn128_enc_onebyte_0/U0/acorn128_enc_onebyte_AXILiteS_s_axi_U/waddr0                                                                            |                                                                                                                                           |                5 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O16                   |                                                                                                                                           |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O13[0]                |                                                                                                                                           |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                  |                                                                                                                                           |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O12[0]                |                                                                                                                                           |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O14                   |                                                                                                                                           |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                  |                                                                                                                                           |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                            |                                                                                                                                           |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                              | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                     |                5 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                               |                                                                                                                                           |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/O2                                   |                                                                                                                                           |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/acorn128_enc_onebyte_0/U0/grp_acorn128_enc_onebyte_Encrypt_StateUpdate128_1bit_fu_73/ap_sig_bdd_236                                               |                                                                                                                                           |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/acorn128_dec_onebyte_0/U0/grp_acorn128_dec_onebyte_Decrypt_StateUpdate128_1bit_fu_73/ap_sig_bdd_231                                               |                                                                                                                                           |                7 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/acorn128_dec_onebyte_0/U0/grp_acorn128_dec_onebyte_Decrypt_StateUpdate128_1bit_fu_73/ap_sig_bdd_69                                                |                                                                                                                                           |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/acorn128_enc_onebyte_0/U0/grp_acorn128_enc_onebyte_Encrypt_StateUpdate128_1bit_fu_73/ap_sig_bdd_221                                               |                                                                                                                                           |                6 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/acorn128_enc_onebyte_0/U0/grp_acorn128_enc_onebyte_Encrypt_StateUpdate128_1bit_fu_73/ap_sig_bdd_77                                                |                                                                                                                                           |                5 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/acorn128_enc_onebyte_0/U0/grp_acorn128_enc_onebyte_Encrypt_StateUpdate128_1bit_fu_73/ap_sig_bdd_85                                                |                                                                                                                                           |                6 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                              | design_1_i/axi_gpio_0/U0/bus2ip_reset                                                                                                     |                5 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O2                    |                                                                                                                                           |                4 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/grp_acorn128_dec_onebyte_Decrypt_StateUpdate128_1bit_fu_73_ap_start_ap_start_reg7 |                                                                                                                                           |                6 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/acorn128_enc_onebyte_0/U0/acorn128_enc_onebyte_AXILiteS_s_axi_U/grp_acorn128_enc_onebyte_Encrypt_StateUpdate128_1bit_fu_73_ap_start_ap_start_reg7 |                                                                                                                                           |                6 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/acorn128_dec_onebyte_0/U0/grp_acorn128_dec_onebyte_Decrypt_StateUpdate128_1bit_fu_73/ap_sig_bdd_214                                               |                                                                                                                                           |                8 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                   | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                     |               10 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/rdata_data0                                                                       |                                                                                                                                           |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/acorn128_enc_onebyte_0/n_0_rdata_data_reg[7]_i_4                                                                                                  |                                                                                                                                           |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/acorn128_enc_onebyte_0/U0/acorn128_enc_onebyte_AXILiteS_s_axi_U/rdata_data0                                                                       |                                                                                                                                           |               14 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/acorn128_dec_onebyte_0/U0/grp_acorn128_dec_onebyte_Decrypt_StateUpdate128_1bit_fu_73/ap_sig_bdd_77                                                |                                                                                                                                           |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/acorn128_dec_onebyte_0/n_0_rdata_data_reg[7]_i_2                                                                                                  |                                                                                                                                           |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/acorn128_enc_onebyte_0/n_0_reg_268_reg[7]_i_6                                                                                                     |                                                                                                                                           |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/acorn128_dec_onebyte_0/n_0_reg_264_reg[7]_i_6                                                                                                     |                                                                                                                                           |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0               |                                                                                                                                           |                9 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                         |                                                                                                                                           |                7 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                          |                                                                                                                                           |                8 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                               |                                                                                                                                           |                8 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/O2                                   |                                                                                                                                           |                7 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/O2                                  |                                                                                                                                           |               12 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/O2                                  |                                                                                                                                           |                9 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O17[0]                |                                                                                                                                           |               12 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O15[0]                |                                                                                                                                           |                9 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                              | design_1_i/acorn128_dec_onebyte_0/U0/acorn128_dec_onebyte_AXILiteS_s_axi_U/wstate0                                                        |               14 |             52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                              | design_1_i/acorn128_enc_onebyte_0/U0/acorn128_enc_onebyte_AXILiteS_s_axi_U/wstate0                                                        |               15 |             52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                              | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                       |               16 |             73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                              |                                                                                                                                           |               55 |            157 |
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


