DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "IEEE"
unitName "STD_LOGIC_1164"
)
(DmPackageRef
library "IEEE"
unitName "STD_LOGIC_ARITH"
)
(DmPackageRef
library "IEEE"
unitName "STD_LOGIC_UNSIGNED"
)
(DmPackageRef
library "UNISIM"
unitName "VComponents"
)
]
libraryRefs [
"IEEE"
"UNISIM"
]
)
version "24.1"
appVersion "2008.1b (Build 7)"
model (Symbol
commonDM (CommonDM
ldm (LogicalDM
ordering 1
suid 17,0
usingSuid 1
emptyRow *1 (LEmptyRow
)
uid 144,0
optionalChildren [
*2 (RefLabelRowHdr
)
*3 (TitleRowHdr
)
*4 (FilterRowHdr
)
*5 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*6 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*7 (GroupColHdr
tm "GroupColHdrMgr"
)
*8 (NameColHdr
tm "NameColHdrMgr"
)
*9 (ModeColHdr
tm "ModeColHdrMgr"
)
*10 (TypeColHdr
tm "TypeColHdrMgr"
)
*11 (BoundsColHdr
tm "BoundsColHdrMgr"
)
*12 (InitColHdr
tm "InitColHdrMgr"
)
*13 (EolColHdr
tm "EolColHdrMgr"
)
*14 (LogPort
port (LogicalPort
decl (Decl
n "abcdata_i"
t "std_logic"
prec "--     clockOut_LVDS_P : out std_logic;
--     clockOut_LVDS_N : out std_logic;
--     command0_LVDS_P : out std_logic;
--     command0_LVDS_N : out std_logic;
--     data9_LVDS_P    : in  std_logic;
--     data9_LVDS_N    : in  std_logic;"
preAdd 0
o 6
suid 1,0
)
)
uid 116,0
)
*15 (LogPort
port (LogicalPort
decl (Decl
n "clock40"
t "std_logic"
o 15
suid 2,0
)
)
uid 118,0
)
*16 (LogPort
port (LogicalPort
decl (Decl
n "ftdi_TXE_in"
t "std_logic"
eolc "-- FTDI TXE#"
preAdd 0
posAdd 0
o 3
suid 3,0
)
)
uid 120,0
)
*17 (LogPort
port (LogicalPort
m 1
decl (Decl
n "ftdi_WR_out"
t "std_logic"
eolc "-- FTDI WR"
preAdd 0
posAdd 0
o 4
suid 4,0
)
)
uid 122,0
)
*18 (LogPort
port (LogicalPort
m 1
decl (Decl
n "ftdi_wrData_out"
t "std_logic_vector"
b "(7 downto 0)"
eolc "-- FTDI D[7:0]"
preAdd 0
posAdd 0
o 5
suid 5,0
)
)
uid 124,0
)
*19 (LogPort
port (LogicalPort
m 1
decl (Decl
n "ll_data_len_o"
t "std_logic_vector"
b "(15 downto 0)"
o 14
suid 6,0
)
)
uid 126,0
)
*20 (LogPort
port (LogicalPort
m 1
decl (Decl
n "ll_data_o"
t "std_logic_vector"
b "(15 downto 0)"
o 13
suid 7,0
)
)
uid 128,0
)
*21 (LogPort
port (LogicalPort
decl (Decl
n "ll_dst_rdy_i"
t "std_logic"
o 12
suid 8,0
)
)
uid 130,0
)
*22 (LogPort
port (LogicalPort
m 1
decl (Decl
n "ll_eof_o"
t "std_logic"
o 10
suid 9,0
)
)
uid 132,0
)
*23 (LogPort
port (LogicalPort
m 1
decl (Decl
n "ll_sof_o"
t "std_logic"
o 9
suid 10,0
)
)
uid 134,0
)
*24 (LogPort
port (LogicalPort
m 1
decl (Decl
n "ll_src_rdy_o"
t "std_logic"
o 11
suid 11,0
)
)
uid 136,0
)
*25 (LogPort
port (LogicalPort
decl (Decl
n "start_hstro_i"
t "std_logic"
o 7
suid 13,0
)
)
uid 140,0
)
*26 (LogPort
port (LogicalPort
decl (Decl
n "rst"
t "std_logic"
prec "--LVDS crystal oscillator signals
--crystalN        : in  std_logic;  -- LVDS input from 125mhz oscillator
--crystalP        : in  std_logic;  -- LVDS input form 125mhz oscillator"
eolc "-- HSIO switch2, code_reload#"
preAdd 0
posAdd 0
o 1
suid 15,0
)
)
uid 258,0
)
*27 (LogPort
port (LogicalPort
decl (Decl
n "reset_hst_i"
t "std_logic"
o 8
suid 16,0
)
)
uid 288,0
)
*28 (LogPort
port (LogicalPort
decl (Decl
n "en"
t "std_logic"
o 2
suid 17,0
)
)
uid 318,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 157,0
optionalChildren [
*29 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *30 (MRCItem
litem &1
pos 13
dimension 20
)
uid 159,0
optionalChildren [
*31 (MRCItem
litem &2
pos 0
dimension 20
uid 160,0
)
*32 (MRCItem
litem &3
pos 1
dimension 23
uid 161,0
)
*33 (MRCItem
litem &4
pos 2
hidden 1
dimension 20
uid 162,0
)
*34 (MRCItem
litem &14
pos 0
dimension 20
uid 117,0
)
*35 (MRCItem
litem &15
pos 1
dimension 20
uid 119,0
)
*36 (MRCItem
litem &16
pos 2
dimension 20
uid 121,0
)
*37 (MRCItem
litem &17
pos 3
dimension 20
uid 123,0
)
*38 (MRCItem
litem &18
pos 4
dimension 20
uid 125,0
)
*39 (MRCItem
litem &19
pos 5
dimension 20
uid 127,0
)
*40 (MRCItem
litem &20
pos 6
dimension 20
uid 129,0
)
*41 (MRCItem
litem &21
pos 7
dimension 20
uid 131,0
)
*42 (MRCItem
litem &22
pos 8
dimension 20
uid 133,0
)
*43 (MRCItem
litem &23
pos 9
dimension 20
uid 135,0
)
*44 (MRCItem
litem &24
pos 10
dimension 20
uid 137,0
)
*45 (MRCItem
litem &25
pos 11
dimension 20
uid 141,0
)
*46 (MRCItem
litem &26
pos 12
dimension 20
uid 259,0
)
*47 (MRCItem
litem &27
pos 13
dimension 20
uid 289,0
)
*48 (MRCItem
litem &28
pos 14
dimension 20
uid 319,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 163,0
optionalChildren [
*49 (MRCItem
litem &5
pos 0
dimension 20
uid 164,0
)
*50 (MRCItem
litem &7
pos 1
dimension 50
uid 165,0
)
*51 (MRCItem
litem &8
pos 2
dimension 100
uid 166,0
)
*52 (MRCItem
litem &9
pos 3
dimension 50
uid 167,0
)
*53 (MRCItem
litem &10
pos 4
dimension 100
uid 168,0
)
*54 (MRCItem
litem &11
pos 5
dimension 100
uid 169,0
)
*55 (MRCItem
litem &12
pos 6
dimension 50
uid 170,0
)
*56 (MRCItem
litem &13
pos 7
dimension 80
uid 171,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 158,0
vaOverrides [
]
)
]
)
uid 143,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *57 (LEmptyRow
)
uid 173,0
optionalChildren [
*58 (RefLabelRowHdr
)
*59 (TitleRowHdr
)
*60 (FilterRowHdr
)
*61 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*62 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*63 (GroupColHdr
tm "GroupColHdrMgr"
)
*64 (NameColHdr
tm "GenericNameColHdrMgr"
)
*65 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*66 (InitColHdr
tm "GenericValueColHdrMgr"
)
*67 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*68 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 185,0
optionalChildren [
*69 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *70 (MRCItem
litem &57
pos 0
dimension 20
)
uid 187,0
optionalChildren [
*71 (MRCItem
litem &58
pos 0
dimension 20
uid 188,0
)
*72 (MRCItem
litem &59
pos 1
dimension 23
uid 189,0
)
*73 (MRCItem
litem &60
pos 2
hidden 1
dimension 20
uid 190,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 191,0
optionalChildren [
*74 (MRCItem
litem &61
pos 0
dimension 20
uid 192,0
)
*75 (MRCItem
litem &63
pos 1
dimension 50
uid 193,0
)
*76 (MRCItem
litem &64
pos 2
dimension 100
uid 194,0
)
*77 (MRCItem
litem &65
pos 3
dimension 100
uid 195,0
)
*78 (MRCItem
litem &66
pos 4
dimension 50
uid 196,0
)
*79 (MRCItem
litem &67
pos 5
dimension 50
uid 197,0
)
*80 (MRCItem
litem &68
pos 6
dimension 80
uid 198,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 186,0
vaOverrides [
]
)
]
)
uid 172,0
type 1
)
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "/home/warren/slhc/trunk/hds_project/../parser/src"
)
(vvPair
variable "HDSDir"
value "/home/warren/slhc/trunk/hds_project/../parser/hds"
)
(vvPair
variable "SideDataDesignDir"
value "/home/warren/slhc/trunk/hds_project/../parser/hds/top_orig/symbol.sb.info"
)
(vvPair
variable "SideDataUserDir"
value "/home/warren/slhc/trunk/hds_project/../parser/hds/top_orig/symbol.sb.user"
)
(vvPair
variable "SourceDir"
value "/home/warren/slhc/trunk/hds_project/../parser/hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "symbol"
)
(vvPair
variable "config"
value "%(unit)_config"
)
(vvPair
variable "d"
value "/home/warren/slhc/trunk/hds_project/../parser/hds/top_orig"
)
(vvPair
variable "d_logical"
value "/home/warren/slhc/trunk/hds_project/../parser/hds/top_orig"
)
(vvPair
variable "date"
value "06/15/10"
)
(vvPair
variable "day"
value "Tue"
)
(vvPair
variable "day_long"
value "Tuesday"
)
(vvPair
variable "dd"
value "15"
)
(vvPair
variable "entity_name"
value "top_orig"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "symbol.sb"
)
(vvPair
variable "f_logical"
value "symbol.sb"
)
(vvPair
variable "f_noext"
value "symbol"
)
(vvPair
variable "group"
value "man"
)
(vvPair
variable "host"
value "pc140.hep.ucl.ac.uk"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "parser"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/../parser/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/../parser/sim/work"
)
(vvPair
variable "library_downstream_PrecisionSynthesisDataPrep"
value "$HDS_PROJECT_DIR/../parser/ps"
)
(vvPair
variable "mm"
value "06"
)
(vvPair
variable "module_name"
value "top_orig"
)
(vvPair
variable "month"
value "Jun"
)
(vvPair
variable "month_long"
value "June"
)
(vvPair
variable "p"
value "/home/warren/slhc/trunk/hds_project/../parser/hds/top_orig/symbol.sb"
)
(vvPair
variable "p_logical"
value "/home/warren/slhc/trunk/hds_project/../parser/hds/top_orig/symbol.sb"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hsio"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "$HDS_HOME/../Modeltech/linux_x86_64"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "$HDS_HOME/../Precision/Mgc_home/bin"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "sb"
)
(vvPair
variable "this_file"
value "symbol"
)
(vvPair
variable "this_file_logical"
value "symbol"
)
(vvPair
variable "time"
value "11:28:00"
)
(vvPair
variable "unit"
value "top_orig"
)
(vvPair
variable "user"
value "warren"
)
(vvPair
variable "version"
value "2008.1b (Build 7)"
)
(vvPair
variable "view"
value "symbol"
)
(vvPair
variable "year"
value "2010"
)
(vvPair
variable "yy"
value "10"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 142,0
optionalChildren [
*81 (SymbolBody
uid 8,0
optionalChildren [
*82 (CptPort
uid 51,0
ps "OnEdgeStrategy"
shape (Triangle
uid 52,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,16625,15000,17375"
)
tg (CPTG
uid 53,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 54,0
va (VaSet
)
xt "16000,16500,19600,17500"
st "abcdata_i"
blo "16000,17300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 55,0
va (VaSet
)
xt "44000,10000,59700,17000"
st "--     clockOut_LVDS_P : out std_logic;
--     clockOut_LVDS_N : out std_logic;
--     command0_LVDS_P : out std_logic;
--     command0_LVDS_N : out std_logic;
--     data9_LVDS_P    : in  std_logic;
--     data9_LVDS_N    : in  std_logic;
abcdata_i       : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "abcdata_i"
t "std_logic"
prec "--     clockOut_LVDS_P : out std_logic;
--     clockOut_LVDS_N : out std_logic;
--     command0_LVDS_P : out std_logic;
--     command0_LVDS_N : out std_logic;
--     data9_LVDS_P    : in  std_logic;
--     data9_LVDS_N    : in  std_logic;"
preAdd 0
o 6
suid 1,0
)
)
)
*83 (CptPort
uid 56,0
ps "OnEdgeStrategy"
shape (Triangle
uid 57,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,12625,15000,13375"
)
tg (CPTG
uid 58,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 59,0
va (VaSet
)
xt "16000,12500,18900,13500"
st "clock40"
blo "16000,13300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 60,0
va (VaSet
)
xt "44000,25000,55000,26000"
st "clock40         : in     std_logic "
)
thePort (LogicalPort
decl (Decl
n "clock40"
t "std_logic"
o 15
suid 2,0
)
)
)
*84 (CptPort
uid 61,0
ps "OnEdgeStrategy"
shape (Triangle
uid 62,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,22625,15000,23375"
)
tg (CPTG
uid 63,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 64,0
va (VaSet
)
xt "16000,22500,21100,23500"
st "ftdi_TXE_in"
blo "16000,23300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 65,0
va (VaSet
)
xt "44000,7000,61300,8000"
st "ftdi_TXE_in     : in     std_logic  ; -- FTDI TXE#"
)
thePort (LogicalPort
decl (Decl
n "ftdi_TXE_in"
t "std_logic"
eolc "-- FTDI TXE#"
preAdd 0
posAdd 0
o 3
suid 3,0
)
)
)
*85 (CptPort
uid 66,0
ps "OnEdgeStrategy"
shape (Triangle
uid 67,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,24625,15000,25375"
)
tg (CPTG
uid 68,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 69,0
va (VaSet
)
xt "16000,24500,21300,25500"
st "ftdi_WR_out"
blo "16000,25300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 70,0
va (VaSet
)
xt "44000,8000,61000,9000"
st "ftdi_WR_out     : out    std_logic  ; -- FTDI WR"
)
thePort (LogicalPort
m 1
decl (Decl
n "ftdi_WR_out"
t "std_logic"
eolc "-- FTDI WR"
preAdd 0
posAdd 0
o 4
suid 4,0
)
)
)
*86 (CptPort
uid 71,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,23625,15000,24375"
)
tg (CPTG
uid 73,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 74,0
va (VaSet
)
xt "16000,23500,25000,24500"
st "ftdi_wrData_out : (7:0)"
blo "16000,24300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 75,0
va (VaSet
)
xt "44000,9000,70200,10000"
st "ftdi_wrData_out : out    std_logic_vector (7 downto 0) ; -- FTDI D[7:0]"
)
thePort (LogicalPort
m 1
decl (Decl
n "ftdi_wrData_out"
t "std_logic_vector"
b "(7 downto 0)"
eolc "-- FTDI D[7:0]"
preAdd 0
posAdd 0
o 5
suid 5,0
)
)
)
*87 (CptPort
uid 76,0
ps "OnEdgeStrategy"
shape (Triangle
uid 77,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "36000,17625,36750,18375"
)
tg (CPTG
uid 78,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 79,0
va (VaSet
)
xt "26500,17500,35000,18500"
st "ll_data_len_o : (15:0)"
ju 2
blo "35000,18300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 80,0
va (VaSet
)
xt "44000,24000,65000,25000"
st "ll_data_len_o   : out    std_logic_vector (15 downto 0) ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "ll_data_len_o"
t "std_logic_vector"
b "(15 downto 0)"
o 14
suid 6,0
)
)
)
*88 (CptPort
uid 81,0
ps "OnEdgeStrategy"
shape (Triangle
uid 82,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "36000,16625,36750,17375"
)
tg (CPTG
uid 83,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 84,0
va (VaSet
)
xt "28100,16500,35000,17500"
st "ll_data_o : (15:0)"
ju 2
blo "35000,17300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 85,0
va (VaSet
)
xt "44000,23000,64200,24000"
st "ll_data_o       : out    std_logic_vector (15 downto 0) ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "ll_data_o"
t "std_logic_vector"
b "(15 downto 0)"
o 13
suid 7,0
)
)
)
*89 (CptPort
uid 86,0
ps "OnEdgeStrategy"
shape (Triangle
uid 87,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "36000,15625,36750,16375"
)
tg (CPTG
uid 88,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 89,0
va (VaSet
)
xt "30000,15500,35000,16500"
st "ll_dst_rdy_i"
ju 2
blo "35000,16300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 90,0
va (VaSet
)
xt "44000,22000,56000,23000"
st "ll_dst_rdy_i    : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "ll_dst_rdy_i"
t "std_logic"
o 12
suid 8,0
)
)
)
*90 (CptPort
uid 91,0
ps "OnEdgeStrategy"
shape (Triangle
uid 92,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "36000,14625,36750,15375"
)
tg (CPTG
uid 93,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 94,0
va (VaSet
)
xt "31900,14500,35000,15500"
st "ll_eof_o"
ju 2
blo "35000,15300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 95,0
va (VaSet
)
xt "44000,20000,55700,21000"
st "ll_eof_o        : out    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "ll_eof_o"
t "std_logic"
o 10
suid 9,0
)
)
)
*91 (CptPort
uid 96,0
ps "OnEdgeStrategy"
shape (Triangle
uid 97,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "36000,13625,36750,14375"
)
tg (CPTG
uid 98,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 99,0
va (VaSet
)
xt "31900,13500,35000,14500"
st "ll_sof_o"
ju 2
blo "35000,14300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 100,0
va (VaSet
)
xt "44000,19000,55700,20000"
st "ll_sof_o        : out    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "ll_sof_o"
t "std_logic"
o 9
suid 10,0
)
)
)
*92 (CptPort
uid 101,0
ps "OnEdgeStrategy"
shape (Triangle
uid 102,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "36000,12625,36750,13375"
)
tg (CPTG
uid 103,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 104,0
va (VaSet
)
xt "29800,12500,35000,13500"
st "ll_src_rdy_o"
ju 2
blo "35000,13300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 105,0
va (VaSet
)
xt "44000,21000,56500,22000"
st "ll_src_rdy_o    : out    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "ll_src_rdy_o"
t "std_logic"
o 11
suid 11,0
)
)
)
*93 (CptPort
uid 111,0
ps "OnEdgeStrategy"
shape (Triangle
uid 112,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,18625,15000,19375"
)
tg (CPTG
uid 113,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 114,0
va (VaSet
)
xt "16000,18500,21400,19500"
st "start_hstro_i"
blo "16000,19300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 115,0
va (VaSet
)
xt "44000,17000,56200,18000"
st "start_hstro_i   : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "start_hstro_i"
t "std_logic"
o 7
suid 13,0
)
)
)
*94 (CptPort
uid 251,0
ps "OnEdgeStrategy"
shape (Triangle
uid 252,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,26625,15000,27375"
)
tg (CPTG
uid 253,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 254,0
va (VaSet
)
xt "16000,26500,17000,27500"
st "rst"
blo "16000,27300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 255,0
va (VaSet
)
xt "44000,2000,69200,6000"
st "--LVDS crystal oscillator signals
--crystalN        : in  std_logic;  -- LVDS input from 125mhz oscillator
--crystalP        : in  std_logic;  -- LVDS input form 125mhz oscillator
rst             : in     std_logic  ; -- HSIO switch2, code_reload#"
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
prec "--LVDS crystal oscillator signals
--crystalN        : in  std_logic;  -- LVDS input from 125mhz oscillator
--crystalP        : in  std_logic;  -- LVDS input form 125mhz oscillator"
eolc "-- HSIO switch2, code_reload#"
preAdd 0
posAdd 0
o 1
suid 15,0
)
)
)
*95 (CptPort
uid 283,0
ps "OnEdgeStrategy"
shape (Triangle
uid 284,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,27625,15000,28375"
)
tg (CPTG
uid 285,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 286,0
va (VaSet
)
xt "16000,27500,20700,28500"
st "reset_hst_i"
blo "16000,28300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 287,0
va (VaSet
)
xt "44000,18000,55900,19000"
st "reset_hst_i     : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "reset_hst_i"
t "std_logic"
o 8
suid 16,0
)
)
)
*96 (CptPort
uid 313,0
ps "OnEdgeStrategy"
shape (Triangle
uid 314,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,28625,15000,29375"
)
tg (CPTG
uid 315,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 316,0
va (VaSet
)
xt "16000,28500,16900,29500"
st "en"
blo "16000,29300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 317,0
va (VaSet
)
xt "44000,6000,54400,7000"
st "en              : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "en"
t "std_logic"
o 2
suid 17,0
)
)
)
]
shape (Rectangle
uid 222,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,12000,36000,30000"
)
oxt "15000,6000,34000,26000"
biTextGroup (BiTextGroup
uid 10,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
uid 11,0
va (VaSet
font "helvetica,8,1"
)
xt "24200,46000,26800,47000"
st "parser"
blo "24200,46800"
)
second (Text
uid 12,0
va (VaSet
font "helvetica,8,1"
)
xt "24200,47000,27500,48000"
st "top_orig"
blo "24200,47800"
)
)
gi *97 (GenericInterface
uid 13,0
ps "CenterOffsetStrategy"
matrix (Matrix
uid 14,0
text (MLText
uid 15,0
va (VaSet
)
xt "15000,-30000,23100,-29000"
st "Generic Declarations"
)
header "Generic Declarations"
showHdrWhenContentsEmpty 1
)
elements [
]
)
portInstanceVisAsIs 1
portInstanceVis (PortSigDisplay
)
portVis (PortSigDisplay
)
)
*98 (Grouping
uid 16,0
optionalChildren [
*99 (CommentText
uid 18,0
shape (Rectangle
uid 19,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,50000,49000,51000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 20,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "32200,50000,42500,51000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*100 (CommentText
uid 21,0
shape (Rectangle
uid 22,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "49000,46000,53000,47000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 23,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "49200,46000,52100,47000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*101 (CommentText
uid 24,0
shape (Rectangle
uid 25,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,48000,49000,49000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 26,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "32200,48000,42100,49000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*102 (CommentText
uid 27,0
shape (Rectangle
uid 28,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "28000,48000,32000,49000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 29,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "28200,48000,29900,49000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*103 (CommentText
uid 30,0
shape (Rectangle
uid 31,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "49000,47000,69000,51000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 32,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "49200,47200,58300,48200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*104 (CommentText
uid 33,0
shape (Rectangle
uid 34,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "53000,46000,69000,47000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 35,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "53200,46000,63200,47000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*105 (CommentText
uid 36,0
shape (Rectangle
uid 37,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "28000,46000,49000,48000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 38,0
va (VaSet
fg "32768,0,0"
)
xt "35050,46500,41950,47500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*106 (CommentText
uid 39,0
shape (Rectangle
uid 40,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "28000,49000,32000,50000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 41,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "28200,49000,30200,50000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*107 (CommentText
uid 42,0
shape (Rectangle
uid 43,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "28000,50000,32000,51000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 44,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "28200,50000,30900,51000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*108 (CommentText
uid 45,0
shape (Rectangle
uid 46,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,49000,49000,50000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 47,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "32200,49000,41300,50000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 17,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "28000,46000,69000,51000"
)
oxt "14000,66000,55000,71000"
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *109 (PackageList
uid 48,0
stg "VerticalLayoutStrategy"
textVec [
*110 (Text
uid 49,0
va (VaSet
font "courier,8,1"
)
xt "0,0,6500,900"
st "Package List"
blo "0,700"
)
*111 (MLText
uid 50,0
va (VaSet
)
xt "0,900,14800,7900"
st "library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.STD_LOGIC_ARITH.all;
use IEEE.STD_LOGIC_UNSIGNED.all;

library UNISIM;
use UNISIM.VComponents.all;"
tm "PackageList"
)
]
)
windowSize "156,61,1171,751"
viewArea "-500,-500,70780,46300"
cachedDiagramExtent "0,-30000,70600,51000"
hasePageBreakOrigin 1
pageBreakOrigin "0,-31000"
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,1800,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
)
xt "1000,1000,3600,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
parentGraphicsRef (HdmGraphicsRef
libraryName ""
entityName ""
viewName ""
)
defaultSymbolBody (SymbolBody
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,6000,34000,26000"
)
biTextGroup (BiTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "helvetica,8,1"
)
xt "22850,15000,26150,16000"
st "<library>"
blo "22850,15800"
)
second (Text
va (VaSet
font "helvetica,8,1"
)
xt "22850,16000,24950,17000"
st "<cell>"
blo "22850,16800"
)
)
gi *112 (GenericInterface
ps "CenterOffsetStrategy"
matrix (Matrix
text (MLText
va (VaSet
)
xt "0,12000,8100,13000"
st "Generic Declarations"
)
header "Generic Declarations"
showHdrWhenContentsEmpty 1
)
elements [
]
)
portInstanceVisAsIs 1
portInstanceVis (PortSigDisplay
sIVOD 1
)
portVis (PortSigDisplay
sIVOD 1
)
)
defaultCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1200,1750"
st "In0"
blo "0,1550"
tm "CptPortNameMgr"
)
)
dt (MLText
va (VaSet
)
)
thePort (LogicalPort
decl (Decl
n "In0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 0
)
)
)
defaultCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
bg "0,0,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,2800,1750"
st "Buffer0"
blo "0,1550"
tm "CptPortNameMgr"
)
)
dt (MLText
va (VaSet
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Buffer0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 0
)
)
)
DeclarativeBlock *113 (SymDeclBlock
uid 1,0
stg "SymDeclLayoutStrategy"
declLabel (Text
uid 2,0
va (VaSet
font "helvetica,8,1"
)
xt "42000,0,47500,1000"
st "Declarations"
blo "42000,800"
)
portLabel (Text
uid 3,0
va (VaSet
font "helvetica,8,1"
)
xt "42000,1000,44400,2000"
st "Ports:"
blo "42000,1800"
)
externalLabel (Text
uid 4,0
va (VaSet
font "helvetica,8,1"
)
xt "42000,26000,44100,27000"
st "User:"
blo "42000,26800"
)
internalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "42000,0,47800,1000"
st "Internal User:"
blo "42000,800"
)
externalText (MLText
uid 5,0
va (VaSet
)
xt "44000,27000,44000,27000"
tm "SyDeclarativeTextMgr"
)
internalText (MLText
uid 7,0
va (VaSet
isHidden 1
)
xt "42000,0,42000,0"
tm "SyDeclarativeTextMgr"
)
)
lastUid 342,0
activeModelName "Symbol"
)
