Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Aug 27 14:33:27 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/UniformILPNew/fir_SAM_UniformILPNew_466_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.581ns  (required time - arrival time)
  Source:                 Delay1No13_instance/Y_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.272ns  (logic 0.835ns (25.520%)  route 2.437ns (74.480%))
  Logic Levels:           8  (CARRY8=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.452ns = ( 6.452 - 4.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.023ns (routing 1.009ns, distribution 1.014ns)
  Clock Net Delay (Destination): 1.792ns (routing 0.919ns, distribution 0.873ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X5Y9 (CLOCK_ROOT)    net (fo=35821, routed)       2.023     2.974    Delay1No13_instance/clk_IBUF_BUFG
    SLR Crossing[1->2]   
    SLICE_X159Y569       FDCE                                         r  Delay1No13_instance/Y_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y569       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.053 r  Delay1No13_instance/Y_reg[20]/Q
                         net (fo=4, routed)           0.861     3.914    Delay1No12_instance/Y_reg[33]_0[20]
    SLICE_X153Y520       LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     4.037 r  Delay1No12_instance/geqOp_carry__0_i_14__0/O
                         net (fo=1, routed)           0.010     4.047    Sum10_0_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[2]
    SLICE_X153Y520       CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     4.202 r  Sum10_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.228    Sum10_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X153Y521       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.280 r  Sum10_0_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.217     4.497    Delay1No13_instance/CO[0]
    SLICE_X154Y520       LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.066     4.563 r  Delay1No13_instance/shiftedFracY_d1[12]_i_4__0/O
                         net (fo=3, routed)           0.292     4.855    Delay1No12_instance/Y_reg[23]_0[0]
    SLICE_X151Y522       LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.097     4.952 r  Delay1No12_instance/shiftedFracY_d1[32]_i_9__0/O
                         net (fo=3, routed)           0.097     5.049    Delay1No12_instance/shiftedFracY_d1[32]_i_9__0_n_0
    SLICE_X151Y522       LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.050     5.099 r  Delay1No12_instance/shiftedFracY_d1[12]_i_3__0/O
                         net (fo=33, routed)          0.272     5.371    Delay1No13_instance/shiftVal__5[0]
    SLICE_X148Y518       LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.123     5.494 r  Delay1No13_instance/shiftedFracY_d1[18]_i_2__0/O
                         net (fo=5, routed)           0.287     5.781    Delay1No13_instance/shiftedFracY_d1_reg[38][1]
    SLICE_X153Y517       LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.090     5.871 r  Delay1No13_instance/shiftedFracY_d1[10]_i_2__0/O
                         net (fo=2, routed)           0.375     6.246    Sum10_0_impl_instance/FPAddSubOp_instance/level4__0[10]
    SLICE_X149Y518       FDRE                                         r  Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AU14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X5Y9 (CLOCK_ROOT)    net (fo=35821, routed)       1.792     6.452    Sum10_0_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLR Crossing[1->2]   
    SLICE_X149Y518       FDRE                                         r  Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[10]/C
                         clock pessimism              0.385     6.837    
                         clock uncertainty           -0.035     6.802    
    SLICE_X149Y518       FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     6.827    Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[10]
  -------------------------------------------------------------------
                         required time                          6.827    
                         arrival time                          -6.246    
  -------------------------------------------------------------------
                         slack                                  0.581    




