set_property MARK_DEBUG true [get_nets {design_1_i/signal_controller_0_ADDRB[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/signal_controller_0_ADDRB[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/signal_controller_0_ADDRB[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/signal_controller_0_ADDRB[22]}]
set_property MARK_DEBUG true [get_nets {design_1_i/signal_controller_0_ADDRB[23]}]
set_property MARK_DEBUG true [get_nets {design_1_i/signal_controller_0_ADDRB[24]}]
set_property MARK_DEBUG true [get_nets {design_1_i/signal_controller_0_ADDRB[25]}]
set_property MARK_DEBUG true [get_nets {design_1_i/signal_controller_0_ADDRB[18]}]
set_property MARK_DEBUG true [get_nets {design_1_i/signal_controller_0_ADDRB[19]}]
set_property MARK_DEBUG true [get_nets {design_1_i/signal_controller_0_ADDRB[20]}]
set_property MARK_DEBUG true [get_nets {design_1_i/signal_controller_0_ADDRB[21]}]
set_property MARK_DEBUG true [get_nets {design_1_i/signal_controller_0_ADDRB[14]}]
set_property MARK_DEBUG true [get_nets {design_1_i/signal_controller_0_ADDRB[15]}]
set_property MARK_DEBUG true [get_nets {design_1_i/signal_controller_0_ADDRB[16]}]
set_property MARK_DEBUG true [get_nets {design_1_i/signal_controller_0_ADDRB[17]}]
set_property MARK_DEBUG true [get_nets {design_1_i/signal_controller_0_ADDRB[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/signal_controller_0_ADDRB[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/signal_controller_0_ADDRB[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/signal_controller_0_ADDRB[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/signal_controller_0_ADDRB[7]}]
set_property MARK_DEBUG true [get_nets {design_1_i/signal_controller_0_ADDRB[8]}]
set_property MARK_DEBUG true [get_nets {design_1_i/signal_controller_0_ADDRB[9]}]
set_property MARK_DEBUG true [get_nets {design_1_i/signal_controller_0_ADDRB[10]}]
set_property MARK_DEBUG true [get_nets {design_1_i/signal_controller_0_ADDRB[11]}]
set_property MARK_DEBUG true [get_nets {design_1_i/signal_controller_0_ADDRB[12]}]
set_property MARK_DEBUG true [get_nets {design_1_i/signal_controller_0_ADDRB[13]}]
set_property MARK_DEBUG true [get_nets {design_1_i/signal_controller_0_ADDRB[30]}]
set_property MARK_DEBUG true [get_nets {design_1_i/signal_controller_0_ADDRB[31]}]
set_property MARK_DEBUG true [get_nets {design_1_i/signal_controller_0_ADDRB[26]}]
set_property MARK_DEBUG true [get_nets {design_1_i/signal_controller_0_ADDRB[27]}]
set_property MARK_DEBUG true [get_nets {design_1_i/signal_controller_0_ADDRB[28]}]
set_property MARK_DEBUG true [get_nets {design_1_i/signal_controller_0_ADDRB[29]}]
set_property MARK_DEBUG true [get_nets {design_1_i/signal_controller_0_DINB[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/signal_controller_0_DINB[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/signal_controller_0_DINB[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/signal_controller_0_DINB[22]}]
set_property MARK_DEBUG true [get_nets {design_1_i/signal_controller_0_DINB[23]}]
set_property MARK_DEBUG true [get_nets {design_1_i/signal_controller_0_DINB[24]}]
set_property MARK_DEBUG true [get_nets {design_1_i/signal_controller_0_DINB[25]}]
set_property MARK_DEBUG true [get_nets {design_1_i/signal_controller_0_DINB[18]}]
set_property MARK_DEBUG true [get_nets {design_1_i/signal_controller_0_DINB[19]}]
set_property MARK_DEBUG true [get_nets {design_1_i/signal_controller_0_DINB[20]}]
set_property MARK_DEBUG true [get_nets {design_1_i/signal_controller_0_DINB[21]}]
set_property MARK_DEBUG true [get_nets {design_1_i/signal_controller_0_DINB[14]}]
set_property MARK_DEBUG true [get_nets {design_1_i/signal_controller_0_DINB[15]}]
set_property MARK_DEBUG true [get_nets {design_1_i/signal_controller_0_DINB[16]}]
set_property MARK_DEBUG true [get_nets {design_1_i/signal_controller_0_DINB[17]}]
set_property MARK_DEBUG true [get_nets {design_1_i/signal_controller_0_DINB[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/signal_controller_0_DINB[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/signal_controller_0_DINB[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/signal_controller_0_DINB[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/signal_controller_0_DINB[7]}]
set_property MARK_DEBUG true [get_nets {design_1_i/signal_controller_0_DINB[8]}]
set_property MARK_DEBUG true [get_nets {design_1_i/signal_controller_0_DINB[9]}]
set_property MARK_DEBUG true [get_nets {design_1_i/signal_controller_0_DINB[10]}]
set_property MARK_DEBUG true [get_nets {design_1_i/signal_controller_0_DINB[11]}]
set_property MARK_DEBUG true [get_nets {design_1_i/signal_controller_0_DINB[12]}]
set_property MARK_DEBUG true [get_nets {design_1_i/signal_controller_0_DINB[13]}]
set_property MARK_DEBUG true [get_nets {design_1_i/signal_controller_0_DINB[30]}]
set_property MARK_DEBUG true [get_nets {design_1_i/signal_controller_0_DINB[31]}]
set_property MARK_DEBUG true [get_nets {design_1_i/signal_controller_0_DINB[26]}]
set_property MARK_DEBUG true [get_nets {design_1_i/signal_controller_0_DINB[27]}]
set_property MARK_DEBUG true [get_nets {design_1_i/signal_controller_0_DINB[28]}]
set_property MARK_DEBUG true [get_nets {design_1_i/signal_controller_0_DINB[29]}]
set_property MARK_DEBUG true [get_nets design_1_i/signal_controller_0_CLKB]
set_property MARK_DEBUG true [get_nets design_1_i/signal_controller_0_ENB]
set_property MARK_DEBUG true [get_nets design_1_i/signal_controller_0_RSTB]
set_property MARK_DEBUG true [get_nets {design_1_i/signal_controller_0_WEB[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/signal_controller_0_WEB[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/signal_controller_0_WEB[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/signal_controller_0_WEB[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/blk_mem_gen_0_doutb[13]}]
set_property MARK_DEBUG true [get_nets {design_1_i/blk_mem_gen_0_doutb[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/blk_mem_gen_0_doutb[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/blk_mem_gen_0_doutb[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/blk_mem_gen_0_doutb[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/blk_mem_gen_0_doutb[16]}]
set_property MARK_DEBUG true [get_nets {design_1_i/blk_mem_gen_0_doutb[17]}]
set_property MARK_DEBUG true [get_nets {design_1_i/blk_mem_gen_0_doutb[14]}]
set_property MARK_DEBUG true [get_nets {design_1_i/blk_mem_gen_0_doutb[15]}]
set_property MARK_DEBUG true [get_nets {design_1_i/blk_mem_gen_0_doutb[12]}]
set_property MARK_DEBUG true [get_nets {design_1_i/blk_mem_gen_0_doutb[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/blk_mem_gen_0_doutb[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/blk_mem_gen_0_doutb[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/blk_mem_gen_0_doutb[7]}]
set_property MARK_DEBUG true [get_nets {design_1_i/blk_mem_gen_0_doutb[8]}]
set_property MARK_DEBUG true [get_nets {design_1_i/blk_mem_gen_0_doutb[9]}]
set_property MARK_DEBUG true [get_nets {design_1_i/blk_mem_gen_0_doutb[10]}]
set_property MARK_DEBUG true [get_nets {design_1_i/blk_mem_gen_0_doutb[24]}]
set_property MARK_DEBUG true [get_nets {design_1_i/blk_mem_gen_0_doutb[25]}]
set_property MARK_DEBUG true [get_nets {design_1_i/blk_mem_gen_0_doutb[22]}]
set_property MARK_DEBUG true [get_nets {design_1_i/blk_mem_gen_0_doutb[23]}]
set_property MARK_DEBUG true [get_nets {design_1_i/blk_mem_gen_0_doutb[20]}]
set_property MARK_DEBUG true [get_nets {design_1_i/blk_mem_gen_0_doutb[21]}]
set_property MARK_DEBUG true [get_nets {design_1_i/blk_mem_gen_0_doutb[18]}]
set_property MARK_DEBUG true [get_nets {design_1_i/blk_mem_gen_0_doutb[30]}]
set_property MARK_DEBUG true [get_nets {design_1_i/blk_mem_gen_0_doutb[31]}]
set_property MARK_DEBUG true [get_nets {design_1_i/blk_mem_gen_0_doutb[28]}]
set_property MARK_DEBUG true [get_nets {design_1_i/blk_mem_gen_0_doutb[29]}]
set_property MARK_DEBUG true [get_nets {design_1_i/blk_mem_gen_0_doutb[26]}]
set_property MARK_DEBUG true [get_nets {design_1_i/blk_mem_gen_0_doutb[27]}]
set_property MARK_DEBUG true [get_nets {design_1_i/blk_mem_gen_0_doutb[19]}]
set_property MARK_DEBUG true [get_nets {design_1_i/blk_mem_gen_0_doutb[11]}]



set_property MARK_DEBUG false [get_nets {design_1_i/signal_controller_0_STATUS[0]}]
set_property MARK_DEBUG false [get_nets {design_1_i/signal_controller_0_STATUS[1]}]
set_property MARK_DEBUG false [get_nets {design_1_i/signal_controller_0_STATUS[2]}]
set_property MARK_DEBUG false [get_nets {design_1_i/signal_controller_0_STATUS[3]}]
set_property MARK_DEBUG false [get_nets {design_1_i/signal_controller_0_STATUS2[1]}]
set_property MARK_DEBUG false [get_nets {design_1_i/signal_controller_0_STATUS2[0]}]
set_property MARK_DEBUG false [get_nets {design_1_i/signal_controller_0_STATUS2[2]}]
set_property MARK_DEBUG false [get_nets {design_1_i/signal_controller_0_STATUS2[3]}]
set_property MARK_DEBUG false [get_nets {design_1_i/signal_controller_0_STATUS2[4]}]
set_property MARK_DEBUG false [get_nets {design_1_i/signal_controller_0_STATUS2[24]}]
set_property MARK_DEBUG false [get_nets {design_1_i/signal_controller_0_STATUS2[5]}]
set_property MARK_DEBUG false [get_nets {design_1_i/signal_controller_0_STATUS2[15]}]
set_property MARK_DEBUG false [get_nets {design_1_i/signal_controller_0_STATUS2[16]}]
set_property MARK_DEBUG false [get_nets {design_1_i/signal_controller_0_STATUS2[17]}]
set_property MARK_DEBUG false [get_nets {design_1_i/signal_controller_0_STATUS2[18]}]
set_property MARK_DEBUG false [get_nets {design_1_i/signal_controller_0_STATUS2[20]}]
set_property MARK_DEBUG false [get_nets {design_1_i/signal_controller_0_STATUS2[11]}]
set_property MARK_DEBUG false [get_nets {design_1_i/signal_controller_0_STATUS2[23]}]
set_property MARK_DEBUG false [get_nets {design_1_i/signal_controller_0_STATUS2[22]}]
set_property MARK_DEBUG false [get_nets {design_1_i/signal_controller_0_STATUS2[13]}]
set_property MARK_DEBUG false [get_nets {design_1_i/signal_controller_0_STATUS2[19]}]
set_property MARK_DEBUG false [get_nets {design_1_i/signal_controller_0_STATUS2[21]}]
set_property MARK_DEBUG false [get_nets {design_1_i/signal_controller_0_STATUS2[14]}]
set_property MARK_DEBUG false [get_nets {design_1_i/signal_controller_0_STATUS2[12]}]
set_property MARK_DEBUG false [get_nets {design_1_i/signal_controller_0_STATUS2[6]}]
set_property MARK_DEBUG false [get_nets {design_1_i/signal_controller_0_STATUS2[7]}]
set_property MARK_DEBUG false [get_nets {design_1_i/signal_controller_0_STATUS2[8]}]
set_property MARK_DEBUG false [get_nets {design_1_i/signal_controller_0_STATUS2[9]}]
set_property MARK_DEBUG false [get_nets {design_1_i/signal_controller_0_STATUS2[10]}]
set_property MARK_DEBUG false [get_nets {design_1_i/signal_controller_0_STATUS2[25]}]
set_property MARK_DEBUG false [get_nets {design_1_i/signal_controller_0_STATUS2[26]}]
set_property MARK_DEBUG false [get_nets {design_1_i/signal_controller_0_STATUS2[27]}]
set_property MARK_DEBUG false [get_nets {design_1_i/signal_controller_0_STATUS2[28]}]
set_property MARK_DEBUG false [get_nets {design_1_i/signal_controller_0_STATUS2[29]}]
set_property MARK_DEBUG false [get_nets {design_1_i/signal_controller_0_STATUS2[30]}]
set_property MARK_DEBUG false [get_nets {design_1_i/signal_controller_0_STATUS2[31]}]
set_property MARK_DEBUG false [get_nets design_1_i/myip_0_START]
set_property MARK_DEBUG false [get_nets design_1_i/rst_ps8_0_100M_peripheral_aresetn]
create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 32768 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {design_1_i/signal_controller_0_ADDRB[0]} {design_1_i/signal_controller_0_ADDRB[1]} {design_1_i/signal_controller_0_ADDRB[2]} {design_1_i/signal_controller_0_ADDRB[3]} {design_1_i/signal_controller_0_ADDRB[4]} {design_1_i/signal_controller_0_ADDRB[5]} {design_1_i/signal_controller_0_ADDRB[6]} {design_1_i/signal_controller_0_ADDRB[7]} {design_1_i/signal_controller_0_ADDRB[8]} {design_1_i/signal_controller_0_ADDRB[9]} {design_1_i/signal_controller_0_ADDRB[10]} {design_1_i/signal_controller_0_ADDRB[11]} {design_1_i/signal_controller_0_ADDRB[12]} {design_1_i/signal_controller_0_ADDRB[13]} {design_1_i/signal_controller_0_ADDRB[14]} {design_1_i/signal_controller_0_ADDRB[15]} {design_1_i/signal_controller_0_ADDRB[16]} {design_1_i/signal_controller_0_ADDRB[17]} {design_1_i/signal_controller_0_ADDRB[18]} {design_1_i/signal_controller_0_ADDRB[19]} {design_1_i/signal_controller_0_ADDRB[20]} {design_1_i/signal_controller_0_ADDRB[21]} {design_1_i/signal_controller_0_ADDRB[22]} {design_1_i/signal_controller_0_ADDRB[23]} {design_1_i/signal_controller_0_ADDRB[24]} {design_1_i/signal_controller_0_ADDRB[25]} {design_1_i/signal_controller_0_ADDRB[26]} {design_1_i/signal_controller_0_ADDRB[27]} {design_1_i/signal_controller_0_ADDRB[28]} {design_1_i/signal_controller_0_ADDRB[29]} {design_1_i/signal_controller_0_ADDRB[30]} {design_1_i/signal_controller_0_ADDRB[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 4 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {design_1_i/signal_controller_0_WEB[0]} {design_1_i/signal_controller_0_WEB[1]} {design_1_i/signal_controller_0_WEB[2]} {design_1_i/signal_controller_0_WEB[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {design_1_i/signal_controller_0_DINB[0]} {design_1_i/signal_controller_0_DINB[1]} {design_1_i/signal_controller_0_DINB[2]} {design_1_i/signal_controller_0_DINB[3]} {design_1_i/signal_controller_0_DINB[4]} {design_1_i/signal_controller_0_DINB[5]} {design_1_i/signal_controller_0_DINB[6]} {design_1_i/signal_controller_0_DINB[7]} {design_1_i/signal_controller_0_DINB[8]} {design_1_i/signal_controller_0_DINB[9]} {design_1_i/signal_controller_0_DINB[10]} {design_1_i/signal_controller_0_DINB[11]} {design_1_i/signal_controller_0_DINB[12]} {design_1_i/signal_controller_0_DINB[13]} {design_1_i/signal_controller_0_DINB[14]} {design_1_i/signal_controller_0_DINB[15]} {design_1_i/signal_controller_0_DINB[16]} {design_1_i/signal_controller_0_DINB[17]} {design_1_i/signal_controller_0_DINB[18]} {design_1_i/signal_controller_0_DINB[19]} {design_1_i/signal_controller_0_DINB[20]} {design_1_i/signal_controller_0_DINB[21]} {design_1_i/signal_controller_0_DINB[22]} {design_1_i/signal_controller_0_DINB[23]} {design_1_i/signal_controller_0_DINB[24]} {design_1_i/signal_controller_0_DINB[25]} {design_1_i/signal_controller_0_DINB[26]} {design_1_i/signal_controller_0_DINB[27]} {design_1_i/signal_controller_0_DINB[28]} {design_1_i/signal_controller_0_DINB[29]} {design_1_i/signal_controller_0_DINB[30]} {design_1_i/signal_controller_0_DINB[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {design_1_i/blk_mem_gen_0_doutb[0]} {design_1_i/blk_mem_gen_0_doutb[1]} {design_1_i/blk_mem_gen_0_doutb[2]} {design_1_i/blk_mem_gen_0_doutb[3]} {design_1_i/blk_mem_gen_0_doutb[4]} {design_1_i/blk_mem_gen_0_doutb[5]} {design_1_i/blk_mem_gen_0_doutb[6]} {design_1_i/blk_mem_gen_0_doutb[7]} {design_1_i/blk_mem_gen_0_doutb[8]} {design_1_i/blk_mem_gen_0_doutb[9]} {design_1_i/blk_mem_gen_0_doutb[10]} {design_1_i/blk_mem_gen_0_doutb[11]} {design_1_i/blk_mem_gen_0_doutb[12]} {design_1_i/blk_mem_gen_0_doutb[13]} {design_1_i/blk_mem_gen_0_doutb[14]} {design_1_i/blk_mem_gen_0_doutb[15]} {design_1_i/blk_mem_gen_0_doutb[16]} {design_1_i/blk_mem_gen_0_doutb[17]} {design_1_i/blk_mem_gen_0_doutb[18]} {design_1_i/blk_mem_gen_0_doutb[19]} {design_1_i/blk_mem_gen_0_doutb[20]} {design_1_i/blk_mem_gen_0_doutb[21]} {design_1_i/blk_mem_gen_0_doutb[22]} {design_1_i/blk_mem_gen_0_doutb[23]} {design_1_i/blk_mem_gen_0_doutb[24]} {design_1_i/blk_mem_gen_0_doutb[25]} {design_1_i/blk_mem_gen_0_doutb[26]} {design_1_i/blk_mem_gen_0_doutb[27]} {design_1_i/blk_mem_gen_0_doutb[28]} {design_1_i/blk_mem_gen_0_doutb[29]} {design_1_i/blk_mem_gen_0_doutb[30]} {design_1_i/blk_mem_gen_0_doutb[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list design_1_i/signal_controller_0_CLKB]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list design_1_i/signal_controller_0_ENB]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list design_1_i/signal_controller_0_RSTB]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets u_ila_0_pl_clk0]
