Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sat Oct  4 13:49:27 2025
| Host         : DESKTOP-5EV5U5E running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -2L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                       Violations  
---------  ----------------  --------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell       126         
HPDR-1     Warning           Port pin direction inconsistency  65          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (126)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (776)
5. checking no_input_delay (1)
6. checking no_output_delay (65)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (126)
--------------------------
 There are 126 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (776)
--------------------------------------------------
 There are 776 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (65)
--------------------------------
 There are 65 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  841          inf        0.000                      0                  841           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           841 Endpoints
Min Delay           841 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rvsingle/dp/pcreg/q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DataAdr[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.992ns  (logic 4.716ns (42.900%)  route 6.277ns (57.100%))
  Logic Levels:           13  (CARRY4=8 FDCE=1 LUT4=1 LUT6=1 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y86          FDCE                         0.000     0.000 r  rvsingle/dp/pcreg/q_reg[4]/C
    SLICE_X9Y86          FDCE (Prop_fdce_C_Q)         0.379     0.379 r  rvsingle/dp/pcreg/q_reg[4]/Q
                         net (fo=15, routed)          0.914     1.293    rvsingle/dp/pcreg/Q[2]
    SLICE_X10Y87         LUT6 (Prop_lut6_I2_O)        0.105     1.398 r  rvsingle/dp/pcreg/mem_reg_r1_0_31_0_5_i_8/O
                         net (fo=95, routed)          1.914     3.312    rvsingle/dp/rf/mem_reg_r1_0_31_0_5/ADDRA1
    SLICE_X10Y82         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.115     3.427 r  rvsingle/dp/rf/mem_reg_r1_0_31_0_5/RAMA/O
                         net (fo=2, routed)           0.870     4.297    rvsingle/dp/pcreg/rd10[0]
    SLICE_X5Y82          LUT4 (Prop_lut4_I3_O)        0.264     4.561 r  rvsingle/dp/pcreg/plusOp_carry_i_8/O
                         net (fo=1, routed)           0.000     4.561    rvsingle/dp/mainalu/S[0]
    SLICE_X5Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.001 r  rvsingle/dp/mainalu/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.001    rvsingle/dp/mainalu/plusOp_carry_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.099 r  rvsingle/dp/mainalu/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.099    rvsingle/dp/mainalu/plusOp_carry__0_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.197 r  rvsingle/dp/mainalu/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.197    rvsingle/dp/mainalu/plusOp_carry__1_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.295 r  rvsingle/dp/mainalu/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.295    rvsingle/dp/mainalu/plusOp_carry__2_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.393 r  rvsingle/dp/mainalu/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.393    rvsingle/dp/mainalu/plusOp_carry__3_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.491 r  rvsingle/dp/mainalu/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.491    rvsingle/dp/mainalu/plusOp_carry__4_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.589 r  rvsingle/dp/mainalu/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.589    rvsingle/dp/mainalu/plusOp_carry__5_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     5.849 r  rvsingle/dp/mainalu/plusOp_carry__6/O[3]
                         net (fo=2, routed)           2.579     8.428    DataAdr_IBUF[31]
    A14                  OBUF (Prop_obuf_I_O)         2.565    10.992 r  DataAdr_OBUF[31]_inst/O
                         net (fo=0)                   0.000    10.992    DataAdr[31]
    A14                                                               r  DataAdr[31] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rvsingle/dp/pcreg/q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DataAdr[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.989ns  (logic 4.699ns (42.763%)  route 6.290ns (57.237%))
  Logic Levels:           13  (CARRY4=8 FDCE=1 LUT4=1 LUT6=1 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y86          FDCE                         0.000     0.000 r  rvsingle/dp/pcreg/q_reg[4]/C
    SLICE_X9Y86          FDCE (Prop_fdce_C_Q)         0.379     0.379 r  rvsingle/dp/pcreg/q_reg[4]/Q
                         net (fo=15, routed)          0.914     1.293    rvsingle/dp/pcreg/Q[2]
    SLICE_X10Y87         LUT6 (Prop_lut6_I2_O)        0.105     1.398 r  rvsingle/dp/pcreg/mem_reg_r1_0_31_0_5_i_8/O
                         net (fo=95, routed)          1.914     3.312    rvsingle/dp/rf/mem_reg_r1_0_31_0_5/ADDRA1
    SLICE_X10Y82         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.115     3.427 r  rvsingle/dp/rf/mem_reg_r1_0_31_0_5/RAMA/O
                         net (fo=2, routed)           0.870     4.297    rvsingle/dp/pcreg/rd10[0]
    SLICE_X5Y82          LUT4 (Prop_lut4_I3_O)        0.264     4.561 r  rvsingle/dp/pcreg/plusOp_carry_i_8/O
                         net (fo=1, routed)           0.000     4.561    rvsingle/dp/mainalu/S[0]
    SLICE_X5Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.001 r  rvsingle/dp/mainalu/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.001    rvsingle/dp/mainalu/plusOp_carry_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.099 r  rvsingle/dp/mainalu/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.099    rvsingle/dp/mainalu/plusOp_carry__0_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.197 r  rvsingle/dp/mainalu/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.197    rvsingle/dp/mainalu/plusOp_carry__1_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.295 r  rvsingle/dp/mainalu/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.295    rvsingle/dp/mainalu/plusOp_carry__2_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.393 r  rvsingle/dp/mainalu/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.393    rvsingle/dp/mainalu/plusOp_carry__3_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.491 r  rvsingle/dp/mainalu/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.491    rvsingle/dp/mainalu/plusOp_carry__4_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.589 r  rvsingle/dp/mainalu/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.589    rvsingle/dp/mainalu/plusOp_carry__5_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     5.854 r  rvsingle/dp/mainalu/plusOp_carry__6/O[1]
                         net (fo=2, routed)           2.592     8.446    DataAdr_IBUF[29]
    A18                  OBUF (Prop_obuf_I_O)         2.543    10.989 r  DataAdr_OBUF[29]_inst/O
                         net (fo=0)                   0.000    10.989    DataAdr[29]
    A18                                                               r  DataAdr[29] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rvsingle/dp/pcreg/q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DataAdr[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.859ns  (logic 4.582ns (42.191%)  route 6.277ns (57.809%))
  Logic Levels:           12  (CARRY4=7 FDCE=1 LUT4=1 LUT6=1 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y86          FDCE                         0.000     0.000 r  rvsingle/dp/pcreg/q_reg[4]/C
    SLICE_X9Y86          FDCE (Prop_fdce_C_Q)         0.379     0.379 r  rvsingle/dp/pcreg/q_reg[4]/Q
                         net (fo=15, routed)          0.914     1.293    rvsingle/dp/pcreg/Q[2]
    SLICE_X10Y87         LUT6 (Prop_lut6_I2_O)        0.105     1.398 r  rvsingle/dp/pcreg/mem_reg_r1_0_31_0_5_i_8/O
                         net (fo=95, routed)          1.914     3.312    rvsingle/dp/rf/mem_reg_r1_0_31_0_5/ADDRA1
    SLICE_X10Y82         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.115     3.427 r  rvsingle/dp/rf/mem_reg_r1_0_31_0_5/RAMA/O
                         net (fo=2, routed)           0.870     4.297    rvsingle/dp/pcreg/rd10[0]
    SLICE_X5Y82          LUT4 (Prop_lut4_I3_O)        0.264     4.561 r  rvsingle/dp/pcreg/plusOp_carry_i_8/O
                         net (fo=1, routed)           0.000     4.561    rvsingle/dp/mainalu/S[0]
    SLICE_X5Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.001 r  rvsingle/dp/mainalu/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.001    rvsingle/dp/mainalu/plusOp_carry_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.099 r  rvsingle/dp/mainalu/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.099    rvsingle/dp/mainalu/plusOp_carry__0_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.197 r  rvsingle/dp/mainalu/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.197    rvsingle/dp/mainalu/plusOp_carry__1_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.295 r  rvsingle/dp/mainalu/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.295    rvsingle/dp/mainalu/plusOp_carry__2_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.393 r  rvsingle/dp/mainalu/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.393    rvsingle/dp/mainalu/plusOp_carry__3_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.491 r  rvsingle/dp/mainalu/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.491    rvsingle/dp/mainalu/plusOp_carry__4_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     5.756 r  rvsingle/dp/mainalu/plusOp_carry__5/O[1]
                         net (fo=2, routed)           2.580     8.335    DataAdr_IBUF[25]
    C15                  OBUF (Prop_obuf_I_O)         2.524    10.859 r  DataAdr_OBUF[25]_inst/O
                         net (fo=0)                   0.000    10.859    DataAdr[25]
    C15                                                               r  DataAdr[25] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rvsingle/dp/pcreg/q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DataAdr[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.755ns  (logic 4.589ns (42.667%)  route 6.166ns (57.333%))
  Logic Levels:           13  (CARRY4=8 FDCE=1 LUT4=1 LUT6=1 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y86          FDCE                         0.000     0.000 r  rvsingle/dp/pcreg/q_reg[4]/C
    SLICE_X9Y86          FDCE (Prop_fdce_C_Q)         0.379     0.379 r  rvsingle/dp/pcreg/q_reg[4]/Q
                         net (fo=15, routed)          0.914     1.293    rvsingle/dp/pcreg/Q[2]
    SLICE_X10Y87         LUT6 (Prop_lut6_I2_O)        0.105     1.398 r  rvsingle/dp/pcreg/mem_reg_r1_0_31_0_5_i_8/O
                         net (fo=95, routed)          1.914     3.312    rvsingle/dp/rf/mem_reg_r1_0_31_0_5/ADDRA1
    SLICE_X10Y82         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.115     3.427 r  rvsingle/dp/rf/mem_reg_r1_0_31_0_5/RAMA/O
                         net (fo=2, routed)           0.870     4.297    rvsingle/dp/pcreg/rd10[0]
    SLICE_X5Y82          LUT4 (Prop_lut4_I3_O)        0.264     4.561 r  rvsingle/dp/pcreg/plusOp_carry_i_8/O
                         net (fo=1, routed)           0.000     4.561    rvsingle/dp/mainalu/S[0]
    SLICE_X5Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.001 r  rvsingle/dp/mainalu/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.001    rvsingle/dp/mainalu/plusOp_carry_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.099 r  rvsingle/dp/mainalu/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.099    rvsingle/dp/mainalu/plusOp_carry__0_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.197 r  rvsingle/dp/mainalu/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.197    rvsingle/dp/mainalu/plusOp_carry__1_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.295 r  rvsingle/dp/mainalu/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.295    rvsingle/dp/mainalu/plusOp_carry__2_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.393 r  rvsingle/dp/mainalu/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.393    rvsingle/dp/mainalu/plusOp_carry__3_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.491 r  rvsingle/dp/mainalu/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.491    rvsingle/dp/mainalu/plusOp_carry__4_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.589 r  rvsingle/dp/mainalu/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.589    rvsingle/dp/mainalu/plusOp_carry__5_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     5.769 r  rvsingle/dp/mainalu/plusOp_carry__6/O[0]
                         net (fo=2, routed)           2.469     8.237    DataAdr_IBUF[28]
    E15                  OBUF (Prop_obuf_I_O)         2.518    10.755 r  DataAdr_OBUF[28]_inst/O
                         net (fo=0)                   0.000    10.755    DataAdr[28]
    E15                                                               r  DataAdr[28] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rvsingle/dp/pcreg/q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DataAdr[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.744ns  (logic 4.591ns (42.729%)  route 6.153ns (57.271%))
  Logic Levels:           12  (CARRY4=7 FDCE=1 LUT4=1 LUT6=1 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y86          FDCE                         0.000     0.000 r  rvsingle/dp/pcreg/q_reg[4]/C
    SLICE_X9Y86          FDCE (Prop_fdce_C_Q)         0.379     0.379 r  rvsingle/dp/pcreg/q_reg[4]/Q
                         net (fo=15, routed)          0.914     1.293    rvsingle/dp/pcreg/Q[2]
    SLICE_X10Y87         LUT6 (Prop_lut6_I2_O)        0.105     1.398 r  rvsingle/dp/pcreg/mem_reg_r1_0_31_0_5_i_8/O
                         net (fo=95, routed)          1.914     3.312    rvsingle/dp/rf/mem_reg_r1_0_31_0_5/ADDRA1
    SLICE_X10Y82         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.115     3.427 r  rvsingle/dp/rf/mem_reg_r1_0_31_0_5/RAMA/O
                         net (fo=2, routed)           0.870     4.297    rvsingle/dp/pcreg/rd10[0]
    SLICE_X5Y82          LUT4 (Prop_lut4_I3_O)        0.264     4.561 r  rvsingle/dp/pcreg/plusOp_carry_i_8/O
                         net (fo=1, routed)           0.000     4.561    rvsingle/dp/mainalu/S[0]
    SLICE_X5Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.001 r  rvsingle/dp/mainalu/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.001    rvsingle/dp/mainalu/plusOp_carry_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.099 r  rvsingle/dp/mainalu/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.099    rvsingle/dp/mainalu/plusOp_carry__0_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.197 r  rvsingle/dp/mainalu/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.197    rvsingle/dp/mainalu/plusOp_carry__1_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.295 r  rvsingle/dp/mainalu/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.295    rvsingle/dp/mainalu/plusOp_carry__2_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.393 r  rvsingle/dp/mainalu/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.393    rvsingle/dp/mainalu/plusOp_carry__3_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.491 r  rvsingle/dp/mainalu/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.491    rvsingle/dp/mainalu/plusOp_carry__4_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     5.751 r  rvsingle/dp/mainalu/plusOp_carry__5/O[3]
                         net (fo=2, routed)           2.455     8.206    DataAdr_IBUF[27]
    E16                  OBUF (Prop_obuf_I_O)         2.538    10.744 r  DataAdr_OBUF[27]_inst/O
                         net (fo=0)                   0.000    10.744    DataAdr[27]
    E16                                                               r  DataAdr[27] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rvsingle/dp/pcreg/q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DataAdr[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.712ns  (logic 4.632ns (43.240%)  route 6.080ns (56.760%))
  Logic Levels:           13  (CARRY4=8 FDCE=1 LUT4=1 LUT6=1 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y86          FDCE                         0.000     0.000 r  rvsingle/dp/pcreg/q_reg[4]/C
    SLICE_X9Y86          FDCE (Prop_fdce_C_Q)         0.379     0.379 r  rvsingle/dp/pcreg/q_reg[4]/Q
                         net (fo=15, routed)          0.914     1.293    rvsingle/dp/pcreg/Q[2]
    SLICE_X10Y87         LUT6 (Prop_lut6_I2_O)        0.105     1.398 r  rvsingle/dp/pcreg/mem_reg_r1_0_31_0_5_i_8/O
                         net (fo=95, routed)          1.914     3.312    rvsingle/dp/rf/mem_reg_r1_0_31_0_5/ADDRA1
    SLICE_X10Y82         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.115     3.427 r  rvsingle/dp/rf/mem_reg_r1_0_31_0_5/RAMA/O
                         net (fo=2, routed)           0.870     4.297    rvsingle/dp/pcreg/rd10[0]
    SLICE_X5Y82          LUT4 (Prop_lut4_I3_O)        0.264     4.561 r  rvsingle/dp/pcreg/plusOp_carry_i_8/O
                         net (fo=1, routed)           0.000     4.561    rvsingle/dp/mainalu/S[0]
    SLICE_X5Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.001 r  rvsingle/dp/mainalu/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.001    rvsingle/dp/mainalu/plusOp_carry_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.099 r  rvsingle/dp/mainalu/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.099    rvsingle/dp/mainalu/plusOp_carry__0_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.197 r  rvsingle/dp/mainalu/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.197    rvsingle/dp/mainalu/plusOp_carry__1_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.295 r  rvsingle/dp/mainalu/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.295    rvsingle/dp/mainalu/plusOp_carry__2_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.393 r  rvsingle/dp/mainalu/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.393    rvsingle/dp/mainalu/plusOp_carry__3_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.491 r  rvsingle/dp/mainalu/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.491    rvsingle/dp/mainalu/plusOp_carry__4_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.589 r  rvsingle/dp/mainalu/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.589    rvsingle/dp/mainalu/plusOp_carry__5_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     5.789 r  rvsingle/dp/mainalu/plusOp_carry__6/O[2]
                         net (fo=2, routed)           2.382     8.171    DataAdr_IBUF[30]
    B18                  OBUF (Prop_obuf_I_O)         2.541    10.712 r  DataAdr_OBUF[30]_inst/O
                         net (fo=0)                   0.000    10.712    DataAdr[30]
    B18                                                               r  DataAdr[30] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rvsingle/dp/pcreg/q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DataAdr[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.706ns  (logic 4.482ns (41.867%)  route 6.224ns (58.133%))
  Logic Levels:           12  (CARRY4=7 FDCE=1 LUT4=1 LUT6=1 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y86          FDCE                         0.000     0.000 r  rvsingle/dp/pcreg/q_reg[4]/C
    SLICE_X9Y86          FDCE (Prop_fdce_C_Q)         0.379     0.379 r  rvsingle/dp/pcreg/q_reg[4]/Q
                         net (fo=15, routed)          0.914     1.293    rvsingle/dp/pcreg/Q[2]
    SLICE_X10Y87         LUT6 (Prop_lut6_I2_O)        0.105     1.398 r  rvsingle/dp/pcreg/mem_reg_r1_0_31_0_5_i_8/O
                         net (fo=95, routed)          1.914     3.312    rvsingle/dp/rf/mem_reg_r1_0_31_0_5/ADDRA1
    SLICE_X10Y82         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.115     3.427 r  rvsingle/dp/rf/mem_reg_r1_0_31_0_5/RAMA/O
                         net (fo=2, routed)           0.870     4.297    rvsingle/dp/pcreg/rd10[0]
    SLICE_X5Y82          LUT4 (Prop_lut4_I3_O)        0.264     4.561 r  rvsingle/dp/pcreg/plusOp_carry_i_8/O
                         net (fo=1, routed)           0.000     4.561    rvsingle/dp/mainalu/S[0]
    SLICE_X5Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.001 r  rvsingle/dp/mainalu/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.001    rvsingle/dp/mainalu/plusOp_carry_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.099 r  rvsingle/dp/mainalu/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.099    rvsingle/dp/mainalu/plusOp_carry__0_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.197 r  rvsingle/dp/mainalu/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.197    rvsingle/dp/mainalu/plusOp_carry__1_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.295 r  rvsingle/dp/mainalu/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.295    rvsingle/dp/mainalu/plusOp_carry__2_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.393 r  rvsingle/dp/mainalu/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.393    rvsingle/dp/mainalu/plusOp_carry__3_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.491 r  rvsingle/dp/mainalu/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.491    rvsingle/dp/mainalu/plusOp_carry__4_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     5.671 r  rvsingle/dp/mainalu/plusOp_carry__5/O[0]
                         net (fo=2, routed)           2.526     8.197    DataAdr_IBUF[24]
    H16                  OBUF (Prop_obuf_I_O)         2.509    10.706 r  DataAdr_OBUF[24]_inst/O
                         net (fo=0)                   0.000    10.706    DataAdr[24]
    H16                                                               r  DataAdr[24] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rvsingle/dp/pcreg/q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DataAdr[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.561ns  (logic 4.467ns (42.295%)  route 6.094ns (57.705%))
  Logic Levels:           11  (CARRY4=6 FDCE=1 LUT4=1 LUT6=1 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y86          FDCE                         0.000     0.000 r  rvsingle/dp/pcreg/q_reg[4]/C
    SLICE_X9Y86          FDCE (Prop_fdce_C_Q)         0.379     0.379 r  rvsingle/dp/pcreg/q_reg[4]/Q
                         net (fo=15, routed)          0.914     1.293    rvsingle/dp/pcreg/Q[2]
    SLICE_X10Y87         LUT6 (Prop_lut6_I2_O)        0.105     1.398 r  rvsingle/dp/pcreg/mem_reg_r1_0_31_0_5_i_8/O
                         net (fo=95, routed)          1.914     3.312    rvsingle/dp/rf/mem_reg_r1_0_31_0_5/ADDRA1
    SLICE_X10Y82         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.115     3.427 r  rvsingle/dp/rf/mem_reg_r1_0_31_0_5/RAMA/O
                         net (fo=2, routed)           0.870     4.297    rvsingle/dp/pcreg/rd10[0]
    SLICE_X5Y82          LUT4 (Prop_lut4_I3_O)        0.264     4.561 r  rvsingle/dp/pcreg/plusOp_carry_i_8/O
                         net (fo=1, routed)           0.000     4.561    rvsingle/dp/mainalu/S[0]
    SLICE_X5Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.001 r  rvsingle/dp/mainalu/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.001    rvsingle/dp/mainalu/plusOp_carry_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.099 r  rvsingle/dp/mainalu/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.099    rvsingle/dp/mainalu/plusOp_carry__0_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.197 r  rvsingle/dp/mainalu/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.197    rvsingle/dp/mainalu/plusOp_carry__1_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.295 r  rvsingle/dp/mainalu/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.295    rvsingle/dp/mainalu/plusOp_carry__2_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.393 r  rvsingle/dp/mainalu/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.393    rvsingle/dp/mainalu/plusOp_carry__3_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     5.658 r  rvsingle/dp/mainalu/plusOp_carry__4/O[1]
                         net (fo=2, routed)           2.396     8.054    DataAdr_IBUF[21]
    F16                  OBUF (Prop_obuf_I_O)         2.507    10.561 r  DataAdr_OBUF[21]_inst/O
                         net (fo=0)                   0.000    10.561    DataAdr[21]
    F16                                                               r  DataAdr[21] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rvsingle/dp/pcreg/q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DataAdr[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.530ns  (logic 4.461ns (42.367%)  route 6.069ns (57.633%))
  Logic Levels:           11  (CARRY4=6 FDCE=1 LUT4=1 LUT6=1 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y86          FDCE                         0.000     0.000 r  rvsingle/dp/pcreg/q_reg[4]/C
    SLICE_X9Y86          FDCE (Prop_fdce_C_Q)         0.379     0.379 r  rvsingle/dp/pcreg/q_reg[4]/Q
                         net (fo=15, routed)          0.914     1.293    rvsingle/dp/pcreg/Q[2]
    SLICE_X10Y87         LUT6 (Prop_lut6_I2_O)        0.105     1.398 r  rvsingle/dp/pcreg/mem_reg_r1_0_31_0_5_i_8/O
                         net (fo=95, routed)          1.914     3.312    rvsingle/dp/rf/mem_reg_r1_0_31_0_5/ADDRA1
    SLICE_X10Y82         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.115     3.427 r  rvsingle/dp/rf/mem_reg_r1_0_31_0_5/RAMA/O
                         net (fo=2, routed)           0.870     4.297    rvsingle/dp/pcreg/rd10[0]
    SLICE_X5Y82          LUT4 (Prop_lut4_I3_O)        0.264     4.561 r  rvsingle/dp/pcreg/plusOp_carry_i_8/O
                         net (fo=1, routed)           0.000     4.561    rvsingle/dp/mainalu/S[0]
    SLICE_X5Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.001 r  rvsingle/dp/mainalu/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.001    rvsingle/dp/mainalu/plusOp_carry_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.099 r  rvsingle/dp/mainalu/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.099    rvsingle/dp/mainalu/plusOp_carry__0_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.197 r  rvsingle/dp/mainalu/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.197    rvsingle/dp/mainalu/plusOp_carry__1_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.295 r  rvsingle/dp/mainalu/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.295    rvsingle/dp/mainalu/plusOp_carry__2_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.393 r  rvsingle/dp/mainalu/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.393    rvsingle/dp/mainalu/plusOp_carry__3_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     5.653 r  rvsingle/dp/mainalu/plusOp_carry__4/O[3]
                         net (fo=2, routed)           2.371     8.024    DataAdr_IBUF[23]
    G16                  OBUF (Prop_obuf_I_O)         2.506    10.530 r  DataAdr_OBUF[23]_inst/O
                         net (fo=0)                   0.000    10.530    DataAdr[23]
    G16                                                               r  DataAdr[23] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rvsingle/dp/pcreg/q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DataAdr[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.478ns  (logic 4.519ns (43.129%)  route 5.959ns (56.871%))
  Logic Levels:           12  (CARRY4=7 FDCE=1 LUT4=1 LUT6=1 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y86          FDCE                         0.000     0.000 r  rvsingle/dp/pcreg/q_reg[4]/C
    SLICE_X9Y86          FDCE (Prop_fdce_C_Q)         0.379     0.379 r  rvsingle/dp/pcreg/q_reg[4]/Q
                         net (fo=15, routed)          0.914     1.293    rvsingle/dp/pcreg/Q[2]
    SLICE_X10Y87         LUT6 (Prop_lut6_I2_O)        0.105     1.398 r  rvsingle/dp/pcreg/mem_reg_r1_0_31_0_5_i_8/O
                         net (fo=95, routed)          1.914     3.312    rvsingle/dp/rf/mem_reg_r1_0_31_0_5/ADDRA1
    SLICE_X10Y82         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.115     3.427 r  rvsingle/dp/rf/mem_reg_r1_0_31_0_5/RAMA/O
                         net (fo=2, routed)           0.870     4.297    rvsingle/dp/pcreg/rd10[0]
    SLICE_X5Y82          LUT4 (Prop_lut4_I3_O)        0.264     4.561 r  rvsingle/dp/pcreg/plusOp_carry_i_8/O
                         net (fo=1, routed)           0.000     4.561    rvsingle/dp/mainalu/S[0]
    SLICE_X5Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.001 r  rvsingle/dp/mainalu/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.001    rvsingle/dp/mainalu/plusOp_carry_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.099 r  rvsingle/dp/mainalu/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.099    rvsingle/dp/mainalu/plusOp_carry__0_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.197 r  rvsingle/dp/mainalu/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.197    rvsingle/dp/mainalu/plusOp_carry__1_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.295 r  rvsingle/dp/mainalu/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.295    rvsingle/dp/mainalu/plusOp_carry__2_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.393 r  rvsingle/dp/mainalu/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.393    rvsingle/dp/mainalu/plusOp_carry__3_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.491 r  rvsingle/dp/mainalu/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.491    rvsingle/dp/mainalu/plusOp_carry__4_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     5.691 r  rvsingle/dp/mainalu/plusOp_carry__5/O[2]
                         net (fo=2, routed)           2.261     7.952    DataAdr_IBUF[26]
    D15                  OBUF (Prop_obuf_I_O)         2.526    10.478 r  DataAdr_OBUF[26]_inst/O
                         net (fo=0)                   0.000    10.478    DataAdr[26]
    D15                                                               r  DataAdr[26] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rvsingle/dp/pcreg/q_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rvsingle/dp/pcreg/q_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.268ns (75.112%)  route 0.089ns (24.888%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y86          FDCE                         0.000     0.000 r  rvsingle/dp/pcreg/q_reg[5]/C
    SLICE_X9Y86          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  rvsingle/dp/pcreg/q_reg[5]/Q
                         net (fo=15, routed)          0.089     0.230    rvsingle/dp/pcadd4/Q[3]
    SLICE_X9Y86          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.357 r  rvsingle/dp/pcadd4/q_reg[6]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    rvsingle/dp/pcreg/D[4]
    SLICE_X9Y86          FDCE                                         r  rvsingle/dp/pcreg/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rvsingle/dp/pcreg/q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rvsingle/dp/pcreg/q_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.287ns (74.272%)  route 0.099ns (25.728%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y86          FDCE                         0.000     0.000 r  rvsingle/dp/pcreg/q_reg[4]/C
    SLICE_X9Y86          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  rvsingle/dp/pcreg/q_reg[4]/Q
                         net (fo=15, routed)          0.099     0.240    rvsingle/dp/pcadd4/Q[2]
    SLICE_X9Y86          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     0.386 r  rvsingle/dp/pcadd4/q_reg[6]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.386    rvsingle/dp/pcreg/D[3]
    SLICE_X9Y86          FDCE                                         r  rvsingle/dp/pcreg/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rvsingle/dp/pcreg/q_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rvsingle/dp/pcreg/q_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.394ns  (logic 0.256ns (64.922%)  route 0.138ns (35.078%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDCE                         0.000     0.000 r  rvsingle/dp/pcreg/q_reg[7]/C
    SLICE_X9Y87          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  rvsingle/dp/pcreg/q_reg[7]/Q
                         net (fo=14, routed)          0.138     0.279    rvsingle/dp/pcadd4/Q[5]
    SLICE_X9Y87          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.394 r  rvsingle/dp/pcadd4/q_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.394    rvsingle/dp/pcreg/D[5]
    SLICE_X9Y87          FDCE                                         r  rvsingle/dp/pcreg/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rvsingle/dp/pcreg/q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rvsingle/dp/pcreg/q_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.403ns  (logic 0.251ns (62.246%)  route 0.152ns (37.754%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y86          FDCE                         0.000     0.000 r  rvsingle/dp/pcreg/q_reg[4]/C
    SLICE_X9Y86          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  rvsingle/dp/pcreg/q_reg[4]/Q
                         net (fo=15, routed)          0.152     0.293    rvsingle/dp/pcadd4/Q[2]
    SLICE_X9Y86          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.403 r  rvsingle/dp/pcadd4/q_reg[6]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.403    rvsingle/dp/pcreg/D[2]
    SLICE_X9Y86          FDCE                                         r  rvsingle/dp/pcreg/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rvsingle/dp/pcreg/q_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rvsingle/dp/pcreg/q_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.408ns  (logic 0.186ns (45.631%)  route 0.222ns (54.369%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y85          FDCE                         0.000     0.000 r  rvsingle/dp/pcreg/q_reg[2]/C
    SLICE_X9Y85          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  rvsingle/dp/pcreg/q_reg[2]/Q
                         net (fo=15, routed)          0.222     0.363    rvsingle/dp/pcadd4/Q[0]
    SLICE_X9Y85          LUT1 (Prop_lut1_I0_O)        0.045     0.408 r  rvsingle/dp/pcadd4/q[2]_i_1/O
                         net (fo=1, routed)           0.000     0.408    rvsingle/dp/pcreg/D[0]
    SLICE_X9Y85          FDCE                                         r  rvsingle/dp/pcreg/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rvsingle/dp/pcreg/q_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rvsingle/dp/pcreg/q_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.456ns  (logic 0.256ns (56.191%)  route 0.200ns (43.809%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y86          FDCE                         0.000     0.000 r  rvsingle/dp/pcreg/q_reg[3]/C
    SLICE_X9Y86          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  rvsingle/dp/pcreg/q_reg[3]/Q
                         net (fo=15, routed)          0.200     0.341    rvsingle/dp/pcadd4/Q[1]
    SLICE_X9Y86          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.456 r  rvsingle/dp/pcadd4/q_reg[6]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.456    rvsingle/dp/pcreg/D[1]
    SLICE_X9Y86          FDCE                                         r  rvsingle/dp/pcreg/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dmem1/data_mem_reg_0_63_12_12/SP/CLK
                            (rising edge-triggered cell RAMS64E)
  Destination:            rvsingle/dp/rf/mem_reg_r2_0_31_12_17/RAMA/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.658ns  (logic 0.431ns (65.522%)  route 0.227ns (34.478%))
  Logic Levels:           2  (LUT3=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          RAMS64E                      0.000     0.000 r  dmem1/data_mem_reg_0_63_12_12/SP/CLK
    SLICE_X2Y83          RAMS64E (Prop_rams64e_CLK_O)
                                                      0.386     0.386 r  dmem1/data_mem_reg_0_63_12_12/SP/O
                         net (fo=1, routed)           0.104     0.490    rvsingle/dp/pcreg/rd[12]
    SLICE_X3Y84          LUT3 (Prop_lut3_I2_O)        0.045     0.535 r  rvsingle/dp/pcreg/mem_reg_r1_0_31_12_17_i_2/O
                         net (fo=2, routed)           0.122     0.658    rvsingle/dp/rf/mem_reg_r2_0_31_12_17/DIA0
    SLICE_X6Y84          RAMD32                                       r  rvsingle/dp/rf/mem_reg_r2_0_31_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dmem1/data_mem_reg_0_63_17_17/SP/CLK
                            (rising edge-triggered cell RAMS64E)
  Destination:            rvsingle/dp/rf/mem_reg_r2_0_31_12_17/RAMC_D1/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.660ns  (logic 0.438ns (66.391%)  route 0.222ns (33.609%))
  Logic Levels:           2  (LUT3=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          RAMS64E                      0.000     0.000 r  dmem1/data_mem_reg_0_63_17_17/SP/CLK
    SLICE_X2Y84          RAMS64E (Prop_rams64e_CLK_O)
                                                      0.393     0.393 r  dmem1/data_mem_reg_0_63_17_17/SP/O
                         net (fo=1, routed)           0.113     0.506    rvsingle/dp/pcreg/rd[17]
    SLICE_X4Y84          LUT3 (Prop_lut3_I2_O)        0.045     0.551 r  rvsingle/dp/pcreg/mem_reg_r1_0_31_12_17_i_5/O
                         net (fo=2, routed)           0.108     0.660    rvsingle/dp/rf/mem_reg_r2_0_31_12_17/DIC1
    SLICE_X6Y84          RAMD32                                       r  rvsingle/dp/rf/mem_reg_r2_0_31_12_17/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rvsingle/dp/pcreg/q_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rvsingle/dp/rf/mem_reg_r1_0_31_30_31/DP/WADR4
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.668ns  (logic 0.186ns (27.850%)  route 0.482ns (72.150%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y86          FDCE                         0.000     0.000 r  rvsingle/dp/pcreg/q_reg[5]/C
    SLICE_X9Y86          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  rvsingle/dp/pcreg/q_reg[5]/Q
                         net (fo=15, routed)          0.181     0.322    rvsingle/dp/pcreg/Q[3]
    SLICE_X11Y87         LUT6 (Prop_lut6_I4_O)        0.045     0.367 r  rvsingle/dp/pcreg/mem_reg_r1_0_31_0_5_i_9/O
                         net (fo=93, routed)          0.301     0.668    rvsingle/dp/rf/mem_reg_r1_0_31_30_31/A4
    SLICE_X6Y86          RAMD32                                       r  rvsingle/dp/rf/mem_reg_r1_0_31_30_31/DP/WADR4
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rvsingle/dp/pcreg/q_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rvsingle/dp/rf/mem_reg_r1_0_31_30_31/SP/WADR4
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.668ns  (logic 0.186ns (27.850%)  route 0.482ns (72.150%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y86          FDCE                         0.000     0.000 r  rvsingle/dp/pcreg/q_reg[5]/C
    SLICE_X9Y86          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  rvsingle/dp/pcreg/q_reg[5]/Q
                         net (fo=15, routed)          0.181     0.322    rvsingle/dp/pcreg/Q[3]
    SLICE_X11Y87         LUT6 (Prop_lut6_I4_O)        0.045     0.367 r  rvsingle/dp/pcreg/mem_reg_r1_0_31_0_5_i_9/O
                         net (fo=93, routed)          0.301     0.668    rvsingle/dp/rf/mem_reg_r1_0_31_30_31/A4
    SLICE_X6Y86          RAMD32                                       r  rvsingle/dp/rf/mem_reg_r1_0_31_30_31/SP/WADR4
  -------------------------------------------------------------------    -------------------





