{
  "Top": "infer",
  "RtlTop": "infer",
  "RtlPrefix": "",
  "RtlSubPrefix": "infer_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu3eg",
    "Package": "-sbva484",
    "Speed": "-1-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "infer_input": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<int, 0>&",
      "srcSize": "32",
      "hwRefs": [{
          "type": "interface",
          "interface": "infer_input_V",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "infer_output": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<float, 0>&",
      "srcSize": "32",
      "hwRefs": [{
          "type": "interface",
          "interface": "infer_output_V",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": [
      "set_directive_top infer -name infer",
      "set_directive_top infer -name infer"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "infer"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "x",
    "Latency": "52083609"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "infer",
    "Version": "1.0",
    "DisplayName": "Infer",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_infer_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/..\/src\/hls\/cnn.cpp"],
    "Vhdl": [
      "impl\/vhdl\/infer_control_s_axi.vhd",
      "impl\/vhdl\/infer_conv2d.vhd",
      "impl\/vhdl\/infer_conv2d_1.vhd",
      "impl\/vhdl\/infer_conv2d_1_layer_4_bias.vhd",
      "impl\/vhdl\/infer_conv2d_1_layer_4_weights.vhd",
      "impl\/vhdl\/infer_conv2d_2.vhd",
      "impl\/vhdl\/infer_conv2d_2_layer_2_bias.vhd",
      "impl\/vhdl\/infer_conv2d_2_layer_2_weights.vhd",
      "impl\/vhdl\/infer_conv2d_layer_6_bias.vhd",
      "impl\/vhdl\/infer_conv2d_layer_6_weights.vhd",
      "impl\/vhdl\/infer_fadd_32ns_32ns_32_5_full_dsp_1.vhd",
      "impl\/vhdl\/infer_fcmp_32ns_32ns_1_2_no_dsp_1.vhd",
      "impl\/vhdl\/infer_fdiv_32ns_32ns_32_10_no_dsp_1.vhd",
      "impl\/vhdl\/infer_fmul_32ns_32ns_32_4_max_dsp_1.vhd",
      "impl\/vhdl\/infer_image_input.vhd",
      "impl\/vhdl\/infer_layer_2_output_0.vhd",
      "impl\/vhdl\/infer_layer_3_output_0.vhd",
      "impl\/vhdl\/infer_layer_3_output_63.vhd",
      "impl\/vhdl\/infer_layer_4_output_0.vhd",
      "impl\/vhdl\/infer_layer_4_output_63.vhd",
      "impl\/vhdl\/infer_layer_5_output_0.vhd",
      "impl\/vhdl\/infer_layer_5_output_63.vhd",
      "impl\/vhdl\/infer_layer_6_output_0.vhd",
      "impl\/vhdl\/infer_layer_6_output_63.vhd",
      "impl\/vhdl\/infer_layer_7_output_0.vhd",
      "impl\/vhdl\/infer_layer_9_bias.vhd",
      "impl\/vhdl\/infer_layer_9_output.vhd",
      "impl\/vhdl\/infer_layer_9_weights.vhd",
      "impl\/vhdl\/infer_mac_muladd_4ns_5ns_4ns_8_4_1.vhd",
      "impl\/vhdl\/infer_mac_muladd_4ns_5ns_5s_7_4_1.vhd",
      "impl\/vhdl\/infer_mac_muladd_4ns_10ns_6ns_12_4_1.vhd",
      "impl\/vhdl\/infer_mac_muladd_4ns_10ns_6ns_13_4_1.vhd",
      "impl\/vhdl\/infer_mac_muladd_5ns_6ns_5ns_10_4_1.vhd",
      "impl\/vhdl\/infer_mac_muladd_5ns_6ns_6s_10_4_1.vhd",
      "impl\/vhdl\/infer_mac_muladd_5ns_11ns_6ns_15_4_1.vhd",
      "impl\/vhdl\/infer_mac_muladd_6ns_7ns_7s_12_4_1.vhd",
      "impl\/vhdl\/infer_max_pooling2d.vhd",
      "impl\/vhdl\/infer_max_pooling2d_1.vhd",
      "impl\/vhdl\/infer_max_pooling2d_2.vhd",
      "impl\/vhdl\/infer_mul_4ns_5ns_7_1_1.vhd",
      "impl\/vhdl\/infer_mul_4ns_5ns_8_1_1.vhd",
      "impl\/vhdl\/infer_mul_5ns_6ns_10_1_1.vhd",
      "impl\/vhdl\/infer_mul_6ns_7ns_12_1_1.vhd",
      "impl\/vhdl\/infer_mul_mul_6ns_12ns_17_4_1.vhd",
      "impl\/vhdl\/infer_mul_mul_10ns_12ns_21_4_1.vhd",
      "impl\/vhdl\/infer_mul_mul_12ns_14ns_25_4_1.vhd",
      "impl\/vhdl\/infer_mul_mul_13ns_15ns_27_4_1.vhd",
      "impl\/vhdl\/infer_mul_mul_15ns_17ns_31_4_1.vhd",
      "impl\/vhdl\/infer_mul_mul_17ns_19ns_35_4_1.vhd",
      "impl\/vhdl\/infer_mux_325_32_1_1.vhd",
      "impl\/vhdl\/infer_mux_3264_32_1_1.vhd",
      "impl\/vhdl\/infer_mux_6464_32_1_1.vhd",
      "impl\/vhdl\/infer_regslice_both.vhd",
      "impl\/vhdl\/infer_set3DFloatArray.vhd",
      "impl\/vhdl\/infer_set3DFloatArray_1.vhd",
      "impl\/vhdl\/infer_set3DFloatArray_2.vhd",
      "impl\/vhdl\/infer_set3DFloatArray_3.vhd",
      "impl\/vhdl\/infer_set3DFloatArray_4.vhd",
      "impl\/vhdl\/infer_set3DFloatArray_5.vhd",
      "impl\/vhdl\/infer_sitofp_32ns_32_4_no_dsp_1.vhd",
      "impl\/vhdl\/infer_urem_10ns_6ns_10_14_1.vhd",
      "impl\/vhdl\/infer_urem_12ns_7ns_12_16_1.vhd",
      "impl\/vhdl\/infer_urem_13ns_7ns_13_17_1.vhd",
      "impl\/vhdl\/infer_urem_13ns_8ns_13_17_1.vhd",
      "impl\/vhdl\/infer_urem_13ns_8ns_13_17_seq_1.vhd",
      "impl\/vhdl\/infer_urem_15ns_10ns_15_19_1.vhd",
      "impl\/vhdl\/infer_urem_15ns_10ns_15_19_seq_1.vhd",
      "impl\/vhdl\/infer_urem_17ns_12ns_17_21_1.vhd",
      "impl\/vhdl\/infer.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/infer_control_s_axi.v",
      "impl\/verilog\/infer_conv2d.v",
      "impl\/verilog\/infer_conv2d_1.v",
      "impl\/verilog\/infer_conv2d_1_layer_4_bias.v",
      "impl\/verilog\/infer_conv2d_1_layer_4_bias_rom.dat",
      "impl\/verilog\/infer_conv2d_1_layer_4_weights.v",
      "impl\/verilog\/infer_conv2d_1_layer_4_weights_rom.dat",
      "impl\/verilog\/infer_conv2d_2.v",
      "impl\/verilog\/infer_conv2d_2_layer_2_bias.v",
      "impl\/verilog\/infer_conv2d_2_layer_2_bias_rom.dat",
      "impl\/verilog\/infer_conv2d_2_layer_2_weights.v",
      "impl\/verilog\/infer_conv2d_2_layer_2_weights_rom.dat",
      "impl\/verilog\/infer_conv2d_layer_6_bias.v",
      "impl\/verilog\/infer_conv2d_layer_6_bias_rom.dat",
      "impl\/verilog\/infer_conv2d_layer_6_weights.v",
      "impl\/verilog\/infer_conv2d_layer_6_weights_rom.dat",
      "impl\/verilog\/infer_fadd_32ns_32ns_32_5_full_dsp_1.v",
      "impl\/verilog\/infer_fcmp_32ns_32ns_1_2_no_dsp_1.v",
      "impl\/verilog\/infer_fdiv_32ns_32ns_32_10_no_dsp_1.v",
      "impl\/verilog\/infer_fmul_32ns_32ns_32_4_max_dsp_1.v",
      "impl\/verilog\/infer_image_input.v",
      "impl\/verilog\/infer_layer_2_output_0.v",
      "impl\/verilog\/infer_layer_3_output_0.v",
      "impl\/verilog\/infer_layer_3_output_63.v",
      "impl\/verilog\/infer_layer_4_output_0.v",
      "impl\/verilog\/infer_layer_4_output_63.v",
      "impl\/verilog\/infer_layer_5_output_0.v",
      "impl\/verilog\/infer_layer_5_output_63.v",
      "impl\/verilog\/infer_layer_6_output_0.v",
      "impl\/verilog\/infer_layer_6_output_63.v",
      "impl\/verilog\/infer_layer_7_output_0.v",
      "impl\/verilog\/infer_layer_9_bias.v",
      "impl\/verilog\/infer_layer_9_bias_rom.dat",
      "impl\/verilog\/infer_layer_9_output.v",
      "impl\/verilog\/infer_layer_9_weights.v",
      "impl\/verilog\/infer_layer_9_weights_rom.dat",
      "impl\/verilog\/infer_mac_muladd_4ns_5ns_4ns_8_4_1.v",
      "impl\/verilog\/infer_mac_muladd_4ns_5ns_5s_7_4_1.v",
      "impl\/verilog\/infer_mac_muladd_4ns_10ns_6ns_12_4_1.v",
      "impl\/verilog\/infer_mac_muladd_4ns_10ns_6ns_13_4_1.v",
      "impl\/verilog\/infer_mac_muladd_5ns_6ns_5ns_10_4_1.v",
      "impl\/verilog\/infer_mac_muladd_5ns_6ns_6s_10_4_1.v",
      "impl\/verilog\/infer_mac_muladd_5ns_11ns_6ns_15_4_1.v",
      "impl\/verilog\/infer_mac_muladd_6ns_7ns_7s_12_4_1.v",
      "impl\/verilog\/infer_max_pooling2d.v",
      "impl\/verilog\/infer_max_pooling2d_1.v",
      "impl\/verilog\/infer_max_pooling2d_2.v",
      "impl\/verilog\/infer_mul_4ns_5ns_7_1_1.v",
      "impl\/verilog\/infer_mul_4ns_5ns_8_1_1.v",
      "impl\/verilog\/infer_mul_5ns_6ns_10_1_1.v",
      "impl\/verilog\/infer_mul_6ns_7ns_12_1_1.v",
      "impl\/verilog\/infer_mul_mul_6ns_12ns_17_4_1.v",
      "impl\/verilog\/infer_mul_mul_10ns_12ns_21_4_1.v",
      "impl\/verilog\/infer_mul_mul_12ns_14ns_25_4_1.v",
      "impl\/verilog\/infer_mul_mul_13ns_15ns_27_4_1.v",
      "impl\/verilog\/infer_mul_mul_15ns_17ns_31_4_1.v",
      "impl\/verilog\/infer_mul_mul_17ns_19ns_35_4_1.v",
      "impl\/verilog\/infer_mux_325_32_1_1.v",
      "impl\/verilog\/infer_mux_3264_32_1_1.v",
      "impl\/verilog\/infer_mux_6464_32_1_1.v",
      "impl\/verilog\/infer_regslice_both.v",
      "impl\/verilog\/infer_set3DFloatArray.v",
      "impl\/verilog\/infer_set3DFloatArray_1.v",
      "impl\/verilog\/infer_set3DFloatArray_2.v",
      "impl\/verilog\/infer_set3DFloatArray_3.v",
      "impl\/verilog\/infer_set3DFloatArray_4.v",
      "impl\/verilog\/infer_set3DFloatArray_5.v",
      "impl\/verilog\/infer_sitofp_32ns_32_4_no_dsp_1.v",
      "impl\/verilog\/infer_urem_10ns_6ns_10_14_1.v",
      "impl\/verilog\/infer_urem_12ns_7ns_12_16_1.v",
      "impl\/verilog\/infer_urem_13ns_7ns_13_17_1.v",
      "impl\/verilog\/infer_urem_13ns_8ns_13_17_1.v",
      "impl\/verilog\/infer_urem_13ns_8ns_13_17_seq_1.v",
      "impl\/verilog\/infer_urem_15ns_10ns_15_19_1.v",
      "impl\/verilog\/infer_urem_15ns_10ns_15_19_seq_1.v",
      "impl\/verilog\/infer_urem_17ns_12ns_17_21_1.v",
      "impl\/verilog\/infer.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/infer_v1_0\/data\/infer.mdd",
      "impl\/misc\/drivers\/infer_v1_0\/data\/infer.tcl",
      "impl\/misc\/drivers\/infer_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/infer_v1_0\/src\/xinfer.c",
      "impl\/misc\/drivers\/infer_v1_0\/src\/xinfer.h",
      "impl\/misc\/drivers\/infer_v1_0\/src\/xinfer_hw.h",
      "impl\/misc\/drivers\/infer_v1_0\/src\/xinfer_linux.c",
      "impl\/misc\/drivers\/infer_v1_0\/src\/xinfer_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/infer_ap_fadd_3_full_dsp_32_ip.tcl",
      "impl\/misc\/infer_ap_fcmp_0_no_dsp_32_ip.tcl",
      "impl\/misc\/infer_ap_fdiv_8_no_dsp_32_ip.tcl",
      "impl\/misc\/infer_ap_fmul_2_max_dsp_32_ip.tcl",
      "impl\/misc\/infer_ap_sitofp_2_no_dsp_32_ip.tcl"
    ],
    "DesignXml": ".autopilot\/db\/infer.design.xml",
    "DebugDir": ".debug",
    "ProtoInst": ["\/home\/frank\/Documents\/Git\/Final_Embbeded_Group6\/CNN\/VITIS_HLS\/cnn\/solution1\/.debug\/infer.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "infer_ap_fadd_3_full_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name infer_ap_fadd_3_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "infer_ap_fcmp_0_no_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name infer_ap_fcmp_0_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Custom CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "infer_ap_fdiv_8_no_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 8 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name infer_ap_fdiv_8_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "infer_ap_fmul_2_max_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name infer_ap_fmul_2_max_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "infer_ap_sitofp_2_no_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name infer_ap_sitofp_2_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:infer_input_V:infer_output_V",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "infer_input_V": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "32",
      "portPrefix": "infer_input_V_",
      "ports": [
        "infer_input_V_TDATA",
        "infer_input_V_TREADY",
        "infer_input_V_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "infer_input"
        }]
    },
    "infer_output_V": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "32",
      "portPrefix": "infer_output_V_",
      "ports": [
        "infer_output_V_TDATA",
        "infer_output_V_TREADY",
        "infer_output_V_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "infer_output"
        }]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "4",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "resetValue": "0x0",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "resetValue": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "resetValue": "0x0",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "resetValue": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "resetValue": "0x0",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "resetValue": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "resetValue": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "resetValue": "0x0",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "resetValue": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "resetValue": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "infer_input_V_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "infer_input_V_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "infer_input_V_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "infer_output_V_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "infer_output_V_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "infer_output_V_TREADY": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "infer",
      "Instances": [
        {
          "ModuleName": "max_pooling2d_1",
          "InstanceName": "grp_max_pooling2d_1_fu_2178"
        },
        {
          "ModuleName": "max_pooling2d_2",
          "InstanceName": "grp_max_pooling2d_2_fu_2310"
        },
        {
          "ModuleName": "conv2d_1",
          "InstanceName": "grp_conv2d_1_fu_2442"
        },
        {
          "ModuleName": "max_pooling2d",
          "InstanceName": "grp_max_pooling2d_fu_2578"
        },
        {
          "ModuleName": "conv2d",
          "InstanceName": "grp_conv2d_fu_2678"
        },
        {
          "ModuleName": "conv2d_2",
          "InstanceName": "grp_conv2d_2_fu_2814"
        },
        {
          "ModuleName": "set3DFloatArray_5",
          "InstanceName": "grp_set3DFloatArray_5_fu_2887"
        },
        {
          "ModuleName": "set3DFloatArray_4",
          "InstanceName": "grp_set3DFloatArray_4_fu_2955"
        },
        {
          "ModuleName": "set3DFloatArray_3",
          "InstanceName": "grp_set3DFloatArray_3_fu_3023"
        },
        {
          "ModuleName": "set3DFloatArray_2",
          "InstanceName": "grp_set3DFloatArray_2_fu_3091"
        },
        {
          "ModuleName": "set3DFloatArray_1",
          "InstanceName": "grp_set3DFloatArray_1_fu_3159"
        },
        {
          "ModuleName": "set3DFloatArray",
          "InstanceName": "grp_set3DFloatArray_fu_3227"
        }
      ]
    },
    "Info": {
      "set3DFloatArray_5": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv2d_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "set3DFloatArray_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "max_pooling2d_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "set3DFloatArray_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv2d_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "set3DFloatArray_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "max_pooling2d_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "set3DFloatArray_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv2d": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "set3DFloatArray": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "max_pooling2d": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "infer": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "set3DFloatArray_5": {
        "Latency": {
          "LatencyBest": "107672",
          "LatencyAvg": "107672",
          "LatencyWorst": "107672",
          "PipelineII": "107672",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.421"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_8_1_VITIS_LOOP_10_2_VITIS_LOOP_12_3",
            "TripCount": "107648",
            "Latency": "107670",
            "PipelineII": "1",
            "PipelineDepth": "24"
          }],
        "Area": {
          "DSP": "2",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "~0",
          "FF": "1018",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "930",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "conv2d_2": {
        "Latency": {
          "LatencyBest": "5177197",
          "LatencyAvg": "5177197",
          "LatencyWorst": "5177197",
          "PipelineII": "5177197",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "8.449"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_77_1_VITIS_LOOP_80_2",
            "TripCount": "3364",
            "Latency": "5177196",
            "PipelineII": "",
            "PipelineDepth": "1539",
            "Loops": [
              {
                "Name": "VITIS_LOOP_87_3",
                "TripCount": "32",
                "Latency": "33",
                "PipelineII": "1",
                "PipelineDepth": "2"
              },
              {
                "Name": "VITIS_LOOP_92_4_VITIS_LOOP_98_6_VITIS_LOOP_107_7",
                "TripCount": "288",
                "Latency": "1445",
                "PipelineII": "5",
                "PipelineDepth": "10"
              },
              {
                "Name": "VITIS_LOOP_115_8",
                "TripCount": "32",
                "Latency": "51",
                "PipelineII": "1",
                "PipelineDepth": "21"
              }
            ]
          }],
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "~0",
          "DSP": "2",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "~0",
          "FF": "5993",
          "AVAIL_FF": "141120",
          "UTIL_FF": "4",
          "LUT": "4579",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "6",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "set3DFloatArray_4": {
        "Latency": {
          "LatencyBest": "26934",
          "LatencyAvg": "26934",
          "LatencyWorst": "26934",
          "PipelineII": "26934",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.047"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_8_1_VITIS_LOOP_10_2_VITIS_LOOP_12_3",
            "TripCount": "26912",
            "Latency": "26932",
            "PipelineII": "1",
            "PipelineDepth": "22"
          }],
        "Area": {
          "DSP": "2",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "~0",
          "FF": "849",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "790",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "max_pooling2d_2": {
        "Latency": {
          "LatencyBest": "53852",
          "LatencyAvg": "53852",
          "LatencyWorst": "53852",
          "PipelineII": "53852",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.221"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_131_1_VITIS_LOOP_134_2_VITIS_LOOP_137_3",
            "TripCount": "26912",
            "Latency": "53850",
            "PipelineII": "2",
            "PipelineDepth": "29"
          }],
        "Area": {
          "DSP": "5",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "1",
          "FF": "4565",
          "AVAIL_FF": "141120",
          "UTIL_FF": "3",
          "LUT": "6841",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "9",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "set3DFloatArray_3": {
        "Latency": {
          "LatencyBest": "23350",
          "LatencyAvg": "23350",
          "LatencyWorst": "23350",
          "PipelineII": "23350",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.047"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_8_1_VITIS_LOOP_10_2_VITIS_LOOP_12_3",
            "TripCount": "23328",
            "Latency": "23348",
            "PipelineII": "1",
            "PipelineDepth": "22"
          }],
        "Area": {
          "DSP": "2",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "~0",
          "FF": "849",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "790",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "conv2d_1": {
        "Latency": {
          "LatencyBest": "39957220",
          "LatencyAvg": "39957220",
          "LatencyWorst": "39957220",
          "PipelineII": "39957220",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "8.449"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_77_1_VITIS_LOOP_80_2",
            "TripCount": "729",
            "Latency": "39957219",
            "PipelineII": "",
            "PipelineDepth": "54811",
            "Loops": [
              {
                "Name": "VITIS_LOOP_87_3",
                "TripCount": "32",
                "Latency": "33",
                "PipelineII": "1",
                "PipelineDepth": "2"
              },
              {
                "Name": "VITIS_LOOP_92_4_VITIS_LOOP_95_5_VITIS_LOOP_98_6",
                "TripCount": "288",
                "Latency": "54720",
                "PipelineII": "",
                "PipelineDepth": "190",
                "Loops": [{
                    "Name": "VITIS_LOOP_107_7",
                    "TripCount": "32",
                    "Latency": "165",
                    "PipelineII": "5",
                    "PipelineDepth": "10"
                  }]
              },
              {
                "Name": "VITIS_LOOP_115_8",
                "TripCount": "32",
                "Latency": "49",
                "PipelineII": "1",
                "PipelineDepth": "19"
              }
            ]
          }],
        "Area": {
          "BRAM_18K": "19",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "4",
          "DSP": "4",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "1",
          "FF": "6992",
          "AVAIL_FF": "141120",
          "UTIL_FF": "4",
          "LUT": "4745",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "6",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "set3DFloatArray_2": {
        "Latency": {
          "LatencyBest": "5428",
          "LatencyAvg": "5428",
          "LatencyWorst": "5428",
          "PipelineII": "5428",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.843"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_8_1_VITIS_LOOP_10_2_VITIS_LOOP_12_3",
            "TripCount": "5408",
            "Latency": "5426",
            "PipelineII": "1",
            "PipelineDepth": "20"
          }],
        "Area": {
          "DSP": "2",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "~0",
          "FF": "723",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "691",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "max_pooling2d_1": {
        "Latency": {
          "LatencyBest": "10842",
          "LatencyAvg": "10842",
          "LatencyWorst": "10842",
          "PipelineII": "10842",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.221"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_131_1_VITIS_LOOP_134_2_VITIS_LOOP_137_3",
            "TripCount": "5408",
            "Latency": "10840",
            "PipelineII": "2",
            "PipelineDepth": "27"
          }],
        "Area": {
          "DSP": "5",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "1",
          "FF": "4496",
          "AVAIL_FF": "141120",
          "UTIL_FF": "3",
          "LUT": "6814",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "9",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "set3DFloatArray_1": {
        "Latency": {
          "LatencyBest": "3891",
          "LatencyAvg": "3891",
          "LatencyWorst": "3891",
          "PipelineII": "3891",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.761"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_8_1_VITIS_LOOP_10_2_VITIS_LOOP_12_3",
            "TripCount": "3872",
            "Latency": "3889",
            "PipelineII": "1",
            "PipelineDepth": "19"
          }],
        "Area": {
          "DSP": "2",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "~0",
          "FF": "662",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "645",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "conv2d": {
        "Latency": {
          "LatencyBest": "6562073",
          "LatencyAvg": "6562073",
          "LatencyWorst": "6562073",
          "PipelineII": "6562073",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "8.449"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_77_1_VITIS_LOOP_80_2",
            "TripCount": "121",
            "Latency": "6562072",
            "PipelineII": "",
            "PipelineDepth": "54232",
            "Loops": [
              {
                "Name": "VITIS_LOOP_87_3",
                "TripCount": "32",
                "Latency": "33",
                "PipelineII": "1",
                "PipelineDepth": "2"
              },
              {
                "Name": "VITIS_LOOP_92_4_VITIS_LOOP_95_5_VITIS_LOOP_98_6",
                "TripCount": "288",
                "Latency": "54144",
                "PipelineII": "",
                "PipelineDepth": "188",
                "Loops": [{
                    "Name": "VITIS_LOOP_107_7",
                    "TripCount": "32",
                    "Latency": "165",
                    "PipelineII": "5",
                    "PipelineDepth": "10"
                  }]
              },
              {
                "Name": "VITIS_LOOP_115_8",
                "TripCount": "32",
                "Latency": "46",
                "PipelineII": "1",
                "PipelineDepth": "16"
              }
            ]
          }],
        "Area": {
          "BRAM_18K": "19",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "4",
          "DSP": "4",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "1",
          "FF": "6676",
          "AVAIL_FF": "141120",
          "UTIL_FF": "4",
          "LUT": "4581",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "6",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "set3DFloatArray": {
        "Latency": {
          "LatencyBest": "814",
          "LatencyAvg": "814",
          "LatencyWorst": "814",
          "PipelineII": "814",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.792"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_8_1_VITIS_LOOP_10_2_VITIS_LOOP_12_3",
            "TripCount": "800",
            "Latency": "812",
            "PipelineII": "1",
            "PipelineDepth": "14"
          }],
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "~0",
          "FF": "464",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "567",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "max_pooling2d": {
        "Latency": {
          "LatencyBest": "1623",
          "LatencyAvg": "1623",
          "LatencyWorst": "1623",
          "PipelineII": "1623",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.221"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_131_1_VITIS_LOOP_134_2_VITIS_LOOP_137_3",
            "TripCount": "800",
            "Latency": "1621",
            "PipelineII": "2",
            "PipelineDepth": "24"
          }],
        "Area": {
          "DSP": "5",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "1",
          "FF": "3552",
          "AVAIL_FF": "141120",
          "UTIL_FF": "2",
          "LUT": "6166",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "8",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "infer": {
        "Latency": {
          "LatencyBest": "52083609",
          "LatencyAvg": "52083609",
          "LatencyWorst": "52083609",
          "PipelineII": "52083610",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "12.036"
        },
        "Loops": [
          {
            "Name": "VITIS_LOOP_213_1",
            "TripCount": "3600",
            "Latency": "3604",
            "PipelineII": "1",
            "PipelineDepth": "6"
          },
          {
            "Name": "VITIS_LOOP_31_1_VITIS_LOOP_33_2",
            "TripCount": "3600",
            "Latency": "3611",
            "PipelineII": "1",
            "PipelineDepth": "13"
          },
          {
            "Name": "VITIS_LOOP_22_1",
            "TripCount": "64",
            "Latency": "64",
            "PipelineII": "1",
            "PipelineDepth": "1"
          },
          {
            "Name": "VITIS_LOOP_168_1",
            "TripCount": "64",
            "Latency": "205824",
            "PipelineII": "",
            "PipelineDepth": "3216",
            "Loops": [{
                "Name": "VITIS_LOOP_170_2",
                "TripCount": "800",
                "Latency": "3212",
                "PipelineII": "4",
                "PipelineDepth": "17"
              }]
          },
          {
            "Name": "VITIS_LOOP_327_2",
            "TripCount": "4",
            "Latency": "5",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }
        ],
        "Area": {
          "BRAM_18K": "780",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "180",
          "DSP": "41",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "11",
          "FF": "40260",
          "AVAIL_FF": "141120",
          "UTIL_FF": "28",
          "LUT": "66235",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "93",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "1",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2023-12-22 18:04:36 CET",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.2"
  }
}
