Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Sun Dec 17 20:57:51 2017
| Host         : LAPTOP-07004HLV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file dsed_audio_timing_summary_routed.rpt -rpx dsed_audio_timing_summary_routed.rpx
| Design       : dsed_audio
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 47 register/latch pins with no clock driven by root clock pin: BTNL (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: audio/EN4C/en4_reg/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: audio/FSMDMIC/cuenta_reg_reg[0]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: audio/FSMDMIC/cuenta_reg_reg[1]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: audio/FSMDMIC/cuenta_reg_reg[2]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: audio/FSMDMIC/cuenta_reg_reg[3]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: audio/FSMDMIC/cuenta_reg_reg[4]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: audio/FSMDMIC/cuenta_reg_reg[5]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: audio/FSMDMIC/cuenta_reg_reg[6]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: audio/FSMDMIC/cuenta_reg_reg[7]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: audio/FSMDMIC/cuenta_reg_reg[8]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: audio/FSMDMIC/primer_ciclo_reg/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: audio/FSMDMIC/state_reg[0]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: audio/FSMDMIC/state_reg[1]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: audio/GeneradorDePulsos/sample_request_reg_reg/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: control/srecord_enable_reg/Q (HIGH)

 There are 75 register/latch pins with no clock driven by root clock pin: control/state_reg[0]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: control/state_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 84 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 354 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     65.403        0.000                      0                  281        0.048        0.000                      0                  281        3.000        0.000                       0                   360  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk_100Mhz              {0.000 5.000}      10.000          100.000         
  clk12_clk_wiz_0       {0.000 41.667}     83.333          12.000          
  clkfbout_clk_wiz_0    {0.000 25.000}     50.000          20.000          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk12_clk_wiz_0_1     {0.000 41.667}     83.333          12.000          
  clkfbout_clk_wiz_0_1  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100Mhz                                                                                                                                                                3.000        0.000                       0                     1  
  clk12_clk_wiz_0            65.403        0.000                      0                  281        0.225        0.000                      0                  281       41.167        0.000                       0                   356  
  clkfbout_clk_wiz_0                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk12_clk_wiz_0_1          65.414        0.000                      0                  281        0.225        0.000                      0                  281       41.167        0.000                       0                   356  
  clkfbout_clk_wiz_0_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk12_clk_wiz_0_1  clk12_clk_wiz_0         65.403        0.000                      0                  281        0.048        0.000                      0                  281  
clk12_clk_wiz_0    clk12_clk_wiz_0_1       65.403        0.000                      0                  281        0.048        0.000                      0                  281  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100Mhz
  To Clock:  clk_100Mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100Mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100Mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  control/reloj/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  control/reloj/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  control/reloj/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  control/reloj/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  control/reloj/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  control/reloj/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk12_clk_wiz_0
  To Clock:  clk12_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       65.403ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.225ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             65.403ns  (required time - arrival time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0 rise@83.333ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.479ns  (logic 0.580ns (3.318%)  route 16.899ns (96.682%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 81.950 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         1.632    -0.908    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X63Y93         FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.452 f  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=130, routed)        16.557    16.106    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X81Y57         LUT3 (Prop_lut3_I1_O)        0.124    16.230 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_gate_255/O
                         net (fo=1, routed)           0.341    16.571    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_sig_128
    RAMB36_X3Y11         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         1.638    81.950    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.559    82.510    
                         clock uncertainty           -0.176    82.333    
    RAMB36_X3Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.973    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.973    
                         arrival time                         -16.571    
  -------------------------------------------------------------------
                         slack                                 65.403    

Slack (MET) :             65.490ns  (required time - arrival time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0 rise@83.333ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.393ns  (logic 0.580ns (3.335%)  route 16.813ns (96.665%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 81.952 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         1.632    -0.908    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X63Y93         FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.452 f  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=130, routed)        16.472    16.020    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X81Y52         LUT3 (Prop_lut3_I1_O)        0.124    16.144 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_253/O
                         net (fo=1, routed)           0.341    16.485    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_127
    RAMB36_X3Y10         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         1.640    81.952    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.559    82.512    
                         clock uncertainty           -0.176    82.335    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.975    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.975    
                         arrival time                         -16.485    
  -------------------------------------------------------------------
                         slack                                 65.490    

Slack (MET) :             65.909ns  (required time - arrival time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0 rise@83.333ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.963ns  (logic 0.580ns (3.419%)  route 16.383ns (96.581%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 81.941 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         1.632    -0.908    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X63Y93         FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.452 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=130, routed)        16.042    15.590    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X81Y67         LUT3 (Prop_lut3_I1_O)        0.124    15.714 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_gate_183/O
                         net (fo=1, routed)           0.341    16.056    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_sig_92
    RAMB36_X3Y13         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         1.629    81.941    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.559    82.501    
                         clock uncertainty           -0.176    82.324    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.964    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.964    
                         arrival time                         -16.056    
  -------------------------------------------------------------------
                         slack                                 65.909    

Slack (MET) :             65.989ns  (required time - arrival time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0 rise@83.333ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.890ns  (logic 0.580ns (3.434%)  route 16.310ns (96.566%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 81.947 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         1.632    -0.908    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X63Y93         FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.452 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=130, routed)        15.968    15.516    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X81Y62         LUT3 (Prop_lut3_I1_O)        0.124    15.640 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_181/O
                         net (fo=1, routed)           0.341    15.982    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_91
    RAMB36_X3Y12         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         1.635    81.947    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.559    82.507    
                         clock uncertainty           -0.176    82.330    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.970    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.970    
                         arrival time                         -15.982    
  -------------------------------------------------------------------
                         slack                                 65.989    

Slack (MET) :             66.090ns  (required time - arrival time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0 rise@83.333ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.830ns  (logic 0.580ns (3.446%)  route 16.250ns (96.554%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.264ns = ( 82.069 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         1.632    -0.908    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X63Y93         FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.452 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=130, routed)        15.182    14.730    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X72Y182        LUT3 (Prop_lut3_I1_O)        0.124    14.854 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_gate_203/O
                         net (fo=1, routed)           1.069    15.923    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_sig_102
    RAMB36_X2Y38         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         1.756    82.069    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y38         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.550    
                         clock uncertainty           -0.176    82.373    
    RAMB36_X2Y38         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    82.013    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         82.013    
                         arrival time                         -15.923    
  -------------------------------------------------------------------
                         slack                                 66.090    

Slack (MET) :             66.415ns  (required time - arrival time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0 rise@83.333ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.455ns  (logic 0.580ns (3.525%)  route 15.875ns (96.475%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.315ns = ( 82.018 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         1.632    -0.908    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X63Y93         FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.452 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=130, routed)        14.947    14.496    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X62Y182        LUT3 (Prop_lut3_I1_O)        0.124    14.620 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_gate_79/O
                         net (fo=1, routed)           0.927    15.547    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_sig_40
    RAMB36_X1Y38         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         1.705    82.018    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y38         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.499    
                         clock uncertainty           -0.176    82.322    
    RAMB36_X1Y38         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.962    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.962    
                         arrival time                         -15.547    
  -------------------------------------------------------------------
                         slack                                 66.415    

Slack (MET) :             66.454ns  (required time - arrival time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0 rise@83.333ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.418ns  (logic 0.580ns (3.533%)  route 15.838ns (96.467%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 81.941 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         1.632    -0.908    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X63Y93         FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.452 f  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=130, routed)        15.497    15.045    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X81Y77         LUT3 (Prop_lut3_I1_O)        0.124    15.169 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_gate_31/O
                         net (fo=1, routed)           0.341    15.511    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_sig_16
    RAMB36_X3Y15         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         1.629    81.941    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.559    82.501    
                         clock uncertainty           -0.176    82.324    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.964    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.964    
                         arrival time                         -15.511    
  -------------------------------------------------------------------
                         slack                                 66.454    

Slack (MET) :             66.481ns  (required time - arrival time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0 rise@83.333ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.438ns  (logic 0.580ns (3.528%)  route 15.858ns (96.472%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 82.067 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         1.632    -0.908    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X63Y93         FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.452 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=130, routed)        15.179    14.727    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X72Y182        LUT3 (Prop_lut3_I1_O)        0.124    14.851 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_201/O
                         net (fo=1, routed)           0.679    15.530    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_101
    RAMB36_X2Y37         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         1.754    82.067    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y37         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.548    
                         clock uncertainty           -0.176    82.371    
    RAMB36_X2Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    82.011    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         82.011    
                         arrival time                         -15.530    
  -------------------------------------------------------------------
                         slack                                 66.481    

Slack (MET) :             66.492ns  (required time - arrival time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0 rise@83.333ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.374ns  (logic 0.580ns (3.542%)  route 15.794ns (96.458%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 81.935 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         1.632    -0.908    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X63Y93         FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.452 f  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=130, routed)        15.453    15.001    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X81Y72         LUT3 (Prop_lut3_I1_O)        0.124    15.125 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_29/O
                         net (fo=1, routed)           0.341    15.467    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_15
    RAMB36_X3Y14         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         1.623    81.935    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.559    82.495    
                         clock uncertainty           -0.176    82.318    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.958    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.958    
                         arrival time                         -15.467    
  -------------------------------------------------------------------
                         slack                                 66.492    

Slack (MET) :             66.618ns  (required time - arrival time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0 rise@83.333ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.297ns  (logic 0.580ns (3.559%)  route 15.717ns (96.441%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.270ns = ( 82.063 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         1.632    -0.908    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X63Y93         FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.452 f  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=130, routed)        15.376    14.924    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X72Y182        LUT3 (Prop_lut3_I1_O)        0.124    15.048 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_gate_247/O
                         net (fo=1, routed)           0.341    15.390    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_sig_124
    RAMB36_X2Y36         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         1.750    82.063    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y36         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.544    
                         clock uncertainty           -0.176    82.367    
    RAMB36_X2Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    82.007    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         82.007    
                         arrival time                         -15.390    
  -------------------------------------------------------------------
                         slack                                 66.618    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/cuenta_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/cuenta_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.426%)  route 0.176ns (48.574%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         0.568    -0.596    audio/FSMDMIC/CLK
    SLICE_X71Y96         FDCE                                         r  audio/FSMDMIC/cuenta_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  audio/FSMDMIC/cuenta_reg_reg[3]/Q
                         net (fo=13, routed)          0.176    -0.280    audio/FSMDMIC/cuenta_reg[3]
    SLICE_X70Y94         LUT6 (Prop_lut6_I3_O)        0.045    -0.235 r  audio/FSMDMIC/cuenta_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    audio/FSMDMIC/sel0[6]
    SLICE_X70Y94         FDCE                                         r  audio/FSMDMIC/cuenta_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         0.840    -0.833    audio/FSMDMIC/CLK
    SLICE_X70Y94         FDCE                                         r  audio/FSMDMIC/cuenta_reg_reg[6]/C
                         clock pessimism              0.253    -0.580    
    SLICE_X70Y94         FDCE (Hold_fdce_C_D)         0.121    -0.459    audio/FSMDMIC/cuenta_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 audio/GeneradorDePulsos/r_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/GeneradorDePulsos/r_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.016%)  route 0.158ns (45.984%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         0.565    -0.599    audio/GeneradorDePulsos/CLK
    SLICE_X61Y92         FDCE                                         r  audio/GeneradorDePulsos/r_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y92         FDCE (Prop_fdce_C_Q)         0.141    -0.458 f  audio/GeneradorDePulsos/r_reg_reg[5]/Q
                         net (fo=10, routed)          0.158    -0.300    audio/GeneradorDePulsos/Q[5]
    SLICE_X61Y91         LUT6 (Prop_lut6_I1_O)        0.045    -0.255 r  audio/GeneradorDePulsos/r_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.255    audio/GeneradorDePulsos/r_next[3]
    SLICE_X61Y91         FDCE                                         r  audio/GeneradorDePulsos/r_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         0.836    -0.837    audio/GeneradorDePulsos/CLK
    SLICE_X61Y91         FDCE                                         r  audio/GeneradorDePulsos/r_reg_reg[3]/C
                         clock pessimism              0.254    -0.583    
    SLICE_X61Y91         FDCE (Hold_fdce_C_D)         0.092    -0.491    audio/GeneradorDePulsos/r_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 audio/GeneradorDePulsos/r_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/GeneradorDePulsos/r_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         0.565    -0.599    audio/GeneradorDePulsos/CLK
    SLICE_X61Y91         FDCE                                         r  audio/GeneradorDePulsos/r_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  audio/GeneradorDePulsos/r_reg_reg[0]/Q
                         net (fo=11, routed)          0.168    -0.290    audio/GeneradorDePulsos/Q[0]
    SLICE_X61Y91         LUT2 (Prop_lut2_I1_O)        0.042    -0.248 r  audio/GeneradorDePulsos/r_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    audio/GeneradorDePulsos/r_next[1]
    SLICE_X61Y91         FDCE                                         r  audio/GeneradorDePulsos/r_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         0.836    -0.837    audio/GeneradorDePulsos/CLK
    SLICE_X61Y91         FDCE                                         r  audio/GeneradorDePulsos/r_reg_reg[1]/C
                         clock pessimism              0.238    -0.599    
    SLICE_X61Y91         FDCE (Hold_fdce_C_D)         0.107    -0.492    audio/GeneradorDePulsos/r_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/cuenta_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         0.568    -0.596    audio/FSMDMIC/CLK
    SLICE_X70Y94         FDCE                                         r  audio/FSMDMIC/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y94         FDCE (Prop_fdce_C_Q)         0.164    -0.432 r  audio/FSMDMIC/cuenta_reg_reg[0]/Q
                         net (fo=15, routed)          0.175    -0.257    audio/FSMDMIC/cuenta_reg[0]
    SLICE_X70Y94         LUT4 (Prop_lut4_I2_O)        0.043    -0.214 r  audio/FSMDMIC/cuenta_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    audio/FSMDMIC/sel0[2]
    SLICE_X70Y94         FDCE                                         r  audio/FSMDMIC/cuenta_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         0.840    -0.833    audio/FSMDMIC/CLK
    SLICE_X70Y94         FDCE                                         r  audio/FSMDMIC/cuenta_reg_reg[2]/C
                         clock pessimism              0.237    -0.596    
    SLICE_X70Y94         FDCE (Hold_fdce_C_D)         0.131    -0.465    audio/FSMDMIC/cuenta_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/dato2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/dato2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.189ns (50.362%)  route 0.186ns (49.638%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         0.568    -0.596    audio/FSMDMIC/CLK
    SLICE_X64Y96         FDCE                                         r  audio/FSMDMIC/dato2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  audio/FSMDMIC/dato2_reg[0]/Q
                         net (fo=8, routed)           0.186    -0.269    audio/FSMDMIC/dato2[0]
    SLICE_X65Y97         LUT5 (Prop_lut5_I2_O)        0.048    -0.221 r  audio/FSMDMIC/dato2[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    audio/FSMDMIC/next_dato2[3]
    SLICE_X65Y97         FDCE                                         r  audio/FSMDMIC/dato2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         0.841    -0.832    audio/FSMDMIC/CLK
    SLICE_X65Y97         FDCE                                         r  audio/FSMDMIC/dato2_reg[3]/C
                         clock pessimism              0.253    -0.579    
    SLICE_X65Y97         FDCE (Hold_fdce_C_D)         0.107    -0.472    audio/FSMDMIC/dato2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/dato1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/dato1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.227ns (59.386%)  route 0.155ns (40.614%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         0.568    -0.596    audio/FSMDMIC/CLK
    SLICE_X68Y96         FDCE                                         r  audio/FSMDMIC/dato1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y96         FDCE (Prop_fdce_C_Q)         0.128    -0.468 r  audio/FSMDMIC/dato1_reg[1]/Q
                         net (fo=7, routed)           0.155    -0.313    audio/FSMDMIC/dato1[1]
    SLICE_X67Y96         LUT6 (Prop_lut6_I2_O)        0.099    -0.214 r  audio/FSMDMIC/dato1[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    audio/FSMDMIC/next_dato1[4]
    SLICE_X67Y96         FDCE                                         r  audio/FSMDMIC/dato1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         0.840    -0.833    audio/FSMDMIC/CLK
    SLICE_X67Y96         FDCE                                         r  audio/FSMDMIC/dato1_reg[4]/C
                         clock pessimism              0.275    -0.558    
    SLICE_X67Y96         FDCE (Hold_fdce_C_D)         0.092    -0.466    audio/FSMDMIC/dato1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/dato2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/dato2_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.227ns (61.894%)  route 0.140ns (38.106%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         0.568    -0.596    audio/FSMDMIC/CLK
    SLICE_X64Y96         FDCE                                         r  audio/FSMDMIC/dato2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y96         FDCE (Prop_fdce_C_Q)         0.128    -0.468 r  audio/FSMDMIC/dato2_reg[1]/Q
                         net (fo=7, routed)           0.140    -0.329    audio/FSMDMIC/dato2[1]
    SLICE_X65Y97         LUT6 (Prop_lut6_I2_O)        0.099    -0.230 r  audio/FSMDMIC/dato2[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    audio/FSMDMIC/next_dato2[4]
    SLICE_X65Y97         FDCE                                         r  audio/FSMDMIC/dato2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         0.841    -0.832    audio/FSMDMIC/CLK
    SLICE_X65Y97         FDCE                                         r  audio/FSMDMIC/dato2_reg[4]/C
                         clock pessimism              0.253    -0.579    
    SLICE_X65Y97         FDCE (Hold_fdce_C_D)         0.092    -0.487    audio/FSMDMIC/dato2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/dato2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/dato2_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.764%)  route 0.185ns (50.236%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         0.569    -0.595    audio/FSMDMIC/CLK
    SLICE_X68Y97         FDCE                                         r  audio/FSMDMIC/dato2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  audio/FSMDMIC/dato2_reg[6]/Q
                         net (fo=3, routed)           0.185    -0.270    audio/FSMDMIC/dato2[6]
    SLICE_X68Y97         LUT4 (Prop_lut4_I0_O)        0.042    -0.228 r  audio/FSMDMIC/dato2[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.228    audio/FSMDMIC/next_dato2[7]
    SLICE_X68Y97         FDCE                                         r  audio/FSMDMIC/dato2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         0.841    -0.832    audio/FSMDMIC/CLK
    SLICE_X68Y97         FDCE                                         r  audio/FSMDMIC/dato2_reg[7]/C
                         clock pessimism              0.237    -0.595    
    SLICE_X68Y97         FDCE (Hold_fdce_C_D)         0.107    -0.488    audio/FSMDMIC/dato2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/dato1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/dato1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         0.568    -0.596    audio/FSMDMIC/CLK
    SLICE_X69Y96         FDCE                                         r  audio/FSMDMIC/dato1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  audio/FSMDMIC/dato1_reg[5]/Q
                         net (fo=3, routed)           0.168    -0.287    audio/FSMDMIC/dato1[5]
    SLICE_X69Y96         LUT3 (Prop_lut3_I2_O)        0.045    -0.242 r  audio/FSMDMIC/dato1[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    audio/FSMDMIC/next_dato1[5]
    SLICE_X69Y96         FDCE                                         r  audio/FSMDMIC/dato1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         0.840    -0.833    audio/FSMDMIC/CLK
    SLICE_X69Y96         FDCE                                         r  audio/FSMDMIC/dato1_reg[5]/C
                         clock pessimism              0.237    -0.596    
    SLICE_X69Y96         FDCE (Hold_fdce_C_D)         0.091    -0.505    audio/FSMDMIC/dato1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 audio/GeneradorDePulsos/r_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/GeneradorDePulsos/r_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         0.565    -0.599    audio/GeneradorDePulsos/CLK
    SLICE_X61Y91         FDCE                                         r  audio/GeneradorDePulsos/r_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.458 f  audio/GeneradorDePulsos/r_reg_reg[0]/Q
                         net (fo=11, routed)          0.168    -0.290    audio/GeneradorDePulsos/Q[0]
    SLICE_X61Y91         LUT1 (Prop_lut1_I0_O)        0.045    -0.245 r  audio/GeneradorDePulsos/r_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    audio/GeneradorDePulsos/r_next[0]
    SLICE_X61Y91         FDCE                                         r  audio/GeneradorDePulsos/r_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         0.836    -0.837    audio/GeneradorDePulsos/CLK
    SLICE_X61Y91         FDCE                                         r  audio/GeneradorDePulsos/r_reg_reg[0]/C
                         clock pessimism              0.238    -0.599    
    SLICE_X61Y91         FDCE (Hold_fdce_C_D)         0.091    -0.508    audio/GeneradorDePulsos/r_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk12_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { control/reloj/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y10     ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y19     ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y22     ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X2Y23     ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X2Y28     ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y33     ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y24     ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y25     ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y32     ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y15     ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       83.333      130.027    MMCME2_ADV_X1Y2  control/reloj/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X58Y94     ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_308_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X65Y97     audio/FSMDMIC/dato2_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X65Y97     audio/FSMDMIC/dato2_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X65Y97     audio/FSMDMIC/dato2_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X66Y97     audio/FSMDMIC/dato2_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X68Y97     audio/FSMDMIC/dato2_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X68Y97     audio/FSMDMIC/dato2_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X64Y91     audio/GeneradorDePulsos/sample_request_reg_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X65Y90     control/cuenta_play_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X64Y91     control/cuenta_play_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X87Y97     audio/EN4C/clk3_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X87Y97     audio/EN4C/count_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X87Y97     audio/EN4C/count_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X87Y97     audio/EN4C/en4_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X70Y94     audio/FSMDMIC/cuenta_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X70Y94     audio/FSMDMIC/cuenta_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X70Y95     audio/FSMDMIC/cuenta_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X70Y95     audio/FSMDMIC/cuenta_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X70Y94     audio/FSMDMIC/cuenta_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X70Y94     audio/FSMDMIC/cuenta_reg_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { control/reloj/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   control/reloj/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  control/reloj/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  control/reloj/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  control/reloj/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  control/reloj/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100Mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  control/reloj/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  control/reloj/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  control/reloj/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  control/reloj/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  control/reloj/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  control/reloj/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk12_clk_wiz_0_1
  To Clock:  clk12_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       65.414ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.225ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             65.414ns  (required time - arrival time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0_1 rise@83.333ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.479ns  (logic 0.580ns (3.318%)  route 16.899ns (96.682%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 81.950 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         1.632    -0.908    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X63Y93         FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.452 f  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=130, routed)        16.557    16.106    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X81Y57         LUT3 (Prop_lut3_I1_O)        0.124    16.230 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_gate_255/O
                         net (fo=1, routed)           0.341    16.571    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_sig_128
    RAMB36_X3Y11         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         1.638    81.950    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.559    82.510    
                         clock uncertainty           -0.166    82.344    
    RAMB36_X3Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.984    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.984    
                         arrival time                         -16.571    
  -------------------------------------------------------------------
                         slack                                 65.414    

Slack (MET) :             65.501ns  (required time - arrival time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0_1 rise@83.333ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.393ns  (logic 0.580ns (3.335%)  route 16.813ns (96.665%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 81.952 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         1.632    -0.908    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X63Y93         FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.452 f  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=130, routed)        16.472    16.020    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X81Y52         LUT3 (Prop_lut3_I1_O)        0.124    16.144 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_253/O
                         net (fo=1, routed)           0.341    16.485    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_127
    RAMB36_X3Y10         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         1.640    81.952    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.559    82.512    
                         clock uncertainty           -0.166    82.346    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.986    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.986    
                         arrival time                         -16.485    
  -------------------------------------------------------------------
                         slack                                 65.501    

Slack (MET) :             65.920ns  (required time - arrival time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0_1 rise@83.333ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.963ns  (logic 0.580ns (3.419%)  route 16.383ns (96.581%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 81.941 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         1.632    -0.908    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X63Y93         FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.452 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=130, routed)        16.042    15.590    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X81Y67         LUT3 (Prop_lut3_I1_O)        0.124    15.714 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_gate_183/O
                         net (fo=1, routed)           0.341    16.056    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_sig_92
    RAMB36_X3Y13         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         1.629    81.941    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.559    82.501    
                         clock uncertainty           -0.166    82.335    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.975    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.975    
                         arrival time                         -16.056    
  -------------------------------------------------------------------
                         slack                                 65.920    

Slack (MET) :             66.000ns  (required time - arrival time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0_1 rise@83.333ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.890ns  (logic 0.580ns (3.434%)  route 16.310ns (96.566%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 81.947 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         1.632    -0.908    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X63Y93         FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.452 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=130, routed)        15.968    15.516    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X81Y62         LUT3 (Prop_lut3_I1_O)        0.124    15.640 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_181/O
                         net (fo=1, routed)           0.341    15.982    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_91
    RAMB36_X3Y12         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         1.635    81.947    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.559    82.507    
                         clock uncertainty           -0.166    82.341    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.981    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.981    
                         arrival time                         -15.982    
  -------------------------------------------------------------------
                         slack                                 66.000    

Slack (MET) :             66.101ns  (required time - arrival time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0_1 rise@83.333ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.830ns  (logic 0.580ns (3.446%)  route 16.250ns (96.554%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.264ns = ( 82.069 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         1.632    -0.908    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X63Y93         FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.452 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=130, routed)        15.182    14.730    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X72Y182        LUT3 (Prop_lut3_I1_O)        0.124    14.854 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_gate_203/O
                         net (fo=1, routed)           1.069    15.923    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_sig_102
    RAMB36_X2Y38         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         1.756    82.069    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y38         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.550    
                         clock uncertainty           -0.166    82.384    
    RAMB36_X2Y38         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    82.024    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         82.024    
                         arrival time                         -15.923    
  -------------------------------------------------------------------
                         slack                                 66.101    

Slack (MET) :             66.426ns  (required time - arrival time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0_1 rise@83.333ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.455ns  (logic 0.580ns (3.525%)  route 15.875ns (96.475%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.315ns = ( 82.018 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         1.632    -0.908    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X63Y93         FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.452 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=130, routed)        14.947    14.496    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X62Y182        LUT3 (Prop_lut3_I1_O)        0.124    14.620 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_gate_79/O
                         net (fo=1, routed)           0.927    15.547    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_sig_40
    RAMB36_X1Y38         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         1.705    82.018    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y38         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.499    
                         clock uncertainty           -0.166    82.333    
    RAMB36_X1Y38         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.973    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.973    
                         arrival time                         -15.547    
  -------------------------------------------------------------------
                         slack                                 66.426    

Slack (MET) :             66.465ns  (required time - arrival time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0_1 rise@83.333ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.418ns  (logic 0.580ns (3.533%)  route 15.838ns (96.467%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 81.941 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         1.632    -0.908    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X63Y93         FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.452 f  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=130, routed)        15.497    15.045    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X81Y77         LUT3 (Prop_lut3_I1_O)        0.124    15.169 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_gate_31/O
                         net (fo=1, routed)           0.341    15.511    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_sig_16
    RAMB36_X3Y15         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         1.629    81.941    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.559    82.501    
                         clock uncertainty           -0.166    82.335    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.975    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.975    
                         arrival time                         -15.511    
  -------------------------------------------------------------------
                         slack                                 66.465    

Slack (MET) :             66.492ns  (required time - arrival time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0_1 rise@83.333ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.438ns  (logic 0.580ns (3.528%)  route 15.858ns (96.472%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 82.067 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         1.632    -0.908    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X63Y93         FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.452 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=130, routed)        15.179    14.727    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X72Y182        LUT3 (Prop_lut3_I1_O)        0.124    14.851 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_201/O
                         net (fo=1, routed)           0.679    15.530    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_101
    RAMB36_X2Y37         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         1.754    82.067    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y37         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.548    
                         clock uncertainty           -0.166    82.382    
    RAMB36_X2Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    82.022    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         82.022    
                         arrival time                         -15.530    
  -------------------------------------------------------------------
                         slack                                 66.492    

Slack (MET) :             66.503ns  (required time - arrival time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0_1 rise@83.333ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.374ns  (logic 0.580ns (3.542%)  route 15.794ns (96.458%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 81.935 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         1.632    -0.908    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X63Y93         FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.452 f  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=130, routed)        15.453    15.001    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X81Y72         LUT3 (Prop_lut3_I1_O)        0.124    15.125 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_29/O
                         net (fo=1, routed)           0.341    15.467    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_15
    RAMB36_X3Y14         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         1.623    81.935    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.559    82.495    
                         clock uncertainty           -0.166    82.329    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.969    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.969    
                         arrival time                         -15.467    
  -------------------------------------------------------------------
                         slack                                 66.503    

Slack (MET) :             66.629ns  (required time - arrival time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0_1 rise@83.333ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.297ns  (logic 0.580ns (3.559%)  route 15.717ns (96.441%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.270ns = ( 82.063 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         1.632    -0.908    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X63Y93         FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.452 f  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=130, routed)        15.376    14.924    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X72Y182        LUT3 (Prop_lut3_I1_O)        0.124    15.048 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_gate_247/O
                         net (fo=1, routed)           0.341    15.390    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_sig_124
    RAMB36_X2Y36         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         1.750    82.063    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y36         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.544    
                         clock uncertainty           -0.166    82.378    
    RAMB36_X2Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    82.018    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         82.018    
                         arrival time                         -15.390    
  -------------------------------------------------------------------
                         slack                                 66.629    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/cuenta_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/cuenta_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0_1 rise@0.000ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.426%)  route 0.176ns (48.574%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         0.568    -0.596    audio/FSMDMIC/CLK
    SLICE_X71Y96         FDCE                                         r  audio/FSMDMIC/cuenta_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  audio/FSMDMIC/cuenta_reg_reg[3]/Q
                         net (fo=13, routed)          0.176    -0.280    audio/FSMDMIC/cuenta_reg[3]
    SLICE_X70Y94         LUT6 (Prop_lut6_I3_O)        0.045    -0.235 r  audio/FSMDMIC/cuenta_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    audio/FSMDMIC/sel0[6]
    SLICE_X70Y94         FDCE                                         r  audio/FSMDMIC/cuenta_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         0.840    -0.833    audio/FSMDMIC/CLK
    SLICE_X70Y94         FDCE                                         r  audio/FSMDMIC/cuenta_reg_reg[6]/C
                         clock pessimism              0.253    -0.580    
    SLICE_X70Y94         FDCE (Hold_fdce_C_D)         0.121    -0.459    audio/FSMDMIC/cuenta_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 audio/GeneradorDePulsos/r_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/GeneradorDePulsos/r_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0_1 rise@0.000ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.016%)  route 0.158ns (45.984%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         0.565    -0.599    audio/GeneradorDePulsos/CLK
    SLICE_X61Y92         FDCE                                         r  audio/GeneradorDePulsos/r_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y92         FDCE (Prop_fdce_C_Q)         0.141    -0.458 f  audio/GeneradorDePulsos/r_reg_reg[5]/Q
                         net (fo=10, routed)          0.158    -0.300    audio/GeneradorDePulsos/Q[5]
    SLICE_X61Y91         LUT6 (Prop_lut6_I1_O)        0.045    -0.255 r  audio/GeneradorDePulsos/r_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.255    audio/GeneradorDePulsos/r_next[3]
    SLICE_X61Y91         FDCE                                         r  audio/GeneradorDePulsos/r_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         0.836    -0.837    audio/GeneradorDePulsos/CLK
    SLICE_X61Y91         FDCE                                         r  audio/GeneradorDePulsos/r_reg_reg[3]/C
                         clock pessimism              0.254    -0.583    
    SLICE_X61Y91         FDCE (Hold_fdce_C_D)         0.092    -0.491    audio/GeneradorDePulsos/r_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 audio/GeneradorDePulsos/r_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/GeneradorDePulsos/r_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0_1 rise@0.000ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         0.565    -0.599    audio/GeneradorDePulsos/CLK
    SLICE_X61Y91         FDCE                                         r  audio/GeneradorDePulsos/r_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  audio/GeneradorDePulsos/r_reg_reg[0]/Q
                         net (fo=11, routed)          0.168    -0.290    audio/GeneradorDePulsos/Q[0]
    SLICE_X61Y91         LUT2 (Prop_lut2_I1_O)        0.042    -0.248 r  audio/GeneradorDePulsos/r_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    audio/GeneradorDePulsos/r_next[1]
    SLICE_X61Y91         FDCE                                         r  audio/GeneradorDePulsos/r_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         0.836    -0.837    audio/GeneradorDePulsos/CLK
    SLICE_X61Y91         FDCE                                         r  audio/GeneradorDePulsos/r_reg_reg[1]/C
                         clock pessimism              0.238    -0.599    
    SLICE_X61Y91         FDCE (Hold_fdce_C_D)         0.107    -0.492    audio/GeneradorDePulsos/r_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/cuenta_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0_1 rise@0.000ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         0.568    -0.596    audio/FSMDMIC/CLK
    SLICE_X70Y94         FDCE                                         r  audio/FSMDMIC/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y94         FDCE (Prop_fdce_C_Q)         0.164    -0.432 r  audio/FSMDMIC/cuenta_reg_reg[0]/Q
                         net (fo=15, routed)          0.175    -0.257    audio/FSMDMIC/cuenta_reg[0]
    SLICE_X70Y94         LUT4 (Prop_lut4_I2_O)        0.043    -0.214 r  audio/FSMDMIC/cuenta_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    audio/FSMDMIC/sel0[2]
    SLICE_X70Y94         FDCE                                         r  audio/FSMDMIC/cuenta_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         0.840    -0.833    audio/FSMDMIC/CLK
    SLICE_X70Y94         FDCE                                         r  audio/FSMDMIC/cuenta_reg_reg[2]/C
                         clock pessimism              0.237    -0.596    
    SLICE_X70Y94         FDCE (Hold_fdce_C_D)         0.131    -0.465    audio/FSMDMIC/cuenta_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/dato2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/dato2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0_1 rise@0.000ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.189ns (50.362%)  route 0.186ns (49.638%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         0.568    -0.596    audio/FSMDMIC/CLK
    SLICE_X64Y96         FDCE                                         r  audio/FSMDMIC/dato2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  audio/FSMDMIC/dato2_reg[0]/Q
                         net (fo=8, routed)           0.186    -0.269    audio/FSMDMIC/dato2[0]
    SLICE_X65Y97         LUT5 (Prop_lut5_I2_O)        0.048    -0.221 r  audio/FSMDMIC/dato2[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    audio/FSMDMIC/next_dato2[3]
    SLICE_X65Y97         FDCE                                         r  audio/FSMDMIC/dato2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         0.841    -0.832    audio/FSMDMIC/CLK
    SLICE_X65Y97         FDCE                                         r  audio/FSMDMIC/dato2_reg[3]/C
                         clock pessimism              0.253    -0.579    
    SLICE_X65Y97         FDCE (Hold_fdce_C_D)         0.107    -0.472    audio/FSMDMIC/dato2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/dato1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/dato1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0_1 rise@0.000ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.227ns (59.386%)  route 0.155ns (40.614%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         0.568    -0.596    audio/FSMDMIC/CLK
    SLICE_X68Y96         FDCE                                         r  audio/FSMDMIC/dato1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y96         FDCE (Prop_fdce_C_Q)         0.128    -0.468 r  audio/FSMDMIC/dato1_reg[1]/Q
                         net (fo=7, routed)           0.155    -0.313    audio/FSMDMIC/dato1[1]
    SLICE_X67Y96         LUT6 (Prop_lut6_I2_O)        0.099    -0.214 r  audio/FSMDMIC/dato1[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    audio/FSMDMIC/next_dato1[4]
    SLICE_X67Y96         FDCE                                         r  audio/FSMDMIC/dato1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         0.840    -0.833    audio/FSMDMIC/CLK
    SLICE_X67Y96         FDCE                                         r  audio/FSMDMIC/dato1_reg[4]/C
                         clock pessimism              0.275    -0.558    
    SLICE_X67Y96         FDCE (Hold_fdce_C_D)         0.092    -0.466    audio/FSMDMIC/dato1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/dato2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/dato2_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0_1 rise@0.000ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.227ns (61.894%)  route 0.140ns (38.106%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         0.568    -0.596    audio/FSMDMIC/CLK
    SLICE_X64Y96         FDCE                                         r  audio/FSMDMIC/dato2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y96         FDCE (Prop_fdce_C_Q)         0.128    -0.468 r  audio/FSMDMIC/dato2_reg[1]/Q
                         net (fo=7, routed)           0.140    -0.329    audio/FSMDMIC/dato2[1]
    SLICE_X65Y97         LUT6 (Prop_lut6_I2_O)        0.099    -0.230 r  audio/FSMDMIC/dato2[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    audio/FSMDMIC/next_dato2[4]
    SLICE_X65Y97         FDCE                                         r  audio/FSMDMIC/dato2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         0.841    -0.832    audio/FSMDMIC/CLK
    SLICE_X65Y97         FDCE                                         r  audio/FSMDMIC/dato2_reg[4]/C
                         clock pessimism              0.253    -0.579    
    SLICE_X65Y97         FDCE (Hold_fdce_C_D)         0.092    -0.487    audio/FSMDMIC/dato2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/dato2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/dato2_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0_1 rise@0.000ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.764%)  route 0.185ns (50.236%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         0.569    -0.595    audio/FSMDMIC/CLK
    SLICE_X68Y97         FDCE                                         r  audio/FSMDMIC/dato2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  audio/FSMDMIC/dato2_reg[6]/Q
                         net (fo=3, routed)           0.185    -0.270    audio/FSMDMIC/dato2[6]
    SLICE_X68Y97         LUT4 (Prop_lut4_I0_O)        0.042    -0.228 r  audio/FSMDMIC/dato2[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.228    audio/FSMDMIC/next_dato2[7]
    SLICE_X68Y97         FDCE                                         r  audio/FSMDMIC/dato2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         0.841    -0.832    audio/FSMDMIC/CLK
    SLICE_X68Y97         FDCE                                         r  audio/FSMDMIC/dato2_reg[7]/C
                         clock pessimism              0.237    -0.595    
    SLICE_X68Y97         FDCE (Hold_fdce_C_D)         0.107    -0.488    audio/FSMDMIC/dato2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/dato1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/dato1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0_1 rise@0.000ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         0.568    -0.596    audio/FSMDMIC/CLK
    SLICE_X69Y96         FDCE                                         r  audio/FSMDMIC/dato1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  audio/FSMDMIC/dato1_reg[5]/Q
                         net (fo=3, routed)           0.168    -0.287    audio/FSMDMIC/dato1[5]
    SLICE_X69Y96         LUT3 (Prop_lut3_I2_O)        0.045    -0.242 r  audio/FSMDMIC/dato1[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    audio/FSMDMIC/next_dato1[5]
    SLICE_X69Y96         FDCE                                         r  audio/FSMDMIC/dato1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         0.840    -0.833    audio/FSMDMIC/CLK
    SLICE_X69Y96         FDCE                                         r  audio/FSMDMIC/dato1_reg[5]/C
                         clock pessimism              0.237    -0.596    
    SLICE_X69Y96         FDCE (Hold_fdce_C_D)         0.091    -0.505    audio/FSMDMIC/dato1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 audio/GeneradorDePulsos/r_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/GeneradorDePulsos/r_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0_1 rise@0.000ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         0.565    -0.599    audio/GeneradorDePulsos/CLK
    SLICE_X61Y91         FDCE                                         r  audio/GeneradorDePulsos/r_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.458 f  audio/GeneradorDePulsos/r_reg_reg[0]/Q
                         net (fo=11, routed)          0.168    -0.290    audio/GeneradorDePulsos/Q[0]
    SLICE_X61Y91         LUT1 (Prop_lut1_I0_O)        0.045    -0.245 r  audio/GeneradorDePulsos/r_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    audio/GeneradorDePulsos/r_next[0]
    SLICE_X61Y91         FDCE                                         r  audio/GeneradorDePulsos/r_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         0.836    -0.837    audio/GeneradorDePulsos/CLK
    SLICE_X61Y91         FDCE                                         r  audio/GeneradorDePulsos/r_reg_reg[0]/C
                         clock pessimism              0.238    -0.599    
    SLICE_X61Y91         FDCE (Hold_fdce_C_D)         0.091    -0.508    audio/GeneradorDePulsos/r_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk12_clk_wiz_0_1
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { control/reloj/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y10     ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y19     ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y22     ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X2Y23     ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X2Y28     ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y33     ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y24     ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y25     ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y32     ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y15     ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       83.333      130.027    MMCME2_ADV_X1Y2  control/reloj/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X58Y94     ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_308_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X65Y97     audio/FSMDMIC/dato2_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X65Y97     audio/FSMDMIC/dato2_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X65Y97     audio/FSMDMIC/dato2_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X66Y97     audio/FSMDMIC/dato2_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X68Y97     audio/FSMDMIC/dato2_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X68Y97     audio/FSMDMIC/dato2_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X64Y91     audio/GeneradorDePulsos/sample_request_reg_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X65Y90     control/cuenta_play_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X64Y91     control/cuenta_play_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X87Y97     audio/EN4C/clk3_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X87Y97     audio/EN4C/count_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X87Y97     audio/EN4C/count_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X87Y97     audio/EN4C/en4_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X70Y94     audio/FSMDMIC/cuenta_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X70Y94     audio/FSMDMIC/cuenta_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X70Y95     audio/FSMDMIC/cuenta_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X70Y95     audio/FSMDMIC/cuenta_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X70Y94     audio/FSMDMIC/cuenta_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X70Y94     audio/FSMDMIC/cuenta_reg_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { control/reloj/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   control/reloj/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  control/reloj/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  control/reloj/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  control/reloj/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  control/reloj/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk12_clk_wiz_0_1
  To Clock:  clk12_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       65.403ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             65.403ns  (required time - arrival time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0 rise@83.333ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.479ns  (logic 0.580ns (3.318%)  route 16.899ns (96.682%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 81.950 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         1.632    -0.908    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X63Y93         FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.452 f  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=130, routed)        16.557    16.106    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X81Y57         LUT3 (Prop_lut3_I1_O)        0.124    16.230 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_gate_255/O
                         net (fo=1, routed)           0.341    16.571    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_sig_128
    RAMB36_X3Y11         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         1.638    81.950    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.559    82.510    
                         clock uncertainty           -0.176    82.333    
    RAMB36_X3Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.973    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.973    
                         arrival time                         -16.571    
  -------------------------------------------------------------------
                         slack                                 65.403    

Slack (MET) :             65.490ns  (required time - arrival time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0 rise@83.333ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.393ns  (logic 0.580ns (3.335%)  route 16.813ns (96.665%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 81.952 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         1.632    -0.908    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X63Y93         FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.452 f  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=130, routed)        16.472    16.020    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X81Y52         LUT3 (Prop_lut3_I1_O)        0.124    16.144 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_253/O
                         net (fo=1, routed)           0.341    16.485    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_127
    RAMB36_X3Y10         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         1.640    81.952    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.559    82.512    
                         clock uncertainty           -0.176    82.335    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.975    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.975    
                         arrival time                         -16.485    
  -------------------------------------------------------------------
                         slack                                 65.490    

Slack (MET) :             65.909ns  (required time - arrival time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0 rise@83.333ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.963ns  (logic 0.580ns (3.419%)  route 16.383ns (96.581%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 81.941 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         1.632    -0.908    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X63Y93         FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.452 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=130, routed)        16.042    15.590    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X81Y67         LUT3 (Prop_lut3_I1_O)        0.124    15.714 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_gate_183/O
                         net (fo=1, routed)           0.341    16.056    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_sig_92
    RAMB36_X3Y13         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         1.629    81.941    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.559    82.501    
                         clock uncertainty           -0.176    82.324    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.964    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.964    
                         arrival time                         -16.056    
  -------------------------------------------------------------------
                         slack                                 65.909    

Slack (MET) :             65.989ns  (required time - arrival time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0 rise@83.333ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.890ns  (logic 0.580ns (3.434%)  route 16.310ns (96.566%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 81.947 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         1.632    -0.908    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X63Y93         FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.452 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=130, routed)        15.968    15.516    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X81Y62         LUT3 (Prop_lut3_I1_O)        0.124    15.640 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_181/O
                         net (fo=1, routed)           0.341    15.982    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_91
    RAMB36_X3Y12         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         1.635    81.947    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.559    82.507    
                         clock uncertainty           -0.176    82.330    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.970    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.970    
                         arrival time                         -15.982    
  -------------------------------------------------------------------
                         slack                                 65.989    

Slack (MET) :             66.090ns  (required time - arrival time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0 rise@83.333ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.830ns  (logic 0.580ns (3.446%)  route 16.250ns (96.554%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.264ns = ( 82.069 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         1.632    -0.908    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X63Y93         FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.452 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=130, routed)        15.182    14.730    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X72Y182        LUT3 (Prop_lut3_I1_O)        0.124    14.854 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_gate_203/O
                         net (fo=1, routed)           1.069    15.923    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_sig_102
    RAMB36_X2Y38         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         1.756    82.069    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y38         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.550    
                         clock uncertainty           -0.176    82.373    
    RAMB36_X2Y38         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    82.013    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         82.013    
                         arrival time                         -15.923    
  -------------------------------------------------------------------
                         slack                                 66.090    

Slack (MET) :             66.415ns  (required time - arrival time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0 rise@83.333ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.455ns  (logic 0.580ns (3.525%)  route 15.875ns (96.475%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.315ns = ( 82.018 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         1.632    -0.908    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X63Y93         FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.452 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=130, routed)        14.947    14.496    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X62Y182        LUT3 (Prop_lut3_I1_O)        0.124    14.620 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_gate_79/O
                         net (fo=1, routed)           0.927    15.547    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_sig_40
    RAMB36_X1Y38         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         1.705    82.018    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y38         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.499    
                         clock uncertainty           -0.176    82.322    
    RAMB36_X1Y38         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.962    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.962    
                         arrival time                         -15.547    
  -------------------------------------------------------------------
                         slack                                 66.415    

Slack (MET) :             66.454ns  (required time - arrival time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0 rise@83.333ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.418ns  (logic 0.580ns (3.533%)  route 15.838ns (96.467%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 81.941 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         1.632    -0.908    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X63Y93         FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.452 f  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=130, routed)        15.497    15.045    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X81Y77         LUT3 (Prop_lut3_I1_O)        0.124    15.169 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_gate_31/O
                         net (fo=1, routed)           0.341    15.511    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_sig_16
    RAMB36_X3Y15         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         1.629    81.941    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.559    82.501    
                         clock uncertainty           -0.176    82.324    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.964    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.964    
                         arrival time                         -15.511    
  -------------------------------------------------------------------
                         slack                                 66.454    

Slack (MET) :             66.481ns  (required time - arrival time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0 rise@83.333ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.438ns  (logic 0.580ns (3.528%)  route 15.858ns (96.472%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 82.067 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         1.632    -0.908    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X63Y93         FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.452 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=130, routed)        15.179    14.727    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X72Y182        LUT3 (Prop_lut3_I1_O)        0.124    14.851 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_201/O
                         net (fo=1, routed)           0.679    15.530    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_101
    RAMB36_X2Y37         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         1.754    82.067    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y37         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.548    
                         clock uncertainty           -0.176    82.371    
    RAMB36_X2Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    82.011    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         82.011    
                         arrival time                         -15.530    
  -------------------------------------------------------------------
                         slack                                 66.481    

Slack (MET) :             66.492ns  (required time - arrival time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0 rise@83.333ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.374ns  (logic 0.580ns (3.542%)  route 15.794ns (96.458%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 81.935 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         1.632    -0.908    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X63Y93         FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.452 f  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=130, routed)        15.453    15.001    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X81Y72         LUT3 (Prop_lut3_I1_O)        0.124    15.125 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_29/O
                         net (fo=1, routed)           0.341    15.467    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_15
    RAMB36_X3Y14         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         1.623    81.935    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.559    82.495    
                         clock uncertainty           -0.176    82.318    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.958    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.958    
                         arrival time                         -15.467    
  -------------------------------------------------------------------
                         slack                                 66.492    

Slack (MET) :             66.618ns  (required time - arrival time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0 rise@83.333ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.297ns  (logic 0.580ns (3.559%)  route 15.717ns (96.441%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.270ns = ( 82.063 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         1.632    -0.908    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X63Y93         FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.452 f  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=130, routed)        15.376    14.924    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X72Y182        LUT3 (Prop_lut3_I1_O)        0.124    15.048 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_gate_247/O
                         net (fo=1, routed)           0.341    15.390    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_sig_124
    RAMB36_X2Y36         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         1.750    82.063    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y36         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.544    
                         clock uncertainty           -0.176    82.367    
    RAMB36_X2Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    82.007    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         82.007    
                         arrival time                         -15.390    
  -------------------------------------------------------------------
                         slack                                 66.618    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/cuenta_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/cuenta_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.426%)  route 0.176ns (48.574%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         0.568    -0.596    audio/FSMDMIC/CLK
    SLICE_X71Y96         FDCE                                         r  audio/FSMDMIC/cuenta_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  audio/FSMDMIC/cuenta_reg_reg[3]/Q
                         net (fo=13, routed)          0.176    -0.280    audio/FSMDMIC/cuenta_reg[3]
    SLICE_X70Y94         LUT6 (Prop_lut6_I3_O)        0.045    -0.235 r  audio/FSMDMIC/cuenta_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    audio/FSMDMIC/sel0[6]
    SLICE_X70Y94         FDCE                                         r  audio/FSMDMIC/cuenta_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         0.840    -0.833    audio/FSMDMIC/CLK
    SLICE_X70Y94         FDCE                                         r  audio/FSMDMIC/cuenta_reg_reg[6]/C
                         clock pessimism              0.253    -0.580    
                         clock uncertainty            0.176    -0.404    
    SLICE_X70Y94         FDCE (Hold_fdce_C_D)         0.121    -0.283    audio/FSMDMIC/cuenta_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 audio/GeneradorDePulsos/r_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/GeneradorDePulsos/r_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.016%)  route 0.158ns (45.984%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         0.565    -0.599    audio/GeneradorDePulsos/CLK
    SLICE_X61Y92         FDCE                                         r  audio/GeneradorDePulsos/r_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y92         FDCE (Prop_fdce_C_Q)         0.141    -0.458 f  audio/GeneradorDePulsos/r_reg_reg[5]/Q
                         net (fo=10, routed)          0.158    -0.300    audio/GeneradorDePulsos/Q[5]
    SLICE_X61Y91         LUT6 (Prop_lut6_I1_O)        0.045    -0.255 r  audio/GeneradorDePulsos/r_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.255    audio/GeneradorDePulsos/r_next[3]
    SLICE_X61Y91         FDCE                                         r  audio/GeneradorDePulsos/r_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         0.836    -0.837    audio/GeneradorDePulsos/CLK
    SLICE_X61Y91         FDCE                                         r  audio/GeneradorDePulsos/r_reg_reg[3]/C
                         clock pessimism              0.254    -0.583    
                         clock uncertainty            0.176    -0.407    
    SLICE_X61Y91         FDCE (Hold_fdce_C_D)         0.092    -0.315    audio/GeneradorDePulsos/r_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 audio/GeneradorDePulsos/r_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/GeneradorDePulsos/r_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         0.565    -0.599    audio/GeneradorDePulsos/CLK
    SLICE_X61Y91         FDCE                                         r  audio/GeneradorDePulsos/r_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  audio/GeneradorDePulsos/r_reg_reg[0]/Q
                         net (fo=11, routed)          0.168    -0.290    audio/GeneradorDePulsos/Q[0]
    SLICE_X61Y91         LUT2 (Prop_lut2_I1_O)        0.042    -0.248 r  audio/GeneradorDePulsos/r_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    audio/GeneradorDePulsos/r_next[1]
    SLICE_X61Y91         FDCE                                         r  audio/GeneradorDePulsos/r_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         0.836    -0.837    audio/GeneradorDePulsos/CLK
    SLICE_X61Y91         FDCE                                         r  audio/GeneradorDePulsos/r_reg_reg[1]/C
                         clock pessimism              0.238    -0.599    
                         clock uncertainty            0.176    -0.423    
    SLICE_X61Y91         FDCE (Hold_fdce_C_D)         0.107    -0.316    audio/GeneradorDePulsos/r_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/cuenta_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         0.568    -0.596    audio/FSMDMIC/CLK
    SLICE_X70Y94         FDCE                                         r  audio/FSMDMIC/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y94         FDCE (Prop_fdce_C_Q)         0.164    -0.432 r  audio/FSMDMIC/cuenta_reg_reg[0]/Q
                         net (fo=15, routed)          0.175    -0.257    audio/FSMDMIC/cuenta_reg[0]
    SLICE_X70Y94         LUT4 (Prop_lut4_I2_O)        0.043    -0.214 r  audio/FSMDMIC/cuenta_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    audio/FSMDMIC/sel0[2]
    SLICE_X70Y94         FDCE                                         r  audio/FSMDMIC/cuenta_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         0.840    -0.833    audio/FSMDMIC/CLK
    SLICE_X70Y94         FDCE                                         r  audio/FSMDMIC/cuenta_reg_reg[2]/C
                         clock pessimism              0.237    -0.596    
                         clock uncertainty            0.176    -0.420    
    SLICE_X70Y94         FDCE (Hold_fdce_C_D)         0.131    -0.289    audio/FSMDMIC/cuenta_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/dato2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/dato2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.189ns (50.362%)  route 0.186ns (49.638%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         0.568    -0.596    audio/FSMDMIC/CLK
    SLICE_X64Y96         FDCE                                         r  audio/FSMDMIC/dato2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  audio/FSMDMIC/dato2_reg[0]/Q
                         net (fo=8, routed)           0.186    -0.269    audio/FSMDMIC/dato2[0]
    SLICE_X65Y97         LUT5 (Prop_lut5_I2_O)        0.048    -0.221 r  audio/FSMDMIC/dato2[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    audio/FSMDMIC/next_dato2[3]
    SLICE_X65Y97         FDCE                                         r  audio/FSMDMIC/dato2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         0.841    -0.832    audio/FSMDMIC/CLK
    SLICE_X65Y97         FDCE                                         r  audio/FSMDMIC/dato2_reg[3]/C
                         clock pessimism              0.253    -0.579    
                         clock uncertainty            0.176    -0.403    
    SLICE_X65Y97         FDCE (Hold_fdce_C_D)         0.107    -0.296    audio/FSMDMIC/dato2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/dato1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/dato1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.227ns (59.386%)  route 0.155ns (40.614%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         0.568    -0.596    audio/FSMDMIC/CLK
    SLICE_X68Y96         FDCE                                         r  audio/FSMDMIC/dato1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y96         FDCE (Prop_fdce_C_Q)         0.128    -0.468 r  audio/FSMDMIC/dato1_reg[1]/Q
                         net (fo=7, routed)           0.155    -0.313    audio/FSMDMIC/dato1[1]
    SLICE_X67Y96         LUT6 (Prop_lut6_I2_O)        0.099    -0.214 r  audio/FSMDMIC/dato1[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    audio/FSMDMIC/next_dato1[4]
    SLICE_X67Y96         FDCE                                         r  audio/FSMDMIC/dato1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         0.840    -0.833    audio/FSMDMIC/CLK
    SLICE_X67Y96         FDCE                                         r  audio/FSMDMIC/dato1_reg[4]/C
                         clock pessimism              0.275    -0.558    
                         clock uncertainty            0.176    -0.382    
    SLICE_X67Y96         FDCE (Hold_fdce_C_D)         0.092    -0.290    audio/FSMDMIC/dato1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/dato2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/dato2_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.227ns (61.894%)  route 0.140ns (38.106%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         0.568    -0.596    audio/FSMDMIC/CLK
    SLICE_X64Y96         FDCE                                         r  audio/FSMDMIC/dato2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y96         FDCE (Prop_fdce_C_Q)         0.128    -0.468 r  audio/FSMDMIC/dato2_reg[1]/Q
                         net (fo=7, routed)           0.140    -0.329    audio/FSMDMIC/dato2[1]
    SLICE_X65Y97         LUT6 (Prop_lut6_I2_O)        0.099    -0.230 r  audio/FSMDMIC/dato2[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    audio/FSMDMIC/next_dato2[4]
    SLICE_X65Y97         FDCE                                         r  audio/FSMDMIC/dato2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         0.841    -0.832    audio/FSMDMIC/CLK
    SLICE_X65Y97         FDCE                                         r  audio/FSMDMIC/dato2_reg[4]/C
                         clock pessimism              0.253    -0.579    
                         clock uncertainty            0.176    -0.403    
    SLICE_X65Y97         FDCE (Hold_fdce_C_D)         0.092    -0.311    audio/FSMDMIC/dato2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/dato2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/dato2_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.764%)  route 0.185ns (50.236%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         0.569    -0.595    audio/FSMDMIC/CLK
    SLICE_X68Y97         FDCE                                         r  audio/FSMDMIC/dato2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  audio/FSMDMIC/dato2_reg[6]/Q
                         net (fo=3, routed)           0.185    -0.270    audio/FSMDMIC/dato2[6]
    SLICE_X68Y97         LUT4 (Prop_lut4_I0_O)        0.042    -0.228 r  audio/FSMDMIC/dato2[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.228    audio/FSMDMIC/next_dato2[7]
    SLICE_X68Y97         FDCE                                         r  audio/FSMDMIC/dato2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         0.841    -0.832    audio/FSMDMIC/CLK
    SLICE_X68Y97         FDCE                                         r  audio/FSMDMIC/dato2_reg[7]/C
                         clock pessimism              0.237    -0.595    
                         clock uncertainty            0.176    -0.419    
    SLICE_X68Y97         FDCE (Hold_fdce_C_D)         0.107    -0.312    audio/FSMDMIC/dato2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/dato1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/dato1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         0.568    -0.596    audio/FSMDMIC/CLK
    SLICE_X69Y96         FDCE                                         r  audio/FSMDMIC/dato1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  audio/FSMDMIC/dato1_reg[5]/Q
                         net (fo=3, routed)           0.168    -0.287    audio/FSMDMIC/dato1[5]
    SLICE_X69Y96         LUT3 (Prop_lut3_I2_O)        0.045    -0.242 r  audio/FSMDMIC/dato1[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    audio/FSMDMIC/next_dato1[5]
    SLICE_X69Y96         FDCE                                         r  audio/FSMDMIC/dato1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         0.840    -0.833    audio/FSMDMIC/CLK
    SLICE_X69Y96         FDCE                                         r  audio/FSMDMIC/dato1_reg[5]/C
                         clock pessimism              0.237    -0.596    
                         clock uncertainty            0.176    -0.420    
    SLICE_X69Y96         FDCE (Hold_fdce_C_D)         0.091    -0.329    audio/FSMDMIC/dato1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 audio/GeneradorDePulsos/r_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/GeneradorDePulsos/r_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         0.565    -0.599    audio/GeneradorDePulsos/CLK
    SLICE_X61Y91         FDCE                                         r  audio/GeneradorDePulsos/r_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.458 f  audio/GeneradorDePulsos/r_reg_reg[0]/Q
                         net (fo=11, routed)          0.168    -0.290    audio/GeneradorDePulsos/Q[0]
    SLICE_X61Y91         LUT1 (Prop_lut1_I0_O)        0.045    -0.245 r  audio/GeneradorDePulsos/r_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    audio/GeneradorDePulsos/r_next[0]
    SLICE_X61Y91         FDCE                                         r  audio/GeneradorDePulsos/r_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         0.836    -0.837    audio/GeneradorDePulsos/CLK
    SLICE_X61Y91         FDCE                                         r  audio/GeneradorDePulsos/r_reg_reg[0]/C
                         clock pessimism              0.238    -0.599    
                         clock uncertainty            0.176    -0.423    
    SLICE_X61Y91         FDCE (Hold_fdce_C_D)         0.091    -0.332    audio/GeneradorDePulsos/r_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.087    





---------------------------------------------------------------------------------------------------
From Clock:  clk12_clk_wiz_0
  To Clock:  clk12_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       65.403ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             65.403ns  (required time - arrival time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0_1 rise@83.333ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.479ns  (logic 0.580ns (3.318%)  route 16.899ns (96.682%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 81.950 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         1.632    -0.908    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X63Y93         FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.452 f  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=130, routed)        16.557    16.106    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X81Y57         LUT3 (Prop_lut3_I1_O)        0.124    16.230 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_gate_255/O
                         net (fo=1, routed)           0.341    16.571    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_sig_128
    RAMB36_X3Y11         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         1.638    81.950    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.559    82.510    
                         clock uncertainty           -0.176    82.333    
    RAMB36_X3Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.973    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.973    
                         arrival time                         -16.571    
  -------------------------------------------------------------------
                         slack                                 65.403    

Slack (MET) :             65.490ns  (required time - arrival time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0_1 rise@83.333ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.393ns  (logic 0.580ns (3.335%)  route 16.813ns (96.665%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 81.952 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         1.632    -0.908    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X63Y93         FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.452 f  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=130, routed)        16.472    16.020    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X81Y52         LUT3 (Prop_lut3_I1_O)        0.124    16.144 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_253/O
                         net (fo=1, routed)           0.341    16.485    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_127
    RAMB36_X3Y10         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         1.640    81.952    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.559    82.512    
                         clock uncertainty           -0.176    82.335    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.975    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.975    
                         arrival time                         -16.485    
  -------------------------------------------------------------------
                         slack                                 65.490    

Slack (MET) :             65.909ns  (required time - arrival time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0_1 rise@83.333ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.963ns  (logic 0.580ns (3.419%)  route 16.383ns (96.581%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 81.941 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         1.632    -0.908    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X63Y93         FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.452 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=130, routed)        16.042    15.590    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X81Y67         LUT3 (Prop_lut3_I1_O)        0.124    15.714 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_gate_183/O
                         net (fo=1, routed)           0.341    16.056    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_sig_92
    RAMB36_X3Y13         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         1.629    81.941    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.559    82.501    
                         clock uncertainty           -0.176    82.324    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.964    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.964    
                         arrival time                         -16.056    
  -------------------------------------------------------------------
                         slack                                 65.909    

Slack (MET) :             65.989ns  (required time - arrival time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0_1 rise@83.333ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.890ns  (logic 0.580ns (3.434%)  route 16.310ns (96.566%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 81.947 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         1.632    -0.908    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X63Y93         FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.452 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=130, routed)        15.968    15.516    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X81Y62         LUT3 (Prop_lut3_I1_O)        0.124    15.640 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_181/O
                         net (fo=1, routed)           0.341    15.982    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_91
    RAMB36_X3Y12         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         1.635    81.947    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.559    82.507    
                         clock uncertainty           -0.176    82.330    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.970    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.970    
                         arrival time                         -15.982    
  -------------------------------------------------------------------
                         slack                                 65.989    

Slack (MET) :             66.090ns  (required time - arrival time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0_1 rise@83.333ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.830ns  (logic 0.580ns (3.446%)  route 16.250ns (96.554%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.264ns = ( 82.069 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         1.632    -0.908    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X63Y93         FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.452 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=130, routed)        15.182    14.730    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X72Y182        LUT3 (Prop_lut3_I1_O)        0.124    14.854 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_gate_203/O
                         net (fo=1, routed)           1.069    15.923    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_sig_102
    RAMB36_X2Y38         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         1.756    82.069    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y38         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.550    
                         clock uncertainty           -0.176    82.373    
    RAMB36_X2Y38         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    82.013    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         82.013    
                         arrival time                         -15.923    
  -------------------------------------------------------------------
                         slack                                 66.090    

Slack (MET) :             66.415ns  (required time - arrival time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0_1 rise@83.333ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.455ns  (logic 0.580ns (3.525%)  route 15.875ns (96.475%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.315ns = ( 82.018 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         1.632    -0.908    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X63Y93         FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.452 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=130, routed)        14.947    14.496    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X62Y182        LUT3 (Prop_lut3_I1_O)        0.124    14.620 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_gate_79/O
                         net (fo=1, routed)           0.927    15.547    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_sig_40
    RAMB36_X1Y38         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         1.705    82.018    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y38         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.499    
                         clock uncertainty           -0.176    82.322    
    RAMB36_X1Y38         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.962    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.962    
                         arrival time                         -15.547    
  -------------------------------------------------------------------
                         slack                                 66.415    

Slack (MET) :             66.454ns  (required time - arrival time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0_1 rise@83.333ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.418ns  (logic 0.580ns (3.533%)  route 15.838ns (96.467%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 81.941 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         1.632    -0.908    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X63Y93         FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.452 f  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=130, routed)        15.497    15.045    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X81Y77         LUT3 (Prop_lut3_I1_O)        0.124    15.169 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_gate_31/O
                         net (fo=1, routed)           0.341    15.511    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_sig_16
    RAMB36_X3Y15         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         1.629    81.941    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.559    82.501    
                         clock uncertainty           -0.176    82.324    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.964    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.964    
                         arrival time                         -15.511    
  -------------------------------------------------------------------
                         slack                                 66.454    

Slack (MET) :             66.481ns  (required time - arrival time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0_1 rise@83.333ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.438ns  (logic 0.580ns (3.528%)  route 15.858ns (96.472%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 82.067 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         1.632    -0.908    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X63Y93         FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.452 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=130, routed)        15.179    14.727    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X72Y182        LUT3 (Prop_lut3_I1_O)        0.124    14.851 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_201/O
                         net (fo=1, routed)           0.679    15.530    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_101
    RAMB36_X2Y37         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         1.754    82.067    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y37         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.548    
                         clock uncertainty           -0.176    82.371    
    RAMB36_X2Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    82.011    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         82.011    
                         arrival time                         -15.530    
  -------------------------------------------------------------------
                         slack                                 66.481    

Slack (MET) :             66.492ns  (required time - arrival time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0_1 rise@83.333ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.374ns  (logic 0.580ns (3.542%)  route 15.794ns (96.458%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 81.935 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         1.632    -0.908    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X63Y93         FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.452 f  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=130, routed)        15.453    15.001    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X81Y72         LUT3 (Prop_lut3_I1_O)        0.124    15.125 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_29/O
                         net (fo=1, routed)           0.341    15.467    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_15
    RAMB36_X3Y14         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         1.623    81.935    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.559    82.495    
                         clock uncertainty           -0.176    82.318    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.958    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.958    
                         arrival time                         -15.467    
  -------------------------------------------------------------------
                         slack                                 66.492    

Slack (MET) :             66.618ns  (required time - arrival time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0_1 rise@83.333ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.297ns  (logic 0.580ns (3.559%)  route 15.717ns (96.441%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.270ns = ( 82.063 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         1.632    -0.908    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X63Y93         FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.452 f  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=130, routed)        15.376    14.924    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X72Y182        LUT3 (Prop_lut3_I1_O)        0.124    15.048 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_gate_247/O
                         net (fo=1, routed)           0.341    15.390    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_sig_124
    RAMB36_X2Y36         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         1.750    82.063    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y36         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.544    
                         clock uncertainty           -0.176    82.367    
    RAMB36_X2Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    82.007    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         82.007    
                         arrival time                         -15.390    
  -------------------------------------------------------------------
                         slack                                 66.618    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/cuenta_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/cuenta_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0_1 rise@0.000ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.426%)  route 0.176ns (48.574%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         0.568    -0.596    audio/FSMDMIC/CLK
    SLICE_X71Y96         FDCE                                         r  audio/FSMDMIC/cuenta_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  audio/FSMDMIC/cuenta_reg_reg[3]/Q
                         net (fo=13, routed)          0.176    -0.280    audio/FSMDMIC/cuenta_reg[3]
    SLICE_X70Y94         LUT6 (Prop_lut6_I3_O)        0.045    -0.235 r  audio/FSMDMIC/cuenta_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    audio/FSMDMIC/sel0[6]
    SLICE_X70Y94         FDCE                                         r  audio/FSMDMIC/cuenta_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         0.840    -0.833    audio/FSMDMIC/CLK
    SLICE_X70Y94         FDCE                                         r  audio/FSMDMIC/cuenta_reg_reg[6]/C
                         clock pessimism              0.253    -0.580    
                         clock uncertainty            0.176    -0.404    
    SLICE_X70Y94         FDCE (Hold_fdce_C_D)         0.121    -0.283    audio/FSMDMIC/cuenta_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 audio/GeneradorDePulsos/r_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/GeneradorDePulsos/r_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0_1 rise@0.000ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.016%)  route 0.158ns (45.984%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         0.565    -0.599    audio/GeneradorDePulsos/CLK
    SLICE_X61Y92         FDCE                                         r  audio/GeneradorDePulsos/r_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y92         FDCE (Prop_fdce_C_Q)         0.141    -0.458 f  audio/GeneradorDePulsos/r_reg_reg[5]/Q
                         net (fo=10, routed)          0.158    -0.300    audio/GeneradorDePulsos/Q[5]
    SLICE_X61Y91         LUT6 (Prop_lut6_I1_O)        0.045    -0.255 r  audio/GeneradorDePulsos/r_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.255    audio/GeneradorDePulsos/r_next[3]
    SLICE_X61Y91         FDCE                                         r  audio/GeneradorDePulsos/r_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         0.836    -0.837    audio/GeneradorDePulsos/CLK
    SLICE_X61Y91         FDCE                                         r  audio/GeneradorDePulsos/r_reg_reg[3]/C
                         clock pessimism              0.254    -0.583    
                         clock uncertainty            0.176    -0.407    
    SLICE_X61Y91         FDCE (Hold_fdce_C_D)         0.092    -0.315    audio/GeneradorDePulsos/r_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 audio/GeneradorDePulsos/r_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/GeneradorDePulsos/r_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0_1 rise@0.000ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         0.565    -0.599    audio/GeneradorDePulsos/CLK
    SLICE_X61Y91         FDCE                                         r  audio/GeneradorDePulsos/r_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  audio/GeneradorDePulsos/r_reg_reg[0]/Q
                         net (fo=11, routed)          0.168    -0.290    audio/GeneradorDePulsos/Q[0]
    SLICE_X61Y91         LUT2 (Prop_lut2_I1_O)        0.042    -0.248 r  audio/GeneradorDePulsos/r_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    audio/GeneradorDePulsos/r_next[1]
    SLICE_X61Y91         FDCE                                         r  audio/GeneradorDePulsos/r_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         0.836    -0.837    audio/GeneradorDePulsos/CLK
    SLICE_X61Y91         FDCE                                         r  audio/GeneradorDePulsos/r_reg_reg[1]/C
                         clock pessimism              0.238    -0.599    
                         clock uncertainty            0.176    -0.423    
    SLICE_X61Y91         FDCE (Hold_fdce_C_D)         0.107    -0.316    audio/GeneradorDePulsos/r_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/cuenta_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0_1 rise@0.000ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         0.568    -0.596    audio/FSMDMIC/CLK
    SLICE_X70Y94         FDCE                                         r  audio/FSMDMIC/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y94         FDCE (Prop_fdce_C_Q)         0.164    -0.432 r  audio/FSMDMIC/cuenta_reg_reg[0]/Q
                         net (fo=15, routed)          0.175    -0.257    audio/FSMDMIC/cuenta_reg[0]
    SLICE_X70Y94         LUT4 (Prop_lut4_I2_O)        0.043    -0.214 r  audio/FSMDMIC/cuenta_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    audio/FSMDMIC/sel0[2]
    SLICE_X70Y94         FDCE                                         r  audio/FSMDMIC/cuenta_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         0.840    -0.833    audio/FSMDMIC/CLK
    SLICE_X70Y94         FDCE                                         r  audio/FSMDMIC/cuenta_reg_reg[2]/C
                         clock pessimism              0.237    -0.596    
                         clock uncertainty            0.176    -0.420    
    SLICE_X70Y94         FDCE (Hold_fdce_C_D)         0.131    -0.289    audio/FSMDMIC/cuenta_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/dato2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/dato2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0_1 rise@0.000ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.189ns (50.362%)  route 0.186ns (49.638%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         0.568    -0.596    audio/FSMDMIC/CLK
    SLICE_X64Y96         FDCE                                         r  audio/FSMDMIC/dato2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  audio/FSMDMIC/dato2_reg[0]/Q
                         net (fo=8, routed)           0.186    -0.269    audio/FSMDMIC/dato2[0]
    SLICE_X65Y97         LUT5 (Prop_lut5_I2_O)        0.048    -0.221 r  audio/FSMDMIC/dato2[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    audio/FSMDMIC/next_dato2[3]
    SLICE_X65Y97         FDCE                                         r  audio/FSMDMIC/dato2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         0.841    -0.832    audio/FSMDMIC/CLK
    SLICE_X65Y97         FDCE                                         r  audio/FSMDMIC/dato2_reg[3]/C
                         clock pessimism              0.253    -0.579    
                         clock uncertainty            0.176    -0.403    
    SLICE_X65Y97         FDCE (Hold_fdce_C_D)         0.107    -0.296    audio/FSMDMIC/dato2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/dato1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/dato1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0_1 rise@0.000ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.227ns (59.386%)  route 0.155ns (40.614%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         0.568    -0.596    audio/FSMDMIC/CLK
    SLICE_X68Y96         FDCE                                         r  audio/FSMDMIC/dato1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y96         FDCE (Prop_fdce_C_Q)         0.128    -0.468 r  audio/FSMDMIC/dato1_reg[1]/Q
                         net (fo=7, routed)           0.155    -0.313    audio/FSMDMIC/dato1[1]
    SLICE_X67Y96         LUT6 (Prop_lut6_I2_O)        0.099    -0.214 r  audio/FSMDMIC/dato1[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    audio/FSMDMIC/next_dato1[4]
    SLICE_X67Y96         FDCE                                         r  audio/FSMDMIC/dato1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         0.840    -0.833    audio/FSMDMIC/CLK
    SLICE_X67Y96         FDCE                                         r  audio/FSMDMIC/dato1_reg[4]/C
                         clock pessimism              0.275    -0.558    
                         clock uncertainty            0.176    -0.382    
    SLICE_X67Y96         FDCE (Hold_fdce_C_D)         0.092    -0.290    audio/FSMDMIC/dato1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/dato2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/dato2_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0_1 rise@0.000ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.227ns (61.894%)  route 0.140ns (38.106%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         0.568    -0.596    audio/FSMDMIC/CLK
    SLICE_X64Y96         FDCE                                         r  audio/FSMDMIC/dato2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y96         FDCE (Prop_fdce_C_Q)         0.128    -0.468 r  audio/FSMDMIC/dato2_reg[1]/Q
                         net (fo=7, routed)           0.140    -0.329    audio/FSMDMIC/dato2[1]
    SLICE_X65Y97         LUT6 (Prop_lut6_I2_O)        0.099    -0.230 r  audio/FSMDMIC/dato2[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    audio/FSMDMIC/next_dato2[4]
    SLICE_X65Y97         FDCE                                         r  audio/FSMDMIC/dato2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         0.841    -0.832    audio/FSMDMIC/CLK
    SLICE_X65Y97         FDCE                                         r  audio/FSMDMIC/dato2_reg[4]/C
                         clock pessimism              0.253    -0.579    
                         clock uncertainty            0.176    -0.403    
    SLICE_X65Y97         FDCE (Hold_fdce_C_D)         0.092    -0.311    audio/FSMDMIC/dato2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/dato2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/dato2_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0_1 rise@0.000ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.764%)  route 0.185ns (50.236%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         0.569    -0.595    audio/FSMDMIC/CLK
    SLICE_X68Y97         FDCE                                         r  audio/FSMDMIC/dato2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  audio/FSMDMIC/dato2_reg[6]/Q
                         net (fo=3, routed)           0.185    -0.270    audio/FSMDMIC/dato2[6]
    SLICE_X68Y97         LUT4 (Prop_lut4_I0_O)        0.042    -0.228 r  audio/FSMDMIC/dato2[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.228    audio/FSMDMIC/next_dato2[7]
    SLICE_X68Y97         FDCE                                         r  audio/FSMDMIC/dato2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         0.841    -0.832    audio/FSMDMIC/CLK
    SLICE_X68Y97         FDCE                                         r  audio/FSMDMIC/dato2_reg[7]/C
                         clock pessimism              0.237    -0.595    
                         clock uncertainty            0.176    -0.419    
    SLICE_X68Y97         FDCE (Hold_fdce_C_D)         0.107    -0.312    audio/FSMDMIC/dato2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/dato1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/dato1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0_1 rise@0.000ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         0.568    -0.596    audio/FSMDMIC/CLK
    SLICE_X69Y96         FDCE                                         r  audio/FSMDMIC/dato1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  audio/FSMDMIC/dato1_reg[5]/Q
                         net (fo=3, routed)           0.168    -0.287    audio/FSMDMIC/dato1[5]
    SLICE_X69Y96         LUT3 (Prop_lut3_I2_O)        0.045    -0.242 r  audio/FSMDMIC/dato1[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    audio/FSMDMIC/next_dato1[5]
    SLICE_X69Y96         FDCE                                         r  audio/FSMDMIC/dato1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         0.840    -0.833    audio/FSMDMIC/CLK
    SLICE_X69Y96         FDCE                                         r  audio/FSMDMIC/dato1_reg[5]/C
                         clock pessimism              0.237    -0.596    
                         clock uncertainty            0.176    -0.420    
    SLICE_X69Y96         FDCE (Hold_fdce_C_D)         0.091    -0.329    audio/FSMDMIC/dato1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 audio/GeneradorDePulsos/r_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/GeneradorDePulsos/r_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0_1 rise@0.000ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         0.565    -0.599    audio/GeneradorDePulsos/CLK
    SLICE_X61Y91         FDCE                                         r  audio/GeneradorDePulsos/r_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.458 f  audio/GeneradorDePulsos/r_reg_reg[0]/Q
                         net (fo=11, routed)          0.168    -0.290    audio/GeneradorDePulsos/Q[0]
    SLICE_X61Y91         LUT1 (Prop_lut1_I0_O)        0.045    -0.245 r  audio/GeneradorDePulsos/r_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    audio/GeneradorDePulsos/r_next[0]
    SLICE_X61Y91         FDCE                                         r  audio/GeneradorDePulsos/r_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=354, routed)         0.836    -0.837    audio/GeneradorDePulsos/CLK
    SLICE_X61Y91         FDCE                                         r  audio/GeneradorDePulsos/r_reg_reg[0]/C
                         clock pessimism              0.238    -0.599    
                         clock uncertainty            0.176    -0.423    
    SLICE_X61Y91         FDCE (Hold_fdce_C_D)         0.091    -0.332    audio/GeneradorDePulsos/r_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.087    





