; CondTest_a offset 0
; CondTest_b offset 4
; CondTest_c offset 8
; CondTest_d offset 12
; CondTest_e offset 16
; CondTest_f offset 20
; CondTest_g offset 24
CondTest__module_init_: code offset: 0
0	SUB SP, SP, #4
1	STW LR, SP, #0
2	LDW R0, GB, #0
3	LDW R1, GB, #4
4	CMP R0, R1
5	BLE 8
6	MOV R0, #100
7	STW R0, GB, #8
8	LDW R0, GB, #8
9	LDW R1, GB, #12
10	CMP R0, R1
11	BGT 16
12	LDW R0, GB, #16
13	LDW R1, GB, #20
14	CMP R0, R1
15	BLE 18
16	MOV R0, #200
17	STW R0, GB, #24
18	LDW R0, GB, #20
19	LDW R1, GB, #24
20	CMP R0, R1
21	BLE 28
22	LDW R0, GB, #24
23	LDW R1, GB, #0
24	CMP R0, R1
25	BLE 28
26	MOV R0, #300
27	STW R0, GB, #4
28	LDW R0, GB, #0
29	LDW R1, GB, #4
30	CMP R0, R1
31	BGT 40
32	LDW R0, GB, #8
33	LDW R1, GB, #12
34	CMP R0, R1
35	BGT 40
36	LDW R0, GB, #16
37	LDW R1, GB, #20
38	CMP R0, R1
39	BLE 52
40	LDW R0, GB, #0
41	CMP R0, #10
42	BLT 49
43	LDW R0, GB, #4
44	CMP R0, #20
45	BLT 49
46	LDW R0, GB, #8
47	CMP R0, #30
48	BGE 52
49	MOV R0, #400
50	STW R0, GB, #8
51	B 78
52	LDW R0, GB, #0
53	LDW R1, GB, #4
54	CMP R0, R1
55	BLE 64
56	LDW R0, GB, #8
57	LDW R1, GB, #12
58	CMP R0, R1
59	BLE 64
60	LDW R0, GB, #16
61	LDW R1, GB, #20
62	CMP R0, R1
63	BGT 73
64	LDW R0, GB, #0
65	CMP R0, #10
66	BGE 76
67	LDW R0, GB, #4
68	CMP R0, #20
69	BGE 76
70	LDW R0, GB, #8
71	CMP R0, #30
72	BGE 76
73	MOV R0, #500
74	STW R0, GB, #8
75	B 78
76	MOV R0, #600
77	STW R0, GB, #8
78	MOV R0, #999
79	STW R0, GB, #0
80	MOV R0, #1000
81	STW R0, GB, #0
82	LDW LR, SP, #0
83	ADD SP, SP, #4
84	B LR
__start__:
10000	BL 0 (CondTest__module_init_)
10001	HALT
