@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\sdram_interface.v":157:0:157:5|Removing sequential instance dread_cl[0] of view:PrimLib.dffe(prim) in hierarchy view:work.sdram_interface(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\sdram_interface.v":157:0:157:5|Removing sequential instance dread_cl_3[0] of view:PrimLib.dffe(prim) in hierarchy view:work.sdram_interface(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\sdram_interface.v":157:0:157:5|Removing sequential instance dread_cl_4[0] of view:PrimLib.dffe(prim) in hierarchy view:work.sdram_interface(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\sdram_interface.v":157:0:157:5|Removing sequential instance dread_cl_5[0] of view:PrimLib.dffe(prim) in hierarchy view:work.sdram_interface(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\sdram_interface.v":157:0:157:5|Removing sequential instance dread_cl_6[0] of view:PrimLib.dffe(prim) in hierarchy view:work.sdram_interface(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\sdram_interface.v":157:0:157:5|Removing sequential instance dread_cl_8[0] of view:PrimLib.dffe(prim) in hierarchy view:work.sdram_interface(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\sdram_interface.v":157:0:157:5|Removing sequential instance dread_cl_9[0] of view:PrimLib.dffe(prim) in hierarchy view:work.sdram_interface(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\sdram_interface.v":157:0:157:5|Removing sequential instance dread_cl_10[0] of view:PrimLib.dffe(prim) in hierarchy view:work.sdram_interface(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\sdram_interface.v":157:0:157:5|Removing sequential instance dread_cl_11[0] of view:PrimLib.dffe(prim) in hierarchy view:work.sdram_interface(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\sdram_interface.v":157:0:157:5|Removing sequential instance dread_cl_12[0] of view:PrimLib.dffe(prim) in hierarchy view:work.sdram_interface(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\sdram_interface.v":157:0:157:5|Removing sequential instance dread_cl_13[0] of view:PrimLib.dffe(prim) in hierarchy view:work.sdram_interface(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\sdram_interface.v":157:0:157:5|Removing sequential instance dread_cl_14[0] of view:PrimLib.dffe(prim) in hierarchy view:work.sdram_interface(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\spi_mode_config.v":832:4:832:9|Removing sequential instance mem_enable_b of view:PrimLib.dffre(prim) in hierarchy view:work.spi_mode_config(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\spi_mode_config.v":103:4:103:9|Removing sequential instance mem_enable_a of view:PrimLib.dffr(prim) in hierarchy view:work.spi_mode_config(verilog) because there are no references to its outputs 
@N: MF238 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\clock_div_1mhz_10hz.v":31:19:31:28|Found 17-bit incrementor, 'un5_counter[16:0]'
@N: MF238 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\sdram_interface.v":224:22:224:37|Found 4-bit incrementor, 'un8_write_counter[3:0]'
@N: MF238 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\sdram_interface.v":509:21:509:32|Found 24-bit incrementor, 'ts_delay_1[23:0]'
@N: MF238 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\sdram_interface.v":456:25:456:39|Found 4-bit incrementor, 'un4_init_counter_1[3:0]'
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\spi_master.v":90:2:90:7|Removing sequential instance data_out_q[0] of view:PrimLib.dffr(prim) in hierarchy view:work.spi_master(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\spi_master.v":90:2:90:7|Removing sequential instance data_out_q[1] of view:PrimLib.dffr(prim) in hierarchy view:work.spi_master(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\spi_master.v":90:2:90:7|Removing sequential instance data_out_q[2] of view:PrimLib.dffr(prim) in hierarchy view:work.spi_master(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\spi_master.v":90:2:90:7|Removing sequential instance data_out_q[3] of view:PrimLib.dffr(prim) in hierarchy view:work.spi_master(verilog) because there are no references to its outputs 
@N: FP130 |Promoting Net reset_pulse_0_CLK_OUT_48MHZ on CLKINT  reset_pulse_0.CLK_OUT_48MHZ_inferred_clock 
@N: FP130 |Promoting Net clock_div_1MHZ_10HZ_0_CLK_10HZ_OUT on CLKINT  clock_div_1MHZ_10HZ_0.clk_out_inferred_clock 
@N: FP130 |Promoting Net spi_master_0.state_q_89 on CLKINT  spi_master_0.state_q_inferred_clock[0] 
@N: FP130 |Promoting Net memory_controller_0_NEXT_WRITE on CLKINT  memory_controller_0.next_write_inferred_clock 
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.
@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.
@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack
