;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	ADD 240, 60
	MOV -4, <-20
	ADD -10, 9
	SUB #0, -40
	SUB #0, -40
	JMN <121, 103
	SUB @125, 106
	MOV -1, <-25
	SUB 1, <-1
	MOV -4, <-20
	DJN -1, @-20
	ADD -1, <-20
	ADD 210, 31
	MOV -4, <-20
	DJN -1, @-20
	ADD #-1, <-7
	MOV -1, <-25
	JMP 121, 112
	SLT #-1, <-7
	SPL <121, 103
	SPL <-127, 100
	SUB @121, 103
	SUB @124, 106
	SLT <0, @2
	SUB @121, 103
	SUB 121, 0
	SLT -1, <-22
	SLT -1, <-22
	CMP #12, @70
	ADD 210, 60
	ADD 210, 60
	SUB @0, @2
	DAT #121, #112
	DAT #121, #112
	MOV -4, <-20
	ADD 210, 32
	JMN <121, 103
	SUB @125, 106
	MOV -4, <-20
	SPL 0, <-2
	SPL -100, -600
	CMP -207, <-120
	MOV -1, <-20
	CMP -207, <-120
	CMP -207, <-120
	MOV -1, <-20
	MOV -1, <-20
