

================================================================
== Vivado HLS Report for 'erase'
================================================================
* Date:           Thu May 23 17:56:49 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        lr_standaloneHLS
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flvb2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.910|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1  |    ?|    ?|        20|          -|          -|     ?|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 28
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond)
3 --> 
	4  / (tmp_67)
	9  / (!tmp_67)
4 --> 
	5  / (tmp_76)
	9  / (!tmp_76)
5 --> 
	6  / (tmp_85)
	9  / (!tmp_85)
6 --> 
	7  / (tmp_1)
	9  / (!tmp_1)
7 --> 
	8  / (!tmp_i)
	9  / (tmp_i)
8 --> 
	9  / true
9 --> 
	10  / (tmp_67 & tmp_76 & tmp_85 & tmp_1 & !tmp_i & !tmp1_i & tmp_2)
	2  / (!tmp_2) | (tmp1_i) | (tmp_i) | (!tmp_1) | (!tmp_85) | (!tmp_76) | (!tmp_67)
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	9  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.38>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%value_barrel_read_2 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %value_barrel_read)"   --->   Operation 29 'read' 'value_barrel_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%value_psModule_read_2 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %value_psModule_read)"   --->   Operation 30 'read' 'value_psModule_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%value_layerId_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %value_layerId_read)"   --->   Operation 31 'read' 'value_layerId_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%value_z_read_2 = call float @_ssdm_op_Read.ap_auto.float(float %value_z_read)"   --->   Operation 32 'read' 'value_z_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%value_phi_read_2 = call float @_ssdm_op_Read.ap_auto.float(float %value_phi_read)"   --->   Operation 33 'read' 'value_phi_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%value_r_read_2 = call float @_ssdm_op_Read.ap_auto.float(float %value_r_read)"   --->   Operation 34 'read' 'value_r_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%arrayHLS_data_setti = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %arrayHLS_Stub_data_settings_chosenRofPhi_offset)"   --->   Operation 35 'read' 'arrayHLS_data_setti' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%arrayHLS_size_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %arrayHLS_Stub_size_read)"   --->   Operation 36 'read' 'arrayHLS_size_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_176 = trunc i32 %arrayHLS_data_setti to i11"   --->   Operation 37 'trunc' 'tmp_176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_shl_cast = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %tmp_176, i3 0)"   --->   Operation 38 'bitconcatenate' 'p_shl_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_177 = trunc i32 %arrayHLS_data_setti to i13"   --->   Operation 39 'trunc' 'tmp_177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_shl1_cast = call i14 @_ssdm_op_BitConcatenate.i14.i13.i1(i13 %tmp_177, i1 false)" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 40 'bitconcatenate' 'p_shl1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.38ns)   --->   "%tmp_s = add i14 %p_shl_cast, %p_shl1_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 41 'add' 'tmp_s' <Predicate = true> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_178 = trunc i14 %tmp_s to i10" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 42 'trunc' 'tmp_178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%value_r_read_to_int = bitcast float %value_r_read_2 to i32" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 43 'bitcast' 'value_r_read_to_int' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_179 = trunc i32 %value_r_read_to_int to i23" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 44 'trunc' 'tmp_179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.11ns)   --->   "%notrhs2 = icmp eq i23 %tmp_179, 0" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 45 'icmp' 'notrhs2' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%value_phi_read_to_i = bitcast float %value_phi_read_2 to i32" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 46 'bitcast' 'value_phi_read_to_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_180 = trunc i32 %value_phi_read_to_i to i23" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 47 'trunc' 'tmp_180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (1.11ns)   --->   "%notrhs6 = icmp eq i23 %tmp_180, 0" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 48 'icmp' 'notrhs6' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%value_z_read_to_int = bitcast float %value_z_read_2 to i32" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 49 'bitcast' 'value_z_read_to_int' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_181 = trunc i32 %value_z_read_to_int to i23" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 50 'trunc' 'tmp_181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (1.11ns)   --->   "%notrhs5 = icmp eq i23 %tmp_181, 0" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 51 'icmp' 'notrhs5' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.83ns)   --->   "br label %1" [lr_standaloneHLS/.settings/LRutilityHLS.h:93]   --->   Operation 52 'br' <Predicate = true> <Delay = 0.83>

State 2 <SV = 1> <Delay = 3.08>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%j = phi i32 [ 0, %0 ], [ %i, %.loopexit ]"   --->   Operation 53 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.14ns)   --->   "%exitcond = icmp eq i32 %j, %arrayHLS_size_read" [lr_standaloneHLS/.settings/LRutilityHLS.h:93]   --->   Operation 54 'icmp' 'exitcond' <Predicate = true> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (1.48ns)   --->   "%i = add i32 %j, 1" [lr_standaloneHLS/.settings/LRutilityHLS.h:93]   --->   Operation 55 'add' 'i' <Predicate = true> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %8, label %2" [lr_standaloneHLS/.settings/LRutilityHLS.h:93]   --->   Operation 56 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_182 = trunc i32 %j to i10" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 57 'trunc' 'tmp_182' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (1.31ns)   --->   "%tmp_132 = add i10 %tmp_182, %tmp_178" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 58 'add' 'tmp_132' <Predicate = (!exitcond)> <Delay = 1.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_135_cast = zext i10 %tmp_132 to i64" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 59 'zext' 'tmp_135_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%arrayHLS_data_r_ad = getelementptr [300 x float]* %arrayHLS_Stub_data_r_s, i64 0, i64 %tmp_135_cast" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 60 'getelementptr' 'arrayHLS_data_r_ad' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%arrayHLS_data_phi_s = getelementptr [300 x float]* %arrayHLS_Stub_data_phi_s, i64 0, i64 %tmp_135_cast" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 61 'getelementptr' 'arrayHLS_data_phi_s' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%arrayHLS_data_z_ad = getelementptr [300 x float]* %arrayHLS_Stub_data_z_s, i64 0, i64 %tmp_135_cast" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 62 'getelementptr' 'arrayHLS_data_z_ad' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%arrayHLS_data_layer = getelementptr [300 x i32]* %arrayHLS_Stub_data_layerId_s, i64 0, i64 %tmp_135_cast" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 63 'getelementptr' 'arrayHLS_data_layer' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%arrayHLS_data_psMod = getelementptr [300 x i1]* %arrayHLS_Stub_data_psModule_s, i64 0, i64 %tmp_135_cast" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 64 'getelementptr' 'arrayHLS_data_psMod' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%arrayHLS_data_barre = getelementptr [300 x i1]* %arrayHLS_Stub_data_barrel_s, i64 0, i64 %tmp_135_cast" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 65 'getelementptr' 'arrayHLS_data_barre' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 66 [2/2] (1.77ns)   --->   "%arrayHLS_data_r_lo = load float* %arrayHLS_data_r_ad, align 4" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 66 'load' 'arrayHLS_data_r_lo' <Predicate = (!exitcond)> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_61 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %value_r_read_to_int, i32 23, i32 30)" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 67 'partselect' 'tmp_61' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.78ns)   --->   "%notlhs1 = icmp ne i8 %tmp_61, -1" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 68 'icmp' 'notlhs1' <Predicate = (!exitcond)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (1.48ns)   --->   "%arrayHLS_size_write = add i32 %arrayHLS_size_read, -1" [lr_standaloneHLS/.settings/LRutilityHLS.h:100]   --->   Operation 69 'add' 'arrayHLS_size_write' <Predicate = (exitcond)> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "ret i32 %arrayHLS_size_write" [lr_standaloneHLS/.settings/LRutilityHLS.h:101]   --->   Operation 70 'ret' <Predicate = (exitcond)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.58>
ST_3 : Operation 71 [1/2] (1.77ns)   --->   "%arrayHLS_data_r_lo = load float* %arrayHLS_data_r_ad, align 4" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 71 'load' 'arrayHLS_data_r_lo' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%arrayHLS_data_r_lo_3 = bitcast float %arrayHLS_data_r_lo to i32" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 72 'bitcast' 'arrayHLS_data_r_lo_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %arrayHLS_data_r_lo_3, i32 23, i32 30)" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 73 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_183 = trunc i32 %arrayHLS_data_r_lo_3 to i23" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 74 'trunc' 'tmp_183' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.78ns)   --->   "%notlhs = icmp ne i8 %tmp, -1" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 75 'icmp' 'notlhs' <Predicate = true> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (1.11ns)   --->   "%notrhs = icmp eq i23 %tmp_183, 0" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 76 'icmp' 'notrhs' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node tmp_67)   --->   "%tmp_63 = or i1 %notrhs, %notlhs" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 77 'or' 'tmp_63' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node tmp_67)   --->   "%tmp_64 = or i1 %notrhs2, %notlhs1" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 78 'or' 'tmp_64' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node tmp_67)   --->   "%tmp_65 = and i1 %tmp_63, %tmp_64" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 79 'and' 'tmp_65' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (3.47ns)   --->   "%tmp_66 = fcmp oeq float %arrayHLS_data_r_lo, %value_r_read_2" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 80 'fcmp' 'tmp_66' <Predicate = true> <Delay = 3.47> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.33ns) (out node of the LUT)   --->   "%tmp_67 = and i1 %tmp_65, %tmp_66" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 81 'and' 'tmp_67' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "br i1 %tmp_67, label %3, label %.loopexit" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 82 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [2/2] (1.77ns)   --->   "%arrayHLS_data_phi_6 = load float* %arrayHLS_data_phi_s, align 4" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 83 'load' 'arrayHLS_data_phi_6' <Predicate = (tmp_67)> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_70 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %value_phi_read_to_i, i32 23, i32 30)" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 84 'partselect' 'tmp_70' <Predicate = (tmp_67)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.78ns)   --->   "%notlhs5 = icmp ne i8 %tmp_70, -1" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 85 'icmp' 'notlhs5' <Predicate = (tmp_67)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.58>
ST_4 : Operation 86 [1/2] (1.77ns)   --->   "%arrayHLS_data_phi_6 = load float* %arrayHLS_data_phi_s, align 4" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 86 'load' 'arrayHLS_data_phi_6' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%arrayHLS_data_phi_7 = bitcast float %arrayHLS_data_phi_6 to i32" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 87 'bitcast' 'arrayHLS_data_phi_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_68 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %arrayHLS_data_phi_7, i32 23, i32 30)" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 88 'partselect' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_184 = trunc i32 %arrayHLS_data_phi_7 to i23" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 89 'trunc' 'tmp_184' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.78ns)   --->   "%notlhs3 = icmp ne i8 %tmp_68, -1" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 90 'icmp' 'notlhs3' <Predicate = true> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (1.11ns)   --->   "%notrhs4 = icmp eq i23 %tmp_184, 0" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 91 'icmp' 'notrhs4' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node tmp_76)   --->   "%tmp_72 = or i1 %notrhs4, %notlhs3" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 92 'or' 'tmp_72' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node tmp_76)   --->   "%tmp_73 = or i1 %notrhs6, %notlhs5" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 93 'or' 'tmp_73' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node tmp_76)   --->   "%tmp_74 = and i1 %tmp_72, %tmp_73" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 94 'and' 'tmp_74' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (3.47ns)   --->   "%tmp_75 = fcmp oeq float %arrayHLS_data_phi_6, %value_phi_read_2" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 95 'fcmp' 'tmp_75' <Predicate = true> <Delay = 3.47> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.33ns) (out node of the LUT)   --->   "%tmp_76 = and i1 %tmp_74, %tmp_75" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 96 'and' 'tmp_76' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "br i1 %tmp_76, label %4, label %.loopexit" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 97 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [2/2] (1.77ns)   --->   "%arrayHLS_data_z_lo = load float* %arrayHLS_data_z_ad, align 4" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 98 'load' 'arrayHLS_data_z_lo' <Predicate = (tmp_76)> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_79 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %value_z_read_to_int, i32 23, i32 30)" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 99 'partselect' 'tmp_79' <Predicate = (tmp_76)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.78ns)   --->   "%notlhs9 = icmp ne i8 %tmp_79, -1" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 100 'icmp' 'notlhs9' <Predicate = (tmp_76)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.58>
ST_5 : Operation 101 [1/2] (1.77ns)   --->   "%arrayHLS_data_z_lo = load float* %arrayHLS_data_z_ad, align 4" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 101 'load' 'arrayHLS_data_z_lo' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%arrayHLS_data_z_lo_3 = bitcast float %arrayHLS_data_z_lo to i32" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 102 'bitcast' 'arrayHLS_data_z_lo_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_77 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %arrayHLS_data_z_lo_3, i32 23, i32 30)" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 103 'partselect' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_185 = trunc i32 %arrayHLS_data_z_lo_3 to i23" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 104 'trunc' 'tmp_185' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.78ns)   --->   "%notlhs7 = icmp ne i8 %tmp_77, -1" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 105 'icmp' 'notlhs7' <Predicate = true> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (1.11ns)   --->   "%notrhs8 = icmp eq i23 %tmp_185, 0" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 106 'icmp' 'notrhs8' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node tmp_85)   --->   "%tmp_81 = or i1 %notrhs8, %notlhs7" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 107 'or' 'tmp_81' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node tmp_85)   --->   "%tmp_82 = or i1 %notrhs5, %notlhs9" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 108 'or' 'tmp_82' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node tmp_85)   --->   "%tmp_83 = and i1 %tmp_81, %tmp_82" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 109 'and' 'tmp_83' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (3.47ns)   --->   "%tmp_84 = fcmp oeq float %arrayHLS_data_z_lo, %value_z_read_2" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 110 'fcmp' 'tmp_84' <Predicate = true> <Delay = 3.47> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.33ns) (out node of the LUT)   --->   "%tmp_85 = and i1 %tmp_83, %tmp_84" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 111 'and' 'tmp_85' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "br i1 %tmp_85, label %5, label %.loopexit" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 112 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 113 [2/2] (1.77ns)   --->   "%arrayHLS_data_layer_5 = load i32* %arrayHLS_data_layer, align 4" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 113 'load' 'arrayHLS_data_layer_5' <Predicate = (tmp_85)> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>

State 6 <SV = 5> <Delay = 2.91>
ST_6 : Operation 114 [1/2] (1.77ns)   --->   "%arrayHLS_data_layer_5 = load i32* %arrayHLS_data_layer, align 4" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 114 'load' 'arrayHLS_data_layer_5' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_6 : Operation 115 [1/1] (1.14ns)   --->   "%tmp_1 = icmp eq i32 %arrayHLS_data_layer_5, %value_layerId_read_2" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 115 'icmp' 'tmp_1' <Predicate = true> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %6, label %.loopexit" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 116 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 117 [2/2] (0.86ns)   --->   "%arrayHLS_data_psMod_5 = load i1* %arrayHLS_data_psMod, align 1" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 117 'load' 'arrayHLS_data_psMod_5' <Predicate = (tmp_1)> <Delay = 0.86> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>

State 7 <SV = 6> <Delay = 1.20>
ST_7 : Operation 118 [1/2] (0.86ns)   --->   "%arrayHLS_data_psMod_5 = load i1* %arrayHLS_data_psMod, align 1" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 118 'load' 'arrayHLS_data_psMod_5' <Predicate = true> <Delay = 0.86> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_7 : Operation 119 [1/1] (0.33ns)   --->   "%tmp_i = xor i1 %arrayHLS_data_psMod_5, %value_psModule_read_2" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 119 'xor' 'tmp_i' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "br i1 %tmp_i, label %.loopexit, label %"operator==.exit"" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 120 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 121 [2/2] (0.86ns)   --->   "%arrayHLS_data_barre_5 = load i1* %arrayHLS_data_barre, align 1" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 121 'load' 'arrayHLS_data_barre_5' <Predicate = (!tmp_i)> <Delay = 0.86> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>

State 8 <SV = 7> <Delay = 1.20>
ST_8 : Operation 122 [1/2] (0.86ns)   --->   "%arrayHLS_data_barre_5 = load i1* %arrayHLS_data_barre, align 1" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 122 'load' 'arrayHLS_data_barre_5' <Predicate = true> <Delay = 0.86> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_8 : Operation 123 [1/1] (0.33ns)   --->   "%tmp1_i = xor i1 %arrayHLS_data_barre_5, %value_barrel_read_2" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 123 'xor' 'tmp1_i' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "br i1 %tmp1_i, label %.loopexit, label %.preheader.preheader" [lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 124 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 125 [1/1] (0.83ns)   --->   "br label %.preheader" [lr_standaloneHLS/.settings/LRutilityHLS.h:95]   --->   Operation 125 'br' <Predicate = (!tmp1_i)> <Delay = 0.83>

State 9 <SV = 8> <Delay = 2.87>
ST_9 : Operation 126 [1/1] (0.00ns)   --->   "%j3 = phi i32 [ %j_2, %7 ], [ %j, %.preheader.preheader ]"   --->   Operation 126 'phi' 'j3' <Predicate = (tmp_67 & tmp_76 & tmp_85 & tmp_1 & !tmp_i & !tmp1_i)> <Delay = 0.00>
ST_9 : Operation 127 [1/1] (1.14ns)   --->   "%tmp_2 = icmp ult i32 %j3, %arrayHLS_size_read" [lr_standaloneHLS/.settings/LRutilityHLS.h:95]   --->   Operation 127 'icmp' 'tmp_2' <Predicate = (tmp_67 & tmp_76 & tmp_85 & tmp_1 & !tmp_i & !tmp1_i)> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 128 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %7, label %.loopexit.loopexit" [lr_standaloneHLS/.settings/LRutilityHLS.h:95]   --->   Operation 128 'br' <Predicate = (tmp_67 & tmp_76 & tmp_85 & tmp_1 & !tmp_i & !tmp1_i)> <Delay = 0.00>
ST_9 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_186 = trunc i32 %j3 to i14" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 129 'trunc' 'tmp_186' <Predicate = (tmp_67 & tmp_76 & tmp_85 & tmp_1 & !tmp_i & !tmp1_i & tmp_2)> <Delay = 0.00>
ST_9 : Operation 130 [1/1] (1.38ns)   --->   "%tmp_133 = add i14 %tmp_s, %tmp_186" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 130 'add' 'tmp_133' <Predicate = (tmp_67 & tmp_76 & tmp_85 & tmp_1 & !tmp_i & !tmp1_i & tmp_2)> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 131 [1/1] (1.48ns)   --->   "%j_2 = add i32 1, %j3" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 131 'add' 'j_2' <Predicate = (tmp_67 & tmp_76 & tmp_85 & tmp_1 & !tmp_i & !tmp1_i & tmp_2)> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_187 = trunc i32 %j_2 to i14" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 132 'trunc' 'tmp_187' <Predicate = (tmp_67 & tmp_76 & tmp_85 & tmp_1 & !tmp_i & !tmp1_i & tmp_2)> <Delay = 0.00>
ST_9 : Operation 133 [1/1] (1.38ns)   --->   "%tmp_153 = add i14 %tmp_s, %tmp_187" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 133 'add' 'tmp_153' <Predicate = (tmp_67 & tmp_76 & tmp_85 & tmp_1 & !tmp_i & !tmp1_i & tmp_2)> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 134 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 134 'br' <Predicate = (tmp_67 & tmp_76 & tmp_85 & tmp_1 & !tmp_i & !tmp1_i & !tmp_2)> <Delay = 0.00>
ST_9 : Operation 135 [1/1] (0.00ns)   --->   "br label %1" [lr_standaloneHLS/.settings/LRutilityHLS.h:93]   --->   Operation 135 'br' <Predicate = (!tmp_2) | (tmp1_i) | (tmp_i) | (!tmp_1) | (!tmp_85) | (!tmp_76) | (!tmp_67)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 6.90>
ST_10 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_156_cast = zext i14 %tmp_153 to i64" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 136 'zext' 'tmp_156_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 137 [1/1] (0.00ns)   --->   "%arrayHLS_data_setti_92 = getelementptr [300 x float]* %arrayHLS_Stub_data_settings_chosenRofPhi_s, i64 0, i64 %tmp_156_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 137 'getelementptr' 'arrayHLS_data_setti_92' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 138 [1/1] (0.00ns)   --->   "%arrayHLS_data_setti_93 = getelementptr [300 x float]* %arrayHLS_Stub_data_settings_chosenRofZ_s, i64 0, i64 %tmp_156_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 138 'getelementptr' 'arrayHLS_data_setti_93' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 139 [1/1] (3.75ns) (root node of the DSP)   --->   "%tmp_154 = mul i14 19, %tmp_153" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 139 'mul' 'tmp_154' <Predicate = true> <Delay = 3.75> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 3.75> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_157_cast = sext i14 %tmp_154 to i64" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 140 'sext' 'tmp_157_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 141 [1/1] (0.00ns)   --->   "%arrayHLS_data_setti_94 = getelementptr [5700 x float]* %arrayHLS_Stub_data_settings_sinh_etaRegions_s, i64 0, i64 %tmp_157_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 141 'getelementptr' 'arrayHLS_data_setti_94' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 142 [1/1] (1.38ns)   --->   "%tmp_155 = add i14 1, %tmp_154" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 142 'add' 'tmp_155' <Predicate = true> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_158_cast = sext i14 %tmp_155 to i64" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 143 'sext' 'tmp_158_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 144 [1/1] (0.00ns)   --->   "%arrayHLS_data_setti_95 = getelementptr [5700 x float]* %arrayHLS_Stub_data_settings_sinh_etaRegions_s, i64 0, i64 %tmp_158_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 144 'getelementptr' 'arrayHLS_data_setti_95' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 145 [1/1] (0.00ns)   --->   "%arrayHLS_data_setti_113 = getelementptr [300 x i32]* %arrayHLS_Stub_data_settings_minNumMatchLayers_s, i64 0, i64 %tmp_156_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 145 'getelementptr' 'arrayHLS_data_setti_113' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 146 [1/1] (0.00ns)   --->   "%arrayHLS_data_setti_114 = getelementptr [300 x i32]* %arrayHLS_Stub_data_settings_minPSLayers_s, i64 0, i64 %tmp_156_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 146 'getelementptr' 'arrayHLS_data_setti_114' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 147 [1/1] (0.00ns)   --->   "%arrayHLS_data_r_ad_4 = getelementptr [300 x float]* %arrayHLS_Stub_data_r_s, i64 0, i64 %tmp_156_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 147 'getelementptr' 'arrayHLS_data_r_ad_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 148 [1/1] (0.00ns)   --->   "%arrayHLS_data_phi_9 = getelementptr [300 x float]* %arrayHLS_Stub_data_phi_s, i64 0, i64 %tmp_156_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 148 'getelementptr' 'arrayHLS_data_phi_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 149 [1/1] (0.00ns)   --->   "%arrayHLS_data_z_ad_4 = getelementptr [300 x float]* %arrayHLS_Stub_data_z_s, i64 0, i64 %tmp_156_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 149 'getelementptr' 'arrayHLS_data_z_ad_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 150 [1/1] (0.00ns)   --->   "%arrayHLS_data_layer_7 = getelementptr [300 x i32]* %arrayHLS_Stub_data_layerId_s, i64 0, i64 %tmp_156_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 150 'getelementptr' 'arrayHLS_data_layer_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 151 [1/1] (0.00ns)   --->   "%arrayHLS_data_psMod_7 = getelementptr [300 x i1]* %arrayHLS_Stub_data_psModule_s, i64 0, i64 %tmp_156_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 151 'getelementptr' 'arrayHLS_data_psMod_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 152 [1/1] (0.00ns)   --->   "%arrayHLS_data_barre_7 = getelementptr [300 x i1]* %arrayHLS_Stub_data_barrel_s, i64 0, i64 %tmp_156_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 152 'getelementptr' 'arrayHLS_data_barre_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 153 [2/2] (1.77ns)   --->   "%arrayHLS_data_setti_115 = load float* %arrayHLS_data_setti_92, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 153 'load' 'arrayHLS_data_setti_115' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_10 : Operation 154 [2/2] (1.77ns)   --->   "%arrayHLS_data_setti_116 = load float* %arrayHLS_data_setti_93, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 154 'load' 'arrayHLS_data_setti_116' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_10 : Operation 155 [2/2] (1.77ns)   --->   "%arrayHLS_data_setti_117 = load float* %arrayHLS_data_setti_94, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 155 'load' 'arrayHLS_data_setti_117' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_10 : Operation 156 [2/2] (1.77ns)   --->   "%arrayHLS_data_setti_118 = load float* %arrayHLS_data_setti_95, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 156 'load' 'arrayHLS_data_setti_118' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_10 : Operation 157 [2/2] (1.77ns)   --->   "%arrayHLS_data_setti_136 = load i32* %arrayHLS_data_setti_113, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 157 'load' 'arrayHLS_data_setti_136' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_10 : Operation 158 [2/2] (1.77ns)   --->   "%arrayHLS_data_setti_137 = load i32* %arrayHLS_data_setti_114, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 158 'load' 'arrayHLS_data_setti_137' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_10 : Operation 159 [2/2] (1.77ns)   --->   "%arrayHLS_data_r_lo_4 = load float* %arrayHLS_data_r_ad_4, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 159 'load' 'arrayHLS_data_r_lo_4' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_10 : Operation 160 [2/2] (1.77ns)   --->   "%arrayHLS_data_phi_10 = load float* %arrayHLS_data_phi_9, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 160 'load' 'arrayHLS_data_phi_10' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_10 : Operation 161 [2/2] (1.77ns)   --->   "%arrayHLS_data_z_lo_4 = load float* %arrayHLS_data_z_ad_4, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 161 'load' 'arrayHLS_data_z_lo_4' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_10 : Operation 162 [2/2] (1.77ns)   --->   "%arrayHLS_data_layer_8 = load i32* %arrayHLS_data_layer_7, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 162 'load' 'arrayHLS_data_layer_8' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_10 : Operation 163 [2/2] (0.86ns)   --->   "%arrayHLS_data_psMod_8 = load i1* %arrayHLS_data_psMod_7, align 1" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 163 'load' 'arrayHLS_data_psMod_8' <Predicate = true> <Delay = 0.86> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_10 : Operation 164 [2/2] (0.86ns)   --->   "%arrayHLS_data_barre_8 = load i1* %arrayHLS_data_barre_7, align 1" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 164 'load' 'arrayHLS_data_barre_8' <Predicate = true> <Delay = 0.86> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>

State 11 <SV = 10> <Delay = 3.54>
ST_11 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_136_cast = zext i14 %tmp_133 to i64" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 165 'zext' 'tmp_136_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 166 [1/1] (0.00ns)   --->   "%arrayHLS_data_setti_69 = getelementptr [300 x float]* %arrayHLS_Stub_data_settings_chosenRofPhi_s, i64 0, i64 %tmp_136_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 166 'getelementptr' 'arrayHLS_data_setti_69' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 167 [1/1] (0.00ns)   --->   "%arrayHLS_data_setti_70 = getelementptr [300 x float]* %arrayHLS_Stub_data_settings_chosenRofZ_s, i64 0, i64 %tmp_136_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 167 'getelementptr' 'arrayHLS_data_setti_70' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 168 [1/1] (0.00ns)   --->   "%arrayHLS_data_setti_90 = getelementptr [300 x i32]* %arrayHLS_Stub_data_settings_minNumMatchLayers_s, i64 0, i64 %tmp_136_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 168 'getelementptr' 'arrayHLS_data_setti_90' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 169 [1/1] (0.00ns)   --->   "%arrayHLS_data_setti_91 = getelementptr [300 x i32]* %arrayHLS_Stub_data_settings_minPSLayers_s, i64 0, i64 %tmp_136_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 169 'getelementptr' 'arrayHLS_data_setti_91' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 170 [1/1] (0.00ns)   --->   "%arrayHLS_data_r_ad_3 = getelementptr [300 x float]* %arrayHLS_Stub_data_r_s, i64 0, i64 %tmp_136_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 170 'getelementptr' 'arrayHLS_data_r_ad_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 171 [1/1] (0.00ns)   --->   "%arrayHLS_data_phi_8 = getelementptr [300 x float]* %arrayHLS_Stub_data_phi_s, i64 0, i64 %tmp_136_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 171 'getelementptr' 'arrayHLS_data_phi_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 172 [1/1] (0.00ns)   --->   "%arrayHLS_data_z_ad_3 = getelementptr [300 x float]* %arrayHLS_Stub_data_z_s, i64 0, i64 %tmp_136_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 172 'getelementptr' 'arrayHLS_data_z_ad_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 173 [1/1] (0.00ns)   --->   "%arrayHLS_data_layer_6 = getelementptr [300 x i32]* %arrayHLS_Stub_data_layerId_s, i64 0, i64 %tmp_136_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 173 'getelementptr' 'arrayHLS_data_layer_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 174 [1/1] (0.00ns)   --->   "%arrayHLS_data_psMod_6 = getelementptr [300 x i1]* %arrayHLS_Stub_data_psModule_s, i64 0, i64 %tmp_136_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 174 'getelementptr' 'arrayHLS_data_psMod_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 175 [1/1] (0.00ns)   --->   "%arrayHLS_data_barre_6 = getelementptr [300 x i1]* %arrayHLS_Stub_data_barrel_s, i64 0, i64 %tmp_136_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 175 'getelementptr' 'arrayHLS_data_barre_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 176 [1/1] (1.38ns)   --->   "%tmp_156 = add i14 2, %tmp_154" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 176 'add' 'tmp_156' <Predicate = true> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_159_cast = sext i14 %tmp_156 to i64" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 177 'sext' 'tmp_159_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 178 [1/1] (0.00ns)   --->   "%arrayHLS_data_setti_96 = getelementptr [5700 x float]* %arrayHLS_Stub_data_settings_sinh_etaRegions_s, i64 0, i64 %tmp_159_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 178 'getelementptr' 'arrayHLS_data_setti_96' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 179 [1/1] (1.38ns)   --->   "%tmp_157 = add i14 3, %tmp_154" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 179 'add' 'tmp_157' <Predicate = true> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_160_cast = sext i14 %tmp_157 to i64" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 180 'sext' 'tmp_160_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 181 [1/1] (0.00ns)   --->   "%arrayHLS_data_setti_97 = getelementptr [5700 x float]* %arrayHLS_Stub_data_settings_sinh_etaRegions_s, i64 0, i64 %tmp_160_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 181 'getelementptr' 'arrayHLS_data_setti_97' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 182 [1/2] (1.77ns)   --->   "%arrayHLS_data_setti_115 = load float* %arrayHLS_data_setti_92, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 182 'load' 'arrayHLS_data_setti_115' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_11 : Operation 183 [1/1] (1.77ns)   --->   "store float %arrayHLS_data_setti_115, float* %arrayHLS_data_setti_69, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 183 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_11 : Operation 184 [1/2] (1.77ns)   --->   "%arrayHLS_data_setti_116 = load float* %arrayHLS_data_setti_93, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 184 'load' 'arrayHLS_data_setti_116' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_11 : Operation 185 [1/1] (1.77ns)   --->   "store float %arrayHLS_data_setti_116, float* %arrayHLS_data_setti_70, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 185 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_11 : Operation 186 [1/2] (1.77ns)   --->   "%arrayHLS_data_setti_117 = load float* %arrayHLS_data_setti_94, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 186 'load' 'arrayHLS_data_setti_117' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_11 : Operation 187 [1/2] (1.77ns)   --->   "%arrayHLS_data_setti_118 = load float* %arrayHLS_data_setti_95, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 187 'load' 'arrayHLS_data_setti_118' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_11 : Operation 188 [2/2] (1.77ns)   --->   "%arrayHLS_data_setti_119 = load float* %arrayHLS_data_setti_96, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 188 'load' 'arrayHLS_data_setti_119' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_11 : Operation 189 [2/2] (1.77ns)   --->   "%arrayHLS_data_setti_120 = load float* %arrayHLS_data_setti_97, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 189 'load' 'arrayHLS_data_setti_120' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_11 : Operation 190 [1/2] (1.77ns)   --->   "%arrayHLS_data_setti_136 = load i32* %arrayHLS_data_setti_113, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 190 'load' 'arrayHLS_data_setti_136' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_11 : Operation 191 [1/1] (1.77ns)   --->   "store i32 %arrayHLS_data_setti_136, i32* %arrayHLS_data_setti_90, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 191 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_11 : Operation 192 [1/2] (1.77ns)   --->   "%arrayHLS_data_setti_137 = load i32* %arrayHLS_data_setti_114, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 192 'load' 'arrayHLS_data_setti_137' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_11 : Operation 193 [1/1] (1.77ns)   --->   "store i32 %arrayHLS_data_setti_137, i32* %arrayHLS_data_setti_91, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 193 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_11 : Operation 194 [1/2] (1.77ns)   --->   "%arrayHLS_data_r_lo_4 = load float* %arrayHLS_data_r_ad_4, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 194 'load' 'arrayHLS_data_r_lo_4' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_11 : Operation 195 [1/1] (1.77ns)   --->   "store float %arrayHLS_data_r_lo_4, float* %arrayHLS_data_r_ad_3, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 195 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_11 : Operation 196 [1/2] (1.77ns)   --->   "%arrayHLS_data_phi_10 = load float* %arrayHLS_data_phi_9, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 196 'load' 'arrayHLS_data_phi_10' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_11 : Operation 197 [1/1] (1.77ns)   --->   "store float %arrayHLS_data_phi_10, float* %arrayHLS_data_phi_8, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 197 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_11 : Operation 198 [1/2] (1.77ns)   --->   "%arrayHLS_data_z_lo_4 = load float* %arrayHLS_data_z_ad_4, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 198 'load' 'arrayHLS_data_z_lo_4' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_11 : Operation 199 [1/1] (1.77ns)   --->   "store float %arrayHLS_data_z_lo_4, float* %arrayHLS_data_z_ad_3, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 199 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_11 : Operation 200 [1/2] (1.77ns)   --->   "%arrayHLS_data_layer_8 = load i32* %arrayHLS_data_layer_7, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 200 'load' 'arrayHLS_data_layer_8' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_11 : Operation 201 [1/1] (1.77ns)   --->   "store i32 %arrayHLS_data_layer_8, i32* %arrayHLS_data_layer_6, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 201 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_11 : Operation 202 [1/2] (0.86ns)   --->   "%arrayHLS_data_psMod_8 = load i1* %arrayHLS_data_psMod_7, align 1" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 202 'load' 'arrayHLS_data_psMod_8' <Predicate = true> <Delay = 0.86> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_11 : Operation 203 [1/1] (0.86ns)   --->   "store i1 %arrayHLS_data_psMod_8, i1* %arrayHLS_data_psMod_6, align 1" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 203 'store' <Predicate = true> <Delay = 0.86> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_11 : Operation 204 [1/2] (0.86ns)   --->   "%arrayHLS_data_barre_8 = load i1* %arrayHLS_data_barre_7, align 1" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 204 'load' 'arrayHLS_data_barre_8' <Predicate = true> <Delay = 0.86> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_11 : Operation 205 [1/1] (0.86ns)   --->   "store i1 %arrayHLS_data_barre_8, i1* %arrayHLS_data_barre_6, align 1" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 205 'store' <Predicate = true> <Delay = 0.86> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>

State 12 <SV = 11> <Delay = 3.15>
ST_12 : Operation 206 [1/1] (1.38ns)   --->   "%tmp_158 = add i14 4, %tmp_154" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 206 'add' 'tmp_158' <Predicate = true> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_161_cast = sext i14 %tmp_158 to i64" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 207 'sext' 'tmp_161_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 208 [1/1] (0.00ns)   --->   "%arrayHLS_data_setti_98 = getelementptr [5700 x float]* %arrayHLS_Stub_data_settings_sinh_etaRegions_s, i64 0, i64 %tmp_161_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 208 'getelementptr' 'arrayHLS_data_setti_98' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 209 [1/1] (1.38ns)   --->   "%tmp_159 = add i14 5, %tmp_154" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 209 'add' 'tmp_159' <Predicate = true> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 210 [1/1] (0.00ns)   --->   "%tmp_162_cast = sext i14 %tmp_159 to i64" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 210 'sext' 'tmp_162_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 211 [1/1] (0.00ns)   --->   "%arrayHLS_data_setti_99 = getelementptr [5700 x float]* %arrayHLS_Stub_data_settings_sinh_etaRegions_s, i64 0, i64 %tmp_162_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 211 'getelementptr' 'arrayHLS_data_setti_99' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 212 [1/2] (1.77ns)   --->   "%arrayHLS_data_setti_119 = load float* %arrayHLS_data_setti_96, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 212 'load' 'arrayHLS_data_setti_119' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_12 : Operation 213 [1/2] (1.77ns)   --->   "%arrayHLS_data_setti_120 = load float* %arrayHLS_data_setti_97, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 213 'load' 'arrayHLS_data_setti_120' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_12 : Operation 214 [2/2] (1.77ns)   --->   "%arrayHLS_data_setti_121 = load float* %arrayHLS_data_setti_98, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 214 'load' 'arrayHLS_data_setti_121' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_12 : Operation 215 [2/2] (1.77ns)   --->   "%arrayHLS_data_setti_122 = load float* %arrayHLS_data_setti_99, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 215 'load' 'arrayHLS_data_setti_122' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>

State 13 <SV = 12> <Delay = 3.15>
ST_13 : Operation 216 [1/1] (1.38ns)   --->   "%tmp_160 = add i14 6, %tmp_154" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 216 'add' 'tmp_160' <Predicate = true> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_163_cast = sext i14 %tmp_160 to i64" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 217 'sext' 'tmp_163_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 218 [1/1] (0.00ns)   --->   "%arrayHLS_data_setti_100 = getelementptr [5700 x float]* %arrayHLS_Stub_data_settings_sinh_etaRegions_s, i64 0, i64 %tmp_163_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 218 'getelementptr' 'arrayHLS_data_setti_100' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 219 [1/1] (1.38ns)   --->   "%tmp_161 = add i14 7, %tmp_154" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 219 'add' 'tmp_161' <Predicate = true> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 220 [1/1] (0.00ns)   --->   "%tmp_164_cast = sext i14 %tmp_161 to i64" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 220 'sext' 'tmp_164_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 221 [1/1] (0.00ns)   --->   "%arrayHLS_data_setti_101 = getelementptr [5700 x float]* %arrayHLS_Stub_data_settings_sinh_etaRegions_s, i64 0, i64 %tmp_164_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 221 'getelementptr' 'arrayHLS_data_setti_101' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 222 [1/2] (1.77ns)   --->   "%arrayHLS_data_setti_121 = load float* %arrayHLS_data_setti_98, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 222 'load' 'arrayHLS_data_setti_121' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_13 : Operation 223 [1/2] (1.77ns)   --->   "%arrayHLS_data_setti_122 = load float* %arrayHLS_data_setti_99, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 223 'load' 'arrayHLS_data_setti_122' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_13 : Operation 224 [2/2] (1.77ns)   --->   "%arrayHLS_data_setti_123 = load float* %arrayHLS_data_setti_100, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 224 'load' 'arrayHLS_data_setti_123' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_13 : Operation 225 [2/2] (1.77ns)   --->   "%arrayHLS_data_setti_124 = load float* %arrayHLS_data_setti_101, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 225 'load' 'arrayHLS_data_setti_124' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>

State 14 <SV = 13> <Delay = 3.15>
ST_14 : Operation 226 [1/1] (1.38ns)   --->   "%tmp_162 = add i14 8, %tmp_154" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 226 'add' 'tmp_162' <Predicate = true> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 227 [1/1] (0.00ns)   --->   "%tmp_165_cast = sext i14 %tmp_162 to i64" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 227 'sext' 'tmp_165_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 228 [1/1] (0.00ns)   --->   "%arrayHLS_data_setti_102 = getelementptr [5700 x float]* %arrayHLS_Stub_data_settings_sinh_etaRegions_s, i64 0, i64 %tmp_165_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 228 'getelementptr' 'arrayHLS_data_setti_102' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 229 [1/1] (1.38ns)   --->   "%tmp_163 = add i14 9, %tmp_154" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 229 'add' 'tmp_163' <Predicate = true> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 230 [1/1] (0.00ns)   --->   "%tmp_166_cast = sext i14 %tmp_163 to i64" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 230 'sext' 'tmp_166_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 231 [1/1] (0.00ns)   --->   "%arrayHLS_data_setti_103 = getelementptr [5700 x float]* %arrayHLS_Stub_data_settings_sinh_etaRegions_s, i64 0, i64 %tmp_166_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 231 'getelementptr' 'arrayHLS_data_setti_103' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 232 [1/2] (1.77ns)   --->   "%arrayHLS_data_setti_123 = load float* %arrayHLS_data_setti_100, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 232 'load' 'arrayHLS_data_setti_123' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_14 : Operation 233 [1/2] (1.77ns)   --->   "%arrayHLS_data_setti_124 = load float* %arrayHLS_data_setti_101, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 233 'load' 'arrayHLS_data_setti_124' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_14 : Operation 234 [2/2] (1.77ns)   --->   "%arrayHLS_data_setti_125 = load float* %arrayHLS_data_setti_102, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 234 'load' 'arrayHLS_data_setti_125' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_14 : Operation 235 [2/2] (1.77ns)   --->   "%arrayHLS_data_setti_126 = load float* %arrayHLS_data_setti_103, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 235 'load' 'arrayHLS_data_setti_126' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>

State 15 <SV = 14> <Delay = 3.15>
ST_15 : Operation 236 [1/1] (1.38ns)   --->   "%tmp_164 = add i14 10, %tmp_154" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 236 'add' 'tmp_164' <Predicate = true> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 237 [1/1] (0.00ns)   --->   "%tmp_167_cast = sext i14 %tmp_164 to i64" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 237 'sext' 'tmp_167_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 238 [1/1] (0.00ns)   --->   "%arrayHLS_data_setti_104 = getelementptr [5700 x float]* %arrayHLS_Stub_data_settings_sinh_etaRegions_s, i64 0, i64 %tmp_167_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 238 'getelementptr' 'arrayHLS_data_setti_104' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 239 [1/1] (1.38ns)   --->   "%tmp_165 = add i14 11, %tmp_154" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 239 'add' 'tmp_165' <Predicate = true> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 240 [1/1] (0.00ns)   --->   "%tmp_168_cast = sext i14 %tmp_165 to i64" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 240 'sext' 'tmp_168_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 241 [1/1] (0.00ns)   --->   "%arrayHLS_data_setti_105 = getelementptr [5700 x float]* %arrayHLS_Stub_data_settings_sinh_etaRegions_s, i64 0, i64 %tmp_168_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 241 'getelementptr' 'arrayHLS_data_setti_105' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 242 [1/2] (1.77ns)   --->   "%arrayHLS_data_setti_125 = load float* %arrayHLS_data_setti_102, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 242 'load' 'arrayHLS_data_setti_125' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_15 : Operation 243 [1/2] (1.77ns)   --->   "%arrayHLS_data_setti_126 = load float* %arrayHLS_data_setti_103, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 243 'load' 'arrayHLS_data_setti_126' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_15 : Operation 244 [2/2] (1.77ns)   --->   "%arrayHLS_data_setti_127 = load float* %arrayHLS_data_setti_104, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 244 'load' 'arrayHLS_data_setti_127' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_15 : Operation 245 [2/2] (1.77ns)   --->   "%arrayHLS_data_setti_128 = load float* %arrayHLS_data_setti_105, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 245 'load' 'arrayHLS_data_setti_128' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>

State 16 <SV = 15> <Delay = 3.15>
ST_16 : Operation 246 [1/1] (1.38ns)   --->   "%tmp_166 = add i14 12, %tmp_154" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 246 'add' 'tmp_166' <Predicate = true> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_169_cast = sext i14 %tmp_166 to i64" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 247 'sext' 'tmp_169_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 248 [1/1] (0.00ns)   --->   "%arrayHLS_data_setti_106 = getelementptr [5700 x float]* %arrayHLS_Stub_data_settings_sinh_etaRegions_s, i64 0, i64 %tmp_169_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 248 'getelementptr' 'arrayHLS_data_setti_106' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 249 [1/1] (1.38ns)   --->   "%tmp_167 = add i14 13, %tmp_154" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 249 'add' 'tmp_167' <Predicate = true> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 250 [1/1] (0.00ns)   --->   "%tmp_170_cast = sext i14 %tmp_167 to i64" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 250 'sext' 'tmp_170_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 251 [1/1] (0.00ns)   --->   "%arrayHLS_data_setti_107 = getelementptr [5700 x float]* %arrayHLS_Stub_data_settings_sinh_etaRegions_s, i64 0, i64 %tmp_170_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 251 'getelementptr' 'arrayHLS_data_setti_107' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 252 [1/2] (1.77ns)   --->   "%arrayHLS_data_setti_127 = load float* %arrayHLS_data_setti_104, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 252 'load' 'arrayHLS_data_setti_127' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_16 : Operation 253 [1/2] (1.77ns)   --->   "%arrayHLS_data_setti_128 = load float* %arrayHLS_data_setti_105, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 253 'load' 'arrayHLS_data_setti_128' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_16 : Operation 254 [2/2] (1.77ns)   --->   "%arrayHLS_data_setti_129 = load float* %arrayHLS_data_setti_106, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 254 'load' 'arrayHLS_data_setti_129' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_16 : Operation 255 [2/2] (1.77ns)   --->   "%arrayHLS_data_setti_130 = load float* %arrayHLS_data_setti_107, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 255 'load' 'arrayHLS_data_setti_130' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>

State 17 <SV = 16> <Delay = 3.15>
ST_17 : Operation 256 [1/1] (1.38ns)   --->   "%tmp_168 = add i14 14, %tmp_154" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 256 'add' 'tmp_168' <Predicate = true> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 257 [1/1] (0.00ns)   --->   "%tmp_171_cast = sext i14 %tmp_168 to i64" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 257 'sext' 'tmp_171_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 258 [1/1] (0.00ns)   --->   "%arrayHLS_data_setti_108 = getelementptr [5700 x float]* %arrayHLS_Stub_data_settings_sinh_etaRegions_s, i64 0, i64 %tmp_171_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 258 'getelementptr' 'arrayHLS_data_setti_108' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 259 [1/1] (1.38ns)   --->   "%tmp_169 = add i14 15, %tmp_154" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 259 'add' 'tmp_169' <Predicate = true> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 260 [1/1] (0.00ns)   --->   "%tmp_172_cast = sext i14 %tmp_169 to i64" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 260 'sext' 'tmp_172_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 261 [1/1] (0.00ns)   --->   "%arrayHLS_data_setti_109 = getelementptr [5700 x float]* %arrayHLS_Stub_data_settings_sinh_etaRegions_s, i64 0, i64 %tmp_172_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 261 'getelementptr' 'arrayHLS_data_setti_109' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 262 [1/2] (1.77ns)   --->   "%arrayHLS_data_setti_129 = load float* %arrayHLS_data_setti_106, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 262 'load' 'arrayHLS_data_setti_129' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_17 : Operation 263 [1/2] (1.77ns)   --->   "%arrayHLS_data_setti_130 = load float* %arrayHLS_data_setti_107, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 263 'load' 'arrayHLS_data_setti_130' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_17 : Operation 264 [2/2] (1.77ns)   --->   "%arrayHLS_data_setti_131 = load float* %arrayHLS_data_setti_108, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 264 'load' 'arrayHLS_data_setti_131' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_17 : Operation 265 [2/2] (1.77ns)   --->   "%arrayHLS_data_setti_132 = load float* %arrayHLS_data_setti_109, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 265 'load' 'arrayHLS_data_setti_132' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>

State 18 <SV = 17> <Delay = 3.15>
ST_18 : Operation 266 [1/1] (1.38ns)   --->   "%tmp_170 = add i14 16, %tmp_154" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 266 'add' 'tmp_170' <Predicate = true> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 267 [1/1] (0.00ns)   --->   "%tmp_173_cast = sext i14 %tmp_170 to i64" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 267 'sext' 'tmp_173_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 268 [1/1] (0.00ns)   --->   "%arrayHLS_data_setti_110 = getelementptr [5700 x float]* %arrayHLS_Stub_data_settings_sinh_etaRegions_s, i64 0, i64 %tmp_173_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 268 'getelementptr' 'arrayHLS_data_setti_110' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 269 [1/1] (1.38ns)   --->   "%tmp_171 = add i14 17, %tmp_154" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 269 'add' 'tmp_171' <Predicate = true> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 270 [1/1] (0.00ns)   --->   "%tmp_174_cast = sext i14 %tmp_171 to i64" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 270 'sext' 'tmp_174_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 271 [1/1] (0.00ns)   --->   "%arrayHLS_data_setti_111 = getelementptr [5700 x float]* %arrayHLS_Stub_data_settings_sinh_etaRegions_s, i64 0, i64 %tmp_174_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 271 'getelementptr' 'arrayHLS_data_setti_111' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 272 [1/2] (1.77ns)   --->   "%arrayHLS_data_setti_131 = load float* %arrayHLS_data_setti_108, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 272 'load' 'arrayHLS_data_setti_131' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_18 : Operation 273 [1/2] (1.77ns)   --->   "%arrayHLS_data_setti_132 = load float* %arrayHLS_data_setti_109, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 273 'load' 'arrayHLS_data_setti_132' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_18 : Operation 274 [2/2] (1.77ns)   --->   "%arrayHLS_data_setti_133 = load float* %arrayHLS_data_setti_110, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 274 'load' 'arrayHLS_data_setti_133' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_18 : Operation 275 [2/2] (1.77ns)   --->   "%arrayHLS_data_setti_134 = load float* %arrayHLS_data_setti_111, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 275 'load' 'arrayHLS_data_setti_134' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>

State 19 <SV = 18> <Delay = 5.52>
ST_19 : Operation 276 [1/1] (3.75ns) (root node of the DSP)   --->   "%tmp_134 = mul i14 19, %tmp_133" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 276 'mul' 'tmp_134' <Predicate = true> <Delay = 3.75> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 3.75> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 277 [1/1] (0.00ns)   --->   "%tmp_137_cast = sext i14 %tmp_134 to i64" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 277 'sext' 'tmp_137_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 278 [1/1] (0.00ns)   --->   "%arrayHLS_data_setti_71 = getelementptr [5700 x float]* %arrayHLS_Stub_data_settings_sinh_etaRegions_s, i64 0, i64 %tmp_137_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 278 'getelementptr' 'arrayHLS_data_setti_71' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 279 [1/1] (1.38ns)   --->   "%tmp_172 = add i14 18, %tmp_154" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 279 'add' 'tmp_172' <Predicate = true> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 280 [1/1] (0.00ns)   --->   "%tmp_175_cast = sext i14 %tmp_172 to i64" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 280 'sext' 'tmp_175_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 281 [1/1] (0.00ns)   --->   "%arrayHLS_data_setti_112 = getelementptr [5700 x float]* %arrayHLS_Stub_data_settings_sinh_etaRegions_s, i64 0, i64 %tmp_175_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 281 'getelementptr' 'arrayHLS_data_setti_112' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 282 [1/1] (1.77ns)   --->   "store float %arrayHLS_data_setti_117, float* %arrayHLS_data_setti_71, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 282 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_19 : Operation 283 [1/2] (1.77ns)   --->   "%arrayHLS_data_setti_133 = load float* %arrayHLS_data_setti_110, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 283 'load' 'arrayHLS_data_setti_133' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_19 : Operation 284 [1/2] (1.77ns)   --->   "%arrayHLS_data_setti_134 = load float* %arrayHLS_data_setti_111, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 284 'load' 'arrayHLS_data_setti_134' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_19 : Operation 285 [2/2] (1.77ns)   --->   "%arrayHLS_data_setti_135 = load float* %arrayHLS_data_setti_112, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 285 'load' 'arrayHLS_data_setti_135' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>

State 20 <SV = 19> <Delay = 3.15>
ST_20 : Operation 286 [1/1] (1.38ns)   --->   "%tmp_135 = add i14 1, %tmp_134" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 286 'add' 'tmp_135' <Predicate = true> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 287 [1/1] (0.00ns)   --->   "%tmp_138_cast = sext i14 %tmp_135 to i64" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 287 'sext' 'tmp_138_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 288 [1/1] (0.00ns)   --->   "%arrayHLS_data_setti_72 = getelementptr [5700 x float]* %arrayHLS_Stub_data_settings_sinh_etaRegions_s, i64 0, i64 %tmp_138_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 288 'getelementptr' 'arrayHLS_data_setti_72' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 289 [1/1] (1.38ns)   --->   "%tmp_136 = add i14 2, %tmp_134" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 289 'add' 'tmp_136' <Predicate = true> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 290 [1/1] (0.00ns)   --->   "%tmp_139_cast = sext i14 %tmp_136 to i64" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 290 'sext' 'tmp_139_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 291 [1/1] (0.00ns)   --->   "%arrayHLS_data_setti_73 = getelementptr [5700 x float]* %arrayHLS_Stub_data_settings_sinh_etaRegions_s, i64 0, i64 %tmp_139_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 291 'getelementptr' 'arrayHLS_data_setti_73' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 292 [1/1] (1.77ns)   --->   "store float %arrayHLS_data_setti_118, float* %arrayHLS_data_setti_72, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 292 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_20 : Operation 293 [1/1] (1.77ns)   --->   "store float %arrayHLS_data_setti_119, float* %arrayHLS_data_setti_73, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 293 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_20 : Operation 294 [1/2] (1.77ns)   --->   "%arrayHLS_data_setti_135 = load float* %arrayHLS_data_setti_112, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 294 'load' 'arrayHLS_data_setti_135' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>

State 21 <SV = 20> <Delay = 3.15>
ST_21 : Operation 295 [1/1] (1.38ns)   --->   "%tmp_137 = add i14 3, %tmp_134" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 295 'add' 'tmp_137' <Predicate = true> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 296 [1/1] (0.00ns)   --->   "%tmp_140_cast = sext i14 %tmp_137 to i64" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 296 'sext' 'tmp_140_cast' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 297 [1/1] (0.00ns)   --->   "%arrayHLS_data_setti_74 = getelementptr [5700 x float]* %arrayHLS_Stub_data_settings_sinh_etaRegions_s, i64 0, i64 %tmp_140_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 297 'getelementptr' 'arrayHLS_data_setti_74' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 298 [1/1] (1.38ns)   --->   "%tmp_138 = add i14 4, %tmp_134" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 298 'add' 'tmp_138' <Predicate = true> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 299 [1/1] (0.00ns)   --->   "%tmp_141_cast = sext i14 %tmp_138 to i64" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 299 'sext' 'tmp_141_cast' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 300 [1/1] (0.00ns)   --->   "%arrayHLS_data_setti_75 = getelementptr [5700 x float]* %arrayHLS_Stub_data_settings_sinh_etaRegions_s, i64 0, i64 %tmp_141_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 300 'getelementptr' 'arrayHLS_data_setti_75' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 301 [1/1] (1.77ns)   --->   "store float %arrayHLS_data_setti_120, float* %arrayHLS_data_setti_74, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 301 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_21 : Operation 302 [1/1] (1.77ns)   --->   "store float %arrayHLS_data_setti_121, float* %arrayHLS_data_setti_75, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 302 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>

State 22 <SV = 21> <Delay = 3.15>
ST_22 : Operation 303 [1/1] (1.38ns)   --->   "%tmp_139 = add i14 5, %tmp_134" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 303 'add' 'tmp_139' <Predicate = true> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 304 [1/1] (0.00ns)   --->   "%tmp_142_cast = sext i14 %tmp_139 to i64" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 304 'sext' 'tmp_142_cast' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 305 [1/1] (0.00ns)   --->   "%arrayHLS_data_setti_76 = getelementptr [5700 x float]* %arrayHLS_Stub_data_settings_sinh_etaRegions_s, i64 0, i64 %tmp_142_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 305 'getelementptr' 'arrayHLS_data_setti_76' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 306 [1/1] (1.38ns)   --->   "%tmp_140 = add i14 6, %tmp_134" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 306 'add' 'tmp_140' <Predicate = true> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 307 [1/1] (0.00ns)   --->   "%tmp_143_cast = sext i14 %tmp_140 to i64" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 307 'sext' 'tmp_143_cast' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 308 [1/1] (0.00ns)   --->   "%arrayHLS_data_setti_77 = getelementptr [5700 x float]* %arrayHLS_Stub_data_settings_sinh_etaRegions_s, i64 0, i64 %tmp_143_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 308 'getelementptr' 'arrayHLS_data_setti_77' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 309 [1/1] (1.77ns)   --->   "store float %arrayHLS_data_setti_122, float* %arrayHLS_data_setti_76, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 309 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_22 : Operation 310 [1/1] (1.77ns)   --->   "store float %arrayHLS_data_setti_123, float* %arrayHLS_data_setti_77, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 310 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>

State 23 <SV = 22> <Delay = 3.15>
ST_23 : Operation 311 [1/1] (1.38ns)   --->   "%tmp_141 = add i14 7, %tmp_134" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 311 'add' 'tmp_141' <Predicate = true> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 312 [1/1] (0.00ns)   --->   "%tmp_144_cast = sext i14 %tmp_141 to i64" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 312 'sext' 'tmp_144_cast' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 313 [1/1] (0.00ns)   --->   "%arrayHLS_data_setti_78 = getelementptr [5700 x float]* %arrayHLS_Stub_data_settings_sinh_etaRegions_s, i64 0, i64 %tmp_144_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 313 'getelementptr' 'arrayHLS_data_setti_78' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 314 [1/1] (1.38ns)   --->   "%tmp_142 = add i14 8, %tmp_134" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 314 'add' 'tmp_142' <Predicate = true> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 315 [1/1] (0.00ns)   --->   "%tmp_145_cast = sext i14 %tmp_142 to i64" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 315 'sext' 'tmp_145_cast' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 316 [1/1] (0.00ns)   --->   "%arrayHLS_data_setti_79 = getelementptr [5700 x float]* %arrayHLS_Stub_data_settings_sinh_etaRegions_s, i64 0, i64 %tmp_145_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 316 'getelementptr' 'arrayHLS_data_setti_79' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 317 [1/1] (1.77ns)   --->   "store float %arrayHLS_data_setti_124, float* %arrayHLS_data_setti_78, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 317 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_23 : Operation 318 [1/1] (1.77ns)   --->   "store float %arrayHLS_data_setti_125, float* %arrayHLS_data_setti_79, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 318 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>

State 24 <SV = 23> <Delay = 3.15>
ST_24 : Operation 319 [1/1] (1.38ns)   --->   "%tmp_143 = add i14 9, %tmp_134" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 319 'add' 'tmp_143' <Predicate = true> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 320 [1/1] (0.00ns)   --->   "%tmp_146_cast = sext i14 %tmp_143 to i64" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 320 'sext' 'tmp_146_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 321 [1/1] (0.00ns)   --->   "%arrayHLS_data_setti_80 = getelementptr [5700 x float]* %arrayHLS_Stub_data_settings_sinh_etaRegions_s, i64 0, i64 %tmp_146_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 321 'getelementptr' 'arrayHLS_data_setti_80' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 322 [1/1] (1.38ns)   --->   "%tmp_144 = add i14 10, %tmp_134" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 322 'add' 'tmp_144' <Predicate = true> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 323 [1/1] (0.00ns)   --->   "%tmp_147_cast = sext i14 %tmp_144 to i64" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 323 'sext' 'tmp_147_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 324 [1/1] (0.00ns)   --->   "%arrayHLS_data_setti_81 = getelementptr [5700 x float]* %arrayHLS_Stub_data_settings_sinh_etaRegions_s, i64 0, i64 %tmp_147_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 324 'getelementptr' 'arrayHLS_data_setti_81' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 325 [1/1] (1.77ns)   --->   "store float %arrayHLS_data_setti_126, float* %arrayHLS_data_setti_80, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 325 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_24 : Operation 326 [1/1] (1.77ns)   --->   "store float %arrayHLS_data_setti_127, float* %arrayHLS_data_setti_81, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 326 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>

State 25 <SV = 24> <Delay = 3.15>
ST_25 : Operation 327 [1/1] (1.38ns)   --->   "%tmp_145 = add i14 11, %tmp_134" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 327 'add' 'tmp_145' <Predicate = true> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 328 [1/1] (0.00ns)   --->   "%tmp_148_cast = sext i14 %tmp_145 to i64" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 328 'sext' 'tmp_148_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 329 [1/1] (0.00ns)   --->   "%arrayHLS_data_setti_82 = getelementptr [5700 x float]* %arrayHLS_Stub_data_settings_sinh_etaRegions_s, i64 0, i64 %tmp_148_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 329 'getelementptr' 'arrayHLS_data_setti_82' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 330 [1/1] (1.38ns)   --->   "%tmp_146 = add i14 12, %tmp_134" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 330 'add' 'tmp_146' <Predicate = true> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 331 [1/1] (0.00ns)   --->   "%tmp_149_cast = sext i14 %tmp_146 to i64" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 331 'sext' 'tmp_149_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 332 [1/1] (0.00ns)   --->   "%arrayHLS_data_setti_83 = getelementptr [5700 x float]* %arrayHLS_Stub_data_settings_sinh_etaRegions_s, i64 0, i64 %tmp_149_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 332 'getelementptr' 'arrayHLS_data_setti_83' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 333 [1/1] (1.77ns)   --->   "store float %arrayHLS_data_setti_128, float* %arrayHLS_data_setti_82, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 333 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_25 : Operation 334 [1/1] (1.77ns)   --->   "store float %arrayHLS_data_setti_129, float* %arrayHLS_data_setti_83, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 334 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>

State 26 <SV = 25> <Delay = 3.15>
ST_26 : Operation 335 [1/1] (1.38ns)   --->   "%tmp_147 = add i14 13, %tmp_134" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 335 'add' 'tmp_147' <Predicate = true> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 336 [1/1] (0.00ns)   --->   "%tmp_150_cast = sext i14 %tmp_147 to i64" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 336 'sext' 'tmp_150_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 337 [1/1] (0.00ns)   --->   "%arrayHLS_data_setti_84 = getelementptr [5700 x float]* %arrayHLS_Stub_data_settings_sinh_etaRegions_s, i64 0, i64 %tmp_150_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 337 'getelementptr' 'arrayHLS_data_setti_84' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 338 [1/1] (1.38ns)   --->   "%tmp_148 = add i14 14, %tmp_134" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 338 'add' 'tmp_148' <Predicate = true> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 339 [1/1] (0.00ns)   --->   "%tmp_151_cast = sext i14 %tmp_148 to i64" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 339 'sext' 'tmp_151_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 340 [1/1] (0.00ns)   --->   "%arrayHLS_data_setti_85 = getelementptr [5700 x float]* %arrayHLS_Stub_data_settings_sinh_etaRegions_s, i64 0, i64 %tmp_151_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 340 'getelementptr' 'arrayHLS_data_setti_85' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 341 [1/1] (1.77ns)   --->   "store float %arrayHLS_data_setti_130, float* %arrayHLS_data_setti_84, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 341 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_26 : Operation 342 [1/1] (1.77ns)   --->   "store float %arrayHLS_data_setti_131, float* %arrayHLS_data_setti_85, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 342 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>

State 27 <SV = 26> <Delay = 3.15>
ST_27 : Operation 343 [1/1] (1.38ns)   --->   "%tmp_149 = add i14 15, %tmp_134" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 343 'add' 'tmp_149' <Predicate = true> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 344 [1/1] (0.00ns)   --->   "%tmp_152_cast = sext i14 %tmp_149 to i64" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 344 'sext' 'tmp_152_cast' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 345 [1/1] (0.00ns)   --->   "%arrayHLS_data_setti_86 = getelementptr [5700 x float]* %arrayHLS_Stub_data_settings_sinh_etaRegions_s, i64 0, i64 %tmp_152_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 345 'getelementptr' 'arrayHLS_data_setti_86' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 346 [1/1] (1.38ns)   --->   "%tmp_150 = add i14 16, %tmp_134" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 346 'add' 'tmp_150' <Predicate = true> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 347 [1/1] (0.00ns)   --->   "%tmp_153_cast = sext i14 %tmp_150 to i64" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 347 'sext' 'tmp_153_cast' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 348 [1/1] (0.00ns)   --->   "%arrayHLS_data_setti_87 = getelementptr [5700 x float]* %arrayHLS_Stub_data_settings_sinh_etaRegions_s, i64 0, i64 %tmp_153_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 348 'getelementptr' 'arrayHLS_data_setti_87' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 349 [1/1] (1.77ns)   --->   "store float %arrayHLS_data_setti_132, float* %arrayHLS_data_setti_86, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 349 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_27 : Operation 350 [1/1] (1.77ns)   --->   "store float %arrayHLS_data_setti_133, float* %arrayHLS_data_setti_87, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 350 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>

State 28 <SV = 27> <Delay = 3.15>
ST_28 : Operation 351 [1/1] (1.38ns)   --->   "%tmp_151 = add i14 17, %tmp_134" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 351 'add' 'tmp_151' <Predicate = true> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 352 [1/1] (0.00ns)   --->   "%tmp_154_cast = sext i14 %tmp_151 to i64" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 352 'sext' 'tmp_154_cast' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 353 [1/1] (0.00ns)   --->   "%arrayHLS_data_setti_88 = getelementptr [5700 x float]* %arrayHLS_Stub_data_settings_sinh_etaRegions_s, i64 0, i64 %tmp_154_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 353 'getelementptr' 'arrayHLS_data_setti_88' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 354 [1/1] (1.38ns)   --->   "%tmp_152 = add i14 18, %tmp_134" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 354 'add' 'tmp_152' <Predicate = true> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 355 [1/1] (0.00ns)   --->   "%tmp_155_cast = sext i14 %tmp_152 to i64" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 355 'sext' 'tmp_155_cast' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 356 [1/1] (0.00ns)   --->   "%arrayHLS_data_setti_89 = getelementptr [5700 x float]* %arrayHLS_Stub_data_settings_sinh_etaRegions_s, i64 0, i64 %tmp_155_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 356 'getelementptr' 'arrayHLS_data_setti_89' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 357 [1/1] (1.77ns)   --->   "store float %arrayHLS_data_setti_134, float* %arrayHLS_data_setti_88, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 357 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_28 : Operation 358 [1/1] (1.77ns)   --->   "store float %arrayHLS_data_setti_135, float* %arrayHLS_data_setti_89, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 358 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 300> <RAM>
ST_28 : Operation 359 [1/1] (0.00ns)   --->   "br label %.preheader" [lr_standaloneHLS/.settings/LRutilityHLS.h:95]   --->   Operation 359 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.39ns
The critical path consists of the following:
	wire read on port 'arrayHLS_Stub_data_settings_chosenRofPhi_offset' [26]  (0 ns)
	'add' operation ('tmp_s', lr_standaloneHLS/.settings/LRutilityHLS.h:96) [32]  (1.39 ns)

 <State 2>: 3.09ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', lr_standaloneHLS/.settings/LRutilityHLS.h:93) [45]  (0 ns)
	'add' operation ('tmp_132', lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94) [51]  (1.32 ns)
	'getelementptr' operation ('arrayHLS_data_r_ad', lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94) [53]  (0 ns)
	'load' operation ('arrayHLS_data_r_lo', lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94) on array 'arrayHLS_Stub_data_r_s' [59]  (1.77 ns)

 <State 3>: 5.58ns
The critical path consists of the following:
	'load' operation ('arrayHLS_data_r_lo', lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94) on array 'arrayHLS_Stub_data_r_s' [59]  (1.77 ns)
	'fcmp' operation ('tmp_66', lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94) [70]  (3.48 ns)
	'and' operation ('tmp_67', lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94) [71]  (0.337 ns)

 <State 4>: 5.58ns
The critical path consists of the following:
	'load' operation ('arrayHLS_data_phi_6', lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94) on array 'arrayHLS_Stub_data_phi_s' [74]  (1.77 ns)
	'fcmp' operation ('tmp_75', lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94) [85]  (3.48 ns)
	'and' operation ('tmp_76', lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94) [86]  (0.337 ns)

 <State 5>: 5.58ns
The critical path consists of the following:
	'load' operation ('arrayHLS_data_z_lo', lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94) on array 'arrayHLS_Stub_data_z_s' [89]  (1.77 ns)
	'fcmp' operation ('tmp_84', lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94) [100]  (3.48 ns)
	'and' operation ('tmp_85', lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94) [101]  (0.337 ns)

 <State 6>: 2.91ns
The critical path consists of the following:
	'load' operation ('arrayHLS_data_layer_5', lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94) on array 'arrayHLS_Stub_data_layerId_s' [104]  (1.77 ns)
	'icmp' operation ('tmp_1', lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94) [105]  (1.14 ns)

 <State 7>: 1.2ns
The critical path consists of the following:
	'load' operation ('arrayHLS_data_psMod_5', lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94) on array 'arrayHLS_Stub_data_psModule_s' [108]  (0.864 ns)
	'xor' operation ('tmp_i', lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94) [109]  (0.337 ns)

 <State 8>: 1.2ns
The critical path consists of the following:
	'load' operation ('arrayHLS_data_barre_5', lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94) on array 'arrayHLS_Stub_data_barrel_s' [112]  (0.864 ns)
	'xor' operation ('tmp1_i', lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94) [113]  (0.337 ns)

 <State 9>: 2.87ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('i', lr_standaloneHLS/.settings/LRutilityHLS.h:93) ('j', lr_standaloneHLS/.settings/LRutilityHLS.h:96) [118]  (0 ns)
	'add' operation ('j', lr_standaloneHLS/.settings/LRutilityHLS.h:96) [192]  (1.49 ns)
	'add' operation ('tmp_153', lr_standaloneHLS/.settings/LRutilityHLS.h:96) [194]  (1.39 ns)

 <State 10>: 6.91ns
The critical path consists of the following:
	'mul' operation of DSP[198] ('tmp_154', lr_standaloneHLS/.settings/LRutilityHLS.h:96) [198]  (3.75 ns)
	'add' operation ('tmp_155', lr_standaloneHLS/.settings/LRutilityHLS.h:96) [201]  (1.39 ns)
	'getelementptr' operation ('arrayHLS_data_setti_95', lr_standaloneHLS/.settings/LRutilityHLS.h:96) [203]  (0 ns)
	'load' operation ('arrayHLS_data_setti_118', lr_standaloneHLS/.settings/LRutilityHLS.h:96) on array 'arrayHLS_Stub_data_settings_sinh_etaRegions_s' [269]  (1.77 ns)

 <State 11>: 3.54ns
The critical path consists of the following:
	'load' operation ('arrayHLS_data_setti_115', lr_standaloneHLS/.settings/LRutilityHLS.h:96) on array 'arrayHLS_Stub_data_settings_chosenRofPhi_s' [263]  (1.77 ns)
	'store' operation (lr_standaloneHLS/.settings/LRutilityHLS.h:96) of variable 'arrayHLS_data_setti_115', lr_standaloneHLS/.settings/LRutilityHLS.h:96 on array 'arrayHLS_Stub_data_settings_chosenRofPhi_s' [264]  (1.77 ns)

 <State 12>: 3.16ns
The critical path consists of the following:
	'add' operation ('tmp_158', lr_standaloneHLS/.settings/LRutilityHLS.h:96) [210]  (1.39 ns)
	'getelementptr' operation ('arrayHLS_data_setti_98', lr_standaloneHLS/.settings/LRutilityHLS.h:96) [212]  (0 ns)
	'load' operation ('arrayHLS_data_setti_121', lr_standaloneHLS/.settings/LRutilityHLS.h:96) on array 'arrayHLS_Stub_data_settings_sinh_etaRegions_s' [275]  (1.77 ns)

 <State 13>: 3.16ns
The critical path consists of the following:
	'add' operation ('tmp_160', lr_standaloneHLS/.settings/LRutilityHLS.h:96) [216]  (1.39 ns)
	'getelementptr' operation ('arrayHLS_data_setti_100', lr_standaloneHLS/.settings/LRutilityHLS.h:96) [218]  (0 ns)
	'load' operation ('arrayHLS_data_setti_123', lr_standaloneHLS/.settings/LRutilityHLS.h:96) on array 'arrayHLS_Stub_data_settings_sinh_etaRegions_s' [279]  (1.77 ns)

 <State 14>: 3.16ns
The critical path consists of the following:
	'add' operation ('tmp_162', lr_standaloneHLS/.settings/LRutilityHLS.h:96) [222]  (1.39 ns)
	'getelementptr' operation ('arrayHLS_data_setti_102', lr_standaloneHLS/.settings/LRutilityHLS.h:96) [224]  (0 ns)
	'load' operation ('arrayHLS_data_setti_125', lr_standaloneHLS/.settings/LRutilityHLS.h:96) on array 'arrayHLS_Stub_data_settings_sinh_etaRegions_s' [283]  (1.77 ns)

 <State 15>: 3.16ns
The critical path consists of the following:
	'add' operation ('tmp_164', lr_standaloneHLS/.settings/LRutilityHLS.h:96) [228]  (1.39 ns)
	'getelementptr' operation ('arrayHLS_data_setti_104', lr_standaloneHLS/.settings/LRutilityHLS.h:96) [230]  (0 ns)
	'load' operation ('arrayHLS_data_setti_127', lr_standaloneHLS/.settings/LRutilityHLS.h:96) on array 'arrayHLS_Stub_data_settings_sinh_etaRegions_s' [287]  (1.77 ns)

 <State 16>: 3.16ns
The critical path consists of the following:
	'add' operation ('tmp_166', lr_standaloneHLS/.settings/LRutilityHLS.h:96) [234]  (1.39 ns)
	'getelementptr' operation ('arrayHLS_data_setti_106', lr_standaloneHLS/.settings/LRutilityHLS.h:96) [236]  (0 ns)
	'load' operation ('arrayHLS_data_setti_129', lr_standaloneHLS/.settings/LRutilityHLS.h:96) on array 'arrayHLS_Stub_data_settings_sinh_etaRegions_s' [291]  (1.77 ns)

 <State 17>: 3.16ns
The critical path consists of the following:
	'add' operation ('tmp_168', lr_standaloneHLS/.settings/LRutilityHLS.h:96) [240]  (1.39 ns)
	'getelementptr' operation ('arrayHLS_data_setti_108', lr_standaloneHLS/.settings/LRutilityHLS.h:96) [242]  (0 ns)
	'load' operation ('arrayHLS_data_setti_131', lr_standaloneHLS/.settings/LRutilityHLS.h:96) on array 'arrayHLS_Stub_data_settings_sinh_etaRegions_s' [295]  (1.77 ns)

 <State 18>: 3.16ns
The critical path consists of the following:
	'add' operation ('tmp_170', lr_standaloneHLS/.settings/LRutilityHLS.h:96) [246]  (1.39 ns)
	'getelementptr' operation ('arrayHLS_data_setti_110', lr_standaloneHLS/.settings/LRutilityHLS.h:96) [248]  (0 ns)
	'load' operation ('arrayHLS_data_setti_133', lr_standaloneHLS/.settings/LRutilityHLS.h:96) on array 'arrayHLS_Stub_data_settings_sinh_etaRegions_s' [299]  (1.77 ns)

 <State 19>: 5.52ns
The critical path consists of the following:
	'mul' operation of DSP[127] ('tmp_134', lr_standaloneHLS/.settings/LRutilityHLS.h:96) [127]  (3.75 ns)
	'getelementptr' operation ('arrayHLS_data_setti_71', lr_standaloneHLS/.settings/LRutilityHLS.h:96) [129]  (0 ns)
	'store' operation (lr_standaloneHLS/.settings/LRutilityHLS.h:96) of variable 'arrayHLS_data_setti_117', lr_standaloneHLS/.settings/LRutilityHLS.h:96 on array 'arrayHLS_Stub_data_settings_sinh_etaRegions_s' [268]  (1.77 ns)

 <State 20>: 3.16ns
The critical path consists of the following:
	'add' operation ('tmp_135', lr_standaloneHLS/.settings/LRutilityHLS.h:96) [130]  (1.39 ns)
	'getelementptr' operation ('arrayHLS_data_setti_72', lr_standaloneHLS/.settings/LRutilityHLS.h:96) [132]  (0 ns)
	'store' operation (lr_standaloneHLS/.settings/LRutilityHLS.h:96) of variable 'arrayHLS_data_setti_118', lr_standaloneHLS/.settings/LRutilityHLS.h:96 on array 'arrayHLS_Stub_data_settings_sinh_etaRegions_s' [270]  (1.77 ns)

 <State 21>: 3.16ns
The critical path consists of the following:
	'add' operation ('tmp_137', lr_standaloneHLS/.settings/LRutilityHLS.h:96) [136]  (1.39 ns)
	'getelementptr' operation ('arrayHLS_data_setti_74', lr_standaloneHLS/.settings/LRutilityHLS.h:96) [138]  (0 ns)
	'store' operation (lr_standaloneHLS/.settings/LRutilityHLS.h:96) of variable 'arrayHLS_data_setti_120', lr_standaloneHLS/.settings/LRutilityHLS.h:96 on array 'arrayHLS_Stub_data_settings_sinh_etaRegions_s' [274]  (1.77 ns)

 <State 22>: 3.16ns
The critical path consists of the following:
	'add' operation ('tmp_139', lr_standaloneHLS/.settings/LRutilityHLS.h:96) [142]  (1.39 ns)
	'getelementptr' operation ('arrayHLS_data_setti_76', lr_standaloneHLS/.settings/LRutilityHLS.h:96) [144]  (0 ns)
	'store' operation (lr_standaloneHLS/.settings/LRutilityHLS.h:96) of variable 'arrayHLS_data_setti_122', lr_standaloneHLS/.settings/LRutilityHLS.h:96 on array 'arrayHLS_Stub_data_settings_sinh_etaRegions_s' [278]  (1.77 ns)

 <State 23>: 3.16ns
The critical path consists of the following:
	'add' operation ('tmp_141', lr_standaloneHLS/.settings/LRutilityHLS.h:96) [148]  (1.39 ns)
	'getelementptr' operation ('arrayHLS_data_setti_78', lr_standaloneHLS/.settings/LRutilityHLS.h:96) [150]  (0 ns)
	'store' operation (lr_standaloneHLS/.settings/LRutilityHLS.h:96) of variable 'arrayHLS_data_setti_124', lr_standaloneHLS/.settings/LRutilityHLS.h:96 on array 'arrayHLS_Stub_data_settings_sinh_etaRegions_s' [282]  (1.77 ns)

 <State 24>: 3.16ns
The critical path consists of the following:
	'add' operation ('tmp_143', lr_standaloneHLS/.settings/LRutilityHLS.h:96) [154]  (1.39 ns)
	'getelementptr' operation ('arrayHLS_data_setti_80', lr_standaloneHLS/.settings/LRutilityHLS.h:96) [156]  (0 ns)
	'store' operation (lr_standaloneHLS/.settings/LRutilityHLS.h:96) of variable 'arrayHLS_data_setti_126', lr_standaloneHLS/.settings/LRutilityHLS.h:96 on array 'arrayHLS_Stub_data_settings_sinh_etaRegions_s' [286]  (1.77 ns)

 <State 25>: 3.16ns
The critical path consists of the following:
	'add' operation ('tmp_145', lr_standaloneHLS/.settings/LRutilityHLS.h:96) [160]  (1.39 ns)
	'getelementptr' operation ('arrayHLS_data_setti_82', lr_standaloneHLS/.settings/LRutilityHLS.h:96) [162]  (0 ns)
	'store' operation (lr_standaloneHLS/.settings/LRutilityHLS.h:96) of variable 'arrayHLS_data_setti_128', lr_standaloneHLS/.settings/LRutilityHLS.h:96 on array 'arrayHLS_Stub_data_settings_sinh_etaRegions_s' [290]  (1.77 ns)

 <State 26>: 3.16ns
The critical path consists of the following:
	'add' operation ('tmp_147', lr_standaloneHLS/.settings/LRutilityHLS.h:96) [166]  (1.39 ns)
	'getelementptr' operation ('arrayHLS_data_setti_84', lr_standaloneHLS/.settings/LRutilityHLS.h:96) [168]  (0 ns)
	'store' operation (lr_standaloneHLS/.settings/LRutilityHLS.h:96) of variable 'arrayHLS_data_setti_130', lr_standaloneHLS/.settings/LRutilityHLS.h:96 on array 'arrayHLS_Stub_data_settings_sinh_etaRegions_s' [294]  (1.77 ns)

 <State 27>: 3.16ns
The critical path consists of the following:
	'add' operation ('tmp_149', lr_standaloneHLS/.settings/LRutilityHLS.h:96) [172]  (1.39 ns)
	'getelementptr' operation ('arrayHLS_data_setti_86', lr_standaloneHLS/.settings/LRutilityHLS.h:96) [174]  (0 ns)
	'store' operation (lr_standaloneHLS/.settings/LRutilityHLS.h:96) of variable 'arrayHLS_data_setti_132', lr_standaloneHLS/.settings/LRutilityHLS.h:96 on array 'arrayHLS_Stub_data_settings_sinh_etaRegions_s' [298]  (1.77 ns)

 <State 28>: 3.16ns
The critical path consists of the following:
	'add' operation ('tmp_151', lr_standaloneHLS/.settings/LRutilityHLS.h:96) [178]  (1.39 ns)
	'getelementptr' operation ('arrayHLS_data_setti_88', lr_standaloneHLS/.settings/LRutilityHLS.h:96) [180]  (0 ns)
	'store' operation (lr_standaloneHLS/.settings/LRutilityHLS.h:96) of variable 'arrayHLS_data_setti_134', lr_standaloneHLS/.settings/LRutilityHLS.h:96 on array 'arrayHLS_Stub_data_settings_sinh_etaRegions_s' [302]  (1.77 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
