Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.4 (win64) Build 353583 Mon Dec  9 17:49:19 MST 2013
| Date         : Thu Oct 16 16:32:33 2014
| Host         : Ian-Penn running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file tubiiDelay_v2_0_control_sets_placed.rpt
| Design       : tubiiDelay_v2_0
| Device       : xc7z010
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     6 |
| Minimum Number of register sites lost to control set restrictions |    13 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             167 |           68 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               4 |            1 |
| Yes          | No                    | No                     |              32 |            8 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              64 |           16 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------+-------------------------------------+----------------------------------------------------+------------------+----------------+
|       Clock Signal      |            Enable Signal            |                  Set/Reset Signal                  | Slice Load Count | Bel Load Count |
+-------------------------+-------------------------------------+----------------------------------------------------+------------------+----------------+
|  extClock_IBUF_BUFG     |                                     |                                                    |                1 |              2 |
|  s00_axi_aclk_IBUF_BUFG |                                     | tubiiDelay_v2_0_S00_AXI_inst/n_0_axi_awaddr[3]_i_1 |                1 |              4 |
|  extClock_IBUF_BUFG     | tubiiDelay_v2_0_S00_AXI_inst/p_0_in |                                                    |                8 |             32 |
|  extClock_IBUF_BUFG     | tubiiDelay_v2_0_S00_AXI_inst/p_0_in | tubiiDelay_v2_0_S00_AXI_inst/slv_sig1              |                8 |             32 |
|  extClock_IBUF_BUFG     | inputSignal_IBUF                    | tubiiDelay_v2_0_S00_AXI_inst/slv_sig1              |                8 |             32 |
|  s00_axi_aclk_IBUF_BUFG |                                     |                                                    |               67 |            165 |
+-------------------------+-------------------------------------+----------------------------------------------------+------------------+----------------+


