Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.2 (lin64) Build 2615518 Fri Aug  9 15:53:29 MDT 2019
| Date         : Wed Sep 11 00:39:15 2019
| Host         : DESOLATION running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file design_main_wrapper_timing_summary_routed.rpt -pb design_main_wrapper_timing_summary_routed.pb -rpx design_main_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_main_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     40.055        0.000                      0                  198        0.164        0.000                      0                  198       41.160        0.000                       0                   126  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        40.055        0.000                      0                  198        0.164        0.000                      0                  198       41.160        0.000                       0                   126  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       40.055ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             40.055ns  (required time - arrival time)
  Source:                 design_main_i/timer_0/U0/intOut_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            design_main_i/binary_bcd_0/U0/binary_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.660ns  (sys_clk_pin fall@41.660ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.576ns  (logic 0.580ns (36.791%)  route 0.996ns (63.209%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 46.530 - 41.660 ) 
    Source Clock Delay      (SCD):    5.167ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.623     5.167    design_main_i/timer_0/U0/clk
    SLICE_X61Y90         FDRE                                         r  design_main_i/timer_0/U0/intOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y90         FDRE (Prop_fdre_C_Q)         0.456     5.623 r  design_main_i/timer_0/U0/intOut_reg[0]/Q
                         net (fo=1, routed)           0.996     6.619    design_main_i/binary_bcd_0/U0/binary_in[0]
    SLICE_X61Y89         LUT2 (Prop_lut2_I1_O)        0.124     6.743 r  design_main_i/binary_bcd_0/U0/binary[0]_i_1/O
                         net (fo=1, routed)           0.000     6.743    design_main_i/binary_bcd_0/U0/binary[0]_i_1_n_0
    SLICE_X61Y89         FDRE                                         r  design_main_i/binary_bcd_0/U0/binary_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  sysclk (IN)
                         net (fo=0)                   0.000    41.660    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    43.066 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    44.934    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.025 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.506    46.530    design_main_i/binary_bcd_0/U0/clk
    SLICE_X61Y89         FDRE                                         r  design_main_i/binary_bcd_0/U0/binary_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.271    46.802    
                         clock uncertainty           -0.035    46.766    
    SLICE_X61Y89         FDRE (Setup_fdre_C_D)        0.032    46.798    design_main_i/binary_bcd_0/U0/binary_reg[0]
  -------------------------------------------------------------------
                         required time                         46.798    
                         arrival time                          -6.743    
  -------------------------------------------------------------------
                         slack                                 40.055    

Slack (MET) :             40.103ns  (required time - arrival time)
  Source:                 design_main_i/timer_0/U0/intOut_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            design_main_i/binary_bcd_0/U0/binary_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.660ns  (sys_clk_pin fall@41.660ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.519ns  (logic 0.715ns (47.067%)  route 0.804ns (52.933%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 46.532 - 41.660 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.624     5.168    design_main_i/timer_0/U0/clk
    SLICE_X61Y92         FDRE                                         r  design_main_i/timer_0/U0/intOut_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y92         FDRE (Prop_fdre_C_Q)         0.419     5.587 r  design_main_i/timer_0/U0/intOut_reg[15]/Q
                         net (fo=1, routed)           0.804     6.391    design_main_i/binary_bcd_0/U0/binary_in[15]
    SLICE_X62Y92         LUT4 (Prop_lut4_I1_O)        0.296     6.687 r  design_main_i/binary_bcd_0/U0/binary[15]_i_1/O
                         net (fo=1, routed)           0.000     6.687    design_main_i/binary_bcd_0/U0/binary[15]_i_1_n_0
    SLICE_X62Y92         FDRE                                         r  design_main_i/binary_bcd_0/U0/binary_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  sysclk (IN)
                         net (fo=0)                   0.000    41.660    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    43.066 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    44.934    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.025 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.508    46.532    design_main_i/binary_bcd_0/U0/clk
    SLICE_X62Y92         FDRE                                         r  design_main_i/binary_bcd_0/U0/binary_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.257    46.790    
                         clock uncertainty           -0.035    46.754    
    SLICE_X62Y92         FDRE (Setup_fdre_C_D)        0.035    46.789    design_main_i/binary_bcd_0/U0/binary_reg[15]
  -------------------------------------------------------------------
                         required time                         46.789    
                         arrival time                          -6.687    
  -------------------------------------------------------------------
                         slack                                 40.103    

Slack (MET) :             40.108ns  (required time - arrival time)
  Source:                 design_main_i/timer_0/U0/intOut_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            design_main_i/binary_bcd_0/U0/binary_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.660ns  (sys_clk_pin fall@41.660ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.525ns  (logic 0.715ns (46.888%)  route 0.810ns (53.112%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 46.531 - 41.660 ) 
    Source Clock Delay      (SCD):    5.167ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.623     5.167    design_main_i/timer_0/U0/clk
    SLICE_X61Y90         FDRE                                         r  design_main_i/timer_0/U0/intOut_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y90         FDRE (Prop_fdre_C_Q)         0.419     5.586 r  design_main_i/timer_0/U0/intOut_reg[5]/Q
                         net (fo=1, routed)           0.810     6.395    design_main_i/binary_bcd_0/U0/binary_in[5]
    SLICE_X61Y91         LUT4 (Prop_lut4_I1_O)        0.296     6.691 r  design_main_i/binary_bcd_0/U0/binary[5]_i_1/O
                         net (fo=1, routed)           0.000     6.691    design_main_i/binary_bcd_0/U0/binary[5]_i_1_n_0
    SLICE_X61Y91         FDRE                                         r  design_main_i/binary_bcd_0/U0/binary_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  sysclk (IN)
                         net (fo=0)                   0.000    41.660    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    43.066 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    44.934    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.025 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.507    46.531    design_main_i/binary_bcd_0/U0/clk
    SLICE_X61Y91         FDRE                                         r  design_main_i/binary_bcd_0/U0/binary_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.271    46.803    
                         clock uncertainty           -0.035    46.767    
    SLICE_X61Y91         FDRE (Setup_fdre_C_D)        0.032    46.799    design_main_i/binary_bcd_0/U0/binary_reg[5]
  -------------------------------------------------------------------
                         required time                         46.799    
                         arrival time                          -6.691    
  -------------------------------------------------------------------
                         slack                                 40.108    

Slack (MET) :             40.227ns  (required time - arrival time)
  Source:                 design_main_i/timer_0/U0/intOut_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            design_main_i/binary_bcd_0/U0/binary_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.660ns  (sys_clk_pin fall@41.660ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.394ns  (logic 0.580ns (41.609%)  route 0.814ns (58.391%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 46.532 - 41.660 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.624     5.168    design_main_i/timer_0/U0/clk
    SLICE_X61Y92         FDRE                                         r  design_main_i/timer_0/U0/intOut_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y92         FDRE (Prop_fdre_C_Q)         0.456     5.624 r  design_main_i/timer_0/U0/intOut_reg[12]/Q
                         net (fo=1, routed)           0.814     6.437    design_main_i/binary_bcd_0/U0/binary_in[12]
    SLICE_X62Y92         LUT4 (Prop_lut4_I1_O)        0.124     6.561 r  design_main_i/binary_bcd_0/U0/binary[12]_i_1/O
                         net (fo=1, routed)           0.000     6.561    design_main_i/binary_bcd_0/U0/binary[12]_i_1_n_0
    SLICE_X62Y92         FDRE                                         r  design_main_i/binary_bcd_0/U0/binary_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  sysclk (IN)
                         net (fo=0)                   0.000    41.660    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    43.066 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    44.934    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.025 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.508    46.532    design_main_i/binary_bcd_0/U0/clk
    SLICE_X62Y92         FDRE                                         r  design_main_i/binary_bcd_0/U0/binary_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.257    46.790    
                         clock uncertainty           -0.035    46.754    
    SLICE_X62Y92         FDRE (Setup_fdre_C_D)        0.034    46.788    design_main_i/binary_bcd_0/U0/binary_reg[12]
  -------------------------------------------------------------------
                         required time                         46.788    
                         arrival time                          -6.561    
  -------------------------------------------------------------------
                         slack                                 40.227    

Slack (MET) :             40.327ns  (required time - arrival time)
  Source:                 design_main_i/timer_0/U0/intOut_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            design_main_i/binary_bcd_0/U0/binary_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.660ns  (sys_clk_pin fall@41.660ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.338ns  (logic 0.744ns (55.615%)  route 0.594ns (44.385%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 46.532 - 41.660 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.624     5.168    design_main_i/timer_0/U0/clk
    SLICE_X61Y92         FDRE                                         r  design_main_i/timer_0/U0/intOut_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y92         FDRE (Prop_fdre_C_Q)         0.419     5.587 r  design_main_i/timer_0/U0/intOut_reg[14]/Q
                         net (fo=1, routed)           0.594     6.180    design_main_i/binary_bcd_0/U0/binary_in[14]
    SLICE_X62Y92         LUT4 (Prop_lut4_I1_O)        0.325     6.505 r  design_main_i/binary_bcd_0/U0/binary[14]_i_1/O
                         net (fo=1, routed)           0.000     6.505    design_main_i/binary_bcd_0/U0/binary[14]_i_1_n_0
    SLICE_X62Y92         FDRE                                         r  design_main_i/binary_bcd_0/U0/binary_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  sysclk (IN)
                         net (fo=0)                   0.000    41.660    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    43.066 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    44.934    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.025 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.508    46.532    design_main_i/binary_bcd_0/U0/clk
    SLICE_X62Y92         FDRE                                         r  design_main_i/binary_bcd_0/U0/binary_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.257    46.790    
                         clock uncertainty           -0.035    46.754    
    SLICE_X62Y92         FDRE (Setup_fdre_C_D)        0.078    46.832    design_main_i/binary_bcd_0/U0/binary_reg[14]
  -------------------------------------------------------------------
                         required time                         46.832    
                         arrival time                          -6.505    
  -------------------------------------------------------------------
                         slack                                 40.327    

Slack (MET) :             40.336ns  (required time - arrival time)
  Source:                 design_main_i/timer_0/U0/intOut_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            design_main_i/binary_bcd_0/U0/binary_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.660ns  (sys_clk_pin fall@41.660ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.297ns  (logic 0.580ns (44.708%)  route 0.717ns (55.292%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 46.530 - 41.660 ) 
    Source Clock Delay      (SCD):    5.167ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.623     5.167    design_main_i/timer_0/U0/clk
    SLICE_X61Y90         FDRE                                         r  design_main_i/timer_0/U0/intOut_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y90         FDRE (Prop_fdre_C_Q)         0.456     5.623 r  design_main_i/timer_0/U0/intOut_reg[1]/Q
                         net (fo=1, routed)           0.717     6.340    design_main_i/binary_bcd_0/U0/binary_in[1]
    SLICE_X61Y89         LUT4 (Prop_lut4_I1_O)        0.124     6.464 r  design_main_i/binary_bcd_0/U0/binary[1]_i_1/O
                         net (fo=1, routed)           0.000     6.464    design_main_i/binary_bcd_0/U0/binary[1]_i_1_n_0
    SLICE_X61Y89         FDRE                                         r  design_main_i/binary_bcd_0/U0/binary_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  sysclk (IN)
                         net (fo=0)                   0.000    41.660    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    43.066 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    44.934    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.025 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.506    46.530    design_main_i/binary_bcd_0/U0/clk
    SLICE_X61Y89         FDRE                                         r  design_main_i/binary_bcd_0/U0/binary_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.271    46.802    
                         clock uncertainty           -0.035    46.766    
    SLICE_X61Y89         FDRE (Setup_fdre_C_D)        0.034    46.800    design_main_i/binary_bcd_0/U0/binary_reg[1]
  -------------------------------------------------------------------
                         required time                         46.800    
                         arrival time                          -6.464    
  -------------------------------------------------------------------
                         slack                                 40.336    

Slack (MET) :             40.339ns  (required time - arrival time)
  Source:                 design_main_i/timer_0/U0/intOut_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            design_main_i/binary_bcd_0/U0/binary_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.660ns  (sys_clk_pin fall@41.660ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.296ns  (logic 0.718ns (55.410%)  route 0.578ns (44.590%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 46.530 - 41.660 ) 
    Source Clock Delay      (SCD):    5.167ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.623     5.167    design_main_i/timer_0/U0/clk
    SLICE_X61Y90         FDRE                                         r  design_main_i/timer_0/U0/intOut_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y90         FDRE (Prop_fdre_C_Q)         0.419     5.586 r  design_main_i/timer_0/U0/intOut_reg[4]/Q
                         net (fo=1, routed)           0.578     6.163    design_main_i/binary_bcd_0/U0/binary_in[4]
    SLICE_X61Y89         LUT4 (Prop_lut4_I1_O)        0.299     6.462 r  design_main_i/binary_bcd_0/U0/binary[4]_i_1/O
                         net (fo=1, routed)           0.000     6.462    design_main_i/binary_bcd_0/U0/binary[4]_i_1_n_0
    SLICE_X61Y89         FDRE                                         r  design_main_i/binary_bcd_0/U0/binary_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  sysclk (IN)
                         net (fo=0)                   0.000    41.660    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    43.066 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    44.934    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.025 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.506    46.530    design_main_i/binary_bcd_0/U0/clk
    SLICE_X61Y89         FDRE                                         r  design_main_i/binary_bcd_0/U0/binary_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.271    46.802    
                         clock uncertainty           -0.035    46.766    
    SLICE_X61Y89         FDRE (Setup_fdre_C_D)        0.035    46.801    design_main_i/binary_bcd_0/U0/binary_reg[4]
  -------------------------------------------------------------------
                         required time                         46.801    
                         arrival time                          -6.462    
  -------------------------------------------------------------------
                         slack                                 40.339    

Slack (MET) :             40.349ns  (required time - arrival time)
  Source:                 design_main_i/timer_0/U0/intOut_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            design_main_i/binary_bcd_0/U0/binary_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.660ns  (sys_clk_pin fall@41.660ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.285ns  (logic 0.716ns (55.739%)  route 0.569ns (44.261%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 46.531 - 41.660 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.624     5.168    design_main_i/timer_0/U0/clk
    SLICE_X61Y92         FDRE                                         r  design_main_i/timer_0/U0/intOut_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y92         FDRE (Prop_fdre_C_Q)         0.419     5.587 r  design_main_i/timer_0/U0/intOut_reg[9]/Q
                         net (fo=1, routed)           0.569     6.155    design_main_i/binary_bcd_0/U0/binary_in[9]
    SLICE_X59Y92         LUT4 (Prop_lut4_I1_O)        0.297     6.452 r  design_main_i/binary_bcd_0/U0/binary[9]_i_1/O
                         net (fo=1, routed)           0.000     6.452    design_main_i/binary_bcd_0/U0/binary[9]_i_1_n_0
    SLICE_X59Y92         FDRE                                         r  design_main_i/binary_bcd_0/U0/binary_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  sysclk (IN)
                         net (fo=0)                   0.000    41.660    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    43.066 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    44.934    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.025 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.507    46.531    design_main_i/binary_bcd_0/U0/clk
    SLICE_X59Y92         FDRE                                         r  design_main_i/binary_bcd_0/U0/binary_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.271    46.803    
                         clock uncertainty           -0.035    46.767    
    SLICE_X59Y92         FDRE (Setup_fdre_C_D)        0.034    46.801    design_main_i/binary_bcd_0/U0/binary_reg[9]
  -------------------------------------------------------------------
                         required time                         46.801    
                         arrival time                          -6.452    
  -------------------------------------------------------------------
                         slack                                 40.349    

Slack (MET) :             40.406ns  (required time - arrival time)
  Source:                 design_main_i/timer_0/U0/intOut_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            design_main_i/binary_bcd_0/U0/binary_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.660ns  (sys_clk_pin fall@41.660ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.227ns  (logic 0.580ns (47.254%)  route 0.647ns (52.746%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 46.531 - 41.660 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.624     5.168    design_main_i/timer_0/U0/clk
    SLICE_X61Y92         FDRE                                         r  design_main_i/timer_0/U0/intOut_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y92         FDRE (Prop_fdre_C_Q)         0.456     5.624 r  design_main_i/timer_0/U0/intOut_reg[10]/Q
                         net (fo=1, routed)           0.647     6.271    design_main_i/binary_bcd_0/U0/binary_in[10]
    SLICE_X59Y92         LUT4 (Prop_lut4_I1_O)        0.124     6.395 r  design_main_i/binary_bcd_0/U0/binary[10]_i_1/O
                         net (fo=1, routed)           0.000     6.395    design_main_i/binary_bcd_0/U0/binary[10]_i_1_n_0
    SLICE_X59Y92         FDRE                                         r  design_main_i/binary_bcd_0/U0/binary_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  sysclk (IN)
                         net (fo=0)                   0.000    41.660    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    43.066 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    44.934    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.025 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.507    46.531    design_main_i/binary_bcd_0/U0/clk
    SLICE_X59Y92         FDRE                                         r  design_main_i/binary_bcd_0/U0/binary_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.271    46.803    
                         clock uncertainty           -0.035    46.767    
    SLICE_X59Y92         FDRE (Setup_fdre_C_D)        0.034    46.801    design_main_i/binary_bcd_0/U0/binary_reg[10]
  -------------------------------------------------------------------
                         required time                         46.801    
                         arrival time                          -6.395    
  -------------------------------------------------------------------
                         slack                                 40.406    

Slack (MET) :             40.412ns  (required time - arrival time)
  Source:                 design_main_i/timer_0/U0/intOut_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            design_main_i/binary_bcd_0/U0/binary_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.660ns  (sys_clk_pin fall@41.660ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.221ns  (logic 0.580ns (47.495%)  route 0.641ns (52.505%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 46.530 - 41.660 ) 
    Source Clock Delay      (SCD):    5.167ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.623     5.167    design_main_i/timer_0/U0/clk
    SLICE_X61Y90         FDRE                                         r  design_main_i/timer_0/U0/intOut_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y90         FDRE (Prop_fdre_C_Q)         0.456     5.623 r  design_main_i/timer_0/U0/intOut_reg[3]/Q
                         net (fo=1, routed)           0.641     6.264    design_main_i/binary_bcd_0/U0/binary_in[3]
    SLICE_X61Y89         LUT4 (Prop_lut4_I1_O)        0.124     6.388 r  design_main_i/binary_bcd_0/U0/binary[3]_i_1/O
                         net (fo=1, routed)           0.000     6.388    design_main_i/binary_bcd_0/U0/binary[3]_i_1_n_0
    SLICE_X61Y89         FDRE                                         r  design_main_i/binary_bcd_0/U0/binary_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  sysclk (IN)
                         net (fo=0)                   0.000    41.660    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    43.066 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    44.934    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.025 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.506    46.530    design_main_i/binary_bcd_0/U0/clk
    SLICE_X61Y89         FDRE                                         r  design_main_i/binary_bcd_0/U0/binary_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.271    46.802    
                         clock uncertainty           -0.035    46.766    
    SLICE_X61Y89         FDRE (Setup_fdre_C_D)        0.034    46.800    design_main_i/binary_bcd_0/U0/binary_reg[3]
  -------------------------------------------------------------------
                         required time                         46.800    
                         arrival time                          -6.388    
  -------------------------------------------------------------------
                         slack                                 40.412    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 design_main_i/binary_bcd_0/U0/bcds_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            design_main_i/binary_bcd_0/U0/bcds_out_reg_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@41.660ns - sys_clk_pin fall@41.660ns)
  Data Path Delay:        0.259ns  (logic 0.146ns (56.392%)  route 0.113ns (43.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns = ( 43.672 - 41.660 ) 
    Source Clock Delay      (SCD):    1.496ns = ( 43.156 - 41.660 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  sysclk (IN)
                         net (fo=0)                   0.000    41.660    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244    41.904 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634    42.538    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    42.564 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.592    43.156    design_main_i/binary_bcd_0/U0/clk
    SLICE_X63Y92         FDRE                                         r  design_main_i/binary_bcd_0/U0/bcds_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y92         FDRE (Prop_fdre_C_Q)         0.146    43.302 r  design_main_i/binary_bcd_0/U0/bcds_reg[2]/Q
                         net (fo=5, routed)           0.113    43.415    design_main_i/binary_bcd_0/U0/bcds_reg_n_0_[2]
    SLICE_X65Y92         FDRE                                         r  design_main_i/binary_bcd_0/U0/bcds_out_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  sysclk (IN)
                         net (fo=0)                   0.000    41.660    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.092 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689    42.780    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    42.809 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.862    43.672    design_main_i/binary_bcd_0/U0/clk
    SLICE_X65Y92         FDRE                                         r  design_main_i/binary_bcd_0/U0/bcds_out_reg_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.500    43.172    
    SLICE_X65Y92         FDRE (Hold_fdre_C_D)         0.079    43.251    design_main_i/binary_bcd_0/U0/bcds_out_reg_reg[2]
  -------------------------------------------------------------------
                         required time                        -43.251    
                         arrival time                          43.415    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 design_main_i/uint16_seg_coder_0/U0/counterDowni_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            design_main_i/uint16_seg_coder_0/U0/counterDowni_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.967%)  route 0.132ns (41.033%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.591     1.495    design_main_i/uint16_seg_coder_0/U0/clk
    SLICE_X65Y88         FDRE                                         r  design_main_i/uint16_seg_coder_0/U0/counterDowni_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y88         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  design_main_i/uint16_seg_coder_0/U0/counterDowni_reg[1]/Q
                         net (fo=7, routed)           0.132     1.767    design_main_i/uint16_seg_coder_0/U0/counterDowni_reg[1]
    SLICE_X64Y88         LUT5 (Prop_lut5_I1_O)        0.048     1.815 r  design_main_i/uint16_seg_coder_0/U0/counterDowni[4]_i_1/O
                         net (fo=1, routed)           0.000     1.815    design_main_i/uint16_seg_coder_0/U0/counterDowni[4]_i_1_n_0
    SLICE_X64Y88         FDRE                                         r  design_main_i/uint16_seg_coder_0/U0/counterDowni_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.861     2.011    design_main_i/uint16_seg_coder_0/U0/clk
    SLICE_X64Y88         FDRE                                         r  design_main_i/uint16_seg_coder_0/U0/counterDowni_reg[4]/C
                         clock pessimism             -0.503     1.508    
    SLICE_X64Y88         FDRE (Hold_fdre_C_D)         0.131     1.639    design_main_i/uint16_seg_coder_0/U0/counterDowni_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 design_main_i/binary_bcd_0/U0/bcds_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            design_main_i/binary_bcd_0/U0/bcds_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@41.660ns - sys_clk_pin fall@41.660ns)
  Data Path Delay:        0.305ns  (logic 0.195ns (63.939%)  route 0.110ns (36.062%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns = ( 43.672 - 41.660 ) 
    Source Clock Delay      (SCD):    1.496ns = ( 43.156 - 41.660 ) 
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  sysclk (IN)
                         net (fo=0)                   0.000    41.660    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244    41.904 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634    42.538    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    42.564 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.592    43.156    design_main_i/binary_bcd_0/U0/clk
    SLICE_X62Y92         FDRE                                         r  design_main_i/binary_bcd_0/U0/bcds_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y92         FDRE (Prop_fdre_C_Q)         0.146    43.302 r  design_main_i/binary_bcd_0/U0/bcds_reg[0]/Q
                         net (fo=5, routed)           0.110    43.412    design_main_i/binary_bcd_0/U0/bcds_reg_n_0_[0]
    SLICE_X63Y92         LUT5 (Prop_lut5_I1_O)        0.049    43.461 r  design_main_i/binary_bcd_0/U0/bcds[4]_i_1/O
                         net (fo=1, routed)           0.000    43.461    design_main_i/binary_bcd_0/U0/bcds[4]_i_1_n_0
    SLICE_X63Y92         FDRE                                         r  design_main_i/binary_bcd_0/U0/bcds_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  sysclk (IN)
                         net (fo=0)                   0.000    41.660    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.092 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689    42.780    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    42.809 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.862    43.672    design_main_i/binary_bcd_0/U0/clk
    SLICE_X63Y92         FDRE                                         r  design_main_i/binary_bcd_0/U0/bcds_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.503    43.169    
    SLICE_X63Y92         FDRE (Hold_fdre_C_D)         0.114    43.283    design_main_i/binary_bcd_0/U0/bcds_reg[4]
  -------------------------------------------------------------------
                         required time                        -43.283    
                         arrival time                          43.461    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_main_i/uint16_seg_coder_0/U0/counterDowni_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            design_main_i/uint16_seg_coder_0/U0/counterDowni_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.579%)  route 0.132ns (41.421%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.591     1.495    design_main_i/uint16_seg_coder_0/U0/clk
    SLICE_X65Y88         FDRE                                         r  design_main_i/uint16_seg_coder_0/U0/counterDowni_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y88         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  design_main_i/uint16_seg_coder_0/U0/counterDowni_reg[1]/Q
                         net (fo=7, routed)           0.132     1.767    design_main_i/uint16_seg_coder_0/U0/counterDowni_reg[1]
    SLICE_X64Y88         LUT4 (Prop_lut4_I2_O)        0.045     1.812 r  design_main_i/uint16_seg_coder_0/U0/counterDowni[3]_i_1/O
                         net (fo=1, routed)           0.000     1.812    design_main_i/uint16_seg_coder_0/U0/counterDowni[3]_i_1_n_0
    SLICE_X64Y88         FDRE                                         r  design_main_i/uint16_seg_coder_0/U0/counterDowni_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.861     2.011    design_main_i/uint16_seg_coder_0/U0/clk
    SLICE_X64Y88         FDRE                                         r  design_main_i/uint16_seg_coder_0/U0/counterDowni_reg[3]/C
                         clock pessimism             -0.503     1.508    
    SLICE_X64Y88         FDRE (Hold_fdre_C_D)         0.120     1.628    design_main_i/uint16_seg_coder_0/U0/counterDowni_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 design_main_i/uint16_seg_coder_0/U0/counterDowni_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            design_main_i/uint16_seg_coder_0/U0/counterDowni_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.850%)  route 0.136ns (42.150%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.591     1.495    design_main_i/uint16_seg_coder_0/U0/clk
    SLICE_X65Y88         FDRE                                         r  design_main_i/uint16_seg_coder_0/U0/counterDowni_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y88         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  design_main_i/uint16_seg_coder_0/U0/counterDowni_reg[1]/Q
                         net (fo=7, routed)           0.136     1.771    design_main_i/uint16_seg_coder_0/U0/counterDowni_reg[1]
    SLICE_X64Y88         LUT6 (Prop_lut6_I3_O)        0.045     1.816 r  design_main_i/uint16_seg_coder_0/U0/counterDowni[5]_i_1/O
                         net (fo=1, routed)           0.000     1.816    design_main_i/uint16_seg_coder_0/U0/counterDowni[5]_i_1_n_0
    SLICE_X64Y88         FDRE                                         r  design_main_i/uint16_seg_coder_0/U0/counterDowni_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.861     2.011    design_main_i/uint16_seg_coder_0/U0/clk
    SLICE_X64Y88         FDRE                                         r  design_main_i/uint16_seg_coder_0/U0/counterDowni_reg[5]/C
                         clock pessimism             -0.503     1.508    
    SLICE_X64Y88         FDRE (Hold_fdre_C_D)         0.121     1.629    design_main_i/uint16_seg_coder_0/U0/counterDowni_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 design_main_i/timer_0/U0/cycle_counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            design_main_i/timer_0/U0/intOut_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.164ns (59.657%)  route 0.111ns (40.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.591     1.495    design_main_i/timer_0/U0/clk
    SLICE_X60Y91         FDRE                                         r  design_main_i/timer_0/U0/cycle_counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y91         FDRE (Prop_fdre_C_Q)         0.164     1.659 r  design_main_i/timer_0/U0/cycle_counter_reg[29]/Q
                         net (fo=3, routed)           0.111     1.770    design_main_i/timer_0/U0/p_0_in[7]
    SLICE_X59Y91         FDRE                                         r  design_main_i/timer_0/U0/intOut_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.860     2.010    design_main_i/timer_0/U0/clk
    SLICE_X59Y91         FDRE                                         r  design_main_i/timer_0/U0/intOut_reg[7]/C
                         clock pessimism             -0.499     1.511    
    SLICE_X59Y91         FDRE (Hold_fdre_C_D)         0.070     1.581    design_main_i/timer_0/U0/intOut_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 design_main_i/binary_bcd_0/U0/bcds_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            design_main_i/binary_bcd_0/U0/bcds_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@41.660ns - sys_clk_pin fall@41.660ns)
  Data Path Delay:        0.301ns  (logic 0.191ns (63.460%)  route 0.110ns (36.541%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns = ( 43.672 - 41.660 ) 
    Source Clock Delay      (SCD):    1.496ns = ( 43.156 - 41.660 ) 
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  sysclk (IN)
                         net (fo=0)                   0.000    41.660    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244    41.904 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634    42.538    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    42.564 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.592    43.156    design_main_i/binary_bcd_0/U0/clk
    SLICE_X62Y92         FDRE                                         r  design_main_i/binary_bcd_0/U0/bcds_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y92         FDRE (Prop_fdre_C_Q)         0.146    43.302 r  design_main_i/binary_bcd_0/U0/bcds_reg[0]/Q
                         net (fo=5, routed)           0.110    43.412    design_main_i/binary_bcd_0/U0/bcds_reg_n_0_[0]
    SLICE_X63Y92         LUT5 (Prop_lut5_I4_O)        0.045    43.457 r  design_main_i/binary_bcd_0/U0/bcds[1]_i_1/O
                         net (fo=1, routed)           0.000    43.457    design_main_i/binary_bcd_0/U0/bcds[1]_i_1_n_0
    SLICE_X63Y92         FDRE                                         r  design_main_i/binary_bcd_0/U0/bcds_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  sysclk (IN)
                         net (fo=0)                   0.000    41.660    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.092 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689    42.780    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    42.809 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.862    43.672    design_main_i/binary_bcd_0/U0/clk
    SLICE_X63Y92         FDRE                                         r  design_main_i/binary_bcd_0/U0/bcds_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.503    43.169    
    SLICE_X63Y92         FDRE (Hold_fdre_C_D)         0.099    43.268    design_main_i/binary_bcd_0/U0/bcds_reg[1]
  -------------------------------------------------------------------
                         required time                        -43.268    
                         arrival time                          43.457    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 design_main_i/timer_0/U0/cycle_counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            design_main_i/timer_0/U0/intOut_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.341%)  route 0.122ns (42.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.591     1.495    design_main_i/timer_0/U0/clk
    SLICE_X60Y91         FDRE                                         r  design_main_i/timer_0/U0/cycle_counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y91         FDRE (Prop_fdre_C_Q)         0.164     1.659 r  design_main_i/timer_0/U0/cycle_counter_reg[30]/Q
                         net (fo=3, routed)           0.122     1.781    design_main_i/timer_0/U0/p_0_in[8]
    SLICE_X59Y91         FDRE                                         r  design_main_i/timer_0/U0/intOut_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.860     2.010    design_main_i/timer_0/U0/clk
    SLICE_X59Y91         FDRE                                         r  design_main_i/timer_0/U0/intOut_reg[8]/C
                         clock pessimism             -0.499     1.511    
    SLICE_X59Y91         FDRE (Hold_fdre_C_D)         0.066     1.577    design_main_i/timer_0/U0/intOut_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 design_main_i/timer_0/U0/cycle_counter_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            design_main_i/timer_0/U0/intOut_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.164ns (55.560%)  route 0.131ns (44.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.592     1.496    design_main_i/timer_0/U0/clk
    SLICE_X60Y93         FDRE                                         r  design_main_i/timer_0/U0/cycle_counter_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y93         FDRE (Prop_fdre_C_Q)         0.164     1.660 r  design_main_i/timer_0/U0/cycle_counter_reg[36]/Q
                         net (fo=3, routed)           0.131     1.791    design_main_i/timer_0/U0/p_0_in[14]
    SLICE_X61Y92         FDRE                                         r  design_main_i/timer_0/U0/intOut_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.860     2.010    design_main_i/timer_0/U0/clk
    SLICE_X61Y92         FDRE                                         r  design_main_i/timer_0/U0/intOut_reg[14]/C
                         clock pessimism             -0.499     1.511    
    SLICE_X61Y92         FDRE (Hold_fdre_C_D)         0.075     1.586    design_main_i/timer_0/U0/intOut_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 design_main_i/timer_0/U0/cycle_counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            design_main_i/timer_0/U0/intOut_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.164ns (55.162%)  route 0.133ns (44.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.591     1.495    design_main_i/timer_0/U0/clk
    SLICE_X60Y91         FDRE                                         r  design_main_i/timer_0/U0/cycle_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y91         FDRE (Prop_fdre_C_Q)         0.164     1.659 r  design_main_i/timer_0/U0/cycle_counter_reg[31]/Q
                         net (fo=3, routed)           0.133     1.792    design_main_i/timer_0/U0/p_0_in[9]
    SLICE_X61Y92         FDRE                                         r  design_main_i/timer_0/U0/intOut_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.860     2.010    design_main_i/timer_0/U0/clk
    SLICE_X61Y92         FDRE                                         r  design_main_i/timer_0/U0/intOut_reg[9]/C
                         clock pessimism             -0.499     1.511    
    SLICE_X61Y92         FDRE (Hold_fdre_C_D)         0.076     1.587    design_main_i/timer_0/U0/intOut_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.205    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X62Y93   design_main_i/binary_bcd_0/U0/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X62Y93   design_main_i/binary_bcd_0/U0/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X62Y93   design_main_i/binary_bcd_0/U0/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X65Y92   design_main_i/binary_bcd_0/U0/bcds_out_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X65Y91   design_main_i/binary_bcd_0/U0/bcds_out_reg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X64Y92   design_main_i/binary_bcd_0/U0/bcds_out_reg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X65Y92   design_main_i/binary_bcd_0/U0/bcds_out_reg_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X65Y91   design_main_i/binary_bcd_0/U0/bcds_out_reg_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X65Y92   design_main_i/binary_bcd_0/U0/bcds_out_reg_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X62Y93   design_main_i/binary_bcd_0/U0/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X62Y93   design_main_i/binary_bcd_0/U0/FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X62Y93   design_main_i/binary_bcd_0/U0/FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X59Y92   design_main_i/binary_bcd_0/U0/binary_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X59Y92   design_main_i/binary_bcd_0/U0/binary_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X61Y91   design_main_i/binary_bcd_0/U0/binary_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X61Y91   design_main_i/binary_bcd_0/U0/binary_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X58Y91   design_main_i/binary_bcd_0/U0/binary_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X58Y91   design_main_i/binary_bcd_0/U0/binary_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X59Y92   design_main_i/binary_bcd_0/U0/binary_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X60Y84   design_main_i/timer_0/U0/cycle_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X60Y86   design_main_i/timer_0/U0/cycle_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X60Y86   design_main_i/timer_0/U0/cycle_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X60Y88   design_main_i/timer_0/U0/cycle_counter_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X60Y88   design_main_i/timer_0/U0/cycle_counter_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X60Y88   design_main_i/timer_0/U0/cycle_counter_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X60Y88   design_main_i/timer_0/U0/cycle_counter_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X60Y84   design_main_i/timer_0/U0/cycle_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X60Y91   design_main_i/timer_0/U0/cycle_counter_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X60Y91   design_main_i/timer_0/U0/cycle_counter_reg[29]/C



