Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Sat Mar 16 19:53:39 2024
| Host         : DESKTOP-I92E1EV running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35ti
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    19 |
| Unused register locations in slices containing registers |    34 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      2 |            1 |
|      4 |            2 |
|      5 |            1 |
|      8 |            2 |
|     10 |            1 |
|     13 |            1 |
|    16+ |           10 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              83 |           27 |
| Yes          | No                    | No                     |              12 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             173 |           64 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+---------------------------------------+---------------------------------+------------------+----------------+
|   Clock Signal   |             Enable Signal             |         Set/Reset Signal        | Slice Load Count | Bel Load Count |
+------------------+---------------------------------------+---------------------------------+------------------+----------------+
|  clock_IBUF_BUFG | transmitter/q0_out                    | calculator/stack/q_reg_1        |                1 |              1 |
|  clock_IBUF_BUFG |                                       |                                 |                2 |              2 |
|  clock_IBUF_BUFG | transmitter/bit_num[3]_i_1_n_0        | receiver/SS[0]                  |                2 |              4 |
|  clock_IBUF_BUFG | receiver/bit_count[3]_i_1_n_0         |                                 |                1 |              4 |
|  clock_IBUF_BUFG |                                       | receiver/SS[0]                  |                3 |              5 |
|  clock_IBUF_BUFG | translator/number_reg[0]_0            | translator/number_reg[0]        |                2 |              8 |
|  clock_IBUF_BUFG | receiver/byte_data[7]_i_1_n_0         |                                 |                2 |              8 |
|  clock_IBUF_BUFG |                                       | receiver/SR[0]                  |                4 |             10 |
|  clock_IBUF_BUFG |                                       | calculator/stack/cnt_reg[12]    |                4 |             13 |
|  clock_IBUF_BUFG | calculator/stack/stack_reg[6]0        | translator/stack_reg[7][0]_0[0] |                5 |             16 |
|  clock_IBUF_BUFG | calculator/stack/stack_reg[2]0        | translator/stack_reg[7][0]_0[0] |                4 |             16 |
|  clock_IBUF_BUFG | calculator/stack/stack_reg[5]0        | translator/stack_reg[7][0]_0[0] |                4 |             16 |
|  clock_IBUF_BUFG | calculator/stack/stack[1][15]_i_1_n_0 | translator/stack_reg[7][0]_0[0] |                7 |             16 |
|  clock_IBUF_BUFG | calculator/stack/stack[0][15]_i_1_n_0 | translator/stack_reg[7][0]_0[0] |                6 |             16 |
|  clock_IBUF_BUFG | calculator/stack/stack_reg[3]0        | translator/stack_reg[7][0]_0[0] |                3 |             16 |
|  clock_IBUF_BUFG | calculator/stack/stack_reg[7]0        | translator/stack_reg[7][0]_0[0] |                7 |             16 |
|  clock_IBUF_BUFG | calculator/stack/stack_reg[4]0        | translator/stack_reg[7][0]_0[0] |                8 |             16 |
|  clock_IBUF_BUFG | receiver/counter[31]_i_1_n_0          | receiver/SS[0]                  |               15 |             32 |
|  clock_IBUF_BUFG |                                       | translator/stack_reg[7][0]_0[0] |               16 |             55 |
+------------------+---------------------------------------+---------------------------------+------------------+----------------+


