
---------- Begin Simulation Statistics ----------
final_tick                                    8117500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    169                       # Simulator instruction rate (inst/s)
host_mem_usage                                 788432                       # Number of bytes of host memory used
host_op_rate                                      414                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.01                       # Real time elapsed on the host
host_tick_rate                                4748004                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                           2                       # Number of instructions simulated
sim_ops                                             5                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000000                       # Number of seconds simulated
sim_ticks                                       57500                       # Number of ticks simulated
system.cpu.committedInsts                           1                       # Number of instructions committed
system.cpu.committedOps                             3                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           1                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             1                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           1                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                3                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          3                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     3                       # Number of integer alu accesses
system.cpu.num_int_insts                            3                       # number of integer instructions
system.cpu.num_int_register_reads                   7                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  3                       # number of times the integer registers were written
system.cpu.num_load_insts                           1                       # Number of load instructions
system.cpu.num_mem_refs                             1                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         2     66.67%     66.67% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::MemRead                        1     33.33%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                          3                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             2                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct           nan                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect            0                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted            0                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups               0                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS               0                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads                 1                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes                7                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branches                  0                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events             0                       # number cycles where commit BW limit reached
system.switch_cpus.commit.committedInsts            1                       # Number of instructions committed
system.switch_cpus.commit.committedOps              2                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples          112                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.017857                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     0.188982                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0          111     99.11%     99.11% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1            0      0.00%     99.11% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2            1      0.89%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total          112                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.int_insts                 2                       # Number of committed integer instructions.
system.switch_cpus.commit.loads                     0                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu            2    100.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total            2                       # Class of committed instruction
system.switch_cpus.commit.refs                      0                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts                   1                       # Number of Instructions Simulated
system.switch_cpus.committedOps                     2                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                     112.000000                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total               112.000000                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.DecodedInsts              7                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles              111                       # Number of cycles decode is idle
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   1                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     1                       # TLB misses on write requests
system.switch_cpus.fetch.CacheLines                 2                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles                     1                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.Insts                      4                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branchRate                 0                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles          111                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.rate                0.035714                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples          112                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.062500                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     0.661438                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0              111     99.11%     99.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1                0      0.00%     99.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2                0      0.00%     99.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3                0      0.00%     99.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4                0      0.00%     99.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5                0      0.00%     99.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6                0      0.00%     99.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7                1      0.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            7                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total          112                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_writes               56                       # number of floating regfile writes
system.switch_cpus.iew.branchMispredicts            0                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches                0                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.044643                       # Inst execution rate
system.switch_cpus.iew.exec_refs                    1                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores                  1                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles               0                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts             0                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts            2                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts            7                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts             0                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts            0                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts             5                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents              0                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles              0                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles             0                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads            0                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents            0                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect            0                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers                 6                       # num instructions consuming a value
system.switch_cpus.iew.wb_count                     5                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.500000                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers                 3                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.044643                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                      5                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads                9                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes              42                       # number of integer regfile writes
system.switch_cpus.ipc                       0.008929                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.008929                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu             5     71.43%     71.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     71.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     71.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     71.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     71.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     71.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     71.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     71.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     71.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     71.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     71.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     71.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     71.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     71.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     71.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     71.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     71.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     71.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     71.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     71.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     71.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     71.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     71.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     71.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     71.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     71.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     71.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     71.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     71.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     71.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     71.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     71.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     71.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     71.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     71.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     71.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     71.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     71.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     71.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     71.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     71.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead            0      0.00%     71.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite            2     28.57%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total              7                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                   0                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate                  0                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu               0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0                       # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses              7                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads          124                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses            5                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes            7                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded                  7                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued                 7                       # Number of instructions issued
system.switch_cpus.iq.issued_per_cycle::samples          112                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.062500                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     0.336416                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0          108     96.43%     96.43% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1            1      0.89%     97.32% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2            3      2.68%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total          112                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.062500                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   2                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     1                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads            0                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores            0                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads            0                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores            2                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads               1                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                      112                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.IdleCycles              111                       # Number of cycles rename is idle
system.switch_cpus.rename.RenameLookups            16                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts              7                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands            7                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles                 0                       # Number of cycles rename is running
system.switch_cpus.rename.int_rename_lookups           13                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts                 0                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads                  114                       # The number of ROB reads
system.switch_cpus.rob.rob_writes                   9                       # The number of ROB writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests            3                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED      8117500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                  2                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq             2                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                      4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port          128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total          128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                     128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                 2                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       2    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                   2                       # Request fanout histogram
system.switch_cpus.pwrStateResidencyTicks::OFF        57500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED      8117500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED      8117500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED      8117500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp                 2                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq             2                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side            3                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side            2                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                     5                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side           64                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side           64                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                    128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples                3                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      3    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                  3                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy                500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED      8117500                       # Cumulative time (in ticks) in various power states
system.l2.demand_misses::.cpu.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  1                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst            1                       # number of demand (read+write) misses
system.l2.demand_misses::total                      3                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 1                       # number of overall misses
system.l2.overall_misses::.cpu.data                 1                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst            1                       # number of overall misses
system.l2.overall_misses::total                     3                       # number of overall misses
system.l2.demand_accesses::.cpu.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                    3                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                   3                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total                   1                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total                  1                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.switch_cpus.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total                 1                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total                1                       # number of overall MSHR misses
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.333333                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.333333                       # mshr miss rate for overall accesses
system.l2.replacements                              0                       # number of replacements
system.l2.ReadCleanReq_misses::.cpu.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total                2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_accesses::.cpu.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total              2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst            1                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            1                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_misses::.cpu.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total               1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_accesses::.cpu.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total             1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2.tags.pwrStateResidencyTicks::UNDEFINED      8117500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                     1.982609                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                         0                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                           nan                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                   8060500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst         0.991304                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.991304                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000484                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000484                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.000968                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024             2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.000977                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                         8                       # Number of tag accesses
system.l2.tags.data_accesses                        8                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED      8117500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total                128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total            64                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                   2                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst        1113043478                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        1113043478                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2226086957                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst   1113043478                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total       1113043478                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst       1113043478                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       1113043478                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2226086957                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.priorityMinLatency      0.000000000000                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000000000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                   0                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE        56000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE        56000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED      8060000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON            1500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF          56000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED      8117500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.switch_cpus.inst            1                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total                1                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst            1                       # number of overall hits
system.cpu.icache.overall_hits::total               1                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total              2                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::total             2                       # number of overall misses
system.cpu.icache.demand_accesses::.cpu.inst            1                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst            2                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total            3                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst            1                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst            2                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total            3                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.500000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.666667                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.500000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.666667                       # miss rate for overall accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst            1                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total            1                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst            1                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total            1                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.500000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.333333                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.500000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.333333                       # mshr miss rate for overall accesses
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst            1                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total               1                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total             2                       # number of ReadReq misses
system.cpu.icache.ReadReq_accesses::.cpu.inst            1                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst            2                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total            3                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst            1                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.500000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.666667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst            1                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total            1                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.500000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for ReadReq accesses
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED      8117500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.007022                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle           8060500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.007022                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000014                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000014                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.001953                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses                 7                       # Number of tag accesses
system.cpu.icache.tags.data_accesses                7                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED      8117500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED      8117500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED      8117500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED      8117500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED      8117500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED      8117500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED      8117500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_misses::.cpu.data            1                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total              1                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            1                       # number of overall misses
system.cpu.dcache.overall_misses::total             1                       # number of overall misses
system.cpu.dcache.demand_accesses::.cpu.data            1                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total            1                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            1                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total            1                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total            1                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total            1                       # miss rate for overall accesses
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_misses::.cpu.data            1                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total             1                       # number of ReadReq misses
system.cpu.dcache.ReadReq_accesses::.cpu.data            1                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total            1                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total            1                       # miss rate for ReadReq accesses
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED      8117500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.007022                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle           8060500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.007022                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000007                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000007                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.000977                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses                 3                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses                3                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 3063116500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  49210                       # Simulator instruction rate (inst/s)
host_mem_usage                                 843800                       # Number of bytes of host memory used
host_op_rate                                    92307                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    96.80                       # Real time elapsed on the host
host_tick_rate                               31560695                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4763399                       # Number of instructions simulated
sim_ops                                       8935097                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003055                       # Number of seconds simulated
sim_ticks                                  3054999000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    62                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         8756                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         20256                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      1987432                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           22                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       205156                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      1990245                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       564940                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1987432                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      1422492                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         2314176                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          115374                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted       169246                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           6674180                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          3707538                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       205301                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            1103123                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events        472434                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls         3731                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      5826868                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts      4763397                       # Number of instructions committed
system.switch_cpus.commit.committedOps        8935092                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples      4715354                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.894893                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.653915                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      2421165     51.35%     51.35% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       564495     11.97%     63.32% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       290481      6.16%     69.48% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       423183      8.97%     78.45% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       211307      4.48%     82.93% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       153443      3.25%     86.19% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       123751      2.62%     88.81% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        55095      1.17%     89.98% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       472434     10.02%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      4715354                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts             138732                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        64792                       # Number of function calls committed.
system.switch_cpus.commit.int_insts           8826123                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               1091635                       # Number of loads committed
system.switch_cpus.commit.membars                2360                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        32317      0.36%      0.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      7168006     80.22%     80.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          356      0.00%     80.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv         1074      0.01%     80.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd          957      0.01%     80.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     80.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     80.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     80.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     80.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     80.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     80.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     80.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd          374      0.00%     80.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     80.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu        47856      0.54%     81.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp          372      0.00%     81.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt        18384      0.21%     81.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc        21471      0.24%     81.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     81.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     81.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift          186      0.00%     81.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     81.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     81.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     81.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd           18      0.00%     81.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     81.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     81.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt          100      0.00%     81.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     81.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     81.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     81.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     81.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     81.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     81.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     81.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     81.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     81.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     81.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     81.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     81.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     81.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      1061127     11.88%     93.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       535302      5.99%     99.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead        30508      0.34%     99.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite        16684      0.19%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total      8935092                       # Class of committed instruction
system.switch_cpus.commit.refs                1643621                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts             4763397                       # Number of Instructions Simulated
system.switch_cpus.committedOps               8935092                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.282698                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.282698                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       1064058                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       17557570                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1816156                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2283780                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         206754                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        217137                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             1525300                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 18230                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              723112                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  4852                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             2314176                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1175159                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles               3332283                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         74465                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          103                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts                9957514                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          176                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingQuiesceStallCycles           11                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.PendingTrapStallCycles          992                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          413508                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.378752                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      2047568                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       680314                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.629708                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples      5587887                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.367329                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.637923                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          2755736     49.32%     49.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           101637      1.82%     51.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2            93053      1.67%     52.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           134287      2.40%     55.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           213263      3.82%     59.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           155111      2.78%     61.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           217028      3.88%     65.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           147300      2.64%     68.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1770472     31.68%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      5587887                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads            242595                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes           134193                       # number of floating regfile writes
system.switch_cpus.idleCycles                  522111                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       279338                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1389057                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             2.021077                       # Inst execution rate
system.switch_cpus.iew.exec_refs              2245332                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             722134                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          724642                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       1832938                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts         3916                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        12171                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       966092                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     14800226                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       1523198                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       499052                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      12348776                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           1323                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents         45490                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         206754                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles         47136                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked           54                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        96659                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses         1142                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          425                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          252                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       741303                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       414108                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          425                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       240723                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        38615                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          14400839                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              12138922                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.615977                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers           8870592                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.986731                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               12246241                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         17277544                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         9858529                       # number of integer regfile writes
system.switch_cpus.ipc                       0.779607                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.779607                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       110450      0.86%      0.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      10244807     79.74%     80.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          627      0.00%     80.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv          1191      0.01%     80.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         1777      0.01%     80.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     80.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     80.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     80.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     80.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     80.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     80.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     80.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd          378      0.00%     80.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     80.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu        61275      0.48%     81.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp          503      0.00%     81.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt        19202      0.15%     81.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc        21967      0.17%     81.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     81.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     81.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift          188      0.00%     81.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     81.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     81.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     81.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd           18      0.00%     81.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     81.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     81.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt          113      0.00%     81.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     81.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     81.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     81.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     81.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     81.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     81.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     81.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     81.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     81.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     81.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     81.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     81.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     81.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     81.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     81.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      1551213     12.07%     93.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       741250      5.77%     99.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead        59763      0.47%     99.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        33104      0.26%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       12847826                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses          216515                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads       417978                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses       180976                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes       330900                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              298478                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.023232                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          263473     88.27%     88.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     88.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     88.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     88.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     88.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     88.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     88.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     88.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     88.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     88.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     88.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     88.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     88.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu           6775      2.27%     90.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     90.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt             58      0.02%     90.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc           795      0.27%     90.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     90.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     90.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     90.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     90.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     90.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     90.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     90.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     90.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     90.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     90.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     90.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     90.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     90.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     90.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     90.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     90.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     90.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     90.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     90.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     90.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     90.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     90.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     90.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     90.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     90.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     90.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     90.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     90.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          12184      4.08%     94.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          6484      2.17%     97.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead         6062      2.03%     99.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite         2647      0.89%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       12819339                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     31244085                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     11957946                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     20334869                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           14787448                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          12847826                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded        12778                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      5865138                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        80044                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         9047                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      8157944                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      5587887                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.299228                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.608616                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      2547845     45.60%     45.60% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       380739      6.81%     52.41% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       420259      7.52%     59.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       374960      6.71%     66.64% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       460543      8.24%     74.88% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       405500      7.26%     82.14% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       516206      9.24%     91.38% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       319899      5.72%     97.10% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       161936      2.90%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      5587887                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   2.102755                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1175339                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   354                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        38561                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        45033                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      1832938                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       966092                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         5342752                       # number of misc regfile reads
system.switch_cpus.numCycles                  6109998                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles          841104                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      10243626                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents          65069                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1959991                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents          33284                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          5534                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      41950760                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       16634829                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     18541909                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2337745                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents         116049                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         206754                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles        239134                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          8298290                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups       305151                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     24564838                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles         3157                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           93                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts            366599                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           91                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             18990060                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            30410948                       # The number of ROB writes
system.switch_cpus.timesIdled                   17376                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests          441                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            9                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        61048                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         9298                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       123629                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           9307                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   3054999000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               8300                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2319                       # Transaction distribution
system.membus.trans_dist::CleanEvict             6426                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3210                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3210                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          8300                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        31766                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        31766                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  31766                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       885056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       885056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  885056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             11511                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   11511    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               11511                       # Request fanout histogram
system.membus.reqLayer2.occupancy            32978500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           61531250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.0                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   3054999000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED   3054999000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED   3054999000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   3054999000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             58729                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         8605                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        51690                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           17589                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             3852                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            3852                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         52201                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         6528                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       156091                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        30119                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                186210                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      6648960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      1066624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                7715584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           16838                       # Total snoops (count)
system.tol2bus.snoopTraffic                    148480                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            79419                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.122867                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.328632                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  69670     87.72%     87.72% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   9740     12.26%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      9      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              79419                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          119790500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          15585470                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          78303496                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED   3054999000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst        46143                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data         4925                       # number of demand (read+write) hits
system.l2.demand_hits::total                    51068                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst        46143                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data         4925                       # number of overall hits
system.l2.overall_hits::total                   51068                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         6057                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         5455                       # number of demand (read+write) misses
system.l2.demand_misses::total                  11512                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         6057                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         5455                       # number of overall misses
system.l2.overall_misses::total                 11512                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    490240000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    446333000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        936573000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    490240000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    446333000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       936573000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst        52200                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        10380                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                62580                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst        52200                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        10380                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               62580                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.116034                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.525530                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.183957                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.116034                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.525530                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.183957                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 80937.757966                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 81820.898258                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81356.236970                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 80937.757966                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 81820.898258                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81356.236970                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                2319                       # number of writebacks
system.l2.writebacks::total                      2319                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.data            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst         6057                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         5453                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             11510                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         6057                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         5453                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            11510                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    429670000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    391587000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    821257000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    429670000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    391587000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    821257000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.116034                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.525337                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.183925                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.116034                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.525337                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.183925                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 70937.757966                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 71811.296534                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71351.607298                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 70937.757966                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 71811.296534                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71351.607298                       # average overall mshr miss latency
system.l2.replacements                          16837                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         6286                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             6286                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         6286                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         6286                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        51252                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            51252                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        51252                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        51252                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         1215                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1215                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_misses::.switch_cpus.data            1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  1                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus.data        20500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        20500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus.data        20500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        20500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data          642                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   642                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         3210                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3210                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    252318500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     252318500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         3852                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3852                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.833333                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.833333                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 78603.894081                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78603.894081                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         3210                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3210                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    220218500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    220218500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.833333                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.833333                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 68603.894081                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68603.894081                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst        46143                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              46143                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         6057                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             6057                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    490240000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    490240000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst        52200                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          52200                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.116034                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.116034                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 80937.757966                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80937.757966                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         6057                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         6057                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    429670000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    429670000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.116034                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.116034                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 70937.757966                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70937.757966                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         4283                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              4283                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data         2245                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2245                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    194014500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    194014500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data         6528                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          6528                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.343903                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.343903                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 86420.712695                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86420.712695                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         2243                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2243                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    171368500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    171368500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.343597                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.343597                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 76401.471244                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76401.471244                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   3054999000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1915.526415                       # Cycle average of tags in use
system.l2.tags.total_refs                      121972                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     18885                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.458671                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     460.042680                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.069626                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.524695                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst   546.672252                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   908.217160                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.224630                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000034                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000256                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.266930                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.443465                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.935316                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          254                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          187                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1387                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          220                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    265259                       # Number of tag accesses
system.l2.tags.data_accesses                   265259                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   3054999000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst       387648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       348992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             736640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst       387648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        387648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       148416                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          148416                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         6057                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data         5453                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               11510                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         2319                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               2319                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst    126889731                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    114236371                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             241126102                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst    126889731                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        126889731                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       48581358                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             48581358                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       48581358                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst    126889731                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    114236371                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            289707460                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2308.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      6057.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples      5378.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000888021500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          133                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          133                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               25728                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2157                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       11510                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2319                       # Number of write requests accepted
system.mem_ctrls.readBursts                     11510                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2319                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     75                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    11                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               609                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               523                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2678                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               412                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               639                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               291                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               373                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               808                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               401                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               423                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1682                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              479                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              509                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              546                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              485                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              577                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               141                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               168                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                90                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               107                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               153                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              170                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              161                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              112                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              203                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              154                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.12                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.13                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    133806500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   57175000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               348212750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11701.49                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30451.49                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     7628                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1563                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 66.71                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.72                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 11510                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2319                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    9423                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1670                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     292                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      44                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         4520                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    193.982301                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   130.192862                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   209.614193                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2175     48.12%     48.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1186     26.24%     74.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          450      9.96%     84.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          256      5.66%     89.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          167      3.69%     93.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          110      2.43%     96.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           62      1.37%     97.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           34      0.75%     98.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           80      1.77%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         4520                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          133                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      85.894737                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     54.530626                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    277.267792                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           122     91.73%     91.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            9      6.77%     98.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      0.75%     99.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            1      0.75%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           133                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          133                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.203008                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.167823                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.106177                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               56     42.11%     42.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                6      4.51%     46.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               61     45.86%     92.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                8      6.02%     98.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      1.50%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           133                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 731840                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    4800                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  146432                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  736640                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               148416                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       239.55                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        47.93                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    241.13                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     48.58                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.25                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.87                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.37                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    3054892500                       # Total gap between requests
system.mem_ctrls.avgGap                     220904.80                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst       387648                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       344192                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       146432                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 126889730.569469898939                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 112665175.995147615671                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 47931930.583283334970                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         6057                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data         5453                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         2319                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst    180261250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data    167951500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  62753469000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     29760.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     30799.83                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  27060573.09                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    66.88                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             16022160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              8489415                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            36428280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            6493680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     240938880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1103211630                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        244094400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1655678445                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        541.957115                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    624207750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    101920000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   2328871250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             16336320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              8663985                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            45217620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            5449680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     240938880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1181942880                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        177796320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1676345685                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        548.722171                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    451227000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    101920000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2501852000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED      8060000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON            1500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     3055055000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   3063116500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.switch_cpus.inst      1113955                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1113955                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1113955                       # number of overall hits
system.cpu.icache.overall_hits::total         1113955                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst        61206                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          61207                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst        61206                       # number of overall misses
system.cpu.icache.overall_misses::total         61207                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst   1303893999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1303893999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst   1303893999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1303893999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst            1                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1175161                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1175162                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst            1                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1175161                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1175162                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.052083                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.052084                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.052083                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.052084                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 21303.368934                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 21303.020880                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 21303.368934                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 21303.020880                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          619                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                36                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    17.194444                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        51690                       # number of writebacks
system.cpu.icache.writebacks::total             51690                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst         9004                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         9004                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst         9004                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         9004                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst        52202                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        52202                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst        52202                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        52202                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst   1055475499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1055475499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst   1055475499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1055475499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.044421                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.044421                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.044421                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.044421                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 20219.062469                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 20219.062469                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 20219.062469                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 20219.062469                       # average overall mshr miss latency
system.cpu.icache.replacements                  51690                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1113955                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1113955                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst        61206                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         61207                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst   1303893999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1303893999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst            1                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1175161                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1175162                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst            1                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.052083                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.052084                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 21303.368934                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 21303.020880                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst         9004                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         9004                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst        52202                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        52202                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst   1055475499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1055475499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.044421                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.044421                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 20219.062469                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 20219.062469                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   3063116500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           503.853039                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1166157                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             52202                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             22.339317                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle           8060500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.017239                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   503.835800                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000034                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.984054                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.984088                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          109                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          138                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          244                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2402526                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2402526                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   3063116500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   3063116500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   3063116500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   3063116500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   3063116500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   3063116500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   3063116500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data      1942896                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1942896                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      1946081                       # number of overall hits
system.cpu.dcache.overall_hits::total         1946081                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            1                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        17138                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          17139                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            1                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        17145                       # number of overall misses
system.cpu.dcache.overall_misses::total         17146                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data    774461498                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    774461498                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data    774461498                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    774461498                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            1                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      1960034                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1960035                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            1                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      1963226                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1963227                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.008744                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008744                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.008733                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008734                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 45189.724472                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 45187.087811                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 45171.274307                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 45168.639799                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         3352                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                62                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    54.064516                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         6286                       # number of writebacks
system.cpu.dcache.writebacks::total              6286                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data         6763                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         6763                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data         6763                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         6763                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        10375                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        10375                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        10381                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        10381                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data    517926499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    517926499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data    518376999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    518376999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.005293                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005293                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.005288                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005288                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 49920.626410                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 49920.626410                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 49935.169926                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 49935.169926                       # average overall mshr miss latency
system.cpu.dcache.replacements                   9357                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      1394035                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1394035                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            1                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        13237                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         13238                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    500394500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    500394500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            1                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      1407272                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1407273                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.009406                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009407                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 37802.712095                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 37799.856474                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data         6710                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         6710                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data         6527                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         6527                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    249970000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    249970000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.004638                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004638                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 38297.839743                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 38297.839743                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       548861                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         548861                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         3901                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3901                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    274066998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    274066998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       552762                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       552762                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.007057                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007057                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 70255.574981                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70255.574981                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           53                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           53                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         3848                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3848                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    267956499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    267956499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.006961                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.006961                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 69635.264813                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69635.264813                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data         3185                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3185                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data            7                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            7                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data         3192                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3192                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.002193                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.002193                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data            6                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            6                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data       450500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       450500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.001880                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.001880                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 75083.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 75083.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   3063116500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           958.413419                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1956463                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             10381                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            188.465755                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle           8060500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.224272                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   958.189147                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000219                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.935732                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.935951                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           89                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           48                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          744                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          143                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3936835                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3936835                       # Number of data accesses

---------- End Simulation Statistics   ----------
