<!-- HTML header for doxygen 1.8.11-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<title>PDK API Guide for J721S2: hw_rti.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="stylesheet.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="ti_logo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">PDK API Guide for J721S2
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('hw__rti_8h_source.html','');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">hw_rti.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="hw__rti_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/* =============================================================================</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> *   Copyright (c) Texas Instruments Incorporated 2015</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *  Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *  modification, are permitted provided that the following conditions</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> *  are met:</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> *    Redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer.</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> *    Redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *    documentation and/or other materials provided with the</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *    distribution.</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *    Neither the name of Texas Instruments Incorporated nor the names of</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *    its contributors may be used to endorse or promote products derived</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *    from this software without specific prior written permission.</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> *  &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> *  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> *  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#ifndef HW_RTI_H_</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#define HW_RTI_H_</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;{</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="structCSL__RTIRegs.html">   49</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>CSL_RTIRegs_t</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;{</div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="structCSL__RTIRegs.html#ae82a78b8430d4e852235954befdfc921">   51</a></span>&#160;    <span class="keyword">volatile</span> uint32_t <a class="code" href="structCSL__RTIRegs.html#ae82a78b8430d4e852235954befdfc921">RTIGCTRL</a>;             </div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="structCSL__RTIRegs.html#ac00aeb12646f2f8f81a392bec43f8a3b">   52</a></span>&#160;    <span class="keyword">volatile</span> uint32_t <a class="code" href="structCSL__RTIRegs.html#ac00aeb12646f2f8f81a392bec43f8a3b">RTITBCTRL</a>;            </div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="structCSL__RTIRegs.html#a2d491e2c5d512236b32f18a3b490e37f">   53</a></span>&#160;    <span class="keyword">volatile</span> uint32_t <a class="code" href="structCSL__RTIRegs.html#a2d491e2c5d512236b32f18a3b490e37f">RTICAPCTRL</a>;           </div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="structCSL__RTIRegs.html#a90e725beb503d4e2136b7b44689ebad8">   54</a></span>&#160;    <span class="keyword">volatile</span> uint32_t <a class="code" href="structCSL__RTIRegs.html#a90e725beb503d4e2136b7b44689ebad8">RTICOMPCTRL</a>;          </div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="structCSL__RTIRegs.html#a9213d0bed44e680dff809eac6465ab75">   55</a></span>&#160;    <span class="keyword">volatile</span> uint32_t <a class="code" href="structCSL__RTIRegs.html#a9213d0bed44e680dff809eac6465ab75">RTIFRC0</a>;              </div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="structCSL__RTIRegs.html#a5f8266d718a8bb71280243498124c2b9">   56</a></span>&#160;    <span class="keyword">volatile</span> uint32_t <a class="code" href="structCSL__RTIRegs.html#a5f8266d718a8bb71280243498124c2b9">RTIUC0</a>;               </div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="structCSL__RTIRegs.html#aec32ea5ad728833b1d840a1f15bbb754">   57</a></span>&#160;    <span class="keyword">volatile</span> uint32_t <a class="code" href="structCSL__RTIRegs.html#aec32ea5ad728833b1d840a1f15bbb754">RTICPUC0</a>;             </div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="structCSL__RTIRegs.html#a73ef57d4de4f0043f50119c73b5e1c8c">   58</a></span>&#160;    <span class="keyword">volatile</span> uint32_t <a class="code" href="structCSL__RTIRegs.html#a73ef57d4de4f0043f50119c73b5e1c8c">RESTRICTED1</a>;          </div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="structCSL__RTIRegs.html#aa729d7c52f5a1c53e3568f66eedd23c0">   59</a></span>&#160;    <span class="keyword">volatile</span> uint32_t <a class="code" href="structCSL__RTIRegs.html#aa729d7c52f5a1c53e3568f66eedd23c0">RTICAFRC0</a>;            </div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="structCSL__RTIRegs.html#abe4ae5c918236a4ba252a27d161560eb">   60</a></span>&#160;    <span class="keyword">volatile</span> uint32_t <a class="code" href="structCSL__RTIRegs.html#abe4ae5c918236a4ba252a27d161560eb">RTICAUC0</a>;             </div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="structCSL__RTIRegs.html#ae1fff220c994e9c179325823197ea081">   61</a></span>&#160;    <span class="keyword">volatile</span> uint32_t RESTRICTED2[2];       </div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="structCSL__RTIRegs.html#a9e2d20588f5aec63c6bfc8fe9acfbb36">   62</a></span>&#160;    <span class="keyword">volatile</span> uint32_t <a class="code" href="structCSL__RTIRegs.html#a9e2d20588f5aec63c6bfc8fe9acfbb36">RTIFRC1</a>;              </div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="structCSL__RTIRegs.html#aad284dae51fc7551f1f9c1c2629339a6">   63</a></span>&#160;    <span class="keyword">volatile</span> uint32_t <a class="code" href="structCSL__RTIRegs.html#aad284dae51fc7551f1f9c1c2629339a6">RTIUC1</a>;               </div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="structCSL__RTIRegs.html#a395451c782107b6307b13e93e663e8dd">   64</a></span>&#160;    <span class="keyword">volatile</span> uint32_t <a class="code" href="structCSL__RTIRegs.html#a395451c782107b6307b13e93e663e8dd">RTICPUC1</a>;             </div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="structCSL__RTIRegs.html#a6d403f6a47c5563749d7e9510842abf9">   65</a></span>&#160;    <span class="keyword">volatile</span> uint32_t <a class="code" href="structCSL__RTIRegs.html#a6d403f6a47c5563749d7e9510842abf9">RESTRICTED3</a>;          </div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="structCSL__RTIRegs.html#a45b7ebb3459b77df051a6b1af37c04eb">   66</a></span>&#160;    <span class="keyword">volatile</span> uint32_t <a class="code" href="structCSL__RTIRegs.html#a45b7ebb3459b77df051a6b1af37c04eb">RTICAFRC1</a>;            </div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="structCSL__RTIRegs.html#a6813b2e383d8579a49ce277ac1f9abfc">   67</a></span>&#160;    <span class="keyword">volatile</span> uint32_t <a class="code" href="structCSL__RTIRegs.html#a6813b2e383d8579a49ce277ac1f9abfc">RTICAUC1</a>;             </div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="structCSL__RTIRegs.html#a420de828aca9f9cfd10587117ef6fd16">   68</a></span>&#160;    <span class="keyword">volatile</span> uint32_t RESTRICTED4[2];       </div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="structCSL__RTIRegs.html#a1f159f6d0214311b5210267404f7b994">   69</a></span>&#160;    <span class="keyword">volatile</span> uint32_t <a class="code" href="structCSL__RTIRegs.html#a1f159f6d0214311b5210267404f7b994">RTICOMP0</a>;             </div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="structCSL__RTIRegs.html#a5e0e81214c63f3d98dd1ac73d35d4cb8">   70</a></span>&#160;    <span class="keyword">volatile</span> uint32_t <a class="code" href="structCSL__RTIRegs.html#a5e0e81214c63f3d98dd1ac73d35d4cb8">RTIUDCP0</a>;             </div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="structCSL__RTIRegs.html#a6e69b5e7ea72967851c1d20fc6a969d8">   71</a></span>&#160;    <span class="keyword">volatile</span> uint32_t <a class="code" href="structCSL__RTIRegs.html#a6e69b5e7ea72967851c1d20fc6a969d8">RTICOMP1</a>;             </div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="structCSL__RTIRegs.html#a87be671f1ba5149bacdb45e472f969c1">   72</a></span>&#160;    <span class="keyword">volatile</span> uint32_t <a class="code" href="structCSL__RTIRegs.html#a87be671f1ba5149bacdb45e472f969c1">RTIUDCP1</a>;             </div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="structCSL__RTIRegs.html#a84157563aecceb7cc3d8af5024227a9f">   73</a></span>&#160;    <span class="keyword">volatile</span> uint32_t <a class="code" href="structCSL__RTIRegs.html#a84157563aecceb7cc3d8af5024227a9f">RTICOMP2</a>;             </div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="structCSL__RTIRegs.html#aa5a0b6f7ab8017a44652fb339b991f83">   74</a></span>&#160;    <span class="keyword">volatile</span> uint32_t <a class="code" href="structCSL__RTIRegs.html#aa5a0b6f7ab8017a44652fb339b991f83">RTIUDCP2</a>;             </div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="structCSL__RTIRegs.html#aec963f1abe9a59481f92f37d225fe55d">   75</a></span>&#160;    <span class="keyword">volatile</span> uint32_t <a class="code" href="structCSL__RTIRegs.html#aec963f1abe9a59481f92f37d225fe55d">RTICOMP3</a>;             </div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="structCSL__RTIRegs.html#a65b4a1861167336b56b9f5d5be27367e">   76</a></span>&#160;    <span class="keyword">volatile</span> uint32_t <a class="code" href="structCSL__RTIRegs.html#a65b4a1861167336b56b9f5d5be27367e">RTIUDCP3</a>;             </div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="structCSL__RTIRegs.html#a921adb875acf579b314e1f41fe525db9">   77</a></span>&#160;    <span class="keyword">volatile</span> uint32_t <a class="code" href="structCSL__RTIRegs.html#a921adb875acf579b314e1f41fe525db9">RTITBLCOMP</a>;           </div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="structCSL__RTIRegs.html#add081faf05f9c23f2feb8ab324ea524c">   78</a></span>&#160;    <span class="keyword">volatile</span> uint32_t <a class="code" href="structCSL__RTIRegs.html#add081faf05f9c23f2feb8ab324ea524c">RTITBHCOMP</a>;           </div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="structCSL__RTIRegs.html#a9f10c6fbf89bfb53e07af34152af6e21">   79</a></span>&#160;    <span class="keyword">volatile</span> uint32_t RESTRICTED5[2];       </div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="structCSL__RTIRegs.html#a19d061504dc3e980c9485445fcb241a0">   80</a></span>&#160;    <span class="keyword">volatile</span> uint32_t <a class="code" href="structCSL__RTIRegs.html#a19d061504dc3e980c9485445fcb241a0">RTISETINT</a>;            </div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="structCSL__RTIRegs.html#ab09ee894b02f8cb46a3a87301a9342e5">   81</a></span>&#160;    <span class="keyword">volatile</span> uint32_t <a class="code" href="structCSL__RTIRegs.html#ab09ee894b02f8cb46a3a87301a9342e5">RTICLEARINT</a>;          </div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="structCSL__RTIRegs.html#acd5bfbf988943b03c8a62e1df1b7d1c3">   82</a></span>&#160;    <span class="keyword">volatile</span> uint32_t <a class="code" href="structCSL__RTIRegs.html#acd5bfbf988943b03c8a62e1df1b7d1c3">RTIINTFLAG</a>;           </div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="structCSL__RTIRegs.html#aa6e1e5d47e6be1bdd0eb1d3372faa698">   83</a></span>&#160;    <span class="keyword">volatile</span> uint32_t <a class="code" href="structCSL__RTIRegs.html#aa6e1e5d47e6be1bdd0eb1d3372faa698">RESTRICTED6</a>;          </div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="structCSL__RTIRegs.html#a2f8f8967f384de50303076f9c897c8d9">   84</a></span>&#160;    <span class="keyword">volatile</span> uint32_t <a class="code" href="structCSL__RTIRegs.html#a2f8f8967f384de50303076f9c897c8d9">RTIDWDCTRL</a>;           </div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="structCSL__RTIRegs.html#a6b058062c53f38f94d5204dbcce2683c">   85</a></span>&#160;    <span class="keyword">volatile</span> uint32_t <a class="code" href="structCSL__RTIRegs.html#a6b058062c53f38f94d5204dbcce2683c">RTIDWDPRLD</a>;           </div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="structCSL__RTIRegs.html#a90144bc40a19d94db2d52a24bed64db9">   86</a></span>&#160;    <span class="keyword">volatile</span> uint32_t <a class="code" href="structCSL__RTIRegs.html#a90144bc40a19d94db2d52a24bed64db9">RTIWDSTATUS</a>;          </div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="structCSL__RTIRegs.html#af6973bc242b770d54022a850d6103418">   87</a></span>&#160;    <span class="keyword">volatile</span> uint32_t <a class="code" href="structCSL__RTIRegs.html#af6973bc242b770d54022a850d6103418">RTIWDKEY</a>;             </div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="structCSL__RTIRegs.html#aa55923befa995855e501680563f9313f">   88</a></span>&#160;    <span class="keyword">volatile</span> uint32_t <a class="code" href="structCSL__RTIRegs.html#aa55923befa995855e501680563f9313f">RTIDWDCNTR</a>;           </div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="structCSL__RTIRegs.html#a16bc0df571ea57cb2b34c1a476c89032">   89</a></span>&#160;    <span class="keyword">volatile</span> uint32_t <a class="code" href="structCSL__RTIRegs.html#a16bc0df571ea57cb2b34c1a476c89032">RTIWWDRXNCTRL</a>;        </div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="structCSL__RTIRegs.html#a07894ed2611a343e48a6ee82ba87628f">   90</a></span>&#160;    <span class="keyword">volatile</span> uint32_t <a class="code" href="structCSL__RTIRegs.html#a07894ed2611a343e48a6ee82ba87628f">RTIWWDSIZECTRL</a>;       </div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="structCSL__RTIRegs.html#ab8864d9fdbd87b8bd9c5df012df94cc9">   91</a></span>&#160;    <span class="keyword">volatile</span> uint32_t <a class="code" href="structCSL__RTIRegs.html#ab8864d9fdbd87b8bd9c5df012df94cc9">RTIINTCLRENABLE</a>;      </div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="structCSL__RTIRegs.html#aac02cf752d90266501132c25dc0a70df">   92</a></span>&#160;    <span class="keyword">volatile</span> uint32_t <a class="code" href="structCSL__RTIRegs.html#aac02cf752d90266501132c25dc0a70df">RTICOMP0CLR</a>;          </div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="structCSL__RTIRegs.html#a6888ea4fd5c7f88d37ede0965f2c0d26">   93</a></span>&#160;    <span class="keyword">volatile</span> uint32_t <a class="code" href="structCSL__RTIRegs.html#a6888ea4fd5c7f88d37ede0965f2c0d26">RTICOMP1CLR</a>;          </div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="structCSL__RTIRegs.html#a41297bb4313efe14ec0f477fefcd3e89">   94</a></span>&#160;    <span class="keyword">volatile</span> uint32_t <a class="code" href="structCSL__RTIRegs.html#a41297bb4313efe14ec0f477fefcd3e89">RTICOMP2CLR</a>;          </div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="structCSL__RTIRegs.html#ab652e1da1a6b0892c88d515f78d1c0ed">   95</a></span>&#160;    <span class="keyword">volatile</span> uint32_t <a class="code" href="structCSL__RTIRegs.html#ab652e1da1a6b0892c88d515f78d1c0ed">RTICOMP3CLR</a>;          </div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;}<a class="code" href="structCSL__RTIRegs.html">CSL_RTIRegs</a>;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment">/****************************************************************************************************</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment">* Register Definitions</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment">****************************************************************************************************/</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;</div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga4361b65ed726749d58a3e7a41fa902c5">  102</a></span>&#160;<span class="preprocessor">#define RTI_RTIGCTRL                                                (0x0U)</span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga562cb90aaf32e59a79f07e2fbdcf2f1c">  103</a></span>&#160;<span class="preprocessor">#define RTI_RTITBCTRL                                               (0x4U)</span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#gad1a52d6aa27a82dd4f34932a1a531010">  104</a></span>&#160;<span class="preprocessor">#define RTI_RTICAPCTRL                                              (0x8U)</span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga260706a3129eec3261237d4715decae1">  105</a></span>&#160;<span class="preprocessor">#define RTI_RTICOMPCTRL                                             (0xcU)</span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga2392ca05bd71b56566dab81b94c88a50">  106</a></span>&#160;<span class="preprocessor">#define RTI_RTIFRC0                                                 (0x10U)</span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga16e916d641c4f837eb9120b456b29a39">  107</a></span>&#160;<span class="preprocessor">#define RTI_RTIUC0                                                  (0x14U)</span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#gaba870e22f4302ac25365fa884cd55414">  108</a></span>&#160;<span class="preprocessor">#define RTI_RTICPUC0                                                (0x18U)</span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga9795d3b6b46516263401134276e04c2d">  109</a></span>&#160;<span class="preprocessor">#define RTI_RTICAFRC0                                               (0x20U)</span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#gadc6bf98b145b76e9b8870277518cf2c4">  110</a></span>&#160;<span class="preprocessor">#define RTI_RTICAUC0                                                (0x24U)</span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga16a2bc8a6d608d68f9e75396e15fa2a9">  111</a></span>&#160;<span class="preprocessor">#define RTI_RTIFRC1                                                 (0x30U)</span></div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga0fc5ef78038530e3fd4f9640158a0261">  112</a></span>&#160;<span class="preprocessor">#define RTI_RTIUC1                                                  (0x34U)</span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga5f9bee6821c36b2ed43145a11f707233">  113</a></span>&#160;<span class="preprocessor">#define RTI_RTICPUC1                                                (0x38U)</span></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga2ac83d6107a92194f2988920a6448944">  114</a></span>&#160;<span class="preprocessor">#define RTI_RTICAFRC1                                               (0x40U)</span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga847e5a850bad9df062dbcb4cb4e69006">  115</a></span>&#160;<span class="preprocessor">#define RTI_RTICAUC1                                                (0x44U)</span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga9c0718151ddfe1f3c3d747989afe1955">  116</a></span>&#160;<span class="preprocessor">#define RTI_RTICOMP0                                                (0x50U)</span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga2ab949f015cc7400304ed9349b8a3101">  117</a></span>&#160;<span class="preprocessor">#define RTI_RTIUDCP0                                                (0x54U)</span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#gaef6ad997ec45cec3969bdfa3d4fa067e">  118</a></span>&#160;<span class="preprocessor">#define RTI_RTICOMP1                                                (0x58U)</span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#gac7cc917a8a064c2220bce30107ef1134">  119</a></span>&#160;<span class="preprocessor">#define RTI_RTIUDCP1                                                (0x5cU)</span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga1e0c8c08f7a0be95f5ac4490e2d46fcb">  120</a></span>&#160;<span class="preprocessor">#define RTI_RTICOMP2                                                (0x60U)</span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga2418da64265f3e5c012b4ed00528547d">  121</a></span>&#160;<span class="preprocessor">#define RTI_RTIUDCP2                                                (0x64U)</span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#gaad65729244614bf17b9d894631d62a7c">  122</a></span>&#160;<span class="preprocessor">#define RTI_RTICOMP3                                                (0x68U)</span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#gaf9e8c9340849c52b2381ba9894ac5e4c">  123</a></span>&#160;<span class="preprocessor">#define RTI_RTIUDCP3                                                (0x6cU)</span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#gafa47fac41adb1760345698863b6f919f">  124</a></span>&#160;<span class="preprocessor">#define RTI_RTITBLCOMP                                              (0x70U)</span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#gaacdc35939ebdd6b3ebfede9d978b60e4">  125</a></span>&#160;<span class="preprocessor">#define RTI_RTITBHCOMP                                              (0x74U)</span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#gaa4b9bb18cd450158331adf122bd6322b">  126</a></span>&#160;<span class="preprocessor">#define RTI_RTISETINT                                               (0x80U)</span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga1deafdab1531e8f7c78d6e373302733c">  127</a></span>&#160;<span class="preprocessor">#define RTI_RTICLEARINT                                             (0x84U)</span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga9101fa47d91068fb77df55600cb52d5e">  128</a></span>&#160;<span class="preprocessor">#define RTI_RTIINTFLAG                                              (0x88U)</span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga5af10966c5f2b1d47b4a7c4d962323ad">  129</a></span>&#160;<span class="preprocessor">#define RTI_RTIDWDCTRL                                              (0x90U)</span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga0451b189e386f6c7ea5821dc6347c7fa">  130</a></span>&#160;<span class="preprocessor">#define RTI_RTIDWDPRLD                                              (0x94U)</span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga989d3b0d8f8436ff08970f9faf47774b">  131</a></span>&#160;<span class="preprocessor">#define RTI_RTIWDSTATUS                                             (0x98U)</span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga7456faef52c9b7846a3b35cf6d541d15">  132</a></span>&#160;<span class="preprocessor">#define RTI_RTIWDKEY                                                (0x9cU)</span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga3b0d6432746f082be928f99e3a24e130">  133</a></span>&#160;<span class="preprocessor">#define RTI_RTIDWDCNTR                                              (0xa0U)</span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga53d6d6080d5472d32a8e66a3754e282a">  134</a></span>&#160;<span class="preprocessor">#define RTI_RTIDWWDRXNCTRL                                          (0xa4U)</span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#gafb5a33fbfdb31eca4c918c3203da631d">  135</a></span>&#160;<span class="preprocessor">#define RTI_RTIDWWDSIZECTRL                                         (0xa8U)</span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#gab978971789a02013a62361e7b6ecd475">  136</a></span>&#160;<span class="preprocessor">#define RTI_RTIINTCLRENABLE                                         (0xacU)</span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga2e0cb617a553e7366f4562988a206415">  137</a></span>&#160;<span class="preprocessor">#define RTI_RTICOMP0CLR                                             (0xb0U)</span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga1e7ee6ec4005196b063d118db0a093fb">  138</a></span>&#160;<span class="preprocessor">#define RTI_RTICOMP1CLR                                             (0xb4U)</span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#gaba7011ff3d3506315ec62695f3e878f2">  139</a></span>&#160;<span class="preprocessor">#define RTI_RTICOMP2CLR                                             (0xb8U)</span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga154a823091fd9ebb0d94ad85e018e194">  140</a></span>&#160;<span class="preprocessor">#define RTI_RTICOMP3CLR                                             (0xbcU)</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment">/****************************************************************************************************</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment">* Field Definition Macros</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment">****************************************************************************************************/</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;</div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga9aea6e4707f56f15e4ad40e4ed110813">  146</a></span>&#160;<span class="preprocessor">#define RTI_RTIGCTRL_CNT0EN_SHIFT                                                       (0U)</span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga5a91406b92066ee27f3e4b8149b0dac1">  147</a></span>&#160;<span class="preprocessor">#define RTI_RTIGCTRL_CNT0EN_MASK                                                        (0x00000001U)</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;</div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga6a50cf046c18489fda3148f2f0bef0d7">  149</a></span>&#160;<span class="preprocessor">#define RTI_RTIGCTRL_CNT1EN_SHIFT                                                       (1U)</span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#gaf683fd9161216324432ac41387520114">  150</a></span>&#160;<span class="preprocessor">#define RTI_RTIGCTRL_CNT1EN_MASK                                                        (0x00000002U)</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;</div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga077230c2d9f115db674e5312458becef">  152</a></span>&#160;<span class="preprocessor">#define RTI_RTIGCTRL_COS_SHIFT                                                          (15U)</span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga9aa9429dd3274e0f5b36ce62f0ad8a65">  153</a></span>&#160;<span class="preprocessor">#define RTI_RTIGCTRL_COS_MASK                                                           (0x00008000U)</span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga60dfa02f0126bde5ddba2038956b9b60">  154</a></span>&#160;<span class="preprocessor">#define RTI_RTIGCTRL_COS_STOPPED                                                        (0x0U)</span></div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#gaa93872af3bb80bda127b3e1e4c840b32">  155</a></span>&#160;<span class="preprocessor">#define RTI_RTIGCTRL_COS_RUNNING                                                        (0x1U)</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;</div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga32dfae57c8800ca2683231bcc469e176">  157</a></span>&#160;<span class="preprocessor">#define RTI_RTIGCTRL_NTUSEL_SHIFT                                                       (16U)</span></div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#gaf46defa577c7cd57577068321450391a">  158</a></span>&#160;<span class="preprocessor">#define RTI_RTIGCTRL_NTUSEL_MASK                                                        (0x000f0000U)</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;</div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#gae4c33ee74100386d56a54de8fbc203d3">  160</a></span>&#160;<span class="preprocessor">#define RTI_RTITBCTRL_TBEXT_SHIFT                                                       (0U)</span></div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga274584ccace213aca1f309fe804ab4ef">  161</a></span>&#160;<span class="preprocessor">#define RTI_RTITBCTRL_TBEXT_MASK                                                        (0x00000001U)</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;</div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#gabbe59c68c0138efd4527bf8ee5e9e1e8">  163</a></span>&#160;<span class="preprocessor">#define RTI_RTITBCTRL_INC_SHIFT                                                         (1U)</span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#gabc5072eeb7bef9b12a2406b6a4809cf4">  164</a></span>&#160;<span class="preprocessor">#define RTI_RTITBCTRL_INC_MASK                                                          (0x00000002U)</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;</div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga59f436529c10f6385ab69845bd334a7c">  166</a></span>&#160;<span class="preprocessor">#define RTI_RTICAPCTRL_CAPCNTR0_SHIFT                                                   (0U)</span></div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga609cd346a1ab6f68be3889f5f1905456">  167</a></span>&#160;<span class="preprocessor">#define RTI_RTICAPCTRL_CAPCNTR0_MASK                                                    (0x00000001U)</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;</div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#gaa242502fd192f1afdd4717a61ea3f8e5">  169</a></span>&#160;<span class="preprocessor">#define RTI_RTICAPCTRL_CAPCNTR1_SHIFT                                                   (1U)</span></div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#gaf71e3ed4355f0122f490c4b7752b3670">  170</a></span>&#160;<span class="preprocessor">#define RTI_RTICAPCTRL_CAPCNTR1_MASK                                                    (0x00000002U)</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;</div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#gab5efd4b340dd607181a59824bce31ed2">  172</a></span>&#160;<span class="preprocessor">#define RTI_RTICOMPCTRL_COMPSEL0_SHIFT                                                  (0U)</span></div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga92b97b44c0123feebf86c276a336fdbd">  173</a></span>&#160;<span class="preprocessor">#define RTI_RTICOMPCTRL_COMPSEL0_MASK                                                   (0x00000001U)</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;</div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga23f5b37176cff1038daf98ec33485ff8">  175</a></span>&#160;<span class="preprocessor">#define RTI_RTICOMPCTRL_COMPSEL1_SHIFT                                                  (4U)</span></div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#gad17fc505c313783b1c4a0bee007ba932">  176</a></span>&#160;<span class="preprocessor">#define RTI_RTICOMPCTRL_COMPSEL1_MASK                                                   (0x00000010U)</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;</div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga42bd8f18e8b0992ad3c818555ad7210f">  178</a></span>&#160;<span class="preprocessor">#define RTI_RTICOMPCTRL_COMPSEL2_SHIFT                                                  (8U)</span></div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga25666128af85a0cf1a28b69a656c8fb8">  179</a></span>&#160;<span class="preprocessor">#define RTI_RTICOMPCTRL_COMPSEL2_MASK                                                   (0x00000100U)</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;</div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga4e661cf2247be563d2f294efcff654d8">  181</a></span>&#160;<span class="preprocessor">#define RTI_RTICOMPCTRL_COMPSEL3_SHIFT                                                  (12U)</span></div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga2b3355e320cd644050eb0aeeab457b74">  182</a></span>&#160;<span class="preprocessor">#define RTI_RTICOMPCTRL_COMPSEL3_MASK                                                   (0x00001000U)</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;</div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga861eed28d6dd016b53376ad2fb0b7f6f">  184</a></span>&#160;<span class="preprocessor">#define RTI_RTIFRC0_FRC0_SHIFT                                                          (0U)</span></div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#gaeeee2b35018a05fc314a51599972729a">  185</a></span>&#160;<span class="preprocessor">#define RTI_RTIFRC0_FRC0_MASK                                                           (0xffffffffU)</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;</div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga457f58a0621c08dbe56cbf0941e49b42">  187</a></span>&#160;<span class="preprocessor">#define RTI_RTIUC0_UC0_SHIFT                                                            (0U)</span></div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga146d7f947d96cb3d76a85c3150d25cba">  188</a></span>&#160;<span class="preprocessor">#define RTI_RTIUC0_UC0_MASK                                                             (0xffffffffU)</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;</div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga5c4200994cf1b8d2bcbb9234e255e474">  190</a></span>&#160;<span class="preprocessor">#define RTI_RTICPUC0_CPUC0_SHIFT                                                        (0U)</span></div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#gaf228e2d47ca512d3cf1d1a52aae138ce">  191</a></span>&#160;<span class="preprocessor">#define RTI_RTICPUC0_CPUC0_MASK                                                         (0xffffffffU)</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;</div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga58ee9534ca1797dd2cbef1acee93e176">  193</a></span>&#160;<span class="preprocessor">#define RTI_RTICAFRC0_CAFRC0_SHIFT                                                      (0U)</span></div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga0b9e33a251bb97380e22ffdf9f0153f3">  194</a></span>&#160;<span class="preprocessor">#define RTI_RTICAFRC0_CAFRC0_MASK                                                       (0xffffffffU)</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;</div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga9dfee0c607230f29ed3fc46526447a83">  196</a></span>&#160;<span class="preprocessor">#define RTI_RTICAUC0_CAUC0_SHIFT                                                        (0U)</span></div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga295df1577e1cbbe704cf96438b1464b4">  197</a></span>&#160;<span class="preprocessor">#define RTI_RTICAUC0_CAUC0_MASK                                                         (0xffffffffU)</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;</div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga9257a9c76e509687a14e7546baa90088">  199</a></span>&#160;<span class="preprocessor">#define RTI_RTIFRC1_FRC1_SHIFT                                                          (0U)</span></div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga3adae94721f8bc341105f9a291ed26a1">  200</a></span>&#160;<span class="preprocessor">#define RTI_RTIFRC1_FRC1_MASK                                                           (0xffffffffU)</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;</div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#gaa8bdc0007d575ca7723eec2edf989388">  202</a></span>&#160;<span class="preprocessor">#define RTI_RTIUC1_UC1_SHIFT                                                            (0U)</span></div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#gac56b17b296430bc85393ea90750a811f">  203</a></span>&#160;<span class="preprocessor">#define RTI_RTIUC1_UC1_MASK                                                             (0xffffffffU)</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;</div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#gaededc8f8388fad313a175e1bfb7bdfad">  205</a></span>&#160;<span class="preprocessor">#define RTI_RTICPUC1_CPUC1_SHIFT                                                        (0U)</span></div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#gabb8df2054cc68d35b36ac914e1ac5621">  206</a></span>&#160;<span class="preprocessor">#define RTI_RTICPUC1_CPUC1_MASK                                                         (0xffffffffU)</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;</div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga236b5a5b8c5f81492d3760563c5409c3">  208</a></span>&#160;<span class="preprocessor">#define RTI_RTICAFRC1_CAFRC1_SHIFT                                                      (0U)</span></div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga1247ecbd36c062cfd33e76995dc0b6c6">  209</a></span>&#160;<span class="preprocessor">#define RTI_RTICAFRC1_CAFRC1_MASK                                                       (0xffffffffU)</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;</div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga9b2d8c640b9bc2fee25ab7fd89f0d983">  211</a></span>&#160;<span class="preprocessor">#define RTI_RTICAUC1_CAUC1_SHIFT                                                        (0U)</span></div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga6162f84d17ee179bab2c180e7f44176a">  212</a></span>&#160;<span class="preprocessor">#define RTI_RTICAUC1_CAUC1_MASK                                                         (0xffffffffU)</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;</div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#gaae1de71c51fcdd72e227301cd7574f01">  214</a></span>&#160;<span class="preprocessor">#define RTI_RTICOMP0_COMP0_SHIFT                                                        (0U)</span></div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#gae60f5214682deb3048595eed994ec4fc">  215</a></span>&#160;<span class="preprocessor">#define RTI_RTICOMP0_COMP0_MASK                                                         (0xffffffffU)</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;</div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga2300ffae8f373074e7afbf7cd98a127c">  217</a></span>&#160;<span class="preprocessor">#define RTI_RTIUDCP0_UDCP0_SHIFT                                                        (0U)</span></div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#gaa1a515ac66fa6a2adc15fdb3b810c682">  218</a></span>&#160;<span class="preprocessor">#define RTI_RTIUDCP0_UDCP0_MASK                                                         (0xffffffffU)</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;</div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga5fdac78e875cd6d0598be52331bbecbb">  220</a></span>&#160;<span class="preprocessor">#define RTI_RTICOMP1_COMP1_SHIFT                                                        (0U)</span></div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga120822171a6130290fb1851f5037093a">  221</a></span>&#160;<span class="preprocessor">#define RTI_RTICOMP1_COMP1_MASK                                                         (0xffffffffU)</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;</div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga4b2700f5e681d28798ea74753bf92ae2">  223</a></span>&#160;<span class="preprocessor">#define RTI_RTIUDCP1_UDCP1_SHIFT                                                        (0U)</span></div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#gab6ce633992569cf73619826b8fa9cc28">  224</a></span>&#160;<span class="preprocessor">#define RTI_RTIUDCP1_UDCP1_MASK                                                         (0xffffffffU)</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;</div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#gab51ee74273f5197593d3fa031ec74c39">  226</a></span>&#160;<span class="preprocessor">#define RTI_RTICOMP2_COMP2_SHIFT                                                        (0U)</span></div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga33d0bbc95f2b126619b0b980cf12042a">  227</a></span>&#160;<span class="preprocessor">#define RTI_RTICOMP2_COMP2_MASK                                                         (0xffffffffU)</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;</div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#gaa33b55615d10834c00e9a3f59c058cc9">  229</a></span>&#160;<span class="preprocessor">#define RTI_RTIUDCP2_UDCP2_SHIFT                                                        (0U)</span></div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga25e3d4ff2cceba8486946cf5f3924b0d">  230</a></span>&#160;<span class="preprocessor">#define RTI_RTIUDCP2_UDCP2_MASK                                                         (0xffffffffU)</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;</div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga5eba47865012eef72fa7b2a7fefc5e79">  232</a></span>&#160;<span class="preprocessor">#define RTI_RTICOMP3_COMP3_SHIFT                                                        (0U)</span></div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga55a1cb3cf1d6992bfbe6dba8f18115cf">  233</a></span>&#160;<span class="preprocessor">#define RTI_RTICOMP3_COMP3_MASK                                                         (0xffffffffU)</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;</div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga1aee3b6ad68161bec79eeb2125747a97">  235</a></span>&#160;<span class="preprocessor">#define RTI_RTIUDCP3_UDCP3_SHIFT                                                        (0U)</span></div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga0917c5144bd77732f5a7b5f738427ef1">  236</a></span>&#160;<span class="preprocessor">#define RTI_RTIUDCP3_UDCP3_MASK                                                         (0xffffffffU)</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;</div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga30f2324b12685d6603df22c98418973d">  238</a></span>&#160;<span class="preprocessor">#define RTI_RTITBLCOMP_TBLCOMP_SHIFT                                                    (0U)</span></div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga7e20fd9c222c47825d3d48337c1a4ed8">  239</a></span>&#160;<span class="preprocessor">#define RTI_RTITBLCOMP_TBLCOMP_MASK                                                     (0xffffffffU)</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;</div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga91292320fdcd1b9aee26327b4b4c1346">  241</a></span>&#160;<span class="preprocessor">#define RTI_RTITBHCOMP_TBHCOMP_SHIFT                                                    (0U)</span></div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga6b79bbb6b014d9ff85883e3679d62a84">  242</a></span>&#160;<span class="preprocessor">#define RTI_RTITBHCOMP_TBHCOMP_MASK                                                     (0xffffffffU)</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;</div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga17857f468630243273688564e6ae37ba">  244</a></span>&#160;<span class="preprocessor">#define RTI_RTISETINT_SETINT0_SHIFT                                                     (0U)</span></div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#gac42dcf5a34fdc0cf21b823d34f2b3ad4">  245</a></span>&#160;<span class="preprocessor">#define RTI_RTISETINT_SETINT0_MASK                                                      (0x00000001U)</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;</div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga663926de28aef671fd4b060989285982">  247</a></span>&#160;<span class="preprocessor">#define RTI_RTISETINT_SETINT1_SHIFT                                                     (1U)</span></div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga98ec4aa76fdfc84a6e7943f68e5e0959">  248</a></span>&#160;<span class="preprocessor">#define RTI_RTISETINT_SETINT1_MASK                                                      (0x00000002U)</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;</div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga81ccfdf40e2a9ca747a037b235751f42">  250</a></span>&#160;<span class="preprocessor">#define RTI_RTISETINT_SETINT2_SHIFT                                                     (2U)</span></div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga892663427be28a728e6e951b8e787a2f">  251</a></span>&#160;<span class="preprocessor">#define RTI_RTISETINT_SETINT2_MASK                                                      (0x00000004U)</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;</div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga5bdcdd0cfdac374ca4eae0a2ab81b896">  253</a></span>&#160;<span class="preprocessor">#define RTI_RTISETINT_SETINT3_SHIFT                                                     (3U)</span></div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#gad8ebd59b990fe32d2ed94399515be381">  254</a></span>&#160;<span class="preprocessor">#define RTI_RTISETINT_SETINT3_MASK                                                      (0x00000008U)</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;</div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#gab5dd382999a6ab23f606229d3abafe63">  256</a></span>&#160;<span class="preprocessor">#define RTI_RTISETINT_SETDMA0_SHIFT                                                     (8U)</span></div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga538f6ca72d2f3301fca11a98e21fbeaf">  257</a></span>&#160;<span class="preprocessor">#define RTI_RTISETINT_SETDMA0_MASK                                                      (0x00000100U)</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;</div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#gabdff3e9fad423778c7d5b40d00576fb4">  259</a></span>&#160;<span class="preprocessor">#define RTI_RTISETINT_SETDMA1_SHIFT                                                     (9U)</span></div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga43f8218fee378bdda86bdbb236dee57f">  260</a></span>&#160;<span class="preprocessor">#define RTI_RTISETINT_SETDMA1_MASK                                                      (0x00000200U)</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;</div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga76cb807e395c13dd9bec1cdd1cbf4955">  262</a></span>&#160;<span class="preprocessor">#define RTI_RTISETINT_SETDMA2_SHIFT                                                     (10U)</span></div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga2aa37991da838275652687e4ebc77e93">  263</a></span>&#160;<span class="preprocessor">#define RTI_RTISETINT_SETDMA2_MASK                                                      (0x00000400U)</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;</div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga6519e651d80f9b8bc4f0aee6211d5cab">  265</a></span>&#160;<span class="preprocessor">#define RTI_RTISETINT_SETDMA3_SHIFT                                                     (11U)</span></div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#gaf40d19c8109414b9124e45dacdff9c45">  266</a></span>&#160;<span class="preprocessor">#define RTI_RTISETINT_SETDMA3_MASK                                                      (0x00000800U)</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;</div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga1c017c4eade879369688d28e107bd5b9">  268</a></span>&#160;<span class="preprocessor">#define RTI_RTISETINT_SETTBINT_SHIFT                                                    (16U)</span></div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga896515f001308e82637ec4b9da4fd73f">  269</a></span>&#160;<span class="preprocessor">#define RTI_RTISETINT_SETTBINT_MASK                                                     (0x00010000U)</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;</div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga3adb0fa70dafe07c48a76f70305bbd80">  271</a></span>&#160;<span class="preprocessor">#define RTI_RTISETINT_SETOVL0INT_SHIFT                                                  (17U)</span></div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#gafeed136c26dc1b161ab630d86b749752">  272</a></span>&#160;<span class="preprocessor">#define RTI_RTISETINT_SETOVL0INT_MASK                                                   (0x00020000U)</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;</div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#gae0ba064fc5c98dcb896cdfb69563424f">  274</a></span>&#160;<span class="preprocessor">#define RTI_RTISETINT_SETOVL1INT_SHIFT                                                  (18U)</span></div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga1c1ce764b3e0371c06d2e8d1be46a0ff">  275</a></span>&#160;<span class="preprocessor">#define RTI_RTISETINT_SETOVL1INT_MASK                                                   (0x00040000U)</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;</div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga78631d5f842dfac3ba83c50226f40d72">  277</a></span>&#160;<span class="preprocessor">#define RTI_RTICLEARINT_CLEARINT0_SHIFT                                                 (0U)</span></div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#gac6d91768bd1a64b1a068846896be2f83">  278</a></span>&#160;<span class="preprocessor">#define RTI_RTICLEARINT_CLEARINT0_MASK                                                  (0x00000001U)</span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;</div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#gaf884cc3884ea679867018abb646fc7bf">  280</a></span>&#160;<span class="preprocessor">#define RTI_RTICLEARINT_CLEARINT1_SHIFT                                                 (1U)</span></div><div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga6cf5eee98546f85c994b2aa3fdb3867b">  281</a></span>&#160;<span class="preprocessor">#define RTI_RTICLEARINT_CLEARINT1_MASK                                                  (0x00000002U)</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;</div><div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga23d7f30ef040348ff6deed5543390db2">  283</a></span>&#160;<span class="preprocessor">#define RTI_RTICLEARINT_CLEARINT2_SHIFT                                                 (2U)</span></div><div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#gae6237e00614393dfa8b8eb385bdc495d">  284</a></span>&#160;<span class="preprocessor">#define RTI_RTICLEARINT_CLEARINT2_MASK                                                  (0x00000004U)</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;</div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#gac6698724367f0f19c648cd7d9329eec7">  286</a></span>&#160;<span class="preprocessor">#define RTI_RTICLEARINT_CLEARINT3_SHIFT                                                 (3U)</span></div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga65a4f536ca658e06cdb65635c9594601">  287</a></span>&#160;<span class="preprocessor">#define RTI_RTICLEARINT_CLEARINT3_MASK                                                  (0x00000008U)</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;</div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga1ccd301c5026464656cdc8b171d5299a">  289</a></span>&#160;<span class="preprocessor">#define RTI_RTICLEARINT_CLEARDMA0_SHIFT                                                 (8U)</span></div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga01d9de73b59f0e7c45916efc0daa7d1c">  290</a></span>&#160;<span class="preprocessor">#define RTI_RTICLEARINT_CLEARDMA0_MASK                                                  (0x00000100U)</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;</div><div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#gac7c296430c8c505bc963f671f91aa591">  292</a></span>&#160;<span class="preprocessor">#define RTI_RTICLEARINT_CLEARDMA1_SHIFT                                                 (9U)</span></div><div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga763a28558c8f6701c8bbe08c33527af0">  293</a></span>&#160;<span class="preprocessor">#define RTI_RTICLEARINT_CLEARDMA1_MASK                                                  (0x00000200U)</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;</div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#gae03e5559fbfde74e7c15889c31289d7c">  295</a></span>&#160;<span class="preprocessor">#define RTI_RTICLEARINT_CLEARDMA2_SHIFT                                                 (10U)</span></div><div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga7703971c6a73fec9a4ea725e3e256c48">  296</a></span>&#160;<span class="preprocessor">#define RTI_RTICLEARINT_CLEARDMA2_MASK                                                  (0x00000400U)</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;</div><div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga5cbed5234fcaa7cd7637c96263d74b92">  298</a></span>&#160;<span class="preprocessor">#define RTI_RTICLEARINT_CLEARDMA3_SHIFT                                                 (11U)</span></div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga3f71595051db5b771d865eb8d44a07d5">  299</a></span>&#160;<span class="preprocessor">#define RTI_RTICLEARINT_CLEARDMA3_MASK                                                  (0x00000800U)</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;</div><div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga3cb9522cbea740e6bc48cee6afdc1c4e">  301</a></span>&#160;<span class="preprocessor">#define RTI_RTICLEARINT_CLEARTBINT_SHIFT                                                (16U)</span></div><div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga2b3695215fcf4489e8d2fb2adbd9103f">  302</a></span>&#160;<span class="preprocessor">#define RTI_RTICLEARINT_CLEARTBINT_MASK                                                 (0x00010000U)</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;</div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#gac54c843c5aed5cadfe474600963e49cf">  304</a></span>&#160;<span class="preprocessor">#define RTI_RTICLEARINT_CLEAROVL0INT_SHIFT                                              (17U)</span></div><div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#gabb480d0b8fa5c8d09217dd82504e961f">  305</a></span>&#160;<span class="preprocessor">#define RTI_RTICLEARINT_CLEAROVL0INT_MASK                                               (0x00020000U)</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;</div><div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga0b804aab6ce581dc410e7ec003224537">  307</a></span>&#160;<span class="preprocessor">#define RTI_RTICLEARINT_CLEAROVL1INT_SHIFT                                              (18U)</span></div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga34d280db51314bef160ac3aceab454f8">  308</a></span>&#160;<span class="preprocessor">#define RTI_RTICLEARINT_CLEAROVL1INT_MASK                                               (0x00040000U)</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;</div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga5544edd23da04716bb271eaae460e428">  310</a></span>&#160;<span class="preprocessor">#define RTI_RTIINTFLAG_INT0_SHIFT                                                       (0U)</span></div><div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga93b63884db5a814ec8dffd40d2836176">  311</a></span>&#160;<span class="preprocessor">#define RTI_RTIINTFLAG_INT0_MASK                                                        (0x00000001U)</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;</div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga235552492a2e9184f554303a098f625c">  313</a></span>&#160;<span class="preprocessor">#define RTI_RTIINTFLAG_INT1_SHIFT                                                       (1U)</span></div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#gae820948b6ac0f23a1dbbac9c3a5d7363">  314</a></span>&#160;<span class="preprocessor">#define RTI_RTIINTFLAG_INT1_MASK                                                        (0x00000002U)</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;</div><div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga46a63277c0e7d9a86af37ac7ff1a8902">  316</a></span>&#160;<span class="preprocessor">#define RTI_RTIINTFLAG_INT2_SHIFT                                                       (2U)</span></div><div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga50835748dd58bca0e4bbab8ad7e58cc2">  317</a></span>&#160;<span class="preprocessor">#define RTI_RTIINTFLAG_INT2_MASK                                                        (0x00000004U)</span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;</div><div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga2d4b1f309f71e307dc112abc3de85e02">  319</a></span>&#160;<span class="preprocessor">#define RTI_RTIINTFLAG_INT3_SHIFT                                                       (3U)</span></div><div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga53d72e2bb192ba50a411b8c14cdc1401">  320</a></span>&#160;<span class="preprocessor">#define RTI_RTIINTFLAG_INT3_MASK                                                        (0x00000008U)</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;</div><div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga27517de6fb9f678edf87c10d08d6a5e7">  322</a></span>&#160;<span class="preprocessor">#define RTI_RTIINTFLAG_TBINT_SHIFT                                                      (16U)</span></div><div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#gad51bedbf9cc95ceccc855c1b0d6f2dfe">  323</a></span>&#160;<span class="preprocessor">#define RTI_RTIINTFLAG_TBINT_MASK                                                       (0x00010000U)</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;</div><div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#gac8a88a8e02370e550cc19761d5615ba0">  325</a></span>&#160;<span class="preprocessor">#define RTI_RTIINTFLAG_OVL0INT_SHIFT                                                    (17U)</span></div><div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga0354da4ec884e19c9e23de9e539fee76">  326</a></span>&#160;<span class="preprocessor">#define RTI_RTIINTFLAG_OVL0INT_MASK                                                     (0x00020000U)</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;</div><div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga9d28df93f11e0f079463d95fd4ef080e">  328</a></span>&#160;<span class="preprocessor">#define RTI_RTIINTFLAG_OVL1INT_SHIFT                                                    (18U)</span></div><div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga681c1f83c5579611776afdb224e85c1d">  329</a></span>&#160;<span class="preprocessor">#define RTI_RTIINTFLAG_OVL1INT_MASK                                                     (0x00040000U)</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;</div><div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga1e9261b7281acaaae2892c2508d467d9">  331</a></span>&#160;<span class="preprocessor">#define RTI_RTIDWDCTRL_DWDCTRL_15_0_SHIFT                                               (0U)</span></div><div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga2d227fb6d51bf8f2d0c93b72db871031">  332</a></span>&#160;<span class="preprocessor">#define RTI_RTIDWDCTRL_DWDCTRL_15_0_MASK                                                (0x0000ffffU)</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;</div><div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#gab09f914e920241ced59938914399eb5d">  334</a></span>&#160;<span class="preprocessor">#define RTI_RTIDWDCTRL_DWDCTRL_31_16_SHIFT                                              (16U)</span></div><div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga567af3ff56e6906637820863264cd272">  335</a></span>&#160;<span class="preprocessor">#define RTI_RTIDWDCTRL_DWDCTRL_31_16_MASK                                               (0xffff0000U)</span></div><div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga22a91b2a70077277667842392a267bd7">  336</a></span>&#160;<span class="preprocessor">#define RTI_RTIDWDCTRL_DWDCTRL_DISABLE                                                  (0x5312ACEDU)</span></div><div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga06815f2ede9d436134655a30b2de0817">  337</a></span>&#160;<span class="preprocessor">#define RTI_RTIDWDCTRL_DWDCTRL_ENABLE                                                   (0xA98559DAU)</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;</div><div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga30ad30ce077cef10ccf9e43ce926c87f">  339</a></span>&#160;<span class="preprocessor">#define RTI_RTIDWDPRLD_DWDPRLD_SHIFT                                                    (0U)</span></div><div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga1521d0d7b6ceb052b0b877760cff5ec1">  340</a></span>&#160;<span class="preprocessor">#define RTI_RTIDWDPRLD_DWDPRLD_MASK                                                     (0x00000fffU)</span></div><div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga4a5ed4ffe82cfd1c765a000e5bd7d85d">  341</a></span>&#160;<span class="preprocessor">#define RTI_RTIDWDPRLD_DWDPRLD_MAX                                                      (0x0FFFU)</span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;</div><div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#gaeef4b51cb7e8687748e0c3e1502debbb">  343</a></span>&#160;<span class="preprocessor">#define RTI_RTIWDSTATUS_AWDST_SHIFT                                                     (0U)</span></div><div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#gab1a57380b9245868b7d721dd55797b51">  344</a></span>&#160;<span class="preprocessor">#define RTI_RTIWDSTATUS_AWDST_MASK                                                      (0x00000001U)</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;</div><div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga4ae488a98e6748d9faeb512b2f863d3a">  346</a></span>&#160;<span class="preprocessor">#define RTI_RTIWDSTATUS_DWDST_SHIFT                                                     (1U)</span></div><div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga493fc29dfdf83116e7eecddae0fe373c">  347</a></span>&#160;<span class="preprocessor">#define RTI_RTIWDSTATUS_DWDST_MASK                                                      (0x00000002U)</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;</div><div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga738564bebdebd226a67c6bab2369e86a">  349</a></span>&#160;<span class="preprocessor">#define RTI_RTIWDSTATUS_KEYST_SHIFT                                                     (2U)</span></div><div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#gad9aa1858cbd21c8906c244aef8dcc029">  350</a></span>&#160;<span class="preprocessor">#define RTI_RTIWDSTATUS_KEYST_MASK                                                      (0x00000004U)</span></div><div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#gab1001face67a871493cea6500de7a56a">  351</a></span>&#160;<span class="preprocessor">#define RTI_RTIWDSTATUS_KEYST_CORRECT_KEY                                               (0x00000000U)</span></div><div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga9cb41c2e35507f964af30af2e1d8224d">  352</a></span>&#160;<span class="preprocessor">#define RTI_RTIWDSTATUS_KEYST_INCORRECT_KEY                                             (0x00000001U)</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;</div><div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga6c7dee2242b44b25fd73342aefcd3020">  354</a></span>&#160;<span class="preprocessor">#define RTI_RTIWDSTATUS_START_TIME_VIOL_SHIFT                                           (3U)</span></div><div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga5f479a522e4ae85596e451a88033d2e3">  355</a></span>&#160;<span class="preprocessor">#define RTI_RTIWDSTATUS_START_TIME_VIOL_MASK                                            (0x00000008U)</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;</div><div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga73885f5560282378b7db7361bea2b8c6">  357</a></span>&#160;<span class="preprocessor">#define RTI_RTIWDSTATUS_END_TIME_VIOL_SHIFT                                             (4U)</span></div><div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga251d56acff7407462a705ab39f0459b4">  358</a></span>&#160;<span class="preprocessor">#define RTI_RTIWDSTATUS_END_TIME_VIOL_MASK                                              (0x00000010U)</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;</div><div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga6cd33f2c198c1e705a0fe21f1cb91016">  360</a></span>&#160;<span class="preprocessor">#define RTI_RTIWDSTATUS_DWWD_ST_SHIFT                                                   (5U)</span></div><div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga89f76e9e60d540ce4661fc496404e268">  361</a></span>&#160;<span class="preprocessor">#define RTI_RTIWDSTATUS_DWWD_ST_MASK                                                    (0x00000020U)</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;</div><div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#gac4b955c81bd8b12f313e3a7556668da8">  363</a></span>&#160;<span class="preprocessor">#define RTI_RTIWDKEY_WDKEY_SHIFT                                                        (0U)</span></div><div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#gad215abe2e8649ca6da67e9d5af685629">  364</a></span>&#160;<span class="preprocessor">#define RTI_RTIWDKEY_WDKEY_MASK                                                         (0x0000ffffU)</span></div><div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga0fd8d27e6a36c9cd8d653ce7628f2635">  365</a></span>&#160;<span class="preprocessor">#define RTI_RTIWDKEY_WDKEY_FIRST_WRITE                                                  (0x0000E51AU)</span></div><div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#gaa8ec3e3055f57f0b6cfd056e3626fd1e">  366</a></span>&#160;<span class="preprocessor">#define RTI_RTIWDKEY_WDKEY_SECOND_WRITE                                                 (0x0000A35CU)</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;</div><div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga3b777af997c00dbd8cd27a2f859a0e70">  368</a></span>&#160;<span class="preprocessor">#define RTI_RTIDWDCNTR_DWDCNTR_15_0_SHIFT                                               (0U)</span></div><div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#gae0024740857510d726c6f5ab46d2e5fd">  369</a></span>&#160;<span class="preprocessor">#define RTI_RTIDWDCNTR_DWDCNTR_15_0_MASK                                                (0x0000ffffU)</span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;</div><div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga5c0697db77894a93cdfad579d8bfb98c">  371</a></span>&#160;<span class="preprocessor">#define RTI_RTIDWDCNTR_DWDCNTR_24_16_SHIFT                                              (16U)</span></div><div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#gad83618b2565f14cbf60ee78c97df3427">  372</a></span>&#160;<span class="preprocessor">#define RTI_RTIDWDCNTR_DWDCNTR_24_16_MASK                                               (0x01ff0000U)</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;</div><div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga0bd745ff4c132a1634fd9d967e05757a">  374</a></span>&#160;<span class="preprocessor">#define RTI_RTIDWWDRXNCTRL_DWWDRXN_SHIFT                                                (0U)</span></div><div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#gae2b1e5d05b1f9b25efa422cda54c4c93">  375</a></span>&#160;<span class="preprocessor">#define RTI_RTIDWWDRXNCTRL_DWWDRXN_MASK                                                 (0x0000000fU)</span></div><div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga05f3f373c5c08b0688952f0baece2317">  376</a></span>&#160;<span class="preprocessor">#define RTI_RTIDWWDRXNCTRL_DWWDRXN_RESET                                                (0x5U)</span></div><div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga657c6beaf58cfa285d06b7af512204d9">  377</a></span>&#160;<span class="preprocessor">#define RTI_RTIDWWDRXNCTRL_DWWDRXN_INTERRUPT                                            (0xAU)</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;</div><div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#gad9d2d17b2cc3a5bad670e700a9c88efa">  380</a></span>&#160;<span class="preprocessor">#define RTI_RTIDWWDSIZECTRL_DWWDSIZE_SHIFT                                              (0U)</span></div><div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga869a6efce7785b46ad016e8e9eb6f47a">  381</a></span>&#160;<span class="preprocessor">#define RTI_RTIDWWDSIZECTRL_DWWDSIZE_MASK                                               (0x00ffffffU)</span></div><div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga9f251965cbcda8dbf15bf3f020aa0dfc">  382</a></span>&#160;<span class="preprocessor">#define RTI_RTIDWWDSIZECTRL_DWWDSIZE_100_PERCENT                                        (0x00000005U)</span></div><div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga1c9d4fc008926ca78a067c8f4644c6a3">  383</a></span>&#160;<span class="preprocessor">#define RTI_RTIDWWDSIZECTRL_DWWDSIZE_100_PERCENT_SHIFT                                  (0x0)</span></div><div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga2ca100b35ffaa7bc758b2f0caa291258">  384</a></span>&#160;<span class="preprocessor">#define RTI_RTIDWWDSIZECTRL_DWWDSIZE_50_PERCENT                                         (0x00000050U)</span></div><div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga47d8809cb4f0dadf5545c4b0a6d44c74">  385</a></span>&#160;<span class="preprocessor">#define RTI_RTIDWWDSIZECTRL_DWWDSIZE_50_PERCENT_SHIFT                                   (0x1)</span></div><div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga9ae1222b526249d32a1fc1ece6f65c11">  386</a></span>&#160;<span class="preprocessor">#define RTI_RTIDWWDSIZECTRL_DWWDSIZE_25_PERCENT                                         (0x00000500U)</span></div><div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#gacb2e18885058dd12d867ee8043053bce">  387</a></span>&#160;<span class="preprocessor">#define RTI_RTIDWWDSIZECTRL_DWWDSIZE_25_PERCENT_SHIFT                                   (0x2)</span></div><div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#gafc9d8f4cfab081bcd8d7a12be7649f60">  388</a></span>&#160;<span class="preprocessor">#define RTI_RTIDWWDSIZECTRL_DWWDSIZE_12_5_PERCENT                                       (0x00005000U)</span></div><div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga1b07342496cbe3d279933d100c27d89d">  389</a></span>&#160;<span class="preprocessor">#define RTI_RTIDWWDSIZECTRL_DWWDSIZE_12_5_PERCENT_SHIFT                                 (0x3)</span></div><div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga91691e495d027f36ae049e27d138f649">  390</a></span>&#160;<span class="preprocessor">#define RTI_RTIDWWDSIZECTRL_DWWDSIZE_6_25_PERCENT                                       (0x00050000U)</span></div><div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga046696399a57ca25915a0f1ad062366f">  391</a></span>&#160;<span class="preprocessor">#define RTI_RTIDWWDSIZECTRL_DWWDSIZE_6_25_PERCENT_SHIFT                                 (0x4)</span></div><div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#gae0350cf0c25c0bcf66aead94c2125b3f">  392</a></span>&#160;<span class="preprocessor">#define RTI_RTIDWWDSIZECTRL_DWWDSIZE_3_125_PERCENT                                      (0x00500000U)</span></div><div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga8ddea18ecdc8758cbc3fe30b1cd6e558">  393</a></span>&#160;<span class="preprocessor">#define RTI_RTIDWWDSIZECTRL_DWWDSIZE_3_125_PERCENT_SHIFT                                (0x5)</span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;</div><div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#gab26941e6fa227477e68f13057fc400c8">  395</a></span>&#160;<span class="preprocessor">#define RTI_RTIINTCLRENABLE_INTCLRENABLE0_SHIFT                                         (0U)</span></div><div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga0b00e47f4eb41a9ab559e41abb2b9667">  396</a></span>&#160;<span class="preprocessor">#define RTI_RTIINTCLRENABLE_INTCLRENABLE0_MASK                                          (0x0000000fU)</span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;</div><div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#gaa76a5743ccda51cafe26e8bd26b7aa72">  398</a></span>&#160;<span class="preprocessor">#define RTI_RTIINTCLRENABLE_INTCLRENABLE1_SHIFT                                         (8U)</span></div><div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#gaae51e507cec12fd5199f9598f4a08a77">  399</a></span>&#160;<span class="preprocessor">#define RTI_RTIINTCLRENABLE_INTCLRENABLE1_MASK                                          (0x00000f00U)</span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;</div><div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga14b6ea7ea418c57ede6df2a1600b40d2">  401</a></span>&#160;<span class="preprocessor">#define RTI_RTIINTCLRENABLE_INTCLRENABLE2_SHIFT                                         (16U)</span></div><div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga89f8fd23ace438e3e88ce988e4ce7587">  402</a></span>&#160;<span class="preprocessor">#define RTI_RTIINTCLRENABLE_INTCLRENABLE2_MASK                                          (0x000f0000U)</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;</div><div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga33e7a934bd94939a73306e1c78f73ac3">  404</a></span>&#160;<span class="preprocessor">#define RTI_RTIINTCLRENABLE_INTCLRENABLE3_SHIFT                                         (24U)</span></div><div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga1d2aee63e6c64136e52ac67b16011492">  405</a></span>&#160;<span class="preprocessor">#define RTI_RTIINTCLRENABLE_INTCLRENABLE3_MASK                                          (0x0f000000U)</span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;</div><div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga2380bc3385e0175df4d0076ba1ff4ada">  407</a></span>&#160;<span class="preprocessor">#define RTI_RTICOMP0CLR_COMP0CLR_SHIFT                                                  (0U)</span></div><div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#gaf9530139e9d422cb53b7d4f18ec40637">  408</a></span>&#160;<span class="preprocessor">#define RTI_RTICOMP0CLR_COMP0CLR_MASK                                                   (0xffffffffU)</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;</div><div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga137c2255df473e2d823b420f9737c483">  410</a></span>&#160;<span class="preprocessor">#define RTI_RTICOMP1CLR_COMP1CLR_SHIFT                                                  (0U)</span></div><div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga53bb4a53573eb58034dc13904e6586f7">  411</a></span>&#160;<span class="preprocessor">#define RTI_RTICOMP1CLR_COMP1CLR_MASK                                                   (0xffffffffU)</span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;</div><div class="line"><a name="l00413"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#gafe058157df957ca7113af40bed6d0a53">  413</a></span>&#160;<span class="preprocessor">#define RTI_RTICOMP2CLR_COMP2CLR_SHIFT                                                  (0U)</span></div><div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga3c0908bd766f7be6dca6812ee88f5b44">  414</a></span>&#160;<span class="preprocessor">#define RTI_RTICOMP2CLR_COMP2CLR_MASK                                                   (0xffffffffU)</span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;</div><div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#gaad8617b359ccf98b82fc785bac45b61d">  416</a></span>&#160;<span class="preprocessor">#define RTI_RTICOMP3CLR_COMP3CLR_SHIFT                                                  (0U)</span></div><div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="group__CSL__HW__RTI.html#ga5c44c61a5d9d2bf2c222a2116d458a8d">  417</a></span>&#160;<span class="preprocessor">#define RTI_RTICOMP3CLR_COMP3CLR_MASK                                                   (0xffffffffU)</span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;}</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* HW_RTI_H_ */</span><span class="preprocessor"></span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;</div><div class="ttc" id="structCSL__RTIRegs_html_aec32ea5ad728833b1d840a1f15bbb754"><div class="ttname"><a href="structCSL__RTIRegs.html#aec32ea5ad728833b1d840a1f15bbb754">CSL_RTIRegs::RTICPUC0</a></div><div class="ttdeci">volatile uint32_t RTICPUC0</div><div class="ttdef"><b>Definition:</b> hw_rti.h:57</div></div>
<div class="ttc" id="structCSL__RTIRegs_html_aad284dae51fc7551f1f9c1c2629339a6"><div class="ttname"><a href="structCSL__RTIRegs.html#aad284dae51fc7551f1f9c1c2629339a6">CSL_RTIRegs::RTIUC1</a></div><div class="ttdeci">volatile uint32_t RTIUC1</div><div class="ttdef"><b>Definition:</b> hw_rti.h:63</div></div>
<div class="ttc" id="structCSL__RTIRegs_html_aac02cf752d90266501132c25dc0a70df"><div class="ttname"><a href="structCSL__RTIRegs.html#aac02cf752d90266501132c25dc0a70df">CSL_RTIRegs::RTICOMP0CLR</a></div><div class="ttdeci">volatile uint32_t RTICOMP0CLR</div><div class="ttdef"><b>Definition:</b> hw_rti.h:92</div></div>
<div class="ttc" id="structCSL__RTIRegs_html_aa55923befa995855e501680563f9313f"><div class="ttname"><a href="structCSL__RTIRegs.html#aa55923befa995855e501680563f9313f">CSL_RTIRegs::RTIDWDCNTR</a></div><div class="ttdeci">volatile uint32_t RTIDWDCNTR</div><div class="ttdef"><b>Definition:</b> hw_rti.h:88</div></div>
<div class="ttc" id="structCSL__RTIRegs_html_a2f8f8967f384de50303076f9c897c8d9"><div class="ttname"><a href="structCSL__RTIRegs.html#a2f8f8967f384de50303076f9c897c8d9">CSL_RTIRegs::RTIDWDCTRL</a></div><div class="ttdeci">volatile uint32_t RTIDWDCTRL</div><div class="ttdef"><b>Definition:</b> hw_rti.h:84</div></div>
<div class="ttc" id="structCSL__RTIRegs_html_a6b058062c53f38f94d5204dbcce2683c"><div class="ttname"><a href="structCSL__RTIRegs.html#a6b058062c53f38f94d5204dbcce2683c">CSL_RTIRegs::RTIDWDPRLD</a></div><div class="ttdeci">volatile uint32_t RTIDWDPRLD</div><div class="ttdef"><b>Definition:</b> hw_rti.h:85</div></div>
<div class="ttc" id="structCSL__RTIRegs_html_ab09ee894b02f8cb46a3a87301a9342e5"><div class="ttname"><a href="structCSL__RTIRegs.html#ab09ee894b02f8cb46a3a87301a9342e5">CSL_RTIRegs::RTICLEARINT</a></div><div class="ttdeci">volatile uint32_t RTICLEARINT</div><div class="ttdef"><b>Definition:</b> hw_rti.h:81</div></div>
<div class="ttc" id="structCSL__RTIRegs_html_aa6e1e5d47e6be1bdd0eb1d3372faa698"><div class="ttname"><a href="structCSL__RTIRegs.html#aa6e1e5d47e6be1bdd0eb1d3372faa698">CSL_RTIRegs::RESTRICTED6</a></div><div class="ttdeci">volatile uint32_t RESTRICTED6</div><div class="ttdef"><b>Definition:</b> hw_rti.h:83</div></div>
<div class="ttc" id="structCSL__RTIRegs_html_a90e725beb503d4e2136b7b44689ebad8"><div class="ttname"><a href="structCSL__RTIRegs.html#a90e725beb503d4e2136b7b44689ebad8">CSL_RTIRegs::RTICOMPCTRL</a></div><div class="ttdeci">volatile uint32_t RTICOMPCTRL</div><div class="ttdef"><b>Definition:</b> hw_rti.h:54</div></div>
<div class="ttc" id="structCSL__RTIRegs_html_a45b7ebb3459b77df051a6b1af37c04eb"><div class="ttname"><a href="structCSL__RTIRegs.html#a45b7ebb3459b77df051a6b1af37c04eb">CSL_RTIRegs::RTICAFRC1</a></div><div class="ttdeci">volatile uint32_t RTICAFRC1</div><div class="ttdef"><b>Definition:</b> hw_rti.h:66</div></div>
<div class="ttc" id="structCSL__RTIRegs_html_ab8864d9fdbd87b8bd9c5df012df94cc9"><div class="ttname"><a href="structCSL__RTIRegs.html#ab8864d9fdbd87b8bd9c5df012df94cc9">CSL_RTIRegs::RTIINTCLRENABLE</a></div><div class="ttdeci">volatile uint32_t RTIINTCLRENABLE</div><div class="ttdef"><b>Definition:</b> hw_rti.h:91</div></div>
<div class="ttc" id="structCSL__RTIRegs_html_aa729d7c52f5a1c53e3568f66eedd23c0"><div class="ttname"><a href="structCSL__RTIRegs.html#aa729d7c52f5a1c53e3568f66eedd23c0">CSL_RTIRegs::RTICAFRC0</a></div><div class="ttdeci">volatile uint32_t RTICAFRC0</div><div class="ttdef"><b>Definition:</b> hw_rti.h:59</div></div>
<div class="ttc" id="structCSL__RTIRegs_html_a16bc0df571ea57cb2b34c1a476c89032"><div class="ttname"><a href="structCSL__RTIRegs.html#a16bc0df571ea57cb2b34c1a476c89032">CSL_RTIRegs::RTIWWDRXNCTRL</a></div><div class="ttdeci">volatile uint32_t RTIWWDRXNCTRL</div><div class="ttdef"><b>Definition:</b> hw_rti.h:89</div></div>
<div class="ttc" id="structCSL__RTIRegs_html"><div class="ttname"><a href="structCSL__RTIRegs.html">CSL_RTIRegs</a></div><div class="ttdef"><b>Definition:</b> hw_rti.h:49</div></div>
<div class="ttc" id="structCSL__RTIRegs_html_a921adb875acf579b314e1f41fe525db9"><div class="ttname"><a href="structCSL__RTIRegs.html#a921adb875acf579b314e1f41fe525db9">CSL_RTIRegs::RTITBLCOMP</a></div><div class="ttdeci">volatile uint32_t RTITBLCOMP</div><div class="ttdef"><b>Definition:</b> hw_rti.h:77</div></div>
<div class="ttc" id="structCSL__RTIRegs_html_a6e69b5e7ea72967851c1d20fc6a969d8"><div class="ttname"><a href="structCSL__RTIRegs.html#a6e69b5e7ea72967851c1d20fc6a969d8">CSL_RTIRegs::RTICOMP1</a></div><div class="ttdeci">volatile uint32_t RTICOMP1</div><div class="ttdef"><b>Definition:</b> hw_rti.h:71</div></div>
<div class="ttc" id="structCSL__RTIRegs_html_a5e0e81214c63f3d98dd1ac73d35d4cb8"><div class="ttname"><a href="structCSL__RTIRegs.html#a5e0e81214c63f3d98dd1ac73d35d4cb8">CSL_RTIRegs::RTIUDCP0</a></div><div class="ttdeci">volatile uint32_t RTIUDCP0</div><div class="ttdef"><b>Definition:</b> hw_rti.h:70</div></div>
<div class="ttc" id="structCSL__RTIRegs_html_a395451c782107b6307b13e93e663e8dd"><div class="ttname"><a href="structCSL__RTIRegs.html#a395451c782107b6307b13e93e663e8dd">CSL_RTIRegs::RTICPUC1</a></div><div class="ttdeci">volatile uint32_t RTICPUC1</div><div class="ttdef"><b>Definition:</b> hw_rti.h:64</div></div>
<div class="ttc" id="structCSL__RTIRegs_html_a6d403f6a47c5563749d7e9510842abf9"><div class="ttname"><a href="structCSL__RTIRegs.html#a6d403f6a47c5563749d7e9510842abf9">CSL_RTIRegs::RESTRICTED3</a></div><div class="ttdeci">volatile uint32_t RESTRICTED3</div><div class="ttdef"><b>Definition:</b> hw_rti.h:65</div></div>
<div class="ttc" id="structCSL__RTIRegs_html_a19d061504dc3e980c9485445fcb241a0"><div class="ttname"><a href="structCSL__RTIRegs.html#a19d061504dc3e980c9485445fcb241a0">CSL_RTIRegs::RTISETINT</a></div><div class="ttdeci">volatile uint32_t RTISETINT</div><div class="ttdef"><b>Definition:</b> hw_rti.h:80</div></div>
<div class="ttc" id="structCSL__RTIRegs_html_abe4ae5c918236a4ba252a27d161560eb"><div class="ttname"><a href="structCSL__RTIRegs.html#abe4ae5c918236a4ba252a27d161560eb">CSL_RTIRegs::RTICAUC0</a></div><div class="ttdeci">volatile uint32_t RTICAUC0</div><div class="ttdef"><b>Definition:</b> hw_rti.h:60</div></div>
<div class="ttc" id="structCSL__RTIRegs_html_ae82a78b8430d4e852235954befdfc921"><div class="ttname"><a href="structCSL__RTIRegs.html#ae82a78b8430d4e852235954befdfc921">CSL_RTIRegs::RTIGCTRL</a></div><div class="ttdeci">volatile uint32_t RTIGCTRL</div><div class="ttdef"><b>Definition:</b> hw_rti.h:51</div></div>
<div class="ttc" id="structCSL__RTIRegs_html_a9e2d20588f5aec63c6bfc8fe9acfbb36"><div class="ttname"><a href="structCSL__RTIRegs.html#a9e2d20588f5aec63c6bfc8fe9acfbb36">CSL_RTIRegs::RTIFRC1</a></div><div class="ttdeci">volatile uint32_t RTIFRC1</div><div class="ttdef"><b>Definition:</b> hw_rti.h:62</div></div>
<div class="ttc" id="structCSL__RTIRegs_html_a41297bb4313efe14ec0f477fefcd3e89"><div class="ttname"><a href="structCSL__RTIRegs.html#a41297bb4313efe14ec0f477fefcd3e89">CSL_RTIRegs::RTICOMP2CLR</a></div><div class="ttdeci">volatile uint32_t RTICOMP2CLR</div><div class="ttdef"><b>Definition:</b> hw_rti.h:94</div></div>
<div class="ttc" id="structCSL__RTIRegs_html_aa5a0b6f7ab8017a44652fb339b991f83"><div class="ttname"><a href="structCSL__RTIRegs.html#aa5a0b6f7ab8017a44652fb339b991f83">CSL_RTIRegs::RTIUDCP2</a></div><div class="ttdeci">volatile uint32_t RTIUDCP2</div><div class="ttdef"><b>Definition:</b> hw_rti.h:74</div></div>
<div class="ttc" id="structCSL__RTIRegs_html_aec963f1abe9a59481f92f37d225fe55d"><div class="ttname"><a href="structCSL__RTIRegs.html#aec963f1abe9a59481f92f37d225fe55d">CSL_RTIRegs::RTICOMP3</a></div><div class="ttdeci">volatile uint32_t RTICOMP3</div><div class="ttdef"><b>Definition:</b> hw_rti.h:75</div></div>
<div class="ttc" id="structCSL__RTIRegs_html_a65b4a1861167336b56b9f5d5be27367e"><div class="ttname"><a href="structCSL__RTIRegs.html#a65b4a1861167336b56b9f5d5be27367e">CSL_RTIRegs::RTIUDCP3</a></div><div class="ttdeci">volatile uint32_t RTIUDCP3</div><div class="ttdef"><b>Definition:</b> hw_rti.h:76</div></div>
<div class="ttc" id="structCSL__RTIRegs_html_a90144bc40a19d94db2d52a24bed64db9"><div class="ttname"><a href="structCSL__RTIRegs.html#a90144bc40a19d94db2d52a24bed64db9">CSL_RTIRegs::RTIWDSTATUS</a></div><div class="ttdeci">volatile uint32_t RTIWDSTATUS</div><div class="ttdef"><b>Definition:</b> hw_rti.h:86</div></div>
<div class="ttc" id="structCSL__RTIRegs_html_acd5bfbf988943b03c8a62e1df1b7d1c3"><div class="ttname"><a href="structCSL__RTIRegs.html#acd5bfbf988943b03c8a62e1df1b7d1c3">CSL_RTIRegs::RTIINTFLAG</a></div><div class="ttdeci">volatile uint32_t RTIINTFLAG</div><div class="ttdef"><b>Definition:</b> hw_rti.h:82</div></div>
<div class="ttc" id="structCSL__RTIRegs_html_a73ef57d4de4f0043f50119c73b5e1c8c"><div class="ttname"><a href="structCSL__RTIRegs.html#a73ef57d4de4f0043f50119c73b5e1c8c">CSL_RTIRegs::RESTRICTED1</a></div><div class="ttdeci">volatile uint32_t RESTRICTED1</div><div class="ttdef"><b>Definition:</b> hw_rti.h:58</div></div>
<div class="ttc" id="structCSL__RTIRegs_html_ac00aeb12646f2f8f81a392bec43f8a3b"><div class="ttname"><a href="structCSL__RTIRegs.html#ac00aeb12646f2f8f81a392bec43f8a3b">CSL_RTIRegs::RTITBCTRL</a></div><div class="ttdeci">volatile uint32_t RTITBCTRL</div><div class="ttdef"><b>Definition:</b> hw_rti.h:52</div></div>
<div class="ttc" id="structCSL__RTIRegs_html_a2d491e2c5d512236b32f18a3b490e37f"><div class="ttname"><a href="structCSL__RTIRegs.html#a2d491e2c5d512236b32f18a3b490e37f">CSL_RTIRegs::RTICAPCTRL</a></div><div class="ttdeci">volatile uint32_t RTICAPCTRL</div><div class="ttdef"><b>Definition:</b> hw_rti.h:53</div></div>
<div class="ttc" id="structCSL__RTIRegs_html_a07894ed2611a343e48a6ee82ba87628f"><div class="ttname"><a href="structCSL__RTIRegs.html#a07894ed2611a343e48a6ee82ba87628f">CSL_RTIRegs::RTIWWDSIZECTRL</a></div><div class="ttdeci">volatile uint32_t RTIWWDSIZECTRL</div><div class="ttdef"><b>Definition:</b> hw_rti.h:90</div></div>
<div class="ttc" id="structCSL__RTIRegs_html_af6973bc242b770d54022a850d6103418"><div class="ttname"><a href="structCSL__RTIRegs.html#af6973bc242b770d54022a850d6103418">CSL_RTIRegs::RTIWDKEY</a></div><div class="ttdeci">volatile uint32_t RTIWDKEY</div><div class="ttdef"><b>Definition:</b> hw_rti.h:87</div></div>
<div class="ttc" id="structCSL__RTIRegs_html_a1f159f6d0214311b5210267404f7b994"><div class="ttname"><a href="structCSL__RTIRegs.html#a1f159f6d0214311b5210267404f7b994">CSL_RTIRegs::RTICOMP0</a></div><div class="ttdeci">volatile uint32_t RTICOMP0</div><div class="ttdef"><b>Definition:</b> hw_rti.h:69</div></div>
<div class="ttc" id="structCSL__RTIRegs_html_a5f8266d718a8bb71280243498124c2b9"><div class="ttname"><a href="structCSL__RTIRegs.html#a5f8266d718a8bb71280243498124c2b9">CSL_RTIRegs::RTIUC0</a></div><div class="ttdeci">volatile uint32_t RTIUC0</div><div class="ttdef"><b>Definition:</b> hw_rti.h:56</div></div>
<div class="ttc" id="structCSL__RTIRegs_html_add081faf05f9c23f2feb8ab324ea524c"><div class="ttname"><a href="structCSL__RTIRegs.html#add081faf05f9c23f2feb8ab324ea524c">CSL_RTIRegs::RTITBHCOMP</a></div><div class="ttdeci">volatile uint32_t RTITBHCOMP</div><div class="ttdef"><b>Definition:</b> hw_rti.h:78</div></div>
<div class="ttc" id="structCSL__RTIRegs_html_a6888ea4fd5c7f88d37ede0965f2c0d26"><div class="ttname"><a href="structCSL__RTIRegs.html#a6888ea4fd5c7f88d37ede0965f2c0d26">CSL_RTIRegs::RTICOMP1CLR</a></div><div class="ttdeci">volatile uint32_t RTICOMP1CLR</div><div class="ttdef"><b>Definition:</b> hw_rti.h:93</div></div>
<div class="ttc" id="structCSL__RTIRegs_html_a87be671f1ba5149bacdb45e472f969c1"><div class="ttname"><a href="structCSL__RTIRegs.html#a87be671f1ba5149bacdb45e472f969c1">CSL_RTIRegs::RTIUDCP1</a></div><div class="ttdeci">volatile uint32_t RTIUDCP1</div><div class="ttdef"><b>Definition:</b> hw_rti.h:72</div></div>
<div class="ttc" id="structCSL__RTIRegs_html_a6813b2e383d8579a49ce277ac1f9abfc"><div class="ttname"><a href="structCSL__RTIRegs.html#a6813b2e383d8579a49ce277ac1f9abfc">CSL_RTIRegs::RTICAUC1</a></div><div class="ttdeci">volatile uint32_t RTICAUC1</div><div class="ttdef"><b>Definition:</b> hw_rti.h:67</div></div>
<div class="ttc" id="structCSL__RTIRegs_html_ab652e1da1a6b0892c88d515f78d1c0ed"><div class="ttname"><a href="structCSL__RTIRegs.html#ab652e1da1a6b0892c88d515f78d1c0ed">CSL_RTIRegs::RTICOMP3CLR</a></div><div class="ttdeci">volatile uint32_t RTICOMP3CLR</div><div class="ttdef"><b>Definition:</b> hw_rti.h:95</div></div>
<div class="ttc" id="structCSL__RTIRegs_html_a84157563aecceb7cc3d8af5024227a9f"><div class="ttname"><a href="structCSL__RTIRegs.html#a84157563aecceb7cc3d8af5024227a9f">CSL_RTIRegs::RTICOMP2</a></div><div class="ttdeci">volatile uint32_t RTICOMP2</div><div class="ttdef"><b>Definition:</b> hw_rti.h:73</div></div>
<div class="ttc" id="structCSL__RTIRegs_html_a9213d0bed44e680dff809eac6465ab75"><div class="ttname"><a href="structCSL__RTIRegs.html#a9213d0bed44e680dff809eac6465ab75">CSL_RTIRegs::RTIFRC0</a></div><div class="ttdeci">volatile uint32_t RTIFRC0</div><div class="ttdef"><b>Definition:</b> hw_rti.h:55</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.11-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_93501a11e921083efbd154e0cdff5f10.html">packages</a></li><li class="navelem"><a class="el" href="dir_b59fa847594ba2e55d37d32c1afb17da.html">ti</a></li><li class="navelem"><a class="el" href="dir_6714554a377e9eea584c5edeb2f684c7.html">csl</a></li><li class="navelem"><a class="el" href="dir_d7c4508447702eee9f9e2fb20993bd7e.html">src</a></li><li class="navelem"><a class="el" href="dir_af962a7d312e0da9e8f277325625cc72.html">ip</a></li><li class="navelem"><a class="el" href="dir_9a8d5578642f85bc08e29386796d2553.html">rti</a></li><li class="navelem"><a class="el" href="dir_1c864e55ab879b6710307f870e1c64c8.html">V0</a></li><li class="navelem"><a class="el" href="hw__rti_8h.html">hw_rti.h</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.15 </li>
  </ul>
</div>
</body>
</html>
