
STM32_Kosmos_DCON_DS18B20.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004d98  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  08004ea4  08004ea4  00014ea4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004edc  08004edc  00020014  2**0
                  CONTENTS
  4 .ARM          00000000  08004edc  08004edc  00020014  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004edc  08004edc  00020014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004edc  08004edc  00014edc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004ee0  08004ee0  00014ee0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000014  20000000  08004ee4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000218  20000018  08004ef8  00020018  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000230  08004ef8  00020230  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020014  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000bc5e  00000000  00000000  0002003d  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000021ec  00000000  00000000  0002bc9b  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000dd8  00000000  00000000  0002de88  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000cc8  00000000  00000000  0002ec60  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001449c  00000000  00000000  0002f928  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000a63a  00000000  00000000  00043dc4  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0006fa17  00000000  00000000  0004e3fe  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000bde15  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003abc  00000000  00000000  000bde90  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000018 	.word	0x20000018
 8000128:	00000000 	.word	0x00000000
 800012c:	08004e8c 	.word	0x08004e8c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000001c 	.word	0x2000001c
 8000148:	08004e8c 	.word	0x08004e8c

0800014c <__aeabi_drsub>:
 800014c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000150:	e002      	b.n	8000158 <__adddf3>
 8000152:	bf00      	nop

08000154 <__aeabi_dsub>:
 8000154:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000158 <__adddf3>:
 8000158:	b530      	push	{r4, r5, lr}
 800015a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800015e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000162:	ea94 0f05 	teq	r4, r5
 8000166:	bf08      	it	eq
 8000168:	ea90 0f02 	teqeq	r0, r2
 800016c:	bf1f      	itttt	ne
 800016e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000172:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000176:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800017e:	f000 80e2 	beq.w	8000346 <__adddf3+0x1ee>
 8000182:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000186:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018a:	bfb8      	it	lt
 800018c:	426d      	neglt	r5, r5
 800018e:	dd0c      	ble.n	80001aa <__adddf3+0x52>
 8000190:	442c      	add	r4, r5
 8000192:	ea80 0202 	eor.w	r2, r0, r2
 8000196:	ea81 0303 	eor.w	r3, r1, r3
 800019a:	ea82 0000 	eor.w	r0, r2, r0
 800019e:	ea83 0101 	eor.w	r1, r3, r1
 80001a2:	ea80 0202 	eor.w	r2, r0, r2
 80001a6:	ea81 0303 	eor.w	r3, r1, r3
 80001aa:	2d36      	cmp	r5, #54	; 0x36
 80001ac:	bf88      	it	hi
 80001ae:	bd30      	pophi	{r4, r5, pc}
 80001b0:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001b4:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001b8:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001bc:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c0:	d002      	beq.n	80001c8 <__adddf3+0x70>
 80001c2:	4240      	negs	r0, r0
 80001c4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001c8:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001cc:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x84>
 80001d6:	4252      	negs	r2, r2
 80001d8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001dc:	ea94 0f05 	teq	r4, r5
 80001e0:	f000 80a7 	beq.w	8000332 <__adddf3+0x1da>
 80001e4:	f1a4 0401 	sub.w	r4, r4, #1
 80001e8:	f1d5 0e20 	rsbs	lr, r5, #32
 80001ec:	db0d      	blt.n	800020a <__adddf3+0xb2>
 80001ee:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f2:	fa22 f205 	lsr.w	r2, r2, r5
 80001f6:	1880      	adds	r0, r0, r2
 80001f8:	f141 0100 	adc.w	r1, r1, #0
 80001fc:	fa03 f20e 	lsl.w	r2, r3, lr
 8000200:	1880      	adds	r0, r0, r2
 8000202:	fa43 f305 	asr.w	r3, r3, r5
 8000206:	4159      	adcs	r1, r3
 8000208:	e00e      	b.n	8000228 <__adddf3+0xd0>
 800020a:	f1a5 0520 	sub.w	r5, r5, #32
 800020e:	f10e 0e20 	add.w	lr, lr, #32
 8000212:	2a01      	cmp	r2, #1
 8000214:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000218:	bf28      	it	cs
 800021a:	f04c 0c02 	orrcs.w	ip, ip, #2
 800021e:	fa43 f305 	asr.w	r3, r3, r5
 8000222:	18c0      	adds	r0, r0, r3
 8000224:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000228:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800022c:	d507      	bpl.n	800023e <__adddf3+0xe6>
 800022e:	f04f 0e00 	mov.w	lr, #0
 8000232:	f1dc 0c00 	rsbs	ip, ip, #0
 8000236:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023a:	eb6e 0101 	sbc.w	r1, lr, r1
 800023e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000242:	d31b      	bcc.n	800027c <__adddf3+0x124>
 8000244:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000248:	d30c      	bcc.n	8000264 <__adddf3+0x10c>
 800024a:	0849      	lsrs	r1, r1, #1
 800024c:	ea5f 0030 	movs.w	r0, r0, rrx
 8000250:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000254:	f104 0401 	add.w	r4, r4, #1
 8000258:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800025c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000260:	f080 809a 	bcs.w	8000398 <__adddf3+0x240>
 8000264:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000268:	bf08      	it	eq
 800026a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800026e:	f150 0000 	adcs.w	r0, r0, #0
 8000272:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000276:	ea41 0105 	orr.w	r1, r1, r5
 800027a:	bd30      	pop	{r4, r5, pc}
 800027c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000280:	4140      	adcs	r0, r0
 8000282:	eb41 0101 	adc.w	r1, r1, r1
 8000286:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800028a:	f1a4 0401 	sub.w	r4, r4, #1
 800028e:	d1e9      	bne.n	8000264 <__adddf3+0x10c>
 8000290:	f091 0f00 	teq	r1, #0
 8000294:	bf04      	itt	eq
 8000296:	4601      	moveq	r1, r0
 8000298:	2000      	moveq	r0, #0
 800029a:	fab1 f381 	clz	r3, r1
 800029e:	bf08      	it	eq
 80002a0:	3320      	addeq	r3, #32
 80002a2:	f1a3 030b 	sub.w	r3, r3, #11
 80002a6:	f1b3 0220 	subs.w	r2, r3, #32
 80002aa:	da0c      	bge.n	80002c6 <__adddf3+0x16e>
 80002ac:	320c      	adds	r2, #12
 80002ae:	dd08      	ble.n	80002c2 <__adddf3+0x16a>
 80002b0:	f102 0c14 	add.w	ip, r2, #20
 80002b4:	f1c2 020c 	rsb	r2, r2, #12
 80002b8:	fa01 f00c 	lsl.w	r0, r1, ip
 80002bc:	fa21 f102 	lsr.w	r1, r1, r2
 80002c0:	e00c      	b.n	80002dc <__adddf3+0x184>
 80002c2:	f102 0214 	add.w	r2, r2, #20
 80002c6:	bfd8      	it	le
 80002c8:	f1c2 0c20 	rsble	ip, r2, #32
 80002cc:	fa01 f102 	lsl.w	r1, r1, r2
 80002d0:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d4:	bfdc      	itt	le
 80002d6:	ea41 010c 	orrle.w	r1, r1, ip
 80002da:	4090      	lslle	r0, r2
 80002dc:	1ae4      	subs	r4, r4, r3
 80002de:	bfa2      	ittt	ge
 80002e0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e4:	4329      	orrge	r1, r5
 80002e6:	bd30      	popge	{r4, r5, pc}
 80002e8:	ea6f 0404 	mvn.w	r4, r4
 80002ec:	3c1f      	subs	r4, #31
 80002ee:	da1c      	bge.n	800032a <__adddf3+0x1d2>
 80002f0:	340c      	adds	r4, #12
 80002f2:	dc0e      	bgt.n	8000312 <__adddf3+0x1ba>
 80002f4:	f104 0414 	add.w	r4, r4, #20
 80002f8:	f1c4 0220 	rsb	r2, r4, #32
 80002fc:	fa20 f004 	lsr.w	r0, r0, r4
 8000300:	fa01 f302 	lsl.w	r3, r1, r2
 8000304:	ea40 0003 	orr.w	r0, r0, r3
 8000308:	fa21 f304 	lsr.w	r3, r1, r4
 800030c:	ea45 0103 	orr.w	r1, r5, r3
 8000310:	bd30      	pop	{r4, r5, pc}
 8000312:	f1c4 040c 	rsb	r4, r4, #12
 8000316:	f1c4 0220 	rsb	r2, r4, #32
 800031a:	fa20 f002 	lsr.w	r0, r0, r2
 800031e:	fa01 f304 	lsl.w	r3, r1, r4
 8000322:	ea40 0003 	orr.w	r0, r0, r3
 8000326:	4629      	mov	r1, r5
 8000328:	bd30      	pop	{r4, r5, pc}
 800032a:	fa21 f004 	lsr.w	r0, r1, r4
 800032e:	4629      	mov	r1, r5
 8000330:	bd30      	pop	{r4, r5, pc}
 8000332:	f094 0f00 	teq	r4, #0
 8000336:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800033a:	bf06      	itte	eq
 800033c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000340:	3401      	addeq	r4, #1
 8000342:	3d01      	subne	r5, #1
 8000344:	e74e      	b.n	80001e4 <__adddf3+0x8c>
 8000346:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034a:	bf18      	it	ne
 800034c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000350:	d029      	beq.n	80003a6 <__adddf3+0x24e>
 8000352:	ea94 0f05 	teq	r4, r5
 8000356:	bf08      	it	eq
 8000358:	ea90 0f02 	teqeq	r0, r2
 800035c:	d005      	beq.n	800036a <__adddf3+0x212>
 800035e:	ea54 0c00 	orrs.w	ip, r4, r0
 8000362:	bf04      	itt	eq
 8000364:	4619      	moveq	r1, r3
 8000366:	4610      	moveq	r0, r2
 8000368:	bd30      	pop	{r4, r5, pc}
 800036a:	ea91 0f03 	teq	r1, r3
 800036e:	bf1e      	ittt	ne
 8000370:	2100      	movne	r1, #0
 8000372:	2000      	movne	r0, #0
 8000374:	bd30      	popne	{r4, r5, pc}
 8000376:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037a:	d105      	bne.n	8000388 <__adddf3+0x230>
 800037c:	0040      	lsls	r0, r0, #1
 800037e:	4149      	adcs	r1, r1
 8000380:	bf28      	it	cs
 8000382:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000386:	bd30      	pop	{r4, r5, pc}
 8000388:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 800038c:	bf3c      	itt	cc
 800038e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000392:	bd30      	popcc	{r4, r5, pc}
 8000394:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000398:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 800039c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003a0:	f04f 0000 	mov.w	r0, #0
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003aa:	bf1a      	itte	ne
 80003ac:	4619      	movne	r1, r3
 80003ae:	4610      	movne	r0, r2
 80003b0:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b4:	bf1c      	itt	ne
 80003b6:	460b      	movne	r3, r1
 80003b8:	4602      	movne	r2, r0
 80003ba:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003be:	bf06      	itte	eq
 80003c0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c4:	ea91 0f03 	teqeq	r1, r3
 80003c8:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	bf00      	nop

080003d0 <__aeabi_ui2d>:
 80003d0:	f090 0f00 	teq	r0, #0
 80003d4:	bf04      	itt	eq
 80003d6:	2100      	moveq	r1, #0
 80003d8:	4770      	bxeq	lr
 80003da:	b530      	push	{r4, r5, lr}
 80003dc:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003e0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003e4:	f04f 0500 	mov.w	r5, #0
 80003e8:	f04f 0100 	mov.w	r1, #0
 80003ec:	e750      	b.n	8000290 <__adddf3+0x138>
 80003ee:	bf00      	nop

080003f0 <__aeabi_i2d>:
 80003f0:	f090 0f00 	teq	r0, #0
 80003f4:	bf04      	itt	eq
 80003f6:	2100      	moveq	r1, #0
 80003f8:	4770      	bxeq	lr
 80003fa:	b530      	push	{r4, r5, lr}
 80003fc:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000400:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000404:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000408:	bf48      	it	mi
 800040a:	4240      	negmi	r0, r0
 800040c:	f04f 0100 	mov.w	r1, #0
 8000410:	e73e      	b.n	8000290 <__adddf3+0x138>
 8000412:	bf00      	nop

08000414 <__aeabi_f2d>:
 8000414:	0042      	lsls	r2, r0, #1
 8000416:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041a:	ea4f 0131 	mov.w	r1, r1, rrx
 800041e:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000422:	bf1f      	itttt	ne
 8000424:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000428:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 800042c:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000430:	4770      	bxne	lr
 8000432:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000436:	bf08      	it	eq
 8000438:	4770      	bxeq	lr
 800043a:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800043e:	bf04      	itt	eq
 8000440:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000444:	4770      	bxeq	lr
 8000446:	b530      	push	{r4, r5, lr}
 8000448:	f44f 7460 	mov.w	r4, #896	; 0x380
 800044c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000450:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000454:	e71c      	b.n	8000290 <__adddf3+0x138>
 8000456:	bf00      	nop

08000458 <__aeabi_ul2d>:
 8000458:	ea50 0201 	orrs.w	r2, r0, r1
 800045c:	bf08      	it	eq
 800045e:	4770      	bxeq	lr
 8000460:	b530      	push	{r4, r5, lr}
 8000462:	f04f 0500 	mov.w	r5, #0
 8000466:	e00a      	b.n	800047e <__aeabi_l2d+0x16>

08000468 <__aeabi_l2d>:
 8000468:	ea50 0201 	orrs.w	r2, r0, r1
 800046c:	bf08      	it	eq
 800046e:	4770      	bxeq	lr
 8000470:	b530      	push	{r4, r5, lr}
 8000472:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000476:	d502      	bpl.n	800047e <__aeabi_l2d+0x16>
 8000478:	4240      	negs	r0, r0
 800047a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800047e:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000482:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000486:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048a:	f43f aed8 	beq.w	800023e <__adddf3+0xe6>
 800048e:	f04f 0203 	mov.w	r2, #3
 8000492:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000496:	bf18      	it	ne
 8000498:	3203      	addne	r2, #3
 800049a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049e:	bf18      	it	ne
 80004a0:	3203      	addne	r2, #3
 80004a2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004a6:	f1c2 0320 	rsb	r3, r2, #32
 80004aa:	fa00 fc03 	lsl.w	ip, r0, r3
 80004ae:	fa20 f002 	lsr.w	r0, r0, r2
 80004b2:	fa01 fe03 	lsl.w	lr, r1, r3
 80004b6:	ea40 000e 	orr.w	r0, r0, lr
 80004ba:	fa21 f102 	lsr.w	r1, r1, r2
 80004be:	4414      	add	r4, r2
 80004c0:	e6bd      	b.n	800023e <__adddf3+0xe6>
 80004c2:	bf00      	nop

080004c4 <__aeabi_dmul>:
 80004c4:	b570      	push	{r4, r5, r6, lr}
 80004c6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004ca:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004ce:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d2:	bf1d      	ittte	ne
 80004d4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004d8:	ea94 0f0c 	teqne	r4, ip
 80004dc:	ea95 0f0c 	teqne	r5, ip
 80004e0:	f000 f8de 	bleq	80006a0 <__aeabi_dmul+0x1dc>
 80004e4:	442c      	add	r4, r5
 80004e6:	ea81 0603 	eor.w	r6, r1, r3
 80004ea:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004ee:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f2:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004f6:	bf18      	it	ne
 80004f8:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80004fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000500:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000504:	d038      	beq.n	8000578 <__aeabi_dmul+0xb4>
 8000506:	fba0 ce02 	umull	ip, lr, r0, r2
 800050a:	f04f 0500 	mov.w	r5, #0
 800050e:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000512:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000516:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051a:	f04f 0600 	mov.w	r6, #0
 800051e:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000522:	f09c 0f00 	teq	ip, #0
 8000526:	bf18      	it	ne
 8000528:	f04e 0e01 	orrne.w	lr, lr, #1
 800052c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000530:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000534:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000538:	d204      	bcs.n	8000544 <__aeabi_dmul+0x80>
 800053a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800053e:	416d      	adcs	r5, r5
 8000540:	eb46 0606 	adc.w	r6, r6, r6
 8000544:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000548:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 800054c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000550:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000554:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000558:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800055c:	bf88      	it	hi
 800055e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000562:	d81e      	bhi.n	80005a2 <__aeabi_dmul+0xde>
 8000564:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000568:	bf08      	it	eq
 800056a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800056e:	f150 0000 	adcs.w	r0, r0, #0
 8000572:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000576:	bd70      	pop	{r4, r5, r6, pc}
 8000578:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 800057c:	ea46 0101 	orr.w	r1, r6, r1
 8000580:	ea40 0002 	orr.w	r0, r0, r2
 8000584:	ea81 0103 	eor.w	r1, r1, r3
 8000588:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 800058c:	bfc2      	ittt	gt
 800058e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000592:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000596:	bd70      	popgt	{r4, r5, r6, pc}
 8000598:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800059c:	f04f 0e00 	mov.w	lr, #0
 80005a0:	3c01      	subs	r4, #1
 80005a2:	f300 80ab 	bgt.w	80006fc <__aeabi_dmul+0x238>
 80005a6:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005aa:	bfde      	ittt	le
 80005ac:	2000      	movle	r0, #0
 80005ae:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005b2:	bd70      	pople	{r4, r5, r6, pc}
 80005b4:	f1c4 0400 	rsb	r4, r4, #0
 80005b8:	3c20      	subs	r4, #32
 80005ba:	da35      	bge.n	8000628 <__aeabi_dmul+0x164>
 80005bc:	340c      	adds	r4, #12
 80005be:	dc1b      	bgt.n	80005f8 <__aeabi_dmul+0x134>
 80005c0:	f104 0414 	add.w	r4, r4, #20
 80005c4:	f1c4 0520 	rsb	r5, r4, #32
 80005c8:	fa00 f305 	lsl.w	r3, r0, r5
 80005cc:	fa20 f004 	lsr.w	r0, r0, r4
 80005d0:	fa01 f205 	lsl.w	r2, r1, r5
 80005d4:	ea40 0002 	orr.w	r0, r0, r2
 80005d8:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e4:	fa21 f604 	lsr.w	r6, r1, r4
 80005e8:	eb42 0106 	adc.w	r1, r2, r6
 80005ec:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f0:	bf08      	it	eq
 80005f2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005f6:	bd70      	pop	{r4, r5, r6, pc}
 80005f8:	f1c4 040c 	rsb	r4, r4, #12
 80005fc:	f1c4 0520 	rsb	r5, r4, #32
 8000600:	fa00 f304 	lsl.w	r3, r0, r4
 8000604:	fa20 f005 	lsr.w	r0, r0, r5
 8000608:	fa01 f204 	lsl.w	r2, r1, r4
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000614:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000618:	f141 0100 	adc.w	r1, r1, #0
 800061c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000620:	bf08      	it	eq
 8000622:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000626:	bd70      	pop	{r4, r5, r6, pc}
 8000628:	f1c4 0520 	rsb	r5, r4, #32
 800062c:	fa00 f205 	lsl.w	r2, r0, r5
 8000630:	ea4e 0e02 	orr.w	lr, lr, r2
 8000634:	fa20 f304 	lsr.w	r3, r0, r4
 8000638:	fa01 f205 	lsl.w	r2, r1, r5
 800063c:	ea43 0302 	orr.w	r3, r3, r2
 8000640:	fa21 f004 	lsr.w	r0, r1, r4
 8000644:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000648:	fa21 f204 	lsr.w	r2, r1, r4
 800064c:	ea20 0002 	bic.w	r0, r0, r2
 8000650:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000654:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000658:	bf08      	it	eq
 800065a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800065e:	bd70      	pop	{r4, r5, r6, pc}
 8000660:	f094 0f00 	teq	r4, #0
 8000664:	d10f      	bne.n	8000686 <__aeabi_dmul+0x1c2>
 8000666:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800066a:	0040      	lsls	r0, r0, #1
 800066c:	eb41 0101 	adc.w	r1, r1, r1
 8000670:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000674:	bf08      	it	eq
 8000676:	3c01      	subeq	r4, #1
 8000678:	d0f7      	beq.n	800066a <__aeabi_dmul+0x1a6>
 800067a:	ea41 0106 	orr.w	r1, r1, r6
 800067e:	f095 0f00 	teq	r5, #0
 8000682:	bf18      	it	ne
 8000684:	4770      	bxne	lr
 8000686:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800068a:	0052      	lsls	r2, r2, #1
 800068c:	eb43 0303 	adc.w	r3, r3, r3
 8000690:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000694:	bf08      	it	eq
 8000696:	3d01      	subeq	r5, #1
 8000698:	d0f7      	beq.n	800068a <__aeabi_dmul+0x1c6>
 800069a:	ea43 0306 	orr.w	r3, r3, r6
 800069e:	4770      	bx	lr
 80006a0:	ea94 0f0c 	teq	r4, ip
 80006a4:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006a8:	bf18      	it	ne
 80006aa:	ea95 0f0c 	teqne	r5, ip
 80006ae:	d00c      	beq.n	80006ca <__aeabi_dmul+0x206>
 80006b0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b4:	bf18      	it	ne
 80006b6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ba:	d1d1      	bne.n	8000660 <__aeabi_dmul+0x19c>
 80006bc:	ea81 0103 	eor.w	r1, r1, r3
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	f04f 0000 	mov.w	r0, #0
 80006c8:	bd70      	pop	{r4, r5, r6, pc}
 80006ca:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006ce:	bf06      	itte	eq
 80006d0:	4610      	moveq	r0, r2
 80006d2:	4619      	moveq	r1, r3
 80006d4:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006d8:	d019      	beq.n	800070e <__aeabi_dmul+0x24a>
 80006da:	ea94 0f0c 	teq	r4, ip
 80006de:	d102      	bne.n	80006e6 <__aeabi_dmul+0x222>
 80006e0:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e4:	d113      	bne.n	800070e <__aeabi_dmul+0x24a>
 80006e6:	ea95 0f0c 	teq	r5, ip
 80006ea:	d105      	bne.n	80006f8 <__aeabi_dmul+0x234>
 80006ec:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f0:	bf1c      	itt	ne
 80006f2:	4610      	movne	r0, r2
 80006f4:	4619      	movne	r1, r3
 80006f6:	d10a      	bne.n	800070e <__aeabi_dmul+0x24a>
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000700:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000704:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000708:	f04f 0000 	mov.w	r0, #0
 800070c:	bd70      	pop	{r4, r5, r6, pc}
 800070e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000712:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000716:	bd70      	pop	{r4, r5, r6, pc}

08000718 <__aeabi_ddiv>:
 8000718:	b570      	push	{r4, r5, r6, lr}
 800071a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800071e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000722:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000726:	bf1d      	ittte	ne
 8000728:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800072c:	ea94 0f0c 	teqne	r4, ip
 8000730:	ea95 0f0c 	teqne	r5, ip
 8000734:	f000 f8a7 	bleq	8000886 <__aeabi_ddiv+0x16e>
 8000738:	eba4 0405 	sub.w	r4, r4, r5
 800073c:	ea81 0e03 	eor.w	lr, r1, r3
 8000740:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000744:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000748:	f000 8088 	beq.w	800085c <__aeabi_ddiv+0x144>
 800074c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000750:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000754:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000758:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 800075c:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000760:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000764:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000768:	ea4f 2600 	mov.w	r6, r0, lsl #8
 800076c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000770:	429d      	cmp	r5, r3
 8000772:	bf08      	it	eq
 8000774:	4296      	cmpeq	r6, r2
 8000776:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800077a:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800077e:	d202      	bcs.n	8000786 <__aeabi_ddiv+0x6e>
 8000780:	085b      	lsrs	r3, r3, #1
 8000782:	ea4f 0232 	mov.w	r2, r2, rrx
 8000786:	1ab6      	subs	r6, r6, r2
 8000788:	eb65 0503 	sbc.w	r5, r5, r3
 800078c:	085b      	lsrs	r3, r3, #1
 800078e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000792:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000796:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800079a:	ebb6 0e02 	subs.w	lr, r6, r2
 800079e:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a2:	bf22      	ittt	cs
 80007a4:	1ab6      	subcs	r6, r6, r2
 80007a6:	4675      	movcs	r5, lr
 80007a8:	ea40 000c 	orrcs.w	r0, r0, ip
 80007ac:	085b      	lsrs	r3, r3, #1
 80007ae:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ba:	bf22      	ittt	cs
 80007bc:	1ab6      	subcs	r6, r6, r2
 80007be:	4675      	movcs	r5, lr
 80007c0:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c4:	085b      	lsrs	r3, r3, #1
 80007c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ca:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ce:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d2:	bf22      	ittt	cs
 80007d4:	1ab6      	subcs	r6, r6, r2
 80007d6:	4675      	movcs	r5, lr
 80007d8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007dc:	085b      	lsrs	r3, r3, #1
 80007de:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ea:	bf22      	ittt	cs
 80007ec:	1ab6      	subcs	r6, r6, r2
 80007ee:	4675      	movcs	r5, lr
 80007f0:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f4:	ea55 0e06 	orrs.w	lr, r5, r6
 80007f8:	d018      	beq.n	800082c <__aeabi_ddiv+0x114>
 80007fa:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80007fe:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000802:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000806:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800080e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000812:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000816:	d1c0      	bne.n	800079a <__aeabi_ddiv+0x82>
 8000818:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800081c:	d10b      	bne.n	8000836 <__aeabi_ddiv+0x11e>
 800081e:	ea41 0100 	orr.w	r1, r1, r0
 8000822:	f04f 0000 	mov.w	r0, #0
 8000826:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800082a:	e7b6      	b.n	800079a <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	bf04      	itt	eq
 8000832:	4301      	orreq	r1, r0
 8000834:	2000      	moveq	r0, #0
 8000836:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800083a:	bf88      	it	hi
 800083c:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000840:	f63f aeaf 	bhi.w	80005a2 <__aeabi_dmul+0xde>
 8000844:	ebb5 0c03 	subs.w	ip, r5, r3
 8000848:	bf04      	itt	eq
 800084a:	ebb6 0c02 	subseq.w	ip, r6, r2
 800084e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000852:	f150 0000 	adcs.w	r0, r0, #0
 8000856:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085a:	bd70      	pop	{r4, r5, r6, pc}
 800085c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000860:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000864:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000868:	bfc2      	ittt	gt
 800086a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800086e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000872:	bd70      	popgt	{r4, r5, r6, pc}
 8000874:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000878:	f04f 0e00 	mov.w	lr, #0
 800087c:	3c01      	subs	r4, #1
 800087e:	e690      	b.n	80005a2 <__aeabi_dmul+0xde>
 8000880:	ea45 0e06 	orr.w	lr, r5, r6
 8000884:	e68d      	b.n	80005a2 <__aeabi_dmul+0xde>
 8000886:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088a:	ea94 0f0c 	teq	r4, ip
 800088e:	bf08      	it	eq
 8000890:	ea95 0f0c 	teqeq	r5, ip
 8000894:	f43f af3b 	beq.w	800070e <__aeabi_dmul+0x24a>
 8000898:	ea94 0f0c 	teq	r4, ip
 800089c:	d10a      	bne.n	80008b4 <__aeabi_ddiv+0x19c>
 800089e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a2:	f47f af34 	bne.w	800070e <__aeabi_dmul+0x24a>
 80008a6:	ea95 0f0c 	teq	r5, ip
 80008aa:	f47f af25 	bne.w	80006f8 <__aeabi_dmul+0x234>
 80008ae:	4610      	mov	r0, r2
 80008b0:	4619      	mov	r1, r3
 80008b2:	e72c      	b.n	800070e <__aeabi_dmul+0x24a>
 80008b4:	ea95 0f0c 	teq	r5, ip
 80008b8:	d106      	bne.n	80008c8 <__aeabi_ddiv+0x1b0>
 80008ba:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008be:	f43f aefd 	beq.w	80006bc <__aeabi_dmul+0x1f8>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e722      	b.n	800070e <__aeabi_dmul+0x24a>
 80008c8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008cc:	bf18      	it	ne
 80008ce:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d2:	f47f aec5 	bne.w	8000660 <__aeabi_dmul+0x19c>
 80008d6:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008da:	f47f af0d 	bne.w	80006f8 <__aeabi_dmul+0x234>
 80008de:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e2:	f47f aeeb 	bne.w	80006bc <__aeabi_dmul+0x1f8>
 80008e6:	e712      	b.n	800070e <__aeabi_dmul+0x24a>

080008e8 <__aeabi_d2f>:
 80008e8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80008ec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 80008f0:	bf24      	itt	cs
 80008f2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 80008f6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 80008fa:	d90d      	bls.n	8000918 <__aeabi_d2f+0x30>
 80008fc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000900:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000904:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000908:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 800090c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000910:	bf08      	it	eq
 8000912:	f020 0001 	biceq.w	r0, r0, #1
 8000916:	4770      	bx	lr
 8000918:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 800091c:	d121      	bne.n	8000962 <__aeabi_d2f+0x7a>
 800091e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000922:	bfbc      	itt	lt
 8000924:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000928:	4770      	bxlt	lr
 800092a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800092e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000932:	f1c2 0218 	rsb	r2, r2, #24
 8000936:	f1c2 0c20 	rsb	ip, r2, #32
 800093a:	fa10 f30c 	lsls.w	r3, r0, ip
 800093e:	fa20 f002 	lsr.w	r0, r0, r2
 8000942:	bf18      	it	ne
 8000944:	f040 0001 	orrne.w	r0, r0, #1
 8000948:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800094c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000950:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000954:	ea40 000c 	orr.w	r0, r0, ip
 8000958:	fa23 f302 	lsr.w	r3, r3, r2
 800095c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000960:	e7cc      	b.n	80008fc <__aeabi_d2f+0x14>
 8000962:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000966:	d107      	bne.n	8000978 <__aeabi_d2f+0x90>
 8000968:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 800096c:	bf1e      	ittt	ne
 800096e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000972:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000976:	4770      	bxne	lr
 8000978:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 800097c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000980:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_frsub>:
 8000988:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 800098c:	e002      	b.n	8000994 <__addsf3>
 800098e:	bf00      	nop

08000990 <__aeabi_fsub>:
 8000990:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000994 <__addsf3>:
 8000994:	0042      	lsls	r2, r0, #1
 8000996:	bf1f      	itttt	ne
 8000998:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 800099c:	ea92 0f03 	teqne	r2, r3
 80009a0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 80009a4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80009a8:	d06a      	beq.n	8000a80 <__addsf3+0xec>
 80009aa:	ea4f 6212 	mov.w	r2, r2, lsr #24
 80009ae:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 80009b2:	bfc1      	itttt	gt
 80009b4:	18d2      	addgt	r2, r2, r3
 80009b6:	4041      	eorgt	r1, r0
 80009b8:	4048      	eorgt	r0, r1
 80009ba:	4041      	eorgt	r1, r0
 80009bc:	bfb8      	it	lt
 80009be:	425b      	neglt	r3, r3
 80009c0:	2b19      	cmp	r3, #25
 80009c2:	bf88      	it	hi
 80009c4:	4770      	bxhi	lr
 80009c6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80009ca:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80009ce:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 80009d2:	bf18      	it	ne
 80009d4:	4240      	negne	r0, r0
 80009d6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80009da:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 80009de:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 80009e2:	bf18      	it	ne
 80009e4:	4249      	negne	r1, r1
 80009e6:	ea92 0f03 	teq	r2, r3
 80009ea:	d03f      	beq.n	8000a6c <__addsf3+0xd8>
 80009ec:	f1a2 0201 	sub.w	r2, r2, #1
 80009f0:	fa41 fc03 	asr.w	ip, r1, r3
 80009f4:	eb10 000c 	adds.w	r0, r0, ip
 80009f8:	f1c3 0320 	rsb	r3, r3, #32
 80009fc:	fa01 f103 	lsl.w	r1, r1, r3
 8000a00:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000a04:	d502      	bpl.n	8000a0c <__addsf3+0x78>
 8000a06:	4249      	negs	r1, r1
 8000a08:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000a0c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000a10:	d313      	bcc.n	8000a3a <__addsf3+0xa6>
 8000a12:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000a16:	d306      	bcc.n	8000a26 <__addsf3+0x92>
 8000a18:	0840      	lsrs	r0, r0, #1
 8000a1a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000a1e:	f102 0201 	add.w	r2, r2, #1
 8000a22:	2afe      	cmp	r2, #254	; 0xfe
 8000a24:	d251      	bcs.n	8000aca <__addsf3+0x136>
 8000a26:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000a2a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000a2e:	bf08      	it	eq
 8000a30:	f020 0001 	biceq.w	r0, r0, #1
 8000a34:	ea40 0003 	orr.w	r0, r0, r3
 8000a38:	4770      	bx	lr
 8000a3a:	0049      	lsls	r1, r1, #1
 8000a3c:	eb40 0000 	adc.w	r0, r0, r0
 8000a40:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000a44:	f1a2 0201 	sub.w	r2, r2, #1
 8000a48:	d1ed      	bne.n	8000a26 <__addsf3+0x92>
 8000a4a:	fab0 fc80 	clz	ip, r0
 8000a4e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000a52:	ebb2 020c 	subs.w	r2, r2, ip
 8000a56:	fa00 f00c 	lsl.w	r0, r0, ip
 8000a5a:	bfaa      	itet	ge
 8000a5c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000a60:	4252      	neglt	r2, r2
 8000a62:	4318      	orrge	r0, r3
 8000a64:	bfbc      	itt	lt
 8000a66:	40d0      	lsrlt	r0, r2
 8000a68:	4318      	orrlt	r0, r3
 8000a6a:	4770      	bx	lr
 8000a6c:	f092 0f00 	teq	r2, #0
 8000a70:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000a74:	bf06      	itte	eq
 8000a76:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000a7a:	3201      	addeq	r2, #1
 8000a7c:	3b01      	subne	r3, #1
 8000a7e:	e7b5      	b.n	80009ec <__addsf3+0x58>
 8000a80:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000a84:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000a88:	bf18      	it	ne
 8000a8a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000a8e:	d021      	beq.n	8000ad4 <__addsf3+0x140>
 8000a90:	ea92 0f03 	teq	r2, r3
 8000a94:	d004      	beq.n	8000aa0 <__addsf3+0x10c>
 8000a96:	f092 0f00 	teq	r2, #0
 8000a9a:	bf08      	it	eq
 8000a9c:	4608      	moveq	r0, r1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea90 0f01 	teq	r0, r1
 8000aa4:	bf1c      	itt	ne
 8000aa6:	2000      	movne	r0, #0
 8000aa8:	4770      	bxne	lr
 8000aaa:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000aae:	d104      	bne.n	8000aba <__addsf3+0x126>
 8000ab0:	0040      	lsls	r0, r0, #1
 8000ab2:	bf28      	it	cs
 8000ab4:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000ab8:	4770      	bx	lr
 8000aba:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000abe:	bf3c      	itt	cc
 8000ac0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000ac4:	4770      	bxcc	lr
 8000ac6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000aca:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000ace:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ad2:	4770      	bx	lr
 8000ad4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000ad8:	bf16      	itet	ne
 8000ada:	4608      	movne	r0, r1
 8000adc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000ae0:	4601      	movne	r1, r0
 8000ae2:	0242      	lsls	r2, r0, #9
 8000ae4:	bf06      	itte	eq
 8000ae6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000aea:	ea90 0f01 	teqeq	r0, r1
 8000aee:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000af2:	4770      	bx	lr

08000af4 <__aeabi_ui2f>:
 8000af4:	f04f 0300 	mov.w	r3, #0
 8000af8:	e004      	b.n	8000b04 <__aeabi_i2f+0x8>
 8000afa:	bf00      	nop

08000afc <__aeabi_i2f>:
 8000afc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000b00:	bf48      	it	mi
 8000b02:	4240      	negmi	r0, r0
 8000b04:	ea5f 0c00 	movs.w	ip, r0
 8000b08:	bf08      	it	eq
 8000b0a:	4770      	bxeq	lr
 8000b0c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000b10:	4601      	mov	r1, r0
 8000b12:	f04f 0000 	mov.w	r0, #0
 8000b16:	e01c      	b.n	8000b52 <__aeabi_l2f+0x2a>

08000b18 <__aeabi_ul2f>:
 8000b18:	ea50 0201 	orrs.w	r2, r0, r1
 8000b1c:	bf08      	it	eq
 8000b1e:	4770      	bxeq	lr
 8000b20:	f04f 0300 	mov.w	r3, #0
 8000b24:	e00a      	b.n	8000b3c <__aeabi_l2f+0x14>
 8000b26:	bf00      	nop

08000b28 <__aeabi_l2f>:
 8000b28:	ea50 0201 	orrs.w	r2, r0, r1
 8000b2c:	bf08      	it	eq
 8000b2e:	4770      	bxeq	lr
 8000b30:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000b34:	d502      	bpl.n	8000b3c <__aeabi_l2f+0x14>
 8000b36:	4240      	negs	r0, r0
 8000b38:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b3c:	ea5f 0c01 	movs.w	ip, r1
 8000b40:	bf02      	ittt	eq
 8000b42:	4684      	moveq	ip, r0
 8000b44:	4601      	moveq	r1, r0
 8000b46:	2000      	moveq	r0, #0
 8000b48:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000b4c:	bf08      	it	eq
 8000b4e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000b52:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000b56:	fabc f28c 	clz	r2, ip
 8000b5a:	3a08      	subs	r2, #8
 8000b5c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000b60:	db10      	blt.n	8000b84 <__aeabi_l2f+0x5c>
 8000b62:	fa01 fc02 	lsl.w	ip, r1, r2
 8000b66:	4463      	add	r3, ip
 8000b68:	fa00 fc02 	lsl.w	ip, r0, r2
 8000b6c:	f1c2 0220 	rsb	r2, r2, #32
 8000b70:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000b74:	fa20 f202 	lsr.w	r2, r0, r2
 8000b78:	eb43 0002 	adc.w	r0, r3, r2
 8000b7c:	bf08      	it	eq
 8000b7e:	f020 0001 	biceq.w	r0, r0, #1
 8000b82:	4770      	bx	lr
 8000b84:	f102 0220 	add.w	r2, r2, #32
 8000b88:	fa01 fc02 	lsl.w	ip, r1, r2
 8000b8c:	f1c2 0220 	rsb	r2, r2, #32
 8000b90:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000b94:	fa21 f202 	lsr.w	r2, r1, r2
 8000b98:	eb43 0002 	adc.w	r0, r3, r2
 8000b9c:	bf08      	it	eq
 8000b9e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ba2:	4770      	bx	lr

08000ba4 <__aeabi_fmul>:
 8000ba4:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ba8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000bac:	bf1e      	ittt	ne
 8000bae:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000bb2:	ea92 0f0c 	teqne	r2, ip
 8000bb6:	ea93 0f0c 	teqne	r3, ip
 8000bba:	d06f      	beq.n	8000c9c <__aeabi_fmul+0xf8>
 8000bbc:	441a      	add	r2, r3
 8000bbe:	ea80 0c01 	eor.w	ip, r0, r1
 8000bc2:	0240      	lsls	r0, r0, #9
 8000bc4:	bf18      	it	ne
 8000bc6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000bca:	d01e      	beq.n	8000c0a <__aeabi_fmul+0x66>
 8000bcc:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000bd0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000bd4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000bd8:	fba0 3101 	umull	r3, r1, r0, r1
 8000bdc:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000be0:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000be4:	bf3e      	ittt	cc
 8000be6:	0049      	lslcc	r1, r1, #1
 8000be8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000bec:	005b      	lslcc	r3, r3, #1
 8000bee:	ea40 0001 	orr.w	r0, r0, r1
 8000bf2:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000bf6:	2afd      	cmp	r2, #253	; 0xfd
 8000bf8:	d81d      	bhi.n	8000c36 <__aeabi_fmul+0x92>
 8000bfa:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000bfe:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c02:	bf08      	it	eq
 8000c04:	f020 0001 	biceq.w	r0, r0, #1
 8000c08:	4770      	bx	lr
 8000c0a:	f090 0f00 	teq	r0, #0
 8000c0e:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000c12:	bf08      	it	eq
 8000c14:	0249      	lsleq	r1, r1, #9
 8000c16:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000c1a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000c1e:	3a7f      	subs	r2, #127	; 0x7f
 8000c20:	bfc2      	ittt	gt
 8000c22:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000c26:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000c2a:	4770      	bxgt	lr
 8000c2c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c30:	f04f 0300 	mov.w	r3, #0
 8000c34:	3a01      	subs	r2, #1
 8000c36:	dc5d      	bgt.n	8000cf4 <__aeabi_fmul+0x150>
 8000c38:	f112 0f19 	cmn.w	r2, #25
 8000c3c:	bfdc      	itt	le
 8000c3e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000c42:	4770      	bxle	lr
 8000c44:	f1c2 0200 	rsb	r2, r2, #0
 8000c48:	0041      	lsls	r1, r0, #1
 8000c4a:	fa21 f102 	lsr.w	r1, r1, r2
 8000c4e:	f1c2 0220 	rsb	r2, r2, #32
 8000c52:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c56:	ea5f 0031 	movs.w	r0, r1, rrx
 8000c5a:	f140 0000 	adc.w	r0, r0, #0
 8000c5e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000c62:	bf08      	it	eq
 8000c64:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000c68:	4770      	bx	lr
 8000c6a:	f092 0f00 	teq	r2, #0
 8000c6e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000c72:	bf02      	ittt	eq
 8000c74:	0040      	lsleq	r0, r0, #1
 8000c76:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000c7a:	3a01      	subeq	r2, #1
 8000c7c:	d0f9      	beq.n	8000c72 <__aeabi_fmul+0xce>
 8000c7e:	ea40 000c 	orr.w	r0, r0, ip
 8000c82:	f093 0f00 	teq	r3, #0
 8000c86:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c8a:	bf02      	ittt	eq
 8000c8c:	0049      	lsleq	r1, r1, #1
 8000c8e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000c92:	3b01      	subeq	r3, #1
 8000c94:	d0f9      	beq.n	8000c8a <__aeabi_fmul+0xe6>
 8000c96:	ea41 010c 	orr.w	r1, r1, ip
 8000c9a:	e78f      	b.n	8000bbc <__aeabi_fmul+0x18>
 8000c9c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000ca0:	ea92 0f0c 	teq	r2, ip
 8000ca4:	bf18      	it	ne
 8000ca6:	ea93 0f0c 	teqne	r3, ip
 8000caa:	d00a      	beq.n	8000cc2 <__aeabi_fmul+0x11e>
 8000cac:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000cb0:	bf18      	it	ne
 8000cb2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000cb6:	d1d8      	bne.n	8000c6a <__aeabi_fmul+0xc6>
 8000cb8:	ea80 0001 	eor.w	r0, r0, r1
 8000cbc:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000cc0:	4770      	bx	lr
 8000cc2:	f090 0f00 	teq	r0, #0
 8000cc6:	bf17      	itett	ne
 8000cc8:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000ccc:	4608      	moveq	r0, r1
 8000cce:	f091 0f00 	teqne	r1, #0
 8000cd2:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000cd6:	d014      	beq.n	8000d02 <__aeabi_fmul+0x15e>
 8000cd8:	ea92 0f0c 	teq	r2, ip
 8000cdc:	d101      	bne.n	8000ce2 <__aeabi_fmul+0x13e>
 8000cde:	0242      	lsls	r2, r0, #9
 8000ce0:	d10f      	bne.n	8000d02 <__aeabi_fmul+0x15e>
 8000ce2:	ea93 0f0c 	teq	r3, ip
 8000ce6:	d103      	bne.n	8000cf0 <__aeabi_fmul+0x14c>
 8000ce8:	024b      	lsls	r3, r1, #9
 8000cea:	bf18      	it	ne
 8000cec:	4608      	movne	r0, r1
 8000cee:	d108      	bne.n	8000d02 <__aeabi_fmul+0x15e>
 8000cf0:	ea80 0001 	eor.w	r0, r0, r1
 8000cf4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000cf8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cfc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d00:	4770      	bx	lr
 8000d02:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000d06:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000d0a:	4770      	bx	lr

08000d0c <__aeabi_fdiv>:
 8000d0c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d10:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d14:	bf1e      	ittt	ne
 8000d16:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d1a:	ea92 0f0c 	teqne	r2, ip
 8000d1e:	ea93 0f0c 	teqne	r3, ip
 8000d22:	d069      	beq.n	8000df8 <__aeabi_fdiv+0xec>
 8000d24:	eba2 0203 	sub.w	r2, r2, r3
 8000d28:	ea80 0c01 	eor.w	ip, r0, r1
 8000d2c:	0249      	lsls	r1, r1, #9
 8000d2e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000d32:	d037      	beq.n	8000da4 <__aeabi_fdiv+0x98>
 8000d34:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000d38:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000d3c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000d40:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d44:	428b      	cmp	r3, r1
 8000d46:	bf38      	it	cc
 8000d48:	005b      	lslcc	r3, r3, #1
 8000d4a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000d4e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000d52:	428b      	cmp	r3, r1
 8000d54:	bf24      	itt	cs
 8000d56:	1a5b      	subcs	r3, r3, r1
 8000d58:	ea40 000c 	orrcs.w	r0, r0, ip
 8000d5c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000d60:	bf24      	itt	cs
 8000d62:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000d66:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000d6a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000d6e:	bf24      	itt	cs
 8000d70:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000d74:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000d78:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000d7c:	bf24      	itt	cs
 8000d7e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000d82:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000d86:	011b      	lsls	r3, r3, #4
 8000d88:	bf18      	it	ne
 8000d8a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000d8e:	d1e0      	bne.n	8000d52 <__aeabi_fdiv+0x46>
 8000d90:	2afd      	cmp	r2, #253	; 0xfd
 8000d92:	f63f af50 	bhi.w	8000c36 <__aeabi_fmul+0x92>
 8000d96:	428b      	cmp	r3, r1
 8000d98:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d9c:	bf08      	it	eq
 8000d9e:	f020 0001 	biceq.w	r0, r0, #1
 8000da2:	4770      	bx	lr
 8000da4:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000da8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dac:	327f      	adds	r2, #127	; 0x7f
 8000dae:	bfc2      	ittt	gt
 8000db0:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000db4:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000db8:	4770      	bxgt	lr
 8000dba:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000dbe:	f04f 0300 	mov.w	r3, #0
 8000dc2:	3a01      	subs	r2, #1
 8000dc4:	e737      	b.n	8000c36 <__aeabi_fmul+0x92>
 8000dc6:	f092 0f00 	teq	r2, #0
 8000dca:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000dce:	bf02      	ittt	eq
 8000dd0:	0040      	lsleq	r0, r0, #1
 8000dd2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000dd6:	3a01      	subeq	r2, #1
 8000dd8:	d0f9      	beq.n	8000dce <__aeabi_fdiv+0xc2>
 8000dda:	ea40 000c 	orr.w	r0, r0, ip
 8000dde:	f093 0f00 	teq	r3, #0
 8000de2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000de6:	bf02      	ittt	eq
 8000de8:	0049      	lsleq	r1, r1, #1
 8000dea:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000dee:	3b01      	subeq	r3, #1
 8000df0:	d0f9      	beq.n	8000de6 <__aeabi_fdiv+0xda>
 8000df2:	ea41 010c 	orr.w	r1, r1, ip
 8000df6:	e795      	b.n	8000d24 <__aeabi_fdiv+0x18>
 8000df8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000dfc:	ea92 0f0c 	teq	r2, ip
 8000e00:	d108      	bne.n	8000e14 <__aeabi_fdiv+0x108>
 8000e02:	0242      	lsls	r2, r0, #9
 8000e04:	f47f af7d 	bne.w	8000d02 <__aeabi_fmul+0x15e>
 8000e08:	ea93 0f0c 	teq	r3, ip
 8000e0c:	f47f af70 	bne.w	8000cf0 <__aeabi_fmul+0x14c>
 8000e10:	4608      	mov	r0, r1
 8000e12:	e776      	b.n	8000d02 <__aeabi_fmul+0x15e>
 8000e14:	ea93 0f0c 	teq	r3, ip
 8000e18:	d104      	bne.n	8000e24 <__aeabi_fdiv+0x118>
 8000e1a:	024b      	lsls	r3, r1, #9
 8000e1c:	f43f af4c 	beq.w	8000cb8 <__aeabi_fmul+0x114>
 8000e20:	4608      	mov	r0, r1
 8000e22:	e76e      	b.n	8000d02 <__aeabi_fmul+0x15e>
 8000e24:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e28:	bf18      	it	ne
 8000e2a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e2e:	d1ca      	bne.n	8000dc6 <__aeabi_fdiv+0xba>
 8000e30:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000e34:	f47f af5c 	bne.w	8000cf0 <__aeabi_fmul+0x14c>
 8000e38:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000e3c:	f47f af3c 	bne.w	8000cb8 <__aeabi_fmul+0x114>
 8000e40:	e75f      	b.n	8000d02 <__aeabi_fmul+0x15e>
 8000e42:	bf00      	nop

08000e44 <__gesf2>:
 8000e44:	f04f 3cff 	mov.w	ip, #4294967295
 8000e48:	e006      	b.n	8000e58 <__cmpsf2+0x4>
 8000e4a:	bf00      	nop

08000e4c <__lesf2>:
 8000e4c:	f04f 0c01 	mov.w	ip, #1
 8000e50:	e002      	b.n	8000e58 <__cmpsf2+0x4>
 8000e52:	bf00      	nop

08000e54 <__cmpsf2>:
 8000e54:	f04f 0c01 	mov.w	ip, #1
 8000e58:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000e5c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000e60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000e64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000e68:	bf18      	it	ne
 8000e6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000e6e:	d011      	beq.n	8000e94 <__cmpsf2+0x40>
 8000e70:	b001      	add	sp, #4
 8000e72:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000e76:	bf18      	it	ne
 8000e78:	ea90 0f01 	teqne	r0, r1
 8000e7c:	bf58      	it	pl
 8000e7e:	ebb2 0003 	subspl.w	r0, r2, r3
 8000e82:	bf88      	it	hi
 8000e84:	17c8      	asrhi	r0, r1, #31
 8000e86:	bf38      	it	cc
 8000e88:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000e8c:	bf18      	it	ne
 8000e8e:	f040 0001 	orrne.w	r0, r0, #1
 8000e92:	4770      	bx	lr
 8000e94:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000e98:	d102      	bne.n	8000ea0 <__cmpsf2+0x4c>
 8000e9a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000e9e:	d105      	bne.n	8000eac <__cmpsf2+0x58>
 8000ea0:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000ea4:	d1e4      	bne.n	8000e70 <__cmpsf2+0x1c>
 8000ea6:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000eaa:	d0e1      	beq.n	8000e70 <__cmpsf2+0x1c>
 8000eac:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000eb0:	4770      	bx	lr
 8000eb2:	bf00      	nop

08000eb4 <__aeabi_cfrcmple>:
 8000eb4:	4684      	mov	ip, r0
 8000eb6:	4608      	mov	r0, r1
 8000eb8:	4661      	mov	r1, ip
 8000eba:	e7ff      	b.n	8000ebc <__aeabi_cfcmpeq>

08000ebc <__aeabi_cfcmpeq>:
 8000ebc:	b50f      	push	{r0, r1, r2, r3, lr}
 8000ebe:	f7ff ffc9 	bl	8000e54 <__cmpsf2>
 8000ec2:	2800      	cmp	r0, #0
 8000ec4:	bf48      	it	mi
 8000ec6:	f110 0f00 	cmnmi.w	r0, #0
 8000eca:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000ecc <__aeabi_fcmpeq>:
 8000ecc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ed0:	f7ff fff4 	bl	8000ebc <__aeabi_cfcmpeq>
 8000ed4:	bf0c      	ite	eq
 8000ed6:	2001      	moveq	r0, #1
 8000ed8:	2000      	movne	r0, #0
 8000eda:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ede:	bf00      	nop

08000ee0 <__aeabi_fcmplt>:
 8000ee0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ee4:	f7ff ffea 	bl	8000ebc <__aeabi_cfcmpeq>
 8000ee8:	bf34      	ite	cc
 8000eea:	2001      	movcc	r0, #1
 8000eec:	2000      	movcs	r0, #0
 8000eee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ef2:	bf00      	nop

08000ef4 <__aeabi_fcmple>:
 8000ef4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ef8:	f7ff ffe0 	bl	8000ebc <__aeabi_cfcmpeq>
 8000efc:	bf94      	ite	ls
 8000efe:	2001      	movls	r0, #1
 8000f00:	2000      	movhi	r0, #0
 8000f02:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f06:	bf00      	nop

08000f08 <__aeabi_fcmpge>:
 8000f08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f0c:	f7ff ffd2 	bl	8000eb4 <__aeabi_cfrcmple>
 8000f10:	bf94      	ite	ls
 8000f12:	2001      	movls	r0, #1
 8000f14:	2000      	movhi	r0, #0
 8000f16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f1a:	bf00      	nop

08000f1c <__aeabi_fcmpgt>:
 8000f1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f20:	f7ff ffc8 	bl	8000eb4 <__aeabi_cfrcmple>
 8000f24:	bf34      	ite	cc
 8000f26:	2001      	movcc	r0, #1
 8000f28:	2000      	movcs	r0, #0
 8000f2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f2e:	bf00      	nop

08000f30 <__aeabi_f2iz>:
 8000f30:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000f34:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000f38:	d30f      	bcc.n	8000f5a <__aeabi_f2iz+0x2a>
 8000f3a:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000f3e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000f42:	d90d      	bls.n	8000f60 <__aeabi_f2iz+0x30>
 8000f44:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000f48:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000f4c:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000f50:	fa23 f002 	lsr.w	r0, r3, r2
 8000f54:	bf18      	it	ne
 8000f56:	4240      	negne	r0, r0
 8000f58:	4770      	bx	lr
 8000f5a:	f04f 0000 	mov.w	r0, #0
 8000f5e:	4770      	bx	lr
 8000f60:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000f64:	d101      	bne.n	8000f6a <__aeabi_f2iz+0x3a>
 8000f66:	0242      	lsls	r2, r0, #9
 8000f68:	d105      	bne.n	8000f76 <__aeabi_f2iz+0x46>
 8000f6a:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 8000f6e:	bf08      	it	eq
 8000f70:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000f74:	4770      	bx	lr
 8000f76:	f04f 0000 	mov.w	r0, #0
 8000f7a:	4770      	bx	lr

08000f7c <Read_DCON>:
//  0xFF-   COM 
//     ,       .
//       .

uint8_t Read_DCON(uint8_t *buf)
{
 8000f7c:	b480      	push	{r7}
 8000f7e:	b085      	sub	sp, #20
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	6078      	str	r0, [r7, #4]
	int8_t temp;																				// 
	uint8_t CHK_sum=0;																			//    
 8000f84:	2300      	movs	r3, #0
 8000f86:	73bb      	strb	r3, [r7, #14]

	if (_DCON_RX_end==0) return 0;																//      
 8000f88:	4b3f      	ldr	r3, [pc, #252]	; (8001088 <Read_DCON+0x10c>)
 8000f8a:	781b      	ldrb	r3, [r3, #0]
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	d101      	bne.n	8000f94 <Read_DCON+0x18>
 8000f90:	2300      	movs	r3, #0
 8000f92:	e073      	b.n	800107c <Read_DCON+0x100>
	_DCON_RX_end=0;																				//   
 8000f94:	4b3c      	ldr	r3, [pc, #240]	; (8001088 <Read_DCON+0x10c>)
 8000f96:	2200      	movs	r2, #0
 8000f98:	701a      	strb	r2, [r3, #0]

	if (_CHK_mode==CRC_EN)																		//       DCON
 8000f9a:	4b3c      	ldr	r3, [pc, #240]	; (800108c <Read_DCON+0x110>)
 8000f9c:	781b      	ldrb	r3, [r3, #0]
 8000f9e:	2b01      	cmp	r3, #1
 8000fa0:	d14f      	bne.n	8001042 <Read_DCON+0xc6>
	{
		for (temp=0;temp<_DCON_RX_length-3;temp++) CHK_sum+=_DCON_RX_Buffer[temp];					//    ,   CR    
 8000fa2:	2300      	movs	r3, #0
 8000fa4:	73fb      	strb	r3, [r7, #15]
 8000fa6:	e00c      	b.n	8000fc2 <Read_DCON+0x46>
 8000fa8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000fac:	4a38      	ldr	r2, [pc, #224]	; (8001090 <Read_DCON+0x114>)
 8000fae:	5cd2      	ldrb	r2, [r2, r3]
 8000fb0:	7bbb      	ldrb	r3, [r7, #14]
 8000fb2:	4413      	add	r3, r2
 8000fb4:	73bb      	strb	r3, [r7, #14]
 8000fb6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000fba:	b2db      	uxtb	r3, r3
 8000fbc:	3301      	adds	r3, #1
 8000fbe:	b2db      	uxtb	r3, r3
 8000fc0:	73fb      	strb	r3, [r7, #15]
 8000fc2:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8000fc6:	4b33      	ldr	r3, [pc, #204]	; (8001094 <Read_DCON+0x118>)
 8000fc8:	781b      	ldrb	r3, [r3, #0]
 8000fca:	3b03      	subs	r3, #3
 8000fcc:	429a      	cmp	r2, r3
 8000fce:	dbeb      	blt.n	8000fa8 <Read_DCON+0x2c>
		temp=CHK_sum>>4;																		//   
 8000fd0:	7bbb      	ldrb	r3, [r7, #14]
 8000fd2:	091b      	lsrs	r3, r3, #4
 8000fd4:	b2db      	uxtb	r3, r3
 8000fd6:	73fb      	strb	r3, [r7, #15]
		if (temp<=9) temp+=0x30;																//   (0-9)
 8000fd8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000fdc:	2b09      	cmp	r3, #9
 8000fde:	dc04      	bgt.n	8000fea <Read_DCON+0x6e>
 8000fe0:	7bfb      	ldrb	r3, [r7, #15]
 8000fe2:	3330      	adds	r3, #48	; 0x30
 8000fe4:	b2db      	uxtb	r3, r3
 8000fe6:	73fb      	strb	r3, [r7, #15]
 8000fe8:	e003      	b.n	8000ff2 <Read_DCON+0x76>
		else temp+=0x37;																		//   (A-F)
 8000fea:	7bfb      	ldrb	r3, [r7, #15]
 8000fec:	3337      	adds	r3, #55	; 0x37
 8000fee:	b2db      	uxtb	r3, r3
 8000ff0:	73fb      	strb	r3, [r7, #15]
		if (temp!=_DCON_RX_Buffer[_DCON_RX_length-3]) return 0x80;								//       
 8000ff2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ff6:	4a27      	ldr	r2, [pc, #156]	; (8001094 <Read_DCON+0x118>)
 8000ff8:	7812      	ldrb	r2, [r2, #0]
 8000ffa:	3a03      	subs	r2, #3
 8000ffc:	4924      	ldr	r1, [pc, #144]	; (8001090 <Read_DCON+0x114>)
 8000ffe:	5c8a      	ldrb	r2, [r1, r2]
 8001000:	4293      	cmp	r3, r2
 8001002:	d001      	beq.n	8001008 <Read_DCON+0x8c>
 8001004:	2380      	movs	r3, #128	; 0x80
 8001006:	e039      	b.n	800107c <Read_DCON+0x100>

		temp=CHK_sum & 0x0F;																	//   
 8001008:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800100c:	f003 030f 	and.w	r3, r3, #15
 8001010:	73fb      	strb	r3, [r7, #15]
		if (temp<=9) temp+=0x30;																//   (0-9)
 8001012:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001016:	2b09      	cmp	r3, #9
 8001018:	dc04      	bgt.n	8001024 <Read_DCON+0xa8>
 800101a:	7bfb      	ldrb	r3, [r7, #15]
 800101c:	3330      	adds	r3, #48	; 0x30
 800101e:	b2db      	uxtb	r3, r3
 8001020:	73fb      	strb	r3, [r7, #15]
 8001022:	e003      	b.n	800102c <Read_DCON+0xb0>
		else temp+=0x37;																		//   (A-F)
 8001024:	7bfb      	ldrb	r3, [r7, #15]
 8001026:	3337      	adds	r3, #55	; 0x37
 8001028:	b2db      	uxtb	r3, r3
 800102a:	73fb      	strb	r3, [r7, #15]
		if (temp!=_DCON_RX_Buffer[_DCON_RX_length-2]) return 0x80;								//       
 800102c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001030:	4a18      	ldr	r2, [pc, #96]	; (8001094 <Read_DCON+0x118>)
 8001032:	7812      	ldrb	r2, [r2, #0]
 8001034:	3a02      	subs	r2, #2
 8001036:	4916      	ldr	r1, [pc, #88]	; (8001090 <Read_DCON+0x114>)
 8001038:	5c8a      	ldrb	r2, [r1, r2]
 800103a:	4293      	cmp	r3, r2
 800103c:	d001      	beq.n	8001042 <Read_DCON+0xc6>
 800103e:	2380      	movs	r3, #128	; 0x80
 8001040:	e01c      	b.n	800107c <Read_DCON+0x100>
	}

	*buf=_DCON_RX_length;																		//   
 8001042:	4b14      	ldr	r3, [pc, #80]	; (8001094 <Read_DCON+0x118>)
 8001044:	781a      	ldrb	r2, [r3, #0]
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	701a      	strb	r2, [r3, #0]
	for (temp=0; temp<_DCON_RX_length; temp++)													// 
 800104a:	2300      	movs	r3, #0
 800104c:	73fb      	strb	r3, [r7, #15]
 800104e:	e00e      	b.n	800106e <Read_DCON+0xf2>
	{
		buf++;
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	3301      	adds	r3, #1
 8001054:	607b      	str	r3, [r7, #4]
		*buf=_DCON_RX_Buffer[temp];
 8001056:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800105a:	4a0d      	ldr	r2, [pc, #52]	; (8001090 <Read_DCON+0x114>)
 800105c:	5cd2      	ldrb	r2, [r2, r3]
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	701a      	strb	r2, [r3, #0]
	for (temp=0; temp<_DCON_RX_length; temp++)													// 
 8001062:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001066:	b2db      	uxtb	r3, r3
 8001068:	3301      	adds	r3, #1
 800106a:	b2db      	uxtb	r3, r3
 800106c:	73fb      	strb	r3, [r7, #15]
 800106e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001072:	4a08      	ldr	r2, [pc, #32]	; (8001094 <Read_DCON+0x118>)
 8001074:	7812      	ldrb	r2, [r2, #0]
 8001076:	4293      	cmp	r3, r2
 8001078:	dbea      	blt.n	8001050 <Read_DCON+0xd4>
	}

	return 1;																					// 
 800107a:	2301      	movs	r3, #1
}
 800107c:	4618      	mov	r0, r3
 800107e:	3714      	adds	r7, #20
 8001080:	46bd      	mov	sp, r7
 8001082:	bc80      	pop	{r7}
 8001084:	4770      	bx	lr
 8001086:	bf00      	nop
 8001088:	20000111 	.word	0x20000111
 800108c:	200000b4 	.word	0x200000b4
 8001090:	20000034 	.word	0x20000034
 8001094:	20000110 	.word	0x20000110

08001098 <Write_DCON>:
// :
//	0x00-  


uint8_t Write_DCON(uint8_t *buf,UART_HandleTypeDef *DCON_huart)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	b084      	sub	sp, #16
 800109c:	af00      	add	r7, sp, #0
 800109e:	6078      	str	r0, [r7, #4]
 80010a0:	6039      	str	r1, [r7, #0]
	uint8_t CHK_sum=0;																				//    
 80010a2:	2300      	movs	r3, #0
 80010a4:	73fb      	strb	r3, [r7, #15]
	uint8_t temp;																					// 
	int8_t Length;																					// 

	Length=0;																					//     
 80010a6:	2300      	movs	r3, #0
 80010a8:	73bb      	strb	r3, [r7, #14]
	while (Length < DCON_RX_BUFFER_SIZE)														//,     ,       
 80010aa:	e021      	b.n	80010f0 <Write_DCON+0x58>
	{
		_DCON_TX_Buffer[Length]=*buf;
 80010ac:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80010b0:	687a      	ldr	r2, [r7, #4]
 80010b2:	7811      	ldrb	r1, [r2, #0]
 80010b4:	4a39      	ldr	r2, [pc, #228]	; (800119c <Write_DCON+0x104>)
 80010b6:	54d1      	strb	r1, [r2, r3]
		if ((_DCON_TX_Buffer[Length]==0) || (_DCON_TX_Buffer[Length]==0x0D)) break;				//        
 80010b8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80010bc:	4a37      	ldr	r2, [pc, #220]	; (800119c <Write_DCON+0x104>)
 80010be:	5cd3      	ldrb	r3, [r2, r3]
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d019      	beq.n	80010f8 <Write_DCON+0x60>
 80010c4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80010c8:	4a34      	ldr	r2, [pc, #208]	; (800119c <Write_DCON+0x104>)
 80010ca:	5cd3      	ldrb	r3, [r2, r3]
 80010cc:	2b0d      	cmp	r3, #13
 80010ce:	d013      	beq.n	80010f8 <Write_DCON+0x60>
		CHK_sum+=_DCON_TX_Buffer[Length];
 80010d0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80010d4:	4a31      	ldr	r2, [pc, #196]	; (800119c <Write_DCON+0x104>)
 80010d6:	5cd2      	ldrb	r2, [r2, r3]
 80010d8:	7bfb      	ldrb	r3, [r7, #15]
 80010da:	4413      	add	r3, r2
 80010dc:	73fb      	strb	r3, [r7, #15]
		Length++;																				//    
 80010de:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80010e2:	b2db      	uxtb	r3, r3
 80010e4:	3301      	adds	r3, #1
 80010e6:	b2db      	uxtb	r3, r3
 80010e8:	73bb      	strb	r3, [r7, #14]
		buf++;																					//     
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	3301      	adds	r3, #1
 80010ee:	607b      	str	r3, [r7, #4]
	while (Length < DCON_RX_BUFFER_SIZE)														//,     ,       
 80010f0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80010f4:	2b3f      	cmp	r3, #63	; 0x3f
 80010f6:	ddd9      	ble.n	80010ac <Write_DCON+0x14>
	}

	if (_CHK_mode==CRC_EN)																		//       DCON
 80010f8:	4b29      	ldr	r3, [pc, #164]	; (80011a0 <Write_DCON+0x108>)
 80010fa:	781b      	ldrb	r3, [r3, #0]
 80010fc:	2b01      	cmp	r3, #1
 80010fe:	d136      	bne.n	800116e <Write_DCON+0xd6>
	{
		temp=CHK_sum>>4;																		//   
 8001100:	7bfb      	ldrb	r3, [r7, #15]
 8001102:	091b      	lsrs	r3, r3, #4
 8001104:	737b      	strb	r3, [r7, #13]
		if (temp<=9) _DCON_TX_Buffer[Length]=temp+0x30;											//   (0-9)
 8001106:	7b7b      	ldrb	r3, [r7, #13]
 8001108:	2b09      	cmp	r3, #9
 800110a:	d807      	bhi.n	800111c <Write_DCON+0x84>
 800110c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001110:	7b7a      	ldrb	r2, [r7, #13]
 8001112:	3230      	adds	r2, #48	; 0x30
 8001114:	b2d1      	uxtb	r1, r2
 8001116:	4a21      	ldr	r2, [pc, #132]	; (800119c <Write_DCON+0x104>)
 8001118:	54d1      	strb	r1, [r2, r3]
 800111a:	e006      	b.n	800112a <Write_DCON+0x92>
		else _DCON_TX_Buffer[Length]=temp+0x37;													//   (A-F)
 800111c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001120:	7b7a      	ldrb	r2, [r7, #13]
 8001122:	3237      	adds	r2, #55	; 0x37
 8001124:	b2d1      	uxtb	r1, r2
 8001126:	4a1d      	ldr	r2, [pc, #116]	; (800119c <Write_DCON+0x104>)
 8001128:	54d1      	strb	r1, [r2, r3]
		Length++;
 800112a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800112e:	b2db      	uxtb	r3, r3
 8001130:	3301      	adds	r3, #1
 8001132:	b2db      	uxtb	r3, r3
 8001134:	73bb      	strb	r3, [r7, #14]

		temp=CHK_sum & 0x0F;																	//   
 8001136:	7bfb      	ldrb	r3, [r7, #15]
 8001138:	f003 030f 	and.w	r3, r3, #15
 800113c:	737b      	strb	r3, [r7, #13]
		if (temp<=9) _DCON_TX_Buffer[Length]=temp+0x30;											//   (0-9)
 800113e:	7b7b      	ldrb	r3, [r7, #13]
 8001140:	2b09      	cmp	r3, #9
 8001142:	d807      	bhi.n	8001154 <Write_DCON+0xbc>
 8001144:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001148:	7b7a      	ldrb	r2, [r7, #13]
 800114a:	3230      	adds	r2, #48	; 0x30
 800114c:	b2d1      	uxtb	r1, r2
 800114e:	4a13      	ldr	r2, [pc, #76]	; (800119c <Write_DCON+0x104>)
 8001150:	54d1      	strb	r1, [r2, r3]
 8001152:	e006      	b.n	8001162 <Write_DCON+0xca>
		else _DCON_TX_Buffer[Length]=temp+0x37;													//   (A-F)
 8001154:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001158:	7b7a      	ldrb	r2, [r7, #13]
 800115a:	3237      	adds	r2, #55	; 0x37
 800115c:	b2d1      	uxtb	r1, r2
 800115e:	4a0f      	ldr	r2, [pc, #60]	; (800119c <Write_DCON+0x104>)
 8001160:	54d1      	strb	r1, [r2, r3]
		Length++;
 8001162:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001166:	b2db      	uxtb	r3, r3
 8001168:	3301      	adds	r3, #1
 800116a:	b2db      	uxtb	r3, r3
 800116c:	73bb      	strb	r3, [r7, #14]
	}

	_DCON_TX_Buffer[Length++]=0x0D;																//      
 800116e:	f997 200e 	ldrsb.w	r2, [r7, #14]
 8001172:	b2d3      	uxtb	r3, r2
 8001174:	3301      	adds	r3, #1
 8001176:	b2db      	uxtb	r3, r3
 8001178:	73bb      	strb	r3, [r7, #14]
 800117a:	4b08      	ldr	r3, [pc, #32]	; (800119c <Write_DCON+0x104>)
 800117c:	210d      	movs	r1, #13
 800117e:	5499      	strb	r1, [r3, r2]

	HAL_UART_Transmit(DCON_huart, _DCON_TX_Buffer,(uint16_t)Length, 1000);										//    DCON
 8001180:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001184:	b29a      	uxth	r2, r3
 8001186:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800118a:	4904      	ldr	r1, [pc, #16]	; (800119c <Write_DCON+0x104>)
 800118c:	6838      	ldr	r0, [r7, #0]
 800118e:	f003 fc93 	bl	8004ab8 <HAL_UART_Transmit>
	return 0;																					//  
 8001192:	2300      	movs	r3, #0
}
 8001194:	4618      	mov	r0, r3
 8001196:	3710      	adds	r7, #16
 8001198:	46bd      	mov	sp, r7
 800119a:	bd80      	pop	{r7, pc}
 800119c:	20000074 	.word	0x20000074
 80011a0:	200000b4 	.word	0x200000b4

080011a4 <DWT_Init>:
#define DS_PORT_2 GPIOA
#define DS_PIN_2  GPIO_PIN_2
//uint32_t DELAY_WAIT_CONVERT = DELAY_T_CONVERT;

void DWT_Init(void)
{
 80011a4:	b480      	push	{r7}
 80011a6:	af00      	add	r7, sp, #0
    SCB_DEMCR |= CoreDebug_DEMCR_TRCENA_Msk; //   
 80011a8:	4b07      	ldr	r3, [pc, #28]	; (80011c8 <DWT_Init+0x24>)
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	4a06      	ldr	r2, [pc, #24]	; (80011c8 <DWT_Init+0x24>)
 80011ae:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80011b2:	6013      	str	r3, [r2, #0]
	DWT_CONTROL |= DWT_CTRL_CYCCNTENA_Msk;   //  
 80011b4:	4b05      	ldr	r3, [pc, #20]	; (80011cc <DWT_Init+0x28>)
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	4a04      	ldr	r2, [pc, #16]	; (80011cc <DWT_Init+0x28>)
 80011ba:	f043 0301 	orr.w	r3, r3, #1
 80011be:	6013      	str	r3, [r2, #0]
}
 80011c0:	bf00      	nop
 80011c2:	46bd      	mov	sp, r7
 80011c4:	bc80      	pop	{r7}
 80011c6:	4770      	bx	lr
 80011c8:	e000edfc 	.word	0xe000edfc
 80011cc:	e0001000 	.word	0xe0001000

080011d0 <delay_us>:

void delay_us(uint32_t us)
{
 80011d0:	b480      	push	{r7}
 80011d2:	b085      	sub	sp, #20
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	6078      	str	r0, [r7, #4]
    uint32_t us_count_tic =  us * (SystemCoreClock / 1000000);
 80011d8:	4b0b      	ldr	r3, [pc, #44]	; (8001208 <delay_us+0x38>)
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	4a0b      	ldr	r2, [pc, #44]	; (800120c <delay_us+0x3c>)
 80011de:	fba2 2303 	umull	r2, r3, r2, r3
 80011e2:	0c9a      	lsrs	r2, r3, #18
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	fb02 f303 	mul.w	r3, r2, r3
 80011ea:	60fb      	str	r3, [r7, #12]
    DWT->CYCCNT = 0U; //  
 80011ec:	4b08      	ldr	r3, [pc, #32]	; (8001210 <delay_us+0x40>)
 80011ee:	2200      	movs	r2, #0
 80011f0:	605a      	str	r2, [r3, #4]
    while(DWT->CYCCNT < us_count_tic);
 80011f2:	bf00      	nop
 80011f4:	4b06      	ldr	r3, [pc, #24]	; (8001210 <delay_us+0x40>)
 80011f6:	685b      	ldr	r3, [r3, #4]
 80011f8:	68fa      	ldr	r2, [r7, #12]
 80011fa:	429a      	cmp	r2, r3
 80011fc:	d8fa      	bhi.n	80011f4 <delay_us+0x24>
}
 80011fe:	bf00      	nop
 8001200:	3714      	adds	r7, #20
 8001202:	46bd      	mov	sp, r7
 8001204:	bc80      	pop	{r7}
 8001206:	4770      	bx	lr
 8001208:	20000008 	.word	0x20000008
 800120c:	431bde83 	.word	0x431bde83
 8001210:	e0001000 	.word	0xe0001000

08001214 <Init_ds18b20_0>:
//////////-------------  ------------------------------
void Init_ds18b20_0(DS18B20_Resolution resolution)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	b082      	sub	sp, #8
 8001218:	af00      	add	r7, sp, #0
 800121a:	4603      	mov	r3, r0
 800121c:	71fb      	strb	r3, [r7, #7]
	//DWT_Init();
	setResolution_0(resolution);
 800121e:	79fb      	ldrb	r3, [r7, #7]
 8001220:	4618      	mov	r0, r3
 8001222:	f000 f8ca 	bl	80013ba <setResolution_0>
}
 8001226:	bf00      	nop
 8001228:	3708      	adds	r7, #8
 800122a:	46bd      	mov	sp, r7
 800122c:	bd80      	pop	{r7, pc}
	...

08001230 <reset_0>:

void reset_0()
{
 8001230:	b580      	push	{r7, lr}
 8001232:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(DS_PORT_0, DS_PIN_0, GPIO_PIN_RESET);
 8001234:	2200      	movs	r2, #0
 8001236:	2101      	movs	r1, #1
 8001238:	4808      	ldr	r0, [pc, #32]	; (800125c <reset_0+0x2c>)
 800123a:	f002 f8aa 	bl	8003392 <HAL_GPIO_WritePin>
	delay_us(DELAY_RESET);
 800123e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001242:	f7ff ffc5 	bl	80011d0 <delay_us>
	HAL_GPIO_WritePin(DS_PORT_0, DS_PIN_0, GPIO_PIN_SET);
 8001246:	2201      	movs	r2, #1
 8001248:	2101      	movs	r1, #1
 800124a:	4804      	ldr	r0, [pc, #16]	; (800125c <reset_0+0x2c>)
 800124c:	f002 f8a1 	bl	8003392 <HAL_GPIO_WritePin>
	delay_us(DELAY_RESET);
 8001250:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001254:	f7ff ffbc 	bl	80011d0 <delay_us>
}
 8001258:	bf00      	nop
 800125a:	bd80      	pop	{r7, pc}
 800125c:	40010800 	.word	0x40010800

08001260 <writeBit_0>:


void writeBit_0(uint8_t bit)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	b082      	sub	sp, #8
 8001264:	af00      	add	r7, sp, #0
 8001266:	4603      	mov	r3, r0
 8001268:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(DS_PORT_0, DS_PIN_0, GPIO_PIN_RESET);
 800126a:	2200      	movs	r2, #0
 800126c:	2101      	movs	r1, #1
 800126e:	480f      	ldr	r0, [pc, #60]	; (80012ac <writeBit_0+0x4c>)
 8001270:	f002 f88f 	bl	8003392 <HAL_GPIO_WritePin>
	delay_us(bit ? DELAY_WRITE_1 : DELAY_WRITE_0);
 8001274:	79fb      	ldrb	r3, [r7, #7]
 8001276:	2b00      	cmp	r3, #0
 8001278:	d001      	beq.n	800127e <writeBit_0+0x1e>
 800127a:	2301      	movs	r3, #1
 800127c:	e000      	b.n	8001280 <writeBit_0+0x20>
 800127e:	233c      	movs	r3, #60	; 0x3c
 8001280:	4618      	mov	r0, r3
 8001282:	f7ff ffa5 	bl	80011d0 <delay_us>
	HAL_GPIO_WritePin(DS_PORT_0, DS_PIN_0, GPIO_PIN_SET);
 8001286:	2201      	movs	r2, #1
 8001288:	2101      	movs	r1, #1
 800128a:	4808      	ldr	r0, [pc, #32]	; (80012ac <writeBit_0+0x4c>)
 800128c:	f002 f881 	bl	8003392 <HAL_GPIO_WritePin>
	delay_us(bit ? DELAY_WRITE_1_PAUSE : DELAY_WRITE_0_PAUSE);
 8001290:	79fb      	ldrb	r3, [r7, #7]
 8001292:	2b00      	cmp	r3, #0
 8001294:	d001      	beq.n	800129a <writeBit_0+0x3a>
 8001296:	233c      	movs	r3, #60	; 0x3c
 8001298:	e000      	b.n	800129c <writeBit_0+0x3c>
 800129a:	2301      	movs	r3, #1
 800129c:	4618      	mov	r0, r3
 800129e:	f7ff ff97 	bl	80011d0 <delay_us>
}
 80012a2:	bf00      	nop
 80012a4:	3708      	adds	r7, #8
 80012a6:	46bd      	mov	sp, r7
 80012a8:	bd80      	pop	{r7, pc}
 80012aa:	bf00      	nop
 80012ac:	40010800 	.word	0x40010800

080012b0 <writeByte_0>:

void writeByte_0(uint8_t data)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b084      	sub	sp, #16
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	4603      	mov	r3, r0
 80012b8:	71fb      	strb	r3, [r7, #7]
	for (uint8_t i = 0; i < 8; i++)
 80012ba:	2300      	movs	r3, #0
 80012bc:	73fb      	strb	r3, [r7, #15]
 80012be:	e010      	b.n	80012e2 <writeByte_0+0x32>
	{
		writeBit_0(data >> i & 1);
 80012c0:	79fa      	ldrb	r2, [r7, #7]
 80012c2:	7bfb      	ldrb	r3, [r7, #15]
 80012c4:	fa42 f303 	asr.w	r3, r2, r3
 80012c8:	b2db      	uxtb	r3, r3
 80012ca:	f003 0301 	and.w	r3, r3, #1
 80012ce:	b2db      	uxtb	r3, r3
 80012d0:	4618      	mov	r0, r3
 80012d2:	f7ff ffc5 	bl	8001260 <writeBit_0>
		delay_us(DELAT_PROTECTION);
 80012d6:	2005      	movs	r0, #5
 80012d8:	f7ff ff7a 	bl	80011d0 <delay_us>
	for (uint8_t i = 0; i < 8; i++)
 80012dc:	7bfb      	ldrb	r3, [r7, #15]
 80012de:	3301      	adds	r3, #1
 80012e0:	73fb      	strb	r3, [r7, #15]
 80012e2:	7bfb      	ldrb	r3, [r7, #15]
 80012e4:	2b07      	cmp	r3, #7
 80012e6:	d9eb      	bls.n	80012c0 <writeByte_0+0x10>
	}
}
 80012e8:	bf00      	nop
 80012ea:	3710      	adds	r7, #16
 80012ec:	46bd      	mov	sp, r7
 80012ee:	bd80      	pop	{r7, pc}

080012f0 <readBit_0>:

uint8_t readBit_0()
{
 80012f0:	b580      	push	{r7, lr}
 80012f2:	b082      	sub	sp, #8
 80012f4:	af00      	add	r7, sp, #0
	uint8_t bit = 0;
 80012f6:	2300      	movs	r3, #0
 80012f8:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(DS_PORT_0, DS_PIN_0, GPIO_PIN_RESET);
 80012fa:	2200      	movs	r2, #0
 80012fc:	2101      	movs	r1, #1
 80012fe:	4810      	ldr	r0, [pc, #64]	; (8001340 <readBit_0+0x50>)
 8001300:	f002 f847 	bl	8003392 <HAL_GPIO_WritePin>
	delay_us(DELAY_READ_SLOT);
 8001304:	200a      	movs	r0, #10
 8001306:	f7ff ff63 	bl	80011d0 <delay_us>
	HAL_GPIO_WritePin(DS_PORT_0, DS_PIN_0, GPIO_PIN_SET);
 800130a:	2201      	movs	r2, #1
 800130c:	2101      	movs	r1, #1
 800130e:	480c      	ldr	r0, [pc, #48]	; (8001340 <readBit_0+0x50>)
 8001310:	f002 f83f 	bl	8003392 <HAL_GPIO_WritePin>
	delay_us(DELAY_BUS_RELAX);
 8001314:	200a      	movs	r0, #10
 8001316:	f7ff ff5b 	bl	80011d0 <delay_us>
	bit = (HAL_GPIO_ReadPin(DS_PORT_0, DS_PIN_0) ? 1 : 0);
 800131a:	2101      	movs	r1, #1
 800131c:	4808      	ldr	r0, [pc, #32]	; (8001340 <readBit_0+0x50>)
 800131e:	f002 f821 	bl	8003364 <HAL_GPIO_ReadPin>
 8001322:	4603      	mov	r3, r0
 8001324:	2b00      	cmp	r3, #0
 8001326:	bf14      	ite	ne
 8001328:	2301      	movne	r3, #1
 800132a:	2300      	moveq	r3, #0
 800132c:	b2db      	uxtb	r3, r3
 800132e:	71fb      	strb	r3, [r7, #7]
	delay_us(DELAY_READ_PAUSE);
 8001330:	2032      	movs	r0, #50	; 0x32
 8001332:	f7ff ff4d 	bl	80011d0 <delay_us>
	return bit;
 8001336:	79fb      	ldrb	r3, [r7, #7]
}
 8001338:	4618      	mov	r0, r3
 800133a:	3708      	adds	r7, #8
 800133c:	46bd      	mov	sp, r7
 800133e:	bd80      	pop	{r7, pc}
 8001340:	40010800 	.word	0x40010800

08001344 <readTemperature_0>:

int16_t readTemperature_0()
{
 8001344:	b580      	push	{r7, lr}
 8001346:	b082      	sub	sp, #8
 8001348:	af00      	add	r7, sp, #0
	int16_t data = 0;
 800134a:	2300      	movs	r3, #0
 800134c:	80fb      	strh	r3, [r7, #6]
	for (uint8_t i = 0; i < 16; i++)
 800134e:	2300      	movs	r3, #0
 8001350:	717b      	strb	r3, [r7, #5]
 8001352:	e00e      	b.n	8001372 <readTemperature_0+0x2e>
	{
		data += (int16_t) readBit_0() << i;
 8001354:	f7ff ffcc 	bl	80012f0 <readBit_0>
 8001358:	4603      	mov	r3, r0
 800135a:	461a      	mov	r2, r3
 800135c:	797b      	ldrb	r3, [r7, #5]
 800135e:	fa02 f303 	lsl.w	r3, r2, r3
 8001362:	b29a      	uxth	r2, r3
 8001364:	88fb      	ldrh	r3, [r7, #6]
 8001366:	4413      	add	r3, r2
 8001368:	b29b      	uxth	r3, r3
 800136a:	80fb      	strh	r3, [r7, #6]
	for (uint8_t i = 0; i < 16; i++)
 800136c:	797b      	ldrb	r3, [r7, #5]
 800136e:	3301      	adds	r3, #1
 8001370:	717b      	strb	r3, [r7, #5]
 8001372:	797b      	ldrb	r3, [r7, #5]
 8001374:	2b0f      	cmp	r3, #15
 8001376:	d9ed      	bls.n	8001354 <readTemperature_0+0x10>
	}

	//return  (uint16_t)(((float) data / 16.0) * 10.0);
	return data;
 8001378:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 800137c:	4618      	mov	r0, r3
 800137e:	3708      	adds	r7, #8
 8001380:	46bd      	mov	sp, r7
 8001382:	bd80      	pop	{r7, pc}

08001384 <ds18b20_mesureTemperature_0>:

void ds18b20_mesureTemperature_0()
{
 8001384:	b580      	push	{r7, lr}
 8001386:	af00      	add	r7, sp, #0
	reset_0();
 8001388:	f7ff ff52 	bl	8001230 <reset_0>
	writeByte_0(SKIP_ROM);
 800138c:	20cc      	movs	r0, #204	; 0xcc
 800138e:	f7ff ff8f 	bl	80012b0 <writeByte_0>
	writeByte_0(CONVERT_T);
 8001392:	2044      	movs	r0, #68	; 0x44
 8001394:	f7ff ff8c 	bl	80012b0 <writeByte_0>

}
 8001398:	bf00      	nop
 800139a:	bd80      	pop	{r7, pc}

0800139c <ds18b20_getTemperature_0>:
int16_t ds18b20_getTemperature_0()
{
 800139c:	b580      	push	{r7, lr}
 800139e:	af00      	add	r7, sp, #0
	reset_0();
 80013a0:	f7ff ff46 	bl	8001230 <reset_0>
	writeByte_0(SKIP_ROM);
 80013a4:	20cc      	movs	r0, #204	; 0xcc
 80013a6:	f7ff ff83 	bl	80012b0 <writeByte_0>
	writeByte_0(READ_SCRATCHPAD);
 80013aa:	20be      	movs	r0, #190	; 0xbe
 80013ac:	f7ff ff80 	bl	80012b0 <writeByte_0>
	return readTemperature_0();
 80013b0:	f7ff ffc8 	bl	8001344 <readTemperature_0>
 80013b4:	4603      	mov	r3, r0
}
 80013b6:	4618      	mov	r0, r3
 80013b8:	bd80      	pop	{r7, pc}

080013ba <setResolution_0>:

void setResolution_0(DS18B20_Resolution resolution)
{
 80013ba:	b580      	push	{r7, lr}
 80013bc:	b082      	sub	sp, #8
 80013be:	af00      	add	r7, sp, #0
 80013c0:	4603      	mov	r3, r0
 80013c2:	71fb      	strb	r3, [r7, #7]
	reset_0();
 80013c4:	f7ff ff34 	bl	8001230 <reset_0>
	writeByte_0(SKIP_ROM);
 80013c8:	20cc      	movs	r0, #204	; 0xcc
 80013ca:	f7ff ff71 	bl	80012b0 <writeByte_0>
	writeByte_0(WRITE_SCRATCHPAD);
 80013ce:	204e      	movs	r0, #78	; 0x4e
 80013d0:	f7ff ff6e 	bl	80012b0 <writeByte_0>
	writeByte_0(TH_REGISTER);
 80013d4:	204b      	movs	r0, #75	; 0x4b
 80013d6:	f7ff ff6b 	bl	80012b0 <writeByte_0>
	writeByte_0(TL_REGISTER);
 80013da:	2046      	movs	r0, #70	; 0x46
 80013dc:	f7ff ff68 	bl	80012b0 <writeByte_0>
	writeByte_0(resolution);
 80013e0:	79fb      	ldrb	r3, [r7, #7]
 80013e2:	4618      	mov	r0, r3
 80013e4:	f7ff ff64 	bl	80012b0 <writeByte_0>
	//DELAY_WAIT_CONVERT = DELAY_T_CONVERT / getDevider(resolution);
}
 80013e8:	bf00      	nop
 80013ea:	3708      	adds	r7, #8
 80013ec:	46bd      	mov	sp, r7
 80013ee:	bd80      	pop	{r7, pc}

080013f0 <Init_ds18b20_1>:
//----------------------------------------------------------------------------
//////////-------------  ------------------------------
void Init_ds18b20_1(DS18B20_Resolution resolution)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b082      	sub	sp, #8
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	4603      	mov	r3, r0
 80013f8:	71fb      	strb	r3, [r7, #7]
	//DWT_Init();
	setResolution_1(resolution);
 80013fa:	79fb      	ldrb	r3, [r7, #7]
 80013fc:	4618      	mov	r0, r3
 80013fe:	f000 f8ca 	bl	8001596 <setResolution_1>
}
 8001402:	bf00      	nop
 8001404:	3708      	adds	r7, #8
 8001406:	46bd      	mov	sp, r7
 8001408:	bd80      	pop	{r7, pc}
	...

0800140c <reset_1>:

void reset_1()
{
 800140c:	b580      	push	{r7, lr}
 800140e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(DS_PORT_1, DS_PIN_1, GPIO_PIN_RESET);
 8001410:	2200      	movs	r2, #0
 8001412:	2102      	movs	r1, #2
 8001414:	4808      	ldr	r0, [pc, #32]	; (8001438 <reset_1+0x2c>)
 8001416:	f001 ffbc 	bl	8003392 <HAL_GPIO_WritePin>
	delay_us(DELAY_RESET);
 800141a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800141e:	f7ff fed7 	bl	80011d0 <delay_us>
	HAL_GPIO_WritePin(DS_PORT_1, DS_PIN_1, GPIO_PIN_SET);
 8001422:	2201      	movs	r2, #1
 8001424:	2102      	movs	r1, #2
 8001426:	4804      	ldr	r0, [pc, #16]	; (8001438 <reset_1+0x2c>)
 8001428:	f001 ffb3 	bl	8003392 <HAL_GPIO_WritePin>
	delay_us(DELAY_RESET);
 800142c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001430:	f7ff fece 	bl	80011d0 <delay_us>
}
 8001434:	bf00      	nop
 8001436:	bd80      	pop	{r7, pc}
 8001438:	40010800 	.word	0x40010800

0800143c <writeBit_1>:


void writeBit_1(uint8_t bit)
{
 800143c:	b580      	push	{r7, lr}
 800143e:	b082      	sub	sp, #8
 8001440:	af00      	add	r7, sp, #0
 8001442:	4603      	mov	r3, r0
 8001444:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(DS_PORT_1, DS_PIN_1, GPIO_PIN_RESET);
 8001446:	2200      	movs	r2, #0
 8001448:	2102      	movs	r1, #2
 800144a:	480f      	ldr	r0, [pc, #60]	; (8001488 <writeBit_1+0x4c>)
 800144c:	f001 ffa1 	bl	8003392 <HAL_GPIO_WritePin>
	delay_us(bit ? DELAY_WRITE_1 : DELAY_WRITE_0);
 8001450:	79fb      	ldrb	r3, [r7, #7]
 8001452:	2b00      	cmp	r3, #0
 8001454:	d001      	beq.n	800145a <writeBit_1+0x1e>
 8001456:	2301      	movs	r3, #1
 8001458:	e000      	b.n	800145c <writeBit_1+0x20>
 800145a:	233c      	movs	r3, #60	; 0x3c
 800145c:	4618      	mov	r0, r3
 800145e:	f7ff feb7 	bl	80011d0 <delay_us>
	HAL_GPIO_WritePin(DS_PORT_1, DS_PIN_1, GPIO_PIN_SET);
 8001462:	2201      	movs	r2, #1
 8001464:	2102      	movs	r1, #2
 8001466:	4808      	ldr	r0, [pc, #32]	; (8001488 <writeBit_1+0x4c>)
 8001468:	f001 ff93 	bl	8003392 <HAL_GPIO_WritePin>
	delay_us(bit ? DELAY_WRITE_1_PAUSE : DELAY_WRITE_0_PAUSE);
 800146c:	79fb      	ldrb	r3, [r7, #7]
 800146e:	2b00      	cmp	r3, #0
 8001470:	d001      	beq.n	8001476 <writeBit_1+0x3a>
 8001472:	233c      	movs	r3, #60	; 0x3c
 8001474:	e000      	b.n	8001478 <writeBit_1+0x3c>
 8001476:	2301      	movs	r3, #1
 8001478:	4618      	mov	r0, r3
 800147a:	f7ff fea9 	bl	80011d0 <delay_us>
}
 800147e:	bf00      	nop
 8001480:	3708      	adds	r7, #8
 8001482:	46bd      	mov	sp, r7
 8001484:	bd80      	pop	{r7, pc}
 8001486:	bf00      	nop
 8001488:	40010800 	.word	0x40010800

0800148c <writeByte_1>:

void writeByte_1(uint8_t data)
{
 800148c:	b580      	push	{r7, lr}
 800148e:	b084      	sub	sp, #16
 8001490:	af00      	add	r7, sp, #0
 8001492:	4603      	mov	r3, r0
 8001494:	71fb      	strb	r3, [r7, #7]
	for (uint8_t i = 0; i < 8; i++)
 8001496:	2300      	movs	r3, #0
 8001498:	73fb      	strb	r3, [r7, #15]
 800149a:	e010      	b.n	80014be <writeByte_1+0x32>
	{
		writeBit_1(data >> i & 1);
 800149c:	79fa      	ldrb	r2, [r7, #7]
 800149e:	7bfb      	ldrb	r3, [r7, #15]
 80014a0:	fa42 f303 	asr.w	r3, r2, r3
 80014a4:	b2db      	uxtb	r3, r3
 80014a6:	f003 0301 	and.w	r3, r3, #1
 80014aa:	b2db      	uxtb	r3, r3
 80014ac:	4618      	mov	r0, r3
 80014ae:	f7ff ffc5 	bl	800143c <writeBit_1>
		delay_us(DELAT_PROTECTION);
 80014b2:	2005      	movs	r0, #5
 80014b4:	f7ff fe8c 	bl	80011d0 <delay_us>
	for (uint8_t i = 0; i < 8; i++)
 80014b8:	7bfb      	ldrb	r3, [r7, #15]
 80014ba:	3301      	adds	r3, #1
 80014bc:	73fb      	strb	r3, [r7, #15]
 80014be:	7bfb      	ldrb	r3, [r7, #15]
 80014c0:	2b07      	cmp	r3, #7
 80014c2:	d9eb      	bls.n	800149c <writeByte_1+0x10>
	}
}
 80014c4:	bf00      	nop
 80014c6:	3710      	adds	r7, #16
 80014c8:	46bd      	mov	sp, r7
 80014ca:	bd80      	pop	{r7, pc}

080014cc <readBit_1>:

uint8_t readBit_1()
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	b082      	sub	sp, #8
 80014d0:	af00      	add	r7, sp, #0
	uint8_t bit = 0;
 80014d2:	2300      	movs	r3, #0
 80014d4:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(DS_PORT_1, DS_PIN_1, GPIO_PIN_RESET);
 80014d6:	2200      	movs	r2, #0
 80014d8:	2102      	movs	r1, #2
 80014da:	4810      	ldr	r0, [pc, #64]	; (800151c <readBit_1+0x50>)
 80014dc:	f001 ff59 	bl	8003392 <HAL_GPIO_WritePin>
	delay_us(DELAY_READ_SLOT);
 80014e0:	200a      	movs	r0, #10
 80014e2:	f7ff fe75 	bl	80011d0 <delay_us>
	HAL_GPIO_WritePin(DS_PORT_1, DS_PIN_1, GPIO_PIN_SET);
 80014e6:	2201      	movs	r2, #1
 80014e8:	2102      	movs	r1, #2
 80014ea:	480c      	ldr	r0, [pc, #48]	; (800151c <readBit_1+0x50>)
 80014ec:	f001 ff51 	bl	8003392 <HAL_GPIO_WritePin>
	delay_us(DELAY_BUS_RELAX);
 80014f0:	200a      	movs	r0, #10
 80014f2:	f7ff fe6d 	bl	80011d0 <delay_us>
	bit = (HAL_GPIO_ReadPin(DS_PORT_1, DS_PIN_1) ? 1 : 0);
 80014f6:	2102      	movs	r1, #2
 80014f8:	4808      	ldr	r0, [pc, #32]	; (800151c <readBit_1+0x50>)
 80014fa:	f001 ff33 	bl	8003364 <HAL_GPIO_ReadPin>
 80014fe:	4603      	mov	r3, r0
 8001500:	2b00      	cmp	r3, #0
 8001502:	bf14      	ite	ne
 8001504:	2301      	movne	r3, #1
 8001506:	2300      	moveq	r3, #0
 8001508:	b2db      	uxtb	r3, r3
 800150a:	71fb      	strb	r3, [r7, #7]
	delay_us(DELAY_READ_PAUSE);
 800150c:	2032      	movs	r0, #50	; 0x32
 800150e:	f7ff fe5f 	bl	80011d0 <delay_us>
	return bit;
 8001512:	79fb      	ldrb	r3, [r7, #7]
}
 8001514:	4618      	mov	r0, r3
 8001516:	3708      	adds	r7, #8
 8001518:	46bd      	mov	sp, r7
 800151a:	bd80      	pop	{r7, pc}
 800151c:	40010800 	.word	0x40010800

08001520 <readTemperature_1>:

int16_t readTemperature_1()
{
 8001520:	b580      	push	{r7, lr}
 8001522:	b082      	sub	sp, #8
 8001524:	af00      	add	r7, sp, #0
	int16_t data = 0;
 8001526:	2300      	movs	r3, #0
 8001528:	80fb      	strh	r3, [r7, #6]
	for (uint8_t i = 0; i < 16; i++)
 800152a:	2300      	movs	r3, #0
 800152c:	717b      	strb	r3, [r7, #5]
 800152e:	e00e      	b.n	800154e <readTemperature_1+0x2e>
	{
		data += (int16_t) readBit_1() << i;
 8001530:	f7ff ffcc 	bl	80014cc <readBit_1>
 8001534:	4603      	mov	r3, r0
 8001536:	461a      	mov	r2, r3
 8001538:	797b      	ldrb	r3, [r7, #5]
 800153a:	fa02 f303 	lsl.w	r3, r2, r3
 800153e:	b29a      	uxth	r2, r3
 8001540:	88fb      	ldrh	r3, [r7, #6]
 8001542:	4413      	add	r3, r2
 8001544:	b29b      	uxth	r3, r3
 8001546:	80fb      	strh	r3, [r7, #6]
	for (uint8_t i = 0; i < 16; i++)
 8001548:	797b      	ldrb	r3, [r7, #5]
 800154a:	3301      	adds	r3, #1
 800154c:	717b      	strb	r3, [r7, #5]
 800154e:	797b      	ldrb	r3, [r7, #5]
 8001550:	2b0f      	cmp	r3, #15
 8001552:	d9ed      	bls.n	8001530 <readTemperature_1+0x10>
	}

	//return  (uint16_t)(((float) data / 16.0) * 10.0);
	return data;
 8001554:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 8001558:	4618      	mov	r0, r3
 800155a:	3708      	adds	r7, #8
 800155c:	46bd      	mov	sp, r7
 800155e:	bd80      	pop	{r7, pc}

08001560 <ds18b20_mesureTemperature_1>:

void ds18b20_mesureTemperature_1()
{
 8001560:	b580      	push	{r7, lr}
 8001562:	af00      	add	r7, sp, #0
	reset_1();
 8001564:	f7ff ff52 	bl	800140c <reset_1>
	writeByte_1(SKIP_ROM);
 8001568:	20cc      	movs	r0, #204	; 0xcc
 800156a:	f7ff ff8f 	bl	800148c <writeByte_1>
	writeByte_1(CONVERT_T);
 800156e:	2044      	movs	r0, #68	; 0x44
 8001570:	f7ff ff8c 	bl	800148c <writeByte_1>

}
 8001574:	bf00      	nop
 8001576:	bd80      	pop	{r7, pc}

08001578 <ds18b20_getTemperature_1>:
int16_t ds18b20_getTemperature_1()
{
 8001578:	b580      	push	{r7, lr}
 800157a:	af00      	add	r7, sp, #0
	reset_1();
 800157c:	f7ff ff46 	bl	800140c <reset_1>
	writeByte_1(SKIP_ROM);
 8001580:	20cc      	movs	r0, #204	; 0xcc
 8001582:	f7ff ff83 	bl	800148c <writeByte_1>
	writeByte_1(READ_SCRATCHPAD);
 8001586:	20be      	movs	r0, #190	; 0xbe
 8001588:	f7ff ff80 	bl	800148c <writeByte_1>
	return readTemperature_1();
 800158c:	f7ff ffc8 	bl	8001520 <readTemperature_1>
 8001590:	4603      	mov	r3, r0
}
 8001592:	4618      	mov	r0, r3
 8001594:	bd80      	pop	{r7, pc}

08001596 <setResolution_1>:

void setResolution_1(DS18B20_Resolution resolution)
{
 8001596:	b580      	push	{r7, lr}
 8001598:	b082      	sub	sp, #8
 800159a:	af00      	add	r7, sp, #0
 800159c:	4603      	mov	r3, r0
 800159e:	71fb      	strb	r3, [r7, #7]
	reset_1();
 80015a0:	f7ff ff34 	bl	800140c <reset_1>
	writeByte_1(SKIP_ROM);
 80015a4:	20cc      	movs	r0, #204	; 0xcc
 80015a6:	f7ff ff71 	bl	800148c <writeByte_1>
	writeByte_1(WRITE_SCRATCHPAD);
 80015aa:	204e      	movs	r0, #78	; 0x4e
 80015ac:	f7ff ff6e 	bl	800148c <writeByte_1>
	writeByte_1(TH_REGISTER);
 80015b0:	204b      	movs	r0, #75	; 0x4b
 80015b2:	f7ff ff6b 	bl	800148c <writeByte_1>
	writeByte_1(TL_REGISTER);
 80015b6:	2046      	movs	r0, #70	; 0x46
 80015b8:	f7ff ff68 	bl	800148c <writeByte_1>
	writeByte_1(resolution);
 80015bc:	79fb      	ldrb	r3, [r7, #7]
 80015be:	4618      	mov	r0, r3
 80015c0:	f7ff ff64 	bl	800148c <writeByte_1>
	//DELAY_WAIT_CONVERT = DELAY_T_CONVERT / getDevider(resolution);
}
 80015c4:	bf00      	nop
 80015c6:	3708      	adds	r7, #8
 80015c8:	46bd      	mov	sp, r7
 80015ca:	bd80      	pop	{r7, pc}

080015cc <Init_ds18b20_2>:
//--------------------------------------------------------------
//////////-------------  ------------------------------
void Init_ds18b20_2(DS18B20_Resolution resolution)
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	b082      	sub	sp, #8
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	4603      	mov	r3, r0
 80015d4:	71fb      	strb	r3, [r7, #7]
	//DWT_Init();
	setResolution_2(resolution);
 80015d6:	79fb      	ldrb	r3, [r7, #7]
 80015d8:	4618      	mov	r0, r3
 80015da:	f000 f8ca 	bl	8001772 <setResolution_2>
}
 80015de:	bf00      	nop
 80015e0:	3708      	adds	r7, #8
 80015e2:	46bd      	mov	sp, r7
 80015e4:	bd80      	pop	{r7, pc}
	...

080015e8 <reset_2>:

void reset_2()
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(DS_PORT_2, DS_PIN_2, GPIO_PIN_RESET);
 80015ec:	2200      	movs	r2, #0
 80015ee:	2104      	movs	r1, #4
 80015f0:	4808      	ldr	r0, [pc, #32]	; (8001614 <reset_2+0x2c>)
 80015f2:	f001 fece 	bl	8003392 <HAL_GPIO_WritePin>
	delay_us(DELAY_RESET);
 80015f6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80015fa:	f7ff fde9 	bl	80011d0 <delay_us>
	HAL_GPIO_WritePin(DS_PORT_2, DS_PIN_2, GPIO_PIN_SET);
 80015fe:	2201      	movs	r2, #1
 8001600:	2104      	movs	r1, #4
 8001602:	4804      	ldr	r0, [pc, #16]	; (8001614 <reset_2+0x2c>)
 8001604:	f001 fec5 	bl	8003392 <HAL_GPIO_WritePin>
	delay_us(DELAY_RESET);
 8001608:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800160c:	f7ff fde0 	bl	80011d0 <delay_us>
}
 8001610:	bf00      	nop
 8001612:	bd80      	pop	{r7, pc}
 8001614:	40010800 	.word	0x40010800

08001618 <writeBit_2>:


void writeBit_2(uint8_t bit)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	b082      	sub	sp, #8
 800161c:	af00      	add	r7, sp, #0
 800161e:	4603      	mov	r3, r0
 8001620:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(DS_PORT_2, DS_PIN_2, GPIO_PIN_RESET);
 8001622:	2200      	movs	r2, #0
 8001624:	2104      	movs	r1, #4
 8001626:	480f      	ldr	r0, [pc, #60]	; (8001664 <writeBit_2+0x4c>)
 8001628:	f001 feb3 	bl	8003392 <HAL_GPIO_WritePin>
	delay_us(bit ? DELAY_WRITE_1 : DELAY_WRITE_0);
 800162c:	79fb      	ldrb	r3, [r7, #7]
 800162e:	2b00      	cmp	r3, #0
 8001630:	d001      	beq.n	8001636 <writeBit_2+0x1e>
 8001632:	2301      	movs	r3, #1
 8001634:	e000      	b.n	8001638 <writeBit_2+0x20>
 8001636:	233c      	movs	r3, #60	; 0x3c
 8001638:	4618      	mov	r0, r3
 800163a:	f7ff fdc9 	bl	80011d0 <delay_us>
	HAL_GPIO_WritePin(DS_PORT_2, DS_PIN_2, GPIO_PIN_SET);
 800163e:	2201      	movs	r2, #1
 8001640:	2104      	movs	r1, #4
 8001642:	4808      	ldr	r0, [pc, #32]	; (8001664 <writeBit_2+0x4c>)
 8001644:	f001 fea5 	bl	8003392 <HAL_GPIO_WritePin>
	delay_us(bit ? DELAY_WRITE_1_PAUSE : DELAY_WRITE_0_PAUSE);
 8001648:	79fb      	ldrb	r3, [r7, #7]
 800164a:	2b00      	cmp	r3, #0
 800164c:	d001      	beq.n	8001652 <writeBit_2+0x3a>
 800164e:	233c      	movs	r3, #60	; 0x3c
 8001650:	e000      	b.n	8001654 <writeBit_2+0x3c>
 8001652:	2301      	movs	r3, #1
 8001654:	4618      	mov	r0, r3
 8001656:	f7ff fdbb 	bl	80011d0 <delay_us>
}
 800165a:	bf00      	nop
 800165c:	3708      	adds	r7, #8
 800165e:	46bd      	mov	sp, r7
 8001660:	bd80      	pop	{r7, pc}
 8001662:	bf00      	nop
 8001664:	40010800 	.word	0x40010800

08001668 <writeByte_2>:

void writeByte_2(uint8_t data)
{
 8001668:	b580      	push	{r7, lr}
 800166a:	b084      	sub	sp, #16
 800166c:	af00      	add	r7, sp, #0
 800166e:	4603      	mov	r3, r0
 8001670:	71fb      	strb	r3, [r7, #7]
	for (uint8_t i = 0; i < 8; i++)
 8001672:	2300      	movs	r3, #0
 8001674:	73fb      	strb	r3, [r7, #15]
 8001676:	e010      	b.n	800169a <writeByte_2+0x32>
	{
		writeBit_2(data >> i & 1);
 8001678:	79fa      	ldrb	r2, [r7, #7]
 800167a:	7bfb      	ldrb	r3, [r7, #15]
 800167c:	fa42 f303 	asr.w	r3, r2, r3
 8001680:	b2db      	uxtb	r3, r3
 8001682:	f003 0301 	and.w	r3, r3, #1
 8001686:	b2db      	uxtb	r3, r3
 8001688:	4618      	mov	r0, r3
 800168a:	f7ff ffc5 	bl	8001618 <writeBit_2>
		delay_us(DELAT_PROTECTION);
 800168e:	2005      	movs	r0, #5
 8001690:	f7ff fd9e 	bl	80011d0 <delay_us>
	for (uint8_t i = 0; i < 8; i++)
 8001694:	7bfb      	ldrb	r3, [r7, #15]
 8001696:	3301      	adds	r3, #1
 8001698:	73fb      	strb	r3, [r7, #15]
 800169a:	7bfb      	ldrb	r3, [r7, #15]
 800169c:	2b07      	cmp	r3, #7
 800169e:	d9eb      	bls.n	8001678 <writeByte_2+0x10>
	}
}
 80016a0:	bf00      	nop
 80016a2:	3710      	adds	r7, #16
 80016a4:	46bd      	mov	sp, r7
 80016a6:	bd80      	pop	{r7, pc}

080016a8 <readBit_2>:

uint8_t readBit_2()
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	b082      	sub	sp, #8
 80016ac:	af00      	add	r7, sp, #0
	uint8_t bit = 0;
 80016ae:	2300      	movs	r3, #0
 80016b0:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(DS_PORT_2, DS_PIN_2, GPIO_PIN_RESET);
 80016b2:	2200      	movs	r2, #0
 80016b4:	2104      	movs	r1, #4
 80016b6:	4810      	ldr	r0, [pc, #64]	; (80016f8 <readBit_2+0x50>)
 80016b8:	f001 fe6b 	bl	8003392 <HAL_GPIO_WritePin>
	delay_us(DELAY_READ_SLOT);
 80016bc:	200a      	movs	r0, #10
 80016be:	f7ff fd87 	bl	80011d0 <delay_us>
	HAL_GPIO_WritePin(DS_PORT_2, DS_PIN_2, GPIO_PIN_SET);
 80016c2:	2201      	movs	r2, #1
 80016c4:	2104      	movs	r1, #4
 80016c6:	480c      	ldr	r0, [pc, #48]	; (80016f8 <readBit_2+0x50>)
 80016c8:	f001 fe63 	bl	8003392 <HAL_GPIO_WritePin>
	delay_us(DELAY_BUS_RELAX);
 80016cc:	200a      	movs	r0, #10
 80016ce:	f7ff fd7f 	bl	80011d0 <delay_us>
	bit = (HAL_GPIO_ReadPin(DS_PORT_2, DS_PIN_2) ? 1 : 0);
 80016d2:	2104      	movs	r1, #4
 80016d4:	4808      	ldr	r0, [pc, #32]	; (80016f8 <readBit_2+0x50>)
 80016d6:	f001 fe45 	bl	8003364 <HAL_GPIO_ReadPin>
 80016da:	4603      	mov	r3, r0
 80016dc:	2b00      	cmp	r3, #0
 80016de:	bf14      	ite	ne
 80016e0:	2301      	movne	r3, #1
 80016e2:	2300      	moveq	r3, #0
 80016e4:	b2db      	uxtb	r3, r3
 80016e6:	71fb      	strb	r3, [r7, #7]
	delay_us(DELAY_READ_PAUSE);
 80016e8:	2032      	movs	r0, #50	; 0x32
 80016ea:	f7ff fd71 	bl	80011d0 <delay_us>
	return bit;
 80016ee:	79fb      	ldrb	r3, [r7, #7]
}
 80016f0:	4618      	mov	r0, r3
 80016f2:	3708      	adds	r7, #8
 80016f4:	46bd      	mov	sp, r7
 80016f6:	bd80      	pop	{r7, pc}
 80016f8:	40010800 	.word	0x40010800

080016fc <readTemperature_2>:

int16_t readTemperature_2()
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	b082      	sub	sp, #8
 8001700:	af00      	add	r7, sp, #0
	int16_t data = 0;
 8001702:	2300      	movs	r3, #0
 8001704:	80fb      	strh	r3, [r7, #6]
	for (uint8_t i = 0; i < 16; i++)
 8001706:	2300      	movs	r3, #0
 8001708:	717b      	strb	r3, [r7, #5]
 800170a:	e00e      	b.n	800172a <readTemperature_2+0x2e>
	{
		data += (int16_t) readBit_2() << i;
 800170c:	f7ff ffcc 	bl	80016a8 <readBit_2>
 8001710:	4603      	mov	r3, r0
 8001712:	461a      	mov	r2, r3
 8001714:	797b      	ldrb	r3, [r7, #5]
 8001716:	fa02 f303 	lsl.w	r3, r2, r3
 800171a:	b29a      	uxth	r2, r3
 800171c:	88fb      	ldrh	r3, [r7, #6]
 800171e:	4413      	add	r3, r2
 8001720:	b29b      	uxth	r3, r3
 8001722:	80fb      	strh	r3, [r7, #6]
	for (uint8_t i = 0; i < 16; i++)
 8001724:	797b      	ldrb	r3, [r7, #5]
 8001726:	3301      	adds	r3, #1
 8001728:	717b      	strb	r3, [r7, #5]
 800172a:	797b      	ldrb	r3, [r7, #5]
 800172c:	2b0f      	cmp	r3, #15
 800172e:	d9ed      	bls.n	800170c <readTemperature_2+0x10>
	}

	//return  (uint16_t)(((float) data / 16.0) * 10.0);
	return data;
 8001730:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 8001734:	4618      	mov	r0, r3
 8001736:	3708      	adds	r7, #8
 8001738:	46bd      	mov	sp, r7
 800173a:	bd80      	pop	{r7, pc}

0800173c <ds18b20_mesureTemperature_2>:

void ds18b20_mesureTemperature_2()
{
 800173c:	b580      	push	{r7, lr}
 800173e:	af00      	add	r7, sp, #0
	reset_2();
 8001740:	f7ff ff52 	bl	80015e8 <reset_2>
	writeByte_2(SKIP_ROM);
 8001744:	20cc      	movs	r0, #204	; 0xcc
 8001746:	f7ff ff8f 	bl	8001668 <writeByte_2>
	writeByte_2(CONVERT_T);
 800174a:	2044      	movs	r0, #68	; 0x44
 800174c:	f7ff ff8c 	bl	8001668 <writeByte_2>

}
 8001750:	bf00      	nop
 8001752:	bd80      	pop	{r7, pc}

08001754 <ds18b20_getTemperature_2>:
int16_t ds18b20_getTemperature_2()
{
 8001754:	b580      	push	{r7, lr}
 8001756:	af00      	add	r7, sp, #0
	reset_2();
 8001758:	f7ff ff46 	bl	80015e8 <reset_2>
	writeByte_2(SKIP_ROM);
 800175c:	20cc      	movs	r0, #204	; 0xcc
 800175e:	f7ff ff83 	bl	8001668 <writeByte_2>
	writeByte_2(READ_SCRATCHPAD);
 8001762:	20be      	movs	r0, #190	; 0xbe
 8001764:	f7ff ff80 	bl	8001668 <writeByte_2>
	return readTemperature_2();
 8001768:	f7ff ffc8 	bl	80016fc <readTemperature_2>
 800176c:	4603      	mov	r3, r0
}
 800176e:	4618      	mov	r0, r3
 8001770:	bd80      	pop	{r7, pc}

08001772 <setResolution_2>:

void setResolution_2(DS18B20_Resolution resolution)
{
 8001772:	b580      	push	{r7, lr}
 8001774:	b082      	sub	sp, #8
 8001776:	af00      	add	r7, sp, #0
 8001778:	4603      	mov	r3, r0
 800177a:	71fb      	strb	r3, [r7, #7]
	reset_2();
 800177c:	f7ff ff34 	bl	80015e8 <reset_2>
	writeByte_2(SKIP_ROM);
 8001780:	20cc      	movs	r0, #204	; 0xcc
 8001782:	f7ff ff71 	bl	8001668 <writeByte_2>
	writeByte_2(WRITE_SCRATCHPAD);
 8001786:	204e      	movs	r0, #78	; 0x4e
 8001788:	f7ff ff6e 	bl	8001668 <writeByte_2>
	writeByte_2(TH_REGISTER);
 800178c:	204b      	movs	r0, #75	; 0x4b
 800178e:	f7ff ff6b 	bl	8001668 <writeByte_2>
	writeByte_2(TL_REGISTER);
 8001792:	2046      	movs	r0, #70	; 0x46
 8001794:	f7ff ff68 	bl	8001668 <writeByte_2>
	writeByte_2(resolution);
 8001798:	79fb      	ldrb	r3, [r7, #7]
 800179a:	4618      	mov	r0, r3
 800179c:	f7ff ff64 	bl	8001668 <writeByte_2>
	//DELAY_WAIT_CONVERT = DELAY_T_CONVERT / getDevider(resolution);
}
 80017a0:	bf00      	nop
 80017a2:	3708      	adds	r7, #8
 80017a4:	46bd      	mov	sp, r7
 80017a6:	bd80      	pop	{r7, pc}

080017a8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80017a8:	b580      	push	{r7, lr}
 80017aa:	b088      	sub	sp, #32
 80017ac:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017ae:	f107 0310 	add.w	r3, r7, #16
 80017b2:	2200      	movs	r2, #0
 80017b4:	601a      	str	r2, [r3, #0]
 80017b6:	605a      	str	r2, [r3, #4]
 80017b8:	609a      	str	r2, [r3, #8]
 80017ba:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80017bc:	4b27      	ldr	r3, [pc, #156]	; (800185c <MX_GPIO_Init+0xb4>)
 80017be:	699b      	ldr	r3, [r3, #24]
 80017c0:	4a26      	ldr	r2, [pc, #152]	; (800185c <MX_GPIO_Init+0xb4>)
 80017c2:	f043 0320 	orr.w	r3, r3, #32
 80017c6:	6193      	str	r3, [r2, #24]
 80017c8:	4b24      	ldr	r3, [pc, #144]	; (800185c <MX_GPIO_Init+0xb4>)
 80017ca:	699b      	ldr	r3, [r3, #24]
 80017cc:	f003 0320 	and.w	r3, r3, #32
 80017d0:	60fb      	str	r3, [r7, #12]
 80017d2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80017d4:	4b21      	ldr	r3, [pc, #132]	; (800185c <MX_GPIO_Init+0xb4>)
 80017d6:	699b      	ldr	r3, [r3, #24]
 80017d8:	4a20      	ldr	r2, [pc, #128]	; (800185c <MX_GPIO_Init+0xb4>)
 80017da:	f043 0304 	orr.w	r3, r3, #4
 80017de:	6193      	str	r3, [r2, #24]
 80017e0:	4b1e      	ldr	r3, [pc, #120]	; (800185c <MX_GPIO_Init+0xb4>)
 80017e2:	699b      	ldr	r3, [r3, #24]
 80017e4:	f003 0304 	and.w	r3, r3, #4
 80017e8:	60bb      	str	r3, [r7, #8]
 80017ea:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80017ec:	4b1b      	ldr	r3, [pc, #108]	; (800185c <MX_GPIO_Init+0xb4>)
 80017ee:	699b      	ldr	r3, [r3, #24]
 80017f0:	4a1a      	ldr	r2, [pc, #104]	; (800185c <MX_GPIO_Init+0xb4>)
 80017f2:	f043 0308 	orr.w	r3, r3, #8
 80017f6:	6193      	str	r3, [r2, #24]
 80017f8:	4b18      	ldr	r3, [pc, #96]	; (800185c <MX_GPIO_Init+0xb4>)
 80017fa:	699b      	ldr	r3, [r3, #24]
 80017fc:	f003 0308 	and.w	r3, r3, #8
 8001800:	607b      	str	r3, [r7, #4]
 8001802:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2, GPIO_PIN_RESET);
 8001804:	2200      	movs	r2, #0
 8001806:	2107      	movs	r1, #7
 8001808:	4815      	ldr	r0, [pc, #84]	; (8001860 <MX_GPIO_Init+0xb8>)
 800180a:	f001 fdc2 	bl	8003392 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 800180e:	2200      	movs	r2, #0
 8001810:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001814:	4813      	ldr	r0, [pc, #76]	; (8001864 <MX_GPIO_Init+0xbc>)
 8001816:	f001 fdbc 	bl	8003392 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA0 PA1 PA2 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 800181a:	2307      	movs	r3, #7
 800181c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800181e:	2301      	movs	r3, #1
 8001820:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001822:	2301      	movs	r3, #1
 8001824:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001826:	2303      	movs	r3, #3
 8001828:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800182a:	f107 0310 	add.w	r3, r7, #16
 800182e:	4619      	mov	r1, r3
 8001830:	480b      	ldr	r0, [pc, #44]	; (8001860 <MX_GPIO_Init+0xb8>)
 8001832:	f001 fc3d 	bl	80030b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001836:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800183a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800183c:	2301      	movs	r3, #1
 800183e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001840:	2300      	movs	r3, #0
 8001842:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001844:	2302      	movs	r3, #2
 8001846:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001848:	f107 0310 	add.w	r3, r7, #16
 800184c:	4619      	mov	r1, r3
 800184e:	4805      	ldr	r0, [pc, #20]	; (8001864 <MX_GPIO_Init+0xbc>)
 8001850:	f001 fc2e 	bl	80030b0 <HAL_GPIO_Init>

}
 8001854:	bf00      	nop
 8001856:	3720      	adds	r7, #32
 8001858:	46bd      	mov	sp, r7
 800185a:	bd80      	pop	{r7, pc}
 800185c:	40021000 	.word	0x40021000
 8001860:	40010800 	.word	0x40010800
 8001864:	40010c00 	.word	0x40010c00

08001868 <HAL_TIM_PeriodElapsedCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001868:	b580      	push	{r7, lr}
 800186a:	b082      	sub	sp, #8
 800186c:	af00      	add	r7, sp, #0
 800186e:	6078      	str	r0, [r7, #4]
	if(htim == &htim4)
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	4a06      	ldr	r2, [pc, #24]	; (800188c <HAL_TIM_PeriodElapsedCallback+0x24>)
 8001874:	4293      	cmp	r3, r2
 8001876:	d105      	bne.n	8001884 <HAL_TIM_PeriodElapsedCallback+0x1c>
	{
		HAL_TIM_Base_Stop_IT(htim);
 8001878:	6878      	ldr	r0, [r7, #4]
 800187a:	f002 fa0d 	bl	8003c98 <HAL_TIM_Base_Stop_IT>
		flag = 2;
 800187e:	4b04      	ldr	r3, [pc, #16]	; (8001890 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8001880:	2202      	movs	r2, #2
 8001882:	701a      	strb	r2, [r3, #0]
	}
}
 8001884:	bf00      	nop
 8001886:	3708      	adds	r7, #8
 8001888:	46bd      	mov	sp, r7
 800188a:	bd80      	pop	{r7, pc}
 800188c:	20000148 	.word	0x20000148
 8001890:	20000002 	.word	0x20000002

08001894 <FLASH_ReadSettings>:
////////////   /////////////////
void FLASH_ReadSettings(void) {
 8001894:	b480      	push	{r7}
 8001896:	b085      	sub	sp, #20
 8001898:	af00      	add	r7, sp, #0
    //Read settings
    uint32_t *source_addr = (uint32_t *)PAR_ADDR;
 800189a:	4b0e      	ldr	r3, [pc, #56]	; (80018d4 <FLASH_ReadSettings+0x40>)
 800189c:	60fb      	str	r3, [r7, #12]
    uint32_t *dest_addr = (void *)&params;
 800189e:	4b0e      	ldr	r3, [pc, #56]	; (80018d8 <FLASH_ReadSettings+0x44>)
 80018a0:	60bb      	str	r3, [r7, #8]
    for (uint16_t i=0; i<PARAMS_WORDS; i++) {
 80018a2:	2300      	movs	r3, #0
 80018a4:	80fb      	strh	r3, [r7, #6]
 80018a6:	e00c      	b.n	80018c2 <FLASH_ReadSettings+0x2e>
        *dest_addr = *(uint32_t*)source_addr;
 80018a8:	68fb      	ldr	r3, [r7, #12]
 80018aa:	681a      	ldr	r2, [r3, #0]
 80018ac:	68bb      	ldr	r3, [r7, #8]
 80018ae:	601a      	str	r2, [r3, #0]
        source_addr++;
 80018b0:	68fb      	ldr	r3, [r7, #12]
 80018b2:	3304      	adds	r3, #4
 80018b4:	60fb      	str	r3, [r7, #12]
        dest_addr++;
 80018b6:	68bb      	ldr	r3, [r7, #8]
 80018b8:	3304      	adds	r3, #4
 80018ba:	60bb      	str	r3, [r7, #8]
    for (uint16_t i=0; i<PARAMS_WORDS; i++) {
 80018bc:	88fb      	ldrh	r3, [r7, #6]
 80018be:	3301      	adds	r3, #1
 80018c0:	80fb      	strh	r3, [r7, #6]
 80018c2:	88fb      	ldrh	r3, [r7, #6]
 80018c4:	2b07      	cmp	r3, #7
 80018c6:	d9ef      	bls.n	80018a8 <FLASH_ReadSettings+0x14>
    }
}
 80018c8:	bf00      	nop
 80018ca:	3714      	adds	r7, #20
 80018cc:	46bd      	mov	sp, r7
 80018ce:	bc80      	pop	{r7}
 80018d0:	4770      	bx	lr
 80018d2:	bf00      	nop
 80018d4:	0800fc00 	.word	0x0800fc00
 80018d8:	2000011c 	.word	0x2000011c

080018dc <FLASH_WriteSettings>:
////////////////////    /////////////
void FLASH_WriteSettings(void)
{
 80018dc:	b590      	push	{r4, r7, lr}
 80018de:	b085      	sub	sp, #20
 80018e0:	af00      	add	r7, sp, #0
	static FLASH_EraseInitTypeDef EraseInitStruct; //    

	  EraseInitStruct.TypeErase = FLASH_TYPEERASE_PAGES; //  , FLASH_TYPEERASE_MASSERASE -   
 80018e2:	4b20      	ldr	r3, [pc, #128]	; (8001964 <FLASH_WriteSettings+0x88>)
 80018e4:	2200      	movs	r2, #0
 80018e6:	601a      	str	r2, [r3, #0]
	  EraseInitStruct.PageAddress = PAR_ADDR; //  63- 
 80018e8:	4b1e      	ldr	r3, [pc, #120]	; (8001964 <FLASH_WriteSettings+0x88>)
 80018ea:	4a1f      	ldr	r2, [pc, #124]	; (8001968 <FLASH_WriteSettings+0x8c>)
 80018ec:	609a      	str	r2, [r3, #8]
	  EraseInitStruct.NbPages = 1;                       // -   
 80018ee:	4b1d      	ldr	r3, [pc, #116]	; (8001964 <FLASH_WriteSettings+0x88>)
 80018f0:	2201      	movs	r2, #1
 80018f2:	60da      	str	r2, [r3, #12]
	  //EraseInitStruct.Banks = FLASH_BANK_1; // FLASH_BANK_2 -  2, FLASH_BANK_BOTH -  

	  uint32_t page_error = 0; // ,        
 80018f4:	2300      	movs	r3, #0
 80018f6:	603b      	str	r3, [r7, #0]

	  //char tmp_str[64] = {0,};

	  ////////////////////////////// ? ///////////////////////////////////
	  HAL_FLASH_Unlock(); //  
 80018f8:	f001 fa4a 	bl	8002d90 <HAL_FLASH_Unlock>

	  if(HAL_FLASHEx_Erase(&EraseInitStruct, &page_error) != HAL_OK)
 80018fc:	463b      	mov	r3, r7
 80018fe:	4619      	mov	r1, r3
 8001900:	4818      	ldr	r0, [pc, #96]	; (8001964 <FLASH_WriteSettings+0x88>)
 8001902:	f001 fb2d 	bl	8002f60 <HAL_FLASHEx_Erase>
 8001906:	4603      	mov	r3, r0
 8001908:	2b00      	cmp	r3, #0
 800190a:	d000      	beq.n	800190e <FLASH_WriteSettings+0x32>
	  {
	         // uint32_t er = HAL_FLASH_GetError();
	          //snprintf(tmp_str, 64, "ER %lu\n", er);
	         // HAL_UART_Transmit(&huart1, (uint8_t*)tmp_str, strlen(tmp_str), 100);
	          while(1){}
 800190c:	e7fe      	b.n	800190c <FLASH_WriteSettings+0x30>
	  }

	  //HAL_UART_Transmit(DEBUG, (uint8_t*)"Erase OK\n", 9, 100);

	  HAL_FLASH_Lock(); //  
 800190e:	f001 fa65 	bl	8002ddc <HAL_FLASH_Lock>
	  ///////////////////////////////////////
	  HAL_FLASH_Unlock(); //  
 8001912:	f001 fa3d 	bl	8002d90 <HAL_FLASH_Unlock>

	    //uint32_t address = PAR_ADDR; //     63
	    //uint16_t idata[] = {0x1941, 0x1945};    //      
	    uint32_t *source_addr = (void *)&params;
 8001916:	4b15      	ldr	r3, [pc, #84]	; (800196c <FLASH_WriteSettings+0x90>)
 8001918:	60fb      	str	r3, [r7, #12]
	    uint32_t dest_addr =  PAR_ADDR;
 800191a:	4b13      	ldr	r3, [pc, #76]	; (8001968 <FLASH_WriteSettings+0x8c>)
 800191c:	60bb      	str	r3, [r7, #8]
	    for(uint8_t i = 0; i < PARAMS_WORDS; i++)
 800191e:	2300      	movs	r3, #0
 8001920:	71fb      	strb	r3, [r7, #7]
 8001922:	e016      	b.n	8001952 <FLASH_WriteSettings+0x76>
	    {
	            if(HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, dest_addr, *source_addr) != HAL_OK)
 8001924:	68fb      	ldr	r3, [r7, #12]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	f04f 0400 	mov.w	r4, #0
 800192c:	461a      	mov	r2, r3
 800192e:	4623      	mov	r3, r4
 8001930:	68b9      	ldr	r1, [r7, #8]
 8001932:	2002      	movs	r0, #2
 8001934:	f001 f9bc 	bl	8002cb0 <HAL_FLASH_Program>
 8001938:	4603      	mov	r3, r0
 800193a:	2b00      	cmp	r3, #0
 800193c:	d000      	beq.n	8001940 <FLASH_WriteSettings+0x64>
	            {
	                   // uint32_t er = HAL_FLASH_GetError();
	                    //snprintf(tmp_str, 64, "ER %lu\n", er);
	                    //HAL_UART_Transmit(DEBUG, (uint8_t*)tmp_str, strlen(tmp_str), 100);
	                    while(1){}
 800193e:	e7fe      	b.n	800193e <FLASH_WriteSettings+0x62>
	            }

	            source_addr++;
 8001940:	68fb      	ldr	r3, [r7, #12]
 8001942:	3304      	adds	r3, #4
 8001944:	60fb      	str	r3, [r7, #12]
	            dest_addr+=4;;
 8001946:	68bb      	ldr	r3, [r7, #8]
 8001948:	3304      	adds	r3, #4
 800194a:	60bb      	str	r3, [r7, #8]
	    for(uint8_t i = 0; i < PARAMS_WORDS; i++)
 800194c:	79fb      	ldrb	r3, [r7, #7]
 800194e:	3301      	adds	r3, #1
 8001950:	71fb      	strb	r3, [r7, #7]
 8001952:	79fb      	ldrb	r3, [r7, #7]
 8001954:	2b07      	cmp	r3, #7
 8001956:	d9e5      	bls.n	8001924 <FLASH_WriteSettings+0x48>
	    }

	    //HAL_UART_Transmit(DEBUG, (uint8_t*)"Write Params OK\n", strlen("Write Params OK\n"), 100);

	    HAL_FLASH_Lock(); //  
 8001958:	f001 fa40 	bl	8002ddc <HAL_FLASH_Lock>
}
 800195c:	bf00      	nop
 800195e:	3714      	adds	r7, #20
 8001960:	46bd      	mov	sp, r7
 8001962:	bd90      	pop	{r4, r7, pc}
 8001964:	20000100 	.word	0x20000100
 8001968:	0800fc00 	.word	0x0800fc00
 800196c:	2000011c 	.word	0x2000011c

08001970 <char2_to_hex>:
//===================        ==================
uint8_t char2_to_hex(uint8_t s1, uint8_t s2)
{
 8001970:	b480      	push	{r7}
 8001972:	b083      	sub	sp, #12
 8001974:	af00      	add	r7, sp, #0
 8001976:	4603      	mov	r3, r0
 8001978:	460a      	mov	r2, r1
 800197a:	71fb      	strb	r3, [r7, #7]
 800197c:	4613      	mov	r3, r2
 800197e:	71bb      	strb	r3, [r7, #6]
	if ((s1>=0x30) && (s1<=0x39)) s1=s1-0x30;																//    (0-9)
 8001980:	79fb      	ldrb	r3, [r7, #7]
 8001982:	2b2f      	cmp	r3, #47	; 0x2f
 8001984:	d906      	bls.n	8001994 <char2_to_hex+0x24>
 8001986:	79fb      	ldrb	r3, [r7, #7]
 8001988:	2b39      	cmp	r3, #57	; 0x39
 800198a:	d803      	bhi.n	8001994 <char2_to_hex+0x24>
 800198c:	79fb      	ldrb	r3, [r7, #7]
 800198e:	3b30      	subs	r3, #48	; 0x30
 8001990:	71fb      	strb	r3, [r7, #7]
 8001992:	e00c      	b.n	80019ae <char2_to_hex+0x3e>
	else
	if ((s1>=0x41) && (s1<=0x46)) s1=s1-0x37;																//    (A-F)
 8001994:	79fb      	ldrb	r3, [r7, #7]
 8001996:	2b40      	cmp	r3, #64	; 0x40
 8001998:	d906      	bls.n	80019a8 <char2_to_hex+0x38>
 800199a:	79fb      	ldrb	r3, [r7, #7]
 800199c:	2b46      	cmp	r3, #70	; 0x46
 800199e:	d803      	bhi.n	80019a8 <char2_to_hex+0x38>
 80019a0:	79fb      	ldrb	r3, [r7, #7]
 80019a2:	3b37      	subs	r3, #55	; 0x37
 80019a4:	71fb      	strb	r3, [r7, #7]
 80019a6:	e002      	b.n	80019ae <char2_to_hex+0x3e>
	else error=1;																							//?  
 80019a8:	4b12      	ldr	r3, [pc, #72]	; (80019f4 <char2_to_hex+0x84>)
 80019aa:	2201      	movs	r2, #1
 80019ac:	701a      	strb	r2, [r3, #0]

	if ((s2>=0x30) && (s2<=0x39)) s2=s2-0x30;																//    (0-9)
 80019ae:	79bb      	ldrb	r3, [r7, #6]
 80019b0:	2b2f      	cmp	r3, #47	; 0x2f
 80019b2:	d906      	bls.n	80019c2 <char2_to_hex+0x52>
 80019b4:	79bb      	ldrb	r3, [r7, #6]
 80019b6:	2b39      	cmp	r3, #57	; 0x39
 80019b8:	d803      	bhi.n	80019c2 <char2_to_hex+0x52>
 80019ba:	79bb      	ldrb	r3, [r7, #6]
 80019bc:	3b30      	subs	r3, #48	; 0x30
 80019be:	71bb      	strb	r3, [r7, #6]
 80019c0:	e00c      	b.n	80019dc <char2_to_hex+0x6c>
	else
	if ((s2>=0x41) && (s2<=0x46)) s2=s2-0x37;																//    (A-F)
 80019c2:	79bb      	ldrb	r3, [r7, #6]
 80019c4:	2b40      	cmp	r3, #64	; 0x40
 80019c6:	d906      	bls.n	80019d6 <char2_to_hex+0x66>
 80019c8:	79bb      	ldrb	r3, [r7, #6]
 80019ca:	2b46      	cmp	r3, #70	; 0x46
 80019cc:	d803      	bhi.n	80019d6 <char2_to_hex+0x66>
 80019ce:	79bb      	ldrb	r3, [r7, #6]
 80019d0:	3b37      	subs	r3, #55	; 0x37
 80019d2:	71bb      	strb	r3, [r7, #6]
 80019d4:	e002      	b.n	80019dc <char2_to_hex+0x6c>
	else error=1;																							//?  
 80019d6:	4b07      	ldr	r3, [pc, #28]	; (80019f4 <char2_to_hex+0x84>)
 80019d8:	2201      	movs	r2, #1
 80019da:	701a      	strb	r2, [r3, #0]

	return (s1<<4)+s2;																						//    
 80019dc:	79fb      	ldrb	r3, [r7, #7]
 80019de:	011b      	lsls	r3, r3, #4
 80019e0:	b2da      	uxtb	r2, r3
 80019e2:	79bb      	ldrb	r3, [r7, #6]
 80019e4:	4413      	add	r3, r2
 80019e6:	b2db      	uxtb	r3, r3
}
 80019e8:	4618      	mov	r0, r3
 80019ea:	370c      	adds	r7, #12
 80019ec:	46bd      	mov	sp, r7
 80019ee:	bc80      	pop	{r7}
 80019f0:	4770      	bx	lr
 80019f2:	bf00      	nop
 80019f4:	2000013c 	.word	0x2000013c

080019f8 <hex_to_char2>:

//===================        ==================
void hex_to_char2(uint8_t s1)
{
 80019f8:	b480      	push	{r7}
 80019fa:	b085      	sub	sp, #20
 80019fc:	af00      	add	r7, sp, #0
 80019fe:	4603      	mov	r3, r0
 8001a00:	71fb      	strb	r3, [r7, #7]
	char temp;																								// 

	temp=s1>>4;
 8001a02:	79fb      	ldrb	r3, [r7, #7]
 8001a04:	091b      	lsrs	r3, r3, #4
 8001a06:	73fb      	strb	r3, [r7, #15]
	if (temp<=9) char4[0]=temp+0x30;																		//    (0-9)
 8001a08:	7bfb      	ldrb	r3, [r7, #15]
 8001a0a:	2b09      	cmp	r3, #9
 8001a0c:	d805      	bhi.n	8001a1a <hex_to_char2+0x22>
 8001a0e:	7bfb      	ldrb	r3, [r7, #15]
 8001a10:	3330      	adds	r3, #48	; 0x30
 8001a12:	b2da      	uxtb	r2, r3
 8001a14:	4b0f      	ldr	r3, [pc, #60]	; (8001a54 <hex_to_char2+0x5c>)
 8001a16:	701a      	strb	r2, [r3, #0]
 8001a18:	e004      	b.n	8001a24 <hex_to_char2+0x2c>
	else char4[0]=temp+0x37;																				//    (A-F)
 8001a1a:	7bfb      	ldrb	r3, [r7, #15]
 8001a1c:	3337      	adds	r3, #55	; 0x37
 8001a1e:	b2da      	uxtb	r2, r3
 8001a20:	4b0c      	ldr	r3, [pc, #48]	; (8001a54 <hex_to_char2+0x5c>)
 8001a22:	701a      	strb	r2, [r3, #0]
	temp=s1 & 0x0F;
 8001a24:	79fb      	ldrb	r3, [r7, #7]
 8001a26:	f003 030f 	and.w	r3, r3, #15
 8001a2a:	73fb      	strb	r3, [r7, #15]
	if (temp<=9) char4[1]=temp+0x30;																		//    (0-9)
 8001a2c:	7bfb      	ldrb	r3, [r7, #15]
 8001a2e:	2b09      	cmp	r3, #9
 8001a30:	d805      	bhi.n	8001a3e <hex_to_char2+0x46>
 8001a32:	7bfb      	ldrb	r3, [r7, #15]
 8001a34:	3330      	adds	r3, #48	; 0x30
 8001a36:	b2da      	uxtb	r2, r3
 8001a38:	4b06      	ldr	r3, [pc, #24]	; (8001a54 <hex_to_char2+0x5c>)
 8001a3a:	705a      	strb	r2, [r3, #1]
	else char4[1]=temp+0x37;																				//    (A-F)
}
 8001a3c:	e004      	b.n	8001a48 <hex_to_char2+0x50>
	else char4[1]=temp+0x37;																				//    (A-F)
 8001a3e:	7bfb      	ldrb	r3, [r7, #15]
 8001a40:	3337      	adds	r3, #55	; 0x37
 8001a42:	b2da      	uxtb	r2, r3
 8001a44:	4b03      	ldr	r3, [pc, #12]	; (8001a54 <hex_to_char2+0x5c>)
 8001a46:	705a      	strb	r2, [r3, #1]
}
 8001a48:	bf00      	nop
 8001a4a:	3714      	adds	r7, #20
 8001a4c:	46bd      	mov	sp, r7
 8001a4e:	bc80      	pop	{r7}
 8001a50:	4770      	bx	lr
 8001a52:	bf00      	nop
 8001a54:	20000144 	.word	0x20000144

08001a58 <dec_to_char4>:
	return s1*1000+s2*100+s3*10+s4;																			//  
}

//====================        ====================
void dec_to_char4(int16_t s1)
{
 8001a58:	b480      	push	{r7}
 8001a5a:	b085      	sub	sp, #20
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	4603      	mov	r3, r0
 8001a60:	80fb      	strh	r3, [r7, #6]
	char temp;																								// 

	temp=s1 % 10;
 8001a62:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001a66:	4b30      	ldr	r3, [pc, #192]	; (8001b28 <dec_to_char4+0xd0>)
 8001a68:	fb83 1302 	smull	r1, r3, r3, r2
 8001a6c:	1099      	asrs	r1, r3, #2
 8001a6e:	17d3      	asrs	r3, r2, #31
 8001a70:	1ac9      	subs	r1, r1, r3
 8001a72:	460b      	mov	r3, r1
 8001a74:	009b      	lsls	r3, r3, #2
 8001a76:	440b      	add	r3, r1
 8001a78:	005b      	lsls	r3, r3, #1
 8001a7a:	1ad3      	subs	r3, r2, r3
 8001a7c:	b21b      	sxth	r3, r3
 8001a7e:	73fb      	strb	r3, [r7, #15]
	s1/=10;
 8001a80:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001a84:	4a28      	ldr	r2, [pc, #160]	; (8001b28 <dec_to_char4+0xd0>)
 8001a86:	fb82 1203 	smull	r1, r2, r2, r3
 8001a8a:	1092      	asrs	r2, r2, #2
 8001a8c:	17db      	asrs	r3, r3, #31
 8001a8e:	1ad3      	subs	r3, r2, r3
 8001a90:	80fb      	strh	r3, [r7, #6]
	char4[3]=temp+0x30;																						//4 
 8001a92:	7bfb      	ldrb	r3, [r7, #15]
 8001a94:	3330      	adds	r3, #48	; 0x30
 8001a96:	b2da      	uxtb	r2, r3
 8001a98:	4b24      	ldr	r3, [pc, #144]	; (8001b2c <dec_to_char4+0xd4>)
 8001a9a:	70da      	strb	r2, [r3, #3]

	temp=s1 % 10;
 8001a9c:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001aa0:	4b21      	ldr	r3, [pc, #132]	; (8001b28 <dec_to_char4+0xd0>)
 8001aa2:	fb83 1302 	smull	r1, r3, r3, r2
 8001aa6:	1099      	asrs	r1, r3, #2
 8001aa8:	17d3      	asrs	r3, r2, #31
 8001aaa:	1ac9      	subs	r1, r1, r3
 8001aac:	460b      	mov	r3, r1
 8001aae:	009b      	lsls	r3, r3, #2
 8001ab0:	440b      	add	r3, r1
 8001ab2:	005b      	lsls	r3, r3, #1
 8001ab4:	1ad3      	subs	r3, r2, r3
 8001ab6:	b21b      	sxth	r3, r3
 8001ab8:	73fb      	strb	r3, [r7, #15]
	s1/=10;
 8001aba:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001abe:	4a1a      	ldr	r2, [pc, #104]	; (8001b28 <dec_to_char4+0xd0>)
 8001ac0:	fb82 1203 	smull	r1, r2, r2, r3
 8001ac4:	1092      	asrs	r2, r2, #2
 8001ac6:	17db      	asrs	r3, r3, #31
 8001ac8:	1ad3      	subs	r3, r2, r3
 8001aca:	80fb      	strh	r3, [r7, #6]
	char4[2]=temp+0x30;																						//3 
 8001acc:	7bfb      	ldrb	r3, [r7, #15]
 8001ace:	3330      	adds	r3, #48	; 0x30
 8001ad0:	b2da      	uxtb	r2, r3
 8001ad2:	4b16      	ldr	r3, [pc, #88]	; (8001b2c <dec_to_char4+0xd4>)
 8001ad4:	709a      	strb	r2, [r3, #2]

	temp=s1 % 10;
 8001ad6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001ada:	4b13      	ldr	r3, [pc, #76]	; (8001b28 <dec_to_char4+0xd0>)
 8001adc:	fb83 1302 	smull	r1, r3, r3, r2
 8001ae0:	1099      	asrs	r1, r3, #2
 8001ae2:	17d3      	asrs	r3, r2, #31
 8001ae4:	1ac9      	subs	r1, r1, r3
 8001ae6:	460b      	mov	r3, r1
 8001ae8:	009b      	lsls	r3, r3, #2
 8001aea:	440b      	add	r3, r1
 8001aec:	005b      	lsls	r3, r3, #1
 8001aee:	1ad3      	subs	r3, r2, r3
 8001af0:	b21b      	sxth	r3, r3
 8001af2:	73fb      	strb	r3, [r7, #15]
	s1/=10;
 8001af4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001af8:	4a0b      	ldr	r2, [pc, #44]	; (8001b28 <dec_to_char4+0xd0>)
 8001afa:	fb82 1203 	smull	r1, r2, r2, r3
 8001afe:	1092      	asrs	r2, r2, #2
 8001b00:	17db      	asrs	r3, r3, #31
 8001b02:	1ad3      	subs	r3, r2, r3
 8001b04:	80fb      	strh	r3, [r7, #6]
	char4[1]=temp+0x30;																						//2 
 8001b06:	7bfb      	ldrb	r3, [r7, #15]
 8001b08:	3330      	adds	r3, #48	; 0x30
 8001b0a:	b2da      	uxtb	r2, r3
 8001b0c:	4b07      	ldr	r3, [pc, #28]	; (8001b2c <dec_to_char4+0xd4>)
 8001b0e:	705a      	strb	r2, [r3, #1]
	char4[0]=s1+0x30;																						//1 
 8001b10:	88fb      	ldrh	r3, [r7, #6]
 8001b12:	b2db      	uxtb	r3, r3
 8001b14:	3330      	adds	r3, #48	; 0x30
 8001b16:	b2da      	uxtb	r2, r3
 8001b18:	4b04      	ldr	r3, [pc, #16]	; (8001b2c <dec_to_char4+0xd4>)
 8001b1a:	701a      	strb	r2, [r3, #0]
}
 8001b1c:	bf00      	nop
 8001b1e:	3714      	adds	r7, #20
 8001b20:	46bd      	mov	sp, r7
 8001b22:	bc80      	pop	{r7}
 8001b24:	4770      	bx	lr
 8001b26:	bf00      	nop
 8001b28:	66666667 	.word	0x66666667
 8001b2c:	20000144 	.word	0x20000144

08001b30 <Preparation_Response>:

//=================================     =================================
void Preparation_Response(uint8_t er)
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	b082      	sub	sp, #8
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	4603      	mov	r3, r0
 8001b38:	71fb      	strb	r3, [r7, #7]
	hex_to_char2(Address_Device>>8);																		//     ( )
 8001b3a:	4b17      	ldr	r3, [pc, #92]	; (8001b98 <Preparation_Response+0x68>)
 8001b3c:	881b      	ldrh	r3, [r3, #0]
 8001b3e:	0a1b      	lsrs	r3, r3, #8
 8001b40:	b29b      	uxth	r3, r3
 8001b42:	b2db      	uxtb	r3, r3
 8001b44:	4618      	mov	r0, r3
 8001b46:	f7ff ff57 	bl	80019f8 <hex_to_char2>
	buf[1]=char4[0];
 8001b4a:	4b14      	ldr	r3, [pc, #80]	; (8001b9c <Preparation_Response+0x6c>)
 8001b4c:	781a      	ldrb	r2, [r3, #0]
 8001b4e:	4b14      	ldr	r3, [pc, #80]	; (8001ba0 <Preparation_Response+0x70>)
 8001b50:	705a      	strb	r2, [r3, #1]
	buf[2]=char4[1];
 8001b52:	4b12      	ldr	r3, [pc, #72]	; (8001b9c <Preparation_Response+0x6c>)
 8001b54:	785a      	ldrb	r2, [r3, #1]
 8001b56:	4b12      	ldr	r3, [pc, #72]	; (8001ba0 <Preparation_Response+0x70>)
 8001b58:	709a      	strb	r2, [r3, #2]
	hex_to_char2(Address_Device & 0x00FF);																	//     ( )
 8001b5a:	4b0f      	ldr	r3, [pc, #60]	; (8001b98 <Preparation_Response+0x68>)
 8001b5c:	881b      	ldrh	r3, [r3, #0]
 8001b5e:	b2db      	uxtb	r3, r3
 8001b60:	4618      	mov	r0, r3
 8001b62:	f7ff ff49 	bl	80019f8 <hex_to_char2>
	buf[3]=char4[0];
 8001b66:	4b0d      	ldr	r3, [pc, #52]	; (8001b9c <Preparation_Response+0x6c>)
 8001b68:	781a      	ldrb	r2, [r3, #0]
 8001b6a:	4b0d      	ldr	r3, [pc, #52]	; (8001ba0 <Preparation_Response+0x70>)
 8001b6c:	70da      	strb	r2, [r3, #3]
	buf[4]=char4[1];
 8001b6e:	4b0b      	ldr	r3, [pc, #44]	; (8001b9c <Preparation_Response+0x6c>)
 8001b70:	785a      	ldrb	r2, [r3, #1]
 8001b72:	4b0b      	ldr	r3, [pc, #44]	; (8001ba0 <Preparation_Response+0x70>)
 8001b74:	711a      	strb	r2, [r3, #4]

	if (er==0) buf[0]='!';																					//  
 8001b76:	79fb      	ldrb	r3, [r7, #7]
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d103      	bne.n	8001b84 <Preparation_Response+0x54>
 8001b7c:	4b08      	ldr	r3, [pc, #32]	; (8001ba0 <Preparation_Response+0x70>)
 8001b7e:	2221      	movs	r2, #33	; 0x21
 8001b80:	701a      	strb	r2, [r3, #0]
 8001b82:	e002      	b.n	8001b8a <Preparation_Response+0x5a>
	else buf[0]='?';																						//   
 8001b84:	4b06      	ldr	r3, [pc, #24]	; (8001ba0 <Preparation_Response+0x70>)
 8001b86:	223f      	movs	r2, #63	; 0x3f
 8001b88:	701a      	strb	r2, [r3, #0]

	buf[5]=0;																								//   (  ANSI)
 8001b8a:	4b05      	ldr	r3, [pc, #20]	; (8001ba0 <Preparation_Response+0x70>)
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	715a      	strb	r2, [r3, #5]
}
 8001b90:	bf00      	nop
 8001b92:	3708      	adds	r7, #8
 8001b94:	46bd      	mov	sp, r7
 8001b96:	bd80      	pop	{r7, pc}
 8001b98:	20000000 	.word	0x20000000
 8001b9c:	20000144 	.word	0x20000144
 8001ba0:	200000b8 	.word	0x200000b8

08001ba4 <Poll_DCON>:
void Poll_DCON(void)
{
 8001ba4:	b590      	push	{r4, r7, lr}
 8001ba6:	b085      	sub	sp, #20
 8001ba8:	af00      	add	r7, sp, #0
	int16_t int_temp;																							// 
	int16_t int_temp2;																							// 
	uint8_t hex1;																							//    
	uint8_t length;																						//  

	if (Read_DCON(buf)==0x01)																		//    ,        (.  )
 8001baa:	489e      	ldr	r0, [pc, #632]	; (8001e24 <Poll_DCON+0x280>)
 8001bac:	f7ff f9e6 	bl	8000f7c <Read_DCON>
 8001bb0:	4603      	mov	r3, r0
 8001bb2:	2b01      	cmp	r3, #1
 8001bb4:	f040 81bb 	bne.w	8001f2e <Poll_DCON+0x38a>
  	{
		length=buf[0];																						//   
 8001bb8:	4b9a      	ldr	r3, [pc, #616]	; (8001e24 <Poll_DCON+0x280>)
 8001bba:	781b      	ldrb	r3, [r3, #0]
 8001bbc:	72fb      	strb	r3, [r7, #11]

		if (buf[1]=='^' && buf[2]=='R' && buf[3]=='E' && buf[4]=='S' && buf[5]=='E' && buf[6]=='T')			//   ^RESET
 8001bbe:	4b99      	ldr	r3, [pc, #612]	; (8001e24 <Poll_DCON+0x280>)
 8001bc0:	785b      	ldrb	r3, [r3, #1]
 8001bc2:	2b5e      	cmp	r3, #94	; 0x5e
 8001bc4:	d15c      	bne.n	8001c80 <Poll_DCON+0xdc>
 8001bc6:	4b97      	ldr	r3, [pc, #604]	; (8001e24 <Poll_DCON+0x280>)
 8001bc8:	789b      	ldrb	r3, [r3, #2]
 8001bca:	2b52      	cmp	r3, #82	; 0x52
 8001bcc:	d158      	bne.n	8001c80 <Poll_DCON+0xdc>
 8001bce:	4b95      	ldr	r3, [pc, #596]	; (8001e24 <Poll_DCON+0x280>)
 8001bd0:	78db      	ldrb	r3, [r3, #3]
 8001bd2:	2b45      	cmp	r3, #69	; 0x45
 8001bd4:	d154      	bne.n	8001c80 <Poll_DCON+0xdc>
 8001bd6:	4b93      	ldr	r3, [pc, #588]	; (8001e24 <Poll_DCON+0x280>)
 8001bd8:	791b      	ldrb	r3, [r3, #4]
 8001bda:	2b53      	cmp	r3, #83	; 0x53
 8001bdc:	d150      	bne.n	8001c80 <Poll_DCON+0xdc>
 8001bde:	4b91      	ldr	r3, [pc, #580]	; (8001e24 <Poll_DCON+0x280>)
 8001be0:	795b      	ldrb	r3, [r3, #5]
 8001be2:	2b45      	cmp	r3, #69	; 0x45
 8001be4:	d14c      	bne.n	8001c80 <Poll_DCON+0xdc>
 8001be6:	4b8f      	ldr	r3, [pc, #572]	; (8001e24 <Poll_DCON+0x280>)
 8001be8:	799b      	ldrb	r3, [r3, #6]
 8001bea:	2b54      	cmp	r3, #84	; 0x54
 8001bec:	d148      	bne.n	8001c80 <Poll_DCON+0xdc>
		{
			//if (((PINB & (1<<PB4))==0) && (Address_Device==0x0000))											//      "Init"
			//{																								//  EEPROM  

			params.dwFirstRun=0x0001;
 8001bee:	4b8e      	ldr	r3, [pc, #568]	; (8001e28 <Poll_DCON+0x284>)
 8001bf0:	2201      	movs	r2, #1
 8001bf2:	601a      	str	r2, [r3, #0]
			params.address=1;
 8001bf4:	4b8c      	ldr	r3, [pc, #560]	; (8001e28 <Poll_DCON+0x284>)
 8001bf6:	2201      	movs	r2, #1
 8001bf8:	809a      	strh	r2, [r3, #4]
			params.fltCa1=0;
 8001bfa:	4b8b      	ldr	r3, [pc, #556]	; (8001e28 <Poll_DCON+0x284>)
 8001bfc:	f04f 0200 	mov.w	r2, #0
 8001c00:	609a      	str	r2, [r3, #8]
			params.fltCa2=0;
 8001c02:	4b89      	ldr	r3, [pc, #548]	; (8001e28 <Poll_DCON+0x284>)
 8001c04:	f04f 0200 	mov.w	r2, #0
 8001c08:	60da      	str	r2, [r3, #12]
			params.fltCa3=0;
 8001c0a:	4b87      	ldr	r3, [pc, #540]	; (8001e28 <Poll_DCON+0x284>)
 8001c0c:	f04f 0200 	mov.w	r2, #0
 8001c10:	611a      	str	r2, [r3, #16]
			params.fltTempSet=24.0;
 8001c12:	4b85      	ldr	r3, [pc, #532]	; (8001e28 <Poll_DCON+0x284>)
 8001c14:	4a85      	ldr	r2, [pc, #532]	; (8001e2c <Poll_DCON+0x288>)
 8001c16:	615a      	str	r2, [r3, #20]
			params.fltTempDiff=2.0;
 8001c18:	4b83      	ldr	r3, [pc, #524]	; (8001e28 <Poll_DCON+0x284>)
 8001c1a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001c1e:	619a      	str	r2, [r3, #24]
			void *p =&params;
 8001c20:	4b81      	ldr	r3, [pc, #516]	; (8001e28 <Poll_DCON+0x284>)
 8001c22:	607b      	str	r3, [r7, #4]
			params.wCrc=0;
 8001c24:	4b80      	ldr	r3, [pc, #512]	; (8001e28 <Poll_DCON+0x284>)
 8001c26:	2200      	movs	r2, #0
 8001c28:	839a      	strh	r2, [r3, #28]
			for (char i=0; i< (PARAMS_WORDS*4 - 2);i++ )
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	733b      	strb	r3, [r7, #12]
 8001c2e:	e00d      	b.n	8001c4c <Poll_DCON+0xa8>
			{
				params.wCrc += *(((char*)p)+i);
 8001c30:	4b7d      	ldr	r3, [pc, #500]	; (8001e28 <Poll_DCON+0x284>)
 8001c32:	8b9a      	ldrh	r2, [r3, #28]
 8001c34:	7b3b      	ldrb	r3, [r7, #12]
 8001c36:	6879      	ldr	r1, [r7, #4]
 8001c38:	440b      	add	r3, r1
 8001c3a:	781b      	ldrb	r3, [r3, #0]
 8001c3c:	b29b      	uxth	r3, r3
 8001c3e:	4413      	add	r3, r2
 8001c40:	b29a      	uxth	r2, r3
 8001c42:	4b79      	ldr	r3, [pc, #484]	; (8001e28 <Poll_DCON+0x284>)
 8001c44:	839a      	strh	r2, [r3, #28]
			for (char i=0; i< (PARAMS_WORDS*4 - 2);i++ )
 8001c46:	7b3b      	ldrb	r3, [r7, #12]
 8001c48:	3301      	adds	r3, #1
 8001c4a:	733b      	strb	r3, [r7, #12]
 8001c4c:	7b3b      	ldrb	r3, [r7, #12]
 8001c4e:	2b1d      	cmp	r3, #29
 8001c50:	d9ee      	bls.n	8001c30 <Poll_DCON+0x8c>
			}
			FLASH_WriteSettings();
 8001c52:	f7ff fe43 	bl	80018dc <FLASH_WriteSettings>
			Address_Device=params.address;
 8001c56:	4b74      	ldr	r3, [pc, #464]	; (8001e28 <Poll_DCON+0x284>)
 8001c58:	889a      	ldrh	r2, [r3, #4]
 8001c5a:	4b75      	ldr	r3, [pc, #468]	; (8001e30 <Poll_DCON+0x28c>)
 8001c5c:	801a      	strh	r2, [r3, #0]
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);														// RS-485  
 8001c5e:	2201      	movs	r2, #1
 8001c60:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001c64:	4873      	ldr	r0, [pc, #460]	; (8001e34 <Poll_DCON+0x290>)
 8001c66:	f001 fb94 	bl	8003392 <HAL_GPIO_WritePin>
			Write_DCON((uint8_t*)"!RESET_OK", &huart1);																	//   COM 
 8001c6a:	4973      	ldr	r1, [pc, #460]	; (8001e38 <Poll_DCON+0x294>)
 8001c6c:	4873      	ldr	r0, [pc, #460]	; (8001e3c <Poll_DCON+0x298>)
 8001c6e:	f7ff fa13 	bl	8001098 <Write_DCON>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);														// RS-485  
 8001c72:	2200      	movs	r2, #0
 8001c74:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001c78:	486e      	ldr	r0, [pc, #440]	; (8001e34 <Poll_DCON+0x290>)
 8001c7a:	f001 fb8a 	bl	8003392 <HAL_GPIO_WritePin>
		{
 8001c7e:	e156      	b.n	8001f2e <Poll_DCON+0x38a>
			//}
		}
		else
		{
			int_temp=(char2_to_hex(buf[3],buf[4])<<8)+char2_to_hex(buf[5],buf[6]);							//  
 8001c80:	4b68      	ldr	r3, [pc, #416]	; (8001e24 <Poll_DCON+0x280>)
 8001c82:	78da      	ldrb	r2, [r3, #3]
 8001c84:	4b67      	ldr	r3, [pc, #412]	; (8001e24 <Poll_DCON+0x280>)
 8001c86:	791b      	ldrb	r3, [r3, #4]
 8001c88:	4619      	mov	r1, r3
 8001c8a:	4610      	mov	r0, r2
 8001c8c:	f7ff fe70 	bl	8001970 <char2_to_hex>
 8001c90:	4603      	mov	r3, r0
 8001c92:	b29b      	uxth	r3, r3
 8001c94:	021b      	lsls	r3, r3, #8
 8001c96:	b29c      	uxth	r4, r3
 8001c98:	4b62      	ldr	r3, [pc, #392]	; (8001e24 <Poll_DCON+0x280>)
 8001c9a:	795a      	ldrb	r2, [r3, #5]
 8001c9c:	4b61      	ldr	r3, [pc, #388]	; (8001e24 <Poll_DCON+0x280>)
 8001c9e:	799b      	ldrb	r3, [r3, #6]
 8001ca0:	4619      	mov	r1, r3
 8001ca2:	4610      	mov	r0, r2
 8001ca4:	f7ff fe64 	bl	8001970 <char2_to_hex>
 8001ca8:	4603      	mov	r3, r0
 8001caa:	b29b      	uxth	r3, r3
 8001cac:	4423      	add	r3, r4
 8001cae:	b29b      	uxth	r3, r3
 8001cb0:	81fb      	strh	r3, [r7, #14]
			if (int_temp!=Address_Device) return;															//    ,     (..     )
 8001cb2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001cb6:	4a5e      	ldr	r2, [pc, #376]	; (8001e30 <Poll_DCON+0x28c>)
 8001cb8:	8812      	ldrh	r2, [r2, #0]
 8001cba:	4293      	cmp	r3, r2
 8001cbc:	f040 8136 	bne.w	8001f2c <Poll_DCON+0x388>

			if (buf[1]!='^')																				//     
 8001cc0:	4b58      	ldr	r3, [pc, #352]	; (8001e24 <Poll_DCON+0x280>)
 8001cc2:	785b      	ldrb	r3, [r3, #1]
 8001cc4:	2b5e      	cmp	r3, #94	; 0x5e
 8001cc6:	d003      	beq.n	8001cd0 <Poll_DCON+0x12c>
			{
				Preparation_Response(1);																	//  (  )
 8001cc8:	2001      	movs	r0, #1
 8001cca:	f7ff ff31 	bl	8001b30 <Preparation_Response>
 8001cce:	e11c      	b.n	8001f0a <Poll_DCON+0x366>
			}
			else
			{
				switch(buf[2])
 8001cd0:	4b54      	ldr	r3, [pc, #336]	; (8001e24 <Poll_DCON+0x280>)
 8001cd2:	789b      	ldrb	r3, [r3, #2]
 8001cd4:	3b50      	subs	r3, #80	; 0x50
 8001cd6:	2b04      	cmp	r3, #4
 8001cd8:	f200 8114 	bhi.w	8001f04 <Poll_DCON+0x360>
 8001cdc:	a201      	add	r2, pc, #4	; (adr r2, 8001ce4 <Poll_DCON+0x140>)
 8001cde:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ce2:	bf00      	nop
 8001ce4:	08001eb9 	.word	0x08001eb9
 8001ce8:	08001f05 	.word	0x08001f05
 8001cec:	08001cf9 	.word	0x08001cf9
 8001cf0:	08001e49 	.word	0x08001e49
 8001cf4:	08001cf9 	.word	0x08001cf9
				{
				case 'R':
				case 'T':
				//--------------------       (^RAAAA/r  ^TAAAA/r) --------------------
					if (length!=7)																			//  
 8001cf8:	7afb      	ldrb	r3, [r7, #11]
 8001cfa:	2b07      	cmp	r3, #7
 8001cfc:	d003      	beq.n	8001d06 <Poll_DCON+0x162>
					{
						Preparation_Response(1);															//  (  )
 8001cfe:	2001      	movs	r0, #1
 8001d00:	f7ff ff16 	bl	8001b30 <Preparation_Response>
						break;
 8001d04:	e101      	b.n	8001f0a <Poll_DCON+0x366>
					}

					Preparation_Response(0);																//  ( )
 8001d06:	2000      	movs	r0, #0
 8001d08:	f7ff ff12 	bl	8001b30 <Preparation_Response>

					int_temp2=OutTemperature[0];																//      
 8001d0c:	4b4c      	ldr	r3, [pc, #304]	; (8001e40 <Poll_DCON+0x29c>)
 8001d0e:	881b      	ldrh	r3, [r3, #0]
 8001d10:	807b      	strh	r3, [r7, #2]
					hex1=0;
 8001d12:	2300      	movs	r3, #0
 8001d14:	737b      	strb	r3, [r7, #13]
					if (int_temp2<0)																		// 
 8001d16:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	da09      	bge.n	8001d32 <Poll_DCON+0x18e>
					{
						buf[5]='-';
 8001d1e:	4b41      	ldr	r3, [pc, #260]	; (8001e24 <Poll_DCON+0x280>)
 8001d20:	222d      	movs	r2, #45	; 0x2d
 8001d22:	715a      	strb	r2, [r3, #5]
						int_temp=0-int_temp2;
 8001d24:	887b      	ldrh	r3, [r7, #2]
 8001d26:	425b      	negs	r3, r3
 8001d28:	b29b      	uxth	r3, r3
 8001d2a:	81fb      	strh	r3, [r7, #14]
						hex1=1;
 8001d2c:	2301      	movs	r3, #1
 8001d2e:	737b      	strb	r3, [r7, #13]
 8001d30:	e001      	b.n	8001d36 <Poll_DCON+0x192>
					}
					else int_temp=int_temp2;
 8001d32:	887b      	ldrh	r3, [r7, #2]
 8001d34:	81fb      	strh	r3, [r7, #14]

					dec_to_char4(int_temp);																	//    
 8001d36:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001d3a:	4618      	mov	r0, r3
 8001d3c:	f7ff fe8c 	bl	8001a58 <dec_to_char4>

					if (hex1==0) buf[5]=char4[0];
 8001d40:	7b7b      	ldrb	r3, [r7, #13]
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d103      	bne.n	8001d4e <Poll_DCON+0x1aa>
 8001d46:	4b3f      	ldr	r3, [pc, #252]	; (8001e44 <Poll_DCON+0x2a0>)
 8001d48:	781a      	ldrb	r2, [r3, #0]
 8001d4a:	4b36      	ldr	r3, [pc, #216]	; (8001e24 <Poll_DCON+0x280>)
 8001d4c:	715a      	strb	r2, [r3, #5]
					buf[6]=char4[1];
 8001d4e:	4b3d      	ldr	r3, [pc, #244]	; (8001e44 <Poll_DCON+0x2a0>)
 8001d50:	785a      	ldrb	r2, [r3, #1]
 8001d52:	4b34      	ldr	r3, [pc, #208]	; (8001e24 <Poll_DCON+0x280>)
 8001d54:	719a      	strb	r2, [r3, #6]
					buf[7]=char4[2];
 8001d56:	4b3b      	ldr	r3, [pc, #236]	; (8001e44 <Poll_DCON+0x2a0>)
 8001d58:	789a      	ldrb	r2, [r3, #2]
 8001d5a:	4b32      	ldr	r3, [pc, #200]	; (8001e24 <Poll_DCON+0x280>)
 8001d5c:	71da      	strb	r2, [r3, #7]
					buf[8]=char4[3];
 8001d5e:	4b39      	ldr	r3, [pc, #228]	; (8001e44 <Poll_DCON+0x2a0>)
 8001d60:	78da      	ldrb	r2, [r3, #3]
 8001d62:	4b30      	ldr	r3, [pc, #192]	; (8001e24 <Poll_DCON+0x280>)
 8001d64:	721a      	strb	r2, [r3, #8]

					int_temp2=OutTemperature[1];															//      
 8001d66:	4b36      	ldr	r3, [pc, #216]	; (8001e40 <Poll_DCON+0x29c>)
 8001d68:	885b      	ldrh	r3, [r3, #2]
 8001d6a:	807b      	strh	r3, [r7, #2]
					hex1=0;
 8001d6c:	2300      	movs	r3, #0
 8001d6e:	737b      	strb	r3, [r7, #13]
					if (int_temp2<0)																		// 
 8001d70:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	da09      	bge.n	8001d8c <Poll_DCON+0x1e8>
					{
						buf[9]='-';
 8001d78:	4b2a      	ldr	r3, [pc, #168]	; (8001e24 <Poll_DCON+0x280>)
 8001d7a:	222d      	movs	r2, #45	; 0x2d
 8001d7c:	725a      	strb	r2, [r3, #9]
						int_temp=0-int_temp2;
 8001d7e:	887b      	ldrh	r3, [r7, #2]
 8001d80:	425b      	negs	r3, r3
 8001d82:	b29b      	uxth	r3, r3
 8001d84:	81fb      	strh	r3, [r7, #14]
						hex1=1;
 8001d86:	2301      	movs	r3, #1
 8001d88:	737b      	strb	r3, [r7, #13]
 8001d8a:	e001      	b.n	8001d90 <Poll_DCON+0x1ec>
					}
					else int_temp=int_temp2;
 8001d8c:	887b      	ldrh	r3, [r7, #2]
 8001d8e:	81fb      	strh	r3, [r7, #14]
					dec_to_char4(int_temp);															//      
 8001d90:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001d94:	4618      	mov	r0, r3
 8001d96:	f7ff fe5f 	bl	8001a58 <dec_to_char4>
					if (hex1==0) buf[9]=char4[0];
 8001d9a:	7b7b      	ldrb	r3, [r7, #13]
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d103      	bne.n	8001da8 <Poll_DCON+0x204>
 8001da0:	4b28      	ldr	r3, [pc, #160]	; (8001e44 <Poll_DCON+0x2a0>)
 8001da2:	781a      	ldrb	r2, [r3, #0]
 8001da4:	4b1f      	ldr	r3, [pc, #124]	; (8001e24 <Poll_DCON+0x280>)
 8001da6:	725a      	strb	r2, [r3, #9]
					buf[10]=char4[1];
 8001da8:	4b26      	ldr	r3, [pc, #152]	; (8001e44 <Poll_DCON+0x2a0>)
 8001daa:	785a      	ldrb	r2, [r3, #1]
 8001dac:	4b1d      	ldr	r3, [pc, #116]	; (8001e24 <Poll_DCON+0x280>)
 8001dae:	729a      	strb	r2, [r3, #10]
					buf[11]=char4[2];
 8001db0:	4b24      	ldr	r3, [pc, #144]	; (8001e44 <Poll_DCON+0x2a0>)
 8001db2:	789a      	ldrb	r2, [r3, #2]
 8001db4:	4b1b      	ldr	r3, [pc, #108]	; (8001e24 <Poll_DCON+0x280>)
 8001db6:	72da      	strb	r2, [r3, #11]
					buf[12]=char4[3];
 8001db8:	4b22      	ldr	r3, [pc, #136]	; (8001e44 <Poll_DCON+0x2a0>)
 8001dba:	78da      	ldrb	r2, [r3, #3]
 8001dbc:	4b19      	ldr	r3, [pc, #100]	; (8001e24 <Poll_DCON+0x280>)
 8001dbe:	731a      	strb	r2, [r3, #12]

					int_temp2=OutTemperature[2];															//      
 8001dc0:	4b1f      	ldr	r3, [pc, #124]	; (8001e40 <Poll_DCON+0x29c>)
 8001dc2:	889b      	ldrh	r3, [r3, #4]
 8001dc4:	807b      	strh	r3, [r7, #2]
					hex1=0;
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	737b      	strb	r3, [r7, #13]
					if (int_temp2<0)																		// 
 8001dca:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	da09      	bge.n	8001de6 <Poll_DCON+0x242>
					{
						buf[13]='-';
 8001dd2:	4b14      	ldr	r3, [pc, #80]	; (8001e24 <Poll_DCON+0x280>)
 8001dd4:	222d      	movs	r2, #45	; 0x2d
 8001dd6:	735a      	strb	r2, [r3, #13]
						int_temp=0-int_temp2;
 8001dd8:	887b      	ldrh	r3, [r7, #2]
 8001dda:	425b      	negs	r3, r3
 8001ddc:	b29b      	uxth	r3, r3
 8001dde:	81fb      	strh	r3, [r7, #14]
						hex1=1;
 8001de0:	2301      	movs	r3, #1
 8001de2:	737b      	strb	r3, [r7, #13]
 8001de4:	e001      	b.n	8001dea <Poll_DCON+0x246>
					}
					else int_temp=int_temp2;
 8001de6:	887b      	ldrh	r3, [r7, #2]
 8001de8:	81fb      	strh	r3, [r7, #14]

					dec_to_char4(int_temp);																	//    
 8001dea:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001dee:	4618      	mov	r0, r3
 8001df0:	f7ff fe32 	bl	8001a58 <dec_to_char4>
					if (hex1==0) buf[13]=char4[0];
 8001df4:	7b7b      	ldrb	r3, [r7, #13]
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d103      	bne.n	8001e02 <Poll_DCON+0x25e>
 8001dfa:	4b12      	ldr	r3, [pc, #72]	; (8001e44 <Poll_DCON+0x2a0>)
 8001dfc:	781a      	ldrb	r2, [r3, #0]
 8001dfe:	4b09      	ldr	r3, [pc, #36]	; (8001e24 <Poll_DCON+0x280>)
 8001e00:	735a      	strb	r2, [r3, #13]
					buf[14]=char4[1];
 8001e02:	4b10      	ldr	r3, [pc, #64]	; (8001e44 <Poll_DCON+0x2a0>)
 8001e04:	785a      	ldrb	r2, [r3, #1]
 8001e06:	4b07      	ldr	r3, [pc, #28]	; (8001e24 <Poll_DCON+0x280>)
 8001e08:	739a      	strb	r2, [r3, #14]
					buf[15]=char4[2];
 8001e0a:	4b0e      	ldr	r3, [pc, #56]	; (8001e44 <Poll_DCON+0x2a0>)
 8001e0c:	789a      	ldrb	r2, [r3, #2]
 8001e0e:	4b05      	ldr	r3, [pc, #20]	; (8001e24 <Poll_DCON+0x280>)
 8001e10:	73da      	strb	r2, [r3, #15]
					buf[16]=char4[3];
 8001e12:	4b0c      	ldr	r3, [pc, #48]	; (8001e44 <Poll_DCON+0x2a0>)
 8001e14:	78da      	ldrb	r2, [r3, #3]
 8001e16:	4b03      	ldr	r3, [pc, #12]	; (8001e24 <Poll_DCON+0x280>)
 8001e18:	741a      	strb	r2, [r3, #16]

					buf[17]=0;																			// 
 8001e1a:	4b02      	ldr	r3, [pc, #8]	; (8001e24 <Poll_DCON+0x280>)
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	745a      	strb	r2, [r3, #17]
					break;
 8001e20:	e073      	b.n	8001f0a <Poll_DCON+0x366>
 8001e22:	bf00      	nop
 8001e24:	200000b8 	.word	0x200000b8
 8001e28:	2000011c 	.word	0x2000011c
 8001e2c:	41c00000 	.word	0x41c00000
 8001e30:	20000000 	.word	0x20000000
 8001e34:	40010c00 	.word	0x40010c00
 8001e38:	200001c8 	.word	0x200001c8
 8001e3c:	08004ea4 	.word	0x08004ea4
 8001e40:	200000f8 	.word	0x200000f8
 8001e44:	20000144 	.word	0x20000144
				case 'S':
				//--------------------------     (^SAAAANNNN/r) ---------------------------
					error=0;
 8001e48:	4b3a      	ldr	r3, [pc, #232]	; (8001f34 <Poll_DCON+0x390>)
 8001e4a:	2200      	movs	r2, #0
 8001e4c:	701a      	strb	r2, [r3, #0]
					int_temp=(char2_to_hex(buf[7],buf[8])<<8)+char2_to_hex(buf[9],buf[10]);					//  
 8001e4e:	4b3a      	ldr	r3, [pc, #232]	; (8001f38 <Poll_DCON+0x394>)
 8001e50:	79da      	ldrb	r2, [r3, #7]
 8001e52:	4b39      	ldr	r3, [pc, #228]	; (8001f38 <Poll_DCON+0x394>)
 8001e54:	7a1b      	ldrb	r3, [r3, #8]
 8001e56:	4619      	mov	r1, r3
 8001e58:	4610      	mov	r0, r2
 8001e5a:	f7ff fd89 	bl	8001970 <char2_to_hex>
 8001e5e:	4603      	mov	r3, r0
 8001e60:	b29b      	uxth	r3, r3
 8001e62:	021b      	lsls	r3, r3, #8
 8001e64:	b29c      	uxth	r4, r3
 8001e66:	4b34      	ldr	r3, [pc, #208]	; (8001f38 <Poll_DCON+0x394>)
 8001e68:	7a5a      	ldrb	r2, [r3, #9]
 8001e6a:	4b33      	ldr	r3, [pc, #204]	; (8001f38 <Poll_DCON+0x394>)
 8001e6c:	7a9b      	ldrb	r3, [r3, #10]
 8001e6e:	4619      	mov	r1, r3
 8001e70:	4610      	mov	r0, r2
 8001e72:	f7ff fd7d 	bl	8001970 <char2_to_hex>
 8001e76:	4603      	mov	r3, r0
 8001e78:	b29b      	uxth	r3, r3
 8001e7a:	4423      	add	r3, r4
 8001e7c:	b29b      	uxth	r3, r3
 8001e7e:	81fb      	strh	r3, [r7, #14]
					if ((length!=11) || (error==1) || (int_temp==0))										//  
 8001e80:	7afb      	ldrb	r3, [r7, #11]
 8001e82:	2b0b      	cmp	r3, #11
 8001e84:	d107      	bne.n	8001e96 <Poll_DCON+0x2f2>
 8001e86:	4b2b      	ldr	r3, [pc, #172]	; (8001f34 <Poll_DCON+0x390>)
 8001e88:	781b      	ldrb	r3, [r3, #0]
 8001e8a:	2b01      	cmp	r3, #1
 8001e8c:	d003      	beq.n	8001e96 <Poll_DCON+0x2f2>
 8001e8e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d103      	bne.n	8001e9e <Poll_DCON+0x2fa>
					{
						Preparation_Response(1);															//  (  )
 8001e96:	2001      	movs	r0, #1
 8001e98:	f7ff fe4a 	bl	8001b30 <Preparation_Response>
						break;
 8001e9c:	e035      	b.n	8001f0a <Poll_DCON+0x366>
					}
					Address_Device=int_temp;
 8001e9e:	89fa      	ldrh	r2, [r7, #14]
 8001ea0:	4b26      	ldr	r3, [pc, #152]	; (8001f3c <Poll_DCON+0x398>)
 8001ea2:	801a      	strh	r2, [r3, #0]

					params.address=Address_Device;
 8001ea4:	4b25      	ldr	r3, [pc, #148]	; (8001f3c <Poll_DCON+0x398>)
 8001ea6:	881a      	ldrh	r2, [r3, #0]
 8001ea8:	4b25      	ldr	r3, [pc, #148]	; (8001f40 <Poll_DCON+0x39c>)
 8001eaa:	809a      	strh	r2, [r3, #4]
					FLASH_WriteSettings();
 8001eac:	f7ff fd16 	bl	80018dc <FLASH_WriteSettings>
					Preparation_Response(0);																//  ( )
 8001eb0:	2000      	movs	r0, #0
 8001eb2:	f7ff fe3d 	bl	8001b30 <Preparation_Response>
					break;
 8001eb6:	e028      	b.n	8001f0a <Poll_DCON+0x366>
				case 'P':
				//-----------------------------      (^PAAAACC/r) ------------------------------
					error=0;
 8001eb8:	4b1e      	ldr	r3, [pc, #120]	; (8001f34 <Poll_DCON+0x390>)
 8001eba:	2200      	movs	r2, #0
 8001ebc:	701a      	strb	r2, [r3, #0]
					hex1=char2_to_hex(buf[7],buf[8]);
 8001ebe:	4b1e      	ldr	r3, [pc, #120]	; (8001f38 <Poll_DCON+0x394>)
 8001ec0:	79da      	ldrb	r2, [r3, #7]
 8001ec2:	4b1d      	ldr	r3, [pc, #116]	; (8001f38 <Poll_DCON+0x394>)
 8001ec4:	7a1b      	ldrb	r3, [r3, #8]
 8001ec6:	4619      	mov	r1, r3
 8001ec8:	4610      	mov	r0, r2
 8001eca:	f7ff fd51 	bl	8001970 <char2_to_hex>
 8001ece:	4603      	mov	r3, r0
 8001ed0:	737b      	strb	r3, [r7, #13]
					if ((error) || (length!=9) || (hex1<0) || (hex1>0x64))									//  
 8001ed2:	4b18      	ldr	r3, [pc, #96]	; (8001f34 <Poll_DCON+0x390>)
 8001ed4:	781b      	ldrb	r3, [r3, #0]
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d105      	bne.n	8001ee6 <Poll_DCON+0x342>
 8001eda:	7afb      	ldrb	r3, [r7, #11]
 8001edc:	2b09      	cmp	r3, #9
 8001ede:	d102      	bne.n	8001ee6 <Poll_DCON+0x342>
 8001ee0:	7b7b      	ldrb	r3, [r7, #13]
 8001ee2:	2b64      	cmp	r3, #100	; 0x64
 8001ee4:	d903      	bls.n	8001eee <Poll_DCON+0x34a>
					{
						Preparation_Response(1);															//  (  )
 8001ee6:	2001      	movs	r0, #1
 8001ee8:	f7ff fe22 	bl	8001b30 <Preparation_Response>
						break;
 8001eec:	e00d      	b.n	8001f0a <Poll_DCON+0x366>
					}

					TIM1->CCR1 = (uint32_t)600 * (uint32_t)hex1;													//     
 8001eee:	7b7b      	ldrb	r3, [r7, #13]
 8001ef0:	4a14      	ldr	r2, [pc, #80]	; (8001f44 <Poll_DCON+0x3a0>)
 8001ef2:	f44f 7116 	mov.w	r1, #600	; 0x258
 8001ef6:	fb01 f303 	mul.w	r3, r1, r3
 8001efa:	6353      	str	r3, [r2, #52]	; 0x34
					Preparation_Response(0);																//  ( )
 8001efc:	2000      	movs	r0, #0
 8001efe:	f7ff fe17 	bl	8001b30 <Preparation_Response>
					break;
 8001f02:	e002      	b.n	8001f0a <Poll_DCON+0x366>
				default: Preparation_Response(1);															//  (  )
 8001f04:	2001      	movs	r0, #1
 8001f06:	f7ff fe13 	bl	8001b30 <Preparation_Response>
				}
			}
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);														// RS-485  
 8001f0a:	2201      	movs	r2, #1
 8001f0c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001f10:	480d      	ldr	r0, [pc, #52]	; (8001f48 <Poll_DCON+0x3a4>)
 8001f12:	f001 fa3e 	bl	8003392 <HAL_GPIO_WritePin>
			Write_DCON(buf, &huart1);																				//   
 8001f16:	490d      	ldr	r1, [pc, #52]	; (8001f4c <Poll_DCON+0x3a8>)
 8001f18:	4807      	ldr	r0, [pc, #28]	; (8001f38 <Poll_DCON+0x394>)
 8001f1a:	f7ff f8bd 	bl	8001098 <Write_DCON>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);														// RS-485  
 8001f1e:	2200      	movs	r2, #0
 8001f20:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001f24:	4808      	ldr	r0, [pc, #32]	; (8001f48 <Poll_DCON+0x3a4>)
 8001f26:	f001 fa34 	bl	8003392 <HAL_GPIO_WritePin>
 8001f2a:	e000      	b.n	8001f2e <Poll_DCON+0x38a>
			if (int_temp!=Address_Device) return;															//    ,     (..     )
 8001f2c:	bf00      	nop
		}
  	}
}
 8001f2e:	3714      	adds	r7, #20
 8001f30:	46bd      	mov	sp, r7
 8001f32:	bd90      	pop	{r4, r7, pc}
 8001f34:	2000013c 	.word	0x2000013c
 8001f38:	200000b8 	.word	0x200000b8
 8001f3c:	20000000 	.word	0x20000000
 8001f40:	2000011c 	.word	0x2000011c
 8001f44:	40012c00 	.word	0x40012c00
 8001f48:	40010c00 	.word	0x40010c00
 8001f4c:	200001c8 	.word	0x200001c8

08001f50 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001f50:	b590      	push	{r4, r7, lr}
 8001f52:	b089      	sub	sp, #36	; 0x24
 8001f54:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001f56:	f000 fd19 	bl	800298c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001f5a:	f000 f9d9 	bl	8002310 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001f5e:	f7ff fc23 	bl	80017a8 <MX_GPIO_Init>
  MX_TIM1_Init();
 8001f62:	f000 fb25 	bl	80025b0 <MX_TIM1_Init>
  MX_TIM4_Init();
 8001f66:	f000 fba7 	bl	80026b8 <MX_TIM4_Init>
  MX_USART1_UART_Init();
 8001f6a:	f000 fc6b 	bl	8002844 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  __HAL_UART_ENABLE_IT(&huart1, UART_IT_RXNE);
 8001f6e:	4ba8      	ldr	r3, [pc, #672]	; (8002210 <main+0x2c0>)
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	68da      	ldr	r2, [r3, #12]
 8001f74:	4ba6      	ldr	r3, [pc, #664]	; (8002210 <main+0x2c0>)
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	f042 0220 	orr.w	r2, r2, #32
 8001f7c:	60da      	str	r2, [r3, #12]
  HAL_TIM_PWM_Start_IT(&htim1, TIM_CHANNEL_1);
 8001f7e:	2100      	movs	r1, #0
 8001f80:	48a4      	ldr	r0, [pc, #656]	; (8002214 <main+0x2c4>)
 8001f82:	f001 fedf 	bl	8003d44 <HAL_TIM_PWM_Start_IT>


  FLASH_ReadSettings();
 8001f86:	f7ff fc85 	bl	8001894 <FLASH_ReadSettings>
   if (params.dwFirstRun==0xFFFFFFFF)
 8001f8a:	4ba3      	ldr	r3, [pc, #652]	; (8002218 <main+0x2c8>)
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f92:	d133      	bne.n	8001ffc <main+0xac>
   {
 	  params.dwFirstRun=0x0001;
 8001f94:	4ba0      	ldr	r3, [pc, #640]	; (8002218 <main+0x2c8>)
 8001f96:	2201      	movs	r2, #1
 8001f98:	601a      	str	r2, [r3, #0]
 	  params.address=1;
 8001f9a:	4b9f      	ldr	r3, [pc, #636]	; (8002218 <main+0x2c8>)
 8001f9c:	2201      	movs	r2, #1
 8001f9e:	809a      	strh	r2, [r3, #4]
 	  params.fltCa1=0;
 8001fa0:	4b9d      	ldr	r3, [pc, #628]	; (8002218 <main+0x2c8>)
 8001fa2:	f04f 0200 	mov.w	r2, #0
 8001fa6:	609a      	str	r2, [r3, #8]
 	  params.fltCa2=0;
 8001fa8:	4b9b      	ldr	r3, [pc, #620]	; (8002218 <main+0x2c8>)
 8001faa:	f04f 0200 	mov.w	r2, #0
 8001fae:	60da      	str	r2, [r3, #12]
 	  params.fltCa3=0;
 8001fb0:	4b99      	ldr	r3, [pc, #612]	; (8002218 <main+0x2c8>)
 8001fb2:	f04f 0200 	mov.w	r2, #0
 8001fb6:	611a      	str	r2, [r3, #16]
 	  params.fltTempSet=24.0;
 8001fb8:	4b97      	ldr	r3, [pc, #604]	; (8002218 <main+0x2c8>)
 8001fba:	4a98      	ldr	r2, [pc, #608]	; (800221c <main+0x2cc>)
 8001fbc:	615a      	str	r2, [r3, #20]
 	  params.fltTempDiff=2.0;
 8001fbe:	4b96      	ldr	r3, [pc, #600]	; (8002218 <main+0x2c8>)
 8001fc0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001fc4:	619a      	str	r2, [r3, #24]
 	  void *p =&params;
 8001fc6:	4b94      	ldr	r3, [pc, #592]	; (8002218 <main+0x2c8>)
 8001fc8:	60fb      	str	r3, [r7, #12]
 	  params.wCrc=0;
 8001fca:	4b93      	ldr	r3, [pc, #588]	; (8002218 <main+0x2c8>)
 8001fcc:	2200      	movs	r2, #0
 8001fce:	839a      	strh	r2, [r3, #28]
 	  for (char i=0; i< (PARAMS_WORDS*4 - 2);i++ )
 8001fd0:	2300      	movs	r3, #0
 8001fd2:	77fb      	strb	r3, [r7, #31]
 8001fd4:	e00d      	b.n	8001ff2 <main+0xa2>
 	  {
 		  params.wCrc += *(((char*)p)+i);
 8001fd6:	4b90      	ldr	r3, [pc, #576]	; (8002218 <main+0x2c8>)
 8001fd8:	8b9a      	ldrh	r2, [r3, #28]
 8001fda:	7ffb      	ldrb	r3, [r7, #31]
 8001fdc:	68f9      	ldr	r1, [r7, #12]
 8001fde:	440b      	add	r3, r1
 8001fe0:	781b      	ldrb	r3, [r3, #0]
 8001fe2:	b29b      	uxth	r3, r3
 8001fe4:	4413      	add	r3, r2
 8001fe6:	b29a      	uxth	r2, r3
 8001fe8:	4b8b      	ldr	r3, [pc, #556]	; (8002218 <main+0x2c8>)
 8001fea:	839a      	strh	r2, [r3, #28]
 	  for (char i=0; i< (PARAMS_WORDS*4 - 2);i++ )
 8001fec:	7ffb      	ldrb	r3, [r7, #31]
 8001fee:	3301      	adds	r3, #1
 8001ff0:	77fb      	strb	r3, [r7, #31]
 8001ff2:	7ffb      	ldrb	r3, [r7, #31]
 8001ff4:	2b1d      	cmp	r3, #29
 8001ff6:	d9ee      	bls.n	8001fd6 <main+0x86>
 	  }
 	  FLASH_WriteSettings();
 8001ff8:	f7ff fc70 	bl	80018dc <FLASH_WriteSettings>
   }
 	  Address_Device=params.address;
 8001ffc:	4b86      	ldr	r3, [pc, #536]	; (8002218 <main+0x2c8>)
 8001ffe:	889a      	ldrh	r2, [r3, #4]
 8002000:	4b87      	ldr	r3, [pc, #540]	; (8002220 <main+0x2d0>)
 8002002:	801a      	strh	r2, [r3, #0]

 	  DWT_Init();
 8002004:	f7ff f8ce 	bl	80011a4 <DWT_Init>
 	  Init_ds18b20_0(DS18B20_Resolution_12_bit);											// ?  
 8002008:	207f      	movs	r0, #127	; 0x7f
 800200a:	f7ff f903 	bl	8001214 <Init_ds18b20_0>
 	  Init_ds18b20_1(DS18B20_Resolution_12_bit);											// ?  
 800200e:	207f      	movs	r0, #127	; 0x7f
 8002010:	f7ff f9ee 	bl	80013f0 <Init_ds18b20_1>
 	  Init_ds18b20_2(DS18B20_Resolution_12_bit);											// ?  
 8002014:	207f      	movs	r0, #127	; 0x7f
 8002016:	f7ff fad9 	bl	80015cc <Init_ds18b20_2>
 	  //     prev_       
 	  //   prev_     :
 	  //           filter( )
 	  //    
 	  ds18b20_mesureTemperature_0();
 800201a:	f7ff f9b3 	bl	8001384 <ds18b20_mesureTemperature_0>
 	  ds18b20_mesureTemperature_1();
 800201e:	f7ff fa9f 	bl	8001560 <ds18b20_mesureTemperature_1>
 	  ds18b20_mesureTemperature_2();
 8002022:	f7ff fb8b 	bl	800173c <ds18b20_mesureTemperature_2>
 	  delay_us(760000);													//      
 8002026:	487f      	ldr	r0, [pc, #508]	; (8002224 <main+0x2d4>)
 8002028:	f7ff f8d2 	bl	80011d0 <delay_us>
 	  prev_t = ds18b20_getTemperature_0()/16.0;
 800202c:	f7ff f9b6 	bl	800139c <ds18b20_getTemperature_0>
 8002030:	4603      	mov	r3, r0
 8002032:	4618      	mov	r0, r3
 8002034:	f7fe f9dc 	bl	80003f0 <__aeabi_i2d>
 8002038:	f04f 0200 	mov.w	r2, #0
 800203c:	4b7a      	ldr	r3, [pc, #488]	; (8002228 <main+0x2d8>)
 800203e:	f7fe fb6b 	bl	8000718 <__aeabi_ddiv>
 8002042:	4603      	mov	r3, r0
 8002044:	460c      	mov	r4, r1
 8002046:	4618      	mov	r0, r3
 8002048:	4621      	mov	r1, r4
 800204a:	f7fe fc4d 	bl	80008e8 <__aeabi_d2f>
 800204e:	4602      	mov	r2, r0
 8002050:	4b76      	ldr	r3, [pc, #472]	; (800222c <main+0x2dc>)
 8002052:	601a      	str	r2, [r3, #0]
 	  prev_t1 = ds18b20_getTemperature_0()/16.0;
 8002054:	f7ff f9a2 	bl	800139c <ds18b20_getTemperature_0>
 8002058:	4603      	mov	r3, r0
 800205a:	4618      	mov	r0, r3
 800205c:	f7fe f9c8 	bl	80003f0 <__aeabi_i2d>
 8002060:	f04f 0200 	mov.w	r2, #0
 8002064:	4b70      	ldr	r3, [pc, #448]	; (8002228 <main+0x2d8>)
 8002066:	f7fe fb57 	bl	8000718 <__aeabi_ddiv>
 800206a:	4603      	mov	r3, r0
 800206c:	460c      	mov	r4, r1
 800206e:	4618      	mov	r0, r3
 8002070:	4621      	mov	r1, r4
 8002072:	f7fe fc39 	bl	80008e8 <__aeabi_d2f>
 8002076:	4602      	mov	r2, r0
 8002078:	4b6d      	ldr	r3, [pc, #436]	; (8002230 <main+0x2e0>)
 800207a:	601a      	str	r2, [r3, #0]
 	  prev_t2 = ds18b20_getTemperature_0()/16.0;
 800207c:	f7ff f98e 	bl	800139c <ds18b20_getTemperature_0>
 8002080:	4603      	mov	r3, r0
 8002082:	4618      	mov	r0, r3
 8002084:	f7fe f9b4 	bl	80003f0 <__aeabi_i2d>
 8002088:	f04f 0200 	mov.w	r2, #0
 800208c:	4b66      	ldr	r3, [pc, #408]	; (8002228 <main+0x2d8>)
 800208e:	f7fe fb43 	bl	8000718 <__aeabi_ddiv>
 8002092:	4603      	mov	r3, r0
 8002094:	460c      	mov	r4, r1
 8002096:	4618      	mov	r0, r3
 8002098:	4621      	mov	r1, r4
 800209a:	f7fe fc25 	bl	80008e8 <__aeabi_d2f>
 800209e:	4602      	mov	r2, r0
 80020a0:	4b64      	ldr	r3, [pc, #400]	; (8002234 <main+0x2e4>)
 80020a2:	601a      	str	r2, [r3, #0]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  Poll_DCON();
 80020a4:	f7ff fd7e 	bl	8001ba4 <Poll_DCON>
	  if(flag == 1)
 80020a8:	4b63      	ldr	r3, [pc, #396]	; (8002238 <main+0x2e8>)
 80020aa:	781b      	ldrb	r3, [r3, #0]
 80020ac:	2b01      	cmp	r3, #1
 80020ae:	d115      	bne.n	80020dc <main+0x18c>
	  {
		  flag = 0;
 80020b0:	4b61      	ldr	r3, [pc, #388]	; (8002238 <main+0x2e8>)
 80020b2:	2200      	movs	r2, #0
 80020b4:	701a      	strb	r2, [r3, #0]
		  ds18b20_mesureTemperature_0();
 80020b6:	f7ff f965 	bl	8001384 <ds18b20_mesureTemperature_0>
		  ds18b20_mesureTemperature_1();
 80020ba:	f7ff fa51 	bl	8001560 <ds18b20_mesureTemperature_1>
		  ds18b20_mesureTemperature_2();
 80020be:	f7ff fb3d 	bl	800173c <ds18b20_mesureTemperature_2>
		  __HAL_TIM_SET_AUTORELOAD(&htim4, DELAY_T_CONVERT);
 80020c2:	4b5e      	ldr	r3, [pc, #376]	; (800223c <main+0x2ec>)
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	f641 52b0 	movw	r2, #7600	; 0x1db0
 80020ca:	62da      	str	r2, [r3, #44]	; 0x2c
 80020cc:	4b5b      	ldr	r3, [pc, #364]	; (800223c <main+0x2ec>)
 80020ce:	f641 52b0 	movw	r2, #7600	; 0x1db0
 80020d2:	60da      	str	r2, [r3, #12]
		  HAL_TIM_Base_Start_IT(&htim4); //  
 80020d4:	4859      	ldr	r0, [pc, #356]	; (800223c <main+0x2ec>)
 80020d6:	f001 fdbc 	bl	8003c52 <HAL_TIM_Base_Start_IT>
 80020da:	e106      	b.n	80022ea <main+0x39a>
	  }
	  else if(flag == 2) //    750,   flag == 2
 80020dc:	4b56      	ldr	r3, [pc, #344]	; (8002238 <main+0x2e8>)
 80020de:	781b      	ldrb	r3, [r3, #0]
 80020e0:	2b02      	cmp	r3, #2
 80020e2:	f040 8102 	bne.w	80022ea <main+0x39a>
	  {
		  flag=0;
 80020e6:	4b54      	ldr	r3, [pc, #336]	; (8002238 <main+0x2e8>)
 80020e8:	2200      	movs	r2, #0
 80020ea:	701a      	strb	r2, [r3, #0]
		  int16_t temp = ds18b20_getTemperature_0();
 80020ec:	f7ff f956 	bl	800139c <ds18b20_getTemperature_0>
 80020f0:	4603      	mov	r3, r0
 80020f2:	817b      	strh	r3, [r7, #10]
		  int16_t temp1 = ds18b20_getTemperature_1();
 80020f4:	f7ff fa40 	bl	8001578 <ds18b20_getTemperature_1>
 80020f8:	4603      	mov	r3, r0
 80020fa:	813b      	strh	r3, [r7, #8]
		  int16_t temp2 = ds18b20_getTemperature_2();
 80020fc:	f7ff fb2a 	bl	8001754 <ds18b20_getTemperature_2>
 8002100:	4603      	mov	r3, r0
 8002102:	80fb      	strh	r3, [r7, #6]
	  	  float t = temp / 16.0;
 8002104:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002108:	4618      	mov	r0, r3
 800210a:	f7fe f971 	bl	80003f0 <__aeabi_i2d>
 800210e:	f04f 0200 	mov.w	r2, #0
 8002112:	4b45      	ldr	r3, [pc, #276]	; (8002228 <main+0x2d8>)
 8002114:	f7fe fb00 	bl	8000718 <__aeabi_ddiv>
 8002118:	4603      	mov	r3, r0
 800211a:	460c      	mov	r4, r1
 800211c:	4618      	mov	r0, r3
 800211e:	4621      	mov	r1, r4
 8002120:	f7fe fbe2 	bl	80008e8 <__aeabi_d2f>
 8002124:	4603      	mov	r3, r0
 8002126:	61bb      	str	r3, [r7, #24]
	  	  float t1 = temp1 / 16.0;
 8002128:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 800212c:	4618      	mov	r0, r3
 800212e:	f7fe f95f 	bl	80003f0 <__aeabi_i2d>
 8002132:	f04f 0200 	mov.w	r2, #0
 8002136:	4b3c      	ldr	r3, [pc, #240]	; (8002228 <main+0x2d8>)
 8002138:	f7fe faee 	bl	8000718 <__aeabi_ddiv>
 800213c:	4603      	mov	r3, r0
 800213e:	460c      	mov	r4, r1
 8002140:	4618      	mov	r0, r3
 8002142:	4621      	mov	r1, r4
 8002144:	f7fe fbd0 	bl	80008e8 <__aeabi_d2f>
 8002148:	4603      	mov	r3, r0
 800214a:	617b      	str	r3, [r7, #20]
	  	  float t2 = temp2 / 16.0;
 800214c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002150:	4618      	mov	r0, r3
 8002152:	f7fe f94d 	bl	80003f0 <__aeabi_i2d>
 8002156:	f04f 0200 	mov.w	r2, #0
 800215a:	4b33      	ldr	r3, [pc, #204]	; (8002228 <main+0x2d8>)
 800215c:	f7fe fadc 	bl	8000718 <__aeabi_ddiv>
 8002160:	4603      	mov	r3, r0
 8002162:	460c      	mov	r4, r1
 8002164:	4618      	mov	r0, r3
 8002166:	4621      	mov	r1, r4
 8002168:	f7fe fbbe 	bl	80008e8 <__aeabi_d2f>
 800216c:	4603      	mov	r3, r0
 800216e:	613b      	str	r3, [r7, #16]
	  	  if( (prev_t - t) > filter || (t - prev_t) > filter  ) t = prev_t; else prev_t = t;
 8002170:	4b2e      	ldr	r3, [pc, #184]	; (800222c <main+0x2dc>)
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	69b9      	ldr	r1, [r7, #24]
 8002176:	4618      	mov	r0, r3
 8002178:	f7fe fc0a 	bl	8000990 <__aeabi_fsub>
 800217c:	4603      	mov	r3, r0
 800217e:	461a      	mov	r2, r3
 8002180:	4b2f      	ldr	r3, [pc, #188]	; (8002240 <main+0x2f0>)
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	4619      	mov	r1, r3
 8002186:	4610      	mov	r0, r2
 8002188:	f7fe fec8 	bl	8000f1c <__aeabi_fcmpgt>
 800218c:	4603      	mov	r3, r0
 800218e:	2b00      	cmp	r3, #0
 8002190:	d110      	bne.n	80021b4 <main+0x264>
 8002192:	4b26      	ldr	r3, [pc, #152]	; (800222c <main+0x2dc>)
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	4619      	mov	r1, r3
 8002198:	69b8      	ldr	r0, [r7, #24]
 800219a:	f7fe fbf9 	bl	8000990 <__aeabi_fsub>
 800219e:	4603      	mov	r3, r0
 80021a0:	461a      	mov	r2, r3
 80021a2:	4b27      	ldr	r3, [pc, #156]	; (8002240 <main+0x2f0>)
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	4619      	mov	r1, r3
 80021a8:	4610      	mov	r0, r2
 80021aa:	f7fe feb7 	bl	8000f1c <__aeabi_fcmpgt>
 80021ae:	4603      	mov	r3, r0
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d003      	beq.n	80021bc <main+0x26c>
 80021b4:	4b1d      	ldr	r3, [pc, #116]	; (800222c <main+0x2dc>)
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	61bb      	str	r3, [r7, #24]
 80021ba:	e002      	b.n	80021c2 <main+0x272>
 80021bc:	4a1b      	ldr	r2, [pc, #108]	; (800222c <main+0x2dc>)
 80021be:	69bb      	ldr	r3, [r7, #24]
 80021c0:	6013      	str	r3, [r2, #0]
	  	  if( (prev_t1 - t1) > filter || (t1 - prev_t1) > filter  ) t1 = prev_t1; else prev_t1 = t1;
 80021c2:	4b1b      	ldr	r3, [pc, #108]	; (8002230 <main+0x2e0>)
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	6979      	ldr	r1, [r7, #20]
 80021c8:	4618      	mov	r0, r3
 80021ca:	f7fe fbe1 	bl	8000990 <__aeabi_fsub>
 80021ce:	4603      	mov	r3, r0
 80021d0:	461a      	mov	r2, r3
 80021d2:	4b1b      	ldr	r3, [pc, #108]	; (8002240 <main+0x2f0>)
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	4619      	mov	r1, r3
 80021d8:	4610      	mov	r0, r2
 80021da:	f7fe fe9f 	bl	8000f1c <__aeabi_fcmpgt>
 80021de:	4603      	mov	r3, r0
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d110      	bne.n	8002206 <main+0x2b6>
 80021e4:	4b12      	ldr	r3, [pc, #72]	; (8002230 <main+0x2e0>)
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	4619      	mov	r1, r3
 80021ea:	6978      	ldr	r0, [r7, #20]
 80021ec:	f7fe fbd0 	bl	8000990 <__aeabi_fsub>
 80021f0:	4603      	mov	r3, r0
 80021f2:	461a      	mov	r2, r3
 80021f4:	4b12      	ldr	r3, [pc, #72]	; (8002240 <main+0x2f0>)
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	4619      	mov	r1, r3
 80021fa:	4610      	mov	r0, r2
 80021fc:	f7fe fe8e 	bl	8000f1c <__aeabi_fcmpgt>
 8002200:	4603      	mov	r3, r0
 8002202:	2b00      	cmp	r3, #0
 8002204:	d01e      	beq.n	8002244 <main+0x2f4>
 8002206:	4b0a      	ldr	r3, [pc, #40]	; (8002230 <main+0x2e0>)
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	617b      	str	r3, [r7, #20]
 800220c:	e01d      	b.n	800224a <main+0x2fa>
 800220e:	bf00      	nop
 8002210:	200001c8 	.word	0x200001c8
 8002214:	20000188 	.word	0x20000188
 8002218:	2000011c 	.word	0x2000011c
 800221c:	41c00000 	.word	0x41c00000
 8002220:	20000000 	.word	0x20000000
 8002224:	000b98c0 	.word	0x000b98c0
 8002228:	40300000 	.word	0x40300000
 800222c:	20000118 	.word	0x20000118
 8002230:	20000114 	.word	0x20000114
 8002234:	20000140 	.word	0x20000140
 8002238:	20000002 	.word	0x20000002
 800223c:	20000148 	.word	0x20000148
 8002240:	20000004 	.word	0x20000004
 8002244:	4a2c      	ldr	r2, [pc, #176]	; (80022f8 <main+0x3a8>)
 8002246:	697b      	ldr	r3, [r7, #20]
 8002248:	6013      	str	r3, [r2, #0]
	  	  if( (prev_t2 - t2) > filter || (t2 - prev_t2) > filter  ) t2 = prev_t2; else prev_t2 = t2;
 800224a:	4b2c      	ldr	r3, [pc, #176]	; (80022fc <main+0x3ac>)
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	6939      	ldr	r1, [r7, #16]
 8002250:	4618      	mov	r0, r3
 8002252:	f7fe fb9d 	bl	8000990 <__aeabi_fsub>
 8002256:	4603      	mov	r3, r0
 8002258:	461a      	mov	r2, r3
 800225a:	4b29      	ldr	r3, [pc, #164]	; (8002300 <main+0x3b0>)
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	4619      	mov	r1, r3
 8002260:	4610      	mov	r0, r2
 8002262:	f7fe fe5b 	bl	8000f1c <__aeabi_fcmpgt>
 8002266:	4603      	mov	r3, r0
 8002268:	2b00      	cmp	r3, #0
 800226a:	d110      	bne.n	800228e <main+0x33e>
 800226c:	4b23      	ldr	r3, [pc, #140]	; (80022fc <main+0x3ac>)
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	4619      	mov	r1, r3
 8002272:	6938      	ldr	r0, [r7, #16]
 8002274:	f7fe fb8c 	bl	8000990 <__aeabi_fsub>
 8002278:	4603      	mov	r3, r0
 800227a:	461a      	mov	r2, r3
 800227c:	4b20      	ldr	r3, [pc, #128]	; (8002300 <main+0x3b0>)
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	4619      	mov	r1, r3
 8002282:	4610      	mov	r0, r2
 8002284:	f7fe fe4a 	bl	8000f1c <__aeabi_fcmpgt>
 8002288:	4603      	mov	r3, r0
 800228a:	2b00      	cmp	r3, #0
 800228c:	d003      	beq.n	8002296 <main+0x346>
 800228e:	4b1b      	ldr	r3, [pc, #108]	; (80022fc <main+0x3ac>)
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	613b      	str	r3, [r7, #16]
 8002294:	e002      	b.n	800229c <main+0x34c>
 8002296:	4a19      	ldr	r2, [pc, #100]	; (80022fc <main+0x3ac>)
 8002298:	693b      	ldr	r3, [r7, #16]
 800229a:	6013      	str	r3, [r2, #0]
	  	  OutTemperature[0]= t*10;
 800229c:	4919      	ldr	r1, [pc, #100]	; (8002304 <main+0x3b4>)
 800229e:	69b8      	ldr	r0, [r7, #24]
 80022a0:	f7fe fc80 	bl	8000ba4 <__aeabi_fmul>
 80022a4:	4603      	mov	r3, r0
 80022a6:	4618      	mov	r0, r3
 80022a8:	f7fe fe42 	bl	8000f30 <__aeabi_f2iz>
 80022ac:	4603      	mov	r3, r0
 80022ae:	b21a      	sxth	r2, r3
 80022b0:	4b15      	ldr	r3, [pc, #84]	; (8002308 <main+0x3b8>)
 80022b2:	801a      	strh	r2, [r3, #0]
	  	  OutTemperature[1]= t1*10;
 80022b4:	4913      	ldr	r1, [pc, #76]	; (8002304 <main+0x3b4>)
 80022b6:	6978      	ldr	r0, [r7, #20]
 80022b8:	f7fe fc74 	bl	8000ba4 <__aeabi_fmul>
 80022bc:	4603      	mov	r3, r0
 80022be:	4618      	mov	r0, r3
 80022c0:	f7fe fe36 	bl	8000f30 <__aeabi_f2iz>
 80022c4:	4603      	mov	r3, r0
 80022c6:	b21a      	sxth	r2, r3
 80022c8:	4b0f      	ldr	r3, [pc, #60]	; (8002308 <main+0x3b8>)
 80022ca:	805a      	strh	r2, [r3, #2]
	  	  OutTemperature[2]= t2*10;
 80022cc:	490d      	ldr	r1, [pc, #52]	; (8002304 <main+0x3b4>)
 80022ce:	6938      	ldr	r0, [r7, #16]
 80022d0:	f7fe fc68 	bl	8000ba4 <__aeabi_fmul>
 80022d4:	4603      	mov	r3, r0
 80022d6:	4618      	mov	r0, r3
 80022d8:	f7fe fe2a 	bl	8000f30 <__aeabi_f2iz>
 80022dc:	4603      	mov	r3, r0
 80022de:	b21a      	sxth	r2, r3
 80022e0:	4b09      	ldr	r3, [pc, #36]	; (8002308 <main+0x3b8>)
 80022e2:	809a      	strh	r2, [r3, #4]
	  	  flag = 1; //   .
 80022e4:	4b09      	ldr	r3, [pc, #36]	; (800230c <main+0x3bc>)
 80022e6:	2201      	movs	r2, #1
 80022e8:	701a      	strb	r2, [r3, #0]
	  }


	  Poll_DCON();
 80022ea:	f7ff fc5b 	bl	8001ba4 <Poll_DCON>

	  HAL_Delay(100);
 80022ee:	2064      	movs	r0, #100	; 0x64
 80022f0:	f000 fbae 	bl	8002a50 <HAL_Delay>
	  Poll_DCON();
 80022f4:	e6d6      	b.n	80020a4 <main+0x154>
 80022f6:	bf00      	nop
 80022f8:	20000114 	.word	0x20000114
 80022fc:	20000140 	.word	0x20000140
 8002300:	20000004 	.word	0x20000004
 8002304:	41200000 	.word	0x41200000
 8002308:	200000f8 	.word	0x200000f8
 800230c:	20000002 	.word	0x20000002

08002310 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002310:	b580      	push	{r7, lr}
 8002312:	b090      	sub	sp, #64	; 0x40
 8002314:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002316:	f107 0318 	add.w	r3, r7, #24
 800231a:	2228      	movs	r2, #40	; 0x28
 800231c:	2100      	movs	r1, #0
 800231e:	4618      	mov	r0, r3
 8002320:	f002 fdac 	bl	8004e7c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002324:	1d3b      	adds	r3, r7, #4
 8002326:	2200      	movs	r2, #0
 8002328:	601a      	str	r2, [r3, #0]
 800232a:	605a      	str	r2, [r3, #4]
 800232c:	609a      	str	r2, [r3, #8]
 800232e:	60da      	str	r2, [r3, #12]
 8002330:	611a      	str	r2, [r3, #16]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002332:	2301      	movs	r3, #1
 8002334:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002336:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800233a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800233c:	2300      	movs	r3, #0
 800233e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002340:	2301      	movs	r3, #1
 8002342:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002344:	2302      	movs	r3, #2
 8002346:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002348:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800234c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 800234e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002352:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002354:	f107 0318 	add.w	r3, r7, #24
 8002358:	4618      	mov	r0, r3
 800235a:	f001 f833 	bl	80033c4 <HAL_RCC_OscConfig>
 800235e:	4603      	mov	r3, r0
 8002360:	2b00      	cmp	r3, #0
 8002362:	d001      	beq.n	8002368 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8002364:	f000 f819 	bl	800239a <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002368:	230f      	movs	r3, #15
 800236a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800236c:	2302      	movs	r3, #2
 800236e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002370:	2300      	movs	r3, #0
 8002372:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002374:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002378:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800237a:	2300      	movs	r3, #0
 800237c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800237e:	1d3b      	adds	r3, r7, #4
 8002380:	2101      	movs	r1, #1
 8002382:	4618      	mov	r0, r3
 8002384:	f001 fa9e 	bl	80038c4 <HAL_RCC_ClockConfig>
 8002388:	4603      	mov	r3, r0
 800238a:	2b00      	cmp	r3, #0
 800238c:	d001      	beq.n	8002392 <SystemClock_Config+0x82>
  {
    Error_Handler();
 800238e:	f000 f804 	bl	800239a <Error_Handler>
  }
}
 8002392:	bf00      	nop
 8002394:	3740      	adds	r7, #64	; 0x40
 8002396:	46bd      	mov	sp, r7
 8002398:	bd80      	pop	{r7, pc}

0800239a <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800239a:	b480      	push	{r7}
 800239c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800239e:	bf00      	nop
 80023a0:	46bd      	mov	sp, r7
 80023a2:	bc80      	pop	{r7}
 80023a4:	4770      	bx	lr
	...

080023a8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80023a8:	b480      	push	{r7}
 80023aa:	b085      	sub	sp, #20
 80023ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80023ae:	4b15      	ldr	r3, [pc, #84]	; (8002404 <HAL_MspInit+0x5c>)
 80023b0:	699b      	ldr	r3, [r3, #24]
 80023b2:	4a14      	ldr	r2, [pc, #80]	; (8002404 <HAL_MspInit+0x5c>)
 80023b4:	f043 0301 	orr.w	r3, r3, #1
 80023b8:	6193      	str	r3, [r2, #24]
 80023ba:	4b12      	ldr	r3, [pc, #72]	; (8002404 <HAL_MspInit+0x5c>)
 80023bc:	699b      	ldr	r3, [r3, #24]
 80023be:	f003 0301 	and.w	r3, r3, #1
 80023c2:	60bb      	str	r3, [r7, #8]
 80023c4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80023c6:	4b0f      	ldr	r3, [pc, #60]	; (8002404 <HAL_MspInit+0x5c>)
 80023c8:	69db      	ldr	r3, [r3, #28]
 80023ca:	4a0e      	ldr	r2, [pc, #56]	; (8002404 <HAL_MspInit+0x5c>)
 80023cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80023d0:	61d3      	str	r3, [r2, #28]
 80023d2:	4b0c      	ldr	r3, [pc, #48]	; (8002404 <HAL_MspInit+0x5c>)
 80023d4:	69db      	ldr	r3, [r3, #28]
 80023d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80023da:	607b      	str	r3, [r7, #4]
 80023dc:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80023de:	4b0a      	ldr	r3, [pc, #40]	; (8002408 <HAL_MspInit+0x60>)
 80023e0:	685b      	ldr	r3, [r3, #4]
 80023e2:	60fb      	str	r3, [r7, #12]
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80023ea:	60fb      	str	r3, [r7, #12]
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80023f2:	60fb      	str	r3, [r7, #12]
 80023f4:	4a04      	ldr	r2, [pc, #16]	; (8002408 <HAL_MspInit+0x60>)
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80023fa:	bf00      	nop
 80023fc:	3714      	adds	r7, #20
 80023fe:	46bd      	mov	sp, r7
 8002400:	bc80      	pop	{r7}
 8002402:	4770      	bx	lr
 8002404:	40021000 	.word	0x40021000
 8002408:	40010000 	.word	0x40010000

0800240c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800240c:	b480      	push	{r7}
 800240e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002410:	bf00      	nop
 8002412:	46bd      	mov	sp, r7
 8002414:	bc80      	pop	{r7}
 8002416:	4770      	bx	lr

08002418 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002418:	b480      	push	{r7}
 800241a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800241c:	e7fe      	b.n	800241c <HardFault_Handler+0x4>

0800241e <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800241e:	b480      	push	{r7}
 8002420:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002422:	e7fe      	b.n	8002422 <MemManage_Handler+0x4>

08002424 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002424:	b480      	push	{r7}
 8002426:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002428:	e7fe      	b.n	8002428 <BusFault_Handler+0x4>

0800242a <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800242a:	b480      	push	{r7}
 800242c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800242e:	e7fe      	b.n	800242e <UsageFault_Handler+0x4>

08002430 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002430:	b480      	push	{r7}
 8002432:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002434:	bf00      	nop
 8002436:	46bd      	mov	sp, r7
 8002438:	bc80      	pop	{r7}
 800243a:	4770      	bx	lr

0800243c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800243c:	b480      	push	{r7}
 800243e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002440:	bf00      	nop
 8002442:	46bd      	mov	sp, r7
 8002444:	bc80      	pop	{r7}
 8002446:	4770      	bx	lr

08002448 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002448:	b480      	push	{r7}
 800244a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800244c:	bf00      	nop
 800244e:	46bd      	mov	sp, r7
 8002450:	bc80      	pop	{r7}
 8002452:	4770      	bx	lr

08002454 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002454:	b580      	push	{r7, lr}
 8002456:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002458:	f000 fade 	bl	8002a18 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800245c:	bf00      	nop
 800245e:	bd80      	pop	{r7, pc}

08002460 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002460:	b580      	push	{r7, lr}
 8002462:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002464:	4802      	ldr	r0, [pc, #8]	; (8002470 <TIM4_IRQHandler+0x10>)
 8002466:	f001 fce5 	bl	8003e34 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800246a:	bf00      	nop
 800246c:	bd80      	pop	{r7, pc}
 800246e:	bf00      	nop
 8002470:	20000148 	.word	0x20000148

08002474 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002474:	b480      	push	{r7}
 8002476:	b083      	sub	sp, #12
 8002478:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
	if(((huart1.Instance->SR & USART_SR_RXNE) != RESET) && ((huart1.Instance->CR1 & USART_CR1_RXNEIE) != RESET))
 800247a:	4b2e      	ldr	r3, [pc, #184]	; (8002534 <USART1_IRQHandler+0xc0>)
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	f003 0320 	and.w	r3, r3, #32
 8002484:	2b00      	cmp	r3, #0
 8002486:	d050      	beq.n	800252a <USART1_IRQHandler+0xb6>
 8002488:	4b2a      	ldr	r3, [pc, #168]	; (8002534 <USART1_IRQHandler+0xc0>)
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	68db      	ldr	r3, [r3, #12]
 800248e:	f003 0320 	and.w	r3, r3, #32
 8002492:	2b00      	cmp	r3, #0
 8002494:	d049      	beq.n	800252a <USART1_IRQHandler+0xb6>
	{
		uint8_t rbyte = (uint8_t)(huart1.Instance->DR & (uint8_t)0x00FF); //    
 8002496:	4b27      	ldr	r3, [pc, #156]	; (8002534 <USART1_IRQHandler+0xc0>)
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	685b      	ldr	r3, [r3, #4]
 800249c:	71fb      	strb	r3, [r7, #7]
		switch (rbyte)			                        //   ,     
 800249e:	79fb      	ldrb	r3, [r7, #7]
 80024a0:	2b40      	cmp	r3, #64	; 0x40
 80024a2:	dc09      	bgt.n	80024b8 <USART1_IRQHandler+0x44>
 80024a4:	2b3e      	cmp	r3, #62	; 0x3e
 80024a6:	da0b      	bge.n	80024c0 <USART1_IRQHandler+0x4c>
 80024a8:	2b21      	cmp	r3, #33	; 0x21
 80024aa:	d009      	beq.n	80024c0 <USART1_IRQHandler+0x4c>
 80024ac:	2b21      	cmp	r3, #33	; 0x21
 80024ae:	db0a      	blt.n	80024c6 <USART1_IRQHandler+0x52>
 80024b0:	3b23      	subs	r3, #35	; 0x23
 80024b2:	2b02      	cmp	r3, #2
 80024b4:	d807      	bhi.n	80024c6 <USART1_IRQHandler+0x52>
 80024b6:	e003      	b.n	80024c0 <USART1_IRQHandler+0x4c>
 80024b8:	2b5e      	cmp	r3, #94	; 0x5e
 80024ba:	d001      	beq.n	80024c0 <USART1_IRQHandler+0x4c>
 80024bc:	2b7e      	cmp	r3, #126	; 0x7e
 80024be:	d102      	bne.n	80024c6 <USART1_IRQHandler+0x52>
			case '#':
			case '^':
			case '!':
			case '?':
			case '>':
			_DCON_RX_point=0;															//       
 80024c0:	4b1d      	ldr	r3, [pc, #116]	; (8002538 <USART1_IRQHandler+0xc4>)
 80024c2:	2200      	movs	r2, #0
 80024c4:	701a      	strb	r2, [r3, #0]
		}
		if (rbyte==0x0D)																//    
 80024c6:	79fb      	ldrb	r3, [r7, #7]
 80024c8:	2b0d      	cmp	r3, #13
 80024ca:	d115      	bne.n	80024f8 <USART1_IRQHandler+0x84>
		{
			_DCON_RX_Buffer[_DCON_RX_point]=rbyte;										//      
 80024cc:	4b1a      	ldr	r3, [pc, #104]	; (8002538 <USART1_IRQHandler+0xc4>)
 80024ce:	f993 3000 	ldrsb.w	r3, [r3]
 80024d2:	4619      	mov	r1, r3
 80024d4:	4a19      	ldr	r2, [pc, #100]	; (800253c <USART1_IRQHandler+0xc8>)
 80024d6:	79fb      	ldrb	r3, [r7, #7]
 80024d8:	5453      	strb	r3, [r2, r1]
			_DCON_RX_length=_DCON_RX_point+1;											//  
 80024da:	4b17      	ldr	r3, [pc, #92]	; (8002538 <USART1_IRQHandler+0xc4>)
 80024dc:	f993 3000 	ldrsb.w	r3, [r3]
 80024e0:	b2db      	uxtb	r3, r3
 80024e2:	3301      	adds	r3, #1
 80024e4:	b2da      	uxtb	r2, r3
 80024e6:	4b16      	ldr	r3, [pc, #88]	; (8002540 <USART1_IRQHandler+0xcc>)
 80024e8:	701a      	strb	r2, [r3, #0]
			_DCON_RX_point=0;															//   
 80024ea:	4b13      	ldr	r3, [pc, #76]	; (8002538 <USART1_IRQHandler+0xc4>)
 80024ec:	2200      	movs	r2, #0
 80024ee:	701a      	strb	r2, [r3, #0]
			_DCON_RX_end=1;																//   
 80024f0:	4b14      	ldr	r3, [pc, #80]	; (8002544 <USART1_IRQHandler+0xd0>)
 80024f2:	2201      	movs	r2, #1
 80024f4:	701a      	strb	r2, [r3, #0]
			_DCON_RX_Buffer[_DCON_RX_point]=rbyte;										//      
			_DCON_RX_point++;															//   
			if (_DCON_RX_point>DCON_RX_BUFFER_SIZE-1) _DCON_RX_point=0;					//    
		}
	}
	return;
 80024f6:	e018      	b.n	800252a <USART1_IRQHandler+0xb6>
			_DCON_RX_Buffer[_DCON_RX_point]=rbyte;										//      
 80024f8:	4b0f      	ldr	r3, [pc, #60]	; (8002538 <USART1_IRQHandler+0xc4>)
 80024fa:	f993 3000 	ldrsb.w	r3, [r3]
 80024fe:	4619      	mov	r1, r3
 8002500:	4a0e      	ldr	r2, [pc, #56]	; (800253c <USART1_IRQHandler+0xc8>)
 8002502:	79fb      	ldrb	r3, [r7, #7]
 8002504:	5453      	strb	r3, [r2, r1]
			_DCON_RX_point++;															//   
 8002506:	4b0c      	ldr	r3, [pc, #48]	; (8002538 <USART1_IRQHandler+0xc4>)
 8002508:	f993 3000 	ldrsb.w	r3, [r3]
 800250c:	b2db      	uxtb	r3, r3
 800250e:	3301      	adds	r3, #1
 8002510:	b2db      	uxtb	r3, r3
 8002512:	b25a      	sxtb	r2, r3
 8002514:	4b08      	ldr	r3, [pc, #32]	; (8002538 <USART1_IRQHandler+0xc4>)
 8002516:	701a      	strb	r2, [r3, #0]
			if (_DCON_RX_point>DCON_RX_BUFFER_SIZE-1) _DCON_RX_point=0;					//    
 8002518:	4b07      	ldr	r3, [pc, #28]	; (8002538 <USART1_IRQHandler+0xc4>)
 800251a:	f993 3000 	ldrsb.w	r3, [r3]
 800251e:	2b3f      	cmp	r3, #63	; 0x3f
 8002520:	dd03      	ble.n	800252a <USART1_IRQHandler+0xb6>
 8002522:	4b05      	ldr	r3, [pc, #20]	; (8002538 <USART1_IRQHandler+0xc4>)
 8002524:	2200      	movs	r2, #0
 8002526:	701a      	strb	r2, [r3, #0]
	return;
 8002528:	bf00      	nop
 800252a:	bf00      	nop
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800252c:	370c      	adds	r7, #12
 800252e:	46bd      	mov	sp, r7
 8002530:	bc80      	pop	{r7}
 8002532:	4770      	bx	lr
 8002534:	200001c8 	.word	0x200001c8
 8002538:	20000112 	.word	0x20000112
 800253c:	20000034 	.word	0x20000034
 8002540:	20000110 	.word	0x20000110
 8002544:	20000111 	.word	0x20000111

08002548 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002548:	b480      	push	{r7}
 800254a:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 800254c:	4b15      	ldr	r3, [pc, #84]	; (80025a4 <SystemInit+0x5c>)
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	4a14      	ldr	r2, [pc, #80]	; (80025a4 <SystemInit+0x5c>)
 8002552:	f043 0301 	orr.w	r3, r3, #1
 8002556:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8002558:	4b12      	ldr	r3, [pc, #72]	; (80025a4 <SystemInit+0x5c>)
 800255a:	685a      	ldr	r2, [r3, #4]
 800255c:	4911      	ldr	r1, [pc, #68]	; (80025a4 <SystemInit+0x5c>)
 800255e:	4b12      	ldr	r3, [pc, #72]	; (80025a8 <SystemInit+0x60>)
 8002560:	4013      	ands	r3, r2
 8002562:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8002564:	4b0f      	ldr	r3, [pc, #60]	; (80025a4 <SystemInit+0x5c>)
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	4a0e      	ldr	r2, [pc, #56]	; (80025a4 <SystemInit+0x5c>)
 800256a:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800256e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002572:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002574:	4b0b      	ldr	r3, [pc, #44]	; (80025a4 <SystemInit+0x5c>)
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	4a0a      	ldr	r2, [pc, #40]	; (80025a4 <SystemInit+0x5c>)
 800257a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800257e:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8002580:	4b08      	ldr	r3, [pc, #32]	; (80025a4 <SystemInit+0x5c>)
 8002582:	685b      	ldr	r3, [r3, #4]
 8002584:	4a07      	ldr	r2, [pc, #28]	; (80025a4 <SystemInit+0x5c>)
 8002586:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 800258a:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 800258c:	4b05      	ldr	r3, [pc, #20]	; (80025a4 <SystemInit+0x5c>)
 800258e:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8002592:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8002594:	4b05      	ldr	r3, [pc, #20]	; (80025ac <SystemInit+0x64>)
 8002596:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800259a:	609a      	str	r2, [r3, #8]
#endif 
}
 800259c:	bf00      	nop
 800259e:	46bd      	mov	sp, r7
 80025a0:	bc80      	pop	{r7}
 80025a2:	4770      	bx	lr
 80025a4:	40021000 	.word	0x40021000
 80025a8:	f8ff0000 	.word	0xf8ff0000
 80025ac:	e000ed00 	.word	0xe000ed00

080025b0 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim4;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80025b0:	b580      	push	{r7, lr}
 80025b2:	b092      	sub	sp, #72	; 0x48
 80025b4:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80025b6:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80025ba:	2200      	movs	r2, #0
 80025bc:	601a      	str	r2, [r3, #0]
 80025be:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80025c0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80025c4:	2200      	movs	r2, #0
 80025c6:	601a      	str	r2, [r3, #0]
 80025c8:	605a      	str	r2, [r3, #4]
 80025ca:	609a      	str	r2, [r3, #8]
 80025cc:	60da      	str	r2, [r3, #12]
 80025ce:	611a      	str	r2, [r3, #16]
 80025d0:	615a      	str	r2, [r3, #20]
 80025d2:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80025d4:	1d3b      	adds	r3, r7, #4
 80025d6:	2220      	movs	r2, #32
 80025d8:	2100      	movs	r1, #0
 80025da:	4618      	mov	r0, r3
 80025dc:	f002 fc4e 	bl	8004e7c <memset>

  htim1.Instance = TIM1;
 80025e0:	4b33      	ldr	r3, [pc, #204]	; (80026b0 <MX_TIM1_Init+0x100>)
 80025e2:	4a34      	ldr	r2, [pc, #208]	; (80026b4 <MX_TIM1_Init+0x104>)
 80025e4:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80025e6:	4b32      	ldr	r3, [pc, #200]	; (80026b0 <MX_TIM1_Init+0x100>)
 80025e8:	2200      	movs	r2, #0
 80025ea:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80025ec:	4b30      	ldr	r3, [pc, #192]	; (80026b0 <MX_TIM1_Init+0x100>)
 80025ee:	2200      	movs	r2, #0
 80025f0:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 60000;
 80025f2:	4b2f      	ldr	r3, [pc, #188]	; (80026b0 <MX_TIM1_Init+0x100>)
 80025f4:	f64e 2260 	movw	r2, #60000	; 0xea60
 80025f8:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80025fa:	4b2d      	ldr	r3, [pc, #180]	; (80026b0 <MX_TIM1_Init+0x100>)
 80025fc:	2200      	movs	r2, #0
 80025fe:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002600:	4b2b      	ldr	r3, [pc, #172]	; (80026b0 <MX_TIM1_Init+0x100>)
 8002602:	2200      	movs	r2, #0
 8002604:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002606:	4b2a      	ldr	r3, [pc, #168]	; (80026b0 <MX_TIM1_Init+0x100>)
 8002608:	2200      	movs	r2, #0
 800260a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800260c:	4828      	ldr	r0, [pc, #160]	; (80026b0 <MX_TIM1_Init+0x100>)
 800260e:	f001 fb6d 	bl	8003cec <HAL_TIM_PWM_Init>
 8002612:	4603      	mov	r3, r0
 8002614:	2b00      	cmp	r3, #0
 8002616:	d001      	beq.n	800261c <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 8002618:	f7ff febf 	bl	800239a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800261c:	2300      	movs	r3, #0
 800261e:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002620:	2300      	movs	r3, #0
 8002622:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002624:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002628:	4619      	mov	r1, r3
 800262a:	4821      	ldr	r0, [pc, #132]	; (80026b0 <MX_TIM1_Init+0x100>)
 800262c:	f002 f950 	bl	80048d0 <HAL_TIMEx_MasterConfigSynchronization>
 8002630:	4603      	mov	r3, r0
 8002632:	2b00      	cmp	r3, #0
 8002634:	d001      	beq.n	800263a <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 8002636:	f7ff feb0 	bl	800239a <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800263a:	2360      	movs	r3, #96	; 0x60
 800263c:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 30000;
 800263e:	f247 5330 	movw	r3, #30000	; 0x7530
 8002642:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002644:	2300      	movs	r3, #0
 8002646:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002648:	2300      	movs	r3, #0
 800264a:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800264c:	2300      	movs	r3, #0
 800264e:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002650:	2300      	movs	r3, #0
 8002652:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002654:	2300      	movs	r3, #0
 8002656:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002658:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800265c:	2200      	movs	r2, #0
 800265e:	4619      	mov	r1, r3
 8002660:	4813      	ldr	r0, [pc, #76]	; (80026b0 <MX_TIM1_Init+0x100>)
 8002662:	f001 fcef 	bl	8004044 <HAL_TIM_PWM_ConfigChannel>
 8002666:	4603      	mov	r3, r0
 8002668:	2b00      	cmp	r3, #0
 800266a:	d001      	beq.n	8002670 <MX_TIM1_Init+0xc0>
  {
    Error_Handler();
 800266c:	f7ff fe95 	bl	800239a <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002670:	2300      	movs	r3, #0
 8002672:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002674:	2300      	movs	r3, #0
 8002676:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002678:	2300      	movs	r3, #0
 800267a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800267c:	2300      	movs	r3, #0
 800267e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002680:	2300      	movs	r3, #0
 8002682:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002684:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002688:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800268a:	2300      	movs	r3, #0
 800268c:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800268e:	1d3b      	adds	r3, r7, #4
 8002690:	4619      	mov	r1, r3
 8002692:	4807      	ldr	r0, [pc, #28]	; (80026b0 <MX_TIM1_Init+0x100>)
 8002694:	f002 f960 	bl	8004958 <HAL_TIMEx_ConfigBreakDeadTime>
 8002698:	4603      	mov	r3, r0
 800269a:	2b00      	cmp	r3, #0
 800269c:	d001      	beq.n	80026a2 <MX_TIM1_Init+0xf2>
  {
    Error_Handler();
 800269e:	f7ff fe7c 	bl	800239a <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim1);
 80026a2:	4803      	ldr	r0, [pc, #12]	; (80026b0 <MX_TIM1_Init+0x100>)
 80026a4:	f000 f89a 	bl	80027dc <HAL_TIM_MspPostInit>

}
 80026a8:	bf00      	nop
 80026aa:	3748      	adds	r7, #72	; 0x48
 80026ac:	46bd      	mov	sp, r7
 80026ae:	bd80      	pop	{r7, pc}
 80026b0:	20000188 	.word	0x20000188
 80026b4:	40012c00 	.word	0x40012c00

080026b8 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 80026b8:	b580      	push	{r7, lr}
 80026ba:	b086      	sub	sp, #24
 80026bc:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80026be:	f107 0308 	add.w	r3, r7, #8
 80026c2:	2200      	movs	r2, #0
 80026c4:	601a      	str	r2, [r3, #0]
 80026c6:	605a      	str	r2, [r3, #4]
 80026c8:	609a      	str	r2, [r3, #8]
 80026ca:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80026cc:	463b      	mov	r3, r7
 80026ce:	2200      	movs	r2, #0
 80026d0:	601a      	str	r2, [r3, #0]
 80026d2:	605a      	str	r2, [r3, #4]

  htim4.Instance = TIM4;
 80026d4:	4b1d      	ldr	r3, [pc, #116]	; (800274c <MX_TIM4_Init+0x94>)
 80026d6:	4a1e      	ldr	r2, [pc, #120]	; (8002750 <MX_TIM4_Init+0x98>)
 80026d8:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 4799;
 80026da:	4b1c      	ldr	r3, [pc, #112]	; (800274c <MX_TIM4_Init+0x94>)
 80026dc:	f241 22bf 	movw	r2, #4799	; 0x12bf
 80026e0:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80026e2:	4b1a      	ldr	r3, [pc, #104]	; (800274c <MX_TIM4_Init+0x94>)
 80026e4:	2200      	movs	r2, #0
 80026e6:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 7600;
 80026e8:	4b18      	ldr	r3, [pc, #96]	; (800274c <MX_TIM4_Init+0x94>)
 80026ea:	f641 52b0 	movw	r2, #7600	; 0x1db0
 80026ee:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80026f0:	4b16      	ldr	r3, [pc, #88]	; (800274c <MX_TIM4_Init+0x94>)
 80026f2:	2200      	movs	r2, #0
 80026f4:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80026f6:	4b15      	ldr	r3, [pc, #84]	; (800274c <MX_TIM4_Init+0x94>)
 80026f8:	2200      	movs	r2, #0
 80026fa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80026fc:	4813      	ldr	r0, [pc, #76]	; (800274c <MX_TIM4_Init+0x94>)
 80026fe:	f001 fa7d 	bl	8003bfc <HAL_TIM_Base_Init>
 8002702:	4603      	mov	r3, r0
 8002704:	2b00      	cmp	r3, #0
 8002706:	d001      	beq.n	800270c <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 8002708:	f7ff fe47 	bl	800239a <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800270c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002710:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8002712:	f107 0308 	add.w	r3, r7, #8
 8002716:	4619      	mov	r1, r3
 8002718:	480c      	ldr	r0, [pc, #48]	; (800274c <MX_TIM4_Init+0x94>)
 800271a:	f001 fd59 	bl	80041d0 <HAL_TIM_ConfigClockSource>
 800271e:	4603      	mov	r3, r0
 8002720:	2b00      	cmp	r3, #0
 8002722:	d001      	beq.n	8002728 <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 8002724:	f7ff fe39 	bl	800239a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002728:	2300      	movs	r3, #0
 800272a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800272c:	2300      	movs	r3, #0
 800272e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002730:	463b      	mov	r3, r7
 8002732:	4619      	mov	r1, r3
 8002734:	4805      	ldr	r0, [pc, #20]	; (800274c <MX_TIM4_Init+0x94>)
 8002736:	f002 f8cb 	bl	80048d0 <HAL_TIMEx_MasterConfigSynchronization>
 800273a:	4603      	mov	r3, r0
 800273c:	2b00      	cmp	r3, #0
 800273e:	d001      	beq.n	8002744 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 8002740:	f7ff fe2b 	bl	800239a <Error_Handler>
  }

}
 8002744:	bf00      	nop
 8002746:	3718      	adds	r7, #24
 8002748:	46bd      	mov	sp, r7
 800274a:	bd80      	pop	{r7, pc}
 800274c:	20000148 	.word	0x20000148
 8002750:	40000800 	.word	0x40000800

08002754 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8002754:	b480      	push	{r7}
 8002756:	b085      	sub	sp, #20
 8002758:	af00      	add	r7, sp, #0
 800275a:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	4a09      	ldr	r2, [pc, #36]	; (8002788 <HAL_TIM_PWM_MspInit+0x34>)
 8002762:	4293      	cmp	r3, r2
 8002764:	d10b      	bne.n	800277e <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002766:	4b09      	ldr	r3, [pc, #36]	; (800278c <HAL_TIM_PWM_MspInit+0x38>)
 8002768:	699b      	ldr	r3, [r3, #24]
 800276a:	4a08      	ldr	r2, [pc, #32]	; (800278c <HAL_TIM_PWM_MspInit+0x38>)
 800276c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002770:	6193      	str	r3, [r2, #24]
 8002772:	4b06      	ldr	r3, [pc, #24]	; (800278c <HAL_TIM_PWM_MspInit+0x38>)
 8002774:	699b      	ldr	r3, [r3, #24]
 8002776:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800277a:	60fb      	str	r3, [r7, #12]
 800277c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 800277e:	bf00      	nop
 8002780:	3714      	adds	r7, #20
 8002782:	46bd      	mov	sp, r7
 8002784:	bc80      	pop	{r7}
 8002786:	4770      	bx	lr
 8002788:	40012c00 	.word	0x40012c00
 800278c:	40021000 	.word	0x40021000

08002790 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002790:	b580      	push	{r7, lr}
 8002792:	b084      	sub	sp, #16
 8002794:	af00      	add	r7, sp, #0
 8002796:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM4)
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	4a0d      	ldr	r2, [pc, #52]	; (80027d4 <HAL_TIM_Base_MspInit+0x44>)
 800279e:	4293      	cmp	r3, r2
 80027a0:	d113      	bne.n	80027ca <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 80027a2:	4b0d      	ldr	r3, [pc, #52]	; (80027d8 <HAL_TIM_Base_MspInit+0x48>)
 80027a4:	69db      	ldr	r3, [r3, #28]
 80027a6:	4a0c      	ldr	r2, [pc, #48]	; (80027d8 <HAL_TIM_Base_MspInit+0x48>)
 80027a8:	f043 0304 	orr.w	r3, r3, #4
 80027ac:	61d3      	str	r3, [r2, #28]
 80027ae:	4b0a      	ldr	r3, [pc, #40]	; (80027d8 <HAL_TIM_Base_MspInit+0x48>)
 80027b0:	69db      	ldr	r3, [r3, #28]
 80027b2:	f003 0304 	and.w	r3, r3, #4
 80027b6:	60fb      	str	r3, [r7, #12]
 80027b8:	68fb      	ldr	r3, [r7, #12]

    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 80027ba:	2200      	movs	r2, #0
 80027bc:	2100      	movs	r1, #0
 80027be:	201e      	movs	r0, #30
 80027c0:	f000 fa3f 	bl	8002c42 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80027c4:	201e      	movs	r0, #30
 80027c6:	f000 fa58 	bl	8002c7a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 80027ca:	bf00      	nop
 80027cc:	3710      	adds	r7, #16
 80027ce:	46bd      	mov	sp, r7
 80027d0:	bd80      	pop	{r7, pc}
 80027d2:	bf00      	nop
 80027d4:	40000800 	.word	0x40000800
 80027d8:	40021000 	.word	0x40021000

080027dc <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	b088      	sub	sp, #32
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027e4:	f107 0310 	add.w	r3, r7, #16
 80027e8:	2200      	movs	r2, #0
 80027ea:	601a      	str	r2, [r3, #0]
 80027ec:	605a      	str	r2, [r3, #4]
 80027ee:	609a      	str	r2, [r3, #8]
 80027f0:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM1)
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	4a10      	ldr	r2, [pc, #64]	; (8002838 <HAL_TIM_MspPostInit+0x5c>)
 80027f8:	4293      	cmp	r3, r2
 80027fa:	d118      	bne.n	800282e <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80027fc:	4b0f      	ldr	r3, [pc, #60]	; (800283c <HAL_TIM_MspPostInit+0x60>)
 80027fe:	699b      	ldr	r3, [r3, #24]
 8002800:	4a0e      	ldr	r2, [pc, #56]	; (800283c <HAL_TIM_MspPostInit+0x60>)
 8002802:	f043 0304 	orr.w	r3, r3, #4
 8002806:	6193      	str	r3, [r2, #24]
 8002808:	4b0c      	ldr	r3, [pc, #48]	; (800283c <HAL_TIM_MspPostInit+0x60>)
 800280a:	699b      	ldr	r3, [r3, #24]
 800280c:	f003 0304 	and.w	r3, r3, #4
 8002810:	60fb      	str	r3, [r7, #12]
 8002812:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration    
    PA8     ------> TIM1_CH1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002814:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002818:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800281a:	2302      	movs	r3, #2
 800281c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800281e:	2302      	movs	r3, #2
 8002820:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002822:	f107 0310 	add.w	r3, r7, #16
 8002826:	4619      	mov	r1, r3
 8002828:	4805      	ldr	r0, [pc, #20]	; (8002840 <HAL_TIM_MspPostInit+0x64>)
 800282a:	f000 fc41 	bl	80030b0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 800282e:	bf00      	nop
 8002830:	3720      	adds	r7, #32
 8002832:	46bd      	mov	sp, r7
 8002834:	bd80      	pop	{r7, pc}
 8002836:	bf00      	nop
 8002838:	40012c00 	.word	0x40012c00
 800283c:	40021000 	.word	0x40021000
 8002840:	40010800 	.word	0x40010800

08002844 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002844:	b580      	push	{r7, lr}
 8002846:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 8002848:	4b11      	ldr	r3, [pc, #68]	; (8002890 <MX_USART1_UART_Init+0x4c>)
 800284a:	4a12      	ldr	r2, [pc, #72]	; (8002894 <MX_USART1_UART_Init+0x50>)
 800284c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 800284e:	4b10      	ldr	r3, [pc, #64]	; (8002890 <MX_USART1_UART_Init+0x4c>)
 8002850:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002854:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002856:	4b0e      	ldr	r3, [pc, #56]	; (8002890 <MX_USART1_UART_Init+0x4c>)
 8002858:	2200      	movs	r2, #0
 800285a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800285c:	4b0c      	ldr	r3, [pc, #48]	; (8002890 <MX_USART1_UART_Init+0x4c>)
 800285e:	2200      	movs	r2, #0
 8002860:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002862:	4b0b      	ldr	r3, [pc, #44]	; (8002890 <MX_USART1_UART_Init+0x4c>)
 8002864:	2200      	movs	r2, #0
 8002866:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002868:	4b09      	ldr	r3, [pc, #36]	; (8002890 <MX_USART1_UART_Init+0x4c>)
 800286a:	220c      	movs	r2, #12
 800286c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800286e:	4b08      	ldr	r3, [pc, #32]	; (8002890 <MX_USART1_UART_Init+0x4c>)
 8002870:	2200      	movs	r2, #0
 8002872:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002874:	4b06      	ldr	r3, [pc, #24]	; (8002890 <MX_USART1_UART_Init+0x4c>)
 8002876:	2200      	movs	r2, #0
 8002878:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800287a:	4805      	ldr	r0, [pc, #20]	; (8002890 <MX_USART1_UART_Init+0x4c>)
 800287c:	f002 f8cf 	bl	8004a1e <HAL_UART_Init>
 8002880:	4603      	mov	r3, r0
 8002882:	2b00      	cmp	r3, #0
 8002884:	d001      	beq.n	800288a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002886:	f7ff fd88 	bl	800239a <Error_Handler>
  }

}
 800288a:	bf00      	nop
 800288c:	bd80      	pop	{r7, pc}
 800288e:	bf00      	nop
 8002890:	200001c8 	.word	0x200001c8
 8002894:	40013800 	.word	0x40013800

08002898 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002898:	b580      	push	{r7, lr}
 800289a:	b088      	sub	sp, #32
 800289c:	af00      	add	r7, sp, #0
 800289e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028a0:	f107 0310 	add.w	r3, r7, #16
 80028a4:	2200      	movs	r2, #0
 80028a6:	601a      	str	r2, [r3, #0]
 80028a8:	605a      	str	r2, [r3, #4]
 80028aa:	609a      	str	r2, [r3, #8]
 80028ac:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	4a20      	ldr	r2, [pc, #128]	; (8002934 <HAL_UART_MspInit+0x9c>)
 80028b4:	4293      	cmp	r3, r2
 80028b6:	d139      	bne.n	800292c <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80028b8:	4b1f      	ldr	r3, [pc, #124]	; (8002938 <HAL_UART_MspInit+0xa0>)
 80028ba:	699b      	ldr	r3, [r3, #24]
 80028bc:	4a1e      	ldr	r2, [pc, #120]	; (8002938 <HAL_UART_MspInit+0xa0>)
 80028be:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80028c2:	6193      	str	r3, [r2, #24]
 80028c4:	4b1c      	ldr	r3, [pc, #112]	; (8002938 <HAL_UART_MspInit+0xa0>)
 80028c6:	699b      	ldr	r3, [r3, #24]
 80028c8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80028cc:	60fb      	str	r3, [r7, #12]
 80028ce:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80028d0:	4b19      	ldr	r3, [pc, #100]	; (8002938 <HAL_UART_MspInit+0xa0>)
 80028d2:	699b      	ldr	r3, [r3, #24]
 80028d4:	4a18      	ldr	r2, [pc, #96]	; (8002938 <HAL_UART_MspInit+0xa0>)
 80028d6:	f043 0304 	orr.w	r3, r3, #4
 80028da:	6193      	str	r3, [r2, #24]
 80028dc:	4b16      	ldr	r3, [pc, #88]	; (8002938 <HAL_UART_MspInit+0xa0>)
 80028de:	699b      	ldr	r3, [r3, #24]
 80028e0:	f003 0304 	and.w	r3, r3, #4
 80028e4:	60bb      	str	r3, [r7, #8]
 80028e6:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80028e8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80028ec:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028ee:	2302      	movs	r3, #2
 80028f0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80028f2:	2303      	movs	r3, #3
 80028f4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028f6:	f107 0310 	add.w	r3, r7, #16
 80028fa:	4619      	mov	r1, r3
 80028fc:	480f      	ldr	r0, [pc, #60]	; (800293c <HAL_UART_MspInit+0xa4>)
 80028fe:	f000 fbd7 	bl	80030b0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002902:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002906:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002908:	2300      	movs	r3, #0
 800290a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800290c:	2300      	movs	r3, #0
 800290e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002910:	f107 0310 	add.w	r3, r7, #16
 8002914:	4619      	mov	r1, r3
 8002916:	4809      	ldr	r0, [pc, #36]	; (800293c <HAL_UART_MspInit+0xa4>)
 8002918:	f000 fbca 	bl	80030b0 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800291c:	2200      	movs	r2, #0
 800291e:	2100      	movs	r1, #0
 8002920:	2025      	movs	r0, #37	; 0x25
 8002922:	f000 f98e 	bl	8002c42 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002926:	2025      	movs	r0, #37	; 0x25
 8002928:	f000 f9a7 	bl	8002c7a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 800292c:	bf00      	nop
 800292e:	3720      	adds	r7, #32
 8002930:	46bd      	mov	sp, r7
 8002932:	bd80      	pop	{r7, pc}
 8002934:	40013800 	.word	0x40013800
 8002938:	40021000 	.word	0x40021000
 800293c:	40010800 	.word	0x40010800

08002940 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8002940:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8002942:	e003      	b.n	800294c <LoopCopyDataInit>

08002944 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8002944:	4b0b      	ldr	r3, [pc, #44]	; (8002974 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8002946:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8002948:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800294a:	3104      	adds	r1, #4

0800294c <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 800294c:	480a      	ldr	r0, [pc, #40]	; (8002978 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 800294e:	4b0b      	ldr	r3, [pc, #44]	; (800297c <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8002950:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8002952:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8002954:	d3f6      	bcc.n	8002944 <CopyDataInit>
  ldr r2, =_sbss
 8002956:	4a0a      	ldr	r2, [pc, #40]	; (8002980 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8002958:	e002      	b.n	8002960 <LoopFillZerobss>

0800295a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800295a:	2300      	movs	r3, #0
  str r3, [r2], #4
 800295c:	f842 3b04 	str.w	r3, [r2], #4

08002960 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8002960:	4b08      	ldr	r3, [pc, #32]	; (8002984 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8002962:	429a      	cmp	r2, r3
  bcc FillZerobss
 8002964:	d3f9      	bcc.n	800295a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002966:	f7ff fdef 	bl	8002548 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800296a:	f002 fa63 	bl	8004e34 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800296e:	f7ff faef 	bl	8001f50 <main>
  bx lr
 8002972:	4770      	bx	lr
  ldr r3, =_sidata
 8002974:	08004ee4 	.word	0x08004ee4
  ldr r0, =_sdata
 8002978:	20000000 	.word	0x20000000
  ldr r3, =_edata
 800297c:	20000014 	.word	0x20000014
  ldr r2, =_sbss
 8002980:	20000018 	.word	0x20000018
  ldr r3, = _ebss
 8002984:	20000230 	.word	0x20000230

08002988 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002988:	e7fe      	b.n	8002988 <ADC1_2_IRQHandler>
	...

0800298c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800298c:	b580      	push	{r7, lr}
 800298e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002990:	4b08      	ldr	r3, [pc, #32]	; (80029b4 <HAL_Init+0x28>)
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	4a07      	ldr	r2, [pc, #28]	; (80029b4 <HAL_Init+0x28>)
 8002996:	f043 0310 	orr.w	r3, r3, #16
 800299a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800299c:	2003      	movs	r0, #3
 800299e:	f000 f945 	bl	8002c2c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80029a2:	2000      	movs	r0, #0
 80029a4:	f000 f808 	bl	80029b8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80029a8:	f7ff fcfe 	bl	80023a8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80029ac:	2300      	movs	r3, #0
}
 80029ae:	4618      	mov	r0, r3
 80029b0:	bd80      	pop	{r7, pc}
 80029b2:	bf00      	nop
 80029b4:	40022000 	.word	0x40022000

080029b8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80029b8:	b580      	push	{r7, lr}
 80029ba:	b082      	sub	sp, #8
 80029bc:	af00      	add	r7, sp, #0
 80029be:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80029c0:	4b12      	ldr	r3, [pc, #72]	; (8002a0c <HAL_InitTick+0x54>)
 80029c2:	681a      	ldr	r2, [r3, #0]
 80029c4:	4b12      	ldr	r3, [pc, #72]	; (8002a10 <HAL_InitTick+0x58>)
 80029c6:	781b      	ldrb	r3, [r3, #0]
 80029c8:	4619      	mov	r1, r3
 80029ca:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80029ce:	fbb3 f3f1 	udiv	r3, r3, r1
 80029d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80029d6:	4618      	mov	r0, r3
 80029d8:	f000 f95d 	bl	8002c96 <HAL_SYSTICK_Config>
 80029dc:	4603      	mov	r3, r0
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d001      	beq.n	80029e6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80029e2:	2301      	movs	r3, #1
 80029e4:	e00e      	b.n	8002a04 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	2b0f      	cmp	r3, #15
 80029ea:	d80a      	bhi.n	8002a02 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80029ec:	2200      	movs	r2, #0
 80029ee:	6879      	ldr	r1, [r7, #4]
 80029f0:	f04f 30ff 	mov.w	r0, #4294967295
 80029f4:	f000 f925 	bl	8002c42 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80029f8:	4a06      	ldr	r2, [pc, #24]	; (8002a14 <HAL_InitTick+0x5c>)
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80029fe:	2300      	movs	r3, #0
 8002a00:	e000      	b.n	8002a04 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002a02:	2301      	movs	r3, #1
}
 8002a04:	4618      	mov	r0, r3
 8002a06:	3708      	adds	r7, #8
 8002a08:	46bd      	mov	sp, r7
 8002a0a:	bd80      	pop	{r7, pc}
 8002a0c:	20000008 	.word	0x20000008
 8002a10:	20000010 	.word	0x20000010
 8002a14:	2000000c 	.word	0x2000000c

08002a18 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002a18:	b480      	push	{r7}
 8002a1a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002a1c:	4b05      	ldr	r3, [pc, #20]	; (8002a34 <HAL_IncTick+0x1c>)
 8002a1e:	781b      	ldrb	r3, [r3, #0]
 8002a20:	461a      	mov	r2, r3
 8002a22:	4b05      	ldr	r3, [pc, #20]	; (8002a38 <HAL_IncTick+0x20>)
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	4413      	add	r3, r2
 8002a28:	4a03      	ldr	r2, [pc, #12]	; (8002a38 <HAL_IncTick+0x20>)
 8002a2a:	6013      	str	r3, [r2, #0]
}
 8002a2c:	bf00      	nop
 8002a2e:	46bd      	mov	sp, r7
 8002a30:	bc80      	pop	{r7}
 8002a32:	4770      	bx	lr
 8002a34:	20000010 	.word	0x20000010
 8002a38:	20000208 	.word	0x20000208

08002a3c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002a3c:	b480      	push	{r7}
 8002a3e:	af00      	add	r7, sp, #0
  return uwTick;
 8002a40:	4b02      	ldr	r3, [pc, #8]	; (8002a4c <HAL_GetTick+0x10>)
 8002a42:	681b      	ldr	r3, [r3, #0]
}
 8002a44:	4618      	mov	r0, r3
 8002a46:	46bd      	mov	sp, r7
 8002a48:	bc80      	pop	{r7}
 8002a4a:	4770      	bx	lr
 8002a4c:	20000208 	.word	0x20000208

08002a50 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002a50:	b580      	push	{r7, lr}
 8002a52:	b084      	sub	sp, #16
 8002a54:	af00      	add	r7, sp, #0
 8002a56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002a58:	f7ff fff0 	bl	8002a3c <HAL_GetTick>
 8002a5c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a68:	d005      	beq.n	8002a76 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002a6a:	4b09      	ldr	r3, [pc, #36]	; (8002a90 <HAL_Delay+0x40>)
 8002a6c:	781b      	ldrb	r3, [r3, #0]
 8002a6e:	461a      	mov	r2, r3
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	4413      	add	r3, r2
 8002a74:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002a76:	bf00      	nop
 8002a78:	f7ff ffe0 	bl	8002a3c <HAL_GetTick>
 8002a7c:	4602      	mov	r2, r0
 8002a7e:	68bb      	ldr	r3, [r7, #8]
 8002a80:	1ad3      	subs	r3, r2, r3
 8002a82:	68fa      	ldr	r2, [r7, #12]
 8002a84:	429a      	cmp	r2, r3
 8002a86:	d8f7      	bhi.n	8002a78 <HAL_Delay+0x28>
  {
  }
}
 8002a88:	bf00      	nop
 8002a8a:	3710      	adds	r7, #16
 8002a8c:	46bd      	mov	sp, r7
 8002a8e:	bd80      	pop	{r7, pc}
 8002a90:	20000010 	.word	0x20000010

08002a94 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a94:	b480      	push	{r7}
 8002a96:	b085      	sub	sp, #20
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	f003 0307 	and.w	r3, r3, #7
 8002aa2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002aa4:	4b0c      	ldr	r3, [pc, #48]	; (8002ad8 <__NVIC_SetPriorityGrouping+0x44>)
 8002aa6:	68db      	ldr	r3, [r3, #12]
 8002aa8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002aaa:	68ba      	ldr	r2, [r7, #8]
 8002aac:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002ab0:	4013      	ands	r3, r2
 8002ab2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002ab8:	68bb      	ldr	r3, [r7, #8]
 8002aba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002abc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002ac0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002ac4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002ac6:	4a04      	ldr	r2, [pc, #16]	; (8002ad8 <__NVIC_SetPriorityGrouping+0x44>)
 8002ac8:	68bb      	ldr	r3, [r7, #8]
 8002aca:	60d3      	str	r3, [r2, #12]
}
 8002acc:	bf00      	nop
 8002ace:	3714      	adds	r7, #20
 8002ad0:	46bd      	mov	sp, r7
 8002ad2:	bc80      	pop	{r7}
 8002ad4:	4770      	bx	lr
 8002ad6:	bf00      	nop
 8002ad8:	e000ed00 	.word	0xe000ed00

08002adc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002adc:	b480      	push	{r7}
 8002ade:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002ae0:	4b04      	ldr	r3, [pc, #16]	; (8002af4 <__NVIC_GetPriorityGrouping+0x18>)
 8002ae2:	68db      	ldr	r3, [r3, #12]
 8002ae4:	0a1b      	lsrs	r3, r3, #8
 8002ae6:	f003 0307 	and.w	r3, r3, #7
}
 8002aea:	4618      	mov	r0, r3
 8002aec:	46bd      	mov	sp, r7
 8002aee:	bc80      	pop	{r7}
 8002af0:	4770      	bx	lr
 8002af2:	bf00      	nop
 8002af4:	e000ed00 	.word	0xe000ed00

08002af8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002af8:	b480      	push	{r7}
 8002afa:	b083      	sub	sp, #12
 8002afc:	af00      	add	r7, sp, #0
 8002afe:	4603      	mov	r3, r0
 8002b00:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	db0b      	blt.n	8002b22 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002b0a:	79fb      	ldrb	r3, [r7, #7]
 8002b0c:	f003 021f 	and.w	r2, r3, #31
 8002b10:	4906      	ldr	r1, [pc, #24]	; (8002b2c <__NVIC_EnableIRQ+0x34>)
 8002b12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b16:	095b      	lsrs	r3, r3, #5
 8002b18:	2001      	movs	r0, #1
 8002b1a:	fa00 f202 	lsl.w	r2, r0, r2
 8002b1e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002b22:	bf00      	nop
 8002b24:	370c      	adds	r7, #12
 8002b26:	46bd      	mov	sp, r7
 8002b28:	bc80      	pop	{r7}
 8002b2a:	4770      	bx	lr
 8002b2c:	e000e100 	.word	0xe000e100

08002b30 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002b30:	b480      	push	{r7}
 8002b32:	b083      	sub	sp, #12
 8002b34:	af00      	add	r7, sp, #0
 8002b36:	4603      	mov	r3, r0
 8002b38:	6039      	str	r1, [r7, #0]
 8002b3a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	db0a      	blt.n	8002b5a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b44:	683b      	ldr	r3, [r7, #0]
 8002b46:	b2da      	uxtb	r2, r3
 8002b48:	490c      	ldr	r1, [pc, #48]	; (8002b7c <__NVIC_SetPriority+0x4c>)
 8002b4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b4e:	0112      	lsls	r2, r2, #4
 8002b50:	b2d2      	uxtb	r2, r2
 8002b52:	440b      	add	r3, r1
 8002b54:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002b58:	e00a      	b.n	8002b70 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b5a:	683b      	ldr	r3, [r7, #0]
 8002b5c:	b2da      	uxtb	r2, r3
 8002b5e:	4908      	ldr	r1, [pc, #32]	; (8002b80 <__NVIC_SetPriority+0x50>)
 8002b60:	79fb      	ldrb	r3, [r7, #7]
 8002b62:	f003 030f 	and.w	r3, r3, #15
 8002b66:	3b04      	subs	r3, #4
 8002b68:	0112      	lsls	r2, r2, #4
 8002b6a:	b2d2      	uxtb	r2, r2
 8002b6c:	440b      	add	r3, r1
 8002b6e:	761a      	strb	r2, [r3, #24]
}
 8002b70:	bf00      	nop
 8002b72:	370c      	adds	r7, #12
 8002b74:	46bd      	mov	sp, r7
 8002b76:	bc80      	pop	{r7}
 8002b78:	4770      	bx	lr
 8002b7a:	bf00      	nop
 8002b7c:	e000e100 	.word	0xe000e100
 8002b80:	e000ed00 	.word	0xe000ed00

08002b84 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002b84:	b480      	push	{r7}
 8002b86:	b089      	sub	sp, #36	; 0x24
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	60f8      	str	r0, [r7, #12]
 8002b8c:	60b9      	str	r1, [r7, #8]
 8002b8e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	f003 0307 	and.w	r3, r3, #7
 8002b96:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002b98:	69fb      	ldr	r3, [r7, #28]
 8002b9a:	f1c3 0307 	rsb	r3, r3, #7
 8002b9e:	2b04      	cmp	r3, #4
 8002ba0:	bf28      	it	cs
 8002ba2:	2304      	movcs	r3, #4
 8002ba4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002ba6:	69fb      	ldr	r3, [r7, #28]
 8002ba8:	3304      	adds	r3, #4
 8002baa:	2b06      	cmp	r3, #6
 8002bac:	d902      	bls.n	8002bb4 <NVIC_EncodePriority+0x30>
 8002bae:	69fb      	ldr	r3, [r7, #28]
 8002bb0:	3b03      	subs	r3, #3
 8002bb2:	e000      	b.n	8002bb6 <NVIC_EncodePriority+0x32>
 8002bb4:	2300      	movs	r3, #0
 8002bb6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002bb8:	f04f 32ff 	mov.w	r2, #4294967295
 8002bbc:	69bb      	ldr	r3, [r7, #24]
 8002bbe:	fa02 f303 	lsl.w	r3, r2, r3
 8002bc2:	43da      	mvns	r2, r3
 8002bc4:	68bb      	ldr	r3, [r7, #8]
 8002bc6:	401a      	ands	r2, r3
 8002bc8:	697b      	ldr	r3, [r7, #20]
 8002bca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002bcc:	f04f 31ff 	mov.w	r1, #4294967295
 8002bd0:	697b      	ldr	r3, [r7, #20]
 8002bd2:	fa01 f303 	lsl.w	r3, r1, r3
 8002bd6:	43d9      	mvns	r1, r3
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002bdc:	4313      	orrs	r3, r2
         );
}
 8002bde:	4618      	mov	r0, r3
 8002be0:	3724      	adds	r7, #36	; 0x24
 8002be2:	46bd      	mov	sp, r7
 8002be4:	bc80      	pop	{r7}
 8002be6:	4770      	bx	lr

08002be8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002be8:	b580      	push	{r7, lr}
 8002bea:	b082      	sub	sp, #8
 8002bec:	af00      	add	r7, sp, #0
 8002bee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	3b01      	subs	r3, #1
 8002bf4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002bf8:	d301      	bcc.n	8002bfe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002bfa:	2301      	movs	r3, #1
 8002bfc:	e00f      	b.n	8002c1e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002bfe:	4a0a      	ldr	r2, [pc, #40]	; (8002c28 <SysTick_Config+0x40>)
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	3b01      	subs	r3, #1
 8002c04:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002c06:	210f      	movs	r1, #15
 8002c08:	f04f 30ff 	mov.w	r0, #4294967295
 8002c0c:	f7ff ff90 	bl	8002b30 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002c10:	4b05      	ldr	r3, [pc, #20]	; (8002c28 <SysTick_Config+0x40>)
 8002c12:	2200      	movs	r2, #0
 8002c14:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002c16:	4b04      	ldr	r3, [pc, #16]	; (8002c28 <SysTick_Config+0x40>)
 8002c18:	2207      	movs	r2, #7
 8002c1a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002c1c:	2300      	movs	r3, #0
}
 8002c1e:	4618      	mov	r0, r3
 8002c20:	3708      	adds	r7, #8
 8002c22:	46bd      	mov	sp, r7
 8002c24:	bd80      	pop	{r7, pc}
 8002c26:	bf00      	nop
 8002c28:	e000e010 	.word	0xe000e010

08002c2c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c2c:	b580      	push	{r7, lr}
 8002c2e:	b082      	sub	sp, #8
 8002c30:	af00      	add	r7, sp, #0
 8002c32:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002c34:	6878      	ldr	r0, [r7, #4]
 8002c36:	f7ff ff2d 	bl	8002a94 <__NVIC_SetPriorityGrouping>
}
 8002c3a:	bf00      	nop
 8002c3c:	3708      	adds	r7, #8
 8002c3e:	46bd      	mov	sp, r7
 8002c40:	bd80      	pop	{r7, pc}

08002c42 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002c42:	b580      	push	{r7, lr}
 8002c44:	b086      	sub	sp, #24
 8002c46:	af00      	add	r7, sp, #0
 8002c48:	4603      	mov	r3, r0
 8002c4a:	60b9      	str	r1, [r7, #8]
 8002c4c:	607a      	str	r2, [r7, #4]
 8002c4e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002c50:	2300      	movs	r3, #0
 8002c52:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002c54:	f7ff ff42 	bl	8002adc <__NVIC_GetPriorityGrouping>
 8002c58:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002c5a:	687a      	ldr	r2, [r7, #4]
 8002c5c:	68b9      	ldr	r1, [r7, #8]
 8002c5e:	6978      	ldr	r0, [r7, #20]
 8002c60:	f7ff ff90 	bl	8002b84 <NVIC_EncodePriority>
 8002c64:	4602      	mov	r2, r0
 8002c66:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c6a:	4611      	mov	r1, r2
 8002c6c:	4618      	mov	r0, r3
 8002c6e:	f7ff ff5f 	bl	8002b30 <__NVIC_SetPriority>
}
 8002c72:	bf00      	nop
 8002c74:	3718      	adds	r7, #24
 8002c76:	46bd      	mov	sp, r7
 8002c78:	bd80      	pop	{r7, pc}

08002c7a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c7a:	b580      	push	{r7, lr}
 8002c7c:	b082      	sub	sp, #8
 8002c7e:	af00      	add	r7, sp, #0
 8002c80:	4603      	mov	r3, r0
 8002c82:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002c84:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c88:	4618      	mov	r0, r3
 8002c8a:	f7ff ff35 	bl	8002af8 <__NVIC_EnableIRQ>
}
 8002c8e:	bf00      	nop
 8002c90:	3708      	adds	r7, #8
 8002c92:	46bd      	mov	sp, r7
 8002c94:	bd80      	pop	{r7, pc}

08002c96 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002c96:	b580      	push	{r7, lr}
 8002c98:	b082      	sub	sp, #8
 8002c9a:	af00      	add	r7, sp, #0
 8002c9c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002c9e:	6878      	ldr	r0, [r7, #4]
 8002ca0:	f7ff ffa2 	bl	8002be8 <SysTick_Config>
 8002ca4:	4603      	mov	r3, r0
}
 8002ca6:	4618      	mov	r0, r3
 8002ca8:	3708      	adds	r7, #8
 8002caa:	46bd      	mov	sp, r7
 8002cac:	bd80      	pop	{r7, pc}
	...

08002cb0 <HAL_FLASH_Program>:
  * @param  Data:         Specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8002cb0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002cb2:	b087      	sub	sp, #28
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	60f8      	str	r0, [r7, #12]
 8002cb8:	60b9      	str	r1, [r7, #8]
 8002cba:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8002cbe:	2301      	movs	r3, #1
 8002cc0:	75fb      	strb	r3, [r7, #23]
  uint8_t index = 0;
 8002cc2:	2300      	movs	r3, #0
 8002cc4:	75bb      	strb	r3, [r7, #22]
  uint8_t nbiterations = 0;
 8002cc6:	2300      	movs	r3, #0
 8002cc8:	757b      	strb	r3, [r7, #21]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8002cca:	4b2f      	ldr	r3, [pc, #188]	; (8002d88 <HAL_FLASH_Program+0xd8>)
 8002ccc:	7e1b      	ldrb	r3, [r3, #24]
 8002cce:	2b01      	cmp	r3, #1
 8002cd0:	d101      	bne.n	8002cd6 <HAL_FLASH_Program+0x26>
 8002cd2:	2302      	movs	r3, #2
 8002cd4:	e054      	b.n	8002d80 <HAL_FLASH_Program+0xd0>
 8002cd6:	4b2c      	ldr	r3, [pc, #176]	; (8002d88 <HAL_FLASH_Program+0xd8>)
 8002cd8:	2201      	movs	r2, #1
 8002cda:	761a      	strb	r2, [r3, #24]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8002cdc:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002ce0:	f000 f8a8 	bl	8002e34 <FLASH_WaitForLastOperation>
 8002ce4:	4603      	mov	r3, r0
 8002ce6:	75fb      	strb	r3, [r7, #23]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperationBank2(FLASH_TIMEOUT_VALUE);
  }
#endif /* FLASH_BANK2_END */
  
  if(status == HAL_OK)
 8002ce8:	7dfb      	ldrb	r3, [r7, #23]
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d144      	bne.n	8002d78 <HAL_FLASH_Program+0xc8>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	2b01      	cmp	r3, #1
 8002cf2:	d102      	bne.n	8002cfa <HAL_FLASH_Program+0x4a>
    {
      /* Program halfword (16-bit) at a specified address. */
      nbiterations = 1U;
 8002cf4:	2301      	movs	r3, #1
 8002cf6:	757b      	strb	r3, [r7, #21]
 8002cf8:	e007      	b.n	8002d0a <HAL_FLASH_Program+0x5a>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	2b02      	cmp	r3, #2
 8002cfe:	d102      	bne.n	8002d06 <HAL_FLASH_Program+0x56>
    {
      /* Program word (32-bit = 2*16-bit) at a specified address. */
      nbiterations = 2U;
 8002d00:	2302      	movs	r3, #2
 8002d02:	757b      	strb	r3, [r7, #21]
 8002d04:	e001      	b.n	8002d0a <HAL_FLASH_Program+0x5a>
    }
    else
    {
      /* Program double word (64-bit = 4*16-bit) at a specified address. */
      nbiterations = 4U;
 8002d06:	2304      	movs	r3, #4
 8002d08:	757b      	strb	r3, [r7, #21]
    }

    for (index = 0U; index < nbiterations; index++)
 8002d0a:	2300      	movs	r3, #0
 8002d0c:	75bb      	strb	r3, [r7, #22]
 8002d0e:	e02d      	b.n	8002d6c <HAL_FLASH_Program+0xbc>
    {
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8002d10:	7dbb      	ldrb	r3, [r7, #22]
 8002d12:	005a      	lsls	r2, r3, #1
 8002d14:	68bb      	ldr	r3, [r7, #8]
 8002d16:	eb02 0c03 	add.w	ip, r2, r3
 8002d1a:	7dbb      	ldrb	r3, [r7, #22]
 8002d1c:	0119      	lsls	r1, r3, #4
 8002d1e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002d22:	f1c1 0620 	rsb	r6, r1, #32
 8002d26:	f1a1 0020 	sub.w	r0, r1, #32
 8002d2a:	fa22 f401 	lsr.w	r4, r2, r1
 8002d2e:	fa03 f606 	lsl.w	r6, r3, r6
 8002d32:	4334      	orrs	r4, r6
 8002d34:	fa23 f000 	lsr.w	r0, r3, r0
 8002d38:	4304      	orrs	r4, r0
 8002d3a:	fa23 f501 	lsr.w	r5, r3, r1
 8002d3e:	b2a3      	uxth	r3, r4
 8002d40:	4619      	mov	r1, r3
 8002d42:	4660      	mov	r0, ip
 8002d44:	f000 f85a 	bl	8002dfc <FLASH_Program_HalfWord>
#if defined(FLASH_BANK2_END)
      if(Address <= FLASH_BANK1_END)
      {
#endif /* FLASH_BANK2_END */
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8002d48:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002d4c:	f000 f872 	bl	8002e34 <FLASH_WaitForLastOperation>
 8002d50:	4603      	mov	r3, r0
 8002d52:	75fb      	strb	r3, [r7, #23]
    
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8002d54:	4b0d      	ldr	r3, [pc, #52]	; (8002d8c <HAL_FLASH_Program+0xdc>)
 8002d56:	691b      	ldr	r3, [r3, #16]
 8002d58:	4a0c      	ldr	r2, [pc, #48]	; (8002d8c <HAL_FLASH_Program+0xdc>)
 8002d5a:	f023 0301 	bic.w	r3, r3, #1
 8002d5e:	6113      	str	r3, [r2, #16]
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR2, FLASH_CR2_PG);
      }
#endif /* FLASH_BANK2_END */
      /* In case of error, stop programation procedure */
      if (status != HAL_OK)
 8002d60:	7dfb      	ldrb	r3, [r7, #23]
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d107      	bne.n	8002d76 <HAL_FLASH_Program+0xc6>
    for (index = 0U; index < nbiterations; index++)
 8002d66:	7dbb      	ldrb	r3, [r7, #22]
 8002d68:	3301      	adds	r3, #1
 8002d6a:	75bb      	strb	r3, [r7, #22]
 8002d6c:	7dba      	ldrb	r2, [r7, #22]
 8002d6e:	7d7b      	ldrb	r3, [r7, #21]
 8002d70:	429a      	cmp	r2, r3
 8002d72:	d3cd      	bcc.n	8002d10 <HAL_FLASH_Program+0x60>
 8002d74:	e000      	b.n	8002d78 <HAL_FLASH_Program+0xc8>
      {
        break;
 8002d76:	bf00      	nop
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8002d78:	4b03      	ldr	r3, [pc, #12]	; (8002d88 <HAL_FLASH_Program+0xd8>)
 8002d7a:	2200      	movs	r2, #0
 8002d7c:	761a      	strb	r2, [r3, #24]

  return status;
 8002d7e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002d80:	4618      	mov	r0, r3
 8002d82:	371c      	adds	r7, #28
 8002d84:	46bd      	mov	sp, r7
 8002d86:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002d88:	20000210 	.word	0x20000210
 8002d8c:	40022000 	.word	0x40022000

08002d90 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8002d90:	b480      	push	{r7}
 8002d92:	b083      	sub	sp, #12
 8002d94:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8002d96:	2300      	movs	r3, #0
 8002d98:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8002d9a:	4b0d      	ldr	r3, [pc, #52]	; (8002dd0 <HAL_FLASH_Unlock+0x40>)
 8002d9c:	691b      	ldr	r3, [r3, #16]
 8002d9e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d00d      	beq.n	8002dc2 <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8002da6:	4b0a      	ldr	r3, [pc, #40]	; (8002dd0 <HAL_FLASH_Unlock+0x40>)
 8002da8:	4a0a      	ldr	r2, [pc, #40]	; (8002dd4 <HAL_FLASH_Unlock+0x44>)
 8002daa:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8002dac:	4b08      	ldr	r3, [pc, #32]	; (8002dd0 <HAL_FLASH_Unlock+0x40>)
 8002dae:	4a0a      	ldr	r2, [pc, #40]	; (8002dd8 <HAL_FLASH_Unlock+0x48>)
 8002db0:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8002db2:	4b07      	ldr	r3, [pc, #28]	; (8002dd0 <HAL_FLASH_Unlock+0x40>)
 8002db4:	691b      	ldr	r3, [r3, #16]
 8002db6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d001      	beq.n	8002dc2 <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 8002dbe:	2301      	movs	r3, #1
 8002dc0:	71fb      	strb	r3, [r7, #7]
      status = HAL_ERROR;
    }
  }
#endif /* FLASH_BANK2_END */

  return status;
 8002dc2:	79fb      	ldrb	r3, [r7, #7]
}
 8002dc4:	4618      	mov	r0, r3
 8002dc6:	370c      	adds	r7, #12
 8002dc8:	46bd      	mov	sp, r7
 8002dca:	bc80      	pop	{r7}
 8002dcc:	4770      	bx	lr
 8002dce:	bf00      	nop
 8002dd0:	40022000 	.word	0x40022000
 8002dd4:	45670123 	.word	0x45670123
 8002dd8:	cdef89ab 	.word	0xcdef89ab

08002ddc <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8002ddc:	b480      	push	{r7}
 8002dde:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8002de0:	4b05      	ldr	r3, [pc, #20]	; (8002df8 <HAL_FLASH_Lock+0x1c>)
 8002de2:	691b      	ldr	r3, [r3, #16]
 8002de4:	4a04      	ldr	r2, [pc, #16]	; (8002df8 <HAL_FLASH_Lock+0x1c>)
 8002de6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002dea:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  /* Set the LOCK Bit to lock the FLASH BANK2 Registers access */
  SET_BIT(FLASH->CR2, FLASH_CR2_LOCK);

#endif /* FLASH_BANK2_END */
  return HAL_OK;  
 8002dec:	2300      	movs	r3, #0
}
 8002dee:	4618      	mov	r0, r3
 8002df0:	46bd      	mov	sp, r7
 8002df2:	bc80      	pop	{r7}
 8002df4:	4770      	bx	lr
 8002df6:	bf00      	nop
 8002df8:	40022000 	.word	0x40022000

08002dfc <FLASH_Program_HalfWord>:
  * @param  Address specify the address to be programmed.
  * @param  Data    specify the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8002dfc:	b480      	push	{r7}
 8002dfe:	b083      	sub	sp, #12
 8002e00:	af00      	add	r7, sp, #0
 8002e02:	6078      	str	r0, [r7, #4]
 8002e04:	460b      	mov	r3, r1
 8002e06:	807b      	strh	r3, [r7, #2]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002e08:	4b08      	ldr	r3, [pc, #32]	; (8002e2c <FLASH_Program_HalfWord+0x30>)
 8002e0a:	2200      	movs	r2, #0
 8002e0c:	61da      	str	r2, [r3, #28]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8002e0e:	4b08      	ldr	r3, [pc, #32]	; (8002e30 <FLASH_Program_HalfWord+0x34>)
 8002e10:	691b      	ldr	r3, [r3, #16]
 8002e12:	4a07      	ldr	r2, [pc, #28]	; (8002e30 <FLASH_Program_HalfWord+0x34>)
 8002e14:	f043 0301 	orr.w	r3, r3, #1
 8002e18:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR2, FLASH_CR2_PG);
  }
#endif /* FLASH_BANK2_END */

  /* Write data in the address */
  *(__IO uint16_t*)Address = Data;
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	887a      	ldrh	r2, [r7, #2]
 8002e1e:	801a      	strh	r2, [r3, #0]
}
 8002e20:	bf00      	nop
 8002e22:	370c      	adds	r7, #12
 8002e24:	46bd      	mov	sp, r7
 8002e26:	bc80      	pop	{r7}
 8002e28:	4770      	bx	lr
 8002e2a:	bf00      	nop
 8002e2c:	20000210 	.word	0x20000210
 8002e30:	40022000 	.word	0x40022000

08002e34 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout  maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8002e34:	b580      	push	{r7, lr}
 8002e36:	b084      	sub	sp, #16
 8002e38:	af00      	add	r7, sp, #0
 8002e3a:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 8002e3c:	f7ff fdfe 	bl	8002a3c <HAL_GetTick>
 8002e40:	60f8      	str	r0, [r7, #12]
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8002e42:	e010      	b.n	8002e66 <FLASH_WaitForLastOperation+0x32>
  { 
    if (Timeout != HAL_MAX_DELAY)
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e4a:	d00c      	beq.n	8002e66 <FLASH_WaitForLastOperation+0x32>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d007      	beq.n	8002e62 <FLASH_WaitForLastOperation+0x2e>
 8002e52:	f7ff fdf3 	bl	8002a3c <HAL_GetTick>
 8002e56:	4602      	mov	r2, r0
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	1ad3      	subs	r3, r2, r3
 8002e5c:	687a      	ldr	r2, [r7, #4]
 8002e5e:	429a      	cmp	r2, r3
 8002e60:	d201      	bcs.n	8002e66 <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 8002e62:	2303      	movs	r3, #3
 8002e64:	e025      	b.n	8002eb2 <FLASH_WaitForLastOperation+0x7e>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8002e66:	4b15      	ldr	r3, [pc, #84]	; (8002ebc <FLASH_WaitForLastOperation+0x88>)
 8002e68:	68db      	ldr	r3, [r3, #12]
 8002e6a:	f003 0301 	and.w	r3, r3, #1
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d1e8      	bne.n	8002e44 <FLASH_WaitForLastOperation+0x10>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8002e72:	4b12      	ldr	r3, [pc, #72]	; (8002ebc <FLASH_WaitForLastOperation+0x88>)
 8002e74:	68db      	ldr	r3, [r3, #12]
 8002e76:	f003 0320 	and.w	r3, r3, #32
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d002      	beq.n	8002e84 <FLASH_WaitForLastOperation+0x50>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8002e7e:	4b0f      	ldr	r3, [pc, #60]	; (8002ebc <FLASH_WaitForLastOperation+0x88>)
 8002e80:	2220      	movs	r2, #32
 8002e82:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8002e84:	4b0d      	ldr	r3, [pc, #52]	; (8002ebc <FLASH_WaitForLastOperation+0x88>)
 8002e86:	68db      	ldr	r3, [r3, #12]
 8002e88:	f003 0310 	and.w	r3, r3, #16
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d10b      	bne.n	8002ea8 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8002e90:	4b0a      	ldr	r3, [pc, #40]	; (8002ebc <FLASH_WaitForLastOperation+0x88>)
 8002e92:	69db      	ldr	r3, [r3, #28]
 8002e94:	f003 0301 	and.w	r3, r3, #1
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d105      	bne.n	8002ea8 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8002e9c:	4b07      	ldr	r3, [pc, #28]	; (8002ebc <FLASH_WaitForLastOperation+0x88>)
 8002e9e:	68db      	ldr	r3, [r3, #12]
 8002ea0:	f003 0304 	and.w	r3, r3, #4
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d003      	beq.n	8002eb0 <FLASH_WaitForLastOperation+0x7c>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8002ea8:	f000 f80a 	bl	8002ec0 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8002eac:	2301      	movs	r3, #1
 8002eae:	e000      	b.n	8002eb2 <FLASH_WaitForLastOperation+0x7e>
  }

  /* There is no error flag set */
  return HAL_OK;
 8002eb0:	2300      	movs	r3, #0
}
 8002eb2:	4618      	mov	r0, r3
 8002eb4:	3710      	adds	r7, #16
 8002eb6:	46bd      	mov	sp, r7
 8002eb8:	bd80      	pop	{r7, pc}
 8002eba:	bf00      	nop
 8002ebc:	40022000 	.word	0x40022000

08002ec0 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8002ec0:	b480      	push	{r7}
 8002ec2:	b083      	sub	sp, #12
 8002ec4:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 8002ec6:	2300      	movs	r3, #0
 8002ec8:	607b      	str	r3, [r7, #4]
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8002eca:	4b23      	ldr	r3, [pc, #140]	; (8002f58 <FLASH_SetErrorCode+0x98>)
 8002ecc:	68db      	ldr	r3, [r3, #12]
 8002ece:	f003 0310 	and.w	r3, r3, #16
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d009      	beq.n	8002eea <FLASH_SetErrorCode+0x2a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8002ed6:	4b21      	ldr	r3, [pc, #132]	; (8002f5c <FLASH_SetErrorCode+0x9c>)
 8002ed8:	69db      	ldr	r3, [r3, #28]
 8002eda:	f043 0302 	orr.w	r3, r3, #2
 8002ede:	4a1f      	ldr	r2, [pc, #124]	; (8002f5c <FLASH_SetErrorCode+0x9c>)
 8002ee0:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
#else
    flags |= FLASH_FLAG_WRPERR;
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	f043 0310 	orr.w	r3, r3, #16
 8002ee8:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8002eea:	4b1b      	ldr	r3, [pc, #108]	; (8002f58 <FLASH_SetErrorCode+0x98>)
 8002eec:	68db      	ldr	r3, [r3, #12]
 8002eee:	f003 0304 	and.w	r3, r3, #4
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d009      	beq.n	8002f0a <FLASH_SetErrorCode+0x4a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8002ef6:	4b19      	ldr	r3, [pc, #100]	; (8002f5c <FLASH_SetErrorCode+0x9c>)
 8002ef8:	69db      	ldr	r3, [r3, #28]
 8002efa:	f043 0301 	orr.w	r3, r3, #1
 8002efe:	4a17      	ldr	r2, [pc, #92]	; (8002f5c <FLASH_SetErrorCode+0x9c>)
 8002f00:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
#else
    flags |= FLASH_FLAG_PGERR;
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	f043 0304 	orr.w	r3, r3, #4
 8002f08:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 8002f0a:	4b13      	ldr	r3, [pc, #76]	; (8002f58 <FLASH_SetErrorCode+0x98>)
 8002f0c:	69db      	ldr	r3, [r3, #28]
 8002f0e:	f003 0301 	and.w	r3, r3, #1
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d00b      	beq.n	8002f2e <FLASH_SetErrorCode+0x6e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 8002f16:	4b11      	ldr	r3, [pc, #68]	; (8002f5c <FLASH_SetErrorCode+0x9c>)
 8002f18:	69db      	ldr	r3, [r3, #28]
 8002f1a:	f043 0304 	orr.w	r3, r3, #4
 8002f1e:	4a0f      	ldr	r2, [pc, #60]	; (8002f5c <FLASH_SetErrorCode+0x9c>)
 8002f20:	61d3      	str	r3, [r2, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 8002f22:	4b0d      	ldr	r3, [pc, #52]	; (8002f58 <FLASH_SetErrorCode+0x98>)
 8002f24:	69db      	ldr	r3, [r3, #28]
 8002f26:	4a0c      	ldr	r2, [pc, #48]	; (8002f58 <FLASH_SetErrorCode+0x98>)
 8002f28:	f023 0301 	bic.w	r3, r3, #1
 8002f2c:	61d3      	str	r3, [r2, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	f240 1201 	movw	r2, #257	; 0x101
 8002f34:	4293      	cmp	r3, r2
 8002f36:	d106      	bne.n	8002f46 <FLASH_SetErrorCode+0x86>
 8002f38:	4b07      	ldr	r3, [pc, #28]	; (8002f58 <FLASH_SetErrorCode+0x98>)
 8002f3a:	69db      	ldr	r3, [r3, #28]
 8002f3c:	4a06      	ldr	r2, [pc, #24]	; (8002f58 <FLASH_SetErrorCode+0x98>)
 8002f3e:	f023 0301 	bic.w	r3, r3, #1
 8002f42:	61d3      	str	r3, [r2, #28]
}  
 8002f44:	e002      	b.n	8002f4c <FLASH_SetErrorCode+0x8c>
  __HAL_FLASH_CLEAR_FLAG(flags);
 8002f46:	4a04      	ldr	r2, [pc, #16]	; (8002f58 <FLASH_SetErrorCode+0x98>)
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	60d3      	str	r3, [r2, #12]
}  
 8002f4c:	bf00      	nop
 8002f4e:	370c      	adds	r7, #12
 8002f50:	46bd      	mov	sp, r7
 8002f52:	bc80      	pop	{r7}
 8002f54:	4770      	bx	lr
 8002f56:	bf00      	nop
 8002f58:	40022000 	.word	0x40022000
 8002f5c:	20000210 	.word	0x20000210

08002f60 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the pages have been correctly erased)
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8002f60:	b580      	push	{r7, lr}
 8002f62:	b084      	sub	sp, #16
 8002f64:	af00      	add	r7, sp, #0
 8002f66:	6078      	str	r0, [r7, #4]
 8002f68:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8002f6a:	2301      	movs	r3, #1
 8002f6c:	73fb      	strb	r3, [r7, #15]
  uint32_t address = 0U;
 8002f6e:	2300      	movs	r3, #0
 8002f70:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8002f72:	4b2f      	ldr	r3, [pc, #188]	; (8003030 <HAL_FLASHEx_Erase+0xd0>)
 8002f74:	7e1b      	ldrb	r3, [r3, #24]
 8002f76:	2b01      	cmp	r3, #1
 8002f78:	d101      	bne.n	8002f7e <HAL_FLASHEx_Erase+0x1e>
 8002f7a:	2302      	movs	r3, #2
 8002f7c:	e053      	b.n	8003026 <HAL_FLASHEx_Erase+0xc6>
 8002f7e:	4b2c      	ldr	r3, [pc, #176]	; (8003030 <HAL_FLASHEx_Erase+0xd0>)
 8002f80:	2201      	movs	r2, #1
 8002f82:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	2b02      	cmp	r3, #2
 8002f8a:	d116      	bne.n	8002fba <HAL_FLASHEx_Erase+0x5a>
    else 
#endif /* FLASH_BANK2_END */
    {
      /* Mass Erase requested for Bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8002f8c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002f90:	f7ff ff50 	bl	8002e34 <FLASH_WaitForLastOperation>
 8002f94:	4603      	mov	r3, r0
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d141      	bne.n	800301e <HAL_FLASHEx_Erase+0xbe>
      {
        /*Mass erase to be done*/
        FLASH_MassErase(FLASH_BANK_1);
 8002f9a:	2001      	movs	r0, #1
 8002f9c:	f000 f84c 	bl	8003038 <FLASH_MassErase>
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002fa0:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002fa4:	f7ff ff46 	bl	8002e34 <FLASH_WaitForLastOperation>
 8002fa8:	4603      	mov	r3, r0
 8002faa:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the MER Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 8002fac:	4b21      	ldr	r3, [pc, #132]	; (8003034 <HAL_FLASHEx_Erase+0xd4>)
 8002fae:	691b      	ldr	r3, [r3, #16]
 8002fb0:	4a20      	ldr	r2, [pc, #128]	; (8003034 <HAL_FLASHEx_Erase+0xd4>)
 8002fb2:	f023 0304 	bic.w	r3, r3, #4
 8002fb6:	6113      	str	r3, [r2, #16]
 8002fb8:	e031      	b.n	800301e <HAL_FLASHEx_Erase+0xbe>
    else
#endif /* FLASH_BANK2_END */
   {
      /* Page Erase requested on address located on bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8002fba:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002fbe:	f7ff ff39 	bl	8002e34 <FLASH_WaitForLastOperation>
 8002fc2:	4603      	mov	r3, r0
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d12a      	bne.n	800301e <HAL_FLASHEx_Erase+0xbe>
      {
        /*Initialization of PageError variable*/
        *PageError = 0xFFFFFFFFU;
 8002fc8:	683b      	ldr	r3, [r7, #0]
 8002fca:	f04f 32ff 	mov.w	r2, #4294967295
 8002fce:	601a      	str	r2, [r3, #0]
        
        /* Erase page by page to be done*/
        for(address = pEraseInit->PageAddress;
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	689b      	ldr	r3, [r3, #8]
 8002fd4:	60bb      	str	r3, [r7, #8]
 8002fd6:	e019      	b.n	800300c <HAL_FLASHEx_Erase+0xac>
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
            address += FLASH_PAGE_SIZE)
        {
          FLASH_PageErase(address);
 8002fd8:	68b8      	ldr	r0, [r7, #8]
 8002fda:	f000 f849 	bl	8003070 <FLASH_PageErase>
          
          /* Wait for last operation to be completed */
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002fde:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002fe2:	f7ff ff27 	bl	8002e34 <FLASH_WaitForLastOperation>
 8002fe6:	4603      	mov	r3, r0
 8002fe8:	73fb      	strb	r3, [r7, #15]
          
          /* If the erase operation is completed, disable the PER Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 8002fea:	4b12      	ldr	r3, [pc, #72]	; (8003034 <HAL_FLASHEx_Erase+0xd4>)
 8002fec:	691b      	ldr	r3, [r3, #16]
 8002fee:	4a11      	ldr	r2, [pc, #68]	; (8003034 <HAL_FLASHEx_Erase+0xd4>)
 8002ff0:	f023 0302 	bic.w	r3, r3, #2
 8002ff4:	6113      	str	r3, [r2, #16]
          
          if (status != HAL_OK)
 8002ff6:	7bfb      	ldrb	r3, [r7, #15]
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d003      	beq.n	8003004 <HAL_FLASHEx_Erase+0xa4>
          {
            /* In case of error, stop erase procedure and return the faulty address */
            *PageError = address;
 8002ffc:	683b      	ldr	r3, [r7, #0]
 8002ffe:	68ba      	ldr	r2, [r7, #8]
 8003000:	601a      	str	r2, [r3, #0]
            break;
 8003002:	e00c      	b.n	800301e <HAL_FLASHEx_Erase+0xbe>
            address += FLASH_PAGE_SIZE)
 8003004:	68bb      	ldr	r3, [r7, #8]
 8003006:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800300a:	60bb      	str	r3, [r7, #8]
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	68db      	ldr	r3, [r3, #12]
 8003010:	029a      	lsls	r2, r3, #10
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	689b      	ldr	r3, [r3, #8]
 8003016:	4413      	add	r3, r2
        for(address = pEraseInit->PageAddress;
 8003018:	68ba      	ldr	r2, [r7, #8]
 800301a:	429a      	cmp	r2, r3
 800301c:	d3dc      	bcc.n	8002fd8 <HAL_FLASHEx_Erase+0x78>
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800301e:	4b04      	ldr	r3, [pc, #16]	; (8003030 <HAL_FLASHEx_Erase+0xd0>)
 8003020:	2200      	movs	r2, #0
 8003022:	761a      	strb	r2, [r3, #24]

  return status;
 8003024:	7bfb      	ldrb	r3, [r7, #15]
}
 8003026:	4618      	mov	r0, r3
 8003028:	3710      	adds	r7, #16
 800302a:	46bd      	mov	sp, r7
 800302c:	bd80      	pop	{r7, pc}
 800302e:	bf00      	nop
 8003030:	20000210 	.word	0x20000210
 8003034:	40022000 	.word	0x40022000

08003038 <FLASH_MassErase>:
  @endif
  *
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 8003038:	b480      	push	{r7}
 800303a:	b083      	sub	sp, #12
 800303c:	af00      	add	r7, sp, #0
 800303e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8003040:	4b09      	ldr	r3, [pc, #36]	; (8003068 <FLASH_MassErase+0x30>)
 8003042:	2200      	movs	r2, #0
 8003044:	61da      	str	r2, [r3, #28]
#if !defined(FLASH_BANK2_END)
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_BANK2_END */  
    /* Only bank1 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 8003046:	4b09      	ldr	r3, [pc, #36]	; (800306c <FLASH_MassErase+0x34>)
 8003048:	691b      	ldr	r3, [r3, #16]
 800304a:	4a08      	ldr	r2, [pc, #32]	; (800306c <FLASH_MassErase+0x34>)
 800304c:	f043 0304 	orr.w	r3, r3, #4
 8003050:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8003052:	4b06      	ldr	r3, [pc, #24]	; (800306c <FLASH_MassErase+0x34>)
 8003054:	691b      	ldr	r3, [r3, #16]
 8003056:	4a05      	ldr	r2, [pc, #20]	; (800306c <FLASH_MassErase+0x34>)
 8003058:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800305c:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 800305e:	bf00      	nop
 8003060:	370c      	adds	r7, #12
 8003062:	46bd      	mov	sp, r7
 8003064:	bc80      	pop	{r7}
 8003066:	4770      	bx	lr
 8003068:	20000210 	.word	0x20000210
 800306c:	40022000 	.word	0x40022000

08003070 <FLASH_PageErase>:
  *         The value of this parameter depend on device used within the same series      
  * 
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
 8003070:	b480      	push	{r7}
 8003072:	b083      	sub	sp, #12
 8003074:	af00      	add	r7, sp, #0
 8003076:	6078      	str	r0, [r7, #4]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8003078:	4b0b      	ldr	r3, [pc, #44]	; (80030a8 <FLASH_PageErase+0x38>)
 800307a:	2200      	movs	r2, #0
 800307c:	61da      	str	r2, [r3, #28]
  }
  else
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 800307e:	4b0b      	ldr	r3, [pc, #44]	; (80030ac <FLASH_PageErase+0x3c>)
 8003080:	691b      	ldr	r3, [r3, #16]
 8003082:	4a0a      	ldr	r2, [pc, #40]	; (80030ac <FLASH_PageErase+0x3c>)
 8003084:	f043 0302 	orr.w	r3, r3, #2
 8003088:	6113      	str	r3, [r2, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 800308a:	4a08      	ldr	r2, [pc, #32]	; (80030ac <FLASH_PageErase+0x3c>)
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8003090:	4b06      	ldr	r3, [pc, #24]	; (80030ac <FLASH_PageErase+0x3c>)
 8003092:	691b      	ldr	r3, [r3, #16]
 8003094:	4a05      	ldr	r2, [pc, #20]	; (80030ac <FLASH_PageErase+0x3c>)
 8003096:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800309a:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 800309c:	bf00      	nop
 800309e:	370c      	adds	r7, #12
 80030a0:	46bd      	mov	sp, r7
 80030a2:	bc80      	pop	{r7}
 80030a4:	4770      	bx	lr
 80030a6:	bf00      	nop
 80030a8:	20000210 	.word	0x20000210
 80030ac:	40022000 	.word	0x40022000

080030b0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80030b0:	b480      	push	{r7}
 80030b2:	b08b      	sub	sp, #44	; 0x2c
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	6078      	str	r0, [r7, #4]
 80030b8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80030ba:	2300      	movs	r3, #0
 80030bc:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80030be:	2300      	movs	r3, #0
 80030c0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80030c2:	e127      	b.n	8003314 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80030c4:	2201      	movs	r2, #1
 80030c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030c8:	fa02 f303 	lsl.w	r3, r2, r3
 80030cc:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80030ce:	683b      	ldr	r3, [r7, #0]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	69fa      	ldr	r2, [r7, #28]
 80030d4:	4013      	ands	r3, r2
 80030d6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80030d8:	69ba      	ldr	r2, [r7, #24]
 80030da:	69fb      	ldr	r3, [r7, #28]
 80030dc:	429a      	cmp	r2, r3
 80030de:	f040 8116 	bne.w	800330e <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80030e2:	683b      	ldr	r3, [r7, #0]
 80030e4:	685b      	ldr	r3, [r3, #4]
 80030e6:	2b12      	cmp	r3, #18
 80030e8:	d034      	beq.n	8003154 <HAL_GPIO_Init+0xa4>
 80030ea:	2b12      	cmp	r3, #18
 80030ec:	d80d      	bhi.n	800310a <HAL_GPIO_Init+0x5a>
 80030ee:	2b02      	cmp	r3, #2
 80030f0:	d02b      	beq.n	800314a <HAL_GPIO_Init+0x9a>
 80030f2:	2b02      	cmp	r3, #2
 80030f4:	d804      	bhi.n	8003100 <HAL_GPIO_Init+0x50>
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d031      	beq.n	800315e <HAL_GPIO_Init+0xae>
 80030fa:	2b01      	cmp	r3, #1
 80030fc:	d01c      	beq.n	8003138 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80030fe:	e048      	b.n	8003192 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8003100:	2b03      	cmp	r3, #3
 8003102:	d043      	beq.n	800318c <HAL_GPIO_Init+0xdc>
 8003104:	2b11      	cmp	r3, #17
 8003106:	d01b      	beq.n	8003140 <HAL_GPIO_Init+0x90>
          break;
 8003108:	e043      	b.n	8003192 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 800310a:	4a89      	ldr	r2, [pc, #548]	; (8003330 <HAL_GPIO_Init+0x280>)
 800310c:	4293      	cmp	r3, r2
 800310e:	d026      	beq.n	800315e <HAL_GPIO_Init+0xae>
 8003110:	4a87      	ldr	r2, [pc, #540]	; (8003330 <HAL_GPIO_Init+0x280>)
 8003112:	4293      	cmp	r3, r2
 8003114:	d806      	bhi.n	8003124 <HAL_GPIO_Init+0x74>
 8003116:	4a87      	ldr	r2, [pc, #540]	; (8003334 <HAL_GPIO_Init+0x284>)
 8003118:	4293      	cmp	r3, r2
 800311a:	d020      	beq.n	800315e <HAL_GPIO_Init+0xae>
 800311c:	4a86      	ldr	r2, [pc, #536]	; (8003338 <HAL_GPIO_Init+0x288>)
 800311e:	4293      	cmp	r3, r2
 8003120:	d01d      	beq.n	800315e <HAL_GPIO_Init+0xae>
          break;
 8003122:	e036      	b.n	8003192 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8003124:	4a85      	ldr	r2, [pc, #532]	; (800333c <HAL_GPIO_Init+0x28c>)
 8003126:	4293      	cmp	r3, r2
 8003128:	d019      	beq.n	800315e <HAL_GPIO_Init+0xae>
 800312a:	4a85      	ldr	r2, [pc, #532]	; (8003340 <HAL_GPIO_Init+0x290>)
 800312c:	4293      	cmp	r3, r2
 800312e:	d016      	beq.n	800315e <HAL_GPIO_Init+0xae>
 8003130:	4a84      	ldr	r2, [pc, #528]	; (8003344 <HAL_GPIO_Init+0x294>)
 8003132:	4293      	cmp	r3, r2
 8003134:	d013      	beq.n	800315e <HAL_GPIO_Init+0xae>
          break;
 8003136:	e02c      	b.n	8003192 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003138:	683b      	ldr	r3, [r7, #0]
 800313a:	68db      	ldr	r3, [r3, #12]
 800313c:	623b      	str	r3, [r7, #32]
          break;
 800313e:	e028      	b.n	8003192 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003140:	683b      	ldr	r3, [r7, #0]
 8003142:	68db      	ldr	r3, [r3, #12]
 8003144:	3304      	adds	r3, #4
 8003146:	623b      	str	r3, [r7, #32]
          break;
 8003148:	e023      	b.n	8003192 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800314a:	683b      	ldr	r3, [r7, #0]
 800314c:	68db      	ldr	r3, [r3, #12]
 800314e:	3308      	adds	r3, #8
 8003150:	623b      	str	r3, [r7, #32]
          break;
 8003152:	e01e      	b.n	8003192 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003154:	683b      	ldr	r3, [r7, #0]
 8003156:	68db      	ldr	r3, [r3, #12]
 8003158:	330c      	adds	r3, #12
 800315a:	623b      	str	r3, [r7, #32]
          break;
 800315c:	e019      	b.n	8003192 <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800315e:	683b      	ldr	r3, [r7, #0]
 8003160:	689b      	ldr	r3, [r3, #8]
 8003162:	2b00      	cmp	r3, #0
 8003164:	d102      	bne.n	800316c <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003166:	2304      	movs	r3, #4
 8003168:	623b      	str	r3, [r7, #32]
          break;
 800316a:	e012      	b.n	8003192 <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800316c:	683b      	ldr	r3, [r7, #0]
 800316e:	689b      	ldr	r3, [r3, #8]
 8003170:	2b01      	cmp	r3, #1
 8003172:	d105      	bne.n	8003180 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003174:	2308      	movs	r3, #8
 8003176:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	69fa      	ldr	r2, [r7, #28]
 800317c:	611a      	str	r2, [r3, #16]
          break;
 800317e:	e008      	b.n	8003192 <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003180:	2308      	movs	r3, #8
 8003182:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	69fa      	ldr	r2, [r7, #28]
 8003188:	615a      	str	r2, [r3, #20]
          break;
 800318a:	e002      	b.n	8003192 <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800318c:	2300      	movs	r3, #0
 800318e:	623b      	str	r3, [r7, #32]
          break;
 8003190:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003192:	69bb      	ldr	r3, [r7, #24]
 8003194:	2bff      	cmp	r3, #255	; 0xff
 8003196:	d801      	bhi.n	800319c <HAL_GPIO_Init+0xec>
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	e001      	b.n	80031a0 <HAL_GPIO_Init+0xf0>
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	3304      	adds	r3, #4
 80031a0:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80031a2:	69bb      	ldr	r3, [r7, #24]
 80031a4:	2bff      	cmp	r3, #255	; 0xff
 80031a6:	d802      	bhi.n	80031ae <HAL_GPIO_Init+0xfe>
 80031a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031aa:	009b      	lsls	r3, r3, #2
 80031ac:	e002      	b.n	80031b4 <HAL_GPIO_Init+0x104>
 80031ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031b0:	3b08      	subs	r3, #8
 80031b2:	009b      	lsls	r3, r3, #2
 80031b4:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80031b6:	697b      	ldr	r3, [r7, #20]
 80031b8:	681a      	ldr	r2, [r3, #0]
 80031ba:	210f      	movs	r1, #15
 80031bc:	693b      	ldr	r3, [r7, #16]
 80031be:	fa01 f303 	lsl.w	r3, r1, r3
 80031c2:	43db      	mvns	r3, r3
 80031c4:	401a      	ands	r2, r3
 80031c6:	6a39      	ldr	r1, [r7, #32]
 80031c8:	693b      	ldr	r3, [r7, #16]
 80031ca:	fa01 f303 	lsl.w	r3, r1, r3
 80031ce:	431a      	orrs	r2, r3
 80031d0:	697b      	ldr	r3, [r7, #20]
 80031d2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80031d4:	683b      	ldr	r3, [r7, #0]
 80031d6:	685b      	ldr	r3, [r3, #4]
 80031d8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80031dc:	2b00      	cmp	r3, #0
 80031de:	f000 8096 	beq.w	800330e <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80031e2:	4b59      	ldr	r3, [pc, #356]	; (8003348 <HAL_GPIO_Init+0x298>)
 80031e4:	699b      	ldr	r3, [r3, #24]
 80031e6:	4a58      	ldr	r2, [pc, #352]	; (8003348 <HAL_GPIO_Init+0x298>)
 80031e8:	f043 0301 	orr.w	r3, r3, #1
 80031ec:	6193      	str	r3, [r2, #24]
 80031ee:	4b56      	ldr	r3, [pc, #344]	; (8003348 <HAL_GPIO_Init+0x298>)
 80031f0:	699b      	ldr	r3, [r3, #24]
 80031f2:	f003 0301 	and.w	r3, r3, #1
 80031f6:	60bb      	str	r3, [r7, #8]
 80031f8:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80031fa:	4a54      	ldr	r2, [pc, #336]	; (800334c <HAL_GPIO_Init+0x29c>)
 80031fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031fe:	089b      	lsrs	r3, r3, #2
 8003200:	3302      	adds	r3, #2
 8003202:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003206:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003208:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800320a:	f003 0303 	and.w	r3, r3, #3
 800320e:	009b      	lsls	r3, r3, #2
 8003210:	220f      	movs	r2, #15
 8003212:	fa02 f303 	lsl.w	r3, r2, r3
 8003216:	43db      	mvns	r3, r3
 8003218:	68fa      	ldr	r2, [r7, #12]
 800321a:	4013      	ands	r3, r2
 800321c:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	4a4b      	ldr	r2, [pc, #300]	; (8003350 <HAL_GPIO_Init+0x2a0>)
 8003222:	4293      	cmp	r3, r2
 8003224:	d013      	beq.n	800324e <HAL_GPIO_Init+0x19e>
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	4a4a      	ldr	r2, [pc, #296]	; (8003354 <HAL_GPIO_Init+0x2a4>)
 800322a:	4293      	cmp	r3, r2
 800322c:	d00d      	beq.n	800324a <HAL_GPIO_Init+0x19a>
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	4a49      	ldr	r2, [pc, #292]	; (8003358 <HAL_GPIO_Init+0x2a8>)
 8003232:	4293      	cmp	r3, r2
 8003234:	d007      	beq.n	8003246 <HAL_GPIO_Init+0x196>
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	4a48      	ldr	r2, [pc, #288]	; (800335c <HAL_GPIO_Init+0x2ac>)
 800323a:	4293      	cmp	r3, r2
 800323c:	d101      	bne.n	8003242 <HAL_GPIO_Init+0x192>
 800323e:	2303      	movs	r3, #3
 8003240:	e006      	b.n	8003250 <HAL_GPIO_Init+0x1a0>
 8003242:	2304      	movs	r3, #4
 8003244:	e004      	b.n	8003250 <HAL_GPIO_Init+0x1a0>
 8003246:	2302      	movs	r3, #2
 8003248:	e002      	b.n	8003250 <HAL_GPIO_Init+0x1a0>
 800324a:	2301      	movs	r3, #1
 800324c:	e000      	b.n	8003250 <HAL_GPIO_Init+0x1a0>
 800324e:	2300      	movs	r3, #0
 8003250:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003252:	f002 0203 	and.w	r2, r2, #3
 8003256:	0092      	lsls	r2, r2, #2
 8003258:	4093      	lsls	r3, r2
 800325a:	68fa      	ldr	r2, [r7, #12]
 800325c:	4313      	orrs	r3, r2
 800325e:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003260:	493a      	ldr	r1, [pc, #232]	; (800334c <HAL_GPIO_Init+0x29c>)
 8003262:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003264:	089b      	lsrs	r3, r3, #2
 8003266:	3302      	adds	r3, #2
 8003268:	68fa      	ldr	r2, [r7, #12]
 800326a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800326e:	683b      	ldr	r3, [r7, #0]
 8003270:	685b      	ldr	r3, [r3, #4]
 8003272:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003276:	2b00      	cmp	r3, #0
 8003278:	d006      	beq.n	8003288 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800327a:	4b39      	ldr	r3, [pc, #228]	; (8003360 <HAL_GPIO_Init+0x2b0>)
 800327c:	681a      	ldr	r2, [r3, #0]
 800327e:	4938      	ldr	r1, [pc, #224]	; (8003360 <HAL_GPIO_Init+0x2b0>)
 8003280:	69bb      	ldr	r3, [r7, #24]
 8003282:	4313      	orrs	r3, r2
 8003284:	600b      	str	r3, [r1, #0]
 8003286:	e006      	b.n	8003296 <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003288:	4b35      	ldr	r3, [pc, #212]	; (8003360 <HAL_GPIO_Init+0x2b0>)
 800328a:	681a      	ldr	r2, [r3, #0]
 800328c:	69bb      	ldr	r3, [r7, #24]
 800328e:	43db      	mvns	r3, r3
 8003290:	4933      	ldr	r1, [pc, #204]	; (8003360 <HAL_GPIO_Init+0x2b0>)
 8003292:	4013      	ands	r3, r2
 8003294:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003296:	683b      	ldr	r3, [r7, #0]
 8003298:	685b      	ldr	r3, [r3, #4]
 800329a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d006      	beq.n	80032b0 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80032a2:	4b2f      	ldr	r3, [pc, #188]	; (8003360 <HAL_GPIO_Init+0x2b0>)
 80032a4:	685a      	ldr	r2, [r3, #4]
 80032a6:	492e      	ldr	r1, [pc, #184]	; (8003360 <HAL_GPIO_Init+0x2b0>)
 80032a8:	69bb      	ldr	r3, [r7, #24]
 80032aa:	4313      	orrs	r3, r2
 80032ac:	604b      	str	r3, [r1, #4]
 80032ae:	e006      	b.n	80032be <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80032b0:	4b2b      	ldr	r3, [pc, #172]	; (8003360 <HAL_GPIO_Init+0x2b0>)
 80032b2:	685a      	ldr	r2, [r3, #4]
 80032b4:	69bb      	ldr	r3, [r7, #24]
 80032b6:	43db      	mvns	r3, r3
 80032b8:	4929      	ldr	r1, [pc, #164]	; (8003360 <HAL_GPIO_Init+0x2b0>)
 80032ba:	4013      	ands	r3, r2
 80032bc:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80032be:	683b      	ldr	r3, [r7, #0]
 80032c0:	685b      	ldr	r3, [r3, #4]
 80032c2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d006      	beq.n	80032d8 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80032ca:	4b25      	ldr	r3, [pc, #148]	; (8003360 <HAL_GPIO_Init+0x2b0>)
 80032cc:	689a      	ldr	r2, [r3, #8]
 80032ce:	4924      	ldr	r1, [pc, #144]	; (8003360 <HAL_GPIO_Init+0x2b0>)
 80032d0:	69bb      	ldr	r3, [r7, #24]
 80032d2:	4313      	orrs	r3, r2
 80032d4:	608b      	str	r3, [r1, #8]
 80032d6:	e006      	b.n	80032e6 <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80032d8:	4b21      	ldr	r3, [pc, #132]	; (8003360 <HAL_GPIO_Init+0x2b0>)
 80032da:	689a      	ldr	r2, [r3, #8]
 80032dc:	69bb      	ldr	r3, [r7, #24]
 80032de:	43db      	mvns	r3, r3
 80032e0:	491f      	ldr	r1, [pc, #124]	; (8003360 <HAL_GPIO_Init+0x2b0>)
 80032e2:	4013      	ands	r3, r2
 80032e4:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80032e6:	683b      	ldr	r3, [r7, #0]
 80032e8:	685b      	ldr	r3, [r3, #4]
 80032ea:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d006      	beq.n	8003300 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80032f2:	4b1b      	ldr	r3, [pc, #108]	; (8003360 <HAL_GPIO_Init+0x2b0>)
 80032f4:	68da      	ldr	r2, [r3, #12]
 80032f6:	491a      	ldr	r1, [pc, #104]	; (8003360 <HAL_GPIO_Init+0x2b0>)
 80032f8:	69bb      	ldr	r3, [r7, #24]
 80032fa:	4313      	orrs	r3, r2
 80032fc:	60cb      	str	r3, [r1, #12]
 80032fe:	e006      	b.n	800330e <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003300:	4b17      	ldr	r3, [pc, #92]	; (8003360 <HAL_GPIO_Init+0x2b0>)
 8003302:	68da      	ldr	r2, [r3, #12]
 8003304:	69bb      	ldr	r3, [r7, #24]
 8003306:	43db      	mvns	r3, r3
 8003308:	4915      	ldr	r1, [pc, #84]	; (8003360 <HAL_GPIO_Init+0x2b0>)
 800330a:	4013      	ands	r3, r2
 800330c:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 800330e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003310:	3301      	adds	r3, #1
 8003312:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003314:	683b      	ldr	r3, [r7, #0]
 8003316:	681a      	ldr	r2, [r3, #0]
 8003318:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800331a:	fa22 f303 	lsr.w	r3, r2, r3
 800331e:	2b00      	cmp	r3, #0
 8003320:	f47f aed0 	bne.w	80030c4 <HAL_GPIO_Init+0x14>
  }
}
 8003324:	bf00      	nop
 8003326:	372c      	adds	r7, #44	; 0x2c
 8003328:	46bd      	mov	sp, r7
 800332a:	bc80      	pop	{r7}
 800332c:	4770      	bx	lr
 800332e:	bf00      	nop
 8003330:	10210000 	.word	0x10210000
 8003334:	10110000 	.word	0x10110000
 8003338:	10120000 	.word	0x10120000
 800333c:	10310000 	.word	0x10310000
 8003340:	10320000 	.word	0x10320000
 8003344:	10220000 	.word	0x10220000
 8003348:	40021000 	.word	0x40021000
 800334c:	40010000 	.word	0x40010000
 8003350:	40010800 	.word	0x40010800
 8003354:	40010c00 	.word	0x40010c00
 8003358:	40011000 	.word	0x40011000
 800335c:	40011400 	.word	0x40011400
 8003360:	40010400 	.word	0x40010400

08003364 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003364:	b480      	push	{r7}
 8003366:	b085      	sub	sp, #20
 8003368:	af00      	add	r7, sp, #0
 800336a:	6078      	str	r0, [r7, #4]
 800336c:	460b      	mov	r3, r1
 800336e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	689a      	ldr	r2, [r3, #8]
 8003374:	887b      	ldrh	r3, [r7, #2]
 8003376:	4013      	ands	r3, r2
 8003378:	2b00      	cmp	r3, #0
 800337a:	d002      	beq.n	8003382 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800337c:	2301      	movs	r3, #1
 800337e:	73fb      	strb	r3, [r7, #15]
 8003380:	e001      	b.n	8003386 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003382:	2300      	movs	r3, #0
 8003384:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003386:	7bfb      	ldrb	r3, [r7, #15]
}
 8003388:	4618      	mov	r0, r3
 800338a:	3714      	adds	r7, #20
 800338c:	46bd      	mov	sp, r7
 800338e:	bc80      	pop	{r7}
 8003390:	4770      	bx	lr

08003392 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003392:	b480      	push	{r7}
 8003394:	b083      	sub	sp, #12
 8003396:	af00      	add	r7, sp, #0
 8003398:	6078      	str	r0, [r7, #4]
 800339a:	460b      	mov	r3, r1
 800339c:	807b      	strh	r3, [r7, #2]
 800339e:	4613      	mov	r3, r2
 80033a0:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80033a2:	787b      	ldrb	r3, [r7, #1]
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d003      	beq.n	80033b0 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80033a8:	887a      	ldrh	r2, [r7, #2]
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80033ae:	e003      	b.n	80033b8 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80033b0:	887b      	ldrh	r3, [r7, #2]
 80033b2:	041a      	lsls	r2, r3, #16
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	611a      	str	r2, [r3, #16]
}
 80033b8:	bf00      	nop
 80033ba:	370c      	adds	r7, #12
 80033bc:	46bd      	mov	sp, r7
 80033be:	bc80      	pop	{r7}
 80033c0:	4770      	bx	lr
	...

080033c4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80033c4:	b580      	push	{r7, lr}
 80033c6:	b086      	sub	sp, #24
 80033c8:	af00      	add	r7, sp, #0
 80033ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d101      	bne.n	80033d6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80033d2:	2301      	movs	r3, #1
 80033d4:	e26c      	b.n	80038b0 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	f003 0301 	and.w	r3, r3, #1
 80033de:	2b00      	cmp	r3, #0
 80033e0:	f000 8087 	beq.w	80034f2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80033e4:	4b92      	ldr	r3, [pc, #584]	; (8003630 <HAL_RCC_OscConfig+0x26c>)
 80033e6:	685b      	ldr	r3, [r3, #4]
 80033e8:	f003 030c 	and.w	r3, r3, #12
 80033ec:	2b04      	cmp	r3, #4
 80033ee:	d00c      	beq.n	800340a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80033f0:	4b8f      	ldr	r3, [pc, #572]	; (8003630 <HAL_RCC_OscConfig+0x26c>)
 80033f2:	685b      	ldr	r3, [r3, #4]
 80033f4:	f003 030c 	and.w	r3, r3, #12
 80033f8:	2b08      	cmp	r3, #8
 80033fa:	d112      	bne.n	8003422 <HAL_RCC_OscConfig+0x5e>
 80033fc:	4b8c      	ldr	r3, [pc, #560]	; (8003630 <HAL_RCC_OscConfig+0x26c>)
 80033fe:	685b      	ldr	r3, [r3, #4]
 8003400:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003404:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003408:	d10b      	bne.n	8003422 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800340a:	4b89      	ldr	r3, [pc, #548]	; (8003630 <HAL_RCC_OscConfig+0x26c>)
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003412:	2b00      	cmp	r3, #0
 8003414:	d06c      	beq.n	80034f0 <HAL_RCC_OscConfig+0x12c>
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	685b      	ldr	r3, [r3, #4]
 800341a:	2b00      	cmp	r3, #0
 800341c:	d168      	bne.n	80034f0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800341e:	2301      	movs	r3, #1
 8003420:	e246      	b.n	80038b0 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	685b      	ldr	r3, [r3, #4]
 8003426:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800342a:	d106      	bne.n	800343a <HAL_RCC_OscConfig+0x76>
 800342c:	4b80      	ldr	r3, [pc, #512]	; (8003630 <HAL_RCC_OscConfig+0x26c>)
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	4a7f      	ldr	r2, [pc, #508]	; (8003630 <HAL_RCC_OscConfig+0x26c>)
 8003432:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003436:	6013      	str	r3, [r2, #0]
 8003438:	e02e      	b.n	8003498 <HAL_RCC_OscConfig+0xd4>
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	685b      	ldr	r3, [r3, #4]
 800343e:	2b00      	cmp	r3, #0
 8003440:	d10c      	bne.n	800345c <HAL_RCC_OscConfig+0x98>
 8003442:	4b7b      	ldr	r3, [pc, #492]	; (8003630 <HAL_RCC_OscConfig+0x26c>)
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	4a7a      	ldr	r2, [pc, #488]	; (8003630 <HAL_RCC_OscConfig+0x26c>)
 8003448:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800344c:	6013      	str	r3, [r2, #0]
 800344e:	4b78      	ldr	r3, [pc, #480]	; (8003630 <HAL_RCC_OscConfig+0x26c>)
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	4a77      	ldr	r2, [pc, #476]	; (8003630 <HAL_RCC_OscConfig+0x26c>)
 8003454:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003458:	6013      	str	r3, [r2, #0]
 800345a:	e01d      	b.n	8003498 <HAL_RCC_OscConfig+0xd4>
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	685b      	ldr	r3, [r3, #4]
 8003460:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003464:	d10c      	bne.n	8003480 <HAL_RCC_OscConfig+0xbc>
 8003466:	4b72      	ldr	r3, [pc, #456]	; (8003630 <HAL_RCC_OscConfig+0x26c>)
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	4a71      	ldr	r2, [pc, #452]	; (8003630 <HAL_RCC_OscConfig+0x26c>)
 800346c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003470:	6013      	str	r3, [r2, #0]
 8003472:	4b6f      	ldr	r3, [pc, #444]	; (8003630 <HAL_RCC_OscConfig+0x26c>)
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	4a6e      	ldr	r2, [pc, #440]	; (8003630 <HAL_RCC_OscConfig+0x26c>)
 8003478:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800347c:	6013      	str	r3, [r2, #0]
 800347e:	e00b      	b.n	8003498 <HAL_RCC_OscConfig+0xd4>
 8003480:	4b6b      	ldr	r3, [pc, #428]	; (8003630 <HAL_RCC_OscConfig+0x26c>)
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	4a6a      	ldr	r2, [pc, #424]	; (8003630 <HAL_RCC_OscConfig+0x26c>)
 8003486:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800348a:	6013      	str	r3, [r2, #0]
 800348c:	4b68      	ldr	r3, [pc, #416]	; (8003630 <HAL_RCC_OscConfig+0x26c>)
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	4a67      	ldr	r2, [pc, #412]	; (8003630 <HAL_RCC_OscConfig+0x26c>)
 8003492:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003496:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	685b      	ldr	r3, [r3, #4]
 800349c:	2b00      	cmp	r3, #0
 800349e:	d013      	beq.n	80034c8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034a0:	f7ff facc 	bl	8002a3c <HAL_GetTick>
 80034a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80034a6:	e008      	b.n	80034ba <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80034a8:	f7ff fac8 	bl	8002a3c <HAL_GetTick>
 80034ac:	4602      	mov	r2, r0
 80034ae:	693b      	ldr	r3, [r7, #16]
 80034b0:	1ad3      	subs	r3, r2, r3
 80034b2:	2b64      	cmp	r3, #100	; 0x64
 80034b4:	d901      	bls.n	80034ba <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80034b6:	2303      	movs	r3, #3
 80034b8:	e1fa      	b.n	80038b0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80034ba:	4b5d      	ldr	r3, [pc, #372]	; (8003630 <HAL_RCC_OscConfig+0x26c>)
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d0f0      	beq.n	80034a8 <HAL_RCC_OscConfig+0xe4>
 80034c6:	e014      	b.n	80034f2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034c8:	f7ff fab8 	bl	8002a3c <HAL_GetTick>
 80034cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80034ce:	e008      	b.n	80034e2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80034d0:	f7ff fab4 	bl	8002a3c <HAL_GetTick>
 80034d4:	4602      	mov	r2, r0
 80034d6:	693b      	ldr	r3, [r7, #16]
 80034d8:	1ad3      	subs	r3, r2, r3
 80034da:	2b64      	cmp	r3, #100	; 0x64
 80034dc:	d901      	bls.n	80034e2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80034de:	2303      	movs	r3, #3
 80034e0:	e1e6      	b.n	80038b0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80034e2:	4b53      	ldr	r3, [pc, #332]	; (8003630 <HAL_RCC_OscConfig+0x26c>)
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d1f0      	bne.n	80034d0 <HAL_RCC_OscConfig+0x10c>
 80034ee:	e000      	b.n	80034f2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80034f0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	f003 0302 	and.w	r3, r3, #2
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d063      	beq.n	80035c6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80034fe:	4b4c      	ldr	r3, [pc, #304]	; (8003630 <HAL_RCC_OscConfig+0x26c>)
 8003500:	685b      	ldr	r3, [r3, #4]
 8003502:	f003 030c 	and.w	r3, r3, #12
 8003506:	2b00      	cmp	r3, #0
 8003508:	d00b      	beq.n	8003522 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800350a:	4b49      	ldr	r3, [pc, #292]	; (8003630 <HAL_RCC_OscConfig+0x26c>)
 800350c:	685b      	ldr	r3, [r3, #4]
 800350e:	f003 030c 	and.w	r3, r3, #12
 8003512:	2b08      	cmp	r3, #8
 8003514:	d11c      	bne.n	8003550 <HAL_RCC_OscConfig+0x18c>
 8003516:	4b46      	ldr	r3, [pc, #280]	; (8003630 <HAL_RCC_OscConfig+0x26c>)
 8003518:	685b      	ldr	r3, [r3, #4]
 800351a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800351e:	2b00      	cmp	r3, #0
 8003520:	d116      	bne.n	8003550 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003522:	4b43      	ldr	r3, [pc, #268]	; (8003630 <HAL_RCC_OscConfig+0x26c>)
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	f003 0302 	and.w	r3, r3, #2
 800352a:	2b00      	cmp	r3, #0
 800352c:	d005      	beq.n	800353a <HAL_RCC_OscConfig+0x176>
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	691b      	ldr	r3, [r3, #16]
 8003532:	2b01      	cmp	r3, #1
 8003534:	d001      	beq.n	800353a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003536:	2301      	movs	r3, #1
 8003538:	e1ba      	b.n	80038b0 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800353a:	4b3d      	ldr	r3, [pc, #244]	; (8003630 <HAL_RCC_OscConfig+0x26c>)
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	695b      	ldr	r3, [r3, #20]
 8003546:	00db      	lsls	r3, r3, #3
 8003548:	4939      	ldr	r1, [pc, #228]	; (8003630 <HAL_RCC_OscConfig+0x26c>)
 800354a:	4313      	orrs	r3, r2
 800354c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800354e:	e03a      	b.n	80035c6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	691b      	ldr	r3, [r3, #16]
 8003554:	2b00      	cmp	r3, #0
 8003556:	d020      	beq.n	800359a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003558:	4b36      	ldr	r3, [pc, #216]	; (8003634 <HAL_RCC_OscConfig+0x270>)
 800355a:	2201      	movs	r2, #1
 800355c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800355e:	f7ff fa6d 	bl	8002a3c <HAL_GetTick>
 8003562:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003564:	e008      	b.n	8003578 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003566:	f7ff fa69 	bl	8002a3c <HAL_GetTick>
 800356a:	4602      	mov	r2, r0
 800356c:	693b      	ldr	r3, [r7, #16]
 800356e:	1ad3      	subs	r3, r2, r3
 8003570:	2b02      	cmp	r3, #2
 8003572:	d901      	bls.n	8003578 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003574:	2303      	movs	r3, #3
 8003576:	e19b      	b.n	80038b0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003578:	4b2d      	ldr	r3, [pc, #180]	; (8003630 <HAL_RCC_OscConfig+0x26c>)
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	f003 0302 	and.w	r3, r3, #2
 8003580:	2b00      	cmp	r3, #0
 8003582:	d0f0      	beq.n	8003566 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003584:	4b2a      	ldr	r3, [pc, #168]	; (8003630 <HAL_RCC_OscConfig+0x26c>)
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	695b      	ldr	r3, [r3, #20]
 8003590:	00db      	lsls	r3, r3, #3
 8003592:	4927      	ldr	r1, [pc, #156]	; (8003630 <HAL_RCC_OscConfig+0x26c>)
 8003594:	4313      	orrs	r3, r2
 8003596:	600b      	str	r3, [r1, #0]
 8003598:	e015      	b.n	80035c6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800359a:	4b26      	ldr	r3, [pc, #152]	; (8003634 <HAL_RCC_OscConfig+0x270>)
 800359c:	2200      	movs	r2, #0
 800359e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035a0:	f7ff fa4c 	bl	8002a3c <HAL_GetTick>
 80035a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80035a6:	e008      	b.n	80035ba <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80035a8:	f7ff fa48 	bl	8002a3c <HAL_GetTick>
 80035ac:	4602      	mov	r2, r0
 80035ae:	693b      	ldr	r3, [r7, #16]
 80035b0:	1ad3      	subs	r3, r2, r3
 80035b2:	2b02      	cmp	r3, #2
 80035b4:	d901      	bls.n	80035ba <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80035b6:	2303      	movs	r3, #3
 80035b8:	e17a      	b.n	80038b0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80035ba:	4b1d      	ldr	r3, [pc, #116]	; (8003630 <HAL_RCC_OscConfig+0x26c>)
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	f003 0302 	and.w	r3, r3, #2
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d1f0      	bne.n	80035a8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	f003 0308 	and.w	r3, r3, #8
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d03a      	beq.n	8003648 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	699b      	ldr	r3, [r3, #24]
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d019      	beq.n	800360e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80035da:	4b17      	ldr	r3, [pc, #92]	; (8003638 <HAL_RCC_OscConfig+0x274>)
 80035dc:	2201      	movs	r2, #1
 80035de:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80035e0:	f7ff fa2c 	bl	8002a3c <HAL_GetTick>
 80035e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80035e6:	e008      	b.n	80035fa <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80035e8:	f7ff fa28 	bl	8002a3c <HAL_GetTick>
 80035ec:	4602      	mov	r2, r0
 80035ee:	693b      	ldr	r3, [r7, #16]
 80035f0:	1ad3      	subs	r3, r2, r3
 80035f2:	2b02      	cmp	r3, #2
 80035f4:	d901      	bls.n	80035fa <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80035f6:	2303      	movs	r3, #3
 80035f8:	e15a      	b.n	80038b0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80035fa:	4b0d      	ldr	r3, [pc, #52]	; (8003630 <HAL_RCC_OscConfig+0x26c>)
 80035fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035fe:	f003 0302 	and.w	r3, r3, #2
 8003602:	2b00      	cmp	r3, #0
 8003604:	d0f0      	beq.n	80035e8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003606:	2001      	movs	r0, #1
 8003608:	f000 fada 	bl	8003bc0 <RCC_Delay>
 800360c:	e01c      	b.n	8003648 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800360e:	4b0a      	ldr	r3, [pc, #40]	; (8003638 <HAL_RCC_OscConfig+0x274>)
 8003610:	2200      	movs	r2, #0
 8003612:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003614:	f7ff fa12 	bl	8002a3c <HAL_GetTick>
 8003618:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800361a:	e00f      	b.n	800363c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800361c:	f7ff fa0e 	bl	8002a3c <HAL_GetTick>
 8003620:	4602      	mov	r2, r0
 8003622:	693b      	ldr	r3, [r7, #16]
 8003624:	1ad3      	subs	r3, r2, r3
 8003626:	2b02      	cmp	r3, #2
 8003628:	d908      	bls.n	800363c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800362a:	2303      	movs	r3, #3
 800362c:	e140      	b.n	80038b0 <HAL_RCC_OscConfig+0x4ec>
 800362e:	bf00      	nop
 8003630:	40021000 	.word	0x40021000
 8003634:	42420000 	.word	0x42420000
 8003638:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800363c:	4b9e      	ldr	r3, [pc, #632]	; (80038b8 <HAL_RCC_OscConfig+0x4f4>)
 800363e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003640:	f003 0302 	and.w	r3, r3, #2
 8003644:	2b00      	cmp	r3, #0
 8003646:	d1e9      	bne.n	800361c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	f003 0304 	and.w	r3, r3, #4
 8003650:	2b00      	cmp	r3, #0
 8003652:	f000 80a6 	beq.w	80037a2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003656:	2300      	movs	r3, #0
 8003658:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800365a:	4b97      	ldr	r3, [pc, #604]	; (80038b8 <HAL_RCC_OscConfig+0x4f4>)
 800365c:	69db      	ldr	r3, [r3, #28]
 800365e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003662:	2b00      	cmp	r3, #0
 8003664:	d10d      	bne.n	8003682 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003666:	4b94      	ldr	r3, [pc, #592]	; (80038b8 <HAL_RCC_OscConfig+0x4f4>)
 8003668:	69db      	ldr	r3, [r3, #28]
 800366a:	4a93      	ldr	r2, [pc, #588]	; (80038b8 <HAL_RCC_OscConfig+0x4f4>)
 800366c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003670:	61d3      	str	r3, [r2, #28]
 8003672:	4b91      	ldr	r3, [pc, #580]	; (80038b8 <HAL_RCC_OscConfig+0x4f4>)
 8003674:	69db      	ldr	r3, [r3, #28]
 8003676:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800367a:	60bb      	str	r3, [r7, #8]
 800367c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800367e:	2301      	movs	r3, #1
 8003680:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003682:	4b8e      	ldr	r3, [pc, #568]	; (80038bc <HAL_RCC_OscConfig+0x4f8>)
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800368a:	2b00      	cmp	r3, #0
 800368c:	d118      	bne.n	80036c0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800368e:	4b8b      	ldr	r3, [pc, #556]	; (80038bc <HAL_RCC_OscConfig+0x4f8>)
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	4a8a      	ldr	r2, [pc, #552]	; (80038bc <HAL_RCC_OscConfig+0x4f8>)
 8003694:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003698:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800369a:	f7ff f9cf 	bl	8002a3c <HAL_GetTick>
 800369e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80036a0:	e008      	b.n	80036b4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80036a2:	f7ff f9cb 	bl	8002a3c <HAL_GetTick>
 80036a6:	4602      	mov	r2, r0
 80036a8:	693b      	ldr	r3, [r7, #16]
 80036aa:	1ad3      	subs	r3, r2, r3
 80036ac:	2b64      	cmp	r3, #100	; 0x64
 80036ae:	d901      	bls.n	80036b4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80036b0:	2303      	movs	r3, #3
 80036b2:	e0fd      	b.n	80038b0 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80036b4:	4b81      	ldr	r3, [pc, #516]	; (80038bc <HAL_RCC_OscConfig+0x4f8>)
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d0f0      	beq.n	80036a2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	68db      	ldr	r3, [r3, #12]
 80036c4:	2b01      	cmp	r3, #1
 80036c6:	d106      	bne.n	80036d6 <HAL_RCC_OscConfig+0x312>
 80036c8:	4b7b      	ldr	r3, [pc, #492]	; (80038b8 <HAL_RCC_OscConfig+0x4f4>)
 80036ca:	6a1b      	ldr	r3, [r3, #32]
 80036cc:	4a7a      	ldr	r2, [pc, #488]	; (80038b8 <HAL_RCC_OscConfig+0x4f4>)
 80036ce:	f043 0301 	orr.w	r3, r3, #1
 80036d2:	6213      	str	r3, [r2, #32]
 80036d4:	e02d      	b.n	8003732 <HAL_RCC_OscConfig+0x36e>
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	68db      	ldr	r3, [r3, #12]
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d10c      	bne.n	80036f8 <HAL_RCC_OscConfig+0x334>
 80036de:	4b76      	ldr	r3, [pc, #472]	; (80038b8 <HAL_RCC_OscConfig+0x4f4>)
 80036e0:	6a1b      	ldr	r3, [r3, #32]
 80036e2:	4a75      	ldr	r2, [pc, #468]	; (80038b8 <HAL_RCC_OscConfig+0x4f4>)
 80036e4:	f023 0301 	bic.w	r3, r3, #1
 80036e8:	6213      	str	r3, [r2, #32]
 80036ea:	4b73      	ldr	r3, [pc, #460]	; (80038b8 <HAL_RCC_OscConfig+0x4f4>)
 80036ec:	6a1b      	ldr	r3, [r3, #32]
 80036ee:	4a72      	ldr	r2, [pc, #456]	; (80038b8 <HAL_RCC_OscConfig+0x4f4>)
 80036f0:	f023 0304 	bic.w	r3, r3, #4
 80036f4:	6213      	str	r3, [r2, #32]
 80036f6:	e01c      	b.n	8003732 <HAL_RCC_OscConfig+0x36e>
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	68db      	ldr	r3, [r3, #12]
 80036fc:	2b05      	cmp	r3, #5
 80036fe:	d10c      	bne.n	800371a <HAL_RCC_OscConfig+0x356>
 8003700:	4b6d      	ldr	r3, [pc, #436]	; (80038b8 <HAL_RCC_OscConfig+0x4f4>)
 8003702:	6a1b      	ldr	r3, [r3, #32]
 8003704:	4a6c      	ldr	r2, [pc, #432]	; (80038b8 <HAL_RCC_OscConfig+0x4f4>)
 8003706:	f043 0304 	orr.w	r3, r3, #4
 800370a:	6213      	str	r3, [r2, #32]
 800370c:	4b6a      	ldr	r3, [pc, #424]	; (80038b8 <HAL_RCC_OscConfig+0x4f4>)
 800370e:	6a1b      	ldr	r3, [r3, #32]
 8003710:	4a69      	ldr	r2, [pc, #420]	; (80038b8 <HAL_RCC_OscConfig+0x4f4>)
 8003712:	f043 0301 	orr.w	r3, r3, #1
 8003716:	6213      	str	r3, [r2, #32]
 8003718:	e00b      	b.n	8003732 <HAL_RCC_OscConfig+0x36e>
 800371a:	4b67      	ldr	r3, [pc, #412]	; (80038b8 <HAL_RCC_OscConfig+0x4f4>)
 800371c:	6a1b      	ldr	r3, [r3, #32]
 800371e:	4a66      	ldr	r2, [pc, #408]	; (80038b8 <HAL_RCC_OscConfig+0x4f4>)
 8003720:	f023 0301 	bic.w	r3, r3, #1
 8003724:	6213      	str	r3, [r2, #32]
 8003726:	4b64      	ldr	r3, [pc, #400]	; (80038b8 <HAL_RCC_OscConfig+0x4f4>)
 8003728:	6a1b      	ldr	r3, [r3, #32]
 800372a:	4a63      	ldr	r2, [pc, #396]	; (80038b8 <HAL_RCC_OscConfig+0x4f4>)
 800372c:	f023 0304 	bic.w	r3, r3, #4
 8003730:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	68db      	ldr	r3, [r3, #12]
 8003736:	2b00      	cmp	r3, #0
 8003738:	d015      	beq.n	8003766 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800373a:	f7ff f97f 	bl	8002a3c <HAL_GetTick>
 800373e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003740:	e00a      	b.n	8003758 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003742:	f7ff f97b 	bl	8002a3c <HAL_GetTick>
 8003746:	4602      	mov	r2, r0
 8003748:	693b      	ldr	r3, [r7, #16]
 800374a:	1ad3      	subs	r3, r2, r3
 800374c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003750:	4293      	cmp	r3, r2
 8003752:	d901      	bls.n	8003758 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003754:	2303      	movs	r3, #3
 8003756:	e0ab      	b.n	80038b0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003758:	4b57      	ldr	r3, [pc, #348]	; (80038b8 <HAL_RCC_OscConfig+0x4f4>)
 800375a:	6a1b      	ldr	r3, [r3, #32]
 800375c:	f003 0302 	and.w	r3, r3, #2
 8003760:	2b00      	cmp	r3, #0
 8003762:	d0ee      	beq.n	8003742 <HAL_RCC_OscConfig+0x37e>
 8003764:	e014      	b.n	8003790 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003766:	f7ff f969 	bl	8002a3c <HAL_GetTick>
 800376a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800376c:	e00a      	b.n	8003784 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800376e:	f7ff f965 	bl	8002a3c <HAL_GetTick>
 8003772:	4602      	mov	r2, r0
 8003774:	693b      	ldr	r3, [r7, #16]
 8003776:	1ad3      	subs	r3, r2, r3
 8003778:	f241 3288 	movw	r2, #5000	; 0x1388
 800377c:	4293      	cmp	r3, r2
 800377e:	d901      	bls.n	8003784 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003780:	2303      	movs	r3, #3
 8003782:	e095      	b.n	80038b0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003784:	4b4c      	ldr	r3, [pc, #304]	; (80038b8 <HAL_RCC_OscConfig+0x4f4>)
 8003786:	6a1b      	ldr	r3, [r3, #32]
 8003788:	f003 0302 	and.w	r3, r3, #2
 800378c:	2b00      	cmp	r3, #0
 800378e:	d1ee      	bne.n	800376e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003790:	7dfb      	ldrb	r3, [r7, #23]
 8003792:	2b01      	cmp	r3, #1
 8003794:	d105      	bne.n	80037a2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003796:	4b48      	ldr	r3, [pc, #288]	; (80038b8 <HAL_RCC_OscConfig+0x4f4>)
 8003798:	69db      	ldr	r3, [r3, #28]
 800379a:	4a47      	ldr	r2, [pc, #284]	; (80038b8 <HAL_RCC_OscConfig+0x4f4>)
 800379c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80037a0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	69db      	ldr	r3, [r3, #28]
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	f000 8081 	beq.w	80038ae <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80037ac:	4b42      	ldr	r3, [pc, #264]	; (80038b8 <HAL_RCC_OscConfig+0x4f4>)
 80037ae:	685b      	ldr	r3, [r3, #4]
 80037b0:	f003 030c 	and.w	r3, r3, #12
 80037b4:	2b08      	cmp	r3, #8
 80037b6:	d061      	beq.n	800387c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	69db      	ldr	r3, [r3, #28]
 80037bc:	2b02      	cmp	r3, #2
 80037be:	d146      	bne.n	800384e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80037c0:	4b3f      	ldr	r3, [pc, #252]	; (80038c0 <HAL_RCC_OscConfig+0x4fc>)
 80037c2:	2200      	movs	r2, #0
 80037c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037c6:	f7ff f939 	bl	8002a3c <HAL_GetTick>
 80037ca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80037cc:	e008      	b.n	80037e0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80037ce:	f7ff f935 	bl	8002a3c <HAL_GetTick>
 80037d2:	4602      	mov	r2, r0
 80037d4:	693b      	ldr	r3, [r7, #16]
 80037d6:	1ad3      	subs	r3, r2, r3
 80037d8:	2b02      	cmp	r3, #2
 80037da:	d901      	bls.n	80037e0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80037dc:	2303      	movs	r3, #3
 80037de:	e067      	b.n	80038b0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80037e0:	4b35      	ldr	r3, [pc, #212]	; (80038b8 <HAL_RCC_OscConfig+0x4f4>)
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d1f0      	bne.n	80037ce <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	6a1b      	ldr	r3, [r3, #32]
 80037f0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80037f4:	d108      	bne.n	8003808 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80037f6:	4b30      	ldr	r3, [pc, #192]	; (80038b8 <HAL_RCC_OscConfig+0x4f4>)
 80037f8:	685b      	ldr	r3, [r3, #4]
 80037fa:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	689b      	ldr	r3, [r3, #8]
 8003802:	492d      	ldr	r1, [pc, #180]	; (80038b8 <HAL_RCC_OscConfig+0x4f4>)
 8003804:	4313      	orrs	r3, r2
 8003806:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003808:	4b2b      	ldr	r3, [pc, #172]	; (80038b8 <HAL_RCC_OscConfig+0x4f4>)
 800380a:	685b      	ldr	r3, [r3, #4]
 800380c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	6a19      	ldr	r1, [r3, #32]
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003818:	430b      	orrs	r3, r1
 800381a:	4927      	ldr	r1, [pc, #156]	; (80038b8 <HAL_RCC_OscConfig+0x4f4>)
 800381c:	4313      	orrs	r3, r2
 800381e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003820:	4b27      	ldr	r3, [pc, #156]	; (80038c0 <HAL_RCC_OscConfig+0x4fc>)
 8003822:	2201      	movs	r2, #1
 8003824:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003826:	f7ff f909 	bl	8002a3c <HAL_GetTick>
 800382a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800382c:	e008      	b.n	8003840 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800382e:	f7ff f905 	bl	8002a3c <HAL_GetTick>
 8003832:	4602      	mov	r2, r0
 8003834:	693b      	ldr	r3, [r7, #16]
 8003836:	1ad3      	subs	r3, r2, r3
 8003838:	2b02      	cmp	r3, #2
 800383a:	d901      	bls.n	8003840 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800383c:	2303      	movs	r3, #3
 800383e:	e037      	b.n	80038b0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003840:	4b1d      	ldr	r3, [pc, #116]	; (80038b8 <HAL_RCC_OscConfig+0x4f4>)
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003848:	2b00      	cmp	r3, #0
 800384a:	d0f0      	beq.n	800382e <HAL_RCC_OscConfig+0x46a>
 800384c:	e02f      	b.n	80038ae <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800384e:	4b1c      	ldr	r3, [pc, #112]	; (80038c0 <HAL_RCC_OscConfig+0x4fc>)
 8003850:	2200      	movs	r2, #0
 8003852:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003854:	f7ff f8f2 	bl	8002a3c <HAL_GetTick>
 8003858:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800385a:	e008      	b.n	800386e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800385c:	f7ff f8ee 	bl	8002a3c <HAL_GetTick>
 8003860:	4602      	mov	r2, r0
 8003862:	693b      	ldr	r3, [r7, #16]
 8003864:	1ad3      	subs	r3, r2, r3
 8003866:	2b02      	cmp	r3, #2
 8003868:	d901      	bls.n	800386e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800386a:	2303      	movs	r3, #3
 800386c:	e020      	b.n	80038b0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800386e:	4b12      	ldr	r3, [pc, #72]	; (80038b8 <HAL_RCC_OscConfig+0x4f4>)
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003876:	2b00      	cmp	r3, #0
 8003878:	d1f0      	bne.n	800385c <HAL_RCC_OscConfig+0x498>
 800387a:	e018      	b.n	80038ae <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	69db      	ldr	r3, [r3, #28]
 8003880:	2b01      	cmp	r3, #1
 8003882:	d101      	bne.n	8003888 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8003884:	2301      	movs	r3, #1
 8003886:	e013      	b.n	80038b0 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003888:	4b0b      	ldr	r3, [pc, #44]	; (80038b8 <HAL_RCC_OscConfig+0x4f4>)
 800388a:	685b      	ldr	r3, [r3, #4]
 800388c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	6a1b      	ldr	r3, [r3, #32]
 8003898:	429a      	cmp	r2, r3
 800389a:	d106      	bne.n	80038aa <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80038a6:	429a      	cmp	r2, r3
 80038a8:	d001      	beq.n	80038ae <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80038aa:	2301      	movs	r3, #1
 80038ac:	e000      	b.n	80038b0 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80038ae:	2300      	movs	r3, #0
}
 80038b0:	4618      	mov	r0, r3
 80038b2:	3718      	adds	r7, #24
 80038b4:	46bd      	mov	sp, r7
 80038b6:	bd80      	pop	{r7, pc}
 80038b8:	40021000 	.word	0x40021000
 80038bc:	40007000 	.word	0x40007000
 80038c0:	42420060 	.word	0x42420060

080038c4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80038c4:	b580      	push	{r7, lr}
 80038c6:	b084      	sub	sp, #16
 80038c8:	af00      	add	r7, sp, #0
 80038ca:	6078      	str	r0, [r7, #4]
 80038cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d101      	bne.n	80038d8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80038d4:	2301      	movs	r3, #1
 80038d6:	e0d0      	b.n	8003a7a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80038d8:	4b6a      	ldr	r3, [pc, #424]	; (8003a84 <HAL_RCC_ClockConfig+0x1c0>)
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	f003 0307 	and.w	r3, r3, #7
 80038e0:	683a      	ldr	r2, [r7, #0]
 80038e2:	429a      	cmp	r2, r3
 80038e4:	d910      	bls.n	8003908 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80038e6:	4b67      	ldr	r3, [pc, #412]	; (8003a84 <HAL_RCC_ClockConfig+0x1c0>)
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	f023 0207 	bic.w	r2, r3, #7
 80038ee:	4965      	ldr	r1, [pc, #404]	; (8003a84 <HAL_RCC_ClockConfig+0x1c0>)
 80038f0:	683b      	ldr	r3, [r7, #0]
 80038f2:	4313      	orrs	r3, r2
 80038f4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80038f6:	4b63      	ldr	r3, [pc, #396]	; (8003a84 <HAL_RCC_ClockConfig+0x1c0>)
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	f003 0307 	and.w	r3, r3, #7
 80038fe:	683a      	ldr	r2, [r7, #0]
 8003900:	429a      	cmp	r2, r3
 8003902:	d001      	beq.n	8003908 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003904:	2301      	movs	r3, #1
 8003906:	e0b8      	b.n	8003a7a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	f003 0302 	and.w	r3, r3, #2
 8003910:	2b00      	cmp	r3, #0
 8003912:	d020      	beq.n	8003956 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	f003 0304 	and.w	r3, r3, #4
 800391c:	2b00      	cmp	r3, #0
 800391e:	d005      	beq.n	800392c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003920:	4b59      	ldr	r3, [pc, #356]	; (8003a88 <HAL_RCC_ClockConfig+0x1c4>)
 8003922:	685b      	ldr	r3, [r3, #4]
 8003924:	4a58      	ldr	r2, [pc, #352]	; (8003a88 <HAL_RCC_ClockConfig+0x1c4>)
 8003926:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800392a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	f003 0308 	and.w	r3, r3, #8
 8003934:	2b00      	cmp	r3, #0
 8003936:	d005      	beq.n	8003944 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003938:	4b53      	ldr	r3, [pc, #332]	; (8003a88 <HAL_RCC_ClockConfig+0x1c4>)
 800393a:	685b      	ldr	r3, [r3, #4]
 800393c:	4a52      	ldr	r2, [pc, #328]	; (8003a88 <HAL_RCC_ClockConfig+0x1c4>)
 800393e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003942:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003944:	4b50      	ldr	r3, [pc, #320]	; (8003a88 <HAL_RCC_ClockConfig+0x1c4>)
 8003946:	685b      	ldr	r3, [r3, #4]
 8003948:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	689b      	ldr	r3, [r3, #8]
 8003950:	494d      	ldr	r1, [pc, #308]	; (8003a88 <HAL_RCC_ClockConfig+0x1c4>)
 8003952:	4313      	orrs	r3, r2
 8003954:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	f003 0301 	and.w	r3, r3, #1
 800395e:	2b00      	cmp	r3, #0
 8003960:	d040      	beq.n	80039e4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	685b      	ldr	r3, [r3, #4]
 8003966:	2b01      	cmp	r3, #1
 8003968:	d107      	bne.n	800397a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800396a:	4b47      	ldr	r3, [pc, #284]	; (8003a88 <HAL_RCC_ClockConfig+0x1c4>)
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003972:	2b00      	cmp	r3, #0
 8003974:	d115      	bne.n	80039a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003976:	2301      	movs	r3, #1
 8003978:	e07f      	b.n	8003a7a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	685b      	ldr	r3, [r3, #4]
 800397e:	2b02      	cmp	r3, #2
 8003980:	d107      	bne.n	8003992 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003982:	4b41      	ldr	r3, [pc, #260]	; (8003a88 <HAL_RCC_ClockConfig+0x1c4>)
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800398a:	2b00      	cmp	r3, #0
 800398c:	d109      	bne.n	80039a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800398e:	2301      	movs	r3, #1
 8003990:	e073      	b.n	8003a7a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003992:	4b3d      	ldr	r3, [pc, #244]	; (8003a88 <HAL_RCC_ClockConfig+0x1c4>)
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	f003 0302 	and.w	r3, r3, #2
 800399a:	2b00      	cmp	r3, #0
 800399c:	d101      	bne.n	80039a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800399e:	2301      	movs	r3, #1
 80039a0:	e06b      	b.n	8003a7a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80039a2:	4b39      	ldr	r3, [pc, #228]	; (8003a88 <HAL_RCC_ClockConfig+0x1c4>)
 80039a4:	685b      	ldr	r3, [r3, #4]
 80039a6:	f023 0203 	bic.w	r2, r3, #3
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	685b      	ldr	r3, [r3, #4]
 80039ae:	4936      	ldr	r1, [pc, #216]	; (8003a88 <HAL_RCC_ClockConfig+0x1c4>)
 80039b0:	4313      	orrs	r3, r2
 80039b2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80039b4:	f7ff f842 	bl	8002a3c <HAL_GetTick>
 80039b8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80039ba:	e00a      	b.n	80039d2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80039bc:	f7ff f83e 	bl	8002a3c <HAL_GetTick>
 80039c0:	4602      	mov	r2, r0
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	1ad3      	subs	r3, r2, r3
 80039c6:	f241 3288 	movw	r2, #5000	; 0x1388
 80039ca:	4293      	cmp	r3, r2
 80039cc:	d901      	bls.n	80039d2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80039ce:	2303      	movs	r3, #3
 80039d0:	e053      	b.n	8003a7a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80039d2:	4b2d      	ldr	r3, [pc, #180]	; (8003a88 <HAL_RCC_ClockConfig+0x1c4>)
 80039d4:	685b      	ldr	r3, [r3, #4]
 80039d6:	f003 020c 	and.w	r2, r3, #12
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	685b      	ldr	r3, [r3, #4]
 80039de:	009b      	lsls	r3, r3, #2
 80039e0:	429a      	cmp	r2, r3
 80039e2:	d1eb      	bne.n	80039bc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80039e4:	4b27      	ldr	r3, [pc, #156]	; (8003a84 <HAL_RCC_ClockConfig+0x1c0>)
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	f003 0307 	and.w	r3, r3, #7
 80039ec:	683a      	ldr	r2, [r7, #0]
 80039ee:	429a      	cmp	r2, r3
 80039f0:	d210      	bcs.n	8003a14 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80039f2:	4b24      	ldr	r3, [pc, #144]	; (8003a84 <HAL_RCC_ClockConfig+0x1c0>)
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	f023 0207 	bic.w	r2, r3, #7
 80039fa:	4922      	ldr	r1, [pc, #136]	; (8003a84 <HAL_RCC_ClockConfig+0x1c0>)
 80039fc:	683b      	ldr	r3, [r7, #0]
 80039fe:	4313      	orrs	r3, r2
 8003a00:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a02:	4b20      	ldr	r3, [pc, #128]	; (8003a84 <HAL_RCC_ClockConfig+0x1c0>)
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	f003 0307 	and.w	r3, r3, #7
 8003a0a:	683a      	ldr	r2, [r7, #0]
 8003a0c:	429a      	cmp	r2, r3
 8003a0e:	d001      	beq.n	8003a14 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003a10:	2301      	movs	r3, #1
 8003a12:	e032      	b.n	8003a7a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	f003 0304 	and.w	r3, r3, #4
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d008      	beq.n	8003a32 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003a20:	4b19      	ldr	r3, [pc, #100]	; (8003a88 <HAL_RCC_ClockConfig+0x1c4>)
 8003a22:	685b      	ldr	r3, [r3, #4]
 8003a24:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	68db      	ldr	r3, [r3, #12]
 8003a2c:	4916      	ldr	r1, [pc, #88]	; (8003a88 <HAL_RCC_ClockConfig+0x1c4>)
 8003a2e:	4313      	orrs	r3, r2
 8003a30:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	f003 0308 	and.w	r3, r3, #8
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d009      	beq.n	8003a52 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003a3e:	4b12      	ldr	r3, [pc, #72]	; (8003a88 <HAL_RCC_ClockConfig+0x1c4>)
 8003a40:	685b      	ldr	r3, [r3, #4]
 8003a42:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	691b      	ldr	r3, [r3, #16]
 8003a4a:	00db      	lsls	r3, r3, #3
 8003a4c:	490e      	ldr	r1, [pc, #56]	; (8003a88 <HAL_RCC_ClockConfig+0x1c4>)
 8003a4e:	4313      	orrs	r3, r2
 8003a50:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003a52:	f000 f821 	bl	8003a98 <HAL_RCC_GetSysClockFreq>
 8003a56:	4601      	mov	r1, r0
 8003a58:	4b0b      	ldr	r3, [pc, #44]	; (8003a88 <HAL_RCC_ClockConfig+0x1c4>)
 8003a5a:	685b      	ldr	r3, [r3, #4]
 8003a5c:	091b      	lsrs	r3, r3, #4
 8003a5e:	f003 030f 	and.w	r3, r3, #15
 8003a62:	4a0a      	ldr	r2, [pc, #40]	; (8003a8c <HAL_RCC_ClockConfig+0x1c8>)
 8003a64:	5cd3      	ldrb	r3, [r2, r3]
 8003a66:	fa21 f303 	lsr.w	r3, r1, r3
 8003a6a:	4a09      	ldr	r2, [pc, #36]	; (8003a90 <HAL_RCC_ClockConfig+0x1cc>)
 8003a6c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003a6e:	4b09      	ldr	r3, [pc, #36]	; (8003a94 <HAL_RCC_ClockConfig+0x1d0>)
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	4618      	mov	r0, r3
 8003a74:	f7fe ffa0 	bl	80029b8 <HAL_InitTick>

  return HAL_OK;
 8003a78:	2300      	movs	r3, #0
}
 8003a7a:	4618      	mov	r0, r3
 8003a7c:	3710      	adds	r7, #16
 8003a7e:	46bd      	mov	sp, r7
 8003a80:	bd80      	pop	{r7, pc}
 8003a82:	bf00      	nop
 8003a84:	40022000 	.word	0x40022000
 8003a88:	40021000 	.word	0x40021000
 8003a8c:	08004ec4 	.word	0x08004ec4
 8003a90:	20000008 	.word	0x20000008
 8003a94:	2000000c 	.word	0x2000000c

08003a98 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003a98:	b490      	push	{r4, r7}
 8003a9a:	b08a      	sub	sp, #40	; 0x28
 8003a9c:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8003a9e:	4b2a      	ldr	r3, [pc, #168]	; (8003b48 <HAL_RCC_GetSysClockFreq+0xb0>)
 8003aa0:	1d3c      	adds	r4, r7, #4
 8003aa2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003aa4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003aa8:	4b28      	ldr	r3, [pc, #160]	; (8003b4c <HAL_RCC_GetSysClockFreq+0xb4>)
 8003aaa:	881b      	ldrh	r3, [r3, #0]
 8003aac:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003aae:	2300      	movs	r3, #0
 8003ab0:	61fb      	str	r3, [r7, #28]
 8003ab2:	2300      	movs	r3, #0
 8003ab4:	61bb      	str	r3, [r7, #24]
 8003ab6:	2300      	movs	r3, #0
 8003ab8:	627b      	str	r3, [r7, #36]	; 0x24
 8003aba:	2300      	movs	r3, #0
 8003abc:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8003abe:	2300      	movs	r3, #0
 8003ac0:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003ac2:	4b23      	ldr	r3, [pc, #140]	; (8003b50 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003ac4:	685b      	ldr	r3, [r3, #4]
 8003ac6:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003ac8:	69fb      	ldr	r3, [r7, #28]
 8003aca:	f003 030c 	and.w	r3, r3, #12
 8003ace:	2b04      	cmp	r3, #4
 8003ad0:	d002      	beq.n	8003ad8 <HAL_RCC_GetSysClockFreq+0x40>
 8003ad2:	2b08      	cmp	r3, #8
 8003ad4:	d003      	beq.n	8003ade <HAL_RCC_GetSysClockFreq+0x46>
 8003ad6:	e02d      	b.n	8003b34 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003ad8:	4b1e      	ldr	r3, [pc, #120]	; (8003b54 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003ada:	623b      	str	r3, [r7, #32]
      break;
 8003adc:	e02d      	b.n	8003b3a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003ade:	69fb      	ldr	r3, [r7, #28]
 8003ae0:	0c9b      	lsrs	r3, r3, #18
 8003ae2:	f003 030f 	and.w	r3, r3, #15
 8003ae6:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003aea:	4413      	add	r3, r2
 8003aec:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8003af0:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003af2:	69fb      	ldr	r3, [r7, #28]
 8003af4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d013      	beq.n	8003b24 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003afc:	4b14      	ldr	r3, [pc, #80]	; (8003b50 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003afe:	685b      	ldr	r3, [r3, #4]
 8003b00:	0c5b      	lsrs	r3, r3, #17
 8003b02:	f003 0301 	and.w	r3, r3, #1
 8003b06:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003b0a:	4413      	add	r3, r2
 8003b0c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8003b10:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003b12:	697b      	ldr	r3, [r7, #20]
 8003b14:	4a0f      	ldr	r2, [pc, #60]	; (8003b54 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003b16:	fb02 f203 	mul.w	r2, r2, r3
 8003b1a:	69bb      	ldr	r3, [r7, #24]
 8003b1c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b20:	627b      	str	r3, [r7, #36]	; 0x24
 8003b22:	e004      	b.n	8003b2e <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003b24:	697b      	ldr	r3, [r7, #20]
 8003b26:	4a0c      	ldr	r2, [pc, #48]	; (8003b58 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003b28:	fb02 f303 	mul.w	r3, r2, r3
 8003b2c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8003b2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b30:	623b      	str	r3, [r7, #32]
      break;
 8003b32:	e002      	b.n	8003b3a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003b34:	4b07      	ldr	r3, [pc, #28]	; (8003b54 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003b36:	623b      	str	r3, [r7, #32]
      break;
 8003b38:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003b3a:	6a3b      	ldr	r3, [r7, #32]
}
 8003b3c:	4618      	mov	r0, r3
 8003b3e:	3728      	adds	r7, #40	; 0x28
 8003b40:	46bd      	mov	sp, r7
 8003b42:	bc90      	pop	{r4, r7}
 8003b44:	4770      	bx	lr
 8003b46:	bf00      	nop
 8003b48:	08004eb0 	.word	0x08004eb0
 8003b4c:	08004ec0 	.word	0x08004ec0
 8003b50:	40021000 	.word	0x40021000
 8003b54:	007a1200 	.word	0x007a1200
 8003b58:	003d0900 	.word	0x003d0900

08003b5c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003b5c:	b480      	push	{r7}
 8003b5e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003b60:	4b02      	ldr	r3, [pc, #8]	; (8003b6c <HAL_RCC_GetHCLKFreq+0x10>)
 8003b62:	681b      	ldr	r3, [r3, #0]
}
 8003b64:	4618      	mov	r0, r3
 8003b66:	46bd      	mov	sp, r7
 8003b68:	bc80      	pop	{r7}
 8003b6a:	4770      	bx	lr
 8003b6c:	20000008 	.word	0x20000008

08003b70 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003b70:	b580      	push	{r7, lr}
 8003b72:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003b74:	f7ff fff2 	bl	8003b5c <HAL_RCC_GetHCLKFreq>
 8003b78:	4601      	mov	r1, r0
 8003b7a:	4b05      	ldr	r3, [pc, #20]	; (8003b90 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003b7c:	685b      	ldr	r3, [r3, #4]
 8003b7e:	0a1b      	lsrs	r3, r3, #8
 8003b80:	f003 0307 	and.w	r3, r3, #7
 8003b84:	4a03      	ldr	r2, [pc, #12]	; (8003b94 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003b86:	5cd3      	ldrb	r3, [r2, r3]
 8003b88:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003b8c:	4618      	mov	r0, r3
 8003b8e:	bd80      	pop	{r7, pc}
 8003b90:	40021000 	.word	0x40021000
 8003b94:	08004ed4 	.word	0x08004ed4

08003b98 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003b98:	b580      	push	{r7, lr}
 8003b9a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003b9c:	f7ff ffde 	bl	8003b5c <HAL_RCC_GetHCLKFreq>
 8003ba0:	4601      	mov	r1, r0
 8003ba2:	4b05      	ldr	r3, [pc, #20]	; (8003bb8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003ba4:	685b      	ldr	r3, [r3, #4]
 8003ba6:	0adb      	lsrs	r3, r3, #11
 8003ba8:	f003 0307 	and.w	r3, r3, #7
 8003bac:	4a03      	ldr	r2, [pc, #12]	; (8003bbc <HAL_RCC_GetPCLK2Freq+0x24>)
 8003bae:	5cd3      	ldrb	r3, [r2, r3]
 8003bb0:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003bb4:	4618      	mov	r0, r3
 8003bb6:	bd80      	pop	{r7, pc}
 8003bb8:	40021000 	.word	0x40021000
 8003bbc:	08004ed4 	.word	0x08004ed4

08003bc0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003bc0:	b480      	push	{r7}
 8003bc2:	b085      	sub	sp, #20
 8003bc4:	af00      	add	r7, sp, #0
 8003bc6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003bc8:	4b0a      	ldr	r3, [pc, #40]	; (8003bf4 <RCC_Delay+0x34>)
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	4a0a      	ldr	r2, [pc, #40]	; (8003bf8 <RCC_Delay+0x38>)
 8003bce:	fba2 2303 	umull	r2, r3, r2, r3
 8003bd2:	0a5b      	lsrs	r3, r3, #9
 8003bd4:	687a      	ldr	r2, [r7, #4]
 8003bd6:	fb02 f303 	mul.w	r3, r2, r3
 8003bda:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003bdc:	bf00      	nop
  }
  while (Delay --);
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	1e5a      	subs	r2, r3, #1
 8003be2:	60fa      	str	r2, [r7, #12]
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d1f9      	bne.n	8003bdc <RCC_Delay+0x1c>
}
 8003be8:	bf00      	nop
 8003bea:	3714      	adds	r7, #20
 8003bec:	46bd      	mov	sp, r7
 8003bee:	bc80      	pop	{r7}
 8003bf0:	4770      	bx	lr
 8003bf2:	bf00      	nop
 8003bf4:	20000008 	.word	0x20000008
 8003bf8:	10624dd3 	.word	0x10624dd3

08003bfc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003bfc:	b580      	push	{r7, lr}
 8003bfe:	b082      	sub	sp, #8
 8003c00:	af00      	add	r7, sp, #0
 8003c02:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d101      	bne.n	8003c0e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003c0a:	2301      	movs	r3, #1
 8003c0c:	e01d      	b.n	8003c4a <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003c14:	b2db      	uxtb	r3, r3
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d106      	bne.n	8003c28 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	2200      	movs	r2, #0
 8003c1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003c22:	6878      	ldr	r0, [r7, #4]
 8003c24:	f7fe fdb4 	bl	8002790 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	2202      	movs	r2, #2
 8003c2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681a      	ldr	r2, [r3, #0]
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	3304      	adds	r3, #4
 8003c38:	4619      	mov	r1, r3
 8003c3a:	4610      	mov	r0, r2
 8003c3c:	f000 fba4 	bl	8004388 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	2201      	movs	r2, #1
 8003c44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003c48:	2300      	movs	r3, #0
}
 8003c4a:	4618      	mov	r0, r3
 8003c4c:	3708      	adds	r7, #8
 8003c4e:	46bd      	mov	sp, r7
 8003c50:	bd80      	pop	{r7, pc}

08003c52 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003c52:	b480      	push	{r7}
 8003c54:	b085      	sub	sp, #20
 8003c56:	af00      	add	r7, sp, #0
 8003c58:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	68da      	ldr	r2, [r3, #12]
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	f042 0201 	orr.w	r2, r2, #1
 8003c68:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	689b      	ldr	r3, [r3, #8]
 8003c70:	f003 0307 	and.w	r3, r3, #7
 8003c74:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	2b06      	cmp	r3, #6
 8003c7a:	d007      	beq.n	8003c8c <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	681a      	ldr	r2, [r3, #0]
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	f042 0201 	orr.w	r2, r2, #1
 8003c8a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003c8c:	2300      	movs	r3, #0
}
 8003c8e:	4618      	mov	r0, r3
 8003c90:	3714      	adds	r7, #20
 8003c92:	46bd      	mov	sp, r7
 8003c94:	bc80      	pop	{r7}
 8003c96:	4770      	bx	lr

08003c98 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8003c98:	b480      	push	{r7}
 8003c9a:	b083      	sub	sp, #12
 8003c9c:	af00      	add	r7, sp, #0
 8003c9e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	68da      	ldr	r2, [r3, #12]
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	f022 0201 	bic.w	r2, r2, #1
 8003cae:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	6a1a      	ldr	r2, [r3, #32]
 8003cb6:	f241 1311 	movw	r3, #4369	; 0x1111
 8003cba:	4013      	ands	r3, r2
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d10f      	bne.n	8003ce0 <HAL_TIM_Base_Stop_IT+0x48>
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	6a1a      	ldr	r2, [r3, #32]
 8003cc6:	f240 4344 	movw	r3, #1092	; 0x444
 8003cca:	4013      	ands	r3, r2
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d107      	bne.n	8003ce0 <HAL_TIM_Base_Stop_IT+0x48>
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	681a      	ldr	r2, [r3, #0]
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	f022 0201 	bic.w	r2, r2, #1
 8003cde:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8003ce0:	2300      	movs	r3, #0
}
 8003ce2:	4618      	mov	r0, r3
 8003ce4:	370c      	adds	r7, #12
 8003ce6:	46bd      	mov	sp, r7
 8003ce8:	bc80      	pop	{r7}
 8003cea:	4770      	bx	lr

08003cec <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003cec:	b580      	push	{r7, lr}
 8003cee:	b082      	sub	sp, #8
 8003cf0:	af00      	add	r7, sp, #0
 8003cf2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d101      	bne.n	8003cfe <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003cfa:	2301      	movs	r3, #1
 8003cfc:	e01d      	b.n	8003d3a <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d04:	b2db      	uxtb	r3, r3
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d106      	bne.n	8003d18 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	2200      	movs	r2, #0
 8003d0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003d12:	6878      	ldr	r0, [r7, #4]
 8003d14:	f7fe fd1e 	bl	8002754 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	2202      	movs	r2, #2
 8003d1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681a      	ldr	r2, [r3, #0]
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	3304      	adds	r3, #4
 8003d28:	4619      	mov	r1, r3
 8003d2a:	4610      	mov	r0, r2
 8003d2c:	f000 fb2c 	bl	8004388 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	2201      	movs	r2, #1
 8003d34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003d38:	2300      	movs	r3, #0
}
 8003d3a:	4618      	mov	r0, r3
 8003d3c:	3708      	adds	r7, #8
 8003d3e:	46bd      	mov	sp, r7
 8003d40:	bd80      	pop	{r7, pc}
	...

08003d44 <HAL_TIM_PWM_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003d44:	b580      	push	{r7, lr}
 8003d46:	b084      	sub	sp, #16
 8003d48:	af00      	add	r7, sp, #0
 8003d4a:	6078      	str	r0, [r7, #4]
 8003d4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8003d4e:	683b      	ldr	r3, [r7, #0]
 8003d50:	2b0c      	cmp	r3, #12
 8003d52:	d841      	bhi.n	8003dd8 <HAL_TIM_PWM_Start_IT+0x94>
 8003d54:	a201      	add	r2, pc, #4	; (adr r2, 8003d5c <HAL_TIM_PWM_Start_IT+0x18>)
 8003d56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d5a:	bf00      	nop
 8003d5c:	08003d91 	.word	0x08003d91
 8003d60:	08003dd9 	.word	0x08003dd9
 8003d64:	08003dd9 	.word	0x08003dd9
 8003d68:	08003dd9 	.word	0x08003dd9
 8003d6c:	08003da3 	.word	0x08003da3
 8003d70:	08003dd9 	.word	0x08003dd9
 8003d74:	08003dd9 	.word	0x08003dd9
 8003d78:	08003dd9 	.word	0x08003dd9
 8003d7c:	08003db5 	.word	0x08003db5
 8003d80:	08003dd9 	.word	0x08003dd9
 8003d84:	08003dd9 	.word	0x08003dd9
 8003d88:	08003dd9 	.word	0x08003dd9
 8003d8c:	08003dc7 	.word	0x08003dc7
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	68da      	ldr	r2, [r3, #12]
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	f042 0202 	orr.w	r2, r2, #2
 8003d9e:	60da      	str	r2, [r3, #12]
      break;
 8003da0:	e01b      	b.n	8003dda <HAL_TIM_PWM_Start_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	68da      	ldr	r2, [r3, #12]
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	f042 0204 	orr.w	r2, r2, #4
 8003db0:	60da      	str	r2, [r3, #12]
      break;
 8003db2:	e012      	b.n	8003dda <HAL_TIM_PWM_Start_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	68da      	ldr	r2, [r3, #12]
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	f042 0208 	orr.w	r2, r2, #8
 8003dc2:	60da      	str	r2, [r3, #12]
      break;
 8003dc4:	e009      	b.n	8003dda <HAL_TIM_PWM_Start_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	68da      	ldr	r2, [r3, #12]
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	f042 0210 	orr.w	r2, r2, #16
 8003dd4:	60da      	str	r2, [r3, #12]
      break;
 8003dd6:	e000      	b.n	8003dda <HAL_TIM_PWM_Start_IT+0x96>
    }

    default:
      break;
 8003dd8:	bf00      	nop
  }

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	2201      	movs	r2, #1
 8003de0:	6839      	ldr	r1, [r7, #0]
 8003de2:	4618      	mov	r0, r3
 8003de4:	f000 fd50 	bl	8004888 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	4a10      	ldr	r2, [pc, #64]	; (8003e30 <HAL_TIM_PWM_Start_IT+0xec>)
 8003dee:	4293      	cmp	r3, r2
 8003df0:	d107      	bne.n	8003e02 <HAL_TIM_PWM_Start_IT+0xbe>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003e00:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	689b      	ldr	r3, [r3, #8]
 8003e08:	f003 0307 	and.w	r3, r3, #7
 8003e0c:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	2b06      	cmp	r3, #6
 8003e12:	d007      	beq.n	8003e24 <HAL_TIM_PWM_Start_IT+0xe0>
  {
    __HAL_TIM_ENABLE(htim);
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	681a      	ldr	r2, [r3, #0]
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	f042 0201 	orr.w	r2, r2, #1
 8003e22:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003e24:	2300      	movs	r3, #0
}
 8003e26:	4618      	mov	r0, r3
 8003e28:	3710      	adds	r7, #16
 8003e2a:	46bd      	mov	sp, r7
 8003e2c:	bd80      	pop	{r7, pc}
 8003e2e:	bf00      	nop
 8003e30:	40012c00 	.word	0x40012c00

08003e34 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003e34:	b580      	push	{r7, lr}
 8003e36:	b082      	sub	sp, #8
 8003e38:	af00      	add	r7, sp, #0
 8003e3a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	691b      	ldr	r3, [r3, #16]
 8003e42:	f003 0302 	and.w	r3, r3, #2
 8003e46:	2b02      	cmp	r3, #2
 8003e48:	d122      	bne.n	8003e90 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	68db      	ldr	r3, [r3, #12]
 8003e50:	f003 0302 	and.w	r3, r3, #2
 8003e54:	2b02      	cmp	r3, #2
 8003e56:	d11b      	bne.n	8003e90 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	f06f 0202 	mvn.w	r2, #2
 8003e60:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	2201      	movs	r2, #1
 8003e66:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	699b      	ldr	r3, [r3, #24]
 8003e6e:	f003 0303 	and.w	r3, r3, #3
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d003      	beq.n	8003e7e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003e76:	6878      	ldr	r0, [r7, #4]
 8003e78:	f000 fa6a 	bl	8004350 <HAL_TIM_IC_CaptureCallback>
 8003e7c:	e005      	b.n	8003e8a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003e7e:	6878      	ldr	r0, [r7, #4]
 8003e80:	f000 fa5d 	bl	800433e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003e84:	6878      	ldr	r0, [r7, #4]
 8003e86:	f000 fa6c 	bl	8004362 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	2200      	movs	r2, #0
 8003e8e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	691b      	ldr	r3, [r3, #16]
 8003e96:	f003 0304 	and.w	r3, r3, #4
 8003e9a:	2b04      	cmp	r3, #4
 8003e9c:	d122      	bne.n	8003ee4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	68db      	ldr	r3, [r3, #12]
 8003ea4:	f003 0304 	and.w	r3, r3, #4
 8003ea8:	2b04      	cmp	r3, #4
 8003eaa:	d11b      	bne.n	8003ee4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	f06f 0204 	mvn.w	r2, #4
 8003eb4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	2202      	movs	r2, #2
 8003eba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	699b      	ldr	r3, [r3, #24]
 8003ec2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d003      	beq.n	8003ed2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003eca:	6878      	ldr	r0, [r7, #4]
 8003ecc:	f000 fa40 	bl	8004350 <HAL_TIM_IC_CaptureCallback>
 8003ed0:	e005      	b.n	8003ede <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003ed2:	6878      	ldr	r0, [r7, #4]
 8003ed4:	f000 fa33 	bl	800433e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003ed8:	6878      	ldr	r0, [r7, #4]
 8003eda:	f000 fa42 	bl	8004362 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	2200      	movs	r2, #0
 8003ee2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	691b      	ldr	r3, [r3, #16]
 8003eea:	f003 0308 	and.w	r3, r3, #8
 8003eee:	2b08      	cmp	r3, #8
 8003ef0:	d122      	bne.n	8003f38 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	68db      	ldr	r3, [r3, #12]
 8003ef8:	f003 0308 	and.w	r3, r3, #8
 8003efc:	2b08      	cmp	r3, #8
 8003efe:	d11b      	bne.n	8003f38 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	f06f 0208 	mvn.w	r2, #8
 8003f08:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	2204      	movs	r2, #4
 8003f0e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	69db      	ldr	r3, [r3, #28]
 8003f16:	f003 0303 	and.w	r3, r3, #3
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d003      	beq.n	8003f26 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003f1e:	6878      	ldr	r0, [r7, #4]
 8003f20:	f000 fa16 	bl	8004350 <HAL_TIM_IC_CaptureCallback>
 8003f24:	e005      	b.n	8003f32 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003f26:	6878      	ldr	r0, [r7, #4]
 8003f28:	f000 fa09 	bl	800433e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003f2c:	6878      	ldr	r0, [r7, #4]
 8003f2e:	f000 fa18 	bl	8004362 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	2200      	movs	r2, #0
 8003f36:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	691b      	ldr	r3, [r3, #16]
 8003f3e:	f003 0310 	and.w	r3, r3, #16
 8003f42:	2b10      	cmp	r3, #16
 8003f44:	d122      	bne.n	8003f8c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	68db      	ldr	r3, [r3, #12]
 8003f4c:	f003 0310 	and.w	r3, r3, #16
 8003f50:	2b10      	cmp	r3, #16
 8003f52:	d11b      	bne.n	8003f8c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	f06f 0210 	mvn.w	r2, #16
 8003f5c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	2208      	movs	r2, #8
 8003f62:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	69db      	ldr	r3, [r3, #28]
 8003f6a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d003      	beq.n	8003f7a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003f72:	6878      	ldr	r0, [r7, #4]
 8003f74:	f000 f9ec 	bl	8004350 <HAL_TIM_IC_CaptureCallback>
 8003f78:	e005      	b.n	8003f86 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003f7a:	6878      	ldr	r0, [r7, #4]
 8003f7c:	f000 f9df 	bl	800433e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003f80:	6878      	ldr	r0, [r7, #4]
 8003f82:	f000 f9ee 	bl	8004362 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	2200      	movs	r2, #0
 8003f8a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	691b      	ldr	r3, [r3, #16]
 8003f92:	f003 0301 	and.w	r3, r3, #1
 8003f96:	2b01      	cmp	r3, #1
 8003f98:	d10e      	bne.n	8003fb8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	68db      	ldr	r3, [r3, #12]
 8003fa0:	f003 0301 	and.w	r3, r3, #1
 8003fa4:	2b01      	cmp	r3, #1
 8003fa6:	d107      	bne.n	8003fb8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	f06f 0201 	mvn.w	r2, #1
 8003fb0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003fb2:	6878      	ldr	r0, [r7, #4]
 8003fb4:	f7fd fc58 	bl	8001868 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	691b      	ldr	r3, [r3, #16]
 8003fbe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003fc2:	2b80      	cmp	r3, #128	; 0x80
 8003fc4:	d10e      	bne.n	8003fe4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	68db      	ldr	r3, [r3, #12]
 8003fcc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003fd0:	2b80      	cmp	r3, #128	; 0x80
 8003fd2:	d107      	bne.n	8003fe4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003fdc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003fde:	6878      	ldr	r0, [r7, #4]
 8003fe0:	f000 fd14 	bl	8004a0c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	691b      	ldr	r3, [r3, #16]
 8003fea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003fee:	2b40      	cmp	r3, #64	; 0x40
 8003ff0:	d10e      	bne.n	8004010 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	68db      	ldr	r3, [r3, #12]
 8003ff8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ffc:	2b40      	cmp	r3, #64	; 0x40
 8003ffe:	d107      	bne.n	8004010 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004008:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800400a:	6878      	ldr	r0, [r7, #4]
 800400c:	f000 f9b2 	bl	8004374 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	691b      	ldr	r3, [r3, #16]
 8004016:	f003 0320 	and.w	r3, r3, #32
 800401a:	2b20      	cmp	r3, #32
 800401c:	d10e      	bne.n	800403c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	68db      	ldr	r3, [r3, #12]
 8004024:	f003 0320 	and.w	r3, r3, #32
 8004028:	2b20      	cmp	r3, #32
 800402a:	d107      	bne.n	800403c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	f06f 0220 	mvn.w	r2, #32
 8004034:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004036:	6878      	ldr	r0, [r7, #4]
 8004038:	f000 fcdf 	bl	80049fa <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800403c:	bf00      	nop
 800403e:	3708      	adds	r7, #8
 8004040:	46bd      	mov	sp, r7
 8004042:	bd80      	pop	{r7, pc}

08004044 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004044:	b580      	push	{r7, lr}
 8004046:	b084      	sub	sp, #16
 8004048:	af00      	add	r7, sp, #0
 800404a:	60f8      	str	r0, [r7, #12]
 800404c:	60b9      	str	r1, [r7, #8]
 800404e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004056:	2b01      	cmp	r3, #1
 8004058:	d101      	bne.n	800405e <HAL_TIM_PWM_ConfigChannel+0x1a>
 800405a:	2302      	movs	r3, #2
 800405c:	e0b4      	b.n	80041c8 <HAL_TIM_PWM_ConfigChannel+0x184>
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	2201      	movs	r2, #1
 8004062:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	2202      	movs	r2, #2
 800406a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	2b0c      	cmp	r3, #12
 8004072:	f200 809f 	bhi.w	80041b4 <HAL_TIM_PWM_ConfigChannel+0x170>
 8004076:	a201      	add	r2, pc, #4	; (adr r2, 800407c <HAL_TIM_PWM_ConfigChannel+0x38>)
 8004078:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800407c:	080040b1 	.word	0x080040b1
 8004080:	080041b5 	.word	0x080041b5
 8004084:	080041b5 	.word	0x080041b5
 8004088:	080041b5 	.word	0x080041b5
 800408c:	080040f1 	.word	0x080040f1
 8004090:	080041b5 	.word	0x080041b5
 8004094:	080041b5 	.word	0x080041b5
 8004098:	080041b5 	.word	0x080041b5
 800409c:	08004133 	.word	0x08004133
 80040a0:	080041b5 	.word	0x080041b5
 80040a4:	080041b5 	.word	0x080041b5
 80040a8:	080041b5 	.word	0x080041b5
 80040ac:	08004173 	.word	0x08004173
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	68b9      	ldr	r1, [r7, #8]
 80040b6:	4618      	mov	r0, r3
 80040b8:	f000 f9c8 	bl	800444c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	699a      	ldr	r2, [r3, #24]
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	f042 0208 	orr.w	r2, r2, #8
 80040ca:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	699a      	ldr	r2, [r3, #24]
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	f022 0204 	bic.w	r2, r2, #4
 80040da:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	6999      	ldr	r1, [r3, #24]
 80040e2:	68bb      	ldr	r3, [r7, #8]
 80040e4:	691a      	ldr	r2, [r3, #16]
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	430a      	orrs	r2, r1
 80040ec:	619a      	str	r2, [r3, #24]
      break;
 80040ee:	e062      	b.n	80041b6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	68b9      	ldr	r1, [r7, #8]
 80040f6:	4618      	mov	r0, r3
 80040f8:	f000 fa0e 	bl	8004518 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	699a      	ldr	r2, [r3, #24]
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800410a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	699a      	ldr	r2, [r3, #24]
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800411a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	6999      	ldr	r1, [r3, #24]
 8004122:	68bb      	ldr	r3, [r7, #8]
 8004124:	691b      	ldr	r3, [r3, #16]
 8004126:	021a      	lsls	r2, r3, #8
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	430a      	orrs	r2, r1
 800412e:	619a      	str	r2, [r3, #24]
      break;
 8004130:	e041      	b.n	80041b6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	68b9      	ldr	r1, [r7, #8]
 8004138:	4618      	mov	r0, r3
 800413a:	f000 fa57 	bl	80045ec <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	69da      	ldr	r2, [r3, #28]
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	f042 0208 	orr.w	r2, r2, #8
 800414c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	69da      	ldr	r2, [r3, #28]
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	f022 0204 	bic.w	r2, r2, #4
 800415c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	69d9      	ldr	r1, [r3, #28]
 8004164:	68bb      	ldr	r3, [r7, #8]
 8004166:	691a      	ldr	r2, [r3, #16]
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	430a      	orrs	r2, r1
 800416e:	61da      	str	r2, [r3, #28]
      break;
 8004170:	e021      	b.n	80041b6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	68b9      	ldr	r1, [r7, #8]
 8004178:	4618      	mov	r0, r3
 800417a:	f000 faa1 	bl	80046c0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	69da      	ldr	r2, [r3, #28]
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800418c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	69da      	ldr	r2, [r3, #28]
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800419c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	69d9      	ldr	r1, [r3, #28]
 80041a4:	68bb      	ldr	r3, [r7, #8]
 80041a6:	691b      	ldr	r3, [r3, #16]
 80041a8:	021a      	lsls	r2, r3, #8
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	430a      	orrs	r2, r1
 80041b0:	61da      	str	r2, [r3, #28]
      break;
 80041b2:	e000      	b.n	80041b6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 80041b4:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	2201      	movs	r2, #1
 80041ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	2200      	movs	r2, #0
 80041c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80041c6:	2300      	movs	r3, #0
}
 80041c8:	4618      	mov	r0, r3
 80041ca:	3710      	adds	r7, #16
 80041cc:	46bd      	mov	sp, r7
 80041ce:	bd80      	pop	{r7, pc}

080041d0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80041d0:	b580      	push	{r7, lr}
 80041d2:	b084      	sub	sp, #16
 80041d4:	af00      	add	r7, sp, #0
 80041d6:	6078      	str	r0, [r7, #4]
 80041d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80041e0:	2b01      	cmp	r3, #1
 80041e2:	d101      	bne.n	80041e8 <HAL_TIM_ConfigClockSource+0x18>
 80041e4:	2302      	movs	r3, #2
 80041e6:	e0a6      	b.n	8004336 <HAL_TIM_ConfigClockSource+0x166>
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	2201      	movs	r2, #1
 80041ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	2202      	movs	r2, #2
 80041f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	689b      	ldr	r3, [r3, #8]
 80041fe:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004206:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800420e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	68fa      	ldr	r2, [r7, #12]
 8004216:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004218:	683b      	ldr	r3, [r7, #0]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	2b40      	cmp	r3, #64	; 0x40
 800421e:	d067      	beq.n	80042f0 <HAL_TIM_ConfigClockSource+0x120>
 8004220:	2b40      	cmp	r3, #64	; 0x40
 8004222:	d80b      	bhi.n	800423c <HAL_TIM_ConfigClockSource+0x6c>
 8004224:	2b10      	cmp	r3, #16
 8004226:	d073      	beq.n	8004310 <HAL_TIM_ConfigClockSource+0x140>
 8004228:	2b10      	cmp	r3, #16
 800422a:	d802      	bhi.n	8004232 <HAL_TIM_ConfigClockSource+0x62>
 800422c:	2b00      	cmp	r3, #0
 800422e:	d06f      	beq.n	8004310 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8004230:	e078      	b.n	8004324 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8004232:	2b20      	cmp	r3, #32
 8004234:	d06c      	beq.n	8004310 <HAL_TIM_ConfigClockSource+0x140>
 8004236:	2b30      	cmp	r3, #48	; 0x30
 8004238:	d06a      	beq.n	8004310 <HAL_TIM_ConfigClockSource+0x140>
      break;
 800423a:	e073      	b.n	8004324 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800423c:	2b70      	cmp	r3, #112	; 0x70
 800423e:	d00d      	beq.n	800425c <HAL_TIM_ConfigClockSource+0x8c>
 8004240:	2b70      	cmp	r3, #112	; 0x70
 8004242:	d804      	bhi.n	800424e <HAL_TIM_ConfigClockSource+0x7e>
 8004244:	2b50      	cmp	r3, #80	; 0x50
 8004246:	d033      	beq.n	80042b0 <HAL_TIM_ConfigClockSource+0xe0>
 8004248:	2b60      	cmp	r3, #96	; 0x60
 800424a:	d041      	beq.n	80042d0 <HAL_TIM_ConfigClockSource+0x100>
      break;
 800424c:	e06a      	b.n	8004324 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800424e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004252:	d066      	beq.n	8004322 <HAL_TIM_ConfigClockSource+0x152>
 8004254:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004258:	d017      	beq.n	800428a <HAL_TIM_ConfigClockSource+0xba>
      break;
 800425a:	e063      	b.n	8004324 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	6818      	ldr	r0, [r3, #0]
 8004260:	683b      	ldr	r3, [r7, #0]
 8004262:	6899      	ldr	r1, [r3, #8]
 8004264:	683b      	ldr	r3, [r7, #0]
 8004266:	685a      	ldr	r2, [r3, #4]
 8004268:	683b      	ldr	r3, [r7, #0]
 800426a:	68db      	ldr	r3, [r3, #12]
 800426c:	f000 faed 	bl	800484a <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	689b      	ldr	r3, [r3, #8]
 8004276:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800427e:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	68fa      	ldr	r2, [r7, #12]
 8004286:	609a      	str	r2, [r3, #8]
      break;
 8004288:	e04c      	b.n	8004324 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	6818      	ldr	r0, [r3, #0]
 800428e:	683b      	ldr	r3, [r7, #0]
 8004290:	6899      	ldr	r1, [r3, #8]
 8004292:	683b      	ldr	r3, [r7, #0]
 8004294:	685a      	ldr	r2, [r3, #4]
 8004296:	683b      	ldr	r3, [r7, #0]
 8004298:	68db      	ldr	r3, [r3, #12]
 800429a:	f000 fad6 	bl	800484a <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	689a      	ldr	r2, [r3, #8]
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80042ac:	609a      	str	r2, [r3, #8]
      break;
 80042ae:	e039      	b.n	8004324 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	6818      	ldr	r0, [r3, #0]
 80042b4:	683b      	ldr	r3, [r7, #0]
 80042b6:	6859      	ldr	r1, [r3, #4]
 80042b8:	683b      	ldr	r3, [r7, #0]
 80042ba:	68db      	ldr	r3, [r3, #12]
 80042bc:	461a      	mov	r2, r3
 80042be:	f000 fa4d 	bl	800475c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	2150      	movs	r1, #80	; 0x50
 80042c8:	4618      	mov	r0, r3
 80042ca:	f000 faa4 	bl	8004816 <TIM_ITRx_SetConfig>
      break;
 80042ce:	e029      	b.n	8004324 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	6818      	ldr	r0, [r3, #0]
 80042d4:	683b      	ldr	r3, [r7, #0]
 80042d6:	6859      	ldr	r1, [r3, #4]
 80042d8:	683b      	ldr	r3, [r7, #0]
 80042da:	68db      	ldr	r3, [r3, #12]
 80042dc:	461a      	mov	r2, r3
 80042de:	f000 fa6b 	bl	80047b8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	2160      	movs	r1, #96	; 0x60
 80042e8:	4618      	mov	r0, r3
 80042ea:	f000 fa94 	bl	8004816 <TIM_ITRx_SetConfig>
      break;
 80042ee:	e019      	b.n	8004324 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	6818      	ldr	r0, [r3, #0]
 80042f4:	683b      	ldr	r3, [r7, #0]
 80042f6:	6859      	ldr	r1, [r3, #4]
 80042f8:	683b      	ldr	r3, [r7, #0]
 80042fa:	68db      	ldr	r3, [r3, #12]
 80042fc:	461a      	mov	r2, r3
 80042fe:	f000 fa2d 	bl	800475c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	2140      	movs	r1, #64	; 0x40
 8004308:	4618      	mov	r0, r3
 800430a:	f000 fa84 	bl	8004816 <TIM_ITRx_SetConfig>
      break;
 800430e:	e009      	b.n	8004324 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681a      	ldr	r2, [r3, #0]
 8004314:	683b      	ldr	r3, [r7, #0]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	4619      	mov	r1, r3
 800431a:	4610      	mov	r0, r2
 800431c:	f000 fa7b 	bl	8004816 <TIM_ITRx_SetConfig>
      break;
 8004320:	e000      	b.n	8004324 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8004322:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	2201      	movs	r2, #1
 8004328:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	2200      	movs	r2, #0
 8004330:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004334:	2300      	movs	r3, #0
}
 8004336:	4618      	mov	r0, r3
 8004338:	3710      	adds	r7, #16
 800433a:	46bd      	mov	sp, r7
 800433c:	bd80      	pop	{r7, pc}

0800433e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800433e:	b480      	push	{r7}
 8004340:	b083      	sub	sp, #12
 8004342:	af00      	add	r7, sp, #0
 8004344:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004346:	bf00      	nop
 8004348:	370c      	adds	r7, #12
 800434a:	46bd      	mov	sp, r7
 800434c:	bc80      	pop	{r7}
 800434e:	4770      	bx	lr

08004350 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004350:	b480      	push	{r7}
 8004352:	b083      	sub	sp, #12
 8004354:	af00      	add	r7, sp, #0
 8004356:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004358:	bf00      	nop
 800435a:	370c      	adds	r7, #12
 800435c:	46bd      	mov	sp, r7
 800435e:	bc80      	pop	{r7}
 8004360:	4770      	bx	lr

08004362 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004362:	b480      	push	{r7}
 8004364:	b083      	sub	sp, #12
 8004366:	af00      	add	r7, sp, #0
 8004368:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800436a:	bf00      	nop
 800436c:	370c      	adds	r7, #12
 800436e:	46bd      	mov	sp, r7
 8004370:	bc80      	pop	{r7}
 8004372:	4770      	bx	lr

08004374 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004374:	b480      	push	{r7}
 8004376:	b083      	sub	sp, #12
 8004378:	af00      	add	r7, sp, #0
 800437a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800437c:	bf00      	nop
 800437e:	370c      	adds	r7, #12
 8004380:	46bd      	mov	sp, r7
 8004382:	bc80      	pop	{r7}
 8004384:	4770      	bx	lr
	...

08004388 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004388:	b480      	push	{r7}
 800438a:	b085      	sub	sp, #20
 800438c:	af00      	add	r7, sp, #0
 800438e:	6078      	str	r0, [r7, #4]
 8004390:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	4a29      	ldr	r2, [pc, #164]	; (8004440 <TIM_Base_SetConfig+0xb8>)
 800439c:	4293      	cmp	r3, r2
 800439e:	d00b      	beq.n	80043b8 <TIM_Base_SetConfig+0x30>
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80043a6:	d007      	beq.n	80043b8 <TIM_Base_SetConfig+0x30>
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	4a26      	ldr	r2, [pc, #152]	; (8004444 <TIM_Base_SetConfig+0xbc>)
 80043ac:	4293      	cmp	r3, r2
 80043ae:	d003      	beq.n	80043b8 <TIM_Base_SetConfig+0x30>
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	4a25      	ldr	r2, [pc, #148]	; (8004448 <TIM_Base_SetConfig+0xc0>)
 80043b4:	4293      	cmp	r3, r2
 80043b6:	d108      	bne.n	80043ca <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80043be:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80043c0:	683b      	ldr	r3, [r7, #0]
 80043c2:	685b      	ldr	r3, [r3, #4]
 80043c4:	68fa      	ldr	r2, [r7, #12]
 80043c6:	4313      	orrs	r3, r2
 80043c8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	4a1c      	ldr	r2, [pc, #112]	; (8004440 <TIM_Base_SetConfig+0xb8>)
 80043ce:	4293      	cmp	r3, r2
 80043d0:	d00b      	beq.n	80043ea <TIM_Base_SetConfig+0x62>
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80043d8:	d007      	beq.n	80043ea <TIM_Base_SetConfig+0x62>
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	4a19      	ldr	r2, [pc, #100]	; (8004444 <TIM_Base_SetConfig+0xbc>)
 80043de:	4293      	cmp	r3, r2
 80043e0:	d003      	beq.n	80043ea <TIM_Base_SetConfig+0x62>
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	4a18      	ldr	r2, [pc, #96]	; (8004448 <TIM_Base_SetConfig+0xc0>)
 80043e6:	4293      	cmp	r3, r2
 80043e8:	d108      	bne.n	80043fc <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80043f0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80043f2:	683b      	ldr	r3, [r7, #0]
 80043f4:	68db      	ldr	r3, [r3, #12]
 80043f6:	68fa      	ldr	r2, [r7, #12]
 80043f8:	4313      	orrs	r3, r2
 80043fa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004402:	683b      	ldr	r3, [r7, #0]
 8004404:	695b      	ldr	r3, [r3, #20]
 8004406:	4313      	orrs	r3, r2
 8004408:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	68fa      	ldr	r2, [r7, #12]
 800440e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004410:	683b      	ldr	r3, [r7, #0]
 8004412:	689a      	ldr	r2, [r3, #8]
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004418:	683b      	ldr	r3, [r7, #0]
 800441a:	681a      	ldr	r2, [r3, #0]
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	4a07      	ldr	r2, [pc, #28]	; (8004440 <TIM_Base_SetConfig+0xb8>)
 8004424:	4293      	cmp	r3, r2
 8004426:	d103      	bne.n	8004430 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004428:	683b      	ldr	r3, [r7, #0]
 800442a:	691a      	ldr	r2, [r3, #16]
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	2201      	movs	r2, #1
 8004434:	615a      	str	r2, [r3, #20]
}
 8004436:	bf00      	nop
 8004438:	3714      	adds	r7, #20
 800443a:	46bd      	mov	sp, r7
 800443c:	bc80      	pop	{r7}
 800443e:	4770      	bx	lr
 8004440:	40012c00 	.word	0x40012c00
 8004444:	40000400 	.word	0x40000400
 8004448:	40000800 	.word	0x40000800

0800444c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800444c:	b480      	push	{r7}
 800444e:	b087      	sub	sp, #28
 8004450:	af00      	add	r7, sp, #0
 8004452:	6078      	str	r0, [r7, #4]
 8004454:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	6a1b      	ldr	r3, [r3, #32]
 800445a:	f023 0201 	bic.w	r2, r3, #1
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	6a1b      	ldr	r3, [r3, #32]
 8004466:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	685b      	ldr	r3, [r3, #4]
 800446c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	699b      	ldr	r3, [r3, #24]
 8004472:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800447a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	f023 0303 	bic.w	r3, r3, #3
 8004482:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004484:	683b      	ldr	r3, [r7, #0]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	68fa      	ldr	r2, [r7, #12]
 800448a:	4313      	orrs	r3, r2
 800448c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800448e:	697b      	ldr	r3, [r7, #20]
 8004490:	f023 0302 	bic.w	r3, r3, #2
 8004494:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004496:	683b      	ldr	r3, [r7, #0]
 8004498:	689b      	ldr	r3, [r3, #8]
 800449a:	697a      	ldr	r2, [r7, #20]
 800449c:	4313      	orrs	r3, r2
 800449e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	4a1c      	ldr	r2, [pc, #112]	; (8004514 <TIM_OC1_SetConfig+0xc8>)
 80044a4:	4293      	cmp	r3, r2
 80044a6:	d10c      	bne.n	80044c2 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80044a8:	697b      	ldr	r3, [r7, #20]
 80044aa:	f023 0308 	bic.w	r3, r3, #8
 80044ae:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80044b0:	683b      	ldr	r3, [r7, #0]
 80044b2:	68db      	ldr	r3, [r3, #12]
 80044b4:	697a      	ldr	r2, [r7, #20]
 80044b6:	4313      	orrs	r3, r2
 80044b8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80044ba:	697b      	ldr	r3, [r7, #20]
 80044bc:	f023 0304 	bic.w	r3, r3, #4
 80044c0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	4a13      	ldr	r2, [pc, #76]	; (8004514 <TIM_OC1_SetConfig+0xc8>)
 80044c6:	4293      	cmp	r3, r2
 80044c8:	d111      	bne.n	80044ee <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80044ca:	693b      	ldr	r3, [r7, #16]
 80044cc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80044d0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80044d2:	693b      	ldr	r3, [r7, #16]
 80044d4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80044d8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80044da:	683b      	ldr	r3, [r7, #0]
 80044dc:	695b      	ldr	r3, [r3, #20]
 80044de:	693a      	ldr	r2, [r7, #16]
 80044e0:	4313      	orrs	r3, r2
 80044e2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80044e4:	683b      	ldr	r3, [r7, #0]
 80044e6:	699b      	ldr	r3, [r3, #24]
 80044e8:	693a      	ldr	r2, [r7, #16]
 80044ea:	4313      	orrs	r3, r2
 80044ec:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	693a      	ldr	r2, [r7, #16]
 80044f2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	68fa      	ldr	r2, [r7, #12]
 80044f8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80044fa:	683b      	ldr	r3, [r7, #0]
 80044fc:	685a      	ldr	r2, [r3, #4]
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	697a      	ldr	r2, [r7, #20]
 8004506:	621a      	str	r2, [r3, #32]
}
 8004508:	bf00      	nop
 800450a:	371c      	adds	r7, #28
 800450c:	46bd      	mov	sp, r7
 800450e:	bc80      	pop	{r7}
 8004510:	4770      	bx	lr
 8004512:	bf00      	nop
 8004514:	40012c00 	.word	0x40012c00

08004518 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004518:	b480      	push	{r7}
 800451a:	b087      	sub	sp, #28
 800451c:	af00      	add	r7, sp, #0
 800451e:	6078      	str	r0, [r7, #4]
 8004520:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	6a1b      	ldr	r3, [r3, #32]
 8004526:	f023 0210 	bic.w	r2, r3, #16
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	6a1b      	ldr	r3, [r3, #32]
 8004532:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	685b      	ldr	r3, [r3, #4]
 8004538:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	699b      	ldr	r3, [r3, #24]
 800453e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004546:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800454e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004550:	683b      	ldr	r3, [r7, #0]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	021b      	lsls	r3, r3, #8
 8004556:	68fa      	ldr	r2, [r7, #12]
 8004558:	4313      	orrs	r3, r2
 800455a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800455c:	697b      	ldr	r3, [r7, #20]
 800455e:	f023 0320 	bic.w	r3, r3, #32
 8004562:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004564:	683b      	ldr	r3, [r7, #0]
 8004566:	689b      	ldr	r3, [r3, #8]
 8004568:	011b      	lsls	r3, r3, #4
 800456a:	697a      	ldr	r2, [r7, #20]
 800456c:	4313      	orrs	r3, r2
 800456e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	4a1d      	ldr	r2, [pc, #116]	; (80045e8 <TIM_OC2_SetConfig+0xd0>)
 8004574:	4293      	cmp	r3, r2
 8004576:	d10d      	bne.n	8004594 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004578:	697b      	ldr	r3, [r7, #20]
 800457a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800457e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004580:	683b      	ldr	r3, [r7, #0]
 8004582:	68db      	ldr	r3, [r3, #12]
 8004584:	011b      	lsls	r3, r3, #4
 8004586:	697a      	ldr	r2, [r7, #20]
 8004588:	4313      	orrs	r3, r2
 800458a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800458c:	697b      	ldr	r3, [r7, #20]
 800458e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004592:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	4a14      	ldr	r2, [pc, #80]	; (80045e8 <TIM_OC2_SetConfig+0xd0>)
 8004598:	4293      	cmp	r3, r2
 800459a:	d113      	bne.n	80045c4 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800459c:	693b      	ldr	r3, [r7, #16]
 800459e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80045a2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80045a4:	693b      	ldr	r3, [r7, #16]
 80045a6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80045aa:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80045ac:	683b      	ldr	r3, [r7, #0]
 80045ae:	695b      	ldr	r3, [r3, #20]
 80045b0:	009b      	lsls	r3, r3, #2
 80045b2:	693a      	ldr	r2, [r7, #16]
 80045b4:	4313      	orrs	r3, r2
 80045b6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80045b8:	683b      	ldr	r3, [r7, #0]
 80045ba:	699b      	ldr	r3, [r3, #24]
 80045bc:	009b      	lsls	r3, r3, #2
 80045be:	693a      	ldr	r2, [r7, #16]
 80045c0:	4313      	orrs	r3, r2
 80045c2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	693a      	ldr	r2, [r7, #16]
 80045c8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	68fa      	ldr	r2, [r7, #12]
 80045ce:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80045d0:	683b      	ldr	r3, [r7, #0]
 80045d2:	685a      	ldr	r2, [r3, #4]
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	697a      	ldr	r2, [r7, #20]
 80045dc:	621a      	str	r2, [r3, #32]
}
 80045de:	bf00      	nop
 80045e0:	371c      	adds	r7, #28
 80045e2:	46bd      	mov	sp, r7
 80045e4:	bc80      	pop	{r7}
 80045e6:	4770      	bx	lr
 80045e8:	40012c00 	.word	0x40012c00

080045ec <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80045ec:	b480      	push	{r7}
 80045ee:	b087      	sub	sp, #28
 80045f0:	af00      	add	r7, sp, #0
 80045f2:	6078      	str	r0, [r7, #4]
 80045f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	6a1b      	ldr	r3, [r3, #32]
 80045fa:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	6a1b      	ldr	r3, [r3, #32]
 8004606:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	685b      	ldr	r3, [r3, #4]
 800460c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	69db      	ldr	r3, [r3, #28]
 8004612:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800461a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	f023 0303 	bic.w	r3, r3, #3
 8004622:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004624:	683b      	ldr	r3, [r7, #0]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	68fa      	ldr	r2, [r7, #12]
 800462a:	4313      	orrs	r3, r2
 800462c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800462e:	697b      	ldr	r3, [r7, #20]
 8004630:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004634:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004636:	683b      	ldr	r3, [r7, #0]
 8004638:	689b      	ldr	r3, [r3, #8]
 800463a:	021b      	lsls	r3, r3, #8
 800463c:	697a      	ldr	r2, [r7, #20]
 800463e:	4313      	orrs	r3, r2
 8004640:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	4a1d      	ldr	r2, [pc, #116]	; (80046bc <TIM_OC3_SetConfig+0xd0>)
 8004646:	4293      	cmp	r3, r2
 8004648:	d10d      	bne.n	8004666 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800464a:	697b      	ldr	r3, [r7, #20]
 800464c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004650:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004652:	683b      	ldr	r3, [r7, #0]
 8004654:	68db      	ldr	r3, [r3, #12]
 8004656:	021b      	lsls	r3, r3, #8
 8004658:	697a      	ldr	r2, [r7, #20]
 800465a:	4313      	orrs	r3, r2
 800465c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800465e:	697b      	ldr	r3, [r7, #20]
 8004660:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004664:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	4a14      	ldr	r2, [pc, #80]	; (80046bc <TIM_OC3_SetConfig+0xd0>)
 800466a:	4293      	cmp	r3, r2
 800466c:	d113      	bne.n	8004696 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800466e:	693b      	ldr	r3, [r7, #16]
 8004670:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004674:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004676:	693b      	ldr	r3, [r7, #16]
 8004678:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800467c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800467e:	683b      	ldr	r3, [r7, #0]
 8004680:	695b      	ldr	r3, [r3, #20]
 8004682:	011b      	lsls	r3, r3, #4
 8004684:	693a      	ldr	r2, [r7, #16]
 8004686:	4313      	orrs	r3, r2
 8004688:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800468a:	683b      	ldr	r3, [r7, #0]
 800468c:	699b      	ldr	r3, [r3, #24]
 800468e:	011b      	lsls	r3, r3, #4
 8004690:	693a      	ldr	r2, [r7, #16]
 8004692:	4313      	orrs	r3, r2
 8004694:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	693a      	ldr	r2, [r7, #16]
 800469a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	68fa      	ldr	r2, [r7, #12]
 80046a0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80046a2:	683b      	ldr	r3, [r7, #0]
 80046a4:	685a      	ldr	r2, [r3, #4]
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	697a      	ldr	r2, [r7, #20]
 80046ae:	621a      	str	r2, [r3, #32]
}
 80046b0:	bf00      	nop
 80046b2:	371c      	adds	r7, #28
 80046b4:	46bd      	mov	sp, r7
 80046b6:	bc80      	pop	{r7}
 80046b8:	4770      	bx	lr
 80046ba:	bf00      	nop
 80046bc:	40012c00 	.word	0x40012c00

080046c0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80046c0:	b480      	push	{r7}
 80046c2:	b087      	sub	sp, #28
 80046c4:	af00      	add	r7, sp, #0
 80046c6:	6078      	str	r0, [r7, #4]
 80046c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	6a1b      	ldr	r3, [r3, #32]
 80046ce:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	6a1b      	ldr	r3, [r3, #32]
 80046da:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	685b      	ldr	r3, [r3, #4]
 80046e0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	69db      	ldr	r3, [r3, #28]
 80046e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80046ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80046f6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80046f8:	683b      	ldr	r3, [r7, #0]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	021b      	lsls	r3, r3, #8
 80046fe:	68fa      	ldr	r2, [r7, #12]
 8004700:	4313      	orrs	r3, r2
 8004702:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004704:	693b      	ldr	r3, [r7, #16]
 8004706:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800470a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800470c:	683b      	ldr	r3, [r7, #0]
 800470e:	689b      	ldr	r3, [r3, #8]
 8004710:	031b      	lsls	r3, r3, #12
 8004712:	693a      	ldr	r2, [r7, #16]
 8004714:	4313      	orrs	r3, r2
 8004716:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	4a0f      	ldr	r2, [pc, #60]	; (8004758 <TIM_OC4_SetConfig+0x98>)
 800471c:	4293      	cmp	r3, r2
 800471e:	d109      	bne.n	8004734 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004720:	697b      	ldr	r3, [r7, #20]
 8004722:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004726:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004728:	683b      	ldr	r3, [r7, #0]
 800472a:	695b      	ldr	r3, [r3, #20]
 800472c:	019b      	lsls	r3, r3, #6
 800472e:	697a      	ldr	r2, [r7, #20]
 8004730:	4313      	orrs	r3, r2
 8004732:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	697a      	ldr	r2, [r7, #20]
 8004738:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	68fa      	ldr	r2, [r7, #12]
 800473e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004740:	683b      	ldr	r3, [r7, #0]
 8004742:	685a      	ldr	r2, [r3, #4]
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	693a      	ldr	r2, [r7, #16]
 800474c:	621a      	str	r2, [r3, #32]
}
 800474e:	bf00      	nop
 8004750:	371c      	adds	r7, #28
 8004752:	46bd      	mov	sp, r7
 8004754:	bc80      	pop	{r7}
 8004756:	4770      	bx	lr
 8004758:	40012c00 	.word	0x40012c00

0800475c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800475c:	b480      	push	{r7}
 800475e:	b087      	sub	sp, #28
 8004760:	af00      	add	r7, sp, #0
 8004762:	60f8      	str	r0, [r7, #12]
 8004764:	60b9      	str	r1, [r7, #8]
 8004766:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	6a1b      	ldr	r3, [r3, #32]
 800476c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	6a1b      	ldr	r3, [r3, #32]
 8004772:	f023 0201 	bic.w	r2, r3, #1
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	699b      	ldr	r3, [r3, #24]
 800477e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004780:	693b      	ldr	r3, [r7, #16]
 8004782:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004786:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	011b      	lsls	r3, r3, #4
 800478c:	693a      	ldr	r2, [r7, #16]
 800478e:	4313      	orrs	r3, r2
 8004790:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004792:	697b      	ldr	r3, [r7, #20]
 8004794:	f023 030a 	bic.w	r3, r3, #10
 8004798:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800479a:	697a      	ldr	r2, [r7, #20]
 800479c:	68bb      	ldr	r3, [r7, #8]
 800479e:	4313      	orrs	r3, r2
 80047a0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	693a      	ldr	r2, [r7, #16]
 80047a6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	697a      	ldr	r2, [r7, #20]
 80047ac:	621a      	str	r2, [r3, #32]
}
 80047ae:	bf00      	nop
 80047b0:	371c      	adds	r7, #28
 80047b2:	46bd      	mov	sp, r7
 80047b4:	bc80      	pop	{r7}
 80047b6:	4770      	bx	lr

080047b8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80047b8:	b480      	push	{r7}
 80047ba:	b087      	sub	sp, #28
 80047bc:	af00      	add	r7, sp, #0
 80047be:	60f8      	str	r0, [r7, #12]
 80047c0:	60b9      	str	r1, [r7, #8]
 80047c2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	6a1b      	ldr	r3, [r3, #32]
 80047c8:	f023 0210 	bic.w	r2, r3, #16
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	699b      	ldr	r3, [r3, #24]
 80047d4:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	6a1b      	ldr	r3, [r3, #32]
 80047da:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80047dc:	697b      	ldr	r3, [r7, #20]
 80047de:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80047e2:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	031b      	lsls	r3, r3, #12
 80047e8:	697a      	ldr	r2, [r7, #20]
 80047ea:	4313      	orrs	r3, r2
 80047ec:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80047ee:	693b      	ldr	r3, [r7, #16]
 80047f0:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80047f4:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80047f6:	68bb      	ldr	r3, [r7, #8]
 80047f8:	011b      	lsls	r3, r3, #4
 80047fa:	693a      	ldr	r2, [r7, #16]
 80047fc:	4313      	orrs	r3, r2
 80047fe:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	697a      	ldr	r2, [r7, #20]
 8004804:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	693a      	ldr	r2, [r7, #16]
 800480a:	621a      	str	r2, [r3, #32]
}
 800480c:	bf00      	nop
 800480e:	371c      	adds	r7, #28
 8004810:	46bd      	mov	sp, r7
 8004812:	bc80      	pop	{r7}
 8004814:	4770      	bx	lr

08004816 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004816:	b480      	push	{r7}
 8004818:	b085      	sub	sp, #20
 800481a:	af00      	add	r7, sp, #0
 800481c:	6078      	str	r0, [r7, #4]
 800481e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	689b      	ldr	r3, [r3, #8]
 8004824:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800482c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800482e:	683a      	ldr	r2, [r7, #0]
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	4313      	orrs	r3, r2
 8004834:	f043 0307 	orr.w	r3, r3, #7
 8004838:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	68fa      	ldr	r2, [r7, #12]
 800483e:	609a      	str	r2, [r3, #8]
}
 8004840:	bf00      	nop
 8004842:	3714      	adds	r7, #20
 8004844:	46bd      	mov	sp, r7
 8004846:	bc80      	pop	{r7}
 8004848:	4770      	bx	lr

0800484a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800484a:	b480      	push	{r7}
 800484c:	b087      	sub	sp, #28
 800484e:	af00      	add	r7, sp, #0
 8004850:	60f8      	str	r0, [r7, #12]
 8004852:	60b9      	str	r1, [r7, #8]
 8004854:	607a      	str	r2, [r7, #4]
 8004856:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	689b      	ldr	r3, [r3, #8]
 800485c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800485e:	697b      	ldr	r3, [r7, #20]
 8004860:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004864:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004866:	683b      	ldr	r3, [r7, #0]
 8004868:	021a      	lsls	r2, r3, #8
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	431a      	orrs	r2, r3
 800486e:	68bb      	ldr	r3, [r7, #8]
 8004870:	4313      	orrs	r3, r2
 8004872:	697a      	ldr	r2, [r7, #20]
 8004874:	4313      	orrs	r3, r2
 8004876:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	697a      	ldr	r2, [r7, #20]
 800487c:	609a      	str	r2, [r3, #8]
}
 800487e:	bf00      	nop
 8004880:	371c      	adds	r7, #28
 8004882:	46bd      	mov	sp, r7
 8004884:	bc80      	pop	{r7}
 8004886:	4770      	bx	lr

08004888 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004888:	b480      	push	{r7}
 800488a:	b087      	sub	sp, #28
 800488c:	af00      	add	r7, sp, #0
 800488e:	60f8      	str	r0, [r7, #12]
 8004890:	60b9      	str	r1, [r7, #8]
 8004892:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004894:	68bb      	ldr	r3, [r7, #8]
 8004896:	f003 031f 	and.w	r3, r3, #31
 800489a:	2201      	movs	r2, #1
 800489c:	fa02 f303 	lsl.w	r3, r2, r3
 80048a0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	6a1a      	ldr	r2, [r3, #32]
 80048a6:	697b      	ldr	r3, [r7, #20]
 80048a8:	43db      	mvns	r3, r3
 80048aa:	401a      	ands	r2, r3
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	6a1a      	ldr	r2, [r3, #32]
 80048b4:	68bb      	ldr	r3, [r7, #8]
 80048b6:	f003 031f 	and.w	r3, r3, #31
 80048ba:	6879      	ldr	r1, [r7, #4]
 80048bc:	fa01 f303 	lsl.w	r3, r1, r3
 80048c0:	431a      	orrs	r2, r3
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	621a      	str	r2, [r3, #32]
}
 80048c6:	bf00      	nop
 80048c8:	371c      	adds	r7, #28
 80048ca:	46bd      	mov	sp, r7
 80048cc:	bc80      	pop	{r7}
 80048ce:	4770      	bx	lr

080048d0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80048d0:	b480      	push	{r7}
 80048d2:	b085      	sub	sp, #20
 80048d4:	af00      	add	r7, sp, #0
 80048d6:	6078      	str	r0, [r7, #4]
 80048d8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80048e0:	2b01      	cmp	r3, #1
 80048e2:	d101      	bne.n	80048e8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80048e4:	2302      	movs	r3, #2
 80048e6:	e032      	b.n	800494e <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	2201      	movs	r2, #1
 80048ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	2202      	movs	r2, #2
 80048f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	685b      	ldr	r3, [r3, #4]
 80048fe:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	689b      	ldr	r3, [r3, #8]
 8004906:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800490e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004910:	683b      	ldr	r3, [r7, #0]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	68fa      	ldr	r2, [r7, #12]
 8004916:	4313      	orrs	r3, r2
 8004918:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 800491a:	68bb      	ldr	r3, [r7, #8]
 800491c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004920:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004922:	683b      	ldr	r3, [r7, #0]
 8004924:	685b      	ldr	r3, [r3, #4]
 8004926:	68ba      	ldr	r2, [r7, #8]
 8004928:	4313      	orrs	r3, r2
 800492a:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	68fa      	ldr	r2, [r7, #12]
 8004932:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	68ba      	ldr	r2, [r7, #8]
 800493a:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	2201      	movs	r2, #1
 8004940:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	2200      	movs	r2, #0
 8004948:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800494c:	2300      	movs	r3, #0
}
 800494e:	4618      	mov	r0, r3
 8004950:	3714      	adds	r7, #20
 8004952:	46bd      	mov	sp, r7
 8004954:	bc80      	pop	{r7}
 8004956:	4770      	bx	lr

08004958 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004958:	b480      	push	{r7}
 800495a:	b085      	sub	sp, #20
 800495c:	af00      	add	r7, sp, #0
 800495e:	6078      	str	r0, [r7, #4]
 8004960:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8004962:	2300      	movs	r3, #0
 8004964:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800496c:	2b01      	cmp	r3, #1
 800496e:	d101      	bne.n	8004974 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8004970:	2302      	movs	r3, #2
 8004972:	e03d      	b.n	80049f0 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	2201      	movs	r2, #1
 8004978:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8004982:	683b      	ldr	r3, [r7, #0]
 8004984:	68db      	ldr	r3, [r3, #12]
 8004986:	4313      	orrs	r3, r2
 8004988:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004990:	683b      	ldr	r3, [r7, #0]
 8004992:	689b      	ldr	r3, [r3, #8]
 8004994:	4313      	orrs	r3, r2
 8004996:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800499e:	683b      	ldr	r3, [r7, #0]
 80049a0:	685b      	ldr	r3, [r3, #4]
 80049a2:	4313      	orrs	r3, r2
 80049a4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80049ac:	683b      	ldr	r3, [r7, #0]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	4313      	orrs	r3, r2
 80049b2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80049ba:	683b      	ldr	r3, [r7, #0]
 80049bc:	691b      	ldr	r3, [r3, #16]
 80049be:	4313      	orrs	r3, r2
 80049c0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80049c8:	683b      	ldr	r3, [r7, #0]
 80049ca:	695b      	ldr	r3, [r3, #20]
 80049cc:	4313      	orrs	r3, r2
 80049ce:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80049d6:	683b      	ldr	r3, [r7, #0]
 80049d8:	69db      	ldr	r3, [r3, #28]
 80049da:	4313      	orrs	r3, r2
 80049dc:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	68fa      	ldr	r2, [r7, #12]
 80049e4:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	2200      	movs	r2, #0
 80049ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80049ee:	2300      	movs	r3, #0
}
 80049f0:	4618      	mov	r0, r3
 80049f2:	3714      	adds	r7, #20
 80049f4:	46bd      	mov	sp, r7
 80049f6:	bc80      	pop	{r7}
 80049f8:	4770      	bx	lr

080049fa <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80049fa:	b480      	push	{r7}
 80049fc:	b083      	sub	sp, #12
 80049fe:	af00      	add	r7, sp, #0
 8004a00:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004a02:	bf00      	nop
 8004a04:	370c      	adds	r7, #12
 8004a06:	46bd      	mov	sp, r7
 8004a08:	bc80      	pop	{r7}
 8004a0a:	4770      	bx	lr

08004a0c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004a0c:	b480      	push	{r7}
 8004a0e:	b083      	sub	sp, #12
 8004a10:	af00      	add	r7, sp, #0
 8004a12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004a14:	bf00      	nop
 8004a16:	370c      	adds	r7, #12
 8004a18:	46bd      	mov	sp, r7
 8004a1a:	bc80      	pop	{r7}
 8004a1c:	4770      	bx	lr

08004a1e <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004a1e:	b580      	push	{r7, lr}
 8004a20:	b082      	sub	sp, #8
 8004a22:	af00      	add	r7, sp, #0
 8004a24:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d101      	bne.n	8004a30 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004a2c:	2301      	movs	r3, #1
 8004a2e:	e03f      	b.n	8004ab0 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004a36:	b2db      	uxtb	r3, r3
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d106      	bne.n	8004a4a <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	2200      	movs	r2, #0
 8004a40:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004a44:	6878      	ldr	r0, [r7, #4]
 8004a46:	f7fd ff27 	bl	8002898 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	2224      	movs	r2, #36	; 0x24
 8004a4e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	68da      	ldr	r2, [r3, #12]
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004a60:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004a62:	6878      	ldr	r0, [r7, #4]
 8004a64:	f000 f90c 	bl	8004c80 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	691a      	ldr	r2, [r3, #16]
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004a76:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	695a      	ldr	r2, [r3, #20]
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004a86:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	68da      	ldr	r2, [r3, #12]
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004a96:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	2200      	movs	r2, #0
 8004a9c:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	2220      	movs	r2, #32
 8004aa2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	2220      	movs	r2, #32
 8004aaa:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8004aae:	2300      	movs	r3, #0
}
 8004ab0:	4618      	mov	r0, r3
 8004ab2:	3708      	adds	r7, #8
 8004ab4:	46bd      	mov	sp, r7
 8004ab6:	bd80      	pop	{r7, pc}

08004ab8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004ab8:	b580      	push	{r7, lr}
 8004aba:	b088      	sub	sp, #32
 8004abc:	af02      	add	r7, sp, #8
 8004abe:	60f8      	str	r0, [r7, #12]
 8004ac0:	60b9      	str	r1, [r7, #8]
 8004ac2:	603b      	str	r3, [r7, #0]
 8004ac4:	4613      	mov	r3, r2
 8004ac6:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8004ac8:	2300      	movs	r3, #0
 8004aca:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004ad2:	b2db      	uxtb	r3, r3
 8004ad4:	2b20      	cmp	r3, #32
 8004ad6:	f040 8083 	bne.w	8004be0 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8004ada:	68bb      	ldr	r3, [r7, #8]
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d002      	beq.n	8004ae6 <HAL_UART_Transmit+0x2e>
 8004ae0:	88fb      	ldrh	r3, [r7, #6]
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d101      	bne.n	8004aea <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8004ae6:	2301      	movs	r3, #1
 8004ae8:	e07b      	b.n	8004be2 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004af0:	2b01      	cmp	r3, #1
 8004af2:	d101      	bne.n	8004af8 <HAL_UART_Transmit+0x40>
 8004af4:	2302      	movs	r3, #2
 8004af6:	e074      	b.n	8004be2 <HAL_UART_Transmit+0x12a>
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	2201      	movs	r2, #1
 8004afc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	2200      	movs	r2, #0
 8004b04:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	2221      	movs	r2, #33	; 0x21
 8004b0a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8004b0e:	f7fd ff95 	bl	8002a3c <HAL_GetTick>
 8004b12:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	88fa      	ldrh	r2, [r7, #6]
 8004b18:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	88fa      	ldrh	r2, [r7, #6]
 8004b1e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004b20:	e042      	b.n	8004ba8 <HAL_UART_Transmit+0xf0>
    {
      huart->TxXferCount--;
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004b26:	b29b      	uxth	r3, r3
 8004b28:	3b01      	subs	r3, #1
 8004b2a:	b29a      	uxth	r2, r3
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	689b      	ldr	r3, [r3, #8]
 8004b34:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004b38:	d122      	bne.n	8004b80 <HAL_UART_Transmit+0xc8>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004b3a:	683b      	ldr	r3, [r7, #0]
 8004b3c:	9300      	str	r3, [sp, #0]
 8004b3e:	697b      	ldr	r3, [r7, #20]
 8004b40:	2200      	movs	r2, #0
 8004b42:	2180      	movs	r1, #128	; 0x80
 8004b44:	68f8      	ldr	r0, [r7, #12]
 8004b46:	f000 f850 	bl	8004bea <UART_WaitOnFlagUntilTimeout>
 8004b4a:	4603      	mov	r3, r0
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d001      	beq.n	8004b54 <HAL_UART_Transmit+0x9c>
        {
          return HAL_TIMEOUT;
 8004b50:	2303      	movs	r3, #3
 8004b52:	e046      	b.n	8004be2 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8004b54:	68bb      	ldr	r3, [r7, #8]
 8004b56:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8004b58:	693b      	ldr	r3, [r7, #16]
 8004b5a:	881b      	ldrh	r3, [r3, #0]
 8004b5c:	461a      	mov	r2, r3
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004b66:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	691b      	ldr	r3, [r3, #16]
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d103      	bne.n	8004b78 <HAL_UART_Transmit+0xc0>
        {
          pData += 2U;
 8004b70:	68bb      	ldr	r3, [r7, #8]
 8004b72:	3302      	adds	r3, #2
 8004b74:	60bb      	str	r3, [r7, #8]
 8004b76:	e017      	b.n	8004ba8 <HAL_UART_Transmit+0xf0>
        }
        else
        {
          pData += 1U;
 8004b78:	68bb      	ldr	r3, [r7, #8]
 8004b7a:	3301      	adds	r3, #1
 8004b7c:	60bb      	str	r3, [r7, #8]
 8004b7e:	e013      	b.n	8004ba8 <HAL_UART_Transmit+0xf0>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004b80:	683b      	ldr	r3, [r7, #0]
 8004b82:	9300      	str	r3, [sp, #0]
 8004b84:	697b      	ldr	r3, [r7, #20]
 8004b86:	2200      	movs	r2, #0
 8004b88:	2180      	movs	r1, #128	; 0x80
 8004b8a:	68f8      	ldr	r0, [r7, #12]
 8004b8c:	f000 f82d 	bl	8004bea <UART_WaitOnFlagUntilTimeout>
 8004b90:	4603      	mov	r3, r0
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d001      	beq.n	8004b9a <HAL_UART_Transmit+0xe2>
        {
          return HAL_TIMEOUT;
 8004b96:	2303      	movs	r3, #3
 8004b98:	e023      	b.n	8004be2 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8004b9a:	68bb      	ldr	r3, [r7, #8]
 8004b9c:	1c5a      	adds	r2, r3, #1
 8004b9e:	60ba      	str	r2, [r7, #8]
 8004ba0:	781a      	ldrb	r2, [r3, #0]
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004bac:	b29b      	uxth	r3, r3
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d1b7      	bne.n	8004b22 <HAL_UART_Transmit+0x6a>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004bb2:	683b      	ldr	r3, [r7, #0]
 8004bb4:	9300      	str	r3, [sp, #0]
 8004bb6:	697b      	ldr	r3, [r7, #20]
 8004bb8:	2200      	movs	r2, #0
 8004bba:	2140      	movs	r1, #64	; 0x40
 8004bbc:	68f8      	ldr	r0, [r7, #12]
 8004bbe:	f000 f814 	bl	8004bea <UART_WaitOnFlagUntilTimeout>
 8004bc2:	4603      	mov	r3, r0
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d001      	beq.n	8004bcc <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8004bc8:	2303      	movs	r3, #3
 8004bca:	e00a      	b.n	8004be2 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	2220      	movs	r2, #32
 8004bd0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	2200      	movs	r2, #0
 8004bd8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 8004bdc:	2300      	movs	r3, #0
 8004bde:	e000      	b.n	8004be2 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8004be0:	2302      	movs	r3, #2
  }
}
 8004be2:	4618      	mov	r0, r3
 8004be4:	3718      	adds	r7, #24
 8004be6:	46bd      	mov	sp, r7
 8004be8:	bd80      	pop	{r7, pc}

08004bea <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8004bea:	b580      	push	{r7, lr}
 8004bec:	b084      	sub	sp, #16
 8004bee:	af00      	add	r7, sp, #0
 8004bf0:	60f8      	str	r0, [r7, #12]
 8004bf2:	60b9      	str	r1, [r7, #8]
 8004bf4:	603b      	str	r3, [r7, #0]
 8004bf6:	4613      	mov	r3, r2
 8004bf8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004bfa:	e02c      	b.n	8004c56 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004bfc:	69bb      	ldr	r3, [r7, #24]
 8004bfe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c02:	d028      	beq.n	8004c56 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004c04:	69bb      	ldr	r3, [r7, #24]
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d007      	beq.n	8004c1a <UART_WaitOnFlagUntilTimeout+0x30>
 8004c0a:	f7fd ff17 	bl	8002a3c <HAL_GetTick>
 8004c0e:	4602      	mov	r2, r0
 8004c10:	683b      	ldr	r3, [r7, #0]
 8004c12:	1ad3      	subs	r3, r2, r3
 8004c14:	69ba      	ldr	r2, [r7, #24]
 8004c16:	429a      	cmp	r2, r3
 8004c18:	d21d      	bcs.n	8004c56 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	68da      	ldr	r2, [r3, #12]
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004c28:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	695a      	ldr	r2, [r3, #20]
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	f022 0201 	bic.w	r2, r2, #1
 8004c38:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	2220      	movs	r2, #32
 8004c3e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	2220      	movs	r2, #32
 8004c46:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	2200      	movs	r2, #0
 8004c4e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8004c52:	2303      	movs	r3, #3
 8004c54:	e00f      	b.n	8004c76 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	681a      	ldr	r2, [r3, #0]
 8004c5c:	68bb      	ldr	r3, [r7, #8]
 8004c5e:	4013      	ands	r3, r2
 8004c60:	68ba      	ldr	r2, [r7, #8]
 8004c62:	429a      	cmp	r2, r3
 8004c64:	bf0c      	ite	eq
 8004c66:	2301      	moveq	r3, #1
 8004c68:	2300      	movne	r3, #0
 8004c6a:	b2db      	uxtb	r3, r3
 8004c6c:	461a      	mov	r2, r3
 8004c6e:	79fb      	ldrb	r3, [r7, #7]
 8004c70:	429a      	cmp	r2, r3
 8004c72:	d0c3      	beq.n	8004bfc <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004c74:	2300      	movs	r3, #0
}
 8004c76:	4618      	mov	r0, r3
 8004c78:	3710      	adds	r7, #16
 8004c7a:	46bd      	mov	sp, r7
 8004c7c:	bd80      	pop	{r7, pc}
	...

08004c80 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004c80:	b580      	push	{r7, lr}
 8004c82:	b084      	sub	sp, #16
 8004c84:	af00      	add	r7, sp, #0
 8004c86:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	691b      	ldr	r3, [r3, #16]
 8004c8e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	68da      	ldr	r2, [r3, #12]
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	430a      	orrs	r2, r1
 8004c9c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	689a      	ldr	r2, [r3, #8]
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	691b      	ldr	r3, [r3, #16]
 8004ca6:	431a      	orrs	r2, r3
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	695b      	ldr	r3, [r3, #20]
 8004cac:	4313      	orrs	r3, r2
 8004cae:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	68db      	ldr	r3, [r3, #12]
 8004cb6:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8004cba:	f023 030c 	bic.w	r3, r3, #12
 8004cbe:	687a      	ldr	r2, [r7, #4]
 8004cc0:	6812      	ldr	r2, [r2, #0]
 8004cc2:	68f9      	ldr	r1, [r7, #12]
 8004cc4:	430b      	orrs	r3, r1
 8004cc6:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	695b      	ldr	r3, [r3, #20]
 8004cce:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	699a      	ldr	r2, [r3, #24]
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	430a      	orrs	r2, r1
 8004cdc:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	4a52      	ldr	r2, [pc, #328]	; (8004e2c <UART_SetConfig+0x1ac>)
 8004ce4:	4293      	cmp	r3, r2
 8004ce6:	d14e      	bne.n	8004d86 <UART_SetConfig+0x106>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004ce8:	f7fe ff56 	bl	8003b98 <HAL_RCC_GetPCLK2Freq>
 8004cec:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004cee:	68ba      	ldr	r2, [r7, #8]
 8004cf0:	4613      	mov	r3, r2
 8004cf2:	009b      	lsls	r3, r3, #2
 8004cf4:	4413      	add	r3, r2
 8004cf6:	009a      	lsls	r2, r3, #2
 8004cf8:	441a      	add	r2, r3
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	685b      	ldr	r3, [r3, #4]
 8004cfe:	009b      	lsls	r3, r3, #2
 8004d00:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d04:	4a4a      	ldr	r2, [pc, #296]	; (8004e30 <UART_SetConfig+0x1b0>)
 8004d06:	fba2 2303 	umull	r2, r3, r2, r3
 8004d0a:	095b      	lsrs	r3, r3, #5
 8004d0c:	0119      	lsls	r1, r3, #4
 8004d0e:	68ba      	ldr	r2, [r7, #8]
 8004d10:	4613      	mov	r3, r2
 8004d12:	009b      	lsls	r3, r3, #2
 8004d14:	4413      	add	r3, r2
 8004d16:	009a      	lsls	r2, r3, #2
 8004d18:	441a      	add	r2, r3
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	685b      	ldr	r3, [r3, #4]
 8004d1e:	009b      	lsls	r3, r3, #2
 8004d20:	fbb2 f2f3 	udiv	r2, r2, r3
 8004d24:	4b42      	ldr	r3, [pc, #264]	; (8004e30 <UART_SetConfig+0x1b0>)
 8004d26:	fba3 0302 	umull	r0, r3, r3, r2
 8004d2a:	095b      	lsrs	r3, r3, #5
 8004d2c:	2064      	movs	r0, #100	; 0x64
 8004d2e:	fb00 f303 	mul.w	r3, r0, r3
 8004d32:	1ad3      	subs	r3, r2, r3
 8004d34:	011b      	lsls	r3, r3, #4
 8004d36:	3332      	adds	r3, #50	; 0x32
 8004d38:	4a3d      	ldr	r2, [pc, #244]	; (8004e30 <UART_SetConfig+0x1b0>)
 8004d3a:	fba2 2303 	umull	r2, r3, r2, r3
 8004d3e:	095b      	lsrs	r3, r3, #5
 8004d40:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004d44:	4419      	add	r1, r3
 8004d46:	68ba      	ldr	r2, [r7, #8]
 8004d48:	4613      	mov	r3, r2
 8004d4a:	009b      	lsls	r3, r3, #2
 8004d4c:	4413      	add	r3, r2
 8004d4e:	009a      	lsls	r2, r3, #2
 8004d50:	441a      	add	r2, r3
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	685b      	ldr	r3, [r3, #4]
 8004d56:	009b      	lsls	r3, r3, #2
 8004d58:	fbb2 f2f3 	udiv	r2, r2, r3
 8004d5c:	4b34      	ldr	r3, [pc, #208]	; (8004e30 <UART_SetConfig+0x1b0>)
 8004d5e:	fba3 0302 	umull	r0, r3, r3, r2
 8004d62:	095b      	lsrs	r3, r3, #5
 8004d64:	2064      	movs	r0, #100	; 0x64
 8004d66:	fb00 f303 	mul.w	r3, r0, r3
 8004d6a:	1ad3      	subs	r3, r2, r3
 8004d6c:	011b      	lsls	r3, r3, #4
 8004d6e:	3332      	adds	r3, #50	; 0x32
 8004d70:	4a2f      	ldr	r2, [pc, #188]	; (8004e30 <UART_SetConfig+0x1b0>)
 8004d72:	fba2 2303 	umull	r2, r3, r2, r3
 8004d76:	095b      	lsrs	r3, r3, #5
 8004d78:	f003 020f 	and.w	r2, r3, #15
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	440a      	add	r2, r1
 8004d82:	609a      	str	r2, [r3, #8]
  {
    pclk = HAL_RCC_GetPCLK1Freq();
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 8004d84:	e04d      	b.n	8004e22 <UART_SetConfig+0x1a2>
    pclk = HAL_RCC_GetPCLK1Freq();
 8004d86:	f7fe fef3 	bl	8003b70 <HAL_RCC_GetPCLK1Freq>
 8004d8a:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004d8c:	68ba      	ldr	r2, [r7, #8]
 8004d8e:	4613      	mov	r3, r2
 8004d90:	009b      	lsls	r3, r3, #2
 8004d92:	4413      	add	r3, r2
 8004d94:	009a      	lsls	r2, r3, #2
 8004d96:	441a      	add	r2, r3
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	685b      	ldr	r3, [r3, #4]
 8004d9c:	009b      	lsls	r3, r3, #2
 8004d9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004da2:	4a23      	ldr	r2, [pc, #140]	; (8004e30 <UART_SetConfig+0x1b0>)
 8004da4:	fba2 2303 	umull	r2, r3, r2, r3
 8004da8:	095b      	lsrs	r3, r3, #5
 8004daa:	0119      	lsls	r1, r3, #4
 8004dac:	68ba      	ldr	r2, [r7, #8]
 8004dae:	4613      	mov	r3, r2
 8004db0:	009b      	lsls	r3, r3, #2
 8004db2:	4413      	add	r3, r2
 8004db4:	009a      	lsls	r2, r3, #2
 8004db6:	441a      	add	r2, r3
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	685b      	ldr	r3, [r3, #4]
 8004dbc:	009b      	lsls	r3, r3, #2
 8004dbe:	fbb2 f2f3 	udiv	r2, r2, r3
 8004dc2:	4b1b      	ldr	r3, [pc, #108]	; (8004e30 <UART_SetConfig+0x1b0>)
 8004dc4:	fba3 0302 	umull	r0, r3, r3, r2
 8004dc8:	095b      	lsrs	r3, r3, #5
 8004dca:	2064      	movs	r0, #100	; 0x64
 8004dcc:	fb00 f303 	mul.w	r3, r0, r3
 8004dd0:	1ad3      	subs	r3, r2, r3
 8004dd2:	011b      	lsls	r3, r3, #4
 8004dd4:	3332      	adds	r3, #50	; 0x32
 8004dd6:	4a16      	ldr	r2, [pc, #88]	; (8004e30 <UART_SetConfig+0x1b0>)
 8004dd8:	fba2 2303 	umull	r2, r3, r2, r3
 8004ddc:	095b      	lsrs	r3, r3, #5
 8004dde:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004de2:	4419      	add	r1, r3
 8004de4:	68ba      	ldr	r2, [r7, #8]
 8004de6:	4613      	mov	r3, r2
 8004de8:	009b      	lsls	r3, r3, #2
 8004dea:	4413      	add	r3, r2
 8004dec:	009a      	lsls	r2, r3, #2
 8004dee:	441a      	add	r2, r3
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	685b      	ldr	r3, [r3, #4]
 8004df4:	009b      	lsls	r3, r3, #2
 8004df6:	fbb2 f2f3 	udiv	r2, r2, r3
 8004dfa:	4b0d      	ldr	r3, [pc, #52]	; (8004e30 <UART_SetConfig+0x1b0>)
 8004dfc:	fba3 0302 	umull	r0, r3, r3, r2
 8004e00:	095b      	lsrs	r3, r3, #5
 8004e02:	2064      	movs	r0, #100	; 0x64
 8004e04:	fb00 f303 	mul.w	r3, r0, r3
 8004e08:	1ad3      	subs	r3, r2, r3
 8004e0a:	011b      	lsls	r3, r3, #4
 8004e0c:	3332      	adds	r3, #50	; 0x32
 8004e0e:	4a08      	ldr	r2, [pc, #32]	; (8004e30 <UART_SetConfig+0x1b0>)
 8004e10:	fba2 2303 	umull	r2, r3, r2, r3
 8004e14:	095b      	lsrs	r3, r3, #5
 8004e16:	f003 020f 	and.w	r2, r3, #15
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	440a      	add	r2, r1
 8004e20:	609a      	str	r2, [r3, #8]
}
 8004e22:	bf00      	nop
 8004e24:	3710      	adds	r7, #16
 8004e26:	46bd      	mov	sp, r7
 8004e28:	bd80      	pop	{r7, pc}
 8004e2a:	bf00      	nop
 8004e2c:	40013800 	.word	0x40013800
 8004e30:	51eb851f 	.word	0x51eb851f

08004e34 <__libc_init_array>:
 8004e34:	b570      	push	{r4, r5, r6, lr}
 8004e36:	2500      	movs	r5, #0
 8004e38:	4e0c      	ldr	r6, [pc, #48]	; (8004e6c <__libc_init_array+0x38>)
 8004e3a:	4c0d      	ldr	r4, [pc, #52]	; (8004e70 <__libc_init_array+0x3c>)
 8004e3c:	1ba4      	subs	r4, r4, r6
 8004e3e:	10a4      	asrs	r4, r4, #2
 8004e40:	42a5      	cmp	r5, r4
 8004e42:	d109      	bne.n	8004e58 <__libc_init_array+0x24>
 8004e44:	f000 f822 	bl	8004e8c <_init>
 8004e48:	2500      	movs	r5, #0
 8004e4a:	4e0a      	ldr	r6, [pc, #40]	; (8004e74 <__libc_init_array+0x40>)
 8004e4c:	4c0a      	ldr	r4, [pc, #40]	; (8004e78 <__libc_init_array+0x44>)
 8004e4e:	1ba4      	subs	r4, r4, r6
 8004e50:	10a4      	asrs	r4, r4, #2
 8004e52:	42a5      	cmp	r5, r4
 8004e54:	d105      	bne.n	8004e62 <__libc_init_array+0x2e>
 8004e56:	bd70      	pop	{r4, r5, r6, pc}
 8004e58:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004e5c:	4798      	blx	r3
 8004e5e:	3501      	adds	r5, #1
 8004e60:	e7ee      	b.n	8004e40 <__libc_init_array+0xc>
 8004e62:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004e66:	4798      	blx	r3
 8004e68:	3501      	adds	r5, #1
 8004e6a:	e7f2      	b.n	8004e52 <__libc_init_array+0x1e>
 8004e6c:	08004edc 	.word	0x08004edc
 8004e70:	08004edc 	.word	0x08004edc
 8004e74:	08004edc 	.word	0x08004edc
 8004e78:	08004ee0 	.word	0x08004ee0

08004e7c <memset>:
 8004e7c:	4603      	mov	r3, r0
 8004e7e:	4402      	add	r2, r0
 8004e80:	4293      	cmp	r3, r2
 8004e82:	d100      	bne.n	8004e86 <memset+0xa>
 8004e84:	4770      	bx	lr
 8004e86:	f803 1b01 	strb.w	r1, [r3], #1
 8004e8a:	e7f9      	b.n	8004e80 <memset+0x4>

08004e8c <_init>:
 8004e8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004e8e:	bf00      	nop
 8004e90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004e92:	bc08      	pop	{r3}
 8004e94:	469e      	mov	lr, r3
 8004e96:	4770      	bx	lr

08004e98 <_fini>:
 8004e98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004e9a:	bf00      	nop
 8004e9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004e9e:	bc08      	pop	{r3}
 8004ea0:	469e      	mov	lr, r3
 8004ea2:	4770      	bx	lr
