<HTML>
<HEAD><TITLE>Project Summary</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Mrp"></A>
             Lattice Mapping Report File for Design Module 'top'



<A name="mrp_di"></A><B><U><big>Design Information</big></U></B>

Command line:   map -a ECP5U -p LFE5U-25F -t CABGA256 -s 6 -oc Commercial
     wiwisdr_ecp5_test_impl1.ngd -o wiwisdr_ecp5_test_impl1_map.ncd -pr
     wiwisdr_ecp5_test_impl1.prf -mp wiwisdr_ecp5_test_impl1.mrp -lpf C:/Users/j
     ulianstj/Desktop/WorkNotes/Projects/PTP/WiWi/SDR/Software/ECP5_Test/impl1/w
     iwisdr_ecp5_test_impl1.lpf -lpf C:/Users/julianstj/Desktop/WorkNotes/Projec
     ts/PTP/WiWi/SDR/Software/ECP5_Test/wiwisdr_ecp5_test.lpf -gui -msgset C:/Us
     ers/julianstj/Desktop/WorkNotes/Projects/PTP/WiWi/SDR/Software/ECP5_Test/pr
     omote.xml 
Target Vendor:  LATTICE
Target Device:  LFE5U-25FCABGA256
Target Performance:   6
Mapper:  sa5p00,  version:  Diamond (64-bit) 3.14.0.75.2
Mapped on:  12/10/24  10:42:48


<A name="mrp_ds"></A><B><U><big>Design Summary</big></U></B>
   Number of registers:    322 out of 24879 (1%)
      PFU registers:          322 out of 24288 (1%)
      PIO registers:            0 out of   591 (0%)
   Number of SLICEs:       280 out of 12144 (2%)
      SLICEs as Logic/ROM:    280 out of 12144 (2%)
      SLICEs as RAM:            0 out of  9108 (0%)
      SLICEs as Carry:         50 out of 12144 (0%)
   Number of LUT4s:        400 out of 24288 (2%)
      Number used as logic LUTs:        300
      Number used as distributed RAM:     0
      Number used as ripple logic:      100
      Number used as shift registers:     0
   Number of PIO sites used: 27 out of 197 (14%)
      Number of PIO sites used for single ended IOs: 17
      Number of PIO sites used for differential IOs: 10 (represented by 5 PIO
     comps in NCD)
   Number of block RAMs:  2 out of 56 (4%)
   Number of GSRs:  1 out of 1 (100%)
   JTAG used :      No
   Readback used :  No
   Oscillator used :  Yes
   Startup used :   No
   DTR used :   No
   Number of Dynamic Bank Controller (BCINRD):  0 out of 4 (0%)
   Number of Dynamic Bank Controller (BCLVDSOB):  0 out of 4 (0%)
   Number of DCC:  0 out of 60 (0%)
   Number of DCS:  0 out of 2 (0%)
   Number of PLLs:  2 out of 2 (100%)
   Number of DDRDLLs:  0 out of 4 (0%)
   Number of CLKDIV:  0 out of 4 (0%)
   Number of ECLKSYNC:  0 out of 10 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.


        Number Of Mapped DSP Components:
   --------------------------------
   MULT18X18D          0
   MULT9X9D            0
   ALU54B              0
   ALU24B              0
   PRADD18A            0
   PRADD9A             0
   --------------------------------
   Number of Used DSP MULT Sites:  0 out of 56 (0 %)
   Number of Used DSP ALU Sites:  0 out of 28 (0 %)
   Number of Used DSP PRADD Sites:  0 out of 56 (0 %)
   Number of clocks:  6
     Net int_clk_out: 15 loads, 15 rising, 0 falling (Driver: osch_inst )
     Net dpll_clkout2_c: 1 loads, 1 rising, 0 falling (Driver: PIO dpll_clkout2
     )
     Net internal_160MHz: 88 loads, 88 rising, 0 falling (Driver:
     my_pll/PLLInst_0 )
     Net internal_80MHz: 79 loads, 79 rising, 0 falling (Driver:
     my_pll/PLLInst_0 )
     Net dpll_clkout0_c: 1 loads, 1 rising, 0 falling (Driver: PIO dpll_clkout0
     )
     Net internal_200MHz: 42 loads, 42 rising, 0 falling (Driver:
     second_pll/PLLInst_0 )
   Number of Clock Enables:  25
     Net wifi_q_spi/internal_160MHz_enable_79: 3 loads, 3 LSLICEs
     Net internal_160MHz_enable_81: 17 loads, 17 LSLICEs
     Net internal_160MHz_enable_82: 17 loads, 17 LSLICEs
     Net wifi_ddr_data_valid: 3 loads, 3 LSLICEs
     Net subg_ddr_data_valid: 3 loads, 3 LSLICEs
     Net internal_160MHz_enable_83: 17 loads, 17 LSLICEs
     Net internal_160MHz_enable_84: 10 loads, 10 LSLICEs
     Net subg_iddr/internal_200MHz_enable_3: 1 loads, 1 LSLICEs
     Net data_rising: 2 loads, 2 LSLICEs
     Net subg_iddr/fifo_empty: 1 loads, 1 LSLICEs
     Net subg_iddr/fifo_inst/wren_i: 11 loads, 9 LSLICEs
     Net subg_iddr/fifo_inst/rden_i: 11 loads, 9 LSLICEs
     Net lvds_rx_24_inst/internal_80MHz_enable_56: 15 loads, 15 LSLICEs
     Net lvds_rx_24_inst/internal_80MHz_enable_17: 1 loads, 1 LSLICEs
     Net lvds_rx_24_inst/internal_80MHz_enable_59: 2 loads, 2 LSLICEs
     Net subg_i_spi/internal_160MHz_enable_25: 3 loads, 3 LSLICEs
     Net wifi_iddr/internal_200MHz_enable_4: 1 loads, 1 LSLICEs
     Net wifi_iddr/fifo_empty: 1 loads, 1 LSLICEs
     Net wifi_iddr/fifo_inst/wren_i: 11 loads, 9 LSLICEs
     Net wifi_iddr/fifo_inst/rden_i: 11 loads, 9 LSLICEs
     Net subg_q_spi/internal_160MHz_enable_43: 3 loads, 3 LSLICEs
     Net lvds_rx_09_inst/internal_80MHz_enable_68: 16 loads, 16 LSLICEs
     Net lvds_rx_09_inst/internal_80MHz_enable_30: 1 loads, 1 LSLICEs
     Net lvds_rx_09_inst/internal_80MHz_enable_57: 2 loads, 2 LSLICEs
     Net wifi_i_spi/internal_160MHz_enable_61: 3 loads, 3 LSLICEs
   Number of LSRs:  20
     Net my_led/n1943: 14 loads, 14 LSLICEs
     Net stm_fpga_spare5_N_9: 2 loads, 0 LSLICEs
     Net wifi_q_spi/spi_clk_enable: 1 loads, 1 LSLICEs
     Net wifi_q_spi/internal_160MHz_enable_79: 1 loads, 1 LSLICEs
     Net n2935: 3 loads, 3 LSLICEs

     Net n2931: 3 loads, 3 LSLICEs
     Net sdr_rxclk_c: 1 loads, 1 LSLICEs
     Net main_reset_n_N_4: 34 loads, 30 LSLICEs
     Net n2932: 3 loads, 3 LSLICEs
     Net n2938: 3 loads, 3 LSLICEs
     Net subg_iddr/sdr_rxclk_last: 1 loads, 1 LSLICEs
     Net data_falling: 2 loads, 2 LSLICEs
     Net lvds_rx_24_inst/n1926: 1 loads, 1 LSLICEs
     Net subg_i_spi/spi_clk_enable: 1 loads, 1 LSLICEs
     Net subg_i_spi/internal_160MHz_enable_25: 1 loads, 1 LSLICEs
     Net subg_q_spi/spi_clk_enable: 1 loads, 1 LSLICEs
     Net subg_q_spi/internal_160MHz_enable_43: 1 loads, 1 LSLICEs
     Net lvds_rx_09_inst/n1924: 1 loads, 1 LSLICEs
     Net wifi_i_spi/spi_clk_enable: 1 loads, 1 LSLICEs
     Net wifi_i_spi/internal_160MHz_enable_61: 1 loads, 1 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net o_debug_state_0: 45 loads
     Net o_debug_state_1: 45 loads
     Net o_debug_state_1_adj_230: 43 loads
     Net o_debug_state_0_adj_231: 42 loads
     Net main_reset_n_N_4: 34 loads
     Net n2943: 32 loads
     Net n2947: 32 loads
     Net spi_busy: 20 loads
     Net spi_busy_adj_237: 20 loads
     Net spi_busy_adj_268: 20 loads




   Number of warnings:  25
   Number of errors:    0
     




<A name="mrp_dwe"></A><B><U><big>Design Errors/Warnings</big></U></B>

WARNING - map: C:/Users/julianstj/Desktop/WorkNotes/Projects/PTP/WiWi/SDR/Softwa
     re/ECP5_Test/wiwisdr_ecp5_test.lpf(13): Semantic error in "FREQUENCY NET
     "internal_64MHz" 64.000000 MHz ;": internal_64MHz matches no clock nets in
     the design.  This preference has been disabled.
WARNING - map: C:/Users/julianstj/Desktop/WorkNotes/Projects/PTP/WiWi/SDR/Softwa
     re/ECP5_Test/wiwisdr_ecp5_test.lpf(14): Semantic error in "FREQUENCY NET
     "internal_64MHz_90deg" 64.000000 MHz ;": internal_64MHz_90deg matches no
     clock nets in the design.  This preference has been disabled.
WARNING - map: C:/Users/julianstj/Desktop/WorkNotes/Projects/PTP/WiWi/SDR/Softwa
     re/ECP5_Test/wiwisdr_ecp5_test.lpf(22): Semantic error in "LOCATE COMP
     "stm_fpga_spare3" SITE "B4" ;": COMP "stm_fpga_spare3" cannot be found in
     design. This preference has been disabled.
WARNING - map: C:/Users/julianstj/Desktop/WorkNotes/Projects/PTP/WiWi/SDR/Softwa
     re/ECP5_Test/wiwisdr_ecp5_test.lpf(23): Semantic error in "IOBUF PORT
     "stm_fpga_spare3" IO_TYPE=LVCMOS33 ;": Port "stm_fpga_spare3" does not
     exist in the design. This preference has been disabled.
WARNING - map: C:/Users/julianstj/Desktop/WorkNotes/Projects/PTP/WiWi/SDR/Softwa
     re/ECP5_Test/wiwisdr_ecp5_test.lpf(24): Semantic error in "LOCATE COMP

     "stm_fpga_spare4" SITE "C7" ;": COMP "stm_fpga_spare4" cannot be found in
     design. This preference has been disabled.
WARNING - map: C:/Users/julianstj/Desktop/WorkNotes/Projects/PTP/WiWi/SDR/Softwa
     re/ECP5_Test/wiwisdr_ecp5_test.lpf(25): Semantic error in "IOBUF PORT
     "stm_fpga_spare4" IO_TYPE=LVCMOS33 ;": Port "stm_fpga_spare4" does not
     exist in the design. This preference has been disabled.
WARNING - map: C:/Users/julianstj/Desktop/WorkNotes/Projects/PTP/WiWi/SDR/Softwa
     re/ECP5_Test/wiwisdr_ecp5_test.lpf(29): Semantic error in "IOBUF PORT
     "fpga_sda" IO_TYPE=LVCMOS33 ;": Port "fpga_sda" does not exist in the
     design. This preference has been disabled.
WARNING - map: C:/Users/julianstj/Desktop/WorkNotes/Projects/PTP/WiWi/SDR/Softwa
     re/ECP5_Test/wiwisdr_ecp5_test.lpf(31): Semantic error in "IOBUF PORT
     "fpga_scl" IO_TYPE=LVCMOS33 ;": Port "fpga_scl" does not exist in the
     design. This preference has been disabled.
WARNING - map: C:/Users/julianstj/Desktop/WorkNotes/Projects/PTP/WiWi/SDR/Softwa
     re/ECP5_Test/wiwisdr_ecp5_test.lpf(36): Semantic error in "IOBUF PORT
     "spi1_miso" IO_TYPE=LVCMOS33 ;": Port "spi1_miso" does not exist in the
     design. This preference has been disabled.
WARNING - map: C:/Users/julianstj/Desktop/WorkNotes/Projects/PTP/WiWi/SDR/Softwa
     re/ECP5_Test/wiwisdr_ecp5_test.lpf(37): Semantic error in "LOCATE COMP
     "spi1_miso" SITE "B6" ;": COMP "spi1_miso" cannot be found in design. This
     preference has been disabled.
WARNING - map: C:/Users/julianstj/Desktop/WorkNotes/Projects/PTP/WiWi/SDR/Softwa
     re/ECP5_Test/wiwisdr_ecp5_test.lpf(42): Semantic error in "IOBUF PORT
     "spi2_miso" IO_TYPE=LVCMOS33 ;": Port "spi2_miso" does not exist in the
     design. This preference has been disabled.
WARNING - map: C:/Users/julianstj/Desktop/WorkNotes/Projects/PTP/WiWi/SDR/Softwa
     re/ECP5_Test/wiwisdr_ecp5_test.lpf(43): Semantic error in "LOCATE COMP
     "spi2_miso" SITE "A4" ;": COMP "spi2_miso" cannot be found in design. This
     preference has been disabled.
WARNING - map: C:/Users/julianstj/Desktop/WorkNotes/Projects/PTP/WiWi/SDR/Softwa
     re/ECP5_Test/wiwisdr_ecp5_test.lpf(48): Semantic error in "IOBUF PORT
     "spi3_miso" IO_TYPE=LVCMOS33 ;": Port "spi3_miso" does not exist in the
     design. This preference has been disabled.
WARNING - map: C:/Users/julianstj/Desktop/WorkNotes/Projects/PTP/WiWi/SDR/Softwa
     re/ECP5_Test/wiwisdr_ecp5_test.lpf(49): Semantic error in "LOCATE COMP
     "spi3_miso" SITE "E6" ;": COMP "spi3_miso" cannot be found in design. This
     preference has been disabled.
WARNING - map: C:/Users/julianstj/Desktop/WorkNotes/Projects/PTP/WiWi/SDR/Softwa
     re/ECP5_Test/wiwisdr_ecp5_test.lpf(54): Semantic error in "IOBUF PORT
     "spi4_miso" IO_TYPE=LVCMOS33 ;": Port "spi4_miso" does not exist in the
     design. This preference has been disabled.
WARNING - map: C:/Users/julianstj/Desktop/WorkNotes/Projects/PTP/WiWi/SDR/Softwa
     re/ECP5_Test/wiwisdr_ecp5_test.lpf(55): Semantic error in "LOCATE COMP
     "spi4_miso" SITE "A3" ;": COMP "spi4_miso" cannot be found in design. This
     preference has been disabled.
WARNING - map: C:/Users/julianstj/Desktop/WorkNotes/Projects/PTP/WiWi/SDR/Softwa
     re/ECP5_Test/wiwisdr_ecp5_test.lpf(64): Semantic error in "FREQUENCY PORT
     "sdr_rxclk" 128.000000 MHz ;": Unable to find clock port "sdr_rxclk" in the
     design. This preference has been disabled.
WARNING - map: C:/Users/julianstj/Desktop/WorkNotes/Projects/PTP/WiWi/SDR/Softwa
     re/ECP5_Test/wiwisdr_ecp5_test.lpf(68): Semantic error in "FREQUENCY PORT
     "sdr_rx_subg" 128.000000 MHz ;": Unable to find clock port "sdr_rx_subg" in
     the design. This preference has been disabled.
WARNING - map: C:/Users/julianstj/Desktop/WorkNotes/Projects/PTP/WiWi/SDR/Softwa
     re/ECP5_Test/wiwisdr_ecp5_test.lpf(71): Semantic error in "FREQUENCY PORT

     "sdr_rx_wifi" 128.000000 MHz ;": Unable to find clock port "sdr_rx_wifi" in
     the design. This preference has been disabled.
WARNING - map: C:/Users/julianstj/Desktop/WorkNotes/Projects/PTP/WiWi/SDR/Softwa
     re/ECP5_Test/wiwisdr_ecp5_test.lpf(74): Semantic error in "FREQUENCY PORT
     "sdr_txclk" 128.000000 MHz ;": Unable to find clock port "sdr_txclk" in the
     design. This preference has been disabled.
WARNING - map: C:/Users/julianstj/Desktop/WorkNotes/Projects/PTP/WiWi/SDR/Softwa
     re/ECP5_Test/wiwisdr_ecp5_test.lpf(77): Semantic error in "FREQUENCY PORT
     "sdr_txdata" 128.000000 MHz ;": Unable to find clock port "sdr_txdata" in
     the design. This preference has been disabled.
WARNING - map: input pad net 'fpga_sda' has no legal load.
WARNING - map: input pad net 'fpga_scl' has no legal load.
WARNING - map: IO buffer missing for top level port fpga_sda...logic will be
     discarded.
WARNING - map: IO buffer missing for top level port fpga_scl...logic will be
     discarded.



<A name="mrp_ioa"></A><B><U><big>IO (PIO) Attributes</big></U></B>

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| fpga_led            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| fpga_neopixel       | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| sdr_txclk           | OUTPUT    | LVDS      |            |
+---------------------+-----------+-----------+------------+
| sdr_txdata          | OUTPUT    | LVDS      |            |
+---------------------+-----------+-----------+------------+
| spi1_sck            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| spi1_mosi           | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| spi2_sck            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| spi2_mosi           | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| spi3_sck            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| spi3_mosi           | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| spi4_sck            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| spi4_mosi           | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| fpga_ufl_p7         | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| fpga_ufl_p8         | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| dpll_clkout2        | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| dpll_clkout0        | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+

| sdr_rx_wifi         | INPUT     | LVDS      |            |
+---------------------+-----------+-----------+------------+
| sdr_rx_subg         | INPUT     | LVDS      |            |
+---------------------+-----------+-----------+------------+
| sdr_rxclk           | INPUT     | LVDS      |            |
+---------------------+-----------+-----------+------------+
| stm_fpga_spare1     | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| stm_fpga_spare2     | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| stm_fpga_spare5     | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+



<A name="mrp_rm"></A><B><U><big>Removed logic</big></U></B>

Signal wifi_i_spi/n1928 was merged into signal wifi_i_spi/spi_clk_enable
Signal subg_q_spi/n1923 was merged into signal subg_q_spi/spi_clk_enable
Signal wifi_iddr/fifo_inst/invout_0 was merged into signal wifi_iddr/fifo_empty
Signal wifi_iddr/fifo_inst/invout_1 was merged into signal wifi_iddr/fifo_full
Signal subg_i_spi/n1925 was merged into signal subg_i_spi/spi_clk_enable
Signal subg_iddr/fifo_inst/invout_0 was merged into signal subg_iddr/fifo_empty
Signal subg_iddr/fifo_inst/invout_1 was merged into signal subg_iddr/fifo_full
Signal rRst was merged into signal main_reset_n_N_4
Signal n805 was merged into signal data_falling
Signal wifi_q_spi/n1927 was merged into signal wifi_q_spi/spi_clk_enable
Signal VCC_net undriven or does not drive anything - clipped.
Signal wifi_iddr/fifo_inst/a1/S1 undriven or does not drive anything - clipped.
Signal wifi_iddr/fifo_inst/a1/CO undriven or does not drive anything - clipped.
Signal wifi_iddr/fifo_inst/full_cmp_2/S1 undriven or does not drive anything -
     clipped.
Signal wifi_iddr/fifo_inst/full_cmp_2/S0 undriven or does not drive anything -
     clipped.
Signal wifi_iddr/fifo_inst/full_cmp_1/S1 undriven or does not drive anything -
     clipped.
Signal wifi_iddr/fifo_inst/full_cmp_1/S0 undriven or does not drive anything -
     clipped.
Signal wifi_iddr/fifo_inst/full_cmp_0/S1 undriven or does not drive anything -
     clipped.
Signal wifi_iddr/fifo_inst/full_cmp_0/S0 undriven or does not drive anything -
     clipped.
Signal wifi_iddr/fifo_inst/full_cmp_ci_a/S1 undriven or does not drive anything
     - clipped.
Signal wifi_iddr/fifo_inst/full_cmp_ci_a/S0 undriven or does not drive anything
     - clipped.
Signal wifi_iddr/fifo_inst/full_cmp_ci_a/CI undriven or does not drive anything
     - clipped.
Signal wifi_iddr/fifo_inst/a0/S1 undriven or does not drive anything - clipped.
Signal wifi_iddr/fifo_inst/a0/CO undriven or does not drive anything - clipped.
Signal wifi_iddr/fifo_inst/empty_cmp_2/S1 undriven or does not drive anything -
     clipped.
Signal wifi_iddr/fifo_inst/empty_cmp_2/S0 undriven or does not drive anything -
     clipped.
Signal wifi_iddr/fifo_inst/empty_cmp_1/S1 undriven or does not drive anything -
     clipped.
Signal wifi_iddr/fifo_inst/empty_cmp_1/S0 undriven or does not drive anything -

     clipped.
Signal wifi_iddr/fifo_inst/empty_cmp_0/S1 undriven or does not drive anything -
     clipped.
Signal wifi_iddr/fifo_inst/empty_cmp_0/S0 undriven or does not drive anything -
     clipped.
Signal wifi_iddr/fifo_inst/empty_cmp_ci_a/S1 undriven or does not drive anything
     - clipped.
Signal wifi_iddr/fifo_inst/empty_cmp_ci_a/S0 undriven or does not drive anything
     - clipped.
Signal wifi_iddr/fifo_inst/empty_cmp_ci_a/CI undriven or does not drive anything
     - clipped.
Signal wifi_iddr/fifo_inst/r_gctr_2/S1 undriven or does not drive anything -
     clipped.
Signal wifi_iddr/fifo_inst/r_gctr_2/CO undriven or does not drive anything -
     clipped.
Signal wifi_iddr/fifo_inst/r_gctr_cia/S1 undriven or does not drive anything -
     clipped.
Signal wifi_iddr/fifo_inst/r_gctr_cia/S0 undriven or does not drive anything -
     clipped.
Signal wifi_iddr/fifo_inst/r_gctr_cia/CI undriven or does not drive anything -
     clipped.
Signal wifi_iddr/fifo_inst/w_gctr_2/S1 undriven or does not drive anything -
     clipped.
Signal wifi_iddr/fifo_inst/w_gctr_2/CO undriven or does not drive anything -
     clipped.
Signal wifi_iddr/fifo_inst/w_gctr_cia/S1 undriven or does not drive anything -
     clipped.
Signal wifi_iddr/fifo_inst/w_gctr_cia/S0 undriven or does not drive anything -
     clipped.
Signal wifi_iddr/fifo_inst/w_gctr_cia/CI undriven or does not drive anything -
     clipped.
Signal subg_iddr/fifo_inst/a1/S1 undriven or does not drive anything - clipped.
Signal subg_iddr/fifo_inst/a1/CO undriven or does not drive anything - clipped.
Signal subg_iddr/fifo_inst/full_cmp_2/S1 undriven or does not drive anything -
     clipped.
Signal subg_iddr/fifo_inst/full_cmp_2/S0 undriven or does not drive anything -
     clipped.
Signal subg_iddr/fifo_inst/full_cmp_1/S1 undriven or does not drive anything -
     clipped.
Signal subg_iddr/fifo_inst/full_cmp_1/S0 undriven or does not drive anything -
     clipped.
Signal subg_iddr/fifo_inst/full_cmp_0/S1 undriven or does not drive anything -
     clipped.
Signal subg_iddr/fifo_inst/full_cmp_0/S0 undriven or does not drive anything -
     clipped.
Signal subg_iddr/fifo_inst/full_cmp_ci_a/S1 undriven or does not drive anything
     - clipped.
Signal subg_iddr/fifo_inst/full_cmp_ci_a/S0 undriven or does not drive anything
     - clipped.
Signal subg_iddr/fifo_inst/full_cmp_ci_a/CI undriven or does not drive anything
     - clipped.
Signal subg_iddr/fifo_inst/a0/S1 undriven or does not drive anything - clipped.
Signal subg_iddr/fifo_inst/a0/CO undriven or does not drive anything - clipped.
Signal subg_iddr/fifo_inst/empty_cmp_2/S1 undriven or does not drive anything -
     clipped.
Signal subg_iddr/fifo_inst/empty_cmp_2/S0 undriven or does not drive anything -

     clipped.
Signal subg_iddr/fifo_inst/empty_cmp_1/S1 undriven or does not drive anything -
     clipped.
Signal subg_iddr/fifo_inst/empty_cmp_1/S0 undriven or does not drive anything -
     clipped.
Signal subg_iddr/fifo_inst/empty_cmp_0/S1 undriven or does not drive anything -
     clipped.
Signal subg_iddr/fifo_inst/empty_cmp_0/S0 undriven or does not drive anything -
     clipped.
Signal subg_iddr/fifo_inst/empty_cmp_ci_a/S1 undriven or does not drive anything
     - clipped.
Signal subg_iddr/fifo_inst/empty_cmp_ci_a/S0 undriven or does not drive anything
     - clipped.
Signal subg_iddr/fifo_inst/empty_cmp_ci_a/CI undriven or does not drive anything
     - clipped.
Signal subg_iddr/fifo_inst/r_gctr_2/S1 undriven or does not drive anything -
     clipped.
Signal subg_iddr/fifo_inst/r_gctr_2/CO undriven or does not drive anything -
     clipped.
Signal subg_iddr/fifo_inst/r_gctr_cia/S1 undriven or does not drive anything -
     clipped.
Signal subg_iddr/fifo_inst/r_gctr_cia/S0 undriven or does not drive anything -
     clipped.
Signal subg_iddr/fifo_inst/r_gctr_cia/CI undriven or does not drive anything -
     clipped.
Signal subg_iddr/fifo_inst/w_gctr_2/S1 undriven or does not drive anything -
     clipped.
Signal subg_iddr/fifo_inst/w_gctr_2/CO undriven or does not drive anything -
     clipped.
Signal subg_iddr/fifo_inst/w_gctr_cia/S1 undriven or does not drive anything -
     clipped.
Signal subg_iddr/fifo_inst/w_gctr_cia/S0 undriven or does not drive anything -
     clipped.
Signal subg_iddr/fifo_inst/w_gctr_cia/CI undriven or does not drive anything -
     clipped.
Signal my_led/counter_257_add_4_1/S0 undriven or does not drive anything -
     clipped.
Signal my_led/counter_257_add_4_1/CI undriven or does not drive anything -
     clipped.
Signal my_led/counter_257_add_4_27/S1 undriven or does not drive anything -
     clipped.
Signal my_led/counter_257_add_4_27/CO undriven or does not drive anything -
     clipped.
Block wifi_i_spi/i1405_1_lut was optimized away.
Block subg_q_spi/i1400_1_lut was optimized away.
Block wifi_iddr/fifo_inst/INV_0 was optimized away.
Block wifi_iddr/fifo_inst/INV_1 was optimized away.
Block subg_i_spi/i1402_1_lut was optimized away.
Block subg_iddr/fifo_inst/INV_0 was optimized away.
Block subg_iddr/fifo_inst/INV_1 was optimized away.
Block subg_iddr/fifo_inst/OR2_t8 was optimized away.
Block subg_iddr/i319_1_lut was optimized away.
Block wifi_q_spi/i1404_1_lut was optimized away.
Block i51 was optimized away.





<A name="mrp_mem"></A><B><U><big>Memory Usage</big></U></B>

    
         
    INFO: Design contains EBR with GSR enabled. The GSR is only applicable for
         output registers except FIFO. 
    /subg_iddr/fifo_inst:
    EBRs: 1
    RAM SLICEs: 0
    Logic SLICEs: 46
    PFU Registers: 52
    -Contains EBR pdp_ram_0_0_0:  TYPE= DP16KD,  Width_B= 2,  Depth_A= 16,
         Depth_B= 16,  REGMODE_A= NOREG,  REGMODE_B= NOREG,  RESETMODE= ASYNC,
         ASYNC_RESET_RELEASE= SYNC,  WRITEMODE_A= NORMAL,  WRITEMODE_B= NORMAL,
         GSR= ENABLED,  MEM_INIT_FILE= ,  MEM_LPC_FILE= fifo_dc_2in_2out.lpc
/wifi_iddr/fifo_inst:
    EBRs: 1
    RAM SLICEs: 0
    Logic SLICEs: 46
    PFU Registers: 52
    -Contains EBR pdp_ram_0_0_0:  TYPE= DP16KD,  Width_B= 2,  Depth_A= 16,
         Depth_B= 16,  REGMODE_A= NOREG,  REGMODE_B= NOREG,  RESETMODE= ASYNC,
         ASYNC_RESET_RELEASE= SYNC,  WRITEMODE_A= NORMAL,  WRITEMODE_B= NORMAL,
         GSR= ENABLED,  MEM_INIT_FILE= ,  MEM_LPC_FILE= fifo_dc_2in_2out.lpc

     



<A name="mrp_pll"></A><B><U><big>PLL/DLL Summary</big></U></B>
---------------

PLL 1:                                     Pin/Node Value
  PLL Instance Name:                                my_pll/PLLInst_0
  PLL Type:                                         EHXPLLL
  Input Clock:                             PIN      dpll_clkout2_c
  Input Clock2:                                     NONE
  Input Clock select:                               NONE
  Output Clock(P):                         NODE     my_pll/CLKOP
  Output Clock(S):                         NODE     internal_160MHz
  Output Clock(S2):                        NODE     internal_80MHz
  Feedback Signal:                         NODE     my_pll/CLKOP
  Reset Signal:                            NODE     stm_fpga_spare5_N_9
  Standby Signal:                          NODE     GND_net
  PLL LOCK signal:                         NODE     pll_lock
  Input Clock Frequency (MHz):                       8.0000
  Output Clock(P) Frequency (MHz):                  64.0000
  Output Clock(S) Frequency (MHz):                  160.0000
  Output Clock(S2) Frequency (MHz):                 80.0000
  CLKOP Post Divider A Input:                       DIVA
  CLKOS Post Divider B Input:                       DIVB
  CLKOS2 Post Divider C Input:                      DIVC
  CLKOS3 Post Divider D Input:                      DIVD
  Pre Divider A Input:                              NONE
  Pre Divider B Input:                              NONE
  Pre Divider C Input:                              NONE
  Pre Divider D Input:                              NONE
  FB_MODE:                                          CLKOP
  CLKI Divider:                                     1

  CLKFB Divider:                                    8
  CLKOP Divider:                                    10
  CLKOS Divider:                                    4
  CLKOS2 Divider:                                   8
  CLKOS3 Divider:                                   10
  Fractional N Divider:                             NONE
  CLKOP Desired Phase Shift(degree):                0
  CLKOP Trim Option Rising/Falling:                 FALLING
  CLKOP Trim Option Delay:                          0
  CLKOS Desired Phase Shift(degree):                0
  CLKOS Trim Option Rising/Falling:                 FALLING
  CLKOS Trim Option Delay:                          0
  CLKOS2 Desired Phase Shift(degree):               0
  CLKOS2 Trim Option Rising/Falling:                NONE
  CLKOS2 Trim Option Delay:                         NONE
  CLKOS3 Desired Phase Shift(degree):               121
  CLKOS3 Trim Option Rising/Falling:                NONE
  CLKOS3 Trim Option Delay:                         NONE
PLL 2:                                     Pin/Node Value
  PLL Instance Name:                                second_pll/PLLInst_0
  PLL Type:                                         EHXPLLL
  Input Clock:                             PIN      dpll_clkout0_c
  Input Clock2:                                     NONE
  Input Clock select:                               NONE
  Output Clock(P):                         NODE     internal_200MHz
  Feedback Signal:                         NODE     internal_200MHz
  Reset Signal:                            NODE     stm_fpga_spare5_N_9
  Standby Signal:                          NODE     GND_net
  PLL LOCK signal:                         NODE     second_pll_lock
  Input Clock Frequency (MHz):                      10.0000
  Output Clock(P) Frequency (MHz):                  200.0000
  CLKOP Post Divider A Input:                       DIVA
  CLKOS Post Divider B Input:                       DIVB
  CLKOS2 Post Divider C Input:                      DIVC
  CLKOS3 Post Divider D Input:                      DIVD
  Pre Divider A Input:                              NONE
  Pre Divider B Input:                              NONE
  Pre Divider C Input:                              NONE
  Pre Divider D Input:                              NONE
  FB_MODE:                                          CLKOP
  CLKI Divider:                                     1
  CLKFB Divider:                                    20
  CLKOP Divider:                                    3
  CLKOS Divider:                                    1
  CLKOS2 Divider:                                   1
  CLKOS3 Divider:                                   1
  Fractional N Divider:                             NONE
  CLKOP Desired Phase Shift(degree):                0
  CLKOP Trim Option Rising/Falling:                 FALLING
  CLKOP Trim Option Delay:                          0
  CLKOS Desired Phase Shift(degree):                0
  CLKOS Trim Option Rising/Falling:                 FALLING
  CLKOS Trim Option Delay:                          0
  CLKOS2 Desired Phase Shift(degree):               0
  CLKOS2 Trim Option Rising/Falling:                NONE
  CLKOS2 Trim Option Delay:                         NONE

  CLKOS3 Desired Phase Shift(degree):               0
  CLKOS3 Trim Option Rising/Falling:                NONE
  CLKOS3 Trim Option Delay:                         NONE

OSC Summary
-----------

OSC 1:                                     Pin/Node Value
  OSC Instance Name:                                osch_inst
  OSC Type:                                         OSCG
  OSC Output:                              NODE     int_clk_out
  OSC Divider Ratio:                                128



<A name="mrp_asic"></A><B><U><big>ASIC Components</big></U></B>
---------------

Instance Name: my_pll/PLLInst_0
         Type: EHXPLLL
Instance Name: osch_inst
         Type: OSCG
Instance Name: subg_iddr/fifo_inst/pdp_ram_0_0_0
         Type: DP16KD
Instance Name: second_pll/PLLInst_0
         Type: EHXPLLL
Instance Name: wifi_iddr/fifo_inst/pdp_ram_0_0_0
         Type: DP16KD



<A name="mrp_gsr"></A><B><U><big>GSR Usage</big></U></B>
---------

GSR Component:
   The Global Set Reset (GSR) resource has been used to implement a global reset
        of the design. The reset signal used for GSR control is 'n2955'.
        

     GSR Property:
   The design components with GSR property set to ENABLED will respond to global
        set reset while the components with GSR property set to DISABLED will
        not.
        

     Components with disabled GSR Property
-------------------------------------

     These components have the GSR property set to DISABLED. The components will
     not respond to the reset signal 'n2955' via the GSR component.

     Type and number of components of the type: 
   Register = 66 

     Type and instance name of component: 
   Register : subg_iddr/fifo_data_i0_i0
   Register : subg_iddr/fifo_data_i0_i1
   Register : lvds_rx_24_inst/o_fifo_data_i0_i0
   Register : lvds_rx_24_inst/o_fifo_data_i0_i1
   Register : lvds_rx_24_inst/o_fifo_data_i0_i2

   Register : lvds_rx_24_inst/o_fifo_data_i0_i3
   Register : lvds_rx_24_inst/o_fifo_data_i0_i4
   Register : lvds_rx_24_inst/o_fifo_data_i0_i5
   Register : lvds_rx_24_inst/o_fifo_data_i0_i6
   Register : lvds_rx_24_inst/o_fifo_data_i0_i7
   Register : lvds_rx_24_inst/o_fifo_data_i0_i8
   Register : lvds_rx_24_inst/o_fifo_data_i0_i9
   Register : lvds_rx_24_inst/o_fifo_data_i0_i10
   Register : lvds_rx_24_inst/o_fifo_data_i0_i11
   Register : lvds_rx_24_inst/o_fifo_data_i0_i12
   Register : lvds_rx_24_inst/o_fifo_data_i0_i13
   Register : lvds_rx_24_inst/o_fifo_data_i0_i14
   Register : lvds_rx_24_inst/o_fifo_data_i0_i15
   Register : lvds_rx_24_inst/o_fifo_data_i0_i16
   Register : lvds_rx_24_inst/o_fifo_data_i0_i17
   Register : lvds_rx_24_inst/o_fifo_data_i0_i18
   Register : lvds_rx_24_inst/o_fifo_data_i0_i19
   Register : lvds_rx_24_inst/o_fifo_data_i0_i20
   Register : lvds_rx_24_inst/o_fifo_data_i0_i21
   Register : lvds_rx_24_inst/o_fifo_data_i0_i22
   Register : lvds_rx_24_inst/o_fifo_data_i0_i23
   Register : lvds_rx_24_inst/o_fifo_data_i0_i24
   Register : lvds_rx_24_inst/o_fifo_data_i0_i25
   Register : lvds_rx_24_inst/o_fifo_data_i0_i26
   Register : lvds_rx_24_inst/o_fifo_data_i0_i27
   Register : lvds_rx_24_inst/o_fifo_data_i0_i28
   Register : lvds_rx_24_inst/o_fifo_data_i0_i29
   Register : wifi_iddr/fifo_data_i0_i0
   Register : wifi_iddr/fifo_data_i0_i1
   Register : lvds_rx_09_inst/o_fifo_data_i0_i10
   Register : lvds_rx_09_inst/o_fifo_data_i0_i11
   Register : lvds_rx_09_inst/o_fifo_data_i0_i0
   Register : lvds_rx_09_inst/o_fifo_data_i0_i12
   Register : lvds_rx_09_inst/o_fifo_data_i0_i13
   Register : lvds_rx_09_inst/o_fifo_data_i0_i14
   Register : lvds_rx_09_inst/o_fifo_data_i0_i15
   Register : lvds_rx_09_inst/o_fifo_data_i0_i16
   Register : lvds_rx_09_inst/o_fifo_data_i0_i17
   Register : lvds_rx_09_inst/o_fifo_data_i0_i18
   Register : lvds_rx_09_inst/o_fifo_data_i0_i19
   Register : lvds_rx_09_inst/o_fifo_data_i0_i20
   Register : lvds_rx_09_inst/o_fifo_data_i0_i21
   Register : lvds_rx_09_inst/o_fifo_data_i0_i22
   Register : lvds_rx_09_inst/o_fifo_data_i0_i23
   Register : lvds_rx_09_inst/o_fifo_data_i0_i24
   Register : lvds_rx_09_inst/o_fifo_data_i0_i25
   Register : lvds_rx_09_inst/o_fifo_data_i0_i26
   Register : lvds_rx_09_inst/o_fifo_data_i0_i27
   Register : lvds_rx_09_inst/o_fifo_data_i0_i28
   Register : lvds_rx_09_inst/o_fifo_data_i0_i29
   Register : lvds_rx_09_inst/o_fifo_data_i0_i30
   Register : lvds_rx_09_inst/o_fifo_data_i0_i31
   Register : lvds_rx_09_inst/o_fifo_data_i0_i1
   Register : lvds_rx_09_inst/o_fifo_data_i0_i2
   Register : lvds_rx_09_inst/o_fifo_data_i0_i3
   Register : lvds_rx_09_inst/o_fifo_data_i0_i4

   Register : lvds_rx_09_inst/o_fifo_data_i0_i5
   Register : lvds_rx_09_inst/o_fifo_data_i0_i6
   Register : lvds_rx_09_inst/o_fifo_data_i0_i7
   Register : lvds_rx_09_inst/o_fifo_data_i0_i8
   Register : lvds_rx_09_inst/o_fifo_data_i0_i9

     Components with synchronous local reset also reset by asynchronous GSR
----------------------------------------------------------------------

     These components have the GSR property set to ENABLED and the local reset
     is synchronous. The components will respond to the synchronous local reset
     and to the unrelated asynchronous reset signal 'n2955' via the GSR
     component.

     Type and number of components of the type: 
   Register = 56 

     Type and instance name of component: 
   Register : my_led/counter_257__i0
   Register : my_led/counter_257__i1
   Register : my_led/counter_257__i2
   Register : my_led/counter_257__i3
   Register : my_led/counter_257__i4
   Register : my_led/counter_257__i5
   Register : my_led/counter_257__i6
   Register : my_led/counter_257__i7
   Register : my_led/counter_257__i8
   Register : my_led/counter_257__i9
   Register : my_led/counter_257__i10
   Register : my_led/counter_257__i11
   Register : my_led/counter_257__i12
   Register : my_led/counter_257__i13
   Register : my_led/counter_257__i14
   Register : my_led/counter_257__i15
   Register : my_led/counter_257__i16
   Register : my_led/counter_257__i17
   Register : my_led/counter_257__i18
   Register : my_led/counter_257__i19
   Register : my_led/counter_257__i20
   Register : my_led/counter_257__i21
   Register : my_led/counter_257__i22
   Register : my_led/counter_257__i23
   Register : my_led/counter_257__i24
   Register : my_led/counter_257__i25
   Register : wifi_q_spi/bit_count_i0
   Register : wifi_q_spi/spi_clk_36
   Register : wifi_q_spi/bit_count_i1
   Register : wifi_q_spi/bit_count_i2
   Register : wifi_q_spi/bit_count_i3
   Register : wifi_q_spi/shift_reg_i15
   Register : subg_iddr/data_rising_30
   Register : subg_iddr/data_falling_31
   Register : subg_iddr/fifo_wr_en_34
   Register : lvds_rx_24_inst/r_state_if_i0_i0
   Register : subg_i_spi/bit_count_i0
   Register : subg_i_spi/spi_clk_36

   Register : subg_i_spi/bit_count_i1
   Register : subg_i_spi/bit_count_i2
   Register : subg_i_spi/bit_count_i3
   Register : subg_i_spi/shift_reg_i15
   Register : wifi_iddr/fifo_wr_en_34
   Register : subg_q_spi/bit_count_i0
   Register : subg_q_spi/spi_clk_36
   Register : subg_q_spi/bit_count_i1
   Register : subg_q_spi/bit_count_i2
   Register : subg_q_spi/bit_count_i3
   Register : subg_q_spi/shift_reg_i15
   Register : lvds_rx_09_inst/r_state_if_i0_i0
   Register : wifi_i_spi/bit_count_i0
   Register : wifi_i_spi/spi_clk_36
   Register : wifi_i_spi/bit_count_i1
   Register : wifi_i_spi/bit_count_i2
   Register : wifi_i_spi/bit_count_i3
   Register : wifi_i_spi/shift_reg_i15

     EBR components with enabled GSR
-------------------------------

     These EBR components have the GSR property set to ENABLED. The components
     will respond to the asynchronous reset signal 'n2955' via the GSR
     component.

     Type and number of components of the type: 
   DP16KD = 2

     Type and instance name of component: 
   DP16KD : subg_iddr/fifo_inst/pdp_ram_0_0_0
   DP16KD : wifi_iddr/fifo_inst/pdp_ram_0_0_0



<A name="mrp_runtime"></A><B><U><big>Run Time and Memory Usage</big></U></B>
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 114 MB
        



















Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights
     reserved.



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
