# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../spartan_tracker.srcs/sources_1/imports/HDL/DDS_Sine.sv" \
"../../../../spartan_tracker.srcs/sources_1/imports/HDL/PhaseAccumulator.sv" \
"../../../../spartan_tracker.srcs/sources_1/imports/HDL/Sine_LUT.sv" \
"../../../../spartan_tracker.srcs/sources_1/imports/HDL/DDS_Sine_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
