
profile_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000361c  080001e4  080001e4  000101e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000003c  08003800  08003800  00013800  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800383c  0800383c  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  0800383c  0800383c  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800383c  0800383c  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800383c  0800383c  0001383c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003840  08003840  00013840  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08003844  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000b0  20000070  080038b4  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000120  080038b4  00020120  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000825c  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000168c  00000000  00000000  000282f5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000970  00000000  00000000  00029988  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000008a8  00000000  00000000  0002a2f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001928f  00000000  00000000  0002aba0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000a4a0  00000000  00000000  00043e2f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000959ca  00000000  00000000  0004e2cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000e3c99  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002a74  00000000  00000000  000e3cec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e4 <__do_global_dtors_aux>:
 80001e4:	b510      	push	{r4, lr}
 80001e6:	4c05      	ldr	r4, [pc, #20]	; (80001fc <__do_global_dtors_aux+0x18>)
 80001e8:	7823      	ldrb	r3, [r4, #0]
 80001ea:	b933      	cbnz	r3, 80001fa <__do_global_dtors_aux+0x16>
 80001ec:	4b04      	ldr	r3, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x1c>)
 80001ee:	b113      	cbz	r3, 80001f6 <__do_global_dtors_aux+0x12>
 80001f0:	4804      	ldr	r0, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x20>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	2301      	movs	r3, #1
 80001f8:	7023      	strb	r3, [r4, #0]
 80001fa:	bd10      	pop	{r4, pc}
 80001fc:	20000070 	.word	0x20000070
 8000200:	00000000 	.word	0x00000000
 8000204:	080037e8 	.word	0x080037e8

08000208 <frame_dummy>:
 8000208:	b508      	push	{r3, lr}
 800020a:	4b03      	ldr	r3, [pc, #12]	; (8000218 <frame_dummy+0x10>)
 800020c:	b11b      	cbz	r3, 8000216 <frame_dummy+0xe>
 800020e:	4903      	ldr	r1, [pc, #12]	; (800021c <frame_dummy+0x14>)
 8000210:	4803      	ldr	r0, [pc, #12]	; (8000220 <frame_dummy+0x18>)
 8000212:	f3af 8000 	nop.w
 8000216:	bd08      	pop	{r3, pc}
 8000218:	00000000 	.word	0x00000000
 800021c:	20000074 	.word	0x20000074
 8000220:	080037e8 	.word	0x080037e8

08000224 <__aeabi_drsub>:
 8000224:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000228:	e002      	b.n	8000230 <__adddf3>
 800022a:	bf00      	nop

0800022c <__aeabi_dsub>:
 800022c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000230 <__adddf3>:
 8000230:	b530      	push	{r4, r5, lr}
 8000232:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000236:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800023a:	ea94 0f05 	teq	r4, r5
 800023e:	bf08      	it	eq
 8000240:	ea90 0f02 	teqeq	r0, r2
 8000244:	bf1f      	itttt	ne
 8000246:	ea54 0c00 	orrsne.w	ip, r4, r0
 800024a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800024e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000252:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000256:	f000 80e2 	beq.w	800041e <__adddf3+0x1ee>
 800025a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800025e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000262:	bfb8      	it	lt
 8000264:	426d      	neglt	r5, r5
 8000266:	dd0c      	ble.n	8000282 <__adddf3+0x52>
 8000268:	442c      	add	r4, r5
 800026a:	ea80 0202 	eor.w	r2, r0, r2
 800026e:	ea81 0303 	eor.w	r3, r1, r3
 8000272:	ea82 0000 	eor.w	r0, r2, r0
 8000276:	ea83 0101 	eor.w	r1, r3, r1
 800027a:	ea80 0202 	eor.w	r2, r0, r2
 800027e:	ea81 0303 	eor.w	r3, r1, r3
 8000282:	2d36      	cmp	r5, #54	; 0x36
 8000284:	bf88      	it	hi
 8000286:	bd30      	pophi	{r4, r5, pc}
 8000288:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800028c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000290:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000294:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000298:	d002      	beq.n	80002a0 <__adddf3+0x70>
 800029a:	4240      	negs	r0, r0
 800029c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002a0:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002a4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002a8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002ac:	d002      	beq.n	80002b4 <__adddf3+0x84>
 80002ae:	4252      	negs	r2, r2
 80002b0:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002b4:	ea94 0f05 	teq	r4, r5
 80002b8:	f000 80a7 	beq.w	800040a <__adddf3+0x1da>
 80002bc:	f1a4 0401 	sub.w	r4, r4, #1
 80002c0:	f1d5 0e20 	rsbs	lr, r5, #32
 80002c4:	db0d      	blt.n	80002e2 <__adddf3+0xb2>
 80002c6:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002ca:	fa22 f205 	lsr.w	r2, r2, r5
 80002ce:	1880      	adds	r0, r0, r2
 80002d0:	f141 0100 	adc.w	r1, r1, #0
 80002d4:	fa03 f20e 	lsl.w	r2, r3, lr
 80002d8:	1880      	adds	r0, r0, r2
 80002da:	fa43 f305 	asr.w	r3, r3, r5
 80002de:	4159      	adcs	r1, r3
 80002e0:	e00e      	b.n	8000300 <__adddf3+0xd0>
 80002e2:	f1a5 0520 	sub.w	r5, r5, #32
 80002e6:	f10e 0e20 	add.w	lr, lr, #32
 80002ea:	2a01      	cmp	r2, #1
 80002ec:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002f0:	bf28      	it	cs
 80002f2:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002f6:	fa43 f305 	asr.w	r3, r3, r5
 80002fa:	18c0      	adds	r0, r0, r3
 80002fc:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000300:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000304:	d507      	bpl.n	8000316 <__adddf3+0xe6>
 8000306:	f04f 0e00 	mov.w	lr, #0
 800030a:	f1dc 0c00 	rsbs	ip, ip, #0
 800030e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000312:	eb6e 0101 	sbc.w	r1, lr, r1
 8000316:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800031a:	d31b      	bcc.n	8000354 <__adddf3+0x124>
 800031c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000320:	d30c      	bcc.n	800033c <__adddf3+0x10c>
 8000322:	0849      	lsrs	r1, r1, #1
 8000324:	ea5f 0030 	movs.w	r0, r0, rrx
 8000328:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800032c:	f104 0401 	add.w	r4, r4, #1
 8000330:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000334:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000338:	f080 809a 	bcs.w	8000470 <__adddf3+0x240>
 800033c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000340:	bf08      	it	eq
 8000342:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000346:	f150 0000 	adcs.w	r0, r0, #0
 800034a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800034e:	ea41 0105 	orr.w	r1, r1, r5
 8000352:	bd30      	pop	{r4, r5, pc}
 8000354:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000358:	4140      	adcs	r0, r0
 800035a:	eb41 0101 	adc.w	r1, r1, r1
 800035e:	3c01      	subs	r4, #1
 8000360:	bf28      	it	cs
 8000362:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000366:	d2e9      	bcs.n	800033c <__adddf3+0x10c>
 8000368:	f091 0f00 	teq	r1, #0
 800036c:	bf04      	itt	eq
 800036e:	4601      	moveq	r1, r0
 8000370:	2000      	moveq	r0, #0
 8000372:	fab1 f381 	clz	r3, r1
 8000376:	bf08      	it	eq
 8000378:	3320      	addeq	r3, #32
 800037a:	f1a3 030b 	sub.w	r3, r3, #11
 800037e:	f1b3 0220 	subs.w	r2, r3, #32
 8000382:	da0c      	bge.n	800039e <__adddf3+0x16e>
 8000384:	320c      	adds	r2, #12
 8000386:	dd08      	ble.n	800039a <__adddf3+0x16a>
 8000388:	f102 0c14 	add.w	ip, r2, #20
 800038c:	f1c2 020c 	rsb	r2, r2, #12
 8000390:	fa01 f00c 	lsl.w	r0, r1, ip
 8000394:	fa21 f102 	lsr.w	r1, r1, r2
 8000398:	e00c      	b.n	80003b4 <__adddf3+0x184>
 800039a:	f102 0214 	add.w	r2, r2, #20
 800039e:	bfd8      	it	le
 80003a0:	f1c2 0c20 	rsble	ip, r2, #32
 80003a4:	fa01 f102 	lsl.w	r1, r1, r2
 80003a8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003ac:	bfdc      	itt	le
 80003ae:	ea41 010c 	orrle.w	r1, r1, ip
 80003b2:	4090      	lslle	r0, r2
 80003b4:	1ae4      	subs	r4, r4, r3
 80003b6:	bfa2      	ittt	ge
 80003b8:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003bc:	4329      	orrge	r1, r5
 80003be:	bd30      	popge	{r4, r5, pc}
 80003c0:	ea6f 0404 	mvn.w	r4, r4
 80003c4:	3c1f      	subs	r4, #31
 80003c6:	da1c      	bge.n	8000402 <__adddf3+0x1d2>
 80003c8:	340c      	adds	r4, #12
 80003ca:	dc0e      	bgt.n	80003ea <__adddf3+0x1ba>
 80003cc:	f104 0414 	add.w	r4, r4, #20
 80003d0:	f1c4 0220 	rsb	r2, r4, #32
 80003d4:	fa20 f004 	lsr.w	r0, r0, r4
 80003d8:	fa01 f302 	lsl.w	r3, r1, r2
 80003dc:	ea40 0003 	orr.w	r0, r0, r3
 80003e0:	fa21 f304 	lsr.w	r3, r1, r4
 80003e4:	ea45 0103 	orr.w	r1, r5, r3
 80003e8:	bd30      	pop	{r4, r5, pc}
 80003ea:	f1c4 040c 	rsb	r4, r4, #12
 80003ee:	f1c4 0220 	rsb	r2, r4, #32
 80003f2:	fa20 f002 	lsr.w	r0, r0, r2
 80003f6:	fa01 f304 	lsl.w	r3, r1, r4
 80003fa:	ea40 0003 	orr.w	r0, r0, r3
 80003fe:	4629      	mov	r1, r5
 8000400:	bd30      	pop	{r4, r5, pc}
 8000402:	fa21 f004 	lsr.w	r0, r1, r4
 8000406:	4629      	mov	r1, r5
 8000408:	bd30      	pop	{r4, r5, pc}
 800040a:	f094 0f00 	teq	r4, #0
 800040e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000412:	bf06      	itte	eq
 8000414:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000418:	3401      	addeq	r4, #1
 800041a:	3d01      	subne	r5, #1
 800041c:	e74e      	b.n	80002bc <__adddf3+0x8c>
 800041e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000422:	bf18      	it	ne
 8000424:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000428:	d029      	beq.n	800047e <__adddf3+0x24e>
 800042a:	ea94 0f05 	teq	r4, r5
 800042e:	bf08      	it	eq
 8000430:	ea90 0f02 	teqeq	r0, r2
 8000434:	d005      	beq.n	8000442 <__adddf3+0x212>
 8000436:	ea54 0c00 	orrs.w	ip, r4, r0
 800043a:	bf04      	itt	eq
 800043c:	4619      	moveq	r1, r3
 800043e:	4610      	moveq	r0, r2
 8000440:	bd30      	pop	{r4, r5, pc}
 8000442:	ea91 0f03 	teq	r1, r3
 8000446:	bf1e      	ittt	ne
 8000448:	2100      	movne	r1, #0
 800044a:	2000      	movne	r0, #0
 800044c:	bd30      	popne	{r4, r5, pc}
 800044e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000452:	d105      	bne.n	8000460 <__adddf3+0x230>
 8000454:	0040      	lsls	r0, r0, #1
 8000456:	4149      	adcs	r1, r1
 8000458:	bf28      	it	cs
 800045a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800045e:	bd30      	pop	{r4, r5, pc}
 8000460:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000464:	bf3c      	itt	cc
 8000466:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800046a:	bd30      	popcc	{r4, r5, pc}
 800046c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000470:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000474:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000478:	f04f 0000 	mov.w	r0, #0
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000482:	bf1a      	itte	ne
 8000484:	4619      	movne	r1, r3
 8000486:	4610      	movne	r0, r2
 8000488:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800048c:	bf1c      	itt	ne
 800048e:	460b      	movne	r3, r1
 8000490:	4602      	movne	r2, r0
 8000492:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000496:	bf06      	itte	eq
 8000498:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800049c:	ea91 0f03 	teqeq	r1, r3
 80004a0:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	bf00      	nop

080004a8 <__aeabi_ui2d>:
 80004a8:	f090 0f00 	teq	r0, #0
 80004ac:	bf04      	itt	eq
 80004ae:	2100      	moveq	r1, #0
 80004b0:	4770      	bxeq	lr
 80004b2:	b530      	push	{r4, r5, lr}
 80004b4:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004b8:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004bc:	f04f 0500 	mov.w	r5, #0
 80004c0:	f04f 0100 	mov.w	r1, #0
 80004c4:	e750      	b.n	8000368 <__adddf3+0x138>
 80004c6:	bf00      	nop

080004c8 <__aeabi_i2d>:
 80004c8:	f090 0f00 	teq	r0, #0
 80004cc:	bf04      	itt	eq
 80004ce:	2100      	moveq	r1, #0
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004d8:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004dc:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004e0:	bf48      	it	mi
 80004e2:	4240      	negmi	r0, r0
 80004e4:	f04f 0100 	mov.w	r1, #0
 80004e8:	e73e      	b.n	8000368 <__adddf3+0x138>
 80004ea:	bf00      	nop

080004ec <__aeabi_f2d>:
 80004ec:	0042      	lsls	r2, r0, #1
 80004ee:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004f2:	ea4f 0131 	mov.w	r1, r1, rrx
 80004f6:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004fa:	bf1f      	itttt	ne
 80004fc:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000500:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000504:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000508:	4770      	bxne	lr
 800050a:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800050e:	bf08      	it	eq
 8000510:	4770      	bxeq	lr
 8000512:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000516:	bf04      	itt	eq
 8000518:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000524:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000528:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800052c:	e71c      	b.n	8000368 <__adddf3+0x138>
 800052e:	bf00      	nop

08000530 <__aeabi_ul2d>:
 8000530:	ea50 0201 	orrs.w	r2, r0, r1
 8000534:	bf08      	it	eq
 8000536:	4770      	bxeq	lr
 8000538:	b530      	push	{r4, r5, lr}
 800053a:	f04f 0500 	mov.w	r5, #0
 800053e:	e00a      	b.n	8000556 <__aeabi_l2d+0x16>

08000540 <__aeabi_l2d>:
 8000540:	ea50 0201 	orrs.w	r2, r0, r1
 8000544:	bf08      	it	eq
 8000546:	4770      	bxeq	lr
 8000548:	b530      	push	{r4, r5, lr}
 800054a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800054e:	d502      	bpl.n	8000556 <__aeabi_l2d+0x16>
 8000550:	4240      	negs	r0, r0
 8000552:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000556:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800055a:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800055e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000562:	f43f aed8 	beq.w	8000316 <__adddf3+0xe6>
 8000566:	f04f 0203 	mov.w	r2, #3
 800056a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800056e:	bf18      	it	ne
 8000570:	3203      	addne	r2, #3
 8000572:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000576:	bf18      	it	ne
 8000578:	3203      	addne	r2, #3
 800057a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800057e:	f1c2 0320 	rsb	r3, r2, #32
 8000582:	fa00 fc03 	lsl.w	ip, r0, r3
 8000586:	fa20 f002 	lsr.w	r0, r0, r2
 800058a:	fa01 fe03 	lsl.w	lr, r1, r3
 800058e:	ea40 000e 	orr.w	r0, r0, lr
 8000592:	fa21 f102 	lsr.w	r1, r1, r2
 8000596:	4414      	add	r4, r2
 8000598:	e6bd      	b.n	8000316 <__adddf3+0xe6>
 800059a:	bf00      	nop

0800059c <__aeabi_dmul>:
 800059c:	b570      	push	{r4, r5, r6, lr}
 800059e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005aa:	bf1d      	ittte	ne
 80005ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005b0:	ea94 0f0c 	teqne	r4, ip
 80005b4:	ea95 0f0c 	teqne	r5, ip
 80005b8:	f000 f8de 	bleq	8000778 <__aeabi_dmul+0x1dc>
 80005bc:	442c      	add	r4, r5
 80005be:	ea81 0603 	eor.w	r6, r1, r3
 80005c2:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005c6:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005ca:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005ce:	bf18      	it	ne
 80005d0:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005d4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005d8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005dc:	d038      	beq.n	8000650 <__aeabi_dmul+0xb4>
 80005de:	fba0 ce02 	umull	ip, lr, r0, r2
 80005e2:	f04f 0500 	mov.w	r5, #0
 80005e6:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005ea:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005ee:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005f2:	f04f 0600 	mov.w	r6, #0
 80005f6:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005fa:	f09c 0f00 	teq	ip, #0
 80005fe:	bf18      	it	ne
 8000600:	f04e 0e01 	orrne.w	lr, lr, #1
 8000604:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000608:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 800060c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000610:	d204      	bcs.n	800061c <__aeabi_dmul+0x80>
 8000612:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000616:	416d      	adcs	r5, r5
 8000618:	eb46 0606 	adc.w	r6, r6, r6
 800061c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000620:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000624:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000628:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800062c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000630:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000634:	bf88      	it	hi
 8000636:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800063a:	d81e      	bhi.n	800067a <__aeabi_dmul+0xde>
 800063c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000640:	bf08      	it	eq
 8000642:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000646:	f150 0000 	adcs.w	r0, r0, #0
 800064a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800064e:	bd70      	pop	{r4, r5, r6, pc}
 8000650:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000654:	ea46 0101 	orr.w	r1, r6, r1
 8000658:	ea40 0002 	orr.w	r0, r0, r2
 800065c:	ea81 0103 	eor.w	r1, r1, r3
 8000660:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000664:	bfc2      	ittt	gt
 8000666:	ebd4 050c 	rsbsgt	r5, r4, ip
 800066a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800066e:	bd70      	popgt	{r4, r5, r6, pc}
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f04f 0e00 	mov.w	lr, #0
 8000678:	3c01      	subs	r4, #1
 800067a:	f300 80ab 	bgt.w	80007d4 <__aeabi_dmul+0x238>
 800067e:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000682:	bfde      	ittt	le
 8000684:	2000      	movle	r0, #0
 8000686:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800068a:	bd70      	pople	{r4, r5, r6, pc}
 800068c:	f1c4 0400 	rsb	r4, r4, #0
 8000690:	3c20      	subs	r4, #32
 8000692:	da35      	bge.n	8000700 <__aeabi_dmul+0x164>
 8000694:	340c      	adds	r4, #12
 8000696:	dc1b      	bgt.n	80006d0 <__aeabi_dmul+0x134>
 8000698:	f104 0414 	add.w	r4, r4, #20
 800069c:	f1c4 0520 	rsb	r5, r4, #32
 80006a0:	fa00 f305 	lsl.w	r3, r0, r5
 80006a4:	fa20 f004 	lsr.w	r0, r0, r4
 80006a8:	fa01 f205 	lsl.w	r2, r1, r5
 80006ac:	ea40 0002 	orr.w	r0, r0, r2
 80006b0:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006b8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006bc:	fa21 f604 	lsr.w	r6, r1, r4
 80006c0:	eb42 0106 	adc.w	r1, r2, r6
 80006c4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006c8:	bf08      	it	eq
 80006ca:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ce:	bd70      	pop	{r4, r5, r6, pc}
 80006d0:	f1c4 040c 	rsb	r4, r4, #12
 80006d4:	f1c4 0520 	rsb	r5, r4, #32
 80006d8:	fa00 f304 	lsl.w	r3, r0, r4
 80006dc:	fa20 f005 	lsr.w	r0, r0, r5
 80006e0:	fa01 f204 	lsl.w	r2, r1, r4
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006ec:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006f0:	f141 0100 	adc.w	r1, r1, #0
 80006f4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006f8:	bf08      	it	eq
 80006fa:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006fe:	bd70      	pop	{r4, r5, r6, pc}
 8000700:	f1c4 0520 	rsb	r5, r4, #32
 8000704:	fa00 f205 	lsl.w	r2, r0, r5
 8000708:	ea4e 0e02 	orr.w	lr, lr, r2
 800070c:	fa20 f304 	lsr.w	r3, r0, r4
 8000710:	fa01 f205 	lsl.w	r2, r1, r5
 8000714:	ea43 0302 	orr.w	r3, r3, r2
 8000718:	fa21 f004 	lsr.w	r0, r1, r4
 800071c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000720:	fa21 f204 	lsr.w	r2, r1, r4
 8000724:	ea20 0002 	bic.w	r0, r0, r2
 8000728:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800072c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000730:	bf08      	it	eq
 8000732:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000736:	bd70      	pop	{r4, r5, r6, pc}
 8000738:	f094 0f00 	teq	r4, #0
 800073c:	d10f      	bne.n	800075e <__aeabi_dmul+0x1c2>
 800073e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000742:	0040      	lsls	r0, r0, #1
 8000744:	eb41 0101 	adc.w	r1, r1, r1
 8000748:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800074c:	bf08      	it	eq
 800074e:	3c01      	subeq	r4, #1
 8000750:	d0f7      	beq.n	8000742 <__aeabi_dmul+0x1a6>
 8000752:	ea41 0106 	orr.w	r1, r1, r6
 8000756:	f095 0f00 	teq	r5, #0
 800075a:	bf18      	it	ne
 800075c:	4770      	bxne	lr
 800075e:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000762:	0052      	lsls	r2, r2, #1
 8000764:	eb43 0303 	adc.w	r3, r3, r3
 8000768:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 800076c:	bf08      	it	eq
 800076e:	3d01      	subeq	r5, #1
 8000770:	d0f7      	beq.n	8000762 <__aeabi_dmul+0x1c6>
 8000772:	ea43 0306 	orr.w	r3, r3, r6
 8000776:	4770      	bx	lr
 8000778:	ea94 0f0c 	teq	r4, ip
 800077c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000780:	bf18      	it	ne
 8000782:	ea95 0f0c 	teqne	r5, ip
 8000786:	d00c      	beq.n	80007a2 <__aeabi_dmul+0x206>
 8000788:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800078c:	bf18      	it	ne
 800078e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000792:	d1d1      	bne.n	8000738 <__aeabi_dmul+0x19c>
 8000794:	ea81 0103 	eor.w	r1, r1, r3
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	f04f 0000 	mov.w	r0, #0
 80007a0:	bd70      	pop	{r4, r5, r6, pc}
 80007a2:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007a6:	bf06      	itte	eq
 80007a8:	4610      	moveq	r0, r2
 80007aa:	4619      	moveq	r1, r3
 80007ac:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007b0:	d019      	beq.n	80007e6 <__aeabi_dmul+0x24a>
 80007b2:	ea94 0f0c 	teq	r4, ip
 80007b6:	d102      	bne.n	80007be <__aeabi_dmul+0x222>
 80007b8:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007bc:	d113      	bne.n	80007e6 <__aeabi_dmul+0x24a>
 80007be:	ea95 0f0c 	teq	r5, ip
 80007c2:	d105      	bne.n	80007d0 <__aeabi_dmul+0x234>
 80007c4:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007c8:	bf1c      	itt	ne
 80007ca:	4610      	movne	r0, r2
 80007cc:	4619      	movne	r1, r3
 80007ce:	d10a      	bne.n	80007e6 <__aeabi_dmul+0x24a>
 80007d0:	ea81 0103 	eor.w	r1, r1, r3
 80007d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007d8:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007dc:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007e0:	f04f 0000 	mov.w	r0, #0
 80007e4:	bd70      	pop	{r4, r5, r6, pc}
 80007e6:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007ea:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007ee:	bd70      	pop	{r4, r5, r6, pc}

080007f0 <__aeabi_ddiv>:
 80007f0:	b570      	push	{r4, r5, r6, lr}
 80007f2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007f6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007fa:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007fe:	bf1d      	ittte	ne
 8000800:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000804:	ea94 0f0c 	teqne	r4, ip
 8000808:	ea95 0f0c 	teqne	r5, ip
 800080c:	f000 f8a7 	bleq	800095e <__aeabi_ddiv+0x16e>
 8000810:	eba4 0405 	sub.w	r4, r4, r5
 8000814:	ea81 0e03 	eor.w	lr, r1, r3
 8000818:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800081c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000820:	f000 8088 	beq.w	8000934 <__aeabi_ddiv+0x144>
 8000824:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000828:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 800082c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000830:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000834:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000838:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 800083c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000840:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000844:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000848:	429d      	cmp	r5, r3
 800084a:	bf08      	it	eq
 800084c:	4296      	cmpeq	r6, r2
 800084e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000852:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000856:	d202      	bcs.n	800085e <__aeabi_ddiv+0x6e>
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	1ab6      	subs	r6, r6, r2
 8000860:	eb65 0503 	sbc.w	r5, r5, r3
 8000864:	085b      	lsrs	r3, r3, #1
 8000866:	ea4f 0232 	mov.w	r2, r2, rrx
 800086a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800086e:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000872:	ebb6 0e02 	subs.w	lr, r6, r2
 8000876:	eb75 0e03 	sbcs.w	lr, r5, r3
 800087a:	bf22      	ittt	cs
 800087c:	1ab6      	subcs	r6, r6, r2
 800087e:	4675      	movcs	r5, lr
 8000880:	ea40 000c 	orrcs.w	r0, r0, ip
 8000884:	085b      	lsrs	r3, r3, #1
 8000886:	ea4f 0232 	mov.w	r2, r2, rrx
 800088a:	ebb6 0e02 	subs.w	lr, r6, r2
 800088e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000892:	bf22      	ittt	cs
 8000894:	1ab6      	subcs	r6, r6, r2
 8000896:	4675      	movcs	r5, lr
 8000898:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800089c:	085b      	lsrs	r3, r3, #1
 800089e:	ea4f 0232 	mov.w	r2, r2, rrx
 80008a2:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008aa:	bf22      	ittt	cs
 80008ac:	1ab6      	subcs	r6, r6, r2
 80008ae:	4675      	movcs	r5, lr
 80008b0:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	ebb6 0e02 	subs.w	lr, r6, r2
 80008be:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c2:	bf22      	ittt	cs
 80008c4:	1ab6      	subcs	r6, r6, r2
 80008c6:	4675      	movcs	r5, lr
 80008c8:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008cc:	ea55 0e06 	orrs.w	lr, r5, r6
 80008d0:	d018      	beq.n	8000904 <__aeabi_ddiv+0x114>
 80008d2:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008d6:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008da:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008de:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008e2:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008e6:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008ea:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008ee:	d1c0      	bne.n	8000872 <__aeabi_ddiv+0x82>
 80008f0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008f4:	d10b      	bne.n	800090e <__aeabi_ddiv+0x11e>
 80008f6:	ea41 0100 	orr.w	r1, r1, r0
 80008fa:	f04f 0000 	mov.w	r0, #0
 80008fe:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000902:	e7b6      	b.n	8000872 <__aeabi_ddiv+0x82>
 8000904:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000908:	bf04      	itt	eq
 800090a:	4301      	orreq	r1, r0
 800090c:	2000      	moveq	r0, #0
 800090e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000912:	bf88      	it	hi
 8000914:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000918:	f63f aeaf 	bhi.w	800067a <__aeabi_dmul+0xde>
 800091c:	ebb5 0c03 	subs.w	ip, r5, r3
 8000920:	bf04      	itt	eq
 8000922:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000926:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800092a:	f150 0000 	adcs.w	r0, r0, #0
 800092e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000932:	bd70      	pop	{r4, r5, r6, pc}
 8000934:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000938:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 800093c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000940:	bfc2      	ittt	gt
 8000942:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000946:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800094a:	bd70      	popgt	{r4, r5, r6, pc}
 800094c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000950:	f04f 0e00 	mov.w	lr, #0
 8000954:	3c01      	subs	r4, #1
 8000956:	e690      	b.n	800067a <__aeabi_dmul+0xde>
 8000958:	ea45 0e06 	orr.w	lr, r5, r6
 800095c:	e68d      	b.n	800067a <__aeabi_dmul+0xde>
 800095e:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000962:	ea94 0f0c 	teq	r4, ip
 8000966:	bf08      	it	eq
 8000968:	ea95 0f0c 	teqeq	r5, ip
 800096c:	f43f af3b 	beq.w	80007e6 <__aeabi_dmul+0x24a>
 8000970:	ea94 0f0c 	teq	r4, ip
 8000974:	d10a      	bne.n	800098c <__aeabi_ddiv+0x19c>
 8000976:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800097a:	f47f af34 	bne.w	80007e6 <__aeabi_dmul+0x24a>
 800097e:	ea95 0f0c 	teq	r5, ip
 8000982:	f47f af25 	bne.w	80007d0 <__aeabi_dmul+0x234>
 8000986:	4610      	mov	r0, r2
 8000988:	4619      	mov	r1, r3
 800098a:	e72c      	b.n	80007e6 <__aeabi_dmul+0x24a>
 800098c:	ea95 0f0c 	teq	r5, ip
 8000990:	d106      	bne.n	80009a0 <__aeabi_ddiv+0x1b0>
 8000992:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000996:	f43f aefd 	beq.w	8000794 <__aeabi_dmul+0x1f8>
 800099a:	4610      	mov	r0, r2
 800099c:	4619      	mov	r1, r3
 800099e:	e722      	b.n	80007e6 <__aeabi_dmul+0x24a>
 80009a0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009a4:	bf18      	it	ne
 80009a6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009aa:	f47f aec5 	bne.w	8000738 <__aeabi_dmul+0x19c>
 80009ae:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009b2:	f47f af0d 	bne.w	80007d0 <__aeabi_dmul+0x234>
 80009b6:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ba:	f47f aeeb 	bne.w	8000794 <__aeabi_dmul+0x1f8>
 80009be:	e712      	b.n	80007e6 <__aeabi_dmul+0x24a>

080009c0 <__aeabi_d2f>:
 80009c0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80009c4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 80009c8:	bf24      	itt	cs
 80009ca:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 80009ce:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 80009d2:	d90d      	bls.n	80009f0 <__aeabi_d2f+0x30>
 80009d4:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80009d8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80009dc:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80009e0:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 80009e4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80009e8:	bf08      	it	eq
 80009ea:	f020 0001 	biceq.w	r0, r0, #1
 80009ee:	4770      	bx	lr
 80009f0:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 80009f4:	d121      	bne.n	8000a3a <__aeabi_d2f+0x7a>
 80009f6:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 80009fa:	bfbc      	itt	lt
 80009fc:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000a00:	4770      	bxlt	lr
 8000a02:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a06:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a0a:	f1c2 0218 	rsb	r2, r2, #24
 8000a0e:	f1c2 0c20 	rsb	ip, r2, #32
 8000a12:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a16:	fa20 f002 	lsr.w	r0, r0, r2
 8000a1a:	bf18      	it	ne
 8000a1c:	f040 0001 	orrne.w	r0, r0, #1
 8000a20:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a24:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a28:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a2c:	ea40 000c 	orr.w	r0, r0, ip
 8000a30:	fa23 f302 	lsr.w	r3, r3, r2
 8000a34:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a38:	e7cc      	b.n	80009d4 <__aeabi_d2f+0x14>
 8000a3a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a3e:	d107      	bne.n	8000a50 <__aeabi_d2f+0x90>
 8000a40:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a44:	bf1e      	ittt	ne
 8000a46:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000a4a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000a4e:	4770      	bxne	lr
 8000a50:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000a54:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000a58:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000a5c:	4770      	bx	lr
 8000a5e:	bf00      	nop

08000a60 <__aeabi_frsub>:
 8000a60:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000a64:	e002      	b.n	8000a6c <__addsf3>
 8000a66:	bf00      	nop

08000a68 <__aeabi_fsub>:
 8000a68:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000a6c <__addsf3>:
 8000a6c:	0042      	lsls	r2, r0, #1
 8000a6e:	bf1f      	itttt	ne
 8000a70:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000a74:	ea92 0f03 	teqne	r2, r3
 8000a78:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000a7c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000a80:	d06a      	beq.n	8000b58 <__addsf3+0xec>
 8000a82:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000a86:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000a8a:	bfc1      	itttt	gt
 8000a8c:	18d2      	addgt	r2, r2, r3
 8000a8e:	4041      	eorgt	r1, r0
 8000a90:	4048      	eorgt	r0, r1
 8000a92:	4041      	eorgt	r1, r0
 8000a94:	bfb8      	it	lt
 8000a96:	425b      	neglt	r3, r3
 8000a98:	2b19      	cmp	r3, #25
 8000a9a:	bf88      	it	hi
 8000a9c:	4770      	bxhi	lr
 8000a9e:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000aa2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000aa6:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000aaa:	bf18      	it	ne
 8000aac:	4240      	negne	r0, r0
 8000aae:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ab2:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000ab6:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000aba:	bf18      	it	ne
 8000abc:	4249      	negne	r1, r1
 8000abe:	ea92 0f03 	teq	r2, r3
 8000ac2:	d03f      	beq.n	8000b44 <__addsf3+0xd8>
 8000ac4:	f1a2 0201 	sub.w	r2, r2, #1
 8000ac8:	fa41 fc03 	asr.w	ip, r1, r3
 8000acc:	eb10 000c 	adds.w	r0, r0, ip
 8000ad0:	f1c3 0320 	rsb	r3, r3, #32
 8000ad4:	fa01 f103 	lsl.w	r1, r1, r3
 8000ad8:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000adc:	d502      	bpl.n	8000ae4 <__addsf3+0x78>
 8000ade:	4249      	negs	r1, r1
 8000ae0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000ae4:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000ae8:	d313      	bcc.n	8000b12 <__addsf3+0xa6>
 8000aea:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000aee:	d306      	bcc.n	8000afe <__addsf3+0x92>
 8000af0:	0840      	lsrs	r0, r0, #1
 8000af2:	ea4f 0131 	mov.w	r1, r1, rrx
 8000af6:	f102 0201 	add.w	r2, r2, #1
 8000afa:	2afe      	cmp	r2, #254	; 0xfe
 8000afc:	d251      	bcs.n	8000ba2 <__addsf3+0x136>
 8000afe:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000b02:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b06:	bf08      	it	eq
 8000b08:	f020 0001 	biceq.w	r0, r0, #1
 8000b0c:	ea40 0003 	orr.w	r0, r0, r3
 8000b10:	4770      	bx	lr
 8000b12:	0049      	lsls	r1, r1, #1
 8000b14:	eb40 0000 	adc.w	r0, r0, r0
 8000b18:	3a01      	subs	r2, #1
 8000b1a:	bf28      	it	cs
 8000b1c:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000b20:	d2ed      	bcs.n	8000afe <__addsf3+0x92>
 8000b22:	fab0 fc80 	clz	ip, r0
 8000b26:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b2a:	ebb2 020c 	subs.w	r2, r2, ip
 8000b2e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b32:	bfaa      	itet	ge
 8000b34:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b38:	4252      	neglt	r2, r2
 8000b3a:	4318      	orrge	r0, r3
 8000b3c:	bfbc      	itt	lt
 8000b3e:	40d0      	lsrlt	r0, r2
 8000b40:	4318      	orrlt	r0, r3
 8000b42:	4770      	bx	lr
 8000b44:	f092 0f00 	teq	r2, #0
 8000b48:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000b4c:	bf06      	itte	eq
 8000b4e:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000b52:	3201      	addeq	r2, #1
 8000b54:	3b01      	subne	r3, #1
 8000b56:	e7b5      	b.n	8000ac4 <__addsf3+0x58>
 8000b58:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b5c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b60:	bf18      	it	ne
 8000b62:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b66:	d021      	beq.n	8000bac <__addsf3+0x140>
 8000b68:	ea92 0f03 	teq	r2, r3
 8000b6c:	d004      	beq.n	8000b78 <__addsf3+0x10c>
 8000b6e:	f092 0f00 	teq	r2, #0
 8000b72:	bf08      	it	eq
 8000b74:	4608      	moveq	r0, r1
 8000b76:	4770      	bx	lr
 8000b78:	ea90 0f01 	teq	r0, r1
 8000b7c:	bf1c      	itt	ne
 8000b7e:	2000      	movne	r0, #0
 8000b80:	4770      	bxne	lr
 8000b82:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000b86:	d104      	bne.n	8000b92 <__addsf3+0x126>
 8000b88:	0040      	lsls	r0, r0, #1
 8000b8a:	bf28      	it	cs
 8000b8c:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000b90:	4770      	bx	lr
 8000b92:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000b96:	bf3c      	itt	cc
 8000b98:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000b9c:	4770      	bxcc	lr
 8000b9e:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000ba2:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000ba6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000baa:	4770      	bx	lr
 8000bac:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000bb0:	bf16      	itet	ne
 8000bb2:	4608      	movne	r0, r1
 8000bb4:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000bb8:	4601      	movne	r1, r0
 8000bba:	0242      	lsls	r2, r0, #9
 8000bbc:	bf06      	itte	eq
 8000bbe:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000bc2:	ea90 0f01 	teqeq	r0, r1
 8000bc6:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000bca:	4770      	bx	lr

08000bcc <__aeabi_ui2f>:
 8000bcc:	f04f 0300 	mov.w	r3, #0
 8000bd0:	e004      	b.n	8000bdc <__aeabi_i2f+0x8>
 8000bd2:	bf00      	nop

08000bd4 <__aeabi_i2f>:
 8000bd4:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000bd8:	bf48      	it	mi
 8000bda:	4240      	negmi	r0, r0
 8000bdc:	ea5f 0c00 	movs.w	ip, r0
 8000be0:	bf08      	it	eq
 8000be2:	4770      	bxeq	lr
 8000be4:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000be8:	4601      	mov	r1, r0
 8000bea:	f04f 0000 	mov.w	r0, #0
 8000bee:	e01c      	b.n	8000c2a <__aeabi_l2f+0x2a>

08000bf0 <__aeabi_ul2f>:
 8000bf0:	ea50 0201 	orrs.w	r2, r0, r1
 8000bf4:	bf08      	it	eq
 8000bf6:	4770      	bxeq	lr
 8000bf8:	f04f 0300 	mov.w	r3, #0
 8000bfc:	e00a      	b.n	8000c14 <__aeabi_l2f+0x14>
 8000bfe:	bf00      	nop

08000c00 <__aeabi_l2f>:
 8000c00:	ea50 0201 	orrs.w	r2, r0, r1
 8000c04:	bf08      	it	eq
 8000c06:	4770      	bxeq	lr
 8000c08:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000c0c:	d502      	bpl.n	8000c14 <__aeabi_l2f+0x14>
 8000c0e:	4240      	negs	r0, r0
 8000c10:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c14:	ea5f 0c01 	movs.w	ip, r1
 8000c18:	bf02      	ittt	eq
 8000c1a:	4684      	moveq	ip, r0
 8000c1c:	4601      	moveq	r1, r0
 8000c1e:	2000      	moveq	r0, #0
 8000c20:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000c24:	bf08      	it	eq
 8000c26:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000c2a:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000c2e:	fabc f28c 	clz	r2, ip
 8000c32:	3a08      	subs	r2, #8
 8000c34:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c38:	db10      	blt.n	8000c5c <__aeabi_l2f+0x5c>
 8000c3a:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c3e:	4463      	add	r3, ip
 8000c40:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c44:	f1c2 0220 	rsb	r2, r2, #32
 8000c48:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000c4c:	fa20 f202 	lsr.w	r2, r0, r2
 8000c50:	eb43 0002 	adc.w	r0, r3, r2
 8000c54:	bf08      	it	eq
 8000c56:	f020 0001 	biceq.w	r0, r0, #1
 8000c5a:	4770      	bx	lr
 8000c5c:	f102 0220 	add.w	r2, r2, #32
 8000c60:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c64:	f1c2 0220 	rsb	r2, r2, #32
 8000c68:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000c6c:	fa21 f202 	lsr.w	r2, r1, r2
 8000c70:	eb43 0002 	adc.w	r0, r3, r2
 8000c74:	bf08      	it	eq
 8000c76:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000c7a:	4770      	bx	lr

08000c7c <__aeabi_fmul>:
 8000c7c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000c80:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000c84:	bf1e      	ittt	ne
 8000c86:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000c8a:	ea92 0f0c 	teqne	r2, ip
 8000c8e:	ea93 0f0c 	teqne	r3, ip
 8000c92:	d06f      	beq.n	8000d74 <__aeabi_fmul+0xf8>
 8000c94:	441a      	add	r2, r3
 8000c96:	ea80 0c01 	eor.w	ip, r0, r1
 8000c9a:	0240      	lsls	r0, r0, #9
 8000c9c:	bf18      	it	ne
 8000c9e:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000ca2:	d01e      	beq.n	8000ce2 <__aeabi_fmul+0x66>
 8000ca4:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000ca8:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000cac:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000cb0:	fba0 3101 	umull	r3, r1, r0, r1
 8000cb4:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000cb8:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000cbc:	bf3e      	ittt	cc
 8000cbe:	0049      	lslcc	r1, r1, #1
 8000cc0:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000cc4:	005b      	lslcc	r3, r3, #1
 8000cc6:	ea40 0001 	orr.w	r0, r0, r1
 8000cca:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000cce:	2afd      	cmp	r2, #253	; 0xfd
 8000cd0:	d81d      	bhi.n	8000d0e <__aeabi_fmul+0x92>
 8000cd2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000cd6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000cda:	bf08      	it	eq
 8000cdc:	f020 0001 	biceq.w	r0, r0, #1
 8000ce0:	4770      	bx	lr
 8000ce2:	f090 0f00 	teq	r0, #0
 8000ce6:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000cea:	bf08      	it	eq
 8000cec:	0249      	lsleq	r1, r1, #9
 8000cee:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000cf2:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000cf6:	3a7f      	subs	r2, #127	; 0x7f
 8000cf8:	bfc2      	ittt	gt
 8000cfa:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000cfe:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d02:	4770      	bxgt	lr
 8000d04:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d08:	f04f 0300 	mov.w	r3, #0
 8000d0c:	3a01      	subs	r2, #1
 8000d0e:	dc5d      	bgt.n	8000dcc <__aeabi_fmul+0x150>
 8000d10:	f112 0f19 	cmn.w	r2, #25
 8000d14:	bfdc      	itt	le
 8000d16:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000d1a:	4770      	bxle	lr
 8000d1c:	f1c2 0200 	rsb	r2, r2, #0
 8000d20:	0041      	lsls	r1, r0, #1
 8000d22:	fa21 f102 	lsr.w	r1, r1, r2
 8000d26:	f1c2 0220 	rsb	r2, r2, #32
 8000d2a:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d2e:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d32:	f140 0000 	adc.w	r0, r0, #0
 8000d36:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000d3a:	bf08      	it	eq
 8000d3c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d40:	4770      	bx	lr
 8000d42:	f092 0f00 	teq	r2, #0
 8000d46:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000d4a:	bf02      	ittt	eq
 8000d4c:	0040      	lsleq	r0, r0, #1
 8000d4e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000d52:	3a01      	subeq	r2, #1
 8000d54:	d0f9      	beq.n	8000d4a <__aeabi_fmul+0xce>
 8000d56:	ea40 000c 	orr.w	r0, r0, ip
 8000d5a:	f093 0f00 	teq	r3, #0
 8000d5e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000d62:	bf02      	ittt	eq
 8000d64:	0049      	lsleq	r1, r1, #1
 8000d66:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000d6a:	3b01      	subeq	r3, #1
 8000d6c:	d0f9      	beq.n	8000d62 <__aeabi_fmul+0xe6>
 8000d6e:	ea41 010c 	orr.w	r1, r1, ip
 8000d72:	e78f      	b.n	8000c94 <__aeabi_fmul+0x18>
 8000d74:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000d78:	ea92 0f0c 	teq	r2, ip
 8000d7c:	bf18      	it	ne
 8000d7e:	ea93 0f0c 	teqne	r3, ip
 8000d82:	d00a      	beq.n	8000d9a <__aeabi_fmul+0x11e>
 8000d84:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000d88:	bf18      	it	ne
 8000d8a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000d8e:	d1d8      	bne.n	8000d42 <__aeabi_fmul+0xc6>
 8000d90:	ea80 0001 	eor.w	r0, r0, r1
 8000d94:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000d98:	4770      	bx	lr
 8000d9a:	f090 0f00 	teq	r0, #0
 8000d9e:	bf17      	itett	ne
 8000da0:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000da4:	4608      	moveq	r0, r1
 8000da6:	f091 0f00 	teqne	r1, #0
 8000daa:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000dae:	d014      	beq.n	8000dda <__aeabi_fmul+0x15e>
 8000db0:	ea92 0f0c 	teq	r2, ip
 8000db4:	d101      	bne.n	8000dba <__aeabi_fmul+0x13e>
 8000db6:	0242      	lsls	r2, r0, #9
 8000db8:	d10f      	bne.n	8000dda <__aeabi_fmul+0x15e>
 8000dba:	ea93 0f0c 	teq	r3, ip
 8000dbe:	d103      	bne.n	8000dc8 <__aeabi_fmul+0x14c>
 8000dc0:	024b      	lsls	r3, r1, #9
 8000dc2:	bf18      	it	ne
 8000dc4:	4608      	movne	r0, r1
 8000dc6:	d108      	bne.n	8000dda <__aeabi_fmul+0x15e>
 8000dc8:	ea80 0001 	eor.w	r0, r0, r1
 8000dcc:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000dd0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000dd4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000dd8:	4770      	bx	lr
 8000dda:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000dde:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000de2:	4770      	bx	lr

08000de4 <__aeabi_fdiv>:
 8000de4:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000de8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000dec:	bf1e      	ittt	ne
 8000dee:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000df2:	ea92 0f0c 	teqne	r2, ip
 8000df6:	ea93 0f0c 	teqne	r3, ip
 8000dfa:	d069      	beq.n	8000ed0 <__aeabi_fdiv+0xec>
 8000dfc:	eba2 0203 	sub.w	r2, r2, r3
 8000e00:	ea80 0c01 	eor.w	ip, r0, r1
 8000e04:	0249      	lsls	r1, r1, #9
 8000e06:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e0a:	d037      	beq.n	8000e7c <__aeabi_fdiv+0x98>
 8000e0c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000e10:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e14:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e18:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000e1c:	428b      	cmp	r3, r1
 8000e1e:	bf38      	it	cc
 8000e20:	005b      	lslcc	r3, r3, #1
 8000e22:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000e26:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000e2a:	428b      	cmp	r3, r1
 8000e2c:	bf24      	itt	cs
 8000e2e:	1a5b      	subcs	r3, r3, r1
 8000e30:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e34:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000e38:	bf24      	itt	cs
 8000e3a:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000e3e:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000e42:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000e46:	bf24      	itt	cs
 8000e48:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000e4c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000e50:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000e54:	bf24      	itt	cs
 8000e56:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000e5a:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000e5e:	011b      	lsls	r3, r3, #4
 8000e60:	bf18      	it	ne
 8000e62:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000e66:	d1e0      	bne.n	8000e2a <__aeabi_fdiv+0x46>
 8000e68:	2afd      	cmp	r2, #253	; 0xfd
 8000e6a:	f63f af50 	bhi.w	8000d0e <__aeabi_fmul+0x92>
 8000e6e:	428b      	cmp	r3, r1
 8000e70:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e74:	bf08      	it	eq
 8000e76:	f020 0001 	biceq.w	r0, r0, #1
 8000e7a:	4770      	bx	lr
 8000e7c:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000e80:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000e84:	327f      	adds	r2, #127	; 0x7f
 8000e86:	bfc2      	ittt	gt
 8000e88:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000e8c:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e90:	4770      	bxgt	lr
 8000e92:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e96:	f04f 0300 	mov.w	r3, #0
 8000e9a:	3a01      	subs	r2, #1
 8000e9c:	e737      	b.n	8000d0e <__aeabi_fmul+0x92>
 8000e9e:	f092 0f00 	teq	r2, #0
 8000ea2:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000ea6:	bf02      	ittt	eq
 8000ea8:	0040      	lsleq	r0, r0, #1
 8000eaa:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000eae:	3a01      	subeq	r2, #1
 8000eb0:	d0f9      	beq.n	8000ea6 <__aeabi_fdiv+0xc2>
 8000eb2:	ea40 000c 	orr.w	r0, r0, ip
 8000eb6:	f093 0f00 	teq	r3, #0
 8000eba:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ebe:	bf02      	ittt	eq
 8000ec0:	0049      	lsleq	r1, r1, #1
 8000ec2:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000ec6:	3b01      	subeq	r3, #1
 8000ec8:	d0f9      	beq.n	8000ebe <__aeabi_fdiv+0xda>
 8000eca:	ea41 010c 	orr.w	r1, r1, ip
 8000ece:	e795      	b.n	8000dfc <__aeabi_fdiv+0x18>
 8000ed0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000ed4:	ea92 0f0c 	teq	r2, ip
 8000ed8:	d108      	bne.n	8000eec <__aeabi_fdiv+0x108>
 8000eda:	0242      	lsls	r2, r0, #9
 8000edc:	f47f af7d 	bne.w	8000dda <__aeabi_fmul+0x15e>
 8000ee0:	ea93 0f0c 	teq	r3, ip
 8000ee4:	f47f af70 	bne.w	8000dc8 <__aeabi_fmul+0x14c>
 8000ee8:	4608      	mov	r0, r1
 8000eea:	e776      	b.n	8000dda <__aeabi_fmul+0x15e>
 8000eec:	ea93 0f0c 	teq	r3, ip
 8000ef0:	d104      	bne.n	8000efc <__aeabi_fdiv+0x118>
 8000ef2:	024b      	lsls	r3, r1, #9
 8000ef4:	f43f af4c 	beq.w	8000d90 <__aeabi_fmul+0x114>
 8000ef8:	4608      	mov	r0, r1
 8000efa:	e76e      	b.n	8000dda <__aeabi_fmul+0x15e>
 8000efc:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000f00:	bf18      	it	ne
 8000f02:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000f06:	d1ca      	bne.n	8000e9e <__aeabi_fdiv+0xba>
 8000f08:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000f0c:	f47f af5c 	bne.w	8000dc8 <__aeabi_fmul+0x14c>
 8000f10:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000f14:	f47f af3c 	bne.w	8000d90 <__aeabi_fmul+0x114>
 8000f18:	e75f      	b.n	8000dda <__aeabi_fmul+0x15e>
 8000f1a:	bf00      	nop

08000f1c <__gesf2>:
 8000f1c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000f20:	e006      	b.n	8000f30 <__cmpsf2+0x4>
 8000f22:	bf00      	nop

08000f24 <__lesf2>:
 8000f24:	f04f 0c01 	mov.w	ip, #1
 8000f28:	e002      	b.n	8000f30 <__cmpsf2+0x4>
 8000f2a:	bf00      	nop

08000f2c <__cmpsf2>:
 8000f2c:	f04f 0c01 	mov.w	ip, #1
 8000f30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000f34:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000f38:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000f3c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000f40:	bf18      	it	ne
 8000f42:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000f46:	d011      	beq.n	8000f6c <__cmpsf2+0x40>
 8000f48:	b001      	add	sp, #4
 8000f4a:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000f4e:	bf18      	it	ne
 8000f50:	ea90 0f01 	teqne	r0, r1
 8000f54:	bf58      	it	pl
 8000f56:	ebb2 0003 	subspl.w	r0, r2, r3
 8000f5a:	bf88      	it	hi
 8000f5c:	17c8      	asrhi	r0, r1, #31
 8000f5e:	bf38      	it	cc
 8000f60:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000f64:	bf18      	it	ne
 8000f66:	f040 0001 	orrne.w	r0, r0, #1
 8000f6a:	4770      	bx	lr
 8000f6c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000f70:	d102      	bne.n	8000f78 <__cmpsf2+0x4c>
 8000f72:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000f76:	d105      	bne.n	8000f84 <__cmpsf2+0x58>
 8000f78:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000f7c:	d1e4      	bne.n	8000f48 <__cmpsf2+0x1c>
 8000f7e:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000f82:	d0e1      	beq.n	8000f48 <__cmpsf2+0x1c>
 8000f84:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000f88:	4770      	bx	lr
 8000f8a:	bf00      	nop

08000f8c <__aeabi_cfrcmple>:
 8000f8c:	4684      	mov	ip, r0
 8000f8e:	4608      	mov	r0, r1
 8000f90:	4661      	mov	r1, ip
 8000f92:	e7ff      	b.n	8000f94 <__aeabi_cfcmpeq>

08000f94 <__aeabi_cfcmpeq>:
 8000f94:	b50f      	push	{r0, r1, r2, r3, lr}
 8000f96:	f7ff ffc9 	bl	8000f2c <__cmpsf2>
 8000f9a:	2800      	cmp	r0, #0
 8000f9c:	bf48      	it	mi
 8000f9e:	f110 0f00 	cmnmi.w	r0, #0
 8000fa2:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000fa4 <__aeabi_fcmpeq>:
 8000fa4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fa8:	f7ff fff4 	bl	8000f94 <__aeabi_cfcmpeq>
 8000fac:	bf0c      	ite	eq
 8000fae:	2001      	moveq	r0, #1
 8000fb0:	2000      	movne	r0, #0
 8000fb2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000fb6:	bf00      	nop

08000fb8 <__aeabi_fcmplt>:
 8000fb8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fbc:	f7ff ffea 	bl	8000f94 <__aeabi_cfcmpeq>
 8000fc0:	bf34      	ite	cc
 8000fc2:	2001      	movcc	r0, #1
 8000fc4:	2000      	movcs	r0, #0
 8000fc6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000fca:	bf00      	nop

08000fcc <__aeabi_fcmple>:
 8000fcc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fd0:	f7ff ffe0 	bl	8000f94 <__aeabi_cfcmpeq>
 8000fd4:	bf94      	ite	ls
 8000fd6:	2001      	movls	r0, #1
 8000fd8:	2000      	movhi	r0, #0
 8000fda:	f85d fb08 	ldr.w	pc, [sp], #8
 8000fde:	bf00      	nop

08000fe0 <__aeabi_fcmpge>:
 8000fe0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fe4:	f7ff ffd2 	bl	8000f8c <__aeabi_cfrcmple>
 8000fe8:	bf94      	ite	ls
 8000fea:	2001      	movls	r0, #1
 8000fec:	2000      	movhi	r0, #0
 8000fee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ff2:	bf00      	nop

08000ff4 <__aeabi_fcmpgt>:
 8000ff4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ff8:	f7ff ffc8 	bl	8000f8c <__aeabi_cfrcmple>
 8000ffc:	bf34      	ite	cc
 8000ffe:	2001      	movcc	r0, #1
 8001000:	2000      	movcs	r0, #0
 8001002:	f85d fb08 	ldr.w	pc, [sp], #8
 8001006:	bf00      	nop

08001008 <__aeabi_f2iz>:
 8001008:	ea4f 0240 	mov.w	r2, r0, lsl #1
 800100c:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8001010:	d30f      	bcc.n	8001032 <__aeabi_f2iz+0x2a>
 8001012:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8001016:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800101a:	d90d      	bls.n	8001038 <__aeabi_f2iz+0x30>
 800101c:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001020:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001024:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8001028:	fa23 f002 	lsr.w	r0, r3, r2
 800102c:	bf18      	it	ne
 800102e:	4240      	negne	r0, r0
 8001030:	4770      	bx	lr
 8001032:	f04f 0000 	mov.w	r0, #0
 8001036:	4770      	bx	lr
 8001038:	f112 0f61 	cmn.w	r2, #97	; 0x61
 800103c:	d101      	bne.n	8001042 <__aeabi_f2iz+0x3a>
 800103e:	0242      	lsls	r2, r0, #9
 8001040:	d105      	bne.n	800104e <__aeabi_f2iz+0x46>
 8001042:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 8001046:	bf08      	it	eq
 8001048:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 800104c:	4770      	bx	lr
 800104e:	f04f 0000 	mov.w	r0, #0
 8001052:	4770      	bx	lr

08001054 <__aeabi_f2uiz>:
 8001054:	0042      	lsls	r2, r0, #1
 8001056:	d20e      	bcs.n	8001076 <__aeabi_f2uiz+0x22>
 8001058:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 800105c:	d30b      	bcc.n	8001076 <__aeabi_f2uiz+0x22>
 800105e:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8001062:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001066:	d409      	bmi.n	800107c <__aeabi_f2uiz+0x28>
 8001068:	ea4f 2300 	mov.w	r3, r0, lsl #8
 800106c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001070:	fa23 f002 	lsr.w	r0, r3, r2
 8001074:	4770      	bx	lr
 8001076:	f04f 0000 	mov.w	r0, #0
 800107a:	4770      	bx	lr
 800107c:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001080:	d101      	bne.n	8001086 <__aeabi_f2uiz+0x32>
 8001082:	0242      	lsls	r2, r0, #9
 8001084:	d102      	bne.n	800108c <__aeabi_f2uiz+0x38>
 8001086:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800108a:	4770      	bx	lr
 800108c:	f04f 0000 	mov.w	r0, #0
 8001090:	4770      	bx	lr
 8001092:	bf00      	nop

08001094 <MX_GPIO_Init>:
        * EVENT_OUT
        * EXTI
     PA8   ------> RCC_MCO
*/
void MX_GPIO_Init(void)
{
 8001094:	b580      	push	{r7, lr}
 8001096:	b088      	sub	sp, #32
 8001098:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800109a:	f107 0310 	add.w	r3, r7, #16
 800109e:	2200      	movs	r2, #0
 80010a0:	601a      	str	r2, [r3, #0]
 80010a2:	605a      	str	r2, [r3, #4]
 80010a4:	609a      	str	r2, [r3, #8]
 80010a6:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80010a8:	4b3e      	ldr	r3, [pc, #248]	; (80011a4 <MX_GPIO_Init+0x110>)
 80010aa:	699b      	ldr	r3, [r3, #24]
 80010ac:	4a3d      	ldr	r2, [pc, #244]	; (80011a4 <MX_GPIO_Init+0x110>)
 80010ae:	f043 0320 	orr.w	r3, r3, #32
 80010b2:	6193      	str	r3, [r2, #24]
 80010b4:	4b3b      	ldr	r3, [pc, #236]	; (80011a4 <MX_GPIO_Init+0x110>)
 80010b6:	699b      	ldr	r3, [r3, #24]
 80010b8:	f003 0320 	and.w	r3, r3, #32
 80010bc:	60fb      	str	r3, [r7, #12]
 80010be:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80010c0:	4b38      	ldr	r3, [pc, #224]	; (80011a4 <MX_GPIO_Init+0x110>)
 80010c2:	699b      	ldr	r3, [r3, #24]
 80010c4:	4a37      	ldr	r2, [pc, #220]	; (80011a4 <MX_GPIO_Init+0x110>)
 80010c6:	f043 0310 	orr.w	r3, r3, #16
 80010ca:	6193      	str	r3, [r2, #24]
 80010cc:	4b35      	ldr	r3, [pc, #212]	; (80011a4 <MX_GPIO_Init+0x110>)
 80010ce:	699b      	ldr	r3, [r3, #24]
 80010d0:	f003 0310 	and.w	r3, r3, #16
 80010d4:	60bb      	str	r3, [r7, #8]
 80010d6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80010d8:	4b32      	ldr	r3, [pc, #200]	; (80011a4 <MX_GPIO_Init+0x110>)
 80010da:	699b      	ldr	r3, [r3, #24]
 80010dc:	4a31      	ldr	r2, [pc, #196]	; (80011a4 <MX_GPIO_Init+0x110>)
 80010de:	f043 0308 	orr.w	r3, r3, #8
 80010e2:	6193      	str	r3, [r2, #24]
 80010e4:	4b2f      	ldr	r3, [pc, #188]	; (80011a4 <MX_GPIO_Init+0x110>)
 80010e6:	699b      	ldr	r3, [r3, #24]
 80010e8:	f003 0308 	and.w	r3, r3, #8
 80010ec:	607b      	str	r3, [r7, #4]
 80010ee:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80010f0:	4b2c      	ldr	r3, [pc, #176]	; (80011a4 <MX_GPIO_Init+0x110>)
 80010f2:	699b      	ldr	r3, [r3, #24]
 80010f4:	4a2b      	ldr	r2, [pc, #172]	; (80011a4 <MX_GPIO_Init+0x110>)
 80010f6:	f043 0304 	orr.w	r3, r3, #4
 80010fa:	6193      	str	r3, [r2, #24]
 80010fc:	4b29      	ldr	r3, [pc, #164]	; (80011a4 <MX_GPIO_Init+0x110>)
 80010fe:	699b      	ldr	r3, [r3, #24]
 8001100:	f003 0304 	and.w	r3, r3, #4
 8001104:	603b      	str	r3, [r7, #0]
 8001106:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_12, GPIO_PIN_RESET);
 8001108:	2200      	movs	r2, #0
 800110a:	f241 0130 	movw	r1, #4144	; 0x1030
 800110e:	4826      	ldr	r0, [pc, #152]	; (80011a8 <MX_GPIO_Init+0x114>)
 8001110:	f000 ff3e 	bl	8001f90 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_14|GPIO_PIN_4
 8001114:	2200      	movs	r2, #0
 8001116:	f244 0133 	movw	r1, #16435	; 0x4033
 800111a:	4824      	ldr	r0, [pc, #144]	; (80011ac <MX_GPIO_Init+0x118>)
 800111c:	f000 ff38 	bl	8001f90 <HAL_GPIO_WritePin>
                          |GPIO_PIN_5, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_RESET);
 8001120:	2200      	movs	r2, #0
 8001122:	2104      	movs	r1, #4
 8001124:	4822      	ldr	r0, [pc, #136]	; (80011b0 <MX_GPIO_Init+0x11c>)
 8001126:	f000 ff33 	bl	8001f90 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC4 PC5 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_12;
 800112a:	f241 0330 	movw	r3, #4144	; 0x1030
 800112e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001130:	2301      	movs	r3, #1
 8001132:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001134:	2300      	movs	r3, #0
 8001136:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001138:	2302      	movs	r3, #2
 800113a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800113c:	f107 0310 	add.w	r3, r7, #16
 8001140:	4619      	mov	r1, r3
 8001142:	4819      	ldr	r0, [pc, #100]	; (80011a8 <MX_GPIO_Init+0x114>)
 8001144:	f000 fd90 	bl	8001c68 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB14 PB4
                           PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_14|GPIO_PIN_4
 8001148:	f244 0333 	movw	r3, #16435	; 0x4033
 800114c:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800114e:	2301      	movs	r3, #1
 8001150:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001152:	2300      	movs	r3, #0
 8001154:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001156:	2302      	movs	r3, #2
 8001158:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800115a:	f107 0310 	add.w	r3, r7, #16
 800115e:	4619      	mov	r1, r3
 8001160:	4812      	ldr	r0, [pc, #72]	; (80011ac <MX_GPIO_Init+0x118>)
 8001162:	f000 fd81 	bl	8001c68 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001166:	f44f 7380 	mov.w	r3, #256	; 0x100
 800116a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800116c:	2302      	movs	r3, #2
 800116e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001170:	2302      	movs	r3, #2
 8001172:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001174:	f107 0310 	add.w	r3, r7, #16
 8001178:	4619      	mov	r1, r3
 800117a:	480e      	ldr	r0, [pc, #56]	; (80011b4 <MX_GPIO_Init+0x120>)
 800117c:	f000 fd74 	bl	8001c68 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001180:	2304      	movs	r3, #4
 8001182:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001184:	2301      	movs	r3, #1
 8001186:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001188:	2300      	movs	r3, #0
 800118a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800118c:	2302      	movs	r3, #2
 800118e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001190:	f107 0310 	add.w	r3, r7, #16
 8001194:	4619      	mov	r1, r3
 8001196:	4806      	ldr	r0, [pc, #24]	; (80011b0 <MX_GPIO_Init+0x11c>)
 8001198:	f000 fd66 	bl	8001c68 <HAL_GPIO_Init>

}
 800119c:	bf00      	nop
 800119e:	3720      	adds	r7, #32
 80011a0:	46bd      	mov	sp, r7
 80011a2:	bd80      	pop	{r7, pc}
 80011a4:	40021000 	.word	0x40021000
 80011a8:	40011000 	.word	0x40011000
 80011ac:	40010c00 	.word	0x40010c00
 80011b0:	40011400 	.word	0x40011400
 80011b4:	40010800 	.word	0x40010800

080011b8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80011b8:	b590      	push	{r4, r7, lr}
 80011ba:	f6ad 3de4 	subw	sp, sp, #3044	; 0xbe4
 80011be:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80011c0:	f000 fbe8 	bl	8001994 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80011c4:	f000 f994 	bl	80014f0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80011c8:	f7ff ff64 	bl	8001094 <MX_GPIO_Init>
  MX_TIM8_Init();
 80011cc:	f000 fa90 	bl	80016f0 <MX_TIM8_Init>
  MX_TIM1_Init();
 80011d0:	f000 fa3e 	bl	8001650 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);  // start the pwm md
 80011d4:	2100      	movs	r1, #0
 80011d6:	48bf      	ldr	r0, [pc, #764]	; (80014d4 <main+0x31c>)
 80011d8:	f001 fbb0 	bl	800293c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_2);  // start the pwm mc
 80011dc:	2104      	movs	r1, #4
 80011de:	48bd      	ldr	r0, [pc, #756]	; (80014d4 <main+0x31c>)
 80011e0:	f001 fbac 	bl	800293c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3);  // start the pwm mb
 80011e4:	2108      	movs	r1, #8
 80011e6:	48bb      	ldr	r0, [pc, #748]	; (80014d4 <main+0x31c>)
 80011e8:	f001 fba8 	bl	800293c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_4);  // start the pwm ma
 80011ec:	210c      	movs	r1, #12
 80011ee:	48b9      	ldr	r0, [pc, #740]	; (80014d4 <main+0x31c>)
 80011f0:	f001 fba4 	bl	800293c <HAL_TIM_PWM_Start>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  float_t fre[500];
  uint16_t period[500];
  float_t len = 500.0;
 80011f4:	4bb8      	ldr	r3, [pc, #736]	; (80014d8 <main+0x320>)
 80011f6:	f8c7 3bd4 	str.w	r3, [r7, #3028]	; 0xbd4
  float_t fre_max = 500.0;
 80011fa:	4bb7      	ldr	r3, [pc, #732]	; (80014d8 <main+0x320>)
 80011fc:	f8c7 3bd0 	str.w	r3, [r7, #3024]	; 0xbd0
  float_t fre_min = 0.0;
 8001200:	f04f 0300 	mov.w	r3, #0
 8001204:	f8c7 3bcc 	str.w	r3, [r7, #3020]	; 0xbcc
  float_t flexible = 4;
 8001208:	f04f 4381 	mov.w	r3, #1082130432	; 0x40800000
 800120c:	f8c7 3bc8 	str.w	r3, [r7, #3016]	; 0xbc8

  float_t deno;
  float_t melo;
  float_t delt = fre_max - fre_min;
 8001210:	f8d7 1bcc 	ldr.w	r1, [r7, #3020]	; 0xbcc
 8001214:	f8d7 0bd0 	ldr.w	r0, [r7, #3024]	; 0xbd0
 8001218:	f7ff fc26 	bl	8000a68 <__aeabi_fsub>
 800121c:	4603      	mov	r3, r0
 800121e:	f8c7 3bc4 	str.w	r3, [r7, #3012]	; 0xbc4

  float_t timer_freq = 1000000.0;
 8001222:	4bae      	ldr	r3, [pc, #696]	; (80014dc <main+0x324>)
 8001224:	f8c7 3bc0 	str.w	r3, [r7, #3008]	; 0xbc0

  while (1)
  {
	// MD
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, 1);
 8001228:	2201      	movs	r2, #1
 800122a:	2101      	movs	r1, #1
 800122c:	48ac      	ldr	r0, [pc, #688]	; (80014e0 <main+0x328>)
 800122e:	f000 feaf 	bl	8001f90 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, 0);
 8001232:	2200      	movs	r2, #0
 8001234:	2102      	movs	r1, #2
 8001236:	48aa      	ldr	r0, [pc, #680]	; (80014e0 <main+0x328>)
 8001238:	f000 feaa 	bl	8001f90 <HAL_GPIO_WritePin>
	// MC
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, 0);
 800123c:	2200      	movs	r2, #0
 800123e:	2120      	movs	r1, #32
 8001240:	48a8      	ldr	r0, [pc, #672]	; (80014e4 <main+0x32c>)
 8001242:	f000 fea5 	bl	8001f90 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, 1);
 8001246:	2201      	movs	r2, #1
 8001248:	2110      	movs	r1, #16
 800124a:	48a6      	ldr	r0, [pc, #664]	; (80014e4 <main+0x32c>)
 800124c:	f000 fea0 	bl	8001f90 <HAL_GPIO_WritePin>
	// MB
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, 1);
 8001250:	2201      	movs	r2, #1
 8001252:	2110      	movs	r1, #16
 8001254:	48a2      	ldr	r0, [pc, #648]	; (80014e0 <main+0x328>)
 8001256:	f000 fe9b 	bl	8001f90 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, 0);
 800125a:	2200      	movs	r2, #0
 800125c:	2120      	movs	r1, #32
 800125e:	48a0      	ldr	r0, [pc, #640]	; (80014e0 <main+0x328>)
 8001260:	f000 fe96 	bl	8001f90 <HAL_GPIO_WritePin>
	// MA
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, 0);
 8001264:	2200      	movs	r2, #0
 8001266:	2104      	movs	r1, #4
 8001268:	489f      	ldr	r0, [pc, #636]	; (80014e8 <main+0x330>)
 800126a:	f000 fe91 	bl	8001f90 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_12, 1);
 800126e:	2201      	movs	r2, #1
 8001270:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001274:	489b      	ldr	r0, [pc, #620]	; (80014e4 <main+0x32c>)
 8001276:	f000 fe8b 	bl	8001f90 <HAL_GPIO_WritePin>

	for(int i=0; i<len; i++)
 800127a:	2300      	movs	r3, #0
 800127c:	f8c7 3bdc 	str.w	r3, [r7, #3036]	; 0xbdc
 8001280:	e0bb      	b.n	80013fa <main+0x242>
	{
		melo = flexible * (i - len/2) / (len/2);
 8001282:	f8d7 0bdc 	ldr.w	r0, [r7, #3036]	; 0xbdc
 8001286:	f7ff fca5 	bl	8000bd4 <__aeabi_i2f>
 800128a:	4604      	mov	r4, r0
 800128c:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001290:	f8d7 0bd4 	ldr.w	r0, [r7, #3028]	; 0xbd4
 8001294:	f7ff fda6 	bl	8000de4 <__aeabi_fdiv>
 8001298:	4603      	mov	r3, r0
 800129a:	4619      	mov	r1, r3
 800129c:	4620      	mov	r0, r4
 800129e:	f7ff fbe3 	bl	8000a68 <__aeabi_fsub>
 80012a2:	4603      	mov	r3, r0
 80012a4:	f8d7 1bc8 	ldr.w	r1, [r7, #3016]	; 0xbc8
 80012a8:	4618      	mov	r0, r3
 80012aa:	f7ff fce7 	bl	8000c7c <__aeabi_fmul>
 80012ae:	4603      	mov	r3, r0
 80012b0:	461c      	mov	r4, r3
 80012b2:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80012b6:	f8d7 0bd4 	ldr.w	r0, [r7, #3028]	; 0xbd4
 80012ba:	f7ff fd93 	bl	8000de4 <__aeabi_fdiv>
 80012be:	4603      	mov	r3, r0
 80012c0:	4619      	mov	r1, r3
 80012c2:	4620      	mov	r0, r4
 80012c4:	f7ff fd8e 	bl	8000de4 <__aeabi_fdiv>
 80012c8:	4603      	mov	r3, r0
 80012ca:	f8c7 3bbc 	str.w	r3, [r7, #3004]	; 0xbbc
		deno = 1.0 / (1+expf(-melo));
 80012ce:	f8d7 3bbc 	ldr.w	r3, [r7, #3004]	; 0xbbc
 80012d2:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 80012d6:	4618      	mov	r0, r3
 80012d8:	f002 f944 	bl	8003564 <expf>
 80012dc:	4603      	mov	r3, r0
 80012de:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 80012e2:	4618      	mov	r0, r3
 80012e4:	f7ff fbc2 	bl	8000a6c <__addsf3>
 80012e8:	4603      	mov	r3, r0
 80012ea:	4618      	mov	r0, r3
 80012ec:	f7ff f8fe 	bl	80004ec <__aeabi_f2d>
 80012f0:	4602      	mov	r2, r0
 80012f2:	460b      	mov	r3, r1
 80012f4:	f04f 0000 	mov.w	r0, #0
 80012f8:	497c      	ldr	r1, [pc, #496]	; (80014ec <main+0x334>)
 80012fa:	f7ff fa79 	bl	80007f0 <__aeabi_ddiv>
 80012fe:	4602      	mov	r2, r0
 8001300:	460b      	mov	r3, r1
 8001302:	4610      	mov	r0, r2
 8001304:	4619      	mov	r1, r3
 8001306:	f7ff fb5b 	bl	80009c0 <__aeabi_d2f>
 800130a:	4603      	mov	r3, r0
 800130c:	f8c7 3bb8 	str.w	r3, [r7, #3000]	; 0xbb8
		fre[i] = delt * deno + fre_min;
 8001310:	f8d7 1bb8 	ldr.w	r1, [r7, #3000]	; 0xbb8
 8001314:	f8d7 0bc4 	ldr.w	r0, [r7, #3012]	; 0xbc4
 8001318:	f7ff fcb0 	bl	8000c7c <__aeabi_fmul>
 800131c:	4603      	mov	r3, r0
 800131e:	f8d7 1bcc 	ldr.w	r1, [r7, #3020]	; 0xbcc
 8001322:	4618      	mov	r0, r3
 8001324:	f7ff fba2 	bl	8000a6c <__addsf3>
 8001328:	4603      	mov	r3, r0
 800132a:	4619      	mov	r1, r3
 800132c:	f507 633e 	add.w	r3, r7, #3040	; 0xbe0
 8001330:	f5a3 63ff 	sub.w	r3, r3, #2040	; 0x7f8
 8001334:	f8d7 2bdc 	ldr.w	r2, [r7, #3036]	; 0xbdc
 8001338:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		period[i] = (uint16_t)(timer_freq/fre[i]);
 800133c:	f507 633e 	add.w	r3, r7, #3040	; 0xbe0
 8001340:	f5a3 63ff 	sub.w	r3, r3, #2040	; 0x7f8
 8001344:	f8d7 2bdc 	ldr.w	r2, [r7, #3036]	; 0xbdc
 8001348:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800134c:	4619      	mov	r1, r3
 800134e:	f8d7 0bc0 	ldr.w	r0, [r7, #3008]	; 0xbc0
 8001352:	f7ff fd47 	bl	8000de4 <__aeabi_fdiv>
 8001356:	4603      	mov	r3, r0
 8001358:	4618      	mov	r0, r3
 800135a:	f7ff fe7b 	bl	8001054 <__aeabi_f2uiz>
 800135e:	4603      	mov	r3, r0
 8001360:	b299      	uxth	r1, r3
 8001362:	f507 633e 	add.w	r3, r7, #3040	; 0xbe0
 8001366:	f5a3 633e 	sub.w	r3, r3, #3040	; 0xbe0
 800136a:	f8d7 2bdc 	ldr.w	r2, [r7, #3036]	; 0xbdc
 800136e:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]

		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_1, (int)fre[i]);
 8001372:	f507 633e 	add.w	r3, r7, #3040	; 0xbe0
 8001376:	f5a3 63ff 	sub.w	r3, r3, #2040	; 0x7f8
 800137a:	f8d7 2bdc 	ldr.w	r2, [r7, #3036]	; 0xbdc
 800137e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001382:	4618      	mov	r0, r3
 8001384:	f7ff fe40 	bl	8001008 <__aeabi_f2iz>
 8001388:	4602      	mov	r2, r0
 800138a:	4b52      	ldr	r3, [pc, #328]	; (80014d4 <main+0x31c>)
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	635a      	str	r2, [r3, #52]	; 0x34
		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_2, (int)fre[i]);
 8001390:	f507 633e 	add.w	r3, r7, #3040	; 0xbe0
 8001394:	f5a3 63ff 	sub.w	r3, r3, #2040	; 0x7f8
 8001398:	f8d7 2bdc 	ldr.w	r2, [r7, #3036]	; 0xbdc
 800139c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80013a0:	4618      	mov	r0, r3
 80013a2:	f7ff fe31 	bl	8001008 <__aeabi_f2iz>
 80013a6:	4602      	mov	r2, r0
 80013a8:	4b4a      	ldr	r3, [pc, #296]	; (80014d4 <main+0x31c>)
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	639a      	str	r2, [r3, #56]	; 0x38
		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_3, (int)fre[i]);
 80013ae:	f507 633e 	add.w	r3, r7, #3040	; 0xbe0
 80013b2:	f5a3 63ff 	sub.w	r3, r3, #2040	; 0x7f8
 80013b6:	f8d7 2bdc 	ldr.w	r2, [r7, #3036]	; 0xbdc
 80013ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80013be:	4618      	mov	r0, r3
 80013c0:	f7ff fe22 	bl	8001008 <__aeabi_f2iz>
 80013c4:	4602      	mov	r2, r0
 80013c6:	4b43      	ldr	r3, [pc, #268]	; (80014d4 <main+0x31c>)
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	63da      	str	r2, [r3, #60]	; 0x3c
		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_4, (int)fre[i]);
 80013cc:	f507 633e 	add.w	r3, r7, #3040	; 0xbe0
 80013d0:	f5a3 63ff 	sub.w	r3, r3, #2040	; 0x7f8
 80013d4:	f8d7 2bdc 	ldr.w	r2, [r7, #3036]	; 0xbdc
 80013d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80013dc:	4618      	mov	r0, r3
 80013de:	f7ff fe13 	bl	8001008 <__aeabi_f2iz>
 80013e2:	4602      	mov	r2, r0
 80013e4:	4b3b      	ldr	r3, [pc, #236]	; (80014d4 <main+0x31c>)
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	641a      	str	r2, [r3, #64]	; 0x40
		HAL_Delay(1);
 80013ea:	2001      	movs	r0, #1
 80013ec:	f000 fb34 	bl	8001a58 <HAL_Delay>
	for(int i=0; i<len; i++)
 80013f0:	f8d7 3bdc 	ldr.w	r3, [r7, #3036]	; 0xbdc
 80013f4:	3301      	adds	r3, #1
 80013f6:	f8c7 3bdc 	str.w	r3, [r7, #3036]	; 0xbdc
 80013fa:	f8d7 0bdc 	ldr.w	r0, [r7, #3036]	; 0xbdc
 80013fe:	f7ff fbe9 	bl	8000bd4 <__aeabi_i2f>
 8001402:	4603      	mov	r3, r0
 8001404:	4619      	mov	r1, r3
 8001406:	f8d7 0bd4 	ldr.w	r0, [r7, #3028]	; 0xbd4
 800140a:	f7ff fdf3 	bl	8000ff4 <__aeabi_fcmpgt>
 800140e:	4603      	mov	r3, r0
 8001410:	2b00      	cmp	r3, #0
 8001412:	f47f af36 	bne.w	8001282 <main+0xca>
	}

	HAL_Delay(1000-1);
 8001416:	f240 30e7 	movw	r0, #999	; 0x3e7
 800141a:	f000 fb1d 	bl	8001a58 <HAL_Delay>

	for(int i=len-1; i>=0; i--)
 800141e:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8001422:	f8d7 0bd4 	ldr.w	r0, [r7, #3028]	; 0xbd4
 8001426:	f7ff fb1f 	bl	8000a68 <__aeabi_fsub>
 800142a:	4603      	mov	r3, r0
 800142c:	4618      	mov	r0, r3
 800142e:	f7ff fdeb 	bl	8001008 <__aeabi_f2iz>
 8001432:	4603      	mov	r3, r0
 8001434:	f8c7 3bd8 	str.w	r3, [r7, #3032]	; 0xbd8
 8001438:	e043      	b.n	80014c2 <main+0x30a>
	{
		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_1, (int)fre[i]);
 800143a:	f507 633e 	add.w	r3, r7, #3040	; 0xbe0
 800143e:	f5a3 63ff 	sub.w	r3, r3, #2040	; 0x7f8
 8001442:	f8d7 2bd8 	ldr.w	r2, [r7, #3032]	; 0xbd8
 8001446:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800144a:	4618      	mov	r0, r3
 800144c:	f7ff fddc 	bl	8001008 <__aeabi_f2iz>
 8001450:	4602      	mov	r2, r0
 8001452:	4b20      	ldr	r3, [pc, #128]	; (80014d4 <main+0x31c>)
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	635a      	str	r2, [r3, #52]	; 0x34
		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_2, (int)fre[i]);
 8001458:	f507 633e 	add.w	r3, r7, #3040	; 0xbe0
 800145c:	f5a3 63ff 	sub.w	r3, r3, #2040	; 0x7f8
 8001460:	f8d7 2bd8 	ldr.w	r2, [r7, #3032]	; 0xbd8
 8001464:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001468:	4618      	mov	r0, r3
 800146a:	f7ff fdcd 	bl	8001008 <__aeabi_f2iz>
 800146e:	4602      	mov	r2, r0
 8001470:	4b18      	ldr	r3, [pc, #96]	; (80014d4 <main+0x31c>)
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	639a      	str	r2, [r3, #56]	; 0x38
		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_3, (int)fre[i]);
 8001476:	f507 633e 	add.w	r3, r7, #3040	; 0xbe0
 800147a:	f5a3 63ff 	sub.w	r3, r3, #2040	; 0x7f8
 800147e:	f8d7 2bd8 	ldr.w	r2, [r7, #3032]	; 0xbd8
 8001482:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001486:	4618      	mov	r0, r3
 8001488:	f7ff fdbe 	bl	8001008 <__aeabi_f2iz>
 800148c:	4602      	mov	r2, r0
 800148e:	4b11      	ldr	r3, [pc, #68]	; (80014d4 <main+0x31c>)
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	63da      	str	r2, [r3, #60]	; 0x3c
		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_4, (int)fre[i]);
 8001494:	f507 633e 	add.w	r3, r7, #3040	; 0xbe0
 8001498:	f5a3 63ff 	sub.w	r3, r3, #2040	; 0x7f8
 800149c:	f8d7 2bd8 	ldr.w	r2, [r7, #3032]	; 0xbd8
 80014a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80014a4:	4618      	mov	r0, r3
 80014a6:	f7ff fdaf 	bl	8001008 <__aeabi_f2iz>
 80014aa:	4602      	mov	r2, r0
 80014ac:	4b09      	ldr	r3, [pc, #36]	; (80014d4 <main+0x31c>)
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	641a      	str	r2, [r3, #64]	; 0x40
		HAL_Delay(1);
 80014b2:	2001      	movs	r0, #1
 80014b4:	f000 fad0 	bl	8001a58 <HAL_Delay>
	for(int i=len-1; i>=0; i--)
 80014b8:	f8d7 3bd8 	ldr.w	r3, [r7, #3032]	; 0xbd8
 80014bc:	3b01      	subs	r3, #1
 80014be:	f8c7 3bd8 	str.w	r3, [r7, #3032]	; 0xbd8
 80014c2:	f8d7 3bd8 	ldr.w	r3, [r7, #3032]	; 0xbd8
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	dab7      	bge.n	800143a <main+0x282>
	}

	HAL_Delay(1000-1);
 80014ca:	f240 30e7 	movw	r0, #999	; 0x3e7
 80014ce:	f000 fac3 	bl	8001a58 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, 1);
 80014d2:	e6a9      	b.n	8001228 <main+0x70>
 80014d4:	200000d4 	.word	0x200000d4
 80014d8:	43fa0000 	.word	0x43fa0000
 80014dc:	49742400 	.word	0x49742400
 80014e0:	40010c00 	.word	0x40010c00
 80014e4:	40011000 	.word	0x40011000
 80014e8:	40011400 	.word	0x40011400
 80014ec:	3ff00000 	.word	0x3ff00000

080014f0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b090      	sub	sp, #64	; 0x40
 80014f4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80014f6:	f107 0318 	add.w	r3, r7, #24
 80014fa:	2228      	movs	r2, #40	; 0x28
 80014fc:	2100      	movs	r1, #0
 80014fe:	4618      	mov	r0, r3
 8001500:	f002 f828 	bl	8003554 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001504:	1d3b      	adds	r3, r7, #4
 8001506:	2200      	movs	r2, #0
 8001508:	601a      	str	r2, [r3, #0]
 800150a:	605a      	str	r2, [r3, #4]
 800150c:	609a      	str	r2, [r3, #8]
 800150e:	60da      	str	r2, [r3, #12]
 8001510:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001512:	2301      	movs	r3, #1
 8001514:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001516:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800151a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800151c:	2300      	movs	r3, #0
 800151e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001520:	2301      	movs	r3, #1
 8001522:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001524:	2302      	movs	r3, #2
 8001526:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001528:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800152c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800152e:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001532:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001534:	f107 0318 	add.w	r3, r7, #24
 8001538:	4618      	mov	r0, r3
 800153a:	f000 fd41 	bl	8001fc0 <HAL_RCC_OscConfig>
 800153e:	4603      	mov	r3, r0
 8001540:	2b00      	cmp	r3, #0
 8001542:	d001      	beq.n	8001548 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8001544:	f000 f81f 	bl	8001586 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001548:	230f      	movs	r3, #15
 800154a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800154c:	2302      	movs	r3, #2
 800154e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001550:	2300      	movs	r3, #0
 8001552:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001554:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001558:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800155a:	2300      	movs	r3, #0
 800155c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800155e:	1d3b      	adds	r3, r7, #4
 8001560:	2102      	movs	r1, #2
 8001562:	4618      	mov	r0, r3
 8001564:	f000 ffae 	bl	80024c4 <HAL_RCC_ClockConfig>
 8001568:	4603      	mov	r3, r0
 800156a:	2b00      	cmp	r3, #0
 800156c:	d001      	beq.n	8001572 <SystemClock_Config+0x82>
  {
    Error_Handler();
 800156e:	f000 f80a 	bl	8001586 <Error_Handler>
  }
  HAL_RCC_MCOConfig(RCC_MCO, RCC_MCO1SOURCE_HSE, RCC_MCODIV_1);
 8001572:	2200      	movs	r2, #0
 8001574:	f04f 61c0 	mov.w	r1, #100663296	; 0x6000000
 8001578:	2000      	movs	r0, #0
 800157a:	f001 f88d 	bl	8002698 <HAL_RCC_MCOConfig>
}
 800157e:	bf00      	nop
 8001580:	3740      	adds	r7, #64	; 0x40
 8001582:	46bd      	mov	sp, r7
 8001584:	bd80      	pop	{r7, pc}

08001586 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001586:	b480      	push	{r7}
 8001588:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800158a:	b672      	cpsid	i
}
 800158c:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800158e:	e7fe      	b.n	800158e <Error_Handler+0x8>

08001590 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001590:	b480      	push	{r7}
 8001592:	b085      	sub	sp, #20
 8001594:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001596:	4b15      	ldr	r3, [pc, #84]	; (80015ec <HAL_MspInit+0x5c>)
 8001598:	699b      	ldr	r3, [r3, #24]
 800159a:	4a14      	ldr	r2, [pc, #80]	; (80015ec <HAL_MspInit+0x5c>)
 800159c:	f043 0301 	orr.w	r3, r3, #1
 80015a0:	6193      	str	r3, [r2, #24]
 80015a2:	4b12      	ldr	r3, [pc, #72]	; (80015ec <HAL_MspInit+0x5c>)
 80015a4:	699b      	ldr	r3, [r3, #24]
 80015a6:	f003 0301 	and.w	r3, r3, #1
 80015aa:	60bb      	str	r3, [r7, #8]
 80015ac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80015ae:	4b0f      	ldr	r3, [pc, #60]	; (80015ec <HAL_MspInit+0x5c>)
 80015b0:	69db      	ldr	r3, [r3, #28]
 80015b2:	4a0e      	ldr	r2, [pc, #56]	; (80015ec <HAL_MspInit+0x5c>)
 80015b4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80015b8:	61d3      	str	r3, [r2, #28]
 80015ba:	4b0c      	ldr	r3, [pc, #48]	; (80015ec <HAL_MspInit+0x5c>)
 80015bc:	69db      	ldr	r3, [r3, #28]
 80015be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015c2:	607b      	str	r3, [r7, #4]
 80015c4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80015c6:	4b0a      	ldr	r3, [pc, #40]	; (80015f0 <HAL_MspInit+0x60>)
 80015c8:	685b      	ldr	r3, [r3, #4]
 80015ca:	60fb      	str	r3, [r7, #12]
 80015cc:	68fb      	ldr	r3, [r7, #12]
 80015ce:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80015d2:	60fb      	str	r3, [r7, #12]
 80015d4:	68fb      	ldr	r3, [r7, #12]
 80015d6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80015da:	60fb      	str	r3, [r7, #12]
 80015dc:	4a04      	ldr	r2, [pc, #16]	; (80015f0 <HAL_MspInit+0x60>)
 80015de:	68fb      	ldr	r3, [r7, #12]
 80015e0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80015e2:	bf00      	nop
 80015e4:	3714      	adds	r7, #20
 80015e6:	46bd      	mov	sp, r7
 80015e8:	bc80      	pop	{r7}
 80015ea:	4770      	bx	lr
 80015ec:	40021000 	.word	0x40021000
 80015f0:	40010000 	.word	0x40010000

080015f4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80015f4:	b480      	push	{r7}
 80015f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80015f8:	e7fe      	b.n	80015f8 <NMI_Handler+0x4>

080015fa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80015fa:	b480      	push	{r7}
 80015fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80015fe:	e7fe      	b.n	80015fe <HardFault_Handler+0x4>

08001600 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001600:	b480      	push	{r7}
 8001602:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001604:	e7fe      	b.n	8001604 <MemManage_Handler+0x4>

08001606 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001606:	b480      	push	{r7}
 8001608:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800160a:	e7fe      	b.n	800160a <BusFault_Handler+0x4>

0800160c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800160c:	b480      	push	{r7}
 800160e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001610:	e7fe      	b.n	8001610 <UsageFault_Handler+0x4>

08001612 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001612:	b480      	push	{r7}
 8001614:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001616:	bf00      	nop
 8001618:	46bd      	mov	sp, r7
 800161a:	bc80      	pop	{r7}
 800161c:	4770      	bx	lr

0800161e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800161e:	b480      	push	{r7}
 8001620:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001622:	bf00      	nop
 8001624:	46bd      	mov	sp, r7
 8001626:	bc80      	pop	{r7}
 8001628:	4770      	bx	lr

0800162a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800162a:	b480      	push	{r7}
 800162c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800162e:	bf00      	nop
 8001630:	46bd      	mov	sp, r7
 8001632:	bc80      	pop	{r7}
 8001634:	4770      	bx	lr

08001636 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001636:	b580      	push	{r7, lr}
 8001638:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800163a:	f000 f9f1 	bl	8001a20 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800163e:	bf00      	nop
 8001640:	bd80      	pop	{r7, pc}

08001642 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001642:	b480      	push	{r7}
 8001644:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001646:	bf00      	nop
 8001648:	46bd      	mov	sp, r7
 800164a:	bc80      	pop	{r7}
 800164c:	4770      	bx	lr
	...

08001650 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim8;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	b086      	sub	sp, #24
 8001654:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001656:	f107 0308 	add.w	r3, r7, #8
 800165a:	2200      	movs	r2, #0
 800165c:	601a      	str	r2, [r3, #0]
 800165e:	605a      	str	r2, [r3, #4]
 8001660:	609a      	str	r2, [r3, #8]
 8001662:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001664:	463b      	mov	r3, r7
 8001666:	2200      	movs	r2, #0
 8001668:	601a      	str	r2, [r3, #0]
 800166a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800166c:	4b1e      	ldr	r3, [pc, #120]	; (80016e8 <MX_TIM1_Init+0x98>)
 800166e:	4a1f      	ldr	r2, [pc, #124]	; (80016ec <MX_TIM1_Init+0x9c>)
 8001670:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 72-1;
 8001672:	4b1d      	ldr	r3, [pc, #116]	; (80016e8 <MX_TIM1_Init+0x98>)
 8001674:	2247      	movs	r2, #71	; 0x47
 8001676:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001678:	4b1b      	ldr	r3, [pc, #108]	; (80016e8 <MX_TIM1_Init+0x98>)
 800167a:	2200      	movs	r2, #0
 800167c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 100-1;
 800167e:	4b1a      	ldr	r3, [pc, #104]	; (80016e8 <MX_TIM1_Init+0x98>)
 8001680:	2263      	movs	r2, #99	; 0x63
 8001682:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001684:	4b18      	ldr	r3, [pc, #96]	; (80016e8 <MX_TIM1_Init+0x98>)
 8001686:	2200      	movs	r2, #0
 8001688:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800168a:	4b17      	ldr	r3, [pc, #92]	; (80016e8 <MX_TIM1_Init+0x98>)
 800168c:	2200      	movs	r2, #0
 800168e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001690:	4b15      	ldr	r3, [pc, #84]	; (80016e8 <MX_TIM1_Init+0x98>)
 8001692:	2200      	movs	r2, #0
 8001694:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001696:	4814      	ldr	r0, [pc, #80]	; (80016e8 <MX_TIM1_Init+0x98>)
 8001698:	f001 f8a8 	bl	80027ec <HAL_TIM_Base_Init>
 800169c:	4603      	mov	r3, r0
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d001      	beq.n	80016a6 <MX_TIM1_Init+0x56>
  {
    Error_Handler();
 80016a2:	f7ff ff70 	bl	8001586 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80016a6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80016aa:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80016ac:	f107 0308 	add.w	r3, r7, #8
 80016b0:	4619      	mov	r1, r3
 80016b2:	480d      	ldr	r0, [pc, #52]	; (80016e8 <MX_TIM1_Init+0x98>)
 80016b4:	f001 fabe 	bl	8002c34 <HAL_TIM_ConfigClockSource>
 80016b8:	4603      	mov	r3, r0
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d001      	beq.n	80016c2 <MX_TIM1_Init+0x72>
  {
    Error_Handler();
 80016be:	f7ff ff62 	bl	8001586 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80016c2:	2300      	movs	r3, #0
 80016c4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016c6:	2300      	movs	r3, #0
 80016c8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80016ca:	463b      	mov	r3, r7
 80016cc:	4619      	mov	r1, r3
 80016ce:	4806      	ldr	r0, [pc, #24]	; (80016e8 <MX_TIM1_Init+0x98>)
 80016d0:	f001 fe58 	bl	8003384 <HAL_TIMEx_MasterConfigSynchronization>
 80016d4:	4603      	mov	r3, r0
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d001      	beq.n	80016de <MX_TIM1_Init+0x8e>
  {
    Error_Handler();
 80016da:	f7ff ff54 	bl	8001586 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80016de:	bf00      	nop
 80016e0:	3718      	adds	r7, #24
 80016e2:	46bd      	mov	sp, r7
 80016e4:	bd80      	pop	{r7, pc}
 80016e6:	bf00      	nop
 80016e8:	2000008c 	.word	0x2000008c
 80016ec:	40012c00 	.word	0x40012c00

080016f0 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	b096      	sub	sp, #88	; 0x58
 80016f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80016f6:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80016fa:	2200      	movs	r2, #0
 80016fc:	601a      	str	r2, [r3, #0]
 80016fe:	605a      	str	r2, [r3, #4]
 8001700:	609a      	str	r2, [r3, #8]
 8001702:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001704:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001708:	2200      	movs	r2, #0
 800170a:	601a      	str	r2, [r3, #0]
 800170c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800170e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001712:	2200      	movs	r2, #0
 8001714:	601a      	str	r2, [r3, #0]
 8001716:	605a      	str	r2, [r3, #4]
 8001718:	609a      	str	r2, [r3, #8]
 800171a:	60da      	str	r2, [r3, #12]
 800171c:	611a      	str	r2, [r3, #16]
 800171e:	615a      	str	r2, [r3, #20]
 8001720:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001722:	1d3b      	adds	r3, r7, #4
 8001724:	2220      	movs	r2, #32
 8001726:	2100      	movs	r1, #0
 8001728:	4618      	mov	r0, r3
 800172a:	f001 ff13 	bl	8003554 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 800172e:	4b51      	ldr	r3, [pc, #324]	; (8001874 <MX_TIM8_Init+0x184>)
 8001730:	4a51      	ldr	r2, [pc, #324]	; (8001878 <MX_TIM8_Init+0x188>)
 8001732:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 720-1;
 8001734:	4b4f      	ldr	r3, [pc, #316]	; (8001874 <MX_TIM8_Init+0x184>)
 8001736:	f240 22cf 	movw	r2, #719	; 0x2cf
 800173a:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 800173c:	4b4d      	ldr	r3, [pc, #308]	; (8001874 <MX_TIM8_Init+0x184>)
 800173e:	2200      	movs	r2, #0
 8001740:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 1000-1;
 8001742:	4b4c      	ldr	r3, [pc, #304]	; (8001874 <MX_TIM8_Init+0x184>)
 8001744:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001748:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800174a:	4b4a      	ldr	r3, [pc, #296]	; (8001874 <MX_TIM8_Init+0x184>)
 800174c:	2200      	movs	r2, #0
 800174e:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8001750:	4b48      	ldr	r3, [pc, #288]	; (8001874 <MX_TIM8_Init+0x184>)
 8001752:	2200      	movs	r2, #0
 8001754:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001756:	4b47      	ldr	r3, [pc, #284]	; (8001874 <MX_TIM8_Init+0x184>)
 8001758:	2200      	movs	r2, #0
 800175a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 800175c:	4845      	ldr	r0, [pc, #276]	; (8001874 <MX_TIM8_Init+0x184>)
 800175e:	f001 f845 	bl	80027ec <HAL_TIM_Base_Init>
 8001762:	4603      	mov	r3, r0
 8001764:	2b00      	cmp	r3, #0
 8001766:	d001      	beq.n	800176c <MX_TIM8_Init+0x7c>
  {
    Error_Handler();
 8001768:	f7ff ff0d 	bl	8001586 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800176c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001770:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8001772:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001776:	4619      	mov	r1, r3
 8001778:	483e      	ldr	r0, [pc, #248]	; (8001874 <MX_TIM8_Init+0x184>)
 800177a:	f001 fa5b 	bl	8002c34 <HAL_TIM_ConfigClockSource>
 800177e:	4603      	mov	r3, r0
 8001780:	2b00      	cmp	r3, #0
 8001782:	d001      	beq.n	8001788 <MX_TIM8_Init+0x98>
  {
    Error_Handler();
 8001784:	f7ff feff 	bl	8001586 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8001788:	483a      	ldr	r0, [pc, #232]	; (8001874 <MX_TIM8_Init+0x184>)
 800178a:	f001 f87e 	bl	800288a <HAL_TIM_PWM_Init>
 800178e:	4603      	mov	r3, r0
 8001790:	2b00      	cmp	r3, #0
 8001792:	d001      	beq.n	8001798 <MX_TIM8_Init+0xa8>
  {
    Error_Handler();
 8001794:	f7ff fef7 	bl	8001586 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001798:	2300      	movs	r3, #0
 800179a:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800179c:	2300      	movs	r3, #0
 800179e:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80017a0:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80017a4:	4619      	mov	r1, r3
 80017a6:	4833      	ldr	r0, [pc, #204]	; (8001874 <MX_TIM8_Init+0x184>)
 80017a8:	f001 fdec 	bl	8003384 <HAL_TIMEx_MasterConfigSynchronization>
 80017ac:	4603      	mov	r3, r0
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d001      	beq.n	80017b6 <MX_TIM8_Init+0xc6>
  {
    Error_Handler();
 80017b2:	f7ff fee8 	bl	8001586 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80017b6:	2360      	movs	r3, #96	; 0x60
 80017b8:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 80017ba:	2300      	movs	r3, #0
 80017bc:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80017be:	2300      	movs	r3, #0
 80017c0:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80017c2:	2300      	movs	r3, #0
 80017c4:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80017c6:	2300      	movs	r3, #0
 80017c8:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80017ca:	2300      	movs	r3, #0
 80017cc:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80017ce:	2300      	movs	r3, #0
 80017d0:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80017d2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80017d6:	2200      	movs	r2, #0
 80017d8:	4619      	mov	r1, r3
 80017da:	4826      	ldr	r0, [pc, #152]	; (8001874 <MX_TIM8_Init+0x184>)
 80017dc:	f001 f968 	bl	8002ab0 <HAL_TIM_PWM_ConfigChannel>
 80017e0:	4603      	mov	r3, r0
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d001      	beq.n	80017ea <MX_TIM8_Init+0xfa>
  {
    Error_Handler();
 80017e6:	f7ff fece 	bl	8001586 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80017ea:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80017ee:	2204      	movs	r2, #4
 80017f0:	4619      	mov	r1, r3
 80017f2:	4820      	ldr	r0, [pc, #128]	; (8001874 <MX_TIM8_Init+0x184>)
 80017f4:	f001 f95c 	bl	8002ab0 <HAL_TIM_PWM_ConfigChannel>
 80017f8:	4603      	mov	r3, r0
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d001      	beq.n	8001802 <MX_TIM8_Init+0x112>
  {
    Error_Handler();
 80017fe:	f7ff fec2 	bl	8001586 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001802:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001806:	2208      	movs	r2, #8
 8001808:	4619      	mov	r1, r3
 800180a:	481a      	ldr	r0, [pc, #104]	; (8001874 <MX_TIM8_Init+0x184>)
 800180c:	f001 f950 	bl	8002ab0 <HAL_TIM_PWM_ConfigChannel>
 8001810:	4603      	mov	r3, r0
 8001812:	2b00      	cmp	r3, #0
 8001814:	d001      	beq.n	800181a <MX_TIM8_Init+0x12a>
  {
    Error_Handler();
 8001816:	f7ff feb6 	bl	8001586 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800181a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800181e:	220c      	movs	r2, #12
 8001820:	4619      	mov	r1, r3
 8001822:	4814      	ldr	r0, [pc, #80]	; (8001874 <MX_TIM8_Init+0x184>)
 8001824:	f001 f944 	bl	8002ab0 <HAL_TIM_PWM_ConfigChannel>
 8001828:	4603      	mov	r3, r0
 800182a:	2b00      	cmp	r3, #0
 800182c:	d001      	beq.n	8001832 <MX_TIM8_Init+0x142>
  {
    Error_Handler();
 800182e:	f7ff feaa 	bl	8001586 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001832:	2300      	movs	r3, #0
 8001834:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001836:	2300      	movs	r3, #0
 8001838:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800183a:	2300      	movs	r3, #0
 800183c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800183e:	2300      	movs	r3, #0
 8001840:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001842:	2300      	movs	r3, #0
 8001844:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001846:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800184a:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800184c:	2300      	movs	r3, #0
 800184e:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8001850:	1d3b      	adds	r3, r7, #4
 8001852:	4619      	mov	r1, r3
 8001854:	4807      	ldr	r0, [pc, #28]	; (8001874 <MX_TIM8_Init+0x184>)
 8001856:	f001 fe01 	bl	800345c <HAL_TIMEx_ConfigBreakDeadTime>
 800185a:	4603      	mov	r3, r0
 800185c:	2b00      	cmp	r3, #0
 800185e:	d001      	beq.n	8001864 <MX_TIM8_Init+0x174>
  {
    Error_Handler();
 8001860:	f7ff fe91 	bl	8001586 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8001864:	4803      	ldr	r0, [pc, #12]	; (8001874 <MX_TIM8_Init+0x184>)
 8001866:	f000 f83b 	bl	80018e0 <HAL_TIM_MspPostInit>

}
 800186a:	bf00      	nop
 800186c:	3758      	adds	r7, #88	; 0x58
 800186e:	46bd      	mov	sp, r7
 8001870:	bd80      	pop	{r7, pc}
 8001872:	bf00      	nop
 8001874:	200000d4 	.word	0x200000d4
 8001878:	40013400 	.word	0x40013400

0800187c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800187c:	b480      	push	{r7}
 800187e:	b085      	sub	sp, #20
 8001880:	af00      	add	r7, sp, #0
 8001882:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	4a12      	ldr	r2, [pc, #72]	; (80018d4 <HAL_TIM_Base_MspInit+0x58>)
 800188a:	4293      	cmp	r3, r2
 800188c:	d10c      	bne.n	80018a8 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800188e:	4b12      	ldr	r3, [pc, #72]	; (80018d8 <HAL_TIM_Base_MspInit+0x5c>)
 8001890:	699b      	ldr	r3, [r3, #24]
 8001892:	4a11      	ldr	r2, [pc, #68]	; (80018d8 <HAL_TIM_Base_MspInit+0x5c>)
 8001894:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001898:	6193      	str	r3, [r2, #24]
 800189a:	4b0f      	ldr	r3, [pc, #60]	; (80018d8 <HAL_TIM_Base_MspInit+0x5c>)
 800189c:	699b      	ldr	r3, [r3, #24]
 800189e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80018a2:	60fb      	str	r3, [r7, #12]
 80018a4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM8_CLK_ENABLE();
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 80018a6:	e010      	b.n	80018ca <HAL_TIM_Base_MspInit+0x4e>
  else if(tim_baseHandle->Instance==TIM8)
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	4a0b      	ldr	r2, [pc, #44]	; (80018dc <HAL_TIM_Base_MspInit+0x60>)
 80018ae:	4293      	cmp	r3, r2
 80018b0:	d10b      	bne.n	80018ca <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM8_CLK_ENABLE();
 80018b2:	4b09      	ldr	r3, [pc, #36]	; (80018d8 <HAL_TIM_Base_MspInit+0x5c>)
 80018b4:	699b      	ldr	r3, [r3, #24]
 80018b6:	4a08      	ldr	r2, [pc, #32]	; (80018d8 <HAL_TIM_Base_MspInit+0x5c>)
 80018b8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80018bc:	6193      	str	r3, [r2, #24]
 80018be:	4b06      	ldr	r3, [pc, #24]	; (80018d8 <HAL_TIM_Base_MspInit+0x5c>)
 80018c0:	699b      	ldr	r3, [r3, #24]
 80018c2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80018c6:	60bb      	str	r3, [r7, #8]
 80018c8:	68bb      	ldr	r3, [r7, #8]
}
 80018ca:	bf00      	nop
 80018cc:	3714      	adds	r7, #20
 80018ce:	46bd      	mov	sp, r7
 80018d0:	bc80      	pop	{r7}
 80018d2:	4770      	bx	lr
 80018d4:	40012c00 	.word	0x40012c00
 80018d8:	40021000 	.word	0x40021000
 80018dc:	40013400 	.word	0x40013400

080018e0 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80018e0:	b580      	push	{r7, lr}
 80018e2:	b088      	sub	sp, #32
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018e8:	f107 0310 	add.w	r3, r7, #16
 80018ec:	2200      	movs	r2, #0
 80018ee:	601a      	str	r2, [r3, #0]
 80018f0:	605a      	str	r2, [r3, #4]
 80018f2:	609a      	str	r2, [r3, #8]
 80018f4:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM8)
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	4a10      	ldr	r2, [pc, #64]	; (800193c <HAL_TIM_MspPostInit+0x5c>)
 80018fc:	4293      	cmp	r3, r2
 80018fe:	d118      	bne.n	8001932 <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM8_MspPostInit 0 */

  /* USER CODE END TIM8_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001900:	4b0f      	ldr	r3, [pc, #60]	; (8001940 <HAL_TIM_MspPostInit+0x60>)
 8001902:	699b      	ldr	r3, [r3, #24]
 8001904:	4a0e      	ldr	r2, [pc, #56]	; (8001940 <HAL_TIM_MspPostInit+0x60>)
 8001906:	f043 0310 	orr.w	r3, r3, #16
 800190a:	6193      	str	r3, [r2, #24]
 800190c:	4b0c      	ldr	r3, [pc, #48]	; (8001940 <HAL_TIM_MspPostInit+0x60>)
 800190e:	699b      	ldr	r3, [r3, #24]
 8001910:	f003 0310 	and.w	r3, r3, #16
 8001914:	60fb      	str	r3, [r7, #12]
 8001916:	68fb      	ldr	r3, [r7, #12]
    PC6     ------> TIM8_CH1
    PC7     ------> TIM8_CH2
    PC8     ------> TIM8_CH3
    PC9     ------> TIM8_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8001918:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 800191c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800191e:	2302      	movs	r3, #2
 8001920:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001922:	2302      	movs	r3, #2
 8001924:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001926:	f107 0310 	add.w	r3, r7, #16
 800192a:	4619      	mov	r1, r3
 800192c:	4805      	ldr	r0, [pc, #20]	; (8001944 <HAL_TIM_MspPostInit+0x64>)
 800192e:	f000 f99b 	bl	8001c68 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 8001932:	bf00      	nop
 8001934:	3720      	adds	r7, #32
 8001936:	46bd      	mov	sp, r7
 8001938:	bd80      	pop	{r7, pc}
 800193a:	bf00      	nop
 800193c:	40013400 	.word	0x40013400
 8001940:	40021000 	.word	0x40021000
 8001944:	40011000 	.word	0x40011000

08001948 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001948:	f7ff fe7b 	bl	8001642 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800194c:	480b      	ldr	r0, [pc, #44]	; (800197c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800194e:	490c      	ldr	r1, [pc, #48]	; (8001980 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001950:	4a0c      	ldr	r2, [pc, #48]	; (8001984 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001952:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001954:	e002      	b.n	800195c <LoopCopyDataInit>

08001956 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001956:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001958:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800195a:	3304      	adds	r3, #4

0800195c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800195c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800195e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001960:	d3f9      	bcc.n	8001956 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001962:	4a09      	ldr	r2, [pc, #36]	; (8001988 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001964:	4c09      	ldr	r4, [pc, #36]	; (800198c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001966:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001968:	e001      	b.n	800196e <LoopFillZerobss>

0800196a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800196a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800196c:	3204      	adds	r2, #4

0800196e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800196e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001970:	d3fb      	bcc.n	800196a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001972:	f001 fdcb 	bl	800350c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001976:	f7ff fc1f 	bl	80011b8 <main>
  bx lr
 800197a:	4770      	bx	lr
  ldr r0, =_sdata
 800197c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001980:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8001984:	08003844 	.word	0x08003844
  ldr r2, =_sbss
 8001988:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 800198c:	20000120 	.word	0x20000120

08001990 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001990:	e7fe      	b.n	8001990 <ADC1_2_IRQHandler>
	...

08001994 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001998:	4b08      	ldr	r3, [pc, #32]	; (80019bc <HAL_Init+0x28>)
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	4a07      	ldr	r2, [pc, #28]	; (80019bc <HAL_Init+0x28>)
 800199e:	f043 0310 	orr.w	r3, r3, #16
 80019a2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80019a4:	2003      	movs	r0, #3
 80019a6:	f000 f92b 	bl	8001c00 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80019aa:	200f      	movs	r0, #15
 80019ac:	f000 f808 	bl	80019c0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80019b0:	f7ff fdee 	bl	8001590 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80019b4:	2300      	movs	r3, #0
}
 80019b6:	4618      	mov	r0, r3
 80019b8:	bd80      	pop	{r7, pc}
 80019ba:	bf00      	nop
 80019bc:	40022000 	.word	0x40022000

080019c0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	b082      	sub	sp, #8
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80019c8:	4b12      	ldr	r3, [pc, #72]	; (8001a14 <HAL_InitTick+0x54>)
 80019ca:	681a      	ldr	r2, [r3, #0]
 80019cc:	4b12      	ldr	r3, [pc, #72]	; (8001a18 <HAL_InitTick+0x58>)
 80019ce:	781b      	ldrb	r3, [r3, #0]
 80019d0:	4619      	mov	r1, r3
 80019d2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80019d6:	fbb3 f3f1 	udiv	r3, r3, r1
 80019da:	fbb2 f3f3 	udiv	r3, r2, r3
 80019de:	4618      	mov	r0, r3
 80019e0:	f000 f935 	bl	8001c4e <HAL_SYSTICK_Config>
 80019e4:	4603      	mov	r3, r0
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d001      	beq.n	80019ee <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80019ea:	2301      	movs	r3, #1
 80019ec:	e00e      	b.n	8001a0c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	2b0f      	cmp	r3, #15
 80019f2:	d80a      	bhi.n	8001a0a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80019f4:	2200      	movs	r2, #0
 80019f6:	6879      	ldr	r1, [r7, #4]
 80019f8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80019fc:	f000 f90b 	bl	8001c16 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001a00:	4a06      	ldr	r2, [pc, #24]	; (8001a1c <HAL_InitTick+0x5c>)
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001a06:	2300      	movs	r3, #0
 8001a08:	e000      	b.n	8001a0c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001a0a:	2301      	movs	r3, #1
}
 8001a0c:	4618      	mov	r0, r3
 8001a0e:	3708      	adds	r7, #8
 8001a10:	46bd      	mov	sp, r7
 8001a12:	bd80      	pop	{r7, pc}
 8001a14:	20000000 	.word	0x20000000
 8001a18:	20000008 	.word	0x20000008
 8001a1c:	20000004 	.word	0x20000004

08001a20 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a20:	b480      	push	{r7}
 8001a22:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001a24:	4b05      	ldr	r3, [pc, #20]	; (8001a3c <HAL_IncTick+0x1c>)
 8001a26:	781b      	ldrb	r3, [r3, #0]
 8001a28:	461a      	mov	r2, r3
 8001a2a:	4b05      	ldr	r3, [pc, #20]	; (8001a40 <HAL_IncTick+0x20>)
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	4413      	add	r3, r2
 8001a30:	4a03      	ldr	r2, [pc, #12]	; (8001a40 <HAL_IncTick+0x20>)
 8001a32:	6013      	str	r3, [r2, #0]
}
 8001a34:	bf00      	nop
 8001a36:	46bd      	mov	sp, r7
 8001a38:	bc80      	pop	{r7}
 8001a3a:	4770      	bx	lr
 8001a3c:	20000008 	.word	0x20000008
 8001a40:	2000011c 	.word	0x2000011c

08001a44 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a44:	b480      	push	{r7}
 8001a46:	af00      	add	r7, sp, #0
  return uwTick;
 8001a48:	4b02      	ldr	r3, [pc, #8]	; (8001a54 <HAL_GetTick+0x10>)
 8001a4a:	681b      	ldr	r3, [r3, #0]
}
 8001a4c:	4618      	mov	r0, r3
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	bc80      	pop	{r7}
 8001a52:	4770      	bx	lr
 8001a54:	2000011c 	.word	0x2000011c

08001a58 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	b084      	sub	sp, #16
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001a60:	f7ff fff0 	bl	8001a44 <HAL_GetTick>
 8001a64:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001a6a:	68fb      	ldr	r3, [r7, #12]
 8001a6c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001a70:	d005      	beq.n	8001a7e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001a72:	4b0a      	ldr	r3, [pc, #40]	; (8001a9c <HAL_Delay+0x44>)
 8001a74:	781b      	ldrb	r3, [r3, #0]
 8001a76:	461a      	mov	r2, r3
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	4413      	add	r3, r2
 8001a7c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001a7e:	bf00      	nop
 8001a80:	f7ff ffe0 	bl	8001a44 <HAL_GetTick>
 8001a84:	4602      	mov	r2, r0
 8001a86:	68bb      	ldr	r3, [r7, #8]
 8001a88:	1ad3      	subs	r3, r2, r3
 8001a8a:	68fa      	ldr	r2, [r7, #12]
 8001a8c:	429a      	cmp	r2, r3
 8001a8e:	d8f7      	bhi.n	8001a80 <HAL_Delay+0x28>
  {
  }
}
 8001a90:	bf00      	nop
 8001a92:	bf00      	nop
 8001a94:	3710      	adds	r7, #16
 8001a96:	46bd      	mov	sp, r7
 8001a98:	bd80      	pop	{r7, pc}
 8001a9a:	bf00      	nop
 8001a9c:	20000008 	.word	0x20000008

08001aa0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001aa0:	b480      	push	{r7}
 8001aa2:	b085      	sub	sp, #20
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	f003 0307 	and.w	r3, r3, #7
 8001aae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ab0:	4b0c      	ldr	r3, [pc, #48]	; (8001ae4 <__NVIC_SetPriorityGrouping+0x44>)
 8001ab2:	68db      	ldr	r3, [r3, #12]
 8001ab4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001ab6:	68ba      	ldr	r2, [r7, #8]
 8001ab8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001abc:	4013      	ands	r3, r2
 8001abe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001ac0:	68fb      	ldr	r3, [r7, #12]
 8001ac2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ac4:	68bb      	ldr	r3, [r7, #8]
 8001ac6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001ac8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001acc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001ad0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001ad2:	4a04      	ldr	r2, [pc, #16]	; (8001ae4 <__NVIC_SetPriorityGrouping+0x44>)
 8001ad4:	68bb      	ldr	r3, [r7, #8]
 8001ad6:	60d3      	str	r3, [r2, #12]
}
 8001ad8:	bf00      	nop
 8001ada:	3714      	adds	r7, #20
 8001adc:	46bd      	mov	sp, r7
 8001ade:	bc80      	pop	{r7}
 8001ae0:	4770      	bx	lr
 8001ae2:	bf00      	nop
 8001ae4:	e000ed00 	.word	0xe000ed00

08001ae8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001ae8:	b480      	push	{r7}
 8001aea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001aec:	4b04      	ldr	r3, [pc, #16]	; (8001b00 <__NVIC_GetPriorityGrouping+0x18>)
 8001aee:	68db      	ldr	r3, [r3, #12]
 8001af0:	0a1b      	lsrs	r3, r3, #8
 8001af2:	f003 0307 	and.w	r3, r3, #7
}
 8001af6:	4618      	mov	r0, r3
 8001af8:	46bd      	mov	sp, r7
 8001afa:	bc80      	pop	{r7}
 8001afc:	4770      	bx	lr
 8001afe:	bf00      	nop
 8001b00:	e000ed00 	.word	0xe000ed00

08001b04 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b04:	b480      	push	{r7}
 8001b06:	b083      	sub	sp, #12
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	4603      	mov	r3, r0
 8001b0c:	6039      	str	r1, [r7, #0]
 8001b0e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b10:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	db0a      	blt.n	8001b2e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b18:	683b      	ldr	r3, [r7, #0]
 8001b1a:	b2da      	uxtb	r2, r3
 8001b1c:	490c      	ldr	r1, [pc, #48]	; (8001b50 <__NVIC_SetPriority+0x4c>)
 8001b1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b22:	0112      	lsls	r2, r2, #4
 8001b24:	b2d2      	uxtb	r2, r2
 8001b26:	440b      	add	r3, r1
 8001b28:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001b2c:	e00a      	b.n	8001b44 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b2e:	683b      	ldr	r3, [r7, #0]
 8001b30:	b2da      	uxtb	r2, r3
 8001b32:	4908      	ldr	r1, [pc, #32]	; (8001b54 <__NVIC_SetPriority+0x50>)
 8001b34:	79fb      	ldrb	r3, [r7, #7]
 8001b36:	f003 030f 	and.w	r3, r3, #15
 8001b3a:	3b04      	subs	r3, #4
 8001b3c:	0112      	lsls	r2, r2, #4
 8001b3e:	b2d2      	uxtb	r2, r2
 8001b40:	440b      	add	r3, r1
 8001b42:	761a      	strb	r2, [r3, #24]
}
 8001b44:	bf00      	nop
 8001b46:	370c      	adds	r7, #12
 8001b48:	46bd      	mov	sp, r7
 8001b4a:	bc80      	pop	{r7}
 8001b4c:	4770      	bx	lr
 8001b4e:	bf00      	nop
 8001b50:	e000e100 	.word	0xe000e100
 8001b54:	e000ed00 	.word	0xe000ed00

08001b58 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b58:	b480      	push	{r7}
 8001b5a:	b089      	sub	sp, #36	; 0x24
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	60f8      	str	r0, [r7, #12]
 8001b60:	60b9      	str	r1, [r7, #8]
 8001b62:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	f003 0307 	and.w	r3, r3, #7
 8001b6a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001b6c:	69fb      	ldr	r3, [r7, #28]
 8001b6e:	f1c3 0307 	rsb	r3, r3, #7
 8001b72:	2b04      	cmp	r3, #4
 8001b74:	bf28      	it	cs
 8001b76:	2304      	movcs	r3, #4
 8001b78:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b7a:	69fb      	ldr	r3, [r7, #28]
 8001b7c:	3304      	adds	r3, #4
 8001b7e:	2b06      	cmp	r3, #6
 8001b80:	d902      	bls.n	8001b88 <NVIC_EncodePriority+0x30>
 8001b82:	69fb      	ldr	r3, [r7, #28]
 8001b84:	3b03      	subs	r3, #3
 8001b86:	e000      	b.n	8001b8a <NVIC_EncodePriority+0x32>
 8001b88:	2300      	movs	r3, #0
 8001b8a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b8c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001b90:	69bb      	ldr	r3, [r7, #24]
 8001b92:	fa02 f303 	lsl.w	r3, r2, r3
 8001b96:	43da      	mvns	r2, r3
 8001b98:	68bb      	ldr	r3, [r7, #8]
 8001b9a:	401a      	ands	r2, r3
 8001b9c:	697b      	ldr	r3, [r7, #20]
 8001b9e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001ba0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001ba4:	697b      	ldr	r3, [r7, #20]
 8001ba6:	fa01 f303 	lsl.w	r3, r1, r3
 8001baa:	43d9      	mvns	r1, r3
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bb0:	4313      	orrs	r3, r2
         );
}
 8001bb2:	4618      	mov	r0, r3
 8001bb4:	3724      	adds	r7, #36	; 0x24
 8001bb6:	46bd      	mov	sp, r7
 8001bb8:	bc80      	pop	{r7}
 8001bba:	4770      	bx	lr

08001bbc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	b082      	sub	sp, #8
 8001bc0:	af00      	add	r7, sp, #0
 8001bc2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	3b01      	subs	r3, #1
 8001bc8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001bcc:	d301      	bcc.n	8001bd2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001bce:	2301      	movs	r3, #1
 8001bd0:	e00f      	b.n	8001bf2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001bd2:	4a0a      	ldr	r2, [pc, #40]	; (8001bfc <SysTick_Config+0x40>)
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	3b01      	subs	r3, #1
 8001bd8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001bda:	210f      	movs	r1, #15
 8001bdc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001be0:	f7ff ff90 	bl	8001b04 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001be4:	4b05      	ldr	r3, [pc, #20]	; (8001bfc <SysTick_Config+0x40>)
 8001be6:	2200      	movs	r2, #0
 8001be8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001bea:	4b04      	ldr	r3, [pc, #16]	; (8001bfc <SysTick_Config+0x40>)
 8001bec:	2207      	movs	r2, #7
 8001bee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001bf0:	2300      	movs	r3, #0
}
 8001bf2:	4618      	mov	r0, r3
 8001bf4:	3708      	adds	r7, #8
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	bd80      	pop	{r7, pc}
 8001bfa:	bf00      	nop
 8001bfc:	e000e010 	.word	0xe000e010

08001c00 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	b082      	sub	sp, #8
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001c08:	6878      	ldr	r0, [r7, #4]
 8001c0a:	f7ff ff49 	bl	8001aa0 <__NVIC_SetPriorityGrouping>
}
 8001c0e:	bf00      	nop
 8001c10:	3708      	adds	r7, #8
 8001c12:	46bd      	mov	sp, r7
 8001c14:	bd80      	pop	{r7, pc}

08001c16 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001c16:	b580      	push	{r7, lr}
 8001c18:	b086      	sub	sp, #24
 8001c1a:	af00      	add	r7, sp, #0
 8001c1c:	4603      	mov	r3, r0
 8001c1e:	60b9      	str	r1, [r7, #8]
 8001c20:	607a      	str	r2, [r7, #4]
 8001c22:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001c24:	2300      	movs	r3, #0
 8001c26:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001c28:	f7ff ff5e 	bl	8001ae8 <__NVIC_GetPriorityGrouping>
 8001c2c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001c2e:	687a      	ldr	r2, [r7, #4]
 8001c30:	68b9      	ldr	r1, [r7, #8]
 8001c32:	6978      	ldr	r0, [r7, #20]
 8001c34:	f7ff ff90 	bl	8001b58 <NVIC_EncodePriority>
 8001c38:	4602      	mov	r2, r0
 8001c3a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c3e:	4611      	mov	r1, r2
 8001c40:	4618      	mov	r0, r3
 8001c42:	f7ff ff5f 	bl	8001b04 <__NVIC_SetPriority>
}
 8001c46:	bf00      	nop
 8001c48:	3718      	adds	r7, #24
 8001c4a:	46bd      	mov	sp, r7
 8001c4c:	bd80      	pop	{r7, pc}

08001c4e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001c4e:	b580      	push	{r7, lr}
 8001c50:	b082      	sub	sp, #8
 8001c52:	af00      	add	r7, sp, #0
 8001c54:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001c56:	6878      	ldr	r0, [r7, #4]
 8001c58:	f7ff ffb0 	bl	8001bbc <SysTick_Config>
 8001c5c:	4603      	mov	r3, r0
}
 8001c5e:	4618      	mov	r0, r3
 8001c60:	3708      	adds	r7, #8
 8001c62:	46bd      	mov	sp, r7
 8001c64:	bd80      	pop	{r7, pc}
	...

08001c68 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001c68:	b480      	push	{r7}
 8001c6a:	b08b      	sub	sp, #44	; 0x2c
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	6078      	str	r0, [r7, #4]
 8001c70:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001c72:	2300      	movs	r3, #0
 8001c74:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001c76:	2300      	movs	r3, #0
 8001c78:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c7a:	e179      	b.n	8001f70 <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001c7c:	2201      	movs	r2, #1
 8001c7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c80:	fa02 f303 	lsl.w	r3, r2, r3
 8001c84:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001c86:	683b      	ldr	r3, [r7, #0]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	69fa      	ldr	r2, [r7, #28]
 8001c8c:	4013      	ands	r3, r2
 8001c8e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001c90:	69ba      	ldr	r2, [r7, #24]
 8001c92:	69fb      	ldr	r3, [r7, #28]
 8001c94:	429a      	cmp	r2, r3
 8001c96:	f040 8168 	bne.w	8001f6a <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001c9a:	683b      	ldr	r3, [r7, #0]
 8001c9c:	685b      	ldr	r3, [r3, #4]
 8001c9e:	4a96      	ldr	r2, [pc, #600]	; (8001ef8 <HAL_GPIO_Init+0x290>)
 8001ca0:	4293      	cmp	r3, r2
 8001ca2:	d05e      	beq.n	8001d62 <HAL_GPIO_Init+0xfa>
 8001ca4:	4a94      	ldr	r2, [pc, #592]	; (8001ef8 <HAL_GPIO_Init+0x290>)
 8001ca6:	4293      	cmp	r3, r2
 8001ca8:	d875      	bhi.n	8001d96 <HAL_GPIO_Init+0x12e>
 8001caa:	4a94      	ldr	r2, [pc, #592]	; (8001efc <HAL_GPIO_Init+0x294>)
 8001cac:	4293      	cmp	r3, r2
 8001cae:	d058      	beq.n	8001d62 <HAL_GPIO_Init+0xfa>
 8001cb0:	4a92      	ldr	r2, [pc, #584]	; (8001efc <HAL_GPIO_Init+0x294>)
 8001cb2:	4293      	cmp	r3, r2
 8001cb4:	d86f      	bhi.n	8001d96 <HAL_GPIO_Init+0x12e>
 8001cb6:	4a92      	ldr	r2, [pc, #584]	; (8001f00 <HAL_GPIO_Init+0x298>)
 8001cb8:	4293      	cmp	r3, r2
 8001cba:	d052      	beq.n	8001d62 <HAL_GPIO_Init+0xfa>
 8001cbc:	4a90      	ldr	r2, [pc, #576]	; (8001f00 <HAL_GPIO_Init+0x298>)
 8001cbe:	4293      	cmp	r3, r2
 8001cc0:	d869      	bhi.n	8001d96 <HAL_GPIO_Init+0x12e>
 8001cc2:	4a90      	ldr	r2, [pc, #576]	; (8001f04 <HAL_GPIO_Init+0x29c>)
 8001cc4:	4293      	cmp	r3, r2
 8001cc6:	d04c      	beq.n	8001d62 <HAL_GPIO_Init+0xfa>
 8001cc8:	4a8e      	ldr	r2, [pc, #568]	; (8001f04 <HAL_GPIO_Init+0x29c>)
 8001cca:	4293      	cmp	r3, r2
 8001ccc:	d863      	bhi.n	8001d96 <HAL_GPIO_Init+0x12e>
 8001cce:	4a8e      	ldr	r2, [pc, #568]	; (8001f08 <HAL_GPIO_Init+0x2a0>)
 8001cd0:	4293      	cmp	r3, r2
 8001cd2:	d046      	beq.n	8001d62 <HAL_GPIO_Init+0xfa>
 8001cd4:	4a8c      	ldr	r2, [pc, #560]	; (8001f08 <HAL_GPIO_Init+0x2a0>)
 8001cd6:	4293      	cmp	r3, r2
 8001cd8:	d85d      	bhi.n	8001d96 <HAL_GPIO_Init+0x12e>
 8001cda:	2b12      	cmp	r3, #18
 8001cdc:	d82a      	bhi.n	8001d34 <HAL_GPIO_Init+0xcc>
 8001cde:	2b12      	cmp	r3, #18
 8001ce0:	d859      	bhi.n	8001d96 <HAL_GPIO_Init+0x12e>
 8001ce2:	a201      	add	r2, pc, #4	; (adr r2, 8001ce8 <HAL_GPIO_Init+0x80>)
 8001ce4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ce8:	08001d63 	.word	0x08001d63
 8001cec:	08001d3d 	.word	0x08001d3d
 8001cf0:	08001d4f 	.word	0x08001d4f
 8001cf4:	08001d91 	.word	0x08001d91
 8001cf8:	08001d97 	.word	0x08001d97
 8001cfc:	08001d97 	.word	0x08001d97
 8001d00:	08001d97 	.word	0x08001d97
 8001d04:	08001d97 	.word	0x08001d97
 8001d08:	08001d97 	.word	0x08001d97
 8001d0c:	08001d97 	.word	0x08001d97
 8001d10:	08001d97 	.word	0x08001d97
 8001d14:	08001d97 	.word	0x08001d97
 8001d18:	08001d97 	.word	0x08001d97
 8001d1c:	08001d97 	.word	0x08001d97
 8001d20:	08001d97 	.word	0x08001d97
 8001d24:	08001d97 	.word	0x08001d97
 8001d28:	08001d97 	.word	0x08001d97
 8001d2c:	08001d45 	.word	0x08001d45
 8001d30:	08001d59 	.word	0x08001d59
 8001d34:	4a75      	ldr	r2, [pc, #468]	; (8001f0c <HAL_GPIO_Init+0x2a4>)
 8001d36:	4293      	cmp	r3, r2
 8001d38:	d013      	beq.n	8001d62 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001d3a:	e02c      	b.n	8001d96 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001d3c:	683b      	ldr	r3, [r7, #0]
 8001d3e:	68db      	ldr	r3, [r3, #12]
 8001d40:	623b      	str	r3, [r7, #32]
          break;
 8001d42:	e029      	b.n	8001d98 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001d44:	683b      	ldr	r3, [r7, #0]
 8001d46:	68db      	ldr	r3, [r3, #12]
 8001d48:	3304      	adds	r3, #4
 8001d4a:	623b      	str	r3, [r7, #32]
          break;
 8001d4c:	e024      	b.n	8001d98 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001d4e:	683b      	ldr	r3, [r7, #0]
 8001d50:	68db      	ldr	r3, [r3, #12]
 8001d52:	3308      	adds	r3, #8
 8001d54:	623b      	str	r3, [r7, #32]
          break;
 8001d56:	e01f      	b.n	8001d98 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001d58:	683b      	ldr	r3, [r7, #0]
 8001d5a:	68db      	ldr	r3, [r3, #12]
 8001d5c:	330c      	adds	r3, #12
 8001d5e:	623b      	str	r3, [r7, #32]
          break;
 8001d60:	e01a      	b.n	8001d98 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001d62:	683b      	ldr	r3, [r7, #0]
 8001d64:	689b      	ldr	r3, [r3, #8]
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d102      	bne.n	8001d70 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001d6a:	2304      	movs	r3, #4
 8001d6c:	623b      	str	r3, [r7, #32]
          break;
 8001d6e:	e013      	b.n	8001d98 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001d70:	683b      	ldr	r3, [r7, #0]
 8001d72:	689b      	ldr	r3, [r3, #8]
 8001d74:	2b01      	cmp	r3, #1
 8001d76:	d105      	bne.n	8001d84 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001d78:	2308      	movs	r3, #8
 8001d7a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	69fa      	ldr	r2, [r7, #28]
 8001d80:	611a      	str	r2, [r3, #16]
          break;
 8001d82:	e009      	b.n	8001d98 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001d84:	2308      	movs	r3, #8
 8001d86:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	69fa      	ldr	r2, [r7, #28]
 8001d8c:	615a      	str	r2, [r3, #20]
          break;
 8001d8e:	e003      	b.n	8001d98 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001d90:	2300      	movs	r3, #0
 8001d92:	623b      	str	r3, [r7, #32]
          break;
 8001d94:	e000      	b.n	8001d98 <HAL_GPIO_Init+0x130>
          break;
 8001d96:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001d98:	69bb      	ldr	r3, [r7, #24]
 8001d9a:	2bff      	cmp	r3, #255	; 0xff
 8001d9c:	d801      	bhi.n	8001da2 <HAL_GPIO_Init+0x13a>
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	e001      	b.n	8001da6 <HAL_GPIO_Init+0x13e>
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	3304      	adds	r3, #4
 8001da6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001da8:	69bb      	ldr	r3, [r7, #24]
 8001daa:	2bff      	cmp	r3, #255	; 0xff
 8001dac:	d802      	bhi.n	8001db4 <HAL_GPIO_Init+0x14c>
 8001dae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001db0:	009b      	lsls	r3, r3, #2
 8001db2:	e002      	b.n	8001dba <HAL_GPIO_Init+0x152>
 8001db4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001db6:	3b08      	subs	r3, #8
 8001db8:	009b      	lsls	r3, r3, #2
 8001dba:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001dbc:	697b      	ldr	r3, [r7, #20]
 8001dbe:	681a      	ldr	r2, [r3, #0]
 8001dc0:	210f      	movs	r1, #15
 8001dc2:	693b      	ldr	r3, [r7, #16]
 8001dc4:	fa01 f303 	lsl.w	r3, r1, r3
 8001dc8:	43db      	mvns	r3, r3
 8001dca:	401a      	ands	r2, r3
 8001dcc:	6a39      	ldr	r1, [r7, #32]
 8001dce:	693b      	ldr	r3, [r7, #16]
 8001dd0:	fa01 f303 	lsl.w	r3, r1, r3
 8001dd4:	431a      	orrs	r2, r3
 8001dd6:	697b      	ldr	r3, [r7, #20]
 8001dd8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001dda:	683b      	ldr	r3, [r7, #0]
 8001ddc:	685b      	ldr	r3, [r3, #4]
 8001dde:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	f000 80c1 	beq.w	8001f6a <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001de8:	4b49      	ldr	r3, [pc, #292]	; (8001f10 <HAL_GPIO_Init+0x2a8>)
 8001dea:	699b      	ldr	r3, [r3, #24]
 8001dec:	4a48      	ldr	r2, [pc, #288]	; (8001f10 <HAL_GPIO_Init+0x2a8>)
 8001dee:	f043 0301 	orr.w	r3, r3, #1
 8001df2:	6193      	str	r3, [r2, #24]
 8001df4:	4b46      	ldr	r3, [pc, #280]	; (8001f10 <HAL_GPIO_Init+0x2a8>)
 8001df6:	699b      	ldr	r3, [r3, #24]
 8001df8:	f003 0301 	and.w	r3, r3, #1
 8001dfc:	60bb      	str	r3, [r7, #8]
 8001dfe:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001e00:	4a44      	ldr	r2, [pc, #272]	; (8001f14 <HAL_GPIO_Init+0x2ac>)
 8001e02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e04:	089b      	lsrs	r3, r3, #2
 8001e06:	3302      	adds	r3, #2
 8001e08:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e0c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001e0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e10:	f003 0303 	and.w	r3, r3, #3
 8001e14:	009b      	lsls	r3, r3, #2
 8001e16:	220f      	movs	r2, #15
 8001e18:	fa02 f303 	lsl.w	r3, r2, r3
 8001e1c:	43db      	mvns	r3, r3
 8001e1e:	68fa      	ldr	r2, [r7, #12]
 8001e20:	4013      	ands	r3, r2
 8001e22:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	4a3c      	ldr	r2, [pc, #240]	; (8001f18 <HAL_GPIO_Init+0x2b0>)
 8001e28:	4293      	cmp	r3, r2
 8001e2a:	d01f      	beq.n	8001e6c <HAL_GPIO_Init+0x204>
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	4a3b      	ldr	r2, [pc, #236]	; (8001f1c <HAL_GPIO_Init+0x2b4>)
 8001e30:	4293      	cmp	r3, r2
 8001e32:	d019      	beq.n	8001e68 <HAL_GPIO_Init+0x200>
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	4a3a      	ldr	r2, [pc, #232]	; (8001f20 <HAL_GPIO_Init+0x2b8>)
 8001e38:	4293      	cmp	r3, r2
 8001e3a:	d013      	beq.n	8001e64 <HAL_GPIO_Init+0x1fc>
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	4a39      	ldr	r2, [pc, #228]	; (8001f24 <HAL_GPIO_Init+0x2bc>)
 8001e40:	4293      	cmp	r3, r2
 8001e42:	d00d      	beq.n	8001e60 <HAL_GPIO_Init+0x1f8>
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	4a38      	ldr	r2, [pc, #224]	; (8001f28 <HAL_GPIO_Init+0x2c0>)
 8001e48:	4293      	cmp	r3, r2
 8001e4a:	d007      	beq.n	8001e5c <HAL_GPIO_Init+0x1f4>
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	4a37      	ldr	r2, [pc, #220]	; (8001f2c <HAL_GPIO_Init+0x2c4>)
 8001e50:	4293      	cmp	r3, r2
 8001e52:	d101      	bne.n	8001e58 <HAL_GPIO_Init+0x1f0>
 8001e54:	2305      	movs	r3, #5
 8001e56:	e00a      	b.n	8001e6e <HAL_GPIO_Init+0x206>
 8001e58:	2306      	movs	r3, #6
 8001e5a:	e008      	b.n	8001e6e <HAL_GPIO_Init+0x206>
 8001e5c:	2304      	movs	r3, #4
 8001e5e:	e006      	b.n	8001e6e <HAL_GPIO_Init+0x206>
 8001e60:	2303      	movs	r3, #3
 8001e62:	e004      	b.n	8001e6e <HAL_GPIO_Init+0x206>
 8001e64:	2302      	movs	r3, #2
 8001e66:	e002      	b.n	8001e6e <HAL_GPIO_Init+0x206>
 8001e68:	2301      	movs	r3, #1
 8001e6a:	e000      	b.n	8001e6e <HAL_GPIO_Init+0x206>
 8001e6c:	2300      	movs	r3, #0
 8001e6e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001e70:	f002 0203 	and.w	r2, r2, #3
 8001e74:	0092      	lsls	r2, r2, #2
 8001e76:	4093      	lsls	r3, r2
 8001e78:	68fa      	ldr	r2, [r7, #12]
 8001e7a:	4313      	orrs	r3, r2
 8001e7c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001e7e:	4925      	ldr	r1, [pc, #148]	; (8001f14 <HAL_GPIO_Init+0x2ac>)
 8001e80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e82:	089b      	lsrs	r3, r3, #2
 8001e84:	3302      	adds	r3, #2
 8001e86:	68fa      	ldr	r2, [r7, #12]
 8001e88:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001e8c:	683b      	ldr	r3, [r7, #0]
 8001e8e:	685b      	ldr	r3, [r3, #4]
 8001e90:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d006      	beq.n	8001ea6 <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001e98:	4b25      	ldr	r3, [pc, #148]	; (8001f30 <HAL_GPIO_Init+0x2c8>)
 8001e9a:	689a      	ldr	r2, [r3, #8]
 8001e9c:	4924      	ldr	r1, [pc, #144]	; (8001f30 <HAL_GPIO_Init+0x2c8>)
 8001e9e:	69bb      	ldr	r3, [r7, #24]
 8001ea0:	4313      	orrs	r3, r2
 8001ea2:	608b      	str	r3, [r1, #8]
 8001ea4:	e006      	b.n	8001eb4 <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001ea6:	4b22      	ldr	r3, [pc, #136]	; (8001f30 <HAL_GPIO_Init+0x2c8>)
 8001ea8:	689a      	ldr	r2, [r3, #8]
 8001eaa:	69bb      	ldr	r3, [r7, #24]
 8001eac:	43db      	mvns	r3, r3
 8001eae:	4920      	ldr	r1, [pc, #128]	; (8001f30 <HAL_GPIO_Init+0x2c8>)
 8001eb0:	4013      	ands	r3, r2
 8001eb2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001eb4:	683b      	ldr	r3, [r7, #0]
 8001eb6:	685b      	ldr	r3, [r3, #4]
 8001eb8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d006      	beq.n	8001ece <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001ec0:	4b1b      	ldr	r3, [pc, #108]	; (8001f30 <HAL_GPIO_Init+0x2c8>)
 8001ec2:	68da      	ldr	r2, [r3, #12]
 8001ec4:	491a      	ldr	r1, [pc, #104]	; (8001f30 <HAL_GPIO_Init+0x2c8>)
 8001ec6:	69bb      	ldr	r3, [r7, #24]
 8001ec8:	4313      	orrs	r3, r2
 8001eca:	60cb      	str	r3, [r1, #12]
 8001ecc:	e006      	b.n	8001edc <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001ece:	4b18      	ldr	r3, [pc, #96]	; (8001f30 <HAL_GPIO_Init+0x2c8>)
 8001ed0:	68da      	ldr	r2, [r3, #12]
 8001ed2:	69bb      	ldr	r3, [r7, #24]
 8001ed4:	43db      	mvns	r3, r3
 8001ed6:	4916      	ldr	r1, [pc, #88]	; (8001f30 <HAL_GPIO_Init+0x2c8>)
 8001ed8:	4013      	ands	r3, r2
 8001eda:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001edc:	683b      	ldr	r3, [r7, #0]
 8001ede:	685b      	ldr	r3, [r3, #4]
 8001ee0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d025      	beq.n	8001f34 <HAL_GPIO_Init+0x2cc>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001ee8:	4b11      	ldr	r3, [pc, #68]	; (8001f30 <HAL_GPIO_Init+0x2c8>)
 8001eea:	685a      	ldr	r2, [r3, #4]
 8001eec:	4910      	ldr	r1, [pc, #64]	; (8001f30 <HAL_GPIO_Init+0x2c8>)
 8001eee:	69bb      	ldr	r3, [r7, #24]
 8001ef0:	4313      	orrs	r3, r2
 8001ef2:	604b      	str	r3, [r1, #4]
 8001ef4:	e025      	b.n	8001f42 <HAL_GPIO_Init+0x2da>
 8001ef6:	bf00      	nop
 8001ef8:	10320000 	.word	0x10320000
 8001efc:	10310000 	.word	0x10310000
 8001f00:	10220000 	.word	0x10220000
 8001f04:	10210000 	.word	0x10210000
 8001f08:	10120000 	.word	0x10120000
 8001f0c:	10110000 	.word	0x10110000
 8001f10:	40021000 	.word	0x40021000
 8001f14:	40010000 	.word	0x40010000
 8001f18:	40010800 	.word	0x40010800
 8001f1c:	40010c00 	.word	0x40010c00
 8001f20:	40011000 	.word	0x40011000
 8001f24:	40011400 	.word	0x40011400
 8001f28:	40011800 	.word	0x40011800
 8001f2c:	40011c00 	.word	0x40011c00
 8001f30:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001f34:	4b15      	ldr	r3, [pc, #84]	; (8001f8c <HAL_GPIO_Init+0x324>)
 8001f36:	685a      	ldr	r2, [r3, #4]
 8001f38:	69bb      	ldr	r3, [r7, #24]
 8001f3a:	43db      	mvns	r3, r3
 8001f3c:	4913      	ldr	r1, [pc, #76]	; (8001f8c <HAL_GPIO_Init+0x324>)
 8001f3e:	4013      	ands	r3, r2
 8001f40:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001f42:	683b      	ldr	r3, [r7, #0]
 8001f44:	685b      	ldr	r3, [r3, #4]
 8001f46:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d006      	beq.n	8001f5c <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001f4e:	4b0f      	ldr	r3, [pc, #60]	; (8001f8c <HAL_GPIO_Init+0x324>)
 8001f50:	681a      	ldr	r2, [r3, #0]
 8001f52:	490e      	ldr	r1, [pc, #56]	; (8001f8c <HAL_GPIO_Init+0x324>)
 8001f54:	69bb      	ldr	r3, [r7, #24]
 8001f56:	4313      	orrs	r3, r2
 8001f58:	600b      	str	r3, [r1, #0]
 8001f5a:	e006      	b.n	8001f6a <HAL_GPIO_Init+0x302>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001f5c:	4b0b      	ldr	r3, [pc, #44]	; (8001f8c <HAL_GPIO_Init+0x324>)
 8001f5e:	681a      	ldr	r2, [r3, #0]
 8001f60:	69bb      	ldr	r3, [r7, #24]
 8001f62:	43db      	mvns	r3, r3
 8001f64:	4909      	ldr	r1, [pc, #36]	; (8001f8c <HAL_GPIO_Init+0x324>)
 8001f66:	4013      	ands	r3, r2
 8001f68:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001f6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f6c:	3301      	adds	r3, #1
 8001f6e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001f70:	683b      	ldr	r3, [r7, #0]
 8001f72:	681a      	ldr	r2, [r3, #0]
 8001f74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f76:	fa22 f303 	lsr.w	r3, r2, r3
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	f47f ae7e 	bne.w	8001c7c <HAL_GPIO_Init+0x14>
  }
}
 8001f80:	bf00      	nop
 8001f82:	bf00      	nop
 8001f84:	372c      	adds	r7, #44	; 0x2c
 8001f86:	46bd      	mov	sp, r7
 8001f88:	bc80      	pop	{r7}
 8001f8a:	4770      	bx	lr
 8001f8c:	40010400 	.word	0x40010400

08001f90 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001f90:	b480      	push	{r7}
 8001f92:	b083      	sub	sp, #12
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	6078      	str	r0, [r7, #4]
 8001f98:	460b      	mov	r3, r1
 8001f9a:	807b      	strh	r3, [r7, #2]
 8001f9c:	4613      	mov	r3, r2
 8001f9e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001fa0:	787b      	ldrb	r3, [r7, #1]
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d003      	beq.n	8001fae <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001fa6:	887a      	ldrh	r2, [r7, #2]
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001fac:	e003      	b.n	8001fb6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001fae:	887b      	ldrh	r3, [r7, #2]
 8001fb0:	041a      	lsls	r2, r3, #16
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	611a      	str	r2, [r3, #16]
}
 8001fb6:	bf00      	nop
 8001fb8:	370c      	adds	r7, #12
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	bc80      	pop	{r7}
 8001fbe:	4770      	bx	lr

08001fc0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	b086      	sub	sp, #24
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d101      	bne.n	8001fd2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001fce:	2301      	movs	r3, #1
 8001fd0:	e272      	b.n	80024b8 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	f003 0301 	and.w	r3, r3, #1
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	f000 8087 	beq.w	80020ee <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001fe0:	4b92      	ldr	r3, [pc, #584]	; (800222c <HAL_RCC_OscConfig+0x26c>)
 8001fe2:	685b      	ldr	r3, [r3, #4]
 8001fe4:	f003 030c 	and.w	r3, r3, #12
 8001fe8:	2b04      	cmp	r3, #4
 8001fea:	d00c      	beq.n	8002006 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001fec:	4b8f      	ldr	r3, [pc, #572]	; (800222c <HAL_RCC_OscConfig+0x26c>)
 8001fee:	685b      	ldr	r3, [r3, #4]
 8001ff0:	f003 030c 	and.w	r3, r3, #12
 8001ff4:	2b08      	cmp	r3, #8
 8001ff6:	d112      	bne.n	800201e <HAL_RCC_OscConfig+0x5e>
 8001ff8:	4b8c      	ldr	r3, [pc, #560]	; (800222c <HAL_RCC_OscConfig+0x26c>)
 8001ffa:	685b      	ldr	r3, [r3, #4]
 8001ffc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002000:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002004:	d10b      	bne.n	800201e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002006:	4b89      	ldr	r3, [pc, #548]	; (800222c <HAL_RCC_OscConfig+0x26c>)
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800200e:	2b00      	cmp	r3, #0
 8002010:	d06c      	beq.n	80020ec <HAL_RCC_OscConfig+0x12c>
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	685b      	ldr	r3, [r3, #4]
 8002016:	2b00      	cmp	r3, #0
 8002018:	d168      	bne.n	80020ec <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800201a:	2301      	movs	r3, #1
 800201c:	e24c      	b.n	80024b8 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	685b      	ldr	r3, [r3, #4]
 8002022:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002026:	d106      	bne.n	8002036 <HAL_RCC_OscConfig+0x76>
 8002028:	4b80      	ldr	r3, [pc, #512]	; (800222c <HAL_RCC_OscConfig+0x26c>)
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	4a7f      	ldr	r2, [pc, #508]	; (800222c <HAL_RCC_OscConfig+0x26c>)
 800202e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002032:	6013      	str	r3, [r2, #0]
 8002034:	e02e      	b.n	8002094 <HAL_RCC_OscConfig+0xd4>
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	685b      	ldr	r3, [r3, #4]
 800203a:	2b00      	cmp	r3, #0
 800203c:	d10c      	bne.n	8002058 <HAL_RCC_OscConfig+0x98>
 800203e:	4b7b      	ldr	r3, [pc, #492]	; (800222c <HAL_RCC_OscConfig+0x26c>)
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	4a7a      	ldr	r2, [pc, #488]	; (800222c <HAL_RCC_OscConfig+0x26c>)
 8002044:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002048:	6013      	str	r3, [r2, #0]
 800204a:	4b78      	ldr	r3, [pc, #480]	; (800222c <HAL_RCC_OscConfig+0x26c>)
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	4a77      	ldr	r2, [pc, #476]	; (800222c <HAL_RCC_OscConfig+0x26c>)
 8002050:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002054:	6013      	str	r3, [r2, #0]
 8002056:	e01d      	b.n	8002094 <HAL_RCC_OscConfig+0xd4>
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	685b      	ldr	r3, [r3, #4]
 800205c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002060:	d10c      	bne.n	800207c <HAL_RCC_OscConfig+0xbc>
 8002062:	4b72      	ldr	r3, [pc, #456]	; (800222c <HAL_RCC_OscConfig+0x26c>)
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	4a71      	ldr	r2, [pc, #452]	; (800222c <HAL_RCC_OscConfig+0x26c>)
 8002068:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800206c:	6013      	str	r3, [r2, #0]
 800206e:	4b6f      	ldr	r3, [pc, #444]	; (800222c <HAL_RCC_OscConfig+0x26c>)
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	4a6e      	ldr	r2, [pc, #440]	; (800222c <HAL_RCC_OscConfig+0x26c>)
 8002074:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002078:	6013      	str	r3, [r2, #0]
 800207a:	e00b      	b.n	8002094 <HAL_RCC_OscConfig+0xd4>
 800207c:	4b6b      	ldr	r3, [pc, #428]	; (800222c <HAL_RCC_OscConfig+0x26c>)
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	4a6a      	ldr	r2, [pc, #424]	; (800222c <HAL_RCC_OscConfig+0x26c>)
 8002082:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002086:	6013      	str	r3, [r2, #0]
 8002088:	4b68      	ldr	r3, [pc, #416]	; (800222c <HAL_RCC_OscConfig+0x26c>)
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	4a67      	ldr	r2, [pc, #412]	; (800222c <HAL_RCC_OscConfig+0x26c>)
 800208e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002092:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	685b      	ldr	r3, [r3, #4]
 8002098:	2b00      	cmp	r3, #0
 800209a:	d013      	beq.n	80020c4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800209c:	f7ff fcd2 	bl	8001a44 <HAL_GetTick>
 80020a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80020a2:	e008      	b.n	80020b6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80020a4:	f7ff fcce 	bl	8001a44 <HAL_GetTick>
 80020a8:	4602      	mov	r2, r0
 80020aa:	693b      	ldr	r3, [r7, #16]
 80020ac:	1ad3      	subs	r3, r2, r3
 80020ae:	2b64      	cmp	r3, #100	; 0x64
 80020b0:	d901      	bls.n	80020b6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80020b2:	2303      	movs	r3, #3
 80020b4:	e200      	b.n	80024b8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80020b6:	4b5d      	ldr	r3, [pc, #372]	; (800222c <HAL_RCC_OscConfig+0x26c>)
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d0f0      	beq.n	80020a4 <HAL_RCC_OscConfig+0xe4>
 80020c2:	e014      	b.n	80020ee <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020c4:	f7ff fcbe 	bl	8001a44 <HAL_GetTick>
 80020c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80020ca:	e008      	b.n	80020de <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80020cc:	f7ff fcba 	bl	8001a44 <HAL_GetTick>
 80020d0:	4602      	mov	r2, r0
 80020d2:	693b      	ldr	r3, [r7, #16]
 80020d4:	1ad3      	subs	r3, r2, r3
 80020d6:	2b64      	cmp	r3, #100	; 0x64
 80020d8:	d901      	bls.n	80020de <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80020da:	2303      	movs	r3, #3
 80020dc:	e1ec      	b.n	80024b8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80020de:	4b53      	ldr	r3, [pc, #332]	; (800222c <HAL_RCC_OscConfig+0x26c>)
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d1f0      	bne.n	80020cc <HAL_RCC_OscConfig+0x10c>
 80020ea:	e000      	b.n	80020ee <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80020ec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	f003 0302 	and.w	r3, r3, #2
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d063      	beq.n	80021c2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80020fa:	4b4c      	ldr	r3, [pc, #304]	; (800222c <HAL_RCC_OscConfig+0x26c>)
 80020fc:	685b      	ldr	r3, [r3, #4]
 80020fe:	f003 030c 	and.w	r3, r3, #12
 8002102:	2b00      	cmp	r3, #0
 8002104:	d00b      	beq.n	800211e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002106:	4b49      	ldr	r3, [pc, #292]	; (800222c <HAL_RCC_OscConfig+0x26c>)
 8002108:	685b      	ldr	r3, [r3, #4]
 800210a:	f003 030c 	and.w	r3, r3, #12
 800210e:	2b08      	cmp	r3, #8
 8002110:	d11c      	bne.n	800214c <HAL_RCC_OscConfig+0x18c>
 8002112:	4b46      	ldr	r3, [pc, #280]	; (800222c <HAL_RCC_OscConfig+0x26c>)
 8002114:	685b      	ldr	r3, [r3, #4]
 8002116:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800211a:	2b00      	cmp	r3, #0
 800211c:	d116      	bne.n	800214c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800211e:	4b43      	ldr	r3, [pc, #268]	; (800222c <HAL_RCC_OscConfig+0x26c>)
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	f003 0302 	and.w	r3, r3, #2
 8002126:	2b00      	cmp	r3, #0
 8002128:	d005      	beq.n	8002136 <HAL_RCC_OscConfig+0x176>
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	691b      	ldr	r3, [r3, #16]
 800212e:	2b01      	cmp	r3, #1
 8002130:	d001      	beq.n	8002136 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002132:	2301      	movs	r3, #1
 8002134:	e1c0      	b.n	80024b8 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002136:	4b3d      	ldr	r3, [pc, #244]	; (800222c <HAL_RCC_OscConfig+0x26c>)
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	695b      	ldr	r3, [r3, #20]
 8002142:	00db      	lsls	r3, r3, #3
 8002144:	4939      	ldr	r1, [pc, #228]	; (800222c <HAL_RCC_OscConfig+0x26c>)
 8002146:	4313      	orrs	r3, r2
 8002148:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800214a:	e03a      	b.n	80021c2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	691b      	ldr	r3, [r3, #16]
 8002150:	2b00      	cmp	r3, #0
 8002152:	d020      	beq.n	8002196 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002154:	4b36      	ldr	r3, [pc, #216]	; (8002230 <HAL_RCC_OscConfig+0x270>)
 8002156:	2201      	movs	r2, #1
 8002158:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800215a:	f7ff fc73 	bl	8001a44 <HAL_GetTick>
 800215e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002160:	e008      	b.n	8002174 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002162:	f7ff fc6f 	bl	8001a44 <HAL_GetTick>
 8002166:	4602      	mov	r2, r0
 8002168:	693b      	ldr	r3, [r7, #16]
 800216a:	1ad3      	subs	r3, r2, r3
 800216c:	2b02      	cmp	r3, #2
 800216e:	d901      	bls.n	8002174 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002170:	2303      	movs	r3, #3
 8002172:	e1a1      	b.n	80024b8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002174:	4b2d      	ldr	r3, [pc, #180]	; (800222c <HAL_RCC_OscConfig+0x26c>)
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	f003 0302 	and.w	r3, r3, #2
 800217c:	2b00      	cmp	r3, #0
 800217e:	d0f0      	beq.n	8002162 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002180:	4b2a      	ldr	r3, [pc, #168]	; (800222c <HAL_RCC_OscConfig+0x26c>)
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	695b      	ldr	r3, [r3, #20]
 800218c:	00db      	lsls	r3, r3, #3
 800218e:	4927      	ldr	r1, [pc, #156]	; (800222c <HAL_RCC_OscConfig+0x26c>)
 8002190:	4313      	orrs	r3, r2
 8002192:	600b      	str	r3, [r1, #0]
 8002194:	e015      	b.n	80021c2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002196:	4b26      	ldr	r3, [pc, #152]	; (8002230 <HAL_RCC_OscConfig+0x270>)
 8002198:	2200      	movs	r2, #0
 800219a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800219c:	f7ff fc52 	bl	8001a44 <HAL_GetTick>
 80021a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80021a2:	e008      	b.n	80021b6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80021a4:	f7ff fc4e 	bl	8001a44 <HAL_GetTick>
 80021a8:	4602      	mov	r2, r0
 80021aa:	693b      	ldr	r3, [r7, #16]
 80021ac:	1ad3      	subs	r3, r2, r3
 80021ae:	2b02      	cmp	r3, #2
 80021b0:	d901      	bls.n	80021b6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80021b2:	2303      	movs	r3, #3
 80021b4:	e180      	b.n	80024b8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80021b6:	4b1d      	ldr	r3, [pc, #116]	; (800222c <HAL_RCC_OscConfig+0x26c>)
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	f003 0302 	and.w	r3, r3, #2
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d1f0      	bne.n	80021a4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	f003 0308 	and.w	r3, r3, #8
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d03a      	beq.n	8002244 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	699b      	ldr	r3, [r3, #24]
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d019      	beq.n	800220a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80021d6:	4b17      	ldr	r3, [pc, #92]	; (8002234 <HAL_RCC_OscConfig+0x274>)
 80021d8:	2201      	movs	r2, #1
 80021da:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80021dc:	f7ff fc32 	bl	8001a44 <HAL_GetTick>
 80021e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80021e2:	e008      	b.n	80021f6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80021e4:	f7ff fc2e 	bl	8001a44 <HAL_GetTick>
 80021e8:	4602      	mov	r2, r0
 80021ea:	693b      	ldr	r3, [r7, #16]
 80021ec:	1ad3      	subs	r3, r2, r3
 80021ee:	2b02      	cmp	r3, #2
 80021f0:	d901      	bls.n	80021f6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80021f2:	2303      	movs	r3, #3
 80021f4:	e160      	b.n	80024b8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80021f6:	4b0d      	ldr	r3, [pc, #52]	; (800222c <HAL_RCC_OscConfig+0x26c>)
 80021f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021fa:	f003 0302 	and.w	r3, r3, #2
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d0f0      	beq.n	80021e4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002202:	2001      	movs	r0, #1
 8002204:	f000 fad4 	bl	80027b0 <RCC_Delay>
 8002208:	e01c      	b.n	8002244 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800220a:	4b0a      	ldr	r3, [pc, #40]	; (8002234 <HAL_RCC_OscConfig+0x274>)
 800220c:	2200      	movs	r2, #0
 800220e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002210:	f7ff fc18 	bl	8001a44 <HAL_GetTick>
 8002214:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002216:	e00f      	b.n	8002238 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002218:	f7ff fc14 	bl	8001a44 <HAL_GetTick>
 800221c:	4602      	mov	r2, r0
 800221e:	693b      	ldr	r3, [r7, #16]
 8002220:	1ad3      	subs	r3, r2, r3
 8002222:	2b02      	cmp	r3, #2
 8002224:	d908      	bls.n	8002238 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002226:	2303      	movs	r3, #3
 8002228:	e146      	b.n	80024b8 <HAL_RCC_OscConfig+0x4f8>
 800222a:	bf00      	nop
 800222c:	40021000 	.word	0x40021000
 8002230:	42420000 	.word	0x42420000
 8002234:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002238:	4b92      	ldr	r3, [pc, #584]	; (8002484 <HAL_RCC_OscConfig+0x4c4>)
 800223a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800223c:	f003 0302 	and.w	r3, r3, #2
 8002240:	2b00      	cmp	r3, #0
 8002242:	d1e9      	bne.n	8002218 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	f003 0304 	and.w	r3, r3, #4
 800224c:	2b00      	cmp	r3, #0
 800224e:	f000 80a6 	beq.w	800239e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002252:	2300      	movs	r3, #0
 8002254:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002256:	4b8b      	ldr	r3, [pc, #556]	; (8002484 <HAL_RCC_OscConfig+0x4c4>)
 8002258:	69db      	ldr	r3, [r3, #28]
 800225a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800225e:	2b00      	cmp	r3, #0
 8002260:	d10d      	bne.n	800227e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002262:	4b88      	ldr	r3, [pc, #544]	; (8002484 <HAL_RCC_OscConfig+0x4c4>)
 8002264:	69db      	ldr	r3, [r3, #28]
 8002266:	4a87      	ldr	r2, [pc, #540]	; (8002484 <HAL_RCC_OscConfig+0x4c4>)
 8002268:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800226c:	61d3      	str	r3, [r2, #28]
 800226e:	4b85      	ldr	r3, [pc, #532]	; (8002484 <HAL_RCC_OscConfig+0x4c4>)
 8002270:	69db      	ldr	r3, [r3, #28]
 8002272:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002276:	60bb      	str	r3, [r7, #8]
 8002278:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800227a:	2301      	movs	r3, #1
 800227c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800227e:	4b82      	ldr	r3, [pc, #520]	; (8002488 <HAL_RCC_OscConfig+0x4c8>)
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002286:	2b00      	cmp	r3, #0
 8002288:	d118      	bne.n	80022bc <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800228a:	4b7f      	ldr	r3, [pc, #508]	; (8002488 <HAL_RCC_OscConfig+0x4c8>)
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	4a7e      	ldr	r2, [pc, #504]	; (8002488 <HAL_RCC_OscConfig+0x4c8>)
 8002290:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002294:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002296:	f7ff fbd5 	bl	8001a44 <HAL_GetTick>
 800229a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800229c:	e008      	b.n	80022b0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800229e:	f7ff fbd1 	bl	8001a44 <HAL_GetTick>
 80022a2:	4602      	mov	r2, r0
 80022a4:	693b      	ldr	r3, [r7, #16]
 80022a6:	1ad3      	subs	r3, r2, r3
 80022a8:	2b64      	cmp	r3, #100	; 0x64
 80022aa:	d901      	bls.n	80022b0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80022ac:	2303      	movs	r3, #3
 80022ae:	e103      	b.n	80024b8 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022b0:	4b75      	ldr	r3, [pc, #468]	; (8002488 <HAL_RCC_OscConfig+0x4c8>)
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d0f0      	beq.n	800229e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	68db      	ldr	r3, [r3, #12]
 80022c0:	2b01      	cmp	r3, #1
 80022c2:	d106      	bne.n	80022d2 <HAL_RCC_OscConfig+0x312>
 80022c4:	4b6f      	ldr	r3, [pc, #444]	; (8002484 <HAL_RCC_OscConfig+0x4c4>)
 80022c6:	6a1b      	ldr	r3, [r3, #32]
 80022c8:	4a6e      	ldr	r2, [pc, #440]	; (8002484 <HAL_RCC_OscConfig+0x4c4>)
 80022ca:	f043 0301 	orr.w	r3, r3, #1
 80022ce:	6213      	str	r3, [r2, #32]
 80022d0:	e02d      	b.n	800232e <HAL_RCC_OscConfig+0x36e>
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	68db      	ldr	r3, [r3, #12]
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d10c      	bne.n	80022f4 <HAL_RCC_OscConfig+0x334>
 80022da:	4b6a      	ldr	r3, [pc, #424]	; (8002484 <HAL_RCC_OscConfig+0x4c4>)
 80022dc:	6a1b      	ldr	r3, [r3, #32]
 80022de:	4a69      	ldr	r2, [pc, #420]	; (8002484 <HAL_RCC_OscConfig+0x4c4>)
 80022e0:	f023 0301 	bic.w	r3, r3, #1
 80022e4:	6213      	str	r3, [r2, #32]
 80022e6:	4b67      	ldr	r3, [pc, #412]	; (8002484 <HAL_RCC_OscConfig+0x4c4>)
 80022e8:	6a1b      	ldr	r3, [r3, #32]
 80022ea:	4a66      	ldr	r2, [pc, #408]	; (8002484 <HAL_RCC_OscConfig+0x4c4>)
 80022ec:	f023 0304 	bic.w	r3, r3, #4
 80022f0:	6213      	str	r3, [r2, #32]
 80022f2:	e01c      	b.n	800232e <HAL_RCC_OscConfig+0x36e>
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	68db      	ldr	r3, [r3, #12]
 80022f8:	2b05      	cmp	r3, #5
 80022fa:	d10c      	bne.n	8002316 <HAL_RCC_OscConfig+0x356>
 80022fc:	4b61      	ldr	r3, [pc, #388]	; (8002484 <HAL_RCC_OscConfig+0x4c4>)
 80022fe:	6a1b      	ldr	r3, [r3, #32]
 8002300:	4a60      	ldr	r2, [pc, #384]	; (8002484 <HAL_RCC_OscConfig+0x4c4>)
 8002302:	f043 0304 	orr.w	r3, r3, #4
 8002306:	6213      	str	r3, [r2, #32]
 8002308:	4b5e      	ldr	r3, [pc, #376]	; (8002484 <HAL_RCC_OscConfig+0x4c4>)
 800230a:	6a1b      	ldr	r3, [r3, #32]
 800230c:	4a5d      	ldr	r2, [pc, #372]	; (8002484 <HAL_RCC_OscConfig+0x4c4>)
 800230e:	f043 0301 	orr.w	r3, r3, #1
 8002312:	6213      	str	r3, [r2, #32]
 8002314:	e00b      	b.n	800232e <HAL_RCC_OscConfig+0x36e>
 8002316:	4b5b      	ldr	r3, [pc, #364]	; (8002484 <HAL_RCC_OscConfig+0x4c4>)
 8002318:	6a1b      	ldr	r3, [r3, #32]
 800231a:	4a5a      	ldr	r2, [pc, #360]	; (8002484 <HAL_RCC_OscConfig+0x4c4>)
 800231c:	f023 0301 	bic.w	r3, r3, #1
 8002320:	6213      	str	r3, [r2, #32]
 8002322:	4b58      	ldr	r3, [pc, #352]	; (8002484 <HAL_RCC_OscConfig+0x4c4>)
 8002324:	6a1b      	ldr	r3, [r3, #32]
 8002326:	4a57      	ldr	r2, [pc, #348]	; (8002484 <HAL_RCC_OscConfig+0x4c4>)
 8002328:	f023 0304 	bic.w	r3, r3, #4
 800232c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	68db      	ldr	r3, [r3, #12]
 8002332:	2b00      	cmp	r3, #0
 8002334:	d015      	beq.n	8002362 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002336:	f7ff fb85 	bl	8001a44 <HAL_GetTick>
 800233a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800233c:	e00a      	b.n	8002354 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800233e:	f7ff fb81 	bl	8001a44 <HAL_GetTick>
 8002342:	4602      	mov	r2, r0
 8002344:	693b      	ldr	r3, [r7, #16]
 8002346:	1ad3      	subs	r3, r2, r3
 8002348:	f241 3288 	movw	r2, #5000	; 0x1388
 800234c:	4293      	cmp	r3, r2
 800234e:	d901      	bls.n	8002354 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002350:	2303      	movs	r3, #3
 8002352:	e0b1      	b.n	80024b8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002354:	4b4b      	ldr	r3, [pc, #300]	; (8002484 <HAL_RCC_OscConfig+0x4c4>)
 8002356:	6a1b      	ldr	r3, [r3, #32]
 8002358:	f003 0302 	and.w	r3, r3, #2
 800235c:	2b00      	cmp	r3, #0
 800235e:	d0ee      	beq.n	800233e <HAL_RCC_OscConfig+0x37e>
 8002360:	e014      	b.n	800238c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002362:	f7ff fb6f 	bl	8001a44 <HAL_GetTick>
 8002366:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002368:	e00a      	b.n	8002380 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800236a:	f7ff fb6b 	bl	8001a44 <HAL_GetTick>
 800236e:	4602      	mov	r2, r0
 8002370:	693b      	ldr	r3, [r7, #16]
 8002372:	1ad3      	subs	r3, r2, r3
 8002374:	f241 3288 	movw	r2, #5000	; 0x1388
 8002378:	4293      	cmp	r3, r2
 800237a:	d901      	bls.n	8002380 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800237c:	2303      	movs	r3, #3
 800237e:	e09b      	b.n	80024b8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002380:	4b40      	ldr	r3, [pc, #256]	; (8002484 <HAL_RCC_OscConfig+0x4c4>)
 8002382:	6a1b      	ldr	r3, [r3, #32]
 8002384:	f003 0302 	and.w	r3, r3, #2
 8002388:	2b00      	cmp	r3, #0
 800238a:	d1ee      	bne.n	800236a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800238c:	7dfb      	ldrb	r3, [r7, #23]
 800238e:	2b01      	cmp	r3, #1
 8002390:	d105      	bne.n	800239e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002392:	4b3c      	ldr	r3, [pc, #240]	; (8002484 <HAL_RCC_OscConfig+0x4c4>)
 8002394:	69db      	ldr	r3, [r3, #28]
 8002396:	4a3b      	ldr	r2, [pc, #236]	; (8002484 <HAL_RCC_OscConfig+0x4c4>)
 8002398:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800239c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	69db      	ldr	r3, [r3, #28]
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	f000 8087 	beq.w	80024b6 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80023a8:	4b36      	ldr	r3, [pc, #216]	; (8002484 <HAL_RCC_OscConfig+0x4c4>)
 80023aa:	685b      	ldr	r3, [r3, #4]
 80023ac:	f003 030c 	and.w	r3, r3, #12
 80023b0:	2b08      	cmp	r3, #8
 80023b2:	d061      	beq.n	8002478 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	69db      	ldr	r3, [r3, #28]
 80023b8:	2b02      	cmp	r3, #2
 80023ba:	d146      	bne.n	800244a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80023bc:	4b33      	ldr	r3, [pc, #204]	; (800248c <HAL_RCC_OscConfig+0x4cc>)
 80023be:	2200      	movs	r2, #0
 80023c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023c2:	f7ff fb3f 	bl	8001a44 <HAL_GetTick>
 80023c6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80023c8:	e008      	b.n	80023dc <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80023ca:	f7ff fb3b 	bl	8001a44 <HAL_GetTick>
 80023ce:	4602      	mov	r2, r0
 80023d0:	693b      	ldr	r3, [r7, #16]
 80023d2:	1ad3      	subs	r3, r2, r3
 80023d4:	2b02      	cmp	r3, #2
 80023d6:	d901      	bls.n	80023dc <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80023d8:	2303      	movs	r3, #3
 80023da:	e06d      	b.n	80024b8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80023dc:	4b29      	ldr	r3, [pc, #164]	; (8002484 <HAL_RCC_OscConfig+0x4c4>)
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d1f0      	bne.n	80023ca <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	6a1b      	ldr	r3, [r3, #32]
 80023ec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80023f0:	d108      	bne.n	8002404 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80023f2:	4b24      	ldr	r3, [pc, #144]	; (8002484 <HAL_RCC_OscConfig+0x4c4>)
 80023f4:	685b      	ldr	r3, [r3, #4]
 80023f6:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	689b      	ldr	r3, [r3, #8]
 80023fe:	4921      	ldr	r1, [pc, #132]	; (8002484 <HAL_RCC_OscConfig+0x4c4>)
 8002400:	4313      	orrs	r3, r2
 8002402:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002404:	4b1f      	ldr	r3, [pc, #124]	; (8002484 <HAL_RCC_OscConfig+0x4c4>)
 8002406:	685b      	ldr	r3, [r3, #4]
 8002408:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	6a19      	ldr	r1, [r3, #32]
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002414:	430b      	orrs	r3, r1
 8002416:	491b      	ldr	r1, [pc, #108]	; (8002484 <HAL_RCC_OscConfig+0x4c4>)
 8002418:	4313      	orrs	r3, r2
 800241a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800241c:	4b1b      	ldr	r3, [pc, #108]	; (800248c <HAL_RCC_OscConfig+0x4cc>)
 800241e:	2201      	movs	r2, #1
 8002420:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002422:	f7ff fb0f 	bl	8001a44 <HAL_GetTick>
 8002426:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002428:	e008      	b.n	800243c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800242a:	f7ff fb0b 	bl	8001a44 <HAL_GetTick>
 800242e:	4602      	mov	r2, r0
 8002430:	693b      	ldr	r3, [r7, #16]
 8002432:	1ad3      	subs	r3, r2, r3
 8002434:	2b02      	cmp	r3, #2
 8002436:	d901      	bls.n	800243c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002438:	2303      	movs	r3, #3
 800243a:	e03d      	b.n	80024b8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800243c:	4b11      	ldr	r3, [pc, #68]	; (8002484 <HAL_RCC_OscConfig+0x4c4>)
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002444:	2b00      	cmp	r3, #0
 8002446:	d0f0      	beq.n	800242a <HAL_RCC_OscConfig+0x46a>
 8002448:	e035      	b.n	80024b6 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800244a:	4b10      	ldr	r3, [pc, #64]	; (800248c <HAL_RCC_OscConfig+0x4cc>)
 800244c:	2200      	movs	r2, #0
 800244e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002450:	f7ff faf8 	bl	8001a44 <HAL_GetTick>
 8002454:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002456:	e008      	b.n	800246a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002458:	f7ff faf4 	bl	8001a44 <HAL_GetTick>
 800245c:	4602      	mov	r2, r0
 800245e:	693b      	ldr	r3, [r7, #16]
 8002460:	1ad3      	subs	r3, r2, r3
 8002462:	2b02      	cmp	r3, #2
 8002464:	d901      	bls.n	800246a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002466:	2303      	movs	r3, #3
 8002468:	e026      	b.n	80024b8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800246a:	4b06      	ldr	r3, [pc, #24]	; (8002484 <HAL_RCC_OscConfig+0x4c4>)
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002472:	2b00      	cmp	r3, #0
 8002474:	d1f0      	bne.n	8002458 <HAL_RCC_OscConfig+0x498>
 8002476:	e01e      	b.n	80024b6 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	69db      	ldr	r3, [r3, #28]
 800247c:	2b01      	cmp	r3, #1
 800247e:	d107      	bne.n	8002490 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002480:	2301      	movs	r3, #1
 8002482:	e019      	b.n	80024b8 <HAL_RCC_OscConfig+0x4f8>
 8002484:	40021000 	.word	0x40021000
 8002488:	40007000 	.word	0x40007000
 800248c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002490:	4b0b      	ldr	r3, [pc, #44]	; (80024c0 <HAL_RCC_OscConfig+0x500>)
 8002492:	685b      	ldr	r3, [r3, #4]
 8002494:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	6a1b      	ldr	r3, [r3, #32]
 80024a0:	429a      	cmp	r2, r3
 80024a2:	d106      	bne.n	80024b2 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80024ae:	429a      	cmp	r2, r3
 80024b0:	d001      	beq.n	80024b6 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80024b2:	2301      	movs	r3, #1
 80024b4:	e000      	b.n	80024b8 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80024b6:	2300      	movs	r3, #0
}
 80024b8:	4618      	mov	r0, r3
 80024ba:	3718      	adds	r7, #24
 80024bc:	46bd      	mov	sp, r7
 80024be:	bd80      	pop	{r7, pc}
 80024c0:	40021000 	.word	0x40021000

080024c4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80024c4:	b580      	push	{r7, lr}
 80024c6:	b084      	sub	sp, #16
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	6078      	str	r0, [r7, #4]
 80024cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d101      	bne.n	80024d8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80024d4:	2301      	movs	r3, #1
 80024d6:	e0d0      	b.n	800267a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80024d8:	4b6a      	ldr	r3, [pc, #424]	; (8002684 <HAL_RCC_ClockConfig+0x1c0>)
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	f003 0307 	and.w	r3, r3, #7
 80024e0:	683a      	ldr	r2, [r7, #0]
 80024e2:	429a      	cmp	r2, r3
 80024e4:	d910      	bls.n	8002508 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80024e6:	4b67      	ldr	r3, [pc, #412]	; (8002684 <HAL_RCC_ClockConfig+0x1c0>)
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	f023 0207 	bic.w	r2, r3, #7
 80024ee:	4965      	ldr	r1, [pc, #404]	; (8002684 <HAL_RCC_ClockConfig+0x1c0>)
 80024f0:	683b      	ldr	r3, [r7, #0]
 80024f2:	4313      	orrs	r3, r2
 80024f4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80024f6:	4b63      	ldr	r3, [pc, #396]	; (8002684 <HAL_RCC_ClockConfig+0x1c0>)
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	f003 0307 	and.w	r3, r3, #7
 80024fe:	683a      	ldr	r2, [r7, #0]
 8002500:	429a      	cmp	r2, r3
 8002502:	d001      	beq.n	8002508 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002504:	2301      	movs	r3, #1
 8002506:	e0b8      	b.n	800267a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	f003 0302 	and.w	r3, r3, #2
 8002510:	2b00      	cmp	r3, #0
 8002512:	d020      	beq.n	8002556 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	f003 0304 	and.w	r3, r3, #4
 800251c:	2b00      	cmp	r3, #0
 800251e:	d005      	beq.n	800252c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002520:	4b59      	ldr	r3, [pc, #356]	; (8002688 <HAL_RCC_ClockConfig+0x1c4>)
 8002522:	685b      	ldr	r3, [r3, #4]
 8002524:	4a58      	ldr	r2, [pc, #352]	; (8002688 <HAL_RCC_ClockConfig+0x1c4>)
 8002526:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800252a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	f003 0308 	and.w	r3, r3, #8
 8002534:	2b00      	cmp	r3, #0
 8002536:	d005      	beq.n	8002544 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002538:	4b53      	ldr	r3, [pc, #332]	; (8002688 <HAL_RCC_ClockConfig+0x1c4>)
 800253a:	685b      	ldr	r3, [r3, #4]
 800253c:	4a52      	ldr	r2, [pc, #328]	; (8002688 <HAL_RCC_ClockConfig+0x1c4>)
 800253e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002542:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002544:	4b50      	ldr	r3, [pc, #320]	; (8002688 <HAL_RCC_ClockConfig+0x1c4>)
 8002546:	685b      	ldr	r3, [r3, #4]
 8002548:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	689b      	ldr	r3, [r3, #8]
 8002550:	494d      	ldr	r1, [pc, #308]	; (8002688 <HAL_RCC_ClockConfig+0x1c4>)
 8002552:	4313      	orrs	r3, r2
 8002554:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	f003 0301 	and.w	r3, r3, #1
 800255e:	2b00      	cmp	r3, #0
 8002560:	d040      	beq.n	80025e4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	685b      	ldr	r3, [r3, #4]
 8002566:	2b01      	cmp	r3, #1
 8002568:	d107      	bne.n	800257a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800256a:	4b47      	ldr	r3, [pc, #284]	; (8002688 <HAL_RCC_ClockConfig+0x1c4>)
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002572:	2b00      	cmp	r3, #0
 8002574:	d115      	bne.n	80025a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002576:	2301      	movs	r3, #1
 8002578:	e07f      	b.n	800267a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	685b      	ldr	r3, [r3, #4]
 800257e:	2b02      	cmp	r3, #2
 8002580:	d107      	bne.n	8002592 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002582:	4b41      	ldr	r3, [pc, #260]	; (8002688 <HAL_RCC_ClockConfig+0x1c4>)
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800258a:	2b00      	cmp	r3, #0
 800258c:	d109      	bne.n	80025a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800258e:	2301      	movs	r3, #1
 8002590:	e073      	b.n	800267a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002592:	4b3d      	ldr	r3, [pc, #244]	; (8002688 <HAL_RCC_ClockConfig+0x1c4>)
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	f003 0302 	and.w	r3, r3, #2
 800259a:	2b00      	cmp	r3, #0
 800259c:	d101      	bne.n	80025a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800259e:	2301      	movs	r3, #1
 80025a0:	e06b      	b.n	800267a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80025a2:	4b39      	ldr	r3, [pc, #228]	; (8002688 <HAL_RCC_ClockConfig+0x1c4>)
 80025a4:	685b      	ldr	r3, [r3, #4]
 80025a6:	f023 0203 	bic.w	r2, r3, #3
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	685b      	ldr	r3, [r3, #4]
 80025ae:	4936      	ldr	r1, [pc, #216]	; (8002688 <HAL_RCC_ClockConfig+0x1c4>)
 80025b0:	4313      	orrs	r3, r2
 80025b2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80025b4:	f7ff fa46 	bl	8001a44 <HAL_GetTick>
 80025b8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80025ba:	e00a      	b.n	80025d2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80025bc:	f7ff fa42 	bl	8001a44 <HAL_GetTick>
 80025c0:	4602      	mov	r2, r0
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	1ad3      	subs	r3, r2, r3
 80025c6:	f241 3288 	movw	r2, #5000	; 0x1388
 80025ca:	4293      	cmp	r3, r2
 80025cc:	d901      	bls.n	80025d2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80025ce:	2303      	movs	r3, #3
 80025d0:	e053      	b.n	800267a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80025d2:	4b2d      	ldr	r3, [pc, #180]	; (8002688 <HAL_RCC_ClockConfig+0x1c4>)
 80025d4:	685b      	ldr	r3, [r3, #4]
 80025d6:	f003 020c 	and.w	r2, r3, #12
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	685b      	ldr	r3, [r3, #4]
 80025de:	009b      	lsls	r3, r3, #2
 80025e0:	429a      	cmp	r2, r3
 80025e2:	d1eb      	bne.n	80025bc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80025e4:	4b27      	ldr	r3, [pc, #156]	; (8002684 <HAL_RCC_ClockConfig+0x1c0>)
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	f003 0307 	and.w	r3, r3, #7
 80025ec:	683a      	ldr	r2, [r7, #0]
 80025ee:	429a      	cmp	r2, r3
 80025f0:	d210      	bcs.n	8002614 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80025f2:	4b24      	ldr	r3, [pc, #144]	; (8002684 <HAL_RCC_ClockConfig+0x1c0>)
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	f023 0207 	bic.w	r2, r3, #7
 80025fa:	4922      	ldr	r1, [pc, #136]	; (8002684 <HAL_RCC_ClockConfig+0x1c0>)
 80025fc:	683b      	ldr	r3, [r7, #0]
 80025fe:	4313      	orrs	r3, r2
 8002600:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002602:	4b20      	ldr	r3, [pc, #128]	; (8002684 <HAL_RCC_ClockConfig+0x1c0>)
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	f003 0307 	and.w	r3, r3, #7
 800260a:	683a      	ldr	r2, [r7, #0]
 800260c:	429a      	cmp	r2, r3
 800260e:	d001      	beq.n	8002614 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002610:	2301      	movs	r3, #1
 8002612:	e032      	b.n	800267a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	f003 0304 	and.w	r3, r3, #4
 800261c:	2b00      	cmp	r3, #0
 800261e:	d008      	beq.n	8002632 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002620:	4b19      	ldr	r3, [pc, #100]	; (8002688 <HAL_RCC_ClockConfig+0x1c4>)
 8002622:	685b      	ldr	r3, [r3, #4]
 8002624:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	68db      	ldr	r3, [r3, #12]
 800262c:	4916      	ldr	r1, [pc, #88]	; (8002688 <HAL_RCC_ClockConfig+0x1c4>)
 800262e:	4313      	orrs	r3, r2
 8002630:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	f003 0308 	and.w	r3, r3, #8
 800263a:	2b00      	cmp	r3, #0
 800263c:	d009      	beq.n	8002652 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800263e:	4b12      	ldr	r3, [pc, #72]	; (8002688 <HAL_RCC_ClockConfig+0x1c4>)
 8002640:	685b      	ldr	r3, [r3, #4]
 8002642:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	691b      	ldr	r3, [r3, #16]
 800264a:	00db      	lsls	r3, r3, #3
 800264c:	490e      	ldr	r1, [pc, #56]	; (8002688 <HAL_RCC_ClockConfig+0x1c4>)
 800264e:	4313      	orrs	r3, r2
 8002650:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002652:	f000 f859 	bl	8002708 <HAL_RCC_GetSysClockFreq>
 8002656:	4602      	mov	r2, r0
 8002658:	4b0b      	ldr	r3, [pc, #44]	; (8002688 <HAL_RCC_ClockConfig+0x1c4>)
 800265a:	685b      	ldr	r3, [r3, #4]
 800265c:	091b      	lsrs	r3, r3, #4
 800265e:	f003 030f 	and.w	r3, r3, #15
 8002662:	490a      	ldr	r1, [pc, #40]	; (800268c <HAL_RCC_ClockConfig+0x1c8>)
 8002664:	5ccb      	ldrb	r3, [r1, r3]
 8002666:	fa22 f303 	lsr.w	r3, r2, r3
 800266a:	4a09      	ldr	r2, [pc, #36]	; (8002690 <HAL_RCC_ClockConfig+0x1cc>)
 800266c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800266e:	4b09      	ldr	r3, [pc, #36]	; (8002694 <HAL_RCC_ClockConfig+0x1d0>)
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	4618      	mov	r0, r3
 8002674:	f7ff f9a4 	bl	80019c0 <HAL_InitTick>

  return HAL_OK;
 8002678:	2300      	movs	r3, #0
}
 800267a:	4618      	mov	r0, r3
 800267c:	3710      	adds	r7, #16
 800267e:	46bd      	mov	sp, r7
 8002680:	bd80      	pop	{r7, pc}
 8002682:	bf00      	nop
 8002684:	40022000 	.word	0x40022000
 8002688:	40021000 	.word	0x40021000
 800268c:	08003800 	.word	0x08003800
 8002690:	20000000 	.word	0x20000000
 8002694:	20000004 	.word	0x20000004

08002698 <HAL_RCC_MCOConfig>:
  *          This parameter can be one of the following values:
  *            @arg @ref RCC_MCODIV_1 no division applied to MCO clock
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 8002698:	b580      	push	{r7, lr}
 800269a:	b08a      	sub	sp, #40	; 0x28
 800269c:	af00      	add	r7, sp, #0
 800269e:	60f8      	str	r0, [r7, #12]
 80026a0:	60b9      	str	r1, [r7, #8]
 80026a2:	607a      	str	r2, [r7, #4]
  GPIO_InitTypeDef gpio = {0U};
 80026a4:	f107 0318 	add.w	r3, r7, #24
 80026a8:	2200      	movs	r2, #0
 80026aa:	601a      	str	r2, [r3, #0]
 80026ac:	605a      	str	r2, [r3, #4]
 80026ae:	609a      	str	r2, [r3, #8]
 80026b0:	60da      	str	r2, [r3, #12]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(RCC_MCOx);
  UNUSED(RCC_MCODiv);

  /* Configure the MCO1 pin in alternate function mode */
  gpio.Mode      = GPIO_MODE_AF_PP;
 80026b2:	2302      	movs	r3, #2
 80026b4:	61fb      	str	r3, [r7, #28]
  gpio.Speed     = GPIO_SPEED_FREQ_HIGH;
 80026b6:	2303      	movs	r3, #3
 80026b8:	627b      	str	r3, [r7, #36]	; 0x24
  gpio.Pull      = GPIO_NOPULL;
 80026ba:	2300      	movs	r3, #0
 80026bc:	623b      	str	r3, [r7, #32]
  gpio.Pin       = MCO1_PIN;
 80026be:	f44f 7380 	mov.w	r3, #256	; 0x100
 80026c2:	61bb      	str	r3, [r7, #24]

  /* MCO1 Clock Enable */
  MCO1_CLK_ENABLE();
 80026c4:	4b0e      	ldr	r3, [pc, #56]	; (8002700 <HAL_RCC_MCOConfig+0x68>)
 80026c6:	699b      	ldr	r3, [r3, #24]
 80026c8:	4a0d      	ldr	r2, [pc, #52]	; (8002700 <HAL_RCC_MCOConfig+0x68>)
 80026ca:	f043 0304 	orr.w	r3, r3, #4
 80026ce:	6193      	str	r3, [r2, #24]
 80026d0:	4b0b      	ldr	r3, [pc, #44]	; (8002700 <HAL_RCC_MCOConfig+0x68>)
 80026d2:	699b      	ldr	r3, [r3, #24]
 80026d4:	f003 0304 	and.w	r3, r3, #4
 80026d8:	617b      	str	r3, [r7, #20]
 80026da:	697b      	ldr	r3, [r7, #20]

  HAL_GPIO_Init(MCO1_GPIO_PORT, &gpio);
 80026dc:	f107 0318 	add.w	r3, r7, #24
 80026e0:	4619      	mov	r1, r3
 80026e2:	4808      	ldr	r0, [pc, #32]	; (8002704 <HAL_RCC_MCOConfig+0x6c>)
 80026e4:	f7ff fac0 	bl	8001c68 <HAL_GPIO_Init>

  /* Configure the MCO clock source */
  __HAL_RCC_MCO1_CONFIG(RCC_MCOSource, RCC_MCODiv);
 80026e8:	4b05      	ldr	r3, [pc, #20]	; (8002700 <HAL_RCC_MCOConfig+0x68>)
 80026ea:	685b      	ldr	r3, [r3, #4]
 80026ec:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 80026f0:	4903      	ldr	r1, [pc, #12]	; (8002700 <HAL_RCC_MCOConfig+0x68>)
 80026f2:	68bb      	ldr	r3, [r7, #8]
 80026f4:	4313      	orrs	r3, r2
 80026f6:	604b      	str	r3, [r1, #4]
}
 80026f8:	bf00      	nop
 80026fa:	3728      	adds	r7, #40	; 0x28
 80026fc:	46bd      	mov	sp, r7
 80026fe:	bd80      	pop	{r7, pc}
 8002700:	40021000 	.word	0x40021000
 8002704:	40010800 	.word	0x40010800

08002708 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002708:	b480      	push	{r7}
 800270a:	b087      	sub	sp, #28
 800270c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800270e:	2300      	movs	r3, #0
 8002710:	60fb      	str	r3, [r7, #12]
 8002712:	2300      	movs	r3, #0
 8002714:	60bb      	str	r3, [r7, #8]
 8002716:	2300      	movs	r3, #0
 8002718:	617b      	str	r3, [r7, #20]
 800271a:	2300      	movs	r3, #0
 800271c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800271e:	2300      	movs	r3, #0
 8002720:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002722:	4b1e      	ldr	r3, [pc, #120]	; (800279c <HAL_RCC_GetSysClockFreq+0x94>)
 8002724:	685b      	ldr	r3, [r3, #4]
 8002726:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	f003 030c 	and.w	r3, r3, #12
 800272e:	2b04      	cmp	r3, #4
 8002730:	d002      	beq.n	8002738 <HAL_RCC_GetSysClockFreq+0x30>
 8002732:	2b08      	cmp	r3, #8
 8002734:	d003      	beq.n	800273e <HAL_RCC_GetSysClockFreq+0x36>
 8002736:	e027      	b.n	8002788 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002738:	4b19      	ldr	r3, [pc, #100]	; (80027a0 <HAL_RCC_GetSysClockFreq+0x98>)
 800273a:	613b      	str	r3, [r7, #16]
      break;
 800273c:	e027      	b.n	800278e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	0c9b      	lsrs	r3, r3, #18
 8002742:	f003 030f 	and.w	r3, r3, #15
 8002746:	4a17      	ldr	r2, [pc, #92]	; (80027a4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002748:	5cd3      	ldrb	r3, [r2, r3]
 800274a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002752:	2b00      	cmp	r3, #0
 8002754:	d010      	beq.n	8002778 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002756:	4b11      	ldr	r3, [pc, #68]	; (800279c <HAL_RCC_GetSysClockFreq+0x94>)
 8002758:	685b      	ldr	r3, [r3, #4]
 800275a:	0c5b      	lsrs	r3, r3, #17
 800275c:	f003 0301 	and.w	r3, r3, #1
 8002760:	4a11      	ldr	r2, [pc, #68]	; (80027a8 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002762:	5cd3      	ldrb	r3, [r2, r3]
 8002764:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	4a0d      	ldr	r2, [pc, #52]	; (80027a0 <HAL_RCC_GetSysClockFreq+0x98>)
 800276a:	fb03 f202 	mul.w	r2, r3, r2
 800276e:	68bb      	ldr	r3, [r7, #8]
 8002770:	fbb2 f3f3 	udiv	r3, r2, r3
 8002774:	617b      	str	r3, [r7, #20]
 8002776:	e004      	b.n	8002782 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	4a0c      	ldr	r2, [pc, #48]	; (80027ac <HAL_RCC_GetSysClockFreq+0xa4>)
 800277c:	fb02 f303 	mul.w	r3, r2, r3
 8002780:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002782:	697b      	ldr	r3, [r7, #20]
 8002784:	613b      	str	r3, [r7, #16]
      break;
 8002786:	e002      	b.n	800278e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002788:	4b05      	ldr	r3, [pc, #20]	; (80027a0 <HAL_RCC_GetSysClockFreq+0x98>)
 800278a:	613b      	str	r3, [r7, #16]
      break;
 800278c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800278e:	693b      	ldr	r3, [r7, #16]
}
 8002790:	4618      	mov	r0, r3
 8002792:	371c      	adds	r7, #28
 8002794:	46bd      	mov	sp, r7
 8002796:	bc80      	pop	{r7}
 8002798:	4770      	bx	lr
 800279a:	bf00      	nop
 800279c:	40021000 	.word	0x40021000
 80027a0:	007a1200 	.word	0x007a1200
 80027a4:	08003810 	.word	0x08003810
 80027a8:	08003820 	.word	0x08003820
 80027ac:	003d0900 	.word	0x003d0900

080027b0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80027b0:	b480      	push	{r7}
 80027b2:	b085      	sub	sp, #20
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80027b8:	4b0a      	ldr	r3, [pc, #40]	; (80027e4 <RCC_Delay+0x34>)
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	4a0a      	ldr	r2, [pc, #40]	; (80027e8 <RCC_Delay+0x38>)
 80027be:	fba2 2303 	umull	r2, r3, r2, r3
 80027c2:	0a5b      	lsrs	r3, r3, #9
 80027c4:	687a      	ldr	r2, [r7, #4]
 80027c6:	fb02 f303 	mul.w	r3, r2, r3
 80027ca:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80027cc:	bf00      	nop
  }
  while (Delay --);
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	1e5a      	subs	r2, r3, #1
 80027d2:	60fa      	str	r2, [r7, #12]
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d1f9      	bne.n	80027cc <RCC_Delay+0x1c>
}
 80027d8:	bf00      	nop
 80027da:	bf00      	nop
 80027dc:	3714      	adds	r7, #20
 80027de:	46bd      	mov	sp, r7
 80027e0:	bc80      	pop	{r7}
 80027e2:	4770      	bx	lr
 80027e4:	20000000 	.word	0x20000000
 80027e8:	10624dd3 	.word	0x10624dd3

080027ec <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80027ec:	b580      	push	{r7, lr}
 80027ee:	b082      	sub	sp, #8
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d101      	bne.n	80027fe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80027fa:	2301      	movs	r3, #1
 80027fc:	e041      	b.n	8002882 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002804:	b2db      	uxtb	r3, r3
 8002806:	2b00      	cmp	r3, #0
 8002808:	d106      	bne.n	8002818 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	2200      	movs	r2, #0
 800280e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002812:	6878      	ldr	r0, [r7, #4]
 8002814:	f7ff f832 	bl	800187c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	2202      	movs	r2, #2
 800281c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681a      	ldr	r2, [r3, #0]
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	3304      	adds	r3, #4
 8002828:	4619      	mov	r1, r3
 800282a:	4610      	mov	r0, r2
 800282c:	f000 faca 	bl	8002dc4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	2201      	movs	r2, #1
 8002834:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	2201      	movs	r2, #1
 800283c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	2201      	movs	r2, #1
 8002844:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	2201      	movs	r2, #1
 800284c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	2201      	movs	r2, #1
 8002854:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	2201      	movs	r2, #1
 800285c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	2201      	movs	r2, #1
 8002864:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	2201      	movs	r2, #1
 800286c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	2201      	movs	r2, #1
 8002874:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	2201      	movs	r2, #1
 800287c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002880:	2300      	movs	r3, #0
}
 8002882:	4618      	mov	r0, r3
 8002884:	3708      	adds	r7, #8
 8002886:	46bd      	mov	sp, r7
 8002888:	bd80      	pop	{r7, pc}

0800288a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800288a:	b580      	push	{r7, lr}
 800288c:	b082      	sub	sp, #8
 800288e:	af00      	add	r7, sp, #0
 8002890:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	2b00      	cmp	r3, #0
 8002896:	d101      	bne.n	800289c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002898:	2301      	movs	r3, #1
 800289a:	e041      	b.n	8002920 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80028a2:	b2db      	uxtb	r3, r3
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d106      	bne.n	80028b6 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	2200      	movs	r2, #0
 80028ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80028b0:	6878      	ldr	r0, [r7, #4]
 80028b2:	f000 f839 	bl	8002928 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	2202      	movs	r2, #2
 80028ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681a      	ldr	r2, [r3, #0]
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	3304      	adds	r3, #4
 80028c6:	4619      	mov	r1, r3
 80028c8:	4610      	mov	r0, r2
 80028ca:	f000 fa7b 	bl	8002dc4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	2201      	movs	r2, #1
 80028d2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	2201      	movs	r2, #1
 80028da:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	2201      	movs	r2, #1
 80028e2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	2201      	movs	r2, #1
 80028ea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	2201      	movs	r2, #1
 80028f2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	2201      	movs	r2, #1
 80028fa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	2201      	movs	r2, #1
 8002902:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	2201      	movs	r2, #1
 800290a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	2201      	movs	r2, #1
 8002912:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	2201      	movs	r2, #1
 800291a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800291e:	2300      	movs	r3, #0
}
 8002920:	4618      	mov	r0, r3
 8002922:	3708      	adds	r7, #8
 8002924:	46bd      	mov	sp, r7
 8002926:	bd80      	pop	{r7, pc}

08002928 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002928:	b480      	push	{r7}
 800292a:	b083      	sub	sp, #12
 800292c:	af00      	add	r7, sp, #0
 800292e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002930:	bf00      	nop
 8002932:	370c      	adds	r7, #12
 8002934:	46bd      	mov	sp, r7
 8002936:	bc80      	pop	{r7}
 8002938:	4770      	bx	lr
	...

0800293c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800293c:	b580      	push	{r7, lr}
 800293e:	b084      	sub	sp, #16
 8002940:	af00      	add	r7, sp, #0
 8002942:	6078      	str	r0, [r7, #4]
 8002944:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002946:	683b      	ldr	r3, [r7, #0]
 8002948:	2b00      	cmp	r3, #0
 800294a:	d109      	bne.n	8002960 <HAL_TIM_PWM_Start+0x24>
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002952:	b2db      	uxtb	r3, r3
 8002954:	2b01      	cmp	r3, #1
 8002956:	bf14      	ite	ne
 8002958:	2301      	movne	r3, #1
 800295a:	2300      	moveq	r3, #0
 800295c:	b2db      	uxtb	r3, r3
 800295e:	e022      	b.n	80029a6 <HAL_TIM_PWM_Start+0x6a>
 8002960:	683b      	ldr	r3, [r7, #0]
 8002962:	2b04      	cmp	r3, #4
 8002964:	d109      	bne.n	800297a <HAL_TIM_PWM_Start+0x3e>
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800296c:	b2db      	uxtb	r3, r3
 800296e:	2b01      	cmp	r3, #1
 8002970:	bf14      	ite	ne
 8002972:	2301      	movne	r3, #1
 8002974:	2300      	moveq	r3, #0
 8002976:	b2db      	uxtb	r3, r3
 8002978:	e015      	b.n	80029a6 <HAL_TIM_PWM_Start+0x6a>
 800297a:	683b      	ldr	r3, [r7, #0]
 800297c:	2b08      	cmp	r3, #8
 800297e:	d109      	bne.n	8002994 <HAL_TIM_PWM_Start+0x58>
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002986:	b2db      	uxtb	r3, r3
 8002988:	2b01      	cmp	r3, #1
 800298a:	bf14      	ite	ne
 800298c:	2301      	movne	r3, #1
 800298e:	2300      	moveq	r3, #0
 8002990:	b2db      	uxtb	r3, r3
 8002992:	e008      	b.n	80029a6 <HAL_TIM_PWM_Start+0x6a>
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800299a:	b2db      	uxtb	r3, r3
 800299c:	2b01      	cmp	r3, #1
 800299e:	bf14      	ite	ne
 80029a0:	2301      	movne	r3, #1
 80029a2:	2300      	moveq	r3, #0
 80029a4:	b2db      	uxtb	r3, r3
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d001      	beq.n	80029ae <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80029aa:	2301      	movs	r3, #1
 80029ac:	e072      	b.n	8002a94 <HAL_TIM_PWM_Start+0x158>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80029ae:	683b      	ldr	r3, [r7, #0]
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d104      	bne.n	80029be <HAL_TIM_PWM_Start+0x82>
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	2202      	movs	r2, #2
 80029b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80029bc:	e013      	b.n	80029e6 <HAL_TIM_PWM_Start+0xaa>
 80029be:	683b      	ldr	r3, [r7, #0]
 80029c0:	2b04      	cmp	r3, #4
 80029c2:	d104      	bne.n	80029ce <HAL_TIM_PWM_Start+0x92>
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	2202      	movs	r2, #2
 80029c8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80029cc:	e00b      	b.n	80029e6 <HAL_TIM_PWM_Start+0xaa>
 80029ce:	683b      	ldr	r3, [r7, #0]
 80029d0:	2b08      	cmp	r3, #8
 80029d2:	d104      	bne.n	80029de <HAL_TIM_PWM_Start+0xa2>
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	2202      	movs	r2, #2
 80029d8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80029dc:	e003      	b.n	80029e6 <HAL_TIM_PWM_Start+0xaa>
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	2202      	movs	r2, #2
 80029e2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	2201      	movs	r2, #1
 80029ec:	6839      	ldr	r1, [r7, #0]
 80029ee:	4618      	mov	r0, r3
 80029f0:	f000 fca4 	bl	800333c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	4a28      	ldr	r2, [pc, #160]	; (8002a9c <HAL_TIM_PWM_Start+0x160>)
 80029fa:	4293      	cmp	r3, r2
 80029fc:	d004      	beq.n	8002a08 <HAL_TIM_PWM_Start+0xcc>
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	4a27      	ldr	r2, [pc, #156]	; (8002aa0 <HAL_TIM_PWM_Start+0x164>)
 8002a04:	4293      	cmp	r3, r2
 8002a06:	d101      	bne.n	8002a0c <HAL_TIM_PWM_Start+0xd0>
 8002a08:	2301      	movs	r3, #1
 8002a0a:	e000      	b.n	8002a0e <HAL_TIM_PWM_Start+0xd2>
 8002a0c:	2300      	movs	r3, #0
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d007      	beq.n	8002a22 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002a20:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	4a1d      	ldr	r2, [pc, #116]	; (8002a9c <HAL_TIM_PWM_Start+0x160>)
 8002a28:	4293      	cmp	r3, r2
 8002a2a:	d018      	beq.n	8002a5e <HAL_TIM_PWM_Start+0x122>
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	4a1b      	ldr	r2, [pc, #108]	; (8002aa0 <HAL_TIM_PWM_Start+0x164>)
 8002a32:	4293      	cmp	r3, r2
 8002a34:	d013      	beq.n	8002a5e <HAL_TIM_PWM_Start+0x122>
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002a3e:	d00e      	beq.n	8002a5e <HAL_TIM_PWM_Start+0x122>
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	4a17      	ldr	r2, [pc, #92]	; (8002aa4 <HAL_TIM_PWM_Start+0x168>)
 8002a46:	4293      	cmp	r3, r2
 8002a48:	d009      	beq.n	8002a5e <HAL_TIM_PWM_Start+0x122>
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	4a16      	ldr	r2, [pc, #88]	; (8002aa8 <HAL_TIM_PWM_Start+0x16c>)
 8002a50:	4293      	cmp	r3, r2
 8002a52:	d004      	beq.n	8002a5e <HAL_TIM_PWM_Start+0x122>
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	4a14      	ldr	r2, [pc, #80]	; (8002aac <HAL_TIM_PWM_Start+0x170>)
 8002a5a:	4293      	cmp	r3, r2
 8002a5c:	d111      	bne.n	8002a82 <HAL_TIM_PWM_Start+0x146>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	689b      	ldr	r3, [r3, #8]
 8002a64:	f003 0307 	and.w	r3, r3, #7
 8002a68:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	2b06      	cmp	r3, #6
 8002a6e:	d010      	beq.n	8002a92 <HAL_TIM_PWM_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	681a      	ldr	r2, [r3, #0]
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	f042 0201 	orr.w	r2, r2, #1
 8002a7e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002a80:	e007      	b.n	8002a92 <HAL_TIM_PWM_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	681a      	ldr	r2, [r3, #0]
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	f042 0201 	orr.w	r2, r2, #1
 8002a90:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002a92:	2300      	movs	r3, #0
}
 8002a94:	4618      	mov	r0, r3
 8002a96:	3710      	adds	r7, #16
 8002a98:	46bd      	mov	sp, r7
 8002a9a:	bd80      	pop	{r7, pc}
 8002a9c:	40012c00 	.word	0x40012c00
 8002aa0:	40013400 	.word	0x40013400
 8002aa4:	40000400 	.word	0x40000400
 8002aa8:	40000800 	.word	0x40000800
 8002aac:	40000c00 	.word	0x40000c00

08002ab0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002ab0:	b580      	push	{r7, lr}
 8002ab2:	b086      	sub	sp, #24
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	60f8      	str	r0, [r7, #12]
 8002ab8:	60b9      	str	r1, [r7, #8]
 8002aba:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002abc:	2300      	movs	r3, #0
 8002abe:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002ac6:	2b01      	cmp	r3, #1
 8002ac8:	d101      	bne.n	8002ace <HAL_TIM_PWM_ConfigChannel+0x1e>
 8002aca:	2302      	movs	r3, #2
 8002acc:	e0ae      	b.n	8002c2c <HAL_TIM_PWM_ConfigChannel+0x17c>
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	2201      	movs	r2, #1
 8002ad2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	2b0c      	cmp	r3, #12
 8002ada:	f200 809f 	bhi.w	8002c1c <HAL_TIM_PWM_ConfigChannel+0x16c>
 8002ade:	a201      	add	r2, pc, #4	; (adr r2, 8002ae4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8002ae0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ae4:	08002b19 	.word	0x08002b19
 8002ae8:	08002c1d 	.word	0x08002c1d
 8002aec:	08002c1d 	.word	0x08002c1d
 8002af0:	08002c1d 	.word	0x08002c1d
 8002af4:	08002b59 	.word	0x08002b59
 8002af8:	08002c1d 	.word	0x08002c1d
 8002afc:	08002c1d 	.word	0x08002c1d
 8002b00:	08002c1d 	.word	0x08002c1d
 8002b04:	08002b9b 	.word	0x08002b9b
 8002b08:	08002c1d 	.word	0x08002c1d
 8002b0c:	08002c1d 	.word	0x08002c1d
 8002b10:	08002c1d 	.word	0x08002c1d
 8002b14:	08002bdb 	.word	0x08002bdb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	68b9      	ldr	r1, [r7, #8]
 8002b1e:	4618      	mov	r0, r3
 8002b20:	f000 f9ca 	bl	8002eb8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	699a      	ldr	r2, [r3, #24]
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	f042 0208 	orr.w	r2, r2, #8
 8002b32:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	699a      	ldr	r2, [r3, #24]
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	f022 0204 	bic.w	r2, r2, #4
 8002b42:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	6999      	ldr	r1, [r3, #24]
 8002b4a:	68bb      	ldr	r3, [r7, #8]
 8002b4c:	691a      	ldr	r2, [r3, #16]
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	430a      	orrs	r2, r1
 8002b54:	619a      	str	r2, [r3, #24]
      break;
 8002b56:	e064      	b.n	8002c22 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	68b9      	ldr	r1, [r7, #8]
 8002b5e:	4618      	mov	r0, r3
 8002b60:	f000 fa1a 	bl	8002f98 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	699a      	ldr	r2, [r3, #24]
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002b72:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	699a      	ldr	r2, [r3, #24]
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002b82:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	6999      	ldr	r1, [r3, #24]
 8002b8a:	68bb      	ldr	r3, [r7, #8]
 8002b8c:	691b      	ldr	r3, [r3, #16]
 8002b8e:	021a      	lsls	r2, r3, #8
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	430a      	orrs	r2, r1
 8002b96:	619a      	str	r2, [r3, #24]
      break;
 8002b98:	e043      	b.n	8002c22 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	68b9      	ldr	r1, [r7, #8]
 8002ba0:	4618      	mov	r0, r3
 8002ba2:	f000 fa6d 	bl	8003080 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	69da      	ldr	r2, [r3, #28]
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	f042 0208 	orr.w	r2, r2, #8
 8002bb4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	69da      	ldr	r2, [r3, #28]
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	f022 0204 	bic.w	r2, r2, #4
 8002bc4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	69d9      	ldr	r1, [r3, #28]
 8002bcc:	68bb      	ldr	r3, [r7, #8]
 8002bce:	691a      	ldr	r2, [r3, #16]
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	430a      	orrs	r2, r1
 8002bd6:	61da      	str	r2, [r3, #28]
      break;
 8002bd8:	e023      	b.n	8002c22 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	68b9      	ldr	r1, [r7, #8]
 8002be0:	4618      	mov	r0, r3
 8002be2:	f000 fac1 	bl	8003168 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	69da      	ldr	r2, [r3, #28]
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002bf4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	69da      	ldr	r2, [r3, #28]
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002c04:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	69d9      	ldr	r1, [r3, #28]
 8002c0c:	68bb      	ldr	r3, [r7, #8]
 8002c0e:	691b      	ldr	r3, [r3, #16]
 8002c10:	021a      	lsls	r2, r3, #8
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	430a      	orrs	r2, r1
 8002c18:	61da      	str	r2, [r3, #28]
      break;
 8002c1a:	e002      	b.n	8002c22 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8002c1c:	2301      	movs	r3, #1
 8002c1e:	75fb      	strb	r3, [r7, #23]
      break;
 8002c20:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	2200      	movs	r2, #0
 8002c26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002c2a:	7dfb      	ldrb	r3, [r7, #23]
}
 8002c2c:	4618      	mov	r0, r3
 8002c2e:	3718      	adds	r7, #24
 8002c30:	46bd      	mov	sp, r7
 8002c32:	bd80      	pop	{r7, pc}

08002c34 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002c34:	b580      	push	{r7, lr}
 8002c36:	b084      	sub	sp, #16
 8002c38:	af00      	add	r7, sp, #0
 8002c3a:	6078      	str	r0, [r7, #4]
 8002c3c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002c3e:	2300      	movs	r3, #0
 8002c40:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002c48:	2b01      	cmp	r3, #1
 8002c4a:	d101      	bne.n	8002c50 <HAL_TIM_ConfigClockSource+0x1c>
 8002c4c:	2302      	movs	r3, #2
 8002c4e:	e0b4      	b.n	8002dba <HAL_TIM_ConfigClockSource+0x186>
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	2201      	movs	r2, #1
 8002c54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	2202      	movs	r2, #2
 8002c5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	689b      	ldr	r3, [r3, #8]
 8002c66:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002c68:	68bb      	ldr	r3, [r7, #8]
 8002c6a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002c6e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002c70:	68bb      	ldr	r3, [r7, #8]
 8002c72:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002c76:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	68ba      	ldr	r2, [r7, #8]
 8002c7e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002c80:	683b      	ldr	r3, [r7, #0]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002c88:	d03e      	beq.n	8002d08 <HAL_TIM_ConfigClockSource+0xd4>
 8002c8a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002c8e:	f200 8087 	bhi.w	8002da0 <HAL_TIM_ConfigClockSource+0x16c>
 8002c92:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002c96:	f000 8086 	beq.w	8002da6 <HAL_TIM_ConfigClockSource+0x172>
 8002c9a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002c9e:	d87f      	bhi.n	8002da0 <HAL_TIM_ConfigClockSource+0x16c>
 8002ca0:	2b70      	cmp	r3, #112	; 0x70
 8002ca2:	d01a      	beq.n	8002cda <HAL_TIM_ConfigClockSource+0xa6>
 8002ca4:	2b70      	cmp	r3, #112	; 0x70
 8002ca6:	d87b      	bhi.n	8002da0 <HAL_TIM_ConfigClockSource+0x16c>
 8002ca8:	2b60      	cmp	r3, #96	; 0x60
 8002caa:	d050      	beq.n	8002d4e <HAL_TIM_ConfigClockSource+0x11a>
 8002cac:	2b60      	cmp	r3, #96	; 0x60
 8002cae:	d877      	bhi.n	8002da0 <HAL_TIM_ConfigClockSource+0x16c>
 8002cb0:	2b50      	cmp	r3, #80	; 0x50
 8002cb2:	d03c      	beq.n	8002d2e <HAL_TIM_ConfigClockSource+0xfa>
 8002cb4:	2b50      	cmp	r3, #80	; 0x50
 8002cb6:	d873      	bhi.n	8002da0 <HAL_TIM_ConfigClockSource+0x16c>
 8002cb8:	2b40      	cmp	r3, #64	; 0x40
 8002cba:	d058      	beq.n	8002d6e <HAL_TIM_ConfigClockSource+0x13a>
 8002cbc:	2b40      	cmp	r3, #64	; 0x40
 8002cbe:	d86f      	bhi.n	8002da0 <HAL_TIM_ConfigClockSource+0x16c>
 8002cc0:	2b30      	cmp	r3, #48	; 0x30
 8002cc2:	d064      	beq.n	8002d8e <HAL_TIM_ConfigClockSource+0x15a>
 8002cc4:	2b30      	cmp	r3, #48	; 0x30
 8002cc6:	d86b      	bhi.n	8002da0 <HAL_TIM_ConfigClockSource+0x16c>
 8002cc8:	2b20      	cmp	r3, #32
 8002cca:	d060      	beq.n	8002d8e <HAL_TIM_ConfigClockSource+0x15a>
 8002ccc:	2b20      	cmp	r3, #32
 8002cce:	d867      	bhi.n	8002da0 <HAL_TIM_ConfigClockSource+0x16c>
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d05c      	beq.n	8002d8e <HAL_TIM_ConfigClockSource+0x15a>
 8002cd4:	2b10      	cmp	r3, #16
 8002cd6:	d05a      	beq.n	8002d8e <HAL_TIM_ConfigClockSource+0x15a>
 8002cd8:	e062      	b.n	8002da0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	6818      	ldr	r0, [r3, #0]
 8002cde:	683b      	ldr	r3, [r7, #0]
 8002ce0:	6899      	ldr	r1, [r3, #8]
 8002ce2:	683b      	ldr	r3, [r7, #0]
 8002ce4:	685a      	ldr	r2, [r3, #4]
 8002ce6:	683b      	ldr	r3, [r7, #0]
 8002ce8:	68db      	ldr	r3, [r3, #12]
 8002cea:	f000 fb08 	bl	80032fe <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	689b      	ldr	r3, [r3, #8]
 8002cf4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002cf6:	68bb      	ldr	r3, [r7, #8]
 8002cf8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002cfc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	68ba      	ldr	r2, [r7, #8]
 8002d04:	609a      	str	r2, [r3, #8]
      break;
 8002d06:	e04f      	b.n	8002da8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	6818      	ldr	r0, [r3, #0]
 8002d0c:	683b      	ldr	r3, [r7, #0]
 8002d0e:	6899      	ldr	r1, [r3, #8]
 8002d10:	683b      	ldr	r3, [r7, #0]
 8002d12:	685a      	ldr	r2, [r3, #4]
 8002d14:	683b      	ldr	r3, [r7, #0]
 8002d16:	68db      	ldr	r3, [r3, #12]
 8002d18:	f000 faf1 	bl	80032fe <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	689a      	ldr	r2, [r3, #8]
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002d2a:	609a      	str	r2, [r3, #8]
      break;
 8002d2c:	e03c      	b.n	8002da8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	6818      	ldr	r0, [r3, #0]
 8002d32:	683b      	ldr	r3, [r7, #0]
 8002d34:	6859      	ldr	r1, [r3, #4]
 8002d36:	683b      	ldr	r3, [r7, #0]
 8002d38:	68db      	ldr	r3, [r3, #12]
 8002d3a:	461a      	mov	r2, r3
 8002d3c:	f000 fa68 	bl	8003210 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	2150      	movs	r1, #80	; 0x50
 8002d46:	4618      	mov	r0, r3
 8002d48:	f000 fabf 	bl	80032ca <TIM_ITRx_SetConfig>
      break;
 8002d4c:	e02c      	b.n	8002da8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	6818      	ldr	r0, [r3, #0]
 8002d52:	683b      	ldr	r3, [r7, #0]
 8002d54:	6859      	ldr	r1, [r3, #4]
 8002d56:	683b      	ldr	r3, [r7, #0]
 8002d58:	68db      	ldr	r3, [r3, #12]
 8002d5a:	461a      	mov	r2, r3
 8002d5c:	f000 fa86 	bl	800326c <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	2160      	movs	r1, #96	; 0x60
 8002d66:	4618      	mov	r0, r3
 8002d68:	f000 faaf 	bl	80032ca <TIM_ITRx_SetConfig>
      break;
 8002d6c:	e01c      	b.n	8002da8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	6818      	ldr	r0, [r3, #0]
 8002d72:	683b      	ldr	r3, [r7, #0]
 8002d74:	6859      	ldr	r1, [r3, #4]
 8002d76:	683b      	ldr	r3, [r7, #0]
 8002d78:	68db      	ldr	r3, [r3, #12]
 8002d7a:	461a      	mov	r2, r3
 8002d7c:	f000 fa48 	bl	8003210 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	2140      	movs	r1, #64	; 0x40
 8002d86:	4618      	mov	r0, r3
 8002d88:	f000 fa9f 	bl	80032ca <TIM_ITRx_SetConfig>
      break;
 8002d8c:	e00c      	b.n	8002da8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681a      	ldr	r2, [r3, #0]
 8002d92:	683b      	ldr	r3, [r7, #0]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	4619      	mov	r1, r3
 8002d98:	4610      	mov	r0, r2
 8002d9a:	f000 fa96 	bl	80032ca <TIM_ITRx_SetConfig>
      break;
 8002d9e:	e003      	b.n	8002da8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002da0:	2301      	movs	r3, #1
 8002da2:	73fb      	strb	r3, [r7, #15]
      break;
 8002da4:	e000      	b.n	8002da8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002da6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	2201      	movs	r2, #1
 8002dac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	2200      	movs	r2, #0
 8002db4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002db8:	7bfb      	ldrb	r3, [r7, #15]
}
 8002dba:	4618      	mov	r0, r3
 8002dbc:	3710      	adds	r7, #16
 8002dbe:	46bd      	mov	sp, r7
 8002dc0:	bd80      	pop	{r7, pc}
	...

08002dc4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002dc4:	b480      	push	{r7}
 8002dc6:	b085      	sub	sp, #20
 8002dc8:	af00      	add	r7, sp, #0
 8002dca:	6078      	str	r0, [r7, #4]
 8002dcc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	4a33      	ldr	r2, [pc, #204]	; (8002ea4 <TIM_Base_SetConfig+0xe0>)
 8002dd8:	4293      	cmp	r3, r2
 8002dda:	d013      	beq.n	8002e04 <TIM_Base_SetConfig+0x40>
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	4a32      	ldr	r2, [pc, #200]	; (8002ea8 <TIM_Base_SetConfig+0xe4>)
 8002de0:	4293      	cmp	r3, r2
 8002de2:	d00f      	beq.n	8002e04 <TIM_Base_SetConfig+0x40>
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002dea:	d00b      	beq.n	8002e04 <TIM_Base_SetConfig+0x40>
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	4a2f      	ldr	r2, [pc, #188]	; (8002eac <TIM_Base_SetConfig+0xe8>)
 8002df0:	4293      	cmp	r3, r2
 8002df2:	d007      	beq.n	8002e04 <TIM_Base_SetConfig+0x40>
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	4a2e      	ldr	r2, [pc, #184]	; (8002eb0 <TIM_Base_SetConfig+0xec>)
 8002df8:	4293      	cmp	r3, r2
 8002dfa:	d003      	beq.n	8002e04 <TIM_Base_SetConfig+0x40>
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	4a2d      	ldr	r2, [pc, #180]	; (8002eb4 <TIM_Base_SetConfig+0xf0>)
 8002e00:	4293      	cmp	r3, r2
 8002e02:	d108      	bne.n	8002e16 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002e0a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002e0c:	683b      	ldr	r3, [r7, #0]
 8002e0e:	685b      	ldr	r3, [r3, #4]
 8002e10:	68fa      	ldr	r2, [r7, #12]
 8002e12:	4313      	orrs	r3, r2
 8002e14:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	4a22      	ldr	r2, [pc, #136]	; (8002ea4 <TIM_Base_SetConfig+0xe0>)
 8002e1a:	4293      	cmp	r3, r2
 8002e1c:	d013      	beq.n	8002e46 <TIM_Base_SetConfig+0x82>
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	4a21      	ldr	r2, [pc, #132]	; (8002ea8 <TIM_Base_SetConfig+0xe4>)
 8002e22:	4293      	cmp	r3, r2
 8002e24:	d00f      	beq.n	8002e46 <TIM_Base_SetConfig+0x82>
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002e2c:	d00b      	beq.n	8002e46 <TIM_Base_SetConfig+0x82>
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	4a1e      	ldr	r2, [pc, #120]	; (8002eac <TIM_Base_SetConfig+0xe8>)
 8002e32:	4293      	cmp	r3, r2
 8002e34:	d007      	beq.n	8002e46 <TIM_Base_SetConfig+0x82>
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	4a1d      	ldr	r2, [pc, #116]	; (8002eb0 <TIM_Base_SetConfig+0xec>)
 8002e3a:	4293      	cmp	r3, r2
 8002e3c:	d003      	beq.n	8002e46 <TIM_Base_SetConfig+0x82>
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	4a1c      	ldr	r2, [pc, #112]	; (8002eb4 <TIM_Base_SetConfig+0xf0>)
 8002e42:	4293      	cmp	r3, r2
 8002e44:	d108      	bne.n	8002e58 <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002e4c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002e4e:	683b      	ldr	r3, [r7, #0]
 8002e50:	68db      	ldr	r3, [r3, #12]
 8002e52:	68fa      	ldr	r2, [r7, #12]
 8002e54:	4313      	orrs	r3, r2
 8002e56:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002e5e:	683b      	ldr	r3, [r7, #0]
 8002e60:	695b      	ldr	r3, [r3, #20]
 8002e62:	4313      	orrs	r3, r2
 8002e64:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	68fa      	ldr	r2, [r7, #12]
 8002e6a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002e6c:	683b      	ldr	r3, [r7, #0]
 8002e6e:	689a      	ldr	r2, [r3, #8]
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002e74:	683b      	ldr	r3, [r7, #0]
 8002e76:	681a      	ldr	r2, [r3, #0]
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	4a09      	ldr	r2, [pc, #36]	; (8002ea4 <TIM_Base_SetConfig+0xe0>)
 8002e80:	4293      	cmp	r3, r2
 8002e82:	d003      	beq.n	8002e8c <TIM_Base_SetConfig+0xc8>
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	4a08      	ldr	r2, [pc, #32]	; (8002ea8 <TIM_Base_SetConfig+0xe4>)
 8002e88:	4293      	cmp	r3, r2
 8002e8a:	d103      	bne.n	8002e94 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002e8c:	683b      	ldr	r3, [r7, #0]
 8002e8e:	691a      	ldr	r2, [r3, #16]
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	2201      	movs	r2, #1
 8002e98:	615a      	str	r2, [r3, #20]
}
 8002e9a:	bf00      	nop
 8002e9c:	3714      	adds	r7, #20
 8002e9e:	46bd      	mov	sp, r7
 8002ea0:	bc80      	pop	{r7}
 8002ea2:	4770      	bx	lr
 8002ea4:	40012c00 	.word	0x40012c00
 8002ea8:	40013400 	.word	0x40013400
 8002eac:	40000400 	.word	0x40000400
 8002eb0:	40000800 	.word	0x40000800
 8002eb4:	40000c00 	.word	0x40000c00

08002eb8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002eb8:	b480      	push	{r7}
 8002eba:	b087      	sub	sp, #28
 8002ebc:	af00      	add	r7, sp, #0
 8002ebe:	6078      	str	r0, [r7, #4]
 8002ec0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	6a1b      	ldr	r3, [r3, #32]
 8002ec6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	6a1b      	ldr	r3, [r3, #32]
 8002ecc:	f023 0201 	bic.w	r2, r3, #1
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	685b      	ldr	r3, [r3, #4]
 8002ed8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	699b      	ldr	r3, [r3, #24]
 8002ede:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002ee6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	f023 0303 	bic.w	r3, r3, #3
 8002eee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002ef0:	683b      	ldr	r3, [r7, #0]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	68fa      	ldr	r2, [r7, #12]
 8002ef6:	4313      	orrs	r3, r2
 8002ef8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002efa:	697b      	ldr	r3, [r7, #20]
 8002efc:	f023 0302 	bic.w	r3, r3, #2
 8002f00:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002f02:	683b      	ldr	r3, [r7, #0]
 8002f04:	689b      	ldr	r3, [r3, #8]
 8002f06:	697a      	ldr	r2, [r7, #20]
 8002f08:	4313      	orrs	r3, r2
 8002f0a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	4a20      	ldr	r2, [pc, #128]	; (8002f90 <TIM_OC1_SetConfig+0xd8>)
 8002f10:	4293      	cmp	r3, r2
 8002f12:	d003      	beq.n	8002f1c <TIM_OC1_SetConfig+0x64>
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	4a1f      	ldr	r2, [pc, #124]	; (8002f94 <TIM_OC1_SetConfig+0xdc>)
 8002f18:	4293      	cmp	r3, r2
 8002f1a:	d10c      	bne.n	8002f36 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002f1c:	697b      	ldr	r3, [r7, #20]
 8002f1e:	f023 0308 	bic.w	r3, r3, #8
 8002f22:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002f24:	683b      	ldr	r3, [r7, #0]
 8002f26:	68db      	ldr	r3, [r3, #12]
 8002f28:	697a      	ldr	r2, [r7, #20]
 8002f2a:	4313      	orrs	r3, r2
 8002f2c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002f2e:	697b      	ldr	r3, [r7, #20]
 8002f30:	f023 0304 	bic.w	r3, r3, #4
 8002f34:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	4a15      	ldr	r2, [pc, #84]	; (8002f90 <TIM_OC1_SetConfig+0xd8>)
 8002f3a:	4293      	cmp	r3, r2
 8002f3c:	d003      	beq.n	8002f46 <TIM_OC1_SetConfig+0x8e>
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	4a14      	ldr	r2, [pc, #80]	; (8002f94 <TIM_OC1_SetConfig+0xdc>)
 8002f42:	4293      	cmp	r3, r2
 8002f44:	d111      	bne.n	8002f6a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8002f46:	693b      	ldr	r3, [r7, #16]
 8002f48:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002f4c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002f4e:	693b      	ldr	r3, [r7, #16]
 8002f50:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002f54:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002f56:	683b      	ldr	r3, [r7, #0]
 8002f58:	695b      	ldr	r3, [r3, #20]
 8002f5a:	693a      	ldr	r2, [r7, #16]
 8002f5c:	4313      	orrs	r3, r2
 8002f5e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002f60:	683b      	ldr	r3, [r7, #0]
 8002f62:	699b      	ldr	r3, [r3, #24]
 8002f64:	693a      	ldr	r2, [r7, #16]
 8002f66:	4313      	orrs	r3, r2
 8002f68:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	693a      	ldr	r2, [r7, #16]
 8002f6e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	68fa      	ldr	r2, [r7, #12]
 8002f74:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002f76:	683b      	ldr	r3, [r7, #0]
 8002f78:	685a      	ldr	r2, [r3, #4]
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	697a      	ldr	r2, [r7, #20]
 8002f82:	621a      	str	r2, [r3, #32]
}
 8002f84:	bf00      	nop
 8002f86:	371c      	adds	r7, #28
 8002f88:	46bd      	mov	sp, r7
 8002f8a:	bc80      	pop	{r7}
 8002f8c:	4770      	bx	lr
 8002f8e:	bf00      	nop
 8002f90:	40012c00 	.word	0x40012c00
 8002f94:	40013400 	.word	0x40013400

08002f98 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002f98:	b480      	push	{r7}
 8002f9a:	b087      	sub	sp, #28
 8002f9c:	af00      	add	r7, sp, #0
 8002f9e:	6078      	str	r0, [r7, #4]
 8002fa0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	6a1b      	ldr	r3, [r3, #32]
 8002fa6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	6a1b      	ldr	r3, [r3, #32]
 8002fac:	f023 0210 	bic.w	r2, r3, #16
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	685b      	ldr	r3, [r3, #4]
 8002fb8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	699b      	ldr	r3, [r3, #24]
 8002fbe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002fc6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002fce:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002fd0:	683b      	ldr	r3, [r7, #0]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	021b      	lsls	r3, r3, #8
 8002fd6:	68fa      	ldr	r2, [r7, #12]
 8002fd8:	4313      	orrs	r3, r2
 8002fda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002fdc:	697b      	ldr	r3, [r7, #20]
 8002fde:	f023 0320 	bic.w	r3, r3, #32
 8002fe2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002fe4:	683b      	ldr	r3, [r7, #0]
 8002fe6:	689b      	ldr	r3, [r3, #8]
 8002fe8:	011b      	lsls	r3, r3, #4
 8002fea:	697a      	ldr	r2, [r7, #20]
 8002fec:	4313      	orrs	r3, r2
 8002fee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	4a21      	ldr	r2, [pc, #132]	; (8003078 <TIM_OC2_SetConfig+0xe0>)
 8002ff4:	4293      	cmp	r3, r2
 8002ff6:	d003      	beq.n	8003000 <TIM_OC2_SetConfig+0x68>
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	4a20      	ldr	r2, [pc, #128]	; (800307c <TIM_OC2_SetConfig+0xe4>)
 8002ffc:	4293      	cmp	r3, r2
 8002ffe:	d10d      	bne.n	800301c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003000:	697b      	ldr	r3, [r7, #20]
 8003002:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003006:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003008:	683b      	ldr	r3, [r7, #0]
 800300a:	68db      	ldr	r3, [r3, #12]
 800300c:	011b      	lsls	r3, r3, #4
 800300e:	697a      	ldr	r2, [r7, #20]
 8003010:	4313      	orrs	r3, r2
 8003012:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003014:	697b      	ldr	r3, [r7, #20]
 8003016:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800301a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	4a16      	ldr	r2, [pc, #88]	; (8003078 <TIM_OC2_SetConfig+0xe0>)
 8003020:	4293      	cmp	r3, r2
 8003022:	d003      	beq.n	800302c <TIM_OC2_SetConfig+0x94>
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	4a15      	ldr	r2, [pc, #84]	; (800307c <TIM_OC2_SetConfig+0xe4>)
 8003028:	4293      	cmp	r3, r2
 800302a:	d113      	bne.n	8003054 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800302c:	693b      	ldr	r3, [r7, #16]
 800302e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003032:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003034:	693b      	ldr	r3, [r7, #16]
 8003036:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800303a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800303c:	683b      	ldr	r3, [r7, #0]
 800303e:	695b      	ldr	r3, [r3, #20]
 8003040:	009b      	lsls	r3, r3, #2
 8003042:	693a      	ldr	r2, [r7, #16]
 8003044:	4313      	orrs	r3, r2
 8003046:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003048:	683b      	ldr	r3, [r7, #0]
 800304a:	699b      	ldr	r3, [r3, #24]
 800304c:	009b      	lsls	r3, r3, #2
 800304e:	693a      	ldr	r2, [r7, #16]
 8003050:	4313      	orrs	r3, r2
 8003052:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	693a      	ldr	r2, [r7, #16]
 8003058:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	68fa      	ldr	r2, [r7, #12]
 800305e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003060:	683b      	ldr	r3, [r7, #0]
 8003062:	685a      	ldr	r2, [r3, #4]
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	697a      	ldr	r2, [r7, #20]
 800306c:	621a      	str	r2, [r3, #32]
}
 800306e:	bf00      	nop
 8003070:	371c      	adds	r7, #28
 8003072:	46bd      	mov	sp, r7
 8003074:	bc80      	pop	{r7}
 8003076:	4770      	bx	lr
 8003078:	40012c00 	.word	0x40012c00
 800307c:	40013400 	.word	0x40013400

08003080 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003080:	b480      	push	{r7}
 8003082:	b087      	sub	sp, #28
 8003084:	af00      	add	r7, sp, #0
 8003086:	6078      	str	r0, [r7, #4]
 8003088:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	6a1b      	ldr	r3, [r3, #32]
 800308e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	6a1b      	ldr	r3, [r3, #32]
 8003094:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	685b      	ldr	r3, [r3, #4]
 80030a0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	69db      	ldr	r3, [r3, #28]
 80030a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80030ae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	f023 0303 	bic.w	r3, r3, #3
 80030b6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80030b8:	683b      	ldr	r3, [r7, #0]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	68fa      	ldr	r2, [r7, #12]
 80030be:	4313      	orrs	r3, r2
 80030c0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80030c2:	697b      	ldr	r3, [r7, #20]
 80030c4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80030c8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80030ca:	683b      	ldr	r3, [r7, #0]
 80030cc:	689b      	ldr	r3, [r3, #8]
 80030ce:	021b      	lsls	r3, r3, #8
 80030d0:	697a      	ldr	r2, [r7, #20]
 80030d2:	4313      	orrs	r3, r2
 80030d4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	4a21      	ldr	r2, [pc, #132]	; (8003160 <TIM_OC3_SetConfig+0xe0>)
 80030da:	4293      	cmp	r3, r2
 80030dc:	d003      	beq.n	80030e6 <TIM_OC3_SetConfig+0x66>
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	4a20      	ldr	r2, [pc, #128]	; (8003164 <TIM_OC3_SetConfig+0xe4>)
 80030e2:	4293      	cmp	r3, r2
 80030e4:	d10d      	bne.n	8003102 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80030e6:	697b      	ldr	r3, [r7, #20]
 80030e8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80030ec:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80030ee:	683b      	ldr	r3, [r7, #0]
 80030f0:	68db      	ldr	r3, [r3, #12]
 80030f2:	021b      	lsls	r3, r3, #8
 80030f4:	697a      	ldr	r2, [r7, #20]
 80030f6:	4313      	orrs	r3, r2
 80030f8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80030fa:	697b      	ldr	r3, [r7, #20]
 80030fc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003100:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	4a16      	ldr	r2, [pc, #88]	; (8003160 <TIM_OC3_SetConfig+0xe0>)
 8003106:	4293      	cmp	r3, r2
 8003108:	d003      	beq.n	8003112 <TIM_OC3_SetConfig+0x92>
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	4a15      	ldr	r2, [pc, #84]	; (8003164 <TIM_OC3_SetConfig+0xe4>)
 800310e:	4293      	cmp	r3, r2
 8003110:	d113      	bne.n	800313a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003112:	693b      	ldr	r3, [r7, #16]
 8003114:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003118:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800311a:	693b      	ldr	r3, [r7, #16]
 800311c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003120:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003122:	683b      	ldr	r3, [r7, #0]
 8003124:	695b      	ldr	r3, [r3, #20]
 8003126:	011b      	lsls	r3, r3, #4
 8003128:	693a      	ldr	r2, [r7, #16]
 800312a:	4313      	orrs	r3, r2
 800312c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800312e:	683b      	ldr	r3, [r7, #0]
 8003130:	699b      	ldr	r3, [r3, #24]
 8003132:	011b      	lsls	r3, r3, #4
 8003134:	693a      	ldr	r2, [r7, #16]
 8003136:	4313      	orrs	r3, r2
 8003138:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	693a      	ldr	r2, [r7, #16]
 800313e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	68fa      	ldr	r2, [r7, #12]
 8003144:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003146:	683b      	ldr	r3, [r7, #0]
 8003148:	685a      	ldr	r2, [r3, #4]
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	697a      	ldr	r2, [r7, #20]
 8003152:	621a      	str	r2, [r3, #32]
}
 8003154:	bf00      	nop
 8003156:	371c      	adds	r7, #28
 8003158:	46bd      	mov	sp, r7
 800315a:	bc80      	pop	{r7}
 800315c:	4770      	bx	lr
 800315e:	bf00      	nop
 8003160:	40012c00 	.word	0x40012c00
 8003164:	40013400 	.word	0x40013400

08003168 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003168:	b480      	push	{r7}
 800316a:	b087      	sub	sp, #28
 800316c:	af00      	add	r7, sp, #0
 800316e:	6078      	str	r0, [r7, #4]
 8003170:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	6a1b      	ldr	r3, [r3, #32]
 8003176:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	6a1b      	ldr	r3, [r3, #32]
 800317c:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	685b      	ldr	r3, [r3, #4]
 8003188:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	69db      	ldr	r3, [r3, #28]
 800318e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003196:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800319e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80031a0:	683b      	ldr	r3, [r7, #0]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	021b      	lsls	r3, r3, #8
 80031a6:	68fa      	ldr	r2, [r7, #12]
 80031a8:	4313      	orrs	r3, r2
 80031aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80031ac:	693b      	ldr	r3, [r7, #16]
 80031ae:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80031b2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80031b4:	683b      	ldr	r3, [r7, #0]
 80031b6:	689b      	ldr	r3, [r3, #8]
 80031b8:	031b      	lsls	r3, r3, #12
 80031ba:	693a      	ldr	r2, [r7, #16]
 80031bc:	4313      	orrs	r3, r2
 80031be:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	4a11      	ldr	r2, [pc, #68]	; (8003208 <TIM_OC4_SetConfig+0xa0>)
 80031c4:	4293      	cmp	r3, r2
 80031c6:	d003      	beq.n	80031d0 <TIM_OC4_SetConfig+0x68>
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	4a10      	ldr	r2, [pc, #64]	; (800320c <TIM_OC4_SetConfig+0xa4>)
 80031cc:	4293      	cmp	r3, r2
 80031ce:	d109      	bne.n	80031e4 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80031d0:	697b      	ldr	r3, [r7, #20]
 80031d2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80031d6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80031d8:	683b      	ldr	r3, [r7, #0]
 80031da:	695b      	ldr	r3, [r3, #20]
 80031dc:	019b      	lsls	r3, r3, #6
 80031de:	697a      	ldr	r2, [r7, #20]
 80031e0:	4313      	orrs	r3, r2
 80031e2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	697a      	ldr	r2, [r7, #20]
 80031e8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	68fa      	ldr	r2, [r7, #12]
 80031ee:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80031f0:	683b      	ldr	r3, [r7, #0]
 80031f2:	685a      	ldr	r2, [r3, #4]
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	693a      	ldr	r2, [r7, #16]
 80031fc:	621a      	str	r2, [r3, #32]
}
 80031fe:	bf00      	nop
 8003200:	371c      	adds	r7, #28
 8003202:	46bd      	mov	sp, r7
 8003204:	bc80      	pop	{r7}
 8003206:	4770      	bx	lr
 8003208:	40012c00 	.word	0x40012c00
 800320c:	40013400 	.word	0x40013400

08003210 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003210:	b480      	push	{r7}
 8003212:	b087      	sub	sp, #28
 8003214:	af00      	add	r7, sp, #0
 8003216:	60f8      	str	r0, [r7, #12]
 8003218:	60b9      	str	r1, [r7, #8]
 800321a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	6a1b      	ldr	r3, [r3, #32]
 8003220:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	6a1b      	ldr	r3, [r3, #32]
 8003226:	f023 0201 	bic.w	r2, r3, #1
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	699b      	ldr	r3, [r3, #24]
 8003232:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003234:	693b      	ldr	r3, [r7, #16]
 8003236:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800323a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	011b      	lsls	r3, r3, #4
 8003240:	693a      	ldr	r2, [r7, #16]
 8003242:	4313      	orrs	r3, r2
 8003244:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003246:	697b      	ldr	r3, [r7, #20]
 8003248:	f023 030a 	bic.w	r3, r3, #10
 800324c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800324e:	697a      	ldr	r2, [r7, #20]
 8003250:	68bb      	ldr	r3, [r7, #8]
 8003252:	4313      	orrs	r3, r2
 8003254:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	693a      	ldr	r2, [r7, #16]
 800325a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	697a      	ldr	r2, [r7, #20]
 8003260:	621a      	str	r2, [r3, #32]
}
 8003262:	bf00      	nop
 8003264:	371c      	adds	r7, #28
 8003266:	46bd      	mov	sp, r7
 8003268:	bc80      	pop	{r7}
 800326a:	4770      	bx	lr

0800326c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800326c:	b480      	push	{r7}
 800326e:	b087      	sub	sp, #28
 8003270:	af00      	add	r7, sp, #0
 8003272:	60f8      	str	r0, [r7, #12]
 8003274:	60b9      	str	r1, [r7, #8]
 8003276:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	6a1b      	ldr	r3, [r3, #32]
 800327c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	6a1b      	ldr	r3, [r3, #32]
 8003282:	f023 0210 	bic.w	r2, r3, #16
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	699b      	ldr	r3, [r3, #24]
 800328e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003290:	693b      	ldr	r3, [r7, #16]
 8003292:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003296:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	031b      	lsls	r3, r3, #12
 800329c:	693a      	ldr	r2, [r7, #16]
 800329e:	4313      	orrs	r3, r2
 80032a0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80032a2:	697b      	ldr	r3, [r7, #20]
 80032a4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80032a8:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80032aa:	68bb      	ldr	r3, [r7, #8]
 80032ac:	011b      	lsls	r3, r3, #4
 80032ae:	697a      	ldr	r2, [r7, #20]
 80032b0:	4313      	orrs	r3, r2
 80032b2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	693a      	ldr	r2, [r7, #16]
 80032b8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	697a      	ldr	r2, [r7, #20]
 80032be:	621a      	str	r2, [r3, #32]
}
 80032c0:	bf00      	nop
 80032c2:	371c      	adds	r7, #28
 80032c4:	46bd      	mov	sp, r7
 80032c6:	bc80      	pop	{r7}
 80032c8:	4770      	bx	lr

080032ca <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80032ca:	b480      	push	{r7}
 80032cc:	b085      	sub	sp, #20
 80032ce:	af00      	add	r7, sp, #0
 80032d0:	6078      	str	r0, [r7, #4]
 80032d2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	689b      	ldr	r3, [r3, #8]
 80032d8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80032e0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80032e2:	683a      	ldr	r2, [r7, #0]
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	4313      	orrs	r3, r2
 80032e8:	f043 0307 	orr.w	r3, r3, #7
 80032ec:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	68fa      	ldr	r2, [r7, #12]
 80032f2:	609a      	str	r2, [r3, #8]
}
 80032f4:	bf00      	nop
 80032f6:	3714      	adds	r7, #20
 80032f8:	46bd      	mov	sp, r7
 80032fa:	bc80      	pop	{r7}
 80032fc:	4770      	bx	lr

080032fe <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80032fe:	b480      	push	{r7}
 8003300:	b087      	sub	sp, #28
 8003302:	af00      	add	r7, sp, #0
 8003304:	60f8      	str	r0, [r7, #12]
 8003306:	60b9      	str	r1, [r7, #8]
 8003308:	607a      	str	r2, [r7, #4]
 800330a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	689b      	ldr	r3, [r3, #8]
 8003310:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003312:	697b      	ldr	r3, [r7, #20]
 8003314:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003318:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800331a:	683b      	ldr	r3, [r7, #0]
 800331c:	021a      	lsls	r2, r3, #8
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	431a      	orrs	r2, r3
 8003322:	68bb      	ldr	r3, [r7, #8]
 8003324:	4313      	orrs	r3, r2
 8003326:	697a      	ldr	r2, [r7, #20]
 8003328:	4313      	orrs	r3, r2
 800332a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	697a      	ldr	r2, [r7, #20]
 8003330:	609a      	str	r2, [r3, #8]
}
 8003332:	bf00      	nop
 8003334:	371c      	adds	r7, #28
 8003336:	46bd      	mov	sp, r7
 8003338:	bc80      	pop	{r7}
 800333a:	4770      	bx	lr

0800333c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800333c:	b480      	push	{r7}
 800333e:	b087      	sub	sp, #28
 8003340:	af00      	add	r7, sp, #0
 8003342:	60f8      	str	r0, [r7, #12]
 8003344:	60b9      	str	r1, [r7, #8]
 8003346:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003348:	68bb      	ldr	r3, [r7, #8]
 800334a:	f003 031f 	and.w	r3, r3, #31
 800334e:	2201      	movs	r2, #1
 8003350:	fa02 f303 	lsl.w	r3, r2, r3
 8003354:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	6a1a      	ldr	r2, [r3, #32]
 800335a:	697b      	ldr	r3, [r7, #20]
 800335c:	43db      	mvns	r3, r3
 800335e:	401a      	ands	r2, r3
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	6a1a      	ldr	r2, [r3, #32]
 8003368:	68bb      	ldr	r3, [r7, #8]
 800336a:	f003 031f 	and.w	r3, r3, #31
 800336e:	6879      	ldr	r1, [r7, #4]
 8003370:	fa01 f303 	lsl.w	r3, r1, r3
 8003374:	431a      	orrs	r2, r3
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	621a      	str	r2, [r3, #32]
}
 800337a:	bf00      	nop
 800337c:	371c      	adds	r7, #28
 800337e:	46bd      	mov	sp, r7
 8003380:	bc80      	pop	{r7}
 8003382:	4770      	bx	lr

08003384 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003384:	b480      	push	{r7}
 8003386:	b085      	sub	sp, #20
 8003388:	af00      	add	r7, sp, #0
 800338a:	6078      	str	r0, [r7, #4]
 800338c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003394:	2b01      	cmp	r3, #1
 8003396:	d101      	bne.n	800339c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003398:	2302      	movs	r3, #2
 800339a:	e050      	b.n	800343e <HAL_TIMEx_MasterConfigSynchronization+0xba>
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	2201      	movs	r2, #1
 80033a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	2202      	movs	r2, #2
 80033a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	685b      	ldr	r3, [r3, #4]
 80033b2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	689b      	ldr	r3, [r3, #8]
 80033ba:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80033c2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80033c4:	683b      	ldr	r3, [r7, #0]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	68fa      	ldr	r2, [r7, #12]
 80033ca:	4313      	orrs	r3, r2
 80033cc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	68fa      	ldr	r2, [r7, #12]
 80033d4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	4a1b      	ldr	r2, [pc, #108]	; (8003448 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 80033dc:	4293      	cmp	r3, r2
 80033de:	d018      	beq.n	8003412 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	4a19      	ldr	r2, [pc, #100]	; (800344c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80033e6:	4293      	cmp	r3, r2
 80033e8:	d013      	beq.n	8003412 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80033f2:	d00e      	beq.n	8003412 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	4a15      	ldr	r2, [pc, #84]	; (8003450 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80033fa:	4293      	cmp	r3, r2
 80033fc:	d009      	beq.n	8003412 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	4a14      	ldr	r2, [pc, #80]	; (8003454 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8003404:	4293      	cmp	r3, r2
 8003406:	d004      	beq.n	8003412 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	4a12      	ldr	r2, [pc, #72]	; (8003458 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 800340e:	4293      	cmp	r3, r2
 8003410:	d10c      	bne.n	800342c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003412:	68bb      	ldr	r3, [r7, #8]
 8003414:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003418:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800341a:	683b      	ldr	r3, [r7, #0]
 800341c:	685b      	ldr	r3, [r3, #4]
 800341e:	68ba      	ldr	r2, [r7, #8]
 8003420:	4313      	orrs	r3, r2
 8003422:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	68ba      	ldr	r2, [r7, #8]
 800342a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	2201      	movs	r2, #1
 8003430:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	2200      	movs	r2, #0
 8003438:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800343c:	2300      	movs	r3, #0
}
 800343e:	4618      	mov	r0, r3
 8003440:	3714      	adds	r7, #20
 8003442:	46bd      	mov	sp, r7
 8003444:	bc80      	pop	{r7}
 8003446:	4770      	bx	lr
 8003448:	40012c00 	.word	0x40012c00
 800344c:	40013400 	.word	0x40013400
 8003450:	40000400 	.word	0x40000400
 8003454:	40000800 	.word	0x40000800
 8003458:	40000c00 	.word	0x40000c00

0800345c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800345c:	b480      	push	{r7}
 800345e:	b085      	sub	sp, #20
 8003460:	af00      	add	r7, sp, #0
 8003462:	6078      	str	r0, [r7, #4]
 8003464:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8003466:	2300      	movs	r3, #0
 8003468:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003470:	2b01      	cmp	r3, #1
 8003472:	d101      	bne.n	8003478 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8003474:	2302      	movs	r3, #2
 8003476:	e03d      	b.n	80034f4 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	2201      	movs	r2, #1
 800347c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8003486:	683b      	ldr	r3, [r7, #0]
 8003488:	68db      	ldr	r3, [r3, #12]
 800348a:	4313      	orrs	r3, r2
 800348c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003494:	683b      	ldr	r3, [r7, #0]
 8003496:	689b      	ldr	r3, [r3, #8]
 8003498:	4313      	orrs	r3, r2
 800349a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80034a2:	683b      	ldr	r3, [r7, #0]
 80034a4:	685b      	ldr	r3, [r3, #4]
 80034a6:	4313      	orrs	r3, r2
 80034a8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80034b0:	683b      	ldr	r3, [r7, #0]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	4313      	orrs	r3, r2
 80034b6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80034be:	683b      	ldr	r3, [r7, #0]
 80034c0:	691b      	ldr	r3, [r3, #16]
 80034c2:	4313      	orrs	r3, r2
 80034c4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80034cc:	683b      	ldr	r3, [r7, #0]
 80034ce:	695b      	ldr	r3, [r3, #20]
 80034d0:	4313      	orrs	r3, r2
 80034d2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80034da:	683b      	ldr	r3, [r7, #0]
 80034dc:	69db      	ldr	r3, [r3, #28]
 80034de:	4313      	orrs	r3, r2
 80034e0:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	68fa      	ldr	r2, [r7, #12]
 80034e8:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	2200      	movs	r2, #0
 80034ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80034f2:	2300      	movs	r3, #0
}
 80034f4:	4618      	mov	r0, r3
 80034f6:	3714      	adds	r7, #20
 80034f8:	46bd      	mov	sp, r7
 80034fa:	bc80      	pop	{r7}
 80034fc:	4770      	bx	lr
	...

08003500 <__errno>:
 8003500:	4b01      	ldr	r3, [pc, #4]	; (8003508 <__errno+0x8>)
 8003502:	6818      	ldr	r0, [r3, #0]
 8003504:	4770      	bx	lr
 8003506:	bf00      	nop
 8003508:	2000000c 	.word	0x2000000c

0800350c <__libc_init_array>:
 800350c:	b570      	push	{r4, r5, r6, lr}
 800350e:	2600      	movs	r6, #0
 8003510:	4d0c      	ldr	r5, [pc, #48]	; (8003544 <__libc_init_array+0x38>)
 8003512:	4c0d      	ldr	r4, [pc, #52]	; (8003548 <__libc_init_array+0x3c>)
 8003514:	1b64      	subs	r4, r4, r5
 8003516:	10a4      	asrs	r4, r4, #2
 8003518:	42a6      	cmp	r6, r4
 800351a:	d109      	bne.n	8003530 <__libc_init_array+0x24>
 800351c:	f000 f964 	bl	80037e8 <_init>
 8003520:	2600      	movs	r6, #0
 8003522:	4d0a      	ldr	r5, [pc, #40]	; (800354c <__libc_init_array+0x40>)
 8003524:	4c0a      	ldr	r4, [pc, #40]	; (8003550 <__libc_init_array+0x44>)
 8003526:	1b64      	subs	r4, r4, r5
 8003528:	10a4      	asrs	r4, r4, #2
 800352a:	42a6      	cmp	r6, r4
 800352c:	d105      	bne.n	800353a <__libc_init_array+0x2e>
 800352e:	bd70      	pop	{r4, r5, r6, pc}
 8003530:	f855 3b04 	ldr.w	r3, [r5], #4
 8003534:	4798      	blx	r3
 8003536:	3601      	adds	r6, #1
 8003538:	e7ee      	b.n	8003518 <__libc_init_array+0xc>
 800353a:	f855 3b04 	ldr.w	r3, [r5], #4
 800353e:	4798      	blx	r3
 8003540:	3601      	adds	r6, #1
 8003542:	e7f2      	b.n	800352a <__libc_init_array+0x1e>
 8003544:	0800383c 	.word	0x0800383c
 8003548:	0800383c 	.word	0x0800383c
 800354c:	0800383c 	.word	0x0800383c
 8003550:	08003840 	.word	0x08003840

08003554 <memset>:
 8003554:	4603      	mov	r3, r0
 8003556:	4402      	add	r2, r0
 8003558:	4293      	cmp	r3, r2
 800355a:	d100      	bne.n	800355e <memset+0xa>
 800355c:	4770      	bx	lr
 800355e:	f803 1b01 	strb.w	r1, [r3], #1
 8003562:	e7f9      	b.n	8003558 <memset+0x4>

08003564 <expf>:
 8003564:	b538      	push	{r3, r4, r5, lr}
 8003566:	4605      	mov	r5, r0
 8003568:	f000 f822 	bl	80035b0 <__ieee754_expf>
 800356c:	4604      	mov	r4, r0
 800356e:	4628      	mov	r0, r5
 8003570:	f000 f931 	bl	80037d6 <finitef>
 8003574:	b150      	cbz	r0, 800358c <expf+0x28>
 8003576:	4628      	mov	r0, r5
 8003578:	490b      	ldr	r1, [pc, #44]	; (80035a8 <expf+0x44>)
 800357a:	f7fd fd3b 	bl	8000ff4 <__aeabi_fcmpgt>
 800357e:	b138      	cbz	r0, 8003590 <expf+0x2c>
 8003580:	f7ff ffbe 	bl	8003500 <__errno>
 8003584:	2322      	movs	r3, #34	; 0x22
 8003586:	f04f 44ff 	mov.w	r4, #2139095040	; 0x7f800000
 800358a:	6003      	str	r3, [r0, #0]
 800358c:	4620      	mov	r0, r4
 800358e:	bd38      	pop	{r3, r4, r5, pc}
 8003590:	4628      	mov	r0, r5
 8003592:	4906      	ldr	r1, [pc, #24]	; (80035ac <expf+0x48>)
 8003594:	f7fd fd10 	bl	8000fb8 <__aeabi_fcmplt>
 8003598:	2800      	cmp	r0, #0
 800359a:	d0f7      	beq.n	800358c <expf+0x28>
 800359c:	f7ff ffb0 	bl	8003500 <__errno>
 80035a0:	2322      	movs	r3, #34	; 0x22
 80035a2:	2400      	movs	r4, #0
 80035a4:	6003      	str	r3, [r0, #0]
 80035a6:	e7f1      	b.n	800358c <expf+0x28>
 80035a8:	42b17180 	.word	0x42b17180
 80035ac:	c2cff1b5 	.word	0xc2cff1b5

080035b0 <__ieee754_expf>:
 80035b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80035b4:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 80035b8:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 80035bc:	4604      	mov	r4, r0
 80035be:	d904      	bls.n	80035ca <__ieee754_expf+0x1a>
 80035c0:	4601      	mov	r1, r0
 80035c2:	f7fd fa53 	bl	8000a6c <__addsf3>
 80035c6:	4604      	mov	r4, r0
 80035c8:	e004      	b.n	80035d4 <__ieee754_expf+0x24>
 80035ca:	ea4f 76d0 	mov.w	r6, r0, lsr #31
 80035ce:	d104      	bne.n	80035da <__ieee754_expf+0x2a>
 80035d0:	b106      	cbz	r6, 80035d4 <__ieee754_expf+0x24>
 80035d2:	2400      	movs	r4, #0
 80035d4:	4620      	mov	r0, r4
 80035d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80035da:	4960      	ldr	r1, [pc, #384]	; (800375c <__ieee754_expf+0x1ac>)
 80035dc:	4288      	cmp	r0, r1
 80035de:	dd04      	ble.n	80035ea <__ieee754_expf+0x3a>
 80035e0:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80035e4:	2000      	movs	r0, #0
 80035e6:	f000 b8f2 	b.w	80037ce <__math_oflowf>
 80035ea:	2800      	cmp	r0, #0
 80035ec:	da07      	bge.n	80035fe <__ieee754_expf+0x4e>
 80035ee:	4a5c      	ldr	r2, [pc, #368]	; (8003760 <__ieee754_expf+0x1b0>)
 80035f0:	4293      	cmp	r3, r2
 80035f2:	d904      	bls.n	80035fe <__ieee754_expf+0x4e>
 80035f4:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80035f8:	2000      	movs	r0, #0
 80035fa:	f000 b8e4 	b.w	80037c6 <__math_uflowf>
 80035fe:	4a59      	ldr	r2, [pc, #356]	; (8003764 <__ieee754_expf+0x1b4>)
 8003600:	4293      	cmp	r3, r2
 8003602:	d971      	bls.n	80036e8 <__ieee754_expf+0x138>
 8003604:	4a58      	ldr	r2, [pc, #352]	; (8003768 <__ieee754_expf+0x1b8>)
 8003606:	4293      	cmp	r3, r2
 8003608:	d851      	bhi.n	80036ae <__ieee754_expf+0xfe>
 800360a:	4b58      	ldr	r3, [pc, #352]	; (800376c <__ieee754_expf+0x1bc>)
 800360c:	4620      	mov	r0, r4
 800360e:	f853 1026 	ldr.w	r1, [r3, r6, lsl #2]
 8003612:	f7fd fa29 	bl	8000a68 <__aeabi_fsub>
 8003616:	4605      	mov	r5, r0
 8003618:	4b55      	ldr	r3, [pc, #340]	; (8003770 <__ieee754_expf+0x1c0>)
 800361a:	f853 7026 	ldr.w	r7, [r3, r6, lsl #2]
 800361e:	f1c6 0301 	rsb	r3, r6, #1
 8003622:	eba3 0906 	sub.w	r9, r3, r6
 8003626:	4639      	mov	r1, r7
 8003628:	4628      	mov	r0, r5
 800362a:	f7fd fa1d 	bl	8000a68 <__aeabi_fsub>
 800362e:	4604      	mov	r4, r0
 8003630:	4621      	mov	r1, r4
 8003632:	4620      	mov	r0, r4
 8003634:	f7fd fb22 	bl	8000c7c <__aeabi_fmul>
 8003638:	4606      	mov	r6, r0
 800363a:	494e      	ldr	r1, [pc, #312]	; (8003774 <__ieee754_expf+0x1c4>)
 800363c:	f7fd fb1e 	bl	8000c7c <__aeabi_fmul>
 8003640:	494d      	ldr	r1, [pc, #308]	; (8003778 <__ieee754_expf+0x1c8>)
 8003642:	f7fd fa11 	bl	8000a68 <__aeabi_fsub>
 8003646:	4631      	mov	r1, r6
 8003648:	f7fd fb18 	bl	8000c7c <__aeabi_fmul>
 800364c:	494b      	ldr	r1, [pc, #300]	; (800377c <__ieee754_expf+0x1cc>)
 800364e:	f7fd fa0d 	bl	8000a6c <__addsf3>
 8003652:	4631      	mov	r1, r6
 8003654:	f7fd fb12 	bl	8000c7c <__aeabi_fmul>
 8003658:	4949      	ldr	r1, [pc, #292]	; (8003780 <__ieee754_expf+0x1d0>)
 800365a:	f7fd fa05 	bl	8000a68 <__aeabi_fsub>
 800365e:	4631      	mov	r1, r6
 8003660:	f7fd fb0c 	bl	8000c7c <__aeabi_fmul>
 8003664:	4947      	ldr	r1, [pc, #284]	; (8003784 <__ieee754_expf+0x1d4>)
 8003666:	f7fd fa01 	bl	8000a6c <__addsf3>
 800366a:	4631      	mov	r1, r6
 800366c:	f7fd fb06 	bl	8000c7c <__aeabi_fmul>
 8003670:	4601      	mov	r1, r0
 8003672:	4620      	mov	r0, r4
 8003674:	f7fd f9f8 	bl	8000a68 <__aeabi_fsub>
 8003678:	4601      	mov	r1, r0
 800367a:	4680      	mov	r8, r0
 800367c:	4620      	mov	r0, r4
 800367e:	f7fd fafd 	bl	8000c7c <__aeabi_fmul>
 8003682:	4606      	mov	r6, r0
 8003684:	f1b9 0f00 	cmp.w	r9, #0
 8003688:	d143      	bne.n	8003712 <__ieee754_expf+0x162>
 800368a:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800368e:	4640      	mov	r0, r8
 8003690:	f7fd f9ea 	bl	8000a68 <__aeabi_fsub>
 8003694:	4601      	mov	r1, r0
 8003696:	4630      	mov	r0, r6
 8003698:	f7fd fba4 	bl	8000de4 <__aeabi_fdiv>
 800369c:	4621      	mov	r1, r4
 800369e:	f7fd f9e3 	bl	8000a68 <__aeabi_fsub>
 80036a2:	4601      	mov	r1, r0
 80036a4:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 80036a8:	f7fd f9de 	bl	8000a68 <__aeabi_fsub>
 80036ac:	e78b      	b.n	80035c6 <__ieee754_expf+0x16>
 80036ae:	4936      	ldr	r1, [pc, #216]	; (8003788 <__ieee754_expf+0x1d8>)
 80036b0:	4620      	mov	r0, r4
 80036b2:	f7fd fae3 	bl	8000c7c <__aeabi_fmul>
 80036b6:	4b35      	ldr	r3, [pc, #212]	; (800378c <__ieee754_expf+0x1dc>)
 80036b8:	f853 1026 	ldr.w	r1, [r3, r6, lsl #2]
 80036bc:	f7fd f9d6 	bl	8000a6c <__addsf3>
 80036c0:	f7fd fca2 	bl	8001008 <__aeabi_f2iz>
 80036c4:	4681      	mov	r9, r0
 80036c6:	f7fd fa85 	bl	8000bd4 <__aeabi_i2f>
 80036ca:	4931      	ldr	r1, [pc, #196]	; (8003790 <__ieee754_expf+0x1e0>)
 80036cc:	4606      	mov	r6, r0
 80036ce:	f7fd fad5 	bl	8000c7c <__aeabi_fmul>
 80036d2:	4601      	mov	r1, r0
 80036d4:	4620      	mov	r0, r4
 80036d6:	f7fd f9c7 	bl	8000a68 <__aeabi_fsub>
 80036da:	492e      	ldr	r1, [pc, #184]	; (8003794 <__ieee754_expf+0x1e4>)
 80036dc:	4605      	mov	r5, r0
 80036de:	4630      	mov	r0, r6
 80036e0:	f7fd facc 	bl	8000c7c <__aeabi_fmul>
 80036e4:	4607      	mov	r7, r0
 80036e6:	e79e      	b.n	8003626 <__ieee754_expf+0x76>
 80036e8:	f1b3 5f50 	cmp.w	r3, #872415232	; 0x34000000
 80036ec:	d20c      	bcs.n	8003708 <__ieee754_expf+0x158>
 80036ee:	492a      	ldr	r1, [pc, #168]	; (8003798 <__ieee754_expf+0x1e8>)
 80036f0:	4620      	mov	r0, r4
 80036f2:	f7fd f9bb 	bl	8000a6c <__addsf3>
 80036f6:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 80036fa:	f7fd fc7b 	bl	8000ff4 <__aeabi_fcmpgt>
 80036fe:	b130      	cbz	r0, 800370e <__ieee754_expf+0x15e>
 8003700:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8003704:	4620      	mov	r0, r4
 8003706:	e75c      	b.n	80035c2 <__ieee754_expf+0x12>
 8003708:	f04f 0900 	mov.w	r9, #0
 800370c:	e790      	b.n	8003630 <__ieee754_expf+0x80>
 800370e:	4681      	mov	r9, r0
 8003710:	e78e      	b.n	8003630 <__ieee754_expf+0x80>
 8003712:	4641      	mov	r1, r8
 8003714:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8003718:	f7fd f9a6 	bl	8000a68 <__aeabi_fsub>
 800371c:	4601      	mov	r1, r0
 800371e:	4630      	mov	r0, r6
 8003720:	f7fd fb60 	bl	8000de4 <__aeabi_fdiv>
 8003724:	4601      	mov	r1, r0
 8003726:	4638      	mov	r0, r7
 8003728:	f7fd f99e 	bl	8000a68 <__aeabi_fsub>
 800372c:	4629      	mov	r1, r5
 800372e:	f7fd f99b 	bl	8000a68 <__aeabi_fsub>
 8003732:	4601      	mov	r1, r0
 8003734:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8003738:	f7fd f996 	bl	8000a68 <__aeabi_fsub>
 800373c:	f119 0f7d 	cmn.w	r9, #125	; 0x7d
 8003740:	db02      	blt.n	8003748 <__ieee754_expf+0x198>
 8003742:	eb00 54c9 	add.w	r4, r0, r9, lsl #23
 8003746:	e745      	b.n	80035d4 <__ieee754_expf+0x24>
 8003748:	f109 0964 	add.w	r9, r9, #100	; 0x64
 800374c:	f04f 6158 	mov.w	r1, #226492416	; 0xd800000
 8003750:	eb00 50c9 	add.w	r0, r0, r9, lsl #23
 8003754:	f7fd fa92 	bl	8000c7c <__aeabi_fmul>
 8003758:	e735      	b.n	80035c6 <__ieee754_expf+0x16>
 800375a:	bf00      	nop
 800375c:	42b17217 	.word	0x42b17217
 8003760:	42cff1b5 	.word	0x42cff1b5
 8003764:	3eb17218 	.word	0x3eb17218
 8003768:	3f851591 	.word	0x3f851591
 800376c:	0800382c 	.word	0x0800382c
 8003770:	08003834 	.word	0x08003834
 8003774:	3331bb4c 	.word	0x3331bb4c
 8003778:	35ddea0e 	.word	0x35ddea0e
 800377c:	388ab355 	.word	0x388ab355
 8003780:	3b360b61 	.word	0x3b360b61
 8003784:	3e2aaaab 	.word	0x3e2aaaab
 8003788:	3fb8aa3b 	.word	0x3fb8aa3b
 800378c:	08003824 	.word	0x08003824
 8003790:	3f317180 	.word	0x3f317180
 8003794:	3717f7d1 	.word	0x3717f7d1
 8003798:	7149f2ca 	.word	0x7149f2ca

0800379c <with_errnof>:
 800379c:	b538      	push	{r3, r4, r5, lr}
 800379e:	4604      	mov	r4, r0
 80037a0:	460d      	mov	r5, r1
 80037a2:	f7ff fead 	bl	8003500 <__errno>
 80037a6:	6005      	str	r5, [r0, #0]
 80037a8:	4620      	mov	r0, r4
 80037aa:	bd38      	pop	{r3, r4, r5, pc}

080037ac <xflowf>:
 80037ac:	b508      	push	{r3, lr}
 80037ae:	b140      	cbz	r0, 80037c2 <xflowf+0x16>
 80037b0:	f101 4000 	add.w	r0, r1, #2147483648	; 0x80000000
 80037b4:	f7fd fa62 	bl	8000c7c <__aeabi_fmul>
 80037b8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80037bc:	2122      	movs	r1, #34	; 0x22
 80037be:	f7ff bfed 	b.w	800379c <with_errnof>
 80037c2:	4608      	mov	r0, r1
 80037c4:	e7f6      	b.n	80037b4 <xflowf+0x8>

080037c6 <__math_uflowf>:
 80037c6:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
 80037ca:	f7ff bfef 	b.w	80037ac <xflowf>

080037ce <__math_oflowf>:
 80037ce:	f04f 41e0 	mov.w	r1, #1879048192	; 0x70000000
 80037d2:	f7ff bfeb 	b.w	80037ac <xflowf>

080037d6 <finitef>:
 80037d6:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 80037da:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
 80037de:	bfac      	ite	ge
 80037e0:	2000      	movge	r0, #0
 80037e2:	2001      	movlt	r0, #1
 80037e4:	4770      	bx	lr
	...

080037e8 <_init>:
 80037e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80037ea:	bf00      	nop
 80037ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80037ee:	bc08      	pop	{r3}
 80037f0:	469e      	mov	lr, r3
 80037f2:	4770      	bx	lr

080037f4 <_fini>:
 80037f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80037f6:	bf00      	nop
 80037f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80037fa:	bc08      	pop	{r3}
 80037fc:	469e      	mov	lr, r3
 80037fe:	4770      	bx	lr
