<h1 align="center">Hi there ğŸ‘‹, I'm Suresh Gadi</h1>
<h3 align="center">Electronics and Communication Engineering Student | ASIC Design & Verification Enthusiast</h3>

<p align="center">
  <a href="https://www.linkedin.com/in/suresh-gadi-6201a0293/" target="_blank">
    <img alt="LinkedIn" src="https://img.shields.io/badge/LinkedIn-blue?logo=linkedin&logoColor=white">
  </a>
</p>

---

### ğŸ‘¨â€ğŸ“ About Me

**I'm a pre-final year undergraduate in Electronics and Communication Engineering at Aditya University with a CGPA of 9.24.**  
**My primary interest lies in Design Verification, where I focus on ensuring functional correctness and reliability of digital designs.**  
**I aim to contribute meaningfully to the semiconductor industry by combining strong academic foundations with practical verification project experience.**


---

### ğŸ› ï¸ Technical Skills

**Programming Languages & HDLs:**  
- C, Python, JavaScript  
- Verilog HDL, SystemVerilog

**EDA Tools:**  
- Cadence Xcelium, Virtuoso, Genus  
- Xilinx Vivado, ModelSim  
- Quartus Prime, Proteus, MATLAB

---

### ğŸ“š Academic Projects

**ğŸ” Password Locking System**  
## **About the Project**
This Verilog project implements a **secure password lock system** with login control, password management, and alarm features.  
Users can authenticate using a default or master password, and after a configurable number of failed attempts, an **alarm is triggered** to indicate a security breach.  
It includes **password change functionality** accessible only after successful authentication.  
A dedicated display module shows the number of remaining login attempts in real-time, enhancing system feedback and user interaction.

## **Features**
- **Login system** with default/master password.
- **Alarm trigger** after multiple failed login attempts.
- **Password change** functionality after successful login.
- **Real-time display** of remaining attempts.
- Thoroughly tested using a **functional Verilog testbench**.

**ğŸ“¡ # **APB Protocol Verification â€“ 3-Register Slave Design**

## **About the Project**
This project demonstrates functional verification of an APB (Advanced Peripheral Bus) slave that contains 3 addressable registers.  
It verifies correct protocol behavior including **IDLE**, **SETUP**, and **ACCESS** phases for both read and write transactions.  
The testbench performs comprehensive checks on each slave register, displays all APB signals for each phase, and includes reset behavior validation.

## **Features**
- Supports **write and read** operations for all 3 slave registers.
- Covers **IDLE**, **SETUP**, and **ACCESS** states of the APB protocol.
- Displays all APB interface signals before and during each transaction.
- Includes checks for **mismatches**, **invalid accesses**, and **reset behavior**.
- Modular testbench with clear logging and debugging support.
ğŸ… _Selected among the top 19 teams out of 120 based on performance and design quality._

---

### ğŸ’¼ Professional Interests

- RTL Design and Implementation  
- Digital Logic & Architecture  
- Functional & Formal Verification  
- ASIC Design Flow  
- FPGA Prototyping  
- EDA Tool-driven Design & Optimization

---

### ğŸ¯ Hobbies

- Exploring VLSI & Semiconductor Trends  
- Reading Technical Documentation  
- Music for Relaxation & Focus

---

### ğŸ“Š GitHub Stats

<p align="center">
  <img src="https://github-readme-stats.vercel.app/api?username=suresh2327&show_icons=true&theme=radical" alt="Suresh Gadi's GitHub Stats" />
</p>

<p align="center">
  <img src="https://streak-stats.demolab.com/?user=suresh2327&theme=radical" alt="GitHub Streak" />
</p>

<p align="center">
  <img src="https://github-readme-stats.vercel.app/api/top-langs/?username=suresh2327&layout=compact&theme=radical" alt="Top Languages" />
</p>

---

<p align="center">Thank you for visiting my profile! ğŸš€</p>
