# EE543-Verilog-Final-Project-Fall19

	Part 1: Gate-level 4-bit input 8 bit output multiplier design.
	Part 2: Gate-level 8-bit ALU design.
	Part 3: Dataflow-level and/or Behavioral-level 8-bit ALU design.
	Part 4: 512-byte Memory Design

