================================================================================ 
Commit: c3e56bcbce209ae497529889eda12b596cb16a2c 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:50:30 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0032.D.99,
LOGANVL.0.RPB.0028.D.84,
KSYVLLE.1.RPB.0023.D.13,
GNRSPWS.0.RPB.0027.D.16,
Server-RC-0x02.0x00.0x01.01BE

Hsd-es-id: N/A"
Original commit date: Mon May 27 11:10:48 2024 -0700
Original commit hash: 615d9522059d82343161d21f3c055ed4fbaa8e7a

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env

================================================================================ 
Commit: 209bc498c45a431ace89ae108d05612417ad0658 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:50:27 2024 -0700 
-------------------------------------------------------------------------------- 
[GNRWS][S3]Flow not entering SmmRestoreCpu() after enabling Paging

[Issue Description]
During S3 resume, On AsmEnablePaging64, execution hangs during Context
switching.

[Resolution]
As an experiment we modify the page generation in EDK2 module by using
Gen4GPageTable (1, FALSE) instead of GenSmmPageTable (Paging4Level, 32).
we can able to surpass the AsmEnablePaging64 successfuly.

Package/Module:
GnrwsRpPkg

[Impacted Platform]
GNRWS

Hsd-es-id: 16024104233

Original commit date: Sat May 25 18:14:37 2024 +0530
Change-Id: I88d397edbbd23d008900652171503e1c182f477b
Original commit hash: 9675db3b1b692d6695d6a463877a79133aaa49a6

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/EDK2OverRide/PiSmmCpuDxeSmm/Cet.inc
GnrwsRpPkg/EDK2OverRide/PiSmmCpuDxeSmm/CpuS3.c
GnrwsRpPkg/EDK2OverRide/PiSmmCpuDxeSmm/CpuService.c
GnrwsRpPkg/EDK2OverRide/PiSmmCpuDxeSmm/CpuService.h
GnrwsRpPkg/EDK2OverRide/PiSmmCpuDxeSmm/Ia32/Cet.nasm
GnrwsRpPkg/EDK2OverRide/PiSmmCpuDxeSmm/Ia32/MpFuncs.nasm
GnrwsRpPkg/EDK2OverRide/PiSmmCpuDxeSmm/Ia32/PageTbl.c
GnrwsRpPkg/EDK2OverRide/PiSmmCpuDxeSmm/Ia32/Semaphore.c
GnrwsRpPkg/EDK2OverRide/PiSmmCpuDxeSmm/Ia32/SmiEntry.nasm
GnrwsRpPkg/EDK2OverRide/PiSmmCpuDxeSmm/Ia32/SmiException.nasm
GnrwsRpPkg/EDK2OverRide/PiSmmCpuDxeSmm/Ia32/SmmFuncsArch.c
GnrwsRpPkg/EDK2OverRide/PiSmmCpuDxeSmm/Ia32/SmmInit.nasm
GnrwsRpPkg/EDK2OverRide/PiSmmCpuDxeSmm/Ia32/SmmProfileArch.c
GnrwsRpPkg/EDK2OverRide/PiSmmCpuDxeSmm/Ia32/SmmProfileArch.h
GnrwsRpPkg/EDK2OverRide/PiSmmCpuDxeSmm/MpService.c
GnrwsRpPkg/EDK2OverRide/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm.c
GnrwsRpPkg/EDK2OverRide/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm.h
GnrwsRpPkg/EDK2OverRide/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm.inf
GnrwsRpPkg/EDK2OverRide/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm.uni
GnrwsRpPkg/EDK2OverRide/PiSmmCpuDxeSmm/PiSmmCpuDxeSmmExtra.uni
GnrwsRpPkg/EDK2OverRide/PiSmmCpuDxeSmm/SmmCpuMemoryManagement.c
GnrwsRpPkg/EDK2OverRide/PiSmmCpuDxeSmm/SmmMp.c
GnrwsRpPkg/EDK2OverRide/PiSmmCpuDxeSmm/SmmMp.h
GnrwsRpPkg/EDK2OverRide/PiSmmCpuDxeSmm/SmmMpPerf.c
GnrwsRpPkg/EDK2OverRide/PiSmmCpuDxeSmm/SmmMpPerf.h
GnrwsRpPkg/EDK2OverRide/PiSmmCpuDxeSmm/SmmProfile.c
GnrwsRpPkg/EDK2OverRide/PiSmmCpuDxeSmm/SmmProfile.h
GnrwsRpPkg/EDK2OverRide/PiSmmCpuDxeSmm/SmmProfileInternal.h
GnrwsRpPkg/EDK2OverRide/PiSmmCpuDxeSmm/SmramSaveState.c
GnrwsRpPkg/EDK2OverRide/PiSmmCpuDxeSmm/SyncTimer.c
GnrwsRpPkg/EDK2OverRide/PiSmmCpuDxeSmm/X64/Cet.nasm
GnrwsRpPkg/EDK2OverRide/PiSmmCpuDxeSmm/X64/MpFuncs.nasm
GnrwsRpPkg/EDK2OverRide/PiSmmCpuDxeSmm/X64/PageTbl.c
GnrwsRpPkg/EDK2OverRide/PiSmmCpuDxeSmm/X64/Semaphore.c
GnrwsRpPkg/EDK2OverRide/PiSmmCpuDxeSmm/X64/SmiEntry.nasm
GnrwsRpPkg/EDK2OverRide/PiSmmCpuDxeSmm/X64/SmiException.nasm
GnrwsRpPkg/EDK2OverRide/PiSmmCpuDxeSmm/X64/SmmFuncsArch.c
GnrwsRpPkg/EDK2OverRide/PiSmmCpuDxeSmm/X64/SmmInit.nasm
GnrwsRpPkg/EDK2OverRide/PiSmmCpuDxeSmm/X64/SmmProfileArch.c
GnrwsRpPkg/EDK2OverRide/PiSmmCpuDxeSmm/X64/SmmProfileArch.h
GnrwsRpPkg/Include/Dsc/PlatformPkgComponents.dsc
GnrwsRpPkg/PlatformPkg.fdf

================================================================================ 
Commit: a219f906b6514332e0dcb0985e47a9a1de51d444 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:50:22 2024 -0700 
-------------------------------------------------------------------------------- 
[GNRWS][S3] AsmDisablePaging hangs while going back to 32 bit mode

[Issue Description]
During S3 resume, while executing AsmDisablePaging64 platform hangs and
not proceed further.

[Resolution]
Keeping S3resumePei part of flash since Size of the jump is not an issue
when jumping from RAM execution to flash execution

Package/Module:
GnrwsRpPkg

[Impacted Platform]
GNRWS

Hsd-es-id: 15016110251

Original commit date: Mon May 27 12:24:53 2024 +0530
Change-Id: Ib91ad87f17ddcee26822e09eba0a016ae89b48f7
Original commit hash: 0a566a8feb8d56c41be83e874163cf9099d3f680

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/PlatformPkg.fdf

================================================================================ 
Commit: cb905803ff8dd8444e6664fc11867bee5109fcc6 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:50:19 2024 -0700 
-------------------------------------------------------------------------------- 
Early VMD initialization for GNR-WS

[Feature Description]
VMD needs to be initialized early - not at the end of PEI as usual because GNR-WS uses VMD driver also in PEI

Package/Module:ServerSiliconPkg/Iio

[Impacted Platform]
GNR-WS

Hsd-es-id: 16024139533

Original commit date: Mon May 13 08:36:54 2024 +0530
Change-Id: Id4e56aec1acad2eb986a8931850fa04fde868a3e
Original commit hash: f16c7afeff245a665d35388724d6ff724169bf25

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Iio/Include/LibraryPrivate/IioVmdConf.h
ServerSiliconPkg/Iio/Library/IioVmdInit/IioVmdInit.c
ServerSiliconPkg/Iio/Library/IioVmdInit/IioVmdInitPchLess.inf
ServerSiliconPkg/Iio/Library/IioVmdInit/IioVmdPreMemSiInit.c
ServerSiliconPkg/Iio/LibraryPrivate/IioVmdConf/IioVmdConf.c
ServerSiliconPkg/SiliconPkg.dec

================================================================================ 
Commit: 7147bdecc8173c4415bad6b625cd3559ca5e11d9 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:50:16 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0032.D.98,
LOGANVL.0.RPB.0028.D.83,
KSYVLLE.1.RPB.0023.D.12,
GNRSPWS.0.RPB.0027.D.15,
Server-RC-0x02.0x00.0x01.01BD

Hsd-es-id: N/A"
Original commit date: Mon May 27 04:10:49 2024 -0700
Original commit hash: c443d28c25f7c609f45acd2f82a0424b54c93997

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env

================================================================================ 
Commit: d2ded5a0a312cff5cd184827d38490c758b1f009 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:50:12 2024 -0700 
-------------------------------------------------------------------------------- 
[GNRWS] YB observed in device manager (INTC1084)

[Issue Description]
YB observed in device manager
(code 28, Hardware ID INTC1084)

[Resolution]
- Put SGPI under _SB scope.

Package/Module:
OneSiliconPkg

[Impacted Platform]
GNRWS

Hsd-es-id: 18038628009

Original commit date: Fri May 24 16:34:59 2024 +0200
Change-Id: I999421bda39e367d4ce567473239b087601b5988
Original commit hash: 40920cb4d3301bde760d7d7655f2c95ef0e446c3

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/BoardInfo/GNRWS/ConnectivityGnrWs.asl
GnrwsRpPkg/Tool/BoardInfo/GNRWS/Foxville.asl
OneSiliconPkg/Fru/MtlPch/Include/AcpiTables/Dsdt/MtlPch.asl
OneSiliconPkg/Fru/MtlPch/Include/AcpiTables/Dsdt/MtlPchGpio.asl

================================================================================ 
Commit: b2e242a89350b4af730f0bae40d10908f7b545e9 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:50:10 2024 -0700 
-------------------------------------------------------------------------------- 
[FSP][Internal Dev] remove ras standalone lib and drivers

[Issue Description] or [Feature Description]
ras lib removal

[Resolution]
remove ras standalone lib and drivers

Package/Module:ServerRasPkg

[Impacted Platform]
GNR.

Hsd-es-id: 15016126057

Original commit date: Fri May 24 15:32:36 2024 +0800
Change-Id: I2448820a65ed6fbc8606442acce9a38f33826a0f
Original commit hash: 4de209b1d56b0e8bfee96df98414020fc9736067

-------------------------------------------------------------------------------- 
[Changed Files]
ServerRasPkg/Driver/Smm/Gen3/RasSmiHandler/RasSmiHandlerStandalone.c

================================================================================ 
Commit: fff3b778fb688eb18c8aaeaf34ca0502bbf15f5f 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:50:07 2024 -0700 
-------------------------------------------------------------------------------- 
ServerSiliconPkg/IioSecurePlatformLib: VROC2OOB communication is not supported

[Issue/Feature Description]
Bios shall leave unhidden (but locked) VMD device on socket 0 on first IIO stack if
VMD is enabled on any stack of any socket.
Required for all gen3 programs except GNR-WS

[Impacted Platform]
Gen3 except GNR-WS.

Hsd-es-id: 18038171010
Original commit date: Thu May 9 14:59:35 2024 +0200
Change-Id: I1a4e93e6c20ebc32524204b5594119e948fa0903
Original commit hash: acc96479b6d727d53c1621ae4467befe6faf702a

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Iio/Library/PeiIioSiliconDataInitLib/PeiIioSiliconDataInitLib.c
ServerSiliconPkg/Library/SiliconWorkaroundLibGnrSrf/SiliconWorkaroundLib.c

================================================================================ 
Commit: 75ecdc079f9b61f25579fa7743c0ae428a0e2e53 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:50:03 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0032.D.97,
LOGANVL.0.RPB.0028.D.82,
KSYVLLE.1.RPB.0023.D.11,
GNRSPWS.0.RPB.0027.D.14,
Server-RC-0x02.0x00.0x01.01BC

Hsd-es-id: N/A"
Original commit date: Mon May 27 00:31:45 2024 -0700
Original commit hash: 84692b1454c3c6f5c3b7e928046e9cc7d547a748

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 20e6ed95134743a1db3c96216965167687d960fd 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:49:58 2024 -0700 
-------------------------------------------------------------------------------- 
Clear MC CE status even RRL table does not exist.

[Issue Description]
If there is a uc and ce generated at a same time, RRL log record shows which is a uc,
and RRL table will not create. Thus Mem CE error will not handle.
When next ce comes and ce count lager than the threshold, SMI will not generate.

[Resolution]
when NewError bit is set, clear MC CE status even RRL table does not exist.

Package/Module:

[Impacted Platform]
BHS

Hsd-es-id: 15016115370

Original commit date: Fri May 17 13:46:52 2024 +0800
Change-Id: Ifbdc952c25e362dcaa63172198bb0fb2ad992950
Original commit hash: e3409b562a58818d5b5859668aa4f661f5d2f75a

-------------------------------------------------------------------------------- 
[Changed Files]
ServerRasPkg/Library/SmmImcRoutingLib/ImcCe.c

================================================================================ 
Commit: f63017da7ea3cb9ce4e74c1da4cc896589fae5d4 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:49:55 2024 -0700 
-------------------------------------------------------------------------------- 
[FSP][GNR] Add IpmiIoBase upd.

[Feature Description]
Add IpmiIoBase upd, then coreboot can use different io base address.

Package/Module:
BirchStreamFspPkg/*.*

[Impacted Platform]
GNR API mode

Hsd-es-id: 15016111552

Original commit date: Wed May 22 15:52:15 2024 +0800
Change-Id: I695d0eca7da3a9c2179d14ab240cbd88a9bd8b6a
Original commit hash: 99414b243afd9a4dd263654e4965fd19511be8d0

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamFspPkg/BirchStreamFspPkg.dec
BirchStreamFspPkg/Upd/FspUpd.yaml
BirchStreamFspPkg/Upd/FspUpd64bit.yaml
BirchStreamFspPkg/Upd/FspUpdGnrd.yaml
BirchStreamFspPkg/Upd/FspUpdGnrd64bit.yaml

================================================================================ 
Commit: e98762e89c7ca992f7056030bad16636d27f2004 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:49:52 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0032.D.96,
LOGANVL.0.RPB.0028.D.81,
KSYVLLE.1.RPB.0023.D.10,
GNRSPWS.0.RPB.0027.D.13

Hsd-es-id: N/A"
Original commit date: Sun May 26 11:10:43 2024 -0700
Original commit hash: 9c4758ae1e3911785653294113cb18501b402cef

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 09fbf64ea8142fe02ad7861583fd554f706edc39 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:49:50 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0032.D.95,
LOGANVL.0.RPB.0028.D.80,
KSYVLLE.1.RPB.0023.D.09,
GNRSPWS.0.RPB.0027.D.12

Hsd-es-id: N/A"
Original commit date: Sun May 26 04:10:52 2024 -0700
Original commit hash: 204a25bb8a887cca97efbf2d28e8afe8d5c008af

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 74397b90a8443c3984fd9d199ed23ae3dc1146a0 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:49:47 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0032.D.94,
LOGANVL.0.RPB.0028.D.79,
KSYVLLE.1.RPB.0023.D.08,
GNRSPWS.0.RPB.0027.D.11

Hsd-es-id: N/A"
Original commit date: Sat May 25 11:10:32 2024 -0700
Original commit hash: cc479afb5a906c5d7b8ee60e82d99b079bae49f4

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: dede77f3767dd3f257d5f13b2818f1c75aac1c1d 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:49:44 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0032.D.93,
LOGANVL.0.RPB.0028.D.78,
KSYVLLE.1.RPB.0023.D.07,
GNRSPWS.0.RPB.0027.D.10

Hsd-es-id: N/A"
Original commit date: Sat May 25 04:10:50 2024 -0700
Original commit hash: 7106ff0ca3bd1ac229c8d8aab633d60c0efe8629

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 66413d1e0bd77aced548a886e652f31423287f36 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:49:39 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0032.D.92,
LOGANVL.0.RPB.0028.D.77,
KSYVLLE.1.RPB.0023.D.06,
GNRSPWS.0.RPB.0027.D.09,
Server-RC-0x02.0x00.0x01.01BB

Hsd-es-id: N/A"
Original commit date: Fri May 24 11:10:43 2024 -0700
Original commit hash: c95aecc80e5d8337567b86cccab79f2b9fb1dc8e

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: f0b6ef283e3ff2869195ec9eb946822bcdc88f35 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:49:30 2024 -0700 
-------------------------------------------------------------------------------- 
[GNR] Implement Advance MemTest type 18 pattern improvements

[Feature Description]
MemTest Type 18 has implemented a row fast read - modify - write pattern and is requesting this to be added to GNR.

[Resolution]
Update Memtest type 18 code to include row fast read improvements

Package/Module:
CpRcPkg/Library/AdvMemTestLib
ServerSiliconPkg/Mem/Library/MemCpgcIpLib

[Impacted Platform]
ALL

Hsd-es-id: 14022394926

Original commit date: Mon May 20 11:06:49 2024 -0600
Change-Id: I541456700a030915eafb47f75d393209d0e6193d
Original commit hash: 0484c014e59e9c860b0a94210ac0ca0345e1d8c0

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Include/Library/AdvMemTestLib.h
CpRcPkg/Library/AdvMemTestLib/MemTestAlg.c
ServerSiliconPkg/Mem/Library/MemCpgcIpLib/Common/VendorContent/MuRMW_AMT.c

================================================================================ 
Commit: 67bbb1aa9cbc096da0cff01f93840487db348b88 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:49:27 2024 -0700 
-------------------------------------------------------------------------------- 
Appy I2C workaround for all MiscVendor 4RX8 MCR dimm

[Feature Description]
Switch to I2C mode for all MiscVendor 4RX8 to prevent shutdown
during OS runtime, while running intensive loads

Package/Module:

[Impacted Platform]
bios.birchstream-sp_graniterapids-sp
bios.birchstream_clearwaterforest-ap
bios.birchstream_clearwaterforest-sp
bios.birchstream_graniterapids-ap

Hsd-es-id: 14022407829

Original commit date: Mon May 20 09:52:10 2024 -0600
Change-Id: Ia1fb07186908f20a0e8ac63741c6bb7c5726eb6d
Original commit hash: 2c4b6cf418455508bee1b876cb187b0d33ceab42

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Mem/Library/MemMcIpLib/Common/MemConfigMc.c

================================================================================ 
Commit: a6af9a9c69222b60493a34cc4133ca4379779f00 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:49:25 2024 -0700 
-------------------------------------------------------------------------------- 
System firmware shall enable PTM in RCIL link

[Feature Description]
System Firmware shall enable Precision Time Measurement in RCIL between host CPU and PCH if PTM is supported by both sides.
RCIL shall be considered a hierarchy for PTM with CPU RCIL as Root Port and PCH as Upstream Port.

Package/Module:ServerSiliconPkg/Iio

[Impacted Platform]
GNR-WS

Hsd-es-id: 16024258175

Original commit date: Wed May 22 16:53:05 2024 +0530
Change-Id: I97f8b0b9c0c3d17c90d20458ef5dde6d33e9eaa2
Original commit hash: bf1d02ccaf793e8e31493f7c472f7a20d496b6fc

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Iio/Library/IioDmiLib/IioDmiLibGnrWs/IioDmiInitGnrWs.c

================================================================================ 
Commit: f98b582d2e6457d2ece34126848ee5b338e79244 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:49:22 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0032.D.91,
LOGANVL.0.RPB.0028.D.76,
KSYVLLE.1.RPB.0023.D.05,
GNRSPWS.0.RPB.0027.D.08,
Server-RC-0x02.0x00.0x01.01BA

Hsd-es-id: N/A"
Original commit date: Fri May 24 04:10:49 2024 -0700
Original commit hash: 3cbafb18f63d0bc489a53be23ddb1bc9b1835c7f

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 6bcd64ca285e4ebbea1ce6f951d8ca6b3083c1b1 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:49:19 2024 -0700 
-------------------------------------------------------------------------------- 
[GNRWS] Lgmr and Lgir values for Pch and Socket are different.

[Issue Description]
Lgmr and Lgir values for Pch and Socket are different.

[Resolution]
- Program PCH LGMR and LDIRx same as for SOC (IBL).
- Reenable for ESPI init flow for simulation.

Package/Module:
OneSiliconPkg

[Impacted Platform]
GNRWS

Hsd-es-id: 18038581812

Original commit date: Fri May 24 11:05:37 2024 +0200
Change-Id: I999421bda39e367d4ce567473238b087601b5988
Original commit hash: 53ab632391061db96f54432a45016373abba43e2

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchEspi.c
OneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchInit.c

================================================================================ 
Commit: cb29022fee9f4bb6925959483c4c834fc092e5c0 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:49:16 2024 -0700 
-------------------------------------------------------------------------------- 
GNRWS: Compilation using GCC/Clang fails

[Issue Description]
Compilation using GCC/Clang fails

[Resolution]
- Fixed compiler error.

Package/Module:
GnrwsRpPkg

[Impacted Platform]
GNRWS

Hsd-es-id: 18038584361

Original commit date: Thu May 23 18:30:47 2024 +0200
Change-Id: I888621bda39e938d4ce567473338f887691b9988
Original commit hash: 8c6330f43185f08279e88fb397375be46e966e4b

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Uba/UbaMain/TypeBeechnutCityXPVDUT/Dxe/SmbiosDataUpdateDxe/SmbiosDataUpdateDxe.c

================================================================================ 
Commit: d61c93a9e5281e5904feb4d3e69a0442762f72ba 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:49:13 2024 -0700 
-------------------------------------------------------------------------------- 
[Gen3] Print EWL warning code instead of checkpoint when promoting to error.

[Issue Description]
Current implementation is wrongly printing checkpoint code instead of error code when a fatal error occurs due to promote warning to error.

[Resolution]
Switch print on fatal error to include EWL warning code instead of current checkpoint code, only print checkpoint code if EWL context is invalid.

Package/Module:

[Impacted Platform]
bios.birchstream_graniterapids-ap, bios.birchstream-sp_graniterapids-sp, bios.kaseyville_graniterapids-d, bios.loganville_grandridge, bios.birchstream_clearwaterforest-sp

Hsd-es-id: 22020063515

Original commit date: Mon May 20 15:14:03 2024 -0600
Change-Id: I8e4e4e0a40dbaa5bafdfd8ce95ade75cc0afc60a
Original commit hash: e3d47f377166434d01d5af7659d45be5c7cace57

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Library/BaseEnhancedWarningLogLib/BaseEnhancedWarningLogLib.c
CpRcPkg/Library/MemErrorLib/MemErrorLibPei.c

================================================================================ 
Commit: 72221def01399f83fc2b2761cb8917141f464f55 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:49:11 2024 -0700 
-------------------------------------------------------------------------------- 
[Gen3]Update CMI Read Completion credits to increase B2CXL BW in Flat2LM config

[Feature Description]
Mrc shall update B2CMI credits as per the updated XLS

Package/Module:

[Impacted Platform]
Gen3

Hsd-es-id: 14022432669

Original commit date: Thu May 23 10:06:53 2024 -0600
Change-Id: I00a964ae116fc986259a9f5b71cc9fa1e8ec2a21
Original commit hash: 8257c0d8572ade9a97b2025301668af59cc953c9

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Library/Mesh2MemIpLib/Gen3/MemB2CmiCreditParameters.h

================================================================================ 
Commit: 99a797d2009724ec7290b158ec3afb0677ffe23e 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:49:08 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0032.D.90,
LOGANVL.0.RPB.0028.D.75,
KSYVLLE.1.RPB.0023.D.04,
GNRSPWS.0.RPB.0027.D.07,
Server-RC-0x02.0x00.0x01.01B9

Hsd-es-id: N/A"
Original commit date: Thu May 23 11:10:58 2024 -0700
Original commit hash: 3feef053226f2835edda191382d5ae74601e7156

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: b9a5dc98fc459eb6f057203504b56d6f7c7d2cec 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:49:05 2024 -0700 
-------------------------------------------------------------------------------- 
[GnrWs] ME/AMT setup, Form Callbacks implementation

[Feature Description]
Added implementation for loading default values and
to check remote session.

Package/Module:
GnrwsRpPkg
OneSiliconPkg
ServerPlatformPkg

[Impacted Platform]
GnrWs

Hsd-es-id: 18038545273

Original commit date: Mon May 20 15:57:46 2024 +0200
Change-Id: I80b396e3b9187edbafa85a2ce9c3055d771c2276
Original commit hash: f4ccd90d349efeb40451315aa612c6c8dad8dadf

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Library/DxePolicyUpdateLib/DxeMePolicyUpdate.c
GnrwsRpPkg/Platform/Dxe/Setup/Advanced.vfr
GnrwsRpPkg/Platform/Dxe/Setup/AmtSetup.hfr
GnrwsRpPkg/Platform/Dxe/Setup/MeSetup.c
GnrwsRpPkg/Platform/Dxe/Setup/MeSetup.hfr
GnrwsRpPkg/Platform/Dxe/Setup/SetupPlatform.c
OneSiliconPkg/Product/GnrWs/Include/MeSetupVariable.h
ServerPlatformPkg/Include/Configuration.h

================================================================================ 
Commit: 187e97639688323f47db08b2e4783bbe8fff2931 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:49:03 2024 -0700 
-------------------------------------------------------------------------------- 
[GNR HEDT/1SWS]: BIOS to clear PPD1.PDM on each boot to support emulation of warm reset

[Feature Description]
Emulation is using uBIOS generated in cold bood after warm reset.
Need to do clearing PPD1 Port Definition Mode, needed in warm boot, even on cold boot.

Package/Module:
ServerSiliconPkg/Iio

[Impacted Platform]
Graniterapids Workstation

Hsd-es-id: 18038541645

Original commit date: Mon May 20 11:41:49 2024 +0200
Change-Id: I5733c3dc609b23c8aac6c64b37d2f5cfbc1f88f2
Original commit hash: a29e42cd9da6f7e524c0f23c2923b8479150ad0e

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Iio/Library/IioDmiLib/IioDmiLibGnrWs/IioDmiInitGnrWs.c

================================================================================ 
Commit: 6c02a2ba6ca00924e59017cd94bc35293975cf0b 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:49:00 2024 -0700 
-------------------------------------------------------------------------------- 
GNRWS: Compilation using GCC fails

[Issue Description]
Compilation using GCC fails

[Resolution]
- Fixed compiler warnings reported as errors.

Package/Module:
GnrwsRpPkg

[Impacted Platform]
GNRWS

Hsd-es-id: 18038580775

Original commit date: Thu May 23 14:08:32 2024 +0200
Change-Id: I888699bda39e938d4ce567473338f087691b9988
Original commit hash: d73a608f2b70b721c42958cb4cc2829105d45144

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Platform/Dxe/Setup/MeSetup.c
GnrwsRpPkg/Platform/Dxe/Setup/SetupInfoRecords.c
OneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchInitPreMem.c

================================================================================ 
Commit: f8749dafce45edcf73364f398da3b985fafe6e5e 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:48:57 2024 -0700 
-------------------------------------------------------------------------------- 
GNRWS: PCH PCIe clocks usage are missing UBA integration

[Issue Description]
- Added UBA table for PCIe clocks usage.
- Connect table to policy update.

Package/Module:
GnrwsPk, ServerPlatformPkg

[Impacted Platform]
GNRWS

Hsd-es-id: 18038573455

Original commit date: Wed May 22 19:07:58 2024 +0200
Change-Id: I877621bd888e938d333567473238f087641b3333
Original commit hash: bf36d3c037281689a63c144824bceb8208a55aa3

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Uba/UbaMain/TypeBeechnutCityXPVDUT/Pei/PchPcieClkReqTable.c
GnrwsRpPkg/Uba/UbaMain/TypeBeechnutCityXPVDUT/Pei/PeiBoardInit.h
GnrwsRpPkg/Uba/UbaMain/TypeBeechnutCityXPVDUT/Pei/PeiBoardInitLib.c
GnrwsRpPkg/Uba/UbaMain/TypeBeechnutCityXPVDUT/Pei/PeiBoardInitLib.inf
ServerPlatformPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdatePreMemGnrWs.c
ServerPlatformPkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibGnrWs.inf

================================================================================ 
Commit: 1d5ae4ea02b9cd6ce56f3c165430e5207b0034f8 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:48:54 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0032.D.89,
LOGANVL.0.RPB.0028.D.74,
KSYVLLE.1.RPB.0023.D.03,
GNRSPWS.0.RPB.0027.D.06,
Server-RC-0x02.0x00.0x01.01B8

Hsd-es-id: N/A"
Original commit date: Thu May 23 04:09:23 2024 -0700
Original commit hash: 3d02fb397abb720fb16db98d545430b2e81866d4

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: c0ce4d3490473561245e066ce7cd33af6a70f3f1 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:48:52 2024 -0700 
-------------------------------------------------------------------------------- 
Reenable ASPM for PCH and CPU in GNRWS

[Feature Description]
CPU and PCH ASPM was commented for GNRWS PO
Reenabling them by reverting the changes

Package/Module:ServerSiliconPkg/Iio

[Impacted Platform]
GNRWS

Hsd-es-id: 18038568697

Original commit date: Wed May 22 18:43:59 2024 +0530
Change-Id: I6ff17e83ea946643e9146a34962dfdf3673ef907
Original commit hash: d45720915863b50fa29fe505b016d5b2bd18ea70

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Iio/Library/IioDmiLib/IioDmiLibGnrWs/IioDmiInitGnrWs.c

================================================================================ 
Commit: a00b28b84b4fd824b2982b271b2e5c3b521a1eba 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:48:48 2024 -0700 
-------------------------------------------------------------------------------- 
[Issue Description]

SMBIOS type 41 Information not listing audio, ethernet and SATA devices.

Package/Module: BirchStreamOpenBoardPkg /./SmbiosDataUpdateDxe

[Impacted Platform]
GNRWS

Hsd-es-id: 16022960387

Original commit date: Thu May 16 23:43:05 2024 +0530
Change-Id: I49fffeaa3aa64b77e689d44bc6ed97284936b99a
Original commit hash: f2dd16f83b73901e9c87669c3f69c3193c8db0b6

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Uba/UbaMain/TypeBeechnutCityXPVDUT/Dxe/SmbiosDataUpdateDxe/SmbiosDataUpdateDxe.c
GnrwsRpPkg/Uba/UbaMain/TypeBeechnutCityXPVDUT/Dxe/SmbiosDataUpdateDxe/SmbiosDataUpdateDxe.inf
GnrwsRpPkg/Uba/UbaMain/TypeBeechnutCityXPVDUT/Dxe/SmbiosDataUpdateDxe/SmbiosDataUpdateDxe.uni

================================================================================ 
Commit: 4d4156e843b9341bebb7a1b3733f6e50a488b65a 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:48:43 2024 -0700 
-------------------------------------------------------------------------------- 
Need to change pipectl2 controller register

[Feature Description]
Need to change pipectl2.l1p0_psmap register to reduce the latency from the P2 state
This is a silicon workaround specific to GNRD

Package/Module:ServerSiliconPkg/Iio

[Impacted Platform]
KVL

Hsd-es-id: 16024238964

Original commit date: Wed May 22 08:37:49 2024 +0530
Change-Id: Ibae9a687fee3c27778d0d59e9f4bcd4d4213f35b
Original commit hash: 3d367c11c9289e60072e5626afe41da056b9ac60

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Iio/Library/IioFblpSocLib/IioFblpSoc.c
ServerSiliconPkg/Iio/LibraryPrivate/IioFblpIpLib/IioFblpIp.c
ServerSiliconPkg/Library/SiliconWorkaroundLibGnrSrf/SiliconWorkaroundLibGnrd.c

================================================================================ 
Commit: b5ee524131cbe42a0a00a0e488c1b7b46d6917c3 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:48:39 2024 -0700 
-------------------------------------------------------------------------------- 
CXL CM RAS: Setup the mask registers.

[Issue Description]
Need to program the CXL CM RAS mask and severity registers for CXL endpoint/devices.

[Resolution]
Program the CXL CM RAS mask and severity registers for CXL endpoint/devices.

Package/Module: ServerRasPkg/CxlRasLib20

[Impacted Platform]
Default ALL

Hsd-es-id: 14022302389

Original commit date: Thu May 16 09:04:18 2024 -0700
Change-Id: I48eb1744c0a291d697e8197de7eeef1c1b9e11ac
Original commit hash: ceb069362e916951a66f71bf0ebb57e449432db3

-------------------------------------------------------------------------------- 
[Changed Files]
ServerRasPkg/Include/Library/CxlRasLib.h
ServerRasPkg/Include/Library/PcieStdLib.h
ServerRasPkg/Include/Register/PcieRegDef.h
ServerRasPkg/Library/CxlRasLib/CxlRasLib20/CxlCmProtocol.c
ServerRasPkg/Library/LibraryGen3/PcieRasLibGnrSrf/PcieRasLib.c
ServerRasPkg/Library/LibraryGen3/PcieRasLibGnrSrf/PcieRasLibGnrSrf.inf
ServerRasPkg/Library/PcieRasLib/PcieRasLib.c
ServerRasPkg/Library/PcieRasLib/PcieRasLib.inf
ServerRasPkg/Library/PcieStdLib/PcieStdLib.c

================================================================================ 
Commit: 0693edf102fadaa088d4104b7e08b47817edbdd6 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:48:35 2024 -0700 
-------------------------------------------------------------------------------- 
Clear ADC done status bit

[Feature Description]
ADC done status from BGRUGB HVMADC.
Set by HW. Must be cleared by BIOS by writing 0

Package/Module:

[Impacted Platform]
Gen3

Hsd-es-id: 14022420481

Original commit date: Tue May 14 09:19:26 2024 -0600
Change-Id: Ibb9f81ad241c7b65bee2087155f8ca96a5327e13
Original commit hash: 7f417cf177821fa03c94b9f21350b6df04be1cd2

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Mem/Library/MemDdrioIpLib/Gen3/MemDdrioInitLib/22ww30e/DdrioInit.c
ServerSiliconPkg/Mem/Library/MemDdrioIpLib/Gen3/MemDdrioInitLib/RegflowSupport.h
ServerSiliconPkg/Mem/Library/MemDdrioIpLib/Gen3/MemIOControl.c

================================================================================ 
Commit: 61227bfffddb69dbdd005aa8455dcda43dbc0168 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:48:31 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0032.D.88,
LOGANVL.0.RPB.0028.D.73,
KSYVLLE.1.RPB.0023.D.02,
GNRSPWS.0.RPB.0027.D.05,
Server-RC-0x02.0x00.0x01.01B7

Hsd-es-id: N/A"
Original commit date: Wed May 22 11:10:53 2024 -0700
Original commit hash: 3105d36ae2d0e7b5f5e6852b31fca9135cfc49b0

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 6dcc6630df3600d459cb09cd534c9d82f723ae4a 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:48:28 2024 -0700 
-------------------------------------------------------------------------------- 
Nv Variable Seamless Update - Revision Data Update

Hsd-es-id: 15016112462

Original commit date: Wed May 22 18:05:10 2024 +0800
Change-Id: Ia004c07cf20de122415ac173237fa67e545b7fc0
Original commit hash: c7e6fc7172d7a775b23439d3d59d793d0b66a7c2

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamOpenBoardPkg/PreBuildSetupPcdDefaults.dsc.inc
ServerPlatformPkg/Include/NvVariableUpdateRule.h

================================================================================ 
Commit: 8a17660bc18f9357dba90aebaff9766b004dd098 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:48:24 2024 -0700 
-------------------------------------------------------------------------------- 
[GNRAP][Code review]Incorrect parameter in MemSPDDDR5.c and MemDfe.c

[Issue Description]
In the file MemDfe.c there is spaces between "% d"
And in the file MemSPDDDR5.c the value MemDataGetRowBits is incorrect since it should be MemDataGetColBits

[Resolution]
In the file MemDfe.c the extra spaces where removed "%d"
In the file MemSPDDDR5.c the second MemDataGetRowBits value was replaced with MemDataGetColBits

Package/Module:

[Impacted Platform]
bios.birchstream-sp_graniterapids-sp,bios.birchstream_clearwaterforest-sp,bios.birchstream_graniterapids-ap,bios.birchstream_sierraforest-ap,bios.kaseyville_graniterapids-d,bios.loganville_grandridge

Hsd-es-id: 15016075813

Original commit date: Mon May 20 12:23:24 2024 -0600
Change-Id: I94936f5fd166834017fcb0b6f451769a016a8a16
Original commit hash: 6dbaa05a0f91d99640c74863a01997fc30469cf5

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Library/BaseDdr5CoreLib/MemDfe.c
CpRcPkg/Library/BaseDdr5CoreLib/MemSPDDDR5.c

================================================================================ 
Commit: 26a41067e06c638a44415ccfa2cc64caa83e0614 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:48:21 2024 -0700 
-------------------------------------------------------------------------------- 
[GNR WS][RCIL] Add API for PTM enabling

[Feature Description]
PCH shall expose two functions:
UpDmiPtmGetCapability and UpDmiPtmEnable

Package/Module:
OneSiliconPkg, ServerSiliconPkg

[Impacted Platform]
GNRWS

Hsd-es-id: 18038567383

Original commit date: Wed May 22 15:55:45 2024 +0200
Change-Id: I877666b9567e367d4cf5674736448012301b2456
Original commit hash: 51cc83d3c001866c1c92615328b0aa3fb74aa381

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/Fru/MtlPch/Library/PchDmiExtLib/PchDmiExtLib.c
OneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiDmiSipInitLib.h
OneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiDmiSipInitLib.c
OneSiliconPkg/Product/GnrWs/Include/Library/DmiExtLib.h

================================================================================ 
Commit: 9c7865f30c71f4e058e19fa40cd303b3327c8b11 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:48:19 2024 -0700 
-------------------------------------------------------------------------------- 
[Kaseyville] FV Size Alignment for PEI Dispatcher Logs Enabled.

[Feature Description]
FV Size Alignment for KVL incase of PEI Dispatcher Logs are Enabled.

Package/Module:

[Impacted Platform]
KVL.

Hsd-es-id: 16024118936

Original commit date: Thu May 9 17:31:52 2024 +0530
Change-Id: Ib5c42954dfdff039dddc53e6fb02014f5f650fc9
Original commit hash: a1adaea15681366b161e9fe6fe07a6b0ae8efcb3

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamFspPkg/BuildConfigKvl.ini
BirchStreamFspPkg/KaseyvilleFspPkg.fdf

================================================================================ 
Commit: 835f0e016588e46f11732cc4112f55cb294307b4 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:48:17 2024 -0700 
-------------------------------------------------------------------------------- 
GNR-WS add workaround for IMR1

[Feature Description]
Add workaround for IMR1 that programs it to a separate region on GNR-WS.

Package/Module:
ServerSiliconPkg/MemoryInstallLib

[Impacted Platform]
GNR-WS

Hsd-es-id: 22020069977

Original commit date: Mon May 20 15:28:43 2024 -0700
Change-Id: I5babd8755b1459453cbe88b299127b9b60592ea7
Original commit hash: d0b240cdc86c74e2587a299362a2ca884fef9b72

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Mem/Library/MemoryInstallLib/Gen3/MemoryInstallGen.c
ServerSiliconPkg/Mem/Library/MemoryInstallLib/MemoryInstallLibGen3.inf
ServerSiliconPkg/Mem/Library/MemoryInstallLib/MemoryInstallLibGen3Fsp.inf

================================================================================ 
Commit: 92f0bf197c09bdea5dbce1ebd8d67f3ae3b5bb8a 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:48:14 2024 -0700 
-------------------------------------------------------------------------------- 
[SGX][GNR]Missing sgxerrorcode check and PRMRR valid bit set check before activation

[Issue Description]
During SgxErrorCode right after MCHECK execution,
SGX is showed activated.

[Resolution]
Checking SgxErrorCode before SGX activation.

Package/Module:
ServerSecurityPkg/Cct

[Impacted Platform]
ALL

Hsd-es-id: 18038497331

Original commit date: Wed May 15 13:00:49 2024 +0200
Change-Id: Icb49d4c37a4c7e24f7f36cd42735b9a79c6c2cb6
Original commit hash: 13bd7e5a6856d3195402f5eda13453748d041b6f

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSecurityPkg/Cct/Feature/SgxLate/4v0/SgxLateCallbackPostMcheck.c

================================================================================ 
Commit: fb3c80f62761bc4ff412c5fc02258d7bc512a8f2 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:48:12 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0032.D.87,
LOGANVL.0.RPB.0028.D.72,
KSYVLLE.1.RPB.0023.D.01,
GNRSPWS.0.RPB.0027.D.04,
Server-RC-0x02.0x00.0x01.01B6

Hsd-es-id: N/A"
Original commit date: Wed May 22 04:10:48 2024 -0700
Original commit hash: cc4a8cad21bcb623580ca71a816e3981b4012743

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 1e4176a9d7d7e0014dfe6e8742783af558cffaf1 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:48:10 2024 -0700 
-------------------------------------------------------------------------------- 
ServerSiliconPkg/Iio: [GNR] Fix CAPSR register programming

[Issue Description]
BIOS doesn't set CAPSR register correctly when pcie clock mode set to
distinct with SRIS disable (SRNS).

[Resolution]
Fix boolean pass to function which programs CAPSR register.

Package/Module: ServerSiliconPkg/Iio

[Impacted Platform]
All

Hsd-es-id: 18038481844

Original commit date: Wed May 15 16:45:27 2024 +0200
Change-Id: I49d13f225478b1bdbd8c2f5aea437ecadff13030
Original commit hash: b2863a662b251096d06d4006b89f898133a7de27

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Iio/Include/LibraryPrivate/IioPcieLib.h
ServerSiliconPkg/Iio/Library/IioPcieInit/IioPcieControllerInit.c
ServerSiliconPkg/Iio/LibraryPrivate/IioFblpIpLib/IioFblpIp.c
ServerSiliconPkg/Iio/LibraryPrivate/IioPcieLib/Gen4/IioPcieControllerInit.c
ServerSiliconPkg/Iio/LibraryPrivate/IioPcieLib/Gen5/IioPcieControllerInit.c
ServerSiliconPkg/Iio/LibraryPrivate/IioPcieLib/Null/IioPcieLib.c

================================================================================ 
Commit: e9d47e10ff4f1b06912413fdab6f0ffb9ef72095 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:48:07 2024 -0700 
-------------------------------------------------------------------------------- 
ServerPlatformPkg: DBG2 device not found in FWTS

[Issue Description]
FWTS couldn't enumerate DBG2 device because it's a userspace tool which
doesn't have the access to NVS region. Since setup variables will return
zero, the if condition check failed and the device definition under the
scope will be treated as not exist.

[Resolution]
Move the condition check for UAR1 and IUR0 serial devices into _STA
method.

Package/Module: ServerPlatformPkg/AspeedSsdt, OneSiliconPkg/AcpiTables/

[Impacted Platform]
ALL

Hsd-es-id: 22020084768

Original commit date: Fri May 17 15:24:49 2024 -0700
Change-Id: I078b4bd79faf7e82fee9a45b28d2715f270693bb
Original commit hash: 3e63c8ff21b095211550f70d2b15ae9cdf0a3e0e

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/Fru/Ibl/AcpiTables/Dsdt/IblUart.asl
ServerPlatformPkg/Features/Acpi/BmcAcpiTables/AspeedSsdt/Aspd.asi
ServerPlatformPkg/Features/Acpi/BmcAcpiTables/AspeedSsdt/Uar1.asi

================================================================================ 
Commit: 86e1c1a6c6665602ade32a03535f4e8d2798f09c 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:48:02 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0032.D.86,
LOGANVL.0.RPB.0028.D.71,
KSYVLLE.1.RPB.0022.D.99,
GNRSPWS.0.RPB.0027.D.03,
Server-RC-0x02.0x00.0x01.01B5

Hsd-es-id: N/A"
Original commit date: Tue May 21 17:51:49 2024 -0700
Original commit hash: bd8edd06f339fceff682c0dccd2d4a508e7f87ad

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 39289e39ba4c2935d0bc7f7eb4abe076d7c45d77 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:48:00 2024 -0700 
-------------------------------------------------------------------------------- 
ServerSiliconPkg/EvRecipe: EvRecipe update to 0.018

Ev recipe applied:
SRF_BIOS_Recipe_UPI_rvdb0.018_v2.24.2_20240510_1205_Final_cleaned.xlsx
SRF_BIOS_Recipe_PCIE_rvdb0.018_v2.24.2_20240510_1302_Final_cleaned.xlsx

[Impacted Platform]
GNR SRF CWF

Hsd-es-id: 14022375856
Original commit date: Fri May 10 14:39:23 2024 -0700
Change-Id: I7c05bbe856100f9a1fa5e7bfe9e4c828b9daa800
Original commit hash: a259c230604cc5e9e6f24a21bc6e8419b47e9c02

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Iio/Library/IioEvRecipeInjectionLib/Pcie/Gen5/GnrSrf/PcieEvRecipeInjectionLib.aslc
ServerSiliconPkg/Upi/Library/MultiSocketLib/ChipGnrSrf/KtiEvRecipeTable_GNR.h

================================================================================ 
Commit: 3170bff41eae25add93c5431ac1215d1a70fe209 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:47:57 2024 -0700 
-------------------------------------------------------------------------------- 
[GNR][MCR] Fix Montage WA for MRCD B0/B1 DCS1 Row E for warm reset

Update PowerDownWorkaroundRevert to only clear BIT0 of RCD PG[80]RW63 rather than writing 0 to the entire register.
This WA is only executed in the slow boot path.

Hsd-es-id: 14022259094

Original commit date: Tue May 7 15:53:49 2024 -0700
Change-Id: I9724fd7cbc598d6022fe585dc5e8e758615521af
Original commit hash: b4a8533148ed93a80824c3a86249c5a36b4045c3

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Library/BaseDdr5CoreLib/MemJedecDdr5.c

================================================================================ 
Commit: d244a006cad7d62b325c771b3a449cc2ebc3ed16 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:47:55 2024 -0700 
-------------------------------------------------------------------------------- 
[GNR-SP] Add 1DPC 2R x4 32Gb as POR

[Feature Description]
1DPC 2R x4 32Gb needs to be added as POR configuration on GNR SP systems

[Resolution]
add 1DPC 2R x4 32Gb as POR configuration on GNR SP

Package/Module:

[Impacted Platform]
GNR-SP

Hsd-es-id: 14022379342

Original commit date: Fri May 17 11:28:41 2024 -0600
Change-Id: I17d3a9bb433f156206e8370e598453f2bd9cb7d2
Original commit hash: 282d528cfb0e9c2b5f4a9bb1d3c8ac68f8dce722

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Mem/Library/MemPorLib/GnrSrf/MemPorTableSp.c

================================================================================ 
Commit: fe74adb4041e63e67101032f41320a3db6cc973b 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:47:53 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0032.D.85,
LOGANVL.0.RPB.0028.D.70,
KSYVLLE.1.RPB.0022.D.98,
GNRSPWS.0.RPB.0027.D.02,
Server-RC-0x02.0x00.0x01.01B4

Hsd-es-id: N/A"
Original commit date: Tue May 21 11:10:53 2024 -0700
Original commit hash: 538bfa184aaf32ff93c4ee79a9369092ed4fe3d4

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 1fa41abee3e7a5a8700d7cf1f8d4c62519886c09 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:47:51 2024 -0700 
-------------------------------------------------------------------------------- 
Enhance KTI NVRAM Verification

[Feature Description]
Add Version, Size, and CRC to KTI NVRAM structure.
During normal boot flow, after populating NVRAM structure data,
calculate CRC and save in NVRAM. During S3 Resume boot flow, check
Version, Size, and CRC values before consuming data from KTI NVRAM
structure.

Package/Module: ServerSiliconPkg/UncoreLib

[Impacted Platform]
All

Hsd-es-id: 14022344282

Original commit date: Tue May 14 12:07:31 2024 -0700
Change-Id: Iedf8728905772e07b354fd9a6fae7909e15d6e8d
Original commit hash: 68fa416a31ba340ee888bebf1c9942d5af37b668

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Include/Upi/KtiHost.h
ServerSiliconPkg/Include/KtiMisc.h
ServerSiliconPkg/Upi/Library/UncoreLib/ChipGnrSrf/UncoreLib.c
ServerSiliconPkg/Upi/Library/UncoreLib/KtiMain.c
ServerSiliconPkg/Upi/Library/UncoreLib/UncoreLibGnrSrf.inf
ServerSiliconPkg/Upi/Library/UncoreLib/UncoreLibGnrd.inf

================================================================================ 
Commit: 43ddc8bca157a31e81e839007aece712f073f30e 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:47:48 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0032.D.84,
LOGANVL.0.RPB.0028.D.69,
KSYVLLE.1.RPB.0022.D.97,
GNRSPWS.0.RPB.0027.D.01

Hsd-es-id: N/A"
Original commit date: Tue May 21 11:41:49 2024 +0000
Original commit hash: b37223315dd903eb39b272487ea1ea6deae37b65

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 477f294094da9ebd203def1b40bd6fa29440bf8a 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:47:46 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0032.D.83,
LOGANVL.0.RPB.0028.D.68,
KSYVLLE.1.RPB.0022.D.96,
GNRSPWS.0.RPB.0026.D.99,
Server-RC-0x02.0x00.0x01.01B3

Hsd-es-id: N/A"
Original commit date: Tue May 21 04:10:57 2024 -0700
Original commit hash: 95408e76e6e345ebc3652811c32e72cd6c467a92

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 5cb70f216a62a21697689a3dc6ea741bb967d8c6 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:47:43 2024 -0700 
-------------------------------------------------------------------------------- 
Get Maximum enabled LPs from CPUID.0x1F:EBX[15:0]

[Feature Description]
SRF-SP and AP QDFs are incorrectly fused such that MAX_LP_EN is always 1
as opposed to 0 for 4 cores/module, and 2 for 2 cores/module,
BIOS was using this value as 4 cores/module always.

Change request is for BIOS to use CPUID leaf 0x1f level 1
for cores/module fusing information.

Package/Module: ServerSiliconPkg/CpuIpLib

[Impacted Platform]
SRF, CWF

Hsd-es-id: 15016086287

Original commit date: Mon May 20 16:30:30 2024 +0800
Change-Id: Ief60487218d45320afa8490593aaa351b12f0bae
Original commit hash: 0f66e4ec10c45deeae9f6d08bac5bccb07af8e0d

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Cpu/Library/CpuIpLib/GnrSrf/CpuIpLib.c
ServerSiliconPkg/Library/PcuIpLib/GnrSrf/PcuCapid.c

================================================================================ 
Commit: 0a0a5a9b2300fc81a3ef98634f781542289ac669 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:47:41 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0032.D.82,
LOGANVL.0.RPB.0028.D.67,
KSYVLLE.1.RPB.0022.D.95,
GNRSPWS.0.RPB.0026.D.98,
Server-RC-0x02.0x00.0x01.01B2

Hsd-es-id: N/A"
Original commit date: Tue May 21 02:48:05 2024 -0700
Original commit hash: 77ab623ee92b5cbf6c63a1f3ffe827752781ee35

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: c80390cd97e6b6e29e5ad180d8d7e7a6ce5ba156 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:47:39 2024 -0700 
-------------------------------------------------------------------------------- 
Change RDIMM Tx pre-DFE loopcount to 1k and tap1 initial value to -5 for MiscVendor 2R 2DPC config

[Feature Description]
Change RDIMM Tx pre-DFE loopcount to 1k and tap1 initial value to -5 for MiscVendor 2R 2DPC config

Package/Module:

[Impacted Platform]
GNR

Hsd-es-id: 15015752916

Original commit date: Wed Mar 27 21:54:27 2024 +0800
Change-Id: Iac4c81084a731aa728030fb458333ab159fe9733
Original commit hash: 56fa6874541755daa36ffdefd9339b4c957ae633

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Library/BaseDdr5CoreLib/Ddr5CoreLibInternal.h
CpRcPkg/Library/BaseDdr5CoreLib/MemDfe.c
ServerSiliconPkg/Include/Library/MemCpgcIpTargetLib.h
ServerSiliconPkg/Library/SiliconWorkaroundLibGnrSrf/SiliconWorkaroundLibGnr.c
ServerSiliconPkg/Mem/Library/MemCpgcIpLib/Gen3/HwMemCpgcIpTargetLib/HwMemCpgc.c
ServerSiliconPkg/Mem/Library/MemCpgcIpLib/Gen3/MemCpgc.c

================================================================================ 
Commit: 1f35956ae5f76273caef0c8940dd95fab1f23202 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:47:36 2024 -0700 
-------------------------------------------------------------------------------- 
Dfx knob to enable or disable non fatal low margin EWL

[Feature Description]
Create Dfx knob to disable logging and printing EWL for non critical low margins for TxPreDfe Vref.

Package/Module: CpRcPkg/Library/BaseMemoryTrainingLib

Hsd-es-id: 14022240451

Original commit date: Mon May 6 12:35:21 2024 -0500
Change-Id: Ic6cbedaf290b7aff494b5439f5c3713a918a8ecc
Original commit hash: 49b15badfe80d612c8d2347b12151ae6830f68f9

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamOpenBoardPkg/Library/PeiFspHobCheckLib/FspHobHelpers.h
BirchStreamOpenBoardPkg/PreBuildSetupPcdDefaults.dsc.inc
CpRcPkg/CpRcPkg.dec
CpRcPkg/Include/Memory/MemDefaults.h
CpRcPkg/Include/Ppi/MemoryPolicyPpi.h
CpRcPkg/Library/BaseMemoryCoreLib/Core/Mem/MemStart.c
CpRcPkg/Library/BaseMemoryTrainingLib/MemMargins.c
ServerPlatformPkg/Library/PeiMemoryPolicyUpdateLib/PeiMemoryPolicyUpdateLib.c
ServerPlatformPkg/Platform/Dxe/SocketSetup/MemoryDfxSetup.hfr
ServerPlatformPkg/Platform/Dxe/SocketSetup/MemoryDfxSetupStrings.uni
ServerSiliconPkg/Include/Guid/SocketMemoryVariable.h
ServerSiliconPkg/Library/PeiMemoryPolicyLib/PeiMemoryPolicyLib.c
ServerSiliconPkg/Library/PeiMemoryPolicyLib/PeiMemoryPolicyLib.inf
ServerSiliconPkg/Library/SimulationServicesLib/MemSpdSimInit.c

================================================================================ 
Commit: 1bc812b73a9e02821678e91374ec218ad8a0aed3 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:47:32 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0032.D.81,
LOGANVL.0.RPB.0028.D.66,
KSYVLLE.1.RPB.0022.D.94,
GNRSPWS.0.RPB.0026.D.97,
Server-RC-0x02.0x00.0x01.01B1

Hsd-es-id: N/A"
Original commit date: Mon May 20 11:10:46 2024 -0700
Original commit hash: 8f54fe379efab36d5ec8b9ce6cb86b215a12e6c2

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env

================================================================================ 
Commit: 65212cd83bc056fae376185706c2a90499a80a78 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:47:27 2024 -0700 
-------------------------------------------------------------------------------- 
Update GNR-SP Cluster ID selection XorMap

[Feature Description]
Update Xor Bitmap to use new ClusterID mappings.

Package/Module:
ServerSiliconPkg/MemDecodeLib

[Impacted Platform]
GNR-SP

Hsd-es-id: 22020084490

Original commit date: Fri May 17 13:43:18 2024 -0700
Change-Id: I274cf6bf2b114faef14cf42e58f4f4d1cf870c71
Original commit hash: ad582e4fd9c5c7dd66aca4461134e4784fd6d4bc

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Mem/Library/MemDecodeLib/Gen3/7nm/MemDecodeCxlHeteroNode.c

================================================================================ 
Commit: 1f1408bceb4a283017c0e68d42fade0d7d80b154 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:47:25 2024 -0700 
-------------------------------------------------------------------------------- 
[GNRWS] GnrwsPcd doesn't work in OneSiliconPkg

[Issue Description]
GnrwsPcd doesn't work in OneSiliconPkg.

Package/Module:
OneSiliconPkg

[Impacted Platform]
GNRWS

Hsd-es-id: 18038542730

Original commit date: Mon May 20 13:07:31 2024 +0200
Change-Id: I877621bd888e938d123567473238f087641b3333
Original commit hash: d17beda1a3617ecdd1e38f1b35966c143977e8d5

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchInitPreMem.c
OneSiliconPkg/Pch/Library/BaseResetSystemLib/BaseResetSystemLib.c

================================================================================ 
Commit: 7f9c4884b1594067cc95c412eb0eb8c471b67258 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:47:22 2024 -0700 
-------------------------------------------------------------------------------- 
[GNRWS] MTP-S RS3 bus number handling by BIOS

[Feature Description]
MTP-S RS3 bus number handling by BIOS

- Added RS3 bus number progrmmaing step.

Package/Module:
GnrwsPkg, OnesiliconPkg

[Impacted Platform]
GNRWS

Hsd-es-id: 18038542182

Original commit date: Mon May 20 12:39:43 2024 +0200
Change-Id: I888777bda44e367dccc567233999f087701b9967
Original commit hash: f150599a1dfe3b27890de2dabb63c018c215627c

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiTraceHubPchLib/PeiTraceHubPchLib.c
OneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiTraceHubInitLib/PeiTraceHubInitLibPreMem.c

================================================================================ 
Commit: 1e5492761381edbe697f80dd7d5fd0206cb91b92 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:47:20 2024 -0700 
-------------------------------------------------------------------------------- 
To set CSImode enabled by default with 0xF for all UDIMM/MD configs/vendors at 4800 and 5600

[Feature Description]
1. revert this change 14021249127 - [GRR VV][DDR][MRC] To set cs_imode_en with 0x1 value (enabled) by default for 2R MiscVendor only. (intel.com)
2. cs_imode_en=0x1 and cs_imode_eq_code=0xF

Package/Module:

[Impacted Platform]
Gen3 GRR

Hsd-es-id: 16024139658

Original commit date: Tue May 14 18:48:23 2024 +0530
Change-Id: Ib705cf0c365e06ffa62219a08fc421e0dbe22cab
Original commit hash: 74d43b63ea853756ec7533b8bb79e7330200dde0

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Mem/Library/MemDdrioIpLib/Gen3/MemIOControl.c

================================================================================ 
Commit: ed21b471690c7947569b909e32bb05cbd9bd0bc6 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:47:18 2024 -0700 
-------------------------------------------------------------------------------- 
Private Block Transaction Layer Control lock.

[Feature Description]
Programming lock of PBTXNCTL register.

Package/Module:
OneSiliconPkg

[Impacted Platform]
ALL.

Hsd-es-id: 18036789928

Original commit date: Tue Feb 6 11:00:22 2024 +0100
Change-Id: I77ac74faedd9211df406b98fb129dd604141a662
Original commit hash: 1884f85555db05c52cc5ee8effb768bceca238f4

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PcieRpLib.h
OneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/Generated/EnterprisePcieCfgRegs.h
OneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PciExpressHelpersLibrary.c
OneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PcieClientRpLib/PcieClientRpLib.c
OneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PcieEnterpriseRpLib/PcieEnterpriseRpLib.c

================================================================================ 
Commit: d0c11e69c24ca845020a97f7103c7c5430e7ddad 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:47:16 2024 -0700 
-------------------------------------------------------------------------------- 
[GNRWS_ERBPO] ME knob cannot be enabled back after disabling it.

[Issue Description]
Once MeState field in MeExposure is set to disabled, it can never
be switched back to enabled.

[Resolution]
Added enable logic for MeState

Package/Module:
GnrwsRpPkg

[Impacted Platform]
ALL

Hsd-es-id: 16023905569

Original commit date: Fri May 17 14:01:54 2024 +0200
Change-Id: Ibebfe306ce4d34e2421ed998e8f947316cf6eea9
Original commit hash: 9690037aa79913932ae6493622a0cce6f33b6b89

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Platform/Dxe/Setup/MeSetup.c
GnrwsRpPkg/Platform/Dxe/Setup/SetupPlatform.c

================================================================================ 
Commit: 9a0efe23d3964bc1d0e1425540ca13ef5c79d0ce 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:47:13 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0032.D.80,
LOGANVL.0.RPB.0028.D.65,
KSYVLLE.1.RPB.0022.D.93,
GNRSPWS.0.RPB.0026.D.96,
Server-RC-0x02.0x00.0x01.01B0

Hsd-es-id: N/A"
Original commit date: Mon May 20 04:10:53 2024 -0700
Original commit hash: 195695426813fb823d66d91a977111103d7f3081

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: c29fbdce1422fd2d12f7065a9444b72df05c2b92 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:47:11 2024 -0700 
-------------------------------------------------------------------------------- 
[Issue Description]

Observing Board ID mismatch.

Package/Module: BirchStreamOpenBoardPkg / ./TypeBeechnutCityXPVDUT

[Impacted Platform]
GNRWS

Hsd-es-id: 16023100875
Original commit date: Thu May 16 23:57:30 2024 +0530
Change-Id: I9645cde49a36c9808ca6e82f381dd04bee3e37f9
Original commit hash: 3251dce558acbc30030c5f1ba0be8e487e776227

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Uba/UbaMain/TypeBeechnutCityXPVDUT/Pei/PcdData.c

================================================================================ 
Commit: 02e66541a09a7bf9d56a86ef4a033fb64e7fb11d 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:47:08 2024 -0700 
-------------------------------------------------------------------------------- 
[GNRD - B0] Reduced Memory Footprint for In Field Test

[Issue Description]
GNRD B0 stepping has improper values of PRMRR for IFS

[Resolution]
Add GNRD B0 revision or later check for the PRMRR
bitmap getter.

Package/Module:
ServerSiliconPkg/Security/

[Impacted Platform]
KSV

Hsd-es-id: 16024144554

Original commit date: Mon May 13 11:29:00 2024 +0200
Change-Id: I1b61fffe84f31ec3e3627b07b5ad13d64ec5e32c
Original commit hash: f36bfc45a4a5a9109f13d5be7e74828885ab6bfc

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Security/Cct/Library/FruCpuFeaturePrmLib/4v0/FruCpuFeaturePrmPreMemLib.c

================================================================================ 
Commit: dc79a70ca10a728df909dd2f70f6de43cc2b3b0f 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:47:06 2024 -0700 
-------------------------------------------------------------------------------- 
[GNRWS] Add BIOS trace destination knob

[Feature Description]
Add BIOS trace destination knob

- Update knobs from MTL branch.

Package/Module:
GnrwsPkg, OnesiliconPkg

[Impacted Platform]
GNRWS

Hsd-es-id: 18038404187

Original commit date: Wed May 15 17:44:59 2024 +0200
Change-Id: I888777bda48e367dccc567233999f087701b9967
Original commit hash: 6dcb5ecf5a4e8d377e84d4da5b3400af5b895046

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/PchSetupPcdDefaults.dsc.inc
GnrwsRpPkg/Platform/Dxe/Setup/PchDebugSetup.hfr
GnrwsRpPkg/Platform/Dxe/Setup/PchDebugSetup.uni
OneSiliconPkg/Product/GnrWs/Include/MtlPchSetupVariable.h
ServerPlatformPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdatePreMemGnrWs.c

================================================================================ 
Commit: fe4ebea288f3431d25900a6956ddf7649bb352ab 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:47:04 2024 -0700 
-------------------------------------------------------------------------------- 
BirchStreamRp: Add IFW_TYPE_CHOICE support for 1x128MB IFWI

[Feature Description]
Add IFW_TYPE_CHOICE support to enable 1x128MB IFWI build in CI

Package/Module:

[Impacted Platform]
Default ALL, Y, U, S, H, etc.

Hsd-es-id: 15016085271

Original commit date: Mon Apr 8 17:02:43 2024 +0800
Change-Id: I26e30f0ac84a5394050545c682d61ab5cd81bd0e
Original commit hash: a39766f4bf826d9b7c2ae4f11fb57f941a962a5f

-------------------------------------------------------------------------------- 
[Changed Files]
ServerPlatformPkg/BuildScript/Source/BuildStep/IFWIGen.py

================================================================================ 
Commit: fc092fde03417febdd876908655fd5b491b4ce9c 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:47:02 2024 -0700 
-------------------------------------------------------------------------------- 
[GNRWS] Adding missing PCH knobs

[Issue Description]
Multiple BIOS knobs are missing.
- Added PCH knobs and code.

Package/Module:
OneSiliconPkg, ServerPlatformPkg

[Impacted Platform]
GNRWS

Hsd-es-id: 18038498384

Original commit date: Wed May 15 16:54:23 2024 +0200
Change-Id: I888999bda38e367d4cc667473838f08870888733
Original commit hash: 8103072978fd6675ee27fabe7b07718714b5854f

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/PchSetupPcdDefaults.dsc.inc
GnrwsRpPkg/Platform/Dxe/Setup/PchSetup.hfr
GnrwsRpPkg/Platform/Dxe/Setup/PchSetup.uni
OneSiliconPkg/Product/GnrWs/Include/MtlPchSetupVariable.h
ServerPlatformPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdateGnrWs.c
ServerPlatformPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdatePreMemGnrWs.c
ServerPlatformPkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibGnrWs.inf

================================================================================ 
Commit: 455e2cb57d481ba0ceae2232bb455dc7ab234b0b 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:46:59 2024 -0700 
-------------------------------------------------------------------------------- 
Added AetEnableMode setup knob in GNRWS main_branch.

Hsd-es-id: 16024059348

Original commit date: Fri May 3 19:03:09 2024 +0530
Change-Id: I77f931c7ca4c520d7059c29439bdd9433b258d96
Original commit hash: be3e6b59fc13fec2b5b4cda429aab6186e3112f4

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/PchSetupPcdDefaults.dsc.inc
GnrwsRpPkg/Platform/Dxe/Setup/PchDebugSetup.hfr
OneSiliconPkg/Product/GnrWs/Include/MtlPchSetupVariable.h
ServerPlatformPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdatePreMemGnrWs.c
ServerPlatformPkg/Platform/Dxe/SocketSetup/Iio/IioFormGlobalConfig.hfr

================================================================================ 
Commit: 982c340bc289c3608a7a2eda0f6d0a5a204be6b2 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:46:57 2024 -0700 
-------------------------------------------------------------------------------- 
[CWF] BIOS to update to new soc_arch repo with V9P5 perf collaterals

[Feature Description]
Integrate mesh credit release version: v9p5_24ww19a_cwf

Package/Module:
ServerSiliconPkg/Upi/Library/UncoreLib/ChipGnrSrf/Sku

[Impacted Platform]
CWF

Hsd-es-id: 15016080397

Original commit date: Thu May 16 22:22:14 2024 +0800
Change-Id: I94778856d57238af1fec9c955c097c056229021c
Original commit hash: ff23ad2bde9c79effd24f5b29acc389d023334b2

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Upi/Library/UncoreLib/ChipGnrSrf/Sku/scf_gnr_maxi_cwf_skt_10_3_ap.h
ServerSiliconPkg/Upi/Library/UncoreLib/ChipGnrSrf/Sku/scf_gnr_maxi_cwf_skt_10_3_ici_val.h
ServerSiliconPkg/Upi/Library/UncoreLib/ChipGnrSrf/Sku/scf_gnr_maxi_cwf_skt_10_3_sp.h

================================================================================ 
Commit: 6fc733f12f593e49391c64576dad689881841aea 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:46:55 2024 -0700 
-------------------------------------------------------------------------------- 
Porting CEM hotplug and NPEM settings for R1S

[Feature Description]
Porting CEM hotplug and NPEM settings for R1S

Package/Module:
UBA

[Impacted Platform]
R1S

Hsd-es-id: 15015997645

Original commit date: Mon May 6 13:48:52 2024 +0800
Change-Id: I9b2b762a1129305d65c3d1e30484938c97d4430c
Original commit hash: 7be6f7b81bdf0edc9083eee9540a4b0e77e43595

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamOpenBoardPkg/Uba/UbaMain/TypeBeechnutCityModularRP/Pei/IioBifurInit.c

================================================================================ 
Commit: cfe0d6ad6ec7c20fccee737d5c442aee23840d58 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:46:52 2024 -0700 
-------------------------------------------------------------------------------- 
[Seamless Update][OOB BIOS update]Removed reserved space from memory NV structure and removed enhanced MRC structures in CI check

[Feature Description]
A slow boot should be triggered to save the new set of NV data if any change to memory NV structure is detected.
For some cases, using reserved space can ensure that variable address mapping is unchanged for the existed variables but cannot ensure that 0s always work for touched variables.

[Resolution]
1. Removed reserved space (which was added by a previous patch) from NV structures below:
CHANNEL_NVRAM_STRUCT
SOCKET_NVRAM
DIMM_NVRAM_STRUCT
DDR_RANK_STRUCT
2. For CI check, NVRAM_PER_SOCKET and struct sysNvram already have enhancement to cover check across BIOS update. The variable check for these structures was removed. 2 new structures (SYS_NVRAM_STRUCT_INFO and NVRAM_PER_SOCKET_STRUCT_INFO) ware added for the check.

Notes:
Reserved space for SET_UP knobs is helpful. We donot need to remove reserved space from them.
DFX_MEM_SETUP
MEM_SETUP

Package/Module:
CpRcPkg/Memory
ServerPlatformPkg/BuildStep

[Impacted Platform]
GEN3

Hsd-es-id: 15016055273, 15016081642

Original commit date: Thu May 16 12:58:14 2024 +0800
Change-Id: I679363bdbea473823d1a7a82380c810d0bd58732
Original commit hash: c2315ebfd4b0c98df4b9507e522887d987ff4401

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Include/Library/MemRcdAccessLib.h
CpRcPkg/Include/Memory/MemNvramStruct.h
CpRcPkg/Library/BaseDdr5CoreLib/MemDbCwCache.h
CpRcPkg/Library/BaseDdr5CoreLib/MemDramAccess.h
ServerPlatformPkg/BuildScript/Source/BuildStep/NvVarUpdate.py
ServerSiliconPkg/Mem/Library/MemDataInterfaceLib/Gen3/MemDataStructure.h
ServerSiliconPkg/Mem/Library/MemDdrioIpLib/Gen3/Include/MemDdrioPrivate.h

================================================================================ 
Commit: b4c5d6ff415dca06c532f40a411fa9e97adc3c69 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:46:50 2024 -0700 
-------------------------------------------------------------------------------- 
Removed reserved space from memory NV structure.

[Feature Description]
A slow boot should be triggered to save the new set of NV data if any change to memory NV structure is detected.
For some cases, using reserved space can ensure variable address mapping is unchanged for the existed variables but cannot ensure that 0s always work for the new added variables.

[Resolution]
Removed reserved space (which was added by a previous patch) from NV structures below:
CHANNEL_NVRAM_STRUCT
SOCKET_NVRAM
DIMM_NVRAM_STRUCT
DDR_RANK_STRUCT

Notes:
Reserved space for SET_UP knobs is helpful. We donot need to remove reserved space from them.
DFX_MEM_SETUP
MEM_SETUP

Package/Module:

[Impacted Platform]
GEN3

Hsd-es-id: 15016055273

Original commit date: Mon May 13 22:47:38 2024 +0800
Change-Id: I679363bdbea473823d1a7a82380c810d0bd58732
Original commit hash: 02cd3418da6f07ab0ed766df17bca23e3eb72b45

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Include/Memory/MemNvramStruct.h

================================================================================ 
Commit: 320d6128b21feec2ce44dc8a15defb0e81ddb511 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:46:48 2024 -0700 
-------------------------------------------------------------------------------- 
Based on the SKU type to search the CXPSMB mapping table

[Issue Description]
R1S PE8 cannot get the CXPSMB mapping index since current searching logic
only checked the first row of PortIndex without considering other SKU type

[Resolution]
Based on the SKU type to search the CXPSMB mapping table

Package/Module:

[Impacted Platform]
ALL

Hsd-es-id: 15015997644

Original commit date: Mon Apr 22 11:41:28 2024 +0800
Change-Id: I506a206081958a551d1c0664694495f70833e4b2
Original commit hash: fd3ef9c9ff4c97a84becf0d10a2ea4daf21c3704

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Iio/LibraryPrivate/IioCxpSmb/IioCxpSmb.inf
ServerSiliconPkg/Iio/LibraryPrivate/IioCxpSmb/IioCxpSmbInit.c

================================================================================ 
Commit: 709e69c9a09a0811d67cc0c383e0f2de02e452d0 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:46:46 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0032.D.79,
LOGANVL.0.RPB.0028.D.64,
KSYVLLE.1.RPB.0022.D.92,
GNRSPWS.0.RPB.0026.D.95

Hsd-es-id: N/A"
Original commit date: Sun May 19 11:10:48 2024 -0700
Original commit hash: ca311a3775da962c537ffd2dd8e30d209962749e

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: a1d602d9bba57fde88c90cb398e6a0f2b0fafb14 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:46:43 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0032.D.78,
LOGANVL.0.RPB.0028.D.63,
KSYVLLE.1.RPB.0022.D.91,
GNRSPWS.0.RPB.0026.D.94

Hsd-es-id: N/A"
Original commit date: Sun May 19 04:10:51 2024 -0700
Original commit hash: 1b21bcbd8249f43a92b5d22e4e2745776cc2ee44

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 5c879a35793fdc121df814454d86f83a8757a96d 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:46:41 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0032.D.77,
LOGANVL.0.RPB.0028.D.62,
KSYVLLE.1.RPB.0022.D.90,
GNRSPWS.0.RPB.0026.D.93

Hsd-es-id: N/A"
Original commit date: Sat May 18 11:10:47 2024 -0700
Original commit hash: e3feb8fa609ff2dd10cd995b24e00b275d46ee21

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 2d46affcbc4106c1d88213ac7f21112216e367df 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:46:39 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0032.D.76,
LOGANVL.0.RPB.0028.D.61,
KSYVLLE.1.RPB.0022.D.89,
GNRSPWS.0.RPB.0026.D.92

Hsd-es-id: N/A"
Original commit date: Sat May 18 04:08:51 2024 -0700
Original commit hash: 9c536eec4d80855f03165e779f84e0991dab8baf

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 69f15265b42798862d2d8c4503421646f9a161bf 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:46:37 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0032.D.75,
LOGANVL.0.RPB.0028.D.60,
KSYVLLE.1.RPB.0022.D.88,
GNRSPWS.0.RPB.0026.D.91,
Server-RC-0x02.0x00.0x01.01AF

Hsd-es-id: N/A"
Original commit date: Fri May 17 22:33:17 2024 -0700
Original commit hash: 9503efb8a42fda051f7a0a262d6dec3b190ef03f

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 24950de27d69f77473909304af5e09f40f2fe08d 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:46:34 2024 -0700 
-------------------------------------------------------------------------------- 
[OOBRAS]get some memory data before SmmReadyToLock to avoid the access restrictions.

[Issue Description]
When setting PcdCpuSmmRestrictedMemoryAccess = TRUE, access to non-SMRAM
memory is restricted to reserved, runtime and ACPI NVS type after SmmReadyToLock.
OOBRAS SMM OobRasHandshakeSendDataDriver need send RAS related data to
BMC at ReadyToBoot callback function, it happened after SmmReadyToLock
and will access prohibited memory data type, which cause PF Exception.

[Resolution]
OOBRAS changed to get some memory data before SmmReadyToLock to avoid the access restrictions.
Also fix the NULL pointer access issue from IPMI command usage.

Package/Module: ServerRasPkg

[Impacted Platform]
BHS

Hsd-es-id: 16024162202

Original commit date: Fri May 17 14:07:21 2024 +0800
Change-Id: I42dd9759d8a9caee5d422ed682a7c640a71f7b38
Original commit hash: 1e6a65588ebc9f327938aecd695a29413b34d50a

-------------------------------------------------------------------------------- 
[Changed Files]
ServerRasPkg/Driver/Smm/OobRasHandshakeSendData/OobRasHandshakeSendData.c
ServerRasPkg/Driver/Smm/OobRasHandshakeSendData/OobRasHandshakeSendDataPrivate.h
ServerRasPkg/Driver/Smm/OobRasHandshakeSendData/OobRasOffloadIpmi.c
ServerRasPkg/Driver/Smm/OobRasHandshakeSendData/SendStructDataHelper.c

================================================================================ 
Commit: c304918e7f545efb9c7c10b6f64e9d257fc7581b 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:46:32 2024 -0700 
-------------------------------------------------------------------------------- 
Revert "Nv Variable Seamless Update - Revision Data Update"

This reverts commit 5bd78bb32ff2ce52169684b230893ffa326eaa91.

[Issue Description]
Trunk branch broken caused by Nv variable seamless update and
DfxCxlRegDirMode knob revert change

[Resolution]
Revert Nv variable seamless update change to fix build issue

Package/Module:

[Impacted Platform]
Default ALL, Y, U, S, H, etc.

Hsd-es-id: 14022383590

Original commit date: Sat May 18 10:26:11 2024 +0800
Change-Id: I5cde17793ea011e2c64188def96c23fd393c3cda
Original commit hash: 4580963ab475de7d6c41fb6c3788796612fc297d

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamOpenBoardPkg/PreBuildSetupPcdDefaults.dsc.inc
ServerPlatformPkg/Include/NvVariableUpdateRule.h

================================================================================ 
Commit: 78067ff1220a0e72099673d8f097794995bd7167 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:46:30 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0032.D.74,
LOGANVL.0.RPB.0028.D.59,
KSYVLLE.1.RPB.0022.D.87,
GNRSPWS.0.RPB.0026.D.90

Hsd-es-id: N/A"
Original commit date: Fri May 17 11:10:42 2024 -0700
Original commit hash: dcd84f3d18b196e275f16e907b3ec2198e5015cf

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 32a08f329532d5b184d5b9846ef38d64e84acefe 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:46:27 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0032.D.73,
LOGANVL.0.RPB.0028.D.58,
KSYVLLE.1.RPB.0022.D.86,
GNRSPWS.0.RPB.0026.D.89,
Server-RC-0x02.0x00.0x01.01AE

Hsd-es-id: N/A"
Original commit date: Fri May 17 07:43:13 2024 -0700
Original commit hash: e69a84ee7436495553c72cd28e7230a0e8fc8d2e

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: e0751e10cccaf3cbfd4897155abac1c5f7268fe2 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:46:25 2024 -0700 
-------------------------------------------------------------------------------- 
[Gen3] Revert #81308 due to side effort for security feature.

Package/Module: ServerSiliconPkg

[Impacted Platform]
Gen3

Hsd-es-id: 15016083026

Original commit date: Fri May 17 15:48:04 2024 +0800
Change-Id: Id9c11b63a9b3b8df015bdf020715109533c3bb04
Original commit hash: fe04f26e4c0a5cc3d43159f9b85eed883f739fa5

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamOpenBoardPkg/Library/PeiFspHobCheckLib/FspHobHelpers.h
BirchStreamOpenBoardPkg/PreBuildSetupPcdDefaults.dsc.inc
CpRcPkg/Include/Memory/MemDefaults.h
CpRcPkg/Include/Ppi/MemoryPolicyPpi.h
CpRcPkg/Library/BaseMemoryCoreLib/Core/Mem/MemStart.c
ServerPlatformPkg/Library/PeiMemoryPolicyUpdateLib/PeiMemoryPolicyUpdateLib.c
ServerPlatformPkg/Platform/Dxe/SocketSetup/MemoryDfxSetup.hfr
ServerPlatformPkg/Platform/Dxe/SocketSetup/MemoryDfxSetupStrings.uni
ServerSiliconPkg/Include/Guid/SocketMemoryVariable.h
ServerSiliconPkg/Include/Library/B2CxlIpLib.h
ServerSiliconPkg/Library/B2CxlIpLib/B2CxlIpLib.c
ServerSiliconPkg/Library/PeiMemoryPolicyLib/PeiMemoryPolicyLib.c
ServerSiliconPkg/Library/SimulationServicesLib/MemSpdSimInit.c
ServerSiliconPkg/Mem/Library/MemDecodeLib/Gen3/7nm/MemDecodeNode.c
ServerSiliconPkg/Mem/Library/MemDecodeLib/MemDecodeLib7nmWave4.inf

================================================================================ 
Commit: ba45ce43ea7bf47da38a323d5f608d2aaa10b1a2 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:46:22 2024 -0700 
-------------------------------------------------------------------------------- 
ServerSiliconPkg/Upi: Integrate v8p1 Perf LUT for GNR B0

- Update mesh credit to revision v8p1 for GNR B0 skus

Hsd-es-id: 14022056228
Original commit date: Tue Apr 9 14:54:44 2024 -0700
Change-Id: I21a76818cf40584053ed05c61cce77b6c0a12cc7
Original commit hash: 686d0be9d8a623d2d2bdd263a6dc7ed945c36955

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Upi/Library/UncoreLib/ChipGnrSrf/Sku/scf_gnr_b0_maxi_rwc_bhs_ucc.h
ServerSiliconPkg/Upi/Library/UncoreLib/ChipGnrSrf/Sku/scf_gnr_b0_maxi_rwc_egs_hcc.h
ServerSiliconPkg/Upi/Library/UncoreLib/ChipGnrSrf/Sku/scf_gnr_b0_maxi_rwc_egs_lcc.h
ServerSiliconPkg/Upi/Library/UncoreLib/ChipGnrSrf/Sku/scf_gnr_b0_maxi_rwc_egs_zcc.h
ServerSiliconPkg/Upi/Library/UncoreLib/ChipGnrSrf/Sku/scf_gnr_b0_maxi_rwc_val_1_2.h

================================================================================ 
Commit: c0e45a89cfa14d2676597785700d67180c8d6482 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:46:17 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0032.D.72,
LOGANVL.0.RPB.0028.D.57,
KSYVLLE.1.RPB.0022.D.85,
GNRSPWS.0.RPB.0026.D.88,
Server-RC-0x02.0x00.0x01.01AD

Hsd-es-id: N/A"
Original commit date: Fri May 17 04:10:56 2024 -0700
Original commit hash: 9332c5ec728cb2161b4b5ae7970ab1686a9840a0

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 0dfb6888122470728b9336b30838e0a7a0f230b3 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:46:15 2024 -0700 
-------------------------------------------------------------------------------- 
[GNRWS] PCH Sata, CNVi information missing

[Issue Description]
PCH Sata, CNVi information missing.
- Added SATA, CNVi devices information to Setup.

Package/Module:
OneSiliconPkg, ServerPlatformPkg

[Impacted Platform]
GNRWS

Hsd-es-id: 18038508680

Original commit date: Thu May 16 19:43:13 2024 +0200
Change-Id: I899999bda38e367d4dd667473838f08870888733
Original commit hash: 2b514c73046d7cc64547995c49f889fe9820e21b

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Platform/Dxe/Setup/ConnectivitySetup.c
GnrwsRpPkg/Platform/Dxe/Setup/DxePlatform.inf
GnrwsRpPkg/Platform/Dxe/Setup/SetupInfoRecords.c
GnrwsRpPkg/Platform/Dxe/Setup/SetupPlatform.c
GnrwsRpPkg/Platform/Dxe/Setup/SetupPlatform.h
OneSiliconPkg/Fru/MtlPch/Library/SataSocLib/SataSocLib.c

================================================================================ 
Commit: 6aababa5f4af45aab67f87af0fbf1fe04c97fae4 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:46:13 2024 -0700 
-------------------------------------------------------------------------------- 
[IIO] Trigger secondary bus reset on the PCIe root ports behind VMD

[Feature Description]
Devices accessed in early boot phase, before VMD is configured,
may keep bus number and generate MCTP message after Root Port
was assigned to VMD and other Root Port got the same bus number.

[Resolution]
Secondary Bus Reset is done after assigning Root Port to VMD,
so that devices behind Root Port clear configuration.

Package/Module:
ServerSiliconPkg/Iio

[Impacted Platform]
All server platforms with VMD support

Hsd-es-id: 18038379875

Original commit date: Tue May 7 18:36:43 2024 +0200
Change-Id: I9a0719b7e6eccf93562f1fee7de08c4c099d7d9d
Original commit hash: fd64ca41699773ec24360c638f2070c00326359f

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Iio/Library/IioVmdInit/IioVmdInit.c

================================================================================ 
Commit: 93124ddef352ec8457cb84d1c32cf65b26cdc49b 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:46:11 2024 -0700 
-------------------------------------------------------------------------------- 
Nv Variable Seamless Update - Revision Data Update

Hsd-es-id: 15016080989

Original commit date: Fri May 17 03:00:52 2024 +0800
Change-Id: Ie71df0caae48eb69b1cfc26ee5e44012614c4ea7
Original commit hash: 5bd78bb32ff2ce52169684b230893ffa326eaa91

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamOpenBoardPkg/PreBuildSetupPcdDefaults.dsc.inc
ServerPlatformPkg/Include/NvVariableUpdateRule.h

================================================================================ 
Commit: 1da5c697b9de5fb95d1486c9c7648015fb51c0ec 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:46:09 2024 -0700 
-------------------------------------------------------------------------------- 
CXL Media Error in FFM result in an error handling infinite loop - add limit counter.

[Issue Description]
While loop causes hang.

[Resolution]
Eliminate while loop to avoid hang.

Package/Module: ServerRasPkg/CxlrasLib20

[Impacted Platform]
Default ALL

Hsd-es-id: 14022302140

Original commit date: Fri May 10 14:51:03 2024 -0700
Change-Id: I100d401e2188aab76d711f0e22aa31bb7dfbc90f
Original commit hash: b1e53b86b78b87e5dedd6a00e4ce3281e8107534

-------------------------------------------------------------------------------- 
[Changed Files]
ServerRasPkg/Include/Library/CxlRasLib.h
ServerRasPkg/Library/CxlRasLib/CxlRasLib20/CxlMefnRouting.c

================================================================================ 
Commit: 6174db29e056c5125666639b1286c27f045c9137 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:46:06 2024 -0700 
-------------------------------------------------------------------------------- 
[GNR]Fixed ACPI method _OST for PCIe EDPC/EDR is missing

[Issue Description]
ACPI method _OST for PCIe EDPC/EDR is missing

[Resolution]
Add _OST for edpc

Package/Module: ServerPlatformPkg/Features/

[Impacted Platform]
BHS

Hsd-es-id: 15016053855

Original commit date: Fri May 10 16:41:22 2024 +0800
Change-Id: I1a1bed68a3b2f68053304c9464c4e34e05bb892c
Original commit hash: cabf248488fe5ec05a8c57b8b0b56561d6e4c465

-------------------------------------------------------------------------------- 
[Changed Files]
ServerPlatformPkg/Features/Acpi/AcpiTables/Dsdt/Iio/IioRootPortCommon.asi

================================================================================ 
Commit: 67adf5ef217b4dde61e66c0f7ee0180151b24093 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:46:04 2024 -0700 
-------------------------------------------------------------------------------- 
[SRF] BIOS shall allocate 64MB SEAMRR for large number of threads //FW: [SysDebug FWD][SRF AP C0 VV ES0 ][Security][2S][TDX] system struck at postcode 58 with TDX enabled

[Feature Description]
1.While system is capable and requesting to enable TDX,
1.1 and CPU Family is SRF-AP or CWF-AP, discovered in two steps:
SRF or CWF identified by CpuAndRevision via CPUID LEAF [EAX:0x01 CPUID_VERSION_INFO] |EAX Family (7:4) Stepping (3:0)
and AP segment identified by CPUID LEAF [EAX:0x1f ECX:0x2] |EAX|Shift Count (3:0) |[4b] >= 0xA (10dec)
BIOS shall use an algorithm to establish the SEAMRR size:

Step1: Linear function parameters (Ax +B): A_source = 0.028; B_source= 2.4;
Note: as EDK2 BIOS does not support float number type, the calculation will be performed on integer values:

A = 29696 because 0.028 MiB rounded to the nearest KiB is 29696 B (round A_int=0.028*1024*1024)

B = 2517198 because 2.4 MiB rounded to the nearest KiB is 2517198 B (round B_int = 2.4*1024*1024)
Step2: NUM_SOCKETS = Number of populated sockets (number of present CPU packages)
Step3: MAX_ADDRESSABLE_LPS_PER_SOCKET = CPUID[0x4, 3].EAX[25:14] + 1 rounded up to the next larger power of 2
Step4: MAX_ADDRESSABLE_LPS = SUM for ALL sockets: Sum MAX_ADDRESSABLE_LPS_PER_SOCKET
Step5: MIN_SEAMRR = round to next power of 2 (MAX_ADDRESSABLE_LPS * A + B)
Step6: Narrow corner case to global boundaries: at least 64 MiB, at most 128 MiB.

Example:
[0..2175] LPs will result in 64 MiB SEAMRR,
[2176..MAX_UINT32] LPs will result in 128 MiB SEAMRR.

1.2 else CPU family is different apply previous POR for BHS

Package/Module:
ServerSiliconPkg/Security/Cct

[Impacted Platform]
BHS

Hsd-es-id: 18038028104

Original commit date: Wed Apr 17 10:44:28 2024 +0200
Change-Id: I9c29a767109a576abb1e17682f539f08ae33fa65
Original commit hash: 6144d396b8f9a053d6d37252d0b5a3e26a9d2595

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Security/Cct/Library/SecurityIdePreMemLib/4v0/SecurityIdePreMemInit.c
ServerSiliconPkg/Security/Cct/Library/SecurityIdePreMemLib/4v0/SecurityIdePreMemInit.h
ServerSiliconPkg/Security/Cct/Library/SecurityIdePreMemLib/4v0/SecurityIdePreMemLibGnrSrf.inf

================================================================================ 
Commit: 686efec5dff0a83fbd08e65cc8f00803f8b78a9b 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:46:00 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0032.D.71,
LOGANVL.0.RPB.0028.D.56,
KSYVLLE.1.RPB.0022.D.84,
GNRSPWS.0.RPB.0026.D.87,
Server-RC-0x02.0x00.0x01.01AC

Hsd-es-id: N/A"
Original commit date: Thu May 16 11:10:53 2024 -0700
Original commit hash: ce77e7350dc350f63efcd02b9df43da6773678dd

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: be24857f0d100a70ac3fff555ce427dd2af37a4a 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:45:57 2024 -0700 
-------------------------------------------------------------------------------- 
Request to have BIOS Disable Directory Mode for CXL Only Region

[Feature Description]
To mitigate CXL Silent Data Corruption or Performance issues on CXL cards
it is requested to have a BIOS option to partition off Directory Mode for
the CXL Only Region. We want to keep Directory Mode on for the Native
local DDR region.

Package/Module:
ServerSiliconPkg\Mem\Library\MemDecodeLib

[Impacted Platform]
BHS

Hsd-es-id: 22020027940

Original commit date: Mon Apr 22 15:06:58 2024 -0700
Change-Id: I91ce44d46960e3f9ed9694b2a4f2b98933265b26
Original commit hash: 4af25109574ba364232b38f9aeafa0c8de8c846d

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamOpenBoardPkg/Library/PeiFspHobCheckLib/FspHobHelpers.h
BirchStreamOpenBoardPkg/PreBuildSetupPcdDefaults.dsc.inc
CpRcPkg/Include/Memory/MemDefaults.h
CpRcPkg/Include/Ppi/MemoryPolicyPpi.h
CpRcPkg/Library/BaseMemoryCoreLib/Core/Mem/MemStart.c
ServerPlatformPkg/Library/PeiMemoryPolicyUpdateLib/PeiMemoryPolicyUpdateLib.c
ServerPlatformPkg/Platform/Dxe/SocketSetup/MemoryDfxSetup.hfr
ServerPlatformPkg/Platform/Dxe/SocketSetup/MemoryDfxSetupStrings.uni
ServerSiliconPkg/Include/Guid/SocketMemoryVariable.h
ServerSiliconPkg/Include/Library/B2CxlIpLib.h
ServerSiliconPkg/Library/B2CxlIpLib/B2CxlIpLib.c
ServerSiliconPkg/Library/PeiMemoryPolicyLib/PeiMemoryPolicyLib.c
ServerSiliconPkg/Library/SimulationServicesLib/MemSpdSimInit.c
ServerSiliconPkg/Mem/Library/MemDecodeLib/Gen3/7nm/MemDecodeNode.c
ServerSiliconPkg/Mem/Library/MemDecodeLib/MemDecodeLib7nmWave4.inf

================================================================================ 
Commit: 49688fd94d72ddbf61da9cfc1a6d481048466811 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:45:53 2024 -0700 
-------------------------------------------------------------------------------- 
[GNRWS] Adding missing LAN PHY Revision

[Issue Description]
Adding missing LAN PHY Revision
- Added PCH Setup menu information and
needed code.

Package/Module:
OneSiliconPkg, ServerPlatformPkg

[Impacted Platform]
GNRWS

Hsd-es-id: 18038500413

Original commit date: Wed May 15 18:55:38 2024 +0200
Change-Id: I899999bda38e367d4cc667473838f08870888733
Original commit hash: 214e6a8fe5b0f93153cc47ca12a08a25e216baed

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Platform/Dxe/Setup/DxePlatform.inf
GnrwsRpPkg/Platform/Dxe/Setup/Main.vfr
GnrwsRpPkg/Platform/Dxe/Setup/SetupInfoRecords.c
GnrwsRpPkg/Platform/Dxe/Setup/SetupStrings.uni
OneSiliconPkg/Product/GnrWs/Include/Library/GbeLibGnrWs.h
OneSiliconPkg/Product/GnrWs/Library/GbeLib/GbeLib.c
OneSiliconPkg/Product/GnrWs/Library/GbeLib/GbeLibGnrWs.inf
OneSiliconPkg/Product/GnrWs/SiPkgCommonLib.dsc

================================================================================ 
Commit: e72770ce0d45d548f7d243614b940b45c98bf27c 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:45:50 2024 -0700 
-------------------------------------------------------------------------------- 
LPSS D3 on OS handoff fix

[Issue Description]
There are unexpected interrupts triggered on S3/S4 cycles
during OS boot.

[Resolution]
Added missing code that places LPSS devices in D3 before
handoff to OS.

Package/Module: OneSiliconPkg/MtlPch/Dxe

[Impacted Platform]
GNR-WS

Hsd-es-id: 18038067108

Original commit date: Fri Apr 19 11:04:48 2024 +0200
Change-Id: I7900b8d5e87724c5890c7f781b656b2737c474b8
Original commit hash: 6d03a90026ddbc47830fc52a49a2308ca1777689

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/Fru/MtlPch/Dxe/PchInit.h
OneSiliconPkg/Fru/MtlPch/Dxe/PchInitDxe.c
OneSiliconPkg/Fru/MtlPch/Dxe/PchInitDxe.inf
OneSiliconPkg/Fru/MtlPch/Dxe/PchInitFsp.c
OneSiliconPkg/Fru/MtlPch/Dxe/PchSerialIo.c

================================================================================ 
Commit: 58ff8a18dd1f8abd51e793397a2aac13180ead77 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:45:48 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0032.D.70,
LOGANVL.0.RPB.0028.D.55,
KSYVLLE.1.RPB.0022.D.83,
GNRSPWS.0.RPB.0026.D.86,
Server-RC-0x02.0x00.0x01.01AB

Hsd-es-id: N/A"
Original commit date: Thu May 16 04:10:44 2024 -0700
Original commit hash: 33ca3cca90af1a92ec5fb6c4c830e863958ff44e

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: e6587e03941a6812e49c474d3818f6405a230613 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:45:46 2024 -0700 
-------------------------------------------------------------------------------- 
Clear sweep_fb_en bit at the end of Receive Enable Training

[Issue Description] or [Feature Description]
It's found that external WL coarse has ddrd_sweep_ctl0.sweep_fb_en=1 which is
used for result aggregation. However Coarse step doesn't use result aggregation.

More debug shows the sweep_fb_en bit is set at the step Receive Enable Training.
And the bit is kept to the DWL external WL coarse.

[Resolution]
Clear sweep_fb_en bit at the end of Receive Enable Training.

Package/Module:
CpRcPkg/Library/BaseDdr5CoreLib
ServerSiliconPkg/Mem/Library/MemDdrioIpLib

[Impacted Platform]
Default ALL, Y, U, S, H, etc.

Hsd-es-id: 14022258788
Original commit date: Thu May 9 22:59:46 2024 +0800
Change-Id: I67831e603ebcb7fe99863426622da4e34aa9da55
Original commit hash: 2d2dc7c97d2a2ad98155b11710fa8f9d7fb7a305

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Include/Library/MemDdrioIpLib.h
CpRcPkg/Library/BaseDdr5CoreLib/MemRecEnableDdr5.c
ServerSiliconPkg/Mem/Library/MemDdrioIpLib/Gen3/MemChipDdrio.c

================================================================================ 
Commit: 71f4036be162b5cf6e24032df742ea044f8af0c2 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:45:43 2024 -0700 
-------------------------------------------------------------------------------- 
Add missing PMC Debug Message Enable Knob for GNRWS.

[Issue Description]
PMC Debug Message Enable Knob is missing in BIOS for GNRWS.

[Resolution]
Need to add PMC Debug Message Enable Knob for GNRWS.

Package/Module:
GnrwsRpPkg, ServerPlatformPkg

[Impacted Platform]
GNRWS
Hsd-es-id: 16024168784

Original commit date: Wed May 15 08:10:22 2024 +0530
Change-Id: I8f465af57ba4540c7dbd38d9184c9963569f066c
Original commit hash: 575e8c3a49ceccbfe515bb69155b9a8a6bcde2c6

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/PchSetupPcdDefaults.dsc.inc
GnrwsRpPkg/Platform/Dxe/Setup/PchDebugSetup.hfr
GnrwsRpPkg/Platform/Dxe/Setup/PchDebugSetup.uni
ServerPlatformPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdateGnrWs.c

================================================================================ 
Commit: 5ca39ea3b677fafd02dddbd9e82d31db3f8d160f 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:45:40 2024 -0700 
-------------------------------------------------------------------------------- 
[GNRWS] Increasing the allocation of NPK trace buffer size

[Feature Description]
Increasing the BIOS allocation of NPK trace buffer size (>=1GB)

- Update knobs woth MTL branch.

Package/Module:
GnrwsPkg

[Impacted Platform]
GNRWS

Hsd-es-id: 18038404190

Original commit date: Wed May 15 15:33:03 2024 +0200
Change-Id: I888777bda48e367dccc567222999f087701b9967
Original commit hash: 21b6f15942b59e7678c3dc31ce10d135ab5b37c1

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/PchSetupPcdDefaults.dsc.inc
GnrwsRpPkg/Platform/Dxe/Setup/PchDebugSetup.hfr
GnrwsRpPkg/Platform/Dxe/Setup/PchDebugSetup.uni

================================================================================ 
Commit: 39034edf4864e9f9b75cd6ce0a4a0307a34093b1 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:45:36 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0032.D.69,
LOGANVL.0.RPB.0028.D.54,
KSYVLLE.1.RPB.0022.D.82,
GNRSPWS.0.RPB.0026.D.85,
Server-RC-0x02.0x00.0x01.01AA

Hsd-es-id: N/A"
Original commit date: Wed May 15 23:32:48 2024 -0700
Original commit hash: 4f91661ae71ea5e945c8bdbd1c83980bf025cecf

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 48a2f073996a626ba20654d8334058f3d374c5bc 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:45:32 2024 -0700 
-------------------------------------------------------------------------------- 
[GNR] Enhance initialization of NVRAM_PER_SOCKET variable to avoid incorrect addressing after capsule update.

[Feature Description]
1. Added struct info check for NV structs below:
DDRIO NV
MC NV
RCD NV
DRAM NV
DB NV
2. Added an ation that a slow boot is requested when any change for structures above is detected.
3. Updated the existed NVRAM_SIZE_DATA_STRUCT to use the unified style.

Package/Module:CpRcPkg/BaseDdr5CoreLib

[Impacted Platform]
GEN3

Hsd-es-id: 15015973779

Original commit date: Wed Mar 20 16:54:31 2024 +0800
Change-Id: Ic848a0954073822e26d0b4b66dac1ceb9c1c42f7
Original commit hash: 9e2f4401acbd0c80f39df7fd1abd47206d7df90e

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamFspPkg/Library/CompressedVariableLib/CompressedVariableLibPeiFsp.c
CpRcPkg/Include/Library/Ddr5CoreLib.h
CpRcPkg/Include/Library/MemDdrioIpLib.h
CpRcPkg/Include/Library/MemMcIpLib.h
CpRcPkg/Include/Library/MemRcdAccessLib.h
CpRcPkg/Include/Library/MemoryCoreLib.h
CpRcPkg/Include/MemCommon.h
CpRcPkg/Include/Memory/MemNvramStruct.h
CpRcPkg/Include/ReferenceCodeFatalErrors.h
CpRcPkg/Library/BaseDdr5CoreLib/MemDbCwCache.c
CpRcPkg/Library/BaseDdr5CoreLib/MemDbCwCache.h
CpRcPkg/Library/BaseDdr5CoreLib/MemDramAccess.c
CpRcPkg/Library/BaseDdr5CoreLib/MemDramAccess.h
CpRcPkg/Library/BaseDdr5CoreLibNull/BaseDdr5CoreLibNull.c
CpRcPkg/Library/BaseMemoryCoreLib/Core/Common/LoadNvramData.c
CpRcPkg/Library/BaseMemoryCoreLib/Core/Include/PerSocketData.h
CpRcPkg/Library/BaseMemoryCoreLib/Core/Include/SysHost.h
CpRcPkg/Library/BaseMemoryCoreLib/Core/Mem/MemStart.c
CpRcPkg/Library/CompressedVariableLib/CompressedVariableLibPei.c
CpRcPkg/Library/MemRcdAccessLib/MemRcdCwCache.c
ServerSiliconPkg/Mem/Library/MemDataInterfaceLib/Common/MemDataCommonLib.c
ServerSiliconPkg/Mem/Library/MemDataInterfaceLib/Gen3/MemDataStructure.h
ServerSiliconPkg/Mem/Library/MemDdrioIpLib/Common/MemChipDdrioCommon.c
ServerSiliconPkg/Mem/Library/MemDdrioIpLib/Gen3/Include/MemDdrioPrivate.h
ServerSiliconPkg/Mem/Library/MemSocChipLib/Common/InitMemChip.c

================================================================================ 
Commit: 7875242a4d615f2bdd37dc20716700d6306c16da 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:45:25 2024 -0700 
-------------------------------------------------------------------------------- 
[GNR][MCR] For MWD training, remove the fatal eye size check of 16 and add non-fatal check for eye size 6

According to the pass/fail criteria spec, there should be only non-fatal eye size check for MWD and the threshold is 6.
Maintain a fatal warning for eye width of 0 and disable the channel in that case. User can make
this fatal error non-fatal by setting knobs promoteMrcWarnings and promoteWarnings to 0.

Hsd-es-id: 14022254763

Original commit date: Tue May 14 18:13:03 2024 -0700
Change-Id: I07837e17b56947f279b9da757e87f339dbce0ca0
Original commit hash: d3c3279005608bdafda51dfcc9004fa71d4b6b87

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Include/Library/EnhancedWarningLogLib.h
CpRcPkg/Library/BaseDdr5CoreLib/Ddr5CoreLibInternal.h
CpRcPkg/Library/BaseDdr5CoreLib/MemDdr5Lrdimm.c
CpRcPkg/Library/BaseDdr5CoreLib/MemMwd.c
CpRcPkg/Library/BaseMemoryCoreLib/Core/Common/DefaultWarnings.c
CpRcPkg/Library/BaseMemoryServicesLib/MemStrings.c

================================================================================ 
Commit: 39cd58cdeda282fe53ecd01a06683466fd477828 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:45:19 2024 -0700 
-------------------------------------------------------------------------------- 
Change RMT backside CaV and CsV Strobe Margin title name print.

[Issue Description] or [Feature Description]
Now BacksideLevel CaV & CsV title display Rank Margin and Strobe Margin
are different.

[Resolution]
Change RMT backside CaV and CsV Strobe Margin title name print.

Package/Module: ServerSiliconPkg/Library/MemoryEvContent

[Impacted Platform]
Default ALL, Y, U, S, H, etc.

Hsd-es-id: 14022258773
Original commit date: Wed May 15 10:00:10 2024 +0800
Change-Id: Iffa42d0a403bf35dad4ad672faef3f95125862a0
Original commit hash: f29091fbe75b63a0c9d03f925e62e6055f5826b2

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Library/MemoryEvContent/RMT/externals/RmtCore/Gen3/RmtProjectSpecific.c

================================================================================ 
Commit: 8f5e49bdb56779d07c26ef990701b2b54debe3f6 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:45:15 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0032.D.68,
LOGANVL.0.RPB.0028.D.53,
KSYVLLE.1.RPB.0022.D.81,
GNRSPWS.0.RPB.0026.D.84,
Server-RC-0x02.0x00.0x01.01A9

Hsd-es-id: N/A"
Original commit date: Wed May 15 11:08:51 2024 -0700
Original commit hash: 507d26de3fb123852362338a118b0c81b8e3b29b

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 17befb3a5bf221cab731feb2abb3b715139b179f 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:45:13 2024 -0700 
-------------------------------------------------------------------------------- 
Enable 1LM plus F2LM support for GNR-AP

[Feature Description]
1LM+F2LM should be enabled as default for F2LM Support
for GNR-AP. 1LM+F2LM is now POR for GNR-AP.

Package/Module:
BirchStreamFspPkg/Upd
CpRcPkg/Memory
ServerPlatformPkg/SocketSetup
ServerSiliconPkg/Simulation
ServerSiliconPkg/MemDecodeLib

[Impacted Platform]
GnrAp

Hsd-es-id: 22019816941

Original commit date: Fri Apr 12 15:55:27 2024 -0700
Change-Id: I49e662be22e6b381fb227dad404f7e5340267825
Original commit hash: a1e59d5fe5173a16184ffaa43f919624ccaf5f2a

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Mem/Library/MemDecodeLib/Gen3/7nm/MemDecodeNode.c

================================================================================ 
Commit: e92240ff7c66dc4660831312369d50f75abcc44b 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:45:10 2024 -0700 
-------------------------------------------------------------------------------- 
Fix UPI Affinity Degrade flow issue with Memory Error Injection

[Issue Description]
When uncorrectable errors are injected into memory, the platform may
do warm reset and map out the affected DIMMs.
This can lead to changes in SNC, UPI Affinity, UMA Based Clustering,
and XPT Prefetch features. Failure to reconfigure these features may
lead to hang during boot.

[Resolution]
BIOS must re-configure the SNC, UPI Affinity, UMA Based Clutering, and
XPT Prefetch feature registers after memory gets mapped out during a
warm reset.

Package/Module: ServerSiliconPkg/SncPrefetchLib

[Impacted Platform]
BHS GNR

Hsd-es-id: 14022247264

Original commit date: Mon May 6 16:46:14 2024 -0700
Change-Id: I8c175713757cdec1f82983d4fc56b18e48ef53a9
Original commit hash: 00891d39a3b577097be8ecdf44bc9354af057cac

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Upi/Library/SncPrefetchLib/ChipGnrSrf/ClusterBase.c
ServerSiliconPkg/Upi/Library/SncPrefetchLib/ChipGnrSrf/SncProgramming.c
ServerSiliconPkg/Upi/Library/SncPrefetchLib/SncPrefetchLibInternal.h

================================================================================ 
Commit: c7ff8f12d363098b890dac783a07756b147d68a5 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:45:08 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0032.D.67,
LOGANVL.0.RPB.0028.D.52,
KSYVLLE.1.RPB.0022.D.80,
GNRSPWS.0.RPB.0026.D.83,
Server-RC-0x02.0x00.0x01.01A8

Hsd-es-id: N/A"
Original commit date: Wed May 15 04:10:43 2024 -0700
Original commit hash: ba27428097c25b522016751cb20be2002c167f2b

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: ba4a67cf16d195f047fd43054ad22b8dbb7f596f 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:45:02 2024 -0700 
-------------------------------------------------------------------------------- 
Tracebub enabling for both SOC and PCH.

[Feature Description]
Tracebub enabling for both SOC and PCH.

Step 2 - CPU side

- Switch to SOC/PCH tracehub enabling library.
It's based on CPU/PCH GRR version, delta:
Fetch PCH bus based on IIO API.
Fetch MTL THC device/functions from header.
THC unhide through PSF public API.

Package/Module:
ServerSiliconPkg

[Impacted Platform]
GNRWS

Hsd-es-id: 18038465083

Original commit date: Mon May 13 11:30:35 2024 +0200
Change-Id: I877666bda38e367dccc567222999f087701b9567
Original commit hash: eac206bf15494fb273d85d32c0b59fdadc0ee5b9

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Library/Private/DxeTraceHubLib/DxeTraceHubLibGnrWs.c
ServerSiliconPkg/Library/Private/DxeTraceHubLib/DxeTraceHubLibGnrWs.inf
ServerSiliconPkg/Product/BirchStream/SiPkgDxeLib.dsc

================================================================================ 
Commit: 62c361a5cf100c013a1b871af8acd5b4da4c8160 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:44:58 2024 -0700 
-------------------------------------------------------------------------------- 
[GNRD][MRC] MCA Bank ID Assignment need to update for M2MEM and MCCHAN

[Feature Description]
MCA Bank ID Assignment need to update for M2MEM and MCCHAN for GNRD HCC and Xcc
HCC - 12 , 15-16, 19-20
XCC - 12 -20

Package/Module:

[Impacted Platform]
Gen3 - GNRD

Hsd-es-id: 15016023915

Original commit date: Wed May 8 17:11:14 2024 +0530
Change-Id: I85b783a561345fd8a3873b51617e1da036955d2b
Original commit hash: de3606b008be42f3a8fed351b41ec6b219cd473c

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Ras/Library/LastBootErrorPeiLib/LastBootErrorPeiLib.c

================================================================================ 
Commit: c8bfcb70bb70524b1070f62c9bd6c6285957a13a 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:44:55 2024 -0700 
-------------------------------------------------------------------------------- 
Fix order of programming when enabling the DDRIO FSM to generate Nbias ADC codes.

MRC must program the ADC mux select before setting the ADC enable bit.
Also include a 5us delay between these two steps to ensure enough time for the mux select to take effect.

Hsd-es-id: 14022322434

Original commit date: Wed May 8 10:19:01 2024 -0700
Change-Id: I53a85af12b61cad40d9a043a3839891de380d7a1
Original commit hash: 7fb5b733a3d278b9b30ef75a6b01f1e33065891d

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Mem/Library/MemDdrioIpLib/Gen3/MemNbiasBasedRxDqsAdjust.c
ServerSiliconPkg/Mem/Library/MemPorLib/MemPor.c

================================================================================ 
Commit: 2a8a274cb85004ea77c7bdae32e06e9784c5e517 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:44:53 2024 -0700 
-------------------------------------------------------------------------------- 
BirchStreamFspPkg: Align the setting value to FSP Dispatch Mode

[Issue Description]
There're several settings related to UPI which are not synced up
to the FSP dispatch mode latest.

[Resolution]
Update the related UPDs and functions to align the data.

Package/Module:
BirchStreamFspPkg

[Impacted Platform]
GNR/SRF FSP-API

Hsd-es-id: 15016062421

Original commit date: Tue May 14 16:03:57 2024 +0800
Change-Id: I5bdf82ae375073e7754dd4c7f989d2fa26b69efa
Original commit hash: 4686605ea7e1b4bb2d846b43b6ae54afe63f6f8a

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamFspPkg/Library/PeiUpiPolicyUpdateLib/PeiUpiPolicyUpdateLib.c
BirchStreamFspPkg/Upd/FspUpd.yaml

================================================================================ 
Commit: 7b55053822f8a5c9c7b1442d43dcf9671dd66ad7 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:44:50 2024 -0700 
-------------------------------------------------------------------------------- 
BirchStreamFspPkg: Sync the UPI eparameters to the latest

[Issue Description] or [Feature Description]
RP(from BirchStreamOpenBoard) has updated the UPI eparameters. FSP needs to
sync to the latest ones for AVC and BNC. Otherwise, the FSP-API IFWI
will hit MCA from UPI.

[Resolution]
Code Sync.

Package/Module:
BirchStreamFspPkg/Library/PeiPolicyUpdatePreMemLib

[Impacted Platform]
GNRSRF AP/SP

Hsd-es-id: 15016062421

Original commit date: Fri Apr 26 12:43:21 2024 +0800
Change-Id: Ibca69fe6343b314374189eaf8d166cca98090429
Original commit hash: c8c5d59acdba316025ac0fd091aafd3da0b5586c

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiKtiPerLanesEparamPolicyTable.h

================================================================================ 
Commit: 2da97b14b9ce00e92b7634ab8803a5ef4cf3d3ff 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:44:48 2024 -0700 
-------------------------------------------------------------------------------- 
Incorrect use of Clear CXL CM UC register to clear CE Status

[Issue Description]
Incorrect use of Clear CXL CM UC register to clear CE Status

[Resolution]
Clear CXL CM CE status

Package/Module: ServerRasPkg/Library

[Impacted Platform]
BHS

Hsd-es-id: 15016038275

Original commit date: Fri May 10 17:04:42 2024 +0800
Change-Id: Ic74ee59933d5cfec35131dc421c3f1826726f244
Original commit hash: 484b946c0ecf377ce2cfba0ffd468d1b78e7e722

-------------------------------------------------------------------------------- 
[Changed Files]
ServerRasPkg/Library/CxlRasLib/CxlRasLib11/CxlRasLib.c

================================================================================ 
Commit: e72c47e5d04123ebdc12d916d504701947739aea 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:44:45 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0032.D.66,
LOGANVL.0.RPB.0028.D.51,
KSYVLLE.1.RPB.0022.D.79,
GNRSPWS.0.RPB.0026.D.82

Hsd-es-id: N/A"
Original commit date: Tue May 14 11:10:44 2024 -0700
Original commit hash: 124bfeb756282e2a3e62e2c76788b6ff1ddb5bab

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: b98dd2bc73662f7f2aae85e7a3aa4972e03c36f0 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:44:43 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0032.D.65,
LOGANVL.0.RPB.0028.D.50,
KSYVLLE.1.RPB.0022.D.78,
GNRSPWS.0.RPB.0026.D.81

Hsd-es-id: N/A"
Original commit date: Tue May 14 04:10:45 2024 -0700
Original commit hash: a1aea09bf2bbf96397a38e2ec4a12c794043a74f

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 7c0240d10260b13d1d5943e6b070dac4eb66933a 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:44:38 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0032.D.64,
LOGANVL.0.RPB.0028.D.49,
KSYVLLE.1.RPB.0022.D.77,
GNRSPWS.0.RPB.0026.D.80,
Server-RC-0x02.0x00.0x01.01A7

Hsd-es-id: N/A"
Original commit date: Mon May 13 22:07:35 2024 -0700
Original commit hash: 87a03f63ea4730c599af4ea4984e132a17881619

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env

================================================================================ 
Commit: 42e51d3a2fee9b6407e3ae71b9d908cc6ed720d3 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:44:32 2024 -0700 
-------------------------------------------------------------------------------- 
Slow cold reset boot performance downgrade about 3s in PEI Phase between 32D14 and 32D15

[Issue Description]
Slow cold reset performace boot time downgrade about 3s in PEI due to the new Dca Timing and Vref RMT complex xtalk introduction

[Resolution]
CADB extra access were removed to compensate the performace boot time increment since new RMT complex stalk pattern
required to to do sme adjusments to acomodate the complex xtalk implementation.

Package/Module:
CpRcPkg/Library/BaseDdr5CoreLib
ServerSiliconPkg/Mem/Library/MemCpgcIpLib/Gen3

[Impacted Platform]
ALL

Hsd-es-id: 14022197094

[Testing Completed] Yes

Original commit date: Tue Apr 30 19:27:41 2024 -0600
Change-Id: I93068b3d1409b64334c42db23d13388e4bfc6355
Original commit hash: e76ba6cee854a95ea8def204b4324130843ff841

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Library/BaseDdr5CoreLib/MemCaClk.c
ServerSiliconPkg/Mem/Library/MemCpgcIpLib/Gen3/MemCpgcDdr5.c

================================================================================ 
Commit: 7fe50166df7603882cd5f20a518cddb8b4c5987e 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:44:29 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0032.D.63,
LOGANVL.0.RPB.0028.D.48,
KSYVLLE.1.RPB.0022.D.76,
GNRSPWS.0.RPB.0026.D.79,
Server-RC-0x02.0x00.0x01.01A6

Hsd-es-id: N/A"
Original commit date: Mon May 13 11:10:43 2024 -0700
Original commit hash: 0031f3acd2cb6733a273f9f68e37010bf7b08481

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env

================================================================================ 
Commit: 8ba91734163e682140739286ec070225ce32ade9 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:44:26 2024 -0700 
-------------------------------------------------------------------------------- 
Disable DRFM in MR59

[Feature Description]
MR59 DRFM must be programmed to 0 if not supported by the platform.
It is possible that a read/modify/write to MR59 for ARFM could enable DRFM

Implement a fixed pcd that defaults to disabled. The fixed pcd can be overridden in platform dsc to not disable DRFM for the platform.

Package/Module: CpRcPkg/Library/BaseDdr5CoreLib

[Impacted Platform]
Default ALL, Y, U, S, H, etc.

Hsd-es-id: 14022253210

Original commit date: Tue May 7 10:47:31 2024 -0500
Change-Id: If52280c1094adb71f6c68e6ebfc39c013274a9ed
Original commit hash: 94f5da24ecea0eee58e235df86019dcc788e73e5

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
CpRcPkg/Library/BaseDdr5CoreLib/BaseDdr5CoreLib.inf
CpRcPkg/Library/BaseDdr5CoreLib/MemJedecDdr5.c

================================================================================ 
Commit: 388336259457bc5b463d1a1ba30f3bfe405989f2 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:44:23 2024 -0700 
-------------------------------------------------------------------------------- 
[GnrWs] Change Get IMR Size flow

[Feature Description]
BIOS should send GetIMRSize flow before memory init to get
IMRs size and alignment and then pass that information
to memory init code.

Package/Module:
OneSiliconPkg
ServerSiliconPkg

[Impacted Platform]
GnrWs

Hsd-es-id: 18038415519

Original commit date: Thu Feb 22 11:33:29 2024 +0100
Change-Id: Icd04afdf35f5186313782b59bcd795205083d7bb
Original commit hash: 6ff09b826844482943d3f4e3e578069937be35ed

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/Fru/MtlPch/Include/Library/MtlPchHeciDeviceConfigLib.h
OneSiliconPkg/Fru/MtlPch/Library/MtlPchHeciDeviceConfigLib/MtlPchHeciDeviceConfigLib.c
OneSiliconPkg/Fru/MtlPch/Library/MtlPchHeciDeviceConfigLib/MtlPchHeciDeviceConfigLib.inf
OneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchInitPreMem.c
OneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/PeiMtlPchInitLib.inf
OneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/PeiMtlPchInitLibFsp.inf
OneSiliconPkg/Fru/MtlPch/PeiLib.dsc
ServerSiliconPkg/Iio/Library/IioDmiLib/IioDmiLibGnrWs.inf
ServerSiliconPkg/Iio/Library/IioDmiLib/IioDmiLibGnrWs/IioDmiInitGnrWs.c
ServerSiliconPkg/IncludePrivate/Library/PeiUmaLib.h
ServerSiliconPkg/Library/PeiUmaLib/PeiUmaLibGnrWs/PeiUmaLibGnrWs.c
ServerSiliconPkg/Library/PeiUmaLib/PeiUmaLibGnrWs/PeiUmaLibGnrWs.inf
ServerSiliconPkg/Library/ProcMemInit/Chip/Common/ProcMemInit.c
ServerSiliconPkg/Me/Client/ClientCore/Pei/ClientCorePeiPreMem.c
ServerSiliconPkg/Me/Client/ClientCore/Pei/ClientCorePeiPreMem.inf

================================================================================ 
Commit: ae6b5ea188839fe1a3eb374dc2fd7ceb678f4fba 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:44:20 2024 -0700 
-------------------------------------------------------------------------------- 
HeciControl rework

Original commit date: Wed Feb 21 15:27:59 2024 +0100
Change-Id: Ic1d9a8bf2fe5fb3c350e8f9599d948f3b896ccd6
Original commit hash: e816afe26ecb12d5c503bda4e18f48cb380944f9

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/Me/Heci/HeciControl/HeciControlCoreLib/HeciControlCoreLib.c
OneSiliconPkg/IpBlock/Me/Heci/HeciControl/Pei/HeciControlPei.c

================================================================================ 
Commit: cea7e8b3406a5a818cce2619ea554cc3712d2c35 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:44:17 2024 -0700 
-------------------------------------------------------------------------------- 
[GNR] 3StrikeTimer help string update

[Issue Description]
After MSR address update, the help string in the setup menu
still shows previous MSR data.

[Resolution]
Update the help string to reflect the correct MSR data.
New MSR is valid startgin B0 steppings, therefore
adding check on A0 steppings to show previous MSR data.

Package/Module:
ServerPlatformPkg/Platform/Dxe/SocketSetup

[Impacted Platform]
All

Hsd-es-id: 15016022256

Original commit date: Fri May 3 08:36:21 2024 -0700
Change-Id: Ibeba7021a1f64c7f25edf2147151aceca5a4b0d1
Original commit hash: d657a00836c9ae831d32ccfccdb61b4fa413eb2a

-------------------------------------------------------------------------------- 
[Changed Files]
ServerPlatformPkg/Platform/Dxe/SocketSetup/ProcessorSetupStrings.uni
ServerPlatformPkg/Platform/Dxe/SocketSetup/SocketSetup.c

================================================================================ 
Commit: c74fa4d59795d40739164624bf0f564c98ae1954 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:44:14 2024 -0700 
-------------------------------------------------------------------------------- 
Fix IBL's GPIO Reset configuration

[Issue Description]
GPIO Reset Configuration mapping is wrong
for Hard And Virtual IBL GPIO pins.
IBL's GPIO implementation is compliant with
GPIO Chassis specification in reset configuration area.
BIOS mapps the configuration accordinf the specification.
To fix the issue BIOS need re-map the configuration
according IBL definiton.

[Resolution]
Fix the mapping.

Package/Module:
IBL GPIO

[Impacted Platform]
All

Hsd-es-id: 14022170102

Original commit date: Wed May 8 15:59:26 2024 +0200
Change-Id: Ia49197acc0824f6c6641f81f15393b939c8701b9
Original commit hash: 47f97acc272488881136259376b491c301059ad0

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/GpioV2/Library/GpioV2Services/Ibl/GpioV2Virtual.c
OneSiliconPkg/IpBlock/GpioV2/Library/GpioV2Services/Ibl/GpioV2Virtual.h
OneSiliconPkg/IpBlock/GpioV2/Library/GpioV2Services/Ibl/IblGpioV2Services.c

================================================================================ 
Commit: c4071a2639e3dc25e108850c37d3b14d62a46456 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:44:11 2024 -0700 
-------------------------------------------------------------------------------- 
HSTI errors seen in Boot Log

[Issue Description]
HSTI errors are seen in boot log

[Resolution]
Exclude tests that don't apply.
Update Memory Map test to account for IO hole.
Include BRRA_PLATFORM_DATA bit in BIOS Region Flash Read Access Test

Package/Module: ServerPlatformPkg/HstiIhvProviderDxe

[Impacted Platform]
ALL

Hsd-es-id: 14021962579

Original commit date: Wed Apr 17 11:05:56 2024 -0700
Change-Id: If05ba33b7603a563cccdd3486ad28d57d07b9e2a
Original commit hash: 01092f8014bbe47c87dbcb94d782844558b01b47

-------------------------------------------------------------------------------- 
[Changed Files]
ServerPlatformPkg/Platform/Dxe/Hsti/HstiIhvProviderDxe/BHS/BootFirmwareMediaProtection.c
ServerPlatformPkg/Platform/Dxe/Hsti/HstiIhvProviderDxe/BHS/SecureMemoryMapConfiguration.c

================================================================================ 
Commit: 4ad8dcb0437a66d5fb8c91bc5632e685f42650be 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:44:08 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0032.D.62,
LOGANVL.0.RPB.0028.D.47,
KSYVLLE.1.RPB.0022.D.75,
GNRSPWS.0.RPB.0026.D.78

Hsd-es-id: N/A"
Original commit date: Mon May 13 04:10:43 2024 -0700
Original commit hash: 5899ded2bb0fc903342820ce120507f4ad0e15dc

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env

================================================================================ 
Commit: 908fb2015371c54fd29a5a4f91c8301d53649823 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:44:06 2024 -0700 
-------------------------------------------------------------------------------- 
Tracebub enabling for both SOC and PCH.

[Feature Description]
Tracebub enabling for both SOC and PCH.

Step 1 - PCH side

- Added tracehub to pch config hob for
later use in DXE in IIO tracehub enabling.
- Added public PSF function to unhide
tracehub by IIO code.

Package/Module:
OneSiliconPkg

[Impacted Platform]
GNRWS

Hsd-es-id: 18038404218

Original commit date: Mon May 13 08:06:16 2024 +0200
Change-Id: I877621bda38e367dccc567222999f087701b9567
Original commit hash: 8c1ca5fa97739b438bcb4194485cd96ba241789c

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/Fru/MtlPch/CommonLib.dsc
OneSiliconPkg/Fru/MtlPch/Include/Library/MtlPchPsfSocLib.h
OneSiliconPkg/Fru/MtlPch/Library/MtlPchPsfSocLib/MtlPchPsfSocLib.c
OneSiliconPkg/Fru/MtlPch/Library/MtlPchPsfSocLib/MtlPchPsfSocLib.inf
OneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchTraceHub.c
OneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/PeiMtlPchInitLib.inf
OneSiliconPkg/Product/GnrWs/IncludePrivate/PchConfigHob.h

================================================================================ 
Commit: d7aa6fcf4185dd5430dadc6f0a3e14fa7890e92b 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:44:03 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0032.D.61,
LOGANVL.0.RPB.0028.D.46,
KSYVLLE.1.RPB.0022.D.74,
GNRSPWS.0.RPB.0026.D.77,
Server-RC-0x02.0x00.0x01.01A5

Hsd-es-id: N/A"
Original commit date: Mon May 13 01:31:32 2024 -0700
Original commit hash: d8b0f5fdb049f39687b97a8081e3a506445fc725

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: cda42413b4c7e976cf017f388a5b7be0b44d4146 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:44:01 2024 -0700 
-------------------------------------------------------------------------------- 
Persistent OTC CE errors reporting stopped in a single error injection

[Issue Description]
Once Error Injection is enabled ( eien (31:31)) OTC CE error should be continually
reported but there is only a single error ce injection reported.

[Resolution]
This changes are causing the issue, reverted this changes.

Package/Module:ServerRasPkg

[Impacted Platform]
GRR.

Hsd-es-id: 16024109462
Original commit date: Thu May 9 10:00:42 2024 +0530
Change-Id: I6f28d47fc8167db2b45c81ad7407a3cd270e8cff
Original commit hash: 904f6d92a350136c2ebd2b63f0e2630e8086219f

-------------------------------------------------------------------------------- 
[Changed Files]
ServerRasPkg/Library/IehRasLib/IehErrorHandling.c

================================================================================ 
Commit: b225f144b3fd8a5490750f6a9e0f4308e92f54c4 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:43:59 2024 -0700 
-------------------------------------------------------------------------------- 
[BHS] Can not determine Ax/Bx/Cx silent stepping due to same CPUID

[Feature Description]
Can not determine Ax/Bx/Cx silent stepping due to same CPUID

[Resolution]
Change the A0, B0, C0 to Ax, Bx, Cx for not confusing.

Package/Module:

[Impacted Platform]
Default ALL, Y, U, S, H, etc.

Hsd-es-id: 15015964970

Original commit date: Mon May 6 14:58:14 2024 +0800
Change-Id: I42fbc5cdc475d333e0dd2e3bc29bd0c9e76cb306
Original commit hash: d138f1e5663ef41d798eec9db077b7112105b8c1

-------------------------------------------------------------------------------- 
[Changed Files]
ServerPlatformPkg/Platform/Dxe/SocketSetup/SocketSetup.c

================================================================================ 
Commit: 9eb472a848ae9f0d8f4318c231270bd71525a3b9 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:43:56 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0032.D.60,
LOGANVL.0.RPB.0028.D.45,
KSYVLLE.1.RPB.0022.D.73,
GNRSPWS.0.RPB.0026.D.76

Hsd-es-id: N/A"
Original commit date: Sun May 12 11:10:48 2024 -0700
Original commit hash: 5a009fbd2c5445ee589258a2b76bbb0e7a024563

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 4e98d009b6de35245098089e2778aca30c37c509 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:43:54 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0032.D.59,
LOGANVL.0.RPB.0028.D.44,
KSYVLLE.1.RPB.0022.D.72,
GNRSPWS.0.RPB.0026.D.75

Hsd-es-id: N/A"
Original commit date: Sun May 12 04:10:46 2024 -0700
Original commit hash: 28dea39833704cbe1147e797b98d98448e58310b

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: e1c367aa1bb7aa2b9172298b8b7d14b0d47556a8 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:43:52 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0032.D.58,
LOGANVL.0.RPB.0028.D.43,
KSYVLLE.1.RPB.0022.D.71,
GNRSPWS.0.RPB.0026.D.74

Hsd-es-id: N/A"
Original commit date: Sat May 11 11:10:46 2024 -0700
Original commit hash: 867940170aa4cd818fd8c129ee57cccef41c084d

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 67ec78a2bf28e4e07f8c8e0df7dcd416b93bcbf0 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:43:49 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0032.D.57,
LOGANVL.0.RPB.0028.D.42,
KSYVLLE.1.RPB.0022.D.70,
GNRSPWS.0.RPB.0026.D.73,
Server-RC-0x02.0x00.0x01.01A4

Hsd-es-id: N/A"
Original commit date: Sat May 11 04:10:43 2024 -0700
Original commit hash: c9d55e9ed6e6466632e09c85e41d6e356136f9d8

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: a77ebec5dc3424229a2bce4c7675619da28705c8 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:43:46 2024 -0700 
-------------------------------------------------------------------------------- 
[BHS] Update OobSetPciEnumCmpl legacy socket to be executed last

[Feature Description]
re-Discovery starts when legacy socket/socket0 is marked complete.
update code to do OOB PCI enum legacy socket last

[Impacted Platform]
BHS

Hsd-es-id: 22019123737

Original commit date: Mon Nov 20 15:16:20 2023 -0800
Change-Id: I5da728345cdb45272e3c2a73abaf8d74ff692259
Original commit hash: 4de18e79004b251259724b138f7fe323817909fa

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Iio/Library/DxeIioInitLib/IioPostLateInitialize.c

================================================================================ 
Commit: 1510909a3a2be2064ea801e1947e02cc22397f6a 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:43:44 2024 -0700 
-------------------------------------------------------------------------------- 
[BHS] Dynamic EID allocation multi segment for 4S/8S but keep 2S EID unchanged (0x1D, 0x9D)

[Feature Description]
Revert the change made to Static EID allocation
Restore it to SPR format of Dynamic EID allocation. (Applicable 4S/8S Only)
For 2S Static EID allocaion is followed

[Impacted Platform]
BHS

Hsd-es-id: 22020042406

Original commit date: Fri Nov 17 15:46:30 2023 -0800
Change-Id: I17ee777c1471bee8135f9d4c427eb88ea5a6d29b
Original commit hash: 87a679acdd46f54ed6635d2cf2dbdac3916cfa7c

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Upi/Library/UncoreLib/ChipGnrSrf/UncoreLib.c

================================================================================ 
Commit: 2bf2fa85bee235c393cef1781f93a7f0aeab0a17 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:43:42 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0032.D.56,
LOGANVL.0.RPB.0028.D.41,
KSYVLLE.1.RPB.0022.D.69,
GNRSPWS.0.RPB.0026.D.72,
Server-RC-0x02.0x00.0x01.01A3

Hsd-es-id: N/A"
Original commit date: Fri May 10 11:10:48 2024 -0700
Original commit hash: e33d04fce110315ad917c5bfea3bc7e7838671a9

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: dd5c1431a5ac17a22cab7437fc2b62c9fc1993d1 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:43:40 2024 -0700 
-------------------------------------------------------------------------------- 
GNR] [RDIMM] Request to include the feature to sample both edge on RCD DCA Timing Complex/RCD DCA VREF Complex /RCD DCA DFE Training /RCD DCA TCO Training

[Feature Description]
Mrc shall change sample edge from rising to both on
RCD DCA Timing Complex/RCD DCA VREF Complex /RCD DCA DFE Training /RCD DCA TCO Training for RDIMM

[Resolution]
Mrc code was updated to use rising_falling_edge sample for
RCD DCA Timing Complex/RCD DCA VREF Complex /RCD DCA DFE Training /RCD DCA TCO Training for RDIMM

Package/Module:
CpRcPkg/Library/BaseDdr5CoreLib
ServerSiliconPkg/Mem/Library/MemDdrioIpLib

[Impacted Platform]
ALL

Hsd-es-id: 14022197022

[Testing Completed] Yes

Original commit date: Tue Apr 30 18:49:15 2024 -0600
Change-Id: I7052c6cfbf26e1052e894bb52fe6f9cfb76a2726
Original commit hash: 3b27cb58d18f4dea953a9647540d5f583493eccc

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Library/BaseDdr5CoreLib/MemCaClk.c
CpRcPkg/Library/BaseDdr5CoreLib/MemDcsDcaDfeDdr5.c
ServerSiliconPkg/Mem/Library/MemDdrioIpLib/Gen3/MemChipDdrio.c

================================================================================ 
Commit: cbf64e5e2ba33f23073f561dca741cc1fc86ccfc 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:43:37 2024 -0700 
-------------------------------------------------------------------------------- 
[GNR-WS] Remove Anti rollback option

[Issue Description]
Anti Rollback option is not POR

[Resolution]
Remove Anti Rollback support

Package/Module:
GnrwsRpPkg
ServerPlatformPkg

[Impacted Platform]
ALL

Hsd-es-id: 16023740616

Original commit date: Tue May 7 13:27:02 2024 +0200
Change-Id: I64a35f471422abb8eefec44e04d67597a442ab13
Original commit hash: 4008dc442627ef287faeb067b6fc454f61033ebf

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Library/DxePolicyUpdateLib/DxeMePolicyUpdate.c
GnrwsRpPkg/PchSetupPcdDefaults.dsc.inc
GnrwsRpPkg/Platform/Dxe/Setup/MeSetup.c
GnrwsRpPkg/Platform/Dxe/Setup/MeSetup.hfr
GnrwsRpPkg/Platform/Dxe/Setup/MeSetup.uni
OneSiliconPkg/Product/GnrWs/Include/MeSetupVariable.h
ServerPlatformPkg/Include/Configuration.h
ServerPlatformPkg/Library/DxePolicyUpdateLib/DxeMePolicyUpdate.c

================================================================================ 
Commit: b508ab6863e97104fc482c5fc2f3dfd7340de461 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:43:35 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0032.D.55,
LOGANVL.0.RPB.0028.D.40,
KSYVLLE.1.RPB.0022.D.68,
GNRSPWS.0.RPB.0026.D.71

Hsd-es-id: N/A"
Original commit date: Fri May 10 04:10:48 2024 -0700
Original commit hash: 8ff9eb3d97fad39cff9d1d0c7c23652ae469cda3

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 688c6f46378b6a6771afae4a34628afdf1b2e98a 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:43:32 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0032.D.54,
LOGANVL.0.RPB.0028.D.39,
KSYVLLE.1.RPB.0022.D.67,
GNRSPWS.0.RPB.0026.D.70,
Server-RC-0x02.0x00.0x01.01A2

Hsd-es-id: N/A"
Original commit date: Fri May 10 01:50:58 2024 -0700
Original commit hash: 2269c2c25c83763231a35cb447cec2815462abdf

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: d632c6655e950cef4a57dfe1a4ab43581f61e87d 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:43:30 2024 -0700 
-------------------------------------------------------------------------------- 
UX4 PHY recipe needs update to recipe7 in PCIe and DMI 3.072

[Issue Description] or [Feature Description]
UX4 PHY recipe needs update to recipe7 in PCIE and DMI 3.072

Package/Module:ServerSiliconPkg/PcieEvRecipeInjectionLib.aslc

[Impacted Platform]
GRR

Hsd-es-id: 16024120939

Original commit date: Thu May 9 20:31:21 2024 +0530
Change-Id: If680f8ced336047950163b19d374a68bfdce7f72
Original commit hash: 6c18632f374ae2ab8df11622e1b9d737127b3794

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Iio/Library/IioEvRecipeInjectionLib/Pcie/Gen4/PcieEvRecipeInjectionLib.aslc
ServerSiliconPkg/Iio/Library/IioEvRecipeInjectionLib/Pcie/Gen4/PcieEvRecipeInjectionLibPrivate.h

================================================================================ 
Commit: 4b36ea01e3a67d2705dff32edad4efc934dfc1ed 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:43:28 2024 -0700 
-------------------------------------------------------------------------------- 
[GNR] Modified RCD DCA training steps to improve margins

[Issue Description] or [Feature Description]
Observed RCD DCA low margins and high variability in training results.
Some of these issues can be attributed to:
1. DFE Tap1 setting can shift the DCA timing center position
2. Complex Xtalk pattern causes large variability in margin measurements
3. Final timing recentering can alter the Tx phase relationship of Xtalk

[Resolution]
Modified the RCD DCA training steps to add 3 extra steps: RcdDcaDfeTap1,
RcdDcaTimingComplexAfterDfeTap1 and RcdDcaVrefComplexAfterDfeTap1. These
steps compensate from the timing center position shift after the initial
DFE tap1 training. Modified the training steps after RcdDcaDfe to use
ComplexNoXtalk pattern. Removed the final DCA timing recentering step after
RcdDcaVrefComplexTrainingLast.

Package/Module: CpRcPkg\BaseDdr5CoreLib

[Impacted Platform]
All

Hsd-es-id: 14022216732

Original commit date: Thu Apr 25 16:46:37 2024 -0500
Change-Id: I1d1c2cf7bf7cba0132a7b1439aef6c48f4040ded
Original commit hash: 51dfe3b8d3b37bc10b754bf111e156c3c0968aae

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Include/Library/Ddr5CoreLib.h
CpRcPkg/Include/Memory/MemFlowsDefinitions.h
CpRcPkg/Include/Memory/MemoryCheckpointCodes.h
CpRcPkg/Include/Memory/PerformanceTrackerDefinitions.h
CpRcPkg/Library/BaseDdr5CoreLib/Ddr5CoreLibInternal.h
CpRcPkg/Library/BaseDdr5CoreLib/MemCaClk.c
CpRcPkg/Library/BaseDdr5CoreLib/MemDcsDcaDfeDdr5.c
CpRcPkg/Library/BaseDdr5CoreLibNull/BaseDdr5CoreLibNull.c
CpRcPkg/Library/BaseMemoryCoreLib/Core/Mem/MemStart.c
CpRcPkg/Library/PerformanceTrackerLib/PerformanceTrackerLib.c
ServerSiliconPkg/Mem/Library/MemTrainingLib/Gnr/MemTrainingCallTable.c

================================================================================ 
Commit: 5789a42ab2276f2da672f3ce2f4bf96590338f85 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:43:25 2024 -0700 
-------------------------------------------------------------------------------- 
[GNR] Apply DCA TCO averaging to reduce training variation

[Issue Description] or [Feature Description]
Observed abnormally large boot-to-boot variation in the DCA TCO training
step due to flat/noisy response on the lanes with smallest eye width.
The coarse DCA TCO step would choose different results and the fine
step was not able to recover.

[Resolution]
Changed the DCA TCO coarse step to test 21 offsets with a step size of 2
and removed the fine step. Applied averaging of the eye widths across
DCA lanes for each TCO offset. Also applied a sliding average over 5
TCO offsets to choose the best training result.

Package/Module: CpRcPkg\BaseDdr5CoreLib

[Impacted Platform]
All

Hsd-es-id: 14022215694

Original commit date: Fri Apr 26 13:44:04 2024 -0500
Change-Id: I28a928ac3a8fff83e02836c1d9a6e5ae5ca17b94
Original commit hash: cfb3bbc8cf9d13ed1151e13f99205e27bc08551e

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Library/BaseDdr5CoreLib/Ddr5CoreLibInternal.h
CpRcPkg/Library/BaseDdr5CoreLib/MemCaClk.c
CpRcPkg/Library/BaseDdr5CoreLib/MemTrainingDdr5.c

================================================================================ 
Commit: 72aa37beb4b5332dd81e9681404c2c199b6f4422 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:43:22 2024 -0700 
-------------------------------------------------------------------------------- 
ServerSiliconPkg/Upi: Integrate v2p1 Perf LUT for GNR-WS

- Added updated v2p1 credit recipes for GNR-WS skus

Hsd-es-id: 22019688171
Original commit date: Fri Mar 22 12:08:02 2024 -0700
Change-Id: Ifa7a3abad6da19d183b0892a845c1be3a05a08ea
Original commit hash: 067c82ee569baa52a4b1ea7b27faccbb3ead439b

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Upi/Library/UncoreLib/ChipGnrSrf/Sku/scf_gnr_maxi_rwc_egs_hcc_WS.h
ServerSiliconPkg/Upi/Library/UncoreLib/ChipGnrSrf/Sku/scf_gnr_maxi_rwc_egs_lcc_WS.h
ServerSiliconPkg/Upi/Library/UncoreLib/ChipGnrSrf/Sku/scf_gnr_maxi_rwc_egs_zcc_WS.h

================================================================================ 
Commit: 7690a8231d51b0f3aa61f993894eee319d8a44a8 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:43:19 2024 -0700 
-------------------------------------------------------------------------------- 
[GNR] Changed RCD DCA training steps before DFE to avoid crosstalk

[Issue Description] or [Feature Description]
Large boot-to-boot variation is observed in RCD DCA training steps prior
to DCA DFE. Some of the variation and asymmetrical centering can be
attributed to the original complex training pattern, which used
LFSR0 on even DCA signals and LFSR1 on odd DCA signals.

[Resolution]
Defined a new CADB pattern per DCA target signal (U0) to keep aggressor
signals quiet with constant ones (U1). A non-target signal (~U0 XOR U2)
away from the target signal is selected to balance the CATM XOR function
as follows:

CS DPAR CA6 CA5 CA4 CA3 CA2 CA1 CA0
U2 ~U0 XOR U2 U1 U1 U1 U1 U1 U1 U0
U2 ~U0 XOR U2 U1 U1 U1 U1 U1 U0 U1
U2 ~U0 XOR U2 U1 U1 U1 U1 U0 U1 U1
U2 ~U0 XOR U2 U1 U1 U1 U0 U1 U1 U1
U2 U1 U1 U1 U0 U1 U1 U1 ~U0 XOR U2
U2 U1 U1 U0 U1 U1 U1 U1 ~U0 XOR U2
U2 U1 U0 U1 U1 U1 U1 U1 ~U0 XOR U2
U2 U0 U1 U1 U1 U1 U1 U1 ~U0 XOR U2

This new training pattern focusses on ISI while avoided crosstalk.
It is being applied to the following training steps:
- RcdDcaTimingComplexTraining
- RcdDcaVrefComplexTraining
- RcdDcaTcoTraining
- RcdDcaDckDutyCycleTraining

Package/Module: ServerSiliconPkg\MemCpgcIpLib

[Impacted Platform]
All

Hsd-es-id: 14022213352

Original commit date: Thu May 2 16:17:45 2024 -0500
Change-Id: Iab87ec790f1fff795c2f4439407f18b57007d8e0
Original commit hash: 9fb8411361b9e8dbfe357166cc5bfbba3d77a55b

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Mem/Library/MemCpgcIpLib/Common/MemCpgcIpLibInternal.h
ServerSiliconPkg/Mem/Library/MemCpgcIpLib/Gen3/MemCpgc.c
ServerSiliconPkg/Mem/Library/MemCpgcIpLib/Gen3/MemCpgcDdr5.c

================================================================================ 
Commit: e018f209f6d366574baaed0b47d4519e2a166c15 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:43:17 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0032.D.53,
LOGANVL.0.RPB.0028.D.38,
KSYVLLE.1.RPB.0022.D.66,
GNRSPWS.0.RPB.0026.D.69

Hsd-es-id: N/A"
Original commit date: Thu May 9 11:10:42 2024 -0700
Original commit hash: 91cac16990f05d226d77858e3cbfc009ec4d77e0

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: f42983040e6cd031b980a7453f443be644b36cdc 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:43:14 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0032.D.52,
LOGANVL.0.RPB.0028.D.37,
KSYVLLE.1.RPB.0022.D.65,
GNRSPWS.0.RPB.0026.D.68,
Server-RC-0x02.0x00.0x01.01A1

Hsd-es-id: N/A"
Original commit date: Thu May 9 04:14:29 2024 -0700
Original commit hash: 0e77cdc15e3c80f27f5d97001e16e796c179b0a7

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 102ee0dc2f394407a454161148edad75f9155680 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:43:12 2024 -0700 
-------------------------------------------------------------------------------- 
Set eSPI SMI lock bit

[Issue Description]
ESPI_SMI_LOCK bit is not set by BIOS.

[Resolution]
Set the bit at PCIe Enumeration Complete event.

Package/Module:
IBL

[Impacted Platform]
All

Hsd-es-id: 18038350224

Original commit date: Mon May 6 10:22:17 2024 +0200
Change-Id: Ie479ab71c1d622afb660ed86a3fcfd85a61d6f9d
Original commit hash: d0391030cab2fd301765fb89b15a41474af64668

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/Fru/Ibl/Dxe/IblInitDxe.c

================================================================================ 
Commit: a3af95e0f3f7178b94ffde8ae3c7e5e37078bbd6 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:43:09 2024 -0700 
-------------------------------------------------------------------------------- 
[GNRWS] SmmCoontrol protocol for PCH

[Issue Description]
There is missing SmmControl protocol for PCH.

[Resolution]
- Install SmmControl protocol for SOC and PCH.

Package/Module:
OneSiliconPkg, ServerPlatformPkg

[Impacted Platform]
GNRWS

Hsd-es-id: 18038360062

Original commit date: Mon May 6 21:52:28 2024 +0200
Change-Id: I888621bda39e938d4ce567473338f087691b9988
Original commit hash: e1d13d3747936eaa437914e6351baf09506f3b7d

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/Fru/Ibl/DxeIbl.dsc
OneSiliconPkg/Product/GnrWs/SiPkgDxe.dsc
OneSiliconPkg/Product/GnrWs/SmmControl/RuntimeDxe/SmmControl.inf
OneSiliconPkg/Product/GnrWs/SmmControl/RuntimeDxe/SmmControlDriver.c
OneSiliconPkg/Product/GnrWs/SmmControl/RuntimeDxe/SmmControlDriver.h
ServerSiliconPkg/Product/BirchStream/LateSiliconFvDxe.fdf

================================================================================ 
Commit: f0e9f57bc8663cd14e25efec9d9d7d02040bd7eb 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:43:07 2024 -0700 
-------------------------------------------------------------------------------- 
BIOS should log EWL event for SPD error

[Feature Description]
BIOS should log EWL event for SPD error if due to protocol errors
BIOS should fatal error if due to programming errors like invalid parameter or heap overflow

Package/Module:

[Impacted Platform]
GNR, SRF, CWF

Hsd-es-id: 15015764453

Original commit date: Wed Mar 27 13:10:17 2024 +0800
Change-Id: If47c1e9d5bd48090013a7b390921d96a82016ca3
Original commit hash: b0b6e66c90017c200964d30bcb68acdf965a2c1a

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Include/Library/Ddr5CoreLib.h
CpRcPkg/Include/Library/EnhancedWarningLogLib.h
CpRcPkg/Include/Library/SpdAccessLibOnBoard.h
CpRcPkg/Include/Library/SpdDecodeLib.h
CpRcPkg/Include/ReferenceCodeFatalErrors.h
CpRcPkg/Library/BaseDdr5CoreLib/MemDfe.c
CpRcPkg/Library/BaseDdr5CoreLib/MemJedecDdr5.c
CpRcPkg/Library/BaseDdr5CoreLib/MemSPDDDR5.c
CpRcPkg/Library/BaseDdr5CoreLibNull/BaseDdr5CoreLibNull.c
CpRcPkg/Library/BaseEnhancedWarningLogLib/BaseEnhancedWarningLogLib.c
CpRcPkg/Library/BaseMemoryCoreLib/Core/Common/DefaultWarnings.c
CpRcPkg/Library/BaseMemoryCoreLib/Core/Mem/MemActm.c
CpRcPkg/Library/BaseMemoryCoreLib/Core/Mem/MemDisplay.c
CpRcPkg/Library/BaseMemoryCoreLib/Core/Mem/MemXMP.c
CpRcPkg/Library/BaseMemorySsaLib/BiosSsaMemoryConfig.c
CpRcPkg/Library/PmicAccessLib/PmicAccess.c
CpRcPkg/Library/SpdAccessLibOnBoard/SpdAccessLibOnBoardDxe/SpdAccessLibOnBoardDxe.c
CpRcPkg/Library/SpdAccessLibOnBoard/SpdAccessLibOnBoardPei/SpdAccessLibOnBoardPei.c
CpRcPkg/Library/SpdAccessLibOnBoard/SpdAccessLibOnBoardSmm/SpdAccessLibOnBoardSmm.c
CpRcPkg/Library/SpdAccessLibOnBoardNull/SpdAccessLibOnBoardDxeNull.c
CpRcPkg/Library/SpdAccessLibOnBoardNull/SpdAccessLibOnBoardPeiNull.c
CpRcPkg/Library/SpdAccessLibOnBoardNull/SpdAccessLibOnBoardSmmNull.c
CpRcPkg/Library/SpdDecodeLib/Ddr5/SpdDecodeLibDdr.c
CpRcPkg/Library/SpdDecodeLib/Ddr5/XmpSpdDecodeLibDdr.c
ServerSiliconPkg/Mem/Library/MemMcIpLib/Gen3/MemRAS.c
ServerSiliconPkg/Mem/Library/MemSocChipLib/Common/InitMemChip.c

================================================================================ 
Commit: 0899a756baf6759be44bde18c6c9baa2aed4ed28 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:43:03 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0032.D.51,
LOGANVL.0.RPB.0028.D.36,
KSYVLLE.1.RPB.0022.D.64,
GNRSPWS.0.RPB.0026.D.67,
Server-RC-0x02.0x00.0x01.01A0

Hsd-es-id: N/A"
Original commit date: Wed May 8 23:18:35 2024 -0700
Original commit hash: 95921bd54d91d47e54efabc586ada161593fc878

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: a9bb9cd57ad02eb77d6ecf2d7b84d89fbcb06b3c 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:43:01 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0032.D.50,
LOGANVL.0.RPB.0028.D.35,
KSYVLLE.1.RPB.0022.D.63,
GNRSPWS.0.RPB.0026.D.66,
Server-RC-0x02.0x00.0x01.019F

Hsd-es-id: N/A"
Original commit date: Wed May 8 23:14:19 2024 -0700
Original commit hash: 1f922fd286e76fcd284f69f1b48e1022111e88a5

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: dfcef88460fe47d9a17380f1637682f87abb1734 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:42:59 2024 -0700 
-------------------------------------------------------------------------------- 
[GNR-D]Lane Reversal register doesn't update in warm boot

Slow boot should be triggered when the knob- DfxDdrioLaneReversalOverrideEn value changes.

Hsd-es-id: 15015324725
Original commit date: Wed May 8 10:37:51 2024 +0530
Change-Id: I4c4e640bfdb9868c1152ef670ef16a2a2b58ac78
Original commit hash: a2255c35a033e1e443a8323ea63e89bfa9edce96

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Library/BaseMemoryCoreLib/Core/Mem/MemStart.c

================================================================================ 
Commit: 8b790bdb6482351647f57faf4768297be77f44c2 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:42:56 2024 -0700 
-------------------------------------------------------------------------------- 
PcuIsDdrtDisable shall return TRUE on BHS

[Issue Description]
PcuIsDdrtDisable API in PCU IP Library, and IsPmemSupported API in
KtiApi Library, were returning misleading value.
Intel Optane PMEM Crow Pass DIMM is not supported on BHS platform.

[Resolution]
PcuIsDdrtDisable shall return TRUE on BHS, to indicate that Intel Optane
PMEM Crow Pass is not supported on BHS platform.

Package/Module: ServerSiliconPkg/PcuIpLibrary

[Impacted Platform]
BHS, LVL, KSV

Hsd-es-id: 14022212709

Original commit date: Thu May 2 13:27:52 2024 -0700
Change-Id: I60b25cd3d083d494459442ae2c693d81368ac46b
Original commit hash: 195c9a2c3a2195c8c417ed86c52c0b03897e6fd9

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Library/PcuIpLib/GnrSrf/PcuCapid.c

================================================================================ 
Commit: 49f358ea1424420534a8a8af5ccd1f03f817dfdd 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:42:54 2024 -0700 
-------------------------------------------------------------------------------- 
Slowness waiting on data completion from a remote Ubox or M2IOSF

[Feature Description]
Update CHA TOR timeout values as provided in HSD to resolve timeout related errors.

[Impacted Platform]
BHS

Hsd-es-id: 22020009934

Original commit date: Tue Apr 30 13:47:43 2024 -0700
Change-Id: Ie0abe81480f3f4e59a8db088e3bcb91e498d0111
Original commit hash: d2eb8ab3e4e0e8df3abff10519d9123e4c0fd0b5

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Include/Upi/KtiSi.h
ServerSiliconPkg/Include/Library/ChaLib.h
ServerSiliconPkg/Library/ChaIpLib/Common/ChaMisc.c
ServerSiliconPkg/Library/ChaIpLib/Gen3/ChaMisc.c
ServerSiliconPkg/Library/ChaIpLibNull/ChaIpLibNull.c
ServerSiliconPkg/Upi/Library/UncoreLib/ChipGnrSrf/UncoreLib.c

================================================================================ 
Commit: 2c7e4589162828327c21c971ee81deacd39735d6 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:42:51 2024 -0700 
-------------------------------------------------------------------------------- 
[GNRWS] Extra SMRAM range being carved out which is not needed.

[Issue Description]
Using SmmRelocationLib causes Extra SMRAM range being carved out

[Resolution]
Need to use SmmRelocationLibNull instead of Actual library

Package/Module:
ServerSiliconPkg

[Impacted Platform]
GNRWS

Hsd-es-id: 15016002511

Original commit date: Tue May 7 19:50:26 2024 +0530
Change-Id: I4f812fa5aab54b7a6b1f7a4cfcefcc7ebefad2b8
Original commit hash: 6ebce70aaf0ff093c5a9ff61fdc198aa4bf818fb

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Product/BirchStream/SiPkgPeiLib.dsc

================================================================================ 
Commit: 1a6e654ee9db88499f104b0bd36b0f37e9fd8814 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:42:49 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0032.D.49,
LOGANVL.0.RPB.0028.D.34,
KSYVLLE.1.RPB.0022.D.62,
GNRSPWS.0.RPB.0026.D.65

Hsd-es-id: N/A"
Original commit date: Wed May 8 11:10:39 2024 -0700
Original commit hash: e2e4b113db696f7e2a8ac0f260aea15d1ac4a6c7

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 959f5552bb1a13e0ea5be188394f06fa55ba788d 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:42:47 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0032.D.48,
LOGANVL.0.RPB.0028.D.33,
KSYVLLE.1.RPB.0022.D.61,
GNRSPWS.0.RPB.0026.D.64

Hsd-es-id: N/A"
Original commit date: Wed May 8 08:27:43 2024 -0700
Original commit hash: 95fc1fc8f32b68668269054897d3f2988630bcdc

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 9d7a2818b0136ecf86a8b708abf290a381598223 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:42:45 2024 -0700 
-------------------------------------------------------------------------------- 
[GNRWS_ERB_PO] Not able to boot with latest build.

[Issue Description]
[GNRWS_ERB_PO] Not able to boot to BIOS Page with latest
Nightly Build IFWI(26.D62)

[Resolution]
- Corrected checking status for valid PCH bus.

Package/Module:
OneSiliconPkg

[Impacted Platform]
GnrWs

Hsd-es-id: 18038397941

Original commit date: Wed May 8 13:35:30 2024 +0200
Change-Id: I877621bbb38e367d4ce567473238f087601c4731
Original commit hash: be966696708c537ea2d28e9515cf8bb281eadc67

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/Fru/MtlPch/Library/MtlPchInfoLib/MtlPchInfoLib.c

================================================================================ 
Commit: 5be20828712f18a087ed11e42101c6b9fcf894b0 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:42:43 2024 -0700 
-------------------------------------------------------------------------------- 
[GNRWS][S3] Heap allocated for S3 not enough (S3AcpiReservedMemory)

[Issue Description]
Heap Memory is not enough, it causes AllocatePages failed during S3 Resume

[Resolution]
Need to increase PcdS3AcpiReservedMemorySize size aligned with FHF, as
similar issue was fixed earlier by increasing PcdS3AcpiReservedMemorySize

Package/Module:
GnrwsRpPkg

[Impacted Platform]
GNRWS

Hsd-es-id: 16024009243

Original commit date: Tue May 7 18:46:15 2024 +0530
Change-Id: I0d54bc5a4a763b305afa641a4d418b6525d691dd
Original commit hash: 61b560684b213eab3771a7412cb1ec648c26acba

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Include/Dsc/PlatformPkgPcds.dsc

================================================================================ 
Commit: f800fd9c11770466119f7d2f7f853d0dfd76181d 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:42:40 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0032.D.47,
LOGANVL.0.RPB.0028.D.32,
KSYVLLE.1.RPB.0022.D.60,
GNRSPWS.0.RPB.0026.D.63,
Server-RC-0x02.0x00.0x01.019E

Hsd-es-id: N/A"
Original commit date: Wed May 8 04:10:38 2024 -0700
Original commit hash: 085146966942db14e5232a4e035c9ddee3551f5e

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: baeaa42dc7ee5ae69491aff6e5789da0b4890f48 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:42:37 2024 -0700 
-------------------------------------------------------------------------------- 
To remove setting of PIPECTL2.ZRxDcNotMetInG3 workaround in GNRD B0 stepping

[Feature Description]
The fix for Pi5 subsystem not reporting idle on the Gen5 pxp ports when PkgC6 is running is fixed in GNRD B0 stepping
Hence remove this workaround added in GNRD B0 stepping and retain the workaround as is in other programs and in GNRD A0

Package/Module:ServerSiliconPkg/Library

[Impacted Platform]
ALL

Hsd-es-id: 16023994133

Original commit date: Thu Apr 25 14:14:54 2024 +0530
Change-Id: I3dc0e7cd19e45f0acc5e2968d99a7a64c89887d8
Original commit hash: 6321e7b8e20e7dde2f919ce30a5012c2a98b8b4a

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Library/SiliconWorkaroundLibGnrSrf/SiliconWorkaroundLib.c
ServerSiliconPkg/Library/SiliconWorkaroundLibGnrSrf/SiliconWorkaroundLibCwf.c
ServerSiliconPkg/Library/SiliconWorkaroundLibGnrSrf/SiliconWorkaroundLibGnr.c
ServerSiliconPkg/Library/SiliconWorkaroundLibGnrSrf/SiliconWorkaroundLibGnrd.c
ServerSiliconPkg/Library/SiliconWorkaroundLibGnrSrf/SiliconWorkaroundLibSrf.c

================================================================================ 
Commit: 17fca5669bf913407330db8387b54ead44e423e6 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:42:33 2024 -0700 
-------------------------------------------------------------------------------- 
Update CMI Read Completion credits to increase B2CXL BW in Flat2LM config

[Feature Description]
Mrc shall update B2CMI credits as per the updated XLS

Package/Module:

[Impacted Platform]
Gen3

Hsd-es-id: 22020022063

Original commit date: Thu May 2 15:36:28 2024 -0600
Change-Id: I8e85ed3dd3b98c53eb148cac69a6418655666fd5
Original commit hash: df87e41a6e484f43cd82328afea65f592d361ae5

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Library/Mesh2MemIpLib/Gen3/MemB2CmiCreditParameters.h

================================================================================ 
Commit: b62d1feec1910e40e58d62cb3aaf3f5c0b30f7e9 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:42:31 2024 -0700 
-------------------------------------------------------------------------------- 
Enhance MLC CE Storm handling with CMCI after yellow flag asserted

[Feature Description]
This PR is an adjustment for SRF change of https://github.com/intel-restricted/firmware.boot.uefi.iafw.intel/pull/79960
SRF cache storm CSMI disable have to be done to MCA_UNIT_TYPE_L2.

Package/Module:ServerRasPkg/ProcessorRasLib

[Impacted Platform]
SRF

Hsd-es-id: 22020041946

Original commit date: Tue May 7 11:40:25 2024 -0700
Change-Id: I420f2fcf0167eba74122294b0f58d4bc91669be9
Original commit hash: 15188492c043e94ac4d8eaf0cc295dd710551b3e

-------------------------------------------------------------------------------- 
[Changed Files]
ServerRasPkg/Library/LibraryGen3/ProcessorRasLib/ProcessorErrorHandling.c

================================================================================ 
Commit: 8d1576bf9573979a2657d5e72ae9433ac318f83e 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:42:29 2024 -0700 
-------------------------------------------------------------------------------- 
[GRR] UDIMM should support DIMM speed 4800MT/s

[Issue Description]
There is changes added for CWF to Handle the MinSupported DIMM to avoid negative test cases.

[Resolution]
GRR will support both 4800 and 5600, also MAX dimm supported speed is 5600 MT/s. So need to handle the MinDimm supported check for GRR.

Package/Module:ServerSiliconPkg/MemPorLib

[Impacted Platform]
GRR

Hsd-es-id: 15016011064
Original commit date: Tue May 7 16:38:12 2024 +0530
Change-Id: I3a1aad0a2488d69071682e1a55a4df9c6cf110b2
Original commit hash: 8ef0a049694cbb524a3e0077706918925efcb4ce

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Mem/Library/MemPorLib/MemPor.c

================================================================================ 
Commit: af9d06ddaa302231512341630d22cf31957d034f 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:42:27 2024 -0700 
-------------------------------------------------------------------------------- 
[Porting] Interleaving number looks incorrect when 16 LDs are detected

[Issue Description]
The interleaving number looks incorrect: 1/1/1/4/4/4/1 when 16 LDs are
detected under CXL switches.

[Resolution]
Update CXL memory performance check to avoid truncating the total CXL
memory latency to UINT16 before dividing by the number of CXL memory
devices.

Package/Module: ServerSiliconPkg/MemDecodeLib

[Impacted Platform]
ALL

Hsd-es-id: 15015922549

Original commit date: Tue Apr 23 10:09:19 2024 +0800
Change-Id: I53b4fff5a8dd9e0675c036363d1c0ac31a1a746f
Original commit hash: 541acddf51120fe180ef0e582821d63f0f1d67ed

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Mem/Library/MemDecodeLib/MemDecodeCxl.c

================================================================================ 
Commit: 6cdd1d47ed521ac5487a5ac95e90f5774cafb863 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:42:24 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0032.D.46,
LOGANVL.0.RPB.0028.D.31,
KSYVLLE.1.RPB.0022.D.59,
GNRSPWS.0.RPB.0026.D.62,
Server-RC-0x02.0x00.0x01.019D

Hsd-es-id: N/A"
Original commit date: Tue May 7 11:10:42 2024 -0700
Original commit hash: e3d65c41cdd183e60662b809dd3d762f68bbf7c7

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 09c9aef0281ac93a31fe5e6ec634596122d2deaf 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:42:21 2024 -0700 
-------------------------------------------------------------------------------- 
[HEDT/1SWS]: BIOS is not programming the DEVHIDE register properly in RCIL configuration

[Feature Description]
BIOS should not be setting DEVHIDE.p2cfgh.

Package/Module: IioPcieLib

[Impacted Platform]
GNRWS

Hsd-es-id: 18038276249

Original commit date: Tue Apr 30 15:28:23 2024 +0200
Change-Id: Id24c7e38dcc750f740b3828a0a31c6b816d0a4aa
Original commit hash: 0f39cf3523dde74c48ddfd46e6aa3e53903724cc

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Iio/LibraryPrivate/IioPcieLib/Gen5/IioPcieFeatures.c

================================================================================ 
Commit: 6a3dffe2fbea4736448b2619a1a97cf542d18d3e 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:42:18 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0032.D.45,
LOGANVL.0.RPB.0028.D.30,
KSYVLLE.1.RPB.0022.D.58,
GNRSPWS.0.RPB.0026.D.61

Hsd-es-id: N/A"
Original commit date: Tue May 7 04:10:39 2024 -0700
Original commit hash: 8585ebda7786330f906ed67ba238cde1858083cf

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 8490da94694f249c67c414648bd1285e4d59c38c 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:42:14 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0032.D.44,
LOGANVL.0.RPB.0028.D.29,
KSYVLLE.1.RPB.0022.D.57,
GNRSPWS.0.RPB.0026.D.60,
Server-RC-0x02.0x00.0x01.019C

Hsd-es-id: N/A"
Original commit date: Tue May 7 01:42:21 2024 -0700
Original commit hash: 8b6741ffc3b14fea04646dac7e38f428e7c9b490

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: bf8e9c0c55aa198c2fe325e3121e10ec7ea728c7 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:42:11 2024 -0700 
-------------------------------------------------------------------------------- 
Remove BIOS enforcement on PRQBIT on non-PRQ FW

[Feature Description]
S3M & Ucode are already enforcing the PRQBIT; furthermore, BIOS
as a reference code is not an appropriate enforcement vehicle.
This has direct impact to PPV and needs to be processed ASAP to
avoid further PPV delays.

[Resolution]
Remove the logic that checks PRQ bits from fuse and SoC config
manifest, just print the PRQ bits as an indicator.

Package/Module:ServerSiliconPkg

[Impacted Platform]
GNR, SRF, GNRD, GRR.

Hsd-es-id: 14022227973

Original commit date: Mon May 6 16:42:01 2024 +0800
Change-Id: I0b4f06fd899e80c51a0df8ffb582fcf08e3d3204
Original commit hash: 3f3b15c0595ee746c9a83e5638efc5a3d8bc2af6

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Library/S3mIpLib/Common/S3m2p0Provision.c

================================================================================ 
Commit: bf7296d39da80635fb15e4e4bd8a2cfda7fb1c3f 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:42:08 2024 -0700 
-------------------------------------------------------------------------------- 
ServerSiliconPkg TpmiIpLib: Write 0 to Data to get ownership

[Feature Description]
There is potential race condition that OOB releases the ownership
and IB gets the ownership right during the first command/data writing
or ownership waiting, with this condition, the written command&data
are not kept by OCODE, which will cause failure after run_busy is set

The code flow is updated to be like below to avoid the potential
race condition.
1. Write 0 to Data to get ownership.
2. Wait for ownership.
3. Write command&data.

Package/Module: ServerSiliconPkg/TpmiIpLib

[Impacted Platform]
All

Hsd-es-id: 15015975620

Original commit date: Fri Apr 19 16:40:07 2024 +0800
Change-Id: I76a136c5a0818c1f91f89f7f75143634336df290
Original commit hash: 18ea1777eddd106d2ac5b6b38354784b122d01c7

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Library/TpmiIpLib/TpmiIpComLib.c

================================================================================ 
Commit: 3ce7a145bb3d1564440a0fd2c322efe760c9d055 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:42:03 2024 -0700 
-------------------------------------------------------------------------------- 
Enhance MLC CE Storm handling with CMCI after yellow flag asserted

[Feature Description]
The requested feature involves resetting the BitFixFilter with the first strike of the yellow flag being triggered by MLC CE.
The CSMI signaling will be disabled with the second strike

Package/Module:ServerRasPkg/LibraryGen3

[Impacted Platform]
Default ALL, Y, U, S, H, etc.

Hsd-es-id: 22019918859

Original commit date: Wed Apr 17 17:19:29 2024 -0700
Change-Id: I7dc36a52e45822e35caf18f79d4ea9555ba3aaa2
Original commit hash: 2a44b94fc160fb66a4a0df13bad62a60c3cbb0a9

-------------------------------------------------------------------------------- 
[Changed Files]
ServerRasPkg/Include/Library/ProcessorRasLib.h
ServerRasPkg/Library/LibraryGen3/ProcessorRasLib/ProcessorErrorHandling.c
ServerRasPkg/Library/ProcessorRasLib/McBanks.c

================================================================================ 
Commit: db883a768bc7403cd37c0a23f94f03cc50f98ae4 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:41:59 2024 -0700 
-------------------------------------------------------------------------------- 
[BHS] Remove SK MiscVendor PPD W/A on BHS after WW37'23 DIMM date code.

Existing power down mode workaround for MiscVendor 1anm and 1bnm DRAMs is now
only applied to DIMM modules from any vendor with date code on or before WW37'23
and DRAMs rated for 6400 MT/s or higher.

Hsd-es-id: 14022178951

Original commit date: Sun Apr 28 19:17:08 2024 -0700
Change-Id: I08d241de9c7c5e925f88a70d26152ecd112f3da6
Original commit hash: 2eedfc56a714d5aac2c0ebc68867a6425e51649d

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Mem/Library/MemMcIpLib/Gen3/MemConfigMcSpecific.c

================================================================================ 
Commit: 8e81ff145f733a13c5cec0b8e1b21de1602422bc 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:41:56 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0032.D.43,
LOGANVL.0.RPB.0028.D.28,
KSYVLLE.1.RPB.0022.D.56,
GNRSPWS.0.RPB.0026.D.59

Hsd-es-id: N/A"
Original commit date: Mon May 6 11:10:42 2024 -0700
Original commit hash: 79b7a88c8b735bc768d7202c2d3dcf9aeac3df9a

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env

================================================================================ 
Commit: 29e321dc17b2717ff4d1c2a238cf3f54b2a62d41 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:41:54 2024 -0700 
-------------------------------------------------------------------------------- 
[GNRWS] Unable to Find "PCH Version "in Bios Setup Menu.

[Issue Description]
Unable to Find "PCH Version "in Bios Setup Menu.

Package/Module:
GnrwsPkg, OneSiliconPkg

[Impacted Platform]
GNRWS

Hsd-es-id: 18038259335

Original commit date: Tue Apr 30 17:03:31 2024 +0200
Change-Id: I877621bd888e938d123567473238f087601b3333
Original commit hash: 3954daf81c12714e79cd7efd39488a47262cb9e6

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Platform/Dxe/Setup/Main.vfr
GnrwsRpPkg/Platform/Dxe/Setup/SetupInfoRecords.c
GnrwsRpPkg/Platform/Dxe/Setup/SetupStrings.uni
GnrwsRpPkg/Platform/Pei/PlatformInfo/PlatformInfo.c
GnrwsRpPkg/Platform/Pei/PlatformInfo/PlatformInfo.inf
OneSiliconPkg/Fru/Ibl/CommonLibIbl.dsc
OneSiliconPkg/Fru/Ibl/LibraryPrivate/SocInfoLib/SocInfoLib.c
OneSiliconPkg/Fru/Ibl/LibraryPrivate/SocInfoLib/SocInfoLib.inf
OneSiliconPkg/Fru/MtlPch/CommonLib.dsc
OneSiliconPkg/Fru/MtlPch/DxeLib.dsc
OneSiliconPkg/Fru/MtlPch/Library/MtlPchInfoLib/DxeMtlPchInfoLib.c
OneSiliconPkg/Fru/MtlPch/Library/MtlPchInfoLib/DxeMtlPchInfoLib.inf
OneSiliconPkg/Fru/MtlPch/Library/MtlPchInfoLib/MtlPchInfoLib.c
OneSiliconPkg/Fru/MtlPch/Library/MtlPchInfoLib/MtlPchInfoLib.inf
OneSiliconPkg/Fru/MtlPch/Library/MtlPchInfoLib/PeiMtlPchInfoLib.c
OneSiliconPkg/Fru/MtlPch/PeiLib.dsc
OneSiliconPkg/Product/GnrSrf/SiPkgCommonLib.dsc
OneSiliconPkg/Product/GnrWs/Library/PeiDxeSmmPchInfoLib/PchInfoLib.c
OneSiliconPkg/Product/GnrWs/SiPkgCommonLib.dsc
OneSiliconPkg/Product/GnrWs/SiPkgPeiLib.dsc

================================================================================ 
Commit: 43b874a7ffb364a1522768d5d98cb4d018e9c7ef 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:41:51 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0032.D.42,
LOGANVL.0.RPB.0028.D.27,
KSYVLLE.1.RPB.0022.D.55,
GNRSPWS.0.RPB.0026.D.58

Hsd-es-id: N/A"
Original commit date: Mon May 6 04:10:51 2024 -0700
Original commit hash: 9ee7deb1daf2ff64fe767b1a7ee4f4f8939381f5

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env

================================================================================ 
Commit: b2171528864af9da489b053d42bec67bc822a2f7 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:41:47 2024 -0700 
-------------------------------------------------------------------------------- 
Sync UPDs default value of RAS feature with RP knob

[Issue Description] or [Feature Description]
Some UPDs value mismatched wiith RP knobs.

[Resolution]
1)Change ElogIgnOption default value to 0 according to Rp knob.
2)Change LmceEn default value to 1 according to Rp knob.

Package/Module:

[Impacted Platform]
Default ALL, Y, U, S, H, etc.

Hsd-es-id: 15015997482

Original commit date: Mon May 6 13:17:22 2024 +0800
Change-Id: I87517ed5a5a8b22f3b49cf373ce615502031f9a2
Original commit hash: cd583171c39899ca27b6c5785aff2b929c1976e9

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamFspPkg/Upd/FspUpd.yaml
BirchStreamFspPkg/Upd/FspUpd64bit.yaml
BirchStreamFspPkg/Upd/FspUpdGnrd.yaml
BirchStreamFspPkg/Upd/FspUpdGnrd64bit.yaml

================================================================================ 
Commit: 3267df8ca0892a80724ddb6fcd06ef130517487c 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:41:45 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0032.D.41,
LOGANVL.0.RPB.0028.D.26,
KSYVLLE.1.RPB.0022.D.54,
GNRSPWS.0.RPB.0026.D.57,
Server-RC-0x02.0x00.0x01.019B

Hsd-es-id: N/A"
Original commit date: Mon May 6 00:27:01 2024 -0700
Original commit hash: 0d5442d20ed709901df3343acd23d5ccec075573

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 2c17bc5b68dd32114c304438181575e3216728fa 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:41:40 2024 -0700 
-------------------------------------------------------------------------------- 
Integrate new MEBx into BIOS setup

[Feature Description]
This commit introduces the MEBx feature package which provides
the ability to configure various AMT related settings through
the BIOS setup browser. The package includes drivers for MEBx
Display, MEBx Configuration, and MEBx Setup, which are
responsible for displaying information on the user's screen,
storing configuration data, and publishing HII data
respectively.

The MEBx Display Protocol and MEBx Config Protocol are also
introduced, offering functions to manage screen output, display
images, read user input, and save/retrieve data from non-volatile
memory.

Additionally, updates to the PlatformPkgPcds.dsc and
PlatformPkg.dsc files enable the MEBx feature when AMT is
enabled. The PlatformPkg.fdf file is updated to include the MEBx
feature package in the build.

Lastly, documentation and a readme file are provided to explain
the purpose, theory of operation, modules, configuration, data
flows, build flows, functional exit criteria, and feature enabling
checklist for the MEBx feature.

Package/Module:
Features/Manageability
GnrwsRpPkg

[Impacted Platform]
ALL

Hsd-es-id: 18038112022

Original commit date: Fri Apr 19 15:04:40 2024 +0200
Change-Id: Id097a4cdbec5750c9905997a22778e268800e370
Original commit hash: e9b48f6837e0e8b17cd6d2e9fcd2141ff816b40d

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Manageability/MebxFeaturePkg/Doc/MebxArchitectureDiagram.png
Features/Manageability/MebxFeaturePkg/Include/MebxFeature.dsc
Features/Manageability/MebxFeaturePkg/Include/MebxFeaturePostMem.fdf
Features/Manageability/MebxFeaturePkg/Include/MebxFormset.h
Features/Manageability/MebxFeaturePkg/MebxConfiguration/MebxConfiguration.c
Features/Manageability/MebxFeaturePkg/MebxConfiguration/MebxConfiguration.inf
Features/Manageability/MebxFeaturePkg/MebxDisplay/MebxDisplay.c
Features/Manageability/MebxFeaturePkg/MebxDisplay/MebxDisplay.inf
Features/Manageability/MebxFeaturePkg/MebxFeaturePkg.ci.yaml
Features/Manageability/MebxFeaturePkg/MebxFeaturePkg.dec
Features/Manageability/MebxFeaturePkg/MebxFeaturePkg.dsc
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSettings.c
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSettings.h
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSetup.c
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSetup.h
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSetup.inf
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSetupSingleCert.hfr
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSetupStringPool.hfr
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSetupVariable.h
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSetupVfr.vfr
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxStrings.uni
Features/Manageability/MebxFeaturePkg/Readme.md
GnrwsRpPkg/Include/Dsc/PlatformPkgPcds.dsc
GnrwsRpPkg/PlatformPkg.dsc
GnrwsRpPkg/PlatformPkg.fdf

================================================================================ 
Commit: 78fb3307b3e7f5195d2e5e22ec49461f3cd28fc8 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:41:38 2024 -0700 
-------------------------------------------------------------------------------- 
[GNR-WS] Add AMT drivers.

[Feature Description]
This commit prepares the codebase for conditional AMT support,
ensuring that AMT features are enabled only when the AMT_ENABLE flag
is set to TRUE. It also cleans up the code by removing unnecessary
checks and organizing library dependencies.

- Add conditional AMT_ENABLE checks to enable PcdAmtEnable in
various .dsc files
- Remove redundant AMT_ENABLE checks from KaseyvilleRpPkg and
PlatformPkgPcds.dsc
- Implement AmtPolicyInitDxe function in AmtPolicyInitDxe.c with
proper initialization and installation of AmtPolicyProtocol
- Add DxeAmtPolicyLib to PolicyInitDxe.inf and other necessary
libraries to support AMT functionality
- Adjust SerialOverLan.c to use MTL_PCH_KT_DEVICE_NUM and
MTL_PCH_KT_FUNCTION_NUM
- Include DxeAsfLib and DxeAsfHeciLib in CommonLib.dsc
- Conditionally include AMT related INF files in OneSiliconPkg
Fru/MtlPch/Dxe.dsc based on PcdAmtEnable
- Clean up and organize includes and library dependencies related
to AMT in various .inf and .dsc files
- Comment out VmdInfoLib usage in HwAssetDxe.inf and Inventory.c
due to potential issues or deprecation
- Adjust VmdInfoLib.inf to comment out PeiHostBridgeIpStatusLib
- Update PeiSiPolicyLibGnrWs.c to include AmtGetConfigBlockTotalSize
and add AmtConfigBlocks
- Include conditional AMT support in SiPkgDxeLib.dsc and
SiPkgPeiLib.dsc
- Add conditional AMT related entries in LateSiliconFvDxe.fdf

Package/Module:
BirchStreamFspPkg
BirchStreamOpenBoardPkg
GnrwsRpPkg
OneSiliconPkg
ServerSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 18038259037

Original commit date: Thu Apr 18 18:26:22 2024 +0200
Change-Id: Ib7379a0c9074485d221f20123272f708b28cf7cb
Original commit hash: da19518fa431a46d4b6354d46461688d10972cdd

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamFspPkg/BirchStreamFvLateSilicon.dsc
BirchStreamFspPkg/GnrwsFspPkg.dsc
BirchStreamFspPkg/Include/Dsc/BirchStreamRpPkgFvLateSiliconPcdInit.dsc
BirchStreamFspPkg/Include/Dsc/KaseyvilleRpPkgFvLateSiliconPcdInit.dsc
GnrwsRpPkg/Platform/Dxe/PolicyInitDxe/AmtPolicyInitDxe.c
GnrwsRpPkg/Platform/Dxe/PolicyInitDxe/PolicyInitDxe.inf
OneSiliconPkg/Fru/MtlPch/CommonLib.dsc
OneSiliconPkg/Fru/MtlPch/Dxe.dsc
OneSiliconPkg/Include/Library/PeiAmtPolicyLib.h
OneSiliconPkg/IpBlock/Amt/AmtInit/Dxe/AmtInitDxe.c
OneSiliconPkg/IpBlock/Amt/AmtInit/Dxe/AmtInitDxe.inf
OneSiliconPkg/IpBlock/Amt/Sol/Dxe/SerialOverLan.c
OneSiliconPkg/IpBlock/Amt/Sol/Dxe/SerialOverLan.h
OneSiliconPkg/IpBlock/Amt/Sol/Dxe/SerialOverLan.inf
OneSiliconPkg/IpBlock/Me/Asf/Dxe/AsfDxe.c
OneSiliconPkg/IpBlock/Me/Asf/Dxe/AsfDxe.inf
OneSiliconPkg/IpBlock/Me/HwAsset/Dxe/HwAssetDxe.inf
OneSiliconPkg/IpBlock/Me/HwAsset/Dxe/Inventory.c
OneSiliconPkg/IpBlock/Me/ResetHandler/Dxe/ResetHandler.c
OneSiliconPkg/IpBlock/Me/ResetHandler/Dxe/ResetHandler.inf
OneSiliconPkg/IpBlock/Vmd/Library/VmdInfoLib/VmdInfoLib.inf
OneSiliconPkg/Product/GnrWs/Library/PeiSiPolicyLib/PeiSiPolicyLibGnrWs.c
OneSiliconPkg/Product/GnrWs/Library/PeiSiPolicyLib/PeiSiPolicyLibGnrWs.inf
OneSiliconPkg/Product/GnrWs/SiPkgDxeLib.dsc
OneSiliconPkg/Product/GnrWs/SiPkgPeiLib.dsc
ServerSiliconPkg/Product/BirchStream/LateSiliconFvDxe.fdf
ServerSiliconPkg/Product/BirchStream/SiPkgDxeLib.dsc

================================================================================ 
Commit: bcc4adfb04f1a0af7a7455395640f9b8d3c976e8 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:41:35 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0032.D.40,
LOGANVL.0.RPB.0028.D.25,
KSYVLLE.1.RPB.0022.D.53,
GNRSPWS.0.RPB.0026.D.56

Hsd-es-id: N/A"
Original commit date: Sun May 5 11:10:44 2024 -0700
Original commit hash: fa3f4f92bd7da660c7c1bac53a85e75ddf0e0ef0

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: def806ee106b7741d371a717a07c0efbbb0d1d79 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:41:33 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0032.D.39,
LOGANVL.0.RPB.0028.D.24,
KSYVLLE.1.RPB.0022.D.52,
GNRSPWS.0.RPB.0026.D.55

Hsd-es-id: N/A"
Original commit date: Sun May 5 04:11:01 2024 -0700
Original commit hash: 56c79b633f3c402a71245eb7e1d2f53c6a2cf61e

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 8e125a7fecb79ddcd1230437bdebaa1d18779333 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:41:30 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0032.D.38,
LOGANVL.0.RPB.0028.D.23,
KSYVLLE.1.RPB.0022.D.51,
GNRSPWS.0.RPB.0026.D.54

Hsd-es-id: N/A"
Original commit date: Sat May 4 11:08:47 2024 -0700
Original commit hash: e6f7a87b35b99699e65f5bcc752e0c1d8128159f

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 3385975cc74e25d5ae03f3edac836c91bf7eea95 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:41:28 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0032.D.37,
LOGANVL.0.RPB.0028.D.22,
KSYVLLE.1.RPB.0022.D.50,
GNRSPWS.0.RPB.0026.D.53

Hsd-es-id: N/A"
Original commit date: Sat May 4 04:10:34 2024 -0700
Original commit hash: 5cc958574a12ee14626e04cefbf61c29486ec452

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 95cf037ffa63e870d063a768190f6ce23d2a93b9 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:41:24 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0032.D.36,
LOGANVL.0.RPB.0028.D.21,
KSYVLLE.1.RPB.0022.D.49,
GNRSPWS.0.RPB.0026.D.52,
Server-RC-0x02.0x00.0x01.019A

Hsd-es-id: N/A"
Original commit date: Fri May 3 11:10:54 2024 -0700
Original commit hash: 6f793f72bf527acaa0d8c4369fd632ce82afb3c2

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 3b8fb084e2512649c1e235c57b87fb2356716450 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:41:21 2024 -0700 
-------------------------------------------------------------------------------- 
[GNR-D HCC][MRC] 2SPC/2DPC Mixed config 2Rx8-1Rx8 reporting low margins at csvref

[Feature Description]
Applying the 2 DPC 2R calculation to the mixed rank case is causing the mixed rank to have
an incorrect centering and wrong adjustment. One CLK is shared across Rank0 and Rank2, the
other CLK is shared across Rank1 and Rank3. Since Rank3 is not present, just copied the
values from Dimm 0 Rank 1 to the Dimm 1 rank 1 to make the composite calculations proper.

Package/Module:
ServerSiliconPkg/Mem/Library/MemDdrioIpLib/Common

Hsd-es-id: 16024038211
Original commit date: Thu May 2 16:04:03 2024 +0530
Change-Id: I30c2eec805b2087b1fa1da0ddfe4d5a3b3c82a58
Original commit hash: 0f96bf914765168c82760a8a489489fcacf49e13

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Include/Library/MemoryServicesLib.h
CpRcPkg/Library/BaseMemoryServicesLib/ConvenienceFunctions.c
ServerSiliconPkg/Mem/Library/MemDdrioIpLib/Common/MemCmdControlCommon.c

================================================================================ 
Commit: f4ef10bec7a1821f99a6df84eee487c216bc435e 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:41:16 2024 -0700 
-------------------------------------------------------------------------------- 
[GNRD][MRC] De-Feature Copy to Flash (C2F)

[Feature Description]
The Copy to flash (C2F) flow is removed from POR. Hence removing setup menu option enabling C2F

Package/Module:
CpRcPkg/Library/BaseMemoryCoreLib/Core/Mem

Hsd-es-id: 16023912664
Original commit date: Tue Apr 23 17:48:36 2024 +0530
Change-Id: I157566fc4384a6bde878949dfb5ab8d539cfeaef
Original commit hash: b9033a866d0e69e31859a633ff3e73e28a2c7f3d

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Library/BaseMemoryCoreLib/Core/Mem/MemStart.c

================================================================================ 
Commit: 3653b182f39c6664d55160c75d00d37e057b9e8a 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:41:11 2024 -0700 
-------------------------------------------------------------------------------- 
[GNRD][ADR] De-Feature Copy to Flash

[Feature Description]
Copy to Flash has been marked as non-POR on GNRD recently.
The changes will ensure that ADR_C2F knob value and the BIOS touch-points associated with it (excluding MRC) are not exposed.
Since, only ADR_BBU option is supported on GNRD, we will be suppressing ADRDataSaveMode knob and setting ADR_BBU as default value (specific to GNRD).
MRC-related changes will be taken in a separate ISE.

Package/Module: ServerPlatformPkg/Platform/Dxe/SocketSetup

[Impacted Platform]
GNRD

Hsd-es-id: 16023922900

Original commit date: Tue Apr 23 10:43:05 2024 +0530
Change-Id: I9b506535fdae0d7d75868afc03242914b6928fd7
Original commit hash: f94329a90b6e0d1e5594a6d50dc0c5b5076a8db7

-------------------------------------------------------------------------------- 
[Changed Files]
ServerPlatformPkg/Platform/Dxe/SocketSetup/MemorySetup.hfr
ServerSiliconPkg/Upi/Library/UncoreLib/ChipGnrSrf/UncoreLib.c

================================================================================ 
Commit: 73fae1f5e8ffd1de2afdf1a9e0e4d30abd2f3de1 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:41:07 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0032.D.35,
LOGANVL.0.RPB.0028.D.20,
KSYVLLE.1.RPB.0022.D.48,
GNRSPWS.0.RPB.0026.D.51,
Server-RC-0x02.0x00.0x01.0199

Hsd-es-id: N/A"
Original commit date: Fri May 3 04:10:51 2024 -0700
Original commit hash: e5691cb23c416de179fab391a915860488c92bbb

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 62a755093c163a026f53f64066bce3b96a5f3a4a 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:41:02 2024 -0700 
-------------------------------------------------------------------------------- 
Nv Variable Seamless Update - Revision Data Update

Hsd-es-id: 15015990139

Original commit date: Fri May 3 15:31:52 2024 +0800
Change-Id: I3494b652457812d21ca4964420e85e2ff90d8f65
Original commit hash: 68945fe728960cabccf1b3f9488ecf998b9a5347

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamOpenBoardPkg/PreBuildSetupPcdDefaults.dsc.inc
ServerPlatformPkg/Include/NvVariableUpdateRule.h

================================================================================ 
Commit: 6d876902f5a675a3383ab50f277f5e31cb98baea 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:40:59 2024 -0700 
-------------------------------------------------------------------------------- 
[KVL][GNRD] Error observed as [IIO](UBA) ERROR: IioUbaLoadSwGpioBifurcationKvlSpecific: Can not decode given bif. code: P0=FF P1=3F for PE0 in logs Specific to Q43Z

[Issue Description] or [Feature Description]
In serial log found [KVL][GNRD] Error observed as [IIO](UBA) ERROR: IioUbaLoadSwGpioBifurcationKvlSpecific:
Can not decode given bif. code: P0=FF P1=3F for PE0 in logs and it shouldn't be there in serial log.

[Resolution]
we have syncedpll access knob based on that we are configuring mux gpio and else case skiping code.

Package/Module:

[Impacted Platform]
Kaseyville

Hsd-es-id: 16023876978

Original commit date: Wed Apr 17 12:53:56 2024 +0530
Change-Id: I3138d4eded0060ae64beaa66aa0a1258e637170c
Original commit hash: a6bfb9ae5754ed323ea10259a0da9815af723411

-------------------------------------------------------------------------------- 
[Changed Files]
ServerPlatformPkg/Library/PeiIioUbaUtilLib/IioSwGpioBif.c

================================================================================ 
Commit: 690cfeb84d4c37bd9c12a87e722d8b2687dd789a 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:40:57 2024 -0700 
-------------------------------------------------------------------------------- 
Port XMP 3.0 supported code from FHF to ServerGen3 repo

[Feature description]
The implementation to conform to the Extreme Memory Profile (XMP) 3.0 specification has already been done for FHF in ServerGen2 repo to successfully overclock an XMP RDIMM
This base code is needed in family/server3 branch to continue with the memory OC improvements and further support XMP 3.0 Rev 1.3 spec

The MRC porting activity must include the following items without impacting the existing functionality of GNR/SRF/CWF/GNR-D/GRR:
1) Enable XMP support only for GNR-WS and disable it for all other Gen3 SKUs
2) To conform to reading the XMP SPD bytes
3) Create setup options for the specified items within the spec in order to perform overclocking
4) Save and update the chosen XMP_PROFILE1/2/3 parameters when XMP 3+ modules are detected
5) Program PMIC Vpp and add the corresponding Dfx knob
6) Memory OC menu is expected to be displayed only for CPUs that contain memory overclocking capability

Hsd-es-id: 16023639931

Original commit date: Thu Feb 1 17:00:19 2024 +0530
Change-Id: Ib17ecfae9649f23b708bb59e38cbbb839959cc40
Original commit hash: 419f3ab765d365cefa1617d9242c592fd404b4f0

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamFspPkg/GnrwsFspPkg.dsc
BirchStreamOpenBoardPkg/PreBuildSetupPcdDefaults.dsc.inc
CpRcPkg/CpRcPkg.dec
CpRcPkg/Include/Guid/MemoryMapData.h
CpRcPkg/Include/Library/MemCallTableLib.h
CpRcPkg/Include/Library/MemoryCoreLib.h
CpRcPkg/Include/Library/MemoryTrainingLib.h
CpRcPkg/Include/Library/PmicAccessLib.h
CpRcPkg/Include/Library/SpdDecodeLib.h
CpRcPkg/Include/Memory/MemDefaults.h
CpRcPkg/Include/Memory/MemNvramStruct.h
CpRcPkg/Include/Memory/MemRegs.h
CpRcPkg/Include/Ppi/MemoryPolicyPpi.h
CpRcPkg/Library/BaseMemoryCoreLib/BaseMemoryCoreLib10nm.inf
CpRcPkg/Library/BaseMemoryCoreLib/Core/Include/MemHost.h
CpRcPkg/Library/BaseMemoryCoreLib/Core/Mem/InitMem.c
CpRcPkg/Library/BaseMemoryCoreLib/Core/Mem/MemStart.c
CpRcPkg/Library/BaseMemoryCoreLib/Core/Mem/MemXMP.c
CpRcPkg/Library/BaseMemoryTrainingLib/MemTiming.c
CpRcPkg/Library/PmicAccessLib/PmicAccess.c
CpRcPkg/Library/PmicAccessLib/PmicAccessLibDxe.inf
CpRcPkg/Library/PmicAccessLib/PmicAccessLibPei.inf
CpRcPkg/Library/PmicAccessLib/PmicAccessLibSmm.inf
CpRcPkg/Library/PmicAccessLib/PmicRegs.h
CpRcPkg/Library/PmicAccessLibNull/PmicAccess.c
CpRcPkg/Library/SpdDecodeLib/Ddr5/XmpSpdDecodeLibDdr.c
CpRcPkg/Library/SpdDecodeLib/SpdDecodeLibDdr5.inf
ServerPlatformPkg/Library/PeiMemoryPolicyUpdateLib/PeiMemoryPolicyUpdateLib.c
ServerPlatformPkg/Library/PeiMemoryPolicyUpdateLib/PeiMemoryPolicyUpdateLib.inf
ServerPlatformPkg/Platform/Dxe/SocketSetup/MemoryDfxSetup.hfr
ServerPlatformPkg/Platform/Dxe/SocketSetup/MemoryDfxSetupStrings.uni
ServerPlatformPkg/Platform/Dxe/SocketSetup/MemorySetup.hfr
ServerPlatformPkg/Platform/Dxe/SocketSetup/MemorySetupStrings.uni
ServerPlatformPkg/Platform/Dxe/SocketSetup/SocketSetup.c
ServerPlatformPkg/Platform/Dxe/SocketSetup/SocketSetup.inf
ServerSiliconPkg/Include/Guid/SocketMemoryVariable.h
ServerSiliconPkg/Include/SocketConfiguration.h
ServerSiliconPkg/Library/MemMapDataLib/MemMapDataLib.c
ServerSiliconPkg/Library/MemMapDataLib/MemMapDataLib.inf
ServerSiliconPkg/Library/PeiMemoryPolicyLib/PeiMemoryPolicyLib.c
ServerSiliconPkg/Library/PeiMemoryPolicyLib/PeiMemoryPolicyLib.inf
ServerSiliconPkg/Mem/Library/AdvMemTestChipLib/Gen3/MemTestCond.c
ServerSiliconPkg/Mem/Library/MemCallTableLib/GnrSrf/MemCallTableSoc.c
ServerSiliconPkg/Mem/Library/MemMcIpLib/Common/MemConfigMc.c
ServerSiliconPkg/Mem/Library/MemMcIpLib/Gen3/MemConfigMcSpecific.c
ServerSiliconPkg/Mem/Library/MemMcIpLib/MemMcIpLibGnr.inf

================================================================================ 
Commit: 2e29f446cda707c6b965455ef22dc91380f71397 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:40:52 2024 -0700 
-------------------------------------------------------------------------------- 
Update tuned value for UPI IPFW L0p_window

[Feature Description]
BHS UPI IPFW L0p_window optimized with value 12

Package/Module: ServerSiliconPkg/UpiIpBlock

[Impacted Platform]
BHS multisocket

Hsd-es-id: 14022148476

Original commit date: Wed Apr 24 13:49:35 2024 -0700
Change-Id: Ibce25c0bd561ab73bdb0e16a42cd16ef5c05a239
Original commit hash: 9c2edfea7bd321efb653bdd2a60466c1b5d60efe

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Library/UpiIpBlock/Gen3/Ipfw/LibraryPrivate/IpUpiLib/IpUpi.c

================================================================================ 
Commit: 1ea0637f021a3be15da0075b7b50698a73a827e6 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:40:49 2024 -0700 
-------------------------------------------------------------------------------- 
ServerSiliconPkg/EvRecipe: EvRecipe update to 0.017

Ev recipe applied:
+ SRF_BIOS_Recipe_PCIE_rv0.017_v2.19.0_20240501_1046_Final_cleaned.xlsx
+ SRF_BIOS_Recipe_UPI_rv0.017_v2.19.0_20240501_1119_Final_cleaned.xlsx

[Impacted Platform]
GNR SRF CWF

Hsd-es-id: 14022147850
Original commit date: Thu Apr 25 16:03:53 2024 +0200
Change-Id: I81ad4299d9420f46142e485a3a49c8b395fb4bf3
Original commit hash: 5111e9c388b94226a8ab67df176efc441a4b760e

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Iio/Library/IioEvRecipeInjectionLib/Pcie/Gen5/GnrSrf/PcieEvRecipeInjectionLib.aslc
ServerSiliconPkg/Iio/Library/IioEvRecipeInjectionLib/Pcie/Gen5/GnrSrf/PcieEvRecipeInjectionLibPrivate.h
ServerSiliconPkg/Upi/Library/MultiSocketLib/ChipGnrSrf/KtiEvRecipeTable_GNR.h

================================================================================ 
Commit: 3faf686d347a4ae45c55ba756c3430d26b8cc6f7 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:40:46 2024 -0700 
-------------------------------------------------------------------------------- 
Apply i2c mode workaround only to MiscVendor old pcb

[Feature Description]
Switch from I3C to I2C mode only for MiscVendor dimms
with SPD Byte 539 is 0x5A
The workaround is applied to whole socket when a
single affected dimm is present in the socket

Package/Module:

[Impacted Platform]
Default ALL, Y, U, S, H, etc.

Hsd-es-id: 22020003746

Original commit date: Mon Apr 29 13:29:30 2024 -0600
Change-Id: Id8caf741d32bb268ab4e739faddd5edc694f9a73
Original commit hash: 245e09d36f890da72a3dd61fe1fe483f8e2c5650

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Library/BaseDdr5CoreLibNull/BaseDdr5CoreLibNull.c
ServerSiliconPkg/Mem/Library/MemMcIpLib/Common/MemConfigMc.c

================================================================================ 
Commit: bd729199e8dbf25201257ae89149efde808fe5b7 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:40:43 2024 -0700 
-------------------------------------------------------------------------------- 
clear the B2CXL d2k_2s_optimization bitfield when StaleAtoSOptEn =1

[Feature Description]
clear the B2CXL d2k_2s_optimization bitfield when StaleAtoSOptEn =1

[Impacted Platform]
BHS

Hsd-es-id: 22019907191

Original commit date: Tue Apr 16 15:52:13 2024 -0700
Change-Id: I989659726bbc057f04a9d95309ffaf8e46550ddc
Original commit hash: 8f0acb4d9b2c786e906e1f8d3822acd25189a4d1

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Include/Library/Mesh2MemIpLib.h
ServerSiliconPkg/Include/Library/B2CxlIpLib.h
ServerSiliconPkg/Library/B2CxlIpLib/B2CxlIpLib.c
ServerSiliconPkg/Library/Mesh2MemIpLib/Common/Mesh2MemCommon.c
ServerSiliconPkg/Library/Mesh2MemIpLib/Null/Mesh2MemCommonNull.c
ServerSiliconPkg/Upi/Library/UncoreLib/ChipGnrSrf/UncoreLib.c

================================================================================ 
Commit: 02cb1f73513fe4bf231140ee476bf4a8749a5bc6 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:40:40 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0032.D.34,
LOGANVL.0.RPB.0028.D.19,
KSYVLLE.1.RPB.0022.D.47,
GNRSPWS.0.RPB.0026.D.50,
Server-RC-0x02.0x00.0x01.0198

Hsd-es-id: N/A"
Original commit date: Thu May 2 11:10:45 2024 -0700
Original commit hash: d9565bb592f65415afd497030177aa5d259e0b4f

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 93dac71461f6200e18fbccb58a0979c9dad24c59 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:40:35 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0032.D.33,
LOGANVL.0.RPB.0028.D.18,
KSYVLLE.1.RPB.0022.D.46,
GNRSPWS.0.RPB.0026.D.49

Hsd-es-id: N/A"
Original commit date: Thu May 2 04:10:46 2024 -0700
Original commit hash: 5b7c55528e5e6daa6c3c45682015510102470c99

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: fa6e5033bf6ddf9222144e91eed1a7d231324766 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:40:32 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0032.D.32,
LOGANVL.0.RPB.0028.D.17,
KSYVLLE.1.RPB.0022.D.45,
GNRSPWS.0.RPB.0026.D.48,
Server-RC-0x02.0x00.0x01.0197

Hsd-es-id: N/A"
Original commit date: Wed May 1 11:08:42 2024 -0700
Original commit hash: 6372d5ea583e73aa7745a5e6ff09838c5a51e7dd

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 5e56e35bcb1dcafb000d456db289d4c86cdb98ba 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:40:30 2024 -0700 
-------------------------------------------------------------------------------- 
Rename MBA Profiles

[Feature Description]
Rename the profiles as follows:
Legacy BW shaping -> Low core BW shaping
Linear BW shaping -> Mid core BW shaping
Biased BW shaping -> High core BW shaping

Package/Module: UPI/MbePerfSettings

[Impacted Platform]
GNR, SRF, GNR-D, GRR

Hsd-es-id: 14022193827

Original commit date: Tue Apr 30 13:58:06 2024 -0700
Change-Id: I7357d78cdb963df03533575182f75eb654ccf656
Original commit hash: a0e6aeb5d146d47e66a65a26e9f2f3af25cb3910

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamOpenBoardPkg/Platform/Dxe/FspUpdSetup/FspUpdSetup.uni
BirchStreamOpenBoardPkg/Platform/Dxe/FspUpdSetup/FspUpdSetupForms.vfr
ServerPlatformPkg/Platform/Dxe/SocketSetup/KtiSetup.hfr
ServerPlatformPkg/Platform/Dxe/SocketSetup/KtiSetupStrings.uni
ServerSiliconPkg/Include/KtiSetupDefinitions.h
ServerSiliconPkg/Upi/Library/UncoreLib/ChipGnrSrf/MbePerfSettings.c
ServerSiliconPkg/Upi/Library/UncoreLib/KtiMain.c
ServerSiliconPkg/Upi/Library/UncoreLib/UncoreLibInternal.h

================================================================================ 
Commit: bcf34f5870f9fc7a78241481db07a089d2c1b5b1 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:40:27 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0032.D.31,
LOGANVL.0.RPB.0028.D.16,
KSYVLLE.1.RPB.0022.D.44,
GNRSPWS.0.RPB.0026.D.47,
Server-RC-0x02.0x00.0x01.0196

Hsd-es-id: N/A"
Original commit date: Wed May 1 04:10:34 2024 -0700
Original commit hash: 87f524369f76e86630bb6f2e53d9040981f6f3a8

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 5e7fdfdfef9a1d4db7568364cde3b5733cae515d 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:40:24 2024 -0700 
-------------------------------------------------------------------------------- 
Provision MemDecode support for 2S UPI Affn. in UBC.

[Feature Description]
Enable cluster remap in CHA route tables for UBC also.
Previously, cluster remap was restricted to SNC.
Add RcSim test coverage for BHS AP and SP platforms.

Package/Module: ServerSiliconPkg/MemDecodeLib

[Impacted Platform]
GNR BHS

Hsd-es-id: 14022127674

[Testing Completed] RcSim Test BIOS

Original commit date: Mon Apr 15 15:12:24 2024 -0700
Change-Id: I71275a0cc13867007a511a0e24d043c6fde5ad58
Original commit hash: 0ee641a7a158e7c6a61656ff3a342fab8bc48795

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Mem/Library/MemDecodeLib/Gen3/7nm/MemDecodeNode.c

================================================================================ 
Commit: 5d9572a138b7f6135b0aa3f9dad41ff03b630789 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:40:21 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0032.D.30,
LOGANVL.0.RPB.0028.D.15,
KSYVLLE.1.RPB.0022.D.43,
GNRSPWS.0.RPB.0026.D.46,
Server-RC-0x02.0x00.0x01.0195

Hsd-es-id: N/A"
Original commit date: Tue Apr 30 11:10:40 2024 -0700
Original commit hash: 425b4a85c5f8df4eb3835f246f0ef815b23b4f18

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 5c9864f26b668f37dbb2a49e87101539b1277c86 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:40:18 2024 -0700 
-------------------------------------------------------------------------------- 
i2c_slave_present is set to 0

[Issue Description]
i2c_slave_present needs to be set to 1 for MCR 4R X8 dimms

[Resolution]
Set i2c_slave_present to 1 for MCR 4R X8 dimms

Package/Module:

[Impacted Platform]
Default ALL, Y, U, S, H, etc.

Hsd-es-id: 14022185639

Original commit date: Mon Apr 29 15:13:10 2024 -0600
Change-Id: I88c0c202a5ff10a2ed380ed45ff20415dba68eb9
Original commit hash: 1ecd357fe6cc367c08316fd3b63e62c67c94ef14

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Library/ProcSmbIpLib/Pei/ProcSmbChipPei.c

================================================================================ 
Commit: 8c4d1fd08f3953cfa7dce7495e13dcb56bd87b36 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:40:16 2024 -0700 
-------------------------------------------------------------------------------- 
[GNR HEDT/1SWS]: BIOS to add HIOP recipe with 2x8 with VC1 credit allocation for RCIL port

[Feature Description]
GNR-WS supports CSME manageability which requires VC1 over DMI3/RCIL. BIOS is enabling both VC0 and VC1 but not doing credit init for VC1. Requesting GNR-WS BIOS update to apply *HIOP Recipe with 2x8 with VC1 credit allocation* for RCIL port

Package/Module: BirchstreamOpenBoardPkg

[Impacted Platform]
GNR-WS

Hsd-es-id: 18038257954

Original commit date: Mon Apr 29 16:03:00 2024 +0200
Change-Id: Ic4e8167f6fe1879e846dddefd3c01d786062e320
Original commit hash: ea829c79bf46b85fc7f3e4caa75c4a36fae6a5ea

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamOpenBoardPkg/PreBuildSetupPcdDefaults.dsc.inc
ServerPlatformPkg/Platform/Dxe/SocketSetup/Iio/IioFormPortPciTpl.hfr
ServerPlatformPkg/Platform/Dxe/SocketSetup/SocketSetup.inf

================================================================================ 
Commit: a7e73d25aa9985d93996916660216f01d69a31f3 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:40:13 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0032.D.29,
LOGANVL.0.RPB.0028.D.14,
KSYVLLE.1.RPB.0022.D.42,
GNRSPWS.0.RPB.0026.D.45,
Server-RC-0x02.0x00.0x01.0194

Hsd-es-id: N/A"
Original commit date: Tue Apr 30 04:09:06 2024 -0700
Original commit hash: bf888deb7fc0c1f7c5b65ad43eef724ad5b84f4d

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: f7469be94bc7cae6ca9f15b06029d240e671be8a 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:40:10 2024 -0700 
-------------------------------------------------------------------------------- 
UDIMM/SODIMM/Memory down update to CS training for CS Vref Selection

After completig all CS_VREF, for each CS_VREF for each signal for each device, calculate the absolute eye offset per device (abs(128-EW)).
Calculate average Min eye Offset per device (3 point sliding average of the absoulte eye offset).
Select the best CS vref as the minimum average eye offset per device.
For the channel,subchannel--> do the average CS vref for all devices for all ranks.

Hsd-es-id: 16023994517
Original commit date: Thu Apr 25 16:11:00 2024 +0530
Change-Id: Iab096ef749f7f941b5767f426a437f1c3f49e04e
Original commit hash: 222f79adffa1b60ba3e2772151e695ec90f3ba35

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Include/MemCommon.h
CpRcPkg/Library/BaseDdr5CoreLib/Ddr5CoreLibInternal.h
CpRcPkg/Library/BaseDdr5CoreLib/MemCsClkUdimm.c
CpRcPkg/Library/BaseDdr5CoreLib/MemDisplayDdr5.c

================================================================================ 
Commit: 83188a1e0ea1b898ffbab252eb0bbb9c60aa0838 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:40:07 2024 -0700 
-------------------------------------------------------------------------------- 
Nv Variable Seamless Update - Revision Data Update

Hsd-es-id: 15015975938

Original commit date: Tue Apr 30 15:33:18 2024 +0800
Change-Id: Ia1bba46c7e0799f7aed4ab845fa809afbf1fff28
Original commit hash: 9e49d51a4547afe7e4292d7ff8fe2e08778d04e1

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamOpenBoardPkg/PreBuildSetupPcdDefaults.dsc.inc
ServerPlatformPkg/Include/NvVariableUpdateRule.h

================================================================================ 
Commit: d89688712e671d6feb1acbd23d4e724d3be01f7f 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:40:04 2024 -0700 
-------------------------------------------------------------------------------- 
TOR Timeout failure observed with Surprise warm reset

[Feature Description]
TOR Timeout error due to primary configuration access to the HIOPs PCIe Gen5 CXL Ports when its Fatal Error bit set in its Device Status Register
The fix for this will be in GNRD B0 stepping FBLP HW
For A0 stepping as a WA use AWR bit to skip the PCIe Gen5 link training to the flow to avoid primary access

Package/Module:ServerSiliconPkg/Iio

[Impacted Platform]
KVL

Hsd-es-id: 16023813022

Original commit date: Mon Mar 25 10:26:38 2024 +0530
Change-Id: I1d5563ef24f4d7cefc41c6d430469b00e1957ab9
Original commit hash: 25220159c80432748c6b2b336624e09593863aae

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Iio/Library/PeiIioInitLib/IioEarlyInit.c
ServerSiliconPkg/Library/SiliconWorkaroundLibGnrSrf/SiliconWorkaroundLibGnrd.c

================================================================================ 
Commit: 641ae1c0fc11aa5e98d93213f2b89dd5ddebf10e 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:40:00 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0032.D.28,
LOGANVL.0.RPB.0028.D.13,
KSYVLLE.1.RPB.0022.D.41,
GNRSPWS.0.RPB.0026.D.44,
Server-RC-0x02.0x00.0x01.0193

Hsd-es-id: N/A"
Original commit date: Mon Apr 29 22:36:13 2024 -0700
Original commit hash: aa610b88050518b9a88e236ab92739a298f596fc

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env

================================================================================ 
Commit: 33dc073fdf4d57d6411662d86d454f077467250d 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:39:57 2024 -0700 
-------------------------------------------------------------------------------- 
Revert "Need to implement a MSR 0x790 BIOS knob"

This reverts commit 85e70f444313bbe35d22cc3ecdfa54269cc1eab4.

[Feature Description]
This reverts commit 85e70f444313bbe35d22cc3ecdfa54269cc1eab4.

Package/Module: ServerRasPkg/Driver/Smm

[Impacted Platform]
SRF-SP

Hsd-es-id: 22020004491
Original commit date: Mon Apr 29 10:20:31 2024 -0700
Change-Id: I2015ed7d8929eedcd70818bba9fc579218abe173
Original commit hash: 92037ab215b6f550a1d306ed26a6750dc2ef789f

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamOpenBoardPkg/PreBuildSetupPcdDefaults.dsc.inc
ServerPlatformPkg/Include/Guid/SetupVariable.h
ServerPlatformPkg/Include/NvVariableUpdateRule.h
ServerRasPkg/Driver/Smm/OobRasHandshakeSendData/RasPolicyHelper.h
ServerRasPkg/Driver/Smm/WheaErrorInj/ErrorInj.c
ServerRasPkg/Driver/Smm/WheaErrorInj/IioErrorInj.c
ServerRasPkg/Driver/Smm/WheaErrorInj/WheaErrorInj.inf
ServerRasPkg/Include/Protocol/RasPolicy.h
ServerRasPkg/PolicySample/PolicySample.c

================================================================================ 
Commit: a1b71796377234279e6fb9c26eea19a92005f928 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:39:55 2024 -0700 
-------------------------------------------------------------------------------- 
[GNR] [MCR] DDR_RESET_LOOP feature broken by the fix for "system go to infinite loop cycle Issue POWER GOOD RESET!"

MCR DIMMs with Montage RCDs have a workaorund applied related to power down mode. That workaround must be
reverted in the slow warm boot flow to avoid RCD DCS Timing Training failures.

Hsd-es-id: 22019980453

Original commit date: Thu Apr 25 22:54:44 2024 -0700
Change-Id: I710358319afe8dd5e5a7ce06e0a11dafd6cae970
Original commit hash: 17c476ba9ed23a28006fee02367efdfa7a6da71f

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Library/BaseDdr5CoreLib/MemJedecDdr5.c

================================================================================ 
Commit: d4dfc2f07265d95f65113543548a3453d1805fec 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:39:52 2024 -0700 
-------------------------------------------------------------------------------- 
[GNR] Reintroduce new Dca Timining Vref Complex flow after Dfe with Xtalk data pattern for MCR only

[Feature Description]
To target UPM mode it is required to issue a Vref centering after DCA DFE by calling Dca Complex Timing and Vref
steps using new Dca Complex Xtalk pattern with UPM mode enabled

[Resolution]
Update Dca Complex timinig/vref training steps has been modified to use COMPLEX_XTALK pattern
per Dca Signal and implemented the following training flow ONLY for MCR as follows:

Complex Timing(old pattern)
DCA Dfe
Complex Timing (new pattern)
Complex Vref(UPM mode)(new pattern)
Complex timing (UPM mode)(new pattern)

Package/Module:
CpRcPkg/Library/BaseDdr5CoreLib
ServerSiliconPkg/Mem/Library/MemCpgcIpLib
ServerSiliconPkg/Mem/Library/MemDdrioIpLib
ServerSiliconPkg/Mem/Library/MemTrainingLib

[Impacted Platform]
ALL

Hsd-es-id: 14022187227

[Testing Completed] Yes

Original commit date: Fri Apr 12 16:51:53 2024 -0600
Change-Id: I6549a875e5de070130c7e71f42967891f82b110c
Original commit hash: 39d363a5aaa3ae8c6b6e07bbf7993b7968a71fd2

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
CpRcPkg/Include/Library/Ddr5CoreLib.h
CpRcPkg/Include/Memory/MemFlowsDefinitions.h
CpRcPkg/Include/Memory/MemoryCheckpointCodes.h
CpRcPkg/Include/Memory/PerformanceTrackerDefinitions.h
CpRcPkg/Library/BaseDdr5CoreLib/MemCaClk.c
CpRcPkg/Library/BaseDdr5CoreLibNull/BaseDdr5CoreLibNull.c
CpRcPkg/Library/BaseMemoryCoreLib/Core/Mem/MemStart.c
CpRcPkg/Library/BaseMemoryServicesLib/MrcHostInterfaces.c
CpRcPkg/Library/PerformanceTrackerLib/PerformanceTrackerLib.c
ServerSiliconPkg/Mem/Library/MemCpgcIpLib/Gen3/MemCpgc.c
ServerSiliconPkg/Mem/Library/MemCpgcIpLib/Gen3/MemCpgcDdr5.c
ServerSiliconPkg/Mem/Library/MemDdrioIpLib/Gen3/MemChipDdrio.c
ServerSiliconPkg/Mem/Library/MemTrainingLib/Gnr/MemTrainingCallTable.c

================================================================================ 
Commit: c0d7dac9eaac84363682f25a5fc57a664734df3c 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:39:48 2024 -0700 
-------------------------------------------------------------------------------- 
System Firmware should set Error Injection Disable (EINJCTL.EINJDIS) in DMI port

[Feature Description]
This functionality used to be done in PCIe ports, needs to be extended DMI also.

Package/Module:
ServerSiliconPkg/Iio

[Impacted Platform]
LVL/GRR

Hsd-es-id: 18038236053

Original commit date: Sun Apr 28 11:24:32 2024 +0200
Change-Id: If69f37359bca38dec6479879da4a48e301743fd2
Original commit hash: 63271e71437a840e2db5b126e4b91438cb3279dc

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Iio/Include/LibraryPrivate/IioDmiConf.h
ServerSiliconPkg/Iio/LibraryPrivate/IioDmiConf/DmiGen4/IioDmiConf.c
ServerSiliconPkg/Iio/LibraryPrivate/IioDmiConf/Null/IioDmiConfNull.c
ServerSiliconPkg/Iio/LibraryPrivate/IioPcieLib/Gen4/IioPortInit.c
ServerSiliconPkg/Iio/LibraryPrivate/IioPcieLib/Gen5/IioPortInit.c

================================================================================ 
Commit: e65a0d146026a54cdbfc408f5ba82b64bdbb7292 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:39:46 2024 -0700 
-------------------------------------------------------------------------------- 
[GNR A0][X1][CXL2.0][Astera] CentOS kernel 6.6 shows incorrect numanode size when using
Astera A0 CXL cards with 96GB 2DPC (384GB total memory)

[Issue Description]
When CXL memory of size 384Gb is populated on 2S system,Only 381Gb is
mapped by BIOS and same reported to OS. This fix will increase the hot plug
window size for each host bridge so, enough size to map the CXL device memory.

Package/Module:
ServerSiliconPkg/MemDecodeLib

[Impacted Platform]
GNR

Hsd-es-id: 22019987219

Original commit date: Thu Apr 25 11:58:20 2024 -0700
Change-Id: I1a80299284d971dbd1c4bb1f8d3b8cbf6ad6f686
Original commit hash: fda57b5ad8603a04dc34a65f292fe1301e75a685

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Include/MemDecodeCommonIncludes.h

================================================================================ 
Commit: 4970a199217c44b1d776cb542ad8c5f74864dd53 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:39:43 2024 -0700 
-------------------------------------------------------------------------------- 
[GNR][MCR]BIOS is using RDIMM table entries instead of MCR DIMM table entry for backside ODT and VREF

Fix bug that causes backside ODT and Vref settings for RDIMMs to be applied to MCR DIMMs.
Update backside ODT table to version 11.6 with edits to include MCR QRx4 changes from HSD 15014203835.
Remove inline workarounds from HSD 15014203835 and include those values in the table instead.

Add backside ODT table entry to the debug log for each DIMM during "RCD QCS QCA Initialization".

Example:

N0.C00.D0: Backside ODT Table
Signal RON P1 P2 P3 P4 P5 Vref
QCA 20 0 0 480 480 80 70.0%
QCS 20 0 0 0 0 40 66.5%
QCK 14 0 0 0 0 40 0.0%

Hsd-es-id: 22019643336

Original commit date: Wed Mar 20 12:11:32 2024 -0700
Change-Id: I7a39cad7780a5f4c996762d29b0603b18c3cb198
Original commit hash: 332fcb516a5726f453e14072181dffdad363a2e3

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Include/Library/OdtTableLib.h
CpRcPkg/Include/ReferenceCodeFatalErrors.h
CpRcPkg/Library/BaseDdr5CoreLib/MemJedecDdr5.c
ServerSiliconPkg/Mem/Library/OdtTableLib/Ddr5BacksideOdtValueTable.h
ServerSiliconPkg/Mem/Library/OdtTableLib/MemODTTable.c

================================================================================ 
Commit: f9814772b180e245d2a3da01468fe220e18091fc 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:39:40 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0032.D.27,
LOGANVL.0.RPB.0028.D.12,
KSYVLLE.1.RPB.0022.D.40,
GNRSPWS.0.RPB.0026.D.43,
Server-RC-0x02.0x00.0x01.0192

Hsd-es-id: N/A"
Original commit date: Mon Apr 29 11:08:47 2024 -0700
Original commit hash: c39aaf0409ddf386e2a3b48c65aa1fe31bb28a23

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env

================================================================================ 
Commit: 095b5948afa3e8b0ad199ad12216f5f884e30c74 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:39:37 2024 -0700 
-------------------------------------------------------------------------------- 
Nv Variable Seamless Update - Revision Data Update

Hsd-es-id: 15015970974

Original commit date: Mon Apr 29 23:33:11 2024 +0800
Change-Id: Iafee466c79fe56ee5acc7a2c4fa7827814ccc301
Original commit hash: 43a0b34f3f2a1fc23853c990f887e4537c1f9f63

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamOpenBoardPkg/PreBuildSetupPcdDefaults.dsc.inc
ServerPlatformPkg/Include/NvVariableUpdateRule.h

================================================================================ 
Commit: ad139ee3f948ce89bd295e17eec7f8ec91b996ba 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:39:34 2024 -0700 
-------------------------------------------------------------------------------- 
[GNR HEDT/1SWS]: bios knobs to bypass DMI link active check - Port from PO to Main

[Feature Description]
Port knob from PO to Main branch

Package/Module: ServerSiliconPkg

[Impacted Platform]
GNR-WS

Hsd-es-id: 18038010194

Original commit date: Tue Apr 16 15:16:21 2024 +0200
Change-Id: Ic5df2d88108fc772796998384d1a8a9544ac0f73
Original commit hash: 5b2de2ef01aa6650a9d6c6b1082ffb0d89ab346f

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamOpenBoardPkg/PreBuildSetupPcdDefaults.dsc.inc
ServerPlatformPkg/Platform/Dxe/SocketSetup/Iio/IioFormGlobalDfxConfig.hfr
ServerPlatformPkg/Platform/Dxe/SocketSetup/Iio/IioSetupStrings.uni
ServerSiliconPkg/Iio/Include/ConfigBlock/IioPcie.h
ServerSiliconPkg/Iio/Library/IioCxlInit/IioCxlInitSocGen3.c
ServerSiliconPkg/Iio/Library/PeiIioSiliconDataInitLib/PeiIioSiliconDataInitLib.c
ServerSiliconPkg/Include/Guid/SocketIioVariable.h

================================================================================ 
Commit: b0f38bfc084b2648737f4badb7ef4eb2710fb13e 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:39:30 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0032.D.26,
LOGANVL.0.RPB.0028.D.11,
KSYVLLE.1.RPB.0022.D.39,
GNRSPWS.0.RPB.0026.D.42,
Server-RC-0x02.0x00.0x01.0191

Hsd-es-id: N/A"
Original commit date: Mon Apr 29 04:10:40 2024 -0700
Original commit hash: 1da5b285ad4a4a2abcb0797528c10f325c25c230

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 8b00dbe8ebfc83b8822ed0285be96d22362fa537 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:39:27 2024 -0700 
-------------------------------------------------------------------------------- 
ServerGen3 add warm reset check on ISCLK SSC silicon workaround

[Feature Description]
Checking on the ISCLK SSC Sync Done State is sufficient enough to
determine whether or not the ISCLK SSC silicon workaround has to run.
However the ISCLK SSC SYNC Done State is effective only with the
dependent CPLD. This patch just tries to mitigate the risk
that the dependency not being met causes unexpected behavior,
for instance the case BIOS is updated but CPLD is old.

[Resolution]
This patch adds the warm reset check to the existing condition for running
ISCLK SSC silicon workaround.

Package/Module:
ServerSiliconPkg/Upi/Library/SoftStrapLib/GnrSrf/SoftStrapLib.c

[Impacted Platform]
ServerGen3

Hsd-es-id: 22019997874

Original commit date: Fri Apr 26 03:06:37 2024 -0700
Change-Id: I88b838a7705ad433ebc6b46d0092840e04c59bbf
Original commit hash: 54c5668c864acb650fd7d5a1130e9c98e43c0bbc

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Upi/Library/SoftStrapLib/GnrSrf/SoftStrapLib.c

================================================================================ 
Commit: ace1171189663dd210822f192cbfab1584e76057 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:39:25 2024 -0700 
-------------------------------------------------------------------------------- 
[GNR][MCR] The RCD Termination setting RW10 shows incorrect setting in BIOS

MCR DIMMs are configuring the RCD IBT value for CA/CS/CK to 60 ohms even thought the ODT table called for 48 ohms. This is a logic bug.
However, 60 ohms is now the desired value for MCR. The ODT table version ww14_24 has been updated for 60 ohms and also updates MCR CA Vref and CS Vref values.

Fix the MCR logic bug and also consume the new ww14_24 ODT table.

Hsd-es-id: 14021961740

Original commit date: Fri Mar 15 18:52:03 2024 -0700
Change-Id: I46ada4899d08cd65c4b4a29b1a341ef5e67d9dfd
Original commit hash: 13c0ece36988c2849a14f572bd359ad12ee33275

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Include/ReferenceCodeFatalErrors.h
CpRcPkg/Library/BaseDdr5CoreLib/MemJedecDdr5.c
ServerSiliconPkg/Mem/Library/OdtTableLib/Gnr/Ddr5OdtValueTable.h

================================================================================ 
Commit: 5fe0f8db7ff98d7931c625e3ef1876e50cc8f326 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:39:21 2024 -0700 
-------------------------------------------------------------------------------- 
[GNR][MCR] Change ODT Values on MiscVendor 2Rx4 and 2Rx8 MCRDIMMs

Change the DQS_RTT_PARK, DQ_RTT_PARK, DQ_RTT_WR, MDQ_RTT, MDQS_RTT, and VrefMDQ on 2Rx4 and 2Rx8 MiscVendor MRDIMMs

Hsd-es-id: 22019933438

Original commit date: Thu Apr 18 18:34:43 2024 -0700
Change-Id: Ic2685b3739d4f18ecdd6a46b4d0bb18939eac3c1
Original commit hash: ccc97e190f12ece8902f26bb5dc6031c546b3ab5

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Include/Library/MemoryServicesLib.h
CpRcPkg/Library/BaseDdr5CoreLib/MemJedecDdr5.c
CpRcPkg/Library/BaseMemoryServicesLib/ConvenienceFunctions.c

================================================================================ 
Commit: fff5276c6f8fc745d0b1a19117b5753458b8b77d 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:39:18 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0032.D.25,
LOGANVL.0.RPB.0028.D.10,
KSYVLLE.1.RPB.0022.D.38,
GNRSPWS.0.RPB.0026.D.41

Hsd-es-id: N/A"
Original commit date: Sun Apr 28 22:54:43 2024 -0700
Original commit hash: 1d3600118a158edc3d476778b02b0bea7e38a83e

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 2ad50f75c0c5feca220254496adc4730ef6666c2 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:39:15 2024 -0700 
-------------------------------------------------------------------------------- 
CXL MRC driver not clearing Primary, Secondary and Subordinate bus before PCI Bus enumeration

[Issue Description]
CXL MRC driver is programming the buses in early phase.
But it is not cleared before Pci bus enumeration.
Due to this, customer facing issues when CXL card is connected,
VGA is not detected which comes out from same PCI Root Bridge.

[Resolution]
Add API ClearAllBridgeBusNumber() to clear bus assignment for cxl devcie
before do EDK bus assignment.

Package/Module:ServerPlatformPkg/Features

[Impacted Platform]
GNR, GNR-D

Hsd-es-id: 15015741747

Original commit date: Wed Mar 27 18:04:17 2024 +0800
Change-Id: Ib59745da2f656cdafcb4052583a0387376e1bfe0
Original commit hash: 4113f63aad42921e58a7fed387f400c9aa43c79a

-------------------------------------------------------------------------------- 
[Changed Files]
ServerPlatformPkg/Features/Pci/Dxe/PciPlatform/PciPlatform.inf
ServerPlatformPkg/Features/Pci/Dxe/PciPlatform/PciPlatformHooks.c

================================================================================ 
Commit: c3817a71c9e8f5485c38e6b07127d9b9220450bf 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:39:13 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0032.D.24,
LOGANVL.0.RPB.0028.D.09,
KSYVLLE.1.RPB.0022.D.37,
GNRSPWS.0.RPB.0026.D.40,
Server-RC-0x02.0x00.0x01.0190

Hsd-es-id: N/A"
Original commit date: Sun Apr 28 11:08:49 2024 -0700
Original commit hash: e07a915343fe3023ffd1bd4037cc33c76bbb285c

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 982b0fab894a5b4fa17ed64bce7c27e3cb490728 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:39:10 2024 -0700 
-------------------------------------------------------------------------------- 
Revert "[GNR] Request to merge the new flow with Dca Complex Xtalk pattern and additional DCA Vref and timing complex after last timing complex in MRC flow."

This reverts commit 4b36b703a151cb2e5be538b72d61a9bb2f2b8dc6.
[Feature Description]
revert it to fix block silicon boot
Package/Module:

[Impacted Platform]
BHS SRF
Hsd-es-id: 15015962800

[Testing Completed]

Original commit date: Sun Apr 28 09:56:06 2024 +0800
Change-Id: I5cfc57fc8f5b493a185409b33a4f21977e9c3c84
Original commit hash: c101f419d9281a0242025ff02f57b2a25b540a4f

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Include/Library/Ddr5CoreLib.h
CpRcPkg/Include/Memory/MemFlowsDefinitions.h
CpRcPkg/Include/Memory/MemoryCheckpointCodes.h
CpRcPkg/Include/Memory/PerformanceTrackerDefinitions.h
CpRcPkg/Library/BaseDdr5CoreLib/MemCaClk.c
CpRcPkg/Library/BaseDdr5CoreLibNull/BaseDdr5CoreLibNull.c
CpRcPkg/Library/BaseMemoryCoreLib/Core/Mem/MemStart.c
CpRcPkg/Library/BaseMemoryServicesLib/MrcHostInterfaces.c
CpRcPkg/Library/PerformanceTrackerLib/PerformanceTrackerLib.c
ServerSiliconPkg/Mem/Library/MemCpgcIpLib/Gen3/MemCpgc.c
ServerSiliconPkg/Mem/Library/MemCpgcIpLib/Gen3/MemCpgcDdr5.c
ServerSiliconPkg/Mem/Library/MemDdrioIpLib/Gen3/MemChipDdrio.c
ServerSiliconPkg/Mem/Library/MemTrainingLib/Gnr/MemTrainingCallTable.c

================================================================================ 
Commit: 03690cd23833c623a28165cbf284ffa2350d5ecc 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:39:06 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0032.D.23,
LOGANVL.0.RPB.0028.D.08,
KSYVLLE.1.RPB.0022.D.36,
GNRSPWS.0.RPB.0026.D.39

Hsd-es-id: N/A"
Original commit date: Sun Apr 28 04:10:32 2024 -0700
Original commit hash: 9fc856dc28124ce0866b05c8f5d1c5cdf5d0b6a5

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 2fd5a47b56d0911bfef86a5503b24e51dcf8572c 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:39:03 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0032.D.22,
LOGANVL.0.RPB.0028.D.07,
KSYVLLE.1.RPB.0022.D.35,
GNRSPWS.0.RPB.0026.D.38

Hsd-es-id: N/A"
Original commit date: Sat Apr 27 11:08:49 2024 -0700
Original commit hash: 66f195645b3c745327c8fb6c916aa1a5bb02838c

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 68a547f93585195a88c96176c8971a587abca28a 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:39:01 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0032.D.21,
LOGANVL.0.RPB.0028.D.06,
KSYVLLE.1.RPB.0022.D.34,
GNRSPWS.0.RPB.0026.D.37,
Server-RC-0x02.0x00.0x01.018F

Hsd-es-id: N/A"
Original commit date: Sat Apr 27 04:10:37 2024 -0700
Original commit hash: 45ed162d6c593159d002ea26a8e52d222439b024

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 977a855f017e1fe60ff63e2a902010aa857e20ee 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:38:58 2024 -0700 
-------------------------------------------------------------------------------- 
Resolve 1LM+F2LM memory aliasing introduced by Mod3 SAD/TAD adjustments

[Feature Description]
1. Define discreet TAD interleave routines for 1LM and 2LM regions
and ensure 1LM + 2LM is handled appropriately across both routines.
2. Repurpose legacy TAD interleave algorithm as 2LM specific TAD interleave.
3. Fix negative TAD1.offset of 1LM region rounding towards zero.

Package/Module: ServerSiliconPkg/MemDecodeLib

[Impacted Platform]
BHS AP UCC

Hsd-es-id: 22019101965

[Testing Completed] RcSim Test BIOS Verification

Original commit date: Tue Apr 23 00:24:00 2024 -0700
Change-Id: I886ad35d533761243cb8e0061fb02ef88a2b4323
Original commit hash: 23d9dc739dc8ccda98a62eb2ce234c1432fc5e54

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Mem/Library/MemDecodeLib/Gen3/7nm/MemDecodeNode.c
ServerSiliconPkg/Mem/Library/MemDecodeLib/Gen3/MemDecodeGen.c

================================================================================ 
Commit: 85fb9cddee3be307f46087ba815ad58766e8750b 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:38:55 2024 -0700 
-------------------------------------------------------------------------------- 
GNR/GNR-D set B2CMI TOPOLOGY CSR local first/last Core IDs to min/max.

[Feature Description]
Current B2CMI TOPOLOGY register definition doesn't support the
scenario when there are more enabled cores than CHAs.
When this happens, it result in the core having a collocated CHA
not in the same core tile. As a result, the simple min/max CHA
MeshstopID range check defined in B2CMI TOPOLOGY register can't
categorize the D2C event into the correct cluster / socket bucket.
Program the min/max range in SNC cluster mode the same as UMA mode
i.e. min/max to cover the entire MeshstopID range within the socket.

Package/Module: ServerSiliconPkg/MemDecodeLib

[Impacted Platform]
ALL GNR

Hsd-es-id: 22019928634

[Testing Completed] Test BIOS verification

Original commit date: Thu Apr 18 14:02:32 2024 -0700
Change-Id: I4c615d79b5509d968424742c010c293891b675f2
Original commit hash: 9e55e5151099250bce4cc6d2bcedef3e0af08817

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Mem/Library/MemDecodeLib/Gen3/7nm/MemDecodeNode.c

================================================================================ 
Commit: 9f75f9b186c3d6872ae488483a53818f9b4024ff 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:38:52 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0032.D.20,
LOGANVL.0.RPB.0028.D.05,
KSYVLLE.1.RPB.0022.D.33,
GNRSPWS.0.RPB.0026.D.36,
Server-RC-0x02.0x00.0x01.018E

Hsd-es-id: N/A"
Original commit date: Fri Apr 26 11:10:46 2024 -0700
Original commit hash: 5990088d36b910b00f509efecd8c12fba46f5112

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: cfd266a51000da5443c90ba664c9dee0c78cd568 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:38:50 2024 -0700 
-------------------------------------------------------------------------------- 
[GNR] Request to merge the new flow with Dca Complex Xtalk pattern and additional DCA Vref and timing complex after last timing complex in MRC flow.

[Feature Description]
To target UPM mode it is required to issue a Vref centering after DCA DFE by calling Dca Complex Timing and Vref
steps using new Dca Complex Xtalk pattern with UPM mode enabled

[Resolution]
Update Dca Complex timinig/vref training steps has been modified to use COMPLEX_XTALK pattern
per Dca Signal and implemented the following trainig flow ONLY for MCR as follows:

Complex Timing(old pattern)
DCA Dfe
Complex Timing (new pattern)
Complex Vref(UPM mode)(new pattern)
Complex timing (UPM mode)(new patter)

Package/Module:
CpRcPkg/Library/BaseDdr5CoreLib
ServerSiliconPkg/Mem/Library/MemCpgcIpLib
ServerSiliconPkg/Mem/Library/MemDdrioIpLib
ServerSiliconPkg/Mem/Library/MemTrainingLib

[Impacted Platform]
ALL

Hsd-es-id: 22019910089

[Testing Completed] Yes

Original commit date: Fri Apr 12 16:51:53 2024 -0600
Change-Id: I6549a875e5de070130c7e71f42967891f82b110c
Original commit hash: 4b36b703a151cb2e5be538b72d61a9bb2f2b8dc6

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Include/Library/Ddr5CoreLib.h
CpRcPkg/Include/Memory/MemFlowsDefinitions.h
CpRcPkg/Include/Memory/MemoryCheckpointCodes.h
CpRcPkg/Include/Memory/PerformanceTrackerDefinitions.h
CpRcPkg/Library/BaseDdr5CoreLib/MemCaClk.c
CpRcPkg/Library/BaseDdr5CoreLibNull/BaseDdr5CoreLibNull.c
CpRcPkg/Library/BaseMemoryCoreLib/Core/Mem/MemStart.c
CpRcPkg/Library/BaseMemoryServicesLib/MrcHostInterfaces.c
CpRcPkg/Library/PerformanceTrackerLib/PerformanceTrackerLib.c
ServerSiliconPkg/Mem/Library/MemCpgcIpLib/Gen3/MemCpgc.c
ServerSiliconPkg/Mem/Library/MemCpgcIpLib/Gen3/MemCpgcDdr5.c
ServerSiliconPkg/Mem/Library/MemDdrioIpLib/Gen3/MemChipDdrio.c
ServerSiliconPkg/Mem/Library/MemTrainingLib/Gnr/MemTrainingCallTable.c

================================================================================ 
Commit: 6c1c036a7f3c7475805ec3d1b5a8c0ebd65ca297 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:38:46 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0032.D.19,
LOGANVL.0.RPB.0028.D.04,
KSYVLLE.1.RPB.0022.D.32,
GNRSPWS.0.RPB.0026.D.35

Hsd-es-id: N/A"
Original commit date: Fri Apr 26 04:10:40 2024 -0700
Original commit hash: 3ced88e6107833fed11309426be51df798643261

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: f940d521a4e50db214bb0fa9fc6eb3b4165e3913 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:38:43 2024 -0700 
-------------------------------------------------------------------------------- 
[GNR WS][FV] S3 flow not completing

[Issue Description]
There is missing SmmControl PPI installed.

[Resolution]
- Install SmmControl PPI on GNR SOC.
- GNRWS library handle both SOC and PCH.

Package/Module:
OneSiliconPkg

[Impacted Platform]
GNRWS, BHS, KSV

Hsd-es-id: 18038205769

Original commit date: Fri Apr 26 10:18:54 2024 +0200
Change-Id: I877621bda39e938d4ce567473338f087601b9988
Original commit hash: 28fe97ae0913a2a13e586e8249f13ea8df1b926b

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/Fru/Ibl/CommonLibIbl.dsc
OneSiliconPkg/Fru/Ibl/LibraryPrivate/PeiIblInitLib/IblInit.c
OneSiliconPkg/Product/GnrSrf/SiPkgPeiLib.dsc
OneSiliconPkg/Product/GnrWs/Library/PeiPchSmmControlLib/PchSmmControlLib.h
OneSiliconPkg/Product/GnrWs/Library/PeiPchSmmControlLib/PeiPchSmmControlLib.c
OneSiliconPkg/Product/GnrWs/Library/PeiPchSmmControlLib/PeiPchSmmControlLib.inf
OneSiliconPkg/Product/GnrWs/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c
OneSiliconPkg/Product/GnrWs/SiPkgPeiLib.dsc

================================================================================ 
Commit: edfadacb56bdfbe4cbff17672c884c5341bace48 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:38:40 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0032.D.18,
LOGANVL.0.RPB.0028.D.03,
KSYVLLE.1.RPB.0022.D.31,
GNRSPWS.0.RPB.0026.D.34,
Server-RC-0x02.0x00.0x01.018D

Hsd-es-id: N/A"
Original commit date: Fri Apr 26 01:11:32 2024 -0700
Original commit hash: ce42ff7aa5db861c2dbbfa5ecabfe34b9e5515ec

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: ebff5feb8cdfb2e35f858567327bfb3434b4ff66 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:38:38 2024 -0700 
-------------------------------------------------------------------------------- 
ServerGen3 Update ISCLK SSC silicon workaround flow

[Feature Description]
Currently the ISCLK SSC silicon workaround, which was applied only on
4 sockets and 8 sockets configuration, runs on every global reset or
on the first boot after flashing FW, and that caused an instability.
The flow does not meet the expectation to address the silicon issue.

[Resolution]
The ISCLK SSC silicon workaround should run only once on the first
cold boot after AC power loss. The subsequent boots should not run the
workaround. Since the ISCLK provisioning is completed, the SSC settings
for all sockets are in sync and ISCLK SSC is being turned on,
the workaround should not run anymore until those settings are all
cleared up by the next AC power loss.

With this BIOS patch, BIOS works together with CPLD to get the first
cold boot indicator bit in FPGA by using GPIO 88/92.
BIOS is responsible to read the indicator bit by GPIO 92.
If BIOS finds the bit is not set, BIOS should set the bit by using
GPIO 88 after the ISCLK SSC silicon workaround is completed.
The AC power loss resets the indicator bit to zero.

The ISCLK SSC silicon workaround is applicable only to the 4 sockets
and the 8 sockets configuration which are both supported
by FSP dispatch mode only. This BIOS patch to update the workaround flow
is supported for FSP dispatch mode only.

Package/Module:
BirchStreamOpenBoardPkg/Library/UbaGpioInitLib/UbaGpioInitLib.c
BirchStreamOpenBoardPkg/Library/UbaGpioInitLib/UbaGpioInitLib.inf
BirchStreamOpenBoardPkg/Library/UbaGpioInitLib/UnitTest/UbaGpioInitLibTest.inf
BirchStreamOpenBoardPkg/Library/UbaGpioInitLib/UnitTest/UbaGpioInitLibTestCase.c
BirchStreamOpenBoardPkg/Uba/UbaMain/TypeBeechnutCityModularRP/Pei/GpioTable.c
BirchStreamRpPkg/Tool/InterfaceCheck/InterfaceAllowList.ini
GnrwsRpPkg/Tool/InterfaceCheck/InterfaceAllowList.ini
ServerSiliconPkg/SiliconPkg.dec
ServerSiliconPkg/Upi/Library/SoftStrapLib/GnrSrf/SoftStrapLib.c
ServerSiliconPkg/Upi/Library/SoftStrapLib/SoftStrapLibGnrSrf.inf

[Impacted Platform]
ServerGen3

Hsd-es-id: 14021646670

Original commit date: Mon Mar 18 14:50:42 2024 -0700
Change-Id: Ibac264754471f7143c0ede0c71a3283ce2aa4d47
Original commit hash: 2f42124d751a65d54ad0ed5e421a0d9603df7413

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamOpenBoardPkg/Library/UbaGpioInitLib/UbaGpioInitLib.c
BirchStreamOpenBoardPkg/Library/UbaGpioInitLib/UbaGpioInitLib.inf
BirchStreamOpenBoardPkg/Library/UbaGpioInitLib/UnitTest/UbaGpioInitLibTest.inf
BirchStreamOpenBoardPkg/Library/UbaGpioInitLib/UnitTest/UbaGpioInitLibTestCase.c
BirchStreamOpenBoardPkg/Uba/UbaMain/TypeBeechnutCityModularRP/Pei/GpioTable.c
GnrwsRpPkg/Tool/InterfaceCheck/InterfaceAllowList.ini
ServerSiliconPkg/SiliconPkg.dec
ServerSiliconPkg/Upi/Library/SoftStrapLib/GnrSrf/SoftStrapLib.c
ServerSiliconPkg/Upi/Library/SoftStrapLib/SoftStrapLibGnrSrf.inf

================================================================================ 
Commit: 5a6facef8cb768b1a40eca9f3c92af1647454630 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:38:32 2024 -0700 
-------------------------------------------------------------------------------- 
ServerGen3 correct SMBIOS socket count

[Issue Description]
The socket counts field in SMBIOS is filled with a wrong number
in case the system has one socket only.

[Resolution]
The SMBIOS field for the number of sockets should be initialized
as followings,
- UBA sets PcdOemSkuBoardsocketCount to 2 for AP, 2 4 or 8 for SP.
2 for RP board, 4 or 8 for Modular board.
(This is determined depending on customer's platform BIOS design)
- SRF supports 2S in max. This patch hard codes to 2
if PcdOemSkuBoardsocketCount is set with larger than 2.
- Hard code to 1 for GNR R1S SKU.
- Hard code to 1 for SRF SP 1S SKU.

Package/Module:
ServerPlatformPkg/Features/Cpu/Dxe/PlatformCpuPolicyDxe/PlatformCpuPolicyDxe.c

[Impacted Platform]
Server Gen3

Hsd-es-id: 15015865878

Original commit date: Tue Apr 16 22:42:09 2024 -0700
Change-Id: I300de41947c9b8d540b79306ce8c6e5166e8fbe8
Original commit hash: 9e27e69d2a5bd04d6c36fa24b32f465736ba04bc

-------------------------------------------------------------------------------- 
[Changed Files]
ServerPlatformPkg/Features/Cpu/Dxe/PlatformCpuPolicyDxe/PlatformCpuPolicyDxe.c

================================================================================ 
Commit: d1703a4db6f3b3a9a57bb90b1475ab2ef6777418 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:38:30 2024 -0700 
-------------------------------------------------------------------------------- 
Nv Variable Seamless Update -- Revision Data Update

Hsd-es-id: 14022164581

Original commit date: Thu Apr 25 12:04:34 2024 -0700
Change-Id: I4gqifyh6wk4oliif0clb1jbc0bez9p4hu3u4bhlv
Original commit hash: ef4fbf9d185f55bf5817cd1770940981ae65cd82

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamOpenBoardPkg/PreBuildSetupPcdDefaults.dsc.inc
ServerPlatformPkg/Include/NvVariableUpdateRule.h

================================================================================ 
Commit: 3ee3e894f87b554a71a4f833725a4c4817093906 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:38:27 2024 -0700 
-------------------------------------------------------------------------------- 
Set Sp Flags in PeiMemoryPolicy outside of DfxKnobCheck

[Issue Description]
UefiMemoryMapSpFlagEn and AcpiSratSpFlagEn are set in wrong location

[Resolution]
Set UefiMemoryMapSpFlagEn and AcpiSratSpFlagEn outside of DfxKnob

Package/Module:
ServerPlatformPkg/PeiMemoryPolicyUpdateLib

[Impacted Platform]
GNR

Hsd-es-id: 22019937508

Original commit date: Thu Apr 4 10:30:05 2024 -0700
Change-Id: I1b191b66836737fa4cde506faa825328f68db8b3
Original commit hash: d909b064792ebefd9ace83187b0090b4f5c4af85

-------------------------------------------------------------------------------- 
[Changed Files]
ServerPlatformPkg/Library/PeiMemoryPolicyUpdateLib/PeiMemoryPolicyUpdateLib.c

================================================================================ 
Commit: b32141d3afd015b0446171cfa84435bed4a310b3 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:38:22 2024 -0700 
-------------------------------------------------------------------------------- 
Need to implement a MSR 0x790 BIOS knob for BHS

[Issue Description] or [Feature Description]
Lock and unlock of MSR 790 takes place when we are trying to inject an error. which is time consuming (~30 mins)
This will reduce the time to test the for validation team.

[Resolution]
Checking the knob and unlocking it for the entire injection Cycle

Package/Module:
ServerRasPkg/Driver/Smm/

[Impacted Platform]
BHS

Hsd-es-id: 22019974708

Original commit date: Tue Apr 9 16:52:07 2024 -0700
Change-Id: I0a9679ea7953103a73659913f99b1ca7a7c46ca0
Original commit hash: 85e70f444313bbe35d22cc3ecdfa54269cc1eab4

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamOpenBoardPkg/PreBuildSetupPcdDefaults.dsc.inc
ServerPlatformPkg/Include/Guid/SetupVariable.h
ServerRasPkg/Driver/Smm/OobRasHandshakeSendData/RasPolicyHelper.h
ServerRasPkg/Driver/Smm/WheaErrorInj/ErrorInj.c
ServerRasPkg/Driver/Smm/WheaErrorInj/IioErrorInj.c
ServerRasPkg/Driver/Smm/WheaErrorInj/WheaErrorInj.inf
ServerRasPkg/Include/Protocol/RasPolicy.h
ServerRasPkg/PolicySample/PolicySample.c

================================================================================ 
Commit: 71efc1e04ed361e9c497c6977c5c04c69f3d2ef5 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:38:19 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0032.D.17,
LOGANVL.0.RPB.0028.D.02,
KSYVLLE.1.RPB.0022.D.30,
GNRSPWS.0.RPB.0026.D.33,
Server-RC-0x02.0x00.0x01.018C

Hsd-es-id: N/A"
Original commit date: Thu Apr 25 11:10:41 2024 -0700
Original commit hash: 7c0ad1f13670795cdf54c8241377413b5c06d4f9

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 77fece768c01635bb03578f221d9c6911d902b79 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:38:13 2024 -0700 
-------------------------------------------------------------------------------- 
[IIO] Correct SSID for UBOX devices

[Issue Description]
Gen3 processors have UBOX pseuto stack. They belong to stack 0 subsystem.

Package/Module:
ServerSiliconPkg/Iio

[Impacted Platform]
All server platforms.

Hsd-es-id: 18038066731

Original commit date: Fri Apr 19 13:03:43 2024 +0200
Change-Id: Ia87c6f4dd78e6397d335b337c3eda2ee928bd8ad
Original commit hash: bde5ed42beb467ced8ae171dd719777eb3ddcfe7

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Iio/Library/IioPostMemInitLib/IioPostMemInitLib.c

================================================================================ 
Commit: e09281d74d45d827dd2136ed802a09e54cdee1a9 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:38:10 2024 -0700 
-------------------------------------------------------------------------------- 
Timed GPIO (TGPIO) ACPI interface for OS driver

[Feature Description]
OS driver needs to access TGPIO registers that are mapped
in PMC/ACPI PM MMIO space.
To obtain Base Address of TGPIO registers space,
the driver uses an ACPI interface prepared by BIOS.
The requirement is BIOS shall expose an ACPI table
defining TGPIO registers mapping in the system memory map.
BIOS shall expose TGI0 and TGI1 devices _CRS ACPI methods
with following ACPI Hardware IDs (HIDs):
- INTC:0x1023 for TGPIO 0
- INTC:0x1024 for TGPIO 1

Package/Module:
ACPI

[Impacted Platform]
ALL

Hsd-es-id: 13011767424

Original commit date: Fri Mar 22 12:51:27 2024 +0100
Change-Id: I05ee325aaf66f7e43f17fa82b8475e209b9cbc3c
Original commit hash: 23a0fb8c5deed01a0269fbfed8b3e27ef512526e

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/Fru/Ibl/AcpiTables/Dsdt/IblTimedGpio.asl
OneSiliconPkg/Fru/Ibl/AcpiTables/Dsdt/Pch.asl
OneSiliconPkg/Fru/Ibl/Dxe/IblAcpiDxe.c
OneSiliconPkg/Fru/Ibl/LibraryPrivate/PeiIblInitLib/IblHobs.c
ServerPlatformPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdateIbl.c

================================================================================ 
Commit: 7870b5f2fc6dae8073791d5097a550481c2df22d 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:38:07 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0032.D.16,
LOGANVL.0.RPB.0028.D.01,
KSYVLLE.1.RPB.0022.D.29,
GNRSPWS.0.RPB.0026.D.32,
Server-RC-0x02.0x00.0x01.018B

Hsd-es-id: N/A"
Original commit date: Thu Apr 25 04:10:36 2024 -0700
Original commit hash: f047622918b45e39f53fa47359380a11b6d486c4

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 3a583319bbcba1d295a150166ffa24c21224bc0f 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:38:05 2024 -0700 
-------------------------------------------------------------------------------- 
BHS: Remove the dependency of YMILESTONE for NPK log enabling

[Issue Description]
When enabling NPK BIOS logs, some old emulation models doesn't expose the
required NPK registers, so the dependency of YMILESTONE is added to avoid
the build failure on those emulation models.
But some following code breaks the YMILESTONE check, and makes the NPK
BIOS logs always disabled.
So remove the dependency of YMILESTONE for NPK log enabling, as the
required NPK registers are already exposed in all models.

Package/Module:
BirchStreamRpPkg, BirchStreamFspPkg

[Impacted Platform]
BHS

Hsd-es-id: 15015900630

Original commit date: Thu Apr 18 15:46:04 2024 +0800
Change-Id: I64cdd8f5407dd9c8524f1f60995c4636790e9ed4
Original commit hash: 803b1abafc4aa1539abe66870b054b06d93b199d

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamFspPkg/Include/Dsc/BirchStreamRpPkgFvLateSiliconDefines.dsc

================================================================================ 
Commit: 7e12f3d48a94043451378a67819506d422a12c68 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:38:03 2024 -0700 
-------------------------------------------------------------------------------- 
PeiDxeSmmTraceHubHookLib: Disable BIOS NPK logs if NPK is hidden

[Resolution]
Check the DID and VID of NPK before enabling BIOS NPK logs.

Package/Module:
PeiDxeSmmTraceHubHookLib

[Impacted Platform]
BHS

Hsd-es-id: 15015900630

Original commit date: Wed Apr 24 16:25:51 2024 +0800
Change-Id: I617cc5a2d77f12a5580b297140528144bd2d8b4f
Original commit hash: 740aab11c6880396baad13160f54cc605debd973

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Library/PeiDxeSmmTraceHubHookLib/PeiDxeSmmTraceHubHookLib.c

================================================================================ 
Commit: 61f2fc9dc46260ff2a40c6f771ab30fa2860747e 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:38:00 2024 -0700 
-------------------------------------------------------------------------------- 
ServerSiliconPkg/Iio: Fix boot performance downgrade in PEI

[Issue Description]
PEI phase boot time increased over 1000ms per Socket.

[Resolution]
Remove per Socket delay after link training, as now delay after link
training is duplicated.

Package/Module: ServerSiliconPkg/Iio

[Impacted Platform]
All

Hsd-es-id: 18038139919

Original commit date: Tue Apr 16 15:07:29 2024 +0200
Change-Id: I5a43a844e0c9921e8f97771c803e79c4051d1315
Original commit hash: 084f8fb20fad86d8948fd5c86020491974fed5c6

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Iio/Library/IioPcieInit/IioPcieControllerInit.c

================================================================================ 
Commit: 63f279ee4b9078d121169078ab19cda4aeccbf3b 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:37:58 2024 -0700 
-------------------------------------------------------------------------------- 
Changed TxDqsDelay sweep range from 1023 to 2047 for external write leveling training.

[Feature Description]
There is an update needed on the Training HAS for the TXDQS_DLY register valid range and hence need to update BIOS implementation.
Expected range of Txdqs_dly is 0 to 2047 :
GNR register definition shows : for write leveling the range of the strobe is 0 to 32 UI -> 0 to 2047 (32*64-1)
However, Training HAS shows that strobe range is 0 to 16 UI, which is 0 to 1023 (32*16 -1). And this is what BIOS currently has too.

Notes:
The limited sweep range leads to Write Leveling training failure at lower frequency MCR frequency

Package/Module:ServerSiliconPkg/MemDdrioIpLib

[Impacted Platform]
GEN3

Hsd-es-id: 15015941755

Original commit date: Thu Apr 25 08:19:01 2024 +0800
Change-Id: Ic9477ebe77d38bcef0487ebd1d07f8199e312af1
Original commit hash: 514fbd444b90bc80853906abf943d7f0cbc9a737

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Mem/Library/MemDdrioIpLib/Gen3/DdrioTimingChipSpecific.c

================================================================================ 
Commit: 6470b31342c400949a4b4aca96a5556da19b33f9 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:37:56 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0032.D.15,
LOGANVL.0.RPB.0027.D.99,
KSYVLLE.1.RPB.0022.D.28,
GNRSPWS.0.RPB.0026.D.31,
Server-RC-0x02.0x00.0x01.018A

Hsd-es-id: N/A"
Original commit date: Wed Apr 24 22:27:33 2024 -0700
Original commit hash: e8be0322bf10ca07c3f553ee29ba38e973324586

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 1fb7fdadcc179760a2a91b8eb6c5dfb7801f20b6 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:37:53 2024 -0700 
-------------------------------------------------------------------------------- 
[GNR] Enhancement to RMT DCA pattern used for CA margin (timing & vref), also apply pattern to IO Health Check

[Feature Description]
Current RMT Dca timing/vref results do not correlate with OS RMT DCA timing/vref results that are lower
than the ones reported by RMT.

[Resolution]
Enhanced RMT DCA timing/vref data pattern by programming of CADB_BUFF depending on the CA signal being margined.

Package/Module:
CpRcPkg/Library/BaseDdr5CoreLib
ServerSiliconPkg/Library/MemBootHealthLib
ServerSiliconPkg/Library/MemoryEvContent/RMT
ServerSiliconPkg/Mem/Library/MemCpgcIpLib

[Impacted Platform]
ALL

Hsd-es-id: 22019907585

[Testing Completed] Yes

Original commit date: Fri Apr 12 16:51:53 2024 -0600
Change-Id: I677e3dc8a3ac5612db19d4b15ba083bafe96ea66
Original commit hash: 49d7711d967fe868720082277d1094686bce81dd

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Include/Library/Ddr5CoreLib.h
CpRcPkg/Include/ReferenceCodeFatalErrors.h
CpRcPkg/Library/BaseDdr5CoreLib/MemCaClk.c
CpRcPkg/Library/BaseDdr5CoreLibNull/BaseDdr5CoreLibNull.c
ServerSiliconPkg/Library/MemBootHealthLib/MemBootHealthLib.c
ServerSiliconPkg/Library/MemoryEvContent/RMT/externals/RmtCore/RmtCore.c
ServerSiliconPkg/Mem/Library/MemCpgcIpLib/Common/MemCpgcIpLibInternal.h
ServerSiliconPkg/Mem/Library/MemCpgcIpLib/Gen3/MemCpgcDdr5.c

================================================================================ 
Commit: 58f89ceacf6171ca092fa431849fe0aee34cb166 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:37:49 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0032.D.14,
LOGANVL.0.RPB.0027.D.98,
KSYVLLE.1.RPB.0022.D.27,
GNRSPWS.0.RPB.0026.D.30

Hsd-es-id: N/A"
Original commit date: Wed Apr 24 11:10:33 2024 -0700
Original commit hash: 412378a75358f6cc82fd05c318a740ec99f54c04

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 794a6190ebb893353a776bd6fdd40348c379c703 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:37:47 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0032.D.13,
LOGANVL.0.RPB.0027.D.97,
KSYVLLE.1.RPB.0022.D.26,
GNRSPWS.0.RPB.0026.D.29

Hsd-es-id: N/A"
Original commit date: Wed Apr 24 04:10:45 2024 -0700
Original commit hash: 5a098d8254e75a1ebb8e44344c043078b95ce81d

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 8cb7d63c5f61ccffb6466751f7850fc4afa8f671 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:37:42 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0032.D.12,
LOGANVL.0.RPB.0027.D.96,
KSYVLLE.1.RPB.0022.D.25,
GNRSPWS.0.RPB.0026.D.28,
Server-RC-0x02.0x00.0x01.0189

Hsd-es-id: N/A"
Original commit date: Wed Apr 24 03:38:37 2024 -0700
Original commit hash: 63bcb6c1dc06be93613020bc3a3ac584f3bf9e97

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: e1e5aa73879b4ae7229cfd6f31a2cf9eab6798f6 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:37:40 2024 -0700 
-------------------------------------------------------------------------------- 
[GNR-D HCC] WHQL USB Exposed Port Test failing

[Issue Description] or [Feature Description]
WHQL tool test expects all physically accessible USB3 ports to be plugged into a USB Hub.

Part of the test is verifying the expected ports versus the actual ports, that is what is failing here.

[Resolution]
Created a asl file for _UPC and _PLD and installed SSDT table in ACPI.

Package/Module:

[Impacted Platform]
Kaseyville

Hsd-es-id:16023935563

Original commit date: Tue Mar 12 18:07:02 2024 +0530
Change-Id: I64f8f06504584c0e013abaa203c9c22bbccf13ec
Original commit hash: 77c6b8d652f48ae502622a11da53dddb37112143

-------------------------------------------------------------------------------- 
[Changed Files]
ServerPlatformPkg/Features/Acpi/AcpiTables/AcpiTablesGnrD.inf
ServerPlatformPkg/Features/Acpi/AcpiTables/SsdtXhci/UsbPortXhciKvlCrb.asl

================================================================================ 
Commit: 5365b58e75804d608ad3ee761b2d3d45d5cfa95d 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:37:38 2024 -0700 
-------------------------------------------------------------------------------- 
ServerSecurityPkg/TmeLate : Use entire event structure as hash data.

[Issue Description]
TCG event has same digest hash with MSR based EV_PLATFORM_CONFIG_FLAG
event if MSR value is all 00000000.

[Resolution]
Use entire event structure as hash data in function MsrMeasureAndLog ().

Package/Module: ServerSecurityPkg/TmeLate

[Impacted Platform]
ALL

Hsd-es-id: 15015892583

Original commit date: Thu Apr 18 14:07:23 2024 +0800
Change-Id: Ice3d354e7500fcf14de04c311d1af757b62ccba0
Original commit hash: b1b53e3f4bb0bc332baf29f36e332adbd4257f8c

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSecurityPkg/Cct/Feature/TmeLate/4v0/TmeLate.c
ServerSecurityPkg/Cct/Feature/TmeLate/4v1/TmeLate.c

================================================================================ 
Commit: 33a5f9b771362c13ca950c9c5c7d1d858c9f3463 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:37:36 2024 -0700 
-------------------------------------------------------------------------------- 
BIOS should float the CAMP pin when disable pmic

[Issue Description]
PMIC failure if we using DdrChannelMask

[Resolution]
BIOS should float the CAMP pin when disable pmic

Package/Module:

[Impacted Platform]
GNR, SRF, CWF

Hsd-es-id: 15015841940

Original commit date: Mon Apr 15 21:55:52 2024 +0800
Change-Id: I8649efc7bf359b2ead89a27a3fd0030824bff1a5
Original commit hash: 0130fbbeea08da8af20f6fed8178a3cc20013d88

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Library/PmicAccessLib/PmicAccess.c

================================================================================ 
Commit: 7651a2a80dd6443f1d35a1290c1a9f36c38e4d9d 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:37:33 2024 -0700 
-------------------------------------------------------------------------------- 
ACPI code update for GNR Workstation - connectivity

[Feature Description]
BIOS shall update ASL code for GNR WS configuration.
The code shall be synchronized to MTL PCH code and the ACPI
device hierarchy shall be updated according the platform configuration.

Resolution:
- Added BT/WIFI ASL files.

Package/Module:
ServerPlatformPkg, ServerSiliconPkg, GnrwsPkg

[Impacted Platform]
GNRWS

Hsd-es-id: 18038145259

Original commit date: Tue Apr 23 11:17:55 2024 +0200
Change-Id: I877666b9567e367d4ce5674736448012301b2456
Original commit hash: 300188e031444a1ae900a860de0efe9f24e90651

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/BoardInfo/GNRWS/AntennaDiversityGnrWs.asl
GnrwsRpPkg/Tool/BoardInfo/GNRWS/BtAudioOffloadGnrWs.asl
GnrwsRpPkg/Tool/BoardInfo/GNRWS/BtFeatureDsmGnrWs.asl
GnrwsRpPkg/Tool/BoardInfo/GNRWS/BtRegulatoryGnrWs.asl
GnrwsRpPkg/Tool/BoardInfo/GNRWS/BtResetGnrWs.asl
GnrwsRpPkg/Tool/BoardInfo/GNRWS/BtTileGnrWs.asl
GnrwsRpPkg/Tool/BoardInfo/GNRWS/ConnectivityGnrWs.asl
GnrwsRpPkg/Tool/BoardInfo/GNRWS/DiscreteConnectivityDsmGnrWs.asl
GnrwsRpPkg/Tool/BoardInfo/GNRWS/DiscreteConnectivityGnrWs.asl
GnrwsRpPkg/Tool/BoardInfo/GNRWS/DiscreteConnectivityResetGnrWs.asl
GnrwsRpPkg/Tool/BoardInfo/GNRWS/EPRPPlatform.asi
GnrwsRpPkg/Tool/BoardInfo/GNRWS/Foxville.asl
GnrwsRpPkg/Tool/BoardInfo/GNRWS/GeneralPurposeConfigGnrWs.asl
GnrwsRpPkg/Tool/BoardInfo/GNRWS/Iio/IioRbRcil.asi
GnrwsRpPkg/Tool/BoardInfo/GNRWS/IntelWifiFeatureDsmGnrWs.asl
GnrwsRpPkg/Tool/BoardInfo/GNRWS/PchRpPxsxWrapperGnrWs.asl
GnrwsRpPkg/Tool/BoardInfo/GNRWS/PuisGnrWs.asl
GnrwsRpPkg/Tool/BoardInfo/GNRWS/SataPuisGnrWs.asl
GnrwsRpPkg/Tool/BoardInfo/GNRWS/WifiDynamicSarGnrWs.asl
GnrwsRpPkg/Tool/BoardInfo/GNRWS/WifiFeatureDsmGnrWs.asl
GnrwsRpPkg/Tool/BoardInfo/GNRWS/WifiGnrWs.asl
GnrwsRpPkg/Tool/BoardInfo/GNRWS/WifiRegulatoryGnrWs.asl
GnrwsRpPkg/Tool/BoardInfo/GNRWS/WifiThermalGnrWs.asl
GnrwsRpPkg/Tool/BoardInfo/GNRWS/WwanDsmGnrWs.asl
GnrwsRpPkg/Tool/BoardInfo/GNRWS/WwanGnrWs.asl
ServerPlatformPkg/Features/Acpi/AcpiTables/Dsdt/BiosParameterRegion.asi
ServerSiliconPkg/Include/Protocol/GlobalNvsArea.h

================================================================================ 
Commit: eea9e37315a0545a454f72b9b300ce7b22a926b7 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:37:31 2024 -0700 
-------------------------------------------------------------------------------- 
CXL DPA is cacheline granular

[Issue Description]
The CXL DPA address that is used is cacheline granular and need to mask the bits5-0.

[Resolution]
Make sure to remove the bits5-0 when CXL DPA is used for address match for CXL repo

Package/Module: ServerRasPkg/PlatMemErrorDataLibGnrSrf

[Impacted Platform]
Default ALL

Hsd-es-id: 22019894350

Original commit date: Mon Apr 15 16:02:26 2024 -0700
Change-Id: I3c275a47739204f29fe34afa0f183215c862d96c
Original commit hash: c2d009096a8e3c1e6d5efaeb32a1027673fbbe30

-------------------------------------------------------------------------------- 
[Changed Files]
ServerRasPkg/Library/LibraryGen3/PlatMemErrorDataLibGnrSrf/PlatMemErrorDataLib.c

================================================================================ 
Commit: 2cc34d2b68bf7482a98adca8a11a6d680abd8d31 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:37:29 2024 -0700 
-------------------------------------------------------------------------------- 
[GNR][SRF]Tuning of Distress QoS registers required for enabling end user interface for Distress modes.

[Feature Description]
Current Tunning for DistressQoS causes drop in DDR BW
Default tuning will be applied

[Impacted Platform]
BHS

Hsd-es-id: 22019903571

Original commit date: Tue Apr 16 13:53:01 2024 -0700
Change-Id: I041b1a50cdc29dbb7b7c309e4337c0ce7b689493
Original commit hash: 5d225600b78034a3f80143fa42f7e38cc3d1dab1

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Include/Library/Mesh2MemIpLib.h
ServerSiliconPkg/Library/Mesh2MemIpLib/Gen3/Mesh2MemCmiCredits.c
ServerSiliconPkg/Library/Mesh2MemIpLib/Null/Mesh2MemCmiCreditsNull.c
ServerSiliconPkg/Upi/Library/UncoreLib/ChipGnrSrf/UncoreLib.c

================================================================================ 
Commit: 2ab50c2db41d947d305bc8423c3e966351c0faf8 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:37:27 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0032.D.11,
LOGANVL.0.RPB.0027.D.95,
KSYVLLE.1.RPB.0022.D.24,
GNRSPWS.0.RPB.0026.D.27

Hsd-es-id: N/A"
Original commit date: Tue Apr 23 11:10:48 2024 -0700
Original commit hash: baa6ae844c9f6c361221c796b59bc1c8dcef20d7

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 1e9351b18158876e45ed85e4beb643d4fde73d90 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:37:25 2024 -0700 
-------------------------------------------------------------------------------- 
ACPI code update for GNR Workstation - connectivity

[Feature Description]
BIOS shall update ASL code for GNR WS configuration.
The code shall be synchronized to MTL PCH code and the ACPI
device hierarchy shall be updated according the platform configuration.

Resolution:
- Updated ASL header file.

Package/Module:
ServerPlatformPkg, ServerSiliconPkg

[Impacted Platform]
GNRWS

Hsd-es-id: 18038123860

Original commit date: Tue Apr 23 12:47:42 2024 +0200
Change-Id: I877666b4567e367d4ce5674736448012301b2456
Original commit hash: d2a21fa32f0f1a98c7d8b9c905e728e7b8fb4c61

-------------------------------------------------------------------------------- 
[Changed Files]
ServerPlatformPkg/Features/Acpi/AcpiTables/Dsdt/BiosParameterRegion.asi

================================================================================ 
Commit: a159a0ce7253da9a481c83e9993141aace8867b6 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:37:22 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0032.D.10,
LOGANVL.0.RPB.0027.D.94,
KSYVLLE.1.RPB.0022.D.23,
GNRSPWS.0.RPB.0026.D.26,
Server-RC-0x02.0x00.0x01.0188

Hsd-es-id: N/A"
Original commit date: Tue Apr 23 04:10:42 2024 -0700
Original commit hash: 09fa90d19583192d7d42a666b04f22ecaef38ada

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 6ad1b443bdf9c358efe394ea78259a7fbdfd6c08 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:37:20 2024 -0700 
-------------------------------------------------------------------------------- 
[GRR][RAS] Error handling for FEC and MEC

[Issue Description]
When injected memory UCE with GRR CPU in runtime, the error should be handled as memory uncorrrected error; but it's handled as Processor Error.

[Resolution]
Added check for FEC and MEC mcbanks in GRR (follows same as SRF and CWF). The MCACODE is 150 and 134 respectively

Package/Module: ServerRasPkg/Library/LibraryGen3

[Impacted Platform]
GRR

Hsd-es-id: 16023926302

Original commit date: Mon Apr 22 17:15:39 2024 +0530
Change-Id: I837e1acefe8482bcc9201a0309c2eebd08bdd9c4
Original commit hash: 590c8c55902e68b0ea3fd35a64cb2bdde1ac71ff

-------------------------------------------------------------------------------- 
[Changed Files]
ServerRasPkg/Library/LibraryGen3/PlatMemErrorDataLibGnrSrf/PlatMemErrorDataLib.c
ServerRasPkg/Library/PlatMemErrorDataLib/PlatMemErrorDataLib.c

================================================================================ 
Commit: 1bfcbf01237b2edbce397aec19bda94f3c52940a 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:37:18 2024 -0700 
-------------------------------------------------------------------------------- 
GNRWS: Sync MTL GPIOs table

[Issue Description]
MTL PCH GPIOs table is not in sync with document.

Package/Module:
GnrwsPkg

[Impacted Platform]
GNRWS

Hsd-es-id: 18038139171

Original commit date: Tue Apr 23 11:27:56 2024 +0200
Change-Id: I877621bd228e938d123567473238f087601b3333
Original commit hash: 2e363238a8029e71b21b9f0a93b1dfb061209a7f

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Uba/UbaMain/TypeBeechnutCityXPVDUT/Pei/GpioTableMtlPch.c

================================================================================ 
Commit: 75776fff0d1d15b6e3555f965a273a591baa7b3f 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:37:16 2024 -0700 
-------------------------------------------------------------------------------- 
ACPI code update for GNR Workstation - connectivity

[Feature Description]
BIOS shall update ASL code for GNR WS configuration.
The code shall be synchronized to MTL PCH code and the ACPI
device hierarchy shall be updated according the platform configuration.

Resolution:
- Enable BT/WIFI setup knobs to NVS table.
- Assign GPIOs for BT/WIFI

Package/Module:
GnrwsPkg, ServerPlatformPkg, ServerSiliconPkg

[Impacted Platform]
GNRWS

Hsd-es-id: 18038123860

Original commit date: Mon Apr 22 21:20:32 2024 +0200
Change-Id: I877621b4567e367d4ce5674736448012301b2456
Original commit hash: da02b96d2320ef9d04c299aa024e4f446e0398a3

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Uba/UbaMain/TypeBeechnutCityXPVDUT/Pei/GpioTableMtlPch.c
GnrwsRpPkg/Uba/UbaMain/TypeBeechnutCityXPVDUT/Pei/PeiBoardInit.h
GnrwsRpPkg/Uba/UbaMain/TypeBeechnutCityXPVDUT/Pei/PeiBoardInitPostMemLib.c
GnrwsRpPkg/Uba/UbaMain/TypeBeechnutCityXPVDUT/Pei/PeiBoardInitPostMemLib.inf
ServerPlatformPkg/Features/Acpi/Dxe/AcpiPlatform/AcpiPlatformHooks.c
ServerSiliconPkg/Include/Protocol/GlobalNvsArea.h

================================================================================ 
Commit: 290bc78a53dbbbdb0146881d0750e6ccc15d7c57 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:37:14 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0032.D.09,
LOGANVL.0.RPB.0027.D.93,
KSYVLLE.1.RPB.0022.D.22,
GNRSPWS.0.RPB.0026.D.25,
Server-RC-0x02.0x00.0x01.0187

Hsd-es-id: N/A"
Original commit date: Mon Apr 22 19:26:57 2024 -0700
Original commit hash: bf08c26194c6dc46ae46be58370b3bb35ba9e244

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env

================================================================================ 
Commit: edd822240cd17cd9e7955fd95408c74ef0b59166 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:37:12 2024 -0700 
-------------------------------------------------------------------------------- 
Check CAPID0[25] for MiniDpe enable/disable

[Issue Description]
Use DPE_GET_PROF for only GNR_A, and for every other
Si/Step , MiniDpe enabled/siable shoudl be checked
by CAPID0[25]

[Resolution]

Package/Module:

[Impacted Platform]
Default ALL, Y, U, S, H, etc.

Hsd-es-id: 15015838171

Original commit date: Mon Apr 15 14:06:24 2024 -0700
Change-Id: I75e2973fff87b93097fad8008872894b7e261acc
Original commit hash: ef24c7ec66e13642af54efe5b2f4af41ec31dc25

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSecurityPkg/MiniDpe/BootFileDpe.c
ServerSecurityPkg/MiniDpe/BootFileDpe.h
ServerSecurityPkg/MiniDpe/BootFileDpe.inf
ServerSecurityPkg/MiniDpe/PeiS3mDpe.c
ServerSecurityPkg/MiniDpe/S3mDpe.inf

================================================================================ 
Commit: 5cfe1e3d0ca0f95d09dad58ca7153bbe47790156 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:37:09 2024 -0700 
-------------------------------------------------------------------------------- 
[Gen3] MC pdc_dqsonsre_dis and pdc_dqsonsrx_dis must be programmed to 1 when disabling DDR Tx Retraining

To fully disable Tx Retraining in the MC:
PDC_CTRL0.pdc_dqs_en = 0
PS_CTRL0.pdc_dqsonsre_dis = 1
PS_CTRL2.pdc_dqsonsrx_dis = 1

Hsd-es-id: 14022123154

Original commit date: Fri Apr 19 14:20:00 2024 -0700
Change-Id: Id0a0cb1d1f70f769ae43a8ca5325f02fb7d674ab
Original commit hash: b0d71f591e91b2f6cac1bc3ff5e32ea1486b32f6

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Mem/Library/MemMcIpLib/Gen3/MemProjectSpecific.c

================================================================================ 
Commit: 4bf7ba60377390bafeeaba5a2d86d6ae399aed1e 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:37:07 2024 -0700 
-------------------------------------------------------------------------------- 
[SRF][C0][MRC] SRF RoW not detected properly for min POR TCK

[Feature Description]
Recently there was a change to detect SRF chop type Hdcc, this changes the way we detect SRF Hdcc Row, which causes MinPorTCK on dimms to not be acurrate on previously LCC

[Resolution]
Add Srf Hdcc RoW check for setting min Por TCK.

Package/Module:

[Impacted Platform]
Default ALL, Y, U, S, H, etc.

Hsd-es-id: 18037824317

Original commit date: Mon Apr 15 14:37:12 2024 -0600
Change-Id: I0372654821489a3f237dbb9e3f8e298841c9cde0
Original commit hash: b0b1e1aa0b94c674b8d75e77a472543476502827

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Mem/Library/MemPorLib/MemPor.c

================================================================================ 
Commit: 4839f0cab16f986ba72557916575c3617396cba7 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:37:05 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0032.D.08,
LOGANVL.0.RPB.0027.D.92,
KSYVLLE.1.RPB.0022.D.21,
GNRSPWS.0.RPB.0026.D.24,
Server-RC-0x02.0x00.0x01.0186

Hsd-es-id: N/A"
Original commit date: Mon Apr 22 11:10:57 2024 -0700
Original commit hash: 24d9220112d93d7b13d3f7f41321ea7c1f5d52fe

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env

================================================================================ 
Commit: 603a68e9a6292ae028c19866fc2407168ce62245 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:37:02 2024 -0700 
-------------------------------------------------------------------------------- 
GNRWS: IBL flow interfere with pending resets

[Issue Description]
IBL flow interfere with pending resets

Package/Module:
OneSiliconPkg

[Impacted Platform]
GNRWS

Hsd-es-id: 18038119915

Original commit date: Mon Apr 22 12:59:45 2024 +0200
Change-Id: I888999bda38e367d4ce667473838f08870888733
Original commit hash: 4e4575c0810d2730137030bf0f05739a116666e0

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/Fru/Ibl/Dxe/IblInitDxe.c
OneSiliconPkg/Fru/Ibl/Dxe/IblInitDxe.inf
OneSiliconPkg/Fru/Ibl/LibraryPrivate/PeiIblInitLib/IblInit.c
OneSiliconPkg/Fru/Ibl/LibraryPrivate/PeiIblInitLib/IblInitPei.h
OneSiliconPkg/Fru/Ibl/LibraryPrivate/PeiIblInitLib/PeiIblInitLib.inf
OneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchInit.c

================================================================================ 
Commit: ae44ba5768d7df9a92287218b25854faf1944058 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:37:00 2024 -0700 
-------------------------------------------------------------------------------- 
[GNR-WS] Corrected PCIe MPS default policy

[Issue Description]
PCIe MPS has wrong MPS

Package/Module:
OneSiliconPkg

[Impacted Platform]
GNRWS

Hsd-es-id: 18038121615

Original commit date: Mon Apr 22 16:52:53 2024 +0200
Change-Id: I888999bda38e367d4ce667473238f08870888733
Original commit hash: 96c02e1a9a972332d2d9612f814ad650a19f39cb

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchPolicyLib/PeiPchPolicyLib.c

================================================================================ 
Commit: 0abfa8bd65658a9393810da4cc391081e71f9d6b 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:36:58 2024 -0700 
-------------------------------------------------------------------------------- 
[GNR-WS] Cleanup not used PCH setup variables

[Issue Description]
Cleanup not used variables in PCH setup structure

Package/Module:
OneSiliconPkg, ServerPlatformPkg

[Impacted Platform]
GNRWS

Hsd-es-id: 18038118625

Original commit date: Mon Apr 22 13:56:13 2024 +0200
Change-Id: I888999bda38e367d4ce667473238f08870888799
Original commit hash: 6fd26d9e197d1d214c2603b59d9e049da7ccc41f

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/Product/GnrWs/Include/MtlPchSetupVariable.h
ServerPlatformPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdatePreMemGnrWs.c

================================================================================ 
Commit: 6d9077415fe5acc3dba331d9c391669eec1cc93a 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:36:56 2024 -0700 
-------------------------------------------------------------------------------- 
[PCI] Fix checking supported range in Completion Timeout for RCiEP

Package/Module:
CpRcPkg/PcieCommonInitLib

[Impacted Platform]
All server platforms.

Hsd-es-id: 18038072287

Original commit date: Fri Apr 19 17:27:41 2024 +0200
Change-Id: I6f1f14a18987a25695d5241500d9981f614f199b
Original commit hash: 47438f042330158b6ff124d41627ee9c75fcf419

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Library/PcieCommonInitLib/PcieCommonInitLib.c

================================================================================ 
Commit: e5ad342d72296f8e5b1369952b18009b6ab8959e 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:36:54 2024 -0700 
-------------------------------------------------------------------------------- 
[GNR-WS]Enable S3/S4 for GNR-WS

[Feature Description]
Enable S3/S4 for Gnrws.

Package/Module: GnrwsRpPkg

[Impacted Platform]
GNR-WS

Hsd-es-id: 18036550343

Original commit date: Fri Jan 26 16:04:59 2024 +0100
Change-Id: Ic920089c6589ef720e852606646e32e39afe77f2
Original commit hash: 9fe8282804fdd7c1bae56b6d166bda6aa105b961

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamFspPkg/GnrwsFspPkg.dsc
BirchStreamFspPkg/Include/Dsc/GnrwsRpPkgFvLateSiliconPcdInit.dsc
BirchStreamOpenBoardPkg/Include/Dsc/Common/PlatformPkgComponents.dsc
BirchStreamOpenBoardPkg/Include/Dsc/PlatformPkgPcds.dsc
BirchStreamOpenBoardPkg/PlatformPkg.fdf
GnrwsRpPkg/Include/Dsc/PlatformPkgComponents.dsc
GnrwsRpPkg/Include/Dsc/PlatformPkgPcds.dsc
GnrwsRpPkg/PlatformPkg.fdf
ServerPlatformPkg/Library/AcpiPlatformTableLib/AcpiPlatformLib.inf

================================================================================ 
Commit: 246b6edbaab9fcc8293110a1dd1871ca8515ced3 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:36:51 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0032.D.07,
LOGANVL.0.RPB.0027.D.91,
KSYVLLE.1.RPB.0022.D.20,
GNRSPWS.0.RPB.0026.D.23

Hsd-es-id: N/A"
Original commit date: Mon Apr 22 04:10:42 2024 -0700
Original commit hash: bfdab74216a399299e5ee66298bc6068be9787ba

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env

================================================================================ 
Commit: f10ead454654e9f341f972cf133b7e31c391d3ae 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:36:49 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0032.D.06,
LOGANVL.0.RPB.0027.D.90,
KSYVLLE.1.RPB.0022.D.19,
GNRSPWS.0.RPB.0026.D.22,
Server-RC-0x02.0x00.0x01.0185

Hsd-es-id: N/A"
Original commit date: Mon Apr 22 02:12:00 2024 -0700
Original commit hash: 0db1e84d9b8db3ca0dd66e95a20b32b46d3a6f6a

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: abaa09f6d69e43c14924c63d5193a987da914d7e 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:36:47 2024 -0700 
-------------------------------------------------------------------------------- 
Revert "UX4 PHY recipe needs to be urgently updated to latest version for PCIe recipe7 and DMI to keep version 3.072"

This reverts commit afb71b25ba6e5a6f61da67620528e055246ca77d.
[Impacted Platform]
GRR

Hsd-es-id: 16023917271
Original commit date: Sun Apr 21 20:42:57 2024 +0530
Change-Id: Idc2f4920637e420b133fc1b42dde3f3e463039ec
Original commit hash: 618ceada865c8782ad31add2e9178346bf04bec8

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Iio/Library/IioEvRecipeInjectionLib/Pcie/Gen4/PcieEvRecipeInjectionLib.aslc
ServerSiliconPkg/Iio/Library/IioEvRecipeInjectionLib/Pcie/Gen4/PcieEvRecipeInjectionLibPrivate.h

================================================================================ 
Commit: ec4490ba43c7114bfa0b4ff774e287f370bc5c24 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:36:45 2024 -0700 
-------------------------------------------------------------------------------- 
ServerSiliconPkg/TpmiIpLib:BIOS programs UfsControlReg.Bits.min_ratio default value to 8 for SRF/CWF.

[Feature Description]
BIOS programs UfsControlReg.Bits.min_ratio default value to 8 for SRF/CWF.

Package/Module:ServerSiliconPkg/TpmiIpLib

[Impacted Platform]
SRF/CWF.

Hsd-es-id: 15015844996

Original commit date: Thu Apr 11 18:55:20 2024 +0800
Change-Id: I38df6ea219ddd6abf325962fefff4accdb4b8236
Original commit hash: 624eb0f64299ca7ed11754e2b670a4f91fceed94

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Library/TpmiIpLib/TpmiIpComLib.c

================================================================================ 
Commit: 989939ec52ed0ac3622076e4e36f3c23d42f07d1 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:36:43 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0032.D.05,
LOGANVL.0.RPB.0027.D.89,
KSYVLLE.1.RPB.0022.D.18,
GNRSPWS.0.RPB.0026.D.21

Hsd-es-id: N/A"
Original commit date: Sun Apr 21 11:08:43 2024 -0700
Original commit hash: 4042d29b25b12a6fc1277a87920ee6c0a1f4c520

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 9fc5a5207ca6b456c07d4deaec935deab728108d 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:36:41 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0032.D.04,
LOGANVL.0.RPB.0027.D.88,
KSYVLLE.1.RPB.0022.D.17,
GNRSPWS.0.RPB.0026.D.20

Hsd-es-id: N/A"
Original commit date: Sun Apr 21 04:10:38 2024 -0700
Original commit hash: 1ef7beced789706f76adb64527c6fb8a3f3d22db

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: f8e5e987ddb5e25dafb89394aa499da487edb049 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:36:38 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0032.D.03,
LOGANVL.0.RPB.0027.D.87,
KSYVLLE.1.RPB.0022.D.16,
GNRSPWS.0.RPB.0026.D.19

Hsd-es-id: N/A"
Original commit date: Sat Apr 20 11:10:34 2024 -0700
Original commit hash: 58afbb4b0a6e0810f187bb551970458b0d418afe

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: df02c9b20abc97bf4da55f17f4efd286ad599b00 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:36:36 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0032.D.02,
LOGANVL.0.RPB.0027.D.86,
KSYVLLE.1.RPB.0022.D.15,
GNRSPWS.0.RPB.0026.D.18,
Server-RC-0x02.0x00.0x01.0184

Hsd-es-id: N/A"
Original commit date: Sat Apr 20 04:08:36 2024 -0700
Original commit hash: d25664118f0a62c7bad86dc21387ff2cecf553c2

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 97056224cd2b93b0f685280d13f14b108634bf1b 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:36:34 2024 -0700 
-------------------------------------------------------------------------------- 
[MCR]system go to infinite loop cycle "Issue POWER GOOD RESET!" and "Issue WARM RESET!" when change bios knob "dfxRankMask_12=0x0".

When MCR DIMMs are installed, some warm resets may be converted to cold resets in order to clear the data buffer RTT park registers.
This may cause issues for other BIOS code that triggers warm resets, since that code assumes that a warm reset will occur and not
a cold reset.
This change solves the problem for BIOS agents that trigger warm resets by initializing data buffer RTT Park registers before
the warm reset occurs.
This change only benefits resets that are triggered using CheckAndHandleResetRequests().

Hsd-es-id: 15015773167

Original commit date: Wed Apr 10 23:19:03 2024 -0700
Change-Id: I59f6b11a8150e13cc4bb9a53ee5253faa8e6553f
Original commit hash: 2570dc58d3beff289f1af936ab8cc0889e3f3fc4

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Include/Library/Ddr5CoreLib.h
CpRcPkg/Include/Library/MemoryCoreLib.h
CpRcPkg/Library/BaseDdr5CoreLib/Ddr5CoreLibInternal.h
CpRcPkg/Library/BaseDdr5CoreLib/MemBcom.c
CpRcPkg/Library/BaseDdr5CoreLib/MemDbAccess.c
CpRcPkg/Library/BaseDdr5CoreLib/MemJedecDdr5.c
CpRcPkg/Library/BaseDdr5CoreLibNull/BaseDdr5CoreLibNull.c
CpRcPkg/Library/BaseMemoryCoreLib/Core/Mem/InitMem.c
ServerSiliconPkg/Library/ResetServicesLib/ResetServices.c

================================================================================ 
Commit: ed96f989f6d9f35f5a20f15313d71a4057240779 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:36:31 2024 -0700 
-------------------------------------------------------------------------------- 
Nv Variable Seamless Update - Revision Data Update

Hsd-es-id: 16023914076

Original commit date: Sat Apr 20 03:18:33 2024 +0800
Change-Id: I47195d8e73cace1e94a376ee5ab0cccf89c8c1f7
Original commit hash: e25225c2e6238a1e02286a32095f3d676887baac

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamOpenBoardPkg/PreBuildSetupPcdDefaults.dsc.inc
ServerPlatformPkg/Include/NvVariableUpdateRule.h

================================================================================ 
Commit: fc6fe8921c76e358a09edaf916ced7329f0e51d1 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:36:29 2024 -0700 
-------------------------------------------------------------------------------- 
[GNR-WS] Handle cycle decoding flow without ASSERTs

[Issue Description]
Handle cycle decoding flow without ASSERTs

[Resolution]
- Removed asserts.

Package/Module:
OneSiliconPkg

[Impacted Platform]
GNRWS

Hsd-es-id: 18038069061

Original commit date: Fri Apr 19 13:59:00 2024 +0200
Change-Id: I999421bda39e367d4ce567473238f087601b5988
Original commit hash: 9aa8e3643ed40f557248019e161ba19124f3ef6b

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/Fru/Ibl/Library/PeiDxeSmmCycleDecodingLib/CycleDecodingLib.c
OneSiliconPkg/Product/GnrWs/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c

================================================================================ 
Commit: dc86d0a7409e276c2b23b14ec46ae59bf7c23229 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:36:27 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0032.D.01,
LOGANVL.0.RPB.0027.D.85,
KSYVLLE.1.RPB.0022.D.14,
GNRSPWS.0.RPB.0026.D.17

Hsd-es-id: N/A"
Original commit date: Fri Apr 19 11:08:41 2024 -0700
Original commit hash: fc6b155155bef657842944c7b27aa6e19d06ed15

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: d9f110dad86f76a45c769793d5eabb2789b999ac 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:36:25 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0031.D.99,
LOGANVL.0.RPB.0027.D.84,
KSYVLLE.1.RPB.0022.D.13,
GNRSPWS.0.RPB.0026.D.16,
Server-RC-0x02.0x00.0x01.0183

Hsd-es-id: N/A"
Original commit date: Fri Apr 19 09:28:05 2024 -0700
Original commit hash: 0ce97af519e7e31dc1fba41683f0061916c91209

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: dcc2e7166227bd3cfe4c8cb26cd91b4dc3add344 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:36:23 2024 -0700 
-------------------------------------------------------------------------------- 
UX4 PHY recipe needs to be urgently updated to latest version for PCIe recipe7 and DMI to keep version 3.072
Please ensure one empty line before the next section.

[Feature Description]
UX4 PHY recipe needs to be urgently updated to latest version for PCIe recipe7 and DMI to keep version 3.072

Package/Module:ServerSiliconPkg/PcieEvRecipeInjectionLib.aslc

[Impacted Platform]
GRR.

Hsd-es-id: 16023906303

Original commit date: Fri Apr 19 12:02:19 2024 +0530
Change-Id: Icbc40ce8639e3a139f66d7d24f3973999ae295e4
Original commit hash: afb71b25ba6e5a6f61da67620528e055246ca77d

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Iio/Library/IioEvRecipeInjectionLib/Pcie/Gen4/PcieEvRecipeInjectionLib.aslc
ServerSiliconPkg/Iio/Library/IioEvRecipeInjectionLib/Pcie/Gen4/PcieEvRecipeInjectionLibPrivate.h

================================================================================ 
Commit: 64226c2214106a1e55aec19d140e965d863fb271 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:36:20 2024 -0700 
-------------------------------------------------------------------------------- 
Need to set MPC bit SERL for PCH DMI.

[Issue Description]
Testing revealed missing lock on register:
MPC.SERL on PCH DMI.

[Resolution]
This code is adding missing programming, and corrects
flow to accomodate Enterprise projects.

Package/Module:
OneSiliconPkg

[Impacted Platform]
Default ALL.

Hsd-es-id: 16023867278

Original commit date: Thu Apr 18 12:34:24 2024 +0200
Change-Id: Iff0bd166ff324541804413ccf2c9370a1963b283
Original commit hash: c8396402cd5a1aa470dfd8f784e6fb1df43bd0f1

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/DmiSipRegs.h
OneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiDmiSipInitLib.c

================================================================================ 
Commit: b4d8f74f18236274c4b33d8b5936005fbbdc0261 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:36:18 2024 -0700 
-------------------------------------------------------------------------------- 
Update verb table for Alc1220 and add one for Alc256

[Issue Description]
1. Microphone voice recording is not working on the
Alc1220 endpoint.
2. Missing verb tables for Alc256 on AIOC that is part of
the validation plan.

[Resolution]
1. Update verb tables for Alc1220.
2. Add verb tables for Alc256.

Package/Module:
GnrwsRpPkg/Uba/UbaMain

[Impacted Platform]
GNRWS

Hsd-es-id: 22019893006

Original commit date: Mon Apr 15 13:26:33 2024 +0200
Change-Id: Ie8d9d5eee70a2069609f39f8a8d8f677c284c825
Original commit hash: e385e8f87b820df1492a9014677fe16a0e79d98d

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Uba/UbaMain/TypeBeechnutCityXPVDUT/Pei/HdaVerbTableInit.c

================================================================================ 
Commit: 540d8222c84839452e0ec928e68ab8f70a371247 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:36:16 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0031.D.98,
LOGANVL.0.RPB.0027.D.83,
KSYVLLE.1.RPB.0022.D.12,
GNRSPWS.0.RPB.0026.D.15

Hsd-es-id: N/A"
Original commit date: Fri Apr 19 04:10:56 2024 -0700
Original commit hash: a7a2a3399288c2976e7b33979a13d0f450e4f6c2

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: f3d671f43f33c16eaafb3a91145818c258fb7d86 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:36:14 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0031.D.97,
LOGANVL.0.RPB.0027.D.82,
KSYVLLE.1.RPB.0022.D.11,
GNRSPWS.0.RPB.0026.D.14,
Server-RC-0x02.0x00.0x01.0182

Hsd-es-id: N/A"
Original commit date: Fri Apr 19 03:09:05 2024 -0700
Original commit hash: 8da9d053c0a144d5e6cd4c7ed7da1b12e74b0783

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: dbd9331ea8dddf7b2902381f698f36688fedef79 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:36:11 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0031.D.96,
LOGANVL.0.RPB.0027.D.81,
KSYVLLE.1.RPB.0022.D.10,
GNRSPWS.0.RPB.0026.D.13,
Server-RC-0x02.0x00.0x01.0181

Hsd-es-id: N/A"
Original commit date: Fri Apr 19 02:24:32 2024 -0700
Original commit hash: bd9f8a256e74b45e9e78d2f8c06f0d2bdbe359e0

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 8bdfa480aa160ba039638fbfb911649f7251c5cc 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:36:09 2024 -0700 
-------------------------------------------------------------------------------- 
Remove depepndency on PciRead Lib for OOBMSM driver

[Issue Description]
PciRead32() doesnt give correct Pci Cfg address reads
if MmCfgBase changed via BIOS knobs.

[Resolution]
Remove depependency on PciLib by using USRA_PCIE

Package/Module:

[Impacted Platform]
Default ALL, Y, U, S, H, etc.

Hsd-es-id: 15015768552

Original commit date: Wed Apr 3 16:48:25 2024 -0700
Change-Id: If11b4dd009fcecc7eaeb274a3b35930856321cca
Original commit hash: b5beda6c4dd1803ca44fe011c44bc861760fb48d

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Include/Library/Oobmsm.h
ServerSiliconPkg/Library/OobMsm/OobmsmIpLib/Oobmsm.c
ServerSiliconPkg/Library/OobMsm/OobmsmIpLib/OobmsmIpLib.inf
ServerSiliconPkg/Library/VabIpLib/VabIpLib.c
ServerSiliconPkg/Security/Cct/Library/SecureDataObjectStorageLib/SecureDataObjectStorageCommon.c

================================================================================ 
Commit: 545c0878aec234b9953ac0c36d26e7c33d3ec7e0 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:36:07 2024 -0700 
-------------------------------------------------------------------------------- 
[GNRWS]ACPI code update for GNR Workstation - PCH GPE

[Feature Description]
ACPI code update for GNR Workstation

Resolution:
- Added PCH GPE ACPI code.

Package/Module:
OneSiliconPkg, ServerPlatformPkg

[Impacted Platform]
GNRWS

Hsd-es-id: 18038057007

Original commit date: Wed Apr 17 22:02:57 2024 +0200
Change-Id: I877621bd228e938d4ce567473238f087602b3333
Original commit hash: fc042a9ddfc45bd9315b7a3fcd96f06ff3368b59

-------------------------------------------------------------------------------- 
[Changed Files]
Features/ServerAcpiFeaturePkg/Include/PostMemory.fdf
GnrwsRpPkg/Include/Dsc/PlatformPkgComponents.dsc
OneSiliconPkg/Fru/MtlPch/Include/AcpiTables/Pch/PchGpeSsdt.asl
OneSiliconPkg/Fru/MtlPch/Include/AcpiTables/Pch/RootPortHotPlug.asl
OneSiliconPkg/SiPkg.dec
ServerPlatformPkg/Features/Acpi/Dxe/AcpiPlatform/AcpiPlatform.c
ServerPlatformPkg/Features/Acpi/Dxe/AcpiPlatform/AcpiPlatform.inf

================================================================================ 
Commit: eb93f217d43d9e123f062cac8b80f1b2b232b155 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:36:04 2024 -0700 
-------------------------------------------------------------------------------- 
[IIO] Disable PCIe completion timeout for QAT accelerators in 4/8 socket systems

[Feature Description]
In multi socket systems QAT operations may trigger completion timeout
what would lead to BSOD. The timeout should be default disabled.

[Resolution]
Added applying global completion timeout knob to RCiEP devices.
Added new knob to override QAT timeout and disable it by default in 4/8 socekt build.

Package/Module:
ServerPlatformPkg/SocketSetup
ServerSiliconPkg/Iio

[Impacted Platform]
All server platforms.

Hsd-es-id: 18038011536

Original commit date: Wed Apr 17 12:29:55 2024 +0200
Change-Id: I0ae011e3b9363d079b537971a5cd0bd2f7f03fa0
Original commit hash: 187f08c4294342633235aefecff3e2a54db737df

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamOpenBoardPkg/PreBuildSetupPcdDefaults.dsc.inc
CpRcPkg/Library/PcieCommonInitLib/PcieCommonInitLib.c
ServerPlatformPkg/Platform/Dxe/SocketSetup/Iio/IioDynamicSetupStrings.hfr
ServerPlatformPkg/Platform/Dxe/SocketSetup/Iio/IioFormGlobalConfig.hfr
ServerPlatformPkg/Platform/Dxe/SocketSetup/Iio/IioSetupStrings.uni
ServerSiliconPkg/Iio/Include/ConfigBlock/IioPcie.h
ServerSiliconPkg/Iio/Library/DxeIioInitLib/IioPostLateInitialize.c
ServerSiliconPkg/Iio/Library/IioConfigBlocks/SpecificConfigBlocks/PciConfigBlocks.c
ServerSiliconPkg/Iio/Library/PeiIioSiliconDataInitLib/PeiIioSiliconDataInitLib.c
ServerSiliconPkg/Include/Guid/SocketIioVariable.h

================================================================================ 
Commit: 4d9fe5b9b5d72152fd4798e375ce44c09fb80d65 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:36:02 2024 -0700 
-------------------------------------------------------------------------------- 
Reenabling the registering the RasSmiHandler always

[Issue Description]
FV team relies on SMI handler for Mirror failover when SystemErrorEn is disabled

[Resolution]
Reenabling the registering the RasSmiHandler always

Package/Module: ServerRasPkg/Driver/Smm/Gen3/RasSmiHandler

[Impacted Platform]
All

Hsd-es-id: 14022113764

Original commit date: Thu Apr 18 21:37:59 2024 -0700
Change-Id: I40029fee620f04a81d9a4266e18335894fc4321b
Original commit hash: 3459f41a4f4a434f38c2d29567304b30f85d3bc9

-------------------------------------------------------------------------------- 
[Changed Files]
ServerRasPkg/Driver/Smm/Gen3/RasSmiHandler/RasSmiHandlerSmm.c
ServerRasPkg/Driver/Smm/Gen3/RasSmiHandler/RasSmiHandlerStandalone.c

================================================================================ 
Commit: 02871f5a5a96cddf15c4a3032c4c88df57433d2e 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:36:00 2024 -0700 
-------------------------------------------------------------------------------- 
[GNR AP B0] [MSS][cxl] Memories associated in numa nodes are not reflected as expected
for 1LM +Flat2LM (3-way interleave)

[Feature Description]
The 1Lm+ Flat2LM (1+1+1) platform is not working as expected with release B0 PO BIOS

Package/Module:
ServerSiliconPkg\Mem\Library\MemDecodeLib

[Impacted Platform]
BHS

Hsd-es-id: 22019736103

Original commit date: Thu Apr 11 12:21:43 2024 -0700
Change-Id: Ifb8a0aecaf70aa7072a5e41aba695330000d3ab4
Original commit hash: 29efe768382adbe685b75444b9a214e63deafeb3

-------------------------------------------------------------------------------- 
[Changed Files]
ServerPlatformPkg/Library/PeiMemoryPolicyUpdateLib/PeiMemoryPolicyUpdateLib.c

================================================================================ 
Commit: 46736088bd70f12adf023a0b5a6742bb68bdeab0 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:35:57 2024 -0700 
-------------------------------------------------------------------------------- 
[Gen3][MCR]Switch to I2C at the end of MRC

[Feature Description]
Switch to I2C mode at the end of MRC for all MCR 4RX8 dimms
This is a workaround to prevent shutdown when running high
loads during OS for MCR 4RX8 dimms.

Hsd-es-id: 14022106161

Original commit date: Thu Apr 11 09:40:18 2024 -0600
Change-Id: I36e520dc6ff8e48a2ec8787eee5026d5599b4e59
Original commit hash: 69c868e7af87803cebc138b08f6dda7dd79eb65f

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Include/Library/ProcSmbIpLib.h
ServerSiliconPkg/Library/ProcSmbIpLib/Common/ProcSmbChipDxeSmm.c
ServerSiliconPkg/Library/ProcSmbIpLib/Pei/ProcSmbChipPei.c
ServerSiliconPkg/Mem/Library/MemMcIpLib/Common/MemConfigMc.c

================================================================================ 
Commit: 8404843c6ea0d951d2832848236d72c2a1883a9e 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:35:54 2024 -0700 
-------------------------------------------------------------------------------- 
BIOS should ASSERT is Current Socket ID equal to MAX_SOCKET

[Issue Description]
Incorrect MAX_SOCKET conditional statement for MrcHostInterfaces.c

[Resolution]
BIOS should ASSERT is Current Socket ID equal to MAX_SOCKET

Package/Module:

[Impacted Platform]
GNR, SRF, CWF

Hsd-es-id: 14022100140

Original commit date: Tue Apr 16 19:59:11 2024 +0800
Change-Id: I7981e4d435f17307847cbdfc651f31c64f1c3cdf
Original commit hash: d2d26597094b6c185f078b10564b69176e62d6bc

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Library/BaseDdr5CoreLib/MemRxOptimization.c
CpRcPkg/Library/BaseMemoryServicesLib/MrcHostInterfaces.c

================================================================================ 
Commit: 867561e39faea4427fae5405985e66b30287431e 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:35:51 2024 -0700 
-------------------------------------------------------------------------------- 
BeyondSMM changes second part.

[Feature Description]
Adding further changes after BeyondSMM part one was merged.

[Resolution]
Adding further changes after BeyondSMM part one was merged.

Package/Module: ServerRasPkg

[Impacted Platform]
Default ALL

Hsd-es-id: 14022064926

Original commit date: Wed Apr 10 10:59:02 2024 -0700
Change-Id: Ib27e9d081bdc836e27d825afa7aa214e6430c9b7
Original commit hash: 01daa900c44c727beda07b0b3d5ad6d79bf82184

-------------------------------------------------------------------------------- 
[Changed Files]
ServerRasPkg/Driver/Dxe/OobRasHandshakeGetCapability/OobRasHandshakeGetCapability.c
ServerRasPkg/Driver/Smm/Gen3/RasSmiHandler/RasSmiHandlerSmm.c
ServerRasPkg/Driver/Smm/Gen3/RasSmiHandler/RasSmiHandlerStandalone.c
ServerRasPkg/Driver/Smm/OobRasHandshakeSendData/OobRasHandshakeSendDataPrivate.h
ServerRasPkg/Driver/Smm/OobRasHandshakeSendData/OobRasOffloadIpmi.c
ServerRasPkg/Include/Library/RasSiliconLib.h
ServerRasPkg/Library/LibraryGen3/SmmRasSiliconLibGnrSrf/RasUbox.c
ServerRasPkg/Library/SmmImcRoutingLib/ImcCe.c
ServerRasPkg/PolicySample/PolicySample.c

================================================================================ 
Commit: 30aa03b77ba5073fc99dee49807413469fbea248 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:35:49 2024 -0700 
-------------------------------------------------------------------------------- 
Support SNC2 for GNRD XCC+ chop

[Feature Description]
Added new GNR-D XCC+ chop to mSemiRowMajorClusterMappingTable[] to mirror GNR-SP
XCC cluster mapping.

Package/Module: ServerSiliconPkg/MemDecodeLib

[Impacted Platform]
GNRD XCC+

Hsd-es-id: 14021694034

[Testing Completed] Test BIOS

Original commit date: Wed Apr 17 15:15:15 2024 -0700
Change-Id: If991bb4fa38d2d60a563375b5c0844cd8fd03611
Original commit hash: ed2825090b51ab3cd3c5f0a9087971b9d8df52c5

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Mem/Library/MemDecodeLib/Gen3/7nm/MemDecodeNode.c

================================================================================ 
Commit: fb7798a236119f54d238640aaed0b8075df30d6b 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:35:46 2024 -0700 
-------------------------------------------------------------------------------- 
Fix Softstrap bug related to invalid UPI Affinity knob on SRF CPU

[Issue Description]
BIOS was setting the S3M softstrap to indicate the UPI Affinity feature
was requested to be enabled by setup knob or UPI Policy PPI. However,
UPI affinity feature is not supported on SRF, and no other FW was
supporting this invalid knob setting.

[Resolution]
OutTwoSktTopology is used to indicate the UPI link topology for 2-socket
UPI topology that can support UPI affinity. This OutTwoSktTopology is one
of the criteria that used by BIOS when updating UpiAffinityEn field in S3M
CPU softstrap. For SRF that does not support UPI affinity feature, this
OutTwoSktTopology shall remain as TYPE_UNKNOWN so that BIOS does not update
S3M softstrap field.

Package/Module: ServerSiliconPkg/Upi/Library/MultiSocketLib
Package/Module: ServerSiliconPkg/Upi/Library/UncoreLib

[Impacted Platform]
BHS

Hsd-es-id: 22019804633

Original commit date: Thu Apr 4 14:12:11 2024 -0700
Change-Id: I9e2f6b5bbff7f9abf75ba6c41c99fb621eb0050e
Original commit hash: 49242ae320882b45443ff862ff65d498b006ab6b

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Upi/Library/MultiSocketLib/ChipGnrSrf/UpiTopologyPor.c
ServerSiliconPkg/Upi/Library/MultiSocketLibNull/KtiMultiSocketNull.c

================================================================================ 
Commit: 93c245cf8899217d688165a47de03f22ef350612 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:35:44 2024 -0700 
-------------------------------------------------------------------------------- 
[PCI] Firmware to update and lock SVID and SDID in Root Complex integrated devices

Subsystem Vendor ID (SVID) and Subsystem ID (SDID) are auxiliary registers
for PCI device identification which can be configured by firmware.
In legacy silicon these registers used to be read/write-once.
Since SAI was introduced, in IIO devices such registers are read/write/lock
and get locked on BIOS_DONE written to processor MSR, but we still have RWO registers
in some silicon IP. To make sure RWO registers, if any, get locked, firmware
shall enumerate all Root Complex integrated devices and wrtite SVID/SDID registers
to lock RWO.

Package/Module:
ServerSiliconPkg/Iio

[Impacted Platform]
LVL, KVL, BHS

Hsd-es-id: 18037099922

Original commit date: Thu Feb 22 10:43:39 2024 +0100
Change-Id: I5560054843a309971bc9138556ddaea386c969cd
Original commit hash: 7058b08f817c558a343da20b14987bdbce713c0d

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Iio/Include/Library/IioApiLib.h
ServerSiliconPkg/Iio/Library/IioApiLib/IioApiLib.c
ServerSiliconPkg/Iio/Library/IioPostMemInitLib/IioPostMemInitLib.c
ServerSiliconPkg/Iio/Library/IioPostMemInitLib/IioPostMemInitLib.inf

================================================================================ 
Commit: 853e99cf58595d81c63ca36ef89b02dd9987cc73 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:35:41 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0031.D.95,
LOGANVL.0.RPB.0027.D.80,
KSYVLLE.1.RPB.0022.D.09,
GNRSPWS.0.RPB.0026.D.12

Hsd-es-id: N/A"
Original commit date: Thu Apr 18 11:10:38 2024 -0700
Original commit hash: 93778995bc6d56304601af8b7589c64f54eb1efa

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 89dc44ba7b2028c1b46f0e9d8f9fa3e355e47328 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:35:38 2024 -0700 
-------------------------------------------------------------------------------- 
[GNRWS] Trigger Tco timeout smi from PCH.

[Issue Description]
OfflineCrashdump cannot trigger TCO watchdog,
because TCO timeout smi is registered in SoC
instead of PCH.

[Resolution]
Register TCO timeout smi to PCH.

Package/Module:
OneSiliconPkg

[Impacted Platform]
GNRWS

Hsd-es-id: 18038051335

Original commit date: Thu Apr 18 17:23:27 2024 +0200
Change-Id: I494649a8b9a252d4892596fdcbd748984b1666b7
Original commit hash: 0332b4c8310f69230b068b1c4074fc501557cb26

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/Product/GnrWs/Smm/SmiDispatcher/GnrWsSmiDispatch.c

================================================================================ 
Commit: 14ebb3655f598ccb6803298b67e00a1935d36d1d 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:35:33 2024 -0700 
-------------------------------------------------------------------------------- 
[GNRWS] PCIEALC.PDSP is not programming as per BWG

[Issue Description]
PDSP bit is not programmed correctly

[Resolution]
Updated the code to program PDSP as per bios writers guide
recommendation

Package/Module:
OnesiliconPkg

[Impacted Platform]
GNRWS

Hsd-es-id: 18038051282

Original commit date: Thu Apr 18 17:06:04 2024 +0200
Change-Id: Ie18a88c53cb60dfcb53cc232fcbca22d00bb2bbb
Original commit hash: 06635bd333bafc0b6cd764bd3e3c4a8056e33b1f

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchRootPorts.c

================================================================================ 
Commit: a90619191604e9563615bc36902b7f28c1537e56 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:35:28 2024 -0700 
-------------------------------------------------------------------------------- 
[GRR Pentest]: UEFI variables which get modified by users

[Issue Description] or [Feature Description]
UEFI variable BootState which get modified by users as it has RT attribute.

[Resolution]
Removing the RT attribute for BootState variable.

Package/Module:
ServerPlatformPkg/Library

[Impacted Platform]
Default ALL, Y, U, S, H, etc.

Hsd-es-id: 15015148200

Original commit date: Wed Apr 17 22:18:03 2024 +0530
Change-Id: I564c9a263e3258c946309eb2d022f6b0ba03fcfa
Original commit hash: a6b6f0bb7f29b93b7ee2c63567a960285ac81ce6

-------------------------------------------------------------------------------- 
[Changed Files]
ServerPlatformPkg/Library/PlatformBootManagerLib/BdsPlatform.c

================================================================================ 
Commit: 272fe85a1fe69e65d485b638c55cf000b71dbac3 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:35:26 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0031.D.94,
LOGANVL.0.RPB.0027.D.79,
KSYVLLE.1.RPB.0022.D.08,
GNRSPWS.0.RPB.0026.D.11,
Server-RC-0x02.0x00.0x01.0180

Hsd-es-id: N/A"
Original commit date: Thu Apr 18 04:10:46 2024 -0700
Original commit hash: 42c69e0333265437d91e1d0ec57aa4916f0fa77b

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 85309f79b74b896dda773ee52877730c1d589190 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:35:23 2024 -0700 
-------------------------------------------------------------------------------- 
[GNRWS][ERB] Foxville enumerating when disabled in BIOS

[Issue Description]
[GNRWS] [ERB] Foxville LAN Controller enumerating in
the Device Manager when disabled in BIOS

[Resolution]
- Added code which control enabling Foxvile based on
BIOS knob.

Package/Module:
ServerPlatformPkg, GnrwsRpPkg

[Impacted Platform]
GNRWS

Hsd-es-id: 18038003402

Original commit date: Tue Apr 16 16:12:20 2024 +0200
Change-Id: I877621bda38e938d4ce567471138f087601b9983
Original commit hash: 5174262331944112dc11a3345b3141df49c80fad

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamOpenBoardPkg/Library/PlatformPayloadPcdListLibNull/PlatformPayloadPcdListLibNull.inf
GnrwsRpPkg/Library/PlatformPayloadPcdListLibNull/PlatformPayloadPcdListLibNull.inf
GnrwsRpPkg/Tool/BoardInfo/GNRWS/Foxville.asl
GnrwsRpPkg/Tool/BoardInfo/GNRWS/Iio/IioRbRcil.asi
GnrwsRpPkg/Uba/UbaMain/TypeBeechnutCityXPVDUT/Pei/GpioTableMtlPch.c
GnrwsRpPkg/Uba/UbaMain/TypeBeechnutCityXPVDUT/Pei/PeiBoardInit.h
GnrwsRpPkg/Uba/UbaMain/TypeBeechnutCityXPVDUT/Pei/PeiBoardInitPostMemLib.c
GnrwsRpPkg/Uba/UbaMain/TypeBeechnutCityXPVDUT/Pei/PeiBoardInitPostMemLib.inf
GnrwsRpPkg/Uba/UbaMain/TypeBeechnutCityXPVDUT/Pei/UsbOC.c
ServerPlatformPkg/Features/Acpi/AcpiTables/Dsdt/BiosParameterRegion.asi
ServerPlatformPkg/Features/Acpi/Dxe/AcpiPlatform/AcpiPlatform.inf
ServerPlatformPkg/Features/Acpi/Dxe/AcpiPlatform/AcpiPlatformHooks.c
ServerPlatformPkg/PlatformPkg.dec
ServerSiliconPkg/Include/Protocol/GlobalNvsArea.h

================================================================================ 
Commit: 5d0c46cde322ec23a041133a18804ad3c4101872 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:35:20 2024 -0700 
-------------------------------------------------------------------------------- 
GRR: Revert PcdCpuSmmRestrictedMemoryAccess change

[Issue Description]
There is DXE_ASSERT issue when set PcdCpuSmmRestrictedMemoryAccess to
TRUE for GRR

[Resolution]
Revert PcdCpuSmmRestrictedMemoryAccess change as WA

Package/Module:

[Impacted Platform]
Default ALL, Y, U, S, H, etc.

Hsd-es-id: 16023881929

Original commit date: Wed Apr 17 20:37:25 2024 +0800
Change-Id: I8b62cca2f5c1925c4f3f9f665ebea0d6c674b6c3
Original commit hash: 096c7249d015493994224d614fd102609fb23c2d

-------------------------------------------------------------------------------- 
[Changed Files]
ServerPlatformPkg/Features/Cpu/Dxe/PlatformCpuPolicyDxe/PlatformCpuPolicyDxe.c

================================================================================ 
Commit: 0511fd09ace667f5542e6013eb19c3e5effe8060 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:35:17 2024 -0700 
-------------------------------------------------------------------------------- 
[GNR] BIOS SSA result GUID should not be changed.

[Issue Description]
BSSA GUID should not be changed if changes at "RMT_RESULT_ROW_HEADER", "RMT_RESULT_TYPE" structures

[Resolution]
Restore back BSSA GUID to be 0x08f4e928 and update gMemRmtResultColumnDataGuid to be 0x20d952d6
to indicate changes for BSSA GNR project

Package/Module:
CpRcPkg/CpRcPkg.dec
ServerSiliconPkg/SiliconPkg.dec

[Impacted Platform]
ALL

Hsd-es-id: 22019889538

[Testing Completed] Yes

Original commit date: Mon Apr 15 12:36:43 2024 -0600
Change-Id: I941434dbeca7c4dcde7da6497dbdb48030f878d6
Original commit hash: 2670c47b2753fa57ec6df6c84b54c17234806985

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
ServerSiliconPkg/SiliconPkg.dec

================================================================================ 
Commit: dbc34da64e12084f314c62bbcddff52c5fd42b9f 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:35:15 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0031.D.93,
LOGANVL.0.RPB.0027.D.78,
KSYVLLE.1.RPB.0022.D.07,
GNRSPWS.0.RPB.0026.D.10

Hsd-es-id: N/A"
Original commit date: Wed Apr 17 11:10:40 2024 -0700
Original commit hash: fd9d7061ec41b56934d0a3669ca567feee5be8dd

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: bb0eb4d94dacda418d1f8ab058e438df055fca26 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:35:12 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0031.D.92,
LOGANVL.0.RPB.0027.D.77,
KSYVLLE.1.RPB.0022.D.06,
GNRSPWS.0.RPB.0026.D.09,
Server-RC-0x02.0x00.0x01.017F

Hsd-es-id: N/A"
Original commit date: Wed Apr 17 04:10:31 2024 -0700
Original commit hash: 5e7d550f085fce21dd00df370538929090d5cf07

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 9365ee04f3d8c24cc0f91987517bb7d509b75400 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:35:09 2024 -0700 
-------------------------------------------------------------------------------- 
[GRR] Updating MCA BANK ID assignment for M2MEM and MCCHAN

[Issue Description]
MRC not checking the previous boot error, its continue the boot.

[Resolution]
MRC should check the MCA to know if any previous boot error are there are not.
If any Previous boot error MRC should redirect to slow cold boot path.

Package/Module: ServerSiliconPkg/LastBootErrorPeiLib

[Impacted Platform]
GRR

Hsd-es-id: 18036252281
Original commit date: Tue Apr 16 11:40:10 2024 +0530
Change-Id: Icd3134a8055cbbc0f779098d232b9323bbce838d
Original commit hash: 3445841dc5728ed3826a327ffe286eb82b73368a

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Ras/Library/LastBootErrorPeiLib/LastBootErrorPeiLib.c

================================================================================ 
Commit: c62cacef532bf2e8258b7686d8541836fee93656 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:35:07 2024 -0700 
-------------------------------------------------------------------------------- 
Adding FIT4 DATA through scripts in GNRD for external ipclean

[Feature Description]
Adding FIT4 DATA through scripts in GNRD for external ipclean so that FIT4 will add during build process no need to use FITM tool

Package/Module:ServerPlatformPkg

[Impacted Platform]
GNRD

Hsd-es-id: 18037947998

Original commit date: Fri Apr 12 16:28:39 2024 +0530
Change-Id: Icf91344d1ab35dcaf79d21cbf751b7268b1cd886
Original commit hash: abef580b56f8873313a47a2dbc3822869dc44483

-------------------------------------------------------------------------------- 
[Changed Files]
ServerPlatformPkg/BuildScript/Source/BuildStep/IFWIGen.py

================================================================================ 
Commit: 19f746a5697af4b34dceb9dd2dbc4a5516c8a97b 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:35:04 2024 -0700 
-------------------------------------------------------------------------------- 
[GNR]Change DCA DFE Step size = 1 for MCR Only

For first iteration loop in DCA DFE training, for MCR DIMMs only, set the DFE tap stepsize to 1.
Other taps use original stepsize of 2.
No change for RDIMMs, which continue to use a step size of 2.

Hsd-es-id: 22019871836

Original commit date: Thu Apr 11 17:06:16 2024 -0700
Change-Id: Ia866287b69abe04413b05e51f9d0a5694481e91e
Original commit hash: 76c26748c800ad76c3fd94e9579071858ae8ebde

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Library/BaseDdr5CoreLib/MemDcsDcaDfeDdr5.c

================================================================================ 
Commit: c16875f41b812b13c0aa90dc5ecc348736e71ded 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:35:01 2024 -0700 
-------------------------------------------------------------------------------- 
[FW_Eval][LVL-GRR][Chipsec] Messy bios after reset which following after corrupt_variable and delete_variables

[Issue Description]
The issue is seen after currupting the EFI variable and give a reset from shell. The BIOS menu becomes completely messy

[Resolution]
Clearing the device path for the console variables for first boot

Package/Module:ServerPlatformPkg

[Impacted Platform]
GRR

Hsd-es-id: 18036686317

Original commit date: Tue Mar 5 14:37:08 2024 +0530
Change-Id: Ifa8418db0edc2f6b860cd90c546a800998842dad
Original commit hash: a791a6f296a5c7484ea0abb330d4e0140ab8e453

-------------------------------------------------------------------------------- 
[Changed Files]
ServerPlatformPkg/Library/PlatformBootManagerLib/BdsPlatform.c

================================================================================ 
Commit: a797d76ffa3491868454b80cb894a6e2f1389cb4 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:34:56 2024 -0700 
-------------------------------------------------------------------------------- 
[GNR-GRR-SRF-GNR-D] Integrate 22ww30e_v42 regflow sheet for DDRIO register initialization

[Feature Description]
1. Comp - pbias_stg2amp_trim = 1 for Fast type
2. Data Ch0 - Aesthetic updates

[Resolution]
If this commit is an issue/bug resolution, this field is required and
should describe generally how was this fixed
If this commit is a feature, this section should be removed

Package/Module:

[Impacted Platform]
Gen3 - ALL

Hsd-es-id: 15015774837

Original commit date: Mon Apr 1 12:05:54 2024 +0530
Change-Id: I2538a07d9824a9c8fb83521cdd57173b2c25e331
Original commit hash: 33c19ea57d6f2c57875c0d78cee829532e42b695

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Mem/Library/MemDdrioIpLib/Gen3/MemDdrioInitLib/22ww30e/bios-DdrioRegFlowInitComp.c
ServerSiliconPkg/Mem/Library/MemDdrioIpLib/Gen3/MemDdrioInitLib/22ww30e/bios-DdrioRegFlowInitDataCh0.c
ServerSiliconPkg/Mem/Library/MemDdrioIpLib/Gen3/MemDdrioInitLib/22ww30e/bios-DdrioRegFlowInitIntfCh0.c
ServerSiliconPkg/Mem/Library/MemDdrioIpLib/Gen3/MemDdrioInitLib/22ww30e/bios-DdrioRegFlowInitIntfCh1.c

================================================================================ 
Commit: 4313d4d644a62f0519317130948421ed738c282f 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:34:53 2024 -0700 
-------------------------------------------------------------------------------- 
Optimize H00X device object for PCIe slot in ACPI

[Feature Description]
1.Remove H001-7 device object and only keep H000
2.Rename "H000" device object as "SLOT"
3.Change _ADR() value to 0x0000FFFF to represent all PCI functions with
PCI device number = 0

Package/Module: ServerPlatformPkg/Features/Acpi/AcpiTables/Dsdt/Iio

[Impacted Platform]
GNR, SRF

Hsd-es-id: 15015676124

Original commit date: Fri Apr 12 00:49:18 2024 +0800
Change-Id: I2509ecd84aa64f8a89311c5fc0291620bf6d13f7
Original commit hash: df58cd6aa60ddd9ae0f7db5e90b8317832400829

-------------------------------------------------------------------------------- 
[Changed Files]
ServerPlatformPkg/Features/Acpi/AcpiTables/Dsdt/Iio/IioRootPortCommon.asi

================================================================================ 
Commit: 67288c3cacb869e660f4dba9b551e81a7ee2a927 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:34:50 2024 -0700 
-------------------------------------------------------------------------------- 
Support declare DC-SCM USB ports with _UPC() and _PLD() in ACPI

[Feature Description]
Declare DC-SCM xHCI controller, its root hub and all its USB2.0 + USB3.0
ports as ACPI device under the corresponding PCIe root port. Each USB
port ACPI device supports _UPC() and _PLD() method to report port its
characteristics to OS. This is required by Windows HLK "USB Exposed Port
System Test".

Package/Module: ServerPlatformPkg/Features/Acpi/AcpiTables

[Impacted Platform]
GNR, SRF

Hsd-es-id: 15015676124

Original commit date: Tue Apr 9 23:50:22 2024 +0800
Change-Id: Ic30c9e4b4427422941c10796629ec01776385cb0
Original commit hash: 5f6090e3f6e96d9d3a376f2da5dbbd7a9f93367c

-------------------------------------------------------------------------------- 
[Changed Files]
ServerPlatformPkg/Features/Acpi/AcpiTables/AcpiTablesGnrSrf.inf
ServerPlatformPkg/Features/Acpi/AcpiTables/SsdtXhci/UsbPortDcscmXhci.asl

================================================================================ 
Commit: 09cf29d9c8fc81ebffaea6ebb4f47780c4718e93 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:34:47 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0031.D.91,
LOGANVL.0.RPB.0027.D.76,
KSYVLLE.1.RPB.0022.D.05,
GNRSPWS.0.RPB.0026.D.08,
Server-RC-0x02.0x00.0x01.017E

Hsd-es-id: N/A"
Original commit date: Tue Apr 16 11:10:34 2024 -0700
Original commit hash: 61cfe2053320eba8c14e45e3a56a1a693a8f8b65

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: fea18b6ece5bf2dddffa83e3621ced868f6d164d 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:34:44 2024 -0700 
-------------------------------------------------------------------------------- 
Provide full query configuration for QueryVabConfigBasedOnType

[Issue Description]
QueryVabConfigBasedOnType queried the S3M commands for VAB configuration
but did not return the complete information.

[Resolution]
Copy all the data that was sent from OOBMSM

Package/Module: ServerSiliconPkg

[Impacted Platform]
GRR

Hsd-es-id: 14022076264

Original commit date: Fri Apr 12 09:15:32 2024 -0500
Change-Id: I810cf75ff47ddc7117eeb8ed02019f1c8bd16497
Original commit hash: c8545be8f59af066d72a3b29dcbdbf449f6b7f5d

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Library/VabIpLib/VabIpLib.c

================================================================================ 
Commit: 39d49a84f57e66ab47aec11118865fb47371fb98 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:34:42 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0031.D.90,
LOGANVL.0.RPB.0027.D.75,
KSYVLLE.1.RPB.0022.D.04,
GNRSPWS.0.RPB.0026.D.07,
Server-RC-0x02.0x00.0x01.017D

Hsd-es-id: N/A"
Original commit date: Tue Apr 16 04:10:37 2024 -0700
Original commit hash: d1a67bf237e43620cbd384e4235af9c29126072d

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 2155677e41465ed23be06a2c8e94365eec332999 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:34:39 2024 -0700 
-------------------------------------------------------------------------------- 
Fixed system hang with RAS log level max after consume memory error

[Issue Description]
When seed non-fatal memory error with RAS log level max, and all threads to consume the injected address, system will hang.

[Resolution]
Because BHS has many threads, and a lot of debug log need to be print, the LP will always to acquire the spin lock, and never timeout.

Package/Module: ServerRasPkg/Include/Library/

[Impacted Platform]
BHS

Hsd-es-id: 15015876091
Original commit date: Mon Apr 8 10:38:50 2024 +0800
Change-Id: Icd82c1bf477f344db67a528f868b135c26c3321e
Original commit hash: 30b29c560d045e0037eaf980e0fb40212a65c6b2

-------------------------------------------------------------------------------- 
[Changed Files]
ServerRasPkg/Include/Library/RasDebugLib.h
ServerRasPkg/Library/LibraryGen3/ErrorReportLib/ErrorReportLib.c
ServerRasPkg/Library/LibraryGen3/ProcessorRasLib/ProcessorErrorHandling.c

================================================================================ 
Commit: 8f6b9535b8384d14094256b5694513abef511206 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:34:36 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0031.D.89,
LOGANVL.0.RPB.0027.D.74,
KSYVLLE.1.RPB.0022.D.03,
GNRSPWS.0.RPB.0026.D.06,
Server-RC-0x02.0x00.0x01.017C

Hsd-es-id: N/A"
Original commit date: Tue Apr 16 01:14:24 2024 -0700
Original commit hash: 096f7c6a089a77f0b290e2085318fad8d1d2b502

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 1eb4c568e79c9a30526810da568364e0fb7e75db 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:34:33 2024 -0700 
-------------------------------------------------------------------------------- 
[SysDebug FWD][GNR B0][VV] Mirroring x Refresh test hanged with no logs at all or status scope - DXE_ASSERT!: [RasSmiHandler]

[Issue Description]
System taking DXE Assert in some tests when SystemErrorEn is set to disabled

[Resolution]
The root cause is that couple of spinlock variables are not
getting initialized when SystemErrorEn= disable, that causing the DXE assert.

The fix is to not to register the RasSmiHandler when SystemErrorEn is disabled and
also do the initialization of the spinlocks mRRlRecordCreationLock and mRRlRecordFreeLock
all the time irrespective of systemErrorEn is disabled or not

Package/Module:ServerRasPkg/Driver/Smm/Gen3/RasSmiHandler

[Impacted Platform]
All

Hsd-es-id: 22019877858

Original commit date: Mon Apr 15 15:47:26 2024 -0700
Change-Id: Id5fc3692cb9a237d6a85fbc4c0ce55a786d44713
Original commit hash: 798ba38159e32204c795a9c0b48ac5af9519f8ac

-------------------------------------------------------------------------------- 
[Changed Files]
ServerRasPkg/Driver/Smm/Gen3/RasSmiHandler/RasSmiHandlerSmm.c
ServerRasPkg/Driver/Smm/Gen3/RasSmiHandler/RasSmiHandlerStandalone.c

================================================================================ 
Commit: 4aad690c8215f2e996e85818861217a440792041 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:34:28 2024 -0700 
-------------------------------------------------------------------------------- 
[GNR-D][SBL] FSP-S UPD for passing manifest data

[Feature Description]
Metadata start pointer is updated for FSP-S phase.
Pointer which is set in FSP-M phase is not sufficient
because of TempRam data reallocation to RAM (pointer change).
PlatformCpuPolicyPei moved before FspInit to perform Policy update
before SecurityIdePostMem execution.

Package/Module:
BirchStreamFspPkg
ServerSiliconPkg/Security

[Impacted Platform]
GNRD FSP API

Hsd-es-id: 18037793412

Original commit date: Thu Apr 4 09:01:13 2024 +0200
Change-Id: Ie1f6a9d6d0fb6e95e92de6d19d26fa27522125bd
Original commit hash: 81f7894c2a49773619acfdc674ef400f477ad2b2

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamFspPkg/FspInit/Pei/FspInit.c
BirchStreamFspPkg/Include/Library/PeiPolicyUpdatePostMemLib.h
BirchStreamFspPkg/KaseyvilleFspPkg.fdf
BirchStreamFspPkg/Library/PeiPolicyUpdatePostMemLib/PeiPolicyUpdatePostMemLib.inf
BirchStreamFspPkg/Library/PeiPolicyUpdatePostMemLib/PeiSecurityPolicyUpdatePostMem.c
BirchStreamFspPkg/Upd/FspUpd.yaml
BirchStreamFspPkg/Upd/FspUpd64bit.yaml
BirchStreamFspPkg/Upd/FspUpdGnrd.yaml
BirchStreamFspPkg/Upd/FspUpdGnrd64bit.yaml
ServerSiliconPkg/Security/Cct/Library/SecurityCctVarStorageLib/4v0/Common/Hob.c

================================================================================ 
Commit: 5ccb494be903a2d45c6bb4a8d0c60c3e3baee0df 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:34:25 2024 -0700 
-------------------------------------------------------------------------------- 
Gen3: set PcdCpuSmmRestrictedMemoryAccess to TRUE for internal/external IPC build

[Feature Description]
1. Keep PcdCpuSmmRestrictedMemoryAccess = TRUE for both internal IPC and external IPC
to avoid customer issue escape
2. Keep PcdCpuSmmRestrictedMemoryAccess = FALSE for default debug build

Package/Module:

[Impacted Platform]
Default ALL, Y, U, S, H, etc.

Hsd-es-id: 15015794140

Original commit date: Thu Mar 28 13:02:12 2024 +0800
Change-Id: I0ef8f4e5e3b9b1a740544c7f9e183c2b3321cbc0
Original commit hash: e6b258dda0d49da20516391f58ea2f725e7384b4

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamFspPkg/BirchStreamFspPkg.dsc
BirchStreamFspPkg/GnrwsFspPkg.dsc
BirchStreamFspPkg/Include/Dsc/BirchStreamOpenBoardPkgFvLateSiliconPcdInit.dsc
BirchStreamFspPkg/Include/Dsc/BirchStreamRpPkgFvLateSiliconPcdInit.dsc
BirchStreamFspPkg/Include/Dsc/GnrwsRpPkgFvLateSiliconPcdInit.dsc
BirchStreamFspPkg/Include/Dsc/KaseyvilleRpPkgFvLateSiliconPcdInit.dsc
BirchStreamOpenBoardPkg/Include/Dsc/Common/PlatformPkgCommonPcd.dsc
ServerPlatformPkg/Features/Cpu/Dxe/PlatformCpuPolicyDxe/PlatformCpuPolicyDxe.c
ServerPlatformPkg/PlatformPkg.dec

================================================================================ 
Commit: fa8eea763f15429b50b4365b1d39e69a9afe7579 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:34:22 2024 -0700 
-------------------------------------------------------------------------------- 
Nv Variable Seamless Update - Revision Data Update

Hsd-es-id: 15015872977

Original commit date: Tue Apr 16 10:13:51 2024 +0800
Change-Id: If5994189606c6e786a8af03692a02e1d66437fb8
Original commit hash: 26788829f4e158c46139484a4871c52e1cb1b4c4

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamOpenBoardPkg/PreBuildSetupPcdDefaults.dsc.inc
ServerPlatformPkg/Include/NvVariableUpdateRule.h

================================================================================ 
Commit: 503cb75fc0170092033c8c1c62577c547750bacf 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:34:19 2024 -0700 
-------------------------------------------------------------------------------- 
[CWF] Update ODT table for CWF 7200

[Feature Description]
New ODT Table created for CWF and values were updated for
7200 DIMM frequncy

[Impacted Platform]
CWF

Hsd-es-id: 16023620590
Original commit date: Wed Mar 20 14:52:16 2024 +0530
Change-Id: I734b13d070f0432ee72779694c52d515d1db2db3
Original commit hash: 045a42aef3d3bf4bbcd15216551c1a04ac66b148

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Library/BaseMemoryServicesLib/ConvenienceFunctions.c
ServerSiliconPkg/Mem/Library/OdtTableLib/Gnr/Ddr5OdtActivationTableCwf.h
ServerSiliconPkg/Mem/Library/OdtTableLib/Gnr/Ddr5OdtValueTableCwf.h
ServerSiliconPkg/Mem/Library/OdtTableLib/Gnr/MemODTTableChip.c
ServerSiliconPkg/Mem/Library/OdtTableLib/MemODTTable.c

================================================================================ 
Commit: 28efc29831cc6496416ff296156d0d2b315b7cca 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:34:16 2024 -0700 
-------------------------------------------------------------------------------- 
Set Default behavior for UPM Mode on RcdDcaTimingComplexTrainingLast

[Feature Description]
Set default behavior to enable UPM Mode by default on RcdDcaTimingComplexTrainingLast ( DFX_DCA_UPM_MODE_DCA_TIMING_ENABLE_ONLY ) when MCR Dimm is present for DfxDcaUpmMode

[Resolution]
Reorder knob values so that AUTO is 0
Obsolete old variable since behavior changed, new variable is named the same.
Add auto knob option and set with pcd initialization.
Add default behavior independent of knob usage.

Package/Module:

[Impacted Platform]
Default ALL, Y, U, S, H, etc.

Hsd-es-id: 14021998064

Original commit date: Thu Mar 14 16:23:24 2024 -0600
Change-Id: I443b4817d2c12f9653441551ce0c409c2717956a
Original commit hash: 8f85d451aa76cf06a7f09380282f24a1c0da42c5

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamOpenBoardPkg/PreBuildSetupPcdDefaults.dsc.inc
CpRcPkg/Include/Memory/MemDefaults.h
CpRcPkg/Library/BaseDdr5CoreLib/MemCaClk.c
ServerPlatformPkg/Library/PeiMemoryPolicyUpdateLib/PeiMemoryPolicyUpdateLib.c
ServerPlatformPkg/Platform/Dxe/SocketSetup/MemoryDfxSetup.hfr
ServerSiliconPkg/Include/Guid/SocketMemoryVariable.h

================================================================================ 
Commit: 690dfd22e6dd0e2a16f56f64b770124b81137eec 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Wed Jun 5 10:34:13 2024 -0700 
-------------------------------------------------------------------------------- 
[Gen3] Save restore regflow register status

[Feature Description]
1. When enabling power saving sheet,
save the previous status of the registers
2. When disabling power saving sheet,
restore the previous status of the registers

Package/Module:

[Impacted Platform]
Gen3

Hsd-es-id: 13011843700

Original commit date: Thu Apr 4 12:04:45 2024 -0600
Change-Id: Ie013747f5186c0e65b0cda406433a1c07fdffc37
Original commit hash: 3cc4d3a9e08892d42129e7a76453c16387a5f85d

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Include/Library/MemDdrioIpLib.h
CpRcPkg/Include/ReferenceCodeFatalErrors.h
ServerSiliconPkg/Include/Dsc/MrcCommonConfigBuildOptions.dsc
ServerSiliconPkg/Mem/Library/MemDdrioIpLib/Gen3/Include/MemDdrioPrivate.h
ServerSiliconPkg/Mem/Library/MemDdrioIpLib/Gen3/MemDdrioInitLib/22ww30e/DdrioInit.c
ServerSiliconPkg/Mem/Library/MemDdrioIpLib/Gen3/MemDdrioInitLib/22ww30e/DdrioRegflow.h
ServerSiliconPkg/Mem/Library/MemDdrioIpLib/Gen3/MemDdrioInitLib/22ww30e/bios-DdrioRegFlowPowerSavingCh0.c
ServerSiliconPkg/Mem/Library/MemDdrioIpLib/Gen3/MemDdrioInitLib/22ww30e/bios-DdrioRegFlowPowerSavingCh1.c
ServerSiliconPkg/Mem/Library/MemDdrioIpLib/Gen3/MemDdrioInitLib/RegflowSupport.h
ServerSiliconPkg/Mem/Library/MemDdrioIpLib/Gen3/MemIOControl.c
ServerSiliconPkg/Mem/Test/ServerSiliconPkgTest.dsc
