Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Feb  5 11:59:05 2025
| Host         : LAPTOP-OHSN7K8C running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file sistema_les_on_board_timing_summary_routed.rpt -pb sistema_les_on_board_timing_summary_routed.pb -rpx sistema_les_on_board_timing_summary_routed.rpx -warn_on_violation
| Design       : sistema_les_on_board
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  6           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.521        0.000                      0                  115        0.217        0.000                      0                  115        4.500        0.000                       0                    50  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.521        0.000                      0                  115        0.217        0.000                      0                  115        4.500        0.000                       0                    50  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.521ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.217ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.521ns  (required time - arrival time)
  Source:                 btn/deb.count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn/deb.count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.990ns  (logic 0.828ns (20.750%)  route 3.162ns (79.250%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 14.893 - 10.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.638     5.190    btn/clock_in_IBUF_BUFG
    SLICE_X3Y39          FDRE                                         r  btn/deb.count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDRE (Prop_fdre_C_Q)         0.456     5.646 f  btn/deb.count_reg[6]/Q
                         net (fo=2, routed)           0.996     6.642    btn/deb.count_reg_n_0_[6]
    SLICE_X2Y39          LUT4 (Prop_lut4_I1_O)        0.124     6.766 f  btn/FSM_sequential_BTN_state[1]_i_5/O
                         net (fo=2, routed)           1.191     7.956    btn/FSM_sequential_BTN_state[1]_i_5_n_0
    SLICE_X2Y41          LUT6 (Prop_lut6_I2_O)        0.124     8.080 f  btn/FSM_sequential_BTN_state[1]_i_3/O
                         net (fo=3, routed)           0.304     8.384    btn/FSM_sequential_BTN_state[1]_i_3_n_0
    SLICE_X2Y41          LUT5 (Prop_lut5_I3_O)        0.124     8.508 r  btn/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.672     9.180    btn/deb.count[31]_i_1_n_0
    SLICE_X3Y41          FDRE                                         r  btn/deb.count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.521    14.893    btn/clock_in_IBUF_BUFG
    SLICE_X3Y41          FDRE                                         r  btn/deb.count_reg[13]/C
                         clock pessimism              0.273    15.166    
                         clock uncertainty           -0.035    15.130    
    SLICE_X3Y41          FDRE (Setup_fdre_C_R)       -0.429    14.701    btn/deb.count_reg[13]
  -------------------------------------------------------------------
                         required time                         14.701    
                         arrival time                          -9.180    
  -------------------------------------------------------------------
                         slack                                  5.521    

Slack (MET) :             5.521ns  (required time - arrival time)
  Source:                 btn/deb.count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn/deb.count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.990ns  (logic 0.828ns (20.750%)  route 3.162ns (79.250%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 14.893 - 10.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.638     5.190    btn/clock_in_IBUF_BUFG
    SLICE_X3Y39          FDRE                                         r  btn/deb.count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDRE (Prop_fdre_C_Q)         0.456     5.646 f  btn/deb.count_reg[6]/Q
                         net (fo=2, routed)           0.996     6.642    btn/deb.count_reg_n_0_[6]
    SLICE_X2Y39          LUT4 (Prop_lut4_I1_O)        0.124     6.766 f  btn/FSM_sequential_BTN_state[1]_i_5/O
                         net (fo=2, routed)           1.191     7.956    btn/FSM_sequential_BTN_state[1]_i_5_n_0
    SLICE_X2Y41          LUT6 (Prop_lut6_I2_O)        0.124     8.080 f  btn/FSM_sequential_BTN_state[1]_i_3/O
                         net (fo=3, routed)           0.304     8.384    btn/FSM_sequential_BTN_state[1]_i_3_n_0
    SLICE_X2Y41          LUT5 (Prop_lut5_I3_O)        0.124     8.508 r  btn/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.672     9.180    btn/deb.count[31]_i_1_n_0
    SLICE_X3Y41          FDRE                                         r  btn/deb.count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.521    14.893    btn/clock_in_IBUF_BUFG
    SLICE_X3Y41          FDRE                                         r  btn/deb.count_reg[14]/C
                         clock pessimism              0.273    15.166    
                         clock uncertainty           -0.035    15.130    
    SLICE_X3Y41          FDRE (Setup_fdre_C_R)       -0.429    14.701    btn/deb.count_reg[14]
  -------------------------------------------------------------------
                         required time                         14.701    
                         arrival time                          -9.180    
  -------------------------------------------------------------------
                         slack                                  5.521    

Slack (MET) :             5.521ns  (required time - arrival time)
  Source:                 btn/deb.count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn/deb.count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.990ns  (logic 0.828ns (20.750%)  route 3.162ns (79.250%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 14.893 - 10.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.638     5.190    btn/clock_in_IBUF_BUFG
    SLICE_X3Y39          FDRE                                         r  btn/deb.count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDRE (Prop_fdre_C_Q)         0.456     5.646 f  btn/deb.count_reg[6]/Q
                         net (fo=2, routed)           0.996     6.642    btn/deb.count_reg_n_0_[6]
    SLICE_X2Y39          LUT4 (Prop_lut4_I1_O)        0.124     6.766 f  btn/FSM_sequential_BTN_state[1]_i_5/O
                         net (fo=2, routed)           1.191     7.956    btn/FSM_sequential_BTN_state[1]_i_5_n_0
    SLICE_X2Y41          LUT6 (Prop_lut6_I2_O)        0.124     8.080 f  btn/FSM_sequential_BTN_state[1]_i_3/O
                         net (fo=3, routed)           0.304     8.384    btn/FSM_sequential_BTN_state[1]_i_3_n_0
    SLICE_X2Y41          LUT5 (Prop_lut5_I3_O)        0.124     8.508 r  btn/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.672     9.180    btn/deb.count[31]_i_1_n_0
    SLICE_X3Y41          FDRE                                         r  btn/deb.count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.521    14.893    btn/clock_in_IBUF_BUFG
    SLICE_X3Y41          FDRE                                         r  btn/deb.count_reg[15]/C
                         clock pessimism              0.273    15.166    
                         clock uncertainty           -0.035    15.130    
    SLICE_X3Y41          FDRE (Setup_fdre_C_R)       -0.429    14.701    btn/deb.count_reg[15]
  -------------------------------------------------------------------
                         required time                         14.701    
                         arrival time                          -9.180    
  -------------------------------------------------------------------
                         slack                                  5.521    

Slack (MET) :             5.521ns  (required time - arrival time)
  Source:                 btn/deb.count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn/deb.count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.990ns  (logic 0.828ns (20.750%)  route 3.162ns (79.250%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 14.893 - 10.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.638     5.190    btn/clock_in_IBUF_BUFG
    SLICE_X3Y39          FDRE                                         r  btn/deb.count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDRE (Prop_fdre_C_Q)         0.456     5.646 f  btn/deb.count_reg[6]/Q
                         net (fo=2, routed)           0.996     6.642    btn/deb.count_reg_n_0_[6]
    SLICE_X2Y39          LUT4 (Prop_lut4_I1_O)        0.124     6.766 f  btn/FSM_sequential_BTN_state[1]_i_5/O
                         net (fo=2, routed)           1.191     7.956    btn/FSM_sequential_BTN_state[1]_i_5_n_0
    SLICE_X2Y41          LUT6 (Prop_lut6_I2_O)        0.124     8.080 f  btn/FSM_sequential_BTN_state[1]_i_3/O
                         net (fo=3, routed)           0.304     8.384    btn/FSM_sequential_BTN_state[1]_i_3_n_0
    SLICE_X2Y41          LUT5 (Prop_lut5_I3_O)        0.124     8.508 r  btn/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.672     9.180    btn/deb.count[31]_i_1_n_0
    SLICE_X3Y41          FDRE                                         r  btn/deb.count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.521    14.893    btn/clock_in_IBUF_BUFG
    SLICE_X3Y41          FDRE                                         r  btn/deb.count_reg[16]/C
                         clock pessimism              0.273    15.166    
                         clock uncertainty           -0.035    15.130    
    SLICE_X3Y41          FDRE (Setup_fdre_C_R)       -0.429    14.701    btn/deb.count_reg[16]
  -------------------------------------------------------------------
                         required time                         14.701    
                         arrival time                          -9.180    
  -------------------------------------------------------------------
                         slack                                  5.521    

Slack (MET) :             5.527ns  (required time - arrival time)
  Source:                 btn/deb.count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn/deb.count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.983ns  (logic 0.828ns (20.788%)  route 3.155ns (79.212%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 14.891 - 10.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.638     5.190    btn/clock_in_IBUF_BUFG
    SLICE_X3Y39          FDRE                                         r  btn/deb.count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDRE (Prop_fdre_C_Q)         0.456     5.646 f  btn/deb.count_reg[6]/Q
                         net (fo=2, routed)           0.996     6.642    btn/deb.count_reg_n_0_[6]
    SLICE_X2Y39          LUT4 (Prop_lut4_I1_O)        0.124     6.766 f  btn/FSM_sequential_BTN_state[1]_i_5/O
                         net (fo=2, routed)           1.191     7.956    btn/FSM_sequential_BTN_state[1]_i_5_n_0
    SLICE_X2Y41          LUT6 (Prop_lut6_I2_O)        0.124     8.080 f  btn/FSM_sequential_BTN_state[1]_i_3/O
                         net (fo=3, routed)           0.304     8.384    btn/FSM_sequential_BTN_state[1]_i_3_n_0
    SLICE_X2Y41          LUT5 (Prop_lut5_I3_O)        0.124     8.508 r  btn/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.665     9.173    btn/deb.count[31]_i_1_n_0
    SLICE_X3Y38          FDRE                                         r  btn/deb.count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.519    14.891    btn/clock_in_IBUF_BUFG
    SLICE_X3Y38          FDRE                                         r  btn/deb.count_reg[1]/C
                         clock pessimism              0.273    15.164    
                         clock uncertainty           -0.035    15.128    
    SLICE_X3Y38          FDRE (Setup_fdre_C_R)       -0.429    14.699    btn/deb.count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.699    
                         arrival time                          -9.173    
  -------------------------------------------------------------------
                         slack                                  5.527    

Slack (MET) :             5.527ns  (required time - arrival time)
  Source:                 btn/deb.count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn/deb.count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.983ns  (logic 0.828ns (20.788%)  route 3.155ns (79.212%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 14.891 - 10.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.638     5.190    btn/clock_in_IBUF_BUFG
    SLICE_X3Y39          FDRE                                         r  btn/deb.count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDRE (Prop_fdre_C_Q)         0.456     5.646 f  btn/deb.count_reg[6]/Q
                         net (fo=2, routed)           0.996     6.642    btn/deb.count_reg_n_0_[6]
    SLICE_X2Y39          LUT4 (Prop_lut4_I1_O)        0.124     6.766 f  btn/FSM_sequential_BTN_state[1]_i_5/O
                         net (fo=2, routed)           1.191     7.956    btn/FSM_sequential_BTN_state[1]_i_5_n_0
    SLICE_X2Y41          LUT6 (Prop_lut6_I2_O)        0.124     8.080 f  btn/FSM_sequential_BTN_state[1]_i_3/O
                         net (fo=3, routed)           0.304     8.384    btn/FSM_sequential_BTN_state[1]_i_3_n_0
    SLICE_X2Y41          LUT5 (Prop_lut5_I3_O)        0.124     8.508 r  btn/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.665     9.173    btn/deb.count[31]_i_1_n_0
    SLICE_X3Y38          FDRE                                         r  btn/deb.count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.519    14.891    btn/clock_in_IBUF_BUFG
    SLICE_X3Y38          FDRE                                         r  btn/deb.count_reg[2]/C
                         clock pessimism              0.273    15.164    
                         clock uncertainty           -0.035    15.128    
    SLICE_X3Y38          FDRE (Setup_fdre_C_R)       -0.429    14.699    btn/deb.count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.699    
                         arrival time                          -9.173    
  -------------------------------------------------------------------
                         slack                                  5.527    

Slack (MET) :             5.527ns  (required time - arrival time)
  Source:                 btn/deb.count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn/deb.count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.983ns  (logic 0.828ns (20.788%)  route 3.155ns (79.212%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 14.891 - 10.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.638     5.190    btn/clock_in_IBUF_BUFG
    SLICE_X3Y39          FDRE                                         r  btn/deb.count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDRE (Prop_fdre_C_Q)         0.456     5.646 f  btn/deb.count_reg[6]/Q
                         net (fo=2, routed)           0.996     6.642    btn/deb.count_reg_n_0_[6]
    SLICE_X2Y39          LUT4 (Prop_lut4_I1_O)        0.124     6.766 f  btn/FSM_sequential_BTN_state[1]_i_5/O
                         net (fo=2, routed)           1.191     7.956    btn/FSM_sequential_BTN_state[1]_i_5_n_0
    SLICE_X2Y41          LUT6 (Prop_lut6_I2_O)        0.124     8.080 f  btn/FSM_sequential_BTN_state[1]_i_3/O
                         net (fo=3, routed)           0.304     8.384    btn/FSM_sequential_BTN_state[1]_i_3_n_0
    SLICE_X2Y41          LUT5 (Prop_lut5_I3_O)        0.124     8.508 r  btn/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.665     9.173    btn/deb.count[31]_i_1_n_0
    SLICE_X3Y38          FDRE                                         r  btn/deb.count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.519    14.891    btn/clock_in_IBUF_BUFG
    SLICE_X3Y38          FDRE                                         r  btn/deb.count_reg[3]/C
                         clock pessimism              0.273    15.164    
                         clock uncertainty           -0.035    15.128    
    SLICE_X3Y38          FDRE (Setup_fdre_C_R)       -0.429    14.699    btn/deb.count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.699    
                         arrival time                          -9.173    
  -------------------------------------------------------------------
                         slack                                  5.527    

Slack (MET) :             5.527ns  (required time - arrival time)
  Source:                 btn/deb.count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn/deb.count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.983ns  (logic 0.828ns (20.788%)  route 3.155ns (79.212%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 14.891 - 10.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.638     5.190    btn/clock_in_IBUF_BUFG
    SLICE_X3Y39          FDRE                                         r  btn/deb.count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDRE (Prop_fdre_C_Q)         0.456     5.646 f  btn/deb.count_reg[6]/Q
                         net (fo=2, routed)           0.996     6.642    btn/deb.count_reg_n_0_[6]
    SLICE_X2Y39          LUT4 (Prop_lut4_I1_O)        0.124     6.766 f  btn/FSM_sequential_BTN_state[1]_i_5/O
                         net (fo=2, routed)           1.191     7.956    btn/FSM_sequential_BTN_state[1]_i_5_n_0
    SLICE_X2Y41          LUT6 (Prop_lut6_I2_O)        0.124     8.080 f  btn/FSM_sequential_BTN_state[1]_i_3/O
                         net (fo=3, routed)           0.304     8.384    btn/FSM_sequential_BTN_state[1]_i_3_n_0
    SLICE_X2Y41          LUT5 (Prop_lut5_I3_O)        0.124     8.508 r  btn/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.665     9.173    btn/deb.count[31]_i_1_n_0
    SLICE_X3Y38          FDRE                                         r  btn/deb.count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.519    14.891    btn/clock_in_IBUF_BUFG
    SLICE_X3Y38          FDRE                                         r  btn/deb.count_reg[4]/C
                         clock pessimism              0.273    15.164    
                         clock uncertainty           -0.035    15.128    
    SLICE_X3Y38          FDRE (Setup_fdre_C_R)       -0.429    14.699    btn/deb.count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.699    
                         arrival time                          -9.173    
  -------------------------------------------------------------------
                         slack                                  5.527    

Slack (MET) :             5.539ns  (required time - arrival time)
  Source:                 btn/deb.count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn/deb.count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.973ns  (logic 0.828ns (20.840%)  route 3.145ns (79.160%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 14.894 - 10.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.638     5.190    btn/clock_in_IBUF_BUFG
    SLICE_X3Y39          FDRE                                         r  btn/deb.count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDRE (Prop_fdre_C_Q)         0.456     5.646 f  btn/deb.count_reg[6]/Q
                         net (fo=2, routed)           0.996     6.642    btn/deb.count_reg_n_0_[6]
    SLICE_X2Y39          LUT4 (Prop_lut4_I1_O)        0.124     6.766 f  btn/FSM_sequential_BTN_state[1]_i_5/O
                         net (fo=2, routed)           1.191     7.956    btn/FSM_sequential_BTN_state[1]_i_5_n_0
    SLICE_X2Y41          LUT6 (Prop_lut6_I2_O)        0.124     8.080 f  btn/FSM_sequential_BTN_state[1]_i_3/O
                         net (fo=3, routed)           0.304     8.384    btn/FSM_sequential_BTN_state[1]_i_3_n_0
    SLICE_X2Y41          LUT5 (Prop_lut5_I3_O)        0.124     8.508 r  btn/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.655     9.163    btn/deb.count[31]_i_1_n_0
    SLICE_X3Y45          FDRE                                         r  btn/deb.count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.522    14.894    btn/clock_in_IBUF_BUFG
    SLICE_X3Y45          FDRE                                         r  btn/deb.count_reg[29]/C
                         clock pessimism              0.273    15.167    
                         clock uncertainty           -0.035    15.131    
    SLICE_X3Y45          FDRE (Setup_fdre_C_R)       -0.429    14.702    btn/deb.count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.702    
                         arrival time                          -9.163    
  -------------------------------------------------------------------
                         slack                                  5.539    

Slack (MET) :             5.539ns  (required time - arrival time)
  Source:                 btn/deb.count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn/deb.count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.973ns  (logic 0.828ns (20.840%)  route 3.145ns (79.160%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 14.894 - 10.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.638     5.190    btn/clock_in_IBUF_BUFG
    SLICE_X3Y39          FDRE                                         r  btn/deb.count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDRE (Prop_fdre_C_Q)         0.456     5.646 f  btn/deb.count_reg[6]/Q
                         net (fo=2, routed)           0.996     6.642    btn/deb.count_reg_n_0_[6]
    SLICE_X2Y39          LUT4 (Prop_lut4_I1_O)        0.124     6.766 f  btn/FSM_sequential_BTN_state[1]_i_5/O
                         net (fo=2, routed)           1.191     7.956    btn/FSM_sequential_BTN_state[1]_i_5_n_0
    SLICE_X2Y41          LUT6 (Prop_lut6_I2_O)        0.124     8.080 f  btn/FSM_sequential_BTN_state[1]_i_3/O
                         net (fo=3, routed)           0.304     8.384    btn/FSM_sequential_BTN_state[1]_i_3_n_0
    SLICE_X2Y41          LUT5 (Prop_lut5_I3_O)        0.124     8.508 r  btn/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.655     9.163    btn/deb.count[31]_i_1_n_0
    SLICE_X3Y45          FDRE                                         r  btn/deb.count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.522    14.894    btn/clock_in_IBUF_BUFG
    SLICE_X3Y45          FDRE                                         r  btn/deb.count_reg[30]/C
                         clock pessimism              0.273    15.167    
                         clock uncertainty           -0.035    15.131    
    SLICE_X3Y45          FDRE (Setup_fdre_C_R)       -0.429    14.702    btn/deb.count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.702    
                         arrival time                          -9.163    
  -------------------------------------------------------------------
                         slack                                  5.539    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 sistema/counter/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema/rom/output_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.449%)  route 0.163ns (53.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.595     1.508    sistema/counter/clock_in_IBUF_BUFG
    SLICE_X0Y39          FDRE                                         r  sistema/counter/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sistema/counter/c_reg[0]/Q
                         net (fo=7, routed)           0.163     1.812    sistema/rom/sig_address[0]
    SLICE_X0Y40          FDRE                                         r  sistema/rom/output_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.867     2.025    sistema/rom/clock_in_IBUF_BUFG
    SLICE_X0Y40          FDRE                                         r  sistema/rom/output_reg[0]/C
                         clock pessimism             -0.500     1.525    
    SLICE_X0Y40          FDRE (Hold_fdre_C_D)         0.070     1.595    sistema/rom/output_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 sistema/control_unit/FSM_onehot_stato_corrente_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema/control_unit/FSM_onehot_stato_corrente_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.106%)  route 0.128ns (43.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.596     1.509    sistema/control_unit/clock_in_IBUF_BUFG
    SLICE_X2Y40          FDRE                                         r  sistema/control_unit/FSM_onehot_stato_corrente_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.164     1.673 r  sistema/control_unit/FSM_onehot_stato_corrente_reg[1]/Q
                         net (fo=3, routed)           0.128     1.802    sistema/control_unit/FSM_onehot_stato_corrente_reg_n_0_[1]
    SLICE_X2Y40          FDRE                                         r  sistema/control_unit/FSM_onehot_stato_corrente_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.867     2.025    sistema/control_unit/clock_in_IBUF_BUFG
    SLICE_X2Y40          FDRE                                         r  sistema/control_unit/FSM_onehot_stato_corrente_reg[2]/C
                         clock pessimism             -0.516     1.509    
    SLICE_X2Y40          FDRE (Hold_fdre_C_D)         0.060     1.569    sistema/control_unit/FSM_onehot_stato_corrente_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 sistema/control_unit/FSM_onehot_stato_corrente_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema/control_unit/FSM_onehot_stato_corrente_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.246ns (69.133%)  route 0.110ns (30.867%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.596     1.509    sistema/control_unit/clock_in_IBUF_BUFG
    SLICE_X2Y40          FDRE                                         r  sistema/control_unit/FSM_onehot_stato_corrente_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.148     1.657 r  sistema/control_unit/FSM_onehot_stato_corrente_reg[4]/Q
                         net (fo=2, routed)           0.110     1.767    sistema/control_unit/FSM_onehot_stato_corrente_reg_n_0_[4]
    SLICE_X2Y40          LUT3 (Prop_lut3_I2_O)        0.098     1.865 r  sistema/control_unit/FSM_onehot_stato_corrente[0]_i_1/O
                         net (fo=1, routed)           0.000     1.865    sistema/control_unit/FSM_onehot_stato_corrente[0]_i_1_n_0
    SLICE_X2Y40          FDSE                                         r  sistema/control_unit/FSM_onehot_stato_corrente_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.867     2.025    sistema/control_unit/clock_in_IBUF_BUFG
    SLICE_X2Y40          FDSE                                         r  sistema/control_unit/FSM_onehot_stato_corrente_reg[0]/C
                         clock pessimism             -0.516     1.509    
    SLICE_X2Y40          FDSE (Hold_fdse_C_D)         0.121     1.630    sistema/control_unit/FSM_onehot_stato_corrente_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 sistema/control_unit/FSM_onehot_stato_corrente_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema/control_unit/read_rom_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.246ns (65.903%)  route 0.127ns (34.097%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.596     1.509    sistema/control_unit/clock_in_IBUF_BUFG
    SLICE_X2Y40          FDRE                                         r  sistema/control_unit/FSM_onehot_stato_corrente_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.148     1.657 f  sistema/control_unit/FSM_onehot_stato_corrente_reg[2]/Q
                         net (fo=2, routed)           0.127     1.785    sistema/control_unit/FSM_onehot_stato_corrente_reg_n_0_[2]
    SLICE_X2Y39          LUT4 (Prop_lut4_I0_O)        0.098     1.883 r  sistema/control_unit/read_rom_i_1/O
                         net (fo=1, routed)           0.000     1.883    sistema/control_unit/read_rom_i_1_n_0
    SLICE_X2Y39          FDRE                                         r  sistema/control_unit/read_rom_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.866     2.024    sistema/control_unit/clock_in_IBUF_BUFG
    SLICE_X2Y39          FDRE                                         r  sistema/control_unit/read_rom_reg/C
                         clock pessimism             -0.500     1.524    
    SLICE_X2Y39          FDRE (Hold_fdre_C_D)         0.121     1.645    sistema/control_unit/read_rom_reg
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 sistema/counter/c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema/rom/output_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.190ns (52.212%)  route 0.174ns (47.788%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.595     1.508    sistema/counter/clock_in_IBUF_BUFG
    SLICE_X0Y39          FDRE                                         r  sistema/counter/c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sistema/counter/c_reg[1]/Q
                         net (fo=5, routed)           0.174     1.823    sistema/rom/sig_address[1]
    SLICE_X0Y40          LUT3 (Prop_lut3_I0_O)        0.049     1.872 r  sistema/rom/output[6]_i_1/O
                         net (fo=1, routed)           0.000     1.872    sistema/rom/output[6]_i_1_n_0
    SLICE_X0Y40          FDRE                                         r  sistema/rom/output_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.867     2.025    sistema/rom/clock_in_IBUF_BUFG
    SLICE_X0Y40          FDRE                                         r  sistema/rom/output_reg[6]/C
                         clock pessimism             -0.500     1.525    
    SLICE_X0Y40          FDRE (Hold_fdre_C_D)         0.107     1.632    sistema/rom/output_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 btn/FSM_sequential_BTN_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn/CLEARED_BTN_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.209ns (54.697%)  route 0.173ns (45.303%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.596     1.509    btn/clock_in_IBUF_BUFG
    SLICE_X2Y41          FDRE                                         r  btn/FSM_sequential_BTN_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.164     1.673 r  btn/FSM_sequential_BTN_state_reg[0]/Q
                         net (fo=6, routed)           0.173     1.846    btn/count
    SLICE_X2Y40          LUT6 (Prop_lut6_I3_O)        0.045     1.891 r  btn/CLEARED_BTN_i_1/O
                         net (fo=1, routed)           0.000     1.891    btn/CLEARED_BTN_i_1_n_0
    SLICE_X2Y40          FDRE                                         r  btn/CLEARED_BTN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.867     2.025    btn/clock_in_IBUF_BUFG
    SLICE_X2Y40          FDRE                                         r  btn/CLEARED_BTN_reg/C
                         clock pessimism             -0.500     1.525    
    SLICE_X2Y40          FDRE (Hold_fdre_C_D)         0.120     1.645    btn/CLEARED_BTN_reg
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 sistema/counter/c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema/rom/output_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.681%)  route 0.174ns (48.319%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.595     1.508    sistema/counter/clock_in_IBUF_BUFG
    SLICE_X0Y39          FDRE                                         r  sistema/counter/c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sistema/counter/c_reg[1]/Q
                         net (fo=5, routed)           0.174     1.823    sistema/rom/sig_address[1]
    SLICE_X0Y40          LUT3 (Prop_lut3_I2_O)        0.045     1.868 r  sistema/rom/output[5]_i_1/O
                         net (fo=1, routed)           0.000     1.868    sistema/rom/output[5]_i_1_n_0
    SLICE_X0Y40          FDRE                                         r  sistema/rom/output_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.867     2.025    sistema/rom/clock_in_IBUF_BUFG
    SLICE_X0Y40          FDRE                                         r  sistema/rom/output_reg[5]/C
                         clock pessimism             -0.500     1.525    
    SLICE_X0Y40          FDRE (Hold_fdre_C_D)         0.092     1.617    sistema/rom/output_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 sistema/control_unit/FSM_onehot_stato_corrente_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema/control_unit/FSM_onehot_stato_corrente_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.209ns (55.663%)  route 0.166ns (44.337%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.596     1.509    sistema/control_unit/clock_in_IBUF_BUFG
    SLICE_X2Y40          FDSE                                         r  sistema/control_unit/FSM_onehot_stato_corrente_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDSE (Prop_fdse_C_Q)         0.164     1.673 r  sistema/control_unit/FSM_onehot_stato_corrente_reg[0]/Q
                         net (fo=3, routed)           0.166     1.840    sistema/control_unit/FSM_onehot_stato_corrente_reg_n_0_[0]
    SLICE_X2Y40          LUT2 (Prop_lut2_I0_O)        0.045     1.885 r  sistema/control_unit/FSM_onehot_stato_corrente[1]_i_1/O
                         net (fo=1, routed)           0.000     1.885    sistema/control_unit/FSM_onehot_stato_corrente[1]_i_1_n_0
    SLICE_X2Y40          FDRE                                         r  sistema/control_unit/FSM_onehot_stato_corrente_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.867     2.025    sistema/control_unit/clock_in_IBUF_BUFG
    SLICE_X2Y40          FDRE                                         r  sistema/control_unit/FSM_onehot_stato_corrente_reg[1]/C
                         clock pessimism             -0.516     1.509    
    SLICE_X2Y40          FDRE (Hold_fdre_C_D)         0.121     1.630    sistema/control_unit/FSM_onehot_stato_corrente_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 sistema/control_unit/FSM_onehot_stato_corrente_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema/control_unit/FSM_onehot_stato_corrente_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.148ns (55.273%)  route 0.120ns (44.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.596     1.509    sistema/control_unit/clock_in_IBUF_BUFG
    SLICE_X2Y40          FDRE                                         r  sistema/control_unit/FSM_onehot_stato_corrente_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.148     1.657 r  sistema/control_unit/FSM_onehot_stato_corrente_reg[3]/Q
                         net (fo=1, routed)           0.120     1.777    sistema/control_unit/FSM_onehot_stato_corrente_reg_n_0_[3]
    SLICE_X2Y40          FDRE                                         r  sistema/control_unit/FSM_onehot_stato_corrente_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.867     2.025    sistema/control_unit/clock_in_IBUF_BUFG
    SLICE_X2Y40          FDRE                                         r  sistema/control_unit/FSM_onehot_stato_corrente_reg[4]/C
                         clock pessimism             -0.516     1.509    
    SLICE_X2Y40          FDRE (Hold_fdre_C_D)         0.010     1.519    sistema/control_unit/FSM_onehot_stato_corrente_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 sistema/counter/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema/counter/c_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.184ns (49.875%)  route 0.185ns (50.125%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.595     1.508    sistema/counter/clock_in_IBUF_BUFG
    SLICE_X0Y39          FDRE                                         r  sistema/counter/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sistema/counter/c_reg[0]/Q
                         net (fo=7, routed)           0.185     1.834    sistema/counter/sig_address[0]
    SLICE_X0Y39          LUT4 (Prop_lut4_I0_O)        0.043     1.877 r  sistema/counter/c[2]_i_1/O
                         net (fo=1, routed)           0.000     1.877    sistema/counter/c[2]_i_1_n_0
    SLICE_X0Y39          FDRE                                         r  sistema/counter/c_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.866     2.024    sistema/counter/clock_in_IBUF_BUFG
    SLICE_X0Y39          FDRE                                         r  sistema/counter/c_reg[2]/C
                         clock pessimism             -0.516     1.508    
    SLICE_X0Y39          FDRE (Hold_fdre_C_D)         0.107     1.615    sistema/counter/c_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_in }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_in_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y40     btn/CLEARED_BTN_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y41     btn/FSM_sequential_BTN_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y41     btn/FSM_sequential_BTN_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y38     btn/deb.count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y40     btn/deb.count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y40     btn/deb.count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y40     btn/deb.count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y41     btn/deb.count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y41     btn/deb.count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y40     btn/CLEARED_BTN_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y40     btn/CLEARED_BTN_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y41     btn/FSM_sequential_BTN_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y41     btn/FSM_sequential_BTN_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y41     btn/FSM_sequential_BTN_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y41     btn/FSM_sequential_BTN_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y38     btn/deb.count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y38     btn/deb.count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y40     btn/deb.count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y40     btn/deb.count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y40     btn/CLEARED_BTN_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y40     btn/CLEARED_BTN_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y41     btn/FSM_sequential_BTN_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y41     btn/FSM_sequential_BTN_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y41     btn/FSM_sequential_BTN_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y41     btn/FSM_sequential_BTN_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y38     btn/deb.count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y38     btn/deb.count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y40     btn/deb.count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y40     btn/deb.count_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sistema/rom/output_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.620ns  (logic 4.343ns (56.995%)  route 3.277ns (43.005%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.638     5.190    sistema/rom/clock_in_IBUF_BUFG
    SLICE_X0Y40          FDRE                                         r  sistema/rom/output_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.456     5.646 r  sistema/rom/output_reg[5]/Q
                         net (fo=1, routed)           0.658     6.304    sistema/M/Q[1]
    SLICE_X0Y40          LUT2 (Prop_lut2_I1_O)        0.152     6.456 r  sistema/M/output[2]_INST_0_i_1/O
                         net (fo=2, routed)           2.619     9.075    output_OBUF[0]
    J13                  OBUF (Prop_obuf_I_O)         3.735    12.810 r  output[2]_INST_0/O
                         net (fo=0)                   0.000    12.810    output[2]
    J13                                                               r  output[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sistema/rom/output_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.472ns  (logic 4.334ns (58.004%)  route 3.138ns (41.996%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.638     5.190    sistema/rom/clock_in_IBUF_BUFG
    SLICE_X0Y40          FDRE                                         r  sistema/rom/output_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.456     5.646 r  sistema/rom/output_reg[5]/Q
                         net (fo=1, routed)           0.658     6.304    sistema/M/Q[1]
    SLICE_X0Y40          LUT2 (Prop_lut2_I1_O)        0.152     6.456 r  sistema/M/output[2]_INST_0_i_1/O
                         net (fo=2, routed)           2.480     8.936    output_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.726    12.662 r  output[0]_INST_0/O
                         net (fo=0)                   0.000    12.662    output[0]
    H17                                                               r  output[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sistema/rom/output_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.005ns  (logic 4.258ns (60.784%)  route 2.747ns (39.216%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.638     5.190    sistema/rom/clock_in_IBUF_BUFG
    SLICE_X0Y40          FDRE                                         r  sistema/rom/output_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.419     5.609 r  sistema/rom/output_reg[6]/Q
                         net (fo=1, routed)           0.682     6.291    sistema/M/Q[2]
    SLICE_X0Y40          LUT3 (Prop_lut3_I2_O)        0.296     6.587 r  sistema/M/output[3]_INST_0_i_1/O
                         net (fo=2, routed)           2.065     8.652    output_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.543    12.195 r  output[1]_INST_0/O
                         net (fo=0)                   0.000    12.195    output[1]
    K15                                                               r  output[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sistema/rom/output_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.670ns  (logic 4.241ns (63.586%)  route 2.429ns (36.414%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.638     5.190    sistema/rom/clock_in_IBUF_BUFG
    SLICE_X0Y40          FDRE                                         r  sistema/rom/output_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.419     5.609 r  sistema/rom/output_reg[6]/Q
                         net (fo=1, routed)           0.682     6.291    sistema/M/Q[2]
    SLICE_X0Y40          LUT3 (Prop_lut3_I2_O)        0.296     6.587 r  sistema/M/output[3]_INST_0_i_1/O
                         net (fo=2, routed)           1.747     8.334    output_OBUF[1]
    N14                  OBUF (Prop_obuf_I_O)         3.526    11.860 r  output[3]_INST_0/O
                         net (fo=0)                   0.000    11.860    output[3]
    N14                                                               r  output[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sistema/rom/output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.966ns  (logic 1.413ns (71.869%)  route 0.553ns (28.131%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.596     1.509    sistema/rom/clock_in_IBUF_BUFG
    SLICE_X0Y40          FDRE                                         r  sistema/rom/output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  sistema/rom/output_reg[0]/Q
                         net (fo=2, routed)           0.173     1.823    sistema/M/Q[0]
    SLICE_X0Y40          LUT3 (Prop_lut3_I1_O)        0.045     1.868 r  sistema/M/output[3]_INST_0_i_1/O
                         net (fo=2, routed)           0.381     2.249    output_OBUF[1]
    N14                  OBUF (Prop_obuf_I_O)         1.227     3.476 r  output[3]_INST_0/O
                         net (fo=0)                   0.000     3.476    output[3]
    N14                                                               r  output[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sistema/rom/output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.114ns  (logic 1.430ns (67.629%)  route 0.684ns (32.371%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.596     1.509    sistema/rom/clock_in_IBUF_BUFG
    SLICE_X0Y40          FDRE                                         r  sistema/rom/output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  sistema/rom/output_reg[0]/Q
                         net (fo=2, routed)           0.173     1.823    sistema/M/Q[0]
    SLICE_X0Y40          LUT3 (Prop_lut3_I1_O)        0.045     1.868 r  sistema/M/output[3]_INST_0_i_1/O
                         net (fo=2, routed)           0.512     2.380    output_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.244     3.623 r  output[1]_INST_0/O
                         net (fo=0)                   0.000     3.623    output[1]
    K15                                                               r  output[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sistema/rom/output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.326ns  (logic 1.470ns (63.209%)  route 0.856ns (36.792%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.596     1.509    sistema/rom/clock_in_IBUF_BUFG
    SLICE_X0Y40          FDRE                                         r  sistema/rom/output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  sistema/rom/output_reg[0]/Q
                         net (fo=2, routed)           0.173     1.823    sistema/M/Q[0]
    SLICE_X0Y40          LUT2 (Prop_lut2_I0_O)        0.042     1.865 r  sistema/M/output[2]_INST_0_i_1/O
                         net (fo=2, routed)           0.683     2.548    output_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.287     3.835 r  output[0]_INST_0/O
                         net (fo=0)                   0.000     3.835    output[0]
    H17                                                               r  output[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sistema/rom/output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.388ns  (logic 1.479ns (61.942%)  route 0.909ns (38.058%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.596     1.509    sistema/rom/clock_in_IBUF_BUFG
    SLICE_X0Y40          FDRE                                         r  sistema/rom/output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  sistema/rom/output_reg[0]/Q
                         net (fo=2, routed)           0.173     1.823    sistema/M/Q[0]
    SLICE_X0Y40          LUT2 (Prop_lut2_I0_O)        0.042     1.865 r  sistema/M/output[2]_INST_0_i_1/O
                         net (fo=2, routed)           0.736     2.601    output_OBUF[0]
    J13                  OBUF (Prop_obuf_I_O)         1.296     3.897 r  output[2]_INST_0/O
                         net (fo=0)                   0.000     3.897    output[2]
    J13                                                               r  output[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            83 Endpoints
Min Delay            83 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            btn/deb.count_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.862ns  (logic 1.623ns (33.392%)  route 3.238ns (66.608%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 f  reset_IBUF_inst/O
                         net (fo=20, routed)          2.000     3.471    btn/reset_IBUF
    SLICE_X2Y41          LUT2 (Prop_lut2_I1_O)        0.153     3.624 r  btn/deb.count[31]_i_2/O
                         net (fo=31, routed)          1.238     4.862    btn/deb.count[31]_i_2_n_0
    SLICE_X3Y45          FDRE                                         r  btn/deb.count_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.522     4.894    btn/clock_in_IBUF_BUFG
    SLICE_X3Y45          FDRE                                         r  btn/deb.count_reg[29]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            btn/deb.count_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.862ns  (logic 1.623ns (33.392%)  route 3.238ns (66.608%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 f  reset_IBUF_inst/O
                         net (fo=20, routed)          2.000     3.471    btn/reset_IBUF
    SLICE_X2Y41          LUT2 (Prop_lut2_I1_O)        0.153     3.624 r  btn/deb.count[31]_i_2/O
                         net (fo=31, routed)          1.238     4.862    btn/deb.count[31]_i_2_n_0
    SLICE_X3Y45          FDRE                                         r  btn/deb.count_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.522     4.894    btn/clock_in_IBUF_BUFG
    SLICE_X3Y45          FDRE                                         r  btn/deb.count_reg[30]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            btn/deb.count_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.862ns  (logic 1.623ns (33.392%)  route 3.238ns (66.608%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 f  reset_IBUF_inst/O
                         net (fo=20, routed)          2.000     3.471    btn/reset_IBUF
    SLICE_X2Y41          LUT2 (Prop_lut2_I1_O)        0.153     3.624 r  btn/deb.count[31]_i_2/O
                         net (fo=31, routed)          1.238     4.862    btn/deb.count[31]_i_2_n_0
    SLICE_X3Y45          FDRE                                         r  btn/deb.count_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.522     4.894    btn/clock_in_IBUF_BUFG
    SLICE_X3Y45          FDRE                                         r  btn/deb.count_reg[31]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            btn/deb.count_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.721ns  (logic 1.623ns (34.388%)  route 3.097ns (65.612%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 f  reset_IBUF_inst/O
                         net (fo=20, routed)          2.000     3.471    btn/reset_IBUF
    SLICE_X2Y41          LUT2 (Prop_lut2_I1_O)        0.153     3.624 r  btn/deb.count[31]_i_2/O
                         net (fo=31, routed)          1.097     4.721    btn/deb.count[31]_i_2_n_0
    SLICE_X3Y44          FDRE                                         r  btn/deb.count_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.522     4.894    btn/clock_in_IBUF_BUFG
    SLICE_X3Y44          FDRE                                         r  btn/deb.count_reg[25]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            btn/deb.count_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.721ns  (logic 1.623ns (34.388%)  route 3.097ns (65.612%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 f  reset_IBUF_inst/O
                         net (fo=20, routed)          2.000     3.471    btn/reset_IBUF
    SLICE_X2Y41          LUT2 (Prop_lut2_I1_O)        0.153     3.624 r  btn/deb.count[31]_i_2/O
                         net (fo=31, routed)          1.097     4.721    btn/deb.count[31]_i_2_n_0
    SLICE_X3Y44          FDRE                                         r  btn/deb.count_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.522     4.894    btn/clock_in_IBUF_BUFG
    SLICE_X3Y44          FDRE                                         r  btn/deb.count_reg[26]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            btn/deb.count_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.721ns  (logic 1.623ns (34.388%)  route 3.097ns (65.612%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 f  reset_IBUF_inst/O
                         net (fo=20, routed)          2.000     3.471    btn/reset_IBUF
    SLICE_X2Y41          LUT2 (Prop_lut2_I1_O)        0.153     3.624 r  btn/deb.count[31]_i_2/O
                         net (fo=31, routed)          1.097     4.721    btn/deb.count[31]_i_2_n_0
    SLICE_X3Y44          FDRE                                         r  btn/deb.count_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.522     4.894    btn/clock_in_IBUF_BUFG
    SLICE_X3Y44          FDRE                                         r  btn/deb.count_reg[27]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            btn/deb.count_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.721ns  (logic 1.623ns (34.388%)  route 3.097ns (65.612%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 f  reset_IBUF_inst/O
                         net (fo=20, routed)          2.000     3.471    btn/reset_IBUF
    SLICE_X2Y41          LUT2 (Prop_lut2_I1_O)        0.153     3.624 r  btn/deb.count[31]_i_2/O
                         net (fo=31, routed)          1.097     4.721    btn/deb.count[31]_i_2_n_0
    SLICE_X3Y44          FDRE                                         r  btn/deb.count_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.522     4.894    btn/clock_in_IBUF_BUFG
    SLICE_X3Y44          FDRE                                         r  btn/deb.count_reg[28]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            btn/deb.count_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.570ns  (logic 1.623ns (35.522%)  route 2.947ns (64.478%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 f  reset_IBUF_inst/O
                         net (fo=20, routed)          2.000     3.471    btn/reset_IBUF
    SLICE_X2Y41          LUT2 (Prop_lut2_I1_O)        0.153     3.624 r  btn/deb.count[31]_i_2/O
                         net (fo=31, routed)          0.947     4.570    btn/deb.count[31]_i_2_n_0
    SLICE_X3Y43          FDRE                                         r  btn/deb.count_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.522     4.894    btn/clock_in_IBUF_BUFG
    SLICE_X3Y43          FDRE                                         r  btn/deb.count_reg[21]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            btn/deb.count_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.570ns  (logic 1.623ns (35.522%)  route 2.947ns (64.478%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 f  reset_IBUF_inst/O
                         net (fo=20, routed)          2.000     3.471    btn/reset_IBUF
    SLICE_X2Y41          LUT2 (Prop_lut2_I1_O)        0.153     3.624 r  btn/deb.count[31]_i_2/O
                         net (fo=31, routed)          0.947     4.570    btn/deb.count[31]_i_2_n_0
    SLICE_X3Y43          FDRE                                         r  btn/deb.count_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.522     4.894    btn/clock_in_IBUF_BUFG
    SLICE_X3Y43          FDRE                                         r  btn/deb.count_reg[22]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            btn/deb.count_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.570ns  (logic 1.623ns (35.522%)  route 2.947ns (64.478%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 f  reset_IBUF_inst/O
                         net (fo=20, routed)          2.000     3.471    btn/reset_IBUF
    SLICE_X2Y41          LUT2 (Prop_lut2_I1_O)        0.153     3.624 r  btn/deb.count[31]_i_2/O
                         net (fo=31, routed)          0.947     4.570    btn/deb.count[31]_i_2_n_0
    SLICE_X3Y43          FDRE                                         r  btn/deb.count_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.522     4.894    btn/clock_in_IBUF_BUFG
    SLICE_X3Y43          FDRE                                         r  btn/deb.count_reg[23]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            btn/deb.count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.716ns  (logic 0.283ns (39.577%)  route 0.433ns (60.423%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  reset_IBUF_inst/O
                         net (fo=20, routed)          0.433     0.671    btn/reset_IBUF
    SLICE_X2Y38          LUT3 (Prop_lut3_I0_O)        0.045     0.716 r  btn/deb.count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.716    btn/deb.count[0]_i_1_n_0
    SLICE_X2Y38          FDRE                                         r  btn/deb.count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.866     2.024    btn/clock_in_IBUF_BUFG
    SLICE_X2Y38          FDRE                                         r  btn/deb.count_reg[0]/C

Slack:                    inf
  Source:                 btn1
                            (input port)
  Destination:            btn/FSM_sequential_BTN_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.741ns  (logic 0.292ns (39.395%)  route 0.449ns (60.605%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  btn1 (IN)
                         net (fo=0)                   0.000     0.000    btn1
    M18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  btn1_IBUF_inst/O
                         net (fo=3, routed)           0.449     0.696    btn/btn1_IBUF
    SLICE_X2Y41          LUT6 (Prop_lut6_I5_O)        0.045     0.741 r  btn/FSM_sequential_BTN_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.741    btn/BTN_state__0[1]
    SLICE_X2Y41          FDRE                                         r  btn/FSM_sequential_BTN_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.867     2.025    btn/clock_in_IBUF_BUFG
    SLICE_X2Y41          FDRE                                         r  btn/FSM_sequential_BTN_state_reg[1]/C

Slack:                    inf
  Source:                 btn1
                            (input port)
  Destination:            btn/FSM_sequential_BTN_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.750ns  (logic 0.292ns (38.950%)  route 0.458ns (61.050%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  btn1 (IN)
                         net (fo=0)                   0.000     0.000    btn1
    M18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  btn1_IBUF_inst/O
                         net (fo=3, routed)           0.458     0.705    btn/btn1_IBUF
    SLICE_X2Y41          LUT6 (Prop_lut6_I1_O)        0.045     0.750 r  btn/FSM_sequential_BTN_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.750    btn/BTN_state__0[0]
    SLICE_X2Y41          FDRE                                         r  btn/FSM_sequential_BTN_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.867     2.025    btn/clock_in_IBUF_BUFG
    SLICE_X2Y41          FDRE                                         r  btn/FSM_sequential_BTN_state_reg[0]/C

Slack:                    inf
  Source:                 btn1
                            (input port)
  Destination:            btn/CLEARED_BTN_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.795ns  (logic 0.292ns (36.718%)  route 0.503ns (63.282%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  btn1 (IN)
                         net (fo=0)                   0.000     0.000    btn1
    M18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  btn1_IBUF_inst/O
                         net (fo=3, routed)           0.503     0.750    btn/btn1_IBUF
    SLICE_X2Y40          LUT6 (Prop_lut6_I2_O)        0.045     0.795 r  btn/CLEARED_BTN_i_1/O
                         net (fo=1, routed)           0.000     0.795    btn/CLEARED_BTN_i_1_n_0
    SLICE_X2Y40          FDRE                                         r  btn/CLEARED_BTN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.867     2.025    btn/clock_in_IBUF_BUFG
    SLICE_X2Y40          FDRE                                         r  btn/CLEARED_BTN_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            sistema/counter/c_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.816ns  (logic 0.238ns (29.193%)  route 0.578ns (70.807%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  reset_IBUF_inst/O
                         net (fo=20, routed)          0.578     0.816    sistema/counter/reset_IBUF
    SLICE_X0Y39          FDRE                                         r  sistema/counter/c_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.866     2.024    sistema/counter/clock_in_IBUF_BUFG
    SLICE_X0Y39          FDRE                                         r  sistema/counter/c_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            sistema/counter/c_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.816ns  (logic 0.238ns (29.193%)  route 0.578ns (70.807%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  reset_IBUF_inst/O
                         net (fo=20, routed)          0.578     0.816    sistema/counter/reset_IBUF
    SLICE_X0Y39          FDRE                                         r  sistema/counter/c_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.866     2.024    sistema/counter/clock_in_IBUF_BUFG
    SLICE_X0Y39          FDRE                                         r  sistema/counter/c_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            sistema/counter/c_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.816ns  (logic 0.238ns (29.193%)  route 0.578ns (70.807%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  reset_IBUF_inst/O
                         net (fo=20, routed)          0.578     0.816    sistema/counter/reset_IBUF
    SLICE_X0Y39          FDRE                                         r  sistema/counter/c_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.866     2.024    sistema/counter/clock_in_IBUF_BUFG
    SLICE_X0Y39          FDRE                                         r  sistema/counter/c_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            sistema/rom/output_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.872ns  (logic 0.238ns (27.323%)  route 0.634ns (72.677%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  reset_IBUF_inst/O
                         net (fo=20, routed)          0.634     0.872    sistema/rom/reset_IBUF
    SLICE_X0Y40          FDRE                                         r  sistema/rom/output_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.867     2.025    sistema/rom/clock_in_IBUF_BUFG
    SLICE_X0Y40          FDRE                                         r  sistema/rom/output_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            sistema/rom/output_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.872ns  (logic 0.238ns (27.323%)  route 0.634ns (72.677%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  reset_IBUF_inst/O
                         net (fo=20, routed)          0.634     0.872    sistema/rom/reset_IBUF
    SLICE_X0Y40          FDRE                                         r  sistema/rom/output_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.867     2.025    sistema/rom/clock_in_IBUF_BUFG
    SLICE_X0Y40          FDRE                                         r  sistema/rom/output_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            sistema/rom/output_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.872ns  (logic 0.238ns (27.323%)  route 0.634ns (72.677%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  reset_IBUF_inst/O
                         net (fo=20, routed)          0.634     0.872    sistema/rom/reset_IBUF
    SLICE_X0Y40          FDRE                                         r  sistema/rom/output_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.867     2.025    sistema/rom/clock_in_IBUF_BUFG
    SLICE_X0Y40          FDRE                                         r  sistema/rom/output_reg[6]/C





