
---------- Begin Simulation Statistics ----------
simSeconds                                   0.803845                       # Number of seconds simulated (Second)
simTicks                                 803844721000                       # Number of ticks simulated (Tick)
finalTick                                803844721000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    458.94                       # Real time elapsed on the host (Second)
hostTickRate                               1751524646                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8561308                       # Number of bytes of host memory used (Byte)
simInsts                                    109993796                       # Number of instructions simulated (Count)
simOps                                      120715221                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   239669                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     263030                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                        803844978                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               7.301808                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.136952                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                       123284949                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                   192511                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                      133127408                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                    732                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined              2762238                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined           2734241                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved               23005                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples           466086169                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.285628                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              0.894174                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                 401749508     86.20%     86.20% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                  32063058      6.88%     93.08% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                  14741282      3.16%     96.24% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   7955070      1.71%     97.95% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   4211370      0.90%     98.85% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   2200616      0.47%     99.32% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   2448327      0.53%     99.85% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    557450      0.12%     99.97% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    159488      0.03%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total             466086169                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   69198      5.91%      5.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                  12303      1.05%      6.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%      6.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      6.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      6.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      6.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                   69      0.01%      6.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      6.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      6.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    1      0.00%      6.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      6.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%      6.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%      6.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      4      0.00%      6.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%      6.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%      6.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%      6.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%      6.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%      6.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%      6.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%      6.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%      6.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%      6.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%      6.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%      6.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%      6.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%      6.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%      6.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%      6.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%      6.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%      6.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%      6.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%      6.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%      6.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%      6.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%      6.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%      6.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%      6.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%      6.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%      6.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%      6.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%      6.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%      6.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%      6.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%      6.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%      6.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%      6.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%      6.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%      6.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%      6.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%      6.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 349996     29.88%     36.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                739753     63.16%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass           24      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      85104530     63.93%     63.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult       373710      0.28%     64.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv        131084      0.10%     64.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd       196606      0.15%     64.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp        16641      0.01%     64.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt       393216      0.30%     64.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult       393216      0.30%     65.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc       393216      0.30%     65.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv          257      0.00%     65.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc       758098      0.57%     65.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            1      0.00%     65.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd           64      0.00%     65.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     65.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu        35566      0.03%     65.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp        20842      0.02%     65.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            1      0.00%     65.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc        65610      0.05%     66.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     66.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     66.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     66.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     66.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     66.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     66.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     66.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd        28672      0.02%     66.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     66.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp         4096      0.00%     66.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     66.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     66.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     66.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult        20505      0.02%     66.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     66.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     66.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     66.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     66.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     66.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     66.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd          256      0.00%     66.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp          256      0.00%     66.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     66.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     66.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     66.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     66.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     66.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     66.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     66.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     66.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu         4619      0.00%     66.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix           320      0.00%     66.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov         5120      0.00%     66.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP        32768      0.02%     66.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     29860101     22.43%     88.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite     15288013     11.48%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total      133127408                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.165613                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             1171324                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.008799                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                721837232                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               120347995                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses       116736156                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                 11675809                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                 6107156                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses         5435753                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                   128360585                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                     5938123                       # Number of vector alu accesses (Count)
system.cpu.numRecvResp                       33987317                       # Number of received responses (Count)
system.cpu.numRecvRespBytes                 252009930                       # Number of received response bytes (Byte)
system.cpu.recvRespAvgBW                         0.31                       # Average bandwidth of received responses ((Byte/Cycle))
system.cpu.recvRespAvgSize                       7.41                       # Average packet size per received response ((Byte/Count))
system.cpu.recvRespAvgRate                       0.04                       # Average rate of received responses per cycle ((Count/Cycle))
system.cpu.recvRespAvgRetryRate                  0.00                       # Average retry rate per received response ((Count/Count))
system.cpu.numSendRetryResp                         0                       # Number of retry responses sent (Count)
system.cpu.numSquashedInsts                    210473                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                        19055247                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                       337758809                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads       19530843                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores      15426863                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads       312321                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores       950284                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return       1020996      4.32%      4.32% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect      1029083      4.36%      8.68% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect          321      0.00%      8.68% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond     19133809     80.97%     89.65% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond      2310590      9.78%     99.43% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     99.43% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond       135111      0.57%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total       23629910                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return          289      0.04%      0.04% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect         8627      1.04%      1.08% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect           66      0.01%      1.09% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond       793920     96.16%     97.24% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond        22710      2.75%     99.99% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     99.99% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond           51      0.01%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total        825663                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return            6      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect          304      0.15%      0.15% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect           52      0.02%      0.17% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond       208882     99.69%     99.86% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond          225      0.11%     99.97% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     99.97% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond           70      0.03%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total       209539                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return      1020707      4.48%      4.48% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect      1020456      4.47%      8.95% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect          255      0.00%      8.95% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond     18339889     80.42%     89.38% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond      2287880     10.03%     99.41% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     99.41% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond       135060      0.59%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total     22804247                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect          214      0.10%      0.10% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect           52      0.02%      0.13% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond       207724     99.77%     99.90% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond          144      0.07%     99.97% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.97% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond           70      0.03%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total       208204                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::CallDirect            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::CallIndirect            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::DirectCond       207256    100.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::DirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::total       207256                       # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::CallDirect          214     22.57%     22.57% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::CallIndirect           52      5.49%     28.06% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::DirectCond          468     49.37%     77.43% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::DirectUncond          144     15.19%     92.62% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::IndirectCond            0      0.00%     92.62% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::IndirectUncond           70      7.38%    100.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::total          948                       # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget     12007505     50.81%     50.81% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB     10466216     44.29%     95.11% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS      1020996      4.32%     99.43% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect       135193      0.57%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total     23629910                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch        88475     42.22%     42.22% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return       121058     57.77%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect            6      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total       209539                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted          19133809                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken      7128259                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect            209539                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss            701                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.BTBLookups             23629910                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                88353                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                13723074                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.580750                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted            1057                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups          135432                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits             135193                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              239                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return      1020996      4.32%      4.32% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect      1029083      4.36%      8.68% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect          321      0.00%      8.68% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond     19133809     80.97%     89.65% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond      2310590      9.78%     99.43% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     99.43% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond       135111      0.57%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total     23629910                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return      1020996     10.31%     10.31% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect          487      0.00%     10.31% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect          321      0.00%     10.31% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond      8749544     88.32%     98.63% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond          377      0.00%     98.64% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     98.64% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond       135111      1.36%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total       9906836                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect          304      0.34%      0.34% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%      0.34% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond        87824     99.40%     99.75% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond          225      0.25%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total        88353                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect          304      0.34%      0.34% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.34% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond        87824     99.40%     99.75% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond          225      0.25%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total        88353                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 803844721000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups       135432                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits       135193                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses          239                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords          122                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords       135554                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            2                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes              1029693                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                1029689                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes               8982                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                1020707                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct             1020707                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts         2762721                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls          169506                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts            209010                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples    465559163                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.259494                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.056952                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0       418561499     89.91%     89.91% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1        23285585      5.00%     94.91% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         8677234      1.86%     96.77% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         4401883      0.95%     97.72% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4         3040998      0.65%     98.37% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5         1061048      0.23%     98.60% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          980299      0.21%     98.81% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          791749      0.17%     98.98% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         4758868      1.02%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total    465559163                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                      131186                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls               1020711                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass           24      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     83801193     69.37%     69.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult       373710      0.31%     69.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv       131078      0.11%     69.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd       196606      0.16%     69.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp        16641      0.01%     69.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt       393216      0.33%     70.29% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult       393216      0.33%     70.61% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc       393216      0.33%     70.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv          257      0.00%     70.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc       758068      0.63%     71.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            1      0.00%     71.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd           64      0.00%     71.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     71.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu        35258      0.03%     71.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp        20836      0.02%     71.61% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            1      0.00%     71.61% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc        65606      0.05%     71.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     71.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     71.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     71.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     71.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     71.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     71.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     71.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd        28672      0.02%     71.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     71.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp         4096      0.00%     71.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     71.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     71.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     71.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult        20480      0.02%     71.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     71.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     71.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     71.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     71.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     71.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     71.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd          256      0.00%     71.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp          256      0.00%     71.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     71.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     71.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     71.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     71.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     71.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     71.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     71.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     71.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu         4615      0.00%     71.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix          320      0.00%     71.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov         5120      0.00%     71.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP        32768      0.03%     71.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     19046505     15.77%     87.51% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite     15087836     12.49%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total    120809915                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       4758868                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts            110088490                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps              120809915                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP      109993796                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP        120715221                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  7.301808                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.136952                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs           34134341                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts                  0                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts         104797089                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts         19046505                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts        14956670                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts           5435372                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass           24      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu     83801193     69.37%     69.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult       373710      0.31%     69.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv       131078      0.11%     69.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd       196606      0.16%     69.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp        16641      0.01%     69.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt       393216      0.33%     70.29% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult       393216      0.33%     70.61% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc       393216      0.33%     70.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv          257      0.00%     70.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc       758068      0.63%     71.56% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            1      0.00%     71.56% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd           64      0.00%     71.56% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     71.56% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu        35258      0.03%     71.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp        20836      0.02%     71.61% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt            1      0.00%     71.61% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc        65606      0.05%     71.67% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     71.67% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     71.67% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     71.67% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     71.67% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     71.67% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     71.67% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     71.67% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd        28672      0.02%     71.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     71.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp         4096      0.00%     71.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     71.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     71.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     71.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult        20480      0.02%     71.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     71.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     71.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     71.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     71.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     71.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     71.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd          256      0.00%     71.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp          256      0.00%     71.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     71.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     71.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     71.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     71.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     71.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     71.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     71.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     71.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu         4615      0.00%     71.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix          320      0.00%     71.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov         5120      0.00%     71.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP        32768      0.03%     71.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead     19046505     15.77%     87.51% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite     15087836     12.49%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total    120809915                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl     22804247                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl     21648225                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl      1156022                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl     18339889                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl      4464358                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall      1020711                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn      1020707                       # Class of control type instructions committed (Count)
system.cpu.decode.idleCycles                429106648                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              12829660                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  23711299                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                 78096                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 360466                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved             10433043                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   531                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts              124928670                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  2015                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts           132916935                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                 95239                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches         23129729                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts        29818191                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts       15287946                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            0.165351                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads       46382865                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites      45639030                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegWrites             0                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads     138107367                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites     70833765                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs          45106137                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads     25696864                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites      1840607                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numVecPredRegReads       447580                       # Number of times the predicate registers were read (Count)
system.cpu.executeStats0.numVecPredRegWrites        25360                       # Number of times the predicate registers were written (Count)
system.cpu.executeStats0.numVecRegReads       5146074                       # Number of times the vector registers were read (Count)
system.cpu.executeStats0.numVecRegWrites      3356895                       # Number of times the vector registers were written (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches           11622405                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      23961989                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                  721990                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                 6613                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles       213491                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                  14454997                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                327967                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples          466086169                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.269245                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             1.288228                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                442195574     94.87%     94.87% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  2594398      0.56%     95.43% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  1824240      0.39%     95.82% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  2224876      0.48%     96.30% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  2420459      0.52%     96.82% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  3777220      0.81%     97.63% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  1438782      0.31%     97.94% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                  1511753      0.32%     98.26% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  8098867      1.74%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total            466086169                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts             114412263                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.142331                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches           23629910                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.029396                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles    441543081                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                    360466                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                     171072                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                    28749                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts              123572699                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                  434                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 19530843                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                15426863                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                192511                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                      3053                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                    25594                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents         215453                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect         127379                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect        90046                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts               217425                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                122179136                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount               122171909                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  61721074                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                 111519743                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.151984                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.553454                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                      780521                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  484338                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    5                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation              215453                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                 339027                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads               224411                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache               13560830                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           18977101                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             61.170878                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            34.951722                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 773037      4.07%      4.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29              2061867     10.87%     14.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                  573      0.00%     14.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                    4      0.00%     14.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59              8612629     45.38%     60.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69              2243337     11.82%     72.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79              1870983      9.86%     82.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89              1147183      6.05%     88.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99               675035      3.56%     91.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109             558546      2.94%     94.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119             290626      1.53%     96.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129             398953      2.10%     98.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139             136159      0.72%     98.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149              39827      0.21%     99.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159              14664      0.08%     99.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               6491      0.03%     99.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               3418      0.02%     99.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189               2124      0.01%     99.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                457      0.00%     99.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                862      0.00%     99.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                 80      0.00%     99.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                177      0.00%     99.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                165      0.00%     99.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                155      0.00%     99.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                508      0.00%     99.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                936      0.00%     99.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279               1493      0.01%     99.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289               3715      0.02%     99.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299               9258      0.05%     99.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows           123839      0.65%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              594                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             18977101                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.addedLoadsAndStores          34957706                       # Number of loads and stores written to the Load Store Queue (Count)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 803844721000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 803844721000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 803844721000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 803844721000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 803844721000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 360466                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                429280118                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                  223618                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles       12074252                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  23583071                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                564644                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts              124022163                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                   871                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 168873                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.SQFullEvents                  34752                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents           10003                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands           136867739                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   205121298                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                129151997                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                  5427017                       # Number of vector rename lookups (Count)
system.cpu.rename.vecPredLookups               299066                       # Number of vector predicate rename lookups (Count)
system.cpu.rename.matLookups                    61318                       # Number of matrix rename lookups (Count)
system.cpu.rename.committedMaps             132964695                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  3903044                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                  326735                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                 161                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   2361774                       # count of insts added to the skid buffer (Count)
system.cpu.rename.intReturned                70144720                       # count of registers freed and written back to integer free list (Count)
system.cpu.rob.reads                        584369226                       # The number of ROB reads (Count)
system.cpu.rob.writes                       247672281                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                109993796                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                  120715221                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   119                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples  14454993.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples  16848357.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.005706295250                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds          2986                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds          2986                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState             74371720                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState               46243                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                     33332447                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                    15109863                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                   33332447                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                  15109863                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                 2078143                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts               15060817                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        2.29                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       30.13                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          8                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                3834377                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                 262212                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                2943929                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                8135284                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                3560161                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                  49157                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6               14547327                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                748864                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                    19                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2               2376576                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3              11939345                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                 13824                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                 16384                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                 14851                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                 13194792                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                  9766326                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                  4671018                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                  1264668                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                   649292                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                   336355                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                   325263                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                   328393                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                   259117                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                    34158                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                   32855                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                   32833                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                   32805                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                   32790                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                   32798                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                   32771                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                   44240                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                   34471                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                   77984                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                   33414                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                   16899                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                   15590                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                    5470                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       2                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                      12                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                      23                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                    2166                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                    2859                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                    2931                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                    3018                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                    3023                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                    2983                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                    3010                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                    2994                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                    3078                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                    3165                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                    3192                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                    3147                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                    3070                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                    3110                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                    3079                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                    3106                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                      95                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                      30                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                      22                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                      13                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                      10                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       5                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       3                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                      46                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                      67                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                      21                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                      52                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       6                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       9                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       9                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       9                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       9                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                      46                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                      10                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                      84                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                     138                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                      96                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                     117                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                      22                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       6                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       6                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       6                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                      36                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       7                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                      81                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples         2986                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean    10466.853650                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean    2637.814568                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev   13178.505562                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-2047          1238     41.46%     41.46% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2048-4095          381     12.76%     54.22% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4096-6143           74      2.48%     56.70% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::6144-8191          402     13.46%     70.16% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::8192-10239           11      0.37%     70.53% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::10240-12287           17      0.57%     71.10% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::12288-14335           93      3.11%     74.21% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::14336-16383           40      1.34%     75.55% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16384-18431           16      0.54%     76.09% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::18432-20479           18      0.60%     76.69% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::20480-22527           49      1.64%     78.33% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::22528-24575            5      0.17%     78.50% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::24576-26623            9      0.30%     78.80% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::26624-28671           49      1.64%     80.44% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::28672-30719           34      1.14%     81.58% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::30720-32767           42      1.41%     82.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::32768-34815           66      2.21%     85.20% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::34816-36863          441     14.77%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::63488-65535            1      0.03%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total           2986                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples         2986                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.416276                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.102347                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev      17.494403                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16-31           2985     99.97%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::960-975            1      0.03%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total           2986                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                133001152                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys               1069884786                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys             107244696                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               1330959522.46727514                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               133414692.16415989                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   803844700000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       16593.86                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst    925119488                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data    130906028                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::cpu.data       603340                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 1150868400.117290735245                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 162849894.488515257835                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::cpu.data 750567.845055239159                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst     14454993                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data     18877454                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::cpu.data     15109863                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst 368723105250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data 610665246250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::cpu.data 24168081071250                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     25508.36                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     32348.92                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::cpu.data   1599490.42                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst    925119488                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data    144765234                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total      1069884722                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst    925119488                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total    925119488                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::cpu.data    106719956                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total    106719956                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst      14454992                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data      18877454                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total         33332446                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::cpu.data     14978697                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total        14978697                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst      1150868400                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data       180091043                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total         1330959443                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst   1150868400                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total     1150868400                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::cpu.data      132761904                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         132761904                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst     1150868400                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data      312852947                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total        1463721347                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts              31254303                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                49019                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0        829424                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1        522808                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2        692677                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3        129420                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4       1278596                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5       5105525                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6       2169411                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7        811427                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8        166272                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9        549052                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10     11021224                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11      2776962                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12      1201851                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13      3727695                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14       200510                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15        71449                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0          1070                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1          1117                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2          1130                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3          1021                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4          1170                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5          1278                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6          1395                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7          1257                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8          2944                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9          1264                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10        29440                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11         1417                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12         1161                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13         1109                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14         1184                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15         1062                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat             393370170250                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat           156271515000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat        979388351500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 12586.11                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            31336.11                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits             26227087                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits               45273                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             83.92                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            92.36                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples      5030962                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   398.216605                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   230.075414                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   378.066386                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127      1628765     32.37%     32.37% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255       952348     18.93%     51.30% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383       519344     10.32%     61.63% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511       327696      6.51%     68.14% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639       108731      2.16%     70.30% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767       226698      4.51%     74.81% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895       155557      3.09%     77.90% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023        66092      1.31%     79.21% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151      1045731     20.79%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total      5030962                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead         2000275392                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten         3137216                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW              2488.385306                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                 3.902764                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                    19.47                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                19.44                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.03                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                83.93                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 803844721000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy      18222393840                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy       9685432020                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy     82390516320                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy       49266360                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 63454818960.000008                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy 360175788360                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy   5370523680                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   539348739540                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    670.961350                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE  10562075500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF  26841923500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT 766440722000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy      17698674840                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy       9407068770                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy    140765207100                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy      206612820                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 63454818960.000008                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy 361786971450                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy   4013741760                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   597333095700                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    743.095128                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE   7156924750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF  26841914500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT 769845881750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 803844721000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq             33263033                       # Transaction distribution (Count)
system.membus.transDist::ReadResp            33263042                       # Transaction distribution (Count)
system.membus.transDist::WriteReq            14978693                       # Transaction distribution (Count)
system.membus.transDist::WriteResp           14978693                       # Transaction distribution (Count)
system.membus.transDist::SoftPFReq              69404                       # Transaction distribution (Count)
system.membus.transDist::SoftPFResp             69404                       # Transaction distribution (Count)
system.membus.transDist::LoadLockedReq             10                       # Transaction distribution (Count)
system.membus.transDist::StoreCondReq               4                       # Transaction distribution (Count)
system.membus.transDist::StoreCondResp              4                       # Transaction distribution (Count)
system.membus.transDist::SwapReq               131166                       # Transaction distribution (Count)
system.membus.transDist::SwapResp              131166                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.icache_port::system.mem_ctrl.port     28909985                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache_port::system.mem_ctrl.port     67974634                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                96884619                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.icache_port::system.mem_ctrl.port    925119488                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache_port::system.mem_ctrl.port    252534670                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total               1177654158                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples           48442318                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                 48442318    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total             48442318                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 803844721000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy         63599295750                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy        76702250984                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy        59975174765                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests              0                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
