Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Sun Apr 29 18:38:24 2018
| Host             : LAPTOP-0K0F3IH1 running 64-bit major release  (build 9200)
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.230        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.132        |
| Device Static (W)        | 0.097        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 84.0         |
| Junction Temperature (C) | 26.0         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.002 |        6 |       --- |             --- |
| Slice Logic              |     0.004 |     2564 |       --- |             --- |
|   LUT as Logic           |     0.003 |     1442 |     63400 |            2.27 |
|   LUT as Distributed RAM |    <0.001 |      232 |     19000 |            1.22 |
|   CARRY4                 |    <0.001 |       65 |     15850 |            0.41 |
|   F7/F8 Muxes            |    <0.001 |       89 |     63400 |            0.14 |
|   Register               |    <0.001 |      399 |    126800 |            0.31 |
|   Others                 |     0.000 |       30 |       --- |             --- |
|   LUT as Shift Register  |     0.000 |        6 |     19000 |            0.03 |
| Signals                  |     0.004 |     2068 |       --- |             --- |
| MMCM                     |     0.106 |        1 |         6 |           16.67 |
| I/O                      |     0.017 |       56 |       210 |           26.67 |
| Static Power             |     0.097 |          |           |                 |
| Total                    |     0.230 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.025 |       0.010 |      0.015 |
| Vccaux    |       1.800 |     0.077 |       0.059 |      0.018 |
| Vcco33    |       3.300 |     0.009 |       0.005 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+------------------+-----------------+
| Clock       | Domain           | Constraint (ns) |
+-------------+------------------+-----------------+
| clkfbout    | clockdv/clkfbout |            10.0 |
| clkout0     | clockdv/clkout0  |            10.0 |
| clkout3     | clockdv/clkout3  |            80.0 |
| sys_clk_pin | clock            |            10.0 |
+-------------+------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------+-----------+
| Name                         | Power (W) |
+------------------------------+-----------+
| top                          |     0.132 |
|   accel                      |    <0.001 |
|     accel                    |    <0.001 |
|       ADXL_Control           |    <0.001 |
|         SPI_Interface        |    <0.001 |
|       Accel_Calculation      |    <0.001 |
|   clockdv                    |     0.107 |
|   disp                       |    <0.001 |
|   display                    |    <0.001 |
|     vga                      |    <0.001 |
|       xy                     |    <0.001 |
|   keyboard                   |    <0.001 |
|   memIO                      |     0.001 |
|     dmem                     |    <0.001 |
|       mem_reg_0_15_0_0       |    <0.001 |
|       mem_reg_0_15_10_10     |    <0.001 |
|       mem_reg_0_15_11_11     |    <0.001 |
|       mem_reg_0_15_12_12     |    <0.001 |
|       mem_reg_0_15_13_13     |    <0.001 |
|       mem_reg_0_15_14_14     |    <0.001 |
|       mem_reg_0_15_15_15     |    <0.001 |
|       mem_reg_0_15_16_16     |    <0.001 |
|       mem_reg_0_15_17_17     |    <0.001 |
|       mem_reg_0_15_18_18     |    <0.001 |
|       mem_reg_0_15_19_19     |    <0.001 |
|       mem_reg_0_15_1_1       |    <0.001 |
|       mem_reg_0_15_20_20     |    <0.001 |
|       mem_reg_0_15_21_21     |    <0.001 |
|       mem_reg_0_15_22_22     |    <0.001 |
|       mem_reg_0_15_23_23     |    <0.001 |
|       mem_reg_0_15_24_24     |    <0.001 |
|       mem_reg_0_15_25_25     |    <0.001 |
|       mem_reg_0_15_26_26     |    <0.001 |
|       mem_reg_0_15_27_27     |    <0.001 |
|       mem_reg_0_15_28_28     |    <0.001 |
|       mem_reg_0_15_29_29     |    <0.001 |
|       mem_reg_0_15_2_2       |    <0.001 |
|       mem_reg_0_15_30_30     |    <0.001 |
|       mem_reg_0_15_31_31     |    <0.001 |
|       mem_reg_0_15_3_3       |    <0.001 |
|       mem_reg_0_15_4_4       |    <0.001 |
|       mem_reg_0_15_5_5       |    <0.001 |
|       mem_reg_0_15_6_6       |    <0.001 |
|       mem_reg_0_15_7_7       |    <0.001 |
|       mem_reg_0_15_8_8       |    <0.001 |
|       mem_reg_0_15_9_9       |    <0.001 |
|     led                      |    <0.001 |
|     smem                     |     0.001 |
|       mem_reg_0_127_0_0      |    <0.001 |
|       mem_reg_0_127_1_1      |    <0.001 |
|       mem_reg_0_127_2_2      |    <0.001 |
|       mem_reg_0_127_3_3      |    <0.001 |
|       mem_reg_0_15_0_0       |    <0.001 |
|       mem_reg_0_15_0_0__0    |    <0.001 |
|       mem_reg_0_15_0_0__1    |    <0.001 |
|       mem_reg_0_15_0_0__2    |    <0.001 |
|       mem_reg_0_31_0_0       |    <0.001 |
|       mem_reg_0_31_0_0__0    |    <0.001 |
|       mem_reg_0_31_0_0__1    |    <0.001 |
|       mem_reg_0_31_0_0__2    |    <0.001 |
|       mem_reg_1024_1151_0_0  |    <0.001 |
|       mem_reg_1024_1151_1_1  |    <0.001 |
|       mem_reg_1024_1151_2_2  |    <0.001 |
|       mem_reg_1024_1151_3_3  |    <0.001 |
|       mem_reg_128_255_0_0    |    <0.001 |
|       mem_reg_128_255_1_1    |    <0.001 |
|       mem_reg_128_255_2_2    |    <0.001 |
|       mem_reg_128_255_3_3    |    <0.001 |
|       mem_reg_256_383_0_0    |    <0.001 |
|       mem_reg_256_383_1_1    |    <0.001 |
|       mem_reg_256_383_2_2    |    <0.001 |
|       mem_reg_256_383_3_3    |    <0.001 |
|       mem_reg_384_511_0_0    |    <0.001 |
|       mem_reg_384_511_1_1    |    <0.001 |
|       mem_reg_384_511_2_2    |    <0.001 |
|       mem_reg_384_511_3_3    |    <0.001 |
|       mem_reg_512_639_0_0    |    <0.001 |
|       mem_reg_512_639_1_1    |    <0.001 |
|       mem_reg_512_639_2_2    |    <0.001 |
|       mem_reg_512_639_3_3    |    <0.001 |
|       mem_reg_640_767_0_0    |    <0.001 |
|       mem_reg_640_767_1_1    |    <0.001 |
|       mem_reg_640_767_2_2    |    <0.001 |
|       mem_reg_640_767_3_3    |    <0.001 |
|       mem_reg_768_895_0_0    |    <0.001 |
|       mem_reg_768_895_1_1    |    <0.001 |
|       mem_reg_768_895_2_2    |    <0.001 |
|       mem_reg_768_895_3_3    |    <0.001 |
|       mem_reg_896_1023_0_0   |    <0.001 |
|       mem_reg_896_1023_1_1   |    <0.001 |
|       mem_reg_896_1023_2_2   |    <0.001 |
|       mem_reg_896_1023_3_3   |    <0.001 |
|     sound_reg                |    <0.001 |
|   mips                       |     0.006 |
|     dp                       |     0.006 |
|       pcm                    |     0.005 |
|       rf                     |    <0.001 |
|         rf_reg_r1_0_31_0_5   |    <0.001 |
|         rf_reg_r1_0_31_12_17 |    <0.001 |
|         rf_reg_r1_0_31_18_23 |    <0.001 |
|         rf_reg_r1_0_31_24_29 |    <0.001 |
|         rf_reg_r1_0_31_30_31 |    <0.001 |
|         rf_reg_r1_0_31_6_11  |    <0.001 |
|         rf_reg_r2_0_31_0_5   |    <0.001 |
|         rf_reg_r2_0_31_12_17 |    <0.001 |
|         rf_reg_r2_0_31_18_23 |    <0.001 |
|         rf_reg_r2_0_31_24_29 |    <0.001 |
|         rf_reg_r2_0_31_30_31 |    <0.001 |
|         rf_reg_r2_0_31_6_11  |    <0.001 |
|   sound                      |    <0.001 |
+------------------------------+-----------+


