verilog code,testbench and simulation report
