# Lesson 1 - Part 2 - Intro to FPGA's

Implement a digital circuit which has a 3 input AND gate and a 2 input OR gate running off a 50 MHz clock.

[Block diagram.](https://drive.google.com/file/d/1c2AbhNiMPx-DFC90ncktaGdLqO8M1-bg/view?usp=sharing)

[Timing diagram.](https://drive.google.com/file/d/1hne65ffOBZIW434TZOlrw0bdlhVeIe3_/view?usp=sharing)
