ARM GAS  /tmp/cc0JB56X.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"rst.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.rst_setup,"ax",%progbits
  20              		.align	1
  21              		.global	rst_setup
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	rst_setup:
  27              	.LFB123:
  28              		.file 1 "Lib/soes_hal_bsp/src/rst.c"
   1:Lib/soes_hal_bsp/src/rst.c **** #include "rst.h"
   2:Lib/soes_hal_bsp/src/rst.c **** 
   3:Lib/soes_hal_bsp/src/rst.c **** 
   4:Lib/soes_hal_bsp/src/rst.c **** void rst_setup(void)
   5:Lib/soes_hal_bsp/src/rst.c **** {
  29              		.loc 1 5 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              		.cfi_def_cfa_offset 4
  35              		.cfi_offset 14, -4
  36 0002 83B0     		sub	sp, sp, #12
  37              		.cfi_def_cfa_offset 16
   6:Lib/soes_hal_bsp/src/rst.c ****     /* Setup NRST as GPIO out and pull it high */
   7:Lib/soes_hal_bsp/src/rst.c ****     GPIO_InitTypeDef gpio;
  38              		.loc 1 7 5 view .LVU1
   8:Lib/soes_hal_bsp/src/rst.c ****  
   9:Lib/soes_hal_bsp/src/rst.c ****     RCC_AHB1PeriphClockCmd(ESC_RCC_APB1PERIPH_GPIOX_RSTN, ENABLE);
  39              		.loc 1 9 5 view .LVU2
  40 0004 0121     		movs	r1, #1
  41 0006 0846     		mov	r0, r1
  42 0008 FFF7FEFF 		bl	RCC_AHB1PeriphClockCmd
  43              	.LVL0:
  10:Lib/soes_hal_bsp/src/rst.c **** 
  11:Lib/soes_hal_bsp/src/rst.c ****     gpio.GPIO_Pin   = ESC_GPIO_Pin_RSTN; 
  44              		.loc 1 11 5 view .LVU3
  45              		.loc 1 11 21 is_stmt 0 view .LVU4
  46 000c 0423     		movs	r3, #4
  47 000e 0093     		str	r3, [sp]
ARM GAS  /tmp/cc0JB56X.s 			page 2


  12:Lib/soes_hal_bsp/src/rst.c ****     gpio.GPIO_Mode  = GPIO_Mode_OUT;
  48              		.loc 1 12 5 is_stmt 1 view .LVU5
  49              		.loc 1 12 21 is_stmt 0 view .LVU6
  50 0010 0123     		movs	r3, #1
  51 0012 8DF80430 		strb	r3, [sp, #4]
  13:Lib/soes_hal_bsp/src/rst.c ****     gpio.GPIO_Speed = GPIO_Speed_50MHz;
  52              		.loc 1 13 5 is_stmt 1 view .LVU7
  53              		.loc 1 13 21 is_stmt 0 view .LVU8
  54 0016 0222     		movs	r2, #2
  55 0018 8DF80520 		strb	r2, [sp, #5]
  14:Lib/soes_hal_bsp/src/rst.c ****     gpio.GPIO_OType = GPIO_OType_PP;
  56              		.loc 1 14 5 is_stmt 1 view .LVU9
  57              		.loc 1 14 21 is_stmt 0 view .LVU10
  58 001c 0022     		movs	r2, #0
  59 001e 8DF80620 		strb	r2, [sp, #6]
  15:Lib/soes_hal_bsp/src/rst.c ****     gpio.GPIO_PuPd  = GPIO_PuPd_UP;
  60              		.loc 1 15 5 is_stmt 1 view .LVU11
  61              		.loc 1 15 21 is_stmt 0 view .LVU12
  62 0022 8DF80730 		strb	r3, [sp, #7]
  16:Lib/soes_hal_bsp/src/rst.c ****     GPIO_Init(ESC_GPIOX_RSTN, &gpio);
  63              		.loc 1 16 5 is_stmt 1 view .LVU13
  64 0026 6946     		mov	r1, sp
  65 0028 0248     		ldr	r0, .L3
  66 002a FFF7FEFF 		bl	GPIO_Init
  67              	.LVL1:
  17:Lib/soes_hal_bsp/src/rst.c ****     
  18:Lib/soes_hal_bsp/src/rst.c ****     rst_high();
  68              		.loc 1 18 5 view .LVU14
  19:Lib/soes_hal_bsp/src/rst.c **** }
  69              		.loc 1 19 1 is_stmt 0 view .LVU15
  70 002e 03B0     		add	sp, sp, #12
  71              		.cfi_def_cfa_offset 4
  72              		@ sp needed
  73 0030 5DF804FB 		ldr	pc, [sp], #4
  74              	.L4:
  75              		.align	2
  76              	.L3:
  77 0034 00000240 		.word	1073872896
  78              		.cfi_endproc
  79              	.LFE123:
  81              		.section	.text.rst_low,"ax",%progbits
  82              		.align	1
  83              		.global	rst_low
  84              		.syntax unified
  85              		.thumb
  86              		.thumb_func
  88              	rst_low:
  89              	.LFB124:
  20:Lib/soes_hal_bsp/src/rst.c **** 
  21:Lib/soes_hal_bsp/src/rst.c **** void rst_low(void)
  22:Lib/soes_hal_bsp/src/rst.c **** {    /* Set RSTN line low */
  90              		.loc 1 22 1 is_stmt 1 view -0
  91              		.cfi_startproc
  92              		@ args = 0, pretend = 0, frame = 0
  93              		@ frame_needed = 0, uses_anonymous_args = 0
  94              		@ link register save eliminated.
  23:Lib/soes_hal_bsp/src/rst.c ****     //GPIO_ResetBits(ESC_GPIOX_RSTN, ESC_GPIO_Pin_RSTN);
ARM GAS  /tmp/cc0JB56X.s 			page 3


  24:Lib/soes_hal_bsp/src/rst.c **** }
  95              		.loc 1 24 1 view .LVU17
  96 0000 7047     		bx	lr
  97              		.cfi_endproc
  98              	.LFE124:
 100              		.section	.text.rst_high,"ax",%progbits
 101              		.align	1
 102              		.global	rst_high
 103              		.syntax unified
 104              		.thumb
 105              		.thumb_func
 107              	rst_high:
 108              	.LFB125:
  25:Lib/soes_hal_bsp/src/rst.c **** 
  26:Lib/soes_hal_bsp/src/rst.c **** void rst_high(void)
  27:Lib/soes_hal_bsp/src/rst.c **** {
 109              		.loc 1 27 1 view -0
 110              		.cfi_startproc
 111              		@ args = 0, pretend = 0, frame = 0
 112              		@ frame_needed = 0, uses_anonymous_args = 0
 113              		@ link register save eliminated.
  28:Lib/soes_hal_bsp/src/rst.c ****     /* Set RSTN line high */
  29:Lib/soes_hal_bsp/src/rst.c ****     //GPIO_SetBits(ESC_GPIOX_RSTN, ESC_GPIO_Pin_RSTN);
  30:Lib/soes_hal_bsp/src/rst.c **** }
 114              		.loc 1 30 1 view .LVU19
 115 0000 7047     		bx	lr
 116              		.cfi_endproc
 117              	.LFE125:
 119              		.section	.text.rst_check_start,"ax",%progbits
 120              		.align	1
 121              		.global	rst_check_start
 122              		.syntax unified
 123              		.thumb
 124              		.thumb_func
 126              	rst_check_start:
 127              	.LFB126:
  31:Lib/soes_hal_bsp/src/rst.c **** 
  32:Lib/soes_hal_bsp/src/rst.c **** void rst_check_start(void)
  33:Lib/soes_hal_bsp/src/rst.c **** {
 128              		.loc 1 33 1 view -0
 129              		.cfi_startproc
 130              		@ args = 0, pretend = 0, frame = 8
 131              		@ frame_needed = 0, uses_anonymous_args = 0
 132 0000 00B5     		push	{lr}
 133              		.cfi_def_cfa_offset 4
 134              		.cfi_offset 14, -4
 135 0002 83B0     		sub	sp, sp, #12
 136              		.cfi_def_cfa_offset 16
  34:Lib/soes_hal_bsp/src/rst.c ****     /* Setup NRST as GPIO input and pull it high */
  35:Lib/soes_hal_bsp/src/rst.c ****     GPIO_InitTypeDef gpio;
 137              		.loc 1 35 5 view .LVU21
  36:Lib/soes_hal_bsp/src/rst.c ****  
  37:Lib/soes_hal_bsp/src/rst.c ****     RCC_AHB1PeriphClockCmd(ESC_RCC_APB1PERIPH_GPIOX_RSTN, ENABLE);
 138              		.loc 1 37 5 view .LVU22
 139 0004 0121     		movs	r1, #1
 140 0006 0846     		mov	r0, r1
 141 0008 FFF7FEFF 		bl	RCC_AHB1PeriphClockCmd
ARM GAS  /tmp/cc0JB56X.s 			page 4


 142              	.LVL2:
  38:Lib/soes_hal_bsp/src/rst.c **** 
  39:Lib/soes_hal_bsp/src/rst.c ****     gpio.GPIO_Pin   = ESC_GPIO_Pin_RSTN; 
 143              		.loc 1 39 5 view .LVU23
 144              		.loc 1 39 21 is_stmt 0 view .LVU24
 145 000c 0423     		movs	r3, #4
 146 000e 0093     		str	r3, [sp]
  40:Lib/soes_hal_bsp/src/rst.c ****     gpio.GPIO_Mode  = GPIO_Mode_IN;
 147              		.loc 1 40 5 is_stmt 1 view .LVU25
 148              		.loc 1 40 21 is_stmt 0 view .LVU26
 149 0010 0023     		movs	r3, #0
 150 0012 8DF80430 		strb	r3, [sp, #4]
  41:Lib/soes_hal_bsp/src/rst.c ****     gpio.GPIO_Speed = GPIO_Speed_50MHz;
 151              		.loc 1 41 5 is_stmt 1 view .LVU27
 152              		.loc 1 41 21 is_stmt 0 view .LVU28
 153 0016 0222     		movs	r2, #2
 154 0018 8DF80520 		strb	r2, [sp, #5]
  42:Lib/soes_hal_bsp/src/rst.c ****     gpio.GPIO_PuPd  = GPIO_PuPd_NOPULL;
 155              		.loc 1 42 5 is_stmt 1 view .LVU29
 156              		.loc 1 42 21 is_stmt 0 view .LVU30
 157 001c 8DF80730 		strb	r3, [sp, #7]
  43:Lib/soes_hal_bsp/src/rst.c ****     GPIO_Init(ESC_GPIOX_RSTN, &gpio);
 158              		.loc 1 43 5 is_stmt 1 view .LVU31
 159 0020 6946     		mov	r1, sp
 160 0022 0348     		ldr	r0, .L9
 161 0024 FFF7FEFF 		bl	GPIO_Init
 162              	.LVL3:
  44:Lib/soes_hal_bsp/src/rst.c **** }
 163              		.loc 1 44 1 is_stmt 0 view .LVU32
 164 0028 03B0     		add	sp, sp, #12
 165              		.cfi_def_cfa_offset 4
 166              		@ sp needed
 167 002a 5DF804FB 		ldr	pc, [sp], #4
 168              	.L10:
 169 002e 00BF     		.align	2
 170              	.L9:
 171 0030 00000240 		.word	1073872896
 172              		.cfi_endproc
 173              	.LFE126:
 175              		.section	.text.is_esc_reset,"ax",%progbits
 176              		.align	1
 177              		.global	is_esc_reset
 178              		.syntax unified
 179              		.thumb
 180              		.thumb_func
 182              	is_esc_reset:
 183              	.LFB127:
  45:Lib/soes_hal_bsp/src/rst.c **** 
  46:Lib/soes_hal_bsp/src/rst.c **** uint8_t is_esc_reset(void)
  47:Lib/soes_hal_bsp/src/rst.c **** {
 184              		.loc 1 47 1 is_stmt 1 view -0
 185              		.cfi_startproc
 186              		@ args = 0, pretend = 0, frame = 0
 187              		@ frame_needed = 0, uses_anonymous_args = 0
 188              		@ link register save eliminated.
  48:Lib/soes_hal_bsp/src/rst.c ****     /* Check if ESC pulled RSTN line up */ 
  49:Lib/soes_hal_bsp/src/rst.c ****     //return GPIO_ReadInputDataBit(ESC_GPIOX_RSTN, ESC_GPIO_Pin_RSTN) == Bit_SET;
ARM GAS  /tmp/cc0JB56X.s 			page 5


  50:Lib/soes_hal_bsp/src/rst.c ****     return 0;
 189              		.loc 1 50 5 view .LVU34
  51:Lib/soes_hal_bsp/src/rst.c **** }
 190              		.loc 1 51 1 is_stmt 0 view .LVU35
 191 0000 0020     		movs	r0, #0
 192 0002 7047     		bx	lr
 193              		.cfi_endproc
 194              	.LFE127:
 196              		.text
 197              	.Letext0:
 198              		.file 2 "/usr/share/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/machine/_default_types.h"
 199              		.file 3 "/usr/share/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/sys/_stdint.h"
 200              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 201              		.file 5 "Drivers/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h"
 202              		.file 6 "Drivers/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h"
ARM GAS  /tmp/cc0JB56X.s 			page 6


DEFINED SYMBOLS
                            *ABS*:0000000000000000 rst.c
     /tmp/cc0JB56X.s:20     .text.rst_setup:0000000000000000 $t
     /tmp/cc0JB56X.s:26     .text.rst_setup:0000000000000000 rst_setup
     /tmp/cc0JB56X.s:77     .text.rst_setup:0000000000000034 $d
     /tmp/cc0JB56X.s:82     .text.rst_low:0000000000000000 $t
     /tmp/cc0JB56X.s:88     .text.rst_low:0000000000000000 rst_low
     /tmp/cc0JB56X.s:101    .text.rst_high:0000000000000000 $t
     /tmp/cc0JB56X.s:107    .text.rst_high:0000000000000000 rst_high
     /tmp/cc0JB56X.s:120    .text.rst_check_start:0000000000000000 $t
     /tmp/cc0JB56X.s:126    .text.rst_check_start:0000000000000000 rst_check_start
     /tmp/cc0JB56X.s:171    .text.rst_check_start:0000000000000030 $d
     /tmp/cc0JB56X.s:176    .text.is_esc_reset:0000000000000000 $t
     /tmp/cc0JB56X.s:182    .text.is_esc_reset:0000000000000000 is_esc_reset

UNDEFINED SYMBOLS
RCC_AHB1PeriphClockCmd
GPIO_Init
