v 20130925 2
C 53800 57400 1 0 0 in-1.sym
{
T 53800 57700 5 10 0 0 0 0 1
device=INPUT
T 53800 57500 5 10 1 1 0 7 1
refdes=O5#
}
C 54100 59600 1 90 0 in-1.sym
{
T 53800 59600 5 10 0 0 90 0 1
device=INPUT
T 54000 59900 5 10 1 1 90 3 1
refdes=O2#
}
C 48400 62300 1 0 0 in-1.sym
{
T 48400 62600 5 10 0 0 0 0 1
device=INPUT
T 48400 62400 5 10 1 1 0 7 1
refdes=O3#
}
C 48400 62100 1 0 0 in-1.sym
{
T 48400 62400 5 10 0 0 0 0 1
device=INPUT
T 48400 62200 5 10 1 1 0 7 1
refdes=O4#
}
C 56400 61600 1 0 1 in-1.sym
{
T 56400 61900 5 10 0 0 0 6 1
device=INPUT
T 56400 61700 5 10 1 1 0 1 1
refdes=O6#
}
C 53000 58500 1 0 0 in-1.sym
{
T 53000 58800 5 10 0 0 0 0 1
device=INPUT
T 53000 58600 5 10 1 1 0 7 1
refdes=O7#
}
C 53000 58100 1 0 0 in-1.sym
{
T 53000 58400 5 10 0 0 0 0 1
device=INPUT
T 53000 58200 5 10 1 1 0 7 1
refdes=PO
}
N 49000 62400 51500 62400 4
N 49000 62200 52600 62200 4
N 53700 61700 55800 61700 4
N 53600 61300 55700 61300 4
C 53700 57900 1 0 0 nand3.sym
{
T 53975 58400 5 10 1 1 0 1 1
refdes=S2
}
N 53600 61300 53600 58400 4
N 53600 58400 53700 58400 4
N 53700 61700 53700 58600 4
C 49700 61400 1 270 0 in-1.sym
{
T 50000 61400 5 10 0 0 270 0 1
device=INPUT
T 49800 61400 5 10 1 1 270 7 1
refdes=FC
}
C 50800 60700 1 0 0 in-1.sym
{
T 50800 61000 5 10 0 0 0 0 1
device=INPUT
T 50800 60800 5 10 1 1 0 7 1
refdes=FZ
}
C 49800 59900 1 0 0 2n7002.sym
{
T 50025 60200 5 10 1 1 0 1 1
refdes=M2
T 49900 60700 5 10 0 1 0 0 1
value=2N7002P
T 50300 60500 5 10 0 1 0 0 1
footprint=sot23-nmos
T 51300 60500 5 10 0 1 0 0 1
device=NMOS
}
C 51600 59900 1 0 0 2n7002.sym
{
T 51825 60200 5 10 1 1 0 1 1
refdes=M5
T 51700 60700 5 10 0 1 0 0 1
value=2N7002P
T 52100 60500 5 10 0 1 0 0 1
footprint=sot23-nmos
T 53100 60500 5 10 0 1 0 0 1
device=NMOS
}
C 49800 59300 1 0 0 2n7002.sym
{
T 50025 59600 5 10 1 1 0 1 1
refdes=M3
T 49900 60100 5 10 0 1 0 0 1
value=2N7002P
T 50300 59900 5 10 0 1 0 0 1
footprint=sot23-nmos
T 51300 59900 5 10 0 1 0 0 1
device=NMOS
}
C 52600 59300 1 0 0 2n7002.sym
{
T 52700 60100 5 10 0 1 0 0 1
value=2N7002P
T 53100 59900 5 10 0 1 0 0 1
footprint=sot23-nmos
T 54100 59900 5 10 0 1 0 0 1
device=NMOS
T 52825 59600 5 10 1 1 0 1 1
refdes=M6
}
N 50200 60000 50200 59800 4
N 52000 60000 52000 59800 4
N 52000 59800 50200 59800 4
N 50200 59300 53000 59300 4
N 53000 59300 53000 59400 4
N 50200 59400 50200 59300 4
N 53000 59800 53000 61100 4
N 52600 59600 52600 62200 4
C 49000 59300 1 0 0 not.sym
{
T 49350 59600 5 10 1 1 0 4 1
refdes=I1
}
N 49000 59600 49000 62200 4
C 49800 60500 1 0 0 2n7002.sym
{
T 50025 60800 5 10 1 1 0 1 1
refdes=M1
T 49900 61300 5 10 0 1 0 0 1
value=2N7002P
T 50300 61100 5 10 0 1 0 0 1
footprint=sot23-nmos
T 51300 61100 5 10 0 1 0 0 1
device=NMOS
}
C 51600 60500 1 0 0 2n7002.sym
{
T 51825 60800 5 10 1 1 0 1 1
refdes=M4
T 51700 61300 5 10 0 1 0 0 1
value=2N7002P
T 52100 61100 5 10 0 1 0 0 1
footprint=sot23-nmos
T 53100 61100 5 10 0 1 0 0 1
device=NMOS
}
N 50200 60600 50200 60400 4
N 52000 60600 52000 60400 4
N 49600 60200 49600 62400 4
C 51200 62100 1 270 0 not.sym
{
T 51500 61750 5 10 1 1 270 4 1
refdes=I2
}
N 51500 60200 51500 61300 4
N 51500 62100 51500 62400 4
N 51400 60800 51600 60800 4
N 49800 60200 49600 60200 4
N 51600 60200 51500 60200 4
N 50200 61000 50200 61100 4
N 50200 61100 53000 61100 4
N 52000 61000 52000 61100 4
N 53000 60400 54000 60400 4
{
T 53100 60400 5 10 1 1 0 0 1
netname=Flag
}
C 53100 61100 1 90 0 resistor-load.sym
{
T 52700 61400 5 10 0 0 90 0 1
device=RESISTOR
T 52900 61800 5 10 1 1 90 0 1
refdes=R1
T 53000 61500 5 10 0 1 90 0 1
footprint=0603-boxed
T 53000 61500 5 10 0 1 90 0 1
value=3.3k
}
C 54000 59800 1 0 0 xor.sym
{
T 54200 60400 5 10 1 1 0 0 1
refdes=S1
}
N 54800 60300 55800 60300 4
{
T 54800 60350 5 10 1 1 0 0 1
netname=Cond#
}
N 54500 58400 55800 58400 4
{
T 54500 58400 5 10 1 1 0 0 1
netname=JumpIns#
}
T 56500 58900 9 10 1 0 0 0 1
(includes call)
C 55800 60000 1 0 0 nor3.sym
{
T 56075 60500 5 10 1 1 0 1 1
refdes=S3
}
N 55800 60700 55800 61700 4
N 55800 60500 55700 60500 4
N 55700 60500 55700 61300 4
C 56600 60400 1 0 0 out-1.sym
{
T 56600 60700 5 10 0 0 0 0 1
device=OUTPUT
T 56750 60550 5 10 1 1 0 0 1
refdes=Ret
}
N 55500 57700 55500 60300 4
N 55500 59300 55800 59300 4
C 55800 58700 1 0 0 nor.sym
{
T 56075 59200 5 10 1 1 0 1 1
refdes=S4
}
N 55800 57900 55800 59100 4
C 56600 59100 1 0 0 out-1.sym
{
T 56600 59400 5 10 0 0 0 0 1
device=OUTPUT
T 56750 59250 5 10 1 1 0 0 1
refdes=Jump
}
C 55800 57200 1 0 0 nor3.sym
{
T 56075 57700 5 10 1 1 0 1 1
refdes=S6
}
N 55500 57700 55800 57700 4
C 54400 57200 1 0 0 not.sym
{
T 54750 57500 5 10 1 1 0 4 1
refdes=I3
}
N 55800 57500 55200 57500 4
C 56600 57600 1 0 0 out-1.sym
{
T 56600 57900 5 10 0 0 0 0 1
device=OUTPUT
T 56750 57750 5 10 1 1 0 0 1
refdes=Push
}
C 57400 59400 1 0 0 nor.sym
{
T 57675 59900 5 10 1 1 0 1 1
refdes=S5
}
N 56600 60500 56600 60000 4
N 56600 60000 57400 60000 4
N 57400 59800 56600 59800 4
N 56600 59800 56600 59200 4
C 58200 59800 1 0 0 out-1.sym
{
T 58200 60100 5 10 0 0 0 0 1
device=OUTPUT
T 58350 59950 5 10 1 1 0 0 1
refdes=Inc
}
C 49300 59000 1 0 0 gnd-1.sym
C 51100 61400 1 0 0 gnd-1.sym
C 54200 59500 1 0 0 gnd-1.sym
C 53900 57600 1 0 0 gnd-1.sym
C 56000 56900 1 0 0 gnd-1.sym
C 54700 56900 1 0 0 gnd-1.sym
C 56300 58400 1 0 0 gnd-1.sym
C 57600 59100 1 0 0 gnd-1.sym
C 56200 59700 1 0 0 gnd-1.sym
N 56300 60000 56100 60000 4
N 56400 58700 56100 58700 4
C 49200 59900 1 0 0 vdd-1.sym
C 52800 62000 1 0 0 vdd-1.sym
C 54100 60800 1 0 0 vdd-1.sym
C 55900 61000 1 0 0 vdd-1.sym
C 57500 60400 1 0 0 vdd-1.sym
C 55600 59700 1 0 0 vdd-1.sym
C 55900 58200 1 0 0 vdd-1.sym
C 54600 57800 1 0 0 vdd-1.sym
C 54100 58900 1 0 0 vdd-1.sym
C 51800 61700 1 0 0 vdd-1.sym
N 52000 61700 51800 61700 4
N 54300 58900 54000 58900 4
N 55800 59700 56100 59700 4
T 56400 61100 9 10 1 0 0 0 2
FIXME - ret must decode O5.
Could decode O2, O1.
N 53600 58200 53700 58200 4
