pub const cpu = @import("cpu/stm32l4/sysdef.zig");
pub const core = @import("cpu/core/sysdef.zig");
//System dependencies definition (Nucleo-64 STM32L467 depended)
//Included also from assembler program. */

// CPU-dependent definition */
// const  = @import{ <sys/sysdepend/cpu/stm32l4/sysdef.h>

//Clock control definition */

// RCC register initial value */
pub const RCC_CFGR_INIT = 0x00000000; // SYSCLK = HCLK = PCLK1 = PCLK2
pub const RCC_PLLCFGR_INIT = 0x00000A00; // M = 1, N = 10, P = 7, Q = 2, R =2
pub const RCC_PLLSAI1CFGR_INIT = 0x00000800; // N = 8, P = 7, Q = 2, R =2
pub const RCC_PLLSAI2CFGR_INIT = 0x00000800; // N = 8, P = 7, R =2

pub const RCC_CFGR_SW_INIT = cpu.RCC_CFGR_SW_PLL;
pub const RCC_PLLCFGR_PLLSRC_INIT = cpu.RCC_PLLCFGR_PLLSRC_HSI;

// Clock frequency ã€€*/
pub const SYSCLK = 80; // System clock */
pub const HCLK = SYSCLK; // Peripheral clock (AHB) */
pub const PCLK1 = HCLK; // Peripheral clock (APB1) */
pub const PCLK2 = HCLK; // Peripheral clock (APB2) */
pub const TMCLK = HCLK; // System timer clock input (MHz) */
pub const TMCLK_KHz = TMCLK * 1000; // System timer clock input (kHz) */

// Maximum value of Power-saving mode switching prohibition request.
//Use in tk_set_pow API. */
pub const LOWPOW_LIMIT = 0x7fff; // Maximum number for disabling */
//

// TIM16
const TIM16_BASE: usize = 0x4001_4400;
pub const TIM16 = enum(usize) {
    CR1 = TIM16_BASE + 0x0, // Clock control register */
    CR2 = TIM16_BASE + 0x4, // Clock control register */
    DIER = TIM16_BASE + 0x000C, // Internal clock sources calibration register */
    SR = TIM16_BASE + 0x0010, // Clock configuration register */
    EGR = TIM16_BASE + 0x0014, // PLL configuration register */
    CCMR1 = TIM16_BASE + 0x0018, // PLL configuration register */
    CCER = TIM16_BASE + 0x0020, // PLL configuration register */
    CNT = TIM16_BASE + 0x0024, // PLL configuration register */
    PSC = TIM16_BASE + 0x0028, // prescalar configuration register */
    ARR = TIM16_BASE + 0x002C, // auto-reload configuration register */
    RCR = TIM16_BASE + 0x0030, // repetition counter register */
    CCR1 = TIM16_BASE + 0x0034, // capture/compare register */
    BDTR = TIM16_BASE + 0x0044, // capture/compare register */
    OR1 = TIM16_BASE + 0x0050, // capture/compare register */
};
