

================================================================
== Vivado HLS Report for 'fc_layer3'
================================================================
* Date:           Sun Feb 21 01:46:58 2021

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        nnet_stream
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  13.00|    13.555|        1.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1235|  1235|  1235|  1235|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+------+------+----------+-----------+-----------+------+----------+
        |                      |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1              |    20|    20|         2|          -|          -|    10|    no    |
        |- fc_layer3_label10   |  1162|  1162|        14|          -|          -|    83|    no    |
        | + fc_layer3_label42  |    12|    12|         5|          -|          -|     2|    no    |
        |- fc_layer3_label14   |    50|    50|         5|          -|          -|    10|    no    |
        +----------------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|     10|      -|      -|
|Expression       |        -|      1|      0|    374|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        3|      -|     10|      2|
|Multiplexer      |        -|      -|      -|    283|
|Register         |        -|      -|    222|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        3|     11|    232|    659|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        2|     13|   ~0  |      3|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |nnet_mac_muladd_3clv_U87  |nnet_mac_muladd_3clv  | i0 + i1 * i2 |
    |nnet_mac_muladd_4cgu_U79  |nnet_mac_muladd_4cgu  | i0 + i1 * i2 |
    |nnet_mac_muladd_4chv_U80  |nnet_mac_muladd_4chv  | i0 + i1 * i2 |
    |nnet_mac_muladd_8cjv_U83  |nnet_mac_muladd_8cjv  | i0 + i1 * i2 |
    |nnet_mac_muladd_8ckv_U84  |nnet_mac_muladd_8ckv  | i0 + i1 * i2 |
    |nnet_mac_muladd_9civ_U81  |nnet_mac_muladd_9civ  | i0 + i1 * i2 |
    |nnet_mac_muladd_9civ_U82  |nnet_mac_muladd_9civ  | i0 + i1 * i2 |
    |nnet_mac_muladd_9civ_U85  |nnet_mac_muladd_9civ  | i0 + i1 * i2 |
    |nnet_mac_muladd_9civ_U86  |nnet_mac_muladd_9civ  | i0 + i1 * i2 |
    |nnet_mul_mul_25nscmv_U88  |nnet_mul_mul_25nscmv  |    i0 * i1   |
    +--------------------------+----------------------+--------------+

    * Memory: 
    +-----------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |         Memory        |        Module        | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |output_V_U             |fc_layer1_output_V    |        2|   0|   0|   120|   24|     1|         2880|
    |fc_layer3_weights_V_U  |fc_layer3_fc_layeceu  |        1|   0|   0|   840|    8|     1|         6720|
    |fc_layer3_bias_V_U     |fc_layer3_fc_layecfu  |        0|  10|   2|    10|   10|     1|          100|
    +-----------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |Total                  |                      |        3|  10|   2|   970|   42|     3|         9700|
    +-----------------------+----------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+-------+---+----+------------+------------+
    |p_1_fu_390_p2                 |     *    |      0|  0|  51|           9|           8|
    |p_Val2_s_fu_555_p2            |     *    |      1|  0|  40|          20|          24|
    |i_2_fu_369_p2                 |     +    |      0|  0|  13|           4|           1|
    |i_3_fu_539_p2                 |     +    |      0|  0|  13|           4|           1|
    |i_4_3_fu_505_p2               |     +    |      0|  0|  13|           3|           4|
    |j_1_fu_511_p2                 |     +    |      0|  0|  15|           7|           1|
    |next_mul_fu_375_p2            |     +    |      0|  0|  14|          10|           7|
    |p_Val2_3_fu_631_p2            |     +    |      0|  0|  24|          17|          17|
    |p_Val2_4_fu_670_p2            |     +    |      0|  0|  15|           8|           8|
    |r_V_1_fu_410_p2               |     +    |      0|  0|  15|           9|           2|
    |r_V_fu_348_p2                 |     +    |      0|  0|  15|           9|           2|
    |ap_block_state4               |    and   |      0|  0|   2|           1|           1|
    |overflow_fu_693_p2            |    and   |      0|  0|   2|           1|           1|
    |qb_assign_1_fu_612_p2         |    and   |      0|  0|   2|           1|           1|
    |underflow_fu_710_p2           |    and   |      0|  0|   2|           1|           1|
    |exitcond17_2_fu_473_p2        |   icmp   |      0|  0|   9|           4|           4|
    |exitcond1_fu_363_p2           |   icmp   |      0|  0|   9|           4|           4|
    |exitcond2_fu_400_p2           |   icmp   |      0|  0|  11|           7|           7|
    |exitcond_fu_533_p2            |   icmp   |      0|  0|   9|           4|           4|
    |p_not38_i_fu_661_p2           |   icmp   |      0|  0|  13|           9|           2|
    |p_not_i_fu_655_p2             |   icmp   |      0|  0|  13|           9|           1|
    |r_fu_594_p2                   |   icmp   |      0|  0|  18|          27|           1|
    |ap_block_state1               |    or    |      0|  0|   2|           1|           1|
    |brmerge39_i_fu_705_p2         |    or    |      0|  0|   2|           1|           1|
    |brmerge_fu_727_p2             |    or    |      0|  0|   2|           1|           1|
    |brmerge_i_fu_683_p2           |    or    |      0|  0|   2|           1|           1|
    |brmerge_i_i_fu_715_p2         |    or    |      0|  0|   2|           1|           1|
    |i_4_1_fu_467_p2               |    or    |      0|  0|   4|           4|           2|
    |i_4_2_fu_491_p2               |    or    |      0|  0|   3|           3|           2|
    |i_4_s_fu_436_p2               |    or    |      0|  0|   4|           4|           1|
    |r_i_i1_fu_606_p2              |    or    |      0|  0|   2|           1|           1|
    |p_Val2_11_mux_fu_733_p3       |  select  |      0|  0|   8|           1|           7|
    |p_Val2_s_511_fu_741_p3        |  select  |      0|  0|   9|           1|           9|
    |this_assign_1_fu_749_p3       |  select  |      0|  0|   8|           1|           8|
    |newsignbit_0_not_i_fu_699_p2  |    xor   |      0|  0|   2|           1|           2|
    |not_s_i_i1_fu_600_p2          |    xor   |      0|  0|   2|           1|           2|
    |tmp_9_fu_688_p2               |    xor   |      0|  0|   2|           1|           2|
    |underflow_not_fu_721_p2       |    xor   |      0|  0|   2|           1|           2|
    +------------------------------+----------+-------+---+----+------------+------------+
    |Total                         |          |      1|  0| 374|         192|         145|
    +------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  62|         15|    1|         15|
    |ap_done                       |   9|          2|    1|          2|
    |fc_layer3_weights_V_address0  |  21|          4|   10|         40|
    |fc_layer3_weights_V_address1  |  15|          3|   10|         30|
    |i1_reg_313                    |   9|          2|    4|          8|
    |i2_reg_325                    |   9|          2|    4|          8|
    |i_reg_278                     |   9|          2|    4|          8|
    |in_V_V_blk_n                  |   9|          2|    1|          2|
    |j_reg_301                     |   9|          2|    7|         14|
    |out_V_V_blk_n                 |   9|          2|    1|          2|
    |output_V_address0             |  38|          7|    7|         49|
    |output_V_address1             |  33|          6|    7|         42|
    |output_V_d0                   |  27|          5|   24|        120|
    |output_V_d1                   |  15|          3|   24|         72|
    |phi_mul_reg_290               |   9|          2|   10|         20|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 283|         59|  115|        432|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |  14|   0|   14|          0|
    |ap_done_reg               |   1|   0|    1|          0|
    |f_op_V_1_reg_982          |  10|   0|   10|          0|
    |i1_reg_313                |   4|   0|    4|          0|
    |i2_reg_325                |   4|   0|    4|          0|
    |i_2_reg_851               |   4|   0|    4|          0|
    |i_3_reg_962               |   4|   0|    4|          0|
    |i_4_1_reg_916             |   3|   0|    4|          1|
    |i_4_2_reg_929             |   1|   0|    3|          2|
    |i_4_3_reg_939             |   4|   0|    4|          0|
    |i_4_s_reg_894             |   3|   0|    4|          1|
    |i_reg_278                 |   4|   0|    4|          0|
    |isneg_reg_997             |   1|   0|    1|          0|
    |j_reg_301                 |   7|   0|    7|          0|
    |next_mul_reg_856          |  10|   0|   10|          0|
    |output_V_addr_3_reg_904   |   4|   0|    7|          3|
    |output_V_addr_4_reg_910   |   3|   0|    7|          4|
    |output_V_addr_5_reg_949   |   3|   0|    7|          4|
    |output_V_addr_6_reg_954   |   1|   0|    7|          6|
    |p_2_cast_reg_881          |  17|   0|   17|          0|
    |p_Val2_s_reg_977          |  44|   0|   44|          0|
    |p_not38_i_reg_1008        |   1|   0|    1|          0|
    |p_not_i_reg_1003          |   1|   0|    1|          0|
    |phi_mul_reg_290           |  10|   0|   10|          0|
    |qb_assign_1_reg_987       |   1|   0|    1|          0|
    |read_temp_V_cast_reg_843  |  17|   0|   17|          0|
    |reg_336                   |   8|   0|    8|          0|
    |reg_340                   |   8|   0|    8|          0|
    |this_assign_1_reg_1013    |   8|   0|    8|          0|
    |tmp_1_cast1_reg_869       |   7|   0|   11|          4|
    |tmp_1_cast_reg_875        |   7|   0|   10|          3|
    |tmp_7_reg_992             |   8|   0|    8|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 222|   0|  250|         28|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |   fc_layer3  | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |   fc_layer3  | return value |
|ap_start        |  in |    1| ap_ctrl_hs |   fc_layer3  | return value |
|ap_done         | out |    1| ap_ctrl_hs |   fc_layer3  | return value |
|ap_continue     |  in |    1| ap_ctrl_hs |   fc_layer3  | return value |
|ap_idle         | out |    1| ap_ctrl_hs |   fc_layer3  | return value |
|ap_ready        | out |    1| ap_ctrl_hs |   fc_layer3  | return value |
|out_V_V_din     | out |   32|   ap_fifo  |    out_V_V   |    pointer   |
|out_V_V_full_n  |  in |    1|   ap_fifo  |    out_V_V   |    pointer   |
|out_V_V_write   | out |    1|   ap_fifo  |    out_V_V   |    pointer   |
|in_V_V_dout     |  in |    8|   ap_fifo  |    in_V_V    |    pointer   |
|in_V_V_empty_n  |  in |    1|   ap_fifo  |    in_V_V    |    pointer   |
|in_V_V_read     | out |    1|   ap_fifo  |    in_V_V    |    pointer   |
+----------------+-----+-----+------------+--------------+--------------+

