// ------------------------------------------------------------------------- 
// High Level Design Compiler for Intel(R) FPGAs Version 21.2 (Release Build #68.1)
// 
// Legal Notice: Copyright 2021 Intel Corporation.  All rights reserved.
// Your use of  Intel Corporation's design tools,  logic functions and other
// software and  tools, and its AMPP partner logic functions, and any output
// files any  of the foregoing (including  device programming  or simulation
// files), and  any associated  documentation  or information  are expressly
// subject  to the terms and  conditions of the  Intel FPGA Software License
// Agreement, Intel MegaCore Function License Agreement, or other applicable
// license agreement,  including,  without limitation,  that your use is for
// the  sole  purpose of  programming  logic devices  manufactured by  Intel
// and  sold by Intel  or its authorized  distributors. Please refer  to the
// applicable agreement for further details.
// ---------------------------------------------------------------------------

// SystemVerilog created from cnn_top_i_sfc_s_c0_in_for_body18_i_conv_0000ter934_conv_process8
// SystemVerilog created on Fri Mar  4 14:17:40 2022


(* altera_attribute = "-name AUTO_SHIFT_REGISTER_RECOGNITION OFF; -name MESSAGE_DISABLE 10036; -name MESSAGE_DISABLE 10037; -name MESSAGE_DISABLE 14130; -name MESSAGE_DISABLE 14320; -name MESSAGE_DISABLE 15400; -name MESSAGE_DISABLE 14130; -name MESSAGE_DISABLE 10036; -name MESSAGE_DISABLE 12020; -name MESSAGE_DISABLE 12030; -name MESSAGE_DISABLE 12010; -name MESSAGE_DISABLE 12110; -name MESSAGE_DISABLE 14320; -name MESSAGE_DISABLE 13410; -name MESSAGE_DISABLE 113007; -name MESSAGE_DISABLE 10958" *)
module cnn_top_i_sfc_s_c0_in_for_body18_i_conv_0000ter934_conv_process8 (
    output wire [0:0] out_c0_exit944_0_tpl,
    output wire [0:0] out_o_valid,
    output wire [0:0] out_memcoalesce_load_conv_process_fpgaunique_238_conv_process_avm_burstcount,
    output wire [63:0] out_memcoalesce_load_conv_process_fpgaunique_238_conv_process_avm_byteenable,
    output wire [0:0] out_memcoalesce_load_conv_process_fpgaunique_238_conv_process_avm_enable,
    output wire [0:0] out_memcoalesce_load_conv_process_fpgaunique_238_conv_process_avm_read,
    output wire [0:0] out_memcoalesce_load_conv_process_fpgaunique_238_conv_process_avm_write,
    output wire [511:0] out_memcoalesce_load_conv_process_fpgaunique_238_conv_process_avm_writedata,
    output wire [31:0] out_memdep_36_conv_process_avm_address,
    output wire [0:0] out_memdep_36_conv_process_avm_burstcount,
    output wire [63:0] out_memdep_36_conv_process_avm_byteenable,
    output wire [0:0] out_memdep_36_conv_process_avm_enable,
    output wire [0:0] out_memdep_36_conv_process_avm_read,
    output wire [0:0] out_memdep_36_conv_process_avm_write,
    output wire [511:0] out_memdep_36_conv_process_avm_writedata,
    input wire [0:0] in_c0_eni9933_0_tpl,
    input wire [31:0] in_c0_eni9933_1_tpl,
    input wire [0:0] in_c0_eni9933_2_tpl,
    input wire [0:0] in_c0_eni9933_3_tpl,
    input wire [7:0] in_c0_eni9933_4_tpl,
    input wire [7:0] in_c0_eni9933_5_tpl,
    input wire [7:0] in_c0_eni9933_6_tpl,
    input wire [7:0] in_c0_eni9933_7_tpl,
    input wire [7:0] in_c0_eni9933_8_tpl,
    input wire [7:0] in_c0_eni9933_9_tpl,
    input wire [7:0] in_c0_eni9933_10_tpl,
    input wire [7:0] in_c0_eni9933_11_tpl,
    input wire [7:0] in_c0_eni9933_12_tpl,
    input wire [7:0] in_c0_eni9933_13_tpl,
    input wire [7:0] in_c0_eni9933_14_tpl,
    input wire [7:0] in_c0_eni9933_15_tpl,
    input wire [7:0] in_c0_eni9933_16_tpl,
    input wire [7:0] in_c0_eni9933_17_tpl,
    input wire [7:0] in_c0_eni9933_18_tpl,
    input wire [7:0] in_c0_eni9933_19_tpl,
    input wire [7:0] in_c0_eni9933_20_tpl,
    input wire [7:0] in_c0_eni9933_21_tpl,
    input wire [7:0] in_c0_eni9933_22_tpl,
    input wire [7:0] in_c0_eni9933_23_tpl,
    input wire [7:0] in_c0_eni9933_24_tpl,
    input wire [7:0] in_c0_eni9933_25_tpl,
    input wire [7:0] in_c0_eni9933_26_tpl,
    input wire [7:0] in_c0_eni9933_27_tpl,
    input wire [7:0] in_c0_eni9933_28_tpl,
    input wire [7:0] in_c0_eni9933_29_tpl,
    input wire [7:0] in_c0_eni9933_30_tpl,
    input wire [7:0] in_c0_eni9933_31_tpl,
    input wire [7:0] in_c0_eni9933_32_tpl,
    input wire [7:0] in_c0_eni9933_33_tpl,
    input wire [7:0] in_c0_eni9933_34_tpl,
    input wire [7:0] in_c0_eni9933_35_tpl,
    input wire [7:0] in_c0_eni9933_36_tpl,
    input wire [7:0] in_c0_eni9933_37_tpl,
    input wire [7:0] in_c0_eni9933_38_tpl,
    input wire [7:0] in_c0_eni9933_39_tpl,
    input wire [7:0] in_c0_eni9933_40_tpl,
    input wire [7:0] in_c0_eni9933_41_tpl,
    input wire [7:0] in_c0_eni9933_42_tpl,
    input wire [7:0] in_c0_eni9933_43_tpl,
    input wire [7:0] in_c0_eni9933_44_tpl,
    input wire [7:0] in_c0_eni9933_45_tpl,
    input wire [7:0] in_c0_eni9933_46_tpl,
    input wire [7:0] in_c0_eni9933_47_tpl,
    input wire [7:0] in_c0_eni9933_48_tpl,
    input wire [7:0] in_c0_eni9933_49_tpl,
    input wire [7:0] in_c0_eni9933_50_tpl,
    input wire [7:0] in_c0_eni9933_51_tpl,
    input wire [7:0] in_c0_eni9933_52_tpl,
    input wire [7:0] in_c0_eni9933_53_tpl,
    input wire [7:0] in_c0_eni9933_54_tpl,
    input wire [7:0] in_c0_eni9933_55_tpl,
    input wire [7:0] in_c0_eni9933_56_tpl,
    input wire [7:0] in_c0_eni9933_57_tpl,
    input wire [7:0] in_c0_eni9933_58_tpl,
    input wire [7:0] in_c0_eni9933_59_tpl,
    input wire [7:0] in_c0_eni9933_60_tpl,
    input wire [7:0] in_c0_eni9933_61_tpl,
    input wire [7:0] in_c0_eni9933_62_tpl,
    input wire [7:0] in_c0_eni9933_63_tpl,
    input wire [7:0] in_c0_eni9933_64_tpl,
    input wire [7:0] in_c0_eni9933_65_tpl,
    input wire [7:0] in_c0_eni9933_66_tpl,
    input wire [7:0] in_c0_eni9933_67_tpl,
    input wire [7:0] in_c0_eni9933_68_tpl,
    input wire [7:0] in_c0_eni9933_69_tpl,
    input wire [7:0] in_c0_eni9933_70_tpl,
    input wire [7:0] in_c0_eni9933_71_tpl,
    input wire [7:0] in_c0_eni9933_72_tpl,
    input wire [7:0] in_c0_eni9933_73_tpl,
    input wire [7:0] in_c0_eni9933_74_tpl,
    input wire [7:0] in_c0_eni9933_75_tpl,
    input wire [7:0] in_c0_eni9933_76_tpl,
    input wire [7:0] in_c0_eni9933_77_tpl,
    input wire [7:0] in_c0_eni9933_78_tpl,
    input wire [7:0] in_c0_eni9933_79_tpl,
    input wire [7:0] in_c0_eni9933_80_tpl,
    input wire [7:0] in_c0_eni9933_81_tpl,
    input wire [7:0] in_c0_eni9933_82_tpl,
    input wire [7:0] in_c0_eni9933_83_tpl,
    input wire [7:0] in_c0_eni9933_84_tpl,
    input wire [7:0] in_c0_eni9933_85_tpl,
    input wire [7:0] in_c0_eni9933_86_tpl,
    input wire [7:0] in_c0_eni9933_87_tpl,
    input wire [7:0] in_c0_eni9933_88_tpl,
    input wire [7:0] in_c0_eni9933_89_tpl,
    input wire [7:0] in_c0_eni9933_90_tpl,
    input wire [7:0] in_c0_eni9933_91_tpl,
    input wire [7:0] in_c0_eni9933_92_tpl,
    input wire [7:0] in_c0_eni9933_93_tpl,
    input wire [7:0] in_c0_eni9933_94_tpl,
    input wire [7:0] in_c0_eni9933_95_tpl,
    input wire [7:0] in_c0_eni9933_96_tpl,
    input wire [7:0] in_c0_eni9933_97_tpl,
    input wire [7:0] in_c0_eni9933_98_tpl,
    input wire [7:0] in_c0_eni9933_99_tpl,
    input wire [7:0] in_c0_eni9933_100_tpl,
    input wire [7:0] in_c0_eni9933_101_tpl,
    input wire [7:0] in_c0_eni9933_102_tpl,
    input wire [7:0] in_c0_eni9933_103_tpl,
    input wire [7:0] in_c0_eni9933_104_tpl,
    input wire [7:0] in_c0_eni9933_105_tpl,
    input wire [7:0] in_c0_eni9933_106_tpl,
    input wire [7:0] in_c0_eni9933_107_tpl,
    input wire [7:0] in_c0_eni9933_108_tpl,
    input wire [7:0] in_c0_eni9933_109_tpl,
    input wire [7:0] in_c0_eni9933_110_tpl,
    input wire [7:0] in_c0_eni9933_111_tpl,
    input wire [7:0] in_c0_eni9933_112_tpl,
    input wire [7:0] in_c0_eni9933_113_tpl,
    input wire [7:0] in_c0_eni9933_114_tpl,
    input wire [7:0] in_c0_eni9933_115_tpl,
    input wire [7:0] in_c0_eni9933_116_tpl,
    input wire [7:0] in_c0_eni9933_117_tpl,
    input wire [7:0] in_c0_eni9933_118_tpl,
    input wire [7:0] in_c0_eni9933_119_tpl,
    input wire [7:0] in_c0_eni9933_120_tpl,
    input wire [7:0] in_c0_eni9933_121_tpl,
    input wire [7:0] in_c0_eni9933_122_tpl,
    input wire [7:0] in_c0_eni9933_123_tpl,
    input wire [7:0] in_c0_eni9933_124_tpl,
    input wire [7:0] in_c0_eni9933_125_tpl,
    input wire [7:0] in_c0_eni9933_126_tpl,
    input wire [7:0] in_c0_eni9933_127_tpl,
    input wire [7:0] in_c0_eni9933_128_tpl,
    input wire [7:0] in_c0_eni9933_129_tpl,
    input wire [7:0] in_c0_eni9933_130_tpl,
    input wire [7:0] in_c0_eni9933_131_tpl,
    input wire [7:0] in_c0_eni9933_132_tpl,
    input wire [7:0] in_c0_eni9933_133_tpl,
    input wire [7:0] in_c0_eni9933_134_tpl,
    input wire [7:0] in_c0_eni9933_135_tpl,
    input wire [7:0] in_c0_eni9933_136_tpl,
    input wire [7:0] in_c0_eni9933_137_tpl,
    input wire [7:0] in_c0_eni9933_138_tpl,
    input wire [7:0] in_c0_eni9933_139_tpl,
    input wire [7:0] in_c0_eni9933_140_tpl,
    input wire [7:0] in_c0_eni9933_141_tpl,
    input wire [7:0] in_c0_eni9933_142_tpl,
    input wire [7:0] in_c0_eni9933_143_tpl,
    input wire [7:0] in_c0_eni9933_144_tpl,
    input wire [7:0] in_c0_eni9933_145_tpl,
    input wire [7:0] in_c0_eni9933_146_tpl,
    input wire [7:0] in_c0_eni9933_147_tpl,
    input wire [7:0] in_c0_eni9933_148_tpl,
    input wire [7:0] in_c0_eni9933_149_tpl,
    input wire [7:0] in_c0_eni9933_150_tpl,
    input wire [7:0] in_c0_eni9933_151_tpl,
    input wire [7:0] in_c0_eni9933_152_tpl,
    input wire [7:0] in_c0_eni9933_153_tpl,
    input wire [7:0] in_c0_eni9933_154_tpl,
    input wire [7:0] in_c0_eni9933_155_tpl,
    input wire [7:0] in_c0_eni9933_156_tpl,
    input wire [7:0] in_c0_eni9933_157_tpl,
    input wire [7:0] in_c0_eni9933_158_tpl,
    input wire [7:0] in_c0_eni9933_159_tpl,
    input wire [7:0] in_c0_eni9933_160_tpl,
    input wire [7:0] in_c0_eni9933_161_tpl,
    input wire [7:0] in_c0_eni9933_162_tpl,
    input wire [7:0] in_c0_eni9933_163_tpl,
    input wire [7:0] in_c0_eni9933_164_tpl,
    input wire [7:0] in_c0_eni9933_165_tpl,
    input wire [7:0] in_c0_eni9933_166_tpl,
    input wire [7:0] in_c0_eni9933_167_tpl,
    input wire [7:0] in_c0_eni9933_168_tpl,
    input wire [7:0] in_c0_eni9933_169_tpl,
    input wire [7:0] in_c0_eni9933_170_tpl,
    input wire [7:0] in_c0_eni9933_171_tpl,
    input wire [7:0] in_c0_eni9933_172_tpl,
    input wire [7:0] in_c0_eni9933_173_tpl,
    input wire [7:0] in_c0_eni9933_174_tpl,
    input wire [7:0] in_c0_eni9933_175_tpl,
    input wire [7:0] in_c0_eni9933_176_tpl,
    input wire [7:0] in_c0_eni9933_177_tpl,
    input wire [7:0] in_c0_eni9933_178_tpl,
    input wire [7:0] in_c0_eni9933_179_tpl,
    input wire [7:0] in_c0_eni9933_180_tpl,
    input wire [7:0] in_c0_eni9933_181_tpl,
    input wire [7:0] in_c0_eni9933_182_tpl,
    input wire [7:0] in_c0_eni9933_183_tpl,
    input wire [7:0] in_c0_eni9933_184_tpl,
    input wire [7:0] in_c0_eni9933_185_tpl,
    input wire [7:0] in_c0_eni9933_186_tpl,
    input wire [7:0] in_c0_eni9933_187_tpl,
    input wire [7:0] in_c0_eni9933_188_tpl,
    input wire [7:0] in_c0_eni9933_189_tpl,
    input wire [7:0] in_c0_eni9933_190_tpl,
    input wire [7:0] in_c0_eni9933_191_tpl,
    input wire [7:0] in_c0_eni9933_192_tpl,
    input wire [7:0] in_c0_eni9933_193_tpl,
    input wire [7:0] in_c0_eni9933_194_tpl,
    input wire [7:0] in_c0_eni9933_195_tpl,
    input wire [7:0] in_c0_eni9933_196_tpl,
    input wire [7:0] in_c0_eni9933_197_tpl,
    input wire [7:0] in_c0_eni9933_198_tpl,
    input wire [7:0] in_c0_eni9933_199_tpl,
    input wire [7:0] in_c0_eni9933_200_tpl,
    input wire [7:0] in_c0_eni9933_201_tpl,
    input wire [7:0] in_c0_eni9933_202_tpl,
    input wire [7:0] in_c0_eni9933_203_tpl,
    input wire [7:0] in_c0_eni9933_204_tpl,
    input wire [7:0] in_c0_eni9933_205_tpl,
    input wire [7:0] in_c0_eni9933_206_tpl,
    input wire [7:0] in_c0_eni9933_207_tpl,
    input wire [7:0] in_c0_eni9933_208_tpl,
    input wire [7:0] in_c0_eni9933_209_tpl,
    input wire [7:0] in_c0_eni9933_210_tpl,
    input wire [7:0] in_c0_eni9933_211_tpl,
    input wire [7:0] in_c0_eni9933_212_tpl,
    input wire [7:0] in_c0_eni9933_213_tpl,
    input wire [7:0] in_c0_eni9933_214_tpl,
    input wire [7:0] in_c0_eni9933_215_tpl,
    input wire [7:0] in_c0_eni9933_216_tpl,
    input wire [7:0] in_c0_eni9933_217_tpl,
    input wire [7:0] in_c0_eni9933_218_tpl,
    input wire [7:0] in_c0_eni9933_219_tpl,
    input wire [7:0] in_c0_eni9933_220_tpl,
    input wire [7:0] in_c0_eni9933_221_tpl,
    input wire [7:0] in_c0_eni9933_222_tpl,
    input wire [7:0] in_c0_eni9933_223_tpl,
    input wire [7:0] in_c0_eni9933_224_tpl,
    input wire [7:0] in_c0_eni9933_225_tpl,
    input wire [7:0] in_c0_eni9933_226_tpl,
    input wire [7:0] in_c0_eni9933_227_tpl,
    input wire [7:0] in_c0_eni9933_228_tpl,
    input wire [7:0] in_c0_eni9933_229_tpl,
    input wire [7:0] in_c0_eni9933_230_tpl,
    input wire [7:0] in_c0_eni9933_231_tpl,
    input wire [7:0] in_c0_eni9933_232_tpl,
    input wire [7:0] in_c0_eni9933_233_tpl,
    input wire [7:0] in_c0_eni9933_234_tpl,
    input wire [7:0] in_c0_eni9933_235_tpl,
    input wire [7:0] in_c0_eni9933_236_tpl,
    input wire [7:0] in_c0_eni9933_237_tpl,
    input wire [7:0] in_c0_eni9933_238_tpl,
    input wire [7:0] in_c0_eni9933_239_tpl,
    input wire [7:0] in_c0_eni9933_240_tpl,
    input wire [7:0] in_c0_eni9933_241_tpl,
    input wire [7:0] in_c0_eni9933_242_tpl,
    input wire [7:0] in_c0_eni9933_243_tpl,
    input wire [7:0] in_c0_eni9933_244_tpl,
    input wire [7:0] in_c0_eni9933_245_tpl,
    input wire [7:0] in_c0_eni9933_246_tpl,
    input wire [7:0] in_c0_eni9933_247_tpl,
    input wire [7:0] in_c0_eni9933_248_tpl,
    input wire [7:0] in_c0_eni9933_249_tpl,
    input wire [7:0] in_c0_eni9933_250_tpl,
    input wire [7:0] in_c0_eni9933_251_tpl,
    input wire [7:0] in_c0_eni9933_252_tpl,
    input wire [7:0] in_c0_eni9933_253_tpl,
    input wire [7:0] in_c0_eni9933_254_tpl,
    input wire [7:0] in_c0_eni9933_255_tpl,
    input wire [7:0] in_c0_eni9933_256_tpl,
    input wire [7:0] in_c0_eni9933_257_tpl,
    input wire [7:0] in_c0_eni9933_258_tpl,
    input wire [7:0] in_c0_eni9933_259_tpl,
    input wire [7:0] in_c0_eni9933_260_tpl,
    input wire [7:0] in_c0_eni9933_261_tpl,
    input wire [7:0] in_c0_eni9933_262_tpl,
    input wire [7:0] in_c0_eni9933_263_tpl,
    input wire [7:0] in_c0_eni9933_264_tpl,
    input wire [7:0] in_c0_eni9933_265_tpl,
    input wire [7:0] in_c0_eni9933_266_tpl,
    input wire [7:0] in_c0_eni9933_267_tpl,
    input wire [7:0] in_c0_eni9933_268_tpl,
    input wire [7:0] in_c0_eni9933_269_tpl,
    input wire [7:0] in_c0_eni9933_270_tpl,
    input wire [7:0] in_c0_eni9933_271_tpl,
    input wire [7:0] in_c0_eni9933_272_tpl,
    input wire [7:0] in_c0_eni9933_273_tpl,
    input wire [7:0] in_c0_eni9933_274_tpl,
    input wire [7:0] in_c0_eni9933_275_tpl,
    input wire [0:0] in_c0_eni9933_276_tpl,
    input wire [0:0] in_c0_eni9933_277_tpl,
    input wire [0:0] in_c1_exe1,
    input wire [0:0] in_c1_exe12,
    input wire [0:0] in_i_valid,
    input wire [0:0] in_memcoalesce_load_conv_process_fpgaunique_238_conv_process_avm_readdatavalid,
    input wire [0:0] in_memcoalesce_load_conv_process_fpgaunique_238_conv_process_avm_waitrequest,
    input wire [0:0] in_memcoalesce_load_conv_process_fpgaunique_238_conv_process_avm_writeack,
    input wire [511:0] in_memdep_36_conv_process_avm_readdata,
    input wire [0:0] in_memdep_36_conv_process_avm_readdatavalid,
    input wire [0:0] in_memdep_36_conv_process_avm_waitrequest,
    input wire [0:0] in_memdep_36_conv_process_avm_writeack,
    input wire [0:0] in_flush,
    input wire [0:0] in_intel_reserved_ffwd_75_0,
    input wire [31:0] in_intel_reserved_ffwd_7_0,
    input wire [511:0] in_memcoalesce_load_conv_process_fpgaunique_238_conv_process_avm_readdata,
    output wire [31:0] out_memcoalesce_load_conv_process_fpgaunique_238_conv_process_avm_address,
    input wire [0:0] in_i_stall,
    output wire [0:0] out_o_stall,
    input wire clock,
    input wire resetn
    );

    wire [0:0] GND_q;
    wire [0:0] VCC_q;
    wire [0:0] i_llvm_fpga_sfc_exit_s_c0_out_for_body18_i_conv_processs_c0_exit944_conv_process1_aunroll_x_out_data_out_0_tpl;
    wire [0:0] i_llvm_fpga_sfc_exit_s_c0_out_for_body18_i_conv_processs_c0_exit944_conv_process1_aunroll_x_out_stall_entry;
    wire [0:0] i_llvm_fpga_sfc_exit_s_c0_out_for_body18_i_conv_processs_c0_exit944_conv_process1_aunroll_x_out_valid_out;
    wire [31:0] i_sfc_logic_s_c0_in_for_body18_i_conv_processs_c0_enter934_conv_process0_aunroll_x_out_memcoalesce_load_conv_process_fpgaunique_238_conv_process_avm_address;
    wire [0:0] i_sfc_logic_s_c0_in_for_body18_i_conv_processs_c0_enter934_conv_process0_aunroll_x_out_memcoalesce_load_conv_process_fpgaunique_238_conv_process_avm_burstcount;
    wire [63:0] i_sfc_logic_s_c0_in_for_body18_i_conv_processs_c0_enter934_conv_process0_aunroll_x_out_memcoalesce_load_conv_process_fpgaunique_238_conv_process_avm_byteenable;
    wire [0:0] i_sfc_logic_s_c0_in_for_body18_i_conv_processs_c0_enter934_conv_process0_aunroll_x_out_memcoalesce_load_conv_process_fpgaunique_238_conv_process_avm_enable;
    wire [0:0] i_sfc_logic_s_c0_in_for_body18_i_conv_processs_c0_enter934_conv_process0_aunroll_x_out_memcoalesce_load_conv_process_fpgaunique_238_conv_process_avm_read;
    wire [0:0] i_sfc_logic_s_c0_in_for_body18_i_conv_processs_c0_enter934_conv_process0_aunroll_x_out_memcoalesce_load_conv_process_fpgaunique_238_conv_process_avm_write;
    wire [511:0] i_sfc_logic_s_c0_in_for_body18_i_conv_processs_c0_enter934_conv_process0_aunroll_x_out_memcoalesce_load_conv_process_fpgaunique_238_conv_process_avm_writedata;
    wire [31:0] i_sfc_logic_s_c0_in_for_body18_i_conv_processs_c0_enter934_conv_process0_aunroll_x_out_memdep_36_conv_process_avm_address;
    wire [0:0] i_sfc_logic_s_c0_in_for_body18_i_conv_processs_c0_enter934_conv_process0_aunroll_x_out_memdep_36_conv_process_avm_burstcount;
    wire [63:0] i_sfc_logic_s_c0_in_for_body18_i_conv_processs_c0_enter934_conv_process0_aunroll_x_out_memdep_36_conv_process_avm_byteenable;
    wire [0:0] i_sfc_logic_s_c0_in_for_body18_i_conv_processs_c0_enter934_conv_process0_aunroll_x_out_memdep_36_conv_process_avm_enable;
    wire [0:0] i_sfc_logic_s_c0_in_for_body18_i_conv_processs_c0_enter934_conv_process0_aunroll_x_out_memdep_36_conv_process_avm_read;
    wire [0:0] i_sfc_logic_s_c0_in_for_body18_i_conv_processs_c0_enter934_conv_process0_aunroll_x_out_memdep_36_conv_process_avm_write;
    wire [511:0] i_sfc_logic_s_c0_in_for_body18_i_conv_processs_c0_enter934_conv_process0_aunroll_x_out_memdep_36_conv_process_avm_writedata;
    wire [0:0] i_sfc_logic_s_c0_in_for_body18_i_conv_processs_c0_enter934_conv_process0_aunroll_x_out_o_valid;
    wire [0:0] input_accepted_and_q;
    wire [0:0] not_stall_out_q;


    // i_sfc_logic_s_c0_in_for_body18_i_conv_processs_c0_enter934_conv_process0_aunroll_x(BLACKBOX,17)@5
    // out out_unnamed_conv_process121_0_tpl@14
    // out out_memcoalesce_load_conv_process_fpgaunique_238_conv_process_avm_address@20000000
    // out out_memcoalesce_load_conv_process_fpgaunique_238_conv_process_avm_burstcount@20000000
    // out out_memcoalesce_load_conv_process_fpgaunique_238_conv_process_avm_byteenable@20000000
    // out out_memcoalesce_load_conv_process_fpgaunique_238_conv_process_avm_enable@20000000
    // out out_memcoalesce_load_conv_process_fpgaunique_238_conv_process_avm_read@20000000
    // out out_memcoalesce_load_conv_process_fpgaunique_238_conv_process_avm_write@20000000
    // out out_memcoalesce_load_conv_process_fpgaunique_238_conv_process_avm_writedata@20000000
    // out out_memdep_36_conv_process_avm_address@20000000
    // out out_memdep_36_conv_process_avm_burstcount@20000000
    // out out_memdep_36_conv_process_avm_byteenable@20000000
    // out out_memdep_36_conv_process_avm_enable@20000000
    // out out_memdep_36_conv_process_avm_read@20000000
    // out out_memdep_36_conv_process_avm_write@20000000
    // out out_memdep_36_conv_process_avm_writedata@20000000
    // out out_o_valid@14
    // out out_unnamed_conv_process19@14
    cnn_top_i_sfc_logic_s_c0_in_for_body18_i0000ter934_conv_process0 thei_sfc_logic_s_c0_in_for_body18_i_conv_processs_c0_enter934_conv_process0_aunroll_x (
        .in_c0_eni9933_0_tpl(in_c0_eni9933_0_tpl),
        .in_c0_eni9933_1_tpl(in_c0_eni9933_1_tpl),
        .in_c0_eni9933_2_tpl(in_c0_eni9933_2_tpl),
        .in_c0_eni9933_3_tpl(in_c0_eni9933_3_tpl),
        .in_c0_eni9933_4_tpl(in_c0_eni9933_4_tpl),
        .in_c0_eni9933_5_tpl(in_c0_eni9933_5_tpl),
        .in_c0_eni9933_6_tpl(in_c0_eni9933_6_tpl),
        .in_c0_eni9933_7_tpl(in_c0_eni9933_7_tpl),
        .in_c0_eni9933_8_tpl(in_c0_eni9933_8_tpl),
        .in_c0_eni9933_9_tpl(in_c0_eni9933_9_tpl),
        .in_c0_eni9933_10_tpl(in_c0_eni9933_10_tpl),
        .in_c0_eni9933_11_tpl(in_c0_eni9933_11_tpl),
        .in_c0_eni9933_12_tpl(in_c0_eni9933_12_tpl),
        .in_c0_eni9933_13_tpl(in_c0_eni9933_13_tpl),
        .in_c0_eni9933_14_tpl(in_c0_eni9933_14_tpl),
        .in_c0_eni9933_15_tpl(in_c0_eni9933_15_tpl),
        .in_c0_eni9933_16_tpl(in_c0_eni9933_16_tpl),
        .in_c0_eni9933_17_tpl(in_c0_eni9933_17_tpl),
        .in_c0_eni9933_18_tpl(in_c0_eni9933_18_tpl),
        .in_c0_eni9933_19_tpl(in_c0_eni9933_19_tpl),
        .in_c0_eni9933_20_tpl(in_c0_eni9933_20_tpl),
        .in_c0_eni9933_21_tpl(in_c0_eni9933_21_tpl),
        .in_c0_eni9933_22_tpl(in_c0_eni9933_22_tpl),
        .in_c0_eni9933_23_tpl(in_c0_eni9933_23_tpl),
        .in_c0_eni9933_24_tpl(in_c0_eni9933_24_tpl),
        .in_c0_eni9933_25_tpl(in_c0_eni9933_25_tpl),
        .in_c0_eni9933_26_tpl(in_c0_eni9933_26_tpl),
        .in_c0_eni9933_27_tpl(in_c0_eni9933_27_tpl),
        .in_c0_eni9933_28_tpl(in_c0_eni9933_28_tpl),
        .in_c0_eni9933_29_tpl(in_c0_eni9933_29_tpl),
        .in_c0_eni9933_30_tpl(in_c0_eni9933_30_tpl),
        .in_c0_eni9933_31_tpl(in_c0_eni9933_31_tpl),
        .in_c0_eni9933_32_tpl(in_c0_eni9933_32_tpl),
        .in_c0_eni9933_33_tpl(in_c0_eni9933_33_tpl),
        .in_c0_eni9933_34_tpl(in_c0_eni9933_34_tpl),
        .in_c0_eni9933_35_tpl(in_c0_eni9933_35_tpl),
        .in_c0_eni9933_36_tpl(in_c0_eni9933_36_tpl),
        .in_c0_eni9933_37_tpl(in_c0_eni9933_37_tpl),
        .in_c0_eni9933_38_tpl(in_c0_eni9933_38_tpl),
        .in_c0_eni9933_39_tpl(in_c0_eni9933_39_tpl),
        .in_c0_eni9933_40_tpl(in_c0_eni9933_40_tpl),
        .in_c0_eni9933_41_tpl(in_c0_eni9933_41_tpl),
        .in_c0_eni9933_42_tpl(in_c0_eni9933_42_tpl),
        .in_c0_eni9933_43_tpl(in_c0_eni9933_43_tpl),
        .in_c0_eni9933_44_tpl(in_c0_eni9933_44_tpl),
        .in_c0_eni9933_45_tpl(in_c0_eni9933_45_tpl),
        .in_c0_eni9933_46_tpl(in_c0_eni9933_46_tpl),
        .in_c0_eni9933_47_tpl(in_c0_eni9933_47_tpl),
        .in_c0_eni9933_48_tpl(in_c0_eni9933_48_tpl),
        .in_c0_eni9933_49_tpl(in_c0_eni9933_49_tpl),
        .in_c0_eni9933_50_tpl(in_c0_eni9933_50_tpl),
        .in_c0_eni9933_51_tpl(in_c0_eni9933_51_tpl),
        .in_c0_eni9933_52_tpl(in_c0_eni9933_52_tpl),
        .in_c0_eni9933_53_tpl(in_c0_eni9933_53_tpl),
        .in_c0_eni9933_54_tpl(in_c0_eni9933_54_tpl),
        .in_c0_eni9933_55_tpl(in_c0_eni9933_55_tpl),
        .in_c0_eni9933_56_tpl(in_c0_eni9933_56_tpl),
        .in_c0_eni9933_57_tpl(in_c0_eni9933_57_tpl),
        .in_c0_eni9933_58_tpl(in_c0_eni9933_58_tpl),
        .in_c0_eni9933_59_tpl(in_c0_eni9933_59_tpl),
        .in_c0_eni9933_60_tpl(in_c0_eni9933_60_tpl),
        .in_c0_eni9933_61_tpl(in_c0_eni9933_61_tpl),
        .in_c0_eni9933_62_tpl(in_c0_eni9933_62_tpl),
        .in_c0_eni9933_63_tpl(in_c0_eni9933_63_tpl),
        .in_c0_eni9933_64_tpl(in_c0_eni9933_64_tpl),
        .in_c0_eni9933_65_tpl(in_c0_eni9933_65_tpl),
        .in_c0_eni9933_66_tpl(in_c0_eni9933_66_tpl),
        .in_c0_eni9933_67_tpl(in_c0_eni9933_67_tpl),
        .in_c0_eni9933_68_tpl(in_c0_eni9933_68_tpl),
        .in_c0_eni9933_69_tpl(in_c0_eni9933_69_tpl),
        .in_c0_eni9933_70_tpl(in_c0_eni9933_70_tpl),
        .in_c0_eni9933_71_tpl(in_c0_eni9933_71_tpl),
        .in_c0_eni9933_72_tpl(in_c0_eni9933_72_tpl),
        .in_c0_eni9933_73_tpl(in_c0_eni9933_73_tpl),
        .in_c0_eni9933_74_tpl(in_c0_eni9933_74_tpl),
        .in_c0_eni9933_75_tpl(in_c0_eni9933_75_tpl),
        .in_c0_eni9933_76_tpl(in_c0_eni9933_76_tpl),
        .in_c0_eni9933_77_tpl(in_c0_eni9933_77_tpl),
        .in_c0_eni9933_78_tpl(in_c0_eni9933_78_tpl),
        .in_c0_eni9933_79_tpl(in_c0_eni9933_79_tpl),
        .in_c0_eni9933_80_tpl(in_c0_eni9933_80_tpl),
        .in_c0_eni9933_81_tpl(in_c0_eni9933_81_tpl),
        .in_c0_eni9933_82_tpl(in_c0_eni9933_82_tpl),
        .in_c0_eni9933_83_tpl(in_c0_eni9933_83_tpl),
        .in_c0_eni9933_84_tpl(in_c0_eni9933_84_tpl),
        .in_c0_eni9933_85_tpl(in_c0_eni9933_85_tpl),
        .in_c0_eni9933_86_tpl(in_c0_eni9933_86_tpl),
        .in_c0_eni9933_87_tpl(in_c0_eni9933_87_tpl),
        .in_c0_eni9933_88_tpl(in_c0_eni9933_88_tpl),
        .in_c0_eni9933_89_tpl(in_c0_eni9933_89_tpl),
        .in_c0_eni9933_90_tpl(in_c0_eni9933_90_tpl),
        .in_c0_eni9933_91_tpl(in_c0_eni9933_91_tpl),
        .in_c0_eni9933_92_tpl(in_c0_eni9933_92_tpl),
        .in_c0_eni9933_93_tpl(in_c0_eni9933_93_tpl),
        .in_c0_eni9933_94_tpl(in_c0_eni9933_94_tpl),
        .in_c0_eni9933_95_tpl(in_c0_eni9933_95_tpl),
        .in_c0_eni9933_96_tpl(in_c0_eni9933_96_tpl),
        .in_c0_eni9933_97_tpl(in_c0_eni9933_97_tpl),
        .in_c0_eni9933_98_tpl(in_c0_eni9933_98_tpl),
        .in_c0_eni9933_99_tpl(in_c0_eni9933_99_tpl),
        .in_c0_eni9933_100_tpl(in_c0_eni9933_100_tpl),
        .in_c0_eni9933_101_tpl(in_c0_eni9933_101_tpl),
        .in_c0_eni9933_102_tpl(in_c0_eni9933_102_tpl),
        .in_c0_eni9933_103_tpl(in_c0_eni9933_103_tpl),
        .in_c0_eni9933_104_tpl(in_c0_eni9933_104_tpl),
        .in_c0_eni9933_105_tpl(in_c0_eni9933_105_tpl),
        .in_c0_eni9933_106_tpl(in_c0_eni9933_106_tpl),
        .in_c0_eni9933_107_tpl(in_c0_eni9933_107_tpl),
        .in_c0_eni9933_108_tpl(in_c0_eni9933_108_tpl),
        .in_c0_eni9933_109_tpl(in_c0_eni9933_109_tpl),
        .in_c0_eni9933_110_tpl(in_c0_eni9933_110_tpl),
        .in_c0_eni9933_111_tpl(in_c0_eni9933_111_tpl),
        .in_c0_eni9933_112_tpl(in_c0_eni9933_112_tpl),
        .in_c0_eni9933_113_tpl(in_c0_eni9933_113_tpl),
        .in_c0_eni9933_114_tpl(in_c0_eni9933_114_tpl),
        .in_c0_eni9933_115_tpl(in_c0_eni9933_115_tpl),
        .in_c0_eni9933_116_tpl(in_c0_eni9933_116_tpl),
        .in_c0_eni9933_117_tpl(in_c0_eni9933_117_tpl),
        .in_c0_eni9933_118_tpl(in_c0_eni9933_118_tpl),
        .in_c0_eni9933_119_tpl(in_c0_eni9933_119_tpl),
        .in_c0_eni9933_120_tpl(in_c0_eni9933_120_tpl),
        .in_c0_eni9933_121_tpl(in_c0_eni9933_121_tpl),
        .in_c0_eni9933_122_tpl(in_c0_eni9933_122_tpl),
        .in_c0_eni9933_123_tpl(in_c0_eni9933_123_tpl),
        .in_c0_eni9933_124_tpl(in_c0_eni9933_124_tpl),
        .in_c0_eni9933_125_tpl(in_c0_eni9933_125_tpl),
        .in_c0_eni9933_126_tpl(in_c0_eni9933_126_tpl),
        .in_c0_eni9933_127_tpl(in_c0_eni9933_127_tpl),
        .in_c0_eni9933_128_tpl(in_c0_eni9933_128_tpl),
        .in_c0_eni9933_129_tpl(in_c0_eni9933_129_tpl),
        .in_c0_eni9933_130_tpl(in_c0_eni9933_130_tpl),
        .in_c0_eni9933_131_tpl(in_c0_eni9933_131_tpl),
        .in_c0_eni9933_132_tpl(in_c0_eni9933_132_tpl),
        .in_c0_eni9933_133_tpl(in_c0_eni9933_133_tpl),
        .in_c0_eni9933_134_tpl(in_c0_eni9933_134_tpl),
        .in_c0_eni9933_135_tpl(in_c0_eni9933_135_tpl),
        .in_c0_eni9933_136_tpl(in_c0_eni9933_136_tpl),
        .in_c0_eni9933_137_tpl(in_c0_eni9933_137_tpl),
        .in_c0_eni9933_138_tpl(in_c0_eni9933_138_tpl),
        .in_c0_eni9933_139_tpl(in_c0_eni9933_139_tpl),
        .in_c0_eni9933_140_tpl(in_c0_eni9933_140_tpl),
        .in_c0_eni9933_141_tpl(in_c0_eni9933_141_tpl),
        .in_c0_eni9933_142_tpl(in_c0_eni9933_142_tpl),
        .in_c0_eni9933_143_tpl(in_c0_eni9933_143_tpl),
        .in_c0_eni9933_144_tpl(in_c0_eni9933_144_tpl),
        .in_c0_eni9933_145_tpl(in_c0_eni9933_145_tpl),
        .in_c0_eni9933_146_tpl(in_c0_eni9933_146_tpl),
        .in_c0_eni9933_147_tpl(in_c0_eni9933_147_tpl),
        .in_c0_eni9933_148_tpl(in_c0_eni9933_148_tpl),
        .in_c0_eni9933_149_tpl(in_c0_eni9933_149_tpl),
        .in_c0_eni9933_150_tpl(in_c0_eni9933_150_tpl),
        .in_c0_eni9933_151_tpl(in_c0_eni9933_151_tpl),
        .in_c0_eni9933_152_tpl(in_c0_eni9933_152_tpl),
        .in_c0_eni9933_153_tpl(in_c0_eni9933_153_tpl),
        .in_c0_eni9933_154_tpl(in_c0_eni9933_154_tpl),
        .in_c0_eni9933_155_tpl(in_c0_eni9933_155_tpl),
        .in_c0_eni9933_156_tpl(in_c0_eni9933_156_tpl),
        .in_c0_eni9933_157_tpl(in_c0_eni9933_157_tpl),
        .in_c0_eni9933_158_tpl(in_c0_eni9933_158_tpl),
        .in_c0_eni9933_159_tpl(in_c0_eni9933_159_tpl),
        .in_c0_eni9933_160_tpl(in_c0_eni9933_160_tpl),
        .in_c0_eni9933_161_tpl(in_c0_eni9933_161_tpl),
        .in_c0_eni9933_162_tpl(in_c0_eni9933_162_tpl),
        .in_c0_eni9933_163_tpl(in_c0_eni9933_163_tpl),
        .in_c0_eni9933_164_tpl(in_c0_eni9933_164_tpl),
        .in_c0_eni9933_165_tpl(in_c0_eni9933_165_tpl),
        .in_c0_eni9933_166_tpl(in_c0_eni9933_166_tpl),
        .in_c0_eni9933_167_tpl(in_c0_eni9933_167_tpl),
        .in_c0_eni9933_168_tpl(in_c0_eni9933_168_tpl),
        .in_c0_eni9933_169_tpl(in_c0_eni9933_169_tpl),
        .in_c0_eni9933_170_tpl(in_c0_eni9933_170_tpl),
        .in_c0_eni9933_171_tpl(in_c0_eni9933_171_tpl),
        .in_c0_eni9933_172_tpl(in_c0_eni9933_172_tpl),
        .in_c0_eni9933_173_tpl(in_c0_eni9933_173_tpl),
        .in_c0_eni9933_174_tpl(in_c0_eni9933_174_tpl),
        .in_c0_eni9933_175_tpl(in_c0_eni9933_175_tpl),
        .in_c0_eni9933_176_tpl(in_c0_eni9933_176_tpl),
        .in_c0_eni9933_177_tpl(in_c0_eni9933_177_tpl),
        .in_c0_eni9933_178_tpl(in_c0_eni9933_178_tpl),
        .in_c0_eni9933_179_tpl(in_c0_eni9933_179_tpl),
        .in_c0_eni9933_180_tpl(in_c0_eni9933_180_tpl),
        .in_c0_eni9933_181_tpl(in_c0_eni9933_181_tpl),
        .in_c0_eni9933_182_tpl(in_c0_eni9933_182_tpl),
        .in_c0_eni9933_183_tpl(in_c0_eni9933_183_tpl),
        .in_c0_eni9933_184_tpl(in_c0_eni9933_184_tpl),
        .in_c0_eni9933_185_tpl(in_c0_eni9933_185_tpl),
        .in_c0_eni9933_186_tpl(in_c0_eni9933_186_tpl),
        .in_c0_eni9933_187_tpl(in_c0_eni9933_187_tpl),
        .in_c0_eni9933_188_tpl(in_c0_eni9933_188_tpl),
        .in_c0_eni9933_189_tpl(in_c0_eni9933_189_tpl),
        .in_c0_eni9933_190_tpl(in_c0_eni9933_190_tpl),
        .in_c0_eni9933_191_tpl(in_c0_eni9933_191_tpl),
        .in_c0_eni9933_192_tpl(in_c0_eni9933_192_tpl),
        .in_c0_eni9933_193_tpl(in_c0_eni9933_193_tpl),
        .in_c0_eni9933_194_tpl(in_c0_eni9933_194_tpl),
        .in_c0_eni9933_195_tpl(in_c0_eni9933_195_tpl),
        .in_c0_eni9933_196_tpl(in_c0_eni9933_196_tpl),
        .in_c0_eni9933_197_tpl(in_c0_eni9933_197_tpl),
        .in_c0_eni9933_198_tpl(in_c0_eni9933_198_tpl),
        .in_c0_eni9933_199_tpl(in_c0_eni9933_199_tpl),
        .in_c0_eni9933_200_tpl(in_c0_eni9933_200_tpl),
        .in_c0_eni9933_201_tpl(in_c0_eni9933_201_tpl),
        .in_c0_eni9933_202_tpl(in_c0_eni9933_202_tpl),
        .in_c0_eni9933_203_tpl(in_c0_eni9933_203_tpl),
        .in_c0_eni9933_204_tpl(in_c0_eni9933_204_tpl),
        .in_c0_eni9933_205_tpl(in_c0_eni9933_205_tpl),
        .in_c0_eni9933_206_tpl(in_c0_eni9933_206_tpl),
        .in_c0_eni9933_207_tpl(in_c0_eni9933_207_tpl),
        .in_c0_eni9933_208_tpl(in_c0_eni9933_208_tpl),
        .in_c0_eni9933_209_tpl(in_c0_eni9933_209_tpl),
        .in_c0_eni9933_210_tpl(in_c0_eni9933_210_tpl),
        .in_c0_eni9933_211_tpl(in_c0_eni9933_211_tpl),
        .in_c0_eni9933_212_tpl(in_c0_eni9933_212_tpl),
        .in_c0_eni9933_213_tpl(in_c0_eni9933_213_tpl),
        .in_c0_eni9933_214_tpl(in_c0_eni9933_214_tpl),
        .in_c0_eni9933_215_tpl(in_c0_eni9933_215_tpl),
        .in_c0_eni9933_216_tpl(in_c0_eni9933_216_tpl),
        .in_c0_eni9933_217_tpl(in_c0_eni9933_217_tpl),
        .in_c0_eni9933_218_tpl(in_c0_eni9933_218_tpl),
        .in_c0_eni9933_219_tpl(in_c0_eni9933_219_tpl),
        .in_c0_eni9933_220_tpl(in_c0_eni9933_220_tpl),
        .in_c0_eni9933_221_tpl(in_c0_eni9933_221_tpl),
        .in_c0_eni9933_222_tpl(in_c0_eni9933_222_tpl),
        .in_c0_eni9933_223_tpl(in_c0_eni9933_223_tpl),
        .in_c0_eni9933_224_tpl(in_c0_eni9933_224_tpl),
        .in_c0_eni9933_225_tpl(in_c0_eni9933_225_tpl),
        .in_c0_eni9933_226_tpl(in_c0_eni9933_226_tpl),
        .in_c0_eni9933_227_tpl(in_c0_eni9933_227_tpl),
        .in_c0_eni9933_228_tpl(in_c0_eni9933_228_tpl),
        .in_c0_eni9933_229_tpl(in_c0_eni9933_229_tpl),
        .in_c0_eni9933_230_tpl(in_c0_eni9933_230_tpl),
        .in_c0_eni9933_231_tpl(in_c0_eni9933_231_tpl),
        .in_c0_eni9933_232_tpl(in_c0_eni9933_232_tpl),
        .in_c0_eni9933_233_tpl(in_c0_eni9933_233_tpl),
        .in_c0_eni9933_234_tpl(in_c0_eni9933_234_tpl),
        .in_c0_eni9933_235_tpl(in_c0_eni9933_235_tpl),
        .in_c0_eni9933_236_tpl(in_c0_eni9933_236_tpl),
        .in_c0_eni9933_237_tpl(in_c0_eni9933_237_tpl),
        .in_c0_eni9933_238_tpl(in_c0_eni9933_238_tpl),
        .in_c0_eni9933_239_tpl(in_c0_eni9933_239_tpl),
        .in_c0_eni9933_240_tpl(in_c0_eni9933_240_tpl),
        .in_c0_eni9933_241_tpl(in_c0_eni9933_241_tpl),
        .in_c0_eni9933_242_tpl(in_c0_eni9933_242_tpl),
        .in_c0_eni9933_243_tpl(in_c0_eni9933_243_tpl),
        .in_c0_eni9933_244_tpl(in_c0_eni9933_244_tpl),
        .in_c0_eni9933_245_tpl(in_c0_eni9933_245_tpl),
        .in_c0_eni9933_246_tpl(in_c0_eni9933_246_tpl),
        .in_c0_eni9933_247_tpl(in_c0_eni9933_247_tpl),
        .in_c0_eni9933_248_tpl(in_c0_eni9933_248_tpl),
        .in_c0_eni9933_249_tpl(in_c0_eni9933_249_tpl),
        .in_c0_eni9933_250_tpl(in_c0_eni9933_250_tpl),
        .in_c0_eni9933_251_tpl(in_c0_eni9933_251_tpl),
        .in_c0_eni9933_252_tpl(in_c0_eni9933_252_tpl),
        .in_c0_eni9933_253_tpl(in_c0_eni9933_253_tpl),
        .in_c0_eni9933_254_tpl(in_c0_eni9933_254_tpl),
        .in_c0_eni9933_255_tpl(in_c0_eni9933_255_tpl),
        .in_c0_eni9933_256_tpl(in_c0_eni9933_256_tpl),
        .in_c0_eni9933_257_tpl(in_c0_eni9933_257_tpl),
        .in_c0_eni9933_258_tpl(in_c0_eni9933_258_tpl),
        .in_c0_eni9933_259_tpl(in_c0_eni9933_259_tpl),
        .in_c0_eni9933_260_tpl(in_c0_eni9933_260_tpl),
        .in_c0_eni9933_261_tpl(in_c0_eni9933_261_tpl),
        .in_c0_eni9933_262_tpl(in_c0_eni9933_262_tpl),
        .in_c0_eni9933_263_tpl(in_c0_eni9933_263_tpl),
        .in_c0_eni9933_264_tpl(in_c0_eni9933_264_tpl),
        .in_c0_eni9933_265_tpl(in_c0_eni9933_265_tpl),
        .in_c0_eni9933_266_tpl(in_c0_eni9933_266_tpl),
        .in_c0_eni9933_267_tpl(in_c0_eni9933_267_tpl),
        .in_c0_eni9933_268_tpl(in_c0_eni9933_268_tpl),
        .in_c0_eni9933_269_tpl(in_c0_eni9933_269_tpl),
        .in_c0_eni9933_270_tpl(in_c0_eni9933_270_tpl),
        .in_c0_eni9933_271_tpl(in_c0_eni9933_271_tpl),
        .in_c0_eni9933_272_tpl(in_c0_eni9933_272_tpl),
        .in_c0_eni9933_273_tpl(in_c0_eni9933_273_tpl),
        .in_c0_eni9933_274_tpl(in_c0_eni9933_274_tpl),
        .in_c0_eni9933_275_tpl(in_c0_eni9933_275_tpl),
        .in_c0_eni9933_276_tpl(in_c0_eni9933_276_tpl),
        .in_c0_eni9933_277_tpl(in_c0_eni9933_277_tpl),
        .in_flush(in_flush),
        .in_i_valid(input_accepted_and_q),
        .in_intel_reserved_ffwd_75_0(in_intel_reserved_ffwd_75_0),
        .in_intel_reserved_ffwd_7_0(in_intel_reserved_ffwd_7_0),
        .in_memcoalesce_load_conv_process_fpgaunique_238_conv_process_avm_readdata(in_memcoalesce_load_conv_process_fpgaunique_238_conv_process_avm_readdata),
        .in_memcoalesce_load_conv_process_fpgaunique_238_conv_process_avm_readdatavalid(in_memcoalesce_load_conv_process_fpgaunique_238_conv_process_avm_readdatavalid),
        .in_memcoalesce_load_conv_process_fpgaunique_238_conv_process_avm_waitrequest(in_memcoalesce_load_conv_process_fpgaunique_238_conv_process_avm_waitrequest),
        .in_memcoalesce_load_conv_process_fpgaunique_238_conv_process_avm_writeack(in_memcoalesce_load_conv_process_fpgaunique_238_conv_process_avm_writeack),
        .in_memdep_36_conv_process_avm_readdata(in_memdep_36_conv_process_avm_readdata),
        .in_memdep_36_conv_process_avm_readdatavalid(in_memdep_36_conv_process_avm_readdatavalid),
        .in_memdep_36_conv_process_avm_waitrequest(in_memdep_36_conv_process_avm_waitrequest),
        .in_memdep_36_conv_process_avm_writeack(in_memdep_36_conv_process_avm_writeack),
        .out_unnamed_conv_process121_0_tpl(),
        .out_memcoalesce_load_conv_process_fpgaunique_238_conv_process_avm_address(i_sfc_logic_s_c0_in_for_body18_i_conv_processs_c0_enter934_conv_process0_aunroll_x_out_memcoalesce_load_conv_process_fpgaunique_238_conv_process_avm_address),
        .out_memcoalesce_load_conv_process_fpgaunique_238_conv_process_avm_burstcount(i_sfc_logic_s_c0_in_for_body18_i_conv_processs_c0_enter934_conv_process0_aunroll_x_out_memcoalesce_load_conv_process_fpgaunique_238_conv_process_avm_burstcount),
        .out_memcoalesce_load_conv_process_fpgaunique_238_conv_process_avm_byteenable(i_sfc_logic_s_c0_in_for_body18_i_conv_processs_c0_enter934_conv_process0_aunroll_x_out_memcoalesce_load_conv_process_fpgaunique_238_conv_process_avm_byteenable),
        .out_memcoalesce_load_conv_process_fpgaunique_238_conv_process_avm_enable(i_sfc_logic_s_c0_in_for_body18_i_conv_processs_c0_enter934_conv_process0_aunroll_x_out_memcoalesce_load_conv_process_fpgaunique_238_conv_process_avm_enable),
        .out_memcoalesce_load_conv_process_fpgaunique_238_conv_process_avm_read(i_sfc_logic_s_c0_in_for_body18_i_conv_processs_c0_enter934_conv_process0_aunroll_x_out_memcoalesce_load_conv_process_fpgaunique_238_conv_process_avm_read),
        .out_memcoalesce_load_conv_process_fpgaunique_238_conv_process_avm_write(i_sfc_logic_s_c0_in_for_body18_i_conv_processs_c0_enter934_conv_process0_aunroll_x_out_memcoalesce_load_conv_process_fpgaunique_238_conv_process_avm_write),
        .out_memcoalesce_load_conv_process_fpgaunique_238_conv_process_avm_writedata(i_sfc_logic_s_c0_in_for_body18_i_conv_processs_c0_enter934_conv_process0_aunroll_x_out_memcoalesce_load_conv_process_fpgaunique_238_conv_process_avm_writedata),
        .out_memdep_36_conv_process_avm_address(i_sfc_logic_s_c0_in_for_body18_i_conv_processs_c0_enter934_conv_process0_aunroll_x_out_memdep_36_conv_process_avm_address),
        .out_memdep_36_conv_process_avm_burstcount(i_sfc_logic_s_c0_in_for_body18_i_conv_processs_c0_enter934_conv_process0_aunroll_x_out_memdep_36_conv_process_avm_burstcount),
        .out_memdep_36_conv_process_avm_byteenable(i_sfc_logic_s_c0_in_for_body18_i_conv_processs_c0_enter934_conv_process0_aunroll_x_out_memdep_36_conv_process_avm_byteenable),
        .out_memdep_36_conv_process_avm_enable(i_sfc_logic_s_c0_in_for_body18_i_conv_processs_c0_enter934_conv_process0_aunroll_x_out_memdep_36_conv_process_avm_enable),
        .out_memdep_36_conv_process_avm_read(i_sfc_logic_s_c0_in_for_body18_i_conv_processs_c0_enter934_conv_process0_aunroll_x_out_memdep_36_conv_process_avm_read),
        .out_memdep_36_conv_process_avm_write(i_sfc_logic_s_c0_in_for_body18_i_conv_processs_c0_enter934_conv_process0_aunroll_x_out_memdep_36_conv_process_avm_write),
        .out_memdep_36_conv_process_avm_writedata(i_sfc_logic_s_c0_in_for_body18_i_conv_processs_c0_enter934_conv_process0_aunroll_x_out_memdep_36_conv_process_avm_writedata),
        .out_o_valid(i_sfc_logic_s_c0_in_for_body18_i_conv_processs_c0_enter934_conv_process0_aunroll_x_out_o_valid),
        .out_unnamed_conv_process19(),
        .clock(clock),
        .resetn(resetn)
    );

    // VCC(CONSTANT,1)
    assign VCC_q = $unsigned(1'b1);

    // not_stall_out(LOGICAL,21)
    assign not_stall_out_q = ~ (i_llvm_fpga_sfc_exit_s_c0_out_for_body18_i_conv_processs_c0_exit944_conv_process1_aunroll_x_out_stall_entry);

    // input_accepted_and(LOGICAL,20)
    assign input_accepted_and_q = in_i_valid & not_stall_out_q;

    // GND(CONSTANT,0)
    assign GND_q = $unsigned(1'b0);

    // i_llvm_fpga_sfc_exit_s_c0_out_for_body18_i_conv_processs_c0_exit944_conv_process1_aunroll_x(BLACKBOX,16)@14
    // in in_mask_valid@20000000
    // in in_stall_in@20000000
    // out out_data_out_0_tpl@17
    // out out_stall_entry@20000000
    // out out_valid_out@17
    cnn_top_i_llvm_fpga_sfc_exit_s_c0_out_fo0000xit944_conv_process0 thei_llvm_fpga_sfc_exit_s_c0_out_for_body18_i_conv_processs_c0_exit944_conv_process1_aunroll_x (
        .in_data_in_0_tpl(GND_q),
        .in_dec_pipelined_thread(in_c1_exe1),
        .in_inc_pipelined_thread(in_c1_exe12),
        .in_input_accepted(input_accepted_and_q),
        .in_mask_valid(GND_q),
        .in_stall_in(in_i_stall),
        .in_valid_in(i_sfc_logic_s_c0_in_for_body18_i_conv_processs_c0_enter934_conv_process0_aunroll_x_out_o_valid),
        .out_data_out_0_tpl(i_llvm_fpga_sfc_exit_s_c0_out_for_body18_i_conv_processs_c0_exit944_conv_process1_aunroll_x_out_data_out_0_tpl),
        .out_stall_entry(i_llvm_fpga_sfc_exit_s_c0_out_for_body18_i_conv_processs_c0_exit944_conv_process1_aunroll_x_out_stall_entry),
        .out_valid_out(i_llvm_fpga_sfc_exit_s_c0_out_for_body18_i_conv_processs_c0_exit944_conv_process1_aunroll_x_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // dupName_0_sync_out_aunroll_x(GPOUT,2)@17
    assign out_c0_exit944_0_tpl = i_llvm_fpga_sfc_exit_s_c0_out_for_body18_i_conv_processs_c0_exit944_conv_process1_aunroll_x_out_data_out_0_tpl;
    assign out_o_valid = i_llvm_fpga_sfc_exit_s_c0_out_for_body18_i_conv_processs_c0_exit944_conv_process1_aunroll_x_out_valid_out;

    // dupName_0_regfree_osync_x(GPOUT,3)
    assign out_memcoalesce_load_conv_process_fpgaunique_238_conv_process_avm_burstcount = i_sfc_logic_s_c0_in_for_body18_i_conv_processs_c0_enter934_conv_process0_aunroll_x_out_memcoalesce_load_conv_process_fpgaunique_238_conv_process_avm_burstcount;

    // dupName_1_regfree_osync_x(GPOUT,4)
    assign out_memcoalesce_load_conv_process_fpgaunique_238_conv_process_avm_byteenable = i_sfc_logic_s_c0_in_for_body18_i_conv_processs_c0_enter934_conv_process0_aunroll_x_out_memcoalesce_load_conv_process_fpgaunique_238_conv_process_avm_byteenable;

    // dupName_2_regfree_osync_x(GPOUT,5)
    assign out_memcoalesce_load_conv_process_fpgaunique_238_conv_process_avm_enable = i_sfc_logic_s_c0_in_for_body18_i_conv_processs_c0_enter934_conv_process0_aunroll_x_out_memcoalesce_load_conv_process_fpgaunique_238_conv_process_avm_enable;

    // dupName_3_regfree_osync_x(GPOUT,6)
    assign out_memcoalesce_load_conv_process_fpgaunique_238_conv_process_avm_read = i_sfc_logic_s_c0_in_for_body18_i_conv_processs_c0_enter934_conv_process0_aunroll_x_out_memcoalesce_load_conv_process_fpgaunique_238_conv_process_avm_read;

    // dupName_4_regfree_osync_x(GPOUT,7)
    assign out_memcoalesce_load_conv_process_fpgaunique_238_conv_process_avm_write = i_sfc_logic_s_c0_in_for_body18_i_conv_processs_c0_enter934_conv_process0_aunroll_x_out_memcoalesce_load_conv_process_fpgaunique_238_conv_process_avm_write;

    // dupName_5_regfree_osync_x(GPOUT,8)
    assign out_memcoalesce_load_conv_process_fpgaunique_238_conv_process_avm_writedata = i_sfc_logic_s_c0_in_for_body18_i_conv_processs_c0_enter934_conv_process0_aunroll_x_out_memcoalesce_load_conv_process_fpgaunique_238_conv_process_avm_writedata;

    // dupName_6_regfree_osync_x(GPOUT,9)
    assign out_memdep_36_conv_process_avm_address = i_sfc_logic_s_c0_in_for_body18_i_conv_processs_c0_enter934_conv_process0_aunroll_x_out_memdep_36_conv_process_avm_address;

    // dupName_7_regfree_osync_x(GPOUT,10)
    assign out_memdep_36_conv_process_avm_burstcount = i_sfc_logic_s_c0_in_for_body18_i_conv_processs_c0_enter934_conv_process0_aunroll_x_out_memdep_36_conv_process_avm_burstcount;

    // dupName_8_regfree_osync_x(GPOUT,11)
    assign out_memdep_36_conv_process_avm_byteenable = i_sfc_logic_s_c0_in_for_body18_i_conv_processs_c0_enter934_conv_process0_aunroll_x_out_memdep_36_conv_process_avm_byteenable;

    // dupName_9_regfree_osync_x(GPOUT,12)
    assign out_memdep_36_conv_process_avm_enable = i_sfc_logic_s_c0_in_for_body18_i_conv_processs_c0_enter934_conv_process0_aunroll_x_out_memdep_36_conv_process_avm_enable;

    // dupName_10_regfree_osync_x(GPOUT,13)
    assign out_memdep_36_conv_process_avm_read = i_sfc_logic_s_c0_in_for_body18_i_conv_processs_c0_enter934_conv_process0_aunroll_x_out_memdep_36_conv_process_avm_read;

    // dupName_11_regfree_osync_x(GPOUT,14)
    assign out_memdep_36_conv_process_avm_write = i_sfc_logic_s_c0_in_for_body18_i_conv_processs_c0_enter934_conv_process0_aunroll_x_out_memdep_36_conv_process_avm_write;

    // dupName_12_regfree_osync_x(GPOUT,15)
    assign out_memdep_36_conv_process_avm_writedata = i_sfc_logic_s_c0_in_for_body18_i_conv_processs_c0_enter934_conv_process0_aunroll_x_out_memdep_36_conv_process_avm_writedata;

    // regfree_osync(GPOUT,33)
    assign out_memcoalesce_load_conv_process_fpgaunique_238_conv_process_avm_address = i_sfc_logic_s_c0_in_for_body18_i_conv_processs_c0_enter934_conv_process0_aunroll_x_out_memcoalesce_load_conv_process_fpgaunique_238_conv_process_avm_address;

    // sync_out(GPOUT,35)@20000000
    assign out_o_stall = i_llvm_fpga_sfc_exit_s_c0_out_for_body18_i_conv_processs_c0_exit944_conv_process1_aunroll_x_out_stall_entry;

endmodule
