$date
	Tue Oct 13 08:43:56 2020
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module tb_four_comparator $end
$scope module tb $end
$var wire 1 ! Ei $end
$var wire 1 " Gi $end
$var wire 1 # Li $end
$var wire 4 $ a [3:0] $end
$var wire 4 % b [3:0] $end
$var wire 1 & z $end
$var wire 1 ' y $end
$var wire 1 ( x $end
$var wire 1 ) Lo $end
$var wire 1 * Go $end
$var wire 1 + Eo $end
$scope module submodule1 $end
$var wire 1 ! Ei $end
$var wire 1 " Gi $end
$var wire 1 # Li $end
$var wire 2 , a [1:0] $end
$var wire 2 - b [1:0] $end
$var reg 1 ' Eo $end
$var reg 1 ( Go $end
$var reg 1 & Lo $end
$upscope $end
$scope module submodule2 $end
$var wire 1 ' Ei $end
$var wire 1 ( Gi $end
$var wire 1 & Li $end
$var wire 2 . a [1:0] $end
$var wire 2 / b [1:0] $end
$var reg 1 + Eo $end
$var reg 1 * Go $end
$var reg 1 ) Lo $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 /
b0 .
b0 -
b0 ,
1+
0*
0)
0(
1'
0&
b0 %
b0 $
0#
0"
1!
$end
#1000
0+
1*
b1 .
b1 $
#2000
1+
0*
b1 /
b1 %
#3000
1)
0+
b10 /
b10 %
#4000
0)
1+
b10 .
b10 $
#5000
0+
1*
b11 .
b11 $
#6000
1+
0*
b11 /
b11 %
#7000
