Fitter report for DE0_TOP
Tue May 19 20:44:36 2009
Quartus II Version 9.0 Internal Build 220 05/13/2009 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Fitter Netlist Optimizations
  7. Pin-Out File
  8. Fitter Resource Usage Summary
  9. Input Pins
 10. Output Pins
 11. Dual Purpose and Dedicated Pins
 12. Bidir Pins
 13. I/O Bank Usage
 14. All Package Pins
 15. PLL Summary
 16. PLL Usage
 17. Output Pin Default Load For Reported TCO
 18. Fitter Resource Utilization by Entity
 19. Delay Chain Summary
 20. Pad To Core Delay Chain Fanout
 21. Control Signals
 22. Global & Other Fast Signals
 23. Non-Global High Fan-Out Signals
 24. Fitter RAM Summary
 25. |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_ucf1:auto_generated|ALTSYNCRAM
 26. |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_71g1:auto_generated|ALTSYNCRAM
 27. |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_36f1:auto_generated|ALTSYNCRAM
 28. |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_26f1:auto_generated|ALTSYNCRAM
 29. |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6472:auto_generated|ALTSYNCRAM
 30. |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram|altsyncram_smb1:auto_generated|ALTSYNCRAM
 31. |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_2of1:auto_generated|ALTSYNCRAM
 32. Fitter DSP Block Usage Summary
 33. DSP Block Details
 34. Interconnect Usage Summary
 35. LAB Logic Elements
 36. LAB-wide Signals
 37. LAB Signals Sourced
 38. LAB Signals Sourced Out
 39. LAB Distinct Inputs
 40. I/O Rules Summary
 41. I/O Rules Details
 42. I/O Rules Matrix
 43. Fitter Device Options
 44. Operating Settings and Conditions
 45. Estimated Delay Added for Hold Timing
 46. Advanced Data - General
 47. Advanced Data - Placement Preparation
 48. Advanced Data - Placement
 49. Advanced Data - Routing
 50. Fitter Messages
 51. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------+
; Fitter Summary                                                                              ;
+------------------------------------+--------------------------------------------------------+
; Fitter Status                      ; Successful - Tue May 19 20:44:36 2009                  ;
; Quartus II Version                 ; 9.0 Internal Build 220 05/13/2009 SP 2 SJ Full Version ;
; Revision Name                      ; DE0_TOP                                                ;
; Top-level Entity Name              ; DE0_TOP                                                ;
; Family                             ; Cyclone III                                            ;
; Device                             ; EP3C16F484C6                                           ;
; Timing Models                      ; Final                                                  ;
; Total logic elements               ; 4,583 / 15,408 ( 30 % )                                ;
;     Total combinational functions  ; 4,046 / 15,408 ( 26 % )                                ;
;     Dedicated logic registers      ; 2,759 / 15,408 ( 18 % )                                ;
; Total registers                    ; 2899                                                   ;
; Total pins                         ; 251 / 347 ( 72 % )                                     ;
; Total virtual pins                 ; 0                                                      ;
; Total memory bits                  ; 295,856 / 516,096 ( 57 % )                             ;
; Embedded Multiplier 9-bit elements ; 4 / 112 ( 4 % )                                        ;
; Total PLLs                         ; 1 / 4 ( 25 % )                                         ;
+------------------------------------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; EP3C16F484C6                          ;                                       ;
; Nominal Core Supply Voltage                                        ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                ; 2.5 V                                 ;                                       ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Use TimeQuest Timing Analyzer                                      ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; Off                                   ; Off                                   ;
; PowerPlay Power Optimization                                       ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; On                                    ; On                                    ;
; Limit to One Fitting Attempt                                       ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Stop After Congestion Map Generation                               ; Off                                   ; Off                                   ;
; Save Intermediate Fitting Results                                  ; Off                                   ; Off                                   ;
; Synchronizer Identification                                        ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.20        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;  10.9%      ;
+----------------------------+-------------+


+------------------------------------------------------------+
; I/O Assignment Warnings                                    ;
+---------------------+--------------------------------------+
; Pin Name            ; Reason                               ;
+---------------------+--------------------------------------+
; HEX0_D[0]           ; Missing drive strength               ;
; HEX0_D[1]           ; Missing drive strength               ;
; HEX0_D[2]           ; Missing drive strength               ;
; HEX0_D[3]           ; Missing drive strength               ;
; HEX0_D[4]           ; Missing drive strength               ;
; HEX0_D[5]           ; Missing drive strength               ;
; HEX0_D[6]           ; Missing drive strength               ;
; HEX0_DP             ; Missing drive strength               ;
; HEX1_D[0]           ; Missing drive strength               ;
; HEX1_D[1]           ; Missing drive strength               ;
; HEX1_D[2]           ; Missing drive strength               ;
; HEX1_D[3]           ; Missing drive strength               ;
; HEX1_D[4]           ; Missing drive strength               ;
; HEX1_D[5]           ; Missing drive strength               ;
; HEX1_D[6]           ; Missing drive strength               ;
; HEX1_DP             ; Missing drive strength               ;
; HEX2_D[0]           ; Missing drive strength               ;
; HEX2_D[1]           ; Missing drive strength               ;
; HEX2_D[2]           ; Missing drive strength               ;
; HEX2_D[3]           ; Missing drive strength               ;
; HEX2_D[4]           ; Missing drive strength               ;
; HEX2_D[5]           ; Missing drive strength               ;
; HEX2_D[6]           ; Missing drive strength               ;
; HEX2_DP             ; Missing drive strength               ;
; HEX3_D[0]           ; Missing drive strength               ;
; HEX3_D[1]           ; Missing drive strength               ;
; HEX3_D[2]           ; Missing drive strength               ;
; HEX3_D[3]           ; Missing drive strength               ;
; HEX3_D[4]           ; Missing drive strength               ;
; HEX3_D[5]           ; Missing drive strength               ;
; HEX3_D[6]           ; Missing drive strength               ;
; HEX3_DP             ; Missing drive strength               ;
; LEDG[0]             ; Missing drive strength               ;
; LEDG[1]             ; Missing drive strength               ;
; LEDG[2]             ; Missing drive strength               ;
; LEDG[3]             ; Missing drive strength               ;
; LEDG[4]             ; Missing drive strength               ;
; LEDG[5]             ; Missing drive strength               ;
; LEDG[6]             ; Missing drive strength               ;
; LEDG[7]             ; Missing drive strength               ;
; LEDG[8]             ; Missing drive strength               ;
; LEDG[9]             ; Missing drive strength               ;
; UART_TXD            ; Missing drive strength               ;
; UART_CTS            ; Missing drive strength               ;
; DRAM_ADDR[0]        ; Missing drive strength               ;
; DRAM_ADDR[1]        ; Missing drive strength               ;
; DRAM_ADDR[2]        ; Missing drive strength               ;
; DRAM_ADDR[3]        ; Missing drive strength               ;
; DRAM_ADDR[4]        ; Missing drive strength               ;
; DRAM_ADDR[5]        ; Missing drive strength               ;
; DRAM_ADDR[6]        ; Missing drive strength               ;
; DRAM_ADDR[7]        ; Missing drive strength               ;
; DRAM_ADDR[8]        ; Missing drive strength               ;
; DRAM_ADDR[9]        ; Missing drive strength               ;
; DRAM_ADDR[10]       ; Missing drive strength               ;
; DRAM_ADDR[11]       ; Missing drive strength               ;
; DRAM_ADDR[12]       ; Missing drive strength               ;
; DRAM_LDQM           ; Missing drive strength               ;
; DRAM_UDQM           ; Missing drive strength               ;
; DRAM_WE_N           ; Missing drive strength               ;
; DRAM_CAS_N          ; Missing drive strength               ;
; DRAM_RAS_N          ; Missing drive strength               ;
; DRAM_CS_N           ; Missing drive strength               ;
; DRAM_BA_0           ; Missing drive strength               ;
; DRAM_BA_1           ; Missing drive strength               ;
; DRAM_CLK            ; Missing drive strength               ;
; DRAM_CKE            ; Missing drive strength               ;
; FL_ADDR[0]          ; Missing drive strength               ;
; FL_ADDR[1]          ; Missing drive strength               ;
; FL_ADDR[2]          ; Missing drive strength               ;
; FL_ADDR[3]          ; Missing drive strength               ;
; FL_ADDR[4]          ; Missing drive strength               ;
; FL_ADDR[5]          ; Missing drive strength               ;
; FL_ADDR[6]          ; Missing drive strength               ;
; FL_ADDR[7]          ; Missing drive strength               ;
; FL_ADDR[8]          ; Missing drive strength               ;
; FL_ADDR[9]          ; Missing drive strength               ;
; FL_ADDR[10]         ; Missing drive strength               ;
; FL_ADDR[11]         ; Missing drive strength               ;
; FL_ADDR[12]         ; Missing drive strength               ;
; FL_ADDR[13]         ; Missing drive strength               ;
; FL_ADDR[14]         ; Missing drive strength               ;
; FL_ADDR[15]         ; Missing drive strength               ;
; FL_ADDR[16]         ; Missing drive strength               ;
; FL_ADDR[17]         ; Missing drive strength               ;
; FL_ADDR[18]         ; Missing drive strength               ;
; FL_ADDR[19]         ; Missing drive strength               ;
; FL_ADDR[20]         ; Missing drive strength               ;
; FL_ADDR[21]         ; Missing drive strength               ;
; FL_WE_N             ; Missing drive strength               ;
; FL_RST_N            ; Missing drive strength               ;
; FL_OE_N             ; Missing drive strength               ;
; FL_CE_N             ; Missing drive strength               ;
; FL_WP_N             ; Missing drive strength               ;
; FL_BYTE_N           ; Missing drive strength               ;
; LCD_BLON            ; Missing drive strength               ;
; LCD_RW              ; Missing drive strength               ;
; LCD_EN              ; Missing drive strength               ;
; LCD_RS              ; Missing drive strength               ;
; SD_CLK              ; Missing drive strength               ;
; VGA_HS              ; Missing drive strength               ;
; VGA_VS              ; Missing drive strength               ;
; VGA_R[0]            ; Missing drive strength               ;
; VGA_R[1]            ; Missing drive strength               ;
; VGA_R[2]            ; Missing drive strength               ;
; VGA_R[3]            ; Missing drive strength               ;
; VGA_G[0]            ; Missing drive strength               ;
; VGA_G[1]            ; Missing drive strength               ;
; VGA_G[2]            ; Missing drive strength               ;
; VGA_G[3]            ; Missing drive strength               ;
; VGA_B[0]            ; Missing drive strength               ;
; VGA_B[1]            ; Missing drive strength               ;
; VGA_B[2]            ; Missing drive strength               ;
; VGA_B[3]            ; Missing drive strength               ;
; GPIO0_CLKOUT[0]     ; Missing drive strength               ;
; GPIO0_CLKOUT[1]     ; Missing drive strength               ;
; GPIO1_CLKOUT[0]     ; Missing drive strength               ;
; GPIO1_CLKOUT[1]     ; Missing drive strength               ;
; altera_reserved_tdo ; Missing drive strength and slew rate ;
; PS2_KBDAT           ; Missing drive strength               ;
; PS2_KBCLK           ; Missing drive strength               ;
; PS2_MSDAT           ; Missing drive strength               ;
; PS2_MSCLK           ; Missing drive strength               ;
; GPIO0_D[0]          ; Missing drive strength               ;
; GPIO0_D[1]          ; Missing drive strength               ;
; GPIO0_D[2]          ; Missing drive strength               ;
; GPIO0_D[3]          ; Missing drive strength               ;
; GPIO0_D[4]          ; Missing drive strength               ;
; GPIO0_D[5]          ; Missing drive strength               ;
; GPIO0_D[6]          ; Missing drive strength               ;
; GPIO0_D[7]          ; Missing drive strength               ;
; GPIO0_D[8]          ; Missing drive strength               ;
; GPIO0_D[9]          ; Missing drive strength               ;
; GPIO0_D[10]         ; Missing drive strength               ;
; GPIO0_D[11]         ; Missing drive strength               ;
; GPIO0_D[12]         ; Missing drive strength               ;
; GPIO0_D[13]         ; Missing drive strength               ;
; GPIO0_D[14]         ; Missing drive strength               ;
; GPIO0_D[15]         ; Missing drive strength               ;
; GPIO0_D[16]         ; Missing drive strength               ;
; GPIO0_D[17]         ; Missing drive strength               ;
; GPIO0_D[18]         ; Missing drive strength               ;
; GPIO0_D[19]         ; Missing drive strength               ;
; GPIO0_D[20]         ; Missing drive strength               ;
; GPIO0_D[21]         ; Missing drive strength               ;
; GPIO0_D[22]         ; Missing drive strength               ;
; GPIO0_D[23]         ; Missing drive strength               ;
; GPIO0_D[24]         ; Missing drive strength               ;
; GPIO0_D[25]         ; Missing drive strength               ;
; GPIO0_D[26]         ; Missing drive strength               ;
; GPIO0_D[27]         ; Missing drive strength               ;
; GPIO0_D[28]         ; Missing drive strength               ;
; GPIO0_D[29]         ; Missing drive strength               ;
; GPIO0_D[30]         ; Missing drive strength               ;
; GPIO0_D[31]         ; Missing drive strength               ;
; GPIO1_D[0]          ; Missing drive strength               ;
; GPIO1_D[1]          ; Missing drive strength               ;
; GPIO1_D[2]          ; Missing drive strength               ;
; GPIO1_D[3]          ; Missing drive strength               ;
; GPIO1_D[4]          ; Missing drive strength               ;
; GPIO1_D[5]          ; Missing drive strength               ;
; GPIO1_D[6]          ; Missing drive strength               ;
; GPIO1_D[7]          ; Missing drive strength               ;
; GPIO1_D[8]          ; Missing drive strength               ;
; GPIO1_D[9]          ; Missing drive strength               ;
; GPIO1_D[10]         ; Missing drive strength               ;
; GPIO1_D[11]         ; Missing drive strength               ;
; GPIO1_D[12]         ; Missing drive strength               ;
; GPIO1_D[13]         ; Missing drive strength               ;
; GPIO1_D[14]         ; Missing drive strength               ;
; GPIO1_D[15]         ; Missing drive strength               ;
; GPIO1_D[16]         ; Missing drive strength               ;
; GPIO1_D[17]         ; Missing drive strength               ;
; GPIO1_D[18]         ; Missing drive strength               ;
; GPIO1_D[19]         ; Missing drive strength               ;
; GPIO1_D[20]         ; Missing drive strength               ;
; GPIO1_D[21]         ; Missing drive strength               ;
; GPIO1_D[22]         ; Missing drive strength               ;
; GPIO1_D[23]         ; Missing drive strength               ;
; GPIO1_D[24]         ; Missing drive strength               ;
; GPIO1_D[25]         ; Missing drive strength               ;
; GPIO1_D[26]         ; Missing drive strength               ;
; GPIO1_D[27]         ; Missing drive strength               ;
; GPIO1_D[28]         ; Missing drive strength               ;
; GPIO1_D[29]         ; Missing drive strength               ;
; GPIO1_D[30]         ; Missing drive strength               ;
; GPIO1_D[31]         ; Missing drive strength               ;
; DRAM_DQ[0]          ; Missing drive strength               ;
; DRAM_DQ[1]          ; Missing drive strength               ;
; DRAM_DQ[2]          ; Missing drive strength               ;
; DRAM_DQ[3]          ; Missing drive strength               ;
; DRAM_DQ[4]          ; Missing drive strength               ;
; DRAM_DQ[5]          ; Missing drive strength               ;
; DRAM_DQ[6]          ; Missing drive strength               ;
; DRAM_DQ[7]          ; Missing drive strength               ;
; DRAM_DQ[8]          ; Missing drive strength               ;
; DRAM_DQ[9]          ; Missing drive strength               ;
; DRAM_DQ[10]         ; Missing drive strength               ;
; DRAM_DQ[11]         ; Missing drive strength               ;
; DRAM_DQ[12]         ; Missing drive strength               ;
; DRAM_DQ[13]         ; Missing drive strength               ;
; DRAM_DQ[14]         ; Missing drive strength               ;
; DRAM_DQ[15]         ; Missing drive strength               ;
; FL_DQ[0]            ; Missing drive strength               ;
; FL_DQ[1]            ; Missing drive strength               ;
; FL_DQ[2]            ; Missing drive strength               ;
; FL_DQ[3]            ; Missing drive strength               ;
; FL_DQ[4]            ; Missing drive strength               ;
; FL_DQ[5]            ; Missing drive strength               ;
; FL_DQ[6]            ; Missing drive strength               ;
; FL_DQ[7]            ; Missing drive strength               ;
; FL_DQ[8]            ; Missing drive strength               ;
; FL_DQ[9]            ; Missing drive strength               ;
; FL_DQ[10]           ; Missing drive strength               ;
; FL_DQ[11]           ; Missing drive strength               ;
; FL_DQ[12]           ; Missing drive strength               ;
; FL_DQ[13]           ; Missing drive strength               ;
; FL_DQ[14]           ; Missing drive strength               ;
; FL_DQ[15]           ; Missing drive strength               ;
; LCD_DATA[0]         ; Missing drive strength               ;
; LCD_DATA[1]         ; Missing drive strength               ;
; LCD_DATA[2]         ; Missing drive strength               ;
; LCD_DATA[3]         ; Missing drive strength               ;
; LCD_DATA[4]         ; Missing drive strength               ;
; LCD_DATA[5]         ; Missing drive strength               ;
; LCD_DATA[6]         ; Missing drive strength               ;
; LCD_DATA[7]         ; Missing drive strength               ;
; SD_DAT              ; Missing drive strength               ;
; SD_CMD              ; Missing drive strength               ;
+---------------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                           ; Action          ; Operation        ; Reason                                 ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                            ; Destination Port ; Destination Port Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src1[0]                                                                                               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                        ; DATAA            ;                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src1[0]                                                                                               ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src1[0]~_Duplicate_1                                                                                                                                               ; Q                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src1[1]                                                                                               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                        ; DATAA            ;                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src1[1]                                                                                               ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src1[1]~_Duplicate_1                                                                                                                                               ; Q                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src1[2]                                                                                               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                        ; DATAA            ;                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src1[2]                                                                                               ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src1[2]~_Duplicate_1                                                                                                                                               ; Q                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src1[3]                                                                                               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                        ; DATAA            ;                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src1[3]                                                                                               ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src1[3]~_Duplicate_1                                                                                                                                               ; Q                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src1[4]                                                                                               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                        ; DATAA            ;                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src1[4]                                                                                               ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src1[4]~_Duplicate_1                                                                                                                                               ; Q                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src1[5]                                                                                               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                        ; DATAA            ;                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src1[5]                                                                                               ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src1[5]~_Duplicate_1                                                                                                                                               ; Q                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src1[6]                                                                                               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                        ; DATAA            ;                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src1[6]                                                                                               ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src1[6]~_Duplicate_1                                                                                                                                               ; Q                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src1[7]                                                                                               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                        ; DATAA            ;                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src1[7]                                                                                               ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src1[7]~_Duplicate_1                                                                                                                                               ; Q                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src1[8]                                                                                               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                        ; DATAA            ;                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src1[8]                                                                                               ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src1[8]~_Duplicate_1                                                                                                                                               ; Q                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src1[9]                                                                                               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                        ; DATAA            ;                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src1[9]                                                                                               ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src1[9]~_Duplicate_1                                                                                                                                               ; Q                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src1[10]                                                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                        ; DATAA            ;                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src1[10]                                                                                              ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src1[10]~_Duplicate_1                                                                                                                                              ; Q                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src1[11]                                                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                        ; DATAA            ;                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src1[11]                                                                                              ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src1[11]~_Duplicate_1                                                                                                                                              ; Q                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src1[12]                                                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                        ; DATAA            ;                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src1[12]                                                                                              ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src1[12]~_Duplicate_1                                                                                                                                              ; Q                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src1[13]                                                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                        ; DATAA            ;                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src1[13]                                                                                              ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src1[13]~_Duplicate_1                                                                                                                                              ; Q                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src1[14]                                                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                        ; DATAA            ;                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src1[14]                                                                                              ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src1[14]~_Duplicate_1                                                                                                                                              ; Q                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src1[15]                                                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                        ; DATAA            ;                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src1[15]                                                                                              ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src1[15]~_Duplicate_1                                                                                                                                              ; Q                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src1[16]                                                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                        ; DATAA            ;                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src1[17]                                                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                        ; DATAA            ;                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src1[18]                                                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                        ; DATAA            ;                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src1[19]                                                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                        ; DATAA            ;                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src1[20]                                                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                        ; DATAA            ;                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src1[21]                                                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                        ; DATAA            ;                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src1[22]                                                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                        ; DATAA            ;                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src1[23]                                                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                        ; DATAA            ;                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src1[24]                                                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                        ; DATAA            ;                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src1[25]                                                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                        ; DATAA            ;                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src1[26]                                                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                        ; DATAA            ;                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src1[27]                                                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                        ; DATAA            ;                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src1[28]                                                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                        ; DATAA            ;                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src1[29]                                                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                        ; DATAA            ;                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src1[30]                                                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                        ; DATAA            ;                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src1[31]                                                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                        ; DATAA            ;                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src2[0]                                                                                               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                        ; DATAB            ;                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src2[0]                                                                                               ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src2[0]~_Duplicate_1                                                                                                                                               ; Q                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src2[0]~_Duplicate_1                                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                        ; DATAB            ;                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src2[1]                                                                                               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                        ; DATAB            ;                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src2[1]                                                                                               ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src2[1]~_Duplicate_1                                                                                                                                               ; Q                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src2[1]~_Duplicate_1                                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                        ; DATAB            ;                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src2[2]                                                                                               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                        ; DATAB            ;                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src2[2]                                                                                               ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src2[2]~_Duplicate_1                                                                                                                                               ; Q                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src2[2]~_Duplicate_1                                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                        ; DATAB            ;                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src2[3]                                                                                               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                        ; DATAB            ;                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src2[3]                                                                                               ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src2[3]~_Duplicate_1                                                                                                                                               ; Q                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src2[3]~_Duplicate_1                                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                        ; DATAB            ;                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src2[4]                                                                                               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                        ; DATAB            ;                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src2[4]                                                                                               ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src2[4]~_Duplicate_1                                                                                                                                               ; Q                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src2[4]~_Duplicate_1                                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                        ; DATAB            ;                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src2[5]                                                                                               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                        ; DATAB            ;                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src2[5]                                                                                               ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src2[5]~_Duplicate_1                                                                                                                                               ; Q                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src2[5]~_Duplicate_1                                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                        ; DATAB            ;                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src2[6]                                                                                               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                        ; DATAB            ;                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src2[6]                                                                                               ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src2[6]~_Duplicate_1                                                                                                                                               ; Q                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src2[6]~_Duplicate_1                                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                        ; DATAB            ;                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src2[7]                                                                                               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                        ; DATAB            ;                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src2[7]                                                                                               ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src2[7]~_Duplicate_1                                                                                                                                               ; Q                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src2[7]~_Duplicate_1                                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                        ; DATAB            ;                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src2[8]                                                                                               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                        ; DATAB            ;                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src2[8]                                                                                               ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src2[8]~_Duplicate_1                                                                                                                                               ; Q                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src2[8]~_Duplicate_1                                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                        ; DATAB            ;                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src2[9]                                                                                               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                        ; DATAB            ;                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src2[9]                                                                                               ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src2[9]~_Duplicate_1                                                                                                                                               ; Q                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src2[9]~_Duplicate_1                                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                        ; DATAB            ;                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src2[10]                                                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                        ; DATAB            ;                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src2[10]                                                                                              ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src2[10]~_Duplicate_1                                                                                                                                              ; Q                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src2[10]~_Duplicate_1                                                                                 ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                        ; DATAB            ;                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src2[11]                                                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                        ; DATAB            ;                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src2[11]                                                                                              ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src2[11]~_Duplicate_1                                                                                                                                              ; Q                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src2[11]~_Duplicate_1                                                                                 ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                        ; DATAB            ;                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src2[12]                                                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                        ; DATAB            ;                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src2[12]                                                                                              ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src2[12]~_Duplicate_1                                                                                                                                              ; Q                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src2[12]~_Duplicate_1                                                                                 ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                        ; DATAB            ;                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src2[13]                                                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                        ; DATAB            ;                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src2[13]                                                                                              ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src2[13]~_Duplicate_1                                                                                                                                              ; Q                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src2[13]~_Duplicate_1                                                                                 ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                        ; DATAB            ;                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src2[14]                                                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                        ; DATAB            ;                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src2[14]                                                                                              ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src2[14]~_Duplicate_1                                                                                                                                              ; Q                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src2[14]~_Duplicate_1                                                                                 ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                        ; DATAB            ;                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src2[15]                                                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                        ; DATAB            ;                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src2[15]                                                                                              ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src2[15]~_Duplicate_1                                                                                                                                              ; Q                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_src2[15]~_Duplicate_1                                                                                 ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                        ; DATAB            ;                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|D_bht_data[0]                                                                                               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_2of1:auto_generated|q_b[0]                                                                                   ; PORTBDATAOUT     ;                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|D_bht_data[1]                                                                                               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_2of1:auto_generated|q_b[1]                                                                                   ; PORTBDATAOUT     ;                       ;
; DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[0]                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|q_b[0] ; PORTBDATAOUT     ;                       ;
; DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[1]                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|q_b[1] ; PORTBDATAOUT     ;                       ;
; DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[2]                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|q_b[2] ; PORTBDATAOUT     ;                       ;
; DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[3]                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|q_b[3] ; PORTBDATAOUT     ;                       ;
; DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[4]                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|q_b[4] ; PORTBDATAOUT     ;                       ;
; DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[5]                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|q_b[5] ; PORTBDATAOUT     ;                       ;
; DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[6]                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|q_b[6] ; PORTBDATAOUT     ;                       ;
; DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[7]                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|q_b[7] ; PORTBDATAOUT     ;                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_addr[0]                                                                                               ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[0]~output                                                                                                                                                                                         ; I                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_addr[1]                                                                                               ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[1]~output                                                                                                                                                                                         ; I                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_addr[2]                                                                                               ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[2]~output                                                                                                                                                                                         ; I                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_addr[3]                                                                                               ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[3]~output                                                                                                                                                                                         ; I                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_addr[4]                                                                                               ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[4]~output                                                                                                                                                                                         ; I                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_addr[5]                                                                                               ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[5]~output                                                                                                                                                                                         ; I                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_addr[6]                                                                                               ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[6]~output                                                                                                                                                                                         ; I                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_addr[7]                                                                                               ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[7]~output                                                                                                                                                                                         ; I                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_addr[8]                                                                                               ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[8]~output                                                                                                                                                                                         ; I                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_addr[9]                                                                                               ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[9]~output                                                                                                                                                                                         ; I                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_addr[10]                                                                                              ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[10]~output                                                                                                                                                                                        ; I                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_addr[11]                                                                                              ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[11]~output                                                                                                                                                                                        ; I                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_bank[0]                                                                                               ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_BA_0~output                                                                                                                                                                                            ; I                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_bank[1]                                                                                               ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_BA_1~output                                                                                                                                                                                            ; I                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_cmd[0]                                                                                                ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_cmd[0]~_Duplicate_1                                                                                                                                                ; Q                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_cmd[0]                                                                                                ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_WE_N~output                                                                                                                                                                                            ; I                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_cmd[0]                                                                                                ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                             ;                  ;                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_cmd[1]                                                                                                ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_cmd[1]~_Duplicate_1                                                                                                                                                ; Q                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_cmd[1]                                                                                                ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_CAS_N~output                                                                                                                                                                                           ; I                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_cmd[1]                                                                                                ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                             ;                  ;                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_cmd[2]                                                                                                ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_cmd[2]~_Duplicate_1                                                                                                                                                ; Q                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_cmd[2]                                                                                                ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_RAS_N~output                                                                                                                                                                                           ; I                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_cmd[2]                                                                                                ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                             ;                  ;                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_cmd[3]                                                                                                ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_CS_N~output                                                                                                                                                                                            ; I                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_cmd[3]                                                                                                ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                             ;                  ;                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_data[0]                                                                                               ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_data[0]~_Duplicate_1                                                                                                                                               ; Q                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_data[0]                                                                                               ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[0]~output                                                                                                                                                                                           ; I                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_data[1]                                                                                               ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_data[1]~_Duplicate_1                                                                                                                                               ; Q                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_data[1]                                                                                               ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[1]~output                                                                                                                                                                                           ; I                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_data[2]                                                                                               ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_data[2]~_Duplicate_1                                                                                                                                               ; Q                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_data[2]                                                                                               ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[2]~output                                                                                                                                                                                           ; I                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_data[3]                                                                                               ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_data[3]~_Duplicate_1                                                                                                                                               ; Q                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_data[3]                                                                                               ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[3]~output                                                                                                                                                                                           ; I                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_data[4]                                                                                               ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_data[4]~_Duplicate_1                                                                                                                                               ; Q                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_data[4]                                                                                               ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[4]~output                                                                                                                                                                                           ; I                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_data[5]                                                                                               ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_data[5]~_Duplicate_1                                                                                                                                               ; Q                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_data[5]                                                                                               ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[5]~output                                                                                                                                                                                           ; I                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_data[6]                                                                                               ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_data[6]~_Duplicate_1                                                                                                                                               ; Q                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_data[6]                                                                                               ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[6]~output                                                                                                                                                                                           ; I                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_data[7]                                                                                               ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_data[7]~_Duplicate_1                                                                                                                                               ; Q                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_data[7]                                                                                               ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[7]~output                                                                                                                                                                                           ; I                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_data[8]                                                                                               ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_data[8]~_Duplicate_1                                                                                                                                               ; Q                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_data[8]                                                                                               ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[8]~output                                                                                                                                                                                           ; I                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_data[9]                                                                                               ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_data[9]~_Duplicate_1                                                                                                                                               ; Q                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_data[9]                                                                                               ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[9]~output                                                                                                                                                                                           ; I                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_data[10]                                                                                              ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_data[10]~_Duplicate_1                                                                                                                                              ; Q                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_data[10]                                                                                              ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[10]~output                                                                                                                                                                                          ; I                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_data[11]                                                                                              ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_data[11]~_Duplicate_1                                                                                                                                              ; Q                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_data[11]                                                                                              ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[11]~output                                                                                                                                                                                          ; I                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_data[12]                                                                                              ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_data[12]~_Duplicate_1                                                                                                                                              ; Q                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_data[12]                                                                                              ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[12]~output                                                                                                                                                                                          ; I                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_data[13]                                                                                              ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_data[13]~_Duplicate_1                                                                                                                                              ; Q                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_data[13]                                                                                              ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[13]~output                                                                                                                                                                                          ; I                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_data[14]                                                                                              ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_data[14]~_Duplicate_1                                                                                                                                              ; Q                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_data[14]                                                                                              ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[14]~output                                                                                                                                                                                          ; I                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_data[15]                                                                                              ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_data[15]~_Duplicate_1                                                                                                                                              ; Q                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_data[15]                                                                                              ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[15]~output                                                                                                                                                                                          ; I                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_dqm[0]                                                                                                ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_LDQM~output                                                                                                                                                                                            ; I                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_dqm[1]                                                                                                ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_UDQM~output                                                                                                                                                                                            ; I                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|oe                                                                                                      ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|oe~_Duplicate_1                                                                                                                                                      ; Q                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|oe                                                                                                      ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[15]~output                                                                                                                                                                                          ; OE               ;                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|oe                                                                                                      ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                             ;                  ;                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|oe~_Duplicate_1                                                                                         ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|oe~_Duplicate_2                                                                                                                                                      ; Q                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|oe~_Duplicate_1                                                                                         ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[14]~output                                                                                                                                                                                          ; OE               ;                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|oe~_Duplicate_1                                                                                         ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                             ;                  ;                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|oe~_Duplicate_2                                                                                         ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|oe~_Duplicate_3                                                                                                                                                      ; Q                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|oe~_Duplicate_2                                                                                         ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[13]~output                                                                                                                                                                                          ; OE               ;                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|oe~_Duplicate_2                                                                                         ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                             ;                  ;                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|oe~_Duplicate_3                                                                                         ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|oe~_Duplicate_4                                                                                                                                                      ; Q                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|oe~_Duplicate_3                                                                                         ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[12]~output                                                                                                                                                                                          ; OE               ;                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|oe~_Duplicate_3                                                                                         ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                             ;                  ;                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|oe~_Duplicate_4                                                                                         ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|oe~_Duplicate_5                                                                                                                                                      ; Q                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|oe~_Duplicate_4                                                                                         ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[11]~output                                                                                                                                                                                          ; OE               ;                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|oe~_Duplicate_4                                                                                         ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                             ;                  ;                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|oe~_Duplicate_5                                                                                         ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|oe~_Duplicate_6                                                                                                                                                      ; Q                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|oe~_Duplicate_5                                                                                         ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[10]~output                                                                                                                                                                                          ; OE               ;                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|oe~_Duplicate_5                                                                                         ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                             ;                  ;                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|oe~_Duplicate_6                                                                                         ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|oe~_Duplicate_7                                                                                                                                                      ; Q                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|oe~_Duplicate_6                                                                                         ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[9]~output                                                                                                                                                                                           ; OE               ;                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|oe~_Duplicate_6                                                                                         ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                             ;                  ;                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|oe~_Duplicate_7                                                                                         ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|oe~_Duplicate_8                                                                                                                                                      ; Q                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|oe~_Duplicate_7                                                                                         ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[8]~output                                                                                                                                                                                           ; OE               ;                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|oe~_Duplicate_7                                                                                         ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                             ;                  ;                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|oe~_Duplicate_8                                                                                         ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|oe~_Duplicate_9                                                                                                                                                      ; Q                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|oe~_Duplicate_8                                                                                         ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[7]~output                                                                                                                                                                                           ; OE               ;                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|oe~_Duplicate_8                                                                                         ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                             ;                  ;                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|oe~_Duplicate_9                                                                                         ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|oe~_Duplicate_10                                                                                                                                                     ; Q                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|oe~_Duplicate_9                                                                                         ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[6]~output                                                                                                                                                                                           ; OE               ;                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|oe~_Duplicate_9                                                                                         ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                             ;                  ;                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|oe~_Duplicate_10                                                                                        ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|oe~_Duplicate_11                                                                                                                                                     ; Q                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|oe~_Duplicate_10                                                                                        ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[5]~output                                                                                                                                                                                           ; OE               ;                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|oe~_Duplicate_10                                                                                        ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                             ;                  ;                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|oe~_Duplicate_11                                                                                        ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|oe~_Duplicate_12                                                                                                                                                     ; Q                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|oe~_Duplicate_11                                                                                        ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[4]~output                                                                                                                                                                                           ; OE               ;                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|oe~_Duplicate_11                                                                                        ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                             ;                  ;                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|oe~_Duplicate_12                                                                                        ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|oe~_Duplicate_13                                                                                                                                                     ; Q                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|oe~_Duplicate_12                                                                                        ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[3]~output                                                                                                                                                                                           ; OE               ;                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|oe~_Duplicate_12                                                                                        ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                             ;                  ;                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|oe~_Duplicate_13                                                                                        ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|oe~_Duplicate_14                                                                                                                                                     ; Q                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|oe~_Duplicate_13                                                                                        ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[2]~output                                                                                                                                                                                           ; OE               ;                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|oe~_Duplicate_13                                                                                        ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                             ;                  ;                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|oe~_Duplicate_14                                                                                        ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|oe~_Duplicate_15                                                                                                                                                     ; Q                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|oe~_Duplicate_14                                                                                        ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[1]~output                                                                                                                                                                                           ; OE               ;                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|oe~_Duplicate_14                                                                                        ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                             ;                  ;                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|oe~_Duplicate_15                                                                                        ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[0]~output                                                                                                                                                                                           ; OE               ;                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|oe~_Duplicate_15                                                                                        ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                             ;                  ;                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|za_data[0]                                                                                              ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[0]~input                                                                                                                                                                                            ; O                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|za_data[1]                                                                                              ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[1]~input                                                                                                                                                                                            ; O                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|za_data[2]                                                                                              ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[2]~input                                                                                                                                                                                            ; O                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|za_data[3]                                                                                              ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[3]~input                                                                                                                                                                                            ; O                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|za_data[4]                                                                                              ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[4]~input                                                                                                                                                                                            ; O                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|za_data[5]                                                                                              ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[5]~input                                                                                                                                                                                            ; O                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|za_data[6]                                                                                              ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[6]~input                                                                                                                                                                                            ; O                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|za_data[7]                                                                                              ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[7]~input                                                                                                                                                                                            ; O                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|za_data[8]                                                                                              ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[8]~input                                                                                                                                                                                            ; O                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|za_data[9]                                                                                              ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[9]~input                                                                                                                                                                                            ; O                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|za_data[10]                                                                                             ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[10]~input                                                                                                                                                                                           ; O                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|za_data[11]                                                                                             ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[11]~input                                                                                                                                                                                           ; O                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|za_data[12]                                                                                             ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[12]~input                                                                                                                                                                                           ; O                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|za_data[13]                                                                                             ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[13]~input                                                                                                                                                                                           ; O                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|za_data[14]                                                                                             ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[14]~input                                                                                                                                                                                           ; O                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|za_data[15]                                                                                             ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[15]~input                                                                                                                                                                                           ; O                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|address_to_the_cfi_flash[1]                    ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; FL_ADDR[0]~output                                                                                                                                                                                           ; I                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|address_to_the_cfi_flash[2]                    ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; FL_ADDR[1]~output                                                                                                                                                                                           ; I                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|address_to_the_cfi_flash[3]                    ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; FL_ADDR[2]~output                                                                                                                                                                                           ; I                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|address_to_the_cfi_flash[4]                    ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; FL_ADDR[3]~output                                                                                                                                                                                           ; I                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|address_to_the_cfi_flash[5]                    ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; FL_ADDR[4]~output                                                                                                                                                                                           ; I                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|address_to_the_cfi_flash[6]                    ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; FL_ADDR[5]~output                                                                                                                                                                                           ; I                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|address_to_the_cfi_flash[7]                    ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; FL_ADDR[6]~output                                                                                                                                                                                           ; I                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|address_to_the_cfi_flash[8]                    ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; FL_ADDR[7]~output                                                                                                                                                                                           ; I                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|address_to_the_cfi_flash[9]                    ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; FL_ADDR[8]~output                                                                                                                                                                                           ; I                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|address_to_the_cfi_flash[10]                   ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; FL_ADDR[9]~output                                                                                                                                                                                           ; I                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|address_to_the_cfi_flash[11]                   ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; FL_ADDR[10]~output                                                                                                                                                                                          ; I                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|address_to_the_cfi_flash[12]                   ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; FL_ADDR[11]~output                                                                                                                                                                                          ; I                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|address_to_the_cfi_flash[13]                   ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; FL_ADDR[12]~output                                                                                                                                                                                          ; I                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|address_to_the_cfi_flash[14]                   ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; FL_ADDR[13]~output                                                                                                                                                                                          ; I                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|address_to_the_cfi_flash[15]                   ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; FL_ADDR[14]~output                                                                                                                                                                                          ; I                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|address_to_the_cfi_flash[16]                   ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; FL_ADDR[15]~output                                                                                                                                                                                          ; I                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|address_to_the_cfi_flash[17]                   ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; FL_ADDR[16]~output                                                                                                                                                                                          ; I                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|address_to_the_cfi_flash[18]                   ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; FL_ADDR[17]~output                                                                                                                                                                                          ; I                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|address_to_the_cfi_flash[19]                   ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; FL_ADDR[18]~output                                                                                                                                                                                          ; I                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|address_to_the_cfi_flash[20]                   ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; FL_ADDR[19]~output                                                                                                                                                                                          ; I                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|address_to_the_cfi_flash[21]                   ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; FL_ADDR[20]~output                                                                                                                                                                                          ; I                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|d1_in_a_write_cycle                            ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_1                                                                            ; Q                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|d1_in_a_write_cycle                            ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; FL_DQ[15]~output                                                                                                                                                                                            ; OE               ;                       ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|d1_in_a_write_cycle                            ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                             ;                  ;                       ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_1               ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_2                                                                            ; Q                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_1               ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; FL_DQ[14]~output                                                                                                                                                                                            ; OE               ;                       ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_1               ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                             ;                  ;                       ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_2               ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_3                                                                            ; Q                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_2               ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; FL_DQ[13]~output                                                                                                                                                                                            ; OE               ;                       ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_2               ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                             ;                  ;                       ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_3               ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_4                                                                            ; Q                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_3               ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; FL_DQ[12]~output                                                                                                                                                                                            ; OE               ;                       ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_3               ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                             ;                  ;                       ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_4               ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_5                                                                            ; Q                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_4               ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; FL_DQ[11]~output                                                                                                                                                                                            ; OE               ;                       ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_4               ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                             ;                  ;                       ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_5               ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_6                                                                            ; Q                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_5               ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; FL_DQ[10]~output                                                                                                                                                                                            ; OE               ;                       ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_5               ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                             ;                  ;                       ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_6               ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_7                                                                            ; Q                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_6               ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; FL_DQ[9]~output                                                                                                                                                                                             ; OE               ;                       ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_6               ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                             ;                  ;                       ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_7               ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_8                                                                            ; Q                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_7               ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; FL_DQ[8]~output                                                                                                                                                                                             ; OE               ;                       ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_7               ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                             ;                  ;                       ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_8               ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_9                                                                            ; Q                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_8               ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; FL_DQ[7]~output                                                                                                                                                                                             ; OE               ;                       ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_8               ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                             ;                  ;                       ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_9               ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_10                                                                           ; Q                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_9               ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; FL_DQ[6]~output                                                                                                                                                                                             ; OE               ;                       ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_9               ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                             ;                  ;                       ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_10              ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_11                                                                           ; Q                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_10              ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; FL_DQ[5]~output                                                                                                                                                                                             ; OE               ;                       ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_10              ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                             ;                  ;                       ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_11              ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_12                                                                           ; Q                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_11              ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; FL_DQ[4]~output                                                                                                                                                                                             ; OE               ;                       ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_11              ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                             ;                  ;                       ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_12              ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_13                                                                           ; Q                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_12              ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; FL_DQ[3]~output                                                                                                                                                                                             ; OE               ;                       ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_12              ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                             ;                  ;                       ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_13              ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_14                                                                           ; Q                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_13              ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; FL_DQ[2]~output                                                                                                                                                                                             ; OE               ;                       ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_13              ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                             ;                  ;                       ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_14              ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_15                                                                           ; Q                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_14              ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; FL_DQ[1]~output                                                                                                                                                                                             ; OE               ;                       ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_14              ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                             ;                  ;                       ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_15              ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; FL_DQ[0]~output                                                                                                                                                                                             ; OE               ;                       ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_15              ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                             ;                  ;                       ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|d1_outgoing_data_to_and_from_the_cfi_flash[0]  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; FL_DQ[0]~output                                                                                                                                                                                             ; I                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|d1_outgoing_data_to_and_from_the_cfi_flash[1]  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; FL_DQ[1]~output                                                                                                                                                                                             ; I                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|d1_outgoing_data_to_and_from_the_cfi_flash[2]  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; FL_DQ[2]~output                                                                                                                                                                                             ; I                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|d1_outgoing_data_to_and_from_the_cfi_flash[3]  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; FL_DQ[3]~output                                                                                                                                                                                             ; I                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|d1_outgoing_data_to_and_from_the_cfi_flash[4]  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; FL_DQ[4]~output                                                                                                                                                                                             ; I                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|d1_outgoing_data_to_and_from_the_cfi_flash[5]  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; FL_DQ[5]~output                                                                                                                                                                                             ; I                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|d1_outgoing_data_to_and_from_the_cfi_flash[6]  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; FL_DQ[6]~output                                                                                                                                                                                             ; I                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|d1_outgoing_data_to_and_from_the_cfi_flash[7]  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; FL_DQ[7]~output                                                                                                                                                                                             ; I                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|d1_outgoing_data_to_and_from_the_cfi_flash[8]  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; FL_DQ[8]~output                                                                                                                                                                                             ; I                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|d1_outgoing_data_to_and_from_the_cfi_flash[9]  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; FL_DQ[9]~output                                                                                                                                                                                             ; I                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|d1_outgoing_data_to_and_from_the_cfi_flash[10] ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; FL_DQ[10]~output                                                                                                                                                                                            ; I                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|d1_outgoing_data_to_and_from_the_cfi_flash[11] ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; FL_DQ[11]~output                                                                                                                                                                                            ; I                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|d1_outgoing_data_to_and_from_the_cfi_flash[12] ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; FL_DQ[12]~output                                                                                                                                                                                            ; I                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|d1_outgoing_data_to_and_from_the_cfi_flash[13] ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; FL_DQ[13]~output                                                                                                                                                                                            ; I                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|d1_outgoing_data_to_and_from_the_cfi_flash[14] ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; FL_DQ[14]~output                                                                                                                                                                                            ; I                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|d1_outgoing_data_to_and_from_the_cfi_flash[15] ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; FL_DQ[15]~output                                                                                                                                                                                            ; I                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_cfi_flash[0]     ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; FL_DQ[0]~input                                                                                                                                                                                              ; O                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_cfi_flash[1]     ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; FL_DQ[1]~input                                                                                                                                                                                              ; O                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_cfi_flash[2]     ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; FL_DQ[2]~input                                                                                                                                                                                              ; O                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_cfi_flash[3]     ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; FL_DQ[3]~input                                                                                                                                                                                              ; O                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_cfi_flash[4]     ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; FL_DQ[4]~input                                                                                                                                                                                              ; O                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_cfi_flash[5]     ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; FL_DQ[5]~input                                                                                                                                                                                              ; O                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_cfi_flash[6]     ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; FL_DQ[6]~input                                                                                                                                                                                              ; O                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_cfi_flash[7]     ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; FL_DQ[7]~input                                                                                                                                                                                              ; O                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_cfi_flash[8]     ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; FL_DQ[8]~input                                                                                                                                                                                              ; O                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_cfi_flash[9]     ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; FL_DQ[9]~input                                                                                                                                                                                              ; O                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_cfi_flash[10]    ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; FL_DQ[10]~input                                                                                                                                                                                             ; O                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_cfi_flash[11]    ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; FL_DQ[11]~input                                                                                                                                                                                             ; O                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_cfi_flash[12]    ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; FL_DQ[12]~input                                                                                                                                                                                             ; O                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_cfi_flash[13]    ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; FL_DQ[13]~input                                                                                                                                                                                             ; O                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_cfi_flash[14]    ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; FL_DQ[14]~input                                                                                                                                                                                             ; O                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|incoming_data_to_and_from_the_cfi_flash[15]    ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; FL_DQ[15]~input                                                                                                                                                                                             ; O                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|read_n_to_the_cfi_flash                        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; FL_OE_N~output                                                                                                                                                                                              ; I                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|read_n_to_the_cfi_flash                        ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                             ;                  ;                       ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|select_n_to_the_cfi_flash                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; FL_CE_N~output                                                                                                                                                                                              ; I                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|select_n_to_the_cfi_flash                      ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                             ;                  ;                       ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|write_n_to_the_cfi_flash                       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; FL_WE_N~output                                                                                                                                                                                              ; I                ;                       ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|write_n_to_the_cfi_flash                       ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                             ;                  ;                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in D:/NIOS_II/DE0/CD_EXAMPLE/DE0_NIOS_SDCARD/DE0_TOP.pin.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                                                                                                        ;
+---------------------------------------------+------------------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                                  ;
+---------------------------------------------+------------------------------------------------------------------------------------------------------------------------+
; Total logic elements                        ; 4,583 / 15,408 ( 30 % )                                                                                                ;
;     -- Combinational with no register       ; 1824                                                                                                                   ;
;     -- Register only                        ; 537                                                                                                                    ;
;     -- Combinational with a register        ; 2222                                                                                                                   ;
;                                             ;                                                                                                                        ;
; Logic element usage by number of LUT inputs ;                                                                                                                        ;
;     -- 4 input functions                    ; 2188                                                                                                                   ;
;     -- 3 input functions                    ; 1283                                                                                                                   ;
;     -- <=2 input functions                  ; 575                                                                                                                    ;
;     -- Register only                        ; 537                                                                                                                    ;
;                                             ;                                                                                                                        ;
; Logic elements by mode                      ;                                                                                                                        ;
;     -- normal mode                          ; 3719                                                                                                                   ;
;     -- arithmetic mode                      ; 327                                                                                                                    ;
;                                             ;                                                                                                                        ;
; Total registers*                            ; 2,899 / 17,068 ( 17 % )                                                                                                ;
;     -- Dedicated logic registers            ; 2,759 / 15,408 ( 18 % )                                                                                                ;
;     -- I/O registers                        ; 140 / 1,660 ( 8 % )                                                                                                    ;
;                                             ;                                                                                                                        ;
; Total LABs:  partially or completely used   ; 382 / 963 ( 40 % )                                                                                                     ;
; User inserted logic elements                ; 0                                                                                                                      ;
; Virtual pins                                ; 0                                                                                                                      ;
; I/O pins                                    ; 251 / 347 ( 72 % )                                                                                                     ;
;     -- Clock pins                           ; 4 / 8 ( 50 % )                                                                                                         ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )                                                                                                         ;
; Global signals                              ; 7                                                                                                                      ;
; M9Ks                                        ; 49 / 56 ( 88 % )                                                                                                       ;
; Total block memory bits                     ; 295,856 / 516,096 ( 57 % )                                                                                             ;
; Total block memory implementation bits      ; 451,584 / 516,096 ( 88 % )                                                                                             ;
; Embedded Multiplier 9-bit elements          ; 4 / 112 ( 4 % )                                                                                                        ;
; PLLs                                        ; 1 / 4 ( 25 % )                                                                                                         ;
; Global clocks                               ; 7 / 20 ( 35 % )                                                                                                        ;
; JTAGs                                       ; 1 / 1 ( 100 % )                                                                                                        ;
; CRC blocks                                  ; 0 / 1 ( 0 % )                                                                                                          ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )                                                                                                          ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )                                                                                                          ;
; Average interconnect usage (total/H/V)      ; 19% / 19% / 20%                                                                                                        ;
; Peak interconnect usage (total/H/V)         ; 58% / 54% / 63%                                                                                                        ;
; Maximum fan-out node                        ; DE0_SOPC:DE0_SOPC_inst|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|altpll_2kc2:auto_generated|clk[0]~clkctrl ;
; Maximum fan-out                             ; 2306                                                                                                                   ;
; Highest non-global fan-out signal           ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_stall~1                                                                           ;
; Highest non-global fan-out                  ; 739                                                                                                                    ;
; Total fan-out                               ; 26585                                                                                                                  ;
; Average fan-out                             ; 3.30                                                                                                                   ;
+---------------------------------------------+------------------------------------------------------------------------------------------------------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                          ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name           ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; BUTTON[0]      ; H2    ; 1        ; 0            ; 21           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; BUTTON[1]      ; G3    ; 1        ; 0            ; 23           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; BUTTON[2]      ; F1    ; 1        ; 0            ; 23           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; CLOCK_50       ; G21   ; 6        ; 41           ; 15           ; 0            ; 75                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; CLOCK_50_2     ; B12   ; 7        ; 19           ; 29           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; FL_RY          ; M7    ; 2        ; 0            ; 8            ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; GPIO0_CLKIN[0] ; AB12  ; 4        ; 21           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; GPIO0_CLKIN[1] ; AA12  ; 4        ; 21           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; GPIO1_CLKIN[0] ; AB11  ; 3        ; 21           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; GPIO1_CLKIN[1] ; AA11  ; 3        ; 21           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; SD_WP_N        ; W20   ; 5        ; 41           ; 3            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; SW[0]          ; J6    ; 1        ; 0            ; 24           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; SW[1]          ; H5    ; 1        ; 0            ; 27           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; SW[2]          ; H6    ; 1        ; 0            ; 25           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; SW[3]          ; G4    ; 1        ; 0            ; 23           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; SW[4]          ; G5    ; 1        ; 0            ; 27           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; SW[5]          ; J7    ; 1        ; 0            ; 22           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; SW[6]          ; H7    ; 1        ; 0            ; 25           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; SW[7]          ; E3    ; 1        ; 0            ; 26           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; SW[8]          ; E4    ; 1        ; 0            ; 26           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; SW[9]          ; D2    ; 1        ; 0            ; 25           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; UART_RTS       ; V22   ; 5        ; 41           ; 7            ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; UART_RXD       ; U22   ; 5        ; 41           ; 8            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+------+
; Name            ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Load ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+------+
; DRAM_ADDR[0]    ; C4    ; 8        ; 1            ; 29           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; DRAM_ADDR[10]   ; B4    ; 8        ; 5            ; 29           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; DRAM_ADDR[11]   ; A7    ; 8        ; 11           ; 29           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; DRAM_ADDR[12]   ; C8    ; 8        ; 9            ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; DRAM_ADDR[1]    ; A3    ; 8        ; 3            ; 29           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; DRAM_ADDR[2]    ; B3    ; 8        ; 3            ; 29           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; DRAM_ADDR[3]    ; C3    ; 8        ; 3            ; 29           ; 28           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; DRAM_ADDR[4]    ; A5    ; 8        ; 7            ; 29           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; DRAM_ADDR[5]    ; C6    ; 8        ; 5            ; 29           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; DRAM_ADDR[6]    ; B6    ; 8        ; 11           ; 29           ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; DRAM_ADDR[7]    ; A6    ; 8        ; 11           ; 29           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; DRAM_ADDR[8]    ; C7    ; 8        ; 9            ; 29           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; DRAM_ADDR[9]    ; B7    ; 8        ; 11           ; 29           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; DRAM_BA_0       ; B5    ; 8        ; 7            ; 29           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; DRAM_BA_1       ; A4    ; 8        ; 5            ; 29           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; DRAM_CAS_N      ; G8    ; 8        ; 5            ; 29           ; 28           ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; DRAM_CKE        ; E6    ; 8        ; 1            ; 29           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; DRAM_CLK        ; E5    ; 8        ; 1            ; 29           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; DRAM_CS_N       ; G7    ; 8        ; 1            ; 29           ; 14           ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; DRAM_LDQM       ; E7    ; 8        ; 3            ; 29           ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; DRAM_RAS_N      ; F7    ; 8        ; 1            ; 29           ; 7            ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; DRAM_UDQM       ; B8    ; 8        ; 14           ; 29           ; 28           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; DRAM_WE_N       ; D6    ; 8        ; 3            ; 29           ; 14           ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; FL_ADDR[0]      ; P7    ; 2        ; 0            ; 5            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; FL_ADDR[10]     ; N1    ; 2        ; 0            ; 12           ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; FL_ADDR[11]     ; M3    ; 2        ; 0            ; 12           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; FL_ADDR[12]     ; M2    ; 2        ; 0            ; 13           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; FL_ADDR[13]     ; M1    ; 2        ; 0            ; 13           ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; FL_ADDR[14]     ; L7    ; 2        ; 0            ; 11           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; FL_ADDR[15]     ; L6    ; 2        ; 0            ; 13           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; FL_ADDR[16]     ; AA2   ; 2        ; 0            ; 5            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; FL_ADDR[17]     ; M5    ; 2        ; 0            ; 11           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; FL_ADDR[18]     ; M6    ; 2        ; 0            ; 13           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; FL_ADDR[19]     ; P1    ; 2        ; 0            ; 11           ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; FL_ADDR[1]      ; P5    ; 2        ; 0            ; 8            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; FL_ADDR[20]     ; P3    ; 2        ; 0            ; 9            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; FL_ADDR[21]     ; R2    ; 2        ; 0            ; 10           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; FL_ADDR[2]      ; P6    ; 2        ; 0            ; 4            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; FL_ADDR[3]      ; N7    ; 2        ; 0            ; 6            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; FL_ADDR[4]      ; N5    ; 2        ; 0            ; 10           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; FL_ADDR[5]      ; N6    ; 2        ; 0            ; 8            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; FL_ADDR[6]      ; M8    ; 2        ; 0            ; 7            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; FL_ADDR[7]      ; M4    ; 2        ; 0            ; 12           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; FL_ADDR[8]      ; P2    ; 2        ; 0            ; 11           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; FL_ADDR[9]      ; N2    ; 2        ; 0            ; 12           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; FL_BYTE_N       ; AA1   ; 2        ; 0            ; 5            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; FL_CE_N         ; N8    ; 2        ; 0            ; 7            ; 7            ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; FL_OE_N         ; R6    ; 2        ; 0            ; 3            ; 7            ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; FL_RST_N        ; R1    ; 2        ; 0            ; 10           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; FL_WE_N         ; P4    ; 2        ; 0            ; 10           ; 21           ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; FL_WP_N         ; T3    ; 2        ; 0            ; 6            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; GPIO0_CLKOUT[0] ; AB3   ; 3        ; 7            ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; GPIO0_CLKOUT[1] ; AA3   ; 3        ; 5            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; GPIO1_CLKOUT[0] ; R16   ; 4        ; 37           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; GPIO1_CLKOUT[1] ; T16   ; 4        ; 37           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; HEX0_DP         ; D13   ; 7        ; 23           ; 29           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; HEX0_D[0]       ; E11   ; 7        ; 21           ; 29           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; HEX0_D[1]       ; F11   ; 7        ; 21           ; 29           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; HEX0_D[2]       ; H12   ; 7        ; 26           ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; HEX0_D[3]       ; H13   ; 7        ; 28           ; 29           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; HEX0_D[4]       ; G12   ; 7        ; 26           ; 29           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; HEX0_D[5]       ; F12   ; 7        ; 28           ; 29           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; HEX0_D[6]       ; F13   ; 7        ; 26           ; 29           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; HEX1_DP         ; B15   ; 7        ; 26           ; 29           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; HEX1_D[0]       ; A13   ; 7        ; 21           ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; HEX1_D[1]       ; B13   ; 7        ; 21           ; 29           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; HEX1_D[2]       ; C13   ; 7        ; 23           ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; HEX1_D[3]       ; A14   ; 7        ; 23           ; 29           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; HEX1_D[4]       ; B14   ; 7        ; 23           ; 29           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; HEX1_D[5]       ; E14   ; 7        ; 28           ; 29           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; HEX1_D[6]       ; A15   ; 7        ; 26           ; 29           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; HEX2_DP         ; A18   ; 7        ; 32           ; 29           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; HEX2_D[0]       ; D15   ; 7        ; 32           ; 29           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; HEX2_D[1]       ; A16   ; 7        ; 30           ; 29           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; HEX2_D[2]       ; B16   ; 7        ; 28           ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; HEX2_D[3]       ; E15   ; 7        ; 30           ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; HEX2_D[4]       ; A17   ; 7        ; 30           ; 29           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; HEX2_D[5]       ; B17   ; 7        ; 30           ; 29           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; HEX2_D[6]       ; F14   ; 7        ; 37           ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; HEX3_DP         ; G16   ; 7        ; 39           ; 29           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; HEX3_D[0]       ; B18   ; 7        ; 32           ; 29           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; HEX3_D[1]       ; F15   ; 7        ; 39           ; 29           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; HEX3_D[2]       ; A19   ; 7        ; 32           ; 29           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; HEX3_D[3]       ; B19   ; 7        ; 32           ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; HEX3_D[4]       ; C19   ; 7        ; 37           ; 29           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; HEX3_D[5]       ; D19   ; 7        ; 37           ; 29           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; HEX3_D[6]       ; G15   ; 7        ; 39           ; 29           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; LCD_BLON        ; F21   ; 6        ; 41           ; 22           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; LCD_EN          ; E21   ; 6        ; 41           ; 23           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; LCD_RS          ; F22   ; 6        ; 41           ; 22           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; LCD_RW          ; E22   ; 6        ; 41           ; 23           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; LEDG[0]         ; J1    ; 1        ; 0            ; 20           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; LEDG[1]         ; J2    ; 1        ; 0            ; 20           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; LEDG[2]         ; J3    ; 1        ; 0            ; 21           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; LEDG[3]         ; H1    ; 1        ; 0            ; 21           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; LEDG[4]         ; F2    ; 1        ; 0            ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; LEDG[5]         ; E1    ; 1        ; 0            ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; LEDG[6]         ; C1    ; 1        ; 0            ; 26           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; LEDG[7]         ; C2    ; 1        ; 0            ; 26           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; LEDG[8]         ; B2    ; 1        ; 0            ; 27           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; LEDG[9]         ; B1    ; 1        ; 0            ; 27           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; SD_CLK          ; Y21   ; 5        ; 41           ; 4            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; UART_CTS        ; V21   ; 5        ; 41           ; 8            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; UART_TXD        ; U21   ; 5        ; 41           ; 8            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; VGA_B[0]        ; K22   ; 6        ; 41           ; 19           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; VGA_B[1]        ; K21   ; 6        ; 41           ; 19           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; VGA_B[2]        ; J22   ; 6        ; 41           ; 19           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; VGA_B[3]        ; K18   ; 6        ; 41           ; 21           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; VGA_G[0]        ; H22   ; 6        ; 41           ; 20           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; VGA_G[1]        ; J17   ; 6        ; 41           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; VGA_G[2]        ; K17   ; 6        ; 41           ; 21           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; VGA_G[3]        ; J21   ; 6        ; 41           ; 20           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; VGA_HS          ; L21   ; 6        ; 41           ; 18           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; VGA_R[0]        ; H19   ; 6        ; 41           ; 23           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; VGA_R[1]        ; H17   ; 6        ; 41           ; 25           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; VGA_R[2]        ; H20   ; 6        ; 41           ; 22           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; VGA_R[3]        ; H21   ; 6        ; 41           ; 21           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; VGA_VS          ; L22   ; 6        ; 41           ; 18           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                       ;
+----------+------------------------------------------+---------------------------+-------------------------+---------------------------+
; Location ; Pin Name                                 ; Reserved As               ; User Signal Name        ; Pin Type                  ;
+----------+------------------------------------------+---------------------------+-------------------------+---------------------------+
; E4       ; DIFFIO_L2p, nRESET                       ; Use as regular IO         ; SW[8]                   ; Dual Purpose Pin          ;
; D1       ; DIFFIO_L4n, DATA1, ASDO                  ; As input tri-stated       ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; E2       ; DIFFIO_L6p, FLASH_nCE, nCSO              ; As input tri-stated       ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; K6       ; nSTATUS                                  ; -                         ; -                       ; Dedicated Programming Pin ;
; K1       ; DATA0                                    ; As input tri-stated       ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; K5       ; nCONFIG                                  ; -                         ; -                       ; Dedicated Programming Pin ;
; L5       ; TDI                                      ; -                         ; altera_reserved_tdi     ; JTAG Pin                  ;
; L2       ; TCK                                      ; -                         ; altera_reserved_tck     ; JTAG Pin                  ;
; L1       ; TMS                                      ; -                         ; altera_reserved_tms     ; JTAG Pin                  ;
; L4       ; TDO                                      ; -                         ; altera_reserved_tdo     ; JTAG Pin                  ;
; L3       ; nCE                                      ; -                         ; -                       ; Dedicated Programming Pin ;
; M18      ; CONF_DONE                                ; -                         ; -                       ; Dedicated Programming Pin ;
; M17      ; MSEL0                                    ; -                         ; -                       ; Dedicated Programming Pin ;
; L18      ; MSEL1                                    ; -                         ; -                       ; Dedicated Programming Pin ;
; L17      ; MSEL2                                    ; -                         ; -                       ; Dedicated Programming Pin ;
; K20      ; MSEL3                                    ; -                         ; -                       ; Dedicated Programming Pin ;
; L22      ; DIFFIO_R17n, INIT_DONE                   ; Use as general purpose IO ; VGA_VS                  ; Dual Purpose Pin          ;
; L21      ; DIFFIO_R17p, CRC_ERROR                   ; Use as general purpose IO ; VGA_HS                  ; Dual Purpose Pin          ;
; K22      ; DIFFIO_R16n, nCEO                        ; Use as programming pin    ; VGA_B[0]                ; Dual Purpose Pin          ;
; K21      ; DIFFIO_R16p, CLKUSR                      ; Use as general purpose IO ; VGA_B[1]                ; Dual Purpose Pin          ;
; E22      ; DIFFIO_R9n, nWE                          ; Use as regular IO         ; LCD_RW                  ; Dual Purpose Pin          ;
; E21      ; DIFFIO_R9p, nOE                          ; Use as regular IO         ; LCD_EN                  ; Dual Purpose Pin          ;
; B22      ; DIFFIO_R3n, PADD22                       ; Use as regular IO         ; LCD_DATA[4]             ; Dual Purpose Pin          ;
; B21      ; DIFFIO_R3p, PADD21                       ; Use as regular IO         ; LCD_DATA[5]             ; Dual Purpose Pin          ;
; C20      ; DIFFIO_R2n, PADD20, DQS2R/CQ3R,CDPCLK5   ; Use as regular IO         ; LCD_DATA[7]             ; Dual Purpose Pin          ;
; B18      ; DIFFIO_T27p, PADD0                       ; Use as regular IO         ; HEX3_D[0]               ; Dual Purpose Pin          ;
; A17      ; DIFFIO_T25n, PADD1                       ; Use as regular IO         ; HEX2_D[4]               ; Dual Purpose Pin          ;
; B17      ; DIFFIO_T25p, PADD2                       ; Use as regular IO         ; HEX2_D[5]               ; Dual Purpose Pin          ;
; E14      ; DIFFIO_T23n, PADD3                       ; Use as regular IO         ; HEX1_D[5]               ; Dual Purpose Pin          ;
; F13      ; DIFFIO_T21p, PADD4, DQS2T/CQ3T,DPCLK8    ; Use as regular IO         ; HEX0_D[6]               ; Dual Purpose Pin          ;
; A15      ; DIFFIO_T20n, PADD5                       ; Use as regular IO         ; HEX1_D[6]               ; Dual Purpose Pin          ;
; B15      ; DIFFIO_T20p, PADD6                       ; Use as regular IO         ; HEX1_DP                 ; Dual Purpose Pin          ;
; C13      ; DIFFIO_T19n, PADD7                       ; Use as regular IO         ; HEX1_D[2]               ; Dual Purpose Pin          ;
; D13      ; DIFFIO_T19p, PADD8                       ; Use as regular IO         ; HEX0_DP                 ; Dual Purpose Pin          ;
; A14      ; DIFFIO_T18n, PADD9                       ; Use as regular IO         ; HEX1_D[3]               ; Dual Purpose Pin          ;
; B14      ; DIFFIO_T18p, PADD10                      ; Use as regular IO         ; HEX1_D[4]               ; Dual Purpose Pin          ;
; A13      ; DIFFIO_T17n, PADD11                      ; Use as regular IO         ; HEX1_D[0]               ; Dual Purpose Pin          ;
; B13      ; DIFFIO_T17p, PADD12, DQS4T/CQ5T,DPCLK9   ; Use as regular IO         ; HEX1_D[1]               ; Dual Purpose Pin          ;
; E11      ; DIFFIO_T16n, PADD13                      ; Use as regular IO         ; HEX0_D[0]               ; Dual Purpose Pin          ;
; F11      ; DIFFIO_T16p, PADD14                      ; Use as regular IO         ; HEX0_D[1]               ; Dual Purpose Pin          ;
; B10      ; DIFFIO_T14p, PADD15                      ; Use as regular IO         ; DRAM_DQ[12]             ; Dual Purpose Pin          ;
; A9       ; DIFFIO_T13n, PADD16                      ; Use as regular IO         ; DRAM_DQ[10]             ; Dual Purpose Pin          ;
; B9       ; DIFFIO_T13p, PADD17, DQS5T/CQ5T#,DPCLK10 ; Use as regular IO         ; DRAM_DQ[9]              ; Dual Purpose Pin          ;
; A8       ; DIFFIO_T12n, DATA2                       ; Use as regular IO         ; DRAM_DQ[8]              ; Dual Purpose Pin          ;
; B8       ; DIFFIO_T12p, DATA3                       ; Use as regular IO         ; DRAM_UDQM               ; Dual Purpose Pin          ;
; A7       ; DIFFIO_T11n, PADD18                      ; Use as regular IO         ; DRAM_ADDR[11]           ; Dual Purpose Pin          ;
; B7       ; DIFFIO_T11p, DATA4                       ; Use as regular IO         ; DRAM_ADDR[9]            ; Dual Purpose Pin          ;
; A6       ; DIFFIO_T10n, PADD19                      ; Use as regular IO         ; DRAM_ADDR[7]            ; Dual Purpose Pin          ;
; B6       ; DIFFIO_T10p, DATA15                      ; Use as regular IO         ; DRAM_ADDR[6]            ; Dual Purpose Pin          ;
; C8       ; DIFFIO_T9n, DATA14, DQS3T/CQ3T#,DPCLK11  ; Use as regular IO         ; DRAM_ADDR[12]           ; Dual Purpose Pin          ;
; C7       ; DIFFIO_T9p, DATA13                       ; Use as regular IO         ; DRAM_ADDR[8]            ; Dual Purpose Pin          ;
; A5       ; DATA5                                    ; Use as regular IO         ; DRAM_ADDR[4]            ; Dual Purpose Pin          ;
; F10      ; DIFFIO_T6p, DATA6                        ; Use as regular IO         ; DRAM_DQ[15]             ; Dual Purpose Pin          ;
; C6       ; DATA7                                    ; Use as regular IO         ; DRAM_ADDR[5]            ; Dual Purpose Pin          ;
; B4       ; DIFFIO_T5p, DATA8                        ; Use as regular IO         ; DRAM_ADDR[10]           ; Dual Purpose Pin          ;
; F8       ; DIFFIO_T4n, DATA9                        ; Use as regular IO         ; DRAM_DQ[7]              ; Dual Purpose Pin          ;
; A3       ; DIFFIO_T3n, DATA10                       ; Use as regular IO         ; DRAM_ADDR[1]            ; Dual Purpose Pin          ;
; B3       ; DIFFIO_T3p, DATA11                       ; Use as regular IO         ; DRAM_ADDR[2]            ; Dual Purpose Pin          ;
; C4       ; DIFFIO_T2p, DATA12, DQS1T/CQ1T#,CDPCLK7  ; Use as regular IO         ; DRAM_ADDR[0]            ; Dual Purpose Pin          ;
+----------+------------------------------------------+---------------------------+-------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------+------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination ; Termination Control Block ; Location assigned by ; Load ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------+------+
; DRAM_DQ[0]  ; D10   ; 8        ; 16           ; 29           ; 0            ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ;
; DRAM_DQ[10] ; A9    ; 8        ; 16           ; 29           ; 28           ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ;
; DRAM_DQ[11] ; C10   ; 8        ; 14           ; 29           ; 7            ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ;
; DRAM_DQ[12] ; B10   ; 8        ; 16           ; 29           ; 21           ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ;
; DRAM_DQ[13] ; A10   ; 8        ; 16           ; 29           ; 14           ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ;
; DRAM_DQ[14] ; E10   ; 8        ; 16           ; 29           ; 7            ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ;
; DRAM_DQ[15] ; F10   ; 8        ; 7            ; 29           ; 28           ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ;
; DRAM_DQ[1]  ; G10   ; 8        ; 9            ; 29           ; 14           ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ;
; DRAM_DQ[2]  ; H10   ; 8        ; 9            ; 29           ; 28           ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ;
; DRAM_DQ[3]  ; E9    ; 8        ; 11           ; 29           ; 28           ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ;
; DRAM_DQ[4]  ; F9    ; 8        ; 7            ; 29           ; 21           ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ;
; DRAM_DQ[5]  ; G9    ; 8        ; 9            ; 29           ; 21           ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ;
; DRAM_DQ[6]  ; H9    ; 8        ; 7            ; 29           ; 0            ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ;
; DRAM_DQ[7]  ; F8    ; 8        ; 5            ; 29           ; 21           ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ;
; DRAM_DQ[8]  ; A8    ; 8        ; 14           ; 29           ; 21           ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ;
; DRAM_DQ[9]  ; B9    ; 8        ; 14           ; 29           ; 0            ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ;
; FL_DQ[0]    ; R7    ; 2        ; 0            ; 2            ; 0            ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ;
; FL_DQ[10]   ; T4    ; 2        ; 0            ; 4            ; 21           ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ;
; FL_DQ[11]   ; U2    ; 2        ; 0            ; 9            ; 7            ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ;
; FL_DQ[12]   ; V1    ; 2        ; 0            ; 8            ; 0            ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ;
; FL_DQ[13]   ; V4    ; 2        ; 0            ; 5            ; 21           ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ;
; FL_DQ[14]   ; W2    ; 2        ; 0            ; 7            ; 14           ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ;
; FL_DQ[15]   ; Y2    ; 2        ; 0            ; 6            ; 0            ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ;
; FL_DQ[1]    ; P8    ; 2        ; 0            ; 2            ; 14           ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ;
; FL_DQ[2]    ; R8    ; 2        ; 0            ; 2            ; 21           ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ;
; FL_DQ[3]    ; U1    ; 2        ; 0            ; 9            ; 14           ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ;
; FL_DQ[4]    ; V2    ; 2        ; 0            ; 9            ; 21           ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ;
; FL_DQ[5]    ; V3    ; 2        ; 0            ; 4            ; 0            ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ;
; FL_DQ[6]    ; W1    ; 2        ; 0            ; 7            ; 21           ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ;
; FL_DQ[7]    ; Y1    ; 2        ; 0            ; 6            ; 7            ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ;
; FL_DQ[8]    ; T5    ; 2        ; 0            ; 3            ; 0            ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ;
; FL_DQ[9]    ; T7    ; 2        ; 0            ; 2            ; 7            ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ;
; GPIO0_D[0]  ; AB16  ; 4        ; 28           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ;
; GPIO0_D[10] ; AB8   ; 3        ; 16           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ;
; GPIO0_D[11] ; AA8   ; 3        ; 16           ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ;
; GPIO0_D[12] ; AB5   ; 3        ; 9            ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ;
; GPIO0_D[13] ; AA5   ; 3        ; 9            ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ;
; GPIO0_D[14] ; AB4   ; 3        ; 7            ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ;
; GPIO0_D[15] ; AA4   ; 3        ; 7            ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ;
; GPIO0_D[16] ; V14   ; 4        ; 30           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ;
; GPIO0_D[17] ; U14   ; 4        ; 39           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ;
; GPIO0_D[18] ; Y13   ; 4        ; 26           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ;
; GPIO0_D[19] ; W13   ; 4        ; 26           ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ;
; GPIO0_D[1]  ; AA16  ; 4        ; 28           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ;
; GPIO0_D[20] ; U13   ; 4        ; 30           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ;
; GPIO0_D[21] ; V12   ; 4        ; 23           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ;
; GPIO0_D[22] ; R10   ; 3        ; 1            ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ;
; GPIO0_D[23] ; V11   ; 3        ; 19           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ;
; GPIO0_D[24] ; Y10   ; 3        ; 19           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ;
; GPIO0_D[25] ; W10   ; 3        ; 19           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ;
; GPIO0_D[26] ; T8    ; 3        ; 1            ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ;
; GPIO0_D[27] ; V8    ; 3        ; 11           ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ;
; GPIO0_D[28] ; W7    ; 3        ; 9            ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ;
; GPIO0_D[29] ; W6    ; 3        ; 7            ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ;
; GPIO0_D[2]  ; AA15  ; 4        ; 26           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ;
; GPIO0_D[30] ; V5    ; 3        ; 3            ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ;
; GPIO0_D[31] ; U7    ; 3        ; 3            ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ;
; GPIO0_D[3]  ; AB15  ; 4        ; 26           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ;
; GPIO0_D[4]  ; AA14  ; 4        ; 23           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ;
; GPIO0_D[5]  ; AB14  ; 4        ; 23           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ;
; GPIO0_D[6]  ; AB13  ; 4        ; 23           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ;
; GPIO0_D[7]  ; AA13  ; 4        ; 23           ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ;
; GPIO0_D[8]  ; AB10  ; 3        ; 21           ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ;
; GPIO0_D[9]  ; AA10  ; 3        ; 19           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ;
; GPIO1_D[0]  ; AA20  ; 4        ; 37           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ;
; GPIO1_D[10] ; U15   ; 4        ; 39           ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ;
; GPIO1_D[11] ; T15   ; 4        ; 32           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ;
; GPIO1_D[12] ; W15   ; 4        ; 32           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ;
; GPIO1_D[13] ; V15   ; 4        ; 32           ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ;
; GPIO1_D[14] ; AB9   ; 3        ; 16           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ;
; GPIO1_D[15] ; AA9   ; 3        ; 16           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ;
; GPIO1_D[16] ; AA7   ; 3        ; 11           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ;
; GPIO1_D[17] ; AB7   ; 3        ; 11           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ;
; GPIO1_D[18] ; T14   ; 4        ; 32           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ;
; GPIO1_D[19] ; R14   ; 4        ; 39           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ;
; GPIO1_D[1]  ; AB20  ; 4        ; 37           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ;
; GPIO1_D[20] ; U12   ; 4        ; 26           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ;
; GPIO1_D[21] ; T12   ; 4        ; 28           ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ;
; GPIO1_D[22] ; R11   ; 3        ; 3            ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ;
; GPIO1_D[23] ; R12   ; 3        ; 5            ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ;
; GPIO1_D[24] ; U10   ; 3        ; 14           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ;
; GPIO1_D[25] ; T10   ; 3        ; 14           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ;
; GPIO1_D[26] ; U9    ; 3        ; 9            ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ;
; GPIO1_D[27] ; T9    ; 3        ; 1            ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ;
; GPIO1_D[28] ; Y7    ; 3        ; 9            ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ;
; GPIO1_D[29] ; U8    ; 3        ; 3            ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ;
; GPIO1_D[2]  ; AA19  ; 4        ; 35           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ;
; GPIO1_D[30] ; V6    ; 3        ; 1            ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ;
; GPIO1_D[31] ; V7    ; 3        ; 7            ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ;
; GPIO1_D[3]  ; AB19  ; 4        ; 35           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ;
; GPIO1_D[4]  ; AB18  ; 4        ; 32           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ;
; GPIO1_D[5]  ; AA18  ; 4        ; 35           ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ;
; GPIO1_D[6]  ; AA17  ; 4        ; 28           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ;
; GPIO1_D[7]  ; AB17  ; 4        ; 28           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ;
; GPIO1_D[8]  ; Y17   ; 4        ; 35           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ;
; GPIO1_D[9]  ; W17   ; 4        ; 35           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ;
; LCD_DATA[0] ; D22   ; 6        ; 41           ; 24           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ;
; LCD_DATA[1] ; D21   ; 6        ; 41           ; 24           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ;
; LCD_DATA[2] ; C22   ; 6        ; 41           ; 26           ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ;
; LCD_DATA[3] ; C21   ; 6        ; 41           ; 26           ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ;
; LCD_DATA[4] ; B22   ; 6        ; 41           ; 26           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ;
; LCD_DATA[5] ; B21   ; 6        ; 41           ; 26           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ;
; LCD_DATA[6] ; D20   ; 6        ; 41           ; 27           ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ;
; LCD_DATA[7] ; C20   ; 6        ; 41           ; 27           ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ;
; PS2_KBCLK   ; P22   ; 5        ; 41           ; 11           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ;
; PS2_KBDAT   ; P21   ; 5        ; 41           ; 12           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ;
; PS2_MSCLK   ; R21   ; 5        ; 41           ; 10           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ;
; PS2_MSDAT   ; R22   ; 5        ; 41           ; 10           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ;
; SD_CMD      ; Y22   ; 5        ; 41           ; 3            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ;
; SD_DAT      ; AA22  ; 5        ; 41           ; 2            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------+------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 27 / 33 ( 82 % ) ; 3.3V          ; --           ;
; 2        ; 45 / 48 ( 94 % ) ; 3.3V          ; --           ;
; 3        ; 36 / 46 ( 78 % ) ; 3.3V          ; --           ;
; 4        ; 36 / 41 ( 88 % ) ; 3.3V          ; --           ;
; 5        ; 12 / 46 ( 26 % ) ; 3.3V          ; --           ;
; 6        ; 27 / 43 ( 63 % ) ; 3.3V          ; --           ;
; 7        ; 33 / 47 ( 70 % ) ; 3.3V          ; --           ;
; 8        ; 39 / 43 ( 91 % ) ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A2       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A3       ; 354        ; 8        ; DRAM_ADDR[1]                                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A4       ; 350        ; 8        ; DRAM_BA_1                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A5       ; 345        ; 8        ; DRAM_ADDR[4]                                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A6       ; 336        ; 8        ; DRAM_ADDR[7]                                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A7       ; 334        ; 8        ; DRAM_ADDR[11]                                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A8       ; 332        ; 8        ; DRAM_DQ[8]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A9       ; 328        ; 8        ; DRAM_DQ[10]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A10      ; 326        ; 8        ; DRAM_DQ[13]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A11      ; 321        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A12      ; 319        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A13      ; 314        ; 7        ; HEX1_D[0]                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A14      ; 312        ; 7        ; HEX1_D[3]                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A15      ; 307        ; 7        ; HEX1_D[6]                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A16      ; 298        ; 7        ; HEX2_D[1]                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A17      ; 296        ; 7        ; HEX2_D[4]                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A18      ; 291        ; 7        ; HEX2_DP                                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A19      ; 290        ; 7        ; HEX3_D[2]                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A20      ; 284        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A21      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A22      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA1      ; 76         ; 2        ; FL_BYTE_N                                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA2      ; 75         ; 2        ; FL_ADDR[16]                                               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA3      ; 102        ; 3        ; GPIO0_CLKOUT[1]                                           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA4      ; 106        ; 3        ; GPIO0_D[15]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA5      ; 108        ; 3        ; GPIO0_D[13]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA6      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AA7      ; 115        ; 3        ; GPIO1_D[16]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA8      ; 123        ; 3        ; GPIO0_D[11]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA9      ; 126        ; 3        ; GPIO1_D[15]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA10     ; 132        ; 3        ; GPIO0_D[9]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA11     ; 134        ; 3        ; GPIO1_CLKIN[1]                                            ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA12     ; 136        ; 4        ; GPIO0_CLKIN[1]                                            ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA13     ; 138        ; 4        ; GPIO0_D[7]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA14     ; 140        ; 4        ; GPIO0_D[4]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA15     ; 145        ; 4        ; GPIO0_D[2]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA16     ; 149        ; 4        ; GPIO0_D[1]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA17     ; 151        ; 4        ; GPIO1_D[6]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA18     ; 163        ; 4        ; GPIO1_D[5]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA19     ; 164        ; 4        ; GPIO1_D[2]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA20     ; 169        ; 4        ; GPIO1_D[0]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA21     ; 179        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA22     ; 178        ; 5        ; SD_DAT                                                    ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB1      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB2      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB3      ; 103        ; 3        ; GPIO0_CLKOUT[0]                                           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB4      ; 107        ; 3        ; GPIO0_D[14]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB5      ; 109        ; 3        ; GPIO0_D[12]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB6      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB7      ; 116        ; 3        ; GPIO1_D[17]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB8      ; 124        ; 3        ; GPIO0_D[10]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB9      ; 127        ; 3        ; GPIO1_D[14]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB10     ; 133        ; 3        ; GPIO0_D[8]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB11     ; 135        ; 3        ; GPIO1_CLKIN[0]                                            ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB12     ; 137        ; 4        ; GPIO0_CLKIN[0]                                            ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB13     ; 139        ; 4        ; GPIO0_D[6]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB14     ; 141        ; 4        ; GPIO0_D[5]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB15     ; 146        ; 4        ; GPIO0_D[3]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB16     ; 150        ; 4        ; GPIO0_D[0]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB17     ; 152        ; 4        ; GPIO1_D[7]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB18     ; 162        ; 4        ; GPIO1_D[4]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB19     ; 165        ; 4        ; GPIO1_D[3]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB20     ; 170        ; 4        ; GPIO1_D[1]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB21     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB22     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B1       ; 2          ; 1        ; LEDG[9]                                                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; B2       ; 1          ; 1        ; LEDG[8]                                                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; B3       ; 355        ; 8        ; DRAM_ADDR[2]                                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B4       ; 351        ; 8        ; DRAM_ADDR[10]                                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B5       ; 346        ; 8        ; DRAM_BA_0                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B6       ; 337        ; 8        ; DRAM_ADDR[6]                                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B7       ; 335        ; 8        ; DRAM_ADDR[9]                                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B8       ; 333        ; 8        ; DRAM_UDQM                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B9       ; 329        ; 8        ; DRAM_DQ[9]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B10      ; 327        ; 8        ; DRAM_DQ[12]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B11      ; 322        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B12      ; 320        ; 7        ; CLOCK_50_2                                                ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B13      ; 315        ; 7        ; HEX1_D[1]                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B14      ; 313        ; 7        ; HEX1_D[4]                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B15      ; 308        ; 7        ; HEX1_DP                                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B16      ; 299        ; 7        ; HEX2_D[2]                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B17      ; 297        ; 7        ; HEX2_D[5]                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B18      ; 292        ; 7        ; HEX3_D[0]                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B19      ; 289        ; 7        ; HEX3_D[3]                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B20      ; 285        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B21      ; 269        ; 6        ; LCD_DATA[5]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; B22      ; 268        ; 6        ; LCD_DATA[4]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C1       ; 7          ; 1        ; LEDG[6]                                                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C2       ; 6          ; 1        ; LEDG[7]                                                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C3       ; 358        ; 8        ; DRAM_ADDR[3]                                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C4       ; 359        ; 8        ; DRAM_ADDR[0]                                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 349        ; 8        ; DRAM_ADDR[5]                                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C7       ; 340        ; 8        ; DRAM_ADDR[8]                                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C8       ; 339        ; 8        ; DRAM_ADDR[12]                                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C10      ; 330        ; 8        ; DRAM_DQ[11]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ; 309        ; 7        ; HEX1_D[2]                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C15      ; 300        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C17      ; 286        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C19      ; 282        ; 7        ; HEX3_D[4]                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C20      ; 270        ; 6        ; LCD_DATA[7]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C21      ; 267        ; 6        ; LCD_DATA[3]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C22      ; 266        ; 6        ; LCD_DATA[2]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D1       ; 9          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; D2       ; 8          ; 1        ; SW[9]                                                     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D4       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; D5       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; D6       ; 356        ; 8        ; DRAM_WE_N                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D9       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; D10      ; 324        ; 8        ; DRAM_DQ[0]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D11      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; D12      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; D13      ; 310        ; 7        ; HEX0_DP                                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D14      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; D15      ; 293        ; 7        ; HEX2_D[0]                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; D17      ; 281        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D18      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; D19      ; 283        ; 7        ; HEX3_D[5]                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D20      ; 271        ; 6        ; LCD_DATA[6]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D21      ; 261        ; 6        ; LCD_DATA[1]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D22      ; 260        ; 6        ; LCD_DATA[0]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E1       ; 14         ; 1        ; LEDG[5]                                                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E2       ; 13         ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; E3       ; 5          ; 1        ; SW[7]                                                     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E4       ; 4          ; 1        ; SW[8]                                                     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E5       ; 363        ; 8        ; DRAM_CLK                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E6       ; 362        ; 8        ; DRAM_CKE                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E7       ; 357        ; 8        ; DRAM_LDQM                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E8       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E9       ; 338        ; 8        ; DRAM_DQ[3]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E10      ; 325        ; 8        ; DRAM_DQ[14]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E11      ; 317        ; 7        ; HEX0_D[0]                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E12      ; 316        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E13      ; 311        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E14      ; 301        ; 7        ; HEX1_D[5]                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E15      ; 294        ; 7        ; HEX2_D[3]                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E16      ; 275        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E17      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; E18      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E19      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E21      ; 256        ; 6        ; LCD_EN                                                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E22      ; 255        ; 6        ; LCD_RW                                                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F1       ; 16         ; 1        ; BUTTON[2]                                                 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F2       ; 15         ; 1        ; LEDG[4]                                                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F4       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; F5       ;            ;          ; GNDA3                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; VCCD_PLL3                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F7       ; 360        ; 8        ; DRAM_RAS_N                                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; F8       ; 352        ; 8        ; DRAM_DQ[7]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; F9       ; 347        ; 8        ; DRAM_DQ[4]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; F10      ; 348        ; 8        ; DRAM_DQ[15]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; F11      ; 318        ; 7        ; HEX0_D[1]                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; F12      ; 302        ; 7        ; HEX0_D[5]                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; F13      ; 306        ; 7        ; HEX0_D[6]                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; F14      ; 279        ; 7        ; HEX2_D[6]                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; F15      ; 276        ; 7        ; HEX3_D[1]                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; F16      ; 274        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F17      ; 272        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F18      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F19      ; 263        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F20      ; 262        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F21      ; 251        ; 6        ; LCD_BLON                                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F22      ; 250        ; 6        ; LCD_RS                                                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G1       ; 39         ; 1        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; G2       ; 38         ; 1        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; G3       ; 18         ; 1        ; BUTTON[1]                                                 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G4       ; 17         ; 1        ; SW[3]                                                     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G5       ; 3          ; 1        ; SW[4]                                                     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G6       ;            ; --       ; VCCA3                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G7       ; 361        ; 8        ; DRAM_CS_N                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; G8       ; 353        ; 8        ; DRAM_CAS_N                                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; G9       ; 342        ; 8        ; DRAM_DQ[5]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; G10      ; 341        ; 8        ; DRAM_DQ[1]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; G11      ; 331        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G12      ; 305        ; 7        ; HEX0_D[4]                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; G13      ; 295        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G14      ; 280        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G15      ; 278        ; 7        ; HEX3_D[6]                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; G16      ; 277        ; 7        ; HEX3_DP                                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; G17      ; 273        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G18      ; 264        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G19      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G21      ; 226        ; 6        ; CLOCK_50                                                  ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G22      ; 225        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H1       ; 26         ; 1        ; LEDG[3]                                                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H2       ; 25         ; 1        ; BUTTON[0]                                                 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H4       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; H5       ; 0          ; 1        ; SW[1]                                                     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H6       ; 11         ; 1        ; SW[2]                                                     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H7       ; 10         ; 1        ; SW[6]                                                     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ; 344        ; 8        ; DRAM_DQ[6]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; H10      ; 343        ; 8        ; DRAM_DQ[2]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; H11      ; 323        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H12      ; 304        ; 7        ; HEX0_D[2]                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; H13      ; 303        ; 7        ; HEX0_D[3]                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; H14      ; 288        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H15      ; 287        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H16      ; 259        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H17      ; 265        ; 6        ; VGA_R[1]                                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H18      ; 257        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H19      ; 254        ; 6        ; VGA_R[0]                                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H20      ; 253        ; 6        ; VGA_R[2]                                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H21      ; 246        ; 6        ; VGA_R[3]                                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H22      ; 245        ; 6        ; VGA_G[0]                                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J1       ; 29         ; 1        ; LEDG[0]                                                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J2       ; 28         ; 1        ; LEDG[1]                                                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J3       ; 27         ; 1        ; LEDG[2]                                                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J4       ; 24         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ; 12         ; 1        ; SW[0]                                                     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J7       ; 22         ; 1        ; SW[5]                                                     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J15      ; 238        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J16      ; 243        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J17      ; 258        ; 6        ; VGA_G[1]                                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J18      ; 249        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J20      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; J21      ; 242        ; 6        ; VGA_G[3]                                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J22      ; 241        ; 6        ; VGA_B[2]                                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K1       ; 31         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; K2       ; 30         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; K3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K4       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K5       ; 32         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K6       ; 19         ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ; 23         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K8       ; 21         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K15      ; 236        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K16      ; 244        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K17      ; 247        ; 6        ; VGA_G[2]                                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K18      ; 248        ; 6        ; VGA_B[3]                                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K19      ; 237        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K20      ; 231        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K21      ; 240        ; 6        ; VGA_B[1]                                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K22      ; 239        ; 6        ; VGA_B[0]                                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L1       ; 35         ; 1        ; altera_reserved_tms                                       ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; L2       ; 34         ; 1        ; altera_reserved_tck                                       ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; L3       ; 37         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L4       ; 36         ; 1        ; altera_reserved_tdo                                       ; output ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; L5       ; 33         ; 1        ; altera_reserved_tdi                                       ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; L6       ; 42         ; 2        ; FL_ADDR[15]                                               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L7       ; 50         ; 2        ; FL_ADDR[14]                                               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L8       ; 20         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L15      ; 233        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L16      ; 232        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L17      ; 230        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L18      ; 229        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L19      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; L20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L21      ; 235        ; 6        ; VGA_HS                                                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L22      ; 234        ; 6        ; VGA_VS                                                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M1       ; 45         ; 2        ; FL_ADDR[13]                                               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M2       ; 44         ; 2        ; FL_ADDR[12]                                               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M3       ; 47         ; 2        ; FL_ADDR[11]                                               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M4       ; 46         ; 2        ; FL_ADDR[7]                                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M5       ; 51         ; 2        ; FL_ADDR[17]                                               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M6       ; 43         ; 2        ; FL_ADDR[18]                                               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M7       ; 65         ; 2        ; FL_RY                                                     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M8       ; 66         ; 2        ; FL_ADDR[6]                                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M15      ; 195        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M16      ; 222        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M17      ; 228        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M18      ; 227        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M19      ; 221        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M20      ; 220        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M21      ; 219        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M22      ; 218        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N1       ; 49         ; 2        ; FL_ADDR[10]                                               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N2       ; 48         ; 2        ; FL_ADDR[9]                                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N4       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; N5       ; 56         ; 2        ; FL_ADDR[4]                                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N6       ; 64         ; 2        ; FL_ADDR[5]                                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N7       ; 73         ; 2        ; FL_ADDR[3]                                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N8       ; 67         ; 2        ; FL_CE_N                                                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N14      ; 189        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 196        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ; 205        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N17      ; 214        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N18      ; 215        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N19      ; 213        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N20      ; 212        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N21      ; 217        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N22      ; 216        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P1       ; 53         ; 2        ; FL_ADDR[19]                                               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P2       ; 52         ; 2        ; FL_ADDR[8]                                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P3       ; 58         ; 2        ; FL_ADDR[20]                                               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P4       ; 57         ; 2        ; FL_WE_N                                                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P5       ; 63         ; 2        ; FL_ADDR[1]                                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P6       ; 79         ; 2        ; FL_ADDR[2]                                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P7       ; 74         ; 2        ; FL_ADDR[0]                                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P8       ; 86         ; 2        ; FL_DQ[1]                                                  ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P14      ; 180        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P15      ; 192        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ; 193        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P17      ; 197        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P18      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P20      ; 208        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P21      ; 211        ; 5        ; PS2_KBDAT                                                 ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P22      ; 210        ; 5        ; PS2_KBCLK                                                 ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R1       ; 55         ; 2        ; FL_RST_N                                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R2       ; 54         ; 2        ; FL_ADDR[21]                                               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R4       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; R5       ; 80         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R6       ; 83         ; 2        ; FL_OE_N                                                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R7       ; 84         ; 2        ; FL_DQ[0]                                                  ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R8       ; 87         ; 2        ; FL_DQ[2]                                                  ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R9       ; 88         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R10      ; 90         ; 3        ; GPIO0_D[22]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R11      ; 97         ; 3        ; GPIO1_D[22]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R12      ; 98         ; 3        ; GPIO1_D[23]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R13      ; 153        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R14      ; 175        ; 4        ; GPIO1_D[19]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R15      ; 176        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R16      ; 172        ; 4        ; GPIO1_CLKOUT[0]                                           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R17      ; 194        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R18      ; 203        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R19      ; 204        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R20      ; 200        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R21      ; 207        ; 5        ; PS2_MSCLK                                                 ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R22      ; 206        ; 5        ; PS2_MSDAT                                                 ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T1       ; 41         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T2       ; 40         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T3       ; 72         ; 2        ; FL_WP_N                                                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T4       ; 81         ; 2        ; FL_DQ[10]                                                 ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T5       ; 82         ; 2        ; FL_DQ[8]                                                  ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T6       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T7       ; 85         ; 2        ; FL_DQ[9]                                                  ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T8       ; 89         ; 3        ; GPIO0_D[26]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T9       ; 91         ; 3        ; GPIO1_D[27]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T10      ; 121        ; 3        ; GPIO1_D[25]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T11      ; 125        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T12      ; 148        ; 4        ; GPIO1_D[21]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T14      ; 160        ; 4        ; GPIO1_D[18]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T15      ; 161        ; 4        ; GPIO1_D[11]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T16      ; 171        ; 4        ; GPIO1_CLKOUT[1]                                           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T17      ; 181        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T18      ; 182        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T19      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T21      ; 224        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T22      ; 223        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; U1       ; 60         ; 2        ; FL_DQ[3]                                                  ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U2       ; 59         ; 2        ; FL_DQ[11]                                                 ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U4       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; U5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U6       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U7       ; 94         ; 3        ; GPIO0_D[31]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; U8       ; 95         ; 3        ; GPIO1_D[29]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; U9       ; 112        ; 3        ; GPIO1_D[26]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; U10      ; 122        ; 3        ; GPIO1_D[24]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; U11      ; 128        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U12      ; 147        ; 4        ; GPIO1_D[20]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; U13      ; 156        ; 4        ; GPIO0_D[20]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; U14      ; 174        ; 4        ; GPIO0_D[17]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; U15      ; 173        ; 4        ; GPIO1_D[10]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; U16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U18      ;            ; --       ; VCCA4                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; U19      ; 188        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U20      ; 187        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U21      ; 202        ; 5        ; UART_TXD                                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U22      ; 201        ; 5        ; UART_RXD                                                  ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V1       ; 62         ; 2        ; FL_DQ[12]                                                 ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V2       ; 61         ; 2        ; FL_DQ[4]                                                  ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V3       ; 78         ; 2        ; FL_DQ[5]                                                  ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V4       ; 77         ; 2        ; FL_DQ[13]                                                 ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V5       ; 93         ; 3        ; GPIO0_D[30]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; V6       ; 92         ; 3        ; GPIO1_D[30]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; V7       ; 105        ; 3        ; GPIO1_D[31]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; V8       ; 113        ; 3        ; GPIO0_D[27]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; V9       ; 119        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V10      ; 120        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V11      ; 129        ; 3        ; GPIO0_D[23]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; V12      ; 142        ; 4        ; GPIO0_D[21]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; V13      ; 154        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V14      ; 157        ; 4        ; GPIO0_D[16]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; V15      ; 158        ; 4        ; GPIO1_D[13]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; V16      ; 168        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V17      ;            ;          ; VCCD_PLL4                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V18      ;            ;          ; GNDA4                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V19      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; V20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V21      ; 199        ; 5        ; UART_CTS                                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V22      ; 198        ; 5        ; UART_RTS                                                  ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W1       ; 69         ; 2        ; FL_DQ[6]                                                  ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W2       ; 68         ; 2        ; FL_DQ[14]                                                 ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W4       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; W5       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; W6       ; 104        ; 3        ; GPIO0_D[29]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; W7       ; 110        ; 3        ; GPIO0_D[28]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; W8       ; 114        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W9       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; W10      ; 130        ; 3        ; GPIO0_D[25]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; W11      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; W12      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; W13      ; 143        ; 4        ; GPIO0_D[19]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; W14      ; 155        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W15      ; 159        ; 4        ; GPIO1_D[12]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; W16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; W17      ; 166        ; 4        ; GPIO1_D[9]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; W18      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; W19      ; 184        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W20      ; 183        ; 5        ; SD_WP_N                                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W21      ; 191        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W22      ; 190        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y1       ; 71         ; 2        ; FL_DQ[7]                                                  ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y2       ; 70         ; 2        ; FL_DQ[15]                                                 ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y3       ; 99         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y4       ; 96         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y6       ; 101        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y7       ; 111        ; 3        ; GPIO1_D[28]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y8       ; 117        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y10      ; 131        ; 3        ; GPIO0_D[24]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y13      ; 144        ; 4        ; GPIO0_D[18]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y14      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; Y15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y17      ; 167        ; 4        ; GPIO1_D[8]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y19      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; Y20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y21      ; 186        ; 5        ; SD_CLK                                                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y22      ; 185        ; 5        ; SD_CMD                                                    ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+----------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                                                  ;
+-------------------------------+--------------------------------------------------------------------------------------------------------------+
; Name                          ; DE0_SOPC:DE0_SOPC_inst|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|altpll_2kc2:auto_generated|pll1 ;
+-------------------------------+--------------------------------------------------------------------------------------------------------------+
; SDC pin name                  ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1                                           ;
; PLL mode                      ; Normal                                                                                                       ;
; Compensate clock              ; clock0                                                                                                       ;
; Compensated input/output pins ; --                                                                                                           ;
; Switchover type               ; --                                                                                                           ;
; Input frequency 0             ; 50.0 MHz                                                                                                     ;
; Input frequency 1             ; --                                                                                                           ;
; Nominal PFD frequency         ; 50.0 MHz                                                                                                     ;
; Nominal VCO frequency         ; 599.9 MHz                                                                                                    ;
; VCO post scale                ; 2                                                                                                            ;
; VCO frequency control         ; Auto                                                                                                         ;
; VCO phase shift step          ; 208 ps                                                                                                       ;
; VCO multiply                  ; --                                                                                                           ;
; VCO divide                    ; --                                                                                                           ;
; Freq min lock                 ; 25.0 MHz                                                                                                     ;
; Freq max lock                 ; 54.18 MHz                                                                                                    ;
; M VCO Tap                     ; 0                                                                                                            ;
; M Initial                     ; 3                                                                                                            ;
; M value                       ; 12                                                                                                           ;
; N value                       ; 1                                                                                                            ;
; Charge pump current           ; setting 1                                                                                                    ;
; Loop filter resistance        ; setting 27                                                                                                   ;
; Loop filter capacitance       ; setting 0                                                                                                    ;
; Bandwidth                     ; 680 kHz to 980 kHz                                                                                           ;
; Real time reconfigurable      ; Off                                                                                                          ;
; Scan chain MIF file           ; --                                                                                                           ;
; Preserve PLL counter order    ; Off                                                                                                          ;
; PLL location                  ; PLL_2                                                                                                        ;
; Inclk0 signal                 ; CLOCK_50                                                                                                     ;
; Inclk1 signal                 ; --                                                                                                           ;
; Inclk0 signal type            ; Dedicated Pin                                                                                                ;
; Inclk1 signal type            ; --                                                                                                           ;
+-------------------------------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+---------------------------------------------------------------------------+
; Name                                                                                                           ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift    ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                                              ;
+----------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+---------------------------------------------------------------------------+
; DE0_SOPC:DE0_SOPC_inst|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|altpll_2kc2:auto_generated|clk[0] ; clock0       ; 1    ; 1   ; 50.0 MHz         ; 0 (0 ps)       ; 3.75 (208 ps)    ; 50/50      ; C0      ; 12            ; 6/6 Even   ; --            ; 3       ; 0       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DE0_SOPC:DE0_SOPC_inst|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|altpll_2kc2:auto_generated|clk[1] ; clock1       ; 1    ; 1   ; 50.0 MHz         ; -60 (-3333 ps) ; 3.75 (208 ps)    ; 50/50      ; C2      ; 12            ; 6/6 Even   ; --            ; 1       ; 0       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1] ;
; DE0_SOPC:DE0_SOPC_inst|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|altpll_2kc2:auto_generated|clk[2] ; clock2       ; 1    ; 5   ; 10.0 MHz         ; 0 (0 ps)       ; 0.75 (208 ps)    ; 50/50      ; C1      ; 60            ; 30/30 Even ; --            ; 3       ; 0       ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ;
+----------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+---------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Output Pin Default Load For Reported TCO                                      ;
+----------------------------------+-------+------------------------------------+
; I/O Standard                     ; Load  ; Termination Resistance             ;
+----------------------------------+-------+------------------------------------+
; 3.0-V LVTTL                      ; 0 pF  ; Not Available                      ;
; 3.3-V LVTTL                      ; 0 pF  ; Not Available                      ;
; 3.0-V LVCMOS                     ; 0 pF  ; Not Available                      ;
; 3.3-V LVCMOS                     ; 0 pF  ; Not Available                      ;
; 3.0-V PCI                        ; 10 pF ; 25 Ohm (Parallel)                  ;
; 3.0-V PCI-X                      ; 10 pF ; 25 Ohm (Parallel)                  ;
; 2.5 V                            ; 0 pF  ; Not Available                      ;
; 1.8 V                            ; 0 pF  ; Not Available                      ;
; 1.5 V                            ; 0 pF  ; Not Available                      ;
; 1.2 V                            ; 0 pF  ; Not Available                      ;
; SSTL-2 Class I                   ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; Differential 2.5-V SSTL Class I  ; 0 pF  ; (See SSTL-2)                       ;
; SSTL-2 Class II                  ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; Differential 2.5-V SSTL Class II ; 0 pF  ; (See SSTL-2 Class II)              ;
; SSTL-18 Class I                  ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; Differential 1.8-V SSTL Class I  ; 0 pF  ; (See 1.8-V SSTL Class I)           ;
; SSTL-18 Class II                 ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; Differential 1.8-V SSTL Class II ; 0 pF  ; (See 1.8-V SSTL Class II)          ;
; 1.8-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; Differential 1.8-V HSTL Class I  ; 0 pF  ; (See 1.8-V HSTL Class I)           ;
; 1.8-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; Differential 1.8-V HSTL Class II ; 0 pF  ; (See 1.8-V HSTL Class II)          ;
; 1.5-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; Differential 1.5-V HSTL Class I  ; 0 pF  ; (See 1.5-V HSTL Class I)           ;
; 1.5-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; Differential 1.5-V HSTL Class II ; 0 pF  ; (See 1.5-V HSTL Class II)          ;
; 1.2-V HSTL Class I               ; 0 pF  ; Not Available                      ;
; Differential 1.2-V HSTL Class I  ; 0 pF  ; Not Available                      ;
; 1.2-V HSTL Class II              ; 0 pF  ; Not Available                      ;
; Differential 1.2-V HSTL Class II ; 0 pF  ; Not Available                      ;
; Differential LVPECL              ; 0 pF  ; 100 Ohm (Differential)             ;
; LVDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; LVDS_E_3R                        ; 0 pF  ; Not Available                      ;
; RSDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; RSDS_E_1R                        ; 0 pF  ; Not Available                      ;
; RSDS_E_3R                        ; 0 pF  ; Not Available                      ;
; mini-LVDS                        ; 0 pF  ; 100 Ohm (Differential)             ;
; mini-LVDS_E_3R                   ; 0 pF  ; Not Available                      ;
; PPDS                             ; 0 pF  ; Not Available                      ;
; PPDS_E_3R                        ; 0 pF  ; Not Available                      ;
; Bus LVDS                         ; 0 pF  ; Not Available                      ;
+----------------------------------+-------+------------------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                          ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                            ; Library Name ;
+-------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |DE0_TOP                                                                                                                            ; 4583 (1)    ; 2759 (0)                  ; 140 (140)     ; 295856      ; 49   ; 4            ; 0       ; 2         ; 251  ; 0            ; 1824 (1)     ; 537 (0)           ; 2222 (0)         ; |DE0_TOP                                                                                                                                                                                                                                                       ; work         ;
;    |DE0_SOPC:DE0_SOPC_inst|                                                                                                         ; 4477 (1)    ; 2697 (0)                  ; 0 (0)         ; 295856      ; 49   ; 4            ; 0       ; 2         ; 0    ; 0            ; 1780 (1)     ; 529 (0)           ; 2168 (0)         ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst                                                                                                                                                                                                                                ; work         ;
;       |DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|                                                                                       ; 98 (71)     ; 93 (70)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (1)        ; 43 (37)           ; 51 (33)          ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0                                                                                                                                                                                          ; work         ;
;          |DE0_SOPC_clock_0_edge_to_pulse:read_done_edge_to_pulse|                                                                   ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|DE0_SOPC_clock_0_edge_to_pulse:read_done_edge_to_pulse                                                                                                                                   ; work         ;
;          |DE0_SOPC_clock_0_edge_to_pulse:read_request_edge_to_pulse|                                                                ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|DE0_SOPC_clock_0_edge_to_pulse:read_request_edge_to_pulse                                                                                                                                ; work         ;
;          |DE0_SOPC_clock_0_edge_to_pulse:write_done_edge_to_pulse|                                                                  ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|DE0_SOPC_clock_0_edge_to_pulse:write_done_edge_to_pulse                                                                                                                                  ; work         ;
;          |DE0_SOPC_clock_0_edge_to_pulse:write_request_edge_to_pulse|                                                               ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|DE0_SOPC_clock_0_edge_to_pulse:write_request_edge_to_pulse                                                                                                                               ; work         ;
;          |DE0_SOPC_clock_0_master_FSM:master_FSM|                                                                                   ; 8 (8)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|DE0_SOPC_clock_0_master_FSM:master_FSM                                                                                                                                                   ; work         ;
;          |DE0_SOPC_clock_0_slave_FSM:slave_FSM|                                                                                     ; 9 (9)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 6 (6)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|DE0_SOPC_clock_0_slave_FSM:slave_FSM                                                                                                                                                     ; work         ;
;          |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                     ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1                                                                                                                                     ; work         ;
;          |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                     ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2                                                                                                                                     ; work         ;
;          |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                     ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3                                                                                                                                     ; work         ;
;          |altera_std_synchronizer:the_altera_std_synchronizer|                                                                      ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                      ; work         ;
;       |DE0_SOPC_clock_0_in_arbitrator:the_DE0_SOPC_clock_0_in|                                                                      ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0_in_arbitrator:the_DE0_SOPC_clock_0_in                                                                                                                                                                         ; work         ;
;       |DE0_SOPC_reset_clk_domain_synch_module:DE0_SOPC_reset_clk_domain_synch|                                                      ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_reset_clk_domain_synch_module:DE0_SOPC_reset_clk_domain_synch                                                                                                                                                         ; work         ;
;       |DE0_SOPC_reset_pll_cpu_domain_synch_module:DE0_SOPC_reset_pll_cpu_domain_synch|                                              ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_reset_pll_cpu_domain_synch_module:DE0_SOPC_reset_pll_cpu_domain_synch                                                                                                                                                 ; work         ;
;       |DE0_SOPC_reset_pll_io_domain_synch_module:DE0_SOPC_reset_pll_io_domain_synch|                                                ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_reset_pll_io_domain_synch_module:DE0_SOPC_reset_pll_io_domain_synch                                                                                                                                                   ; work         ;
;       |buttons:the_buttons|                                                                                                         ; 19 (19)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 6 (6)             ; 10 (10)          ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|buttons:the_buttons                                                                                                                                                                                                            ; work         ;
;       |buttons_s1_arbitrator:the_buttons_s1|                                                                                        ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|buttons_s1_arbitrator:the_buttons_s1                                                                                                                                                                                           ; work         ;
;       |clock_crossing_bridge:the_clock_crossing_bridge|                                                                             ; 180 (8)     ; 146 (5)                   ; 0 (0)         ; 2736        ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 34 (3)       ; 54 (0)            ; 92 (3)           ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge                                                                                                                                                                                ; work         ;
;          |clock_crossing_bridge_downstream_fifo:the_downstream_fifo|                                                                ; 66 (0)      ; 52 (0)                    ; 0 (0)         ; 688         ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (0)       ; 21 (0)            ; 32 (0)           ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo                                                                                                                      ; work         ;
;             |dcfifo:downstream_fifo|                                                                                                ; 66 (0)      ; 52 (0)                    ; 0 (0)         ; 688         ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (0)       ; 21 (0)            ; 32 (0)           ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo                                                                                               ; work         ;
;                |dcfifo_0uf1:auto_generated|                                                                                         ; 66 (21)     ; 52 (14)                   ; 0 (0)         ; 688         ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (6)       ; 21 (9)            ; 32 (2)           ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated                                                                    ; work         ;
;                   |a_graycounter_bic:wrptr_gp|                                                                                      ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|a_graycounter_bic:wrptr_gp                                         ; work         ;
;                   |a_graycounter_cic:wrptr_g1p|                                                                                     ; 8 (8)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 6 (6)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|a_graycounter_cic:wrptr_g1p                                        ; work         ;
;                   |a_graycounter_g47:rdptr_g1p|                                                                                     ; 9 (9)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 6 (6)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|a_graycounter_g47:rdptr_g1p                                        ; work         ;
;                   |alt_synch_pipe_ekd:rs_dgwp|                                                                                      ; 10 (0)      ; 10 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 6 (0)             ; 4 (0)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_ekd:rs_dgwp                                         ; work         ;
;                      |dffpipe_dd9:dffpipe6|                                                                                         ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 6 (6)             ; 4 (4)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe6                    ; work         ;
;                   |alt_synch_pipe_fkd:ws_dgrp|                                                                                      ; 10 (0)      ; 10 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 6 (0)             ; 4 (0)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_fkd:ws_dgrp                                         ; work         ;
;                      |dffpipe_fd9:dffpipe9|                                                                                         ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 6 (6)             ; 4 (4)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_fd9:dffpipe9                    ; work         ;
;                   |altsyncram_7i31:fifo_ram|                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 688         ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram                                           ; work         ;
;                   |mux_a18:rdemp_eq_comp_lsb_mux|                                                                                   ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|mux_a18:rdemp_eq_comp_lsb_mux                                      ; work         ;
;                   |mux_a18:rdemp_eq_comp_msb_mux|                                                                                   ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|mux_a18:rdemp_eq_comp_msb_mux                                      ; work         ;
;                   |mux_a18:wrfull_eq_comp_lsb_mux|                                                                                  ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|mux_a18:wrfull_eq_comp_lsb_mux                                     ; work         ;
;                   |mux_a18:wrfull_eq_comp_msb_mux|                                                                                  ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|mux_a18:wrfull_eq_comp_msb_mux                                     ; work         ;
;          |clock_crossing_bridge_upstream_fifo:the_upstream_fifo|                                                                    ; 108 (0)     ; 89 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (0)       ; 33 (0)            ; 57 (0)           ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo                                                                                                                          ; work         ;
;             |dcfifo:upstream_fifo|                                                                                                  ; 108 (0)     ; 89 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (0)       ; 33 (0)            ; 57 (0)           ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo                                                                                                     ; work         ;
;                |dcfifo_u1g1:auto_generated|                                                                                         ; 108 (36)    ; 89 (25)                   ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (10)      ; 33 (16)           ; 57 (2)           ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated                                                                          ; work         ;
;                   |a_gray2bin_jfb:wrptr_g_gray2bin|                                                                                 ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_gray2bin_jfb:wrptr_g_gray2bin                                          ; work         ;
;                   |a_gray2bin_jfb:ws_dgrp_gray2bin|                                                                                 ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_gray2bin_jfb:ws_dgrp_gray2bin                                          ; work         ;
;                   |a_graycounter_dic:wrptr_gp|                                                                                      ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_graycounter_dic:wrptr_gp                                               ; work         ;
;                   |a_graycounter_eic:wrptr_g1p|                                                                                     ; 10 (10)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 8 (8)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_graycounter_eic:wrptr_g1p                                              ; work         ;
;                   |a_graycounter_i47:rdptr_g1p|                                                                                     ; 11 (11)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 8 (8)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_graycounter_i47:rdptr_g1p                                              ; work         ;
;                   |alt_synch_pipe_gkd:rs_dgwp|                                                                                      ; 14 (0)      ; 14 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (0)             ; 5 (0)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp                                               ; work         ;
;                      |dffpipe_kd9:dffpipe6|                                                                                         ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (9)             ; 5 (5)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_kd9:dffpipe6                          ; work         ;
;                   |alt_synch_pipe_hkd:ws_dgrp|                                                                                      ; 14 (0)      ; 14 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (0)             ; 6 (0)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp                                               ; work         ;
;                      |dffpipe_ld9:dffpipe10|                                                                                        ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 6 (6)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_ld9:dffpipe10                         ; work         ;
;                   |altsyncram_di31:fifo_ram|                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|altsyncram_di31:fifo_ram                                                 ; work         ;
;                   |cmpr_156:wrfull_eq_comp_lsb|                                                                                     ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|cmpr_156:wrfull_eq_comp_lsb                                              ; work         ;
;                   |dffpipe_ed9:ws_brp|                                                                                              ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|dffpipe_ed9:ws_brp                                                       ; work         ;
;                   |dffpipe_ed9:ws_bwp|                                                                                              ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|dffpipe_ed9:ws_bwp                                                       ; work         ;
;                   |mux_a18:rdemp_eq_comp_lsb_mux|                                                                                   ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|mux_a18:rdemp_eq_comp_lsb_mux                                            ; work         ;
;                   |mux_a18:rdemp_eq_comp_msb_mux|                                                                                   ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|mux_a18:rdemp_eq_comp_msb_mux                                            ; work         ;
;                   |mux_a18:wrfull_eq_comp_lsb_mux|                                                                                  ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|mux_a18:wrfull_eq_comp_lsb_mux                                           ; work         ;
;                   |mux_a18:wrfull_eq_comp_msb_mux|                                                                                  ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|mux_a18:wrfull_eq_comp_msb_mux                                           ; work         ;
;       |clock_crossing_bridge_m1_arbitrator:the_clock_crossing_bridge_m1|                                                            ; 130 (130)   ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 89 (89)      ; 0 (0)             ; 41 (41)          ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge_m1_arbitrator:the_clock_crossing_bridge_m1                                                                                                                                                               ; work         ;
;       |clock_crossing_bridge_s1_arbitrator:the_clock_crossing_bridge_s1|                                                            ; 157 (9)     ; 72 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 85 (9)       ; 0 (0)             ; 72 (0)           ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge_s1_arbitrator:the_clock_crossing_bridge_s1                                                                                                                                                               ; work         ;
;          |rdv_fifo_for_cpu_data_master_to_clock_crossing_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_bridge_s1| ; 148 (148)   ; 72 (72)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 76 (76)      ; 0 (0)             ; 72 (72)          ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge_s1_arbitrator:the_clock_crossing_bridge_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_bridge_s1                                      ; work         ;
;       |cpu:the_cpu|                                                                                                                 ; 2480 (2222) ; 1585 (1399)               ; 0 (0)         ; 46336       ; 12   ; 4            ; 0       ; 2         ; 0    ; 0            ; 895 (822)    ; 301 (260)         ; 1284 (1138)      ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu                                                                                                                                                                                                                    ; work         ;
;          |cpu_bht_module:cpu_bht|                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_bht_module:cpu_bht                                                                                                                                                                                             ; work         ;
;             |altsyncram:the_altsyncram|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                   ; work         ;
;                |altsyncram_2of1:auto_generated|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_2of1:auto_generated                                                                                                                                    ; work         ;
;          |cpu_dc_data_module:cpu_dc_data|                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data                                                                                                                                                                                     ; work         ;
;             |altsyncram:the_altsyncram|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                           ; work         ;
;                |altsyncram_bcf1:auto_generated|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram|altsyncram_bcf1:auto_generated                                                                                                                            ; work         ;
;          |cpu_dc_tag_module:cpu_dc_tag|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1088        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag                                                                                                                                                                                       ; work         ;
;             |altsyncram:the_altsyncram|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1088        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                             ; work         ;
;                |altsyncram_ucf1:auto_generated|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1088        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_ucf1:auto_generated                                                                                                                              ; work         ;
;          |cpu_dc_victim_module:cpu_dc_victim|                                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim                                                                                                                                                                                 ; work         ;
;             |altsyncram:the_altsyncram|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                       ; work         ;
;                |altsyncram_i2d1:auto_generated|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_i2d1:auto_generated                                                                                                                        ; work         ;
;          |cpu_ic_data_module:cpu_ic_data|                                                                                           ; 2 (0)       ; 1 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data                                                                                                                                                                                     ; work         ;
;             |altsyncram:the_altsyncram|                                                                                             ; 2 (0)       ; 1 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                           ; work         ;
;                |altsyncram_lcd1:auto_generated|                                                                                     ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_lcd1:auto_generated                                                                                                                            ; work         ;
;          |cpu_ic_tag_module:cpu_ic_tag|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1472        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag                                                                                                                                                                                       ; work         ;
;             |altsyncram:the_altsyncram|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1472        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                             ; work         ;
;                |altsyncram_71g1:auto_generated|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1472        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_71g1:auto_generated                                                                                                                              ; work         ;
;          |cpu_mult_cell:the_cpu_mult_cell|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell                                                                                                                                                                                    ; work         ;
;             |altmult_add:the_altmult_add_part_1|                                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1                                                                                                                                                 ; work         ;
;                |mult_add_dfr2:auto_generated|                                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated                                                                                                                    ; work         ;
;                   |ded_mult_br81:ded_mult1|                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1                                                                                            ; work         ;
;             |altmult_add:the_altmult_add_part_2|                                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2                                                                                                                                                 ; work         ;
;                |mult_add_ffr2:auto_generated|                                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated                                                                                                                    ; work         ;
;                   |ded_mult_br81:ded_mult1|                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1                                                                                            ; work         ;
;          |cpu_nios2_oci:the_cpu_nios2_oci|                                                                                          ; 248 (5)     ; 185 (0)                   ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 61 (5)       ; 41 (0)            ; 146 (0)          ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci                                                                                                                                                                                    ; work         ;
;             |cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|                                                       ; 136 (0)     ; 96 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 40 (0)       ; 41 (0)            ; 55 (0)           ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper                                                                                                                    ; work         ;
;                |cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|                                                      ; 49 (45)     ; 49 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 38 (36)           ; 11 (9)           ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk                                                      ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2 ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; work         ;
;                |cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|                                                            ; 85 (81)     ; 47 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 38 (38)      ; 3 (1)             ; 44 (44)          ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck                                                            ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer        ; work         ;
;                |sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|                                                                   ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy                                                                   ; work         ;
;             |cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|                                                                         ; 15 (15)     ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 8 (8)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg                                                                                                                                      ; work         ;
;             |cpu_nios2_oci_break:the_cpu_nios2_oci_break|                                                                           ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (32)          ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break                                                                                                                                        ; work         ;
;             |cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|                                                                           ; 9 (9)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug                                                                                                                                        ; work         ;
;             |cpu_nios2_ocimem:the_cpu_nios2_ocimem|                                                                                 ; 54 (54)     ; 44 (44)                   ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 45 (45)          ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem                                                                                                                                              ; work         ;
;                |cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component                                                                   ; work         ;
;                   |altsyncram:the_altsyncram|                                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram                                         ; work         ;
;                      |altsyncram_6472:auto_generated|                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6472:auto_generated          ; work         ;
;          |cpu_register_bank_a_module:cpu_register_bank_a|                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a                                                                                                                                                                     ; work         ;
;             |altsyncram:the_altsyncram|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                           ; work         ;
;                |altsyncram_26f1:auto_generated|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_26f1:auto_generated                                                                                                            ; work         ;
;          |cpu_register_bank_b_module:cpu_register_bank_b|                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b                                                                                                                                                                     ; work         ;
;             |altsyncram:the_altsyncram|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                           ; work         ;
;                |altsyncram_36f1:auto_generated|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_36f1:auto_generated                                                                                                            ; work         ;
;          |cpu_test_bench:the_cpu_test_bench|                                                                                        ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench                                                                                                                                                                                  ; work         ;
;       |cpu_data_master_arbitrator:the_cpu_data_master|                                                                              ; 239 (231)   ; 29 (21)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 150 (150)    ; 5 (0)             ; 84 (81)          ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master                                                                                                                                                                                 ; work         ;
;          |buttons_s1_irq_from_sa_clock_crossing_cpu_data_master_module:buttons_s1_irq_from_sa_clock_crossing_cpu_data_master|       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|buttons_s1_irq_from_sa_clock_crossing_cpu_data_master_module:buttons_s1_irq_from_sa_clock_crossing_cpu_data_master                                                              ; work         ;
;          |switches_s1_irq_from_sa_clock_crossing_cpu_data_master_module:switches_s1_irq_from_sa_clock_crossing_cpu_data_master|     ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|switches_s1_irq_from_sa_clock_crossing_cpu_data_master_module:switches_s1_irq_from_sa_clock_crossing_cpu_data_master                                                            ; work         ;
;          |timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module:timer_s1_irq_from_sa_clock_crossing_cpu_data_master|           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module:timer_s1_irq_from_sa_clock_crossing_cpu_data_master                                                                  ; work         ;
;          |uart_s1_irq_from_sa_clock_crossing_cpu_data_master_module:uart_s1_irq_from_sa_clock_crossing_cpu_data_master|             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|uart_s1_irq_from_sa_clock_crossing_cpu_data_master_module:uart_s1_irq_from_sa_clock_crossing_cpu_data_master                                                                    ; work         ;
;       |cpu_instruction_master_arbitrator:the_cpu_instruction_master|                                                                ; 119 (119)   ; 21 (21)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 64 (64)      ; 0 (0)             ; 55 (55)          ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master                                                                                                                                                                   ; work         ;
;       |cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|                                                                  ; 33 (33)     ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (27)      ; 0 (0)             ; 6 (6)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module                                                                                                                                                                     ; work         ;
;       |jtag_uart:the_jtag_uart|                                                                                                     ; 148 (35)    ; 99 (13)                   ; 0 (0)         ; 1024        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 49 (22)      ; 13 (0)            ; 86 (12)          ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart                                                                                                                                                                                                        ; work         ;
;          |alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|                                                                            ; 64 (64)     ; 46 (46)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (17)      ; 13 (13)           ; 34 (34)          ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic                                                                                                                                                          ; work         ;
;          |jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|                                                                                ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r                                                                                                                                                              ; work         ;
;             |scfifo:rfifo|                                                                                                          ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                 ; work         ;
;                |scfifo_aq21:auto_generated|                                                                                         ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated                                                                                                                      ; work         ;
;                   |a_dpfifo_h031:dpfifo|                                                                                            ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo                                                                                                 ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                      ; 13 (7)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 8 (2)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state                                                                         ; work         ;
;                         |cntr_4n7:count_usedw|                                                                                      ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw                                                    ; work         ;
;                      |cntr_omb:rd_ptr_count|                                                                                        ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:rd_ptr_count                                                                           ; work         ;
;                      |cntr_omb:wr_ptr|                                                                                              ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:wr_ptr                                                                                 ; work         ;
;                      |dpram_ek21:FIFOram|                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram                                                                              ; work         ;
;                         |altsyncram_i0m1:altsyncram1|                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1                                                  ; work         ;
;          |jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|                                                                                ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w                                                                                                                                                              ; work         ;
;             |scfifo:wfifo|                                                                                                          ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                 ; work         ;
;                |scfifo_aq21:auto_generated|                                                                                         ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated                                                                                                                      ; work         ;
;                   |a_dpfifo_h031:dpfifo|                                                                                            ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo                                                                                                 ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                      ; 13 (7)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 8 (2)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state                                                                         ; work         ;
;                         |cntr_4n7:count_usedw|                                                                                      ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw                                                    ; work         ;
;                      |cntr_omb:rd_ptr_count|                                                                                        ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:rd_ptr_count                                                                           ; work         ;
;                      |cntr_omb:wr_ptr|                                                                                              ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:wr_ptr                                                                                 ; work         ;
;                      |dpram_ek21:FIFOram|                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram                                                                              ; work         ;
;                         |altsyncram_i0m1:altsyncram1|                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1                                                  ; work         ;
;       |jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave|                                                      ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave                                                                                                                                                         ; work         ;
;       |lcd:the_lcd|                                                                                                                 ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|lcd:the_lcd                                                                                                                                                                                                                    ; work         ;
;       |lcd_control_slave_arbitrator:the_lcd_control_slave|                                                                          ; 12 (12)     ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 4 (4)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|lcd_control_slave_arbitrator:the_lcd_control_slave                                                                                                                                                                             ; work         ;
;       |lcd_light:the_lcd_light|                                                                                                     ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|lcd_light:the_lcd_light                                                                                                                                                                                                        ; work         ;
;       |lcd_light_s1_arbitrator:the_lcd_light_s1|                                                                                    ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|lcd_light_s1_arbitrator:the_lcd_light_s1                                                                                                                                                                                       ; work         ;
;       |leds:the_leds|                                                                                                               ; 12 (12)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 10 (10)          ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|leds:the_leds                                                                                                                                                                                                                  ; work         ;
;       |leds_s1_arbitrator:the_leds_s1|                                                                                              ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|leds_s1_arbitrator:the_leds_s1                                                                                                                                                                                                 ; work         ;
;       |onchip_mem:the_onchip_mem|                                                                                                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 245760      ; 32   ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|onchip_mem:the_onchip_mem                                                                                                                                                                                                      ; work         ;
;          |altsyncram:the_altsyncram|                                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 245760      ; 32   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram                                                                                                                                                                            ; work         ;
;             |altsyncram_smb1:auto_generated|                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 245760      ; 32   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram|altsyncram_smb1:auto_generated                                                                                                                                             ; work         ;
;       |onchip_mem_s1_arbitrator:the_onchip_mem_s1|                                                                                  ; 36 (36)     ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 29 (29)      ; 0 (0)             ; 7 (7)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1                                                                                                                                                                                     ; work         ;
;       |pll:the_pll|                                                                                                                 ; 42 (42)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 15 (15)           ; 26 (26)          ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|pll:the_pll                                                                                                                                                                                                                    ; work         ;
;          |altpllpll:the_pll|                                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|pll:the_pll|altpllpll:the_pll                                                                                                                                                                                                  ; work         ;
;             |altpll:altpll_component|                                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|pll:the_pll|altpllpll:the_pll|altpll:altpll_component                                                                                                                                                                          ; work         ;
;                |altpll_2kc2:auto_generated|                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|altpll_2kc2:auto_generated                                                                                                                                               ; work         ;
;       |pll_s1_arbitrator:the_pll_s1|                                                                                                ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|pll_s1_arbitrator:the_pll_s1                                                                                                                                                                                                   ; work         ;
;       |sd_clk:the_sd_clk|                                                                                                           ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|sd_clk:the_sd_clk                                                                                                                                                                                                              ; work         ;
;       |sd_clk_s1_arbitrator:the_sd_clk_s1|                                                                                          ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|sd_clk_s1_arbitrator:the_sd_clk_s1                                                                                                                                                                                             ; work         ;
;       |sd_cmd:the_sd_cmd|                                                                                                           ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|sd_cmd:the_sd_cmd                                                                                                                                                                                                              ; work         ;
;       |sd_cmd_s1_arbitrator:the_sd_cmd_s1|                                                                                          ; 14 (14)     ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 1 (1)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|sd_cmd_s1_arbitrator:the_sd_cmd_s1                                                                                                                                                                                             ; work         ;
;       |sd_dat:the_sd_dat|                                                                                                           ; 4 (4)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|sd_dat:the_sd_dat                                                                                                                                                                                                              ; work         ;
;       |sd_dat_s1_arbitrator:the_sd_dat_s1|                                                                                          ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|sd_dat_s1_arbitrator:the_sd_dat_s1                                                                                                                                                                                             ; work         ;
;       |sd_wp_n:the_sd_wp_n|                                                                                                         ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|sd_wp_n:the_sd_wp_n                                                                                                                                                                                                            ; work         ;
;       |sd_wp_n_s1_arbitrator:the_sd_wp_n_s1|                                                                                        ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|sd_wp_n_s1_arbitrator:the_sd_wp_n_s1                                                                                                                                                                                           ; work         ;
;       |sdram:the_sdram|                                                                                                             ; 332 (222)   ; 204 (118)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 127 (121)    ; 37 (3)            ; 168 (92)         ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram                                                                                                                                                                                                                ; work         ;
;          |sdram_input_efifo_module:the_sdram_input_efifo_module|                                                                    ; 118 (118)   ; 86 (86)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 34 (34)           ; 78 (78)          ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module                                                                                                                                                          ; work         ;
;       |sdram_s1_arbitrator:the_sdram_s1|                                                                                            ; 111 (59)    ; 42 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 45 (23)      ; 1 (0)             ; 65 (36)          ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|sdram_s1_arbitrator:the_sdram_s1                                                                                                                                                                                               ; work         ;
;          |rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1|                                 ; 34 (34)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 1 (1)             ; 18 (18)          ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1                                                                                                      ; work         ;
;          |rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_s1|                   ; 26 (26)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 19 (19)          ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_s1                                                                                        ; work         ;
;       |seg7:the_seg7|                                                                                                               ; 33 (33)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 32 (32)          ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|seg7:the_seg7                                                                                                                                                                                                                  ; work         ;
;       |seg7_s1_arbitrator:the_seg7_s1|                                                                                              ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|seg7_s1_arbitrator:the_seg7_s1                                                                                                                                                                                                 ; work         ;
;       |switches:the_switches|                                                                                                       ; 59 (59)     ; 50 (50)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 20 (20)           ; 31 (31)          ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|switches:the_switches                                                                                                                                                                                                          ; work         ;
;       |switches_s1_arbitrator:the_switches_s1|                                                                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|switches_s1_arbitrator:the_switches_s1                                                                                                                                                                                         ; work         ;
;       |sysid_control_slave_arbitrator:the_sysid_control_slave|                                                                      ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|sysid_control_slave_arbitrator:the_sysid_control_slave                                                                                                                                                                         ; work         ;
;       |timer:the_timer|                                                                                                             ; 142 (142)   ; 120 (120)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (21)      ; 20 (20)           ; 101 (101)        ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|timer:the_timer                                                                                                                                                                                                                ; work         ;
;       |timer_s1_arbitrator:the_timer_s1|                                                                                            ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|timer_s1_arbitrator:the_timer_s1                                                                                                                                                                                               ; work         ;
;       |tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|                                                    ; 79 (79)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 57 (57)      ; 0 (0)             ; 22 (22)          ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave                                                                                                                                                       ; work         ;
;       |uart:the_uart|                                                                                                               ; 132 (0)     ; 96 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 36 (0)       ; 12 (0)            ; 84 (0)           ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|uart:the_uart                                                                                                                                                                                                                  ; work         ;
;          |uart_regs:the_uart_regs|                                                                                                  ; 57 (57)     ; 37 (37)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 9 (9)             ; 36 (36)          ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|uart:the_uart|uart_regs:the_uart_regs                                                                                                                                                                                          ; work         ;
;          |uart_rx:the_uart_rx|                                                                                                      ; 50 (48)     ; 35 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 3 (1)             ; 32 (32)          ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|uart:the_uart|uart_rx:the_uart_rx                                                                                                                                                                                              ; work         ;
;             |altera_std_synchronizer:the_altera_std_synchronizer|                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|uart:the_uart|uart_rx:the_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                          ; work         ;
;          |uart_tx:the_uart_tx|                                                                                                      ; 33 (33)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 24 (24)          ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|uart:the_uart|uart_tx:the_uart_tx                                                                                                                                                                                              ; work         ;
;       |uart_s1_arbitrator:the_uart_s1|                                                                                              ; 4 (4)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 1 (1)            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|uart_s1_arbitrator:the_uart_s1                                                                                                                                                                                                 ; work         ;
;    |sld_hub:sld_hub_inst|                                                                                                           ; 106 (68)    ; 62 (34)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 43 (31)      ; 8 (8)             ; 55 (29)          ; |DE0_TOP|sld_hub:sld_hub_inst                                                                                                                                                                                                                                  ; work         ;
;       |sld_rom_sr:hub_info_reg|                                                                                                     ; 21 (21)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 9 (9)            ; |DE0_TOP|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                          ; work         ;
;       |sld_shadow_jsm:shadow_jsm|                                                                                                   ; 19 (19)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 19 (19)          ; |DE0_TOP|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                        ; work         ;
+-------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                             ;
+-----------------+----------+---------------+---------------+-----------------------+-----+------+
; Name            ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+-----------------+----------+---------------+---------------+-----------------------+-----+------+
; CLOCK_50_2      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; UART_RTS        ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; FL_RY           ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0_CLKIN[0]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0_CLKIN[1]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1_CLKIN[0]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1_CLKIN[1]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; CLOCK_50        ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; SW[9]           ; Input    ; 6             ; --            ; --                    ; --  ; --   ;
; SW[7]           ; Input    ; --            ; 6             ; --                    ; --  ; --   ;
; SW[8]           ; Input    ; 6             ; --            ; --                    ; --  ; --   ;
; SW[6]           ; Input    ; 6             ; --            ; --                    ; --  ; --   ;
; SW[5]           ; Input    ; 6             ; --            ; --                    ; --  ; --   ;
; SW[4]           ; Input    ; 6             ; --            ; --                    ; --  ; --   ;
; SW[3]           ; Input    ; --            ; 6             ; --                    ; --  ; --   ;
; SW[2]           ; Input    ; --            ; 6             ; --                    ; --  ; --   ;
; BUTTON[2]       ; Input    ; 6             ; --            ; --                    ; --  ; --   ;
; SW[1]           ; Input    ; 6             ; --            ; --                    ; --  ; --   ;
; BUTTON[1]       ; Input    ; 6             ; --            ; --                    ; --  ; --   ;
; BUTTON[0]       ; Input    ; --            ; 6             ; --                    ; --  ; --   ;
; SW[0]           ; Input    ; 6             ; --            ; --                    ; --  ; --   ;
; SD_WP_N         ; Input    ; --            ; 6             ; --                    ; --  ; --   ;
; UART_RXD        ; Input    ; --            ; 6             ; --                    ; --  ; --   ;
; HEX0_D[0]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX0_D[1]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX0_D[2]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX0_D[3]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX0_D[4]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX0_D[5]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX0_D[6]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX0_DP         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX1_D[0]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX1_D[1]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX1_D[2]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX1_D[3]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX1_D[4]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX1_D[5]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX1_D[6]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX1_DP         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX2_D[0]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX2_D[1]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX2_D[2]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX2_D[3]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX2_D[4]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX2_D[5]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX2_D[6]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX2_DP         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX3_D[0]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX3_D[1]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX3_D[2]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX3_D[3]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX3_D[4]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX3_D[5]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX3_D[6]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX3_DP         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDG[0]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDG[1]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDG[2]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDG[3]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDG[4]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDG[5]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDG[6]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDG[7]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDG[8]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDG[9]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; UART_TXD        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; UART_CTS        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[0]    ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; DRAM_ADDR[1]    ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; DRAM_ADDR[2]    ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; DRAM_ADDR[3]    ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; DRAM_ADDR[4]    ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; DRAM_ADDR[5]    ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; DRAM_ADDR[6]    ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; DRAM_ADDR[7]    ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; DRAM_ADDR[8]    ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; DRAM_ADDR[9]    ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; DRAM_ADDR[10]   ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; DRAM_ADDR[11]   ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; DRAM_ADDR[12]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_LDQM       ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; DRAM_UDQM       ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; DRAM_WE_N       ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; DRAM_CAS_N      ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; DRAM_RAS_N      ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; DRAM_CS_N       ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; DRAM_BA_0       ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; DRAM_BA_1       ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; DRAM_CLK        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_CKE        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; FL_ADDR[0]      ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; FL_ADDR[1]      ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; FL_ADDR[2]      ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; FL_ADDR[3]      ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; FL_ADDR[4]      ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; FL_ADDR[5]      ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; FL_ADDR[6]      ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; FL_ADDR[7]      ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; FL_ADDR[8]      ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; FL_ADDR[9]      ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; FL_ADDR[10]     ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; FL_ADDR[11]     ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; FL_ADDR[12]     ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; FL_ADDR[13]     ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; FL_ADDR[14]     ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; FL_ADDR[15]     ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; FL_ADDR[16]     ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; FL_ADDR[17]     ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; FL_ADDR[18]     ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; FL_ADDR[19]     ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; FL_ADDR[20]     ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; FL_ADDR[21]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; FL_WE_N         ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; FL_RST_N        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; FL_OE_N         ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; FL_CE_N         ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; FL_WP_N         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; FL_BYTE_N       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LCD_BLON        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LCD_RW          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LCD_EN          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LCD_RS          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SD_CLK          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_HS          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_VS          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_R[0]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_R[1]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_R[2]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_R[3]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_G[0]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_G[1]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_G[2]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_G[3]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_B[0]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_B[1]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_B[2]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_B[3]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0_CLKOUT[0] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0_CLKOUT[1] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1_CLKOUT[0] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1_CLKOUT[1] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PS2_KBDAT       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; PS2_KBCLK       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; PS2_MSDAT       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; PS2_MSCLK       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0_D[0]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0_D[1]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0_D[2]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0_D[3]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0_D[4]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0_D[5]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0_D[6]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0_D[7]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0_D[8]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0_D[9]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0_D[10]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0_D[11]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0_D[12]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0_D[13]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0_D[14]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0_D[15]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0_D[16]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0_D[17]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0_D[18]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0_D[19]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0_D[20]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0_D[21]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0_D[22]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0_D[23]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0_D[24]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0_D[25]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0_D[26]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0_D[27]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0_D[28]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0_D[29]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0_D[30]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0_D[31]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1_D[0]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1_D[1]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1_D[2]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1_D[3]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1_D[4]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1_D[5]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1_D[6]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1_D[7]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1_D[8]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1_D[9]      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1_D[10]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1_D[11]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1_D[12]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1_D[13]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1_D[14]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1_D[15]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1_D[16]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1_D[17]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1_D[18]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1_D[19]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1_D[20]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1_D[21]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1_D[22]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1_D[23]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1_D[24]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1_D[25]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1_D[26]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1_D[27]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1_D[28]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1_D[29]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1_D[30]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1_D[31]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[0]      ; Bidir    ; --            ; --            ; 0                     ; 0   ; 0    ;
; DRAM_DQ[1]      ; Bidir    ; --            ; --            ; 0                     ; 0   ; 0    ;
; DRAM_DQ[2]      ; Bidir    ; --            ; --            ; 0                     ; 0   ; 0    ;
; DRAM_DQ[3]      ; Bidir    ; --            ; --            ; 0                     ; 0   ; 0    ;
; DRAM_DQ[4]      ; Bidir    ; --            ; --            ; 0                     ; 0   ; 0    ;
; DRAM_DQ[5]      ; Bidir    ; --            ; --            ; 0                     ; 0   ; 0    ;
; DRAM_DQ[6]      ; Bidir    ; --            ; --            ; 0                     ; 0   ; 0    ;
; DRAM_DQ[7]      ; Bidir    ; --            ; --            ; 0                     ; 0   ; 0    ;
; DRAM_DQ[8]      ; Bidir    ; --            ; --            ; 0                     ; 0   ; 0    ;
; DRAM_DQ[9]      ; Bidir    ; --            ; --            ; 0                     ; 0   ; 0    ;
; DRAM_DQ[10]     ; Bidir    ; --            ; --            ; 0                     ; 0   ; 0    ;
; DRAM_DQ[11]     ; Bidir    ; --            ; --            ; 0                     ; 0   ; 0    ;
; DRAM_DQ[12]     ; Bidir    ; --            ; --            ; 0                     ; 0   ; 0    ;
; DRAM_DQ[13]     ; Bidir    ; --            ; --            ; 0                     ; 0   ; 0    ;
; DRAM_DQ[14]     ; Bidir    ; --            ; --            ; 0                     ; 0   ; 0    ;
; DRAM_DQ[15]     ; Bidir    ; --            ; --            ; 0                     ; 0   ; 0    ;
; FL_DQ[0]        ; Bidir    ; --            ; --            ; 0                     ; 0   ; 0    ;
; FL_DQ[1]        ; Bidir    ; --            ; --            ; 0                     ; 0   ; 0    ;
; FL_DQ[2]        ; Bidir    ; --            ; --            ; 0                     ; 0   ; 0    ;
; FL_DQ[3]        ; Bidir    ; --            ; --            ; 0                     ; 0   ; 0    ;
; FL_DQ[4]        ; Bidir    ; --            ; --            ; 0                     ; 0   ; 0    ;
; FL_DQ[5]        ; Bidir    ; --            ; --            ; 0                     ; 0   ; 0    ;
; FL_DQ[6]        ; Bidir    ; --            ; --            ; 0                     ; 0   ; 0    ;
; FL_DQ[7]        ; Bidir    ; --            ; --            ; 0                     ; 0   ; 0    ;
; FL_DQ[8]        ; Bidir    ; --            ; --            ; 0                     ; 0   ; 0    ;
; FL_DQ[9]        ; Bidir    ; --            ; --            ; 0                     ; 0   ; 0    ;
; FL_DQ[10]       ; Bidir    ; --            ; --            ; 0                     ; 0   ; 0    ;
; FL_DQ[11]       ; Bidir    ; --            ; --            ; 0                     ; 0   ; 0    ;
; FL_DQ[12]       ; Bidir    ; --            ; --            ; 0                     ; 0   ; 0    ;
; FL_DQ[13]       ; Bidir    ; --            ; --            ; 0                     ; 0   ; 0    ;
; FL_DQ[14]       ; Bidir    ; --            ; --            ; 0                     ; 0   ; 0    ;
; FL_DQ[15]       ; Bidir    ; --            ; --            ; 0                     ; 0   ; 0    ;
; LCD_DATA[0]     ; Bidir    ; --            ; 6             ; --                    ; --  ; --   ;
; LCD_DATA[1]     ; Bidir    ; --            ; 6             ; --                    ; --  ; --   ;
; LCD_DATA[2]     ; Bidir    ; 6             ; --            ; --                    ; --  ; --   ;
; LCD_DATA[3]     ; Bidir    ; 6             ; --            ; --                    ; --  ; --   ;
; LCD_DATA[4]     ; Bidir    ; --            ; 6             ; --                    ; --  ; --   ;
; LCD_DATA[5]     ; Bidir    ; --            ; 6             ; --                    ; --  ; --   ;
; LCD_DATA[6]     ; Bidir    ; --            ; 6             ; --                    ; --  ; --   ;
; LCD_DATA[7]     ; Bidir    ; 6             ; --            ; --                    ; --  ; --   ;
; SD_DAT          ; Bidir    ; --            ; 6             ; --                    ; --  ; --   ;
; SD_CMD          ; Bidir    ; 6             ; --            ; --                    ; --  ; --   ;
+-----------------+----------+---------------+---------------+-----------------------+-----+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                     ; Pad To Core Index ; Setting ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; CLOCK_50_2                                                                                                                              ;                   ;         ;
; UART_RTS                                                                                                                                ;                   ;         ;
; FL_RY                                                                                                                                   ;                   ;         ;
; GPIO0_CLKIN[0]                                                                                                                          ;                   ;         ;
; GPIO0_CLKIN[1]                                                                                                                          ;                   ;         ;
; GPIO1_CLKIN[0]                                                                                                                          ;                   ;         ;
; GPIO1_CLKIN[1]                                                                                                                          ;                   ;         ;
; CLOCK_50                                                                                                                                ;                   ;         ;
; SW[9]                                                                                                                                   ;                   ;         ;
;      - DE0_SOPC:DE0_SOPC_inst|switches:the_switches|d1_data_in[9]                                                                       ; 0                 ; 6       ;
;      - DE0_SOPC:DE0_SOPC_inst|switches:the_switches|read_mux_out[9]                                                                     ; 0                 ; 6       ;
; SW[7]                                                                                                                                   ;                   ;         ;
;      - DE0_SOPC:DE0_SOPC_inst|switches:the_switches|d1_data_in[7]                                                                       ; 1                 ; 6       ;
;      - DE0_SOPC:DE0_SOPC_inst|switches:the_switches|read_mux_out[7]                                                                     ; 1                 ; 6       ;
; SW[8]                                                                                                                                   ;                   ;         ;
;      - DE0_SOPC:DE0_SOPC_inst|switches:the_switches|read_mux_out[8]                                                                     ; 0                 ; 6       ;
;      - DE0_SOPC:DE0_SOPC_inst|switches:the_switches|d1_data_in[8]~feeder                                                                ; 0                 ; 6       ;
; SW[6]                                                                                                                                   ;                   ;         ;
;      - DE0_SOPC:DE0_SOPC_inst|switches:the_switches|read_mux_out[6]                                                                     ; 0                 ; 6       ;
;      - DE0_SOPC:DE0_SOPC_inst|switches:the_switches|d1_data_in[6]~feeder                                                                ; 0                 ; 6       ;
; SW[5]                                                                                                                                   ;                   ;         ;
;      - DE0_SOPC:DE0_SOPC_inst|switches:the_switches|d1_data_in[5]                                                                       ; 0                 ; 6       ;
;      - DE0_SOPC:DE0_SOPC_inst|switches:the_switches|read_mux_out[5]                                                                     ; 0                 ; 6       ;
; SW[4]                                                                                                                                   ;                   ;         ;
;      - DE0_SOPC:DE0_SOPC_inst|switches:the_switches|read_mux_out[4]                                                                     ; 0                 ; 6       ;
;      - DE0_SOPC:DE0_SOPC_inst|switches:the_switches|d1_data_in[4]~feeder                                                                ; 0                 ; 6       ;
; SW[3]                                                                                                                                   ;                   ;         ;
;      - DE0_SOPC:DE0_SOPC_inst|switches:the_switches|d1_data_in[3]                                                                       ; 1                 ; 6       ;
;      - DE0_SOPC:DE0_SOPC_inst|switches:the_switches|read_mux_out[3]                                                                     ; 1                 ; 6       ;
; SW[2]                                                                                                                                   ;                   ;         ;
;      - DE0_SOPC:DE0_SOPC_inst|switches:the_switches|d1_data_in[2]                                                                       ; 1                 ; 6       ;
;      - DE0_SOPC:DE0_SOPC_inst|switches:the_switches|read_mux_out[2]                                                                     ; 1                 ; 6       ;
; BUTTON[2]                                                                                                                               ;                   ;         ;
;      - DE0_SOPC:DE0_SOPC_inst|buttons:the_buttons|d1_data_in[2]                                                                         ; 0                 ; 6       ;
;      - DE0_SOPC:DE0_SOPC_inst|buttons:the_buttons|read_mux_out[2]                                                                       ; 0                 ; 6       ;
; SW[1]                                                                                                                                   ;                   ;         ;
;      - DE0_SOPC:DE0_SOPC_inst|switches:the_switches|d1_data_in[1]                                                                       ; 0                 ; 6       ;
;      - DE0_SOPC:DE0_SOPC_inst|switches:the_switches|read_mux_out[1]                                                                     ; 0                 ; 6       ;
; BUTTON[1]                                                                                                                               ;                   ;         ;
;      - DE0_SOPC:DE0_SOPC_inst|buttons:the_buttons|d1_data_in[1]                                                                         ; 0                 ; 6       ;
;      - DE0_SOPC:DE0_SOPC_inst|buttons:the_buttons|read_mux_out[1]                                                                       ; 0                 ; 6       ;
; BUTTON[0]                                                                                                                               ;                   ;         ;
;      - DE0_SOPC:DE0_SOPC_inst|buttons:the_buttons|read_mux_out[0]                                                                       ; 1                 ; 6       ;
;      - DE0_SOPC:DE0_SOPC_inst|buttons:the_buttons|d1_data_in[0]~feeder                                                                  ; 1                 ; 6       ;
; SW[0]                                                                                                                                   ;                   ;         ;
;      - DE0_SOPC:DE0_SOPC_inst|switches:the_switches|read_mux_out[0]                                                                     ; 0                 ; 6       ;
;      - DE0_SOPC:DE0_SOPC_inst|switches:the_switches|d1_data_in[0]~feeder                                                                ; 0                 ; 6       ;
; SD_WP_N                                                                                                                                 ;                   ;         ;
;      - DE0_SOPC:DE0_SOPC_inst|sd_wp_n:the_sd_wp_n|read_mux_out                                                                          ; 1                 ; 6       ;
; UART_RXD                                                                                                                                ;                   ;         ;
;      - DE0_SOPC:DE0_SOPC_inst|uart:the_uart|uart_rx:the_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1~feeder       ; 1                 ; 6       ;
; PS2_KBDAT                                                                                                                               ;                   ;         ;
; PS2_KBCLK                                                                                                                               ;                   ;         ;
; PS2_MSDAT                                                                                                                               ;                   ;         ;
; PS2_MSCLK                                                                                                                               ;                   ;         ;
; GPIO0_D[0]                                                                                                                              ;                   ;         ;
; GPIO0_D[1]                                                                                                                              ;                   ;         ;
; GPIO0_D[2]                                                                                                                              ;                   ;         ;
; GPIO0_D[3]                                                                                                                              ;                   ;         ;
; GPIO0_D[4]                                                                                                                              ;                   ;         ;
; GPIO0_D[5]                                                                                                                              ;                   ;         ;
; GPIO0_D[6]                                                                                                                              ;                   ;         ;
; GPIO0_D[7]                                                                                                                              ;                   ;         ;
; GPIO0_D[8]                                                                                                                              ;                   ;         ;
; GPIO0_D[9]                                                                                                                              ;                   ;         ;
; GPIO0_D[10]                                                                                                                             ;                   ;         ;
; GPIO0_D[11]                                                                                                                             ;                   ;         ;
; GPIO0_D[12]                                                                                                                             ;                   ;         ;
; GPIO0_D[13]                                                                                                                             ;                   ;         ;
; GPIO0_D[14]                                                                                                                             ;                   ;         ;
; GPIO0_D[15]                                                                                                                             ;                   ;         ;
; GPIO0_D[16]                                                                                                                             ;                   ;         ;
; GPIO0_D[17]                                                                                                                             ;                   ;         ;
; GPIO0_D[18]                                                                                                                             ;                   ;         ;
; GPIO0_D[19]                                                                                                                             ;                   ;         ;
; GPIO0_D[20]                                                                                                                             ;                   ;         ;
; GPIO0_D[21]                                                                                                                             ;                   ;         ;
; GPIO0_D[22]                                                                                                                             ;                   ;         ;
; GPIO0_D[23]                                                                                                                             ;                   ;         ;
; GPIO0_D[24]                                                                                                                             ;                   ;         ;
; GPIO0_D[25]                                                                                                                             ;                   ;         ;
; GPIO0_D[26]                                                                                                                             ;                   ;         ;
; GPIO0_D[27]                                                                                                                             ;                   ;         ;
; GPIO0_D[28]                                                                                                                             ;                   ;         ;
; GPIO0_D[29]                                                                                                                             ;                   ;         ;
; GPIO0_D[30]                                                                                                                             ;                   ;         ;
; GPIO0_D[31]                                                                                                                             ;                   ;         ;
; GPIO1_D[0]                                                                                                                              ;                   ;         ;
; GPIO1_D[1]                                                                                                                              ;                   ;         ;
; GPIO1_D[2]                                                                                                                              ;                   ;         ;
; GPIO1_D[3]                                                                                                                              ;                   ;         ;
; GPIO1_D[4]                                                                                                                              ;                   ;         ;
; GPIO1_D[5]                                                                                                                              ;                   ;         ;
; GPIO1_D[6]                                                                                                                              ;                   ;         ;
; GPIO1_D[7]                                                                                                                              ;                   ;         ;
; GPIO1_D[8]                                                                                                                              ;                   ;         ;
; GPIO1_D[9]                                                                                                                              ;                   ;         ;
; GPIO1_D[10]                                                                                                                             ;                   ;         ;
; GPIO1_D[11]                                                                                                                             ;                   ;         ;
; GPIO1_D[12]                                                                                                                             ;                   ;         ;
; GPIO1_D[13]                                                                                                                             ;                   ;         ;
; GPIO1_D[14]                                                                                                                             ;                   ;         ;
; GPIO1_D[15]                                                                                                                             ;                   ;         ;
; GPIO1_D[16]                                                                                                                             ;                   ;         ;
; GPIO1_D[17]                                                                                                                             ;                   ;         ;
; GPIO1_D[18]                                                                                                                             ;                   ;         ;
; GPIO1_D[19]                                                                                                                             ;                   ;         ;
; GPIO1_D[20]                                                                                                                             ;                   ;         ;
; GPIO1_D[21]                                                                                                                             ;                   ;         ;
; GPIO1_D[22]                                                                                                                             ;                   ;         ;
; GPIO1_D[23]                                                                                                                             ;                   ;         ;
; GPIO1_D[24]                                                                                                                             ;                   ;         ;
; GPIO1_D[25]                                                                                                                             ;                   ;         ;
; GPIO1_D[26]                                                                                                                             ;                   ;         ;
; GPIO1_D[27]                                                                                                                             ;                   ;         ;
; GPIO1_D[28]                                                                                                                             ;                   ;         ;
; GPIO1_D[29]                                                                                                                             ;                   ;         ;
; GPIO1_D[30]                                                                                                                             ;                   ;         ;
; GPIO1_D[31]                                                                                                                             ;                   ;         ;
; DRAM_DQ[0]                                                                                                                              ;                   ;         ;
; DRAM_DQ[1]                                                                                                                              ;                   ;         ;
; DRAM_DQ[2]                                                                                                                              ;                   ;         ;
; DRAM_DQ[3]                                                                                                                              ;                   ;         ;
; DRAM_DQ[4]                                                                                                                              ;                   ;         ;
; DRAM_DQ[5]                                                                                                                              ;                   ;         ;
; DRAM_DQ[6]                                                                                                                              ;                   ;         ;
; DRAM_DQ[7]                                                                                                                              ;                   ;         ;
; DRAM_DQ[8]                                                                                                                              ;                   ;         ;
; DRAM_DQ[9]                                                                                                                              ;                   ;         ;
; DRAM_DQ[10]                                                                                                                             ;                   ;         ;
; DRAM_DQ[11]                                                                                                                             ;                   ;         ;
; DRAM_DQ[12]                                                                                                                             ;                   ;         ;
; DRAM_DQ[13]                                                                                                                             ;                   ;         ;
; DRAM_DQ[14]                                                                                                                             ;                   ;         ;
; DRAM_DQ[15]                                                                                                                             ;                   ;         ;
; FL_DQ[0]                                                                                                                                ;                   ;         ;
; FL_DQ[1]                                                                                                                                ;                   ;         ;
; FL_DQ[2]                                                                                                                                ;                   ;         ;
; FL_DQ[3]                                                                                                                                ;                   ;         ;
; FL_DQ[4]                                                                                                                                ;                   ;         ;
; FL_DQ[5]                                                                                                                                ;                   ;         ;
; FL_DQ[6]                                                                                                                                ;                   ;         ;
; FL_DQ[7]                                                                                                                                ;                   ;         ;
; FL_DQ[8]                                                                                                                                ;                   ;         ;
; FL_DQ[9]                                                                                                                                ;                   ;         ;
; FL_DQ[10]                                                                                                                               ;                   ;         ;
; FL_DQ[11]                                                                                                                               ;                   ;         ;
; FL_DQ[12]                                                                                                                               ;                   ;         ;
; FL_DQ[13]                                                                                                                               ;                   ;         ;
; FL_DQ[14]                                                                                                                               ;                   ;         ;
; FL_DQ[15]                                                                                                                               ;                   ;         ;
; LCD_DATA[0]                                                                                                                             ;                   ;         ;
;      - DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge_m1_arbitrator:the_clock_crossing_bridge_m1|clock_crossing_bridge_m1_readdata[0]~489 ; 1                 ; 6       ;
; LCD_DATA[1]                                                                                                                             ;                   ;         ;
;      - DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge_m1_arbitrator:the_clock_crossing_bridge_m1|clock_crossing_bridge_m1_readdata[1]~487 ; 1                 ; 6       ;
; LCD_DATA[2]                                                                                                                             ;                   ;         ;
;      - DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge_m1_arbitrator:the_clock_crossing_bridge_m1|clock_crossing_bridge_m1_readdata[2]~478 ; 0                 ; 6       ;
; LCD_DATA[3]                                                                                                                             ;                   ;         ;
;      - DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge_m1_arbitrator:the_clock_crossing_bridge_m1|clock_crossing_bridge_m1_readdata[3]~468 ; 0                 ; 6       ;
; LCD_DATA[4]                                                                                                                             ;                   ;         ;
;      - DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge_m1_arbitrator:the_clock_crossing_bridge_m1|clock_crossing_bridge_m1_readdata[4]~457 ; 1                 ; 6       ;
; LCD_DATA[5]                                                                                                                             ;                   ;         ;
;      - DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge_m1_arbitrator:the_clock_crossing_bridge_m1|clock_crossing_bridge_m1_readdata[5]~452 ; 1                 ; 6       ;
; LCD_DATA[6]                                                                                                                             ;                   ;         ;
;      - DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge_m1_arbitrator:the_clock_crossing_bridge_m1|clock_crossing_bridge_m1_readdata[6]~439 ; 1                 ; 6       ;
; LCD_DATA[7]                                                                                                                             ;                   ;         ;
;      - DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge_m1_arbitrator:the_clock_crossing_bridge_m1|clock_crossing_bridge_m1_readdata[7]~429 ; 0                 ; 6       ;
; SD_DAT                                                                                                                                  ;                   ;         ;
;      - DE0_SOPC:DE0_SOPC_inst|sd_dat:the_sd_dat|read_mux_out                                                                            ; 1                 ; 6       ;
; SD_CMD                                                                                                                                  ;                   ;         ;
;      - DE0_SOPC:DE0_SOPC_inst|sd_cmd:the_sd_cmd|read_mux_out                                                                            ; 0                 ; 6       ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                        ; Location               ; Fan-Out ; Usage                                              ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                                                                                                                                    ; PIN_G21                ; 74      ; Clock                                              ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; CLOCK_50                                                                                                                                                                                                                    ; PIN_G21                ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|always0~1                                                                                                                                                      ; LCCOMB_X17_Y19_N20     ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_reset_clk_domain_synch_module:DE0_SOPC_reset_clk_domain_synch|data_out                                                                                                                      ; FF_X15_Y23_N7          ; 64      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_reset_pll_cpu_domain_synch_module:DE0_SOPC_reset_pll_cpu_domain_synch|data_out                                                                                                              ; FF_X11_Y24_N9          ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_reset_pll_cpu_domain_synch_module:DE0_SOPC_reset_pll_cpu_domain_synch|data_out                                                                                                              ; FF_X11_Y24_N9          ; 1983    ; Async. clear, Async. load                          ; yes    ; Global Clock         ; GCLK10           ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_reset_pll_io_domain_synch_module:DE0_SOPC_reset_pll_io_domain_synch|data_out                                                                                                                ; FF_X15_Y23_N25         ; 442     ; Async. clear                                       ; yes    ; Global Clock         ; GCLK11           ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|buttons:the_buttons|always1~2                                                                                                                                                                        ; LCCOMB_X24_Y21_N10     ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|q_b[4]          ; M9K_X25_Y21_N0         ; 96      ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|valid_rdreq                              ; LCCOMB_X27_Y19_N6      ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|valid_wrreq~3                            ; LCCOMB_X22_Y19_N6      ; 10      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|int_rdempty                                    ; LCCOMB_X28_Y20_N0      ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|valid_wrreq~2                                  ; LCCOMB_X28_Y21_N2      ; 9       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge_s1_arbitrator:the_clock_crossing_bridge_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_bridge_s1|always1~3  ; LCCOMB_X16_Y13_N28     ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge_s1_arbitrator:the_clock_crossing_bridge_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_bridge_s1|always65~0 ; LCCOMB_X16_Y12_N28     ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_dc_rd_addr_cnt[3]~0                                                                                                                                                                    ; LCCOMB_X23_Y16_N22     ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_dc_rd_data_cnt[3]~0                                                                                                                                                                    ; LCCOMB_X23_Y16_N2      ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_dc_rd_data_cnt[3]~1                                                                                                                                                                    ; LCCOMB_X23_Y16_N6      ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_dc_wb_en                                                                                                                                                                               ; LCCOMB_X19_Y12_N2      ; 4       ; Clock enable, Read enable                          ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_dc_wb_update_av_writedata                                                                                                                                                              ; LCCOMB_X19_Y12_N14     ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_dc_wb_wr_want_dmaster                                                                                                                                                                  ; LCCOMB_X19_Y12_N28     ; 21      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_dc_wr_data_cnt[0]~2                                                                                                                                                                    ; LCCOMB_X19_Y12_N30     ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_dc_xfer_rd_data_starting                                                                                                                                                               ; FF_X24_Y15_N23         ; 22      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_dc_xfer_wr_active                                                                                                                                                                      ; FF_X21_Y5_N9           ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_ienable_reg_irq0~1                                                                                                                                                                     ; LCCOMB_X22_Y17_N4      ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_ld_align_byte1_fill                                                                                                                                                                    ; FF_X28_Y11_N3          ; 9       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_ld_align_sh8                                                                                                                                                                           ; FF_X26_Y16_N15         ; 10      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_stall_d3                                                                                                                                                                           ; FF_X29_Y15_N27         ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_slow_inst_result_en~1                                                                                                                                                                  ; LCCOMB_X21_Y13_N18     ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_stall~1                                                                                                                                                                                ; LCCOMB_X24_Y15_N6      ; 739     ; Clock enable, Sync. clear                          ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_wr_dst_reg_from_M                                                                                                                                                                      ; FF_X20_Y7_N19          ; 4       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|Add8~5                                                                                                                                                                                   ; LCCOMB_X30_Y12_N2      ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|D_ctrl_src2_choose_imm~55                                                                                                                                                                ; LCCOMB_X21_Y6_N14      ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|D_ic_fill_starting                                                                                                                                                                       ; LCCOMB_X26_Y14_N18     ; 26      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|D_src1_hazard_E                                                                                                                                                                          ; LCCOMB_X32_Y6_N12      ; 17      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|E_hbreak_req                                                                                                                                                                             ; LCCOMB_X27_Y14_N24     ; 28      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|E_iw[0]                                                                                                                                                                                  ; FF_X26_Y15_N23         ; 18      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|E_iw[4]                                                                                                                                                                                  ; FF_X27_Y15_N17         ; 34      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|F_stall                                                                                                                                                                                  ; LCCOMB_X19_Y10_N10     ; 164     ; Clock enable, Read enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|M_bht_wr_en_unfiltered                                                                                                                                                                   ; LCCOMB_X26_Y14_N10     ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|M_br_cond_taken_history[0]~0                                                                                                                                                             ; LCCOMB_X27_Y14_N12     ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|M_ctrl_rdctl_inst                                                                                                                                                                        ; FF_X26_Y16_N7          ; 32      ; Sync. clear, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|M_pipe_flush                                                                                                                                                                             ; FF_X27_Y14_N1          ; 43      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|M_rot_rn[3]                                                                                                                                                                              ; FF_X30_Y12_N7          ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|always139~1                                                                                                                                                                              ; LCCOMB_X24_Y15_N4      ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_lcd1:auto_generated|ram_block1a0~0                                                                                   ; LCCOMB_X22_Y11_N14     ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|jxuir                      ; FF_X11_Y17_N25         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|take_action_ocimem_a       ; LCCOMB_X15_Y17_N2      ; 15      ; Clock enable, Sync. load                           ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0     ; LCCOMB_X11_Y17_N10     ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~1     ; LCCOMB_X15_Y17_N20     ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|take_action_ocimem_b       ; LCCOMB_X15_Y17_N8      ; 33      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|take_no_action_break_a~1   ; LCCOMB_X11_Y17_N16     ; 64      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|update_jdo_strobe          ; FF_X10_Y18_N25         ; 39      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[20]~92                        ; LCCOMB_X12_Y20_N0      ; 18      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[2]~89                         ; LCCOMB_X11_Y17_N18     ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[36]~101                       ; LCCOMB_X11_Y17_N22     ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|tck                                     ; JTAG_X1_Y15_N0         ; 145     ; Clock                                              ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|tms                                     ; JTAG_X1_Y15_N0         ; 22      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|virtual_state_sdr~0                     ; LCCOMB_X11_Y17_N30     ; 38      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|virtual_state_uir                       ; LCCOMB_X11_Y17_N28     ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                            ; LCCOMB_X15_Y17_N4      ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[0]~206                                                                                                     ; LCCOMB_X19_Y17_N6      ; 31      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonWr                                                                                                              ; FF_X14_Y20_N27         ; 3       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|comb~2                                                                                                             ; LCCOMB_X20_Y17_N20     ; 2       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|d_address_offset_field[1]~0                                                                                                                                                              ; LCCOMB_X22_Y15_N24     ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|d_writedata[29]~32                                                                                                                                                                       ; LCCOMB_X19_Y12_N0      ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|dc_data_wr_port_en                                                                                                                                                                       ; LCCOMB_X24_Y10_N28     ; 2       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|dc_tag_wr_port_en                                                                                                                                                                        ; LCCOMB_X26_Y12_N20     ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|i_readdatavalid_d1                                                                                                                                                                       ; FF_X19_Y17_N17         ; 6       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|ic_fill_ap_offset[0]~0                                                                                                                                                                   ; LCCOMB_X20_Y16_N14     ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|ic_fill_dp_offset_en~0                                                                                                                                                                   ; LCCOMB_X27_Y17_N22     ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|ic_fill_valid_bits_en                                                                                                                                                                    ; LCCOMB_X26_Y17_N26     ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|ic_tag_clr_valid_bits_nxt~0                                                                                                                                                              ; LCCOMB_X26_Y14_N30     ; 5       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|ic_tag_wraddress[2]~11                                                                                                                                                                   ; LCCOMB_X26_Y14_N20     ; 5       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|ic_tag_wren                                                                                                                                                                              ; LCCOMB_X27_Y17_N8      ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|always2~0                                                                                                                                             ; LCCOMB_X19_Y18_N14     ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|always2~0                                                                                                                               ; LCCOMB_X17_Y17_N30     ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|r_ena~0                                                                                                                        ; LCCOMB_X12_Y17_N30     ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|read_write~5                                                                                                                   ; LCCOMB_X10_Y13_N28     ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[0]~70                                                                                                                 ; LCCOMB_X11_Y13_N26     ; 21      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_stalled~7                                                                                                                ; LCCOMB_X10_Y13_N8      ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|fifo_rd~4                                                                                                                                                                    ; LCCOMB_X14_Y15_N20     ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|fifo_wr                                                                                                                                                                      ; FF_X14_Y17_N13         ; 15      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|ien_AE~1                                                                                                                                                                     ; LCCOMB_X16_Y17_N20     ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|_~28                                          ; LCCOMB_X14_Y15_N22     ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|_~28                                          ; LCCOMB_X14_Y21_N0      ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|r_val~0                                                                                                                                                                      ; LCCOMB_X12_Y17_N10     ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|wr_rfifo                                                                                                                                                                     ; LCCOMB_X14_Y15_N4      ; 12      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|leds:the_leds|always0~1                                                                                                                                                                              ; LCCOMB_X30_Y22_N8      ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|onchip_mem:the_onchip_mem|wren~1                                                                                                                                                                     ; LCCOMB_X21_Y16_N22     ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|altpll_2kc2:auto_generated|clk[0]                                                                                                              ; PLL_2                  ; 2298    ; Clock                                              ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|altpll_2kc2:auto_generated|clk[2]                                                                                                              ; PLL_2                  ; 438     ; Clock                                              ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|pll:the_pll|control_reg_en~1                                                                                                                                                                         ; LCCOMB_X19_Y19_N2      ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|pll:the_pll|count_done                                                                                                                                                                               ; FF_X14_Y23_N9          ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|pll:the_pll|not_areset                                                                                                                                                                               ; FF_X14_Y23_N7          ; 7       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|reset_n_sources~3                                                                                                                                                                                    ; LCCOMB_X15_Y23_N20     ; 6       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|sd_cmd:the_sd_cmd|data_dir                                                                                                                                                                           ; FF_X29_Y22_N31         ; 3       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|sd_dat:the_sd_dat|data_dir                                                                                                                                                                           ; FF_X29_Y22_N5          ; 3       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|Selector27~6                                                                                                                                                                         ; LCCOMB_X9_Y24_N18      ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|Selector34~5                                                                                                                                                                         ; LCCOMB_X9_Y22_N26      ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|WideOr16~0                                                                                                                                                                           ; LCCOMB_X15_Y24_N22     ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|active_addr[20]~177                                                                                                                                                                  ; LCCOMB_X9_Y22_N30      ; 41      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|f_select                                                                                                                                                                             ; LCCOMB_X9_Y22_N20      ; 25      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_addr[0]~18                                                                                                                                                                         ; LCCOMB_X11_Y24_N2      ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_state.000000010                                                                                                                                                                    ; FF_X10_Y22_N23         ; 32      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_state.000010000                                                                                                                                                                    ; FF_X8_Y22_N27          ; 61      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_state.001000000                                                                                                                                                                    ; FF_X8_Y24_N11          ; 18      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|oe                                                                                                                                                                                   ; DDIOOECELL_X7_Y29_N33  ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|oe~_Duplicate_1                                                                                                                                                                      ; DDIOOECELL_X16_Y29_N12 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|oe~_Duplicate_10                                                                                                                                                                     ; DDIOOECELL_X9_Y29_N26  ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|oe~_Duplicate_11                                                                                                                                                                     ; DDIOOECELL_X7_Y29_N26  ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|oe~_Duplicate_12                                                                                                                                                                     ; DDIOOECELL_X11_Y29_N33 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|oe~_Duplicate_13                                                                                                                                                                     ; DDIOOECELL_X9_Y29_N33  ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|oe~_Duplicate_14                                                                                                                                                                     ; DDIOOECELL_X9_Y29_N19  ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|oe~_Duplicate_15                                                                                                                                                                     ; DDIOOECELL_X16_Y29_N5  ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|oe~_Duplicate_2                                                                                                                                                                      ; DDIOOECELL_X16_Y29_N19 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|oe~_Duplicate_3                                                                                                                                                                      ; DDIOOECELL_X16_Y29_N26 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|oe~_Duplicate_4                                                                                                                                                                      ; DDIOOECELL_X14_Y29_N12 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|oe~_Duplicate_5                                                                                                                                                                      ; DDIOOECELL_X16_Y29_N33 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|oe~_Duplicate_6                                                                                                                                                                      ; DDIOOECELL_X14_Y29_N5  ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|oe~_Duplicate_7                                                                                                                                                                      ; DDIOOECELL_X14_Y29_N26 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|oe~_Duplicate_8                                                                                                                                                                      ; DDIOOECELL_X5_Y29_N26  ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|oe~_Duplicate_9                                                                                                                                                                      ; DDIOOECELL_X7_Y29_N5   ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[38]~43                                                                                                                 ; LCCOMB_X19_Y21_N12     ; 41      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[38]~43                                                                                                                 ; LCCOMB_X19_Y21_N18     ; 41      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1|always0~1                                                                  ; LCCOMB_X27_Y18_N30     ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1|always10~1                                                                 ; LCCOMB_X22_Y20_N14     ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1|always12~3                                                                 ; LCCOMB_X22_Y20_N20     ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1|always15~0                                                                 ; LCCOMB_X22_Y20_N8      ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1|always1~3                                                                  ; LCCOMB_X27_Y18_N24     ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1|always2~1                                                                  ; LCCOMB_X27_Y18_N4      ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1|always4~1                                                                  ; LCCOMB_X27_Y18_N16     ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1|always6~1                                                                  ; LCCOMB_X27_Y18_N20     ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1|always8~1                                                                  ; LCCOMB_X27_Y18_N22     ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_arb_counter_enable~2                                                                                                                                       ; LCCOMB_X21_Y21_N28     ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_arb_winner~3                                                                                                                                               ; LCCOMB_X21_Y21_N30     ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|seg7:the_seg7|always0~1                                                                                                                                                                              ; LCCOMB_X30_Y22_N30     ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|switches:the_switches|always1~2                                                                                                                                                                      ; LCCOMB_X29_Y25_N12     ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|timer:the_timer|always0~0                                                                                                                                                                            ; LCCOMB_X23_Y22_N30     ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|timer:the_timer|always0~1                                                                                                                                                                            ; LCCOMB_X23_Y22_N20     ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|timer:the_timer|control_wr_strobe~0                                                                                                                                                                  ; LCCOMB_X23_Y22_N28     ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|timer:the_timer|period_h_wr_strobe~0                                                                                                                                                                 ; LCCOMB_X24_Y23_N18     ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|timer:the_timer|period_l_wr_strobe~1                                                                                                                                                                 ; LCCOMB_X24_Y23_N30     ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|timer:the_timer|snap_strobe~0                                                                                                                                                                        ; LCCOMB_X24_Y23_N28     ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|d1_in_a_write_cycle                                                                                                         ; DDIOOECELL_X0_Y6_N5    ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_1                                                                                            ; DDIOOECELL_X0_Y7_N19   ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_10                                                                                           ; DDIOOECELL_X0_Y4_N5    ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_11                                                                                           ; DDIOOECELL_X0_Y9_N26   ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_12                                                                                           ; DDIOOECELL_X0_Y9_N19   ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_13                                                                                           ; DDIOOECELL_X0_Y2_N26   ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_14                                                                                           ; DDIOOECELL_X0_Y2_N19   ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_15                                                                                           ; DDIOOECELL_X0_Y2_N5    ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_2                                                                                            ; DDIOOECELL_X0_Y5_N26   ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_3                                                                                            ; DDIOOECELL_X0_Y8_N5    ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_4                                                                                            ; DDIOOECELL_X0_Y9_N12   ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_5                                                                                            ; DDIOOECELL_X0_Y4_N26   ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_6                                                                                            ; DDIOOECELL_X0_Y2_N12   ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_7                                                                                            ; DDIOOECELL_X0_Y3_N5    ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_8                                                                                            ; DDIOOECELL_X0_Y6_N12   ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_9                                                                                            ; DDIOOECELL_X0_Y7_N26   ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|tristate_bridge_avalon_slave_arb_counter_enable~2                                                                           ; LCCOMB_X17_Y13_N6      ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|tristate_bridge_avalon_slave_arb_winner~3                                                                                   ; LCCOMB_X20_Y13_N0      ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|uart:the_uart|uart_regs:the_uart_regs|control_wr_strobe~1                                                                                                                                            ; LCCOMB_X30_Y21_N22     ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|uart:the_uart|uart_regs:the_uart_regs|tx_wr_strobe~1                                                                                                                                                 ; LCCOMB_X30_Y21_N2      ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|uart:the_uart|uart_rx:the_uart_rx|got_new_char                                                                                                                                                       ; LCCOMB_X31_Y24_N28     ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|uart:the_uart|uart_rx:the_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx7_out[1]~0                                                                                                           ; LCCOMB_X31_Y25_N0      ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|uart:the_uart|uart_tx:the_uart_tx|always4~0                                                                                                                                                          ; LCCOMB_X30_Y23_N30     ; 7       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|uart:the_uart|uart_tx:the_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_in[1]~11                                                                                                   ; LCCOMB_X32_Y23_N14     ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|clr_reg                                                                                                                                                                                                ; FF_X8_Y12_N25          ; 53      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|irf_reg[1][1]~76                                                                                                                                                                                       ; LCCOMB_X9_Y12_N6       ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|irsr_reg[1]~39                                                                                                                                                                                         ; LCCOMB_X9_Y12_N4       ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|node_ena~18                                                                                                                                                                                            ; LCCOMB_X10_Y14_N0      ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|shadow_irf_reg[1][1]~66                                                                                                                                                                                ; LCCOMB_X10_Y12_N14     ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]~15                                                                                                                                                                  ; LCCOMB_X11_Y15_N12     ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~35                                                                                                                                                             ; LCCOMB_X11_Y15_N4      ; 5       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~36                                                                                                                                                             ; LCCOMB_X11_Y15_N30     ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                     ; FF_X9_Y14_N9           ; 14      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                    ; FF_X10_Y14_N5          ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                     ; FF_X10_Y12_N17         ; 22      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                     ; FF_X10_Y14_N25         ; 41      ; Clock enable, Sync. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                     ; FF_X10_Y12_N19         ; 7       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|virtual_ir_dr_scan_proc~2                                                                                                                                                                              ; LCCOMB_X10_Y14_N26     ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                    ; FF_X11_Y14_N17         ; 19      ; Async. clear, Clock enable                         ; no     ; --                   ; --               ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                    ; Location       ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                                                                                                ; PIN_G21        ; 74      ; 0                                    ; Global Clock         ; GCLK5            ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_reset_pll_cpu_domain_synch_module:DE0_SOPC_reset_pll_cpu_domain_synch|data_out                                                                          ; FF_X11_Y24_N9  ; 1983    ; 0                                    ; Global Clock         ; GCLK10           ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_reset_pll_io_domain_synch_module:DE0_SOPC_reset_pll_io_domain_synch|data_out                                                                            ; FF_X15_Y23_N25 ; 442     ; 0                                    ; Global Clock         ; GCLK11           ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|tck ; JTAG_X1_Y15_N0 ; 145     ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|altpll_2kc2:auto_generated|clk[0]                                                                          ; PLL_2          ; 2298    ; 0                                    ; Global Clock         ; GCLK8            ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|altpll_2kc2:auto_generated|clk[1]                                                                          ; PLL_2          ; 1       ; 0                                    ; Global Clock         ; GCLK7            ; --                        ;
; DE0_SOPC:DE0_SOPC_inst|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|altpll_2kc2:auto_generated|clk[2]                                                                          ; PLL_2          ; 438     ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                                      ; Fan-Out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_stall~1                                                                                                                                                                              ; 739     ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|F_stall                                                                                                                                                                                ; 165     ;
; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|slave_readdatavalid                                                                                                                                ; 100     ;
; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|q_b[4]        ; 96      ;
; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|q_b[5]        ; 87      ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mul_stall                                                                                                                                                                            ; 72      ;
; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge_s1_arbitrator:the_clock_crossing_bridge_s1|comb~1                                                                                                                            ; 66      ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|take_no_action_break_a~1 ; 64      ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_reset_clk_domain_synch_module:DE0_SOPC_reset_clk_domain_synch|data_out                                                                                                                    ; 64      ;
; DE0_SOPC:DE0_SOPC_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_address[8]~10                                                                                                     ; 61      ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_state.000010000                                                                                                                                                                  ; 61      ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|E_ctrl_cmp                                                                                                                                                                             ; 56      ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_dc_fill_active                                                                                                                                                                       ; 54      ;
; sld_hub:sld_hub_inst|clr_reg                                                                                                                                                                                              ; 53      ;
; DE0_SOPC:DE0_SOPC_inst|sdram_s1_arbitrator:the_sdram_s1|cpu_data_master_read_data_valid_sdram_s1                                                                                                                          ; 51      ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|E_src1[13]~2                                                                                                                                                                           ; 48      ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|E_src1[13]~1                                                                                                                                                                           ; 48      ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|D_src2_reg[14]~107                                                                                                                                                                     ; 48      ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|D_src2_reg[14]~106                                                                                                                                                                     ; 48      ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|M_pipe_flush                                                                                                                                                                           ; 43      ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_dc_valid_st_bypass_hit                                                                                                                                                               ; 42      ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address                                                                                                                   ; 42      ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[38]~43                                                                                                               ; 41      ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[38]~43                                                                                                               ; 41      ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_en_d1                                                                                                                                                                                ; 41      ;
; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                                                        ; 41      ;
; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                   ; 41      ;
; DE0_SOPC:DE0_SOPC_inst|sdram_s1_arbitrator:the_sdram_s1|cpu_data_master_granted_sdram_s1~1                                                                                                                                ; 41      ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|active_addr[20]~177                                                                                                                                                                ; 41      ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|d_read                                                                                                                                                                                 ; 41      ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_ctrl_mul_lsw                                                                                                                                                                         ; 40      ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|hbreak_enabled                                                                                                                                                                         ; 40      ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|update_jdo_strobe        ; 39      ;
; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                                                        ; 39      ;
; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge_s1_arbitrator:the_clock_crossing_bridge_s1|cpu_data_master_qualified_request_clock_crossing_bridge_s1~4                                                                      ; 39      ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|virtual_state_sdr~0                   ; 38      ;
; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|master_read~1                                                                                                                                      ; 38      ;
; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge_s1_arbitrator:the_clock_crossing_bridge_s1|cpu_data_master_requests_clock_crossing_bridge_s1                                                                                 ; 37      ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|F_pc[23]~51                                                                                                                                                                            ; 36      ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|F_pc[23]~50                                                                                                                                                                            ; 36      ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|A_mem_bypass_pending                                                                                                                                                                   ; 36      ;
; DE0_SOPC:DE0_SOPC_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_s1|fifo_contains_ones_n                                       ; 36      ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|cpu_data_master_read_data_valid_cfi_flash_s1_shift_register[1]                                                            ; 35      ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|latched_oci_tb_hbreak_req                                                                                                                                                              ; 35      ;
; DE0_SOPC:DE0_SOPC_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_s1|updated_one_count~28                                       ; 35      ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|tristate_bridge_avalon_slave_grant_vector[1]~1                                                                            ; 35      ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|D_iw[2]                                                                                                                                                                                ; 34      ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|E_iw[4]                                                                                                                                                                                ; 34      ;
; DE0_SOPC:DE0_SOPC_inst|seg7_s1_arbitrator:the_seg7_s1|seg7_s1_in_a_read_cycle~0                                                                                                                                           ; 34      ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|take_action_ocimem_b     ; 33      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                                                                                                                                                                                                                                    ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF                             ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|ALTSYNCRAM                                  ; AUTO ; Simple Dual Port ; Dual Clocks  ; 16           ; 50           ; 16           ; 50           ; yes                    ; no                      ; yes                    ; yes                     ; 800    ; 16                          ; 43                          ; 16                          ; 43                          ; 688                 ; 2    ; None                            ; M9K_X25_Y21_N0, M9K_X25_Y19_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|altsyncram_di31:fifo_ram|ALTSYNCRAM                                        ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 33           ; 64           ; 33           ; yes                    ; no                      ; yes                    ; yes                     ; 2112   ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 1    ; None                            ; M9K_X25_Y20_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_2of1:auto_generated|ALTSYNCRAM                                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 2            ; 256          ; 2            ; yes                    ; no                      ; yes                    ; yes                     ; 512    ; 256                         ; 2                           ; 256                         ; 2                           ; 512                 ; 1    ; cpu_bht_ram.mif                 ; M9K_X25_Y6_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram|altsyncram_bcf1:auto_generated|ALTSYNCRAM                                                                                                                   ; AUTO ; Simple Dual Port ; Dual Clocks  ; 512          ; 32           ; 512          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 16384  ; 512                         ; 32                          ; 512                         ; 32                          ; 16384               ; 2    ; None                            ; M9K_X25_Y10_N0, M9K_X25_Y11_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_ucf1:auto_generated|ALTSYNCRAM                                                                                                                     ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 17           ; 64           ; 17           ; yes                    ; no                      ; yes                    ; no                      ; 1088   ; 64                          ; 17                          ; 64                          ; 17                          ; 1088                ; 1    ; cpu_dc_tag_ram.mif              ; M9K_X25_Y12_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_i2d1:auto_generated|ALTSYNCRAM                                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 32           ; 8            ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 256    ; 8                           ; 32                          ; 8                           ; 32                          ; 256                 ; 1    ; None                            ; M9K_X25_Y9_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_lcd1:auto_generated|ALTSYNCRAM                                                                                                                   ; AUTO ; Simple Dual Port ; Dual Clocks  ; 512          ; 32           ; 512          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 16384  ; 512                         ; 32                          ; 512                         ; 32                          ; 16384               ; 2    ; None                            ; M9K_X25_Y14_N0, M9K_X25_Y15_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_71g1:auto_generated|ALTSYNCRAM                                                                                                                     ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 23           ; 64           ; 23           ; yes                    ; no                      ; yes                    ; no                      ; 1472   ; 64                          ; 23                          ; 64                          ; 23                          ; 1472                ; 1    ; cpu_ic_tag_ram.mif              ; M9K_X25_Y13_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6472:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; Dual Clocks  ; 256          ; 32           ; 256          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 8192   ; 256                         ; 32                          ; 256                         ; 32                          ; 8192                ; 2    ; cpu_ociram_default_contents.mif ; M9K_X13_Y18_N0, M9K_X13_Y19_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_26f1:auto_generated|ALTSYNCRAM                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; cpu_rf_ram_a.mif                ; M9K_X25_Y7_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_36f1:auto_generated|ALTSYNCRAM                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; cpu_rf_ram_b.mif                ; M9K_X25_Y8_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|ALTSYNCRAM                                         ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None                            ; M9K_X13_Y16_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|ALTSYNCRAM                                         ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None                            ; M9K_X13_Y17_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; DE0_SOPC:DE0_SOPC_inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram|altsyncram_smb1:auto_generated|ALTSYNCRAM                                                                                                                                    ; AUTO ; Single Port      ; Single Clock ; 7680         ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 245760 ; 7680                        ; 32                          ; --                          ; --                          ; 245760              ; 32   ; onchip_mem.hex                  ; M9K_X13_Y3_N0, M9K_X13_Y4_N0, M9K_X25_Y25_N0, M9K_X13_Y8_N0, M9K_X13_Y26_N0, M9K_X13_Y11_N0, M9K_X25_Y4_N0, M9K_X13_Y5_N0, M9K_X13_Y21_N0, M9K_X13_Y6_N0, M9K_X25_Y23_N0, M9K_X25_Y17_N0, M9K_X13_Y23_N0, M9K_X25_Y22_N0, M9K_X13_Y20_N0, M9K_X13_Y13_N0, M9K_X13_Y24_N0, M9K_X13_Y14_N0, M9K_X25_Y2_N0, M9K_X25_Y16_N0, M9K_X13_Y15_N0, M9K_X13_Y9_N0, M9K_X25_Y26_N0, M9K_X13_Y7_N0, M9K_X13_Y25_N0, M9K_X13_Y12_N0, M9K_X25_Y24_N0, M9K_X25_Y3_N0, M9K_X25_Y18_N0, M9K_X13_Y10_N0, M9K_X13_Y22_N0, M9K_X25_Y5_N0 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+----------------------------------------------------------------------------------------------------------------------------------------------+
; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_ucf1:auto_generated|ALTSYNCRAM ;
+----------------------------------------------------------------------------------------------------------------------------------------------+
Memory report data cannot be output to ASCII.
Please use Quartus II to view the memory report data.


+----------------------------------------------------------------------------------------------------------------------------------------------+
; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_71g1:auto_generated|ALTSYNCRAM ;
+----------------------------------------------------------------------------------------------------------------------------------------------+
Memory report data cannot be output to ASCII.
Please use Quartus II to view the memory report data.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_36f1:auto_generated|ALTSYNCRAM ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Memory report data cannot be output to ASCII.
Please use Quartus II to view the memory report data.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_26f1:auto_generated|ALTSYNCRAM ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Memory report data cannot be output to ASCII.
Please use Quartus II to view the memory report data.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6472:auto_generated|ALTSYNCRAM ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Memory report data cannot be output to ASCII.
Please use Quartus II to view the memory report data.


+-------------------------------------------------------------------------------------------------------------------------------+
; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram|altsyncram_smb1:auto_generated|ALTSYNCRAM ;
+-------------------------------------------------------------------------------------------------------------------------------+
Memory report data cannot be output to ASCII.
Please use Quartus II to view the memory report data.


+----------------------------------------------------------------------------------------------------------------------------------------+
; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_2of1:auto_generated|ALTSYNCRAM ;
+----------------------------------------------------------------------------------------------------------------------------------------+
Memory report data cannot be output to ASCII.
Please use Quartus II to view the memory report data.


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 0           ; 2                   ; 112               ;
; Simple Multipliers (18-bit)           ; 2           ; 1                   ; 56                ;
; Embedded Multiplier Blocks            ; 2           ; --                  ; 56                ;
; Embedded Multiplier 9-bit elements    ; 4           ; 2                   ; 112               ;
; Signed Embedded Multipliers           ; 0           ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 2           ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 0           ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                                                                                                                    ; Mode                       ; Location           ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_out3     ; Simple Multiplier (18-bit) ; DSPOUT_X34_Y14_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2 ;                            ; DSPMULT_X34_Y14_N0 ; Unsigned            ;                                ; yes                   ; yes                   ; no                ;                 ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_out3     ; Simple Multiplier (18-bit) ; DSPOUT_X34_Y15_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2 ;                            ; DSPMULT_X34_Y15_N0 ; Unsigned            ;                                ; yes                   ; yes                   ; no                ;                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+------------------------------------------------------+
; Interconnect Usage Summary                           ;
+----------------------------+-------------------------+
; Interconnect Resource Type ; Usage                   ;
+----------------------------+-------------------------+
; Block interconnects        ; 8,987 / 47,787 ( 19 % ) ;
; C16 interconnects          ; 203 / 1,804 ( 11 % )    ;
; C4 interconnects           ; 6,254 / 31,272 ( 20 % ) ;
; Direct links               ; 1,145 / 47,787 ( 2 % )  ;
; Global clocks              ; 7 / 20 ( 35 % )         ;
; Local interconnects        ; 2,080 / 15,408 ( 13 % ) ;
; R24 interconnects          ; 234 / 1,775 ( 13 % )    ;
; R4 interconnects           ; 7,545 / 41,310 ( 18 % ) ;
+----------------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 12.00) ; Number of LABs  (Total = 382) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 60                            ;
; 2                                           ; 15                            ;
; 3                                           ; 7                             ;
; 4                                           ; 6                             ;
; 5                                           ; 8                             ;
; 6                                           ; 3                             ;
; 7                                           ; 4                             ;
; 8                                           ; 4                             ;
; 9                                           ; 2                             ;
; 10                                          ; 3                             ;
; 11                                          ; 0                             ;
; 12                                          ; 3                             ;
; 13                                          ; 3                             ;
; 14                                          ; 4                             ;
; 15                                          ; 9                             ;
; 16                                          ; 251                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 2.62) ; Number of LABs  (Total = 382) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 325                           ;
; 1 Clock                            ; 349                           ;
; 1 Clock enable                     ; 161                           ;
; 1 Sync. clear                      ; 18                            ;
; 1 Sync. load                       ; 55                            ;
; 2 Async. clears                    ; 9                             ;
; 2 Clock enables                    ; 65                            ;
; 2 Clocks                           ; 18                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 18.92) ; Number of LABs  (Total = 382) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 15                            ;
; 2                                            ; 48                            ;
; 3                                            ; 5                             ;
; 4                                            ; 11                            ;
; 5                                            ; 0                             ;
; 6                                            ; 5                             ;
; 7                                            ; 3                             ;
; 8                                            ; 5                             ;
; 9                                            ; 3                             ;
; 10                                           ; 2                             ;
; 11                                           ; 0                             ;
; 12                                           ; 3                             ;
; 13                                           ; 2                             ;
; 14                                           ; 2                             ;
; 15                                           ; 3                             ;
; 16                                           ; 8                             ;
; 17                                           ; 8                             ;
; 18                                           ; 11                            ;
; 19                                           ; 6                             ;
; 20                                           ; 13                            ;
; 21                                           ; 7                             ;
; 22                                           ; 33                            ;
; 23                                           ; 28                            ;
; 24                                           ; 30                            ;
; 25                                           ; 22                            ;
; 26                                           ; 12                            ;
; 27                                           ; 17                            ;
; 28                                           ; 23                            ;
; 29                                           ; 13                            ;
; 30                                           ; 15                            ;
; 31                                           ; 8                             ;
; 32                                           ; 21                            ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 9.00) ; Number of LABs  (Total = 382) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 0                             ;
; 1                                               ; 69                            ;
; 2                                               ; 15                            ;
; 3                                               ; 10                            ;
; 4                                               ; 12                            ;
; 5                                               ; 11                            ;
; 6                                               ; 20                            ;
; 7                                               ; 17                            ;
; 8                                               ; 19                            ;
; 9                                               ; 17                            ;
; 10                                              ; 32                            ;
; 11                                              ; 29                            ;
; 12                                              ; 17                            ;
; 13                                              ; 30                            ;
; 14                                              ; 19                            ;
; 15                                              ; 17                            ;
; 16                                              ; 23                            ;
; 17                                              ; 6                             ;
; 18                                              ; 2                             ;
; 19                                              ; 2                             ;
; 20                                              ; 4                             ;
; 21                                              ; 2                             ;
; 22                                              ; 2                             ;
; 23                                              ; 0                             ;
; 24                                              ; 2                             ;
; 25                                              ; 0                             ;
; 26                                              ; 1                             ;
; 27                                              ; 0                             ;
; 28                                              ; 0                             ;
; 29                                              ; 1                             ;
; 30                                              ; 1                             ;
; 31                                              ; 0                             ;
; 32                                              ; 2                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 18.63) ; Number of LABs  (Total = 382) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 1                             ;
; 2                                            ; 2                             ;
; 3                                            ; 49                            ;
; 4                                            ; 16                            ;
; 5                                            ; 11                            ;
; 6                                            ; 9                             ;
; 7                                            ; 4                             ;
; 8                                            ; 5                             ;
; 9                                            ; 8                             ;
; 10                                           ; 11                            ;
; 11                                           ; 9                             ;
; 12                                           ; 6                             ;
; 13                                           ; 8                             ;
; 14                                           ; 6                             ;
; 15                                           ; 10                            ;
; 16                                           ; 5                             ;
; 17                                           ; 7                             ;
; 18                                           ; 9                             ;
; 19                                           ; 14                            ;
; 20                                           ; 13                            ;
; 21                                           ; 6                             ;
; 22                                           ; 8                             ;
; 23                                           ; 10                            ;
; 24                                           ; 17                            ;
; 25                                           ; 13                            ;
; 26                                           ; 14                            ;
; 27                                           ; 4                             ;
; 28                                           ; 7                             ;
; 29                                           ; 13                            ;
; 30                                           ; 9                             ;
; 31                                           ; 10                            ;
; 32                                           ; 16                            ;
; 33                                           ; 27                            ;
; 34                                           ; 24                            ;
; 35                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 11    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 19    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength or Termination assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 251          ; 76           ; 251          ; 0            ; 0            ; 255       ; 251          ; 0            ; 255       ; 255       ; 0            ; 0            ; 0            ; 0            ; 133          ; 0            ; 0            ; 133          ; 0            ; 0            ; 68           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 255       ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 4            ; 179          ; 4            ; 255          ; 255          ; 0         ; 4            ; 255          ; 0         ; 0         ; 255          ; 255          ; 255          ; 255          ; 122          ; 255          ; 255          ; 122          ; 255          ; 255          ; 187          ; 255          ; 255          ; 255          ; 255          ; 255          ; 255          ; 0         ; 255          ; 255          ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; CLOCK_50_2          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0_D[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0_D[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0_D[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0_D[3]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0_D[4]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0_D[5]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0_D[6]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0_DP             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1_D[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1_D[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1_D[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1_D[3]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1_D[4]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1_D[5]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1_D[6]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1_DP             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX2_D[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX2_D[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX2_D[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX2_D[3]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX2_D[4]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX2_D[5]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX2_D[6]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX2_DP             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX3_D[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX3_D[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX3_D[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX3_D[3]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX3_D[4]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX3_D[5]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX3_D[6]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX3_DP             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[7]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[8]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[9]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; UART_TXD            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; UART_CTS            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; UART_RTS            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[0]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[1]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[2]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[3]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[4]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[5]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[6]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[7]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[8]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[9]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[10]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[11]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[12]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_LDQM           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_UDQM           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_WE_N           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CAS_N          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_RAS_N          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CS_N           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_BA_0           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_BA_1           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CLK            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CKE            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FL_ADDR[0]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FL_ADDR[1]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FL_ADDR[2]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FL_ADDR[3]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FL_ADDR[4]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FL_ADDR[5]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FL_ADDR[6]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FL_ADDR[7]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FL_ADDR[8]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FL_ADDR[9]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FL_ADDR[10]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FL_ADDR[11]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FL_ADDR[12]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FL_ADDR[13]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FL_ADDR[14]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FL_ADDR[15]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FL_ADDR[16]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FL_ADDR[17]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FL_ADDR[18]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FL_ADDR[19]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FL_ADDR[20]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FL_ADDR[21]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FL_WE_N             ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FL_RST_N            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FL_OE_N             ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FL_CE_N             ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FL_WP_N             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FL_BYTE_N           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FL_RY               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LCD_BLON            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LCD_RW              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LCD_EN              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LCD_RS              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SD_CLK              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_HS              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_VS              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_R[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_R[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_R[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_R[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_G[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_G[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_G[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_G[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_B[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_B[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_B[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_B[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0_CLKIN[0]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0_CLKIN[1]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0_CLKOUT[0]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0_CLKOUT[1]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1_CLKIN[0]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1_CLKIN[1]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1_CLKOUT[0]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1_CLKOUT[1]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PS2_KBDAT           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PS2_KBCLK           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PS2_MSDAT           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PS2_MSCLK           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0_D[0]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0_D[1]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0_D[2]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0_D[3]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0_D[4]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0_D[5]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0_D[6]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0_D[7]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0_D[8]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0_D[9]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0_D[10]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0_D[11]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0_D[12]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0_D[13]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0_D[14]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0_D[15]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0_D[16]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0_D[17]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0_D[18]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0_D[19]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0_D[20]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0_D[21]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0_D[22]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0_D[23]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0_D[24]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0_D[25]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0_D[26]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0_D[27]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0_D[28]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0_D[29]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0_D[30]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0_D[31]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1_D[0]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1_D[1]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1_D[2]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1_D[3]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1_D[4]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1_D[5]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1_D[6]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1_D[7]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1_D[8]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1_D[9]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1_D[10]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1_D[11]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1_D[12]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1_D[13]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1_D[14]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1_D[15]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1_D[16]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1_D[17]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1_D[18]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1_D[19]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1_D[20]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1_D[21]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1_D[22]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1_D[23]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1_D[24]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1_D[25]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1_D[26]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1_D[27]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1_D[28]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1_D[29]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1_D[30]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1_D[31]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[0]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[1]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[2]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[3]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[4]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[5]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[6]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[7]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[8]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[9]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[10]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[11]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[12]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[13]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[14]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[15]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FL_DQ[0]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FL_DQ[1]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FL_DQ[2]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FL_DQ[3]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FL_DQ[4]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FL_DQ[5]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FL_DQ[6]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FL_DQ[7]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FL_DQ[8]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FL_DQ[9]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FL_DQ[10]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FL_DQ[11]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FL_DQ[12]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FL_DQ[13]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FL_DQ[14]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FL_DQ[15]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LCD_DATA[0]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LCD_DATA[1]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LCD_DATA[2]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LCD_DATA[3]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LCD_DATA[4]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LCD_DATA[5]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LCD_DATA[6]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LCD_DATA[7]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SD_DAT              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SD_CMD              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLOCK_50            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[9]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[7]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[8]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[6]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[5]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[4]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[3]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[2]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; BUTTON[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[1]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; BUTTON[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; BUTTON[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[0]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SD_WP_N             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; UART_RXD            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+-------------------------------------------------------------------------+
; Fitter Device Options                                                   ;
+----------------------------------------------+--------------------------+
; Option                                       ; Setting                  ;
+----------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off                      ;
; Enable device-wide reset (DEV_CLRn)          ; Off                      ;
; Enable device-wide output enable (DEV_OE)    ; Off                      ;
; Enable INIT_DONE output                      ; Off                      ;
; Configuration scheme                         ; Active Serial            ;
; Error detection CRC                          ; Off                      ;
; Enable Open Drain on CRC Error pin           ; Off                      ;
; Configuration Voltage Level                  ; Auto                     ;
; Force Configuration Voltage Level            ; Off                      ;
; nCEO                                         ; Unreserved               ;
; Data[0]                                      ; As input tri-stated      ;
; Data[1]/ASDO                                 ; As input tri-stated      ;
; Data[7..2]                                   ; Unreserved               ;
; FLASH_nCE/nCSO                               ; As input tri-stated      ;
; Other Active Parallel pins                   ; Unreserved               ;
; DCLK                                         ; As output driving ground ;
; Base pin-out file on sameframe device        ; Off                      ;
+----------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing                                                                                                                                     ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+-------------------+
; Source Clock(s)                                                           ; Destination Clock(s)                                                      ; Delay Added in ns ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+-------------------+
; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] ; 124.341           ;
; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ; DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] ; 28.9827           ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using either the TimeQuest Timing Analyzer or the Classic Timing Analyzer.


+----------------------------+
; Advanced Data - General    ;
+--------------------+-------+
; Name               ; Value ;
+--------------------+-------+
; Status Code        ; 0     ;
; Desired User Slack ; 0     ;
; Fit Attempts       ; 1     ;
+--------------------+-------+


+----------------------------------------------------------------------------------------------------------+
; Advanced Data - Placement Preparation                                                                    ;
+------------------------------------------------------------------+---------------------------------------+
; Name                                                             ; Value                                 ;
+------------------------------------------------------------------+---------------------------------------+
; Auto Fit Point 1 - Fit Attempt 1                                 ; ff                                    ;
; Mid Wire Use - Fit Attempt 1                                     ; 18                                    ;
; Mid Slack - Fit Attempt 1                                        ; 5361                                  ;
; Internal Atom Count - Fit Attempt 1                              ; 6797                                  ;
; LE/ALM Count - Fit Attempt 1                                     ; 4583                                  ;
; LAB Count - Fit Attempt 1                                        ; 382                                   ;
; Outputs per Lab - Fit Attempt 1                                  ; 9.220                                 ;
; Inputs per LAB - Fit Attempt 1                                   ; 17.249                                ;
; Global Inputs per LAB - Fit Attempt 1                            ; 1.869                                 ;
; LAB Constraint 'non-global clock + sync load' - Fit Attempt 1    ; 0:322;1:60                            ;
; LAB Constraint 'non-global controls' - Fit Attempt 1             ; 0:102;1:139;2:119;3:20;4:2            ;
; LAB Constraint 'non-global + aclr' - Fit Attempt 1               ; 0:15;1:98;2:148;3:109;4:12            ;
; LAB Constraint 'global non-clock non-aclr' - Fit Attempt 1       ; 0:382                                 ;
; LAB Constraint 'global controls' - Fit Attempt 1                 ; 0:15;1:39;2:309;3:19                  ;
; LAB Constraint 'deterministic LABSMUXA/LABXMUXB' - Fit Attempt 1 ; 0:110;1:258;2:14                      ;
; LAB Constraint 'deterministic LABSMUXC/LABXMUXD' - Fit Attempt 1 ; 0:110;1:198;2:73;3:1                  ;
; LAB Constraint 'clock / ce pair constraint' - Fit Attempt 1      ; 0:15;1:144;2:223                      ;
; LAB Constraint 'aclr constraint' - Fit Attempt 1                 ; 0:15;1:341;2:26                       ;
; LAB Constraint 'true sload_sclear pair' - Fit Attempt 1          ; 0:169;1:213                           ;
; LAB Constraint 'constant sload_sclear pair' - Fit Attempt 1      ; 0:360;1:22                            ;
; LAB Constraint 'has placement constraint' - Fit Attempt 1        ; 0:370;1:12                            ;
; LAB Constraint 'group hierarchy constraint' - Fit Attempt 1      ; 1:266;2:50;3:33;4:10;5:12;6:6;7:3;9:2 ;
; LEs in Chains - Fit Attempt 1                                    ; 360                                   ;
; LEs in Long Chains - Fit Attempt 1                               ; 154                                   ;
; LABs with Chains - Fit Attempt 1                                 ; 38                                    ;
; LABs with Multiple Chains - Fit Attempt 1                        ; 2                                     ;
; Time - Fit Attempt 1                                             ; 1                                     ;
; Time in tsm_tan.dll - Fit Attempt 1                              ; 0.188                                 ;
+------------------------------------------------------------------+---------------------------------------+


+----------------------------------------------+
; Advanced Data - Placement                    ;
+-------------------------------------+--------+
; Name                                ; Value  ;
+-------------------------------------+--------+
; Auto Fit Point 2 - Fit Attempt 1    ; f0     ;
; Auto Fit Point 2 - Fit Attempt 1    ; ff     ;
; Early Wire Use - Fit Attempt 1      ; 9      ;
; Early Slack - Fit Attempt 1         ; 4565   ;
; Auto Fit Point 5 - Fit Attempt 1    ; ff     ;
; Mid Wire Use - Fit Attempt 1        ; 15     ;
; Mid Slack - Fit Attempt 1           ; 4752   ;
; Auto Fit Point 6 - Fit Attempt 1    ; ff     ;
; Auto Fit Point 6 - Fit Attempt 1    ; ff     ;
; Auto Fit Point 6 - Fit Attempt 1    ; ff     ;
; Auto Fit Point 4 - Fit Attempt 1    ; f      ;
; Auto Fit Point 4 - Fit Attempt 1    ; f      ;
; Auto Fit Point 5 - Fit Attempt 1    ; ff     ;
; Mid Wire Use - Fit Attempt 1        ; 14     ;
; Mid Slack - Fit Attempt 1           ; 4752   ;
; Auto Fit Point 6 - Fit Attempt 1    ; ff     ;
; Auto Fit Point 6 - Fit Attempt 1    ; ff     ;
; Auto Fit Point 6 - Fit Attempt 1    ; ff     ;
; Late Wire Use - Fit Attempt 1       ; 16     ;
; Late Slack - Fit Attempt 1          ; 4756   ;
; Peak Regional Wire - Fit Attempt 1  ; 61.826 ;
; Auto Fit Point 7 - Fit Attempt 1    ; ff     ;
; Time - Fit Attempt 1                ; 5      ;
; Time in tsm_tan.dll - Fit Attempt 1 ; 1.828  ;
+-------------------------------------+--------+


+---------------------------------------------------+
; Advanced Data - Routing                           ;
+-------------------------------------+-------------+
; Name                                ; Value       ;
+-------------------------------------+-------------+
; Auto Fit Point 8 - Fit Attempt 1    ; f0          ;
; Early Slack - Fit Attempt 1         ; 6269        ;
; Early Wire Use - Fit Attempt 1      ; 17          ;
; Peak Regional Wire - Fit Attempt 1  ; 44          ;
; Mid Slack - Fit Attempt 1           ; -260        ;
; Late Slack - Fit Attempt 1          ; -2147483648 ;
; Late Slack - Fit Attempt 1          ; -260        ;
; Late Wire Use - Fit Attempt 1       ; 19          ;
; Time - Fit Attempt 1                ; 12          ;
; Time in tsm_tan.dll - Fit Attempt 1 ; 7.594       ;
+-------------------------------------+-------------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II Fitter
    Info: Version 9.0 Internal Build 220 05/13/2009 Service Pack 2 SJ Full Version
    Info: Processing started: Tue May 19 20:43:48 2009
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off DE0_TOP -c DE0_TOP
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Selected device EP3C16F484C6 for design "DE0_TOP"
Info: Core supply voltage is 1.2V
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Info: Implemented PLL "DE0_SOPC:DE0_SOPC_inst|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|altpll_2kc2:auto_generated|pll1" as Cyclone III PLL type
    Info: Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for DE0_SOPC:DE0_SOPC_inst|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|altpll_2kc2:auto_generated|clk[0] port
    Info: Implementing clock multiplication of 1, clock division of 1, and phase shift of -60 degrees (-3333 ps) for DE0_SOPC:DE0_SOPC_inst|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|altpll_2kc2:auto_generated|clk[1] port
    Info: Implementing clock multiplication of 1, clock division of 5, and phase shift of 0 degrees (0 ps) for DE0_SOPC:DE0_SOPC_inst|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|altpll_2kc2:auto_generated|clk[2] port
Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info: Device EP3C40F484C6 is compatible
    Info: Device EP3C55F484C6 is compatible
    Info: Device EP3C80F484C6 is compatible
Info: Fitter converted 4 user pins into dedicated programming pins
    Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1
    Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2
    Info: Pin ~ALTERA_DCLK~ is reserved at location K2
    Info: Pin ~ALTERA_DATA0~ is reserved at location K1
Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info: Fitter is using the TimeQuest Timing Analyzer
Info: Evaluating HDL-embedded SDC commands
    Info: Entity alt_jtag_atlantic
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_write}] -to [get_registers {*|alt_jtag_atlantic:*|read_write1*}] 
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info: Entity altera_std_synchronizer
        Info: set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info: Entity dcfifo_0uf1
        Info: set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_fd9:dffpipe9|dffe10a* 
        Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_dd9:dffpipe6|dffe7a* 
    Info: Entity dcfifo_u1g1
        Info: set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_ld9:dffpipe10|dffe11a* 
        Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_kd9:dffpipe6|dffe7a* 
    Info: Entity sld_hub
        Info: create_clock -period 10MHz -name altera_reserved_tck [get_ports {altera_reserved_tck}]
Info: Reading SDC File: 'cpu.sdc'
Warning: At least one of the filters had some problems and could not be matched.
    Warning: *cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|monitor_ready_sync1 could not be matched with a keeper.
Warning: Ignored assignment: set_false_path -from [get_keepers {*cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|monitor_ready}] -to [get_keepers {*cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|monitor_ready_sync1}]
    Warning: Argument -to with value [get_keepers {*cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|monitor_ready_sync1}] contains zero elements
Warning: At least one of the filters had some problems and could not be matched.
    Warning: *cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|debugack_sync1 could not be matched with a keeper.
Warning: Ignored assignment: set_false_path -from [get_keepers {*cpu:the_cpu|hbreak_enabled}] -to [get_keepers {*cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|debugack_sync1}]
    Warning: Argument -to with value [get_keepers {*cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|debugack_sync1}] contains zero elements
Warning: At least one of the filters had some problems and could not be matched.
    Warning: *cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|uir_sync1 could not be matched with a clock or keeper or register or port or pin or cell or partition.
Warning: Ignored assignment: set_false_path -from [get_keepers {sld_hub:sld_hub_inst*}] -to [get_clocks {*cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|uir_sync1}]
    Warning: Argument -to with value *cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|uir_sync1 could not match any element of the following types: ( clk kpr reg port pin cell partition )
Warning: At least one of the filters had some problems and could not be matched.
    Warning: *cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|udr_sync1 could not be matched with a clock or keeper or register or port or pin or cell or partition.
Warning: Ignored assignment: set_false_path -from [get_keepers {sld_hub:sld_hub_inst*}] -to [get_clocks {*cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|udr_sync1}]
    Warning: Argument -to with value *cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|udr_sync1 could not match any element of the following types: ( clk kpr reg port pin cell partition )
Info: Reading SDC File: 'C:/altera/90/ip/altera/sopc_builder_ip/altera_avalon_clock_adapter/altera_avalon_clock_adapter.sdc'
Info: Reading SDC File: 'pll.sdc'
Info: Reading SDC File: 'DE0_TOP.sdc'
Info: Deriving PLL Clocks
    Info: create_generated_clock -source {DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]} {DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]}
    Info: create_generated_clock -source {DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|inclk[0]} -phase -60.00 -duty_cycle 50.00 -name {DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]} {DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}
    Info: create_generated_clock -source {DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -duty_cycle 50.00 -name {DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]} {DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]}
Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning: From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning: From DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning: From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning: From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning: From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)
    Critical Warning: From DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] (Rise) to CLOCK_50 (Rise) (setup and hold)
    Critical Warning: From altera_reserved_tck (Rise) to DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning: From altera_reserved_tck (Fall) to DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning: From CLOCK_50 (Rise) to DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning: From DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] (Rise) to DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning: From DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] (Fall) to DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning: From DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] (Rise) to DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning: From DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] (Rise) to DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] (Fall) (setup and hold)
    Critical Warning: From CLOCK_50 (Rise) to DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] (Rise) (setup and hold)
    Critical Warning: From DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] (Rise) to DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] (Rise) (setup and hold)
    Critical Warning: From DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] (Rise) to DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2] (Rise) (setup and hold)
Info: Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info: Found 6 clocks
    Info:   Period   Clock Name
    Info: ======== ============
    Info:  100.000 altera_reserved_tck
    Info:   20.000     CLOCK_50
    Info:   20.000   CLOCK_50_2
    Info:   20.000 DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]
    Info:   20.000 DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]
    Info:  100.000 DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]
Info: Automatically promoted node CLOCK_50~input (placed in PIN G21 (CLK4, DIFFCLK_2p))
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G5
Info: Automatically promoted node DE0_SOPC:DE0_SOPC_inst|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|altpll_2kc2:auto_generated|clk[0] (placed in counter C0 of PLL_2)
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8
Info: Automatically promoted node DE0_SOPC:DE0_SOPC_inst|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|altpll_2kc2:auto_generated|clk[1] (placed in counter C2 of PLL_2)
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7
Info: Automatically promoted node DE0_SOPC:DE0_SOPC_inst|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|altpll_2kc2:auto_generated|clk[2] (placed in counter C1 of PLL_2)
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9
Info: Automatically promoted node DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|tck 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Automatically promoted node DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_reset_pll_cpu_domain_synch_module:DE0_SOPC_reset_pll_cpu_domain_synch|data_out 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|active_addr[20]~177
        Info: Destination node DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|active_cs_n~8
        Info: Destination node DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|i_refs[0]
        Info: Destination node DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|i_refs[2]
        Info: Destination node DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|i_refs[1]
        Info: Destination node DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|jtag_break~6
        Info: Destination node DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetlatch~3
Info: Automatically promoted node DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_reset_pll_io_domain_synch_module:DE0_SOPC_reset_pll_io_domain_synch|data_out 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Starting register packing
Info: Ignoring invalid fast I/O register assignments
Info: Finished register packing
    Extra Info: Packed 10 registers into blocks of type EC
    Extra Info: Packed 64 registers into blocks of type Embedded multiplier block
    Extra Info: Packed 32 registers into blocks of type I/O Input Buffer
    Extra Info: Packed 108 registers into blocks of type I/O Output Buffer
    Extra Info: Created 81 register duplicates
Warning: PLL "DE0_SOPC:DE0_SOPC_inst|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|altpll_2kc2:auto_generated|pll1" output port clk[1] feeds output pin "DRAM_CLK~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance
Info: Fitter preparation operations ending: elapsed time is 00:00:14
Info: Fitter placement preparation operations beginning
Info: Fitter placement preparation operations ending: elapsed time is 00:00:01
Info: Fitter placement operations beginning
Info: Fitter placement was successful
Info: Fitter placement operations ending: elapsed time is 00:00:05
Info: Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 7.577
    Info: -setup
    Info: -npaths 1
Info: Path #1: Setup slack is 7.577 
    Info: ===================================================================
    Info: From Node    : DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|M_rot_rn[2]
    Info: To Node      : DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|Mn_rot_step2[19]
    Info: Launch Clock : DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]
    Info: Latch Clock  : DE0_SOPC_inst|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0] (INVERTED)
    Info: 
    Info: Data Arrival Path:
    Info: 
    Info: Total (ns)  Incr (ns)     Type  Element
    Info: ==========  ========= ==  ====  ===================================
    Info:      0.000      0.000           launch edge time
    Info:      0.242      0.242  R        clock network delay
    Info:      0.441      0.199     uTco  DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|M_rot_rn[2]
    Info:      0.441      0.000 RR  CELL  DE0_SOPC_inst|the_cpu|M_rot_rn[2]|q
    Info:      1.370      0.929 RR    IC  DE0_SOPC_inst|the_cpu|Mn_rot_step2[11]~60|datad
    Info:      1.500      0.130 RR  CELL  DE0_SOPC_inst|the_cpu|Mn_rot_step2[11]~60|combout
    Info:      2.134      0.634 RR    IC  DE0_SOPC_inst|the_cpu|Mn_rot_step2[19]|asdata
    Info:      2.476      0.342 RR  CELL  DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|Mn_rot_step2[19]
    Info: 
    Info: Data Required Path:
    Info: 
    Info: Total (ns)  Incr (ns)     Type  Element
    Info: ==========  ========= ==  ====  ===================================
    Info:     10.000     10.000           latch edge time
    Info:     10.038      0.038  F        clock network delay
    Info:     10.053      0.015     uTsu  DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|Mn_rot_step2[19]
    Info: 
    Info: Data Arrival Time  :     2.476
    Info: Data Required Time :    10.053
    Info: Slack              :     7.577 
    Info: ===================================================================
    Info: 
Info: Fitter routing operations beginning
Info: Average interconnect usage is 15% of the available device resources
    Info: Peak interconnect usage is 44% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19
Info: Fitter routing operations ending: elapsed time is 00:00:12
Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info: Optimizations that may affect the design's routability were skipped
    Info: Optimizations that may affect the design's timing were skipped
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Following 133 pins must meet Altera requirements for 3.3V, 3.0V, and 2.5V interfaces
    Info: Pin CLOCK_50_2 uses I/O standard 3.3-V LVTTL at B12
    Info: Pin UART_RTS uses I/O standard 3.3-V LVTTL at V22
    Info: Pin FL_RY uses I/O standard 3.3-V LVTTL at M7
    Info: Pin GPIO0_CLKIN[0] uses I/O standard 3.3-V LVTTL at AB12
    Info: Pin GPIO0_CLKIN[1] uses I/O standard 3.3-V LVTTL at AA12
    Info: Pin GPIO1_CLKIN[0] uses I/O standard 3.3-V LVTTL at AB11
    Info: Pin GPIO1_CLKIN[1] uses I/O standard 3.3-V LVTTL at AA11
    Info: Pin PS2_KBDAT uses I/O standard 3.3-V LVTTL at P21
    Info: Pin PS2_KBCLK uses I/O standard 3.3-V LVTTL at P22
    Info: Pin PS2_MSDAT uses I/O standard 3.3-V LVTTL at R22
    Info: Pin PS2_MSCLK uses I/O standard 3.3-V LVTTL at R21
    Info: Pin GPIO0_D[0] uses I/O standard 3.3-V LVTTL at AB16
    Info: Pin GPIO0_D[1] uses I/O standard 3.3-V LVTTL at AA16
    Info: Pin GPIO0_D[2] uses I/O standard 3.3-V LVTTL at AA15
    Info: Pin GPIO0_D[3] uses I/O standard 3.3-V LVTTL at AB15
    Info: Pin GPIO0_D[4] uses I/O standard 3.3-V LVTTL at AA14
    Info: Pin GPIO0_D[5] uses I/O standard 3.3-V LVTTL at AB14
    Info: Pin GPIO0_D[6] uses I/O standard 3.3-V LVTTL at AB13
    Info: Pin GPIO0_D[7] uses I/O standard 3.3-V LVTTL at AA13
    Info: Pin GPIO0_D[8] uses I/O standard 3.3-V LVTTL at AB10
    Info: Pin GPIO0_D[9] uses I/O standard 3.3-V LVTTL at AA10
    Info: Pin GPIO0_D[10] uses I/O standard 3.3-V LVTTL at AB8
    Info: Pin GPIO0_D[11] uses I/O standard 3.3-V LVTTL at AA8
    Info: Pin GPIO0_D[12] uses I/O standard 3.3-V LVTTL at AB5
    Info: Pin GPIO0_D[13] uses I/O standard 3.3-V LVTTL at AA5
    Info: Pin GPIO0_D[14] uses I/O standard 3.3-V LVTTL at AB4
    Info: Pin GPIO0_D[15] uses I/O standard 3.3-V LVTTL at AA4
    Info: Pin GPIO0_D[16] uses I/O standard 3.3-V LVTTL at V14
    Info: Pin GPIO0_D[17] uses I/O standard 3.3-V LVTTL at U14
    Info: Pin GPIO0_D[18] uses I/O standard 3.3-V LVTTL at Y13
    Info: Pin GPIO0_D[19] uses I/O standard 3.3-V LVTTL at W13
    Info: Pin GPIO0_D[20] uses I/O standard 3.3-V LVTTL at U13
    Info: Pin GPIO0_D[21] uses I/O standard 3.3-V LVTTL at V12
    Info: Pin GPIO0_D[22] uses I/O standard 3.3-V LVTTL at R10
    Info: Pin GPIO0_D[23] uses I/O standard 3.3-V LVTTL at V11
    Info: Pin GPIO0_D[24] uses I/O standard 3.3-V LVTTL at Y10
    Info: Pin GPIO0_D[25] uses I/O standard 3.3-V LVTTL at W10
    Info: Pin GPIO0_D[26] uses I/O standard 3.3-V LVTTL at T8
    Info: Pin GPIO0_D[27] uses I/O standard 3.3-V LVTTL at V8
    Info: Pin GPIO0_D[28] uses I/O standard 3.3-V LVTTL at W7
    Info: Pin GPIO0_D[29] uses I/O standard 3.3-V LVTTL at W6
    Info: Pin GPIO0_D[30] uses I/O standard 3.3-V LVTTL at V5
    Info: Pin GPIO0_D[31] uses I/O standard 3.3-V LVTTL at U7
    Info: Pin GPIO1_D[0] uses I/O standard 3.3-V LVTTL at AA20
    Info: Pin GPIO1_D[1] uses I/O standard 3.3-V LVTTL at AB20
    Info: Pin GPIO1_D[2] uses I/O standard 3.3-V LVTTL at AA19
    Info: Pin GPIO1_D[3] uses I/O standard 3.3-V LVTTL at AB19
    Info: Pin GPIO1_D[4] uses I/O standard 3.3-V LVTTL at AB18
    Info: Pin GPIO1_D[5] uses I/O standard 3.3-V LVTTL at AA18
    Info: Pin GPIO1_D[6] uses I/O standard 3.3-V LVTTL at AA17
    Info: Pin GPIO1_D[7] uses I/O standard 3.3-V LVTTL at AB17
    Info: Pin GPIO1_D[8] uses I/O standard 3.3-V LVTTL at Y17
    Info: Pin GPIO1_D[9] uses I/O standard 3.3-V LVTTL at W17
    Info: Pin GPIO1_D[10] uses I/O standard 3.3-V LVTTL at U15
    Info: Pin GPIO1_D[11] uses I/O standard 3.3-V LVTTL at T15
    Info: Pin GPIO1_D[12] uses I/O standard 3.3-V LVTTL at W15
    Info: Pin GPIO1_D[13] uses I/O standard 3.3-V LVTTL at V15
    Info: Pin GPIO1_D[14] uses I/O standard 3.3-V LVTTL at AB9
    Info: Pin GPIO1_D[15] uses I/O standard 3.3-V LVTTL at AA9
    Info: Pin GPIO1_D[16] uses I/O standard 3.3-V LVTTL at AA7
    Info: Pin GPIO1_D[17] uses I/O standard 3.3-V LVTTL at AB7
    Info: Pin GPIO1_D[18] uses I/O standard 3.3-V LVTTL at T14
    Info: Pin GPIO1_D[19] uses I/O standard 3.3-V LVTTL at R14
    Info: Pin GPIO1_D[20] uses I/O standard 3.3-V LVTTL at U12
    Info: Pin GPIO1_D[21] uses I/O standard 3.3-V LVTTL at T12
    Info: Pin GPIO1_D[22] uses I/O standard 3.3-V LVTTL at R11
    Info: Pin GPIO1_D[23] uses I/O standard 3.3-V LVTTL at R12
    Info: Pin GPIO1_D[24] uses I/O standard 3.3-V LVTTL at U10
    Info: Pin GPIO1_D[25] uses I/O standard 3.3-V LVTTL at T10
    Info: Pin GPIO1_D[26] uses I/O standard 3.3-V LVTTL at U9
    Info: Pin GPIO1_D[27] uses I/O standard 3.3-V LVTTL at T9
    Info: Pin GPIO1_D[28] uses I/O standard 3.3-V LVTTL at Y7
    Info: Pin GPIO1_D[29] uses I/O standard 3.3-V LVTTL at U8
    Info: Pin GPIO1_D[30] uses I/O standard 3.3-V LVTTL at V6
    Info: Pin GPIO1_D[31] uses I/O standard 3.3-V LVTTL at V7
    Info: Pin DRAM_DQ[0] uses I/O standard 3.3-V LVTTL at D10
    Info: Pin DRAM_DQ[1] uses I/O standard 3.3-V LVTTL at G10
    Info: Pin DRAM_DQ[2] uses I/O standard 3.3-V LVTTL at H10
    Info: Pin DRAM_DQ[3] uses I/O standard 3.3-V LVTTL at E9
    Info: Pin DRAM_DQ[4] uses I/O standard 3.3-V LVTTL at F9
    Info: Pin DRAM_DQ[5] uses I/O standard 3.3-V LVTTL at G9
    Info: Pin DRAM_DQ[6] uses I/O standard 3.3-V LVTTL at H9
    Info: Pin DRAM_DQ[7] uses I/O standard 3.3-V LVTTL at F8
    Info: Pin DRAM_DQ[8] uses I/O standard 3.3-V LVTTL at A8
    Info: Pin DRAM_DQ[9] uses I/O standard 3.3-V LVTTL at B9
    Info: Pin DRAM_DQ[10] uses I/O standard 3.3-V LVTTL at A9
    Info: Pin DRAM_DQ[11] uses I/O standard 3.3-V LVTTL at C10
    Info: Pin DRAM_DQ[12] uses I/O standard 3.3-V LVTTL at B10
    Info: Pin DRAM_DQ[13] uses I/O standard 3.3-V LVTTL at A10
    Info: Pin DRAM_DQ[14] uses I/O standard 3.3-V LVTTL at E10
    Info: Pin DRAM_DQ[15] uses I/O standard 3.3-V LVTTL at F10
    Info: Pin FL_DQ[0] uses I/O standard 3.3-V LVTTL at R7
    Info: Pin FL_DQ[1] uses I/O standard 3.3-V LVTTL at P8
    Info: Pin FL_DQ[2] uses I/O standard 3.3-V LVTTL at R8
    Info: Pin FL_DQ[3] uses I/O standard 3.3-V LVTTL at U1
    Info: Pin FL_DQ[4] uses I/O standard 3.3-V LVTTL at V2
    Info: Pin FL_DQ[5] uses I/O standard 3.3-V LVTTL at V3
    Info: Pin FL_DQ[6] uses I/O standard 3.3-V LVTTL at W1
    Info: Pin FL_DQ[7] uses I/O standard 3.3-V LVTTL at Y1
    Info: Pin FL_DQ[8] uses I/O standard 3.3-V LVTTL at T5
    Info: Pin FL_DQ[9] uses I/O standard 3.3-V LVTTL at T7
    Info: Pin FL_DQ[10] uses I/O standard 3.3-V LVTTL at T4
    Info: Pin FL_DQ[11] uses I/O standard 3.3-V LVTTL at U2
    Info: Pin FL_DQ[12] uses I/O standard 3.3-V LVTTL at V1
    Info: Pin FL_DQ[13] uses I/O standard 3.3-V LVTTL at V4
    Info: Pin FL_DQ[14] uses I/O standard 3.3-V LVTTL at W2
    Info: Pin FL_DQ[15] uses I/O standard 3.3-V LVTTL at Y2
    Info: Pin LCD_DATA[0] uses I/O standard 3.3-V LVTTL at D22
    Info: Pin LCD_DATA[1] uses I/O standard 3.3-V LVTTL at D21
    Info: Pin LCD_DATA[2] uses I/O standard 3.3-V LVTTL at C22
    Info: Pin LCD_DATA[3] uses I/O standard 3.3-V LVTTL at C21
    Info: Pin LCD_DATA[4] uses I/O standard 3.3-V LVTTL at B22
    Info: Pin LCD_DATA[5] uses I/O standard 3.3-V LVTTL at B21
    Info: Pin LCD_DATA[6] uses I/O standard 3.3-V LVTTL at D20
    Info: Pin LCD_DATA[7] uses I/O standard 3.3-V LVTTL at C20
    Info: Pin SD_DAT uses I/O standard 3.3-V LVTTL at AA22
    Info: Pin SD_CMD uses I/O standard 3.3-V LVTTL at Y22
    Info: Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at G21
    Info: Pin SW[9] uses I/O standard 3.3-V LVTTL at D2
    Info: Pin SW[7] uses I/O standard 3.3-V LVTTL at E3
    Info: Pin SW[8] uses I/O standard 3.3-V LVTTL at E4
    Info: Pin SW[6] uses I/O standard 3.3-V LVTTL at H7
    Info: Pin SW[5] uses I/O standard 3.3-V LVTTL at J7
    Info: Pin SW[4] uses I/O standard 3.3-V LVTTL at G5
    Info: Pin SW[3] uses I/O standard 3.3-V LVTTL at G4
    Info: Pin SW[2] uses I/O standard 3.3-V LVTTL at H6
    Info: Pin BUTTON[2] uses I/O standard 3.3-V LVTTL at F1
    Info: Pin SW[1] uses I/O standard 3.3-V LVTTL at H5
    Info: Pin BUTTON[1] uses I/O standard 3.3-V LVTTL at G3
    Info: Pin BUTTON[0] uses I/O standard 3.3-V LVTTL at H2
    Info: Pin SW[0] uses I/O standard 3.3-V LVTTL at J6
    Info: Pin SD_WP_N uses I/O standard 3.3-V LVTTL at W20
    Info: Pin UART_RXD uses I/O standard 3.3-V LVTTL at U22
Warning: Following 68 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info: Pin PS2_KBDAT has a permanently disabled output enable
    Info: Pin PS2_KBCLK has a permanently disabled output enable
    Info: Pin PS2_MSDAT has a permanently disabled output enable
    Info: Pin PS2_MSCLK has a permanently disabled output enable
    Info: Pin GPIO0_D[0] has a permanently disabled output enable
    Info: Pin GPIO0_D[1] has a permanently disabled output enable
    Info: Pin GPIO0_D[2] has a permanently disabled output enable
    Info: Pin GPIO0_D[3] has a permanently disabled output enable
    Info: Pin GPIO0_D[4] has a permanently disabled output enable
    Info: Pin GPIO0_D[5] has a permanently disabled output enable
    Info: Pin GPIO0_D[6] has a permanently disabled output enable
    Info: Pin GPIO0_D[7] has a permanently disabled output enable
    Info: Pin GPIO0_D[8] has a permanently disabled output enable
    Info: Pin GPIO0_D[9] has a permanently disabled output enable
    Info: Pin GPIO0_D[10] has a permanently disabled output enable
    Info: Pin GPIO0_D[11] has a permanently disabled output enable
    Info: Pin GPIO0_D[12] has a permanently disabled output enable
    Info: Pin GPIO0_D[13] has a permanently disabled output enable
    Info: Pin GPIO0_D[14] has a permanently disabled output enable
    Info: Pin GPIO0_D[15] has a permanently disabled output enable
    Info: Pin GPIO0_D[16] has a permanently disabled output enable
    Info: Pin GPIO0_D[17] has a permanently disabled output enable
    Info: Pin GPIO0_D[18] has a permanently disabled output enable
    Info: Pin GPIO0_D[19] has a permanently disabled output enable
    Info: Pin GPIO0_D[20] has a permanently disabled output enable
    Info: Pin GPIO0_D[21] has a permanently disabled output enable
    Info: Pin GPIO0_D[22] has a permanently disabled output enable
    Info: Pin GPIO0_D[23] has a permanently disabled output enable
    Info: Pin GPIO0_D[24] has a permanently disabled output enable
    Info: Pin GPIO0_D[25] has a permanently disabled output enable
    Info: Pin GPIO0_D[26] has a permanently disabled output enable
    Info: Pin GPIO0_D[27] has a permanently disabled output enable
    Info: Pin GPIO0_D[28] has a permanently disabled output enable
    Info: Pin GPIO0_D[29] has a permanently disabled output enable
    Info: Pin GPIO0_D[30] has a permanently disabled output enable
    Info: Pin GPIO0_D[31] has a permanently disabled output enable
    Info: Pin GPIO1_D[0] has a permanently disabled output enable
    Info: Pin GPIO1_D[1] has a permanently disabled output enable
    Info: Pin GPIO1_D[2] has a permanently disabled output enable
    Info: Pin GPIO1_D[3] has a permanently disabled output enable
    Info: Pin GPIO1_D[4] has a permanently disabled output enable
    Info: Pin GPIO1_D[5] has a permanently disabled output enable
    Info: Pin GPIO1_D[6] has a permanently disabled output enable
    Info: Pin GPIO1_D[7] has a permanently disabled output enable
    Info: Pin GPIO1_D[8] has a permanently disabled output enable
    Info: Pin GPIO1_D[9] has a permanently disabled output enable
    Info: Pin GPIO1_D[10] has a permanently disabled output enable
    Info: Pin GPIO1_D[11] has a permanently disabled output enable
    Info: Pin GPIO1_D[12] has a permanently disabled output enable
    Info: Pin GPIO1_D[13] has a permanently disabled output enable
    Info: Pin GPIO1_D[14] has a permanently disabled output enable
    Info: Pin GPIO1_D[15] has a permanently disabled output enable
    Info: Pin GPIO1_D[16] has a permanently disabled output enable
    Info: Pin GPIO1_D[17] has a permanently disabled output enable
    Info: Pin GPIO1_D[18] has a permanently disabled output enable
    Info: Pin GPIO1_D[19] has a permanently disabled output enable
    Info: Pin GPIO1_D[20] has a permanently disabled output enable
    Info: Pin GPIO1_D[21] has a permanently disabled output enable
    Info: Pin GPIO1_D[22] has a permanently disabled output enable
    Info: Pin GPIO1_D[23] has a permanently disabled output enable
    Info: Pin GPIO1_D[24] has a permanently disabled output enable
    Info: Pin GPIO1_D[25] has a permanently disabled output enable
    Info: Pin GPIO1_D[26] has a permanently disabled output enable
    Info: Pin GPIO1_D[27] has a permanently disabled output enable
    Info: Pin GPIO1_D[28] has a permanently disabled output enable
    Info: Pin GPIO1_D[29] has a permanently disabled output enable
    Info: Pin GPIO1_D[30] has a permanently disabled output enable
    Info: Pin GPIO1_D[31] has a permanently disabled output enable
Warning: Following 93 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results
    Info: Pin UART_CTS has GND driving its datain port
    Info: Pin DRAM_ADDR[12] has GND driving its datain port
    Info: Pin DRAM_CKE has VCC driving its datain port
    Info: Pin FL_ADDR[21] has GND driving its datain port
    Info: Pin FL_RST_N has VCC driving its datain port
    Info: Pin FL_WP_N has VCC driving its datain port
    Info: Pin FL_BYTE_N has VCC driving its datain port
    Info: Pin VGA_HS has GND driving its datain port
    Info: Pin VGA_VS has GND driving its datain port
    Info: Pin VGA_R[0] has GND driving its datain port
    Info: Pin VGA_R[1] has GND driving its datain port
    Info: Pin VGA_R[2] has GND driving its datain port
    Info: Pin VGA_R[3] has GND driving its datain port
    Info: Pin VGA_G[0] has GND driving its datain port
    Info: Pin VGA_G[1] has GND driving its datain port
    Info: Pin VGA_G[2] has GND driving its datain port
    Info: Pin VGA_G[3] has GND driving its datain port
    Info: Pin VGA_B[0] has GND driving its datain port
    Info: Pin VGA_B[1] has GND driving its datain port
    Info: Pin VGA_B[2] has GND driving its datain port
    Info: Pin VGA_B[3] has GND driving its datain port
    Info: Pin GPIO0_CLKOUT[0] has GND driving its datain port
    Info: Pin GPIO0_CLKOUT[1] has GND driving its datain port
    Info: Pin GPIO1_CLKOUT[0] has GND driving its datain port
    Info: Pin GPIO1_CLKOUT[1] has GND driving its datain port
    Info: Pin PS2_KBDAT has VCC driving its datain port
    Info: Pin PS2_KBCLK has VCC driving its datain port
    Info: Pin PS2_MSDAT has VCC driving its datain port
    Info: Pin PS2_MSCLK has VCC driving its datain port
    Info: Pin GPIO0_D[0] has VCC driving its datain port
    Info: Pin GPIO0_D[1] has VCC driving its datain port
    Info: Pin GPIO0_D[2] has VCC driving its datain port
    Info: Pin GPIO0_D[3] has VCC driving its datain port
    Info: Pin GPIO0_D[4] has VCC driving its datain port
    Info: Pin GPIO0_D[5] has VCC driving its datain port
    Info: Pin GPIO0_D[6] has VCC driving its datain port
    Info: Pin GPIO0_D[7] has VCC driving its datain port
    Info: Pin GPIO0_D[8] has VCC driving its datain port
    Info: Pin GPIO0_D[9] has VCC driving its datain port
    Info: Pin GPIO0_D[10] has VCC driving its datain port
    Info: Pin GPIO0_D[11] has VCC driving its datain port
    Info: Pin GPIO0_D[12] has VCC driving its datain port
    Info: Pin GPIO0_D[13] has VCC driving its datain port
    Info: Pin GPIO0_D[14] has VCC driving its datain port
    Info: Pin GPIO0_D[15] has VCC driving its datain port
    Info: Pin GPIO0_D[16] has VCC driving its datain port
    Info: Pin GPIO0_D[17] has VCC driving its datain port
    Info: Pin GPIO0_D[18] has VCC driving its datain port
    Info: Pin GPIO0_D[19] has VCC driving its datain port
    Info: Pin GPIO0_D[20] has VCC driving its datain port
    Info: Pin GPIO0_D[21] has VCC driving its datain port
    Info: Pin GPIO0_D[22] has VCC driving its datain port
    Info: Pin GPIO0_D[23] has VCC driving its datain port
    Info: Pin GPIO0_D[24] has VCC driving its datain port
    Info: Pin GPIO0_D[25] has VCC driving its datain port
    Info: Pin GPIO0_D[26] has VCC driving its datain port
    Info: Pin GPIO0_D[27] has VCC driving its datain port
    Info: Pin GPIO0_D[28] has VCC driving its datain port
    Info: Pin GPIO0_D[29] has VCC driving its datain port
    Info: Pin GPIO0_D[30] has VCC driving its datain port
    Info: Pin GPIO0_D[31] has VCC driving its datain port
    Info: Pin GPIO1_D[0] has VCC driving its datain port
    Info: Pin GPIO1_D[1] has VCC driving its datain port
    Info: Pin GPIO1_D[2] has VCC driving its datain port
    Info: Pin GPIO1_D[3] has VCC driving its datain port
    Info: Pin GPIO1_D[4] has VCC driving its datain port
    Info: Pin GPIO1_D[5] has VCC driving its datain port
    Info: Pin GPIO1_D[6] has VCC driving its datain port
    Info: Pin GPIO1_D[7] has VCC driving its datain port
    Info: Pin GPIO1_D[8] has VCC driving its datain port
    Info: Pin GPIO1_D[9] has VCC driving its datain port
    Info: Pin GPIO1_D[10] has VCC driving its datain port
    Info: Pin GPIO1_D[11] has VCC driving its datain port
    Info: Pin GPIO1_D[12] has VCC driving its datain port
    Info: Pin GPIO1_D[13] has VCC driving its datain port
    Info: Pin GPIO1_D[14] has VCC driving its datain port
    Info: Pin GPIO1_D[15] has VCC driving its datain port
    Info: Pin GPIO1_D[16] has VCC driving its datain port
    Info: Pin GPIO1_D[17] has VCC driving its datain port
    Info: Pin GPIO1_D[18] has VCC driving its datain port
    Info: Pin GPIO1_D[19] has VCC driving its datain port
    Info: Pin GPIO1_D[20] has VCC driving its datain port
    Info: Pin GPIO1_D[21] has VCC driving its datain port
    Info: Pin GPIO1_D[22] has VCC driving its datain port
    Info: Pin GPIO1_D[23] has VCC driving its datain port
    Info: Pin GPIO1_D[24] has VCC driving its datain port
    Info: Pin GPIO1_D[25] has VCC driving its datain port
    Info: Pin GPIO1_D[26] has VCC driving its datain port
    Info: Pin GPIO1_D[27] has VCC driving its datain port
    Info: Pin GPIO1_D[28] has VCC driving its datain port
    Info: Pin GPIO1_D[29] has VCC driving its datain port
    Info: Pin GPIO1_D[30] has VCC driving its datain port
    Info: Pin GPIO1_D[31] has VCC driving its datain port
Info: Following groups of pins have the same output enable
    Info: Following pins have the same output enable: DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|oe~_Duplicate_7
        Info: Type bi-directional pin DRAM_DQ[8] uses the 3.3-V LVTTL I/O standard
    Info: Following pins have the same output enable: DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_7
        Info: Type bi-directional pin FL_DQ[8] uses the 3.3-V LVTTL I/O standard
    Info: Following pins have the same output enable: DE0_SOPC:DE0_SOPC_inst|sd_dat:the_sd_dat|data_dir (inverted)
        Info: Type bi-directional pin SD_DAT uses the 3.3-V LVTTL I/O standard
    Info: Following pins have the same output enable: DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|oe~_Duplicate_10
        Info: Type bi-directional pin DRAM_DQ[5] uses the 3.3-V LVTTL I/O standard
    Info: Following pins have the same output enable: DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_10
        Info: Type bi-directional pin FL_DQ[5] uses the 3.3-V LVTTL I/O standard
    Info: Following pins have the same output enable: DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_0uf1:auto_generated|altsyncram_7i31:fifo_ram|q_b[4]
        Info: Type bi-directional pin LCD_DATA[5] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin LCD_DATA[2] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin LCD_DATA[7] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin LCD_DATA[4] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin LCD_DATA[1] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin LCD_DATA[6] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin LCD_DATA[3] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin LCD_DATA[0] uses the 3.3-V LVTTL I/O standard
    Info: Following pins have the same output enable: DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|oe~_Duplicate_13
        Info: Type bi-directional pin DRAM_DQ[2] uses the 3.3-V LVTTL I/O standard
    Info: Following pins have the same output enable: DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_13
        Info: Type bi-directional pin FL_DQ[2] uses the 3.3-V LVTTL I/O standard
    Info: Following pins have the same output enable: DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|oe~_Duplicate_8
        Info: Type bi-directional pin DRAM_DQ[7] uses the 3.3-V LVTTL I/O standard
    Info: Following pins have the same output enable: DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|oe
        Info: Type bi-directional pin DRAM_DQ[15] uses the 3.3-V LVTTL I/O standard
    Info: Following pins have the same output enable: DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_8
        Info: Type bi-directional pin FL_DQ[7] uses the 3.3-V LVTTL I/O standard
    Info: Following pins have the same output enable: DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|d1_in_a_write_cycle
        Info: Type bi-directional pin FL_DQ[15] uses the 3.3-V LVTTL I/O standard
    Info: Following pins have the same output enable: DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|oe~_Duplicate_11
        Info: Type bi-directional pin DRAM_DQ[4] uses the 3.3-V LVTTL I/O standard
    Info: Following pins have the same output enable: DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|oe~_Duplicate_3
        Info: Type bi-directional pin DRAM_DQ[12] uses the 3.3-V LVTTL I/O standard
    Info: Following pins have the same output enable: DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_11
        Info: Type bi-directional pin FL_DQ[4] uses the 3.3-V LVTTL I/O standard
    Info: Following pins have the same output enable: DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_3
        Info: Type bi-directional pin FL_DQ[12] uses the 3.3-V LVTTL I/O standard
    Info: Following pins have the same output enable: DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|oe~_Duplicate_14
        Info: Type bi-directional pin DRAM_DQ[1] uses the 3.3-V LVTTL I/O standard
    Info: Following pins have the same output enable: DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|oe~_Duplicate_6
        Info: Type bi-directional pin DRAM_DQ[9] uses the 3.3-V LVTTL I/O standard
    Info: Following pins have the same output enable: DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_14
        Info: Type bi-directional pin FL_DQ[1] uses the 3.3-V LVTTL I/O standard
    Info: Following pins have the same output enable: DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_6
        Info: Type bi-directional pin FL_DQ[9] uses the 3.3-V LVTTL I/O standard
    Info: Following pins have the same output enable: DE0_SOPC:DE0_SOPC_inst|sd_cmd:the_sd_cmd|data_dir (inverted)
        Info: Type bi-directional pin SD_CMD uses the 3.3-V LVTTL I/O standard
    Info: Following pins have the same output enable: DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|oe~_Duplicate_9
        Info: Type bi-directional pin DRAM_DQ[6] uses the 3.3-V LVTTL I/O standard
    Info: Following pins have the same output enable: DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|oe~_Duplicate_1
        Info: Type bi-directional pin DRAM_DQ[14] uses the 3.3-V LVTTL I/O standard
    Info: Following pins have the same output enable: DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_9
        Info: Type bi-directional pin FL_DQ[6] uses the 3.3-V LVTTL I/O standard
    Info: Following pins have the same output enable: DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_1
        Info: Type bi-directional pin FL_DQ[14] uses the 3.3-V LVTTL I/O standard
    Info: Following pins have the same output enable: DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|oe~_Duplicate_12
        Info: Type bi-directional pin DRAM_DQ[3] uses the 3.3-V LVTTL I/O standard
    Info: Following pins have the same output enable: DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|oe~_Duplicate_4
        Info: Type bi-directional pin DRAM_DQ[11] uses the 3.3-V LVTTL I/O standard
    Info: Following pins have the same output enable: DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_12
        Info: Type bi-directional pin FL_DQ[3] uses the 3.3-V LVTTL I/O standard
    Info: Following pins have the same output enable: DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_4
        Info: Type bi-directional pin FL_DQ[11] uses the 3.3-V LVTTL I/O standard
    Info: Following pins have the same output enable: DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|oe~_Duplicate_15
        Info: Type bi-directional pin DRAM_DQ[0] uses the 3.3-V LVTTL I/O standard
    Info: Following pins have the same output enable: DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_15
        Info: Type bi-directional pin FL_DQ[0] uses the 3.3-V LVTTL I/O standard
    Info: Following pins have the same output enable: DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|oe~_Duplicate_2
        Info: Type bi-directional pin DRAM_DQ[13] uses the 3.3-V LVTTL I/O standard
    Info: Following pins have the same output enable: DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_2
        Info: Type bi-directional pin FL_DQ[13] uses the 3.3-V LVTTL I/O standard
    Info: Following pins have the same output enable: DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|oe~_Duplicate_5
        Info: Type bi-directional pin DRAM_DQ[10] uses the 3.3-V LVTTL I/O standard
    Info: Following pins have the same output enable: DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_5
        Info: Type bi-directional pin FL_DQ[10] uses the 3.3-V LVTTL I/O standard
Info: Generated suppressed messages file D:/NIOS_II/DE0/CD_EXAMPLE/DE0_NIOS_SDCARD/DE0_TOP.fit.smsg
Info: Quartus II Fitter was successful. 0 errors, 38 warnings
    Info: Peak virtual memory: 319 megabytes
    Info: Processing ended: Tue May 19 20:44:37 2009
    Info: Elapsed time: 00:00:49
    Info: Total CPU time (on all processors): 00:00:49


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in D:/NIOS_II/DE0/CD_EXAMPLE/DE0_NIOS_SDCARD/DE0_TOP.fit.smsg.


