--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf -ucf
constraint_switch.ucf -ucf constraint_clk.ucf -ucf constraint_led.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc3s50a,tq144,-4 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 80 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 4 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.700ns.
--------------------------------------------------------------------------------

Paths for end point led_0 (SLICE_X13Y0.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     77.300ns (requirement - (data path - clock path skew + uncertainty))
  Source:               temp_0 (FF)
  Destination:          led_0 (FF)
  Requirement:          80.000ns
  Data Path Delay:      2.697ns (Levels of Logic = 0)
  Clock Path Skew:      -0.003ns (0.019 - 0.022)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: temp_0 to led_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y1.YQ       Tcko                  0.676   temp<0>
                                                       temp_0
    SLICE_X13Y0.SR       net (fanout=1)        1.154   temp<0>
    SLICE_X13Y0.CLK      Tsrck                 0.867   led_0
                                                       led_0
    -------------------------------------------------  ---------------------------
    Total                                      2.697ns (1.543ns logic, 1.154ns route)
                                                       (57.2% logic, 42.8% route)

--------------------------------------------------------------------------------

Paths for end point led_1 (SLICE_X14Y0.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     77.705ns (requirement - (data path - clock path skew + uncertainty))
  Source:               temp_1 (FF)
  Destination:          led_1 (FF)
  Requirement:          80.000ns
  Data Path Delay:      2.247ns (Levels of Logic = 0)
  Clock Path Skew:      -0.048ns (0.204 - 0.252)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: temp_1 to led_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y0.YQ       Tcko                  0.580   temp<1>
                                                       temp_1
    SLICE_X14Y0.BY       net (fanout=2)        1.281   temp<1>
    SLICE_X14Y0.CLK      Tdick                 0.386   led_1
                                                       led_1
    -------------------------------------------------  ---------------------------
    Total                                      2.247ns (0.966ns logic, 1.281ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------

Paths for end point led_2 (SLICE_X9Y0.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     78.556ns (requirement - (data path - clock path skew + uncertainty))
  Source:               temp_2 (FF)
  Destination:          led_2 (FF)
  Requirement:          80.000ns
  Data Path Delay:      1.441ns (Levels of Logic = 0)
  Clock Path Skew:      -0.003ns (0.019 - 0.022)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: temp_2 to led_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y0.YQ        Tcko                  0.676   temp<2>
                                                       temp_2
    SLICE_X9Y0.BY        net (fanout=1)        0.451   temp<2>
    SLICE_X9Y0.CLK       Tdick                 0.314   led_2
                                                       led_2
    -------------------------------------------------  ---------------------------
    Total                                      1.441ns (0.990ns logic, 0.451ns route)
                                                       (68.7% logic, 31.3% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 80 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point led_0 (SLICE_X13Y0.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.961ns (requirement - (clock path skew + uncertainty - data path))
  Source:               temp_1 (FF)
  Destination:          led_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.004ns (Levels of Logic = 0)
  Clock Path Skew:      0.043ns (0.257 - 0.214)
  Source Clock:         clk_BUFGP rising at 80.000ns
  Destination Clock:    clk_BUFGP rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: temp_1 to led_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y0.YQ       Tcko                  0.464   temp<1>
                                                       temp_1
    SLICE_X13Y0.BY       net (fanout=2)        0.400   temp<1>
    SLICE_X13Y0.CLK      Tckdi       (-Th)    -0.140   led_0
                                                       led_0
    -------------------------------------------------  ---------------------------
    Total                                      1.004ns (0.604ns logic, 0.400ns route)
                                                       (60.2% logic, 39.8% route)

--------------------------------------------------------------------------------

Paths for end point led_2 (SLICE_X9Y0.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.039ns (requirement - (clock path skew + uncertainty - data path))
  Source:               temp_2 (FF)
  Destination:          led_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.042ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.022 - 0.019)
  Source Clock:         clk_BUFGP rising at 80.000ns
  Destination Clock:    clk_BUFGP rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: temp_2 to led_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y0.YQ        Tcko                  0.541   temp<2>
                                                       temp_2
    SLICE_X9Y0.BY        net (fanout=1)        0.361   temp<2>
    SLICE_X9Y0.CLK       Tckdi       (-Th)    -0.140   led_2
                                                       led_2
    -------------------------------------------------  ---------------------------
    Total                                      1.042ns (0.681ns logic, 0.361ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Paths for end point led_1 (SLICE_X14Y0.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.635ns (requirement - (clock path skew + uncertainty - data path))
  Source:               temp_1 (FF)
  Destination:          led_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.662ns (Levels of Logic = 0)
  Clock Path Skew:      0.027ns (0.241 - 0.214)
  Source Clock:         clk_BUFGP rising at 80.000ns
  Destination Clock:    clk_BUFGP rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: temp_1 to led_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y0.YQ       Tcko                  0.464   temp<1>
                                                       temp_1
    SLICE_X14Y0.BY       net (fanout=2)        1.025   temp<1>
    SLICE_X14Y0.CLK      Tckdi       (-Th)    -0.173   led_1
                                                       led_1
    -------------------------------------------------  ---------------------------
    Total                                      1.662ns (0.637ns logic, 1.025ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 80 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 78.398ns (period - (min low pulse limit / (low pulse / period)))
  Period: 80.000ns
  Low pulse: 40.000ns
  Low pulse limit: 0.801ns (Tcl)
  Physical resource: temp<0>/CLK
  Logical resource: temp_0/CK
  Location pin: SLICE_X12Y1.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 78.398ns (period - (min high pulse limit / (high pulse / period)))
  Period: 80.000ns
  High pulse: 40.000ns
  High pulse limit: 0.801ns (Tch)
  Physical resource: temp<0>/CLK
  Logical resource: temp_0/CK
  Location pin: SLICE_X12Y1.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 78.398ns (period - min period limit)
  Period: 80.000ns
  Min period limit: 1.602ns (624.220MHz) (Tcp)
  Physical resource: temp<0>/CLK
  Logical resource: temp_0/CK
  Location pin: SLICE_X12Y1.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.700|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 4 paths, 0 nets, and 11 connections

Design statistics:
   Minimum period:   2.700ns{1}   (Maximum frequency: 370.370MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Jan 25 11:09:20 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4507 MB



