module counter_tb(

    );
reg clk_tb;
reg rst_tb;
wire [3:0] count_tb;    
counter DUT (
    .clk(clk_tb),
    .rst(rst_tb),
    .count_out(count_tb)
    );
initial begin
clk_tb = 1'b1;
rst_tb = 1'b1;
#10 rst_tb = 1'b0;
end  
always begin
#5 clk_tb=~clk_tb;
end 
endmodule
