$date
	Wed Jul  3 15:16:09 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module eqSim $end
$var wire 1 ! s $end
$var reg 1 " x $end
$var reg 1 # y $end
$scope module g1 $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ na $end
$var wire 1 % nb $end
$var wire 1 ! s $end
$var wire 1 & s1 $end
$var wire 1 ' s2 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1'
0&
1%
1$
0#
0"
1!
$end
#50
0!
0'
0%
1#
#100
1%
0$
0#
1"
#150
1!
0%
1&
1#
#200
