{
  "module_name": "r9a07g043-cpg.h",
  "hash_id": "02d1428a1af0d58e4caa12f4bb5b09e4d699d8d534b67b03ccebffbb8a6e178c",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/r9a07g043-cpg.h",
  "human_readable_source": " \n#ifndef __DT_BINDINGS_CLOCK_R9A07G043_CPG_H__\n#define __DT_BINDINGS_CLOCK_R9A07G043_CPG_H__\n\n#include <dt-bindings/clock/renesas-cpg-mssr.h>\n\n \n#define R9A07G043_CLK_I\t\t\t0\n#define R9A07G043_CLK_I2\t\t1\n#define R9A07G043_CLK_S0\t\t2\n#define R9A07G043_CLK_SPI0\t\t3\n#define R9A07G043_CLK_SPI1\t\t4\n#define R9A07G043_CLK_SD0\t\t5\n#define R9A07G043_CLK_SD1\t\t6\n#define R9A07G043_CLK_M0\t\t7\n#define R9A07G043_CLK_M2\t\t8\n#define R9A07G043_CLK_M3\t\t9\n#define R9A07G043_CLK_HP\t\t10\n#define R9A07G043_CLK_TSU\t\t11\n#define R9A07G043_CLK_ZT\t\t12\n#define R9A07G043_CLK_P0\t\t13\n#define R9A07G043_CLK_P1\t\t14\n#define R9A07G043_CLK_P2\t\t15\n#define R9A07G043_CLK_AT\t\t16\n#define R9A07G043_OSCCLK\t\t17\n#define R9A07G043_CLK_P0_DIV2\t\t18\n\n \n#define R9A07G043_CA55_SCLK\t\t0\t \n#define R9A07G043_CA55_PCLK\t\t1\t \n#define R9A07G043_CA55_ATCLK\t\t2\t \n#define R9A07G043_CA55_GICCLK\t\t3\t \n#define R9A07G043_CA55_PERICLK\t\t4\t \n#define R9A07G043_CA55_ACLK\t\t5\t \n#define R9A07G043_CA55_TSCLK\t\t6\t \n#define R9A07G043_GIC600_GICCLK\t\t7\t \n#define R9A07G043_IA55_CLK\t\t8\t \n#define R9A07G043_IA55_PCLK\t\t9\t \n#define R9A07G043_MHU_PCLK\t\t10\t \n#define R9A07G043_SYC_CNT_CLK\t\t11\n#define R9A07G043_DMAC_ACLK\t\t12\n#define R9A07G043_DMAC_PCLK\t\t13\n#define R9A07G043_OSTM0_PCLK\t\t14\n#define R9A07G043_OSTM1_PCLK\t\t15\n#define R9A07G043_OSTM2_PCLK\t\t16\n#define R9A07G043_MTU_X_MCK_MTU3\t17\n#define R9A07G043_POE3_CLKM_POE\t\t18\n#define R9A07G043_WDT0_PCLK\t\t19\n#define R9A07G043_WDT0_CLK\t\t20\n#define R9A07G043_WDT2_PCLK\t\t21\t \n#define R9A07G043_WDT2_CLK\t\t22\t \n#define R9A07G043_SPI_CLK2\t\t23\n#define R9A07G043_SPI_CLK\t\t24\n#define R9A07G043_SDHI0_IMCLK\t\t25\n#define R9A07G043_SDHI0_IMCLK2\t\t26\n#define R9A07G043_SDHI0_CLK_HS\t\t27\n#define R9A07G043_SDHI0_ACLK\t\t28\n#define R9A07G043_SDHI1_IMCLK\t\t29\n#define R9A07G043_SDHI1_IMCLK2\t\t30\n#define R9A07G043_SDHI1_CLK_HS\t\t31\n#define R9A07G043_SDHI1_ACLK\t\t32\n#define R9A07G043_ISU_ACLK\t\t33\t \n#define R9A07G043_ISU_PCLK\t\t34\t \n#define R9A07G043_CRU_SYSCLK\t\t35\t \n#define R9A07G043_CRU_VCLK\t\t36\t \n#define R9A07G043_CRU_PCLK\t\t37\t \n#define R9A07G043_CRU_ACLK\t\t38\t \n#define R9A07G043_LCDC_CLK_A\t\t39\t \n#define R9A07G043_LCDC_CLK_P\t\t40\t \n#define R9A07G043_LCDC_CLK_D\t\t41\t \n#define R9A07G043_SSI0_PCLK2\t\t42\n#define R9A07G043_SSI0_PCLK_SFR\t\t43\n#define R9A07G043_SSI1_PCLK2\t\t44\n#define R9A07G043_SSI1_PCLK_SFR\t\t45\n#define R9A07G043_SSI2_PCLK2\t\t46\n#define R9A07G043_SSI2_PCLK_SFR\t\t47\n#define R9A07G043_SSI3_PCLK2\t\t48\n#define R9A07G043_SSI3_PCLK_SFR\t\t49\n#define R9A07G043_SRC_CLKP\t\t50\t \n#define R9A07G043_USB_U2H0_HCLK\t\t51\n#define R9A07G043_USB_U2H1_HCLK\t\t52\n#define R9A07G043_USB_U2P_EXR_CPUCLK\t53\n#define R9A07G043_USB_PCLK\t\t54\n#define R9A07G043_ETH0_CLK_AXI\t\t55\n#define R9A07G043_ETH0_CLK_CHI\t\t56\n#define R9A07G043_ETH1_CLK_AXI\t\t57\n#define R9A07G043_ETH1_CLK_CHI\t\t58\n#define R9A07G043_I2C0_PCLK\t\t59\n#define R9A07G043_I2C1_PCLK\t\t60\n#define R9A07G043_I2C2_PCLK\t\t61\n#define R9A07G043_I2C3_PCLK\t\t62\n#define R9A07G043_SCIF0_CLK_PCK\t\t63\n#define R9A07G043_SCIF1_CLK_PCK\t\t64\n#define R9A07G043_SCIF2_CLK_PCK\t\t65\n#define R9A07G043_SCIF3_CLK_PCK\t\t66\n#define R9A07G043_SCIF4_CLK_PCK\t\t67\n#define R9A07G043_SCI0_CLKP\t\t68\n#define R9A07G043_SCI1_CLKP\t\t69\n#define R9A07G043_IRDA_CLKP\t\t70\n#define R9A07G043_RSPI0_CLKB\t\t71\n#define R9A07G043_RSPI1_CLKB\t\t72\n#define R9A07G043_RSPI2_CLKB\t\t73\n#define R9A07G043_CANFD_PCLK\t\t74\n#define R9A07G043_GPIO_HCLK\t\t75\n#define R9A07G043_ADC_ADCLK\t\t76\n#define R9A07G043_ADC_PCLK\t\t77\n#define R9A07G043_TSU_PCLK\t\t78\n#define R9A07G043_NCEPLDM_DM_CLK\t79\t \n#define R9A07G043_NCEPLDM_ACLK\t\t80\t \n#define R9A07G043_NCEPLDM_TCK\t\t81\t \n#define R9A07G043_NCEPLMT_ACLK\t\t82\t \n#define R9A07G043_NCEPLIC_ACLK\t\t83\t \n#define R9A07G043_AX45MP_CORE0_CLK\t84\t \n#define R9A07G043_AX45MP_ACLK\t\t85\t \n#define R9A07G043_IAX45_CLK\t\t86\t \n#define R9A07G043_IAX45_PCLK\t\t87\t \n\n \n#define R9A07G043_CA55_RST_1_0\t\t0\t \n#define R9A07G043_CA55_RST_1_1\t\t1\t \n#define R9A07G043_CA55_RST_3_0\t\t2\t \n#define R9A07G043_CA55_RST_3_1\t\t3\t \n#define R9A07G043_CA55_RST_4\t\t4\t \n#define R9A07G043_CA55_RST_5\t\t5\t \n#define R9A07G043_CA55_RST_6\t\t6\t \n#define R9A07G043_CA55_RST_7\t\t7\t \n#define R9A07G043_CA55_RST_8\t\t8\t \n#define R9A07G043_CA55_RST_9\t\t9\t \n#define R9A07G043_CA55_RST_10\t\t10\t \n#define R9A07G043_CA55_RST_11\t\t11\t \n#define R9A07G043_CA55_RST_12\t\t12\t \n#define R9A07G043_GIC600_GICRESET_N\t13\t \n#define R9A07G043_GIC600_DBG_GICRESET_N\t14\t \n#define R9A07G043_IA55_RESETN\t\t15\t \n#define R9A07G043_MHU_RESETN\t\t16\t \n#define R9A07G043_DMAC_ARESETN\t\t17\n#define R9A07G043_DMAC_RST_ASYNC\t18\n#define R9A07G043_SYC_RESETN\t\t19\n#define R9A07G043_OSTM0_PRESETZ\t\t20\n#define R9A07G043_OSTM1_PRESETZ\t\t21\n#define R9A07G043_OSTM2_PRESETZ\t\t22\n#define R9A07G043_MTU_X_PRESET_MTU3\t23\n#define R9A07G043_POE3_RST_M_REG\t24\n#define R9A07G043_WDT0_PRESETN\t\t25\n#define R9A07G043_WDT2_PRESETN\t\t26\t \n#define R9A07G043_SPI_RST\t\t27\n#define R9A07G043_SDHI0_IXRST\t\t28\n#define R9A07G043_SDHI1_IXRST\t\t29\n#define R9A07G043_ISU_ARESETN\t\t30\t \n#define R9A07G043_ISU_PRESETN\t\t31\t \n#define R9A07G043_CRU_CMN_RSTB\t\t32\t \n#define R9A07G043_CRU_PRESETN\t\t33\t \n#define R9A07G043_CRU_ARESETN\t\t34\t \n#define R9A07G043_LCDC_RESET_N\t\t35\t \n#define R9A07G043_SSI0_RST_M2_REG\t36\n#define R9A07G043_SSI1_RST_M2_REG\t37\n#define R9A07G043_SSI2_RST_M2_REG\t38\n#define R9A07G043_SSI3_RST_M2_REG\t39\n#define R9A07G043_SRC_RST\t\t40\t \n#define R9A07G043_USB_U2H0_HRESETN\t41\n#define R9A07G043_USB_U2H1_HRESETN\t42\n#define R9A07G043_USB_U2P_EXL_SYSRST\t43\n#define R9A07G043_USB_PRESETN\t\t44\n#define R9A07G043_ETH0_RST_HW_N\t\t45\n#define R9A07G043_ETH1_RST_HW_N\t\t46\n#define R9A07G043_I2C0_MRST\t\t47\n#define R9A07G043_I2C1_MRST\t\t48\n#define R9A07G043_I2C2_MRST\t\t49\n#define R9A07G043_I2C3_MRST\t\t50\n#define R9A07G043_SCIF0_RST_SYSTEM_N\t51\n#define R9A07G043_SCIF1_RST_SYSTEM_N\t52\n#define R9A07G043_SCIF2_RST_SYSTEM_N\t53\n#define R9A07G043_SCIF3_RST_SYSTEM_N\t54\n#define R9A07G043_SCIF4_RST_SYSTEM_N\t55\n#define R9A07G043_SCI0_RST\t\t56\n#define R9A07G043_SCI1_RST\t\t57\n#define R9A07G043_IRDA_RST\t\t58\n#define R9A07G043_RSPI0_RST\t\t59\n#define R9A07G043_RSPI1_RST\t\t60\n#define R9A07G043_RSPI2_RST\t\t61\n#define R9A07G043_CANFD_RSTP_N\t\t62\n#define R9A07G043_CANFD_RSTC_N\t\t63\n#define R9A07G043_GPIO_RSTN\t\t64\n#define R9A07G043_GPIO_PORT_RESETN\t65\n#define R9A07G043_GPIO_SPARE_RESETN\t66\n#define R9A07G043_ADC_PRESETN\t\t67\n#define R9A07G043_ADC_ADRST_N\t\t68\n#define R9A07G043_TSU_PRESETN\t\t69\n#define R9A07G043_NCEPLDM_DTM_PWR_RST_N\t70\t \n#define R9A07G043_NCEPLDM_ARESETN\t71\t \n#define R9A07G043_NCEPLMT_POR_RSTN\t72\t \n#define R9A07G043_NCEPLMT_ARESETN\t73\t \n#define R9A07G043_NCEPLIC_ARESETN\t74\t \n#define R9A07G043_AX45MP_ARESETNM\t75\t \n#define R9A07G043_AX45MP_ARESETNS\t76\t \n#define R9A07G043_AX45MP_L2_RESETN\t77\t \n#define R9A07G043_AX45MP_CORE0_RESETN\t78\t \n#define R9A07G043_IAX45_RESETN\t\t79\t \n\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}