Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Mar 10 16:59:00 2025
| Host         : Boston_Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file milestone_1_timing_summary_routed.rpt -pb milestone_1_timing_summary_routed.pb -rpx milestone_1_timing_summary_routed.rpx -warn_on_violation
| Design       : milestone_1
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     57          
LUTAR-1    Warning           LUT drives async reset alert    2           
TIMING-18  Warning           Missing input or output delay   8           
TIMING-20  Warning           Non-clocked latch               10          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (315)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (135)
5. checking no_input_delay (1)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (315)
--------------------------
 There are 7 register/latch pins with no clock driven by root clock pin: disp_select_reg[1]/L7/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ff0/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ff0/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: ff1/temp_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ff2/ff0/count_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ff2/ff0/count_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ff2/ff0/count_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ff2/ff0/count_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ff2/ff0/tick_reg__0/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ff2/ff1/count_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ff2/ff1/count_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ff2/ff1/count_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ff2/ff1/count_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ff2/ff1/tick_reg__0/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ff2/ff2/count_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ff2/ff2/count_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ff2/ff2/count_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ff2/ff2/count_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ff2/ff2/tick_reg__0/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ff2/ff3/count_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ff2/ff3/count_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ff2/ff3/count_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ff2/ff3/count_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ff2/ff3/tick_reg__0/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ff2/ff4/count_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ff2/ff4/count_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ff2/ff4/count_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ff2/ff4/count_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ff2/ff4/tick_reg__0/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ff2/ff5/count_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ff2/ff5/count_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ff2/ff5/count_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ff2/ff5/count_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ff2/ff5/tick_reg__0/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ff2/ff6/count_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ff2/ff6/count_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ff2/ff6/count_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ff2/ff6/count_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ff2/ff6/tick_reg__0/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ff2/ff7/count_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ff2/ff7/count_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ff2/ff7/count_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ff2/ff7/count_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ff4/count_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ff4/count_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ff4/count_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ff7/temp_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (135)
--------------------------------------------------
 There are 135 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.955        0.000                      0                   90        0.261        0.000                      0                   90        4.500        0.000                       0                    47  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.955        0.000                      0                   90        0.261        0.000                      0                   90        4.500        0.000                       0                    47  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.955ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.955ns  (required time - arrival time)
  Source:                 ff7/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff7/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.555ns  (logic 0.704ns (19.805%)  route 2.851ns (80.195%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.721     5.324    ff7/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  ff7/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  ff7/count_reg[22]/Q
                         net (fo=2, routed)           1.150     6.930    ff7/count_reg[22]
    SLICE_X1Y88          LUT6 (Prop_lut6_I3_O)        0.124     7.054 r  ff7/count[0]_i_7/O
                         net (fo=2, routed)           1.021     8.075    ff7/count[0]_i_7_n_0
    SLICE_X1Y83          LUT5 (Prop_lut5_I4_O)        0.124     8.199 r  ff7/count[0]_i_1__0/O
                         net (fo=27, routed)          0.679     8.878    ff7/count[0]_i_1__0_n_0
    SLICE_X0Y85          FDRE                                         r  ff7/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.600    15.023    ff7/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  ff7/count_reg[12]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X0Y85          FDRE (Setup_fdre_C_R)       -0.429    14.833    ff7/count_reg[12]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                          -8.878    
  -------------------------------------------------------------------
                         slack                                  5.955    

Slack (MET) :             5.955ns  (required time - arrival time)
  Source:                 ff7/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff7/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.555ns  (logic 0.704ns (19.805%)  route 2.851ns (80.195%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.721     5.324    ff7/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  ff7/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  ff7/count_reg[22]/Q
                         net (fo=2, routed)           1.150     6.930    ff7/count_reg[22]
    SLICE_X1Y88          LUT6 (Prop_lut6_I3_O)        0.124     7.054 r  ff7/count[0]_i_7/O
                         net (fo=2, routed)           1.021     8.075    ff7/count[0]_i_7_n_0
    SLICE_X1Y83          LUT5 (Prop_lut5_I4_O)        0.124     8.199 r  ff7/count[0]_i_1__0/O
                         net (fo=27, routed)          0.679     8.878    ff7/count[0]_i_1__0_n_0
    SLICE_X0Y85          FDRE                                         r  ff7/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.600    15.023    ff7/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  ff7/count_reg[13]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X0Y85          FDRE (Setup_fdre_C_R)       -0.429    14.833    ff7/count_reg[13]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                          -8.878    
  -------------------------------------------------------------------
                         slack                                  5.955    

Slack (MET) :             5.955ns  (required time - arrival time)
  Source:                 ff7/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff7/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.555ns  (logic 0.704ns (19.805%)  route 2.851ns (80.195%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.721     5.324    ff7/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  ff7/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  ff7/count_reg[22]/Q
                         net (fo=2, routed)           1.150     6.930    ff7/count_reg[22]
    SLICE_X1Y88          LUT6 (Prop_lut6_I3_O)        0.124     7.054 r  ff7/count[0]_i_7/O
                         net (fo=2, routed)           1.021     8.075    ff7/count[0]_i_7_n_0
    SLICE_X1Y83          LUT5 (Prop_lut5_I4_O)        0.124     8.199 r  ff7/count[0]_i_1__0/O
                         net (fo=27, routed)          0.679     8.878    ff7/count[0]_i_1__0_n_0
    SLICE_X0Y85          FDRE                                         r  ff7/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.600    15.023    ff7/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  ff7/count_reg[14]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X0Y85          FDRE (Setup_fdre_C_R)       -0.429    14.833    ff7/count_reg[14]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                          -8.878    
  -------------------------------------------------------------------
                         slack                                  5.955    

Slack (MET) :             5.955ns  (required time - arrival time)
  Source:                 ff7/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff7/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.555ns  (logic 0.704ns (19.805%)  route 2.851ns (80.195%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.721     5.324    ff7/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  ff7/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  ff7/count_reg[22]/Q
                         net (fo=2, routed)           1.150     6.930    ff7/count_reg[22]
    SLICE_X1Y88          LUT6 (Prop_lut6_I3_O)        0.124     7.054 r  ff7/count[0]_i_7/O
                         net (fo=2, routed)           1.021     8.075    ff7/count[0]_i_7_n_0
    SLICE_X1Y83          LUT5 (Prop_lut5_I4_O)        0.124     8.199 r  ff7/count[0]_i_1__0/O
                         net (fo=27, routed)          0.679     8.878    ff7/count[0]_i_1__0_n_0
    SLICE_X0Y85          FDRE                                         r  ff7/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.600    15.023    ff7/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  ff7/count_reg[15]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X0Y85          FDRE (Setup_fdre_C_R)       -0.429    14.833    ff7/count_reg[15]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                          -8.878    
  -------------------------------------------------------------------
                         slack                                  5.955    

Slack (MET) :             5.960ns  (required time - arrival time)
  Source:                 ff7/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff7/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.549ns  (logic 0.704ns (19.834%)  route 2.845ns (80.166%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.721     5.324    ff7/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  ff7/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  ff7/count_reg[22]/Q
                         net (fo=2, routed)           1.150     6.930    ff7/count_reg[22]
    SLICE_X1Y88          LUT6 (Prop_lut6_I3_O)        0.124     7.054 r  ff7/count[0]_i_7/O
                         net (fo=2, routed)           1.021     8.075    ff7/count[0]_i_7_n_0
    SLICE_X1Y83          LUT5 (Prop_lut5_I4_O)        0.124     8.199 r  ff7/count[0]_i_1__0/O
                         net (fo=27, routed)          0.674     8.873    ff7/count[0]_i_1__0_n_0
    SLICE_X0Y86          FDRE                                         r  ff7/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.600    15.023    ff7/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  ff7/count_reg[16]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X0Y86          FDRE (Setup_fdre_C_R)       -0.429    14.833    ff7/count_reg[16]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                          -8.873    
  -------------------------------------------------------------------
                         slack                                  5.960    

Slack (MET) :             5.960ns  (required time - arrival time)
  Source:                 ff7/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff7/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.549ns  (logic 0.704ns (19.834%)  route 2.845ns (80.166%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.721     5.324    ff7/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  ff7/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  ff7/count_reg[22]/Q
                         net (fo=2, routed)           1.150     6.930    ff7/count_reg[22]
    SLICE_X1Y88          LUT6 (Prop_lut6_I3_O)        0.124     7.054 r  ff7/count[0]_i_7/O
                         net (fo=2, routed)           1.021     8.075    ff7/count[0]_i_7_n_0
    SLICE_X1Y83          LUT5 (Prop_lut5_I4_O)        0.124     8.199 r  ff7/count[0]_i_1__0/O
                         net (fo=27, routed)          0.674     8.873    ff7/count[0]_i_1__0_n_0
    SLICE_X0Y86          FDRE                                         r  ff7/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.600    15.023    ff7/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  ff7/count_reg[17]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X0Y86          FDRE (Setup_fdre_C_R)       -0.429    14.833    ff7/count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                          -8.873    
  -------------------------------------------------------------------
                         slack                                  5.960    

Slack (MET) :             5.960ns  (required time - arrival time)
  Source:                 ff7/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff7/count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.549ns  (logic 0.704ns (19.834%)  route 2.845ns (80.166%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.721     5.324    ff7/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  ff7/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  ff7/count_reg[22]/Q
                         net (fo=2, routed)           1.150     6.930    ff7/count_reg[22]
    SLICE_X1Y88          LUT6 (Prop_lut6_I3_O)        0.124     7.054 r  ff7/count[0]_i_7/O
                         net (fo=2, routed)           1.021     8.075    ff7/count[0]_i_7_n_0
    SLICE_X1Y83          LUT5 (Prop_lut5_I4_O)        0.124     8.199 r  ff7/count[0]_i_1__0/O
                         net (fo=27, routed)          0.674     8.873    ff7/count[0]_i_1__0_n_0
    SLICE_X0Y86          FDRE                                         r  ff7/count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.600    15.023    ff7/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  ff7/count_reg[18]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X0Y86          FDRE (Setup_fdre_C_R)       -0.429    14.833    ff7/count_reg[18]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                          -8.873    
  -------------------------------------------------------------------
                         slack                                  5.960    

Slack (MET) :             5.960ns  (required time - arrival time)
  Source:                 ff7/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff7/count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.549ns  (logic 0.704ns (19.834%)  route 2.845ns (80.166%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.721     5.324    ff7/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  ff7/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  ff7/count_reg[22]/Q
                         net (fo=2, routed)           1.150     6.930    ff7/count_reg[22]
    SLICE_X1Y88          LUT6 (Prop_lut6_I3_O)        0.124     7.054 r  ff7/count[0]_i_7/O
                         net (fo=2, routed)           1.021     8.075    ff7/count[0]_i_7_n_0
    SLICE_X1Y83          LUT5 (Prop_lut5_I4_O)        0.124     8.199 r  ff7/count[0]_i_1__0/O
                         net (fo=27, routed)          0.674     8.873    ff7/count[0]_i_1__0_n_0
    SLICE_X0Y86          FDRE                                         r  ff7/count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.600    15.023    ff7/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  ff7/count_reg[19]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X0Y86          FDRE (Setup_fdre_C_R)       -0.429    14.833    ff7/count_reg[19]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                          -8.873    
  -------------------------------------------------------------------
                         slack                                  5.960    

Slack (MET) :             5.971ns  (required time - arrival time)
  Source:                 ff7/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff7/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.540ns  (logic 0.704ns (19.884%)  route 2.836ns (80.116%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.721     5.324    ff7/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  ff7/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  ff7/count_reg[22]/Q
                         net (fo=2, routed)           1.150     6.930    ff7/count_reg[22]
    SLICE_X1Y88          LUT6 (Prop_lut6_I3_O)        0.124     7.054 r  ff7/count[0]_i_7/O
                         net (fo=2, routed)           1.021     8.075    ff7/count[0]_i_7_n_0
    SLICE_X1Y83          LUT5 (Prop_lut5_I4_O)        0.124     8.199 r  ff7/count[0]_i_1__0/O
                         net (fo=27, routed)          0.665     8.864    ff7/count[0]_i_1__0_n_0
    SLICE_X0Y88          FDRE                                         r  ff7/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.602    15.025    ff7/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  ff7/count_reg[24]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X0Y88          FDRE (Setup_fdre_C_R)       -0.429    14.835    ff7/count_reg[24]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                          -8.864    
  -------------------------------------------------------------------
                         slack                                  5.971    

Slack (MET) :             5.971ns  (required time - arrival time)
  Source:                 ff7/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff7/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.540ns  (logic 0.704ns (19.884%)  route 2.836ns (80.116%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.721     5.324    ff7/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  ff7/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  ff7/count_reg[22]/Q
                         net (fo=2, routed)           1.150     6.930    ff7/count_reg[22]
    SLICE_X1Y88          LUT6 (Prop_lut6_I3_O)        0.124     7.054 r  ff7/count[0]_i_7/O
                         net (fo=2, routed)           1.021     8.075    ff7/count[0]_i_7_n_0
    SLICE_X1Y83          LUT5 (Prop_lut5_I4_O)        0.124     8.199 r  ff7/count[0]_i_1__0/O
                         net (fo=27, routed)          0.665     8.864    ff7/count[0]_i_1__0_n_0
    SLICE_X0Y88          FDRE                                         r  ff7/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.602    15.025    ff7/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  ff7/count_reg[25]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X0Y88          FDRE (Setup_fdre_C_R)       -0.429    14.835    ff7/count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                          -8.864    
  -------------------------------------------------------------------
                         slack                                  5.971    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 ff1/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff1/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.599     1.518    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y86          FDRE                                         r  ff1/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  ff1/count_reg[15]/Q
                         net (fo=2, routed)           0.117     1.777    ff1/count_reg[15]
    SLICE_X7Y86          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.885 r  ff1/count_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.885    ff1/count_reg[12]_i_1__0_n_4
    SLICE_X7Y86          FDRE                                         r  ff1/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.869     2.034    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y86          FDRE                                         r  ff1/count_reg[15]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X7Y86          FDRE (Hold_fdre_C_D)         0.105     1.623    ff1/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 ff1/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff1/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.599     1.518    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y84          FDRE                                         r  ff1/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  ff1/count_reg[7]/Q
                         net (fo=2, routed)           0.117     1.777    ff1/count_reg[7]
    SLICE_X7Y84          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.885 r  ff1/count_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.885    ff1/count_reg[4]_i_1__0_n_4
    SLICE_X7Y84          FDRE                                         r  ff1/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.868     2.033    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y84          FDRE                                         r  ff1/count_reg[7]/C
                         clock pessimism             -0.514     1.518    
    SLICE_X7Y84          FDRE (Hold_fdre_C_D)         0.105     1.623    ff1/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 ff1/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff1/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.598     1.517    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  ff1/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  ff1/count_reg[3]/Q
                         net (fo=2, routed)           0.119     1.778    ff1/count_reg[3]
    SLICE_X7Y83          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.886 r  ff1/count_reg[0]_i_2__0/O[3]
                         net (fo=1, routed)           0.000     1.886    ff1/count_reg[0]_i_2__0_n_4
    SLICE_X7Y83          FDRE                                         r  ff1/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.867     2.032    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  ff1/count_reg[3]/C
                         clock pessimism             -0.514     1.517    
    SLICE_X7Y83          FDRE (Hold_fdre_C_D)         0.105     1.622    ff1/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ff1/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff1/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.599     1.518    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y85          FDRE                                         r  ff1/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  ff1/count_reg[11]/Q
                         net (fo=2, routed)           0.120     1.780    ff1/count_reg[11]
    SLICE_X7Y85          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.888 r  ff1/count_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.888    ff1/count_reg[8]_i_1__0_n_4
    SLICE_X7Y85          FDRE                                         r  ff1/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.869     2.034    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y85          FDRE                                         r  ff1/count_reg[11]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X7Y85          FDRE (Hold_fdre_C_D)         0.105     1.623    ff1/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 ff7/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff7/temp_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.599     1.518    ff7/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y83          FDRE                                         r  ff7/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  ff7/temp_reg/Q
                         net (fo=5, routed)           0.170     1.830    ff7/LED_OBUF[0]
    SLICE_X1Y83          LUT6 (Prop_lut6_I5_O)        0.045     1.875 r  ff7/temp_i_1/O
                         net (fo=1, routed)           0.000     1.875    ff7/temp_i_1_n_0
    SLICE_X1Y83          FDRE                                         r  ff7/temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.870     2.035    ff7/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y83          FDRE                                         r  ff7/temp_reg/C
                         clock pessimism             -0.516     1.518    
    SLICE_X1Y83          FDRE (Hold_fdre_C_D)         0.091     1.609    ff7/temp_reg
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 ff1/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff1/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.599     1.518    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y86          FDRE                                         r  ff1/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  ff1/count_reg[12]/Q
                         net (fo=2, routed)           0.116     1.776    ff1/count_reg[12]
    SLICE_X7Y86          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.891 r  ff1/count_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.891    ff1/count_reg[12]_i_1__0_n_7
    SLICE_X7Y86          FDRE                                         r  ff1/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.869     2.034    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y86          FDRE                                         r  ff1/count_reg[12]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X7Y86          FDRE (Hold_fdre_C_D)         0.105     1.623    ff1/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 ff1/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff1/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.598     1.517    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  ff1/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  ff1/count_reg[2]/Q
                         net (fo=2, routed)           0.120     1.779    ff1/count_reg[2]
    SLICE_X7Y83          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.890 r  ff1/count_reg[0]_i_2__0/O[2]
                         net (fo=1, routed)           0.000     1.890    ff1/count_reg[0]_i_2__0_n_5
    SLICE_X7Y83          FDRE                                         r  ff1/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.867     2.032    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  ff1/count_reg[2]/C
                         clock pessimism             -0.514     1.517    
    SLICE_X7Y83          FDRE (Hold_fdre_C_D)         0.105     1.622    ff1/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 ff1/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff1/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.599     1.518    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y86          FDRE                                         r  ff1/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  ff1/count_reg[14]/Q
                         net (fo=2, routed)           0.120     1.780    ff1/count_reg[14]
    SLICE_X7Y86          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.891 r  ff1/count_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.891    ff1/count_reg[12]_i_1__0_n_5
    SLICE_X7Y86          FDRE                                         r  ff1/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.869     2.034    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y86          FDRE                                         r  ff1/count_reg[14]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X7Y86          FDRE (Hold_fdre_C_D)         0.105     1.623    ff1/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 ff1/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff1/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.600     1.519    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y87          FDRE                                         r  ff1/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  ff1/count_reg[16]/Q
                         net (fo=2, routed)           0.117     1.778    ff1/count_reg[16]
    SLICE_X7Y87          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.893 r  ff1/count_reg[16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.893    ff1/count_reg[16]_i_1__0_n_7
    SLICE_X7Y87          FDRE                                         r  ff1/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.870     2.035    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y87          FDRE                                         r  ff1/count_reg[16]/C
                         clock pessimism             -0.515     1.519    
    SLICE_X7Y87          FDRE (Hold_fdre_C_D)         0.105     1.624    ff1/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 ff1/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff1/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.599     1.518    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y84          FDRE                                         r  ff1/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  ff1/count_reg[4]/Q
                         net (fo=2, routed)           0.117     1.777    ff1/count_reg[4]
    SLICE_X7Y84          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.892 r  ff1/count_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.892    ff1/count_reg[4]_i_1__0_n_7
    SLICE_X7Y84          FDRE                                         r  ff1/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.868     2.033    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y84          FDRE                                         r  ff1/count_reg[4]/C
                         clock pessimism             -0.514     1.518    
    SLICE_X7Y84          FDRE (Hold_fdre_C_D)         0.105     1.623    ff1/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y83     ff1/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y85     ff1/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y85     ff1/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y86     ff1/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y86     ff1/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y86     ff1/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y86     ff1/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y87     ff1/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y83     ff1/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y83     ff1/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y83     ff1/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y85     ff1/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y85     ff1/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y85     ff1/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y85     ff1/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y86     ff1/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y86     ff1/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y86     ff1/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y86     ff1/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y83     ff1/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y83     ff1/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y85     ff1/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y85     ff1/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y85     ff1/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y85     ff1/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y86     ff1/count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y86     ff1/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y86     ff1/count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y86     ff1/count_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           152 Endpoints
Min Delay           152 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ff4/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.006ns  (logic 4.236ns (42.329%)  route 5.771ns (57.671%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE                         0.000     0.000 r  ff4/count_reg[1]/C
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  ff4/count_reg[1]/Q
                         net (fo=18, routed)          1.234     1.653    ff4/Q[1]
    SLICE_X3Y88          LUT3 (Prop_lut3_I1_O)        0.299     1.952 r  ff4/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.537     6.489    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518    10.006 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.006    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.045ns  (logic 4.390ns (54.569%)  route 3.655ns (45.431%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE                         0.000     0.000 r  ff4/count_reg[2]/C
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ff4/count_reg[2]/Q
                         net (fo=13, routed)          1.018     1.474    ff4/Q[2]
    SLICE_X2Y85          LUT3 (Prop_lut3_I0_O)        0.153     1.627 r  ff4/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.637     4.264    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.781     8.045 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.045    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.947ns  (logic 4.133ns (52.011%)  route 3.814ns (47.989%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE                         0.000     0.000 r  ff4/count_reg[0]/C
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  ff4/count_reg[0]/Q
                         net (fo=19, routed)          0.902     1.358    ff4/Q[0]
    SLICE_X3Y85          LUT3 (Prop_lut3_I0_O)        0.124     1.482 r  ff4/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.912     4.394    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.553     7.947 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.947    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.838ns  (logic 4.490ns (57.280%)  route 3.348ns (42.720%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE                         0.000     0.000 r  ff4/count_reg[1]/C
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  ff4/count_reg[1]/Q
                         net (fo=18, routed)          1.234     1.653    ff4/Q[1]
    SLICE_X3Y88          LUT3 (Prop_lut3_I1_O)        0.327     1.980 r  ff4/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.115     4.094    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.744     7.838 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.838    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.722ns  (logic 4.384ns (56.768%)  route 3.338ns (43.232%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE                         0.000     0.000 r  ff4/count_reg[0]/C
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  ff4/count_reg[0]/Q
                         net (fo=19, routed)          1.077     1.533    ff4/Q[0]
    SLICE_X2Y85          LUT3 (Prop_lut3_I1_O)        0.152     1.685 r  ff4/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.261     3.946    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.776     7.722 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.722    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.711ns  (logic 4.132ns (53.589%)  route 3.579ns (46.411%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE                         0.000     0.000 r  ff4/count_reg[0]/C
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  ff4/count_reg[0]/Q
                         net (fo=19, routed)          1.077     1.533    ff4/Q[0]
    SLICE_X2Y85          LUT3 (Prop_lut3_I1_O)        0.124     1.657 r  ff4/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.501     4.159    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.552     7.711 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.711    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.417ns  (logic 4.254ns (57.351%)  route 3.163ns (42.649%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE                         0.000     0.000 r  ff4/count_reg[1]/C
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  ff4/count_reg[1]/Q
                         net (fo=18, routed)          1.064     1.483    ff4/Q[1]
    SLICE_X2Y87          LUT3 (Prop_lut3_I1_O)        0.299     1.782 r  ff4/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.099     3.881    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.536     7.417 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.417    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.271ns  (logic 4.494ns (61.806%)  route 2.777ns (38.194%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE                         0.000     0.000 r  ff4/count_reg[1]/C
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  ff4/count_reg[1]/Q
                         net (fo=18, routed)          1.064     1.483    ff4/Q[1]
    SLICE_X2Y87          LUT3 (Prop_lut3_I0_O)        0.321     1.804 r  ff4/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.713     3.517    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         3.754     7.271 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.271    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff5/ff1/SEGMENT_LIGHT_OUT_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            SEVEN_SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.903ns  (logic 4.136ns (59.915%)  route 2.767ns (40.085%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          LDCE                         0.000     0.000 r  ff5/ff1/SEGMENT_LIGHT_OUT_reg[7]/G
    SLICE_X1Y86          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  ff5/ff1/SEGMENT_LIGHT_OUT_reg[7]/Q
                         net (fo=1, routed)           2.767     3.326    SEVEN_SEG_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577     6.903 r  SEVEN_SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.903    SEVEN_SEG[0]
    T10                                                               r  SEVEN_SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff5/ff1/SEGMENT_LIGHT_OUT_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            SEVEN_SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.902ns  (logic 4.114ns (59.611%)  route 2.788ns (40.389%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          LDCE                         0.000     0.000 r  ff5/ff1/SEGMENT_LIGHT_OUT_reg[6]/G
    SLICE_X1Y86          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  ff5/ff1/SEGMENT_LIGHT_OUT_reg[6]/Q
                         net (fo=1, routed)           2.788     3.347    SEVEN_SEG_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555     6.902 r  SEVEN_SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.902    SEVEN_SEG[1]
    R10                                                               r  SEVEN_SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ff2/ff1/tick_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff2/ff1/tick_reg__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE                         0.000     0.000 r  ff2/ff1/tick_reg/C
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff2/ff1/tick_reg/Q
                         net (fo=1, routed)           0.086     0.227    ff2/ff1/tick_reg_n_0
    SLICE_X5Y86          LUT2 (Prop_lut2_I0_O)        0.045     0.272 r  ff2/ff1/tick__0_i_1__0/O
                         net (fo=1, routed)           0.000     0.272    ff2/ff1/tick
    SLICE_X5Y86          FDRE                                         r  ff2/ff1/tick_reg__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff2/ff2/tick_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff2/ff2/tick_reg__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE                         0.000     0.000 r  ff2/ff2/tick_reg/C
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff2/ff2/tick_reg/Q
                         net (fo=1, routed)           0.086     0.227    ff2/ff2/tick_reg_n_0
    SLICE_X5Y84          LUT2 (Prop_lut2_I0_O)        0.045     0.272 r  ff2/ff2/tick__0_i_1__1/O
                         net (fo=1, routed)           0.000     0.272    ff2/ff2/tick
    SLICE_X5Y84          FDRE                                         r  ff2/ff2/tick_reg__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff2/ff0/tick_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff2/ff0/tick_reg__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE                         0.000     0.000 r  ff2/ff0/tick_reg/C
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff2/ff0/tick_reg/Q
                         net (fo=1, routed)           0.087     0.228    ff2/ff0/tick_reg_n_0
    SLICE_X2Y85          LUT2 (Prop_lut2_I0_O)        0.045     0.273 r  ff2/ff0/tick__0_i_1/O
                         net (fo=1, routed)           0.000     0.273    ff2/ff0/tick
    SLICE_X2Y85          FDRE                                         r  ff2/ff0/tick_reg__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff2/ff4/tick_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff2/ff4/tick_reg__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE                         0.000     0.000 r  ff2/ff4/tick_reg/C
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff2/ff4/tick_reg/Q
                         net (fo=1, routed)           0.087     0.228    ff2/ff4/tick_reg_n_0
    SLICE_X2Y88          LUT2 (Prop_lut2_I0_O)        0.045     0.273 r  ff2/ff4/tick__0_i_1__3/O
                         net (fo=1, routed)           0.000     0.273    ff2/ff4/tick
    SLICE_X2Y88          FDRE                                         r  ff2/ff4/tick_reg__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff6/TIMER_FINISHED_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff0/last_triggers_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.141ns (50.015%)  route 0.141ns (49.985%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDCE                         0.000     0.000 r  ff6/TIMER_FINISHED_reg/C
    SLICE_X3Y86          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ff6/TIMER_FINISHED_reg/Q
                         net (fo=6, routed)           0.141     0.282    ff0/TIMER_FINISHED
    SLICE_X1Y85          FDRE                                         r  ff0/last_triggers_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff2/ff6/tick_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff2/ff6/tick_reg__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDRE                         0.000     0.000 r  ff2/ff6/tick_reg/C
    SLICE_X5Y89          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff2/ff6/tick_reg/Q
                         net (fo=1, routed)           0.097     0.238    ff2/ff6/tick_reg_n_0
    SLICE_X4Y89          LUT2 (Prop_lut2_I0_O)        0.045     0.283 r  ff2/ff6/tick__0_i_1__5/O
                         net (fo=1, routed)           0.000     0.283    ff2/ff6/tick
    SLICE_X4Y89          FDRE                                         r  ff2/ff6/tick_reg__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff2/ff6/tick_reg__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff2/ff6/tick_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.300ns  (logic 0.191ns (63.684%)  route 0.109ns (36.316%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE                         0.000     0.000 r  ff2/ff6/tick_reg__0/C
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ff2/ff6/tick_reg__0/Q
                         net (fo=6, routed)           0.109     0.255    ff2/ff6/tick_reg__0_0
    SLICE_X5Y89          LUT6 (Prop_lut6_I5_O)        0.045     0.300 r  ff2/ff6/tick_i_1__5/O
                         net (fo=1, routed)           0.000     0.300    ff2/ff6/tick_i_1__5_n_0
    SLICE_X5Y89          FDRE                                         r  ff2/ff6/tick_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff2/ff0/tick_reg__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff2/ff0/tick_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.212ns (66.805%)  route 0.105ns (33.195%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE                         0.000     0.000 r  ff2/ff0/tick_reg__0/C
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.167     0.167 r  ff2/ff0/tick_reg__0/Q
                         net (fo=8, routed)           0.105     0.272    ff2/ff0/tick_0
    SLICE_X3Y85          LUT6 (Prop_lut6_I5_O)        0.045     0.317 r  ff2/ff0/tick_i_1/O
                         net (fo=1, routed)           0.000     0.317    ff2/ff0/tick_i_1_n_0
    SLICE_X3Y85          FDRE                                         r  ff2/ff0/tick_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff0/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff0/FSM_onehot_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.186ns (58.131%)  route 0.134ns (41.869%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE                         0.000     0.000 r  ff0/FSM_onehot_state_reg[0]/C
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  ff0/FSM_onehot_state_reg[0]/Q
                         net (fo=3, routed)           0.134     0.275    ff0/state__0[0]
    SLICE_X1Y85          LUT6 (Prop_lut6_I5_O)        0.045     0.320 r  ff0/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.320    ff0/FSM_onehot_state[2]_i_1_n_0
    SLICE_X1Y85          FDRE                                         r  ff0/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff2/ff2/tick_reg__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff2/ff2/tick_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.191ns (59.078%)  route 0.132ns (40.922%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE                         0.000     0.000 r  ff2/ff2/tick_reg__0/C
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ff2/ff2/tick_reg__0/Q
                         net (fo=8, routed)           0.132     0.278    ff2/ff2/tick_2
    SLICE_X4Y84          LUT6 (Prop_lut6_I5_O)        0.045     0.323 r  ff2/ff2/tick_i_1__1/O
                         net (fo=1, routed)           0.000     0.323    ff2/ff2/tick_i_1__1_n_0
    SLICE_X4Y84          FDRE                                         r  ff2/ff2/tick_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ff7/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.182ns  (logic 4.008ns (64.830%)  route 2.174ns (35.170%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.717     5.320    ff7/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y83          FDRE                                         r  ff7/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.456     5.776 r  ff7/temp_reg/Q
                         net (fo=5, routed)           2.174     7.950    LED_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         3.552    11.502 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.502    LED[4]
    R18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ff7/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.943ns  (logic 1.393ns (71.731%)  route 0.549ns (28.269%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.599     1.518    ff7/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y83          FDRE                                         r  ff7/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  ff7/temp_reg/Q
                         net (fo=5, routed)           0.549     2.208    LED_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.252     3.461 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.461    LED[4]
    R18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------





