# üè∑Ô∏è Projects

## Research Project
<div class='paper-box'><div class='paper-box-image'><div><div class="badge">SPIE Proc.13215.2024</div><img src='images/selected pub/SPIE.png' alt="sym" width="100%"></div></div>
<div class='paper-box-text' markdown="1">

**Comprehensive 3D Feature Estimation and Reconstruction of Microstructures** <br>

- Estimation via 2D Images.
- Spatial and frequency domain approach.
- Algorithm Optimization & Hardware Acceleration.

</div>
</div>

<div class='paper-box'><div class='paper-box-image'><div><div class="badge">Bachelor's Thesis</div><img src='images/selected pub/kitty.png' alt="sym" width="100%"></div></div>
<div class='paper-box-text' markdown="1">

**Single-Axis Displacement Control System for Photoacoustic CT** <br>

- Customized for the Imaging Characteristics of Photoacoustic CT.
- From Hardware Circuit Design to Control Software and User Interface.
- Designed with STM32H7 SoC and C, supports Multiple Operating Systems.

**<font color=red>- Outstanding Graduation Thesis of the College.</font>**
</div>
</div>

<div class='paper-box'><div class='paper-box-image'><div><div class="badge">CUPT 2020</div><img src='images/selected pub/CUPT.png' alt="sym" width="100%"></div></div>
<div class='paper-box-text' markdown="1">

**Swinging Sound Tube** <br>

- Explained the sound-producing mechanism of the sound tube.
- Provided a quantitative formula for the sound tube's frequency.
- Conducted experimental verification through home-based experiments.

**<font color=red>- Third Prize in the China Undergraduate Physics Tournament 2020.</font>**
</div>
</div>


## Acedemic Project
<div class='paper-box'><div class='paper-box-image'><div><div class="badge">AICS 2023</div><img src='images/selected pub/AICS.png' alt="sym" width="100%"></div></div>
<div class='paper-box-text' markdown="1">

**Artificial Intelligence Computing Systems** <br>

- Work with **Cambricon**'s Cloud Platform and Practical Tutorials.
- Software-Hardware Design for Intelligent Processors (DLP).
- Image Style Transfer.

**<font color=red>- Cambricon's Top 'Bang'(BCL) Developers.</font>**
</div>
</div>

<div class='paper-box'><div class='paper-box-image'><div><div class="badge">ACSA 2023</div><img src='images/selected pub/IEDA.png' alt="sym" width="100%"></div></div>
<div class='paper-box-text' markdown="1">

**Advanced Computer System Architecture** <br>
[**[Code & Report]**](https://github.com/Laukoor/iFlow-report)<br>

- Participated in the Beta Testing of the Open-Source EDA Tool [**[IEDA]**](https://github.com/OSCC-Project/iEDA).
- Built with Hyper-V and WSL Environment.
- Ran Synthesis, Floorplan, CTS, Filler, Route, and Generate Layout on Simple Designs(e.g., uart).
- Implemented designs with various process libraries (e.g., Sky130, nangate45).
- Ran the backend flow on sophisticated RISC-V chips, compiled from Chisel files.
- Report Bugs.

</div>
</div>

## Internship Program
<div class='paper-box'><div class='paper-box-image'><div><div class="badge">Intern 2021</div><img src='images/selected pub/Intern.png' alt="sym" width="100%"></div></div>
<div class='paper-box-text' markdown="1">

**Simulation and Verification of IC Chip and SIP Package Interconnection** <br>

- Technical Internship at **U-Creative**, a **Cadence** Channel Partner.
- Signal and Power Integrity, SYZ & RLGC Modeling, and Electro-Thermal Effects in Packaging.
- Work with Cadence OrCAD, Allegro, and Sigrity within the SPB integrated design platform.

</div>
</div>