
// File generated by Go version O-2018.09#f5599cac26#190121, Tue May 28 10:45:22 2024
// Copyright 2014-2018 Synopsys, Inc. All rights reserved.
// go -B -I../lib -F -D__tct_patch__=300 -Verilog -otmicro_vlog -cgo_options.cfg -Itmicro_vlog/tmp_pdg -updg -updg_controller tmicro



`timescale 1ns/1ps

module clock_gen
  #(parameter clock_period = 10,
    parameter reset_start = 12,
    parameter reset_width = 25
  )
  ( output reg reset_out,
    output reg clock_out
  );


  parameter halve_clock_period = clock_period * 0.5;

  initial
  begin
    clock_out = 1;
    reset_out = 0;
    #reset_start reset_out = 1;
    #reset_width reset_out = 0;
  end
  always
  #halve_clock_period clock_out = ~clock_out;

endmodule
