<HTML>
<HEAD>
<TITLE>First Encounter Report</TITLE>
</HEAD>
<BODY>
##########################################################
<TABLE>
<TR><TD width = 150>#  Generated by:   </TD><TD>Cadence Encounter 11.12-s136_1</TD></TR>
<TR><TD>#  OS:              </TD><TD>Linux x86_64(Host ID thor.doe.carleton.ca)</TD></TR>
<TR><TD>#  Generated on:    </TD><TD>Thu Jan 30 22:01:58 2020</TD></TR>
<TR><TD>#  Design:          /TD><TD>routing_engine</TD></TR>
<TR><TD>#  Command:    </TD><TD>summaryReport -outdir /home/vladimirmilicevic/ann_routing_engine_clocked/synthesized/summaryReport</TD></TR>
</TABLE>
##########################################################
<HR SIZE=3>
<H3>IO Connected to Non-IO Inst</H3>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
<CAPTION ALIGN = TOP><P ALIGN=LEFT><B>IO Connected to Non-IO Inst</B></P></CAPTION>
    <TR>
    <TD>             IO Name<BR></TD>
    <TD>    Non-IO Inst Name<BR></TD>
    <TR>
    <TD>                 clk<BR></TD>
    <TD>             clk__I0<BR></TD>
    <TR>
    <TD>                done<BR></TD>
    <TD>               U1434<BR></TD>
    <TR>
    <TD>          control[0]<BR></TD>
    <TD>               U1431<BR></TD>
    <TR>
    <TD>          control[1]<BR></TD>
    <TD>               U1432<BR></TD>
    <TR>
    <TD>          control[2]<BR></TD>
    <TD>               U1428<BR></TD>
    <TR>
    <TD>          control[3]<BR></TD>
    <TD>               U1426<BR></TD>
    <TR>
    <TD>          control[4]<BR></TD>
    <TD>               U1430<BR></TD>
    <TR>
    <TD>          control[5]<BR></TD>
    <TD>               U1427<BR></TD>
    <TR>
    <TD>          control[6]<BR></TD>
    <TD>               U1431<BR></TD>
    <TR>
    <TD>          control[7]<BR></TD>
    <TD>               U1426<BR></TD>
    <TR>
    <TD>          control[8]<BR></TD>
    <TD>stage_1_output_reg[5][0]<BR></TD>
    <TR>
    <TD>          control[9]<BR></TD>
    <TD>stage_1_output_reg[4][0]<BR></TD>
    <TR>
    <TD>         control[10]<BR></TD>
    <TD>stage_1_output_reg[1][0]<BR></TD>
    <TR>
    <TD>         control[11]<BR></TD>
    <TD>stage_1_output_reg[0][0]<BR></TD>
    <TR>
    <TD>         control[12]<BR></TD>
    <TD>stage_1_sw_ctl_reg[3]<BR></TD>
    <TR>
    <TD>         control[13]<BR></TD>
    <TD>               U1435<BR></TD>
    <TR>
    <TD>         control[14]<BR></TD>
    <TD>stage_1_sw_ctl_reg[1]<BR></TD>
    <TR>
    <TD>         control[15]<BR></TD>
    <TD>               U1435<BR></TD>
    <TR>
    <TD>         control[16]<BR></TD>
    <TD>stage_0_sw_ctl_reg[3]<BR></TD>
    <TR>
    <TD>         control[17]<BR></TD>
    <TD>stage_0_sw_ctl_reg[2]<BR></TD>
    <TR>
    <TD>         control[18]<BR></TD>
    <TD>stage_0_sw_ctl_reg[1]<BR></TD>
    <TR>
    <TD>         control[19]<BR></TD>
    <TD>               U1435<BR></TD>
    <TR>
    <TD>        port_dest[0]<BR></TD>
    <TD>               U1577<BR></TD>
    <TR>
    <TD>        port_dest[1]<BR></TD>
    <TD>               U1576<BR></TD>
    <TR>
    <TD>        port_dest[2]<BR></TD>
    <TD>               U1736<BR></TD>
    <TR>
    <TD>        port_dest[3]<BR></TD>
    <TD>               U1810<BR></TD>
    <TR>
    <TD>        port_dest[4]<BR></TD>
    <TD>               U1613<BR></TD>
    <TR>
    <TD>        port_dest[5]<BR></TD>
    <TD>               U1603<BR></TD>
    <TR>
    <TD>        port_dest[6]<BR></TD>
    <TD>               U1464<BR></TD>
    <TR>
    <TD>        port_dest[7]<BR></TD>
    <TD>               U1593<BR></TD>
    <TR>
    <TD>        port_dest[8]<BR></TD>
    <TD>               U1639<BR></TD>
    <TR>
    <TD>        port_dest[9]<BR></TD>
    <TD>               U1808<BR></TD>
    <TR>
    <TD>       port_dest[10]<BR></TD>
    <TD>               U1736<BR></TD>
    <TR>
    <TD>       port_dest[11]<BR></TD>
    <TD>               U1625<BR></TD>
    <TR>
    <TD>       port_dest[12]<BR></TD>
    <TD>               U1681<BR></TD>
    <TR>
    <TD>       port_dest[13]<BR></TD>
    <TD>               U1739<BR></TD>
    <TR>
    <TD>       port_dest[14]<BR></TD>
    <TD>               U1674<BR></TD>
    <TR>
    <TD>       port_dest[15]<BR></TD>
    <TD>               U1666<BR></TD>
    <TR>
    <TD>       port_dest[16]<BR></TD>
    <TD>               U1716<BR></TD>
    <TR>
    <TD>       port_dest[17]<BR></TD>
    <TD>               U1739<BR></TD>
    <TR>
    <TD>       port_dest[18]<BR></TD>
    <TD>               U1713<BR></TD>
    <TR>
    <TD>       port_dest[19]<BR></TD>
    <TD>               U1704<BR></TD>
    <TR>
    <TD>       port_dest[20]<BR></TD>
    <TD>               U1532<BR></TD>
    <TR>
    <TD>       port_dest[21]<BR></TD>
    <TD>               U1737<BR></TD>
    <TR>
    <TD>       port_dest[22]<BR></TD>
    <TD>               U1506<BR></TD>
    <TR>
    <TD>       port_dest[23]<BR></TD>
    <TD>               U1505<BR></TD>
    <TR>
    <TD>       port_dest[24]<BR></TD>
    <TD>               U1737<BR></TD>
    <TR>
    <TD>       port_dest[25]<BR></TD>
    <TD>               U1737<BR></TD>
    <TR>
    <TD>       port_dest[26]<BR></TD>
    <TD>               U1769<BR></TD>
    <TR>
    <TD>       port_dest[27]<BR></TD>
    <TD>               U1544<BR></TD>
    <TR>
    <TD>       port_dest[28]<BR></TD>
    <TD>               U1559<BR></TD>
    <TR>
    <TD>       port_dest[29]<BR></TD>
    <TD>               U1510<BR></TD>
    <TR>
    <TD>       port_dest[30]<BR></TD>
    <TD>               U1775<BR></TD>
    <TR>
    <TD>       port_dest[31]<BR></TD>
    <TD>               U1510<BR></TD>
</TABLE>

</BODY>
</HTML>
